# Generated by Yosys 0.26 (git sha1 7a967625680, clang 10.0.0-4ubuntu1 -fPIC -Os) 


.model sv_chip0_hierarchy_no_mem 

.inputs x_in~7 x_in~6 bus_word_4_1to0~7 bus_word_5_1to0~0 tm3_clk_v0 bus_word_1_1to0~0 bus_word_1_1to0~4 bus_word_1_1to0~5 \
 bus_word_1_1to0~6 bus_word_1_1to0~1 bus_word_1_1to0~2 bus_word_1_1to0~3 bus_word_3_1to0~1 bus_word_3_1to0~0 bus_word_2_1to0~7 \
 bus_word_4_1to0~2 bus_word_4_1to0~6 bus_word_4_1to0~1 bus_word_4_1to0~5 bus_word_2_1to0~6 bus_word_2_1to0~5 bus_word_2_1to0~4 \
 bus_word_2_1to0~3 bus_word_2_1to0~2 bus_word_2_1to0~1 bus_word_2_1to0~0 bus_word_4_1to0~4 bus_word_1_1to0~7 bus_word_4_1to0~0 \
 bus_word_4_1to0~3 bus_word_3_1to0~7 bus_word_3_1to0~6 bus_word_3_1to0~5 bus_word_3_1to0~4 bus_word_3_1to0~3 bus_word_3_1to0~2 \
 offchip_sram_data_in~63 offchip_sram_data_in~62 offchip_sram_data_in~61 offchip_sram_data_in~60 offchip_sram_data_in~59 \
 offchip_sram_data_in~58 offchip_sram_data_in~57 offchip_sram_data_in~56 offchip_sram_data_in~55 offchip_sram_data_in~54 \
 offchip_sram_data_in~53 offchip_sram_data_in~52 offchip_sram_data_in~51 offchip_sram_data_in~50 offchip_sram_data_in~49 \
 offchip_sram_data_in~48 offchip_sram_data_in~47 offchip_sram_data_in~46 offchip_sram_data_in~45 offchip_sram_data_in~44 \
 offchip_sram_data_in~43 offchip_sram_data_in~42 offchip_sram_data_in~41 offchip_sram_data_in~40 offchip_sram_data_in~39 \
 offchip_sram_data_in~38 offchip_sram_data_in~37 offchip_sram_data_in~36 offchip_sram_data_in~35 offchip_sram_data_in~34 \
 offchip_sram_data_in~33 offchip_sram_data_in~32 offchip_sram_data_in~31 offchip_sram_data_in~30 offchip_sram_data_in~29 \
 x_in~5 x_in~4 x_in~3 x_in~8 x_in~9 x_in~10 x_in~11 x_in~12 x_in~13 x_in~14 x_in~15 y_in~0 y_in~1 y_in~2 y_in~3 y_in~4 y_in~5 \
 y_in~6 y_in~7 y_in~8 y_in~9 y_in~10 y_in~11 y_in~12 y_in~13 y_in~14 y_in~15 offchip_sram_data_in~0 offchip_sram_data_in~1 \
 offchip_sram_data_in~2 offchip_sram_data_in~3 offchip_sram_data_in~4 offchip_sram_data_in~5 offchip_sram_data_in~6 \
 offchip_sram_data_in~7 offchip_sram_data_in~8 offchip_sram_data_in~9 offchip_sram_data_in~10 offchip_sram_data_in~11 \
 offchip_sram_data_in~12 offchip_sram_data_in~13 offchip_sram_data_in~14 offchip_sram_data_in~15 offchip_sram_data_in~16 \
 offchip_sram_data_in~17 offchip_sram_data_in~18 offchip_sram_data_in~19 offchip_sram_data_in~20 offchip_sram_data_in~21 \
 offchip_sram_data_in~22 offchip_sram_data_in~23 offchip_sram_data_in~24 offchip_sram_data_in~25 offchip_sram_data_in~26 \
 offchip_sram_data_in~27 offchip_sram_data_in~28 vidin_addr_reg_2to0~3 x_in~0 x_in~2 x_in~1 vidin_addr_reg_2to0~2 \
 vidin_addr_reg_2to0~1 vidin_addr_reg_2to0~0 vidin_rgb_reg_fifo_right~7 vidin_rgb_reg_fifo_right~6 vidin_rgb_reg_fifo_right~5 \
 vidin_rgb_reg_fifo_right~4 vidin_rgb_reg_fifo_right~3 vidin_rgb_reg_fifo_right~2 vidin_rgb_reg_fifo_right~1 \
 vidin_rgb_reg_fifo_right~0 vidin_rgb_reg_fifo_left~7 vidin_rgb_reg_fifo_left~6 vidin_rgb_reg_fifo_left~5 \
 vidin_rgb_reg_fifo_left~4 vidin_rgb_reg_fifo_left~3 vidin_rgb_reg_fifo_left~2 vidin_rgb_reg_fifo_left~1 \
 vidin_rgb_reg_fifo_left~0 vidin_new_data_fifo counter_out_1to0~2 counter_out_1to0~1 counter_out_1to0~0 bus_word_6_1to0~7 \
 bus_word_6_1to0~6 bus_word_6_1to0~5 bus_word_6_1to0~4 bus_word_6_1to0~3 bus_word_6_1to0~2 bus_word_6_1to0~1 bus_word_6_1to0~0 \
 bus_word_5_1to0~7 bus_word_5_1to0~6 bus_word_5_1to0~5 bus_word_5_1to0~4 bus_word_5_1to0~3 bus_word_5_1to0~2 bus_word_5_1to0~1 

.outputs offchip_sram_addr~3 offchip_sram_oe~1 offchip_sram_data_out~25 offchip_sram_data_out~28 offchip_sram_data_out~29 \
 offchip_sram_data_out~30 offchip_sram_data_out~39 offchip_sram_data_out~37 offchip_sram_data_out~36 offchip_sram_data_out~35 \
 offchip_sram_data_out~34 offchip_sram_data_out~38 offchip_sram_data_out~55 offchip_sram_data_out~54 offchip_sram_data_out~53 \
 offchip_sram_data_out~52 offchip_sram_data_out~51 offchip_sram_data_out~50 offchip_sram_oe~0 offchip_sram_we~7 \
 offchip_sram_we~6 offchip_sram_we~5 offchip_sram_we~4 offchip_sram_we~3 offchip_sram_we~2 offchip_sram_we~1 offchip_sram_we~0 \
 offchip_sram_data_out~63 offchip_sram_data_out~62 offchip_sram_data_out~61 offchip_sram_data_out~60 offchip_sram_data_out~59 \
 offchip_sram_data_out~49 offchip_sram_data_out~48 offchip_sram_data_out~47 offchip_sram_data_out~46 offchip_sram_data_out~45 \
 offchip_sram_data_out~44 offchip_sram_data_out~43 offchip_sram_data_out~42 offchip_sram_data_out~41 offchip_sram_data_out~58 \
 offchip_sram_data_out~57 offchip_sram_data_out~56 offchip_sram_data_out~40 offchip_sram_data_out~22 offchip_sram_data_out~20 \
 offchip_sram_data_out~19 offchip_sram_data_out~18 offchip_sram_data_out~17 offchip_sram_data_out~16 offchip_sram_data_out~24 \
 offchip_sram_data_out~23 offchip_sram_data_out~21 offchip_sram_data_out~26 offchip_sram_data_out~27 offchip_sram_data_out~33 \
 offchip_sram_data_out~31 offchip_sram_data_out~32 offchip_sram_data_out~6 offchip_sram_data_out~5 offchip_sram_data_out~4 \
 offchip_sram_data_out~3 offchip_sram_data_out~2 offchip_sram_data_out~1 offchip_sram_data_out~0 offchip_sram_addr~18 \
 offchip_sram_addr~17 offchip_sram_data_out~15 offchip_sram_data_out~14 offchip_sram_data_out~13 offchip_sram_data_out~12 \
 offchip_sram_data_out~11 offchip_sram_data_out~10 offchip_sram_data_out~9 offchip_sram_data_out~8 offchip_sram_data_out~7 \
 offchip_sram_addr~9 offchip_sram_addr~10 offchip_sram_addr~11 offchip_sram_addr~12 offchip_sram_addr~13 offchip_sram_addr~14 \
 offchip_sram_addr~15 offchip_sram_addr~16 offchip_sram_addr~2 offchip_sram_addr~1 offchip_sram_addr~0 depth_out~15 \
 depth_out~14 depth_out~13 depth_out~12 depth_out~11 depth_out~10 depth_out~9 offchip_sram_addr~4 offchip_sram_addr~5 \
 offchip_sram_addr~6 offchip_sram_addr~7 offchip_sram_addr~8 depth_out~7 depth_out~8 depth_out~5 depth_out~6 depth_out~3 \
 depth_out~4 depth_out~1 depth_out~2 tm3_vidout_blank depth_out~0 tm3_vidout_hsync tm3_vidout_vsync tm3_vidout_blue~9 \
 tm3_vidout_clock tm3_vidout_blue~7 tm3_vidout_blue~8 tm3_vidout_blue~5 tm3_vidout_blue~6 tm3_vidout_blue~3 tm3_vidout_blue~4 \
 tm3_vidout_blue~1 tm3_vidout_blue~2 tm3_vidout_green~9 tm3_vidout_blue~0 tm3_vidout_green~7 tm3_vidout_green~8 \
 tm3_vidout_green~5 tm3_vidout_green~6 tm3_vidout_green~3 tm3_vidout_green~4 tm3_vidout_green~1 tm3_vidout_green~2 \
 tm3_vidout_red~9 tm3_vidout_green~0 tm3_vidout_red~7 tm3_vidout_red~8 tm3_vidout_red~5 tm3_vidout_red~6 tm3_vidout_red~3 \
 tm3_vidout_red~4 tm3_vidout_red~1 tm3_vidout_red~2 v_d_reg_s4_right_2to0~7 tm3_vidout_red~0 v_d_reg_s4_right_2to0~5 \
 v_d_reg_s4_right_2to0~6 v_d_reg_s4_right_2to0~3 v_d_reg_s4_right_2to0~4 v_d_reg_s4_right_2to0~1 v_d_reg_s4_right_2to0~2 \
 v_d_reg_s2_right_2to0~7 v_d_reg_s4_right_2to0~0 v_d_reg_s2_right_2to0~5 v_d_reg_s2_right_2to0~6 v_d_reg_s2_right_2to0~3 \
 v_d_reg_s2_right_2to0~4 v_d_reg_s2_right_2to0~1 v_d_reg_s2_right_2to0~2 v_d_reg_s1_right_2to0~7 v_d_reg_s2_right_2to0~0 \
 v_d_reg_s1_right_2to0~5 v_d_reg_s1_right_2to0~6 v_d_reg_s1_right_2to0~3 v_d_reg_s1_right_2to0~4 v_d_reg_s1_right_2to0~1 \
 v_d_reg_s1_right_2to0~2 v_d_reg_s1_right_2to0~0 v_nd_s4_right_2to0 v_nd_s2_right_2to0 v_nd_s1_right_2to0 \
 v_d_reg_s4_left_2to0~7 v_d_reg_s4_left_2to0~6 v_d_reg_s4_left_2to0~5 v_d_reg_s4_left_2to0~4 v_d_reg_s4_left_2to0~3 \
 v_d_reg_s4_left_2to0~2 v_d_reg_s4_left_2to0~1 v_d_reg_s4_left_2to0~0 v_d_reg_s2_left_2to0~7 v_d_reg_s2_left_2to0~6 \
 v_d_reg_s2_left_2to0~5 v_d_reg_s2_left_2to0~4 v_d_reg_s2_left_2to0~3 v_d_reg_s2_left_2to0~2 v_d_reg_s2_left_2to0~1 \
 v_d_reg_s2_left_2to0~0 v_d_reg_s1_left_2to0~7 v_d_reg_s1_left_2to0~6 v_d_reg_s1_left_2to0~5 v_d_reg_s1_left_2to0~4 \
 v_d_reg_s1_left_2to0~3 v_d_reg_s1_left_2to0~2 v_d_reg_s1_left_2to0~1 v_d_reg_s1_left_2to0~0 v_nd_s4_left_2to0 \
 v_nd_s2_left_2to0 v_nd_s1_left_2to0 

.names gnd 

.names vcc 
1 

.names unconn 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.B[6] b=gnd \
 cin=$add~0^ADD~216-1[0] cout=$add~0^ADD~216-2[0] sumout=$add~0^ADD~216-2[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.B[7] b=gnd \
 cin=$add~0^ADD~216-2[0] cout=$add~0^ADD~216-3[0] sumout=$add~0^ADD~216-3[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.B[8] b=vcc \
 cin=$add~0^ADD~216-3[0] cout=$add~0^ADD~216-4[0] sumout=$add~0^ADD~216-4[1] 

.subckt adder a=$dffe~1237^Q~9 b=unconn cin=$add~0^ADD~216-4[0] cout=$add~0^ADD~216-5[0] sumout=$add~0^ADD~216-5[1] 

.subckt adder a=$dffe~1237^Q~10 b=unconn cin=$add~0^ADD~216-5[0] cout=$add~0^ADD~216-6[0] sumout=$add~0^ADD~216-6[1] 

.subckt adder a=$dffe~1237^Q~11 b=unconn cin=$add~0^ADD~216-6[0] cout=$add~0^ADD~216-7[0] sumout=$add~0^ADD~216-7[1] 

.subckt adder a=$dffe~1237^Q~12 b=unconn cin=$add~0^ADD~216-7[0] cout=$add~0^ADD~216-8[0] sumout=$add~0^ADD~216-8[1] 

.subckt adder a=$dffe~1237^Q~13 b=unconn cin=$add~0^ADD~216-8[0] cout=$add~0^ADD~216-9[0] sumout=$add~0^ADD~216-9[1] 

.subckt adder a=$dffe~1237^Q~14 b=unconn cin=$add~0^ADD~216-9[0] cout=$add~0^ADD~216-10[0] sumout=$add~0^ADD~216-10[1] 

.subckt adder a=$dffe~1237^Q~15 b=unconn cin=$add~0^ADD~216-10[0] cout=$add~0^ADD~216-11[0] sumout=$add~0^ADD~216-11[1] 

.subckt adder a=$dffe~1237^Q~16 b=unconn cin=$add~0^ADD~216-11[0] cout=$add~0^ADD~216-12[0] sumout=$add~0^ADD~216-12[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[0] b=vcc \
 cin=$add~4^ADD~1-0[0] cout=$add~4^ADD~1-1[0] sumout=$add~4^ADD~1-1[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[1] b=unconn \
 cin=$add~4^ADD~1-1[0] cout=$add~4^ADD~1-2[0] sumout=$add~4^ADD~1-2[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[2] b=unconn \
 cin=$add~4^ADD~1-2[0] cout=$add~4^ADD~1-3[0] sumout=$add~4^ADD~1-3[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3269.B[17] b=unconn cin=$add~4^ADD~1-3[0] cout=$add~4^ADD~1-4[0] \
 sumout=$add~4^ADD~1-4[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3269.B[18] b=unconn cin=$add~4^ADD~1-4[0] cout=$add~4^ADD~1-5[0] \
 sumout=$add~4^ADD~1-5[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3269.B[19] b=unconn cin=$add~4^ADD~1-5[0] cout=$add~4^ADD~1-6[0] \
 sumout=$add~4^ADD~1-6[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3269.B[20] b=unconn cin=$add~4^ADD~1-6[0] cout=$add~4^ADD~1-7[0] \
 sumout=$add~4^ADD~1-7[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3269.B[21] b=unconn cin=$add~4^ADD~1-7[0] cout=$add~4^ADD~1-8[0] \
 sumout=$add~4^ADD~1-8[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3269.B[22] b=unconn cin=$add~4^ADD~1-8[0] cout=$add~4^ADD~1-9[0] \
 sumout=$add~4^ADD~1-9[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[9] b=unconn \
 cin=$add~4^ADD~1-9[0] cout=$add~4^ADD~1-10[0] sumout=$add~4^ADD~1-10[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3269.B[23] b=vcc cin=$add~3^ADD~0-0[0] cout=$add~3^ADD~0-1[0] \
 sumout=$add~3^ADD~0-1[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3269.B[24] b=unconn cin=$add~3^ADD~0-1[0] cout=$add~3^ADD~0-2[0] \
 sumout=$add~3^ADD~0-2[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3269.B[25] b=unconn cin=$add~3^ADD~0-2[0] cout=$add~3^ADD~0-3[0] \
 sumout=$add~3^ADD~0-3[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3269.B[26] b=unconn cin=$add~3^ADD~0-3[0] cout=$add~3^ADD~0-4[0] \
 sumout=$add~3^ADD~0-4[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3269.B[27] b=unconn cin=$add~3^ADD~0-4[0] cout=$add~3^ADD~0-5[0] \
 sumout=$add~3^ADD~0-5[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3269.B[28] b=unconn cin=$add~3^ADD~0-5[0] cout=$add~3^ADD~0-6[0] \
 sumout=$add~3^ADD~0-6[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3269.B[29] b=unconn cin=$add~3^ADD~0-6[0] cout=$add~3^ADD~0-7[0] \
 sumout=$add~3^ADD~0-7[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3269.B[30] b=unconn cin=$add~3^ADD~0-7[0] cout=$add~3^ADD~0-8[0] \
 sumout=$add~3^ADD~0-8[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.A[8] b=unconn \
 cin=$add~3^ADD~0-8[0] cout=$add~3^ADD~0-9[0] sumout=$add~3^ADD~0-9[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.A[9] b=unconn \
 cin=$add~3^ADD~0-9[0] cout=$add~3^ADD~0-10[0] sumout=$add~3^ADD~0-10[1] 

.subckt adder a=$dff~615^Q~0 b=$dff~618^Q~0 cin=$add~609^ADD~157-0[0] cout=$add~609^ADD~157-1[0] sumout=$add~609^ADD~157-1[1] 

.subckt adder a=$dff~615^Q~1 b=$dff~618^Q~1 cin=$add~609^ADD~157-1[0] cout=$add~609^ADD~157-2[0] sumout=$add~609^ADD~157-2[1] 

.subckt adder a=$dff~615^Q~2 b=$dff~618^Q~2 cin=$add~609^ADD~157-2[0] cout=$add~609^ADD~157-3[0] sumout=$add~609^ADD~157-3[1] 

.subckt adder a=$dff~615^Q~3 b=$dff~618^Q~3 cin=$add~609^ADD~157-3[0] cout=$add~609^ADD~157-4[0] sumout=$add~609^ADD~157-4[1] 

.subckt adder a=$dff~615^Q~4 b=$dff~618^Q~4 cin=$add~609^ADD~157-4[0] cout=$add~609^ADD~157-5[0] sumout=$add~609^ADD~157-5[1] 

.subckt adder a=$dff~615^Q~5 b=$dff~618^Q~5 cin=$add~609^ADD~157-5[0] cout=$add~609^ADD~157-6[0] sumout=$add~609^ADD~157-6[1] 

.subckt adder a=$dff~615^Q~6 b=$dff~618^Q~6 cin=$add~609^ADD~157-6[0] cout=$add~609^ADD~157-7[0] sumout=$add~609^ADD~157-7[1] 

.subckt adder a=$dff~615^Q~7 b=$dff~618^Q~7 cin=$add~609^ADD~157-7[0] cout=$add~609^ADD~157-8[0] sumout=$add~609^ADD~157-8[1] 

.subckt adder a=$dff~615^Q~8 b=$dff~618^Q~7 cin=$add~609^ADD~157-8[0] cout=$add~609^ADD~157-9[0] sumout=$add~609^ADD~157-9[1] 

.subckt adder a=$dff~615^Q~9 b=$dff~618^Q~7 cin=$add~609^ADD~157-9[0] cout=$add~609^ADD~157-10[0] \
 sumout=$add~609^ADD~157-10[1] 

.subckt adder a=$dffe~999^Q~0 b=$dffe~998^Q~0 cin=$add~995^ADD~156-0[0] cout=$add~995^ADD~156-1[0] \
 sumout=$add~995^ADD~156-1[1] 

.subckt adder a=$dffe~999^Q~1 b=$dffe~998^Q~1 cin=$add~995^ADD~156-1[0] cout=$add~995^ADD~156-2[0] \
 sumout=$add~995^ADD~156-2[1] 

.subckt adder a=$dffe~999^Q~2 b=$dffe~998^Q~2 cin=$add~995^ADD~156-2[0] cout=$add~995^ADD~156-3[0] \
 sumout=$add~995^ADD~156-3[1] 

.subckt adder a=$dffe~999^Q~3 b=$dffe~998^Q~3 cin=$add~995^ADD~156-3[0] cout=$add~995^ADD~156-4[0] \
 sumout=$add~995^ADD~156-4[1] 

.subckt adder a=$dffe~999^Q~4 b=$dffe~998^Q~4 cin=$add~995^ADD~156-4[0] cout=$add~995^ADD~156-5[0] \
 sumout=$add~995^ADD~156-5[1] 

.subckt adder a=$dffe~999^Q~5 b=$dffe~998^Q~5 cin=$add~995^ADD~156-5[0] cout=$add~995^ADD~156-6[0] \
 sumout=$add~995^ADD~156-6[1] 

.subckt adder a=$dffe~999^Q~6 b=$dffe~998^Q~6 cin=$add~995^ADD~156-6[0] cout=$add~995^ADD~156-7[0] \
 sumout=$add~995^ADD~156-7[1] 

.subckt adder a=$dffe~999^Q~7 b=$dffe~998^Q~7 cin=$add~995^ADD~156-7[0] cout=$add~995^ADD~156-8[0] \
 sumout=$add~995^ADD~156-8[1] 

.subckt adder a=$dffe~999^Q~7 b=$dffe~998^Q~7 cin=$add~995^ADD~156-8[0] cout=$add~995^ADD~156-9[0] \
 sumout=$add~995^ADD~156-9[1] 

.subckt adder a=$dffe~999^Q~7 b=$dffe~998^Q~7 cin=$add~995^ADD~156-9[0] cout=$add~995^ADD~156-10[0] \
 sumout=$add~995^ADD~156-10[1] 

.subckt adder a=$dff~199^Q~0 b=$dff~198^Q~0 cin=$add~196^ADD~38-0[0] cout=$add~196^ADD~38-1[0] sumout=$add~196^ADD~38-1[1] 

.subckt adder a=$dff~199^Q~1 b=$dff~198^Q~1 cin=$add~196^ADD~38-1[0] cout=$add~196^ADD~38-2[0] sumout=$add~196^ADD~38-2[1] 

.subckt adder a=$dff~199^Q~2 b=$dff~198^Q~2 cin=$add~196^ADD~38-2[0] cout=$add~196^ADD~38-3[0] sumout=$add~196^ADD~38-3[1] 

.subckt adder a=$dff~199^Q~3 b=$dff~198^Q~3 cin=$add~196^ADD~38-3[0] cout=$add~196^ADD~38-4[0] sumout=$add~196^ADD~38-4[1] 

.subckt adder a=$dff~199^Q~4 b=$dff~198^Q~4 cin=$add~196^ADD~38-4[0] cout=$add~196^ADD~38-5[0] sumout=$add~196^ADD~38-5[1] 

.subckt adder a=$dff~199^Q~5 b=$dff~198^Q~5 cin=$add~196^ADD~38-5[0] cout=$add~196^ADD~38-6[0] sumout=$add~196^ADD~38-6[1] 

.subckt adder a=$dff~199^Q~6 b=$dff~198^Q~6 cin=$add~196^ADD~38-6[0] cout=$add~196^ADD~38-7[0] sumout=$add~196^ADD~38-7[1] 

.subckt adder a=$dff~199^Q~7 b=$dff~198^Q~7 cin=$add~196^ADD~38-7[0] cout=$add~196^ADD~38-8[0] sumout=$add~196^ADD~38-8[1] 

.subckt adder a=$dff~199^Q~7 b=$dff~198^Q~7 cin=$add~196^ADD~38-8[0] cout=$add~196^ADD~38-9[0] sumout=$add~196^ADD~38-9[1] 

.subckt adder a=$dff~199^Q~7 b=$dff~198^Q~7 cin=$add~196^ADD~38-9[0] cout=$add~196^ADD~38-10[0] sumout=$add~196^ADD~38-10[1] 

.subckt adder a=$dff~199^Q~7 b=$dff~198^Q~7 cin=$add~196^ADD~38-10[0] cout=$add~196^ADD~38-11[0] sumout=$add~196^ADD~38-11[1] 

.subckt adder a=$dff~201^Q~0 b=$dff~92^Q~0 cin=$add~197^ADD~17-0[0] cout=$add~197^ADD~17-1[0] sumout=$add~197^ADD~17-1[1] 

.subckt adder a=$dff~201^Q~1 b=$dff~1789^Q~0 cin=$add~197^ADD~17-1[0] cout=$add~197^ADD~17-2[0] sumout=$add~197^ADD~17-2[1] 

.subckt adder a=$dff~201^Q~2 b=$dff~1789^Q~1 cin=$add~197^ADD~17-2[0] cout=$add~197^ADD~17-3[0] sumout=$add~197^ADD~17-3[1] 

.subckt adder a=$dff~201^Q~3 b=$dff~1789^Q~2 cin=$add~197^ADD~17-3[0] cout=$add~197^ADD~17-4[0] sumout=$add~197^ADD~17-4[1] 

.subckt adder a=$dff~201^Q~4 b=$dff~1789^Q~3 cin=$add~197^ADD~17-4[0] cout=$add~197^ADD~17-5[0] sumout=$add~197^ADD~17-5[1] 

.subckt adder a=$dff~201^Q~5 b=$dff~1789^Q~4 cin=$add~197^ADD~17-5[0] cout=$add~197^ADD~17-6[0] sumout=$add~197^ADD~17-6[1] 

.subckt adder a=$dff~201^Q~6 b=$dff~1789^Q~5 cin=$add~197^ADD~17-6[0] cout=$add~197^ADD~17-7[0] sumout=$add~197^ADD~17-7[1] 

.subckt adder a=$dff~201^Q~7 b=$dff~1789^Q~6 cin=$add~197^ADD~17-7[0] cout=$add~197^ADD~17-8[0] sumout=$add~197^ADD~17-8[1] 

.subckt adder a=$dff~201^Q~8 b=$dff~1789^Q~6 cin=$add~197^ADD~17-8[0] cout=$add~197^ADD~17-9[0] sumout=$add~197^ADD~17-9[1] 

.subckt adder a=$dff~201^Q~9 b=$dff~1789^Q~6 cin=$add~197^ADD~17-9[0] cout=$add~197^ADD~17-10[0] sumout=$add~197^ADD~17-10[1] 

.subckt adder a=$dff~201^Q~10 b=$dff~1789^Q~6 cin=$add~197^ADD~17-10[0] cout=$add~197^ADD~17-11[0] \
 sumout=$add~197^ADD~17-11[1] 

.subckt adder a=$dffe~1677^Q~1 b=$dffe~1677^Q~2 cin=$add~1650^ADD~151-0[0] cout=$add~1650^ADD~151-1[0] \
 sumout=$add~1650^ADD~151-1[1] 

.subckt adder a=$dffe~1677^Q~2 b=$dffe~1677^Q~3 cin=$add~1650^ADD~151-1[0] cout=$add~1650^ADD~151-2[0] \
 sumout=$add~1650^ADD~151-2[1] 

.subckt adder a=$dffe~1677^Q~3 b=$dffe~1677^Q~4 cin=$add~1650^ADD~151-2[0] cout=$add~1650^ADD~151-3[0] \
 sumout=$add~1650^ADD~151-3[1] 

.subckt adder a=$dffe~1677^Q~4 b=$dffe~1677^Q~5 cin=$add~1650^ADD~151-3[0] cout=$add~1650^ADD~151-4[0] \
 sumout=$add~1650^ADD~151-4[1] 

.subckt adder a=$dffe~1677^Q~5 b=$dffe~1677^Q~6 cin=$add~1650^ADD~151-4[0] cout=$add~1650^ADD~151-5[0] \
 sumout=$add~1650^ADD~151-5[1] 

.subckt adder a=$dffe~1677^Q~6 b=$dffe~1677^Q~7 cin=$add~1650^ADD~151-5[0] cout=$add~1650^ADD~151-6[0] \
 sumout=$add~1650^ADD~151-6[1] 

.subckt adder a=$dffe~1677^Q~7 b=$dffe~1677^Q~7 cin=$add~1650^ADD~151-6[0] cout=$add~1650^ADD~151-7[0] \
 sumout=$add~1650^ADD~151-7[1] 

.subckt adder a=$dffe~1677^Q~7 b=$dffe~1677^Q~7 cin=$add~1650^ADD~151-7[0] cout=$add~1650^ADD~151-8[0] \
 sumout=$add~1650^ADD~151-8[1] 

.subckt adder a=$dff~1702^Q~0 b=$dff~1712^Q~0 cin=$add~1659^ADD~137-0[0] cout=$add~1659^ADD~137-1[0] \
 sumout=$add~1659^ADD~137-1[1] 

.subckt adder a=$dff~1702^Q~1 b=$dff~1712^Q~1 cin=$add~1659^ADD~137-1[0] cout=$add~1659^ADD~137-2[0] \
 sumout=$add~1659^ADD~137-2[1] 

.subckt adder a=$dff~1702^Q~2 b=$dff~1712^Q~2 cin=$add~1659^ADD~137-2[0] cout=$add~1659^ADD~137-3[0] \
 sumout=$add~1659^ADD~137-3[1] 

.subckt adder a=$dff~1702^Q~3 b=$dff~1712^Q~3 cin=$add~1659^ADD~137-3[0] cout=$add~1659^ADD~137-4[0] \
 sumout=$add~1659^ADD~137-4[1] 

.subckt adder a=$dff~1702^Q~4 b=$dff~1712^Q~4 cin=$add~1659^ADD~137-4[0] cout=$add~1659^ADD~137-5[0] \
 sumout=$add~1659^ADD~137-5[1] 

.subckt adder a=$dff~1702^Q~5 b=$dff~1712^Q~5 cin=$add~1659^ADD~137-5[0] cout=$add~1659^ADD~137-6[0] \
 sumout=$add~1659^ADD~137-6[1] 

.subckt adder a=$dff~1702^Q~6 b=$dff~1712^Q~6 cin=$add~1659^ADD~137-6[0] cout=$add~1659^ADD~137-7[0] \
 sumout=$add~1659^ADD~137-7[1] 

.subckt adder a=$dff~1702^Q~7 b=$dff~1712^Q~7 cin=$add~1659^ADD~137-7[0] cout=$add~1659^ADD~137-8[0] \
 sumout=$add~1659^ADD~137-8[1] 

.subckt adder a=$dff~1702^Q~7 b=$dff~1712^Q~7 cin=$add~1659^ADD~137-8[0] cout=$add~1659^ADD~137-9[0] \
 sumout=$add~1659^ADD~137-9[1] 

.subckt adder a=$dff~1730^Q~0 b=lNOT~341 cin=$sub~1761^MIN~136-0[0] cout=$sub~1761^MIN~136-1[0] sumout=$sub~1761^MIN~136-1[1] 

.subckt adder a=$dff~1730^Q~1 b=lNOT~342 cin=$sub~1761^MIN~136-1[0] cout=$sub~1761^MIN~136-2[0] sumout=$sub~1761^MIN~136-2[1] 

.subckt adder a=$dff~1730^Q~2 b=lNOT~343 cin=$sub~1761^MIN~136-2[0] cout=$sub~1761^MIN~136-3[0] sumout=$sub~1761^MIN~136-3[1] 

.subckt adder a=$dff~1730^Q~3 b=lNOT~344 cin=$sub~1761^MIN~136-3[0] cout=$sub~1761^MIN~136-4[0] sumout=$sub~1761^MIN~136-4[1] 

.subckt adder a=$dff~1730^Q~4 b=lNOT~345 cin=$sub~1761^MIN~136-4[0] cout=$sub~1761^MIN~136-5[0] sumout=$sub~1761^MIN~136-5[1] 

.subckt adder a=$dff~1730^Q~5 b=lNOT~345 cin=$sub~1761^MIN~136-5[0] cout=$sub~1761^MIN~136-6[0] sumout=$sub~1761^MIN~136-6[1] 

.subckt adder a=$dff~1730^Q~6 b=lNOT~345 cin=$sub~1761^MIN~136-6[0] cout=$sub~1761^MIN~136-7[0] sumout=$sub~1761^MIN~136-7[1] 

.subckt adder a=$dff~1730^Q~7 b=lNOT~345 cin=$sub~1761^MIN~136-7[0] cout=$sub~1761^MIN~136-8[0] sumout=$sub~1761^MIN~136-8[1] 

.subckt adder a=$dff~1730^Q~8 b=lNOT~345 cin=$sub~1761^MIN~136-8[0] cout=$sub~1761^MIN~136-9~dummy_output~9~0 \
 sumout=$sub~1761^MIN~136-9[1] 

.subckt adder a=$dff~192^Q~0 b=$dff~191^Q~0 cin=$add~189^ADD~37-0[0] cout=$add~189^ADD~37-1[0] sumout=$add~189^ADD~37-1[1] 

.subckt adder a=$dff~192^Q~1 b=$dff~191^Q~1 cin=$add~189^ADD~37-1[0] cout=$add~189^ADD~37-2[0] sumout=$add~189^ADD~37-2[1] 

.subckt adder a=$dff~192^Q~2 b=$dff~191^Q~2 cin=$add~189^ADD~37-2[0] cout=$add~189^ADD~37-3[0] sumout=$add~189^ADD~37-3[1] 

.subckt adder a=$dff~192^Q~3 b=$dff~191^Q~3 cin=$add~189^ADD~37-3[0] cout=$add~189^ADD~37-4[0] sumout=$add~189^ADD~37-4[1] 

.subckt adder a=$dff~192^Q~4 b=$dff~191^Q~4 cin=$add~189^ADD~37-4[0] cout=$add~189^ADD~37-5[0] sumout=$add~189^ADD~37-5[1] 

.subckt adder a=$dff~192^Q~5 b=$dff~191^Q~5 cin=$add~189^ADD~37-5[0] cout=$add~189^ADD~37-6[0] sumout=$add~189^ADD~37-6[1] 

.subckt adder a=$dff~192^Q~6 b=$dff~191^Q~6 cin=$add~189^ADD~37-6[0] cout=$add~189^ADD~37-7[0] sumout=$add~189^ADD~37-7[1] 

.subckt adder a=$dff~192^Q~7 b=$dff~191^Q~7 cin=$add~189^ADD~37-7[0] cout=$add~189^ADD~37-8[0] sumout=$add~189^ADD~37-8[1] 

.subckt adder a=$dff~192^Q~7 b=$dff~191^Q~8 cin=$add~189^ADD~37-8[0] cout=$add~189^ADD~37-9[0] sumout=$add~189^ADD~37-9[1] 

.subckt adder a=$dff~192^Q~7 b=$dff~191^Q~8 cin=$add~189^ADD~37-9[0] cout=$add~189^ADD~37-10[0] sumout=$add~189^ADD~37-10[1] 

.subckt adder a=$dff~192^Q~7 b=$dff~191^Q~8 cin=$add~189^ADD~37-10[0] cout=$add~189^ADD~37-11[0] sumout=$add~189^ADD~37-11[1] 

.subckt adder a=$dff~194^Q~0 b=$dff~92^Q~0 cin=$add~190^ADD~16-0[0] cout=$add~190^ADD~16-1[0] sumout=$add~190^ADD~16-1[1] 

.subckt adder a=$dff~194^Q~1 b=$dff~1789^Q~0 cin=$add~190^ADD~16-1[0] cout=$add~190^ADD~16-2[0] sumout=$add~190^ADD~16-2[1] 

.subckt adder a=$dff~194^Q~2 b=$dff~1789^Q~1 cin=$add~190^ADD~16-2[0] cout=$add~190^ADD~16-3[0] sumout=$add~190^ADD~16-3[1] 

.subckt adder a=$dff~194^Q~3 b=$dff~1789^Q~2 cin=$add~190^ADD~16-3[0] cout=$add~190^ADD~16-4[0] sumout=$add~190^ADD~16-4[1] 

.subckt adder a=$dff~194^Q~4 b=$dff~1789^Q~3 cin=$add~190^ADD~16-4[0] cout=$add~190^ADD~16-5[0] sumout=$add~190^ADD~16-5[1] 

.subckt adder a=$dff~194^Q~5 b=$dff~1789^Q~4 cin=$add~190^ADD~16-5[0] cout=$add~190^ADD~16-6[0] sumout=$add~190^ADD~16-6[1] 

.subckt adder a=$dff~194^Q~6 b=$dff~1789^Q~5 cin=$add~190^ADD~16-6[0] cout=$add~190^ADD~16-7[0] sumout=$add~190^ADD~16-7[1] 

.subckt adder a=$dff~194^Q~7 b=$dff~1789^Q~6 cin=$add~190^ADD~16-7[0] cout=$add~190^ADD~16-8[0] sumout=$add~190^ADD~16-8[1] 

.subckt adder a=$dff~194^Q~8 b=$dff~1789^Q~6 cin=$add~190^ADD~16-8[0] cout=$add~190^ADD~16-9[0] sumout=$add~190^ADD~16-9[1] 

.subckt adder a=$dff~194^Q~9 b=$dff~1789^Q~6 cin=$add~190^ADD~16-9[0] cout=$add~190^ADD~16-10[0] sumout=$add~190^ADD~16-10[1] 

.subckt adder a=$dff~194^Q~10 b=$dff~1789^Q~6 cin=$add~190^ADD~16-10[0] cout=$add~190^ADD~16-11[0] \
 sumout=$add~190^ADD~16-11[1] 

.subckt adder a=$dffe~1677^Q~2 b=$dffe~1677^Q~3 cin=$add~1642^ADD~154-0[0] cout=$add~1642^ADD~154-1[0] \
 sumout=$add~1642^ADD~154-1[1] 

.subckt adder a=$dffe~1677^Q~3 b=$dffe~1677^Q~4 cin=$add~1642^ADD~154-1[0] cout=$add~1642^ADD~154-2[0] \
 sumout=$add~1642^ADD~154-2[1] 

.subckt adder a=$dffe~1677^Q~4 b=$dffe~1677^Q~5 cin=$add~1642^ADD~154-2[0] cout=$add~1642^ADD~154-3[0] \
 sumout=$add~1642^ADD~154-3[1] 

.subckt adder a=$dffe~1677^Q~5 b=$dffe~1677^Q~6 cin=$add~1642^ADD~154-3[0] cout=$add~1642^ADD~154-4[0] \
 sumout=$add~1642^ADD~154-4[1] 

.subckt adder a=$dffe~1677^Q~6 b=$dffe~1677^Q~7 cin=$add~1642^ADD~154-4[0] cout=$add~1642^ADD~154-5[0] \
 sumout=$add~1642^ADD~154-5[1] 

.subckt adder a=$dffe~1677^Q~7 b=$dffe~1677^Q~7 cin=$add~1642^ADD~154-5[0] cout=$add~1642^ADD~154-6[0] \
 sumout=$add~1642^ADD~154-6[1] 

.subckt adder a=$dffe~1677^Q~7 b=$dffe~1677^Q~7 cin=$add~1642^ADD~154-6[0] cout=$add~1642^ADD~154-7[0] \
 sumout=$add~1642^ADD~154-7[1] 

.subckt adder a=$dffe~1677^Q~7 b=$dffe~1677^Q~7 cin=$add~1642^ADD~154-7[0] cout=$add~1642^ADD~154-8[0] \
 sumout=$add~1642^ADD~154-8[1] 

.subckt adder a=$dff~1703^Q~0 b=$dff~1713^Q~0 cin=$add~1660^ADD~153-0[0] cout=$add~1660^ADD~153-1[0] \
 sumout=$add~1660^ADD~153-1[1] 

.subckt adder a=$dff~1703^Q~1 b=$dff~1713^Q~1 cin=$add~1660^ADD~153-1[0] cout=$add~1660^ADD~153-2[0] \
 sumout=$add~1660^ADD~153-2[1] 

.subckt adder a=$dff~1703^Q~2 b=$dff~1713^Q~2 cin=$add~1660^ADD~153-2[0] cout=$add~1660^ADD~153-3[0] \
 sumout=$add~1660^ADD~153-3[1] 

.subckt adder a=$dff~1703^Q~3 b=$dff~1713^Q~3 cin=$add~1660^ADD~153-3[0] cout=$add~1660^ADD~153-4[0] \
 sumout=$add~1660^ADD~153-4[1] 

.subckt adder a=$dff~1703^Q~4 b=$dff~1713^Q~4 cin=$add~1660^ADD~153-4[0] cout=$add~1660^ADD~153-5[0] \
 sumout=$add~1660^ADD~153-5[1] 

.subckt adder a=$dff~1703^Q~5 b=$dff~1713^Q~5 cin=$add~1660^ADD~153-5[0] cout=$add~1660^ADD~153-6[0] \
 sumout=$add~1660^ADD~153-6[1] 

.subckt adder a=$dff~1703^Q~6 b=$dff~1713^Q~6 cin=$add~1660^ADD~153-6[0] cout=$add~1660^ADD~153-7[0] \
 sumout=$add~1660^ADD~153-7[1] 

.subckt adder a=$dff~1703^Q~7 b=$dff~1713^Q~7 cin=$add~1660^ADD~153-7[0] cout=$add~1660^ADD~153-8[0] \
 sumout=$add~1660^ADD~153-8[1] 

.subckt adder a=$dff~1703^Q~7 b=$dff~1713^Q~7 cin=$add~1660^ADD~153-8[0] cout=$add~1660^ADD~153-9[0] \
 sumout=$add~1660^ADD~153-9[1] 

.subckt adder a=$dff~1731^Q~0 b=lNOT~314 cin=$sub~1762^MIN~152-0[0] cout=$sub~1762^MIN~152-1[0] sumout=$sub~1762^MIN~152-1[1] 

.subckt adder a=$dff~1731^Q~1 b=lNOT~315 cin=$sub~1762^MIN~152-1[0] cout=$sub~1762^MIN~152-2[0] sumout=$sub~1762^MIN~152-2[1] 

.subckt adder a=$dff~1731^Q~2 b=lNOT~316 cin=$sub~1762^MIN~152-2[0] cout=$sub~1762^MIN~152-3[0] sumout=$sub~1762^MIN~152-3[1] 

.subckt adder a=$dff~1731^Q~3 b=lNOT~317 cin=$sub~1762^MIN~152-3[0] cout=$sub~1762^MIN~152-4[0] sumout=$sub~1762^MIN~152-4[1] 

.subckt adder a=$dff~1731^Q~4 b=lNOT~318 cin=$sub~1762^MIN~152-4[0] cout=$sub~1762^MIN~152-5[0] sumout=$sub~1762^MIN~152-5[1] 

.subckt adder a=$dff~1731^Q~5 b=lNOT~318 cin=$sub~1762^MIN~152-5[0] cout=$sub~1762^MIN~152-6[0] sumout=$sub~1762^MIN~152-6[1] 

.subckt adder a=$dff~1731^Q~6 b=lNOT~318 cin=$sub~1762^MIN~152-6[0] cout=$sub~1762^MIN~152-7[0] sumout=$sub~1762^MIN~152-7[1] 

.subckt adder a=$dff~1731^Q~7 b=lNOT~318 cin=$sub~1762^MIN~152-7[0] cout=$sub~1762^MIN~152-8[0] sumout=$sub~1762^MIN~152-8[1] 

.subckt adder a=$dff~1731^Q~8 b=lNOT~318 cin=$sub~1762^MIN~152-8[0] cout=$sub~1762^MIN~152-9~dummy_output~9~0 \
 sumout=$sub~1762^MIN~152-9[1] 

.subckt adder a=$dff~206^Q~0 b=$dff~205^Q~0 cin=$add~203^ADD~39-0[0] cout=$add~203^ADD~39-1[0] sumout=$add~203^ADD~39-1[1] 

.subckt adder a=$dff~206^Q~1 b=$dff~205^Q~1 cin=$add~203^ADD~39-1[0] cout=$add~203^ADD~39-2[0] sumout=$add~203^ADD~39-2[1] 

.subckt adder a=$dff~206^Q~2 b=$dff~205^Q~2 cin=$add~203^ADD~39-2[0] cout=$add~203^ADD~39-3[0] sumout=$add~203^ADD~39-3[1] 

.subckt adder a=$dff~206^Q~3 b=$dff~205^Q~3 cin=$add~203^ADD~39-3[0] cout=$add~203^ADD~39-4[0] sumout=$add~203^ADD~39-4[1] 

.subckt adder a=$dff~206^Q~4 b=$dff~205^Q~4 cin=$add~203^ADD~39-4[0] cout=$add~203^ADD~39-5[0] sumout=$add~203^ADD~39-5[1] 

.subckt adder a=$dff~206^Q~5 b=$dff~205^Q~5 cin=$add~203^ADD~39-5[0] cout=$add~203^ADD~39-6[0] sumout=$add~203^ADD~39-6[1] 

.subckt adder a=$dff~206^Q~6 b=$dff~205^Q~6 cin=$add~203^ADD~39-6[0] cout=$add~203^ADD~39-7[0] sumout=$add~203^ADD~39-7[1] 

.subckt adder a=$dff~206^Q~7 b=$dff~205^Q~7 cin=$add~203^ADD~39-7[0] cout=$add~203^ADD~39-8[0] sumout=$add~203^ADD~39-8[1] 

.subckt adder a=$dff~206^Q~7 b=$dff~205^Q~8 cin=$add~203^ADD~39-8[0] cout=$add~203^ADD~39-9[0] sumout=$add~203^ADD~39-9[1] 

.subckt adder a=$dff~206^Q~7 b=$dff~205^Q~8 cin=$add~203^ADD~39-9[0] cout=$add~203^ADD~39-10[0] sumout=$add~203^ADD~39-10[1] 

.subckt adder a=$dff~206^Q~7 b=$dff~205^Q~8 cin=$add~203^ADD~39-10[0] cout=$add~203^ADD~39-11[0] sumout=$add~203^ADD~39-11[1] 

.subckt adder a=$dff~208^Q~0 b=$dff~92^Q~0 cin=$add~204^ADD~18-0[0] cout=$add~204^ADD~18-1[0] sumout=$add~204^ADD~18-1[1] 

.subckt adder a=$dff~208^Q~1 b=$dff~1789^Q~0 cin=$add~204^ADD~18-1[0] cout=$add~204^ADD~18-2[0] sumout=$add~204^ADD~18-2[1] 

.subckt adder a=$dff~208^Q~2 b=$dff~1789^Q~1 cin=$add~204^ADD~18-2[0] cout=$add~204^ADD~18-3[0] sumout=$add~204^ADD~18-3[1] 

.subckt adder a=$dff~208^Q~3 b=$dff~1789^Q~2 cin=$add~204^ADD~18-3[0] cout=$add~204^ADD~18-4[0] sumout=$add~204^ADD~18-4[1] 

.subckt adder a=$dff~208^Q~4 b=$dff~1789^Q~3 cin=$add~204^ADD~18-4[0] cout=$add~204^ADD~18-5[0] sumout=$add~204^ADD~18-5[1] 

.subckt adder a=$dff~208^Q~5 b=$dff~1789^Q~4 cin=$add~204^ADD~18-5[0] cout=$add~204^ADD~18-6[0] sumout=$add~204^ADD~18-6[1] 

.subckt adder a=$dff~208^Q~6 b=$dff~1789^Q~5 cin=$add~204^ADD~18-6[0] cout=$add~204^ADD~18-7[0] sumout=$add~204^ADD~18-7[1] 

.subckt adder a=$dff~208^Q~7 b=$dff~1789^Q~6 cin=$add~204^ADD~18-7[0] cout=$add~204^ADD~18-8[0] sumout=$add~204^ADD~18-8[1] 

.subckt adder a=$dff~208^Q~8 b=$dff~1789^Q~6 cin=$add~204^ADD~18-8[0] cout=$add~204^ADD~18-9[0] sumout=$add~204^ADD~18-9[1] 

.subckt adder a=$dff~208^Q~9 b=$dff~1789^Q~6 cin=$add~204^ADD~18-9[0] cout=$add~204^ADD~18-10[0] sumout=$add~204^ADD~18-10[1] 

.subckt adder a=$dff~208^Q~10 b=$dff~1789^Q~6 cin=$add~204^ADD~18-10[0] cout=$add~204^ADD~18-11[0] \
 sumout=$add~204^ADD~18-11[1] 

.subckt adder a=$dff~1729^Q~0 b=lNOT~350 cin=$sub~1760^MIN~128-0[0] cout=$sub~1760^MIN~128-1[0] sumout=$sub~1760^MIN~128-1[1] 

.subckt adder a=$dff~1729^Q~1 b=lNOT~351 cin=$sub~1760^MIN~128-1[0] cout=$sub~1760^MIN~128-2[0] sumout=$sub~1760^MIN~128-2[1] 

.subckt adder a=$dff~1729^Q~2 b=lNOT~352 cin=$sub~1760^MIN~128-2[0] cout=$sub~1760^MIN~128-3[0] sumout=$sub~1760^MIN~128-3[1] 

.subckt adder a=$dff~1729^Q~3 b=lNOT~353 cin=$sub~1760^MIN~128-3[0] cout=$sub~1760^MIN~128-4[0] sumout=$sub~1760^MIN~128-4[1] 

.subckt adder a=$dff~1729^Q~4 b=lNOT~354 cin=$sub~1760^MIN~128-4[0] cout=$sub~1760^MIN~128-5[0] sumout=$sub~1760^MIN~128-5[1] 

.subckt adder a=$dff~1729^Q~5 b=lNOT~354 cin=$sub~1760^MIN~128-5[0] cout=$sub~1760^MIN~128-6[0] sumout=$sub~1760^MIN~128-6[1] 

.subckt adder a=$dff~1729^Q~6 b=lNOT~354 cin=$sub~1760^MIN~128-6[0] cout=$sub~1760^MIN~128-7[0] sumout=$sub~1760^MIN~128-7[1] 

.subckt adder a=$dff~1729^Q~7 b=lNOT~354 cin=$sub~1760^MIN~128-7[0] cout=$sub~1760^MIN~128-8[0] sumout=$sub~1760^MIN~128-8[1] 

.subckt adder a=$dff~1729^Q~8 b=lNOT~354 cin=$sub~1760^MIN~128-8[0] cout=$sub~1760^MIN~128-9~dummy_output~9~0 \
 sumout=$sub~1760^MIN~128-9[1] 

.subckt adder a=$dff~101^Q~0 b=$dff~100^Q~0 cin=$add~98^ADD~24-0[0] cout=$add~98^ADD~24-1[0] sumout=$add~98^ADD~24-1[1] 

.subckt adder a=$dff~101^Q~1 b=$dff~100^Q~1 cin=$add~98^ADD~24-1[0] cout=$add~98^ADD~24-2[0] sumout=$add~98^ADD~24-2[1] 

.subckt adder a=$dff~101^Q~2 b=$dff~100^Q~2 cin=$add~98^ADD~24-2[0] cout=$add~98^ADD~24-3[0] sumout=$add~98^ADD~24-3[1] 

.subckt adder a=$dff~101^Q~3 b=$dff~100^Q~3 cin=$add~98^ADD~24-3[0] cout=$add~98^ADD~24-4[0] sumout=$add~98^ADD~24-4[1] 

.subckt adder a=$dff~101^Q~4 b=$dff~100^Q~4 cin=$add~98^ADD~24-4[0] cout=$add~98^ADD~24-5[0] sumout=$add~98^ADD~24-5[1] 

.subckt adder a=$dff~101^Q~5 b=$dff~100^Q~5 cin=$add~98^ADD~24-5[0] cout=$add~98^ADD~24-6[0] sumout=$add~98^ADD~24-6[1] 

.subckt adder a=$dff~101^Q~6 b=$dff~100^Q~6 cin=$add~98^ADD~24-6[0] cout=$add~98^ADD~24-7[0] sumout=$add~98^ADD~24-7[1] 

.subckt adder a=$dff~101^Q~7 b=$dff~100^Q~7 cin=$add~98^ADD~24-7[0] cout=$add~98^ADD~24-8[0] sumout=$add~98^ADD~24-8[1] 

.subckt adder a=$dff~101^Q~7 b=$dff~100^Q~8 cin=$add~98^ADD~24-8[0] cout=$add~98^ADD~24-9[0] sumout=$add~98^ADD~24-9[1] 

.subckt adder a=$dff~101^Q~7 b=$dff~100^Q~8 cin=$add~98^ADD~24-9[0] cout=$add~98^ADD~24-10[0] sumout=$add~98^ADD~24-10[1] 

.subckt adder a=$dff~101^Q~7 b=$dff~100^Q~8 cin=$add~98^ADD~24-10[0] cout=$add~98^ADD~24-11[0] sumout=$add~98^ADD~24-11[1] 

.subckt adder a=$dff~103^Q~0 b=$dff~92^Q~0 cin=$add~99^ADD~3-0[0] cout=$add~99^ADD~3-1[0] sumout=$add~99^ADD~3-1[1] 

.subckt adder a=$dff~103^Q~1 b=$dff~1789^Q~0 cin=$add~99^ADD~3-1[0] cout=$add~99^ADD~3-2[0] sumout=$add~99^ADD~3-2[1] 

.subckt adder a=$dff~103^Q~2 b=$dff~1789^Q~1 cin=$add~99^ADD~3-2[0] cout=$add~99^ADD~3-3[0] sumout=$add~99^ADD~3-3[1] 

.subckt adder a=$dff~103^Q~3 b=$dff~1789^Q~2 cin=$add~99^ADD~3-3[0] cout=$add~99^ADD~3-4[0] sumout=$add~99^ADD~3-4[1] 

.subckt adder a=$dff~103^Q~4 b=$dff~1789^Q~3 cin=$add~99^ADD~3-4[0] cout=$add~99^ADD~3-5[0] sumout=$add~99^ADD~3-5[1] 

.subckt adder a=$dff~103^Q~5 b=$dff~1789^Q~4 cin=$add~99^ADD~3-5[0] cout=$add~99^ADD~3-6[0] sumout=$add~99^ADD~3-6[1] 

.subckt adder a=$dff~103^Q~6 b=$dff~1789^Q~5 cin=$add~99^ADD~3-6[0] cout=$add~99^ADD~3-7[0] sumout=$add~99^ADD~3-7[1] 

.subckt adder a=$dff~103^Q~7 b=$dff~1789^Q~6 cin=$add~99^ADD~3-7[0] cout=$add~99^ADD~3-8[0] sumout=$add~99^ADD~3-8[1] 

.subckt adder a=$dff~103^Q~8 b=$dff~1789^Q~6 cin=$add~99^ADD~3-8[0] cout=$add~99^ADD~3-9[0] sumout=$add~99^ADD~3-9[1] 

.subckt adder a=$dff~103^Q~9 b=$dff~1789^Q~6 cin=$add~99^ADD~3-9[0] cout=$add~99^ADD~3-10[0] sumout=$add~99^ADD~3-10[1] 

.subckt adder a=$dff~103^Q~10 b=$dff~1789^Q~6 cin=$add~99^ADD~3-10[0] cout=$add~99^ADD~3-11[0] sumout=$add~99^ADD~3-11[1] 

.subckt adder a=$dff~1001^Q~1 b=$dffe~1000^Q~0 cin=$add~996^ADD~155-0[0] cout=$add~996^ADD~155-1[0] \
 sumout=$add~996^ADD~155-1[1] 

.subckt adder a=$dff~1001^Q~2 b=$dffe~1000^Q~1 cin=$add~996^ADD~155-1[0] cout=$add~996^ADD~155-2[0] \
 sumout=$add~996^ADD~155-2[1] 

.subckt adder a=$dff~1001^Q~3 b=$dffe~1000^Q~2 cin=$add~996^ADD~155-2[0] cout=$add~996^ADD~155-3[0] \
 sumout=$add~996^ADD~155-3[1] 

.subckt adder a=$dff~1001^Q~4 b=$dffe~1000^Q~3 cin=$add~996^ADD~155-3[0] cout=$add~996^ADD~155-4[0] \
 sumout=$add~996^ADD~155-4[1] 

.subckt adder a=$dff~1001^Q~5 b=$dffe~1000^Q~4 cin=$add~996^ADD~155-4[0] cout=$add~996^ADD~155-5[0] \
 sumout=$add~996^ADD~155-5[1] 

.subckt adder a=$dff~1001^Q~6 b=$dffe~1000^Q~5 cin=$add~996^ADD~155-5[0] cout=$add~996^ADD~155-6[0] \
 sumout=$add~996^ADD~155-6[1] 

.subckt adder a=$dff~1001^Q~7 b=$dffe~1000^Q~6 cin=$add~996^ADD~155-6[0] cout=$add~996^ADD~155-7[0] \
 sumout=$add~996^ADD~155-7[1] 

.subckt adder a=$dff~1001^Q~8 b=$dffe~1000^Q~7 cin=$add~996^ADD~155-7[0] cout=$add~996^ADD~155-8[0] \
 sumout=$add~996^ADD~155-8[1] 

.subckt adder a=$dff~1001^Q~9 b=$dffe~1000^Q~7 cin=$add~996^ADD~155-8[0] cout=$add~996^ADD~155-9[0] \
 sumout=$add~996^ADD~155-9[1] 

.subckt adder a=$dff~617^Q~1 b=$dff~614^Q~0 cin=$add~608^ADD~158-0[0] cout=$add~608^ADD~158-1[0] sumout=$add~608^ADD~158-1[1] 

.subckt adder a=$dff~617^Q~2 b=$dff~614^Q~1 cin=$add~608^ADD~158-1[0] cout=$add~608^ADD~158-2[0] sumout=$add~608^ADD~158-2[1] 

.subckt adder a=$dff~617^Q~3 b=$dff~614^Q~2 cin=$add~608^ADD~158-2[0] cout=$add~608^ADD~158-3[0] sumout=$add~608^ADD~158-3[1] 

.subckt adder a=$dff~617^Q~4 b=$dff~614^Q~3 cin=$add~608^ADD~158-3[0] cout=$add~608^ADD~158-4[0] sumout=$add~608^ADD~158-4[1] 

.subckt adder a=$dff~617^Q~5 b=$dff~614^Q~4 cin=$add~608^ADD~158-4[0] cout=$add~608^ADD~158-5[0] sumout=$add~608^ADD~158-5[1] 

.subckt adder a=$dff~617^Q~6 b=$dff~614^Q~5 cin=$add~608^ADD~158-5[0] cout=$add~608^ADD~158-6[0] sumout=$add~608^ADD~158-6[1] 

.subckt adder a=$dff~617^Q~7 b=$dff~614^Q~6 cin=$add~608^ADD~158-6[0] cout=$add~608^ADD~158-7[0] sumout=$add~608^ADD~158-7[1] 

.subckt adder a=$dff~617^Q~7 b=$dff~614^Q~7 cin=$add~608^ADD~158-7[0] cout=$add~608^ADD~158-8[0] sumout=$add~608^ADD~158-8[1] 

.subckt adder a=$dff~617^Q~7 b=$dff~614^Q~7 cin=$add~608^ADD~158-8[0] cout=$add~608^ADD~158-9[0] sumout=$add~608^ADD~158-9[1] 

.subckt adder a=$dff~593^Q~0 b=$dff~596^Q~0 cin=$add~587^ADD~141-0[0] cout=$add~587^ADD~141-1[0] sumout=$add~587^ADD~141-1[1] 

.subckt adder a=$dff~593^Q~1 b=$dff~596^Q~1 cin=$add~587^ADD~141-1[0] cout=$add~587^ADD~141-2[0] sumout=$add~587^ADD~141-2[1] 

.subckt adder a=$dff~593^Q~2 b=$dff~596^Q~2 cin=$add~587^ADD~141-2[0] cout=$add~587^ADD~141-3[0] sumout=$add~587^ADD~141-3[1] 

.subckt adder a=$dff~593^Q~3 b=$dff~596^Q~3 cin=$add~587^ADD~141-3[0] cout=$add~587^ADD~141-4[0] sumout=$add~587^ADD~141-4[1] 

.subckt adder a=$dff~593^Q~4 b=$dff~596^Q~4 cin=$add~587^ADD~141-4[0] cout=$add~587^ADD~141-5[0] sumout=$add~587^ADD~141-5[1] 

.subckt adder a=$dff~593^Q~5 b=$dff~596^Q~5 cin=$add~587^ADD~141-5[0] cout=$add~587^ADD~141-6[0] sumout=$add~587^ADD~141-6[1] 

.subckt adder a=$dff~593^Q~6 b=$dff~596^Q~6 cin=$add~587^ADD~141-6[0] cout=$add~587^ADD~141-7[0] sumout=$add~587^ADD~141-7[1] 

.subckt adder a=$dff~593^Q~7 b=$dff~596^Q~7 cin=$add~587^ADD~141-7[0] cout=$add~587^ADD~141-8[0] sumout=$add~587^ADD~141-8[1] 

.subckt adder a=$dff~593^Q~8 b=$dff~596^Q~7 cin=$add~587^ADD~141-8[0] cout=$add~587^ADD~141-9[0] sumout=$add~587^ADD~141-9[1] 

.subckt adder a=$dff~593^Q~9 b=$dff~596^Q~7 cin=$add~587^ADD~141-9[0] cout=$add~587^ADD~141-10[0] \
 sumout=$add~587^ADD~141-10[1] 

.subckt adder a=$dffe~975^Q~0 b=$dffe~974^Q~0 cin=$add~971^ADD~140-0[0] cout=$add~971^ADD~140-1[0] \
 sumout=$add~971^ADD~140-1[1] 

.subckt adder a=$dffe~975^Q~1 b=$dffe~974^Q~1 cin=$add~971^ADD~140-1[0] cout=$add~971^ADD~140-2[0] \
 sumout=$add~971^ADD~140-2[1] 

.subckt adder a=$dffe~975^Q~2 b=$dffe~974^Q~2 cin=$add~971^ADD~140-2[0] cout=$add~971^ADD~140-3[0] \
 sumout=$add~971^ADD~140-3[1] 

.subckt adder a=$dffe~975^Q~3 b=$dffe~974^Q~3 cin=$add~971^ADD~140-3[0] cout=$add~971^ADD~140-4[0] \
 sumout=$add~971^ADD~140-4[1] 

.subckt adder a=$dffe~975^Q~4 b=$dffe~974^Q~4 cin=$add~971^ADD~140-4[0] cout=$add~971^ADD~140-5[0] \
 sumout=$add~971^ADD~140-5[1] 

.subckt adder a=$dffe~975^Q~5 b=$dffe~974^Q~5 cin=$add~971^ADD~140-5[0] cout=$add~971^ADD~140-6[0] \
 sumout=$add~971^ADD~140-6[1] 

.subckt adder a=$dffe~975^Q~6 b=$dffe~974^Q~6 cin=$add~971^ADD~140-6[0] cout=$add~971^ADD~140-7[0] \
 sumout=$add~971^ADD~140-7[1] 

.subckt adder a=$dffe~975^Q~7 b=$dffe~974^Q~7 cin=$add~971^ADD~140-7[0] cout=$add~971^ADD~140-8[0] \
 sumout=$add~971^ADD~140-8[1] 

.subckt adder a=$dffe~975^Q~7 b=$dffe~974^Q~7 cin=$add~971^ADD~140-8[0] cout=$add~971^ADD~140-9[0] \
 sumout=$add~971^ADD~140-9[1] 

.subckt adder a=$dffe~975^Q~7 b=$dffe~974^Q~7 cin=$add~971^ADD~140-9[0] cout=$add~971^ADD~140-10[0] \
 sumout=$add~971^ADD~140-10[1] 

.subckt adder a=$dff~178^Q~0 b=$dff~177^Q~0 cin=$add~175^ADD~35-0[0] cout=$add~175^ADD~35-1[0] sumout=$add~175^ADD~35-1[1] 

.subckt adder a=$dff~178^Q~1 b=$dff~177^Q~1 cin=$add~175^ADD~35-1[0] cout=$add~175^ADD~35-2[0] sumout=$add~175^ADD~35-2[1] 

.subckt adder a=$dff~178^Q~2 b=$dff~177^Q~2 cin=$add~175^ADD~35-2[0] cout=$add~175^ADD~35-3[0] sumout=$add~175^ADD~35-3[1] 

.subckt adder a=$dff~178^Q~3 b=$dff~177^Q~3 cin=$add~175^ADD~35-3[0] cout=$add~175^ADD~35-4[0] sumout=$add~175^ADD~35-4[1] 

.subckt adder a=$dff~178^Q~4 b=$dff~177^Q~4 cin=$add~175^ADD~35-4[0] cout=$add~175^ADD~35-5[0] sumout=$add~175^ADD~35-5[1] 

.subckt adder a=$dff~178^Q~5 b=$dff~177^Q~5 cin=$add~175^ADD~35-5[0] cout=$add~175^ADD~35-6[0] sumout=$add~175^ADD~35-6[1] 

.subckt adder a=$dff~178^Q~6 b=$dff~177^Q~6 cin=$add~175^ADD~35-6[0] cout=$add~175^ADD~35-7[0] sumout=$add~175^ADD~35-7[1] 

.subckt adder a=$dff~178^Q~7 b=$dff~177^Q~7 cin=$add~175^ADD~35-7[0] cout=$add~175^ADD~35-8[0] sumout=$add~175^ADD~35-8[1] 

.subckt adder a=$dff~178^Q~7 b=$dff~177^Q~7 cin=$add~175^ADD~35-8[0] cout=$add~175^ADD~35-9[0] sumout=$add~175^ADD~35-9[1] 

.subckt adder a=$dff~178^Q~7 b=$dff~177^Q~7 cin=$add~175^ADD~35-9[0] cout=$add~175^ADD~35-10[0] sumout=$add~175^ADD~35-10[1] 

.subckt adder a=$dff~178^Q~7 b=$dff~177^Q~7 cin=$add~175^ADD~35-10[0] cout=$add~175^ADD~35-11[0] sumout=$add~175^ADD~35-11[1] 

.subckt adder a=$dff~180^Q~0 b=$dff~92^Q~0 cin=$add~176^ADD~14-0[0] cout=$add~176^ADD~14-1[0] sumout=$add~176^ADD~14-1[1] 

.subckt adder a=$dff~180^Q~1 b=$dff~1789^Q~0 cin=$add~176^ADD~14-1[0] cout=$add~176^ADD~14-2[0] sumout=$add~176^ADD~14-2[1] 

.subckt adder a=$dff~180^Q~2 b=$dff~1789^Q~1 cin=$add~176^ADD~14-2[0] cout=$add~176^ADD~14-3[0] sumout=$add~176^ADD~14-3[1] 

.subckt adder a=$dff~180^Q~3 b=$dff~1789^Q~2 cin=$add~176^ADD~14-3[0] cout=$add~176^ADD~14-4[0] sumout=$add~176^ADD~14-4[1] 

.subckt adder a=$dff~180^Q~4 b=$dff~1789^Q~3 cin=$add~176^ADD~14-4[0] cout=$add~176^ADD~14-5[0] sumout=$add~176^ADD~14-5[1] 

.subckt adder a=$dff~180^Q~5 b=$dff~1789^Q~4 cin=$add~176^ADD~14-5[0] cout=$add~176^ADD~14-6[0] sumout=$add~176^ADD~14-6[1] 

.subckt adder a=$dff~180^Q~6 b=$dff~1789^Q~5 cin=$add~176^ADD~14-6[0] cout=$add~176^ADD~14-7[0] sumout=$add~176^ADD~14-7[1] 

.subckt adder a=$dff~180^Q~7 b=$dff~1789^Q~6 cin=$add~176^ADD~14-7[0] cout=$add~176^ADD~14-8[0] sumout=$add~176^ADD~14-8[1] 

.subckt adder a=$dff~180^Q~8 b=$dff~1789^Q~6 cin=$add~176^ADD~14-8[0] cout=$add~176^ADD~14-9[0] sumout=$add~176^ADD~14-9[1] 

.subckt adder a=$dff~180^Q~9 b=$dff~1789^Q~6 cin=$add~176^ADD~14-9[0] cout=$add~176^ADD~14-10[0] sumout=$add~176^ADD~14-10[1] 

.subckt adder a=$dff~180^Q~10 b=$dff~1789^Q~6 cin=$add~176^ADD~14-10[0] cout=$add~176^ADD~14-11[0] \
 sumout=$add~176^ADD~14-11[1] 

.subckt adder a=$dffe~1678^Q~1 b=$dffe~1678^Q~2 cin=$add~1649^ADD~135-0[0] cout=$add~1649^ADD~135-1[0] \
 sumout=$add~1649^ADD~135-1[1] 

.subckt adder a=$dffe~1678^Q~2 b=$dffe~1678^Q~3 cin=$add~1649^ADD~135-1[0] cout=$add~1649^ADD~135-2[0] \
 sumout=$add~1649^ADD~135-2[1] 

.subckt adder a=$dffe~1678^Q~3 b=$dffe~1678^Q~4 cin=$add~1649^ADD~135-2[0] cout=$add~1649^ADD~135-3[0] \
 sumout=$add~1649^ADD~135-3[1] 

.subckt adder a=$dffe~1678^Q~4 b=$dffe~1678^Q~5 cin=$add~1649^ADD~135-3[0] cout=$add~1649^ADD~135-4[0] \
 sumout=$add~1649^ADD~135-4[1] 

.subckt adder a=$dffe~1678^Q~5 b=$dffe~1678^Q~6 cin=$add~1649^ADD~135-4[0] cout=$add~1649^ADD~135-5[0] \
 sumout=$add~1649^ADD~135-5[1] 

.subckt adder a=$dffe~1678^Q~6 b=$dffe~1678^Q~7 cin=$add~1649^ADD~135-5[0] cout=$add~1649^ADD~135-6[0] \
 sumout=$add~1649^ADD~135-6[1] 

.subckt adder a=$dffe~1678^Q~7 b=$dffe~1678^Q~7 cin=$add~1649^ADD~135-6[0] cout=$add~1649^ADD~135-7[0] \
 sumout=$add~1649^ADD~135-7[1] 

.subckt adder a=$dffe~1678^Q~7 b=$dffe~1678^Q~7 cin=$add~1649^ADD~135-7[0] cout=$add~1649^ADD~135-8[0] \
 sumout=$add~1649^ADD~135-8[1] 

.subckt adder a=$dff~1701^Q~0 b=$dff~1711^Q~0 cin=$add~1658^ADD~129-0[0] cout=$add~1658^ADD~129-1[0] \
 sumout=$add~1658^ADD~129-1[1] 

.subckt adder a=$dff~1701^Q~1 b=$dff~1711^Q~1 cin=$add~1658^ADD~129-1[0] cout=$add~1658^ADD~129-2[0] \
 sumout=$add~1658^ADD~129-2[1] 

.subckt adder a=$dff~1701^Q~2 b=$dff~1711^Q~2 cin=$add~1658^ADD~129-2[0] cout=$add~1658^ADD~129-3[0] \
 sumout=$add~1658^ADD~129-3[1] 

.subckt adder a=$dff~1701^Q~3 b=$dff~1711^Q~3 cin=$add~1658^ADD~129-3[0] cout=$add~1658^ADD~129-4[0] \
 sumout=$add~1658^ADD~129-4[1] 

.subckt adder a=$dff~1701^Q~4 b=$dff~1711^Q~4 cin=$add~1658^ADD~129-4[0] cout=$add~1658^ADD~129-5[0] \
 sumout=$add~1658^ADD~129-5[1] 

.subckt adder a=$dff~1701^Q~5 b=$dff~1711^Q~5 cin=$add~1658^ADD~129-5[0] cout=$add~1658^ADD~129-6[0] \
 sumout=$add~1658^ADD~129-6[1] 

.subckt adder a=$dff~1701^Q~6 b=$dff~1711^Q~6 cin=$add~1658^ADD~129-6[0] cout=$add~1658^ADD~129-7[0] \
 sumout=$add~1658^ADD~129-7[1] 

.subckt adder a=$dff~1701^Q~7 b=$dff~1711^Q~7 cin=$add~1658^ADD~129-7[0] cout=$add~1658^ADD~129-8[0] \
 sumout=$add~1658^ADD~129-8[1] 

.subckt adder a=$dff~1701^Q~7 b=$dff~1711^Q~7 cin=$add~1658^ADD~129-8[0] cout=$add~1658^ADD~129-9[0] \
 sumout=$add~1658^ADD~129-9[1] 

.subckt adder a=$dffe~1678^Q~2 b=$dffe~1678^Q~3 cin=$add~1641^ADD~138-0[0] cout=$add~1641^ADD~138-1[0] \
 sumout=$add~1641^ADD~138-1[1] 

.subckt adder a=$dffe~1678^Q~3 b=$dffe~1678^Q~4 cin=$add~1641^ADD~138-1[0] cout=$add~1641^ADD~138-2[0] \
 sumout=$add~1641^ADD~138-2[1] 

.subckt adder a=$dffe~1678^Q~4 b=$dffe~1678^Q~5 cin=$add~1641^ADD~138-2[0] cout=$add~1641^ADD~138-3[0] \
 sumout=$add~1641^ADD~138-3[1] 

.subckt adder a=$dffe~1678^Q~5 b=$dffe~1678^Q~6 cin=$add~1641^ADD~138-3[0] cout=$add~1641^ADD~138-4[0] \
 sumout=$add~1641^ADD~138-4[1] 

.subckt adder a=$dffe~1678^Q~6 b=$dffe~1678^Q~7 cin=$add~1641^ADD~138-4[0] cout=$add~1641^ADD~138-5[0] \
 sumout=$add~1641^ADD~138-5[1] 

.subckt adder a=$dffe~1678^Q~7 b=$dffe~1678^Q~7 cin=$add~1641^ADD~138-5[0] cout=$add~1641^ADD~138-6[0] \
 sumout=$add~1641^ADD~138-6[1] 

.subckt adder a=$dffe~1678^Q~7 b=$dffe~1678^Q~7 cin=$add~1641^ADD~138-6[0] cout=$add~1641^ADD~138-7[0] \
 sumout=$add~1641^ADD~138-7[1] 

.subckt adder a=$dffe~1678^Q~7 b=$dffe~1678^Q~7 cin=$add~1641^ADD~138-7[0] cout=$add~1641^ADD~138-8[0] \
 sumout=$add~1641^ADD~138-8[1] 

.subckt adder a=$dff~977^Q~1 b=$dffe~976^Q~0 cin=$add~972^ADD~139-0[0] cout=$add~972^ADD~139-1[0] \
 sumout=$add~972^ADD~139-1[1] 

.subckt adder a=$dff~977^Q~2 b=$dffe~976^Q~1 cin=$add~972^ADD~139-1[0] cout=$add~972^ADD~139-2[0] \
 sumout=$add~972^ADD~139-2[1] 

.subckt adder a=$dff~977^Q~3 b=$dffe~976^Q~2 cin=$add~972^ADD~139-2[0] cout=$add~972^ADD~139-3[0] \
 sumout=$add~972^ADD~139-3[1] 

.subckt adder a=$dff~977^Q~4 b=$dffe~976^Q~3 cin=$add~972^ADD~139-3[0] cout=$add~972^ADD~139-4[0] \
 sumout=$add~972^ADD~139-4[1] 

.subckt adder a=$dff~977^Q~5 b=$dffe~976^Q~4 cin=$add~972^ADD~139-4[0] cout=$add~972^ADD~139-5[0] \
 sumout=$add~972^ADD~139-5[1] 

.subckt adder a=$dff~977^Q~6 b=$dffe~976^Q~5 cin=$add~972^ADD~139-5[0] cout=$add~972^ADD~139-6[0] \
 sumout=$add~972^ADD~139-6[1] 

.subckt adder a=$dff~977^Q~7 b=$dffe~976^Q~6 cin=$add~972^ADD~139-6[0] cout=$add~972^ADD~139-7[0] \
 sumout=$add~972^ADD~139-7[1] 

.subckt adder a=$dff~977^Q~8 b=$dffe~976^Q~7 cin=$add~972^ADD~139-7[0] cout=$add~972^ADD~139-8[0] \
 sumout=$add~972^ADD~139-8[1] 

.subckt adder a=$dff~977^Q~9 b=$dffe~976^Q~7 cin=$add~972^ADD~139-8[0] cout=$add~972^ADD~139-9[0] \
 sumout=$add~972^ADD~139-9[1] 

.subckt adder a=$dff~595^Q~1 b=$dff~592^Q~0 cin=$add~586^ADD~142-0[0] cout=$add~586^ADD~142-1[0] sumout=$add~586^ADD~142-1[1] 

.subckt adder a=$dff~595^Q~2 b=$dff~592^Q~1 cin=$add~586^ADD~142-1[0] cout=$add~586^ADD~142-2[0] sumout=$add~586^ADD~142-2[1] 

.subckt adder a=$dff~595^Q~3 b=$dff~592^Q~2 cin=$add~586^ADD~142-2[0] cout=$add~586^ADD~142-3[0] sumout=$add~586^ADD~142-3[1] 

.subckt adder a=$dff~595^Q~4 b=$dff~592^Q~3 cin=$add~586^ADD~142-3[0] cout=$add~586^ADD~142-4[0] sumout=$add~586^ADD~142-4[1] 

.subckt adder a=$dff~595^Q~5 b=$dff~592^Q~4 cin=$add~586^ADD~142-4[0] cout=$add~586^ADD~142-5[0] sumout=$add~586^ADD~142-5[1] 

.subckt adder a=$dff~595^Q~6 b=$dff~592^Q~5 cin=$add~586^ADD~142-5[0] cout=$add~586^ADD~142-6[0] sumout=$add~586^ADD~142-6[1] 

.subckt adder a=$dff~595^Q~7 b=$dff~592^Q~6 cin=$add~586^ADD~142-6[0] cout=$add~586^ADD~142-7[0] sumout=$add~586^ADD~142-7[1] 

.subckt adder a=$dff~595^Q~7 b=$dff~592^Q~7 cin=$add~586^ADD~142-7[0] cout=$add~586^ADD~142-8[0] sumout=$add~586^ADD~142-8[1] 

.subckt adder a=$dff~595^Q~7 b=$dff~592^Q~7 cin=$add~586^ADD~142-8[0] cout=$add~586^ADD~142-9[0] sumout=$add~586^ADD~142-9[1] 

.subckt adder a=$dff~582^Q~0 b=$dff~585^Q~0 cin=$add~576^ADD~133-0[0] cout=$add~576^ADD~133-1[0] sumout=$add~576^ADD~133-1[1] 

.subckt adder a=$dff~582^Q~1 b=$dff~585^Q~1 cin=$add~576^ADD~133-1[0] cout=$add~576^ADD~133-2[0] sumout=$add~576^ADD~133-2[1] 

.subckt adder a=$dff~582^Q~2 b=$dff~585^Q~2 cin=$add~576^ADD~133-2[0] cout=$add~576^ADD~133-3[0] sumout=$add~576^ADD~133-3[1] 

.subckt adder a=$dff~582^Q~3 b=$dff~585^Q~3 cin=$add~576^ADD~133-3[0] cout=$add~576^ADD~133-4[0] sumout=$add~576^ADD~133-4[1] 

.subckt adder a=$dff~582^Q~4 b=$dff~585^Q~4 cin=$add~576^ADD~133-4[0] cout=$add~576^ADD~133-5[0] sumout=$add~576^ADD~133-5[1] 

.subckt adder a=$dff~582^Q~5 b=$dff~585^Q~5 cin=$add~576^ADD~133-5[0] cout=$add~576^ADD~133-6[0] sumout=$add~576^ADD~133-6[1] 

.subckt adder a=$dff~582^Q~6 b=$dff~585^Q~6 cin=$add~576^ADD~133-6[0] cout=$add~576^ADD~133-7[0] sumout=$add~576^ADD~133-7[1] 

.subckt adder a=$dff~582^Q~7 b=$dff~585^Q~7 cin=$add~576^ADD~133-7[0] cout=$add~576^ADD~133-8[0] sumout=$add~576^ADD~133-8[1] 

.subckt adder a=$dff~582^Q~8 b=$dff~585^Q~7 cin=$add~576^ADD~133-8[0] cout=$add~576^ADD~133-9[0] sumout=$add~576^ADD~133-9[1] 

.subckt adder a=$dff~582^Q~9 b=$dff~585^Q~7 cin=$add~576^ADD~133-9[0] cout=$add~576^ADD~133-10[0] \
 sumout=$add~576^ADD~133-10[1] 

.subckt adder a=$dffe~963^Q~0 b=$dffe~962^Q~0 cin=$add~959^ADD~132-0[0] cout=$add~959^ADD~132-1[0] \
 sumout=$add~959^ADD~132-1[1] 

.subckt adder a=$dffe~963^Q~1 b=$dffe~962^Q~1 cin=$add~959^ADD~132-1[0] cout=$add~959^ADD~132-2[0] \
 sumout=$add~959^ADD~132-2[1] 

.subckt adder a=$dffe~963^Q~2 b=$dffe~962^Q~2 cin=$add~959^ADD~132-2[0] cout=$add~959^ADD~132-3[0] \
 sumout=$add~959^ADD~132-3[1] 

.subckt adder a=$dffe~963^Q~3 b=$dffe~962^Q~3 cin=$add~959^ADD~132-3[0] cout=$add~959^ADD~132-4[0] \
 sumout=$add~959^ADD~132-4[1] 

.subckt adder a=$dffe~963^Q~4 b=$dffe~962^Q~4 cin=$add~959^ADD~132-4[0] cout=$add~959^ADD~132-5[0] \
 sumout=$add~959^ADD~132-5[1] 

.subckt adder a=$dffe~963^Q~5 b=$dffe~962^Q~5 cin=$add~959^ADD~132-5[0] cout=$add~959^ADD~132-6[0] \
 sumout=$add~959^ADD~132-6[1] 

.subckt adder a=$dffe~963^Q~6 b=$dffe~962^Q~6 cin=$add~959^ADD~132-6[0] cout=$add~959^ADD~132-7[0] \
 sumout=$add~959^ADD~132-7[1] 

.subckt adder a=$dffe~963^Q~7 b=$dffe~962^Q~7 cin=$add~959^ADD~132-7[0] cout=$add~959^ADD~132-8[0] \
 sumout=$add~959^ADD~132-8[1] 

.subckt adder a=$dffe~963^Q~7 b=$dffe~962^Q~7 cin=$add~959^ADD~132-8[0] cout=$add~959^ADD~132-9[0] \
 sumout=$add~959^ADD~132-9[1] 

.subckt adder a=$dffe~963^Q~7 b=$dffe~962^Q~7 cin=$add~959^ADD~132-9[0] cout=$add~959^ADD~132-10[0] \
 sumout=$add~959^ADD~132-10[1] 

.subckt adder a=$dff~1787^Q~0 b=$dff~93^Q~0 cin=$add~90^ADD~23-0[0] cout=$add~90^ADD~23-1[0] sumout=$add~90^ADD~23-1[1] 

.subckt adder a=$dff~1787^Q~1 b=$dff~1788^Q~0 cin=$add~90^ADD~23-1[0] cout=$add~90^ADD~23-2[0] sumout=$add~90^ADD~23-2[1] 

.subckt adder a=$dff~1787^Q~2 b=$dff~1788^Q~1 cin=$add~90^ADD~23-2[0] cout=$add~90^ADD~23-3[0] sumout=$add~90^ADD~23-3[1] 

.subckt adder a=$dff~1787^Q~3 b=$dff~1788^Q~2 cin=$add~90^ADD~23-3[0] cout=$add~90^ADD~23-4[0] sumout=$add~90^ADD~23-4[1] 

.subckt adder a=$dff~1787^Q~4 b=$dff~1788^Q~3 cin=$add~90^ADD~23-4[0] cout=$add~90^ADD~23-5[0] sumout=$add~90^ADD~23-5[1] 

.subckt adder a=$dff~1787^Q~5 b=$dff~1788^Q~4 cin=$add~90^ADD~23-5[0] cout=$add~90^ADD~23-6[0] sumout=$add~90^ADD~23-6[1] 

.subckt adder a=$dff~1787^Q~6 b=$dff~1788^Q~5 cin=$add~90^ADD~23-6[0] cout=$add~90^ADD~23-7[0] sumout=$add~90^ADD~23-7[1] 

.subckt adder a=$dff~1787^Q~7 b=$dff~1788^Q~6 cin=$add~90^ADD~23-7[0] cout=$add~90^ADD~23-8[0] sumout=$add~90^ADD~23-8[1] 

.subckt adder a=$dff~1787^Q~7 b=$dff~1788^Q~6 cin=$add~90^ADD~23-8[0] cout=$add~90^ADD~23-9[0] sumout=$add~90^ADD~23-9[1] 

.subckt adder a=$dff~1787^Q~7 b=$dff~1788^Q~6 cin=$add~90^ADD~23-9[0] cout=$add~90^ADD~23-10[0] sumout=$add~90^ADD~23-10[1] 

.subckt adder a=$dff~1787^Q~7 b=$dff~1788^Q~6 cin=$add~90^ADD~23-10[0] cout=$add~90^ADD~23-11[0] sumout=$add~90^ADD~23-11[1] 

.subckt adder a=$dff~96^Q~0 b=$dff~92^Q~0 cin=$add~91^ADD~2-0[0] cout=$add~91^ADD~2-1[0] sumout=$add~91^ADD~2-1[1] 

.subckt adder a=$dff~96^Q~1 b=$dff~1789^Q~0 cin=$add~91^ADD~2-1[0] cout=$add~91^ADD~2-2[0] sumout=$add~91^ADD~2-2[1] 

.subckt adder a=$dff~96^Q~2 b=$dff~1789^Q~1 cin=$add~91^ADD~2-2[0] cout=$add~91^ADD~2-3[0] sumout=$add~91^ADD~2-3[1] 

.subckt adder a=$dff~96^Q~3 b=$dff~1789^Q~2 cin=$add~91^ADD~2-3[0] cout=$add~91^ADD~2-4[0] sumout=$add~91^ADD~2-4[1] 

.subckt adder a=$dff~96^Q~4 b=$dff~1789^Q~3 cin=$add~91^ADD~2-4[0] cout=$add~91^ADD~2-5[0] sumout=$add~91^ADD~2-5[1] 

.subckt adder a=$dff~96^Q~5 b=$dff~1789^Q~4 cin=$add~91^ADD~2-5[0] cout=$add~91^ADD~2-6[0] sumout=$add~91^ADD~2-6[1] 

.subckt adder a=$dff~96^Q~6 b=$dff~1789^Q~5 cin=$add~91^ADD~2-6[0] cout=$add~91^ADD~2-7[0] sumout=$add~91^ADD~2-7[1] 

.subckt adder a=$dff~96^Q~7 b=$dff~1789^Q~6 cin=$add~91^ADD~2-7[0] cout=$add~91^ADD~2-8[0] sumout=$add~91^ADD~2-8[1] 

.subckt adder a=$dff~96^Q~8 b=$dff~1789^Q~6 cin=$add~91^ADD~2-8[0] cout=$add~91^ADD~2-9[0] sumout=$add~91^ADD~2-9[1] 

.subckt adder a=$dff~96^Q~9 b=$dff~1789^Q~6 cin=$add~91^ADD~2-9[0] cout=$add~91^ADD~2-10[0] sumout=$add~91^ADD~2-10[1] 

.subckt adder a=$dff~96^Q~10 b=$dff~1789^Q~6 cin=$add~91^ADD~2-10[0] cout=$add~91^ADD~2-11[0] sumout=$add~91^ADD~2-11[1] 

.subckt adder a=$dffe~1679^Q~2 b=$dffe~1679^Q~3 cin=$add~1640^ADD~130-0[0] cout=$add~1640^ADD~130-1[0] \
 sumout=$add~1640^ADD~130-1[1] 

.subckt adder a=$dffe~1679^Q~3 b=$dffe~1679^Q~4 cin=$add~1640^ADD~130-1[0] cout=$add~1640^ADD~130-2[0] \
 sumout=$add~1640^ADD~130-2[1] 

.subckt adder a=$dffe~1679^Q~4 b=$dffe~1679^Q~5 cin=$add~1640^ADD~130-2[0] cout=$add~1640^ADD~130-3[0] \
 sumout=$add~1640^ADD~130-3[1] 

.subckt adder a=$dffe~1679^Q~5 b=$dffe~1679^Q~6 cin=$add~1640^ADD~130-3[0] cout=$add~1640^ADD~130-4[0] \
 sumout=$add~1640^ADD~130-4[1] 

.subckt adder a=$dffe~1679^Q~6 b=$dffe~1679^Q~7 cin=$add~1640^ADD~130-4[0] cout=$add~1640^ADD~130-5[0] \
 sumout=$add~1640^ADD~130-5[1] 

.subckt adder a=$dffe~1679^Q~7 b=$dffe~1679^Q~7 cin=$add~1640^ADD~130-5[0] cout=$add~1640^ADD~130-6[0] \
 sumout=$add~1640^ADD~130-6[1] 

.subckt adder a=$dffe~1679^Q~7 b=$dffe~1679^Q~7 cin=$add~1640^ADD~130-6[0] cout=$add~1640^ADD~130-7[0] \
 sumout=$add~1640^ADD~130-7[1] 

.subckt adder a=$dffe~1679^Q~7 b=$dffe~1679^Q~7 cin=$add~1640^ADD~130-7[0] cout=$add~1640^ADD~130-8[0] \
 sumout=$add~1640^ADD~130-8[1] 

.subckt adder a=$dff~965^Q~1 b=$dffe~964^Q~0 cin=$add~960^ADD~131-0[0] cout=$add~960^ADD~131-1[0] \
 sumout=$add~960^ADD~131-1[1] 

.subckt adder a=$dff~965^Q~2 b=$dffe~964^Q~1 cin=$add~960^ADD~131-1[0] cout=$add~960^ADD~131-2[0] \
 sumout=$add~960^ADD~131-2[1] 

.subckt adder a=$dff~965^Q~3 b=$dffe~964^Q~2 cin=$add~960^ADD~131-2[0] cout=$add~960^ADD~131-3[0] \
 sumout=$add~960^ADD~131-3[1] 

.subckt adder a=$dff~965^Q~4 b=$dffe~964^Q~3 cin=$add~960^ADD~131-3[0] cout=$add~960^ADD~131-4[0] \
 sumout=$add~960^ADD~131-4[1] 

.subckt adder a=$dff~965^Q~5 b=$dffe~964^Q~4 cin=$add~960^ADD~131-4[0] cout=$add~960^ADD~131-5[0] \
 sumout=$add~960^ADD~131-5[1] 

.subckt adder a=$dff~965^Q~6 b=$dffe~964^Q~5 cin=$add~960^ADD~131-5[0] cout=$add~960^ADD~131-6[0] \
 sumout=$add~960^ADD~131-6[1] 

.subckt adder a=$dff~965^Q~7 b=$dffe~964^Q~6 cin=$add~960^ADD~131-6[0] cout=$add~960^ADD~131-7[0] \
 sumout=$add~960^ADD~131-7[1] 

.subckt adder a=$dff~965^Q~8 b=$dffe~964^Q~7 cin=$add~960^ADD~131-7[0] cout=$add~960^ADD~131-8[0] \
 sumout=$add~960^ADD~131-8[1] 

.subckt adder a=$dff~965^Q~9 b=$dffe~964^Q~7 cin=$add~960^ADD~131-8[0] cout=$add~960^ADD~131-9[0] \
 sumout=$add~960^ADD~131-9[1] 

.subckt adder a=$dff~584^Q~1 b=$dff~581^Q~0 cin=$add~575^ADD~134-0[0] cout=$add~575^ADD~134-1[0] sumout=$add~575^ADD~134-1[1] 

.subckt adder a=$dff~584^Q~2 b=$dff~581^Q~1 cin=$add~575^ADD~134-1[0] cout=$add~575^ADD~134-2[0] sumout=$add~575^ADD~134-2[1] 

.subckt adder a=$dff~584^Q~3 b=$dff~581^Q~2 cin=$add~575^ADD~134-2[0] cout=$add~575^ADD~134-3[0] sumout=$add~575^ADD~134-3[1] 

.subckt adder a=$dff~584^Q~4 b=$dff~581^Q~3 cin=$add~575^ADD~134-3[0] cout=$add~575^ADD~134-4[0] sumout=$add~575^ADD~134-4[1] 

.subckt adder a=$dff~584^Q~5 b=$dff~581^Q~4 cin=$add~575^ADD~134-4[0] cout=$add~575^ADD~134-5[0] sumout=$add~575^ADD~134-5[1] 

.subckt adder a=$dff~584^Q~6 b=$dff~581^Q~5 cin=$add~575^ADD~134-5[0] cout=$add~575^ADD~134-6[0] sumout=$add~575^ADD~134-6[1] 

.subckt adder a=$dff~584^Q~7 b=$dff~581^Q~6 cin=$add~575^ADD~134-6[0] cout=$add~575^ADD~134-7[0] sumout=$add~575^ADD~134-7[1] 

.subckt adder a=$dff~584^Q~7 b=$dff~581^Q~7 cin=$add~575^ADD~134-7[0] cout=$add~575^ADD~134-8[0] sumout=$add~575^ADD~134-8[1] 

.subckt adder a=$dff~584^Q~7 b=$dff~581^Q~7 cin=$add~575^ADD~134-8[0] cout=$add~575^ADD~134-9[0] sumout=$add~575^ADD~134-9[1] 

.subckt adder a=$dff~494^Q~0 b=$dff~497^Q~0 cin=$add~488^ADD~98-0[0] cout=$add~488^ADD~98-1[0] sumout=$add~488^ADD~98-1[1] 

.subckt adder a=$dff~494^Q~1 b=$dff~497^Q~1 cin=$add~488^ADD~98-1[0] cout=$add~488^ADD~98-2[0] sumout=$add~488^ADD~98-2[1] 

.subckt adder a=$dff~494^Q~2 b=$dff~497^Q~2 cin=$add~488^ADD~98-2[0] cout=$add~488^ADD~98-3[0] sumout=$add~488^ADD~98-3[1] 

.subckt adder a=$dff~494^Q~3 b=$dff~497^Q~3 cin=$add~488^ADD~98-3[0] cout=$add~488^ADD~98-4[0] sumout=$add~488^ADD~98-4[1] 

.subckt adder a=$dff~494^Q~4 b=$dff~497^Q~4 cin=$add~488^ADD~98-4[0] cout=$add~488^ADD~98-5[0] sumout=$add~488^ADD~98-5[1] 

.subckt adder a=$dff~494^Q~5 b=$dff~497^Q~5 cin=$add~488^ADD~98-5[0] cout=$add~488^ADD~98-6[0] sumout=$add~488^ADD~98-6[1] 

.subckt adder a=$dff~494^Q~6 b=$dff~497^Q~6 cin=$add~488^ADD~98-6[0] cout=$add~488^ADD~98-7[0] sumout=$add~488^ADD~98-7[1] 

.subckt adder a=$dff~494^Q~7 b=$dff~497^Q~7 cin=$add~488^ADD~98-7[0] cout=$add~488^ADD~98-8[0] sumout=$add~488^ADD~98-8[1] 

.subckt adder a=$dff~494^Q~8 b=$dff~497^Q~7 cin=$add~488^ADD~98-8[0] cout=$add~488^ADD~98-9[0] sumout=$add~488^ADD~98-9[1] 

.subckt adder a=$dff~494^Q~9 b=$dff~497^Q~7 cin=$add~488^ADD~98-9[0] cout=$add~488^ADD~98-10[0] sumout=$add~488^ADD~98-10[1] 

.subckt adder a=$dffe~867^Q~0 b=$dffe~866^Q~0 cin=$add~863^ADD~97-0[0] cout=$add~863^ADD~97-1[0] sumout=$add~863^ADD~97-1[1] 

.subckt adder a=$dffe~867^Q~1 b=$dffe~866^Q~1 cin=$add~863^ADD~97-1[0] cout=$add~863^ADD~97-2[0] sumout=$add~863^ADD~97-2[1] 

.subckt adder a=$dffe~867^Q~2 b=$dffe~866^Q~2 cin=$add~863^ADD~97-2[0] cout=$add~863^ADD~97-3[0] sumout=$add~863^ADD~97-3[1] 

.subckt adder a=$dffe~867^Q~3 b=$dffe~866^Q~3 cin=$add~863^ADD~97-3[0] cout=$add~863^ADD~97-4[0] sumout=$add~863^ADD~97-4[1] 

.subckt adder a=$dffe~867^Q~4 b=$dffe~866^Q~4 cin=$add~863^ADD~97-4[0] cout=$add~863^ADD~97-5[0] sumout=$add~863^ADD~97-5[1] 

.subckt adder a=$dffe~867^Q~5 b=$dffe~866^Q~5 cin=$add~863^ADD~97-5[0] cout=$add~863^ADD~97-6[0] sumout=$add~863^ADD~97-6[1] 

.subckt adder a=$dffe~867^Q~6 b=$dffe~866^Q~6 cin=$add~863^ADD~97-6[0] cout=$add~863^ADD~97-7[0] sumout=$add~863^ADD~97-7[1] 

.subckt adder a=$dffe~867^Q~7 b=$dffe~866^Q~7 cin=$add~863^ADD~97-7[0] cout=$add~863^ADD~97-8[0] sumout=$add~863^ADD~97-8[1] 

.subckt adder a=$dffe~867^Q~7 b=$dffe~866^Q~7 cin=$add~863^ADD~97-8[0] cout=$add~863^ADD~97-9[0] sumout=$add~863^ADD~97-9[1] 

.subckt adder a=$dffe~867^Q~7 b=$dffe~866^Q~7 cin=$add~863^ADD~97-9[0] cout=$add~863^ADD~97-10[0] \
 sumout=$add~863^ADD~97-10[1] 

.subckt adder a=$dff~185^Q~0 b=$dff~184^Q~0 cin=$add~182^ADD~36-0[0] cout=$add~182^ADD~36-1[0] sumout=$add~182^ADD~36-1[1] 

.subckt adder a=$dff~185^Q~1 b=$dff~184^Q~1 cin=$add~182^ADD~36-1[0] cout=$add~182^ADD~36-2[0] sumout=$add~182^ADD~36-2[1] 

.subckt adder a=$dff~185^Q~2 b=$dff~184^Q~2 cin=$add~182^ADD~36-2[0] cout=$add~182^ADD~36-3[0] sumout=$add~182^ADD~36-3[1] 

.subckt adder a=$dff~185^Q~3 b=$dff~184^Q~3 cin=$add~182^ADD~36-3[0] cout=$add~182^ADD~36-4[0] sumout=$add~182^ADD~36-4[1] 

.subckt adder a=$dff~185^Q~4 b=$dff~184^Q~4 cin=$add~182^ADD~36-4[0] cout=$add~182^ADD~36-5[0] sumout=$add~182^ADD~36-5[1] 

.subckt adder a=$dff~185^Q~5 b=$dff~184^Q~5 cin=$add~182^ADD~36-5[0] cout=$add~182^ADD~36-6[0] sumout=$add~182^ADD~36-6[1] 

.subckt adder a=$dff~185^Q~6 b=$dff~184^Q~6 cin=$add~182^ADD~36-6[0] cout=$add~182^ADD~36-7[0] sumout=$add~182^ADD~36-7[1] 

.subckt adder a=$dff~185^Q~7 b=$dff~184^Q~7 cin=$add~182^ADD~36-7[0] cout=$add~182^ADD~36-8[0] sumout=$add~182^ADD~36-8[1] 

.subckt adder a=$dff~185^Q~7 b=$dff~184^Q~7 cin=$add~182^ADD~36-8[0] cout=$add~182^ADD~36-9[0] sumout=$add~182^ADD~36-9[1] 

.subckt adder a=$dff~185^Q~7 b=$dff~184^Q~7 cin=$add~182^ADD~36-9[0] cout=$add~182^ADD~36-10[0] sumout=$add~182^ADD~36-10[1] 

.subckt adder a=$dff~185^Q~7 b=$dff~184^Q~7 cin=$add~182^ADD~36-10[0] cout=$add~182^ADD~36-11[0] sumout=$add~182^ADD~36-11[1] 

.subckt adder a=$dff~187^Q~0 b=$dff~92^Q~0 cin=$add~183^ADD~15-0[0] cout=$add~183^ADD~15-1[0] sumout=$add~183^ADD~15-1[1] 

.subckt adder a=$dff~187^Q~1 b=$dff~1789^Q~0 cin=$add~183^ADD~15-1[0] cout=$add~183^ADD~15-2[0] sumout=$add~183^ADD~15-2[1] 

.subckt adder a=$dff~187^Q~2 b=$dff~1789^Q~1 cin=$add~183^ADD~15-2[0] cout=$add~183^ADD~15-3[0] sumout=$add~183^ADD~15-3[1] 

.subckt adder a=$dff~187^Q~3 b=$dff~1789^Q~2 cin=$add~183^ADD~15-3[0] cout=$add~183^ADD~15-4[0] sumout=$add~183^ADD~15-4[1] 

.subckt adder a=$dff~187^Q~4 b=$dff~1789^Q~3 cin=$add~183^ADD~15-4[0] cout=$add~183^ADD~15-5[0] sumout=$add~183^ADD~15-5[1] 

.subckt adder a=$dff~187^Q~5 b=$dff~1789^Q~4 cin=$add~183^ADD~15-5[0] cout=$add~183^ADD~15-6[0] sumout=$add~183^ADD~15-6[1] 

.subckt adder a=$dff~187^Q~6 b=$dff~1789^Q~5 cin=$add~183^ADD~15-6[0] cout=$add~183^ADD~15-7[0] sumout=$add~183^ADD~15-7[1] 

.subckt adder a=$dff~187^Q~7 b=$dff~1789^Q~6 cin=$add~183^ADD~15-7[0] cout=$add~183^ADD~15-8[0] sumout=$add~183^ADD~15-8[1] 

.subckt adder a=$dff~187^Q~8 b=$dff~1789^Q~6 cin=$add~183^ADD~15-8[0] cout=$add~183^ADD~15-9[0] sumout=$add~183^ADD~15-9[1] 

.subckt adder a=$dff~187^Q~9 b=$dff~1789^Q~6 cin=$add~183^ADD~15-9[0] cout=$add~183^ADD~15-10[0] sumout=$add~183^ADD~15-10[1] 

.subckt adder a=$dff~187^Q~10 b=$dff~1789^Q~6 cin=$add~183^ADD~15-10[0] cout=$add~183^ADD~15-11[0] \
 sumout=$add~183^ADD~15-11[1] 

.subckt adder a=$dff~869^Q~1 b=$dffe~868^Q~0 cin=$add~864^ADD~96-0[0] cout=$add~864^ADD~96-1[0] sumout=$add~864^ADD~96-1[1] 

.subckt adder a=$dff~869^Q~2 b=$dffe~868^Q~1 cin=$add~864^ADD~96-1[0] cout=$add~864^ADD~96-2[0] sumout=$add~864^ADD~96-2[1] 

.subckt adder a=$dff~869^Q~3 b=$dffe~868^Q~2 cin=$add~864^ADD~96-2[0] cout=$add~864^ADD~96-3[0] sumout=$add~864^ADD~96-3[1] 

.subckt adder a=$dff~869^Q~4 b=$dffe~868^Q~3 cin=$add~864^ADD~96-3[0] cout=$add~864^ADD~96-4[0] sumout=$add~864^ADD~96-4[1] 

.subckt adder a=$dff~869^Q~5 b=$dffe~868^Q~4 cin=$add~864^ADD~96-4[0] cout=$add~864^ADD~96-5[0] sumout=$add~864^ADD~96-5[1] 

.subckt adder a=$dff~869^Q~6 b=$dffe~868^Q~5 cin=$add~864^ADD~96-5[0] cout=$add~864^ADD~96-6[0] sumout=$add~864^ADD~96-6[1] 

.subckt adder a=$dff~869^Q~7 b=$dffe~868^Q~6 cin=$add~864^ADD~96-6[0] cout=$add~864^ADD~96-7[0] sumout=$add~864^ADD~96-7[1] 

.subckt adder a=$dff~869^Q~8 b=$dffe~868^Q~7 cin=$add~864^ADD~96-7[0] cout=$add~864^ADD~96-8[0] sumout=$add~864^ADD~96-8[1] 

.subckt adder a=$dff~869^Q~9 b=$dffe~868^Q~7 cin=$add~864^ADD~96-8[0] cout=$add~864^ADD~96-9[0] sumout=$add~864^ADD~96-9[1] 

.subckt adder a=$dff~496^Q~1 b=$dff~493^Q~0 cin=$add~487^ADD~99-0[0] cout=$add~487^ADD~99-1[0] sumout=$add~487^ADD~99-1[1] 

.subckt adder a=$dff~496^Q~2 b=$dff~493^Q~1 cin=$add~487^ADD~99-1[0] cout=$add~487^ADD~99-2[0] sumout=$add~487^ADD~99-2[1] 

.subckt adder a=$dff~496^Q~3 b=$dff~493^Q~2 cin=$add~487^ADD~99-2[0] cout=$add~487^ADD~99-3[0] sumout=$add~487^ADD~99-3[1] 

.subckt adder a=$dff~496^Q~4 b=$dff~493^Q~3 cin=$add~487^ADD~99-3[0] cout=$add~487^ADD~99-4[0] sumout=$add~487^ADD~99-4[1] 

.subckt adder a=$dff~496^Q~5 b=$dff~493^Q~4 cin=$add~487^ADD~99-4[0] cout=$add~487^ADD~99-5[0] sumout=$add~487^ADD~99-5[1] 

.subckt adder a=$dff~496^Q~6 b=$dff~493^Q~5 cin=$add~487^ADD~99-5[0] cout=$add~487^ADD~99-6[0] sumout=$add~487^ADD~99-6[1] 

.subckt adder a=$dff~496^Q~7 b=$dff~493^Q~6 cin=$add~487^ADD~99-6[0] cout=$add~487^ADD~99-7[0] sumout=$add~487^ADD~99-7[1] 

.subckt adder a=$dff~496^Q~7 b=$dff~493^Q~7 cin=$add~487^ADD~99-7[0] cout=$add~487^ADD~99-8[0] sumout=$add~487^ADD~99-8[1] 

.subckt adder a=$dff~496^Q~7 b=$dff~493^Q~7 cin=$add~487^ADD~99-8[0] cout=$add~487^ADD~99-9[0] sumout=$add~487^ADD~99-9[1] 

.subckt adder a=$dff~472^Q~0 b=$dff~475^Q~0 cin=$add~466^ADD~90-0[0] cout=$add~466^ADD~90-1[0] sumout=$add~466^ADD~90-1[1] 

.subckt adder a=$dff~472^Q~1 b=$dff~475^Q~1 cin=$add~466^ADD~90-1[0] cout=$add~466^ADD~90-2[0] sumout=$add~466^ADD~90-2[1] 

.subckt adder a=$dff~472^Q~2 b=$dff~475^Q~2 cin=$add~466^ADD~90-2[0] cout=$add~466^ADD~90-3[0] sumout=$add~466^ADD~90-3[1] 

.subckt adder a=$dff~472^Q~3 b=$dff~475^Q~3 cin=$add~466^ADD~90-3[0] cout=$add~466^ADD~90-4[0] sumout=$add~466^ADD~90-4[1] 

.subckt adder a=$dff~472^Q~4 b=$dff~475^Q~4 cin=$add~466^ADD~90-4[0] cout=$add~466^ADD~90-5[0] sumout=$add~466^ADD~90-5[1] 

.subckt adder a=$dff~472^Q~5 b=$dff~475^Q~5 cin=$add~466^ADD~90-5[0] cout=$add~466^ADD~90-6[0] sumout=$add~466^ADD~90-6[1] 

.subckt adder a=$dff~472^Q~6 b=$dff~475^Q~6 cin=$add~466^ADD~90-6[0] cout=$add~466^ADD~90-7[0] sumout=$add~466^ADD~90-7[1] 

.subckt adder a=$dff~472^Q~7 b=$dff~475^Q~7 cin=$add~466^ADD~90-7[0] cout=$add~466^ADD~90-8[0] sumout=$add~466^ADD~90-8[1] 

.subckt adder a=$dff~472^Q~8 b=$dff~475^Q~7 cin=$add~466^ADD~90-8[0] cout=$add~466^ADD~90-9[0] sumout=$add~466^ADD~90-9[1] 

.subckt adder a=$dff~472^Q~9 b=$dff~475^Q~7 cin=$add~466^ADD~90-9[0] cout=$add~466^ADD~90-10[0] sumout=$add~466^ADD~90-10[1] 

.subckt adder a=$dffe~843^Q~0 b=$dffe~842^Q~0 cin=$add~839^ADD~89-0[0] cout=$add~839^ADD~89-1[0] sumout=$add~839^ADD~89-1[1] 

.subckt adder a=$dffe~843^Q~1 b=$dffe~842^Q~1 cin=$add~839^ADD~89-1[0] cout=$add~839^ADD~89-2[0] sumout=$add~839^ADD~89-2[1] 

.subckt adder a=$dffe~843^Q~2 b=$dffe~842^Q~2 cin=$add~839^ADD~89-2[0] cout=$add~839^ADD~89-3[0] sumout=$add~839^ADD~89-3[1] 

.subckt adder a=$dffe~843^Q~3 b=$dffe~842^Q~3 cin=$add~839^ADD~89-3[0] cout=$add~839^ADD~89-4[0] sumout=$add~839^ADD~89-4[1] 

.subckt adder a=$dffe~843^Q~4 b=$dffe~842^Q~4 cin=$add~839^ADD~89-4[0] cout=$add~839^ADD~89-5[0] sumout=$add~839^ADD~89-5[1] 

.subckt adder a=$dffe~843^Q~5 b=$dffe~842^Q~5 cin=$add~839^ADD~89-5[0] cout=$add~839^ADD~89-6[0] sumout=$add~839^ADD~89-6[1] 

.subckt adder a=$dffe~843^Q~6 b=$dffe~842^Q~6 cin=$add~839^ADD~89-6[0] cout=$add~839^ADD~89-7[0] sumout=$add~839^ADD~89-7[1] 

.subckt adder a=$dffe~843^Q~7 b=$dffe~842^Q~7 cin=$add~839^ADD~89-7[0] cout=$add~839^ADD~89-8[0] sumout=$add~839^ADD~89-8[1] 

.subckt adder a=$dffe~843^Q~7 b=$dffe~842^Q~7 cin=$add~839^ADD~89-8[0] cout=$add~839^ADD~89-9[0] sumout=$add~839^ADD~89-9[1] 

.subckt adder a=$dffe~843^Q~7 b=$dffe~842^Q~7 cin=$add~839^ADD~89-9[0] cout=$add~839^ADD~89-10[0] \
 sumout=$add~839^ADD~89-10[1] 

.subckt adder a=$dff~171^Q~0 b=$dff~170^Q~0 cin=$add~168^ADD~34-0[0] cout=$add~168^ADD~34-1[0] sumout=$add~168^ADD~34-1[1] 

.subckt adder a=$dff~171^Q~1 b=$dff~170^Q~1 cin=$add~168^ADD~34-1[0] cout=$add~168^ADD~34-2[0] sumout=$add~168^ADD~34-2[1] 

.subckt adder a=$dff~171^Q~2 b=$dff~170^Q~2 cin=$add~168^ADD~34-2[0] cout=$add~168^ADD~34-3[0] sumout=$add~168^ADD~34-3[1] 

.subckt adder a=$dff~171^Q~3 b=$dff~170^Q~3 cin=$add~168^ADD~34-3[0] cout=$add~168^ADD~34-4[0] sumout=$add~168^ADD~34-4[1] 

.subckt adder a=$dff~171^Q~4 b=$dff~170^Q~4 cin=$add~168^ADD~34-4[0] cout=$add~168^ADD~34-5[0] sumout=$add~168^ADD~34-5[1] 

.subckt adder a=$dff~171^Q~5 b=$dff~170^Q~5 cin=$add~168^ADD~34-5[0] cout=$add~168^ADD~34-6[0] sumout=$add~168^ADD~34-6[1] 

.subckt adder a=$dff~171^Q~6 b=$dff~170^Q~6 cin=$add~168^ADD~34-6[0] cout=$add~168^ADD~34-7[0] sumout=$add~168^ADD~34-7[1] 

.subckt adder a=$dff~171^Q~7 b=$dff~170^Q~7 cin=$add~168^ADD~34-7[0] cout=$add~168^ADD~34-8[0] sumout=$add~168^ADD~34-8[1] 

.subckt adder a=$dff~171^Q~7 b=$dff~170^Q~8 cin=$add~168^ADD~34-8[0] cout=$add~168^ADD~34-9[0] sumout=$add~168^ADD~34-9[1] 

.subckt adder a=$dff~171^Q~7 b=$dff~170^Q~8 cin=$add~168^ADD~34-9[0] cout=$add~168^ADD~34-10[0] sumout=$add~168^ADD~34-10[1] 

.subckt adder a=$dff~171^Q~7 b=$dff~170^Q~8 cin=$add~168^ADD~34-10[0] cout=$add~168^ADD~34-11[0] sumout=$add~168^ADD~34-11[1] 

.subckt adder a=$dff~173^Q~0 b=$dff~92^Q~0 cin=$add~169^ADD~13-0[0] cout=$add~169^ADD~13-1[0] sumout=$add~169^ADD~13-1[1] 

.subckt adder a=$dff~173^Q~1 b=$dff~1789^Q~0 cin=$add~169^ADD~13-1[0] cout=$add~169^ADD~13-2[0] sumout=$add~169^ADD~13-2[1] 

.subckt adder a=$dff~173^Q~2 b=$dff~1789^Q~1 cin=$add~169^ADD~13-2[0] cout=$add~169^ADD~13-3[0] sumout=$add~169^ADD~13-3[1] 

.subckt adder a=$dff~173^Q~3 b=$dff~1789^Q~2 cin=$add~169^ADD~13-3[0] cout=$add~169^ADD~13-4[0] sumout=$add~169^ADD~13-4[1] 

.subckt adder a=$dff~173^Q~4 b=$dff~1789^Q~3 cin=$add~169^ADD~13-4[0] cout=$add~169^ADD~13-5[0] sumout=$add~169^ADD~13-5[1] 

.subckt adder a=$dff~173^Q~5 b=$dff~1789^Q~4 cin=$add~169^ADD~13-5[0] cout=$add~169^ADD~13-6[0] sumout=$add~169^ADD~13-6[1] 

.subckt adder a=$dff~173^Q~6 b=$dff~1789^Q~5 cin=$add~169^ADD~13-6[0] cout=$add~169^ADD~13-7[0] sumout=$add~169^ADD~13-7[1] 

.subckt adder a=$dff~173^Q~7 b=$dff~1789^Q~6 cin=$add~169^ADD~13-7[0] cout=$add~169^ADD~13-8[0] sumout=$add~169^ADD~13-8[1] 

.subckt adder a=$dff~173^Q~8 b=$dff~1789^Q~6 cin=$add~169^ADD~13-8[0] cout=$add~169^ADD~13-9[0] sumout=$add~169^ADD~13-9[1] 

.subckt adder a=$dff~173^Q~9 b=$dff~1789^Q~6 cin=$add~169^ADD~13-9[0] cout=$add~169^ADD~13-10[0] sumout=$add~169^ADD~13-10[1] 

.subckt adder a=$dff~173^Q~10 b=$dff~1789^Q~6 cin=$add~169^ADD~13-10[0] cout=$add~169^ADD~13-11[0] \
 sumout=$add~169^ADD~13-11[1] 

.subckt adder a=$dff~845^Q~1 b=$dffe~844^Q~0 cin=$add~840^ADD~88-0[0] cout=$add~840^ADD~88-1[0] sumout=$add~840^ADD~88-1[1] 

.subckt adder a=$dff~845^Q~2 b=$dffe~844^Q~1 cin=$add~840^ADD~88-1[0] cout=$add~840^ADD~88-2[0] sumout=$add~840^ADD~88-2[1] 

.subckt adder a=$dff~845^Q~3 b=$dffe~844^Q~2 cin=$add~840^ADD~88-2[0] cout=$add~840^ADD~88-3[0] sumout=$add~840^ADD~88-3[1] 

.subckt adder a=$dff~845^Q~4 b=$dffe~844^Q~3 cin=$add~840^ADD~88-3[0] cout=$add~840^ADD~88-4[0] sumout=$add~840^ADD~88-4[1] 

.subckt adder a=$dff~845^Q~5 b=$dffe~844^Q~4 cin=$add~840^ADD~88-4[0] cout=$add~840^ADD~88-5[0] sumout=$add~840^ADD~88-5[1] 

.subckt adder a=$dff~845^Q~6 b=$dffe~844^Q~5 cin=$add~840^ADD~88-5[0] cout=$add~840^ADD~88-6[0] sumout=$add~840^ADD~88-6[1] 

.subckt adder a=$dff~845^Q~7 b=$dffe~844^Q~6 cin=$add~840^ADD~88-6[0] cout=$add~840^ADD~88-7[0] sumout=$add~840^ADD~88-7[1] 

.subckt adder a=$dff~845^Q~8 b=$dffe~844^Q~7 cin=$add~840^ADD~88-7[0] cout=$add~840^ADD~88-8[0] sumout=$add~840^ADD~88-8[1] 

.subckt adder a=$dff~845^Q~9 b=$dffe~844^Q~7 cin=$add~840^ADD~88-8[0] cout=$add~840^ADD~88-9[0] sumout=$add~840^ADD~88-9[1] 

.subckt adder a=$dff~474^Q~1 b=$dff~471^Q~0 cin=$add~465^ADD~91-0[0] cout=$add~465^ADD~91-1[0] sumout=$add~465^ADD~91-1[1] 

.subckt adder a=$dff~474^Q~2 b=$dff~471^Q~1 cin=$add~465^ADD~91-1[0] cout=$add~465^ADD~91-2[0] sumout=$add~465^ADD~91-2[1] 

.subckt adder a=$dff~474^Q~3 b=$dff~471^Q~2 cin=$add~465^ADD~91-2[0] cout=$add~465^ADD~91-3[0] sumout=$add~465^ADD~91-3[1] 

.subckt adder a=$dff~474^Q~4 b=$dff~471^Q~3 cin=$add~465^ADD~91-3[0] cout=$add~465^ADD~91-4[0] sumout=$add~465^ADD~91-4[1] 

.subckt adder a=$dff~474^Q~5 b=$dff~471^Q~4 cin=$add~465^ADD~91-4[0] cout=$add~465^ADD~91-5[0] sumout=$add~465^ADD~91-5[1] 

.subckt adder a=$dff~474^Q~6 b=$dff~471^Q~5 cin=$add~465^ADD~91-5[0] cout=$add~465^ADD~91-6[0] sumout=$add~465^ADD~91-6[1] 

.subckt adder a=$dff~474^Q~7 b=$dff~471^Q~6 cin=$add~465^ADD~91-6[0] cout=$add~465^ADD~91-7[0] sumout=$add~465^ADD~91-7[1] 

.subckt adder a=$dff~474^Q~7 b=$dff~471^Q~7 cin=$add~465^ADD~91-7[0] cout=$add~465^ADD~91-8[0] sumout=$add~465^ADD~91-8[1] 

.subckt adder a=$dff~474^Q~7 b=$dff~471^Q~7 cin=$add~465^ADD~91-8[0] cout=$add~465^ADD~91-9[0] sumout=$add~465^ADD~91-9[1] 

.subckt adder a=$dff~461^Q~0 b=$dff~464^Q~0 cin=$add~455^ADD~86-0[0] cout=$add~455^ADD~86-1[0] sumout=$add~455^ADD~86-1[1] 

.subckt adder a=$dff~461^Q~1 b=$dff~464^Q~1 cin=$add~455^ADD~86-1[0] cout=$add~455^ADD~86-2[0] sumout=$add~455^ADD~86-2[1] 

.subckt adder a=$dff~461^Q~2 b=$dff~464^Q~2 cin=$add~455^ADD~86-2[0] cout=$add~455^ADD~86-3[0] sumout=$add~455^ADD~86-3[1] 

.subckt adder a=$dff~461^Q~3 b=$dff~464^Q~3 cin=$add~455^ADD~86-3[0] cout=$add~455^ADD~86-4[0] sumout=$add~455^ADD~86-4[1] 

.subckt adder a=$dff~461^Q~4 b=$dff~464^Q~4 cin=$add~455^ADD~86-4[0] cout=$add~455^ADD~86-5[0] sumout=$add~455^ADD~86-5[1] 

.subckt adder a=$dff~461^Q~5 b=$dff~464^Q~5 cin=$add~455^ADD~86-5[0] cout=$add~455^ADD~86-6[0] sumout=$add~455^ADD~86-6[1] 

.subckt adder a=$dff~461^Q~6 b=$dff~464^Q~6 cin=$add~455^ADD~86-6[0] cout=$add~455^ADD~86-7[0] sumout=$add~455^ADD~86-7[1] 

.subckt adder a=$dff~461^Q~7 b=$dff~464^Q~7 cin=$add~455^ADD~86-7[0] cout=$add~455^ADD~86-8[0] sumout=$add~455^ADD~86-8[1] 

.subckt adder a=$dff~461^Q~8 b=$dff~464^Q~7 cin=$add~455^ADD~86-8[0] cout=$add~455^ADD~86-9[0] sumout=$add~455^ADD~86-9[1] 

.subckt adder a=$dff~461^Q~9 b=$dff~464^Q~7 cin=$add~455^ADD~86-9[0] cout=$add~455^ADD~86-10[0] sumout=$add~455^ADD~86-10[1] 

.subckt adder a=$dffe~831^Q~0 b=$dffe~830^Q~0 cin=$add~827^ADD~85-0[0] cout=$add~827^ADD~85-1[0] sumout=$add~827^ADD~85-1[1] 

.subckt adder a=$dffe~831^Q~1 b=$dffe~830^Q~1 cin=$add~827^ADD~85-1[0] cout=$add~827^ADD~85-2[0] sumout=$add~827^ADD~85-2[1] 

.subckt adder a=$dffe~831^Q~2 b=$dffe~830^Q~2 cin=$add~827^ADD~85-2[0] cout=$add~827^ADD~85-3[0] sumout=$add~827^ADD~85-3[1] 

.subckt adder a=$dffe~831^Q~3 b=$dffe~830^Q~3 cin=$add~827^ADD~85-3[0] cout=$add~827^ADD~85-4[0] sumout=$add~827^ADD~85-4[1] 

.subckt adder a=$dffe~831^Q~4 b=$dffe~830^Q~4 cin=$add~827^ADD~85-4[0] cout=$add~827^ADD~85-5[0] sumout=$add~827^ADD~85-5[1] 

.subckt adder a=$dffe~831^Q~5 b=$dffe~830^Q~5 cin=$add~827^ADD~85-5[0] cout=$add~827^ADD~85-6[0] sumout=$add~827^ADD~85-6[1] 

.subckt adder a=$dffe~831^Q~6 b=$dffe~830^Q~6 cin=$add~827^ADD~85-6[0] cout=$add~827^ADD~85-7[0] sumout=$add~827^ADD~85-7[1] 

.subckt adder a=$dffe~831^Q~7 b=$dffe~830^Q~7 cin=$add~827^ADD~85-7[0] cout=$add~827^ADD~85-8[0] sumout=$add~827^ADD~85-8[1] 

.subckt adder a=$dffe~831^Q~7 b=$dffe~830^Q~7 cin=$add~827^ADD~85-8[0] cout=$add~827^ADD~85-9[0] sumout=$add~827^ADD~85-9[1] 

.subckt adder a=$dffe~831^Q~7 b=$dffe~830^Q~7 cin=$add~827^ADD~85-9[0] cout=$add~827^ADD~85-10[0] \
 sumout=$add~827^ADD~85-10[1] 

.subckt adder a=$dff~164^Q~0 b=$dff~163^Q~0 cin=$add~161^ADD~33-0[0] cout=$add~161^ADD~33-1[0] sumout=$add~161^ADD~33-1[1] 

.subckt adder a=$dff~164^Q~1 b=$dff~163^Q~1 cin=$add~161^ADD~33-1[0] cout=$add~161^ADD~33-2[0] sumout=$add~161^ADD~33-2[1] 

.subckt adder a=$dff~164^Q~2 b=$dff~163^Q~2 cin=$add~161^ADD~33-2[0] cout=$add~161^ADD~33-3[0] sumout=$add~161^ADD~33-3[1] 

.subckt adder a=$dff~164^Q~3 b=$dff~163^Q~3 cin=$add~161^ADD~33-3[0] cout=$add~161^ADD~33-4[0] sumout=$add~161^ADD~33-4[1] 

.subckt adder a=$dff~164^Q~4 b=$dff~163^Q~4 cin=$add~161^ADD~33-4[0] cout=$add~161^ADD~33-5[0] sumout=$add~161^ADD~33-5[1] 

.subckt adder a=$dff~164^Q~5 b=$dff~163^Q~5 cin=$add~161^ADD~33-5[0] cout=$add~161^ADD~33-6[0] sumout=$add~161^ADD~33-6[1] 

.subckt adder a=$dff~164^Q~6 b=$dff~163^Q~6 cin=$add~161^ADD~33-6[0] cout=$add~161^ADD~33-7[0] sumout=$add~161^ADD~33-7[1] 

.subckt adder a=$dff~164^Q~7 b=$dff~163^Q~7 cin=$add~161^ADD~33-7[0] cout=$add~161^ADD~33-8[0] sumout=$add~161^ADD~33-8[1] 

.subckt adder a=$dff~164^Q~7 b=$dff~163^Q~7 cin=$add~161^ADD~33-8[0] cout=$add~161^ADD~33-9[0] sumout=$add~161^ADD~33-9[1] 

.subckt adder a=$dff~164^Q~7 b=$dff~163^Q~7 cin=$add~161^ADD~33-9[0] cout=$add~161^ADD~33-10[0] sumout=$add~161^ADD~33-10[1] 

.subckt adder a=$dff~164^Q~7 b=$dff~163^Q~7 cin=$add~161^ADD~33-10[0] cout=$add~161^ADD~33-11[0] sumout=$add~161^ADD~33-11[1] 

.subckt adder a=$dff~166^Q~0 b=$dff~92^Q~0 cin=$add~162^ADD~12-0[0] cout=$add~162^ADD~12-1[0] sumout=$add~162^ADD~12-1[1] 

.subckt adder a=$dff~166^Q~1 b=$dff~1789^Q~0 cin=$add~162^ADD~12-1[0] cout=$add~162^ADD~12-2[0] sumout=$add~162^ADD~12-2[1] 

.subckt adder a=$dff~166^Q~2 b=$dff~1789^Q~1 cin=$add~162^ADD~12-2[0] cout=$add~162^ADD~12-3[0] sumout=$add~162^ADD~12-3[1] 

.subckt adder a=$dff~166^Q~3 b=$dff~1789^Q~2 cin=$add~162^ADD~12-3[0] cout=$add~162^ADD~12-4[0] sumout=$add~162^ADD~12-4[1] 

.subckt adder a=$dff~166^Q~4 b=$dff~1789^Q~3 cin=$add~162^ADD~12-4[0] cout=$add~162^ADD~12-5[0] sumout=$add~162^ADD~12-5[1] 

.subckt adder a=$dff~166^Q~5 b=$dff~1789^Q~4 cin=$add~162^ADD~12-5[0] cout=$add~162^ADD~12-6[0] sumout=$add~162^ADD~12-6[1] 

.subckt adder a=$dff~166^Q~6 b=$dff~1789^Q~5 cin=$add~162^ADD~12-6[0] cout=$add~162^ADD~12-7[0] sumout=$add~162^ADD~12-7[1] 

.subckt adder a=$dff~166^Q~7 b=$dff~1789^Q~6 cin=$add~162^ADD~12-7[0] cout=$add~162^ADD~12-8[0] sumout=$add~162^ADD~12-8[1] 

.subckt adder a=$dff~166^Q~8 b=$dff~1789^Q~6 cin=$add~162^ADD~12-8[0] cout=$add~162^ADD~12-9[0] sumout=$add~162^ADD~12-9[1] 

.subckt adder a=$dff~166^Q~9 b=$dff~1789^Q~6 cin=$add~162^ADD~12-9[0] cout=$add~162^ADD~12-10[0] sumout=$add~162^ADD~12-10[1] 

.subckt adder a=$dff~166^Q~10 b=$dff~1789^Q~6 cin=$add~162^ADD~12-10[0] cout=$add~162^ADD~12-11[0] \
 sumout=$add~162^ADD~12-11[1] 

.subckt adder a=$dff~833^Q~1 b=$dffe~832^Q~0 cin=$add~828^ADD~84-0[0] cout=$add~828^ADD~84-1[0] sumout=$add~828^ADD~84-1[1] 

.subckt adder a=$dff~833^Q~2 b=$dffe~832^Q~1 cin=$add~828^ADD~84-1[0] cout=$add~828^ADD~84-2[0] sumout=$add~828^ADD~84-2[1] 

.subckt adder a=$dff~833^Q~3 b=$dffe~832^Q~2 cin=$add~828^ADD~84-2[0] cout=$add~828^ADD~84-3[0] sumout=$add~828^ADD~84-3[1] 

.subckt adder a=$dff~833^Q~4 b=$dffe~832^Q~3 cin=$add~828^ADD~84-3[0] cout=$add~828^ADD~84-4[0] sumout=$add~828^ADD~84-4[1] 

.subckt adder a=$dff~833^Q~5 b=$dffe~832^Q~4 cin=$add~828^ADD~84-4[0] cout=$add~828^ADD~84-5[0] sumout=$add~828^ADD~84-5[1] 

.subckt adder a=$dff~833^Q~6 b=$dffe~832^Q~5 cin=$add~828^ADD~84-5[0] cout=$add~828^ADD~84-6[0] sumout=$add~828^ADD~84-6[1] 

.subckt adder a=$dff~833^Q~7 b=$dffe~832^Q~6 cin=$add~828^ADD~84-6[0] cout=$add~828^ADD~84-7[0] sumout=$add~828^ADD~84-7[1] 

.subckt adder a=$dff~833^Q~8 b=$dffe~832^Q~7 cin=$add~828^ADD~84-7[0] cout=$add~828^ADD~84-8[0] sumout=$add~828^ADD~84-8[1] 

.subckt adder a=$dff~833^Q~9 b=$dffe~832^Q~7 cin=$add~828^ADD~84-8[0] cout=$add~828^ADD~84-9[0] sumout=$add~828^ADD~84-9[1] 

.subckt adder a=$dff~463^Q~1 b=$dff~460^Q~0 cin=$add~454^ADD~87-0[0] cout=$add~454^ADD~87-1[0] sumout=$add~454^ADD~87-1[1] 

.subckt adder a=$dff~463^Q~2 b=$dff~460^Q~1 cin=$add~454^ADD~87-1[0] cout=$add~454^ADD~87-2[0] sumout=$add~454^ADD~87-2[1] 

.subckt adder a=$dff~463^Q~3 b=$dff~460^Q~2 cin=$add~454^ADD~87-2[0] cout=$add~454^ADD~87-3[0] sumout=$add~454^ADD~87-3[1] 

.subckt adder a=$dff~463^Q~4 b=$dff~460^Q~3 cin=$add~454^ADD~87-3[0] cout=$add~454^ADD~87-4[0] sumout=$add~454^ADD~87-4[1] 

.subckt adder a=$dff~463^Q~5 b=$dff~460^Q~4 cin=$add~454^ADD~87-4[0] cout=$add~454^ADD~87-5[0] sumout=$add~454^ADD~87-5[1] 

.subckt adder a=$dff~463^Q~6 b=$dff~460^Q~5 cin=$add~454^ADD~87-5[0] cout=$add~454^ADD~87-6[0] sumout=$add~454^ADD~87-6[1] 

.subckt adder a=$dff~463^Q~7 b=$dff~460^Q~6 cin=$add~454^ADD~87-6[0] cout=$add~454^ADD~87-7[0] sumout=$add~454^ADD~87-7[1] 

.subckt adder a=$dff~463^Q~7 b=$dff~460^Q~7 cin=$add~454^ADD~87-7[0] cout=$add~454^ADD~87-8[0] sumout=$add~454^ADD~87-8[1] 

.subckt adder a=$dff~463^Q~7 b=$dff~460^Q~7 cin=$add~454^ADD~87-8[0] cout=$add~454^ADD~87-9[0] sumout=$add~454^ADD~87-9[1] 

.subckt adder a=$dff~450^Q~0 b=$dff~453^Q~0 cin=$add~444^ADD~82-0[0] cout=$add~444^ADD~82-1[0] sumout=$add~444^ADD~82-1[1] 

.subckt adder a=$dff~450^Q~1 b=$dff~453^Q~1 cin=$add~444^ADD~82-1[0] cout=$add~444^ADD~82-2[0] sumout=$add~444^ADD~82-2[1] 

.subckt adder a=$dff~450^Q~2 b=$dff~453^Q~2 cin=$add~444^ADD~82-2[0] cout=$add~444^ADD~82-3[0] sumout=$add~444^ADD~82-3[1] 

.subckt adder a=$dff~450^Q~3 b=$dff~453^Q~3 cin=$add~444^ADD~82-3[0] cout=$add~444^ADD~82-4[0] sumout=$add~444^ADD~82-4[1] 

.subckt adder a=$dff~450^Q~4 b=$dff~453^Q~4 cin=$add~444^ADD~82-4[0] cout=$add~444^ADD~82-5[0] sumout=$add~444^ADD~82-5[1] 

.subckt adder a=$dff~450^Q~5 b=$dff~453^Q~5 cin=$add~444^ADD~82-5[0] cout=$add~444^ADD~82-6[0] sumout=$add~444^ADD~82-6[1] 

.subckt adder a=$dff~450^Q~6 b=$dff~453^Q~6 cin=$add~444^ADD~82-6[0] cout=$add~444^ADD~82-7[0] sumout=$add~444^ADD~82-7[1] 

.subckt adder a=$dff~450^Q~7 b=$dff~453^Q~7 cin=$add~444^ADD~82-7[0] cout=$add~444^ADD~82-8[0] sumout=$add~444^ADD~82-8[1] 

.subckt adder a=$dff~450^Q~8 b=$dff~453^Q~7 cin=$add~444^ADD~82-8[0] cout=$add~444^ADD~82-9[0] sumout=$add~444^ADD~82-9[1] 

.subckt adder a=$dff~450^Q~9 b=$dff~453^Q~7 cin=$add~444^ADD~82-9[0] cout=$add~444^ADD~82-10[0] sumout=$add~444^ADD~82-10[1] 

.subckt adder a=$dffe~819^Q~0 b=$dffe~818^Q~0 cin=$add~815^ADD~81-0[0] cout=$add~815^ADD~81-1[0] sumout=$add~815^ADD~81-1[1] 

.subckt adder a=$dffe~819^Q~1 b=$dffe~818^Q~1 cin=$add~815^ADD~81-1[0] cout=$add~815^ADD~81-2[0] sumout=$add~815^ADD~81-2[1] 

.subckt adder a=$dffe~819^Q~2 b=$dffe~818^Q~2 cin=$add~815^ADD~81-2[0] cout=$add~815^ADD~81-3[0] sumout=$add~815^ADD~81-3[1] 

.subckt adder a=$dffe~819^Q~3 b=$dffe~818^Q~3 cin=$add~815^ADD~81-3[0] cout=$add~815^ADD~81-4[0] sumout=$add~815^ADD~81-4[1] 

.subckt adder a=$dffe~819^Q~4 b=$dffe~818^Q~4 cin=$add~815^ADD~81-4[0] cout=$add~815^ADD~81-5[0] sumout=$add~815^ADD~81-5[1] 

.subckt adder a=$dffe~819^Q~5 b=$dffe~818^Q~5 cin=$add~815^ADD~81-5[0] cout=$add~815^ADD~81-6[0] sumout=$add~815^ADD~81-6[1] 

.subckt adder a=$dffe~819^Q~6 b=$dffe~818^Q~6 cin=$add~815^ADD~81-6[0] cout=$add~815^ADD~81-7[0] sumout=$add~815^ADD~81-7[1] 

.subckt adder a=$dffe~819^Q~7 b=$dffe~818^Q~7 cin=$add~815^ADD~81-7[0] cout=$add~815^ADD~81-8[0] sumout=$add~815^ADD~81-8[1] 

.subckt adder a=$dffe~819^Q~7 b=$dffe~818^Q~7 cin=$add~815^ADD~81-8[0] cout=$add~815^ADD~81-9[0] sumout=$add~815^ADD~81-9[1] 

.subckt adder a=$dffe~819^Q~7 b=$dffe~818^Q~7 cin=$add~815^ADD~81-9[0] cout=$add~815^ADD~81-10[0] \
 sumout=$add~815^ADD~81-10[1] 

.subckt adder a=$dff~157^Q~0 b=$dff~156^Q~0 cin=$add~154^ADD~32-0[0] cout=$add~154^ADD~32-1[0] sumout=$add~154^ADD~32-1[1] 

.subckt adder a=$dff~157^Q~1 b=$dff~156^Q~1 cin=$add~154^ADD~32-1[0] cout=$add~154^ADD~32-2[0] sumout=$add~154^ADD~32-2[1] 

.subckt adder a=$dff~157^Q~2 b=$dff~156^Q~2 cin=$add~154^ADD~32-2[0] cout=$add~154^ADD~32-3[0] sumout=$add~154^ADD~32-3[1] 

.subckt adder a=$dff~157^Q~3 b=$dff~156^Q~3 cin=$add~154^ADD~32-3[0] cout=$add~154^ADD~32-4[0] sumout=$add~154^ADD~32-4[1] 

.subckt adder a=$dff~157^Q~4 b=$dff~156^Q~4 cin=$add~154^ADD~32-4[0] cout=$add~154^ADD~32-5[0] sumout=$add~154^ADD~32-5[1] 

.subckt adder a=$dff~157^Q~5 b=$dff~156^Q~5 cin=$add~154^ADD~32-5[0] cout=$add~154^ADD~32-6[0] sumout=$add~154^ADD~32-6[1] 

.subckt adder a=$dff~157^Q~6 b=$dff~156^Q~6 cin=$add~154^ADD~32-6[0] cout=$add~154^ADD~32-7[0] sumout=$add~154^ADD~32-7[1] 

.subckt adder a=$dff~157^Q~7 b=$dff~156^Q~7 cin=$add~154^ADD~32-7[0] cout=$add~154^ADD~32-8[0] sumout=$add~154^ADD~32-8[1] 

.subckt adder a=$dff~157^Q~7 b=$dff~156^Q~8 cin=$add~154^ADD~32-8[0] cout=$add~154^ADD~32-9[0] sumout=$add~154^ADD~32-9[1] 

.subckt adder a=$dff~157^Q~7 b=$dff~156^Q~8 cin=$add~154^ADD~32-9[0] cout=$add~154^ADD~32-10[0] sumout=$add~154^ADD~32-10[1] 

.subckt adder a=$dff~157^Q~7 b=$dff~156^Q~8 cin=$add~154^ADD~32-10[0] cout=$add~154^ADD~32-11[0] sumout=$add~154^ADD~32-11[1] 

.subckt adder a=$dff~159^Q~0 b=$dff~92^Q~0 cin=$add~155^ADD~11-0[0] cout=$add~155^ADD~11-1[0] sumout=$add~155^ADD~11-1[1] 

.subckt adder a=$dff~159^Q~1 b=$dff~1789^Q~0 cin=$add~155^ADD~11-1[0] cout=$add~155^ADD~11-2[0] sumout=$add~155^ADD~11-2[1] 

.subckt adder a=$dff~159^Q~2 b=$dff~1789^Q~1 cin=$add~155^ADD~11-2[0] cout=$add~155^ADD~11-3[0] sumout=$add~155^ADD~11-3[1] 

.subckt adder a=$dff~159^Q~3 b=$dff~1789^Q~2 cin=$add~155^ADD~11-3[0] cout=$add~155^ADD~11-4[0] sumout=$add~155^ADD~11-4[1] 

.subckt adder a=$dff~159^Q~4 b=$dff~1789^Q~3 cin=$add~155^ADD~11-4[0] cout=$add~155^ADD~11-5[0] sumout=$add~155^ADD~11-5[1] 

.subckt adder a=$dff~159^Q~5 b=$dff~1789^Q~4 cin=$add~155^ADD~11-5[0] cout=$add~155^ADD~11-6[0] sumout=$add~155^ADD~11-6[1] 

.subckt adder a=$dff~159^Q~6 b=$dff~1789^Q~5 cin=$add~155^ADD~11-6[0] cout=$add~155^ADD~11-7[0] sumout=$add~155^ADD~11-7[1] 

.subckt adder a=$dff~159^Q~7 b=$dff~1789^Q~6 cin=$add~155^ADD~11-7[0] cout=$add~155^ADD~11-8[0] sumout=$add~155^ADD~11-8[1] 

.subckt adder a=$dff~159^Q~8 b=$dff~1789^Q~6 cin=$add~155^ADD~11-8[0] cout=$add~155^ADD~11-9[0] sumout=$add~155^ADD~11-9[1] 

.subckt adder a=$dff~159^Q~9 b=$dff~1789^Q~6 cin=$add~155^ADD~11-9[0] cout=$add~155^ADD~11-10[0] sumout=$add~155^ADD~11-10[1] 

.subckt adder a=$dff~159^Q~10 b=$dff~1789^Q~6 cin=$add~155^ADD~11-10[0] cout=$add~155^ADD~11-11[0] \
 sumout=$add~155^ADD~11-11[1] 

.subckt adder a=$dff~821^Q~1 b=$dffe~820^Q~0 cin=$add~816^ADD~80-0[0] cout=$add~816^ADD~80-1[0] sumout=$add~816^ADD~80-1[1] 

.subckt adder a=$dff~821^Q~2 b=$dffe~820^Q~1 cin=$add~816^ADD~80-1[0] cout=$add~816^ADD~80-2[0] sumout=$add~816^ADD~80-2[1] 

.subckt adder a=$dff~821^Q~3 b=$dffe~820^Q~2 cin=$add~816^ADD~80-2[0] cout=$add~816^ADD~80-3[0] sumout=$add~816^ADD~80-3[1] 

.subckt adder a=$dff~821^Q~4 b=$dffe~820^Q~3 cin=$add~816^ADD~80-3[0] cout=$add~816^ADD~80-4[0] sumout=$add~816^ADD~80-4[1] 

.subckt adder a=$dff~821^Q~5 b=$dffe~820^Q~4 cin=$add~816^ADD~80-4[0] cout=$add~816^ADD~80-5[0] sumout=$add~816^ADD~80-5[1] 

.subckt adder a=$dff~821^Q~6 b=$dffe~820^Q~5 cin=$add~816^ADD~80-5[0] cout=$add~816^ADD~80-6[0] sumout=$add~816^ADD~80-6[1] 

.subckt adder a=$dff~821^Q~7 b=$dffe~820^Q~6 cin=$add~816^ADD~80-6[0] cout=$add~816^ADD~80-7[0] sumout=$add~816^ADD~80-7[1] 

.subckt adder a=$dff~821^Q~8 b=$dffe~820^Q~7 cin=$add~816^ADD~80-7[0] cout=$add~816^ADD~80-8[0] sumout=$add~816^ADD~80-8[1] 

.subckt adder a=$dff~821^Q~9 b=$dffe~820^Q~7 cin=$add~816^ADD~80-8[0] cout=$add~816^ADD~80-9[0] sumout=$add~816^ADD~80-9[1] 

.subckt adder a=$dff~452^Q~1 b=$dff~449^Q~0 cin=$add~443^ADD~83-0[0] cout=$add~443^ADD~83-1[0] sumout=$add~443^ADD~83-1[1] 

.subckt adder a=$dff~452^Q~2 b=$dff~449^Q~1 cin=$add~443^ADD~83-1[0] cout=$add~443^ADD~83-2[0] sumout=$add~443^ADD~83-2[1] 

.subckt adder a=$dff~452^Q~3 b=$dff~449^Q~2 cin=$add~443^ADD~83-2[0] cout=$add~443^ADD~83-3[0] sumout=$add~443^ADD~83-3[1] 

.subckt adder a=$dff~452^Q~4 b=$dff~449^Q~3 cin=$add~443^ADD~83-3[0] cout=$add~443^ADD~83-4[0] sumout=$add~443^ADD~83-4[1] 

.subckt adder a=$dff~452^Q~5 b=$dff~449^Q~4 cin=$add~443^ADD~83-4[0] cout=$add~443^ADD~83-5[0] sumout=$add~443^ADD~83-5[1] 

.subckt adder a=$dff~452^Q~6 b=$dff~449^Q~5 cin=$add~443^ADD~83-5[0] cout=$add~443^ADD~83-6[0] sumout=$add~443^ADD~83-6[1] 

.subckt adder a=$dff~452^Q~7 b=$dff~449^Q~6 cin=$add~443^ADD~83-6[0] cout=$add~443^ADD~83-7[0] sumout=$add~443^ADD~83-7[1] 

.subckt adder a=$dff~452^Q~7 b=$dff~449^Q~7 cin=$add~443^ADD~83-7[0] cout=$add~443^ADD~83-8[0] sumout=$add~443^ADD~83-8[1] 

.subckt adder a=$dff~452^Q~7 b=$dff~449^Q~7 cin=$add~443^ADD~83-8[0] cout=$add~443^ADD~83-9[0] sumout=$add~443^ADD~83-9[1] 

.subckt adder a=$dff~439^Q~0 b=$dff~442^Q~0 cin=$add~433^ADD~78-0[0] cout=$add~433^ADD~78-1[0] sumout=$add~433^ADD~78-1[1] 

.subckt adder a=$dff~439^Q~1 b=$dff~442^Q~1 cin=$add~433^ADD~78-1[0] cout=$add~433^ADD~78-2[0] sumout=$add~433^ADD~78-2[1] 

.subckt adder a=$dff~439^Q~2 b=$dff~442^Q~2 cin=$add~433^ADD~78-2[0] cout=$add~433^ADD~78-3[0] sumout=$add~433^ADD~78-3[1] 

.subckt adder a=$dff~439^Q~3 b=$dff~442^Q~3 cin=$add~433^ADD~78-3[0] cout=$add~433^ADD~78-4[0] sumout=$add~433^ADD~78-4[1] 

.subckt adder a=$dff~439^Q~4 b=$dff~442^Q~4 cin=$add~433^ADD~78-4[0] cout=$add~433^ADD~78-5[0] sumout=$add~433^ADD~78-5[1] 

.subckt adder a=$dff~439^Q~5 b=$dff~442^Q~5 cin=$add~433^ADD~78-5[0] cout=$add~433^ADD~78-6[0] sumout=$add~433^ADD~78-6[1] 

.subckt adder a=$dff~439^Q~6 b=$dff~442^Q~6 cin=$add~433^ADD~78-6[0] cout=$add~433^ADD~78-7[0] sumout=$add~433^ADD~78-7[1] 

.subckt adder a=$dff~439^Q~7 b=$dff~442^Q~7 cin=$add~433^ADD~78-7[0] cout=$add~433^ADD~78-8[0] sumout=$add~433^ADD~78-8[1] 

.subckt adder a=$dff~439^Q~8 b=$dff~442^Q~7 cin=$add~433^ADD~78-8[0] cout=$add~433^ADD~78-9[0] sumout=$add~433^ADD~78-9[1] 

.subckt adder a=$dff~439^Q~9 b=$dff~442^Q~7 cin=$add~433^ADD~78-9[0] cout=$add~433^ADD~78-10[0] sumout=$add~433^ADD~78-10[1] 

.subckt adder a=$dffe~807^Q~0 b=$dffe~806^Q~0 cin=$add~803^ADD~77-0[0] cout=$add~803^ADD~77-1[0] sumout=$add~803^ADD~77-1[1] 

.subckt adder a=$dffe~807^Q~1 b=$dffe~806^Q~1 cin=$add~803^ADD~77-1[0] cout=$add~803^ADD~77-2[0] sumout=$add~803^ADD~77-2[1] 

.subckt adder a=$dffe~807^Q~2 b=$dffe~806^Q~2 cin=$add~803^ADD~77-2[0] cout=$add~803^ADD~77-3[0] sumout=$add~803^ADD~77-3[1] 

.subckt adder a=$dffe~807^Q~3 b=$dffe~806^Q~3 cin=$add~803^ADD~77-3[0] cout=$add~803^ADD~77-4[0] sumout=$add~803^ADD~77-4[1] 

.subckt adder a=$dffe~807^Q~4 b=$dffe~806^Q~4 cin=$add~803^ADD~77-4[0] cout=$add~803^ADD~77-5[0] sumout=$add~803^ADD~77-5[1] 

.subckt adder a=$dffe~807^Q~5 b=$dffe~806^Q~5 cin=$add~803^ADD~77-5[0] cout=$add~803^ADD~77-6[0] sumout=$add~803^ADD~77-6[1] 

.subckt adder a=$dffe~807^Q~6 b=$dffe~806^Q~6 cin=$add~803^ADD~77-6[0] cout=$add~803^ADD~77-7[0] sumout=$add~803^ADD~77-7[1] 

.subckt adder a=$dffe~807^Q~7 b=$dffe~806^Q~7 cin=$add~803^ADD~77-7[0] cout=$add~803^ADD~77-8[0] sumout=$add~803^ADD~77-8[1] 

.subckt adder a=$dffe~807^Q~7 b=$dffe~806^Q~7 cin=$add~803^ADD~77-8[0] cout=$add~803^ADD~77-9[0] sumout=$add~803^ADD~77-9[1] 

.subckt adder a=$dffe~807^Q~7 b=$dffe~806^Q~7 cin=$add~803^ADD~77-9[0] cout=$add~803^ADD~77-10[0] \
 sumout=$add~803^ADD~77-10[1] 

.subckt adder a=$dff~150^Q~0 b=$dff~149^Q~0 cin=$add~147^ADD~31-0[0] cout=$add~147^ADD~31-1[0] sumout=$add~147^ADD~31-1[1] 

.subckt adder a=$dff~150^Q~1 b=$dff~149^Q~1 cin=$add~147^ADD~31-1[0] cout=$add~147^ADD~31-2[0] sumout=$add~147^ADD~31-2[1] 

.subckt adder a=$dff~150^Q~2 b=$dff~149^Q~2 cin=$add~147^ADD~31-2[0] cout=$add~147^ADD~31-3[0] sumout=$add~147^ADD~31-3[1] 

.subckt adder a=$dff~150^Q~3 b=$dff~149^Q~3 cin=$add~147^ADD~31-3[0] cout=$add~147^ADD~31-4[0] sumout=$add~147^ADD~31-4[1] 

.subckt adder a=$dff~150^Q~4 b=$dff~149^Q~4 cin=$add~147^ADD~31-4[0] cout=$add~147^ADD~31-5[0] sumout=$add~147^ADD~31-5[1] 

.subckt adder a=$dff~150^Q~5 b=$dff~149^Q~5 cin=$add~147^ADD~31-5[0] cout=$add~147^ADD~31-6[0] sumout=$add~147^ADD~31-6[1] 

.subckt adder a=$dff~150^Q~6 b=$dff~149^Q~6 cin=$add~147^ADD~31-6[0] cout=$add~147^ADD~31-7[0] sumout=$add~147^ADD~31-7[1] 

.subckt adder a=$dff~150^Q~7 b=$dff~149^Q~7 cin=$add~147^ADD~31-7[0] cout=$add~147^ADD~31-8[0] sumout=$add~147^ADD~31-8[1] 

.subckt adder a=$dff~150^Q~7 b=$dff~149^Q~7 cin=$add~147^ADD~31-8[0] cout=$add~147^ADD~31-9[0] sumout=$add~147^ADD~31-9[1] 

.subckt adder a=$dff~150^Q~7 b=$dff~149^Q~7 cin=$add~147^ADD~31-9[0] cout=$add~147^ADD~31-10[0] sumout=$add~147^ADD~31-10[1] 

.subckt adder a=$dff~150^Q~7 b=$dff~149^Q~7 cin=$add~147^ADD~31-10[0] cout=$add~147^ADD~31-11[0] sumout=$add~147^ADD~31-11[1] 

.subckt adder a=$dff~152^Q~0 b=$dff~92^Q~0 cin=$add~148^ADD~10-0[0] cout=$add~148^ADD~10-1[0] sumout=$add~148^ADD~10-1[1] 

.subckt adder a=$dff~152^Q~1 b=$dff~1789^Q~0 cin=$add~148^ADD~10-1[0] cout=$add~148^ADD~10-2[0] sumout=$add~148^ADD~10-2[1] 

.subckt adder a=$dff~152^Q~2 b=$dff~1789^Q~1 cin=$add~148^ADD~10-2[0] cout=$add~148^ADD~10-3[0] sumout=$add~148^ADD~10-3[1] 

.subckt adder a=$dff~152^Q~3 b=$dff~1789^Q~2 cin=$add~148^ADD~10-3[0] cout=$add~148^ADD~10-4[0] sumout=$add~148^ADD~10-4[1] 

.subckt adder a=$dff~152^Q~4 b=$dff~1789^Q~3 cin=$add~148^ADD~10-4[0] cout=$add~148^ADD~10-5[0] sumout=$add~148^ADD~10-5[1] 

.subckt adder a=$dff~152^Q~5 b=$dff~1789^Q~4 cin=$add~148^ADD~10-5[0] cout=$add~148^ADD~10-6[0] sumout=$add~148^ADD~10-6[1] 

.subckt adder a=$dff~152^Q~6 b=$dff~1789^Q~5 cin=$add~148^ADD~10-6[0] cout=$add~148^ADD~10-7[0] sumout=$add~148^ADD~10-7[1] 

.subckt adder a=$dff~152^Q~7 b=$dff~1789^Q~6 cin=$add~148^ADD~10-7[0] cout=$add~148^ADD~10-8[0] sumout=$add~148^ADD~10-8[1] 

.subckt adder a=$dff~152^Q~8 b=$dff~1789^Q~6 cin=$add~148^ADD~10-8[0] cout=$add~148^ADD~10-9[0] sumout=$add~148^ADD~10-9[1] 

.subckt adder a=$dff~152^Q~9 b=$dff~1789^Q~6 cin=$add~148^ADD~10-9[0] cout=$add~148^ADD~10-10[0] sumout=$add~148^ADD~10-10[1] 

.subckt adder a=$dff~152^Q~10 b=$dff~1789^Q~6 cin=$add~148^ADD~10-10[0] cout=$add~148^ADD~10-11[0] \
 sumout=$add~148^ADD~10-11[1] 

.subckt adder a=$dff~809^Q~1 b=$dffe~808^Q~0 cin=$add~804^ADD~76-0[0] cout=$add~804^ADD~76-1[0] sumout=$add~804^ADD~76-1[1] 

.subckt adder a=$dff~809^Q~2 b=$dffe~808^Q~1 cin=$add~804^ADD~76-1[0] cout=$add~804^ADD~76-2[0] sumout=$add~804^ADD~76-2[1] 

.subckt adder a=$dff~809^Q~3 b=$dffe~808^Q~2 cin=$add~804^ADD~76-2[0] cout=$add~804^ADD~76-3[0] sumout=$add~804^ADD~76-3[1] 

.subckt adder a=$dff~809^Q~4 b=$dffe~808^Q~3 cin=$add~804^ADD~76-3[0] cout=$add~804^ADD~76-4[0] sumout=$add~804^ADD~76-4[1] 

.subckt adder a=$dff~809^Q~5 b=$dffe~808^Q~4 cin=$add~804^ADD~76-4[0] cout=$add~804^ADD~76-5[0] sumout=$add~804^ADD~76-5[1] 

.subckt adder a=$dff~809^Q~6 b=$dffe~808^Q~5 cin=$add~804^ADD~76-5[0] cout=$add~804^ADD~76-6[0] sumout=$add~804^ADD~76-6[1] 

.subckt adder a=$dff~809^Q~7 b=$dffe~808^Q~6 cin=$add~804^ADD~76-6[0] cout=$add~804^ADD~76-7[0] sumout=$add~804^ADD~76-7[1] 

.subckt adder a=$dff~809^Q~8 b=$dffe~808^Q~7 cin=$add~804^ADD~76-7[0] cout=$add~804^ADD~76-8[0] sumout=$add~804^ADD~76-8[1] 

.subckt adder a=$dff~809^Q~9 b=$dffe~808^Q~7 cin=$add~804^ADD~76-8[0] cout=$add~804^ADD~76-9[0] sumout=$add~804^ADD~76-9[1] 

.subckt adder a=$dff~441^Q~1 b=$dff~438^Q~0 cin=$add~432^ADD~79-0[0] cout=$add~432^ADD~79-1[0] sumout=$add~432^ADD~79-1[1] 

.subckt adder a=$dff~441^Q~2 b=$dff~438^Q~1 cin=$add~432^ADD~79-1[0] cout=$add~432^ADD~79-2[0] sumout=$add~432^ADD~79-2[1] 

.subckt adder a=$dff~441^Q~3 b=$dff~438^Q~2 cin=$add~432^ADD~79-2[0] cout=$add~432^ADD~79-3[0] sumout=$add~432^ADD~79-3[1] 

.subckt adder a=$dff~441^Q~4 b=$dff~438^Q~3 cin=$add~432^ADD~79-3[0] cout=$add~432^ADD~79-4[0] sumout=$add~432^ADD~79-4[1] 

.subckt adder a=$dff~441^Q~5 b=$dff~438^Q~4 cin=$add~432^ADD~79-4[0] cout=$add~432^ADD~79-5[0] sumout=$add~432^ADD~79-5[1] 

.subckt adder a=$dff~441^Q~6 b=$dff~438^Q~5 cin=$add~432^ADD~79-5[0] cout=$add~432^ADD~79-6[0] sumout=$add~432^ADD~79-6[1] 

.subckt adder a=$dff~441^Q~7 b=$dff~438^Q~6 cin=$add~432^ADD~79-6[0] cout=$add~432^ADD~79-7[0] sumout=$add~432^ADD~79-7[1] 

.subckt adder a=$dff~441^Q~7 b=$dff~438^Q~7 cin=$add~432^ADD~79-7[0] cout=$add~432^ADD~79-8[0] sumout=$add~432^ADD~79-8[1] 

.subckt adder a=$dff~441^Q~7 b=$dff~438^Q~7 cin=$add~432^ADD~79-8[0] cout=$add~432^ADD~79-9[0] sumout=$add~432^ADD~79-9[1] 

.subckt adder a=$dff~604^Q~0 b=$dff~607^Q~0 cin=$add~598^ADD~149-0[0] cout=$add~598^ADD~149-1[0] sumout=$add~598^ADD~149-1[1] 

.subckt adder a=$dff~604^Q~1 b=$dff~607^Q~1 cin=$add~598^ADD~149-1[0] cout=$add~598^ADD~149-2[0] sumout=$add~598^ADD~149-2[1] 

.subckt adder a=$dff~604^Q~2 b=$dff~607^Q~2 cin=$add~598^ADD~149-2[0] cout=$add~598^ADD~149-3[0] sumout=$add~598^ADD~149-3[1] 

.subckt adder a=$dff~604^Q~3 b=$dff~607^Q~3 cin=$add~598^ADD~149-3[0] cout=$add~598^ADD~149-4[0] sumout=$add~598^ADD~149-4[1] 

.subckt adder a=$dff~604^Q~4 b=$dff~607^Q~4 cin=$add~598^ADD~149-4[0] cout=$add~598^ADD~149-5[0] sumout=$add~598^ADD~149-5[1] 

.subckt adder a=$dff~604^Q~5 b=$dff~607^Q~5 cin=$add~598^ADD~149-5[0] cout=$add~598^ADD~149-6[0] sumout=$add~598^ADD~149-6[1] 

.subckt adder a=$dff~604^Q~6 b=$dff~607^Q~6 cin=$add~598^ADD~149-6[0] cout=$add~598^ADD~149-7[0] sumout=$add~598^ADD~149-7[1] 

.subckt adder a=$dff~604^Q~7 b=$dff~607^Q~7 cin=$add~598^ADD~149-7[0] cout=$add~598^ADD~149-8[0] sumout=$add~598^ADD~149-8[1] 

.subckt adder a=$dff~604^Q~8 b=$dff~607^Q~7 cin=$add~598^ADD~149-8[0] cout=$add~598^ADD~149-9[0] sumout=$add~598^ADD~149-9[1] 

.subckt adder a=$dff~604^Q~9 b=$dff~607^Q~7 cin=$add~598^ADD~149-9[0] cout=$add~598^ADD~149-10[0] \
 sumout=$add~598^ADD~149-10[1] 

.subckt adder a=$dffe~987^Q~0 b=$dffe~986^Q~0 cin=$add~983^ADD~148-0[0] cout=$add~983^ADD~148-1[0] \
 sumout=$add~983^ADD~148-1[1] 

.subckt adder a=$dffe~987^Q~1 b=$dffe~986^Q~1 cin=$add~983^ADD~148-1[0] cout=$add~983^ADD~148-2[0] \
 sumout=$add~983^ADD~148-2[1] 

.subckt adder a=$dffe~987^Q~2 b=$dffe~986^Q~2 cin=$add~983^ADD~148-2[0] cout=$add~983^ADD~148-3[0] \
 sumout=$add~983^ADD~148-3[1] 

.subckt adder a=$dffe~987^Q~3 b=$dffe~986^Q~3 cin=$add~983^ADD~148-3[0] cout=$add~983^ADD~148-4[0] \
 sumout=$add~983^ADD~148-4[1] 

.subckt adder a=$dffe~987^Q~4 b=$dffe~986^Q~4 cin=$add~983^ADD~148-4[0] cout=$add~983^ADD~148-5[0] \
 sumout=$add~983^ADD~148-5[1] 

.subckt adder a=$dffe~987^Q~5 b=$dffe~986^Q~5 cin=$add~983^ADD~148-5[0] cout=$add~983^ADD~148-6[0] \
 sumout=$add~983^ADD~148-6[1] 

.subckt adder a=$dffe~987^Q~6 b=$dffe~986^Q~6 cin=$add~983^ADD~148-6[0] cout=$add~983^ADD~148-7[0] \
 sumout=$add~983^ADD~148-7[1] 

.subckt adder a=$dffe~987^Q~7 b=$dffe~986^Q~7 cin=$add~983^ADD~148-7[0] cout=$add~983^ADD~148-8[0] \
 sumout=$add~983^ADD~148-8[1] 

.subckt adder a=$dffe~987^Q~7 b=$dffe~986^Q~7 cin=$add~983^ADD~148-8[0] cout=$add~983^ADD~148-9[0] \
 sumout=$add~983^ADD~148-9[1] 

.subckt adder a=$dffe~987^Q~7 b=$dffe~986^Q~7 cin=$add~983^ADD~148-9[0] cout=$add~983^ADD~148-10[0] \
 sumout=$add~983^ADD~148-10[1] 

.subckt adder a=$dffe~1669^Q~2 b=$dffe~1669^Q~3 cin=$add~1667^ADD~145-0[0] cout=$add~1667^ADD~145-1[0] \
 sumout=$add~1667^ADD~145-1[1] 

.subckt adder a=$dffe~1669^Q~3 b=$dffe~1669^Q~4 cin=$add~1667^ADD~145-1[0] cout=$add~1667^ADD~145-2[0] \
 sumout=$add~1667^ADD~145-2[1] 

.subckt adder a=$dffe~1669^Q~4 b=$dffe~1669^Q~5 cin=$add~1667^ADD~145-2[0] cout=$add~1667^ADD~145-3[0] \
 sumout=$add~1667^ADD~145-3[1] 

.subckt adder a=$dffe~1669^Q~5 b=$dffe~1669^Q~6 cin=$add~1667^ADD~145-3[0] cout=$add~1667^ADD~145-4[0] \
 sumout=$add~1667^ADD~145-4[1] 

.subckt adder a=$dffe~1669^Q~6 b=$dffe~1669^Q~7 cin=$add~1667^ADD~145-4[0] cout=$add~1667^ADD~145-5[0] \
 sumout=$add~1667^ADD~145-5[1] 

.subckt adder a=$dffe~1669^Q~7 b=$dffe~1669^Q~7 cin=$add~1667^ADD~145-5[0] cout=$add~1667^ADD~145-6[0] \
 sumout=$add~1667^ADD~145-6[1] 

.subckt adder a=$dffe~1669^Q~7 b=$dffe~1669^Q~7 cin=$add~1667^ADD~145-6[0] cout=$add~1667^ADD~145-7[0] \
 sumout=$add~1667^ADD~145-7[1] 

.subckt adder a=$dffe~1669^Q~7 b=$dffe~1669^Q~7 cin=$add~1667^ADD~145-7[0] cout=$add~1667^ADD~145-8[0] \
 sumout=$add~1667^ADD~145-8[1] 

.subckt adder a=$dff~1719^Q~0 b=$dff~1728^Q~0 cin=$add~1668^ADD~144-0[0] cout=$add~1668^ADD~144-1[0] \
 sumout=$add~1668^ADD~144-1[1] 

.subckt adder a=$dff~1719^Q~1 b=$dff~1728^Q~1 cin=$add~1668^ADD~144-1[0] cout=$add~1668^ADD~144-2[0] \
 sumout=$add~1668^ADD~144-2[1] 

.subckt adder a=$dff~1719^Q~2 b=$dff~1728^Q~2 cin=$add~1668^ADD~144-2[0] cout=$add~1668^ADD~144-3[0] \
 sumout=$add~1668^ADD~144-3[1] 

.subckt adder a=$dff~1719^Q~3 b=$dff~1728^Q~3 cin=$add~1668^ADD~144-3[0] cout=$add~1668^ADD~144-4[0] \
 sumout=$add~1668^ADD~144-4[1] 

.subckt adder a=$dff~1719^Q~4 b=$dff~1728^Q~4 cin=$add~1668^ADD~144-4[0] cout=$add~1668^ADD~144-5[0] \
 sumout=$add~1668^ADD~144-5[1] 

.subckt adder a=$dff~1719^Q~5 b=$dff~1728^Q~5 cin=$add~1668^ADD~144-5[0] cout=$add~1668^ADD~144-6[0] \
 sumout=$add~1668^ADD~144-6[1] 

.subckt adder a=$dff~1719^Q~6 b=$dff~1728^Q~6 cin=$add~1668^ADD~144-6[0] cout=$add~1668^ADD~144-7[0] \
 sumout=$add~1668^ADD~144-7[1] 

.subckt adder a=$dff~1719^Q~7 b=$dff~1728^Q~7 cin=$add~1668^ADD~144-7[0] cout=$add~1668^ADD~144-8[0] \
 sumout=$add~1668^ADD~144-8[1] 

.subckt adder a=$dff~1719^Q~7 b=$dff~1728^Q~7 cin=$add~1668^ADD~144-8[0] cout=$add~1668^ADD~144-9[0] \
 sumout=$add~1668^ADD~144-9[1] 

.subckt adder a=$dff~1738^Q~0 b=lNOT~278 cin=$sub~1769^MIN~143-0[0] cout=$sub~1769^MIN~143-1[0] sumout=$sub~1769^MIN~143-1[1] 

.subckt adder a=$dff~1738^Q~1 b=lNOT~279 cin=$sub~1769^MIN~143-1[0] cout=$sub~1769^MIN~143-2[0] sumout=$sub~1769^MIN~143-2[1] 

.subckt adder a=$dff~1738^Q~2 b=lNOT~280 cin=$sub~1769^MIN~143-2[0] cout=$sub~1769^MIN~143-3[0] sumout=$sub~1769^MIN~143-3[1] 

.subckt adder a=$dff~1738^Q~3 b=lNOT~281 cin=$sub~1769^MIN~143-3[0] cout=$sub~1769^MIN~143-4[0] sumout=$sub~1769^MIN~143-4[1] 

.subckt adder a=$dff~1738^Q~4 b=lNOT~282 cin=$sub~1769^MIN~143-4[0] cout=$sub~1769^MIN~143-5[0] sumout=$sub~1769^MIN~143-5[1] 

.subckt adder a=$dff~1738^Q~5 b=lNOT~282 cin=$sub~1769^MIN~143-5[0] cout=$sub~1769^MIN~143-6[0] sumout=$sub~1769^MIN~143-6[1] 

.subckt adder a=$dff~1738^Q~6 b=lNOT~282 cin=$sub~1769^MIN~143-6[0] cout=$sub~1769^MIN~143-7[0] sumout=$sub~1769^MIN~143-7[1] 

.subckt adder a=$dff~1738^Q~7 b=lNOT~282 cin=$sub~1769^MIN~143-7[0] cout=$sub~1769^MIN~143-8[0] sumout=$sub~1769^MIN~143-8[1] 

.subckt adder a=$dff~1738^Q~8 b=lNOT~282 cin=$sub~1769^MIN~143-8[0] cout=$sub~1769^MIN~143-9~dummy_output~9~0 \
 sumout=$sub~1769^MIN~143-9[1] 

.subckt adder a=$dff~1737^Q~0 b=lNOT~323 cin=$sub~1768^MIN~146-0[0] cout=$sub~1768^MIN~146-1[0] sumout=$sub~1768^MIN~146-1[1] 

.subckt adder a=$dff~1737^Q~1 b=lNOT~324 cin=$sub~1768^MIN~146-1[0] cout=$sub~1768^MIN~146-2[0] sumout=$sub~1768^MIN~146-2[1] 

.subckt adder a=$dff~1737^Q~2 b=lNOT~325 cin=$sub~1768^MIN~146-2[0] cout=$sub~1768^MIN~146-3[0] sumout=$sub~1768^MIN~146-3[1] 

.subckt adder a=$dff~1737^Q~3 b=lNOT~326 cin=$sub~1768^MIN~146-3[0] cout=$sub~1768^MIN~146-4[0] sumout=$sub~1768^MIN~146-4[1] 

.subckt adder a=$dff~1737^Q~4 b=lNOT~327 cin=$sub~1768^MIN~146-4[0] cout=$sub~1768^MIN~146-5[0] sumout=$sub~1768^MIN~146-5[1] 

.subckt adder a=$dff~1737^Q~5 b=lNOT~327 cin=$sub~1768^MIN~146-5[0] cout=$sub~1768^MIN~146-6[0] sumout=$sub~1768^MIN~146-6[1] 

.subckt adder a=$dff~1737^Q~6 b=lNOT~327 cin=$sub~1768^MIN~146-6[0] cout=$sub~1768^MIN~146-7[0] sumout=$sub~1768^MIN~146-7[1] 

.subckt adder a=$dff~1737^Q~7 b=lNOT~327 cin=$sub~1768^MIN~146-7[0] cout=$sub~1768^MIN~146-8[0] sumout=$sub~1768^MIN~146-8[1] 

.subckt adder a=$dff~1737^Q~8 b=lNOT~327 cin=$sub~1768^MIN~146-8[0] cout=$sub~1768^MIN~146-9~dummy_output~9~0 \
 sumout=$sub~1768^MIN~146-9[1] 

.subckt adder a=$dff~989^Q~1 b=$dffe~988^Q~0 cin=$add~984^ADD~147-0[0] cout=$add~984^ADD~147-1[0] \
 sumout=$add~984^ADD~147-1[1] 

.subckt adder a=$dff~989^Q~2 b=$dffe~988^Q~1 cin=$add~984^ADD~147-1[0] cout=$add~984^ADD~147-2[0] \
 sumout=$add~984^ADD~147-2[1] 

.subckt adder a=$dff~989^Q~3 b=$dffe~988^Q~2 cin=$add~984^ADD~147-2[0] cout=$add~984^ADD~147-3[0] \
 sumout=$add~984^ADD~147-3[1] 

.subckt adder a=$dff~989^Q~4 b=$dffe~988^Q~3 cin=$add~984^ADD~147-3[0] cout=$add~984^ADD~147-4[0] \
 sumout=$add~984^ADD~147-4[1] 

.subckt adder a=$dff~989^Q~5 b=$dffe~988^Q~4 cin=$add~984^ADD~147-4[0] cout=$add~984^ADD~147-5[0] \
 sumout=$add~984^ADD~147-5[1] 

.subckt adder a=$dff~989^Q~6 b=$dffe~988^Q~5 cin=$add~984^ADD~147-5[0] cout=$add~984^ADD~147-6[0] \
 sumout=$add~984^ADD~147-6[1] 

.subckt adder a=$dff~989^Q~7 b=$dffe~988^Q~6 cin=$add~984^ADD~147-6[0] cout=$add~984^ADD~147-7[0] \
 sumout=$add~984^ADD~147-7[1] 

.subckt adder a=$dff~989^Q~8 b=$dffe~988^Q~7 cin=$add~984^ADD~147-7[0] cout=$add~984^ADD~147-8[0] \
 sumout=$add~984^ADD~147-8[1] 

.subckt adder a=$dff~989^Q~9 b=$dffe~988^Q~7 cin=$add~984^ADD~147-8[0] cout=$add~984^ADD~147-9[0] \
 sumout=$add~984^ADD~147-9[1] 

.subckt adder a=$dff~606^Q~1 b=$dff~603^Q~0 cin=$add~597^ADD~150-0[0] cout=$add~597^ADD~150-1[0] sumout=$add~597^ADD~150-1[1] 

.subckt adder a=$dff~606^Q~2 b=$dff~603^Q~1 cin=$add~597^ADD~150-1[0] cout=$add~597^ADD~150-2[0] sumout=$add~597^ADD~150-2[1] 

.subckt adder a=$dff~606^Q~3 b=$dff~603^Q~2 cin=$add~597^ADD~150-2[0] cout=$add~597^ADD~150-3[0] sumout=$add~597^ADD~150-3[1] 

.subckt adder a=$dff~606^Q~4 b=$dff~603^Q~3 cin=$add~597^ADD~150-3[0] cout=$add~597^ADD~150-4[0] sumout=$add~597^ADD~150-4[1] 

.subckt adder a=$dff~606^Q~5 b=$dff~603^Q~4 cin=$add~597^ADD~150-4[0] cout=$add~597^ADD~150-5[0] sumout=$add~597^ADD~150-5[1] 

.subckt adder a=$dff~606^Q~6 b=$dff~603^Q~5 cin=$add~597^ADD~150-5[0] cout=$add~597^ADD~150-6[0] sumout=$add~597^ADD~150-6[1] 

.subckt adder a=$dff~606^Q~7 b=$dff~603^Q~6 cin=$add~597^ADD~150-6[0] cout=$add~597^ADD~150-7[0] sumout=$add~597^ADD~150-7[1] 

.subckt adder a=$dff~606^Q~7 b=$dff~603^Q~7 cin=$add~597^ADD~150-7[0] cout=$add~597^ADD~150-8[0] sumout=$add~597^ADD~150-8[1] 

.subckt adder a=$dff~606^Q~7 b=$dff~603^Q~7 cin=$add~597^ADD~150-8[0] cout=$add~597^ADD~150-9[0] sumout=$add~597^ADD~150-9[1] 

.subckt adder a=$dff~692^Q~0 b=$dff~695^Q~0 cin=$add~686^ADD~209-0[0] cout=$add~686^ADD~209-1[0] sumout=$add~686^ADD~209-1[1] 

.subckt adder a=$dff~692^Q~1 b=$dff~695^Q~1 cin=$add~686^ADD~209-1[0] cout=$add~686^ADD~209-2[0] sumout=$add~686^ADD~209-2[1] 

.subckt adder a=$dff~692^Q~2 b=$dff~695^Q~2 cin=$add~686^ADD~209-2[0] cout=$add~686^ADD~209-3[0] sumout=$add~686^ADD~209-3[1] 

.subckt adder a=$dff~692^Q~3 b=$dff~695^Q~3 cin=$add~686^ADD~209-3[0] cout=$add~686^ADD~209-4[0] sumout=$add~686^ADD~209-4[1] 

.subckt adder a=$dff~692^Q~4 b=$dff~695^Q~4 cin=$add~686^ADD~209-4[0] cout=$add~686^ADD~209-5[0] sumout=$add~686^ADD~209-5[1] 

.subckt adder a=$dff~692^Q~5 b=$dff~695^Q~5 cin=$add~686^ADD~209-5[0] cout=$add~686^ADD~209-6[0] sumout=$add~686^ADD~209-6[1] 

.subckt adder a=$dff~692^Q~6 b=$dff~695^Q~6 cin=$add~686^ADD~209-6[0] cout=$add~686^ADD~209-7[0] sumout=$add~686^ADD~209-7[1] 

.subckt adder a=$dff~692^Q~7 b=$dff~695^Q~7 cin=$add~686^ADD~209-7[0] cout=$add~686^ADD~209-8[0] sumout=$add~686^ADD~209-8[1] 

.subckt adder a=$dff~692^Q~8 b=$dff~695^Q~7 cin=$add~686^ADD~209-8[0] cout=$add~686^ADD~209-9[0] sumout=$add~686^ADD~209-9[1] 

.subckt adder a=$dff~692^Q~9 b=$dff~695^Q~7 cin=$add~686^ADD~209-9[0] cout=$add~686^ADD~209-10[0] \
 sumout=$add~686^ADD~209-10[1] 

.subckt adder a=$dffe~1083^Q~0 b=$dffe~1082^Q~0 cin=$add~1079^ADD~208-0[0] cout=$add~1079^ADD~208-1[0] \
 sumout=$add~1079^ADD~208-1[1] 

.subckt adder a=$dffe~1083^Q~1 b=$dffe~1082^Q~1 cin=$add~1079^ADD~208-1[0] cout=$add~1079^ADD~208-2[0] \
 sumout=$add~1079^ADD~208-2[1] 

.subckt adder a=$dffe~1083^Q~2 b=$dffe~1082^Q~2 cin=$add~1079^ADD~208-2[0] cout=$add~1079^ADD~208-3[0] \
 sumout=$add~1079^ADD~208-3[1] 

.subckt adder a=$dffe~1083^Q~3 b=$dffe~1082^Q~3 cin=$add~1079^ADD~208-3[0] cout=$add~1079^ADD~208-4[0] \
 sumout=$add~1079^ADD~208-4[1] 

.subckt adder a=$dffe~1083^Q~4 b=$dffe~1082^Q~4 cin=$add~1079^ADD~208-4[0] cout=$add~1079^ADD~208-5[0] \
 sumout=$add~1079^ADD~208-5[1] 

.subckt adder a=$dffe~1083^Q~5 b=$dffe~1082^Q~5 cin=$add~1079^ADD~208-5[0] cout=$add~1079^ADD~208-6[0] \
 sumout=$add~1079^ADD~208-6[1] 

.subckt adder a=$dffe~1083^Q~6 b=$dffe~1082^Q~6 cin=$add~1079^ADD~208-6[0] cout=$add~1079^ADD~208-7[0] \
 sumout=$add~1079^ADD~208-7[1] 

.subckt adder a=$dffe~1083^Q~7 b=$dffe~1082^Q~7 cin=$add~1079^ADD~208-7[0] cout=$add~1079^ADD~208-8[0] \
 sumout=$add~1079^ADD~208-8[1] 

.subckt adder a=$dffe~1083^Q~7 b=$dffe~1082^Q~7 cin=$add~1079^ADD~208-8[0] cout=$add~1079^ADD~208-9[0] \
 sumout=$add~1079^ADD~208-9[1] 

.subckt adder a=$dffe~1083^Q~7 b=$dffe~1082^Q~7 cin=$add~1079^ADD~208-9[0] cout=$add~1079^ADD~208-10[0] \
 sumout=$add~1079^ADD~208-10[1] 

.subckt adder a=$dffe~1670^Q~1 b=$dffe~1670^Q~2 cin=$add~1657^ADD~206-0[0] cout=$add~1657^ADD~206-1[0] \
 sumout=$add~1657^ADD~206-1[1] 

.subckt adder a=$dffe~1670^Q~2 b=$dffe~1670^Q~3 cin=$add~1657^ADD~206-1[0] cout=$add~1657^ADD~206-2[0] \
 sumout=$add~1657^ADD~206-2[1] 

.subckt adder a=$dffe~1670^Q~3 b=$dffe~1670^Q~4 cin=$add~1657^ADD~206-2[0] cout=$add~1657^ADD~206-3[0] \
 sumout=$add~1657^ADD~206-3[1] 

.subckt adder a=$dffe~1670^Q~4 b=$dffe~1670^Q~5 cin=$add~1657^ADD~206-3[0] cout=$add~1657^ADD~206-4[0] \
 sumout=$add~1657^ADD~206-4[1] 

.subckt adder a=$dffe~1670^Q~5 b=$dffe~1670^Q~6 cin=$add~1657^ADD~206-4[0] cout=$add~1657^ADD~206-5[0] \
 sumout=$add~1657^ADD~206-5[1] 

.subckt adder a=$dffe~1670^Q~6 b=$dffe~1670^Q~7 cin=$add~1657^ADD~206-5[0] cout=$add~1657^ADD~206-6[0] \
 sumout=$add~1657^ADD~206-6[1] 

.subckt adder a=$dffe~1670^Q~7 b=$dffe~1670^Q~7 cin=$add~1657^ADD~206-6[0] cout=$add~1657^ADD~206-7[0] \
 sumout=$add~1657^ADD~206-7[1] 

.subckt adder a=$dffe~1670^Q~7 b=$dffe~1670^Q~7 cin=$add~1657^ADD~206-7[0] cout=$add~1657^ADD~206-8[0] \
 sumout=$add~1657^ADD~206-8[1] 

.subckt adder a=$dff~1709^Q~0 b=$dff~1719^Q~0 cin=$add~1666^ADD~200-0[0] cout=$add~1666^ADD~200-1[0] \
 sumout=$add~1666^ADD~200-1[1] 

.subckt adder a=$dff~1709^Q~1 b=$dff~1719^Q~1 cin=$add~1666^ADD~200-1[0] cout=$add~1666^ADD~200-2[0] \
 sumout=$add~1666^ADD~200-2[1] 

.subckt adder a=$dff~1709^Q~2 b=$dff~1719^Q~2 cin=$add~1666^ADD~200-2[0] cout=$add~1666^ADD~200-3[0] \
 sumout=$add~1666^ADD~200-3[1] 

.subckt adder a=$dff~1709^Q~3 b=$dff~1719^Q~3 cin=$add~1666^ADD~200-3[0] cout=$add~1666^ADD~200-4[0] \
 sumout=$add~1666^ADD~200-4[1] 

.subckt adder a=$dff~1709^Q~4 b=$dff~1719^Q~4 cin=$add~1666^ADD~200-4[0] cout=$add~1666^ADD~200-5[0] \
 sumout=$add~1666^ADD~200-5[1] 

.subckt adder a=$dff~1709^Q~5 b=$dff~1719^Q~5 cin=$add~1666^ADD~200-5[0] cout=$add~1666^ADD~200-6[0] \
 sumout=$add~1666^ADD~200-6[1] 

.subckt adder a=$dff~1709^Q~6 b=$dff~1719^Q~6 cin=$add~1666^ADD~200-6[0] cout=$add~1666^ADD~200-7[0] \
 sumout=$add~1666^ADD~200-7[1] 

.subckt adder a=$dff~1709^Q~7 b=$dff~1719^Q~7 cin=$add~1666^ADD~200-7[0] cout=$add~1666^ADD~200-8[0] \
 sumout=$add~1666^ADD~200-8[1] 

.subckt adder a=$dff~1709^Q~7 b=$dff~1719^Q~7 cin=$add~1666^ADD~200-8[0] cout=$add~1666^ADD~200-9[0] \
 sumout=$add~1666^ADD~200-9[1] 

.subckt adder a=$dff~1736^Q~0 b=lNOT~269 cin=$sub~1767^MIN~192-0[0] cout=$sub~1767^MIN~192-1[0] sumout=$sub~1767^MIN~192-1[1] 

.subckt adder a=$dff~1736^Q~1 b=lNOT~270 cin=$sub~1767^MIN~192-1[0] cout=$sub~1767^MIN~192-2[0] sumout=$sub~1767^MIN~192-2[1] 

.subckt adder a=$dff~1736^Q~2 b=lNOT~271 cin=$sub~1767^MIN~192-2[0] cout=$sub~1767^MIN~192-3[0] sumout=$sub~1767^MIN~192-3[1] 

.subckt adder a=$dff~1736^Q~3 b=lNOT~272 cin=$sub~1767^MIN~192-3[0] cout=$sub~1767^MIN~192-4[0] sumout=$sub~1767^MIN~192-4[1] 

.subckt adder a=$dff~1736^Q~4 b=lNOT~273 cin=$sub~1767^MIN~192-4[0] cout=$sub~1767^MIN~192-5[0] sumout=$sub~1767^MIN~192-5[1] 

.subckt adder a=$dff~1736^Q~5 b=lNOT~273 cin=$sub~1767^MIN~192-5[0] cout=$sub~1767^MIN~192-6[0] sumout=$sub~1767^MIN~192-6[1] 

.subckt adder a=$dff~1736^Q~6 b=lNOT~273 cin=$sub~1767^MIN~192-6[0] cout=$sub~1767^MIN~192-7[0] sumout=$sub~1767^MIN~192-7[1] 

.subckt adder a=$dff~1736^Q~7 b=lNOT~273 cin=$sub~1767^MIN~192-7[0] cout=$sub~1767^MIN~192-8[0] sumout=$sub~1767^MIN~192-8[1] 

.subckt adder a=$dff~1736^Q~8 b=lNOT~273 cin=$sub~1767^MIN~192-8[0] cout=$sub~1767^MIN~192-9~dummy_output~9~0 \
 sumout=$sub~1767^MIN~192-9[1] 

.subckt adder a=$dff~143^Q~0 b=$dff~142^Q~0 cin=$add~140^ADD~30-0[0] cout=$add~140^ADD~30-1[0] sumout=$add~140^ADD~30-1[1] 

.subckt adder a=$dff~143^Q~1 b=$dff~142^Q~1 cin=$add~140^ADD~30-1[0] cout=$add~140^ADD~30-2[0] sumout=$add~140^ADD~30-2[1] 

.subckt adder a=$dff~143^Q~2 b=$dff~142^Q~2 cin=$add~140^ADD~30-2[0] cout=$add~140^ADD~30-3[0] sumout=$add~140^ADD~30-3[1] 

.subckt adder a=$dff~143^Q~3 b=$dff~142^Q~3 cin=$add~140^ADD~30-3[0] cout=$add~140^ADD~30-4[0] sumout=$add~140^ADD~30-4[1] 

.subckt adder a=$dff~143^Q~4 b=$dff~142^Q~4 cin=$add~140^ADD~30-4[0] cout=$add~140^ADD~30-5[0] sumout=$add~140^ADD~30-5[1] 

.subckt adder a=$dff~143^Q~5 b=$dff~142^Q~5 cin=$add~140^ADD~30-5[0] cout=$add~140^ADD~30-6[0] sumout=$add~140^ADD~30-6[1] 

.subckt adder a=$dff~143^Q~6 b=$dff~142^Q~6 cin=$add~140^ADD~30-6[0] cout=$add~140^ADD~30-7[0] sumout=$add~140^ADD~30-7[1] 

.subckt adder a=$dff~143^Q~7 b=$dff~142^Q~7 cin=$add~140^ADD~30-7[0] cout=$add~140^ADD~30-8[0] sumout=$add~140^ADD~30-8[1] 

.subckt adder a=$dff~143^Q~7 b=$dff~142^Q~8 cin=$add~140^ADD~30-8[0] cout=$add~140^ADD~30-9[0] sumout=$add~140^ADD~30-9[1] 

.subckt adder a=$dff~143^Q~7 b=$dff~142^Q~8 cin=$add~140^ADD~30-9[0] cout=$add~140^ADD~30-10[0] sumout=$add~140^ADD~30-10[1] 

.subckt adder a=$dff~143^Q~7 b=$dff~142^Q~8 cin=$add~140^ADD~30-10[0] cout=$add~140^ADD~30-11[0] sumout=$add~140^ADD~30-11[1] 

.subckt adder a=$dff~145^Q~0 b=$dff~92^Q~0 cin=$add~141^ADD~9-0[0] cout=$add~141^ADD~9-1[0] sumout=$add~141^ADD~9-1[1] 

.subckt adder a=$dff~145^Q~1 b=$dff~1789^Q~0 cin=$add~141^ADD~9-1[0] cout=$add~141^ADD~9-2[0] sumout=$add~141^ADD~9-2[1] 

.subckt adder a=$dff~145^Q~2 b=$dff~1789^Q~1 cin=$add~141^ADD~9-2[0] cout=$add~141^ADD~9-3[0] sumout=$add~141^ADD~9-3[1] 

.subckt adder a=$dff~145^Q~3 b=$dff~1789^Q~2 cin=$add~141^ADD~9-3[0] cout=$add~141^ADD~9-4[0] sumout=$add~141^ADD~9-4[1] 

.subckt adder a=$dff~145^Q~4 b=$dff~1789^Q~3 cin=$add~141^ADD~9-4[0] cout=$add~141^ADD~9-5[0] sumout=$add~141^ADD~9-5[1] 

.subckt adder a=$dff~145^Q~5 b=$dff~1789^Q~4 cin=$add~141^ADD~9-5[0] cout=$add~141^ADD~9-6[0] sumout=$add~141^ADD~9-6[1] 

.subckt adder a=$dff~145^Q~6 b=$dff~1789^Q~5 cin=$add~141^ADD~9-6[0] cout=$add~141^ADD~9-7[0] sumout=$add~141^ADD~9-7[1] 

.subckt adder a=$dff~145^Q~7 b=$dff~1789^Q~6 cin=$add~141^ADD~9-7[0] cout=$add~141^ADD~9-8[0] sumout=$add~141^ADD~9-8[1] 

.subckt adder a=$dff~145^Q~8 b=$dff~1789^Q~6 cin=$add~141^ADD~9-8[0] cout=$add~141^ADD~9-9[0] sumout=$add~141^ADD~9-9[1] 

.subckt adder a=$dff~145^Q~9 b=$dff~1789^Q~6 cin=$add~141^ADD~9-9[0] cout=$add~141^ADD~9-10[0] sumout=$add~141^ADD~9-10[1] 

.subckt adder a=$dff~145^Q~10 b=$dff~1789^Q~6 cin=$add~141^ADD~9-10[0] cout=$add~141^ADD~9-11[0] sumout=$add~141^ADD~9-11[1] 

.subckt adder a=$dff~1085^Q~1 b=$dffe~1084^Q~0 cin=$add~1080^ADD~207-0[0] cout=$add~1080^ADD~207-1[0] \
 sumout=$add~1080^ADD~207-1[1] 

.subckt adder a=$dff~1085^Q~2 b=$dffe~1084^Q~1 cin=$add~1080^ADD~207-1[0] cout=$add~1080^ADD~207-2[0] \
 sumout=$add~1080^ADD~207-2[1] 

.subckt adder a=$dff~1085^Q~3 b=$dffe~1084^Q~2 cin=$add~1080^ADD~207-2[0] cout=$add~1080^ADD~207-3[0] \
 sumout=$add~1080^ADD~207-3[1] 

.subckt adder a=$dff~1085^Q~4 b=$dffe~1084^Q~3 cin=$add~1080^ADD~207-3[0] cout=$add~1080^ADD~207-4[0] \
 sumout=$add~1080^ADD~207-4[1] 

.subckt adder a=$dff~1085^Q~5 b=$dffe~1084^Q~4 cin=$add~1080^ADD~207-4[0] cout=$add~1080^ADD~207-5[0] \
 sumout=$add~1080^ADD~207-5[1] 

.subckt adder a=$dff~1085^Q~6 b=$dffe~1084^Q~5 cin=$add~1080^ADD~207-5[0] cout=$add~1080^ADD~207-6[0] \
 sumout=$add~1080^ADD~207-6[1] 

.subckt adder a=$dff~1085^Q~7 b=$dffe~1084^Q~6 cin=$add~1080^ADD~207-6[0] cout=$add~1080^ADD~207-7[0] \
 sumout=$add~1080^ADD~207-7[1] 

.subckt adder a=$dff~1085^Q~8 b=$dffe~1084^Q~7 cin=$add~1080^ADD~207-7[0] cout=$add~1080^ADD~207-8[0] \
 sumout=$add~1080^ADD~207-8[1] 

.subckt adder a=$dff~1085^Q~9 b=$dffe~1084^Q~7 cin=$add~1080^ADD~207-8[0] cout=$add~1080^ADD~207-9[0] \
 sumout=$add~1080^ADD~207-9[1] 

.subckt adder a=$dff~694^Q~1 b=$dff~691^Q~0 cin=$add~685^ADD~210-0[0] cout=$add~685^ADD~210-1[0] sumout=$add~685^ADD~210-1[1] 

.subckt adder a=$dff~694^Q~2 b=$dff~691^Q~1 cin=$add~685^ADD~210-1[0] cout=$add~685^ADD~210-2[0] sumout=$add~685^ADD~210-2[1] 

.subckt adder a=$dff~694^Q~3 b=$dff~691^Q~2 cin=$add~685^ADD~210-2[0] cout=$add~685^ADD~210-3[0] sumout=$add~685^ADD~210-3[1] 

.subckt adder a=$dff~694^Q~4 b=$dff~691^Q~3 cin=$add~685^ADD~210-3[0] cout=$add~685^ADD~210-4[0] sumout=$add~685^ADD~210-4[1] 

.subckt adder a=$dff~694^Q~5 b=$dff~691^Q~4 cin=$add~685^ADD~210-4[0] cout=$add~685^ADD~210-5[0] sumout=$add~685^ADD~210-5[1] 

.subckt adder a=$dff~694^Q~6 b=$dff~691^Q~5 cin=$add~685^ADD~210-5[0] cout=$add~685^ADD~210-6[0] sumout=$add~685^ADD~210-6[1] 

.subckt adder a=$dff~694^Q~7 b=$dff~691^Q~6 cin=$add~685^ADD~210-6[0] cout=$add~685^ADD~210-7[0] sumout=$add~685^ADD~210-7[1] 

.subckt adder a=$dff~694^Q~7 b=$dff~691^Q~7 cin=$add~685^ADD~210-7[0] cout=$add~685^ADD~210-8[0] sumout=$add~685^ADD~210-8[1] 

.subckt adder a=$dff~694^Q~7 b=$dff~691^Q~7 cin=$add~685^ADD~210-8[0] cout=$add~685^ADD~210-9[0] sumout=$add~685^ADD~210-9[1] 

.subckt adder a=$dff~505^Q~0 b=$dff~508^Q~0 cin=$add~499^ADD~102-0[0] cout=$add~499^ADD~102-1[0] sumout=$add~499^ADD~102-1[1] 

.subckt adder a=$dff~505^Q~1 b=$dff~508^Q~1 cin=$add~499^ADD~102-1[0] cout=$add~499^ADD~102-2[0] sumout=$add~499^ADD~102-2[1] 

.subckt adder a=$dff~505^Q~2 b=$dff~508^Q~2 cin=$add~499^ADD~102-2[0] cout=$add~499^ADD~102-3[0] sumout=$add~499^ADD~102-3[1] 

.subckt adder a=$dff~505^Q~3 b=$dff~508^Q~3 cin=$add~499^ADD~102-3[0] cout=$add~499^ADD~102-4[0] sumout=$add~499^ADD~102-4[1] 

.subckt adder a=$dff~505^Q~4 b=$dff~508^Q~4 cin=$add~499^ADD~102-4[0] cout=$add~499^ADD~102-5[0] sumout=$add~499^ADD~102-5[1] 

.subckt adder a=$dff~505^Q~5 b=$dff~508^Q~5 cin=$add~499^ADD~102-5[0] cout=$add~499^ADD~102-6[0] sumout=$add~499^ADD~102-6[1] 

.subckt adder a=$dff~505^Q~6 b=$dff~508^Q~6 cin=$add~499^ADD~102-6[0] cout=$add~499^ADD~102-7[0] sumout=$add~499^ADD~102-7[1] 

.subckt adder a=$dff~505^Q~7 b=$dff~508^Q~7 cin=$add~499^ADD~102-7[0] cout=$add~499^ADD~102-8[0] sumout=$add~499^ADD~102-8[1] 

.subckt adder a=$dff~505^Q~8 b=$dff~508^Q~7 cin=$add~499^ADD~102-8[0] cout=$add~499^ADD~102-9[0] sumout=$add~499^ADD~102-9[1] 

.subckt adder a=$dff~505^Q~9 b=$dff~508^Q~7 cin=$add~499^ADD~102-9[0] cout=$add~499^ADD~102-10[0] \
 sumout=$add~499^ADD~102-10[1] 

.subckt adder a=$dffe~879^Q~0 b=$dffe~878^Q~0 cin=$add~875^ADD~101-0[0] cout=$add~875^ADD~101-1[0] \
 sumout=$add~875^ADD~101-1[1] 

.subckt adder a=$dffe~879^Q~1 b=$dffe~878^Q~1 cin=$add~875^ADD~101-1[0] cout=$add~875^ADD~101-2[0] \
 sumout=$add~875^ADD~101-2[1] 

.subckt adder a=$dffe~879^Q~2 b=$dffe~878^Q~2 cin=$add~875^ADD~101-2[0] cout=$add~875^ADD~101-3[0] \
 sumout=$add~875^ADD~101-3[1] 

.subckt adder a=$dffe~879^Q~3 b=$dffe~878^Q~3 cin=$add~875^ADD~101-3[0] cout=$add~875^ADD~101-4[0] \
 sumout=$add~875^ADD~101-4[1] 

.subckt adder a=$dffe~879^Q~4 b=$dffe~878^Q~4 cin=$add~875^ADD~101-4[0] cout=$add~875^ADD~101-5[0] \
 sumout=$add~875^ADD~101-5[1] 

.subckt adder a=$dffe~879^Q~5 b=$dffe~878^Q~5 cin=$add~875^ADD~101-5[0] cout=$add~875^ADD~101-6[0] \
 sumout=$add~875^ADD~101-6[1] 

.subckt adder a=$dffe~879^Q~6 b=$dffe~878^Q~6 cin=$add~875^ADD~101-6[0] cout=$add~875^ADD~101-7[0] \
 sumout=$add~875^ADD~101-7[1] 

.subckt adder a=$dffe~879^Q~7 b=$dffe~878^Q~7 cin=$add~875^ADD~101-7[0] cout=$add~875^ADD~101-8[0] \
 sumout=$add~875^ADD~101-8[1] 

.subckt adder a=$dffe~879^Q~7 b=$dffe~878^Q~7 cin=$add~875^ADD~101-8[0] cout=$add~875^ADD~101-9[0] \
 sumout=$add~875^ADD~101-9[1] 

.subckt adder a=$dffe~879^Q~7 b=$dffe~878^Q~7 cin=$add~875^ADD~101-9[0] cout=$add~875^ADD~101-10[0] \
 sumout=$add~875^ADD~101-10[1] 

.subckt adder a=$dff~881^Q~1 b=$dffe~880^Q~0 cin=$add~876^ADD~100-0[0] cout=$add~876^ADD~100-1[0] \
 sumout=$add~876^ADD~100-1[1] 

.subckt adder a=$dff~881^Q~2 b=$dffe~880^Q~1 cin=$add~876^ADD~100-1[0] cout=$add~876^ADD~100-2[0] \
 sumout=$add~876^ADD~100-2[1] 

.subckt adder a=$dff~881^Q~3 b=$dffe~880^Q~2 cin=$add~876^ADD~100-2[0] cout=$add~876^ADD~100-3[0] \
 sumout=$add~876^ADD~100-3[1] 

.subckt adder a=$dff~881^Q~4 b=$dffe~880^Q~3 cin=$add~876^ADD~100-3[0] cout=$add~876^ADD~100-4[0] \
 sumout=$add~876^ADD~100-4[1] 

.subckt adder a=$dff~881^Q~5 b=$dffe~880^Q~4 cin=$add~876^ADD~100-4[0] cout=$add~876^ADD~100-5[0] \
 sumout=$add~876^ADD~100-5[1] 

.subckt adder a=$dff~881^Q~6 b=$dffe~880^Q~5 cin=$add~876^ADD~100-5[0] cout=$add~876^ADD~100-6[0] \
 sumout=$add~876^ADD~100-6[1] 

.subckt adder a=$dff~881^Q~7 b=$dffe~880^Q~6 cin=$add~876^ADD~100-6[0] cout=$add~876^ADD~100-7[0] \
 sumout=$add~876^ADD~100-7[1] 

.subckt adder a=$dff~881^Q~8 b=$dffe~880^Q~7 cin=$add~876^ADD~100-7[0] cout=$add~876^ADD~100-8[0] \
 sumout=$add~876^ADD~100-8[1] 

.subckt adder a=$dff~881^Q~9 b=$dffe~880^Q~7 cin=$add~876^ADD~100-8[0] cout=$add~876^ADD~100-9[0] \
 sumout=$add~876^ADD~100-9[1] 

.subckt adder a=$dff~507^Q~1 b=$dff~504^Q~0 cin=$add~498^ADD~103-0[0] cout=$add~498^ADD~103-1[0] sumout=$add~498^ADD~103-1[1] 

.subckt adder a=$dff~507^Q~2 b=$dff~504^Q~1 cin=$add~498^ADD~103-1[0] cout=$add~498^ADD~103-2[0] sumout=$add~498^ADD~103-2[1] 

.subckt adder a=$dff~507^Q~3 b=$dff~504^Q~2 cin=$add~498^ADD~103-2[0] cout=$add~498^ADD~103-3[0] sumout=$add~498^ADD~103-3[1] 

.subckt adder a=$dff~507^Q~4 b=$dff~504^Q~3 cin=$add~498^ADD~103-3[0] cout=$add~498^ADD~103-4[0] sumout=$add~498^ADD~103-4[1] 

.subckt adder a=$dff~507^Q~5 b=$dff~504^Q~4 cin=$add~498^ADD~103-4[0] cout=$add~498^ADD~103-5[0] sumout=$add~498^ADD~103-5[1] 

.subckt adder a=$dff~507^Q~6 b=$dff~504^Q~5 cin=$add~498^ADD~103-5[0] cout=$add~498^ADD~103-6[0] sumout=$add~498^ADD~103-6[1] 

.subckt adder a=$dff~507^Q~7 b=$dff~504^Q~6 cin=$add~498^ADD~103-6[0] cout=$add~498^ADD~103-7[0] sumout=$add~498^ADD~103-7[1] 

.subckt adder a=$dff~507^Q~7 b=$dff~504^Q~7 cin=$add~498^ADD~103-7[0] cout=$add~498^ADD~103-8[0] sumout=$add~498^ADD~103-8[1] 

.subckt adder a=$dff~507^Q~7 b=$dff~504^Q~7 cin=$add~498^ADD~103-8[0] cout=$add~498^ADD~103-9[0] sumout=$add~498^ADD~103-9[1] 

.subckt adder a=$dff~483^Q~0 b=$dff~486^Q~0 cin=$add~477^ADD~94-0[0] cout=$add~477^ADD~94-1[0] sumout=$add~477^ADD~94-1[1] 

.subckt adder a=$dff~483^Q~1 b=$dff~486^Q~1 cin=$add~477^ADD~94-1[0] cout=$add~477^ADD~94-2[0] sumout=$add~477^ADD~94-2[1] 

.subckt adder a=$dff~483^Q~2 b=$dff~486^Q~2 cin=$add~477^ADD~94-2[0] cout=$add~477^ADD~94-3[0] sumout=$add~477^ADD~94-3[1] 

.subckt adder a=$dff~483^Q~3 b=$dff~486^Q~3 cin=$add~477^ADD~94-3[0] cout=$add~477^ADD~94-4[0] sumout=$add~477^ADD~94-4[1] 

.subckt adder a=$dff~483^Q~4 b=$dff~486^Q~4 cin=$add~477^ADD~94-4[0] cout=$add~477^ADD~94-5[0] sumout=$add~477^ADD~94-5[1] 

.subckt adder a=$dff~483^Q~5 b=$dff~486^Q~5 cin=$add~477^ADD~94-5[0] cout=$add~477^ADD~94-6[0] sumout=$add~477^ADD~94-6[1] 

.subckt adder a=$dff~483^Q~6 b=$dff~486^Q~6 cin=$add~477^ADD~94-6[0] cout=$add~477^ADD~94-7[0] sumout=$add~477^ADD~94-7[1] 

.subckt adder a=$dff~483^Q~7 b=$dff~486^Q~7 cin=$add~477^ADD~94-7[0] cout=$add~477^ADD~94-8[0] sumout=$add~477^ADD~94-8[1] 

.subckt adder a=$dff~483^Q~8 b=$dff~486^Q~7 cin=$add~477^ADD~94-8[0] cout=$add~477^ADD~94-9[0] sumout=$add~477^ADD~94-9[1] 

.subckt adder a=$dff~483^Q~9 b=$dff~486^Q~7 cin=$add~477^ADD~94-9[0] cout=$add~477^ADD~94-10[0] sumout=$add~477^ADD~94-10[1] 

.subckt adder a=$dffe~855^Q~0 b=$dffe~854^Q~0 cin=$add~851^ADD~93-0[0] cout=$add~851^ADD~93-1[0] sumout=$add~851^ADD~93-1[1] 

.subckt adder a=$dffe~855^Q~1 b=$dffe~854^Q~1 cin=$add~851^ADD~93-1[0] cout=$add~851^ADD~93-2[0] sumout=$add~851^ADD~93-2[1] 

.subckt adder a=$dffe~855^Q~2 b=$dffe~854^Q~2 cin=$add~851^ADD~93-2[0] cout=$add~851^ADD~93-3[0] sumout=$add~851^ADD~93-3[1] 

.subckt adder a=$dffe~855^Q~3 b=$dffe~854^Q~3 cin=$add~851^ADD~93-3[0] cout=$add~851^ADD~93-4[0] sumout=$add~851^ADD~93-4[1] 

.subckt adder a=$dffe~855^Q~4 b=$dffe~854^Q~4 cin=$add~851^ADD~93-4[0] cout=$add~851^ADD~93-5[0] sumout=$add~851^ADD~93-5[1] 

.subckt adder a=$dffe~855^Q~5 b=$dffe~854^Q~5 cin=$add~851^ADD~93-5[0] cout=$add~851^ADD~93-6[0] sumout=$add~851^ADD~93-6[1] 

.subckt adder a=$dffe~855^Q~6 b=$dffe~854^Q~6 cin=$add~851^ADD~93-6[0] cout=$add~851^ADD~93-7[0] sumout=$add~851^ADD~93-7[1] 

.subckt adder a=$dffe~855^Q~7 b=$dffe~854^Q~7 cin=$add~851^ADD~93-7[0] cout=$add~851^ADD~93-8[0] sumout=$add~851^ADD~93-8[1] 

.subckt adder a=$dffe~855^Q~7 b=$dffe~854^Q~7 cin=$add~851^ADD~93-8[0] cout=$add~851^ADD~93-9[0] sumout=$add~851^ADD~93-9[1] 

.subckt adder a=$dffe~855^Q~7 b=$dffe~854^Q~7 cin=$add~851^ADD~93-9[0] cout=$add~851^ADD~93-10[0] \
 sumout=$add~851^ADD~93-10[1] 

.subckt adder a=$dff~857^Q~1 b=$dffe~856^Q~0 cin=$add~852^ADD~92-0[0] cout=$add~852^ADD~92-1[0] sumout=$add~852^ADD~92-1[1] 

.subckt adder a=$dff~857^Q~2 b=$dffe~856^Q~1 cin=$add~852^ADD~92-1[0] cout=$add~852^ADD~92-2[0] sumout=$add~852^ADD~92-2[1] 

.subckt adder a=$dff~857^Q~3 b=$dffe~856^Q~2 cin=$add~852^ADD~92-2[0] cout=$add~852^ADD~92-3[0] sumout=$add~852^ADD~92-3[1] 

.subckt adder a=$dff~857^Q~4 b=$dffe~856^Q~3 cin=$add~852^ADD~92-3[0] cout=$add~852^ADD~92-4[0] sumout=$add~852^ADD~92-4[1] 

.subckt adder a=$dff~857^Q~5 b=$dffe~856^Q~4 cin=$add~852^ADD~92-4[0] cout=$add~852^ADD~92-5[0] sumout=$add~852^ADD~92-5[1] 

.subckt adder a=$dff~857^Q~6 b=$dffe~856^Q~5 cin=$add~852^ADD~92-5[0] cout=$add~852^ADD~92-6[0] sumout=$add~852^ADD~92-6[1] 

.subckt adder a=$dff~857^Q~7 b=$dffe~856^Q~6 cin=$add~852^ADD~92-6[0] cout=$add~852^ADD~92-7[0] sumout=$add~852^ADD~92-7[1] 

.subckt adder a=$dff~857^Q~8 b=$dffe~856^Q~7 cin=$add~852^ADD~92-7[0] cout=$add~852^ADD~92-8[0] sumout=$add~852^ADD~92-8[1] 

.subckt adder a=$dff~857^Q~9 b=$dffe~856^Q~7 cin=$add~852^ADD~92-8[0] cout=$add~852^ADD~92-9[0] sumout=$add~852^ADD~92-9[1] 

.subckt adder a=$dff~485^Q~1 b=$dff~482^Q~0 cin=$add~476^ADD~95-0[0] cout=$add~476^ADD~95-1[0] sumout=$add~476^ADD~95-1[1] 

.subckt adder a=$dff~485^Q~2 b=$dff~482^Q~1 cin=$add~476^ADD~95-1[0] cout=$add~476^ADD~95-2[0] sumout=$add~476^ADD~95-2[1] 

.subckt adder a=$dff~485^Q~3 b=$dff~482^Q~2 cin=$add~476^ADD~95-2[0] cout=$add~476^ADD~95-3[0] sumout=$add~476^ADD~95-3[1] 

.subckt adder a=$dff~485^Q~4 b=$dff~482^Q~3 cin=$add~476^ADD~95-3[0] cout=$add~476^ADD~95-4[0] sumout=$add~476^ADD~95-4[1] 

.subckt adder a=$dff~485^Q~5 b=$dff~482^Q~4 cin=$add~476^ADD~95-4[0] cout=$add~476^ADD~95-5[0] sumout=$add~476^ADD~95-5[1] 

.subckt adder a=$dff~485^Q~6 b=$dff~482^Q~5 cin=$add~476^ADD~95-5[0] cout=$add~476^ADD~95-6[0] sumout=$add~476^ADD~95-6[1] 

.subckt adder a=$dff~485^Q~7 b=$dff~482^Q~6 cin=$add~476^ADD~95-6[0] cout=$add~476^ADD~95-7[0] sumout=$add~476^ADD~95-7[1] 

.subckt adder a=$dff~485^Q~7 b=$dff~482^Q~7 cin=$add~476^ADD~95-7[0] cout=$add~476^ADD~95-8[0] sumout=$add~476^ADD~95-8[1] 

.subckt adder a=$dff~485^Q~7 b=$dff~482^Q~7 cin=$add~476^ADD~95-8[0] cout=$add~476^ADD~95-9[0] sumout=$add~476^ADD~95-9[1] 

.subckt adder a=$dff~362^Q~0 b=$dff~365^Q~0 cin=$add~356^ADD~50-0[0] cout=$add~356^ADD~50-1[0] sumout=$add~356^ADD~50-1[1] 

.subckt adder a=$dff~362^Q~1 b=$dff~365^Q~1 cin=$add~356^ADD~50-1[0] cout=$add~356^ADD~50-2[0] sumout=$add~356^ADD~50-2[1] 

.subckt adder a=$dff~362^Q~2 b=$dff~365^Q~2 cin=$add~356^ADD~50-2[0] cout=$add~356^ADD~50-3[0] sumout=$add~356^ADD~50-3[1] 

.subckt adder a=$dff~362^Q~3 b=$dff~365^Q~3 cin=$add~356^ADD~50-3[0] cout=$add~356^ADD~50-4[0] sumout=$add~356^ADD~50-4[1] 

.subckt adder a=$dff~362^Q~4 b=$dff~365^Q~4 cin=$add~356^ADD~50-4[0] cout=$add~356^ADD~50-5[0] sumout=$add~356^ADD~50-5[1] 

.subckt adder a=$dff~362^Q~5 b=$dff~365^Q~5 cin=$add~356^ADD~50-5[0] cout=$add~356^ADD~50-6[0] sumout=$add~356^ADD~50-6[1] 

.subckt adder a=$dff~362^Q~6 b=$dff~365^Q~6 cin=$add~356^ADD~50-6[0] cout=$add~356^ADD~50-7[0] sumout=$add~356^ADD~50-7[1] 

.subckt adder a=$dff~362^Q~7 b=$dff~365^Q~7 cin=$add~356^ADD~50-7[0] cout=$add~356^ADD~50-8[0] sumout=$add~356^ADD~50-8[1] 

.subckt adder a=$dff~362^Q~8 b=$dff~365^Q~7 cin=$add~356^ADD~50-8[0] cout=$add~356^ADD~50-9[0] sumout=$add~356^ADD~50-9[1] 

.subckt adder a=$dff~362^Q~9 b=$dff~365^Q~7 cin=$add~356^ADD~50-9[0] cout=$add~356^ADD~50-10[0] sumout=$add~356^ADD~50-10[1] 

.subckt adder a=$dffe~723^Q~0 b=$dffe~722^Q~0 cin=$add~719^ADD~49-0[0] cout=$add~719^ADD~49-1[0] sumout=$add~719^ADD~49-1[1] 

.subckt adder a=$dffe~723^Q~1 b=$dffe~722^Q~1 cin=$add~719^ADD~49-1[0] cout=$add~719^ADD~49-2[0] sumout=$add~719^ADD~49-2[1] 

.subckt adder a=$dffe~723^Q~2 b=$dffe~722^Q~2 cin=$add~719^ADD~49-2[0] cout=$add~719^ADD~49-3[0] sumout=$add~719^ADD~49-3[1] 

.subckt adder a=$dffe~723^Q~3 b=$dffe~722^Q~3 cin=$add~719^ADD~49-3[0] cout=$add~719^ADD~49-4[0] sumout=$add~719^ADD~49-4[1] 

.subckt adder a=$dffe~723^Q~4 b=$dffe~722^Q~4 cin=$add~719^ADD~49-4[0] cout=$add~719^ADD~49-5[0] sumout=$add~719^ADD~49-5[1] 

.subckt adder a=$dffe~723^Q~5 b=$dffe~722^Q~5 cin=$add~719^ADD~49-5[0] cout=$add~719^ADD~49-6[0] sumout=$add~719^ADD~49-6[1] 

.subckt adder a=$dffe~723^Q~6 b=$dffe~722^Q~6 cin=$add~719^ADD~49-6[0] cout=$add~719^ADD~49-7[0] sumout=$add~719^ADD~49-7[1] 

.subckt adder a=$dffe~723^Q~7 b=$dffe~722^Q~7 cin=$add~719^ADD~49-7[0] cout=$add~719^ADD~49-8[0] sumout=$add~719^ADD~49-8[1] 

.subckt adder a=$dffe~723^Q~7 b=$dffe~722^Q~7 cin=$add~719^ADD~49-8[0] cout=$add~719^ADD~49-9[0] sumout=$add~719^ADD~49-9[1] 

.subckt adder a=$dffe~723^Q~7 b=$dffe~722^Q~7 cin=$add~719^ADD~49-9[0] cout=$add~719^ADD~49-10[0] \
 sumout=$add~719^ADD~49-10[1] 

.subckt adder a=$dff~725^Q~1 b=$dffe~724^Q~0 cin=$add~720^ADD~48-0[0] cout=$add~720^ADD~48-1[0] sumout=$add~720^ADD~48-1[1] 

.subckt adder a=$dff~725^Q~2 b=$dffe~724^Q~1 cin=$add~720^ADD~48-1[0] cout=$add~720^ADD~48-2[0] sumout=$add~720^ADD~48-2[1] 

.subckt adder a=$dff~725^Q~3 b=$dffe~724^Q~2 cin=$add~720^ADD~48-2[0] cout=$add~720^ADD~48-3[0] sumout=$add~720^ADD~48-3[1] 

.subckt adder a=$dff~725^Q~4 b=$dffe~724^Q~3 cin=$add~720^ADD~48-3[0] cout=$add~720^ADD~48-4[0] sumout=$add~720^ADD~48-4[1] 

.subckt adder a=$dff~725^Q~5 b=$dffe~724^Q~4 cin=$add~720^ADD~48-4[0] cout=$add~720^ADD~48-5[0] sumout=$add~720^ADD~48-5[1] 

.subckt adder a=$dff~725^Q~6 b=$dffe~724^Q~5 cin=$add~720^ADD~48-5[0] cout=$add~720^ADD~48-6[0] sumout=$add~720^ADD~48-6[1] 

.subckt adder a=$dff~725^Q~7 b=$dffe~724^Q~6 cin=$add~720^ADD~48-6[0] cout=$add~720^ADD~48-7[0] sumout=$add~720^ADD~48-7[1] 

.subckt adder a=$dff~725^Q~8 b=$dffe~724^Q~7 cin=$add~720^ADD~48-7[0] cout=$add~720^ADD~48-8[0] sumout=$add~720^ADD~48-8[1] 

.subckt adder a=$dff~725^Q~9 b=$dffe~724^Q~7 cin=$add~720^ADD~48-8[0] cout=$add~720^ADD~48-9[0] sumout=$add~720^ADD~48-9[1] 

.subckt adder a=$dff~364^Q~1 b=$dff~361^Q~0 cin=$add~355^ADD~51-0[0] cout=$add~355^ADD~51-1[0] sumout=$add~355^ADD~51-1[1] 

.subckt adder a=$dff~364^Q~2 b=$dff~361^Q~1 cin=$add~355^ADD~51-1[0] cout=$add~355^ADD~51-2[0] sumout=$add~355^ADD~51-2[1] 

.subckt adder a=$dff~364^Q~3 b=$dff~361^Q~2 cin=$add~355^ADD~51-2[0] cout=$add~355^ADD~51-3[0] sumout=$add~355^ADD~51-3[1] 

.subckt adder a=$dff~364^Q~4 b=$dff~361^Q~3 cin=$add~355^ADD~51-3[0] cout=$add~355^ADD~51-4[0] sumout=$add~355^ADD~51-4[1] 

.subckt adder a=$dff~364^Q~5 b=$dff~361^Q~4 cin=$add~355^ADD~51-4[0] cout=$add~355^ADD~51-5[0] sumout=$add~355^ADD~51-5[1] 

.subckt adder a=$dff~364^Q~6 b=$dff~361^Q~5 cin=$add~355^ADD~51-5[0] cout=$add~355^ADD~51-6[0] sumout=$add~355^ADD~51-6[1] 

.subckt adder a=$dff~364^Q~7 b=$dff~361^Q~6 cin=$add~355^ADD~51-6[0] cout=$add~355^ADD~51-7[0] sumout=$add~355^ADD~51-7[1] 

.subckt adder a=$dff~364^Q~7 b=$dff~361^Q~7 cin=$add~355^ADD~51-7[0] cout=$add~355^ADD~51-8[0] sumout=$add~355^ADD~51-8[1] 

.subckt adder a=$dff~364^Q~7 b=$dff~361^Q~7 cin=$add~355^ADD~51-8[0] cout=$add~355^ADD~51-9[0] sumout=$add~355^ADD~51-9[1] 

.subckt adder a=$dff~351^Q~0 b=$dff~354^Q~0 cin=$add~345^ADD~46-0[0] cout=$add~345^ADD~46-1[0] sumout=$add~345^ADD~46-1[1] 

.subckt adder a=$dff~351^Q~1 b=$dff~354^Q~1 cin=$add~345^ADD~46-1[0] cout=$add~345^ADD~46-2[0] sumout=$add~345^ADD~46-2[1] 

.subckt adder a=$dff~351^Q~2 b=$dff~354^Q~2 cin=$add~345^ADD~46-2[0] cout=$add~345^ADD~46-3[0] sumout=$add~345^ADD~46-3[1] 

.subckt adder a=$dff~351^Q~3 b=$dff~354^Q~3 cin=$add~345^ADD~46-3[0] cout=$add~345^ADD~46-4[0] sumout=$add~345^ADD~46-4[1] 

.subckt adder a=$dff~351^Q~4 b=$dff~354^Q~4 cin=$add~345^ADD~46-4[0] cout=$add~345^ADD~46-5[0] sumout=$add~345^ADD~46-5[1] 

.subckt adder a=$dff~351^Q~5 b=$dff~354^Q~5 cin=$add~345^ADD~46-5[0] cout=$add~345^ADD~46-6[0] sumout=$add~345^ADD~46-6[1] 

.subckt adder a=$dff~351^Q~6 b=$dff~354^Q~6 cin=$add~345^ADD~46-6[0] cout=$add~345^ADD~46-7[0] sumout=$add~345^ADD~46-7[1] 

.subckt adder a=$dff~351^Q~7 b=$dff~354^Q~7 cin=$add~345^ADD~46-7[0] cout=$add~345^ADD~46-8[0] sumout=$add~345^ADD~46-8[1] 

.subckt adder a=$dff~351^Q~8 b=$dff~354^Q~7 cin=$add~345^ADD~46-8[0] cout=$add~345^ADD~46-9[0] sumout=$add~345^ADD~46-9[1] 

.subckt adder a=$dff~351^Q~9 b=$dff~354^Q~7 cin=$add~345^ADD~46-9[0] cout=$add~345^ADD~46-10[0] sumout=$add~345^ADD~46-10[1] 

.subckt adder a=$dffe~711^Q~0 b=$dffe~710^Q~0 cin=$add~707^ADD~45-0[0] cout=$add~707^ADD~45-1[0] sumout=$add~707^ADD~45-1[1] 

.subckt adder a=$dffe~711^Q~1 b=$dffe~710^Q~1 cin=$add~707^ADD~45-1[0] cout=$add~707^ADD~45-2[0] sumout=$add~707^ADD~45-2[1] 

.subckt adder a=$dffe~711^Q~2 b=$dffe~710^Q~2 cin=$add~707^ADD~45-2[0] cout=$add~707^ADD~45-3[0] sumout=$add~707^ADD~45-3[1] 

.subckt adder a=$dffe~711^Q~3 b=$dffe~710^Q~3 cin=$add~707^ADD~45-3[0] cout=$add~707^ADD~45-4[0] sumout=$add~707^ADD~45-4[1] 

.subckt adder a=$dffe~711^Q~4 b=$dffe~710^Q~4 cin=$add~707^ADD~45-4[0] cout=$add~707^ADD~45-5[0] sumout=$add~707^ADD~45-5[1] 

.subckt adder a=$dffe~711^Q~5 b=$dffe~710^Q~5 cin=$add~707^ADD~45-5[0] cout=$add~707^ADD~45-6[0] sumout=$add~707^ADD~45-6[1] 

.subckt adder a=$dffe~711^Q~6 b=$dffe~710^Q~6 cin=$add~707^ADD~45-6[0] cout=$add~707^ADD~45-7[0] sumout=$add~707^ADD~45-7[1] 

.subckt adder a=$dffe~711^Q~7 b=$dffe~710^Q~7 cin=$add~707^ADD~45-7[0] cout=$add~707^ADD~45-8[0] sumout=$add~707^ADD~45-8[1] 

.subckt adder a=$dffe~711^Q~7 b=$dffe~710^Q~7 cin=$add~707^ADD~45-8[0] cout=$add~707^ADD~45-9[0] sumout=$add~707^ADD~45-9[1] 

.subckt adder a=$dffe~711^Q~7 b=$dffe~710^Q~7 cin=$add~707^ADD~45-9[0] cout=$add~707^ADD~45-10[0] \
 sumout=$add~707^ADD~45-10[1] 

.subckt adder a=$dff~713^Q~1 b=$dffe~712^Q~0 cin=$add~708^ADD~44-0[0] cout=$add~708^ADD~44-1[0] sumout=$add~708^ADD~44-1[1] 

.subckt adder a=$dff~713^Q~2 b=$dffe~712^Q~1 cin=$add~708^ADD~44-1[0] cout=$add~708^ADD~44-2[0] sumout=$add~708^ADD~44-2[1] 

.subckt adder a=$dff~713^Q~3 b=$dffe~712^Q~2 cin=$add~708^ADD~44-2[0] cout=$add~708^ADD~44-3[0] sumout=$add~708^ADD~44-3[1] 

.subckt adder a=$dff~713^Q~4 b=$dffe~712^Q~3 cin=$add~708^ADD~44-3[0] cout=$add~708^ADD~44-4[0] sumout=$add~708^ADD~44-4[1] 

.subckt adder a=$dff~713^Q~5 b=$dffe~712^Q~4 cin=$add~708^ADD~44-4[0] cout=$add~708^ADD~44-5[0] sumout=$add~708^ADD~44-5[1] 

.subckt adder a=$dff~713^Q~6 b=$dffe~712^Q~5 cin=$add~708^ADD~44-5[0] cout=$add~708^ADD~44-6[0] sumout=$add~708^ADD~44-6[1] 

.subckt adder a=$dff~713^Q~7 b=$dffe~712^Q~6 cin=$add~708^ADD~44-6[0] cout=$add~708^ADD~44-7[0] sumout=$add~708^ADD~44-7[1] 

.subckt adder a=$dff~713^Q~8 b=$dffe~712^Q~7 cin=$add~708^ADD~44-7[0] cout=$add~708^ADD~44-8[0] sumout=$add~708^ADD~44-8[1] 

.subckt adder a=$dff~713^Q~9 b=$dffe~712^Q~7 cin=$add~708^ADD~44-8[0] cout=$add~708^ADD~44-9[0] sumout=$add~708^ADD~44-9[1] 

.subckt adder a=$dff~353^Q~1 b=$dff~350^Q~0 cin=$add~344^ADD~47-0[0] cout=$add~344^ADD~47-1[0] sumout=$add~344^ADD~47-1[1] 

.subckt adder a=$dff~353^Q~2 b=$dff~350^Q~1 cin=$add~344^ADD~47-1[0] cout=$add~344^ADD~47-2[0] sumout=$add~344^ADD~47-2[1] 

.subckt adder a=$dff~353^Q~3 b=$dff~350^Q~2 cin=$add~344^ADD~47-2[0] cout=$add~344^ADD~47-3[0] sumout=$add~344^ADD~47-3[1] 

.subckt adder a=$dff~353^Q~4 b=$dff~350^Q~3 cin=$add~344^ADD~47-3[0] cout=$add~344^ADD~47-4[0] sumout=$add~344^ADD~47-4[1] 

.subckt adder a=$dff~353^Q~5 b=$dff~350^Q~4 cin=$add~344^ADD~47-4[0] cout=$add~344^ADD~47-5[0] sumout=$add~344^ADD~47-5[1] 

.subckt adder a=$dff~353^Q~6 b=$dff~350^Q~5 cin=$add~344^ADD~47-5[0] cout=$add~344^ADD~47-6[0] sumout=$add~344^ADD~47-6[1] 

.subckt adder a=$dff~353^Q~7 b=$dff~350^Q~6 cin=$add~344^ADD~47-6[0] cout=$add~344^ADD~47-7[0] sumout=$add~344^ADD~47-7[1] 

.subckt adder a=$dff~353^Q~7 b=$dff~350^Q~7 cin=$add~344^ADD~47-7[0] cout=$add~344^ADD~47-8[0] sumout=$add~344^ADD~47-8[1] 

.subckt adder a=$dff~353^Q~7 b=$dff~350^Q~7 cin=$add~344^ADD~47-8[0] cout=$add~344^ADD~47-9[0] sumout=$add~344^ADD~47-9[1] 

.subckt adder a=$dff~428^Q~0 b=$dff~431^Q~0 cin=$add~422^ADD~74-0[0] cout=$add~422^ADD~74-1[0] sumout=$add~422^ADD~74-1[1] 

.subckt adder a=$dff~428^Q~1 b=$dff~431^Q~1 cin=$add~422^ADD~74-1[0] cout=$add~422^ADD~74-2[0] sumout=$add~422^ADD~74-2[1] 

.subckt adder a=$dff~428^Q~2 b=$dff~431^Q~2 cin=$add~422^ADD~74-2[0] cout=$add~422^ADD~74-3[0] sumout=$add~422^ADD~74-3[1] 

.subckt adder a=$dff~428^Q~3 b=$dff~431^Q~3 cin=$add~422^ADD~74-3[0] cout=$add~422^ADD~74-4[0] sumout=$add~422^ADD~74-4[1] 

.subckt adder a=$dff~428^Q~4 b=$dff~431^Q~4 cin=$add~422^ADD~74-4[0] cout=$add~422^ADD~74-5[0] sumout=$add~422^ADD~74-5[1] 

.subckt adder a=$dff~428^Q~5 b=$dff~431^Q~5 cin=$add~422^ADD~74-5[0] cout=$add~422^ADD~74-6[0] sumout=$add~422^ADD~74-6[1] 

.subckt adder a=$dff~428^Q~6 b=$dff~431^Q~6 cin=$add~422^ADD~74-6[0] cout=$add~422^ADD~74-7[0] sumout=$add~422^ADD~74-7[1] 

.subckt adder a=$dff~428^Q~7 b=$dff~431^Q~7 cin=$add~422^ADD~74-7[0] cout=$add~422^ADD~74-8[0] sumout=$add~422^ADD~74-8[1] 

.subckt adder a=$dff~428^Q~8 b=$dff~431^Q~7 cin=$add~422^ADD~74-8[0] cout=$add~422^ADD~74-9[0] sumout=$add~422^ADD~74-9[1] 

.subckt adder a=$dff~428^Q~9 b=$dff~431^Q~7 cin=$add~422^ADD~74-9[0] cout=$add~422^ADD~74-10[0] sumout=$add~422^ADD~74-10[1] 

.subckt adder a=$dffe~795^Q~0 b=$dffe~794^Q~0 cin=$add~791^ADD~73-0[0] cout=$add~791^ADD~73-1[0] sumout=$add~791^ADD~73-1[1] 

.subckt adder a=$dffe~795^Q~1 b=$dffe~794^Q~1 cin=$add~791^ADD~73-1[0] cout=$add~791^ADD~73-2[0] sumout=$add~791^ADD~73-2[1] 

.subckt adder a=$dffe~795^Q~2 b=$dffe~794^Q~2 cin=$add~791^ADD~73-2[0] cout=$add~791^ADD~73-3[0] sumout=$add~791^ADD~73-3[1] 

.subckt adder a=$dffe~795^Q~3 b=$dffe~794^Q~3 cin=$add~791^ADD~73-3[0] cout=$add~791^ADD~73-4[0] sumout=$add~791^ADD~73-4[1] 

.subckt adder a=$dffe~795^Q~4 b=$dffe~794^Q~4 cin=$add~791^ADD~73-4[0] cout=$add~791^ADD~73-5[0] sumout=$add~791^ADD~73-5[1] 

.subckt adder a=$dffe~795^Q~5 b=$dffe~794^Q~5 cin=$add~791^ADD~73-5[0] cout=$add~791^ADD~73-6[0] sumout=$add~791^ADD~73-6[1] 

.subckt adder a=$dffe~795^Q~6 b=$dffe~794^Q~6 cin=$add~791^ADD~73-6[0] cout=$add~791^ADD~73-7[0] sumout=$add~791^ADD~73-7[1] 

.subckt adder a=$dffe~795^Q~7 b=$dffe~794^Q~7 cin=$add~791^ADD~73-7[0] cout=$add~791^ADD~73-8[0] sumout=$add~791^ADD~73-8[1] 

.subckt adder a=$dffe~795^Q~7 b=$dffe~794^Q~7 cin=$add~791^ADD~73-8[0] cout=$add~791^ADD~73-9[0] sumout=$add~791^ADD~73-9[1] 

.subckt adder a=$dffe~795^Q~7 b=$dffe~794^Q~7 cin=$add~791^ADD~73-9[0] cout=$add~791^ADD~73-10[0] \
 sumout=$add~791^ADD~73-10[1] 

.subckt adder a=$dff~797^Q~1 b=$dffe~796^Q~0 cin=$add~792^ADD~72-0[0] cout=$add~792^ADD~72-1[0] sumout=$add~792^ADD~72-1[1] 

.subckt adder a=$dff~797^Q~2 b=$dffe~796^Q~1 cin=$add~792^ADD~72-1[0] cout=$add~792^ADD~72-2[0] sumout=$add~792^ADD~72-2[1] 

.subckt adder a=$dff~797^Q~3 b=$dffe~796^Q~2 cin=$add~792^ADD~72-2[0] cout=$add~792^ADD~72-3[0] sumout=$add~792^ADD~72-3[1] 

.subckt adder a=$dff~797^Q~4 b=$dffe~796^Q~3 cin=$add~792^ADD~72-3[0] cout=$add~792^ADD~72-4[0] sumout=$add~792^ADD~72-4[1] 

.subckt adder a=$dff~797^Q~5 b=$dffe~796^Q~4 cin=$add~792^ADD~72-4[0] cout=$add~792^ADD~72-5[0] sumout=$add~792^ADD~72-5[1] 

.subckt adder a=$dff~797^Q~6 b=$dffe~796^Q~5 cin=$add~792^ADD~72-5[0] cout=$add~792^ADD~72-6[0] sumout=$add~792^ADD~72-6[1] 

.subckt adder a=$dff~797^Q~7 b=$dffe~796^Q~6 cin=$add~792^ADD~72-6[0] cout=$add~792^ADD~72-7[0] sumout=$add~792^ADD~72-7[1] 

.subckt adder a=$dff~797^Q~8 b=$dffe~796^Q~7 cin=$add~792^ADD~72-7[0] cout=$add~792^ADD~72-8[0] sumout=$add~792^ADD~72-8[1] 

.subckt adder a=$dff~797^Q~9 b=$dffe~796^Q~7 cin=$add~792^ADD~72-8[0] cout=$add~792^ADD~72-9[0] sumout=$add~792^ADD~72-9[1] 

.subckt adder a=$dff~430^Q~1 b=$dff~427^Q~0 cin=$add~421^ADD~75-0[0] cout=$add~421^ADD~75-1[0] sumout=$add~421^ADD~75-1[1] 

.subckt adder a=$dff~430^Q~2 b=$dff~427^Q~1 cin=$add~421^ADD~75-1[0] cout=$add~421^ADD~75-2[0] sumout=$add~421^ADD~75-2[1] 

.subckt adder a=$dff~430^Q~3 b=$dff~427^Q~2 cin=$add~421^ADD~75-2[0] cout=$add~421^ADD~75-3[0] sumout=$add~421^ADD~75-3[1] 

.subckt adder a=$dff~430^Q~4 b=$dff~427^Q~3 cin=$add~421^ADD~75-3[0] cout=$add~421^ADD~75-4[0] sumout=$add~421^ADD~75-4[1] 

.subckt adder a=$dff~430^Q~5 b=$dff~427^Q~4 cin=$add~421^ADD~75-4[0] cout=$add~421^ADD~75-5[0] sumout=$add~421^ADD~75-5[1] 

.subckt adder a=$dff~430^Q~6 b=$dff~427^Q~5 cin=$add~421^ADD~75-5[0] cout=$add~421^ADD~75-6[0] sumout=$add~421^ADD~75-6[1] 

.subckt adder a=$dff~430^Q~7 b=$dff~427^Q~6 cin=$add~421^ADD~75-6[0] cout=$add~421^ADD~75-7[0] sumout=$add~421^ADD~75-7[1] 

.subckt adder a=$dff~430^Q~7 b=$dff~427^Q~7 cin=$add~421^ADD~75-7[0] cout=$add~421^ADD~75-8[0] sumout=$add~421^ADD~75-8[1] 

.subckt adder a=$dff~430^Q~7 b=$dff~427^Q~7 cin=$add~421^ADD~75-8[0] cout=$add~421^ADD~75-9[0] sumout=$add~421^ADD~75-9[1] 

.subckt adder a=$dff~417^Q~0 b=$dff~420^Q~0 cin=$add~411^ADD~70-0[0] cout=$add~411^ADD~70-1[0] sumout=$add~411^ADD~70-1[1] 

.subckt adder a=$dff~417^Q~1 b=$dff~420^Q~1 cin=$add~411^ADD~70-1[0] cout=$add~411^ADD~70-2[0] sumout=$add~411^ADD~70-2[1] 

.subckt adder a=$dff~417^Q~2 b=$dff~420^Q~2 cin=$add~411^ADD~70-2[0] cout=$add~411^ADD~70-3[0] sumout=$add~411^ADD~70-3[1] 

.subckt adder a=$dff~417^Q~3 b=$dff~420^Q~3 cin=$add~411^ADD~70-3[0] cout=$add~411^ADD~70-4[0] sumout=$add~411^ADD~70-4[1] 

.subckt adder a=$dff~417^Q~4 b=$dff~420^Q~4 cin=$add~411^ADD~70-4[0] cout=$add~411^ADD~70-5[0] sumout=$add~411^ADD~70-5[1] 

.subckt adder a=$dff~417^Q~5 b=$dff~420^Q~5 cin=$add~411^ADD~70-5[0] cout=$add~411^ADD~70-6[0] sumout=$add~411^ADD~70-6[1] 

.subckt adder a=$dff~417^Q~6 b=$dff~420^Q~6 cin=$add~411^ADD~70-6[0] cout=$add~411^ADD~70-7[0] sumout=$add~411^ADD~70-7[1] 

.subckt adder a=$dff~417^Q~7 b=$dff~420^Q~7 cin=$add~411^ADD~70-7[0] cout=$add~411^ADD~70-8[0] sumout=$add~411^ADD~70-8[1] 

.subckt adder a=$dff~417^Q~8 b=$dff~420^Q~7 cin=$add~411^ADD~70-8[0] cout=$add~411^ADD~70-9[0] sumout=$add~411^ADD~70-9[1] 

.subckt adder a=$dff~417^Q~9 b=$dff~420^Q~7 cin=$add~411^ADD~70-9[0] cout=$add~411^ADD~70-10[0] sumout=$add~411^ADD~70-10[1] 

.subckt adder a=$dffe~783^Q~0 b=$dffe~782^Q~0 cin=$add~779^ADD~69-0[0] cout=$add~779^ADD~69-1[0] sumout=$add~779^ADD~69-1[1] 

.subckt adder a=$dffe~783^Q~1 b=$dffe~782^Q~1 cin=$add~779^ADD~69-1[0] cout=$add~779^ADD~69-2[0] sumout=$add~779^ADD~69-2[1] 

.subckt adder a=$dffe~783^Q~2 b=$dffe~782^Q~2 cin=$add~779^ADD~69-2[0] cout=$add~779^ADD~69-3[0] sumout=$add~779^ADD~69-3[1] 

.subckt adder a=$dffe~783^Q~3 b=$dffe~782^Q~3 cin=$add~779^ADD~69-3[0] cout=$add~779^ADD~69-4[0] sumout=$add~779^ADD~69-4[1] 

.subckt adder a=$dffe~783^Q~4 b=$dffe~782^Q~4 cin=$add~779^ADD~69-4[0] cout=$add~779^ADD~69-5[0] sumout=$add~779^ADD~69-5[1] 

.subckt adder a=$dffe~783^Q~5 b=$dffe~782^Q~5 cin=$add~779^ADD~69-5[0] cout=$add~779^ADD~69-6[0] sumout=$add~779^ADD~69-6[1] 

.subckt adder a=$dffe~783^Q~6 b=$dffe~782^Q~6 cin=$add~779^ADD~69-6[0] cout=$add~779^ADD~69-7[0] sumout=$add~779^ADD~69-7[1] 

.subckt adder a=$dffe~783^Q~7 b=$dffe~782^Q~7 cin=$add~779^ADD~69-7[0] cout=$add~779^ADD~69-8[0] sumout=$add~779^ADD~69-8[1] 

.subckt adder a=$dffe~783^Q~7 b=$dffe~782^Q~7 cin=$add~779^ADD~69-8[0] cout=$add~779^ADD~69-9[0] sumout=$add~779^ADD~69-9[1] 

.subckt adder a=$dffe~783^Q~7 b=$dffe~782^Q~7 cin=$add~779^ADD~69-9[0] cout=$add~779^ADD~69-10[0] \
 sumout=$add~779^ADD~69-10[1] 

.subckt adder a=$dff~136^Q~0 b=$dff~135^Q~0 cin=$add~133^ADD~29-0[0] cout=$add~133^ADD~29-1[0] sumout=$add~133^ADD~29-1[1] 

.subckt adder a=$dff~136^Q~1 b=$dff~135^Q~1 cin=$add~133^ADD~29-1[0] cout=$add~133^ADD~29-2[0] sumout=$add~133^ADD~29-2[1] 

.subckt adder a=$dff~136^Q~2 b=$dff~135^Q~2 cin=$add~133^ADD~29-2[0] cout=$add~133^ADD~29-3[0] sumout=$add~133^ADD~29-3[1] 

.subckt adder a=$dff~136^Q~3 b=$dff~135^Q~3 cin=$add~133^ADD~29-3[0] cout=$add~133^ADD~29-4[0] sumout=$add~133^ADD~29-4[1] 

.subckt adder a=$dff~136^Q~4 b=$dff~135^Q~4 cin=$add~133^ADD~29-4[0] cout=$add~133^ADD~29-5[0] sumout=$add~133^ADD~29-5[1] 

.subckt adder a=$dff~136^Q~5 b=$dff~135^Q~5 cin=$add~133^ADD~29-5[0] cout=$add~133^ADD~29-6[0] sumout=$add~133^ADD~29-6[1] 

.subckt adder a=$dff~136^Q~6 b=$dff~135^Q~6 cin=$add~133^ADD~29-6[0] cout=$add~133^ADD~29-7[0] sumout=$add~133^ADD~29-7[1] 

.subckt adder a=$dff~136^Q~7 b=$dff~135^Q~7 cin=$add~133^ADD~29-7[0] cout=$add~133^ADD~29-8[0] sumout=$add~133^ADD~29-8[1] 

.subckt adder a=$dff~136^Q~7 b=$dff~135^Q~7 cin=$add~133^ADD~29-8[0] cout=$add~133^ADD~29-9[0] sumout=$add~133^ADD~29-9[1] 

.subckt adder a=$dff~136^Q~7 b=$dff~135^Q~7 cin=$add~133^ADD~29-9[0] cout=$add~133^ADD~29-10[0] sumout=$add~133^ADD~29-10[1] 

.subckt adder a=$dff~136^Q~7 b=$dff~135^Q~7 cin=$add~133^ADD~29-10[0] cout=$add~133^ADD~29-11[0] sumout=$add~133^ADD~29-11[1] 

.subckt adder a=$dff~138^Q~0 b=$dff~92^Q~0 cin=$add~134^ADD~8-0[0] cout=$add~134^ADD~8-1[0] sumout=$add~134^ADD~8-1[1] 

.subckt adder a=$dff~138^Q~1 b=$dff~1789^Q~0 cin=$add~134^ADD~8-1[0] cout=$add~134^ADD~8-2[0] sumout=$add~134^ADD~8-2[1] 

.subckt adder a=$dff~138^Q~2 b=$dff~1789^Q~1 cin=$add~134^ADD~8-2[0] cout=$add~134^ADD~8-3[0] sumout=$add~134^ADD~8-3[1] 

.subckt adder a=$dff~138^Q~3 b=$dff~1789^Q~2 cin=$add~134^ADD~8-3[0] cout=$add~134^ADD~8-4[0] sumout=$add~134^ADD~8-4[1] 

.subckt adder a=$dff~138^Q~4 b=$dff~1789^Q~3 cin=$add~134^ADD~8-4[0] cout=$add~134^ADD~8-5[0] sumout=$add~134^ADD~8-5[1] 

.subckt adder a=$dff~138^Q~5 b=$dff~1789^Q~4 cin=$add~134^ADD~8-5[0] cout=$add~134^ADD~8-6[0] sumout=$add~134^ADD~8-6[1] 

.subckt adder a=$dff~138^Q~6 b=$dff~1789^Q~5 cin=$add~134^ADD~8-6[0] cout=$add~134^ADD~8-7[0] sumout=$add~134^ADD~8-7[1] 

.subckt adder a=$dff~138^Q~7 b=$dff~1789^Q~6 cin=$add~134^ADD~8-7[0] cout=$add~134^ADD~8-8[0] sumout=$add~134^ADD~8-8[1] 

.subckt adder a=$dff~138^Q~8 b=$dff~1789^Q~6 cin=$add~134^ADD~8-8[0] cout=$add~134^ADD~8-9[0] sumout=$add~134^ADD~8-9[1] 

.subckt adder a=$dff~138^Q~9 b=$dff~1789^Q~6 cin=$add~134^ADD~8-9[0] cout=$add~134^ADD~8-10[0] sumout=$add~134^ADD~8-10[1] 

.subckt adder a=$dff~138^Q~10 b=$dff~1789^Q~6 cin=$add~134^ADD~8-10[0] cout=$add~134^ADD~8-11[0] sumout=$add~134^ADD~8-11[1] 

.subckt adder a=$dff~785^Q~1 b=$dffe~784^Q~0 cin=$add~780^ADD~68-0[0] cout=$add~780^ADD~68-1[0] sumout=$add~780^ADD~68-1[1] 

.subckt adder a=$dff~785^Q~2 b=$dffe~784^Q~1 cin=$add~780^ADD~68-1[0] cout=$add~780^ADD~68-2[0] sumout=$add~780^ADD~68-2[1] 

.subckt adder a=$dff~785^Q~3 b=$dffe~784^Q~2 cin=$add~780^ADD~68-2[0] cout=$add~780^ADD~68-3[0] sumout=$add~780^ADD~68-3[1] 

.subckt adder a=$dff~785^Q~4 b=$dffe~784^Q~3 cin=$add~780^ADD~68-3[0] cout=$add~780^ADD~68-4[0] sumout=$add~780^ADD~68-4[1] 

.subckt adder a=$dff~785^Q~5 b=$dffe~784^Q~4 cin=$add~780^ADD~68-4[0] cout=$add~780^ADD~68-5[0] sumout=$add~780^ADD~68-5[1] 

.subckt adder a=$dff~785^Q~6 b=$dffe~784^Q~5 cin=$add~780^ADD~68-5[0] cout=$add~780^ADD~68-6[0] sumout=$add~780^ADD~68-6[1] 

.subckt adder a=$dff~785^Q~7 b=$dffe~784^Q~6 cin=$add~780^ADD~68-6[0] cout=$add~780^ADD~68-7[0] sumout=$add~780^ADD~68-7[1] 

.subckt adder a=$dff~785^Q~8 b=$dffe~784^Q~7 cin=$add~780^ADD~68-7[0] cout=$add~780^ADD~68-8[0] sumout=$add~780^ADD~68-8[1] 

.subckt adder a=$dff~785^Q~9 b=$dffe~784^Q~7 cin=$add~780^ADD~68-8[0] cout=$add~780^ADD~68-9[0] sumout=$add~780^ADD~68-9[1] 

.subckt adder a=$dff~419^Q~1 b=$dff~416^Q~0 cin=$add~410^ADD~71-0[0] cout=$add~410^ADD~71-1[0] sumout=$add~410^ADD~71-1[1] 

.subckt adder a=$dff~419^Q~2 b=$dff~416^Q~1 cin=$add~410^ADD~71-1[0] cout=$add~410^ADD~71-2[0] sumout=$add~410^ADD~71-2[1] 

.subckt adder a=$dff~419^Q~3 b=$dff~416^Q~2 cin=$add~410^ADD~71-2[0] cout=$add~410^ADD~71-3[0] sumout=$add~410^ADD~71-3[1] 

.subckt adder a=$dff~419^Q~4 b=$dff~416^Q~3 cin=$add~410^ADD~71-3[0] cout=$add~410^ADD~71-4[0] sumout=$add~410^ADD~71-4[1] 

.subckt adder a=$dff~419^Q~5 b=$dff~416^Q~4 cin=$add~410^ADD~71-4[0] cout=$add~410^ADD~71-5[0] sumout=$add~410^ADD~71-5[1] 

.subckt adder a=$dff~419^Q~6 b=$dff~416^Q~5 cin=$add~410^ADD~71-5[0] cout=$add~410^ADD~71-6[0] sumout=$add~410^ADD~71-6[1] 

.subckt adder a=$dff~419^Q~7 b=$dff~416^Q~6 cin=$add~410^ADD~71-6[0] cout=$add~410^ADD~71-7[0] sumout=$add~410^ADD~71-7[1] 

.subckt adder a=$dff~419^Q~7 b=$dff~416^Q~7 cin=$add~410^ADD~71-7[0] cout=$add~410^ADD~71-8[0] sumout=$add~410^ADD~71-8[1] 

.subckt adder a=$dff~419^Q~7 b=$dff~416^Q~7 cin=$add~410^ADD~71-8[0] cout=$add~410^ADD~71-9[0] sumout=$add~410^ADD~71-9[1] 

.subckt adder a=$dff~406^Q~0 b=$dff~409^Q~0 cin=$add~400^ADD~66-0[0] cout=$add~400^ADD~66-1[0] sumout=$add~400^ADD~66-1[1] 

.subckt adder a=$dff~406^Q~1 b=$dff~409^Q~1 cin=$add~400^ADD~66-1[0] cout=$add~400^ADD~66-2[0] sumout=$add~400^ADD~66-2[1] 

.subckt adder a=$dff~406^Q~2 b=$dff~409^Q~2 cin=$add~400^ADD~66-2[0] cout=$add~400^ADD~66-3[0] sumout=$add~400^ADD~66-3[1] 

.subckt adder a=$dff~406^Q~3 b=$dff~409^Q~3 cin=$add~400^ADD~66-3[0] cout=$add~400^ADD~66-4[0] sumout=$add~400^ADD~66-4[1] 

.subckt adder a=$dff~406^Q~4 b=$dff~409^Q~4 cin=$add~400^ADD~66-4[0] cout=$add~400^ADD~66-5[0] sumout=$add~400^ADD~66-5[1] 

.subckt adder a=$dff~406^Q~5 b=$dff~409^Q~5 cin=$add~400^ADD~66-5[0] cout=$add~400^ADD~66-6[0] sumout=$add~400^ADD~66-6[1] 

.subckt adder a=$dff~406^Q~6 b=$dff~409^Q~6 cin=$add~400^ADD~66-6[0] cout=$add~400^ADD~66-7[0] sumout=$add~400^ADD~66-7[1] 

.subckt adder a=$dff~406^Q~7 b=$dff~409^Q~7 cin=$add~400^ADD~66-7[0] cout=$add~400^ADD~66-8[0] sumout=$add~400^ADD~66-8[1] 

.subckt adder a=$dff~406^Q~8 b=$dff~409^Q~7 cin=$add~400^ADD~66-8[0] cout=$add~400^ADD~66-9[0] sumout=$add~400^ADD~66-9[1] 

.subckt adder a=$dff~406^Q~9 b=$dff~409^Q~7 cin=$add~400^ADD~66-9[0] cout=$add~400^ADD~66-10[0] sumout=$add~400^ADD~66-10[1] 

.subckt adder a=$dffe~771^Q~0 b=$dffe~770^Q~0 cin=$add~767^ADD~65-0[0] cout=$add~767^ADD~65-1[0] sumout=$add~767^ADD~65-1[1] 

.subckt adder a=$dffe~771^Q~1 b=$dffe~770^Q~1 cin=$add~767^ADD~65-1[0] cout=$add~767^ADD~65-2[0] sumout=$add~767^ADD~65-2[1] 

.subckt adder a=$dffe~771^Q~2 b=$dffe~770^Q~2 cin=$add~767^ADD~65-2[0] cout=$add~767^ADD~65-3[0] sumout=$add~767^ADD~65-3[1] 

.subckt adder a=$dffe~771^Q~3 b=$dffe~770^Q~3 cin=$add~767^ADD~65-3[0] cout=$add~767^ADD~65-4[0] sumout=$add~767^ADD~65-4[1] 

.subckt adder a=$dffe~771^Q~4 b=$dffe~770^Q~4 cin=$add~767^ADD~65-4[0] cout=$add~767^ADD~65-5[0] sumout=$add~767^ADD~65-5[1] 

.subckt adder a=$dffe~771^Q~5 b=$dffe~770^Q~5 cin=$add~767^ADD~65-5[0] cout=$add~767^ADD~65-6[0] sumout=$add~767^ADD~65-6[1] 

.subckt adder a=$dffe~771^Q~6 b=$dffe~770^Q~6 cin=$add~767^ADD~65-6[0] cout=$add~767^ADD~65-7[0] sumout=$add~767^ADD~65-7[1] 

.subckt adder a=$dffe~771^Q~7 b=$dffe~770^Q~7 cin=$add~767^ADD~65-7[0] cout=$add~767^ADD~65-8[0] sumout=$add~767^ADD~65-8[1] 

.subckt adder a=$dffe~771^Q~7 b=$dffe~770^Q~7 cin=$add~767^ADD~65-8[0] cout=$add~767^ADD~65-9[0] sumout=$add~767^ADD~65-9[1] 

.subckt adder a=$dffe~771^Q~7 b=$dffe~770^Q~7 cin=$add~767^ADD~65-9[0] cout=$add~767^ADD~65-10[0] \
 sumout=$add~767^ADD~65-10[1] 

.subckt adder a=$dff~129^Q~0 b=$dff~128^Q~0 cin=$add~126^ADD~28-0[0] cout=$add~126^ADD~28-1[0] sumout=$add~126^ADD~28-1[1] 

.subckt adder a=$dff~129^Q~1 b=$dff~128^Q~1 cin=$add~126^ADD~28-1[0] cout=$add~126^ADD~28-2[0] sumout=$add~126^ADD~28-2[1] 

.subckt adder a=$dff~129^Q~2 b=$dff~128^Q~2 cin=$add~126^ADD~28-2[0] cout=$add~126^ADD~28-3[0] sumout=$add~126^ADD~28-3[1] 

.subckt adder a=$dff~129^Q~3 b=$dff~128^Q~3 cin=$add~126^ADD~28-3[0] cout=$add~126^ADD~28-4[0] sumout=$add~126^ADD~28-4[1] 

.subckt adder a=$dff~129^Q~4 b=$dff~128^Q~4 cin=$add~126^ADD~28-4[0] cout=$add~126^ADD~28-5[0] sumout=$add~126^ADD~28-5[1] 

.subckt adder a=$dff~129^Q~5 b=$dff~128^Q~5 cin=$add~126^ADD~28-5[0] cout=$add~126^ADD~28-6[0] sumout=$add~126^ADD~28-6[1] 

.subckt adder a=$dff~129^Q~6 b=$dff~128^Q~6 cin=$add~126^ADD~28-6[0] cout=$add~126^ADD~28-7[0] sumout=$add~126^ADD~28-7[1] 

.subckt adder a=$dff~129^Q~7 b=$dff~128^Q~7 cin=$add~126^ADD~28-7[0] cout=$add~126^ADD~28-8[0] sumout=$add~126^ADD~28-8[1] 

.subckt adder a=$dff~129^Q~7 b=$dff~128^Q~8 cin=$add~126^ADD~28-8[0] cout=$add~126^ADD~28-9[0] sumout=$add~126^ADD~28-9[1] 

.subckt adder a=$dff~129^Q~7 b=$dff~128^Q~8 cin=$add~126^ADD~28-9[0] cout=$add~126^ADD~28-10[0] sumout=$add~126^ADD~28-10[1] 

.subckt adder a=$dff~129^Q~7 b=$dff~128^Q~8 cin=$add~126^ADD~28-10[0] cout=$add~126^ADD~28-11[0] sumout=$add~126^ADD~28-11[1] 

.subckt adder a=$dff~131^Q~0 b=$dff~92^Q~0 cin=$add~127^ADD~7-0[0] cout=$add~127^ADD~7-1[0] sumout=$add~127^ADD~7-1[1] 

.subckt adder a=$dff~131^Q~1 b=$dff~1789^Q~0 cin=$add~127^ADD~7-1[0] cout=$add~127^ADD~7-2[0] sumout=$add~127^ADD~7-2[1] 

.subckt adder a=$dff~131^Q~2 b=$dff~1789^Q~1 cin=$add~127^ADD~7-2[0] cout=$add~127^ADD~7-3[0] sumout=$add~127^ADD~7-3[1] 

.subckt adder a=$dff~131^Q~3 b=$dff~1789^Q~2 cin=$add~127^ADD~7-3[0] cout=$add~127^ADD~7-4[0] sumout=$add~127^ADD~7-4[1] 

.subckt adder a=$dff~131^Q~4 b=$dff~1789^Q~3 cin=$add~127^ADD~7-4[0] cout=$add~127^ADD~7-5[0] sumout=$add~127^ADD~7-5[1] 

.subckt adder a=$dff~131^Q~5 b=$dff~1789^Q~4 cin=$add~127^ADD~7-5[0] cout=$add~127^ADD~7-6[0] sumout=$add~127^ADD~7-6[1] 

.subckt adder a=$dff~131^Q~6 b=$dff~1789^Q~5 cin=$add~127^ADD~7-6[0] cout=$add~127^ADD~7-7[0] sumout=$add~127^ADD~7-7[1] 

.subckt adder a=$dff~131^Q~7 b=$dff~1789^Q~6 cin=$add~127^ADD~7-7[0] cout=$add~127^ADD~7-8[0] sumout=$add~127^ADD~7-8[1] 

.subckt adder a=$dff~131^Q~8 b=$dff~1789^Q~6 cin=$add~127^ADD~7-8[0] cout=$add~127^ADD~7-9[0] sumout=$add~127^ADD~7-9[1] 

.subckt adder a=$dff~131^Q~9 b=$dff~1789^Q~6 cin=$add~127^ADD~7-9[0] cout=$add~127^ADD~7-10[0] sumout=$add~127^ADD~7-10[1] 

.subckt adder a=$dff~131^Q~10 b=$dff~1789^Q~6 cin=$add~127^ADD~7-10[0] cout=$add~127^ADD~7-11[0] sumout=$add~127^ADD~7-11[1] 

.subckt adder a=$dff~773^Q~1 b=$dffe~772^Q~0 cin=$add~768^ADD~64-0[0] cout=$add~768^ADD~64-1[0] sumout=$add~768^ADD~64-1[1] 

.subckt adder a=$dff~773^Q~2 b=$dffe~772^Q~1 cin=$add~768^ADD~64-1[0] cout=$add~768^ADD~64-2[0] sumout=$add~768^ADD~64-2[1] 

.subckt adder a=$dff~773^Q~3 b=$dffe~772^Q~2 cin=$add~768^ADD~64-2[0] cout=$add~768^ADD~64-3[0] sumout=$add~768^ADD~64-3[1] 

.subckt adder a=$dff~773^Q~4 b=$dffe~772^Q~3 cin=$add~768^ADD~64-3[0] cout=$add~768^ADD~64-4[0] sumout=$add~768^ADD~64-4[1] 

.subckt adder a=$dff~773^Q~5 b=$dffe~772^Q~4 cin=$add~768^ADD~64-4[0] cout=$add~768^ADD~64-5[0] sumout=$add~768^ADD~64-5[1] 

.subckt adder a=$dff~773^Q~6 b=$dffe~772^Q~5 cin=$add~768^ADD~64-5[0] cout=$add~768^ADD~64-6[0] sumout=$add~768^ADD~64-6[1] 

.subckt adder a=$dff~773^Q~7 b=$dffe~772^Q~6 cin=$add~768^ADD~64-6[0] cout=$add~768^ADD~64-7[0] sumout=$add~768^ADD~64-7[1] 

.subckt adder a=$dff~773^Q~8 b=$dffe~772^Q~7 cin=$add~768^ADD~64-7[0] cout=$add~768^ADD~64-8[0] sumout=$add~768^ADD~64-8[1] 

.subckt adder a=$dff~773^Q~9 b=$dffe~772^Q~7 cin=$add~768^ADD~64-8[0] cout=$add~768^ADD~64-9[0] sumout=$add~768^ADD~64-9[1] 

.subckt adder a=$dff~408^Q~1 b=$dff~405^Q~0 cin=$add~399^ADD~67-0[0] cout=$add~399^ADD~67-1[0] sumout=$add~399^ADD~67-1[1] 

.subckt adder a=$dff~408^Q~2 b=$dff~405^Q~1 cin=$add~399^ADD~67-1[0] cout=$add~399^ADD~67-2[0] sumout=$add~399^ADD~67-2[1] 

.subckt adder a=$dff~408^Q~3 b=$dff~405^Q~2 cin=$add~399^ADD~67-2[0] cout=$add~399^ADD~67-3[0] sumout=$add~399^ADD~67-3[1] 

.subckt adder a=$dff~408^Q~4 b=$dff~405^Q~3 cin=$add~399^ADD~67-3[0] cout=$add~399^ADD~67-4[0] sumout=$add~399^ADD~67-4[1] 

.subckt adder a=$dff~408^Q~5 b=$dff~405^Q~4 cin=$add~399^ADD~67-4[0] cout=$add~399^ADD~67-5[0] sumout=$add~399^ADD~67-5[1] 

.subckt adder a=$dff~408^Q~6 b=$dff~405^Q~5 cin=$add~399^ADD~67-5[0] cout=$add~399^ADD~67-6[0] sumout=$add~399^ADD~67-6[1] 

.subckt adder a=$dff~408^Q~7 b=$dff~405^Q~6 cin=$add~399^ADD~67-6[0] cout=$add~399^ADD~67-7[0] sumout=$add~399^ADD~67-7[1] 

.subckt adder a=$dff~408^Q~7 b=$dff~405^Q~7 cin=$add~399^ADD~67-7[0] cout=$add~399^ADD~67-8[0] sumout=$add~399^ADD~67-8[1] 

.subckt adder a=$dff~408^Q~7 b=$dff~405^Q~7 cin=$add~399^ADD~67-8[0] cout=$add~399^ADD~67-9[0] sumout=$add~399^ADD~67-9[1] 

.subckt adder a=$dff~395^Q~0 b=$dff~398^Q~0 cin=$add~389^ADD~62-0[0] cout=$add~389^ADD~62-1[0] sumout=$add~389^ADD~62-1[1] 

.subckt adder a=$dff~395^Q~1 b=$dff~398^Q~1 cin=$add~389^ADD~62-1[0] cout=$add~389^ADD~62-2[0] sumout=$add~389^ADD~62-2[1] 

.subckt adder a=$dff~395^Q~2 b=$dff~398^Q~2 cin=$add~389^ADD~62-2[0] cout=$add~389^ADD~62-3[0] sumout=$add~389^ADD~62-3[1] 

.subckt adder a=$dff~395^Q~3 b=$dff~398^Q~3 cin=$add~389^ADD~62-3[0] cout=$add~389^ADD~62-4[0] sumout=$add~389^ADD~62-4[1] 

.subckt adder a=$dff~395^Q~4 b=$dff~398^Q~4 cin=$add~389^ADD~62-4[0] cout=$add~389^ADD~62-5[0] sumout=$add~389^ADD~62-5[1] 

.subckt adder a=$dff~395^Q~5 b=$dff~398^Q~5 cin=$add~389^ADD~62-5[0] cout=$add~389^ADD~62-6[0] sumout=$add~389^ADD~62-6[1] 

.subckt adder a=$dff~395^Q~6 b=$dff~398^Q~6 cin=$add~389^ADD~62-6[0] cout=$add~389^ADD~62-7[0] sumout=$add~389^ADD~62-7[1] 

.subckt adder a=$dff~395^Q~7 b=$dff~398^Q~7 cin=$add~389^ADD~62-7[0] cout=$add~389^ADD~62-8[0] sumout=$add~389^ADD~62-8[1] 

.subckt adder a=$dff~395^Q~8 b=$dff~398^Q~7 cin=$add~389^ADD~62-8[0] cout=$add~389^ADD~62-9[0] sumout=$add~389^ADD~62-9[1] 

.subckt adder a=$dff~395^Q~9 b=$dff~398^Q~7 cin=$add~389^ADD~62-9[0] cout=$add~389^ADD~62-10[0] sumout=$add~389^ADD~62-10[1] 

.subckt adder a=$dffe~759^Q~0 b=$dffe~758^Q~0 cin=$add~755^ADD~61-0[0] cout=$add~755^ADD~61-1[0] sumout=$add~755^ADD~61-1[1] 

.subckt adder a=$dffe~759^Q~1 b=$dffe~758^Q~1 cin=$add~755^ADD~61-1[0] cout=$add~755^ADD~61-2[0] sumout=$add~755^ADD~61-2[1] 

.subckt adder a=$dffe~759^Q~2 b=$dffe~758^Q~2 cin=$add~755^ADD~61-2[0] cout=$add~755^ADD~61-3[0] sumout=$add~755^ADD~61-3[1] 

.subckt adder a=$dffe~759^Q~3 b=$dffe~758^Q~3 cin=$add~755^ADD~61-3[0] cout=$add~755^ADD~61-4[0] sumout=$add~755^ADD~61-4[1] 

.subckt adder a=$dffe~759^Q~4 b=$dffe~758^Q~4 cin=$add~755^ADD~61-4[0] cout=$add~755^ADD~61-5[0] sumout=$add~755^ADD~61-5[1] 

.subckt adder a=$dffe~759^Q~5 b=$dffe~758^Q~5 cin=$add~755^ADD~61-5[0] cout=$add~755^ADD~61-6[0] sumout=$add~755^ADD~61-6[1] 

.subckt adder a=$dffe~759^Q~6 b=$dffe~758^Q~6 cin=$add~755^ADD~61-6[0] cout=$add~755^ADD~61-7[0] sumout=$add~755^ADD~61-7[1] 

.subckt adder a=$dffe~759^Q~7 b=$dffe~758^Q~7 cin=$add~755^ADD~61-7[0] cout=$add~755^ADD~61-8[0] sumout=$add~755^ADD~61-8[1] 

.subckt adder a=$dffe~759^Q~7 b=$dffe~758^Q~7 cin=$add~755^ADD~61-8[0] cout=$add~755^ADD~61-9[0] sumout=$add~755^ADD~61-9[1] 

.subckt adder a=$dffe~759^Q~7 b=$dffe~758^Q~7 cin=$add~755^ADD~61-9[0] cout=$add~755^ADD~61-10[0] \
 sumout=$add~755^ADD~61-10[1] 

.subckt adder a=$dff~122^Q~0 b=$dff~121^Q~0 cin=$add~119^ADD~27-0[0] cout=$add~119^ADD~27-1[0] sumout=$add~119^ADD~27-1[1] 

.subckt adder a=$dff~122^Q~1 b=$dff~121^Q~1 cin=$add~119^ADD~27-1[0] cout=$add~119^ADD~27-2[0] sumout=$add~119^ADD~27-2[1] 

.subckt adder a=$dff~122^Q~2 b=$dff~121^Q~2 cin=$add~119^ADD~27-2[0] cout=$add~119^ADD~27-3[0] sumout=$add~119^ADD~27-3[1] 

.subckt adder a=$dff~122^Q~3 b=$dff~121^Q~3 cin=$add~119^ADD~27-3[0] cout=$add~119^ADD~27-4[0] sumout=$add~119^ADD~27-4[1] 

.subckt adder a=$dff~122^Q~4 b=$dff~121^Q~4 cin=$add~119^ADD~27-4[0] cout=$add~119^ADD~27-5[0] sumout=$add~119^ADD~27-5[1] 

.subckt adder a=$dff~122^Q~5 b=$dff~121^Q~5 cin=$add~119^ADD~27-5[0] cout=$add~119^ADD~27-6[0] sumout=$add~119^ADD~27-6[1] 

.subckt adder a=$dff~122^Q~6 b=$dff~121^Q~6 cin=$add~119^ADD~27-6[0] cout=$add~119^ADD~27-7[0] sumout=$add~119^ADD~27-7[1] 

.subckt adder a=$dff~122^Q~7 b=$dff~121^Q~7 cin=$add~119^ADD~27-7[0] cout=$add~119^ADD~27-8[0] sumout=$add~119^ADD~27-8[1] 

.subckt adder a=$dff~122^Q~7 b=$dff~121^Q~7 cin=$add~119^ADD~27-8[0] cout=$add~119^ADD~27-9[0] sumout=$add~119^ADD~27-9[1] 

.subckt adder a=$dff~122^Q~7 b=$dff~121^Q~7 cin=$add~119^ADD~27-9[0] cout=$add~119^ADD~27-10[0] sumout=$add~119^ADD~27-10[1] 

.subckt adder a=$dff~122^Q~7 b=$dff~121^Q~7 cin=$add~119^ADD~27-10[0] cout=$add~119^ADD~27-11[0] sumout=$add~119^ADD~27-11[1] 

.subckt adder a=$dff~124^Q~0 b=$dff~92^Q~0 cin=$add~120^ADD~6-0[0] cout=$add~120^ADD~6-1[0] sumout=$add~120^ADD~6-1[1] 

.subckt adder a=$dff~124^Q~1 b=$dff~1789^Q~0 cin=$add~120^ADD~6-1[0] cout=$add~120^ADD~6-2[0] sumout=$add~120^ADD~6-2[1] 

.subckt adder a=$dff~124^Q~2 b=$dff~1789^Q~1 cin=$add~120^ADD~6-2[0] cout=$add~120^ADD~6-3[0] sumout=$add~120^ADD~6-3[1] 

.subckt adder a=$dff~124^Q~3 b=$dff~1789^Q~2 cin=$add~120^ADD~6-3[0] cout=$add~120^ADD~6-4[0] sumout=$add~120^ADD~6-4[1] 

.subckt adder a=$dff~124^Q~4 b=$dff~1789^Q~3 cin=$add~120^ADD~6-4[0] cout=$add~120^ADD~6-5[0] sumout=$add~120^ADD~6-5[1] 

.subckt adder a=$dff~124^Q~5 b=$dff~1789^Q~4 cin=$add~120^ADD~6-5[0] cout=$add~120^ADD~6-6[0] sumout=$add~120^ADD~6-6[1] 

.subckt adder a=$dff~124^Q~6 b=$dff~1789^Q~5 cin=$add~120^ADD~6-6[0] cout=$add~120^ADD~6-7[0] sumout=$add~120^ADD~6-7[1] 

.subckt adder a=$dff~124^Q~7 b=$dff~1789^Q~6 cin=$add~120^ADD~6-7[0] cout=$add~120^ADD~6-8[0] sumout=$add~120^ADD~6-8[1] 

.subckt adder a=$dff~124^Q~8 b=$dff~1789^Q~6 cin=$add~120^ADD~6-8[0] cout=$add~120^ADD~6-9[0] sumout=$add~120^ADD~6-9[1] 

.subckt adder a=$dff~124^Q~9 b=$dff~1789^Q~6 cin=$add~120^ADD~6-9[0] cout=$add~120^ADD~6-10[0] sumout=$add~120^ADD~6-10[1] 

.subckt adder a=$dff~124^Q~10 b=$dff~1789^Q~6 cin=$add~120^ADD~6-10[0] cout=$add~120^ADD~6-11[0] sumout=$add~120^ADD~6-11[1] 

.subckt adder a=$dff~761^Q~1 b=$dffe~760^Q~0 cin=$add~756^ADD~60-0[0] cout=$add~756^ADD~60-1[0] sumout=$add~756^ADD~60-1[1] 

.subckt adder a=$dff~761^Q~2 b=$dffe~760^Q~1 cin=$add~756^ADD~60-1[0] cout=$add~756^ADD~60-2[0] sumout=$add~756^ADD~60-2[1] 

.subckt adder a=$dff~761^Q~3 b=$dffe~760^Q~2 cin=$add~756^ADD~60-2[0] cout=$add~756^ADD~60-3[0] sumout=$add~756^ADD~60-3[1] 

.subckt adder a=$dff~761^Q~4 b=$dffe~760^Q~3 cin=$add~756^ADD~60-3[0] cout=$add~756^ADD~60-4[0] sumout=$add~756^ADD~60-4[1] 

.subckt adder a=$dff~761^Q~5 b=$dffe~760^Q~4 cin=$add~756^ADD~60-4[0] cout=$add~756^ADD~60-5[0] sumout=$add~756^ADD~60-5[1] 

.subckt adder a=$dff~761^Q~6 b=$dffe~760^Q~5 cin=$add~756^ADD~60-5[0] cout=$add~756^ADD~60-6[0] sumout=$add~756^ADD~60-6[1] 

.subckt adder a=$dff~761^Q~7 b=$dffe~760^Q~6 cin=$add~756^ADD~60-6[0] cout=$add~756^ADD~60-7[0] sumout=$add~756^ADD~60-7[1] 

.subckt adder a=$dff~761^Q~8 b=$dffe~760^Q~7 cin=$add~756^ADD~60-7[0] cout=$add~756^ADD~60-8[0] sumout=$add~756^ADD~60-8[1] 

.subckt adder a=$dff~761^Q~9 b=$dffe~760^Q~7 cin=$add~756^ADD~60-8[0] cout=$add~756^ADD~60-9[0] sumout=$add~756^ADD~60-9[1] 

.subckt adder a=$dff~397^Q~1 b=$dff~394^Q~0 cin=$add~388^ADD~63-0[0] cout=$add~388^ADD~63-1[0] sumout=$add~388^ADD~63-1[1] 

.subckt adder a=$dff~397^Q~2 b=$dff~394^Q~1 cin=$add~388^ADD~63-1[0] cout=$add~388^ADD~63-2[0] sumout=$add~388^ADD~63-2[1] 

.subckt adder a=$dff~397^Q~3 b=$dff~394^Q~2 cin=$add~388^ADD~63-2[0] cout=$add~388^ADD~63-3[0] sumout=$add~388^ADD~63-3[1] 

.subckt adder a=$dff~397^Q~4 b=$dff~394^Q~3 cin=$add~388^ADD~63-3[0] cout=$add~388^ADD~63-4[0] sumout=$add~388^ADD~63-4[1] 

.subckt adder a=$dff~397^Q~5 b=$dff~394^Q~4 cin=$add~388^ADD~63-4[0] cout=$add~388^ADD~63-5[0] sumout=$add~388^ADD~63-5[1] 

.subckt adder a=$dff~397^Q~6 b=$dff~394^Q~5 cin=$add~388^ADD~63-5[0] cout=$add~388^ADD~63-6[0] sumout=$add~388^ADD~63-6[1] 

.subckt adder a=$dff~397^Q~7 b=$dff~394^Q~6 cin=$add~388^ADD~63-6[0] cout=$add~388^ADD~63-7[0] sumout=$add~388^ADD~63-7[1] 

.subckt adder a=$dff~397^Q~7 b=$dff~394^Q~7 cin=$add~388^ADD~63-7[0] cout=$add~388^ADD~63-8[0] sumout=$add~388^ADD~63-8[1] 

.subckt adder a=$dff~397^Q~7 b=$dff~394^Q~7 cin=$add~388^ADD~63-8[0] cout=$add~388^ADD~63-9[0] sumout=$add~388^ADD~63-9[1] 

.subckt adder a=$dff~384^Q~0 b=$dff~387^Q~0 cin=$add~378^ADD~58-0[0] cout=$add~378^ADD~58-1[0] sumout=$add~378^ADD~58-1[1] 

.subckt adder a=$dff~384^Q~1 b=$dff~387^Q~1 cin=$add~378^ADD~58-1[0] cout=$add~378^ADD~58-2[0] sumout=$add~378^ADD~58-2[1] 

.subckt adder a=$dff~384^Q~2 b=$dff~387^Q~2 cin=$add~378^ADD~58-2[0] cout=$add~378^ADD~58-3[0] sumout=$add~378^ADD~58-3[1] 

.subckt adder a=$dff~384^Q~3 b=$dff~387^Q~3 cin=$add~378^ADD~58-3[0] cout=$add~378^ADD~58-4[0] sumout=$add~378^ADD~58-4[1] 

.subckt adder a=$dff~384^Q~4 b=$dff~387^Q~4 cin=$add~378^ADD~58-4[0] cout=$add~378^ADD~58-5[0] sumout=$add~378^ADD~58-5[1] 

.subckt adder a=$dff~384^Q~5 b=$dff~387^Q~5 cin=$add~378^ADD~58-5[0] cout=$add~378^ADD~58-6[0] sumout=$add~378^ADD~58-6[1] 

.subckt adder a=$dff~384^Q~6 b=$dff~387^Q~6 cin=$add~378^ADD~58-6[0] cout=$add~378^ADD~58-7[0] sumout=$add~378^ADD~58-7[1] 

.subckt adder a=$dff~384^Q~7 b=$dff~387^Q~7 cin=$add~378^ADD~58-7[0] cout=$add~378^ADD~58-8[0] sumout=$add~378^ADD~58-8[1] 

.subckt adder a=$dff~384^Q~8 b=$dff~387^Q~7 cin=$add~378^ADD~58-8[0] cout=$add~378^ADD~58-9[0] sumout=$add~378^ADD~58-9[1] 

.subckt adder a=$dff~384^Q~9 b=$dff~387^Q~7 cin=$add~378^ADD~58-9[0] cout=$add~378^ADD~58-10[0] sumout=$add~378^ADD~58-10[1] 

.subckt adder a=$dffe~747^Q~0 b=$dffe~746^Q~0 cin=$add~743^ADD~57-0[0] cout=$add~743^ADD~57-1[0] sumout=$add~743^ADD~57-1[1] 

.subckt adder a=$dffe~747^Q~1 b=$dffe~746^Q~1 cin=$add~743^ADD~57-1[0] cout=$add~743^ADD~57-2[0] sumout=$add~743^ADD~57-2[1] 

.subckt adder a=$dffe~747^Q~2 b=$dffe~746^Q~2 cin=$add~743^ADD~57-2[0] cout=$add~743^ADD~57-3[0] sumout=$add~743^ADD~57-3[1] 

.subckt adder a=$dffe~747^Q~3 b=$dffe~746^Q~3 cin=$add~743^ADD~57-3[0] cout=$add~743^ADD~57-4[0] sumout=$add~743^ADD~57-4[1] 

.subckt adder a=$dffe~747^Q~4 b=$dffe~746^Q~4 cin=$add~743^ADD~57-4[0] cout=$add~743^ADD~57-5[0] sumout=$add~743^ADD~57-5[1] 

.subckt adder a=$dffe~747^Q~5 b=$dffe~746^Q~5 cin=$add~743^ADD~57-5[0] cout=$add~743^ADD~57-6[0] sumout=$add~743^ADD~57-6[1] 

.subckt adder a=$dffe~747^Q~6 b=$dffe~746^Q~6 cin=$add~743^ADD~57-6[0] cout=$add~743^ADD~57-7[0] sumout=$add~743^ADD~57-7[1] 

.subckt adder a=$dffe~747^Q~7 b=$dffe~746^Q~7 cin=$add~743^ADD~57-7[0] cout=$add~743^ADD~57-8[0] sumout=$add~743^ADD~57-8[1] 

.subckt adder a=$dffe~747^Q~7 b=$dffe~746^Q~7 cin=$add~743^ADD~57-8[0] cout=$add~743^ADD~57-9[0] sumout=$add~743^ADD~57-9[1] 

.subckt adder a=$dffe~747^Q~7 b=$dffe~746^Q~7 cin=$add~743^ADD~57-9[0] cout=$add~743^ADD~57-10[0] \
 sumout=$add~743^ADD~57-10[1] 

.subckt adder a=$dff~115^Q~0 b=$dff~114^Q~0 cin=$add~112^ADD~26-0[0] cout=$add~112^ADD~26-1[0] sumout=$add~112^ADD~26-1[1] 

.subckt adder a=$dff~115^Q~1 b=$dff~114^Q~1 cin=$add~112^ADD~26-1[0] cout=$add~112^ADD~26-2[0] sumout=$add~112^ADD~26-2[1] 

.subckt adder a=$dff~115^Q~2 b=$dff~114^Q~2 cin=$add~112^ADD~26-2[0] cout=$add~112^ADD~26-3[0] sumout=$add~112^ADD~26-3[1] 

.subckt adder a=$dff~115^Q~3 b=$dff~114^Q~3 cin=$add~112^ADD~26-3[0] cout=$add~112^ADD~26-4[0] sumout=$add~112^ADD~26-4[1] 

.subckt adder a=$dff~115^Q~4 b=$dff~114^Q~4 cin=$add~112^ADD~26-4[0] cout=$add~112^ADD~26-5[0] sumout=$add~112^ADD~26-5[1] 

.subckt adder a=$dff~115^Q~5 b=$dff~114^Q~5 cin=$add~112^ADD~26-5[0] cout=$add~112^ADD~26-6[0] sumout=$add~112^ADD~26-6[1] 

.subckt adder a=$dff~115^Q~6 b=$dff~114^Q~6 cin=$add~112^ADD~26-6[0] cout=$add~112^ADD~26-7[0] sumout=$add~112^ADD~26-7[1] 

.subckt adder a=$dff~115^Q~7 b=$dff~114^Q~7 cin=$add~112^ADD~26-7[0] cout=$add~112^ADD~26-8[0] sumout=$add~112^ADD~26-8[1] 

.subckt adder a=$dff~115^Q~7 b=$dff~114^Q~8 cin=$add~112^ADD~26-8[0] cout=$add~112^ADD~26-9[0] sumout=$add~112^ADD~26-9[1] 

.subckt adder a=$dff~115^Q~7 b=$dff~114^Q~8 cin=$add~112^ADD~26-9[0] cout=$add~112^ADD~26-10[0] sumout=$add~112^ADD~26-10[1] 

.subckt adder a=$dff~115^Q~7 b=$dff~114^Q~8 cin=$add~112^ADD~26-10[0] cout=$add~112^ADD~26-11[0] sumout=$add~112^ADD~26-11[1] 

.subckt adder a=$dff~117^Q~0 b=$dff~92^Q~0 cin=$add~113^ADD~5-0[0] cout=$add~113^ADD~5-1[0] sumout=$add~113^ADD~5-1[1] 

.subckt adder a=$dff~117^Q~1 b=$dff~1789^Q~0 cin=$add~113^ADD~5-1[0] cout=$add~113^ADD~5-2[0] sumout=$add~113^ADD~5-2[1] 

.subckt adder a=$dff~117^Q~2 b=$dff~1789^Q~1 cin=$add~113^ADD~5-2[0] cout=$add~113^ADD~5-3[0] sumout=$add~113^ADD~5-3[1] 

.subckt adder a=$dff~117^Q~3 b=$dff~1789^Q~2 cin=$add~113^ADD~5-3[0] cout=$add~113^ADD~5-4[0] sumout=$add~113^ADD~5-4[1] 

.subckt adder a=$dff~117^Q~4 b=$dff~1789^Q~3 cin=$add~113^ADD~5-4[0] cout=$add~113^ADD~5-5[0] sumout=$add~113^ADD~5-5[1] 

.subckt adder a=$dff~117^Q~5 b=$dff~1789^Q~4 cin=$add~113^ADD~5-5[0] cout=$add~113^ADD~5-6[0] sumout=$add~113^ADD~5-6[1] 

.subckt adder a=$dff~117^Q~6 b=$dff~1789^Q~5 cin=$add~113^ADD~5-6[0] cout=$add~113^ADD~5-7[0] sumout=$add~113^ADD~5-7[1] 

.subckt adder a=$dff~117^Q~7 b=$dff~1789^Q~6 cin=$add~113^ADD~5-7[0] cout=$add~113^ADD~5-8[0] sumout=$add~113^ADD~5-8[1] 

.subckt adder a=$dff~117^Q~8 b=$dff~1789^Q~6 cin=$add~113^ADD~5-8[0] cout=$add~113^ADD~5-9[0] sumout=$add~113^ADD~5-9[1] 

.subckt adder a=$dff~117^Q~9 b=$dff~1789^Q~6 cin=$add~113^ADD~5-9[0] cout=$add~113^ADD~5-10[0] sumout=$add~113^ADD~5-10[1] 

.subckt adder a=$dff~117^Q~10 b=$dff~1789^Q~6 cin=$add~113^ADD~5-10[0] cout=$add~113^ADD~5-11[0] sumout=$add~113^ADD~5-11[1] 

.subckt adder a=$dff~749^Q~1 b=$dffe~748^Q~0 cin=$add~744^ADD~56-0[0] cout=$add~744^ADD~56-1[0] sumout=$add~744^ADD~56-1[1] 

.subckt adder a=$dff~749^Q~2 b=$dffe~748^Q~1 cin=$add~744^ADD~56-1[0] cout=$add~744^ADD~56-2[0] sumout=$add~744^ADD~56-2[1] 

.subckt adder a=$dff~749^Q~3 b=$dffe~748^Q~2 cin=$add~744^ADD~56-2[0] cout=$add~744^ADD~56-3[0] sumout=$add~744^ADD~56-3[1] 

.subckt adder a=$dff~749^Q~4 b=$dffe~748^Q~3 cin=$add~744^ADD~56-3[0] cout=$add~744^ADD~56-4[0] sumout=$add~744^ADD~56-4[1] 

.subckt adder a=$dff~749^Q~5 b=$dffe~748^Q~4 cin=$add~744^ADD~56-4[0] cout=$add~744^ADD~56-5[0] sumout=$add~744^ADD~56-5[1] 

.subckt adder a=$dff~749^Q~6 b=$dffe~748^Q~5 cin=$add~744^ADD~56-5[0] cout=$add~744^ADD~56-6[0] sumout=$add~744^ADD~56-6[1] 

.subckt adder a=$dff~749^Q~7 b=$dffe~748^Q~6 cin=$add~744^ADD~56-6[0] cout=$add~744^ADD~56-7[0] sumout=$add~744^ADD~56-7[1] 

.subckt adder a=$dff~749^Q~8 b=$dffe~748^Q~7 cin=$add~744^ADD~56-7[0] cout=$add~744^ADD~56-8[0] sumout=$add~744^ADD~56-8[1] 

.subckt adder a=$dff~749^Q~9 b=$dffe~748^Q~7 cin=$add~744^ADD~56-8[0] cout=$add~744^ADD~56-9[0] sumout=$add~744^ADD~56-9[1] 

.subckt adder a=$dff~386^Q~1 b=$dff~383^Q~0 cin=$add~377^ADD~59-0[0] cout=$add~377^ADD~59-1[0] sumout=$add~377^ADD~59-1[1] 

.subckt adder a=$dff~386^Q~2 b=$dff~383^Q~1 cin=$add~377^ADD~59-1[0] cout=$add~377^ADD~59-2[0] sumout=$add~377^ADD~59-2[1] 

.subckt adder a=$dff~386^Q~3 b=$dff~383^Q~2 cin=$add~377^ADD~59-2[0] cout=$add~377^ADD~59-3[0] sumout=$add~377^ADD~59-3[1] 

.subckt adder a=$dff~386^Q~4 b=$dff~383^Q~3 cin=$add~377^ADD~59-3[0] cout=$add~377^ADD~59-4[0] sumout=$add~377^ADD~59-4[1] 

.subckt adder a=$dff~386^Q~5 b=$dff~383^Q~4 cin=$add~377^ADD~59-4[0] cout=$add~377^ADD~59-5[0] sumout=$add~377^ADD~59-5[1] 

.subckt adder a=$dff~386^Q~6 b=$dff~383^Q~5 cin=$add~377^ADD~59-5[0] cout=$add~377^ADD~59-6[0] sumout=$add~377^ADD~59-6[1] 

.subckt adder a=$dff~386^Q~7 b=$dff~383^Q~6 cin=$add~377^ADD~59-6[0] cout=$add~377^ADD~59-7[0] sumout=$add~377^ADD~59-7[1] 

.subckt adder a=$dff~386^Q~7 b=$dff~383^Q~7 cin=$add~377^ADD~59-7[0] cout=$add~377^ADD~59-8[0] sumout=$add~377^ADD~59-8[1] 

.subckt adder a=$dff~386^Q~7 b=$dff~383^Q~7 cin=$add~377^ADD~59-8[0] cout=$add~377^ADD~59-9[0] sumout=$add~377^ADD~59-9[1] 

.subckt adder a=$dff~373^Q~0 b=$dff~376^Q~0 cin=$add~367^ADD~54-0[0] cout=$add~367^ADD~54-1[0] sumout=$add~367^ADD~54-1[1] 

.subckt adder a=$dff~373^Q~1 b=$dff~376^Q~1 cin=$add~367^ADD~54-1[0] cout=$add~367^ADD~54-2[0] sumout=$add~367^ADD~54-2[1] 

.subckt adder a=$dff~373^Q~2 b=$dff~376^Q~2 cin=$add~367^ADD~54-2[0] cout=$add~367^ADD~54-3[0] sumout=$add~367^ADD~54-3[1] 

.subckt adder a=$dff~373^Q~3 b=$dff~376^Q~3 cin=$add~367^ADD~54-3[0] cout=$add~367^ADD~54-4[0] sumout=$add~367^ADD~54-4[1] 

.subckt adder a=$dff~373^Q~4 b=$dff~376^Q~4 cin=$add~367^ADD~54-4[0] cout=$add~367^ADD~54-5[0] sumout=$add~367^ADD~54-5[1] 

.subckt adder a=$dff~373^Q~5 b=$dff~376^Q~5 cin=$add~367^ADD~54-5[0] cout=$add~367^ADD~54-6[0] sumout=$add~367^ADD~54-6[1] 

.subckt adder a=$dff~373^Q~6 b=$dff~376^Q~6 cin=$add~367^ADD~54-6[0] cout=$add~367^ADD~54-7[0] sumout=$add~367^ADD~54-7[1] 

.subckt adder a=$dff~373^Q~7 b=$dff~376^Q~7 cin=$add~367^ADD~54-7[0] cout=$add~367^ADD~54-8[0] sumout=$add~367^ADD~54-8[1] 

.subckt adder a=$dff~373^Q~8 b=$dff~376^Q~7 cin=$add~367^ADD~54-8[0] cout=$add~367^ADD~54-9[0] sumout=$add~367^ADD~54-9[1] 

.subckt adder a=$dff~373^Q~9 b=$dff~376^Q~7 cin=$add~367^ADD~54-9[0] cout=$add~367^ADD~54-10[0] sumout=$add~367^ADD~54-10[1] 

.subckt adder a=$dffe~735^Q~0 b=$dffe~734^Q~0 cin=$add~731^ADD~53-0[0] cout=$add~731^ADD~53-1[0] sumout=$add~731^ADD~53-1[1] 

.subckt adder a=$dffe~735^Q~1 b=$dffe~734^Q~1 cin=$add~731^ADD~53-1[0] cout=$add~731^ADD~53-2[0] sumout=$add~731^ADD~53-2[1] 

.subckt adder a=$dffe~735^Q~2 b=$dffe~734^Q~2 cin=$add~731^ADD~53-2[0] cout=$add~731^ADD~53-3[0] sumout=$add~731^ADD~53-3[1] 

.subckt adder a=$dffe~735^Q~3 b=$dffe~734^Q~3 cin=$add~731^ADD~53-3[0] cout=$add~731^ADD~53-4[0] sumout=$add~731^ADD~53-4[1] 

.subckt adder a=$dffe~735^Q~4 b=$dffe~734^Q~4 cin=$add~731^ADD~53-4[0] cout=$add~731^ADD~53-5[0] sumout=$add~731^ADD~53-5[1] 

.subckt adder a=$dffe~735^Q~5 b=$dffe~734^Q~5 cin=$add~731^ADD~53-5[0] cout=$add~731^ADD~53-6[0] sumout=$add~731^ADD~53-6[1] 

.subckt adder a=$dffe~735^Q~6 b=$dffe~734^Q~6 cin=$add~731^ADD~53-6[0] cout=$add~731^ADD~53-7[0] sumout=$add~731^ADD~53-7[1] 

.subckt adder a=$dffe~735^Q~7 b=$dffe~734^Q~7 cin=$add~731^ADD~53-7[0] cout=$add~731^ADD~53-8[0] sumout=$add~731^ADD~53-8[1] 

.subckt adder a=$dffe~735^Q~7 b=$dffe~734^Q~7 cin=$add~731^ADD~53-8[0] cout=$add~731^ADD~53-9[0] sumout=$add~731^ADD~53-9[1] 

.subckt adder a=$dffe~735^Q~7 b=$dffe~734^Q~7 cin=$add~731^ADD~53-9[0] cout=$add~731^ADD~53-10[0] \
 sumout=$add~731^ADD~53-10[1] 

.subckt adder a=$dff~108^Q~0 b=$dff~107^Q~0 cin=$add~105^ADD~25-0[0] cout=$add~105^ADD~25-1[0] sumout=$add~105^ADD~25-1[1] 

.subckt adder a=$dff~108^Q~1 b=$dff~107^Q~1 cin=$add~105^ADD~25-1[0] cout=$add~105^ADD~25-2[0] sumout=$add~105^ADD~25-2[1] 

.subckt adder a=$dff~108^Q~2 b=$dff~107^Q~2 cin=$add~105^ADD~25-2[0] cout=$add~105^ADD~25-3[0] sumout=$add~105^ADD~25-3[1] 

.subckt adder a=$dff~108^Q~3 b=$dff~107^Q~3 cin=$add~105^ADD~25-3[0] cout=$add~105^ADD~25-4[0] sumout=$add~105^ADD~25-4[1] 

.subckt adder a=$dff~108^Q~4 b=$dff~107^Q~4 cin=$add~105^ADD~25-4[0] cout=$add~105^ADD~25-5[0] sumout=$add~105^ADD~25-5[1] 

.subckt adder a=$dff~108^Q~5 b=$dff~107^Q~5 cin=$add~105^ADD~25-5[0] cout=$add~105^ADD~25-6[0] sumout=$add~105^ADD~25-6[1] 

.subckt adder a=$dff~108^Q~6 b=$dff~107^Q~6 cin=$add~105^ADD~25-6[0] cout=$add~105^ADD~25-7[0] sumout=$add~105^ADD~25-7[1] 

.subckt adder a=$dff~108^Q~7 b=$dff~107^Q~7 cin=$add~105^ADD~25-7[0] cout=$add~105^ADD~25-8[0] sumout=$add~105^ADD~25-8[1] 

.subckt adder a=$dff~108^Q~7 b=$dff~107^Q~7 cin=$add~105^ADD~25-8[0] cout=$add~105^ADD~25-9[0] sumout=$add~105^ADD~25-9[1] 

.subckt adder a=$dff~108^Q~7 b=$dff~107^Q~7 cin=$add~105^ADD~25-9[0] cout=$add~105^ADD~25-10[0] sumout=$add~105^ADD~25-10[1] 

.subckt adder a=$dff~108^Q~7 b=$dff~107^Q~7 cin=$add~105^ADD~25-10[0] cout=$add~105^ADD~25-11[0] sumout=$add~105^ADD~25-11[1] 

.subckt adder a=$dff~110^Q~0 b=$dff~92^Q~0 cin=$add~106^ADD~4-0[0] cout=$add~106^ADD~4-1[0] sumout=$add~106^ADD~4-1[1] 

.subckt adder a=$dff~110^Q~1 b=$dff~1789^Q~0 cin=$add~106^ADD~4-1[0] cout=$add~106^ADD~4-2[0] sumout=$add~106^ADD~4-2[1] 

.subckt adder a=$dff~110^Q~2 b=$dff~1789^Q~1 cin=$add~106^ADD~4-2[0] cout=$add~106^ADD~4-3[0] sumout=$add~106^ADD~4-3[1] 

.subckt adder a=$dff~110^Q~3 b=$dff~1789^Q~2 cin=$add~106^ADD~4-3[0] cout=$add~106^ADD~4-4[0] sumout=$add~106^ADD~4-4[1] 

.subckt adder a=$dff~110^Q~4 b=$dff~1789^Q~3 cin=$add~106^ADD~4-4[0] cout=$add~106^ADD~4-5[0] sumout=$add~106^ADD~4-5[1] 

.subckt adder a=$dff~110^Q~5 b=$dff~1789^Q~4 cin=$add~106^ADD~4-5[0] cout=$add~106^ADD~4-6[0] sumout=$add~106^ADD~4-6[1] 

.subckt adder a=$dff~110^Q~6 b=$dff~1789^Q~5 cin=$add~106^ADD~4-6[0] cout=$add~106^ADD~4-7[0] sumout=$add~106^ADD~4-7[1] 

.subckt adder a=$dff~110^Q~7 b=$dff~1789^Q~6 cin=$add~106^ADD~4-7[0] cout=$add~106^ADD~4-8[0] sumout=$add~106^ADD~4-8[1] 

.subckt adder a=$dff~110^Q~8 b=$dff~1789^Q~6 cin=$add~106^ADD~4-8[0] cout=$add~106^ADD~4-9[0] sumout=$add~106^ADD~4-9[1] 

.subckt adder a=$dff~110^Q~9 b=$dff~1789^Q~6 cin=$add~106^ADD~4-9[0] cout=$add~106^ADD~4-10[0] sumout=$add~106^ADD~4-10[1] 

.subckt adder a=$dff~110^Q~10 b=$dff~1789^Q~6 cin=$add~106^ADD~4-10[0] cout=$add~106^ADD~4-11[0] sumout=$add~106^ADD~4-11[1] 

.subckt adder a=$dff~737^Q~1 b=$dffe~736^Q~0 cin=$add~732^ADD~52-0[0] cout=$add~732^ADD~52-1[0] sumout=$add~732^ADD~52-1[1] 

.subckt adder a=$dff~737^Q~2 b=$dffe~736^Q~1 cin=$add~732^ADD~52-1[0] cout=$add~732^ADD~52-2[0] sumout=$add~732^ADD~52-2[1] 

.subckt adder a=$dff~737^Q~3 b=$dffe~736^Q~2 cin=$add~732^ADD~52-2[0] cout=$add~732^ADD~52-3[0] sumout=$add~732^ADD~52-3[1] 

.subckt adder a=$dff~737^Q~4 b=$dffe~736^Q~3 cin=$add~732^ADD~52-3[0] cout=$add~732^ADD~52-4[0] sumout=$add~732^ADD~52-4[1] 

.subckt adder a=$dff~737^Q~5 b=$dffe~736^Q~4 cin=$add~732^ADD~52-4[0] cout=$add~732^ADD~52-5[0] sumout=$add~732^ADD~52-5[1] 

.subckt adder a=$dff~737^Q~6 b=$dffe~736^Q~5 cin=$add~732^ADD~52-5[0] cout=$add~732^ADD~52-6[0] sumout=$add~732^ADD~52-6[1] 

.subckt adder a=$dff~737^Q~7 b=$dffe~736^Q~6 cin=$add~732^ADD~52-6[0] cout=$add~732^ADD~52-7[0] sumout=$add~732^ADD~52-7[1] 

.subckt adder a=$dff~737^Q~8 b=$dffe~736^Q~7 cin=$add~732^ADD~52-7[0] cout=$add~732^ADD~52-8[0] sumout=$add~732^ADD~52-8[1] 

.subckt adder a=$dff~737^Q~9 b=$dffe~736^Q~7 cin=$add~732^ADD~52-8[0] cout=$add~732^ADD~52-9[0] sumout=$add~732^ADD~52-9[1] 

.subckt adder a=$dff~375^Q~1 b=$dff~372^Q~0 cin=$add~366^ADD~55-0[0] cout=$add~366^ADD~55-1[0] sumout=$add~366^ADD~55-1[1] 

.subckt adder a=$dff~375^Q~2 b=$dff~372^Q~1 cin=$add~366^ADD~55-1[0] cout=$add~366^ADD~55-2[0] sumout=$add~366^ADD~55-2[1] 

.subckt adder a=$dff~375^Q~3 b=$dff~372^Q~2 cin=$add~366^ADD~55-2[0] cout=$add~366^ADD~55-3[0] sumout=$add~366^ADD~55-3[1] 

.subckt adder a=$dff~375^Q~4 b=$dff~372^Q~3 cin=$add~366^ADD~55-3[0] cout=$add~366^ADD~55-4[0] sumout=$add~366^ADD~55-4[1] 

.subckt adder a=$dff~375^Q~5 b=$dff~372^Q~4 cin=$add~366^ADD~55-4[0] cout=$add~366^ADD~55-5[0] sumout=$add~366^ADD~55-5[1] 

.subckt adder a=$dff~375^Q~6 b=$dff~372^Q~5 cin=$add~366^ADD~55-5[0] cout=$add~366^ADD~55-6[0] sumout=$add~366^ADD~55-6[1] 

.subckt adder a=$dff~375^Q~7 b=$dff~372^Q~6 cin=$add~366^ADD~55-6[0] cout=$add~366^ADD~55-7[0] sumout=$add~366^ADD~55-7[1] 

.subckt adder a=$dff~375^Q~7 b=$dff~372^Q~7 cin=$add~366^ADD~55-7[0] cout=$add~366^ADD~55-8[0] sumout=$add~366^ADD~55-8[1] 

.subckt adder a=$dff~375^Q~7 b=$dff~372^Q~7 cin=$add~366^ADD~55-8[0] cout=$add~366^ADD~55-9[0] sumout=$add~366^ADD~55-9[1] 

.subckt adder a=$dff~571^Q~0 b=$dff~574^Q~0 cin=$add~565^ADD~126-0[0] cout=$add~565^ADD~126-1[0] sumout=$add~565^ADD~126-1[1] 

.subckt adder a=$dff~571^Q~1 b=$dff~574^Q~1 cin=$add~565^ADD~126-1[0] cout=$add~565^ADD~126-2[0] sumout=$add~565^ADD~126-2[1] 

.subckt adder a=$dff~571^Q~2 b=$dff~574^Q~2 cin=$add~565^ADD~126-2[0] cout=$add~565^ADD~126-3[0] sumout=$add~565^ADD~126-3[1] 

.subckt adder a=$dff~571^Q~3 b=$dff~574^Q~3 cin=$add~565^ADD~126-3[0] cout=$add~565^ADD~126-4[0] sumout=$add~565^ADD~126-4[1] 

.subckt adder a=$dff~571^Q~4 b=$dff~574^Q~4 cin=$add~565^ADD~126-4[0] cout=$add~565^ADD~126-5[0] sumout=$add~565^ADD~126-5[1] 

.subckt adder a=$dff~571^Q~5 b=$dff~574^Q~5 cin=$add~565^ADD~126-5[0] cout=$add~565^ADD~126-6[0] sumout=$add~565^ADD~126-6[1] 

.subckt adder a=$dff~571^Q~6 b=$dff~574^Q~6 cin=$add~565^ADD~126-6[0] cout=$add~565^ADD~126-7[0] sumout=$add~565^ADD~126-7[1] 

.subckt adder a=$dff~571^Q~7 b=$dff~574^Q~7 cin=$add~565^ADD~126-7[0] cout=$add~565^ADD~126-8[0] sumout=$add~565^ADD~126-8[1] 

.subckt adder a=$dff~571^Q~8 b=$dff~574^Q~7 cin=$add~565^ADD~126-8[0] cout=$add~565^ADD~126-9[0] sumout=$add~565^ADD~126-9[1] 

.subckt adder a=$dff~571^Q~9 b=$dff~574^Q~7 cin=$add~565^ADD~126-9[0] cout=$add~565^ADD~126-10[0] \
 sumout=$add~565^ADD~126-10[1] 

.subckt adder a=$dffe~951^Q~0 b=$dffe~950^Q~0 cin=$add~947^ADD~125-0[0] cout=$add~947^ADD~125-1[0] \
 sumout=$add~947^ADD~125-1[1] 

.subckt adder a=$dffe~951^Q~1 b=$dffe~950^Q~1 cin=$add~947^ADD~125-1[0] cout=$add~947^ADD~125-2[0] \
 sumout=$add~947^ADD~125-2[1] 

.subckt adder a=$dffe~951^Q~2 b=$dffe~950^Q~2 cin=$add~947^ADD~125-2[0] cout=$add~947^ADD~125-3[0] \
 sumout=$add~947^ADD~125-3[1] 

.subckt adder a=$dffe~951^Q~3 b=$dffe~950^Q~3 cin=$add~947^ADD~125-3[0] cout=$add~947^ADD~125-4[0] \
 sumout=$add~947^ADD~125-4[1] 

.subckt adder a=$dffe~951^Q~4 b=$dffe~950^Q~4 cin=$add~947^ADD~125-4[0] cout=$add~947^ADD~125-5[0] \
 sumout=$add~947^ADD~125-5[1] 

.subckt adder a=$dffe~951^Q~5 b=$dffe~950^Q~5 cin=$add~947^ADD~125-5[0] cout=$add~947^ADD~125-6[0] \
 sumout=$add~947^ADD~125-6[1] 

.subckt adder a=$dffe~951^Q~6 b=$dffe~950^Q~6 cin=$add~947^ADD~125-6[0] cout=$add~947^ADD~125-7[0] \
 sumout=$add~947^ADD~125-7[1] 

.subckt adder a=$dffe~951^Q~7 b=$dffe~950^Q~7 cin=$add~947^ADD~125-7[0] cout=$add~947^ADD~125-8[0] \
 sumout=$add~947^ADD~125-8[1] 

.subckt adder a=$dffe~951^Q~7 b=$dffe~950^Q~7 cin=$add~947^ADD~125-8[0] cout=$add~947^ADD~125-9[0] \
 sumout=$add~947^ADD~125-9[1] 

.subckt adder a=$dffe~951^Q~7 b=$dffe~950^Q~7 cin=$add~947^ADD~125-9[0] cout=$add~947^ADD~125-10[0] \
 sumout=$add~947^ADD~125-10[1] 

.subckt adder a=$dff~234^Q~0 b=$dff~233^Q~0 cin=$add~231^ADD~43-0[0] cout=$add~231^ADD~43-1[0] sumout=$add~231^ADD~43-1[1] 

.subckt adder a=$dff~234^Q~1 b=$dff~233^Q~1 cin=$add~231^ADD~43-1[0] cout=$add~231^ADD~43-2[0] sumout=$add~231^ADD~43-2[1] 

.subckt adder a=$dff~234^Q~2 b=$dff~233^Q~2 cin=$add~231^ADD~43-2[0] cout=$add~231^ADD~43-3[0] sumout=$add~231^ADD~43-3[1] 

.subckt adder a=$dff~234^Q~3 b=$dff~233^Q~3 cin=$add~231^ADD~43-3[0] cout=$add~231^ADD~43-4[0] sumout=$add~231^ADD~43-4[1] 

.subckt adder a=$dff~234^Q~4 b=$dff~233^Q~4 cin=$add~231^ADD~43-4[0] cout=$add~231^ADD~43-5[0] sumout=$add~231^ADD~43-5[1] 

.subckt adder a=$dff~234^Q~5 b=$dff~233^Q~5 cin=$add~231^ADD~43-5[0] cout=$add~231^ADD~43-6[0] sumout=$add~231^ADD~43-6[1] 

.subckt adder a=$dff~234^Q~6 b=$dff~233^Q~6 cin=$add~231^ADD~43-6[0] cout=$add~231^ADD~43-7[0] sumout=$add~231^ADD~43-7[1] 

.subckt adder a=$dff~234^Q~7 b=$dff~233^Q~7 cin=$add~231^ADD~43-7[0] cout=$add~231^ADD~43-8[0] sumout=$add~231^ADD~43-8[1] 

.subckt adder a=$dff~234^Q~7 b=$dff~233^Q~8 cin=$add~231^ADD~43-8[0] cout=$add~231^ADD~43-9[0] sumout=$add~231^ADD~43-9[1] 

.subckt adder a=$dff~234^Q~7 b=$dff~233^Q~8 cin=$add~231^ADD~43-9[0] cout=$add~231^ADD~43-10[0] sumout=$add~231^ADD~43-10[1] 

.subckt adder a=$dff~234^Q~7 b=$dff~233^Q~8 cin=$add~231^ADD~43-10[0] cout=$add~231^ADD~43-11[0] sumout=$add~231^ADD~43-11[1] 

.subckt adder a=$dff~236^Q~0 b=$dff~92^Q~0 cin=$add~232^ADD~22-0[0] cout=$add~232^ADD~22-1[0] sumout=$add~232^ADD~22-1[1] 

.subckt adder a=$dff~236^Q~1 b=$dff~1789^Q~0 cin=$add~232^ADD~22-1[0] cout=$add~232^ADD~22-2[0] sumout=$add~232^ADD~22-2[1] 

.subckt adder a=$dff~236^Q~2 b=$dff~1789^Q~1 cin=$add~232^ADD~22-2[0] cout=$add~232^ADD~22-3[0] sumout=$add~232^ADD~22-3[1] 

.subckt adder a=$dff~236^Q~3 b=$dff~1789^Q~2 cin=$add~232^ADD~22-3[0] cout=$add~232^ADD~22-4[0] sumout=$add~232^ADD~22-4[1] 

.subckt adder a=$dff~236^Q~4 b=$dff~1789^Q~3 cin=$add~232^ADD~22-4[0] cout=$add~232^ADD~22-5[0] sumout=$add~232^ADD~22-5[1] 

.subckt adder a=$dff~236^Q~5 b=$dff~1789^Q~4 cin=$add~232^ADD~22-5[0] cout=$add~232^ADD~22-6[0] sumout=$add~232^ADD~22-6[1] 

.subckt adder a=$dff~236^Q~6 b=$dff~1789^Q~5 cin=$add~232^ADD~22-6[0] cout=$add~232^ADD~22-7[0] sumout=$add~232^ADD~22-7[1] 

.subckt adder a=$dff~236^Q~7 b=$dff~1789^Q~6 cin=$add~232^ADD~22-7[0] cout=$add~232^ADD~22-8[0] sumout=$add~232^ADD~22-8[1] 

.subckt adder a=$dff~236^Q~8 b=$dff~1789^Q~6 cin=$add~232^ADD~22-8[0] cout=$add~232^ADD~22-9[0] sumout=$add~232^ADD~22-9[1] 

.subckt adder a=$dff~236^Q~9 b=$dff~1789^Q~6 cin=$add~232^ADD~22-9[0] cout=$add~232^ADD~22-10[0] sumout=$add~232^ADD~22-10[1] 

.subckt adder a=$dff~236^Q~10 b=$dff~1789^Q~6 cin=$add~232^ADD~22-10[0] cout=$add~232^ADD~22-11[0] \
 sumout=$add~232^ADD~22-11[1] 

.subckt adder a=$dff~953^Q~1 b=$dffe~952^Q~0 cin=$add~948^ADD~124-0[0] cout=$add~948^ADD~124-1[0] \
 sumout=$add~948^ADD~124-1[1] 

.subckt adder a=$dff~953^Q~2 b=$dffe~952^Q~1 cin=$add~948^ADD~124-1[0] cout=$add~948^ADD~124-2[0] \
 sumout=$add~948^ADD~124-2[1] 

.subckt adder a=$dff~953^Q~3 b=$dffe~952^Q~2 cin=$add~948^ADD~124-2[0] cout=$add~948^ADD~124-3[0] \
 sumout=$add~948^ADD~124-3[1] 

.subckt adder a=$dff~953^Q~4 b=$dffe~952^Q~3 cin=$add~948^ADD~124-3[0] cout=$add~948^ADD~124-4[0] \
 sumout=$add~948^ADD~124-4[1] 

.subckt adder a=$dff~953^Q~5 b=$dffe~952^Q~4 cin=$add~948^ADD~124-4[0] cout=$add~948^ADD~124-5[0] \
 sumout=$add~948^ADD~124-5[1] 

.subckt adder a=$dff~953^Q~6 b=$dffe~952^Q~5 cin=$add~948^ADD~124-5[0] cout=$add~948^ADD~124-6[0] \
 sumout=$add~948^ADD~124-6[1] 

.subckt adder a=$dff~953^Q~7 b=$dffe~952^Q~6 cin=$add~948^ADD~124-6[0] cout=$add~948^ADD~124-7[0] \
 sumout=$add~948^ADD~124-7[1] 

.subckt adder a=$dff~953^Q~8 b=$dffe~952^Q~7 cin=$add~948^ADD~124-7[0] cout=$add~948^ADD~124-8[0] \
 sumout=$add~948^ADD~124-8[1] 

.subckt adder a=$dff~953^Q~9 b=$dffe~952^Q~7 cin=$add~948^ADD~124-8[0] cout=$add~948^ADD~124-9[0] \
 sumout=$add~948^ADD~124-9[1] 

.subckt adder a=$dff~573^Q~1 b=$dff~570^Q~0 cin=$add~564^ADD~127-0[0] cout=$add~564^ADD~127-1[0] sumout=$add~564^ADD~127-1[1] 

.subckt adder a=$dff~573^Q~2 b=$dff~570^Q~1 cin=$add~564^ADD~127-1[0] cout=$add~564^ADD~127-2[0] sumout=$add~564^ADD~127-2[1] 

.subckt adder a=$dff~573^Q~3 b=$dff~570^Q~2 cin=$add~564^ADD~127-2[0] cout=$add~564^ADD~127-3[0] sumout=$add~564^ADD~127-3[1] 

.subckt adder a=$dff~573^Q~4 b=$dff~570^Q~3 cin=$add~564^ADD~127-3[0] cout=$add~564^ADD~127-4[0] sumout=$add~564^ADD~127-4[1] 

.subckt adder a=$dff~573^Q~5 b=$dff~570^Q~4 cin=$add~564^ADD~127-4[0] cout=$add~564^ADD~127-5[0] sumout=$add~564^ADD~127-5[1] 

.subckt adder a=$dff~573^Q~6 b=$dff~570^Q~5 cin=$add~564^ADD~127-5[0] cout=$add~564^ADD~127-6[0] sumout=$add~564^ADD~127-6[1] 

.subckt adder a=$dff~573^Q~7 b=$dff~570^Q~6 cin=$add~564^ADD~127-6[0] cout=$add~564^ADD~127-7[0] sumout=$add~564^ADD~127-7[1] 

.subckt adder a=$dff~573^Q~7 b=$dff~570^Q~7 cin=$add~564^ADD~127-7[0] cout=$add~564^ADD~127-8[0] sumout=$add~564^ADD~127-8[1] 

.subckt adder a=$dff~573^Q~7 b=$dff~570^Q~7 cin=$add~564^ADD~127-8[0] cout=$add~564^ADD~127-9[0] sumout=$add~564^ADD~127-9[1] 

.subckt adder a=$dff~560^Q~0 b=$dff~563^Q~0 cin=$add~554^ADD~122-0[0] cout=$add~554^ADD~122-1[0] sumout=$add~554^ADD~122-1[1] 

.subckt adder a=$dff~560^Q~1 b=$dff~563^Q~1 cin=$add~554^ADD~122-1[0] cout=$add~554^ADD~122-2[0] sumout=$add~554^ADD~122-2[1] 

.subckt adder a=$dff~560^Q~2 b=$dff~563^Q~2 cin=$add~554^ADD~122-2[0] cout=$add~554^ADD~122-3[0] sumout=$add~554^ADD~122-3[1] 

.subckt adder a=$dff~560^Q~3 b=$dff~563^Q~3 cin=$add~554^ADD~122-3[0] cout=$add~554^ADD~122-4[0] sumout=$add~554^ADD~122-4[1] 

.subckt adder a=$dff~560^Q~4 b=$dff~563^Q~4 cin=$add~554^ADD~122-4[0] cout=$add~554^ADD~122-5[0] sumout=$add~554^ADD~122-5[1] 

.subckt adder a=$dff~560^Q~5 b=$dff~563^Q~5 cin=$add~554^ADD~122-5[0] cout=$add~554^ADD~122-6[0] sumout=$add~554^ADD~122-6[1] 

.subckt adder a=$dff~560^Q~6 b=$dff~563^Q~6 cin=$add~554^ADD~122-6[0] cout=$add~554^ADD~122-7[0] sumout=$add~554^ADD~122-7[1] 

.subckt adder a=$dff~560^Q~7 b=$dff~563^Q~7 cin=$add~554^ADD~122-7[0] cout=$add~554^ADD~122-8[0] sumout=$add~554^ADD~122-8[1] 

.subckt adder a=$dff~560^Q~8 b=$dff~563^Q~7 cin=$add~554^ADD~122-8[0] cout=$add~554^ADD~122-9[0] sumout=$add~554^ADD~122-9[1] 

.subckt adder a=$dff~560^Q~9 b=$dff~563^Q~7 cin=$add~554^ADD~122-9[0] cout=$add~554^ADD~122-10[0] \
 sumout=$add~554^ADD~122-10[1] 

.subckt adder a=$dffe~939^Q~0 b=$dffe~938^Q~0 cin=$add~935^ADD~121-0[0] cout=$add~935^ADD~121-1[0] \
 sumout=$add~935^ADD~121-1[1] 

.subckt adder a=$dffe~939^Q~1 b=$dffe~938^Q~1 cin=$add~935^ADD~121-1[0] cout=$add~935^ADD~121-2[0] \
 sumout=$add~935^ADD~121-2[1] 

.subckt adder a=$dffe~939^Q~2 b=$dffe~938^Q~2 cin=$add~935^ADD~121-2[0] cout=$add~935^ADD~121-3[0] \
 sumout=$add~935^ADD~121-3[1] 

.subckt adder a=$dffe~939^Q~3 b=$dffe~938^Q~3 cin=$add~935^ADD~121-3[0] cout=$add~935^ADD~121-4[0] \
 sumout=$add~935^ADD~121-4[1] 

.subckt adder a=$dffe~939^Q~4 b=$dffe~938^Q~4 cin=$add~935^ADD~121-4[0] cout=$add~935^ADD~121-5[0] \
 sumout=$add~935^ADD~121-5[1] 

.subckt adder a=$dffe~939^Q~5 b=$dffe~938^Q~5 cin=$add~935^ADD~121-5[0] cout=$add~935^ADD~121-6[0] \
 sumout=$add~935^ADD~121-6[1] 

.subckt adder a=$dffe~939^Q~6 b=$dffe~938^Q~6 cin=$add~935^ADD~121-6[0] cout=$add~935^ADD~121-7[0] \
 sumout=$add~935^ADD~121-7[1] 

.subckt adder a=$dffe~939^Q~7 b=$dffe~938^Q~7 cin=$add~935^ADD~121-7[0] cout=$add~935^ADD~121-8[0] \
 sumout=$add~935^ADD~121-8[1] 

.subckt adder a=$dffe~939^Q~7 b=$dffe~938^Q~7 cin=$add~935^ADD~121-8[0] cout=$add~935^ADD~121-9[0] \
 sumout=$add~935^ADD~121-9[1] 

.subckt adder a=$dffe~939^Q~7 b=$dffe~938^Q~7 cin=$add~935^ADD~121-9[0] cout=$add~935^ADD~121-10[0] \
 sumout=$add~935^ADD~121-10[1] 

.subckt adder a=$dff~227^Q~0 b=$dff~226^Q~0 cin=$add~224^ADD~42-0[0] cout=$add~224^ADD~42-1[0] sumout=$add~224^ADD~42-1[1] 

.subckt adder a=$dff~227^Q~1 b=$dff~226^Q~1 cin=$add~224^ADD~42-1[0] cout=$add~224^ADD~42-2[0] sumout=$add~224^ADD~42-2[1] 

.subckt adder a=$dff~227^Q~2 b=$dff~226^Q~2 cin=$add~224^ADD~42-2[0] cout=$add~224^ADD~42-3[0] sumout=$add~224^ADD~42-3[1] 

.subckt adder a=$dff~227^Q~3 b=$dff~226^Q~3 cin=$add~224^ADD~42-3[0] cout=$add~224^ADD~42-4[0] sumout=$add~224^ADD~42-4[1] 

.subckt adder a=$dff~227^Q~4 b=$dff~226^Q~4 cin=$add~224^ADD~42-4[0] cout=$add~224^ADD~42-5[0] sumout=$add~224^ADD~42-5[1] 

.subckt adder a=$dff~227^Q~5 b=$dff~226^Q~5 cin=$add~224^ADD~42-5[0] cout=$add~224^ADD~42-6[0] sumout=$add~224^ADD~42-6[1] 

.subckt adder a=$dff~227^Q~6 b=$dff~226^Q~6 cin=$add~224^ADD~42-6[0] cout=$add~224^ADD~42-7[0] sumout=$add~224^ADD~42-7[1] 

.subckt adder a=$dff~227^Q~7 b=$dff~226^Q~7 cin=$add~224^ADD~42-7[0] cout=$add~224^ADD~42-8[0] sumout=$add~224^ADD~42-8[1] 

.subckt adder a=$dff~227^Q~7 b=$dff~226^Q~7 cin=$add~224^ADD~42-8[0] cout=$add~224^ADD~42-9[0] sumout=$add~224^ADD~42-9[1] 

.subckt adder a=$dff~227^Q~7 b=$dff~226^Q~7 cin=$add~224^ADD~42-9[0] cout=$add~224^ADD~42-10[0] sumout=$add~224^ADD~42-10[1] 

.subckt adder a=$dff~227^Q~7 b=$dff~226^Q~7 cin=$add~224^ADD~42-10[0] cout=$add~224^ADD~42-11[0] sumout=$add~224^ADD~42-11[1] 

.subckt adder a=$dff~229^Q~0 b=$dff~92^Q~0 cin=$add~225^ADD~21-0[0] cout=$add~225^ADD~21-1[0] sumout=$add~225^ADD~21-1[1] 

.subckt adder a=$dff~229^Q~1 b=$dff~1789^Q~0 cin=$add~225^ADD~21-1[0] cout=$add~225^ADD~21-2[0] sumout=$add~225^ADD~21-2[1] 

.subckt adder a=$dff~229^Q~2 b=$dff~1789^Q~1 cin=$add~225^ADD~21-2[0] cout=$add~225^ADD~21-3[0] sumout=$add~225^ADD~21-3[1] 

.subckt adder a=$dff~229^Q~3 b=$dff~1789^Q~2 cin=$add~225^ADD~21-3[0] cout=$add~225^ADD~21-4[0] sumout=$add~225^ADD~21-4[1] 

.subckt adder a=$dff~229^Q~4 b=$dff~1789^Q~3 cin=$add~225^ADD~21-4[0] cout=$add~225^ADD~21-5[0] sumout=$add~225^ADD~21-5[1] 

.subckt adder a=$dff~229^Q~5 b=$dff~1789^Q~4 cin=$add~225^ADD~21-5[0] cout=$add~225^ADD~21-6[0] sumout=$add~225^ADD~21-6[1] 

.subckt adder a=$dff~229^Q~6 b=$dff~1789^Q~5 cin=$add~225^ADD~21-6[0] cout=$add~225^ADD~21-7[0] sumout=$add~225^ADD~21-7[1] 

.subckt adder a=$dff~229^Q~7 b=$dff~1789^Q~6 cin=$add~225^ADD~21-7[0] cout=$add~225^ADD~21-8[0] sumout=$add~225^ADD~21-8[1] 

.subckt adder a=$dff~229^Q~8 b=$dff~1789^Q~6 cin=$add~225^ADD~21-8[0] cout=$add~225^ADD~21-9[0] sumout=$add~225^ADD~21-9[1] 

.subckt adder a=$dff~229^Q~9 b=$dff~1789^Q~6 cin=$add~225^ADD~21-9[0] cout=$add~225^ADD~21-10[0] sumout=$add~225^ADD~21-10[1] 

.subckt adder a=$dff~229^Q~10 b=$dff~1789^Q~6 cin=$add~225^ADD~21-10[0] cout=$add~225^ADD~21-11[0] \
 sumout=$add~225^ADD~21-11[1] 

.subckt adder a=$dff~941^Q~1 b=$dffe~940^Q~0 cin=$add~936^ADD~120-0[0] cout=$add~936^ADD~120-1[0] \
 sumout=$add~936^ADD~120-1[1] 

.subckt adder a=$dff~941^Q~2 b=$dffe~940^Q~1 cin=$add~936^ADD~120-1[0] cout=$add~936^ADD~120-2[0] \
 sumout=$add~936^ADD~120-2[1] 

.subckt adder a=$dff~941^Q~3 b=$dffe~940^Q~2 cin=$add~936^ADD~120-2[0] cout=$add~936^ADD~120-3[0] \
 sumout=$add~936^ADD~120-3[1] 

.subckt adder a=$dff~941^Q~4 b=$dffe~940^Q~3 cin=$add~936^ADD~120-3[0] cout=$add~936^ADD~120-4[0] \
 sumout=$add~936^ADD~120-4[1] 

.subckt adder a=$dff~941^Q~5 b=$dffe~940^Q~4 cin=$add~936^ADD~120-4[0] cout=$add~936^ADD~120-5[0] \
 sumout=$add~936^ADD~120-5[1] 

.subckt adder a=$dff~941^Q~6 b=$dffe~940^Q~5 cin=$add~936^ADD~120-5[0] cout=$add~936^ADD~120-6[0] \
 sumout=$add~936^ADD~120-6[1] 

.subckt adder a=$dff~941^Q~7 b=$dffe~940^Q~6 cin=$add~936^ADD~120-6[0] cout=$add~936^ADD~120-7[0] \
 sumout=$add~936^ADD~120-7[1] 

.subckt adder a=$dff~941^Q~8 b=$dffe~940^Q~7 cin=$add~936^ADD~120-7[0] cout=$add~936^ADD~120-8[0] \
 sumout=$add~936^ADD~120-8[1] 

.subckt adder a=$dff~941^Q~9 b=$dffe~940^Q~7 cin=$add~936^ADD~120-8[0] cout=$add~936^ADD~120-9[0] \
 sumout=$add~936^ADD~120-9[1] 

.subckt adder a=$dff~562^Q~1 b=$dff~559^Q~0 cin=$add~553^ADD~123-0[0] cout=$add~553^ADD~123-1[0] sumout=$add~553^ADD~123-1[1] 

.subckt adder a=$dff~562^Q~2 b=$dff~559^Q~1 cin=$add~553^ADD~123-1[0] cout=$add~553^ADD~123-2[0] sumout=$add~553^ADD~123-2[1] 

.subckt adder a=$dff~562^Q~3 b=$dff~559^Q~2 cin=$add~553^ADD~123-2[0] cout=$add~553^ADD~123-3[0] sumout=$add~553^ADD~123-3[1] 

.subckt adder a=$dff~562^Q~4 b=$dff~559^Q~3 cin=$add~553^ADD~123-3[0] cout=$add~553^ADD~123-4[0] sumout=$add~553^ADD~123-4[1] 

.subckt adder a=$dff~562^Q~5 b=$dff~559^Q~4 cin=$add~553^ADD~123-4[0] cout=$add~553^ADD~123-5[0] sumout=$add~553^ADD~123-5[1] 

.subckt adder a=$dff~562^Q~6 b=$dff~559^Q~5 cin=$add~553^ADD~123-5[0] cout=$add~553^ADD~123-6[0] sumout=$add~553^ADD~123-6[1] 

.subckt adder a=$dff~562^Q~7 b=$dff~559^Q~6 cin=$add~553^ADD~123-6[0] cout=$add~553^ADD~123-7[0] sumout=$add~553^ADD~123-7[1] 

.subckt adder a=$dff~562^Q~7 b=$dff~559^Q~7 cin=$add~553^ADD~123-7[0] cout=$add~553^ADD~123-8[0] sumout=$add~553^ADD~123-8[1] 

.subckt adder a=$dff~562^Q~7 b=$dff~559^Q~7 cin=$add~553^ADD~123-8[0] cout=$add~553^ADD~123-9[0] sumout=$add~553^ADD~123-9[1] 

.subckt adder a=$dff~549^Q~0 b=$dff~552^Q~0 cin=$add~543^ADD~118-0[0] cout=$add~543^ADD~118-1[0] sumout=$add~543^ADD~118-1[1] 

.subckt adder a=$dff~549^Q~1 b=$dff~552^Q~1 cin=$add~543^ADD~118-1[0] cout=$add~543^ADD~118-2[0] sumout=$add~543^ADD~118-2[1] 

.subckt adder a=$dff~549^Q~2 b=$dff~552^Q~2 cin=$add~543^ADD~118-2[0] cout=$add~543^ADD~118-3[0] sumout=$add~543^ADD~118-3[1] 

.subckt adder a=$dff~549^Q~3 b=$dff~552^Q~3 cin=$add~543^ADD~118-3[0] cout=$add~543^ADD~118-4[0] sumout=$add~543^ADD~118-4[1] 

.subckt adder a=$dff~549^Q~4 b=$dff~552^Q~4 cin=$add~543^ADD~118-4[0] cout=$add~543^ADD~118-5[0] sumout=$add~543^ADD~118-5[1] 

.subckt adder a=$dff~549^Q~5 b=$dff~552^Q~5 cin=$add~543^ADD~118-5[0] cout=$add~543^ADD~118-6[0] sumout=$add~543^ADD~118-6[1] 

.subckt adder a=$dff~549^Q~6 b=$dff~552^Q~6 cin=$add~543^ADD~118-6[0] cout=$add~543^ADD~118-7[0] sumout=$add~543^ADD~118-7[1] 

.subckt adder a=$dff~549^Q~7 b=$dff~552^Q~7 cin=$add~543^ADD~118-7[0] cout=$add~543^ADD~118-8[0] sumout=$add~543^ADD~118-8[1] 

.subckt adder a=$dff~549^Q~8 b=$dff~552^Q~7 cin=$add~543^ADD~118-8[0] cout=$add~543^ADD~118-9[0] sumout=$add~543^ADD~118-9[1] 

.subckt adder a=$dff~549^Q~9 b=$dff~552^Q~7 cin=$add~543^ADD~118-9[0] cout=$add~543^ADD~118-10[0] \
 sumout=$add~543^ADD~118-10[1] 

.subckt adder a=$dffe~927^Q~0 b=$dffe~926^Q~0 cin=$add~923^ADD~117-0[0] cout=$add~923^ADD~117-1[0] \
 sumout=$add~923^ADD~117-1[1] 

.subckt adder a=$dffe~927^Q~1 b=$dffe~926^Q~1 cin=$add~923^ADD~117-1[0] cout=$add~923^ADD~117-2[0] \
 sumout=$add~923^ADD~117-2[1] 

.subckt adder a=$dffe~927^Q~2 b=$dffe~926^Q~2 cin=$add~923^ADD~117-2[0] cout=$add~923^ADD~117-3[0] \
 sumout=$add~923^ADD~117-3[1] 

.subckt adder a=$dffe~927^Q~3 b=$dffe~926^Q~3 cin=$add~923^ADD~117-3[0] cout=$add~923^ADD~117-4[0] \
 sumout=$add~923^ADD~117-4[1] 

.subckt adder a=$dffe~927^Q~4 b=$dffe~926^Q~4 cin=$add~923^ADD~117-4[0] cout=$add~923^ADD~117-5[0] \
 sumout=$add~923^ADD~117-5[1] 

.subckt adder a=$dffe~927^Q~5 b=$dffe~926^Q~5 cin=$add~923^ADD~117-5[0] cout=$add~923^ADD~117-6[0] \
 sumout=$add~923^ADD~117-6[1] 

.subckt adder a=$dffe~927^Q~6 b=$dffe~926^Q~6 cin=$add~923^ADD~117-6[0] cout=$add~923^ADD~117-7[0] \
 sumout=$add~923^ADD~117-7[1] 

.subckt adder a=$dffe~927^Q~7 b=$dffe~926^Q~7 cin=$add~923^ADD~117-7[0] cout=$add~923^ADD~117-8[0] \
 sumout=$add~923^ADD~117-8[1] 

.subckt adder a=$dffe~927^Q~7 b=$dffe~926^Q~7 cin=$add~923^ADD~117-8[0] cout=$add~923^ADD~117-9[0] \
 sumout=$add~923^ADD~117-9[1] 

.subckt adder a=$dffe~927^Q~7 b=$dffe~926^Q~7 cin=$add~923^ADD~117-9[0] cout=$add~923^ADD~117-10[0] \
 sumout=$add~923^ADD~117-10[1] 

.subckt adder a=$dff~220^Q~0 b=$dff~219^Q~0 cin=$add~217^ADD~41-0[0] cout=$add~217^ADD~41-1[0] sumout=$add~217^ADD~41-1[1] 

.subckt adder a=$dff~220^Q~1 b=$dff~219^Q~1 cin=$add~217^ADD~41-1[0] cout=$add~217^ADD~41-2[0] sumout=$add~217^ADD~41-2[1] 

.subckt adder a=$dff~220^Q~2 b=$dff~219^Q~2 cin=$add~217^ADD~41-2[0] cout=$add~217^ADD~41-3[0] sumout=$add~217^ADD~41-3[1] 

.subckt adder a=$dff~220^Q~3 b=$dff~219^Q~3 cin=$add~217^ADD~41-3[0] cout=$add~217^ADD~41-4[0] sumout=$add~217^ADD~41-4[1] 

.subckt adder a=$dff~220^Q~4 b=$dff~219^Q~4 cin=$add~217^ADD~41-4[0] cout=$add~217^ADD~41-5[0] sumout=$add~217^ADD~41-5[1] 

.subckt adder a=$dff~220^Q~5 b=$dff~219^Q~5 cin=$add~217^ADD~41-5[0] cout=$add~217^ADD~41-6[0] sumout=$add~217^ADD~41-6[1] 

.subckt adder a=$dff~220^Q~6 b=$dff~219^Q~6 cin=$add~217^ADD~41-6[0] cout=$add~217^ADD~41-7[0] sumout=$add~217^ADD~41-7[1] 

.subckt adder a=$dff~220^Q~7 b=$dff~219^Q~7 cin=$add~217^ADD~41-7[0] cout=$add~217^ADD~41-8[0] sumout=$add~217^ADD~41-8[1] 

.subckt adder a=$dff~220^Q~7 b=$dff~219^Q~8 cin=$add~217^ADD~41-8[0] cout=$add~217^ADD~41-9[0] sumout=$add~217^ADD~41-9[1] 

.subckt adder a=$dff~220^Q~7 b=$dff~219^Q~8 cin=$add~217^ADD~41-9[0] cout=$add~217^ADD~41-10[0] sumout=$add~217^ADD~41-10[1] 

.subckt adder a=$dff~220^Q~7 b=$dff~219^Q~8 cin=$add~217^ADD~41-10[0] cout=$add~217^ADD~41-11[0] sumout=$add~217^ADD~41-11[1] 

.subckt adder a=$dff~222^Q~0 b=$dff~92^Q~0 cin=$add~218^ADD~20-0[0] cout=$add~218^ADD~20-1[0] sumout=$add~218^ADD~20-1[1] 

.subckt adder a=$dff~222^Q~1 b=$dff~1789^Q~0 cin=$add~218^ADD~20-1[0] cout=$add~218^ADD~20-2[0] sumout=$add~218^ADD~20-2[1] 

.subckt adder a=$dff~222^Q~2 b=$dff~1789^Q~1 cin=$add~218^ADD~20-2[0] cout=$add~218^ADD~20-3[0] sumout=$add~218^ADD~20-3[1] 

.subckt adder a=$dff~222^Q~3 b=$dff~1789^Q~2 cin=$add~218^ADD~20-3[0] cout=$add~218^ADD~20-4[0] sumout=$add~218^ADD~20-4[1] 

.subckt adder a=$dff~222^Q~4 b=$dff~1789^Q~3 cin=$add~218^ADD~20-4[0] cout=$add~218^ADD~20-5[0] sumout=$add~218^ADD~20-5[1] 

.subckt adder a=$dff~222^Q~5 b=$dff~1789^Q~4 cin=$add~218^ADD~20-5[0] cout=$add~218^ADD~20-6[0] sumout=$add~218^ADD~20-6[1] 

.subckt adder a=$dff~222^Q~6 b=$dff~1789^Q~5 cin=$add~218^ADD~20-6[0] cout=$add~218^ADD~20-7[0] sumout=$add~218^ADD~20-7[1] 

.subckt adder a=$dff~222^Q~7 b=$dff~1789^Q~6 cin=$add~218^ADD~20-7[0] cout=$add~218^ADD~20-8[0] sumout=$add~218^ADD~20-8[1] 

.subckt adder a=$dff~222^Q~8 b=$dff~1789^Q~6 cin=$add~218^ADD~20-8[0] cout=$add~218^ADD~20-9[0] sumout=$add~218^ADD~20-9[1] 

.subckt adder a=$dff~222^Q~9 b=$dff~1789^Q~6 cin=$add~218^ADD~20-9[0] cout=$add~218^ADD~20-10[0] sumout=$add~218^ADD~20-10[1] 

.subckt adder a=$dff~222^Q~10 b=$dff~1789^Q~6 cin=$add~218^ADD~20-10[0] cout=$add~218^ADD~20-11[0] \
 sumout=$add~218^ADD~20-11[1] 

.subckt adder a=$dff~929^Q~1 b=$dffe~928^Q~0 cin=$add~924^ADD~116-0[0] cout=$add~924^ADD~116-1[0] \
 sumout=$add~924^ADD~116-1[1] 

.subckt adder a=$dff~929^Q~2 b=$dffe~928^Q~1 cin=$add~924^ADD~116-1[0] cout=$add~924^ADD~116-2[0] \
 sumout=$add~924^ADD~116-2[1] 

.subckt adder a=$dff~929^Q~3 b=$dffe~928^Q~2 cin=$add~924^ADD~116-2[0] cout=$add~924^ADD~116-3[0] \
 sumout=$add~924^ADD~116-3[1] 

.subckt adder a=$dff~929^Q~4 b=$dffe~928^Q~3 cin=$add~924^ADD~116-3[0] cout=$add~924^ADD~116-4[0] \
 sumout=$add~924^ADD~116-4[1] 

.subckt adder a=$dff~929^Q~5 b=$dffe~928^Q~4 cin=$add~924^ADD~116-4[0] cout=$add~924^ADD~116-5[0] \
 sumout=$add~924^ADD~116-5[1] 

.subckt adder a=$dff~929^Q~6 b=$dffe~928^Q~5 cin=$add~924^ADD~116-5[0] cout=$add~924^ADD~116-6[0] \
 sumout=$add~924^ADD~116-6[1] 

.subckt adder a=$dff~929^Q~7 b=$dffe~928^Q~6 cin=$add~924^ADD~116-6[0] cout=$add~924^ADD~116-7[0] \
 sumout=$add~924^ADD~116-7[1] 

.subckt adder a=$dff~929^Q~8 b=$dffe~928^Q~7 cin=$add~924^ADD~116-7[0] cout=$add~924^ADD~116-8[0] \
 sumout=$add~924^ADD~116-8[1] 

.subckt adder a=$dff~929^Q~9 b=$dffe~928^Q~7 cin=$add~924^ADD~116-8[0] cout=$add~924^ADD~116-9[0] \
 sumout=$add~924^ADD~116-9[1] 

.subckt adder a=$dff~551^Q~1 b=$dff~548^Q~0 cin=$add~542^ADD~119-0[0] cout=$add~542^ADD~119-1[0] sumout=$add~542^ADD~119-1[1] 

.subckt adder a=$dff~551^Q~2 b=$dff~548^Q~1 cin=$add~542^ADD~119-1[0] cout=$add~542^ADD~119-2[0] sumout=$add~542^ADD~119-2[1] 

.subckt adder a=$dff~551^Q~3 b=$dff~548^Q~2 cin=$add~542^ADD~119-2[0] cout=$add~542^ADD~119-3[0] sumout=$add~542^ADD~119-3[1] 

.subckt adder a=$dff~551^Q~4 b=$dff~548^Q~3 cin=$add~542^ADD~119-3[0] cout=$add~542^ADD~119-4[0] sumout=$add~542^ADD~119-4[1] 

.subckt adder a=$dff~551^Q~5 b=$dff~548^Q~4 cin=$add~542^ADD~119-4[0] cout=$add~542^ADD~119-5[0] sumout=$add~542^ADD~119-5[1] 

.subckt adder a=$dff~551^Q~6 b=$dff~548^Q~5 cin=$add~542^ADD~119-5[0] cout=$add~542^ADD~119-6[0] sumout=$add~542^ADD~119-6[1] 

.subckt adder a=$dff~551^Q~7 b=$dff~548^Q~6 cin=$add~542^ADD~119-6[0] cout=$add~542^ADD~119-7[0] sumout=$add~542^ADD~119-7[1] 

.subckt adder a=$dff~551^Q~7 b=$dff~548^Q~7 cin=$add~542^ADD~119-7[0] cout=$add~542^ADD~119-8[0] sumout=$add~542^ADD~119-8[1] 

.subckt adder a=$dff~551^Q~7 b=$dff~548^Q~7 cin=$add~542^ADD~119-8[0] cout=$add~542^ADD~119-9[0] sumout=$add~542^ADD~119-9[1] 

.subckt adder a=$dff~538^Q~0 b=$dff~541^Q~0 cin=$add~532^ADD~114-0[0] cout=$add~532^ADD~114-1[0] sumout=$add~532^ADD~114-1[1] 

.subckt adder a=$dff~538^Q~1 b=$dff~541^Q~1 cin=$add~532^ADD~114-1[0] cout=$add~532^ADD~114-2[0] sumout=$add~532^ADD~114-2[1] 

.subckt adder a=$dff~538^Q~2 b=$dff~541^Q~2 cin=$add~532^ADD~114-2[0] cout=$add~532^ADD~114-3[0] sumout=$add~532^ADD~114-3[1] 

.subckt adder a=$dff~538^Q~3 b=$dff~541^Q~3 cin=$add~532^ADD~114-3[0] cout=$add~532^ADD~114-4[0] sumout=$add~532^ADD~114-4[1] 

.subckt adder a=$dff~538^Q~4 b=$dff~541^Q~4 cin=$add~532^ADD~114-4[0] cout=$add~532^ADD~114-5[0] sumout=$add~532^ADD~114-5[1] 

.subckt adder a=$dff~538^Q~5 b=$dff~541^Q~5 cin=$add~532^ADD~114-5[0] cout=$add~532^ADD~114-6[0] sumout=$add~532^ADD~114-6[1] 

.subckt adder a=$dff~538^Q~6 b=$dff~541^Q~6 cin=$add~532^ADD~114-6[0] cout=$add~532^ADD~114-7[0] sumout=$add~532^ADD~114-7[1] 

.subckt adder a=$dff~538^Q~7 b=$dff~541^Q~7 cin=$add~532^ADD~114-7[0] cout=$add~532^ADD~114-8[0] sumout=$add~532^ADD~114-8[1] 

.subckt adder a=$dff~538^Q~8 b=$dff~541^Q~7 cin=$add~532^ADD~114-8[0] cout=$add~532^ADD~114-9[0] sumout=$add~532^ADD~114-9[1] 

.subckt adder a=$dff~538^Q~9 b=$dff~541^Q~7 cin=$add~532^ADD~114-9[0] cout=$add~532^ADD~114-10[0] \
 sumout=$add~532^ADD~114-10[1] 

.subckt adder a=$dffe~915^Q~0 b=$dffe~914^Q~0 cin=$add~911^ADD~113-0[0] cout=$add~911^ADD~113-1[0] \
 sumout=$add~911^ADD~113-1[1] 

.subckt adder a=$dffe~915^Q~1 b=$dffe~914^Q~1 cin=$add~911^ADD~113-1[0] cout=$add~911^ADD~113-2[0] \
 sumout=$add~911^ADD~113-2[1] 

.subckt adder a=$dffe~915^Q~2 b=$dffe~914^Q~2 cin=$add~911^ADD~113-2[0] cout=$add~911^ADD~113-3[0] \
 sumout=$add~911^ADD~113-3[1] 

.subckt adder a=$dffe~915^Q~3 b=$dffe~914^Q~3 cin=$add~911^ADD~113-3[0] cout=$add~911^ADD~113-4[0] \
 sumout=$add~911^ADD~113-4[1] 

.subckt adder a=$dffe~915^Q~4 b=$dffe~914^Q~4 cin=$add~911^ADD~113-4[0] cout=$add~911^ADD~113-5[0] \
 sumout=$add~911^ADD~113-5[1] 

.subckt adder a=$dffe~915^Q~5 b=$dffe~914^Q~5 cin=$add~911^ADD~113-5[0] cout=$add~911^ADD~113-6[0] \
 sumout=$add~911^ADD~113-6[1] 

.subckt adder a=$dffe~915^Q~6 b=$dffe~914^Q~6 cin=$add~911^ADD~113-6[0] cout=$add~911^ADD~113-7[0] \
 sumout=$add~911^ADD~113-7[1] 

.subckt adder a=$dffe~915^Q~7 b=$dffe~914^Q~7 cin=$add~911^ADD~113-7[0] cout=$add~911^ADD~113-8[0] \
 sumout=$add~911^ADD~113-8[1] 

.subckt adder a=$dffe~915^Q~7 b=$dffe~914^Q~7 cin=$add~911^ADD~113-8[0] cout=$add~911^ADD~113-9[0] \
 sumout=$add~911^ADD~113-9[1] 

.subckt adder a=$dffe~915^Q~7 b=$dffe~914^Q~7 cin=$add~911^ADD~113-9[0] cout=$add~911^ADD~113-10[0] \
 sumout=$add~911^ADD~113-10[1] 

.subckt adder a=$dff~213^Q~0 b=$dff~212^Q~0 cin=$add~210^ADD~40-0[0] cout=$add~210^ADD~40-1[0] sumout=$add~210^ADD~40-1[1] 

.subckt adder a=$dff~213^Q~1 b=$dff~212^Q~1 cin=$add~210^ADD~40-1[0] cout=$add~210^ADD~40-2[0] sumout=$add~210^ADD~40-2[1] 

.subckt adder a=$dff~213^Q~2 b=$dff~212^Q~2 cin=$add~210^ADD~40-2[0] cout=$add~210^ADD~40-3[0] sumout=$add~210^ADD~40-3[1] 

.subckt adder a=$dff~213^Q~3 b=$dff~212^Q~3 cin=$add~210^ADD~40-3[0] cout=$add~210^ADD~40-4[0] sumout=$add~210^ADD~40-4[1] 

.subckt adder a=$dff~213^Q~4 b=$dff~212^Q~4 cin=$add~210^ADD~40-4[0] cout=$add~210^ADD~40-5[0] sumout=$add~210^ADD~40-5[1] 

.subckt adder a=$dff~213^Q~5 b=$dff~212^Q~5 cin=$add~210^ADD~40-5[0] cout=$add~210^ADD~40-6[0] sumout=$add~210^ADD~40-6[1] 

.subckt adder a=$dff~213^Q~6 b=$dff~212^Q~6 cin=$add~210^ADD~40-6[0] cout=$add~210^ADD~40-7[0] sumout=$add~210^ADD~40-7[1] 

.subckt adder a=$dff~213^Q~7 b=$dff~212^Q~7 cin=$add~210^ADD~40-7[0] cout=$add~210^ADD~40-8[0] sumout=$add~210^ADD~40-8[1] 

.subckt adder a=$dff~213^Q~7 b=$dff~212^Q~7 cin=$add~210^ADD~40-8[0] cout=$add~210^ADD~40-9[0] sumout=$add~210^ADD~40-9[1] 

.subckt adder a=$dff~213^Q~7 b=$dff~212^Q~7 cin=$add~210^ADD~40-9[0] cout=$add~210^ADD~40-10[0] sumout=$add~210^ADD~40-10[1] 

.subckt adder a=$dff~213^Q~7 b=$dff~212^Q~7 cin=$add~210^ADD~40-10[0] cout=$add~210^ADD~40-11[0] sumout=$add~210^ADD~40-11[1] 

.subckt adder a=$dff~215^Q~0 b=$dff~92^Q~0 cin=$add~211^ADD~19-0[0] cout=$add~211^ADD~19-1[0] sumout=$add~211^ADD~19-1[1] 

.subckt adder a=$dff~215^Q~1 b=$dff~1789^Q~0 cin=$add~211^ADD~19-1[0] cout=$add~211^ADD~19-2[0] sumout=$add~211^ADD~19-2[1] 

.subckt adder a=$dff~215^Q~2 b=$dff~1789^Q~1 cin=$add~211^ADD~19-2[0] cout=$add~211^ADD~19-3[0] sumout=$add~211^ADD~19-3[1] 

.subckt adder a=$dff~215^Q~3 b=$dff~1789^Q~2 cin=$add~211^ADD~19-3[0] cout=$add~211^ADD~19-4[0] sumout=$add~211^ADD~19-4[1] 

.subckt adder a=$dff~215^Q~4 b=$dff~1789^Q~3 cin=$add~211^ADD~19-4[0] cout=$add~211^ADD~19-5[0] sumout=$add~211^ADD~19-5[1] 

.subckt adder a=$dff~215^Q~5 b=$dff~1789^Q~4 cin=$add~211^ADD~19-5[0] cout=$add~211^ADD~19-6[0] sumout=$add~211^ADD~19-6[1] 

.subckt adder a=$dff~215^Q~6 b=$dff~1789^Q~5 cin=$add~211^ADD~19-6[0] cout=$add~211^ADD~19-7[0] sumout=$add~211^ADD~19-7[1] 

.subckt adder a=$dff~215^Q~7 b=$dff~1789^Q~6 cin=$add~211^ADD~19-7[0] cout=$add~211^ADD~19-8[0] sumout=$add~211^ADD~19-8[1] 

.subckt adder a=$dff~215^Q~8 b=$dff~1789^Q~6 cin=$add~211^ADD~19-8[0] cout=$add~211^ADD~19-9[0] sumout=$add~211^ADD~19-9[1] 

.subckt adder a=$dff~215^Q~9 b=$dff~1789^Q~6 cin=$add~211^ADD~19-9[0] cout=$add~211^ADD~19-10[0] sumout=$add~211^ADD~19-10[1] 

.subckt adder a=$dff~215^Q~10 b=$dff~1789^Q~6 cin=$add~211^ADD~19-10[0] cout=$add~211^ADD~19-11[0] \
 sumout=$add~211^ADD~19-11[1] 

.subckt adder a=$dff~917^Q~1 b=$dffe~916^Q~0 cin=$add~912^ADD~112-0[0] cout=$add~912^ADD~112-1[0] \
 sumout=$add~912^ADD~112-1[1] 

.subckt adder a=$dff~917^Q~2 b=$dffe~916^Q~1 cin=$add~912^ADD~112-1[0] cout=$add~912^ADD~112-2[0] \
 sumout=$add~912^ADD~112-2[1] 

.subckt adder a=$dff~917^Q~3 b=$dffe~916^Q~2 cin=$add~912^ADD~112-2[0] cout=$add~912^ADD~112-3[0] \
 sumout=$add~912^ADD~112-3[1] 

.subckt adder a=$dff~917^Q~4 b=$dffe~916^Q~3 cin=$add~912^ADD~112-3[0] cout=$add~912^ADD~112-4[0] \
 sumout=$add~912^ADD~112-4[1] 

.subckt adder a=$dff~917^Q~5 b=$dffe~916^Q~4 cin=$add~912^ADD~112-4[0] cout=$add~912^ADD~112-5[0] \
 sumout=$add~912^ADD~112-5[1] 

.subckt adder a=$dff~917^Q~6 b=$dffe~916^Q~5 cin=$add~912^ADD~112-5[0] cout=$add~912^ADD~112-6[0] \
 sumout=$add~912^ADD~112-6[1] 

.subckt adder a=$dff~917^Q~7 b=$dffe~916^Q~6 cin=$add~912^ADD~112-6[0] cout=$add~912^ADD~112-7[0] \
 sumout=$add~912^ADD~112-7[1] 

.subckt adder a=$dff~917^Q~8 b=$dffe~916^Q~7 cin=$add~912^ADD~112-7[0] cout=$add~912^ADD~112-8[0] \
 sumout=$add~912^ADD~112-8[1] 

.subckt adder a=$dff~917^Q~9 b=$dffe~916^Q~7 cin=$add~912^ADD~112-8[0] cout=$add~912^ADD~112-9[0] \
 sumout=$add~912^ADD~112-9[1] 

.subckt adder a=$dff~540^Q~1 b=$dff~537^Q~0 cin=$add~531^ADD~115-0[0] cout=$add~531^ADD~115-1[0] sumout=$add~531^ADD~115-1[1] 

.subckt adder a=$dff~540^Q~2 b=$dff~537^Q~1 cin=$add~531^ADD~115-1[0] cout=$add~531^ADD~115-2[0] sumout=$add~531^ADD~115-2[1] 

.subckt adder a=$dff~540^Q~3 b=$dff~537^Q~2 cin=$add~531^ADD~115-2[0] cout=$add~531^ADD~115-3[0] sumout=$add~531^ADD~115-3[1] 

.subckt adder a=$dff~540^Q~4 b=$dff~537^Q~3 cin=$add~531^ADD~115-3[0] cout=$add~531^ADD~115-4[0] sumout=$add~531^ADD~115-4[1] 

.subckt adder a=$dff~540^Q~5 b=$dff~537^Q~4 cin=$add~531^ADD~115-4[0] cout=$add~531^ADD~115-5[0] sumout=$add~531^ADD~115-5[1] 

.subckt adder a=$dff~540^Q~6 b=$dff~537^Q~5 cin=$add~531^ADD~115-5[0] cout=$add~531^ADD~115-6[0] sumout=$add~531^ADD~115-6[1] 

.subckt adder a=$dff~540^Q~7 b=$dff~537^Q~6 cin=$add~531^ADD~115-6[0] cout=$add~531^ADD~115-7[0] sumout=$add~531^ADD~115-7[1] 

.subckt adder a=$dff~540^Q~7 b=$dff~537^Q~7 cin=$add~531^ADD~115-7[0] cout=$add~531^ADD~115-8[0] sumout=$add~531^ADD~115-8[1] 

.subckt adder a=$dff~540^Q~7 b=$dff~537^Q~7 cin=$add~531^ADD~115-8[0] cout=$add~531^ADD~115-9[0] sumout=$add~531^ADD~115-9[1] 

.subckt adder a=$dff~527^Q~0 b=$dff~530^Q~0 cin=$add~521^ADD~110-0[0] cout=$add~521^ADD~110-1[0] sumout=$add~521^ADD~110-1[1] 

.subckt adder a=$dff~527^Q~1 b=$dff~530^Q~1 cin=$add~521^ADD~110-1[0] cout=$add~521^ADD~110-2[0] sumout=$add~521^ADD~110-2[1] 

.subckt adder a=$dff~527^Q~2 b=$dff~530^Q~2 cin=$add~521^ADD~110-2[0] cout=$add~521^ADD~110-3[0] sumout=$add~521^ADD~110-3[1] 

.subckt adder a=$dff~527^Q~3 b=$dff~530^Q~3 cin=$add~521^ADD~110-3[0] cout=$add~521^ADD~110-4[0] sumout=$add~521^ADD~110-4[1] 

.subckt adder a=$dff~527^Q~4 b=$dff~530^Q~4 cin=$add~521^ADD~110-4[0] cout=$add~521^ADD~110-5[0] sumout=$add~521^ADD~110-5[1] 

.subckt adder a=$dff~527^Q~5 b=$dff~530^Q~5 cin=$add~521^ADD~110-5[0] cout=$add~521^ADD~110-6[0] sumout=$add~521^ADD~110-6[1] 

.subckt adder a=$dff~527^Q~6 b=$dff~530^Q~6 cin=$add~521^ADD~110-6[0] cout=$add~521^ADD~110-7[0] sumout=$add~521^ADD~110-7[1] 

.subckt adder a=$dff~527^Q~7 b=$dff~530^Q~7 cin=$add~521^ADD~110-7[0] cout=$add~521^ADD~110-8[0] sumout=$add~521^ADD~110-8[1] 

.subckt adder a=$dff~527^Q~8 b=$dff~530^Q~7 cin=$add~521^ADD~110-8[0] cout=$add~521^ADD~110-9[0] sumout=$add~521^ADD~110-9[1] 

.subckt adder a=$dff~527^Q~9 b=$dff~530^Q~7 cin=$add~521^ADD~110-9[0] cout=$add~521^ADD~110-10[0] \
 sumout=$add~521^ADD~110-10[1] 

.subckt adder a=$dffe~903^Q~0 b=$dffe~902^Q~0 cin=$add~899^ADD~109-0[0] cout=$add~899^ADD~109-1[0] \
 sumout=$add~899^ADD~109-1[1] 

.subckt adder a=$dffe~903^Q~1 b=$dffe~902^Q~1 cin=$add~899^ADD~109-1[0] cout=$add~899^ADD~109-2[0] \
 sumout=$add~899^ADD~109-2[1] 

.subckt adder a=$dffe~903^Q~2 b=$dffe~902^Q~2 cin=$add~899^ADD~109-2[0] cout=$add~899^ADD~109-3[0] \
 sumout=$add~899^ADD~109-3[1] 

.subckt adder a=$dffe~903^Q~3 b=$dffe~902^Q~3 cin=$add~899^ADD~109-3[0] cout=$add~899^ADD~109-4[0] \
 sumout=$add~899^ADD~109-4[1] 

.subckt adder a=$dffe~903^Q~4 b=$dffe~902^Q~4 cin=$add~899^ADD~109-4[0] cout=$add~899^ADD~109-5[0] \
 sumout=$add~899^ADD~109-5[1] 

.subckt adder a=$dffe~903^Q~5 b=$dffe~902^Q~5 cin=$add~899^ADD~109-5[0] cout=$add~899^ADD~109-6[0] \
 sumout=$add~899^ADD~109-6[1] 

.subckt adder a=$dffe~903^Q~6 b=$dffe~902^Q~6 cin=$add~899^ADD~109-6[0] cout=$add~899^ADD~109-7[0] \
 sumout=$add~899^ADD~109-7[1] 

.subckt adder a=$dffe~903^Q~7 b=$dffe~902^Q~7 cin=$add~899^ADD~109-7[0] cout=$add~899^ADD~109-8[0] \
 sumout=$add~899^ADD~109-8[1] 

.subckt adder a=$dffe~903^Q~7 b=$dffe~902^Q~7 cin=$add~899^ADD~109-8[0] cout=$add~899^ADD~109-9[0] \
 sumout=$add~899^ADD~109-9[1] 

.subckt adder a=$dffe~903^Q~7 b=$dffe~902^Q~7 cin=$add~899^ADD~109-9[0] cout=$add~899^ADD~109-10[0] \
 sumout=$add~899^ADD~109-10[1] 

.subckt adder a=$dff~905^Q~1 b=$dffe~904^Q~0 cin=$add~900^ADD~108-0[0] cout=$add~900^ADD~108-1[0] \
 sumout=$add~900^ADD~108-1[1] 

.subckt adder a=$dff~905^Q~2 b=$dffe~904^Q~1 cin=$add~900^ADD~108-1[0] cout=$add~900^ADD~108-2[0] \
 sumout=$add~900^ADD~108-2[1] 

.subckt adder a=$dff~905^Q~3 b=$dffe~904^Q~2 cin=$add~900^ADD~108-2[0] cout=$add~900^ADD~108-3[0] \
 sumout=$add~900^ADD~108-3[1] 

.subckt adder a=$dff~905^Q~4 b=$dffe~904^Q~3 cin=$add~900^ADD~108-3[0] cout=$add~900^ADD~108-4[0] \
 sumout=$add~900^ADD~108-4[1] 

.subckt adder a=$dff~905^Q~5 b=$dffe~904^Q~4 cin=$add~900^ADD~108-4[0] cout=$add~900^ADD~108-5[0] \
 sumout=$add~900^ADD~108-5[1] 

.subckt adder a=$dff~905^Q~6 b=$dffe~904^Q~5 cin=$add~900^ADD~108-5[0] cout=$add~900^ADD~108-6[0] \
 sumout=$add~900^ADD~108-6[1] 

.subckt adder a=$dff~905^Q~7 b=$dffe~904^Q~6 cin=$add~900^ADD~108-6[0] cout=$add~900^ADD~108-7[0] \
 sumout=$add~900^ADD~108-7[1] 

.subckt adder a=$dff~905^Q~8 b=$dffe~904^Q~7 cin=$add~900^ADD~108-7[0] cout=$add~900^ADD~108-8[0] \
 sumout=$add~900^ADD~108-8[1] 

.subckt adder a=$dff~905^Q~9 b=$dffe~904^Q~7 cin=$add~900^ADD~108-8[0] cout=$add~900^ADD~108-9[0] \
 sumout=$add~900^ADD~108-9[1] 

.subckt adder a=$dff~529^Q~1 b=$dff~526^Q~0 cin=$add~520^ADD~111-0[0] cout=$add~520^ADD~111-1[0] sumout=$add~520^ADD~111-1[1] 

.subckt adder a=$dff~529^Q~2 b=$dff~526^Q~1 cin=$add~520^ADD~111-1[0] cout=$add~520^ADD~111-2[0] sumout=$add~520^ADD~111-2[1] 

.subckt adder a=$dff~529^Q~3 b=$dff~526^Q~2 cin=$add~520^ADD~111-2[0] cout=$add~520^ADD~111-3[0] sumout=$add~520^ADD~111-3[1] 

.subckt adder a=$dff~529^Q~4 b=$dff~526^Q~3 cin=$add~520^ADD~111-3[0] cout=$add~520^ADD~111-4[0] sumout=$add~520^ADD~111-4[1] 

.subckt adder a=$dff~529^Q~5 b=$dff~526^Q~4 cin=$add~520^ADD~111-4[0] cout=$add~520^ADD~111-5[0] sumout=$add~520^ADD~111-5[1] 

.subckt adder a=$dff~529^Q~6 b=$dff~526^Q~5 cin=$add~520^ADD~111-5[0] cout=$add~520^ADD~111-6[0] sumout=$add~520^ADD~111-6[1] 

.subckt adder a=$dff~529^Q~7 b=$dff~526^Q~6 cin=$add~520^ADD~111-6[0] cout=$add~520^ADD~111-7[0] sumout=$add~520^ADD~111-7[1] 

.subckt adder a=$dff~529^Q~7 b=$dff~526^Q~7 cin=$add~520^ADD~111-7[0] cout=$add~520^ADD~111-8[0] sumout=$add~520^ADD~111-8[1] 

.subckt adder a=$dff~529^Q~7 b=$dff~526^Q~7 cin=$add~520^ADD~111-8[0] cout=$add~520^ADD~111-9[0] sumout=$add~520^ADD~111-9[1] 

.subckt adder a=$dff~516^Q~0 b=$dff~519^Q~0 cin=$add~510^ADD~106-0[0] cout=$add~510^ADD~106-1[0] sumout=$add~510^ADD~106-1[1] 

.subckt adder a=$dff~516^Q~1 b=$dff~519^Q~1 cin=$add~510^ADD~106-1[0] cout=$add~510^ADD~106-2[0] sumout=$add~510^ADD~106-2[1] 

.subckt adder a=$dff~516^Q~2 b=$dff~519^Q~2 cin=$add~510^ADD~106-2[0] cout=$add~510^ADD~106-3[0] sumout=$add~510^ADD~106-3[1] 

.subckt adder a=$dff~516^Q~3 b=$dff~519^Q~3 cin=$add~510^ADD~106-3[0] cout=$add~510^ADD~106-4[0] sumout=$add~510^ADD~106-4[1] 

.subckt adder a=$dff~516^Q~4 b=$dff~519^Q~4 cin=$add~510^ADD~106-4[0] cout=$add~510^ADD~106-5[0] sumout=$add~510^ADD~106-5[1] 

.subckt adder a=$dff~516^Q~5 b=$dff~519^Q~5 cin=$add~510^ADD~106-5[0] cout=$add~510^ADD~106-6[0] sumout=$add~510^ADD~106-6[1] 

.subckt adder a=$dff~516^Q~6 b=$dff~519^Q~6 cin=$add~510^ADD~106-6[0] cout=$add~510^ADD~106-7[0] sumout=$add~510^ADD~106-7[1] 

.subckt adder a=$dff~516^Q~7 b=$dff~519^Q~7 cin=$add~510^ADD~106-7[0] cout=$add~510^ADD~106-8[0] sumout=$add~510^ADD~106-8[1] 

.subckt adder a=$dff~516^Q~8 b=$dff~519^Q~7 cin=$add~510^ADD~106-8[0] cout=$add~510^ADD~106-9[0] sumout=$add~510^ADD~106-9[1] 

.subckt adder a=$dff~516^Q~9 b=$dff~519^Q~7 cin=$add~510^ADD~106-9[0] cout=$add~510^ADD~106-10[0] \
 sumout=$add~510^ADD~106-10[1] 

.subckt adder a=$dffe~891^Q~0 b=$dffe~890^Q~0 cin=$add~887^ADD~105-0[0] cout=$add~887^ADD~105-1[0] \
 sumout=$add~887^ADD~105-1[1] 

.subckt adder a=$dffe~891^Q~1 b=$dffe~890^Q~1 cin=$add~887^ADD~105-1[0] cout=$add~887^ADD~105-2[0] \
 sumout=$add~887^ADD~105-2[1] 

.subckt adder a=$dffe~891^Q~2 b=$dffe~890^Q~2 cin=$add~887^ADD~105-2[0] cout=$add~887^ADD~105-3[0] \
 sumout=$add~887^ADD~105-3[1] 

.subckt adder a=$dffe~891^Q~3 b=$dffe~890^Q~3 cin=$add~887^ADD~105-3[0] cout=$add~887^ADD~105-4[0] \
 sumout=$add~887^ADD~105-4[1] 

.subckt adder a=$dffe~891^Q~4 b=$dffe~890^Q~4 cin=$add~887^ADD~105-4[0] cout=$add~887^ADD~105-5[0] \
 sumout=$add~887^ADD~105-5[1] 

.subckt adder a=$dffe~891^Q~5 b=$dffe~890^Q~5 cin=$add~887^ADD~105-5[0] cout=$add~887^ADD~105-6[0] \
 sumout=$add~887^ADD~105-6[1] 

.subckt adder a=$dffe~891^Q~6 b=$dffe~890^Q~6 cin=$add~887^ADD~105-6[0] cout=$add~887^ADD~105-7[0] \
 sumout=$add~887^ADD~105-7[1] 

.subckt adder a=$dffe~891^Q~7 b=$dffe~890^Q~7 cin=$add~887^ADD~105-7[0] cout=$add~887^ADD~105-8[0] \
 sumout=$add~887^ADD~105-8[1] 

.subckt adder a=$dffe~891^Q~7 b=$dffe~890^Q~7 cin=$add~887^ADD~105-8[0] cout=$add~887^ADD~105-9[0] \
 sumout=$add~887^ADD~105-9[1] 

.subckt adder a=$dffe~891^Q~7 b=$dffe~890^Q~7 cin=$add~887^ADD~105-9[0] cout=$add~887^ADD~105-10[0] \
 sumout=$add~887^ADD~105-10[1] 

.subckt adder a=$dff~893^Q~1 b=$dffe~892^Q~0 cin=$add~888^ADD~104-0[0] cout=$add~888^ADD~104-1[0] \
 sumout=$add~888^ADD~104-1[1] 

.subckt adder a=$dff~893^Q~2 b=$dffe~892^Q~1 cin=$add~888^ADD~104-1[0] cout=$add~888^ADD~104-2[0] \
 sumout=$add~888^ADD~104-2[1] 

.subckt adder a=$dff~893^Q~3 b=$dffe~892^Q~2 cin=$add~888^ADD~104-2[0] cout=$add~888^ADD~104-3[0] \
 sumout=$add~888^ADD~104-3[1] 

.subckt adder a=$dff~893^Q~4 b=$dffe~892^Q~3 cin=$add~888^ADD~104-3[0] cout=$add~888^ADD~104-4[0] \
 sumout=$add~888^ADD~104-4[1] 

.subckt adder a=$dff~893^Q~5 b=$dffe~892^Q~4 cin=$add~888^ADD~104-4[0] cout=$add~888^ADD~104-5[0] \
 sumout=$add~888^ADD~104-5[1] 

.subckt adder a=$dff~893^Q~6 b=$dffe~892^Q~5 cin=$add~888^ADD~104-5[0] cout=$add~888^ADD~104-6[0] \
 sumout=$add~888^ADD~104-6[1] 

.subckt adder a=$dff~893^Q~7 b=$dffe~892^Q~6 cin=$add~888^ADD~104-6[0] cout=$add~888^ADD~104-7[0] \
 sumout=$add~888^ADD~104-7[1] 

.subckt adder a=$dff~893^Q~8 b=$dffe~892^Q~7 cin=$add~888^ADD~104-7[0] cout=$add~888^ADD~104-8[0] \
 sumout=$add~888^ADD~104-8[1] 

.subckt adder a=$dff~893^Q~9 b=$dffe~892^Q~7 cin=$add~888^ADD~104-8[0] cout=$add~888^ADD~104-9[0] \
 sumout=$add~888^ADD~104-9[1] 

.subckt adder a=$dff~518^Q~1 b=$dff~515^Q~0 cin=$add~509^ADD~107-0[0] cout=$add~509^ADD~107-1[0] sumout=$add~509^ADD~107-1[1] 

.subckt adder a=$dff~518^Q~2 b=$dff~515^Q~1 cin=$add~509^ADD~107-1[0] cout=$add~509^ADD~107-2[0] sumout=$add~509^ADD~107-2[1] 

.subckt adder a=$dff~518^Q~3 b=$dff~515^Q~2 cin=$add~509^ADD~107-2[0] cout=$add~509^ADD~107-3[0] sumout=$add~509^ADD~107-3[1] 

.subckt adder a=$dff~518^Q~4 b=$dff~515^Q~3 cin=$add~509^ADD~107-3[0] cout=$add~509^ADD~107-4[0] sumout=$add~509^ADD~107-4[1] 

.subckt adder a=$dff~518^Q~5 b=$dff~515^Q~4 cin=$add~509^ADD~107-4[0] cout=$add~509^ADD~107-5[0] sumout=$add~509^ADD~107-5[1] 

.subckt adder a=$dff~518^Q~6 b=$dff~515^Q~5 cin=$add~509^ADD~107-5[0] cout=$add~509^ADD~107-6[0] sumout=$add~509^ADD~107-6[1] 

.subckt adder a=$dff~518^Q~7 b=$dff~515^Q~6 cin=$add~509^ADD~107-6[0] cout=$add~509^ADD~107-7[0] sumout=$add~509^ADD~107-7[1] 

.subckt adder a=$dff~518^Q~7 b=$dff~515^Q~7 cin=$add~509^ADD~107-7[0] cout=$add~509^ADD~107-8[0] sumout=$add~509^ADD~107-8[1] 

.subckt adder a=$dff~518^Q~7 b=$dff~515^Q~7 cin=$add~509^ADD~107-8[0] cout=$add~509^ADD~107-9[0] sumout=$add~509^ADD~107-9[1] 

.subckt adder a=unconn b=gnd cin=$add~1348^ADD~218-9[0] cout=$add~1348^ADD~218-10[0] sumout=$add~1348^ADD~218-10[1] 

.subckt adder a=$dff~1364^Q~0 b=$dff~1371^Q~0 cin=$add~1349^ADD~217-0[0] cout=$add~1349^ADD~217-1[0] \
 sumout=$add~1349^ADD~217-1[1] 

.subckt adder a=$dff~1364^Q~1 b=$dff~1371^Q~1 cin=$add~1349^ADD~217-1[0] cout=$add~1349^ADD~217-2[0] \
 sumout=$add~1349^ADD~217-2[1] 

.subckt adder a=$dff~1364^Q~2 b=$dff~1371^Q~2 cin=$add~1349^ADD~217-2[0] cout=$add~1349^ADD~217-3[0] \
 sumout=$add~1349^ADD~217-3[1] 

.subckt adder a=$dff~1364^Q~3 b=$dff~1371^Q~3 cin=$add~1349^ADD~217-3[0] cout=$add~1349^ADD~217-4[0] \
 sumout=$add~1349^ADD~217-4[1] 

.subckt adder a=$dff~1364^Q~4 b=$dff~1371^Q~4 cin=$add~1349^ADD~217-4[0] cout=$add~1349^ADD~217-5[0] \
 sumout=$add~1349^ADD~217-5[1] 

.subckt adder a=$dff~1364^Q~5 b=$dff~1371^Q~5 cin=$add~1349^ADD~217-5[0] cout=$add~1349^ADD~217-6[0] \
 sumout=$add~1349^ADD~217-6[1] 

.subckt adder a=$dff~1364^Q~6 b=$dff~1371^Q~6 cin=$add~1349^ADD~217-6[0] cout=$add~1349^ADD~217-7[0] \
 sumout=$add~1349^ADD~217-7[1] 

.subckt adder a=$dff~1364^Q~7 b=$dff~1371^Q~7 cin=$add~1349^ADD~217-7[0] cout=$add~1349^ADD~217-8[0] \
 sumout=$add~1349^ADD~217-8[1] 

.subckt adder a=$dff~1364^Q~8 b=$dff~1371^Q~8 cin=$add~1349^ADD~217-8[0] cout=$add~1349^ADD~217-9[0] \
 sumout=$add~1349^ADD~217-9[1] 

.subckt adder a=$dff~1364^Q~9 b=$dff~1371^Q~9 cin=$add~1349^ADD~217-9[0] cout=$add~1349^ADD~217-10[0] \
 sumout=$add~1349^ADD~217-10[1] 

.subckt adder a=$dff~1364^Q~10 b=$dff~1371^Q~10 cin=$add~1349^ADD~217-10[0] cout=$add~1349^ADD~217-11[0] \
 sumout=$add~1349^ADD~217-11[1] 

.subckt adder a=gnd b=$dff~1371^Q~11 cin=$add~1349^ADD~217-11[0] cout=$add~1349^ADD~217-12[0] sumout=$add~1349^ADD~217-12[1] 

.subckt adder a=unconn b=gnd cin=$add~1383^ADD~225-9[0] cout=$add~1383^ADD~225-10[0] sumout=$add~1383^ADD~225-10[1] 

.subckt adder a=$dff~1391^Q~0 b=$dff~1398^Q~0 cin=$add~1384^ADD~224-0[0] cout=$add~1384^ADD~224-1[0] \
 sumout=$add~1384^ADD~224-1[1] 

.subckt adder a=$dff~1391^Q~1 b=$dff~1398^Q~1 cin=$add~1384^ADD~224-1[0] cout=$add~1384^ADD~224-2[0] \
 sumout=$add~1384^ADD~224-2[1] 

.subckt adder a=$dff~1391^Q~2 b=$dff~1398^Q~2 cin=$add~1384^ADD~224-2[0] cout=$add~1384^ADD~224-3[0] \
 sumout=$add~1384^ADD~224-3[1] 

.subckt adder a=$dff~1391^Q~3 b=$dff~1398^Q~3 cin=$add~1384^ADD~224-3[0] cout=$add~1384^ADD~224-4[0] \
 sumout=$add~1384^ADD~224-4[1] 

.subckt adder a=$dff~1391^Q~4 b=$dff~1398^Q~4 cin=$add~1384^ADD~224-4[0] cout=$add~1384^ADD~224-5[0] \
 sumout=$add~1384^ADD~224-5[1] 

.subckt adder a=$dff~1391^Q~5 b=$dff~1398^Q~5 cin=$add~1384^ADD~224-5[0] cout=$add~1384^ADD~224-6[0] \
 sumout=$add~1384^ADD~224-6[1] 

.subckt adder a=$dff~1391^Q~6 b=$dff~1398^Q~6 cin=$add~1384^ADD~224-6[0] cout=$add~1384^ADD~224-7[0] \
 sumout=$add~1384^ADD~224-7[1] 

.subckt adder a=$dff~1391^Q~7 b=$dff~1398^Q~7 cin=$add~1384^ADD~224-7[0] cout=$add~1384^ADD~224-8[0] \
 sumout=$add~1384^ADD~224-8[1] 

.subckt adder a=$dff~1391^Q~8 b=$dff~1398^Q~8 cin=$add~1384^ADD~224-8[0] cout=$add~1384^ADD~224-9[0] \
 sumout=$add~1384^ADD~224-9[1] 

.subckt adder a=$dff~1391^Q~9 b=$dff~1398^Q~9 cin=$add~1384^ADD~224-9[0] cout=$add~1384^ADD~224-10[0] \
 sumout=$add~1384^ADD~224-10[1] 

.subckt adder a=$dff~1391^Q~10 b=$dff~1398^Q~10 cin=$add~1384^ADD~224-10[0] cout=$add~1384^ADD~224-11[0] \
 sumout=$add~1384^ADD~224-11[1] 

.subckt adder a=gnd b=$dff~1398^Q~11 cin=$add~1384^ADD~224-11[0] cout=$add~1384^ADD~224-12[0] sumout=$add~1384^ADD~224-12[1] 

.subckt adder a=$dffe~1355^Q~0 b=$dffe~1350^Q~0 cin=$add~1343^ADD~220-0[0] cout=$add~1343^ADD~220-1[0] \
 sumout=$add~1343^ADD~220-1[1] 

.subckt adder a=$dffe~1355^Q~1 b=$dffe~1350^Q~1 cin=$add~1343^ADD~220-1[0] cout=$add~1343^ADD~220-2[0] \
 sumout=$add~1343^ADD~220-2[1] 

.subckt adder a=$dffe~1355^Q~2 b=$dffe~1350^Q~2 cin=$add~1343^ADD~220-2[0] cout=$add~1343^ADD~220-3[0] \
 sumout=$add~1343^ADD~220-3[1] 

.subckt adder a=$dffe~1355^Q~3 b=$dffe~1350^Q~3 cin=$add~1343^ADD~220-3[0] cout=$add~1343^ADD~220-4[0] \
 sumout=$add~1343^ADD~220-4[1] 

.subckt adder a=$dffe~1355^Q~4 b=$dffe~1350^Q~4 cin=$add~1343^ADD~220-4[0] cout=$add~1343^ADD~220-5[0] \
 sumout=$add~1343^ADD~220-5[1] 

.subckt adder a=$dffe~1355^Q~5 b=$dffe~1350^Q~5 cin=$add~1343^ADD~220-5[0] cout=$add~1343^ADD~220-6[0] \
 sumout=$add~1343^ADD~220-6[1] 

.subckt adder a=$dffe~1355^Q~6 b=$dffe~1350^Q~6 cin=$add~1343^ADD~220-6[0] cout=$add~1343^ADD~220-7[0] \
 sumout=$add~1343^ADD~220-7[1] 

.subckt adder a=$dffe~1355^Q~7 b=$dffe~1350^Q~7 cin=$add~1343^ADD~220-7[0] cout=$add~1343^ADD~220-8[0] \
 sumout=$add~1343^ADD~220-8[1] 

.subckt adder a=gnd b=gnd cin=$add~1343^ADD~220-8[0] cout=$add~1343^ADD~220-9~dummy_output~9~0 sumout=$add~1343^ADD~220-9[1] 

.subckt adder a=$dff~1362^Q~0 b=$dff~1363^Q~2 cin=$add~1348^ADD~218-0[0] cout=$add~1348^ADD~218-1[0] \
 sumout=$add~1348^ADD~218-1[1] 

.subckt adder a=$dff~1362^Q~1 b=$dff~1363^Q~3 cin=$add~1348^ADD~218-1[0] cout=$add~1348^ADD~218-2[0] \
 sumout=$add~1348^ADD~218-2[1] 

.subckt adder a=$dff~1362^Q~2 b=$dff~1363^Q~4 cin=$add~1348^ADD~218-2[0] cout=$add~1348^ADD~218-3[0] \
 sumout=$add~1348^ADD~218-3[1] 

.subckt adder a=$dff~1362^Q~3 b=$dff~1363^Q~5 cin=$add~1348^ADD~218-3[0] cout=$add~1348^ADD~218-4[0] \
 sumout=$add~1348^ADD~218-4[1] 

.subckt adder a=$dff~1362^Q~4 b=$dff~1363^Q~6 cin=$add~1348^ADD~218-4[0] cout=$add~1348^ADD~218-5[0] \
 sumout=$add~1348^ADD~218-5[1] 

.subckt adder a=$dff~1362^Q~5 b=$dff~1363^Q~7 cin=$add~1348^ADD~218-5[0] cout=$add~1348^ADD~218-6[0] \
 sumout=$add~1348^ADD~218-6[1] 

.subckt adder a=$dff~1362^Q~6 b=$dff~1363^Q~8 cin=$add~1348^ADD~218-6[0] cout=$add~1348^ADD~218-7[0] \
 sumout=$add~1348^ADD~218-7[1] 

.subckt adder a=$dff~1362^Q~7 b=$dff~1363^Q~9 cin=$add~1348^ADD~218-7[0] cout=$add~1348^ADD~218-8[0] \
 sumout=$add~1348^ADD~218-8[1] 

.subckt adder a=unconn b=$dff~1363^Q~10 cin=$add~1348^ADD~218-8[0] cout=$add~1348^ADD~218-9[0] sumout=$add~1348^ADD~218-9[1] 

.subckt adder a=$dff~1369^Q~1 b=$dff~1365^Q~0 cin=$add~1346^ADD~219-0[0] cout=$add~1346^ADD~219-1[0] \
 sumout=$add~1346^ADD~219-1[1] 

.subckt adder a=$dff~1369^Q~2 b=$dff~1365^Q~1 cin=$add~1346^ADD~219-1[0] cout=$add~1346^ADD~219-2[0] \
 sumout=$add~1346^ADD~219-2[1] 

.subckt adder a=$dff~1369^Q~3 b=$dff~1365^Q~2 cin=$add~1346^ADD~219-2[0] cout=$add~1346^ADD~219-3[0] \
 sumout=$add~1346^ADD~219-3[1] 

.subckt adder a=$dff~1369^Q~4 b=$dff~1365^Q~3 cin=$add~1346^ADD~219-3[0] cout=$add~1346^ADD~219-4[0] \
 sumout=$add~1346^ADD~219-4[1] 

.subckt adder a=$dff~1369^Q~5 b=$dff~1365^Q~4 cin=$add~1346^ADD~219-4[0] cout=$add~1346^ADD~219-5[0] \
 sumout=$add~1346^ADD~219-5[1] 

.subckt adder a=$dff~1369^Q~6 b=$dff~1365^Q~5 cin=$add~1346^ADD~219-5[0] cout=$add~1346^ADD~219-6[0] \
 sumout=$add~1346^ADD~219-6[1] 

.subckt adder a=$dff~1369^Q~7 b=$dff~1365^Q~6 cin=$add~1346^ADD~219-6[0] cout=$add~1346^ADD~219-7[0] \
 sumout=$add~1346^ADD~219-7[1] 

.subckt adder a=$dff~1369^Q~8 b=$dff~1365^Q~7 cin=$add~1346^ADD~219-7[0] cout=$add~1346^ADD~219-8[0] \
 sumout=$add~1346^ADD~219-8[1] 

.subckt adder a=unconn b=$dff~1365^Q~8 cin=$add~1346^ADD~219-8[0] cout=$add~1346^ADD~219-9[0] sumout=$add~1346^ADD~219-9[1] 

.subckt adder a=gnd b=gnd cin=$add~1346^ADD~219-9[0] cout=$add~1346^ADD~219-10~dummy_output~10~0 \
 sumout=$add~1346^ADD~219-10[1] 

.subckt adder a=$dffe~1354^Q~0 b=$dffe~1375^Q~0 cin=$add~1344^ADD~221-0[0] cout=$add~1344^ADD~221-1[0] \
 sumout=$add~1344^ADD~221-1[1] 

.subckt adder a=$dffe~1354^Q~1 b=$dffe~1375^Q~1 cin=$add~1344^ADD~221-1[0] cout=$add~1344^ADD~221-2[0] \
 sumout=$add~1344^ADD~221-2[1] 

.subckt adder a=$dffe~1354^Q~2 b=$dffe~1375^Q~2 cin=$add~1344^ADD~221-2[0] cout=$add~1344^ADD~221-3[0] \
 sumout=$add~1344^ADD~221-3[1] 

.subckt adder a=$dffe~1354^Q~3 b=$dffe~1375^Q~3 cin=$add~1344^ADD~221-3[0] cout=$add~1344^ADD~221-4[0] \
 sumout=$add~1344^ADD~221-4[1] 

.subckt adder a=$dffe~1354^Q~4 b=$dffe~1375^Q~4 cin=$add~1344^ADD~221-4[0] cout=$add~1344^ADD~221-5[0] \
 sumout=$add~1344^ADD~221-5[1] 

.subckt adder a=$dffe~1354^Q~5 b=$dffe~1375^Q~5 cin=$add~1344^ADD~221-5[0] cout=$add~1344^ADD~221-6[0] \
 sumout=$add~1344^ADD~221-6[1] 

.subckt adder a=$dffe~1354^Q~6 b=$dffe~1375^Q~6 cin=$add~1344^ADD~221-6[0] cout=$add~1344^ADD~221-7[0] \
 sumout=$add~1344^ADD~221-7[1] 

.subckt adder a=$dffe~1354^Q~7 b=$dffe~1375^Q~7 cin=$add~1344^ADD~221-7[0] cout=$add~1344^ADD~221-8[0] \
 sumout=$add~1344^ADD~221-8[1] 

.subckt adder a=gnd b=gnd cin=$add~1344^ADD~221-8[0] cout=$add~1344^ADD~221-9~dummy_output~9~0 sumout=$add~1344^ADD~221-9[1] 

.subckt adder a=$dffe~1353^Q~0 b=$dffe~1351^Q~0 cin=$add~1345^ADD~223-0[0] cout=$add~1345^ADD~223-1[0] \
 sumout=$add~1345^ADD~223-1[1] 

.subckt adder a=$dffe~1353^Q~1 b=$dffe~1351^Q~1 cin=$add~1345^ADD~223-1[0] cout=$add~1345^ADD~223-2[0] \
 sumout=$add~1345^ADD~223-2[1] 

.subckt adder a=$dffe~1353^Q~2 b=$dffe~1351^Q~2 cin=$add~1345^ADD~223-2[0] cout=$add~1345^ADD~223-3[0] \
 sumout=$add~1345^ADD~223-3[1] 

.subckt adder a=$dffe~1353^Q~3 b=$dffe~1351^Q~3 cin=$add~1345^ADD~223-3[0] cout=$add~1345^ADD~223-4[0] \
 sumout=$add~1345^ADD~223-4[1] 

.subckt adder a=$dffe~1353^Q~4 b=$dffe~1351^Q~4 cin=$add~1345^ADD~223-4[0] cout=$add~1345^ADD~223-5[0] \
 sumout=$add~1345^ADD~223-5[1] 

.subckt adder a=$dffe~1353^Q~5 b=$dffe~1351^Q~5 cin=$add~1345^ADD~223-5[0] cout=$add~1345^ADD~223-6[0] \
 sumout=$add~1345^ADD~223-6[1] 

.subckt adder a=$dffe~1353^Q~6 b=$dffe~1351^Q~6 cin=$add~1345^ADD~223-6[0] cout=$add~1345^ADD~223-7[0] \
 sumout=$add~1345^ADD~223-7[1] 

.subckt adder a=$dffe~1353^Q~7 b=$dffe~1351^Q~7 cin=$add~1345^ADD~223-7[0] cout=$add~1345^ADD~223-8[0] \
 sumout=$add~1345^ADD~223-8[1] 

.subckt adder a=gnd b=gnd cin=$add~1345^ADD~223-8[0] cout=$add~1345^ADD~223-9~dummy_output~9~0 sumout=$add~1345^ADD~223-9[1] 

.subckt adder a=$dff~1366^Q~0 b=$dff~1366^Q~1 cin=$add~1347^ADD~222-0[0] cout=$add~1347^ADD~222-1[0] \
 sumout=$add~1347^ADD~222-1[1] 

.subckt adder a=$dff~1366^Q~1 b=$dff~1366^Q~2 cin=$add~1347^ADD~222-1[0] cout=$add~1347^ADD~222-2[0] \
 sumout=$add~1347^ADD~222-2[1] 

.subckt adder a=$dff~1366^Q~2 b=$dff~1366^Q~3 cin=$add~1347^ADD~222-2[0] cout=$add~1347^ADD~222-3[0] \
 sumout=$add~1347^ADD~222-3[1] 

.subckt adder a=$dff~1366^Q~3 b=$dff~1366^Q~4 cin=$add~1347^ADD~222-3[0] cout=$add~1347^ADD~222-4[0] \
 sumout=$add~1347^ADD~222-4[1] 

.subckt adder a=$dff~1366^Q~4 b=$dff~1366^Q~5 cin=$add~1347^ADD~222-4[0] cout=$add~1347^ADD~222-5[0] \
 sumout=$add~1347^ADD~222-5[1] 

.subckt adder a=$dff~1366^Q~5 b=$dff~1366^Q~6 cin=$add~1347^ADD~222-5[0] cout=$add~1347^ADD~222-6[0] \
 sumout=$add~1347^ADD~222-6[1] 

.subckt adder a=$dff~1366^Q~6 b=$dff~1366^Q~7 cin=$add~1347^ADD~222-6[0] cout=$add~1347^ADD~222-7[0] \
 sumout=$add~1347^ADD~222-7[1] 

.subckt adder a=$dff~1366^Q~7 b=$dff~1366^Q~8 cin=$add~1347^ADD~222-7[0] cout=$add~1347^ADD~222-8[0] \
 sumout=$add~1347^ADD~222-8[1] 

.subckt adder a=$dff~1366^Q~8 b=unconn cin=$add~1347^ADD~222-8[0] cout=$add~1347^ADD~222-9[0] sumout=$add~1347^ADD~222-9[1] 

.subckt adder a=gnd b=gnd cin=$add~1347^ADD~222-9[0] cout=$add~1347^ADD~222-10~dummy_output~10~0 \
 sumout=$add~1347^ADD~222-10[1] 

.subckt adder a=unconn b=gnd cin=$add~1430^ADD~236-9[0] cout=$add~1430^ADD~236-10[0] sumout=$add~1430^ADD~236-10[1] 

.subckt adder a=$dff~1446^Q~0 b=$dff~1453^Q~0 cin=$add~1431^ADD~235-0[0] cout=$add~1431^ADD~235-1[0] \
 sumout=$add~1431^ADD~235-1[1] 

.subckt adder a=$dff~1446^Q~1 b=$dff~1453^Q~1 cin=$add~1431^ADD~235-1[0] cout=$add~1431^ADD~235-2[0] \
 sumout=$add~1431^ADD~235-2[1] 

.subckt adder a=$dff~1446^Q~2 b=$dff~1453^Q~2 cin=$add~1431^ADD~235-2[0] cout=$add~1431^ADD~235-3[0] \
 sumout=$add~1431^ADD~235-3[1] 

.subckt adder a=$dff~1446^Q~3 b=$dff~1453^Q~3 cin=$add~1431^ADD~235-3[0] cout=$add~1431^ADD~235-4[0] \
 sumout=$add~1431^ADD~235-4[1] 

.subckt adder a=$dff~1446^Q~4 b=$dff~1453^Q~4 cin=$add~1431^ADD~235-4[0] cout=$add~1431^ADD~235-5[0] \
 sumout=$add~1431^ADD~235-5[1] 

.subckt adder a=$dff~1446^Q~5 b=$dff~1453^Q~5 cin=$add~1431^ADD~235-5[0] cout=$add~1431^ADD~235-6[0] \
 sumout=$add~1431^ADD~235-6[1] 

.subckt adder a=$dff~1446^Q~6 b=$dff~1453^Q~6 cin=$add~1431^ADD~235-6[0] cout=$add~1431^ADD~235-7[0] \
 sumout=$add~1431^ADD~235-7[1] 

.subckt adder a=$dff~1446^Q~7 b=$dff~1453^Q~7 cin=$add~1431^ADD~235-7[0] cout=$add~1431^ADD~235-8[0] \
 sumout=$add~1431^ADD~235-8[1] 

.subckt adder a=$dff~1446^Q~8 b=$dff~1453^Q~8 cin=$add~1431^ADD~235-8[0] cout=$add~1431^ADD~235-9[0] \
 sumout=$add~1431^ADD~235-9[1] 

.subckt adder a=$dff~1446^Q~9 b=$dff~1453^Q~9 cin=$add~1431^ADD~235-9[0] cout=$add~1431^ADD~235-10[0] \
 sumout=$add~1431^ADD~235-10[1] 

.subckt adder a=$dff~1446^Q~10 b=$dff~1453^Q~10 cin=$add~1431^ADD~235-10[0] cout=$add~1431^ADD~235-11[0] \
 sumout=$add~1431^ADD~235-11[1] 

.subckt adder a=gnd b=$dff~1453^Q~11 cin=$add~1431^ADD~235-11[0] cout=$add~1431^ADD~235-12[0] sumout=$add~1431^ADD~235-12[1] 

.subckt adder a=unconn b=gnd cin=$add~1465^ADD~243-9[0] cout=$add~1465^ADD~243-10[0] sumout=$add~1465^ADD~243-10[1] 

.subckt adder a=$dff~1473^Q~0 b=$dff~1480^Q~0 cin=$add~1466^ADD~242-0[0] cout=$add~1466^ADD~242-1[0] \
 sumout=$add~1466^ADD~242-1[1] 

.subckt adder a=$dff~1473^Q~1 b=$dff~1480^Q~1 cin=$add~1466^ADD~242-1[0] cout=$add~1466^ADD~242-2[0] \
 sumout=$add~1466^ADD~242-2[1] 

.subckt adder a=$dff~1473^Q~2 b=$dff~1480^Q~2 cin=$add~1466^ADD~242-2[0] cout=$add~1466^ADD~242-3[0] \
 sumout=$add~1466^ADD~242-3[1] 

.subckt adder a=$dff~1473^Q~3 b=$dff~1480^Q~3 cin=$add~1466^ADD~242-3[0] cout=$add~1466^ADD~242-4[0] \
 sumout=$add~1466^ADD~242-4[1] 

.subckt adder a=$dff~1473^Q~4 b=$dff~1480^Q~4 cin=$add~1466^ADD~242-4[0] cout=$add~1466^ADD~242-5[0] \
 sumout=$add~1466^ADD~242-5[1] 

.subckt adder a=$dff~1473^Q~5 b=$dff~1480^Q~5 cin=$add~1466^ADD~242-5[0] cout=$add~1466^ADD~242-6[0] \
 sumout=$add~1466^ADD~242-6[1] 

.subckt adder a=$dff~1473^Q~6 b=$dff~1480^Q~6 cin=$add~1466^ADD~242-6[0] cout=$add~1466^ADD~242-7[0] \
 sumout=$add~1466^ADD~242-7[1] 

.subckt adder a=$dff~1473^Q~7 b=$dff~1480^Q~7 cin=$add~1466^ADD~242-7[0] cout=$add~1466^ADD~242-8[0] \
 sumout=$add~1466^ADD~242-8[1] 

.subckt adder a=$dff~1473^Q~8 b=$dff~1480^Q~8 cin=$add~1466^ADD~242-8[0] cout=$add~1466^ADD~242-9[0] \
 sumout=$add~1466^ADD~242-9[1] 

.subckt adder a=$dff~1473^Q~9 b=$dff~1480^Q~9 cin=$add~1466^ADD~242-9[0] cout=$add~1466^ADD~242-10[0] \
 sumout=$add~1466^ADD~242-10[1] 

.subckt adder a=$dff~1473^Q~10 b=$dff~1480^Q~10 cin=$add~1466^ADD~242-10[0] cout=$add~1466^ADD~242-11[0] \
 sumout=$add~1466^ADD~242-11[1] 

.subckt adder a=gnd b=$dff~1480^Q~11 cin=$add~1466^ADD~242-11[0] cout=$add~1466^ADD~242-12[0] sumout=$add~1466^ADD~242-12[1] 

.subckt adder a=$dffe~1437^Q~0 b=$dffe~1432^Q~0 cin=$add~1425^ADD~238-0[0] cout=$add~1425^ADD~238-1[0] \
 sumout=$add~1425^ADD~238-1[1] 

.subckt adder a=$dffe~1437^Q~1 b=$dffe~1432^Q~1 cin=$add~1425^ADD~238-1[0] cout=$add~1425^ADD~238-2[0] \
 sumout=$add~1425^ADD~238-2[1] 

.subckt adder a=$dffe~1437^Q~2 b=$dffe~1432^Q~2 cin=$add~1425^ADD~238-2[0] cout=$add~1425^ADD~238-3[0] \
 sumout=$add~1425^ADD~238-3[1] 

.subckt adder a=$dffe~1437^Q~3 b=$dffe~1432^Q~3 cin=$add~1425^ADD~238-3[0] cout=$add~1425^ADD~238-4[0] \
 sumout=$add~1425^ADD~238-4[1] 

.subckt adder a=$dffe~1437^Q~4 b=$dffe~1432^Q~4 cin=$add~1425^ADD~238-4[0] cout=$add~1425^ADD~238-5[0] \
 sumout=$add~1425^ADD~238-5[1] 

.subckt adder a=$dffe~1437^Q~5 b=$dffe~1432^Q~5 cin=$add~1425^ADD~238-5[0] cout=$add~1425^ADD~238-6[0] \
 sumout=$add~1425^ADD~238-6[1] 

.subckt adder a=$dffe~1437^Q~6 b=$dffe~1432^Q~6 cin=$add~1425^ADD~238-6[0] cout=$add~1425^ADD~238-7[0] \
 sumout=$add~1425^ADD~238-7[1] 

.subckt adder a=$dffe~1437^Q~7 b=$dffe~1432^Q~7 cin=$add~1425^ADD~238-7[0] cout=$add~1425^ADD~238-8[0] \
 sumout=$add~1425^ADD~238-8[1] 

.subckt adder a=gnd b=gnd cin=$add~1425^ADD~238-8[0] cout=$add~1425^ADD~238-9~dummy_output~9~0 sumout=$add~1425^ADD~238-9[1] 

.subckt adder a=$dff~1444^Q~0 b=$dff~1445^Q~2 cin=$add~1430^ADD~236-0[0] cout=$add~1430^ADD~236-1[0] \
 sumout=$add~1430^ADD~236-1[1] 

.subckt adder a=$dff~1444^Q~1 b=$dff~1445^Q~3 cin=$add~1430^ADD~236-1[0] cout=$add~1430^ADD~236-2[0] \
 sumout=$add~1430^ADD~236-2[1] 

.subckt adder a=$dff~1444^Q~2 b=$dff~1445^Q~4 cin=$add~1430^ADD~236-2[0] cout=$add~1430^ADD~236-3[0] \
 sumout=$add~1430^ADD~236-3[1] 

.subckt adder a=$dff~1444^Q~3 b=$dff~1445^Q~5 cin=$add~1430^ADD~236-3[0] cout=$add~1430^ADD~236-4[0] \
 sumout=$add~1430^ADD~236-4[1] 

.subckt adder a=$dff~1444^Q~4 b=$dff~1445^Q~6 cin=$add~1430^ADD~236-4[0] cout=$add~1430^ADD~236-5[0] \
 sumout=$add~1430^ADD~236-5[1] 

.subckt adder a=$dff~1444^Q~5 b=$dff~1445^Q~7 cin=$add~1430^ADD~236-5[0] cout=$add~1430^ADD~236-6[0] \
 sumout=$add~1430^ADD~236-6[1] 

.subckt adder a=$dff~1444^Q~6 b=$dff~1445^Q~8 cin=$add~1430^ADD~236-6[0] cout=$add~1430^ADD~236-7[0] \
 sumout=$add~1430^ADD~236-7[1] 

.subckt adder a=$dff~1444^Q~7 b=$dff~1445^Q~9 cin=$add~1430^ADD~236-7[0] cout=$add~1430^ADD~236-8[0] \
 sumout=$add~1430^ADD~236-8[1] 

.subckt adder a=unconn b=$dff~1445^Q~10 cin=$add~1430^ADD~236-8[0] cout=$add~1430^ADD~236-9[0] sumout=$add~1430^ADD~236-9[1] 

.subckt adder a=$dff~1451^Q~1 b=$dff~1447^Q~0 cin=$add~1428^ADD~237-0[0] cout=$add~1428^ADD~237-1[0] \
 sumout=$add~1428^ADD~237-1[1] 

.subckt adder a=$dff~1451^Q~2 b=$dff~1447^Q~1 cin=$add~1428^ADD~237-1[0] cout=$add~1428^ADD~237-2[0] \
 sumout=$add~1428^ADD~237-2[1] 

.subckt adder a=$dff~1451^Q~3 b=$dff~1447^Q~2 cin=$add~1428^ADD~237-2[0] cout=$add~1428^ADD~237-3[0] \
 sumout=$add~1428^ADD~237-3[1] 

.subckt adder a=$dff~1451^Q~4 b=$dff~1447^Q~3 cin=$add~1428^ADD~237-3[0] cout=$add~1428^ADD~237-4[0] \
 sumout=$add~1428^ADD~237-4[1] 

.subckt adder a=$dff~1451^Q~5 b=$dff~1447^Q~4 cin=$add~1428^ADD~237-4[0] cout=$add~1428^ADD~237-5[0] \
 sumout=$add~1428^ADD~237-5[1] 

.subckt adder a=$dff~1451^Q~6 b=$dff~1447^Q~5 cin=$add~1428^ADD~237-5[0] cout=$add~1428^ADD~237-6[0] \
 sumout=$add~1428^ADD~237-6[1] 

.subckt adder a=$dff~1451^Q~7 b=$dff~1447^Q~6 cin=$add~1428^ADD~237-6[0] cout=$add~1428^ADD~237-7[0] \
 sumout=$add~1428^ADD~237-7[1] 

.subckt adder a=$dff~1451^Q~8 b=$dff~1447^Q~7 cin=$add~1428^ADD~237-7[0] cout=$add~1428^ADD~237-8[0] \
 sumout=$add~1428^ADD~237-8[1] 

.subckt adder a=unconn b=$dff~1447^Q~8 cin=$add~1428^ADD~237-8[0] cout=$add~1428^ADD~237-9[0] sumout=$add~1428^ADD~237-9[1] 

.subckt adder a=gnd b=gnd cin=$add~1428^ADD~237-9[0] cout=$add~1428^ADD~237-10~dummy_output~10~0 \
 sumout=$add~1428^ADD~237-10[1] 

.subckt adder a=$dffe~1436^Q~0 b=$dffe~1457^Q~0 cin=$add~1426^ADD~239-0[0] cout=$add~1426^ADD~239-1[0] \
 sumout=$add~1426^ADD~239-1[1] 

.subckt adder a=$dffe~1436^Q~1 b=$dffe~1457^Q~1 cin=$add~1426^ADD~239-1[0] cout=$add~1426^ADD~239-2[0] \
 sumout=$add~1426^ADD~239-2[1] 

.subckt adder a=$dffe~1436^Q~2 b=$dffe~1457^Q~2 cin=$add~1426^ADD~239-2[0] cout=$add~1426^ADD~239-3[0] \
 sumout=$add~1426^ADD~239-3[1] 

.subckt adder a=$dffe~1436^Q~3 b=$dffe~1457^Q~3 cin=$add~1426^ADD~239-3[0] cout=$add~1426^ADD~239-4[0] \
 sumout=$add~1426^ADD~239-4[1] 

.subckt adder a=$dffe~1436^Q~4 b=$dffe~1457^Q~4 cin=$add~1426^ADD~239-4[0] cout=$add~1426^ADD~239-5[0] \
 sumout=$add~1426^ADD~239-5[1] 

.subckt adder a=$dffe~1436^Q~5 b=$dffe~1457^Q~5 cin=$add~1426^ADD~239-5[0] cout=$add~1426^ADD~239-6[0] \
 sumout=$add~1426^ADD~239-6[1] 

.subckt adder a=$dffe~1436^Q~6 b=$dffe~1457^Q~6 cin=$add~1426^ADD~239-6[0] cout=$add~1426^ADD~239-7[0] \
 sumout=$add~1426^ADD~239-7[1] 

.subckt adder a=$dffe~1436^Q~7 b=$dffe~1457^Q~7 cin=$add~1426^ADD~239-7[0] cout=$add~1426^ADD~239-8[0] \
 sumout=$add~1426^ADD~239-8[1] 

.subckt adder a=gnd b=gnd cin=$add~1426^ADD~239-8[0] cout=$add~1426^ADD~239-9~dummy_output~9~0 sumout=$add~1426^ADD~239-9[1] 

.subckt adder a=$dffe~1435^Q~0 b=$dffe~1433^Q~0 cin=$add~1427^ADD~241-0[0] cout=$add~1427^ADD~241-1[0] \
 sumout=$add~1427^ADD~241-1[1] 

.subckt adder a=$dffe~1435^Q~1 b=$dffe~1433^Q~1 cin=$add~1427^ADD~241-1[0] cout=$add~1427^ADD~241-2[0] \
 sumout=$add~1427^ADD~241-2[1] 

.subckt adder a=$dffe~1435^Q~2 b=$dffe~1433^Q~2 cin=$add~1427^ADD~241-2[0] cout=$add~1427^ADD~241-3[0] \
 sumout=$add~1427^ADD~241-3[1] 

.subckt adder a=$dffe~1435^Q~3 b=$dffe~1433^Q~3 cin=$add~1427^ADD~241-3[0] cout=$add~1427^ADD~241-4[0] \
 sumout=$add~1427^ADD~241-4[1] 

.subckt adder a=$dffe~1435^Q~4 b=$dffe~1433^Q~4 cin=$add~1427^ADD~241-4[0] cout=$add~1427^ADD~241-5[0] \
 sumout=$add~1427^ADD~241-5[1] 

.subckt adder a=$dffe~1435^Q~5 b=$dffe~1433^Q~5 cin=$add~1427^ADD~241-5[0] cout=$add~1427^ADD~241-6[0] \
 sumout=$add~1427^ADD~241-6[1] 

.subckt adder a=$dffe~1435^Q~6 b=$dffe~1433^Q~6 cin=$add~1427^ADD~241-6[0] cout=$add~1427^ADD~241-7[0] \
 sumout=$add~1427^ADD~241-7[1] 

.subckt adder a=$dffe~1435^Q~7 b=$dffe~1433^Q~7 cin=$add~1427^ADD~241-7[0] cout=$add~1427^ADD~241-8[0] \
 sumout=$add~1427^ADD~241-8[1] 

.subckt adder a=gnd b=gnd cin=$add~1427^ADD~241-8[0] cout=$add~1427^ADD~241-9~dummy_output~9~0 sumout=$add~1427^ADD~241-9[1] 

.subckt adder a=$dff~1448^Q~0 b=$dff~1448^Q~1 cin=$add~1429^ADD~240-0[0] cout=$add~1429^ADD~240-1[0] \
 sumout=$add~1429^ADD~240-1[1] 

.subckt adder a=$dff~1448^Q~1 b=$dff~1448^Q~2 cin=$add~1429^ADD~240-1[0] cout=$add~1429^ADD~240-2[0] \
 sumout=$add~1429^ADD~240-2[1] 

.subckt adder a=$dff~1448^Q~2 b=$dff~1448^Q~3 cin=$add~1429^ADD~240-2[0] cout=$add~1429^ADD~240-3[0] \
 sumout=$add~1429^ADD~240-3[1] 

.subckt adder a=$dff~1448^Q~3 b=$dff~1448^Q~4 cin=$add~1429^ADD~240-3[0] cout=$add~1429^ADD~240-4[0] \
 sumout=$add~1429^ADD~240-4[1] 

.subckt adder a=$dff~1448^Q~4 b=$dff~1448^Q~5 cin=$add~1429^ADD~240-4[0] cout=$add~1429^ADD~240-5[0] \
 sumout=$add~1429^ADD~240-5[1] 

.subckt adder a=$dff~1448^Q~5 b=$dff~1448^Q~6 cin=$add~1429^ADD~240-5[0] cout=$add~1429^ADD~240-6[0] \
 sumout=$add~1429^ADD~240-6[1] 

.subckt adder a=$dff~1448^Q~6 b=$dff~1448^Q~7 cin=$add~1429^ADD~240-6[0] cout=$add~1429^ADD~240-7[0] \
 sumout=$add~1429^ADD~240-7[1] 

.subckt adder a=$dff~1448^Q~7 b=$dff~1448^Q~8 cin=$add~1429^ADD~240-7[0] cout=$add~1429^ADD~240-8[0] \
 sumout=$add~1429^ADD~240-8[1] 

.subckt adder a=$dff~1448^Q~8 b=unconn cin=$add~1429^ADD~240-8[0] cout=$add~1429^ADD~240-9[0] sumout=$add~1429^ADD~240-9[1] 

.subckt adder a=gnd b=gnd cin=$add~1429^ADD~240-9[0] cout=$add~1429^ADD~240-10~dummy_output~10~0 \
 sumout=$add~1429^ADD~240-10[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~3^ADD~0-0[0] sumout=$add~3^ADD~0-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~4^ADD~1-0[0] sumout=$add~4^ADD~1-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~91^ADD~2-0[0] sumout=$add~91^ADD~2-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~99^ADD~3-0[0] sumout=$add~99^ADD~3-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~106^ADD~4-0[0] sumout=$add~106^ADD~4-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~113^ADD~5-0[0] sumout=$add~113^ADD~5-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~120^ADD~6-0[0] sumout=$add~120^ADD~6-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~127^ADD~7-0[0] sumout=$add~127^ADD~7-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~134^ADD~8-0[0] sumout=$add~134^ADD~8-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~141^ADD~9-0[0] sumout=$add~141^ADD~9-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~148^ADD~10-0[0] sumout=$add~148^ADD~10-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~155^ADD~11-0[0] sumout=$add~155^ADD~11-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~162^ADD~12-0[0] sumout=$add~162^ADD~12-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~169^ADD~13-0[0] sumout=$add~169^ADD~13-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~176^ADD~14-0[0] sumout=$add~176^ADD~14-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~183^ADD~15-0[0] sumout=$add~183^ADD~15-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~190^ADD~16-0[0] sumout=$add~190^ADD~16-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~197^ADD~17-0[0] sumout=$add~197^ADD~17-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~204^ADD~18-0[0] sumout=$add~204^ADD~18-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~211^ADD~19-0[0] sumout=$add~211^ADD~19-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~218^ADD~20-0[0] sumout=$add~218^ADD~20-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~225^ADD~21-0[0] sumout=$add~225^ADD~21-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~232^ADD~22-0[0] sumout=$add~232^ADD~22-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~90^ADD~23-0[0] sumout=$add~90^ADD~23-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~98^ADD~24-0[0] sumout=$add~98^ADD~24-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~105^ADD~25-0[0] sumout=$add~105^ADD~25-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~112^ADD~26-0[0] sumout=$add~112^ADD~26-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~119^ADD~27-0[0] sumout=$add~119^ADD~27-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~126^ADD~28-0[0] sumout=$add~126^ADD~28-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~133^ADD~29-0[0] sumout=$add~133^ADD~29-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~140^ADD~30-0[0] sumout=$add~140^ADD~30-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~147^ADD~31-0[0] sumout=$add~147^ADD~31-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~154^ADD~32-0[0] sumout=$add~154^ADD~32-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~161^ADD~33-0[0] sumout=$add~161^ADD~33-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~168^ADD~34-0[0] sumout=$add~168^ADD~34-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~175^ADD~35-0[0] sumout=$add~175^ADD~35-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~182^ADD~36-0[0] sumout=$add~182^ADD~36-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~189^ADD~37-0[0] sumout=$add~189^ADD~37-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~196^ADD~38-0[0] sumout=$add~196^ADD~38-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~203^ADD~39-0[0] sumout=$add~203^ADD~39-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~210^ADD~40-0[0] sumout=$add~210^ADD~40-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~217^ADD~41-0[0] sumout=$add~217^ADD~41-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~224^ADD~42-0[0] sumout=$add~224^ADD~42-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~231^ADD~43-0[0] sumout=$add~231^ADD~43-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~708^ADD~44-0[0] sumout=$add~708^ADD~44-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~707^ADD~45-0[0] sumout=$add~707^ADD~45-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~345^ADD~46-0[0] sumout=$add~345^ADD~46-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~344^ADD~47-0[0] sumout=$add~344^ADD~47-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~720^ADD~48-0[0] sumout=$add~720^ADD~48-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~719^ADD~49-0[0] sumout=$add~719^ADD~49-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~356^ADD~50-0[0] sumout=$add~356^ADD~50-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~355^ADD~51-0[0] sumout=$add~355^ADD~51-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~732^ADD~52-0[0] sumout=$add~732^ADD~52-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~731^ADD~53-0[0] sumout=$add~731^ADD~53-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~367^ADD~54-0[0] sumout=$add~367^ADD~54-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~366^ADD~55-0[0] sumout=$add~366^ADD~55-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~744^ADD~56-0[0] sumout=$add~744^ADD~56-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~743^ADD~57-0[0] sumout=$add~743^ADD~57-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~378^ADD~58-0[0] sumout=$add~378^ADD~58-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~377^ADD~59-0[0] sumout=$add~377^ADD~59-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~756^ADD~60-0[0] sumout=$add~756^ADD~60-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~755^ADD~61-0[0] sumout=$add~755^ADD~61-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~389^ADD~62-0[0] sumout=$add~389^ADD~62-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~388^ADD~63-0[0] sumout=$add~388^ADD~63-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~768^ADD~64-0[0] sumout=$add~768^ADD~64-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~767^ADD~65-0[0] sumout=$add~767^ADD~65-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~400^ADD~66-0[0] sumout=$add~400^ADD~66-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~399^ADD~67-0[0] sumout=$add~399^ADD~67-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~780^ADD~68-0[0] sumout=$add~780^ADD~68-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~779^ADD~69-0[0] sumout=$add~779^ADD~69-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~411^ADD~70-0[0] sumout=$add~411^ADD~70-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~410^ADD~71-0[0] sumout=$add~410^ADD~71-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~792^ADD~72-0[0] sumout=$add~792^ADD~72-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~791^ADD~73-0[0] sumout=$add~791^ADD~73-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~422^ADD~74-0[0] sumout=$add~422^ADD~74-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~421^ADD~75-0[0] sumout=$add~421^ADD~75-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~804^ADD~76-0[0] sumout=$add~804^ADD~76-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~803^ADD~77-0[0] sumout=$add~803^ADD~77-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~433^ADD~78-0[0] sumout=$add~433^ADD~78-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~432^ADD~79-0[0] sumout=$add~432^ADD~79-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~816^ADD~80-0[0] sumout=$add~816^ADD~80-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~815^ADD~81-0[0] sumout=$add~815^ADD~81-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~444^ADD~82-0[0] sumout=$add~444^ADD~82-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~443^ADD~83-0[0] sumout=$add~443^ADD~83-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~828^ADD~84-0[0] sumout=$add~828^ADD~84-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~827^ADD~85-0[0] sumout=$add~827^ADD~85-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~455^ADD~86-0[0] sumout=$add~455^ADD~86-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~454^ADD~87-0[0] sumout=$add~454^ADD~87-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~840^ADD~88-0[0] sumout=$add~840^ADD~88-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~839^ADD~89-0[0] sumout=$add~839^ADD~89-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~466^ADD~90-0[0] sumout=$add~466^ADD~90-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~465^ADD~91-0[0] sumout=$add~465^ADD~91-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~852^ADD~92-0[0] sumout=$add~852^ADD~92-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~851^ADD~93-0[0] sumout=$add~851^ADD~93-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~477^ADD~94-0[0] sumout=$add~477^ADD~94-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~476^ADD~95-0[0] sumout=$add~476^ADD~95-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~864^ADD~96-0[0] sumout=$add~864^ADD~96-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~863^ADD~97-0[0] sumout=$add~863^ADD~97-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~488^ADD~98-0[0] sumout=$add~488^ADD~98-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~487^ADD~99-0[0] sumout=$add~487^ADD~99-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~876^ADD~100-0[0] sumout=$add~876^ADD~100-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~875^ADD~101-0[0] sumout=$add~875^ADD~101-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~499^ADD~102-0[0] sumout=$add~499^ADD~102-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~498^ADD~103-0[0] sumout=$add~498^ADD~103-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~888^ADD~104-0[0] sumout=$add~888^ADD~104-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~887^ADD~105-0[0] sumout=$add~887^ADD~105-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~510^ADD~106-0[0] sumout=$add~510^ADD~106-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~509^ADD~107-0[0] sumout=$add~509^ADD~107-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~900^ADD~108-0[0] sumout=$add~900^ADD~108-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~899^ADD~109-0[0] sumout=$add~899^ADD~109-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~521^ADD~110-0[0] sumout=$add~521^ADD~110-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~520^ADD~111-0[0] sumout=$add~520^ADD~111-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~912^ADD~112-0[0] sumout=$add~912^ADD~112-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~911^ADD~113-0[0] sumout=$add~911^ADD~113-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~532^ADD~114-0[0] sumout=$add~532^ADD~114-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~531^ADD~115-0[0] sumout=$add~531^ADD~115-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~924^ADD~116-0[0] sumout=$add~924^ADD~116-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~923^ADD~117-0[0] sumout=$add~923^ADD~117-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~543^ADD~118-0[0] sumout=$add~543^ADD~118-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~542^ADD~119-0[0] sumout=$add~542^ADD~119-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~936^ADD~120-0[0] sumout=$add~936^ADD~120-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~935^ADD~121-0[0] sumout=$add~935^ADD~121-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~554^ADD~122-0[0] sumout=$add~554^ADD~122-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~553^ADD~123-0[0] sumout=$add~553^ADD~123-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~948^ADD~124-0[0] sumout=$add~948^ADD~124-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~947^ADD~125-0[0] sumout=$add~947^ADD~125-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~565^ADD~126-0[0] sumout=$add~565^ADD~126-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~564^ADD~127-0[0] sumout=$add~564^ADD~127-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1658^ADD~129-0[0] sumout=$add~1658^ADD~129-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1640^ADD~130-0[0] sumout=$add~1640^ADD~130-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~960^ADD~131-0[0] sumout=$add~960^ADD~131-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~959^ADD~132-0[0] sumout=$add~959^ADD~132-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~576^ADD~133-0[0] sumout=$add~576^ADD~133-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~575^ADD~134-0[0] sumout=$add~575^ADD~134-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1649^ADD~135-0[0] sumout=$add~1649^ADD~135-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1659^ADD~137-0[0] sumout=$add~1659^ADD~137-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1641^ADD~138-0[0] sumout=$add~1641^ADD~138-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~972^ADD~139-0[0] sumout=$add~972^ADD~139-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~971^ADD~140-0[0] sumout=$add~971^ADD~140-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~587^ADD~141-0[0] sumout=$add~587^ADD~141-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~586^ADD~142-0[0] sumout=$add~586^ADD~142-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1668^ADD~144-0[0] sumout=$add~1668^ADD~144-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1667^ADD~145-0[0] sumout=$add~1667^ADD~145-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~984^ADD~147-0[0] sumout=$add~984^ADD~147-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~983^ADD~148-0[0] sumout=$add~983^ADD~148-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~598^ADD~149-0[0] sumout=$add~598^ADD~149-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~597^ADD~150-0[0] sumout=$add~597^ADD~150-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1650^ADD~151-0[0] sumout=$add~1650^ADD~151-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1660^ADD~153-0[0] sumout=$add~1660^ADD~153-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1642^ADD~154-0[0] sumout=$add~1642^ADD~154-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~996^ADD~155-0[0] sumout=$add~996^ADD~155-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~995^ADD~156-0[0] sumout=$add~995^ADD~156-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~609^ADD~157-0[0] sumout=$add~609^ADD~157-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~608^ADD~158-0[0] sumout=$add~608^ADD~158-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1651^ADD~159-0[0] sumout=$add~1651^ADD~159-0~dummy_output~0~1 

.subckt adder a=$dffe~1676^Q~1 b=$dffe~1676^Q~2 cin=$add~1651^ADD~159-0[0] cout=$add~1651^ADD~159-1[0] \
 sumout=$add~1651^ADD~159-1[1] 

.subckt adder a=$dffe~1676^Q~2 b=$dffe~1676^Q~3 cin=$add~1651^ADD~159-1[0] cout=$add~1651^ADD~159-2[0] \
 sumout=$add~1651^ADD~159-2[1] 

.subckt adder a=$dffe~1676^Q~3 b=$dffe~1676^Q~4 cin=$add~1651^ADD~159-2[0] cout=$add~1651^ADD~159-3[0] \
 sumout=$add~1651^ADD~159-3[1] 

.subckt adder a=$dffe~1676^Q~4 b=$dffe~1676^Q~5 cin=$add~1651^ADD~159-3[0] cout=$add~1651^ADD~159-4[0] \
 sumout=$add~1651^ADD~159-4[1] 

.subckt adder a=$dffe~1676^Q~5 b=$dffe~1676^Q~6 cin=$add~1651^ADD~159-4[0] cout=$add~1651^ADD~159-5[0] \
 sumout=$add~1651^ADD~159-5[1] 

.subckt adder a=$dffe~1676^Q~6 b=$dffe~1676^Q~7 cin=$add~1651^ADD~159-5[0] cout=$add~1651^ADD~159-6[0] \
 sumout=$add~1651^ADD~159-6[1] 

.subckt adder a=$dffe~1676^Q~7 b=$dffe~1676^Q~7 cin=$add~1651^ADD~159-6[0] cout=$add~1651^ADD~159-7[0] \
 sumout=$add~1651^ADD~159-7[1] 

.subckt adder a=$dffe~1676^Q~7 b=$dffe~1676^Q~7 cin=$add~1651^ADD~159-7[0] cout=$add~1651^ADD~159-8[0] \
 sumout=$add~1651^ADD~159-8[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1661^ADD~161-0[0] sumout=$add~1661^ADD~161-0~dummy_output~0~1 

.subckt adder a=$dff~1704^Q~0 b=$dff~1714^Q~0 cin=$add~1661^ADD~161-0[0] cout=$add~1661^ADD~161-1[0] \
 sumout=$add~1661^ADD~161-1[1] 

.subckt adder a=$dff~1704^Q~1 b=$dff~1714^Q~1 cin=$add~1661^ADD~161-1[0] cout=$add~1661^ADD~161-2[0] \
 sumout=$add~1661^ADD~161-2[1] 

.subckt adder a=$dff~1704^Q~2 b=$dff~1714^Q~2 cin=$add~1661^ADD~161-2[0] cout=$add~1661^ADD~161-3[0] \
 sumout=$add~1661^ADD~161-3[1] 

.subckt adder a=$dff~1704^Q~3 b=$dff~1714^Q~3 cin=$add~1661^ADD~161-3[0] cout=$add~1661^ADD~161-4[0] \
 sumout=$add~1661^ADD~161-4[1] 

.subckt adder a=$dff~1704^Q~4 b=$dff~1714^Q~4 cin=$add~1661^ADD~161-4[0] cout=$add~1661^ADD~161-5[0] \
 sumout=$add~1661^ADD~161-5[1] 

.subckt adder a=$dff~1704^Q~5 b=$dff~1714^Q~5 cin=$add~1661^ADD~161-5[0] cout=$add~1661^ADD~161-6[0] \
 sumout=$add~1661^ADD~161-6[1] 

.subckt adder a=$dff~1704^Q~6 b=$dff~1714^Q~6 cin=$add~1661^ADD~161-6[0] cout=$add~1661^ADD~161-7[0] \
 sumout=$add~1661^ADD~161-7[1] 

.subckt adder a=$dff~1704^Q~7 b=$dff~1714^Q~7 cin=$add~1661^ADD~161-7[0] cout=$add~1661^ADD~161-8[0] \
 sumout=$add~1661^ADD~161-8[1] 

.subckt adder a=$dff~1704^Q~7 b=$dff~1714^Q~7 cin=$add~1661^ADD~161-8[0] cout=$add~1661^ADD~161-9[0] \
 sumout=$add~1661^ADD~161-9[1] 

.subckt adder a=$dff~1732^Q~0 b=lNOT~305 cin=$sub~1763^MIN~160-0[0] cout=$sub~1763^MIN~160-1[0] sumout=$sub~1763^MIN~160-1[1] 

.subckt adder a=$dff~1732^Q~1 b=lNOT~306 cin=$sub~1763^MIN~160-1[0] cout=$sub~1763^MIN~160-2[0] sumout=$sub~1763^MIN~160-2[1] 

.subckt adder a=$dff~1732^Q~2 b=lNOT~307 cin=$sub~1763^MIN~160-2[0] cout=$sub~1763^MIN~160-3[0] sumout=$sub~1763^MIN~160-3[1] 

.subckt adder a=$dff~1732^Q~3 b=lNOT~308 cin=$sub~1763^MIN~160-3[0] cout=$sub~1763^MIN~160-4[0] sumout=$sub~1763^MIN~160-4[1] 

.subckt adder a=$dff~1732^Q~4 b=lNOT~309 cin=$sub~1763^MIN~160-4[0] cout=$sub~1763^MIN~160-5[0] sumout=$sub~1763^MIN~160-5[1] 

.subckt adder a=$dff~1732^Q~5 b=lNOT~309 cin=$sub~1763^MIN~160-5[0] cout=$sub~1763^MIN~160-6[0] sumout=$sub~1763^MIN~160-6[1] 

.subckt adder a=$dff~1732^Q~6 b=lNOT~309 cin=$sub~1763^MIN~160-6[0] cout=$sub~1763^MIN~160-7[0] sumout=$sub~1763^MIN~160-7[1] 

.subckt adder a=$dff~1732^Q~7 b=lNOT~309 cin=$sub~1763^MIN~160-7[0] cout=$sub~1763^MIN~160-8[0] sumout=$sub~1763^MIN~160-8[1] 

.subckt adder a=$dff~1732^Q~8 b=lNOT~309 cin=$sub~1763^MIN~160-8[0] cout=$sub~1763^MIN~160-9~dummy_output~9~0 \
 sumout=$sub~1763^MIN~160-9[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1643^ADD~162-0[0] sumout=$add~1643^ADD~162-0~dummy_output~0~1 

.subckt adder a=$dffe~1676^Q~2 b=$dffe~1676^Q~3 cin=$add~1643^ADD~162-0[0] cout=$add~1643^ADD~162-1[0] \
 sumout=$add~1643^ADD~162-1[1] 

.subckt adder a=$dffe~1676^Q~3 b=$dffe~1676^Q~4 cin=$add~1643^ADD~162-1[0] cout=$add~1643^ADD~162-2[0] \
 sumout=$add~1643^ADD~162-2[1] 

.subckt adder a=$dffe~1676^Q~4 b=$dffe~1676^Q~5 cin=$add~1643^ADD~162-2[0] cout=$add~1643^ADD~162-3[0] \
 sumout=$add~1643^ADD~162-3[1] 

.subckt adder a=$dffe~1676^Q~5 b=$dffe~1676^Q~6 cin=$add~1643^ADD~162-3[0] cout=$add~1643^ADD~162-4[0] \
 sumout=$add~1643^ADD~162-4[1] 

.subckt adder a=$dffe~1676^Q~6 b=$dffe~1676^Q~7 cin=$add~1643^ADD~162-4[0] cout=$add~1643^ADD~162-5[0] \
 sumout=$add~1643^ADD~162-5[1] 

.subckt adder a=$dffe~1676^Q~7 b=$dffe~1676^Q~7 cin=$add~1643^ADD~162-5[0] cout=$add~1643^ADD~162-6[0] \
 sumout=$add~1643^ADD~162-6[1] 

.subckt adder a=$dffe~1676^Q~7 b=$dffe~1676^Q~7 cin=$add~1643^ADD~162-6[0] cout=$add~1643^ADD~162-7[0] \
 sumout=$add~1643^ADD~162-7[1] 

.subckt adder a=$dffe~1676^Q~7 b=$dffe~1676^Q~7 cin=$add~1643^ADD~162-7[0] cout=$add~1643^ADD~162-8[0] \
 sumout=$add~1643^ADD~162-8[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1008^ADD~163-0[0] sumout=$add~1008^ADD~163-0~dummy_output~0~1 

.subckt adder a=$dff~1013^Q~1 b=$dffe~1012^Q~0 cin=$add~1008^ADD~163-0[0] cout=$add~1008^ADD~163-1[0] \
 sumout=$add~1008^ADD~163-1[1] 

.subckt adder a=$dff~1013^Q~2 b=$dffe~1012^Q~1 cin=$add~1008^ADD~163-1[0] cout=$add~1008^ADD~163-2[0] \
 sumout=$add~1008^ADD~163-2[1] 

.subckt adder a=$dff~1013^Q~3 b=$dffe~1012^Q~2 cin=$add~1008^ADD~163-2[0] cout=$add~1008^ADD~163-3[0] \
 sumout=$add~1008^ADD~163-3[1] 

.subckt adder a=$dff~1013^Q~4 b=$dffe~1012^Q~3 cin=$add~1008^ADD~163-3[0] cout=$add~1008^ADD~163-4[0] \
 sumout=$add~1008^ADD~163-4[1] 

.subckt adder a=$dff~1013^Q~5 b=$dffe~1012^Q~4 cin=$add~1008^ADD~163-4[0] cout=$add~1008^ADD~163-5[0] \
 sumout=$add~1008^ADD~163-5[1] 

.subckt adder a=$dff~1013^Q~6 b=$dffe~1012^Q~5 cin=$add~1008^ADD~163-5[0] cout=$add~1008^ADD~163-6[0] \
 sumout=$add~1008^ADD~163-6[1] 

.subckt adder a=$dff~1013^Q~7 b=$dffe~1012^Q~6 cin=$add~1008^ADD~163-6[0] cout=$add~1008^ADD~163-7[0] \
 sumout=$add~1008^ADD~163-7[1] 

.subckt adder a=$dff~1013^Q~8 b=$dffe~1012^Q~7 cin=$add~1008^ADD~163-7[0] cout=$add~1008^ADD~163-8[0] \
 sumout=$add~1008^ADD~163-8[1] 

.subckt adder a=$dff~1013^Q~9 b=$dffe~1012^Q~7 cin=$add~1008^ADD~163-8[0] cout=$add~1008^ADD~163-9[0] \
 sumout=$add~1008^ADD~163-9[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1007^ADD~164-0[0] sumout=$add~1007^ADD~164-0~dummy_output~0~1 

.subckt adder a=$dffe~1011^Q~0 b=$dffe~1010^Q~0 cin=$add~1007^ADD~164-0[0] cout=$add~1007^ADD~164-1[0] \
 sumout=$add~1007^ADD~164-1[1] 

.subckt adder a=$dffe~1011^Q~1 b=$dffe~1010^Q~1 cin=$add~1007^ADD~164-1[0] cout=$add~1007^ADD~164-2[0] \
 sumout=$add~1007^ADD~164-2[1] 

.subckt adder a=$dffe~1011^Q~2 b=$dffe~1010^Q~2 cin=$add~1007^ADD~164-2[0] cout=$add~1007^ADD~164-3[0] \
 sumout=$add~1007^ADD~164-3[1] 

.subckt adder a=$dffe~1011^Q~3 b=$dffe~1010^Q~3 cin=$add~1007^ADD~164-3[0] cout=$add~1007^ADD~164-4[0] \
 sumout=$add~1007^ADD~164-4[1] 

.subckt adder a=$dffe~1011^Q~4 b=$dffe~1010^Q~4 cin=$add~1007^ADD~164-4[0] cout=$add~1007^ADD~164-5[0] \
 sumout=$add~1007^ADD~164-5[1] 

.subckt adder a=$dffe~1011^Q~5 b=$dffe~1010^Q~5 cin=$add~1007^ADD~164-5[0] cout=$add~1007^ADD~164-6[0] \
 sumout=$add~1007^ADD~164-6[1] 

.subckt adder a=$dffe~1011^Q~6 b=$dffe~1010^Q~6 cin=$add~1007^ADD~164-6[0] cout=$add~1007^ADD~164-7[0] \
 sumout=$add~1007^ADD~164-7[1] 

.subckt adder a=$dffe~1011^Q~7 b=$dffe~1010^Q~7 cin=$add~1007^ADD~164-7[0] cout=$add~1007^ADD~164-8[0] \
 sumout=$add~1007^ADD~164-8[1] 

.subckt adder a=$dffe~1011^Q~7 b=$dffe~1010^Q~7 cin=$add~1007^ADD~164-8[0] cout=$add~1007^ADD~164-9[0] \
 sumout=$add~1007^ADD~164-9[1] 

.subckt adder a=$dffe~1011^Q~7 b=$dffe~1010^Q~7 cin=$add~1007^ADD~164-9[0] cout=$add~1007^ADD~164-10[0] \
 sumout=$add~1007^ADD~164-10[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~620^ADD~165-0[0] sumout=$add~620^ADD~165-0~dummy_output~0~1 

.subckt adder a=$dff~626^Q~0 b=$dff~629^Q~0 cin=$add~620^ADD~165-0[0] cout=$add~620^ADD~165-1[0] sumout=$add~620^ADD~165-1[1] 

.subckt adder a=$dff~626^Q~1 b=$dff~629^Q~1 cin=$add~620^ADD~165-1[0] cout=$add~620^ADD~165-2[0] sumout=$add~620^ADD~165-2[1] 

.subckt adder a=$dff~626^Q~2 b=$dff~629^Q~2 cin=$add~620^ADD~165-2[0] cout=$add~620^ADD~165-3[0] sumout=$add~620^ADD~165-3[1] 

.subckt adder a=$dff~626^Q~3 b=$dff~629^Q~3 cin=$add~620^ADD~165-3[0] cout=$add~620^ADD~165-4[0] sumout=$add~620^ADD~165-4[1] 

.subckt adder a=$dff~626^Q~4 b=$dff~629^Q~4 cin=$add~620^ADD~165-4[0] cout=$add~620^ADD~165-5[0] sumout=$add~620^ADD~165-5[1] 

.subckt adder a=$dff~626^Q~5 b=$dff~629^Q~5 cin=$add~620^ADD~165-5[0] cout=$add~620^ADD~165-6[0] sumout=$add~620^ADD~165-6[1] 

.subckt adder a=$dff~626^Q~6 b=$dff~629^Q~6 cin=$add~620^ADD~165-6[0] cout=$add~620^ADD~165-7[0] sumout=$add~620^ADD~165-7[1] 

.subckt adder a=$dff~626^Q~7 b=$dff~629^Q~7 cin=$add~620^ADD~165-7[0] cout=$add~620^ADD~165-8[0] sumout=$add~620^ADD~165-8[1] 

.subckt adder a=$dff~626^Q~8 b=$dff~629^Q~7 cin=$add~620^ADD~165-8[0] cout=$add~620^ADD~165-9[0] sumout=$add~620^ADD~165-9[1] 

.subckt adder a=$dff~626^Q~9 b=$dff~629^Q~7 cin=$add~620^ADD~165-9[0] cout=$add~620^ADD~165-10[0] \
 sumout=$add~620^ADD~165-10[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~619^ADD~166-0[0] sumout=$add~619^ADD~166-0~dummy_output~0~1 

.subckt adder a=$dff~628^Q~1 b=$dff~625^Q~0 cin=$add~619^ADD~166-0[0] cout=$add~619^ADD~166-1[0] sumout=$add~619^ADD~166-1[1] 

.subckt adder a=$dff~628^Q~2 b=$dff~625^Q~1 cin=$add~619^ADD~166-1[0] cout=$add~619^ADD~166-2[0] sumout=$add~619^ADD~166-2[1] 

.subckt adder a=$dff~628^Q~3 b=$dff~625^Q~2 cin=$add~619^ADD~166-2[0] cout=$add~619^ADD~166-3[0] sumout=$add~619^ADD~166-3[1] 

.subckt adder a=$dff~628^Q~4 b=$dff~625^Q~3 cin=$add~619^ADD~166-3[0] cout=$add~619^ADD~166-4[0] sumout=$add~619^ADD~166-4[1] 

.subckt adder a=$dff~628^Q~5 b=$dff~625^Q~4 cin=$add~619^ADD~166-4[0] cout=$add~619^ADD~166-5[0] sumout=$add~619^ADD~166-5[1] 

.subckt adder a=$dff~628^Q~6 b=$dff~625^Q~5 cin=$add~619^ADD~166-5[0] cout=$add~619^ADD~166-6[0] sumout=$add~619^ADD~166-6[1] 

.subckt adder a=$dff~628^Q~7 b=$dff~625^Q~6 cin=$add~619^ADD~166-6[0] cout=$add~619^ADD~166-7[0] sumout=$add~619^ADD~166-7[1] 

.subckt adder a=$dff~628^Q~7 b=$dff~625^Q~7 cin=$add~619^ADD~166-7[0] cout=$add~619^ADD~166-8[0] sumout=$add~619^ADD~166-8[1] 

.subckt adder a=$dff~628^Q~7 b=$dff~625^Q~7 cin=$add~619^ADD~166-8[0] cout=$add~619^ADD~166-9[0] sumout=$add~619^ADD~166-9[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1652^ADD~167-0[0] sumout=$add~1652^ADD~167-0~dummy_output~0~1 

.subckt adder a=$dffe~1675^Q~1 b=$dffe~1675^Q~2 cin=$add~1652^ADD~167-0[0] cout=$add~1652^ADD~167-1[0] \
 sumout=$add~1652^ADD~167-1[1] 

.subckt adder a=$dffe~1675^Q~2 b=$dffe~1675^Q~3 cin=$add~1652^ADD~167-1[0] cout=$add~1652^ADD~167-2[0] \
 sumout=$add~1652^ADD~167-2[1] 

.subckt adder a=$dffe~1675^Q~3 b=$dffe~1675^Q~4 cin=$add~1652^ADD~167-2[0] cout=$add~1652^ADD~167-3[0] \
 sumout=$add~1652^ADD~167-3[1] 

.subckt adder a=$dffe~1675^Q~4 b=$dffe~1675^Q~5 cin=$add~1652^ADD~167-3[0] cout=$add~1652^ADD~167-4[0] \
 sumout=$add~1652^ADD~167-4[1] 

.subckt adder a=$dffe~1675^Q~5 b=$dffe~1675^Q~6 cin=$add~1652^ADD~167-4[0] cout=$add~1652^ADD~167-5[0] \
 sumout=$add~1652^ADD~167-5[1] 

.subckt adder a=$dffe~1675^Q~6 b=$dffe~1675^Q~7 cin=$add~1652^ADD~167-5[0] cout=$add~1652^ADD~167-6[0] \
 sumout=$add~1652^ADD~167-6[1] 

.subckt adder a=$dffe~1675^Q~7 b=$dffe~1675^Q~7 cin=$add~1652^ADD~167-6[0] cout=$add~1652^ADD~167-7[0] \
 sumout=$add~1652^ADD~167-7[1] 

.subckt adder a=$dffe~1675^Q~7 b=$dffe~1675^Q~7 cin=$add~1652^ADD~167-7[0] cout=$add~1652^ADD~167-8[0] \
 sumout=$add~1652^ADD~167-8[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1662^ADD~169-0[0] sumout=$add~1662^ADD~169-0~dummy_output~0~1 

.subckt adder a=$dff~1705^Q~0 b=$dff~1715^Q~0 cin=$add~1662^ADD~169-0[0] cout=$add~1662^ADD~169-1[0] \
 sumout=$add~1662^ADD~169-1[1] 

.subckt adder a=$dff~1705^Q~1 b=$dff~1715^Q~1 cin=$add~1662^ADD~169-1[0] cout=$add~1662^ADD~169-2[0] \
 sumout=$add~1662^ADD~169-2[1] 

.subckt adder a=$dff~1705^Q~2 b=$dff~1715^Q~2 cin=$add~1662^ADD~169-2[0] cout=$add~1662^ADD~169-3[0] \
 sumout=$add~1662^ADD~169-3[1] 

.subckt adder a=$dff~1705^Q~3 b=$dff~1715^Q~3 cin=$add~1662^ADD~169-3[0] cout=$add~1662^ADD~169-4[0] \
 sumout=$add~1662^ADD~169-4[1] 

.subckt adder a=$dff~1705^Q~4 b=$dff~1715^Q~4 cin=$add~1662^ADD~169-4[0] cout=$add~1662^ADD~169-5[0] \
 sumout=$add~1662^ADD~169-5[1] 

.subckt adder a=$dff~1705^Q~5 b=$dff~1715^Q~5 cin=$add~1662^ADD~169-5[0] cout=$add~1662^ADD~169-6[0] \
 sumout=$add~1662^ADD~169-6[1] 

.subckt adder a=$dff~1705^Q~6 b=$dff~1715^Q~6 cin=$add~1662^ADD~169-6[0] cout=$add~1662^ADD~169-7[0] \
 sumout=$add~1662^ADD~169-7[1] 

.subckt adder a=$dff~1705^Q~7 b=$dff~1715^Q~7 cin=$add~1662^ADD~169-7[0] cout=$add~1662^ADD~169-8[0] \
 sumout=$add~1662^ADD~169-8[1] 

.subckt adder a=$dff~1705^Q~7 b=$dff~1715^Q~7 cin=$add~1662^ADD~169-8[0] cout=$add~1662^ADD~169-9[0] \
 sumout=$add~1662^ADD~169-9[1] 

.subckt adder a=$dff~1733^Q~0 b=lNOT~296 cin=$sub~1764^MIN~168-0[0] cout=$sub~1764^MIN~168-1[0] sumout=$sub~1764^MIN~168-1[1] 

.subckt adder a=$dff~1733^Q~1 b=lNOT~297 cin=$sub~1764^MIN~168-1[0] cout=$sub~1764^MIN~168-2[0] sumout=$sub~1764^MIN~168-2[1] 

.subckt adder a=$dff~1733^Q~2 b=lNOT~298 cin=$sub~1764^MIN~168-2[0] cout=$sub~1764^MIN~168-3[0] sumout=$sub~1764^MIN~168-3[1] 

.subckt adder a=$dff~1733^Q~3 b=lNOT~299 cin=$sub~1764^MIN~168-3[0] cout=$sub~1764^MIN~168-4[0] sumout=$sub~1764^MIN~168-4[1] 

.subckt adder a=$dff~1733^Q~4 b=lNOT~300 cin=$sub~1764^MIN~168-4[0] cout=$sub~1764^MIN~168-5[0] sumout=$sub~1764^MIN~168-5[1] 

.subckt adder a=$dff~1733^Q~5 b=lNOT~300 cin=$sub~1764^MIN~168-5[0] cout=$sub~1764^MIN~168-6[0] sumout=$sub~1764^MIN~168-6[1] 

.subckt adder a=$dff~1733^Q~6 b=lNOT~300 cin=$sub~1764^MIN~168-6[0] cout=$sub~1764^MIN~168-7[0] sumout=$sub~1764^MIN~168-7[1] 

.subckt adder a=$dff~1733^Q~7 b=lNOT~300 cin=$sub~1764^MIN~168-7[0] cout=$sub~1764^MIN~168-8[0] sumout=$sub~1764^MIN~168-8[1] 

.subckt adder a=$dff~1733^Q~8 b=lNOT~300 cin=$sub~1764^MIN~168-8[0] cout=$sub~1764^MIN~168-9~dummy_output~9~0 \
 sumout=$sub~1764^MIN~168-9[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1644^ADD~170-0[0] sumout=$add~1644^ADD~170-0~dummy_output~0~1 

.subckt adder a=$dffe~1675^Q~2 b=$dffe~1675^Q~3 cin=$add~1644^ADD~170-0[0] cout=$add~1644^ADD~170-1[0] \
 sumout=$add~1644^ADD~170-1[1] 

.subckt adder a=$dffe~1675^Q~3 b=$dffe~1675^Q~4 cin=$add~1644^ADD~170-1[0] cout=$add~1644^ADD~170-2[0] \
 sumout=$add~1644^ADD~170-2[1] 

.subckt adder a=$dffe~1675^Q~4 b=$dffe~1675^Q~5 cin=$add~1644^ADD~170-2[0] cout=$add~1644^ADD~170-3[0] \
 sumout=$add~1644^ADD~170-3[1] 

.subckt adder a=$dffe~1675^Q~5 b=$dffe~1675^Q~6 cin=$add~1644^ADD~170-3[0] cout=$add~1644^ADD~170-4[0] \
 sumout=$add~1644^ADD~170-4[1] 

.subckt adder a=$dffe~1675^Q~6 b=$dffe~1675^Q~7 cin=$add~1644^ADD~170-4[0] cout=$add~1644^ADD~170-5[0] \
 sumout=$add~1644^ADD~170-5[1] 

.subckt adder a=$dffe~1675^Q~7 b=$dffe~1675^Q~7 cin=$add~1644^ADD~170-5[0] cout=$add~1644^ADD~170-6[0] \
 sumout=$add~1644^ADD~170-6[1] 

.subckt adder a=$dffe~1675^Q~7 b=$dffe~1675^Q~7 cin=$add~1644^ADD~170-6[0] cout=$add~1644^ADD~170-7[0] \
 sumout=$add~1644^ADD~170-7[1] 

.subckt adder a=$dffe~1675^Q~7 b=$dffe~1675^Q~7 cin=$add~1644^ADD~170-7[0] cout=$add~1644^ADD~170-8[0] \
 sumout=$add~1644^ADD~170-8[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1020^ADD~171-0[0] sumout=$add~1020^ADD~171-0~dummy_output~0~1 

.subckt adder a=$dff~1025^Q~1 b=$dffe~1024^Q~0 cin=$add~1020^ADD~171-0[0] cout=$add~1020^ADD~171-1[0] \
 sumout=$add~1020^ADD~171-1[1] 

.subckt adder a=$dff~1025^Q~2 b=$dffe~1024^Q~1 cin=$add~1020^ADD~171-1[0] cout=$add~1020^ADD~171-2[0] \
 sumout=$add~1020^ADD~171-2[1] 

.subckt adder a=$dff~1025^Q~3 b=$dffe~1024^Q~2 cin=$add~1020^ADD~171-2[0] cout=$add~1020^ADD~171-3[0] \
 sumout=$add~1020^ADD~171-3[1] 

.subckt adder a=$dff~1025^Q~4 b=$dffe~1024^Q~3 cin=$add~1020^ADD~171-3[0] cout=$add~1020^ADD~171-4[0] \
 sumout=$add~1020^ADD~171-4[1] 

.subckt adder a=$dff~1025^Q~5 b=$dffe~1024^Q~4 cin=$add~1020^ADD~171-4[0] cout=$add~1020^ADD~171-5[0] \
 sumout=$add~1020^ADD~171-5[1] 

.subckt adder a=$dff~1025^Q~6 b=$dffe~1024^Q~5 cin=$add~1020^ADD~171-5[0] cout=$add~1020^ADD~171-6[0] \
 sumout=$add~1020^ADD~171-6[1] 

.subckt adder a=$dff~1025^Q~7 b=$dffe~1024^Q~6 cin=$add~1020^ADD~171-6[0] cout=$add~1020^ADD~171-7[0] \
 sumout=$add~1020^ADD~171-7[1] 

.subckt adder a=$dff~1025^Q~8 b=$dffe~1024^Q~7 cin=$add~1020^ADD~171-7[0] cout=$add~1020^ADD~171-8[0] \
 sumout=$add~1020^ADD~171-8[1] 

.subckt adder a=$dff~1025^Q~9 b=$dffe~1024^Q~7 cin=$add~1020^ADD~171-8[0] cout=$add~1020^ADD~171-9[0] \
 sumout=$add~1020^ADD~171-9[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1019^ADD~172-0[0] sumout=$add~1019^ADD~172-0~dummy_output~0~1 

.subckt adder a=$dffe~1023^Q~0 b=$dffe~1022^Q~0 cin=$add~1019^ADD~172-0[0] cout=$add~1019^ADD~172-1[0] \
 sumout=$add~1019^ADD~172-1[1] 

.subckt adder a=$dffe~1023^Q~1 b=$dffe~1022^Q~1 cin=$add~1019^ADD~172-1[0] cout=$add~1019^ADD~172-2[0] \
 sumout=$add~1019^ADD~172-2[1] 

.subckt adder a=$dffe~1023^Q~2 b=$dffe~1022^Q~2 cin=$add~1019^ADD~172-2[0] cout=$add~1019^ADD~172-3[0] \
 sumout=$add~1019^ADD~172-3[1] 

.subckt adder a=$dffe~1023^Q~3 b=$dffe~1022^Q~3 cin=$add~1019^ADD~172-3[0] cout=$add~1019^ADD~172-4[0] \
 sumout=$add~1019^ADD~172-4[1] 

.subckt adder a=$dffe~1023^Q~4 b=$dffe~1022^Q~4 cin=$add~1019^ADD~172-4[0] cout=$add~1019^ADD~172-5[0] \
 sumout=$add~1019^ADD~172-5[1] 

.subckt adder a=$dffe~1023^Q~5 b=$dffe~1022^Q~5 cin=$add~1019^ADD~172-5[0] cout=$add~1019^ADD~172-6[0] \
 sumout=$add~1019^ADD~172-6[1] 

.subckt adder a=$dffe~1023^Q~6 b=$dffe~1022^Q~6 cin=$add~1019^ADD~172-6[0] cout=$add~1019^ADD~172-7[0] \
 sumout=$add~1019^ADD~172-7[1] 

.subckt adder a=$dffe~1023^Q~7 b=$dffe~1022^Q~7 cin=$add~1019^ADD~172-7[0] cout=$add~1019^ADD~172-8[0] \
 sumout=$add~1019^ADD~172-8[1] 

.subckt adder a=$dffe~1023^Q~7 b=$dffe~1022^Q~7 cin=$add~1019^ADD~172-8[0] cout=$add~1019^ADD~172-9[0] \
 sumout=$add~1019^ADD~172-9[1] 

.subckt adder a=$dffe~1023^Q~7 b=$dffe~1022^Q~7 cin=$add~1019^ADD~172-9[0] cout=$add~1019^ADD~172-10[0] \
 sumout=$add~1019^ADD~172-10[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~631^ADD~173-0[0] sumout=$add~631^ADD~173-0~dummy_output~0~1 

.subckt adder a=$dff~637^Q~0 b=$dff~640^Q~0 cin=$add~631^ADD~173-0[0] cout=$add~631^ADD~173-1[0] sumout=$add~631^ADD~173-1[1] 

.subckt adder a=$dff~637^Q~1 b=$dff~640^Q~1 cin=$add~631^ADD~173-1[0] cout=$add~631^ADD~173-2[0] sumout=$add~631^ADD~173-2[1] 

.subckt adder a=$dff~637^Q~2 b=$dff~640^Q~2 cin=$add~631^ADD~173-2[0] cout=$add~631^ADD~173-3[0] sumout=$add~631^ADD~173-3[1] 

.subckt adder a=$dff~637^Q~3 b=$dff~640^Q~3 cin=$add~631^ADD~173-3[0] cout=$add~631^ADD~173-4[0] sumout=$add~631^ADD~173-4[1] 

.subckt adder a=$dff~637^Q~4 b=$dff~640^Q~4 cin=$add~631^ADD~173-4[0] cout=$add~631^ADD~173-5[0] sumout=$add~631^ADD~173-5[1] 

.subckt adder a=$dff~637^Q~5 b=$dff~640^Q~5 cin=$add~631^ADD~173-5[0] cout=$add~631^ADD~173-6[0] sumout=$add~631^ADD~173-6[1] 

.subckt adder a=$dff~637^Q~6 b=$dff~640^Q~6 cin=$add~631^ADD~173-6[0] cout=$add~631^ADD~173-7[0] sumout=$add~631^ADD~173-7[1] 

.subckt adder a=$dff~637^Q~7 b=$dff~640^Q~7 cin=$add~631^ADD~173-7[0] cout=$add~631^ADD~173-8[0] sumout=$add~631^ADD~173-8[1] 

.subckt adder a=$dff~637^Q~8 b=$dff~640^Q~7 cin=$add~631^ADD~173-8[0] cout=$add~631^ADD~173-9[0] sumout=$add~631^ADD~173-9[1] 

.subckt adder a=$dff~637^Q~9 b=$dff~640^Q~7 cin=$add~631^ADD~173-9[0] cout=$add~631^ADD~173-10[0] \
 sumout=$add~631^ADD~173-10[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~630^ADD~174-0[0] sumout=$add~630^ADD~174-0~dummy_output~0~1 

.subckt adder a=$dff~639^Q~1 b=$dff~636^Q~0 cin=$add~630^ADD~174-0[0] cout=$add~630^ADD~174-1[0] sumout=$add~630^ADD~174-1[1] 

.subckt adder a=$dff~639^Q~2 b=$dff~636^Q~1 cin=$add~630^ADD~174-1[0] cout=$add~630^ADD~174-2[0] sumout=$add~630^ADD~174-2[1] 

.subckt adder a=$dff~639^Q~3 b=$dff~636^Q~2 cin=$add~630^ADD~174-2[0] cout=$add~630^ADD~174-3[0] sumout=$add~630^ADD~174-3[1] 

.subckt adder a=$dff~639^Q~4 b=$dff~636^Q~3 cin=$add~630^ADD~174-3[0] cout=$add~630^ADD~174-4[0] sumout=$add~630^ADD~174-4[1] 

.subckt adder a=$dff~639^Q~5 b=$dff~636^Q~4 cin=$add~630^ADD~174-4[0] cout=$add~630^ADD~174-5[0] sumout=$add~630^ADD~174-5[1] 

.subckt adder a=$dff~639^Q~6 b=$dff~636^Q~5 cin=$add~630^ADD~174-5[0] cout=$add~630^ADD~174-6[0] sumout=$add~630^ADD~174-6[1] 

.subckt adder a=$dff~639^Q~7 b=$dff~636^Q~6 cin=$add~630^ADD~174-6[0] cout=$add~630^ADD~174-7[0] sumout=$add~630^ADD~174-7[1] 

.subckt adder a=$dff~639^Q~7 b=$dff~636^Q~7 cin=$add~630^ADD~174-7[0] cout=$add~630^ADD~174-8[0] sumout=$add~630^ADD~174-8[1] 

.subckt adder a=$dff~639^Q~7 b=$dff~636^Q~7 cin=$add~630^ADD~174-8[0] cout=$add~630^ADD~174-9[0] sumout=$add~630^ADD~174-9[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1653^ADD~175-0[0] sumout=$add~1653^ADD~175-0~dummy_output~0~1 

.subckt adder a=$dffe~1674^Q~1 b=$dffe~1674^Q~2 cin=$add~1653^ADD~175-0[0] cout=$add~1653^ADD~175-1[0] \
 sumout=$add~1653^ADD~175-1[1] 

.subckt adder a=$dffe~1674^Q~2 b=$dffe~1674^Q~3 cin=$add~1653^ADD~175-1[0] cout=$add~1653^ADD~175-2[0] \
 sumout=$add~1653^ADD~175-2[1] 

.subckt adder a=$dffe~1674^Q~3 b=$dffe~1674^Q~4 cin=$add~1653^ADD~175-2[0] cout=$add~1653^ADD~175-3[0] \
 sumout=$add~1653^ADD~175-3[1] 

.subckt adder a=$dffe~1674^Q~4 b=$dffe~1674^Q~5 cin=$add~1653^ADD~175-3[0] cout=$add~1653^ADD~175-4[0] \
 sumout=$add~1653^ADD~175-4[1] 

.subckt adder a=$dffe~1674^Q~5 b=$dffe~1674^Q~6 cin=$add~1653^ADD~175-4[0] cout=$add~1653^ADD~175-5[0] \
 sumout=$add~1653^ADD~175-5[1] 

.subckt adder a=$dffe~1674^Q~6 b=$dffe~1674^Q~7 cin=$add~1653^ADD~175-5[0] cout=$add~1653^ADD~175-6[0] \
 sumout=$add~1653^ADD~175-6[1] 

.subckt adder a=$dffe~1674^Q~7 b=$dffe~1674^Q~7 cin=$add~1653^ADD~175-6[0] cout=$add~1653^ADD~175-7[0] \
 sumout=$add~1653^ADD~175-7[1] 

.subckt adder a=$dffe~1674^Q~7 b=$dffe~1674^Q~7 cin=$add~1653^ADD~175-7[0] cout=$add~1653^ADD~175-8[0] \
 sumout=$add~1653^ADD~175-8[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1663^ADD~177-0[0] sumout=$add~1663^ADD~177-0~dummy_output~0~1 

.subckt adder a=$dff~1706^Q~0 b=$dff~1716^Q~0 cin=$add~1663^ADD~177-0[0] cout=$add~1663^ADD~177-1[0] \
 sumout=$add~1663^ADD~177-1[1] 

.subckt adder a=$dff~1706^Q~1 b=$dff~1716^Q~1 cin=$add~1663^ADD~177-1[0] cout=$add~1663^ADD~177-2[0] \
 sumout=$add~1663^ADD~177-2[1] 

.subckt adder a=$dff~1706^Q~2 b=$dff~1716^Q~2 cin=$add~1663^ADD~177-2[0] cout=$add~1663^ADD~177-3[0] \
 sumout=$add~1663^ADD~177-3[1] 

.subckt adder a=$dff~1706^Q~3 b=$dff~1716^Q~3 cin=$add~1663^ADD~177-3[0] cout=$add~1663^ADD~177-4[0] \
 sumout=$add~1663^ADD~177-4[1] 

.subckt adder a=$dff~1706^Q~4 b=$dff~1716^Q~4 cin=$add~1663^ADD~177-4[0] cout=$add~1663^ADD~177-5[0] \
 sumout=$add~1663^ADD~177-5[1] 

.subckt adder a=$dff~1706^Q~5 b=$dff~1716^Q~5 cin=$add~1663^ADD~177-5[0] cout=$add~1663^ADD~177-6[0] \
 sumout=$add~1663^ADD~177-6[1] 

.subckt adder a=$dff~1706^Q~6 b=$dff~1716^Q~6 cin=$add~1663^ADD~177-6[0] cout=$add~1663^ADD~177-7[0] \
 sumout=$add~1663^ADD~177-7[1] 

.subckt adder a=$dff~1706^Q~7 b=$dff~1716^Q~7 cin=$add~1663^ADD~177-7[0] cout=$add~1663^ADD~177-8[0] \
 sumout=$add~1663^ADD~177-8[1] 

.subckt adder a=$dff~1706^Q~7 b=$dff~1716^Q~7 cin=$add~1663^ADD~177-8[0] cout=$add~1663^ADD~177-9[0] \
 sumout=$add~1663^ADD~177-9[1] 

.subckt adder a=$dff~1734^Q~0 b=lNOT~287 cin=$sub~1765^MIN~176-0[0] cout=$sub~1765^MIN~176-1[0] sumout=$sub~1765^MIN~176-1[1] 

.subckt adder a=$dff~1734^Q~1 b=lNOT~288 cin=$sub~1765^MIN~176-1[0] cout=$sub~1765^MIN~176-2[0] sumout=$sub~1765^MIN~176-2[1] 

.subckt adder a=$dff~1734^Q~2 b=lNOT~289 cin=$sub~1765^MIN~176-2[0] cout=$sub~1765^MIN~176-3[0] sumout=$sub~1765^MIN~176-3[1] 

.subckt adder a=$dff~1734^Q~3 b=lNOT~290 cin=$sub~1765^MIN~176-3[0] cout=$sub~1765^MIN~176-4[0] sumout=$sub~1765^MIN~176-4[1] 

.subckt adder a=$dff~1734^Q~4 b=lNOT~291 cin=$sub~1765^MIN~176-4[0] cout=$sub~1765^MIN~176-5[0] sumout=$sub~1765^MIN~176-5[1] 

.subckt adder a=$dff~1734^Q~5 b=lNOT~291 cin=$sub~1765^MIN~176-5[0] cout=$sub~1765^MIN~176-6[0] sumout=$sub~1765^MIN~176-6[1] 

.subckt adder a=$dff~1734^Q~6 b=lNOT~291 cin=$sub~1765^MIN~176-6[0] cout=$sub~1765^MIN~176-7[0] sumout=$sub~1765^MIN~176-7[1] 

.subckt adder a=$dff~1734^Q~7 b=lNOT~291 cin=$sub~1765^MIN~176-7[0] cout=$sub~1765^MIN~176-8[0] sumout=$sub~1765^MIN~176-8[1] 

.subckt adder a=$dff~1734^Q~8 b=lNOT~291 cin=$sub~1765^MIN~176-8[0] cout=$sub~1765^MIN~176-9~dummy_output~9~0 \
 sumout=$sub~1765^MIN~176-9[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1645^ADD~178-0[0] sumout=$add~1645^ADD~178-0~dummy_output~0~1 

.subckt adder a=$dffe~1674^Q~2 b=$dffe~1674^Q~3 cin=$add~1645^ADD~178-0[0] cout=$add~1645^ADD~178-1[0] \
 sumout=$add~1645^ADD~178-1[1] 

.subckt adder a=$dffe~1674^Q~3 b=$dffe~1674^Q~4 cin=$add~1645^ADD~178-1[0] cout=$add~1645^ADD~178-2[0] \
 sumout=$add~1645^ADD~178-2[1] 

.subckt adder a=$dffe~1674^Q~4 b=$dffe~1674^Q~5 cin=$add~1645^ADD~178-2[0] cout=$add~1645^ADD~178-3[0] \
 sumout=$add~1645^ADD~178-3[1] 

.subckt adder a=$dffe~1674^Q~5 b=$dffe~1674^Q~6 cin=$add~1645^ADD~178-3[0] cout=$add~1645^ADD~178-4[0] \
 sumout=$add~1645^ADD~178-4[1] 

.subckt adder a=$dffe~1674^Q~6 b=$dffe~1674^Q~7 cin=$add~1645^ADD~178-4[0] cout=$add~1645^ADD~178-5[0] \
 sumout=$add~1645^ADD~178-5[1] 

.subckt adder a=$dffe~1674^Q~7 b=$dffe~1674^Q~7 cin=$add~1645^ADD~178-5[0] cout=$add~1645^ADD~178-6[0] \
 sumout=$add~1645^ADD~178-6[1] 

.subckt adder a=$dffe~1674^Q~7 b=$dffe~1674^Q~7 cin=$add~1645^ADD~178-6[0] cout=$add~1645^ADD~178-7[0] \
 sumout=$add~1645^ADD~178-7[1] 

.subckt adder a=$dffe~1674^Q~7 b=$dffe~1674^Q~7 cin=$add~1645^ADD~178-7[0] cout=$add~1645^ADD~178-8[0] \
 sumout=$add~1645^ADD~178-8[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1032^ADD~179-0[0] sumout=$add~1032^ADD~179-0~dummy_output~0~1 

.subckt adder a=$dff~1037^Q~1 b=$dffe~1036^Q~0 cin=$add~1032^ADD~179-0[0] cout=$add~1032^ADD~179-1[0] \
 sumout=$add~1032^ADD~179-1[1] 

.subckt adder a=$dff~1037^Q~2 b=$dffe~1036^Q~1 cin=$add~1032^ADD~179-1[0] cout=$add~1032^ADD~179-2[0] \
 sumout=$add~1032^ADD~179-2[1] 

.subckt adder a=$dff~1037^Q~3 b=$dffe~1036^Q~2 cin=$add~1032^ADD~179-2[0] cout=$add~1032^ADD~179-3[0] \
 sumout=$add~1032^ADD~179-3[1] 

.subckt adder a=$dff~1037^Q~4 b=$dffe~1036^Q~3 cin=$add~1032^ADD~179-3[0] cout=$add~1032^ADD~179-4[0] \
 sumout=$add~1032^ADD~179-4[1] 

.subckt adder a=$dff~1037^Q~5 b=$dffe~1036^Q~4 cin=$add~1032^ADD~179-4[0] cout=$add~1032^ADD~179-5[0] \
 sumout=$add~1032^ADD~179-5[1] 

.subckt adder a=$dff~1037^Q~6 b=$dffe~1036^Q~5 cin=$add~1032^ADD~179-5[0] cout=$add~1032^ADD~179-6[0] \
 sumout=$add~1032^ADD~179-6[1] 

.subckt adder a=$dff~1037^Q~7 b=$dffe~1036^Q~6 cin=$add~1032^ADD~179-6[0] cout=$add~1032^ADD~179-7[0] \
 sumout=$add~1032^ADD~179-7[1] 

.subckt adder a=$dff~1037^Q~8 b=$dffe~1036^Q~7 cin=$add~1032^ADD~179-7[0] cout=$add~1032^ADD~179-8[0] \
 sumout=$add~1032^ADD~179-8[1] 

.subckt adder a=$dff~1037^Q~9 b=$dffe~1036^Q~7 cin=$add~1032^ADD~179-8[0] cout=$add~1032^ADD~179-9[0] \
 sumout=$add~1032^ADD~179-9[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1031^ADD~180-0[0] sumout=$add~1031^ADD~180-0~dummy_output~0~1 

.subckt adder a=$dffe~1035^Q~0 b=$dffe~1034^Q~0 cin=$add~1031^ADD~180-0[0] cout=$add~1031^ADD~180-1[0] \
 sumout=$add~1031^ADD~180-1[1] 

.subckt adder a=$dffe~1035^Q~1 b=$dffe~1034^Q~1 cin=$add~1031^ADD~180-1[0] cout=$add~1031^ADD~180-2[0] \
 sumout=$add~1031^ADD~180-2[1] 

.subckt adder a=$dffe~1035^Q~2 b=$dffe~1034^Q~2 cin=$add~1031^ADD~180-2[0] cout=$add~1031^ADD~180-3[0] \
 sumout=$add~1031^ADD~180-3[1] 

.subckt adder a=$dffe~1035^Q~3 b=$dffe~1034^Q~3 cin=$add~1031^ADD~180-3[0] cout=$add~1031^ADD~180-4[0] \
 sumout=$add~1031^ADD~180-4[1] 

.subckt adder a=$dffe~1035^Q~4 b=$dffe~1034^Q~4 cin=$add~1031^ADD~180-4[0] cout=$add~1031^ADD~180-5[0] \
 sumout=$add~1031^ADD~180-5[1] 

.subckt adder a=$dffe~1035^Q~5 b=$dffe~1034^Q~5 cin=$add~1031^ADD~180-5[0] cout=$add~1031^ADD~180-6[0] \
 sumout=$add~1031^ADD~180-6[1] 

.subckt adder a=$dffe~1035^Q~6 b=$dffe~1034^Q~6 cin=$add~1031^ADD~180-6[0] cout=$add~1031^ADD~180-7[0] \
 sumout=$add~1031^ADD~180-7[1] 

.subckt adder a=$dffe~1035^Q~7 b=$dffe~1034^Q~7 cin=$add~1031^ADD~180-7[0] cout=$add~1031^ADD~180-8[0] \
 sumout=$add~1031^ADD~180-8[1] 

.subckt adder a=$dffe~1035^Q~7 b=$dffe~1034^Q~7 cin=$add~1031^ADD~180-8[0] cout=$add~1031^ADD~180-9[0] \
 sumout=$add~1031^ADD~180-9[1] 

.subckt adder a=$dffe~1035^Q~7 b=$dffe~1034^Q~7 cin=$add~1031^ADD~180-9[0] cout=$add~1031^ADD~180-10[0] \
 sumout=$add~1031^ADD~180-10[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~642^ADD~181-0[0] sumout=$add~642^ADD~181-0~dummy_output~0~1 

.subckt adder a=$dff~648^Q~0 b=$dff~651^Q~0 cin=$add~642^ADD~181-0[0] cout=$add~642^ADD~181-1[0] sumout=$add~642^ADD~181-1[1] 

.subckt adder a=$dff~648^Q~1 b=$dff~651^Q~1 cin=$add~642^ADD~181-1[0] cout=$add~642^ADD~181-2[0] sumout=$add~642^ADD~181-2[1] 

.subckt adder a=$dff~648^Q~2 b=$dff~651^Q~2 cin=$add~642^ADD~181-2[0] cout=$add~642^ADD~181-3[0] sumout=$add~642^ADD~181-3[1] 

.subckt adder a=$dff~648^Q~3 b=$dff~651^Q~3 cin=$add~642^ADD~181-3[0] cout=$add~642^ADD~181-4[0] sumout=$add~642^ADD~181-4[1] 

.subckt adder a=$dff~648^Q~4 b=$dff~651^Q~4 cin=$add~642^ADD~181-4[0] cout=$add~642^ADD~181-5[0] sumout=$add~642^ADD~181-5[1] 

.subckt adder a=$dff~648^Q~5 b=$dff~651^Q~5 cin=$add~642^ADD~181-5[0] cout=$add~642^ADD~181-6[0] sumout=$add~642^ADD~181-6[1] 

.subckt adder a=$dff~648^Q~6 b=$dff~651^Q~6 cin=$add~642^ADD~181-6[0] cout=$add~642^ADD~181-7[0] sumout=$add~642^ADD~181-7[1] 

.subckt adder a=$dff~648^Q~7 b=$dff~651^Q~7 cin=$add~642^ADD~181-7[0] cout=$add~642^ADD~181-8[0] sumout=$add~642^ADD~181-8[1] 

.subckt adder a=$dff~648^Q~8 b=$dff~651^Q~7 cin=$add~642^ADD~181-8[0] cout=$add~642^ADD~181-9[0] sumout=$add~642^ADD~181-9[1] 

.subckt adder a=$dff~648^Q~9 b=$dff~651^Q~7 cin=$add~642^ADD~181-9[0] cout=$add~642^ADD~181-10[0] \
 sumout=$add~642^ADD~181-10[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~641^ADD~182-0[0] sumout=$add~641^ADD~182-0~dummy_output~0~1 

.subckt adder a=$dff~650^Q~1 b=$dff~647^Q~0 cin=$add~641^ADD~182-0[0] cout=$add~641^ADD~182-1[0] sumout=$add~641^ADD~182-1[1] 

.subckt adder a=$dff~650^Q~2 b=$dff~647^Q~1 cin=$add~641^ADD~182-1[0] cout=$add~641^ADD~182-2[0] sumout=$add~641^ADD~182-2[1] 

.subckt adder a=$dff~650^Q~3 b=$dff~647^Q~2 cin=$add~641^ADD~182-2[0] cout=$add~641^ADD~182-3[0] sumout=$add~641^ADD~182-3[1] 

.subckt adder a=$dff~650^Q~4 b=$dff~647^Q~3 cin=$add~641^ADD~182-3[0] cout=$add~641^ADD~182-4[0] sumout=$add~641^ADD~182-4[1] 

.subckt adder a=$dff~650^Q~5 b=$dff~647^Q~4 cin=$add~641^ADD~182-4[0] cout=$add~641^ADD~182-5[0] sumout=$add~641^ADD~182-5[1] 

.subckt adder a=$dff~650^Q~6 b=$dff~647^Q~5 cin=$add~641^ADD~182-5[0] cout=$add~641^ADD~182-6[0] sumout=$add~641^ADD~182-6[1] 

.subckt adder a=$dff~650^Q~7 b=$dff~647^Q~6 cin=$add~641^ADD~182-6[0] cout=$add~641^ADD~182-7[0] sumout=$add~641^ADD~182-7[1] 

.subckt adder a=$dff~650^Q~7 b=$dff~647^Q~7 cin=$add~641^ADD~182-7[0] cout=$add~641^ADD~182-8[0] sumout=$add~641^ADD~182-8[1] 

.subckt adder a=$dff~650^Q~7 b=$dff~647^Q~7 cin=$add~641^ADD~182-8[0] cout=$add~641^ADD~182-9[0] sumout=$add~641^ADD~182-9[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1654^ADD~183-0[0] sumout=$add~1654^ADD~183-0~dummy_output~0~1 

.subckt adder a=$dffe~1673^Q~1 b=$dffe~1673^Q~2 cin=$add~1654^ADD~183-0[0] cout=$add~1654^ADD~183-1[0] \
 sumout=$add~1654^ADD~183-1[1] 

.subckt adder a=$dffe~1673^Q~2 b=$dffe~1673^Q~3 cin=$add~1654^ADD~183-1[0] cout=$add~1654^ADD~183-2[0] \
 sumout=$add~1654^ADD~183-2[1] 

.subckt adder a=$dffe~1673^Q~3 b=$dffe~1673^Q~4 cin=$add~1654^ADD~183-2[0] cout=$add~1654^ADD~183-3[0] \
 sumout=$add~1654^ADD~183-3[1] 

.subckt adder a=$dffe~1673^Q~4 b=$dffe~1673^Q~5 cin=$add~1654^ADD~183-3[0] cout=$add~1654^ADD~183-4[0] \
 sumout=$add~1654^ADD~183-4[1] 

.subckt adder a=$dffe~1673^Q~5 b=$dffe~1673^Q~6 cin=$add~1654^ADD~183-4[0] cout=$add~1654^ADD~183-5[0] \
 sumout=$add~1654^ADD~183-5[1] 

.subckt adder a=$dffe~1673^Q~6 b=$dffe~1673^Q~7 cin=$add~1654^ADD~183-5[0] cout=$add~1654^ADD~183-6[0] \
 sumout=$add~1654^ADD~183-6[1] 

.subckt adder a=$dffe~1673^Q~7 b=$dffe~1673^Q~7 cin=$add~1654^ADD~183-6[0] cout=$add~1654^ADD~183-7[0] \
 sumout=$add~1654^ADD~183-7[1] 

.subckt adder a=$dffe~1673^Q~7 b=$dffe~1673^Q~7 cin=$add~1654^ADD~183-7[0] cout=$add~1654^ADD~183-8[0] \
 sumout=$add~1654^ADD~183-8[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1664^ADD~185-0[0] sumout=$add~1664^ADD~185-0~dummy_output~0~1 

.subckt adder a=$dff~1707^Q~0 b=$dff~1717^Q~0 cin=$add~1664^ADD~185-0[0] cout=$add~1664^ADD~185-1[0] \
 sumout=$add~1664^ADD~185-1[1] 

.subckt adder a=$dff~1707^Q~1 b=$dff~1717^Q~1 cin=$add~1664^ADD~185-1[0] cout=$add~1664^ADD~185-2[0] \
 sumout=$add~1664^ADD~185-2[1] 

.subckt adder a=$dff~1707^Q~2 b=$dff~1717^Q~2 cin=$add~1664^ADD~185-2[0] cout=$add~1664^ADD~185-3[0] \
 sumout=$add~1664^ADD~185-3[1] 

.subckt adder a=$dff~1707^Q~3 b=$dff~1717^Q~3 cin=$add~1664^ADD~185-3[0] cout=$add~1664^ADD~185-4[0] \
 sumout=$add~1664^ADD~185-4[1] 

.subckt adder a=$dff~1707^Q~4 b=$dff~1717^Q~4 cin=$add~1664^ADD~185-4[0] cout=$add~1664^ADD~185-5[0] \
 sumout=$add~1664^ADD~185-5[1] 

.subckt adder a=$dff~1707^Q~5 b=$dff~1717^Q~5 cin=$add~1664^ADD~185-5[0] cout=$add~1664^ADD~185-6[0] \
 sumout=$add~1664^ADD~185-6[1] 

.subckt adder a=$dff~1707^Q~6 b=$dff~1717^Q~6 cin=$add~1664^ADD~185-6[0] cout=$add~1664^ADD~185-7[0] \
 sumout=$add~1664^ADD~185-7[1] 

.subckt adder a=$dff~1707^Q~7 b=$dff~1717^Q~7 cin=$add~1664^ADD~185-7[0] cout=$add~1664^ADD~185-8[0] \
 sumout=$add~1664^ADD~185-8[1] 

.subckt adder a=$dff~1707^Q~7 b=$dff~1717^Q~7 cin=$add~1664^ADD~185-8[0] cout=$add~1664^ADD~185-9[0] \
 sumout=$add~1664^ADD~185-9[1] 

.subckt adder a=$dff~1735^Q~0 b=lNOT~278 cin=$sub~1766^MIN~184-0[0] cout=$sub~1766^MIN~184-1[0] sumout=$sub~1766^MIN~184-1[1] 

.subckt adder a=$dff~1735^Q~1 b=lNOT~279 cin=$sub~1766^MIN~184-1[0] cout=$sub~1766^MIN~184-2[0] sumout=$sub~1766^MIN~184-2[1] 

.subckt adder a=$dff~1735^Q~2 b=lNOT~280 cin=$sub~1766^MIN~184-2[0] cout=$sub~1766^MIN~184-3[0] sumout=$sub~1766^MIN~184-3[1] 

.subckt adder a=$dff~1735^Q~3 b=lNOT~281 cin=$sub~1766^MIN~184-3[0] cout=$sub~1766^MIN~184-4[0] sumout=$sub~1766^MIN~184-4[1] 

.subckt adder a=$dff~1735^Q~4 b=lNOT~282 cin=$sub~1766^MIN~184-4[0] cout=$sub~1766^MIN~184-5[0] sumout=$sub~1766^MIN~184-5[1] 

.subckt adder a=$dff~1735^Q~5 b=lNOT~282 cin=$sub~1766^MIN~184-5[0] cout=$sub~1766^MIN~184-6[0] sumout=$sub~1766^MIN~184-6[1] 

.subckt adder a=$dff~1735^Q~6 b=lNOT~282 cin=$sub~1766^MIN~184-6[0] cout=$sub~1766^MIN~184-7[0] sumout=$sub~1766^MIN~184-7[1] 

.subckt adder a=$dff~1735^Q~7 b=lNOT~282 cin=$sub~1766^MIN~184-7[0] cout=$sub~1766^MIN~184-8[0] sumout=$sub~1766^MIN~184-8[1] 

.subckt adder a=$dff~1735^Q~8 b=lNOT~282 cin=$sub~1766^MIN~184-8[0] cout=$sub~1766^MIN~184-9~dummy_output~9~0 \
 sumout=$sub~1766^MIN~184-9[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1646^ADD~186-0[0] sumout=$add~1646^ADD~186-0~dummy_output~0~1 

.subckt adder a=$dffe~1673^Q~2 b=$dffe~1673^Q~3 cin=$add~1646^ADD~186-0[0] cout=$add~1646^ADD~186-1[0] \
 sumout=$add~1646^ADD~186-1[1] 

.subckt adder a=$dffe~1673^Q~3 b=$dffe~1673^Q~4 cin=$add~1646^ADD~186-1[0] cout=$add~1646^ADD~186-2[0] \
 sumout=$add~1646^ADD~186-2[1] 

.subckt adder a=$dffe~1673^Q~4 b=$dffe~1673^Q~5 cin=$add~1646^ADD~186-2[0] cout=$add~1646^ADD~186-3[0] \
 sumout=$add~1646^ADD~186-3[1] 

.subckt adder a=$dffe~1673^Q~5 b=$dffe~1673^Q~6 cin=$add~1646^ADD~186-3[0] cout=$add~1646^ADD~186-4[0] \
 sumout=$add~1646^ADD~186-4[1] 

.subckt adder a=$dffe~1673^Q~6 b=$dffe~1673^Q~7 cin=$add~1646^ADD~186-4[0] cout=$add~1646^ADD~186-5[0] \
 sumout=$add~1646^ADD~186-5[1] 

.subckt adder a=$dffe~1673^Q~7 b=$dffe~1673^Q~7 cin=$add~1646^ADD~186-5[0] cout=$add~1646^ADD~186-6[0] \
 sumout=$add~1646^ADD~186-6[1] 

.subckt adder a=$dffe~1673^Q~7 b=$dffe~1673^Q~7 cin=$add~1646^ADD~186-6[0] cout=$add~1646^ADD~186-7[0] \
 sumout=$add~1646^ADD~186-7[1] 

.subckt adder a=$dffe~1673^Q~7 b=$dffe~1673^Q~7 cin=$add~1646^ADD~186-7[0] cout=$add~1646^ADD~186-8[0] \
 sumout=$add~1646^ADD~186-8[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1044^ADD~187-0[0] sumout=$add~1044^ADD~187-0~dummy_output~0~1 

.subckt adder a=$dff~1049^Q~1 b=$dffe~1048^Q~0 cin=$add~1044^ADD~187-0[0] cout=$add~1044^ADD~187-1[0] \
 sumout=$add~1044^ADD~187-1[1] 

.subckt adder a=$dff~1049^Q~2 b=$dffe~1048^Q~1 cin=$add~1044^ADD~187-1[0] cout=$add~1044^ADD~187-2[0] \
 sumout=$add~1044^ADD~187-2[1] 

.subckt adder a=$dff~1049^Q~3 b=$dffe~1048^Q~2 cin=$add~1044^ADD~187-2[0] cout=$add~1044^ADD~187-3[0] \
 sumout=$add~1044^ADD~187-3[1] 

.subckt adder a=$dff~1049^Q~4 b=$dffe~1048^Q~3 cin=$add~1044^ADD~187-3[0] cout=$add~1044^ADD~187-4[0] \
 sumout=$add~1044^ADD~187-4[1] 

.subckt adder a=$dff~1049^Q~5 b=$dffe~1048^Q~4 cin=$add~1044^ADD~187-4[0] cout=$add~1044^ADD~187-5[0] \
 sumout=$add~1044^ADD~187-5[1] 

.subckt adder a=$dff~1049^Q~6 b=$dffe~1048^Q~5 cin=$add~1044^ADD~187-5[0] cout=$add~1044^ADD~187-6[0] \
 sumout=$add~1044^ADD~187-6[1] 

.subckt adder a=$dff~1049^Q~7 b=$dffe~1048^Q~6 cin=$add~1044^ADD~187-6[0] cout=$add~1044^ADD~187-7[0] \
 sumout=$add~1044^ADD~187-7[1] 

.subckt adder a=$dff~1049^Q~8 b=$dffe~1048^Q~7 cin=$add~1044^ADD~187-7[0] cout=$add~1044^ADD~187-8[0] \
 sumout=$add~1044^ADD~187-8[1] 

.subckt adder a=$dff~1049^Q~9 b=$dffe~1048^Q~7 cin=$add~1044^ADD~187-8[0] cout=$add~1044^ADD~187-9[0] \
 sumout=$add~1044^ADD~187-9[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1043^ADD~188-0[0] sumout=$add~1043^ADD~188-0~dummy_output~0~1 

.subckt adder a=$dffe~1047^Q~0 b=$dffe~1046^Q~0 cin=$add~1043^ADD~188-0[0] cout=$add~1043^ADD~188-1[0] \
 sumout=$add~1043^ADD~188-1[1] 

.subckt adder a=$dffe~1047^Q~1 b=$dffe~1046^Q~1 cin=$add~1043^ADD~188-1[0] cout=$add~1043^ADD~188-2[0] \
 sumout=$add~1043^ADD~188-2[1] 

.subckt adder a=$dffe~1047^Q~2 b=$dffe~1046^Q~2 cin=$add~1043^ADD~188-2[0] cout=$add~1043^ADD~188-3[0] \
 sumout=$add~1043^ADD~188-3[1] 

.subckt adder a=$dffe~1047^Q~3 b=$dffe~1046^Q~3 cin=$add~1043^ADD~188-3[0] cout=$add~1043^ADD~188-4[0] \
 sumout=$add~1043^ADD~188-4[1] 

.subckt adder a=$dffe~1047^Q~4 b=$dffe~1046^Q~4 cin=$add~1043^ADD~188-4[0] cout=$add~1043^ADD~188-5[0] \
 sumout=$add~1043^ADD~188-5[1] 

.subckt adder a=$dffe~1047^Q~5 b=$dffe~1046^Q~5 cin=$add~1043^ADD~188-5[0] cout=$add~1043^ADD~188-6[0] \
 sumout=$add~1043^ADD~188-6[1] 

.subckt adder a=$dffe~1047^Q~6 b=$dffe~1046^Q~6 cin=$add~1043^ADD~188-6[0] cout=$add~1043^ADD~188-7[0] \
 sumout=$add~1043^ADD~188-7[1] 

.subckt adder a=$dffe~1047^Q~7 b=$dffe~1046^Q~7 cin=$add~1043^ADD~188-7[0] cout=$add~1043^ADD~188-8[0] \
 sumout=$add~1043^ADD~188-8[1] 

.subckt adder a=$dffe~1047^Q~7 b=$dffe~1046^Q~7 cin=$add~1043^ADD~188-8[0] cout=$add~1043^ADD~188-9[0] \
 sumout=$add~1043^ADD~188-9[1] 

.subckt adder a=$dffe~1047^Q~7 b=$dffe~1046^Q~7 cin=$add~1043^ADD~188-9[0] cout=$add~1043^ADD~188-10[0] \
 sumout=$add~1043^ADD~188-10[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~653^ADD~189-0[0] sumout=$add~653^ADD~189-0~dummy_output~0~1 

.subckt adder a=$dff~659^Q~0 b=$dff~662^Q~0 cin=$add~653^ADD~189-0[0] cout=$add~653^ADD~189-1[0] sumout=$add~653^ADD~189-1[1] 

.subckt adder a=$dff~659^Q~1 b=$dff~662^Q~1 cin=$add~653^ADD~189-1[0] cout=$add~653^ADD~189-2[0] sumout=$add~653^ADD~189-2[1] 

.subckt adder a=$dff~659^Q~2 b=$dff~662^Q~2 cin=$add~653^ADD~189-2[0] cout=$add~653^ADD~189-3[0] sumout=$add~653^ADD~189-3[1] 

.subckt adder a=$dff~659^Q~3 b=$dff~662^Q~3 cin=$add~653^ADD~189-3[0] cout=$add~653^ADD~189-4[0] sumout=$add~653^ADD~189-4[1] 

.subckt adder a=$dff~659^Q~4 b=$dff~662^Q~4 cin=$add~653^ADD~189-4[0] cout=$add~653^ADD~189-5[0] sumout=$add~653^ADD~189-5[1] 

.subckt adder a=$dff~659^Q~5 b=$dff~662^Q~5 cin=$add~653^ADD~189-5[0] cout=$add~653^ADD~189-6[0] sumout=$add~653^ADD~189-6[1] 

.subckt adder a=$dff~659^Q~6 b=$dff~662^Q~6 cin=$add~653^ADD~189-6[0] cout=$add~653^ADD~189-7[0] sumout=$add~653^ADD~189-7[1] 

.subckt adder a=$dff~659^Q~7 b=$dff~662^Q~7 cin=$add~653^ADD~189-7[0] cout=$add~653^ADD~189-8[0] sumout=$add~653^ADD~189-8[1] 

.subckt adder a=$dff~659^Q~8 b=$dff~662^Q~7 cin=$add~653^ADD~189-8[0] cout=$add~653^ADD~189-9[0] sumout=$add~653^ADD~189-9[1] 

.subckt adder a=$dff~659^Q~9 b=$dff~662^Q~7 cin=$add~653^ADD~189-9[0] cout=$add~653^ADD~189-10[0] \
 sumout=$add~653^ADD~189-10[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~652^ADD~190-0[0] sumout=$add~652^ADD~190-0~dummy_output~0~1 

.subckt adder a=$dff~661^Q~1 b=$dff~658^Q~0 cin=$add~652^ADD~190-0[0] cout=$add~652^ADD~190-1[0] sumout=$add~652^ADD~190-1[1] 

.subckt adder a=$dff~661^Q~2 b=$dff~658^Q~1 cin=$add~652^ADD~190-1[0] cout=$add~652^ADD~190-2[0] sumout=$add~652^ADD~190-2[1] 

.subckt adder a=$dff~661^Q~3 b=$dff~658^Q~2 cin=$add~652^ADD~190-2[0] cout=$add~652^ADD~190-3[0] sumout=$add~652^ADD~190-3[1] 

.subckt adder a=$dff~661^Q~4 b=$dff~658^Q~3 cin=$add~652^ADD~190-3[0] cout=$add~652^ADD~190-4[0] sumout=$add~652^ADD~190-4[1] 

.subckt adder a=$dff~661^Q~5 b=$dff~658^Q~4 cin=$add~652^ADD~190-4[0] cout=$add~652^ADD~190-5[0] sumout=$add~652^ADD~190-5[1] 

.subckt adder a=$dff~661^Q~6 b=$dff~658^Q~5 cin=$add~652^ADD~190-5[0] cout=$add~652^ADD~190-6[0] sumout=$add~652^ADD~190-6[1] 

.subckt adder a=$dff~661^Q~7 b=$dff~658^Q~6 cin=$add~652^ADD~190-6[0] cout=$add~652^ADD~190-7[0] sumout=$add~652^ADD~190-7[1] 

.subckt adder a=$dff~661^Q~7 b=$dff~658^Q~7 cin=$add~652^ADD~190-7[0] cout=$add~652^ADD~190-8[0] sumout=$add~652^ADD~190-8[1] 

.subckt adder a=$dff~661^Q~7 b=$dff~658^Q~7 cin=$add~652^ADD~190-8[0] cout=$add~652^ADD~190-9[0] sumout=$add~652^ADD~190-9[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1655^ADD~191-0[0] sumout=$add~1655^ADD~191-0~dummy_output~0~1 

.subckt adder a=$dffe~1672^Q~1 b=$dffe~1672^Q~2 cin=$add~1655^ADD~191-0[0] cout=$add~1655^ADD~191-1[0] \
 sumout=$add~1655^ADD~191-1[1] 

.subckt adder a=$dffe~1672^Q~2 b=$dffe~1672^Q~3 cin=$add~1655^ADD~191-1[0] cout=$add~1655^ADD~191-2[0] \
 sumout=$add~1655^ADD~191-2[1] 

.subckt adder a=$dffe~1672^Q~3 b=$dffe~1672^Q~4 cin=$add~1655^ADD~191-2[0] cout=$add~1655^ADD~191-3[0] \
 sumout=$add~1655^ADD~191-3[1] 

.subckt adder a=$dffe~1672^Q~4 b=$dffe~1672^Q~5 cin=$add~1655^ADD~191-3[0] cout=$add~1655^ADD~191-4[0] \
 sumout=$add~1655^ADD~191-4[1] 

.subckt adder a=$dffe~1672^Q~5 b=$dffe~1672^Q~6 cin=$add~1655^ADD~191-4[0] cout=$add~1655^ADD~191-5[0] \
 sumout=$add~1655^ADD~191-5[1] 

.subckt adder a=$dffe~1672^Q~6 b=$dffe~1672^Q~7 cin=$add~1655^ADD~191-5[0] cout=$add~1655^ADD~191-6[0] \
 sumout=$add~1655^ADD~191-6[1] 

.subckt adder a=$dffe~1672^Q~7 b=$dffe~1672^Q~7 cin=$add~1655^ADD~191-6[0] cout=$add~1655^ADD~191-7[0] \
 sumout=$add~1655^ADD~191-7[1] 

.subckt adder a=$dffe~1672^Q~7 b=$dffe~1672^Q~7 cin=$add~1655^ADD~191-7[0] cout=$add~1655^ADD~191-8[0] \
 sumout=$add~1655^ADD~191-8[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1665^ADD~193-0[0] sumout=$add~1665^ADD~193-0~dummy_output~0~1 

.subckt adder a=$dff~1708^Q~0 b=$dff~1718^Q~0 cin=$add~1665^ADD~193-0[0] cout=$add~1665^ADD~193-1[0] \
 sumout=$add~1665^ADD~193-1[1] 

.subckt adder a=$dff~1708^Q~1 b=$dff~1718^Q~1 cin=$add~1665^ADD~193-1[0] cout=$add~1665^ADD~193-2[0] \
 sumout=$add~1665^ADD~193-2[1] 

.subckt adder a=$dff~1708^Q~2 b=$dff~1718^Q~2 cin=$add~1665^ADD~193-2[0] cout=$add~1665^ADD~193-3[0] \
 sumout=$add~1665^ADD~193-3[1] 

.subckt adder a=$dff~1708^Q~3 b=$dff~1718^Q~3 cin=$add~1665^ADD~193-3[0] cout=$add~1665^ADD~193-4[0] \
 sumout=$add~1665^ADD~193-4[1] 

.subckt adder a=$dff~1708^Q~4 b=$dff~1718^Q~4 cin=$add~1665^ADD~193-4[0] cout=$add~1665^ADD~193-5[0] \
 sumout=$add~1665^ADD~193-5[1] 

.subckt adder a=$dff~1708^Q~5 b=$dff~1718^Q~5 cin=$add~1665^ADD~193-5[0] cout=$add~1665^ADD~193-6[0] \
 sumout=$add~1665^ADD~193-6[1] 

.subckt adder a=$dff~1708^Q~6 b=$dff~1718^Q~6 cin=$add~1665^ADD~193-6[0] cout=$add~1665^ADD~193-7[0] \
 sumout=$add~1665^ADD~193-7[1] 

.subckt adder a=$dff~1708^Q~7 b=$dff~1718^Q~7 cin=$add~1665^ADD~193-7[0] cout=$add~1665^ADD~193-8[0] \
 sumout=$add~1665^ADD~193-8[1] 

.subckt adder a=$dff~1708^Q~7 b=$dff~1718^Q~7 cin=$add~1665^ADD~193-8[0] cout=$add~1665^ADD~193-9[0] \
 sumout=$add~1665^ADD~193-9[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1647^ADD~194-0[0] sumout=$add~1647^ADD~194-0~dummy_output~0~1 

.subckt adder a=$dffe~1672^Q~2 b=$dffe~1672^Q~3 cin=$add~1647^ADD~194-0[0] cout=$add~1647^ADD~194-1[0] \
 sumout=$add~1647^ADD~194-1[1] 

.subckt adder a=$dffe~1672^Q~3 b=$dffe~1672^Q~4 cin=$add~1647^ADD~194-1[0] cout=$add~1647^ADD~194-2[0] \
 sumout=$add~1647^ADD~194-2[1] 

.subckt adder a=$dffe~1672^Q~4 b=$dffe~1672^Q~5 cin=$add~1647^ADD~194-2[0] cout=$add~1647^ADD~194-3[0] \
 sumout=$add~1647^ADD~194-3[1] 

.subckt adder a=$dffe~1672^Q~5 b=$dffe~1672^Q~6 cin=$add~1647^ADD~194-3[0] cout=$add~1647^ADD~194-4[0] \
 sumout=$add~1647^ADD~194-4[1] 

.subckt adder a=$dffe~1672^Q~6 b=$dffe~1672^Q~7 cin=$add~1647^ADD~194-4[0] cout=$add~1647^ADD~194-5[0] \
 sumout=$add~1647^ADD~194-5[1] 

.subckt adder a=$dffe~1672^Q~7 b=$dffe~1672^Q~7 cin=$add~1647^ADD~194-5[0] cout=$add~1647^ADD~194-6[0] \
 sumout=$add~1647^ADD~194-6[1] 

.subckt adder a=$dffe~1672^Q~7 b=$dffe~1672^Q~7 cin=$add~1647^ADD~194-6[0] cout=$add~1647^ADD~194-7[0] \
 sumout=$add~1647^ADD~194-7[1] 

.subckt adder a=$dffe~1672^Q~7 b=$dffe~1672^Q~7 cin=$add~1647^ADD~194-7[0] cout=$add~1647^ADD~194-8[0] \
 sumout=$add~1647^ADD~194-8[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1056^ADD~195-0[0] sumout=$add~1056^ADD~195-0~dummy_output~0~1 

.subckt adder a=$dff~1061^Q~1 b=$dffe~1060^Q~0 cin=$add~1056^ADD~195-0[0] cout=$add~1056^ADD~195-1[0] \
 sumout=$add~1056^ADD~195-1[1] 

.subckt adder a=$dff~1061^Q~2 b=$dffe~1060^Q~1 cin=$add~1056^ADD~195-1[0] cout=$add~1056^ADD~195-2[0] \
 sumout=$add~1056^ADD~195-2[1] 

.subckt adder a=$dff~1061^Q~3 b=$dffe~1060^Q~2 cin=$add~1056^ADD~195-2[0] cout=$add~1056^ADD~195-3[0] \
 sumout=$add~1056^ADD~195-3[1] 

.subckt adder a=$dff~1061^Q~4 b=$dffe~1060^Q~3 cin=$add~1056^ADD~195-3[0] cout=$add~1056^ADD~195-4[0] \
 sumout=$add~1056^ADD~195-4[1] 

.subckt adder a=$dff~1061^Q~5 b=$dffe~1060^Q~4 cin=$add~1056^ADD~195-4[0] cout=$add~1056^ADD~195-5[0] \
 sumout=$add~1056^ADD~195-5[1] 

.subckt adder a=$dff~1061^Q~6 b=$dffe~1060^Q~5 cin=$add~1056^ADD~195-5[0] cout=$add~1056^ADD~195-6[0] \
 sumout=$add~1056^ADD~195-6[1] 

.subckt adder a=$dff~1061^Q~7 b=$dffe~1060^Q~6 cin=$add~1056^ADD~195-6[0] cout=$add~1056^ADD~195-7[0] \
 sumout=$add~1056^ADD~195-7[1] 

.subckt adder a=$dff~1061^Q~8 b=$dffe~1060^Q~7 cin=$add~1056^ADD~195-7[0] cout=$add~1056^ADD~195-8[0] \
 sumout=$add~1056^ADD~195-8[1] 

.subckt adder a=$dff~1061^Q~9 b=$dffe~1060^Q~7 cin=$add~1056^ADD~195-8[0] cout=$add~1056^ADD~195-9[0] \
 sumout=$add~1056^ADD~195-9[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1055^ADD~196-0[0] sumout=$add~1055^ADD~196-0~dummy_output~0~1 

.subckt adder a=$dffe~1059^Q~0 b=$dffe~1058^Q~0 cin=$add~1055^ADD~196-0[0] cout=$add~1055^ADD~196-1[0] \
 sumout=$add~1055^ADD~196-1[1] 

.subckt adder a=$dffe~1059^Q~1 b=$dffe~1058^Q~1 cin=$add~1055^ADD~196-1[0] cout=$add~1055^ADD~196-2[0] \
 sumout=$add~1055^ADD~196-2[1] 

.subckt adder a=$dffe~1059^Q~2 b=$dffe~1058^Q~2 cin=$add~1055^ADD~196-2[0] cout=$add~1055^ADD~196-3[0] \
 sumout=$add~1055^ADD~196-3[1] 

.subckt adder a=$dffe~1059^Q~3 b=$dffe~1058^Q~3 cin=$add~1055^ADD~196-3[0] cout=$add~1055^ADD~196-4[0] \
 sumout=$add~1055^ADD~196-4[1] 

.subckt adder a=$dffe~1059^Q~4 b=$dffe~1058^Q~4 cin=$add~1055^ADD~196-4[0] cout=$add~1055^ADD~196-5[0] \
 sumout=$add~1055^ADD~196-5[1] 

.subckt adder a=$dffe~1059^Q~5 b=$dffe~1058^Q~5 cin=$add~1055^ADD~196-5[0] cout=$add~1055^ADD~196-6[0] \
 sumout=$add~1055^ADD~196-6[1] 

.subckt adder a=$dffe~1059^Q~6 b=$dffe~1058^Q~6 cin=$add~1055^ADD~196-6[0] cout=$add~1055^ADD~196-7[0] \
 sumout=$add~1055^ADD~196-7[1] 

.subckt adder a=$dffe~1059^Q~7 b=$dffe~1058^Q~7 cin=$add~1055^ADD~196-7[0] cout=$add~1055^ADD~196-8[0] \
 sumout=$add~1055^ADD~196-8[1] 

.subckt adder a=$dffe~1059^Q~7 b=$dffe~1058^Q~7 cin=$add~1055^ADD~196-8[0] cout=$add~1055^ADD~196-9[0] \
 sumout=$add~1055^ADD~196-9[1] 

.subckt adder a=$dffe~1059^Q~7 b=$dffe~1058^Q~7 cin=$add~1055^ADD~196-9[0] cout=$add~1055^ADD~196-10[0] \
 sumout=$add~1055^ADD~196-10[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~664^ADD~197-0[0] sumout=$add~664^ADD~197-0~dummy_output~0~1 

.subckt adder a=$dff~670^Q~0 b=$dff~673^Q~0 cin=$add~664^ADD~197-0[0] cout=$add~664^ADD~197-1[0] sumout=$add~664^ADD~197-1[1] 

.subckt adder a=$dff~670^Q~1 b=$dff~673^Q~1 cin=$add~664^ADD~197-1[0] cout=$add~664^ADD~197-2[0] sumout=$add~664^ADD~197-2[1] 

.subckt adder a=$dff~670^Q~2 b=$dff~673^Q~2 cin=$add~664^ADD~197-2[0] cout=$add~664^ADD~197-3[0] sumout=$add~664^ADD~197-3[1] 

.subckt adder a=$dff~670^Q~3 b=$dff~673^Q~3 cin=$add~664^ADD~197-3[0] cout=$add~664^ADD~197-4[0] sumout=$add~664^ADD~197-4[1] 

.subckt adder a=$dff~670^Q~4 b=$dff~673^Q~4 cin=$add~664^ADD~197-4[0] cout=$add~664^ADD~197-5[0] sumout=$add~664^ADD~197-5[1] 

.subckt adder a=$dff~670^Q~5 b=$dff~673^Q~5 cin=$add~664^ADD~197-5[0] cout=$add~664^ADD~197-6[0] sumout=$add~664^ADD~197-6[1] 

.subckt adder a=$dff~670^Q~6 b=$dff~673^Q~6 cin=$add~664^ADD~197-6[0] cout=$add~664^ADD~197-7[0] sumout=$add~664^ADD~197-7[1] 

.subckt adder a=$dff~670^Q~7 b=$dff~673^Q~7 cin=$add~664^ADD~197-7[0] cout=$add~664^ADD~197-8[0] sumout=$add~664^ADD~197-8[1] 

.subckt adder a=$dff~670^Q~8 b=$dff~673^Q~7 cin=$add~664^ADD~197-8[0] cout=$add~664^ADD~197-9[0] sumout=$add~664^ADD~197-9[1] 

.subckt adder a=$dff~670^Q~9 b=$dff~673^Q~7 cin=$add~664^ADD~197-9[0] cout=$add~664^ADD~197-10[0] \
 sumout=$add~664^ADD~197-10[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~663^ADD~198-0[0] sumout=$add~663^ADD~198-0~dummy_output~0~1 

.subckt adder a=$dff~672^Q~1 b=$dff~669^Q~0 cin=$add~663^ADD~198-0[0] cout=$add~663^ADD~198-1[0] sumout=$add~663^ADD~198-1[1] 

.subckt adder a=$dff~672^Q~2 b=$dff~669^Q~1 cin=$add~663^ADD~198-1[0] cout=$add~663^ADD~198-2[0] sumout=$add~663^ADD~198-2[1] 

.subckt adder a=$dff~672^Q~3 b=$dff~669^Q~2 cin=$add~663^ADD~198-2[0] cout=$add~663^ADD~198-3[0] sumout=$add~663^ADD~198-3[1] 

.subckt adder a=$dff~672^Q~4 b=$dff~669^Q~3 cin=$add~663^ADD~198-3[0] cout=$add~663^ADD~198-4[0] sumout=$add~663^ADD~198-4[1] 

.subckt adder a=$dff~672^Q~5 b=$dff~669^Q~4 cin=$add~663^ADD~198-4[0] cout=$add~663^ADD~198-5[0] sumout=$add~663^ADD~198-5[1] 

.subckt adder a=$dff~672^Q~6 b=$dff~669^Q~5 cin=$add~663^ADD~198-5[0] cout=$add~663^ADD~198-6[0] sumout=$add~663^ADD~198-6[1] 

.subckt adder a=$dff~672^Q~7 b=$dff~669^Q~6 cin=$add~663^ADD~198-6[0] cout=$add~663^ADD~198-7[0] sumout=$add~663^ADD~198-7[1] 

.subckt adder a=$dff~672^Q~7 b=$dff~669^Q~7 cin=$add~663^ADD~198-7[0] cout=$add~663^ADD~198-8[0] sumout=$add~663^ADD~198-8[1] 

.subckt adder a=$dff~672^Q~7 b=$dff~669^Q~7 cin=$add~663^ADD~198-8[0] cout=$add~663^ADD~198-9[0] sumout=$add~663^ADD~198-9[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1656^ADD~199-0[0] sumout=$add~1656^ADD~199-0~dummy_output~0~1 

.subckt adder a=$dffe~1671^Q~1 b=$dffe~1671^Q~2 cin=$add~1656^ADD~199-0[0] cout=$add~1656^ADD~199-1[0] \
 sumout=$add~1656^ADD~199-1[1] 

.subckt adder a=$dffe~1671^Q~2 b=$dffe~1671^Q~3 cin=$add~1656^ADD~199-1[0] cout=$add~1656^ADD~199-2[0] \
 sumout=$add~1656^ADD~199-2[1] 

.subckt adder a=$dffe~1671^Q~3 b=$dffe~1671^Q~4 cin=$add~1656^ADD~199-2[0] cout=$add~1656^ADD~199-3[0] \
 sumout=$add~1656^ADD~199-3[1] 

.subckt adder a=$dffe~1671^Q~4 b=$dffe~1671^Q~5 cin=$add~1656^ADD~199-3[0] cout=$add~1656^ADD~199-4[0] \
 sumout=$add~1656^ADD~199-4[1] 

.subckt adder a=$dffe~1671^Q~5 b=$dffe~1671^Q~6 cin=$add~1656^ADD~199-4[0] cout=$add~1656^ADD~199-5[0] \
 sumout=$add~1656^ADD~199-5[1] 

.subckt adder a=$dffe~1671^Q~6 b=$dffe~1671^Q~7 cin=$add~1656^ADD~199-5[0] cout=$add~1656^ADD~199-6[0] \
 sumout=$add~1656^ADD~199-6[1] 

.subckt adder a=$dffe~1671^Q~7 b=$dffe~1671^Q~7 cin=$add~1656^ADD~199-6[0] cout=$add~1656^ADD~199-7[0] \
 sumout=$add~1656^ADD~199-7[1] 

.subckt adder a=$dffe~1671^Q~7 b=$dffe~1671^Q~7 cin=$add~1656^ADD~199-7[0] cout=$add~1656^ADD~199-8[0] \
 sumout=$add~1656^ADD~199-8[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1666^ADD~200-0[0] sumout=$add~1666^ADD~200-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1648^ADD~201-0[0] sumout=$add~1648^ADD~201-0~dummy_output~0~1 

.subckt adder a=$dffe~1671^Q~2 b=$dffe~1671^Q~3 cin=$add~1648^ADD~201-0[0] cout=$add~1648^ADD~201-1[0] \
 sumout=$add~1648^ADD~201-1[1] 

.subckt adder a=$dffe~1671^Q~3 b=$dffe~1671^Q~4 cin=$add~1648^ADD~201-1[0] cout=$add~1648^ADD~201-2[0] \
 sumout=$add~1648^ADD~201-2[1] 

.subckt adder a=$dffe~1671^Q~4 b=$dffe~1671^Q~5 cin=$add~1648^ADD~201-2[0] cout=$add~1648^ADD~201-3[0] \
 sumout=$add~1648^ADD~201-3[1] 

.subckt adder a=$dffe~1671^Q~5 b=$dffe~1671^Q~6 cin=$add~1648^ADD~201-3[0] cout=$add~1648^ADD~201-4[0] \
 sumout=$add~1648^ADD~201-4[1] 

.subckt adder a=$dffe~1671^Q~6 b=$dffe~1671^Q~7 cin=$add~1648^ADD~201-4[0] cout=$add~1648^ADD~201-5[0] \
 sumout=$add~1648^ADD~201-5[1] 

.subckt adder a=$dffe~1671^Q~7 b=$dffe~1671^Q~7 cin=$add~1648^ADD~201-5[0] cout=$add~1648^ADD~201-6[0] \
 sumout=$add~1648^ADD~201-6[1] 

.subckt adder a=$dffe~1671^Q~7 b=$dffe~1671^Q~7 cin=$add~1648^ADD~201-6[0] cout=$add~1648^ADD~201-7[0] \
 sumout=$add~1648^ADD~201-7[1] 

.subckt adder a=$dffe~1671^Q~7 b=$dffe~1671^Q~7 cin=$add~1648^ADD~201-7[0] cout=$add~1648^ADD~201-8[0] \
 sumout=$add~1648^ADD~201-8[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1068^ADD~202-0[0] sumout=$add~1068^ADD~202-0~dummy_output~0~1 

.subckt adder a=$dff~1073^Q~1 b=$dffe~1072^Q~0 cin=$add~1068^ADD~202-0[0] cout=$add~1068^ADD~202-1[0] \
 sumout=$add~1068^ADD~202-1[1] 

.subckt adder a=$dff~1073^Q~2 b=$dffe~1072^Q~1 cin=$add~1068^ADD~202-1[0] cout=$add~1068^ADD~202-2[0] \
 sumout=$add~1068^ADD~202-2[1] 

.subckt adder a=$dff~1073^Q~3 b=$dffe~1072^Q~2 cin=$add~1068^ADD~202-2[0] cout=$add~1068^ADD~202-3[0] \
 sumout=$add~1068^ADD~202-3[1] 

.subckt adder a=$dff~1073^Q~4 b=$dffe~1072^Q~3 cin=$add~1068^ADD~202-3[0] cout=$add~1068^ADD~202-4[0] \
 sumout=$add~1068^ADD~202-4[1] 

.subckt adder a=$dff~1073^Q~5 b=$dffe~1072^Q~4 cin=$add~1068^ADD~202-4[0] cout=$add~1068^ADD~202-5[0] \
 sumout=$add~1068^ADD~202-5[1] 

.subckt adder a=$dff~1073^Q~6 b=$dffe~1072^Q~5 cin=$add~1068^ADD~202-5[0] cout=$add~1068^ADD~202-6[0] \
 sumout=$add~1068^ADD~202-6[1] 

.subckt adder a=$dff~1073^Q~7 b=$dffe~1072^Q~6 cin=$add~1068^ADD~202-6[0] cout=$add~1068^ADD~202-7[0] \
 sumout=$add~1068^ADD~202-7[1] 

.subckt adder a=$dff~1073^Q~8 b=$dffe~1072^Q~7 cin=$add~1068^ADD~202-7[0] cout=$add~1068^ADD~202-8[0] \
 sumout=$add~1068^ADD~202-8[1] 

.subckt adder a=$dff~1073^Q~9 b=$dffe~1072^Q~7 cin=$add~1068^ADD~202-8[0] cout=$add~1068^ADD~202-9[0] \
 sumout=$add~1068^ADD~202-9[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1067^ADD~203-0[0] sumout=$add~1067^ADD~203-0~dummy_output~0~1 

.subckt adder a=$dffe~1071^Q~0 b=$dffe~1070^Q~0 cin=$add~1067^ADD~203-0[0] cout=$add~1067^ADD~203-1[0] \
 sumout=$add~1067^ADD~203-1[1] 

.subckt adder a=$dffe~1071^Q~1 b=$dffe~1070^Q~1 cin=$add~1067^ADD~203-1[0] cout=$add~1067^ADD~203-2[0] \
 sumout=$add~1067^ADD~203-2[1] 

.subckt adder a=$dffe~1071^Q~2 b=$dffe~1070^Q~2 cin=$add~1067^ADD~203-2[0] cout=$add~1067^ADD~203-3[0] \
 sumout=$add~1067^ADD~203-3[1] 

.subckt adder a=$dffe~1071^Q~3 b=$dffe~1070^Q~3 cin=$add~1067^ADD~203-3[0] cout=$add~1067^ADD~203-4[0] \
 sumout=$add~1067^ADD~203-4[1] 

.subckt adder a=$dffe~1071^Q~4 b=$dffe~1070^Q~4 cin=$add~1067^ADD~203-4[0] cout=$add~1067^ADD~203-5[0] \
 sumout=$add~1067^ADD~203-5[1] 

.subckt adder a=$dffe~1071^Q~5 b=$dffe~1070^Q~5 cin=$add~1067^ADD~203-5[0] cout=$add~1067^ADD~203-6[0] \
 sumout=$add~1067^ADD~203-6[1] 

.subckt adder a=$dffe~1071^Q~6 b=$dffe~1070^Q~6 cin=$add~1067^ADD~203-6[0] cout=$add~1067^ADD~203-7[0] \
 sumout=$add~1067^ADD~203-7[1] 

.subckt adder a=$dffe~1071^Q~7 b=$dffe~1070^Q~7 cin=$add~1067^ADD~203-7[0] cout=$add~1067^ADD~203-8[0] \
 sumout=$add~1067^ADD~203-8[1] 

.subckt adder a=$dffe~1071^Q~7 b=$dffe~1070^Q~7 cin=$add~1067^ADD~203-8[0] cout=$add~1067^ADD~203-9[0] \
 sumout=$add~1067^ADD~203-9[1] 

.subckt adder a=$dffe~1071^Q~7 b=$dffe~1070^Q~7 cin=$add~1067^ADD~203-9[0] cout=$add~1067^ADD~203-10[0] \
 sumout=$add~1067^ADD~203-10[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~675^ADD~204-0[0] sumout=$add~675^ADD~204-0~dummy_output~0~1 

.subckt adder a=$dff~681^Q~0 b=$dff~684^Q~0 cin=$add~675^ADD~204-0[0] cout=$add~675^ADD~204-1[0] sumout=$add~675^ADD~204-1[1] 

.subckt adder a=$dff~681^Q~1 b=$dff~684^Q~1 cin=$add~675^ADD~204-1[0] cout=$add~675^ADD~204-2[0] sumout=$add~675^ADD~204-2[1] 

.subckt adder a=$dff~681^Q~2 b=$dff~684^Q~2 cin=$add~675^ADD~204-2[0] cout=$add~675^ADD~204-3[0] sumout=$add~675^ADD~204-3[1] 

.subckt adder a=$dff~681^Q~3 b=$dff~684^Q~3 cin=$add~675^ADD~204-3[0] cout=$add~675^ADD~204-4[0] sumout=$add~675^ADD~204-4[1] 

.subckt adder a=$dff~681^Q~4 b=$dff~684^Q~4 cin=$add~675^ADD~204-4[0] cout=$add~675^ADD~204-5[0] sumout=$add~675^ADD~204-5[1] 

.subckt adder a=$dff~681^Q~5 b=$dff~684^Q~5 cin=$add~675^ADD~204-5[0] cout=$add~675^ADD~204-6[0] sumout=$add~675^ADD~204-6[1] 

.subckt adder a=$dff~681^Q~6 b=$dff~684^Q~6 cin=$add~675^ADD~204-6[0] cout=$add~675^ADD~204-7[0] sumout=$add~675^ADD~204-7[1] 

.subckt adder a=$dff~681^Q~7 b=$dff~684^Q~7 cin=$add~675^ADD~204-7[0] cout=$add~675^ADD~204-8[0] sumout=$add~675^ADD~204-8[1] 

.subckt adder a=$dff~681^Q~8 b=$dff~684^Q~7 cin=$add~675^ADD~204-8[0] cout=$add~675^ADD~204-9[0] sumout=$add~675^ADD~204-9[1] 

.subckt adder a=$dff~681^Q~9 b=$dff~684^Q~7 cin=$add~675^ADD~204-9[0] cout=$add~675^ADD~204-10[0] \
 sumout=$add~675^ADD~204-10[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~674^ADD~205-0[0] sumout=$add~674^ADD~205-0~dummy_output~0~1 

.subckt adder a=$dff~683^Q~1 b=$dff~680^Q~0 cin=$add~674^ADD~205-0[0] cout=$add~674^ADD~205-1[0] sumout=$add~674^ADD~205-1[1] 

.subckt adder a=$dff~683^Q~2 b=$dff~680^Q~1 cin=$add~674^ADD~205-1[0] cout=$add~674^ADD~205-2[0] sumout=$add~674^ADD~205-2[1] 

.subckt adder a=$dff~683^Q~3 b=$dff~680^Q~2 cin=$add~674^ADD~205-2[0] cout=$add~674^ADD~205-3[0] sumout=$add~674^ADD~205-3[1] 

.subckt adder a=$dff~683^Q~4 b=$dff~680^Q~3 cin=$add~674^ADD~205-3[0] cout=$add~674^ADD~205-4[0] sumout=$add~674^ADD~205-4[1] 

.subckt adder a=$dff~683^Q~5 b=$dff~680^Q~4 cin=$add~674^ADD~205-4[0] cout=$add~674^ADD~205-5[0] sumout=$add~674^ADD~205-5[1] 

.subckt adder a=$dff~683^Q~6 b=$dff~680^Q~5 cin=$add~674^ADD~205-5[0] cout=$add~674^ADD~205-6[0] sumout=$add~674^ADD~205-6[1] 

.subckt adder a=$dff~683^Q~7 b=$dff~680^Q~6 cin=$add~674^ADD~205-6[0] cout=$add~674^ADD~205-7[0] sumout=$add~674^ADD~205-7[1] 

.subckt adder a=$dff~683^Q~7 b=$dff~680^Q~7 cin=$add~674^ADD~205-7[0] cout=$add~674^ADD~205-8[0] sumout=$add~674^ADD~205-8[1] 

.subckt adder a=$dff~683^Q~7 b=$dff~680^Q~7 cin=$add~674^ADD~205-8[0] cout=$add~674^ADD~205-9[0] sumout=$add~674^ADD~205-9[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1657^ADD~206-0[0] sumout=$add~1657^ADD~206-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1080^ADD~207-0[0] sumout=$add~1080^ADD~207-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1079^ADD~208-0[0] sumout=$add~1079^ADD~208-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~686^ADD~209-0[0] sumout=$add~686^ADD~209-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~685^ADD~210-0[0] sumout=$add~685^ADD~210-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1092^ADD~211-0[0] sumout=$add~1092^ADD~211-0~dummy_output~0~1 

.subckt adder a=$dff~1097^Q~1 b=$dffe~1096^Q~0 cin=$add~1092^ADD~211-0[0] cout=$add~1092^ADD~211-1[0] \
 sumout=$add~1092^ADD~211-1[1] 

.subckt adder a=$dff~1097^Q~2 b=$dffe~1096^Q~1 cin=$add~1092^ADD~211-1[0] cout=$add~1092^ADD~211-2[0] \
 sumout=$add~1092^ADD~211-2[1] 

.subckt adder a=$dff~1097^Q~3 b=$dffe~1096^Q~2 cin=$add~1092^ADD~211-2[0] cout=$add~1092^ADD~211-3[0] \
 sumout=$add~1092^ADD~211-3[1] 

.subckt adder a=$dff~1097^Q~4 b=$dffe~1096^Q~3 cin=$add~1092^ADD~211-3[0] cout=$add~1092^ADD~211-4[0] \
 sumout=$add~1092^ADD~211-4[1] 

.subckt adder a=$dff~1097^Q~5 b=$dffe~1096^Q~4 cin=$add~1092^ADD~211-4[0] cout=$add~1092^ADD~211-5[0] \
 sumout=$add~1092^ADD~211-5[1] 

.subckt adder a=$dff~1097^Q~6 b=$dffe~1096^Q~5 cin=$add~1092^ADD~211-5[0] cout=$add~1092^ADD~211-6[0] \
 sumout=$add~1092^ADD~211-6[1] 

.subckt adder a=$dff~1097^Q~7 b=$dffe~1096^Q~6 cin=$add~1092^ADD~211-6[0] cout=$add~1092^ADD~211-7[0] \
 sumout=$add~1092^ADD~211-7[1] 

.subckt adder a=$dff~1097^Q~8 b=$dffe~1096^Q~7 cin=$add~1092^ADD~211-7[0] cout=$add~1092^ADD~211-8[0] \
 sumout=$add~1092^ADD~211-8[1] 

.subckt adder a=$dff~1097^Q~9 b=$dffe~1096^Q~7 cin=$add~1092^ADD~211-8[0] cout=$add~1092^ADD~211-9[0] \
 sumout=$add~1092^ADD~211-9[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1091^ADD~212-0[0] sumout=$add~1091^ADD~212-0~dummy_output~0~1 

.subckt adder a=$dffe~1095^Q~0 b=$dffe~1094^Q~0 cin=$add~1091^ADD~212-0[0] cout=$add~1091^ADD~212-1[0] \
 sumout=$add~1091^ADD~212-1[1] 

.subckt adder a=$dffe~1095^Q~1 b=$dffe~1094^Q~1 cin=$add~1091^ADD~212-1[0] cout=$add~1091^ADD~212-2[0] \
 sumout=$add~1091^ADD~212-2[1] 

.subckt adder a=$dffe~1095^Q~2 b=$dffe~1094^Q~2 cin=$add~1091^ADD~212-2[0] cout=$add~1091^ADD~212-3[0] \
 sumout=$add~1091^ADD~212-3[1] 

.subckt adder a=$dffe~1095^Q~3 b=$dffe~1094^Q~3 cin=$add~1091^ADD~212-3[0] cout=$add~1091^ADD~212-4[0] \
 sumout=$add~1091^ADD~212-4[1] 

.subckt adder a=$dffe~1095^Q~4 b=$dffe~1094^Q~4 cin=$add~1091^ADD~212-4[0] cout=$add~1091^ADD~212-5[0] \
 sumout=$add~1091^ADD~212-5[1] 

.subckt adder a=$dffe~1095^Q~5 b=$dffe~1094^Q~5 cin=$add~1091^ADD~212-5[0] cout=$add~1091^ADD~212-6[0] \
 sumout=$add~1091^ADD~212-6[1] 

.subckt adder a=$dffe~1095^Q~6 b=$dffe~1094^Q~6 cin=$add~1091^ADD~212-6[0] cout=$add~1091^ADD~212-7[0] \
 sumout=$add~1091^ADD~212-7[1] 

.subckt adder a=$dffe~1095^Q~7 b=$dffe~1094^Q~7 cin=$add~1091^ADD~212-7[0] cout=$add~1091^ADD~212-8[0] \
 sumout=$add~1091^ADD~212-8[1] 

.subckt adder a=$dffe~1095^Q~7 b=$dffe~1094^Q~7 cin=$add~1091^ADD~212-8[0] cout=$add~1091^ADD~212-9[0] \
 sumout=$add~1091^ADD~212-9[1] 

.subckt adder a=$dffe~1095^Q~7 b=$dffe~1094^Q~7 cin=$add~1091^ADD~212-9[0] cout=$add~1091^ADD~212-10[0] \
 sumout=$add~1091^ADD~212-10[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~697^ADD~213-0[0] sumout=$add~697^ADD~213-0~dummy_output~0~1 

.subckt adder a=$dff~703^Q~0 b=$dff~706^Q~0 cin=$add~697^ADD~213-0[0] cout=$add~697^ADD~213-1[0] sumout=$add~697^ADD~213-1[1] 

.subckt adder a=$dff~703^Q~1 b=$dff~706^Q~1 cin=$add~697^ADD~213-1[0] cout=$add~697^ADD~213-2[0] sumout=$add~697^ADD~213-2[1] 

.subckt adder a=$dff~703^Q~2 b=$dff~706^Q~2 cin=$add~697^ADD~213-2[0] cout=$add~697^ADD~213-3[0] sumout=$add~697^ADD~213-3[1] 

.subckt adder a=$dff~703^Q~3 b=$dff~706^Q~3 cin=$add~697^ADD~213-3[0] cout=$add~697^ADD~213-4[0] sumout=$add~697^ADD~213-4[1] 

.subckt adder a=$dff~703^Q~4 b=$dff~706^Q~4 cin=$add~697^ADD~213-4[0] cout=$add~697^ADD~213-5[0] sumout=$add~697^ADD~213-5[1] 

.subckt adder a=$dff~703^Q~5 b=$dff~706^Q~5 cin=$add~697^ADD~213-5[0] cout=$add~697^ADD~213-6[0] sumout=$add~697^ADD~213-6[1] 

.subckt adder a=$dff~703^Q~6 b=$dff~706^Q~6 cin=$add~697^ADD~213-6[0] cout=$add~697^ADD~213-7[0] sumout=$add~697^ADD~213-7[1] 

.subckt adder a=$dff~703^Q~7 b=$dff~706^Q~7 cin=$add~697^ADD~213-7[0] cout=$add~697^ADD~213-8[0] sumout=$add~697^ADD~213-8[1] 

.subckt adder a=$dff~703^Q~8 b=$dff~706^Q~7 cin=$add~697^ADD~213-8[0] cout=$add~697^ADD~213-9[0] sumout=$add~697^ADD~213-9[1] 

.subckt adder a=$dff~703^Q~9 b=$dff~706^Q~7 cin=$add~697^ADD~213-9[0] cout=$add~697^ADD~213-10[0] \
 sumout=$add~697^ADD~213-10[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~696^ADD~214-0[0] sumout=$add~696^ADD~214-0~dummy_output~0~1 

.subckt adder a=$dff~705^Q~1 b=$dff~702^Q~0 cin=$add~696^ADD~214-0[0] cout=$add~696^ADD~214-1[0] sumout=$add~696^ADD~214-1[1] 

.subckt adder a=$dff~705^Q~2 b=$dff~702^Q~1 cin=$add~696^ADD~214-1[0] cout=$add~696^ADD~214-2[0] sumout=$add~696^ADD~214-2[1] 

.subckt adder a=$dff~705^Q~3 b=$dff~702^Q~2 cin=$add~696^ADD~214-2[0] cout=$add~696^ADD~214-3[0] sumout=$add~696^ADD~214-3[1] 

.subckt adder a=$dff~705^Q~4 b=$dff~702^Q~3 cin=$add~696^ADD~214-3[0] cout=$add~696^ADD~214-4[0] sumout=$add~696^ADD~214-4[1] 

.subckt adder a=$dff~705^Q~5 b=$dff~702^Q~4 cin=$add~696^ADD~214-4[0] cout=$add~696^ADD~214-5[0] sumout=$add~696^ADD~214-5[1] 

.subckt adder a=$dff~705^Q~6 b=$dff~702^Q~5 cin=$add~696^ADD~214-5[0] cout=$add~696^ADD~214-6[0] sumout=$add~696^ADD~214-6[1] 

.subckt adder a=$dff~705^Q~7 b=$dff~702^Q~6 cin=$add~696^ADD~214-6[0] cout=$add~696^ADD~214-7[0] sumout=$add~696^ADD~214-7[1] 

.subckt adder a=$dff~705^Q~7 b=$dff~702^Q~7 cin=$add~696^ADD~214-7[0] cout=$add~696^ADD~214-8[0] sumout=$add~696^ADD~214-8[1] 

.subckt adder a=$dff~705^Q~7 b=$dff~702^Q~7 cin=$add~696^ADD~214-8[0] cout=$add~696^ADD~214-9[0] sumout=$add~696^ADD~214-9[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~0^ADD~216-0[0] sumout=$add~0^ADD~216-0~dummy_output~0~1 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.B[5] b=vcc \
 cin=$add~0^ADD~216-0[0] cout=$add~0^ADD~216-1[0] sumout=$add~0^ADD~216-1[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1349^ADD~217-0[0] sumout=$add~1349^ADD~217-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1348^ADD~218-0[0] sumout=$add~1348^ADD~218-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1346^ADD~219-0[0] sumout=$add~1346^ADD~219-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1343^ADD~220-0[0] sumout=$add~1343^ADD~220-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1344^ADD~221-0[0] sumout=$add~1344^ADD~221-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1347^ADD~222-0[0] sumout=$add~1347^ADD~222-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1345^ADD~223-0[0] sumout=$add~1345^ADD~223-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1384^ADD~224-0[0] sumout=$add~1384^ADD~224-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1383^ADD~225-0[0] sumout=$add~1383^ADD~225-0~dummy_output~0~1 

.subckt adder a=$dff~1389^Q~0 b=$dff~1390^Q~2 cin=$add~1383^ADD~225-0[0] cout=$add~1383^ADD~225-1[0] \
 sumout=$add~1383^ADD~225-1[1] 

.subckt adder a=$dff~1389^Q~1 b=$dff~1390^Q~3 cin=$add~1383^ADD~225-1[0] cout=$add~1383^ADD~225-2[0] \
 sumout=$add~1383^ADD~225-2[1] 

.subckt adder a=$dff~1389^Q~2 b=$dff~1390^Q~4 cin=$add~1383^ADD~225-2[0] cout=$add~1383^ADD~225-3[0] \
 sumout=$add~1383^ADD~225-3[1] 

.subckt adder a=$dff~1389^Q~3 b=$dff~1390^Q~5 cin=$add~1383^ADD~225-3[0] cout=$add~1383^ADD~225-4[0] \
 sumout=$add~1383^ADD~225-4[1] 

.subckt adder a=$dff~1389^Q~4 b=$dff~1390^Q~6 cin=$add~1383^ADD~225-4[0] cout=$add~1383^ADD~225-5[0] \
 sumout=$add~1383^ADD~225-5[1] 

.subckt adder a=$dff~1389^Q~5 b=$dff~1390^Q~7 cin=$add~1383^ADD~225-5[0] cout=$add~1383^ADD~225-6[0] \
 sumout=$add~1383^ADD~225-6[1] 

.subckt adder a=$dff~1389^Q~6 b=$dff~1390^Q~8 cin=$add~1383^ADD~225-6[0] cout=$add~1383^ADD~225-7[0] \
 sumout=$add~1383^ADD~225-7[1] 

.subckt adder a=$dff~1389^Q~7 b=$dff~1390^Q~9 cin=$add~1383^ADD~225-7[0] cout=$add~1383^ADD~225-8[0] \
 sumout=$add~1383^ADD~225-8[1] 

.subckt adder a=unconn b=$dff~1390^Q~10 cin=$add~1383^ADD~225-8[0] cout=$add~1383^ADD~225-9[0] sumout=$add~1383^ADD~225-9[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1381^ADD~226-0[0] sumout=$add~1381^ADD~226-0~dummy_output~0~1 

.subckt adder a=$dff~1396^Q~1 b=$dff~1392^Q~0 cin=$add~1381^ADD~226-0[0] cout=$add~1381^ADD~226-1[0] \
 sumout=$add~1381^ADD~226-1[1] 

.subckt adder a=$dff~1396^Q~2 b=$dff~1392^Q~1 cin=$add~1381^ADD~226-1[0] cout=$add~1381^ADD~226-2[0] \
 sumout=$add~1381^ADD~226-2[1] 

.subckt adder a=$dff~1396^Q~3 b=$dff~1392^Q~2 cin=$add~1381^ADD~226-2[0] cout=$add~1381^ADD~226-3[0] \
 sumout=$add~1381^ADD~226-3[1] 

.subckt adder a=$dff~1396^Q~4 b=$dff~1392^Q~3 cin=$add~1381^ADD~226-3[0] cout=$add~1381^ADD~226-4[0] \
 sumout=$add~1381^ADD~226-4[1] 

.subckt adder a=$dff~1396^Q~5 b=$dff~1392^Q~4 cin=$add~1381^ADD~226-4[0] cout=$add~1381^ADD~226-5[0] \
 sumout=$add~1381^ADD~226-5[1] 

.subckt adder a=$dff~1396^Q~6 b=$dff~1392^Q~5 cin=$add~1381^ADD~226-5[0] cout=$add~1381^ADD~226-6[0] \
 sumout=$add~1381^ADD~226-6[1] 

.subckt adder a=$dff~1396^Q~7 b=$dff~1392^Q~6 cin=$add~1381^ADD~226-6[0] cout=$add~1381^ADD~226-7[0] \
 sumout=$add~1381^ADD~226-7[1] 

.subckt adder a=$dff~1396^Q~8 b=$dff~1392^Q~7 cin=$add~1381^ADD~226-7[0] cout=$add~1381^ADD~226-8[0] \
 sumout=$add~1381^ADD~226-8[1] 

.subckt adder a=unconn b=$dff~1392^Q~8 cin=$add~1381^ADD~226-8[0] cout=$add~1381^ADD~226-9[0] sumout=$add~1381^ADD~226-9[1] 

.subckt adder a=gnd b=gnd cin=$add~1381^ADD~226-9[0] cout=$add~1381^ADD~226-10~dummy_output~10~0 \
 sumout=$add~1381^ADD~226-10[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1379^ADD~227-0[0] sumout=$add~1379^ADD~227-0~dummy_output~0~1 

.subckt adder a=$dffe~1331^Q~0 b=$dffe~1418^Q~0 cin=$add~1379^ADD~227-0[0] cout=$add~1379^ADD~227-1[0] \
 sumout=$add~1379^ADD~227-1[1] 

.subckt adder a=$dffe~1331^Q~1 b=$dffe~1418^Q~1 cin=$add~1379^ADD~227-1[0] cout=$add~1379^ADD~227-2[0] \
 sumout=$add~1379^ADD~227-2[1] 

.subckt adder a=$dffe~1331^Q~2 b=$dffe~1418^Q~2 cin=$add~1379^ADD~227-2[0] cout=$add~1379^ADD~227-3[0] \
 sumout=$add~1379^ADD~227-3[1] 

.subckt adder a=$dffe~1331^Q~3 b=$dffe~1418^Q~3 cin=$add~1379^ADD~227-3[0] cout=$add~1379^ADD~227-4[0] \
 sumout=$add~1379^ADD~227-4[1] 

.subckt adder a=$dffe~1331^Q~4 b=$dffe~1418^Q~4 cin=$add~1379^ADD~227-4[0] cout=$add~1379^ADD~227-5[0] \
 sumout=$add~1379^ADD~227-5[1] 

.subckt adder a=$dffe~1331^Q~5 b=$dffe~1418^Q~5 cin=$add~1379^ADD~227-5[0] cout=$add~1379^ADD~227-6[0] \
 sumout=$add~1379^ADD~227-6[1] 

.subckt adder a=$dffe~1331^Q~6 b=$dffe~1418^Q~6 cin=$add~1379^ADD~227-6[0] cout=$add~1379^ADD~227-7[0] \
 sumout=$add~1379^ADD~227-7[1] 

.subckt adder a=$dffe~1331^Q~7 b=$dffe~1418^Q~7 cin=$add~1379^ADD~227-7[0] cout=$add~1379^ADD~227-8[0] \
 sumout=$add~1379^ADD~227-8[1] 

.subckt adder a=gnd b=gnd cin=$add~1379^ADD~227-8[0] cout=$add~1379^ADD~227-9~dummy_output~9~0 sumout=$add~1379^ADD~227-9[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1342^ADD~228-0[0] sumout=$add~1342^ADD~228-0~dummy_output~0~1 

.subckt adder a=$dff~1367^Q~1 b=$dff~1361^Q~0 cin=$add~1342^ADD~228-0[0] cout=$add~1342^ADD~228-1[0] \
 sumout=$add~1342^ADD~228-1[1] 

.subckt adder a=$dff~1367^Q~2 b=$dff~1361^Q~1 cin=$add~1342^ADD~228-1[0] cout=$add~1342^ADD~228-2[0] \
 sumout=$add~1342^ADD~228-2[1] 

.subckt adder a=$dff~1367^Q~3 b=$dff~1361^Q~2 cin=$add~1342^ADD~228-2[0] cout=$add~1342^ADD~228-3[0] \
 sumout=$add~1342^ADD~228-3[1] 

.subckt adder a=$dff~1367^Q~4 b=$dff~1361^Q~3 cin=$add~1342^ADD~228-3[0] cout=$add~1342^ADD~228-4[0] \
 sumout=$add~1342^ADD~228-4[1] 

.subckt adder a=$dff~1367^Q~5 b=$dff~1361^Q~4 cin=$add~1342^ADD~228-4[0] cout=$add~1342^ADD~228-5[0] \
 sumout=$add~1342^ADD~228-5[1] 

.subckt adder a=$dff~1367^Q~6 b=$dff~1361^Q~5 cin=$add~1342^ADD~228-5[0] cout=$add~1342^ADD~228-6[0] \
 sumout=$add~1342^ADD~228-6[1] 

.subckt adder a=$dff~1367^Q~7 b=$dff~1361^Q~6 cin=$add~1342^ADD~228-6[0] cout=$add~1342^ADD~228-7[0] \
 sumout=$add~1342^ADD~228-7[1] 

.subckt adder a=$dff~1367^Q~8 b=$dff~1361^Q~7 cin=$add~1342^ADD~228-7[0] cout=$add~1342^ADD~228-8[0] \
 sumout=$add~1342^ADD~228-8[1] 

.subckt adder a=gnd b=gnd cin=$add~1342^ADD~228-8[0] cout=$add~1342^ADD~228-9~dummy_output~9~0 sumout=$add~1342^ADD~228-9[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1341^ADD~229-0[0] sumout=$add~1341^ADD~229-0~dummy_output~0~1 

.subckt adder a=$dffe~1358^Q~0 b=$dffe~1356^Q~0 cin=$add~1341^ADD~229-0[0] cout=$add~1341^ADD~229-1[0] \
 sumout=$add~1341^ADD~229-1[1] 

.subckt adder a=$dffe~1358^Q~1 b=$dffe~1356^Q~1 cin=$add~1341^ADD~229-1[0] cout=$add~1341^ADD~229-2[0] \
 sumout=$add~1341^ADD~229-2[1] 

.subckt adder a=$dffe~1358^Q~2 b=$dffe~1356^Q~2 cin=$add~1341^ADD~229-2[0] cout=$add~1341^ADD~229-3[0] \
 sumout=$add~1341^ADD~229-3[1] 

.subckt adder a=$dffe~1358^Q~3 b=$dffe~1356^Q~3 cin=$add~1341^ADD~229-3[0] cout=$add~1341^ADD~229-4[0] \
 sumout=$add~1341^ADD~229-4[1] 

.subckt adder a=$dffe~1358^Q~4 b=$dffe~1356^Q~4 cin=$add~1341^ADD~229-4[0] cout=$add~1341^ADD~229-5[0] \
 sumout=$add~1341^ADD~229-5[1] 

.subckt adder a=$dffe~1358^Q~5 b=$dffe~1356^Q~5 cin=$add~1341^ADD~229-5[0] cout=$add~1341^ADD~229-6[0] \
 sumout=$add~1341^ADD~229-6[1] 

.subckt adder a=$dffe~1358^Q~6 b=$dffe~1356^Q~6 cin=$add~1341^ADD~229-6[0] cout=$add~1341^ADD~229-7[0] \
 sumout=$add~1341^ADD~229-7[1] 

.subckt adder a=$dffe~1358^Q~7 b=$dffe~1356^Q~7 cin=$add~1341^ADD~229-7[0] cout=$add~1341^ADD~229-8[0] \
 sumout=$add~1341^ADD~229-8[1] 

.subckt adder a=gnd b=gnd cin=$add~1341^ADD~229-8[0] cout=$add~1341^ADD~229-9~dummy_output~9~0 sumout=$add~1341^ADD~229-9[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1377^ADD~230-0[0] sumout=$add~1377^ADD~230-0~dummy_output~0~1 

.subckt adder a=$dff~1394^Q~1 b=$dff~1388^Q~0 cin=$add~1377^ADD~230-0[0] cout=$add~1377^ADD~230-1[0] \
 sumout=$add~1377^ADD~230-1[1] 

.subckt adder a=$dff~1394^Q~2 b=$dff~1388^Q~1 cin=$add~1377^ADD~230-1[0] cout=$add~1377^ADD~230-2[0] \
 sumout=$add~1377^ADD~230-2[1] 

.subckt adder a=$dff~1394^Q~3 b=$dff~1388^Q~2 cin=$add~1377^ADD~230-2[0] cout=$add~1377^ADD~230-3[0] \
 sumout=$add~1377^ADD~230-3[1] 

.subckt adder a=$dff~1394^Q~4 b=$dff~1388^Q~3 cin=$add~1377^ADD~230-3[0] cout=$add~1377^ADD~230-4[0] \
 sumout=$add~1377^ADD~230-4[1] 

.subckt adder a=$dff~1394^Q~5 b=$dff~1388^Q~4 cin=$add~1377^ADD~230-4[0] cout=$add~1377^ADD~230-5[0] \
 sumout=$add~1377^ADD~230-5[1] 

.subckt adder a=$dff~1394^Q~6 b=$dff~1388^Q~5 cin=$add~1377^ADD~230-5[0] cout=$add~1377^ADD~230-6[0] \
 sumout=$add~1377^ADD~230-6[1] 

.subckt adder a=$dff~1394^Q~7 b=$dff~1388^Q~6 cin=$add~1377^ADD~230-6[0] cout=$add~1377^ADD~230-7[0] \
 sumout=$add~1377^ADD~230-7[1] 

.subckt adder a=$dff~1394^Q~8 b=$dff~1388^Q~7 cin=$add~1377^ADD~230-7[0] cout=$add~1377^ADD~230-8[0] \
 sumout=$add~1377^ADD~230-8[1] 

.subckt adder a=gnd b=gnd cin=$add~1377^ADD~230-8[0] cout=$add~1377^ADD~230-9~dummy_output~9~0 sumout=$add~1377^ADD~230-9[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1376^ADD~231-0[0] sumout=$add~1376^ADD~231-0~dummy_output~0~1 

.subckt adder a=$dffe~1404^Q~0 b=$dffe~1409^Q~0 cin=$add~1376^ADD~231-0[0] cout=$add~1376^ADD~231-1[0] \
 sumout=$add~1376^ADD~231-1[1] 

.subckt adder a=$dffe~1404^Q~1 b=$dffe~1409^Q~1 cin=$add~1376^ADD~231-1[0] cout=$add~1376^ADD~231-2[0] \
 sumout=$add~1376^ADD~231-2[1] 

.subckt adder a=$dffe~1404^Q~2 b=$dffe~1409^Q~2 cin=$add~1376^ADD~231-2[0] cout=$add~1376^ADD~231-3[0] \
 sumout=$add~1376^ADD~231-3[1] 

.subckt adder a=$dffe~1404^Q~3 b=$dffe~1409^Q~3 cin=$add~1376^ADD~231-3[0] cout=$add~1376^ADD~231-4[0] \
 sumout=$add~1376^ADD~231-4[1] 

.subckt adder a=$dffe~1404^Q~4 b=$dffe~1409^Q~4 cin=$add~1376^ADD~231-4[0] cout=$add~1376^ADD~231-5[0] \
 sumout=$add~1376^ADD~231-5[1] 

.subckt adder a=$dffe~1404^Q~5 b=$dffe~1409^Q~5 cin=$add~1376^ADD~231-5[0] cout=$add~1376^ADD~231-6[0] \
 sumout=$add~1376^ADD~231-6[1] 

.subckt adder a=$dffe~1404^Q~6 b=$dffe~1409^Q~6 cin=$add~1376^ADD~231-6[0] cout=$add~1376^ADD~231-7[0] \
 sumout=$add~1376^ADD~231-7[1] 

.subckt adder a=$dffe~1404^Q~7 b=$dffe~1409^Q~7 cin=$add~1376^ADD~231-7[0] cout=$add~1376^ADD~231-8[0] \
 sumout=$add~1376^ADD~231-8[1] 

.subckt adder a=gnd b=gnd cin=$add~1376^ADD~231-8[0] cout=$add~1376^ADD~231-9~dummy_output~9~0 sumout=$add~1376^ADD~231-9[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1382^ADD~232-0[0] sumout=$add~1382^ADD~232-0~dummy_output~0~1 

.subckt adder a=$dff~1393^Q~0 b=$dff~1393^Q~1 cin=$add~1382^ADD~232-0[0] cout=$add~1382^ADD~232-1[0] \
 sumout=$add~1382^ADD~232-1[1] 

.subckt adder a=$dff~1393^Q~1 b=$dff~1393^Q~2 cin=$add~1382^ADD~232-1[0] cout=$add~1382^ADD~232-2[0] \
 sumout=$add~1382^ADD~232-2[1] 

.subckt adder a=$dff~1393^Q~2 b=$dff~1393^Q~3 cin=$add~1382^ADD~232-2[0] cout=$add~1382^ADD~232-3[0] \
 sumout=$add~1382^ADD~232-3[1] 

.subckt adder a=$dff~1393^Q~3 b=$dff~1393^Q~4 cin=$add~1382^ADD~232-3[0] cout=$add~1382^ADD~232-4[0] \
 sumout=$add~1382^ADD~232-4[1] 

.subckt adder a=$dff~1393^Q~4 b=$dff~1393^Q~5 cin=$add~1382^ADD~232-4[0] cout=$add~1382^ADD~232-5[0] \
 sumout=$add~1382^ADD~232-5[1] 

.subckt adder a=$dff~1393^Q~5 b=$dff~1393^Q~6 cin=$add~1382^ADD~232-5[0] cout=$add~1382^ADD~232-6[0] \
 sumout=$add~1382^ADD~232-6[1] 

.subckt adder a=$dff~1393^Q~6 b=$dff~1393^Q~7 cin=$add~1382^ADD~232-6[0] cout=$add~1382^ADD~232-7[0] \
 sumout=$add~1382^ADD~232-7[1] 

.subckt adder a=$dff~1393^Q~7 b=$dff~1393^Q~8 cin=$add~1382^ADD~232-7[0] cout=$add~1382^ADD~232-8[0] \
 sumout=$add~1382^ADD~232-8[1] 

.subckt adder a=$dff~1393^Q~8 b=unconn cin=$add~1382^ADD~232-8[0] cout=$add~1382^ADD~232-9[0] sumout=$add~1382^ADD~232-9[1] 

.subckt adder a=gnd b=gnd cin=$add~1382^ADD~232-9[0] cout=$add~1382^ADD~232-10~dummy_output~10~0 \
 sumout=$add~1382^ADD~232-10[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1380^ADD~233-0[0] sumout=$add~1380^ADD~233-0~dummy_output~0~1 

.subckt adder a=$dffe~1409^Q~0 b=$dffe~1415^Q~0 cin=$add~1380^ADD~233-0[0] cout=$add~1380^ADD~233-1[0] \
 sumout=$add~1380^ADD~233-1[1] 

.subckt adder a=$dffe~1409^Q~1 b=$dffe~1415^Q~1 cin=$add~1380^ADD~233-1[0] cout=$add~1380^ADD~233-2[0] \
 sumout=$add~1380^ADD~233-2[1] 

.subckt adder a=$dffe~1409^Q~2 b=$dffe~1415^Q~2 cin=$add~1380^ADD~233-2[0] cout=$add~1380^ADD~233-3[0] \
 sumout=$add~1380^ADD~233-3[1] 

.subckt adder a=$dffe~1409^Q~3 b=$dffe~1415^Q~3 cin=$add~1380^ADD~233-3[0] cout=$add~1380^ADD~233-4[0] \
 sumout=$add~1380^ADD~233-4[1] 

.subckt adder a=$dffe~1409^Q~4 b=$dffe~1415^Q~4 cin=$add~1380^ADD~233-4[0] cout=$add~1380^ADD~233-5[0] \
 sumout=$add~1380^ADD~233-5[1] 

.subckt adder a=$dffe~1409^Q~5 b=$dffe~1415^Q~5 cin=$add~1380^ADD~233-5[0] cout=$add~1380^ADD~233-6[0] \
 sumout=$add~1380^ADD~233-6[1] 

.subckt adder a=$dffe~1409^Q~6 b=$dffe~1415^Q~6 cin=$add~1380^ADD~233-6[0] cout=$add~1380^ADD~233-7[0] \
 sumout=$add~1380^ADD~233-7[1] 

.subckt adder a=$dffe~1409^Q~7 b=$dffe~1415^Q~7 cin=$add~1380^ADD~233-7[0] cout=$add~1380^ADD~233-8[0] \
 sumout=$add~1380^ADD~233-8[1] 

.subckt adder a=gnd b=gnd cin=$add~1380^ADD~233-8[0] cout=$add~1380^ADD~233-9~dummy_output~9~0 sumout=$add~1380^ADD~233-9[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1378^ADD~234-0[0] sumout=$add~1378^ADD~234-0~dummy_output~0~1 

.subckt adder a=$dffe~1404^Q~0 b=$dffe~1385^Q~0 cin=$add~1378^ADD~234-0[0] cout=$add~1378^ADD~234-1[0] \
 sumout=$add~1378^ADD~234-1[1] 

.subckt adder a=$dffe~1404^Q~1 b=$dffe~1385^Q~1 cin=$add~1378^ADD~234-1[0] cout=$add~1378^ADD~234-2[0] \
 sumout=$add~1378^ADD~234-2[1] 

.subckt adder a=$dffe~1404^Q~2 b=$dffe~1385^Q~2 cin=$add~1378^ADD~234-2[0] cout=$add~1378^ADD~234-3[0] \
 sumout=$add~1378^ADD~234-3[1] 

.subckt adder a=$dffe~1404^Q~3 b=$dffe~1385^Q~3 cin=$add~1378^ADD~234-3[0] cout=$add~1378^ADD~234-4[0] \
 sumout=$add~1378^ADD~234-4[1] 

.subckt adder a=$dffe~1404^Q~4 b=$dffe~1385^Q~4 cin=$add~1378^ADD~234-4[0] cout=$add~1378^ADD~234-5[0] \
 sumout=$add~1378^ADD~234-5[1] 

.subckt adder a=$dffe~1404^Q~5 b=$dffe~1385^Q~5 cin=$add~1378^ADD~234-5[0] cout=$add~1378^ADD~234-6[0] \
 sumout=$add~1378^ADD~234-6[1] 

.subckt adder a=$dffe~1404^Q~6 b=$dffe~1385^Q~6 cin=$add~1378^ADD~234-6[0] cout=$add~1378^ADD~234-7[0] \
 sumout=$add~1378^ADD~234-7[1] 

.subckt adder a=$dffe~1404^Q~7 b=$dffe~1385^Q~7 cin=$add~1378^ADD~234-7[0] cout=$add~1378^ADD~234-8[0] \
 sumout=$add~1378^ADD~234-8[1] 

.subckt adder a=gnd b=gnd cin=$add~1378^ADD~234-8[0] cout=$add~1378^ADD~234-9~dummy_output~9~0 sumout=$add~1378^ADD~234-9[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1431^ADD~235-0[0] sumout=$add~1431^ADD~235-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1430^ADD~236-0[0] sumout=$add~1430^ADD~236-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1428^ADD~237-0[0] sumout=$add~1428^ADD~237-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1425^ADD~238-0[0] sumout=$add~1425^ADD~238-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1426^ADD~239-0[0] sumout=$add~1426^ADD~239-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1429^ADD~240-0[0] sumout=$add~1429^ADD~240-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1427^ADD~241-0[0] sumout=$add~1427^ADD~241-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1466^ADD~242-0[0] sumout=$add~1466^ADD~242-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1465^ADD~243-0[0] sumout=$add~1465^ADD~243-0~dummy_output~0~1 

.subckt adder a=$dff~1471^Q~0 b=$dff~1472^Q~2 cin=$add~1465^ADD~243-0[0] cout=$add~1465^ADD~243-1[0] \
 sumout=$add~1465^ADD~243-1[1] 

.subckt adder a=$dff~1471^Q~1 b=$dff~1472^Q~3 cin=$add~1465^ADD~243-1[0] cout=$add~1465^ADD~243-2[0] \
 sumout=$add~1465^ADD~243-2[1] 

.subckt adder a=$dff~1471^Q~2 b=$dff~1472^Q~4 cin=$add~1465^ADD~243-2[0] cout=$add~1465^ADD~243-3[0] \
 sumout=$add~1465^ADD~243-3[1] 

.subckt adder a=$dff~1471^Q~3 b=$dff~1472^Q~5 cin=$add~1465^ADD~243-3[0] cout=$add~1465^ADD~243-4[0] \
 sumout=$add~1465^ADD~243-4[1] 

.subckt adder a=$dff~1471^Q~4 b=$dff~1472^Q~6 cin=$add~1465^ADD~243-4[0] cout=$add~1465^ADD~243-5[0] \
 sumout=$add~1465^ADD~243-5[1] 

.subckt adder a=$dff~1471^Q~5 b=$dff~1472^Q~7 cin=$add~1465^ADD~243-5[0] cout=$add~1465^ADD~243-6[0] \
 sumout=$add~1465^ADD~243-6[1] 

.subckt adder a=$dff~1471^Q~6 b=$dff~1472^Q~8 cin=$add~1465^ADD~243-6[0] cout=$add~1465^ADD~243-7[0] \
 sumout=$add~1465^ADD~243-7[1] 

.subckt adder a=$dff~1471^Q~7 b=$dff~1472^Q~9 cin=$add~1465^ADD~243-7[0] cout=$add~1465^ADD~243-8[0] \
 sumout=$add~1465^ADD~243-8[1] 

.subckt adder a=unconn b=$dff~1472^Q~10 cin=$add~1465^ADD~243-8[0] cout=$add~1465^ADD~243-9[0] sumout=$add~1465^ADD~243-9[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1463^ADD~244-0[0] sumout=$add~1463^ADD~244-0~dummy_output~0~1 

.subckt adder a=$dff~1478^Q~1 b=$dff~1474^Q~0 cin=$add~1463^ADD~244-0[0] cout=$add~1463^ADD~244-1[0] \
 sumout=$add~1463^ADD~244-1[1] 

.subckt adder a=$dff~1478^Q~2 b=$dff~1474^Q~1 cin=$add~1463^ADD~244-1[0] cout=$add~1463^ADD~244-2[0] \
 sumout=$add~1463^ADD~244-2[1] 

.subckt adder a=$dff~1478^Q~3 b=$dff~1474^Q~2 cin=$add~1463^ADD~244-2[0] cout=$add~1463^ADD~244-3[0] \
 sumout=$add~1463^ADD~244-3[1] 

.subckt adder a=$dff~1478^Q~4 b=$dff~1474^Q~3 cin=$add~1463^ADD~244-3[0] cout=$add~1463^ADD~244-4[0] \
 sumout=$add~1463^ADD~244-4[1] 

.subckt adder a=$dff~1478^Q~5 b=$dff~1474^Q~4 cin=$add~1463^ADD~244-4[0] cout=$add~1463^ADD~244-5[0] \
 sumout=$add~1463^ADD~244-5[1] 

.subckt adder a=$dff~1478^Q~6 b=$dff~1474^Q~5 cin=$add~1463^ADD~244-5[0] cout=$add~1463^ADD~244-6[0] \
 sumout=$add~1463^ADD~244-6[1] 

.subckt adder a=$dff~1478^Q~7 b=$dff~1474^Q~6 cin=$add~1463^ADD~244-6[0] cout=$add~1463^ADD~244-7[0] \
 sumout=$add~1463^ADD~244-7[1] 

.subckt adder a=$dff~1478^Q~8 b=$dff~1474^Q~7 cin=$add~1463^ADD~244-7[0] cout=$add~1463^ADD~244-8[0] \
 sumout=$add~1463^ADD~244-8[1] 

.subckt adder a=unconn b=$dff~1474^Q~8 cin=$add~1463^ADD~244-8[0] cout=$add~1463^ADD~244-9[0] sumout=$add~1463^ADD~244-9[1] 

.subckt adder a=gnd b=gnd cin=$add~1463^ADD~244-9[0] cout=$add~1463^ADD~244-10~dummy_output~10~0 \
 sumout=$add~1463^ADD~244-10[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1461^ADD~245-0[0] sumout=$add~1461^ADD~245-0~dummy_output~0~1 

.subckt adder a=$dffe~1422^Q~0 b=$dffe~1500^Q~0 cin=$add~1461^ADD~245-0[0] cout=$add~1461^ADD~245-1[0] \
 sumout=$add~1461^ADD~245-1[1] 

.subckt adder a=$dffe~1422^Q~1 b=$dffe~1500^Q~1 cin=$add~1461^ADD~245-1[0] cout=$add~1461^ADD~245-2[0] \
 sumout=$add~1461^ADD~245-2[1] 

.subckt adder a=$dffe~1422^Q~2 b=$dffe~1500^Q~2 cin=$add~1461^ADD~245-2[0] cout=$add~1461^ADD~245-3[0] \
 sumout=$add~1461^ADD~245-3[1] 

.subckt adder a=$dffe~1422^Q~3 b=$dffe~1500^Q~3 cin=$add~1461^ADD~245-3[0] cout=$add~1461^ADD~245-4[0] \
 sumout=$add~1461^ADD~245-4[1] 

.subckt adder a=$dffe~1422^Q~4 b=$dffe~1500^Q~4 cin=$add~1461^ADD~245-4[0] cout=$add~1461^ADD~245-5[0] \
 sumout=$add~1461^ADD~245-5[1] 

.subckt adder a=$dffe~1422^Q~5 b=$dffe~1500^Q~5 cin=$add~1461^ADD~245-5[0] cout=$add~1461^ADD~245-6[0] \
 sumout=$add~1461^ADD~245-6[1] 

.subckt adder a=$dffe~1422^Q~6 b=$dffe~1500^Q~6 cin=$add~1461^ADD~245-6[0] cout=$add~1461^ADD~245-7[0] \
 sumout=$add~1461^ADD~245-7[1] 

.subckt adder a=$dffe~1422^Q~7 b=$dffe~1500^Q~7 cin=$add~1461^ADD~245-7[0] cout=$add~1461^ADD~245-8[0] \
 sumout=$add~1461^ADD~245-8[1] 

.subckt adder a=gnd b=gnd cin=$add~1461^ADD~245-8[0] cout=$add~1461^ADD~245-9~dummy_output~9~0 sumout=$add~1461^ADD~245-9[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1424^ADD~246-0[0] sumout=$add~1424^ADD~246-0~dummy_output~0~1 

.subckt adder a=$dff~1449^Q~1 b=$dff~1443^Q~0 cin=$add~1424^ADD~246-0[0] cout=$add~1424^ADD~246-1[0] \
 sumout=$add~1424^ADD~246-1[1] 

.subckt adder a=$dff~1449^Q~2 b=$dff~1443^Q~1 cin=$add~1424^ADD~246-1[0] cout=$add~1424^ADD~246-2[0] \
 sumout=$add~1424^ADD~246-2[1] 

.subckt adder a=$dff~1449^Q~3 b=$dff~1443^Q~2 cin=$add~1424^ADD~246-2[0] cout=$add~1424^ADD~246-3[0] \
 sumout=$add~1424^ADD~246-3[1] 

.subckt adder a=$dff~1449^Q~4 b=$dff~1443^Q~3 cin=$add~1424^ADD~246-3[0] cout=$add~1424^ADD~246-4[0] \
 sumout=$add~1424^ADD~246-4[1] 

.subckt adder a=$dff~1449^Q~5 b=$dff~1443^Q~4 cin=$add~1424^ADD~246-4[0] cout=$add~1424^ADD~246-5[0] \
 sumout=$add~1424^ADD~246-5[1] 

.subckt adder a=$dff~1449^Q~6 b=$dff~1443^Q~5 cin=$add~1424^ADD~246-5[0] cout=$add~1424^ADD~246-6[0] \
 sumout=$add~1424^ADD~246-6[1] 

.subckt adder a=$dff~1449^Q~7 b=$dff~1443^Q~6 cin=$add~1424^ADD~246-6[0] cout=$add~1424^ADD~246-7[0] \
 sumout=$add~1424^ADD~246-7[1] 

.subckt adder a=$dff~1449^Q~8 b=$dff~1443^Q~7 cin=$add~1424^ADD~246-7[0] cout=$add~1424^ADD~246-8[0] \
 sumout=$add~1424^ADD~246-8[1] 

.subckt adder a=gnd b=gnd cin=$add~1424^ADD~246-8[0] cout=$add~1424^ADD~246-9~dummy_output~9~0 sumout=$add~1424^ADD~246-9[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1423^ADD~247-0[0] sumout=$add~1423^ADD~247-0~dummy_output~0~1 

.subckt adder a=$dffe~1440^Q~0 b=$dffe~1438^Q~0 cin=$add~1423^ADD~247-0[0] cout=$add~1423^ADD~247-1[0] \
 sumout=$add~1423^ADD~247-1[1] 

.subckt adder a=$dffe~1440^Q~1 b=$dffe~1438^Q~1 cin=$add~1423^ADD~247-1[0] cout=$add~1423^ADD~247-2[0] \
 sumout=$add~1423^ADD~247-2[1] 

.subckt adder a=$dffe~1440^Q~2 b=$dffe~1438^Q~2 cin=$add~1423^ADD~247-2[0] cout=$add~1423^ADD~247-3[0] \
 sumout=$add~1423^ADD~247-3[1] 

.subckt adder a=$dffe~1440^Q~3 b=$dffe~1438^Q~3 cin=$add~1423^ADD~247-3[0] cout=$add~1423^ADD~247-4[0] \
 sumout=$add~1423^ADD~247-4[1] 

.subckt adder a=$dffe~1440^Q~4 b=$dffe~1438^Q~4 cin=$add~1423^ADD~247-4[0] cout=$add~1423^ADD~247-5[0] \
 sumout=$add~1423^ADD~247-5[1] 

.subckt adder a=$dffe~1440^Q~5 b=$dffe~1438^Q~5 cin=$add~1423^ADD~247-5[0] cout=$add~1423^ADD~247-6[0] \
 sumout=$add~1423^ADD~247-6[1] 

.subckt adder a=$dffe~1440^Q~6 b=$dffe~1438^Q~6 cin=$add~1423^ADD~247-6[0] cout=$add~1423^ADD~247-7[0] \
 sumout=$add~1423^ADD~247-7[1] 

.subckt adder a=$dffe~1440^Q~7 b=$dffe~1438^Q~7 cin=$add~1423^ADD~247-7[0] cout=$add~1423^ADD~247-8[0] \
 sumout=$add~1423^ADD~247-8[1] 

.subckt adder a=gnd b=gnd cin=$add~1423^ADD~247-8[0] cout=$add~1423^ADD~247-9~dummy_output~9~0 sumout=$add~1423^ADD~247-9[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1459^ADD~248-0[0] sumout=$add~1459^ADD~248-0~dummy_output~0~1 

.subckt adder a=$dff~1476^Q~1 b=$dff~1470^Q~0 cin=$add~1459^ADD~248-0[0] cout=$add~1459^ADD~248-1[0] \
 sumout=$add~1459^ADD~248-1[1] 

.subckt adder a=$dff~1476^Q~2 b=$dff~1470^Q~1 cin=$add~1459^ADD~248-1[0] cout=$add~1459^ADD~248-2[0] \
 sumout=$add~1459^ADD~248-2[1] 

.subckt adder a=$dff~1476^Q~3 b=$dff~1470^Q~2 cin=$add~1459^ADD~248-2[0] cout=$add~1459^ADD~248-3[0] \
 sumout=$add~1459^ADD~248-3[1] 

.subckt adder a=$dff~1476^Q~4 b=$dff~1470^Q~3 cin=$add~1459^ADD~248-3[0] cout=$add~1459^ADD~248-4[0] \
 sumout=$add~1459^ADD~248-4[1] 

.subckt adder a=$dff~1476^Q~5 b=$dff~1470^Q~4 cin=$add~1459^ADD~248-4[0] cout=$add~1459^ADD~248-5[0] \
 sumout=$add~1459^ADD~248-5[1] 

.subckt adder a=$dff~1476^Q~6 b=$dff~1470^Q~5 cin=$add~1459^ADD~248-5[0] cout=$add~1459^ADD~248-6[0] \
 sumout=$add~1459^ADD~248-6[1] 

.subckt adder a=$dff~1476^Q~7 b=$dff~1470^Q~6 cin=$add~1459^ADD~248-6[0] cout=$add~1459^ADD~248-7[0] \
 sumout=$add~1459^ADD~248-7[1] 

.subckt adder a=$dff~1476^Q~8 b=$dff~1470^Q~7 cin=$add~1459^ADD~248-7[0] cout=$add~1459^ADD~248-8[0] \
 sumout=$add~1459^ADD~248-8[1] 

.subckt adder a=gnd b=gnd cin=$add~1459^ADD~248-8[0] cout=$add~1459^ADD~248-9~dummy_output~9~0 sumout=$add~1459^ADD~248-9[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1458^ADD~249-0[0] sumout=$add~1458^ADD~249-0~dummy_output~0~1 

.subckt adder a=$dffe~1486^Q~0 b=$dffe~1491^Q~0 cin=$add~1458^ADD~249-0[0] cout=$add~1458^ADD~249-1[0] \
 sumout=$add~1458^ADD~249-1[1] 

.subckt adder a=$dffe~1486^Q~1 b=$dffe~1491^Q~1 cin=$add~1458^ADD~249-1[0] cout=$add~1458^ADD~249-2[0] \
 sumout=$add~1458^ADD~249-2[1] 

.subckt adder a=$dffe~1486^Q~2 b=$dffe~1491^Q~2 cin=$add~1458^ADD~249-2[0] cout=$add~1458^ADD~249-3[0] \
 sumout=$add~1458^ADD~249-3[1] 

.subckt adder a=$dffe~1486^Q~3 b=$dffe~1491^Q~3 cin=$add~1458^ADD~249-3[0] cout=$add~1458^ADD~249-4[0] \
 sumout=$add~1458^ADD~249-4[1] 

.subckt adder a=$dffe~1486^Q~4 b=$dffe~1491^Q~4 cin=$add~1458^ADD~249-4[0] cout=$add~1458^ADD~249-5[0] \
 sumout=$add~1458^ADD~249-5[1] 

.subckt adder a=$dffe~1486^Q~5 b=$dffe~1491^Q~5 cin=$add~1458^ADD~249-5[0] cout=$add~1458^ADD~249-6[0] \
 sumout=$add~1458^ADD~249-6[1] 

.subckt adder a=$dffe~1486^Q~6 b=$dffe~1491^Q~6 cin=$add~1458^ADD~249-6[0] cout=$add~1458^ADD~249-7[0] \
 sumout=$add~1458^ADD~249-7[1] 

.subckt adder a=$dffe~1486^Q~7 b=$dffe~1491^Q~7 cin=$add~1458^ADD~249-7[0] cout=$add~1458^ADD~249-8[0] \
 sumout=$add~1458^ADD~249-8[1] 

.subckt adder a=gnd b=gnd cin=$add~1458^ADD~249-8[0] cout=$add~1458^ADD~249-9~dummy_output~9~0 sumout=$add~1458^ADD~249-9[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1464^ADD~250-0[0] sumout=$add~1464^ADD~250-0~dummy_output~0~1 

.subckt adder a=$dff~1475^Q~0 b=$dff~1475^Q~1 cin=$add~1464^ADD~250-0[0] cout=$add~1464^ADD~250-1[0] \
 sumout=$add~1464^ADD~250-1[1] 

.subckt adder a=$dff~1475^Q~1 b=$dff~1475^Q~2 cin=$add~1464^ADD~250-1[0] cout=$add~1464^ADD~250-2[0] \
 sumout=$add~1464^ADD~250-2[1] 

.subckt adder a=$dff~1475^Q~2 b=$dff~1475^Q~3 cin=$add~1464^ADD~250-2[0] cout=$add~1464^ADD~250-3[0] \
 sumout=$add~1464^ADD~250-3[1] 

.subckt adder a=$dff~1475^Q~3 b=$dff~1475^Q~4 cin=$add~1464^ADD~250-3[0] cout=$add~1464^ADD~250-4[0] \
 sumout=$add~1464^ADD~250-4[1] 

.subckt adder a=$dff~1475^Q~4 b=$dff~1475^Q~5 cin=$add~1464^ADD~250-4[0] cout=$add~1464^ADD~250-5[0] \
 sumout=$add~1464^ADD~250-5[1] 

.subckt adder a=$dff~1475^Q~5 b=$dff~1475^Q~6 cin=$add~1464^ADD~250-5[0] cout=$add~1464^ADD~250-6[0] \
 sumout=$add~1464^ADD~250-6[1] 

.subckt adder a=$dff~1475^Q~6 b=$dff~1475^Q~7 cin=$add~1464^ADD~250-6[0] cout=$add~1464^ADD~250-7[0] \
 sumout=$add~1464^ADD~250-7[1] 

.subckt adder a=$dff~1475^Q~7 b=$dff~1475^Q~8 cin=$add~1464^ADD~250-7[0] cout=$add~1464^ADD~250-8[0] \
 sumout=$add~1464^ADD~250-8[1] 

.subckt adder a=$dff~1475^Q~8 b=unconn cin=$add~1464^ADD~250-8[0] cout=$add~1464^ADD~250-9[0] sumout=$add~1464^ADD~250-9[1] 

.subckt adder a=gnd b=gnd cin=$add~1464^ADD~250-9[0] cout=$add~1464^ADD~250-10~dummy_output~10~0 \
 sumout=$add~1464^ADD~250-10[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1462^ADD~251-0[0] sumout=$add~1462^ADD~251-0~dummy_output~0~1 

.subckt adder a=$dffe~1491^Q~0 b=$dffe~1497^Q~0 cin=$add~1462^ADD~251-0[0] cout=$add~1462^ADD~251-1[0] \
 sumout=$add~1462^ADD~251-1[1] 

.subckt adder a=$dffe~1491^Q~1 b=$dffe~1497^Q~1 cin=$add~1462^ADD~251-1[0] cout=$add~1462^ADD~251-2[0] \
 sumout=$add~1462^ADD~251-2[1] 

.subckt adder a=$dffe~1491^Q~2 b=$dffe~1497^Q~2 cin=$add~1462^ADD~251-2[0] cout=$add~1462^ADD~251-3[0] \
 sumout=$add~1462^ADD~251-3[1] 

.subckt adder a=$dffe~1491^Q~3 b=$dffe~1497^Q~3 cin=$add~1462^ADD~251-3[0] cout=$add~1462^ADD~251-4[0] \
 sumout=$add~1462^ADD~251-4[1] 

.subckt adder a=$dffe~1491^Q~4 b=$dffe~1497^Q~4 cin=$add~1462^ADD~251-4[0] cout=$add~1462^ADD~251-5[0] \
 sumout=$add~1462^ADD~251-5[1] 

.subckt adder a=$dffe~1491^Q~5 b=$dffe~1497^Q~5 cin=$add~1462^ADD~251-5[0] cout=$add~1462^ADD~251-6[0] \
 sumout=$add~1462^ADD~251-6[1] 

.subckt adder a=$dffe~1491^Q~6 b=$dffe~1497^Q~6 cin=$add~1462^ADD~251-6[0] cout=$add~1462^ADD~251-7[0] \
 sumout=$add~1462^ADD~251-7[1] 

.subckt adder a=$dffe~1491^Q~7 b=$dffe~1497^Q~7 cin=$add~1462^ADD~251-7[0] cout=$add~1462^ADD~251-8[0] \
 sumout=$add~1462^ADD~251-8[1] 

.subckt adder a=gnd b=gnd cin=$add~1462^ADD~251-8[0] cout=$add~1462^ADD~251-9~dummy_output~9~0 sumout=$add~1462^ADD~251-9[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1460^ADD~252-0[0] sumout=$add~1460^ADD~252-0~dummy_output~0~1 

.subckt adder a=$dffe~1486^Q~0 b=$dffe~1467^Q~0 cin=$add~1460^ADD~252-0[0] cout=$add~1460^ADD~252-1[0] \
 sumout=$add~1460^ADD~252-1[1] 

.subckt adder a=$dffe~1486^Q~1 b=$dffe~1467^Q~1 cin=$add~1460^ADD~252-1[0] cout=$add~1460^ADD~252-2[0] \
 sumout=$add~1460^ADD~252-2[1] 

.subckt adder a=$dffe~1486^Q~2 b=$dffe~1467^Q~2 cin=$add~1460^ADD~252-2[0] cout=$add~1460^ADD~252-3[0] \
 sumout=$add~1460^ADD~252-3[1] 

.subckt adder a=$dffe~1486^Q~3 b=$dffe~1467^Q~3 cin=$add~1460^ADD~252-3[0] cout=$add~1460^ADD~252-4[0] \
 sumout=$add~1460^ADD~252-4[1] 

.subckt adder a=$dffe~1486^Q~4 b=$dffe~1467^Q~4 cin=$add~1460^ADD~252-4[0] cout=$add~1460^ADD~252-5[0] \
 sumout=$add~1460^ADD~252-5[1] 

.subckt adder a=$dffe~1486^Q~5 b=$dffe~1467^Q~5 cin=$add~1460^ADD~252-5[0] cout=$add~1460^ADD~252-6[0] \
 sumout=$add~1460^ADD~252-6[1] 

.subckt adder a=$dffe~1486^Q~6 b=$dffe~1467^Q~6 cin=$add~1460^ADD~252-6[0] cout=$add~1460^ADD~252-7[0] \
 sumout=$add~1460^ADD~252-7[1] 

.subckt adder a=$dffe~1486^Q~7 b=$dffe~1467^Q~7 cin=$add~1460^ADD~252-7[0] cout=$add~1460^ADD~252-8[0] \
 sumout=$add~1460^ADD~252-8[1] 

.subckt adder a=gnd b=gnd cin=$add~1460^ADD~252-8[0] cout=$add~1460^ADD~252-9~dummy_output~9~0 sumout=$add~1460^ADD~252-9[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1^ADD~253-0[0] sumout=$add~1^ADD~253-0~dummy_output~0~1 

.subckt adder a=x_in~3 b=vcc cin=$add~1^ADD~253-0[0] cout=$add~1^ADD~253-1[0] sumout=$add~1^ADD~253-1[1] 

.subckt adder a=x_in~4 b=unconn cin=$add~1^ADD~253-1[0] cout=$add~1^ADD~253-2[0] sumout=$add~1^ADD~253-2[1] 

.subckt adder a=x_in~5 b=unconn cin=$add~1^ADD~253-2[0] cout=$add~1^ADD~253-3[0] sumout=$add~1^ADD~253-3[1] 

.subckt adder a=x_in~6 b=unconn cin=$add~1^ADD~253-3[0] cout=$add~1^ADD~253-4[0] sumout=$add~1^ADD~253-4[1] 

.subckt adder a=x_in~7 b=unconn cin=$add~1^ADD~253-4[0] cout=$add~1^ADD~253-5[0] sumout=$add~1^ADD~253-5[1] 

.subckt adder a=x_in~8 b=unconn cin=$add~1^ADD~253-5[0] cout=$add~1^ADD~253-6[0] sumout=$add~1^ADD~253-6[1] 

.subckt adder a=x_in~9 b=unconn cin=$add~1^ADD~253-6[0] cout=$add~1^ADD~253-7[0] sumout=$add~1^ADD~253-7[1] 

.subckt adder a=x_in~10 b=unconn cin=$add~1^ADD~253-7[0] cout=$add~1^ADD~253-8[0] sumout=$add~1^ADD~253-8[1] 

.subckt adder a=x_in~11 b=unconn cin=$add~1^ADD~253-8[0] cout=$add~1^ADD~253-9[0] sumout=$add~1^ADD~253-9[1] 

.subckt adder a=x_in~12 b=unconn cin=$add~1^ADD~253-9[0] cout=$add~1^ADD~253-10[0] sumout=$add~1^ADD~253-10[1] 

.subckt adder a=x_in~13 b=unconn cin=$add~1^ADD~253-10[0] cout=$add~1^ADD~253-11[0] sumout=$add~1^ADD~253-11[1] 

.subckt adder a=x_in~14 b=unconn cin=$add~1^ADD~253-11[0] cout=$add~1^ADD~253-12[0] sumout=$add~1^ADD~253-12[1] 

.subckt adder a=x_in~15 b=unconn cin=$add~1^ADD~253-12[0] cout=$add~1^ADD~253-13[0] sumout=$add~1^ADD~253-13[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~2^ADD~254-0[0] sumout=$add~2^ADD~254-0~dummy_output~0~1 

.subckt adder a=y_in~3 b=vcc cin=$add~2^ADD~254-0[0] cout=$add~2^ADD~254-1[0] sumout=$add~2^ADD~254-1[1] 

.subckt adder a=y_in~4 b=unconn cin=$add~2^ADD~254-1[0] cout=$add~2^ADD~254-2[0] sumout=$add~2^ADD~254-2[1] 

.subckt adder a=y_in~5 b=unconn cin=$add~2^ADD~254-2[0] cout=$add~2^ADD~254-3[0] sumout=$add~2^ADD~254-3[1] 

.subckt adder a=y_in~6 b=unconn cin=$add~2^ADD~254-3[0] cout=$add~2^ADD~254-4[0] sumout=$add~2^ADD~254-4[1] 

.subckt adder a=y_in~7 b=unconn cin=$add~2^ADD~254-4[0] cout=$add~2^ADD~254-5[0] sumout=$add~2^ADD~254-5[1] 

.subckt adder a=y_in~8 b=unconn cin=$add~2^ADD~254-5[0] cout=$add~2^ADD~254-6[0] sumout=$add~2^ADD~254-6[1] 

.subckt adder a=y_in~9 b=unconn cin=$add~2^ADD~254-6[0] cout=$add~2^ADD~254-7[0] sumout=$add~2^ADD~254-7[1] 

.subckt adder a=y_in~10 b=unconn cin=$add~2^ADD~254-7[0] cout=$add~2^ADD~254-8[0] sumout=$add~2^ADD~254-8[1] 

.subckt adder a=y_in~11 b=unconn cin=$add~2^ADD~254-8[0] cout=$add~2^ADD~254-9[0] sumout=$add~2^ADD~254-9[1] 

.subckt adder a=y_in~12 b=unconn cin=$add~2^ADD~254-9[0] cout=$add~2^ADD~254-10[0] sumout=$add~2^ADD~254-10[1] 

.subckt adder a=y_in~13 b=unconn cin=$add~2^ADD~254-10[0] cout=$add~2^ADD~254-11[0] sumout=$add~2^ADD~254-11[1] 

.subckt adder a=y_in~14 b=unconn cin=$add~2^ADD~254-11[0] cout=$add~2^ADD~254-12[0] sumout=$add~2^ADD~254-12[1] 

.subckt adder a=y_in~15 b=unconn cin=$add~2^ADD~254-12[0] cout=$add~2^ADD~254-13[0] sumout=$add~2^ADD~254-13[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.B[3] b=gnd \
 cin=$sub~1872^MIN~215-0[0] cout=$sub~1872^MIN~215-1[0] sumout=$sub~1872^MIN~215-1[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.B[4] b=vcc \
 cin=$sub~1872^MIN~215-1[0] cout=$sub~1872^MIN~215-2[0] sumout=$sub~1872^MIN~215-2[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.B[5] b=vcc \
 cin=$sub~1872^MIN~215-2[0] cout=$sub~1872^MIN~215-3[0] sumout=$sub~1872^MIN~215-3[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.B[6] b=gnd \
 cin=$sub~1872^MIN~215-3[0] cout=$sub~1872^MIN~215-4[0] sumout=$sub~1872^MIN~215-4[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.B[7] b=unconn \
 cin=$sub~1872^MIN~215-4[0] cout=$sub~1872^MIN~215-5[0] sumout=$sub~1872^MIN~215-5[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.B[8] b=unconn \
 cin=$sub~1872^MIN~215-5[0] cout=$sub~1872^MIN~215-6[0] sumout=$sub~1872^MIN~215-6[1] 

.subckt adder a=$dffe~1237^Q~9 b=unconn cin=$sub~1872^MIN~215-6[0] cout=$sub~1872^MIN~215-7[0] sumout=$sub~1872^MIN~215-7[1] 

.subckt adder a=$dffe~1237^Q~10 b=unconn cin=$sub~1872^MIN~215-7[0] cout=$sub~1872^MIN~215-8[0] sumout=$sub~1872^MIN~215-8[1] 

.subckt adder a=$dffe~1237^Q~11 b=unconn cin=$sub~1872^MIN~215-8[0] cout=$sub~1872^MIN~215-9[0] sumout=$sub~1872^MIN~215-9[1] 

.subckt adder a=$dffe~1237^Q~12 b=unconn cin=$sub~1872^MIN~215-9[0] cout=$sub~1872^MIN~215-10[0] \
 sumout=$sub~1872^MIN~215-10[1] 

.subckt adder a=$dffe~1237^Q~13 b=unconn cin=$sub~1872^MIN~215-10[0] cout=$sub~1872^MIN~215-11[0] \
 sumout=$sub~1872^MIN~215-11[1] 

.subckt adder a=$dffe~1237^Q~14 b=unconn cin=$sub~1872^MIN~215-11[0] cout=$sub~1872^MIN~215-12[0] \
 sumout=$sub~1872^MIN~215-12[1] 

.subckt adder a=$dffe~1237^Q~15 b=unconn cin=$sub~1872^MIN~215-12[0] cout=$sub~1872^MIN~215-13[0] \
 sumout=$sub~1872^MIN~215-13[1] 

.subckt adder a=$dffe~1237^Q~16 b=unconn cin=$sub~1872^MIN~215-13[0] cout=$sub~1872^MIN~215-14~dummy_output~14~0 \
 sumout=$sub~1872^MIN~215-14[1] 

.subckt adder a=gnd b=vcc cin=unconn cout=$sub~1872^MIN~215-0[0] sumout=$sub~1872^MIN~215-0~dummy_output~0~1 

.subckt adder a=gnd b=vcc cin=unconn cout=$sub~1767^MIN~192-0[0] sumout=$sub~1767^MIN~192-0~dummy_output~0~1 

.subckt adder a=gnd b=vcc cin=unconn cout=$sub~1766^MIN~184-0[0] sumout=$sub~1766^MIN~184-0~dummy_output~0~1 

.subckt adder a=gnd b=vcc cin=unconn cout=$sub~1765^MIN~176-0[0] sumout=$sub~1765^MIN~176-0~dummy_output~0~1 

.subckt adder a=gnd b=vcc cin=unconn cout=$sub~1764^MIN~168-0[0] sumout=$sub~1764^MIN~168-0~dummy_output~0~1 

.subckt adder a=gnd b=vcc cin=unconn cout=$sub~1763^MIN~160-0[0] sumout=$sub~1763^MIN~160-0~dummy_output~0~1 

.subckt adder a=gnd b=vcc cin=unconn cout=$sub~1762^MIN~152-0[0] sumout=$sub~1762^MIN~152-0~dummy_output~0~1 

.subckt adder a=gnd b=vcc cin=unconn cout=$sub~1768^MIN~146-0[0] sumout=$sub~1768^MIN~146-0~dummy_output~0~1 

.subckt adder a=gnd b=vcc cin=unconn cout=$sub~1769^MIN~143-0[0] sumout=$sub~1769^MIN~143-0~dummy_output~0~1 

.subckt adder a=gnd b=vcc cin=unconn cout=$sub~1761^MIN~136-0[0] sumout=$sub~1761^MIN~136-0~dummy_output~0~1 

.subckt adder a=gnd b=vcc cin=unconn cout=$sub~1760^MIN~128-0[0] sumout=$sub~1760^MIN~128-0~dummy_output~0~1 

.latch $auto$rtlil.cc:2607:MuxGate$26862 $dffe~1278^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26864 $dffe~689^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26866 $dffe~689^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26868 $dffe~689^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26870 $dffe~689^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26872 $dffe~689^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26874 $dffe~689^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26876 $dffe~689^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26878 $dffe~689^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26880 $dffe~688^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26882 $dffe~688^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26884 $dffe~688^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26886 $dffe~688^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26888 $dffe~688^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26890 $dffe~688^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26892 $dffe~688^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26894 $dffe~688^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26896 $dffe~687^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26898 $dffe~687^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26900 $dffe~687^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26902 $dffe~687^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26904 $dffe~687^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26906 $dffe~687^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26908 $dffe~687^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26910 $dffe~687^Q~7 re tm3_clk_v0 0 

.latch $dffe~687^Q~0 $dff~695^Q~0 re tm3_clk_v0 0 

.latch $dffe~687^Q~1 $dff~695^Q~1 re tm3_clk_v0 0 

.latch $dffe~687^Q~2 $dff~695^Q~2 re tm3_clk_v0 0 

.latch $dffe~687^Q~3 $dff~695^Q~3 re tm3_clk_v0 0 

.latch $dffe~687^Q~4 $dff~695^Q~4 re tm3_clk_v0 0 

.latch $dffe~687^Q~5 $dff~695^Q~5 re tm3_clk_v0 0 

.latch $dffe~687^Q~6 $dff~695^Q~6 re tm3_clk_v0 0 

.latch $dffe~687^Q~7 $dff~695^Q~7 re tm3_clk_v0 0 

.latch $sub~1768^MIN~146-1[1] $dff~1756^Q~0 re tm3_clk_v0 0 

.latch $sub~1768^MIN~146-2[1] $dff~1756^Q~1 re tm3_clk_v0 0 

.latch $sub~1768^MIN~146-3[1] $dff~1756^Q~2 re tm3_clk_v0 0 

.latch $sub~1768^MIN~146-4[1] $dff~1756^Q~3 re tm3_clk_v0 0 

.latch $sub~1768^MIN~146-5[1] $dff~1756^Q~4 re tm3_clk_v0 0 

.latch $sub~1768^MIN~146-6[1] $dff~1756^Q~5 re tm3_clk_v0 0 

.latch $sub~1768^MIN~146-7[1] $dff~1756^Q~6 re tm3_clk_v0 0 

.latch $sub~1768^MIN~146-8[1] $dff~1756^Q~7 re tm3_clk_v0 0 

.latch $sub~1768^MIN~146-9[1] $dff~1756^Q~8 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26912 $dffe~1683^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26914 $dffe~1683^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26916 $dffe~1683^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26918 $dffe~1683^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26920 $dffe~1683^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26922 $dffe~1683^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26924 $dffe~1683^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26926 $dffe~1683^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26928 $dffe~1683^Q~8 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26930 $dffe~1622^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26932 $dffe~1622^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26934 $dffe~1622^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26936 $dffe~1622^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26938 $dffe~1622^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26940 $dffe~1622^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26942 $dffe~1622^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26944 $dffe~1622^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26946 $dffe~1622^Q~10 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26948 $dffe~1601^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26950 $dffe~1601^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26952 $dffe~1601^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26954 $dffe~1601^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26956 $dffe~1601^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26958 $dffe~1601^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26960 $dffe~1601^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26962 $dffe~1601^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26964 $dffe~1601^Q~10 re tm3_clk_v0 0 

.latch $dffe~1601^Q~0 $dff~1194^Q~0 re tm3_clk_v0 0 

.latch $dffe~1601^Q~1 $dff~1194^Q~1 re tm3_clk_v0 0 

.latch $dffe~1601^Q~2 $dff~1194^Q~2 re tm3_clk_v0 0 

.latch $dffe~1601^Q~3 $dff~1194^Q~3 re tm3_clk_v0 0 

.latch $dffe~1601^Q~4 $dff~1194^Q~4 re tm3_clk_v0 0 

.latch $dffe~1601^Q~5 $dff~1194^Q~5 re tm3_clk_v0 0 

.latch $dffe~1601^Q~6 $dff~1194^Q~6 re tm3_clk_v0 0 

.latch $dffe~1601^Q~7 $dff~1194^Q~7 re tm3_clk_v0 0 

.latch $dffe~1601^Q~10 $dff~1194^Q~8 re tm3_clk_v0 0 

.latch $dff~1194^Q~0 $dff~1193^Q~0 re tm3_clk_v0 0 

.latch $dff~1194^Q~1 $dff~1193^Q~1 re tm3_clk_v0 0 

.latch $dff~1194^Q~2 $dff~1193^Q~2 re tm3_clk_v0 0 

.latch $dff~1194^Q~3 $dff~1193^Q~3 re tm3_clk_v0 0 

.latch $dff~1194^Q~4 $dff~1193^Q~4 re tm3_clk_v0 0 

.latch $dff~1194^Q~5 $dff~1193^Q~5 re tm3_clk_v0 0 

.latch $dff~1194^Q~6 $dff~1193^Q~6 re tm3_clk_v0 0 

.latch $dff~1194^Q~7 $dff~1193^Q~7 re tm3_clk_v0 0 

.latch $dff~1194^Q~8 $dff~1193^Q~8 re tm3_clk_v0 0 

.latch $dff~1193^Q~0 $dff~1195^Q~0 re tm3_clk_v0 0 

.latch $dff~1193^Q~1 $dff~1195^Q~1 re tm3_clk_v0 0 

.latch $dff~1193^Q~2 $dff~1195^Q~2 re tm3_clk_v0 0 

.latch $dff~1193^Q~3 $dff~1195^Q~3 re tm3_clk_v0 0 

.latch $dff~1193^Q~4 $dff~1195^Q~4 re tm3_clk_v0 0 

.latch $dff~1193^Q~5 $dff~1195^Q~5 re tm3_clk_v0 0 

.latch $dff~1193^Q~6 $dff~1195^Q~6 re tm3_clk_v0 0 

.latch $dff~1193^Q~7 $dff~1195^Q~7 re tm3_clk_v0 0 

.latch $dff~1193^Q~8 $dff~1195^Q~8 re tm3_clk_v0 0 

.latch $dff~1195^Q~0 $dff~156^Q~0 re tm3_clk_v0 0 

.latch $dff~1195^Q~1 $dff~156^Q~1 re tm3_clk_v0 0 

.latch $dff~1195^Q~2 $dff~156^Q~2 re tm3_clk_v0 0 

.latch $dff~1195^Q~3 $dff~156^Q~3 re tm3_clk_v0 0 

.latch $dff~1195^Q~4 $dff~156^Q~4 re tm3_clk_v0 0 

.latch $dff~1195^Q~5 $dff~156^Q~5 re tm3_clk_v0 0 

.latch $dff~1195^Q~6 $dff~156^Q~6 re tm3_clk_v0 0 

.latch $dff~1195^Q~7 $dff~156^Q~7 re tm3_clk_v0 0 

.latch $dff~1195^Q~8 $dff~156^Q~8 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26966 $dffe~1239^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26968 $dffe~1239^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26970 $dffe~1239^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26972 $dffe~1239^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26974 $dffe~1239^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26976 $dffe~1239^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26978 $dffe~1239^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26980 $dffe~1239^Q~7 re tm3_clk_v0 0 

.latch $dffe~436^Q~0 $dff~441^Q~0 re tm3_clk_v0 0 

.latch $dffe~436^Q~1 $dff~441^Q~1 re tm3_clk_v0 0 

.latch $dffe~436^Q~2 $dff~441^Q~2 re tm3_clk_v0 0 

.latch $dffe~436^Q~3 $dff~441^Q~3 re tm3_clk_v0 0 

.latch $dffe~436^Q~4 $dff~441^Q~4 re tm3_clk_v0 0 

.latch $dffe~436^Q~5 $dff~441^Q~5 re tm3_clk_v0 0 

.latch $dffe~436^Q~6 $dff~441^Q~6 re tm3_clk_v0 0 

.latch $dffe~436^Q~7 $dff~441^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26982 $dffe~1277^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26984 $dffe~1277^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26986 $dffe~1277^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26988 $dffe~1277^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26990 $dffe~1277^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26992 $dffe~1277^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26994 $dffe~1277^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26996 $dffe~1277^Q~7 re tm3_clk_v0 0 

.latch $dff~441^Q~0 $dff~439^Q~0 re tm3_clk_v0 0 

.latch $add~432^ADD~79-1[1] $dff~439^Q~1 re tm3_clk_v0 0 

.latch $add~432^ADD~79-2[1] $dff~439^Q~2 re tm3_clk_v0 0 

.latch $add~432^ADD~79-3[1] $dff~439^Q~3 re tm3_clk_v0 0 

.latch $add~432^ADD~79-4[1] $dff~439^Q~4 re tm3_clk_v0 0 

.latch $add~432^ADD~79-5[1] $dff~439^Q~5 re tm3_clk_v0 0 

.latch $add~432^ADD~79-6[1] $dff~439^Q~6 re tm3_clk_v0 0 

.latch $add~432^ADD~79-7[1] $dff~439^Q~7 re tm3_clk_v0 0 

.latch $add~432^ADD~79-8[1] $dff~439^Q~8 re tm3_clk_v0 0 

.latch $add~432^ADD~79-9[1] $dff~439^Q~9 re tm3_clk_v0 0 

.latch $dff~153^Q~0 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.A[0] re \
 tm3_clk_v0 0 

.latch $dff~153^Q~1 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.A[1] re \
 tm3_clk_v0 0 

.latch $dff~153^Q~2 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.A[2] re \
 tm3_clk_v0 0 

.latch $dff~153^Q~3 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.A[3] re \
 tm3_clk_v0 0 

.latch $dff~153^Q~4 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.A[4] re \
 tm3_clk_v0 0 

.latch $dff~153^Q~5 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.A[5] re \
 tm3_clk_v0 0 

.latch $dff~153^Q~6 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.A[6] re \
 tm3_clk_v0 0 

.latch $dff~153^Q~7 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.A[7] re \
 tm3_clk_v0 0 

.latch $dff~153^Q~8 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.A[8] re \
 tm3_clk_v0 0 

.latch $dff~153^Q~9 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.A[9] re \
 tm3_clk_v0 0 

.latch $dff~153^Q~10 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.A[10] re \
 tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$26998 $dffe~829^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27000 $dffe~829^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27002 $dffe~829^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27004 $dffe~829^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27006 $dffe~829^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27008 $dffe~829^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27010 $dffe~829^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27012 $dffe~829^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27014 $dffe~1005^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27016 $dffe~1005^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27018 $dffe~1005^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27020 $dffe~1005^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27022 $dffe~1005^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27024 $dffe~1005^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27026 $dffe~1005^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27028 $dffe~1005^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27030 $dffe~1000^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27032 $dffe~1000^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27034 $dffe~1000^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27036 $dffe~1000^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27038 $dffe~1000^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27040 $dffe~1000^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27042 $dffe~1000^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27044 $dffe~1000^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27046 $dffe~1004^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27048 $dffe~1004^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27050 $dffe~1004^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27052 $dffe~1004^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27054 $dffe~1004^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27056 $dffe~1004^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27058 $dffe~1004^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27060 $dffe~1004^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27062 $dffe~814^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27064 $dffe~814^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27066 $dffe~814^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27068 $dffe~814^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27070 $dffe~814^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27072 $dffe~814^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27074 $dffe~814^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27076 $dffe~814^Q~7 re tm3_clk_v0 0 

.latch $not~326^Y~0 $dff~248^Q~0 re tm3_clk_v0 0 

.latch $dff~160^Q~0 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.B[0] re \
 tm3_clk_v0 0 

.latch $dff~160^Q~1 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.B[1] re \
 tm3_clk_v0 0 

.latch $dff~160^Q~2 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.B[2] re \
 tm3_clk_v0 0 

.latch $dff~160^Q~3 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.B[3] re \
 tm3_clk_v0 0 

.latch $dff~160^Q~4 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.B[4] re \
 tm3_clk_v0 0 

.latch $dff~160^Q~5 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.B[5] re \
 tm3_clk_v0 0 

.latch $dff~160^Q~6 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.B[6] re \
 tm3_clk_v0 0 

.latch $dff~160^Q~7 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.B[7] re \
 tm3_clk_v0 0 

.latch $dff~160^Q~8 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.B[8] re \
 tm3_clk_v0 0 

.latch $dff~160^Q~9 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.B[9] re \
 tm3_clk_v0 0 

.latch $dff~160^Q~10 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.B[10] re \
 tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27078 $dffe~1615^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27080 $dffe~1615^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27082 $dffe~1615^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27084 $dffe~1615^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27086 $dffe~1615^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27088 $dffe~1615^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27090 $dffe~1615^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27092 $dffe~1615^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27094 $dffe~1615^Q~10 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27096 $dffe~1636^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27098 $dffe~1636^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27100 $dffe~1636^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27102 $dffe~1636^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27104 $dffe~1636^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27106 $dffe~1636^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27108 $dffe~1636^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27110 $dffe~1636^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27112 $dffe~1636^Q~10 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27114 $dffe~1697^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27116 $dffe~1697^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27118 $dffe~1697^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27120 $dffe~1697^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27122 $dffe~1697^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27124 $dffe~1697^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27126 $dffe~1697^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27128 $dffe~1697^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27130 $dffe~1697^Q~8 re tm3_clk_v0 0 

.latch $dffe~1615^Q~0 $dff~1209^Q~0 re tm3_clk_v0 0 

.latch $dffe~1615^Q~1 $dff~1209^Q~1 re tm3_clk_v0 0 

.latch $dffe~1615^Q~2 $dff~1209^Q~2 re tm3_clk_v0 0 

.latch $dffe~1615^Q~3 $dff~1209^Q~3 re tm3_clk_v0 0 

.latch $dffe~1615^Q~4 $dff~1209^Q~4 re tm3_clk_v0 0 

.latch $dffe~1615^Q~5 $dff~1209^Q~5 re tm3_clk_v0 0 

.latch $dffe~1615^Q~6 $dff~1209^Q~6 re tm3_clk_v0 0 

.latch $dffe~1615^Q~7 $dff~1209^Q~7 re tm3_clk_v0 0 

.latch $dffe~1615^Q~10 $dff~1209^Q~8 re tm3_clk_v0 0 

.latch $dff~1134^Q~0 $dff~1133^Q~0 re tm3_clk_v0 0 

.latch $dff~1134^Q~1 $dff~1133^Q~1 re tm3_clk_v0 0 

.latch $dff~1134^Q~2 $dff~1133^Q~2 re tm3_clk_v0 0 

.latch $dff~1134^Q~3 $dff~1133^Q~3 re tm3_clk_v0 0 

.latch $dff~1134^Q~4 $dff~1133^Q~4 re tm3_clk_v0 0 

.latch $dff~1134^Q~5 $dff~1133^Q~5 re tm3_clk_v0 0 

.latch $dff~1134^Q~6 $dff~1133^Q~6 re tm3_clk_v0 0 

.latch $dff~1134^Q~7 $dff~1133^Q~7 re tm3_clk_v0 0 

.latch $add~863^ADD~97-2[1] $dff~869^Q~1 re tm3_clk_v0 0 

.latch $add~863^ADD~97-3[1] $dff~869^Q~2 re tm3_clk_v0 0 

.latch $add~863^ADD~97-4[1] $dff~869^Q~3 re tm3_clk_v0 0 

.latch $add~863^ADD~97-5[1] $dff~869^Q~4 re tm3_clk_v0 0 

.latch $add~863^ADD~97-6[1] $dff~869^Q~5 re tm3_clk_v0 0 

.latch $add~863^ADD~97-7[1] $dff~869^Q~6 re tm3_clk_v0 0 

.latch $add~863^ADD~97-8[1] $dff~869^Q~7 re tm3_clk_v0 0 

.latch $add~863^ADD~97-9[1] $dff~869^Q~8 re tm3_clk_v0 0 

.latch $add~863^ADD~97-10[1] $dff~869^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27132 $dffe~865^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27134 $dffe~865^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27136 $dffe~865^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27138 $dffe~865^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27140 $dffe~865^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27142 $dffe~865^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27144 $dffe~865^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27146 $dffe~865^Q~7 re tm3_clk_v0 0 

.latch $dff~1133^Q~0 $dff~1135^Q~0 re tm3_clk_v0 0 

.latch $dff~1133^Q~1 $dff~1135^Q~1 re tm3_clk_v0 0 

.latch $dff~1133^Q~2 $dff~1135^Q~2 re tm3_clk_v0 0 

.latch $dff~1133^Q~3 $dff~1135^Q~3 re tm3_clk_v0 0 

.latch $dff~1133^Q~4 $dff~1135^Q~4 re tm3_clk_v0 0 

.latch $dff~1133^Q~5 $dff~1135^Q~5 re tm3_clk_v0 0 

.latch $dff~1133^Q~6 $dff~1135^Q~6 re tm3_clk_v0 0 

.latch $dff~1133^Q~7 $dff~1135^Q~7 re tm3_clk_v0 0 

.latch $add~864^ADD~96-2[1] $dff~870^Q~2 re tm3_clk_v0 0 

.latch $add~864^ADD~96-3[1] $dff~870^Q~3 re tm3_clk_v0 0 

.latch $add~864^ADD~96-4[1] $dff~870^Q~4 re tm3_clk_v0 0 

.latch $add~864^ADD~96-5[1] $dff~870^Q~5 re tm3_clk_v0 0 

.latch $add~864^ADD~96-6[1] $dff~870^Q~6 re tm3_clk_v0 0 

.latch $add~864^ADD~96-7[1] $dff~870^Q~7 re tm3_clk_v0 0 

.latch $add~864^ADD~96-8[1] $dff~870^Q~8 re tm3_clk_v0 0 

.latch $add~864^ADD~96-9[1] $dff~870^Q~9 re tm3_clk_v0 0 

.latch $dffe~865^Q~0 $dff~1143^Q~0 re tm3_clk_v0 0 

.latch $dffe~865^Q~1 $dff~1143^Q~1 re tm3_clk_v0 0 

.latch $dffe~865^Q~2 $dff~1143^Q~2 re tm3_clk_v0 0 

.latch $dffe~865^Q~3 $dff~1143^Q~3 re tm3_clk_v0 0 

.latch $dffe~865^Q~4 $dff~1143^Q~4 re tm3_clk_v0 0 

.latch $dffe~865^Q~5 $dff~1143^Q~5 re tm3_clk_v0 0 

.latch $dffe~865^Q~6 $dff~1143^Q~6 re tm3_clk_v0 0 

.latch $dffe~865^Q~7 $dff~1143^Q~7 re tm3_clk_v0 0 

.latch $dffe~829^Q~0 $dff~1134^Q~0 re tm3_clk_v0 0 

.latch $dffe~829^Q~1 $dff~1134^Q~1 re tm3_clk_v0 0 

.latch $dffe~829^Q~2 $dff~1134^Q~2 re tm3_clk_v0 0 

.latch $dffe~829^Q~3 $dff~1134^Q~3 re tm3_clk_v0 0 

.latch $dffe~829^Q~4 $dff~1134^Q~4 re tm3_clk_v0 0 

.latch $dffe~829^Q~5 $dff~1134^Q~5 re tm3_clk_v0 0 

.latch $dffe~829^Q~6 $dff~1134^Q~6 re tm3_clk_v0 0 

.latch $dffe~829^Q~7 $dff~1134^Q~7 re tm3_clk_v0 0 

.latch $mux~339^Y~0 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.A[0] re \
 tm3_clk_v0 0 

.latch $mux~339^Y~1 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.A[1] re \
 tm3_clk_v0 0 

.latch $mux~339^Y~2 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.A[2] re \
 tm3_clk_v0 0 

.latch $mux~339^Y~3 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.A[3] re \
 tm3_clk_v0 0 

.latch $mux~339^Y~4 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.A[4] re \
 tm3_clk_v0 0 

.latch $mux~339^Y~5 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.A[5] re \
 tm3_clk_v0 0 

.latch $mux~339^Y~6 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.A[6] re \
 tm3_clk_v0 0 

.latch $mux~339^Y~7 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.A[7] re \
 tm3_clk_v0 0 

.latch $mux~339^Y~8 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.A[8] re \
 tm3_clk_v0 0 

.latch $mux~339^Y~9 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.A[9] re \
 tm3_clk_v0 0 

.latch $mux~339^Y~10 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.A[10] re \
 tm3_clk_v0 0 

.latch $not~338^Y~0 $dff~242^Q~0 re tm3_clk_v0 0 

.latch $mux~321^Y~0 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.B[0] re \
 tm3_clk_v0 0 

.latch $mux~321^Y~1 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.B[1] re \
 tm3_clk_v0 0 

.latch $mux~321^Y~2 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.B[2] re \
 tm3_clk_v0 0 

.latch $mux~321^Y~3 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.B[3] re \
 tm3_clk_v0 0 

.latch $mux~321^Y~4 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.B[4] re \
 tm3_clk_v0 0 

.latch $mux~321^Y~5 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.B[5] re \
 tm3_clk_v0 0 

.latch $mux~321^Y~6 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.B[6] re \
 tm3_clk_v0 0 

.latch $mux~321^Y~7 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.B[7] re \
 tm3_clk_v0 0 

.latch $mux~321^Y~8 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.B[8] re \
 tm3_clk_v0 0 

.latch $mux~321^Y~9 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.B[9] re \
 tm3_clk_v0 0 

.latch $mux~321^Y~10 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.B[10] re \
 tm3_clk_v0 0 

.latch $mux~313^Y~0 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.A[0] re \
 tm3_clk_v0 0 

.latch $mux~313^Y~1 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.A[1] re \
 tm3_clk_v0 0 

.latch $mux~313^Y~2 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.A[2] re \
 tm3_clk_v0 0 

.latch $mux~313^Y~3 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.A[3] re \
 tm3_clk_v0 0 

.latch $mux~313^Y~4 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.A[4] re \
 tm3_clk_v0 0 

.latch $mux~313^Y~5 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.A[5] re \
 tm3_clk_v0 0 

.latch $mux~313^Y~6 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.A[6] re \
 tm3_clk_v0 0 

.latch $mux~313^Y~7 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.A[7] re \
 tm3_clk_v0 0 

.latch $mux~313^Y~8 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.A[8] re \
 tm3_clk_v0 0 

.latch $mux~313^Y~9 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.A[9] re \
 tm3_clk_v0 0 

.latch $mux~313^Y~10 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.A[10] re \
 tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27148 $sdff~250^Q~0 re tm3_clk_v0 0 

.latch $mux~308^Y~0 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.A[0] re \
 tm3_clk_v0 0 

.latch $mux~308^Y~1 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.A[1] re \
 tm3_clk_v0 0 

.latch $mux~308^Y~2 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.A[2] re \
 tm3_clk_v0 0 

.latch $mux~308^Y~3 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.A[3] re \
 tm3_clk_v0 0 

.latch $mux~308^Y~4 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.A[4] re \
 tm3_clk_v0 0 

.latch $mux~308^Y~5 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.A[5] re \
 tm3_clk_v0 0 

.latch $mux~308^Y~6 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.A[6] re \
 tm3_clk_v0 0 

.latch $mux~308^Y~7 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.A[7] re \
 tm3_clk_v0 0 

.latch $mux~308^Y~8 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.A[8] re \
 tm3_clk_v0 0 

.latch $mux~308^Y~9 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.A[9] re \
 tm3_clk_v0 0 

.latch $mux~308^Y~10 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.A[10] re \
 tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27150 $sdff~256^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27152 $sdff~261^Q~0 re tm3_clk_v0 0 

.latch $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[1] $dff~1791^Q~0 re \
 tm3_clk_v0 0 

.latch $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[2] $dff~1791^Q~1 re \
 tm3_clk_v0 0 

.latch $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[3] $dff~1791^Q~2 re \
 tm3_clk_v0 0 

.latch $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[4] $dff~1791^Q~3 re \
 tm3_clk_v0 0 

.latch $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[5] $dff~1791^Q~4 re \
 tm3_clk_v0 0 

.latch $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[6] $dff~1791^Q~5 re \
 tm3_clk_v0 0 

.latch $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[7] $dff~1791^Q~6 re \
 tm3_clk_v0 0 

.latch $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[8] $dff~1791^Q~7 re \
 tm3_clk_v0 0 

.latch $dff~1135^Q~0 $dff~164^Q~0 re tm3_clk_v0 0 

.latch $dff~1135^Q~1 $dff~164^Q~1 re tm3_clk_v0 0 

.latch $dff~1135^Q~2 $dff~164^Q~2 re tm3_clk_v0 0 

.latch $dff~1135^Q~3 $dff~164^Q~3 re tm3_clk_v0 0 

.latch $dff~1135^Q~4 $dff~164^Q~4 re tm3_clk_v0 0 

.latch $dff~1135^Q~5 $dff~164^Q~5 re tm3_clk_v0 0 

.latch $dff~1135^Q~6 $dff~164^Q~6 re tm3_clk_v0 0 

.latch $dff~1135^Q~7 $dff~164^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27154 $dffe~866^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27156 $dffe~866^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27158 $dffe~866^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27160 $dffe~866^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27162 $dffe~866^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27164 $dffe~866^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27166 $dffe~866^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27168 $dffe~866^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27170 $dffe~492^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27172 $dffe~492^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27174 $dffe~492^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27176 $dffe~492^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27178 $dffe~492^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27180 $dffe~492^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27182 $dffe~492^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27184 $dffe~492^Q~7 re tm3_clk_v0 0 

.latch $add~488^ADD~98-3[1] $dff~495^Q~2 re tm3_clk_v0 0 

.latch $add~488^ADD~98-4[1] $dff~495^Q~3 re tm3_clk_v0 0 

.latch $add~488^ADD~98-5[1] $dff~495^Q~4 re tm3_clk_v0 0 

.latch $add~488^ADD~98-6[1] $dff~495^Q~5 re tm3_clk_v0 0 

.latch $add~488^ADD~98-7[1] $dff~495^Q~6 re tm3_clk_v0 0 

.latch $add~488^ADD~98-8[1] $dff~495^Q~7 re tm3_clk_v0 0 

.latch $add~488^ADD~98-9[1] $dff~495^Q~8 re tm3_clk_v0 0 

.latch $add~488^ADD~98-10[1] $dff~495^Q~9 re tm3_clk_v0 0 

.latch $dffe~489^Q~0 $dff~497^Q~0 re tm3_clk_v0 0 

.latch $dffe~489^Q~1 $dff~497^Q~1 re tm3_clk_v0 0 

.latch $dffe~489^Q~2 $dff~497^Q~2 re tm3_clk_v0 0 

.latch $dffe~489^Q~3 $dff~497^Q~3 re tm3_clk_v0 0 

.latch $dffe~489^Q~4 $dff~497^Q~4 re tm3_clk_v0 0 

.latch $dffe~489^Q~5 $dff~497^Q~5 re tm3_clk_v0 0 

.latch $dffe~489^Q~6 $dff~497^Q~6 re tm3_clk_v0 0 

.latch $dffe~489^Q~7 $dff~497^Q~7 re tm3_clk_v0 0 

.latch $dff~1213^Q~0 $dff~198^Q~0 re tm3_clk_v0 0 

.latch $dff~1213^Q~1 $dff~198^Q~1 re tm3_clk_v0 0 

.latch $dff~1213^Q~2 $dff~198^Q~2 re tm3_clk_v0 0 

.latch $dff~1213^Q~3 $dff~198^Q~3 re tm3_clk_v0 0 

.latch $dff~1213^Q~4 $dff~198^Q~4 re tm3_clk_v0 0 

.latch $dff~1213^Q~5 $dff~198^Q~5 re tm3_clk_v0 0 

.latch $dff~1213^Q~6 $dff~198^Q~6 re tm3_clk_v0 0 

.latch $dff~1213^Q~7 $dff~198^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27186 $dffe~964^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27188 $dffe~964^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27190 $dffe~964^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27192 $dffe~964^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27194 $dffe~964^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27196 $dffe~964^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27198 $dffe~964^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27200 $dffe~964^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27202 $dffe~1614^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27204 $dffe~1614^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27206 $dffe~1614^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27208 $dffe~1614^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27210 $dffe~1614^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27212 $dffe~1614^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27214 $dffe~1614^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27216 $dffe~1614^Q~10 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27218 $dffe~969^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27220 $dffe~969^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27222 $dffe~969^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27224 $dffe~969^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27226 $dffe~969^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27228 $dffe~969^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27230 $dffe~969^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27232 $dffe~969^Q~7 re tm3_clk_v0 0 

.latch $dffe~1614^Q~0 $dff~1212^Q~0 re tm3_clk_v0 0 

.latch $dffe~1614^Q~1 $dff~1212^Q~1 re tm3_clk_v0 0 

.latch $dffe~1614^Q~2 $dff~1212^Q~2 re tm3_clk_v0 0 

.latch $dffe~1614^Q~3 $dff~1212^Q~3 re tm3_clk_v0 0 

.latch $dffe~1614^Q~4 $dff~1212^Q~4 re tm3_clk_v0 0 

.latch $dffe~1614^Q~5 $dff~1212^Q~5 re tm3_clk_v0 0 

.latch $dffe~1614^Q~6 $dff~1212^Q~6 re tm3_clk_v0 0 

.latch $dffe~1614^Q~10 $dff~1212^Q~7 re tm3_clk_v0 0 

.latch $dff~1212^Q~0 $dff~1211^Q~0 re tm3_clk_v0 0 

.latch $dff~1212^Q~1 $dff~1211^Q~1 re tm3_clk_v0 0 

.latch $dff~1212^Q~2 $dff~1211^Q~2 re tm3_clk_v0 0 

.latch $dff~1212^Q~3 $dff~1211^Q~3 re tm3_clk_v0 0 

.latch $dff~1212^Q~4 $dff~1211^Q~4 re tm3_clk_v0 0 

.latch $dff~1212^Q~5 $dff~1211^Q~5 re tm3_clk_v0 0 

.latch $dff~1212^Q~6 $dff~1211^Q~6 re tm3_clk_v0 0 

.latch $dff~1212^Q~7 $dff~1211^Q~7 re tm3_clk_v0 0 

.latch $add~196^ADD~38-1[1] $dff~201^Q~0 re tm3_clk_v0 0 

.latch $add~196^ADD~38-2[1] $dff~201^Q~1 re tm3_clk_v0 0 

.latch $add~196^ADD~38-3[1] $dff~201^Q~2 re tm3_clk_v0 0 

.latch $add~196^ADD~38-4[1] $dff~201^Q~3 re tm3_clk_v0 0 

.latch $add~196^ADD~38-5[1] $dff~201^Q~4 re tm3_clk_v0 0 

.latch $add~196^ADD~38-6[1] $dff~201^Q~5 re tm3_clk_v0 0 

.latch $add~196^ADD~38-7[1] $dff~201^Q~6 re tm3_clk_v0 0 

.latch $add~196^ADD~38-8[1] $dff~201^Q~7 re tm3_clk_v0 0 

.latch $add~196^ADD~38-9[1] $dff~201^Q~8 re tm3_clk_v0 0 

.latch $add~196^ADD~38-10[1] $dff~201^Q~9 re tm3_clk_v0 0 

.latch $add~196^ADD~38-11[1] $dff~201^Q~10 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27234 $dffe~970^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27236 $dffe~970^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27238 $dffe~970^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27240 $dffe~970^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27242 $dffe~970^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27244 $dffe~970^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27246 $dffe~970^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27248 $dffe~970^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27250 $dffe~963^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27252 $dffe~963^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27254 $dffe~963^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27256 $dffe~963^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27258 $dffe~963^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27260 $dffe~963^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27262 $dffe~963^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27264 $dffe~963^Q~7 re tm3_clk_v0 0 

.latch $dffe~578^Q~0 $dff~581^Q~0 re tm3_clk_v0 0 

.latch $dffe~578^Q~1 $dff~581^Q~1 re tm3_clk_v0 0 

.latch $dffe~578^Q~2 $dff~581^Q~2 re tm3_clk_v0 0 

.latch $dffe~578^Q~3 $dff~581^Q~3 re tm3_clk_v0 0 

.latch $dffe~578^Q~4 $dff~581^Q~4 re tm3_clk_v0 0 

.latch $dffe~578^Q~5 $dff~581^Q~5 re tm3_clk_v0 0 

.latch $dffe~578^Q~6 $dff~581^Q~6 re tm3_clk_v0 0 

.latch $dffe~578^Q~7 $dff~581^Q~7 re tm3_clk_v0 0 

.latch $dff~584^Q~0 $dff~582^Q~0 re tm3_clk_v0 0 

.latch $add~575^ADD~134-1[1] $dff~582^Q~1 re tm3_clk_v0 0 

.latch $add~575^ADD~134-2[1] $dff~582^Q~2 re tm3_clk_v0 0 

.latch $add~575^ADD~134-3[1] $dff~582^Q~3 re tm3_clk_v0 0 

.latch $add~575^ADD~134-4[1] $dff~582^Q~4 re tm3_clk_v0 0 

.latch $add~575^ADD~134-5[1] $dff~582^Q~5 re tm3_clk_v0 0 

.latch $add~575^ADD~134-6[1] $dff~582^Q~6 re tm3_clk_v0 0 

.latch $add~575^ADD~134-7[1] $dff~582^Q~7 re tm3_clk_v0 0 

.latch $add~575^ADD~134-8[1] $dff~582^Q~8 re tm3_clk_v0 0 

.latch $add~575^ADD~134-9[1] $dff~582^Q~9 re tm3_clk_v0 0 

.latch $dffe~579^Q~0 $dff~584^Q~0 re tm3_clk_v0 0 

.latch $dffe~579^Q~1 $dff~584^Q~1 re tm3_clk_v0 0 

.latch $dffe~579^Q~2 $dff~584^Q~2 re tm3_clk_v0 0 

.latch $dffe~579^Q~3 $dff~584^Q~3 re tm3_clk_v0 0 

.latch $dffe~579^Q~4 $dff~584^Q~4 re tm3_clk_v0 0 

.latch $dffe~579^Q~5 $dff~584^Q~5 re tm3_clk_v0 0 

.latch $dffe~579^Q~6 $dff~584^Q~6 re tm3_clk_v0 0 

.latch $dffe~579^Q~7 $dff~584^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27266 $dffe~1250^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27268 $dffe~1250^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27270 $dffe~1250^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27272 $dffe~1250^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27274 $dffe~1250^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27276 $dffe~1250^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27278 $dffe~1250^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27280 $dffe~1250^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27282 $dffe~1288^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27284 $dffe~1288^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27286 $dffe~1288^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27288 $dffe~1288^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27290 $dffe~1288^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27292 $dffe~1288^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27294 $dffe~1288^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27296 $dffe~1288^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27298 $dffe~491^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27300 $dffe~491^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27302 $dffe~491^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27304 $dffe~491^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27306 $dffe~491^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27308 $dffe~491^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27310 $dffe~491^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27312 $dffe~491^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27314 $dffe~490^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27316 $dffe~490^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27318 $dffe~490^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27320 $dffe~490^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27322 $dffe~490^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27324 $dffe~490^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27326 $dffe~490^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27328 $dffe~490^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27330 $dffe~489^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27332 $dffe~489^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27334 $dffe~489^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27336 $dffe~489^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27338 $dffe~489^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27340 $dffe~489^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27342 $dffe~489^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27344 $dffe~489^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27346 $dffe~968^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27348 $dffe~968^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27350 $dffe~968^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27352 $dffe~968^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27354 $dffe~968^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27356 $dffe~968^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27358 $dffe~968^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27360 $dffe~968^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27362 $dffe~1696^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27364 $dffe~1696^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27366 $dffe~1696^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27368 $dffe~1696^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27370 $dffe~1696^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27372 $dffe~1696^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27374 $dffe~1696^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27376 $dffe~1696^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27378 $dffe~967^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27380 $dffe~967^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27382 $dffe~967^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27384 $dffe~967^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27386 $dffe~967^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27388 $dffe~967^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27390 $dffe~967^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27392 $dffe~967^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27394 $dffe~1677^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27396 $dffe~1677^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27398 $dffe~1677^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27400 $dffe~1677^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27402 $dffe~1677^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27404 $dffe~1677^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27406 $dffe~1677^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27408 $dffe~1677^Q~7 re tm3_clk_v0 0 

.latch $add~996^ADD~155-2[1] $dff~1002^Q~2 re tm3_clk_v0 0 

.latch $add~996^ADD~155-3[1] $dff~1002^Q~3 re tm3_clk_v0 0 

.latch $add~996^ADD~155-4[1] $dff~1002^Q~4 re tm3_clk_v0 0 

.latch $add~996^ADD~155-5[1] $dff~1002^Q~5 re tm3_clk_v0 0 

.latch $add~996^ADD~155-6[1] $dff~1002^Q~6 re tm3_clk_v0 0 

.latch $add~996^ADD~155-7[1] $dff~1002^Q~7 re tm3_clk_v0 0 

.latch $add~996^ADD~155-8[1] $dff~1002^Q~8 re tm3_clk_v0 0 

.latch $add~996^ADD~155-9[1] $dff~1002^Q~9 re tm3_clk_v0 0 

.latch $add~995^ADD~156-2[1] $dff~1001^Q~1 re tm3_clk_v0 0 

.latch $add~995^ADD~156-3[1] $dff~1001^Q~2 re tm3_clk_v0 0 

.latch $add~995^ADD~156-4[1] $dff~1001^Q~3 re tm3_clk_v0 0 

.latch $add~995^ADD~156-5[1] $dff~1001^Q~4 re tm3_clk_v0 0 

.latch $add~995^ADD~156-6[1] $dff~1001^Q~5 re tm3_clk_v0 0 

.latch $add~995^ADD~156-7[1] $dff~1001^Q~6 re tm3_clk_v0 0 

.latch $add~995^ADD~156-8[1] $dff~1001^Q~7 re tm3_clk_v0 0 

.latch $add~995^ADD~156-9[1] $dff~1001^Q~8 re tm3_clk_v0 0 

.latch $add~995^ADD~156-10[1] $dff~1001^Q~9 re tm3_clk_v0 0 

.latch $add~1640^ADD~130-1[1] $dff~1701^Q~0 re tm3_clk_v0 0 

.latch $add~1640^ADD~130-2[1] $dff~1701^Q~1 re tm3_clk_v0 0 

.latch $add~1640^ADD~130-3[1] $dff~1701^Q~2 re tm3_clk_v0 0 

.latch $add~1640^ADD~130-4[1] $dff~1701^Q~3 re tm3_clk_v0 0 

.latch $add~1640^ADD~130-5[1] $dff~1701^Q~4 re tm3_clk_v0 0 

.latch $add~1640^ADD~130-6[1] $dff~1701^Q~5 re tm3_clk_v0 0 

.latch $add~1640^ADD~130-7[1] $dff~1701^Q~6 re tm3_clk_v0 0 

.latch $add~1640^ADD~130-8[1] $dff~1701^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27410 $dffe~998^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27412 $dffe~998^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27414 $dffe~998^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27416 $dffe~998^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27418 $dffe~998^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27420 $dffe~998^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27422 $dffe~998^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27424 $dffe~998^Q~7 re tm3_clk_v0 0 

.latch $dff~97^Q~0 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[0] re \
 tm3_clk_v0 0 

.latch $dff~97^Q~1 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[1] re \
 tm3_clk_v0 0 

.latch $dff~97^Q~2 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[2] re \
 tm3_clk_v0 0 

.latch $dff~97^Q~3 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[3] re \
 tm3_clk_v0 0 

.latch $dff~97^Q~4 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[4] re \
 tm3_clk_v0 0 

.latch $dff~97^Q~5 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[5] re \
 tm3_clk_v0 0 

.latch $dff~97^Q~6 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[6] re \
 tm3_clk_v0 0 

.latch $dff~97^Q~7 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[7] re \
 tm3_clk_v0 0 

.latch $dff~97^Q~8 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[8] re \
 tm3_clk_v0 0 

.latch $dff~97^Q~9 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[9] re \
 tm3_clk_v0 0 

.latch $dff~97^Q~10 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[10] re \
 tm3_clk_v0 0 

.latch $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[1] $dff~1790^Q~0 re \
 tm3_clk_v0 0 

.latch $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[2] $dff~1790^Q~1 re \
 tm3_clk_v0 0 

.latch $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[3] $dff~1790^Q~2 re \
 tm3_clk_v0 0 

.latch $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[4] $dff~1790^Q~3 re \
 tm3_clk_v0 0 

.latch $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[5] $dff~1790^Q~4 re \
 tm3_clk_v0 0 

.latch $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[6] $dff~1790^Q~5 re \
 tm3_clk_v0 0 

.latch $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[7] $dff~1790^Q~6 re \
 tm3_clk_v0 0 

.latch $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[8] $dff~1790^Q~7 re \
 tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27426 $dffe~613^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27428 $dffe~613^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27430 $dffe~613^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27432 $dffe~613^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27434 $dffe~613^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27436 $dffe~613^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27438 $dffe~613^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27440 $dffe~613^Q~7 re tm3_clk_v0 0 

.latch $add~609^ADD~157-3[1] $dff~616^Q~2 re tm3_clk_v0 0 

.latch $add~609^ADD~157-4[1] $dff~616^Q~3 re tm3_clk_v0 0 

.latch $add~609^ADD~157-5[1] $dff~616^Q~4 re tm3_clk_v0 0 

.latch $add~609^ADD~157-6[1] $dff~616^Q~5 re tm3_clk_v0 0 

.latch $add~609^ADD~157-7[1] $dff~616^Q~6 re tm3_clk_v0 0 

.latch $add~609^ADD~157-8[1] $dff~616^Q~7 re tm3_clk_v0 0 

.latch $add~609^ADD~157-9[1] $dff~616^Q~8 re tm3_clk_v0 0 

.latch $add~609^ADD~157-10[1] $dff~616^Q~9 re tm3_clk_v0 0 

.latch $add~91^ADD~2-1[1] $dff~97^Q~0 re tm3_clk_v0 0 

.latch $add~91^ADD~2-2[1] $dff~97^Q~1 re tm3_clk_v0 0 

.latch $add~91^ADD~2-3[1] $dff~97^Q~2 re tm3_clk_v0 0 

.latch $add~91^ADD~2-4[1] $dff~97^Q~3 re tm3_clk_v0 0 

.latch $add~91^ADD~2-5[1] $dff~97^Q~4 re tm3_clk_v0 0 

.latch $add~91^ADD~2-6[1] $dff~97^Q~5 re tm3_clk_v0 0 

.latch $add~91^ADD~2-7[1] $dff~97^Q~6 re tm3_clk_v0 0 

.latch $add~91^ADD~2-8[1] $dff~97^Q~7 re tm3_clk_v0 0 

.latch $add~91^ADD~2-9[1] $dff~97^Q~8 re tm3_clk_v0 0 

.latch $add~91^ADD~2-10[1] $dff~97^Q~9 re tm3_clk_v0 0 

.latch $add~91^ADD~2-11[1] $dff~97^Q~10 re tm3_clk_v0 0 

.latch $dffe~610^Q~0 $dff~618^Q~0 re tm3_clk_v0 0 

.latch $dffe~610^Q~1 $dff~618^Q~1 re tm3_clk_v0 0 

.latch $dffe~610^Q~2 $dff~618^Q~2 re tm3_clk_v0 0 

.latch $dffe~610^Q~3 $dff~618^Q~3 re tm3_clk_v0 0 

.latch $dffe~610^Q~4 $dff~618^Q~4 re tm3_clk_v0 0 

.latch $dffe~610^Q~5 $dff~618^Q~5 re tm3_clk_v0 0 

.latch $dffe~610^Q~6 $dff~618^Q~6 re tm3_clk_v0 0 

.latch $dffe~610^Q~7 $dff~618^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27442 $dffe~610^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27444 $dffe~610^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27446 $dffe~610^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27448 $dffe~610^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27450 $dffe~610^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27452 $dffe~610^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27454 $dffe~610^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27456 $dffe~610^Q~7 re tm3_clk_v0 0 

.latch $add~466^ADD~90-3[1] $dff~473^Q~2 re tm3_clk_v0 0 

.latch $add~466^ADD~90-4[1] $dff~473^Q~3 re tm3_clk_v0 0 

.latch $add~466^ADD~90-5[1] $dff~473^Q~4 re tm3_clk_v0 0 

.latch $add~466^ADD~90-6[1] $dff~473^Q~5 re tm3_clk_v0 0 

.latch $add~466^ADD~90-7[1] $dff~473^Q~6 re tm3_clk_v0 0 

.latch $add~466^ADD~90-8[1] $dff~473^Q~7 re tm3_clk_v0 0 

.latch $add~466^ADD~90-9[1] $dff~473^Q~8 re tm3_clk_v0 0 

.latch $add~466^ADD~90-10[1] $dff~473^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27458 $dffe~611^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27460 $dffe~611^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27462 $dffe~611^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27464 $dffe~611^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27466 $dffe~611^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27468 $dffe~611^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27470 $dffe~611^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27472 $dffe~611^Q~7 re tm3_clk_v0 0 

.latch $dff~1138^Q~0 $dff~171^Q~0 re tm3_clk_v0 0 

.latch $dff~1138^Q~1 $dff~171^Q~1 re tm3_clk_v0 0 

.latch $dff~1138^Q~2 $dff~171^Q~2 re tm3_clk_v0 0 

.latch $dff~1138^Q~3 $dff~171^Q~3 re tm3_clk_v0 0 

.latch $dff~1138^Q~4 $dff~171^Q~4 re tm3_clk_v0 0 

.latch $dff~1138^Q~5 $dff~171^Q~5 re tm3_clk_v0 0 

.latch $dff~1138^Q~6 $dff~171^Q~6 re tm3_clk_v0 0 

.latch $dff~1138^Q~7 $dff~171^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27474 $dffe~612^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27476 $dffe~612^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27478 $dffe~612^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27480 $dffe~612^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27482 $dffe~612^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27484 $dffe~612^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27486 $dffe~612^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27488 $dffe~612^Q~7 re tm3_clk_v0 0 

.latch $dff~1136^Q~0 $dff~1138^Q~0 re tm3_clk_v0 0 

.latch $dff~1136^Q~1 $dff~1138^Q~1 re tm3_clk_v0 0 

.latch $dff~1136^Q~2 $dff~1138^Q~2 re tm3_clk_v0 0 

.latch $dff~1136^Q~3 $dff~1138^Q~3 re tm3_clk_v0 0 

.latch $dff~1136^Q~4 $dff~1138^Q~4 re tm3_clk_v0 0 

.latch $dff~1136^Q~5 $dff~1138^Q~5 re tm3_clk_v0 0 

.latch $dff~1136^Q~6 $dff~1138^Q~6 re tm3_clk_v0 0 

.latch $dff~1136^Q~7 $dff~1138^Q~7 re tm3_clk_v0 0 

.latch $dff~1137^Q~0 $dff~1136^Q~0 re tm3_clk_v0 0 

.latch $dff~1137^Q~1 $dff~1136^Q~1 re tm3_clk_v0 0 

.latch $dff~1137^Q~2 $dff~1136^Q~2 re tm3_clk_v0 0 

.latch $dff~1137^Q~3 $dff~1136^Q~3 re tm3_clk_v0 0 

.latch $dff~1137^Q~4 $dff~1136^Q~4 re tm3_clk_v0 0 

.latch $dff~1137^Q~5 $dff~1136^Q~5 re tm3_clk_v0 0 

.latch $dff~1137^Q~6 $dff~1136^Q~6 re tm3_clk_v0 0 

.latch $dff~1137^Q~7 $dff~1136^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27490 $dffe~1285^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27492 $dffe~1285^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27494 $dffe~1285^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27496 $dffe~1285^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27498 $dffe~1285^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27500 $dffe~1285^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27502 $dffe~1285^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27504 $dffe~1285^Q~7 re tm3_clk_v0 0 

.latch $dffe~841^Q~0 $dff~1137^Q~0 re tm3_clk_v0 0 

.latch $dffe~841^Q~1 $dff~1137^Q~1 re tm3_clk_v0 0 

.latch $dffe~841^Q~2 $dff~1137^Q~2 re tm3_clk_v0 0 

.latch $dffe~841^Q~3 $dff~1137^Q~3 re tm3_clk_v0 0 

.latch $dffe~841^Q~4 $dff~1137^Q~4 re tm3_clk_v0 0 

.latch $dffe~841^Q~5 $dff~1137^Q~5 re tm3_clk_v0 0 

.latch $dffe~841^Q~6 $dff~1137^Q~6 re tm3_clk_v0 0 

.latch $dffe~841^Q~7 $dff~1137^Q~7 re tm3_clk_v0 0 

.latch $dffe~468^Q~0 $dff~471^Q~0 re tm3_clk_v0 0 

.latch $dffe~468^Q~1 $dff~471^Q~1 re tm3_clk_v0 0 

.latch $dffe~468^Q~2 $dff~471^Q~2 re tm3_clk_v0 0 

.latch $dffe~468^Q~3 $dff~471^Q~3 re tm3_clk_v0 0 

.latch $dffe~468^Q~4 $dff~471^Q~4 re tm3_clk_v0 0 

.latch $dffe~468^Q~5 $dff~471^Q~5 re tm3_clk_v0 0 

.latch $dffe~468^Q~6 $dff~471^Q~6 re tm3_clk_v0 0 

.latch $dffe~468^Q~7 $dff~471^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27506 $dffe~843^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27508 $dffe~843^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27510 $dffe~843^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27512 $dffe~843^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27514 $dffe~843^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27516 $dffe~843^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27518 $dffe~843^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27520 $dffe~843^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27522 $dffe~841^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27524 $dffe~841^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27526 $dffe~841^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27528 $dffe~841^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27530 $dffe~841^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27532 $dffe~841^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27534 $dffe~841^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27536 $dffe~841^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27538 $dffe~1247^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27540 $dffe~1247^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27542 $dffe~1247^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27544 $dffe~1247^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27546 $dffe~1247^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27548 $dffe~1247^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27550 $dffe~1247^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27552 $dffe~1247^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27554 $dffe~850^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27556 $dffe~850^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27558 $dffe~850^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27560 $dffe~850^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27562 $dffe~850^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27564 $dffe~850^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27566 $dffe~850^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27568 $dffe~850^Q~7 re tm3_clk_v0 0 

.latch $mux~320^Y~0 $dff~251^Q~0 re tm3_clk_v0 0 

.latch $mux~320^Y~1 $dff~251^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27570 $dffe~849^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27572 $dffe~849^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27574 $dffe~849^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27576 $dffe~849^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27578 $dffe~849^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27580 $dffe~849^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27582 $dffe~849^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27584 $dffe~849^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27586 $dffe~844^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27588 $dffe~844^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27590 $dffe~844^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27592 $dffe~844^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27594 $dffe~844^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27596 $dffe~844^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27598 $dffe~844^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27600 $dffe~844^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27602 $dffe~848^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27604 $dffe~848^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27606 $dffe~848^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27608 $dffe~848^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27610 $dffe~848^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27612 $dffe~848^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27614 $dffe~848^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27616 $dffe~848^Q~7 re tm3_clk_v0 0 

.latch $mux~316^Y~0 $dff~253^Q~0 re tm3_clk_v0 0 

.latch $mux~316^Y~1 $dff~253^Q~1 re tm3_clk_v0 0 

.latch $mux~312^Y~0 $dff~254^Q~0 re tm3_clk_v0 0 

.latch $mux~312^Y~1 $dff~254^Q~1 re tm3_clk_v0 0 

.latch $mux~318^Y~0 $dff~252^Q~0 re tm3_clk_v0 0 

.latch $mux~318^Y~1 $dff~252^Q~1 re tm3_clk_v0 0 

.latch $mux~322^Y~0 $dff~240^Q~0 re tm3_clk_v0 0 

.latch $mux~314^Y~0 $dff~255^Q~0 re tm3_clk_v0 0 

.latch $mux~314^Y~1 $dff~255^Q~1 re tm3_clk_v0 0 

.latch $mux~310^Y~0 $dff~258^Q~0 re tm3_clk_v0 0 

.latch $mux~310^Y~1 $dff~258^Q~1 re tm3_clk_v0 0 

.latch $mux~310^Y~2 $dff~258^Q~2 re tm3_clk_v0 0 

.latch $mux~307^Y~0 $dff~259^Q~0 re tm3_clk_v0 0 

.latch $mux~307^Y~1 $dff~259^Q~1 re tm3_clk_v0 0 

.latch $mux~307^Y~2 $dff~259^Q~2 re tm3_clk_v0 0 

.latch $add~90^ADD~23-1[1] $dff~96^Q~0 re tm3_clk_v0 0 

.latch $add~90^ADD~23-2[1] $dff~96^Q~1 re tm3_clk_v0 0 

.latch $add~90^ADD~23-3[1] $dff~96^Q~2 re tm3_clk_v0 0 

.latch $add~90^ADD~23-4[1] $dff~96^Q~3 re tm3_clk_v0 0 

.latch $add~90^ADD~23-5[1] $dff~96^Q~4 re tm3_clk_v0 0 

.latch $add~90^ADD~23-6[1] $dff~96^Q~5 re tm3_clk_v0 0 

.latch $add~90^ADD~23-7[1] $dff~96^Q~6 re tm3_clk_v0 0 

.latch $add~90^ADD~23-8[1] $dff~96^Q~7 re tm3_clk_v0 0 

.latch $add~90^ADD~23-9[1] $dff~96^Q~8 re tm3_clk_v0 0 

.latch $add~90^ADD~23-10[1] $dff~96^Q~9 re tm3_clk_v0 0 

.latch $add~90^ADD~23-11[1] $dff~96^Q~10 re tm3_clk_v0 0 

.latch $dff~238^Q~0 $dff~44^Q~0 re tm3_clk_v0 0 

.latch $dff~238^Q~1 $dff~44^Q~1 re tm3_clk_v0 0 

.latch $dff~238^Q~2 $dff~44^Q~2 re tm3_clk_v0 0 

.latch $dff~238^Q~3 $dff~44^Q~3 re tm3_clk_v0 0 

.latch $dff~238^Q~4 $dff~44^Q~4 re tm3_clk_v0 0 

.latch $mux~306^Y~0 $dff~262^Q~0 re tm3_clk_v0 0 

.latch $mux~306^Y~1 $dff~262^Q~1 re tm3_clk_v0 0 

.latch $mux~306^Y~2 $dff~262^Q~2 re tm3_clk_v0 0 

.latch $mux~306^Y~4 $dff~262^Q~3 re tm3_clk_v0 0 

.latch $dff~262^Q~0 $dff~238^Q~0 re tm3_clk_v0 0 

.latch $dff~262^Q~1 $dff~238^Q~1 re tm3_clk_v0 0 

.latch $dff~262^Q~2 $dff~238^Q~2 re tm3_clk_v0 0 

.latch $sdff~261^Q~0 $dff~238^Q~3 re tm3_clk_v0 0 

.latch $dff~262^Q~3 $dff~238^Q~4 re tm3_clk_v0 0 

.latch $sdff~257^Q~0 $dff~260^Q~0 re tm3_clk_v0 0 

.latch $sdff~257^Q~1 $dff~260^Q~1 re tm3_clk_v0 0 

.latch $sdff~257^Q~2 $dff~260^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27618 $sdff~257^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27620 $sdff~257^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27622 $sdff~257^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27624 tm3_vidout_vsync re tm3_clk_v0 0 

.latch $dff~1168^Q~0 $dff~93^Q~0 re tm3_clk_v0 0 

.latch $dff~1168^Q~1 $dff~1788^Q~0 re tm3_clk_v0 0 

.latch $dff~1168^Q~2 $dff~1788^Q~1 re tm3_clk_v0 0 

.latch $dff~1168^Q~3 $dff~1788^Q~2 re tm3_clk_v0 0 

.latch $dff~1168^Q~4 $dff~1788^Q~3 re tm3_clk_v0 0 

.latch $dff~1168^Q~5 $dff~1788^Q~4 re tm3_clk_v0 0 

.latch $dff~1168^Q~6 $dff~1788^Q~5 re tm3_clk_v0 0 

.latch $dff~1168^Q~7 $dff~1788^Q~6 re tm3_clk_v0 0 

.latch $dff~1166^Q~0 $dff~1168^Q~0 re tm3_clk_v0 0 

.latch $dff~1166^Q~1 $dff~1168^Q~1 re tm3_clk_v0 0 

.latch $dff~1166^Q~2 $dff~1168^Q~2 re tm3_clk_v0 0 

.latch $dff~1166^Q~3 $dff~1168^Q~3 re tm3_clk_v0 0 

.latch $dff~1166^Q~4 $dff~1168^Q~4 re tm3_clk_v0 0 

.latch $dff~1166^Q~5 $dff~1168^Q~5 re tm3_clk_v0 0 

.latch $dff~1166^Q~6 $dff~1168^Q~6 re tm3_clk_v0 0 

.latch $dff~1166^Q~7 $dff~1168^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27628 $auto$hard_block.cc:122:cell_hard_block$3269.B[23] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27632 $auto$hard_block.cc:122:cell_hard_block$3269.B[24] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27636 $auto$hard_block.cc:122:cell_hard_block$3269.B[25] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27640 $auto$hard_block.cc:122:cell_hard_block$3269.B[26] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27644 $auto$hard_block.cc:122:cell_hard_block$3269.B[27] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27648 $auto$hard_block.cc:122:cell_hard_block$3269.B[28] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27652 $auto$hard_block.cc:122:cell_hard_block$3269.B[29] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27656 $auto$hard_block.cc:122:cell_hard_block$3269.B[30] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27660 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.A[8] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27664 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.A[9] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27666 offchip_sram_we~6 re tm3_clk_v0 0 

.latch $dff~1167^Q~0 $dff~1166^Q~0 re tm3_clk_v0 0 

.latch $dff~1167^Q~1 $dff~1166^Q~1 re tm3_clk_v0 0 

.latch $dff~1167^Q~2 $dff~1166^Q~2 re tm3_clk_v0 0 

.latch $dff~1167^Q~3 $dff~1166^Q~3 re tm3_clk_v0 0 

.latch $dff~1167^Q~4 $dff~1166^Q~4 re tm3_clk_v0 0 

.latch $dff~1167^Q~5 $dff~1166^Q~5 re tm3_clk_v0 0 

.latch $dff~1167^Q~6 $dff~1166^Q~6 re tm3_clk_v0 0 

.latch $dff~1167^Q~7 $dff~1166^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27668 tm3_vidout_blank re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27670 offchip_sram_oe~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27672 $auto$hard_block.cc:122:cell_hard_block$3335.B[0] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27674 $auto$hard_block.cc:122:cell_hard_block$3335.B[1] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27676 $auto$hard_block.cc:122:cell_hard_block$3335.B[2] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27678 $auto$hard_block.cc:122:cell_hard_block$3335.B[3] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27680 $auto$hard_block.cc:122:cell_hard_block$3335.B[4] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27682 $auto$hard_block.cc:122:cell_hard_block$3335.B[5] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27684 $auto$hard_block.cc:122:cell_hard_block$3335.B[6] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27686 $auto$hard_block.cc:122:cell_hard_block$3335.B[7] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27688 $auto$hard_block.cc:122:cell_hard_block$3335.A[0] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27690 $auto$hard_block.cc:122:cell_hard_block$3335.A[1] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27692 $auto$hard_block.cc:122:cell_hard_block$3335.A[2] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27694 $auto$hard_block.cc:122:cell_hard_block$3335.A[3] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27696 $auto$hard_block.cc:122:cell_hard_block$3335.A[4] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27698 $auto$hard_block.cc:122:cell_hard_block$3335.A[5] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27700 $auto$hard_block.cc:122:cell_hard_block$3335.A[6] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27702 $auto$hard_block.cc:122:cell_hard_block$3335.A[7] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27704 $auto$hard_block.cc:122:cell_hard_block$3335.B[48] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27706 $auto$hard_block.cc:122:cell_hard_block$3335.B[49] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27708 $auto$hard_block.cc:122:cell_hard_block$3335.B[50] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27710 $auto$hard_block.cc:122:cell_hard_block$3335.B[51] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27712 $auto$hard_block.cc:122:cell_hard_block$3335.B[52] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27714 $auto$hard_block.cc:122:cell_hard_block$3335.B[53] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27716 $auto$hard_block.cc:122:cell_hard_block$3335.B[54] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27718 $auto$hard_block.cc:122:cell_hard_block$3335.B[55] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27720 $auto$hard_block.cc:122:cell_hard_block$3335.B[40] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27722 $auto$hard_block.cc:122:cell_hard_block$3335.B[41] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27724 $auto$hard_block.cc:122:cell_hard_block$3335.B[42] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27726 $auto$hard_block.cc:122:cell_hard_block$3335.B[43] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27728 $auto$hard_block.cc:122:cell_hard_block$3335.B[44] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27730 $auto$hard_block.cc:122:cell_hard_block$3335.B[45] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27732 $auto$hard_block.cc:122:cell_hard_block$3335.B[46] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27734 $auto$hard_block.cc:122:cell_hard_block$3335.B[47] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27736 $auto$hard_block.cc:122:cell_hard_block$3335.B[32] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27738 $auto$hard_block.cc:122:cell_hard_block$3335.B[33] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27740 $auto$hard_block.cc:122:cell_hard_block$3335.B[34] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27742 $auto$hard_block.cc:122:cell_hard_block$3335.B[35] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27744 $auto$hard_block.cc:122:cell_hard_block$3335.B[36] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27746 $auto$hard_block.cc:122:cell_hard_block$3335.B[37] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27748 $auto$hard_block.cc:122:cell_hard_block$3335.B[38] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27750 $auto$hard_block.cc:122:cell_hard_block$3335.B[39] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27752 $auto$hard_block.cc:122:cell_hard_block$3335.B[24] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27754 $auto$hard_block.cc:122:cell_hard_block$3335.B[25] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27756 $auto$hard_block.cc:122:cell_hard_block$3335.B[26] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27758 $auto$hard_block.cc:122:cell_hard_block$3335.B[27] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27760 $auto$hard_block.cc:122:cell_hard_block$3335.B[28] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27762 $auto$hard_block.cc:122:cell_hard_block$3335.B[29] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27764 $auto$hard_block.cc:122:cell_hard_block$3335.B[30] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27766 $auto$hard_block.cc:122:cell_hard_block$3335.B[31] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27768 $auto$hard_block.cc:122:cell_hard_block$3335.B[16] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27770 $auto$hard_block.cc:122:cell_hard_block$3335.B[17] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27772 $auto$hard_block.cc:122:cell_hard_block$3335.B[18] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27774 $auto$hard_block.cc:122:cell_hard_block$3335.B[19] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27776 $auto$hard_block.cc:122:cell_hard_block$3335.B[20] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27778 $auto$hard_block.cc:122:cell_hard_block$3335.B[21] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27780 $auto$hard_block.cc:122:cell_hard_block$3335.B[22] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27782 $auto$hard_block.cc:122:cell_hard_block$3335.B[23] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27784 $auto$hard_block.cc:122:cell_hard_block$3335.B[8] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27786 $auto$hard_block.cc:122:cell_hard_block$3335.B[9] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27788 $auto$hard_block.cc:122:cell_hard_block$3335.B[10] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27790 $auto$hard_block.cc:122:cell_hard_block$3335.B[11] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27792 $auto$hard_block.cc:122:cell_hard_block$3335.B[12] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27794 $auto$hard_block.cc:122:cell_hard_block$3335.B[13] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27796 $auto$hard_block.cc:122:cell_hard_block$3335.B[14] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27798 $auto$hard_block.cc:122:cell_hard_block$3335.B[15] re tm3_clk_v0 0 

.latch $dffe~1618^Q~0 $dff~1167^Q~0 re tm3_clk_v0 0 

.latch $dffe~1618^Q~1 $dff~1167^Q~1 re tm3_clk_v0 0 

.latch $dffe~1618^Q~2 $dff~1167^Q~2 re tm3_clk_v0 0 

.latch $dffe~1618^Q~3 $dff~1167^Q~3 re tm3_clk_v0 0 

.latch $dffe~1618^Q~4 $dff~1167^Q~4 re tm3_clk_v0 0 

.latch $dffe~1618^Q~5 $dff~1167^Q~5 re tm3_clk_v0 0 

.latch $dffe~1618^Q~6 $dff~1167^Q~6 re tm3_clk_v0 0 

.latch $dffe~1618^Q~10 $dff~1167^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27800 tm3_vidout_hsync re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27802 $dffe~1618^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27804 $dffe~1618^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27806 $dffe~1618^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27808 $dffe~1618^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27810 $dffe~1618^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27812 $dffe~1618^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27814 $dffe~1618^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27816 $dffe~1618^Q~10 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27818 tm3_vidout_red~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27820 tm3_vidout_red~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27822 tm3_vidout_red~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27824 tm3_vidout_red~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27826 tm3_vidout_red~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27828 tm3_vidout_red~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27830 tm3_vidout_red~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27832 tm3_vidout_red~8 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27834 tm3_vidout_red~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27836 $dffe~1700^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27838 $dffe~1700^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27840 $dffe~1700^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27842 $dffe~1700^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27844 $dffe~1700^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27846 $dffe~1700^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27848 $dffe~1700^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27850 $dffe~1700^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27852 $dffe~1639^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27854 $dffe~1639^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27856 $dffe~1639^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27858 $dffe~1639^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27860 $dffe~1639^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27862 $dffe~1639^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27864 $dffe~1639^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27866 $dffe~1639^Q~10 re tm3_clk_v0 0 

.latch $dffe~1679^Q~0 $dff~1739^Q~0 re tm3_clk_v0 0 

.latch $dffe~1679^Q~1 $dff~1739^Q~1 re tm3_clk_v0 0 

.latch $dffe~1679^Q~2 $dff~1739^Q~2 re tm3_clk_v0 0 

.latch $dffe~1679^Q~3 $dff~1739^Q~3 re tm3_clk_v0 0 

.latch $dffe~1679^Q~4 $dff~1739^Q~4 re tm3_clk_v0 0 

.latch $dffe~1679^Q~5 $dff~1739^Q~5 re tm3_clk_v0 0 

.latch $dffe~1679^Q~6 $dff~1739^Q~6 re tm3_clk_v0 0 

.latch $dffe~1679^Q~7 $dff~1739^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27868 $dffe~1679^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27870 $dffe~1679^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27872 $dffe~1679^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27874 $dffe~1679^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27876 $dffe~1679^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27878 $dffe~1679^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27880 $dffe~1679^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27882 $dffe~1679^Q~7 re tm3_clk_v0 0 

.latch $add~161^ADD~33-1[1] $dff~166^Q~0 re tm3_clk_v0 0 

.latch $add~161^ADD~33-2[1] $dff~166^Q~1 re tm3_clk_v0 0 

.latch $add~161^ADD~33-3[1] $dff~166^Q~2 re tm3_clk_v0 0 

.latch $add~161^ADD~33-4[1] $dff~166^Q~3 re tm3_clk_v0 0 

.latch $add~161^ADD~33-5[1] $dff~166^Q~4 re tm3_clk_v0 0 

.latch $add~161^ADD~33-6[1] $dff~166^Q~5 re tm3_clk_v0 0 

.latch $add~161^ADD~33-7[1] $dff~166^Q~6 re tm3_clk_v0 0 

.latch $add~161^ADD~33-8[1] $dff~166^Q~7 re tm3_clk_v0 0 

.latch $add~161^ADD~33-9[1] $dff~166^Q~8 re tm3_clk_v0 0 

.latch $add~161^ADD~33-10[1] $dff~166^Q~9 re tm3_clk_v0 0 

.latch $add~161^ADD~33-11[1] $dff~166^Q~10 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27884 $dffe~961^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27886 $dffe~961^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27888 $dffe~961^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27890 $dffe~961^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27892 $dffe~961^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27894 $dffe~961^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27896 $dffe~961^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27898 $dffe~961^Q~7 re tm3_clk_v0 0 

.latch $add~960^ADD~131-2[1] $dff~966^Q~2 re tm3_clk_v0 0 

.latch $add~960^ADD~131-3[1] $dff~966^Q~3 re tm3_clk_v0 0 

.latch $add~960^ADD~131-4[1] $dff~966^Q~4 re tm3_clk_v0 0 

.latch $add~960^ADD~131-5[1] $dff~966^Q~5 re tm3_clk_v0 0 

.latch $add~960^ADD~131-6[1] $dff~966^Q~6 re tm3_clk_v0 0 

.latch $add~960^ADD~131-7[1] $dff~966^Q~7 re tm3_clk_v0 0 

.latch $add~960^ADD~131-8[1] $dff~966^Q~8 re tm3_clk_v0 0 

.latch $add~960^ADD~131-9[1] $dff~966^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27900 tm3_vidout_blue~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27902 tm3_vidout_blue~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27904 tm3_vidout_blue~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27906 tm3_vidout_blue~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27908 tm3_vidout_blue~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27910 tm3_vidout_blue~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27912 tm3_vidout_blue~8 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27914 tm3_vidout_blue~9 re tm3_clk_v0 0 

.latch $add~959^ADD~132-2[1] $dff~965^Q~1 re tm3_clk_v0 0 

.latch $add~959^ADD~132-3[1] $dff~965^Q~2 re tm3_clk_v0 0 

.latch $add~959^ADD~132-4[1] $dff~965^Q~3 re tm3_clk_v0 0 

.latch $add~959^ADD~132-5[1] $dff~965^Q~4 re tm3_clk_v0 0 

.latch $add~959^ADD~132-6[1] $dff~965^Q~5 re tm3_clk_v0 0 

.latch $add~959^ADD~132-7[1] $dff~965^Q~6 re tm3_clk_v0 0 

.latch $add~959^ADD~132-8[1] $dff~965^Q~7 re tm3_clk_v0 0 

.latch $add~959^ADD~132-9[1] $dff~965^Q~8 re tm3_clk_v0 0 

.latch $add~959^ADD~132-10[1] $dff~965^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27916 $dffe~962^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27918 $dffe~962^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27920 $dffe~962^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27922 $dffe~962^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27924 $dffe~962^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27926 $dffe~962^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27928 $dffe~962^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27930 $dffe~962^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27932 $dffe~580^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27934 $dffe~580^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27936 $dffe~580^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27938 $dffe~580^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27940 $dffe~580^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27942 $dffe~580^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27944 $dffe~580^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27946 $dffe~580^Q~7 re tm3_clk_v0 0 

.latch $add~576^ADD~133-3[1] $dff~583^Q~2 re tm3_clk_v0 0 

.latch $add~576^ADD~133-4[1] $dff~583^Q~3 re tm3_clk_v0 0 

.latch $add~576^ADD~133-5[1] $dff~583^Q~4 re tm3_clk_v0 0 

.latch $add~576^ADD~133-6[1] $dff~583^Q~5 re tm3_clk_v0 0 

.latch $add~576^ADD~133-7[1] $dff~583^Q~6 re tm3_clk_v0 0 

.latch $add~576^ADD~133-8[1] $dff~583^Q~7 re tm3_clk_v0 0 

.latch $add~576^ADD~133-9[1] $dff~583^Q~8 re tm3_clk_v0 0 

.latch $add~576^ADD~133-10[1] $dff~583^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27950 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[0] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27954 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[1] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27958 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[2] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27962 $auto$hard_block.cc:122:cell_hard_block$3269.B[17] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27966 $auto$hard_block.cc:122:cell_hard_block$3269.B[18] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27970 $auto$hard_block.cc:122:cell_hard_block$3269.B[19] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27974 $auto$hard_block.cc:122:cell_hard_block$3269.B[20] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27978 $auto$hard_block.cc:122:cell_hard_block$3269.B[21] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27982 $auto$hard_block.cc:122:cell_hard_block$3269.B[22] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27986 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[9] re tm3_clk_v0 0 

.latch $dffe~30^Q~0 depth_out~0 re tm3_clk_v0 0 

.latch $dffe~30^Q~1 depth_out~1 re tm3_clk_v0 0 

.latch $dffe~30^Q~2 depth_out~2 re tm3_clk_v0 0 

.latch $dffe~30^Q~3 depth_out~3 re tm3_clk_v0 0 

.latch $dffe~30^Q~4 depth_out~4 re tm3_clk_v0 0 

.latch $dffe~30^Q~5 depth_out~5 re tm3_clk_v0 0 

.latch $dffe~30^Q~6 depth_out~6 re tm3_clk_v0 0 

.latch $dffe~30^Q~7 depth_out~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27988 $dffe~30^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27990 $dffe~30^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27992 $dffe~30^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27994 $dffe~30^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27996 $dffe~30^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$27998 $dffe~30^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28000 $dffe~30^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28002 $dffe~30^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28004 offchip_sram_addr~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28006 offchip_sram_addr~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28008 offchip_sram_addr~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28010 offchip_sram_addr~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28012 offchip_sram_addr~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28014 offchip_sram_addr~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28016 offchip_sram_addr~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28018 offchip_sram_addr~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28020 offchip_sram_addr~8 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28022 offchip_sram_addr~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28024 offchip_sram_addr~10 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28026 offchip_sram_addr~11 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28028 offchip_sram_addr~12 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28030 offchip_sram_addr~13 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28032 offchip_sram_addr~14 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28034 offchip_sram_addr~15 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28036 offchip_sram_addr~16 re tm3_clk_v0 0 

.latch $dffe~577^Q~0 $dff~585^Q~0 re tm3_clk_v0 0 

.latch $dffe~577^Q~1 $dff~585^Q~1 re tm3_clk_v0 0 

.latch $dffe~577^Q~2 $dff~585^Q~2 re tm3_clk_v0 0 

.latch $dffe~577^Q~3 $dff~585^Q~3 re tm3_clk_v0 0 

.latch $dffe~577^Q~4 $dff~585^Q~4 re tm3_clk_v0 0 

.latch $dffe~577^Q~5 $dff~585^Q~5 re tm3_clk_v0 0 

.latch $dffe~577^Q~6 $dff~585^Q~6 re tm3_clk_v0 0 

.latch $dffe~577^Q~7 $dff~585^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28038 $dffe~577^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28040 $dffe~577^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28042 $dffe~577^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28044 $dffe~577^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28046 $dffe~577^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28048 $dffe~577^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28050 $dffe~577^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28052 $dffe~577^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28056 $auto$hard_block.cc:122:cell_hard_block$3192.B[120] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28060 $auto$hard_block.cc:122:cell_hard_block$3192.B[121] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28064 $auto$hard_block.cc:122:cell_hard_block$3192.B[122] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28066 $dffe~50^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28068 $dffe~50^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28070 $dffe~50^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28072 $dffe~50^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28074 $dffe~50^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28076 $auto$hard_block.cc:122:cell_hard_block$3269.B[51] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28078 $auto$hard_block.cc:122:cell_hard_block$3269.B[52] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28080 $auto$hard_block.cc:122:cell_hard_block$3269.B[53] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28082 $auto$hard_block.cc:122:cell_hard_block$3269.B[54] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28084 $auto$hard_block.cc:122:cell_hard_block$3269.B[55] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28086 $auto$hard_block.cc:122:cell_hard_block$3269.B[56] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28088 $auto$hard_block.cc:122:cell_hard_block$3269.B[57] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28090 $auto$hard_block.cc:122:cell_hard_block$3269.B[58] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28092 $auto$hard_block.cc:122:cell_hard_block$3269.B[59] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28094 $auto$hard_block.cc:122:cell_hard_block$3269.B[60] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28096 $auto$hard_block.cc:122:cell_hard_block$3269.B[61] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28098 $auto$hard_block.cc:122:cell_hard_block$3269.B[62] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28100 $auto$hard_block.cc:122:cell_hard_block$3269.B[63] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28102 $auto$hard_block.cc:122:cell_hard_block$3269.B[64] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28104 $auto$hard_block.cc:122:cell_hard_block$3269.B[65] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28106 $dffe~578^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28108 $dffe~578^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28110 $dffe~578^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28112 $dffe~578^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28114 $dffe~578^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28116 $dffe~578^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28118 $dffe~578^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28120 $dffe~578^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28122 $dffe~579^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28124 $dffe~579^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28126 $dffe~579^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28128 $dffe~579^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28130 $dffe~579^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28132 $dffe~579^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28134 $dffe~579^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28136 $dffe~579^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28138 $dffe~26^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28140 $dffe~26^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28142 $dffe~26^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28144 $dffe~26^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28146 $dffe~26^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28148 $dffe~26^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28150 $dffe~26^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28152 $dffe~26^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28156 $sdffce~49^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28160 $sdffce~49^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28164 $sdffce~49^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28166 $dffe~1287^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28168 $dffe~1287^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28170 $dffe~1287^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28172 $dffe~1287^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28174 $dffe~1287^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28176 $dffe~1287^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28178 $dffe~1287^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28180 $dffe~1287^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28182 $dffe~17^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28184 $dffe~17^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28186 $dffe~17^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28188 $dffe~17^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28190 $dffe~17^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28192 $dffe~17^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28194 $dffe~17^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28196 $dffe~17^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28198 $dffe~25^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28200 $dffe~25^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28202 $dffe~25^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28204 $dffe~25^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28206 $dffe~25^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28208 $dffe~25^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28210 $dffe~25^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28212 $dffe~25^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28216 $sdffce~51^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28220 $sdffce~51^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28224 $sdffce~51^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28226 $dffe~16^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28228 $dffe~16^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28230 $dffe~16^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28232 $dffe~16^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28234 $dffe~16^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28236 $dffe~16^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28238 $dffe~16^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28240 $dffe~16^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28242 $dffe~52^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28244 $dffe~52^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28246 $dffe~52^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28248 $dffe~52^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28250 $dffe~52^Q~4 re tm3_clk_v0 0 

.latch $dff~595^Q~0 $dff~593^Q~0 re tm3_clk_v0 0 

.latch $add~586^ADD~142-1[1] $dff~593^Q~1 re tm3_clk_v0 0 

.latch $add~586^ADD~142-2[1] $dff~593^Q~2 re tm3_clk_v0 0 

.latch $add~586^ADD~142-3[1] $dff~593^Q~3 re tm3_clk_v0 0 

.latch $add~586^ADD~142-4[1] $dff~593^Q~4 re tm3_clk_v0 0 

.latch $add~586^ADD~142-5[1] $dff~593^Q~5 re tm3_clk_v0 0 

.latch $add~586^ADD~142-6[1] $dff~593^Q~6 re tm3_clk_v0 0 

.latch $add~586^ADD~142-7[1] $dff~593^Q~7 re tm3_clk_v0 0 

.latch $add~586^ADD~142-8[1] $dff~593^Q~8 re tm3_clk_v0 0 

.latch $add~586^ADD~142-9[1] $dff~593^Q~9 re tm3_clk_v0 0 

.latch $dffe~590^Q~0 $dff~595^Q~0 re tm3_clk_v0 0 

.latch $dffe~590^Q~1 $dff~595^Q~1 re tm3_clk_v0 0 

.latch $dffe~590^Q~2 $dff~595^Q~2 re tm3_clk_v0 0 

.latch $dffe~590^Q~3 $dff~595^Q~3 re tm3_clk_v0 0 

.latch $dffe~590^Q~4 $dff~595^Q~4 re tm3_clk_v0 0 

.latch $dffe~590^Q~5 $dff~595^Q~5 re tm3_clk_v0 0 

.latch $dffe~590^Q~6 $dff~595^Q~6 re tm3_clk_v0 0 

.latch $dffe~590^Q~7 $dff~595^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28252 $dffe~1249^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28254 $dffe~1249^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28256 $dffe~1249^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28258 $dffe~1249^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28260 $dffe~1249^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28262 $dffe~1249^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28264 $dffe~1249^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28266 $dffe~1249^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28268 $dffe~24^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28270 $dffe~24^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28272 $dffe~24^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28274 $dffe~24^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28276 $dffe~24^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28278 $dffe~24^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28280 $dffe~24^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28282 $dffe~24^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28284 $dffe~54^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28286 $dffe~54^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28288 $dffe~54^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28290 $dffe~54^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28292 $dffe~54^Q~4 re tm3_clk_v0 0 

.latch $add~840^ADD~88-2[1] $dff~846^Q~2 re tm3_clk_v0 0 

.latch $add~840^ADD~88-3[1] $dff~846^Q~3 re tm3_clk_v0 0 

.latch $add~840^ADD~88-4[1] $dff~846^Q~4 re tm3_clk_v0 0 

.latch $add~840^ADD~88-5[1] $dff~846^Q~5 re tm3_clk_v0 0 

.latch $add~840^ADD~88-6[1] $dff~846^Q~6 re tm3_clk_v0 0 

.latch $add~840^ADD~88-7[1] $dff~846^Q~7 re tm3_clk_v0 0 

.latch $add~840^ADD~88-8[1] $dff~846^Q~8 re tm3_clk_v0 0 

.latch $add~840^ADD~88-9[1] $dff~846^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28294 $dffe~847^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28296 $dffe~847^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28298 $dffe~847^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28300 $dffe~847^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28302 $dffe~847^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28304 $dffe~847^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28306 $dffe~847^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28308 $dffe~847^Q~7 re tm3_clk_v0 0 

.latch $add~839^ADD~89-2[1] $dff~845^Q~1 re tm3_clk_v0 0 

.latch $add~839^ADD~89-3[1] $dff~845^Q~2 re tm3_clk_v0 0 

.latch $add~839^ADD~89-4[1] $dff~845^Q~3 re tm3_clk_v0 0 

.latch $add~839^ADD~89-5[1] $dff~845^Q~4 re tm3_clk_v0 0 

.latch $add~839^ADD~89-6[1] $dff~845^Q~5 re tm3_clk_v0 0 

.latch $add~839^ADD~89-7[1] $dff~845^Q~6 re tm3_clk_v0 0 

.latch $add~839^ADD~89-8[1] $dff~845^Q~7 re tm3_clk_v0 0 

.latch $add~839^ADD~89-9[1] $dff~845^Q~8 re tm3_clk_v0 0 

.latch $add~839^ADD~89-10[1] $dff~845^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28310 $dffe~15^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28312 $dffe~15^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28314 $dffe~15^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28316 $dffe~15^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28318 $dffe~15^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28320 $dffe~15^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28322 $dffe~15^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28324 $dffe~15^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28328 $sdffce~53^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28332 $sdffce~53^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28336 $sdffce~53^Q~2 re tm3_clk_v0 0 

.latch $mux~315^Y~0 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.A[0] re \
 tm3_clk_v0 0 

.latch $mux~315^Y~1 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.A[1] re \
 tm3_clk_v0 0 

.latch $mux~315^Y~2 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.A[2] re \
 tm3_clk_v0 0 

.latch $mux~315^Y~3 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.A[3] re \
 tm3_clk_v0 0 

.latch $mux~315^Y~4 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.A[4] re \
 tm3_clk_v0 0 

.latch $mux~315^Y~5 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.A[5] re \
 tm3_clk_v0 0 

.latch $mux~315^Y~6 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.A[6] re \
 tm3_clk_v0 0 

.latch $mux~315^Y~7 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.A[7] re \
 tm3_clk_v0 0 

.latch $mux~315^Y~8 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.A[8] re \
 tm3_clk_v0 0 

.latch $mux~315^Y~9 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.A[9] re \
 tm3_clk_v0 0 

.latch $mux~315^Y~10 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.A[10] re \
 tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28340 $sdffce~55^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28344 $sdffce~55^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28348 $sdffce~55^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28350 $dffe~56^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28352 $dffe~56^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28354 $dffe~56^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28356 $dffe~56^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28358 $dffe~56^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28360 $dffe~14^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28362 $dffe~14^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28364 $dffe~14^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28366 $dffe~14^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28368 $dffe~14^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28370 $dffe~14^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28372 $dffe~14^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28374 $dffe~14^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28376 $dffe~22^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28378 $dffe~22^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28380 $dffe~22^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28382 $dffe~22^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28384 $dffe~22^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28386 $dffe~22^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28388 $dffe~22^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28390 $dffe~22^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28392 $dffe~975^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28394 $dffe~975^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28396 $dffe~975^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28398 $dffe~975^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28400 $dffe~975^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28402 $dffe~975^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28404 $dffe~975^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28406 $dffe~975^Q~7 re tm3_clk_v0 0 

.latch $dffe~589^Q~0 $dff~592^Q~0 re tm3_clk_v0 0 

.latch $dffe~589^Q~1 $dff~592^Q~1 re tm3_clk_v0 0 

.latch $dffe~589^Q~2 $dff~592^Q~2 re tm3_clk_v0 0 

.latch $dffe~589^Q~3 $dff~592^Q~3 re tm3_clk_v0 0 

.latch $dffe~589^Q~4 $dff~592^Q~4 re tm3_clk_v0 0 

.latch $dffe~589^Q~5 $dff~592^Q~5 re tm3_clk_v0 0 

.latch $dffe~589^Q~6 $dff~592^Q~6 re tm3_clk_v0 0 

.latch $dffe~589^Q~7 $dff~592^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28408 $dffe~58^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28410 $dffe~58^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28412 $dffe~58^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28414 $dffe~58^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28416 $dffe~58^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28418 $dffe~976^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28420 $dffe~976^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28422 $dffe~976^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28424 $dffe~976^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28426 $dffe~976^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28428 $dffe~976^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28430 $dffe~976^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28432 $dffe~976^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28434 $dffe~981^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28436 $dffe~981^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28438 $dffe~981^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28440 $dffe~981^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28442 $dffe~981^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28444 $dffe~981^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28446 $dffe~981^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28448 $dffe~981^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28450 $dffe~982^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28452 $dffe~982^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28454 $dffe~982^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28456 $dffe~982^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28458 $dffe~982^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28460 $dffe~982^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28462 $dffe~982^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28464 $dffe~982^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28466 $dffe~13^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28468 $dffe~13^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28470 $dffe~13^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28472 $dffe~13^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28474 $dffe~13^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28476 $dffe~13^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28478 $dffe~13^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28480 $dffe~13^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28482 $dffe~980^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28484 $dffe~980^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28486 $dffe~980^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28488 $dffe~980^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28490 $dffe~980^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28492 $dffe~980^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28494 $dffe~980^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28496 $dffe~980^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28500 $sdffce~57^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28504 $sdffce~57^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28508 $sdffce~57^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28510 $dffe~979^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28512 $dffe~979^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28514 $dffe~979^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28516 $dffe~979^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28518 $dffe~979^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28520 $dffe~979^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28522 $dffe~979^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28524 $dffe~979^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28526 $dffe~60^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28528 $dffe~60^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28530 $dffe~60^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28532 $dffe~60^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28534 $dffe~60^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28536 $dffe~12^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28538 $dffe~12^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28540 $dffe~12^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28542 $dffe~12^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28544 $dffe~12^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28546 $dffe~12^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28548 $dffe~12^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28550 $dffe~12^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28552 $dffe~21^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28554 $dffe~21^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28556 $dffe~21^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28558 $dffe~21^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28560 $dffe~21^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28562 $dffe~21^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28564 $dffe~21^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28566 $dffe~21^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28570 $sdffce~59^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28574 $sdffce~59^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28578 $sdffce~59^Q~2 re tm3_clk_v0 0 

.latch $add~1641^ADD~138-1[1] $dff~1702^Q~0 re tm3_clk_v0 0 

.latch $add~1641^ADD~138-2[1] $dff~1702^Q~1 re tm3_clk_v0 0 

.latch $add~1641^ADD~138-3[1] $dff~1702^Q~2 re tm3_clk_v0 0 

.latch $add~1641^ADD~138-4[1] $dff~1702^Q~3 re tm3_clk_v0 0 

.latch $add~1641^ADD~138-5[1] $dff~1702^Q~4 re tm3_clk_v0 0 

.latch $add~1641^ADD~138-6[1] $dff~1702^Q~5 re tm3_clk_v0 0 

.latch $add~1641^ADD~138-7[1] $dff~1702^Q~6 re tm3_clk_v0 0 

.latch $add~1641^ADD~138-8[1] $dff~1702^Q~7 re tm3_clk_v0 0 

.latch $add~1658^ADD~129-1[1] $dff~1729^Q~0 re tm3_clk_v0 0 

.latch $add~1658^ADD~129-2[1] $dff~1729^Q~1 re tm3_clk_v0 0 

.latch $add~1658^ADD~129-3[1] $dff~1729^Q~2 re tm3_clk_v0 0 

.latch $add~1658^ADD~129-4[1] $dff~1729^Q~3 re tm3_clk_v0 0 

.latch $add~1658^ADD~129-5[1] $dff~1729^Q~4 re tm3_clk_v0 0 

.latch $add~1658^ADD~129-6[1] $dff~1729^Q~5 re tm3_clk_v0 0 

.latch $add~1658^ADD~129-7[1] $dff~1729^Q~6 re tm3_clk_v0 0 

.latch $add~1658^ADD~129-8[1] $dff~1729^Q~7 re tm3_clk_v0 0 

.latch $add~1658^ADD~129-9[1] $dff~1729^Q~8 re tm3_clk_v0 0 

.latch $add~1649^ADD~135-1[1] $dff~1711^Q~0 re tm3_clk_v0 0 

.latch $add~1649^ADD~135-2[1] $dff~1711^Q~1 re tm3_clk_v0 0 

.latch $add~1649^ADD~135-3[1] $dff~1711^Q~2 re tm3_clk_v0 0 

.latch $add~1649^ADD~135-4[1] $dff~1711^Q~3 re tm3_clk_v0 0 

.latch $add~1649^ADD~135-5[1] $dff~1711^Q~4 re tm3_clk_v0 0 

.latch $add~1649^ADD~135-6[1] $dff~1711^Q~5 re tm3_clk_v0 0 

.latch $add~1649^ADD~135-7[1] $dff~1711^Q~6 re tm3_clk_v0 0 

.latch $add~1649^ADD~135-8[1] $dff~1711^Q~7 re tm3_clk_v0 0 

.latch $dff~181^Q~0 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.A[0] re \
 tm3_clk_v0 0 

.latch $dff~181^Q~1 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.A[1] re \
 tm3_clk_v0 0 

.latch $dff~181^Q~2 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.A[2] re \
 tm3_clk_v0 0 

.latch $dff~181^Q~3 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.A[3] re \
 tm3_clk_v0 0 

.latch $dff~181^Q~4 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.A[4] re \
 tm3_clk_v0 0 

.latch $dff~181^Q~5 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.A[5] re \
 tm3_clk_v0 0 

.latch $dff~181^Q~6 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.A[6] re \
 tm3_clk_v0 0 

.latch $dff~181^Q~7 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.A[7] re \
 tm3_clk_v0 0 

.latch $dff~181^Q~8 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.A[8] re \
 tm3_clk_v0 0 

.latch $dff~181^Q~9 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.A[9] re \
 tm3_clk_v0 0 

.latch $dff~181^Q~10 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.A[10] re \
 tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28580 $auto$hard_block.cc:122:cell_hard_block$3192.B[0] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28582 $auto$hard_block.cc:122:cell_hard_block$3192.B[1] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28584 $auto$hard_block.cc:122:cell_hard_block$3192.B[2] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28586 $auto$hard_block.cc:122:cell_hard_block$3192.B[3] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28588 $auto$hard_block.cc:122:cell_hard_block$3192.B[4] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28590 $auto$hard_block.cc:122:cell_hard_block$3192.B[5] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28592 $auto$hard_block.cc:122:cell_hard_block$3192.B[6] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28594 $auto$hard_block.cc:122:cell_hard_block$3192.B[7] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28596 $auto$hard_block.cc:122:cell_hard_block$3192.B[8] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28598 $auto$hard_block.cc:122:cell_hard_block$3192.B[9] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28600 $auto$hard_block.cc:122:cell_hard_block$3192.B[10] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28602 $auto$hard_block.cc:122:cell_hard_block$3192.B[11] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28604 $auto$hard_block.cc:122:cell_hard_block$3192.B[12] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28606 $auto$hard_block.cc:122:cell_hard_block$3192.B[13] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28608 $auto$hard_block.cc:122:cell_hard_block$3192.B[14] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28610 $auto$hard_block.cc:122:cell_hard_block$3192.B[15] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28612 $auto$hard_block.cc:122:cell_hard_block$3192.B[16] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28614 $auto$hard_block.cc:122:cell_hard_block$3192.B[17] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28616 $auto$hard_block.cc:122:cell_hard_block$3192.B[18] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28618 $auto$hard_block.cc:122:cell_hard_block$3192.B[19] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28620 $auto$hard_block.cc:122:cell_hard_block$3192.B[20] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28622 $auto$hard_block.cc:122:cell_hard_block$3192.B[21] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28624 $auto$hard_block.cc:122:cell_hard_block$3192.B[22] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28626 $auto$hard_block.cc:122:cell_hard_block$3192.B[23] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28628 $auto$hard_block.cc:122:cell_hard_block$3192.B[24] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28630 $auto$hard_block.cc:122:cell_hard_block$3192.B[25] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28632 $auto$hard_block.cc:122:cell_hard_block$3192.B[26] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28634 $auto$hard_block.cc:122:cell_hard_block$3192.B[27] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28636 $auto$hard_block.cc:122:cell_hard_block$3192.B[28] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28638 $auto$hard_block.cc:122:cell_hard_block$3192.B[29] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28640 $auto$hard_block.cc:122:cell_hard_block$3192.B[30] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28642 $auto$hard_block.cc:122:cell_hard_block$3192.B[31] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28644 $auto$hard_block.cc:122:cell_hard_block$3192.B[32] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28646 $auto$hard_block.cc:122:cell_hard_block$3192.B[33] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28648 $auto$hard_block.cc:122:cell_hard_block$3192.B[34] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28650 $auto$hard_block.cc:122:cell_hard_block$3192.B[35] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28652 $auto$hard_block.cc:122:cell_hard_block$3192.B[36] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28654 $auto$hard_block.cc:122:cell_hard_block$3192.B[37] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28656 $auto$hard_block.cc:122:cell_hard_block$3192.B[38] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28658 $auto$hard_block.cc:122:cell_hard_block$3192.B[39] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28660 $auto$hard_block.cc:122:cell_hard_block$3192.B[40] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28662 $auto$hard_block.cc:122:cell_hard_block$3192.B[41] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28664 $auto$hard_block.cc:122:cell_hard_block$3192.B[42] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28666 $auto$hard_block.cc:122:cell_hard_block$3192.B[43] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28668 $auto$hard_block.cc:122:cell_hard_block$3192.B[44] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28670 $auto$hard_block.cc:122:cell_hard_block$3192.B[45] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28672 $auto$hard_block.cc:122:cell_hard_block$3192.B[46] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28674 $auto$hard_block.cc:122:cell_hard_block$3192.B[47] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28676 $auto$hard_block.cc:122:cell_hard_block$3192.B[48] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28678 $auto$hard_block.cc:122:cell_hard_block$3192.B[49] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28680 $auto$hard_block.cc:122:cell_hard_block$3192.B[50] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28682 $auto$hard_block.cc:122:cell_hard_block$3192.B[51] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28684 $auto$hard_block.cc:122:cell_hard_block$3192.B[52] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28686 $auto$hard_block.cc:122:cell_hard_block$3192.B[53] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28688 $auto$hard_block.cc:122:cell_hard_block$3192.B[54] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28690 $auto$hard_block.cc:122:cell_hard_block$3192.B[55] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28692 $auto$hard_block.cc:122:cell_hard_block$3192.B[56] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28694 $auto$hard_block.cc:122:cell_hard_block$3192.B[57] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28696 $auto$hard_block.cc:122:cell_hard_block$3192.B[58] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28698 $auto$hard_block.cc:122:cell_hard_block$3192.B[59] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28700 $auto$hard_block.cc:122:cell_hard_block$3192.B[60] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28702 $auto$hard_block.cc:122:cell_hard_block$3192.B[61] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28704 $auto$hard_block.cc:122:cell_hard_block$3192.B[62] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28706 $auto$hard_block.cc:122:cell_hard_block$3192.B[63] re tm3_clk_v0 0 

.latch $add~176^ADD~14-1[1] $dff~181^Q~0 re tm3_clk_v0 0 

.latch $add~176^ADD~14-2[1] $dff~181^Q~1 re tm3_clk_v0 0 

.latch $add~176^ADD~14-3[1] $dff~181^Q~2 re tm3_clk_v0 0 

.latch $add~176^ADD~14-4[1] $dff~181^Q~3 re tm3_clk_v0 0 

.latch $add~176^ADD~14-5[1] $dff~181^Q~4 re tm3_clk_v0 0 

.latch $add~176^ADD~14-6[1] $dff~181^Q~5 re tm3_clk_v0 0 

.latch $add~176^ADD~14-7[1] $dff~181^Q~6 re tm3_clk_v0 0 

.latch $add~176^ADD~14-8[1] $dff~181^Q~7 re tm3_clk_v0 0 

.latch $add~176^ADD~14-9[1] $dff~181^Q~8 re tm3_clk_v0 0 

.latch $add~176^ADD~14-10[1] $dff~181^Q~9 re tm3_clk_v0 0 

.latch $add~176^ADD~14-11[1] $dff~181^Q~10 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28708 $dffe~20^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28710 $dffe~20^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28712 $dffe~20^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28714 $dffe~20^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28716 $dffe~20^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28718 $dffe~20^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28720 $dffe~20^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28722 $dffe~20^Q~7 re tm3_clk_v0 0 

.latch $add~175^ADD~35-1[1] $dff~180^Q~0 re tm3_clk_v0 0 

.latch $add~175^ADD~35-2[1] $dff~180^Q~1 re tm3_clk_v0 0 

.latch $add~175^ADD~35-3[1] $dff~180^Q~2 re tm3_clk_v0 0 

.latch $add~175^ADD~35-4[1] $dff~180^Q~3 re tm3_clk_v0 0 

.latch $add~175^ADD~35-5[1] $dff~180^Q~4 re tm3_clk_v0 0 

.latch $add~175^ADD~35-6[1] $dff~180^Q~5 re tm3_clk_v0 0 

.latch $add~175^ADD~35-7[1] $dff~180^Q~6 re tm3_clk_v0 0 

.latch $add~175^ADD~35-8[1] $dff~180^Q~7 re tm3_clk_v0 0 

.latch $add~175^ADD~35-9[1] $dff~180^Q~8 re tm3_clk_v0 0 

.latch $add~175^ADD~35-10[1] $dff~180^Q~9 re tm3_clk_v0 0 

.latch $add~175^ADD~35-11[1] $dff~180^Q~10 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28724 $auto$hard_block.cc:122:cell_hard_block$3192.B[128] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28726 $auto$hard_block.cc:122:cell_hard_block$3192.B[129] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28728 $auto$hard_block.cc:122:cell_hard_block$3192.B[130] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28730 $auto$hard_block.cc:122:cell_hard_block$3192.B[131] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28732 $auto$hard_block.cc:122:cell_hard_block$3192.B[132] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28734 $auto$hard_block.cc:122:cell_hard_block$3192.B[133] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28736 $auto$hard_block.cc:122:cell_hard_block$3192.B[134] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28738 $auto$hard_block.cc:122:cell_hard_block$3192.B[135] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28740 $auto$hard_block.cc:122:cell_hard_block$3192.B[136] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28742 $auto$hard_block.cc:122:cell_hard_block$3192.B[137] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28744 $auto$hard_block.cc:122:cell_hard_block$3192.B[138] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28746 $auto$hard_block.cc:122:cell_hard_block$3192.B[139] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28748 $auto$hard_block.cc:122:cell_hard_block$3192.B[140] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28750 $auto$hard_block.cc:122:cell_hard_block$3192.B[141] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28752 $auto$hard_block.cc:122:cell_hard_block$3192.B[142] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28754 $auto$hard_block.cc:122:cell_hard_block$3192.B[143] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28756 $auto$hard_block.cc:122:cell_hard_block$3192.B[144] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28758 $auto$hard_block.cc:122:cell_hard_block$3192.B[145] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28760 $auto$hard_block.cc:122:cell_hard_block$3192.B[146] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28762 $auto$hard_block.cc:122:cell_hard_block$3192.B[147] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28764 $auto$hard_block.cc:122:cell_hard_block$3192.B[148] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28766 $auto$hard_block.cc:122:cell_hard_block$3192.B[149] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28768 $auto$hard_block.cc:122:cell_hard_block$3192.B[150] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28770 $auto$hard_block.cc:122:cell_hard_block$3192.B[151] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28772 $auto$hard_block.cc:122:cell_hard_block$3192.B[152] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28774 $auto$hard_block.cc:122:cell_hard_block$3192.B[153] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28776 $auto$hard_block.cc:122:cell_hard_block$3192.B[154] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28778 $auto$hard_block.cc:122:cell_hard_block$3192.B[155] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28780 $auto$hard_block.cc:122:cell_hard_block$3192.B[156] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28782 $auto$hard_block.cc:122:cell_hard_block$3192.B[157] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28784 $auto$hard_block.cc:122:cell_hard_block$3192.B[158] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28786 $auto$hard_block.cc:122:cell_hard_block$3192.B[159] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28788 $auto$hard_block.cc:122:cell_hard_block$3192.B[160] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28790 $auto$hard_block.cc:122:cell_hard_block$3192.B[161] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28792 $auto$hard_block.cc:122:cell_hard_block$3192.B[162] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28794 $auto$hard_block.cc:122:cell_hard_block$3192.B[163] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28796 $auto$hard_block.cc:122:cell_hard_block$3192.B[164] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28798 $auto$hard_block.cc:122:cell_hard_block$3192.B[165] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28800 $auto$hard_block.cc:122:cell_hard_block$3192.B[166] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28802 $auto$hard_block.cc:122:cell_hard_block$3192.B[167] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28804 $auto$hard_block.cc:122:cell_hard_block$3192.B[168] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28806 $auto$hard_block.cc:122:cell_hard_block$3192.B[169] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28808 $auto$hard_block.cc:122:cell_hard_block$3192.B[170] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28810 $auto$hard_block.cc:122:cell_hard_block$3192.B[171] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28812 $auto$hard_block.cc:122:cell_hard_block$3192.B[172] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28814 $auto$hard_block.cc:122:cell_hard_block$3192.B[173] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28816 $auto$hard_block.cc:122:cell_hard_block$3192.B[174] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28818 $auto$hard_block.cc:122:cell_hard_block$3192.B[175] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28820 $auto$hard_block.cc:122:cell_hard_block$3192.B[176] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28822 $auto$hard_block.cc:122:cell_hard_block$3192.B[177] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28824 $auto$hard_block.cc:122:cell_hard_block$3192.B[178] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28826 $auto$hard_block.cc:122:cell_hard_block$3192.B[179] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28828 $auto$hard_block.cc:122:cell_hard_block$3192.B[180] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28830 $auto$hard_block.cc:122:cell_hard_block$3192.B[181] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28832 $auto$hard_block.cc:122:cell_hard_block$3192.B[182] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28834 $auto$hard_block.cc:122:cell_hard_block$3192.B[183] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28836 $auto$hard_block.cc:122:cell_hard_block$3192.B[184] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28838 $auto$hard_block.cc:122:cell_hard_block$3192.B[185] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28840 $auto$hard_block.cc:122:cell_hard_block$3192.B[186] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28842 $auto$hard_block.cc:122:cell_hard_block$3192.B[187] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28844 $auto$hard_block.cc:122:cell_hard_block$3192.B[188] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28846 $auto$hard_block.cc:122:cell_hard_block$3192.B[189] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28848 $auto$hard_block.cc:122:cell_hard_block$3192.B[190] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28850 $auto$hard_block.cc:122:cell_hard_block$3192.B[191] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28852 $dffe~11^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28854 $dffe~11^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28856 $dffe~11^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28858 $dffe~11^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28860 $dffe~11^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28862 $dffe~11^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28864 $dffe~11^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28866 $dffe~11^Q~7 re tm3_clk_v0 0 

.latch $dff~1204^Q~0 $dff~177^Q~0 re tm3_clk_v0 0 

.latch $dff~1204^Q~1 $dff~177^Q~1 re tm3_clk_v0 0 

.latch $dff~1204^Q~2 $dff~177^Q~2 re tm3_clk_v0 0 

.latch $dff~1204^Q~3 $dff~177^Q~3 re tm3_clk_v0 0 

.latch $dff~1204^Q~4 $dff~177^Q~4 re tm3_clk_v0 0 

.latch $dff~1204^Q~5 $dff~177^Q~5 re tm3_clk_v0 0 

.latch $dff~1204^Q~6 $dff~177^Q~6 re tm3_clk_v0 0 

.latch $dff~1204^Q~7 $dff~177^Q~7 re tm3_clk_v0 0 

.latch $dff~1202^Q~0 $dff~1204^Q~0 re tm3_clk_v0 0 

.latch $dff~1202^Q~1 $dff~1204^Q~1 re tm3_clk_v0 0 

.latch $dff~1202^Q~2 $dff~1204^Q~2 re tm3_clk_v0 0 

.latch $dff~1202^Q~3 $dff~1204^Q~3 re tm3_clk_v0 0 

.latch $dff~1202^Q~4 $dff~1204^Q~4 re tm3_clk_v0 0 

.latch $dff~1202^Q~5 $dff~1204^Q~5 re tm3_clk_v0 0 

.latch $dff~1202^Q~6 $dff~1204^Q~6 re tm3_clk_v0 0 

.latch $dff~1202^Q~7 $dff~1204^Q~7 re tm3_clk_v0 0 

.latch $dff~1203^Q~0 $dff~1202^Q~0 re tm3_clk_v0 0 

.latch $dff~1203^Q~1 $dff~1202^Q~1 re tm3_clk_v0 0 

.latch $dff~1203^Q~2 $dff~1202^Q~2 re tm3_clk_v0 0 

.latch $dff~1203^Q~3 $dff~1202^Q~3 re tm3_clk_v0 0 

.latch $dff~1203^Q~4 $dff~1202^Q~4 re tm3_clk_v0 0 

.latch $dff~1203^Q~5 $dff~1202^Q~5 re tm3_clk_v0 0 

.latch $dff~1203^Q~6 $dff~1202^Q~6 re tm3_clk_v0 0 

.latch $dff~1203^Q~7 $dff~1202^Q~7 re tm3_clk_v0 0 

.latch $dffe~1616^Q~0 $dff~1203^Q~0 re tm3_clk_v0 0 

.latch $dffe~1616^Q~1 $dff~1203^Q~1 re tm3_clk_v0 0 

.latch $dffe~1616^Q~2 $dff~1203^Q~2 re tm3_clk_v0 0 

.latch $dffe~1616^Q~3 $dff~1203^Q~3 re tm3_clk_v0 0 

.latch $dffe~1616^Q~4 $dff~1203^Q~4 re tm3_clk_v0 0 

.latch $dffe~1616^Q~5 $dff~1203^Q~5 re tm3_clk_v0 0 

.latch $dffe~1616^Q~6 $dff~1203^Q~6 re tm3_clk_v0 0 

.latch $dffe~1616^Q~10 $dff~1203^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28868 $dffe~1616^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28870 $dffe~1616^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28872 $dffe~1616^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28874 $dffe~1616^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28876 $dffe~1616^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28878 $dffe~1616^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28880 $dffe~1616^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28882 $dffe~1616^Q~10 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28884 $dffe~1637^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28886 $dffe~1637^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28888 $dffe~1637^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28890 $dffe~1637^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28892 $dffe~1637^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28894 $dffe~1637^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28896 $dffe~1637^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28898 $dffe~1637^Q~10 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28900 $dffe~974^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28902 $dffe~974^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28904 $dffe~974^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28906 $dffe~974^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28908 $dffe~974^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28910 $dffe~974^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28912 $dffe~974^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28914 $dffe~974^Q~7 re tm3_clk_v0 0 

.latch $add~971^ADD~140-2[1] $dff~977^Q~1 re tm3_clk_v0 0 

.latch $add~971^ADD~140-3[1] $dff~977^Q~2 re tm3_clk_v0 0 

.latch $add~971^ADD~140-4[1] $dff~977^Q~3 re tm3_clk_v0 0 

.latch $add~971^ADD~140-5[1] $dff~977^Q~4 re tm3_clk_v0 0 

.latch $add~971^ADD~140-6[1] $dff~977^Q~5 re tm3_clk_v0 0 

.latch $add~971^ADD~140-7[1] $dff~977^Q~6 re tm3_clk_v0 0 

.latch $add~971^ADD~140-8[1] $dff~977^Q~7 re tm3_clk_v0 0 

.latch $add~971^ADD~140-9[1] $dff~977^Q~8 re tm3_clk_v0 0 

.latch $add~971^ADD~140-10[1] $dff~977^Q~9 re tm3_clk_v0 0 

.latch $add~972^ADD~139-2[1] $dff~978^Q~2 re tm3_clk_v0 0 

.latch $add~972^ADD~139-3[1] $dff~978^Q~3 re tm3_clk_v0 0 

.latch $add~972^ADD~139-4[1] $dff~978^Q~4 re tm3_clk_v0 0 

.latch $add~972^ADD~139-5[1] $dff~978^Q~5 re tm3_clk_v0 0 

.latch $add~972^ADD~139-6[1] $dff~978^Q~6 re tm3_clk_v0 0 

.latch $add~972^ADD~139-7[1] $dff~978^Q~7 re tm3_clk_v0 0 

.latch $add~972^ADD~139-8[1] $dff~978^Q~8 re tm3_clk_v0 0 

.latch $add~972^ADD~139-9[1] $dff~978^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28916 $dffe~973^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28918 $dffe~973^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28920 $dffe~973^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28922 $dffe~973^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28924 $dffe~973^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28926 $dffe~973^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28928 $dffe~973^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28930 $dffe~973^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28932 $dffe~1678^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28934 $dffe~1678^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28936 $dffe~1678^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28938 $dffe~1678^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28940 $dffe~1678^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28942 $dffe~1678^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28944 $dffe~1678^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28946 $dffe~1678^Q~7 re tm3_clk_v0 0 

.latch $dffe~1678^Q~0 $dff~1741^Q~0 re tm3_clk_v0 0 

.latch $dffe~1678^Q~1 $dff~1741^Q~1 re tm3_clk_v0 0 

.latch $dffe~1678^Q~2 $dff~1741^Q~2 re tm3_clk_v0 0 

.latch $dffe~1678^Q~3 $dff~1741^Q~3 re tm3_clk_v0 0 

.latch $dffe~1678^Q~4 $dff~1741^Q~4 re tm3_clk_v0 0 

.latch $dffe~1678^Q~5 $dff~1741^Q~5 re tm3_clk_v0 0 

.latch $dffe~1678^Q~6 $dff~1741^Q~6 re tm3_clk_v0 0 

.latch $dffe~1678^Q~7 $dff~1741^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28948 $dffe~1698^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28950 $dffe~1698^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28952 $dffe~1698^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28954 $dffe~1698^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28956 $dffe~1698^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28958 $dffe~1698^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28960 $dffe~1698^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28962 $dffe~1698^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28964 $dffe~591^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28966 $dffe~591^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28968 $dffe~591^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28970 $dffe~591^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28972 $dffe~591^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28974 $dffe~591^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28976 $dffe~591^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28978 $dffe~591^Q~7 re tm3_clk_v0 0 

.latch $add~587^ADD~141-3[1] $dff~594^Q~2 re tm3_clk_v0 0 

.latch $add~587^ADD~141-4[1] $dff~594^Q~3 re tm3_clk_v0 0 

.latch $add~587^ADD~141-5[1] $dff~594^Q~4 re tm3_clk_v0 0 

.latch $add~587^ADD~141-6[1] $dff~594^Q~5 re tm3_clk_v0 0 

.latch $add~587^ADD~141-7[1] $dff~594^Q~6 re tm3_clk_v0 0 

.latch $add~587^ADD~141-8[1] $dff~594^Q~7 re tm3_clk_v0 0 

.latch $add~587^ADD~141-9[1] $dff~594^Q~8 re tm3_clk_v0 0 

.latch $add~587^ADD~141-10[1] $dff~594^Q~9 re tm3_clk_v0 0 

.latch $add~162^ADD~12-1[1] $dff~167^Q~0 re tm3_clk_v0 0 

.latch $add~162^ADD~12-2[1] $dff~167^Q~1 re tm3_clk_v0 0 

.latch $add~162^ADD~12-3[1] $dff~167^Q~2 re tm3_clk_v0 0 

.latch $add~162^ADD~12-4[1] $dff~167^Q~3 re tm3_clk_v0 0 

.latch $add~162^ADD~12-5[1] $dff~167^Q~4 re tm3_clk_v0 0 

.latch $add~162^ADD~12-6[1] $dff~167^Q~5 re tm3_clk_v0 0 

.latch $add~162^ADD~12-7[1] $dff~167^Q~6 re tm3_clk_v0 0 

.latch $add~162^ADD~12-8[1] $dff~167^Q~7 re tm3_clk_v0 0 

.latch $add~162^ADD~12-9[1] $dff~167^Q~8 re tm3_clk_v0 0 

.latch $add~162^ADD~12-10[1] $dff~167^Q~9 re tm3_clk_v0 0 

.latch $add~162^ADD~12-11[1] $dff~167^Q~10 re tm3_clk_v0 0 

.latch $dffe~588^Q~0 $dff~596^Q~0 re tm3_clk_v0 0 

.latch $dffe~588^Q~1 $dff~596^Q~1 re tm3_clk_v0 0 

.latch $dffe~588^Q~2 $dff~596^Q~2 re tm3_clk_v0 0 

.latch $dffe~588^Q~3 $dff~596^Q~3 re tm3_clk_v0 0 

.latch $dffe~588^Q~4 $dff~596^Q~4 re tm3_clk_v0 0 

.latch $dffe~588^Q~5 $dff~596^Q~5 re tm3_clk_v0 0 

.latch $dffe~588^Q~6 $dff~596^Q~6 re tm3_clk_v0 0 

.latch $dffe~588^Q~7 $dff~596^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28980 $dffe~588^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28982 $dffe~588^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28984 $dffe~588^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28986 $dffe~588^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28988 $dffe~588^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28990 $dffe~588^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28992 $dffe~588^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28994 $dffe~588^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28996 $dffe~589^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$28998 $dffe~589^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29000 $dffe~589^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29002 $dffe~589^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29004 $dffe~589^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29006 $dffe~589^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29008 $dffe~589^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29010 $dffe~589^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29012 $dffe~590^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29014 $dffe~590^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29016 $dffe~590^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29018 $dffe~590^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29020 $dffe~590^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29022 $dffe~590^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29024 $dffe~590^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29026 $dffe~590^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29028 $dffe~1286^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29030 $dffe~1286^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29032 $dffe~1286^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29034 $dffe~1286^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29036 $dffe~1286^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29038 $dffe~1286^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29040 $dffe~1286^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29042 $dffe~1286^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29046 $sdffce~61^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29050 $sdffce~61^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29054 $sdffce~61^Q~2 re tm3_clk_v0 0 

.latch $dff~617^Q~0 $dff~615^Q~0 re tm3_clk_v0 0 

.latch $add~608^ADD~158-1[1] $dff~615^Q~1 re tm3_clk_v0 0 

.latch $add~608^ADD~158-2[1] $dff~615^Q~2 re tm3_clk_v0 0 

.latch $add~608^ADD~158-3[1] $dff~615^Q~3 re tm3_clk_v0 0 

.latch $add~608^ADD~158-4[1] $dff~615^Q~4 re tm3_clk_v0 0 

.latch $add~608^ADD~158-5[1] $dff~615^Q~5 re tm3_clk_v0 0 

.latch $add~608^ADD~158-6[1] $dff~615^Q~6 re tm3_clk_v0 0 

.latch $add~608^ADD~158-7[1] $dff~615^Q~7 re tm3_clk_v0 0 

.latch $add~608^ADD~158-8[1] $dff~615^Q~8 re tm3_clk_v0 0 

.latch $add~608^ADD~158-9[1] $dff~615^Q~9 re tm3_clk_v0 0 

.latch $dffe~612^Q~0 $dff~617^Q~0 re tm3_clk_v0 0 

.latch $dffe~612^Q~1 $dff~617^Q~1 re tm3_clk_v0 0 

.latch $dffe~612^Q~2 $dff~617^Q~2 re tm3_clk_v0 0 

.latch $dffe~612^Q~3 $dff~617^Q~3 re tm3_clk_v0 0 

.latch $dffe~612^Q~4 $dff~617^Q~4 re tm3_clk_v0 0 

.latch $dffe~612^Q~5 $dff~617^Q~5 re tm3_clk_v0 0 

.latch $dffe~612^Q~6 $dff~617^Q~6 re tm3_clk_v0 0 

.latch $dffe~612^Q~7 $dff~617^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29056 $dffe~1248^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29058 $dffe~1248^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29060 $dffe~1248^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29062 $dffe~1248^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29064 $dffe~1248^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29066 $dffe~1248^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29068 $dffe~1248^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29070 $dffe~1248^Q~7 re tm3_clk_v0 0 

.latch $not~328^Y~0 $dff~247^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29072 $auto$hard_block.cc:122:cell_hard_block$3192.B[64] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29074 $auto$hard_block.cc:122:cell_hard_block$3192.B[65] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29076 $auto$hard_block.cc:122:cell_hard_block$3192.B[66] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29078 $auto$hard_block.cc:122:cell_hard_block$3192.B[67] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29080 $auto$hard_block.cc:122:cell_hard_block$3192.B[68] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29082 $auto$hard_block.cc:122:cell_hard_block$3192.B[69] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29084 $auto$hard_block.cc:122:cell_hard_block$3192.B[70] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29086 $auto$hard_block.cc:122:cell_hard_block$3192.B[71] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29088 $auto$hard_block.cc:122:cell_hard_block$3192.B[72] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29090 $auto$hard_block.cc:122:cell_hard_block$3192.B[73] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29092 $auto$hard_block.cc:122:cell_hard_block$3192.B[74] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29094 $auto$hard_block.cc:122:cell_hard_block$3192.B[75] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29096 $auto$hard_block.cc:122:cell_hard_block$3192.B[76] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29098 $auto$hard_block.cc:122:cell_hard_block$3192.B[77] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29100 $auto$hard_block.cc:122:cell_hard_block$3192.B[78] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29102 $auto$hard_block.cc:122:cell_hard_block$3192.B[79] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29104 $auto$hard_block.cc:122:cell_hard_block$3192.B[80] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29106 $auto$hard_block.cc:122:cell_hard_block$3192.B[81] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29108 $auto$hard_block.cc:122:cell_hard_block$3192.B[82] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29110 $auto$hard_block.cc:122:cell_hard_block$3192.B[83] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29112 $auto$hard_block.cc:122:cell_hard_block$3192.B[84] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29114 $auto$hard_block.cc:122:cell_hard_block$3192.B[85] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29116 $auto$hard_block.cc:122:cell_hard_block$3192.B[86] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29118 $auto$hard_block.cc:122:cell_hard_block$3192.B[87] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29120 $auto$hard_block.cc:122:cell_hard_block$3192.B[88] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29122 $auto$hard_block.cc:122:cell_hard_block$3192.B[89] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29124 $auto$hard_block.cc:122:cell_hard_block$3192.B[90] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29126 $auto$hard_block.cc:122:cell_hard_block$3192.B[91] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29128 $auto$hard_block.cc:122:cell_hard_block$3192.B[92] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29130 $auto$hard_block.cc:122:cell_hard_block$3192.B[93] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29132 $auto$hard_block.cc:122:cell_hard_block$3192.B[94] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29134 $auto$hard_block.cc:122:cell_hard_block$3192.B[95] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29136 $auto$hard_block.cc:122:cell_hard_block$3192.B[96] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29138 $auto$hard_block.cc:122:cell_hard_block$3192.B[97] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29140 $auto$hard_block.cc:122:cell_hard_block$3192.B[98] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29142 $auto$hard_block.cc:122:cell_hard_block$3192.B[99] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29144 $auto$hard_block.cc:122:cell_hard_block$3192.B[100] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29146 $auto$hard_block.cc:122:cell_hard_block$3192.B[101] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29148 $auto$hard_block.cc:122:cell_hard_block$3192.B[102] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29150 $auto$hard_block.cc:122:cell_hard_block$3192.B[103] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29152 $auto$hard_block.cc:122:cell_hard_block$3192.B[104] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29154 $auto$hard_block.cc:122:cell_hard_block$3192.B[105] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29156 $auto$hard_block.cc:122:cell_hard_block$3192.B[106] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29158 $auto$hard_block.cc:122:cell_hard_block$3192.B[107] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29160 $auto$hard_block.cc:122:cell_hard_block$3192.B[108] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29162 $auto$hard_block.cc:122:cell_hard_block$3192.B[109] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29164 $auto$hard_block.cc:122:cell_hard_block$3192.B[110] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29166 $auto$hard_block.cc:122:cell_hard_block$3192.B[111] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29168 $auto$hard_block.cc:122:cell_hard_block$3192.B[112] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29170 $auto$hard_block.cc:122:cell_hard_block$3192.B[113] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29172 $auto$hard_block.cc:122:cell_hard_block$3192.B[114] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29174 $auto$hard_block.cc:122:cell_hard_block$3192.B[115] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29176 $auto$hard_block.cc:122:cell_hard_block$3192.B[116] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29178 $auto$hard_block.cc:122:cell_hard_block$3192.B[117] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29180 $auto$hard_block.cc:122:cell_hard_block$3192.B[118] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29182 $auto$hard_block.cc:122:cell_hard_block$3192.B[119] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29184 $auto$hard_block.cc:122:cell_hard_block$3192.B[123] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29186 $auto$hard_block.cc:122:cell_hard_block$3192.B[124] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29188 $auto$hard_block.cc:122:cell_hard_block$3192.B[125] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29190 $auto$hard_block.cc:122:cell_hard_block$3192.B[126] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29192 $auto$hard_block.cc:122:cell_hard_block$3192.B[127] re tm3_clk_v0 0 

.latch $mux~329^Y~0 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.B[0] re \
 tm3_clk_v0 0 

.latch $mux~329^Y~1 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.B[1] re \
 tm3_clk_v0 0 

.latch $mux~329^Y~2 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.B[2] re \
 tm3_clk_v0 0 

.latch $mux~329^Y~3 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.B[3] re \
 tm3_clk_v0 0 

.latch $mux~329^Y~4 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.B[4] re \
 tm3_clk_v0 0 

.latch $mux~329^Y~5 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.B[5] re \
 tm3_clk_v0 0 

.latch $mux~329^Y~6 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.B[6] re \
 tm3_clk_v0 0 

.latch $mux~329^Y~7 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.B[7] re \
 tm3_clk_v0 0 

.latch $mux~329^Y~8 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.B[8] re \
 tm3_clk_v0 0 

.latch $mux~329^Y~9 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.B[9] re \
 tm3_clk_v0 0 

.latch $mux~329^Y~10 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.B[10] re \
 tm3_clk_v0 0 

.latch $mux~317^Y~0 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.B[0] re \
 tm3_clk_v0 0 

.latch $mux~317^Y~1 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.B[1] re \
 tm3_clk_v0 0 

.latch $mux~317^Y~2 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.B[2] re \
 tm3_clk_v0 0 

.latch $mux~317^Y~3 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.B[3] re \
 tm3_clk_v0 0 

.latch $mux~317^Y~4 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.B[4] re \
 tm3_clk_v0 0 

.latch $mux~317^Y~5 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.B[5] re \
 tm3_clk_v0 0 

.latch $mux~317^Y~6 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.B[6] re \
 tm3_clk_v0 0 

.latch $mux~317^Y~7 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.B[7] re \
 tm3_clk_v0 0 

.latch $mux~317^Y~8 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.B[8] re \
 tm3_clk_v0 0 

.latch $mux~317^Y~9 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.B[9] re \
 tm3_clk_v0 0 

.latch $mux~317^Y~10 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.B[10] re \
 tm3_clk_v0 0 

.latch $mux~311^Y~0 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.B[0] re \
 tm3_clk_v0 0 

.latch $mux~311^Y~1 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.B[1] re \
 tm3_clk_v0 0 

.latch $mux~311^Y~2 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.B[2] re \
 tm3_clk_v0 0 

.latch $mux~311^Y~3 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.B[3] re \
 tm3_clk_v0 0 

.latch $mux~311^Y~4 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.B[4] re \
 tm3_clk_v0 0 

.latch $mux~311^Y~5 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.B[5] re \
 tm3_clk_v0 0 

.latch $mux~311^Y~6 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.B[6] re \
 tm3_clk_v0 0 

.latch $mux~311^Y~7 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.B[7] re \
 tm3_clk_v0 0 

.latch $mux~311^Y~8 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.B[8] re \
 tm3_clk_v0 0 

.latch $mux~311^Y~9 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.B[9] re \
 tm3_clk_v0 0 

.latch $mux~311^Y~10 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.B[10] re \
 tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29194 $dffe~1087^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29196 $dffe~1087^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29198 $dffe~1087^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29200 $dffe~1087^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29202 $dffe~1087^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29204 $dffe~1087^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29206 $dffe~1087^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29208 $dffe~1087^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29210 $dffe~1088^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29212 $dffe~1088^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29214 $dffe~1088^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29216 $dffe~1088^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29218 $dffe~1088^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29220 $dffe~1088^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29222 $dffe~1088^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29224 $dffe~1088^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29226 $dffe~1084^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29228 $dffe~1084^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29230 $dffe~1084^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29232 $dffe~1084^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29234 $dffe~1084^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29236 $dffe~1084^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29238 $dffe~1084^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29240 $dffe~1084^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29242 $dffe~1089^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29244 $dffe~1089^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29246 $dffe~1089^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29248 $dffe~1089^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29250 $dffe~1089^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29252 $dffe~1089^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29254 $dffe~1089^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29256 $dffe~1089^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29258 $dffe~1090^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29260 $dffe~1090^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29262 $dffe~1090^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29264 $dffe~1090^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29266 $dffe~1090^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29268 $dffe~1090^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29270 $dffe~1090^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29272 $dffe~1090^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29274 $dffe~1083^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29276 $dffe~1083^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29278 $dffe~1083^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29280 $dffe~1083^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29282 $dffe~1083^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29284 $dffe~1083^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29286 $dffe~1083^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29288 $dffe~1083^Q~7 re tm3_clk_v0 0 

.latch $dffe~688^Q~0 $dff~691^Q~0 re tm3_clk_v0 0 

.latch $dffe~688^Q~1 $dff~691^Q~1 re tm3_clk_v0 0 

.latch $dffe~688^Q~2 $dff~691^Q~2 re tm3_clk_v0 0 

.latch $dffe~688^Q~3 $dff~691^Q~3 re tm3_clk_v0 0 

.latch $dffe~688^Q~4 $dff~691^Q~4 re tm3_clk_v0 0 

.latch $dffe~688^Q~5 $dff~691^Q~5 re tm3_clk_v0 0 

.latch $dffe~688^Q~6 $dff~691^Q~6 re tm3_clk_v0 0 

.latch $dffe~688^Q~7 $dff~691^Q~7 re tm3_clk_v0 0 

.latch $dff~694^Q~0 $dff~692^Q~0 re tm3_clk_v0 0 

.latch $add~685^ADD~210-1[1] $dff~692^Q~1 re tm3_clk_v0 0 

.latch $add~685^ADD~210-2[1] $dff~692^Q~2 re tm3_clk_v0 0 

.latch $add~685^ADD~210-3[1] $dff~692^Q~3 re tm3_clk_v0 0 

.latch $add~685^ADD~210-4[1] $dff~692^Q~4 re tm3_clk_v0 0 

.latch $add~685^ADD~210-5[1] $dff~692^Q~5 re tm3_clk_v0 0 

.latch $add~685^ADD~210-6[1] $dff~692^Q~6 re tm3_clk_v0 0 

.latch $add~685^ADD~210-7[1] $dff~692^Q~7 re tm3_clk_v0 0 

.latch $add~685^ADD~210-8[1] $dff~692^Q~8 re tm3_clk_v0 0 

.latch $add~685^ADD~210-9[1] $dff~692^Q~9 re tm3_clk_v0 0 

.latch $dffe~689^Q~0 $dff~694^Q~0 re tm3_clk_v0 0 

.latch $dffe~689^Q~1 $dff~694^Q~1 re tm3_clk_v0 0 

.latch $dffe~689^Q~2 $dff~694^Q~2 re tm3_clk_v0 0 

.latch $dffe~689^Q~3 $dff~694^Q~3 re tm3_clk_v0 0 

.latch $dffe~689^Q~4 $dff~694^Q~4 re tm3_clk_v0 0 

.latch $dffe~689^Q~5 $dff~694^Q~5 re tm3_clk_v0 0 

.latch $dffe~689^Q~6 $dff~694^Q~6 re tm3_clk_v0 0 

.latch $dffe~689^Q~7 $dff~694^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29290 $dffe~1267^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29292 $dffe~1267^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29294 $dffe~1267^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29296 $dffe~1267^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29298 $dffe~1267^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29300 $dffe~1267^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29302 $dffe~1267^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29304 $dffe~1267^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29306 $dffe~1305^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29308 $dffe~1305^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29310 $dffe~1305^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29312 $dffe~1305^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29314 $dffe~1305^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29316 $dffe~1305^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29318 $dffe~1305^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29320 $dffe~1305^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29322 $dffe~502^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29324 $dffe~502^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29326 $dffe~502^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29328 $dffe~502^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29330 $dffe~502^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29332 $dffe~502^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29334 $dffe~502^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29336 $dffe~502^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29338 $dffe~501^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29340 $dffe~501^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29342 $dffe~501^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29344 $dffe~501^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29346 $dffe~501^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29348 $dffe~501^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29350 $dffe~501^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29352 $dffe~501^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29354 $dffe~500^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29356 $dffe~500^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29358 $dffe~500^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29360 $dffe~500^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29362 $dffe~500^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29364 $dffe~500^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29366 $dffe~500^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29368 $dffe~500^Q~7 re tm3_clk_v0 0 

.latch $dffe~500^Q~0 $dff~508^Q~0 re tm3_clk_v0 0 

.latch $dffe~500^Q~1 $dff~508^Q~1 re tm3_clk_v0 0 

.latch $dffe~500^Q~2 $dff~508^Q~2 re tm3_clk_v0 0 

.latch $dffe~500^Q~3 $dff~508^Q~3 re tm3_clk_v0 0 

.latch $dffe~500^Q~4 $dff~508^Q~4 re tm3_clk_v0 0 

.latch $dffe~500^Q~5 $dff~508^Q~5 re tm3_clk_v0 0 

.latch $dffe~500^Q~6 $dff~508^Q~6 re tm3_clk_v0 0 

.latch $dffe~500^Q~7 $dff~508^Q~7 re tm3_clk_v0 0 

.latch $add~499^ADD~102-3[1] $dff~506^Q~2 re tm3_clk_v0 0 

.latch $add~499^ADD~102-4[1] $dff~506^Q~3 re tm3_clk_v0 0 

.latch $add~499^ADD~102-5[1] $dff~506^Q~4 re tm3_clk_v0 0 

.latch $add~499^ADD~102-6[1] $dff~506^Q~5 re tm3_clk_v0 0 

.latch $add~499^ADD~102-7[1] $dff~506^Q~6 re tm3_clk_v0 0 

.latch $add~499^ADD~102-8[1] $dff~506^Q~7 re tm3_clk_v0 0 

.latch $add~499^ADD~102-9[1] $dff~506^Q~8 re tm3_clk_v0 0 

.latch $add~499^ADD~102-10[1] $dff~506^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29370 $dffe~503^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29372 $dffe~503^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29374 $dffe~503^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29376 $dffe~503^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29378 $dffe~503^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29380 $dffe~503^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29382 $dffe~503^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29384 $dffe~503^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29386 $dffe~878^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29388 $dffe~878^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29390 $dffe~878^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29392 $dffe~878^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29394 $dffe~878^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29396 $dffe~878^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29398 $dffe~878^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29400 $dffe~878^Q~7 re tm3_clk_v0 0 

.latch $add~875^ADD~101-2[1] $dff~881^Q~1 re tm3_clk_v0 0 

.latch $add~875^ADD~101-3[1] $dff~881^Q~2 re tm3_clk_v0 0 

.latch $add~875^ADD~101-4[1] $dff~881^Q~3 re tm3_clk_v0 0 

.latch $add~875^ADD~101-5[1] $dff~881^Q~4 re tm3_clk_v0 0 

.latch $add~875^ADD~101-6[1] $dff~881^Q~5 re tm3_clk_v0 0 

.latch $add~875^ADD~101-7[1] $dff~881^Q~6 re tm3_clk_v0 0 

.latch $add~875^ADD~101-8[1] $dff~881^Q~7 re tm3_clk_v0 0 

.latch $add~875^ADD~101-9[1] $dff~881^Q~8 re tm3_clk_v0 0 

.latch $add~875^ADD~101-10[1] $dff~881^Q~9 re tm3_clk_v0 0 

.latch $add~876^ADD~100-2[1] $dff~882^Q~2 re tm3_clk_v0 0 

.latch $add~876^ADD~100-3[1] $dff~882^Q~3 re tm3_clk_v0 0 

.latch $add~876^ADD~100-4[1] $dff~882^Q~4 re tm3_clk_v0 0 

.latch $add~876^ADD~100-5[1] $dff~882^Q~5 re tm3_clk_v0 0 

.latch $add~876^ADD~100-6[1] $dff~882^Q~6 re tm3_clk_v0 0 

.latch $add~876^ADD~100-7[1] $dff~882^Q~7 re tm3_clk_v0 0 

.latch $add~876^ADD~100-8[1] $dff~882^Q~8 re tm3_clk_v0 0 

.latch $add~876^ADD~100-9[1] $dff~882^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29402 $dffe~877^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29404 $dffe~877^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29406 $dffe~877^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29408 $dffe~877^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29410 $dffe~877^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29412 $dffe~877^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29414 $dffe~877^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29416 $dffe~877^Q~7 re tm3_clk_v0 0 

.latch $dffe~877^Q~0 $dff~1146^Q~0 re tm3_clk_v0 0 

.latch $dffe~877^Q~1 $dff~1146^Q~1 re tm3_clk_v0 0 

.latch $dffe~877^Q~2 $dff~1146^Q~2 re tm3_clk_v0 0 

.latch $dffe~877^Q~3 $dff~1146^Q~3 re tm3_clk_v0 0 

.latch $dffe~877^Q~4 $dff~1146^Q~4 re tm3_clk_v0 0 

.latch $dffe~877^Q~5 $dff~1146^Q~5 re tm3_clk_v0 0 

.latch $dffe~877^Q~6 $dff~1146^Q~6 re tm3_clk_v0 0 

.latch $dffe~877^Q~7 $dff~1146^Q~7 re tm3_clk_v0 0 

.latch $dff~1146^Q~0 $dff~1145^Q~0 re tm3_clk_v0 0 

.latch $dff~1146^Q~1 $dff~1145^Q~1 re tm3_clk_v0 0 

.latch $dff~1146^Q~2 $dff~1145^Q~2 re tm3_clk_v0 0 

.latch $dff~1146^Q~3 $dff~1145^Q~3 re tm3_clk_v0 0 

.latch $dff~1146^Q~4 $dff~1145^Q~4 re tm3_clk_v0 0 

.latch $dff~1146^Q~5 $dff~1145^Q~5 re tm3_clk_v0 0 

.latch $dff~1146^Q~6 $dff~1145^Q~6 re tm3_clk_v0 0 

.latch $dff~1146^Q~7 $dff~1145^Q~7 re tm3_clk_v0 0 

.latch $dff~1145^Q~0 $dff~1147^Q~0 re tm3_clk_v0 0 

.latch $dff~1145^Q~1 $dff~1147^Q~1 re tm3_clk_v0 0 

.latch $dff~1145^Q~2 $dff~1147^Q~2 re tm3_clk_v0 0 

.latch $dff~1145^Q~3 $dff~1147^Q~3 re tm3_clk_v0 0 

.latch $dff~1145^Q~4 $dff~1147^Q~4 re tm3_clk_v0 0 

.latch $dff~1145^Q~5 $dff~1147^Q~5 re tm3_clk_v0 0 

.latch $dff~1145^Q~6 $dff~1147^Q~6 re tm3_clk_v0 0 

.latch $dff~1145^Q~7 $dff~1147^Q~7 re tm3_clk_v0 0 

.latch $dff~1147^Q~0 $dff~192^Q~0 re tm3_clk_v0 0 

.latch $dff~1147^Q~1 $dff~192^Q~1 re tm3_clk_v0 0 

.latch $dff~1147^Q~2 $dff~192^Q~2 re tm3_clk_v0 0 

.latch $dff~1147^Q~3 $dff~192^Q~3 re tm3_clk_v0 0 

.latch $dff~1147^Q~4 $dff~192^Q~4 re tm3_clk_v0 0 

.latch $dff~1147^Q~5 $dff~192^Q~5 re tm3_clk_v0 0 

.latch $dff~1147^Q~6 $dff~192^Q~6 re tm3_clk_v0 0 

.latch $dff~1147^Q~7 $dff~192^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29418 $dffe~883^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29420 $dffe~883^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29422 $dffe~883^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29424 $dffe~883^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29426 $dffe~883^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29428 $dffe~883^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29430 $dffe~883^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29432 $dffe~883^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29434 $dffe~884^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29436 $dffe~884^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29438 $dffe~884^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29440 $dffe~884^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29442 $dffe~884^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29444 $dffe~884^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29446 $dffe~884^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29448 $dffe~884^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29450 $dffe~880^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29452 $dffe~880^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29454 $dffe~880^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29456 $dffe~880^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29458 $dffe~880^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29460 $dffe~880^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29462 $dffe~880^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29464 $dffe~880^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29466 $dffe~885^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29468 $dffe~885^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29470 $dffe~885^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29472 $dffe~885^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29474 $dffe~885^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29476 $dffe~885^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29478 $dffe~885^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29480 $dffe~885^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29482 $dffe~886^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29484 $dffe~886^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29486 $dffe~886^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29488 $dffe~886^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29490 $dffe~886^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29492 $dffe~886^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29494 $dffe~886^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29496 $dffe~886^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29498 $dffe~879^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29500 $dffe~879^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29502 $dffe~879^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29504 $dffe~879^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29506 $dffe~879^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29508 $dffe~879^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29510 $dffe~879^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29512 $dffe~879^Q~7 re tm3_clk_v0 0 

.latch $dffe~501^Q~0 $dff~504^Q~0 re tm3_clk_v0 0 

.latch $dffe~501^Q~1 $dff~504^Q~1 re tm3_clk_v0 0 

.latch $dffe~501^Q~2 $dff~504^Q~2 re tm3_clk_v0 0 

.latch $dffe~501^Q~3 $dff~504^Q~3 re tm3_clk_v0 0 

.latch $dffe~501^Q~4 $dff~504^Q~4 re tm3_clk_v0 0 

.latch $dffe~501^Q~5 $dff~504^Q~5 re tm3_clk_v0 0 

.latch $dffe~501^Q~6 $dff~504^Q~6 re tm3_clk_v0 0 

.latch $dffe~501^Q~7 $dff~504^Q~7 re tm3_clk_v0 0 

.latch $dff~507^Q~0 $dff~505^Q~0 re tm3_clk_v0 0 

.latch $add~498^ADD~103-1[1] $dff~505^Q~1 re tm3_clk_v0 0 

.latch $add~498^ADD~103-2[1] $dff~505^Q~2 re tm3_clk_v0 0 

.latch $add~498^ADD~103-3[1] $dff~505^Q~3 re tm3_clk_v0 0 

.latch $add~498^ADD~103-4[1] $dff~505^Q~4 re tm3_clk_v0 0 

.latch $add~498^ADD~103-5[1] $dff~505^Q~5 re tm3_clk_v0 0 

.latch $add~498^ADD~103-6[1] $dff~505^Q~6 re tm3_clk_v0 0 

.latch $add~498^ADD~103-7[1] $dff~505^Q~7 re tm3_clk_v0 0 

.latch $add~498^ADD~103-8[1] $dff~505^Q~8 re tm3_clk_v0 0 

.latch $add~498^ADD~103-9[1] $dff~505^Q~9 re tm3_clk_v0 0 

.latch $dffe~502^Q~0 $dff~507^Q~0 re tm3_clk_v0 0 

.latch $dffe~502^Q~1 $dff~507^Q~1 re tm3_clk_v0 0 

.latch $dffe~502^Q~2 $dff~507^Q~2 re tm3_clk_v0 0 

.latch $dffe~502^Q~3 $dff~507^Q~3 re tm3_clk_v0 0 

.latch $dffe~502^Q~4 $dff~507^Q~4 re tm3_clk_v0 0 

.latch $dffe~502^Q~5 $dff~507^Q~5 re tm3_clk_v0 0 

.latch $dffe~502^Q~6 $dff~507^Q~6 re tm3_clk_v0 0 

.latch $dffe~502^Q~7 $dff~507^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29514 $dffe~1268^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29516 $dffe~1268^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29518 $dffe~1268^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29520 $dffe~1268^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29522 $dffe~1268^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29524 $dffe~1268^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29526 $dffe~1268^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29528 $dffe~1268^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29530 $dffe~1231^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29532 $dffe~1231^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29534 $dffe~1231^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29536 $dffe~1231^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29538 $dffe~1231^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29540 $dffe~1231^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29542 $dffe~1231^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29544 $dffe~1231^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29546 $dffe~480^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29548 $dffe~480^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29550 $dffe~480^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29552 $dffe~480^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29554 $dffe~480^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29556 $dffe~480^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29558 $dffe~480^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29560 $dffe~480^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29562 $dffe~479^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29564 $dffe~479^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29566 $dffe~479^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29568 $dffe~479^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29570 $dffe~479^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29572 $dffe~479^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29574 $dffe~479^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29576 $dffe~479^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29578 $dffe~478^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29580 $dffe~478^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29582 $dffe~478^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29584 $dffe~478^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29586 $dffe~478^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29588 $dffe~478^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29590 $dffe~478^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29592 $dffe~478^Q~7 re tm3_clk_v0 0 

.latch $dffe~478^Q~0 $dff~486^Q~0 re tm3_clk_v0 0 

.latch $dffe~478^Q~1 $dff~486^Q~1 re tm3_clk_v0 0 

.latch $dffe~478^Q~2 $dff~486^Q~2 re tm3_clk_v0 0 

.latch $dffe~478^Q~3 $dff~486^Q~3 re tm3_clk_v0 0 

.latch $dffe~478^Q~4 $dff~486^Q~4 re tm3_clk_v0 0 

.latch $dffe~478^Q~5 $dff~486^Q~5 re tm3_clk_v0 0 

.latch $dffe~478^Q~6 $dff~486^Q~6 re tm3_clk_v0 0 

.latch $dffe~478^Q~7 $dff~486^Q~7 re tm3_clk_v0 0 

.latch $add~477^ADD~94-3[1] $dff~484^Q~2 re tm3_clk_v0 0 

.latch $add~477^ADD~94-4[1] $dff~484^Q~3 re tm3_clk_v0 0 

.latch $add~477^ADD~94-5[1] $dff~484^Q~4 re tm3_clk_v0 0 

.latch $add~477^ADD~94-6[1] $dff~484^Q~5 re tm3_clk_v0 0 

.latch $add~477^ADD~94-7[1] $dff~484^Q~6 re tm3_clk_v0 0 

.latch $add~477^ADD~94-8[1] $dff~484^Q~7 re tm3_clk_v0 0 

.latch $add~477^ADD~94-9[1] $dff~484^Q~8 re tm3_clk_v0 0 

.latch $add~477^ADD~94-10[1] $dff~484^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29594 $dffe~481^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29596 $dffe~481^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29598 $dffe~481^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29600 $dffe~481^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29602 $dffe~481^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29604 $dffe~481^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29606 $dffe~481^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29608 $dffe~481^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29610 $dffe~854^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29612 $dffe~854^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29614 $dffe~854^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29616 $dffe~854^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29618 $dffe~854^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29620 $dffe~854^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29622 $dffe~854^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29624 $dffe~854^Q~7 re tm3_clk_v0 0 

.latch $add~851^ADD~93-2[1] $dff~857^Q~1 re tm3_clk_v0 0 

.latch $add~851^ADD~93-3[1] $dff~857^Q~2 re tm3_clk_v0 0 

.latch $add~851^ADD~93-4[1] $dff~857^Q~3 re tm3_clk_v0 0 

.latch $add~851^ADD~93-5[1] $dff~857^Q~4 re tm3_clk_v0 0 

.latch $add~851^ADD~93-6[1] $dff~857^Q~5 re tm3_clk_v0 0 

.latch $add~851^ADD~93-7[1] $dff~857^Q~6 re tm3_clk_v0 0 

.latch $add~851^ADD~93-8[1] $dff~857^Q~7 re tm3_clk_v0 0 

.latch $add~851^ADD~93-9[1] $dff~857^Q~8 re tm3_clk_v0 0 

.latch $add~851^ADD~93-10[1] $dff~857^Q~9 re tm3_clk_v0 0 

.latch $add~852^ADD~92-2[1] $dff~858^Q~2 re tm3_clk_v0 0 

.latch $add~852^ADD~92-3[1] $dff~858^Q~3 re tm3_clk_v0 0 

.latch $add~852^ADD~92-4[1] $dff~858^Q~4 re tm3_clk_v0 0 

.latch $add~852^ADD~92-5[1] $dff~858^Q~5 re tm3_clk_v0 0 

.latch $add~852^ADD~92-6[1] $dff~858^Q~6 re tm3_clk_v0 0 

.latch $add~852^ADD~92-7[1] $dff~858^Q~7 re tm3_clk_v0 0 

.latch $add~852^ADD~92-8[1] $dff~858^Q~8 re tm3_clk_v0 0 

.latch $add~852^ADD~92-9[1] $dff~858^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29626 $dffe~853^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29628 $dffe~853^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29630 $dffe~853^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29632 $dffe~853^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29634 $dffe~853^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29636 $dffe~853^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29638 $dffe~853^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29640 $dffe~853^Q~7 re tm3_clk_v0 0 

.latch $dffe~853^Q~0 $dff~1140^Q~0 re tm3_clk_v0 0 

.latch $dffe~853^Q~1 $dff~1140^Q~1 re tm3_clk_v0 0 

.latch $dffe~853^Q~2 $dff~1140^Q~2 re tm3_clk_v0 0 

.latch $dffe~853^Q~3 $dff~1140^Q~3 re tm3_clk_v0 0 

.latch $dffe~853^Q~4 $dff~1140^Q~4 re tm3_clk_v0 0 

.latch $dffe~853^Q~5 $dff~1140^Q~5 re tm3_clk_v0 0 

.latch $dffe~853^Q~6 $dff~1140^Q~6 re tm3_clk_v0 0 

.latch $dffe~853^Q~7 $dff~1140^Q~7 re tm3_clk_v0 0 

.latch $dff~1140^Q~0 $dff~1139^Q~0 re tm3_clk_v0 0 

.latch $dff~1140^Q~1 $dff~1139^Q~1 re tm3_clk_v0 0 

.latch $dff~1140^Q~2 $dff~1139^Q~2 re tm3_clk_v0 0 

.latch $dff~1140^Q~3 $dff~1139^Q~3 re tm3_clk_v0 0 

.latch $dff~1140^Q~4 $dff~1139^Q~4 re tm3_clk_v0 0 

.latch $dff~1140^Q~5 $dff~1139^Q~5 re tm3_clk_v0 0 

.latch $dff~1140^Q~6 $dff~1139^Q~6 re tm3_clk_v0 0 

.latch $dff~1140^Q~7 $dff~1139^Q~7 re tm3_clk_v0 0 

.latch $dff~1139^Q~0 $dff~1141^Q~0 re tm3_clk_v0 0 

.latch $dff~1139^Q~1 $dff~1141^Q~1 re tm3_clk_v0 0 

.latch $dff~1139^Q~2 $dff~1141^Q~2 re tm3_clk_v0 0 

.latch $dff~1139^Q~3 $dff~1141^Q~3 re tm3_clk_v0 0 

.latch $dff~1139^Q~4 $dff~1141^Q~4 re tm3_clk_v0 0 

.latch $dff~1139^Q~5 $dff~1141^Q~5 re tm3_clk_v0 0 

.latch $dff~1139^Q~6 $dff~1141^Q~6 re tm3_clk_v0 0 

.latch $dff~1139^Q~7 $dff~1141^Q~7 re tm3_clk_v0 0 

.latch $dff~1141^Q~0 $dff~178^Q~0 re tm3_clk_v0 0 

.latch $dff~1141^Q~1 $dff~178^Q~1 re tm3_clk_v0 0 

.latch $dff~1141^Q~2 $dff~178^Q~2 re tm3_clk_v0 0 

.latch $dff~1141^Q~3 $dff~178^Q~3 re tm3_clk_v0 0 

.latch $dff~1141^Q~4 $dff~178^Q~4 re tm3_clk_v0 0 

.latch $dff~1141^Q~5 $dff~178^Q~5 re tm3_clk_v0 0 

.latch $dff~1141^Q~6 $dff~178^Q~6 re tm3_clk_v0 0 

.latch $dff~1141^Q~7 $dff~178^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29642 $dffe~859^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29644 $dffe~859^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29646 $dffe~859^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29648 $dffe~859^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29650 $dffe~859^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29652 $dffe~859^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29654 $dffe~859^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29656 $dffe~859^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29658 $dffe~860^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29660 $dffe~860^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29662 $dffe~860^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29664 $dffe~860^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29666 $dffe~860^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29668 $dffe~860^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29670 $dffe~860^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29672 $dffe~860^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29674 $dffe~856^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29676 $dffe~856^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29678 $dffe~856^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29680 $dffe~856^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29682 $dffe~856^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29684 $dffe~856^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29686 $dffe~856^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29688 $dffe~856^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29690 $dffe~861^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29692 $dffe~861^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29694 $dffe~861^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29696 $dffe~861^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29698 $dffe~861^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29700 $dffe~861^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29702 $dffe~861^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29704 $dffe~861^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29706 $dffe~862^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29708 $dffe~862^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29710 $dffe~862^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29712 $dffe~862^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29714 $dffe~862^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29716 $dffe~862^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29718 $dffe~862^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29720 $dffe~862^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29722 $dffe~855^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29724 $dffe~855^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29726 $dffe~855^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29728 $dffe~855^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29730 $dffe~855^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29732 $dffe~855^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29734 $dffe~855^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29736 $dffe~855^Q~7 re tm3_clk_v0 0 

.latch $dffe~479^Q~0 $dff~482^Q~0 re tm3_clk_v0 0 

.latch $dffe~479^Q~1 $dff~482^Q~1 re tm3_clk_v0 0 

.latch $dffe~479^Q~2 $dff~482^Q~2 re tm3_clk_v0 0 

.latch $dffe~479^Q~3 $dff~482^Q~3 re tm3_clk_v0 0 

.latch $dffe~479^Q~4 $dff~482^Q~4 re tm3_clk_v0 0 

.latch $dffe~479^Q~5 $dff~482^Q~5 re tm3_clk_v0 0 

.latch $dffe~479^Q~6 $dff~482^Q~6 re tm3_clk_v0 0 

.latch $dffe~479^Q~7 $dff~482^Q~7 re tm3_clk_v0 0 

.latch $dff~485^Q~0 $dff~483^Q~0 re tm3_clk_v0 0 

.latch $add~476^ADD~95-1[1] $dff~483^Q~1 re tm3_clk_v0 0 

.latch $add~476^ADD~95-2[1] $dff~483^Q~2 re tm3_clk_v0 0 

.latch $add~476^ADD~95-3[1] $dff~483^Q~3 re tm3_clk_v0 0 

.latch $add~476^ADD~95-4[1] $dff~483^Q~4 re tm3_clk_v0 0 

.latch $add~476^ADD~95-5[1] $dff~483^Q~5 re tm3_clk_v0 0 

.latch $add~476^ADD~95-6[1] $dff~483^Q~6 re tm3_clk_v0 0 

.latch $add~476^ADD~95-7[1] $dff~483^Q~7 re tm3_clk_v0 0 

.latch $add~476^ADD~95-8[1] $dff~483^Q~8 re tm3_clk_v0 0 

.latch $add~476^ADD~95-9[1] $dff~483^Q~9 re tm3_clk_v0 0 

.latch $dffe~480^Q~0 $dff~485^Q~0 re tm3_clk_v0 0 

.latch $dffe~480^Q~1 $dff~485^Q~1 re tm3_clk_v0 0 

.latch $dffe~480^Q~2 $dff~485^Q~2 re tm3_clk_v0 0 

.latch $dffe~480^Q~3 $dff~485^Q~3 re tm3_clk_v0 0 

.latch $dffe~480^Q~4 $dff~485^Q~4 re tm3_clk_v0 0 

.latch $dffe~480^Q~5 $dff~485^Q~5 re tm3_clk_v0 0 

.latch $dffe~480^Q~6 $dff~485^Q~6 re tm3_clk_v0 0 

.latch $dffe~480^Q~7 $dff~485^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29738 $dffe~1269^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29740 $dffe~1269^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29742 $dffe~1269^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29744 $dffe~1269^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29746 $dffe~1269^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29748 $dffe~1269^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29750 $dffe~1269^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29752 $dffe~1269^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29754 $dffe~1232^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29756 $dffe~1232^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29758 $dffe~1232^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29760 $dffe~1232^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29762 $dffe~1232^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29764 $dffe~1232^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29766 $dffe~1232^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29768 $dffe~1232^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29770 $dffe~359^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29772 $dffe~359^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29774 $dffe~359^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29776 $dffe~359^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29778 $dffe~359^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29780 $dffe~359^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29782 $dffe~359^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29784 $dffe~359^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29786 $dffe~358^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29788 $dffe~358^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29790 $dffe~358^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29792 $dffe~358^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29794 $dffe~358^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29796 $dffe~358^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29798 $dffe~358^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29800 $dffe~358^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29802 $dffe~357^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29804 $dffe~357^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29806 $dffe~357^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29808 $dffe~357^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29810 $dffe~357^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29812 $dffe~357^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29814 $dffe~357^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29816 $dffe~357^Q~7 re tm3_clk_v0 0 

.latch $dffe~357^Q~0 $dff~365^Q~0 re tm3_clk_v0 0 

.latch $dffe~357^Q~1 $dff~365^Q~1 re tm3_clk_v0 0 

.latch $dffe~357^Q~2 $dff~365^Q~2 re tm3_clk_v0 0 

.latch $dffe~357^Q~3 $dff~365^Q~3 re tm3_clk_v0 0 

.latch $dffe~357^Q~4 $dff~365^Q~4 re tm3_clk_v0 0 

.latch $dffe~357^Q~5 $dff~365^Q~5 re tm3_clk_v0 0 

.latch $dffe~357^Q~6 $dff~365^Q~6 re tm3_clk_v0 0 

.latch $dffe~357^Q~7 $dff~365^Q~7 re tm3_clk_v0 0 

.latch $add~356^ADD~50-3[1] $dff~363^Q~2 re tm3_clk_v0 0 

.latch $add~356^ADD~50-4[1] $dff~363^Q~3 re tm3_clk_v0 0 

.latch $add~356^ADD~50-5[1] $dff~363^Q~4 re tm3_clk_v0 0 

.latch $add~356^ADD~50-6[1] $dff~363^Q~5 re tm3_clk_v0 0 

.latch $add~356^ADD~50-7[1] $dff~363^Q~6 re tm3_clk_v0 0 

.latch $add~356^ADD~50-8[1] $dff~363^Q~7 re tm3_clk_v0 0 

.latch $add~356^ADD~50-9[1] $dff~363^Q~8 re tm3_clk_v0 0 

.latch $add~356^ADD~50-10[1] $dff~363^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29818 $dffe~360^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29820 $dffe~360^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29822 $dffe~360^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29824 $dffe~360^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29826 $dffe~360^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29828 $dffe~360^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29830 $dffe~360^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29832 $dffe~360^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29834 $dffe~722^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29836 $dffe~722^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29838 $dffe~722^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29840 $dffe~722^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29842 $dffe~722^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29844 $dffe~722^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29846 $dffe~722^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29848 $dffe~722^Q~7 re tm3_clk_v0 0 

.latch $add~719^ADD~49-2[1] $dff~725^Q~1 re tm3_clk_v0 0 

.latch $add~719^ADD~49-3[1] $dff~725^Q~2 re tm3_clk_v0 0 

.latch $add~719^ADD~49-4[1] $dff~725^Q~3 re tm3_clk_v0 0 

.latch $add~719^ADD~49-5[1] $dff~725^Q~4 re tm3_clk_v0 0 

.latch $add~719^ADD~49-6[1] $dff~725^Q~5 re tm3_clk_v0 0 

.latch $add~719^ADD~49-7[1] $dff~725^Q~6 re tm3_clk_v0 0 

.latch $add~719^ADD~49-8[1] $dff~725^Q~7 re tm3_clk_v0 0 

.latch $add~719^ADD~49-9[1] $dff~725^Q~8 re tm3_clk_v0 0 

.latch $add~719^ADD~49-10[1] $dff~725^Q~9 re tm3_clk_v0 0 

.latch $add~720^ADD~48-2[1] $dff~726^Q~2 re tm3_clk_v0 0 

.latch $add~720^ADD~48-3[1] $dff~726^Q~3 re tm3_clk_v0 0 

.latch $add~720^ADD~48-4[1] $dff~726^Q~4 re tm3_clk_v0 0 

.latch $add~720^ADD~48-5[1] $dff~726^Q~5 re tm3_clk_v0 0 

.latch $add~720^ADD~48-6[1] $dff~726^Q~6 re tm3_clk_v0 0 

.latch $add~720^ADD~48-7[1] $dff~726^Q~7 re tm3_clk_v0 0 

.latch $add~720^ADD~48-8[1] $dff~726^Q~8 re tm3_clk_v0 0 

.latch $add~720^ADD~48-9[1] $dff~726^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29850 $dffe~721^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29852 $dffe~721^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29854 $dffe~721^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29856 $dffe~721^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29858 $dffe~721^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29860 $dffe~721^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29862 $dffe~721^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29864 $dffe~721^Q~7 re tm3_clk_v0 0 

.latch $dffe~721^Q~0 $dff~1107^Q~0 re tm3_clk_v0 0 

.latch $dffe~721^Q~1 $dff~1107^Q~1 re tm3_clk_v0 0 

.latch $dffe~721^Q~2 $dff~1107^Q~2 re tm3_clk_v0 0 

.latch $dffe~721^Q~3 $dff~1107^Q~3 re tm3_clk_v0 0 

.latch $dffe~721^Q~4 $dff~1107^Q~4 re tm3_clk_v0 0 

.latch $dffe~721^Q~5 $dff~1107^Q~5 re tm3_clk_v0 0 

.latch $dffe~721^Q~6 $dff~1107^Q~6 re tm3_clk_v0 0 

.latch $dffe~721^Q~7 $dff~1107^Q~7 re tm3_clk_v0 0 

.latch $dff~1107^Q~0 $dff~1106^Q~0 re tm3_clk_v0 0 

.latch $dff~1107^Q~1 $dff~1106^Q~1 re tm3_clk_v0 0 

.latch $dff~1107^Q~2 $dff~1106^Q~2 re tm3_clk_v0 0 

.latch $dff~1107^Q~3 $dff~1106^Q~3 re tm3_clk_v0 0 

.latch $dff~1107^Q~4 $dff~1106^Q~4 re tm3_clk_v0 0 

.latch $dff~1107^Q~5 $dff~1106^Q~5 re tm3_clk_v0 0 

.latch $dff~1107^Q~6 $dff~1106^Q~6 re tm3_clk_v0 0 

.latch $dff~1107^Q~7 $dff~1106^Q~7 re tm3_clk_v0 0 

.latch $dff~1106^Q~0 $dff~1108^Q~0 re tm3_clk_v0 0 

.latch $dff~1106^Q~1 $dff~1108^Q~1 re tm3_clk_v0 0 

.latch $dff~1106^Q~2 $dff~1108^Q~2 re tm3_clk_v0 0 

.latch $dff~1106^Q~3 $dff~1108^Q~3 re tm3_clk_v0 0 

.latch $dff~1106^Q~4 $dff~1108^Q~4 re tm3_clk_v0 0 

.latch $dff~1106^Q~5 $dff~1108^Q~5 re tm3_clk_v0 0 

.latch $dff~1106^Q~6 $dff~1108^Q~6 re tm3_clk_v0 0 

.latch $dff~1106^Q~7 $dff~1108^Q~7 re tm3_clk_v0 0 

.latch $dff~1108^Q~0 $dff~101^Q~0 re tm3_clk_v0 0 

.latch $dff~1108^Q~1 $dff~101^Q~1 re tm3_clk_v0 0 

.latch $dff~1108^Q~2 $dff~101^Q~2 re tm3_clk_v0 0 

.latch $dff~1108^Q~3 $dff~101^Q~3 re tm3_clk_v0 0 

.latch $dff~1108^Q~4 $dff~101^Q~4 re tm3_clk_v0 0 

.latch $dff~1108^Q~5 $dff~101^Q~5 re tm3_clk_v0 0 

.latch $dff~1108^Q~6 $dff~101^Q~6 re tm3_clk_v0 0 

.latch $dff~1108^Q~7 $dff~101^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29866 $dffe~727^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29868 $dffe~727^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29870 $dffe~727^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29872 $dffe~727^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29874 $dffe~727^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29876 $dffe~727^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29878 $dffe~727^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29880 $dffe~727^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29882 $dffe~728^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29884 $dffe~728^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29886 $dffe~728^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29888 $dffe~728^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29890 $dffe~728^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29892 $dffe~728^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29894 $dffe~728^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29896 $dffe~728^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29898 $dffe~724^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29900 $dffe~724^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29902 $dffe~724^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29904 $dffe~724^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29906 $dffe~724^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29908 $dffe~724^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29910 $dffe~724^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29912 $dffe~724^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29914 $dffe~729^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29916 $dffe~729^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29918 $dffe~729^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29920 $dffe~729^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29922 $dffe~729^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29924 $dffe~729^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29926 $dffe~729^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29928 $dffe~729^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29930 $dffe~730^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29932 $dffe~730^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29934 $dffe~730^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29936 $dffe~730^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29938 $dffe~730^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29940 $dffe~730^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29942 $dffe~730^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29944 $dffe~730^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29946 $dffe~723^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29948 $dffe~723^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29950 $dffe~723^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29952 $dffe~723^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29954 $dffe~723^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29956 $dffe~723^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29958 $dffe~723^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29960 $dffe~723^Q~7 re tm3_clk_v0 0 

.latch $dffe~358^Q~0 $dff~361^Q~0 re tm3_clk_v0 0 

.latch $dffe~358^Q~1 $dff~361^Q~1 re tm3_clk_v0 0 

.latch $dffe~358^Q~2 $dff~361^Q~2 re tm3_clk_v0 0 

.latch $dffe~358^Q~3 $dff~361^Q~3 re tm3_clk_v0 0 

.latch $dffe~358^Q~4 $dff~361^Q~4 re tm3_clk_v0 0 

.latch $dffe~358^Q~5 $dff~361^Q~5 re tm3_clk_v0 0 

.latch $dffe~358^Q~6 $dff~361^Q~6 re tm3_clk_v0 0 

.latch $dffe~358^Q~7 $dff~361^Q~7 re tm3_clk_v0 0 

.latch $dff~364^Q~0 $dff~362^Q~0 re tm3_clk_v0 0 

.latch $add~355^ADD~51-1[1] $dff~362^Q~1 re tm3_clk_v0 0 

.latch $add~355^ADD~51-2[1] $dff~362^Q~2 re tm3_clk_v0 0 

.latch $add~355^ADD~51-3[1] $dff~362^Q~3 re tm3_clk_v0 0 

.latch $add~355^ADD~51-4[1] $dff~362^Q~4 re tm3_clk_v0 0 

.latch $add~355^ADD~51-5[1] $dff~362^Q~5 re tm3_clk_v0 0 

.latch $add~355^ADD~51-6[1] $dff~362^Q~6 re tm3_clk_v0 0 

.latch $add~355^ADD~51-7[1] $dff~362^Q~7 re tm3_clk_v0 0 

.latch $add~355^ADD~51-8[1] $dff~362^Q~8 re tm3_clk_v0 0 

.latch $add~355^ADD~51-9[1] $dff~362^Q~9 re tm3_clk_v0 0 

.latch $dffe~359^Q~0 $dff~364^Q~0 re tm3_clk_v0 0 

.latch $dffe~359^Q~1 $dff~364^Q~1 re tm3_clk_v0 0 

.latch $dffe~359^Q~2 $dff~364^Q~2 re tm3_clk_v0 0 

.latch $dffe~359^Q~3 $dff~364^Q~3 re tm3_clk_v0 0 

.latch $dffe~359^Q~4 $dff~364^Q~4 re tm3_clk_v0 0 

.latch $dffe~359^Q~5 $dff~364^Q~5 re tm3_clk_v0 0 

.latch $dffe~359^Q~6 $dff~364^Q~6 re tm3_clk_v0 0 

.latch $dffe~359^Q~7 $dff~364^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29962 $dffe~1270^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29964 $dffe~1270^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29966 $dffe~1270^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29968 $dffe~1270^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29970 $dffe~1270^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29972 $dffe~1270^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29974 $dffe~1270^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29976 $dffe~1270^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29978 $dffe~1233^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29980 $dffe~1233^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29982 $dffe~1233^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29984 $dffe~1233^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29986 $dffe~1233^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29988 $dffe~1233^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29990 $dffe~1233^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29992 $dffe~1233^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29994 $dffe~348^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29996 $dffe~348^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$29998 $dffe~348^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30000 $dffe~348^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30002 $dffe~348^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30004 $dffe~348^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30006 $dffe~348^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30008 $dffe~348^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30010 $dffe~347^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30012 $dffe~347^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30014 $dffe~347^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30016 $dffe~347^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30018 $dffe~347^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30020 $dffe~347^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30022 $dffe~347^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30024 $dffe~347^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30026 $dffe~346^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30028 $dffe~346^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30030 $dffe~346^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30032 $dffe~346^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30034 $dffe~346^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30036 $dffe~346^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30038 $dffe~346^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30040 $dffe~346^Q~7 re tm3_clk_v0 0 

.latch $dffe~346^Q~0 $dff~354^Q~0 re tm3_clk_v0 0 

.latch $dffe~346^Q~1 $dff~354^Q~1 re tm3_clk_v0 0 

.latch $dffe~346^Q~2 $dff~354^Q~2 re tm3_clk_v0 0 

.latch $dffe~346^Q~3 $dff~354^Q~3 re tm3_clk_v0 0 

.latch $dffe~346^Q~4 $dff~354^Q~4 re tm3_clk_v0 0 

.latch $dffe~346^Q~5 $dff~354^Q~5 re tm3_clk_v0 0 

.latch $dffe~346^Q~6 $dff~354^Q~6 re tm3_clk_v0 0 

.latch $dffe~346^Q~7 $dff~354^Q~7 re tm3_clk_v0 0 

.latch $add~345^ADD~46-3[1] $dff~352^Q~2 re tm3_clk_v0 0 

.latch $add~345^ADD~46-4[1] $dff~352^Q~3 re tm3_clk_v0 0 

.latch $add~345^ADD~46-5[1] $dff~352^Q~4 re tm3_clk_v0 0 

.latch $add~345^ADD~46-6[1] $dff~352^Q~5 re tm3_clk_v0 0 

.latch $add~345^ADD~46-7[1] $dff~352^Q~6 re tm3_clk_v0 0 

.latch $add~345^ADD~46-8[1] $dff~352^Q~7 re tm3_clk_v0 0 

.latch $add~345^ADD~46-9[1] $dff~352^Q~8 re tm3_clk_v0 0 

.latch $add~345^ADD~46-10[1] $dff~352^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30042 $dffe~349^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30044 $dffe~349^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30046 $dffe~349^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30048 $dffe~349^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30050 $dffe~349^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30052 $dffe~349^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30054 $dffe~349^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30056 $dffe~349^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30058 $dffe~710^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30060 $dffe~710^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30062 $dffe~710^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30064 $dffe~710^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30066 $dffe~710^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30068 $dffe~710^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30070 $dffe~710^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30072 $dffe~710^Q~7 re tm3_clk_v0 0 

.latch $add~707^ADD~45-2[1] $dff~713^Q~1 re tm3_clk_v0 0 

.latch $add~707^ADD~45-3[1] $dff~713^Q~2 re tm3_clk_v0 0 

.latch $add~707^ADD~45-4[1] $dff~713^Q~3 re tm3_clk_v0 0 

.latch $add~707^ADD~45-5[1] $dff~713^Q~4 re tm3_clk_v0 0 

.latch $add~707^ADD~45-6[1] $dff~713^Q~5 re tm3_clk_v0 0 

.latch $add~707^ADD~45-7[1] $dff~713^Q~6 re tm3_clk_v0 0 

.latch $add~707^ADD~45-8[1] $dff~713^Q~7 re tm3_clk_v0 0 

.latch $add~707^ADD~45-9[1] $dff~713^Q~8 re tm3_clk_v0 0 

.latch $add~707^ADD~45-10[1] $dff~713^Q~9 re tm3_clk_v0 0 

.latch $add~708^ADD~44-2[1] $dff~714^Q~2 re tm3_clk_v0 0 

.latch $add~708^ADD~44-3[1] $dff~714^Q~3 re tm3_clk_v0 0 

.latch $add~708^ADD~44-4[1] $dff~714^Q~4 re tm3_clk_v0 0 

.latch $add~708^ADD~44-5[1] $dff~714^Q~5 re tm3_clk_v0 0 

.latch $add~708^ADD~44-6[1] $dff~714^Q~6 re tm3_clk_v0 0 

.latch $add~708^ADD~44-7[1] $dff~714^Q~7 re tm3_clk_v0 0 

.latch $add~708^ADD~44-8[1] $dff~714^Q~8 re tm3_clk_v0 0 

.latch $add~708^ADD~44-9[1] $dff~714^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30074 $dffe~709^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30076 $dffe~709^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30078 $dffe~709^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30080 $dffe~709^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30082 $dffe~709^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30084 $dffe~709^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30086 $dffe~709^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30088 $dffe~709^Q~7 re tm3_clk_v0 0 

.latch $dffe~709^Q~0 $dff~1104^Q~0 re tm3_clk_v0 0 

.latch $dffe~709^Q~1 $dff~1104^Q~1 re tm3_clk_v0 0 

.latch $dffe~709^Q~2 $dff~1104^Q~2 re tm3_clk_v0 0 

.latch $dffe~709^Q~3 $dff~1104^Q~3 re tm3_clk_v0 0 

.latch $dffe~709^Q~4 $dff~1104^Q~4 re tm3_clk_v0 0 

.latch $dffe~709^Q~5 $dff~1104^Q~5 re tm3_clk_v0 0 

.latch $dffe~709^Q~6 $dff~1104^Q~6 re tm3_clk_v0 0 

.latch $dffe~709^Q~7 $dff~1104^Q~7 re tm3_clk_v0 0 

.latch $dff~1104^Q~0 $dff~1103^Q~0 re tm3_clk_v0 0 

.latch $dff~1104^Q~1 $dff~1103^Q~1 re tm3_clk_v0 0 

.latch $dff~1104^Q~2 $dff~1103^Q~2 re tm3_clk_v0 0 

.latch $dff~1104^Q~3 $dff~1103^Q~3 re tm3_clk_v0 0 

.latch $dff~1104^Q~4 $dff~1103^Q~4 re tm3_clk_v0 0 

.latch $dff~1104^Q~5 $dff~1103^Q~5 re tm3_clk_v0 0 

.latch $dff~1104^Q~6 $dff~1103^Q~6 re tm3_clk_v0 0 

.latch $dff~1104^Q~7 $dff~1103^Q~7 re tm3_clk_v0 0 

.latch $dff~1103^Q~0 $dff~1105^Q~0 re tm3_clk_v0 0 

.latch $dff~1103^Q~1 $dff~1105^Q~1 re tm3_clk_v0 0 

.latch $dff~1103^Q~2 $dff~1105^Q~2 re tm3_clk_v0 0 

.latch $dff~1103^Q~3 $dff~1105^Q~3 re tm3_clk_v0 0 

.latch $dff~1103^Q~4 $dff~1105^Q~4 re tm3_clk_v0 0 

.latch $dff~1103^Q~5 $dff~1105^Q~5 re tm3_clk_v0 0 

.latch $dff~1103^Q~6 $dff~1105^Q~6 re tm3_clk_v0 0 

.latch $dff~1103^Q~7 $dff~1105^Q~7 re tm3_clk_v0 0 

.latch $dff~1105^Q~7 $dff~1787^Q~7 re tm3_clk_v0 0 

.latch $dff~1105^Q~0 $dff~1787^Q~0 re tm3_clk_v0 0 

.latch $dff~1105^Q~1 $dff~1787^Q~1 re tm3_clk_v0 0 

.latch $dff~1105^Q~2 $dff~1787^Q~2 re tm3_clk_v0 0 

.latch $dff~1105^Q~3 $dff~1787^Q~3 re tm3_clk_v0 0 

.latch $dff~1105^Q~4 $dff~1787^Q~4 re tm3_clk_v0 0 

.latch $dff~1105^Q~5 $dff~1787^Q~5 re tm3_clk_v0 0 

.latch $dff~1105^Q~6 $dff~1787^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30090 $dffe~715^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30092 $dffe~715^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30094 $dffe~715^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30096 $dffe~715^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30098 $dffe~715^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30100 $dffe~715^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30102 $dffe~715^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30104 $dffe~715^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30106 $dffe~716^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30108 $dffe~716^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30110 $dffe~716^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30112 $dffe~716^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30114 $dffe~716^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30116 $dffe~716^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30118 $dffe~716^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30120 $dffe~716^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30122 $dffe~712^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30124 $dffe~712^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30126 $dffe~712^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30128 $dffe~712^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30130 $dffe~712^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30132 $dffe~712^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30134 $dffe~712^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30136 $dffe~712^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30138 $dffe~717^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30140 $dffe~717^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30142 $dffe~717^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30144 $dffe~717^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30146 $dffe~717^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30148 $dffe~717^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30150 $dffe~717^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30152 $dffe~717^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30154 $dffe~718^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30156 $dffe~718^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30158 $dffe~718^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30160 $dffe~718^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30162 $dffe~718^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30164 $dffe~718^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30166 $dffe~718^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30168 $dffe~718^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30170 $dffe~711^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30172 $dffe~711^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30174 $dffe~711^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30176 $dffe~711^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30178 $dffe~711^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30180 $dffe~711^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30182 $dffe~711^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30184 $dffe~711^Q~7 re tm3_clk_v0 0 

.latch $dffe~347^Q~0 $dff~350^Q~0 re tm3_clk_v0 0 

.latch $dffe~347^Q~1 $dff~350^Q~1 re tm3_clk_v0 0 

.latch $dffe~347^Q~2 $dff~350^Q~2 re tm3_clk_v0 0 

.latch $dffe~347^Q~3 $dff~350^Q~3 re tm3_clk_v0 0 

.latch $dffe~347^Q~4 $dff~350^Q~4 re tm3_clk_v0 0 

.latch $dffe~347^Q~5 $dff~350^Q~5 re tm3_clk_v0 0 

.latch $dffe~347^Q~6 $dff~350^Q~6 re tm3_clk_v0 0 

.latch $dffe~347^Q~7 $dff~350^Q~7 re tm3_clk_v0 0 

.latch $dff~353^Q~0 $dff~351^Q~0 re tm3_clk_v0 0 

.latch $add~344^ADD~47-1[1] $dff~351^Q~1 re tm3_clk_v0 0 

.latch $add~344^ADD~47-2[1] $dff~351^Q~2 re tm3_clk_v0 0 

.latch $add~344^ADD~47-3[1] $dff~351^Q~3 re tm3_clk_v0 0 

.latch $add~344^ADD~47-4[1] $dff~351^Q~4 re tm3_clk_v0 0 

.latch $add~344^ADD~47-5[1] $dff~351^Q~5 re tm3_clk_v0 0 

.latch $add~344^ADD~47-6[1] $dff~351^Q~6 re tm3_clk_v0 0 

.latch $add~344^ADD~47-7[1] $dff~351^Q~7 re tm3_clk_v0 0 

.latch $add~344^ADD~47-8[1] $dff~351^Q~8 re tm3_clk_v0 0 

.latch $add~344^ADD~47-9[1] $dff~351^Q~9 re tm3_clk_v0 0 

.latch $dffe~348^Q~0 $dff~353^Q~0 re tm3_clk_v0 0 

.latch $dffe~348^Q~1 $dff~353^Q~1 re tm3_clk_v0 0 

.latch $dffe~348^Q~2 $dff~353^Q~2 re tm3_clk_v0 0 

.latch $dffe~348^Q~3 $dff~353^Q~3 re tm3_clk_v0 0 

.latch $dffe~348^Q~4 $dff~353^Q~4 re tm3_clk_v0 0 

.latch $dffe~348^Q~5 $dff~353^Q~5 re tm3_clk_v0 0 

.latch $dffe~348^Q~6 $dff~353^Q~6 re tm3_clk_v0 0 

.latch $dffe~348^Q~7 $dff~353^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30186 $dffe~1255^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30188 $dffe~1255^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30190 $dffe~1255^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30192 $dffe~1255^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30194 $dffe~1255^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30196 $dffe~1255^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30198 $dffe~1255^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30200 $dffe~1255^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30202 $dffe~1293^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30204 $dffe~1293^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30206 $dffe~1293^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30208 $dffe~1293^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30210 $dffe~1293^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30212 $dffe~1293^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30214 $dffe~1293^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30216 $dffe~1293^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30218 $dffe~425^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30220 $dffe~425^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30222 $dffe~425^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30224 $dffe~425^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30226 $dffe~425^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30228 $dffe~425^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30230 $dffe~425^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30232 $dffe~425^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30234 $dffe~424^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30236 $dffe~424^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30238 $dffe~424^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30240 $dffe~424^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30242 $dffe~424^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30244 $dffe~424^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30246 $dffe~424^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30248 $dffe~424^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30250 $dffe~423^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30252 $dffe~423^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30254 $dffe~423^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30256 $dffe~423^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30258 $dffe~423^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30260 $dffe~423^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30262 $dffe~423^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30264 $dffe~423^Q~7 re tm3_clk_v0 0 

.latch $dffe~423^Q~0 $dff~431^Q~0 re tm3_clk_v0 0 

.latch $dffe~423^Q~1 $dff~431^Q~1 re tm3_clk_v0 0 

.latch $dffe~423^Q~2 $dff~431^Q~2 re tm3_clk_v0 0 

.latch $dffe~423^Q~3 $dff~431^Q~3 re tm3_clk_v0 0 

.latch $dffe~423^Q~4 $dff~431^Q~4 re tm3_clk_v0 0 

.latch $dffe~423^Q~5 $dff~431^Q~5 re tm3_clk_v0 0 

.latch $dffe~423^Q~6 $dff~431^Q~6 re tm3_clk_v0 0 

.latch $dffe~423^Q~7 $dff~431^Q~7 re tm3_clk_v0 0 

.latch $add~422^ADD~74-3[1] $dff~429^Q~2 re tm3_clk_v0 0 

.latch $add~422^ADD~74-4[1] $dff~429^Q~3 re tm3_clk_v0 0 

.latch $add~422^ADD~74-5[1] $dff~429^Q~4 re tm3_clk_v0 0 

.latch $add~422^ADD~74-6[1] $dff~429^Q~5 re tm3_clk_v0 0 

.latch $add~422^ADD~74-7[1] $dff~429^Q~6 re tm3_clk_v0 0 

.latch $add~422^ADD~74-8[1] $dff~429^Q~7 re tm3_clk_v0 0 

.latch $add~422^ADD~74-9[1] $dff~429^Q~8 re tm3_clk_v0 0 

.latch $add~422^ADD~74-10[1] $dff~429^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30266 $dffe~426^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30268 $dffe~426^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30270 $dffe~426^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30272 $dffe~426^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30274 $dffe~426^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30276 $dffe~426^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30278 $dffe~426^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30280 $dffe~426^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30282 $dffe~794^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30284 $dffe~794^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30286 $dffe~794^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30288 $dffe~794^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30290 $dffe~794^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30292 $dffe~794^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30294 $dffe~794^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30296 $dffe~794^Q~7 re tm3_clk_v0 0 

.latch $add~791^ADD~73-2[1] $dff~797^Q~1 re tm3_clk_v0 0 

.latch $add~791^ADD~73-3[1] $dff~797^Q~2 re tm3_clk_v0 0 

.latch $add~791^ADD~73-4[1] $dff~797^Q~3 re tm3_clk_v0 0 

.latch $add~791^ADD~73-5[1] $dff~797^Q~4 re tm3_clk_v0 0 

.latch $add~791^ADD~73-6[1] $dff~797^Q~5 re tm3_clk_v0 0 

.latch $add~791^ADD~73-7[1] $dff~797^Q~6 re tm3_clk_v0 0 

.latch $add~791^ADD~73-8[1] $dff~797^Q~7 re tm3_clk_v0 0 

.latch $add~791^ADD~73-9[1] $dff~797^Q~8 re tm3_clk_v0 0 

.latch $add~791^ADD~73-10[1] $dff~797^Q~9 re tm3_clk_v0 0 

.latch $add~792^ADD~72-2[1] $dff~798^Q~2 re tm3_clk_v0 0 

.latch $add~792^ADD~72-3[1] $dff~798^Q~3 re tm3_clk_v0 0 

.latch $add~792^ADD~72-4[1] $dff~798^Q~4 re tm3_clk_v0 0 

.latch $add~792^ADD~72-5[1] $dff~798^Q~5 re tm3_clk_v0 0 

.latch $add~792^ADD~72-6[1] $dff~798^Q~6 re tm3_clk_v0 0 

.latch $add~792^ADD~72-7[1] $dff~798^Q~7 re tm3_clk_v0 0 

.latch $add~792^ADD~72-8[1] $dff~798^Q~8 re tm3_clk_v0 0 

.latch $add~792^ADD~72-9[1] $dff~798^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30298 $dffe~793^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30300 $dffe~793^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30302 $dffe~793^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30304 $dffe~793^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30306 $dffe~793^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30308 $dffe~793^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30310 $dffe~793^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30312 $dffe~793^Q~7 re tm3_clk_v0 0 

.latch $dffe~793^Q~0 $dff~1125^Q~0 re tm3_clk_v0 0 

.latch $dffe~793^Q~1 $dff~1125^Q~1 re tm3_clk_v0 0 

.latch $dffe~793^Q~2 $dff~1125^Q~2 re tm3_clk_v0 0 

.latch $dffe~793^Q~3 $dff~1125^Q~3 re tm3_clk_v0 0 

.latch $dffe~793^Q~4 $dff~1125^Q~4 re tm3_clk_v0 0 

.latch $dffe~793^Q~5 $dff~1125^Q~5 re tm3_clk_v0 0 

.latch $dffe~793^Q~6 $dff~1125^Q~6 re tm3_clk_v0 0 

.latch $dffe~793^Q~7 $dff~1125^Q~7 re tm3_clk_v0 0 

.latch $dff~1125^Q~0 $dff~1124^Q~0 re tm3_clk_v0 0 

.latch $dff~1125^Q~1 $dff~1124^Q~1 re tm3_clk_v0 0 

.latch $dff~1125^Q~2 $dff~1124^Q~2 re tm3_clk_v0 0 

.latch $dff~1125^Q~3 $dff~1124^Q~3 re tm3_clk_v0 0 

.latch $dff~1125^Q~4 $dff~1124^Q~4 re tm3_clk_v0 0 

.latch $dff~1125^Q~5 $dff~1124^Q~5 re tm3_clk_v0 0 

.latch $dff~1125^Q~6 $dff~1124^Q~6 re tm3_clk_v0 0 

.latch $dff~1125^Q~7 $dff~1124^Q~7 re tm3_clk_v0 0 

.latch $dff~1124^Q~0 $dff~1126^Q~0 re tm3_clk_v0 0 

.latch $dff~1124^Q~1 $dff~1126^Q~1 re tm3_clk_v0 0 

.latch $dff~1124^Q~2 $dff~1126^Q~2 re tm3_clk_v0 0 

.latch $dff~1124^Q~3 $dff~1126^Q~3 re tm3_clk_v0 0 

.latch $dff~1124^Q~4 $dff~1126^Q~4 re tm3_clk_v0 0 

.latch $dff~1124^Q~5 $dff~1126^Q~5 re tm3_clk_v0 0 

.latch $dff~1124^Q~6 $dff~1126^Q~6 re tm3_clk_v0 0 

.latch $dff~1124^Q~7 $dff~1126^Q~7 re tm3_clk_v0 0 

.latch $dff~1126^Q~0 $dff~143^Q~0 re tm3_clk_v0 0 

.latch $dff~1126^Q~1 $dff~143^Q~1 re tm3_clk_v0 0 

.latch $dff~1126^Q~2 $dff~143^Q~2 re tm3_clk_v0 0 

.latch $dff~1126^Q~3 $dff~143^Q~3 re tm3_clk_v0 0 

.latch $dff~1126^Q~4 $dff~143^Q~4 re tm3_clk_v0 0 

.latch $dff~1126^Q~5 $dff~143^Q~5 re tm3_clk_v0 0 

.latch $dff~1126^Q~6 $dff~143^Q~6 re tm3_clk_v0 0 

.latch $dff~1126^Q~7 $dff~143^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30314 $dffe~799^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30316 $dffe~799^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30318 $dffe~799^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30320 $dffe~799^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30322 $dffe~799^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30324 $dffe~799^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30326 $dffe~799^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30328 $dffe~799^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30330 $dffe~800^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30332 $dffe~800^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30334 $dffe~800^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30336 $dffe~800^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30338 $dffe~800^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30340 $dffe~800^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30342 $dffe~800^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30344 $dffe~800^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30346 $dffe~796^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30348 $dffe~796^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30350 $dffe~796^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30352 $dffe~796^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30354 $dffe~796^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30356 $dffe~796^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30358 $dffe~796^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30360 $dffe~796^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30362 $dffe~801^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30364 $dffe~801^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30366 $dffe~801^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30368 $dffe~801^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30370 $dffe~801^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30372 $dffe~801^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30374 $dffe~801^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30376 $dffe~801^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30378 $dffe~802^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30380 $dffe~802^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30382 $dffe~802^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30384 $dffe~802^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30386 $dffe~802^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30388 $dffe~802^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30390 $dffe~802^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30392 $dffe~802^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30394 $dffe~795^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30396 $dffe~795^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30398 $dffe~795^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30400 $dffe~795^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30402 $dffe~795^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30404 $dffe~795^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30406 $dffe~795^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30408 $dffe~795^Q~7 re tm3_clk_v0 0 

.latch $dffe~424^Q~0 $dff~427^Q~0 re tm3_clk_v0 0 

.latch $dffe~424^Q~1 $dff~427^Q~1 re tm3_clk_v0 0 

.latch $dffe~424^Q~2 $dff~427^Q~2 re tm3_clk_v0 0 

.latch $dffe~424^Q~3 $dff~427^Q~3 re tm3_clk_v0 0 

.latch $dffe~424^Q~4 $dff~427^Q~4 re tm3_clk_v0 0 

.latch $dffe~424^Q~5 $dff~427^Q~5 re tm3_clk_v0 0 

.latch $dffe~424^Q~6 $dff~427^Q~6 re tm3_clk_v0 0 

.latch $dffe~424^Q~7 $dff~427^Q~7 re tm3_clk_v0 0 

.latch $dff~430^Q~0 $dff~428^Q~0 re tm3_clk_v0 0 

.latch $add~421^ADD~75-1[1] $dff~428^Q~1 re tm3_clk_v0 0 

.latch $add~421^ADD~75-2[1] $dff~428^Q~2 re tm3_clk_v0 0 

.latch $add~421^ADD~75-3[1] $dff~428^Q~3 re tm3_clk_v0 0 

.latch $add~421^ADD~75-4[1] $dff~428^Q~4 re tm3_clk_v0 0 

.latch $add~421^ADD~75-5[1] $dff~428^Q~5 re tm3_clk_v0 0 

.latch $add~421^ADD~75-6[1] $dff~428^Q~6 re tm3_clk_v0 0 

.latch $add~421^ADD~75-7[1] $dff~428^Q~7 re tm3_clk_v0 0 

.latch $add~421^ADD~75-8[1] $dff~428^Q~8 re tm3_clk_v0 0 

.latch $add~421^ADD~75-9[1] $dff~428^Q~9 re tm3_clk_v0 0 

.latch $dffe~425^Q~0 $dff~430^Q~0 re tm3_clk_v0 0 

.latch $dffe~425^Q~1 $dff~430^Q~1 re tm3_clk_v0 0 

.latch $dffe~425^Q~2 $dff~430^Q~2 re tm3_clk_v0 0 

.latch $dffe~425^Q~3 $dff~430^Q~3 re tm3_clk_v0 0 

.latch $dffe~425^Q~4 $dff~430^Q~4 re tm3_clk_v0 0 

.latch $dffe~425^Q~5 $dff~430^Q~5 re tm3_clk_v0 0 

.latch $dffe~425^Q~6 $dff~430^Q~6 re tm3_clk_v0 0 

.latch $dffe~425^Q~7 $dff~430^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30410 $dffe~1256^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30412 $dffe~1256^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30414 $dffe~1256^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30416 $dffe~1256^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30418 $dffe~1256^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30420 $dffe~1256^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30422 $dffe~1256^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30424 $dffe~1256^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30426 $dffe~1294^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30428 $dffe~1294^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30430 $dffe~1294^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30432 $dffe~1294^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30434 $dffe~1294^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30436 $dffe~1294^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30438 $dffe~1294^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30440 $dffe~1294^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30442 $dffe~414^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30444 $dffe~414^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30446 $dffe~414^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30448 $dffe~414^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30450 $dffe~414^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30452 $dffe~414^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30454 $dffe~414^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30456 $dffe~414^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30458 $dffe~413^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30460 $dffe~413^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30462 $dffe~413^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30464 $dffe~413^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30466 $dffe~413^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30468 $dffe~413^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30470 $dffe~413^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30472 $dffe~413^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30474 $dffe~412^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30476 $dffe~412^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30478 $dffe~412^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30480 $dffe~412^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30482 $dffe~412^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30484 $dffe~412^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30486 $dffe~412^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30488 $dffe~412^Q~7 re tm3_clk_v0 0 

.latch $dffe~412^Q~0 $dff~420^Q~0 re tm3_clk_v0 0 

.latch $dffe~412^Q~1 $dff~420^Q~1 re tm3_clk_v0 0 

.latch $dffe~412^Q~2 $dff~420^Q~2 re tm3_clk_v0 0 

.latch $dffe~412^Q~3 $dff~420^Q~3 re tm3_clk_v0 0 

.latch $dffe~412^Q~4 $dff~420^Q~4 re tm3_clk_v0 0 

.latch $dffe~412^Q~5 $dff~420^Q~5 re tm3_clk_v0 0 

.latch $dffe~412^Q~6 $dff~420^Q~6 re tm3_clk_v0 0 

.latch $dffe~412^Q~7 $dff~420^Q~7 re tm3_clk_v0 0 

.latch $add~411^ADD~70-3[1] $dff~418^Q~2 re tm3_clk_v0 0 

.latch $add~411^ADD~70-4[1] $dff~418^Q~3 re tm3_clk_v0 0 

.latch $add~411^ADD~70-5[1] $dff~418^Q~4 re tm3_clk_v0 0 

.latch $add~411^ADD~70-6[1] $dff~418^Q~5 re tm3_clk_v0 0 

.latch $add~411^ADD~70-7[1] $dff~418^Q~6 re tm3_clk_v0 0 

.latch $add~411^ADD~70-8[1] $dff~418^Q~7 re tm3_clk_v0 0 

.latch $add~411^ADD~70-9[1] $dff~418^Q~8 re tm3_clk_v0 0 

.latch $add~411^ADD~70-10[1] $dff~418^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30490 $dffe~415^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30492 $dffe~415^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30494 $dffe~415^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30496 $dffe~415^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30498 $dffe~415^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30500 $dffe~415^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30502 $dffe~415^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30504 $dffe~415^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30506 $dffe~782^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30508 $dffe~782^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30510 $dffe~782^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30512 $dffe~782^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30514 $dffe~782^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30516 $dffe~782^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30518 $dffe~782^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30520 $dffe~782^Q~7 re tm3_clk_v0 0 

.latch $add~779^ADD~69-2[1] $dff~785^Q~1 re tm3_clk_v0 0 

.latch $add~779^ADD~69-3[1] $dff~785^Q~2 re tm3_clk_v0 0 

.latch $add~779^ADD~69-4[1] $dff~785^Q~3 re tm3_clk_v0 0 

.latch $add~779^ADD~69-5[1] $dff~785^Q~4 re tm3_clk_v0 0 

.latch $add~779^ADD~69-6[1] $dff~785^Q~5 re tm3_clk_v0 0 

.latch $add~779^ADD~69-7[1] $dff~785^Q~6 re tm3_clk_v0 0 

.latch $add~779^ADD~69-8[1] $dff~785^Q~7 re tm3_clk_v0 0 

.latch $add~779^ADD~69-9[1] $dff~785^Q~8 re tm3_clk_v0 0 

.latch $add~779^ADD~69-10[1] $dff~785^Q~9 re tm3_clk_v0 0 

.latch $add~780^ADD~68-2[1] $dff~786^Q~2 re tm3_clk_v0 0 

.latch $add~780^ADD~68-3[1] $dff~786^Q~3 re tm3_clk_v0 0 

.latch $add~780^ADD~68-4[1] $dff~786^Q~4 re tm3_clk_v0 0 

.latch $add~780^ADD~68-5[1] $dff~786^Q~5 re tm3_clk_v0 0 

.latch $add~780^ADD~68-6[1] $dff~786^Q~6 re tm3_clk_v0 0 

.latch $add~780^ADD~68-7[1] $dff~786^Q~7 re tm3_clk_v0 0 

.latch $add~780^ADD~68-8[1] $dff~786^Q~8 re tm3_clk_v0 0 

.latch $add~780^ADD~68-9[1] $dff~786^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30522 $dffe~781^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30524 $dffe~781^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30526 $dffe~781^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30528 $dffe~781^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30530 $dffe~781^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30532 $dffe~781^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30534 $dffe~781^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30536 $dffe~781^Q~7 re tm3_clk_v0 0 

.latch $dffe~781^Q~0 $dff~1122^Q~0 re tm3_clk_v0 0 

.latch $dffe~781^Q~1 $dff~1122^Q~1 re tm3_clk_v0 0 

.latch $dffe~781^Q~2 $dff~1122^Q~2 re tm3_clk_v0 0 

.latch $dffe~781^Q~3 $dff~1122^Q~3 re tm3_clk_v0 0 

.latch $dffe~781^Q~4 $dff~1122^Q~4 re tm3_clk_v0 0 

.latch $dffe~781^Q~5 $dff~1122^Q~5 re tm3_clk_v0 0 

.latch $dffe~781^Q~6 $dff~1122^Q~6 re tm3_clk_v0 0 

.latch $dffe~781^Q~7 $dff~1122^Q~7 re tm3_clk_v0 0 

.latch $dff~1122^Q~0 $dff~1121^Q~0 re tm3_clk_v0 0 

.latch $dff~1122^Q~1 $dff~1121^Q~1 re tm3_clk_v0 0 

.latch $dff~1122^Q~2 $dff~1121^Q~2 re tm3_clk_v0 0 

.latch $dff~1122^Q~3 $dff~1121^Q~3 re tm3_clk_v0 0 

.latch $dff~1122^Q~4 $dff~1121^Q~4 re tm3_clk_v0 0 

.latch $dff~1122^Q~5 $dff~1121^Q~5 re tm3_clk_v0 0 

.latch $dff~1122^Q~6 $dff~1121^Q~6 re tm3_clk_v0 0 

.latch $dff~1122^Q~7 $dff~1121^Q~7 re tm3_clk_v0 0 

.latch $dff~1121^Q~0 $dff~1123^Q~0 re tm3_clk_v0 0 

.latch $dff~1121^Q~1 $dff~1123^Q~1 re tm3_clk_v0 0 

.latch $dff~1121^Q~2 $dff~1123^Q~2 re tm3_clk_v0 0 

.latch $dff~1121^Q~3 $dff~1123^Q~3 re tm3_clk_v0 0 

.latch $dff~1121^Q~4 $dff~1123^Q~4 re tm3_clk_v0 0 

.latch $dff~1121^Q~5 $dff~1123^Q~5 re tm3_clk_v0 0 

.latch $dff~1121^Q~6 $dff~1123^Q~6 re tm3_clk_v0 0 

.latch $dff~1121^Q~7 $dff~1123^Q~7 re tm3_clk_v0 0 

.latch $dff~1123^Q~0 $dff~136^Q~0 re tm3_clk_v0 0 

.latch $dff~1123^Q~1 $dff~136^Q~1 re tm3_clk_v0 0 

.latch $dff~1123^Q~2 $dff~136^Q~2 re tm3_clk_v0 0 

.latch $dff~1123^Q~3 $dff~136^Q~3 re tm3_clk_v0 0 

.latch $dff~1123^Q~4 $dff~136^Q~4 re tm3_clk_v0 0 

.latch $dff~1123^Q~5 $dff~136^Q~5 re tm3_clk_v0 0 

.latch $dff~1123^Q~6 $dff~136^Q~6 re tm3_clk_v0 0 

.latch $dff~1123^Q~7 $dff~136^Q~7 re tm3_clk_v0 0 

.latch $add~133^ADD~29-1[1] $dff~138^Q~0 re tm3_clk_v0 0 

.latch $add~133^ADD~29-2[1] $dff~138^Q~1 re tm3_clk_v0 0 

.latch $add~133^ADD~29-3[1] $dff~138^Q~2 re tm3_clk_v0 0 

.latch $add~133^ADD~29-4[1] $dff~138^Q~3 re tm3_clk_v0 0 

.latch $add~133^ADD~29-5[1] $dff~138^Q~4 re tm3_clk_v0 0 

.latch $add~133^ADD~29-6[1] $dff~138^Q~5 re tm3_clk_v0 0 

.latch $add~133^ADD~29-7[1] $dff~138^Q~6 re tm3_clk_v0 0 

.latch $add~133^ADD~29-8[1] $dff~138^Q~7 re tm3_clk_v0 0 

.latch $add~133^ADD~29-9[1] $dff~138^Q~8 re tm3_clk_v0 0 

.latch $add~133^ADD~29-10[1] $dff~138^Q~9 re tm3_clk_v0 0 

.latch $add~133^ADD~29-11[1] $dff~138^Q~10 re tm3_clk_v0 0 

.latch $add~134^ADD~8-1[1] $dff~139^Q~0 re tm3_clk_v0 0 

.latch $add~134^ADD~8-2[1] $dff~139^Q~1 re tm3_clk_v0 0 

.latch $add~134^ADD~8-3[1] $dff~139^Q~2 re tm3_clk_v0 0 

.latch $add~134^ADD~8-4[1] $dff~139^Q~3 re tm3_clk_v0 0 

.latch $add~134^ADD~8-5[1] $dff~139^Q~4 re tm3_clk_v0 0 

.latch $add~134^ADD~8-6[1] $dff~139^Q~5 re tm3_clk_v0 0 

.latch $add~134^ADD~8-7[1] $dff~139^Q~6 re tm3_clk_v0 0 

.latch $add~134^ADD~8-8[1] $dff~139^Q~7 re tm3_clk_v0 0 

.latch $add~134^ADD~8-9[1] $dff~139^Q~8 re tm3_clk_v0 0 

.latch $add~134^ADD~8-10[1] $dff~139^Q~9 re tm3_clk_v0 0 

.latch $add~134^ADD~8-11[1] $dff~139^Q~10 re tm3_clk_v0 0 

.latch $dff~139^Q~0 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.A[0] re \
 tm3_clk_v0 0 

.latch $dff~139^Q~1 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.A[1] re \
 tm3_clk_v0 0 

.latch $dff~139^Q~2 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.A[2] re \
 tm3_clk_v0 0 

.latch $dff~139^Q~3 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.A[3] re \
 tm3_clk_v0 0 

.latch $dff~139^Q~4 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.A[4] re \
 tm3_clk_v0 0 

.latch $dff~139^Q~5 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.A[5] re \
 tm3_clk_v0 0 

.latch $dff~139^Q~6 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.A[6] re \
 tm3_clk_v0 0 

.latch $dff~139^Q~7 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.A[7] re \
 tm3_clk_v0 0 

.latch $dff~139^Q~8 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.A[8] re \
 tm3_clk_v0 0 

.latch $dff~139^Q~9 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.A[9] re \
 tm3_clk_v0 0 

.latch $dff~139^Q~10 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.A[10] re \
 tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30538 $dffe~787^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30540 $dffe~787^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30542 $dffe~787^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30544 $dffe~787^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30546 $dffe~787^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30548 $dffe~787^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30550 $dffe~787^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30552 $dffe~787^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30554 $dffe~788^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30556 $dffe~788^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30558 $dffe~788^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30560 $dffe~788^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30562 $dffe~788^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30564 $dffe~788^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30566 $dffe~788^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30568 $dffe~788^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30570 $dffe~784^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30572 $dffe~784^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30574 $dffe~784^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30576 $dffe~784^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30578 $dffe~784^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30580 $dffe~784^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30582 $dffe~784^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30584 $dffe~784^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30586 $dffe~789^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30588 $dffe~789^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30590 $dffe~789^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30592 $dffe~789^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30594 $dffe~789^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30596 $dffe~789^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30598 $dffe~789^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30600 $dffe~789^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30602 $dffe~790^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30604 $dffe~790^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30606 $dffe~790^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30608 $dffe~790^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30610 $dffe~790^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30612 $dffe~790^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30614 $dffe~790^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30616 $dffe~790^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30618 $dffe~783^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30620 $dffe~783^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30622 $dffe~783^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30624 $dffe~783^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30626 $dffe~783^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30628 $dffe~783^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30630 $dffe~783^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30632 $dffe~783^Q~7 re tm3_clk_v0 0 

.latch $dffe~413^Q~0 $dff~416^Q~0 re tm3_clk_v0 0 

.latch $dffe~413^Q~1 $dff~416^Q~1 re tm3_clk_v0 0 

.latch $dffe~413^Q~2 $dff~416^Q~2 re tm3_clk_v0 0 

.latch $dffe~413^Q~3 $dff~416^Q~3 re tm3_clk_v0 0 

.latch $dffe~413^Q~4 $dff~416^Q~4 re tm3_clk_v0 0 

.latch $dffe~413^Q~5 $dff~416^Q~5 re tm3_clk_v0 0 

.latch $dffe~413^Q~6 $dff~416^Q~6 re tm3_clk_v0 0 

.latch $dffe~413^Q~7 $dff~416^Q~7 re tm3_clk_v0 0 

.latch $dff~419^Q~0 $dff~417^Q~0 re tm3_clk_v0 0 

.latch $add~410^ADD~71-1[1] $dff~417^Q~1 re tm3_clk_v0 0 

.latch $add~410^ADD~71-2[1] $dff~417^Q~2 re tm3_clk_v0 0 

.latch $add~410^ADD~71-3[1] $dff~417^Q~3 re tm3_clk_v0 0 

.latch $add~410^ADD~71-4[1] $dff~417^Q~4 re tm3_clk_v0 0 

.latch $add~410^ADD~71-5[1] $dff~417^Q~5 re tm3_clk_v0 0 

.latch $add~410^ADD~71-6[1] $dff~417^Q~6 re tm3_clk_v0 0 

.latch $add~410^ADD~71-7[1] $dff~417^Q~7 re tm3_clk_v0 0 

.latch $add~410^ADD~71-8[1] $dff~417^Q~8 re tm3_clk_v0 0 

.latch $add~410^ADD~71-9[1] $dff~417^Q~9 re tm3_clk_v0 0 

.latch $dffe~414^Q~0 $dff~419^Q~0 re tm3_clk_v0 0 

.latch $dffe~414^Q~1 $dff~419^Q~1 re tm3_clk_v0 0 

.latch $dffe~414^Q~2 $dff~419^Q~2 re tm3_clk_v0 0 

.latch $dffe~414^Q~3 $dff~419^Q~3 re tm3_clk_v0 0 

.latch $dffe~414^Q~4 $dff~419^Q~4 re tm3_clk_v0 0 

.latch $dffe~414^Q~5 $dff~419^Q~5 re tm3_clk_v0 0 

.latch $dffe~414^Q~6 $dff~419^Q~6 re tm3_clk_v0 0 

.latch $dffe~414^Q~7 $dff~419^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30634 $dffe~1257^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30636 $dffe~1257^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30638 $dffe~1257^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30640 $dffe~1257^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30642 $dffe~1257^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30644 $dffe~1257^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30646 $dffe~1257^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30648 $dffe~1257^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30650 $dffe~1295^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30652 $dffe~1295^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30654 $dffe~1295^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30656 $dffe~1295^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30658 $dffe~1295^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30660 $dffe~1295^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30662 $dffe~1295^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30664 $dffe~1295^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30666 $dffe~403^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30668 $dffe~403^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30670 $dffe~403^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30672 $dffe~403^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30674 $dffe~403^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30676 $dffe~403^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30678 $dffe~403^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30680 $dffe~403^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30682 $dffe~402^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30684 $dffe~402^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30686 $dffe~402^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30688 $dffe~402^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30690 $dffe~402^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30692 $dffe~402^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30694 $dffe~402^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30696 $dffe~402^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30698 $dffe~401^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30700 $dffe~401^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30702 $dffe~401^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30704 $dffe~401^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30706 $dffe~401^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30708 $dffe~401^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30710 $dffe~401^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30712 $dffe~401^Q~7 re tm3_clk_v0 0 

.latch $dffe~401^Q~0 $dff~409^Q~0 re tm3_clk_v0 0 

.latch $dffe~401^Q~1 $dff~409^Q~1 re tm3_clk_v0 0 

.latch $dffe~401^Q~2 $dff~409^Q~2 re tm3_clk_v0 0 

.latch $dffe~401^Q~3 $dff~409^Q~3 re tm3_clk_v0 0 

.latch $dffe~401^Q~4 $dff~409^Q~4 re tm3_clk_v0 0 

.latch $dffe~401^Q~5 $dff~409^Q~5 re tm3_clk_v0 0 

.latch $dffe~401^Q~6 $dff~409^Q~6 re tm3_clk_v0 0 

.latch $dffe~401^Q~7 $dff~409^Q~7 re tm3_clk_v0 0 

.latch $add~400^ADD~66-3[1] $dff~407^Q~2 re tm3_clk_v0 0 

.latch $add~400^ADD~66-4[1] $dff~407^Q~3 re tm3_clk_v0 0 

.latch $add~400^ADD~66-5[1] $dff~407^Q~4 re tm3_clk_v0 0 

.latch $add~400^ADD~66-6[1] $dff~407^Q~5 re tm3_clk_v0 0 

.latch $add~400^ADD~66-7[1] $dff~407^Q~6 re tm3_clk_v0 0 

.latch $add~400^ADD~66-8[1] $dff~407^Q~7 re tm3_clk_v0 0 

.latch $add~400^ADD~66-9[1] $dff~407^Q~8 re tm3_clk_v0 0 

.latch $add~400^ADD~66-10[1] $dff~407^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30714 $dffe~404^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30716 $dffe~404^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30718 $dffe~404^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30720 $dffe~404^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30722 $dffe~404^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30724 $dffe~404^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30726 $dffe~404^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30728 $dffe~404^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30730 $dffe~770^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30732 $dffe~770^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30734 $dffe~770^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30736 $dffe~770^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30738 $dffe~770^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30740 $dffe~770^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30742 $dffe~770^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30744 $dffe~770^Q~7 re tm3_clk_v0 0 

.latch $add~767^ADD~65-2[1] $dff~773^Q~1 re tm3_clk_v0 0 

.latch $add~767^ADD~65-3[1] $dff~773^Q~2 re tm3_clk_v0 0 

.latch $add~767^ADD~65-4[1] $dff~773^Q~3 re tm3_clk_v0 0 

.latch $add~767^ADD~65-5[1] $dff~773^Q~4 re tm3_clk_v0 0 

.latch $add~767^ADD~65-6[1] $dff~773^Q~5 re tm3_clk_v0 0 

.latch $add~767^ADD~65-7[1] $dff~773^Q~6 re tm3_clk_v0 0 

.latch $add~767^ADD~65-8[1] $dff~773^Q~7 re tm3_clk_v0 0 

.latch $add~767^ADD~65-9[1] $dff~773^Q~8 re tm3_clk_v0 0 

.latch $add~767^ADD~65-10[1] $dff~773^Q~9 re tm3_clk_v0 0 

.latch $add~768^ADD~64-2[1] $dff~774^Q~2 re tm3_clk_v0 0 

.latch $add~768^ADD~64-3[1] $dff~774^Q~3 re tm3_clk_v0 0 

.latch $add~768^ADD~64-4[1] $dff~774^Q~4 re tm3_clk_v0 0 

.latch $add~768^ADD~64-5[1] $dff~774^Q~5 re tm3_clk_v0 0 

.latch $add~768^ADD~64-6[1] $dff~774^Q~6 re tm3_clk_v0 0 

.latch $add~768^ADD~64-7[1] $dff~774^Q~7 re tm3_clk_v0 0 

.latch $add~768^ADD~64-8[1] $dff~774^Q~8 re tm3_clk_v0 0 

.latch $add~768^ADD~64-9[1] $dff~774^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30746 $dffe~769^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30748 $dffe~769^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30750 $dffe~769^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30752 $dffe~769^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30754 $dffe~769^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30756 $dffe~769^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30758 $dffe~769^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30760 $dffe~769^Q~7 re tm3_clk_v0 0 

.latch $dffe~769^Q~0 $dff~1119^Q~0 re tm3_clk_v0 0 

.latch $dffe~769^Q~1 $dff~1119^Q~1 re tm3_clk_v0 0 

.latch $dffe~769^Q~2 $dff~1119^Q~2 re tm3_clk_v0 0 

.latch $dffe~769^Q~3 $dff~1119^Q~3 re tm3_clk_v0 0 

.latch $dffe~769^Q~4 $dff~1119^Q~4 re tm3_clk_v0 0 

.latch $dffe~769^Q~5 $dff~1119^Q~5 re tm3_clk_v0 0 

.latch $dffe~769^Q~6 $dff~1119^Q~6 re tm3_clk_v0 0 

.latch $dffe~769^Q~7 $dff~1119^Q~7 re tm3_clk_v0 0 

.latch $dff~1119^Q~0 $dff~1118^Q~0 re tm3_clk_v0 0 

.latch $dff~1119^Q~1 $dff~1118^Q~1 re tm3_clk_v0 0 

.latch $dff~1119^Q~2 $dff~1118^Q~2 re tm3_clk_v0 0 

.latch $dff~1119^Q~3 $dff~1118^Q~3 re tm3_clk_v0 0 

.latch $dff~1119^Q~4 $dff~1118^Q~4 re tm3_clk_v0 0 

.latch $dff~1119^Q~5 $dff~1118^Q~5 re tm3_clk_v0 0 

.latch $dff~1119^Q~6 $dff~1118^Q~6 re tm3_clk_v0 0 

.latch $dff~1119^Q~7 $dff~1118^Q~7 re tm3_clk_v0 0 

.latch $dff~1118^Q~0 $dff~1120^Q~0 re tm3_clk_v0 0 

.latch $dff~1118^Q~1 $dff~1120^Q~1 re tm3_clk_v0 0 

.latch $dff~1118^Q~2 $dff~1120^Q~2 re tm3_clk_v0 0 

.latch $dff~1118^Q~3 $dff~1120^Q~3 re tm3_clk_v0 0 

.latch $dff~1118^Q~4 $dff~1120^Q~4 re tm3_clk_v0 0 

.latch $dff~1118^Q~5 $dff~1120^Q~5 re tm3_clk_v0 0 

.latch $dff~1118^Q~6 $dff~1120^Q~6 re tm3_clk_v0 0 

.latch $dff~1118^Q~7 $dff~1120^Q~7 re tm3_clk_v0 0 

.latch $dff~1120^Q~0 $dff~129^Q~0 re tm3_clk_v0 0 

.latch $dff~1120^Q~1 $dff~129^Q~1 re tm3_clk_v0 0 

.latch $dff~1120^Q~2 $dff~129^Q~2 re tm3_clk_v0 0 

.latch $dff~1120^Q~3 $dff~129^Q~3 re tm3_clk_v0 0 

.latch $dff~1120^Q~4 $dff~129^Q~4 re tm3_clk_v0 0 

.latch $dff~1120^Q~5 $dff~129^Q~5 re tm3_clk_v0 0 

.latch $dff~1120^Q~6 $dff~129^Q~6 re tm3_clk_v0 0 

.latch $dff~1120^Q~7 $dff~129^Q~7 re tm3_clk_v0 0 

.latch $add~126^ADD~28-1[1] $dff~131^Q~0 re tm3_clk_v0 0 

.latch $add~126^ADD~28-2[1] $dff~131^Q~1 re tm3_clk_v0 0 

.latch $add~126^ADD~28-3[1] $dff~131^Q~2 re tm3_clk_v0 0 

.latch $add~126^ADD~28-4[1] $dff~131^Q~3 re tm3_clk_v0 0 

.latch $add~126^ADD~28-5[1] $dff~131^Q~4 re tm3_clk_v0 0 

.latch $add~126^ADD~28-6[1] $dff~131^Q~5 re tm3_clk_v0 0 

.latch $add~126^ADD~28-7[1] $dff~131^Q~6 re tm3_clk_v0 0 

.latch $add~126^ADD~28-8[1] $dff~131^Q~7 re tm3_clk_v0 0 

.latch $add~126^ADD~28-9[1] $dff~131^Q~8 re tm3_clk_v0 0 

.latch $add~126^ADD~28-10[1] $dff~131^Q~9 re tm3_clk_v0 0 

.latch $add~126^ADD~28-11[1] $dff~131^Q~10 re tm3_clk_v0 0 

.latch $add~127^ADD~7-1[1] $dff~132^Q~0 re tm3_clk_v0 0 

.latch $add~127^ADD~7-2[1] $dff~132^Q~1 re tm3_clk_v0 0 

.latch $add~127^ADD~7-3[1] $dff~132^Q~2 re tm3_clk_v0 0 

.latch $add~127^ADD~7-4[1] $dff~132^Q~3 re tm3_clk_v0 0 

.latch $add~127^ADD~7-5[1] $dff~132^Q~4 re tm3_clk_v0 0 

.latch $add~127^ADD~7-6[1] $dff~132^Q~5 re tm3_clk_v0 0 

.latch $add~127^ADD~7-7[1] $dff~132^Q~6 re tm3_clk_v0 0 

.latch $add~127^ADD~7-8[1] $dff~132^Q~7 re tm3_clk_v0 0 

.latch $add~127^ADD~7-9[1] $dff~132^Q~8 re tm3_clk_v0 0 

.latch $add~127^ADD~7-10[1] $dff~132^Q~9 re tm3_clk_v0 0 

.latch $add~127^ADD~7-11[1] $dff~132^Q~10 re tm3_clk_v0 0 

.latch $dff~132^Q~0 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.B[0] re \
 tm3_clk_v0 0 

.latch $dff~132^Q~1 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.B[1] re \
 tm3_clk_v0 0 

.latch $dff~132^Q~2 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.B[2] re \
 tm3_clk_v0 0 

.latch $dff~132^Q~3 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.B[3] re \
 tm3_clk_v0 0 

.latch $dff~132^Q~4 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.B[4] re \
 tm3_clk_v0 0 

.latch $dff~132^Q~5 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.B[5] re \
 tm3_clk_v0 0 

.latch $dff~132^Q~6 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.B[6] re \
 tm3_clk_v0 0 

.latch $dff~132^Q~7 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.B[7] re \
 tm3_clk_v0 0 

.latch $dff~132^Q~8 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.B[8] re \
 tm3_clk_v0 0 

.latch $dff~132^Q~9 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.B[9] re \
 tm3_clk_v0 0 

.latch $dff~132^Q~10 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.B[10] re \
 tm3_clk_v0 0 

.latch $not~330^Y~0 $dff~246^Q~0 re tm3_clk_v0 0 

.latch $mux~331^Y~0 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.A[0] re \
 tm3_clk_v0 0 

.latch $mux~331^Y~1 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.A[1] re \
 tm3_clk_v0 0 

.latch $mux~331^Y~2 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.A[2] re \
 tm3_clk_v0 0 

.latch $mux~331^Y~3 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.A[3] re \
 tm3_clk_v0 0 

.latch $mux~331^Y~4 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.A[4] re \
 tm3_clk_v0 0 

.latch $mux~331^Y~5 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.A[5] re \
 tm3_clk_v0 0 

.latch $mux~331^Y~6 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.A[6] re \
 tm3_clk_v0 0 

.latch $mux~331^Y~7 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.A[7] re \
 tm3_clk_v0 0 

.latch $mux~331^Y~8 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.A[8] re \
 tm3_clk_v0 0 

.latch $mux~331^Y~9 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.A[9] re \
 tm3_clk_v0 0 

.latch $mux~331^Y~10 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.A[10] re \
 tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30762 $dffe~775^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30764 $dffe~775^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30766 $dffe~775^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30768 $dffe~775^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30770 $dffe~775^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30772 $dffe~775^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30774 $dffe~775^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30776 $dffe~775^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30778 $dffe~776^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30780 $dffe~776^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30782 $dffe~776^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30784 $dffe~776^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30786 $dffe~776^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30788 $dffe~776^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30790 $dffe~776^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30792 $dffe~776^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30794 $dffe~772^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30796 $dffe~772^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30798 $dffe~772^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30800 $dffe~772^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30802 $dffe~772^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30804 $dffe~772^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30806 $dffe~772^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30808 $dffe~772^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30810 $dffe~777^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30812 $dffe~777^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30814 $dffe~777^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30816 $dffe~777^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30818 $dffe~777^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30820 $dffe~777^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30822 $dffe~777^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30824 $dffe~777^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30826 $dffe~778^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30828 $dffe~778^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30830 $dffe~778^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30832 $dffe~778^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30834 $dffe~778^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30836 $dffe~778^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30838 $dffe~778^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30840 $dffe~778^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30842 $dffe~771^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30844 $dffe~771^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30846 $dffe~771^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30848 $dffe~771^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30850 $dffe~771^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30852 $dffe~771^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30854 $dffe~771^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30856 $dffe~771^Q~7 re tm3_clk_v0 0 

.latch $dffe~402^Q~0 $dff~405^Q~0 re tm3_clk_v0 0 

.latch $dffe~402^Q~1 $dff~405^Q~1 re tm3_clk_v0 0 

.latch $dffe~402^Q~2 $dff~405^Q~2 re tm3_clk_v0 0 

.latch $dffe~402^Q~3 $dff~405^Q~3 re tm3_clk_v0 0 

.latch $dffe~402^Q~4 $dff~405^Q~4 re tm3_clk_v0 0 

.latch $dffe~402^Q~5 $dff~405^Q~5 re tm3_clk_v0 0 

.latch $dffe~402^Q~6 $dff~405^Q~6 re tm3_clk_v0 0 

.latch $dffe~402^Q~7 $dff~405^Q~7 re tm3_clk_v0 0 

.latch $dff~408^Q~0 $dff~406^Q~0 re tm3_clk_v0 0 

.latch $add~399^ADD~67-1[1] $dff~406^Q~1 re tm3_clk_v0 0 

.latch $add~399^ADD~67-2[1] $dff~406^Q~2 re tm3_clk_v0 0 

.latch $add~399^ADD~67-3[1] $dff~406^Q~3 re tm3_clk_v0 0 

.latch $add~399^ADD~67-4[1] $dff~406^Q~4 re tm3_clk_v0 0 

.latch $add~399^ADD~67-5[1] $dff~406^Q~5 re tm3_clk_v0 0 

.latch $add~399^ADD~67-6[1] $dff~406^Q~6 re tm3_clk_v0 0 

.latch $add~399^ADD~67-7[1] $dff~406^Q~7 re tm3_clk_v0 0 

.latch $add~399^ADD~67-8[1] $dff~406^Q~8 re tm3_clk_v0 0 

.latch $add~399^ADD~67-9[1] $dff~406^Q~9 re tm3_clk_v0 0 

.latch $dffe~403^Q~0 $dff~408^Q~0 re tm3_clk_v0 0 

.latch $dffe~403^Q~1 $dff~408^Q~1 re tm3_clk_v0 0 

.latch $dffe~403^Q~2 $dff~408^Q~2 re tm3_clk_v0 0 

.latch $dffe~403^Q~3 $dff~408^Q~3 re tm3_clk_v0 0 

.latch $dffe~403^Q~4 $dff~408^Q~4 re tm3_clk_v0 0 

.latch $dffe~403^Q~5 $dff~408^Q~5 re tm3_clk_v0 0 

.latch $dffe~403^Q~6 $dff~408^Q~6 re tm3_clk_v0 0 

.latch $dffe~403^Q~7 $dff~408^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30858 $dffe~1258^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30860 $dffe~1258^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30862 $dffe~1258^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30864 $dffe~1258^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30866 $dffe~1258^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30868 $dffe~1258^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30870 $dffe~1258^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30872 $dffe~1258^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30874 $dffe~1296^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30876 $dffe~1296^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30878 $dffe~1296^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30880 $dffe~1296^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30882 $dffe~1296^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30884 $dffe~1296^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30886 $dffe~1296^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30888 $dffe~1296^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30890 $dffe~392^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30892 $dffe~392^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30894 $dffe~392^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30896 $dffe~392^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30898 $dffe~392^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30900 $dffe~392^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30902 $dffe~392^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30904 $dffe~392^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30906 $dffe~391^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30908 $dffe~391^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30910 $dffe~391^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30912 $dffe~391^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30914 $dffe~391^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30916 $dffe~391^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30918 $dffe~391^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30920 $dffe~391^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30922 $dffe~390^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30924 $dffe~390^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30926 $dffe~390^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30928 $dffe~390^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30930 $dffe~390^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30932 $dffe~390^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30934 $dffe~390^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30936 $dffe~390^Q~7 re tm3_clk_v0 0 

.latch $dffe~390^Q~0 $dff~398^Q~0 re tm3_clk_v0 0 

.latch $dffe~390^Q~1 $dff~398^Q~1 re tm3_clk_v0 0 

.latch $dffe~390^Q~2 $dff~398^Q~2 re tm3_clk_v0 0 

.latch $dffe~390^Q~3 $dff~398^Q~3 re tm3_clk_v0 0 

.latch $dffe~390^Q~4 $dff~398^Q~4 re tm3_clk_v0 0 

.latch $dffe~390^Q~5 $dff~398^Q~5 re tm3_clk_v0 0 

.latch $dffe~390^Q~6 $dff~398^Q~6 re tm3_clk_v0 0 

.latch $dffe~390^Q~7 $dff~398^Q~7 re tm3_clk_v0 0 

.latch $add~389^ADD~62-3[1] $dff~396^Q~2 re tm3_clk_v0 0 

.latch $add~389^ADD~62-4[1] $dff~396^Q~3 re tm3_clk_v0 0 

.latch $add~389^ADD~62-5[1] $dff~396^Q~4 re tm3_clk_v0 0 

.latch $add~389^ADD~62-6[1] $dff~396^Q~5 re tm3_clk_v0 0 

.latch $add~389^ADD~62-7[1] $dff~396^Q~6 re tm3_clk_v0 0 

.latch $add~389^ADD~62-8[1] $dff~396^Q~7 re tm3_clk_v0 0 

.latch $add~389^ADD~62-9[1] $dff~396^Q~8 re tm3_clk_v0 0 

.latch $add~389^ADD~62-10[1] $dff~396^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30938 $dffe~393^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30940 $dffe~393^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30942 $dffe~393^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30944 $dffe~393^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30946 $dffe~393^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30948 $dffe~393^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30950 $dffe~393^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30952 $dffe~393^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30954 $dffe~758^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30956 $dffe~758^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30958 $dffe~758^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30960 $dffe~758^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30962 $dffe~758^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30964 $dffe~758^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30966 $dffe~758^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30968 $dffe~758^Q~7 re tm3_clk_v0 0 

.latch $add~755^ADD~61-2[1] $dff~761^Q~1 re tm3_clk_v0 0 

.latch $add~755^ADD~61-3[1] $dff~761^Q~2 re tm3_clk_v0 0 

.latch $add~755^ADD~61-4[1] $dff~761^Q~3 re tm3_clk_v0 0 

.latch $add~755^ADD~61-5[1] $dff~761^Q~4 re tm3_clk_v0 0 

.latch $add~755^ADD~61-6[1] $dff~761^Q~5 re tm3_clk_v0 0 

.latch $add~755^ADD~61-7[1] $dff~761^Q~6 re tm3_clk_v0 0 

.latch $add~755^ADD~61-8[1] $dff~761^Q~7 re tm3_clk_v0 0 

.latch $add~755^ADD~61-9[1] $dff~761^Q~8 re tm3_clk_v0 0 

.latch $add~755^ADD~61-10[1] $dff~761^Q~9 re tm3_clk_v0 0 

.latch $add~756^ADD~60-2[1] $dff~762^Q~2 re tm3_clk_v0 0 

.latch $add~756^ADD~60-3[1] $dff~762^Q~3 re tm3_clk_v0 0 

.latch $add~756^ADD~60-4[1] $dff~762^Q~4 re tm3_clk_v0 0 

.latch $add~756^ADD~60-5[1] $dff~762^Q~5 re tm3_clk_v0 0 

.latch $add~756^ADD~60-6[1] $dff~762^Q~6 re tm3_clk_v0 0 

.latch $add~756^ADD~60-7[1] $dff~762^Q~7 re tm3_clk_v0 0 

.latch $add~756^ADD~60-8[1] $dff~762^Q~8 re tm3_clk_v0 0 

.latch $add~756^ADD~60-9[1] $dff~762^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30970 $dffe~757^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30972 $dffe~757^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30974 $dffe~757^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30976 $dffe~757^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30978 $dffe~757^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30980 $dffe~757^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30982 $dffe~757^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30984 $dffe~757^Q~7 re tm3_clk_v0 0 

.latch $dffe~757^Q~0 $dff~1116^Q~0 re tm3_clk_v0 0 

.latch $dffe~757^Q~1 $dff~1116^Q~1 re tm3_clk_v0 0 

.latch $dffe~757^Q~2 $dff~1116^Q~2 re tm3_clk_v0 0 

.latch $dffe~757^Q~3 $dff~1116^Q~3 re tm3_clk_v0 0 

.latch $dffe~757^Q~4 $dff~1116^Q~4 re tm3_clk_v0 0 

.latch $dffe~757^Q~5 $dff~1116^Q~5 re tm3_clk_v0 0 

.latch $dffe~757^Q~6 $dff~1116^Q~6 re tm3_clk_v0 0 

.latch $dffe~757^Q~7 $dff~1116^Q~7 re tm3_clk_v0 0 

.latch $dff~1116^Q~0 $dff~1115^Q~0 re tm3_clk_v0 0 

.latch $dff~1116^Q~1 $dff~1115^Q~1 re tm3_clk_v0 0 

.latch $dff~1116^Q~2 $dff~1115^Q~2 re tm3_clk_v0 0 

.latch $dff~1116^Q~3 $dff~1115^Q~3 re tm3_clk_v0 0 

.latch $dff~1116^Q~4 $dff~1115^Q~4 re tm3_clk_v0 0 

.latch $dff~1116^Q~5 $dff~1115^Q~5 re tm3_clk_v0 0 

.latch $dff~1116^Q~6 $dff~1115^Q~6 re tm3_clk_v0 0 

.latch $dff~1116^Q~7 $dff~1115^Q~7 re tm3_clk_v0 0 

.latch $dff~1115^Q~0 $dff~1117^Q~0 re tm3_clk_v0 0 

.latch $dff~1115^Q~1 $dff~1117^Q~1 re tm3_clk_v0 0 

.latch $dff~1115^Q~2 $dff~1117^Q~2 re tm3_clk_v0 0 

.latch $dff~1115^Q~3 $dff~1117^Q~3 re tm3_clk_v0 0 

.latch $dff~1115^Q~4 $dff~1117^Q~4 re tm3_clk_v0 0 

.latch $dff~1115^Q~5 $dff~1117^Q~5 re tm3_clk_v0 0 

.latch $dff~1115^Q~6 $dff~1117^Q~6 re tm3_clk_v0 0 

.latch $dff~1115^Q~7 $dff~1117^Q~7 re tm3_clk_v0 0 

.latch $dff~1117^Q~0 $dff~122^Q~0 re tm3_clk_v0 0 

.latch $dff~1117^Q~1 $dff~122^Q~1 re tm3_clk_v0 0 

.latch $dff~1117^Q~2 $dff~122^Q~2 re tm3_clk_v0 0 

.latch $dff~1117^Q~3 $dff~122^Q~3 re tm3_clk_v0 0 

.latch $dff~1117^Q~4 $dff~122^Q~4 re tm3_clk_v0 0 

.latch $dff~1117^Q~5 $dff~122^Q~5 re tm3_clk_v0 0 

.latch $dff~1117^Q~6 $dff~122^Q~6 re tm3_clk_v0 0 

.latch $dff~1117^Q~7 $dff~122^Q~7 re tm3_clk_v0 0 

.latch $add~119^ADD~27-1[1] $dff~124^Q~0 re tm3_clk_v0 0 

.latch $add~119^ADD~27-2[1] $dff~124^Q~1 re tm3_clk_v0 0 

.latch $add~119^ADD~27-3[1] $dff~124^Q~2 re tm3_clk_v0 0 

.latch $add~119^ADD~27-4[1] $dff~124^Q~3 re tm3_clk_v0 0 

.latch $add~119^ADD~27-5[1] $dff~124^Q~4 re tm3_clk_v0 0 

.latch $add~119^ADD~27-6[1] $dff~124^Q~5 re tm3_clk_v0 0 

.latch $add~119^ADD~27-7[1] $dff~124^Q~6 re tm3_clk_v0 0 

.latch $add~119^ADD~27-8[1] $dff~124^Q~7 re tm3_clk_v0 0 

.latch $add~119^ADD~27-9[1] $dff~124^Q~8 re tm3_clk_v0 0 

.latch $add~119^ADD~27-10[1] $dff~124^Q~9 re tm3_clk_v0 0 

.latch $add~119^ADD~27-11[1] $dff~124^Q~10 re tm3_clk_v0 0 

.latch $add~120^ADD~6-1[1] $dff~125^Q~0 re tm3_clk_v0 0 

.latch $add~120^ADD~6-2[1] $dff~125^Q~1 re tm3_clk_v0 0 

.latch $add~120^ADD~6-3[1] $dff~125^Q~2 re tm3_clk_v0 0 

.latch $add~120^ADD~6-4[1] $dff~125^Q~3 re tm3_clk_v0 0 

.latch $add~120^ADD~6-5[1] $dff~125^Q~4 re tm3_clk_v0 0 

.latch $add~120^ADD~6-6[1] $dff~125^Q~5 re tm3_clk_v0 0 

.latch $add~120^ADD~6-7[1] $dff~125^Q~6 re tm3_clk_v0 0 

.latch $add~120^ADD~6-8[1] $dff~125^Q~7 re tm3_clk_v0 0 

.latch $add~120^ADD~6-9[1] $dff~125^Q~8 re tm3_clk_v0 0 

.latch $add~120^ADD~6-10[1] $dff~125^Q~9 re tm3_clk_v0 0 

.latch $add~120^ADD~6-11[1] $dff~125^Q~10 re tm3_clk_v0 0 

.latch $dff~125^Q~0 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.A[0] re \
 tm3_clk_v0 0 

.latch $dff~125^Q~1 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.A[1] re \
 tm3_clk_v0 0 

.latch $dff~125^Q~2 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.A[2] re \
 tm3_clk_v0 0 

.latch $dff~125^Q~3 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.A[3] re \
 tm3_clk_v0 0 

.latch $dff~125^Q~4 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.A[4] re \
 tm3_clk_v0 0 

.latch $dff~125^Q~5 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.A[5] re \
 tm3_clk_v0 0 

.latch $dff~125^Q~6 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.A[6] re \
 tm3_clk_v0 0 

.latch $dff~125^Q~7 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.A[7] re \
 tm3_clk_v0 0 

.latch $dff~125^Q~8 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.A[8] re \
 tm3_clk_v0 0 

.latch $dff~125^Q~9 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.A[9] re \
 tm3_clk_v0 0 

.latch $dff~125^Q~10 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.A[10] re \
 tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30986 $dffe~763^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30988 $dffe~763^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30990 $dffe~763^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30992 $dffe~763^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30994 $dffe~763^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30996 $dffe~763^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$30998 $dffe~763^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31000 $dffe~763^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31002 $dffe~764^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31004 $dffe~764^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31006 $dffe~764^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31008 $dffe~764^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31010 $dffe~764^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31012 $dffe~764^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31014 $dffe~764^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31016 $dffe~764^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31018 $dffe~760^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31020 $dffe~760^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31022 $dffe~760^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31024 $dffe~760^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31026 $dffe~760^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31028 $dffe~760^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31030 $dffe~760^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31032 $dffe~760^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31034 $dffe~765^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31036 $dffe~765^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31038 $dffe~765^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31040 $dffe~765^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31042 $dffe~765^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31044 $dffe~765^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31046 $dffe~765^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31048 $dffe~765^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31050 $dffe~766^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31052 $dffe~766^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31054 $dffe~766^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31056 $dffe~766^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31058 $dffe~766^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31060 $dffe~766^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31062 $dffe~766^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31064 $dffe~766^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31066 $dffe~759^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31068 $dffe~759^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31070 $dffe~759^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31072 $dffe~759^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31074 $dffe~759^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31076 $dffe~759^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31078 $dffe~759^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31080 $dffe~759^Q~7 re tm3_clk_v0 0 

.latch $dffe~391^Q~0 $dff~394^Q~0 re tm3_clk_v0 0 

.latch $dffe~391^Q~1 $dff~394^Q~1 re tm3_clk_v0 0 

.latch $dffe~391^Q~2 $dff~394^Q~2 re tm3_clk_v0 0 

.latch $dffe~391^Q~3 $dff~394^Q~3 re tm3_clk_v0 0 

.latch $dffe~391^Q~4 $dff~394^Q~4 re tm3_clk_v0 0 

.latch $dffe~391^Q~5 $dff~394^Q~5 re tm3_clk_v0 0 

.latch $dffe~391^Q~6 $dff~394^Q~6 re tm3_clk_v0 0 

.latch $dffe~391^Q~7 $dff~394^Q~7 re tm3_clk_v0 0 

.latch $dff~397^Q~0 $dff~395^Q~0 re tm3_clk_v0 0 

.latch $add~388^ADD~63-1[1] $dff~395^Q~1 re tm3_clk_v0 0 

.latch $add~388^ADD~63-2[1] $dff~395^Q~2 re tm3_clk_v0 0 

.latch $add~388^ADD~63-3[1] $dff~395^Q~3 re tm3_clk_v0 0 

.latch $add~388^ADD~63-4[1] $dff~395^Q~4 re tm3_clk_v0 0 

.latch $add~388^ADD~63-5[1] $dff~395^Q~5 re tm3_clk_v0 0 

.latch $add~388^ADD~63-6[1] $dff~395^Q~6 re tm3_clk_v0 0 

.latch $add~388^ADD~63-7[1] $dff~395^Q~7 re tm3_clk_v0 0 

.latch $add~388^ADD~63-8[1] $dff~395^Q~8 re tm3_clk_v0 0 

.latch $add~388^ADD~63-9[1] $dff~395^Q~9 re tm3_clk_v0 0 

.latch $dffe~392^Q~0 $dff~397^Q~0 re tm3_clk_v0 0 

.latch $dffe~392^Q~1 $dff~397^Q~1 re tm3_clk_v0 0 

.latch $dffe~392^Q~2 $dff~397^Q~2 re tm3_clk_v0 0 

.latch $dffe~392^Q~3 $dff~397^Q~3 re tm3_clk_v0 0 

.latch $dffe~392^Q~4 $dff~397^Q~4 re tm3_clk_v0 0 

.latch $dffe~392^Q~5 $dff~397^Q~5 re tm3_clk_v0 0 

.latch $dffe~392^Q~6 $dff~397^Q~6 re tm3_clk_v0 0 

.latch $dffe~392^Q~7 $dff~397^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31082 $dffe~1259^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31084 $dffe~1259^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31086 $dffe~1259^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31088 $dffe~1259^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31090 $dffe~1259^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31092 $dffe~1259^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31094 $dffe~1259^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31096 $dffe~1259^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31098 $dffe~1297^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31100 $dffe~1297^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31102 $dffe~1297^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31104 $dffe~1297^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31106 $dffe~1297^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31108 $dffe~1297^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31110 $dffe~1297^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31112 $dffe~1297^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31114 $dffe~381^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31116 $dffe~381^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31118 $dffe~381^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31120 $dffe~381^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31122 $dffe~381^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31124 $dffe~381^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31126 $dffe~381^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31128 $dffe~381^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31130 $dffe~380^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31132 $dffe~380^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31134 $dffe~380^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31136 $dffe~380^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31138 $dffe~380^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31140 $dffe~380^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31142 $dffe~380^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31144 $dffe~380^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31146 $dffe~379^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31148 $dffe~379^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31150 $dffe~379^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31152 $dffe~379^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31154 $dffe~379^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31156 $dffe~379^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31158 $dffe~379^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31160 $dffe~379^Q~7 re tm3_clk_v0 0 

.latch $dffe~379^Q~0 $dff~387^Q~0 re tm3_clk_v0 0 

.latch $dffe~379^Q~1 $dff~387^Q~1 re tm3_clk_v0 0 

.latch $dffe~379^Q~2 $dff~387^Q~2 re tm3_clk_v0 0 

.latch $dffe~379^Q~3 $dff~387^Q~3 re tm3_clk_v0 0 

.latch $dffe~379^Q~4 $dff~387^Q~4 re tm3_clk_v0 0 

.latch $dffe~379^Q~5 $dff~387^Q~5 re tm3_clk_v0 0 

.latch $dffe~379^Q~6 $dff~387^Q~6 re tm3_clk_v0 0 

.latch $dffe~379^Q~7 $dff~387^Q~7 re tm3_clk_v0 0 

.latch $add~378^ADD~58-3[1] $dff~385^Q~2 re tm3_clk_v0 0 

.latch $add~378^ADD~58-4[1] $dff~385^Q~3 re tm3_clk_v0 0 

.latch $add~378^ADD~58-5[1] $dff~385^Q~4 re tm3_clk_v0 0 

.latch $add~378^ADD~58-6[1] $dff~385^Q~5 re tm3_clk_v0 0 

.latch $add~378^ADD~58-7[1] $dff~385^Q~6 re tm3_clk_v0 0 

.latch $add~378^ADD~58-8[1] $dff~385^Q~7 re tm3_clk_v0 0 

.latch $add~378^ADD~58-9[1] $dff~385^Q~8 re tm3_clk_v0 0 

.latch $add~378^ADD~58-10[1] $dff~385^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31162 $dffe~382^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31164 $dffe~382^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31166 $dffe~382^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31168 $dffe~382^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31170 $dffe~382^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31172 $dffe~382^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31174 $dffe~382^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31176 $dffe~382^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31178 $dffe~746^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31180 $dffe~746^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31182 $dffe~746^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31184 $dffe~746^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31186 $dffe~746^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31188 $dffe~746^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31190 $dffe~746^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31192 $dffe~746^Q~7 re tm3_clk_v0 0 

.latch $add~743^ADD~57-2[1] $dff~749^Q~1 re tm3_clk_v0 0 

.latch $add~743^ADD~57-3[1] $dff~749^Q~2 re tm3_clk_v0 0 

.latch $add~743^ADD~57-4[1] $dff~749^Q~3 re tm3_clk_v0 0 

.latch $add~743^ADD~57-5[1] $dff~749^Q~4 re tm3_clk_v0 0 

.latch $add~743^ADD~57-6[1] $dff~749^Q~5 re tm3_clk_v0 0 

.latch $add~743^ADD~57-7[1] $dff~749^Q~6 re tm3_clk_v0 0 

.latch $add~743^ADD~57-8[1] $dff~749^Q~7 re tm3_clk_v0 0 

.latch $add~743^ADD~57-9[1] $dff~749^Q~8 re tm3_clk_v0 0 

.latch $add~743^ADD~57-10[1] $dff~749^Q~9 re tm3_clk_v0 0 

.latch $add~744^ADD~56-2[1] $dff~750^Q~2 re tm3_clk_v0 0 

.latch $add~744^ADD~56-3[1] $dff~750^Q~3 re tm3_clk_v0 0 

.latch $add~744^ADD~56-4[1] $dff~750^Q~4 re tm3_clk_v0 0 

.latch $add~744^ADD~56-5[1] $dff~750^Q~5 re tm3_clk_v0 0 

.latch $add~744^ADD~56-6[1] $dff~750^Q~6 re tm3_clk_v0 0 

.latch $add~744^ADD~56-7[1] $dff~750^Q~7 re tm3_clk_v0 0 

.latch $add~744^ADD~56-8[1] $dff~750^Q~8 re tm3_clk_v0 0 

.latch $add~744^ADD~56-9[1] $dff~750^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31194 $dffe~745^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31196 $dffe~745^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31198 $dffe~745^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31200 $dffe~745^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31202 $dffe~745^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31204 $dffe~745^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31206 $dffe~745^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31208 $dffe~745^Q~7 re tm3_clk_v0 0 

.latch $dffe~745^Q~0 $dff~1113^Q~0 re tm3_clk_v0 0 

.latch $dffe~745^Q~1 $dff~1113^Q~1 re tm3_clk_v0 0 

.latch $dffe~745^Q~2 $dff~1113^Q~2 re tm3_clk_v0 0 

.latch $dffe~745^Q~3 $dff~1113^Q~3 re tm3_clk_v0 0 

.latch $dffe~745^Q~4 $dff~1113^Q~4 re tm3_clk_v0 0 

.latch $dffe~745^Q~5 $dff~1113^Q~5 re tm3_clk_v0 0 

.latch $dffe~745^Q~6 $dff~1113^Q~6 re tm3_clk_v0 0 

.latch $dffe~745^Q~7 $dff~1113^Q~7 re tm3_clk_v0 0 

.latch $dff~1113^Q~0 $dff~1112^Q~0 re tm3_clk_v0 0 

.latch $dff~1113^Q~1 $dff~1112^Q~1 re tm3_clk_v0 0 

.latch $dff~1113^Q~2 $dff~1112^Q~2 re tm3_clk_v0 0 

.latch $dff~1113^Q~3 $dff~1112^Q~3 re tm3_clk_v0 0 

.latch $dff~1113^Q~4 $dff~1112^Q~4 re tm3_clk_v0 0 

.latch $dff~1113^Q~5 $dff~1112^Q~5 re tm3_clk_v0 0 

.latch $dff~1113^Q~6 $dff~1112^Q~6 re tm3_clk_v0 0 

.latch $dff~1113^Q~7 $dff~1112^Q~7 re tm3_clk_v0 0 

.latch $dff~1112^Q~0 $dff~1114^Q~0 re tm3_clk_v0 0 

.latch $dff~1112^Q~1 $dff~1114^Q~1 re tm3_clk_v0 0 

.latch $dff~1112^Q~2 $dff~1114^Q~2 re tm3_clk_v0 0 

.latch $dff~1112^Q~3 $dff~1114^Q~3 re tm3_clk_v0 0 

.latch $dff~1112^Q~4 $dff~1114^Q~4 re tm3_clk_v0 0 

.latch $dff~1112^Q~5 $dff~1114^Q~5 re tm3_clk_v0 0 

.latch $dff~1112^Q~6 $dff~1114^Q~6 re tm3_clk_v0 0 

.latch $dff~1112^Q~7 $dff~1114^Q~7 re tm3_clk_v0 0 

.latch $dff~1114^Q~0 $dff~115^Q~0 re tm3_clk_v0 0 

.latch $dff~1114^Q~1 $dff~115^Q~1 re tm3_clk_v0 0 

.latch $dff~1114^Q~2 $dff~115^Q~2 re tm3_clk_v0 0 

.latch $dff~1114^Q~3 $dff~115^Q~3 re tm3_clk_v0 0 

.latch $dff~1114^Q~4 $dff~115^Q~4 re tm3_clk_v0 0 

.latch $dff~1114^Q~5 $dff~115^Q~5 re tm3_clk_v0 0 

.latch $dff~1114^Q~6 $dff~115^Q~6 re tm3_clk_v0 0 

.latch $dff~1114^Q~7 $dff~115^Q~7 re tm3_clk_v0 0 

.latch $add~112^ADD~26-1[1] $dff~117^Q~0 re tm3_clk_v0 0 

.latch $add~112^ADD~26-2[1] $dff~117^Q~1 re tm3_clk_v0 0 

.latch $add~112^ADD~26-3[1] $dff~117^Q~2 re tm3_clk_v0 0 

.latch $add~112^ADD~26-4[1] $dff~117^Q~3 re tm3_clk_v0 0 

.latch $add~112^ADD~26-5[1] $dff~117^Q~4 re tm3_clk_v0 0 

.latch $add~112^ADD~26-6[1] $dff~117^Q~5 re tm3_clk_v0 0 

.latch $add~112^ADD~26-7[1] $dff~117^Q~6 re tm3_clk_v0 0 

.latch $add~112^ADD~26-8[1] $dff~117^Q~7 re tm3_clk_v0 0 

.latch $add~112^ADD~26-9[1] $dff~117^Q~8 re tm3_clk_v0 0 

.latch $add~112^ADD~26-10[1] $dff~117^Q~9 re tm3_clk_v0 0 

.latch $add~112^ADD~26-11[1] $dff~117^Q~10 re tm3_clk_v0 0 

.latch $add~113^ADD~5-1[1] $dff~118^Q~0 re tm3_clk_v0 0 

.latch $add~113^ADD~5-2[1] $dff~118^Q~1 re tm3_clk_v0 0 

.latch $add~113^ADD~5-3[1] $dff~118^Q~2 re tm3_clk_v0 0 

.latch $add~113^ADD~5-4[1] $dff~118^Q~3 re tm3_clk_v0 0 

.latch $add~113^ADD~5-5[1] $dff~118^Q~4 re tm3_clk_v0 0 

.latch $add~113^ADD~5-6[1] $dff~118^Q~5 re tm3_clk_v0 0 

.latch $add~113^ADD~5-7[1] $dff~118^Q~6 re tm3_clk_v0 0 

.latch $add~113^ADD~5-8[1] $dff~118^Q~7 re tm3_clk_v0 0 

.latch $add~113^ADD~5-9[1] $dff~118^Q~8 re tm3_clk_v0 0 

.latch $add~113^ADD~5-10[1] $dff~118^Q~9 re tm3_clk_v0 0 

.latch $add~113^ADD~5-11[1] $dff~118^Q~10 re tm3_clk_v0 0 

.latch $dff~118^Q~0 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.B[0] re \
 tm3_clk_v0 0 

.latch $dff~118^Q~1 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.B[1] re \
 tm3_clk_v0 0 

.latch $dff~118^Q~2 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.B[2] re \
 tm3_clk_v0 0 

.latch $dff~118^Q~3 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.B[3] re \
 tm3_clk_v0 0 

.latch $dff~118^Q~4 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.B[4] re \
 tm3_clk_v0 0 

.latch $dff~118^Q~5 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.B[5] re \
 tm3_clk_v0 0 

.latch $dff~118^Q~6 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.B[6] re \
 tm3_clk_v0 0 

.latch $dff~118^Q~7 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.B[7] re \
 tm3_clk_v0 0 

.latch $dff~118^Q~8 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.B[8] re \
 tm3_clk_v0 0 

.latch $dff~118^Q~9 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.B[9] re \
 tm3_clk_v0 0 

.latch $dff~118^Q~10 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.B[10] re \
 tm3_clk_v0 0 

.latch $not~332^Y~0 $dff~245^Q~0 re tm3_clk_v0 0 

.latch $mux~333^Y~0 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.B[0] re \
 tm3_clk_v0 0 

.latch $mux~333^Y~1 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.B[1] re \
 tm3_clk_v0 0 

.latch $mux~333^Y~2 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.B[2] re \
 tm3_clk_v0 0 

.latch $mux~333^Y~3 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.B[3] re \
 tm3_clk_v0 0 

.latch $mux~333^Y~4 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.B[4] re \
 tm3_clk_v0 0 

.latch $mux~333^Y~5 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.B[5] re \
 tm3_clk_v0 0 

.latch $mux~333^Y~6 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.B[6] re \
 tm3_clk_v0 0 

.latch $mux~333^Y~7 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.B[7] re \
 tm3_clk_v0 0 

.latch $mux~333^Y~8 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.B[8] re \
 tm3_clk_v0 0 

.latch $mux~333^Y~9 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.B[9] re \
 tm3_clk_v0 0 

.latch $mux~333^Y~10 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.B[10] re \
 tm3_clk_v0 0 

.latch $mux~319^Y~0 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.A[0] re \
 tm3_clk_v0 0 

.latch $mux~319^Y~1 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.A[1] re \
 tm3_clk_v0 0 

.latch $mux~319^Y~2 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.A[2] re \
 tm3_clk_v0 0 

.latch $mux~319^Y~3 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.A[3] re \
 tm3_clk_v0 0 

.latch $mux~319^Y~4 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.A[4] re \
 tm3_clk_v0 0 

.latch $mux~319^Y~5 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.A[5] re \
 tm3_clk_v0 0 

.latch $mux~319^Y~6 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.A[6] re \
 tm3_clk_v0 0 

.latch $mux~319^Y~7 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.A[7] re \
 tm3_clk_v0 0 

.latch $mux~319^Y~8 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.A[8] re \
 tm3_clk_v0 0 

.latch $mux~319^Y~9 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.A[9] re \
 tm3_clk_v0 0 

.latch $mux~319^Y~10 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.A[10] re \
 tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31210 $dffe~751^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31212 $dffe~751^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31214 $dffe~751^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31216 $dffe~751^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31218 $dffe~751^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31220 $dffe~751^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31222 $dffe~751^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31224 $dffe~751^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31226 $dffe~752^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31228 $dffe~752^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31230 $dffe~752^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31232 $dffe~752^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31234 $dffe~752^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31236 $dffe~752^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31238 $dffe~752^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31240 $dffe~752^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31242 $dffe~748^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31244 $dffe~748^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31246 $dffe~748^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31248 $dffe~748^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31250 $dffe~748^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31252 $dffe~748^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31254 $dffe~748^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31256 $dffe~748^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31258 $dffe~753^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31260 $dffe~753^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31262 $dffe~753^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31264 $dffe~753^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31266 $dffe~753^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31268 $dffe~753^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31270 $dffe~753^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31272 $dffe~753^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31274 $dffe~754^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31276 $dffe~754^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31278 $dffe~754^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31280 $dffe~754^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31282 $dffe~754^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31284 $dffe~754^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31286 $dffe~754^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31288 $dffe~754^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31290 $dffe~747^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31292 $dffe~747^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31294 $dffe~747^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31296 $dffe~747^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31298 $dffe~747^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31300 $dffe~747^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31302 $dffe~747^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31304 $dffe~747^Q~7 re tm3_clk_v0 0 

.latch $dffe~380^Q~0 $dff~383^Q~0 re tm3_clk_v0 0 

.latch $dffe~380^Q~1 $dff~383^Q~1 re tm3_clk_v0 0 

.latch $dffe~380^Q~2 $dff~383^Q~2 re tm3_clk_v0 0 

.latch $dffe~380^Q~3 $dff~383^Q~3 re tm3_clk_v0 0 

.latch $dffe~380^Q~4 $dff~383^Q~4 re tm3_clk_v0 0 

.latch $dffe~380^Q~5 $dff~383^Q~5 re tm3_clk_v0 0 

.latch $dffe~380^Q~6 $dff~383^Q~6 re tm3_clk_v0 0 

.latch $dffe~380^Q~7 $dff~383^Q~7 re tm3_clk_v0 0 

.latch $dff~386^Q~0 $dff~384^Q~0 re tm3_clk_v0 0 

.latch $add~377^ADD~59-1[1] $dff~384^Q~1 re tm3_clk_v0 0 

.latch $add~377^ADD~59-2[1] $dff~384^Q~2 re tm3_clk_v0 0 

.latch $add~377^ADD~59-3[1] $dff~384^Q~3 re tm3_clk_v0 0 

.latch $add~377^ADD~59-4[1] $dff~384^Q~4 re tm3_clk_v0 0 

.latch $add~377^ADD~59-5[1] $dff~384^Q~5 re tm3_clk_v0 0 

.latch $add~377^ADD~59-6[1] $dff~384^Q~6 re tm3_clk_v0 0 

.latch $add~377^ADD~59-7[1] $dff~384^Q~7 re tm3_clk_v0 0 

.latch $add~377^ADD~59-8[1] $dff~384^Q~8 re tm3_clk_v0 0 

.latch $add~377^ADD~59-9[1] $dff~384^Q~9 re tm3_clk_v0 0 

.latch $dffe~381^Q~0 $dff~386^Q~0 re tm3_clk_v0 0 

.latch $dffe~381^Q~1 $dff~386^Q~1 re tm3_clk_v0 0 

.latch $dffe~381^Q~2 $dff~386^Q~2 re tm3_clk_v0 0 

.latch $dffe~381^Q~3 $dff~386^Q~3 re tm3_clk_v0 0 

.latch $dffe~381^Q~4 $dff~386^Q~4 re tm3_clk_v0 0 

.latch $dffe~381^Q~5 $dff~386^Q~5 re tm3_clk_v0 0 

.latch $dffe~381^Q~6 $dff~386^Q~6 re tm3_clk_v0 0 

.latch $dffe~381^Q~7 $dff~386^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31306 $dffe~1260^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31308 $dffe~1260^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31310 $dffe~1260^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31312 $dffe~1260^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31314 $dffe~1260^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31316 $dffe~1260^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31318 $dffe~1260^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31320 $dffe~1260^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31322 $dffe~1298^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31324 $dffe~1298^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31326 $dffe~1298^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31328 $dffe~1298^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31330 $dffe~1298^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31332 $dffe~1298^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31334 $dffe~1298^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31336 $dffe~1298^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31338 $dffe~370^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31340 $dffe~370^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31342 $dffe~370^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31344 $dffe~370^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31346 $dffe~370^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31348 $dffe~370^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31350 $dffe~370^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31352 $dffe~370^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31354 $dffe~369^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31356 $dffe~369^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31358 $dffe~369^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31360 $dffe~369^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31362 $dffe~369^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31364 $dffe~369^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31366 $dffe~369^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31368 $dffe~369^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31370 $dffe~368^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31372 $dffe~368^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31374 $dffe~368^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31376 $dffe~368^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31378 $dffe~368^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31380 $dffe~368^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31382 $dffe~368^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31384 $dffe~368^Q~7 re tm3_clk_v0 0 

.latch $dffe~368^Q~0 $dff~376^Q~0 re tm3_clk_v0 0 

.latch $dffe~368^Q~1 $dff~376^Q~1 re tm3_clk_v0 0 

.latch $dffe~368^Q~2 $dff~376^Q~2 re tm3_clk_v0 0 

.latch $dffe~368^Q~3 $dff~376^Q~3 re tm3_clk_v0 0 

.latch $dffe~368^Q~4 $dff~376^Q~4 re tm3_clk_v0 0 

.latch $dffe~368^Q~5 $dff~376^Q~5 re tm3_clk_v0 0 

.latch $dffe~368^Q~6 $dff~376^Q~6 re tm3_clk_v0 0 

.latch $dffe~368^Q~7 $dff~376^Q~7 re tm3_clk_v0 0 

.latch $add~367^ADD~54-3[1] $dff~374^Q~2 re tm3_clk_v0 0 

.latch $add~367^ADD~54-4[1] $dff~374^Q~3 re tm3_clk_v0 0 

.latch $add~367^ADD~54-5[1] $dff~374^Q~4 re tm3_clk_v0 0 

.latch $add~367^ADD~54-6[1] $dff~374^Q~5 re tm3_clk_v0 0 

.latch $add~367^ADD~54-7[1] $dff~374^Q~6 re tm3_clk_v0 0 

.latch $add~367^ADD~54-8[1] $dff~374^Q~7 re tm3_clk_v0 0 

.latch $add~367^ADD~54-9[1] $dff~374^Q~8 re tm3_clk_v0 0 

.latch $add~367^ADD~54-10[1] $dff~374^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31386 $dffe~371^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31388 $dffe~371^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31390 $dffe~371^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31392 $dffe~371^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31394 $dffe~371^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31396 $dffe~371^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31398 $dffe~371^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31400 $dffe~371^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31402 $dffe~734^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31404 $dffe~734^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31406 $dffe~734^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31408 $dffe~734^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31410 $dffe~734^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31412 $dffe~734^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31414 $dffe~734^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31416 $dffe~734^Q~7 re tm3_clk_v0 0 

.latch $add~731^ADD~53-2[1] $dff~737^Q~1 re tm3_clk_v0 0 

.latch $add~731^ADD~53-3[1] $dff~737^Q~2 re tm3_clk_v0 0 

.latch $add~731^ADD~53-4[1] $dff~737^Q~3 re tm3_clk_v0 0 

.latch $add~731^ADD~53-5[1] $dff~737^Q~4 re tm3_clk_v0 0 

.latch $add~731^ADD~53-6[1] $dff~737^Q~5 re tm3_clk_v0 0 

.latch $add~731^ADD~53-7[1] $dff~737^Q~6 re tm3_clk_v0 0 

.latch $add~731^ADD~53-8[1] $dff~737^Q~7 re tm3_clk_v0 0 

.latch $add~731^ADD~53-9[1] $dff~737^Q~8 re tm3_clk_v0 0 

.latch $add~731^ADD~53-10[1] $dff~737^Q~9 re tm3_clk_v0 0 

.latch $add~732^ADD~52-2[1] $dff~738^Q~2 re tm3_clk_v0 0 

.latch $add~732^ADD~52-3[1] $dff~738^Q~3 re tm3_clk_v0 0 

.latch $add~732^ADD~52-4[1] $dff~738^Q~4 re tm3_clk_v0 0 

.latch $add~732^ADD~52-5[1] $dff~738^Q~5 re tm3_clk_v0 0 

.latch $add~732^ADD~52-6[1] $dff~738^Q~6 re tm3_clk_v0 0 

.latch $add~732^ADD~52-7[1] $dff~738^Q~7 re tm3_clk_v0 0 

.latch $add~732^ADD~52-8[1] $dff~738^Q~8 re tm3_clk_v0 0 

.latch $add~732^ADD~52-9[1] $dff~738^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31418 $dffe~733^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31420 $dffe~733^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31422 $dffe~733^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31424 $dffe~733^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31426 $dffe~733^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31428 $dffe~733^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31430 $dffe~733^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31432 $dffe~733^Q~7 re tm3_clk_v0 0 

.latch $dffe~733^Q~0 $dff~1110^Q~0 re tm3_clk_v0 0 

.latch $dffe~733^Q~1 $dff~1110^Q~1 re tm3_clk_v0 0 

.latch $dffe~733^Q~2 $dff~1110^Q~2 re tm3_clk_v0 0 

.latch $dffe~733^Q~3 $dff~1110^Q~3 re tm3_clk_v0 0 

.latch $dffe~733^Q~4 $dff~1110^Q~4 re tm3_clk_v0 0 

.latch $dffe~733^Q~5 $dff~1110^Q~5 re tm3_clk_v0 0 

.latch $dffe~733^Q~6 $dff~1110^Q~6 re tm3_clk_v0 0 

.latch $dffe~733^Q~7 $dff~1110^Q~7 re tm3_clk_v0 0 

.latch $dff~1110^Q~0 $dff~1109^Q~0 re tm3_clk_v0 0 

.latch $dff~1110^Q~1 $dff~1109^Q~1 re tm3_clk_v0 0 

.latch $dff~1110^Q~2 $dff~1109^Q~2 re tm3_clk_v0 0 

.latch $dff~1110^Q~3 $dff~1109^Q~3 re tm3_clk_v0 0 

.latch $dff~1110^Q~4 $dff~1109^Q~4 re tm3_clk_v0 0 

.latch $dff~1110^Q~5 $dff~1109^Q~5 re tm3_clk_v0 0 

.latch $dff~1110^Q~6 $dff~1109^Q~6 re tm3_clk_v0 0 

.latch $dff~1110^Q~7 $dff~1109^Q~7 re tm3_clk_v0 0 

.latch $dff~1109^Q~0 $dff~1111^Q~0 re tm3_clk_v0 0 

.latch $dff~1109^Q~1 $dff~1111^Q~1 re tm3_clk_v0 0 

.latch $dff~1109^Q~2 $dff~1111^Q~2 re tm3_clk_v0 0 

.latch $dff~1109^Q~3 $dff~1111^Q~3 re tm3_clk_v0 0 

.latch $dff~1109^Q~4 $dff~1111^Q~4 re tm3_clk_v0 0 

.latch $dff~1109^Q~5 $dff~1111^Q~5 re tm3_clk_v0 0 

.latch $dff~1109^Q~6 $dff~1111^Q~6 re tm3_clk_v0 0 

.latch $dff~1109^Q~7 $dff~1111^Q~7 re tm3_clk_v0 0 

.latch $dff~1111^Q~0 $dff~108^Q~0 re tm3_clk_v0 0 

.latch $dff~1111^Q~1 $dff~108^Q~1 re tm3_clk_v0 0 

.latch $dff~1111^Q~2 $dff~108^Q~2 re tm3_clk_v0 0 

.latch $dff~1111^Q~3 $dff~108^Q~3 re tm3_clk_v0 0 

.latch $dff~1111^Q~4 $dff~108^Q~4 re tm3_clk_v0 0 

.latch $dff~1111^Q~5 $dff~108^Q~5 re tm3_clk_v0 0 

.latch $dff~1111^Q~6 $dff~108^Q~6 re tm3_clk_v0 0 

.latch $dff~1111^Q~7 $dff~108^Q~7 re tm3_clk_v0 0 

.latch $add~105^ADD~25-1[1] $dff~110^Q~0 re tm3_clk_v0 0 

.latch $add~105^ADD~25-2[1] $dff~110^Q~1 re tm3_clk_v0 0 

.latch $add~105^ADD~25-3[1] $dff~110^Q~2 re tm3_clk_v0 0 

.latch $add~105^ADD~25-4[1] $dff~110^Q~3 re tm3_clk_v0 0 

.latch $add~105^ADD~25-5[1] $dff~110^Q~4 re tm3_clk_v0 0 

.latch $add~105^ADD~25-6[1] $dff~110^Q~5 re tm3_clk_v0 0 

.latch $add~105^ADD~25-7[1] $dff~110^Q~6 re tm3_clk_v0 0 

.latch $add~105^ADD~25-8[1] $dff~110^Q~7 re tm3_clk_v0 0 

.latch $add~105^ADD~25-9[1] $dff~110^Q~8 re tm3_clk_v0 0 

.latch $add~105^ADD~25-10[1] $dff~110^Q~9 re tm3_clk_v0 0 

.latch $add~105^ADD~25-11[1] $dff~110^Q~10 re tm3_clk_v0 0 

.latch $add~106^ADD~4-1[1] $dff~111^Q~0 re tm3_clk_v0 0 

.latch $add~106^ADD~4-2[1] $dff~111^Q~1 re tm3_clk_v0 0 

.latch $add~106^ADD~4-3[1] $dff~111^Q~2 re tm3_clk_v0 0 

.latch $add~106^ADD~4-4[1] $dff~111^Q~3 re tm3_clk_v0 0 

.latch $add~106^ADD~4-5[1] $dff~111^Q~4 re tm3_clk_v0 0 

.latch $add~106^ADD~4-6[1] $dff~111^Q~5 re tm3_clk_v0 0 

.latch $add~106^ADD~4-7[1] $dff~111^Q~6 re tm3_clk_v0 0 

.latch $add~106^ADD~4-8[1] $dff~111^Q~7 re tm3_clk_v0 0 

.latch $add~106^ADD~4-9[1] $dff~111^Q~8 re tm3_clk_v0 0 

.latch $add~106^ADD~4-10[1] $dff~111^Q~9 re tm3_clk_v0 0 

.latch $add~106^ADD~4-11[1] $dff~111^Q~10 re tm3_clk_v0 0 

.latch $dff~111^Q~0 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.A[0] re \
 tm3_clk_v0 0 

.latch $dff~111^Q~1 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.A[1] re \
 tm3_clk_v0 0 

.latch $dff~111^Q~2 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.A[2] re \
 tm3_clk_v0 0 

.latch $dff~111^Q~3 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.A[3] re \
 tm3_clk_v0 0 

.latch $dff~111^Q~4 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.A[4] re \
 tm3_clk_v0 0 

.latch $dff~111^Q~5 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.A[5] re \
 tm3_clk_v0 0 

.latch $dff~111^Q~6 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.A[6] re \
 tm3_clk_v0 0 

.latch $dff~111^Q~7 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.A[7] re \
 tm3_clk_v0 0 

.latch $dff~111^Q~8 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.A[8] re \
 tm3_clk_v0 0 

.latch $dff~111^Q~9 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.A[9] re \
 tm3_clk_v0 0 

.latch $dff~111^Q~10 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.A[10] re \
 tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31434 $dffe~739^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31436 $dffe~739^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31438 $dffe~739^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31440 $dffe~739^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31442 $dffe~739^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31444 $dffe~739^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31446 $dffe~739^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31448 $dffe~739^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31450 $dffe~740^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31452 $dffe~740^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31454 $dffe~740^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31456 $dffe~740^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31458 $dffe~740^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31460 $dffe~740^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31462 $dffe~740^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31464 $dffe~740^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31466 $dffe~736^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31468 $dffe~736^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31470 $dffe~736^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31472 $dffe~736^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31474 $dffe~736^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31476 $dffe~736^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31478 $dffe~736^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31480 $dffe~736^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31482 $dffe~741^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31484 $dffe~741^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31486 $dffe~741^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31488 $dffe~741^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31490 $dffe~741^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31492 $dffe~741^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31494 $dffe~741^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31496 $dffe~741^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31498 $dffe~742^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31500 $dffe~742^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31502 $dffe~742^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31504 $dffe~742^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31506 $dffe~742^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31508 $dffe~742^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31510 $dffe~742^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31512 $dffe~742^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31514 $dffe~735^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31516 $dffe~735^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31518 $dffe~735^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31520 $dffe~735^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31522 $dffe~735^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31524 $dffe~735^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31526 $dffe~735^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31528 $dffe~735^Q~7 re tm3_clk_v0 0 

.latch $dffe~369^Q~0 $dff~372^Q~0 re tm3_clk_v0 0 

.latch $dffe~369^Q~1 $dff~372^Q~1 re tm3_clk_v0 0 

.latch $dffe~369^Q~2 $dff~372^Q~2 re tm3_clk_v0 0 

.latch $dffe~369^Q~3 $dff~372^Q~3 re tm3_clk_v0 0 

.latch $dffe~369^Q~4 $dff~372^Q~4 re tm3_clk_v0 0 

.latch $dffe~369^Q~5 $dff~372^Q~5 re tm3_clk_v0 0 

.latch $dffe~369^Q~6 $dff~372^Q~6 re tm3_clk_v0 0 

.latch $dffe~369^Q~7 $dff~372^Q~7 re tm3_clk_v0 0 

.latch $dff~375^Q~0 $dff~373^Q~0 re tm3_clk_v0 0 

.latch $add~366^ADD~55-1[1] $dff~373^Q~1 re tm3_clk_v0 0 

.latch $add~366^ADD~55-2[1] $dff~373^Q~2 re tm3_clk_v0 0 

.latch $add~366^ADD~55-3[1] $dff~373^Q~3 re tm3_clk_v0 0 

.latch $add~366^ADD~55-4[1] $dff~373^Q~4 re tm3_clk_v0 0 

.latch $add~366^ADD~55-5[1] $dff~373^Q~5 re tm3_clk_v0 0 

.latch $add~366^ADD~55-6[1] $dff~373^Q~6 re tm3_clk_v0 0 

.latch $add~366^ADD~55-7[1] $dff~373^Q~7 re tm3_clk_v0 0 

.latch $add~366^ADD~55-8[1] $dff~373^Q~8 re tm3_clk_v0 0 

.latch $add~366^ADD~55-9[1] $dff~373^Q~9 re tm3_clk_v0 0 

.latch $dffe~370^Q~0 $dff~375^Q~0 re tm3_clk_v0 0 

.latch $dffe~370^Q~1 $dff~375^Q~1 re tm3_clk_v0 0 

.latch $dffe~370^Q~2 $dff~375^Q~2 re tm3_clk_v0 0 

.latch $dffe~370^Q~3 $dff~375^Q~3 re tm3_clk_v0 0 

.latch $dffe~370^Q~4 $dff~375^Q~4 re tm3_clk_v0 0 

.latch $dffe~370^Q~5 $dff~375^Q~5 re tm3_clk_v0 0 

.latch $dffe~370^Q~6 $dff~375^Q~6 re tm3_clk_v0 0 

.latch $dffe~370^Q~7 $dff~375^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31530 $dffe~1261^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31532 $dffe~1261^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31534 $dffe~1261^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31536 $dffe~1261^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31538 $dffe~1261^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31540 $dffe~1261^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31542 $dffe~1261^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31544 $dffe~1261^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31546 $dffe~1299^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31548 $dffe~1299^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31550 $dffe~1299^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31552 $dffe~1299^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31554 $dffe~1299^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31556 $dffe~1299^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31558 $dffe~1299^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31560 $dffe~1299^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31562 $dffe~568^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31564 $dffe~568^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31566 $dffe~568^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31568 $dffe~568^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31570 $dffe~568^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31572 $dffe~568^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31574 $dffe~568^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31576 $dffe~568^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31578 $dffe~567^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31580 $dffe~567^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31582 $dffe~567^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31584 $dffe~567^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31586 $dffe~567^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31588 $dffe~567^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31590 $dffe~567^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31592 $dffe~567^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31594 $dffe~566^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31596 $dffe~566^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31598 $dffe~566^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31600 $dffe~566^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31602 $dffe~566^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31604 $dffe~566^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31606 $dffe~566^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31608 $dffe~566^Q~7 re tm3_clk_v0 0 

.latch $dffe~566^Q~0 $dff~574^Q~0 re tm3_clk_v0 0 

.latch $dffe~566^Q~1 $dff~574^Q~1 re tm3_clk_v0 0 

.latch $dffe~566^Q~2 $dff~574^Q~2 re tm3_clk_v0 0 

.latch $dffe~566^Q~3 $dff~574^Q~3 re tm3_clk_v0 0 

.latch $dffe~566^Q~4 $dff~574^Q~4 re tm3_clk_v0 0 

.latch $dffe~566^Q~5 $dff~574^Q~5 re tm3_clk_v0 0 

.latch $dffe~566^Q~6 $dff~574^Q~6 re tm3_clk_v0 0 

.latch $dffe~566^Q~7 $dff~574^Q~7 re tm3_clk_v0 0 

.latch $add~565^ADD~126-3[1] $dff~572^Q~2 re tm3_clk_v0 0 

.latch $add~565^ADD~126-4[1] $dff~572^Q~3 re tm3_clk_v0 0 

.latch $add~565^ADD~126-5[1] $dff~572^Q~4 re tm3_clk_v0 0 

.latch $add~565^ADD~126-6[1] $dff~572^Q~5 re tm3_clk_v0 0 

.latch $add~565^ADD~126-7[1] $dff~572^Q~6 re tm3_clk_v0 0 

.latch $add~565^ADD~126-8[1] $dff~572^Q~7 re tm3_clk_v0 0 

.latch $add~565^ADD~126-9[1] $dff~572^Q~8 re tm3_clk_v0 0 

.latch $add~565^ADD~126-10[1] $dff~572^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31610 $dffe~569^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31612 $dffe~569^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31614 $dffe~569^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31616 $dffe~569^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31618 $dffe~569^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31620 $dffe~569^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31622 $dffe~569^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31624 $dffe~569^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31626 $dffe~950^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31628 $dffe~950^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31630 $dffe~950^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31632 $dffe~950^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31634 $dffe~950^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31636 $dffe~950^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31638 $dffe~950^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31640 $dffe~950^Q~7 re tm3_clk_v0 0 

.latch $add~947^ADD~125-2[1] $dff~953^Q~1 re tm3_clk_v0 0 

.latch $add~947^ADD~125-3[1] $dff~953^Q~2 re tm3_clk_v0 0 

.latch $add~947^ADD~125-4[1] $dff~953^Q~3 re tm3_clk_v0 0 

.latch $add~947^ADD~125-5[1] $dff~953^Q~4 re tm3_clk_v0 0 

.latch $add~947^ADD~125-6[1] $dff~953^Q~5 re tm3_clk_v0 0 

.latch $add~947^ADD~125-7[1] $dff~953^Q~6 re tm3_clk_v0 0 

.latch $add~947^ADD~125-8[1] $dff~953^Q~7 re tm3_clk_v0 0 

.latch $add~947^ADD~125-9[1] $dff~953^Q~8 re tm3_clk_v0 0 

.latch $add~947^ADD~125-10[1] $dff~953^Q~9 re tm3_clk_v0 0 

.latch $add~948^ADD~124-2[1] $dff~954^Q~2 re tm3_clk_v0 0 

.latch $add~948^ADD~124-3[1] $dff~954^Q~3 re tm3_clk_v0 0 

.latch $add~948^ADD~124-4[1] $dff~954^Q~4 re tm3_clk_v0 0 

.latch $add~948^ADD~124-5[1] $dff~954^Q~5 re tm3_clk_v0 0 

.latch $add~948^ADD~124-6[1] $dff~954^Q~6 re tm3_clk_v0 0 

.latch $add~948^ADD~124-7[1] $dff~954^Q~7 re tm3_clk_v0 0 

.latch $add~948^ADD~124-8[1] $dff~954^Q~8 re tm3_clk_v0 0 

.latch $add~948^ADD~124-9[1] $dff~954^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31642 $dffe~949^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31644 $dffe~949^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31646 $dffe~949^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31648 $dffe~949^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31650 $dffe~949^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31652 $dffe~949^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31654 $dffe~949^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31656 $dffe~949^Q~7 re tm3_clk_v0 0 

.latch $dffe~949^Q~0 $dff~1164^Q~0 re tm3_clk_v0 0 

.latch $dffe~949^Q~1 $dff~1164^Q~1 re tm3_clk_v0 0 

.latch $dffe~949^Q~2 $dff~1164^Q~2 re tm3_clk_v0 0 

.latch $dffe~949^Q~3 $dff~1164^Q~3 re tm3_clk_v0 0 

.latch $dffe~949^Q~4 $dff~1164^Q~4 re tm3_clk_v0 0 

.latch $dffe~949^Q~5 $dff~1164^Q~5 re tm3_clk_v0 0 

.latch $dffe~949^Q~6 $dff~1164^Q~6 re tm3_clk_v0 0 

.latch $dffe~949^Q~7 $dff~1164^Q~7 re tm3_clk_v0 0 

.latch $dff~1164^Q~0 $dff~1163^Q~0 re tm3_clk_v0 0 

.latch $dff~1164^Q~1 $dff~1163^Q~1 re tm3_clk_v0 0 

.latch $dff~1164^Q~2 $dff~1163^Q~2 re tm3_clk_v0 0 

.latch $dff~1164^Q~3 $dff~1163^Q~3 re tm3_clk_v0 0 

.latch $dff~1164^Q~4 $dff~1163^Q~4 re tm3_clk_v0 0 

.latch $dff~1164^Q~5 $dff~1163^Q~5 re tm3_clk_v0 0 

.latch $dff~1164^Q~6 $dff~1163^Q~6 re tm3_clk_v0 0 

.latch $dff~1164^Q~7 $dff~1163^Q~7 re tm3_clk_v0 0 

.latch $dff~1163^Q~0 $dff~1165^Q~0 re tm3_clk_v0 0 

.latch $dff~1163^Q~1 $dff~1165^Q~1 re tm3_clk_v0 0 

.latch $dff~1163^Q~2 $dff~1165^Q~2 re tm3_clk_v0 0 

.latch $dff~1163^Q~3 $dff~1165^Q~3 re tm3_clk_v0 0 

.latch $dff~1163^Q~4 $dff~1165^Q~4 re tm3_clk_v0 0 

.latch $dff~1163^Q~5 $dff~1165^Q~5 re tm3_clk_v0 0 

.latch $dff~1163^Q~6 $dff~1165^Q~6 re tm3_clk_v0 0 

.latch $dff~1163^Q~7 $dff~1165^Q~7 re tm3_clk_v0 0 

.latch $dff~1165^Q~0 $dff~234^Q~0 re tm3_clk_v0 0 

.latch $dff~1165^Q~1 $dff~234^Q~1 re tm3_clk_v0 0 

.latch $dff~1165^Q~2 $dff~234^Q~2 re tm3_clk_v0 0 

.latch $dff~1165^Q~3 $dff~234^Q~3 re tm3_clk_v0 0 

.latch $dff~1165^Q~4 $dff~234^Q~4 re tm3_clk_v0 0 

.latch $dff~1165^Q~5 $dff~234^Q~5 re tm3_clk_v0 0 

.latch $dff~1165^Q~6 $dff~234^Q~6 re tm3_clk_v0 0 

.latch $dff~1165^Q~7 $dff~234^Q~7 re tm3_clk_v0 0 

.latch $add~231^ADD~43-1[1] $dff~236^Q~0 re tm3_clk_v0 0 

.latch $add~231^ADD~43-2[1] $dff~236^Q~1 re tm3_clk_v0 0 

.latch $add~231^ADD~43-3[1] $dff~236^Q~2 re tm3_clk_v0 0 

.latch $add~231^ADD~43-4[1] $dff~236^Q~3 re tm3_clk_v0 0 

.latch $add~231^ADD~43-5[1] $dff~236^Q~4 re tm3_clk_v0 0 

.latch $add~231^ADD~43-6[1] $dff~236^Q~5 re tm3_clk_v0 0 

.latch $add~231^ADD~43-7[1] $dff~236^Q~6 re tm3_clk_v0 0 

.latch $add~231^ADD~43-8[1] $dff~236^Q~7 re tm3_clk_v0 0 

.latch $add~231^ADD~43-9[1] $dff~236^Q~8 re tm3_clk_v0 0 

.latch $add~231^ADD~43-10[1] $dff~236^Q~9 re tm3_clk_v0 0 

.latch $add~231^ADD~43-11[1] $dff~236^Q~10 re tm3_clk_v0 0 

.latch $add~232^ADD~22-1[1] $dff~237^Q~0 re tm3_clk_v0 0 

.latch $add~232^ADD~22-2[1] $dff~237^Q~1 re tm3_clk_v0 0 

.latch $add~232^ADD~22-3[1] $dff~237^Q~2 re tm3_clk_v0 0 

.latch $add~232^ADD~22-4[1] $dff~237^Q~3 re tm3_clk_v0 0 

.latch $add~232^ADD~22-5[1] $dff~237^Q~4 re tm3_clk_v0 0 

.latch $add~232^ADD~22-6[1] $dff~237^Q~5 re tm3_clk_v0 0 

.latch $add~232^ADD~22-7[1] $dff~237^Q~6 re tm3_clk_v0 0 

.latch $add~232^ADD~22-8[1] $dff~237^Q~7 re tm3_clk_v0 0 

.latch $add~232^ADD~22-9[1] $dff~237^Q~8 re tm3_clk_v0 0 

.latch $add~232^ADD~22-10[1] $dff~237^Q~9 re tm3_clk_v0 0 

.latch $add~232^ADD~22-11[1] $dff~237^Q~10 re tm3_clk_v0 0 

.latch $dff~237^Q~0 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.B[0] re \
 tm3_clk_v0 0 

.latch $dff~237^Q~1 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.B[1] re \
 tm3_clk_v0 0 

.latch $dff~237^Q~2 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.B[2] re \
 tm3_clk_v0 0 

.latch $dff~237^Q~3 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.B[3] re \
 tm3_clk_v0 0 

.latch $dff~237^Q~4 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.B[4] re \
 tm3_clk_v0 0 

.latch $dff~237^Q~5 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.B[5] re \
 tm3_clk_v0 0 

.latch $dff~237^Q~6 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.B[6] re \
 tm3_clk_v0 0 

.latch $dff~237^Q~7 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.B[7] re \
 tm3_clk_v0 0 

.latch $dff~237^Q~8 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.B[8] re \
 tm3_clk_v0 0 

.latch $dff~237^Q~9 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.B[9] re \
 tm3_clk_v0 0 

.latch $dff~237^Q~10 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.B[10] re \
 tm3_clk_v0 0 

.latch $not~334^Y~0 $dff~244^Q~0 re tm3_clk_v0 0 

.latch $mux~335^Y~0 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.A[0] re \
 tm3_clk_v0 0 

.latch $mux~335^Y~1 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.A[1] re \
 tm3_clk_v0 0 

.latch $mux~335^Y~2 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.A[2] re \
 tm3_clk_v0 0 

.latch $mux~335^Y~3 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.A[3] re \
 tm3_clk_v0 0 

.latch $mux~335^Y~4 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.A[4] re \
 tm3_clk_v0 0 

.latch $mux~335^Y~5 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.A[5] re \
 tm3_clk_v0 0 

.latch $mux~335^Y~6 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.A[6] re \
 tm3_clk_v0 0 

.latch $mux~335^Y~7 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.A[7] re \
 tm3_clk_v0 0 

.latch $mux~335^Y~8 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.A[8] re \
 tm3_clk_v0 0 

.latch $mux~335^Y~9 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.A[9] re \
 tm3_clk_v0 0 

.latch $mux~335^Y~10 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.A[10] re \
 tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31658 $dffe~955^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31660 $dffe~955^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31662 $dffe~955^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31664 $dffe~955^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31666 $dffe~955^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31668 $dffe~955^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31670 $dffe~955^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31672 $dffe~955^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31674 $dffe~956^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31676 $dffe~956^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31678 $dffe~956^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31680 $dffe~956^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31682 $dffe~956^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31684 $dffe~956^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31686 $dffe~956^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31688 $dffe~956^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31690 $dffe~952^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31692 $dffe~952^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31694 $dffe~952^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31696 $dffe~952^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31698 $dffe~952^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31700 $dffe~952^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31702 $dffe~952^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31704 $dffe~952^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31706 $dffe~957^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31708 $dffe~957^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31710 $dffe~957^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31712 $dffe~957^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31714 $dffe~957^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31716 $dffe~957^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31718 $dffe~957^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31720 $dffe~957^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31722 $dffe~958^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31724 $dffe~958^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31726 $dffe~958^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31728 $dffe~958^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31730 $dffe~958^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31732 $dffe~958^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31734 $dffe~958^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31736 $dffe~958^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31738 $dffe~951^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31740 $dffe~951^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31742 $dffe~951^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31744 $dffe~951^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31746 $dffe~951^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31748 $dffe~951^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31750 $dffe~951^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31752 $dffe~951^Q~7 re tm3_clk_v0 0 

.latch $dffe~567^Q~0 $dff~570^Q~0 re tm3_clk_v0 0 

.latch $dffe~567^Q~1 $dff~570^Q~1 re tm3_clk_v0 0 

.latch $dffe~567^Q~2 $dff~570^Q~2 re tm3_clk_v0 0 

.latch $dffe~567^Q~3 $dff~570^Q~3 re tm3_clk_v0 0 

.latch $dffe~567^Q~4 $dff~570^Q~4 re tm3_clk_v0 0 

.latch $dffe~567^Q~5 $dff~570^Q~5 re tm3_clk_v0 0 

.latch $dffe~567^Q~6 $dff~570^Q~6 re tm3_clk_v0 0 

.latch $dffe~567^Q~7 $dff~570^Q~7 re tm3_clk_v0 0 

.latch $dff~573^Q~0 $dff~571^Q~0 re tm3_clk_v0 0 

.latch $add~564^ADD~127-1[1] $dff~571^Q~1 re tm3_clk_v0 0 

.latch $add~564^ADD~127-2[1] $dff~571^Q~2 re tm3_clk_v0 0 

.latch $add~564^ADD~127-3[1] $dff~571^Q~3 re tm3_clk_v0 0 

.latch $add~564^ADD~127-4[1] $dff~571^Q~4 re tm3_clk_v0 0 

.latch $add~564^ADD~127-5[1] $dff~571^Q~5 re tm3_clk_v0 0 

.latch $add~564^ADD~127-6[1] $dff~571^Q~6 re tm3_clk_v0 0 

.latch $add~564^ADD~127-7[1] $dff~571^Q~7 re tm3_clk_v0 0 

.latch $add~564^ADD~127-8[1] $dff~571^Q~8 re tm3_clk_v0 0 

.latch $add~564^ADD~127-9[1] $dff~571^Q~9 re tm3_clk_v0 0 

.latch $dffe~568^Q~0 $dff~573^Q~0 re tm3_clk_v0 0 

.latch $dffe~568^Q~1 $dff~573^Q~1 re tm3_clk_v0 0 

.latch $dffe~568^Q~2 $dff~573^Q~2 re tm3_clk_v0 0 

.latch $dffe~568^Q~3 $dff~573^Q~3 re tm3_clk_v0 0 

.latch $dffe~568^Q~4 $dff~573^Q~4 re tm3_clk_v0 0 

.latch $dffe~568^Q~5 $dff~573^Q~5 re tm3_clk_v0 0 

.latch $dffe~568^Q~6 $dff~573^Q~6 re tm3_clk_v0 0 

.latch $dffe~568^Q~7 $dff~573^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31754 $dffe~1262^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31756 $dffe~1262^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31758 $dffe~1262^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31760 $dffe~1262^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31762 $dffe~1262^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31764 $dffe~1262^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31766 $dffe~1262^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31768 $dffe~1262^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31770 $dffe~1300^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31772 $dffe~1300^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31774 $dffe~1300^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31776 $dffe~1300^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31778 $dffe~1300^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31780 $dffe~1300^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31782 $dffe~1300^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31784 $dffe~1300^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31786 $dffe~557^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31788 $dffe~557^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31790 $dffe~557^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31792 $dffe~557^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31794 $dffe~557^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31796 $dffe~557^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31798 $dffe~557^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31800 $dffe~557^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31802 $dffe~556^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31804 $dffe~556^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31806 $dffe~556^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31808 $dffe~556^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31810 $dffe~556^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31812 $dffe~556^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31814 $dffe~556^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31816 $dffe~556^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31818 $dffe~555^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31820 $dffe~555^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31822 $dffe~555^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31824 $dffe~555^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31826 $dffe~555^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31828 $dffe~555^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31830 $dffe~555^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31832 $dffe~555^Q~7 re tm3_clk_v0 0 

.latch $dffe~555^Q~0 $dff~563^Q~0 re tm3_clk_v0 0 

.latch $dffe~555^Q~1 $dff~563^Q~1 re tm3_clk_v0 0 

.latch $dffe~555^Q~2 $dff~563^Q~2 re tm3_clk_v0 0 

.latch $dffe~555^Q~3 $dff~563^Q~3 re tm3_clk_v0 0 

.latch $dffe~555^Q~4 $dff~563^Q~4 re tm3_clk_v0 0 

.latch $dffe~555^Q~5 $dff~563^Q~5 re tm3_clk_v0 0 

.latch $dffe~555^Q~6 $dff~563^Q~6 re tm3_clk_v0 0 

.latch $dffe~555^Q~7 $dff~563^Q~7 re tm3_clk_v0 0 

.latch $add~554^ADD~122-3[1] $dff~561^Q~2 re tm3_clk_v0 0 

.latch $add~554^ADD~122-4[1] $dff~561^Q~3 re tm3_clk_v0 0 

.latch $add~554^ADD~122-5[1] $dff~561^Q~4 re tm3_clk_v0 0 

.latch $add~554^ADD~122-6[1] $dff~561^Q~5 re tm3_clk_v0 0 

.latch $add~554^ADD~122-7[1] $dff~561^Q~6 re tm3_clk_v0 0 

.latch $add~554^ADD~122-8[1] $dff~561^Q~7 re tm3_clk_v0 0 

.latch $add~554^ADD~122-9[1] $dff~561^Q~8 re tm3_clk_v0 0 

.latch $add~554^ADD~122-10[1] $dff~561^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31834 $dffe~558^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31836 $dffe~558^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31838 $dffe~558^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31840 $dffe~558^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31842 $dffe~558^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31844 $dffe~558^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31846 $dffe~558^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31848 $dffe~558^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31850 $dffe~938^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31852 $dffe~938^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31854 $dffe~938^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31856 $dffe~938^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31858 $dffe~938^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31860 $dffe~938^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31862 $dffe~938^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31864 $dffe~938^Q~7 re tm3_clk_v0 0 

.latch $add~935^ADD~121-2[1] $dff~941^Q~1 re tm3_clk_v0 0 

.latch $add~935^ADD~121-3[1] $dff~941^Q~2 re tm3_clk_v0 0 

.latch $add~935^ADD~121-4[1] $dff~941^Q~3 re tm3_clk_v0 0 

.latch $add~935^ADD~121-5[1] $dff~941^Q~4 re tm3_clk_v0 0 

.latch $add~935^ADD~121-6[1] $dff~941^Q~5 re tm3_clk_v0 0 

.latch $add~935^ADD~121-7[1] $dff~941^Q~6 re tm3_clk_v0 0 

.latch $add~935^ADD~121-8[1] $dff~941^Q~7 re tm3_clk_v0 0 

.latch $add~935^ADD~121-9[1] $dff~941^Q~8 re tm3_clk_v0 0 

.latch $add~935^ADD~121-10[1] $dff~941^Q~9 re tm3_clk_v0 0 

.latch $add~936^ADD~120-2[1] $dff~942^Q~2 re tm3_clk_v0 0 

.latch $add~936^ADD~120-3[1] $dff~942^Q~3 re tm3_clk_v0 0 

.latch $add~936^ADD~120-4[1] $dff~942^Q~4 re tm3_clk_v0 0 

.latch $add~936^ADD~120-5[1] $dff~942^Q~5 re tm3_clk_v0 0 

.latch $add~936^ADD~120-6[1] $dff~942^Q~6 re tm3_clk_v0 0 

.latch $add~936^ADD~120-7[1] $dff~942^Q~7 re tm3_clk_v0 0 

.latch $add~936^ADD~120-8[1] $dff~942^Q~8 re tm3_clk_v0 0 

.latch $add~936^ADD~120-9[1] $dff~942^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31866 $dffe~937^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31868 $dffe~937^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31870 $dffe~937^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31872 $dffe~937^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31874 $dffe~937^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31876 $dffe~937^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31878 $dffe~937^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31880 $dffe~937^Q~7 re tm3_clk_v0 0 

.latch $dffe~937^Q~0 $dff~1161^Q~0 re tm3_clk_v0 0 

.latch $dffe~937^Q~1 $dff~1161^Q~1 re tm3_clk_v0 0 

.latch $dffe~937^Q~2 $dff~1161^Q~2 re tm3_clk_v0 0 

.latch $dffe~937^Q~3 $dff~1161^Q~3 re tm3_clk_v0 0 

.latch $dffe~937^Q~4 $dff~1161^Q~4 re tm3_clk_v0 0 

.latch $dffe~937^Q~5 $dff~1161^Q~5 re tm3_clk_v0 0 

.latch $dffe~937^Q~6 $dff~1161^Q~6 re tm3_clk_v0 0 

.latch $dffe~937^Q~7 $dff~1161^Q~7 re tm3_clk_v0 0 

.latch $dff~1161^Q~0 $dff~1160^Q~0 re tm3_clk_v0 0 

.latch $dff~1161^Q~1 $dff~1160^Q~1 re tm3_clk_v0 0 

.latch $dff~1161^Q~2 $dff~1160^Q~2 re tm3_clk_v0 0 

.latch $dff~1161^Q~3 $dff~1160^Q~3 re tm3_clk_v0 0 

.latch $dff~1161^Q~4 $dff~1160^Q~4 re tm3_clk_v0 0 

.latch $dff~1161^Q~5 $dff~1160^Q~5 re tm3_clk_v0 0 

.latch $dff~1161^Q~6 $dff~1160^Q~6 re tm3_clk_v0 0 

.latch $dff~1161^Q~7 $dff~1160^Q~7 re tm3_clk_v0 0 

.latch $dff~1160^Q~0 $dff~1162^Q~0 re tm3_clk_v0 0 

.latch $dff~1160^Q~1 $dff~1162^Q~1 re tm3_clk_v0 0 

.latch $dff~1160^Q~2 $dff~1162^Q~2 re tm3_clk_v0 0 

.latch $dff~1160^Q~3 $dff~1162^Q~3 re tm3_clk_v0 0 

.latch $dff~1160^Q~4 $dff~1162^Q~4 re tm3_clk_v0 0 

.latch $dff~1160^Q~5 $dff~1162^Q~5 re tm3_clk_v0 0 

.latch $dff~1160^Q~6 $dff~1162^Q~6 re tm3_clk_v0 0 

.latch $dff~1160^Q~7 $dff~1162^Q~7 re tm3_clk_v0 0 

.latch $dff~1162^Q~0 $dff~227^Q~0 re tm3_clk_v0 0 

.latch $dff~1162^Q~1 $dff~227^Q~1 re tm3_clk_v0 0 

.latch $dff~1162^Q~2 $dff~227^Q~2 re tm3_clk_v0 0 

.latch $dff~1162^Q~3 $dff~227^Q~3 re tm3_clk_v0 0 

.latch $dff~1162^Q~4 $dff~227^Q~4 re tm3_clk_v0 0 

.latch $dff~1162^Q~5 $dff~227^Q~5 re tm3_clk_v0 0 

.latch $dff~1162^Q~6 $dff~227^Q~6 re tm3_clk_v0 0 

.latch $dff~1162^Q~7 $dff~227^Q~7 re tm3_clk_v0 0 

.latch $add~224^ADD~42-1[1] $dff~229^Q~0 re tm3_clk_v0 0 

.latch $add~224^ADD~42-2[1] $dff~229^Q~1 re tm3_clk_v0 0 

.latch $add~224^ADD~42-3[1] $dff~229^Q~2 re tm3_clk_v0 0 

.latch $add~224^ADD~42-4[1] $dff~229^Q~3 re tm3_clk_v0 0 

.latch $add~224^ADD~42-5[1] $dff~229^Q~4 re tm3_clk_v0 0 

.latch $add~224^ADD~42-6[1] $dff~229^Q~5 re tm3_clk_v0 0 

.latch $add~224^ADD~42-7[1] $dff~229^Q~6 re tm3_clk_v0 0 

.latch $add~224^ADD~42-8[1] $dff~229^Q~7 re tm3_clk_v0 0 

.latch $add~224^ADD~42-9[1] $dff~229^Q~8 re tm3_clk_v0 0 

.latch $add~224^ADD~42-10[1] $dff~229^Q~9 re tm3_clk_v0 0 

.latch $add~224^ADD~42-11[1] $dff~229^Q~10 re tm3_clk_v0 0 

.latch $add~225^ADD~21-1[1] $dff~230^Q~0 re tm3_clk_v0 0 

.latch $add~225^ADD~21-2[1] $dff~230^Q~1 re tm3_clk_v0 0 

.latch $add~225^ADD~21-3[1] $dff~230^Q~2 re tm3_clk_v0 0 

.latch $add~225^ADD~21-4[1] $dff~230^Q~3 re tm3_clk_v0 0 

.latch $add~225^ADD~21-5[1] $dff~230^Q~4 re tm3_clk_v0 0 

.latch $add~225^ADD~21-6[1] $dff~230^Q~5 re tm3_clk_v0 0 

.latch $add~225^ADD~21-7[1] $dff~230^Q~6 re tm3_clk_v0 0 

.latch $add~225^ADD~21-8[1] $dff~230^Q~7 re tm3_clk_v0 0 

.latch $add~225^ADD~21-9[1] $dff~230^Q~8 re tm3_clk_v0 0 

.latch $add~225^ADD~21-10[1] $dff~230^Q~9 re tm3_clk_v0 0 

.latch $add~225^ADD~21-11[1] $dff~230^Q~10 re tm3_clk_v0 0 

.latch $dff~230^Q~0 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.A[0] re \
 tm3_clk_v0 0 

.latch $dff~230^Q~1 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.A[1] re \
 tm3_clk_v0 0 

.latch $dff~230^Q~2 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.A[2] re \
 tm3_clk_v0 0 

.latch $dff~230^Q~3 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.A[3] re \
 tm3_clk_v0 0 

.latch $dff~230^Q~4 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.A[4] re \
 tm3_clk_v0 0 

.latch $dff~230^Q~5 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.A[5] re \
 tm3_clk_v0 0 

.latch $dff~230^Q~6 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.A[6] re \
 tm3_clk_v0 0 

.latch $dff~230^Q~7 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.A[7] re \
 tm3_clk_v0 0 

.latch $dff~230^Q~8 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.A[8] re \
 tm3_clk_v0 0 

.latch $dff~230^Q~9 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.A[9] re \
 tm3_clk_v0 0 

.latch $dff~230^Q~10 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.A[10] re \
 tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31882 $dffe~943^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31884 $dffe~943^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31886 $dffe~943^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31888 $dffe~943^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31890 $dffe~943^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31892 $dffe~943^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31894 $dffe~943^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31896 $dffe~943^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31898 $dffe~944^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31900 $dffe~944^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31902 $dffe~944^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31904 $dffe~944^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31906 $dffe~944^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31908 $dffe~944^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31910 $dffe~944^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31912 $dffe~944^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31914 $dffe~940^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31916 $dffe~940^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31918 $dffe~940^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31920 $dffe~940^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31922 $dffe~940^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31924 $dffe~940^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31926 $dffe~940^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31928 $dffe~940^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31930 $dffe~945^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31932 $dffe~945^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31934 $dffe~945^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31936 $dffe~945^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31938 $dffe~945^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31940 $dffe~945^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31942 $dffe~945^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31944 $dffe~945^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31946 $dffe~946^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31948 $dffe~946^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31950 $dffe~946^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31952 $dffe~946^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31954 $dffe~946^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31956 $dffe~946^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31958 $dffe~946^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31960 $dffe~946^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31962 $dffe~939^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31964 $dffe~939^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31966 $dffe~939^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31968 $dffe~939^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31970 $dffe~939^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31972 $dffe~939^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31974 $dffe~939^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31976 $dffe~939^Q~7 re tm3_clk_v0 0 

.latch $dffe~556^Q~0 $dff~559^Q~0 re tm3_clk_v0 0 

.latch $dffe~556^Q~1 $dff~559^Q~1 re tm3_clk_v0 0 

.latch $dffe~556^Q~2 $dff~559^Q~2 re tm3_clk_v0 0 

.latch $dffe~556^Q~3 $dff~559^Q~3 re tm3_clk_v0 0 

.latch $dffe~556^Q~4 $dff~559^Q~4 re tm3_clk_v0 0 

.latch $dffe~556^Q~5 $dff~559^Q~5 re tm3_clk_v0 0 

.latch $dffe~556^Q~6 $dff~559^Q~6 re tm3_clk_v0 0 

.latch $dffe~556^Q~7 $dff~559^Q~7 re tm3_clk_v0 0 

.latch $dff~562^Q~0 $dff~560^Q~0 re tm3_clk_v0 0 

.latch $add~553^ADD~123-1[1] $dff~560^Q~1 re tm3_clk_v0 0 

.latch $add~553^ADD~123-2[1] $dff~560^Q~2 re tm3_clk_v0 0 

.latch $add~553^ADD~123-3[1] $dff~560^Q~3 re tm3_clk_v0 0 

.latch $add~553^ADD~123-4[1] $dff~560^Q~4 re tm3_clk_v0 0 

.latch $add~553^ADD~123-5[1] $dff~560^Q~5 re tm3_clk_v0 0 

.latch $add~553^ADD~123-6[1] $dff~560^Q~6 re tm3_clk_v0 0 

.latch $add~553^ADD~123-7[1] $dff~560^Q~7 re tm3_clk_v0 0 

.latch $add~553^ADD~123-8[1] $dff~560^Q~8 re tm3_clk_v0 0 

.latch $add~553^ADD~123-9[1] $dff~560^Q~9 re tm3_clk_v0 0 

.latch $dffe~557^Q~0 $dff~562^Q~0 re tm3_clk_v0 0 

.latch $dffe~557^Q~1 $dff~562^Q~1 re tm3_clk_v0 0 

.latch $dffe~557^Q~2 $dff~562^Q~2 re tm3_clk_v0 0 

.latch $dffe~557^Q~3 $dff~562^Q~3 re tm3_clk_v0 0 

.latch $dffe~557^Q~4 $dff~562^Q~4 re tm3_clk_v0 0 

.latch $dffe~557^Q~5 $dff~562^Q~5 re tm3_clk_v0 0 

.latch $dffe~557^Q~6 $dff~562^Q~6 re tm3_clk_v0 0 

.latch $dffe~557^Q~7 $dff~562^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31978 $dffe~1263^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31980 $dffe~1263^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31982 $dffe~1263^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31984 $dffe~1263^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31986 $dffe~1263^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31988 $dffe~1263^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31990 $dffe~1263^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31992 $dffe~1263^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31994 $dffe~1301^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31996 $dffe~1301^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$31998 $dffe~1301^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32000 $dffe~1301^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32002 $dffe~1301^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32004 $dffe~1301^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32006 $dffe~1301^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32008 $dffe~1301^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32010 $dffe~546^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32012 $dffe~546^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32014 $dffe~546^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32016 $dffe~546^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32018 $dffe~546^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32020 $dffe~546^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32022 $dffe~546^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32024 $dffe~546^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32026 $dffe~545^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32028 $dffe~545^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32030 $dffe~545^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32032 $dffe~545^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32034 $dffe~545^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32036 $dffe~545^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32038 $dffe~545^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32040 $dffe~545^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32042 $dffe~544^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32044 $dffe~544^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32046 $dffe~544^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32048 $dffe~544^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32050 $dffe~544^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32052 $dffe~544^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32054 $dffe~544^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32056 $dffe~544^Q~7 re tm3_clk_v0 0 

.latch $dffe~544^Q~0 $dff~552^Q~0 re tm3_clk_v0 0 

.latch $dffe~544^Q~1 $dff~552^Q~1 re tm3_clk_v0 0 

.latch $dffe~544^Q~2 $dff~552^Q~2 re tm3_clk_v0 0 

.latch $dffe~544^Q~3 $dff~552^Q~3 re tm3_clk_v0 0 

.latch $dffe~544^Q~4 $dff~552^Q~4 re tm3_clk_v0 0 

.latch $dffe~544^Q~5 $dff~552^Q~5 re tm3_clk_v0 0 

.latch $dffe~544^Q~6 $dff~552^Q~6 re tm3_clk_v0 0 

.latch $dffe~544^Q~7 $dff~552^Q~7 re tm3_clk_v0 0 

.latch $add~543^ADD~118-3[1] $dff~550^Q~2 re tm3_clk_v0 0 

.latch $add~543^ADD~118-4[1] $dff~550^Q~3 re tm3_clk_v0 0 

.latch $add~543^ADD~118-5[1] $dff~550^Q~4 re tm3_clk_v0 0 

.latch $add~543^ADD~118-6[1] $dff~550^Q~5 re tm3_clk_v0 0 

.latch $add~543^ADD~118-7[1] $dff~550^Q~6 re tm3_clk_v0 0 

.latch $add~543^ADD~118-8[1] $dff~550^Q~7 re tm3_clk_v0 0 

.latch $add~543^ADD~118-9[1] $dff~550^Q~8 re tm3_clk_v0 0 

.latch $add~543^ADD~118-10[1] $dff~550^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32058 $dffe~547^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32060 $dffe~547^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32062 $dffe~547^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32064 $dffe~547^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32066 $dffe~547^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32068 $dffe~547^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32070 $dffe~547^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32072 $dffe~547^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32074 $dffe~926^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32076 $dffe~926^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32078 $dffe~926^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32080 $dffe~926^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32082 $dffe~926^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32084 $dffe~926^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32086 $dffe~926^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32088 $dffe~926^Q~7 re tm3_clk_v0 0 

.latch $add~923^ADD~117-2[1] $dff~929^Q~1 re tm3_clk_v0 0 

.latch $add~923^ADD~117-3[1] $dff~929^Q~2 re tm3_clk_v0 0 

.latch $add~923^ADD~117-4[1] $dff~929^Q~3 re tm3_clk_v0 0 

.latch $add~923^ADD~117-5[1] $dff~929^Q~4 re tm3_clk_v0 0 

.latch $add~923^ADD~117-6[1] $dff~929^Q~5 re tm3_clk_v0 0 

.latch $add~923^ADD~117-7[1] $dff~929^Q~6 re tm3_clk_v0 0 

.latch $add~923^ADD~117-8[1] $dff~929^Q~7 re tm3_clk_v0 0 

.latch $add~923^ADD~117-9[1] $dff~929^Q~8 re tm3_clk_v0 0 

.latch $add~923^ADD~117-10[1] $dff~929^Q~9 re tm3_clk_v0 0 

.latch $add~924^ADD~116-2[1] $dff~930^Q~2 re tm3_clk_v0 0 

.latch $add~924^ADD~116-3[1] $dff~930^Q~3 re tm3_clk_v0 0 

.latch $add~924^ADD~116-4[1] $dff~930^Q~4 re tm3_clk_v0 0 

.latch $add~924^ADD~116-5[1] $dff~930^Q~5 re tm3_clk_v0 0 

.latch $add~924^ADD~116-6[1] $dff~930^Q~6 re tm3_clk_v0 0 

.latch $add~924^ADD~116-7[1] $dff~930^Q~7 re tm3_clk_v0 0 

.latch $add~924^ADD~116-8[1] $dff~930^Q~8 re tm3_clk_v0 0 

.latch $add~924^ADD~116-9[1] $dff~930^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32090 $dffe~925^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32092 $dffe~925^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32094 $dffe~925^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32096 $dffe~925^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32098 $dffe~925^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32100 $dffe~925^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32102 $dffe~925^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32104 $dffe~925^Q~7 re tm3_clk_v0 0 

.latch $dffe~925^Q~0 $dff~1158^Q~0 re tm3_clk_v0 0 

.latch $dffe~925^Q~1 $dff~1158^Q~1 re tm3_clk_v0 0 

.latch $dffe~925^Q~2 $dff~1158^Q~2 re tm3_clk_v0 0 

.latch $dffe~925^Q~3 $dff~1158^Q~3 re tm3_clk_v0 0 

.latch $dffe~925^Q~4 $dff~1158^Q~4 re tm3_clk_v0 0 

.latch $dffe~925^Q~5 $dff~1158^Q~5 re tm3_clk_v0 0 

.latch $dffe~925^Q~6 $dff~1158^Q~6 re tm3_clk_v0 0 

.latch $dffe~925^Q~7 $dff~1158^Q~7 re tm3_clk_v0 0 

.latch $dff~1158^Q~0 $dff~1157^Q~0 re tm3_clk_v0 0 

.latch $dff~1158^Q~1 $dff~1157^Q~1 re tm3_clk_v0 0 

.latch $dff~1158^Q~2 $dff~1157^Q~2 re tm3_clk_v0 0 

.latch $dff~1158^Q~3 $dff~1157^Q~3 re tm3_clk_v0 0 

.latch $dff~1158^Q~4 $dff~1157^Q~4 re tm3_clk_v0 0 

.latch $dff~1158^Q~5 $dff~1157^Q~5 re tm3_clk_v0 0 

.latch $dff~1158^Q~6 $dff~1157^Q~6 re tm3_clk_v0 0 

.latch $dff~1158^Q~7 $dff~1157^Q~7 re tm3_clk_v0 0 

.latch $dff~1157^Q~0 $dff~1159^Q~0 re tm3_clk_v0 0 

.latch $dff~1157^Q~1 $dff~1159^Q~1 re tm3_clk_v0 0 

.latch $dff~1157^Q~2 $dff~1159^Q~2 re tm3_clk_v0 0 

.latch $dff~1157^Q~3 $dff~1159^Q~3 re tm3_clk_v0 0 

.latch $dff~1157^Q~4 $dff~1159^Q~4 re tm3_clk_v0 0 

.latch $dff~1157^Q~5 $dff~1159^Q~5 re tm3_clk_v0 0 

.latch $dff~1157^Q~6 $dff~1159^Q~6 re tm3_clk_v0 0 

.latch $dff~1157^Q~7 $dff~1159^Q~7 re tm3_clk_v0 0 

.latch $dff~1159^Q~0 $dff~220^Q~0 re tm3_clk_v0 0 

.latch $dff~1159^Q~1 $dff~220^Q~1 re tm3_clk_v0 0 

.latch $dff~1159^Q~2 $dff~220^Q~2 re tm3_clk_v0 0 

.latch $dff~1159^Q~3 $dff~220^Q~3 re tm3_clk_v0 0 

.latch $dff~1159^Q~4 $dff~220^Q~4 re tm3_clk_v0 0 

.latch $dff~1159^Q~5 $dff~220^Q~5 re tm3_clk_v0 0 

.latch $dff~1159^Q~6 $dff~220^Q~6 re tm3_clk_v0 0 

.latch $dff~1159^Q~7 $dff~220^Q~7 re tm3_clk_v0 0 

.latch $add~217^ADD~41-1[1] $dff~222^Q~0 re tm3_clk_v0 0 

.latch $add~217^ADD~41-2[1] $dff~222^Q~1 re tm3_clk_v0 0 

.latch $add~217^ADD~41-3[1] $dff~222^Q~2 re tm3_clk_v0 0 

.latch $add~217^ADD~41-4[1] $dff~222^Q~3 re tm3_clk_v0 0 

.latch $add~217^ADD~41-5[1] $dff~222^Q~4 re tm3_clk_v0 0 

.latch $add~217^ADD~41-6[1] $dff~222^Q~5 re tm3_clk_v0 0 

.latch $add~217^ADD~41-7[1] $dff~222^Q~6 re tm3_clk_v0 0 

.latch $add~217^ADD~41-8[1] $dff~222^Q~7 re tm3_clk_v0 0 

.latch $add~217^ADD~41-9[1] $dff~222^Q~8 re tm3_clk_v0 0 

.latch $add~217^ADD~41-10[1] $dff~222^Q~9 re tm3_clk_v0 0 

.latch $add~217^ADD~41-11[1] $dff~222^Q~10 re tm3_clk_v0 0 

.latch $add~218^ADD~20-1[1] $dff~223^Q~0 re tm3_clk_v0 0 

.latch $add~218^ADD~20-2[1] $dff~223^Q~1 re tm3_clk_v0 0 

.latch $add~218^ADD~20-3[1] $dff~223^Q~2 re tm3_clk_v0 0 

.latch $add~218^ADD~20-4[1] $dff~223^Q~3 re tm3_clk_v0 0 

.latch $add~218^ADD~20-5[1] $dff~223^Q~4 re tm3_clk_v0 0 

.latch $add~218^ADD~20-6[1] $dff~223^Q~5 re tm3_clk_v0 0 

.latch $add~218^ADD~20-7[1] $dff~223^Q~6 re tm3_clk_v0 0 

.latch $add~218^ADD~20-8[1] $dff~223^Q~7 re tm3_clk_v0 0 

.latch $add~218^ADD~20-9[1] $dff~223^Q~8 re tm3_clk_v0 0 

.latch $add~218^ADD~20-10[1] $dff~223^Q~9 re tm3_clk_v0 0 

.latch $add~218^ADD~20-11[1] $dff~223^Q~10 re tm3_clk_v0 0 

.latch $dff~223^Q~0 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.B[0] re \
 tm3_clk_v0 0 

.latch $dff~223^Q~1 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.B[1] re \
 tm3_clk_v0 0 

.latch $dff~223^Q~2 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.B[2] re \
 tm3_clk_v0 0 

.latch $dff~223^Q~3 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.B[3] re \
 tm3_clk_v0 0 

.latch $dff~223^Q~4 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.B[4] re \
 tm3_clk_v0 0 

.latch $dff~223^Q~5 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.B[5] re \
 tm3_clk_v0 0 

.latch $dff~223^Q~6 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.B[6] re \
 tm3_clk_v0 0 

.latch $dff~223^Q~7 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.B[7] re \
 tm3_clk_v0 0 

.latch $dff~223^Q~8 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.B[8] re \
 tm3_clk_v0 0 

.latch $dff~223^Q~9 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.B[9] re \
 tm3_clk_v0 0 

.latch $dff~223^Q~10 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.B[10] re \
 tm3_clk_v0 0 

.latch $not~336^Y~0 $dff~243^Q~0 re tm3_clk_v0 0 

.latch $mux~337^Y~0 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.B[0] re \
 tm3_clk_v0 0 

.latch $mux~337^Y~1 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.B[1] re \
 tm3_clk_v0 0 

.latch $mux~337^Y~2 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.B[2] re \
 tm3_clk_v0 0 

.latch $mux~337^Y~3 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.B[3] re \
 tm3_clk_v0 0 

.latch $mux~337^Y~4 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.B[4] re \
 tm3_clk_v0 0 

.latch $mux~337^Y~5 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.B[5] re \
 tm3_clk_v0 0 

.latch $mux~337^Y~6 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.B[6] re \
 tm3_clk_v0 0 

.latch $mux~337^Y~7 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.B[7] re \
 tm3_clk_v0 0 

.latch $mux~337^Y~8 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.B[8] re \
 tm3_clk_v0 0 

.latch $mux~337^Y~9 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.B[9] re \
 tm3_clk_v0 0 

.latch $mux~337^Y~10 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.B[10] re \
 tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32106 $dffe~931^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32108 $dffe~931^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32110 $dffe~931^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32112 $dffe~931^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32114 $dffe~931^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32116 $dffe~931^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32118 $dffe~931^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32120 $dffe~931^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32122 $dffe~932^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32124 $dffe~932^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32126 $dffe~932^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32128 $dffe~932^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32130 $dffe~932^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32132 $dffe~932^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32134 $dffe~932^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32136 $dffe~932^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32138 $dffe~928^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32140 $dffe~928^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32142 $dffe~928^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32144 $dffe~928^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32146 $dffe~928^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32148 $dffe~928^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32150 $dffe~928^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32152 $dffe~928^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32154 $dffe~933^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32156 $dffe~933^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32158 $dffe~933^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32160 $dffe~933^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32162 $dffe~933^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32164 $dffe~933^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32166 $dffe~933^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32168 $dffe~933^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32170 $dffe~934^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32172 $dffe~934^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32174 $dffe~934^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32176 $dffe~934^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32178 $dffe~934^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32180 $dffe~934^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32182 $dffe~934^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32184 $dffe~934^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32186 $dffe~927^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32188 $dffe~927^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32190 $dffe~927^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32192 $dffe~927^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32194 $dffe~927^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32196 $dffe~927^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32198 $dffe~927^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32200 $dffe~927^Q~7 re tm3_clk_v0 0 

.latch $dffe~545^Q~0 $dff~548^Q~0 re tm3_clk_v0 0 

.latch $dffe~545^Q~1 $dff~548^Q~1 re tm3_clk_v0 0 

.latch $dffe~545^Q~2 $dff~548^Q~2 re tm3_clk_v0 0 

.latch $dffe~545^Q~3 $dff~548^Q~3 re tm3_clk_v0 0 

.latch $dffe~545^Q~4 $dff~548^Q~4 re tm3_clk_v0 0 

.latch $dffe~545^Q~5 $dff~548^Q~5 re tm3_clk_v0 0 

.latch $dffe~545^Q~6 $dff~548^Q~6 re tm3_clk_v0 0 

.latch $dffe~545^Q~7 $dff~548^Q~7 re tm3_clk_v0 0 

.latch $dff~551^Q~0 $dff~549^Q~0 re tm3_clk_v0 0 

.latch $add~542^ADD~119-1[1] $dff~549^Q~1 re tm3_clk_v0 0 

.latch $add~542^ADD~119-2[1] $dff~549^Q~2 re tm3_clk_v0 0 

.latch $add~542^ADD~119-3[1] $dff~549^Q~3 re tm3_clk_v0 0 

.latch $add~542^ADD~119-4[1] $dff~549^Q~4 re tm3_clk_v0 0 

.latch $add~542^ADD~119-5[1] $dff~549^Q~5 re tm3_clk_v0 0 

.latch $add~542^ADD~119-6[1] $dff~549^Q~6 re tm3_clk_v0 0 

.latch $add~542^ADD~119-7[1] $dff~549^Q~7 re tm3_clk_v0 0 

.latch $add~542^ADD~119-8[1] $dff~549^Q~8 re tm3_clk_v0 0 

.latch $add~542^ADD~119-9[1] $dff~549^Q~9 re tm3_clk_v0 0 

.latch $dffe~546^Q~0 $dff~551^Q~0 re tm3_clk_v0 0 

.latch $dffe~546^Q~1 $dff~551^Q~1 re tm3_clk_v0 0 

.latch $dffe~546^Q~2 $dff~551^Q~2 re tm3_clk_v0 0 

.latch $dffe~546^Q~3 $dff~551^Q~3 re tm3_clk_v0 0 

.latch $dffe~546^Q~4 $dff~551^Q~4 re tm3_clk_v0 0 

.latch $dffe~546^Q~5 $dff~551^Q~5 re tm3_clk_v0 0 

.latch $dffe~546^Q~6 $dff~551^Q~6 re tm3_clk_v0 0 

.latch $dffe~546^Q~7 $dff~551^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32202 $dffe~1264^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32204 $dffe~1264^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32206 $dffe~1264^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32208 $dffe~1264^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32210 $dffe~1264^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32212 $dffe~1264^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32214 $dffe~1264^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32216 $dffe~1264^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32218 $dffe~1302^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32220 $dffe~1302^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32222 $dffe~1302^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32224 $dffe~1302^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32226 $dffe~1302^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32228 $dffe~1302^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32230 $dffe~1302^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32232 $dffe~1302^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32234 $dffe~535^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32236 $dffe~535^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32238 $dffe~535^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32240 $dffe~535^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32242 $dffe~535^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32244 $dffe~535^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32246 $dffe~535^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32248 $dffe~535^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32250 $dffe~534^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32252 $dffe~534^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32254 $dffe~534^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32256 $dffe~534^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32258 $dffe~534^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32260 $dffe~534^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32262 $dffe~534^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32264 $dffe~534^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32266 $dffe~533^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32268 $dffe~533^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32270 $dffe~533^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32272 $dffe~533^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32274 $dffe~533^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32276 $dffe~533^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32278 $dffe~533^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32280 $dffe~533^Q~7 re tm3_clk_v0 0 

.latch $dffe~533^Q~0 $dff~541^Q~0 re tm3_clk_v0 0 

.latch $dffe~533^Q~1 $dff~541^Q~1 re tm3_clk_v0 0 

.latch $dffe~533^Q~2 $dff~541^Q~2 re tm3_clk_v0 0 

.latch $dffe~533^Q~3 $dff~541^Q~3 re tm3_clk_v0 0 

.latch $dffe~533^Q~4 $dff~541^Q~4 re tm3_clk_v0 0 

.latch $dffe~533^Q~5 $dff~541^Q~5 re tm3_clk_v0 0 

.latch $dffe~533^Q~6 $dff~541^Q~6 re tm3_clk_v0 0 

.latch $dffe~533^Q~7 $dff~541^Q~7 re tm3_clk_v0 0 

.latch $add~532^ADD~114-3[1] $dff~539^Q~2 re tm3_clk_v0 0 

.latch $add~532^ADD~114-4[1] $dff~539^Q~3 re tm3_clk_v0 0 

.latch $add~532^ADD~114-5[1] $dff~539^Q~4 re tm3_clk_v0 0 

.latch $add~532^ADD~114-6[1] $dff~539^Q~5 re tm3_clk_v0 0 

.latch $add~532^ADD~114-7[1] $dff~539^Q~6 re tm3_clk_v0 0 

.latch $add~532^ADD~114-8[1] $dff~539^Q~7 re tm3_clk_v0 0 

.latch $add~532^ADD~114-9[1] $dff~539^Q~8 re tm3_clk_v0 0 

.latch $add~532^ADD~114-10[1] $dff~539^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32282 $dffe~536^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32284 $dffe~536^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32286 $dffe~536^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32288 $dffe~536^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32290 $dffe~536^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32292 $dffe~536^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32294 $dffe~536^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32296 $dffe~536^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32298 $dffe~914^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32300 $dffe~914^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32302 $dffe~914^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32304 $dffe~914^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32306 $dffe~914^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32308 $dffe~914^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32310 $dffe~914^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32312 $dffe~914^Q~7 re tm3_clk_v0 0 

.latch $add~911^ADD~113-2[1] $dff~917^Q~1 re tm3_clk_v0 0 

.latch $add~911^ADD~113-3[1] $dff~917^Q~2 re tm3_clk_v0 0 

.latch $add~911^ADD~113-4[1] $dff~917^Q~3 re tm3_clk_v0 0 

.latch $add~911^ADD~113-5[1] $dff~917^Q~4 re tm3_clk_v0 0 

.latch $add~911^ADD~113-6[1] $dff~917^Q~5 re tm3_clk_v0 0 

.latch $add~911^ADD~113-7[1] $dff~917^Q~6 re tm3_clk_v0 0 

.latch $add~911^ADD~113-8[1] $dff~917^Q~7 re tm3_clk_v0 0 

.latch $add~911^ADD~113-9[1] $dff~917^Q~8 re tm3_clk_v0 0 

.latch $add~911^ADD~113-10[1] $dff~917^Q~9 re tm3_clk_v0 0 

.latch $add~912^ADD~112-2[1] $dff~918^Q~2 re tm3_clk_v0 0 

.latch $add~912^ADD~112-3[1] $dff~918^Q~3 re tm3_clk_v0 0 

.latch $add~912^ADD~112-4[1] $dff~918^Q~4 re tm3_clk_v0 0 

.latch $add~912^ADD~112-5[1] $dff~918^Q~5 re tm3_clk_v0 0 

.latch $add~912^ADD~112-6[1] $dff~918^Q~6 re tm3_clk_v0 0 

.latch $add~912^ADD~112-7[1] $dff~918^Q~7 re tm3_clk_v0 0 

.latch $add~912^ADD~112-8[1] $dff~918^Q~8 re tm3_clk_v0 0 

.latch $add~912^ADD~112-9[1] $dff~918^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32314 $dffe~913^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32316 $dffe~913^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32318 $dffe~913^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32320 $dffe~913^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32322 $dffe~913^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32324 $dffe~913^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32326 $dffe~913^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32328 $dffe~913^Q~7 re tm3_clk_v0 0 

.latch $dffe~913^Q~0 $dff~1155^Q~0 re tm3_clk_v0 0 

.latch $dffe~913^Q~1 $dff~1155^Q~1 re tm3_clk_v0 0 

.latch $dffe~913^Q~2 $dff~1155^Q~2 re tm3_clk_v0 0 

.latch $dffe~913^Q~3 $dff~1155^Q~3 re tm3_clk_v0 0 

.latch $dffe~913^Q~4 $dff~1155^Q~4 re tm3_clk_v0 0 

.latch $dffe~913^Q~5 $dff~1155^Q~5 re tm3_clk_v0 0 

.latch $dffe~913^Q~6 $dff~1155^Q~6 re tm3_clk_v0 0 

.latch $dffe~913^Q~7 $dff~1155^Q~7 re tm3_clk_v0 0 

.latch $dff~1155^Q~0 $dff~1154^Q~0 re tm3_clk_v0 0 

.latch $dff~1155^Q~1 $dff~1154^Q~1 re tm3_clk_v0 0 

.latch $dff~1155^Q~2 $dff~1154^Q~2 re tm3_clk_v0 0 

.latch $dff~1155^Q~3 $dff~1154^Q~3 re tm3_clk_v0 0 

.latch $dff~1155^Q~4 $dff~1154^Q~4 re tm3_clk_v0 0 

.latch $dff~1155^Q~5 $dff~1154^Q~5 re tm3_clk_v0 0 

.latch $dff~1155^Q~6 $dff~1154^Q~6 re tm3_clk_v0 0 

.latch $dff~1155^Q~7 $dff~1154^Q~7 re tm3_clk_v0 0 

.latch $dff~1154^Q~0 $dff~1156^Q~0 re tm3_clk_v0 0 

.latch $dff~1154^Q~1 $dff~1156^Q~1 re tm3_clk_v0 0 

.latch $dff~1154^Q~2 $dff~1156^Q~2 re tm3_clk_v0 0 

.latch $dff~1154^Q~3 $dff~1156^Q~3 re tm3_clk_v0 0 

.latch $dff~1154^Q~4 $dff~1156^Q~4 re tm3_clk_v0 0 

.latch $dff~1154^Q~5 $dff~1156^Q~5 re tm3_clk_v0 0 

.latch $dff~1154^Q~6 $dff~1156^Q~6 re tm3_clk_v0 0 

.latch $dff~1154^Q~7 $dff~1156^Q~7 re tm3_clk_v0 0 

.latch $dff~1156^Q~0 $dff~213^Q~0 re tm3_clk_v0 0 

.latch $dff~1156^Q~1 $dff~213^Q~1 re tm3_clk_v0 0 

.latch $dff~1156^Q~2 $dff~213^Q~2 re tm3_clk_v0 0 

.latch $dff~1156^Q~3 $dff~213^Q~3 re tm3_clk_v0 0 

.latch $dff~1156^Q~4 $dff~213^Q~4 re tm3_clk_v0 0 

.latch $dff~1156^Q~5 $dff~213^Q~5 re tm3_clk_v0 0 

.latch $dff~1156^Q~6 $dff~213^Q~6 re tm3_clk_v0 0 

.latch $dff~1156^Q~7 $dff~213^Q~7 re tm3_clk_v0 0 

.latch $add~210^ADD~40-1[1] $dff~215^Q~0 re tm3_clk_v0 0 

.latch $add~210^ADD~40-2[1] $dff~215^Q~1 re tm3_clk_v0 0 

.latch $add~210^ADD~40-3[1] $dff~215^Q~2 re tm3_clk_v0 0 

.latch $add~210^ADD~40-4[1] $dff~215^Q~3 re tm3_clk_v0 0 

.latch $add~210^ADD~40-5[1] $dff~215^Q~4 re tm3_clk_v0 0 

.latch $add~210^ADD~40-6[1] $dff~215^Q~5 re tm3_clk_v0 0 

.latch $add~210^ADD~40-7[1] $dff~215^Q~6 re tm3_clk_v0 0 

.latch $add~210^ADD~40-8[1] $dff~215^Q~7 re tm3_clk_v0 0 

.latch $add~210^ADD~40-9[1] $dff~215^Q~8 re tm3_clk_v0 0 

.latch $add~210^ADD~40-10[1] $dff~215^Q~9 re tm3_clk_v0 0 

.latch $add~210^ADD~40-11[1] $dff~215^Q~10 re tm3_clk_v0 0 

.latch $add~211^ADD~19-1[1] $dff~216^Q~0 re tm3_clk_v0 0 

.latch $add~211^ADD~19-2[1] $dff~216^Q~1 re tm3_clk_v0 0 

.latch $add~211^ADD~19-3[1] $dff~216^Q~2 re tm3_clk_v0 0 

.latch $add~211^ADD~19-4[1] $dff~216^Q~3 re tm3_clk_v0 0 

.latch $add~211^ADD~19-5[1] $dff~216^Q~4 re tm3_clk_v0 0 

.latch $add~211^ADD~19-6[1] $dff~216^Q~5 re tm3_clk_v0 0 

.latch $add~211^ADD~19-7[1] $dff~216^Q~6 re tm3_clk_v0 0 

.latch $add~211^ADD~19-8[1] $dff~216^Q~7 re tm3_clk_v0 0 

.latch $add~211^ADD~19-9[1] $dff~216^Q~8 re tm3_clk_v0 0 

.latch $add~211^ADD~19-10[1] $dff~216^Q~9 re tm3_clk_v0 0 

.latch $add~211^ADD~19-11[1] $dff~216^Q~10 re tm3_clk_v0 0 

.latch $dff~216^Q~0 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.A[0] re \
 tm3_clk_v0 0 

.latch $dff~216^Q~1 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.A[1] re \
 tm3_clk_v0 0 

.latch $dff~216^Q~2 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.A[2] re \
 tm3_clk_v0 0 

.latch $dff~216^Q~3 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.A[3] re \
 tm3_clk_v0 0 

.latch $dff~216^Q~4 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.A[4] re \
 tm3_clk_v0 0 

.latch $dff~216^Q~5 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.A[5] re \
 tm3_clk_v0 0 

.latch $dff~216^Q~6 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.A[6] re \
 tm3_clk_v0 0 

.latch $dff~216^Q~7 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.A[7] re \
 tm3_clk_v0 0 

.latch $dff~216^Q~8 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.A[8] re \
 tm3_clk_v0 0 

.latch $dff~216^Q~9 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.A[9] re \
 tm3_clk_v0 0 

.latch $dff~216^Q~10 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.A[10] re \
 tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32330 $dffe~919^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32332 $dffe~919^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32334 $dffe~919^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32336 $dffe~919^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32338 $dffe~919^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32340 $dffe~919^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32342 $dffe~919^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32344 $dffe~919^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32346 $dffe~920^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32348 $dffe~920^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32350 $dffe~920^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32352 $dffe~920^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32354 $dffe~920^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32356 $dffe~920^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32358 $dffe~920^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32360 $dffe~920^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32362 $dffe~916^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32364 $dffe~916^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32366 $dffe~916^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32368 $dffe~916^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32370 $dffe~916^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32372 $dffe~916^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32374 $dffe~916^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32376 $dffe~916^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32378 $dffe~921^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32380 $dffe~921^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32382 $dffe~921^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32384 $dffe~921^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32386 $dffe~921^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32388 $dffe~921^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32390 $dffe~921^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32392 $dffe~921^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32394 $dffe~922^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32396 $dffe~922^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32398 $dffe~922^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32400 $dffe~922^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32402 $dffe~922^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32404 $dffe~922^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32406 $dffe~922^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32408 $dffe~922^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32410 $dffe~915^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32412 $dffe~915^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32414 $dffe~915^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32416 $dffe~915^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32418 $dffe~915^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32420 $dffe~915^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32422 $dffe~915^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32424 $dffe~915^Q~7 re tm3_clk_v0 0 

.latch $dffe~534^Q~0 $dff~537^Q~0 re tm3_clk_v0 0 

.latch $dffe~534^Q~1 $dff~537^Q~1 re tm3_clk_v0 0 

.latch $dffe~534^Q~2 $dff~537^Q~2 re tm3_clk_v0 0 

.latch $dffe~534^Q~3 $dff~537^Q~3 re tm3_clk_v0 0 

.latch $dffe~534^Q~4 $dff~537^Q~4 re tm3_clk_v0 0 

.latch $dffe~534^Q~5 $dff~537^Q~5 re tm3_clk_v0 0 

.latch $dffe~534^Q~6 $dff~537^Q~6 re tm3_clk_v0 0 

.latch $dffe~534^Q~7 $dff~537^Q~7 re tm3_clk_v0 0 

.latch $dff~540^Q~0 $dff~538^Q~0 re tm3_clk_v0 0 

.latch $add~531^ADD~115-1[1] $dff~538^Q~1 re tm3_clk_v0 0 

.latch $add~531^ADD~115-2[1] $dff~538^Q~2 re tm3_clk_v0 0 

.latch $add~531^ADD~115-3[1] $dff~538^Q~3 re tm3_clk_v0 0 

.latch $add~531^ADD~115-4[1] $dff~538^Q~4 re tm3_clk_v0 0 

.latch $add~531^ADD~115-5[1] $dff~538^Q~5 re tm3_clk_v0 0 

.latch $add~531^ADD~115-6[1] $dff~538^Q~6 re tm3_clk_v0 0 

.latch $add~531^ADD~115-7[1] $dff~538^Q~7 re tm3_clk_v0 0 

.latch $add~531^ADD~115-8[1] $dff~538^Q~8 re tm3_clk_v0 0 

.latch $add~531^ADD~115-9[1] $dff~538^Q~9 re tm3_clk_v0 0 

.latch $dffe~535^Q~0 $dff~540^Q~0 re tm3_clk_v0 0 

.latch $dffe~535^Q~1 $dff~540^Q~1 re tm3_clk_v0 0 

.latch $dffe~535^Q~2 $dff~540^Q~2 re tm3_clk_v0 0 

.latch $dffe~535^Q~3 $dff~540^Q~3 re tm3_clk_v0 0 

.latch $dffe~535^Q~4 $dff~540^Q~4 re tm3_clk_v0 0 

.latch $dffe~535^Q~5 $dff~540^Q~5 re tm3_clk_v0 0 

.latch $dffe~535^Q~6 $dff~540^Q~6 re tm3_clk_v0 0 

.latch $dffe~535^Q~7 $dff~540^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32426 $dffe~1265^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32428 $dffe~1265^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32430 $dffe~1265^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32432 $dffe~1265^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32434 $dffe~1265^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32436 $dffe~1265^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32438 $dffe~1265^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32440 $dffe~1265^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32442 $dffe~1303^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32444 $dffe~1303^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32446 $dffe~1303^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32448 $dffe~1303^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32450 $dffe~1303^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32452 $dffe~1303^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32454 $dffe~1303^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32456 $dffe~1303^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32458 $dffe~524^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32460 $dffe~524^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32462 $dffe~524^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32464 $dffe~524^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32466 $dffe~524^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32468 $dffe~524^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32470 $dffe~524^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32472 $dffe~524^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32474 $dffe~523^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32476 $dffe~523^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32478 $dffe~523^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32480 $dffe~523^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32482 $dffe~523^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32484 $dffe~523^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32486 $dffe~523^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32488 $dffe~523^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32490 $dffe~522^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32492 $dffe~522^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32494 $dffe~522^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32496 $dffe~522^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32498 $dffe~522^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32500 $dffe~522^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32502 $dffe~522^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32504 $dffe~522^Q~7 re tm3_clk_v0 0 

.latch $dffe~522^Q~0 $dff~530^Q~0 re tm3_clk_v0 0 

.latch $dffe~522^Q~1 $dff~530^Q~1 re tm3_clk_v0 0 

.latch $dffe~522^Q~2 $dff~530^Q~2 re tm3_clk_v0 0 

.latch $dffe~522^Q~3 $dff~530^Q~3 re tm3_clk_v0 0 

.latch $dffe~522^Q~4 $dff~530^Q~4 re tm3_clk_v0 0 

.latch $dffe~522^Q~5 $dff~530^Q~5 re tm3_clk_v0 0 

.latch $dffe~522^Q~6 $dff~530^Q~6 re tm3_clk_v0 0 

.latch $dffe~522^Q~7 $dff~530^Q~7 re tm3_clk_v0 0 

.latch $add~521^ADD~110-3[1] $dff~528^Q~2 re tm3_clk_v0 0 

.latch $add~521^ADD~110-4[1] $dff~528^Q~3 re tm3_clk_v0 0 

.latch $add~521^ADD~110-5[1] $dff~528^Q~4 re tm3_clk_v0 0 

.latch $add~521^ADD~110-6[1] $dff~528^Q~5 re tm3_clk_v0 0 

.latch $add~521^ADD~110-7[1] $dff~528^Q~6 re tm3_clk_v0 0 

.latch $add~521^ADD~110-8[1] $dff~528^Q~7 re tm3_clk_v0 0 

.latch $add~521^ADD~110-9[1] $dff~528^Q~8 re tm3_clk_v0 0 

.latch $add~521^ADD~110-10[1] $dff~528^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32506 $dffe~525^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32508 $dffe~525^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32510 $dffe~525^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32512 $dffe~525^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32514 $dffe~525^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32516 $dffe~525^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32518 $dffe~525^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32520 $dffe~525^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32522 $dffe~902^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32524 $dffe~902^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32526 $dffe~902^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32528 $dffe~902^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32530 $dffe~902^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32532 $dffe~902^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32534 $dffe~902^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32536 $dffe~902^Q~7 re tm3_clk_v0 0 

.latch $add~899^ADD~109-2[1] $dff~905^Q~1 re tm3_clk_v0 0 

.latch $add~899^ADD~109-3[1] $dff~905^Q~2 re tm3_clk_v0 0 

.latch $add~899^ADD~109-4[1] $dff~905^Q~3 re tm3_clk_v0 0 

.latch $add~899^ADD~109-5[1] $dff~905^Q~4 re tm3_clk_v0 0 

.latch $add~899^ADD~109-6[1] $dff~905^Q~5 re tm3_clk_v0 0 

.latch $add~899^ADD~109-7[1] $dff~905^Q~6 re tm3_clk_v0 0 

.latch $add~899^ADD~109-8[1] $dff~905^Q~7 re tm3_clk_v0 0 

.latch $add~899^ADD~109-9[1] $dff~905^Q~8 re tm3_clk_v0 0 

.latch $add~899^ADD~109-10[1] $dff~905^Q~9 re tm3_clk_v0 0 

.latch $add~900^ADD~108-2[1] $dff~906^Q~2 re tm3_clk_v0 0 

.latch $add~900^ADD~108-3[1] $dff~906^Q~3 re tm3_clk_v0 0 

.latch $add~900^ADD~108-4[1] $dff~906^Q~4 re tm3_clk_v0 0 

.latch $add~900^ADD~108-5[1] $dff~906^Q~5 re tm3_clk_v0 0 

.latch $add~900^ADD~108-6[1] $dff~906^Q~6 re tm3_clk_v0 0 

.latch $add~900^ADD~108-7[1] $dff~906^Q~7 re tm3_clk_v0 0 

.latch $add~900^ADD~108-8[1] $dff~906^Q~8 re tm3_clk_v0 0 

.latch $add~900^ADD~108-9[1] $dff~906^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32538 $dffe~901^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32540 $dffe~901^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32542 $dffe~901^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32544 $dffe~901^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32546 $dffe~901^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32548 $dffe~901^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32550 $dffe~901^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32552 $dffe~901^Q~7 re tm3_clk_v0 0 

.latch $dffe~901^Q~0 $dff~1152^Q~0 re tm3_clk_v0 0 

.latch $dffe~901^Q~1 $dff~1152^Q~1 re tm3_clk_v0 0 

.latch $dffe~901^Q~2 $dff~1152^Q~2 re tm3_clk_v0 0 

.latch $dffe~901^Q~3 $dff~1152^Q~3 re tm3_clk_v0 0 

.latch $dffe~901^Q~4 $dff~1152^Q~4 re tm3_clk_v0 0 

.latch $dffe~901^Q~5 $dff~1152^Q~5 re tm3_clk_v0 0 

.latch $dffe~901^Q~6 $dff~1152^Q~6 re tm3_clk_v0 0 

.latch $dffe~901^Q~7 $dff~1152^Q~7 re tm3_clk_v0 0 

.latch $dff~1152^Q~0 $dff~1151^Q~0 re tm3_clk_v0 0 

.latch $dff~1152^Q~1 $dff~1151^Q~1 re tm3_clk_v0 0 

.latch $dff~1152^Q~2 $dff~1151^Q~2 re tm3_clk_v0 0 

.latch $dff~1152^Q~3 $dff~1151^Q~3 re tm3_clk_v0 0 

.latch $dff~1152^Q~4 $dff~1151^Q~4 re tm3_clk_v0 0 

.latch $dff~1152^Q~5 $dff~1151^Q~5 re tm3_clk_v0 0 

.latch $dff~1152^Q~6 $dff~1151^Q~6 re tm3_clk_v0 0 

.latch $dff~1152^Q~7 $dff~1151^Q~7 re tm3_clk_v0 0 

.latch $dff~1151^Q~0 $dff~1153^Q~0 re tm3_clk_v0 0 

.latch $dff~1151^Q~1 $dff~1153^Q~1 re tm3_clk_v0 0 

.latch $dff~1151^Q~2 $dff~1153^Q~2 re tm3_clk_v0 0 

.latch $dff~1151^Q~3 $dff~1153^Q~3 re tm3_clk_v0 0 

.latch $dff~1151^Q~4 $dff~1153^Q~4 re tm3_clk_v0 0 

.latch $dff~1151^Q~5 $dff~1153^Q~5 re tm3_clk_v0 0 

.latch $dff~1151^Q~6 $dff~1153^Q~6 re tm3_clk_v0 0 

.latch $dff~1151^Q~7 $dff~1153^Q~7 re tm3_clk_v0 0 

.latch $dff~1153^Q~0 $dff~206^Q~0 re tm3_clk_v0 0 

.latch $dff~1153^Q~1 $dff~206^Q~1 re tm3_clk_v0 0 

.latch $dff~1153^Q~2 $dff~206^Q~2 re tm3_clk_v0 0 

.latch $dff~1153^Q~3 $dff~206^Q~3 re tm3_clk_v0 0 

.latch $dff~1153^Q~4 $dff~206^Q~4 re tm3_clk_v0 0 

.latch $dff~1153^Q~5 $dff~206^Q~5 re tm3_clk_v0 0 

.latch $dff~1153^Q~6 $dff~206^Q~6 re tm3_clk_v0 0 

.latch $dff~1153^Q~7 $dff~206^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32554 $dffe~907^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32556 $dffe~907^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32558 $dffe~907^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32560 $dffe~907^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32562 $dffe~907^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32564 $dffe~907^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32566 $dffe~907^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32568 $dffe~907^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32570 $dffe~908^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32572 $dffe~908^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32574 $dffe~908^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32576 $dffe~908^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32578 $dffe~908^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32580 $dffe~908^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32582 $dffe~908^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32584 $dffe~908^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32586 $dffe~904^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32588 $dffe~904^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32590 $dffe~904^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32592 $dffe~904^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32594 $dffe~904^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32596 $dffe~904^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32598 $dffe~904^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32600 $dffe~904^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32602 $dffe~909^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32604 $dffe~909^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32606 $dffe~909^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32608 $dffe~909^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32610 $dffe~909^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32612 $dffe~909^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32614 $dffe~909^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32616 $dffe~909^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32618 $dffe~910^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32620 $dffe~910^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32622 $dffe~910^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32624 $dffe~910^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32626 $dffe~910^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32628 $dffe~910^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32630 $dffe~910^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32632 $dffe~910^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32634 $dffe~903^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32636 $dffe~903^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32638 $dffe~903^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32640 $dffe~903^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32642 $dffe~903^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32644 $dffe~903^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32646 $dffe~903^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32648 $dffe~903^Q~7 re tm3_clk_v0 0 

.latch $dffe~523^Q~0 $dff~526^Q~0 re tm3_clk_v0 0 

.latch $dffe~523^Q~1 $dff~526^Q~1 re tm3_clk_v0 0 

.latch $dffe~523^Q~2 $dff~526^Q~2 re tm3_clk_v0 0 

.latch $dffe~523^Q~3 $dff~526^Q~3 re tm3_clk_v0 0 

.latch $dffe~523^Q~4 $dff~526^Q~4 re tm3_clk_v0 0 

.latch $dffe~523^Q~5 $dff~526^Q~5 re tm3_clk_v0 0 

.latch $dffe~523^Q~6 $dff~526^Q~6 re tm3_clk_v0 0 

.latch $dffe~523^Q~7 $dff~526^Q~7 re tm3_clk_v0 0 

.latch $dff~529^Q~0 $dff~527^Q~0 re tm3_clk_v0 0 

.latch $add~520^ADD~111-1[1] $dff~527^Q~1 re tm3_clk_v0 0 

.latch $add~520^ADD~111-2[1] $dff~527^Q~2 re tm3_clk_v0 0 

.latch $add~520^ADD~111-3[1] $dff~527^Q~3 re tm3_clk_v0 0 

.latch $add~520^ADD~111-4[1] $dff~527^Q~4 re tm3_clk_v0 0 

.latch $add~520^ADD~111-5[1] $dff~527^Q~5 re tm3_clk_v0 0 

.latch $add~520^ADD~111-6[1] $dff~527^Q~6 re tm3_clk_v0 0 

.latch $add~520^ADD~111-7[1] $dff~527^Q~7 re tm3_clk_v0 0 

.latch $add~520^ADD~111-8[1] $dff~527^Q~8 re tm3_clk_v0 0 

.latch $add~520^ADD~111-9[1] $dff~527^Q~9 re tm3_clk_v0 0 

.latch $dffe~524^Q~0 $dff~529^Q~0 re tm3_clk_v0 0 

.latch $dffe~524^Q~1 $dff~529^Q~1 re tm3_clk_v0 0 

.latch $dffe~524^Q~2 $dff~529^Q~2 re tm3_clk_v0 0 

.latch $dffe~524^Q~3 $dff~529^Q~3 re tm3_clk_v0 0 

.latch $dffe~524^Q~4 $dff~529^Q~4 re tm3_clk_v0 0 

.latch $dffe~524^Q~5 $dff~529^Q~5 re tm3_clk_v0 0 

.latch $dffe~524^Q~6 $dff~529^Q~6 re tm3_clk_v0 0 

.latch $dffe~524^Q~7 $dff~529^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32650 $dffe~1266^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32652 $dffe~1266^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32654 $dffe~1266^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32656 $dffe~1266^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32658 $dffe~1266^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32660 $dffe~1266^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32662 $dffe~1266^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32664 $dffe~1266^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32666 $dffe~1304^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32668 $dffe~1304^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32670 $dffe~1304^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32672 $dffe~1304^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32674 $dffe~1304^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32676 $dffe~1304^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32678 $dffe~1304^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32680 $dffe~1304^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32682 $dffe~513^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32684 $dffe~513^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32686 $dffe~513^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32688 $dffe~513^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32690 $dffe~513^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32692 $dffe~513^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32694 $dffe~513^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32696 $dffe~513^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32698 $dffe~512^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32700 $dffe~512^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32702 $dffe~512^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32704 $dffe~512^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32706 $dffe~512^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32708 $dffe~512^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32710 $dffe~512^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32712 $dffe~512^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32714 $dffe~511^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32716 $dffe~511^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32718 $dffe~511^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32720 $dffe~511^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32722 $dffe~511^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32724 $dffe~511^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32726 $dffe~511^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32728 $dffe~511^Q~7 re tm3_clk_v0 0 

.latch $dffe~511^Q~0 $dff~519^Q~0 re tm3_clk_v0 0 

.latch $dffe~511^Q~1 $dff~519^Q~1 re tm3_clk_v0 0 

.latch $dffe~511^Q~2 $dff~519^Q~2 re tm3_clk_v0 0 

.latch $dffe~511^Q~3 $dff~519^Q~3 re tm3_clk_v0 0 

.latch $dffe~511^Q~4 $dff~519^Q~4 re tm3_clk_v0 0 

.latch $dffe~511^Q~5 $dff~519^Q~5 re tm3_clk_v0 0 

.latch $dffe~511^Q~6 $dff~519^Q~6 re tm3_clk_v0 0 

.latch $dffe~511^Q~7 $dff~519^Q~7 re tm3_clk_v0 0 

.latch $add~510^ADD~106-3[1] $dff~517^Q~2 re tm3_clk_v0 0 

.latch $add~510^ADD~106-4[1] $dff~517^Q~3 re tm3_clk_v0 0 

.latch $add~510^ADD~106-5[1] $dff~517^Q~4 re tm3_clk_v0 0 

.latch $add~510^ADD~106-6[1] $dff~517^Q~5 re tm3_clk_v0 0 

.latch $add~510^ADD~106-7[1] $dff~517^Q~6 re tm3_clk_v0 0 

.latch $add~510^ADD~106-8[1] $dff~517^Q~7 re tm3_clk_v0 0 

.latch $add~510^ADD~106-9[1] $dff~517^Q~8 re tm3_clk_v0 0 

.latch $add~510^ADD~106-10[1] $dff~517^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32730 $dffe~514^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32732 $dffe~514^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32734 $dffe~514^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32736 $dffe~514^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32738 $dffe~514^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32740 $dffe~514^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32742 $dffe~514^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32744 $dffe~514^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32746 $dffe~890^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32748 $dffe~890^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32750 $dffe~890^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32752 $dffe~890^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32754 $dffe~890^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32756 $dffe~890^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32758 $dffe~890^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32760 $dffe~890^Q~7 re tm3_clk_v0 0 

.latch $add~887^ADD~105-2[1] $dff~893^Q~1 re tm3_clk_v0 0 

.latch $add~887^ADD~105-3[1] $dff~893^Q~2 re tm3_clk_v0 0 

.latch $add~887^ADD~105-4[1] $dff~893^Q~3 re tm3_clk_v0 0 

.latch $add~887^ADD~105-5[1] $dff~893^Q~4 re tm3_clk_v0 0 

.latch $add~887^ADD~105-6[1] $dff~893^Q~5 re tm3_clk_v0 0 

.latch $add~887^ADD~105-7[1] $dff~893^Q~6 re tm3_clk_v0 0 

.latch $add~887^ADD~105-8[1] $dff~893^Q~7 re tm3_clk_v0 0 

.latch $add~887^ADD~105-9[1] $dff~893^Q~8 re tm3_clk_v0 0 

.latch $add~887^ADD~105-10[1] $dff~893^Q~9 re tm3_clk_v0 0 

.latch $add~888^ADD~104-2[1] $dff~894^Q~2 re tm3_clk_v0 0 

.latch $add~888^ADD~104-3[1] $dff~894^Q~3 re tm3_clk_v0 0 

.latch $add~888^ADD~104-4[1] $dff~894^Q~4 re tm3_clk_v0 0 

.latch $add~888^ADD~104-5[1] $dff~894^Q~5 re tm3_clk_v0 0 

.latch $add~888^ADD~104-6[1] $dff~894^Q~6 re tm3_clk_v0 0 

.latch $add~888^ADD~104-7[1] $dff~894^Q~7 re tm3_clk_v0 0 

.latch $add~888^ADD~104-8[1] $dff~894^Q~8 re tm3_clk_v0 0 

.latch $add~888^ADD~104-9[1] $dff~894^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32762 $dffe~889^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32764 $dffe~889^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32766 $dffe~889^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32768 $dffe~889^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32770 $dffe~889^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32772 $dffe~889^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32774 $dffe~889^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32776 $dffe~889^Q~7 re tm3_clk_v0 0 

.latch $dffe~889^Q~0 $dff~1149^Q~0 re tm3_clk_v0 0 

.latch $dffe~889^Q~1 $dff~1149^Q~1 re tm3_clk_v0 0 

.latch $dffe~889^Q~2 $dff~1149^Q~2 re tm3_clk_v0 0 

.latch $dffe~889^Q~3 $dff~1149^Q~3 re tm3_clk_v0 0 

.latch $dffe~889^Q~4 $dff~1149^Q~4 re tm3_clk_v0 0 

.latch $dffe~889^Q~5 $dff~1149^Q~5 re tm3_clk_v0 0 

.latch $dffe~889^Q~6 $dff~1149^Q~6 re tm3_clk_v0 0 

.latch $dffe~889^Q~7 $dff~1149^Q~7 re tm3_clk_v0 0 

.latch $dff~1149^Q~0 $dff~1148^Q~0 re tm3_clk_v0 0 

.latch $dff~1149^Q~1 $dff~1148^Q~1 re tm3_clk_v0 0 

.latch $dff~1149^Q~2 $dff~1148^Q~2 re tm3_clk_v0 0 

.latch $dff~1149^Q~3 $dff~1148^Q~3 re tm3_clk_v0 0 

.latch $dff~1149^Q~4 $dff~1148^Q~4 re tm3_clk_v0 0 

.latch $dff~1149^Q~5 $dff~1148^Q~5 re tm3_clk_v0 0 

.latch $dff~1149^Q~6 $dff~1148^Q~6 re tm3_clk_v0 0 

.latch $dff~1149^Q~7 $dff~1148^Q~7 re tm3_clk_v0 0 

.latch $dff~1148^Q~0 $dff~1150^Q~0 re tm3_clk_v0 0 

.latch $dff~1148^Q~1 $dff~1150^Q~1 re tm3_clk_v0 0 

.latch $dff~1148^Q~2 $dff~1150^Q~2 re tm3_clk_v0 0 

.latch $dff~1148^Q~3 $dff~1150^Q~3 re tm3_clk_v0 0 

.latch $dff~1148^Q~4 $dff~1150^Q~4 re tm3_clk_v0 0 

.latch $dff~1148^Q~5 $dff~1150^Q~5 re tm3_clk_v0 0 

.latch $dff~1148^Q~6 $dff~1150^Q~6 re tm3_clk_v0 0 

.latch $dff~1148^Q~7 $dff~1150^Q~7 re tm3_clk_v0 0 

.latch $dff~1150^Q~0 $dff~199^Q~0 re tm3_clk_v0 0 

.latch $dff~1150^Q~1 $dff~199^Q~1 re tm3_clk_v0 0 

.latch $dff~1150^Q~2 $dff~199^Q~2 re tm3_clk_v0 0 

.latch $dff~1150^Q~3 $dff~199^Q~3 re tm3_clk_v0 0 

.latch $dff~1150^Q~4 $dff~199^Q~4 re tm3_clk_v0 0 

.latch $dff~1150^Q~5 $dff~199^Q~5 re tm3_clk_v0 0 

.latch $dff~1150^Q~6 $dff~199^Q~6 re tm3_clk_v0 0 

.latch $dff~1150^Q~7 $dff~199^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32778 $dffe~895^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32780 $dffe~895^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32782 $dffe~895^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32784 $dffe~895^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32786 $dffe~895^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32788 $dffe~895^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32790 $dffe~895^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32792 $dffe~895^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32794 $dffe~896^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32796 $dffe~896^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32798 $dffe~896^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32800 $dffe~896^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32802 $dffe~896^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32804 $dffe~896^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32806 $dffe~896^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32808 $dffe~896^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32810 $dffe~892^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32812 $dffe~892^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32814 $dffe~892^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32816 $dffe~892^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32818 $dffe~892^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32820 $dffe~892^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32822 $dffe~892^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32824 $dffe~892^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32826 $dffe~897^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32828 $dffe~897^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32830 $dffe~897^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32832 $dffe~897^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32834 $dffe~897^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32836 $dffe~897^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32838 $dffe~897^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32840 $dffe~897^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32842 $dffe~898^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32844 $dffe~898^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32846 $dffe~898^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32848 $dffe~898^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32850 $dffe~898^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32852 $dffe~898^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32854 $dffe~898^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32856 $dffe~898^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32858 $dffe~891^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32860 $dffe~891^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32862 $dffe~891^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32864 $dffe~891^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32866 $dffe~891^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32868 $dffe~891^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32870 $dffe~891^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32872 $dffe~891^Q~7 re tm3_clk_v0 0 

.latch $dffe~512^Q~0 $dff~515^Q~0 re tm3_clk_v0 0 

.latch $dffe~512^Q~1 $dff~515^Q~1 re tm3_clk_v0 0 

.latch $dffe~512^Q~2 $dff~515^Q~2 re tm3_clk_v0 0 

.latch $dffe~512^Q~3 $dff~515^Q~3 re tm3_clk_v0 0 

.latch $dffe~512^Q~4 $dff~515^Q~4 re tm3_clk_v0 0 

.latch $dffe~512^Q~5 $dff~515^Q~5 re tm3_clk_v0 0 

.latch $dffe~512^Q~6 $dff~515^Q~6 re tm3_clk_v0 0 

.latch $dffe~512^Q~7 $dff~515^Q~7 re tm3_clk_v0 0 

.latch $dff~518^Q~0 $dff~516^Q~0 re tm3_clk_v0 0 

.latch $add~509^ADD~107-1[1] $dff~516^Q~1 re tm3_clk_v0 0 

.latch $add~509^ADD~107-2[1] $dff~516^Q~2 re tm3_clk_v0 0 

.latch $add~509^ADD~107-3[1] $dff~516^Q~3 re tm3_clk_v0 0 

.latch $add~509^ADD~107-4[1] $dff~516^Q~4 re tm3_clk_v0 0 

.latch $add~509^ADD~107-5[1] $dff~516^Q~5 re tm3_clk_v0 0 

.latch $add~509^ADD~107-6[1] $dff~516^Q~6 re tm3_clk_v0 0 

.latch $add~509^ADD~107-7[1] $dff~516^Q~7 re tm3_clk_v0 0 

.latch $add~509^ADD~107-8[1] $dff~516^Q~8 re tm3_clk_v0 0 

.latch $add~509^ADD~107-9[1] $dff~516^Q~9 re tm3_clk_v0 0 

.latch $dffe~513^Q~0 $dff~518^Q~0 re tm3_clk_v0 0 

.latch $dffe~513^Q~1 $dff~518^Q~1 re tm3_clk_v0 0 

.latch $dffe~513^Q~2 $dff~518^Q~2 re tm3_clk_v0 0 

.latch $dffe~513^Q~3 $dff~518^Q~3 re tm3_clk_v0 0 

.latch $dffe~513^Q~4 $dff~518^Q~4 re tm3_clk_v0 0 

.latch $dffe~513^Q~5 $dff~518^Q~5 re tm3_clk_v0 0 

.latch $dffe~513^Q~6 $dff~518^Q~6 re tm3_clk_v0 0 

.latch $dffe~513^Q~7 $dff~518^Q~7 re tm3_clk_v0 0 

.latch $dff~1363^Q~0 $dff~1371^Q~0 re tm3_clk_v0 0 

.latch $dff~1363^Q~1 $dff~1371^Q~1 re tm3_clk_v0 0 

.latch $add~1348^ADD~218-1[1] $dff~1371^Q~2 re tm3_clk_v0 0 

.latch $add~1348^ADD~218-2[1] $dff~1371^Q~3 re tm3_clk_v0 0 

.latch $add~1348^ADD~218-3[1] $dff~1371^Q~4 re tm3_clk_v0 0 

.latch $add~1348^ADD~218-4[1] $dff~1371^Q~5 re tm3_clk_v0 0 

.latch $add~1348^ADD~218-5[1] $dff~1371^Q~6 re tm3_clk_v0 0 

.latch $add~1348^ADD~218-6[1] $dff~1371^Q~7 re tm3_clk_v0 0 

.latch $add~1348^ADD~218-7[1] $dff~1371^Q~8 re tm3_clk_v0 0 

.latch $add~1348^ADD~218-8[1] $dff~1371^Q~9 re tm3_clk_v0 0 

.latch $add~1348^ADD~218-9[1] $dff~1371^Q~10 re tm3_clk_v0 0 

.latch $add~1348^ADD~218-10[1] $dff~1371^Q~11 re tm3_clk_v0 0 

.latch $add~1349^ADD~217-5[1] $dff~1372^Q~4 re tm3_clk_v0 0 

.latch $add~1349^ADD~217-6[1] $dff~1372^Q~5 re tm3_clk_v0 0 

.latch $add~1349^ADD~217-7[1] $dff~1372^Q~6 re tm3_clk_v0 0 

.latch $add~1349^ADD~217-8[1] $dff~1372^Q~7 re tm3_clk_v0 0 

.latch $add~1349^ADD~217-9[1] $dff~1372^Q~8 re tm3_clk_v0 0 

.latch $add~1349^ADD~217-10[1] $dff~1372^Q~9 re tm3_clk_v0 0 

.latch $add~1349^ADD~217-11[1] $dff~1372^Q~10 re tm3_clk_v0 0 

.latch $add~1349^ADD~217-12[1] $dff~1372^Q~11 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32874 $dffe~1359^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32876 $dffe~1359^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32878 $dffe~1359^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32880 $dffe~1359^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32882 $dffe~1359^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32884 $dffe~1359^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32886 $dffe~1359^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32888 $dffe~1359^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32890 $dffe~1329^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32892 $dffe~1329^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32894 $dffe~1329^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32896 $dffe~1329^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32898 $dffe~1329^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32900 $dffe~1329^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32902 $dffe~1329^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32904 $dffe~1329^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32906 v_d_reg_s4_left_2to0~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32908 v_d_reg_s4_left_2to0~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32910 v_d_reg_s4_left_2to0~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32912 v_d_reg_s4_left_2to0~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32914 v_d_reg_s4_left_2to0~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32916 v_d_reg_s4_left_2to0~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32918 v_d_reg_s4_left_2to0~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32920 v_d_reg_s4_left_2to0~7 re tm3_clk_v0 0 

.latch $dff~1390^Q~0 $dff~1398^Q~0 re tm3_clk_v0 0 

.latch $dff~1390^Q~1 $dff~1398^Q~1 re tm3_clk_v0 0 

.latch $add~1383^ADD~225-1[1] $dff~1398^Q~2 re tm3_clk_v0 0 

.latch $add~1383^ADD~225-2[1] $dff~1398^Q~3 re tm3_clk_v0 0 

.latch $add~1383^ADD~225-3[1] $dff~1398^Q~4 re tm3_clk_v0 0 

.latch $add~1383^ADD~225-4[1] $dff~1398^Q~5 re tm3_clk_v0 0 

.latch $add~1383^ADD~225-5[1] $dff~1398^Q~6 re tm3_clk_v0 0 

.latch $add~1383^ADD~225-6[1] $dff~1398^Q~7 re tm3_clk_v0 0 

.latch $add~1383^ADD~225-7[1] $dff~1398^Q~8 re tm3_clk_v0 0 

.latch $add~1383^ADD~225-8[1] $dff~1398^Q~9 re tm3_clk_v0 0 

.latch $add~1383^ADD~225-9[1] $dff~1398^Q~10 re tm3_clk_v0 0 

.latch $add~1383^ADD~225-10[1] $dff~1398^Q~11 re tm3_clk_v0 0 

.latch $add~1384^ADD~224-5[1] $dff~1399^Q~4 re tm3_clk_v0 0 

.latch $add~1384^ADD~224-6[1] $dff~1399^Q~5 re tm3_clk_v0 0 

.latch $add~1384^ADD~224-7[1] $dff~1399^Q~6 re tm3_clk_v0 0 

.latch $add~1384^ADD~224-8[1] $dff~1399^Q~7 re tm3_clk_v0 0 

.latch $add~1384^ADD~224-9[1] $dff~1399^Q~8 re tm3_clk_v0 0 

.latch $add~1384^ADD~224-10[1] $dff~1399^Q~9 re tm3_clk_v0 0 

.latch $add~1384^ADD~224-11[1] $dff~1399^Q~10 re tm3_clk_v0 0 

.latch $add~1384^ADD~224-12[1] $dff~1399^Q~11 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32922 $dffe~1386^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32924 $dffe~1386^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32926 $dffe~1386^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32928 $dffe~1386^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32930 $dffe~1386^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32932 $dffe~1386^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32934 $dffe~1386^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32936 $dffe~1386^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32938 $dffe~1374^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32940 $dffe~1374^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32942 $dffe~1374^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32944 $dffe~1374^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32946 $dffe~1374^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32948 $dffe~1374^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32950 $dffe~1374^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32952 $dffe~1374^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32954 $dffe~1355^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32956 $dffe~1355^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32958 $dffe~1355^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32960 $dffe~1355^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32962 $dffe~1355^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32964 $dffe~1355^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32966 $dffe~1355^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32968 $dffe~1355^Q~7 re tm3_clk_v0 0 

.latch $add~1343^ADD~220-1[1] $dff~1369^Q~0 re tm3_clk_v0 0 

.latch $add~1343^ADD~220-2[1] $dff~1369^Q~1 re tm3_clk_v0 0 

.latch $add~1343^ADD~220-3[1] $dff~1369^Q~2 re tm3_clk_v0 0 

.latch $add~1343^ADD~220-4[1] $dff~1369^Q~3 re tm3_clk_v0 0 

.latch $add~1343^ADD~220-5[1] $dff~1369^Q~4 re tm3_clk_v0 0 

.latch $add~1343^ADD~220-6[1] $dff~1369^Q~5 re tm3_clk_v0 0 

.latch $add~1343^ADD~220-7[1] $dff~1369^Q~6 re tm3_clk_v0 0 

.latch $add~1343^ADD~220-8[1] $dff~1369^Q~7 re tm3_clk_v0 0 

.latch $add~1343^ADD~220-9[1] $dff~1369^Q~8 re tm3_clk_v0 0 

.latch $dff~1369^Q~0 $dff~1363^Q~0 re tm3_clk_v0 0 

.latch $add~1346^ADD~219-1[1] $dff~1363^Q~1 re tm3_clk_v0 0 

.latch $add~1346^ADD~219-2[1] $dff~1363^Q~2 re tm3_clk_v0 0 

.latch $add~1346^ADD~219-3[1] $dff~1363^Q~3 re tm3_clk_v0 0 

.latch $add~1346^ADD~219-4[1] $dff~1363^Q~4 re tm3_clk_v0 0 

.latch $add~1346^ADD~219-5[1] $dff~1363^Q~5 re tm3_clk_v0 0 

.latch $add~1346^ADD~219-6[1] $dff~1363^Q~6 re tm3_clk_v0 0 

.latch $add~1346^ADD~219-7[1] $dff~1363^Q~7 re tm3_clk_v0 0 

.latch $add~1346^ADD~219-8[1] $dff~1363^Q~8 re tm3_clk_v0 0 

.latch $add~1346^ADD~219-9[1] $dff~1363^Q~9 re tm3_clk_v0 0 

.latch $add~1346^ADD~219-10[1] $dff~1363^Q~10 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32970 $dffe~1354^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32972 $dffe~1354^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32974 $dffe~1354^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32976 $dffe~1354^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32978 $dffe~1354^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32980 $dffe~1354^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32982 $dffe~1354^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32984 $dffe~1354^Q~7 re tm3_clk_v0 0 

.latch $add~1344^ADD~221-1[1] $dff~1365^Q~0 re tm3_clk_v0 0 

.latch $add~1344^ADD~221-2[1] $dff~1365^Q~1 re tm3_clk_v0 0 

.latch $add~1344^ADD~221-3[1] $dff~1365^Q~2 re tm3_clk_v0 0 

.latch $add~1344^ADD~221-4[1] $dff~1365^Q~3 re tm3_clk_v0 0 

.latch $add~1344^ADD~221-5[1] $dff~1365^Q~4 re tm3_clk_v0 0 

.latch $add~1344^ADD~221-6[1] $dff~1365^Q~5 re tm3_clk_v0 0 

.latch $add~1344^ADD~221-7[1] $dff~1365^Q~6 re tm3_clk_v0 0 

.latch $add~1344^ADD~221-8[1] $dff~1365^Q~7 re tm3_clk_v0 0 

.latch $add~1344^ADD~221-9[1] $dff~1365^Q~8 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32986 $dffe~1353^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32988 $dffe~1353^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32990 $dffe~1353^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32992 $dffe~1353^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32994 $dffe~1353^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32996 $dffe~1353^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$32998 $dffe~1353^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33000 $dffe~1353^Q~7 re tm3_clk_v0 0 

.latch $add~1345^ADD~223-9[1] $dff~1366^Q~8 re tm3_clk_v0 0 

.latch $dff~1366^Q~0 $dff~1364^Q~0 re tm3_clk_v0 0 

.latch $add~1347^ADD~222-1[1] $dff~1364^Q~1 re tm3_clk_v0 0 

.latch $add~1347^ADD~222-2[1] $dff~1364^Q~2 re tm3_clk_v0 0 

.latch $add~1347^ADD~222-3[1] $dff~1364^Q~3 re tm3_clk_v0 0 

.latch $add~1347^ADD~222-4[1] $dff~1364^Q~4 re tm3_clk_v0 0 

.latch $add~1347^ADD~222-5[1] $dff~1364^Q~5 re tm3_clk_v0 0 

.latch $add~1347^ADD~222-6[1] $dff~1364^Q~6 re tm3_clk_v0 0 

.latch $add~1347^ADD~222-7[1] $dff~1364^Q~7 re tm3_clk_v0 0 

.latch $add~1347^ADD~222-8[1] $dff~1364^Q~8 re tm3_clk_v0 0 

.latch $add~1347^ADD~222-9[1] $dff~1364^Q~9 re tm3_clk_v0 0 

.latch $add~1347^ADD~222-10[1] $dff~1364^Q~10 re tm3_clk_v0 0 

.latch $add~1345^ADD~223-1[1] $dff~1366^Q~0 re tm3_clk_v0 0 

.latch $add~1345^ADD~223-2[1] $dff~1366^Q~1 re tm3_clk_v0 0 

.latch $add~1345^ADD~223-3[1] $dff~1366^Q~2 re tm3_clk_v0 0 

.latch $add~1345^ADD~223-4[1] $dff~1366^Q~3 re tm3_clk_v0 0 

.latch $add~1345^ADD~223-5[1] $dff~1366^Q~4 re tm3_clk_v0 0 

.latch $add~1345^ADD~223-6[1] $dff~1366^Q~5 re tm3_clk_v0 0 

.latch $add~1345^ADD~223-7[1] $dff~1366^Q~6 re tm3_clk_v0 0 

.latch $add~1345^ADD~223-8[1] $dff~1366^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33002 $dffe~1352^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33004 $dffe~1352^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33006 $dffe~1352^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33008 $dffe~1352^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33010 $dffe~1352^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33012 $dffe~1352^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33014 $dffe~1352^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33016 $dffe~1352^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33018 $dffe~1351^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33020 $dffe~1351^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33022 $dffe~1351^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33024 $dffe~1351^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33026 $dffe~1351^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33028 $dffe~1351^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33030 $dffe~1351^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33032 $dffe~1351^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33034 $dffe~1375^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33036 $dffe~1375^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33038 $dffe~1375^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33040 $dffe~1375^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33042 $dffe~1375^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33044 $dffe~1375^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33046 $dffe~1375^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33048 $dffe~1375^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33050 $dffe~1350^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33052 $dffe~1350^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33054 $dffe~1350^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33056 $dffe~1350^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33058 $dffe~1350^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33060 $dffe~1350^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33062 $dffe~1350^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33064 $dffe~1350^Q~7 re tm3_clk_v0 0 

.latch $dffe~1352^Q~0 $dff~1362^Q~0 re tm3_clk_v0 0 

.latch $dffe~1352^Q~1 $dff~1362^Q~1 re tm3_clk_v0 0 

.latch $dffe~1352^Q~2 $dff~1362^Q~2 re tm3_clk_v0 0 

.latch $dffe~1352^Q~3 $dff~1362^Q~3 re tm3_clk_v0 0 

.latch $dffe~1352^Q~4 $dff~1362^Q~4 re tm3_clk_v0 0 

.latch $dffe~1352^Q~5 $dff~1362^Q~5 re tm3_clk_v0 0 

.latch $dffe~1352^Q~6 $dff~1362^Q~6 re tm3_clk_v0 0 

.latch $dffe~1352^Q~7 $dff~1362^Q~7 re tm3_clk_v0 0 

.latch $dff~1445^Q~0 $dff~1453^Q~0 re tm3_clk_v0 0 

.latch $dff~1445^Q~1 $dff~1453^Q~1 re tm3_clk_v0 0 

.latch $add~1430^ADD~236-1[1] $dff~1453^Q~2 re tm3_clk_v0 0 

.latch $add~1430^ADD~236-2[1] $dff~1453^Q~3 re tm3_clk_v0 0 

.latch $add~1430^ADD~236-3[1] $dff~1453^Q~4 re tm3_clk_v0 0 

.latch $add~1430^ADD~236-4[1] $dff~1453^Q~5 re tm3_clk_v0 0 

.latch $add~1430^ADD~236-5[1] $dff~1453^Q~6 re tm3_clk_v0 0 

.latch $add~1430^ADD~236-6[1] $dff~1453^Q~7 re tm3_clk_v0 0 

.latch $add~1430^ADD~236-7[1] $dff~1453^Q~8 re tm3_clk_v0 0 

.latch $add~1430^ADD~236-8[1] $dff~1453^Q~9 re tm3_clk_v0 0 

.latch $add~1430^ADD~236-9[1] $dff~1453^Q~10 re tm3_clk_v0 0 

.latch $add~1430^ADD~236-10[1] $dff~1453^Q~11 re tm3_clk_v0 0 

.latch $add~1431^ADD~235-5[1] $dff~1454^Q~4 re tm3_clk_v0 0 

.latch $add~1431^ADD~235-6[1] $dff~1454^Q~5 re tm3_clk_v0 0 

.latch $add~1431^ADD~235-7[1] $dff~1454^Q~6 re tm3_clk_v0 0 

.latch $add~1431^ADD~235-8[1] $dff~1454^Q~7 re tm3_clk_v0 0 

.latch $add~1431^ADD~235-9[1] $dff~1454^Q~8 re tm3_clk_v0 0 

.latch $add~1431^ADD~235-10[1] $dff~1454^Q~9 re tm3_clk_v0 0 

.latch $add~1431^ADD~235-11[1] $dff~1454^Q~10 re tm3_clk_v0 0 

.latch $add~1431^ADD~235-12[1] $dff~1454^Q~11 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33066 $dffe~1441^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33068 $dffe~1441^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33070 $dffe~1441^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33072 $dffe~1441^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33074 $dffe~1441^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33076 $dffe~1441^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33078 $dffe~1441^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33080 $dffe~1441^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33082 $dffe~1420^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33084 $dffe~1420^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33086 $dffe~1420^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33088 $dffe~1420^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33090 $dffe~1420^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33092 $dffe~1420^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33094 $dffe~1420^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33096 $dffe~1420^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33098 v_d_reg_s4_right_2to0~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33100 v_d_reg_s4_right_2to0~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33102 v_d_reg_s4_right_2to0~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33104 v_d_reg_s4_right_2to0~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33106 v_d_reg_s4_right_2to0~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33108 v_d_reg_s4_right_2to0~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33110 v_d_reg_s4_right_2to0~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33112 v_d_reg_s4_right_2to0~7 re tm3_clk_v0 0 

.latch $dff~1472^Q~0 $dff~1480^Q~0 re tm3_clk_v0 0 

.latch $dff~1472^Q~1 $dff~1480^Q~1 re tm3_clk_v0 0 

.latch $add~1465^ADD~243-1[1] $dff~1480^Q~2 re tm3_clk_v0 0 

.latch $add~1465^ADD~243-2[1] $dff~1480^Q~3 re tm3_clk_v0 0 

.latch $add~1465^ADD~243-3[1] $dff~1480^Q~4 re tm3_clk_v0 0 

.latch $add~1465^ADD~243-4[1] $dff~1480^Q~5 re tm3_clk_v0 0 

.latch $add~1465^ADD~243-5[1] $dff~1480^Q~6 re tm3_clk_v0 0 

.latch $add~1465^ADD~243-6[1] $dff~1480^Q~7 re tm3_clk_v0 0 

.latch $add~1465^ADD~243-7[1] $dff~1480^Q~8 re tm3_clk_v0 0 

.latch $add~1465^ADD~243-8[1] $dff~1480^Q~9 re tm3_clk_v0 0 

.latch $add~1465^ADD~243-9[1] $dff~1480^Q~10 re tm3_clk_v0 0 

.latch $add~1465^ADD~243-10[1] $dff~1480^Q~11 re tm3_clk_v0 0 

.latch $add~1466^ADD~242-5[1] $dff~1481^Q~4 re tm3_clk_v0 0 

.latch $add~1466^ADD~242-6[1] $dff~1481^Q~5 re tm3_clk_v0 0 

.latch $add~1466^ADD~242-7[1] $dff~1481^Q~6 re tm3_clk_v0 0 

.latch $add~1466^ADD~242-8[1] $dff~1481^Q~7 re tm3_clk_v0 0 

.latch $add~1466^ADD~242-9[1] $dff~1481^Q~8 re tm3_clk_v0 0 

.latch $add~1466^ADD~242-10[1] $dff~1481^Q~9 re tm3_clk_v0 0 

.latch $add~1466^ADD~242-11[1] $dff~1481^Q~10 re tm3_clk_v0 0 

.latch $add~1466^ADD~242-12[1] $dff~1481^Q~11 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33114 $dffe~1468^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33116 $dffe~1468^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33118 $dffe~1468^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33120 $dffe~1468^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33122 $dffe~1468^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33124 $dffe~1468^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33126 $dffe~1468^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33128 $dffe~1468^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33130 $dffe~1456^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33132 $dffe~1456^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33134 $dffe~1456^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33136 $dffe~1456^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33138 $dffe~1456^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33140 $dffe~1456^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33142 $dffe~1456^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33144 $dffe~1456^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33146 $dffe~1437^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33148 $dffe~1437^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33150 $dffe~1437^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33152 $dffe~1437^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33154 $dffe~1437^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33156 $dffe~1437^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33158 $dffe~1437^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33160 $dffe~1437^Q~7 re tm3_clk_v0 0 

.latch $add~1425^ADD~238-1[1] $dff~1451^Q~0 re tm3_clk_v0 0 

.latch $add~1425^ADD~238-2[1] $dff~1451^Q~1 re tm3_clk_v0 0 

.latch $add~1425^ADD~238-3[1] $dff~1451^Q~2 re tm3_clk_v0 0 

.latch $add~1425^ADD~238-4[1] $dff~1451^Q~3 re tm3_clk_v0 0 

.latch $add~1425^ADD~238-5[1] $dff~1451^Q~4 re tm3_clk_v0 0 

.latch $add~1425^ADD~238-6[1] $dff~1451^Q~5 re tm3_clk_v0 0 

.latch $add~1425^ADD~238-7[1] $dff~1451^Q~6 re tm3_clk_v0 0 

.latch $add~1425^ADD~238-8[1] $dff~1451^Q~7 re tm3_clk_v0 0 

.latch $add~1425^ADD~238-9[1] $dff~1451^Q~8 re tm3_clk_v0 0 

.latch $dff~1451^Q~0 $dff~1445^Q~0 re tm3_clk_v0 0 

.latch $add~1428^ADD~237-1[1] $dff~1445^Q~1 re tm3_clk_v0 0 

.latch $add~1428^ADD~237-2[1] $dff~1445^Q~2 re tm3_clk_v0 0 

.latch $add~1428^ADD~237-3[1] $dff~1445^Q~3 re tm3_clk_v0 0 

.latch $add~1428^ADD~237-4[1] $dff~1445^Q~4 re tm3_clk_v0 0 

.latch $add~1428^ADD~237-5[1] $dff~1445^Q~5 re tm3_clk_v0 0 

.latch $add~1428^ADD~237-6[1] $dff~1445^Q~6 re tm3_clk_v0 0 

.latch $add~1428^ADD~237-7[1] $dff~1445^Q~7 re tm3_clk_v0 0 

.latch $add~1428^ADD~237-8[1] $dff~1445^Q~8 re tm3_clk_v0 0 

.latch $add~1428^ADD~237-9[1] $dff~1445^Q~9 re tm3_clk_v0 0 

.latch $add~1428^ADD~237-10[1] $dff~1445^Q~10 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33162 $dffe~1436^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33164 $dffe~1436^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33166 $dffe~1436^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33168 $dffe~1436^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33170 $dffe~1436^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33172 $dffe~1436^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33174 $dffe~1436^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33176 $dffe~1436^Q~7 re tm3_clk_v0 0 

.latch $add~1426^ADD~239-1[1] $dff~1447^Q~0 re tm3_clk_v0 0 

.latch $add~1426^ADD~239-2[1] $dff~1447^Q~1 re tm3_clk_v0 0 

.latch $add~1426^ADD~239-3[1] $dff~1447^Q~2 re tm3_clk_v0 0 

.latch $add~1426^ADD~239-4[1] $dff~1447^Q~3 re tm3_clk_v0 0 

.latch $add~1426^ADD~239-5[1] $dff~1447^Q~4 re tm3_clk_v0 0 

.latch $add~1426^ADD~239-6[1] $dff~1447^Q~5 re tm3_clk_v0 0 

.latch $add~1426^ADD~239-7[1] $dff~1447^Q~6 re tm3_clk_v0 0 

.latch $add~1426^ADD~239-8[1] $dff~1447^Q~7 re tm3_clk_v0 0 

.latch $add~1426^ADD~239-9[1] $dff~1447^Q~8 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33178 $dffe~1435^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33180 $dffe~1435^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33182 $dffe~1435^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33184 $dffe~1435^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33186 $dffe~1435^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33188 $dffe~1435^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33190 $dffe~1435^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33192 $dffe~1435^Q~7 re tm3_clk_v0 0 

.latch $add~1427^ADD~241-9[1] $dff~1448^Q~8 re tm3_clk_v0 0 

.latch $dff~1448^Q~0 $dff~1446^Q~0 re tm3_clk_v0 0 

.latch $add~1429^ADD~240-1[1] $dff~1446^Q~1 re tm3_clk_v0 0 

.latch $add~1429^ADD~240-2[1] $dff~1446^Q~2 re tm3_clk_v0 0 

.latch $add~1429^ADD~240-3[1] $dff~1446^Q~3 re tm3_clk_v0 0 

.latch $add~1429^ADD~240-4[1] $dff~1446^Q~4 re tm3_clk_v0 0 

.latch $add~1429^ADD~240-5[1] $dff~1446^Q~5 re tm3_clk_v0 0 

.latch $add~1429^ADD~240-6[1] $dff~1446^Q~6 re tm3_clk_v0 0 

.latch $add~1429^ADD~240-7[1] $dff~1446^Q~7 re tm3_clk_v0 0 

.latch $add~1429^ADD~240-8[1] $dff~1446^Q~8 re tm3_clk_v0 0 

.latch $add~1429^ADD~240-9[1] $dff~1446^Q~9 re tm3_clk_v0 0 

.latch $add~1429^ADD~240-10[1] $dff~1446^Q~10 re tm3_clk_v0 0 

.latch $add~1427^ADD~241-1[1] $dff~1448^Q~0 re tm3_clk_v0 0 

.latch $add~1427^ADD~241-2[1] $dff~1448^Q~1 re tm3_clk_v0 0 

.latch $add~1427^ADD~241-3[1] $dff~1448^Q~2 re tm3_clk_v0 0 

.latch $add~1427^ADD~241-4[1] $dff~1448^Q~3 re tm3_clk_v0 0 

.latch $add~1427^ADD~241-5[1] $dff~1448^Q~4 re tm3_clk_v0 0 

.latch $add~1427^ADD~241-6[1] $dff~1448^Q~5 re tm3_clk_v0 0 

.latch $add~1427^ADD~241-7[1] $dff~1448^Q~6 re tm3_clk_v0 0 

.latch $add~1427^ADD~241-8[1] $dff~1448^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33194 $dffe~1434^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33196 $dffe~1434^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33198 $dffe~1434^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33200 $dffe~1434^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33202 $dffe~1434^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33204 $dffe~1434^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33206 $dffe~1434^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33208 $dffe~1434^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33210 $dffe~1433^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33212 $dffe~1433^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33214 $dffe~1433^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33216 $dffe~1433^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33218 $dffe~1433^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33220 $dffe~1433^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33222 $dffe~1433^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33224 $dffe~1433^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33226 $dffe~1457^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33228 $dffe~1457^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33230 $dffe~1457^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33232 $dffe~1457^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33234 $dffe~1457^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33236 $dffe~1457^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33238 $dffe~1457^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33240 $dffe~1457^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33242 $dffe~1432^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33244 $dffe~1432^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33246 $dffe~1432^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33248 $dffe~1432^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33250 $dffe~1432^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33252 $dffe~1432^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33254 $dffe~1432^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33256 $dffe~1432^Q~7 re tm3_clk_v0 0 

.latch $dffe~1434^Q~0 $dff~1444^Q~0 re tm3_clk_v0 0 

.latch $dffe~1434^Q~1 $dff~1444^Q~1 re tm3_clk_v0 0 

.latch $dffe~1434^Q~2 $dff~1444^Q~2 re tm3_clk_v0 0 

.latch $dffe~1434^Q~3 $dff~1444^Q~3 re tm3_clk_v0 0 

.latch $dffe~1434^Q~4 $dff~1444^Q~4 re tm3_clk_v0 0 

.latch $dffe~1434^Q~5 $dff~1444^Q~5 re tm3_clk_v0 0 

.latch $dffe~1434^Q~6 $dff~1444^Q~6 re tm3_clk_v0 0 

.latch $dffe~1434^Q~7 $dff~1444^Q~7 re tm3_clk_v0 0 

.latch $add~1651^ADD~159-1[1] $dff~1713^Q~0 re tm3_clk_v0 0 

.latch $add~1651^ADD~159-2[1] $dff~1713^Q~1 re tm3_clk_v0 0 

.latch $add~1651^ADD~159-3[1] $dff~1713^Q~2 re tm3_clk_v0 0 

.latch $add~1651^ADD~159-4[1] $dff~1713^Q~3 re tm3_clk_v0 0 

.latch $add~1651^ADD~159-5[1] $dff~1713^Q~4 re tm3_clk_v0 0 

.latch $add~1651^ADD~159-6[1] $dff~1713^Q~5 re tm3_clk_v0 0 

.latch $add~1651^ADD~159-7[1] $dff~1713^Q~6 re tm3_clk_v0 0 

.latch $add~1651^ADD~159-8[1] $dff~1713^Q~7 re tm3_clk_v0 0 

.latch $add~1661^ADD~161-1[1] $dff~1732^Q~0 re tm3_clk_v0 0 

.latch $add~1661^ADD~161-2[1] $dff~1732^Q~1 re tm3_clk_v0 0 

.latch $add~1661^ADD~161-3[1] $dff~1732^Q~2 re tm3_clk_v0 0 

.latch $add~1661^ADD~161-4[1] $dff~1732^Q~3 re tm3_clk_v0 0 

.latch $add~1661^ADD~161-5[1] $dff~1732^Q~4 re tm3_clk_v0 0 

.latch $add~1661^ADD~161-6[1] $dff~1732^Q~5 re tm3_clk_v0 0 

.latch $add~1661^ADD~161-7[1] $dff~1732^Q~6 re tm3_clk_v0 0 

.latch $add~1661^ADD~161-8[1] $dff~1732^Q~7 re tm3_clk_v0 0 

.latch $add~1661^ADD~161-9[1] $dff~1732^Q~8 re tm3_clk_v0 0 

.latch $sub~1763^MIN~160-1[1] $dff~1746^Q~0 re tm3_clk_v0 0 

.latch $sub~1763^MIN~160-2[1] $dff~1746^Q~1 re tm3_clk_v0 0 

.latch $sub~1763^MIN~160-3[1] $dff~1746^Q~2 re tm3_clk_v0 0 

.latch $sub~1763^MIN~160-4[1] $dff~1746^Q~3 re tm3_clk_v0 0 

.latch $sub~1763^MIN~160-5[1] $dff~1746^Q~4 re tm3_clk_v0 0 

.latch $sub~1763^MIN~160-6[1] $dff~1746^Q~5 re tm3_clk_v0 0 

.latch $sub~1763^MIN~160-7[1] $dff~1746^Q~6 re tm3_clk_v0 0 

.latch $sub~1763^MIN~160-8[1] $dff~1746^Q~7 re tm3_clk_v0 0 

.latch $sub~1763^MIN~160-9[1] $dff~1746^Q~8 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33258 $dffe~1693^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33260 $dffe~1693^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33262 $dffe~1693^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33264 $dffe~1693^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33266 $dffe~1693^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33268 $dffe~1693^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33270 $dffe~1693^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33272 $dffe~1693^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33274 $dffe~1693^Q~8 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33276 $dffe~1632^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33278 $dffe~1632^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33280 $dffe~1632^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33282 $dffe~1632^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33284 $dffe~1632^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33286 $dffe~1632^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33288 $dffe~1632^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33290 $dffe~1632^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33292 $dffe~1632^Q~10 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33294 $dffe~1611^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33296 $dffe~1611^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33298 $dffe~1611^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33300 $dffe~1611^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33302 $dffe~1611^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33304 $dffe~1611^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33306 $dffe~1611^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33308 $dffe~1611^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33310 $dffe~1611^Q~10 re tm3_clk_v0 0 

.latch $dffe~1611^Q~0 $dff~1221^Q~0 re tm3_clk_v0 0 

.latch $dffe~1611^Q~1 $dff~1221^Q~1 re tm3_clk_v0 0 

.latch $dffe~1611^Q~2 $dff~1221^Q~2 re tm3_clk_v0 0 

.latch $dffe~1611^Q~3 $dff~1221^Q~3 re tm3_clk_v0 0 

.latch $dffe~1611^Q~4 $dff~1221^Q~4 re tm3_clk_v0 0 

.latch $dffe~1611^Q~5 $dff~1221^Q~5 re tm3_clk_v0 0 

.latch $dffe~1611^Q~6 $dff~1221^Q~6 re tm3_clk_v0 0 

.latch $dffe~1611^Q~7 $dff~1221^Q~7 re tm3_clk_v0 0 

.latch $dffe~1611^Q~10 $dff~1221^Q~8 re tm3_clk_v0 0 

.latch $dff~1221^Q~0 $dff~1220^Q~0 re tm3_clk_v0 0 

.latch $dff~1221^Q~1 $dff~1220^Q~1 re tm3_clk_v0 0 

.latch $dff~1221^Q~2 $dff~1220^Q~2 re tm3_clk_v0 0 

.latch $dff~1221^Q~3 $dff~1220^Q~3 re tm3_clk_v0 0 

.latch $dff~1221^Q~4 $dff~1220^Q~4 re tm3_clk_v0 0 

.latch $dff~1221^Q~5 $dff~1220^Q~5 re tm3_clk_v0 0 

.latch $dff~1221^Q~6 $dff~1220^Q~6 re tm3_clk_v0 0 

.latch $dff~1221^Q~7 $dff~1220^Q~7 re tm3_clk_v0 0 

.latch $dff~1221^Q~8 $dff~1220^Q~8 re tm3_clk_v0 0 

.latch $dff~1220^Q~0 $dff~1222^Q~0 re tm3_clk_v0 0 

.latch $dff~1220^Q~1 $dff~1222^Q~1 re tm3_clk_v0 0 

.latch $dff~1220^Q~2 $dff~1222^Q~2 re tm3_clk_v0 0 

.latch $dff~1220^Q~3 $dff~1222^Q~3 re tm3_clk_v0 0 

.latch $dff~1220^Q~4 $dff~1222^Q~4 re tm3_clk_v0 0 

.latch $dff~1220^Q~5 $dff~1222^Q~5 re tm3_clk_v0 0 

.latch $dff~1220^Q~6 $dff~1222^Q~6 re tm3_clk_v0 0 

.latch $dff~1220^Q~7 $dff~1222^Q~7 re tm3_clk_v0 0 

.latch $dff~1220^Q~8 $dff~1222^Q~8 re tm3_clk_v0 0 

.latch $dff~1222^Q~0 $dff~219^Q~0 re tm3_clk_v0 0 

.latch $dff~1222^Q~1 $dff~219^Q~1 re tm3_clk_v0 0 

.latch $dff~1222^Q~2 $dff~219^Q~2 re tm3_clk_v0 0 

.latch $dff~1222^Q~3 $dff~219^Q~3 re tm3_clk_v0 0 

.latch $dff~1222^Q~4 $dff~219^Q~4 re tm3_clk_v0 0 

.latch $dff~1222^Q~5 $dff~219^Q~5 re tm3_clk_v0 0 

.latch $dff~1222^Q~6 $dff~219^Q~6 re tm3_clk_v0 0 

.latch $dff~1222^Q~7 $dff~219^Q~7 re tm3_clk_v0 0 

.latch $dff~1222^Q~8 $dff~219^Q~8 re tm3_clk_v0 0 

.latch $add~1643^ADD~162-1[1] $dff~1704^Q~0 re tm3_clk_v0 0 

.latch $add~1643^ADD~162-2[1] $dff~1704^Q~1 re tm3_clk_v0 0 

.latch $add~1643^ADD~162-3[1] $dff~1704^Q~2 re tm3_clk_v0 0 

.latch $add~1643^ADD~162-4[1] $dff~1704^Q~3 re tm3_clk_v0 0 

.latch $add~1643^ADD~162-5[1] $dff~1704^Q~4 re tm3_clk_v0 0 

.latch $add~1643^ADD~162-6[1] $dff~1704^Q~5 re tm3_clk_v0 0 

.latch $add~1643^ADD~162-7[1] $dff~1704^Q~6 re tm3_clk_v0 0 

.latch $add~1643^ADD~162-8[1] $dff~1704^Q~7 re tm3_clk_v0 0 

.latch $add~1008^ADD~163-2[1] $dff~1014^Q~2 re tm3_clk_v0 0 

.latch $add~1008^ADD~163-3[1] $dff~1014^Q~3 re tm3_clk_v0 0 

.latch $add~1008^ADD~163-4[1] $dff~1014^Q~4 re tm3_clk_v0 0 

.latch $add~1008^ADD~163-5[1] $dff~1014^Q~5 re tm3_clk_v0 0 

.latch $add~1008^ADD~163-6[1] $dff~1014^Q~6 re tm3_clk_v0 0 

.latch $add~1008^ADD~163-7[1] $dff~1014^Q~7 re tm3_clk_v0 0 

.latch $add~1008^ADD~163-8[1] $dff~1014^Q~8 re tm3_clk_v0 0 

.latch $add~1008^ADD~163-9[1] $dff~1014^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33312 $dffe~1009^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33314 $dffe~1009^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33316 $dffe~1009^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33318 $dffe~1009^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33320 $dffe~1009^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33322 $dffe~1009^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33324 $dffe~1009^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33326 $dffe~1009^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33328 $dffe~1676^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33330 $dffe~1676^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33332 $dffe~1676^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33334 $dffe~1676^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33336 $dffe~1676^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33338 $dffe~1676^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33340 $dffe~1676^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33342 $dffe~1676^Q~7 re tm3_clk_v0 0 

.latch $dffe~1676^Q~0 $dff~1745^Q~0 re tm3_clk_v0 0 

.latch $dffe~1676^Q~1 $dff~1745^Q~1 re tm3_clk_v0 0 

.latch $dffe~1676^Q~2 $dff~1745^Q~2 re tm3_clk_v0 0 

.latch $dffe~1676^Q~7 $dff~1721^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33344 $dffe~1694^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33346 $dffe~1694^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33348 $dffe~1694^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33350 $dffe~1694^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33352 $dffe~1694^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33354 $dffe~1694^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33356 $dffe~1694^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33358 $dffe~1694^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33360 $dffe~1633^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33362 $dffe~1633^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33364 $dffe~1633^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33366 $dffe~1633^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33368 $dffe~1633^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33370 $dffe~1633^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33372 $dffe~1633^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33374 $dffe~1633^Q~10 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33376 $dffe~1612^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33378 $dffe~1612^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33380 $dffe~1612^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33382 $dffe~1612^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33384 $dffe~1612^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33386 $dffe~1612^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33388 $dffe~1612^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33390 $dffe~1612^Q~10 re tm3_clk_v0 0 

.latch $dffe~1612^Q~0 $dff~1218^Q~0 re tm3_clk_v0 0 

.latch $dffe~1612^Q~1 $dff~1218^Q~1 re tm3_clk_v0 0 

.latch $dffe~1612^Q~2 $dff~1218^Q~2 re tm3_clk_v0 0 

.latch $dffe~1612^Q~3 $dff~1218^Q~3 re tm3_clk_v0 0 

.latch $dffe~1612^Q~4 $dff~1218^Q~4 re tm3_clk_v0 0 

.latch $dffe~1612^Q~5 $dff~1218^Q~5 re tm3_clk_v0 0 

.latch $dffe~1612^Q~6 $dff~1218^Q~6 re tm3_clk_v0 0 

.latch $dffe~1612^Q~10 $dff~1218^Q~7 re tm3_clk_v0 0 

.latch $dff~1218^Q~0 $dff~1217^Q~0 re tm3_clk_v0 0 

.latch $dff~1218^Q~1 $dff~1217^Q~1 re tm3_clk_v0 0 

.latch $dff~1218^Q~2 $dff~1217^Q~2 re tm3_clk_v0 0 

.latch $dff~1218^Q~3 $dff~1217^Q~3 re tm3_clk_v0 0 

.latch $dff~1218^Q~4 $dff~1217^Q~4 re tm3_clk_v0 0 

.latch $dff~1218^Q~5 $dff~1217^Q~5 re tm3_clk_v0 0 

.latch $dff~1218^Q~6 $dff~1217^Q~6 re tm3_clk_v0 0 

.latch $dff~1218^Q~7 $dff~1217^Q~7 re tm3_clk_v0 0 

.latch $dff~1217^Q~0 $dff~1219^Q~0 re tm3_clk_v0 0 

.latch $dff~1217^Q~1 $dff~1219^Q~1 re tm3_clk_v0 0 

.latch $dff~1217^Q~2 $dff~1219^Q~2 re tm3_clk_v0 0 

.latch $dff~1217^Q~3 $dff~1219^Q~3 re tm3_clk_v0 0 

.latch $dff~1217^Q~4 $dff~1219^Q~4 re tm3_clk_v0 0 

.latch $dff~1217^Q~5 $dff~1219^Q~5 re tm3_clk_v0 0 

.latch $dff~1217^Q~6 $dff~1219^Q~6 re tm3_clk_v0 0 

.latch $dff~1217^Q~7 $dff~1219^Q~7 re tm3_clk_v0 0 

.latch $dff~1219^Q~0 $dff~212^Q~0 re tm3_clk_v0 0 

.latch $dff~1219^Q~1 $dff~212^Q~1 re tm3_clk_v0 0 

.latch $dff~1219^Q~2 $dff~212^Q~2 re tm3_clk_v0 0 

.latch $dff~1219^Q~3 $dff~212^Q~3 re tm3_clk_v0 0 

.latch $dff~1219^Q~4 $dff~212^Q~4 re tm3_clk_v0 0 

.latch $dff~1219^Q~5 $dff~212^Q~5 re tm3_clk_v0 0 

.latch $dff~1219^Q~6 $dff~212^Q~6 re tm3_clk_v0 0 

.latch $dff~1219^Q~7 $dff~212^Q~7 re tm3_clk_v0 0 

.latch $dffe~1676^Q~3 $dff~1721^Q~0 re tm3_clk_v0 0 

.latch $dffe~1676^Q~4 $dff~1721^Q~1 re tm3_clk_v0 0 

.latch $dffe~1676^Q~5 $dff~1721^Q~2 re tm3_clk_v0 0 

.latch $dffe~1676^Q~6 $dff~1721^Q~3 re tm3_clk_v0 0 

.latch $add~1007^ADD~164-2[1] $dff~1013^Q~1 re tm3_clk_v0 0 

.latch $add~1007^ADD~164-3[1] $dff~1013^Q~2 re tm3_clk_v0 0 

.latch $add~1007^ADD~164-4[1] $dff~1013^Q~3 re tm3_clk_v0 0 

.latch $add~1007^ADD~164-5[1] $dff~1013^Q~4 re tm3_clk_v0 0 

.latch $add~1007^ADD~164-6[1] $dff~1013^Q~5 re tm3_clk_v0 0 

.latch $add~1007^ADD~164-7[1] $dff~1013^Q~6 re tm3_clk_v0 0 

.latch $add~1007^ADD~164-8[1] $dff~1013^Q~7 re tm3_clk_v0 0 

.latch $add~1007^ADD~164-9[1] $dff~1013^Q~8 re tm3_clk_v0 0 

.latch $add~1007^ADD~164-10[1] $dff~1013^Q~9 re tm3_clk_v0 0 

.latch $add~620^ADD~165-3[1] $dff~627^Q~2 re tm3_clk_v0 0 

.latch $add~620^ADD~165-4[1] $dff~627^Q~3 re tm3_clk_v0 0 

.latch $add~620^ADD~165-5[1] $dff~627^Q~4 re tm3_clk_v0 0 

.latch $add~620^ADD~165-6[1] $dff~627^Q~5 re tm3_clk_v0 0 

.latch $add~620^ADD~165-7[1] $dff~627^Q~6 re tm3_clk_v0 0 

.latch $add~620^ADD~165-8[1] $dff~627^Q~7 re tm3_clk_v0 0 

.latch $add~620^ADD~165-9[1] $dff~627^Q~8 re tm3_clk_v0 0 

.latch $add~620^ADD~165-10[1] $dff~627^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33392 $dffe~624^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33394 $dffe~624^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33396 $dffe~624^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33398 $dffe~624^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33400 $dffe~624^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33402 $dffe~624^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33404 $dffe~624^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33406 $dffe~624^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33408 $dffe~1010^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33410 $dffe~1010^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33412 $dffe~1010^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33414 $dffe~1010^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33416 $dffe~1010^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33418 $dffe~1010^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33420 $dffe~1010^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33422 $dffe~1010^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33424 $dffe~1015^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33426 $dffe~1015^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33428 $dffe~1015^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33430 $dffe~1015^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33432 $dffe~1015^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33434 $dffe~1015^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33436 $dffe~1015^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33438 $dffe~1015^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33440 $dffe~1016^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33442 $dffe~1016^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33444 $dffe~1016^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33446 $dffe~1016^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33448 $dffe~1016^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33450 $dffe~1016^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33452 $dffe~1016^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33454 $dffe~1016^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33456 $dffe~1012^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33458 $dffe~1012^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33460 $dffe~1012^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33462 $dffe~1012^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33464 $dffe~1012^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33466 $dffe~1012^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33468 $dffe~1012^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33470 $dffe~1012^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33472 $dffe~1017^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33474 $dffe~1017^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33476 $dffe~1017^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33478 $dffe~1017^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33480 $dffe~1017^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33482 $dffe~1017^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33484 $dffe~1017^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33486 $dffe~1017^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33488 $dffe~1018^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33490 $dffe~1018^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33492 $dffe~1018^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33494 $dffe~1018^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33496 $dffe~1018^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33498 $dffe~1018^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33500 $dffe~1018^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33502 $dffe~1018^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33504 $dffe~1011^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33506 $dffe~1011^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33508 $dffe~1011^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33510 $dffe~1011^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33512 $dffe~1011^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33514 $dffe~1011^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33516 $dffe~1011^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33518 $dffe~1011^Q~7 re tm3_clk_v0 0 

.latch $dff~628^Q~0 $dff~626^Q~0 re tm3_clk_v0 0 

.latch $add~619^ADD~166-1[1] $dff~626^Q~1 re tm3_clk_v0 0 

.latch $add~619^ADD~166-2[1] $dff~626^Q~2 re tm3_clk_v0 0 

.latch $add~619^ADD~166-3[1] $dff~626^Q~3 re tm3_clk_v0 0 

.latch $add~619^ADD~166-4[1] $dff~626^Q~4 re tm3_clk_v0 0 

.latch $add~619^ADD~166-5[1] $dff~626^Q~5 re tm3_clk_v0 0 

.latch $add~619^ADD~166-6[1] $dff~626^Q~6 re tm3_clk_v0 0 

.latch $add~619^ADD~166-7[1] $dff~626^Q~7 re tm3_clk_v0 0 

.latch $add~619^ADD~166-8[1] $dff~626^Q~8 re tm3_clk_v0 0 

.latch $add~619^ADD~166-9[1] $dff~626^Q~9 re tm3_clk_v0 0 

.latch $add~1652^ADD~167-1[1] $dff~1714^Q~0 re tm3_clk_v0 0 

.latch $add~1652^ADD~167-2[1] $dff~1714^Q~1 re tm3_clk_v0 0 

.latch $add~1652^ADD~167-3[1] $dff~1714^Q~2 re tm3_clk_v0 0 

.latch $add~1652^ADD~167-4[1] $dff~1714^Q~3 re tm3_clk_v0 0 

.latch $add~1652^ADD~167-5[1] $dff~1714^Q~4 re tm3_clk_v0 0 

.latch $add~1652^ADD~167-6[1] $dff~1714^Q~5 re tm3_clk_v0 0 

.latch $add~1652^ADD~167-7[1] $dff~1714^Q~6 re tm3_clk_v0 0 

.latch $add~1652^ADD~167-8[1] $dff~1714^Q~7 re tm3_clk_v0 0 

.latch $add~1662^ADD~169-1[1] $dff~1733^Q~0 re tm3_clk_v0 0 

.latch $add~1662^ADD~169-2[1] $dff~1733^Q~1 re tm3_clk_v0 0 

.latch $add~1662^ADD~169-3[1] $dff~1733^Q~2 re tm3_clk_v0 0 

.latch $add~1662^ADD~169-4[1] $dff~1733^Q~3 re tm3_clk_v0 0 

.latch $add~1662^ADD~169-5[1] $dff~1733^Q~4 re tm3_clk_v0 0 

.latch $add~1662^ADD~169-6[1] $dff~1733^Q~5 re tm3_clk_v0 0 

.latch $add~1662^ADD~169-7[1] $dff~1733^Q~6 re tm3_clk_v0 0 

.latch $add~1662^ADD~169-8[1] $dff~1733^Q~7 re tm3_clk_v0 0 

.latch $add~1662^ADD~169-9[1] $dff~1733^Q~8 re tm3_clk_v0 0 

.latch $sub~1764^MIN~168-1[1] $dff~1748^Q~0 re tm3_clk_v0 0 

.latch $sub~1764^MIN~168-2[1] $dff~1748^Q~1 re tm3_clk_v0 0 

.latch $sub~1764^MIN~168-3[1] $dff~1748^Q~2 re tm3_clk_v0 0 

.latch $sub~1764^MIN~168-4[1] $dff~1748^Q~3 re tm3_clk_v0 0 

.latch $sub~1764^MIN~168-5[1] $dff~1748^Q~4 re tm3_clk_v0 0 

.latch $sub~1764^MIN~168-6[1] $dff~1748^Q~5 re tm3_clk_v0 0 

.latch $sub~1764^MIN~168-7[1] $dff~1748^Q~6 re tm3_clk_v0 0 

.latch $sub~1764^MIN~168-8[1] $dff~1748^Q~7 re tm3_clk_v0 0 

.latch $sub~1764^MIN~168-9[1] $dff~1748^Q~8 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33520 $dffe~1691^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33522 $dffe~1691^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33524 $dffe~1691^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33526 $dffe~1691^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33528 $dffe~1691^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33530 $dffe~1691^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33532 $dffe~1691^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33534 $dffe~1691^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33536 $dffe~1691^Q~8 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33538 $dffe~1630^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33540 $dffe~1630^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33542 $dffe~1630^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33544 $dffe~1630^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33546 $dffe~1630^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33548 $dffe~1630^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33550 $dffe~1630^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33552 $dffe~1630^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33554 $dffe~1630^Q~10 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33556 $dffe~1609^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33558 $dffe~1609^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33560 $dffe~1609^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33562 $dffe~1609^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33564 $dffe~1609^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33566 $dffe~1609^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33568 $dffe~1609^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33570 $dffe~1609^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33572 $dffe~1609^Q~10 re tm3_clk_v0 0 

.latch $dffe~1609^Q~0 $dff~1227^Q~0 re tm3_clk_v0 0 

.latch $dffe~1609^Q~1 $dff~1227^Q~1 re tm3_clk_v0 0 

.latch $dffe~1609^Q~2 $dff~1227^Q~2 re tm3_clk_v0 0 

.latch $dffe~1609^Q~3 $dff~1227^Q~3 re tm3_clk_v0 0 

.latch $dffe~1609^Q~4 $dff~1227^Q~4 re tm3_clk_v0 0 

.latch $dffe~1609^Q~5 $dff~1227^Q~5 re tm3_clk_v0 0 

.latch $dffe~1609^Q~6 $dff~1227^Q~6 re tm3_clk_v0 0 

.latch $dffe~1609^Q~7 $dff~1227^Q~7 re tm3_clk_v0 0 

.latch $dffe~1609^Q~10 $dff~1227^Q~8 re tm3_clk_v0 0 

.latch $dff~1227^Q~0 $dff~1226^Q~0 re tm3_clk_v0 0 

.latch $dff~1227^Q~1 $dff~1226^Q~1 re tm3_clk_v0 0 

.latch $dff~1227^Q~2 $dff~1226^Q~2 re tm3_clk_v0 0 

.latch $dff~1227^Q~3 $dff~1226^Q~3 re tm3_clk_v0 0 

.latch $dff~1227^Q~4 $dff~1226^Q~4 re tm3_clk_v0 0 

.latch $dff~1227^Q~5 $dff~1226^Q~5 re tm3_clk_v0 0 

.latch $dff~1227^Q~6 $dff~1226^Q~6 re tm3_clk_v0 0 

.latch $dff~1227^Q~7 $dff~1226^Q~7 re tm3_clk_v0 0 

.latch $dff~1227^Q~8 $dff~1226^Q~8 re tm3_clk_v0 0 

.latch $dff~1226^Q~0 $dff~1228^Q~0 re tm3_clk_v0 0 

.latch $dff~1226^Q~1 $dff~1228^Q~1 re tm3_clk_v0 0 

.latch $dff~1226^Q~2 $dff~1228^Q~2 re tm3_clk_v0 0 

.latch $dff~1226^Q~3 $dff~1228^Q~3 re tm3_clk_v0 0 

.latch $dff~1226^Q~4 $dff~1228^Q~4 re tm3_clk_v0 0 

.latch $dff~1226^Q~5 $dff~1228^Q~5 re tm3_clk_v0 0 

.latch $dff~1226^Q~6 $dff~1228^Q~6 re tm3_clk_v0 0 

.latch $dff~1226^Q~7 $dff~1228^Q~7 re tm3_clk_v0 0 

.latch $dff~1226^Q~8 $dff~1228^Q~8 re tm3_clk_v0 0 

.latch $dff~1228^Q~0 $dff~233^Q~0 re tm3_clk_v0 0 

.latch $dff~1228^Q~1 $dff~233^Q~1 re tm3_clk_v0 0 

.latch $dff~1228^Q~2 $dff~233^Q~2 re tm3_clk_v0 0 

.latch $dff~1228^Q~3 $dff~233^Q~3 re tm3_clk_v0 0 

.latch $dff~1228^Q~4 $dff~233^Q~4 re tm3_clk_v0 0 

.latch $dff~1228^Q~5 $dff~233^Q~5 re tm3_clk_v0 0 

.latch $dff~1228^Q~6 $dff~233^Q~6 re tm3_clk_v0 0 

.latch $dff~1228^Q~7 $dff~233^Q~7 re tm3_clk_v0 0 

.latch $dff~1228^Q~8 $dff~233^Q~8 re tm3_clk_v0 0 

.latch $add~1644^ADD~170-1[1] $dff~1705^Q~0 re tm3_clk_v0 0 

.latch $add~1644^ADD~170-2[1] $dff~1705^Q~1 re tm3_clk_v0 0 

.latch $add~1644^ADD~170-3[1] $dff~1705^Q~2 re tm3_clk_v0 0 

.latch $add~1644^ADD~170-4[1] $dff~1705^Q~3 re tm3_clk_v0 0 

.latch $add~1644^ADD~170-5[1] $dff~1705^Q~4 re tm3_clk_v0 0 

.latch $add~1644^ADD~170-6[1] $dff~1705^Q~5 re tm3_clk_v0 0 

.latch $add~1644^ADD~170-7[1] $dff~1705^Q~6 re tm3_clk_v0 0 

.latch $add~1644^ADD~170-8[1] $dff~1705^Q~7 re tm3_clk_v0 0 

.latch $add~1020^ADD~171-2[1] $dff~1026^Q~2 re tm3_clk_v0 0 

.latch $add~1020^ADD~171-3[1] $dff~1026^Q~3 re tm3_clk_v0 0 

.latch $add~1020^ADD~171-4[1] $dff~1026^Q~4 re tm3_clk_v0 0 

.latch $add~1020^ADD~171-5[1] $dff~1026^Q~5 re tm3_clk_v0 0 

.latch $add~1020^ADD~171-6[1] $dff~1026^Q~6 re tm3_clk_v0 0 

.latch $add~1020^ADD~171-7[1] $dff~1026^Q~7 re tm3_clk_v0 0 

.latch $add~1020^ADD~171-8[1] $dff~1026^Q~8 re tm3_clk_v0 0 

.latch $add~1020^ADD~171-9[1] $dff~1026^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33574 $dffe~1021^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33576 $dffe~1021^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33578 $dffe~1021^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33580 $dffe~1021^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33582 $dffe~1021^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33584 $dffe~1021^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33586 $dffe~1021^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33588 $dffe~1021^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33590 $dffe~1675^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33592 $dffe~1675^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33594 $dffe~1675^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33596 $dffe~1675^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33598 $dffe~1675^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33600 $dffe~1675^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33602 $dffe~1675^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33604 $dffe~1675^Q~7 re tm3_clk_v0 0 

.latch $dffe~1675^Q~0 $dff~1747^Q~0 re tm3_clk_v0 0 

.latch $dffe~1675^Q~1 $dff~1747^Q~1 re tm3_clk_v0 0 

.latch $dffe~1675^Q~2 $dff~1747^Q~2 re tm3_clk_v0 0 

.latch $dffe~1675^Q~7 $dff~1722^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33606 $dffe~1692^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33608 $dffe~1692^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33610 $dffe~1692^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33612 $dffe~1692^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33614 $dffe~1692^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33616 $dffe~1692^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33618 $dffe~1692^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33620 $dffe~1692^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33622 $dffe~1631^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33624 $dffe~1631^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33626 $dffe~1631^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33628 $dffe~1631^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33630 $dffe~1631^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33632 $dffe~1631^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33634 $dffe~1631^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33636 $dffe~1631^Q~10 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33638 $dffe~1610^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33640 $dffe~1610^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33642 $dffe~1610^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33644 $dffe~1610^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33646 $dffe~1610^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33648 $dffe~1610^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33650 $dffe~1610^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33652 $dffe~1610^Q~10 re tm3_clk_v0 0 

.latch $dffe~1610^Q~0 $dff~1224^Q~0 re tm3_clk_v0 0 

.latch $dffe~1610^Q~1 $dff~1224^Q~1 re tm3_clk_v0 0 

.latch $dffe~1610^Q~2 $dff~1224^Q~2 re tm3_clk_v0 0 

.latch $dffe~1610^Q~3 $dff~1224^Q~3 re tm3_clk_v0 0 

.latch $dffe~1610^Q~4 $dff~1224^Q~4 re tm3_clk_v0 0 

.latch $dffe~1610^Q~5 $dff~1224^Q~5 re tm3_clk_v0 0 

.latch $dffe~1610^Q~6 $dff~1224^Q~6 re tm3_clk_v0 0 

.latch $dffe~1610^Q~10 $dff~1224^Q~7 re tm3_clk_v0 0 

.latch $dff~1224^Q~0 $dff~1223^Q~0 re tm3_clk_v0 0 

.latch $dff~1224^Q~1 $dff~1223^Q~1 re tm3_clk_v0 0 

.latch $dff~1224^Q~2 $dff~1223^Q~2 re tm3_clk_v0 0 

.latch $dff~1224^Q~3 $dff~1223^Q~3 re tm3_clk_v0 0 

.latch $dff~1224^Q~4 $dff~1223^Q~4 re tm3_clk_v0 0 

.latch $dff~1224^Q~5 $dff~1223^Q~5 re tm3_clk_v0 0 

.latch $dff~1224^Q~6 $dff~1223^Q~6 re tm3_clk_v0 0 

.latch $dff~1224^Q~7 $dff~1223^Q~7 re tm3_clk_v0 0 

.latch $dff~1223^Q~0 $dff~1225^Q~0 re tm3_clk_v0 0 

.latch $dff~1223^Q~1 $dff~1225^Q~1 re tm3_clk_v0 0 

.latch $dff~1223^Q~2 $dff~1225^Q~2 re tm3_clk_v0 0 

.latch $dff~1223^Q~3 $dff~1225^Q~3 re tm3_clk_v0 0 

.latch $dff~1223^Q~4 $dff~1225^Q~4 re tm3_clk_v0 0 

.latch $dff~1223^Q~5 $dff~1225^Q~5 re tm3_clk_v0 0 

.latch $dff~1223^Q~6 $dff~1225^Q~6 re tm3_clk_v0 0 

.latch $dff~1223^Q~7 $dff~1225^Q~7 re tm3_clk_v0 0 

.latch $dff~1225^Q~0 $dff~226^Q~0 re tm3_clk_v0 0 

.latch $dff~1225^Q~1 $dff~226^Q~1 re tm3_clk_v0 0 

.latch $dff~1225^Q~2 $dff~226^Q~2 re tm3_clk_v0 0 

.latch $dff~1225^Q~3 $dff~226^Q~3 re tm3_clk_v0 0 

.latch $dff~1225^Q~4 $dff~226^Q~4 re tm3_clk_v0 0 

.latch $dff~1225^Q~5 $dff~226^Q~5 re tm3_clk_v0 0 

.latch $dff~1225^Q~6 $dff~226^Q~6 re tm3_clk_v0 0 

.latch $dff~1225^Q~7 $dff~226^Q~7 re tm3_clk_v0 0 

.latch $dffe~1675^Q~3 $dff~1722^Q~0 re tm3_clk_v0 0 

.latch $dffe~1675^Q~4 $dff~1722^Q~1 re tm3_clk_v0 0 

.latch $dffe~1675^Q~5 $dff~1722^Q~2 re tm3_clk_v0 0 

.latch $dffe~1675^Q~6 $dff~1722^Q~3 re tm3_clk_v0 0 

.latch $add~1019^ADD~172-2[1] $dff~1025^Q~1 re tm3_clk_v0 0 

.latch $add~1019^ADD~172-3[1] $dff~1025^Q~2 re tm3_clk_v0 0 

.latch $add~1019^ADD~172-4[1] $dff~1025^Q~3 re tm3_clk_v0 0 

.latch $add~1019^ADD~172-5[1] $dff~1025^Q~4 re tm3_clk_v0 0 

.latch $add~1019^ADD~172-6[1] $dff~1025^Q~5 re tm3_clk_v0 0 

.latch $add~1019^ADD~172-7[1] $dff~1025^Q~6 re tm3_clk_v0 0 

.latch $add~1019^ADD~172-8[1] $dff~1025^Q~7 re tm3_clk_v0 0 

.latch $add~1019^ADD~172-9[1] $dff~1025^Q~8 re tm3_clk_v0 0 

.latch $add~1019^ADD~172-10[1] $dff~1025^Q~9 re tm3_clk_v0 0 

.latch $add~631^ADD~173-3[1] $dff~638^Q~2 re tm3_clk_v0 0 

.latch $add~631^ADD~173-4[1] $dff~638^Q~3 re tm3_clk_v0 0 

.latch $add~631^ADD~173-5[1] $dff~638^Q~4 re tm3_clk_v0 0 

.latch $add~631^ADD~173-6[1] $dff~638^Q~5 re tm3_clk_v0 0 

.latch $add~631^ADD~173-7[1] $dff~638^Q~6 re tm3_clk_v0 0 

.latch $add~631^ADD~173-8[1] $dff~638^Q~7 re tm3_clk_v0 0 

.latch $add~631^ADD~173-9[1] $dff~638^Q~8 re tm3_clk_v0 0 

.latch $add~631^ADD~173-10[1] $dff~638^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33654 $dffe~635^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33656 $dffe~635^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33658 $dffe~635^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33660 $dffe~635^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33662 $dffe~635^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33664 $dffe~635^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33666 $dffe~635^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33668 $dffe~635^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33670 $dffe~1022^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33672 $dffe~1022^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33674 $dffe~1022^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33676 $dffe~1022^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33678 $dffe~1022^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33680 $dffe~1022^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33682 $dffe~1022^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33684 $dffe~1022^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33686 $dffe~1027^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33688 $dffe~1027^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33690 $dffe~1027^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33692 $dffe~1027^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33694 $dffe~1027^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33696 $dffe~1027^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33698 $dffe~1027^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33700 $dffe~1027^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33702 $dffe~1028^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33704 $dffe~1028^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33706 $dffe~1028^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33708 $dffe~1028^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33710 $dffe~1028^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33712 $dffe~1028^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33714 $dffe~1028^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33716 $dffe~1028^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33718 $dffe~1024^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33720 $dffe~1024^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33722 $dffe~1024^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33724 $dffe~1024^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33726 $dffe~1024^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33728 $dffe~1024^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33730 $dffe~1024^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33732 $dffe~1024^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33734 $dffe~1029^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33736 $dffe~1029^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33738 $dffe~1029^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33740 $dffe~1029^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33742 $dffe~1029^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33744 $dffe~1029^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33746 $dffe~1029^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33748 $dffe~1029^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33750 $dffe~1030^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33752 $dffe~1030^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33754 $dffe~1030^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33756 $dffe~1030^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33758 $dffe~1030^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33760 $dffe~1030^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33762 $dffe~1030^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33764 $dffe~1030^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33766 $dffe~1023^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33768 $dffe~1023^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33770 $dffe~1023^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33772 $dffe~1023^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33774 $dffe~1023^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33776 $dffe~1023^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33778 $dffe~1023^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33780 $dffe~1023^Q~7 re tm3_clk_v0 0 

.latch $dff~639^Q~0 $dff~637^Q~0 re tm3_clk_v0 0 

.latch $add~630^ADD~174-1[1] $dff~637^Q~1 re tm3_clk_v0 0 

.latch $add~630^ADD~174-2[1] $dff~637^Q~2 re tm3_clk_v0 0 

.latch $add~630^ADD~174-3[1] $dff~637^Q~3 re tm3_clk_v0 0 

.latch $add~630^ADD~174-4[1] $dff~637^Q~4 re tm3_clk_v0 0 

.latch $add~630^ADD~174-5[1] $dff~637^Q~5 re tm3_clk_v0 0 

.latch $add~630^ADD~174-6[1] $dff~637^Q~6 re tm3_clk_v0 0 

.latch $add~630^ADD~174-7[1] $dff~637^Q~7 re tm3_clk_v0 0 

.latch $add~630^ADD~174-8[1] $dff~637^Q~8 re tm3_clk_v0 0 

.latch $add~630^ADD~174-9[1] $dff~637^Q~9 re tm3_clk_v0 0 

.latch $add~1653^ADD~175-1[1] $dff~1715^Q~0 re tm3_clk_v0 0 

.latch $add~1653^ADD~175-2[1] $dff~1715^Q~1 re tm3_clk_v0 0 

.latch $add~1653^ADD~175-3[1] $dff~1715^Q~2 re tm3_clk_v0 0 

.latch $add~1653^ADD~175-4[1] $dff~1715^Q~3 re tm3_clk_v0 0 

.latch $add~1653^ADD~175-5[1] $dff~1715^Q~4 re tm3_clk_v0 0 

.latch $add~1653^ADD~175-6[1] $dff~1715^Q~5 re tm3_clk_v0 0 

.latch $add~1653^ADD~175-7[1] $dff~1715^Q~6 re tm3_clk_v0 0 

.latch $add~1653^ADD~175-8[1] $dff~1715^Q~7 re tm3_clk_v0 0 

.latch $add~1663^ADD~177-1[1] $dff~1734^Q~0 re tm3_clk_v0 0 

.latch $add~1663^ADD~177-2[1] $dff~1734^Q~1 re tm3_clk_v0 0 

.latch $add~1663^ADD~177-3[1] $dff~1734^Q~2 re tm3_clk_v0 0 

.latch $add~1663^ADD~177-4[1] $dff~1734^Q~3 re tm3_clk_v0 0 

.latch $add~1663^ADD~177-5[1] $dff~1734^Q~4 re tm3_clk_v0 0 

.latch $add~1663^ADD~177-6[1] $dff~1734^Q~5 re tm3_clk_v0 0 

.latch $add~1663^ADD~177-7[1] $dff~1734^Q~6 re tm3_clk_v0 0 

.latch $add~1663^ADD~177-8[1] $dff~1734^Q~7 re tm3_clk_v0 0 

.latch $add~1663^ADD~177-9[1] $dff~1734^Q~8 re tm3_clk_v0 0 

.latch $sub~1765^MIN~176-1[1] $dff~1750^Q~0 re tm3_clk_v0 0 

.latch $sub~1765^MIN~176-2[1] $dff~1750^Q~1 re tm3_clk_v0 0 

.latch $sub~1765^MIN~176-3[1] $dff~1750^Q~2 re tm3_clk_v0 0 

.latch $sub~1765^MIN~176-4[1] $dff~1750^Q~3 re tm3_clk_v0 0 

.latch $sub~1765^MIN~176-5[1] $dff~1750^Q~4 re tm3_clk_v0 0 

.latch $sub~1765^MIN~176-6[1] $dff~1750^Q~5 re tm3_clk_v0 0 

.latch $sub~1765^MIN~176-7[1] $dff~1750^Q~6 re tm3_clk_v0 0 

.latch $sub~1765^MIN~176-8[1] $dff~1750^Q~7 re tm3_clk_v0 0 

.latch $sub~1765^MIN~176-9[1] $dff~1750^Q~8 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33782 $dffe~1689^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33784 $dffe~1689^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33786 $dffe~1689^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33788 $dffe~1689^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33790 $dffe~1689^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33792 $dffe~1689^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33794 $dffe~1689^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33796 $dffe~1689^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33798 $dffe~1689^Q~8 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33800 $dffe~1628^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33802 $dffe~1628^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33804 $dffe~1628^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33806 $dffe~1628^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33808 $dffe~1628^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33810 $dffe~1628^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33812 $dffe~1628^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33814 $dffe~1628^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33816 $dffe~1628^Q~10 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33818 $dffe~1607^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33820 $dffe~1607^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33822 $dffe~1607^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33824 $dffe~1607^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33826 $dffe~1607^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33828 $dffe~1607^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33830 $dffe~1607^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33832 $dffe~1607^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33834 $dffe~1607^Q~10 re tm3_clk_v0 0 

.latch $dffe~1607^Q~0 $dff~1176^Q~0 re tm3_clk_v0 0 

.latch $dffe~1607^Q~1 $dff~1176^Q~1 re tm3_clk_v0 0 

.latch $dffe~1607^Q~2 $dff~1176^Q~2 re tm3_clk_v0 0 

.latch $dffe~1607^Q~3 $dff~1176^Q~3 re tm3_clk_v0 0 

.latch $dffe~1607^Q~4 $dff~1176^Q~4 re tm3_clk_v0 0 

.latch $dffe~1607^Q~5 $dff~1176^Q~5 re tm3_clk_v0 0 

.latch $dffe~1607^Q~6 $dff~1176^Q~6 re tm3_clk_v0 0 

.latch $dffe~1607^Q~7 $dff~1176^Q~7 re tm3_clk_v0 0 

.latch $dffe~1607^Q~10 $dff~1176^Q~8 re tm3_clk_v0 0 

.latch $dff~1176^Q~0 $dff~1175^Q~0 re tm3_clk_v0 0 

.latch $dff~1176^Q~1 $dff~1175^Q~1 re tm3_clk_v0 0 

.latch $dff~1176^Q~2 $dff~1175^Q~2 re tm3_clk_v0 0 

.latch $dff~1176^Q~3 $dff~1175^Q~3 re tm3_clk_v0 0 

.latch $dff~1176^Q~4 $dff~1175^Q~4 re tm3_clk_v0 0 

.latch $dff~1176^Q~5 $dff~1175^Q~5 re tm3_clk_v0 0 

.latch $dff~1176^Q~6 $dff~1175^Q~6 re tm3_clk_v0 0 

.latch $dff~1176^Q~7 $dff~1175^Q~7 re tm3_clk_v0 0 

.latch $dff~1176^Q~8 $dff~1175^Q~8 re tm3_clk_v0 0 

.latch $dff~1175^Q~0 $dff~1177^Q~0 re tm3_clk_v0 0 

.latch $dff~1175^Q~1 $dff~1177^Q~1 re tm3_clk_v0 0 

.latch $dff~1175^Q~2 $dff~1177^Q~2 re tm3_clk_v0 0 

.latch $dff~1175^Q~3 $dff~1177^Q~3 re tm3_clk_v0 0 

.latch $dff~1175^Q~4 $dff~1177^Q~4 re tm3_clk_v0 0 

.latch $dff~1175^Q~5 $dff~1177^Q~5 re tm3_clk_v0 0 

.latch $dff~1175^Q~6 $dff~1177^Q~6 re tm3_clk_v0 0 

.latch $dff~1175^Q~7 $dff~1177^Q~7 re tm3_clk_v0 0 

.latch $dff~1175^Q~8 $dff~1177^Q~8 re tm3_clk_v0 0 

.latch $dff~1177^Q~0 $dff~114^Q~0 re tm3_clk_v0 0 

.latch $dff~1177^Q~1 $dff~114^Q~1 re tm3_clk_v0 0 

.latch $dff~1177^Q~2 $dff~114^Q~2 re tm3_clk_v0 0 

.latch $dff~1177^Q~3 $dff~114^Q~3 re tm3_clk_v0 0 

.latch $dff~1177^Q~4 $dff~114^Q~4 re tm3_clk_v0 0 

.latch $dff~1177^Q~5 $dff~114^Q~5 re tm3_clk_v0 0 

.latch $dff~1177^Q~6 $dff~114^Q~6 re tm3_clk_v0 0 

.latch $dff~1177^Q~7 $dff~114^Q~7 re tm3_clk_v0 0 

.latch $dff~1177^Q~8 $dff~114^Q~8 re tm3_clk_v0 0 

.latch $add~1645^ADD~178-1[1] $dff~1706^Q~0 re tm3_clk_v0 0 

.latch $add~1645^ADD~178-2[1] $dff~1706^Q~1 re tm3_clk_v0 0 

.latch $add~1645^ADD~178-3[1] $dff~1706^Q~2 re tm3_clk_v0 0 

.latch $add~1645^ADD~178-4[1] $dff~1706^Q~3 re tm3_clk_v0 0 

.latch $add~1645^ADD~178-5[1] $dff~1706^Q~4 re tm3_clk_v0 0 

.latch $add~1645^ADD~178-6[1] $dff~1706^Q~5 re tm3_clk_v0 0 

.latch $add~1645^ADD~178-7[1] $dff~1706^Q~6 re tm3_clk_v0 0 

.latch $add~1645^ADD~178-8[1] $dff~1706^Q~7 re tm3_clk_v0 0 

.latch $add~1032^ADD~179-2[1] $dff~1038^Q~2 re tm3_clk_v0 0 

.latch $add~1032^ADD~179-3[1] $dff~1038^Q~3 re tm3_clk_v0 0 

.latch $add~1032^ADD~179-4[1] $dff~1038^Q~4 re tm3_clk_v0 0 

.latch $add~1032^ADD~179-5[1] $dff~1038^Q~5 re tm3_clk_v0 0 

.latch $add~1032^ADD~179-6[1] $dff~1038^Q~6 re tm3_clk_v0 0 

.latch $add~1032^ADD~179-7[1] $dff~1038^Q~7 re tm3_clk_v0 0 

.latch $add~1032^ADD~179-8[1] $dff~1038^Q~8 re tm3_clk_v0 0 

.latch $add~1032^ADD~179-9[1] $dff~1038^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33836 $dffe~1033^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33838 $dffe~1033^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33840 $dffe~1033^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33842 $dffe~1033^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33844 $dffe~1033^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33846 $dffe~1033^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33848 $dffe~1033^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33850 $dffe~1033^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33852 $dffe~1674^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33854 $dffe~1674^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33856 $dffe~1674^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33858 $dffe~1674^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33860 $dffe~1674^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33862 $dffe~1674^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33864 $dffe~1674^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33866 $dffe~1674^Q~7 re tm3_clk_v0 0 

.latch $dffe~1674^Q~0 $dff~1749^Q~0 re tm3_clk_v0 0 

.latch $dffe~1674^Q~1 $dff~1749^Q~1 re tm3_clk_v0 0 

.latch $dffe~1674^Q~2 $dff~1749^Q~2 re tm3_clk_v0 0 

.latch $dffe~1674^Q~7 $dff~1723^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33868 $dffe~1690^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33870 $dffe~1690^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33872 $dffe~1690^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33874 $dffe~1690^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33876 $dffe~1690^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33878 $dffe~1690^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33880 $dffe~1690^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33882 $dffe~1690^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33884 $dffe~1629^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33886 $dffe~1629^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33888 $dffe~1629^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33890 $dffe~1629^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33892 $dffe~1629^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33894 $dffe~1629^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33896 $dffe~1629^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33898 $dffe~1629^Q~10 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33900 $dffe~1608^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33902 $dffe~1608^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33904 $dffe~1608^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33906 $dffe~1608^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33908 $dffe~1608^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33910 $dffe~1608^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33912 $dffe~1608^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33914 $dffe~1608^Q~10 re tm3_clk_v0 0 

.latch $dffe~1608^Q~0 $dff~1173^Q~0 re tm3_clk_v0 0 

.latch $dffe~1608^Q~1 $dff~1173^Q~1 re tm3_clk_v0 0 

.latch $dffe~1608^Q~2 $dff~1173^Q~2 re tm3_clk_v0 0 

.latch $dffe~1608^Q~3 $dff~1173^Q~3 re tm3_clk_v0 0 

.latch $dffe~1608^Q~4 $dff~1173^Q~4 re tm3_clk_v0 0 

.latch $dffe~1608^Q~5 $dff~1173^Q~5 re tm3_clk_v0 0 

.latch $dffe~1608^Q~6 $dff~1173^Q~6 re tm3_clk_v0 0 

.latch $dffe~1608^Q~10 $dff~1173^Q~7 re tm3_clk_v0 0 

.latch $dff~1173^Q~0 $dff~1172^Q~0 re tm3_clk_v0 0 

.latch $dff~1173^Q~1 $dff~1172^Q~1 re tm3_clk_v0 0 

.latch $dff~1173^Q~2 $dff~1172^Q~2 re tm3_clk_v0 0 

.latch $dff~1173^Q~3 $dff~1172^Q~3 re tm3_clk_v0 0 

.latch $dff~1173^Q~4 $dff~1172^Q~4 re tm3_clk_v0 0 

.latch $dff~1173^Q~5 $dff~1172^Q~5 re tm3_clk_v0 0 

.latch $dff~1173^Q~6 $dff~1172^Q~6 re tm3_clk_v0 0 

.latch $dff~1173^Q~7 $dff~1172^Q~7 re tm3_clk_v0 0 

.latch $dff~1172^Q~0 $dff~1174^Q~0 re tm3_clk_v0 0 

.latch $dff~1172^Q~1 $dff~1174^Q~1 re tm3_clk_v0 0 

.latch $dff~1172^Q~2 $dff~1174^Q~2 re tm3_clk_v0 0 

.latch $dff~1172^Q~3 $dff~1174^Q~3 re tm3_clk_v0 0 

.latch $dff~1172^Q~4 $dff~1174^Q~4 re tm3_clk_v0 0 

.latch $dff~1172^Q~5 $dff~1174^Q~5 re tm3_clk_v0 0 

.latch $dff~1172^Q~6 $dff~1174^Q~6 re tm3_clk_v0 0 

.latch $dff~1172^Q~7 $dff~1174^Q~7 re tm3_clk_v0 0 

.latch $dff~1174^Q~0 $dff~107^Q~0 re tm3_clk_v0 0 

.latch $dff~1174^Q~1 $dff~107^Q~1 re tm3_clk_v0 0 

.latch $dff~1174^Q~2 $dff~107^Q~2 re tm3_clk_v0 0 

.latch $dff~1174^Q~3 $dff~107^Q~3 re tm3_clk_v0 0 

.latch $dff~1174^Q~4 $dff~107^Q~4 re tm3_clk_v0 0 

.latch $dff~1174^Q~5 $dff~107^Q~5 re tm3_clk_v0 0 

.latch $dff~1174^Q~6 $dff~107^Q~6 re tm3_clk_v0 0 

.latch $dff~1174^Q~7 $dff~107^Q~7 re tm3_clk_v0 0 

.latch $dffe~1674^Q~3 $dff~1723^Q~0 re tm3_clk_v0 0 

.latch $dffe~1674^Q~4 $dff~1723^Q~1 re tm3_clk_v0 0 

.latch $dffe~1674^Q~5 $dff~1723^Q~2 re tm3_clk_v0 0 

.latch $dffe~1674^Q~6 $dff~1723^Q~3 re tm3_clk_v0 0 

.latch $add~1031^ADD~180-2[1] $dff~1037^Q~1 re tm3_clk_v0 0 

.latch $add~1031^ADD~180-3[1] $dff~1037^Q~2 re tm3_clk_v0 0 

.latch $add~1031^ADD~180-4[1] $dff~1037^Q~3 re tm3_clk_v0 0 

.latch $add~1031^ADD~180-5[1] $dff~1037^Q~4 re tm3_clk_v0 0 

.latch $add~1031^ADD~180-6[1] $dff~1037^Q~5 re tm3_clk_v0 0 

.latch $add~1031^ADD~180-7[1] $dff~1037^Q~6 re tm3_clk_v0 0 

.latch $add~1031^ADD~180-8[1] $dff~1037^Q~7 re tm3_clk_v0 0 

.latch $add~1031^ADD~180-9[1] $dff~1037^Q~8 re tm3_clk_v0 0 

.latch $add~1031^ADD~180-10[1] $dff~1037^Q~9 re tm3_clk_v0 0 

.latch $add~642^ADD~181-3[1] $dff~649^Q~2 re tm3_clk_v0 0 

.latch $add~642^ADD~181-4[1] $dff~649^Q~3 re tm3_clk_v0 0 

.latch $add~642^ADD~181-5[1] $dff~649^Q~4 re tm3_clk_v0 0 

.latch $add~642^ADD~181-6[1] $dff~649^Q~5 re tm3_clk_v0 0 

.latch $add~642^ADD~181-7[1] $dff~649^Q~6 re tm3_clk_v0 0 

.latch $add~642^ADD~181-8[1] $dff~649^Q~7 re tm3_clk_v0 0 

.latch $add~642^ADD~181-9[1] $dff~649^Q~8 re tm3_clk_v0 0 

.latch $add~642^ADD~181-10[1] $dff~649^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33916 $dffe~646^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33918 $dffe~646^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33920 $dffe~646^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33922 $dffe~646^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33924 $dffe~646^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33926 $dffe~646^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33928 $dffe~646^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33930 $dffe~646^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33932 $dffe~1034^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33934 $dffe~1034^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33936 $dffe~1034^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33938 $dffe~1034^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33940 $dffe~1034^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33942 $dffe~1034^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33944 $dffe~1034^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33946 $dffe~1034^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33948 $dffe~1039^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33950 $dffe~1039^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33952 $dffe~1039^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33954 $dffe~1039^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33956 $dffe~1039^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33958 $dffe~1039^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33960 $dffe~1039^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33962 $dffe~1039^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33964 $dffe~1040^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33966 $dffe~1040^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33968 $dffe~1040^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33970 $dffe~1040^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33972 $dffe~1040^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33974 $dffe~1040^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33976 $dffe~1040^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33978 $dffe~1040^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33980 $dffe~1036^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33982 $dffe~1036^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33984 $dffe~1036^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33986 $dffe~1036^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33988 $dffe~1036^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33990 $dffe~1036^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33992 $dffe~1036^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33994 $dffe~1036^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33996 $dffe~1041^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$33998 $dffe~1041^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34000 $dffe~1041^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34002 $dffe~1041^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34004 $dffe~1041^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34006 $dffe~1041^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34008 $dffe~1041^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34010 $dffe~1041^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34012 $dffe~1042^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34014 $dffe~1042^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34016 $dffe~1042^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34018 $dffe~1042^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34020 $dffe~1042^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34022 $dffe~1042^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34024 $dffe~1042^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34026 $dffe~1042^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34028 $dffe~1035^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34030 $dffe~1035^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34032 $dffe~1035^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34034 $dffe~1035^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34036 $dffe~1035^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34038 $dffe~1035^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34040 $dffe~1035^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34042 $dffe~1035^Q~7 re tm3_clk_v0 0 

.latch $dff~650^Q~0 $dff~648^Q~0 re tm3_clk_v0 0 

.latch $add~641^ADD~182-1[1] $dff~648^Q~1 re tm3_clk_v0 0 

.latch $add~641^ADD~182-2[1] $dff~648^Q~2 re tm3_clk_v0 0 

.latch $add~641^ADD~182-3[1] $dff~648^Q~3 re tm3_clk_v0 0 

.latch $add~641^ADD~182-4[1] $dff~648^Q~4 re tm3_clk_v0 0 

.latch $add~641^ADD~182-5[1] $dff~648^Q~5 re tm3_clk_v0 0 

.latch $add~641^ADD~182-6[1] $dff~648^Q~6 re tm3_clk_v0 0 

.latch $add~641^ADD~182-7[1] $dff~648^Q~7 re tm3_clk_v0 0 

.latch $add~641^ADD~182-8[1] $dff~648^Q~8 re tm3_clk_v0 0 

.latch $add~641^ADD~182-9[1] $dff~648^Q~9 re tm3_clk_v0 0 

.latch $add~1654^ADD~183-1[1] $dff~1716^Q~0 re tm3_clk_v0 0 

.latch $add~1654^ADD~183-2[1] $dff~1716^Q~1 re tm3_clk_v0 0 

.latch $add~1654^ADD~183-3[1] $dff~1716^Q~2 re tm3_clk_v0 0 

.latch $add~1654^ADD~183-4[1] $dff~1716^Q~3 re tm3_clk_v0 0 

.latch $add~1654^ADD~183-5[1] $dff~1716^Q~4 re tm3_clk_v0 0 

.latch $add~1654^ADD~183-6[1] $dff~1716^Q~5 re tm3_clk_v0 0 

.latch $add~1654^ADD~183-7[1] $dff~1716^Q~6 re tm3_clk_v0 0 

.latch $add~1654^ADD~183-8[1] $dff~1716^Q~7 re tm3_clk_v0 0 

.latch $add~1664^ADD~185-1[1] $dff~1735^Q~0 re tm3_clk_v0 0 

.latch $add~1664^ADD~185-2[1] $dff~1735^Q~1 re tm3_clk_v0 0 

.latch $add~1664^ADD~185-3[1] $dff~1735^Q~2 re tm3_clk_v0 0 

.latch $add~1664^ADD~185-4[1] $dff~1735^Q~3 re tm3_clk_v0 0 

.latch $add~1664^ADD~185-5[1] $dff~1735^Q~4 re tm3_clk_v0 0 

.latch $add~1664^ADD~185-6[1] $dff~1735^Q~5 re tm3_clk_v0 0 

.latch $add~1664^ADD~185-7[1] $dff~1735^Q~6 re tm3_clk_v0 0 

.latch $add~1664^ADD~185-8[1] $dff~1735^Q~7 re tm3_clk_v0 0 

.latch $add~1664^ADD~185-9[1] $dff~1735^Q~8 re tm3_clk_v0 0 

.latch $sub~1766^MIN~184-1[1] $dff~1752^Q~0 re tm3_clk_v0 0 

.latch $sub~1766^MIN~184-2[1] $dff~1752^Q~1 re tm3_clk_v0 0 

.latch $sub~1766^MIN~184-3[1] $dff~1752^Q~2 re tm3_clk_v0 0 

.latch $sub~1766^MIN~184-4[1] $dff~1752^Q~3 re tm3_clk_v0 0 

.latch $sub~1766^MIN~184-5[1] $dff~1752^Q~4 re tm3_clk_v0 0 

.latch $sub~1766^MIN~184-6[1] $dff~1752^Q~5 re tm3_clk_v0 0 

.latch $sub~1766^MIN~184-7[1] $dff~1752^Q~6 re tm3_clk_v0 0 

.latch $sub~1766^MIN~184-8[1] $dff~1752^Q~7 re tm3_clk_v0 0 

.latch $sub~1766^MIN~184-9[1] $dff~1752^Q~8 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34044 $dffe~1687^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34046 $dffe~1687^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34048 $dffe~1687^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34050 $dffe~1687^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34052 $dffe~1687^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34054 $dffe~1687^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34056 $dffe~1687^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34058 $dffe~1687^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34060 $dffe~1687^Q~8 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34062 $dffe~1626^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34064 $dffe~1626^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34066 $dffe~1626^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34068 $dffe~1626^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34070 $dffe~1626^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34072 $dffe~1626^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34074 $dffe~1626^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34076 $dffe~1626^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34078 $dffe~1626^Q~10 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34080 $dffe~1605^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34082 $dffe~1605^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34084 $dffe~1605^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34086 $dffe~1605^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34088 $dffe~1605^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34090 $dffe~1605^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34092 $dffe~1605^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34094 $dffe~1605^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34096 $dffe~1605^Q~10 re tm3_clk_v0 0 

.latch $dffe~1605^Q~0 $dff~1182^Q~0 re tm3_clk_v0 0 

.latch $dffe~1605^Q~1 $dff~1182^Q~1 re tm3_clk_v0 0 

.latch $dffe~1605^Q~2 $dff~1182^Q~2 re tm3_clk_v0 0 

.latch $dffe~1605^Q~3 $dff~1182^Q~3 re tm3_clk_v0 0 

.latch $dffe~1605^Q~4 $dff~1182^Q~4 re tm3_clk_v0 0 

.latch $dffe~1605^Q~5 $dff~1182^Q~5 re tm3_clk_v0 0 

.latch $dffe~1605^Q~6 $dff~1182^Q~6 re tm3_clk_v0 0 

.latch $dffe~1605^Q~7 $dff~1182^Q~7 re tm3_clk_v0 0 

.latch $dffe~1605^Q~10 $dff~1182^Q~8 re tm3_clk_v0 0 

.latch $dff~1182^Q~0 $dff~1181^Q~0 re tm3_clk_v0 0 

.latch $dff~1182^Q~1 $dff~1181^Q~1 re tm3_clk_v0 0 

.latch $dff~1182^Q~2 $dff~1181^Q~2 re tm3_clk_v0 0 

.latch $dff~1182^Q~3 $dff~1181^Q~3 re tm3_clk_v0 0 

.latch $dff~1182^Q~4 $dff~1181^Q~4 re tm3_clk_v0 0 

.latch $dff~1182^Q~5 $dff~1181^Q~5 re tm3_clk_v0 0 

.latch $dff~1182^Q~6 $dff~1181^Q~6 re tm3_clk_v0 0 

.latch $dff~1182^Q~7 $dff~1181^Q~7 re tm3_clk_v0 0 

.latch $dff~1182^Q~8 $dff~1181^Q~8 re tm3_clk_v0 0 

.latch $dff~1181^Q~0 $dff~1183^Q~0 re tm3_clk_v0 0 

.latch $dff~1181^Q~1 $dff~1183^Q~1 re tm3_clk_v0 0 

.latch $dff~1181^Q~2 $dff~1183^Q~2 re tm3_clk_v0 0 

.latch $dff~1181^Q~3 $dff~1183^Q~3 re tm3_clk_v0 0 

.latch $dff~1181^Q~4 $dff~1183^Q~4 re tm3_clk_v0 0 

.latch $dff~1181^Q~5 $dff~1183^Q~5 re tm3_clk_v0 0 

.latch $dff~1181^Q~6 $dff~1183^Q~6 re tm3_clk_v0 0 

.latch $dff~1181^Q~7 $dff~1183^Q~7 re tm3_clk_v0 0 

.latch $dff~1181^Q~8 $dff~1183^Q~8 re tm3_clk_v0 0 

.latch $dff~1183^Q~0 $dff~128^Q~0 re tm3_clk_v0 0 

.latch $dff~1183^Q~1 $dff~128^Q~1 re tm3_clk_v0 0 

.latch $dff~1183^Q~2 $dff~128^Q~2 re tm3_clk_v0 0 

.latch $dff~1183^Q~3 $dff~128^Q~3 re tm3_clk_v0 0 

.latch $dff~1183^Q~4 $dff~128^Q~4 re tm3_clk_v0 0 

.latch $dff~1183^Q~5 $dff~128^Q~5 re tm3_clk_v0 0 

.latch $dff~1183^Q~6 $dff~128^Q~6 re tm3_clk_v0 0 

.latch $dff~1183^Q~7 $dff~128^Q~7 re tm3_clk_v0 0 

.latch $dff~1183^Q~8 $dff~128^Q~8 re tm3_clk_v0 0 

.latch $add~1646^ADD~186-1[1] $dff~1707^Q~0 re tm3_clk_v0 0 

.latch $add~1646^ADD~186-2[1] $dff~1707^Q~1 re tm3_clk_v0 0 

.latch $add~1646^ADD~186-3[1] $dff~1707^Q~2 re tm3_clk_v0 0 

.latch $add~1646^ADD~186-4[1] $dff~1707^Q~3 re tm3_clk_v0 0 

.latch $add~1646^ADD~186-5[1] $dff~1707^Q~4 re tm3_clk_v0 0 

.latch $add~1646^ADD~186-6[1] $dff~1707^Q~5 re tm3_clk_v0 0 

.latch $add~1646^ADD~186-7[1] $dff~1707^Q~6 re tm3_clk_v0 0 

.latch $add~1646^ADD~186-8[1] $dff~1707^Q~7 re tm3_clk_v0 0 

.latch $add~1044^ADD~187-2[1] $dff~1050^Q~2 re tm3_clk_v0 0 

.latch $add~1044^ADD~187-3[1] $dff~1050^Q~3 re tm3_clk_v0 0 

.latch $add~1044^ADD~187-4[1] $dff~1050^Q~4 re tm3_clk_v0 0 

.latch $add~1044^ADD~187-5[1] $dff~1050^Q~5 re tm3_clk_v0 0 

.latch $add~1044^ADD~187-6[1] $dff~1050^Q~6 re tm3_clk_v0 0 

.latch $add~1044^ADD~187-7[1] $dff~1050^Q~7 re tm3_clk_v0 0 

.latch $add~1044^ADD~187-8[1] $dff~1050^Q~8 re tm3_clk_v0 0 

.latch $add~1044^ADD~187-9[1] $dff~1050^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34098 $dffe~1045^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34100 $dffe~1045^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34102 $dffe~1045^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34104 $dffe~1045^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34106 $dffe~1045^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34108 $dffe~1045^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34110 $dffe~1045^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34112 $dffe~1045^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34114 $dffe~1673^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34116 $dffe~1673^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34118 $dffe~1673^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34120 $dffe~1673^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34122 $dffe~1673^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34124 $dffe~1673^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34126 $dffe~1673^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34128 $dffe~1673^Q~7 re tm3_clk_v0 0 

.latch $dffe~1673^Q~0 $dff~1751^Q~0 re tm3_clk_v0 0 

.latch $dffe~1673^Q~1 $dff~1751^Q~1 re tm3_clk_v0 0 

.latch $dffe~1673^Q~2 $dff~1751^Q~2 re tm3_clk_v0 0 

.latch $dffe~1673^Q~7 $dff~1724^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34130 $dffe~1688^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34132 $dffe~1688^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34134 $dffe~1688^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34136 $dffe~1688^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34138 $dffe~1688^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34140 $dffe~1688^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34142 $dffe~1688^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34144 $dffe~1688^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34146 $dffe~1627^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34148 $dffe~1627^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34150 $dffe~1627^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34152 $dffe~1627^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34154 $dffe~1627^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34156 $dffe~1627^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34158 $dffe~1627^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34160 $dffe~1627^Q~10 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34162 $dffe~1606^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34164 $dffe~1606^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34166 $dffe~1606^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34168 $dffe~1606^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34170 $dffe~1606^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34172 $dffe~1606^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34174 $dffe~1606^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34176 $dffe~1606^Q~10 re tm3_clk_v0 0 

.latch $dffe~1606^Q~0 $dff~1179^Q~0 re tm3_clk_v0 0 

.latch $dffe~1606^Q~1 $dff~1179^Q~1 re tm3_clk_v0 0 

.latch $dffe~1606^Q~2 $dff~1179^Q~2 re tm3_clk_v0 0 

.latch $dffe~1606^Q~3 $dff~1179^Q~3 re tm3_clk_v0 0 

.latch $dffe~1606^Q~4 $dff~1179^Q~4 re tm3_clk_v0 0 

.latch $dffe~1606^Q~5 $dff~1179^Q~5 re tm3_clk_v0 0 

.latch $dffe~1606^Q~6 $dff~1179^Q~6 re tm3_clk_v0 0 

.latch $dffe~1606^Q~10 $dff~1179^Q~7 re tm3_clk_v0 0 

.latch $dff~1179^Q~0 $dff~1178^Q~0 re tm3_clk_v0 0 

.latch $dff~1179^Q~1 $dff~1178^Q~1 re tm3_clk_v0 0 

.latch $dff~1179^Q~2 $dff~1178^Q~2 re tm3_clk_v0 0 

.latch $dff~1179^Q~3 $dff~1178^Q~3 re tm3_clk_v0 0 

.latch $dff~1179^Q~4 $dff~1178^Q~4 re tm3_clk_v0 0 

.latch $dff~1179^Q~5 $dff~1178^Q~5 re tm3_clk_v0 0 

.latch $dff~1179^Q~6 $dff~1178^Q~6 re tm3_clk_v0 0 

.latch $dff~1179^Q~7 $dff~1178^Q~7 re tm3_clk_v0 0 

.latch $dff~1178^Q~0 $dff~1180^Q~0 re tm3_clk_v0 0 

.latch $dff~1178^Q~1 $dff~1180^Q~1 re tm3_clk_v0 0 

.latch $dff~1178^Q~2 $dff~1180^Q~2 re tm3_clk_v0 0 

.latch $dff~1178^Q~3 $dff~1180^Q~3 re tm3_clk_v0 0 

.latch $dff~1178^Q~4 $dff~1180^Q~4 re tm3_clk_v0 0 

.latch $dff~1178^Q~5 $dff~1180^Q~5 re tm3_clk_v0 0 

.latch $dff~1178^Q~6 $dff~1180^Q~6 re tm3_clk_v0 0 

.latch $dff~1178^Q~7 $dff~1180^Q~7 re tm3_clk_v0 0 

.latch $dff~1180^Q~0 $dff~121^Q~0 re tm3_clk_v0 0 

.latch $dff~1180^Q~1 $dff~121^Q~1 re tm3_clk_v0 0 

.latch $dff~1180^Q~2 $dff~121^Q~2 re tm3_clk_v0 0 

.latch $dff~1180^Q~3 $dff~121^Q~3 re tm3_clk_v0 0 

.latch $dff~1180^Q~4 $dff~121^Q~4 re tm3_clk_v0 0 

.latch $dff~1180^Q~5 $dff~121^Q~5 re tm3_clk_v0 0 

.latch $dff~1180^Q~6 $dff~121^Q~6 re tm3_clk_v0 0 

.latch $dff~1180^Q~7 $dff~121^Q~7 re tm3_clk_v0 0 

.latch $dffe~1673^Q~3 $dff~1724^Q~0 re tm3_clk_v0 0 

.latch $dffe~1673^Q~4 $dff~1724^Q~1 re tm3_clk_v0 0 

.latch $dffe~1673^Q~5 $dff~1724^Q~2 re tm3_clk_v0 0 

.latch $dffe~1673^Q~6 $dff~1724^Q~3 re tm3_clk_v0 0 

.latch $add~1043^ADD~188-2[1] $dff~1049^Q~1 re tm3_clk_v0 0 

.latch $add~1043^ADD~188-3[1] $dff~1049^Q~2 re tm3_clk_v0 0 

.latch $add~1043^ADD~188-4[1] $dff~1049^Q~3 re tm3_clk_v0 0 

.latch $add~1043^ADD~188-5[1] $dff~1049^Q~4 re tm3_clk_v0 0 

.latch $add~1043^ADD~188-6[1] $dff~1049^Q~5 re tm3_clk_v0 0 

.latch $add~1043^ADD~188-7[1] $dff~1049^Q~6 re tm3_clk_v0 0 

.latch $add~1043^ADD~188-8[1] $dff~1049^Q~7 re tm3_clk_v0 0 

.latch $add~1043^ADD~188-9[1] $dff~1049^Q~8 re tm3_clk_v0 0 

.latch $add~1043^ADD~188-10[1] $dff~1049^Q~9 re tm3_clk_v0 0 

.latch $add~653^ADD~189-3[1] $dff~660^Q~2 re tm3_clk_v0 0 

.latch $add~653^ADD~189-4[1] $dff~660^Q~3 re tm3_clk_v0 0 

.latch $add~653^ADD~189-5[1] $dff~660^Q~4 re tm3_clk_v0 0 

.latch $add~653^ADD~189-6[1] $dff~660^Q~5 re tm3_clk_v0 0 

.latch $add~653^ADD~189-7[1] $dff~660^Q~6 re tm3_clk_v0 0 

.latch $add~653^ADD~189-8[1] $dff~660^Q~7 re tm3_clk_v0 0 

.latch $add~653^ADD~189-9[1] $dff~660^Q~8 re tm3_clk_v0 0 

.latch $add~653^ADD~189-10[1] $dff~660^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34178 $dffe~657^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34180 $dffe~657^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34182 $dffe~657^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34184 $dffe~657^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34186 $dffe~657^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34188 $dffe~657^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34190 $dffe~657^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34192 $dffe~657^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34194 $dffe~1046^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34196 $dffe~1046^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34198 $dffe~1046^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34200 $dffe~1046^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34202 $dffe~1046^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34204 $dffe~1046^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34206 $dffe~1046^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34208 $dffe~1046^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34210 $dffe~1051^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34212 $dffe~1051^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34214 $dffe~1051^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34216 $dffe~1051^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34218 $dffe~1051^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34220 $dffe~1051^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34222 $dffe~1051^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34224 $dffe~1051^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34226 $dffe~1052^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34228 $dffe~1052^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34230 $dffe~1052^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34232 $dffe~1052^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34234 $dffe~1052^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34236 $dffe~1052^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34238 $dffe~1052^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34240 $dffe~1052^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34242 $dffe~1048^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34244 $dffe~1048^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34246 $dffe~1048^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34248 $dffe~1048^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34250 $dffe~1048^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34252 $dffe~1048^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34254 $dffe~1048^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34256 $dffe~1048^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34258 $dffe~1053^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34260 $dffe~1053^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34262 $dffe~1053^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34264 $dffe~1053^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34266 $dffe~1053^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34268 $dffe~1053^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34270 $dffe~1053^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34272 $dffe~1053^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34274 $dffe~1054^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34276 $dffe~1054^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34278 $dffe~1054^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34280 $dffe~1054^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34282 $dffe~1054^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34284 $dffe~1054^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34286 $dffe~1054^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34288 $dffe~1054^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34290 $dffe~1047^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34292 $dffe~1047^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34294 $dffe~1047^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34296 $dffe~1047^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34298 $dffe~1047^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34300 $dffe~1047^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34302 $dffe~1047^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34304 $dffe~1047^Q~7 re tm3_clk_v0 0 

.latch $dff~661^Q~0 $dff~659^Q~0 re tm3_clk_v0 0 

.latch $add~652^ADD~190-1[1] $dff~659^Q~1 re tm3_clk_v0 0 

.latch $add~652^ADD~190-2[1] $dff~659^Q~2 re tm3_clk_v0 0 

.latch $add~652^ADD~190-3[1] $dff~659^Q~3 re tm3_clk_v0 0 

.latch $add~652^ADD~190-4[1] $dff~659^Q~4 re tm3_clk_v0 0 

.latch $add~652^ADD~190-5[1] $dff~659^Q~5 re tm3_clk_v0 0 

.latch $add~652^ADD~190-6[1] $dff~659^Q~6 re tm3_clk_v0 0 

.latch $add~652^ADD~190-7[1] $dff~659^Q~7 re tm3_clk_v0 0 

.latch $add~652^ADD~190-8[1] $dff~659^Q~8 re tm3_clk_v0 0 

.latch $add~652^ADD~190-9[1] $dff~659^Q~9 re tm3_clk_v0 0 

.latch $add~1655^ADD~191-1[1] $dff~1717^Q~0 re tm3_clk_v0 0 

.latch $add~1655^ADD~191-2[1] $dff~1717^Q~1 re tm3_clk_v0 0 

.latch $add~1655^ADD~191-3[1] $dff~1717^Q~2 re tm3_clk_v0 0 

.latch $add~1655^ADD~191-4[1] $dff~1717^Q~3 re tm3_clk_v0 0 

.latch $add~1655^ADD~191-5[1] $dff~1717^Q~4 re tm3_clk_v0 0 

.latch $add~1655^ADD~191-6[1] $dff~1717^Q~5 re tm3_clk_v0 0 

.latch $add~1655^ADD~191-7[1] $dff~1717^Q~6 re tm3_clk_v0 0 

.latch $add~1655^ADD~191-8[1] $dff~1717^Q~7 re tm3_clk_v0 0 

.latch $add~1665^ADD~193-1[1] $dff~1736^Q~0 re tm3_clk_v0 0 

.latch $add~1665^ADD~193-2[1] $dff~1736^Q~1 re tm3_clk_v0 0 

.latch $add~1665^ADD~193-3[1] $dff~1736^Q~2 re tm3_clk_v0 0 

.latch $add~1665^ADD~193-4[1] $dff~1736^Q~3 re tm3_clk_v0 0 

.latch $add~1665^ADD~193-5[1] $dff~1736^Q~4 re tm3_clk_v0 0 

.latch $add~1665^ADD~193-6[1] $dff~1736^Q~5 re tm3_clk_v0 0 

.latch $add~1665^ADD~193-7[1] $dff~1736^Q~6 re tm3_clk_v0 0 

.latch $add~1665^ADD~193-8[1] $dff~1736^Q~7 re tm3_clk_v0 0 

.latch $add~1665^ADD~193-9[1] $dff~1736^Q~8 re tm3_clk_v0 0 

.latch $add~1647^ADD~194-1[1] $dff~1708^Q~0 re tm3_clk_v0 0 

.latch $add~1647^ADD~194-2[1] $dff~1708^Q~1 re tm3_clk_v0 0 

.latch $add~1647^ADD~194-3[1] $dff~1708^Q~2 re tm3_clk_v0 0 

.latch $add~1647^ADD~194-4[1] $dff~1708^Q~3 re tm3_clk_v0 0 

.latch $add~1647^ADD~194-5[1] $dff~1708^Q~4 re tm3_clk_v0 0 

.latch $add~1647^ADD~194-6[1] $dff~1708^Q~5 re tm3_clk_v0 0 

.latch $add~1647^ADD~194-7[1] $dff~1708^Q~6 re tm3_clk_v0 0 

.latch $add~1647^ADD~194-8[1] $dff~1708^Q~7 re tm3_clk_v0 0 

.latch $add~1056^ADD~195-2[1] $dff~1062^Q~2 re tm3_clk_v0 0 

.latch $add~1056^ADD~195-3[1] $dff~1062^Q~3 re tm3_clk_v0 0 

.latch $add~1056^ADD~195-4[1] $dff~1062^Q~4 re tm3_clk_v0 0 

.latch $add~1056^ADD~195-5[1] $dff~1062^Q~5 re tm3_clk_v0 0 

.latch $add~1056^ADD~195-6[1] $dff~1062^Q~6 re tm3_clk_v0 0 

.latch $add~1056^ADD~195-7[1] $dff~1062^Q~7 re tm3_clk_v0 0 

.latch $add~1056^ADD~195-8[1] $dff~1062^Q~8 re tm3_clk_v0 0 

.latch $add~1056^ADD~195-9[1] $dff~1062^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34306 $dffe~1057^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34308 $dffe~1057^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34310 $dffe~1057^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34312 $dffe~1057^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34314 $dffe~1057^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34316 $dffe~1057^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34318 $dffe~1057^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34320 $dffe~1057^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34322 $dffe~1672^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34324 $dffe~1672^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34326 $dffe~1672^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34328 $dffe~1672^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34330 $dffe~1672^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34332 $dffe~1672^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34334 $dffe~1672^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34336 $dffe~1672^Q~7 re tm3_clk_v0 0 

.latch $dffe~1672^Q~0 $dff~1753^Q~0 re tm3_clk_v0 0 

.latch $dffe~1672^Q~1 $dff~1753^Q~1 re tm3_clk_v0 0 

.latch $dffe~1672^Q~2 $dff~1753^Q~2 re tm3_clk_v0 0 

.latch $dffe~1672^Q~7 $dff~1725^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34338 $dffe~1686^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34340 $dffe~1686^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34342 $dffe~1686^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34344 $dffe~1686^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34346 $dffe~1686^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34348 $dffe~1686^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34350 $dffe~1686^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34352 $dffe~1686^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34354 $dffe~1625^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34356 $dffe~1625^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34358 $dffe~1625^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34360 $dffe~1625^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34362 $dffe~1625^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34364 $dffe~1625^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34366 $dffe~1625^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34368 $dffe~1625^Q~10 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34370 $dffe~1604^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34372 $dffe~1604^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34374 $dffe~1604^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34376 $dffe~1604^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34378 $dffe~1604^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34380 $dffe~1604^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34382 $dffe~1604^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34384 $dffe~1604^Q~10 re tm3_clk_v0 0 

.latch $dffe~1604^Q~0 $dff~1185^Q~0 re tm3_clk_v0 0 

.latch $dffe~1604^Q~1 $dff~1185^Q~1 re tm3_clk_v0 0 

.latch $dffe~1604^Q~2 $dff~1185^Q~2 re tm3_clk_v0 0 

.latch $dffe~1604^Q~3 $dff~1185^Q~3 re tm3_clk_v0 0 

.latch $dffe~1604^Q~4 $dff~1185^Q~4 re tm3_clk_v0 0 

.latch $dffe~1604^Q~5 $dff~1185^Q~5 re tm3_clk_v0 0 

.latch $dffe~1604^Q~6 $dff~1185^Q~6 re tm3_clk_v0 0 

.latch $dffe~1604^Q~10 $dff~1185^Q~7 re tm3_clk_v0 0 

.latch $dff~1185^Q~0 $dff~1184^Q~0 re tm3_clk_v0 0 

.latch $dff~1185^Q~1 $dff~1184^Q~1 re tm3_clk_v0 0 

.latch $dff~1185^Q~2 $dff~1184^Q~2 re tm3_clk_v0 0 

.latch $dff~1185^Q~3 $dff~1184^Q~3 re tm3_clk_v0 0 

.latch $dff~1185^Q~4 $dff~1184^Q~4 re tm3_clk_v0 0 

.latch $dff~1185^Q~5 $dff~1184^Q~5 re tm3_clk_v0 0 

.latch $dff~1185^Q~6 $dff~1184^Q~6 re tm3_clk_v0 0 

.latch $dff~1185^Q~7 $dff~1184^Q~7 re tm3_clk_v0 0 

.latch $dff~1184^Q~0 $dff~1186^Q~0 re tm3_clk_v0 0 

.latch $dff~1184^Q~1 $dff~1186^Q~1 re tm3_clk_v0 0 

.latch $dff~1184^Q~2 $dff~1186^Q~2 re tm3_clk_v0 0 

.latch $dff~1184^Q~3 $dff~1186^Q~3 re tm3_clk_v0 0 

.latch $dff~1184^Q~4 $dff~1186^Q~4 re tm3_clk_v0 0 

.latch $dff~1184^Q~5 $dff~1186^Q~5 re tm3_clk_v0 0 

.latch $dff~1184^Q~6 $dff~1186^Q~6 re tm3_clk_v0 0 

.latch $dff~1184^Q~7 $dff~1186^Q~7 re tm3_clk_v0 0 

.latch $dff~1186^Q~0 $dff~135^Q~0 re tm3_clk_v0 0 

.latch $dff~1186^Q~1 $dff~135^Q~1 re tm3_clk_v0 0 

.latch $dff~1186^Q~2 $dff~135^Q~2 re tm3_clk_v0 0 

.latch $dff~1186^Q~3 $dff~135^Q~3 re tm3_clk_v0 0 

.latch $dff~1186^Q~4 $dff~135^Q~4 re tm3_clk_v0 0 

.latch $dff~1186^Q~5 $dff~135^Q~5 re tm3_clk_v0 0 

.latch $dff~1186^Q~6 $dff~135^Q~6 re tm3_clk_v0 0 

.latch $dff~1186^Q~7 $dff~135^Q~7 re tm3_clk_v0 0 

.latch $dffe~1672^Q~3 $dff~1725^Q~0 re tm3_clk_v0 0 

.latch $dffe~1672^Q~4 $dff~1725^Q~1 re tm3_clk_v0 0 

.latch $dffe~1672^Q~5 $dff~1725^Q~2 re tm3_clk_v0 0 

.latch $dffe~1672^Q~6 $dff~1725^Q~3 re tm3_clk_v0 0 

.latch $add~1055^ADD~196-2[1] $dff~1061^Q~1 re tm3_clk_v0 0 

.latch $add~1055^ADD~196-3[1] $dff~1061^Q~2 re tm3_clk_v0 0 

.latch $add~1055^ADD~196-4[1] $dff~1061^Q~3 re tm3_clk_v0 0 

.latch $add~1055^ADD~196-5[1] $dff~1061^Q~4 re tm3_clk_v0 0 

.latch $add~1055^ADD~196-6[1] $dff~1061^Q~5 re tm3_clk_v0 0 

.latch $add~1055^ADD~196-7[1] $dff~1061^Q~6 re tm3_clk_v0 0 

.latch $add~1055^ADD~196-8[1] $dff~1061^Q~7 re tm3_clk_v0 0 

.latch $add~1055^ADD~196-9[1] $dff~1061^Q~8 re tm3_clk_v0 0 

.latch $add~1055^ADD~196-10[1] $dff~1061^Q~9 re tm3_clk_v0 0 

.latch $add~664^ADD~197-3[1] $dff~671^Q~2 re tm3_clk_v0 0 

.latch $add~664^ADD~197-4[1] $dff~671^Q~3 re tm3_clk_v0 0 

.latch $add~664^ADD~197-5[1] $dff~671^Q~4 re tm3_clk_v0 0 

.latch $add~664^ADD~197-6[1] $dff~671^Q~5 re tm3_clk_v0 0 

.latch $add~664^ADD~197-7[1] $dff~671^Q~6 re tm3_clk_v0 0 

.latch $add~664^ADD~197-8[1] $dff~671^Q~7 re tm3_clk_v0 0 

.latch $add~664^ADD~197-9[1] $dff~671^Q~8 re tm3_clk_v0 0 

.latch $add~664^ADD~197-10[1] $dff~671^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34386 $dffe~668^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34388 $dffe~668^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34390 $dffe~668^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34392 $dffe~668^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34394 $dffe~668^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34396 $dffe~668^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34398 $dffe~668^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34400 $dffe~668^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34402 $dffe~1058^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34404 $dffe~1058^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34406 $dffe~1058^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34408 $dffe~1058^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34410 $dffe~1058^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34412 $dffe~1058^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34414 $dffe~1058^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34416 $dffe~1058^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34418 $dffe~1063^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34420 $dffe~1063^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34422 $dffe~1063^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34424 $dffe~1063^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34426 $dffe~1063^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34428 $dffe~1063^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34430 $dffe~1063^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34432 $dffe~1063^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34434 $dffe~1064^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34436 $dffe~1064^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34438 $dffe~1064^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34440 $dffe~1064^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34442 $dffe~1064^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34444 $dffe~1064^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34446 $dffe~1064^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34448 $dffe~1064^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34450 $dffe~1060^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34452 $dffe~1060^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34454 $dffe~1060^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34456 $dffe~1060^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34458 $dffe~1060^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34460 $dffe~1060^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34462 $dffe~1060^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34464 $dffe~1060^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34466 $dffe~1065^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34468 $dffe~1065^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34470 $dffe~1065^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34472 $dffe~1065^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34474 $dffe~1065^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34476 $dffe~1065^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34478 $dffe~1065^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34480 $dffe~1065^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34482 $dffe~1066^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34484 $dffe~1066^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34486 $dffe~1066^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34488 $dffe~1066^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34490 $dffe~1066^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34492 $dffe~1066^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34494 $dffe~1066^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34496 $dffe~1066^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34498 $dffe~1059^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34500 $dffe~1059^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34502 $dffe~1059^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34504 $dffe~1059^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34506 $dffe~1059^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34508 $dffe~1059^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34510 $dffe~1059^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34512 $dffe~1059^Q~7 re tm3_clk_v0 0 

.latch $dff~672^Q~0 $dff~670^Q~0 re tm3_clk_v0 0 

.latch $add~663^ADD~198-1[1] $dff~670^Q~1 re tm3_clk_v0 0 

.latch $add~663^ADD~198-2[1] $dff~670^Q~2 re tm3_clk_v0 0 

.latch $add~663^ADD~198-3[1] $dff~670^Q~3 re tm3_clk_v0 0 

.latch $add~663^ADD~198-4[1] $dff~670^Q~4 re tm3_clk_v0 0 

.latch $add~663^ADD~198-5[1] $dff~670^Q~5 re tm3_clk_v0 0 

.latch $add~663^ADD~198-6[1] $dff~670^Q~6 re tm3_clk_v0 0 

.latch $add~663^ADD~198-7[1] $dff~670^Q~7 re tm3_clk_v0 0 

.latch $add~663^ADD~198-8[1] $dff~670^Q~8 re tm3_clk_v0 0 

.latch $add~663^ADD~198-9[1] $dff~670^Q~9 re tm3_clk_v0 0 

.latch $add~1656^ADD~199-1[1] $dff~1718^Q~0 re tm3_clk_v0 0 

.latch $add~1656^ADD~199-2[1] $dff~1718^Q~1 re tm3_clk_v0 0 

.latch $add~1656^ADD~199-3[1] $dff~1718^Q~2 re tm3_clk_v0 0 

.latch $add~1656^ADD~199-4[1] $dff~1718^Q~3 re tm3_clk_v0 0 

.latch $add~1656^ADD~199-5[1] $dff~1718^Q~4 re tm3_clk_v0 0 

.latch $add~1656^ADD~199-6[1] $dff~1718^Q~5 re tm3_clk_v0 0 

.latch $add~1656^ADD~199-7[1] $dff~1718^Q~6 re tm3_clk_v0 0 

.latch $add~1656^ADD~199-8[1] $dff~1718^Q~7 re tm3_clk_v0 0 

.latch $add~1648^ADD~201-1[1] $dff~1709^Q~0 re tm3_clk_v0 0 

.latch $add~1648^ADD~201-2[1] $dff~1709^Q~1 re tm3_clk_v0 0 

.latch $add~1648^ADD~201-3[1] $dff~1709^Q~2 re tm3_clk_v0 0 

.latch $add~1648^ADD~201-4[1] $dff~1709^Q~3 re tm3_clk_v0 0 

.latch $add~1648^ADD~201-5[1] $dff~1709^Q~4 re tm3_clk_v0 0 

.latch $add~1648^ADD~201-6[1] $dff~1709^Q~5 re tm3_clk_v0 0 

.latch $add~1648^ADD~201-7[1] $dff~1709^Q~6 re tm3_clk_v0 0 

.latch $add~1648^ADD~201-8[1] $dff~1709^Q~7 re tm3_clk_v0 0 

.latch $add~1068^ADD~202-2[1] $dff~1074^Q~2 re tm3_clk_v0 0 

.latch $add~1068^ADD~202-3[1] $dff~1074^Q~3 re tm3_clk_v0 0 

.latch $add~1068^ADD~202-4[1] $dff~1074^Q~4 re tm3_clk_v0 0 

.latch $add~1068^ADD~202-5[1] $dff~1074^Q~5 re tm3_clk_v0 0 

.latch $add~1068^ADD~202-6[1] $dff~1074^Q~6 re tm3_clk_v0 0 

.latch $add~1068^ADD~202-7[1] $dff~1074^Q~7 re tm3_clk_v0 0 

.latch $add~1068^ADD~202-8[1] $dff~1074^Q~8 re tm3_clk_v0 0 

.latch $add~1068^ADD~202-9[1] $dff~1074^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34514 $dffe~1069^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34516 $dffe~1069^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34518 $dffe~1069^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34520 $dffe~1069^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34522 $dffe~1069^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34524 $dffe~1069^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34526 $dffe~1069^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34528 $dffe~1069^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34530 $dffe~1671^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34532 $dffe~1671^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34534 $dffe~1671^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34536 $dffe~1671^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34538 $dffe~1671^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34540 $dffe~1671^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34542 $dffe~1671^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34544 $dffe~1671^Q~7 re tm3_clk_v0 0 

.latch $dffe~1671^Q~0 $dff~1755^Q~0 re tm3_clk_v0 0 

.latch $dffe~1671^Q~1 $dff~1755^Q~1 re tm3_clk_v0 0 

.latch $dffe~1671^Q~2 $dff~1755^Q~2 re tm3_clk_v0 0 

.latch $dffe~1671^Q~7 $dff~1710^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34546 $dffe~1684^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34548 $dffe~1684^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34550 $dffe~1684^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34552 $dffe~1684^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34554 $dffe~1684^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34556 $dffe~1684^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34558 $dffe~1684^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34560 $dffe~1684^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34562 $dffe~1623^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34564 $dffe~1623^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34566 $dffe~1623^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34568 $dffe~1623^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34570 $dffe~1623^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34572 $dffe~1623^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34574 $dffe~1623^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34576 $dffe~1623^Q~10 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34578 $dffe~1602^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34580 $dffe~1602^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34582 $dffe~1602^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34584 $dffe~1602^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34586 $dffe~1602^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34588 $dffe~1602^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34590 $dffe~1602^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34592 $dffe~1602^Q~10 re tm3_clk_v0 0 

.latch $dffe~1602^Q~0 $dff~1191^Q~0 re tm3_clk_v0 0 

.latch $dffe~1602^Q~1 $dff~1191^Q~1 re tm3_clk_v0 0 

.latch $dffe~1602^Q~2 $dff~1191^Q~2 re tm3_clk_v0 0 

.latch $dffe~1602^Q~3 $dff~1191^Q~3 re tm3_clk_v0 0 

.latch $dffe~1602^Q~4 $dff~1191^Q~4 re tm3_clk_v0 0 

.latch $dffe~1602^Q~5 $dff~1191^Q~5 re tm3_clk_v0 0 

.latch $dffe~1602^Q~6 $dff~1191^Q~6 re tm3_clk_v0 0 

.latch $dffe~1602^Q~10 $dff~1191^Q~7 re tm3_clk_v0 0 

.latch $dff~1191^Q~0 $dff~1190^Q~0 re tm3_clk_v0 0 

.latch $dff~1191^Q~1 $dff~1190^Q~1 re tm3_clk_v0 0 

.latch $dff~1191^Q~2 $dff~1190^Q~2 re tm3_clk_v0 0 

.latch $dff~1191^Q~3 $dff~1190^Q~3 re tm3_clk_v0 0 

.latch $dff~1191^Q~4 $dff~1190^Q~4 re tm3_clk_v0 0 

.latch $dff~1191^Q~5 $dff~1190^Q~5 re tm3_clk_v0 0 

.latch $dff~1191^Q~6 $dff~1190^Q~6 re tm3_clk_v0 0 

.latch $dff~1191^Q~7 $dff~1190^Q~7 re tm3_clk_v0 0 

.latch $dff~1190^Q~0 $dff~1192^Q~0 re tm3_clk_v0 0 

.latch $dff~1190^Q~1 $dff~1192^Q~1 re tm3_clk_v0 0 

.latch $dff~1190^Q~2 $dff~1192^Q~2 re tm3_clk_v0 0 

.latch $dff~1190^Q~3 $dff~1192^Q~3 re tm3_clk_v0 0 

.latch $dff~1190^Q~4 $dff~1192^Q~4 re tm3_clk_v0 0 

.latch $dff~1190^Q~5 $dff~1192^Q~5 re tm3_clk_v0 0 

.latch $dff~1190^Q~6 $dff~1192^Q~6 re tm3_clk_v0 0 

.latch $dff~1190^Q~7 $dff~1192^Q~7 re tm3_clk_v0 0 

.latch $dff~1192^Q~0 $dff~149^Q~0 re tm3_clk_v0 0 

.latch $dff~1192^Q~1 $dff~149^Q~1 re tm3_clk_v0 0 

.latch $dff~1192^Q~2 $dff~149^Q~2 re tm3_clk_v0 0 

.latch $dff~1192^Q~3 $dff~149^Q~3 re tm3_clk_v0 0 

.latch $dff~1192^Q~4 $dff~149^Q~4 re tm3_clk_v0 0 

.latch $dff~1192^Q~5 $dff~149^Q~5 re tm3_clk_v0 0 

.latch $dff~1192^Q~6 $dff~149^Q~6 re tm3_clk_v0 0 

.latch $dff~1192^Q~7 $dff~149^Q~7 re tm3_clk_v0 0 

.latch $dffe~1671^Q~3 $dff~1710^Q~0 re tm3_clk_v0 0 

.latch $dffe~1671^Q~4 $dff~1710^Q~1 re tm3_clk_v0 0 

.latch $dffe~1671^Q~5 $dff~1710^Q~2 re tm3_clk_v0 0 

.latch $dffe~1671^Q~6 $dff~1710^Q~3 re tm3_clk_v0 0 

.latch $add~1067^ADD~203-2[1] $dff~1073^Q~1 re tm3_clk_v0 0 

.latch $add~1067^ADD~203-3[1] $dff~1073^Q~2 re tm3_clk_v0 0 

.latch $add~1067^ADD~203-4[1] $dff~1073^Q~3 re tm3_clk_v0 0 

.latch $add~1067^ADD~203-5[1] $dff~1073^Q~4 re tm3_clk_v0 0 

.latch $add~1067^ADD~203-6[1] $dff~1073^Q~5 re tm3_clk_v0 0 

.latch $add~1067^ADD~203-7[1] $dff~1073^Q~6 re tm3_clk_v0 0 

.latch $add~1067^ADD~203-8[1] $dff~1073^Q~7 re tm3_clk_v0 0 

.latch $add~1067^ADD~203-9[1] $dff~1073^Q~8 re tm3_clk_v0 0 

.latch $add~1067^ADD~203-10[1] $dff~1073^Q~9 re tm3_clk_v0 0 

.latch $add~675^ADD~204-3[1] $dff~682^Q~2 re tm3_clk_v0 0 

.latch $add~675^ADD~204-4[1] $dff~682^Q~3 re tm3_clk_v0 0 

.latch $add~675^ADD~204-5[1] $dff~682^Q~4 re tm3_clk_v0 0 

.latch $add~675^ADD~204-6[1] $dff~682^Q~5 re tm3_clk_v0 0 

.latch $add~675^ADD~204-7[1] $dff~682^Q~6 re tm3_clk_v0 0 

.latch $add~675^ADD~204-8[1] $dff~682^Q~7 re tm3_clk_v0 0 

.latch $add~675^ADD~204-9[1] $dff~682^Q~8 re tm3_clk_v0 0 

.latch $add~675^ADD~204-10[1] $dff~682^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34594 $dffe~679^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34596 $dffe~679^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34598 $dffe~679^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34600 $dffe~679^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34602 $dffe~679^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34604 $dffe~679^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34606 $dffe~679^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34608 $dffe~679^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34610 $dffe~1070^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34612 $dffe~1070^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34614 $dffe~1070^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34616 $dffe~1070^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34618 $dffe~1070^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34620 $dffe~1070^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34622 $dffe~1070^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34624 $dffe~1070^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34626 $dffe~1075^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34628 $dffe~1075^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34630 $dffe~1075^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34632 $dffe~1075^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34634 $dffe~1075^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34636 $dffe~1075^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34638 $dffe~1075^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34640 $dffe~1075^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34642 $dffe~1076^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34644 $dffe~1076^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34646 $dffe~1076^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34648 $dffe~1076^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34650 $dffe~1076^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34652 $dffe~1076^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34654 $dffe~1076^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34656 $dffe~1076^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34658 $dffe~1072^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34660 $dffe~1072^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34662 $dffe~1072^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34664 $dffe~1072^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34666 $dffe~1072^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34668 $dffe~1072^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34670 $dffe~1072^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34672 $dffe~1072^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34674 $dffe~1077^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34676 $dffe~1077^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34678 $dffe~1077^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34680 $dffe~1077^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34682 $dffe~1077^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34684 $dffe~1077^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34686 $dffe~1077^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34688 $dffe~1077^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34690 $dffe~1078^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34692 $dffe~1078^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34694 $dffe~1078^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34696 $dffe~1078^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34698 $dffe~1078^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34700 $dffe~1078^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34702 $dffe~1078^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34704 $dffe~1078^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34706 $dffe~1071^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34708 $dffe~1071^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34710 $dffe~1071^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34712 $dffe~1071^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34714 $dffe~1071^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34716 $dffe~1071^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34718 $dffe~1071^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34720 $dffe~1071^Q~7 re tm3_clk_v0 0 

.latch $dff~683^Q~0 $dff~681^Q~0 re tm3_clk_v0 0 

.latch $add~674^ADD~205-1[1] $dff~681^Q~1 re tm3_clk_v0 0 

.latch $add~674^ADD~205-2[1] $dff~681^Q~2 re tm3_clk_v0 0 

.latch $add~674^ADD~205-3[1] $dff~681^Q~3 re tm3_clk_v0 0 

.latch $add~674^ADD~205-4[1] $dff~681^Q~4 re tm3_clk_v0 0 

.latch $add~674^ADD~205-5[1] $dff~681^Q~5 re tm3_clk_v0 0 

.latch $add~674^ADD~205-6[1] $dff~681^Q~6 re tm3_clk_v0 0 

.latch $add~674^ADD~205-7[1] $dff~681^Q~7 re tm3_clk_v0 0 

.latch $add~674^ADD~205-8[1] $dff~681^Q~8 re tm3_clk_v0 0 

.latch $add~674^ADD~205-9[1] $dff~681^Q~9 re tm3_clk_v0 0 

.latch $add~1092^ADD~211-2[1] $dff~1098^Q~2 re tm3_clk_v0 0 

.latch $add~1092^ADD~211-3[1] $dff~1098^Q~3 re tm3_clk_v0 0 

.latch $add~1092^ADD~211-4[1] $dff~1098^Q~4 re tm3_clk_v0 0 

.latch $add~1092^ADD~211-5[1] $dff~1098^Q~5 re tm3_clk_v0 0 

.latch $add~1092^ADD~211-6[1] $dff~1098^Q~6 re tm3_clk_v0 0 

.latch $add~1092^ADD~211-7[1] $dff~1098^Q~7 re tm3_clk_v0 0 

.latch $add~1092^ADD~211-8[1] $dff~1098^Q~8 re tm3_clk_v0 0 

.latch $add~1092^ADD~211-9[1] $dff~1098^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34722 $dffe~1093^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34724 $dffe~1093^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34726 $dffe~1093^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34728 $dffe~1093^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34730 $dffe~1093^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34732 $dffe~1093^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34734 $dffe~1093^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34736 $dffe~1093^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34738 $dffe~1772^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34740 $dffe~1772^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34742 $dffe~1772^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34744 $dffe~1772^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34746 $dffe~1772^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34748 $dffe~1772^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34750 $dffe~1772^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34752 $dffe~1772^Q~7 re tm3_clk_v0 0 

.latch $dffe~1772^Q~0 $dff~1775^Q~0 re tm3_clk_v0 0 

.latch $dffe~1772^Q~1 $dff~1775^Q~1 re tm3_clk_v0 0 

.latch $dffe~1772^Q~2 $dff~1775^Q~2 re tm3_clk_v0 0 

.latch $dffe~1772^Q~3 $dff~1775^Q~3 re tm3_clk_v0 0 

.latch $dffe~1772^Q~4 $dff~1775^Q~4 re tm3_clk_v0 0 

.latch $dffe~1772^Q~5 $dff~1775^Q~5 re tm3_clk_v0 0 

.latch $dffe~1772^Q~6 $dff~1775^Q~6 re tm3_clk_v0 0 

.latch $dffe~1772^Q~7 $dff~1775^Q~7 re tm3_clk_v0 0 

.latch $dff~1775^Q~0 $dff~1774^Q~0 re tm3_clk_v0 0 

.latch $dff~1775^Q~1 $dff~1774^Q~1 re tm3_clk_v0 0 

.latch $dff~1775^Q~2 $dff~1774^Q~2 re tm3_clk_v0 0 

.latch $dff~1775^Q~3 $dff~1774^Q~3 re tm3_clk_v0 0 

.latch $dff~1775^Q~4 $dff~1774^Q~4 re tm3_clk_v0 0 

.latch $dff~1775^Q~5 $dff~1774^Q~5 re tm3_clk_v0 0 

.latch $dff~1775^Q~6 $dff~1774^Q~6 re tm3_clk_v0 0 

.latch $dff~1775^Q~7 $dff~1774^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34754 $dffe~1773^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34756 $dffe~1773^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34758 $dffe~1773^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34760 $dffe~1773^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34762 $dffe~1773^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34764 $dffe~1773^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34766 $dffe~1773^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34768 $dffe~1773^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34770 $dffe~1771^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34772 $dffe~1771^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34774 $dffe~1771^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34776 $dffe~1771^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34778 $dffe~1771^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34780 $dffe~1771^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34782 $dffe~1771^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34784 $dffe~1771^Q~10 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34786 $dffe~1770^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34788 $dffe~1770^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34790 $dffe~1770^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34792 $dffe~1770^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34794 $dffe~1770^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34796 $dffe~1770^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34798 $dffe~1770^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34800 $dffe~1770^Q~10 re tm3_clk_v0 0 

.latch $dffe~1770^Q~0 $dff~92^Q~0 re tm3_clk_v0 0 

.latch $dffe~1770^Q~1 $dff~1789^Q~0 re tm3_clk_v0 0 

.latch $dffe~1770^Q~2 $dff~1789^Q~1 re tm3_clk_v0 0 

.latch $dffe~1770^Q~3 $dff~1789^Q~2 re tm3_clk_v0 0 

.latch $dffe~1770^Q~4 $dff~1789^Q~3 re tm3_clk_v0 0 

.latch $dffe~1770^Q~5 $dff~1789^Q~4 re tm3_clk_v0 0 

.latch $dffe~1770^Q~6 $dff~1789^Q~5 re tm3_clk_v0 0 

.latch $dffe~1770^Q~10 $dff~1789^Q~6 re tm3_clk_v0 0 

.latch $add~1091^ADD~212-2[1] $dff~1097^Q~1 re tm3_clk_v0 0 

.latch $add~1091^ADD~212-3[1] $dff~1097^Q~2 re tm3_clk_v0 0 

.latch $add~1091^ADD~212-4[1] $dff~1097^Q~3 re tm3_clk_v0 0 

.latch $add~1091^ADD~212-5[1] $dff~1097^Q~4 re tm3_clk_v0 0 

.latch $add~1091^ADD~212-6[1] $dff~1097^Q~5 re tm3_clk_v0 0 

.latch $add~1091^ADD~212-7[1] $dff~1097^Q~6 re tm3_clk_v0 0 

.latch $add~1091^ADD~212-8[1] $dff~1097^Q~7 re tm3_clk_v0 0 

.latch $add~1091^ADD~212-9[1] $dff~1097^Q~8 re tm3_clk_v0 0 

.latch $add~1091^ADD~212-10[1] $dff~1097^Q~9 re tm3_clk_v0 0 

.latch $add~697^ADD~213-3[1] $dff~704^Q~2 re tm3_clk_v0 0 

.latch $add~697^ADD~213-4[1] $dff~704^Q~3 re tm3_clk_v0 0 

.latch $add~697^ADD~213-5[1] $dff~704^Q~4 re tm3_clk_v0 0 

.latch $add~697^ADD~213-6[1] $dff~704^Q~5 re tm3_clk_v0 0 

.latch $add~697^ADD~213-7[1] $dff~704^Q~6 re tm3_clk_v0 0 

.latch $add~697^ADD~213-8[1] $dff~704^Q~7 re tm3_clk_v0 0 

.latch $add~697^ADD~213-9[1] $dff~704^Q~8 re tm3_clk_v0 0 

.latch $add~697^ADD~213-10[1] $dff~704^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34802 $dffe~701^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34804 $dffe~701^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34806 $dffe~701^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34808 $dffe~701^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34810 $dffe~701^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34812 $dffe~701^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34814 $dffe~701^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34816 $dffe~701^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34818 $dffe~1094^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34820 $dffe~1094^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34822 $dffe~1094^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34824 $dffe~1094^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34826 $dffe~1094^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34828 $dffe~1094^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34830 $dffe~1094^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34832 $dffe~1094^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34834 $dffe~1099^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34836 $dffe~1099^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34838 $dffe~1099^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34840 $dffe~1099^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34842 $dffe~1099^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34844 $dffe~1099^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34846 $dffe~1099^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34848 $dffe~1099^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34850 $dffe~1100^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34852 $dffe~1100^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34854 $dffe~1100^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34856 $dffe~1100^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34858 $dffe~1100^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34860 $dffe~1100^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34862 $dffe~1100^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34864 $dffe~1100^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34866 $dffe~1096^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34868 $dffe~1096^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34870 $dffe~1096^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34872 $dffe~1096^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34874 $dffe~1096^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34876 $dffe~1096^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34878 $dffe~1096^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34880 $dffe~1096^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34882 $dffe~1101^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34884 $dffe~1101^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34886 $dffe~1101^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34888 $dffe~1101^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34890 $dffe~1101^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34892 $dffe~1101^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34894 $dffe~1101^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34896 $dffe~1101^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34898 $dffe~1102^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34900 $dffe~1102^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34902 $dffe~1102^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34904 $dffe~1102^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34906 $dffe~1102^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34908 $dffe~1102^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34910 $dffe~1102^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34912 $dffe~1102^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34914 $dffe~1095^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34916 $dffe~1095^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34918 $dffe~1095^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34920 $dffe~1095^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34922 $dffe~1095^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34924 $dffe~1095^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34926 $dffe~1095^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34928 $dffe~1095^Q~7 re tm3_clk_v0 0 

.latch $dff~705^Q~0 $dff~703^Q~0 re tm3_clk_v0 0 

.latch $add~696^ADD~214-1[1] $dff~703^Q~1 re tm3_clk_v0 0 

.latch $add~696^ADD~214-2[1] $dff~703^Q~2 re tm3_clk_v0 0 

.latch $add~696^ADD~214-3[1] $dff~703^Q~3 re tm3_clk_v0 0 

.latch $add~696^ADD~214-4[1] $dff~703^Q~4 re tm3_clk_v0 0 

.latch $add~696^ADD~214-5[1] $dff~703^Q~5 re tm3_clk_v0 0 

.latch $add~696^ADD~214-6[1] $dff~703^Q~6 re tm3_clk_v0 0 

.latch $add~696^ADD~214-7[1] $dff~703^Q~7 re tm3_clk_v0 0 

.latch $add~696^ADD~214-8[1] $dff~703^Q~8 re tm3_clk_v0 0 

.latch $add~696^ADD~214-9[1] $dff~703^Q~9 re tm3_clk_v0 0 

.latch $dff~1396^Q~0 $dff~1390^Q~0 re tm3_clk_v0 0 

.latch $add~1381^ADD~226-1[1] $dff~1390^Q~1 re tm3_clk_v0 0 

.latch $add~1381^ADD~226-2[1] $dff~1390^Q~2 re tm3_clk_v0 0 

.latch $add~1381^ADD~226-3[1] $dff~1390^Q~3 re tm3_clk_v0 0 

.latch $add~1381^ADD~226-4[1] $dff~1390^Q~4 re tm3_clk_v0 0 

.latch $add~1381^ADD~226-5[1] $dff~1390^Q~5 re tm3_clk_v0 0 

.latch $add~1381^ADD~226-6[1] $dff~1390^Q~6 re tm3_clk_v0 0 

.latch $add~1381^ADD~226-7[1] $dff~1390^Q~7 re tm3_clk_v0 0 

.latch $add~1381^ADD~226-8[1] $dff~1390^Q~8 re tm3_clk_v0 0 

.latch $add~1381^ADD~226-9[1] $dff~1390^Q~9 re tm3_clk_v0 0 

.latch $add~1381^ADD~226-10[1] $dff~1390^Q~10 re tm3_clk_v0 0 

.latch $add~1379^ADD~227-1[1] $dff~1392^Q~0 re tm3_clk_v0 0 

.latch $add~1379^ADD~227-2[1] $dff~1392^Q~1 re tm3_clk_v0 0 

.latch $add~1379^ADD~227-3[1] $dff~1392^Q~2 re tm3_clk_v0 0 

.latch $add~1379^ADD~227-4[1] $dff~1392^Q~3 re tm3_clk_v0 0 

.latch $add~1379^ADD~227-5[1] $dff~1392^Q~4 re tm3_clk_v0 0 

.latch $add~1379^ADD~227-6[1] $dff~1392^Q~5 re tm3_clk_v0 0 

.latch $add~1379^ADD~227-7[1] $dff~1392^Q~6 re tm3_clk_v0 0 

.latch $add~1379^ADD~227-8[1] $dff~1392^Q~7 re tm3_clk_v0 0 

.latch $add~1379^ADD~227-9[1] $dff~1392^Q~8 re tm3_clk_v0 0 

.latch $add~1342^ADD~228-2[1] $dff~1368^Q~2 re tm3_clk_v0 0 

.latch $add~1342^ADD~228-3[1] $dff~1368^Q~3 re tm3_clk_v0 0 

.latch $add~1342^ADD~228-4[1] $dff~1368^Q~4 re tm3_clk_v0 0 

.latch $add~1342^ADD~228-5[1] $dff~1368^Q~5 re tm3_clk_v0 0 

.latch $add~1342^ADD~228-6[1] $dff~1368^Q~6 re tm3_clk_v0 0 

.latch $add~1342^ADD~228-7[1] $dff~1368^Q~7 re tm3_clk_v0 0 

.latch $add~1342^ADD~228-8[1] $dff~1368^Q~8 re tm3_clk_v0 0 

.latch $add~1342^ADD~228-9[1] $dff~1368^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34930 $dffe~1360^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34932 $dffe~1360^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34934 $dffe~1360^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34936 $dffe~1360^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34938 $dffe~1360^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34940 $dffe~1360^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34942 $dffe~1360^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34944 $dffe~1360^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34946 $dffe~1330^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34948 $dffe~1330^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34950 $dffe~1330^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34952 $dffe~1330^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34954 $dffe~1330^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34956 $dffe~1330^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34958 $dffe~1330^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34960 $dffe~1330^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34962 $dffe~1503^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34964 $dffe~1503^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34966 $dffe~1503^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34968 $dffe~1503^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34970 $dffe~1503^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34972 $dffe~1503^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34974 $dffe~1503^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34976 $dffe~1503^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34978 $dffe~1502^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34980 $dffe~1502^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34982 $dffe~1502^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34984 $dffe~1502^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34986 $dffe~1502^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34988 $dffe~1502^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34990 $dffe~1502^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34992 $dffe~1502^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34994 $dffe~1504^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34996 $dffe~1504^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$34998 $dffe~1504^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35000 $dffe~1504^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35002 $dffe~1504^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35004 $dffe~1504^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35006 $dffe~1504^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35008 $dffe~1504^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35010 $dffe~1506^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35012 $dffe~1506^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35014 $dffe~1506^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35016 $dffe~1506^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35018 $dffe~1506^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35020 $dffe~1506^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35022 $dffe~1506^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35024 $dffe~1506^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35026 $dffe~1505^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35028 $dffe~1505^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35030 $dffe~1505^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35032 $dffe~1505^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35034 $dffe~1505^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35036 $dffe~1505^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35038 $dffe~1505^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35040 $dffe~1505^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35042 $dffe~1507^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35044 $dffe~1507^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35046 $dffe~1507^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35048 $dffe~1507^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35050 $dffe~1507^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35052 $dffe~1507^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35054 $dffe~1507^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35056 $dffe~1507^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35058 $dffe~1509^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35060 $dffe~1509^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35062 $dffe~1509^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35064 $dffe~1509^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35066 $dffe~1509^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35068 $dffe~1509^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35070 $dffe~1509^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35072 $dffe~1509^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35074 $dffe~1508^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35076 $dffe~1508^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35078 $dffe~1508^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35080 $dffe~1508^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35082 $dffe~1508^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35084 $dffe~1508^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35086 $dffe~1508^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35088 $dffe~1508^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35090 $dffe~1510^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35092 $dffe~1510^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35094 $dffe~1510^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35096 $dffe~1510^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35098 $dffe~1510^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35100 $dffe~1510^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35102 $dffe~1510^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35104 $dffe~1510^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35106 $dffe~1512^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35108 $dffe~1512^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35110 $dffe~1512^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35112 $dffe~1512^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35114 $dffe~1512^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35116 $dffe~1512^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35118 $dffe~1512^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35120 $dffe~1512^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35122 $dffe~1511^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35124 $dffe~1511^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35126 $dffe~1511^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35128 $dffe~1511^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35130 $dffe~1511^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35132 $dffe~1511^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35134 $dffe~1511^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35136 $dffe~1511^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35138 $dffe~1513^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35140 $dffe~1513^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35142 $dffe~1513^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35144 $dffe~1513^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35146 $dffe~1513^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35148 $dffe~1513^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35150 $dffe~1513^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35152 $dffe~1513^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35154 v_d_reg_s2_left_2to0~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35156 v_d_reg_s2_left_2to0~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35158 v_d_reg_s2_left_2to0~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35160 v_d_reg_s2_left_2to0~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35162 v_d_reg_s2_left_2to0~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35164 v_d_reg_s2_left_2to0~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35166 v_d_reg_s2_left_2to0~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35168 v_d_reg_s2_left_2to0~7 re tm3_clk_v0 0 

.latch $add~1341^ADD~229-2[1] $dff~1367^Q~1 re tm3_clk_v0 0 

.latch $add~1341^ADD~229-3[1] $dff~1367^Q~2 re tm3_clk_v0 0 

.latch $add~1341^ADD~229-4[1] $dff~1367^Q~3 re tm3_clk_v0 0 

.latch $add~1341^ADD~229-5[1] $dff~1367^Q~4 re tm3_clk_v0 0 

.latch $add~1341^ADD~229-6[1] $dff~1367^Q~5 re tm3_clk_v0 0 

.latch $add~1341^ADD~229-7[1] $dff~1367^Q~6 re tm3_clk_v0 0 

.latch $add~1341^ADD~229-8[1] $dff~1367^Q~7 re tm3_clk_v0 0 

.latch $add~1341^ADD~229-9[1] $dff~1367^Q~8 re tm3_clk_v0 0 

.latch $add~1377^ADD~230-2[1] $dff~1395^Q~2 re tm3_clk_v0 0 

.latch $add~1377^ADD~230-3[1] $dff~1395^Q~3 re tm3_clk_v0 0 

.latch $add~1377^ADD~230-4[1] $dff~1395^Q~4 re tm3_clk_v0 0 

.latch $add~1377^ADD~230-5[1] $dff~1395^Q~5 re tm3_clk_v0 0 

.latch $add~1377^ADD~230-6[1] $dff~1395^Q~6 re tm3_clk_v0 0 

.latch $add~1377^ADD~230-7[1] $dff~1395^Q~7 re tm3_clk_v0 0 

.latch $add~1377^ADD~230-8[1] $dff~1395^Q~8 re tm3_clk_v0 0 

.latch $add~1377^ADD~230-9[1] $dff~1395^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35170 $dffe~1387^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35172 $dffe~1387^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35174 $dffe~1387^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35176 $dffe~1387^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35178 $dffe~1387^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35180 $dffe~1387^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35182 $dffe~1387^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35184 $dffe~1387^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35186 $dffe~1373^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35188 $dffe~1373^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35190 $dffe~1373^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35192 $dffe~1373^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35194 $dffe~1373^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35196 $dffe~1373^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35198 $dffe~1373^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35200 $dffe~1373^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35202 $dffe~1358^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35204 $dffe~1358^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35206 $dffe~1358^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35208 $dffe~1358^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35210 $dffe~1358^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35212 $dffe~1358^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35214 $dffe~1358^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35216 $dffe~1358^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35218 $dffe~1357^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35220 $dffe~1357^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35222 $dffe~1357^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35224 $dffe~1357^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35226 $dffe~1357^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35228 $dffe~1357^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35230 $dffe~1357^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35232 $dffe~1357^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35234 $dffe~1356^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35236 $dffe~1356^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35238 $dffe~1356^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35240 $dffe~1356^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35242 $dffe~1356^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35244 $dffe~1356^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35246 $dffe~1356^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35248 $dffe~1356^Q~7 re tm3_clk_v0 0 

.latch $dffe~1357^Q~0 $dff~1361^Q~0 re tm3_clk_v0 0 

.latch $dffe~1357^Q~1 $dff~1361^Q~1 re tm3_clk_v0 0 

.latch $dffe~1357^Q~2 $dff~1361^Q~2 re tm3_clk_v0 0 

.latch $dffe~1357^Q~3 $dff~1361^Q~3 re tm3_clk_v0 0 

.latch $dffe~1357^Q~4 $dff~1361^Q~4 re tm3_clk_v0 0 

.latch $dffe~1357^Q~5 $dff~1361^Q~5 re tm3_clk_v0 0 

.latch $dffe~1357^Q~6 $dff~1361^Q~6 re tm3_clk_v0 0 

.latch $dffe~1357^Q~7 $dff~1361^Q~7 re tm3_clk_v0 0 

.latch $add~1376^ADD~231-2[1] $dff~1394^Q~1 re tm3_clk_v0 0 

.latch $add~1376^ADD~231-3[1] $dff~1394^Q~2 re tm3_clk_v0 0 

.latch $add~1376^ADD~231-4[1] $dff~1394^Q~3 re tm3_clk_v0 0 

.latch $add~1376^ADD~231-5[1] $dff~1394^Q~4 re tm3_clk_v0 0 

.latch $add~1376^ADD~231-6[1] $dff~1394^Q~5 re tm3_clk_v0 0 

.latch $add~1376^ADD~231-7[1] $dff~1394^Q~6 re tm3_clk_v0 0 

.latch $add~1376^ADD~231-8[1] $dff~1394^Q~7 re tm3_clk_v0 0 

.latch $add~1376^ADD~231-9[1] $dff~1394^Q~8 re tm3_clk_v0 0 

.latch $dff~1393^Q~0 $dff~1391^Q~0 re tm3_clk_v0 0 

.latch $add~1382^ADD~232-1[1] $dff~1391^Q~1 re tm3_clk_v0 0 

.latch $add~1382^ADD~232-2[1] $dff~1391^Q~2 re tm3_clk_v0 0 

.latch $add~1382^ADD~232-3[1] $dff~1391^Q~3 re tm3_clk_v0 0 

.latch $add~1382^ADD~232-4[1] $dff~1391^Q~4 re tm3_clk_v0 0 

.latch $add~1382^ADD~232-5[1] $dff~1391^Q~5 re tm3_clk_v0 0 

.latch $add~1382^ADD~232-6[1] $dff~1391^Q~6 re tm3_clk_v0 0 

.latch $add~1382^ADD~232-7[1] $dff~1391^Q~7 re tm3_clk_v0 0 

.latch $add~1382^ADD~232-8[1] $dff~1391^Q~8 re tm3_clk_v0 0 

.latch $add~1382^ADD~232-9[1] $dff~1391^Q~9 re tm3_clk_v0 0 

.latch $add~1382^ADD~232-10[1] $dff~1391^Q~10 re tm3_clk_v0 0 

.latch $add~1380^ADD~233-9[1] $dff~1393^Q~8 re tm3_clk_v0 0 

.latch $add~1380^ADD~233-1[1] $dff~1393^Q~0 re tm3_clk_v0 0 

.latch $add~1380^ADD~233-2[1] $dff~1393^Q~1 re tm3_clk_v0 0 

.latch $add~1380^ADD~233-3[1] $dff~1393^Q~2 re tm3_clk_v0 0 

.latch $add~1380^ADD~233-4[1] $dff~1393^Q~3 re tm3_clk_v0 0 

.latch $add~1380^ADD~233-5[1] $dff~1393^Q~4 re tm3_clk_v0 0 

.latch $add~1380^ADD~233-6[1] $dff~1393^Q~5 re tm3_clk_v0 0 

.latch $add~1380^ADD~233-7[1] $dff~1393^Q~6 re tm3_clk_v0 0 

.latch $add~1380^ADD~233-8[1] $dff~1393^Q~7 re tm3_clk_v0 0 

.latch $add~1378^ADD~234-1[1] $dff~1396^Q~0 re tm3_clk_v0 0 

.latch $add~1378^ADD~234-2[1] $dff~1396^Q~1 re tm3_clk_v0 0 

.latch $add~1378^ADD~234-3[1] $dff~1396^Q~2 re tm3_clk_v0 0 

.latch $add~1378^ADD~234-4[1] $dff~1396^Q~3 re tm3_clk_v0 0 

.latch $add~1378^ADD~234-5[1] $dff~1396^Q~4 re tm3_clk_v0 0 

.latch $add~1378^ADD~234-6[1] $dff~1396^Q~5 re tm3_clk_v0 0 

.latch $add~1378^ADD~234-7[1] $dff~1396^Q~6 re tm3_clk_v0 0 

.latch $add~1378^ADD~234-8[1] $dff~1396^Q~7 re tm3_clk_v0 0 

.latch $add~1378^ADD~234-9[1] $dff~1396^Q~8 re tm3_clk_v0 0 

.latch $dff~1478^Q~0 $dff~1472^Q~0 re tm3_clk_v0 0 

.latch $add~1463^ADD~244-1[1] $dff~1472^Q~1 re tm3_clk_v0 0 

.latch $add~1463^ADD~244-2[1] $dff~1472^Q~2 re tm3_clk_v0 0 

.latch $add~1463^ADD~244-3[1] $dff~1472^Q~3 re tm3_clk_v0 0 

.latch $add~1463^ADD~244-4[1] $dff~1472^Q~4 re tm3_clk_v0 0 

.latch $add~1463^ADD~244-5[1] $dff~1472^Q~5 re tm3_clk_v0 0 

.latch $add~1463^ADD~244-6[1] $dff~1472^Q~6 re tm3_clk_v0 0 

.latch $add~1463^ADD~244-7[1] $dff~1472^Q~7 re tm3_clk_v0 0 

.latch $add~1463^ADD~244-8[1] $dff~1472^Q~8 re tm3_clk_v0 0 

.latch $add~1463^ADD~244-9[1] $dff~1472^Q~9 re tm3_clk_v0 0 

.latch $add~1463^ADD~244-10[1] $dff~1472^Q~10 re tm3_clk_v0 0 

.latch $add~1461^ADD~245-1[1] $dff~1474^Q~0 re tm3_clk_v0 0 

.latch $add~1461^ADD~245-2[1] $dff~1474^Q~1 re tm3_clk_v0 0 

.latch $add~1461^ADD~245-3[1] $dff~1474^Q~2 re tm3_clk_v0 0 

.latch $add~1461^ADD~245-4[1] $dff~1474^Q~3 re tm3_clk_v0 0 

.latch $add~1461^ADD~245-5[1] $dff~1474^Q~4 re tm3_clk_v0 0 

.latch $add~1461^ADD~245-6[1] $dff~1474^Q~5 re tm3_clk_v0 0 

.latch $add~1461^ADD~245-7[1] $dff~1474^Q~6 re tm3_clk_v0 0 

.latch $add~1461^ADD~245-8[1] $dff~1474^Q~7 re tm3_clk_v0 0 

.latch $add~1461^ADD~245-9[1] $dff~1474^Q~8 re tm3_clk_v0 0 

.latch $add~1424^ADD~246-2[1] $dff~1450^Q~2 re tm3_clk_v0 0 

.latch $add~1424^ADD~246-3[1] $dff~1450^Q~3 re tm3_clk_v0 0 

.latch $add~1424^ADD~246-4[1] $dff~1450^Q~4 re tm3_clk_v0 0 

.latch $add~1424^ADD~246-5[1] $dff~1450^Q~5 re tm3_clk_v0 0 

.latch $add~1424^ADD~246-6[1] $dff~1450^Q~6 re tm3_clk_v0 0 

.latch $add~1424^ADD~246-7[1] $dff~1450^Q~7 re tm3_clk_v0 0 

.latch $add~1424^ADD~246-8[1] $dff~1450^Q~8 re tm3_clk_v0 0 

.latch $add~1424^ADD~246-9[1] $dff~1450^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35250 $dffe~1442^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35252 $dffe~1442^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35254 $dffe~1442^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35256 $dffe~1442^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35258 $dffe~1442^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35260 $dffe~1442^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35262 $dffe~1442^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35264 $dffe~1442^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35266 $dffe~1421^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35268 $dffe~1421^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35270 $dffe~1421^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35272 $dffe~1421^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35274 $dffe~1421^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35276 $dffe~1421^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35278 $dffe~1421^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35280 $dffe~1421^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35282 $dffe~1515^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35284 $dffe~1515^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35286 $dffe~1515^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35288 $dffe~1515^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35290 $dffe~1515^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35292 $dffe~1515^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35294 $dffe~1515^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35296 $dffe~1515^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35298 $dffe~1514^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35300 $dffe~1514^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35302 $dffe~1514^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35304 $dffe~1514^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35306 $dffe~1514^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35308 $dffe~1514^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35310 $dffe~1514^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35312 $dffe~1514^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35314 $dffe~1516^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35316 $dffe~1516^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35318 $dffe~1516^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35320 $dffe~1516^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35322 $dffe~1516^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35324 $dffe~1516^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35326 $dffe~1516^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35328 $dffe~1516^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35330 $dffe~1518^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35332 $dffe~1518^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35334 $dffe~1518^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35336 $dffe~1518^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35338 $dffe~1518^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35340 $dffe~1518^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35342 $dffe~1518^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35344 $dffe~1518^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35346 $dffe~1517^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35348 $dffe~1517^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35350 $dffe~1517^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35352 $dffe~1517^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35354 $dffe~1517^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35356 $dffe~1517^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35358 $dffe~1517^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35360 $dffe~1517^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35362 $dffe~1519^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35364 $dffe~1519^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35366 $dffe~1519^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35368 $dffe~1519^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35370 $dffe~1519^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35372 $dffe~1519^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35374 $dffe~1519^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35376 $dffe~1519^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35378 $dffe~1521^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35380 $dffe~1521^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35382 $dffe~1521^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35384 $dffe~1521^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35386 $dffe~1521^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35388 $dffe~1521^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35390 $dffe~1521^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35392 $dffe~1521^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35394 $dffe~1520^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35396 $dffe~1520^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35398 $dffe~1520^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35400 $dffe~1520^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35402 $dffe~1520^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35404 $dffe~1520^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35406 $dffe~1520^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35408 $dffe~1520^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35410 $dffe~1522^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35412 $dffe~1522^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35414 $dffe~1522^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35416 $dffe~1522^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35418 $dffe~1522^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35420 $dffe~1522^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35422 $dffe~1522^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35424 $dffe~1522^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35426 $dffe~1524^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35428 $dffe~1524^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35430 $dffe~1524^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35432 $dffe~1524^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35434 $dffe~1524^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35436 $dffe~1524^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35438 $dffe~1524^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35440 $dffe~1524^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35442 $dffe~1523^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35444 $dffe~1523^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35446 $dffe~1523^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35448 $dffe~1523^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35450 $dffe~1523^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35452 $dffe~1523^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35454 $dffe~1523^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35456 $dffe~1523^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35458 $dffe~1525^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35460 $dffe~1525^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35462 $dffe~1525^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35464 $dffe~1525^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35466 $dffe~1525^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35468 $dffe~1525^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35470 $dffe~1525^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35472 $dffe~1525^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35474 v_d_reg_s2_right_2to0~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35476 v_d_reg_s2_right_2to0~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35478 v_d_reg_s2_right_2to0~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35480 v_d_reg_s2_right_2to0~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35482 v_d_reg_s2_right_2to0~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35484 v_d_reg_s2_right_2to0~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35486 v_d_reg_s2_right_2to0~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35488 v_d_reg_s2_right_2to0~7 re tm3_clk_v0 0 

.latch $add~1423^ADD~247-2[1] $dff~1449^Q~1 re tm3_clk_v0 0 

.latch $add~1423^ADD~247-3[1] $dff~1449^Q~2 re tm3_clk_v0 0 

.latch $add~1423^ADD~247-4[1] $dff~1449^Q~3 re tm3_clk_v0 0 

.latch $add~1423^ADD~247-5[1] $dff~1449^Q~4 re tm3_clk_v0 0 

.latch $add~1423^ADD~247-6[1] $dff~1449^Q~5 re tm3_clk_v0 0 

.latch $add~1423^ADD~247-7[1] $dff~1449^Q~6 re tm3_clk_v0 0 

.latch $add~1423^ADD~247-8[1] $dff~1449^Q~7 re tm3_clk_v0 0 

.latch $add~1423^ADD~247-9[1] $dff~1449^Q~8 re tm3_clk_v0 0 

.latch $add~1459^ADD~248-2[1] $dff~1477^Q~2 re tm3_clk_v0 0 

.latch $add~1459^ADD~248-3[1] $dff~1477^Q~3 re tm3_clk_v0 0 

.latch $add~1459^ADD~248-4[1] $dff~1477^Q~4 re tm3_clk_v0 0 

.latch $add~1459^ADD~248-5[1] $dff~1477^Q~5 re tm3_clk_v0 0 

.latch $add~1459^ADD~248-6[1] $dff~1477^Q~6 re tm3_clk_v0 0 

.latch $add~1459^ADD~248-7[1] $dff~1477^Q~7 re tm3_clk_v0 0 

.latch $add~1459^ADD~248-8[1] $dff~1477^Q~8 re tm3_clk_v0 0 

.latch $add~1459^ADD~248-9[1] $dff~1477^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35490 $dffe~1469^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35492 $dffe~1469^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35494 $dffe~1469^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35496 $dffe~1469^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35498 $dffe~1469^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35500 $dffe~1469^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35502 $dffe~1469^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35504 $dffe~1469^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35506 $dffe~1455^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35508 $dffe~1455^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35510 $dffe~1455^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35512 $dffe~1455^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35514 $dffe~1455^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35516 $dffe~1455^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35518 $dffe~1455^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35520 $dffe~1455^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35522 $dffe~1440^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35524 $dffe~1440^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35526 $dffe~1440^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35528 $dffe~1440^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35530 $dffe~1440^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35532 $dffe~1440^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35534 $dffe~1440^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35536 $dffe~1440^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35538 $dffe~1439^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35540 $dffe~1439^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35542 $dffe~1439^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35544 $dffe~1439^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35546 $dffe~1439^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35548 $dffe~1439^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35550 $dffe~1439^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35552 $dffe~1439^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35554 $dffe~1438^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35556 $dffe~1438^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35558 $dffe~1438^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35560 $dffe~1438^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35562 $dffe~1438^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35564 $dffe~1438^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35566 $dffe~1438^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35568 $dffe~1438^Q~7 re tm3_clk_v0 0 

.latch $dffe~1439^Q~0 $dff~1443^Q~0 re tm3_clk_v0 0 

.latch $dffe~1439^Q~1 $dff~1443^Q~1 re tm3_clk_v0 0 

.latch $dffe~1439^Q~2 $dff~1443^Q~2 re tm3_clk_v0 0 

.latch $dffe~1439^Q~3 $dff~1443^Q~3 re tm3_clk_v0 0 

.latch $dffe~1439^Q~4 $dff~1443^Q~4 re tm3_clk_v0 0 

.latch $dffe~1439^Q~5 $dff~1443^Q~5 re tm3_clk_v0 0 

.latch $dffe~1439^Q~6 $dff~1443^Q~6 re tm3_clk_v0 0 

.latch $dffe~1439^Q~7 $dff~1443^Q~7 re tm3_clk_v0 0 

.latch $add~1458^ADD~249-2[1] $dff~1476^Q~1 re tm3_clk_v0 0 

.latch $add~1458^ADD~249-3[1] $dff~1476^Q~2 re tm3_clk_v0 0 

.latch $add~1458^ADD~249-4[1] $dff~1476^Q~3 re tm3_clk_v0 0 

.latch $add~1458^ADD~249-5[1] $dff~1476^Q~4 re tm3_clk_v0 0 

.latch $add~1458^ADD~249-6[1] $dff~1476^Q~5 re tm3_clk_v0 0 

.latch $add~1458^ADD~249-7[1] $dff~1476^Q~6 re tm3_clk_v0 0 

.latch $add~1458^ADD~249-8[1] $dff~1476^Q~7 re tm3_clk_v0 0 

.latch $add~1458^ADD~249-9[1] $dff~1476^Q~8 re tm3_clk_v0 0 

.latch $dff~1475^Q~0 $dff~1473^Q~0 re tm3_clk_v0 0 

.latch $add~1464^ADD~250-1[1] $dff~1473^Q~1 re tm3_clk_v0 0 

.latch $add~1464^ADD~250-2[1] $dff~1473^Q~2 re tm3_clk_v0 0 

.latch $add~1464^ADD~250-3[1] $dff~1473^Q~3 re tm3_clk_v0 0 

.latch $add~1464^ADD~250-4[1] $dff~1473^Q~4 re tm3_clk_v0 0 

.latch $add~1464^ADD~250-5[1] $dff~1473^Q~5 re tm3_clk_v0 0 

.latch $add~1464^ADD~250-6[1] $dff~1473^Q~6 re tm3_clk_v0 0 

.latch $add~1464^ADD~250-7[1] $dff~1473^Q~7 re tm3_clk_v0 0 

.latch $add~1464^ADD~250-8[1] $dff~1473^Q~8 re tm3_clk_v0 0 

.latch $add~1464^ADD~250-9[1] $dff~1473^Q~9 re tm3_clk_v0 0 

.latch $add~1464^ADD~250-10[1] $dff~1473^Q~10 re tm3_clk_v0 0 

.latch $add~1462^ADD~251-9[1] $dff~1475^Q~8 re tm3_clk_v0 0 

.latch $add~1462^ADD~251-1[1] $dff~1475^Q~0 re tm3_clk_v0 0 

.latch $add~1462^ADD~251-2[1] $dff~1475^Q~1 re tm3_clk_v0 0 

.latch $add~1462^ADD~251-3[1] $dff~1475^Q~2 re tm3_clk_v0 0 

.latch $add~1462^ADD~251-4[1] $dff~1475^Q~3 re tm3_clk_v0 0 

.latch $add~1462^ADD~251-5[1] $dff~1475^Q~4 re tm3_clk_v0 0 

.latch $add~1462^ADD~251-6[1] $dff~1475^Q~5 re tm3_clk_v0 0 

.latch $add~1462^ADD~251-7[1] $dff~1475^Q~6 re tm3_clk_v0 0 

.latch $add~1462^ADD~251-8[1] $dff~1475^Q~7 re tm3_clk_v0 0 

.latch $add~1460^ADD~252-1[1] $dff~1478^Q~0 re tm3_clk_v0 0 

.latch $add~1460^ADD~252-2[1] $dff~1478^Q~1 re tm3_clk_v0 0 

.latch $add~1460^ADD~252-3[1] $dff~1478^Q~2 re tm3_clk_v0 0 

.latch $add~1460^ADD~252-4[1] $dff~1478^Q~3 re tm3_clk_v0 0 

.latch $add~1460^ADD~252-5[1] $dff~1478^Q~4 re tm3_clk_v0 0 

.latch $add~1460^ADD~252-6[1] $dff~1478^Q~5 re tm3_clk_v0 0 

.latch $add~1460^ADD~252-7[1] $dff~1478^Q~6 re tm3_clk_v0 0 

.latch $add~1460^ADD~252-8[1] $dff~1478^Q~7 re tm3_clk_v0 0 

.latch $add~1460^ADD~252-9[1] $dff~1478^Q~8 re tm3_clk_v0 0 

.latch $add~1^ADD~253-1[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.B[3] \
 re tm3_clk_v0 0 

.latch $add~1^ADD~253-2[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.B[4] \
 re tm3_clk_v0 0 

.latch $add~1^ADD~253-3[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.B[5] \
 re tm3_clk_v0 0 

.latch $add~1^ADD~253-4[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.B[6] \
 re tm3_clk_v0 0 

.latch $add~1^ADD~253-5[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.B[7] \
 re tm3_clk_v0 0 

.latch $add~1^ADD~253-6[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.B[8] \
 re tm3_clk_v0 0 

.latch $add~1^ADD~253-7[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.B[9] \
 re tm3_clk_v0 0 

.latch $add~1^ADD~253-8[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.B[10] \
 re tm3_clk_v0 0 

.latch $add~1^ADD~253-9[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.B[11] \
 re tm3_clk_v0 0 

.latch $add~1^ADD~253-10[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.B[12] \
 re tm3_clk_v0 0 

.latch $add~1^ADD~253-11[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.B[13] \
 re tm3_clk_v0 0 

.latch $add~1^ADD~253-12[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.B[14] \
 re tm3_clk_v0 0 

.latch $add~1^ADD~253-13[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.B[15] \
 re tm3_clk_v0 0 

.latch $add~2^ADD~254-1[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.B[3] \
 re tm3_clk_v0 0 

.latch $add~2^ADD~254-2[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.B[4] \
 re tm3_clk_v0 0 

.latch $add~2^ADD~254-3[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.B[5] \
 re tm3_clk_v0 0 

.latch $add~2^ADD~254-4[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.B[6] \
 re tm3_clk_v0 0 

.latch $add~2^ADD~254-5[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.B[7] \
 re tm3_clk_v0 0 

.latch $add~2^ADD~254-6[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.B[8] \
 re tm3_clk_v0 0 

.latch $add~2^ADD~254-7[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.B[9] \
 re tm3_clk_v0 0 

.latch $add~2^ADD~254-8[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.B[10] \
 re tm3_clk_v0 0 

.latch $add~2^ADD~254-9[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.B[11] \
 re tm3_clk_v0 0 

.latch $add~2^ADD~254-10[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.B[12] \
 re tm3_clk_v0 0 

.latch $add~2^ADD~254-11[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.B[13] \
 re tm3_clk_v0 0 

.latch $add~2^ADD~254-12[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.B[14] \
 re tm3_clk_v0 0 

.latch $add~2^ADD~254-13[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.B[15] \
 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35570 $sdff~1236^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35572 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.B[0] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35574 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.B[1] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35576 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.B[2] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35578 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.B[3] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35580 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.B[4] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35582 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.B[5] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35584 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.B[6] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35586 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.B[7] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35588 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.B[8] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35590 $dffe~1237^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35592 $dffe~1237^Q~10 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35594 $dffe~1237^Q~11 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35596 $dffe~1237^Q~12 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35598 $dffe~1237^Q~13 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35600 $dffe~1237^Q~14 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35602 $dffe~1237^Q~15 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35604 $dffe~1237^Q~16 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35606 $dffe~1238^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35608 $dffe~1238^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35610 $dffe~1238^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35612 $dffe~1238^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35614 $dffe~1238^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35616 $dffe~1238^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35618 $dffe~1238^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35620 $dffe~1238^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35622 $dffe~1276^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35624 $dffe~1276^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35626 $dffe~1276^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35628 $dffe~1276^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35630 $dffe~1276^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35632 $dffe~1276^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35634 $dffe~1276^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35636 $dffe~1276^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35638 $dffe~700^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35640 $dffe~700^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35642 $dffe~700^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35644 $dffe~700^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35646 $dffe~700^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35648 $dffe~700^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35650 $dffe~700^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35652 $dffe~700^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35654 $dffe~699^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35656 $dffe~699^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35658 $dffe~699^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35660 $dffe~699^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35662 $dffe~699^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35664 $dffe~699^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35666 $dffe~699^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35668 $dffe~699^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35670 $dffe~698^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35672 $dffe~698^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35674 $dffe~698^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35676 $dffe~698^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35678 $dffe~698^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35680 $dffe~698^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35682 $dffe~698^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35684 $dffe~698^Q~7 re tm3_clk_v0 0 

.latch $dffe~698^Q~0 $dff~706^Q~0 re tm3_clk_v0 0 

.latch $dffe~698^Q~1 $dff~706^Q~1 re tm3_clk_v0 0 

.latch $dffe~698^Q~2 $dff~706^Q~2 re tm3_clk_v0 0 

.latch $dffe~698^Q~3 $dff~706^Q~3 re tm3_clk_v0 0 

.latch $dffe~698^Q~4 $dff~706^Q~4 re tm3_clk_v0 0 

.latch $dffe~698^Q~5 $dff~706^Q~5 re tm3_clk_v0 0 

.latch $dffe~698^Q~6 $dff~706^Q~6 re tm3_clk_v0 0 

.latch $dffe~698^Q~7 $dff~706^Q~7 re tm3_clk_v0 0 

.latch $dffe~699^Q~0 $dff~702^Q~0 re tm3_clk_v0 0 

.latch $dffe~699^Q~1 $dff~702^Q~1 re tm3_clk_v0 0 

.latch $dffe~699^Q~2 $dff~702^Q~2 re tm3_clk_v0 0 

.latch $dffe~699^Q~3 $dff~702^Q~3 re tm3_clk_v0 0 

.latch $dffe~699^Q~4 $dff~702^Q~4 re tm3_clk_v0 0 

.latch $dffe~699^Q~5 $dff~702^Q~5 re tm3_clk_v0 0 

.latch $dffe~699^Q~6 $dff~702^Q~6 re tm3_clk_v0 0 

.latch $dffe~699^Q~7 $dff~702^Q~7 re tm3_clk_v0 0 

.latch $dffe~700^Q~0 $dff~705^Q~0 re tm3_clk_v0 0 

.latch $dffe~700^Q~1 $dff~705^Q~1 re tm3_clk_v0 0 

.latch $dffe~700^Q~2 $dff~705^Q~2 re tm3_clk_v0 0 

.latch $dffe~700^Q~3 $dff~705^Q~3 re tm3_clk_v0 0 

.latch $dffe~700^Q~4 $dff~705^Q~4 re tm3_clk_v0 0 

.latch $dffe~700^Q~5 $dff~705^Q~5 re tm3_clk_v0 0 

.latch $dffe~700^Q~6 $dff~705^Q~6 re tm3_clk_v0 0 

.latch $dffe~700^Q~7 $dff~705^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35686 $dffe~1271^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35688 $auto$simplemap.cc:240:simplemap_eqne$11803[3] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35690 $dffe~1272^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35692 $dffe~1273^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35694 $dffe~1273^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35696 $dffe~1273^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35698 $dffe~1273^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35700 $dffe~1273^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35702 $dffe~1273^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35704 $dffe~1273^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35706 $dffe~1273^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35708 $sdff~1234^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35710 $sdff~1235^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35712 $dffe~621^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35714 $dffe~621^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35716 $dffe~621^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35718 $dffe~621^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35720 $dffe~621^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35722 $dffe~621^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35724 $dffe~621^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35726 $dffe~621^Q~7 re tm3_clk_v0 0 

.latch $dffe~621^Q~0 $dff~629^Q~0 re tm3_clk_v0 0 

.latch $dffe~621^Q~1 $dff~629^Q~1 re tm3_clk_v0 0 

.latch $dffe~621^Q~2 $dff~629^Q~2 re tm3_clk_v0 0 

.latch $dffe~621^Q~3 $dff~629^Q~3 re tm3_clk_v0 0 

.latch $dffe~621^Q~4 $dff~629^Q~4 re tm3_clk_v0 0 

.latch $dffe~621^Q~5 $dff~629^Q~5 re tm3_clk_v0 0 

.latch $dffe~621^Q~6 $dff~629^Q~6 re tm3_clk_v0 0 

.latch $dffe~621^Q~7 $dff~629^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35728 $dffe~622^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35730 $dffe~622^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35732 $dffe~622^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35734 $dffe~622^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35736 $dffe~622^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35738 $dffe~622^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35740 $dffe~622^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35742 $dffe~622^Q~7 re tm3_clk_v0 0 

.latch $dffe~622^Q~0 $dff~625^Q~0 re tm3_clk_v0 0 

.latch $dffe~622^Q~1 $dff~625^Q~1 re tm3_clk_v0 0 

.latch $dffe~622^Q~2 $dff~625^Q~2 re tm3_clk_v0 0 

.latch $dffe~622^Q~3 $dff~625^Q~3 re tm3_clk_v0 0 

.latch $dffe~622^Q~4 $dff~625^Q~4 re tm3_clk_v0 0 

.latch $dffe~622^Q~5 $dff~625^Q~5 re tm3_clk_v0 0 

.latch $dffe~622^Q~6 $dff~625^Q~6 re tm3_clk_v0 0 

.latch $dffe~622^Q~7 $dff~625^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35744 $dffe~623^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35746 $dffe~623^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35748 $dffe~623^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35750 $dffe~623^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35752 $dffe~623^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35754 $dffe~623^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35756 $dffe~623^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35758 $dffe~623^Q~7 re tm3_clk_v0 0 

.latch $dffe~623^Q~0 $dff~628^Q~0 re tm3_clk_v0 0 

.latch $dffe~623^Q~1 $dff~628^Q~1 re tm3_clk_v0 0 

.latch $dffe~623^Q~2 $dff~628^Q~2 re tm3_clk_v0 0 

.latch $dffe~623^Q~3 $dff~628^Q~3 re tm3_clk_v0 0 

.latch $dffe~623^Q~4 $dff~628^Q~4 re tm3_clk_v0 0 

.latch $dffe~623^Q~5 $dff~628^Q~5 re tm3_clk_v0 0 

.latch $dffe~623^Q~6 $dff~628^Q~6 re tm3_clk_v0 0 

.latch $dffe~623^Q~7 $dff~628^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35760 $dffe~632^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35762 $dffe~632^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35764 $dffe~632^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35766 $dffe~632^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35768 $dffe~632^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35770 $dffe~632^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35772 $dffe~632^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35774 $dffe~632^Q~7 re tm3_clk_v0 0 

.latch $dffe~632^Q~0 $dff~640^Q~0 re tm3_clk_v0 0 

.latch $dffe~632^Q~1 $dff~640^Q~1 re tm3_clk_v0 0 

.latch $dffe~632^Q~2 $dff~640^Q~2 re tm3_clk_v0 0 

.latch $dffe~632^Q~3 $dff~640^Q~3 re tm3_clk_v0 0 

.latch $dffe~632^Q~4 $dff~640^Q~4 re tm3_clk_v0 0 

.latch $dffe~632^Q~5 $dff~640^Q~5 re tm3_clk_v0 0 

.latch $dffe~632^Q~6 $dff~640^Q~6 re tm3_clk_v0 0 

.latch $dffe~632^Q~7 $dff~640^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35776 $dffe~633^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35778 $dffe~633^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35780 $dffe~633^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35782 $dffe~633^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35784 $dffe~633^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35786 $dffe~633^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35788 $dffe~633^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35790 $dffe~633^Q~7 re tm3_clk_v0 0 

.latch $dffe~633^Q~0 $dff~636^Q~0 re tm3_clk_v0 0 

.latch $dffe~633^Q~1 $dff~636^Q~1 re tm3_clk_v0 0 

.latch $dffe~633^Q~2 $dff~636^Q~2 re tm3_clk_v0 0 

.latch $dffe~633^Q~3 $dff~636^Q~3 re tm3_clk_v0 0 

.latch $dffe~633^Q~4 $dff~636^Q~4 re tm3_clk_v0 0 

.latch $dffe~633^Q~5 $dff~636^Q~5 re tm3_clk_v0 0 

.latch $dffe~633^Q~6 $dff~636^Q~6 re tm3_clk_v0 0 

.latch $dffe~633^Q~7 $dff~636^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35792 $dffe~634^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35794 $dffe~634^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35796 $dffe~634^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35798 $dffe~634^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35800 $dffe~634^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35802 $dffe~634^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35804 $dffe~634^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35806 $dffe~634^Q~7 re tm3_clk_v0 0 

.latch $dffe~634^Q~0 $dff~639^Q~0 re tm3_clk_v0 0 

.latch $dffe~634^Q~1 $dff~639^Q~1 re tm3_clk_v0 0 

.latch $dffe~634^Q~2 $dff~639^Q~2 re tm3_clk_v0 0 

.latch $dffe~634^Q~3 $dff~639^Q~3 re tm3_clk_v0 0 

.latch $dffe~634^Q~4 $dff~639^Q~4 re tm3_clk_v0 0 

.latch $dffe~634^Q~5 $dff~639^Q~5 re tm3_clk_v0 0 

.latch $dffe~634^Q~6 $dff~639^Q~6 re tm3_clk_v0 0 

.latch $dffe~634^Q~7 $dff~639^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35808 $dffe~643^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35810 $dffe~643^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35812 $dffe~643^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35814 $dffe~643^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35816 $dffe~643^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35818 $dffe~643^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35820 $dffe~643^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35822 $dffe~643^Q~7 re tm3_clk_v0 0 

.latch $dffe~643^Q~0 $dff~651^Q~0 re tm3_clk_v0 0 

.latch $dffe~643^Q~1 $dff~651^Q~1 re tm3_clk_v0 0 

.latch $dffe~643^Q~2 $dff~651^Q~2 re tm3_clk_v0 0 

.latch $dffe~643^Q~3 $dff~651^Q~3 re tm3_clk_v0 0 

.latch $dffe~643^Q~4 $dff~651^Q~4 re tm3_clk_v0 0 

.latch $dffe~643^Q~5 $dff~651^Q~5 re tm3_clk_v0 0 

.latch $dffe~643^Q~6 $dff~651^Q~6 re tm3_clk_v0 0 

.latch $dffe~643^Q~7 $dff~651^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35824 $dffe~644^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35826 $dffe~644^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35828 $dffe~644^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35830 $dffe~644^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35832 $dffe~644^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35834 $dffe~644^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35836 $dffe~644^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35838 $dffe~644^Q~7 re tm3_clk_v0 0 

.latch $dffe~644^Q~0 $dff~647^Q~0 re tm3_clk_v0 0 

.latch $dffe~644^Q~1 $dff~647^Q~1 re tm3_clk_v0 0 

.latch $dffe~644^Q~2 $dff~647^Q~2 re tm3_clk_v0 0 

.latch $dffe~644^Q~3 $dff~647^Q~3 re tm3_clk_v0 0 

.latch $dffe~644^Q~4 $dff~647^Q~4 re tm3_clk_v0 0 

.latch $dffe~644^Q~5 $dff~647^Q~5 re tm3_clk_v0 0 

.latch $dffe~644^Q~6 $dff~647^Q~6 re tm3_clk_v0 0 

.latch $dffe~644^Q~7 $dff~647^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35840 $dffe~645^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35842 $dffe~645^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35844 $dffe~645^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35846 $dffe~645^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35848 $dffe~645^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35850 $dffe~645^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35852 $dffe~645^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35854 $dffe~645^Q~7 re tm3_clk_v0 0 

.latch $dffe~645^Q~0 $dff~650^Q~0 re tm3_clk_v0 0 

.latch $dffe~645^Q~1 $dff~650^Q~1 re tm3_clk_v0 0 

.latch $dffe~645^Q~2 $dff~650^Q~2 re tm3_clk_v0 0 

.latch $dffe~645^Q~3 $dff~650^Q~3 re tm3_clk_v0 0 

.latch $dffe~645^Q~4 $dff~650^Q~4 re tm3_clk_v0 0 

.latch $dffe~645^Q~5 $dff~650^Q~5 re tm3_clk_v0 0 

.latch $dffe~645^Q~6 $dff~650^Q~6 re tm3_clk_v0 0 

.latch $dffe~645^Q~7 $dff~650^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35856 $dffe~654^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35858 $dffe~654^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35860 $dffe~654^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35862 $dffe~654^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35864 $dffe~654^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35866 $dffe~654^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35868 $dffe~654^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35870 $dffe~654^Q~7 re tm3_clk_v0 0 

.latch $dffe~654^Q~0 $dff~662^Q~0 re tm3_clk_v0 0 

.latch $dffe~654^Q~1 $dff~662^Q~1 re tm3_clk_v0 0 

.latch $dffe~654^Q~2 $dff~662^Q~2 re tm3_clk_v0 0 

.latch $dffe~654^Q~3 $dff~662^Q~3 re tm3_clk_v0 0 

.latch $dffe~654^Q~4 $dff~662^Q~4 re tm3_clk_v0 0 

.latch $dffe~654^Q~5 $dff~662^Q~5 re tm3_clk_v0 0 

.latch $dffe~654^Q~6 $dff~662^Q~6 re tm3_clk_v0 0 

.latch $dffe~654^Q~7 $dff~662^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35872 $dffe~655^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35874 $dffe~655^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35876 $dffe~655^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35878 $dffe~655^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35880 $dffe~655^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35882 $dffe~655^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35884 $dffe~655^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35886 $dffe~655^Q~7 re tm3_clk_v0 0 

.latch $dffe~655^Q~0 $dff~658^Q~0 re tm3_clk_v0 0 

.latch $dffe~655^Q~1 $dff~658^Q~1 re tm3_clk_v0 0 

.latch $dffe~655^Q~2 $dff~658^Q~2 re tm3_clk_v0 0 

.latch $dffe~655^Q~3 $dff~658^Q~3 re tm3_clk_v0 0 

.latch $dffe~655^Q~4 $dff~658^Q~4 re tm3_clk_v0 0 

.latch $dffe~655^Q~5 $dff~658^Q~5 re tm3_clk_v0 0 

.latch $dffe~655^Q~6 $dff~658^Q~6 re tm3_clk_v0 0 

.latch $dffe~655^Q~7 $dff~658^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35888 $dffe~656^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35890 $dffe~656^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35892 $dffe~656^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35894 $dffe~656^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35896 $dffe~656^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35898 $dffe~656^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35900 $dffe~656^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35902 $dffe~656^Q~7 re tm3_clk_v0 0 

.latch $dffe~656^Q~0 $dff~661^Q~0 re tm3_clk_v0 0 

.latch $dffe~656^Q~1 $dff~661^Q~1 re tm3_clk_v0 0 

.latch $dffe~656^Q~2 $dff~661^Q~2 re tm3_clk_v0 0 

.latch $dffe~656^Q~3 $dff~661^Q~3 re tm3_clk_v0 0 

.latch $dffe~656^Q~4 $dff~661^Q~4 re tm3_clk_v0 0 

.latch $dffe~656^Q~5 $dff~661^Q~5 re tm3_clk_v0 0 

.latch $dffe~656^Q~6 $dff~661^Q~6 re tm3_clk_v0 0 

.latch $dffe~656^Q~7 $dff~661^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35904 $dffe~665^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35906 $dffe~665^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35908 $dffe~665^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35910 $dffe~665^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35912 $dffe~665^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35914 $dffe~665^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35916 $dffe~665^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35918 $dffe~665^Q~7 re tm3_clk_v0 0 

.latch $dffe~665^Q~0 $dff~673^Q~0 re tm3_clk_v0 0 

.latch $dffe~665^Q~1 $dff~673^Q~1 re tm3_clk_v0 0 

.latch $dffe~665^Q~2 $dff~673^Q~2 re tm3_clk_v0 0 

.latch $dffe~665^Q~3 $dff~673^Q~3 re tm3_clk_v0 0 

.latch $dffe~665^Q~4 $dff~673^Q~4 re tm3_clk_v0 0 

.latch $dffe~665^Q~5 $dff~673^Q~5 re tm3_clk_v0 0 

.latch $dffe~665^Q~6 $dff~673^Q~6 re tm3_clk_v0 0 

.latch $dffe~665^Q~7 $dff~673^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35920 $dffe~666^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35922 $dffe~666^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35924 $dffe~666^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35926 $dffe~666^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35928 $dffe~666^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35930 $dffe~666^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35932 $dffe~666^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35934 $dffe~666^Q~7 re tm3_clk_v0 0 

.latch $dffe~666^Q~0 $dff~669^Q~0 re tm3_clk_v0 0 

.latch $dffe~666^Q~1 $dff~669^Q~1 re tm3_clk_v0 0 

.latch $dffe~666^Q~2 $dff~669^Q~2 re tm3_clk_v0 0 

.latch $dffe~666^Q~3 $dff~669^Q~3 re tm3_clk_v0 0 

.latch $dffe~666^Q~4 $dff~669^Q~4 re tm3_clk_v0 0 

.latch $dffe~666^Q~5 $dff~669^Q~5 re tm3_clk_v0 0 

.latch $dffe~666^Q~6 $dff~669^Q~6 re tm3_clk_v0 0 

.latch $dffe~666^Q~7 $dff~669^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35936 $dffe~667^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35938 $dffe~667^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35940 $dffe~667^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35942 $dffe~667^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35944 $dffe~667^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35946 $dffe~667^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35948 $dffe~667^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35950 $dffe~667^Q~7 re tm3_clk_v0 0 

.latch $dffe~667^Q~0 $dff~672^Q~0 re tm3_clk_v0 0 

.latch $dffe~667^Q~1 $dff~672^Q~1 re tm3_clk_v0 0 

.latch $dffe~667^Q~2 $dff~672^Q~2 re tm3_clk_v0 0 

.latch $dffe~667^Q~3 $dff~672^Q~3 re tm3_clk_v0 0 

.latch $dffe~667^Q~4 $dff~672^Q~4 re tm3_clk_v0 0 

.latch $dffe~667^Q~5 $dff~672^Q~5 re tm3_clk_v0 0 

.latch $dffe~667^Q~6 $dff~672^Q~6 re tm3_clk_v0 0 

.latch $dffe~667^Q~7 $dff~672^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35952 $dffe~676^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35954 $dffe~676^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35956 $dffe~676^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35958 $dffe~676^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35960 $dffe~676^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35962 $dffe~676^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35964 $dffe~676^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35966 $dffe~676^Q~7 re tm3_clk_v0 0 

.latch $dffe~676^Q~0 $dff~684^Q~0 re tm3_clk_v0 0 

.latch $dffe~676^Q~1 $dff~684^Q~1 re tm3_clk_v0 0 

.latch $dffe~676^Q~2 $dff~684^Q~2 re tm3_clk_v0 0 

.latch $dffe~676^Q~3 $dff~684^Q~3 re tm3_clk_v0 0 

.latch $dffe~676^Q~4 $dff~684^Q~4 re tm3_clk_v0 0 

.latch $dffe~676^Q~5 $dff~684^Q~5 re tm3_clk_v0 0 

.latch $dffe~676^Q~6 $dff~684^Q~6 re tm3_clk_v0 0 

.latch $dffe~676^Q~7 $dff~684^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35968 $dffe~677^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35970 $dffe~677^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35972 $dffe~677^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35974 $dffe~677^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35976 $dffe~677^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35978 $dffe~677^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35980 $dffe~677^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35982 $dffe~677^Q~7 re tm3_clk_v0 0 

.latch $dffe~677^Q~0 $dff~680^Q~0 re tm3_clk_v0 0 

.latch $dffe~677^Q~1 $dff~680^Q~1 re tm3_clk_v0 0 

.latch $dffe~677^Q~2 $dff~680^Q~2 re tm3_clk_v0 0 

.latch $dffe~677^Q~3 $dff~680^Q~3 re tm3_clk_v0 0 

.latch $dffe~677^Q~4 $dff~680^Q~4 re tm3_clk_v0 0 

.latch $dffe~677^Q~5 $dff~680^Q~5 re tm3_clk_v0 0 

.latch $dffe~677^Q~6 $dff~680^Q~6 re tm3_clk_v0 0 

.latch $dffe~677^Q~7 $dff~680^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35984 $dffe~678^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35986 $dffe~678^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35988 $dffe~678^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35990 $dffe~678^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35992 $dffe~678^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35994 $dffe~678^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35996 $dffe~678^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$35998 $dffe~678^Q~7 re tm3_clk_v0 0 

.latch $dffe~678^Q~0 $dff~683^Q~0 re tm3_clk_v0 0 

.latch $dffe~678^Q~1 $dff~683^Q~1 re tm3_clk_v0 0 

.latch $dffe~678^Q~2 $dff~683^Q~2 re tm3_clk_v0 0 

.latch $dffe~678^Q~3 $dff~683^Q~3 re tm3_clk_v0 0 

.latch $dffe~678^Q~4 $dff~683^Q~4 re tm3_clk_v0 0 

.latch $dffe~678^Q~5 $dff~683^Q~5 re tm3_clk_v0 0 

.latch $dffe~678^Q~6 $dff~683^Q~6 re tm3_clk_v0 0 

.latch $dffe~678^Q~7 $dff~683^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36000 $dffe~1274^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36002 $dffe~1274^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36004 $dffe~1274^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36006 $dffe~1274^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36008 $dffe~1274^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36010 $dffe~1274^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36012 $dffe~1274^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36014 $dffe~1274^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36016 $dffe~1279^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36018 $dffe~1279^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36020 $dffe~1279^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36022 $dffe~1279^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36024 $dffe~1279^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36026 $dffe~1279^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36028 $dffe~1279^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36030 $dffe~1279^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36032 $dffe~1280^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36034 $dffe~1280^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36036 $dffe~1280^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36038 $dffe~1280^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36040 $dffe~1280^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36042 $dffe~1280^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36044 $dffe~1280^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36046 $dffe~1280^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36048 $dffe~1281^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36050 $dffe~1281^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36052 $dffe~1281^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36054 $dffe~1281^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36056 $dffe~1281^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36058 $dffe~1281^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36060 $dffe~1281^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36062 $dffe~1281^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36064 $dffe~1282^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36066 $dffe~1282^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36068 $dffe~1282^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36070 $dffe~1282^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36072 $dffe~1282^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36074 $dffe~1282^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36076 $dffe~1282^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36078 $dffe~1282^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36080 $dffe~1283^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36082 $dffe~1283^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36084 $dffe~1283^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36086 $dffe~1283^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36088 $dffe~1283^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36090 $dffe~1283^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36092 $dffe~1283^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36094 $dffe~1283^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36096 $dffe~1284^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36098 $dffe~1284^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36100 $dffe~1284^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36102 $dffe~1284^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36104 $dffe~1284^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36106 $dffe~1284^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36108 $dffe~1284^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36110 $dffe~1284^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36112 $dffe~1241^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36114 $dffe~1241^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36116 $dffe~1241^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36118 $dffe~1241^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36120 $dffe~1241^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36122 $dffe~1241^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36124 $dffe~1241^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36126 $dffe~1241^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36128 $dffe~1242^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36130 $dffe~1242^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36132 $dffe~1242^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36134 $dffe~1242^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36136 $dffe~1242^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36138 $dffe~1242^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36140 $dffe~1242^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36142 $dffe~1242^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36144 $dffe~1243^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36146 $dffe~1243^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36148 $dffe~1243^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36150 $dffe~1243^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36152 $dffe~1243^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36154 $dffe~1243^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36156 $dffe~1243^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36158 $dffe~1243^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36160 $dffe~1244^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36162 $dffe~1244^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36164 $dffe~1244^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36166 $dffe~1244^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36168 $dffe~1244^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36170 $dffe~1244^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36172 $dffe~1244^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36174 $dffe~1244^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36176 $dffe~1245^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36178 $dffe~1245^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36180 $dffe~1245^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36182 $dffe~1245^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36184 $dffe~1245^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36186 $dffe~1245^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36188 $dffe~1245^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36190 $dffe~1245^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36192 $dffe~1246^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36194 $dffe~1246^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36196 $dffe~1246^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36198 $dffe~1246^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36200 $dffe~1246^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36202 $dffe~1246^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36204 $dffe~1246^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36206 $dffe~1246^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36208 v_d_reg_s1_right_2to0~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36210 v_d_reg_s1_right_2to0~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36212 v_d_reg_s1_right_2to0~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36214 v_d_reg_s1_right_2to0~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36216 v_d_reg_s1_right_2to0~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36218 v_d_reg_s1_right_2to0~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36220 v_d_reg_s1_right_2to0~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36222 v_d_reg_s1_right_2to0~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36224 v_d_reg_s1_left_2to0~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36226 v_d_reg_s1_left_2to0~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36228 v_d_reg_s1_left_2to0~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36230 v_d_reg_s1_left_2to0~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36232 v_d_reg_s1_left_2to0~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36234 v_d_reg_s1_left_2to0~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36236 v_d_reg_s1_left_2to0~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36238 v_d_reg_s1_left_2to0~7 re tm3_clk_v0 0 

.latch bus_word_1_1to0~0 $dff~1315^Q~0 re tm3_clk_v0 0 

.latch bus_word_1_1to0~1 $dff~1315^Q~1 re tm3_clk_v0 0 

.latch bus_word_1_1to0~2 $dff~1315^Q~2 re tm3_clk_v0 0 

.latch bus_word_1_1to0~3 $dff~1315^Q~3 re tm3_clk_v0 0 

.latch bus_word_1_1to0~4 $dff~1315^Q~4 re tm3_clk_v0 0 

.latch bus_word_1_1to0~5 $dff~1315^Q~5 re tm3_clk_v0 0 

.latch bus_word_1_1to0~6 $dff~1315^Q~6 re tm3_clk_v0 0 

.latch bus_word_1_1to0~7 $dff~1315^Q~7 re tm3_clk_v0 0 

.latch bus_word_2_1to0~0 $dff~1316^Q~0 re tm3_clk_v0 0 

.latch bus_word_2_1to0~1 $dff~1316^Q~1 re tm3_clk_v0 0 

.latch bus_word_2_1to0~2 $dff~1316^Q~2 re tm3_clk_v0 0 

.latch bus_word_2_1to0~3 $dff~1316^Q~3 re tm3_clk_v0 0 

.latch bus_word_2_1to0~4 $dff~1316^Q~4 re tm3_clk_v0 0 

.latch bus_word_2_1to0~5 $dff~1316^Q~5 re tm3_clk_v0 0 

.latch bus_word_2_1to0~6 $dff~1316^Q~6 re tm3_clk_v0 0 

.latch bus_word_2_1to0~7 $dff~1316^Q~7 re tm3_clk_v0 0 

.latch bus_word_3_1to0~0 $dff~1317^Q~0 re tm3_clk_v0 0 

.latch bus_word_3_1to0~1 $dff~1317^Q~1 re tm3_clk_v0 0 

.latch bus_word_3_1to0~2 $dff~1317^Q~2 re tm3_clk_v0 0 

.latch bus_word_3_1to0~3 $dff~1317^Q~3 re tm3_clk_v0 0 

.latch bus_word_3_1to0~4 $dff~1317^Q~4 re tm3_clk_v0 0 

.latch bus_word_3_1to0~5 $dff~1317^Q~5 re tm3_clk_v0 0 

.latch bus_word_3_1to0~6 $dff~1317^Q~6 re tm3_clk_v0 0 

.latch bus_word_3_1to0~7 $dff~1317^Q~7 re tm3_clk_v0 0 

.latch bus_word_4_1to0~0 $dff~1318^Q~0 re tm3_clk_v0 0 

.latch bus_word_4_1to0~1 $dff~1318^Q~1 re tm3_clk_v0 0 

.latch bus_word_4_1to0~2 $dff~1318^Q~2 re tm3_clk_v0 0 

.latch bus_word_4_1to0~3 $dff~1318^Q~3 re tm3_clk_v0 0 

.latch bus_word_4_1to0~4 $dff~1318^Q~4 re tm3_clk_v0 0 

.latch bus_word_4_1to0~5 $dff~1318^Q~5 re tm3_clk_v0 0 

.latch bus_word_4_1to0~6 $dff~1318^Q~6 re tm3_clk_v0 0 

.latch bus_word_4_1to0~7 $dff~1318^Q~7 re tm3_clk_v0 0 

.latch bus_word_5_1to0~0 $dff~1319^Q~0 re tm3_clk_v0 0 

.latch bus_word_5_1to0~1 $dff~1319^Q~1 re tm3_clk_v0 0 

.latch bus_word_5_1to0~2 $dff~1319^Q~2 re tm3_clk_v0 0 

.latch bus_word_5_1to0~3 $dff~1319^Q~3 re tm3_clk_v0 0 

.latch bus_word_5_1to0~4 $dff~1319^Q~4 re tm3_clk_v0 0 

.latch bus_word_5_1to0~5 $dff~1319^Q~5 re tm3_clk_v0 0 

.latch bus_word_5_1to0~6 $dff~1319^Q~6 re tm3_clk_v0 0 

.latch bus_word_5_1to0~7 $dff~1319^Q~7 re tm3_clk_v0 0 

.latch bus_word_6_1to0~0 $dff~1320^Q~0 re tm3_clk_v0 0 

.latch bus_word_6_1to0~1 $dff~1320^Q~1 re tm3_clk_v0 0 

.latch bus_word_6_1to0~2 $dff~1320^Q~2 re tm3_clk_v0 0 

.latch bus_word_6_1to0~3 $dff~1320^Q~3 re tm3_clk_v0 0 

.latch bus_word_6_1to0~4 $dff~1320^Q~4 re tm3_clk_v0 0 

.latch bus_word_6_1to0~5 $dff~1320^Q~5 re tm3_clk_v0 0 

.latch bus_word_6_1to0~6 $dff~1320^Q~6 re tm3_clk_v0 0 

.latch bus_word_6_1to0~7 $dff~1320^Q~7 re tm3_clk_v0 0 

.latch counter_out_1to0~0 $auto$simplemap.cc:240:simplemap_eqne$10131[0] re tm3_clk_v0 0 

.latch counter_out_1to0~1 $auto$simplemap.cc:240:simplemap_eqne$10131[1] re tm3_clk_v0 0 

.latch counter_out_1to0~2 $auto$simplemap.cc:240:simplemap_eqne$10904[2] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36240 $dffe~1331^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36242 $dffe~1331^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36244 $dffe~1331^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36246 $dffe~1331^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36248 $dffe~1331^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36250 $dffe~1331^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36252 $dffe~1331^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36254 $dffe~1331^Q~7 re tm3_clk_v0 0 

.latch $dffe~1331^Q~0 $dff~1388^Q~0 re tm3_clk_v0 0 

.latch $dffe~1331^Q~1 $dff~1388^Q~1 re tm3_clk_v0 0 

.latch $dffe~1331^Q~2 $dff~1388^Q~2 re tm3_clk_v0 0 

.latch $dffe~1331^Q~3 $dff~1388^Q~3 re tm3_clk_v0 0 

.latch $dffe~1331^Q~4 $dff~1388^Q~4 re tm3_clk_v0 0 

.latch $dffe~1331^Q~5 $dff~1388^Q~5 re tm3_clk_v0 0 

.latch $dffe~1331^Q~6 $dff~1388^Q~6 re tm3_clk_v0 0 

.latch $dffe~1331^Q~7 $dff~1388^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36256 $dffe~1406^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36258 $dffe~1406^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36260 $dffe~1406^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36262 $dffe~1406^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36264 $dffe~1406^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36266 $dffe~1406^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36268 $dffe~1406^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36270 $dffe~1406^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36272 $dffe~1407^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36274 $dffe~1407^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36276 $dffe~1407^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36278 $dffe~1407^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36280 $dffe~1407^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36282 $dffe~1407^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36284 $dffe~1407^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36286 $dffe~1407^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36288 $dffe~1409^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36290 $dffe~1409^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36292 $dffe~1409^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36294 $dffe~1409^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36296 $dffe~1409^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36298 $dffe~1409^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36300 $dffe~1409^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36302 $dffe~1409^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36304 $dffe~1408^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36306 $dffe~1408^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36308 $dffe~1408^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36310 $dffe~1408^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36312 $dffe~1408^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36314 $dffe~1408^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36316 $dffe~1408^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36318 $dffe~1408^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36320 $dffe~1410^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36322 $dffe~1410^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36324 $dffe~1410^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36326 $dffe~1410^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36328 $dffe~1410^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36330 $dffe~1410^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36332 $dffe~1410^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36334 $dffe~1410^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36336 $dffe~1412^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36338 $dffe~1412^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36340 $dffe~1412^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36342 $dffe~1412^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36344 $dffe~1412^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36346 $dffe~1412^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36348 $dffe~1412^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36350 $dffe~1412^Q~7 re tm3_clk_v0 0 

.latch $dffe~1412^Q~0 $dff~1389^Q~0 re tm3_clk_v0 0 

.latch $dffe~1412^Q~1 $dff~1389^Q~1 re tm3_clk_v0 0 

.latch $dffe~1412^Q~2 $dff~1389^Q~2 re tm3_clk_v0 0 

.latch $dffe~1412^Q~3 $dff~1389^Q~3 re tm3_clk_v0 0 

.latch $dffe~1412^Q~4 $dff~1389^Q~4 re tm3_clk_v0 0 

.latch $dffe~1412^Q~5 $dff~1389^Q~5 re tm3_clk_v0 0 

.latch $dffe~1412^Q~6 $dff~1389^Q~6 re tm3_clk_v0 0 

.latch $dffe~1412^Q~7 $dff~1389^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36352 $dffe~1411^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36354 $dffe~1411^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36356 $dffe~1411^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36358 $dffe~1411^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36360 $dffe~1411^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36362 $dffe~1411^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36364 $dffe~1411^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36366 $dffe~1411^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36368 $dffe~1413^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36370 $dffe~1413^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36372 $dffe~1413^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36374 $dffe~1413^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36376 $dffe~1413^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36378 $dffe~1413^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36380 $dffe~1413^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36382 $dffe~1413^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36384 $dffe~1415^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36386 $dffe~1415^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36388 $dffe~1415^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36390 $dffe~1415^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36392 $dffe~1415^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36394 $dffe~1415^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36396 $dffe~1415^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36398 $dffe~1415^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36400 $dffe~1414^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36402 $dffe~1414^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36404 $dffe~1414^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36406 $dffe~1414^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36408 $dffe~1414^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36410 $dffe~1414^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36412 $dffe~1414^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36414 $dffe~1414^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36416 $dffe~1416^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36418 $dffe~1416^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36420 $dffe~1416^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36422 $dffe~1416^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36424 $dffe~1416^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36426 $dffe~1416^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36428 $dffe~1416^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36430 $dffe~1416^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36432 $dffe~1418^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36434 $dffe~1418^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36436 $dffe~1418^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36438 $dffe~1418^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36440 $dffe~1418^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36442 $dffe~1418^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36444 $dffe~1418^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36446 $dffe~1418^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36448 $dffe~1417^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36450 $dffe~1417^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36452 $dffe~1417^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36454 $dffe~1417^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36456 $dffe~1417^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36458 $dffe~1417^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36460 $dffe~1417^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36462 $dffe~1417^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36464 $dffe~1419^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36466 $dffe~1419^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36468 $dffe~1419^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36470 $dffe~1419^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36472 $dffe~1419^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36474 $dffe~1419^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36476 $dffe~1419^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36478 $dffe~1419^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36480 $dffe~1385^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36482 $dffe~1385^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36484 $dffe~1385^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36486 $dffe~1385^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36488 $dffe~1385^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36490 $dffe~1385^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36492 $dffe~1385^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36494 $dffe~1385^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36496 $dffe~1527^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36498 $dffe~1527^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36500 $dffe~1527^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36502 $dffe~1527^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36504 $dffe~1527^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36506 $dffe~1527^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36508 $dffe~1527^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36510 $dffe~1527^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36512 $dffe~1526^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36514 $dffe~1526^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36516 $dffe~1526^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36518 $dffe~1526^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36520 $dffe~1526^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36522 $dffe~1526^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36524 $dffe~1526^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36526 $dffe~1526^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36528 $dffe~1528^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36530 $dffe~1528^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36532 $dffe~1528^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36534 $dffe~1528^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36536 $dffe~1528^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36538 $dffe~1528^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36540 $dffe~1528^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36542 $dffe~1528^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36544 $dffe~1530^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36546 $dffe~1530^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36548 $dffe~1530^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36550 $dffe~1530^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36552 $dffe~1530^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36554 $dffe~1530^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36556 $dffe~1530^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36558 $dffe~1530^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36560 $dffe~1529^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36562 $dffe~1529^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36564 $dffe~1529^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36566 $dffe~1529^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36568 $dffe~1529^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36570 $dffe~1529^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36572 $dffe~1529^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36574 $dffe~1529^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36576 $dffe~1531^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36578 $dffe~1531^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36580 $dffe~1531^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36582 $dffe~1531^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36584 $dffe~1531^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36586 $dffe~1531^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36588 $dffe~1531^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36590 $dffe~1531^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36592 $dffe~1536^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36594 $dffe~1536^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36596 $dffe~1536^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36598 $dffe~1536^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36600 $dffe~1536^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36602 $dffe~1536^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36604 $dffe~1536^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36606 $dffe~1536^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36608 $dffe~1535^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36610 $dffe~1535^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36612 $dffe~1535^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36614 $dffe~1535^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36616 $dffe~1535^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36618 $dffe~1535^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36620 $dffe~1535^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36622 $dffe~1535^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36624 $dffe~1537^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36626 $dffe~1537^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36628 $dffe~1537^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36630 $dffe~1537^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36632 $dffe~1537^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36634 $dffe~1537^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36636 $dffe~1537^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36638 $dffe~1537^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36640 $dffe~1539^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36642 $dffe~1539^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36644 $dffe~1539^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36646 $dffe~1539^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36648 $dffe~1539^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36650 $dffe~1539^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36652 $dffe~1539^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36654 $dffe~1539^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36656 $dffe~1538^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36658 $dffe~1538^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36660 $dffe~1538^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36662 $dffe~1538^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36664 $dffe~1538^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36666 $dffe~1538^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36668 $dffe~1538^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36670 $dffe~1538^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36672 $dffe~1540^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36674 $dffe~1540^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36676 $dffe~1540^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36678 $dffe~1540^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36680 $dffe~1540^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36682 $dffe~1540^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36684 $dffe~1540^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36686 $dffe~1540^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36688 $dffe~1542^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36690 $dffe~1542^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36692 $dffe~1542^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36694 $dffe~1542^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36696 $dffe~1542^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36698 $dffe~1542^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36700 $dffe~1542^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36702 $dffe~1542^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36704 $dffe~1541^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36706 $dffe~1541^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36708 $dffe~1541^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36710 $dffe~1541^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36712 $dffe~1541^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36714 $dffe~1541^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36716 $dffe~1541^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36718 $dffe~1541^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36720 $dffe~1543^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36722 $dffe~1543^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36724 $dffe~1543^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36726 $dffe~1543^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36728 $dffe~1543^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36730 $dffe~1543^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36732 $dffe~1543^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36734 $dffe~1543^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36736 $dffe~1545^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36738 $dffe~1545^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36740 $dffe~1545^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36742 $dffe~1545^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36744 $dffe~1545^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36746 $dffe~1545^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36748 $dffe~1545^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36750 $dffe~1545^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36752 $dffe~1544^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36754 $dffe~1544^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36756 $dffe~1544^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36758 $dffe~1544^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36760 $dffe~1544^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36762 $dffe~1544^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36764 $dffe~1544^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36766 $dffe~1544^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36768 $dffe~1546^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36770 $dffe~1546^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36772 $dffe~1546^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36774 $dffe~1546^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36776 $dffe~1546^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36778 $dffe~1546^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36780 $dffe~1546^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36782 $dffe~1546^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36784 $dffe~1548^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36786 $dffe~1548^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36788 $dffe~1548^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36790 $dffe~1548^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36792 $dffe~1548^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36794 $dffe~1548^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36796 $dffe~1548^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36798 $dffe~1548^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36800 $dffe~1547^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36802 $dffe~1547^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36804 $dffe~1547^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36806 $dffe~1547^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36808 $dffe~1547^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36810 $dffe~1547^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36812 $dffe~1547^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36814 $dffe~1547^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36816 $dffe~1549^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36818 $dffe~1549^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36820 $dffe~1549^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36822 $dffe~1549^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36824 $dffe~1549^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36826 $dffe~1549^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36828 $dffe~1549^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36830 $dffe~1549^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36832 $dffe~1551^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36834 $dffe~1551^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36836 $dffe~1551^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36838 $dffe~1551^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36840 $dffe~1551^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36842 $dffe~1551^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36844 $dffe~1551^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36846 $dffe~1551^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36848 $dffe~1550^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36850 $dffe~1550^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36852 $dffe~1550^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36854 $dffe~1550^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36856 $dffe~1550^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36858 $dffe~1550^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36860 $dffe~1550^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36862 $dffe~1550^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36864 $dffe~1552^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36866 $dffe~1552^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36868 $dffe~1552^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36870 $dffe~1552^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36872 $dffe~1552^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36874 $dffe~1552^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36876 $dffe~1552^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36878 $dffe~1552^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36880 $dffe~1554^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36882 $dffe~1554^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36884 $dffe~1554^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36886 $dffe~1554^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36888 $dffe~1554^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36890 $dffe~1554^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36892 $dffe~1554^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36894 $dffe~1554^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36896 $dffe~1553^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36898 $dffe~1553^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36900 $dffe~1553^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36902 $dffe~1553^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36904 $dffe~1553^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36906 $dffe~1553^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36908 $dffe~1553^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36910 $dffe~1553^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36912 $dffe~1555^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36914 $dffe~1555^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36916 $dffe~1555^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36918 $dffe~1555^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36920 $dffe~1555^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36922 $dffe~1555^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36924 $dffe~1555^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36926 $dffe~1555^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36928 $dffe~1557^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36930 $dffe~1557^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36932 $dffe~1557^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36934 $dffe~1557^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36936 $dffe~1557^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36938 $dffe~1557^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36940 $dffe~1557^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36942 $dffe~1557^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36944 $dffe~1556^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36946 $dffe~1556^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36948 $dffe~1556^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36950 $dffe~1556^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36952 $dffe~1556^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36954 $dffe~1556^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36956 $dffe~1556^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36958 $dffe~1556^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36960 $dffe~1558^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36962 $dffe~1558^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36964 $dffe~1558^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36966 $dffe~1558^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36968 $dffe~1558^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36970 $dffe~1558^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36972 $dffe~1558^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36974 $dffe~1558^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36976 $dffe~1533^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36978 $dffe~1533^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36980 $dffe~1533^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36982 $dffe~1533^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36984 $dffe~1533^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36986 $dffe~1533^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36988 $dffe~1533^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36990 $dffe~1533^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36992 $dffe~1532^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36994 $dffe~1532^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36996 $dffe~1532^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$36998 $dffe~1532^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37000 $dffe~1532^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37002 $dffe~1532^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37004 $dffe~1532^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37006 $dffe~1532^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37008 $dffe~1534^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37010 $dffe~1534^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37012 $dffe~1534^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37014 $dffe~1534^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37016 $dffe~1534^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37018 $dffe~1534^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37020 $dffe~1534^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37022 $dffe~1534^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37024 $dffe~1560^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37026 $dffe~1560^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37028 $dffe~1560^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37030 $dffe~1560^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37032 $dffe~1560^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37034 $dffe~1560^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37036 $dffe~1560^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37038 $dffe~1560^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37040 $dffe~1559^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37042 $dffe~1559^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37044 $dffe~1559^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37046 $dffe~1559^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37048 $dffe~1559^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37050 $dffe~1559^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37052 $dffe~1559^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37054 $dffe~1559^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37056 $dffe~1561^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37058 $dffe~1561^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37060 $dffe~1561^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37062 $dffe~1561^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37064 $dffe~1561^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37066 $dffe~1561^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37068 $dffe~1561^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37070 $dffe~1561^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37072 $sdff~1332^Q~0 re tm3_clk_v0 0 

.latch $sdff~1332^Q~0 v_nd_s4_left_2to0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37074 $sdff~1333^Q~0 re tm3_clk_v0 0 

.latch $sdff~1333^Q~0 v_nd_s2_left_2to0 re tm3_clk_v0 0 

.latch vidin_new_data_fifo $dff~1340^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37076 $dffe~1562^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37078 $dffe~1562^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37080 $dffe~1562^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37082 $dffe~1562^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37084 $dffe~1562^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37086 $dffe~1562^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37088 $dffe~1562^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37090 $dffe~1562^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37092 $dffe~1564^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37094 $dffe~1564^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37096 $dffe~1564^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37098 $dffe~1564^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37100 $dffe~1564^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37102 $dffe~1564^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37104 $dffe~1564^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37106 $dffe~1564^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37108 $dffe~1566^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37110 $dffe~1566^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37112 $dffe~1566^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37114 $dffe~1566^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37116 $dffe~1566^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37118 $dffe~1566^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37120 $dffe~1566^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37122 $dffe~1566^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37124 $dffe~1565^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37126 $dffe~1565^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37128 $dffe~1565^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37130 $dffe~1565^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37132 $dffe~1565^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37134 $dffe~1565^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37136 $dffe~1565^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37138 $dffe~1565^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37140 $dffe~1567^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37142 $dffe~1567^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37144 $dffe~1567^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37146 $dffe~1567^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37148 $dffe~1567^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37150 $dffe~1567^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37152 $dffe~1567^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37154 $dffe~1567^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37156 $dffe~1572^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37158 $dffe~1572^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37160 $dffe~1572^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37162 $dffe~1572^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37164 $dffe~1572^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37166 $dffe~1572^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37168 $dffe~1572^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37170 $dffe~1572^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37172 $dffe~1571^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37174 $dffe~1571^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37176 $dffe~1571^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37178 $dffe~1571^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37180 $dffe~1571^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37182 $dffe~1571^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37184 $dffe~1571^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37186 $dffe~1571^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37188 $dffe~1573^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37190 $dffe~1573^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37192 $dffe~1573^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37194 $dffe~1573^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37196 $dffe~1573^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37198 $dffe~1573^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37200 $dffe~1573^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37202 $dffe~1573^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37204 $dffe~1575^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37206 $dffe~1575^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37208 $dffe~1575^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37210 $dffe~1575^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37212 $dffe~1575^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37214 $dffe~1575^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37216 $dffe~1575^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37218 $dffe~1575^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37220 $dffe~1574^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37222 $dffe~1574^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37224 $dffe~1574^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37226 $dffe~1574^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37228 $dffe~1574^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37230 $dffe~1574^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37232 $dffe~1574^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37234 $dffe~1574^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37236 $dffe~1576^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37238 $dffe~1576^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37240 $dffe~1576^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37242 $dffe~1576^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37244 $dffe~1576^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37246 $dffe~1576^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37248 $dffe~1576^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37250 $dffe~1576^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37252 $dffe~1578^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37254 $dffe~1578^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37256 $dffe~1578^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37258 $dffe~1578^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37260 $dffe~1578^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37262 $dffe~1578^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37264 $dffe~1578^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37266 $dffe~1578^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37268 $dffe~1577^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37270 $dffe~1577^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37272 $dffe~1577^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37274 $dffe~1577^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37276 $dffe~1577^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37278 $dffe~1577^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37280 $dffe~1577^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37282 $dffe~1577^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37284 $dffe~1579^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37286 $dffe~1579^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37288 $dffe~1579^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37290 $dffe~1579^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37292 $dffe~1579^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37294 $dffe~1579^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37296 $dffe~1579^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37298 $dffe~1579^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37300 $dffe~1581^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37302 $dffe~1581^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37304 $dffe~1581^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37306 $dffe~1581^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37308 $dffe~1581^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37310 $dffe~1581^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37312 $dffe~1581^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37314 $dffe~1581^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37316 $dffe~1580^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37318 $dffe~1580^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37320 $dffe~1580^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37322 $dffe~1580^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37324 $dffe~1580^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37326 $dffe~1580^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37328 $dffe~1580^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37330 $dffe~1580^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37332 $dffe~1582^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37334 $dffe~1582^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37336 $dffe~1582^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37338 $dffe~1582^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37340 $dffe~1582^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37342 $dffe~1582^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37344 $dffe~1582^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37346 $dffe~1582^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37348 $dffe~1584^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37350 $dffe~1584^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37352 $dffe~1584^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37354 $dffe~1584^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37356 $dffe~1584^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37358 $dffe~1584^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37360 $dffe~1584^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37362 $dffe~1584^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37364 $dffe~1583^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37366 $dffe~1583^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37368 $dffe~1583^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37370 $dffe~1583^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37372 $dffe~1583^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37374 $dffe~1583^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37376 $dffe~1583^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37378 $dffe~1583^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37380 $dffe~1585^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37382 $dffe~1585^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37384 $dffe~1585^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37386 $dffe~1585^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37388 $dffe~1585^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37390 $dffe~1585^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37392 $dffe~1585^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37394 $dffe~1585^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37396 $dffe~1587^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37398 $dffe~1587^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37400 $dffe~1587^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37402 $dffe~1587^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37404 $dffe~1587^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37406 $dffe~1587^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37408 $dffe~1587^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37410 $dffe~1587^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37412 $dffe~1586^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37414 $dffe~1586^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37416 $dffe~1586^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37418 $dffe~1586^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37420 $dffe~1586^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37422 $dffe~1586^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37424 $dffe~1586^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37426 $dffe~1586^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37428 $dffe~1588^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37430 $dffe~1588^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37432 $dffe~1588^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37434 $dffe~1588^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37436 $dffe~1588^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37438 $dffe~1588^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37440 $dffe~1588^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37442 $dffe~1588^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37444 $dffe~1590^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37446 $dffe~1590^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37448 $dffe~1590^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37450 $dffe~1590^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37452 $dffe~1590^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37454 $dffe~1590^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37456 $dffe~1590^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37458 $dffe~1590^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37460 $dffe~1589^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37462 $dffe~1589^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37464 $dffe~1589^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37466 $dffe~1589^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37468 $dffe~1589^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37470 $dffe~1589^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37472 $dffe~1589^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37474 $dffe~1589^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37476 $dffe~1591^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37478 $dffe~1591^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37480 $dffe~1591^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37482 $dffe~1591^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37484 $dffe~1591^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37486 $dffe~1591^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37488 $dffe~1591^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37490 $dffe~1591^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37492 $dffe~1593^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37494 $dffe~1593^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37496 $dffe~1593^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37498 $dffe~1593^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37500 $dffe~1593^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37502 $dffe~1593^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37504 $dffe~1593^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37506 $dffe~1593^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37508 $dffe~1592^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37510 $dffe~1592^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37512 $dffe~1592^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37514 $dffe~1592^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37516 $dffe~1592^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37518 $dffe~1592^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37520 $dffe~1592^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37522 $dffe~1592^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37524 $dffe~1594^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37526 $dffe~1594^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37528 $dffe~1594^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37530 $dffe~1594^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37532 $dffe~1594^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37534 $dffe~1594^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37536 $dffe~1594^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37538 $dffe~1594^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37540 $dffe~1569^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37542 $dffe~1569^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37544 $dffe~1569^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37546 $dffe~1569^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37548 $dffe~1569^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37550 $dffe~1569^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37552 $dffe~1569^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37554 $dffe~1569^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37556 $dffe~1568^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37558 $dffe~1568^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37560 $dffe~1568^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37562 $dffe~1568^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37564 $dffe~1568^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37566 $dffe~1568^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37568 $dffe~1568^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37570 $dffe~1568^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37572 $dffe~1570^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37574 $dffe~1570^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37576 $dffe~1570^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37578 $dffe~1570^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37580 $dffe~1570^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37582 $dffe~1570^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37584 $dffe~1570^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37586 $dffe~1570^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37588 $dffe~1596^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37590 $dffe~1596^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37592 $dffe~1596^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37594 $dffe~1596^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37596 $dffe~1596^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37598 $dffe~1596^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37600 $dffe~1596^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37602 $dffe~1596^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37604 $dffe~1595^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37606 $dffe~1595^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37608 $dffe~1595^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37610 $dffe~1595^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37612 $dffe~1595^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37614 $dffe~1595^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37616 $dffe~1595^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37618 $dffe~1595^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37620 $dffe~1597^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37622 $dffe~1597^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37624 $dffe~1597^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37626 $dffe~1597^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37628 $dffe~1597^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37630 $dffe~1597^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37632 $dffe~1597^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37634 $dffe~1597^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37636 $dffe~1563^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37638 $dffe~1563^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37640 $dffe~1563^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37642 $dffe~1563^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37644 $dffe~1563^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37646 $dffe~1563^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37648 $dffe~1563^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37650 $dffe~1563^Q~7 re tm3_clk_v0 0 

.latch $dff~1340^Q~0 v_nd_s1_left_2to0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37652 $dffe~1400^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37654 $dffe~1400^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37656 $dffe~1400^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37658 $dffe~1400^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37660 $dffe~1400^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37662 $dffe~1400^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37664 $dffe~1400^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37666 $dffe~1400^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37668 $dffe~1402^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37670 $dffe~1402^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37672 $dffe~1402^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37674 $dffe~1402^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37676 $dffe~1402^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37678 $dffe~1402^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37680 $dffe~1402^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37682 $dffe~1402^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37684 $dffe~1404^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37686 $dffe~1404^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37688 $dffe~1404^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37690 $dffe~1404^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37692 $dffe~1404^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37694 $dffe~1404^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37696 $dffe~1404^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37698 $dffe~1404^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37700 $dffe~1403^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37702 $dffe~1403^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37704 $dffe~1403^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37706 $dffe~1403^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37708 $dffe~1403^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37710 $dffe~1403^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37712 $dffe~1403^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37714 $dffe~1403^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37716 $dffe~1405^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37718 $dffe~1405^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37720 $dffe~1405^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37722 $dffe~1405^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37724 $dffe~1405^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37726 $dffe~1405^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37728 $dffe~1405^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37730 $dffe~1405^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37732 $dffe~1401^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37734 $dffe~1401^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37736 $dffe~1401^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37738 $dffe~1401^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37740 $dffe~1401^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37742 $dffe~1401^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37744 $dffe~1401^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37746 $dffe~1401^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37748 $dffe~1422^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37750 $dffe~1422^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37752 $dffe~1422^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37754 $dffe~1422^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37756 $dffe~1422^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37758 $dffe~1422^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37760 $dffe~1422^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37762 $dffe~1422^Q~7 re tm3_clk_v0 0 

.latch $dffe~1422^Q~0 $dff~1470^Q~0 re tm3_clk_v0 0 

.latch $dffe~1422^Q~1 $dff~1470^Q~1 re tm3_clk_v0 0 

.latch $dffe~1422^Q~2 $dff~1470^Q~2 re tm3_clk_v0 0 

.latch $dffe~1422^Q~3 $dff~1470^Q~3 re tm3_clk_v0 0 

.latch $dffe~1422^Q~4 $dff~1470^Q~4 re tm3_clk_v0 0 

.latch $dffe~1422^Q~5 $dff~1470^Q~5 re tm3_clk_v0 0 

.latch $dffe~1422^Q~6 $dff~1470^Q~6 re tm3_clk_v0 0 

.latch $dffe~1422^Q~7 $dff~1470^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37764 $dffe~1488^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37766 $dffe~1488^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37768 $dffe~1488^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37770 $dffe~1488^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37772 $dffe~1488^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37774 $dffe~1488^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37776 $dffe~1488^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37778 $dffe~1488^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37780 $dffe~1489^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37782 $dffe~1489^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37784 $dffe~1489^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37786 $dffe~1489^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37788 $dffe~1489^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37790 $dffe~1489^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37792 $dffe~1489^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37794 $dffe~1489^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37796 $dffe~1491^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37798 $dffe~1491^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37800 $dffe~1491^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37802 $dffe~1491^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37804 $dffe~1491^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37806 $dffe~1491^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37808 $dffe~1491^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37810 $dffe~1491^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37812 $dffe~1490^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37814 $dffe~1490^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37816 $dffe~1490^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37818 $dffe~1490^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37820 $dffe~1490^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37822 $dffe~1490^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37824 $dffe~1490^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37826 $dffe~1490^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37828 $dffe~1492^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37830 $dffe~1492^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37832 $dffe~1492^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37834 $dffe~1492^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37836 $dffe~1492^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37838 $dffe~1492^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37840 $dffe~1492^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37842 $dffe~1492^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37844 $dffe~1494^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37846 $dffe~1494^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37848 $dffe~1494^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37850 $dffe~1494^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37852 $dffe~1494^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37854 $dffe~1494^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37856 $dffe~1494^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37858 $dffe~1494^Q~7 re tm3_clk_v0 0 

.latch $dffe~1494^Q~0 $dff~1471^Q~0 re tm3_clk_v0 0 

.latch $dffe~1494^Q~1 $dff~1471^Q~1 re tm3_clk_v0 0 

.latch $dffe~1494^Q~2 $dff~1471^Q~2 re tm3_clk_v0 0 

.latch $dffe~1494^Q~3 $dff~1471^Q~3 re tm3_clk_v0 0 

.latch $dffe~1494^Q~4 $dff~1471^Q~4 re tm3_clk_v0 0 

.latch $dffe~1494^Q~5 $dff~1471^Q~5 re tm3_clk_v0 0 

.latch $dffe~1494^Q~6 $dff~1471^Q~6 re tm3_clk_v0 0 

.latch $dffe~1494^Q~7 $dff~1471^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37860 $dffe~1493^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37862 $dffe~1493^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37864 $dffe~1493^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37866 $dffe~1493^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37868 $dffe~1493^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37870 $dffe~1493^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37872 $dffe~1493^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37874 $dffe~1493^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37876 $dffe~1495^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37878 $dffe~1495^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37880 $dffe~1495^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37882 $dffe~1495^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37884 $dffe~1495^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37886 $dffe~1495^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37888 $dffe~1495^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37890 $dffe~1495^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37892 $dffe~1497^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37894 $dffe~1497^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37896 $dffe~1497^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37898 $dffe~1497^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37900 $dffe~1497^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37902 $dffe~1497^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37904 $dffe~1497^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37906 $dffe~1497^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37908 $dffe~1496^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37910 $dffe~1496^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37912 $dffe~1496^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37914 $dffe~1496^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37916 $dffe~1496^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37918 $dffe~1496^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37920 $dffe~1496^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37922 $dffe~1496^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37924 $dffe~1498^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37926 $dffe~1498^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37928 $dffe~1498^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37930 $dffe~1498^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37932 $dffe~1498^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37934 $dffe~1498^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37936 $dffe~1498^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37938 $dffe~1498^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37940 $dffe~1500^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37942 $dffe~1500^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37944 $dffe~1500^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37946 $dffe~1500^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37948 $dffe~1500^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37950 $dffe~1500^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37952 $dffe~1500^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37954 $dffe~1500^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37956 $dffe~1499^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37958 $dffe~1499^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37960 $dffe~1499^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37962 $dffe~1499^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37964 $dffe~1499^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37966 $dffe~1499^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37968 $dffe~1499^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37970 $dffe~1499^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37972 $dffe~1501^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37974 $dffe~1501^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37976 $dffe~1501^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37978 $dffe~1501^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37980 $dffe~1501^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37982 $dffe~1501^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37984 $dffe~1501^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37986 $dffe~1501^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37988 $dffe~1467^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37990 $dffe~1467^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37992 $dffe~1467^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37994 $dffe~1467^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37996 $dffe~1467^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$37998 $dffe~1467^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38000 $dffe~1467^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38002 $dffe~1467^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38004 $dffe~1482^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38006 $dffe~1482^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38008 $dffe~1482^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38010 $dffe~1482^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38012 $dffe~1482^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38014 $dffe~1482^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38016 $dffe~1482^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38018 $dffe~1482^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38020 $dffe~1484^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38022 $dffe~1484^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38024 $dffe~1484^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38026 $dffe~1484^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38028 $dffe~1484^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38030 $dffe~1484^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38032 $dffe~1484^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38034 $dffe~1484^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38036 $dffe~1486^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38038 $dffe~1486^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38040 $dffe~1486^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38042 $dffe~1486^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38044 $dffe~1486^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38046 $dffe~1486^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38048 $dffe~1486^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38050 $dffe~1486^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38052 $dffe~1485^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38054 $dffe~1485^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38056 $dffe~1485^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38058 $dffe~1485^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38060 $dffe~1485^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38062 $dffe~1485^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38064 $dffe~1485^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38066 $dffe~1485^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38068 $dffe~1487^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38070 $dffe~1487^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38072 $dffe~1487^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38074 $dffe~1487^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38076 $dffe~1487^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38078 $dffe~1487^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38080 $dffe~1487^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38082 $dffe~1487^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38084 $dffe~1483^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38086 $dffe~1483^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38088 $dffe~1483^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38090 $dffe~1483^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38092 $dffe~1483^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38094 $dffe~1483^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38096 $dffe~1483^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38098 $dffe~1483^Q~7 re tm3_clk_v0 0 

.latch x_in~0 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.B[0] re tm3_clk_v0 \
 0 

.latch x_in~1 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.B[1] re tm3_clk_v0 \
 0 

.latch x_in~2 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.B[2] re tm3_clk_v0 \
 0 

.latch x_in~3 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.B[3] re tm3_clk_v0 \
 0 

.latch x_in~4 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.B[4] re tm3_clk_v0 \
 0 

.latch x_in~5 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.B[5] re tm3_clk_v0 \
 0 

.latch x_in~6 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.B[6] re tm3_clk_v0 \
 0 

.latch x_in~7 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.B[7] re tm3_clk_v0 \
 0 

.latch x_in~8 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.B[8] re tm3_clk_v0 \
 0 

.latch x_in~9 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.B[9] re tm3_clk_v0 \
 0 

.latch x_in~10 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.B[10] re \
 tm3_clk_v0 0 

.latch x_in~11 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.B[11] re \
 tm3_clk_v0 0 

.latch x_in~12 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.B[12] re \
 tm3_clk_v0 0 

.latch x_in~13 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.B[13] re \
 tm3_clk_v0 0 

.latch x_in~14 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.B[14] re \
 tm3_clk_v0 0 

.latch x_in~15 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.B[15] re \
 tm3_clk_v0 0 

.latch y_in~0 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.B[0] re tm3_clk_v0 \
 0 

.latch y_in~1 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.B[1] re tm3_clk_v0 \
 0 

.latch y_in~2 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.B[2] re tm3_clk_v0 \
 0 

.latch y_in~3 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.B[3] re tm3_clk_v0 \
 0 

.latch y_in~4 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.B[4] re tm3_clk_v0 \
 0 

.latch y_in~5 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.B[5] re tm3_clk_v0 \
 0 

.latch y_in~6 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.B[6] re tm3_clk_v0 \
 0 

.latch y_in~7 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.B[7] re tm3_clk_v0 \
 0 

.latch y_in~8 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.B[8] re tm3_clk_v0 \
 0 

.latch y_in~9 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.B[9] re tm3_clk_v0 \
 0 

.latch y_in~10 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.B[10] re \
 tm3_clk_v0 0 

.latch y_in~11 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.B[11] re \
 tm3_clk_v0 0 

.latch y_in~12 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.B[12] re \
 tm3_clk_v0 0 

.latch y_in~13 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.B[13] re \
 tm3_clk_v0 0 

.latch y_in~14 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.B[14] re \
 tm3_clk_v0 0 

.latch y_in~15 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.B[15] re \
 tm3_clk_v0 0 

.latch tm3_vidout_clock $dff~1800^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38100 $dffe~1634^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38102 $dffe~1634^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38104 $dffe~1634^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38106 $dffe~1634^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38108 $dffe~1634^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38110 $dffe~1634^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38112 $dffe~1634^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38114 $dffe~1634^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38116 $dffe~1634^Q~10 re tm3_clk_v0 0 

.latch $add~1660^ADD~153-1[1] $dff~1731^Q~0 re tm3_clk_v0 0 

.latch $add~1660^ADD~153-2[1] $dff~1731^Q~1 re tm3_clk_v0 0 

.latch $add~1660^ADD~153-3[1] $dff~1731^Q~2 re tm3_clk_v0 0 

.latch $add~1660^ADD~153-4[1] $dff~1731^Q~3 re tm3_clk_v0 0 

.latch $add~1660^ADD~153-5[1] $dff~1731^Q~4 re tm3_clk_v0 0 

.latch $add~1660^ADD~153-6[1] $dff~1731^Q~5 re tm3_clk_v0 0 

.latch $add~1660^ADD~153-7[1] $dff~1731^Q~6 re tm3_clk_v0 0 

.latch $add~1660^ADD~153-8[1] $dff~1731^Q~7 re tm3_clk_v0 0 

.latch $add~1660^ADD~153-9[1] $dff~1731^Q~8 re tm3_clk_v0 0 

.latch $dff~1211^Q~0 $dff~1213^Q~0 re tm3_clk_v0 0 

.latch $dff~1211^Q~1 $dff~1213^Q~1 re tm3_clk_v0 0 

.latch $dff~1211^Q~2 $dff~1213^Q~2 re tm3_clk_v0 0 

.latch $dff~1211^Q~3 $dff~1213^Q~3 re tm3_clk_v0 0 

.latch $dff~1211^Q~4 $dff~1213^Q~4 re tm3_clk_v0 0 

.latch $dff~1211^Q~5 $dff~1213^Q~5 re tm3_clk_v0 0 

.latch $dff~1211^Q~6 $dff~1213^Q~6 re tm3_clk_v0 0 

.latch $dff~1211^Q~7 $dff~1213^Q~7 re tm3_clk_v0 0 

.latch $dff~1209^Q~0 $dff~1208^Q~0 re tm3_clk_v0 0 

.latch $dff~1209^Q~1 $dff~1208^Q~1 re tm3_clk_v0 0 

.latch $dff~1209^Q~2 $dff~1208^Q~2 re tm3_clk_v0 0 

.latch $dff~1209^Q~3 $dff~1208^Q~3 re tm3_clk_v0 0 

.latch $dff~1209^Q~4 $dff~1208^Q~4 re tm3_clk_v0 0 

.latch $dff~1209^Q~5 $dff~1208^Q~5 re tm3_clk_v0 0 

.latch $dff~1209^Q~6 $dff~1208^Q~6 re tm3_clk_v0 0 

.latch $dff~1209^Q~7 $dff~1208^Q~7 re tm3_clk_v0 0 

.latch $dff~1209^Q~8 $dff~1208^Q~8 re tm3_clk_v0 0 

.latch $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.B[0] \
 $auto$simplemap.cc:240:simplemap_eqne$11969[0] re tm3_clk_v0 0 

.latch $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.B[1] \
 $auto$simplemap.cc:240:simplemap_eqne$11969[1] re tm3_clk_v0 0 

.latch $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.B[2] \
 $auto$simplemap.cc:240:simplemap_eqne$11969[2] re tm3_clk_v0 0 

.latch $mux~1801^Y~0 $dff~1792^Q~3 re tm3_clk_v0 0 

.latch $mux~1801^Y~1 $dff~1792^Q~4 re tm3_clk_v0 0 

.latch $mux~1801^Y~2 $dff~1792^Q~5 re tm3_clk_v0 0 

.latch $mux~1801^Y~3 $dff~1792^Q~6 re tm3_clk_v0 0 

.latch $mux~1801^Y~4 $dff~1792^Q~7 re tm3_clk_v0 0 

.latch $mux~1801^Y~5 $dff~1792^Q~8 re tm3_clk_v0 0 

.latch $mux~1801^Y~6 $dff~1792^Q~9 re tm3_clk_v0 0 

.latch $mux~1801^Y~7 $dff~1792^Q~10 re tm3_clk_v0 0 

.latch $mux~1801^Y~8 $dff~1792^Q~11 re tm3_clk_v0 0 

.latch $mux~1801^Y~9 $dff~1792^Q~12 re tm3_clk_v0 0 

.latch $mux~1801^Y~10 $dff~1792^Q~13 re tm3_clk_v0 0 

.latch $mux~1801^Y~11 $dff~1792^Q~14 re tm3_clk_v0 0 

.latch $mux~1801^Y~12 $dff~1792^Q~15 re tm3_clk_v0 0 

.latch $mux~1801^Y~13 $dff~1792^Q~16 re tm3_clk_v0 0 

.latch $dff~1208^Q~0 $dff~1210^Q~0 re tm3_clk_v0 0 

.latch $dff~1208^Q~1 $dff~1210^Q~1 re tm3_clk_v0 0 

.latch $dff~1208^Q~2 $dff~1210^Q~2 re tm3_clk_v0 0 

.latch $dff~1208^Q~3 $dff~1210^Q~3 re tm3_clk_v0 0 

.latch $dff~1208^Q~4 $dff~1210^Q~4 re tm3_clk_v0 0 

.latch $dff~1208^Q~5 $dff~1210^Q~5 re tm3_clk_v0 0 

.latch $dff~1208^Q~6 $dff~1210^Q~6 re tm3_clk_v0 0 

.latch $dff~1208^Q~7 $dff~1210^Q~7 re tm3_clk_v0 0 

.latch $dff~1208^Q~8 $dff~1210^Q~8 re tm3_clk_v0 0 

.latch $add~203^ADD~39-1[1] $dff~208^Q~0 re tm3_clk_v0 0 

.latch $add~203^ADD~39-2[1] $dff~208^Q~1 re tm3_clk_v0 0 

.latch $add~203^ADD~39-3[1] $dff~208^Q~2 re tm3_clk_v0 0 

.latch $add~203^ADD~39-4[1] $dff~208^Q~3 re tm3_clk_v0 0 

.latch $add~203^ADD~39-5[1] $dff~208^Q~4 re tm3_clk_v0 0 

.latch $add~203^ADD~39-6[1] $dff~208^Q~5 re tm3_clk_v0 0 

.latch $add~203^ADD~39-7[1] $dff~208^Q~6 re tm3_clk_v0 0 

.latch $add~203^ADD~39-8[1] $dff~208^Q~7 re tm3_clk_v0 0 

.latch $add~203^ADD~39-9[1] $dff~208^Q~8 re tm3_clk_v0 0 

.latch $add~203^ADD~39-10[1] $dff~208^Q~9 re tm3_clk_v0 0 

.latch $add~203^ADD~39-11[1] $dff~208^Q~10 re tm3_clk_v0 0 

.latch $dff~1210^Q~0 $dff~191^Q~0 re tm3_clk_v0 0 

.latch $dff~1210^Q~1 $dff~191^Q~1 re tm3_clk_v0 0 

.latch $dff~1210^Q~2 $dff~191^Q~2 re tm3_clk_v0 0 

.latch $dff~1210^Q~3 $dff~191^Q~3 re tm3_clk_v0 0 

.latch $dff~1210^Q~4 $dff~191^Q~4 re tm3_clk_v0 0 

.latch $dff~1210^Q~5 $dff~191^Q~5 re tm3_clk_v0 0 

.latch $dff~1210^Q~6 $dff~191^Q~6 re tm3_clk_v0 0 

.latch $dff~1210^Q~7 $dff~191^Q~7 re tm3_clk_v0 0 

.latch $dff~1210^Q~8 $dff~191^Q~8 re tm3_clk_v0 0 

.latch $add~190^ADD~16-1[1] $dff~195^Q~0 re tm3_clk_v0 0 

.latch $add~190^ADD~16-2[1] $dff~195^Q~1 re tm3_clk_v0 0 

.latch $add~190^ADD~16-3[1] $dff~195^Q~2 re tm3_clk_v0 0 

.latch $add~190^ADD~16-4[1] $dff~195^Q~3 re tm3_clk_v0 0 

.latch $add~190^ADD~16-5[1] $dff~195^Q~4 re tm3_clk_v0 0 

.latch $add~190^ADD~16-6[1] $dff~195^Q~5 re tm3_clk_v0 0 

.latch $add~190^ADD~16-7[1] $dff~195^Q~6 re tm3_clk_v0 0 

.latch $add~190^ADD~16-8[1] $dff~195^Q~7 re tm3_clk_v0 0 

.latch $add~190^ADD~16-9[1] $dff~195^Q~8 re tm3_clk_v0 0 

.latch $add~190^ADD~16-10[1] $dff~195^Q~9 re tm3_clk_v0 0 

.latch $add~190^ADD~16-11[1] $dff~195^Q~10 re tm3_clk_v0 0 

.latch $dff~195^Q~0 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.B[0] re \
 tm3_clk_v0 0 

.latch $dff~195^Q~1 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.B[1] re \
 tm3_clk_v0 0 

.latch $dff~195^Q~2 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.B[2] re \
 tm3_clk_v0 0 

.latch $dff~195^Q~3 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.B[3] re \
 tm3_clk_v0 0 

.latch $dff~195^Q~4 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.B[4] re \
 tm3_clk_v0 0 

.latch $dff~195^Q~5 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.B[5] re \
 tm3_clk_v0 0 

.latch $dff~195^Q~6 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.B[6] re \
 tm3_clk_v0 0 

.latch $dff~195^Q~7 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.B[7] re \
 tm3_clk_v0 0 

.latch $dff~195^Q~8 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.B[8] re \
 tm3_clk_v0 0 

.latch $dff~195^Q~9 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.B[9] re \
 tm3_clk_v0 0 

.latch $dff~195^Q~10 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.B[10] re \
 tm3_clk_v0 0 

.latch $mux~341^Y~0 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.B[0] re \
 tm3_clk_v0 0 

.latch $mux~341^Y~1 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.B[1] re \
 tm3_clk_v0 0 

.latch $mux~341^Y~2 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.B[2] re \
 tm3_clk_v0 0 

.latch $mux~341^Y~3 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.B[3] re \
 tm3_clk_v0 0 

.latch $mux~341^Y~4 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.B[4] re \
 tm3_clk_v0 0 

.latch $mux~341^Y~5 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.B[5] re \
 tm3_clk_v0 0 

.latch $mux~341^Y~6 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.B[6] re \
 tm3_clk_v0 0 

.latch $mux~341^Y~7 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.B[7] re \
 tm3_clk_v0 0 

.latch $mux~341^Y~8 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.B[8] re \
 tm3_clk_v0 0 

.latch $mux~341^Y~9 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.B[9] re \
 tm3_clk_v0 0 

.latch $mux~341^Y~10 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.B[10] re \
 tm3_clk_v0 0 

.latch $add~189^ADD~37-1[1] $dff~194^Q~0 re tm3_clk_v0 0 

.latch $add~189^ADD~37-2[1] $dff~194^Q~1 re tm3_clk_v0 0 

.latch $add~189^ADD~37-3[1] $dff~194^Q~2 re tm3_clk_v0 0 

.latch $add~189^ADD~37-4[1] $dff~194^Q~3 re tm3_clk_v0 0 

.latch $add~189^ADD~37-5[1] $dff~194^Q~4 re tm3_clk_v0 0 

.latch $add~189^ADD~37-6[1] $dff~194^Q~5 re tm3_clk_v0 0 

.latch $add~189^ADD~37-7[1] $dff~194^Q~6 re tm3_clk_v0 0 

.latch $add~189^ADD~37-8[1] $dff~194^Q~7 re tm3_clk_v0 0 

.latch $add~189^ADD~37-9[1] $dff~194^Q~8 re tm3_clk_v0 0 

.latch $add~189^ADD~37-10[1] $dff~194^Q~9 re tm3_clk_v0 0 

.latch $add~189^ADD~37-11[1] $dff~194^Q~10 re tm3_clk_v0 0 

.latch $not~340^Y~0 $dff~241^Q~0 re tm3_clk_v0 0 

.latch $add~828^ADD~84-2[1] $dff~834^Q~2 re tm3_clk_v0 0 

.latch $add~828^ADD~84-3[1] $dff~834^Q~3 re tm3_clk_v0 0 

.latch $add~828^ADD~84-4[1] $dff~834^Q~4 re tm3_clk_v0 0 

.latch $add~828^ADD~84-5[1] $dff~834^Q~5 re tm3_clk_v0 0 

.latch $add~828^ADD~84-6[1] $dff~834^Q~6 re tm3_clk_v0 0 

.latch $add~828^ADD~84-7[1] $dff~834^Q~7 re tm3_clk_v0 0 

.latch $add~828^ADD~84-8[1] $dff~834^Q~8 re tm3_clk_v0 0 

.latch $add~828^ADD~84-9[1] $dff~834^Q~9 re tm3_clk_v0 0 

.latch $dff~1169^Q~0 $dff~1171^Q~0 re tm3_clk_v0 0 

.latch $dff~1169^Q~1 $dff~1171^Q~1 re tm3_clk_v0 0 

.latch $dff~1169^Q~2 $dff~1171^Q~2 re tm3_clk_v0 0 

.latch $dff~1169^Q~3 $dff~1171^Q~3 re tm3_clk_v0 0 

.latch $dff~1169^Q~4 $dff~1171^Q~4 re tm3_clk_v0 0 

.latch $dff~1169^Q~5 $dff~1171^Q~5 re tm3_clk_v0 0 

.latch $dff~1169^Q~6 $dff~1171^Q~6 re tm3_clk_v0 0 

.latch $dff~1169^Q~7 $dff~1171^Q~7 re tm3_clk_v0 0 

.latch $dff~1169^Q~8 $dff~1171^Q~8 re tm3_clk_v0 0 

.latch $add~827^ADD~85-2[1] $dff~833^Q~1 re tm3_clk_v0 0 

.latch $add~827^ADD~85-3[1] $dff~833^Q~2 re tm3_clk_v0 0 

.latch $add~827^ADD~85-4[1] $dff~833^Q~3 re tm3_clk_v0 0 

.latch $add~827^ADD~85-5[1] $dff~833^Q~4 re tm3_clk_v0 0 

.latch $add~827^ADD~85-6[1] $dff~833^Q~5 re tm3_clk_v0 0 

.latch $add~827^ADD~85-7[1] $dff~833^Q~6 re tm3_clk_v0 0 

.latch $add~827^ADD~85-8[1] $dff~833^Q~7 re tm3_clk_v0 0 

.latch $add~827^ADD~85-9[1] $dff~833^Q~8 re tm3_clk_v0 0 

.latch $add~827^ADD~85-10[1] $dff~833^Q~9 re tm3_clk_v0 0 

.latch $dff~202^Q~0 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[0] re \
 tm3_clk_v0 0 

.latch $dff~202^Q~1 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[1] re \
 tm3_clk_v0 0 

.latch $dff~202^Q~2 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[2] re \
 tm3_clk_v0 0 

.latch $dff~202^Q~3 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[3] re \
 tm3_clk_v0 0 

.latch $dff~202^Q~4 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[4] re \
 tm3_clk_v0 0 

.latch $dff~202^Q~5 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[5] re \
 tm3_clk_v0 0 

.latch $dff~202^Q~6 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[6] re \
 tm3_clk_v0 0 

.latch $dff~202^Q~7 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[7] re \
 tm3_clk_v0 0 

.latch $dff~202^Q~8 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[8] re \
 tm3_clk_v0 0 

.latch $dff~202^Q~9 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[9] re \
 tm3_clk_v0 0 

.latch $dff~202^Q~10 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[10] re \
 tm3_clk_v0 0 

.latch $add~197^ADD~17-1[1] $dff~202^Q~0 re tm3_clk_v0 0 

.latch $add~197^ADD~17-2[1] $dff~202^Q~1 re tm3_clk_v0 0 

.latch $add~197^ADD~17-3[1] $dff~202^Q~2 re tm3_clk_v0 0 

.latch $add~197^ADD~17-4[1] $dff~202^Q~3 re tm3_clk_v0 0 

.latch $add~197^ADD~17-5[1] $dff~202^Q~4 re tm3_clk_v0 0 

.latch $add~197^ADD~17-6[1] $dff~202^Q~5 re tm3_clk_v0 0 

.latch $add~197^ADD~17-7[1] $dff~202^Q~6 re tm3_clk_v0 0 

.latch $add~197^ADD~17-8[1] $dff~202^Q~7 re tm3_clk_v0 0 

.latch $add~197^ADD~17-9[1] $dff~202^Q~8 re tm3_clk_v0 0 

.latch $add~197^ADD~17-10[1] $dff~202^Q~9 re tm3_clk_v0 0 

.latch $add~197^ADD~17-11[1] $dff~202^Q~10 re tm3_clk_v0 0 

.latch $mux~343^Y~0 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.A[0] re \
 tm3_clk_v0 0 

.latch $mux~343^Y~1 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.A[1] re \
 tm3_clk_v0 0 

.latch $mux~343^Y~2 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.A[2] re \
 tm3_clk_v0 0 

.latch $mux~343^Y~3 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.A[3] re \
 tm3_clk_v0 0 

.latch $mux~343^Y~4 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.A[4] re \
 tm3_clk_v0 0 

.latch $mux~343^Y~5 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.A[5] re \
 tm3_clk_v0 0 

.latch $mux~343^Y~6 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.A[6] re \
 tm3_clk_v0 0 

.latch $mux~343^Y~7 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.A[7] re \
 tm3_clk_v0 0 

.latch $mux~343^Y~8 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.A[8] re \
 tm3_clk_v0 0 

.latch $mux~343^Y~9 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.A[9] re \
 tm3_clk_v0 0 

.latch $mux~343^Y~10 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.A[10] re \
 tm3_clk_v0 0 

.latch $not~342^Y~0 $dff~305^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38118 $sdff~239^Q~0 re tm3_clk_v0 0 

.latch $dff~1144^Q~0 $dff~185^Q~0 re tm3_clk_v0 0 

.latch $dff~1144^Q~1 $dff~185^Q~1 re tm3_clk_v0 0 

.latch $dff~1144^Q~2 $dff~185^Q~2 re tm3_clk_v0 0 

.latch $dff~1144^Q~3 $dff~185^Q~3 re tm3_clk_v0 0 

.latch $dff~1144^Q~4 $dff~185^Q~4 re tm3_clk_v0 0 

.latch $dff~1144^Q~5 $dff~185^Q~5 re tm3_clk_v0 0 

.latch $dff~1144^Q~6 $dff~185^Q~6 re tm3_clk_v0 0 

.latch $dff~1144^Q~7 $dff~185^Q~7 re tm3_clk_v0 0 

.latch $dff~146^Q~0 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.B[0] re \
 tm3_clk_v0 0 

.latch $dff~146^Q~1 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.B[1] re \
 tm3_clk_v0 0 

.latch $dff~146^Q~2 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.B[2] re \
 tm3_clk_v0 0 

.latch $dff~146^Q~3 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.B[3] re \
 tm3_clk_v0 0 

.latch $dff~146^Q~4 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.B[4] re \
 tm3_clk_v0 0 

.latch $dff~146^Q~5 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.B[5] re \
 tm3_clk_v0 0 

.latch $dff~146^Q~6 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.B[6] re \
 tm3_clk_v0 0 

.latch $dff~146^Q~7 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.B[7] re \
 tm3_clk_v0 0 

.latch $dff~146^Q~8 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.B[8] re \
 tm3_clk_v0 0 

.latch $dff~146^Q~9 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.B[9] re \
 tm3_clk_v0 0 

.latch $dff~146^Q~10 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.B[10] re \
 tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38120 offchip_sram_data_out~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38122 offchip_sram_data_out~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38124 offchip_sram_data_out~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38126 offchip_sram_data_out~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38128 offchip_sram_data_out~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38130 offchip_sram_data_out~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38132 offchip_sram_data_out~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38134 offchip_sram_data_out~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38136 offchip_sram_data_out~8 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38138 offchip_sram_data_out~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38140 offchip_sram_data_out~10 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38142 offchip_sram_data_out~11 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38144 offchip_sram_data_out~12 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38146 offchip_sram_data_out~13 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38148 offchip_sram_data_out~14 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38150 offchip_sram_data_out~15 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38152 offchip_sram_data_out~16 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38154 offchip_sram_data_out~17 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38156 offchip_sram_data_out~18 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38158 offchip_sram_data_out~19 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38160 offchip_sram_data_out~20 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38162 offchip_sram_data_out~21 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38164 offchip_sram_data_out~22 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38166 offchip_sram_data_out~23 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38168 offchip_sram_data_out~24 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38170 offchip_sram_data_out~25 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38172 offchip_sram_data_out~26 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38174 offchip_sram_data_out~27 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38176 offchip_sram_data_out~28 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38178 offchip_sram_data_out~29 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38180 offchip_sram_data_out~30 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38182 offchip_sram_data_out~31 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38184 offchip_sram_data_out~32 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38186 offchip_sram_data_out~33 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38188 offchip_sram_data_out~34 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38190 offchip_sram_data_out~35 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38192 offchip_sram_data_out~36 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38194 offchip_sram_data_out~37 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38196 offchip_sram_data_out~38 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38198 offchip_sram_data_out~39 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38200 offchip_sram_data_out~40 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38202 offchip_sram_data_out~41 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38204 offchip_sram_data_out~42 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38206 offchip_sram_data_out~43 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38208 offchip_sram_data_out~44 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38210 offchip_sram_data_out~45 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38212 offchip_sram_data_out~46 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38214 offchip_sram_data_out~47 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38216 offchip_sram_data_out~48 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38218 offchip_sram_data_out~49 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38220 offchip_sram_data_out~50 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38222 offchip_sram_data_out~51 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38224 offchip_sram_data_out~52 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38226 offchip_sram_data_out~53 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38228 offchip_sram_data_out~54 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38230 offchip_sram_data_out~55 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38232 offchip_sram_data_out~56 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38234 offchip_sram_data_out~57 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38236 offchip_sram_data_out~58 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38238 offchip_sram_data_out~59 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38240 offchip_sram_data_out~60 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38242 offchip_sram_data_out~61 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38244 offchip_sram_data_out~62 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38246 offchip_sram_data_out~63 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38248 $dffe~62^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38250 $dffe~62^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38252 $dffe~62^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38254 $dffe~62^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38256 $dffe~62^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38258 $dffe~23^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38260 $dffe~23^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38262 $dffe~23^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38264 $dffe~23^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38266 $dffe~23^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38268 $dffe~23^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38270 $dffe~23^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38272 $dffe~23^Q~7 re tm3_clk_v0 0 

.latch $dffe~1677^Q~0 $dff~1743^Q~0 re tm3_clk_v0 0 

.latch $dffe~1677^Q~1 $dff~1743^Q~1 re tm3_clk_v0 0 

.latch $dffe~1677^Q~2 $dff~1743^Q~2 re tm3_clk_v0 0 

.latch $dffe~1677^Q~7 $dff~1720^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38274 $dffe~1635^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38276 $dffe~1635^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38278 $dffe~1635^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38280 $dffe~1635^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38282 $dffe~1635^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38284 $dffe~1635^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38286 $dffe~1635^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38288 $dffe~1635^Q~10 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38290 $dffe~997^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38292 $dffe~997^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38294 $dffe~997^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38296 $dffe~997^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38298 $dffe~997^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38300 $dffe~997^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38302 $dffe~997^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38304 $dffe~997^Q~7 re tm3_clk_v0 0 

.latch $add~598^ADD~149-3[1] $dff~605^Q~2 re tm3_clk_v0 0 

.latch $add~598^ADD~149-4[1] $dff~605^Q~3 re tm3_clk_v0 0 

.latch $add~598^ADD~149-5[1] $dff~605^Q~4 re tm3_clk_v0 0 

.latch $add~598^ADD~149-6[1] $dff~605^Q~5 re tm3_clk_v0 0 

.latch $add~598^ADD~149-7[1] $dff~605^Q~6 re tm3_clk_v0 0 

.latch $add~598^ADD~149-8[1] $dff~605^Q~7 re tm3_clk_v0 0 

.latch $add~598^ADD~149-9[1] $dff~605^Q~8 re tm3_clk_v0 0 

.latch $add~598^ADD~149-10[1] $dff~605^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38306 $dffe~470^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38308 $dffe~470^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38310 $dffe~470^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38312 $dffe~470^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38314 $dffe~470^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38316 $dffe~470^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38318 $dffe~470^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38320 $dffe~470^Q~7 re tm3_clk_v0 0 

.latch $dff~1170^Q~0 $dff~1169^Q~0 re tm3_clk_v0 0 

.latch $dff~1170^Q~1 $dff~1169^Q~1 re tm3_clk_v0 0 

.latch $dff~1170^Q~2 $dff~1169^Q~2 re tm3_clk_v0 0 

.latch $dff~1170^Q~3 $dff~1169^Q~3 re tm3_clk_v0 0 

.latch $dff~1170^Q~4 $dff~1169^Q~4 re tm3_clk_v0 0 

.latch $dff~1170^Q~5 $dff~1169^Q~5 re tm3_clk_v0 0 

.latch $dff~1170^Q~6 $dff~1169^Q~6 re tm3_clk_v0 0 

.latch $dff~1170^Q~7 $dff~1169^Q~7 re tm3_clk_v0 0 

.latch $dff~1170^Q~8 $dff~1169^Q~8 re tm3_clk_v0 0 

.latch $dff~1142^Q~0 $dff~1144^Q~0 re tm3_clk_v0 0 

.latch $dff~1142^Q~1 $dff~1144^Q~1 re tm3_clk_v0 0 

.latch $dff~1142^Q~2 $dff~1144^Q~2 re tm3_clk_v0 0 

.latch $dff~1142^Q~3 $dff~1144^Q~3 re tm3_clk_v0 0 

.latch $dff~1142^Q~4 $dff~1144^Q~4 re tm3_clk_v0 0 

.latch $dff~1142^Q~5 $dff~1144^Q~5 re tm3_clk_v0 0 

.latch $dff~1142^Q~6 $dff~1144^Q~6 re tm3_clk_v0 0 

.latch $dff~1142^Q~7 $dff~1144^Q~7 re tm3_clk_v0 0 

.latch $add~98^ADD~24-1[1] $dff~103^Q~0 re tm3_clk_v0 0 

.latch $add~98^ADD~24-2[1] $dff~103^Q~1 re tm3_clk_v0 0 

.latch $add~98^ADD~24-3[1] $dff~103^Q~2 re tm3_clk_v0 0 

.latch $add~98^ADD~24-4[1] $dff~103^Q~3 re tm3_clk_v0 0 

.latch $add~98^ADD~24-5[1] $dff~103^Q~4 re tm3_clk_v0 0 

.latch $add~98^ADD~24-6[1] $dff~103^Q~5 re tm3_clk_v0 0 

.latch $add~98^ADD~24-7[1] $dff~103^Q~6 re tm3_clk_v0 0 

.latch $add~98^ADD~24-8[1] $dff~103^Q~7 re tm3_clk_v0 0 

.latch $add~98^ADD~24-9[1] $dff~103^Q~8 re tm3_clk_v0 0 

.latch $add~98^ADD~24-10[1] $dff~103^Q~9 re tm3_clk_v0 0 

.latch $add~98^ADD~24-11[1] $dff~103^Q~10 re tm3_clk_v0 0 

.latch $dffe~1617^Q~0 $dff~1170^Q~0 re tm3_clk_v0 0 

.latch $dffe~1617^Q~1 $dff~1170^Q~1 re tm3_clk_v0 0 

.latch $dffe~1617^Q~2 $dff~1170^Q~2 re tm3_clk_v0 0 

.latch $dffe~1617^Q~3 $dff~1170^Q~3 re tm3_clk_v0 0 

.latch $dffe~1617^Q~4 $dff~1170^Q~4 re tm3_clk_v0 0 

.latch $dffe~1617^Q~5 $dff~1170^Q~5 re tm3_clk_v0 0 

.latch $dffe~1617^Q~6 $dff~1170^Q~6 re tm3_clk_v0 0 

.latch $dffe~1617^Q~7 $dff~1170^Q~7 re tm3_clk_v0 0 

.latch $dffe~1617^Q~10 $dff~1170^Q~8 re tm3_clk_v0 0 

.latch $sub~1761^MIN~136-1[1] $dff~1742^Q~0 re tm3_clk_v0 0 

.latch $sub~1761^MIN~136-2[1] $dff~1742^Q~1 re tm3_clk_v0 0 

.latch $sub~1761^MIN~136-3[1] $dff~1742^Q~2 re tm3_clk_v0 0 

.latch $sub~1761^MIN~136-4[1] $dff~1742^Q~3 re tm3_clk_v0 0 

.latch $sub~1761^MIN~136-5[1] $dff~1742^Q~4 re tm3_clk_v0 0 

.latch $sub~1761^MIN~136-6[1] $dff~1742^Q~5 re tm3_clk_v0 0 

.latch $sub~1761^MIN~136-7[1] $dff~1742^Q~6 re tm3_clk_v0 0 

.latch $sub~1761^MIN~136-8[1] $dff~1742^Q~7 re tm3_clk_v0 0 

.latch $sub~1761^MIN~136-9[1] $dff~1742^Q~8 re tm3_clk_v0 0 

.latch $mux~323^Y~0 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.A[0] re \
 tm3_clk_v0 0 

.latch $mux~323^Y~1 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.A[1] re \
 tm3_clk_v0 0 

.latch $mux~323^Y~2 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.A[2] re \
 tm3_clk_v0 0 

.latch $mux~323^Y~3 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.A[3] re \
 tm3_clk_v0 0 

.latch $mux~323^Y~4 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.A[4] re \
 tm3_clk_v0 0 

.latch $mux~323^Y~5 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.A[5] re \
 tm3_clk_v0 0 

.latch $mux~323^Y~6 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.A[6] re \
 tm3_clk_v0 0 

.latch $mux~323^Y~7 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.A[7] re \
 tm3_clk_v0 0 

.latch $mux~323^Y~8 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.A[8] re \
 tm3_clk_v0 0 

.latch $mux~323^Y~9 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.A[9] re \
 tm3_clk_v0 0 

.latch $mux~323^Y~10 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.A[10] re \
 tm3_clk_v0 0 

.latch $dff~1143^Q~0 $dff~1142^Q~0 re tm3_clk_v0 0 

.latch $dff~1143^Q~1 $dff~1142^Q~1 re tm3_clk_v0 0 

.latch $dff~1143^Q~2 $dff~1142^Q~2 re tm3_clk_v0 0 

.latch $dff~1143^Q~3 $dff~1142^Q~3 re tm3_clk_v0 0 

.latch $dff~1143^Q~4 $dff~1142^Q~4 re tm3_clk_v0 0 

.latch $dff~1143^Q~5 $dff~1142^Q~5 re tm3_clk_v0 0 

.latch $dff~1143^Q~6 $dff~1142^Q~6 re tm3_clk_v0 0 

.latch $dff~1143^Q~7 $dff~1142^Q~7 re tm3_clk_v0 0 

.latch $add~804^ADD~76-2[1] $dff~810^Q~2 re tm3_clk_v0 0 

.latch $add~804^ADD~76-3[1] $dff~810^Q~3 re tm3_clk_v0 0 

.latch $add~804^ADD~76-4[1] $dff~810^Q~4 re tm3_clk_v0 0 

.latch $add~804^ADD~76-5[1] $dff~810^Q~5 re tm3_clk_v0 0 

.latch $add~804^ADD~76-6[1] $dff~810^Q~6 re tm3_clk_v0 0 

.latch $add~804^ADD~76-7[1] $dff~810^Q~7 re tm3_clk_v0 0 

.latch $add~804^ADD~76-8[1] $dff~810^Q~8 re tm3_clk_v0 0 

.latch $add~804^ADD~76-9[1] $dff~810^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38322 $dffe~437^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38324 $dffe~437^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38326 $dffe~437^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38328 $dffe~437^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38330 $dffe~437^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38332 $dffe~437^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38334 $dffe~437^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38336 $dffe~437^Q~7 re tm3_clk_v0 0 

.latch $sub~1762^MIN~152-1[1] $dff~1744^Q~0 re tm3_clk_v0 0 

.latch $sub~1762^MIN~152-2[1] $dff~1744^Q~1 re tm3_clk_v0 0 

.latch $sub~1762^MIN~152-3[1] $dff~1744^Q~2 re tm3_clk_v0 0 

.latch $sub~1762^MIN~152-4[1] $dff~1744^Q~3 re tm3_clk_v0 0 

.latch $sub~1762^MIN~152-5[1] $dff~1744^Q~4 re tm3_clk_v0 0 

.latch $sub~1762^MIN~152-6[1] $dff~1744^Q~5 re tm3_clk_v0 0 

.latch $sub~1762^MIN~152-7[1] $dff~1744^Q~6 re tm3_clk_v0 0 

.latch $sub~1762^MIN~152-8[1] $dff~1744^Q~7 re tm3_clk_v0 0 

.latch $sub~1762^MIN~152-9[1] $dff~1744^Q~8 re tm3_clk_v0 0 

.latch $dffe~1669^Q~0 $dff~1759^Q~0 re tm3_clk_v0 0 

.latch $dffe~1669^Q~1 $dff~1759^Q~1 re tm3_clk_v0 0 

.latch $dffe~1669^Q~2 $dff~1759^Q~2 re tm3_clk_v0 0 

.latch $dffe~1669^Q~7 $dff~1727^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38338 $dffe~1669^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38340 $dffe~1669^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38342 $dffe~1669^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38344 $dffe~1669^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38346 $dffe~1669^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38348 $dffe~1669^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38350 $dffe~1669^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38352 $dffe~1669^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38354 $dffe~807^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38356 $dffe~807^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38358 $dffe~807^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38360 $dffe~807^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38362 $dffe~807^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38364 $dffe~807^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38366 $dffe~807^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38368 $dffe~807^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38370 $dffe~805^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38372 $dffe~805^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38374 $dffe~805^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38376 $dffe~805^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38378 $dffe~805^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38380 $dffe~805^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38382 $dffe~805^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38384 $dffe~805^Q~7 re tm3_clk_v0 0 

.latch $add~147^ADD~31-1[1] $dff~152^Q~0 re tm3_clk_v0 0 

.latch $add~147^ADD~31-2[1] $dff~152^Q~1 re tm3_clk_v0 0 

.latch $add~147^ADD~31-3[1] $dff~152^Q~2 re tm3_clk_v0 0 

.latch $add~147^ADD~31-4[1] $dff~152^Q~3 re tm3_clk_v0 0 

.latch $add~147^ADD~31-5[1] $dff~152^Q~4 re tm3_clk_v0 0 

.latch $add~147^ADD~31-6[1] $dff~152^Q~5 re tm3_clk_v0 0 

.latch $add~147^ADD~31-7[1] $dff~152^Q~6 re tm3_clk_v0 0 

.latch $add~147^ADD~31-8[1] $dff~152^Q~7 re tm3_clk_v0 0 

.latch $add~147^ADD~31-9[1] $dff~152^Q~8 re tm3_clk_v0 0 

.latch $add~147^ADD~31-10[1] $dff~152^Q~9 re tm3_clk_v0 0 

.latch $add~147^ADD~31-11[1] $dff~152^Q~10 re tm3_clk_v0 0 

.latch $add~148^ADD~10-1[1] $dff~153^Q~0 re tm3_clk_v0 0 

.latch $add~148^ADD~10-2[1] $dff~153^Q~1 re tm3_clk_v0 0 

.latch $add~148^ADD~10-3[1] $dff~153^Q~2 re tm3_clk_v0 0 

.latch $add~148^ADD~10-4[1] $dff~153^Q~3 re tm3_clk_v0 0 

.latch $add~148^ADD~10-5[1] $dff~153^Q~4 re tm3_clk_v0 0 

.latch $add~148^ADD~10-6[1] $dff~153^Q~5 re tm3_clk_v0 0 

.latch $add~148^ADD~10-7[1] $dff~153^Q~6 re tm3_clk_v0 0 

.latch $add~148^ADD~10-8[1] $dff~153^Q~7 re tm3_clk_v0 0 

.latch $add~148^ADD~10-9[1] $dff~153^Q~8 re tm3_clk_v0 0 

.latch $add~148^ADD~10-10[1] $dff~153^Q~9 re tm3_clk_v0 0 

.latch $add~148^ADD~10-11[1] $dff~153^Q~10 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38386 $dffe~808^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38388 $dffe~808^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38390 $dffe~808^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38392 $dffe~808^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38394 $dffe~808^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38396 $dffe~808^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38398 $dffe~808^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38400 $dffe~808^Q~7 re tm3_clk_v0 0 

.latch $add~444^ADD~82-3[1] $dff~451^Q~2 re tm3_clk_v0 0 

.latch $add~444^ADD~82-4[1] $dff~451^Q~3 re tm3_clk_v0 0 

.latch $add~444^ADD~82-5[1] $dff~451^Q~4 re tm3_clk_v0 0 

.latch $add~444^ADD~82-6[1] $dff~451^Q~5 re tm3_clk_v0 0 

.latch $add~444^ADD~82-7[1] $dff~451^Q~6 re tm3_clk_v0 0 

.latch $add~444^ADD~82-8[1] $dff~451^Q~7 re tm3_clk_v0 0 

.latch $add~444^ADD~82-9[1] $dff~451^Q~8 re tm3_clk_v0 0 

.latch $add~444^ADD~82-10[1] $dff~451^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38402 $dffe~448^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38404 $dffe~448^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38406 $dffe~448^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38408 $dffe~448^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38410 $dffe~448^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38412 $dffe~448^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38414 $dffe~448^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38416 $dffe~448^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38418 $dffe~818^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38420 $dffe~818^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38422 $dffe~818^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38424 $dffe~818^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38426 $dffe~818^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38428 $dffe~818^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38430 $dffe~818^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38432 $dffe~818^Q~7 re tm3_clk_v0 0 

.latch $add~983^ADD~148-2[1] $dff~989^Q~1 re tm3_clk_v0 0 

.latch $add~983^ADD~148-3[1] $dff~989^Q~2 re tm3_clk_v0 0 

.latch $add~983^ADD~148-4[1] $dff~989^Q~3 re tm3_clk_v0 0 

.latch $add~983^ADD~148-5[1] $dff~989^Q~4 re tm3_clk_v0 0 

.latch $add~983^ADD~148-6[1] $dff~989^Q~5 re tm3_clk_v0 0 

.latch $add~983^ADD~148-7[1] $dff~989^Q~6 re tm3_clk_v0 0 

.latch $add~983^ADD~148-8[1] $dff~989^Q~7 re tm3_clk_v0 0 

.latch $add~983^ADD~148-9[1] $dff~989^Q~8 re tm3_clk_v0 0 

.latch $add~983^ADD~148-10[1] $dff~989^Q~9 re tm3_clk_v0 0 

.latch $add~984^ADD~147-2[1] $dff~990^Q~2 re tm3_clk_v0 0 

.latch $add~984^ADD~147-3[1] $dff~990^Q~3 re tm3_clk_v0 0 

.latch $add~984^ADD~147-4[1] $dff~990^Q~4 re tm3_clk_v0 0 

.latch $add~984^ADD~147-5[1] $dff~990^Q~5 re tm3_clk_v0 0 

.latch $add~984^ADD~147-6[1] $dff~990^Q~6 re tm3_clk_v0 0 

.latch $add~984^ADD~147-7[1] $dff~990^Q~7 re tm3_clk_v0 0 

.latch $add~984^ADD~147-8[1] $dff~990^Q~8 re tm3_clk_v0 0 

.latch $add~984^ADD~147-9[1] $dff~990^Q~9 re tm3_clk_v0 0 

.latch $add~141^ADD~9-1[1] $dff~146^Q~0 re tm3_clk_v0 0 

.latch $add~141^ADD~9-2[1] $dff~146^Q~1 re tm3_clk_v0 0 

.latch $add~141^ADD~9-3[1] $dff~146^Q~2 re tm3_clk_v0 0 

.latch $add~141^ADD~9-4[1] $dff~146^Q~3 re tm3_clk_v0 0 

.latch $add~141^ADD~9-5[1] $dff~146^Q~4 re tm3_clk_v0 0 

.latch $add~141^ADD~9-6[1] $dff~146^Q~5 re tm3_clk_v0 0 

.latch $add~141^ADD~9-7[1] $dff~146^Q~6 re tm3_clk_v0 0 

.latch $add~141^ADD~9-8[1] $dff~146^Q~7 re tm3_clk_v0 0 

.latch $add~141^ADD~9-9[1] $dff~146^Q~8 re tm3_clk_v0 0 

.latch $add~141^ADD~9-10[1] $dff~146^Q~9 re tm3_clk_v0 0 

.latch $add~141^ADD~9-11[1] $dff~146^Q~10 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38434 $dffe~988^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38436 $dffe~988^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38438 $dffe~988^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38440 $dffe~988^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38442 $dffe~988^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38444 $dffe~988^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38446 $dffe~988^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38448 $dffe~988^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38450 $dffe~993^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38452 $dffe~993^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38454 $dffe~993^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38456 $dffe~993^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38458 $dffe~993^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38460 $dffe~993^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38462 $dffe~993^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38464 $dffe~993^Q~7 re tm3_clk_v0 0 

.latch $dff~1200^Q~0 $dff~1199^Q~0 re tm3_clk_v0 0 

.latch $dff~1200^Q~1 $dff~1199^Q~1 re tm3_clk_v0 0 

.latch $dff~1200^Q~2 $dff~1199^Q~2 re tm3_clk_v0 0 

.latch $dff~1200^Q~3 $dff~1199^Q~3 re tm3_clk_v0 0 

.latch $dff~1200^Q~4 $dff~1199^Q~4 re tm3_clk_v0 0 

.latch $dff~1200^Q~5 $dff~1199^Q~5 re tm3_clk_v0 0 

.latch $dff~1200^Q~6 $dff~1199^Q~6 re tm3_clk_v0 0 

.latch $dff~1200^Q~7 $dff~1199^Q~7 re tm3_clk_v0 0 

.latch $dff~1200^Q~8 $dff~1199^Q~8 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38466 $dffe~994^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38468 $dffe~994^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38470 $dffe~994^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38472 $dffe~994^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38474 $dffe~994^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38476 $dffe~994^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38478 $dffe~994^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38480 $dffe~994^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38482 $dffe~992^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38484 $dffe~992^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38486 $dffe~992^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38488 $dffe~992^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38490 $dffe~992^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38492 $dffe~992^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38494 $dffe~992^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38496 $dffe~992^Q~7 re tm3_clk_v0 0 

.latch $sub~1769^MIN~143-1[1] $dff~1758^Q~0 re tm3_clk_v0 0 

.latch $sub~1769^MIN~143-2[1] $dff~1758^Q~1 re tm3_clk_v0 0 

.latch $sub~1769^MIN~143-3[1] $dff~1758^Q~2 re tm3_clk_v0 0 

.latch $sub~1769^MIN~143-4[1] $dff~1758^Q~3 re tm3_clk_v0 0 

.latch $sub~1769^MIN~143-5[1] $dff~1758^Q~4 re tm3_clk_v0 0 

.latch $sub~1769^MIN~143-6[1] $dff~1758^Q~5 re tm3_clk_v0 0 

.latch $sub~1769^MIN~143-7[1] $dff~1758^Q~6 re tm3_clk_v0 0 

.latch $sub~1769^MIN~143-8[1] $dff~1758^Q~7 re tm3_clk_v0 0 

.latch $sub~1769^MIN~143-9[1] $dff~1758^Q~8 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38498 $dffe~1681^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38500 $dffe~1681^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38502 $dffe~1681^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38504 $dffe~1681^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38506 $dffe~1681^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38508 $dffe~1681^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38510 $dffe~1681^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38512 $dffe~1681^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38514 $dffe~1681^Q~8 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38516 $dffe~991^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38518 $dffe~991^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38520 $dffe~991^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38522 $dffe~991^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38524 $dffe~991^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38526 $dffe~991^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38528 $dffe~991^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38530 $dffe~991^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38532 $dffe~1638^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38534 $dffe~1638^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38536 $dffe~1638^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38538 $dffe~1638^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38540 $dffe~1638^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38542 $dffe~1638^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38544 $dffe~1638^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38546 $dffe~1638^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38548 $dffe~1638^Q~10 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38550 $dffe~871^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38552 $dffe~871^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38554 $dffe~871^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38556 $dffe~871^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38558 $dffe~871^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38560 $dffe~871^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38562 $dffe~871^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38564 $dffe~871^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38566 $dffe~987^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38568 $dffe~987^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38570 $dffe~987^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38572 $dffe~987^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38574 $dffe~987^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38576 $dffe~987^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38578 $dffe~987^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38580 $dffe~987^Q~7 re tm3_clk_v0 0 

.latch $dffe~600^Q~0 $dff~603^Q~0 re tm3_clk_v0 0 

.latch $dffe~600^Q~1 $dff~603^Q~1 re tm3_clk_v0 0 

.latch $dffe~600^Q~2 $dff~603^Q~2 re tm3_clk_v0 0 

.latch $dffe~600^Q~3 $dff~603^Q~3 re tm3_clk_v0 0 

.latch $dffe~600^Q~4 $dff~603^Q~4 re tm3_clk_v0 0 

.latch $dffe~600^Q~5 $dff~603^Q~5 re tm3_clk_v0 0 

.latch $dffe~600^Q~6 $dff~603^Q~6 re tm3_clk_v0 0 

.latch $dffe~600^Q~7 $dff~603^Q~7 re tm3_clk_v0 0 

.latch $dff~302^Q~0 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.B[0] re \
 tm3_clk_v0 0 

.latch $dff~302^Q~1 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.B[1] re \
 tm3_clk_v0 0 

.latch $dff~302^Q~2 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.B[2] re \
 tm3_clk_v0 0 

.latch $dff~302^Q~3 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.B[3] re \
 tm3_clk_v0 0 

.latch $dff~302^Q~4 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.B[4] re \
 tm3_clk_v0 0 

.latch $dff~302^Q~5 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.B[5] re \
 tm3_clk_v0 0 

.latch $dff~302^Q~6 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.B[6] re \
 tm3_clk_v0 0 

.latch $dff~302^Q~7 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.B[7] re \
 tm3_clk_v0 0 

.latch $dff~302^Q~8 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.B[8] re \
 tm3_clk_v0 0 

.latch $dff~302^Q~9 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.B[9] re \
 tm3_clk_v0 0 

.latch $dff~302^Q~10 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.B[10] re \
 tm3_clk_v0 0 

.latch $mux~309^Y~0 $dff~302^Q~0 re tm3_clk_v0 0 

.latch $mux~309^Y~1 $dff~302^Q~1 re tm3_clk_v0 0 

.latch $mux~309^Y~2 $dff~302^Q~2 re tm3_clk_v0 0 

.latch $mux~309^Y~3 $dff~302^Q~3 re tm3_clk_v0 0 

.latch $mux~309^Y~4 $dff~302^Q~4 re tm3_clk_v0 0 

.latch $mux~309^Y~5 $dff~302^Q~5 re tm3_clk_v0 0 

.latch $mux~309^Y~6 $dff~302^Q~6 re tm3_clk_v0 0 

.latch $mux~309^Y~7 $dff~302^Q~7 re tm3_clk_v0 0 

.latch $mux~309^Y~8 $dff~302^Q~8 re tm3_clk_v0 0 

.latch $mux~309^Y~9 $dff~302^Q~9 re tm3_clk_v0 0 

.latch $mux~309^Y~10 $dff~302^Q~10 re tm3_clk_v0 0 

.latch $dff~1214^Q~0 $dff~1216^Q~0 re tm3_clk_v0 0 

.latch $dff~1214^Q~1 $dff~1216^Q~1 re tm3_clk_v0 0 

.latch $dff~1214^Q~2 $dff~1216^Q~2 re tm3_clk_v0 0 

.latch $dff~1214^Q~3 $dff~1216^Q~3 re tm3_clk_v0 0 

.latch $dff~1214^Q~4 $dff~1216^Q~4 re tm3_clk_v0 0 

.latch $dff~1214^Q~5 $dff~1216^Q~5 re tm3_clk_v0 0 

.latch $dff~1214^Q~6 $dff~1216^Q~6 re tm3_clk_v0 0 

.latch $dff~1214^Q~7 $dff~1216^Q~7 re tm3_clk_v0 0 

.latch $dff~1214^Q~8 $dff~1216^Q~8 re tm3_clk_v0 0 

.latch $dff~1215^Q~0 $dff~1214^Q~0 re tm3_clk_v0 0 

.latch $dff~1215^Q~1 $dff~1214^Q~1 re tm3_clk_v0 0 

.latch $dff~1215^Q~2 $dff~1214^Q~2 re tm3_clk_v0 0 

.latch $dff~1215^Q~3 $dff~1214^Q~3 re tm3_clk_v0 0 

.latch $dff~1215^Q~4 $dff~1214^Q~4 re tm3_clk_v0 0 

.latch $dff~1215^Q~5 $dff~1214^Q~5 re tm3_clk_v0 0 

.latch $dff~1215^Q~6 $dff~1214^Q~6 re tm3_clk_v0 0 

.latch $dff~1215^Q~7 $dff~1214^Q~7 re tm3_clk_v0 0 

.latch $dff~1215^Q~8 $dff~1214^Q~8 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38582 $dffe~1599^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38584 $dffe~1599^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38586 $dffe~1599^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38588 $dffe~1599^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38590 $dffe~1599^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38592 $dffe~1599^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38594 $dffe~1599^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38596 $dffe~1599^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38598 $dffe~1599^Q~10 re tm3_clk_v0 0 

.latch $add~204^ADD~18-1[1] $dff~209^Q~0 re tm3_clk_v0 0 

.latch $add~204^ADD~18-2[1] $dff~209^Q~1 re tm3_clk_v0 0 

.latch $add~204^ADD~18-3[1] $dff~209^Q~2 re tm3_clk_v0 0 

.latch $add~204^ADD~18-4[1] $dff~209^Q~3 re tm3_clk_v0 0 

.latch $add~204^ADD~18-5[1] $dff~209^Q~4 re tm3_clk_v0 0 

.latch $add~204^ADD~18-6[1] $dff~209^Q~5 re tm3_clk_v0 0 

.latch $add~204^ADD~18-7[1] $dff~209^Q~6 re tm3_clk_v0 0 

.latch $add~204^ADD~18-8[1] $dff~209^Q~7 re tm3_clk_v0 0 

.latch $add~204^ADD~18-9[1] $dff~209^Q~8 re tm3_clk_v0 0 

.latch $add~204^ADD~18-10[1] $dff~209^Q~9 re tm3_clk_v0 0 

.latch $add~204^ADD~18-11[1] $dff~209^Q~10 re tm3_clk_v0 0 

.latch $dffe~1599^Q~0 $dff~1200^Q~0 re tm3_clk_v0 0 

.latch $dffe~1599^Q~1 $dff~1200^Q~1 re tm3_clk_v0 0 

.latch $dffe~1599^Q~2 $dff~1200^Q~2 re tm3_clk_v0 0 

.latch $dffe~1599^Q~3 $dff~1200^Q~3 re tm3_clk_v0 0 

.latch $dffe~1599^Q~4 $dff~1200^Q~4 re tm3_clk_v0 0 

.latch $dffe~1599^Q~5 $dff~1200^Q~5 re tm3_clk_v0 0 

.latch $dffe~1599^Q~6 $dff~1200^Q~6 re tm3_clk_v0 0 

.latch $dffe~1599^Q~7 $dff~1200^Q~7 re tm3_clk_v0 0 

.latch $dffe~1599^Q~10 $dff~1200^Q~8 re tm3_clk_v0 0 

.latch $dff~1199^Q~0 $dff~1201^Q~0 re tm3_clk_v0 0 

.latch $dff~1199^Q~1 $dff~1201^Q~1 re tm3_clk_v0 0 

.latch $dff~1199^Q~2 $dff~1201^Q~2 re tm3_clk_v0 0 

.latch $dff~1199^Q~3 $dff~1201^Q~3 re tm3_clk_v0 0 

.latch $dff~1199^Q~4 $dff~1201^Q~4 re tm3_clk_v0 0 

.latch $dff~1199^Q~5 $dff~1201^Q~5 re tm3_clk_v0 0 

.latch $dff~1199^Q~6 $dff~1201^Q~6 re tm3_clk_v0 0 

.latch $dff~1199^Q~7 $dff~1201^Q~7 re tm3_clk_v0 0 

.latch $dff~1199^Q~8 $dff~1201^Q~8 re tm3_clk_v0 0 

.latch $dffe~1613^Q~0 $dff~1215^Q~0 re tm3_clk_v0 0 

.latch $dffe~1613^Q~1 $dff~1215^Q~1 re tm3_clk_v0 0 

.latch $dffe~1613^Q~2 $dff~1215^Q~2 re tm3_clk_v0 0 

.latch $dffe~1613^Q~3 $dff~1215^Q~3 re tm3_clk_v0 0 

.latch $dffe~1613^Q~4 $dff~1215^Q~4 re tm3_clk_v0 0 

.latch $dffe~1613^Q~5 $dff~1215^Q~5 re tm3_clk_v0 0 

.latch $dffe~1613^Q~6 $dff~1215^Q~6 re tm3_clk_v0 0 

.latch $dffe~1613^Q~7 $dff~1215^Q~7 re tm3_clk_v0 0 

.latch $dffe~1613^Q~10 $dff~1215^Q~8 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38600 $dffe~1620^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38602 $dffe~1620^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38604 $dffe~1620^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38606 $dffe~1620^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38608 $dffe~1620^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38610 $dffe~1620^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38612 $dffe~1620^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38614 $dffe~1620^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38616 $dffe~1620^Q~10 re tm3_clk_v0 0 

.latch $add~1668^ADD~144-1[1] $dff~1738^Q~0 re tm3_clk_v0 0 

.latch $add~1668^ADD~144-2[1] $dff~1738^Q~1 re tm3_clk_v0 0 

.latch $add~1668^ADD~144-3[1] $dff~1738^Q~2 re tm3_clk_v0 0 

.latch $add~1668^ADD~144-4[1] $dff~1738^Q~3 re tm3_clk_v0 0 

.latch $add~1668^ADD~144-5[1] $dff~1738^Q~4 re tm3_clk_v0 0 

.latch $add~1668^ADD~144-6[1] $dff~1738^Q~5 re tm3_clk_v0 0 

.latch $add~1668^ADD~144-7[1] $dff~1738^Q~6 re tm3_clk_v0 0 

.latch $add~1668^ADD~144-8[1] $dff~1738^Q~7 re tm3_clk_v0 0 

.latch $add~1668^ADD~144-9[1] $dff~1738^Q~8 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38618 $dffe~1699^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38620 $dffe~1699^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38622 $dffe~1699^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38624 $dffe~1699^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38626 $dffe~1699^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38628 $dffe~1699^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38630 $dffe~1699^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38632 $dffe~1699^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38634 $dffe~1699^Q~8 re tm3_clk_v0 0 

.latch $sub~1760^MIN~128-1[1] $dff~1740^Q~0 re tm3_clk_v0 0 

.latch $sub~1760^MIN~128-2[1] $dff~1740^Q~1 re tm3_clk_v0 0 

.latch $sub~1760^MIN~128-3[1] $dff~1740^Q~2 re tm3_clk_v0 0 

.latch $sub~1760^MIN~128-4[1] $dff~1740^Q~3 re tm3_clk_v0 0 

.latch $sub~1760^MIN~128-5[1] $dff~1740^Q~4 re tm3_clk_v0 0 

.latch $sub~1760^MIN~128-6[1] $dff~1740^Q~5 re tm3_clk_v0 0 

.latch $sub~1760^MIN~128-7[1] $dff~1740^Q~6 re tm3_clk_v0 0 

.latch $sub~1760^MIN~128-8[1] $dff~1740^Q~7 re tm3_clk_v0 0 

.latch $sub~1760^MIN~128-9[1] $dff~1740^Q~8 re tm3_clk_v0 0 

.latch $dff~1201^Q~0 $dff~170^Q~0 re tm3_clk_v0 0 

.latch $dff~1201^Q~1 $dff~170^Q~1 re tm3_clk_v0 0 

.latch $dff~1201^Q~2 $dff~170^Q~2 re tm3_clk_v0 0 

.latch $dff~1201^Q~3 $dff~170^Q~3 re tm3_clk_v0 0 

.latch $dff~1201^Q~4 $dff~170^Q~4 re tm3_clk_v0 0 

.latch $dff~1201^Q~5 $dff~170^Q~5 re tm3_clk_v0 0 

.latch $dff~1201^Q~6 $dff~170^Q~6 re tm3_clk_v0 0 

.latch $dff~1201^Q~7 $dff~170^Q~7 re tm3_clk_v0 0 

.latch $dff~1201^Q~8 $dff~170^Q~8 re tm3_clk_v0 0 

.latch $dffe~1669^Q~3 $dff~1727^Q~0 re tm3_clk_v0 0 

.latch $dffe~1669^Q~4 $dff~1727^Q~1 re tm3_clk_v0 0 

.latch $dffe~1669^Q~5 $dff~1727^Q~2 re tm3_clk_v0 0 

.latch $dffe~1669^Q~6 $dff~1727^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38636 $dffe~1603^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38638 $dffe~1603^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38640 $dffe~1603^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38642 $dffe~1603^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38644 $dffe~1603^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38646 $dffe~1603^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38648 $dffe~1603^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38650 $dffe~1603^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38652 $dffe~1603^Q~10 re tm3_clk_v0 0 

.latch $dff~1187^Q~0 $dff~1189^Q~0 re tm3_clk_v0 0 

.latch $dff~1187^Q~1 $dff~1189^Q~1 re tm3_clk_v0 0 

.latch $dff~1187^Q~2 $dff~1189^Q~2 re tm3_clk_v0 0 

.latch $dff~1187^Q~3 $dff~1189^Q~3 re tm3_clk_v0 0 

.latch $dff~1187^Q~4 $dff~1189^Q~4 re tm3_clk_v0 0 

.latch $dff~1187^Q~5 $dff~1189^Q~5 re tm3_clk_v0 0 

.latch $dff~1187^Q~6 $dff~1189^Q~6 re tm3_clk_v0 0 

.latch $dff~1187^Q~7 $dff~1189^Q~7 re tm3_clk_v0 0 

.latch $dff~1187^Q~8 $dff~1189^Q~8 re tm3_clk_v0 0 

.latch $dff~1189^Q~0 $dff~142^Q~0 re tm3_clk_v0 0 

.latch $dff~1189^Q~1 $dff~142^Q~1 re tm3_clk_v0 0 

.latch $dff~1189^Q~2 $dff~142^Q~2 re tm3_clk_v0 0 

.latch $dff~1189^Q~3 $dff~142^Q~3 re tm3_clk_v0 0 

.latch $dff~1189^Q~4 $dff~142^Q~4 re tm3_clk_v0 0 

.latch $dff~1189^Q~5 $dff~142^Q~5 re tm3_clk_v0 0 

.latch $dff~1189^Q~6 $dff~142^Q~6 re tm3_clk_v0 0 

.latch $dff~1189^Q~7 $dff~142^Q~7 re tm3_clk_v0 0 

.latch $dff~1189^Q~8 $dff~142^Q~8 re tm3_clk_v0 0 

.latch $dffe~1603^Q~0 $dff~1188^Q~0 re tm3_clk_v0 0 

.latch $dffe~1603^Q~1 $dff~1188^Q~1 re tm3_clk_v0 0 

.latch $dffe~1603^Q~2 $dff~1188^Q~2 re tm3_clk_v0 0 

.latch $dffe~1603^Q~3 $dff~1188^Q~3 re tm3_clk_v0 0 

.latch $dffe~1603^Q~4 $dff~1188^Q~4 re tm3_clk_v0 0 

.latch $dffe~1603^Q~5 $dff~1188^Q~5 re tm3_clk_v0 0 

.latch $dffe~1603^Q~6 $dff~1188^Q~6 re tm3_clk_v0 0 

.latch $dffe~1603^Q~7 $dff~1188^Q~7 re tm3_clk_v0 0 

.latch $dffe~1603^Q~10 $dff~1188^Q~8 re tm3_clk_v0 0 

.latch $dff~1188^Q~0 $dff~1187^Q~0 re tm3_clk_v0 0 

.latch $dff~1188^Q~1 $dff~1187^Q~1 re tm3_clk_v0 0 

.latch $dff~1188^Q~2 $dff~1187^Q~2 re tm3_clk_v0 0 

.latch $dff~1188^Q~3 $dff~1187^Q~3 re tm3_clk_v0 0 

.latch $dff~1188^Q~4 $dff~1187^Q~4 re tm3_clk_v0 0 

.latch $dff~1188^Q~5 $dff~1187^Q~5 re tm3_clk_v0 0 

.latch $dff~1188^Q~6 $dff~1187^Q~6 re tm3_clk_v0 0 

.latch $dff~1188^Q~7 $dff~1187^Q~7 re tm3_clk_v0 0 

.latch $dff~1188^Q~8 $dff~1187^Q~8 re tm3_clk_v0 0 

.latch $add~1650^ADD~151-1[1] $dff~1712^Q~0 re tm3_clk_v0 0 

.latch $add~1650^ADD~151-2[1] $dff~1712^Q~1 re tm3_clk_v0 0 

.latch $add~1650^ADD~151-3[1] $dff~1712^Q~2 re tm3_clk_v0 0 

.latch $add~1650^ADD~151-4[1] $dff~1712^Q~3 re tm3_clk_v0 0 

.latch $add~1650^ADD~151-5[1] $dff~1712^Q~4 re tm3_clk_v0 0 

.latch $add~1650^ADD~151-6[1] $dff~1712^Q~5 re tm3_clk_v0 0 

.latch $add~1650^ADD~151-7[1] $dff~1712^Q~6 re tm3_clk_v0 0 

.latch $add~1650^ADD~151-8[1] $dff~1712^Q~7 re tm3_clk_v0 0 

.latch $sub~1767^MIN~192-1[1] $dff~1754^Q~0 re tm3_clk_v0 0 

.latch $sub~1767^MIN~192-2[1] $dff~1754^Q~1 re tm3_clk_v0 0 

.latch $sub~1767^MIN~192-3[1] $dff~1754^Q~2 re tm3_clk_v0 0 

.latch $sub~1767^MIN~192-4[1] $dff~1754^Q~3 re tm3_clk_v0 0 

.latch $sub~1767^MIN~192-5[1] $dff~1754^Q~4 re tm3_clk_v0 0 

.latch $sub~1767^MIN~192-6[1] $dff~1754^Q~5 re tm3_clk_v0 0 

.latch $sub~1767^MIN~192-7[1] $dff~1754^Q~6 re tm3_clk_v0 0 

.latch $sub~1767^MIN~192-8[1] $dff~1754^Q~7 re tm3_clk_v0 0 

.latch $sub~1767^MIN~192-9[1] $dff~1754^Q~8 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38654 $dffe~1685^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38656 $dffe~1685^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38658 $dffe~1685^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38660 $dffe~1685^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38662 $dffe~1685^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38664 $dffe~1685^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38666 $dffe~1685^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38668 $dffe~1685^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38670 $dffe~1685^Q~8 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38672 $dffe~1624^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38674 $dffe~1624^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38676 $dffe~1624^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38678 $dffe~1624^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38680 $dffe~1624^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38682 $dffe~1624^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38684 $dffe~1624^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38686 $dffe~1624^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38688 $dffe~1624^Q~10 re tm3_clk_v0 0 

.latch $add~140^ADD~30-1[1] $dff~145^Q~0 re tm3_clk_v0 0 

.latch $add~140^ADD~30-2[1] $dff~145^Q~1 re tm3_clk_v0 0 

.latch $add~140^ADD~30-3[1] $dff~145^Q~2 re tm3_clk_v0 0 

.latch $add~140^ADD~30-4[1] $dff~145^Q~3 re tm3_clk_v0 0 

.latch $add~140^ADD~30-5[1] $dff~145^Q~4 re tm3_clk_v0 0 

.latch $add~140^ADD~30-6[1] $dff~145^Q~5 re tm3_clk_v0 0 

.latch $add~140^ADD~30-7[1] $dff~145^Q~6 re tm3_clk_v0 0 

.latch $add~140^ADD~30-8[1] $dff~145^Q~7 re tm3_clk_v0 0 

.latch $add~140^ADD~30-9[1] $dff~145^Q~8 re tm3_clk_v0 0 

.latch $add~140^ADD~30-10[1] $dff~145^Q~9 re tm3_clk_v0 0 

.latch $add~140^ADD~30-11[1] $dff~145^Q~10 re tm3_clk_v0 0 

.latch $add~1666^ADD~200-1[1] $dff~1737^Q~0 re tm3_clk_v0 0 

.latch $add~1666^ADD~200-2[1] $dff~1737^Q~1 re tm3_clk_v0 0 

.latch $add~1666^ADD~200-3[1] $dff~1737^Q~2 re tm3_clk_v0 0 

.latch $add~1666^ADD~200-4[1] $dff~1737^Q~3 re tm3_clk_v0 0 

.latch $add~1666^ADD~200-5[1] $dff~1737^Q~4 re tm3_clk_v0 0 

.latch $add~1666^ADD~200-6[1] $dff~1737^Q~5 re tm3_clk_v0 0 

.latch $add~1666^ADD~200-7[1] $dff~1737^Q~6 re tm3_clk_v0 0 

.latch $add~1666^ADD~200-8[1] $dff~1737^Q~7 re tm3_clk_v0 0 

.latch $add~1666^ADD~200-9[1] $dff~1737^Q~8 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38690 $dffe~842^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38692 $dffe~842^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38694 $dffe~842^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38696 $dffe~842^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38698 $dffe~842^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38700 $dffe~842^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38702 $dffe~842^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38704 $dffe~842^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38706 $dffe~690^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38708 $dffe~690^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38710 $dffe~690^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38712 $dffe~690^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38714 $dffe~690^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38716 $dffe~690^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38718 $dffe~690^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38720 $dffe~690^Q~7 re tm3_clk_v0 0 

.latch $add~686^ADD~209-3[1] $dff~693^Q~2 re tm3_clk_v0 0 

.latch $add~686^ADD~209-4[1] $dff~693^Q~3 re tm3_clk_v0 0 

.latch $add~686^ADD~209-5[1] $dff~693^Q~4 re tm3_clk_v0 0 

.latch $add~686^ADD~209-6[1] $dff~693^Q~5 re tm3_clk_v0 0 

.latch $add~686^ADD~209-7[1] $dff~693^Q~6 re tm3_clk_v0 0 

.latch $add~686^ADD~209-8[1] $dff~693^Q~7 re tm3_clk_v0 0 

.latch $add~686^ADD~209-9[1] $dff~693^Q~8 re tm3_clk_v0 0 

.latch $add~686^ADD~209-10[1] $dff~693^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38722 $dffe~1082^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38724 $dffe~1082^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38726 $dffe~1082^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38728 $dffe~1082^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38730 $dffe~1082^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38732 $dffe~1082^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38734 $dffe~1082^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38736 $dffe~1082^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38738 $dffe~837^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38740 $dffe~837^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38742 $dffe~837^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38744 $dffe~837^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38746 $dffe~837^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38748 $dffe~837^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38750 $dffe~837^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38752 $dffe~837^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38754 $dffe~836^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38756 $dffe~836^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38758 $dffe~836^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38760 $dffe~836^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38762 $dffe~836^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38764 $dffe~836^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38766 $dffe~836^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38768 $dffe~836^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38770 $dffe~835^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38772 $dffe~835^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38774 $dffe~835^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38776 $dffe~835^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38778 $dffe~835^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38780 $dffe~835^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38782 $dffe~835^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38784 $dffe~835^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38786 $dffe~832^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38788 $dffe~832^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38790 $dffe~832^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38792 $dffe~832^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38794 $dffe~832^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38796 $dffe~832^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38798 $dffe~832^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38800 $dffe~832^Q~7 re tm3_clk_v0 0 

.latch $add~182^ADD~36-1[1] $dff~187^Q~0 re tm3_clk_v0 0 

.latch $add~182^ADD~36-2[1] $dff~187^Q~1 re tm3_clk_v0 0 

.latch $add~182^ADD~36-3[1] $dff~187^Q~2 re tm3_clk_v0 0 

.latch $add~182^ADD~36-4[1] $dff~187^Q~3 re tm3_clk_v0 0 

.latch $add~182^ADD~36-5[1] $dff~187^Q~4 re tm3_clk_v0 0 

.latch $add~182^ADD~36-6[1] $dff~187^Q~5 re tm3_clk_v0 0 

.latch $add~182^ADD~36-7[1] $dff~187^Q~6 re tm3_clk_v0 0 

.latch $add~182^ADD~36-8[1] $dff~187^Q~7 re tm3_clk_v0 0 

.latch $add~182^ADD~36-9[1] $dff~187^Q~8 re tm3_clk_v0 0 

.latch $add~182^ADD~36-10[1] $dff~187^Q~9 re tm3_clk_v0 0 

.latch $add~182^ADD~36-11[1] $dff~187^Q~10 re tm3_clk_v0 0 

.latch $dffe~457^Q~0 $dff~460^Q~0 re tm3_clk_v0 0 

.latch $dffe~457^Q~1 $dff~460^Q~1 re tm3_clk_v0 0 

.latch $dffe~457^Q~2 $dff~460^Q~2 re tm3_clk_v0 0 

.latch $dffe~457^Q~3 $dff~460^Q~3 re tm3_clk_v0 0 

.latch $dffe~457^Q~4 $dff~460^Q~4 re tm3_clk_v0 0 

.latch $dffe~457^Q~5 $dff~460^Q~5 re tm3_clk_v0 0 

.latch $dffe~457^Q~6 $dff~460^Q~6 re tm3_clk_v0 0 

.latch $dffe~457^Q~7 $dff~460^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38802 $dffe~831^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38804 $dffe~831^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38806 $dffe~831^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38808 $dffe~831^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38810 $dffe~831^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38812 $dffe~831^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38814 $dffe~831^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38816 $dffe~831^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38818 $dffe~838^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38820 $dffe~838^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38822 $dffe~838^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38824 $dffe~838^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38826 $dffe~838^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38828 $dffe~838^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38830 $dffe~838^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38832 $dffe~838^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38834 $dffe~824^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38836 $dffe~824^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38838 $dffe~824^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38840 $dffe~824^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38842 $dffe~824^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38844 $dffe~824^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38846 $dffe~824^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38848 $dffe~824^Q~7 re tm3_clk_v0 0 

.latch $add~1642^ADD~154-1[1] $dff~1703^Q~0 re tm3_clk_v0 0 

.latch $add~1642^ADD~154-2[1] $dff~1703^Q~1 re tm3_clk_v0 0 

.latch $add~1642^ADD~154-3[1] $dff~1703^Q~2 re tm3_clk_v0 0 

.latch $add~1642^ADD~154-4[1] $dff~1703^Q~3 re tm3_clk_v0 0 

.latch $add~1642^ADD~154-5[1] $dff~1703^Q~4 re tm3_clk_v0 0 

.latch $add~1642^ADD~154-6[1] $dff~1703^Q~5 re tm3_clk_v0 0 

.latch $add~1642^ADD~154-7[1] $dff~1703^Q~6 re tm3_clk_v0 0 

.latch $add~1642^ADD~154-8[1] $dff~1703^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38850 $dffe~1695^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38852 $dffe~1695^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38854 $dffe~1695^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38856 $dffe~1695^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38858 $dffe~1695^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38860 $dffe~1695^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38862 $dffe~1695^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38864 $dffe~1695^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38866 $dffe~1695^Q~8 re tm3_clk_v0 0 

.latch $add~815^ADD~81-2[1] $dff~821^Q~1 re tm3_clk_v0 0 

.latch $add~815^ADD~81-3[1] $dff~821^Q~2 re tm3_clk_v0 0 

.latch $add~815^ADD~81-4[1] $dff~821^Q~3 re tm3_clk_v0 0 

.latch $add~815^ADD~81-5[1] $dff~821^Q~4 re tm3_clk_v0 0 

.latch $add~815^ADD~81-6[1] $dff~821^Q~5 re tm3_clk_v0 0 

.latch $add~815^ADD~81-7[1] $dff~821^Q~6 re tm3_clk_v0 0 

.latch $add~815^ADD~81-8[1] $dff~821^Q~7 re tm3_clk_v0 0 

.latch $add~815^ADD~81-9[1] $dff~821^Q~8 re tm3_clk_v0 0 

.latch $add~815^ADD~81-10[1] $dff~821^Q~9 re tm3_clk_v0 0 

.latch $add~816^ADD~80-2[1] $dff~822^Q~2 re tm3_clk_v0 0 

.latch $add~816^ADD~80-3[1] $dff~822^Q~3 re tm3_clk_v0 0 

.latch $add~816^ADD~80-4[1] $dff~822^Q~4 re tm3_clk_v0 0 

.latch $add~816^ADD~80-5[1] $dff~822^Q~5 re tm3_clk_v0 0 

.latch $add~816^ADD~80-6[1] $dff~822^Q~6 re tm3_clk_v0 0 

.latch $add~816^ADD~80-7[1] $dff~822^Q~7 re tm3_clk_v0 0 

.latch $add~816^ADD~80-8[1] $dff~822^Q~8 re tm3_clk_v0 0 

.latch $add~816^ADD~80-9[1] $dff~822^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38868 $dffe~817^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38870 $dffe~817^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38872 $dffe~817^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38874 $dffe~817^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38876 $dffe~817^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38878 $dffe~817^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38880 $dffe~817^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38882 $dffe~817^Q~7 re tm3_clk_v0 0 

.latch $dff~167^Q~0 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.A[0] re \
 tm3_clk_v0 0 

.latch $dff~167^Q~1 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.A[1] re \
 tm3_clk_v0 0 

.latch $dff~167^Q~2 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.A[2] re \
 tm3_clk_v0 0 

.latch $dff~167^Q~3 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.A[3] re \
 tm3_clk_v0 0 

.latch $dff~167^Q~4 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.A[4] re \
 tm3_clk_v0 0 

.latch $dff~167^Q~5 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.A[5] re \
 tm3_clk_v0 0 

.latch $dff~167^Q~6 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.A[6] re \
 tm3_clk_v0 0 

.latch $dff~167^Q~7 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.A[7] re \
 tm3_clk_v0 0 

.latch $dff~167^Q~8 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.A[8] re \
 tm3_clk_v0 0 

.latch $dff~167^Q~9 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.A[9] re \
 tm3_clk_v0 0 

.latch $dff~167^Q~10 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.A[10] re \
 tm3_clk_v0 0 

.latch $dffe~817^Q~0 $dff~1131^Q~0 re tm3_clk_v0 0 

.latch $dffe~817^Q~1 $dff~1131^Q~1 re tm3_clk_v0 0 

.latch $dffe~817^Q~2 $dff~1131^Q~2 re tm3_clk_v0 0 

.latch $dffe~817^Q~3 $dff~1131^Q~3 re tm3_clk_v0 0 

.latch $dffe~817^Q~4 $dff~1131^Q~4 re tm3_clk_v0 0 

.latch $dffe~817^Q~5 $dff~1131^Q~5 re tm3_clk_v0 0 

.latch $dffe~817^Q~6 $dff~1131^Q~6 re tm3_clk_v0 0 

.latch $dffe~817^Q~7 $dff~1131^Q~7 re tm3_clk_v0 0 

.latch $add~155^ADD~11-1[1] $dff~160^Q~0 re tm3_clk_v0 0 

.latch $add~155^ADD~11-2[1] $dff~160^Q~1 re tm3_clk_v0 0 

.latch $add~155^ADD~11-3[1] $dff~160^Q~2 re tm3_clk_v0 0 

.latch $add~155^ADD~11-4[1] $dff~160^Q~3 re tm3_clk_v0 0 

.latch $add~155^ADD~11-5[1] $dff~160^Q~4 re tm3_clk_v0 0 

.latch $add~155^ADD~11-6[1] $dff~160^Q~5 re tm3_clk_v0 0 

.latch $add~155^ADD~11-7[1] $dff~160^Q~6 re tm3_clk_v0 0 

.latch $add~155^ADD~11-8[1] $dff~160^Q~7 re tm3_clk_v0 0 

.latch $add~155^ADD~11-9[1] $dff~160^Q~8 re tm3_clk_v0 0 

.latch $add~155^ADD~11-10[1] $dff~160^Q~9 re tm3_clk_v0 0 

.latch $add~155^ADD~11-11[1] $dff~160^Q~10 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38884 $dffe~985^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38886 $dffe~985^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38888 $dffe~985^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38890 $dffe~985^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38892 $dffe~985^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38894 $dffe~985^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38896 $dffe~985^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38898 $dffe~985^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38900 $dffe~1613^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38902 $dffe~1613^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38904 $dffe~1613^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38906 $dffe~1613^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38908 $dffe~1613^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38910 $dffe~1613^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38912 $dffe~1613^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38914 $dffe~1613^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38916 $dffe~1613^Q~10 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38918 $dffe~601^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38920 $dffe~601^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38922 $dffe~601^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38924 $dffe~601^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38926 $dffe~601^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38928 $dffe~601^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38930 $dffe~601^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38932 $dffe~601^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38934 $dffe~1003^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38936 $dffe~1003^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38938 $dffe~1003^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38940 $dffe~1003^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38942 $dffe~1003^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38944 $dffe~1003^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38946 $dffe~1003^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38948 $dffe~1003^Q~7 re tm3_clk_v0 0 

.latch $dff~1131^Q~0 $dff~1130^Q~0 re tm3_clk_v0 0 

.latch $dff~1131^Q~1 $dff~1130^Q~1 re tm3_clk_v0 0 

.latch $dff~1131^Q~2 $dff~1130^Q~2 re tm3_clk_v0 0 

.latch $dff~1131^Q~3 $dff~1130^Q~3 re tm3_clk_v0 0 

.latch $dff~1131^Q~4 $dff~1130^Q~4 re tm3_clk_v0 0 

.latch $dff~1131^Q~5 $dff~1130^Q~5 re tm3_clk_v0 0 

.latch $dff~1131^Q~6 $dff~1130^Q~6 re tm3_clk_v0 0 

.latch $dff~1131^Q~7 $dff~1130^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38950 $dffe~811^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38952 $dffe~811^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38954 $dffe~811^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38956 $dffe~811^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38958 $dffe~811^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38960 $dffe~811^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38962 $dffe~811^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38964 $dffe~811^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38966 $dffe~813^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38968 $dffe~813^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38970 $dffe~813^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38972 $dffe~813^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38974 $dffe~813^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38976 $dffe~813^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38978 $dffe~813^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38980 $dffe~813^Q~7 re tm3_clk_v0 0 

.latch $dff~1130^Q~0 $dff~1132^Q~0 re tm3_clk_v0 0 

.latch $dff~1130^Q~1 $dff~1132^Q~1 re tm3_clk_v0 0 

.latch $dff~1130^Q~2 $dff~1132^Q~2 re tm3_clk_v0 0 

.latch $dff~1130^Q~3 $dff~1132^Q~3 re tm3_clk_v0 0 

.latch $dff~1130^Q~4 $dff~1132^Q~4 re tm3_clk_v0 0 

.latch $dff~1130^Q~5 $dff~1132^Q~5 re tm3_clk_v0 0 

.latch $dff~1130^Q~6 $dff~1132^Q~6 re tm3_clk_v0 0 

.latch $dff~1130^Q~7 $dff~1132^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38982 $dffe~812^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38984 $dffe~812^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38986 $dffe~812^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38988 $dffe~812^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38990 $dffe~812^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38992 $dffe~812^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38994 $dffe~812^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38996 $dffe~812^Q~7 re tm3_clk_v0 0 

.latch $add~154^ADD~32-1[1] $dff~159^Q~0 re tm3_clk_v0 0 

.latch $add~154^ADD~32-2[1] $dff~159^Q~1 re tm3_clk_v0 0 

.latch $add~154^ADD~32-3[1] $dff~159^Q~2 re tm3_clk_v0 0 

.latch $add~154^ADD~32-4[1] $dff~159^Q~3 re tm3_clk_v0 0 

.latch $add~154^ADD~32-5[1] $dff~159^Q~4 re tm3_clk_v0 0 

.latch $add~154^ADD~32-6[1] $dff~159^Q~5 re tm3_clk_v0 0 

.latch $add~154^ADD~32-7[1] $dff~159^Q~6 re tm3_clk_v0 0 

.latch $add~154^ADD~32-8[1] $dff~159^Q~7 re tm3_clk_v0 0 

.latch $add~154^ADD~32-9[1] $dff~159^Q~8 re tm3_clk_v0 0 

.latch $add~154^ADD~32-10[1] $dff~159^Q~9 re tm3_clk_v0 0 

.latch $add~154^ADD~32-11[1] $dff~159^Q~10 re tm3_clk_v0 0 

.latch $dff~1132^Q~0 $dff~157^Q~0 re tm3_clk_v0 0 

.latch $dff~1132^Q~1 $dff~157^Q~1 re tm3_clk_v0 0 

.latch $dff~1132^Q~2 $dff~157^Q~2 re tm3_clk_v0 0 

.latch $dff~1132^Q~3 $dff~157^Q~3 re tm3_clk_v0 0 

.latch $dff~1132^Q~4 $dff~157^Q~4 re tm3_clk_v0 0 

.latch $dff~1132^Q~5 $dff~157^Q~5 re tm3_clk_v0 0 

.latch $dff~1132^Q~6 $dff~157^Q~6 re tm3_clk_v0 0 

.latch $dff~1132^Q~7 $dff~157^Q~7 re tm3_clk_v0 0 

.latch $dff~1216^Q~0 $dff~205^Q~0 re tm3_clk_v0 0 

.latch $dff~1216^Q~1 $dff~205^Q~1 re tm3_clk_v0 0 

.latch $dff~1216^Q~2 $dff~205^Q~2 re tm3_clk_v0 0 

.latch $dff~1216^Q~3 $dff~205^Q~3 re tm3_clk_v0 0 

.latch $dff~1216^Q~4 $dff~205^Q~4 re tm3_clk_v0 0 

.latch $dff~1216^Q~5 $dff~205^Q~5 re tm3_clk_v0 0 

.latch $dff~1216^Q~6 $dff~205^Q~6 re tm3_clk_v0 0 

.latch $dff~1216^Q~7 $dff~205^Q~7 re tm3_clk_v0 0 

.latch $dff~1216^Q~8 $dff~205^Q~8 re tm3_clk_v0 0 

.latch $dff~188^Q~0 $dff~186^Q~0 re tm3_clk_v0 0 

.latch $dff~188^Q~1 $dff~186^Q~1 re tm3_clk_v0 0 

.latch $dff~188^Q~2 $dff~186^Q~2 re tm3_clk_v0 0 

.latch $dff~188^Q~3 $dff~186^Q~3 re tm3_clk_v0 0 

.latch $dff~188^Q~4 $dff~186^Q~4 re tm3_clk_v0 0 

.latch $dff~188^Q~5 $dff~186^Q~5 re tm3_clk_v0 0 

.latch $dff~188^Q~6 $dff~186^Q~6 re tm3_clk_v0 0 

.latch $dff~188^Q~7 $dff~186^Q~7 re tm3_clk_v0 0 

.latch $dff~188^Q~8 $dff~186^Q~8 re tm3_clk_v0 0 

.latch $dff~188^Q~9 $dff~186^Q~9 re tm3_clk_v0 0 

.latch $dff~188^Q~10 $dff~186^Q~10 re tm3_clk_v0 0 

.latch $add~183^ADD~15-1[1] $dff~188^Q~0 re tm3_clk_v0 0 

.latch $add~183^ADD~15-2[1] $dff~188^Q~1 re tm3_clk_v0 0 

.latch $add~183^ADD~15-3[1] $dff~188^Q~2 re tm3_clk_v0 0 

.latch $add~183^ADD~15-4[1] $dff~188^Q~3 re tm3_clk_v0 0 

.latch $add~183^ADD~15-5[1] $dff~188^Q~4 re tm3_clk_v0 0 

.latch $add~183^ADD~15-6[1] $dff~188^Q~5 re tm3_clk_v0 0 

.latch $add~183^ADD~15-7[1] $dff~188^Q~6 re tm3_clk_v0 0 

.latch $add~183^ADD~15-8[1] $dff~188^Q~7 re tm3_clk_v0 0 

.latch $add~183^ADD~15-9[1] $dff~188^Q~8 re tm3_clk_v0 0 

.latch $add~183^ADD~15-10[1] $dff~188^Q~9 re tm3_clk_v0 0 

.latch $add~183^ADD~15-11[1] $dff~188^Q~10 re tm3_clk_v0 0 

.latch $dff~186^Q~0 $dff~293^Q~0 re tm3_clk_v0 0 

.latch $dff~186^Q~1 $dff~293^Q~1 re tm3_clk_v0 0 

.latch $dff~186^Q~2 $dff~293^Q~2 re tm3_clk_v0 0 

.latch $dff~186^Q~3 $dff~293^Q~3 re tm3_clk_v0 0 

.latch $dff~186^Q~4 $dff~293^Q~4 re tm3_clk_v0 0 

.latch $dff~186^Q~5 $dff~293^Q~5 re tm3_clk_v0 0 

.latch $dff~186^Q~6 $dff~293^Q~6 re tm3_clk_v0 0 

.latch $dff~186^Q~7 $dff~293^Q~7 re tm3_clk_v0 0 

.latch $dff~186^Q~8 $dff~293^Q~8 re tm3_clk_v0 0 

.latch $dff~186^Q~9 $dff~293^Q~9 re tm3_clk_v0 0 

.latch $dff~186^Q~10 $dff~293^Q~10 re tm3_clk_v0 0 

.latch $dff~293^Q~0 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.B[0] re \
 tm3_clk_v0 0 

.latch $dff~293^Q~1 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.B[1] re \
 tm3_clk_v0 0 

.latch $dff~293^Q~2 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.B[2] re \
 tm3_clk_v0 0 

.latch $dff~293^Q~3 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.B[3] re \
 tm3_clk_v0 0 

.latch $dff~293^Q~4 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.B[4] re \
 tm3_clk_v0 0 

.latch $dff~293^Q~5 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.B[5] re \
 tm3_clk_v0 0 

.latch $dff~293^Q~6 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.B[6] re \
 tm3_clk_v0 0 

.latch $dff~293^Q~7 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.B[7] re \
 tm3_clk_v0 0 

.latch $dff~293^Q~8 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.B[8] re \
 tm3_clk_v0 0 

.latch $dff~293^Q~9 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.B[9] re \
 tm3_clk_v0 0 

.latch $dff~293^Q~10 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.B[10] re \
 tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$38998 $dffe~872^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39000 $dffe~872^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39002 $dffe~872^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39004 $dffe~872^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39006 $dffe~872^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39008 $dffe~872^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39010 $dffe~872^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39012 $dffe~872^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39014 $dffe~823^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39016 $dffe~823^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39018 $dffe~823^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39020 $dffe~823^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39022 $dffe~823^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39024 $dffe~823^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39026 $dffe~823^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39028 $dffe~823^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39030 $dffe~868^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39032 $dffe~868^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39034 $dffe~868^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39036 $dffe~868^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39038 $dffe~868^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39040 $dffe~868^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39042 $dffe~868^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39044 $dffe~868^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39046 $dffe~873^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39048 $dffe~873^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39050 $dffe~873^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39052 $dffe~873^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39054 $dffe~873^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39056 $dffe~873^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39058 $dffe~873^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39060 $dffe~873^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39062 $dffe~874^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39064 $dffe~874^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39066 $dffe~874^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39068 $dffe~874^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39070 $dffe~874^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39072 $dffe~874^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39074 $dffe~874^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39076 $dffe~874^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39078 $dffe~867^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39080 $dffe~867^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39082 $dffe~867^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39084 $dffe~867^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39086 $dffe~867^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39088 $dffe~867^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39090 $dffe~867^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39092 $dffe~867^Q~7 re tm3_clk_v0 0 

.latch $dffe~490^Q~0 $dff~493^Q~0 re tm3_clk_v0 0 

.latch $dffe~490^Q~1 $dff~493^Q~1 re tm3_clk_v0 0 

.latch $dffe~490^Q~2 $dff~493^Q~2 re tm3_clk_v0 0 

.latch $dffe~490^Q~3 $dff~493^Q~3 re tm3_clk_v0 0 

.latch $dffe~490^Q~4 $dff~493^Q~4 re tm3_clk_v0 0 

.latch $dffe~490^Q~5 $dff~493^Q~5 re tm3_clk_v0 0 

.latch $dffe~490^Q~6 $dff~493^Q~6 re tm3_clk_v0 0 

.latch $dffe~490^Q~7 $dff~493^Q~7 re tm3_clk_v0 0 

.latch $dff~1171^Q~0 $dff~100^Q~0 re tm3_clk_v0 0 

.latch $dff~1171^Q~1 $dff~100^Q~1 re tm3_clk_v0 0 

.latch $dff~1171^Q~2 $dff~100^Q~2 re tm3_clk_v0 0 

.latch $dff~1171^Q~3 $dff~100^Q~3 re tm3_clk_v0 0 

.latch $dff~1171^Q~4 $dff~100^Q~4 re tm3_clk_v0 0 

.latch $dff~1171^Q~5 $dff~100^Q~5 re tm3_clk_v0 0 

.latch $dff~1171^Q~6 $dff~100^Q~6 re tm3_clk_v0 0 

.latch $dff~1171^Q~7 $dff~100^Q~7 re tm3_clk_v0 0 

.latch $dff~1171^Q~8 $dff~100^Q~8 re tm3_clk_v0 0 

.latch $mux~325^Y~0 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.B[0] re \
 tm3_clk_v0 0 

.latch $mux~325^Y~1 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.B[1] re \
 tm3_clk_v0 0 

.latch $mux~325^Y~2 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.B[2] re \
 tm3_clk_v0 0 

.latch $mux~325^Y~3 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.B[3] re \
 tm3_clk_v0 0 

.latch $mux~325^Y~4 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.B[4] re \
 tm3_clk_v0 0 

.latch $mux~325^Y~5 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.B[5] re \
 tm3_clk_v0 0 

.latch $mux~325^Y~6 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.B[6] re \
 tm3_clk_v0 0 

.latch $mux~325^Y~7 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.B[7] re \
 tm3_clk_v0 0 

.latch $mux~325^Y~8 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.B[8] re \
 tm3_clk_v0 0 

.latch $mux~325^Y~9 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.B[9] re \
 tm3_clk_v0 0 

.latch $mux~325^Y~10 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.B[10] re \
 tm3_clk_v0 0 

.latch $dff~463^Q~0 $dff~461^Q~0 re tm3_clk_v0 0 

.latch $add~454^ADD~87-1[1] $dff~461^Q~1 re tm3_clk_v0 0 

.latch $add~454^ADD~87-2[1] $dff~461^Q~2 re tm3_clk_v0 0 

.latch $add~454^ADD~87-3[1] $dff~461^Q~3 re tm3_clk_v0 0 

.latch $add~454^ADD~87-4[1] $dff~461^Q~4 re tm3_clk_v0 0 

.latch $add~454^ADD~87-5[1] $dff~461^Q~5 re tm3_clk_v0 0 

.latch $add~454^ADD~87-6[1] $dff~461^Q~6 re tm3_clk_v0 0 

.latch $add~454^ADD~87-7[1] $dff~461^Q~7 re tm3_clk_v0 0 

.latch $add~454^ADD~87-8[1] $dff~461^Q~8 re tm3_clk_v0 0 

.latch $add~454^ADD~87-9[1] $dff~461^Q~9 re tm3_clk_v0 0 

.latch $dffe~458^Q~0 $dff~463^Q~0 re tm3_clk_v0 0 

.latch $dffe~458^Q~1 $dff~463^Q~1 re tm3_clk_v0 0 

.latch $dffe~458^Q~2 $dff~463^Q~2 re tm3_clk_v0 0 

.latch $dffe~458^Q~3 $dff~463^Q~3 re tm3_clk_v0 0 

.latch $dffe~458^Q~4 $dff~463^Q~4 re tm3_clk_v0 0 

.latch $dffe~458^Q~5 $dff~463^Q~5 re tm3_clk_v0 0 

.latch $dffe~458^Q~6 $dff~463^Q~6 re tm3_clk_v0 0 

.latch $dffe~458^Q~7 $dff~463^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39094 $dffe~1253^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39096 $dffe~1253^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39098 $dffe~1253^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39100 $dffe~1253^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39102 $dffe~1253^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39104 $dffe~1253^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39106 $dffe~1253^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39108 $dffe~1253^Q~7 re tm3_clk_v0 0 

.latch $dffe~1677^Q~3 $dff~1720^Q~0 re tm3_clk_v0 0 

.latch $dffe~1677^Q~4 $dff~1720^Q~1 re tm3_clk_v0 0 

.latch $dffe~1677^Q~5 $dff~1720^Q~2 re tm3_clk_v0 0 

.latch $dffe~1677^Q~6 $dff~1720^Q~3 re tm3_clk_v0 0 

.latch $dff~209^Q~0 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.B[0] re \
 tm3_clk_v0 0 

.latch $dff~209^Q~1 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.B[1] re \
 tm3_clk_v0 0 

.latch $dff~209^Q~2 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.B[2] re \
 tm3_clk_v0 0 

.latch $dff~209^Q~3 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.B[3] re \
 tm3_clk_v0 0 

.latch $dff~209^Q~4 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.B[4] re \
 tm3_clk_v0 0 

.latch $dff~209^Q~5 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.B[5] re \
 tm3_clk_v0 0 

.latch $dff~209^Q~6 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.B[6] re \
 tm3_clk_v0 0 

.latch $dff~209^Q~7 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.B[7] re \
 tm3_clk_v0 0 

.latch $dff~209^Q~8 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.B[8] re \
 tm3_clk_v0 0 

.latch $dff~209^Q~9 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.B[9] re \
 tm3_clk_v0 0 

.latch $dff~209^Q~10 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.B[10] re \
 tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39110 $dffe~1291^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39112 $dffe~1291^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39114 $dffe~1291^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39116 $dffe~1291^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39118 $dffe~1291^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39120 $dffe~1291^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39122 $dffe~1291^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39124 $dffe~1291^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39126 $dffe~1617^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39128 $dffe~1617^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39130 $dffe~1617^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39132 $dffe~1617^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39134 $dffe~1617^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39136 $dffe~1617^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39138 $dffe~1617^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39140 $dffe~1617^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39142 $dffe~1617^Q~10 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39144 $dffe~447^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39146 $dffe~447^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39148 $dffe~447^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39150 $dffe~447^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39152 $dffe~447^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39154 $dffe~447^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39156 $dffe~447^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39158 $dffe~447^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39160 $dffe~830^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39162 $dffe~830^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39164 $dffe~830^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39166 $dffe~830^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39168 $dffe~830^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39170 $dffe~830^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39172 $dffe~830^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39174 $dffe~830^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39176 $dffe~459^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39178 $dffe~459^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39180 $dffe~459^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39182 $dffe~459^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39184 $dffe~459^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39186 $dffe~459^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39188 $dffe~459^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39190 $dffe~459^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39192 $dffe~446^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39194 $dffe~446^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39196 $dffe~446^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39198 $dffe~446^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39200 $dffe~446^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39202 $dffe~446^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39204 $dffe~446^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39206 $dffe~446^Q~7 re tm3_clk_v0 0 

.latch $add~455^ADD~86-3[1] $dff~462^Q~2 re tm3_clk_v0 0 

.latch $add~455^ADD~86-4[1] $dff~462^Q~3 re tm3_clk_v0 0 

.latch $add~455^ADD~86-5[1] $dff~462^Q~4 re tm3_clk_v0 0 

.latch $add~455^ADD~86-6[1] $dff~462^Q~5 re tm3_clk_v0 0 

.latch $add~455^ADD~86-7[1] $dff~462^Q~6 re tm3_clk_v0 0 

.latch $add~455^ADD~86-8[1] $dff~462^Q~7 re tm3_clk_v0 0 

.latch $add~455^ADD~86-9[1] $dff~462^Q~8 re tm3_clk_v0 0 

.latch $add~455^ADD~86-10[1] $dff~462^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39208 $dffe~445^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39210 $dffe~445^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39212 $dffe~445^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39214 $dffe~445^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39216 $dffe~445^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39218 $dffe~445^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39220 $dffe~445^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39222 $dffe~445^Q~7 re tm3_clk_v0 0 

.latch $dffe~445^Q~0 $dff~453^Q~0 re tm3_clk_v0 0 

.latch $dffe~445^Q~1 $dff~453^Q~1 re tm3_clk_v0 0 

.latch $dffe~445^Q~2 $dff~453^Q~2 re tm3_clk_v0 0 

.latch $dffe~445^Q~3 $dff~453^Q~3 re tm3_clk_v0 0 

.latch $dffe~445^Q~4 $dff~453^Q~4 re tm3_clk_v0 0 

.latch $dffe~445^Q~5 $dff~453^Q~5 re tm3_clk_v0 0 

.latch $dffe~445^Q~6 $dff~453^Q~6 re tm3_clk_v0 0 

.latch $dffe~445^Q~7 $dff~453^Q~7 re tm3_clk_v0 0 

.latch $dffe~456^Q~0 $dff~464^Q~0 re tm3_clk_v0 0 

.latch $dffe~456^Q~1 $dff~464^Q~1 re tm3_clk_v0 0 

.latch $dffe~456^Q~2 $dff~464^Q~2 re tm3_clk_v0 0 

.latch $dffe~456^Q~3 $dff~464^Q~3 re tm3_clk_v0 0 

.latch $dffe~456^Q~4 $dff~464^Q~4 re tm3_clk_v0 0 

.latch $dffe~456^Q~5 $dff~464^Q~5 re tm3_clk_v0 0 

.latch $dffe~456^Q~6 $dff~464^Q~6 re tm3_clk_v0 0 

.latch $dffe~456^Q~7 $dff~464^Q~7 re tm3_clk_v0 0 

.latch $dff~1198^Q~0 $dff~163^Q~0 re tm3_clk_v0 0 

.latch $dff~1198^Q~1 $dff~163^Q~1 re tm3_clk_v0 0 

.latch $dff~1198^Q~2 $dff~163^Q~2 re tm3_clk_v0 0 

.latch $dff~1198^Q~3 $dff~163^Q~3 re tm3_clk_v0 0 

.latch $dff~1198^Q~4 $dff~163^Q~4 re tm3_clk_v0 0 

.latch $dff~1198^Q~5 $dff~163^Q~5 re tm3_clk_v0 0 

.latch $dff~1198^Q~6 $dff~163^Q~6 re tm3_clk_v0 0 

.latch $dff~1198^Q~7 $dff~163^Q~7 re tm3_clk_v0 0 

.latch $dff~1127^Q~0 $dff~1129^Q~0 re tm3_clk_v0 0 

.latch $dff~1127^Q~1 $dff~1129^Q~1 re tm3_clk_v0 0 

.latch $dff~1127^Q~2 $dff~1129^Q~2 re tm3_clk_v0 0 

.latch $dff~1127^Q~3 $dff~1129^Q~3 re tm3_clk_v0 0 

.latch $dff~1127^Q~4 $dff~1129^Q~4 re tm3_clk_v0 0 

.latch $dff~1127^Q~5 $dff~1129^Q~5 re tm3_clk_v0 0 

.latch $dff~1127^Q~6 $dff~1129^Q~6 re tm3_clk_v0 0 

.latch $dff~1127^Q~7 $dff~1129^Q~7 re tm3_clk_v0 0 

.latch $dff~1129^Q~0 $dff~150^Q~0 re tm3_clk_v0 0 

.latch $dff~1129^Q~1 $dff~150^Q~1 re tm3_clk_v0 0 

.latch $dff~1129^Q~2 $dff~150^Q~2 re tm3_clk_v0 0 

.latch $dff~1129^Q~3 $dff~150^Q~3 re tm3_clk_v0 0 

.latch $dff~1129^Q~4 $dff~150^Q~4 re tm3_clk_v0 0 

.latch $dff~1129^Q~5 $dff~150^Q~5 re tm3_clk_v0 0 

.latch $dff~1129^Q~6 $dff~150^Q~6 re tm3_clk_v0 0 

.latch $dff~1129^Q~7 $dff~150^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39224 $dffe~456^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39226 $dffe~456^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39228 $dffe~456^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39230 $dffe~456^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39232 $dffe~456^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39234 $dffe~456^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39236 $dffe~456^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39238 $dffe~456^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39240 $dffe~457^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39242 $dffe~457^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39244 $dffe~457^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39246 $dffe~457^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39248 $dffe~457^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39250 $dffe~457^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39252 $dffe~457^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39254 $dffe~457^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39256 $dffe~458^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39258 $dffe~458^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39260 $dffe~458^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39262 $dffe~458^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39264 $dffe~458^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39266 $dffe~458^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39268 $dffe~458^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39270 $dffe~458^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39272 $dffe~1290^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39274 $dffe~1290^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39276 $dffe~1290^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39278 $dffe~1290^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39280 $dffe~1290^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39282 $dffe~1290^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39284 $dffe~1290^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39286 $dffe~1290^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39288 $dffe~806^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39290 $dffe~806^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39292 $dffe~806^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39294 $dffe~806^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39296 $dffe~806^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39298 $dffe~806^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39300 $dffe~806^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39302 $dffe~806^Q~7 re tm3_clk_v0 0 

.latch $dff~1128^Q~0 $dff~1127^Q~0 re tm3_clk_v0 0 

.latch $dff~1128^Q~1 $dff~1127^Q~1 re tm3_clk_v0 0 

.latch $dff~1128^Q~2 $dff~1127^Q~2 re tm3_clk_v0 0 

.latch $dff~1128^Q~3 $dff~1127^Q~3 re tm3_clk_v0 0 

.latch $dff~1128^Q~4 $dff~1127^Q~4 re tm3_clk_v0 0 

.latch $dff~1128^Q~5 $dff~1127^Q~5 re tm3_clk_v0 0 

.latch $dff~1128^Q~6 $dff~1127^Q~6 re tm3_clk_v0 0 

.latch $dff~1128^Q~7 $dff~1127^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39304 $dffe~1252^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39306 $dffe~1252^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39308 $dffe~1252^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39310 $dffe~1252^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39312 $dffe~1252^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39314 $dffe~1252^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39316 $dffe~1252^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39318 $dffe~1252^Q~7 re tm3_clk_v0 0 

.latch $dffe~469^Q~0 $dff~474^Q~0 re tm3_clk_v0 0 

.latch $dffe~469^Q~1 $dff~474^Q~1 re tm3_clk_v0 0 

.latch $dffe~469^Q~2 $dff~474^Q~2 re tm3_clk_v0 0 

.latch $dffe~469^Q~3 $dff~474^Q~3 re tm3_clk_v0 0 

.latch $dffe~469^Q~4 $dff~474^Q~4 re tm3_clk_v0 0 

.latch $dffe~469^Q~5 $dff~474^Q~5 re tm3_clk_v0 0 

.latch $dffe~469^Q~6 $dff~474^Q~6 re tm3_clk_v0 0 

.latch $dffe~469^Q~7 $dff~474^Q~7 re tm3_clk_v0 0 

.latch $dff~474^Q~0 $dff~472^Q~0 re tm3_clk_v0 0 

.latch $add~465^ADD~91-1[1] $dff~472^Q~1 re tm3_clk_v0 0 

.latch $add~465^ADD~91-2[1] $dff~472^Q~2 re tm3_clk_v0 0 

.latch $add~465^ADD~91-3[1] $dff~472^Q~3 re tm3_clk_v0 0 

.latch $add~465^ADD~91-4[1] $dff~472^Q~4 re tm3_clk_v0 0 

.latch $add~465^ADD~91-5[1] $dff~472^Q~5 re tm3_clk_v0 0 

.latch $add~465^ADD~91-6[1] $dff~472^Q~6 re tm3_clk_v0 0 

.latch $add~465^ADD~91-7[1] $dff~472^Q~7 re tm3_clk_v0 0 

.latch $add~465^ADD~91-8[1] $dff~472^Q~8 re tm3_clk_v0 0 

.latch $add~465^ADD~91-9[1] $dff~472^Q~9 re tm3_clk_v0 0 

.latch $add~168^ADD~34-1[1] $dff~173^Q~0 re tm3_clk_v0 0 

.latch $add~168^ADD~34-2[1] $dff~173^Q~1 re tm3_clk_v0 0 

.latch $add~168^ADD~34-3[1] $dff~173^Q~2 re tm3_clk_v0 0 

.latch $add~168^ADD~34-4[1] $dff~173^Q~3 re tm3_clk_v0 0 

.latch $add~168^ADD~34-5[1] $dff~173^Q~4 re tm3_clk_v0 0 

.latch $add~168^ADD~34-6[1] $dff~173^Q~5 re tm3_clk_v0 0 

.latch $add~168^ADD~34-7[1] $dff~173^Q~6 re tm3_clk_v0 0 

.latch $add~168^ADD~34-8[1] $dff~173^Q~7 re tm3_clk_v0 0 

.latch $add~168^ADD~34-9[1] $dff~173^Q~8 re tm3_clk_v0 0 

.latch $add~168^ADD~34-10[1] $dff~173^Q~9 re tm3_clk_v0 0 

.latch $add~168^ADD~34-11[1] $dff~173^Q~10 re tm3_clk_v0 0 

.latch $dff~496^Q~0 $dff~494^Q~0 re tm3_clk_v0 0 

.latch $add~487^ADD~99-1[1] $dff~494^Q~1 re tm3_clk_v0 0 

.latch $add~487^ADD~99-2[1] $dff~494^Q~2 re tm3_clk_v0 0 

.latch $add~487^ADD~99-3[1] $dff~494^Q~3 re tm3_clk_v0 0 

.latch $add~487^ADD~99-4[1] $dff~494^Q~4 re tm3_clk_v0 0 

.latch $add~487^ADD~99-5[1] $dff~494^Q~5 re tm3_clk_v0 0 

.latch $add~487^ADD~99-6[1] $dff~494^Q~6 re tm3_clk_v0 0 

.latch $add~487^ADD~99-7[1] $dff~494^Q~7 re tm3_clk_v0 0 

.latch $add~487^ADD~99-8[1] $dff~494^Q~8 re tm3_clk_v0 0 

.latch $add~487^ADD~99-9[1] $dff~494^Q~9 re tm3_clk_v0 0 

.latch $dffe~435^Q~0 $dff~438^Q~0 re tm3_clk_v0 0 

.latch $dffe~435^Q~1 $dff~438^Q~1 re tm3_clk_v0 0 

.latch $dffe~435^Q~2 $dff~438^Q~2 re tm3_clk_v0 0 

.latch $dffe~435^Q~3 $dff~438^Q~3 re tm3_clk_v0 0 

.latch $dffe~435^Q~4 $dff~438^Q~4 re tm3_clk_v0 0 

.latch $dffe~435^Q~5 $dff~438^Q~5 re tm3_clk_v0 0 

.latch $dffe~435^Q~6 $dff~438^Q~6 re tm3_clk_v0 0 

.latch $dffe~435^Q~7 $dff~438^Q~7 re tm3_clk_v0 0 

.latch $dffe~491^Q~0 $dff~496^Q~0 re tm3_clk_v0 0 

.latch $dffe~491^Q~1 $dff~496^Q~1 re tm3_clk_v0 0 

.latch $dffe~491^Q~2 $dff~496^Q~2 re tm3_clk_v0 0 

.latch $dffe~491^Q~3 $dff~496^Q~3 re tm3_clk_v0 0 

.latch $dffe~491^Q~4 $dff~496^Q~4 re tm3_clk_v0 0 

.latch $dffe~491^Q~5 $dff~496^Q~5 re tm3_clk_v0 0 

.latch $dffe~491^Q~6 $dff~496^Q~6 re tm3_clk_v0 0 

.latch $dffe~491^Q~7 $dff~496^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39320 $dffe~1251^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39322 $dffe~1251^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39324 $dffe~1251^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39326 $dffe~1251^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39328 $dffe~1251^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39330 $dffe~1251^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39332 $dffe~1251^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39334 $dffe~1251^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39336 $dffe~1289^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39338 $dffe~1289^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39340 $dffe~1289^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39342 $dffe~1289^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39344 $dffe~1289^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39346 $dffe~1289^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39348 $dffe~1289^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39350 $dffe~1289^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39352 $dffe~469^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39354 $dffe~469^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39356 $dffe~469^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39358 $dffe~469^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39360 $dffe~469^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39362 $dffe~469^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39364 $dffe~469^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39366 $dffe~469^Q~7 re tm3_clk_v0 0 

.latch $add~169^ADD~13-1[1] $dff~174^Q~0 re tm3_clk_v0 0 

.latch $add~169^ADD~13-2[1] $dff~174^Q~1 re tm3_clk_v0 0 

.latch $add~169^ADD~13-3[1] $dff~174^Q~2 re tm3_clk_v0 0 

.latch $add~169^ADD~13-4[1] $dff~174^Q~3 re tm3_clk_v0 0 

.latch $add~169^ADD~13-5[1] $dff~174^Q~4 re tm3_clk_v0 0 

.latch $add~169^ADD~13-6[1] $dff~174^Q~5 re tm3_clk_v0 0 

.latch $add~169^ADD~13-7[1] $dff~174^Q~6 re tm3_clk_v0 0 

.latch $add~169^ADD~13-8[1] $dff~174^Q~7 re tm3_clk_v0 0 

.latch $add~169^ADD~13-9[1] $dff~174^Q~8 re tm3_clk_v0 0 

.latch $add~169^ADD~13-10[1] $dff~174^Q~9 re tm3_clk_v0 0 

.latch $add~169^ADD~13-11[1] $dff~174^Q~10 re tm3_clk_v0 0 

.latch $dffe~805^Q~0 $dff~1128^Q~0 re tm3_clk_v0 0 

.latch $dffe~805^Q~1 $dff~1128^Q~1 re tm3_clk_v0 0 

.latch $dffe~805^Q~2 $dff~1128^Q~2 re tm3_clk_v0 0 

.latch $dffe~805^Q~3 $dff~1128^Q~3 re tm3_clk_v0 0 

.latch $dffe~805^Q~4 $dff~1128^Q~4 re tm3_clk_v0 0 

.latch $dffe~805^Q~5 $dff~1128^Q~5 re tm3_clk_v0 0 

.latch $dffe~805^Q~6 $dff~1128^Q~6 re tm3_clk_v0 0 

.latch $dffe~805^Q~7 $dff~1128^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39368 $dffe~468^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39370 $dffe~468^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39372 $dffe~468^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39374 $dffe~468^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39376 $dffe~468^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39378 $dffe~468^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39380 $dffe~468^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39382 $dffe~468^Q~7 re tm3_clk_v0 0 

.latch $dffe~599^Q~0 $dff~607^Q~0 re tm3_clk_v0 0 

.latch $dffe~599^Q~1 $dff~607^Q~1 re tm3_clk_v0 0 

.latch $dffe~599^Q~2 $dff~607^Q~2 re tm3_clk_v0 0 

.latch $dffe~599^Q~3 $dff~607^Q~3 re tm3_clk_v0 0 

.latch $dffe~599^Q~4 $dff~607^Q~4 re tm3_clk_v0 0 

.latch $dffe~599^Q~5 $dff~607^Q~5 re tm3_clk_v0 0 

.latch $dffe~599^Q~6 $dff~607^Q~6 re tm3_clk_v0 0 

.latch $dffe~599^Q~7 $dff~607^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39384 $dffe~1006^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39386 $dffe~1006^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39388 $dffe~1006^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39390 $dffe~1006^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39392 $dffe~1006^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39394 $dffe~1006^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39396 $dffe~1006^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39398 $dffe~1006^Q~7 re tm3_clk_v0 0 

.latch $dff~174^Q~0 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.B[0] re \
 tm3_clk_v0 0 

.latch $dff~174^Q~1 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.B[1] re \
 tm3_clk_v0 0 

.latch $dff~174^Q~2 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.B[2] re \
 tm3_clk_v0 0 

.latch $dff~174^Q~3 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.B[3] re \
 tm3_clk_v0 0 

.latch $dff~174^Q~4 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.B[4] re \
 tm3_clk_v0 0 

.latch $dff~174^Q~5 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.B[5] re \
 tm3_clk_v0 0 

.latch $dff~174^Q~6 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.B[6] re \
 tm3_clk_v0 0 

.latch $dff~174^Q~7 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.B[7] re \
 tm3_clk_v0 0 

.latch $dff~174^Q~8 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.B[8] re \
 tm3_clk_v0 0 

.latch $dff~174^Q~9 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.B[9] re \
 tm3_clk_v0 0 

.latch $dff~174^Q~10 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.B[10] re \
 tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39400 $dffe~599^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39402 $dffe~599^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39404 $dffe~599^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39406 $dffe~599^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39408 $dffe~599^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39410 $dffe~599^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39412 $dffe~599^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39414 $dffe~599^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39416 $dffe~467^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39418 $dffe~467^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39420 $dffe~467^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39422 $dffe~467^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39424 $dffe~467^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39426 $dffe~467^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39428 $dffe~467^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39430 $dffe~467^Q~7 re tm3_clk_v0 0 

.latch $add~803^ADD~77-2[1] $dff~809^Q~1 re tm3_clk_v0 0 

.latch $add~803^ADD~77-3[1] $dff~809^Q~2 re tm3_clk_v0 0 

.latch $add~803^ADD~77-4[1] $dff~809^Q~3 re tm3_clk_v0 0 

.latch $add~803^ADD~77-5[1] $dff~809^Q~4 re tm3_clk_v0 0 

.latch $add~803^ADD~77-6[1] $dff~809^Q~5 re tm3_clk_v0 0 

.latch $add~803^ADD~77-7[1] $dff~809^Q~6 re tm3_clk_v0 0 

.latch $add~803^ADD~77-8[1] $dff~809^Q~7 re tm3_clk_v0 0 

.latch $add~803^ADD~77-9[1] $dff~809^Q~8 re tm3_clk_v0 0 

.latch $add~803^ADD~77-10[1] $dff~809^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39432 $dffe~600^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39434 $dffe~600^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39436 $dffe~600^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39438 $dffe~600^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39440 $dffe~600^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39442 $dffe~600^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39444 $dffe~600^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39446 $dffe~600^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39448 $dffe~999^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39450 $dffe~999^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39452 $dffe~999^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39454 $dffe~999^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39456 $dffe~999^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39458 $dffe~999^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39460 $dffe~999^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39462 $dffe~999^Q~7 re tm3_clk_v0 0 

.latch $add~99^ADD~3-1[1] $dff~104^Q~0 re tm3_clk_v0 0 

.latch $add~99^ADD~3-2[1] $dff~104^Q~1 re tm3_clk_v0 0 

.latch $add~99^ADD~3-3[1] $dff~104^Q~2 re tm3_clk_v0 0 

.latch $add~99^ADD~3-4[1] $dff~104^Q~3 re tm3_clk_v0 0 

.latch $add~99^ADD~3-5[1] $dff~104^Q~4 re tm3_clk_v0 0 

.latch $add~99^ADD~3-6[1] $dff~104^Q~5 re tm3_clk_v0 0 

.latch $add~99^ADD~3-7[1] $dff~104^Q~6 re tm3_clk_v0 0 

.latch $add~99^ADD~3-8[1] $dff~104^Q~7 re tm3_clk_v0 0 

.latch $add~99^ADD~3-9[1] $dff~104^Q~8 re tm3_clk_v0 0 

.latch $add~99^ADD~3-10[1] $dff~104^Q~9 re tm3_clk_v0 0 

.latch $add~99^ADD~3-11[1] $dff~104^Q~10 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39464 $dffe~1680^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39466 $dffe~1680^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39468 $dffe~1680^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39470 $dffe~1680^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39472 $dffe~1680^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39474 $dffe~1680^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39476 $dffe~1680^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39478 $dffe~1680^Q~7 re tm3_clk_v0 0 

.latch $dffe~611^Q~0 $dff~614^Q~0 re tm3_clk_v0 0 

.latch $dffe~611^Q~1 $dff~614^Q~1 re tm3_clk_v0 0 

.latch $dffe~611^Q~2 $dff~614^Q~2 re tm3_clk_v0 0 

.latch $dffe~611^Q~3 $dff~614^Q~3 re tm3_clk_v0 0 

.latch $dffe~611^Q~4 $dff~614^Q~4 re tm3_clk_v0 0 

.latch $dffe~611^Q~5 $dff~614^Q~5 re tm3_clk_v0 0 

.latch $dffe~611^Q~6 $dff~614^Q~6 re tm3_clk_v0 0 

.latch $dffe~611^Q~7 $dff~614^Q~7 re tm3_clk_v0 0 

.latch $dffe~467^Q~0 $dff~475^Q~0 re tm3_clk_v0 0 

.latch $dffe~467^Q~1 $dff~475^Q~1 re tm3_clk_v0 0 

.latch $dffe~467^Q~2 $dff~475^Q~2 re tm3_clk_v0 0 

.latch $dffe~467^Q~3 $dff~475^Q~3 re tm3_clk_v0 0 

.latch $dffe~467^Q~4 $dff~475^Q~4 re tm3_clk_v0 0 

.latch $dffe~467^Q~5 $dff~475^Q~5 re tm3_clk_v0 0 

.latch $dffe~467^Q~6 $dff~475^Q~6 re tm3_clk_v0 0 

.latch $dffe~467^Q~7 $dff~475^Q~7 re tm3_clk_v0 0 

.latch $add~1667^ADD~145-1[1] $dff~1728^Q~0 re tm3_clk_v0 0 

.latch $add~1667^ADD~145-2[1] $dff~1728^Q~1 re tm3_clk_v0 0 

.latch $add~1667^ADD~145-3[1] $dff~1728^Q~2 re tm3_clk_v0 0 

.latch $add~1667^ADD~145-4[1] $dff~1728^Q~3 re tm3_clk_v0 0 

.latch $add~1667^ADD~145-5[1] $dff~1728^Q~4 re tm3_clk_v0 0 

.latch $add~1667^ADD~145-6[1] $dff~1728^Q~5 re tm3_clk_v0 0 

.latch $add~1667^ADD~145-7[1] $dff~1728^Q~6 re tm3_clk_v0 0 

.latch $add~1667^ADD~145-8[1] $dff~1728^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39480 $dffe~602^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39482 $dffe~602^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39484 $dffe~602^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39486 $dffe~602^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39488 $dffe~602^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39490 $dffe~602^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39492 $dffe~602^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39494 $dffe~602^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39496 $dffe~1598^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39498 $dffe~1598^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39500 $dffe~1598^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39502 $dffe~1598^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39504 $dffe~1598^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39506 $dffe~1598^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39508 $dffe~1598^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39510 $dffe~1598^Q~10 re tm3_clk_v0 0 

.latch $dff~104^Q~0 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.B[0] re \
 tm3_clk_v0 0 

.latch $dff~104^Q~1 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.B[1] re \
 tm3_clk_v0 0 

.latch $dff~104^Q~2 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.B[2] re \
 tm3_clk_v0 0 

.latch $dff~104^Q~3 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.B[3] re \
 tm3_clk_v0 0 

.latch $dff~104^Q~4 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.B[4] re \
 tm3_clk_v0 0 

.latch $dff~104^Q~5 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.B[5] re \
 tm3_clk_v0 0 

.latch $dff~104^Q~6 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.B[6] re \
 tm3_clk_v0 0 

.latch $dff~104^Q~7 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.B[7] re \
 tm3_clk_v0 0 

.latch $dff~104^Q~8 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.B[8] re \
 tm3_clk_v0 0 

.latch $dff~104^Q~9 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.B[9] re \
 tm3_clk_v0 0 

.latch $dff~104^Q~10 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.B[10] re \
 tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39512 $dffe~1619^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39514 $dffe~1619^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39516 $dffe~1619^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39518 $dffe~1619^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39520 $dffe~1619^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39522 $dffe~1619^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39524 $dffe~1619^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39526 $dffe~1619^Q~10 re tm3_clk_v0 0 

.latch $not~324^Y~0 $dff~249^Q~0 re tm3_clk_v0 0 

.latch $add~433^ADD~78-3[1] $dff~440^Q~2 re tm3_clk_v0 0 

.latch $add~433^ADD~78-4[1] $dff~440^Q~3 re tm3_clk_v0 0 

.latch $add~433^ADD~78-5[1] $dff~440^Q~4 re tm3_clk_v0 0 

.latch $add~433^ADD~78-6[1] $dff~440^Q~5 re tm3_clk_v0 0 

.latch $add~433^ADD~78-7[1] $dff~440^Q~6 re tm3_clk_v0 0 

.latch $add~433^ADD~78-8[1] $dff~440^Q~7 re tm3_clk_v0 0 

.latch $add~433^ADD~78-9[1] $dff~440^Q~8 re tm3_clk_v0 0 

.latch $add~433^ADD~78-10[1] $dff~440^Q~9 re tm3_clk_v0 0 

.latch $dffe~1598^Q~0 $dff~1206^Q~0 re tm3_clk_v0 0 

.latch $dffe~1598^Q~1 $dff~1206^Q~1 re tm3_clk_v0 0 

.latch $dffe~1598^Q~2 $dff~1206^Q~2 re tm3_clk_v0 0 

.latch $dffe~1598^Q~3 $dff~1206^Q~3 re tm3_clk_v0 0 

.latch $dffe~1598^Q~4 $dff~1206^Q~4 re tm3_clk_v0 0 

.latch $dffe~1598^Q~5 $dff~1206^Q~5 re tm3_clk_v0 0 

.latch $dffe~1598^Q~6 $dff~1206^Q~6 re tm3_clk_v0 0 

.latch $dffe~1598^Q~10 $dff~1206^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39528 $dffe~820^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39530 $dffe~820^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39532 $dffe~820^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39534 $dffe~820^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39536 $dffe~820^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39538 $dffe~820^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39540 $dffe~820^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39542 $dffe~820^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39544 $dffe~825^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39546 $dffe~825^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39548 $dffe~825^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39550 $dffe~825^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39552 $dffe~825^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39554 $dffe~825^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39556 $dffe~825^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39558 $dffe~825^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39560 $dffe~826^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39562 $dffe~826^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39564 $dffe~826^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39566 $dffe~826^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39568 $dffe~826^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39570 $dffe~826^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39572 $dffe~826^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39574 $dffe~826^Q~7 re tm3_clk_v0 0 

.latch $dff~1206^Q~0 $dff~1205^Q~0 re tm3_clk_v0 0 

.latch $dff~1206^Q~1 $dff~1205^Q~1 re tm3_clk_v0 0 

.latch $dff~1206^Q~2 $dff~1205^Q~2 re tm3_clk_v0 0 

.latch $dff~1206^Q~3 $dff~1205^Q~3 re tm3_clk_v0 0 

.latch $dff~1206^Q~4 $dff~1205^Q~4 re tm3_clk_v0 0 

.latch $dff~1206^Q~5 $dff~1205^Q~5 re tm3_clk_v0 0 

.latch $dff~1206^Q~6 $dff~1205^Q~6 re tm3_clk_v0 0 

.latch $dff~1206^Q~7 $dff~1205^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39576 $dffe~819^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39578 $dffe~819^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39580 $dffe~819^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39582 $dffe~819^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39584 $dffe~819^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39586 $dffe~819^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39588 $dffe~819^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39590 $dffe~819^Q~7 re tm3_clk_v0 0 

.latch $dffe~446^Q~0 $dff~449^Q~0 re tm3_clk_v0 0 

.latch $dffe~446^Q~1 $dff~449^Q~1 re tm3_clk_v0 0 

.latch $dffe~446^Q~2 $dff~449^Q~2 re tm3_clk_v0 0 

.latch $dffe~446^Q~3 $dff~449^Q~3 re tm3_clk_v0 0 

.latch $dffe~446^Q~4 $dff~449^Q~4 re tm3_clk_v0 0 

.latch $dffe~446^Q~5 $dff~449^Q~5 re tm3_clk_v0 0 

.latch $dffe~446^Q~6 $dff~449^Q~6 re tm3_clk_v0 0 

.latch $dffe~446^Q~7 $dff~449^Q~7 re tm3_clk_v0 0 

.latch $dff~1205^Q~0 $dff~1207^Q~0 re tm3_clk_v0 0 

.latch $dff~1205^Q~1 $dff~1207^Q~1 re tm3_clk_v0 0 

.latch $dff~1205^Q~2 $dff~1207^Q~2 re tm3_clk_v0 0 

.latch $dff~1205^Q~3 $dff~1207^Q~3 re tm3_clk_v0 0 

.latch $dff~1205^Q~4 $dff~1207^Q~4 re tm3_clk_v0 0 

.latch $dff~1205^Q~5 $dff~1207^Q~5 re tm3_clk_v0 0 

.latch $dff~1205^Q~6 $dff~1207^Q~6 re tm3_clk_v0 0 

.latch $dff~1205^Q~7 $dff~1207^Q~7 re tm3_clk_v0 0 

.latch $dff~1207^Q~0 $dff~184^Q~0 re tm3_clk_v0 0 

.latch $dff~1207^Q~1 $dff~184^Q~1 re tm3_clk_v0 0 

.latch $dff~1207^Q~2 $dff~184^Q~2 re tm3_clk_v0 0 

.latch $dff~1207^Q~3 $dff~184^Q~3 re tm3_clk_v0 0 

.latch $dff~1207^Q~4 $dff~184^Q~4 re tm3_clk_v0 0 

.latch $dff~1207^Q~5 $dff~184^Q~5 re tm3_clk_v0 0 

.latch $dff~1207^Q~6 $dff~184^Q~6 re tm3_clk_v0 0 

.latch $dff~1207^Q~7 $dff~184^Q~7 re tm3_clk_v0 0 

.latch $dff~452^Q~0 $dff~450^Q~0 re tm3_clk_v0 0 

.latch $add~443^ADD~83-1[1] $dff~450^Q~1 re tm3_clk_v0 0 

.latch $add~443^ADD~83-2[1] $dff~450^Q~2 re tm3_clk_v0 0 

.latch $add~443^ADD~83-3[1] $dff~450^Q~3 re tm3_clk_v0 0 

.latch $add~443^ADD~83-4[1] $dff~450^Q~4 re tm3_clk_v0 0 

.latch $add~443^ADD~83-5[1] $dff~450^Q~5 re tm3_clk_v0 0 

.latch $add~443^ADD~83-6[1] $dff~450^Q~6 re tm3_clk_v0 0 

.latch $add~443^ADD~83-7[1] $dff~450^Q~7 re tm3_clk_v0 0 

.latch $add~443^ADD~83-8[1] $dff~450^Q~8 re tm3_clk_v0 0 

.latch $add~443^ADD~83-9[1] $dff~450^Q~9 re tm3_clk_v0 0 

.latch $dffe~447^Q~0 $dff~452^Q~0 re tm3_clk_v0 0 

.latch $dffe~447^Q~1 $dff~452^Q~1 re tm3_clk_v0 0 

.latch $dffe~447^Q~2 $dff~452^Q~2 re tm3_clk_v0 0 

.latch $dffe~447^Q~3 $dff~452^Q~3 re tm3_clk_v0 0 

.latch $dffe~447^Q~4 $dff~452^Q~4 re tm3_clk_v0 0 

.latch $dffe~447^Q~5 $dff~452^Q~5 re tm3_clk_v0 0 

.latch $dffe~447^Q~6 $dff~452^Q~6 re tm3_clk_v0 0 

.latch $dffe~447^Q~7 $dff~452^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39592 $dffe~1254^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39594 $dffe~1254^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39596 $dffe~1254^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39598 $dffe~1254^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39600 $dffe~1254^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39602 $dffe~1254^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39604 $dffe~1254^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39606 $dffe~1254^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39608 $dffe~1292^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39610 $dffe~1292^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39612 $dffe~1292^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39614 $dffe~1292^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39616 $dffe~1292^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39618 $dffe~1292^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39620 $dffe~1292^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39622 $dffe~1292^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39624 $dffe~436^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39626 $dffe~436^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39628 $dffe~436^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39630 $dffe~436^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39632 $dffe~436^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39634 $dffe~436^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39636 $dffe~436^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39638 $dffe~436^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39640 $dffe~435^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39642 $dffe~435^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39644 $dffe~435^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39646 $dffe~435^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39648 $dffe~435^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39650 $dffe~435^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39652 $dffe~435^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39654 $dffe~435^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39656 $dffe~986^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39658 $dffe~986^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39660 $dffe~986^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39662 $dffe~986^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39664 $dffe~986^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39666 $dffe~986^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39668 $dffe~986^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39670 $dffe~986^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39672 $dffe~434^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39674 $dffe~434^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39676 $dffe~434^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39678 $dffe~434^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39680 $dffe~434^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39682 $dffe~434^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39684 $dffe~434^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39686 $dffe~434^Q~7 re tm3_clk_v0 0 

.latch $dffe~434^Q~0 $dff~442^Q~0 re tm3_clk_v0 0 

.latch $dffe~434^Q~1 $dff~442^Q~1 re tm3_clk_v0 0 

.latch $dffe~434^Q~2 $dff~442^Q~2 re tm3_clk_v0 0 

.latch $dffe~434^Q~3 $dff~442^Q~3 re tm3_clk_v0 0 

.latch $dffe~434^Q~4 $dff~442^Q~4 re tm3_clk_v0 0 

.latch $dffe~434^Q~5 $dff~442^Q~5 re tm3_clk_v0 0 

.latch $dffe~434^Q~6 $dff~442^Q~6 re tm3_clk_v0 0 

.latch $dffe~434^Q~7 $dff~442^Q~7 re tm3_clk_v0 0 

.latch $mux~327^Y~0 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.A[0] re \
 tm3_clk_v0 0 

.latch $mux~327^Y~1 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.A[1] re \
 tm3_clk_v0 0 

.latch $mux~327^Y~2 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.A[2] re \
 tm3_clk_v0 0 

.latch $mux~327^Y~3 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.A[3] re \
 tm3_clk_v0 0 

.latch $mux~327^Y~4 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.A[4] re \
 tm3_clk_v0 0 

.latch $mux~327^Y~5 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.A[5] re \
 tm3_clk_v0 0 

.latch $mux~327^Y~6 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.A[6] re \
 tm3_clk_v0 0 

.latch $mux~327^Y~7 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.A[7] re \
 tm3_clk_v0 0 

.latch $mux~327^Y~8 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.A[8] re \
 tm3_clk_v0 0 

.latch $mux~327^Y~9 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.A[9] re \
 tm3_clk_v0 0 

.latch $mux~327^Y~10 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.A[10] re \
 tm3_clk_v0 0 

.latch $add~1659^ADD~137-1[1] $dff~1730^Q~0 re tm3_clk_v0 0 

.latch $add~1659^ADD~137-2[1] $dff~1730^Q~1 re tm3_clk_v0 0 

.latch $add~1659^ADD~137-3[1] $dff~1730^Q~2 re tm3_clk_v0 0 

.latch $add~1659^ADD~137-4[1] $dff~1730^Q~3 re tm3_clk_v0 0 

.latch $add~1659^ADD~137-5[1] $dff~1730^Q~4 re tm3_clk_v0 0 

.latch $add~1659^ADD~137-6[1] $dff~1730^Q~5 re tm3_clk_v0 0 

.latch $add~1659^ADD~137-7[1] $dff~1730^Q~6 re tm3_clk_v0 0 

.latch $add~1659^ADD~137-8[1] $dff~1730^Q~7 re tm3_clk_v0 0 

.latch $add~1659^ADD~137-9[1] $dff~1730^Q~8 re tm3_clk_v0 0 

.latch $add~1657^ADD~206-1[1] $dff~1719^Q~0 re tm3_clk_v0 0 

.latch $add~1657^ADD~206-2[1] $dff~1719^Q~1 re tm3_clk_v0 0 

.latch $add~1657^ADD~206-3[1] $dff~1719^Q~2 re tm3_clk_v0 0 

.latch $add~1657^ADD~206-4[1] $dff~1719^Q~3 re tm3_clk_v0 0 

.latch $add~1657^ADD~206-5[1] $dff~1719^Q~4 re tm3_clk_v0 0 

.latch $add~1657^ADD~206-6[1] $dff~1719^Q~5 re tm3_clk_v0 0 

.latch $add~1657^ADD~206-7[1] $dff~1719^Q~6 re tm3_clk_v0 0 

.latch $add~1657^ADD~206-8[1] $dff~1719^Q~7 re tm3_clk_v0 0 

.latch $dff~1196^Q~0 $dff~1198^Q~0 re tm3_clk_v0 0 

.latch $dff~1196^Q~1 $dff~1198^Q~1 re tm3_clk_v0 0 

.latch $dff~1196^Q~2 $dff~1198^Q~2 re tm3_clk_v0 0 

.latch $dff~1196^Q~3 $dff~1198^Q~3 re tm3_clk_v0 0 

.latch $dff~1196^Q~4 $dff~1198^Q~4 re tm3_clk_v0 0 

.latch $dff~1196^Q~5 $dff~1198^Q~5 re tm3_clk_v0 0 

.latch $dff~1196^Q~6 $dff~1198^Q~6 re tm3_clk_v0 0 

.latch $dff~1196^Q~7 $dff~1198^Q~7 re tm3_clk_v0 0 

.latch $dff~1197^Q~0 $dff~1196^Q~0 re tm3_clk_v0 0 

.latch $dff~1197^Q~1 $dff~1196^Q~1 re tm3_clk_v0 0 

.latch $dff~1197^Q~2 $dff~1196^Q~2 re tm3_clk_v0 0 

.latch $dff~1197^Q~3 $dff~1196^Q~3 re tm3_clk_v0 0 

.latch $dff~1197^Q~4 $dff~1196^Q~4 re tm3_clk_v0 0 

.latch $dff~1197^Q~5 $dff~1196^Q~5 re tm3_clk_v0 0 

.latch $dff~1197^Q~6 $dff~1196^Q~6 re tm3_clk_v0 0 

.latch $dff~1197^Q~7 $dff~1196^Q~7 re tm3_clk_v0 0 

.latch $dffe~1600^Q~0 $dff~1197^Q~0 re tm3_clk_v0 0 

.latch $dffe~1600^Q~1 $dff~1197^Q~1 re tm3_clk_v0 0 

.latch $dffe~1600^Q~2 $dff~1197^Q~2 re tm3_clk_v0 0 

.latch $dffe~1600^Q~3 $dff~1197^Q~3 re tm3_clk_v0 0 

.latch $dffe~1600^Q~4 $dff~1197^Q~4 re tm3_clk_v0 0 

.latch $dffe~1600^Q~5 $dff~1197^Q~5 re tm3_clk_v0 0 

.latch $dffe~1600^Q~6 $dff~1197^Q~6 re tm3_clk_v0 0 

.latch $dffe~1600^Q~10 $dff~1197^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39688 $dffe~1081^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39690 $dffe~1081^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39692 $dffe~1081^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39694 $dffe~1081^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39696 $dffe~1081^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39698 $dffe~1081^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39700 $dffe~1081^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39702 $dffe~1081^Q~7 re tm3_clk_v0 0 

.latch $add~1080^ADD~207-2[1] $dff~1086^Q~2 re tm3_clk_v0 0 

.latch $add~1080^ADD~207-3[1] $dff~1086^Q~3 re tm3_clk_v0 0 

.latch $add~1080^ADD~207-4[1] $dff~1086^Q~4 re tm3_clk_v0 0 

.latch $add~1080^ADD~207-5[1] $dff~1086^Q~5 re tm3_clk_v0 0 

.latch $add~1080^ADD~207-6[1] $dff~1086^Q~6 re tm3_clk_v0 0 

.latch $add~1080^ADD~207-7[1] $dff~1086^Q~7 re tm3_clk_v0 0 

.latch $add~1080^ADD~207-8[1] $dff~1086^Q~8 re tm3_clk_v0 0 

.latch $add~1080^ADD~207-9[1] $dff~1086^Q~9 re tm3_clk_v0 0 

.latch $add~1079^ADD~208-2[1] $dff~1085^Q~1 re tm3_clk_v0 0 

.latch $add~1079^ADD~208-3[1] $dff~1085^Q~2 re tm3_clk_v0 0 

.latch $add~1079^ADD~208-4[1] $dff~1085^Q~3 re tm3_clk_v0 0 

.latch $add~1079^ADD~208-5[1] $dff~1085^Q~4 re tm3_clk_v0 0 

.latch $add~1079^ADD~208-6[1] $dff~1085^Q~5 re tm3_clk_v0 0 

.latch $add~1079^ADD~208-7[1] $dff~1085^Q~6 re tm3_clk_v0 0 

.latch $add~1079^ADD~208-8[1] $dff~1085^Q~7 re tm3_clk_v0 0 

.latch $add~1079^ADD~208-9[1] $dff~1085^Q~8 re tm3_clk_v0 0 

.latch $add~1079^ADD~208-10[1] $dff~1085^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39704 $dffe~1600^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39706 $dffe~1600^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39708 $dffe~1600^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39710 $dffe~1600^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39712 $dffe~1600^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39714 $dffe~1600^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39716 $dffe~1600^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39718 $dffe~1600^Q~10 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39720 $dffe~1621^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39722 $dffe~1621^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39724 $dffe~1621^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39726 $dffe~1621^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39728 $dffe~1621^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39730 $dffe~1621^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39732 $dffe~1621^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39734 $dffe~1621^Q~10 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39736 $dffe~1682^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39738 $dffe~1682^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39740 $dffe~1682^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39742 $dffe~1682^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39744 $dffe~1682^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39746 $dffe~1682^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39748 $dffe~1682^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39750 $dffe~1682^Q~7 re tm3_clk_v0 0 

.latch $dffe~1670^Q~0 $dff~1757^Q~0 re tm3_clk_v0 0 

.latch $dffe~1670^Q~1 $dff~1757^Q~1 re tm3_clk_v0 0 

.latch $dffe~1670^Q~2 $dff~1757^Q~2 re tm3_clk_v0 0 

.latch $dffe~1670^Q~3 $dff~1726^Q~0 re tm3_clk_v0 0 

.latch $dffe~1670^Q~4 $dff~1726^Q~1 re tm3_clk_v0 0 

.latch $dffe~1670^Q~5 $dff~1726^Q~2 re tm3_clk_v0 0 

.latch $dffe~1670^Q~6 $dff~1726^Q~3 re tm3_clk_v0 0 

.latch $dffe~1670^Q~7 $dff~1726^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39752 $dffe~1670^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39754 $dffe~1670^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39756 $dffe~1670^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39758 $dffe~1670^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39760 $dffe~1670^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39762 $dffe~1670^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39764 $dffe~1670^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39766 $dffe~1670^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39768 $dffe~1240^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39770 $dffe~1240^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39772 $dffe~1240^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39774 $dffe~1240^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39776 $dffe~1240^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39778 $dffe~1240^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39780 $dffe~1240^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39782 $dffe~1240^Q~7 re tm3_clk_v0 0 

.latch $dffe~601^Q~0 $dff~606^Q~0 re tm3_clk_v0 0 

.latch $dffe~601^Q~1 $dff~606^Q~1 re tm3_clk_v0 0 

.latch $dffe~601^Q~2 $dff~606^Q~2 re tm3_clk_v0 0 

.latch $dffe~601^Q~3 $dff~606^Q~3 re tm3_clk_v0 0 

.latch $dffe~601^Q~4 $dff~606^Q~4 re tm3_clk_v0 0 

.latch $dffe~601^Q~5 $dff~606^Q~5 re tm3_clk_v0 0 

.latch $dffe~601^Q~6 $dff~606^Q~6 re tm3_clk_v0 0 

.latch $dffe~601^Q~7 $dff~606^Q~7 re tm3_clk_v0 0 

.latch $dff~606^Q~0 $dff~604^Q~0 re tm3_clk_v0 0 

.latch $add~597^ADD~150-1[1] $dff~604^Q~1 re tm3_clk_v0 0 

.latch $add~597^ADD~150-2[1] $dff~604^Q~2 re tm3_clk_v0 0 

.latch $add~597^ADD~150-3[1] $dff~604^Q~3 re tm3_clk_v0 0 

.latch $add~597^ADD~150-4[1] $dff~604^Q~4 re tm3_clk_v0 0 

.latch $add~597^ADD~150-5[1] $dff~604^Q~5 re tm3_clk_v0 0 

.latch $add~597^ADD~150-6[1] $dff~604^Q~6 re tm3_clk_v0 0 

.latch $add~597^ADD~150-7[1] $dff~604^Q~7 re tm3_clk_v0 0 

.latch $add~597^ADD~150-8[1] $dff~604^Q~8 re tm3_clk_v0 0 

.latch $add~597^ADD~150-9[1] $dff~604^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39784 $dffe~1278^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39786 $dffe~1278^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39788 $dffe~1278^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39790 $dffe~1278^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39792 $dffe~1278^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39794 $dffe~1278^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$39796 $dffe~1278^Q~6 re tm3_clk_v0 0 

.names $dffe~689^Q~0 $dffe~1278^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26864 
1-0 1 
-11 1 

.names $dffe~689^Q~1 $dffe~1278^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26866 
1-0 1 
-11 1 

.names $dffe~689^Q~2 $dffe~1278^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26868 
1-0 1 
-11 1 

.names $dffe~689^Q~3 $dffe~1278^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26870 
1-0 1 
-11 1 

.names $dffe~689^Q~4 $dffe~1278^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26872 
1-0 1 
-11 1 

.names $dffe~689^Q~5 $dffe~1278^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26874 
1-0 1 
-11 1 

.names $dffe~689^Q~6 $dffe~1278^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26876 
1-0 1 
-11 1 

.names $dffe~689^Q~7 $dffe~1278^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26878 
1-0 1 
-11 1 

.names $dffe~688^Q~0 $dffe~689^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26880 
1-0 1 
-11 1 

.names $dffe~688^Q~1 $dffe~689^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26882 
1-0 1 
-11 1 

.names $dffe~688^Q~2 $dffe~689^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26884 
1-0 1 
-11 1 

.names $dffe~688^Q~3 $dffe~689^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26886 
1-0 1 
-11 1 

.names $dffe~688^Q~4 $dffe~689^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26888 
1-0 1 
-11 1 

.names $dffe~688^Q~5 $dffe~689^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26890 
1-0 1 
-11 1 

.names $dffe~688^Q~6 $dffe~689^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26892 
1-0 1 
-11 1 

.names $dffe~688^Q~7 $dffe~689^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26894 
1-0 1 
-11 1 

.names $dffe~687^Q~0 $dffe~688^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26896 
1-0 1 
-11 1 

.names $dffe~687^Q~1 $dffe~688^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26898 
1-0 1 
-11 1 

.names $dffe~687^Q~2 $dffe~688^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26900 
1-0 1 
-11 1 

.names $dffe~687^Q~3 $dffe~688^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26902 
1-0 1 
-11 1 

.names $dffe~687^Q~4 $dffe~688^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26904 
1-0 1 
-11 1 

.names $dffe~687^Q~5 $dffe~688^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26906 
1-0 1 
-11 1 

.names $dffe~687^Q~6 $dffe~688^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26908 
1-0 1 
-11 1 

.names $dffe~687^Q~7 $dffe~688^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26910 
1-0 1 
-11 1 

.names $dffe~1683^Q~0 $dff~1756^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26912 
1-0 1 
-11 1 

.names $dffe~1683^Q~1 $dff~1756^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26914 
1-0 1 
-11 1 

.names $dffe~1683^Q~2 $dff~1756^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26916 
1-0 1 
-11 1 

.names $dffe~1683^Q~3 $dff~1756^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26918 
1-0 1 
-11 1 

.names $dffe~1683^Q~4 $dff~1756^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26920 
1-0 1 
-11 1 

.names $dffe~1683^Q~5 $dff~1756^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26922 
1-0 1 
-11 1 

.names $dffe~1683^Q~6 $dff~1756^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26924 
1-0 1 
-11 1 

.names $dffe~1683^Q~7 $dff~1756^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26926 
1-0 1 
-11 1 

.names $dffe~1683^Q~8 $dff~1756^Q~8 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26928 
1-0 1 
-11 1 

.names $dffe~1622^Q~0 $dffe~1683^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26930 
1-0 1 
-11 1 

.names $dffe~1622^Q~1 $dffe~1683^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26932 
1-0 1 
-11 1 

.names $dffe~1622^Q~2 $dffe~1683^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26934 
1-0 1 
-11 1 

.names $dffe~1622^Q~3 $dffe~1683^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26936 
1-0 1 
-11 1 

.names $dffe~1622^Q~4 $dffe~1683^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26938 
1-0 1 
-11 1 

.names $dffe~1622^Q~5 $dffe~1683^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26940 
1-0 1 
-11 1 

.names $dffe~1622^Q~6 $dffe~1683^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26942 
1-0 1 
-11 1 

.names $dffe~1622^Q~7 $dffe~1683^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26944 
1-0 1 
-11 1 

.names $dffe~1622^Q~10 $dffe~1683^Q~8 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26946 
1-0 1 
-11 1 

.names $dffe~1601^Q~0 $dffe~1622^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26948 
1-0 1 
-11 1 

.names $dffe~1601^Q~1 $dffe~1622^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26950 
1-0 1 
-11 1 

.names $dffe~1601^Q~2 $dffe~1622^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26952 
1-0 1 
-11 1 

.names $dffe~1601^Q~3 $dffe~1622^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26954 
1-0 1 
-11 1 

.names $dffe~1601^Q~4 $dffe~1622^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26956 
1-0 1 
-11 1 

.names $dffe~1601^Q~5 $dffe~1622^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26958 
1-0 1 
-11 1 

.names $dffe~1601^Q~6 $dffe~1622^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26960 
1-0 1 
-11 1 

.names $dffe~1601^Q~7 $dffe~1622^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26962 
1-0 1 
-11 1 

.names $dffe~1601^Q~10 $dffe~1622^Q~10 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$26964 
1-0 1 
-11 1 

.names $dffe~829^Q~0 $dff~834^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$26998 
1-0 1 
-11 1 

.names $dffe~829^Q~1 $dff~834^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27000 
1-0 1 
-11 1 

.names $dffe~829^Q~2 $dff~834^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27002 
1-0 1 
-11 1 

.names $dffe~829^Q~3 $dff~834^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27004 
1-0 1 
-11 1 

.names $dffe~829^Q~4 $dff~834^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27006 
1-0 1 
-11 1 

.names $dffe~829^Q~5 $dff~834^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27008 
1-0 1 
-11 1 

.names $dffe~829^Q~6 $dff~834^Q~8 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27010 
1-0 1 
-11 1 

.names $dffe~829^Q~7 $dff~834^Q~9 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27012 
1-0 1 
-11 1 

.names $dffe~1005^Q~0 $dffe~1000^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27014 
1-0 1 
-11 1 

.names $dffe~1005^Q~1 $dffe~1000^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27016 
1-0 1 
-11 1 

.names $dffe~1005^Q~2 $dffe~1000^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27018 
1-0 1 
-11 1 

.names $dffe~1005^Q~3 $dffe~1000^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27020 
1-0 1 
-11 1 

.names $dffe~1005^Q~4 $dffe~1000^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27022 
1-0 1 
-11 1 

.names $dffe~1005^Q~5 $dffe~1000^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27024 
1-0 1 
-11 1 

.names $dffe~1005^Q~6 $dffe~1000^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27026 
1-0 1 
-11 1 

.names $dffe~1005^Q~7 $dffe~1000^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27028 
1-0 1 
-11 1 

.names $dffe~1000^Q~0 $dffe~1004^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27030 
1-0 1 
-11 1 

.names $dffe~1000^Q~1 $dffe~1004^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27032 
1-0 1 
-11 1 

.names $dffe~1000^Q~2 $dffe~1004^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27034 
1-0 1 
-11 1 

.names $dffe~1000^Q~3 $dffe~1004^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27036 
1-0 1 
-11 1 

.names $dffe~1000^Q~4 $dffe~1004^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27038 
1-0 1 
-11 1 

.names $dffe~1000^Q~5 $dffe~1004^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27040 
1-0 1 
-11 1 

.names $dffe~1000^Q~6 $dffe~1004^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27042 
1-0 1 
-11 1 

.names $dffe~1000^Q~7 $dffe~1004^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27044 
1-0 1 
-11 1 

.names $dffe~1004^Q~0 $dffe~1003^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27046 
1-0 1 
-11 1 

.names $dffe~1004^Q~1 $dffe~1003^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27048 
1-0 1 
-11 1 

.names $dffe~1004^Q~2 $dffe~1003^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27050 
1-0 1 
-11 1 

.names $dffe~1004^Q~3 $dffe~1003^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27052 
1-0 1 
-11 1 

.names $dffe~1004^Q~4 $dffe~1003^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27054 
1-0 1 
-11 1 

.names $dffe~1004^Q~5 $dffe~1003^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27056 
1-0 1 
-11 1 

.names $dffe~1004^Q~6 $dffe~1003^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27058 
1-0 1 
-11 1 

.names $dffe~1004^Q~7 $dffe~1003^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27060 
1-0 1 
-11 1 

.names $dffe~814^Q~0 $dffe~813^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27062 
1-0 1 
-11 1 

.names $dffe~814^Q~1 $dffe~813^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27064 
1-0 1 
-11 1 

.names $dffe~814^Q~2 $dffe~813^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27066 
1-0 1 
-11 1 

.names $dffe~814^Q~3 $dffe~813^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27068 
1-0 1 
-11 1 

.names $dffe~814^Q~4 $dffe~813^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27070 
1-0 1 
-11 1 

.names $dffe~814^Q~5 $dffe~813^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27072 
1-0 1 
-11 1 

.names $dffe~814^Q~6 $dffe~813^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27074 
1-0 1 
-11 1 

.names $dffe~814^Q~7 $dffe~813^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27076 
1-0 1 
-11 1 

.names $dffe~1615^Q~0 $dffe~1636^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27078 
1-0 1 
-11 1 

.names $dffe~1615^Q~1 $dffe~1636^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27080 
1-0 1 
-11 1 

.names $dffe~1615^Q~2 $dffe~1636^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27082 
1-0 1 
-11 1 

.names $dffe~1615^Q~3 $dffe~1636^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27084 
1-0 1 
-11 1 

.names $dffe~1615^Q~4 $dffe~1636^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27086 
1-0 1 
-11 1 

.names $dffe~1615^Q~5 $dffe~1636^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27088 
1-0 1 
-11 1 

.names $dffe~1615^Q~6 $dffe~1636^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27090 
1-0 1 
-11 1 

.names $dffe~1615^Q~7 $dffe~1636^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27092 
1-0 1 
-11 1 

.names $dffe~1615^Q~10 $dffe~1636^Q~10 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27094 
1-0 1 
-11 1 

.names $dffe~1636^Q~0 $dffe~1697^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27096 
1-0 1 
-11 1 

.names $dffe~1636^Q~1 $dffe~1697^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27098 
1-0 1 
-11 1 

.names $dffe~1636^Q~2 $dffe~1697^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27100 
1-0 1 
-11 1 

.names $dffe~1636^Q~3 $dffe~1697^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27102 
1-0 1 
-11 1 

.names $dffe~1636^Q~4 $dffe~1697^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27104 
1-0 1 
-11 1 

.names $dffe~1636^Q~5 $dffe~1697^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27106 
1-0 1 
-11 1 

.names $dffe~1636^Q~6 $dffe~1697^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27108 
1-0 1 
-11 1 

.names $dffe~1636^Q~7 $dffe~1697^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27110 
1-0 1 
-11 1 

.names $dffe~1636^Q~10 $dffe~1697^Q~8 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27112 
1-0 1 
-11 1 

.names $dffe~1697^Q~0 $dff~1742^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27114 
1-0 1 
-11 1 

.names $dffe~1697^Q~1 $dff~1742^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27116 
1-0 1 
-11 1 

.names $dffe~1697^Q~2 $dff~1742^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27118 
1-0 1 
-11 1 

.names $dffe~1697^Q~3 $dff~1742^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27120 
1-0 1 
-11 1 

.names $dffe~1697^Q~4 $dff~1742^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27122 
1-0 1 
-11 1 

.names $dffe~1697^Q~5 $dff~1742^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27124 
1-0 1 
-11 1 

.names $dffe~1697^Q~6 $dff~1742^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27126 
1-0 1 
-11 1 

.names $dffe~1697^Q~7 $dff~1742^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27128 
1-0 1 
-11 1 

.names $dffe~1697^Q~8 $dff~1742^Q~8 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27130 
1-0 1 
-11 1 

.names $dffe~865^Q~0 $dff~870^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27132 
1-0 1 
-11 1 

.names $dffe~865^Q~1 $dff~870^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27134 
1-0 1 
-11 1 

.names $dffe~865^Q~2 $dff~870^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27136 
1-0 1 
-11 1 

.names $dffe~865^Q~3 $dff~870^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27138 
1-0 1 
-11 1 

.names $dffe~865^Q~4 $dff~870^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27140 
1-0 1 
-11 1 

.names $dffe~865^Q~5 $dff~870^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27142 
1-0 1 
-11 1 

.names $dffe~865^Q~6 $dff~870^Q~8 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27144 
1-0 1 
-11 1 

.names $dffe~865^Q~7 $dff~870^Q~9 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27146 
1-0 1 
-11 1 

.names $dffe~866^Q~0 $dffe~492^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27154 
1-0 1 
-11 1 

.names $dffe~866^Q~1 $dffe~492^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27156 
1-0 1 
-11 1 

.names $dffe~866^Q~2 $dffe~492^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27158 
1-0 1 
-11 1 

.names $dffe~866^Q~3 $dffe~492^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27160 
1-0 1 
-11 1 

.names $dffe~866^Q~4 $dffe~492^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27162 
1-0 1 
-11 1 

.names $dffe~866^Q~5 $dffe~492^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27164 
1-0 1 
-11 1 

.names $dffe~866^Q~6 $dffe~492^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27166 
1-0 1 
-11 1 

.names $dffe~866^Q~7 $dffe~492^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27168 
1-0 1 
-11 1 

.names $dffe~492^Q~0 $dff~495^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27170 
1-0 1 
-11 1 

.names $dffe~492^Q~1 $dff~495^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27172 
1-0 1 
-11 1 

.names $dffe~492^Q~2 $dff~495^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27174 
1-0 1 
-11 1 

.names $dffe~492^Q~3 $dff~495^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27176 
1-0 1 
-11 1 

.names $dffe~492^Q~4 $dff~495^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27178 
1-0 1 
-11 1 

.names $dffe~492^Q~5 $dff~495^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27180 
1-0 1 
-11 1 

.names $dffe~492^Q~6 $dff~495^Q~8 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27182 
1-0 1 
-11 1 

.names $dffe~492^Q~7 $dff~495^Q~9 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27184 
1-0 1 
-11 1 

.names $dffe~964^Q~0 $dffe~968^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27186 
1-0 1 
-11 1 

.names $dffe~964^Q~1 $dffe~968^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27188 
1-0 1 
-11 1 

.names $dffe~964^Q~2 $dffe~968^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27190 
1-0 1 
-11 1 

.names $dffe~964^Q~3 $dffe~968^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27192 
1-0 1 
-11 1 

.names $dffe~964^Q~4 $dffe~968^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27194 
1-0 1 
-11 1 

.names $dffe~964^Q~5 $dffe~968^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27196 
1-0 1 
-11 1 

.names $dffe~964^Q~6 $dffe~968^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27198 
1-0 1 
-11 1 

.names $dffe~964^Q~7 $dffe~968^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27200 
1-0 1 
-11 1 

.names $dffe~1614^Q~0 $dffe~1635^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27202 
1-0 1 
-11 1 

.names $dffe~1614^Q~1 $dffe~1635^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27204 
1-0 1 
-11 1 

.names $dffe~1614^Q~2 $dffe~1635^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27206 
1-0 1 
-11 1 

.names $dffe~1614^Q~3 $dffe~1635^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27208 
1-0 1 
-11 1 

.names $dffe~1614^Q~4 $dffe~1635^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27210 
1-0 1 
-11 1 

.names $dffe~1614^Q~5 $dffe~1635^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27212 
1-0 1 
-11 1 

.names $dffe~1614^Q~6 $dffe~1635^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27214 
1-0 1 
-11 1 

.names $dffe~1614^Q~10 $dffe~1635^Q~10 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27216 
1-0 1 
-11 1 

.names $dffe~969^Q~0 $dffe~964^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27218 
1-0 1 
-11 1 

.names $dffe~969^Q~1 $dffe~964^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27220 
1-0 1 
-11 1 

.names $dffe~969^Q~2 $dffe~964^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27222 
1-0 1 
-11 1 

.names $dffe~969^Q~3 $dffe~964^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27224 
1-0 1 
-11 1 

.names $dffe~969^Q~4 $dffe~964^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27226 
1-0 1 
-11 1 

.names $dffe~969^Q~5 $dffe~964^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27228 
1-0 1 
-11 1 

.names $dffe~969^Q~6 $dffe~964^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27230 
1-0 1 
-11 1 

.names $dffe~969^Q~7 $dffe~964^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27232 
1-0 1 
-11 1 

.names $dffe~970^Q~0 $dffe~969^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27234 
1-0 1 
-11 1 

.names $dffe~970^Q~1 $dffe~969^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27236 
1-0 1 
-11 1 

.names $dffe~970^Q~2 $dffe~969^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27238 
1-0 1 
-11 1 

.names $dffe~970^Q~3 $dffe~969^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27240 
1-0 1 
-11 1 

.names $dffe~970^Q~4 $dffe~969^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27242 
1-0 1 
-11 1 

.names $dffe~970^Q~5 $dffe~969^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27244 
1-0 1 
-11 1 

.names $dffe~970^Q~6 $dffe~969^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27246 
1-0 1 
-11 1 

.names $dffe~970^Q~7 $dffe~969^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27248 
1-0 1 
-11 1 

.names $dffe~963^Q~0 $dffe~970^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27250 
1-0 1 
-11 1 

.names $dffe~963^Q~1 $dffe~970^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27252 
1-0 1 
-11 1 

.names $dffe~963^Q~2 $dffe~970^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27254 
1-0 1 
-11 1 

.names $dffe~963^Q~3 $dffe~970^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27256 
1-0 1 
-11 1 

.names $dffe~963^Q~4 $dffe~970^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27258 
1-0 1 
-11 1 

.names $dffe~963^Q~5 $dffe~970^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27260 
1-0 1 
-11 1 

.names $dffe~963^Q~6 $dffe~970^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27262 
1-0 1 
-11 1 

.names $dffe~963^Q~7 $dffe~970^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27264 
1-0 1 
-11 1 

.names $dffe~491^Q~0 $dffe~1288^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27298 
1-0 1 
-11 1 

.names $dffe~491^Q~1 $dffe~1288^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27300 
1-0 1 
-11 1 

.names $dffe~491^Q~2 $dffe~1288^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27302 
1-0 1 
-11 1 

.names $dffe~491^Q~3 $dffe~1288^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27304 
1-0 1 
-11 1 

.names $dffe~491^Q~4 $dffe~1288^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27306 
1-0 1 
-11 1 

.names $dffe~491^Q~5 $dffe~1288^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27308 
1-0 1 
-11 1 

.names $dffe~491^Q~6 $dffe~1288^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27310 
1-0 1 
-11 1 

.names $dffe~491^Q~7 $dffe~1288^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27312 
1-0 1 
-11 1 

.names $dffe~490^Q~0 $dffe~491^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27314 
1-0 1 
-11 1 

.names $dffe~490^Q~1 $dffe~491^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27316 
1-0 1 
-11 1 

.names $dffe~490^Q~2 $dffe~491^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27318 
1-0 1 
-11 1 

.names $dffe~490^Q~3 $dffe~491^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27320 
1-0 1 
-11 1 

.names $dffe~490^Q~4 $dffe~491^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27322 
1-0 1 
-11 1 

.names $dffe~490^Q~5 $dffe~491^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27324 
1-0 1 
-11 1 

.names $dffe~490^Q~6 $dffe~491^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27326 
1-0 1 
-11 1 

.names $dffe~490^Q~7 $dffe~491^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27328 
1-0 1 
-11 1 

.names $dffe~489^Q~0 $dffe~490^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27330 
1-0 1 
-11 1 

.names $dffe~489^Q~1 $dffe~490^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27332 
1-0 1 
-11 1 

.names $dffe~489^Q~2 $dffe~490^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27334 
1-0 1 
-11 1 

.names $dffe~489^Q~3 $dffe~490^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27336 
1-0 1 
-11 1 

.names $dffe~489^Q~4 $dffe~490^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27338 
1-0 1 
-11 1 

.names $dffe~489^Q~5 $dffe~490^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27340 
1-0 1 
-11 1 

.names $dffe~489^Q~6 $dffe~490^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27342 
1-0 1 
-11 1 

.names $dffe~489^Q~7 $dffe~490^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27344 
1-0 1 
-11 1 

.names $dffe~968^Q~0 $dffe~967^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27346 
1-0 1 
-11 1 

.names $dffe~968^Q~1 $dffe~967^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27348 
1-0 1 
-11 1 

.names $dffe~968^Q~2 $dffe~967^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27350 
1-0 1 
-11 1 

.names $dffe~968^Q~3 $dffe~967^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27352 
1-0 1 
-11 1 

.names $dffe~968^Q~4 $dffe~967^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27354 
1-0 1 
-11 1 

.names $dffe~968^Q~5 $dffe~967^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27356 
1-0 1 
-11 1 

.names $dffe~968^Q~6 $dffe~967^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27358 
1-0 1 
-11 1 

.names $dffe~968^Q~7 $dffe~967^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27360 
1-0 1 
-11 1 

.names $dffe~1696^Q~0 $dff~1743^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27362 
1-0 1 
-11 1 

.names $dffe~1696^Q~1 $dff~1743^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27364 
1-0 1 
-11 1 

.names $dffe~1696^Q~2 $dff~1743^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27366 
1-0 1 
-11 1 

.names $dffe~1696^Q~3 $dff~1720^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27368 
1-0 1 
-11 1 

.names $dffe~1696^Q~4 $dff~1720^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27370 
1-0 1 
-11 1 

.names $dffe~1696^Q~5 $dff~1720^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27372 
1-0 1 
-11 1 

.names $dffe~1696^Q~6 $dff~1720^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27374 
1-0 1 
-11 1 

.names $dffe~1696^Q~7 $dff~1720^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27376 
1-0 1 
-11 1 

.names $dffe~967^Q~0 $dffe~962^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27378 
1-0 1 
-11 1 

.names $dffe~967^Q~1 $dffe~962^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27380 
1-0 1 
-11 1 

.names $dffe~967^Q~2 $dffe~962^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27382 
1-0 1 
-11 1 

.names $dffe~967^Q~3 $dffe~962^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27384 
1-0 1 
-11 1 

.names $dffe~967^Q~4 $dffe~962^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27386 
1-0 1 
-11 1 

.names $dffe~967^Q~5 $dffe~962^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27388 
1-0 1 
-11 1 

.names $dffe~967^Q~6 $dffe~962^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27390 
1-0 1 
-11 1 

.names $dffe~967^Q~7 $dffe~962^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27392 
1-0 1 
-11 1 

.names $dffe~1677^Q~0 $dffe~997^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27394 
1-0 1 
-11 1 

.names $dffe~1677^Q~1 $dffe~997^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27396 
1-0 1 
-11 1 

.names $dffe~1677^Q~2 $dffe~997^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27398 
1-0 1 
-11 1 

.names $dffe~1677^Q~3 $dffe~997^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27400 
1-0 1 
-11 1 

.names $dffe~1677^Q~4 $dffe~997^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27402 
1-0 1 
-11 1 

.names $dffe~1677^Q~5 $dffe~997^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27404 
1-0 1 
-11 1 

.names $dffe~1677^Q~6 $dffe~997^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27406 
1-0 1 
-11 1 

.names $dffe~1677^Q~7 $dffe~997^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27408 
1-0 1 
-11 1 

.names $dffe~998^Q~0 $dffe~613^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27410 
1-0 1 
-11 1 

.names $dffe~998^Q~1 $dffe~613^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27412 
1-0 1 
-11 1 

.names $dffe~998^Q~2 $dffe~613^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27414 
1-0 1 
-11 1 

.names $dffe~998^Q~3 $dffe~613^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27416 
1-0 1 
-11 1 

.names $dffe~998^Q~4 $dffe~613^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27418 
1-0 1 
-11 1 

.names $dffe~998^Q~5 $dffe~613^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27420 
1-0 1 
-11 1 

.names $dffe~998^Q~6 $dffe~613^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27422 
1-0 1 
-11 1 

.names $dffe~998^Q~7 $dffe~613^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27424 
1-0 1 
-11 1 

.names $dffe~613^Q~0 $dff~616^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27426 
1-0 1 
-11 1 

.names $dffe~613^Q~1 $dff~616^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27428 
1-0 1 
-11 1 

.names $dffe~613^Q~2 $dff~616^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27430 
1-0 1 
-11 1 

.names $dffe~613^Q~3 $dff~616^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27432 
1-0 1 
-11 1 

.names $dffe~613^Q~4 $dff~616^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27434 
1-0 1 
-11 1 

.names $dffe~613^Q~5 $dff~616^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27436 
1-0 1 
-11 1 

.names $dffe~613^Q~6 $dff~616^Q~8 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27438 
1-0 1 
-11 1 

.names $dffe~613^Q~7 $dff~616^Q~9 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27440 
1-0 1 
-11 1 

.names $dffe~610^Q~0 $dffe~611^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27442 
1-0 1 
-11 1 

.names $dffe~610^Q~1 $dffe~611^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27444 
1-0 1 
-11 1 

.names $dffe~610^Q~2 $dffe~611^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27446 
1-0 1 
-11 1 

.names $dffe~610^Q~3 $dffe~611^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27448 
1-0 1 
-11 1 

.names $dffe~610^Q~4 $dffe~611^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27450 
1-0 1 
-11 1 

.names $dffe~610^Q~5 $dffe~611^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27452 
1-0 1 
-11 1 

.names $dffe~610^Q~6 $dffe~611^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27454 
1-0 1 
-11 1 

.names $dffe~610^Q~7 $dffe~611^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27456 
1-0 1 
-11 1 

.names $dffe~611^Q~0 $dffe~612^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27458 
1-0 1 
-11 1 

.names $dffe~611^Q~1 $dffe~612^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27460 
1-0 1 
-11 1 

.names $dffe~611^Q~2 $dffe~612^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27462 
1-0 1 
-11 1 

.names $dffe~611^Q~3 $dffe~612^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27464 
1-0 1 
-11 1 

.names $dffe~611^Q~4 $dffe~612^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27466 
1-0 1 
-11 1 

.names $dffe~611^Q~5 $dffe~612^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27468 
1-0 1 
-11 1 

.names $dffe~611^Q~6 $dffe~612^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27470 
1-0 1 
-11 1 

.names $dffe~611^Q~7 $dffe~612^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27472 
1-0 1 
-11 1 

.names $dffe~612^Q~0 $dffe~1285^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27474 
1-0 1 
-11 1 

.names $dffe~612^Q~1 $dffe~1285^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27476 
1-0 1 
-11 1 

.names $dffe~612^Q~2 $dffe~1285^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27478 
1-0 1 
-11 1 

.names $dffe~612^Q~3 $dffe~1285^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27480 
1-0 1 
-11 1 

.names $dffe~612^Q~4 $dffe~1285^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27482 
1-0 1 
-11 1 

.names $dffe~612^Q~5 $dffe~1285^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27484 
1-0 1 
-11 1 

.names $dffe~612^Q~6 $dffe~1285^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27486 
1-0 1 
-11 1 

.names $dffe~612^Q~7 $dffe~1285^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27488 
1-0 1 
-11 1 

.names $dffe~843^Q~0 $dffe~850^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27506 
1-0 1 
-11 1 

.names $dffe~843^Q~1 $dffe~850^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27508 
1-0 1 
-11 1 

.names $dffe~843^Q~2 $dffe~850^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27510 
1-0 1 
-11 1 

.names $dffe~843^Q~3 $dffe~850^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27512 
1-0 1 
-11 1 

.names $dffe~843^Q~4 $dffe~850^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27514 
1-0 1 
-11 1 

.names $dffe~843^Q~5 $dffe~850^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27516 
1-0 1 
-11 1 

.names $dffe~843^Q~6 $dffe~850^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27518 
1-0 1 
-11 1 

.names $dffe~843^Q~7 $dffe~850^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27520 
1-0 1 
-11 1 

.names $dffe~841^Q~0 $dff~846^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27522 
1-0 1 
-11 1 

.names $dffe~841^Q~1 $dff~846^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27524 
1-0 1 
-11 1 

.names $dffe~841^Q~2 $dff~846^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27526 
1-0 1 
-11 1 

.names $dffe~841^Q~3 $dff~846^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27528 
1-0 1 
-11 1 

.names $dffe~841^Q~4 $dff~846^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27530 
1-0 1 
-11 1 

.names $dffe~841^Q~5 $dff~846^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27532 
1-0 1 
-11 1 

.names $dffe~841^Q~6 $dff~846^Q~8 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27534 
1-0 1 
-11 1 

.names $dffe~841^Q~7 $dff~846^Q~9 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27536 
1-0 1 
-11 1 

.names $dffe~850^Q~0 $dffe~849^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27554 
1-0 1 
-11 1 

.names $dffe~850^Q~1 $dffe~849^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27556 
1-0 1 
-11 1 

.names $dffe~850^Q~2 $dffe~849^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27558 
1-0 1 
-11 1 

.names $dffe~850^Q~3 $dffe~849^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27560 
1-0 1 
-11 1 

.names $dffe~850^Q~4 $dffe~849^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27562 
1-0 1 
-11 1 

.names $dffe~850^Q~5 $dffe~849^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27564 
1-0 1 
-11 1 

.names $dffe~850^Q~6 $dffe~849^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27566 
1-0 1 
-11 1 

.names $dffe~850^Q~7 $dffe~849^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27568 
1-0 1 
-11 1 

.names $dffe~849^Q~0 $dffe~844^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27570 
1-0 1 
-11 1 

.names $dffe~849^Q~1 $dffe~844^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27572 
1-0 1 
-11 1 

.names $dffe~849^Q~2 $dffe~844^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27574 
1-0 1 
-11 1 

.names $dffe~849^Q~3 $dffe~844^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27576 
1-0 1 
-11 1 

.names $dffe~849^Q~4 $dffe~844^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27578 
1-0 1 
-11 1 

.names $dffe~849^Q~5 $dffe~844^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27580 
1-0 1 
-11 1 

.names $dffe~849^Q~6 $dffe~844^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27582 
1-0 1 
-11 1 

.names $dffe~849^Q~7 $dffe~844^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27584 
1-0 1 
-11 1 

.names $dffe~844^Q~0 $dffe~848^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27586 
1-0 1 
-11 1 

.names $dffe~844^Q~1 $dffe~848^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27588 
1-0 1 
-11 1 

.names $dffe~844^Q~2 $dffe~848^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27590 
1-0 1 
-11 1 

.names $dffe~844^Q~3 $dffe~848^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27592 
1-0 1 
-11 1 

.names $dffe~844^Q~4 $dffe~848^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27594 
1-0 1 
-11 1 

.names $dffe~844^Q~5 $dffe~848^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27596 
1-0 1 
-11 1 

.names $dffe~844^Q~6 $dffe~848^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27598 
1-0 1 
-11 1 

.names $dffe~844^Q~7 $dffe~848^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27600 
1-0 1 
-11 1 

.names $dffe~848^Q~0 $dffe~847^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27602 
1-0 1 
-11 1 

.names $dffe~848^Q~1 $dffe~847^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27604 
1-0 1 
-11 1 

.names $dffe~848^Q~2 $dffe~847^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27606 
1-0 1 
-11 1 

.names $dffe~848^Q~3 $dffe~847^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27608 
1-0 1 
-11 1 

.names $dffe~848^Q~4 $dffe~847^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27610 
1-0 1 
-11 1 

.names $dffe~848^Q~5 $dffe~847^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27612 
1-0 1 
-11 1 

.names $dffe~848^Q~6 $dffe~847^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27614 
1-0 1 
-11 1 

.names $dffe~848^Q~7 $dffe~847^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$27616 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[23] $auto$rtlil.cc:2607:MuxGate$27626 $reduce_and~84^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27628 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[24] $auto$rtlil.cc:2607:MuxGate$27630 $reduce_and~84^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27632 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[25] $auto$rtlil.cc:2607:MuxGate$27634 $reduce_and~84^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27636 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[26] $auto$rtlil.cc:2607:MuxGate$27638 $reduce_and~84^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27640 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[27] $auto$rtlil.cc:2607:MuxGate$27642 $reduce_and~84^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27644 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[28] $auto$rtlil.cc:2607:MuxGate$27646 $reduce_and~84^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27648 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[29] $auto$rtlil.cc:2607:MuxGate$27650 $reduce_and~84^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27652 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[30] $auto$rtlil.cc:2607:MuxGate$27654 $reduce_and~84^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27656 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.A[8] \
 $auto$rtlil.cc:2607:MuxGate$27658 $reduce_and~84^Y~0 $auto$rtlil.cc:2607:MuxGate$27660 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.A[9] \
 $auto$rtlil.cc:2607:MuxGate$27662 $reduce_and~84^Y~0 $auto$rtlil.cc:2607:MuxGate$27664 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[0] offchip_sram_data_in~0 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27672 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[1] offchip_sram_data_in~1 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27674 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[2] offchip_sram_data_in~2 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27676 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[3] offchip_sram_data_in~3 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27678 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[4] offchip_sram_data_in~4 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27680 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[5] offchip_sram_data_in~5 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27682 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[6] offchip_sram_data_in~6 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27684 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[7] offchip_sram_data_in~7 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27686 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.A[0] offchip_sram_data_in~8 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27688 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.A[1] offchip_sram_data_in~9 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27690 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.A[2] offchip_sram_data_in~10 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27692 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.A[3] offchip_sram_data_in~11 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27694 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.A[4] offchip_sram_data_in~12 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27696 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.A[5] offchip_sram_data_in~13 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27698 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.A[6] offchip_sram_data_in~14 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27700 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.A[7] offchip_sram_data_in~15 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27702 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[48] offchip_sram_data_in~16 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27704 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[49] offchip_sram_data_in~17 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27706 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[50] offchip_sram_data_in~18 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27708 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[51] offchip_sram_data_in~19 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27710 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[52] offchip_sram_data_in~20 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27712 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[53] offchip_sram_data_in~21 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27714 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[54] offchip_sram_data_in~22 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27716 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[55] offchip_sram_data_in~23 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27718 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[40] offchip_sram_data_in~24 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27720 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[41] offchip_sram_data_in~25 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27722 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[42] offchip_sram_data_in~26 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27724 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[43] offchip_sram_data_in~27 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27726 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[44] offchip_sram_data_in~28 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27728 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[45] offchip_sram_data_in~29 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27730 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[46] offchip_sram_data_in~30 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27732 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[47] offchip_sram_data_in~31 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27734 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[32] offchip_sram_data_in~32 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27736 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[33] offchip_sram_data_in~33 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27738 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[34] offchip_sram_data_in~34 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27740 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[35] offchip_sram_data_in~35 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27742 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[36] offchip_sram_data_in~36 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27744 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[37] offchip_sram_data_in~37 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27746 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[38] offchip_sram_data_in~38 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27748 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[39] offchip_sram_data_in~39 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27750 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[24] offchip_sram_data_in~40 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27752 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[25] offchip_sram_data_in~41 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27754 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[26] offchip_sram_data_in~42 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27756 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[27] offchip_sram_data_in~43 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27758 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[28] offchip_sram_data_in~44 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27760 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[29] offchip_sram_data_in~45 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27762 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[30] offchip_sram_data_in~46 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27764 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[31] offchip_sram_data_in~47 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27766 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[16] offchip_sram_data_in~48 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27768 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[17] offchip_sram_data_in~49 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27770 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[18] offchip_sram_data_in~50 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27772 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[19] offchip_sram_data_in~51 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27774 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[20] offchip_sram_data_in~52 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27776 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[21] offchip_sram_data_in~53 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27778 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[22] offchip_sram_data_in~54 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27780 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[23] offchip_sram_data_in~55 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27782 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[8] offchip_sram_data_in~56 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27784 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[9] offchip_sram_data_in~57 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27786 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[10] offchip_sram_data_in~58 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27788 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[11] offchip_sram_data_in~59 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27790 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[12] offchip_sram_data_in~60 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27792 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[13] offchip_sram_data_in~61 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27794 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[14] offchip_sram_data_in~62 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27796 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[15] offchip_sram_data_in~63 $reduce_and~83^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$27798 
1-0 1 
-11 1 

.names $dffe~1618^Q~0 $dffe~1639^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27802 
1-0 1 
-11 1 

.names $dffe~1618^Q~1 $dffe~1639^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27804 
1-0 1 
-11 1 

.names $dffe~1618^Q~2 $dffe~1639^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27806 
1-0 1 
-11 1 

.names $dffe~1618^Q~3 $dffe~1639^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27808 
1-0 1 
-11 1 

.names $dffe~1618^Q~4 $dffe~1639^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27810 
1-0 1 
-11 1 

.names $dffe~1618^Q~5 $dffe~1639^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27812 
1-0 1 
-11 1 

.names $dffe~1618^Q~6 $dffe~1639^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27814 
1-0 1 
-11 1 

.names $dffe~1618^Q~10 $dffe~1639^Q~10 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27816 
1-0 1 
-11 1 

.names $dffe~1700^Q~0 $dff~1739^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27836 
1-0 1 
-11 1 

.names $dffe~1700^Q~1 $dff~1739^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27838 
1-0 1 
-11 1 

.names $dffe~1700^Q~2 $dff~1739^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27840 
1-0 1 
-11 1 

.names $dffe~1700^Q~3 $dff~1739^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27842 
1-0 1 
-11 1 

.names $dffe~1700^Q~4 $dff~1739^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27844 
1-0 1 
-11 1 

.names $dffe~1700^Q~5 $dff~1739^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27846 
1-0 1 
-11 1 

.names $dffe~1700^Q~6 $dff~1739^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27848 
1-0 1 
-11 1 

.names $dffe~1700^Q~7 $dff~1739^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27850 
1-0 1 
-11 1 

.names $dffe~1639^Q~0 $dffe~1700^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27852 
1-0 1 
-11 1 

.names $dffe~1639^Q~1 $dffe~1700^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27854 
1-0 1 
-11 1 

.names $dffe~1639^Q~2 $dffe~1700^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27856 
1-0 1 
-11 1 

.names $dffe~1639^Q~3 $dffe~1700^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27858 
1-0 1 
-11 1 

.names $dffe~1639^Q~4 $dffe~1700^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27860 
1-0 1 
-11 1 

.names $dffe~1639^Q~5 $dffe~1700^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27862 
1-0 1 
-11 1 

.names $dffe~1639^Q~6 $dffe~1700^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27864 
1-0 1 
-11 1 

.names $dffe~1639^Q~10 $dffe~1700^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27866 
1-0 1 
-11 1 

.names $dffe~1679^Q~0 $dffe~961^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27868 
1-0 1 
-11 1 

.names $dffe~1679^Q~1 $dffe~961^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27870 
1-0 1 
-11 1 

.names $dffe~1679^Q~2 $dffe~961^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27872 
1-0 1 
-11 1 

.names $dffe~1679^Q~3 $dffe~961^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27874 
1-0 1 
-11 1 

.names $dffe~1679^Q~4 $dffe~961^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27876 
1-0 1 
-11 1 

.names $dffe~1679^Q~5 $dffe~961^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27878 
1-0 1 
-11 1 

.names $dffe~1679^Q~6 $dffe~961^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27880 
1-0 1 
-11 1 

.names $dffe~1679^Q~7 $dffe~961^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27882 
1-0 1 
-11 1 

.names $dffe~961^Q~0 $dff~966^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27884 
1-0 1 
-11 1 

.names $dffe~961^Q~1 $dff~966^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27886 
1-0 1 
-11 1 

.names $dffe~961^Q~2 $dff~966^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27888 
1-0 1 
-11 1 

.names $dffe~961^Q~3 $dff~966^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27890 
1-0 1 
-11 1 

.names $dffe~961^Q~4 $dff~966^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27892 
1-0 1 
-11 1 

.names $dffe~961^Q~5 $dff~966^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27894 
1-0 1 
-11 1 

.names $dffe~961^Q~6 $dff~966^Q~8 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27896 
1-0 1 
-11 1 

.names $dffe~961^Q~7 $dff~966^Q~9 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27898 
1-0 1 
-11 1 

.names $dffe~962^Q~0 $dffe~580^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27916 
1-0 1 
-11 1 

.names $dffe~962^Q~1 $dffe~580^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27918 
1-0 1 
-11 1 

.names $dffe~962^Q~2 $dffe~580^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27920 
1-0 1 
-11 1 

.names $dffe~962^Q~3 $dffe~580^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27922 
1-0 1 
-11 1 

.names $dffe~962^Q~4 $dffe~580^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27924 
1-0 1 
-11 1 

.names $dffe~962^Q~5 $dffe~580^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27926 
1-0 1 
-11 1 

.names $dffe~962^Q~6 $dffe~580^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27928 
1-0 1 
-11 1 

.names $dffe~962^Q~7 $dffe~580^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27930 
1-0 1 
-11 1 

.names $dffe~580^Q~0 $dff~583^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27932 
1-0 1 
-11 1 

.names $dffe~580^Q~1 $dff~583^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27934 
1-0 1 
-11 1 

.names $dffe~580^Q~2 $dff~583^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27936 
1-0 1 
-11 1 

.names $dffe~580^Q~3 $dff~583^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27938 
1-0 1 
-11 1 

.names $dffe~580^Q~4 $dff~583^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27940 
1-0 1 
-11 1 

.names $dffe~580^Q~5 $dff~583^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27942 
1-0 1 
-11 1 

.names $dffe~580^Q~6 $dff~583^Q~8 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27944 
1-0 1 
-11 1 

.names $dffe~580^Q~7 $dff~583^Q~9 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$27946 
1-0 1 
-11 1 

.names $dffe~30^Q~0 $auto$hard_block.cc:122:cell_hard_block$3335.Y[0] $reduce_and~85^Y~0 $auto$rtlil.cc:2607:MuxGate$27988 
1-0 1 
-11 1 

.names $dffe~30^Q~1 $auto$hard_block.cc:122:cell_hard_block$3335.Y[1] $reduce_and~85^Y~0 $auto$rtlil.cc:2607:MuxGate$27990 
1-0 1 
-11 1 

.names $dffe~30^Q~2 $auto$hard_block.cc:122:cell_hard_block$3335.Y[2] $reduce_and~85^Y~0 $auto$rtlil.cc:2607:MuxGate$27992 
1-0 1 
-11 1 

.names $dffe~30^Q~3 $auto$hard_block.cc:122:cell_hard_block$3335.Y[3] $reduce_and~85^Y~0 $auto$rtlil.cc:2607:MuxGate$27994 
1-0 1 
-11 1 

.names $dffe~30^Q~4 $auto$hard_block.cc:122:cell_hard_block$3335.Y[4] $reduce_and~85^Y~0 $auto$rtlil.cc:2607:MuxGate$27996 
1-0 1 
-11 1 

.names $dffe~30^Q~5 $auto$hard_block.cc:122:cell_hard_block$3335.Y[5] $reduce_and~85^Y~0 $auto$rtlil.cc:2607:MuxGate$27998 
1-0 1 
-11 1 

.names $dffe~30^Q~6 $auto$hard_block.cc:122:cell_hard_block$3335.Y[6] $reduce_and~85^Y~0 $auto$rtlil.cc:2607:MuxGate$28000 
1-0 1 
-11 1 

.names $dffe~30^Q~7 $auto$hard_block.cc:122:cell_hard_block$3335.Y[7] $reduce_and~85^Y~0 $auto$rtlil.cc:2607:MuxGate$28002 
1-0 1 
-11 1 

.names offchip_sram_addr~0 $auto$hard_block.cc:122:cell_hard_block$3269.Y[0] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$28004 
1-0 1 
-11 1 

.names offchip_sram_addr~1 $auto$hard_block.cc:122:cell_hard_block$3269.Y[1] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$28006 
1-0 1 
-11 1 

.names offchip_sram_addr~2 $auto$hard_block.cc:122:cell_hard_block$3269.Y[2] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$28008 
1-0 1 
-11 1 

.names offchip_sram_addr~3 $auto$hard_block.cc:122:cell_hard_block$3269.Y[3] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$28010 
1-0 1 
-11 1 

.names offchip_sram_addr~4 $auto$hard_block.cc:122:cell_hard_block$3269.Y[4] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$28012 
1-0 1 
-11 1 

.names offchip_sram_addr~5 $auto$hard_block.cc:122:cell_hard_block$3269.Y[5] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$28014 
1-0 1 
-11 1 

.names offchip_sram_addr~6 $auto$hard_block.cc:122:cell_hard_block$3269.Y[6] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$28016 
1-0 1 
-11 1 

.names offchip_sram_addr~7 $auto$hard_block.cc:122:cell_hard_block$3269.Y[7] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$28018 
1-0 1 
-11 1 

.names offchip_sram_addr~8 $auto$hard_block.cc:122:cell_hard_block$3269.Y[8] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$28020 
1-0 1 
-11 1 

.names offchip_sram_addr~9 $auto$hard_block.cc:122:cell_hard_block$3269.Y[9] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$28022 
1-0 1 
-11 1 

.names offchip_sram_addr~10 $auto$hard_block.cc:122:cell_hard_block$3269.Y[10] $dff~1800^Q~0 \
 $auto$rtlil.cc:2607:MuxGate$28024 
1-0 1 
-11 1 

.names offchip_sram_addr~11 $auto$hard_block.cc:122:cell_hard_block$3269.Y[11] $dff~1800^Q~0 \
 $auto$rtlil.cc:2607:MuxGate$28026 
1-0 1 
-11 1 

.names offchip_sram_addr~12 $auto$hard_block.cc:122:cell_hard_block$3269.Y[12] $dff~1800^Q~0 \
 $auto$rtlil.cc:2607:MuxGate$28028 
1-0 1 
-11 1 

.names offchip_sram_addr~13 $auto$hard_block.cc:122:cell_hard_block$3269.Y[13] $dff~1800^Q~0 \
 $auto$rtlil.cc:2607:MuxGate$28030 
1-0 1 
-11 1 

.names offchip_sram_addr~14 $auto$hard_block.cc:122:cell_hard_block$3269.Y[14] $dff~1800^Q~0 \
 $auto$rtlil.cc:2607:MuxGate$28032 
1-0 1 
-11 1 

.names offchip_sram_addr~15 $auto$hard_block.cc:122:cell_hard_block$3269.Y[15] $dff~1800^Q~0 \
 $auto$rtlil.cc:2607:MuxGate$28034 
1-0 1 
-11 1 

.names offchip_sram_addr~16 $auto$hard_block.cc:122:cell_hard_block$3269.Y[16] $dff~1800^Q~0 \
 $auto$rtlil.cc:2607:MuxGate$28036 
1-0 1 
-11 1 

.names $dffe~577^Q~0 $dffe~578^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28038 
1-0 1 
-11 1 

.names $dffe~577^Q~1 $dffe~578^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28040 
1-0 1 
-11 1 

.names $dffe~577^Q~2 $dffe~578^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28042 
1-0 1 
-11 1 

.names $dffe~577^Q~3 $dffe~578^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28044 
1-0 1 
-11 1 

.names $dffe~577^Q~4 $dffe~578^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28046 
1-0 1 
-11 1 

.names $dffe~577^Q~5 $dffe~578^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28048 
1-0 1 
-11 1 

.names $dffe~577^Q~6 $dffe~578^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28050 
1-0 1 
-11 1 

.names $dffe~577^Q~7 $dffe~578^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28052 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[120] $auto$rtlil.cc:2607:MuxGate$28054 $reduce_bool~72^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$28056 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[121] $auto$rtlil.cc:2607:MuxGate$28058 $reduce_bool~72^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$28060 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[122] $auto$rtlil.cc:2607:MuxGate$28062 $reduce_bool~72^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$28064 
1-0 1 
-11 1 

.names $dffe~50^Q~0 $mux~1830^Y~3 $reduce_bool~71^Y~0 $auto$rtlil.cc:2607:MuxGate$28066 
1-0 1 
-11 1 

.names $dffe~50^Q~1 $mux~1830^Y~4 $reduce_bool~71^Y~0 $auto$rtlil.cc:2607:MuxGate$28068 
1-0 1 
-11 1 

.names $dffe~50^Q~2 $mux~1830^Y~5 $reduce_bool~71^Y~0 $auto$rtlil.cc:2607:MuxGate$28070 
1-0 1 
-11 1 

.names $dffe~50^Q~3 $mux~1830^Y~6 $reduce_bool~71^Y~0 $auto$rtlil.cc:2607:MuxGate$28072 
1-0 1 
-11 1 

.names $dffe~50^Q~4 $mux~1830^Y~7 $reduce_bool~71^Y~0 $auto$rtlil.cc:2607:MuxGate$28074 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[51] $dff~1792^Q~3 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28076 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[52] $dff~1792^Q~4 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28078 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[53] $dff~1792^Q~5 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28080 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[54] $dff~1792^Q~6 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28082 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[55] $dff~1792^Q~7 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28084 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[56] $dff~1792^Q~8 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28086 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[57] $dff~1792^Q~9 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28088 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[58] $dff~1792^Q~10 $reduce_bool~72^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$28090 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[59] $dff~1792^Q~11 $reduce_bool~72^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$28092 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[60] $dff~1792^Q~12 $reduce_bool~72^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$28094 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[61] $dff~1792^Q~13 $reduce_bool~72^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$28096 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[62] $dff~1792^Q~14 $reduce_bool~72^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$28098 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[63] $dff~1792^Q~15 $reduce_bool~72^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$28100 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[64] $dff~1792^Q~16 $reduce_bool~72^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$28102 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[65] $auto$simplemap.cc:240:simplemap_eqne$11803[3] $reduce_bool~72^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$28104 
1-0 1 
-11 1 

.names $dffe~578^Q~0 $dffe~579^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28106 
1-0 1 
-11 1 

.names $dffe~578^Q~1 $dffe~579^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28108 
1-0 1 
-11 1 

.names $dffe~578^Q~2 $dffe~579^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28110 
1-0 1 
-11 1 

.names $dffe~578^Q~3 $dffe~579^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28112 
1-0 1 
-11 1 

.names $dffe~578^Q~4 $dffe~579^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28114 
1-0 1 
-11 1 

.names $dffe~578^Q~5 $dffe~579^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28116 
1-0 1 
-11 1 

.names $dffe~578^Q~6 $dffe~579^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28118 
1-0 1 
-11 1 

.names $dffe~578^Q~7 $dffe~579^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28120 
1-0 1 
-11 1 

.names $dffe~579^Q~0 $dffe~1287^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28122 
1-0 1 
-11 1 

.names $dffe~579^Q~1 $dffe~1287^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28124 
1-0 1 
-11 1 

.names $dffe~579^Q~2 $dffe~1287^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28126 
1-0 1 
-11 1 

.names $dffe~579^Q~3 $dffe~1287^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28128 
1-0 1 
-11 1 

.names $dffe~579^Q~4 $dffe~1287^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28130 
1-0 1 
-11 1 

.names $dffe~579^Q~5 $dffe~1287^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28132 
1-0 1 
-11 1 

.names $dffe~579^Q~6 $dffe~1287^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28134 
1-0 1 
-11 1 

.names $dffe~579^Q~7 $dffe~1287^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28136 
1-0 1 
-11 1 

.names $dffe~26^Q~0 $mux~1834^Y~0 $reduce_bool~71^Y~0 $auto$rtlil.cc:2607:MuxGate$28138 
1-0 1 
-11 1 

.names $dffe~26^Q~1 $mux~1834^Y~1 $reduce_bool~71^Y~0 $auto$rtlil.cc:2607:MuxGate$28140 
1-0 1 
-11 1 

.names $dffe~26^Q~2 $mux~1834^Y~2 $reduce_bool~71^Y~0 $auto$rtlil.cc:2607:MuxGate$28142 
1-0 1 
-11 1 

.names $dffe~26^Q~3 $mux~1834^Y~3 $reduce_bool~71^Y~0 $auto$rtlil.cc:2607:MuxGate$28144 
1-0 1 
-11 1 

.names $dffe~26^Q~4 $mux~1834^Y~4 $reduce_bool~71^Y~0 $auto$rtlil.cc:2607:MuxGate$28146 
1-0 1 
-11 1 

.names $dffe~26^Q~5 $mux~1834^Y~5 $reduce_bool~71^Y~0 $auto$rtlil.cc:2607:MuxGate$28148 
1-0 1 
-11 1 

.names $dffe~26^Q~6 $mux~1834^Y~6 $reduce_bool~71^Y~0 $auto$rtlil.cc:2607:MuxGate$28150 
1-0 1 
-11 1 

.names $dffe~26^Q~7 $mux~1834^Y~7 $reduce_bool~71^Y~0 $auto$rtlil.cc:2607:MuxGate$28152 
1-0 1 
-11 1 

.names $sdffce~49^Q~0 $auto$rtlil.cc:2607:MuxGate$28154 $reduce_bool~71^Y~0 $auto$rtlil.cc:2607:MuxGate$28156 
1-0 1 
-11 1 

.names $sdffce~49^Q~1 $auto$rtlil.cc:2607:MuxGate$28158 $reduce_bool~71^Y~0 $auto$rtlil.cc:2607:MuxGate$28160 
1-0 1 
-11 1 

.names $sdffce~49^Q~2 $auto$rtlil.cc:2607:MuxGate$28162 $reduce_bool~71^Y~0 $auto$rtlil.cc:2607:MuxGate$28164 
1-0 1 
-11 1 

.names $dffe~17^Q~0 $mux~1833^Y~0 $reduce_bool~71^Y~0 $auto$rtlil.cc:2607:MuxGate$28182 
1-0 1 
-11 1 

.names $dffe~17^Q~1 $mux~1833^Y~1 $reduce_bool~71^Y~0 $auto$rtlil.cc:2607:MuxGate$28184 
1-0 1 
-11 1 

.names $dffe~17^Q~2 $mux~1833^Y~2 $reduce_bool~71^Y~0 $auto$rtlil.cc:2607:MuxGate$28186 
1-0 1 
-11 1 

.names $dffe~17^Q~3 $mux~1833^Y~3 $reduce_bool~71^Y~0 $auto$rtlil.cc:2607:MuxGate$28188 
1-0 1 
-11 1 

.names $dffe~17^Q~4 $mux~1833^Y~4 $reduce_bool~71^Y~0 $auto$rtlil.cc:2607:MuxGate$28190 
1-0 1 
-11 1 

.names $dffe~17^Q~5 $mux~1833^Y~5 $reduce_bool~71^Y~0 $auto$rtlil.cc:2607:MuxGate$28192 
1-0 1 
-11 1 

.names $dffe~17^Q~6 $mux~1833^Y~6 $reduce_bool~71^Y~0 $auto$rtlil.cc:2607:MuxGate$28194 
1-0 1 
-11 1 

.names $dffe~17^Q~7 $mux~1833^Y~7 $reduce_bool~71^Y~0 $auto$rtlil.cc:2607:MuxGate$28196 
1-0 1 
-11 1 

.names $dffe~25^Q~0 $mux~1829^Y~0 $reduce_bool~70^Y~0 $auto$rtlil.cc:2607:MuxGate$28198 
1-0 1 
-11 1 

.names $dffe~25^Q~1 $mux~1829^Y~1 $reduce_bool~70^Y~0 $auto$rtlil.cc:2607:MuxGate$28200 
1-0 1 
-11 1 

.names $dffe~25^Q~2 $mux~1829^Y~2 $reduce_bool~70^Y~0 $auto$rtlil.cc:2607:MuxGate$28202 
1-0 1 
-11 1 

.names $dffe~25^Q~3 $mux~1829^Y~3 $reduce_bool~70^Y~0 $auto$rtlil.cc:2607:MuxGate$28204 
1-0 1 
-11 1 

.names $dffe~25^Q~4 $mux~1829^Y~4 $reduce_bool~70^Y~0 $auto$rtlil.cc:2607:MuxGate$28206 
1-0 1 
-11 1 

.names $dffe~25^Q~5 $mux~1829^Y~5 $reduce_bool~70^Y~0 $auto$rtlil.cc:2607:MuxGate$28208 
1-0 1 
-11 1 

.names $dffe~25^Q~6 $mux~1829^Y~6 $reduce_bool~70^Y~0 $auto$rtlil.cc:2607:MuxGate$28210 
1-0 1 
-11 1 

.names $dffe~25^Q~7 $mux~1829^Y~7 $reduce_bool~70^Y~0 $auto$rtlil.cc:2607:MuxGate$28212 
1-0 1 
-11 1 

.names $sdffce~51^Q~0 $auto$rtlil.cc:2607:MuxGate$28214 $reduce_bool~70^Y~0 $auto$rtlil.cc:2607:MuxGate$28216 
1-0 1 
-11 1 

.names $sdffce~51^Q~1 $auto$rtlil.cc:2607:MuxGate$28218 $reduce_bool~70^Y~0 $auto$rtlil.cc:2607:MuxGate$28220 
1-0 1 
-11 1 

.names $sdffce~51^Q~2 $auto$rtlil.cc:2607:MuxGate$28222 $reduce_bool~70^Y~0 $auto$rtlil.cc:2607:MuxGate$28224 
1-0 1 
-11 1 

.names $dffe~16^Q~0 $mux~1828^Y~0 $reduce_bool~70^Y~0 $auto$rtlil.cc:2607:MuxGate$28226 
1-0 1 
-11 1 

.names $dffe~16^Q~1 $mux~1828^Y~1 $reduce_bool~70^Y~0 $auto$rtlil.cc:2607:MuxGate$28228 
1-0 1 
-11 1 

.names $dffe~16^Q~2 $mux~1828^Y~2 $reduce_bool~70^Y~0 $auto$rtlil.cc:2607:MuxGate$28230 
1-0 1 
-11 1 

.names $dffe~16^Q~3 $mux~1828^Y~3 $reduce_bool~70^Y~0 $auto$rtlil.cc:2607:MuxGate$28232 
1-0 1 
-11 1 

.names $dffe~16^Q~4 $mux~1828^Y~4 $reduce_bool~70^Y~0 $auto$rtlil.cc:2607:MuxGate$28234 
1-0 1 
-11 1 

.names $dffe~16^Q~5 $mux~1828^Y~5 $reduce_bool~70^Y~0 $auto$rtlil.cc:2607:MuxGate$28236 
1-0 1 
-11 1 

.names $dffe~16^Q~6 $mux~1828^Y~6 $reduce_bool~70^Y~0 $auto$rtlil.cc:2607:MuxGate$28238 
1-0 1 
-11 1 

.names $dffe~16^Q~7 $mux~1828^Y~7 $reduce_bool~70^Y~0 $auto$rtlil.cc:2607:MuxGate$28240 
1-0 1 
-11 1 

.names $dffe~52^Q~0 $mux~1825^Y~3 $reduce_bool~70^Y~0 $auto$rtlil.cc:2607:MuxGate$28242 
1-0 1 
-11 1 

.names $dffe~52^Q~1 $mux~1825^Y~4 $reduce_bool~70^Y~0 $auto$rtlil.cc:2607:MuxGate$28244 
1-0 1 
-11 1 

.names $dffe~52^Q~2 $mux~1825^Y~5 $reduce_bool~70^Y~0 $auto$rtlil.cc:2607:MuxGate$28246 
1-0 1 
-11 1 

.names $dffe~52^Q~3 $mux~1825^Y~6 $reduce_bool~70^Y~0 $auto$rtlil.cc:2607:MuxGate$28248 
1-0 1 
-11 1 

.names $dffe~52^Q~4 $mux~1825^Y~7 $reduce_bool~70^Y~0 $auto$rtlil.cc:2607:MuxGate$28250 
1-0 1 
-11 1 

.names $dffe~24^Q~0 $mux~1824^Y~0 $reduce_bool~69^Y~0 $auto$rtlil.cc:2607:MuxGate$28268 
1-0 1 
-11 1 

.names $dffe~24^Q~1 $mux~1824^Y~1 $reduce_bool~69^Y~0 $auto$rtlil.cc:2607:MuxGate$28270 
1-0 1 
-11 1 

.names $dffe~24^Q~2 $mux~1824^Y~2 $reduce_bool~69^Y~0 $auto$rtlil.cc:2607:MuxGate$28272 
1-0 1 
-11 1 

.names $dffe~24^Q~3 $mux~1824^Y~3 $reduce_bool~69^Y~0 $auto$rtlil.cc:2607:MuxGate$28274 
1-0 1 
-11 1 

.names $dffe~24^Q~4 $mux~1824^Y~4 $reduce_bool~69^Y~0 $auto$rtlil.cc:2607:MuxGate$28276 
1-0 1 
-11 1 

.names $dffe~24^Q~5 $mux~1824^Y~5 $reduce_bool~69^Y~0 $auto$rtlil.cc:2607:MuxGate$28278 
1-0 1 
-11 1 

.names $dffe~24^Q~6 $mux~1824^Y~6 $reduce_bool~69^Y~0 $auto$rtlil.cc:2607:MuxGate$28280 
1-0 1 
-11 1 

.names $dffe~24^Q~7 $mux~1824^Y~7 $reduce_bool~69^Y~0 $auto$rtlil.cc:2607:MuxGate$28282 
1-0 1 
-11 1 

.names $dffe~54^Q~0 $mux~1820^Y~3 $reduce_bool~69^Y~0 $auto$rtlil.cc:2607:MuxGate$28284 
1-0 1 
-11 1 

.names $dffe~54^Q~1 $mux~1820^Y~4 $reduce_bool~69^Y~0 $auto$rtlil.cc:2607:MuxGate$28286 
1-0 1 
-11 1 

.names $dffe~54^Q~2 $mux~1820^Y~5 $reduce_bool~69^Y~0 $auto$rtlil.cc:2607:MuxGate$28288 
1-0 1 
-11 1 

.names $dffe~54^Q~3 $mux~1820^Y~6 $reduce_bool~69^Y~0 $auto$rtlil.cc:2607:MuxGate$28290 
1-0 1 
-11 1 

.names $dffe~54^Q~4 $mux~1820^Y~7 $reduce_bool~69^Y~0 $auto$rtlil.cc:2607:MuxGate$28292 
1-0 1 
-11 1 

.names $dffe~847^Q~0 $dffe~842^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$28294 
1-0 1 
-11 1 

.names $dffe~847^Q~1 $dffe~842^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$28296 
1-0 1 
-11 1 

.names $dffe~847^Q~2 $dffe~842^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$28298 
1-0 1 
-11 1 

.names $dffe~847^Q~3 $dffe~842^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$28300 
1-0 1 
-11 1 

.names $dffe~847^Q~4 $dffe~842^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$28302 
1-0 1 
-11 1 

.names $dffe~847^Q~5 $dffe~842^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$28304 
1-0 1 
-11 1 

.names $dffe~847^Q~6 $dffe~842^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$28306 
1-0 1 
-11 1 

.names $dffe~847^Q~7 $dffe~842^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$28308 
1-0 1 
-11 1 

.names $dffe~15^Q~0 $mux~1823^Y~0 $reduce_bool~69^Y~0 $auto$rtlil.cc:2607:MuxGate$28310 
1-0 1 
-11 1 

.names $dffe~15^Q~1 $mux~1823^Y~1 $reduce_bool~69^Y~0 $auto$rtlil.cc:2607:MuxGate$28312 
1-0 1 
-11 1 

.names $dffe~15^Q~2 $mux~1823^Y~2 $reduce_bool~69^Y~0 $auto$rtlil.cc:2607:MuxGate$28314 
1-0 1 
-11 1 

.names $dffe~15^Q~3 $mux~1823^Y~3 $reduce_bool~69^Y~0 $auto$rtlil.cc:2607:MuxGate$28316 
1-0 1 
-11 1 

.names $dffe~15^Q~4 $mux~1823^Y~4 $reduce_bool~69^Y~0 $auto$rtlil.cc:2607:MuxGate$28318 
1-0 1 
-11 1 

.names $dffe~15^Q~5 $mux~1823^Y~5 $reduce_bool~69^Y~0 $auto$rtlil.cc:2607:MuxGate$28320 
1-0 1 
-11 1 

.names $dffe~15^Q~6 $mux~1823^Y~6 $reduce_bool~69^Y~0 $auto$rtlil.cc:2607:MuxGate$28322 
1-0 1 
-11 1 

.names $dffe~15^Q~7 $mux~1823^Y~7 $reduce_bool~69^Y~0 $auto$rtlil.cc:2607:MuxGate$28324 
1-0 1 
-11 1 

.names $sdffce~53^Q~0 $auto$rtlil.cc:2607:MuxGate$28326 $reduce_bool~69^Y~0 $auto$rtlil.cc:2607:MuxGate$28328 
1-0 1 
-11 1 

.names $sdffce~53^Q~1 $auto$rtlil.cc:2607:MuxGate$28330 $reduce_bool~69^Y~0 $auto$rtlil.cc:2607:MuxGate$28332 
1-0 1 
-11 1 

.names $sdffce~53^Q~2 $auto$rtlil.cc:2607:MuxGate$28334 $reduce_bool~69^Y~0 $auto$rtlil.cc:2607:MuxGate$28336 
1-0 1 
-11 1 

.names $sdffce~55^Q~0 $auto$rtlil.cc:2607:MuxGate$28338 $reduce_bool~68^Y~0 $auto$rtlil.cc:2607:MuxGate$28340 
1-0 1 
-11 1 

.names $sdffce~55^Q~1 $auto$rtlil.cc:2607:MuxGate$28342 $reduce_bool~68^Y~0 $auto$rtlil.cc:2607:MuxGate$28344 
1-0 1 
-11 1 

.names $sdffce~55^Q~2 $auto$rtlil.cc:2607:MuxGate$28346 $reduce_bool~68^Y~0 $auto$rtlil.cc:2607:MuxGate$28348 
1-0 1 
-11 1 

.names $dffe~56^Q~0 $mux~1815^Y~3 $reduce_bool~68^Y~0 $auto$rtlil.cc:2607:MuxGate$28350 
1-0 1 
-11 1 

.names $dffe~56^Q~1 $mux~1815^Y~4 $reduce_bool~68^Y~0 $auto$rtlil.cc:2607:MuxGate$28352 
1-0 1 
-11 1 

.names $dffe~56^Q~2 $mux~1815^Y~5 $reduce_bool~68^Y~0 $auto$rtlil.cc:2607:MuxGate$28354 
1-0 1 
-11 1 

.names $dffe~56^Q~3 $mux~1815^Y~6 $reduce_bool~68^Y~0 $auto$rtlil.cc:2607:MuxGate$28356 
1-0 1 
-11 1 

.names $dffe~56^Q~4 $mux~1815^Y~7 $reduce_bool~68^Y~0 $auto$rtlil.cc:2607:MuxGate$28358 
1-0 1 
-11 1 

.names $dffe~14^Q~0 $mux~1818^Y~0 $reduce_bool~68^Y~0 $auto$rtlil.cc:2607:MuxGate$28360 
1-0 1 
-11 1 

.names $dffe~14^Q~1 $mux~1818^Y~1 $reduce_bool~68^Y~0 $auto$rtlil.cc:2607:MuxGate$28362 
1-0 1 
-11 1 

.names $dffe~14^Q~2 $mux~1818^Y~2 $reduce_bool~68^Y~0 $auto$rtlil.cc:2607:MuxGate$28364 
1-0 1 
-11 1 

.names $dffe~14^Q~3 $mux~1818^Y~3 $reduce_bool~68^Y~0 $auto$rtlil.cc:2607:MuxGate$28366 
1-0 1 
-11 1 

.names $dffe~14^Q~4 $mux~1818^Y~4 $reduce_bool~68^Y~0 $auto$rtlil.cc:2607:MuxGate$28368 
1-0 1 
-11 1 

.names $dffe~14^Q~5 $mux~1818^Y~5 $reduce_bool~68^Y~0 $auto$rtlil.cc:2607:MuxGate$28370 
1-0 1 
-11 1 

.names $dffe~14^Q~6 $mux~1818^Y~6 $reduce_bool~68^Y~0 $auto$rtlil.cc:2607:MuxGate$28372 
1-0 1 
-11 1 

.names $dffe~14^Q~7 $mux~1818^Y~7 $reduce_bool~68^Y~0 $auto$rtlil.cc:2607:MuxGate$28374 
1-0 1 
-11 1 

.names $dffe~22^Q~0 $mux~1814^Y~0 $reduce_bool~67^Y~0 $auto$rtlil.cc:2607:MuxGate$28376 
1-0 1 
-11 1 

.names $dffe~22^Q~1 $mux~1814^Y~1 $reduce_bool~67^Y~0 $auto$rtlil.cc:2607:MuxGate$28378 
1-0 1 
-11 1 

.names $dffe~22^Q~2 $mux~1814^Y~2 $reduce_bool~67^Y~0 $auto$rtlil.cc:2607:MuxGate$28380 
1-0 1 
-11 1 

.names $dffe~22^Q~3 $mux~1814^Y~3 $reduce_bool~67^Y~0 $auto$rtlil.cc:2607:MuxGate$28382 
1-0 1 
-11 1 

.names $dffe~22^Q~4 $mux~1814^Y~4 $reduce_bool~67^Y~0 $auto$rtlil.cc:2607:MuxGate$28384 
1-0 1 
-11 1 

.names $dffe~22^Q~5 $mux~1814^Y~5 $reduce_bool~67^Y~0 $auto$rtlil.cc:2607:MuxGate$28386 
1-0 1 
-11 1 

.names $dffe~22^Q~6 $mux~1814^Y~6 $reduce_bool~67^Y~0 $auto$rtlil.cc:2607:MuxGate$28388 
1-0 1 
-11 1 

.names $dffe~22^Q~7 $mux~1814^Y~7 $reduce_bool~67^Y~0 $auto$rtlil.cc:2607:MuxGate$28390 
1-0 1 
-11 1 

.names $dffe~975^Q~0 $dffe~982^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28392 
1-0 1 
-11 1 

.names $dffe~975^Q~1 $dffe~982^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28394 
1-0 1 
-11 1 

.names $dffe~975^Q~2 $dffe~982^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28396 
1-0 1 
-11 1 

.names $dffe~975^Q~3 $dffe~982^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28398 
1-0 1 
-11 1 

.names $dffe~975^Q~4 $dffe~982^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28400 
1-0 1 
-11 1 

.names $dffe~975^Q~5 $dffe~982^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28402 
1-0 1 
-11 1 

.names $dffe~975^Q~6 $dffe~982^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28404 
1-0 1 
-11 1 

.names $dffe~975^Q~7 $dffe~982^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28406 
1-0 1 
-11 1 

.names $dffe~58^Q~0 $mux~1810^Y~3 $reduce_bool~67^Y~0 $auto$rtlil.cc:2607:MuxGate$28408 
1-0 1 
-11 1 

.names $dffe~58^Q~1 $mux~1810^Y~4 $reduce_bool~67^Y~0 $auto$rtlil.cc:2607:MuxGate$28410 
1-0 1 
-11 1 

.names $dffe~58^Q~2 $mux~1810^Y~5 $reduce_bool~67^Y~0 $auto$rtlil.cc:2607:MuxGate$28412 
1-0 1 
-11 1 

.names $dffe~58^Q~3 $mux~1810^Y~6 $reduce_bool~67^Y~0 $auto$rtlil.cc:2607:MuxGate$28414 
1-0 1 
-11 1 

.names $dffe~58^Q~4 $mux~1810^Y~7 $reduce_bool~67^Y~0 $auto$rtlil.cc:2607:MuxGate$28416 
1-0 1 
-11 1 

.names $dffe~976^Q~0 $dffe~980^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28418 
1-0 1 
-11 1 

.names $dffe~976^Q~1 $dffe~980^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28420 
1-0 1 
-11 1 

.names $dffe~976^Q~2 $dffe~980^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28422 
1-0 1 
-11 1 

.names $dffe~976^Q~3 $dffe~980^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28424 
1-0 1 
-11 1 

.names $dffe~976^Q~4 $dffe~980^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28426 
1-0 1 
-11 1 

.names $dffe~976^Q~5 $dffe~980^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28428 
1-0 1 
-11 1 

.names $dffe~976^Q~6 $dffe~980^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28430 
1-0 1 
-11 1 

.names $dffe~976^Q~7 $dffe~980^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28432 
1-0 1 
-11 1 

.names $dffe~981^Q~0 $dffe~976^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28434 
1-0 1 
-11 1 

.names $dffe~981^Q~1 $dffe~976^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28436 
1-0 1 
-11 1 

.names $dffe~981^Q~2 $dffe~976^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28438 
1-0 1 
-11 1 

.names $dffe~981^Q~3 $dffe~976^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28440 
1-0 1 
-11 1 

.names $dffe~981^Q~4 $dffe~976^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28442 
1-0 1 
-11 1 

.names $dffe~981^Q~5 $dffe~976^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28444 
1-0 1 
-11 1 

.names $dffe~981^Q~6 $dffe~976^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28446 
1-0 1 
-11 1 

.names $dffe~981^Q~7 $dffe~976^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28448 
1-0 1 
-11 1 

.names $dffe~982^Q~0 $dffe~981^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28450 
1-0 1 
-11 1 

.names $dffe~982^Q~1 $dffe~981^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28452 
1-0 1 
-11 1 

.names $dffe~982^Q~2 $dffe~981^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28454 
1-0 1 
-11 1 

.names $dffe~982^Q~3 $dffe~981^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28456 
1-0 1 
-11 1 

.names $dffe~982^Q~4 $dffe~981^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28458 
1-0 1 
-11 1 

.names $dffe~982^Q~5 $dffe~981^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28460 
1-0 1 
-11 1 

.names $dffe~982^Q~6 $dffe~981^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28462 
1-0 1 
-11 1 

.names $dffe~982^Q~7 $dffe~981^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28464 
1-0 1 
-11 1 

.names $dffe~13^Q~0 $mux~1813^Y~0 $reduce_bool~67^Y~0 $auto$rtlil.cc:2607:MuxGate$28466 
1-0 1 
-11 1 

.names $dffe~13^Q~1 $mux~1813^Y~1 $reduce_bool~67^Y~0 $auto$rtlil.cc:2607:MuxGate$28468 
1-0 1 
-11 1 

.names $dffe~13^Q~2 $mux~1813^Y~2 $reduce_bool~67^Y~0 $auto$rtlil.cc:2607:MuxGate$28470 
1-0 1 
-11 1 

.names $dffe~13^Q~3 $mux~1813^Y~3 $reduce_bool~67^Y~0 $auto$rtlil.cc:2607:MuxGate$28472 
1-0 1 
-11 1 

.names $dffe~13^Q~4 $mux~1813^Y~4 $reduce_bool~67^Y~0 $auto$rtlil.cc:2607:MuxGate$28474 
1-0 1 
-11 1 

.names $dffe~13^Q~5 $mux~1813^Y~5 $reduce_bool~67^Y~0 $auto$rtlil.cc:2607:MuxGate$28476 
1-0 1 
-11 1 

.names $dffe~13^Q~6 $mux~1813^Y~6 $reduce_bool~67^Y~0 $auto$rtlil.cc:2607:MuxGate$28478 
1-0 1 
-11 1 

.names $dffe~13^Q~7 $mux~1813^Y~7 $reduce_bool~67^Y~0 $auto$rtlil.cc:2607:MuxGate$28480 
1-0 1 
-11 1 

.names $dffe~980^Q~0 $dffe~979^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28482 
1-0 1 
-11 1 

.names $dffe~980^Q~1 $dffe~979^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28484 
1-0 1 
-11 1 

.names $dffe~980^Q~2 $dffe~979^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28486 
1-0 1 
-11 1 

.names $dffe~980^Q~3 $dffe~979^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28488 
1-0 1 
-11 1 

.names $dffe~980^Q~4 $dffe~979^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28490 
1-0 1 
-11 1 

.names $dffe~980^Q~5 $dffe~979^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28492 
1-0 1 
-11 1 

.names $dffe~980^Q~6 $dffe~979^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28494 
1-0 1 
-11 1 

.names $dffe~980^Q~7 $dffe~979^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28496 
1-0 1 
-11 1 

.names $sdffce~57^Q~0 $auto$rtlil.cc:2607:MuxGate$28498 $reduce_bool~67^Y~0 $auto$rtlil.cc:2607:MuxGate$28500 
1-0 1 
-11 1 

.names $sdffce~57^Q~1 $auto$rtlil.cc:2607:MuxGate$28502 $reduce_bool~67^Y~0 $auto$rtlil.cc:2607:MuxGate$28504 
1-0 1 
-11 1 

.names $sdffce~57^Q~2 $auto$rtlil.cc:2607:MuxGate$28506 $reduce_bool~67^Y~0 $auto$rtlil.cc:2607:MuxGate$28508 
1-0 1 
-11 1 

.names $dffe~979^Q~0 $dffe~974^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28510 
1-0 1 
-11 1 

.names $dffe~979^Q~1 $dffe~974^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28512 
1-0 1 
-11 1 

.names $dffe~979^Q~2 $dffe~974^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28514 
1-0 1 
-11 1 

.names $dffe~979^Q~3 $dffe~974^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28516 
1-0 1 
-11 1 

.names $dffe~979^Q~4 $dffe~974^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28518 
1-0 1 
-11 1 

.names $dffe~979^Q~5 $dffe~974^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28520 
1-0 1 
-11 1 

.names $dffe~979^Q~6 $dffe~974^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28522 
1-0 1 
-11 1 

.names $dffe~979^Q~7 $dffe~974^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28524 
1-0 1 
-11 1 

.names $dffe~60^Q~0 $mux~1805^Y~3 $reduce_bool~66^Y~0 $auto$rtlil.cc:2607:MuxGate$28526 
1-0 1 
-11 1 

.names $dffe~60^Q~1 $mux~1805^Y~4 $reduce_bool~66^Y~0 $auto$rtlil.cc:2607:MuxGate$28528 
1-0 1 
-11 1 

.names $dffe~60^Q~2 $mux~1805^Y~5 $reduce_bool~66^Y~0 $auto$rtlil.cc:2607:MuxGate$28530 
1-0 1 
-11 1 

.names $dffe~60^Q~3 $mux~1805^Y~6 $reduce_bool~66^Y~0 $auto$rtlil.cc:2607:MuxGate$28532 
1-0 1 
-11 1 

.names $dffe~60^Q~4 $mux~1805^Y~7 $reduce_bool~66^Y~0 $auto$rtlil.cc:2607:MuxGate$28534 
1-0 1 
-11 1 

.names $dffe~12^Q~0 $mux~1808^Y~0 $reduce_bool~66^Y~0 $auto$rtlil.cc:2607:MuxGate$28536 
1-0 1 
-11 1 

.names $dffe~12^Q~1 $mux~1808^Y~1 $reduce_bool~66^Y~0 $auto$rtlil.cc:2607:MuxGate$28538 
1-0 1 
-11 1 

.names $dffe~12^Q~2 $mux~1808^Y~2 $reduce_bool~66^Y~0 $auto$rtlil.cc:2607:MuxGate$28540 
1-0 1 
-11 1 

.names $dffe~12^Q~3 $mux~1808^Y~3 $reduce_bool~66^Y~0 $auto$rtlil.cc:2607:MuxGate$28542 
1-0 1 
-11 1 

.names $dffe~12^Q~4 $mux~1808^Y~4 $reduce_bool~66^Y~0 $auto$rtlil.cc:2607:MuxGate$28544 
1-0 1 
-11 1 

.names $dffe~12^Q~5 $mux~1808^Y~5 $reduce_bool~66^Y~0 $auto$rtlil.cc:2607:MuxGate$28546 
1-0 1 
-11 1 

.names $dffe~12^Q~6 $mux~1808^Y~6 $reduce_bool~66^Y~0 $auto$rtlil.cc:2607:MuxGate$28548 
1-0 1 
-11 1 

.names $dffe~12^Q~7 $mux~1808^Y~7 $reduce_bool~66^Y~0 $auto$rtlil.cc:2607:MuxGate$28550 
1-0 1 
-11 1 

.names $dffe~21^Q~0 $mux~1809^Y~0 $reduce_bool~66^Y~0 $auto$rtlil.cc:2607:MuxGate$28552 
1-0 1 
-11 1 

.names $dffe~21^Q~1 $mux~1809^Y~1 $reduce_bool~66^Y~0 $auto$rtlil.cc:2607:MuxGate$28554 
1-0 1 
-11 1 

.names $dffe~21^Q~2 $mux~1809^Y~2 $reduce_bool~66^Y~0 $auto$rtlil.cc:2607:MuxGate$28556 
1-0 1 
-11 1 

.names $dffe~21^Q~3 $mux~1809^Y~3 $reduce_bool~66^Y~0 $auto$rtlil.cc:2607:MuxGate$28558 
1-0 1 
-11 1 

.names $dffe~21^Q~4 $mux~1809^Y~4 $reduce_bool~66^Y~0 $auto$rtlil.cc:2607:MuxGate$28560 
1-0 1 
-11 1 

.names $dffe~21^Q~5 $mux~1809^Y~5 $reduce_bool~66^Y~0 $auto$rtlil.cc:2607:MuxGate$28562 
1-0 1 
-11 1 

.names $dffe~21^Q~6 $mux~1809^Y~6 $reduce_bool~66^Y~0 $auto$rtlil.cc:2607:MuxGate$28564 
1-0 1 
-11 1 

.names $dffe~21^Q~7 $mux~1809^Y~7 $reduce_bool~66^Y~0 $auto$rtlil.cc:2607:MuxGate$28566 
1-0 1 
-11 1 

.names $sdffce~59^Q~0 $auto$rtlil.cc:2607:MuxGate$28568 $reduce_bool~66^Y~0 $auto$rtlil.cc:2607:MuxGate$28570 
1-0 1 
-11 1 

.names $sdffce~59^Q~1 $auto$rtlil.cc:2607:MuxGate$28572 $reduce_bool~66^Y~0 $auto$rtlil.cc:2607:MuxGate$28574 
1-0 1 
-11 1 

.names $sdffce~59^Q~2 $auto$rtlil.cc:2607:MuxGate$28576 $reduce_bool~66^Y~0 $auto$rtlil.cc:2607:MuxGate$28578 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[0] $dffe~26^Q~0 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28580 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[1] $dffe~26^Q~1 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28582 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[2] $dffe~26^Q~2 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28584 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[3] $dffe~26^Q~3 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28586 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[4] $dffe~26^Q~4 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28588 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[5] $dffe~26^Q~5 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28590 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[6] $dffe~26^Q~6 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28592 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[7] $dffe~26^Q~7 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28594 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[8] $dffe~25^Q~0 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28596 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[9] $dffe~25^Q~1 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28598 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[10] $dffe~25^Q~2 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28600 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[11] $dffe~25^Q~3 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28602 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[12] $dffe~25^Q~4 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28604 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[13] $dffe~25^Q~5 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28606 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[14] $dffe~25^Q~6 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28608 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[15] $dffe~25^Q~7 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28610 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[16] $dffe~24^Q~0 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28612 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[17] $dffe~24^Q~1 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28614 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[18] $dffe~24^Q~2 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28616 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[19] $dffe~24^Q~3 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28618 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[20] $dffe~24^Q~4 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28620 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[21] $dffe~24^Q~5 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28622 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[22] $dffe~24^Q~6 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28624 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[23] $dffe~24^Q~7 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28626 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[24] $dffe~23^Q~0 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28628 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[25] $dffe~23^Q~1 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28630 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[26] $dffe~23^Q~2 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28632 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[27] $dffe~23^Q~3 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28634 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[28] $dffe~23^Q~4 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28636 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[29] $dffe~23^Q~5 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28638 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[30] $dffe~23^Q~6 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28640 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[31] $dffe~23^Q~7 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28642 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[32] $dffe~22^Q~0 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28644 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[33] $dffe~22^Q~1 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28646 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[34] $dffe~22^Q~2 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28648 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[35] $dffe~22^Q~3 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28650 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[36] $dffe~22^Q~4 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28652 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[37] $dffe~22^Q~5 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28654 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[38] $dffe~22^Q~6 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28656 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[39] $dffe~22^Q~7 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28658 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[40] $dffe~21^Q~0 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28660 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[41] $dffe~21^Q~1 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28662 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[42] $dffe~21^Q~2 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28664 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[43] $dffe~21^Q~3 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28666 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[44] $dffe~21^Q~4 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28668 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[45] $dffe~21^Q~5 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28670 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[46] $dffe~21^Q~6 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28672 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[47] $dffe~21^Q~7 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28674 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[48] $dffe~20^Q~0 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28676 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[49] $dffe~20^Q~1 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28678 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[50] $dffe~20^Q~2 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28680 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[51] $dffe~20^Q~3 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28682 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[52] $dffe~20^Q~4 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28684 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[53] $dffe~20^Q~5 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28686 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[54] $dffe~20^Q~6 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28688 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[55] $dffe~20^Q~7 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28690 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[56] $mux~1851^Y~0 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28692 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[57] $mux~1851^Y~1 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28694 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[58] $mux~1851^Y~2 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28696 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[59] $mux~1851^Y~3 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28698 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[60] $mux~1851^Y~4 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28700 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[61] $mux~1851^Y~5 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28702 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[62] $mux~1851^Y~6 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28704 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[63] $mux~1851^Y~7 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28706 
1-0 1 
-11 1 

.names $dffe~20^Q~0 $mux~1842^Y~0 $reduce_bool~65^Y~0 $auto$rtlil.cc:2607:MuxGate$28708 
1-0 1 
-11 1 

.names $dffe~20^Q~1 $mux~1842^Y~1 $reduce_bool~65^Y~0 $auto$rtlil.cc:2607:MuxGate$28710 
1-0 1 
-11 1 

.names $dffe~20^Q~2 $mux~1842^Y~2 $reduce_bool~65^Y~0 $auto$rtlil.cc:2607:MuxGate$28712 
1-0 1 
-11 1 

.names $dffe~20^Q~3 $mux~1842^Y~3 $reduce_bool~65^Y~0 $auto$rtlil.cc:2607:MuxGate$28714 
1-0 1 
-11 1 

.names $dffe~20^Q~4 $mux~1842^Y~4 $reduce_bool~65^Y~0 $auto$rtlil.cc:2607:MuxGate$28716 
1-0 1 
-11 1 

.names $dffe~20^Q~5 $mux~1842^Y~5 $reduce_bool~65^Y~0 $auto$rtlil.cc:2607:MuxGate$28718 
1-0 1 
-11 1 

.names $dffe~20^Q~6 $mux~1842^Y~6 $reduce_bool~65^Y~0 $auto$rtlil.cc:2607:MuxGate$28720 
1-0 1 
-11 1 

.names $dffe~20^Q~7 $mux~1842^Y~7 $reduce_bool~65^Y~0 $auto$rtlil.cc:2607:MuxGate$28722 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[128] $dffe~17^Q~0 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28724 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[129] $dffe~17^Q~1 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28726 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[130] $dffe~17^Q~2 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28728 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[131] $dffe~17^Q~3 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28730 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[132] $dffe~17^Q~4 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28732 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[133] $dffe~17^Q~5 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28734 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[134] $dffe~17^Q~6 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28736 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[135] $dffe~17^Q~7 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28738 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[136] $dffe~16^Q~0 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28740 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[137] $dffe~16^Q~1 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28742 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[138] $dffe~16^Q~2 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28744 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[139] $dffe~16^Q~3 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28746 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[140] $dffe~16^Q~4 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28748 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[141] $dffe~16^Q~5 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28750 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[142] $dffe~16^Q~6 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28752 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[143] $dffe~16^Q~7 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28754 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[144] $dffe~15^Q~0 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28756 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[145] $dffe~15^Q~1 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28758 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[146] $dffe~15^Q~2 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28760 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[147] $dffe~15^Q~3 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28762 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[148] $dffe~15^Q~4 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28764 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[149] $dffe~15^Q~5 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28766 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[150] $dffe~15^Q~6 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28768 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[151] $dffe~15^Q~7 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28770 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[152] $dffe~14^Q~0 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28772 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[153] $dffe~14^Q~1 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28774 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[154] $dffe~14^Q~2 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28776 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[155] $dffe~14^Q~3 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28778 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[156] $dffe~14^Q~4 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28780 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[157] $dffe~14^Q~5 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28782 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[158] $dffe~14^Q~6 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28784 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[159] $dffe~14^Q~7 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28786 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[160] $dffe~13^Q~0 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28788 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[161] $dffe~13^Q~1 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28790 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[162] $dffe~13^Q~2 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28792 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[163] $dffe~13^Q~3 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28794 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[164] $dffe~13^Q~4 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28796 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[165] $dffe~13^Q~5 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28798 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[166] $dffe~13^Q~6 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28800 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[167] $dffe~13^Q~7 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28802 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[168] $dffe~12^Q~0 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28804 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[169] $dffe~12^Q~1 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28806 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[170] $dffe~12^Q~2 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28808 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[171] $dffe~12^Q~3 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28810 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[172] $dffe~12^Q~4 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28812 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[173] $dffe~12^Q~5 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28814 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[174] $dffe~12^Q~6 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28816 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[175] $dffe~12^Q~7 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28818 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[176] $dffe~11^Q~0 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28820 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[177] $dffe~11^Q~1 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28822 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[178] $dffe~11^Q~2 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28824 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[179] $dffe~11^Q~3 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28826 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[180] $dffe~11^Q~4 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28828 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[181] $dffe~11^Q~5 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28830 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[182] $dffe~11^Q~6 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28832 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[183] $dffe~11^Q~7 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$28834 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[184] $mux~1845^Y~0 $reduce_bool~72^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$28836 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[185] $mux~1845^Y~1 $reduce_bool~72^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$28838 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[186] $mux~1845^Y~2 $reduce_bool~72^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$28840 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[187] $mux~1845^Y~3 $reduce_bool~72^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$28842 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[188] $mux~1845^Y~4 $reduce_bool~72^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$28844 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[189] $mux~1845^Y~5 $reduce_bool~72^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$28846 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[190] $mux~1845^Y~6 $reduce_bool~72^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$28848 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[191] $mux~1845^Y~7 $reduce_bool~72^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$28850 
1-0 1 
-11 1 

.names $dffe~11^Q~0 $mux~1844^Y~0 $reduce_bool~65^Y~0 $auto$rtlil.cc:2607:MuxGate$28852 
1-0 1 
-11 1 

.names $dffe~11^Q~1 $mux~1844^Y~1 $reduce_bool~65^Y~0 $auto$rtlil.cc:2607:MuxGate$28854 
1-0 1 
-11 1 

.names $dffe~11^Q~2 $mux~1844^Y~2 $reduce_bool~65^Y~0 $auto$rtlil.cc:2607:MuxGate$28856 
1-0 1 
-11 1 

.names $dffe~11^Q~3 $mux~1844^Y~3 $reduce_bool~65^Y~0 $auto$rtlil.cc:2607:MuxGate$28858 
1-0 1 
-11 1 

.names $dffe~11^Q~4 $mux~1844^Y~4 $reduce_bool~65^Y~0 $auto$rtlil.cc:2607:MuxGate$28860 
1-0 1 
-11 1 

.names $dffe~11^Q~5 $mux~1844^Y~5 $reduce_bool~65^Y~0 $auto$rtlil.cc:2607:MuxGate$28862 
1-0 1 
-11 1 

.names $dffe~11^Q~6 $mux~1844^Y~6 $reduce_bool~65^Y~0 $auto$rtlil.cc:2607:MuxGate$28864 
1-0 1 
-11 1 

.names $dffe~11^Q~7 $mux~1844^Y~7 $reduce_bool~65^Y~0 $auto$rtlil.cc:2607:MuxGate$28866 
1-0 1 
-11 1 

.names $dffe~1616^Q~0 $dffe~1637^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28868 
1-0 1 
-11 1 

.names $dffe~1616^Q~1 $dffe~1637^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28870 
1-0 1 
-11 1 

.names $dffe~1616^Q~2 $dffe~1637^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28872 
1-0 1 
-11 1 

.names $dffe~1616^Q~3 $dffe~1637^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28874 
1-0 1 
-11 1 

.names $dffe~1616^Q~4 $dffe~1637^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28876 
1-0 1 
-11 1 

.names $dffe~1616^Q~5 $dffe~1637^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28878 
1-0 1 
-11 1 

.names $dffe~1616^Q~6 $dffe~1637^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28880 
1-0 1 
-11 1 

.names $dffe~1616^Q~10 $dffe~1637^Q~10 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28882 
1-0 1 
-11 1 

.names $dffe~1637^Q~0 $dffe~1698^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28884 
1-0 1 
-11 1 

.names $dffe~1637^Q~1 $dffe~1698^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28886 
1-0 1 
-11 1 

.names $dffe~1637^Q~2 $dffe~1698^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28888 
1-0 1 
-11 1 

.names $dffe~1637^Q~3 $dffe~1698^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28890 
1-0 1 
-11 1 

.names $dffe~1637^Q~4 $dffe~1698^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28892 
1-0 1 
-11 1 

.names $dffe~1637^Q~5 $dffe~1698^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28894 
1-0 1 
-11 1 

.names $dffe~1637^Q~6 $dffe~1698^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28896 
1-0 1 
-11 1 

.names $dffe~1637^Q~10 $dffe~1698^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28898 
1-0 1 
-11 1 

.names $dffe~974^Q~0 $dffe~591^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28900 
1-0 1 
-11 1 

.names $dffe~974^Q~1 $dffe~591^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28902 
1-0 1 
-11 1 

.names $dffe~974^Q~2 $dffe~591^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28904 
1-0 1 
-11 1 

.names $dffe~974^Q~3 $dffe~591^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28906 
1-0 1 
-11 1 

.names $dffe~974^Q~4 $dffe~591^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28908 
1-0 1 
-11 1 

.names $dffe~974^Q~5 $dffe~591^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28910 
1-0 1 
-11 1 

.names $dffe~974^Q~6 $dffe~591^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28912 
1-0 1 
-11 1 

.names $dffe~974^Q~7 $dffe~591^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28914 
1-0 1 
-11 1 

.names $dffe~973^Q~0 $dff~978^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28916 
1-0 1 
-11 1 

.names $dffe~973^Q~1 $dff~978^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28918 
1-0 1 
-11 1 

.names $dffe~973^Q~2 $dff~978^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28920 
1-0 1 
-11 1 

.names $dffe~973^Q~3 $dff~978^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28922 
1-0 1 
-11 1 

.names $dffe~973^Q~4 $dff~978^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28924 
1-0 1 
-11 1 

.names $dffe~973^Q~5 $dff~978^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28926 
1-0 1 
-11 1 

.names $dffe~973^Q~6 $dff~978^Q~8 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28928 
1-0 1 
-11 1 

.names $dffe~973^Q~7 $dff~978^Q~9 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28930 
1-0 1 
-11 1 

.names $dffe~1678^Q~0 $dffe~973^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28932 
1-0 1 
-11 1 

.names $dffe~1678^Q~1 $dffe~973^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28934 
1-0 1 
-11 1 

.names $dffe~1678^Q~2 $dffe~973^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28936 
1-0 1 
-11 1 

.names $dffe~1678^Q~3 $dffe~973^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28938 
1-0 1 
-11 1 

.names $dffe~1678^Q~4 $dffe~973^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28940 
1-0 1 
-11 1 

.names $dffe~1678^Q~5 $dffe~973^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28942 
1-0 1 
-11 1 

.names $dffe~1678^Q~6 $dffe~973^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28944 
1-0 1 
-11 1 

.names $dffe~1678^Q~7 $dffe~973^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28946 
1-0 1 
-11 1 

.names $dffe~1698^Q~0 $dff~1741^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28948 
1-0 1 
-11 1 

.names $dffe~1698^Q~1 $dff~1741^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28950 
1-0 1 
-11 1 

.names $dffe~1698^Q~2 $dff~1741^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28952 
1-0 1 
-11 1 

.names $dffe~1698^Q~3 $dff~1741^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28954 
1-0 1 
-11 1 

.names $dffe~1698^Q~4 $dff~1741^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28956 
1-0 1 
-11 1 

.names $dffe~1698^Q~5 $dff~1741^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28958 
1-0 1 
-11 1 

.names $dffe~1698^Q~6 $dff~1741^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28960 
1-0 1 
-11 1 

.names $dffe~1698^Q~7 $dff~1741^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28962 
1-0 1 
-11 1 

.names $dffe~591^Q~0 $dff~594^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28964 
1-0 1 
-11 1 

.names $dffe~591^Q~1 $dff~594^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28966 
1-0 1 
-11 1 

.names $dffe~591^Q~2 $dff~594^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28968 
1-0 1 
-11 1 

.names $dffe~591^Q~3 $dff~594^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28970 
1-0 1 
-11 1 

.names $dffe~591^Q~4 $dff~594^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28972 
1-0 1 
-11 1 

.names $dffe~591^Q~5 $dff~594^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28974 
1-0 1 
-11 1 

.names $dffe~591^Q~6 $dff~594^Q~8 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28976 
1-0 1 
-11 1 

.names $dffe~591^Q~7 $dff~594^Q~9 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28978 
1-0 1 
-11 1 

.names $dffe~588^Q~0 $dffe~589^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28980 
1-0 1 
-11 1 

.names $dffe~588^Q~1 $dffe~589^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28982 
1-0 1 
-11 1 

.names $dffe~588^Q~2 $dffe~589^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28984 
1-0 1 
-11 1 

.names $dffe~588^Q~3 $dffe~589^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28986 
1-0 1 
-11 1 

.names $dffe~588^Q~4 $dffe~589^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28988 
1-0 1 
-11 1 

.names $dffe~588^Q~5 $dffe~589^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28990 
1-0 1 
-11 1 

.names $dffe~588^Q~6 $dffe~589^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28992 
1-0 1 
-11 1 

.names $dffe~588^Q~7 $dffe~589^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28994 
1-0 1 
-11 1 

.names $dffe~589^Q~0 $dffe~590^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28996 
1-0 1 
-11 1 

.names $dffe~589^Q~1 $dffe~590^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$28998 
1-0 1 
-11 1 

.names $dffe~589^Q~2 $dffe~590^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29000 
1-0 1 
-11 1 

.names $dffe~589^Q~3 $dffe~590^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29002 
1-0 1 
-11 1 

.names $dffe~589^Q~4 $dffe~590^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29004 
1-0 1 
-11 1 

.names $dffe~589^Q~5 $dffe~590^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29006 
1-0 1 
-11 1 

.names $dffe~589^Q~6 $dffe~590^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29008 
1-0 1 
-11 1 

.names $dffe~589^Q~7 $dffe~590^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29010 
1-0 1 
-11 1 

.names $dffe~590^Q~0 $dffe~1286^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29012 
1-0 1 
-11 1 

.names $dffe~590^Q~1 $dffe~1286^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29014 
1-0 1 
-11 1 

.names $dffe~590^Q~2 $dffe~1286^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29016 
1-0 1 
-11 1 

.names $dffe~590^Q~3 $dffe~1286^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29018 
1-0 1 
-11 1 

.names $dffe~590^Q~4 $dffe~1286^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29020 
1-0 1 
-11 1 

.names $dffe~590^Q~5 $dffe~1286^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29022 
1-0 1 
-11 1 

.names $dffe~590^Q~6 $dffe~1286^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29024 
1-0 1 
-11 1 

.names $dffe~590^Q~7 $dffe~1286^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29026 
1-0 1 
-11 1 

.names $sdffce~61^Q~0 $auto$rtlil.cc:2607:MuxGate$29044 $reduce_bool~65^Y~0 $auto$rtlil.cc:2607:MuxGate$29046 
1-0 1 
-11 1 

.names $sdffce~61^Q~1 $auto$rtlil.cc:2607:MuxGate$29048 $reduce_bool~65^Y~0 $auto$rtlil.cc:2607:MuxGate$29050 
1-0 1 
-11 1 

.names $sdffce~61^Q~2 $auto$rtlil.cc:2607:MuxGate$29052 $reduce_bool~65^Y~0 $auto$rtlil.cc:2607:MuxGate$29054 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[64] $sdffce~49^Q~0 $reduce_bool~72^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$29072 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[65] $sdffce~49^Q~1 $reduce_bool~72^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$29074 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[66] $sdffce~49^Q~2 $reduce_bool~72^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$29076 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[67] $dffe~50^Q~0 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$29078 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[68] $dffe~50^Q~1 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$29080 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[69] $dffe~50^Q~2 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$29082 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[70] $dffe~50^Q~3 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$29084 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[71] $dffe~50^Q~4 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$29086 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[72] $sdffce~51^Q~0 $reduce_bool~72^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$29088 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[73] $sdffce~51^Q~1 $reduce_bool~72^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$29090 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[74] $sdffce~51^Q~2 $reduce_bool~72^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$29092 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[75] $dffe~52^Q~0 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$29094 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[76] $dffe~52^Q~1 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$29096 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[77] $dffe~52^Q~2 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$29098 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[78] $dffe~52^Q~3 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$29100 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[79] $dffe~52^Q~4 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$29102 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[80] $sdffce~53^Q~0 $reduce_bool~72^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$29104 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[81] $sdffce~53^Q~1 $reduce_bool~72^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$29106 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[82] $sdffce~53^Q~2 $reduce_bool~72^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$29108 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[83] $dffe~54^Q~0 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$29110 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[84] $dffe~54^Q~1 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$29112 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[85] $dffe~54^Q~2 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$29114 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[86] $dffe~54^Q~3 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$29116 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[87] $dffe~54^Q~4 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$29118 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[88] $sdffce~55^Q~0 $reduce_bool~72^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$29120 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[89] $sdffce~55^Q~1 $reduce_bool~72^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$29122 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[90] $sdffce~55^Q~2 $reduce_bool~72^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$29124 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[91] $dffe~56^Q~0 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$29126 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[92] $dffe~56^Q~1 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$29128 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[93] $dffe~56^Q~2 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$29130 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[94] $dffe~56^Q~3 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$29132 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[95] $dffe~56^Q~4 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$29134 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[96] $sdffce~57^Q~0 $reduce_bool~72^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$29136 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[97] $sdffce~57^Q~1 $reduce_bool~72^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$29138 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[98] $sdffce~57^Q~2 $reduce_bool~72^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$29140 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[99] $dffe~58^Q~0 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$29142 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[100] $dffe~58^Q~1 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$29144 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[101] $dffe~58^Q~2 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$29146 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[102] $dffe~58^Q~3 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$29148 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[103] $dffe~58^Q~4 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$29150 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[104] $sdffce~59^Q~0 $reduce_bool~72^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$29152 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[105] $sdffce~59^Q~1 $reduce_bool~72^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$29154 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[106] $sdffce~59^Q~2 $reduce_bool~72^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$29156 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[107] $dffe~60^Q~0 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$29158 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[108] $dffe~60^Q~1 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$29160 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[109] $dffe~60^Q~2 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$29162 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[110] $dffe~60^Q~3 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$29164 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[111] $dffe~60^Q~4 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$29166 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[112] $sdffce~61^Q~0 $reduce_bool~72^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$29168 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[113] $sdffce~61^Q~1 $reduce_bool~72^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$29170 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[114] $sdffce~61^Q~2 $reduce_bool~72^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$29172 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[115] $dffe~62^Q~0 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$29174 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[116] $dffe~62^Q~1 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$29176 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[117] $dffe~62^Q~2 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$29178 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[118] $dffe~62^Q~3 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$29180 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[119] $dffe~62^Q~4 $reduce_bool~72^Y~0 $auto$rtlil.cc:2607:MuxGate$29182 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[123] $mux~1843^Y~3 $reduce_bool~72^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$29184 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[124] $mux~1843^Y~4 $reduce_bool~72^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$29186 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[125] $mux~1843^Y~5 $reduce_bool~72^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$29188 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[126] $mux~1843^Y~6 $reduce_bool~72^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$29190 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[127] $mux~1843^Y~7 $reduce_bool~72^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$29192 
1-0 1 
-11 1 

.names $dffe~1087^Q~0 $dffe~1082^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29194 
1-0 1 
-11 1 

.names $dffe~1087^Q~1 $dffe~1082^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29196 
1-0 1 
-11 1 

.names $dffe~1087^Q~2 $dffe~1082^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29198 
1-0 1 
-11 1 

.names $dffe~1087^Q~3 $dffe~1082^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29200 
1-0 1 
-11 1 

.names $dffe~1087^Q~4 $dffe~1082^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29202 
1-0 1 
-11 1 

.names $dffe~1087^Q~5 $dffe~1082^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29204 
1-0 1 
-11 1 

.names $dffe~1087^Q~6 $dffe~1082^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29206 
1-0 1 
-11 1 

.names $dffe~1087^Q~7 $dffe~1082^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29208 
1-0 1 
-11 1 

.names $dffe~1088^Q~0 $dffe~1087^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29210 
1-0 1 
-11 1 

.names $dffe~1088^Q~1 $dffe~1087^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29212 
1-0 1 
-11 1 

.names $dffe~1088^Q~2 $dffe~1087^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29214 
1-0 1 
-11 1 

.names $dffe~1088^Q~3 $dffe~1087^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29216 
1-0 1 
-11 1 

.names $dffe~1088^Q~4 $dffe~1087^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29218 
1-0 1 
-11 1 

.names $dffe~1088^Q~5 $dffe~1087^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29220 
1-0 1 
-11 1 

.names $dffe~1088^Q~6 $dffe~1087^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29222 
1-0 1 
-11 1 

.names $dffe~1088^Q~7 $dffe~1087^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29224 
1-0 1 
-11 1 

.names $dffe~1084^Q~0 $dffe~1088^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29226 
1-0 1 
-11 1 

.names $dffe~1084^Q~1 $dffe~1088^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29228 
1-0 1 
-11 1 

.names $dffe~1084^Q~2 $dffe~1088^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29230 
1-0 1 
-11 1 

.names $dffe~1084^Q~3 $dffe~1088^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29232 
1-0 1 
-11 1 

.names $dffe~1084^Q~4 $dffe~1088^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29234 
1-0 1 
-11 1 

.names $dffe~1084^Q~5 $dffe~1088^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29236 
1-0 1 
-11 1 

.names $dffe~1084^Q~6 $dffe~1088^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29238 
1-0 1 
-11 1 

.names $dffe~1084^Q~7 $dffe~1088^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29240 
1-0 1 
-11 1 

.names $dffe~1089^Q~0 $dffe~1084^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29242 
1-0 1 
-11 1 

.names $dffe~1089^Q~1 $dffe~1084^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29244 
1-0 1 
-11 1 

.names $dffe~1089^Q~2 $dffe~1084^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29246 
1-0 1 
-11 1 

.names $dffe~1089^Q~3 $dffe~1084^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29248 
1-0 1 
-11 1 

.names $dffe~1089^Q~4 $dffe~1084^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29250 
1-0 1 
-11 1 

.names $dffe~1089^Q~5 $dffe~1084^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29252 
1-0 1 
-11 1 

.names $dffe~1089^Q~6 $dffe~1084^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29254 
1-0 1 
-11 1 

.names $dffe~1089^Q~7 $dffe~1084^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29256 
1-0 1 
-11 1 

.names $dffe~1090^Q~0 $dffe~1089^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29258 
1-0 1 
-11 1 

.names $dffe~1090^Q~1 $dffe~1089^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29260 
1-0 1 
-11 1 

.names $dffe~1090^Q~2 $dffe~1089^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29262 
1-0 1 
-11 1 

.names $dffe~1090^Q~3 $dffe~1089^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29264 
1-0 1 
-11 1 

.names $dffe~1090^Q~4 $dffe~1089^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29266 
1-0 1 
-11 1 

.names $dffe~1090^Q~5 $dffe~1089^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29268 
1-0 1 
-11 1 

.names $dffe~1090^Q~6 $dffe~1089^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29270 
1-0 1 
-11 1 

.names $dffe~1090^Q~7 $dffe~1089^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29272 
1-0 1 
-11 1 

.names $dffe~1083^Q~0 $dffe~1090^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29274 
1-0 1 
-11 1 

.names $dffe~1083^Q~1 $dffe~1090^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29276 
1-0 1 
-11 1 

.names $dffe~1083^Q~2 $dffe~1090^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29278 
1-0 1 
-11 1 

.names $dffe~1083^Q~3 $dffe~1090^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29280 
1-0 1 
-11 1 

.names $dffe~1083^Q~4 $dffe~1090^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29282 
1-0 1 
-11 1 

.names $dffe~1083^Q~5 $dffe~1090^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29284 
1-0 1 
-11 1 

.names $dffe~1083^Q~6 $dffe~1090^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29286 
1-0 1 
-11 1 

.names $dffe~1083^Q~7 $dffe~1090^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$29288 
1-0 1 
-11 1 

.names $dffe~502^Q~0 $dffe~1305^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29322 
1-0 1 
-11 1 

.names $dffe~502^Q~1 $dffe~1305^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29324 
1-0 1 
-11 1 

.names $dffe~502^Q~2 $dffe~1305^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29326 
1-0 1 
-11 1 

.names $dffe~502^Q~3 $dffe~1305^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29328 
1-0 1 
-11 1 

.names $dffe~502^Q~4 $dffe~1305^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29330 
1-0 1 
-11 1 

.names $dffe~502^Q~5 $dffe~1305^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29332 
1-0 1 
-11 1 

.names $dffe~502^Q~6 $dffe~1305^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29334 
1-0 1 
-11 1 

.names $dffe~502^Q~7 $dffe~1305^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29336 
1-0 1 
-11 1 

.names $dffe~501^Q~0 $dffe~502^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29338 
1-0 1 
-11 1 

.names $dffe~501^Q~1 $dffe~502^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29340 
1-0 1 
-11 1 

.names $dffe~501^Q~2 $dffe~502^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29342 
1-0 1 
-11 1 

.names $dffe~501^Q~3 $dffe~502^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29344 
1-0 1 
-11 1 

.names $dffe~501^Q~4 $dffe~502^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29346 
1-0 1 
-11 1 

.names $dffe~501^Q~5 $dffe~502^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29348 
1-0 1 
-11 1 

.names $dffe~501^Q~6 $dffe~502^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29350 
1-0 1 
-11 1 

.names $dffe~501^Q~7 $dffe~502^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29352 
1-0 1 
-11 1 

.names $dffe~500^Q~0 $dffe~501^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29354 
1-0 1 
-11 1 

.names $dffe~500^Q~1 $dffe~501^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29356 
1-0 1 
-11 1 

.names $dffe~500^Q~2 $dffe~501^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29358 
1-0 1 
-11 1 

.names $dffe~500^Q~3 $dffe~501^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29360 
1-0 1 
-11 1 

.names $dffe~500^Q~4 $dffe~501^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29362 
1-0 1 
-11 1 

.names $dffe~500^Q~5 $dffe~501^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29364 
1-0 1 
-11 1 

.names $dffe~500^Q~6 $dffe~501^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29366 
1-0 1 
-11 1 

.names $dffe~500^Q~7 $dffe~501^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29368 
1-0 1 
-11 1 

.names $dffe~503^Q~0 $dff~506^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29370 
1-0 1 
-11 1 

.names $dffe~503^Q~1 $dff~506^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29372 
1-0 1 
-11 1 

.names $dffe~503^Q~2 $dff~506^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29374 
1-0 1 
-11 1 

.names $dffe~503^Q~3 $dff~506^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29376 
1-0 1 
-11 1 

.names $dffe~503^Q~4 $dff~506^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29378 
1-0 1 
-11 1 

.names $dffe~503^Q~5 $dff~506^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29380 
1-0 1 
-11 1 

.names $dffe~503^Q~6 $dff~506^Q~8 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29382 
1-0 1 
-11 1 

.names $dffe~503^Q~7 $dff~506^Q~9 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29384 
1-0 1 
-11 1 

.names $dffe~878^Q~0 $dffe~503^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29386 
1-0 1 
-11 1 

.names $dffe~878^Q~1 $dffe~503^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29388 
1-0 1 
-11 1 

.names $dffe~878^Q~2 $dffe~503^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29390 
1-0 1 
-11 1 

.names $dffe~878^Q~3 $dffe~503^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29392 
1-0 1 
-11 1 

.names $dffe~878^Q~4 $dffe~503^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29394 
1-0 1 
-11 1 

.names $dffe~878^Q~5 $dffe~503^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29396 
1-0 1 
-11 1 

.names $dffe~878^Q~6 $dffe~503^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29398 
1-0 1 
-11 1 

.names $dffe~878^Q~7 $dffe~503^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29400 
1-0 1 
-11 1 

.names $dffe~877^Q~0 $dff~882^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29402 
1-0 1 
-11 1 

.names $dffe~877^Q~1 $dff~882^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29404 
1-0 1 
-11 1 

.names $dffe~877^Q~2 $dff~882^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29406 
1-0 1 
-11 1 

.names $dffe~877^Q~3 $dff~882^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29408 
1-0 1 
-11 1 

.names $dffe~877^Q~4 $dff~882^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29410 
1-0 1 
-11 1 

.names $dffe~877^Q~5 $dff~882^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29412 
1-0 1 
-11 1 

.names $dffe~877^Q~6 $dff~882^Q~8 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29414 
1-0 1 
-11 1 

.names $dffe~877^Q~7 $dff~882^Q~9 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29416 
1-0 1 
-11 1 

.names $dffe~883^Q~0 $dffe~878^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29418 
1-0 1 
-11 1 

.names $dffe~883^Q~1 $dffe~878^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29420 
1-0 1 
-11 1 

.names $dffe~883^Q~2 $dffe~878^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29422 
1-0 1 
-11 1 

.names $dffe~883^Q~3 $dffe~878^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29424 
1-0 1 
-11 1 

.names $dffe~883^Q~4 $dffe~878^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29426 
1-0 1 
-11 1 

.names $dffe~883^Q~5 $dffe~878^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29428 
1-0 1 
-11 1 

.names $dffe~883^Q~6 $dffe~878^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29430 
1-0 1 
-11 1 

.names $dffe~883^Q~7 $dffe~878^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29432 
1-0 1 
-11 1 

.names $dffe~884^Q~0 $dffe~883^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29434 
1-0 1 
-11 1 

.names $dffe~884^Q~1 $dffe~883^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29436 
1-0 1 
-11 1 

.names $dffe~884^Q~2 $dffe~883^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29438 
1-0 1 
-11 1 

.names $dffe~884^Q~3 $dffe~883^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29440 
1-0 1 
-11 1 

.names $dffe~884^Q~4 $dffe~883^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29442 
1-0 1 
-11 1 

.names $dffe~884^Q~5 $dffe~883^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29444 
1-0 1 
-11 1 

.names $dffe~884^Q~6 $dffe~883^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29446 
1-0 1 
-11 1 

.names $dffe~884^Q~7 $dffe~883^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29448 
1-0 1 
-11 1 

.names $dffe~880^Q~0 $dffe~884^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29450 
1-0 1 
-11 1 

.names $dffe~880^Q~1 $dffe~884^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29452 
1-0 1 
-11 1 

.names $dffe~880^Q~2 $dffe~884^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29454 
1-0 1 
-11 1 

.names $dffe~880^Q~3 $dffe~884^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29456 
1-0 1 
-11 1 

.names $dffe~880^Q~4 $dffe~884^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29458 
1-0 1 
-11 1 

.names $dffe~880^Q~5 $dffe~884^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29460 
1-0 1 
-11 1 

.names $dffe~880^Q~6 $dffe~884^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29462 
1-0 1 
-11 1 

.names $dffe~880^Q~7 $dffe~884^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29464 
1-0 1 
-11 1 

.names $dffe~885^Q~0 $dffe~880^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29466 
1-0 1 
-11 1 

.names $dffe~885^Q~1 $dffe~880^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29468 
1-0 1 
-11 1 

.names $dffe~885^Q~2 $dffe~880^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29470 
1-0 1 
-11 1 

.names $dffe~885^Q~3 $dffe~880^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29472 
1-0 1 
-11 1 

.names $dffe~885^Q~4 $dffe~880^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29474 
1-0 1 
-11 1 

.names $dffe~885^Q~5 $dffe~880^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29476 
1-0 1 
-11 1 

.names $dffe~885^Q~6 $dffe~880^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29478 
1-0 1 
-11 1 

.names $dffe~885^Q~7 $dffe~880^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29480 
1-0 1 
-11 1 

.names $dffe~886^Q~0 $dffe~885^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29482 
1-0 1 
-11 1 

.names $dffe~886^Q~1 $dffe~885^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29484 
1-0 1 
-11 1 

.names $dffe~886^Q~2 $dffe~885^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29486 
1-0 1 
-11 1 

.names $dffe~886^Q~3 $dffe~885^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29488 
1-0 1 
-11 1 

.names $dffe~886^Q~4 $dffe~885^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29490 
1-0 1 
-11 1 

.names $dffe~886^Q~5 $dffe~885^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29492 
1-0 1 
-11 1 

.names $dffe~886^Q~6 $dffe~885^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29494 
1-0 1 
-11 1 

.names $dffe~886^Q~7 $dffe~885^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29496 
1-0 1 
-11 1 

.names $dffe~879^Q~0 $dffe~886^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29498 
1-0 1 
-11 1 

.names $dffe~879^Q~1 $dffe~886^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29500 
1-0 1 
-11 1 

.names $dffe~879^Q~2 $dffe~886^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29502 
1-0 1 
-11 1 

.names $dffe~879^Q~3 $dffe~886^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29504 
1-0 1 
-11 1 

.names $dffe~879^Q~4 $dffe~886^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29506 
1-0 1 
-11 1 

.names $dffe~879^Q~5 $dffe~886^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29508 
1-0 1 
-11 1 

.names $dffe~879^Q~6 $dffe~886^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29510 
1-0 1 
-11 1 

.names $dffe~879^Q~7 $dffe~886^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29512 
1-0 1 
-11 1 

.names $dffe~480^Q~0 $dffe~1231^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29546 
1-0 1 
-11 1 

.names $dffe~480^Q~1 $dffe~1231^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29548 
1-0 1 
-11 1 

.names $dffe~480^Q~2 $dffe~1231^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29550 
1-0 1 
-11 1 

.names $dffe~480^Q~3 $dffe~1231^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29552 
1-0 1 
-11 1 

.names $dffe~480^Q~4 $dffe~1231^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29554 
1-0 1 
-11 1 

.names $dffe~480^Q~5 $dffe~1231^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29556 
1-0 1 
-11 1 

.names $dffe~480^Q~6 $dffe~1231^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29558 
1-0 1 
-11 1 

.names $dffe~480^Q~7 $dffe~1231^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29560 
1-0 1 
-11 1 

.names $dffe~479^Q~0 $dffe~480^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29562 
1-0 1 
-11 1 

.names $dffe~479^Q~1 $dffe~480^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29564 
1-0 1 
-11 1 

.names $dffe~479^Q~2 $dffe~480^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29566 
1-0 1 
-11 1 

.names $dffe~479^Q~3 $dffe~480^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29568 
1-0 1 
-11 1 

.names $dffe~479^Q~4 $dffe~480^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29570 
1-0 1 
-11 1 

.names $dffe~479^Q~5 $dffe~480^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29572 
1-0 1 
-11 1 

.names $dffe~479^Q~6 $dffe~480^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29574 
1-0 1 
-11 1 

.names $dffe~479^Q~7 $dffe~480^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29576 
1-0 1 
-11 1 

.names $dffe~478^Q~0 $dffe~479^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29578 
1-0 1 
-11 1 

.names $dffe~478^Q~1 $dffe~479^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29580 
1-0 1 
-11 1 

.names $dffe~478^Q~2 $dffe~479^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29582 
1-0 1 
-11 1 

.names $dffe~478^Q~3 $dffe~479^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29584 
1-0 1 
-11 1 

.names $dffe~478^Q~4 $dffe~479^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29586 
1-0 1 
-11 1 

.names $dffe~478^Q~5 $dffe~479^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29588 
1-0 1 
-11 1 

.names $dffe~478^Q~6 $dffe~479^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29590 
1-0 1 
-11 1 

.names $dffe~478^Q~7 $dffe~479^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29592 
1-0 1 
-11 1 

.names $dffe~481^Q~0 $dff~484^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29594 
1-0 1 
-11 1 

.names $dffe~481^Q~1 $dff~484^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29596 
1-0 1 
-11 1 

.names $dffe~481^Q~2 $dff~484^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29598 
1-0 1 
-11 1 

.names $dffe~481^Q~3 $dff~484^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29600 
1-0 1 
-11 1 

.names $dffe~481^Q~4 $dff~484^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29602 
1-0 1 
-11 1 

.names $dffe~481^Q~5 $dff~484^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29604 
1-0 1 
-11 1 

.names $dffe~481^Q~6 $dff~484^Q~8 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29606 
1-0 1 
-11 1 

.names $dffe~481^Q~7 $dff~484^Q~9 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29608 
1-0 1 
-11 1 

.names $dffe~854^Q~0 $dffe~481^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29610 
1-0 1 
-11 1 

.names $dffe~854^Q~1 $dffe~481^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29612 
1-0 1 
-11 1 

.names $dffe~854^Q~2 $dffe~481^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29614 
1-0 1 
-11 1 

.names $dffe~854^Q~3 $dffe~481^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29616 
1-0 1 
-11 1 

.names $dffe~854^Q~4 $dffe~481^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29618 
1-0 1 
-11 1 

.names $dffe~854^Q~5 $dffe~481^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29620 
1-0 1 
-11 1 

.names $dffe~854^Q~6 $dffe~481^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29622 
1-0 1 
-11 1 

.names $dffe~854^Q~7 $dffe~481^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29624 
1-0 1 
-11 1 

.names $dffe~853^Q~0 $dff~858^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29626 
1-0 1 
-11 1 

.names $dffe~853^Q~1 $dff~858^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29628 
1-0 1 
-11 1 

.names $dffe~853^Q~2 $dff~858^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29630 
1-0 1 
-11 1 

.names $dffe~853^Q~3 $dff~858^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29632 
1-0 1 
-11 1 

.names $dffe~853^Q~4 $dff~858^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29634 
1-0 1 
-11 1 

.names $dffe~853^Q~5 $dff~858^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29636 
1-0 1 
-11 1 

.names $dffe~853^Q~6 $dff~858^Q~8 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29638 
1-0 1 
-11 1 

.names $dffe~853^Q~7 $dff~858^Q~9 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29640 
1-0 1 
-11 1 

.names $dffe~859^Q~0 $dffe~854^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29642 
1-0 1 
-11 1 

.names $dffe~859^Q~1 $dffe~854^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29644 
1-0 1 
-11 1 

.names $dffe~859^Q~2 $dffe~854^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29646 
1-0 1 
-11 1 

.names $dffe~859^Q~3 $dffe~854^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29648 
1-0 1 
-11 1 

.names $dffe~859^Q~4 $dffe~854^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29650 
1-0 1 
-11 1 

.names $dffe~859^Q~5 $dffe~854^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29652 
1-0 1 
-11 1 

.names $dffe~859^Q~6 $dffe~854^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29654 
1-0 1 
-11 1 

.names $dffe~859^Q~7 $dffe~854^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29656 
1-0 1 
-11 1 

.names $dffe~860^Q~0 $dffe~859^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29658 
1-0 1 
-11 1 

.names $dffe~860^Q~1 $dffe~859^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29660 
1-0 1 
-11 1 

.names $dffe~860^Q~2 $dffe~859^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29662 
1-0 1 
-11 1 

.names $dffe~860^Q~3 $dffe~859^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29664 
1-0 1 
-11 1 

.names $dffe~860^Q~4 $dffe~859^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29666 
1-0 1 
-11 1 

.names $dffe~860^Q~5 $dffe~859^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29668 
1-0 1 
-11 1 

.names $dffe~860^Q~6 $dffe~859^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29670 
1-0 1 
-11 1 

.names $dffe~860^Q~7 $dffe~859^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29672 
1-0 1 
-11 1 

.names $dffe~856^Q~0 $dffe~860^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29674 
1-0 1 
-11 1 

.names $dffe~856^Q~1 $dffe~860^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29676 
1-0 1 
-11 1 

.names $dffe~856^Q~2 $dffe~860^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29678 
1-0 1 
-11 1 

.names $dffe~856^Q~3 $dffe~860^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29680 
1-0 1 
-11 1 

.names $dffe~856^Q~4 $dffe~860^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29682 
1-0 1 
-11 1 

.names $dffe~856^Q~5 $dffe~860^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29684 
1-0 1 
-11 1 

.names $dffe~856^Q~6 $dffe~860^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29686 
1-0 1 
-11 1 

.names $dffe~856^Q~7 $dffe~860^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29688 
1-0 1 
-11 1 

.names $dffe~861^Q~0 $dffe~856^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29690 
1-0 1 
-11 1 

.names $dffe~861^Q~1 $dffe~856^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29692 
1-0 1 
-11 1 

.names $dffe~861^Q~2 $dffe~856^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29694 
1-0 1 
-11 1 

.names $dffe~861^Q~3 $dffe~856^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29696 
1-0 1 
-11 1 

.names $dffe~861^Q~4 $dffe~856^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29698 
1-0 1 
-11 1 

.names $dffe~861^Q~5 $dffe~856^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29700 
1-0 1 
-11 1 

.names $dffe~861^Q~6 $dffe~856^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29702 
1-0 1 
-11 1 

.names $dffe~861^Q~7 $dffe~856^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29704 
1-0 1 
-11 1 

.names $dffe~862^Q~0 $dffe~861^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29706 
1-0 1 
-11 1 

.names $dffe~862^Q~1 $dffe~861^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29708 
1-0 1 
-11 1 

.names $dffe~862^Q~2 $dffe~861^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29710 
1-0 1 
-11 1 

.names $dffe~862^Q~3 $dffe~861^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29712 
1-0 1 
-11 1 

.names $dffe~862^Q~4 $dffe~861^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29714 
1-0 1 
-11 1 

.names $dffe~862^Q~5 $dffe~861^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29716 
1-0 1 
-11 1 

.names $dffe~862^Q~6 $dffe~861^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29718 
1-0 1 
-11 1 

.names $dffe~862^Q~7 $dffe~861^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29720 
1-0 1 
-11 1 

.names $dffe~855^Q~0 $dffe~862^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29722 
1-0 1 
-11 1 

.names $dffe~855^Q~1 $dffe~862^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29724 
1-0 1 
-11 1 

.names $dffe~855^Q~2 $dffe~862^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29726 
1-0 1 
-11 1 

.names $dffe~855^Q~3 $dffe~862^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29728 
1-0 1 
-11 1 

.names $dffe~855^Q~4 $dffe~862^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29730 
1-0 1 
-11 1 

.names $dffe~855^Q~5 $dffe~862^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29732 
1-0 1 
-11 1 

.names $dffe~855^Q~6 $dffe~862^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29734 
1-0 1 
-11 1 

.names $dffe~855^Q~7 $dffe~862^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29736 
1-0 1 
-11 1 

.names $dffe~359^Q~0 $dffe~1232^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29770 
1-0 1 
-11 1 

.names $dffe~359^Q~1 $dffe~1232^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29772 
1-0 1 
-11 1 

.names $dffe~359^Q~2 $dffe~1232^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29774 
1-0 1 
-11 1 

.names $dffe~359^Q~3 $dffe~1232^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29776 
1-0 1 
-11 1 

.names $dffe~359^Q~4 $dffe~1232^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29778 
1-0 1 
-11 1 

.names $dffe~359^Q~5 $dffe~1232^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29780 
1-0 1 
-11 1 

.names $dffe~359^Q~6 $dffe~1232^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29782 
1-0 1 
-11 1 

.names $dffe~359^Q~7 $dffe~1232^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29784 
1-0 1 
-11 1 

.names $dffe~358^Q~0 $dffe~359^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29786 
1-0 1 
-11 1 

.names $dffe~358^Q~1 $dffe~359^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29788 
1-0 1 
-11 1 

.names $dffe~358^Q~2 $dffe~359^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29790 
1-0 1 
-11 1 

.names $dffe~358^Q~3 $dffe~359^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29792 
1-0 1 
-11 1 

.names $dffe~358^Q~4 $dffe~359^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29794 
1-0 1 
-11 1 

.names $dffe~358^Q~5 $dffe~359^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29796 
1-0 1 
-11 1 

.names $dffe~358^Q~6 $dffe~359^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29798 
1-0 1 
-11 1 

.names $dffe~358^Q~7 $dffe~359^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29800 
1-0 1 
-11 1 

.names $dffe~357^Q~0 $dffe~358^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29802 
1-0 1 
-11 1 

.names $dffe~357^Q~1 $dffe~358^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29804 
1-0 1 
-11 1 

.names $dffe~357^Q~2 $dffe~358^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29806 
1-0 1 
-11 1 

.names $dffe~357^Q~3 $dffe~358^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29808 
1-0 1 
-11 1 

.names $dffe~357^Q~4 $dffe~358^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29810 
1-0 1 
-11 1 

.names $dffe~357^Q~5 $dffe~358^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29812 
1-0 1 
-11 1 

.names $dffe~357^Q~6 $dffe~358^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29814 
1-0 1 
-11 1 

.names $dffe~357^Q~7 $dffe~358^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29816 
1-0 1 
-11 1 

.names $dffe~360^Q~0 $dff~363^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29818 
1-0 1 
-11 1 

.names $dffe~360^Q~1 $dff~363^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29820 
1-0 1 
-11 1 

.names $dffe~360^Q~2 $dff~363^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29822 
1-0 1 
-11 1 

.names $dffe~360^Q~3 $dff~363^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29824 
1-0 1 
-11 1 

.names $dffe~360^Q~4 $dff~363^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29826 
1-0 1 
-11 1 

.names $dffe~360^Q~5 $dff~363^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29828 
1-0 1 
-11 1 

.names $dffe~360^Q~6 $dff~363^Q~8 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29830 
1-0 1 
-11 1 

.names $dffe~360^Q~7 $dff~363^Q~9 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29832 
1-0 1 
-11 1 

.names $dffe~722^Q~0 $dffe~360^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29834 
1-0 1 
-11 1 

.names $dffe~722^Q~1 $dffe~360^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29836 
1-0 1 
-11 1 

.names $dffe~722^Q~2 $dffe~360^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29838 
1-0 1 
-11 1 

.names $dffe~722^Q~3 $dffe~360^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29840 
1-0 1 
-11 1 

.names $dffe~722^Q~4 $dffe~360^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29842 
1-0 1 
-11 1 

.names $dffe~722^Q~5 $dffe~360^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29844 
1-0 1 
-11 1 

.names $dffe~722^Q~6 $dffe~360^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29846 
1-0 1 
-11 1 

.names $dffe~722^Q~7 $dffe~360^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29848 
1-0 1 
-11 1 

.names $dffe~721^Q~0 $dff~726^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29850 
1-0 1 
-11 1 

.names $dffe~721^Q~1 $dff~726^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29852 
1-0 1 
-11 1 

.names $dffe~721^Q~2 $dff~726^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29854 
1-0 1 
-11 1 

.names $dffe~721^Q~3 $dff~726^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29856 
1-0 1 
-11 1 

.names $dffe~721^Q~4 $dff~726^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29858 
1-0 1 
-11 1 

.names $dffe~721^Q~5 $dff~726^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29860 
1-0 1 
-11 1 

.names $dffe~721^Q~6 $dff~726^Q~8 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29862 
1-0 1 
-11 1 

.names $dffe~721^Q~7 $dff~726^Q~9 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29864 
1-0 1 
-11 1 

.names $dffe~727^Q~0 $dffe~722^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29866 
1-0 1 
-11 1 

.names $dffe~727^Q~1 $dffe~722^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29868 
1-0 1 
-11 1 

.names $dffe~727^Q~2 $dffe~722^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29870 
1-0 1 
-11 1 

.names $dffe~727^Q~3 $dffe~722^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29872 
1-0 1 
-11 1 

.names $dffe~727^Q~4 $dffe~722^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29874 
1-0 1 
-11 1 

.names $dffe~727^Q~5 $dffe~722^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29876 
1-0 1 
-11 1 

.names $dffe~727^Q~6 $dffe~722^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29878 
1-0 1 
-11 1 

.names $dffe~727^Q~7 $dffe~722^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29880 
1-0 1 
-11 1 

.names $dffe~728^Q~0 $dffe~727^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29882 
1-0 1 
-11 1 

.names $dffe~728^Q~1 $dffe~727^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29884 
1-0 1 
-11 1 

.names $dffe~728^Q~2 $dffe~727^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29886 
1-0 1 
-11 1 

.names $dffe~728^Q~3 $dffe~727^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29888 
1-0 1 
-11 1 

.names $dffe~728^Q~4 $dffe~727^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29890 
1-0 1 
-11 1 

.names $dffe~728^Q~5 $dffe~727^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29892 
1-0 1 
-11 1 

.names $dffe~728^Q~6 $dffe~727^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29894 
1-0 1 
-11 1 

.names $dffe~728^Q~7 $dffe~727^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29896 
1-0 1 
-11 1 

.names $dffe~724^Q~0 $dffe~728^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29898 
1-0 1 
-11 1 

.names $dffe~724^Q~1 $dffe~728^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29900 
1-0 1 
-11 1 

.names $dffe~724^Q~2 $dffe~728^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29902 
1-0 1 
-11 1 

.names $dffe~724^Q~3 $dffe~728^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29904 
1-0 1 
-11 1 

.names $dffe~724^Q~4 $dffe~728^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29906 
1-0 1 
-11 1 

.names $dffe~724^Q~5 $dffe~728^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29908 
1-0 1 
-11 1 

.names $dffe~724^Q~6 $dffe~728^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29910 
1-0 1 
-11 1 

.names $dffe~724^Q~7 $dffe~728^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29912 
1-0 1 
-11 1 

.names $dffe~729^Q~0 $dffe~724^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29914 
1-0 1 
-11 1 

.names $dffe~729^Q~1 $dffe~724^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29916 
1-0 1 
-11 1 

.names $dffe~729^Q~2 $dffe~724^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29918 
1-0 1 
-11 1 

.names $dffe~729^Q~3 $dffe~724^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29920 
1-0 1 
-11 1 

.names $dffe~729^Q~4 $dffe~724^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29922 
1-0 1 
-11 1 

.names $dffe~729^Q~5 $dffe~724^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29924 
1-0 1 
-11 1 

.names $dffe~729^Q~6 $dffe~724^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29926 
1-0 1 
-11 1 

.names $dffe~729^Q~7 $dffe~724^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29928 
1-0 1 
-11 1 

.names $dffe~730^Q~0 $dffe~729^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29930 
1-0 1 
-11 1 

.names $dffe~730^Q~1 $dffe~729^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29932 
1-0 1 
-11 1 

.names $dffe~730^Q~2 $dffe~729^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29934 
1-0 1 
-11 1 

.names $dffe~730^Q~3 $dffe~729^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29936 
1-0 1 
-11 1 

.names $dffe~730^Q~4 $dffe~729^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29938 
1-0 1 
-11 1 

.names $dffe~730^Q~5 $dffe~729^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29940 
1-0 1 
-11 1 

.names $dffe~730^Q~6 $dffe~729^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29942 
1-0 1 
-11 1 

.names $dffe~730^Q~7 $dffe~729^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29944 
1-0 1 
-11 1 

.names $dffe~723^Q~0 $dffe~730^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29946 
1-0 1 
-11 1 

.names $dffe~723^Q~1 $dffe~730^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29948 
1-0 1 
-11 1 

.names $dffe~723^Q~2 $dffe~730^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29950 
1-0 1 
-11 1 

.names $dffe~723^Q~3 $dffe~730^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29952 
1-0 1 
-11 1 

.names $dffe~723^Q~4 $dffe~730^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29954 
1-0 1 
-11 1 

.names $dffe~723^Q~5 $dffe~730^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29956 
1-0 1 
-11 1 

.names $dffe~723^Q~6 $dffe~730^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29958 
1-0 1 
-11 1 

.names $dffe~723^Q~7 $dffe~730^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29960 
1-0 1 
-11 1 

.names $dffe~348^Q~0 $dffe~1233^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29994 
1-0 1 
-11 1 

.names $dffe~348^Q~1 $dffe~1233^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29996 
1-0 1 
-11 1 

.names $dffe~348^Q~2 $dffe~1233^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$29998 
1-0 1 
-11 1 

.names $dffe~348^Q~3 $dffe~1233^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30000 
1-0 1 
-11 1 

.names $dffe~348^Q~4 $dffe~1233^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30002 
1-0 1 
-11 1 

.names $dffe~348^Q~5 $dffe~1233^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30004 
1-0 1 
-11 1 

.names $dffe~348^Q~6 $dffe~1233^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30006 
1-0 1 
-11 1 

.names $dffe~348^Q~7 $dffe~1233^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30008 
1-0 1 
-11 1 

.names $dffe~347^Q~0 $dffe~348^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30010 
1-0 1 
-11 1 

.names $dffe~347^Q~1 $dffe~348^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30012 
1-0 1 
-11 1 

.names $dffe~347^Q~2 $dffe~348^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30014 
1-0 1 
-11 1 

.names $dffe~347^Q~3 $dffe~348^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30016 
1-0 1 
-11 1 

.names $dffe~347^Q~4 $dffe~348^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30018 
1-0 1 
-11 1 

.names $dffe~347^Q~5 $dffe~348^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30020 
1-0 1 
-11 1 

.names $dffe~347^Q~6 $dffe~348^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30022 
1-0 1 
-11 1 

.names $dffe~347^Q~7 $dffe~348^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30024 
1-0 1 
-11 1 

.names $dffe~346^Q~0 $dffe~347^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30026 
1-0 1 
-11 1 

.names $dffe~346^Q~1 $dffe~347^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30028 
1-0 1 
-11 1 

.names $dffe~346^Q~2 $dffe~347^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30030 
1-0 1 
-11 1 

.names $dffe~346^Q~3 $dffe~347^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30032 
1-0 1 
-11 1 

.names $dffe~346^Q~4 $dffe~347^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30034 
1-0 1 
-11 1 

.names $dffe~346^Q~5 $dffe~347^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30036 
1-0 1 
-11 1 

.names $dffe~346^Q~6 $dffe~347^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30038 
1-0 1 
-11 1 

.names $dffe~346^Q~7 $dffe~347^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30040 
1-0 1 
-11 1 

.names $dffe~349^Q~0 $dff~352^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30042 
1-0 1 
-11 1 

.names $dffe~349^Q~1 $dff~352^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30044 
1-0 1 
-11 1 

.names $dffe~349^Q~2 $dff~352^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30046 
1-0 1 
-11 1 

.names $dffe~349^Q~3 $dff~352^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30048 
1-0 1 
-11 1 

.names $dffe~349^Q~4 $dff~352^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30050 
1-0 1 
-11 1 

.names $dffe~349^Q~5 $dff~352^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30052 
1-0 1 
-11 1 

.names $dffe~349^Q~6 $dff~352^Q~8 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30054 
1-0 1 
-11 1 

.names $dffe~349^Q~7 $dff~352^Q~9 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30056 
1-0 1 
-11 1 

.names $dffe~710^Q~0 $dffe~349^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30058 
1-0 1 
-11 1 

.names $dffe~710^Q~1 $dffe~349^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30060 
1-0 1 
-11 1 

.names $dffe~710^Q~2 $dffe~349^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30062 
1-0 1 
-11 1 

.names $dffe~710^Q~3 $dffe~349^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30064 
1-0 1 
-11 1 

.names $dffe~710^Q~4 $dffe~349^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30066 
1-0 1 
-11 1 

.names $dffe~710^Q~5 $dffe~349^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30068 
1-0 1 
-11 1 

.names $dffe~710^Q~6 $dffe~349^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30070 
1-0 1 
-11 1 

.names $dffe~710^Q~7 $dffe~349^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30072 
1-0 1 
-11 1 

.names $dffe~709^Q~0 $dff~714^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30074 
1-0 1 
-11 1 

.names $dffe~709^Q~1 $dff~714^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30076 
1-0 1 
-11 1 

.names $dffe~709^Q~2 $dff~714^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30078 
1-0 1 
-11 1 

.names $dffe~709^Q~3 $dff~714^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30080 
1-0 1 
-11 1 

.names $dffe~709^Q~4 $dff~714^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30082 
1-0 1 
-11 1 

.names $dffe~709^Q~5 $dff~714^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30084 
1-0 1 
-11 1 

.names $dffe~709^Q~6 $dff~714^Q~8 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30086 
1-0 1 
-11 1 

.names $dffe~709^Q~7 $dff~714^Q~9 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30088 
1-0 1 
-11 1 

.names $dffe~715^Q~0 $dffe~710^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30090 
1-0 1 
-11 1 

.names $dffe~715^Q~1 $dffe~710^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30092 
1-0 1 
-11 1 

.names $dffe~715^Q~2 $dffe~710^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30094 
1-0 1 
-11 1 

.names $dffe~715^Q~3 $dffe~710^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30096 
1-0 1 
-11 1 

.names $dffe~715^Q~4 $dffe~710^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30098 
1-0 1 
-11 1 

.names $dffe~715^Q~5 $dffe~710^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30100 
1-0 1 
-11 1 

.names $dffe~715^Q~6 $dffe~710^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30102 
1-0 1 
-11 1 

.names $dffe~715^Q~7 $dffe~710^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30104 
1-0 1 
-11 1 

.names $dffe~716^Q~0 $dffe~715^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30106 
1-0 1 
-11 1 

.names $dffe~716^Q~1 $dffe~715^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30108 
1-0 1 
-11 1 

.names $dffe~716^Q~2 $dffe~715^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30110 
1-0 1 
-11 1 

.names $dffe~716^Q~3 $dffe~715^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30112 
1-0 1 
-11 1 

.names $dffe~716^Q~4 $dffe~715^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30114 
1-0 1 
-11 1 

.names $dffe~716^Q~5 $dffe~715^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30116 
1-0 1 
-11 1 

.names $dffe~716^Q~6 $dffe~715^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30118 
1-0 1 
-11 1 

.names $dffe~716^Q~7 $dffe~715^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30120 
1-0 1 
-11 1 

.names $dffe~712^Q~0 $dffe~716^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30122 
1-0 1 
-11 1 

.names $dffe~712^Q~1 $dffe~716^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30124 
1-0 1 
-11 1 

.names $dffe~712^Q~2 $dffe~716^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30126 
1-0 1 
-11 1 

.names $dffe~712^Q~3 $dffe~716^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30128 
1-0 1 
-11 1 

.names $dffe~712^Q~4 $dffe~716^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30130 
1-0 1 
-11 1 

.names $dffe~712^Q~5 $dffe~716^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30132 
1-0 1 
-11 1 

.names $dffe~712^Q~6 $dffe~716^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30134 
1-0 1 
-11 1 

.names $dffe~712^Q~7 $dffe~716^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30136 
1-0 1 
-11 1 

.names $dffe~717^Q~0 $dffe~712^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30138 
1-0 1 
-11 1 

.names $dffe~717^Q~1 $dffe~712^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30140 
1-0 1 
-11 1 

.names $dffe~717^Q~2 $dffe~712^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30142 
1-0 1 
-11 1 

.names $dffe~717^Q~3 $dffe~712^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30144 
1-0 1 
-11 1 

.names $dffe~717^Q~4 $dffe~712^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30146 
1-0 1 
-11 1 

.names $dffe~717^Q~5 $dffe~712^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30148 
1-0 1 
-11 1 

.names $dffe~717^Q~6 $dffe~712^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30150 
1-0 1 
-11 1 

.names $dffe~717^Q~7 $dffe~712^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30152 
1-0 1 
-11 1 

.names $dffe~718^Q~0 $dffe~717^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30154 
1-0 1 
-11 1 

.names $dffe~718^Q~1 $dffe~717^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30156 
1-0 1 
-11 1 

.names $dffe~718^Q~2 $dffe~717^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30158 
1-0 1 
-11 1 

.names $dffe~718^Q~3 $dffe~717^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30160 
1-0 1 
-11 1 

.names $dffe~718^Q~4 $dffe~717^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30162 
1-0 1 
-11 1 

.names $dffe~718^Q~5 $dffe~717^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30164 
1-0 1 
-11 1 

.names $dffe~718^Q~6 $dffe~717^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30166 
1-0 1 
-11 1 

.names $dffe~718^Q~7 $dffe~717^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30168 
1-0 1 
-11 1 

.names $dffe~711^Q~0 $dffe~718^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30170 
1-0 1 
-11 1 

.names $dffe~711^Q~1 $dffe~718^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30172 
1-0 1 
-11 1 

.names $dffe~711^Q~2 $dffe~718^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30174 
1-0 1 
-11 1 

.names $dffe~711^Q~3 $dffe~718^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30176 
1-0 1 
-11 1 

.names $dffe~711^Q~4 $dffe~718^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30178 
1-0 1 
-11 1 

.names $dffe~711^Q~5 $dffe~718^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30180 
1-0 1 
-11 1 

.names $dffe~711^Q~6 $dffe~718^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30182 
1-0 1 
-11 1 

.names $dffe~711^Q~7 $dffe~718^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30184 
1-0 1 
-11 1 

.names $dffe~425^Q~0 $dffe~1293^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30218 
1-0 1 
-11 1 

.names $dffe~425^Q~1 $dffe~1293^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30220 
1-0 1 
-11 1 

.names $dffe~425^Q~2 $dffe~1293^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30222 
1-0 1 
-11 1 

.names $dffe~425^Q~3 $dffe~1293^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30224 
1-0 1 
-11 1 

.names $dffe~425^Q~4 $dffe~1293^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30226 
1-0 1 
-11 1 

.names $dffe~425^Q~5 $dffe~1293^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30228 
1-0 1 
-11 1 

.names $dffe~425^Q~6 $dffe~1293^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30230 
1-0 1 
-11 1 

.names $dffe~425^Q~7 $dffe~1293^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30232 
1-0 1 
-11 1 

.names $dffe~424^Q~0 $dffe~425^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30234 
1-0 1 
-11 1 

.names $dffe~424^Q~1 $dffe~425^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30236 
1-0 1 
-11 1 

.names $dffe~424^Q~2 $dffe~425^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30238 
1-0 1 
-11 1 

.names $dffe~424^Q~3 $dffe~425^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30240 
1-0 1 
-11 1 

.names $dffe~424^Q~4 $dffe~425^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30242 
1-0 1 
-11 1 

.names $dffe~424^Q~5 $dffe~425^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30244 
1-0 1 
-11 1 

.names $dffe~424^Q~6 $dffe~425^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30246 
1-0 1 
-11 1 

.names $dffe~424^Q~7 $dffe~425^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30248 
1-0 1 
-11 1 

.names $dffe~423^Q~0 $dffe~424^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30250 
1-0 1 
-11 1 

.names $dffe~423^Q~1 $dffe~424^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30252 
1-0 1 
-11 1 

.names $dffe~423^Q~2 $dffe~424^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30254 
1-0 1 
-11 1 

.names $dffe~423^Q~3 $dffe~424^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30256 
1-0 1 
-11 1 

.names $dffe~423^Q~4 $dffe~424^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30258 
1-0 1 
-11 1 

.names $dffe~423^Q~5 $dffe~424^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30260 
1-0 1 
-11 1 

.names $dffe~423^Q~6 $dffe~424^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30262 
1-0 1 
-11 1 

.names $dffe~423^Q~7 $dffe~424^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30264 
1-0 1 
-11 1 

.names $dffe~426^Q~0 $dff~429^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30266 
1-0 1 
-11 1 

.names $dffe~426^Q~1 $dff~429^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30268 
1-0 1 
-11 1 

.names $dffe~426^Q~2 $dff~429^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30270 
1-0 1 
-11 1 

.names $dffe~426^Q~3 $dff~429^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30272 
1-0 1 
-11 1 

.names $dffe~426^Q~4 $dff~429^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30274 
1-0 1 
-11 1 

.names $dffe~426^Q~5 $dff~429^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30276 
1-0 1 
-11 1 

.names $dffe~426^Q~6 $dff~429^Q~8 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30278 
1-0 1 
-11 1 

.names $dffe~426^Q~7 $dff~429^Q~9 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30280 
1-0 1 
-11 1 

.names $dffe~794^Q~0 $dffe~426^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30282 
1-0 1 
-11 1 

.names $dffe~794^Q~1 $dffe~426^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30284 
1-0 1 
-11 1 

.names $dffe~794^Q~2 $dffe~426^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30286 
1-0 1 
-11 1 

.names $dffe~794^Q~3 $dffe~426^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30288 
1-0 1 
-11 1 

.names $dffe~794^Q~4 $dffe~426^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30290 
1-0 1 
-11 1 

.names $dffe~794^Q~5 $dffe~426^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30292 
1-0 1 
-11 1 

.names $dffe~794^Q~6 $dffe~426^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30294 
1-0 1 
-11 1 

.names $dffe~794^Q~7 $dffe~426^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30296 
1-0 1 
-11 1 

.names $dffe~793^Q~0 $dff~798^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30298 
1-0 1 
-11 1 

.names $dffe~793^Q~1 $dff~798^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30300 
1-0 1 
-11 1 

.names $dffe~793^Q~2 $dff~798^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30302 
1-0 1 
-11 1 

.names $dffe~793^Q~3 $dff~798^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30304 
1-0 1 
-11 1 

.names $dffe~793^Q~4 $dff~798^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30306 
1-0 1 
-11 1 

.names $dffe~793^Q~5 $dff~798^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30308 
1-0 1 
-11 1 

.names $dffe~793^Q~6 $dff~798^Q~8 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30310 
1-0 1 
-11 1 

.names $dffe~793^Q~7 $dff~798^Q~9 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30312 
1-0 1 
-11 1 

.names $dffe~799^Q~0 $dffe~794^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30314 
1-0 1 
-11 1 

.names $dffe~799^Q~1 $dffe~794^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30316 
1-0 1 
-11 1 

.names $dffe~799^Q~2 $dffe~794^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30318 
1-0 1 
-11 1 

.names $dffe~799^Q~3 $dffe~794^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30320 
1-0 1 
-11 1 

.names $dffe~799^Q~4 $dffe~794^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30322 
1-0 1 
-11 1 

.names $dffe~799^Q~5 $dffe~794^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30324 
1-0 1 
-11 1 

.names $dffe~799^Q~6 $dffe~794^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30326 
1-0 1 
-11 1 

.names $dffe~799^Q~7 $dffe~794^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30328 
1-0 1 
-11 1 

.names $dffe~800^Q~0 $dffe~799^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30330 
1-0 1 
-11 1 

.names $dffe~800^Q~1 $dffe~799^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30332 
1-0 1 
-11 1 

.names $dffe~800^Q~2 $dffe~799^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30334 
1-0 1 
-11 1 

.names $dffe~800^Q~3 $dffe~799^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30336 
1-0 1 
-11 1 

.names $dffe~800^Q~4 $dffe~799^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30338 
1-0 1 
-11 1 

.names $dffe~800^Q~5 $dffe~799^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30340 
1-0 1 
-11 1 

.names $dffe~800^Q~6 $dffe~799^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30342 
1-0 1 
-11 1 

.names $dffe~800^Q~7 $dffe~799^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30344 
1-0 1 
-11 1 

.names $dffe~796^Q~0 $dffe~800^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30346 
1-0 1 
-11 1 

.names $dffe~796^Q~1 $dffe~800^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30348 
1-0 1 
-11 1 

.names $dffe~796^Q~2 $dffe~800^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30350 
1-0 1 
-11 1 

.names $dffe~796^Q~3 $dffe~800^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30352 
1-0 1 
-11 1 

.names $dffe~796^Q~4 $dffe~800^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30354 
1-0 1 
-11 1 

.names $dffe~796^Q~5 $dffe~800^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30356 
1-0 1 
-11 1 

.names $dffe~796^Q~6 $dffe~800^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30358 
1-0 1 
-11 1 

.names $dffe~796^Q~7 $dffe~800^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30360 
1-0 1 
-11 1 

.names $dffe~801^Q~0 $dffe~796^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30362 
1-0 1 
-11 1 

.names $dffe~801^Q~1 $dffe~796^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30364 
1-0 1 
-11 1 

.names $dffe~801^Q~2 $dffe~796^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30366 
1-0 1 
-11 1 

.names $dffe~801^Q~3 $dffe~796^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30368 
1-0 1 
-11 1 

.names $dffe~801^Q~4 $dffe~796^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30370 
1-0 1 
-11 1 

.names $dffe~801^Q~5 $dffe~796^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30372 
1-0 1 
-11 1 

.names $dffe~801^Q~6 $dffe~796^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30374 
1-0 1 
-11 1 

.names $dffe~801^Q~7 $dffe~796^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30376 
1-0 1 
-11 1 

.names $dffe~802^Q~0 $dffe~801^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30378 
1-0 1 
-11 1 

.names $dffe~802^Q~1 $dffe~801^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30380 
1-0 1 
-11 1 

.names $dffe~802^Q~2 $dffe~801^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30382 
1-0 1 
-11 1 

.names $dffe~802^Q~3 $dffe~801^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30384 
1-0 1 
-11 1 

.names $dffe~802^Q~4 $dffe~801^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30386 
1-0 1 
-11 1 

.names $dffe~802^Q~5 $dffe~801^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30388 
1-0 1 
-11 1 

.names $dffe~802^Q~6 $dffe~801^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30390 
1-0 1 
-11 1 

.names $dffe~802^Q~7 $dffe~801^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30392 
1-0 1 
-11 1 

.names $dffe~795^Q~0 $dffe~802^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30394 
1-0 1 
-11 1 

.names $dffe~795^Q~1 $dffe~802^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30396 
1-0 1 
-11 1 

.names $dffe~795^Q~2 $dffe~802^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30398 
1-0 1 
-11 1 

.names $dffe~795^Q~3 $dffe~802^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30400 
1-0 1 
-11 1 

.names $dffe~795^Q~4 $dffe~802^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30402 
1-0 1 
-11 1 

.names $dffe~795^Q~5 $dffe~802^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30404 
1-0 1 
-11 1 

.names $dffe~795^Q~6 $dffe~802^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30406 
1-0 1 
-11 1 

.names $dffe~795^Q~7 $dffe~802^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30408 
1-0 1 
-11 1 

.names $dffe~414^Q~0 $dffe~1294^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30442 
1-0 1 
-11 1 

.names $dffe~414^Q~1 $dffe~1294^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30444 
1-0 1 
-11 1 

.names $dffe~414^Q~2 $dffe~1294^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30446 
1-0 1 
-11 1 

.names $dffe~414^Q~3 $dffe~1294^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30448 
1-0 1 
-11 1 

.names $dffe~414^Q~4 $dffe~1294^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30450 
1-0 1 
-11 1 

.names $dffe~414^Q~5 $dffe~1294^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30452 
1-0 1 
-11 1 

.names $dffe~414^Q~6 $dffe~1294^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30454 
1-0 1 
-11 1 

.names $dffe~414^Q~7 $dffe~1294^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30456 
1-0 1 
-11 1 

.names $dffe~413^Q~0 $dffe~414^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30458 
1-0 1 
-11 1 

.names $dffe~413^Q~1 $dffe~414^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30460 
1-0 1 
-11 1 

.names $dffe~413^Q~2 $dffe~414^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30462 
1-0 1 
-11 1 

.names $dffe~413^Q~3 $dffe~414^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30464 
1-0 1 
-11 1 

.names $dffe~413^Q~4 $dffe~414^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30466 
1-0 1 
-11 1 

.names $dffe~413^Q~5 $dffe~414^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30468 
1-0 1 
-11 1 

.names $dffe~413^Q~6 $dffe~414^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30470 
1-0 1 
-11 1 

.names $dffe~413^Q~7 $dffe~414^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30472 
1-0 1 
-11 1 

.names $dffe~412^Q~0 $dffe~413^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30474 
1-0 1 
-11 1 

.names $dffe~412^Q~1 $dffe~413^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30476 
1-0 1 
-11 1 

.names $dffe~412^Q~2 $dffe~413^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30478 
1-0 1 
-11 1 

.names $dffe~412^Q~3 $dffe~413^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30480 
1-0 1 
-11 1 

.names $dffe~412^Q~4 $dffe~413^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30482 
1-0 1 
-11 1 

.names $dffe~412^Q~5 $dffe~413^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30484 
1-0 1 
-11 1 

.names $dffe~412^Q~6 $dffe~413^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30486 
1-0 1 
-11 1 

.names $dffe~412^Q~7 $dffe~413^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30488 
1-0 1 
-11 1 

.names $dffe~415^Q~0 $dff~418^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30490 
1-0 1 
-11 1 

.names $dffe~415^Q~1 $dff~418^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30492 
1-0 1 
-11 1 

.names $dffe~415^Q~2 $dff~418^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30494 
1-0 1 
-11 1 

.names $dffe~415^Q~3 $dff~418^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30496 
1-0 1 
-11 1 

.names $dffe~415^Q~4 $dff~418^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30498 
1-0 1 
-11 1 

.names $dffe~415^Q~5 $dff~418^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30500 
1-0 1 
-11 1 

.names $dffe~415^Q~6 $dff~418^Q~8 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30502 
1-0 1 
-11 1 

.names $dffe~415^Q~7 $dff~418^Q~9 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30504 
1-0 1 
-11 1 

.names $dffe~782^Q~0 $dffe~415^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30506 
1-0 1 
-11 1 

.names $dffe~782^Q~1 $dffe~415^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30508 
1-0 1 
-11 1 

.names $dffe~782^Q~2 $dffe~415^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30510 
1-0 1 
-11 1 

.names $dffe~782^Q~3 $dffe~415^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30512 
1-0 1 
-11 1 

.names $dffe~782^Q~4 $dffe~415^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30514 
1-0 1 
-11 1 

.names $dffe~782^Q~5 $dffe~415^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30516 
1-0 1 
-11 1 

.names $dffe~782^Q~6 $dffe~415^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30518 
1-0 1 
-11 1 

.names $dffe~782^Q~7 $dffe~415^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30520 
1-0 1 
-11 1 

.names $dffe~781^Q~0 $dff~786^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30522 
1-0 1 
-11 1 

.names $dffe~781^Q~1 $dff~786^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30524 
1-0 1 
-11 1 

.names $dffe~781^Q~2 $dff~786^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30526 
1-0 1 
-11 1 

.names $dffe~781^Q~3 $dff~786^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30528 
1-0 1 
-11 1 

.names $dffe~781^Q~4 $dff~786^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30530 
1-0 1 
-11 1 

.names $dffe~781^Q~5 $dff~786^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30532 
1-0 1 
-11 1 

.names $dffe~781^Q~6 $dff~786^Q~8 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30534 
1-0 1 
-11 1 

.names $dffe~781^Q~7 $dff~786^Q~9 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30536 
1-0 1 
-11 1 

.names $dffe~787^Q~0 $dffe~782^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30538 
1-0 1 
-11 1 

.names $dffe~787^Q~1 $dffe~782^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30540 
1-0 1 
-11 1 

.names $dffe~787^Q~2 $dffe~782^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30542 
1-0 1 
-11 1 

.names $dffe~787^Q~3 $dffe~782^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30544 
1-0 1 
-11 1 

.names $dffe~787^Q~4 $dffe~782^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30546 
1-0 1 
-11 1 

.names $dffe~787^Q~5 $dffe~782^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30548 
1-0 1 
-11 1 

.names $dffe~787^Q~6 $dffe~782^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30550 
1-0 1 
-11 1 

.names $dffe~787^Q~7 $dffe~782^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30552 
1-0 1 
-11 1 

.names $dffe~788^Q~0 $dffe~787^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30554 
1-0 1 
-11 1 

.names $dffe~788^Q~1 $dffe~787^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30556 
1-0 1 
-11 1 

.names $dffe~788^Q~2 $dffe~787^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30558 
1-0 1 
-11 1 

.names $dffe~788^Q~3 $dffe~787^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30560 
1-0 1 
-11 1 

.names $dffe~788^Q~4 $dffe~787^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30562 
1-0 1 
-11 1 

.names $dffe~788^Q~5 $dffe~787^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30564 
1-0 1 
-11 1 

.names $dffe~788^Q~6 $dffe~787^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30566 
1-0 1 
-11 1 

.names $dffe~788^Q~7 $dffe~787^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30568 
1-0 1 
-11 1 

.names $dffe~784^Q~0 $dffe~788^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30570 
1-0 1 
-11 1 

.names $dffe~784^Q~1 $dffe~788^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30572 
1-0 1 
-11 1 

.names $dffe~784^Q~2 $dffe~788^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30574 
1-0 1 
-11 1 

.names $dffe~784^Q~3 $dffe~788^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30576 
1-0 1 
-11 1 

.names $dffe~784^Q~4 $dffe~788^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30578 
1-0 1 
-11 1 

.names $dffe~784^Q~5 $dffe~788^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30580 
1-0 1 
-11 1 

.names $dffe~784^Q~6 $dffe~788^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30582 
1-0 1 
-11 1 

.names $dffe~784^Q~7 $dffe~788^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30584 
1-0 1 
-11 1 

.names $dffe~789^Q~0 $dffe~784^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30586 
1-0 1 
-11 1 

.names $dffe~789^Q~1 $dffe~784^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30588 
1-0 1 
-11 1 

.names $dffe~789^Q~2 $dffe~784^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30590 
1-0 1 
-11 1 

.names $dffe~789^Q~3 $dffe~784^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30592 
1-0 1 
-11 1 

.names $dffe~789^Q~4 $dffe~784^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30594 
1-0 1 
-11 1 

.names $dffe~789^Q~5 $dffe~784^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30596 
1-0 1 
-11 1 

.names $dffe~789^Q~6 $dffe~784^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30598 
1-0 1 
-11 1 

.names $dffe~789^Q~7 $dffe~784^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30600 
1-0 1 
-11 1 

.names $dffe~790^Q~0 $dffe~789^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30602 
1-0 1 
-11 1 

.names $dffe~790^Q~1 $dffe~789^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30604 
1-0 1 
-11 1 

.names $dffe~790^Q~2 $dffe~789^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30606 
1-0 1 
-11 1 

.names $dffe~790^Q~3 $dffe~789^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30608 
1-0 1 
-11 1 

.names $dffe~790^Q~4 $dffe~789^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30610 
1-0 1 
-11 1 

.names $dffe~790^Q~5 $dffe~789^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30612 
1-0 1 
-11 1 

.names $dffe~790^Q~6 $dffe~789^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30614 
1-0 1 
-11 1 

.names $dffe~790^Q~7 $dffe~789^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30616 
1-0 1 
-11 1 

.names $dffe~783^Q~0 $dffe~790^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30618 
1-0 1 
-11 1 

.names $dffe~783^Q~1 $dffe~790^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30620 
1-0 1 
-11 1 

.names $dffe~783^Q~2 $dffe~790^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30622 
1-0 1 
-11 1 

.names $dffe~783^Q~3 $dffe~790^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30624 
1-0 1 
-11 1 

.names $dffe~783^Q~4 $dffe~790^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30626 
1-0 1 
-11 1 

.names $dffe~783^Q~5 $dffe~790^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30628 
1-0 1 
-11 1 

.names $dffe~783^Q~6 $dffe~790^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30630 
1-0 1 
-11 1 

.names $dffe~783^Q~7 $dffe~790^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30632 
1-0 1 
-11 1 

.names $dffe~403^Q~0 $dffe~1295^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30666 
1-0 1 
-11 1 

.names $dffe~403^Q~1 $dffe~1295^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30668 
1-0 1 
-11 1 

.names $dffe~403^Q~2 $dffe~1295^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30670 
1-0 1 
-11 1 

.names $dffe~403^Q~3 $dffe~1295^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30672 
1-0 1 
-11 1 

.names $dffe~403^Q~4 $dffe~1295^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30674 
1-0 1 
-11 1 

.names $dffe~403^Q~5 $dffe~1295^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30676 
1-0 1 
-11 1 

.names $dffe~403^Q~6 $dffe~1295^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30678 
1-0 1 
-11 1 

.names $dffe~403^Q~7 $dffe~1295^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30680 
1-0 1 
-11 1 

.names $dffe~402^Q~0 $dffe~403^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30682 
1-0 1 
-11 1 

.names $dffe~402^Q~1 $dffe~403^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30684 
1-0 1 
-11 1 

.names $dffe~402^Q~2 $dffe~403^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30686 
1-0 1 
-11 1 

.names $dffe~402^Q~3 $dffe~403^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30688 
1-0 1 
-11 1 

.names $dffe~402^Q~4 $dffe~403^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30690 
1-0 1 
-11 1 

.names $dffe~402^Q~5 $dffe~403^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30692 
1-0 1 
-11 1 

.names $dffe~402^Q~6 $dffe~403^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30694 
1-0 1 
-11 1 

.names $dffe~402^Q~7 $dffe~403^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30696 
1-0 1 
-11 1 

.names $dffe~401^Q~0 $dffe~402^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30698 
1-0 1 
-11 1 

.names $dffe~401^Q~1 $dffe~402^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30700 
1-0 1 
-11 1 

.names $dffe~401^Q~2 $dffe~402^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30702 
1-0 1 
-11 1 

.names $dffe~401^Q~3 $dffe~402^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30704 
1-0 1 
-11 1 

.names $dffe~401^Q~4 $dffe~402^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30706 
1-0 1 
-11 1 

.names $dffe~401^Q~5 $dffe~402^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30708 
1-0 1 
-11 1 

.names $dffe~401^Q~6 $dffe~402^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30710 
1-0 1 
-11 1 

.names $dffe~401^Q~7 $dffe~402^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30712 
1-0 1 
-11 1 

.names $dffe~404^Q~0 $dff~407^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30714 
1-0 1 
-11 1 

.names $dffe~404^Q~1 $dff~407^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30716 
1-0 1 
-11 1 

.names $dffe~404^Q~2 $dff~407^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30718 
1-0 1 
-11 1 

.names $dffe~404^Q~3 $dff~407^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30720 
1-0 1 
-11 1 

.names $dffe~404^Q~4 $dff~407^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30722 
1-0 1 
-11 1 

.names $dffe~404^Q~5 $dff~407^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30724 
1-0 1 
-11 1 

.names $dffe~404^Q~6 $dff~407^Q~8 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30726 
1-0 1 
-11 1 

.names $dffe~404^Q~7 $dff~407^Q~9 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30728 
1-0 1 
-11 1 

.names $dffe~770^Q~0 $dffe~404^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30730 
1-0 1 
-11 1 

.names $dffe~770^Q~1 $dffe~404^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30732 
1-0 1 
-11 1 

.names $dffe~770^Q~2 $dffe~404^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30734 
1-0 1 
-11 1 

.names $dffe~770^Q~3 $dffe~404^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30736 
1-0 1 
-11 1 

.names $dffe~770^Q~4 $dffe~404^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30738 
1-0 1 
-11 1 

.names $dffe~770^Q~5 $dffe~404^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30740 
1-0 1 
-11 1 

.names $dffe~770^Q~6 $dffe~404^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30742 
1-0 1 
-11 1 

.names $dffe~770^Q~7 $dffe~404^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30744 
1-0 1 
-11 1 

.names $dffe~769^Q~0 $dff~774^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30746 
1-0 1 
-11 1 

.names $dffe~769^Q~1 $dff~774^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30748 
1-0 1 
-11 1 

.names $dffe~769^Q~2 $dff~774^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30750 
1-0 1 
-11 1 

.names $dffe~769^Q~3 $dff~774^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30752 
1-0 1 
-11 1 

.names $dffe~769^Q~4 $dff~774^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30754 
1-0 1 
-11 1 

.names $dffe~769^Q~5 $dff~774^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30756 
1-0 1 
-11 1 

.names $dffe~769^Q~6 $dff~774^Q~8 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30758 
1-0 1 
-11 1 

.names $dffe~769^Q~7 $dff~774^Q~9 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30760 
1-0 1 
-11 1 

.names $dffe~775^Q~0 $dffe~770^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30762 
1-0 1 
-11 1 

.names $dffe~775^Q~1 $dffe~770^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30764 
1-0 1 
-11 1 

.names $dffe~775^Q~2 $dffe~770^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30766 
1-0 1 
-11 1 

.names $dffe~775^Q~3 $dffe~770^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30768 
1-0 1 
-11 1 

.names $dffe~775^Q~4 $dffe~770^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30770 
1-0 1 
-11 1 

.names $dffe~775^Q~5 $dffe~770^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30772 
1-0 1 
-11 1 

.names $dffe~775^Q~6 $dffe~770^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30774 
1-0 1 
-11 1 

.names $dffe~775^Q~7 $dffe~770^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30776 
1-0 1 
-11 1 

.names $dffe~776^Q~0 $dffe~775^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30778 
1-0 1 
-11 1 

.names $dffe~776^Q~1 $dffe~775^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30780 
1-0 1 
-11 1 

.names $dffe~776^Q~2 $dffe~775^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30782 
1-0 1 
-11 1 

.names $dffe~776^Q~3 $dffe~775^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30784 
1-0 1 
-11 1 

.names $dffe~776^Q~4 $dffe~775^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30786 
1-0 1 
-11 1 

.names $dffe~776^Q~5 $dffe~775^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30788 
1-0 1 
-11 1 

.names $dffe~776^Q~6 $dffe~775^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30790 
1-0 1 
-11 1 

.names $dffe~776^Q~7 $dffe~775^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30792 
1-0 1 
-11 1 

.names $dffe~772^Q~0 $dffe~776^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30794 
1-0 1 
-11 1 

.names $dffe~772^Q~1 $dffe~776^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30796 
1-0 1 
-11 1 

.names $dffe~772^Q~2 $dffe~776^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30798 
1-0 1 
-11 1 

.names $dffe~772^Q~3 $dffe~776^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30800 
1-0 1 
-11 1 

.names $dffe~772^Q~4 $dffe~776^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30802 
1-0 1 
-11 1 

.names $dffe~772^Q~5 $dffe~776^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30804 
1-0 1 
-11 1 

.names $dffe~772^Q~6 $dffe~776^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30806 
1-0 1 
-11 1 

.names $dffe~772^Q~7 $dffe~776^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30808 
1-0 1 
-11 1 

.names $dffe~777^Q~0 $dffe~772^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30810 
1-0 1 
-11 1 

.names $dffe~777^Q~1 $dffe~772^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30812 
1-0 1 
-11 1 

.names $dffe~777^Q~2 $dffe~772^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30814 
1-0 1 
-11 1 

.names $dffe~777^Q~3 $dffe~772^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30816 
1-0 1 
-11 1 

.names $dffe~777^Q~4 $dffe~772^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30818 
1-0 1 
-11 1 

.names $dffe~777^Q~5 $dffe~772^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30820 
1-0 1 
-11 1 

.names $dffe~777^Q~6 $dffe~772^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30822 
1-0 1 
-11 1 

.names $dffe~777^Q~7 $dffe~772^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30824 
1-0 1 
-11 1 

.names $dffe~778^Q~0 $dffe~777^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30826 
1-0 1 
-11 1 

.names $dffe~778^Q~1 $dffe~777^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30828 
1-0 1 
-11 1 

.names $dffe~778^Q~2 $dffe~777^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30830 
1-0 1 
-11 1 

.names $dffe~778^Q~3 $dffe~777^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30832 
1-0 1 
-11 1 

.names $dffe~778^Q~4 $dffe~777^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30834 
1-0 1 
-11 1 

.names $dffe~778^Q~5 $dffe~777^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30836 
1-0 1 
-11 1 

.names $dffe~778^Q~6 $dffe~777^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30838 
1-0 1 
-11 1 

.names $dffe~778^Q~7 $dffe~777^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30840 
1-0 1 
-11 1 

.names $dffe~771^Q~0 $dffe~778^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30842 
1-0 1 
-11 1 

.names $dffe~771^Q~1 $dffe~778^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30844 
1-0 1 
-11 1 

.names $dffe~771^Q~2 $dffe~778^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30846 
1-0 1 
-11 1 

.names $dffe~771^Q~3 $dffe~778^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30848 
1-0 1 
-11 1 

.names $dffe~771^Q~4 $dffe~778^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30850 
1-0 1 
-11 1 

.names $dffe~771^Q~5 $dffe~778^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30852 
1-0 1 
-11 1 

.names $dffe~771^Q~6 $dffe~778^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30854 
1-0 1 
-11 1 

.names $dffe~771^Q~7 $dffe~778^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30856 
1-0 1 
-11 1 

.names $dffe~392^Q~0 $dffe~1296^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30890 
1-0 1 
-11 1 

.names $dffe~392^Q~1 $dffe~1296^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30892 
1-0 1 
-11 1 

.names $dffe~392^Q~2 $dffe~1296^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30894 
1-0 1 
-11 1 

.names $dffe~392^Q~3 $dffe~1296^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30896 
1-0 1 
-11 1 

.names $dffe~392^Q~4 $dffe~1296^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30898 
1-0 1 
-11 1 

.names $dffe~392^Q~5 $dffe~1296^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30900 
1-0 1 
-11 1 

.names $dffe~392^Q~6 $dffe~1296^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30902 
1-0 1 
-11 1 

.names $dffe~392^Q~7 $dffe~1296^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30904 
1-0 1 
-11 1 

.names $dffe~391^Q~0 $dffe~392^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30906 
1-0 1 
-11 1 

.names $dffe~391^Q~1 $dffe~392^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30908 
1-0 1 
-11 1 

.names $dffe~391^Q~2 $dffe~392^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30910 
1-0 1 
-11 1 

.names $dffe~391^Q~3 $dffe~392^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30912 
1-0 1 
-11 1 

.names $dffe~391^Q~4 $dffe~392^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30914 
1-0 1 
-11 1 

.names $dffe~391^Q~5 $dffe~392^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30916 
1-0 1 
-11 1 

.names $dffe~391^Q~6 $dffe~392^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30918 
1-0 1 
-11 1 

.names $dffe~391^Q~7 $dffe~392^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30920 
1-0 1 
-11 1 

.names $dffe~390^Q~0 $dffe~391^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30922 
1-0 1 
-11 1 

.names $dffe~390^Q~1 $dffe~391^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30924 
1-0 1 
-11 1 

.names $dffe~390^Q~2 $dffe~391^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30926 
1-0 1 
-11 1 

.names $dffe~390^Q~3 $dffe~391^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30928 
1-0 1 
-11 1 

.names $dffe~390^Q~4 $dffe~391^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30930 
1-0 1 
-11 1 

.names $dffe~390^Q~5 $dffe~391^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30932 
1-0 1 
-11 1 

.names $dffe~390^Q~6 $dffe~391^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30934 
1-0 1 
-11 1 

.names $dffe~390^Q~7 $dffe~391^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30936 
1-0 1 
-11 1 

.names $dffe~393^Q~0 $dff~396^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30938 
1-0 1 
-11 1 

.names $dffe~393^Q~1 $dff~396^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30940 
1-0 1 
-11 1 

.names $dffe~393^Q~2 $dff~396^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30942 
1-0 1 
-11 1 

.names $dffe~393^Q~3 $dff~396^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30944 
1-0 1 
-11 1 

.names $dffe~393^Q~4 $dff~396^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30946 
1-0 1 
-11 1 

.names $dffe~393^Q~5 $dff~396^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30948 
1-0 1 
-11 1 

.names $dffe~393^Q~6 $dff~396^Q~8 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30950 
1-0 1 
-11 1 

.names $dffe~393^Q~7 $dff~396^Q~9 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30952 
1-0 1 
-11 1 

.names $dffe~758^Q~0 $dffe~393^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30954 
1-0 1 
-11 1 

.names $dffe~758^Q~1 $dffe~393^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30956 
1-0 1 
-11 1 

.names $dffe~758^Q~2 $dffe~393^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30958 
1-0 1 
-11 1 

.names $dffe~758^Q~3 $dffe~393^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30960 
1-0 1 
-11 1 

.names $dffe~758^Q~4 $dffe~393^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30962 
1-0 1 
-11 1 

.names $dffe~758^Q~5 $dffe~393^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30964 
1-0 1 
-11 1 

.names $dffe~758^Q~6 $dffe~393^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30966 
1-0 1 
-11 1 

.names $dffe~758^Q~7 $dffe~393^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30968 
1-0 1 
-11 1 

.names $dffe~757^Q~0 $dff~762^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30970 
1-0 1 
-11 1 

.names $dffe~757^Q~1 $dff~762^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30972 
1-0 1 
-11 1 

.names $dffe~757^Q~2 $dff~762^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30974 
1-0 1 
-11 1 

.names $dffe~757^Q~3 $dff~762^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30976 
1-0 1 
-11 1 

.names $dffe~757^Q~4 $dff~762^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30978 
1-0 1 
-11 1 

.names $dffe~757^Q~5 $dff~762^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30980 
1-0 1 
-11 1 

.names $dffe~757^Q~6 $dff~762^Q~8 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30982 
1-0 1 
-11 1 

.names $dffe~757^Q~7 $dff~762^Q~9 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30984 
1-0 1 
-11 1 

.names $dffe~763^Q~0 $dffe~758^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30986 
1-0 1 
-11 1 

.names $dffe~763^Q~1 $dffe~758^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30988 
1-0 1 
-11 1 

.names $dffe~763^Q~2 $dffe~758^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30990 
1-0 1 
-11 1 

.names $dffe~763^Q~3 $dffe~758^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30992 
1-0 1 
-11 1 

.names $dffe~763^Q~4 $dffe~758^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30994 
1-0 1 
-11 1 

.names $dffe~763^Q~5 $dffe~758^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30996 
1-0 1 
-11 1 

.names $dffe~763^Q~6 $dffe~758^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$30998 
1-0 1 
-11 1 

.names $dffe~763^Q~7 $dffe~758^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31000 
1-0 1 
-11 1 

.names $dffe~764^Q~0 $dffe~763^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31002 
1-0 1 
-11 1 

.names $dffe~764^Q~1 $dffe~763^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31004 
1-0 1 
-11 1 

.names $dffe~764^Q~2 $dffe~763^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31006 
1-0 1 
-11 1 

.names $dffe~764^Q~3 $dffe~763^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31008 
1-0 1 
-11 1 

.names $dffe~764^Q~4 $dffe~763^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31010 
1-0 1 
-11 1 

.names $dffe~764^Q~5 $dffe~763^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31012 
1-0 1 
-11 1 

.names $dffe~764^Q~6 $dffe~763^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31014 
1-0 1 
-11 1 

.names $dffe~764^Q~7 $dffe~763^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31016 
1-0 1 
-11 1 

.names $dffe~760^Q~0 $dffe~764^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31018 
1-0 1 
-11 1 

.names $dffe~760^Q~1 $dffe~764^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31020 
1-0 1 
-11 1 

.names $dffe~760^Q~2 $dffe~764^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31022 
1-0 1 
-11 1 

.names $dffe~760^Q~3 $dffe~764^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31024 
1-0 1 
-11 1 

.names $dffe~760^Q~4 $dffe~764^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31026 
1-0 1 
-11 1 

.names $dffe~760^Q~5 $dffe~764^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31028 
1-0 1 
-11 1 

.names $dffe~760^Q~6 $dffe~764^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31030 
1-0 1 
-11 1 

.names $dffe~760^Q~7 $dffe~764^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31032 
1-0 1 
-11 1 

.names $dffe~765^Q~0 $dffe~760^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31034 
1-0 1 
-11 1 

.names $dffe~765^Q~1 $dffe~760^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31036 
1-0 1 
-11 1 

.names $dffe~765^Q~2 $dffe~760^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31038 
1-0 1 
-11 1 

.names $dffe~765^Q~3 $dffe~760^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31040 
1-0 1 
-11 1 

.names $dffe~765^Q~4 $dffe~760^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31042 
1-0 1 
-11 1 

.names $dffe~765^Q~5 $dffe~760^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31044 
1-0 1 
-11 1 

.names $dffe~765^Q~6 $dffe~760^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31046 
1-0 1 
-11 1 

.names $dffe~765^Q~7 $dffe~760^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31048 
1-0 1 
-11 1 

.names $dffe~766^Q~0 $dffe~765^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31050 
1-0 1 
-11 1 

.names $dffe~766^Q~1 $dffe~765^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31052 
1-0 1 
-11 1 

.names $dffe~766^Q~2 $dffe~765^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31054 
1-0 1 
-11 1 

.names $dffe~766^Q~3 $dffe~765^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31056 
1-0 1 
-11 1 

.names $dffe~766^Q~4 $dffe~765^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31058 
1-0 1 
-11 1 

.names $dffe~766^Q~5 $dffe~765^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31060 
1-0 1 
-11 1 

.names $dffe~766^Q~6 $dffe~765^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31062 
1-0 1 
-11 1 

.names $dffe~766^Q~7 $dffe~765^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31064 
1-0 1 
-11 1 

.names $dffe~759^Q~0 $dffe~766^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31066 
1-0 1 
-11 1 

.names $dffe~759^Q~1 $dffe~766^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31068 
1-0 1 
-11 1 

.names $dffe~759^Q~2 $dffe~766^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31070 
1-0 1 
-11 1 

.names $dffe~759^Q~3 $dffe~766^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31072 
1-0 1 
-11 1 

.names $dffe~759^Q~4 $dffe~766^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31074 
1-0 1 
-11 1 

.names $dffe~759^Q~5 $dffe~766^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31076 
1-0 1 
-11 1 

.names $dffe~759^Q~6 $dffe~766^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31078 
1-0 1 
-11 1 

.names $dffe~759^Q~7 $dffe~766^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31080 
1-0 1 
-11 1 

.names $dffe~381^Q~0 $dffe~1297^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31114 
1-0 1 
-11 1 

.names $dffe~381^Q~1 $dffe~1297^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31116 
1-0 1 
-11 1 

.names $dffe~381^Q~2 $dffe~1297^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31118 
1-0 1 
-11 1 

.names $dffe~381^Q~3 $dffe~1297^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31120 
1-0 1 
-11 1 

.names $dffe~381^Q~4 $dffe~1297^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31122 
1-0 1 
-11 1 

.names $dffe~381^Q~5 $dffe~1297^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31124 
1-0 1 
-11 1 

.names $dffe~381^Q~6 $dffe~1297^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31126 
1-0 1 
-11 1 

.names $dffe~381^Q~7 $dffe~1297^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31128 
1-0 1 
-11 1 

.names $dffe~380^Q~0 $dffe~381^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31130 
1-0 1 
-11 1 

.names $dffe~380^Q~1 $dffe~381^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31132 
1-0 1 
-11 1 

.names $dffe~380^Q~2 $dffe~381^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31134 
1-0 1 
-11 1 

.names $dffe~380^Q~3 $dffe~381^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31136 
1-0 1 
-11 1 

.names $dffe~380^Q~4 $dffe~381^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31138 
1-0 1 
-11 1 

.names $dffe~380^Q~5 $dffe~381^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31140 
1-0 1 
-11 1 

.names $dffe~380^Q~6 $dffe~381^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31142 
1-0 1 
-11 1 

.names $dffe~380^Q~7 $dffe~381^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31144 
1-0 1 
-11 1 

.names $dffe~379^Q~0 $dffe~380^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31146 
1-0 1 
-11 1 

.names $dffe~379^Q~1 $dffe~380^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31148 
1-0 1 
-11 1 

.names $dffe~379^Q~2 $dffe~380^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31150 
1-0 1 
-11 1 

.names $dffe~379^Q~3 $dffe~380^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31152 
1-0 1 
-11 1 

.names $dffe~379^Q~4 $dffe~380^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31154 
1-0 1 
-11 1 

.names $dffe~379^Q~5 $dffe~380^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31156 
1-0 1 
-11 1 

.names $dffe~379^Q~6 $dffe~380^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31158 
1-0 1 
-11 1 

.names $dffe~379^Q~7 $dffe~380^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31160 
1-0 1 
-11 1 

.names $dffe~382^Q~0 $dff~385^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31162 
1-0 1 
-11 1 

.names $dffe~382^Q~1 $dff~385^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31164 
1-0 1 
-11 1 

.names $dffe~382^Q~2 $dff~385^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31166 
1-0 1 
-11 1 

.names $dffe~382^Q~3 $dff~385^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31168 
1-0 1 
-11 1 

.names $dffe~382^Q~4 $dff~385^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31170 
1-0 1 
-11 1 

.names $dffe~382^Q~5 $dff~385^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31172 
1-0 1 
-11 1 

.names $dffe~382^Q~6 $dff~385^Q~8 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31174 
1-0 1 
-11 1 

.names $dffe~382^Q~7 $dff~385^Q~9 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31176 
1-0 1 
-11 1 

.names $dffe~746^Q~0 $dffe~382^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31178 
1-0 1 
-11 1 

.names $dffe~746^Q~1 $dffe~382^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31180 
1-0 1 
-11 1 

.names $dffe~746^Q~2 $dffe~382^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31182 
1-0 1 
-11 1 

.names $dffe~746^Q~3 $dffe~382^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31184 
1-0 1 
-11 1 

.names $dffe~746^Q~4 $dffe~382^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31186 
1-0 1 
-11 1 

.names $dffe~746^Q~5 $dffe~382^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31188 
1-0 1 
-11 1 

.names $dffe~746^Q~6 $dffe~382^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31190 
1-0 1 
-11 1 

.names $dffe~746^Q~7 $dffe~382^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31192 
1-0 1 
-11 1 

.names $dffe~745^Q~0 $dff~750^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31194 
1-0 1 
-11 1 

.names $dffe~745^Q~1 $dff~750^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31196 
1-0 1 
-11 1 

.names $dffe~745^Q~2 $dff~750^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31198 
1-0 1 
-11 1 

.names $dffe~745^Q~3 $dff~750^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31200 
1-0 1 
-11 1 

.names $dffe~745^Q~4 $dff~750^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31202 
1-0 1 
-11 1 

.names $dffe~745^Q~5 $dff~750^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31204 
1-0 1 
-11 1 

.names $dffe~745^Q~6 $dff~750^Q~8 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31206 
1-0 1 
-11 1 

.names $dffe~745^Q~7 $dff~750^Q~9 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31208 
1-0 1 
-11 1 

.names $dffe~751^Q~0 $dffe~746^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31210 
1-0 1 
-11 1 

.names $dffe~751^Q~1 $dffe~746^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31212 
1-0 1 
-11 1 

.names $dffe~751^Q~2 $dffe~746^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31214 
1-0 1 
-11 1 

.names $dffe~751^Q~3 $dffe~746^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31216 
1-0 1 
-11 1 

.names $dffe~751^Q~4 $dffe~746^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31218 
1-0 1 
-11 1 

.names $dffe~751^Q~5 $dffe~746^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31220 
1-0 1 
-11 1 

.names $dffe~751^Q~6 $dffe~746^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31222 
1-0 1 
-11 1 

.names $dffe~751^Q~7 $dffe~746^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31224 
1-0 1 
-11 1 

.names $dffe~752^Q~0 $dffe~751^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31226 
1-0 1 
-11 1 

.names $dffe~752^Q~1 $dffe~751^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31228 
1-0 1 
-11 1 

.names $dffe~752^Q~2 $dffe~751^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31230 
1-0 1 
-11 1 

.names $dffe~752^Q~3 $dffe~751^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31232 
1-0 1 
-11 1 

.names $dffe~752^Q~4 $dffe~751^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31234 
1-0 1 
-11 1 

.names $dffe~752^Q~5 $dffe~751^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31236 
1-0 1 
-11 1 

.names $dffe~752^Q~6 $dffe~751^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31238 
1-0 1 
-11 1 

.names $dffe~752^Q~7 $dffe~751^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31240 
1-0 1 
-11 1 

.names $dffe~748^Q~0 $dffe~752^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31242 
1-0 1 
-11 1 

.names $dffe~748^Q~1 $dffe~752^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31244 
1-0 1 
-11 1 

.names $dffe~748^Q~2 $dffe~752^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31246 
1-0 1 
-11 1 

.names $dffe~748^Q~3 $dffe~752^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31248 
1-0 1 
-11 1 

.names $dffe~748^Q~4 $dffe~752^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31250 
1-0 1 
-11 1 

.names $dffe~748^Q~5 $dffe~752^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31252 
1-0 1 
-11 1 

.names $dffe~748^Q~6 $dffe~752^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31254 
1-0 1 
-11 1 

.names $dffe~748^Q~7 $dffe~752^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31256 
1-0 1 
-11 1 

.names $dffe~753^Q~0 $dffe~748^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31258 
1-0 1 
-11 1 

.names $dffe~753^Q~1 $dffe~748^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31260 
1-0 1 
-11 1 

.names $dffe~753^Q~2 $dffe~748^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31262 
1-0 1 
-11 1 

.names $dffe~753^Q~3 $dffe~748^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31264 
1-0 1 
-11 1 

.names $dffe~753^Q~4 $dffe~748^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31266 
1-0 1 
-11 1 

.names $dffe~753^Q~5 $dffe~748^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31268 
1-0 1 
-11 1 

.names $dffe~753^Q~6 $dffe~748^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31270 
1-0 1 
-11 1 

.names $dffe~753^Q~7 $dffe~748^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31272 
1-0 1 
-11 1 

.names $dffe~754^Q~0 $dffe~753^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31274 
1-0 1 
-11 1 

.names $dffe~754^Q~1 $dffe~753^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31276 
1-0 1 
-11 1 

.names $dffe~754^Q~2 $dffe~753^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31278 
1-0 1 
-11 1 

.names $dffe~754^Q~3 $dffe~753^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31280 
1-0 1 
-11 1 

.names $dffe~754^Q~4 $dffe~753^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31282 
1-0 1 
-11 1 

.names $dffe~754^Q~5 $dffe~753^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31284 
1-0 1 
-11 1 

.names $dffe~754^Q~6 $dffe~753^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31286 
1-0 1 
-11 1 

.names $dffe~754^Q~7 $dffe~753^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31288 
1-0 1 
-11 1 

.names $dffe~747^Q~0 $dffe~754^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31290 
1-0 1 
-11 1 

.names $dffe~747^Q~1 $dffe~754^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31292 
1-0 1 
-11 1 

.names $dffe~747^Q~2 $dffe~754^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31294 
1-0 1 
-11 1 

.names $dffe~747^Q~3 $dffe~754^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31296 
1-0 1 
-11 1 

.names $dffe~747^Q~4 $dffe~754^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31298 
1-0 1 
-11 1 

.names $dffe~747^Q~5 $dffe~754^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31300 
1-0 1 
-11 1 

.names $dffe~747^Q~6 $dffe~754^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31302 
1-0 1 
-11 1 

.names $dffe~747^Q~7 $dffe~754^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31304 
1-0 1 
-11 1 

.names $dffe~370^Q~0 $dffe~1298^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31338 
1-0 1 
-11 1 

.names $dffe~370^Q~1 $dffe~1298^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31340 
1-0 1 
-11 1 

.names $dffe~370^Q~2 $dffe~1298^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31342 
1-0 1 
-11 1 

.names $dffe~370^Q~3 $dffe~1298^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31344 
1-0 1 
-11 1 

.names $dffe~370^Q~4 $dffe~1298^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31346 
1-0 1 
-11 1 

.names $dffe~370^Q~5 $dffe~1298^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31348 
1-0 1 
-11 1 

.names $dffe~370^Q~6 $dffe~1298^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31350 
1-0 1 
-11 1 

.names $dffe~370^Q~7 $dffe~1298^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31352 
1-0 1 
-11 1 

.names $dffe~369^Q~0 $dffe~370^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31354 
1-0 1 
-11 1 

.names $dffe~369^Q~1 $dffe~370^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31356 
1-0 1 
-11 1 

.names $dffe~369^Q~2 $dffe~370^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31358 
1-0 1 
-11 1 

.names $dffe~369^Q~3 $dffe~370^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31360 
1-0 1 
-11 1 

.names $dffe~369^Q~4 $dffe~370^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31362 
1-0 1 
-11 1 

.names $dffe~369^Q~5 $dffe~370^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31364 
1-0 1 
-11 1 

.names $dffe~369^Q~6 $dffe~370^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31366 
1-0 1 
-11 1 

.names $dffe~369^Q~7 $dffe~370^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31368 
1-0 1 
-11 1 

.names $dffe~368^Q~0 $dffe~369^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31370 
1-0 1 
-11 1 

.names $dffe~368^Q~1 $dffe~369^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31372 
1-0 1 
-11 1 

.names $dffe~368^Q~2 $dffe~369^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31374 
1-0 1 
-11 1 

.names $dffe~368^Q~3 $dffe~369^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31376 
1-0 1 
-11 1 

.names $dffe~368^Q~4 $dffe~369^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31378 
1-0 1 
-11 1 

.names $dffe~368^Q~5 $dffe~369^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31380 
1-0 1 
-11 1 

.names $dffe~368^Q~6 $dffe~369^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31382 
1-0 1 
-11 1 

.names $dffe~368^Q~7 $dffe~369^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31384 
1-0 1 
-11 1 

.names $dffe~371^Q~0 $dff~374^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31386 
1-0 1 
-11 1 

.names $dffe~371^Q~1 $dff~374^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31388 
1-0 1 
-11 1 

.names $dffe~371^Q~2 $dff~374^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31390 
1-0 1 
-11 1 

.names $dffe~371^Q~3 $dff~374^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31392 
1-0 1 
-11 1 

.names $dffe~371^Q~4 $dff~374^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31394 
1-0 1 
-11 1 

.names $dffe~371^Q~5 $dff~374^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31396 
1-0 1 
-11 1 

.names $dffe~371^Q~6 $dff~374^Q~8 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31398 
1-0 1 
-11 1 

.names $dffe~371^Q~7 $dff~374^Q~9 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31400 
1-0 1 
-11 1 

.names $dffe~734^Q~0 $dffe~371^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31402 
1-0 1 
-11 1 

.names $dffe~734^Q~1 $dffe~371^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31404 
1-0 1 
-11 1 

.names $dffe~734^Q~2 $dffe~371^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31406 
1-0 1 
-11 1 

.names $dffe~734^Q~3 $dffe~371^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31408 
1-0 1 
-11 1 

.names $dffe~734^Q~4 $dffe~371^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31410 
1-0 1 
-11 1 

.names $dffe~734^Q~5 $dffe~371^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31412 
1-0 1 
-11 1 

.names $dffe~734^Q~6 $dffe~371^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31414 
1-0 1 
-11 1 

.names $dffe~734^Q~7 $dffe~371^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31416 
1-0 1 
-11 1 

.names $dffe~733^Q~0 $dff~738^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31418 
1-0 1 
-11 1 

.names $dffe~733^Q~1 $dff~738^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31420 
1-0 1 
-11 1 

.names $dffe~733^Q~2 $dff~738^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31422 
1-0 1 
-11 1 

.names $dffe~733^Q~3 $dff~738^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31424 
1-0 1 
-11 1 

.names $dffe~733^Q~4 $dff~738^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31426 
1-0 1 
-11 1 

.names $dffe~733^Q~5 $dff~738^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31428 
1-0 1 
-11 1 

.names $dffe~733^Q~6 $dff~738^Q~8 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31430 
1-0 1 
-11 1 

.names $dffe~733^Q~7 $dff~738^Q~9 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31432 
1-0 1 
-11 1 

.names $dffe~739^Q~0 $dffe~734^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31434 
1-0 1 
-11 1 

.names $dffe~739^Q~1 $dffe~734^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31436 
1-0 1 
-11 1 

.names $dffe~739^Q~2 $dffe~734^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31438 
1-0 1 
-11 1 

.names $dffe~739^Q~3 $dffe~734^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31440 
1-0 1 
-11 1 

.names $dffe~739^Q~4 $dffe~734^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31442 
1-0 1 
-11 1 

.names $dffe~739^Q~5 $dffe~734^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31444 
1-0 1 
-11 1 

.names $dffe~739^Q~6 $dffe~734^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31446 
1-0 1 
-11 1 

.names $dffe~739^Q~7 $dffe~734^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31448 
1-0 1 
-11 1 

.names $dffe~740^Q~0 $dffe~739^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31450 
1-0 1 
-11 1 

.names $dffe~740^Q~1 $dffe~739^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31452 
1-0 1 
-11 1 

.names $dffe~740^Q~2 $dffe~739^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31454 
1-0 1 
-11 1 

.names $dffe~740^Q~3 $dffe~739^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31456 
1-0 1 
-11 1 

.names $dffe~740^Q~4 $dffe~739^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31458 
1-0 1 
-11 1 

.names $dffe~740^Q~5 $dffe~739^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31460 
1-0 1 
-11 1 

.names $dffe~740^Q~6 $dffe~739^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31462 
1-0 1 
-11 1 

.names $dffe~740^Q~7 $dffe~739^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31464 
1-0 1 
-11 1 

.names $dffe~736^Q~0 $dffe~740^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31466 
1-0 1 
-11 1 

.names $dffe~736^Q~1 $dffe~740^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31468 
1-0 1 
-11 1 

.names $dffe~736^Q~2 $dffe~740^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31470 
1-0 1 
-11 1 

.names $dffe~736^Q~3 $dffe~740^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31472 
1-0 1 
-11 1 

.names $dffe~736^Q~4 $dffe~740^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31474 
1-0 1 
-11 1 

.names $dffe~736^Q~5 $dffe~740^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31476 
1-0 1 
-11 1 

.names $dffe~736^Q~6 $dffe~740^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31478 
1-0 1 
-11 1 

.names $dffe~736^Q~7 $dffe~740^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31480 
1-0 1 
-11 1 

.names $dffe~741^Q~0 $dffe~736^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31482 
1-0 1 
-11 1 

.names $dffe~741^Q~1 $dffe~736^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31484 
1-0 1 
-11 1 

.names $dffe~741^Q~2 $dffe~736^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31486 
1-0 1 
-11 1 

.names $dffe~741^Q~3 $dffe~736^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31488 
1-0 1 
-11 1 

.names $dffe~741^Q~4 $dffe~736^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31490 
1-0 1 
-11 1 

.names $dffe~741^Q~5 $dffe~736^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31492 
1-0 1 
-11 1 

.names $dffe~741^Q~6 $dffe~736^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31494 
1-0 1 
-11 1 

.names $dffe~741^Q~7 $dffe~736^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31496 
1-0 1 
-11 1 

.names $dffe~742^Q~0 $dffe~741^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31498 
1-0 1 
-11 1 

.names $dffe~742^Q~1 $dffe~741^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31500 
1-0 1 
-11 1 

.names $dffe~742^Q~2 $dffe~741^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31502 
1-0 1 
-11 1 

.names $dffe~742^Q~3 $dffe~741^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31504 
1-0 1 
-11 1 

.names $dffe~742^Q~4 $dffe~741^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31506 
1-0 1 
-11 1 

.names $dffe~742^Q~5 $dffe~741^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31508 
1-0 1 
-11 1 

.names $dffe~742^Q~6 $dffe~741^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31510 
1-0 1 
-11 1 

.names $dffe~742^Q~7 $dffe~741^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31512 
1-0 1 
-11 1 

.names $dffe~735^Q~0 $dffe~742^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31514 
1-0 1 
-11 1 

.names $dffe~735^Q~1 $dffe~742^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31516 
1-0 1 
-11 1 

.names $dffe~735^Q~2 $dffe~742^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31518 
1-0 1 
-11 1 

.names $dffe~735^Q~3 $dffe~742^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31520 
1-0 1 
-11 1 

.names $dffe~735^Q~4 $dffe~742^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31522 
1-0 1 
-11 1 

.names $dffe~735^Q~5 $dffe~742^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31524 
1-0 1 
-11 1 

.names $dffe~735^Q~6 $dffe~742^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31526 
1-0 1 
-11 1 

.names $dffe~735^Q~7 $dffe~742^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31528 
1-0 1 
-11 1 

.names $dffe~568^Q~0 $dffe~1299^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31562 
1-0 1 
-11 1 

.names $dffe~568^Q~1 $dffe~1299^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31564 
1-0 1 
-11 1 

.names $dffe~568^Q~2 $dffe~1299^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31566 
1-0 1 
-11 1 

.names $dffe~568^Q~3 $dffe~1299^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31568 
1-0 1 
-11 1 

.names $dffe~568^Q~4 $dffe~1299^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31570 
1-0 1 
-11 1 

.names $dffe~568^Q~5 $dffe~1299^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31572 
1-0 1 
-11 1 

.names $dffe~568^Q~6 $dffe~1299^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31574 
1-0 1 
-11 1 

.names $dffe~568^Q~7 $dffe~1299^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31576 
1-0 1 
-11 1 

.names $dffe~567^Q~0 $dffe~568^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31578 
1-0 1 
-11 1 

.names $dffe~567^Q~1 $dffe~568^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31580 
1-0 1 
-11 1 

.names $dffe~567^Q~2 $dffe~568^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31582 
1-0 1 
-11 1 

.names $dffe~567^Q~3 $dffe~568^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31584 
1-0 1 
-11 1 

.names $dffe~567^Q~4 $dffe~568^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31586 
1-0 1 
-11 1 

.names $dffe~567^Q~5 $dffe~568^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31588 
1-0 1 
-11 1 

.names $dffe~567^Q~6 $dffe~568^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31590 
1-0 1 
-11 1 

.names $dffe~567^Q~7 $dffe~568^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31592 
1-0 1 
-11 1 

.names $dffe~566^Q~0 $dffe~567^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31594 
1-0 1 
-11 1 

.names $dffe~566^Q~1 $dffe~567^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31596 
1-0 1 
-11 1 

.names $dffe~566^Q~2 $dffe~567^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31598 
1-0 1 
-11 1 

.names $dffe~566^Q~3 $dffe~567^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31600 
1-0 1 
-11 1 

.names $dffe~566^Q~4 $dffe~567^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31602 
1-0 1 
-11 1 

.names $dffe~566^Q~5 $dffe~567^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31604 
1-0 1 
-11 1 

.names $dffe~566^Q~6 $dffe~567^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31606 
1-0 1 
-11 1 

.names $dffe~566^Q~7 $dffe~567^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31608 
1-0 1 
-11 1 

.names $dffe~569^Q~0 $dff~572^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31610 
1-0 1 
-11 1 

.names $dffe~569^Q~1 $dff~572^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31612 
1-0 1 
-11 1 

.names $dffe~569^Q~2 $dff~572^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31614 
1-0 1 
-11 1 

.names $dffe~569^Q~3 $dff~572^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31616 
1-0 1 
-11 1 

.names $dffe~569^Q~4 $dff~572^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31618 
1-0 1 
-11 1 

.names $dffe~569^Q~5 $dff~572^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31620 
1-0 1 
-11 1 

.names $dffe~569^Q~6 $dff~572^Q~8 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31622 
1-0 1 
-11 1 

.names $dffe~569^Q~7 $dff~572^Q~9 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31624 
1-0 1 
-11 1 

.names $dffe~950^Q~0 $dffe~569^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31626 
1-0 1 
-11 1 

.names $dffe~950^Q~1 $dffe~569^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31628 
1-0 1 
-11 1 

.names $dffe~950^Q~2 $dffe~569^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31630 
1-0 1 
-11 1 

.names $dffe~950^Q~3 $dffe~569^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31632 
1-0 1 
-11 1 

.names $dffe~950^Q~4 $dffe~569^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31634 
1-0 1 
-11 1 

.names $dffe~950^Q~5 $dffe~569^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31636 
1-0 1 
-11 1 

.names $dffe~950^Q~6 $dffe~569^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31638 
1-0 1 
-11 1 

.names $dffe~950^Q~7 $dffe~569^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31640 
1-0 1 
-11 1 

.names $dffe~949^Q~0 $dff~954^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31642 
1-0 1 
-11 1 

.names $dffe~949^Q~1 $dff~954^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31644 
1-0 1 
-11 1 

.names $dffe~949^Q~2 $dff~954^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31646 
1-0 1 
-11 1 

.names $dffe~949^Q~3 $dff~954^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31648 
1-0 1 
-11 1 

.names $dffe~949^Q~4 $dff~954^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31650 
1-0 1 
-11 1 

.names $dffe~949^Q~5 $dff~954^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31652 
1-0 1 
-11 1 

.names $dffe~949^Q~6 $dff~954^Q~8 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31654 
1-0 1 
-11 1 

.names $dffe~949^Q~7 $dff~954^Q~9 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31656 
1-0 1 
-11 1 

.names $dffe~955^Q~0 $dffe~950^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31658 
1-0 1 
-11 1 

.names $dffe~955^Q~1 $dffe~950^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31660 
1-0 1 
-11 1 

.names $dffe~955^Q~2 $dffe~950^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31662 
1-0 1 
-11 1 

.names $dffe~955^Q~3 $dffe~950^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31664 
1-0 1 
-11 1 

.names $dffe~955^Q~4 $dffe~950^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31666 
1-0 1 
-11 1 

.names $dffe~955^Q~5 $dffe~950^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31668 
1-0 1 
-11 1 

.names $dffe~955^Q~6 $dffe~950^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31670 
1-0 1 
-11 1 

.names $dffe~955^Q~7 $dffe~950^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31672 
1-0 1 
-11 1 

.names $dffe~956^Q~0 $dffe~955^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31674 
1-0 1 
-11 1 

.names $dffe~956^Q~1 $dffe~955^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31676 
1-0 1 
-11 1 

.names $dffe~956^Q~2 $dffe~955^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31678 
1-0 1 
-11 1 

.names $dffe~956^Q~3 $dffe~955^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31680 
1-0 1 
-11 1 

.names $dffe~956^Q~4 $dffe~955^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31682 
1-0 1 
-11 1 

.names $dffe~956^Q~5 $dffe~955^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31684 
1-0 1 
-11 1 

.names $dffe~956^Q~6 $dffe~955^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31686 
1-0 1 
-11 1 

.names $dffe~956^Q~7 $dffe~955^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31688 
1-0 1 
-11 1 

.names $dffe~952^Q~0 $dffe~956^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31690 
1-0 1 
-11 1 

.names $dffe~952^Q~1 $dffe~956^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31692 
1-0 1 
-11 1 

.names $dffe~952^Q~2 $dffe~956^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31694 
1-0 1 
-11 1 

.names $dffe~952^Q~3 $dffe~956^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31696 
1-0 1 
-11 1 

.names $dffe~952^Q~4 $dffe~956^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31698 
1-0 1 
-11 1 

.names $dffe~952^Q~5 $dffe~956^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31700 
1-0 1 
-11 1 

.names $dffe~952^Q~6 $dffe~956^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31702 
1-0 1 
-11 1 

.names $dffe~952^Q~7 $dffe~956^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31704 
1-0 1 
-11 1 

.names $dffe~957^Q~0 $dffe~952^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31706 
1-0 1 
-11 1 

.names $dffe~957^Q~1 $dffe~952^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31708 
1-0 1 
-11 1 

.names $dffe~957^Q~2 $dffe~952^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31710 
1-0 1 
-11 1 

.names $dffe~957^Q~3 $dffe~952^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31712 
1-0 1 
-11 1 

.names $dffe~957^Q~4 $dffe~952^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31714 
1-0 1 
-11 1 

.names $dffe~957^Q~5 $dffe~952^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31716 
1-0 1 
-11 1 

.names $dffe~957^Q~6 $dffe~952^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31718 
1-0 1 
-11 1 

.names $dffe~957^Q~7 $dffe~952^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31720 
1-0 1 
-11 1 

.names $dffe~958^Q~0 $dffe~957^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31722 
1-0 1 
-11 1 

.names $dffe~958^Q~1 $dffe~957^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31724 
1-0 1 
-11 1 

.names $dffe~958^Q~2 $dffe~957^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31726 
1-0 1 
-11 1 

.names $dffe~958^Q~3 $dffe~957^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31728 
1-0 1 
-11 1 

.names $dffe~958^Q~4 $dffe~957^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31730 
1-0 1 
-11 1 

.names $dffe~958^Q~5 $dffe~957^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31732 
1-0 1 
-11 1 

.names $dffe~958^Q~6 $dffe~957^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31734 
1-0 1 
-11 1 

.names $dffe~958^Q~7 $dffe~957^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31736 
1-0 1 
-11 1 

.names $dffe~951^Q~0 $dffe~958^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31738 
1-0 1 
-11 1 

.names $dffe~951^Q~1 $dffe~958^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31740 
1-0 1 
-11 1 

.names $dffe~951^Q~2 $dffe~958^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31742 
1-0 1 
-11 1 

.names $dffe~951^Q~3 $dffe~958^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31744 
1-0 1 
-11 1 

.names $dffe~951^Q~4 $dffe~958^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31746 
1-0 1 
-11 1 

.names $dffe~951^Q~5 $dffe~958^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31748 
1-0 1 
-11 1 

.names $dffe~951^Q~6 $dffe~958^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31750 
1-0 1 
-11 1 

.names $dffe~951^Q~7 $dffe~958^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31752 
1-0 1 
-11 1 

.names $dffe~557^Q~0 $dffe~1300^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31786 
1-0 1 
-11 1 

.names $dffe~557^Q~1 $dffe~1300^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31788 
1-0 1 
-11 1 

.names $dffe~557^Q~2 $dffe~1300^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31790 
1-0 1 
-11 1 

.names $dffe~557^Q~3 $dffe~1300^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31792 
1-0 1 
-11 1 

.names $dffe~557^Q~4 $dffe~1300^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31794 
1-0 1 
-11 1 

.names $dffe~557^Q~5 $dffe~1300^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31796 
1-0 1 
-11 1 

.names $dffe~557^Q~6 $dffe~1300^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31798 
1-0 1 
-11 1 

.names $dffe~557^Q~7 $dffe~1300^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31800 
1-0 1 
-11 1 

.names $dffe~556^Q~0 $dffe~557^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31802 
1-0 1 
-11 1 

.names $dffe~556^Q~1 $dffe~557^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31804 
1-0 1 
-11 1 

.names $dffe~556^Q~2 $dffe~557^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31806 
1-0 1 
-11 1 

.names $dffe~556^Q~3 $dffe~557^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31808 
1-0 1 
-11 1 

.names $dffe~556^Q~4 $dffe~557^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31810 
1-0 1 
-11 1 

.names $dffe~556^Q~5 $dffe~557^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31812 
1-0 1 
-11 1 

.names $dffe~556^Q~6 $dffe~557^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31814 
1-0 1 
-11 1 

.names $dffe~556^Q~7 $dffe~557^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31816 
1-0 1 
-11 1 

.names $dffe~555^Q~0 $dffe~556^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31818 
1-0 1 
-11 1 

.names $dffe~555^Q~1 $dffe~556^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31820 
1-0 1 
-11 1 

.names $dffe~555^Q~2 $dffe~556^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31822 
1-0 1 
-11 1 

.names $dffe~555^Q~3 $dffe~556^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31824 
1-0 1 
-11 1 

.names $dffe~555^Q~4 $dffe~556^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31826 
1-0 1 
-11 1 

.names $dffe~555^Q~5 $dffe~556^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31828 
1-0 1 
-11 1 

.names $dffe~555^Q~6 $dffe~556^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31830 
1-0 1 
-11 1 

.names $dffe~555^Q~7 $dffe~556^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31832 
1-0 1 
-11 1 

.names $dffe~558^Q~0 $dff~561^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31834 
1-0 1 
-11 1 

.names $dffe~558^Q~1 $dff~561^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31836 
1-0 1 
-11 1 

.names $dffe~558^Q~2 $dff~561^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31838 
1-0 1 
-11 1 

.names $dffe~558^Q~3 $dff~561^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31840 
1-0 1 
-11 1 

.names $dffe~558^Q~4 $dff~561^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31842 
1-0 1 
-11 1 

.names $dffe~558^Q~5 $dff~561^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31844 
1-0 1 
-11 1 

.names $dffe~558^Q~6 $dff~561^Q~8 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31846 
1-0 1 
-11 1 

.names $dffe~558^Q~7 $dff~561^Q~9 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31848 
1-0 1 
-11 1 

.names $dffe~938^Q~0 $dffe~558^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31850 
1-0 1 
-11 1 

.names $dffe~938^Q~1 $dffe~558^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31852 
1-0 1 
-11 1 

.names $dffe~938^Q~2 $dffe~558^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31854 
1-0 1 
-11 1 

.names $dffe~938^Q~3 $dffe~558^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31856 
1-0 1 
-11 1 

.names $dffe~938^Q~4 $dffe~558^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31858 
1-0 1 
-11 1 

.names $dffe~938^Q~5 $dffe~558^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31860 
1-0 1 
-11 1 

.names $dffe~938^Q~6 $dffe~558^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31862 
1-0 1 
-11 1 

.names $dffe~938^Q~7 $dffe~558^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31864 
1-0 1 
-11 1 

.names $dffe~937^Q~0 $dff~942^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31866 
1-0 1 
-11 1 

.names $dffe~937^Q~1 $dff~942^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31868 
1-0 1 
-11 1 

.names $dffe~937^Q~2 $dff~942^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31870 
1-0 1 
-11 1 

.names $dffe~937^Q~3 $dff~942^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31872 
1-0 1 
-11 1 

.names $dffe~937^Q~4 $dff~942^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31874 
1-0 1 
-11 1 

.names $dffe~937^Q~5 $dff~942^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31876 
1-0 1 
-11 1 

.names $dffe~937^Q~6 $dff~942^Q~8 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31878 
1-0 1 
-11 1 

.names $dffe~937^Q~7 $dff~942^Q~9 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31880 
1-0 1 
-11 1 

.names $dffe~943^Q~0 $dffe~938^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31882 
1-0 1 
-11 1 

.names $dffe~943^Q~1 $dffe~938^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31884 
1-0 1 
-11 1 

.names $dffe~943^Q~2 $dffe~938^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31886 
1-0 1 
-11 1 

.names $dffe~943^Q~3 $dffe~938^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31888 
1-0 1 
-11 1 

.names $dffe~943^Q~4 $dffe~938^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31890 
1-0 1 
-11 1 

.names $dffe~943^Q~5 $dffe~938^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31892 
1-0 1 
-11 1 

.names $dffe~943^Q~6 $dffe~938^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31894 
1-0 1 
-11 1 

.names $dffe~943^Q~7 $dffe~938^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31896 
1-0 1 
-11 1 

.names $dffe~944^Q~0 $dffe~943^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31898 
1-0 1 
-11 1 

.names $dffe~944^Q~1 $dffe~943^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31900 
1-0 1 
-11 1 

.names $dffe~944^Q~2 $dffe~943^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31902 
1-0 1 
-11 1 

.names $dffe~944^Q~3 $dffe~943^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31904 
1-0 1 
-11 1 

.names $dffe~944^Q~4 $dffe~943^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31906 
1-0 1 
-11 1 

.names $dffe~944^Q~5 $dffe~943^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31908 
1-0 1 
-11 1 

.names $dffe~944^Q~6 $dffe~943^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31910 
1-0 1 
-11 1 

.names $dffe~944^Q~7 $dffe~943^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31912 
1-0 1 
-11 1 

.names $dffe~940^Q~0 $dffe~944^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31914 
1-0 1 
-11 1 

.names $dffe~940^Q~1 $dffe~944^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31916 
1-0 1 
-11 1 

.names $dffe~940^Q~2 $dffe~944^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31918 
1-0 1 
-11 1 

.names $dffe~940^Q~3 $dffe~944^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31920 
1-0 1 
-11 1 

.names $dffe~940^Q~4 $dffe~944^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31922 
1-0 1 
-11 1 

.names $dffe~940^Q~5 $dffe~944^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31924 
1-0 1 
-11 1 

.names $dffe~940^Q~6 $dffe~944^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31926 
1-0 1 
-11 1 

.names $dffe~940^Q~7 $dffe~944^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31928 
1-0 1 
-11 1 

.names $dffe~945^Q~0 $dffe~940^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31930 
1-0 1 
-11 1 

.names $dffe~945^Q~1 $dffe~940^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31932 
1-0 1 
-11 1 

.names $dffe~945^Q~2 $dffe~940^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31934 
1-0 1 
-11 1 

.names $dffe~945^Q~3 $dffe~940^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31936 
1-0 1 
-11 1 

.names $dffe~945^Q~4 $dffe~940^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31938 
1-0 1 
-11 1 

.names $dffe~945^Q~5 $dffe~940^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31940 
1-0 1 
-11 1 

.names $dffe~945^Q~6 $dffe~940^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31942 
1-0 1 
-11 1 

.names $dffe~945^Q~7 $dffe~940^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31944 
1-0 1 
-11 1 

.names $dffe~946^Q~0 $dffe~945^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31946 
1-0 1 
-11 1 

.names $dffe~946^Q~1 $dffe~945^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31948 
1-0 1 
-11 1 

.names $dffe~946^Q~2 $dffe~945^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31950 
1-0 1 
-11 1 

.names $dffe~946^Q~3 $dffe~945^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31952 
1-0 1 
-11 1 

.names $dffe~946^Q~4 $dffe~945^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31954 
1-0 1 
-11 1 

.names $dffe~946^Q~5 $dffe~945^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31956 
1-0 1 
-11 1 

.names $dffe~946^Q~6 $dffe~945^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31958 
1-0 1 
-11 1 

.names $dffe~946^Q~7 $dffe~945^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31960 
1-0 1 
-11 1 

.names $dffe~939^Q~0 $dffe~946^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31962 
1-0 1 
-11 1 

.names $dffe~939^Q~1 $dffe~946^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31964 
1-0 1 
-11 1 

.names $dffe~939^Q~2 $dffe~946^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31966 
1-0 1 
-11 1 

.names $dffe~939^Q~3 $dffe~946^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31968 
1-0 1 
-11 1 

.names $dffe~939^Q~4 $dffe~946^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31970 
1-0 1 
-11 1 

.names $dffe~939^Q~5 $dffe~946^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31972 
1-0 1 
-11 1 

.names $dffe~939^Q~6 $dffe~946^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31974 
1-0 1 
-11 1 

.names $dffe~939^Q~7 $dffe~946^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$31976 
1-0 1 
-11 1 

.names $dffe~546^Q~0 $dffe~1301^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32010 
1-0 1 
-11 1 

.names $dffe~546^Q~1 $dffe~1301^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32012 
1-0 1 
-11 1 

.names $dffe~546^Q~2 $dffe~1301^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32014 
1-0 1 
-11 1 

.names $dffe~546^Q~3 $dffe~1301^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32016 
1-0 1 
-11 1 

.names $dffe~546^Q~4 $dffe~1301^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32018 
1-0 1 
-11 1 

.names $dffe~546^Q~5 $dffe~1301^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32020 
1-0 1 
-11 1 

.names $dffe~546^Q~6 $dffe~1301^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32022 
1-0 1 
-11 1 

.names $dffe~546^Q~7 $dffe~1301^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32024 
1-0 1 
-11 1 

.names $dffe~545^Q~0 $dffe~546^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32026 
1-0 1 
-11 1 

.names $dffe~545^Q~1 $dffe~546^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32028 
1-0 1 
-11 1 

.names $dffe~545^Q~2 $dffe~546^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32030 
1-0 1 
-11 1 

.names $dffe~545^Q~3 $dffe~546^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32032 
1-0 1 
-11 1 

.names $dffe~545^Q~4 $dffe~546^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32034 
1-0 1 
-11 1 

.names $dffe~545^Q~5 $dffe~546^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32036 
1-0 1 
-11 1 

.names $dffe~545^Q~6 $dffe~546^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32038 
1-0 1 
-11 1 

.names $dffe~545^Q~7 $dffe~546^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32040 
1-0 1 
-11 1 

.names $dffe~544^Q~0 $dffe~545^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32042 
1-0 1 
-11 1 

.names $dffe~544^Q~1 $dffe~545^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32044 
1-0 1 
-11 1 

.names $dffe~544^Q~2 $dffe~545^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32046 
1-0 1 
-11 1 

.names $dffe~544^Q~3 $dffe~545^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32048 
1-0 1 
-11 1 

.names $dffe~544^Q~4 $dffe~545^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32050 
1-0 1 
-11 1 

.names $dffe~544^Q~5 $dffe~545^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32052 
1-0 1 
-11 1 

.names $dffe~544^Q~6 $dffe~545^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32054 
1-0 1 
-11 1 

.names $dffe~544^Q~7 $dffe~545^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32056 
1-0 1 
-11 1 

.names $dffe~547^Q~0 $dff~550^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32058 
1-0 1 
-11 1 

.names $dffe~547^Q~1 $dff~550^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32060 
1-0 1 
-11 1 

.names $dffe~547^Q~2 $dff~550^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32062 
1-0 1 
-11 1 

.names $dffe~547^Q~3 $dff~550^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32064 
1-0 1 
-11 1 

.names $dffe~547^Q~4 $dff~550^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32066 
1-0 1 
-11 1 

.names $dffe~547^Q~5 $dff~550^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32068 
1-0 1 
-11 1 

.names $dffe~547^Q~6 $dff~550^Q~8 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32070 
1-0 1 
-11 1 

.names $dffe~547^Q~7 $dff~550^Q~9 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32072 
1-0 1 
-11 1 

.names $dffe~926^Q~0 $dffe~547^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32074 
1-0 1 
-11 1 

.names $dffe~926^Q~1 $dffe~547^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32076 
1-0 1 
-11 1 

.names $dffe~926^Q~2 $dffe~547^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32078 
1-0 1 
-11 1 

.names $dffe~926^Q~3 $dffe~547^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32080 
1-0 1 
-11 1 

.names $dffe~926^Q~4 $dffe~547^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32082 
1-0 1 
-11 1 

.names $dffe~926^Q~5 $dffe~547^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32084 
1-0 1 
-11 1 

.names $dffe~926^Q~6 $dffe~547^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32086 
1-0 1 
-11 1 

.names $dffe~926^Q~7 $dffe~547^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32088 
1-0 1 
-11 1 

.names $dffe~925^Q~0 $dff~930^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32090 
1-0 1 
-11 1 

.names $dffe~925^Q~1 $dff~930^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32092 
1-0 1 
-11 1 

.names $dffe~925^Q~2 $dff~930^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32094 
1-0 1 
-11 1 

.names $dffe~925^Q~3 $dff~930^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32096 
1-0 1 
-11 1 

.names $dffe~925^Q~4 $dff~930^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32098 
1-0 1 
-11 1 

.names $dffe~925^Q~5 $dff~930^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32100 
1-0 1 
-11 1 

.names $dffe~925^Q~6 $dff~930^Q~8 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32102 
1-0 1 
-11 1 

.names $dffe~925^Q~7 $dff~930^Q~9 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32104 
1-0 1 
-11 1 

.names $dffe~931^Q~0 $dffe~926^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32106 
1-0 1 
-11 1 

.names $dffe~931^Q~1 $dffe~926^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32108 
1-0 1 
-11 1 

.names $dffe~931^Q~2 $dffe~926^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32110 
1-0 1 
-11 1 

.names $dffe~931^Q~3 $dffe~926^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32112 
1-0 1 
-11 1 

.names $dffe~931^Q~4 $dffe~926^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32114 
1-0 1 
-11 1 

.names $dffe~931^Q~5 $dffe~926^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32116 
1-0 1 
-11 1 

.names $dffe~931^Q~6 $dffe~926^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32118 
1-0 1 
-11 1 

.names $dffe~931^Q~7 $dffe~926^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32120 
1-0 1 
-11 1 

.names $dffe~932^Q~0 $dffe~931^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32122 
1-0 1 
-11 1 

.names $dffe~932^Q~1 $dffe~931^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32124 
1-0 1 
-11 1 

.names $dffe~932^Q~2 $dffe~931^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32126 
1-0 1 
-11 1 

.names $dffe~932^Q~3 $dffe~931^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32128 
1-0 1 
-11 1 

.names $dffe~932^Q~4 $dffe~931^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32130 
1-0 1 
-11 1 

.names $dffe~932^Q~5 $dffe~931^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32132 
1-0 1 
-11 1 

.names $dffe~932^Q~6 $dffe~931^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32134 
1-0 1 
-11 1 

.names $dffe~932^Q~7 $dffe~931^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32136 
1-0 1 
-11 1 

.names $dffe~928^Q~0 $dffe~932^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32138 
1-0 1 
-11 1 

.names $dffe~928^Q~1 $dffe~932^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32140 
1-0 1 
-11 1 

.names $dffe~928^Q~2 $dffe~932^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32142 
1-0 1 
-11 1 

.names $dffe~928^Q~3 $dffe~932^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32144 
1-0 1 
-11 1 

.names $dffe~928^Q~4 $dffe~932^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32146 
1-0 1 
-11 1 

.names $dffe~928^Q~5 $dffe~932^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32148 
1-0 1 
-11 1 

.names $dffe~928^Q~6 $dffe~932^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32150 
1-0 1 
-11 1 

.names $dffe~928^Q~7 $dffe~932^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32152 
1-0 1 
-11 1 

.names $dffe~933^Q~0 $dffe~928^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32154 
1-0 1 
-11 1 

.names $dffe~933^Q~1 $dffe~928^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32156 
1-0 1 
-11 1 

.names $dffe~933^Q~2 $dffe~928^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32158 
1-0 1 
-11 1 

.names $dffe~933^Q~3 $dffe~928^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32160 
1-0 1 
-11 1 

.names $dffe~933^Q~4 $dffe~928^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32162 
1-0 1 
-11 1 

.names $dffe~933^Q~5 $dffe~928^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32164 
1-0 1 
-11 1 

.names $dffe~933^Q~6 $dffe~928^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32166 
1-0 1 
-11 1 

.names $dffe~933^Q~7 $dffe~928^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32168 
1-0 1 
-11 1 

.names $dffe~934^Q~0 $dffe~933^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32170 
1-0 1 
-11 1 

.names $dffe~934^Q~1 $dffe~933^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32172 
1-0 1 
-11 1 

.names $dffe~934^Q~2 $dffe~933^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32174 
1-0 1 
-11 1 

.names $dffe~934^Q~3 $dffe~933^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32176 
1-0 1 
-11 1 

.names $dffe~934^Q~4 $dffe~933^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32178 
1-0 1 
-11 1 

.names $dffe~934^Q~5 $dffe~933^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32180 
1-0 1 
-11 1 

.names $dffe~934^Q~6 $dffe~933^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32182 
1-0 1 
-11 1 

.names $dffe~934^Q~7 $dffe~933^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32184 
1-0 1 
-11 1 

.names $dffe~927^Q~0 $dffe~934^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32186 
1-0 1 
-11 1 

.names $dffe~927^Q~1 $dffe~934^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32188 
1-0 1 
-11 1 

.names $dffe~927^Q~2 $dffe~934^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32190 
1-0 1 
-11 1 

.names $dffe~927^Q~3 $dffe~934^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32192 
1-0 1 
-11 1 

.names $dffe~927^Q~4 $dffe~934^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32194 
1-0 1 
-11 1 

.names $dffe~927^Q~5 $dffe~934^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32196 
1-0 1 
-11 1 

.names $dffe~927^Q~6 $dffe~934^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32198 
1-0 1 
-11 1 

.names $dffe~927^Q~7 $dffe~934^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32200 
1-0 1 
-11 1 

.names $dffe~535^Q~0 $dffe~1302^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32234 
1-0 1 
-11 1 

.names $dffe~535^Q~1 $dffe~1302^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32236 
1-0 1 
-11 1 

.names $dffe~535^Q~2 $dffe~1302^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32238 
1-0 1 
-11 1 

.names $dffe~535^Q~3 $dffe~1302^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32240 
1-0 1 
-11 1 

.names $dffe~535^Q~4 $dffe~1302^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32242 
1-0 1 
-11 1 

.names $dffe~535^Q~5 $dffe~1302^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32244 
1-0 1 
-11 1 

.names $dffe~535^Q~6 $dffe~1302^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32246 
1-0 1 
-11 1 

.names $dffe~535^Q~7 $dffe~1302^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32248 
1-0 1 
-11 1 

.names $dffe~534^Q~0 $dffe~535^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32250 
1-0 1 
-11 1 

.names $dffe~534^Q~1 $dffe~535^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32252 
1-0 1 
-11 1 

.names $dffe~534^Q~2 $dffe~535^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32254 
1-0 1 
-11 1 

.names $dffe~534^Q~3 $dffe~535^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32256 
1-0 1 
-11 1 

.names $dffe~534^Q~4 $dffe~535^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32258 
1-0 1 
-11 1 

.names $dffe~534^Q~5 $dffe~535^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32260 
1-0 1 
-11 1 

.names $dffe~534^Q~6 $dffe~535^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32262 
1-0 1 
-11 1 

.names $dffe~534^Q~7 $dffe~535^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32264 
1-0 1 
-11 1 

.names $dffe~533^Q~0 $dffe~534^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32266 
1-0 1 
-11 1 

.names $dffe~533^Q~1 $dffe~534^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32268 
1-0 1 
-11 1 

.names $dffe~533^Q~2 $dffe~534^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32270 
1-0 1 
-11 1 

.names $dffe~533^Q~3 $dffe~534^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32272 
1-0 1 
-11 1 

.names $dffe~533^Q~4 $dffe~534^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32274 
1-0 1 
-11 1 

.names $dffe~533^Q~5 $dffe~534^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32276 
1-0 1 
-11 1 

.names $dffe~533^Q~6 $dffe~534^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32278 
1-0 1 
-11 1 

.names $dffe~533^Q~7 $dffe~534^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32280 
1-0 1 
-11 1 

.names $dffe~536^Q~0 $dff~539^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32282 
1-0 1 
-11 1 

.names $dffe~536^Q~1 $dff~539^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32284 
1-0 1 
-11 1 

.names $dffe~536^Q~2 $dff~539^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32286 
1-0 1 
-11 1 

.names $dffe~536^Q~3 $dff~539^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32288 
1-0 1 
-11 1 

.names $dffe~536^Q~4 $dff~539^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32290 
1-0 1 
-11 1 

.names $dffe~536^Q~5 $dff~539^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32292 
1-0 1 
-11 1 

.names $dffe~536^Q~6 $dff~539^Q~8 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32294 
1-0 1 
-11 1 

.names $dffe~536^Q~7 $dff~539^Q~9 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32296 
1-0 1 
-11 1 

.names $dffe~914^Q~0 $dffe~536^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32298 
1-0 1 
-11 1 

.names $dffe~914^Q~1 $dffe~536^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32300 
1-0 1 
-11 1 

.names $dffe~914^Q~2 $dffe~536^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32302 
1-0 1 
-11 1 

.names $dffe~914^Q~3 $dffe~536^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32304 
1-0 1 
-11 1 

.names $dffe~914^Q~4 $dffe~536^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32306 
1-0 1 
-11 1 

.names $dffe~914^Q~5 $dffe~536^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32308 
1-0 1 
-11 1 

.names $dffe~914^Q~6 $dffe~536^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32310 
1-0 1 
-11 1 

.names $dffe~914^Q~7 $dffe~536^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32312 
1-0 1 
-11 1 

.names $dffe~913^Q~0 $dff~918^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32314 
1-0 1 
-11 1 

.names $dffe~913^Q~1 $dff~918^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32316 
1-0 1 
-11 1 

.names $dffe~913^Q~2 $dff~918^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32318 
1-0 1 
-11 1 

.names $dffe~913^Q~3 $dff~918^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32320 
1-0 1 
-11 1 

.names $dffe~913^Q~4 $dff~918^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32322 
1-0 1 
-11 1 

.names $dffe~913^Q~5 $dff~918^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32324 
1-0 1 
-11 1 

.names $dffe~913^Q~6 $dff~918^Q~8 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32326 
1-0 1 
-11 1 

.names $dffe~913^Q~7 $dff~918^Q~9 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32328 
1-0 1 
-11 1 

.names $dffe~919^Q~0 $dffe~914^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32330 
1-0 1 
-11 1 

.names $dffe~919^Q~1 $dffe~914^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32332 
1-0 1 
-11 1 

.names $dffe~919^Q~2 $dffe~914^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32334 
1-0 1 
-11 1 

.names $dffe~919^Q~3 $dffe~914^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32336 
1-0 1 
-11 1 

.names $dffe~919^Q~4 $dffe~914^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32338 
1-0 1 
-11 1 

.names $dffe~919^Q~5 $dffe~914^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32340 
1-0 1 
-11 1 

.names $dffe~919^Q~6 $dffe~914^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32342 
1-0 1 
-11 1 

.names $dffe~919^Q~7 $dffe~914^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32344 
1-0 1 
-11 1 

.names $dffe~920^Q~0 $dffe~919^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32346 
1-0 1 
-11 1 

.names $dffe~920^Q~1 $dffe~919^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32348 
1-0 1 
-11 1 

.names $dffe~920^Q~2 $dffe~919^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32350 
1-0 1 
-11 1 

.names $dffe~920^Q~3 $dffe~919^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32352 
1-0 1 
-11 1 

.names $dffe~920^Q~4 $dffe~919^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32354 
1-0 1 
-11 1 

.names $dffe~920^Q~5 $dffe~919^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32356 
1-0 1 
-11 1 

.names $dffe~920^Q~6 $dffe~919^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32358 
1-0 1 
-11 1 

.names $dffe~920^Q~7 $dffe~919^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32360 
1-0 1 
-11 1 

.names $dffe~916^Q~0 $dffe~920^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32362 
1-0 1 
-11 1 

.names $dffe~916^Q~1 $dffe~920^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32364 
1-0 1 
-11 1 

.names $dffe~916^Q~2 $dffe~920^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32366 
1-0 1 
-11 1 

.names $dffe~916^Q~3 $dffe~920^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32368 
1-0 1 
-11 1 

.names $dffe~916^Q~4 $dffe~920^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32370 
1-0 1 
-11 1 

.names $dffe~916^Q~5 $dffe~920^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32372 
1-0 1 
-11 1 

.names $dffe~916^Q~6 $dffe~920^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32374 
1-0 1 
-11 1 

.names $dffe~916^Q~7 $dffe~920^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32376 
1-0 1 
-11 1 

.names $dffe~921^Q~0 $dffe~916^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32378 
1-0 1 
-11 1 

.names $dffe~921^Q~1 $dffe~916^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32380 
1-0 1 
-11 1 

.names $dffe~921^Q~2 $dffe~916^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32382 
1-0 1 
-11 1 

.names $dffe~921^Q~3 $dffe~916^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32384 
1-0 1 
-11 1 

.names $dffe~921^Q~4 $dffe~916^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32386 
1-0 1 
-11 1 

.names $dffe~921^Q~5 $dffe~916^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32388 
1-0 1 
-11 1 

.names $dffe~921^Q~6 $dffe~916^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32390 
1-0 1 
-11 1 

.names $dffe~921^Q~7 $dffe~916^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32392 
1-0 1 
-11 1 

.names $dffe~922^Q~0 $dffe~921^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32394 
1-0 1 
-11 1 

.names $dffe~922^Q~1 $dffe~921^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32396 
1-0 1 
-11 1 

.names $dffe~922^Q~2 $dffe~921^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32398 
1-0 1 
-11 1 

.names $dffe~922^Q~3 $dffe~921^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32400 
1-0 1 
-11 1 

.names $dffe~922^Q~4 $dffe~921^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32402 
1-0 1 
-11 1 

.names $dffe~922^Q~5 $dffe~921^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32404 
1-0 1 
-11 1 

.names $dffe~922^Q~6 $dffe~921^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32406 
1-0 1 
-11 1 

.names $dffe~922^Q~7 $dffe~921^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32408 
1-0 1 
-11 1 

.names $dffe~915^Q~0 $dffe~922^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32410 
1-0 1 
-11 1 

.names $dffe~915^Q~1 $dffe~922^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32412 
1-0 1 
-11 1 

.names $dffe~915^Q~2 $dffe~922^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32414 
1-0 1 
-11 1 

.names $dffe~915^Q~3 $dffe~922^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32416 
1-0 1 
-11 1 

.names $dffe~915^Q~4 $dffe~922^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32418 
1-0 1 
-11 1 

.names $dffe~915^Q~5 $dffe~922^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32420 
1-0 1 
-11 1 

.names $dffe~915^Q~6 $dffe~922^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32422 
1-0 1 
-11 1 

.names $dffe~915^Q~7 $dffe~922^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32424 
1-0 1 
-11 1 

.names $dffe~524^Q~0 $dffe~1303^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32458 
1-0 1 
-11 1 

.names $dffe~524^Q~1 $dffe~1303^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32460 
1-0 1 
-11 1 

.names $dffe~524^Q~2 $dffe~1303^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32462 
1-0 1 
-11 1 

.names $dffe~524^Q~3 $dffe~1303^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32464 
1-0 1 
-11 1 

.names $dffe~524^Q~4 $dffe~1303^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32466 
1-0 1 
-11 1 

.names $dffe~524^Q~5 $dffe~1303^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32468 
1-0 1 
-11 1 

.names $dffe~524^Q~6 $dffe~1303^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32470 
1-0 1 
-11 1 

.names $dffe~524^Q~7 $dffe~1303^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32472 
1-0 1 
-11 1 

.names $dffe~523^Q~0 $dffe~524^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32474 
1-0 1 
-11 1 

.names $dffe~523^Q~1 $dffe~524^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32476 
1-0 1 
-11 1 

.names $dffe~523^Q~2 $dffe~524^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32478 
1-0 1 
-11 1 

.names $dffe~523^Q~3 $dffe~524^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32480 
1-0 1 
-11 1 

.names $dffe~523^Q~4 $dffe~524^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32482 
1-0 1 
-11 1 

.names $dffe~523^Q~5 $dffe~524^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32484 
1-0 1 
-11 1 

.names $dffe~523^Q~6 $dffe~524^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32486 
1-0 1 
-11 1 

.names $dffe~523^Q~7 $dffe~524^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32488 
1-0 1 
-11 1 

.names $dffe~522^Q~0 $dffe~523^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32490 
1-0 1 
-11 1 

.names $dffe~522^Q~1 $dffe~523^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32492 
1-0 1 
-11 1 

.names $dffe~522^Q~2 $dffe~523^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32494 
1-0 1 
-11 1 

.names $dffe~522^Q~3 $dffe~523^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32496 
1-0 1 
-11 1 

.names $dffe~522^Q~4 $dffe~523^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32498 
1-0 1 
-11 1 

.names $dffe~522^Q~5 $dffe~523^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32500 
1-0 1 
-11 1 

.names $dffe~522^Q~6 $dffe~523^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32502 
1-0 1 
-11 1 

.names $dffe~522^Q~7 $dffe~523^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32504 
1-0 1 
-11 1 

.names $dffe~525^Q~0 $dff~528^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32506 
1-0 1 
-11 1 

.names $dffe~525^Q~1 $dff~528^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32508 
1-0 1 
-11 1 

.names $dffe~525^Q~2 $dff~528^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32510 
1-0 1 
-11 1 

.names $dffe~525^Q~3 $dff~528^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32512 
1-0 1 
-11 1 

.names $dffe~525^Q~4 $dff~528^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32514 
1-0 1 
-11 1 

.names $dffe~525^Q~5 $dff~528^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32516 
1-0 1 
-11 1 

.names $dffe~525^Q~6 $dff~528^Q~8 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32518 
1-0 1 
-11 1 

.names $dffe~525^Q~7 $dff~528^Q~9 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32520 
1-0 1 
-11 1 

.names $dffe~902^Q~0 $dffe~525^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32522 
1-0 1 
-11 1 

.names $dffe~902^Q~1 $dffe~525^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32524 
1-0 1 
-11 1 

.names $dffe~902^Q~2 $dffe~525^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32526 
1-0 1 
-11 1 

.names $dffe~902^Q~3 $dffe~525^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32528 
1-0 1 
-11 1 

.names $dffe~902^Q~4 $dffe~525^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32530 
1-0 1 
-11 1 

.names $dffe~902^Q~5 $dffe~525^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32532 
1-0 1 
-11 1 

.names $dffe~902^Q~6 $dffe~525^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32534 
1-0 1 
-11 1 

.names $dffe~902^Q~7 $dffe~525^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32536 
1-0 1 
-11 1 

.names $dffe~901^Q~0 $dff~906^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32538 
1-0 1 
-11 1 

.names $dffe~901^Q~1 $dff~906^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32540 
1-0 1 
-11 1 

.names $dffe~901^Q~2 $dff~906^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32542 
1-0 1 
-11 1 

.names $dffe~901^Q~3 $dff~906^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32544 
1-0 1 
-11 1 

.names $dffe~901^Q~4 $dff~906^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32546 
1-0 1 
-11 1 

.names $dffe~901^Q~5 $dff~906^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32548 
1-0 1 
-11 1 

.names $dffe~901^Q~6 $dff~906^Q~8 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32550 
1-0 1 
-11 1 

.names $dffe~901^Q~7 $dff~906^Q~9 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32552 
1-0 1 
-11 1 

.names $dffe~907^Q~0 $dffe~902^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32554 
1-0 1 
-11 1 

.names $dffe~907^Q~1 $dffe~902^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32556 
1-0 1 
-11 1 

.names $dffe~907^Q~2 $dffe~902^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32558 
1-0 1 
-11 1 

.names $dffe~907^Q~3 $dffe~902^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32560 
1-0 1 
-11 1 

.names $dffe~907^Q~4 $dffe~902^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32562 
1-0 1 
-11 1 

.names $dffe~907^Q~5 $dffe~902^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32564 
1-0 1 
-11 1 

.names $dffe~907^Q~6 $dffe~902^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32566 
1-0 1 
-11 1 

.names $dffe~907^Q~7 $dffe~902^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32568 
1-0 1 
-11 1 

.names $dffe~908^Q~0 $dffe~907^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32570 
1-0 1 
-11 1 

.names $dffe~908^Q~1 $dffe~907^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32572 
1-0 1 
-11 1 

.names $dffe~908^Q~2 $dffe~907^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32574 
1-0 1 
-11 1 

.names $dffe~908^Q~3 $dffe~907^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32576 
1-0 1 
-11 1 

.names $dffe~908^Q~4 $dffe~907^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32578 
1-0 1 
-11 1 

.names $dffe~908^Q~5 $dffe~907^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32580 
1-0 1 
-11 1 

.names $dffe~908^Q~6 $dffe~907^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32582 
1-0 1 
-11 1 

.names $dffe~908^Q~7 $dffe~907^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32584 
1-0 1 
-11 1 

.names $dffe~904^Q~0 $dffe~908^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32586 
1-0 1 
-11 1 

.names $dffe~904^Q~1 $dffe~908^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32588 
1-0 1 
-11 1 

.names $dffe~904^Q~2 $dffe~908^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32590 
1-0 1 
-11 1 

.names $dffe~904^Q~3 $dffe~908^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32592 
1-0 1 
-11 1 

.names $dffe~904^Q~4 $dffe~908^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32594 
1-0 1 
-11 1 

.names $dffe~904^Q~5 $dffe~908^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32596 
1-0 1 
-11 1 

.names $dffe~904^Q~6 $dffe~908^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32598 
1-0 1 
-11 1 

.names $dffe~904^Q~7 $dffe~908^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32600 
1-0 1 
-11 1 

.names $dffe~909^Q~0 $dffe~904^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32602 
1-0 1 
-11 1 

.names $dffe~909^Q~1 $dffe~904^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32604 
1-0 1 
-11 1 

.names $dffe~909^Q~2 $dffe~904^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32606 
1-0 1 
-11 1 

.names $dffe~909^Q~3 $dffe~904^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32608 
1-0 1 
-11 1 

.names $dffe~909^Q~4 $dffe~904^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32610 
1-0 1 
-11 1 

.names $dffe~909^Q~5 $dffe~904^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32612 
1-0 1 
-11 1 

.names $dffe~909^Q~6 $dffe~904^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32614 
1-0 1 
-11 1 

.names $dffe~909^Q~7 $dffe~904^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32616 
1-0 1 
-11 1 

.names $dffe~910^Q~0 $dffe~909^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32618 
1-0 1 
-11 1 

.names $dffe~910^Q~1 $dffe~909^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32620 
1-0 1 
-11 1 

.names $dffe~910^Q~2 $dffe~909^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32622 
1-0 1 
-11 1 

.names $dffe~910^Q~3 $dffe~909^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32624 
1-0 1 
-11 1 

.names $dffe~910^Q~4 $dffe~909^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32626 
1-0 1 
-11 1 

.names $dffe~910^Q~5 $dffe~909^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32628 
1-0 1 
-11 1 

.names $dffe~910^Q~6 $dffe~909^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32630 
1-0 1 
-11 1 

.names $dffe~910^Q~7 $dffe~909^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32632 
1-0 1 
-11 1 

.names $dffe~903^Q~0 $dffe~910^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32634 
1-0 1 
-11 1 

.names $dffe~903^Q~1 $dffe~910^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32636 
1-0 1 
-11 1 

.names $dffe~903^Q~2 $dffe~910^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32638 
1-0 1 
-11 1 

.names $dffe~903^Q~3 $dffe~910^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32640 
1-0 1 
-11 1 

.names $dffe~903^Q~4 $dffe~910^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32642 
1-0 1 
-11 1 

.names $dffe~903^Q~5 $dffe~910^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32644 
1-0 1 
-11 1 

.names $dffe~903^Q~6 $dffe~910^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32646 
1-0 1 
-11 1 

.names $dffe~903^Q~7 $dffe~910^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32648 
1-0 1 
-11 1 

.names $dffe~513^Q~0 $dffe~1304^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32682 
1-0 1 
-11 1 

.names $dffe~513^Q~1 $dffe~1304^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32684 
1-0 1 
-11 1 

.names $dffe~513^Q~2 $dffe~1304^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32686 
1-0 1 
-11 1 

.names $dffe~513^Q~3 $dffe~1304^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32688 
1-0 1 
-11 1 

.names $dffe~513^Q~4 $dffe~1304^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32690 
1-0 1 
-11 1 

.names $dffe~513^Q~5 $dffe~1304^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32692 
1-0 1 
-11 1 

.names $dffe~513^Q~6 $dffe~1304^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32694 
1-0 1 
-11 1 

.names $dffe~513^Q~7 $dffe~1304^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32696 
1-0 1 
-11 1 

.names $dffe~512^Q~0 $dffe~513^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32698 
1-0 1 
-11 1 

.names $dffe~512^Q~1 $dffe~513^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32700 
1-0 1 
-11 1 

.names $dffe~512^Q~2 $dffe~513^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32702 
1-0 1 
-11 1 

.names $dffe~512^Q~3 $dffe~513^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32704 
1-0 1 
-11 1 

.names $dffe~512^Q~4 $dffe~513^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32706 
1-0 1 
-11 1 

.names $dffe~512^Q~5 $dffe~513^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32708 
1-0 1 
-11 1 

.names $dffe~512^Q~6 $dffe~513^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32710 
1-0 1 
-11 1 

.names $dffe~512^Q~7 $dffe~513^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32712 
1-0 1 
-11 1 

.names $dffe~511^Q~0 $dffe~512^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32714 
1-0 1 
-11 1 

.names $dffe~511^Q~1 $dffe~512^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32716 
1-0 1 
-11 1 

.names $dffe~511^Q~2 $dffe~512^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32718 
1-0 1 
-11 1 

.names $dffe~511^Q~3 $dffe~512^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32720 
1-0 1 
-11 1 

.names $dffe~511^Q~4 $dffe~512^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32722 
1-0 1 
-11 1 

.names $dffe~511^Q~5 $dffe~512^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32724 
1-0 1 
-11 1 

.names $dffe~511^Q~6 $dffe~512^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32726 
1-0 1 
-11 1 

.names $dffe~511^Q~7 $dffe~512^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32728 
1-0 1 
-11 1 

.names $dffe~514^Q~0 $dff~517^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32730 
1-0 1 
-11 1 

.names $dffe~514^Q~1 $dff~517^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32732 
1-0 1 
-11 1 

.names $dffe~514^Q~2 $dff~517^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32734 
1-0 1 
-11 1 

.names $dffe~514^Q~3 $dff~517^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32736 
1-0 1 
-11 1 

.names $dffe~514^Q~4 $dff~517^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32738 
1-0 1 
-11 1 

.names $dffe~514^Q~5 $dff~517^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32740 
1-0 1 
-11 1 

.names $dffe~514^Q~6 $dff~517^Q~8 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32742 
1-0 1 
-11 1 

.names $dffe~514^Q~7 $dff~517^Q~9 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32744 
1-0 1 
-11 1 

.names $dffe~890^Q~0 $dffe~514^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32746 
1-0 1 
-11 1 

.names $dffe~890^Q~1 $dffe~514^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32748 
1-0 1 
-11 1 

.names $dffe~890^Q~2 $dffe~514^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32750 
1-0 1 
-11 1 

.names $dffe~890^Q~3 $dffe~514^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32752 
1-0 1 
-11 1 

.names $dffe~890^Q~4 $dffe~514^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32754 
1-0 1 
-11 1 

.names $dffe~890^Q~5 $dffe~514^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32756 
1-0 1 
-11 1 

.names $dffe~890^Q~6 $dffe~514^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32758 
1-0 1 
-11 1 

.names $dffe~890^Q~7 $dffe~514^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32760 
1-0 1 
-11 1 

.names $dffe~889^Q~0 $dff~894^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32762 
1-0 1 
-11 1 

.names $dffe~889^Q~1 $dff~894^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32764 
1-0 1 
-11 1 

.names $dffe~889^Q~2 $dff~894^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32766 
1-0 1 
-11 1 

.names $dffe~889^Q~3 $dff~894^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32768 
1-0 1 
-11 1 

.names $dffe~889^Q~4 $dff~894^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32770 
1-0 1 
-11 1 

.names $dffe~889^Q~5 $dff~894^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32772 
1-0 1 
-11 1 

.names $dffe~889^Q~6 $dff~894^Q~8 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32774 
1-0 1 
-11 1 

.names $dffe~889^Q~7 $dff~894^Q~9 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32776 
1-0 1 
-11 1 

.names $dffe~895^Q~0 $dffe~890^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32778 
1-0 1 
-11 1 

.names $dffe~895^Q~1 $dffe~890^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32780 
1-0 1 
-11 1 

.names $dffe~895^Q~2 $dffe~890^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32782 
1-0 1 
-11 1 

.names $dffe~895^Q~3 $dffe~890^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32784 
1-0 1 
-11 1 

.names $dffe~895^Q~4 $dffe~890^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32786 
1-0 1 
-11 1 

.names $dffe~895^Q~5 $dffe~890^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32788 
1-0 1 
-11 1 

.names $dffe~895^Q~6 $dffe~890^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32790 
1-0 1 
-11 1 

.names $dffe~895^Q~7 $dffe~890^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32792 
1-0 1 
-11 1 

.names $dffe~896^Q~0 $dffe~895^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32794 
1-0 1 
-11 1 

.names $dffe~896^Q~1 $dffe~895^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32796 
1-0 1 
-11 1 

.names $dffe~896^Q~2 $dffe~895^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32798 
1-0 1 
-11 1 

.names $dffe~896^Q~3 $dffe~895^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32800 
1-0 1 
-11 1 

.names $dffe~896^Q~4 $dffe~895^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32802 
1-0 1 
-11 1 

.names $dffe~896^Q~5 $dffe~895^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32804 
1-0 1 
-11 1 

.names $dffe~896^Q~6 $dffe~895^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32806 
1-0 1 
-11 1 

.names $dffe~896^Q~7 $dffe~895^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32808 
1-0 1 
-11 1 

.names $dffe~892^Q~0 $dffe~896^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32810 
1-0 1 
-11 1 

.names $dffe~892^Q~1 $dffe~896^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32812 
1-0 1 
-11 1 

.names $dffe~892^Q~2 $dffe~896^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32814 
1-0 1 
-11 1 

.names $dffe~892^Q~3 $dffe~896^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32816 
1-0 1 
-11 1 

.names $dffe~892^Q~4 $dffe~896^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32818 
1-0 1 
-11 1 

.names $dffe~892^Q~5 $dffe~896^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32820 
1-0 1 
-11 1 

.names $dffe~892^Q~6 $dffe~896^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32822 
1-0 1 
-11 1 

.names $dffe~892^Q~7 $dffe~896^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32824 
1-0 1 
-11 1 

.names $dffe~897^Q~0 $dffe~892^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32826 
1-0 1 
-11 1 

.names $dffe~897^Q~1 $dffe~892^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32828 
1-0 1 
-11 1 

.names $dffe~897^Q~2 $dffe~892^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32830 
1-0 1 
-11 1 

.names $dffe~897^Q~3 $dffe~892^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32832 
1-0 1 
-11 1 

.names $dffe~897^Q~4 $dffe~892^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32834 
1-0 1 
-11 1 

.names $dffe~897^Q~5 $dffe~892^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32836 
1-0 1 
-11 1 

.names $dffe~897^Q~6 $dffe~892^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32838 
1-0 1 
-11 1 

.names $dffe~897^Q~7 $dffe~892^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32840 
1-0 1 
-11 1 

.names $dffe~898^Q~0 $dffe~897^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32842 
1-0 1 
-11 1 

.names $dffe~898^Q~1 $dffe~897^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32844 
1-0 1 
-11 1 

.names $dffe~898^Q~2 $dffe~897^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32846 
1-0 1 
-11 1 

.names $dffe~898^Q~3 $dffe~897^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32848 
1-0 1 
-11 1 

.names $dffe~898^Q~4 $dffe~897^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32850 
1-0 1 
-11 1 

.names $dffe~898^Q~5 $dffe~897^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32852 
1-0 1 
-11 1 

.names $dffe~898^Q~6 $dffe~897^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32854 
1-0 1 
-11 1 

.names $dffe~898^Q~7 $dffe~897^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32856 
1-0 1 
-11 1 

.names $dffe~891^Q~0 $dffe~898^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32858 
1-0 1 
-11 1 

.names $dffe~891^Q~1 $dffe~898^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32860 
1-0 1 
-11 1 

.names $dffe~891^Q~2 $dffe~898^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32862 
1-0 1 
-11 1 

.names $dffe~891^Q~3 $dffe~898^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32864 
1-0 1 
-11 1 

.names $dffe~891^Q~4 $dffe~898^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32866 
1-0 1 
-11 1 

.names $dffe~891^Q~5 $dffe~898^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32868 
1-0 1 
-11 1 

.names $dffe~891^Q~6 $dffe~898^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32870 
1-0 1 
-11 1 

.names $dffe~891^Q~7 $dffe~898^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$32872 
1-0 1 
-11 1 

.names $dffe~1359^Q~0 $dff~1372^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$32874 
1-0 1 
-11 1 

.names $dffe~1359^Q~1 $dff~1372^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$32876 
1-0 1 
-11 1 

.names $dffe~1359^Q~2 $dff~1372^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$32878 
1-0 1 
-11 1 

.names $dffe~1359^Q~3 $dff~1372^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$32880 
1-0 1 
-11 1 

.names $dffe~1359^Q~4 $dff~1372^Q~8 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$32882 
1-0 1 
-11 1 

.names $dffe~1359^Q~5 $dff~1372^Q~9 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$32884 
1-0 1 
-11 1 

.names $dffe~1359^Q~6 $dff~1372^Q~10 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$32886 
1-0 1 
-11 1 

.names $dffe~1359^Q~7 $dff~1372^Q~11 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$32888 
1-0 1 
-11 1 

.names $dffe~1329^Q~0 $dffe~1359^Q~0 $reduce_and~1334^Y~0 $auto$rtlil.cc:2607:MuxGate$32890 
1-0 1 
-11 1 

.names $dffe~1329^Q~1 $dffe~1359^Q~1 $reduce_and~1334^Y~0 $auto$rtlil.cc:2607:MuxGate$32892 
1-0 1 
-11 1 

.names $dffe~1329^Q~2 $dffe~1359^Q~2 $reduce_and~1334^Y~0 $auto$rtlil.cc:2607:MuxGate$32894 
1-0 1 
-11 1 

.names $dffe~1329^Q~3 $dffe~1359^Q~3 $reduce_and~1334^Y~0 $auto$rtlil.cc:2607:MuxGate$32896 
1-0 1 
-11 1 

.names $dffe~1329^Q~4 $dffe~1359^Q~4 $reduce_and~1334^Y~0 $auto$rtlil.cc:2607:MuxGate$32898 
1-0 1 
-11 1 

.names $dffe~1329^Q~5 $dffe~1359^Q~5 $reduce_and~1334^Y~0 $auto$rtlil.cc:2607:MuxGate$32900 
1-0 1 
-11 1 

.names $dffe~1329^Q~6 $dffe~1359^Q~6 $reduce_and~1334^Y~0 $auto$rtlil.cc:2607:MuxGate$32902 
1-0 1 
-11 1 

.names $dffe~1329^Q~7 $dffe~1359^Q~7 $reduce_and~1334^Y~0 $auto$rtlil.cc:2607:MuxGate$32904 
1-0 1 
-11 1 

.names v_d_reg_s4_left_2to0~0 $dffe~1329^Q~0 $sdff~1332^Q~0 $auto$rtlil.cc:2607:MuxGate$32906 
1-0 1 
-11 1 

.names v_d_reg_s4_left_2to0~1 $dffe~1329^Q~1 $sdff~1332^Q~0 $auto$rtlil.cc:2607:MuxGate$32908 
1-0 1 
-11 1 

.names v_d_reg_s4_left_2to0~2 $dffe~1329^Q~2 $sdff~1332^Q~0 $auto$rtlil.cc:2607:MuxGate$32910 
1-0 1 
-11 1 

.names v_d_reg_s4_left_2to0~3 $dffe~1329^Q~3 $sdff~1332^Q~0 $auto$rtlil.cc:2607:MuxGate$32912 
1-0 1 
-11 1 

.names v_d_reg_s4_left_2to0~4 $dffe~1329^Q~4 $sdff~1332^Q~0 $auto$rtlil.cc:2607:MuxGate$32914 
1-0 1 
-11 1 

.names v_d_reg_s4_left_2to0~5 $dffe~1329^Q~5 $sdff~1332^Q~0 $auto$rtlil.cc:2607:MuxGate$32916 
1-0 1 
-11 1 

.names v_d_reg_s4_left_2to0~6 $dffe~1329^Q~6 $sdff~1332^Q~0 $auto$rtlil.cc:2607:MuxGate$32918 
1-0 1 
-11 1 

.names v_d_reg_s4_left_2to0~7 $dffe~1329^Q~7 $sdff~1332^Q~0 $auto$rtlil.cc:2607:MuxGate$32920 
1-0 1 
-11 1 

.names $dffe~1386^Q~0 $dff~1399^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$32922 
1-0 1 
-11 1 

.names $dffe~1386^Q~1 $dff~1399^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$32924 
1-0 1 
-11 1 

.names $dffe~1386^Q~2 $dff~1399^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$32926 
1-0 1 
-11 1 

.names $dffe~1386^Q~3 $dff~1399^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$32928 
1-0 1 
-11 1 

.names $dffe~1386^Q~4 $dff~1399^Q~8 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$32930 
1-0 1 
-11 1 

.names $dffe~1386^Q~5 $dff~1399^Q~9 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$32932 
1-0 1 
-11 1 

.names $dffe~1386^Q~6 $dff~1399^Q~10 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$32934 
1-0 1 
-11 1 

.names $dffe~1386^Q~7 $dff~1399^Q~11 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$32936 
1-0 1 
-11 1 

.names $dffe~1374^Q~0 $dffe~1386^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$32938 
1-0 1 
-11 1 

.names $dffe~1374^Q~1 $dffe~1386^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$32940 
1-0 1 
-11 1 

.names $dffe~1374^Q~2 $dffe~1386^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$32942 
1-0 1 
-11 1 

.names $dffe~1374^Q~3 $dffe~1386^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$32944 
1-0 1 
-11 1 

.names $dffe~1374^Q~4 $dffe~1386^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$32946 
1-0 1 
-11 1 

.names $dffe~1374^Q~5 $dffe~1386^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$32948 
1-0 1 
-11 1 

.names $dffe~1374^Q~6 $dffe~1386^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$32950 
1-0 1 
-11 1 

.names $dffe~1374^Q~7 $dffe~1386^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$32952 
1-0 1 
-11 1 

.names $dffe~1355^Q~0 $dffe~1374^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$32954 
1-0 1 
-11 1 

.names $dffe~1355^Q~1 $dffe~1374^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$32956 
1-0 1 
-11 1 

.names $dffe~1355^Q~2 $dffe~1374^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$32958 
1-0 1 
-11 1 

.names $dffe~1355^Q~3 $dffe~1374^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$32960 
1-0 1 
-11 1 

.names $dffe~1355^Q~4 $dffe~1374^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$32962 
1-0 1 
-11 1 

.names $dffe~1355^Q~5 $dffe~1374^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$32964 
1-0 1 
-11 1 

.names $dffe~1355^Q~6 $dffe~1374^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$32966 
1-0 1 
-11 1 

.names $dffe~1355^Q~7 $dffe~1374^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$32968 
1-0 1 
-11 1 

.names $dffe~1354^Q~0 $dffe~1355^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$32970 
1-0 1 
-11 1 

.names $dffe~1354^Q~1 $dffe~1355^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$32972 
1-0 1 
-11 1 

.names $dffe~1354^Q~2 $dffe~1355^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$32974 
1-0 1 
-11 1 

.names $dffe~1354^Q~3 $dffe~1355^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$32976 
1-0 1 
-11 1 

.names $dffe~1354^Q~4 $dffe~1355^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$32978 
1-0 1 
-11 1 

.names $dffe~1354^Q~5 $dffe~1355^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$32980 
1-0 1 
-11 1 

.names $dffe~1354^Q~6 $dffe~1355^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$32982 
1-0 1 
-11 1 

.names $dffe~1354^Q~7 $dffe~1355^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$32984 
1-0 1 
-11 1 

.names $dffe~1353^Q~0 $dffe~1354^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$32986 
1-0 1 
-11 1 

.names $dffe~1353^Q~1 $dffe~1354^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$32988 
1-0 1 
-11 1 

.names $dffe~1353^Q~2 $dffe~1354^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$32990 
1-0 1 
-11 1 

.names $dffe~1353^Q~3 $dffe~1354^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$32992 
1-0 1 
-11 1 

.names $dffe~1353^Q~4 $dffe~1354^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$32994 
1-0 1 
-11 1 

.names $dffe~1353^Q~5 $dffe~1354^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$32996 
1-0 1 
-11 1 

.names $dffe~1353^Q~6 $dffe~1354^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$32998 
1-0 1 
-11 1 

.names $dffe~1353^Q~7 $dffe~1354^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33000 
1-0 1 
-11 1 

.names $dffe~1352^Q~0 $dffe~1353^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33002 
1-0 1 
-11 1 

.names $dffe~1352^Q~1 $dffe~1353^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33004 
1-0 1 
-11 1 

.names $dffe~1352^Q~2 $dffe~1353^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33006 
1-0 1 
-11 1 

.names $dffe~1352^Q~3 $dffe~1353^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33008 
1-0 1 
-11 1 

.names $dffe~1352^Q~4 $dffe~1353^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33010 
1-0 1 
-11 1 

.names $dffe~1352^Q~5 $dffe~1353^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33012 
1-0 1 
-11 1 

.names $dffe~1352^Q~6 $dffe~1353^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33014 
1-0 1 
-11 1 

.names $dffe~1352^Q~7 $dffe~1353^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33016 
1-0 1 
-11 1 

.names $dffe~1351^Q~0 $dffe~1352^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33018 
1-0 1 
-11 1 

.names $dffe~1351^Q~1 $dffe~1352^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33020 
1-0 1 
-11 1 

.names $dffe~1351^Q~2 $dffe~1352^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33022 
1-0 1 
-11 1 

.names $dffe~1351^Q~3 $dffe~1352^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33024 
1-0 1 
-11 1 

.names $dffe~1351^Q~4 $dffe~1352^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33026 
1-0 1 
-11 1 

.names $dffe~1351^Q~5 $dffe~1352^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33028 
1-0 1 
-11 1 

.names $dffe~1351^Q~6 $dffe~1352^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33030 
1-0 1 
-11 1 

.names $dffe~1351^Q~7 $dffe~1352^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33032 
1-0 1 
-11 1 

.names $dffe~1375^Q~0 $dffe~1351^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33034 
1-0 1 
-11 1 

.names $dffe~1375^Q~1 $dffe~1351^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33036 
1-0 1 
-11 1 

.names $dffe~1375^Q~2 $dffe~1351^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33038 
1-0 1 
-11 1 

.names $dffe~1375^Q~3 $dffe~1351^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33040 
1-0 1 
-11 1 

.names $dffe~1375^Q~4 $dffe~1351^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33042 
1-0 1 
-11 1 

.names $dffe~1375^Q~5 $dffe~1351^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33044 
1-0 1 
-11 1 

.names $dffe~1375^Q~6 $dffe~1351^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33046 
1-0 1 
-11 1 

.names $dffe~1375^Q~7 $dffe~1351^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33048 
1-0 1 
-11 1 

.names $dffe~1350^Q~0 $dffe~1375^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33050 
1-0 1 
-11 1 

.names $dffe~1350^Q~1 $dffe~1375^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33052 
1-0 1 
-11 1 

.names $dffe~1350^Q~2 $dffe~1375^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33054 
1-0 1 
-11 1 

.names $dffe~1350^Q~3 $dffe~1375^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33056 
1-0 1 
-11 1 

.names $dffe~1350^Q~4 $dffe~1375^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33058 
1-0 1 
-11 1 

.names $dffe~1350^Q~5 $dffe~1375^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33060 
1-0 1 
-11 1 

.names $dffe~1350^Q~6 $dffe~1375^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33062 
1-0 1 
-11 1 

.names $dffe~1350^Q~7 $dffe~1375^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33064 
1-0 1 
-11 1 

.names $dffe~1441^Q~0 $dff~1454^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33066 
1-0 1 
-11 1 

.names $dffe~1441^Q~1 $dff~1454^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33068 
1-0 1 
-11 1 

.names $dffe~1441^Q~2 $dff~1454^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33070 
1-0 1 
-11 1 

.names $dffe~1441^Q~3 $dff~1454^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33072 
1-0 1 
-11 1 

.names $dffe~1441^Q~4 $dff~1454^Q~8 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33074 
1-0 1 
-11 1 

.names $dffe~1441^Q~5 $dff~1454^Q~9 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33076 
1-0 1 
-11 1 

.names $dffe~1441^Q~6 $dff~1454^Q~10 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33078 
1-0 1 
-11 1 

.names $dffe~1441^Q~7 $dff~1454^Q~11 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33080 
1-0 1 
-11 1 

.names $dffe~1420^Q~0 $dffe~1441^Q~0 $reduce_and~1334^Y~0 $auto$rtlil.cc:2607:MuxGate$33082 
1-0 1 
-11 1 

.names $dffe~1420^Q~1 $dffe~1441^Q~1 $reduce_and~1334^Y~0 $auto$rtlil.cc:2607:MuxGate$33084 
1-0 1 
-11 1 

.names $dffe~1420^Q~2 $dffe~1441^Q~2 $reduce_and~1334^Y~0 $auto$rtlil.cc:2607:MuxGate$33086 
1-0 1 
-11 1 

.names $dffe~1420^Q~3 $dffe~1441^Q~3 $reduce_and~1334^Y~0 $auto$rtlil.cc:2607:MuxGate$33088 
1-0 1 
-11 1 

.names $dffe~1420^Q~4 $dffe~1441^Q~4 $reduce_and~1334^Y~0 $auto$rtlil.cc:2607:MuxGate$33090 
1-0 1 
-11 1 

.names $dffe~1420^Q~5 $dffe~1441^Q~5 $reduce_and~1334^Y~0 $auto$rtlil.cc:2607:MuxGate$33092 
1-0 1 
-11 1 

.names $dffe~1420^Q~6 $dffe~1441^Q~6 $reduce_and~1334^Y~0 $auto$rtlil.cc:2607:MuxGate$33094 
1-0 1 
-11 1 

.names $dffe~1420^Q~7 $dffe~1441^Q~7 $reduce_and~1334^Y~0 $auto$rtlil.cc:2607:MuxGate$33096 
1-0 1 
-11 1 

.names v_d_reg_s4_right_2to0~0 $dffe~1420^Q~0 $sdff~1332^Q~0 $auto$rtlil.cc:2607:MuxGate$33098 
1-0 1 
-11 1 

.names v_d_reg_s4_right_2to0~1 $dffe~1420^Q~1 $sdff~1332^Q~0 $auto$rtlil.cc:2607:MuxGate$33100 
1-0 1 
-11 1 

.names v_d_reg_s4_right_2to0~2 $dffe~1420^Q~2 $sdff~1332^Q~0 $auto$rtlil.cc:2607:MuxGate$33102 
1-0 1 
-11 1 

.names v_d_reg_s4_right_2to0~3 $dffe~1420^Q~3 $sdff~1332^Q~0 $auto$rtlil.cc:2607:MuxGate$33104 
1-0 1 
-11 1 

.names v_d_reg_s4_right_2to0~4 $dffe~1420^Q~4 $sdff~1332^Q~0 $auto$rtlil.cc:2607:MuxGate$33106 
1-0 1 
-11 1 

.names v_d_reg_s4_right_2to0~5 $dffe~1420^Q~5 $sdff~1332^Q~0 $auto$rtlil.cc:2607:MuxGate$33108 
1-0 1 
-11 1 

.names v_d_reg_s4_right_2to0~6 $dffe~1420^Q~6 $sdff~1332^Q~0 $auto$rtlil.cc:2607:MuxGate$33110 
1-0 1 
-11 1 

.names v_d_reg_s4_right_2to0~7 $dffe~1420^Q~7 $sdff~1332^Q~0 $auto$rtlil.cc:2607:MuxGate$33112 
1-0 1 
-11 1 

.names $dffe~1468^Q~0 $dff~1481^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33114 
1-0 1 
-11 1 

.names $dffe~1468^Q~1 $dff~1481^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33116 
1-0 1 
-11 1 

.names $dffe~1468^Q~2 $dff~1481^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33118 
1-0 1 
-11 1 

.names $dffe~1468^Q~3 $dff~1481^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33120 
1-0 1 
-11 1 

.names $dffe~1468^Q~4 $dff~1481^Q~8 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33122 
1-0 1 
-11 1 

.names $dffe~1468^Q~5 $dff~1481^Q~9 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33124 
1-0 1 
-11 1 

.names $dffe~1468^Q~6 $dff~1481^Q~10 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33126 
1-0 1 
-11 1 

.names $dffe~1468^Q~7 $dff~1481^Q~11 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33128 
1-0 1 
-11 1 

.names $dffe~1456^Q~0 $dffe~1468^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33130 
1-0 1 
-11 1 

.names $dffe~1456^Q~1 $dffe~1468^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33132 
1-0 1 
-11 1 

.names $dffe~1456^Q~2 $dffe~1468^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33134 
1-0 1 
-11 1 

.names $dffe~1456^Q~3 $dffe~1468^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33136 
1-0 1 
-11 1 

.names $dffe~1456^Q~4 $dffe~1468^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33138 
1-0 1 
-11 1 

.names $dffe~1456^Q~5 $dffe~1468^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33140 
1-0 1 
-11 1 

.names $dffe~1456^Q~6 $dffe~1468^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33142 
1-0 1 
-11 1 

.names $dffe~1456^Q~7 $dffe~1468^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33144 
1-0 1 
-11 1 

.names $dffe~1437^Q~0 $dffe~1456^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33146 
1-0 1 
-11 1 

.names $dffe~1437^Q~1 $dffe~1456^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33148 
1-0 1 
-11 1 

.names $dffe~1437^Q~2 $dffe~1456^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33150 
1-0 1 
-11 1 

.names $dffe~1437^Q~3 $dffe~1456^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33152 
1-0 1 
-11 1 

.names $dffe~1437^Q~4 $dffe~1456^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33154 
1-0 1 
-11 1 

.names $dffe~1437^Q~5 $dffe~1456^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33156 
1-0 1 
-11 1 

.names $dffe~1437^Q~6 $dffe~1456^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33158 
1-0 1 
-11 1 

.names $dffe~1437^Q~7 $dffe~1456^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33160 
1-0 1 
-11 1 

.names $dffe~1436^Q~0 $dffe~1437^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33162 
1-0 1 
-11 1 

.names $dffe~1436^Q~1 $dffe~1437^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33164 
1-0 1 
-11 1 

.names $dffe~1436^Q~2 $dffe~1437^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33166 
1-0 1 
-11 1 

.names $dffe~1436^Q~3 $dffe~1437^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33168 
1-0 1 
-11 1 

.names $dffe~1436^Q~4 $dffe~1437^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33170 
1-0 1 
-11 1 

.names $dffe~1436^Q~5 $dffe~1437^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33172 
1-0 1 
-11 1 

.names $dffe~1436^Q~6 $dffe~1437^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33174 
1-0 1 
-11 1 

.names $dffe~1436^Q~7 $dffe~1437^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33176 
1-0 1 
-11 1 

.names $dffe~1435^Q~0 $dffe~1436^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33178 
1-0 1 
-11 1 

.names $dffe~1435^Q~1 $dffe~1436^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33180 
1-0 1 
-11 1 

.names $dffe~1435^Q~2 $dffe~1436^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33182 
1-0 1 
-11 1 

.names $dffe~1435^Q~3 $dffe~1436^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33184 
1-0 1 
-11 1 

.names $dffe~1435^Q~4 $dffe~1436^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33186 
1-0 1 
-11 1 

.names $dffe~1435^Q~5 $dffe~1436^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33188 
1-0 1 
-11 1 

.names $dffe~1435^Q~6 $dffe~1436^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33190 
1-0 1 
-11 1 

.names $dffe~1435^Q~7 $dffe~1436^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33192 
1-0 1 
-11 1 

.names $dffe~1434^Q~0 $dffe~1435^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33194 
1-0 1 
-11 1 

.names $dffe~1434^Q~1 $dffe~1435^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33196 
1-0 1 
-11 1 

.names $dffe~1434^Q~2 $dffe~1435^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33198 
1-0 1 
-11 1 

.names $dffe~1434^Q~3 $dffe~1435^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33200 
1-0 1 
-11 1 

.names $dffe~1434^Q~4 $dffe~1435^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33202 
1-0 1 
-11 1 

.names $dffe~1434^Q~5 $dffe~1435^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33204 
1-0 1 
-11 1 

.names $dffe~1434^Q~6 $dffe~1435^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33206 
1-0 1 
-11 1 

.names $dffe~1434^Q~7 $dffe~1435^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33208 
1-0 1 
-11 1 

.names $dffe~1433^Q~0 $dffe~1434^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33210 
1-0 1 
-11 1 

.names $dffe~1433^Q~1 $dffe~1434^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33212 
1-0 1 
-11 1 

.names $dffe~1433^Q~2 $dffe~1434^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33214 
1-0 1 
-11 1 

.names $dffe~1433^Q~3 $dffe~1434^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33216 
1-0 1 
-11 1 

.names $dffe~1433^Q~4 $dffe~1434^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33218 
1-0 1 
-11 1 

.names $dffe~1433^Q~5 $dffe~1434^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33220 
1-0 1 
-11 1 

.names $dffe~1433^Q~6 $dffe~1434^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33222 
1-0 1 
-11 1 

.names $dffe~1433^Q~7 $dffe~1434^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33224 
1-0 1 
-11 1 

.names $dffe~1457^Q~0 $dffe~1433^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33226 
1-0 1 
-11 1 

.names $dffe~1457^Q~1 $dffe~1433^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33228 
1-0 1 
-11 1 

.names $dffe~1457^Q~2 $dffe~1433^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33230 
1-0 1 
-11 1 

.names $dffe~1457^Q~3 $dffe~1433^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33232 
1-0 1 
-11 1 

.names $dffe~1457^Q~4 $dffe~1433^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33234 
1-0 1 
-11 1 

.names $dffe~1457^Q~5 $dffe~1433^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33236 
1-0 1 
-11 1 

.names $dffe~1457^Q~6 $dffe~1433^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33238 
1-0 1 
-11 1 

.names $dffe~1457^Q~7 $dffe~1433^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33240 
1-0 1 
-11 1 

.names $dffe~1432^Q~0 $dffe~1457^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33242 
1-0 1 
-11 1 

.names $dffe~1432^Q~1 $dffe~1457^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33244 
1-0 1 
-11 1 

.names $dffe~1432^Q~2 $dffe~1457^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33246 
1-0 1 
-11 1 

.names $dffe~1432^Q~3 $dffe~1457^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33248 
1-0 1 
-11 1 

.names $dffe~1432^Q~4 $dffe~1457^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33250 
1-0 1 
-11 1 

.names $dffe~1432^Q~5 $dffe~1457^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33252 
1-0 1 
-11 1 

.names $dffe~1432^Q~6 $dffe~1457^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33254 
1-0 1 
-11 1 

.names $dffe~1432^Q~7 $dffe~1457^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$33256 
1-0 1 
-11 1 

.names $dffe~1693^Q~0 $dff~1746^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33258 
1-0 1 
-11 1 

.names $dffe~1693^Q~1 $dff~1746^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33260 
1-0 1 
-11 1 

.names $dffe~1693^Q~2 $dff~1746^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33262 
1-0 1 
-11 1 

.names $dffe~1693^Q~3 $dff~1746^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33264 
1-0 1 
-11 1 

.names $dffe~1693^Q~4 $dff~1746^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33266 
1-0 1 
-11 1 

.names $dffe~1693^Q~5 $dff~1746^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33268 
1-0 1 
-11 1 

.names $dffe~1693^Q~6 $dff~1746^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33270 
1-0 1 
-11 1 

.names $dffe~1693^Q~7 $dff~1746^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33272 
1-0 1 
-11 1 

.names $dffe~1693^Q~8 $dff~1746^Q~8 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33274 
1-0 1 
-11 1 

.names $dffe~1632^Q~0 $dffe~1693^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33276 
1-0 1 
-11 1 

.names $dffe~1632^Q~1 $dffe~1693^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33278 
1-0 1 
-11 1 

.names $dffe~1632^Q~2 $dffe~1693^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33280 
1-0 1 
-11 1 

.names $dffe~1632^Q~3 $dffe~1693^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33282 
1-0 1 
-11 1 

.names $dffe~1632^Q~4 $dffe~1693^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33284 
1-0 1 
-11 1 

.names $dffe~1632^Q~5 $dffe~1693^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33286 
1-0 1 
-11 1 

.names $dffe~1632^Q~6 $dffe~1693^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33288 
1-0 1 
-11 1 

.names $dffe~1632^Q~7 $dffe~1693^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33290 
1-0 1 
-11 1 

.names $dffe~1632^Q~10 $dffe~1693^Q~8 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33292 
1-0 1 
-11 1 

.names $dffe~1611^Q~0 $dffe~1632^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33294 
1-0 1 
-11 1 

.names $dffe~1611^Q~1 $dffe~1632^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33296 
1-0 1 
-11 1 

.names $dffe~1611^Q~2 $dffe~1632^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33298 
1-0 1 
-11 1 

.names $dffe~1611^Q~3 $dffe~1632^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33300 
1-0 1 
-11 1 

.names $dffe~1611^Q~4 $dffe~1632^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33302 
1-0 1 
-11 1 

.names $dffe~1611^Q~5 $dffe~1632^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33304 
1-0 1 
-11 1 

.names $dffe~1611^Q~6 $dffe~1632^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33306 
1-0 1 
-11 1 

.names $dffe~1611^Q~7 $dffe~1632^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33308 
1-0 1 
-11 1 

.names $dffe~1611^Q~10 $dffe~1632^Q~10 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33310 
1-0 1 
-11 1 

.names $dffe~1009^Q~0 $dff~1014^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33312 
1-0 1 
-11 1 

.names $dffe~1009^Q~1 $dff~1014^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33314 
1-0 1 
-11 1 

.names $dffe~1009^Q~2 $dff~1014^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33316 
1-0 1 
-11 1 

.names $dffe~1009^Q~3 $dff~1014^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33318 
1-0 1 
-11 1 

.names $dffe~1009^Q~4 $dff~1014^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33320 
1-0 1 
-11 1 

.names $dffe~1009^Q~5 $dff~1014^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33322 
1-0 1 
-11 1 

.names $dffe~1009^Q~6 $dff~1014^Q~8 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33324 
1-0 1 
-11 1 

.names $dffe~1009^Q~7 $dff~1014^Q~9 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33326 
1-0 1 
-11 1 

.names $dffe~1676^Q~0 $dffe~1009^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33328 
1-0 1 
-11 1 

.names $dffe~1676^Q~1 $dffe~1009^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33330 
1-0 1 
-11 1 

.names $dffe~1676^Q~2 $dffe~1009^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33332 
1-0 1 
-11 1 

.names $dffe~1676^Q~3 $dffe~1009^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33334 
1-0 1 
-11 1 

.names $dffe~1676^Q~4 $dffe~1009^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33336 
1-0 1 
-11 1 

.names $dffe~1676^Q~5 $dffe~1009^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33338 
1-0 1 
-11 1 

.names $dffe~1676^Q~6 $dffe~1009^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33340 
1-0 1 
-11 1 

.names $dffe~1676^Q~7 $dffe~1009^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33342 
1-0 1 
-11 1 

.names $dffe~1694^Q~0 $dff~1745^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33344 
1-0 1 
-11 1 

.names $dffe~1694^Q~1 $dff~1745^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33346 
1-0 1 
-11 1 

.names $dffe~1694^Q~2 $dff~1745^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33348 
1-0 1 
-11 1 

.names $dffe~1694^Q~3 $dff~1721^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33350 
1-0 1 
-11 1 

.names $dffe~1694^Q~4 $dff~1721^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33352 
1-0 1 
-11 1 

.names $dffe~1694^Q~5 $dff~1721^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33354 
1-0 1 
-11 1 

.names $dffe~1694^Q~6 $dff~1721^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33356 
1-0 1 
-11 1 

.names $dffe~1694^Q~7 $dff~1721^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33358 
1-0 1 
-11 1 

.names $dffe~1633^Q~0 $dffe~1694^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33360 
1-0 1 
-11 1 

.names $dffe~1633^Q~1 $dffe~1694^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33362 
1-0 1 
-11 1 

.names $dffe~1633^Q~2 $dffe~1694^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33364 
1-0 1 
-11 1 

.names $dffe~1633^Q~3 $dffe~1694^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33366 
1-0 1 
-11 1 

.names $dffe~1633^Q~4 $dffe~1694^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33368 
1-0 1 
-11 1 

.names $dffe~1633^Q~5 $dffe~1694^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33370 
1-0 1 
-11 1 

.names $dffe~1633^Q~6 $dffe~1694^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33372 
1-0 1 
-11 1 

.names $dffe~1633^Q~10 $dffe~1694^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33374 
1-0 1 
-11 1 

.names $dffe~1612^Q~0 $dffe~1633^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33376 
1-0 1 
-11 1 

.names $dffe~1612^Q~1 $dffe~1633^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33378 
1-0 1 
-11 1 

.names $dffe~1612^Q~2 $dffe~1633^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33380 
1-0 1 
-11 1 

.names $dffe~1612^Q~3 $dffe~1633^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33382 
1-0 1 
-11 1 

.names $dffe~1612^Q~4 $dffe~1633^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33384 
1-0 1 
-11 1 

.names $dffe~1612^Q~5 $dffe~1633^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33386 
1-0 1 
-11 1 

.names $dffe~1612^Q~6 $dffe~1633^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33388 
1-0 1 
-11 1 

.names $dffe~1612^Q~10 $dffe~1633^Q~10 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33390 
1-0 1 
-11 1 

.names $dffe~624^Q~0 $dff~627^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33392 
1-0 1 
-11 1 

.names $dffe~624^Q~1 $dff~627^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33394 
1-0 1 
-11 1 

.names $dffe~624^Q~2 $dff~627^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33396 
1-0 1 
-11 1 

.names $dffe~624^Q~3 $dff~627^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33398 
1-0 1 
-11 1 

.names $dffe~624^Q~4 $dff~627^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33400 
1-0 1 
-11 1 

.names $dffe~624^Q~5 $dff~627^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33402 
1-0 1 
-11 1 

.names $dffe~624^Q~6 $dff~627^Q~8 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33404 
1-0 1 
-11 1 

.names $dffe~624^Q~7 $dff~627^Q~9 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33406 
1-0 1 
-11 1 

.names $dffe~1010^Q~0 $dffe~624^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33408 
1-0 1 
-11 1 

.names $dffe~1010^Q~1 $dffe~624^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33410 
1-0 1 
-11 1 

.names $dffe~1010^Q~2 $dffe~624^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33412 
1-0 1 
-11 1 

.names $dffe~1010^Q~3 $dffe~624^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33414 
1-0 1 
-11 1 

.names $dffe~1010^Q~4 $dffe~624^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33416 
1-0 1 
-11 1 

.names $dffe~1010^Q~5 $dffe~624^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33418 
1-0 1 
-11 1 

.names $dffe~1010^Q~6 $dffe~624^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33420 
1-0 1 
-11 1 

.names $dffe~1010^Q~7 $dffe~624^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33422 
1-0 1 
-11 1 

.names $dffe~1015^Q~0 $dffe~1010^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33424 
1-0 1 
-11 1 

.names $dffe~1015^Q~1 $dffe~1010^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33426 
1-0 1 
-11 1 

.names $dffe~1015^Q~2 $dffe~1010^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33428 
1-0 1 
-11 1 

.names $dffe~1015^Q~3 $dffe~1010^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33430 
1-0 1 
-11 1 

.names $dffe~1015^Q~4 $dffe~1010^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33432 
1-0 1 
-11 1 

.names $dffe~1015^Q~5 $dffe~1010^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33434 
1-0 1 
-11 1 

.names $dffe~1015^Q~6 $dffe~1010^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33436 
1-0 1 
-11 1 

.names $dffe~1015^Q~7 $dffe~1010^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33438 
1-0 1 
-11 1 

.names $dffe~1016^Q~0 $dffe~1015^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33440 
1-0 1 
-11 1 

.names $dffe~1016^Q~1 $dffe~1015^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33442 
1-0 1 
-11 1 

.names $dffe~1016^Q~2 $dffe~1015^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33444 
1-0 1 
-11 1 

.names $dffe~1016^Q~3 $dffe~1015^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33446 
1-0 1 
-11 1 

.names $dffe~1016^Q~4 $dffe~1015^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33448 
1-0 1 
-11 1 

.names $dffe~1016^Q~5 $dffe~1015^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33450 
1-0 1 
-11 1 

.names $dffe~1016^Q~6 $dffe~1015^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33452 
1-0 1 
-11 1 

.names $dffe~1016^Q~7 $dffe~1015^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33454 
1-0 1 
-11 1 

.names $dffe~1012^Q~0 $dffe~1016^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33456 
1-0 1 
-11 1 

.names $dffe~1012^Q~1 $dffe~1016^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33458 
1-0 1 
-11 1 

.names $dffe~1012^Q~2 $dffe~1016^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33460 
1-0 1 
-11 1 

.names $dffe~1012^Q~3 $dffe~1016^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33462 
1-0 1 
-11 1 

.names $dffe~1012^Q~4 $dffe~1016^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33464 
1-0 1 
-11 1 

.names $dffe~1012^Q~5 $dffe~1016^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33466 
1-0 1 
-11 1 

.names $dffe~1012^Q~6 $dffe~1016^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33468 
1-0 1 
-11 1 

.names $dffe~1012^Q~7 $dffe~1016^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33470 
1-0 1 
-11 1 

.names $dffe~1017^Q~0 $dffe~1012^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33472 
1-0 1 
-11 1 

.names $dffe~1017^Q~1 $dffe~1012^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33474 
1-0 1 
-11 1 

.names $dffe~1017^Q~2 $dffe~1012^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33476 
1-0 1 
-11 1 

.names $dffe~1017^Q~3 $dffe~1012^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33478 
1-0 1 
-11 1 

.names $dffe~1017^Q~4 $dffe~1012^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33480 
1-0 1 
-11 1 

.names $dffe~1017^Q~5 $dffe~1012^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33482 
1-0 1 
-11 1 

.names $dffe~1017^Q~6 $dffe~1012^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33484 
1-0 1 
-11 1 

.names $dffe~1017^Q~7 $dffe~1012^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33486 
1-0 1 
-11 1 

.names $dffe~1018^Q~0 $dffe~1017^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33488 
1-0 1 
-11 1 

.names $dffe~1018^Q~1 $dffe~1017^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33490 
1-0 1 
-11 1 

.names $dffe~1018^Q~2 $dffe~1017^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33492 
1-0 1 
-11 1 

.names $dffe~1018^Q~3 $dffe~1017^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33494 
1-0 1 
-11 1 

.names $dffe~1018^Q~4 $dffe~1017^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33496 
1-0 1 
-11 1 

.names $dffe~1018^Q~5 $dffe~1017^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33498 
1-0 1 
-11 1 

.names $dffe~1018^Q~6 $dffe~1017^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33500 
1-0 1 
-11 1 

.names $dffe~1018^Q~7 $dffe~1017^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33502 
1-0 1 
-11 1 

.names $dffe~1011^Q~0 $dffe~1018^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33504 
1-0 1 
-11 1 

.names $dffe~1011^Q~1 $dffe~1018^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33506 
1-0 1 
-11 1 

.names $dffe~1011^Q~2 $dffe~1018^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33508 
1-0 1 
-11 1 

.names $dffe~1011^Q~3 $dffe~1018^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33510 
1-0 1 
-11 1 

.names $dffe~1011^Q~4 $dffe~1018^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33512 
1-0 1 
-11 1 

.names $dffe~1011^Q~5 $dffe~1018^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33514 
1-0 1 
-11 1 

.names $dffe~1011^Q~6 $dffe~1018^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33516 
1-0 1 
-11 1 

.names $dffe~1011^Q~7 $dffe~1018^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33518 
1-0 1 
-11 1 

.names $dffe~1691^Q~0 $dff~1748^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33520 
1-0 1 
-11 1 

.names $dffe~1691^Q~1 $dff~1748^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33522 
1-0 1 
-11 1 

.names $dffe~1691^Q~2 $dff~1748^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33524 
1-0 1 
-11 1 

.names $dffe~1691^Q~3 $dff~1748^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33526 
1-0 1 
-11 1 

.names $dffe~1691^Q~4 $dff~1748^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33528 
1-0 1 
-11 1 

.names $dffe~1691^Q~5 $dff~1748^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33530 
1-0 1 
-11 1 

.names $dffe~1691^Q~6 $dff~1748^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33532 
1-0 1 
-11 1 

.names $dffe~1691^Q~7 $dff~1748^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33534 
1-0 1 
-11 1 

.names $dffe~1691^Q~8 $dff~1748^Q~8 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33536 
1-0 1 
-11 1 

.names $dffe~1630^Q~0 $dffe~1691^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33538 
1-0 1 
-11 1 

.names $dffe~1630^Q~1 $dffe~1691^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33540 
1-0 1 
-11 1 

.names $dffe~1630^Q~2 $dffe~1691^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33542 
1-0 1 
-11 1 

.names $dffe~1630^Q~3 $dffe~1691^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33544 
1-0 1 
-11 1 

.names $dffe~1630^Q~4 $dffe~1691^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33546 
1-0 1 
-11 1 

.names $dffe~1630^Q~5 $dffe~1691^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33548 
1-0 1 
-11 1 

.names $dffe~1630^Q~6 $dffe~1691^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33550 
1-0 1 
-11 1 

.names $dffe~1630^Q~7 $dffe~1691^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33552 
1-0 1 
-11 1 

.names $dffe~1630^Q~10 $dffe~1691^Q~8 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33554 
1-0 1 
-11 1 

.names $dffe~1609^Q~0 $dffe~1630^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33556 
1-0 1 
-11 1 

.names $dffe~1609^Q~1 $dffe~1630^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33558 
1-0 1 
-11 1 

.names $dffe~1609^Q~2 $dffe~1630^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33560 
1-0 1 
-11 1 

.names $dffe~1609^Q~3 $dffe~1630^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33562 
1-0 1 
-11 1 

.names $dffe~1609^Q~4 $dffe~1630^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33564 
1-0 1 
-11 1 

.names $dffe~1609^Q~5 $dffe~1630^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33566 
1-0 1 
-11 1 

.names $dffe~1609^Q~6 $dffe~1630^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33568 
1-0 1 
-11 1 

.names $dffe~1609^Q~7 $dffe~1630^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33570 
1-0 1 
-11 1 

.names $dffe~1609^Q~10 $dffe~1630^Q~10 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33572 
1-0 1 
-11 1 

.names $dffe~1021^Q~0 $dff~1026^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33574 
1-0 1 
-11 1 

.names $dffe~1021^Q~1 $dff~1026^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33576 
1-0 1 
-11 1 

.names $dffe~1021^Q~2 $dff~1026^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33578 
1-0 1 
-11 1 

.names $dffe~1021^Q~3 $dff~1026^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33580 
1-0 1 
-11 1 

.names $dffe~1021^Q~4 $dff~1026^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33582 
1-0 1 
-11 1 

.names $dffe~1021^Q~5 $dff~1026^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33584 
1-0 1 
-11 1 

.names $dffe~1021^Q~6 $dff~1026^Q~8 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33586 
1-0 1 
-11 1 

.names $dffe~1021^Q~7 $dff~1026^Q~9 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33588 
1-0 1 
-11 1 

.names $dffe~1675^Q~0 $dffe~1021^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33590 
1-0 1 
-11 1 

.names $dffe~1675^Q~1 $dffe~1021^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33592 
1-0 1 
-11 1 

.names $dffe~1675^Q~2 $dffe~1021^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33594 
1-0 1 
-11 1 

.names $dffe~1675^Q~3 $dffe~1021^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33596 
1-0 1 
-11 1 

.names $dffe~1675^Q~4 $dffe~1021^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33598 
1-0 1 
-11 1 

.names $dffe~1675^Q~5 $dffe~1021^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33600 
1-0 1 
-11 1 

.names $dffe~1675^Q~6 $dffe~1021^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33602 
1-0 1 
-11 1 

.names $dffe~1675^Q~7 $dffe~1021^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33604 
1-0 1 
-11 1 

.names $dffe~1692^Q~0 $dff~1747^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33606 
1-0 1 
-11 1 

.names $dffe~1692^Q~1 $dff~1747^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33608 
1-0 1 
-11 1 

.names $dffe~1692^Q~2 $dff~1747^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33610 
1-0 1 
-11 1 

.names $dffe~1692^Q~3 $dff~1722^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33612 
1-0 1 
-11 1 

.names $dffe~1692^Q~4 $dff~1722^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33614 
1-0 1 
-11 1 

.names $dffe~1692^Q~5 $dff~1722^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33616 
1-0 1 
-11 1 

.names $dffe~1692^Q~6 $dff~1722^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33618 
1-0 1 
-11 1 

.names $dffe~1692^Q~7 $dff~1722^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33620 
1-0 1 
-11 1 

.names $dffe~1631^Q~0 $dffe~1692^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33622 
1-0 1 
-11 1 

.names $dffe~1631^Q~1 $dffe~1692^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33624 
1-0 1 
-11 1 

.names $dffe~1631^Q~2 $dffe~1692^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33626 
1-0 1 
-11 1 

.names $dffe~1631^Q~3 $dffe~1692^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33628 
1-0 1 
-11 1 

.names $dffe~1631^Q~4 $dffe~1692^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33630 
1-0 1 
-11 1 

.names $dffe~1631^Q~5 $dffe~1692^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33632 
1-0 1 
-11 1 

.names $dffe~1631^Q~6 $dffe~1692^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33634 
1-0 1 
-11 1 

.names $dffe~1631^Q~10 $dffe~1692^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33636 
1-0 1 
-11 1 

.names $dffe~1610^Q~0 $dffe~1631^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33638 
1-0 1 
-11 1 

.names $dffe~1610^Q~1 $dffe~1631^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33640 
1-0 1 
-11 1 

.names $dffe~1610^Q~2 $dffe~1631^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33642 
1-0 1 
-11 1 

.names $dffe~1610^Q~3 $dffe~1631^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33644 
1-0 1 
-11 1 

.names $dffe~1610^Q~4 $dffe~1631^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33646 
1-0 1 
-11 1 

.names $dffe~1610^Q~5 $dffe~1631^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33648 
1-0 1 
-11 1 

.names $dffe~1610^Q~6 $dffe~1631^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33650 
1-0 1 
-11 1 

.names $dffe~1610^Q~10 $dffe~1631^Q~10 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33652 
1-0 1 
-11 1 

.names $dffe~635^Q~0 $dff~638^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33654 
1-0 1 
-11 1 

.names $dffe~635^Q~1 $dff~638^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33656 
1-0 1 
-11 1 

.names $dffe~635^Q~2 $dff~638^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33658 
1-0 1 
-11 1 

.names $dffe~635^Q~3 $dff~638^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33660 
1-0 1 
-11 1 

.names $dffe~635^Q~4 $dff~638^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33662 
1-0 1 
-11 1 

.names $dffe~635^Q~5 $dff~638^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33664 
1-0 1 
-11 1 

.names $dffe~635^Q~6 $dff~638^Q~8 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33666 
1-0 1 
-11 1 

.names $dffe~635^Q~7 $dff~638^Q~9 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33668 
1-0 1 
-11 1 

.names $dffe~1022^Q~0 $dffe~635^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33670 
1-0 1 
-11 1 

.names $dffe~1022^Q~1 $dffe~635^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33672 
1-0 1 
-11 1 

.names $dffe~1022^Q~2 $dffe~635^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33674 
1-0 1 
-11 1 

.names $dffe~1022^Q~3 $dffe~635^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33676 
1-0 1 
-11 1 

.names $dffe~1022^Q~4 $dffe~635^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33678 
1-0 1 
-11 1 

.names $dffe~1022^Q~5 $dffe~635^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33680 
1-0 1 
-11 1 

.names $dffe~1022^Q~6 $dffe~635^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33682 
1-0 1 
-11 1 

.names $dffe~1022^Q~7 $dffe~635^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33684 
1-0 1 
-11 1 

.names $dffe~1027^Q~0 $dffe~1022^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33686 
1-0 1 
-11 1 

.names $dffe~1027^Q~1 $dffe~1022^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33688 
1-0 1 
-11 1 

.names $dffe~1027^Q~2 $dffe~1022^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33690 
1-0 1 
-11 1 

.names $dffe~1027^Q~3 $dffe~1022^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33692 
1-0 1 
-11 1 

.names $dffe~1027^Q~4 $dffe~1022^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33694 
1-0 1 
-11 1 

.names $dffe~1027^Q~5 $dffe~1022^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33696 
1-0 1 
-11 1 

.names $dffe~1027^Q~6 $dffe~1022^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33698 
1-0 1 
-11 1 

.names $dffe~1027^Q~7 $dffe~1022^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33700 
1-0 1 
-11 1 

.names $dffe~1028^Q~0 $dffe~1027^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33702 
1-0 1 
-11 1 

.names $dffe~1028^Q~1 $dffe~1027^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33704 
1-0 1 
-11 1 

.names $dffe~1028^Q~2 $dffe~1027^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33706 
1-0 1 
-11 1 

.names $dffe~1028^Q~3 $dffe~1027^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33708 
1-0 1 
-11 1 

.names $dffe~1028^Q~4 $dffe~1027^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33710 
1-0 1 
-11 1 

.names $dffe~1028^Q~5 $dffe~1027^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33712 
1-0 1 
-11 1 

.names $dffe~1028^Q~6 $dffe~1027^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33714 
1-0 1 
-11 1 

.names $dffe~1028^Q~7 $dffe~1027^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33716 
1-0 1 
-11 1 

.names $dffe~1024^Q~0 $dffe~1028^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33718 
1-0 1 
-11 1 

.names $dffe~1024^Q~1 $dffe~1028^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33720 
1-0 1 
-11 1 

.names $dffe~1024^Q~2 $dffe~1028^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33722 
1-0 1 
-11 1 

.names $dffe~1024^Q~3 $dffe~1028^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33724 
1-0 1 
-11 1 

.names $dffe~1024^Q~4 $dffe~1028^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33726 
1-0 1 
-11 1 

.names $dffe~1024^Q~5 $dffe~1028^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33728 
1-0 1 
-11 1 

.names $dffe~1024^Q~6 $dffe~1028^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33730 
1-0 1 
-11 1 

.names $dffe~1024^Q~7 $dffe~1028^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33732 
1-0 1 
-11 1 

.names $dffe~1029^Q~0 $dffe~1024^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33734 
1-0 1 
-11 1 

.names $dffe~1029^Q~1 $dffe~1024^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33736 
1-0 1 
-11 1 

.names $dffe~1029^Q~2 $dffe~1024^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33738 
1-0 1 
-11 1 

.names $dffe~1029^Q~3 $dffe~1024^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33740 
1-0 1 
-11 1 

.names $dffe~1029^Q~4 $dffe~1024^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33742 
1-0 1 
-11 1 

.names $dffe~1029^Q~5 $dffe~1024^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33744 
1-0 1 
-11 1 

.names $dffe~1029^Q~6 $dffe~1024^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33746 
1-0 1 
-11 1 

.names $dffe~1029^Q~7 $dffe~1024^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33748 
1-0 1 
-11 1 

.names $dffe~1030^Q~0 $dffe~1029^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33750 
1-0 1 
-11 1 

.names $dffe~1030^Q~1 $dffe~1029^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33752 
1-0 1 
-11 1 

.names $dffe~1030^Q~2 $dffe~1029^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33754 
1-0 1 
-11 1 

.names $dffe~1030^Q~3 $dffe~1029^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33756 
1-0 1 
-11 1 

.names $dffe~1030^Q~4 $dffe~1029^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33758 
1-0 1 
-11 1 

.names $dffe~1030^Q~5 $dffe~1029^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33760 
1-0 1 
-11 1 

.names $dffe~1030^Q~6 $dffe~1029^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33762 
1-0 1 
-11 1 

.names $dffe~1030^Q~7 $dffe~1029^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33764 
1-0 1 
-11 1 

.names $dffe~1023^Q~0 $dffe~1030^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33766 
1-0 1 
-11 1 

.names $dffe~1023^Q~1 $dffe~1030^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33768 
1-0 1 
-11 1 

.names $dffe~1023^Q~2 $dffe~1030^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33770 
1-0 1 
-11 1 

.names $dffe~1023^Q~3 $dffe~1030^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33772 
1-0 1 
-11 1 

.names $dffe~1023^Q~4 $dffe~1030^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33774 
1-0 1 
-11 1 

.names $dffe~1023^Q~5 $dffe~1030^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33776 
1-0 1 
-11 1 

.names $dffe~1023^Q~6 $dffe~1030^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33778 
1-0 1 
-11 1 

.names $dffe~1023^Q~7 $dffe~1030^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33780 
1-0 1 
-11 1 

.names $dffe~1689^Q~0 $dff~1750^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33782 
1-0 1 
-11 1 

.names $dffe~1689^Q~1 $dff~1750^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33784 
1-0 1 
-11 1 

.names $dffe~1689^Q~2 $dff~1750^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33786 
1-0 1 
-11 1 

.names $dffe~1689^Q~3 $dff~1750^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33788 
1-0 1 
-11 1 

.names $dffe~1689^Q~4 $dff~1750^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33790 
1-0 1 
-11 1 

.names $dffe~1689^Q~5 $dff~1750^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33792 
1-0 1 
-11 1 

.names $dffe~1689^Q~6 $dff~1750^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33794 
1-0 1 
-11 1 

.names $dffe~1689^Q~7 $dff~1750^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33796 
1-0 1 
-11 1 

.names $dffe~1689^Q~8 $dff~1750^Q~8 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33798 
1-0 1 
-11 1 

.names $dffe~1628^Q~0 $dffe~1689^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33800 
1-0 1 
-11 1 

.names $dffe~1628^Q~1 $dffe~1689^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33802 
1-0 1 
-11 1 

.names $dffe~1628^Q~2 $dffe~1689^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33804 
1-0 1 
-11 1 

.names $dffe~1628^Q~3 $dffe~1689^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33806 
1-0 1 
-11 1 

.names $dffe~1628^Q~4 $dffe~1689^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33808 
1-0 1 
-11 1 

.names $dffe~1628^Q~5 $dffe~1689^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33810 
1-0 1 
-11 1 

.names $dffe~1628^Q~6 $dffe~1689^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33812 
1-0 1 
-11 1 

.names $dffe~1628^Q~7 $dffe~1689^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33814 
1-0 1 
-11 1 

.names $dffe~1628^Q~10 $dffe~1689^Q~8 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33816 
1-0 1 
-11 1 

.names $dffe~1607^Q~0 $dffe~1628^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33818 
1-0 1 
-11 1 

.names $dffe~1607^Q~1 $dffe~1628^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33820 
1-0 1 
-11 1 

.names $dffe~1607^Q~2 $dffe~1628^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33822 
1-0 1 
-11 1 

.names $dffe~1607^Q~3 $dffe~1628^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33824 
1-0 1 
-11 1 

.names $dffe~1607^Q~4 $dffe~1628^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33826 
1-0 1 
-11 1 

.names $dffe~1607^Q~5 $dffe~1628^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33828 
1-0 1 
-11 1 

.names $dffe~1607^Q~6 $dffe~1628^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33830 
1-0 1 
-11 1 

.names $dffe~1607^Q~7 $dffe~1628^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33832 
1-0 1 
-11 1 

.names $dffe~1607^Q~10 $dffe~1628^Q~10 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33834 
1-0 1 
-11 1 

.names $dffe~1033^Q~0 $dff~1038^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33836 
1-0 1 
-11 1 

.names $dffe~1033^Q~1 $dff~1038^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33838 
1-0 1 
-11 1 

.names $dffe~1033^Q~2 $dff~1038^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33840 
1-0 1 
-11 1 

.names $dffe~1033^Q~3 $dff~1038^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33842 
1-0 1 
-11 1 

.names $dffe~1033^Q~4 $dff~1038^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33844 
1-0 1 
-11 1 

.names $dffe~1033^Q~5 $dff~1038^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33846 
1-0 1 
-11 1 

.names $dffe~1033^Q~6 $dff~1038^Q~8 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33848 
1-0 1 
-11 1 

.names $dffe~1033^Q~7 $dff~1038^Q~9 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33850 
1-0 1 
-11 1 

.names $dffe~1674^Q~0 $dffe~1033^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33852 
1-0 1 
-11 1 

.names $dffe~1674^Q~1 $dffe~1033^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33854 
1-0 1 
-11 1 

.names $dffe~1674^Q~2 $dffe~1033^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33856 
1-0 1 
-11 1 

.names $dffe~1674^Q~3 $dffe~1033^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33858 
1-0 1 
-11 1 

.names $dffe~1674^Q~4 $dffe~1033^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33860 
1-0 1 
-11 1 

.names $dffe~1674^Q~5 $dffe~1033^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33862 
1-0 1 
-11 1 

.names $dffe~1674^Q~6 $dffe~1033^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33864 
1-0 1 
-11 1 

.names $dffe~1674^Q~7 $dffe~1033^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33866 
1-0 1 
-11 1 

.names $dffe~1690^Q~0 $dff~1749^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33868 
1-0 1 
-11 1 

.names $dffe~1690^Q~1 $dff~1749^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33870 
1-0 1 
-11 1 

.names $dffe~1690^Q~2 $dff~1749^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33872 
1-0 1 
-11 1 

.names $dffe~1690^Q~3 $dff~1723^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33874 
1-0 1 
-11 1 

.names $dffe~1690^Q~4 $dff~1723^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33876 
1-0 1 
-11 1 

.names $dffe~1690^Q~5 $dff~1723^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33878 
1-0 1 
-11 1 

.names $dffe~1690^Q~6 $dff~1723^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33880 
1-0 1 
-11 1 

.names $dffe~1690^Q~7 $dff~1723^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33882 
1-0 1 
-11 1 

.names $dffe~1629^Q~0 $dffe~1690^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33884 
1-0 1 
-11 1 

.names $dffe~1629^Q~1 $dffe~1690^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33886 
1-0 1 
-11 1 

.names $dffe~1629^Q~2 $dffe~1690^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33888 
1-0 1 
-11 1 

.names $dffe~1629^Q~3 $dffe~1690^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33890 
1-0 1 
-11 1 

.names $dffe~1629^Q~4 $dffe~1690^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33892 
1-0 1 
-11 1 

.names $dffe~1629^Q~5 $dffe~1690^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33894 
1-0 1 
-11 1 

.names $dffe~1629^Q~6 $dffe~1690^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33896 
1-0 1 
-11 1 

.names $dffe~1629^Q~10 $dffe~1690^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33898 
1-0 1 
-11 1 

.names $dffe~1608^Q~0 $dffe~1629^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33900 
1-0 1 
-11 1 

.names $dffe~1608^Q~1 $dffe~1629^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33902 
1-0 1 
-11 1 

.names $dffe~1608^Q~2 $dffe~1629^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33904 
1-0 1 
-11 1 

.names $dffe~1608^Q~3 $dffe~1629^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33906 
1-0 1 
-11 1 

.names $dffe~1608^Q~4 $dffe~1629^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33908 
1-0 1 
-11 1 

.names $dffe~1608^Q~5 $dffe~1629^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33910 
1-0 1 
-11 1 

.names $dffe~1608^Q~6 $dffe~1629^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33912 
1-0 1 
-11 1 

.names $dffe~1608^Q~10 $dffe~1629^Q~10 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33914 
1-0 1 
-11 1 

.names $dffe~646^Q~0 $dff~649^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33916 
1-0 1 
-11 1 

.names $dffe~646^Q~1 $dff~649^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33918 
1-0 1 
-11 1 

.names $dffe~646^Q~2 $dff~649^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33920 
1-0 1 
-11 1 

.names $dffe~646^Q~3 $dff~649^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33922 
1-0 1 
-11 1 

.names $dffe~646^Q~4 $dff~649^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33924 
1-0 1 
-11 1 

.names $dffe~646^Q~5 $dff~649^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33926 
1-0 1 
-11 1 

.names $dffe~646^Q~6 $dff~649^Q~8 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33928 
1-0 1 
-11 1 

.names $dffe~646^Q~7 $dff~649^Q~9 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33930 
1-0 1 
-11 1 

.names $dffe~1034^Q~0 $dffe~646^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33932 
1-0 1 
-11 1 

.names $dffe~1034^Q~1 $dffe~646^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33934 
1-0 1 
-11 1 

.names $dffe~1034^Q~2 $dffe~646^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33936 
1-0 1 
-11 1 

.names $dffe~1034^Q~3 $dffe~646^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33938 
1-0 1 
-11 1 

.names $dffe~1034^Q~4 $dffe~646^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33940 
1-0 1 
-11 1 

.names $dffe~1034^Q~5 $dffe~646^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33942 
1-0 1 
-11 1 

.names $dffe~1034^Q~6 $dffe~646^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33944 
1-0 1 
-11 1 

.names $dffe~1034^Q~7 $dffe~646^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33946 
1-0 1 
-11 1 

.names $dffe~1039^Q~0 $dffe~1034^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33948 
1-0 1 
-11 1 

.names $dffe~1039^Q~1 $dffe~1034^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33950 
1-0 1 
-11 1 

.names $dffe~1039^Q~2 $dffe~1034^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33952 
1-0 1 
-11 1 

.names $dffe~1039^Q~3 $dffe~1034^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33954 
1-0 1 
-11 1 

.names $dffe~1039^Q~4 $dffe~1034^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33956 
1-0 1 
-11 1 

.names $dffe~1039^Q~5 $dffe~1034^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33958 
1-0 1 
-11 1 

.names $dffe~1039^Q~6 $dffe~1034^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33960 
1-0 1 
-11 1 

.names $dffe~1039^Q~7 $dffe~1034^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33962 
1-0 1 
-11 1 

.names $dffe~1040^Q~0 $dffe~1039^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33964 
1-0 1 
-11 1 

.names $dffe~1040^Q~1 $dffe~1039^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33966 
1-0 1 
-11 1 

.names $dffe~1040^Q~2 $dffe~1039^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33968 
1-0 1 
-11 1 

.names $dffe~1040^Q~3 $dffe~1039^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33970 
1-0 1 
-11 1 

.names $dffe~1040^Q~4 $dffe~1039^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33972 
1-0 1 
-11 1 

.names $dffe~1040^Q~5 $dffe~1039^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33974 
1-0 1 
-11 1 

.names $dffe~1040^Q~6 $dffe~1039^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33976 
1-0 1 
-11 1 

.names $dffe~1040^Q~7 $dffe~1039^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33978 
1-0 1 
-11 1 

.names $dffe~1036^Q~0 $dffe~1040^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33980 
1-0 1 
-11 1 

.names $dffe~1036^Q~1 $dffe~1040^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33982 
1-0 1 
-11 1 

.names $dffe~1036^Q~2 $dffe~1040^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33984 
1-0 1 
-11 1 

.names $dffe~1036^Q~3 $dffe~1040^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33986 
1-0 1 
-11 1 

.names $dffe~1036^Q~4 $dffe~1040^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33988 
1-0 1 
-11 1 

.names $dffe~1036^Q~5 $dffe~1040^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33990 
1-0 1 
-11 1 

.names $dffe~1036^Q~6 $dffe~1040^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33992 
1-0 1 
-11 1 

.names $dffe~1036^Q~7 $dffe~1040^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33994 
1-0 1 
-11 1 

.names $dffe~1041^Q~0 $dffe~1036^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33996 
1-0 1 
-11 1 

.names $dffe~1041^Q~1 $dffe~1036^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$33998 
1-0 1 
-11 1 

.names $dffe~1041^Q~2 $dffe~1036^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34000 
1-0 1 
-11 1 

.names $dffe~1041^Q~3 $dffe~1036^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34002 
1-0 1 
-11 1 

.names $dffe~1041^Q~4 $dffe~1036^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34004 
1-0 1 
-11 1 

.names $dffe~1041^Q~5 $dffe~1036^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34006 
1-0 1 
-11 1 

.names $dffe~1041^Q~6 $dffe~1036^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34008 
1-0 1 
-11 1 

.names $dffe~1041^Q~7 $dffe~1036^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34010 
1-0 1 
-11 1 

.names $dffe~1042^Q~0 $dffe~1041^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34012 
1-0 1 
-11 1 

.names $dffe~1042^Q~1 $dffe~1041^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34014 
1-0 1 
-11 1 

.names $dffe~1042^Q~2 $dffe~1041^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34016 
1-0 1 
-11 1 

.names $dffe~1042^Q~3 $dffe~1041^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34018 
1-0 1 
-11 1 

.names $dffe~1042^Q~4 $dffe~1041^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34020 
1-0 1 
-11 1 

.names $dffe~1042^Q~5 $dffe~1041^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34022 
1-0 1 
-11 1 

.names $dffe~1042^Q~6 $dffe~1041^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34024 
1-0 1 
-11 1 

.names $dffe~1042^Q~7 $dffe~1041^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34026 
1-0 1 
-11 1 

.names $dffe~1035^Q~0 $dffe~1042^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34028 
1-0 1 
-11 1 

.names $dffe~1035^Q~1 $dffe~1042^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34030 
1-0 1 
-11 1 

.names $dffe~1035^Q~2 $dffe~1042^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34032 
1-0 1 
-11 1 

.names $dffe~1035^Q~3 $dffe~1042^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34034 
1-0 1 
-11 1 

.names $dffe~1035^Q~4 $dffe~1042^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34036 
1-0 1 
-11 1 

.names $dffe~1035^Q~5 $dffe~1042^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34038 
1-0 1 
-11 1 

.names $dffe~1035^Q~6 $dffe~1042^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34040 
1-0 1 
-11 1 

.names $dffe~1035^Q~7 $dffe~1042^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34042 
1-0 1 
-11 1 

.names $dffe~1687^Q~0 $dff~1752^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34044 
1-0 1 
-11 1 

.names $dffe~1687^Q~1 $dff~1752^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34046 
1-0 1 
-11 1 

.names $dffe~1687^Q~2 $dff~1752^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34048 
1-0 1 
-11 1 

.names $dffe~1687^Q~3 $dff~1752^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34050 
1-0 1 
-11 1 

.names $dffe~1687^Q~4 $dff~1752^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34052 
1-0 1 
-11 1 

.names $dffe~1687^Q~5 $dff~1752^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34054 
1-0 1 
-11 1 

.names $dffe~1687^Q~6 $dff~1752^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34056 
1-0 1 
-11 1 

.names $dffe~1687^Q~7 $dff~1752^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34058 
1-0 1 
-11 1 

.names $dffe~1687^Q~8 $dff~1752^Q~8 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34060 
1-0 1 
-11 1 

.names $dffe~1626^Q~0 $dffe~1687^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34062 
1-0 1 
-11 1 

.names $dffe~1626^Q~1 $dffe~1687^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34064 
1-0 1 
-11 1 

.names $dffe~1626^Q~2 $dffe~1687^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34066 
1-0 1 
-11 1 

.names $dffe~1626^Q~3 $dffe~1687^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34068 
1-0 1 
-11 1 

.names $dffe~1626^Q~4 $dffe~1687^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34070 
1-0 1 
-11 1 

.names $dffe~1626^Q~5 $dffe~1687^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34072 
1-0 1 
-11 1 

.names $dffe~1626^Q~6 $dffe~1687^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34074 
1-0 1 
-11 1 

.names $dffe~1626^Q~7 $dffe~1687^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34076 
1-0 1 
-11 1 

.names $dffe~1626^Q~10 $dffe~1687^Q~8 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34078 
1-0 1 
-11 1 

.names $dffe~1605^Q~0 $dffe~1626^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34080 
1-0 1 
-11 1 

.names $dffe~1605^Q~1 $dffe~1626^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34082 
1-0 1 
-11 1 

.names $dffe~1605^Q~2 $dffe~1626^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34084 
1-0 1 
-11 1 

.names $dffe~1605^Q~3 $dffe~1626^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34086 
1-0 1 
-11 1 

.names $dffe~1605^Q~4 $dffe~1626^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34088 
1-0 1 
-11 1 

.names $dffe~1605^Q~5 $dffe~1626^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34090 
1-0 1 
-11 1 

.names $dffe~1605^Q~6 $dffe~1626^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34092 
1-0 1 
-11 1 

.names $dffe~1605^Q~7 $dffe~1626^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34094 
1-0 1 
-11 1 

.names $dffe~1605^Q~10 $dffe~1626^Q~10 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34096 
1-0 1 
-11 1 

.names $dffe~1045^Q~0 $dff~1050^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34098 
1-0 1 
-11 1 

.names $dffe~1045^Q~1 $dff~1050^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34100 
1-0 1 
-11 1 

.names $dffe~1045^Q~2 $dff~1050^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34102 
1-0 1 
-11 1 

.names $dffe~1045^Q~3 $dff~1050^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34104 
1-0 1 
-11 1 

.names $dffe~1045^Q~4 $dff~1050^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34106 
1-0 1 
-11 1 

.names $dffe~1045^Q~5 $dff~1050^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34108 
1-0 1 
-11 1 

.names $dffe~1045^Q~6 $dff~1050^Q~8 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34110 
1-0 1 
-11 1 

.names $dffe~1045^Q~7 $dff~1050^Q~9 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34112 
1-0 1 
-11 1 

.names $dffe~1673^Q~0 $dffe~1045^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34114 
1-0 1 
-11 1 

.names $dffe~1673^Q~1 $dffe~1045^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34116 
1-0 1 
-11 1 

.names $dffe~1673^Q~2 $dffe~1045^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34118 
1-0 1 
-11 1 

.names $dffe~1673^Q~3 $dffe~1045^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34120 
1-0 1 
-11 1 

.names $dffe~1673^Q~4 $dffe~1045^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34122 
1-0 1 
-11 1 

.names $dffe~1673^Q~5 $dffe~1045^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34124 
1-0 1 
-11 1 

.names $dffe~1673^Q~6 $dffe~1045^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34126 
1-0 1 
-11 1 

.names $dffe~1673^Q~7 $dffe~1045^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34128 
1-0 1 
-11 1 

.names $dffe~1688^Q~0 $dff~1751^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34130 
1-0 1 
-11 1 

.names $dffe~1688^Q~1 $dff~1751^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34132 
1-0 1 
-11 1 

.names $dffe~1688^Q~2 $dff~1751^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34134 
1-0 1 
-11 1 

.names $dffe~1688^Q~3 $dff~1724^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34136 
1-0 1 
-11 1 

.names $dffe~1688^Q~4 $dff~1724^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34138 
1-0 1 
-11 1 

.names $dffe~1688^Q~5 $dff~1724^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34140 
1-0 1 
-11 1 

.names $dffe~1688^Q~6 $dff~1724^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34142 
1-0 1 
-11 1 

.names $dffe~1688^Q~7 $dff~1724^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34144 
1-0 1 
-11 1 

.names $dffe~1627^Q~0 $dffe~1688^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34146 
1-0 1 
-11 1 

.names $dffe~1627^Q~1 $dffe~1688^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34148 
1-0 1 
-11 1 

.names $dffe~1627^Q~2 $dffe~1688^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34150 
1-0 1 
-11 1 

.names $dffe~1627^Q~3 $dffe~1688^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34152 
1-0 1 
-11 1 

.names $dffe~1627^Q~4 $dffe~1688^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34154 
1-0 1 
-11 1 

.names $dffe~1627^Q~5 $dffe~1688^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34156 
1-0 1 
-11 1 

.names $dffe~1627^Q~6 $dffe~1688^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34158 
1-0 1 
-11 1 

.names $dffe~1627^Q~10 $dffe~1688^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34160 
1-0 1 
-11 1 

.names $dffe~1606^Q~0 $dffe~1627^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34162 
1-0 1 
-11 1 

.names $dffe~1606^Q~1 $dffe~1627^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34164 
1-0 1 
-11 1 

.names $dffe~1606^Q~2 $dffe~1627^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34166 
1-0 1 
-11 1 

.names $dffe~1606^Q~3 $dffe~1627^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34168 
1-0 1 
-11 1 

.names $dffe~1606^Q~4 $dffe~1627^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34170 
1-0 1 
-11 1 

.names $dffe~1606^Q~5 $dffe~1627^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34172 
1-0 1 
-11 1 

.names $dffe~1606^Q~6 $dffe~1627^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34174 
1-0 1 
-11 1 

.names $dffe~1606^Q~10 $dffe~1627^Q~10 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34176 
1-0 1 
-11 1 

.names $dffe~657^Q~0 $dff~660^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34178 
1-0 1 
-11 1 

.names $dffe~657^Q~1 $dff~660^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34180 
1-0 1 
-11 1 

.names $dffe~657^Q~2 $dff~660^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34182 
1-0 1 
-11 1 

.names $dffe~657^Q~3 $dff~660^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34184 
1-0 1 
-11 1 

.names $dffe~657^Q~4 $dff~660^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34186 
1-0 1 
-11 1 

.names $dffe~657^Q~5 $dff~660^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34188 
1-0 1 
-11 1 

.names $dffe~657^Q~6 $dff~660^Q~8 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34190 
1-0 1 
-11 1 

.names $dffe~657^Q~7 $dff~660^Q~9 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34192 
1-0 1 
-11 1 

.names $dffe~1046^Q~0 $dffe~657^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34194 
1-0 1 
-11 1 

.names $dffe~1046^Q~1 $dffe~657^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34196 
1-0 1 
-11 1 

.names $dffe~1046^Q~2 $dffe~657^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34198 
1-0 1 
-11 1 

.names $dffe~1046^Q~3 $dffe~657^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34200 
1-0 1 
-11 1 

.names $dffe~1046^Q~4 $dffe~657^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34202 
1-0 1 
-11 1 

.names $dffe~1046^Q~5 $dffe~657^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34204 
1-0 1 
-11 1 

.names $dffe~1046^Q~6 $dffe~657^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34206 
1-0 1 
-11 1 

.names $dffe~1046^Q~7 $dffe~657^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34208 
1-0 1 
-11 1 

.names $dffe~1051^Q~0 $dffe~1046^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34210 
1-0 1 
-11 1 

.names $dffe~1051^Q~1 $dffe~1046^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34212 
1-0 1 
-11 1 

.names $dffe~1051^Q~2 $dffe~1046^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34214 
1-0 1 
-11 1 

.names $dffe~1051^Q~3 $dffe~1046^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34216 
1-0 1 
-11 1 

.names $dffe~1051^Q~4 $dffe~1046^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34218 
1-0 1 
-11 1 

.names $dffe~1051^Q~5 $dffe~1046^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34220 
1-0 1 
-11 1 

.names $dffe~1051^Q~6 $dffe~1046^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34222 
1-0 1 
-11 1 

.names $dffe~1051^Q~7 $dffe~1046^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34224 
1-0 1 
-11 1 

.names $dffe~1052^Q~0 $dffe~1051^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34226 
1-0 1 
-11 1 

.names $dffe~1052^Q~1 $dffe~1051^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34228 
1-0 1 
-11 1 

.names $dffe~1052^Q~2 $dffe~1051^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34230 
1-0 1 
-11 1 

.names $dffe~1052^Q~3 $dffe~1051^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34232 
1-0 1 
-11 1 

.names $dffe~1052^Q~4 $dffe~1051^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34234 
1-0 1 
-11 1 

.names $dffe~1052^Q~5 $dffe~1051^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34236 
1-0 1 
-11 1 

.names $dffe~1052^Q~6 $dffe~1051^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34238 
1-0 1 
-11 1 

.names $dffe~1052^Q~7 $dffe~1051^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34240 
1-0 1 
-11 1 

.names $dffe~1048^Q~0 $dffe~1052^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34242 
1-0 1 
-11 1 

.names $dffe~1048^Q~1 $dffe~1052^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34244 
1-0 1 
-11 1 

.names $dffe~1048^Q~2 $dffe~1052^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34246 
1-0 1 
-11 1 

.names $dffe~1048^Q~3 $dffe~1052^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34248 
1-0 1 
-11 1 

.names $dffe~1048^Q~4 $dffe~1052^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34250 
1-0 1 
-11 1 

.names $dffe~1048^Q~5 $dffe~1052^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34252 
1-0 1 
-11 1 

.names $dffe~1048^Q~6 $dffe~1052^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34254 
1-0 1 
-11 1 

.names $dffe~1048^Q~7 $dffe~1052^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34256 
1-0 1 
-11 1 

.names $dffe~1053^Q~0 $dffe~1048^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34258 
1-0 1 
-11 1 

.names $dffe~1053^Q~1 $dffe~1048^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34260 
1-0 1 
-11 1 

.names $dffe~1053^Q~2 $dffe~1048^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34262 
1-0 1 
-11 1 

.names $dffe~1053^Q~3 $dffe~1048^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34264 
1-0 1 
-11 1 

.names $dffe~1053^Q~4 $dffe~1048^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34266 
1-0 1 
-11 1 

.names $dffe~1053^Q~5 $dffe~1048^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34268 
1-0 1 
-11 1 

.names $dffe~1053^Q~6 $dffe~1048^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34270 
1-0 1 
-11 1 

.names $dffe~1053^Q~7 $dffe~1048^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34272 
1-0 1 
-11 1 

.names $dffe~1054^Q~0 $dffe~1053^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34274 
1-0 1 
-11 1 

.names $dffe~1054^Q~1 $dffe~1053^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34276 
1-0 1 
-11 1 

.names $dffe~1054^Q~2 $dffe~1053^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34278 
1-0 1 
-11 1 

.names $dffe~1054^Q~3 $dffe~1053^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34280 
1-0 1 
-11 1 

.names $dffe~1054^Q~4 $dffe~1053^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34282 
1-0 1 
-11 1 

.names $dffe~1054^Q~5 $dffe~1053^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34284 
1-0 1 
-11 1 

.names $dffe~1054^Q~6 $dffe~1053^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34286 
1-0 1 
-11 1 

.names $dffe~1054^Q~7 $dffe~1053^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34288 
1-0 1 
-11 1 

.names $dffe~1047^Q~0 $dffe~1054^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34290 
1-0 1 
-11 1 

.names $dffe~1047^Q~1 $dffe~1054^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34292 
1-0 1 
-11 1 

.names $dffe~1047^Q~2 $dffe~1054^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34294 
1-0 1 
-11 1 

.names $dffe~1047^Q~3 $dffe~1054^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34296 
1-0 1 
-11 1 

.names $dffe~1047^Q~4 $dffe~1054^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34298 
1-0 1 
-11 1 

.names $dffe~1047^Q~5 $dffe~1054^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34300 
1-0 1 
-11 1 

.names $dffe~1047^Q~6 $dffe~1054^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34302 
1-0 1 
-11 1 

.names $dffe~1047^Q~7 $dffe~1054^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34304 
1-0 1 
-11 1 

.names $dffe~1057^Q~0 $dff~1062^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34306 
1-0 1 
-11 1 

.names $dffe~1057^Q~1 $dff~1062^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34308 
1-0 1 
-11 1 

.names $dffe~1057^Q~2 $dff~1062^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34310 
1-0 1 
-11 1 

.names $dffe~1057^Q~3 $dff~1062^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34312 
1-0 1 
-11 1 

.names $dffe~1057^Q~4 $dff~1062^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34314 
1-0 1 
-11 1 

.names $dffe~1057^Q~5 $dff~1062^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34316 
1-0 1 
-11 1 

.names $dffe~1057^Q~6 $dff~1062^Q~8 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34318 
1-0 1 
-11 1 

.names $dffe~1057^Q~7 $dff~1062^Q~9 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34320 
1-0 1 
-11 1 

.names $dffe~1672^Q~0 $dffe~1057^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34322 
1-0 1 
-11 1 

.names $dffe~1672^Q~1 $dffe~1057^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34324 
1-0 1 
-11 1 

.names $dffe~1672^Q~2 $dffe~1057^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34326 
1-0 1 
-11 1 

.names $dffe~1672^Q~3 $dffe~1057^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34328 
1-0 1 
-11 1 

.names $dffe~1672^Q~4 $dffe~1057^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34330 
1-0 1 
-11 1 

.names $dffe~1672^Q~5 $dffe~1057^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34332 
1-0 1 
-11 1 

.names $dffe~1672^Q~6 $dffe~1057^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34334 
1-0 1 
-11 1 

.names $dffe~1672^Q~7 $dffe~1057^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34336 
1-0 1 
-11 1 

.names $dffe~1686^Q~0 $dff~1753^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34338 
1-0 1 
-11 1 

.names $dffe~1686^Q~1 $dff~1753^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34340 
1-0 1 
-11 1 

.names $dffe~1686^Q~2 $dff~1753^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34342 
1-0 1 
-11 1 

.names $dffe~1686^Q~3 $dff~1725^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34344 
1-0 1 
-11 1 

.names $dffe~1686^Q~4 $dff~1725^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34346 
1-0 1 
-11 1 

.names $dffe~1686^Q~5 $dff~1725^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34348 
1-0 1 
-11 1 

.names $dffe~1686^Q~6 $dff~1725^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34350 
1-0 1 
-11 1 

.names $dffe~1686^Q~7 $dff~1725^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34352 
1-0 1 
-11 1 

.names $dffe~1625^Q~0 $dffe~1686^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34354 
1-0 1 
-11 1 

.names $dffe~1625^Q~1 $dffe~1686^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34356 
1-0 1 
-11 1 

.names $dffe~1625^Q~2 $dffe~1686^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34358 
1-0 1 
-11 1 

.names $dffe~1625^Q~3 $dffe~1686^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34360 
1-0 1 
-11 1 

.names $dffe~1625^Q~4 $dffe~1686^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34362 
1-0 1 
-11 1 

.names $dffe~1625^Q~5 $dffe~1686^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34364 
1-0 1 
-11 1 

.names $dffe~1625^Q~6 $dffe~1686^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34366 
1-0 1 
-11 1 

.names $dffe~1625^Q~10 $dffe~1686^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34368 
1-0 1 
-11 1 

.names $dffe~1604^Q~0 $dffe~1625^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34370 
1-0 1 
-11 1 

.names $dffe~1604^Q~1 $dffe~1625^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34372 
1-0 1 
-11 1 

.names $dffe~1604^Q~2 $dffe~1625^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34374 
1-0 1 
-11 1 

.names $dffe~1604^Q~3 $dffe~1625^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34376 
1-0 1 
-11 1 

.names $dffe~1604^Q~4 $dffe~1625^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34378 
1-0 1 
-11 1 

.names $dffe~1604^Q~5 $dffe~1625^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34380 
1-0 1 
-11 1 

.names $dffe~1604^Q~6 $dffe~1625^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34382 
1-0 1 
-11 1 

.names $dffe~1604^Q~10 $dffe~1625^Q~10 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34384 
1-0 1 
-11 1 

.names $dffe~668^Q~0 $dff~671^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34386 
1-0 1 
-11 1 

.names $dffe~668^Q~1 $dff~671^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34388 
1-0 1 
-11 1 

.names $dffe~668^Q~2 $dff~671^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34390 
1-0 1 
-11 1 

.names $dffe~668^Q~3 $dff~671^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34392 
1-0 1 
-11 1 

.names $dffe~668^Q~4 $dff~671^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34394 
1-0 1 
-11 1 

.names $dffe~668^Q~5 $dff~671^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34396 
1-0 1 
-11 1 

.names $dffe~668^Q~6 $dff~671^Q~8 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34398 
1-0 1 
-11 1 

.names $dffe~668^Q~7 $dff~671^Q~9 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34400 
1-0 1 
-11 1 

.names $dffe~1058^Q~0 $dffe~668^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34402 
1-0 1 
-11 1 

.names $dffe~1058^Q~1 $dffe~668^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34404 
1-0 1 
-11 1 

.names $dffe~1058^Q~2 $dffe~668^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34406 
1-0 1 
-11 1 

.names $dffe~1058^Q~3 $dffe~668^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34408 
1-0 1 
-11 1 

.names $dffe~1058^Q~4 $dffe~668^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34410 
1-0 1 
-11 1 

.names $dffe~1058^Q~5 $dffe~668^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34412 
1-0 1 
-11 1 

.names $dffe~1058^Q~6 $dffe~668^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34414 
1-0 1 
-11 1 

.names $dffe~1058^Q~7 $dffe~668^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34416 
1-0 1 
-11 1 

.names $dffe~1063^Q~0 $dffe~1058^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34418 
1-0 1 
-11 1 

.names $dffe~1063^Q~1 $dffe~1058^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34420 
1-0 1 
-11 1 

.names $dffe~1063^Q~2 $dffe~1058^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34422 
1-0 1 
-11 1 

.names $dffe~1063^Q~3 $dffe~1058^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34424 
1-0 1 
-11 1 

.names $dffe~1063^Q~4 $dffe~1058^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34426 
1-0 1 
-11 1 

.names $dffe~1063^Q~5 $dffe~1058^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34428 
1-0 1 
-11 1 

.names $dffe~1063^Q~6 $dffe~1058^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34430 
1-0 1 
-11 1 

.names $dffe~1063^Q~7 $dffe~1058^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34432 
1-0 1 
-11 1 

.names $dffe~1064^Q~0 $dffe~1063^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34434 
1-0 1 
-11 1 

.names $dffe~1064^Q~1 $dffe~1063^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34436 
1-0 1 
-11 1 

.names $dffe~1064^Q~2 $dffe~1063^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34438 
1-0 1 
-11 1 

.names $dffe~1064^Q~3 $dffe~1063^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34440 
1-0 1 
-11 1 

.names $dffe~1064^Q~4 $dffe~1063^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34442 
1-0 1 
-11 1 

.names $dffe~1064^Q~5 $dffe~1063^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34444 
1-0 1 
-11 1 

.names $dffe~1064^Q~6 $dffe~1063^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34446 
1-0 1 
-11 1 

.names $dffe~1064^Q~7 $dffe~1063^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34448 
1-0 1 
-11 1 

.names $dffe~1060^Q~0 $dffe~1064^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34450 
1-0 1 
-11 1 

.names $dffe~1060^Q~1 $dffe~1064^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34452 
1-0 1 
-11 1 

.names $dffe~1060^Q~2 $dffe~1064^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34454 
1-0 1 
-11 1 

.names $dffe~1060^Q~3 $dffe~1064^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34456 
1-0 1 
-11 1 

.names $dffe~1060^Q~4 $dffe~1064^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34458 
1-0 1 
-11 1 

.names $dffe~1060^Q~5 $dffe~1064^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34460 
1-0 1 
-11 1 

.names $dffe~1060^Q~6 $dffe~1064^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34462 
1-0 1 
-11 1 

.names $dffe~1060^Q~7 $dffe~1064^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34464 
1-0 1 
-11 1 

.names $dffe~1065^Q~0 $dffe~1060^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34466 
1-0 1 
-11 1 

.names $dffe~1065^Q~1 $dffe~1060^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34468 
1-0 1 
-11 1 

.names $dffe~1065^Q~2 $dffe~1060^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34470 
1-0 1 
-11 1 

.names $dffe~1065^Q~3 $dffe~1060^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34472 
1-0 1 
-11 1 

.names $dffe~1065^Q~4 $dffe~1060^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34474 
1-0 1 
-11 1 

.names $dffe~1065^Q~5 $dffe~1060^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34476 
1-0 1 
-11 1 

.names $dffe~1065^Q~6 $dffe~1060^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34478 
1-0 1 
-11 1 

.names $dffe~1065^Q~7 $dffe~1060^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34480 
1-0 1 
-11 1 

.names $dffe~1066^Q~0 $dffe~1065^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34482 
1-0 1 
-11 1 

.names $dffe~1066^Q~1 $dffe~1065^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34484 
1-0 1 
-11 1 

.names $dffe~1066^Q~2 $dffe~1065^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34486 
1-0 1 
-11 1 

.names $dffe~1066^Q~3 $dffe~1065^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34488 
1-0 1 
-11 1 

.names $dffe~1066^Q~4 $dffe~1065^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34490 
1-0 1 
-11 1 

.names $dffe~1066^Q~5 $dffe~1065^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34492 
1-0 1 
-11 1 

.names $dffe~1066^Q~6 $dffe~1065^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34494 
1-0 1 
-11 1 

.names $dffe~1066^Q~7 $dffe~1065^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34496 
1-0 1 
-11 1 

.names $dffe~1059^Q~0 $dffe~1066^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34498 
1-0 1 
-11 1 

.names $dffe~1059^Q~1 $dffe~1066^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34500 
1-0 1 
-11 1 

.names $dffe~1059^Q~2 $dffe~1066^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34502 
1-0 1 
-11 1 

.names $dffe~1059^Q~3 $dffe~1066^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34504 
1-0 1 
-11 1 

.names $dffe~1059^Q~4 $dffe~1066^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34506 
1-0 1 
-11 1 

.names $dffe~1059^Q~5 $dffe~1066^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34508 
1-0 1 
-11 1 

.names $dffe~1059^Q~6 $dffe~1066^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34510 
1-0 1 
-11 1 

.names $dffe~1059^Q~7 $dffe~1066^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34512 
1-0 1 
-11 1 

.names $dffe~1069^Q~0 $dff~1074^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34514 
1-0 1 
-11 1 

.names $dffe~1069^Q~1 $dff~1074^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34516 
1-0 1 
-11 1 

.names $dffe~1069^Q~2 $dff~1074^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34518 
1-0 1 
-11 1 

.names $dffe~1069^Q~3 $dff~1074^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34520 
1-0 1 
-11 1 

.names $dffe~1069^Q~4 $dff~1074^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34522 
1-0 1 
-11 1 

.names $dffe~1069^Q~5 $dff~1074^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34524 
1-0 1 
-11 1 

.names $dffe~1069^Q~6 $dff~1074^Q~8 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34526 
1-0 1 
-11 1 

.names $dffe~1069^Q~7 $dff~1074^Q~9 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34528 
1-0 1 
-11 1 

.names $dffe~1671^Q~0 $dffe~1069^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34530 
1-0 1 
-11 1 

.names $dffe~1671^Q~1 $dffe~1069^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34532 
1-0 1 
-11 1 

.names $dffe~1671^Q~2 $dffe~1069^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34534 
1-0 1 
-11 1 

.names $dffe~1671^Q~3 $dffe~1069^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34536 
1-0 1 
-11 1 

.names $dffe~1671^Q~4 $dffe~1069^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34538 
1-0 1 
-11 1 

.names $dffe~1671^Q~5 $dffe~1069^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34540 
1-0 1 
-11 1 

.names $dffe~1671^Q~6 $dffe~1069^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34542 
1-0 1 
-11 1 

.names $dffe~1671^Q~7 $dffe~1069^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34544 
1-0 1 
-11 1 

.names $dffe~1684^Q~0 $dff~1755^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34546 
1-0 1 
-11 1 

.names $dffe~1684^Q~1 $dff~1755^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34548 
1-0 1 
-11 1 

.names $dffe~1684^Q~2 $dff~1755^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34550 
1-0 1 
-11 1 

.names $dffe~1684^Q~3 $dff~1710^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34552 
1-0 1 
-11 1 

.names $dffe~1684^Q~4 $dff~1710^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34554 
1-0 1 
-11 1 

.names $dffe~1684^Q~5 $dff~1710^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34556 
1-0 1 
-11 1 

.names $dffe~1684^Q~6 $dff~1710^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34558 
1-0 1 
-11 1 

.names $dffe~1684^Q~7 $dff~1710^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34560 
1-0 1 
-11 1 

.names $dffe~1623^Q~0 $dffe~1684^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34562 
1-0 1 
-11 1 

.names $dffe~1623^Q~1 $dffe~1684^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34564 
1-0 1 
-11 1 

.names $dffe~1623^Q~2 $dffe~1684^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34566 
1-0 1 
-11 1 

.names $dffe~1623^Q~3 $dffe~1684^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34568 
1-0 1 
-11 1 

.names $dffe~1623^Q~4 $dffe~1684^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34570 
1-0 1 
-11 1 

.names $dffe~1623^Q~5 $dffe~1684^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34572 
1-0 1 
-11 1 

.names $dffe~1623^Q~6 $dffe~1684^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34574 
1-0 1 
-11 1 

.names $dffe~1623^Q~10 $dffe~1684^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34576 
1-0 1 
-11 1 

.names $dffe~1602^Q~0 $dffe~1623^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34578 
1-0 1 
-11 1 

.names $dffe~1602^Q~1 $dffe~1623^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34580 
1-0 1 
-11 1 

.names $dffe~1602^Q~2 $dffe~1623^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34582 
1-0 1 
-11 1 

.names $dffe~1602^Q~3 $dffe~1623^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34584 
1-0 1 
-11 1 

.names $dffe~1602^Q~4 $dffe~1623^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34586 
1-0 1 
-11 1 

.names $dffe~1602^Q~5 $dffe~1623^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34588 
1-0 1 
-11 1 

.names $dffe~1602^Q~6 $dffe~1623^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34590 
1-0 1 
-11 1 

.names $dffe~1602^Q~10 $dffe~1623^Q~10 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34592 
1-0 1 
-11 1 

.names $dffe~679^Q~0 $dff~682^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34594 
1-0 1 
-11 1 

.names $dffe~679^Q~1 $dff~682^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34596 
1-0 1 
-11 1 

.names $dffe~679^Q~2 $dff~682^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34598 
1-0 1 
-11 1 

.names $dffe~679^Q~3 $dff~682^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34600 
1-0 1 
-11 1 

.names $dffe~679^Q~4 $dff~682^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34602 
1-0 1 
-11 1 

.names $dffe~679^Q~5 $dff~682^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34604 
1-0 1 
-11 1 

.names $dffe~679^Q~6 $dff~682^Q~8 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34606 
1-0 1 
-11 1 

.names $dffe~679^Q~7 $dff~682^Q~9 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34608 
1-0 1 
-11 1 

.names $dffe~1070^Q~0 $dffe~679^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34610 
1-0 1 
-11 1 

.names $dffe~1070^Q~1 $dffe~679^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34612 
1-0 1 
-11 1 

.names $dffe~1070^Q~2 $dffe~679^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34614 
1-0 1 
-11 1 

.names $dffe~1070^Q~3 $dffe~679^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34616 
1-0 1 
-11 1 

.names $dffe~1070^Q~4 $dffe~679^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34618 
1-0 1 
-11 1 

.names $dffe~1070^Q~5 $dffe~679^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34620 
1-0 1 
-11 1 

.names $dffe~1070^Q~6 $dffe~679^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34622 
1-0 1 
-11 1 

.names $dffe~1070^Q~7 $dffe~679^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34624 
1-0 1 
-11 1 

.names $dffe~1075^Q~0 $dffe~1070^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34626 
1-0 1 
-11 1 

.names $dffe~1075^Q~1 $dffe~1070^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34628 
1-0 1 
-11 1 

.names $dffe~1075^Q~2 $dffe~1070^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34630 
1-0 1 
-11 1 

.names $dffe~1075^Q~3 $dffe~1070^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34632 
1-0 1 
-11 1 

.names $dffe~1075^Q~4 $dffe~1070^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34634 
1-0 1 
-11 1 

.names $dffe~1075^Q~5 $dffe~1070^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34636 
1-0 1 
-11 1 

.names $dffe~1075^Q~6 $dffe~1070^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34638 
1-0 1 
-11 1 

.names $dffe~1075^Q~7 $dffe~1070^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34640 
1-0 1 
-11 1 

.names $dffe~1076^Q~0 $dffe~1075^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34642 
1-0 1 
-11 1 

.names $dffe~1076^Q~1 $dffe~1075^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34644 
1-0 1 
-11 1 

.names $dffe~1076^Q~2 $dffe~1075^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34646 
1-0 1 
-11 1 

.names $dffe~1076^Q~3 $dffe~1075^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34648 
1-0 1 
-11 1 

.names $dffe~1076^Q~4 $dffe~1075^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34650 
1-0 1 
-11 1 

.names $dffe~1076^Q~5 $dffe~1075^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34652 
1-0 1 
-11 1 

.names $dffe~1076^Q~6 $dffe~1075^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34654 
1-0 1 
-11 1 

.names $dffe~1076^Q~7 $dffe~1075^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34656 
1-0 1 
-11 1 

.names $dffe~1072^Q~0 $dffe~1076^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34658 
1-0 1 
-11 1 

.names $dffe~1072^Q~1 $dffe~1076^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34660 
1-0 1 
-11 1 

.names $dffe~1072^Q~2 $dffe~1076^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34662 
1-0 1 
-11 1 

.names $dffe~1072^Q~3 $dffe~1076^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34664 
1-0 1 
-11 1 

.names $dffe~1072^Q~4 $dffe~1076^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34666 
1-0 1 
-11 1 

.names $dffe~1072^Q~5 $dffe~1076^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34668 
1-0 1 
-11 1 

.names $dffe~1072^Q~6 $dffe~1076^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34670 
1-0 1 
-11 1 

.names $dffe~1072^Q~7 $dffe~1076^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34672 
1-0 1 
-11 1 

.names $dffe~1077^Q~0 $dffe~1072^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34674 
1-0 1 
-11 1 

.names $dffe~1077^Q~1 $dffe~1072^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34676 
1-0 1 
-11 1 

.names $dffe~1077^Q~2 $dffe~1072^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34678 
1-0 1 
-11 1 

.names $dffe~1077^Q~3 $dffe~1072^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34680 
1-0 1 
-11 1 

.names $dffe~1077^Q~4 $dffe~1072^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34682 
1-0 1 
-11 1 

.names $dffe~1077^Q~5 $dffe~1072^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34684 
1-0 1 
-11 1 

.names $dffe~1077^Q~6 $dffe~1072^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34686 
1-0 1 
-11 1 

.names $dffe~1077^Q~7 $dffe~1072^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34688 
1-0 1 
-11 1 

.names $dffe~1078^Q~0 $dffe~1077^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34690 
1-0 1 
-11 1 

.names $dffe~1078^Q~1 $dffe~1077^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34692 
1-0 1 
-11 1 

.names $dffe~1078^Q~2 $dffe~1077^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34694 
1-0 1 
-11 1 

.names $dffe~1078^Q~3 $dffe~1077^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34696 
1-0 1 
-11 1 

.names $dffe~1078^Q~4 $dffe~1077^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34698 
1-0 1 
-11 1 

.names $dffe~1078^Q~5 $dffe~1077^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34700 
1-0 1 
-11 1 

.names $dffe~1078^Q~6 $dffe~1077^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34702 
1-0 1 
-11 1 

.names $dffe~1078^Q~7 $dffe~1077^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34704 
1-0 1 
-11 1 

.names $dffe~1071^Q~0 $dffe~1078^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34706 
1-0 1 
-11 1 

.names $dffe~1071^Q~1 $dffe~1078^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34708 
1-0 1 
-11 1 

.names $dffe~1071^Q~2 $dffe~1078^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34710 
1-0 1 
-11 1 

.names $dffe~1071^Q~3 $dffe~1078^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34712 
1-0 1 
-11 1 

.names $dffe~1071^Q~4 $dffe~1078^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34714 
1-0 1 
-11 1 

.names $dffe~1071^Q~5 $dffe~1078^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34716 
1-0 1 
-11 1 

.names $dffe~1071^Q~6 $dffe~1078^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34718 
1-0 1 
-11 1 

.names $dffe~1071^Q~7 $dffe~1078^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$34720 
1-0 1 
-11 1 

.names $dffe~1093^Q~0 $dff~1098^Q~2 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34722 
1-0 1 
-11 1 

.names $dffe~1093^Q~1 $dff~1098^Q~3 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34724 
1-0 1 
-11 1 

.names $dffe~1093^Q~2 $dff~1098^Q~4 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34726 
1-0 1 
-11 1 

.names $dffe~1093^Q~3 $dff~1098^Q~5 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34728 
1-0 1 
-11 1 

.names $dffe~1093^Q~4 $dff~1098^Q~6 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34730 
1-0 1 
-11 1 

.names $dffe~1093^Q~5 $dff~1098^Q~7 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34732 
1-0 1 
-11 1 

.names $dffe~1093^Q~6 $dff~1098^Q~8 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34734 
1-0 1 
-11 1 

.names $dffe~1093^Q~7 $dff~1098^Q~9 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34736 
1-0 1 
-11 1 

.names $dffe~1772^Q~0 $dffe~1093^Q~0 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34738 
1-0 1 
-11 1 

.names $dffe~1772^Q~1 $dffe~1093^Q~1 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34740 
1-0 1 
-11 1 

.names $dffe~1772^Q~2 $dffe~1093^Q~2 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34742 
1-0 1 
-11 1 

.names $dffe~1772^Q~3 $dffe~1093^Q~3 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34744 
1-0 1 
-11 1 

.names $dffe~1772^Q~4 $dffe~1093^Q~4 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34746 
1-0 1 
-11 1 

.names $dffe~1772^Q~5 $dffe~1093^Q~5 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34748 
1-0 1 
-11 1 

.names $dffe~1772^Q~6 $dffe~1093^Q~6 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34750 
1-0 1 
-11 1 

.names $dffe~1772^Q~7 $dffe~1093^Q~7 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34752 
1-0 1 
-11 1 

.names $dffe~1773^Q~0 $dff~1774^Q~0 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34754 
1-0 1 
-11 1 

.names $dffe~1773^Q~1 $dff~1774^Q~1 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34756 
1-0 1 
-11 1 

.names $dffe~1773^Q~2 $dff~1774^Q~2 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34758 
1-0 1 
-11 1 

.names $dffe~1773^Q~3 $dff~1774^Q~3 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34760 
1-0 1 
-11 1 

.names $dffe~1773^Q~4 $dff~1774^Q~4 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34762 
1-0 1 
-11 1 

.names $dffe~1773^Q~5 $dff~1774^Q~5 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34764 
1-0 1 
-11 1 

.names $dffe~1773^Q~6 $dff~1774^Q~6 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34766 
1-0 1 
-11 1 

.names $dffe~1773^Q~7 $dff~1774^Q~7 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34768 
1-0 1 
-11 1 

.names $dffe~1771^Q~0 $dffe~1773^Q~0 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34770 
1-0 1 
-11 1 

.names $dffe~1771^Q~1 $dffe~1773^Q~1 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34772 
1-0 1 
-11 1 

.names $dffe~1771^Q~2 $dffe~1773^Q~2 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34774 
1-0 1 
-11 1 

.names $dffe~1771^Q~3 $dffe~1773^Q~3 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34776 
1-0 1 
-11 1 

.names $dffe~1771^Q~4 $dffe~1773^Q~4 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34778 
1-0 1 
-11 1 

.names $dffe~1771^Q~5 $dffe~1773^Q~5 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34780 
1-0 1 
-11 1 

.names $dffe~1771^Q~6 $dffe~1773^Q~6 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34782 
1-0 1 
-11 1 

.names $dffe~1771^Q~10 $dffe~1773^Q~7 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34784 
1-0 1 
-11 1 

.names $dffe~1770^Q~0 $dffe~1771^Q~0 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34786 
1-0 1 
-11 1 

.names $dffe~1770^Q~1 $dffe~1771^Q~1 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34788 
1-0 1 
-11 1 

.names $dffe~1770^Q~2 $dffe~1771^Q~2 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34790 
1-0 1 
-11 1 

.names $dffe~1770^Q~3 $dffe~1771^Q~3 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34792 
1-0 1 
-11 1 

.names $dffe~1770^Q~4 $dffe~1771^Q~4 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34794 
1-0 1 
-11 1 

.names $dffe~1770^Q~5 $dffe~1771^Q~5 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34796 
1-0 1 
-11 1 

.names $dffe~1770^Q~6 $dffe~1771^Q~6 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34798 
1-0 1 
-11 1 

.names $dffe~1770^Q~10 $dffe~1771^Q~10 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34800 
1-0 1 
-11 1 

.names $dffe~701^Q~0 $dff~704^Q~2 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34802 
1-0 1 
-11 1 

.names $dffe~701^Q~1 $dff~704^Q~3 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34804 
1-0 1 
-11 1 

.names $dffe~701^Q~2 $dff~704^Q~4 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34806 
1-0 1 
-11 1 

.names $dffe~701^Q~3 $dff~704^Q~5 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34808 
1-0 1 
-11 1 

.names $dffe~701^Q~4 $dff~704^Q~6 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34810 
1-0 1 
-11 1 

.names $dffe~701^Q~5 $dff~704^Q~7 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34812 
1-0 1 
-11 1 

.names $dffe~701^Q~6 $dff~704^Q~8 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34814 
1-0 1 
-11 1 

.names $dffe~701^Q~7 $dff~704^Q~9 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34816 
1-0 1 
-11 1 

.names $dffe~1094^Q~0 $dffe~701^Q~0 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34818 
1-0 1 
-11 1 

.names $dffe~1094^Q~1 $dffe~701^Q~1 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34820 
1-0 1 
-11 1 

.names $dffe~1094^Q~2 $dffe~701^Q~2 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34822 
1-0 1 
-11 1 

.names $dffe~1094^Q~3 $dffe~701^Q~3 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34824 
1-0 1 
-11 1 

.names $dffe~1094^Q~4 $dffe~701^Q~4 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34826 
1-0 1 
-11 1 

.names $dffe~1094^Q~5 $dffe~701^Q~5 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34828 
1-0 1 
-11 1 

.names $dffe~1094^Q~6 $dffe~701^Q~6 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34830 
1-0 1 
-11 1 

.names $dffe~1094^Q~7 $dffe~701^Q~7 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34832 
1-0 1 
-11 1 

.names $dffe~1099^Q~0 $dffe~1094^Q~0 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34834 
1-0 1 
-11 1 

.names $dffe~1099^Q~1 $dffe~1094^Q~1 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34836 
1-0 1 
-11 1 

.names $dffe~1099^Q~2 $dffe~1094^Q~2 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34838 
1-0 1 
-11 1 

.names $dffe~1099^Q~3 $dffe~1094^Q~3 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34840 
1-0 1 
-11 1 

.names $dffe~1099^Q~4 $dffe~1094^Q~4 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34842 
1-0 1 
-11 1 

.names $dffe~1099^Q~5 $dffe~1094^Q~5 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34844 
1-0 1 
-11 1 

.names $dffe~1099^Q~6 $dffe~1094^Q~6 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34846 
1-0 1 
-11 1 

.names $dffe~1099^Q~7 $dffe~1094^Q~7 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34848 
1-0 1 
-11 1 

.names $dffe~1100^Q~0 $dffe~1099^Q~0 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34850 
1-0 1 
-11 1 

.names $dffe~1100^Q~1 $dffe~1099^Q~1 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34852 
1-0 1 
-11 1 

.names $dffe~1100^Q~2 $dffe~1099^Q~2 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34854 
1-0 1 
-11 1 

.names $dffe~1100^Q~3 $dffe~1099^Q~3 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34856 
1-0 1 
-11 1 

.names $dffe~1100^Q~4 $dffe~1099^Q~4 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34858 
1-0 1 
-11 1 

.names $dffe~1100^Q~5 $dffe~1099^Q~5 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34860 
1-0 1 
-11 1 

.names $dffe~1100^Q~6 $dffe~1099^Q~6 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34862 
1-0 1 
-11 1 

.names $dffe~1100^Q~7 $dffe~1099^Q~7 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34864 
1-0 1 
-11 1 

.names $dffe~1096^Q~0 $dffe~1100^Q~0 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34866 
1-0 1 
-11 1 

.names $dffe~1096^Q~1 $dffe~1100^Q~1 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34868 
1-0 1 
-11 1 

.names $dffe~1096^Q~2 $dffe~1100^Q~2 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34870 
1-0 1 
-11 1 

.names $dffe~1096^Q~3 $dffe~1100^Q~3 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34872 
1-0 1 
-11 1 

.names $dffe~1096^Q~4 $dffe~1100^Q~4 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34874 
1-0 1 
-11 1 

.names $dffe~1096^Q~5 $dffe~1100^Q~5 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34876 
1-0 1 
-11 1 

.names $dffe~1096^Q~6 $dffe~1100^Q~6 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34878 
1-0 1 
-11 1 

.names $dffe~1096^Q~7 $dffe~1100^Q~7 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34880 
1-0 1 
-11 1 

.names $dffe~1101^Q~0 $dffe~1096^Q~0 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34882 
1-0 1 
-11 1 

.names $dffe~1101^Q~1 $dffe~1096^Q~1 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34884 
1-0 1 
-11 1 

.names $dffe~1101^Q~2 $dffe~1096^Q~2 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34886 
1-0 1 
-11 1 

.names $dffe~1101^Q~3 $dffe~1096^Q~3 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34888 
1-0 1 
-11 1 

.names $dffe~1101^Q~4 $dffe~1096^Q~4 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34890 
1-0 1 
-11 1 

.names $dffe~1101^Q~5 $dffe~1096^Q~5 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34892 
1-0 1 
-11 1 

.names $dffe~1101^Q~6 $dffe~1096^Q~6 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34894 
1-0 1 
-11 1 

.names $dffe~1101^Q~7 $dffe~1096^Q~7 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34896 
1-0 1 
-11 1 

.names $dffe~1102^Q~0 $dffe~1101^Q~0 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34898 
1-0 1 
-11 1 

.names $dffe~1102^Q~1 $dffe~1101^Q~1 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34900 
1-0 1 
-11 1 

.names $dffe~1102^Q~2 $dffe~1101^Q~2 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34902 
1-0 1 
-11 1 

.names $dffe~1102^Q~3 $dffe~1101^Q~3 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34904 
1-0 1 
-11 1 

.names $dffe~1102^Q~4 $dffe~1101^Q~4 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34906 
1-0 1 
-11 1 

.names $dffe~1102^Q~5 $dffe~1101^Q~5 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34908 
1-0 1 
-11 1 

.names $dffe~1102^Q~6 $dffe~1101^Q~6 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34910 
1-0 1 
-11 1 

.names $dffe~1102^Q~7 $dffe~1101^Q~7 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34912 
1-0 1 
-11 1 

.names $dffe~1095^Q~0 $dffe~1102^Q~0 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34914 
1-0 1 
-11 1 

.names $dffe~1095^Q~1 $dffe~1102^Q~1 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34916 
1-0 1 
-11 1 

.names $dffe~1095^Q~2 $dffe~1102^Q~2 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34918 
1-0 1 
-11 1 

.names $dffe~1095^Q~3 $dffe~1102^Q~3 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34920 
1-0 1 
-11 1 

.names $dffe~1095^Q~4 $dffe~1102^Q~4 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34922 
1-0 1 
-11 1 

.names $dffe~1095^Q~5 $dffe~1102^Q~5 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34924 
1-0 1 
-11 1 

.names $dffe~1095^Q~6 $dffe~1102^Q~6 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34926 
1-0 1 
-11 1 

.names $dffe~1095^Q~7 $dffe~1102^Q~7 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$34928 
1-0 1 
-11 1 

.names $dffe~1360^Q~0 $dff~1368^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$34930 
1-0 1 
-11 1 

.names $dffe~1360^Q~1 $dff~1368^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$34932 
1-0 1 
-11 1 

.names $dffe~1360^Q~2 $dff~1368^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$34934 
1-0 1 
-11 1 

.names $dffe~1360^Q~3 $dff~1368^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$34936 
1-0 1 
-11 1 

.names $dffe~1360^Q~4 $dff~1368^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$34938 
1-0 1 
-11 1 

.names $dffe~1360^Q~5 $dff~1368^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$34940 
1-0 1 
-11 1 

.names $dffe~1360^Q~6 $dff~1368^Q~8 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$34942 
1-0 1 
-11 1 

.names $dffe~1360^Q~7 $dff~1368^Q~9 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$34944 
1-0 1 
-11 1 

.names $dffe~1330^Q~0 $dffe~1360^Q~0 $reduce_and~1335^Y~0 $auto$rtlil.cc:2607:MuxGate$34946 
1-0 1 
-11 1 

.names $dffe~1330^Q~1 $dffe~1360^Q~1 $reduce_and~1335^Y~0 $auto$rtlil.cc:2607:MuxGate$34948 
1-0 1 
-11 1 

.names $dffe~1330^Q~2 $dffe~1360^Q~2 $reduce_and~1335^Y~0 $auto$rtlil.cc:2607:MuxGate$34950 
1-0 1 
-11 1 

.names $dffe~1330^Q~3 $dffe~1360^Q~3 $reduce_and~1335^Y~0 $auto$rtlil.cc:2607:MuxGate$34952 
1-0 1 
-11 1 

.names $dffe~1330^Q~4 $dffe~1360^Q~4 $reduce_and~1335^Y~0 $auto$rtlil.cc:2607:MuxGate$34954 
1-0 1 
-11 1 

.names $dffe~1330^Q~5 $dffe~1360^Q~5 $reduce_and~1335^Y~0 $auto$rtlil.cc:2607:MuxGate$34956 
1-0 1 
-11 1 

.names $dffe~1330^Q~6 $dffe~1360^Q~6 $reduce_and~1335^Y~0 $auto$rtlil.cc:2607:MuxGate$34958 
1-0 1 
-11 1 

.names $dffe~1330^Q~7 $dffe~1360^Q~7 $reduce_and~1335^Y~0 $auto$rtlil.cc:2607:MuxGate$34960 
1-0 1 
-11 1 

.names $dffe~1503^Q~0 $dffe~1330^Q~0 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$34962 
1-0 1 
-11 1 

.names $dffe~1503^Q~1 $dffe~1330^Q~1 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$34964 
1-0 1 
-11 1 

.names $dffe~1503^Q~2 $dffe~1330^Q~2 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$34966 
1-0 1 
-11 1 

.names $dffe~1503^Q~3 $dffe~1330^Q~3 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$34968 
1-0 1 
-11 1 

.names $dffe~1503^Q~4 $dffe~1330^Q~4 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$34970 
1-0 1 
-11 1 

.names $dffe~1503^Q~5 $dffe~1330^Q~5 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$34972 
1-0 1 
-11 1 

.names $dffe~1503^Q~6 $dffe~1330^Q~6 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$34974 
1-0 1 
-11 1 

.names $dffe~1503^Q~7 $dffe~1330^Q~7 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$34976 
1-0 1 
-11 1 

.names $dffe~1502^Q~0 $dffe~1503^Q~0 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$34978 
1-0 1 
-11 1 

.names $dffe~1502^Q~1 $dffe~1503^Q~1 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$34980 
1-0 1 
-11 1 

.names $dffe~1502^Q~2 $dffe~1503^Q~2 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$34982 
1-0 1 
-11 1 

.names $dffe~1502^Q~3 $dffe~1503^Q~3 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$34984 
1-0 1 
-11 1 

.names $dffe~1502^Q~4 $dffe~1503^Q~4 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$34986 
1-0 1 
-11 1 

.names $dffe~1502^Q~5 $dffe~1503^Q~5 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$34988 
1-0 1 
-11 1 

.names $dffe~1502^Q~6 $dffe~1503^Q~6 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$34990 
1-0 1 
-11 1 

.names $dffe~1502^Q~7 $dffe~1503^Q~7 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$34992 
1-0 1 
-11 1 

.names $dffe~1504^Q~0 $dffe~1502^Q~0 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$34994 
1-0 1 
-11 1 

.names $dffe~1504^Q~1 $dffe~1502^Q~1 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$34996 
1-0 1 
-11 1 

.names $dffe~1504^Q~2 $dffe~1502^Q~2 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$34998 
1-0 1 
-11 1 

.names $dffe~1504^Q~3 $dffe~1502^Q~3 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35000 
1-0 1 
-11 1 

.names $dffe~1504^Q~4 $dffe~1502^Q~4 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35002 
1-0 1 
-11 1 

.names $dffe~1504^Q~5 $dffe~1502^Q~5 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35004 
1-0 1 
-11 1 

.names $dffe~1504^Q~6 $dffe~1502^Q~6 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35006 
1-0 1 
-11 1 

.names $dffe~1504^Q~7 $dffe~1502^Q~7 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35008 
1-0 1 
-11 1 

.names $dffe~1506^Q~0 $dffe~1504^Q~0 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35010 
1-0 1 
-11 1 

.names $dffe~1506^Q~1 $dffe~1504^Q~1 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35012 
1-0 1 
-11 1 

.names $dffe~1506^Q~2 $dffe~1504^Q~2 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35014 
1-0 1 
-11 1 

.names $dffe~1506^Q~3 $dffe~1504^Q~3 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35016 
1-0 1 
-11 1 

.names $dffe~1506^Q~4 $dffe~1504^Q~4 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35018 
1-0 1 
-11 1 

.names $dffe~1506^Q~5 $dffe~1504^Q~5 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35020 
1-0 1 
-11 1 

.names $dffe~1506^Q~6 $dffe~1504^Q~6 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35022 
1-0 1 
-11 1 

.names $dffe~1506^Q~7 $dffe~1504^Q~7 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35024 
1-0 1 
-11 1 

.names $dffe~1505^Q~0 $dffe~1506^Q~0 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35026 
1-0 1 
-11 1 

.names $dffe~1505^Q~1 $dffe~1506^Q~1 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35028 
1-0 1 
-11 1 

.names $dffe~1505^Q~2 $dffe~1506^Q~2 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35030 
1-0 1 
-11 1 

.names $dffe~1505^Q~3 $dffe~1506^Q~3 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35032 
1-0 1 
-11 1 

.names $dffe~1505^Q~4 $dffe~1506^Q~4 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35034 
1-0 1 
-11 1 

.names $dffe~1505^Q~5 $dffe~1506^Q~5 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35036 
1-0 1 
-11 1 

.names $dffe~1505^Q~6 $dffe~1506^Q~6 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35038 
1-0 1 
-11 1 

.names $dffe~1505^Q~7 $dffe~1506^Q~7 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35040 
1-0 1 
-11 1 

.names $dffe~1507^Q~0 $dffe~1505^Q~0 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35042 
1-0 1 
-11 1 

.names $dffe~1507^Q~1 $dffe~1505^Q~1 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35044 
1-0 1 
-11 1 

.names $dffe~1507^Q~2 $dffe~1505^Q~2 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35046 
1-0 1 
-11 1 

.names $dffe~1507^Q~3 $dffe~1505^Q~3 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35048 
1-0 1 
-11 1 

.names $dffe~1507^Q~4 $dffe~1505^Q~4 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35050 
1-0 1 
-11 1 

.names $dffe~1507^Q~5 $dffe~1505^Q~5 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35052 
1-0 1 
-11 1 

.names $dffe~1507^Q~6 $dffe~1505^Q~6 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35054 
1-0 1 
-11 1 

.names $dffe~1507^Q~7 $dffe~1505^Q~7 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35056 
1-0 1 
-11 1 

.names $dffe~1509^Q~0 $dffe~1507^Q~0 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35058 
1-0 1 
-11 1 

.names $dffe~1509^Q~1 $dffe~1507^Q~1 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35060 
1-0 1 
-11 1 

.names $dffe~1509^Q~2 $dffe~1507^Q~2 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35062 
1-0 1 
-11 1 

.names $dffe~1509^Q~3 $dffe~1507^Q~3 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35064 
1-0 1 
-11 1 

.names $dffe~1509^Q~4 $dffe~1507^Q~4 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35066 
1-0 1 
-11 1 

.names $dffe~1509^Q~5 $dffe~1507^Q~5 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35068 
1-0 1 
-11 1 

.names $dffe~1509^Q~6 $dffe~1507^Q~6 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35070 
1-0 1 
-11 1 

.names $dffe~1509^Q~7 $dffe~1507^Q~7 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35072 
1-0 1 
-11 1 

.names $dffe~1508^Q~0 $dffe~1509^Q~0 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35074 
1-0 1 
-11 1 

.names $dffe~1508^Q~1 $dffe~1509^Q~1 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35076 
1-0 1 
-11 1 

.names $dffe~1508^Q~2 $dffe~1509^Q~2 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35078 
1-0 1 
-11 1 

.names $dffe~1508^Q~3 $dffe~1509^Q~3 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35080 
1-0 1 
-11 1 

.names $dffe~1508^Q~4 $dffe~1509^Q~4 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35082 
1-0 1 
-11 1 

.names $dffe~1508^Q~5 $dffe~1509^Q~5 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35084 
1-0 1 
-11 1 

.names $dffe~1508^Q~6 $dffe~1509^Q~6 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35086 
1-0 1 
-11 1 

.names $dffe~1508^Q~7 $dffe~1509^Q~7 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35088 
1-0 1 
-11 1 

.names $dffe~1510^Q~0 $dffe~1508^Q~0 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35090 
1-0 1 
-11 1 

.names $dffe~1510^Q~1 $dffe~1508^Q~1 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35092 
1-0 1 
-11 1 

.names $dffe~1510^Q~2 $dffe~1508^Q~2 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35094 
1-0 1 
-11 1 

.names $dffe~1510^Q~3 $dffe~1508^Q~3 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35096 
1-0 1 
-11 1 

.names $dffe~1510^Q~4 $dffe~1508^Q~4 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35098 
1-0 1 
-11 1 

.names $dffe~1510^Q~5 $dffe~1508^Q~5 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35100 
1-0 1 
-11 1 

.names $dffe~1510^Q~6 $dffe~1508^Q~6 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35102 
1-0 1 
-11 1 

.names $dffe~1510^Q~7 $dffe~1508^Q~7 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35104 
1-0 1 
-11 1 

.names $dffe~1512^Q~0 $dffe~1510^Q~0 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35106 
1-0 1 
-11 1 

.names $dffe~1512^Q~1 $dffe~1510^Q~1 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35108 
1-0 1 
-11 1 

.names $dffe~1512^Q~2 $dffe~1510^Q~2 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35110 
1-0 1 
-11 1 

.names $dffe~1512^Q~3 $dffe~1510^Q~3 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35112 
1-0 1 
-11 1 

.names $dffe~1512^Q~4 $dffe~1510^Q~4 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35114 
1-0 1 
-11 1 

.names $dffe~1512^Q~5 $dffe~1510^Q~5 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35116 
1-0 1 
-11 1 

.names $dffe~1512^Q~6 $dffe~1510^Q~6 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35118 
1-0 1 
-11 1 

.names $dffe~1512^Q~7 $dffe~1510^Q~7 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35120 
1-0 1 
-11 1 

.names $dffe~1511^Q~0 $dffe~1512^Q~0 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35122 
1-0 1 
-11 1 

.names $dffe~1511^Q~1 $dffe~1512^Q~1 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35124 
1-0 1 
-11 1 

.names $dffe~1511^Q~2 $dffe~1512^Q~2 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35126 
1-0 1 
-11 1 

.names $dffe~1511^Q~3 $dffe~1512^Q~3 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35128 
1-0 1 
-11 1 

.names $dffe~1511^Q~4 $dffe~1512^Q~4 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35130 
1-0 1 
-11 1 

.names $dffe~1511^Q~5 $dffe~1512^Q~5 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35132 
1-0 1 
-11 1 

.names $dffe~1511^Q~6 $dffe~1512^Q~6 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35134 
1-0 1 
-11 1 

.names $dffe~1511^Q~7 $dffe~1512^Q~7 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35136 
1-0 1 
-11 1 

.names $dffe~1513^Q~0 $dffe~1511^Q~0 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35138 
1-0 1 
-11 1 

.names $dffe~1513^Q~1 $dffe~1511^Q~1 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35140 
1-0 1 
-11 1 

.names $dffe~1513^Q~2 $dffe~1511^Q~2 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35142 
1-0 1 
-11 1 

.names $dffe~1513^Q~3 $dffe~1511^Q~3 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35144 
1-0 1 
-11 1 

.names $dffe~1513^Q~4 $dffe~1511^Q~4 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35146 
1-0 1 
-11 1 

.names $dffe~1513^Q~5 $dffe~1511^Q~5 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35148 
1-0 1 
-11 1 

.names $dffe~1513^Q~6 $dffe~1511^Q~6 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35150 
1-0 1 
-11 1 

.names $dffe~1513^Q~7 $dffe~1511^Q~7 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35152 
1-0 1 
-11 1 

.names v_d_reg_s2_left_2to0~0 $dffe~1513^Q~0 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35154 
1-0 1 
-11 1 

.names v_d_reg_s2_left_2to0~1 $dffe~1513^Q~1 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35156 
1-0 1 
-11 1 

.names v_d_reg_s2_left_2to0~2 $dffe~1513^Q~2 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35158 
1-0 1 
-11 1 

.names v_d_reg_s2_left_2to0~3 $dffe~1513^Q~3 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35160 
1-0 1 
-11 1 

.names v_d_reg_s2_left_2to0~4 $dffe~1513^Q~4 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35162 
1-0 1 
-11 1 

.names v_d_reg_s2_left_2to0~5 $dffe~1513^Q~5 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35164 
1-0 1 
-11 1 

.names v_d_reg_s2_left_2to0~6 $dffe~1513^Q~6 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35166 
1-0 1 
-11 1 

.names v_d_reg_s2_left_2to0~7 $dffe~1513^Q~7 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35168 
1-0 1 
-11 1 

.names $dffe~1387^Q~0 $dff~1395^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35170 
1-0 1 
-11 1 

.names $dffe~1387^Q~1 $dff~1395^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35172 
1-0 1 
-11 1 

.names $dffe~1387^Q~2 $dff~1395^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35174 
1-0 1 
-11 1 

.names $dffe~1387^Q~3 $dff~1395^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35176 
1-0 1 
-11 1 

.names $dffe~1387^Q~4 $dff~1395^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35178 
1-0 1 
-11 1 

.names $dffe~1387^Q~5 $dff~1395^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35180 
1-0 1 
-11 1 

.names $dffe~1387^Q~6 $dff~1395^Q~8 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35182 
1-0 1 
-11 1 

.names $dffe~1387^Q~7 $dff~1395^Q~9 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35184 
1-0 1 
-11 1 

.names $dffe~1373^Q~0 $dffe~1387^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35186 
1-0 1 
-11 1 

.names $dffe~1373^Q~1 $dffe~1387^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35188 
1-0 1 
-11 1 

.names $dffe~1373^Q~2 $dffe~1387^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35190 
1-0 1 
-11 1 

.names $dffe~1373^Q~3 $dffe~1387^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35192 
1-0 1 
-11 1 

.names $dffe~1373^Q~4 $dffe~1387^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35194 
1-0 1 
-11 1 

.names $dffe~1373^Q~5 $dffe~1387^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35196 
1-0 1 
-11 1 

.names $dffe~1373^Q~6 $dffe~1387^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35198 
1-0 1 
-11 1 

.names $dffe~1373^Q~7 $dffe~1387^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35200 
1-0 1 
-11 1 

.names $dffe~1358^Q~0 $dffe~1373^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35202 
1-0 1 
-11 1 

.names $dffe~1358^Q~1 $dffe~1373^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35204 
1-0 1 
-11 1 

.names $dffe~1358^Q~2 $dffe~1373^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35206 
1-0 1 
-11 1 

.names $dffe~1358^Q~3 $dffe~1373^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35208 
1-0 1 
-11 1 

.names $dffe~1358^Q~4 $dffe~1373^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35210 
1-0 1 
-11 1 

.names $dffe~1358^Q~5 $dffe~1373^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35212 
1-0 1 
-11 1 

.names $dffe~1358^Q~6 $dffe~1373^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35214 
1-0 1 
-11 1 

.names $dffe~1358^Q~7 $dffe~1373^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35216 
1-0 1 
-11 1 

.names $dffe~1357^Q~0 $dffe~1358^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35218 
1-0 1 
-11 1 

.names $dffe~1357^Q~1 $dffe~1358^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35220 
1-0 1 
-11 1 

.names $dffe~1357^Q~2 $dffe~1358^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35222 
1-0 1 
-11 1 

.names $dffe~1357^Q~3 $dffe~1358^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35224 
1-0 1 
-11 1 

.names $dffe~1357^Q~4 $dffe~1358^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35226 
1-0 1 
-11 1 

.names $dffe~1357^Q~5 $dffe~1358^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35228 
1-0 1 
-11 1 

.names $dffe~1357^Q~6 $dffe~1358^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35230 
1-0 1 
-11 1 

.names $dffe~1357^Q~7 $dffe~1358^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35232 
1-0 1 
-11 1 

.names $dffe~1356^Q~0 $dffe~1357^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35234 
1-0 1 
-11 1 

.names $dffe~1356^Q~1 $dffe~1357^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35236 
1-0 1 
-11 1 

.names $dffe~1356^Q~2 $dffe~1357^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35238 
1-0 1 
-11 1 

.names $dffe~1356^Q~3 $dffe~1357^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35240 
1-0 1 
-11 1 

.names $dffe~1356^Q~4 $dffe~1357^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35242 
1-0 1 
-11 1 

.names $dffe~1356^Q~5 $dffe~1357^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35244 
1-0 1 
-11 1 

.names $dffe~1356^Q~6 $dffe~1357^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35246 
1-0 1 
-11 1 

.names $dffe~1356^Q~7 $dffe~1357^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35248 
1-0 1 
-11 1 

.names $dffe~1442^Q~0 $dff~1450^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35250 
1-0 1 
-11 1 

.names $dffe~1442^Q~1 $dff~1450^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35252 
1-0 1 
-11 1 

.names $dffe~1442^Q~2 $dff~1450^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35254 
1-0 1 
-11 1 

.names $dffe~1442^Q~3 $dff~1450^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35256 
1-0 1 
-11 1 

.names $dffe~1442^Q~4 $dff~1450^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35258 
1-0 1 
-11 1 

.names $dffe~1442^Q~5 $dff~1450^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35260 
1-0 1 
-11 1 

.names $dffe~1442^Q~6 $dff~1450^Q~8 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35262 
1-0 1 
-11 1 

.names $dffe~1442^Q~7 $dff~1450^Q~9 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35264 
1-0 1 
-11 1 

.names $dffe~1421^Q~0 $dffe~1442^Q~0 $reduce_and~1335^Y~0 $auto$rtlil.cc:2607:MuxGate$35266 
1-0 1 
-11 1 

.names $dffe~1421^Q~1 $dffe~1442^Q~1 $reduce_and~1335^Y~0 $auto$rtlil.cc:2607:MuxGate$35268 
1-0 1 
-11 1 

.names $dffe~1421^Q~2 $dffe~1442^Q~2 $reduce_and~1335^Y~0 $auto$rtlil.cc:2607:MuxGate$35270 
1-0 1 
-11 1 

.names $dffe~1421^Q~3 $dffe~1442^Q~3 $reduce_and~1335^Y~0 $auto$rtlil.cc:2607:MuxGate$35272 
1-0 1 
-11 1 

.names $dffe~1421^Q~4 $dffe~1442^Q~4 $reduce_and~1335^Y~0 $auto$rtlil.cc:2607:MuxGate$35274 
1-0 1 
-11 1 

.names $dffe~1421^Q~5 $dffe~1442^Q~5 $reduce_and~1335^Y~0 $auto$rtlil.cc:2607:MuxGate$35276 
1-0 1 
-11 1 

.names $dffe~1421^Q~6 $dffe~1442^Q~6 $reduce_and~1335^Y~0 $auto$rtlil.cc:2607:MuxGate$35278 
1-0 1 
-11 1 

.names $dffe~1421^Q~7 $dffe~1442^Q~7 $reduce_and~1335^Y~0 $auto$rtlil.cc:2607:MuxGate$35280 
1-0 1 
-11 1 

.names $dffe~1515^Q~0 $dffe~1421^Q~0 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35282 
1-0 1 
-11 1 

.names $dffe~1515^Q~1 $dffe~1421^Q~1 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35284 
1-0 1 
-11 1 

.names $dffe~1515^Q~2 $dffe~1421^Q~2 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35286 
1-0 1 
-11 1 

.names $dffe~1515^Q~3 $dffe~1421^Q~3 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35288 
1-0 1 
-11 1 

.names $dffe~1515^Q~4 $dffe~1421^Q~4 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35290 
1-0 1 
-11 1 

.names $dffe~1515^Q~5 $dffe~1421^Q~5 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35292 
1-0 1 
-11 1 

.names $dffe~1515^Q~6 $dffe~1421^Q~6 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35294 
1-0 1 
-11 1 

.names $dffe~1515^Q~7 $dffe~1421^Q~7 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35296 
1-0 1 
-11 1 

.names $dffe~1514^Q~0 $dffe~1515^Q~0 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35298 
1-0 1 
-11 1 

.names $dffe~1514^Q~1 $dffe~1515^Q~1 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35300 
1-0 1 
-11 1 

.names $dffe~1514^Q~2 $dffe~1515^Q~2 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35302 
1-0 1 
-11 1 

.names $dffe~1514^Q~3 $dffe~1515^Q~3 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35304 
1-0 1 
-11 1 

.names $dffe~1514^Q~4 $dffe~1515^Q~4 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35306 
1-0 1 
-11 1 

.names $dffe~1514^Q~5 $dffe~1515^Q~5 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35308 
1-0 1 
-11 1 

.names $dffe~1514^Q~6 $dffe~1515^Q~6 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35310 
1-0 1 
-11 1 

.names $dffe~1514^Q~7 $dffe~1515^Q~7 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35312 
1-0 1 
-11 1 

.names $dffe~1516^Q~0 $dffe~1514^Q~0 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35314 
1-0 1 
-11 1 

.names $dffe~1516^Q~1 $dffe~1514^Q~1 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35316 
1-0 1 
-11 1 

.names $dffe~1516^Q~2 $dffe~1514^Q~2 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35318 
1-0 1 
-11 1 

.names $dffe~1516^Q~3 $dffe~1514^Q~3 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35320 
1-0 1 
-11 1 

.names $dffe~1516^Q~4 $dffe~1514^Q~4 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35322 
1-0 1 
-11 1 

.names $dffe~1516^Q~5 $dffe~1514^Q~5 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35324 
1-0 1 
-11 1 

.names $dffe~1516^Q~6 $dffe~1514^Q~6 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35326 
1-0 1 
-11 1 

.names $dffe~1516^Q~7 $dffe~1514^Q~7 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35328 
1-0 1 
-11 1 

.names $dffe~1518^Q~0 $dffe~1516^Q~0 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35330 
1-0 1 
-11 1 

.names $dffe~1518^Q~1 $dffe~1516^Q~1 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35332 
1-0 1 
-11 1 

.names $dffe~1518^Q~2 $dffe~1516^Q~2 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35334 
1-0 1 
-11 1 

.names $dffe~1518^Q~3 $dffe~1516^Q~3 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35336 
1-0 1 
-11 1 

.names $dffe~1518^Q~4 $dffe~1516^Q~4 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35338 
1-0 1 
-11 1 

.names $dffe~1518^Q~5 $dffe~1516^Q~5 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35340 
1-0 1 
-11 1 

.names $dffe~1518^Q~6 $dffe~1516^Q~6 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35342 
1-0 1 
-11 1 

.names $dffe~1518^Q~7 $dffe~1516^Q~7 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35344 
1-0 1 
-11 1 

.names $dffe~1517^Q~0 $dffe~1518^Q~0 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35346 
1-0 1 
-11 1 

.names $dffe~1517^Q~1 $dffe~1518^Q~1 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35348 
1-0 1 
-11 1 

.names $dffe~1517^Q~2 $dffe~1518^Q~2 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35350 
1-0 1 
-11 1 

.names $dffe~1517^Q~3 $dffe~1518^Q~3 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35352 
1-0 1 
-11 1 

.names $dffe~1517^Q~4 $dffe~1518^Q~4 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35354 
1-0 1 
-11 1 

.names $dffe~1517^Q~5 $dffe~1518^Q~5 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35356 
1-0 1 
-11 1 

.names $dffe~1517^Q~6 $dffe~1518^Q~6 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35358 
1-0 1 
-11 1 

.names $dffe~1517^Q~7 $dffe~1518^Q~7 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35360 
1-0 1 
-11 1 

.names $dffe~1519^Q~0 $dffe~1517^Q~0 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35362 
1-0 1 
-11 1 

.names $dffe~1519^Q~1 $dffe~1517^Q~1 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35364 
1-0 1 
-11 1 

.names $dffe~1519^Q~2 $dffe~1517^Q~2 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35366 
1-0 1 
-11 1 

.names $dffe~1519^Q~3 $dffe~1517^Q~3 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35368 
1-0 1 
-11 1 

.names $dffe~1519^Q~4 $dffe~1517^Q~4 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35370 
1-0 1 
-11 1 

.names $dffe~1519^Q~5 $dffe~1517^Q~5 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35372 
1-0 1 
-11 1 

.names $dffe~1519^Q~6 $dffe~1517^Q~6 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35374 
1-0 1 
-11 1 

.names $dffe~1519^Q~7 $dffe~1517^Q~7 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35376 
1-0 1 
-11 1 

.names $dffe~1521^Q~0 $dffe~1519^Q~0 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35378 
1-0 1 
-11 1 

.names $dffe~1521^Q~1 $dffe~1519^Q~1 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35380 
1-0 1 
-11 1 

.names $dffe~1521^Q~2 $dffe~1519^Q~2 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35382 
1-0 1 
-11 1 

.names $dffe~1521^Q~3 $dffe~1519^Q~3 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35384 
1-0 1 
-11 1 

.names $dffe~1521^Q~4 $dffe~1519^Q~4 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35386 
1-0 1 
-11 1 

.names $dffe~1521^Q~5 $dffe~1519^Q~5 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35388 
1-0 1 
-11 1 

.names $dffe~1521^Q~6 $dffe~1519^Q~6 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35390 
1-0 1 
-11 1 

.names $dffe~1521^Q~7 $dffe~1519^Q~7 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35392 
1-0 1 
-11 1 

.names $dffe~1520^Q~0 $dffe~1521^Q~0 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35394 
1-0 1 
-11 1 

.names $dffe~1520^Q~1 $dffe~1521^Q~1 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35396 
1-0 1 
-11 1 

.names $dffe~1520^Q~2 $dffe~1521^Q~2 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35398 
1-0 1 
-11 1 

.names $dffe~1520^Q~3 $dffe~1521^Q~3 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35400 
1-0 1 
-11 1 

.names $dffe~1520^Q~4 $dffe~1521^Q~4 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35402 
1-0 1 
-11 1 

.names $dffe~1520^Q~5 $dffe~1521^Q~5 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35404 
1-0 1 
-11 1 

.names $dffe~1520^Q~6 $dffe~1521^Q~6 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35406 
1-0 1 
-11 1 

.names $dffe~1520^Q~7 $dffe~1521^Q~7 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35408 
1-0 1 
-11 1 

.names $dffe~1522^Q~0 $dffe~1520^Q~0 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35410 
1-0 1 
-11 1 

.names $dffe~1522^Q~1 $dffe~1520^Q~1 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35412 
1-0 1 
-11 1 

.names $dffe~1522^Q~2 $dffe~1520^Q~2 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35414 
1-0 1 
-11 1 

.names $dffe~1522^Q~3 $dffe~1520^Q~3 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35416 
1-0 1 
-11 1 

.names $dffe~1522^Q~4 $dffe~1520^Q~4 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35418 
1-0 1 
-11 1 

.names $dffe~1522^Q~5 $dffe~1520^Q~5 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35420 
1-0 1 
-11 1 

.names $dffe~1522^Q~6 $dffe~1520^Q~6 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35422 
1-0 1 
-11 1 

.names $dffe~1522^Q~7 $dffe~1520^Q~7 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35424 
1-0 1 
-11 1 

.names $dffe~1524^Q~0 $dffe~1522^Q~0 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35426 
1-0 1 
-11 1 

.names $dffe~1524^Q~1 $dffe~1522^Q~1 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35428 
1-0 1 
-11 1 

.names $dffe~1524^Q~2 $dffe~1522^Q~2 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35430 
1-0 1 
-11 1 

.names $dffe~1524^Q~3 $dffe~1522^Q~3 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35432 
1-0 1 
-11 1 

.names $dffe~1524^Q~4 $dffe~1522^Q~4 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35434 
1-0 1 
-11 1 

.names $dffe~1524^Q~5 $dffe~1522^Q~5 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35436 
1-0 1 
-11 1 

.names $dffe~1524^Q~6 $dffe~1522^Q~6 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35438 
1-0 1 
-11 1 

.names $dffe~1524^Q~7 $dffe~1522^Q~7 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35440 
1-0 1 
-11 1 

.names $dffe~1523^Q~0 $dffe~1524^Q~0 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35442 
1-0 1 
-11 1 

.names $dffe~1523^Q~1 $dffe~1524^Q~1 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35444 
1-0 1 
-11 1 

.names $dffe~1523^Q~2 $dffe~1524^Q~2 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35446 
1-0 1 
-11 1 

.names $dffe~1523^Q~3 $dffe~1524^Q~3 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35448 
1-0 1 
-11 1 

.names $dffe~1523^Q~4 $dffe~1524^Q~4 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35450 
1-0 1 
-11 1 

.names $dffe~1523^Q~5 $dffe~1524^Q~5 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35452 
1-0 1 
-11 1 

.names $dffe~1523^Q~6 $dffe~1524^Q~6 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35454 
1-0 1 
-11 1 

.names $dffe~1523^Q~7 $dffe~1524^Q~7 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35456 
1-0 1 
-11 1 

.names $dffe~1525^Q~0 $dffe~1523^Q~0 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35458 
1-0 1 
-11 1 

.names $dffe~1525^Q~1 $dffe~1523^Q~1 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35460 
1-0 1 
-11 1 

.names $dffe~1525^Q~2 $dffe~1523^Q~2 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35462 
1-0 1 
-11 1 

.names $dffe~1525^Q~3 $dffe~1523^Q~3 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35464 
1-0 1 
-11 1 

.names $dffe~1525^Q~4 $dffe~1523^Q~4 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35466 
1-0 1 
-11 1 

.names $dffe~1525^Q~5 $dffe~1523^Q~5 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35468 
1-0 1 
-11 1 

.names $dffe~1525^Q~6 $dffe~1523^Q~6 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35470 
1-0 1 
-11 1 

.names $dffe~1525^Q~7 $dffe~1523^Q~7 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35472 
1-0 1 
-11 1 

.names v_d_reg_s2_right_2to0~0 $dffe~1525^Q~0 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35474 
1-0 1 
-11 1 

.names v_d_reg_s2_right_2to0~1 $dffe~1525^Q~1 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35476 
1-0 1 
-11 1 

.names v_d_reg_s2_right_2to0~2 $dffe~1525^Q~2 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35478 
1-0 1 
-11 1 

.names v_d_reg_s2_right_2to0~3 $dffe~1525^Q~3 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35480 
1-0 1 
-11 1 

.names v_d_reg_s2_right_2to0~4 $dffe~1525^Q~4 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35482 
1-0 1 
-11 1 

.names v_d_reg_s2_right_2to0~5 $dffe~1525^Q~5 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35484 
1-0 1 
-11 1 

.names v_d_reg_s2_right_2to0~6 $dffe~1525^Q~6 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35486 
1-0 1 
-11 1 

.names v_d_reg_s2_right_2to0~7 $dffe~1525^Q~7 $sdff~1333^Q~0 $auto$rtlil.cc:2607:MuxGate$35488 
1-0 1 
-11 1 

.names $dffe~1469^Q~0 $dff~1477^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35490 
1-0 1 
-11 1 

.names $dffe~1469^Q~1 $dff~1477^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35492 
1-0 1 
-11 1 

.names $dffe~1469^Q~2 $dff~1477^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35494 
1-0 1 
-11 1 

.names $dffe~1469^Q~3 $dff~1477^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35496 
1-0 1 
-11 1 

.names $dffe~1469^Q~4 $dff~1477^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35498 
1-0 1 
-11 1 

.names $dffe~1469^Q~5 $dff~1477^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35500 
1-0 1 
-11 1 

.names $dffe~1469^Q~6 $dff~1477^Q~8 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35502 
1-0 1 
-11 1 

.names $dffe~1469^Q~7 $dff~1477^Q~9 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35504 
1-0 1 
-11 1 

.names $dffe~1455^Q~0 $dffe~1469^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35506 
1-0 1 
-11 1 

.names $dffe~1455^Q~1 $dffe~1469^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35508 
1-0 1 
-11 1 

.names $dffe~1455^Q~2 $dffe~1469^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35510 
1-0 1 
-11 1 

.names $dffe~1455^Q~3 $dffe~1469^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35512 
1-0 1 
-11 1 

.names $dffe~1455^Q~4 $dffe~1469^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35514 
1-0 1 
-11 1 

.names $dffe~1455^Q~5 $dffe~1469^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35516 
1-0 1 
-11 1 

.names $dffe~1455^Q~6 $dffe~1469^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35518 
1-0 1 
-11 1 

.names $dffe~1455^Q~7 $dffe~1469^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35520 
1-0 1 
-11 1 

.names $dffe~1440^Q~0 $dffe~1455^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35522 
1-0 1 
-11 1 

.names $dffe~1440^Q~1 $dffe~1455^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35524 
1-0 1 
-11 1 

.names $dffe~1440^Q~2 $dffe~1455^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35526 
1-0 1 
-11 1 

.names $dffe~1440^Q~3 $dffe~1455^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35528 
1-0 1 
-11 1 

.names $dffe~1440^Q~4 $dffe~1455^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35530 
1-0 1 
-11 1 

.names $dffe~1440^Q~5 $dffe~1455^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35532 
1-0 1 
-11 1 

.names $dffe~1440^Q~6 $dffe~1455^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35534 
1-0 1 
-11 1 

.names $dffe~1440^Q~7 $dffe~1455^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35536 
1-0 1 
-11 1 

.names $dffe~1439^Q~0 $dffe~1440^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35538 
1-0 1 
-11 1 

.names $dffe~1439^Q~1 $dffe~1440^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35540 
1-0 1 
-11 1 

.names $dffe~1439^Q~2 $dffe~1440^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35542 
1-0 1 
-11 1 

.names $dffe~1439^Q~3 $dffe~1440^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35544 
1-0 1 
-11 1 

.names $dffe~1439^Q~4 $dffe~1440^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35546 
1-0 1 
-11 1 

.names $dffe~1439^Q~5 $dffe~1440^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35548 
1-0 1 
-11 1 

.names $dffe~1439^Q~6 $dffe~1440^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35550 
1-0 1 
-11 1 

.names $dffe~1439^Q~7 $dffe~1440^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35552 
1-0 1 
-11 1 

.names $dffe~1438^Q~0 $dffe~1439^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35554 
1-0 1 
-11 1 

.names $dffe~1438^Q~1 $dffe~1439^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35556 
1-0 1 
-11 1 

.names $dffe~1438^Q~2 $dffe~1439^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35558 
1-0 1 
-11 1 

.names $dffe~1438^Q~3 $dffe~1439^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35560 
1-0 1 
-11 1 

.names $dffe~1438^Q~4 $dffe~1439^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35562 
1-0 1 
-11 1 

.names $dffe~1438^Q~5 $dffe~1439^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35564 
1-0 1 
-11 1 

.names $dffe~1438^Q~6 $dffe~1439^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35566 
1-0 1 
-11 1 

.names $dffe~1438^Q~7 $dffe~1439^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$35568 
1-0 1 
-11 1 

.names $dffe~700^Q~0 $dffe~1276^Q~0 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$35638 
1-0 1 
-11 1 

.names $dffe~700^Q~1 $dffe~1276^Q~1 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$35640 
1-0 1 
-11 1 

.names $dffe~700^Q~2 $dffe~1276^Q~2 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$35642 
1-0 1 
-11 1 

.names $dffe~700^Q~3 $dffe~1276^Q~3 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$35644 
1-0 1 
-11 1 

.names $dffe~700^Q~4 $dffe~1276^Q~4 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$35646 
1-0 1 
-11 1 

.names $dffe~700^Q~5 $dffe~1276^Q~5 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$35648 
1-0 1 
-11 1 

.names $dffe~700^Q~6 $dffe~1276^Q~6 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$35650 
1-0 1 
-11 1 

.names $dffe~700^Q~7 $dffe~1276^Q~7 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$35652 
1-0 1 
-11 1 

.names $dffe~699^Q~0 $dffe~700^Q~0 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$35654 
1-0 1 
-11 1 

.names $dffe~699^Q~1 $dffe~700^Q~1 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$35656 
1-0 1 
-11 1 

.names $dffe~699^Q~2 $dffe~700^Q~2 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$35658 
1-0 1 
-11 1 

.names $dffe~699^Q~3 $dffe~700^Q~3 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$35660 
1-0 1 
-11 1 

.names $dffe~699^Q~4 $dffe~700^Q~4 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$35662 
1-0 1 
-11 1 

.names $dffe~699^Q~5 $dffe~700^Q~5 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$35664 
1-0 1 
-11 1 

.names $dffe~699^Q~6 $dffe~700^Q~6 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$35666 
1-0 1 
-11 1 

.names $dffe~699^Q~7 $dffe~700^Q~7 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$35668 
1-0 1 
-11 1 

.names $dffe~698^Q~0 $dffe~699^Q~0 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$35670 
1-0 1 
-11 1 

.names $dffe~698^Q~1 $dffe~699^Q~1 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$35672 
1-0 1 
-11 1 

.names $dffe~698^Q~2 $dffe~699^Q~2 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$35674 
1-0 1 
-11 1 

.names $dffe~698^Q~3 $dffe~699^Q~3 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$35676 
1-0 1 
-11 1 

.names $dffe~698^Q~4 $dffe~699^Q~4 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$35678 
1-0 1 
-11 1 

.names $dffe~698^Q~5 $dffe~699^Q~5 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$35680 
1-0 1 
-11 1 

.names $dffe~698^Q~6 $dffe~699^Q~6 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$35682 
1-0 1 
-11 1 

.names $dffe~698^Q~7 $dffe~699^Q~7 $sdff~1234^Q~0 $auto$rtlil.cc:2607:MuxGate$35684 
1-0 1 
-11 1 

.names $dffe~621^Q~0 $dffe~622^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35712 
1-0 1 
-11 1 

.names $dffe~621^Q~1 $dffe~622^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35714 
1-0 1 
-11 1 

.names $dffe~621^Q~2 $dffe~622^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35716 
1-0 1 
-11 1 

.names $dffe~621^Q~3 $dffe~622^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35718 
1-0 1 
-11 1 

.names $dffe~621^Q~4 $dffe~622^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35720 
1-0 1 
-11 1 

.names $dffe~621^Q~5 $dffe~622^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35722 
1-0 1 
-11 1 

.names $dffe~621^Q~6 $dffe~622^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35724 
1-0 1 
-11 1 

.names $dffe~621^Q~7 $dffe~622^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35726 
1-0 1 
-11 1 

.names $dffe~622^Q~0 $dffe~623^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35728 
1-0 1 
-11 1 

.names $dffe~622^Q~1 $dffe~623^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35730 
1-0 1 
-11 1 

.names $dffe~622^Q~2 $dffe~623^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35732 
1-0 1 
-11 1 

.names $dffe~622^Q~3 $dffe~623^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35734 
1-0 1 
-11 1 

.names $dffe~622^Q~4 $dffe~623^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35736 
1-0 1 
-11 1 

.names $dffe~622^Q~5 $dffe~623^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35738 
1-0 1 
-11 1 

.names $dffe~622^Q~6 $dffe~623^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35740 
1-0 1 
-11 1 

.names $dffe~622^Q~7 $dffe~623^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35742 
1-0 1 
-11 1 

.names $dffe~623^Q~0 $dffe~1284^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35744 
1-0 1 
-11 1 

.names $dffe~623^Q~1 $dffe~1284^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35746 
1-0 1 
-11 1 

.names $dffe~623^Q~2 $dffe~1284^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35748 
1-0 1 
-11 1 

.names $dffe~623^Q~3 $dffe~1284^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35750 
1-0 1 
-11 1 

.names $dffe~623^Q~4 $dffe~1284^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35752 
1-0 1 
-11 1 

.names $dffe~623^Q~5 $dffe~1284^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35754 
1-0 1 
-11 1 

.names $dffe~623^Q~6 $dffe~1284^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35756 
1-0 1 
-11 1 

.names $dffe~623^Q~7 $dffe~1284^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35758 
1-0 1 
-11 1 

.names $dffe~632^Q~0 $dffe~633^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35760 
1-0 1 
-11 1 

.names $dffe~632^Q~1 $dffe~633^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35762 
1-0 1 
-11 1 

.names $dffe~632^Q~2 $dffe~633^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35764 
1-0 1 
-11 1 

.names $dffe~632^Q~3 $dffe~633^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35766 
1-0 1 
-11 1 

.names $dffe~632^Q~4 $dffe~633^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35768 
1-0 1 
-11 1 

.names $dffe~632^Q~5 $dffe~633^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35770 
1-0 1 
-11 1 

.names $dffe~632^Q~6 $dffe~633^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35772 
1-0 1 
-11 1 

.names $dffe~632^Q~7 $dffe~633^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35774 
1-0 1 
-11 1 

.names $dffe~633^Q~0 $dffe~634^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35776 
1-0 1 
-11 1 

.names $dffe~633^Q~1 $dffe~634^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35778 
1-0 1 
-11 1 

.names $dffe~633^Q~2 $dffe~634^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35780 
1-0 1 
-11 1 

.names $dffe~633^Q~3 $dffe~634^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35782 
1-0 1 
-11 1 

.names $dffe~633^Q~4 $dffe~634^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35784 
1-0 1 
-11 1 

.names $dffe~633^Q~5 $dffe~634^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35786 
1-0 1 
-11 1 

.names $dffe~633^Q~6 $dffe~634^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35788 
1-0 1 
-11 1 

.names $dffe~633^Q~7 $dffe~634^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35790 
1-0 1 
-11 1 

.names $dffe~634^Q~0 $dffe~1283^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35792 
1-0 1 
-11 1 

.names $dffe~634^Q~1 $dffe~1283^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35794 
1-0 1 
-11 1 

.names $dffe~634^Q~2 $dffe~1283^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35796 
1-0 1 
-11 1 

.names $dffe~634^Q~3 $dffe~1283^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35798 
1-0 1 
-11 1 

.names $dffe~634^Q~4 $dffe~1283^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35800 
1-0 1 
-11 1 

.names $dffe~634^Q~5 $dffe~1283^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35802 
1-0 1 
-11 1 

.names $dffe~634^Q~6 $dffe~1283^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35804 
1-0 1 
-11 1 

.names $dffe~634^Q~7 $dffe~1283^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35806 
1-0 1 
-11 1 

.names $dffe~643^Q~0 $dffe~644^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35808 
1-0 1 
-11 1 

.names $dffe~643^Q~1 $dffe~644^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35810 
1-0 1 
-11 1 

.names $dffe~643^Q~2 $dffe~644^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35812 
1-0 1 
-11 1 

.names $dffe~643^Q~3 $dffe~644^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35814 
1-0 1 
-11 1 

.names $dffe~643^Q~4 $dffe~644^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35816 
1-0 1 
-11 1 

.names $dffe~643^Q~5 $dffe~644^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35818 
1-0 1 
-11 1 

.names $dffe~643^Q~6 $dffe~644^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35820 
1-0 1 
-11 1 

.names $dffe~643^Q~7 $dffe~644^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35822 
1-0 1 
-11 1 

.names $dffe~644^Q~0 $dffe~645^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35824 
1-0 1 
-11 1 

.names $dffe~644^Q~1 $dffe~645^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35826 
1-0 1 
-11 1 

.names $dffe~644^Q~2 $dffe~645^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35828 
1-0 1 
-11 1 

.names $dffe~644^Q~3 $dffe~645^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35830 
1-0 1 
-11 1 

.names $dffe~644^Q~4 $dffe~645^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35832 
1-0 1 
-11 1 

.names $dffe~644^Q~5 $dffe~645^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35834 
1-0 1 
-11 1 

.names $dffe~644^Q~6 $dffe~645^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35836 
1-0 1 
-11 1 

.names $dffe~644^Q~7 $dffe~645^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35838 
1-0 1 
-11 1 

.names $dffe~645^Q~0 $dffe~1282^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35840 
1-0 1 
-11 1 

.names $dffe~645^Q~1 $dffe~1282^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35842 
1-0 1 
-11 1 

.names $dffe~645^Q~2 $dffe~1282^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35844 
1-0 1 
-11 1 

.names $dffe~645^Q~3 $dffe~1282^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35846 
1-0 1 
-11 1 

.names $dffe~645^Q~4 $dffe~1282^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35848 
1-0 1 
-11 1 

.names $dffe~645^Q~5 $dffe~1282^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35850 
1-0 1 
-11 1 

.names $dffe~645^Q~6 $dffe~1282^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35852 
1-0 1 
-11 1 

.names $dffe~645^Q~7 $dffe~1282^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35854 
1-0 1 
-11 1 

.names $dffe~654^Q~0 $dffe~655^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35856 
1-0 1 
-11 1 

.names $dffe~654^Q~1 $dffe~655^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35858 
1-0 1 
-11 1 

.names $dffe~654^Q~2 $dffe~655^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35860 
1-0 1 
-11 1 

.names $dffe~654^Q~3 $dffe~655^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35862 
1-0 1 
-11 1 

.names $dffe~654^Q~4 $dffe~655^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35864 
1-0 1 
-11 1 

.names $dffe~654^Q~5 $dffe~655^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35866 
1-0 1 
-11 1 

.names $dffe~654^Q~6 $dffe~655^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35868 
1-0 1 
-11 1 

.names $dffe~654^Q~7 $dffe~655^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35870 
1-0 1 
-11 1 

.names $dffe~655^Q~0 $dffe~656^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35872 
1-0 1 
-11 1 

.names $dffe~655^Q~1 $dffe~656^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35874 
1-0 1 
-11 1 

.names $dffe~655^Q~2 $dffe~656^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35876 
1-0 1 
-11 1 

.names $dffe~655^Q~3 $dffe~656^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35878 
1-0 1 
-11 1 

.names $dffe~655^Q~4 $dffe~656^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35880 
1-0 1 
-11 1 

.names $dffe~655^Q~5 $dffe~656^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35882 
1-0 1 
-11 1 

.names $dffe~655^Q~6 $dffe~656^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35884 
1-0 1 
-11 1 

.names $dffe~655^Q~7 $dffe~656^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35886 
1-0 1 
-11 1 

.names $dffe~656^Q~0 $dffe~1281^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35888 
1-0 1 
-11 1 

.names $dffe~656^Q~1 $dffe~1281^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35890 
1-0 1 
-11 1 

.names $dffe~656^Q~2 $dffe~1281^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35892 
1-0 1 
-11 1 

.names $dffe~656^Q~3 $dffe~1281^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35894 
1-0 1 
-11 1 

.names $dffe~656^Q~4 $dffe~1281^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35896 
1-0 1 
-11 1 

.names $dffe~656^Q~5 $dffe~1281^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35898 
1-0 1 
-11 1 

.names $dffe~656^Q~6 $dffe~1281^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35900 
1-0 1 
-11 1 

.names $dffe~656^Q~7 $dffe~1281^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35902 
1-0 1 
-11 1 

.names $dffe~665^Q~0 $dffe~666^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35904 
1-0 1 
-11 1 

.names $dffe~665^Q~1 $dffe~666^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35906 
1-0 1 
-11 1 

.names $dffe~665^Q~2 $dffe~666^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35908 
1-0 1 
-11 1 

.names $dffe~665^Q~3 $dffe~666^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35910 
1-0 1 
-11 1 

.names $dffe~665^Q~4 $dffe~666^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35912 
1-0 1 
-11 1 

.names $dffe~665^Q~5 $dffe~666^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35914 
1-0 1 
-11 1 

.names $dffe~665^Q~6 $dffe~666^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35916 
1-0 1 
-11 1 

.names $dffe~665^Q~7 $dffe~666^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35918 
1-0 1 
-11 1 

.names $dffe~666^Q~0 $dffe~667^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35920 
1-0 1 
-11 1 

.names $dffe~666^Q~1 $dffe~667^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35922 
1-0 1 
-11 1 

.names $dffe~666^Q~2 $dffe~667^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35924 
1-0 1 
-11 1 

.names $dffe~666^Q~3 $dffe~667^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35926 
1-0 1 
-11 1 

.names $dffe~666^Q~4 $dffe~667^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35928 
1-0 1 
-11 1 

.names $dffe~666^Q~5 $dffe~667^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35930 
1-0 1 
-11 1 

.names $dffe~666^Q~6 $dffe~667^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35932 
1-0 1 
-11 1 

.names $dffe~666^Q~7 $dffe~667^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35934 
1-0 1 
-11 1 

.names $dffe~667^Q~0 $dffe~1280^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35936 
1-0 1 
-11 1 

.names $dffe~667^Q~1 $dffe~1280^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35938 
1-0 1 
-11 1 

.names $dffe~667^Q~2 $dffe~1280^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35940 
1-0 1 
-11 1 

.names $dffe~667^Q~3 $dffe~1280^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35942 
1-0 1 
-11 1 

.names $dffe~667^Q~4 $dffe~1280^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35944 
1-0 1 
-11 1 

.names $dffe~667^Q~5 $dffe~1280^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35946 
1-0 1 
-11 1 

.names $dffe~667^Q~6 $dffe~1280^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35948 
1-0 1 
-11 1 

.names $dffe~667^Q~7 $dffe~1280^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35950 
1-0 1 
-11 1 

.names $dffe~676^Q~0 $dffe~677^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35952 
1-0 1 
-11 1 

.names $dffe~676^Q~1 $dffe~677^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35954 
1-0 1 
-11 1 

.names $dffe~676^Q~2 $dffe~677^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35956 
1-0 1 
-11 1 

.names $dffe~676^Q~3 $dffe~677^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35958 
1-0 1 
-11 1 

.names $dffe~676^Q~4 $dffe~677^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35960 
1-0 1 
-11 1 

.names $dffe~676^Q~5 $dffe~677^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35962 
1-0 1 
-11 1 

.names $dffe~676^Q~6 $dffe~677^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35964 
1-0 1 
-11 1 

.names $dffe~676^Q~7 $dffe~677^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35966 
1-0 1 
-11 1 

.names $dffe~677^Q~0 $dffe~678^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35968 
1-0 1 
-11 1 

.names $dffe~677^Q~1 $dffe~678^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35970 
1-0 1 
-11 1 

.names $dffe~677^Q~2 $dffe~678^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35972 
1-0 1 
-11 1 

.names $dffe~677^Q~3 $dffe~678^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35974 
1-0 1 
-11 1 

.names $dffe~677^Q~4 $dffe~678^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35976 
1-0 1 
-11 1 

.names $dffe~677^Q~5 $dffe~678^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35978 
1-0 1 
-11 1 

.names $dffe~677^Q~6 $dffe~678^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35980 
1-0 1 
-11 1 

.names $dffe~677^Q~7 $dffe~678^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35982 
1-0 1 
-11 1 

.names $dffe~678^Q~0 $dffe~1279^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35984 
1-0 1 
-11 1 

.names $dffe~678^Q~1 $dffe~1279^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35986 
1-0 1 
-11 1 

.names $dffe~678^Q~2 $dffe~1279^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35988 
1-0 1 
-11 1 

.names $dffe~678^Q~3 $dffe~1279^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35990 
1-0 1 
-11 1 

.names $dffe~678^Q~4 $dffe~1279^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35992 
1-0 1 
-11 1 

.names $dffe~678^Q~5 $dffe~1279^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35994 
1-0 1 
-11 1 

.names $dffe~678^Q~6 $dffe~1279^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35996 
1-0 1 
-11 1 

.names $dffe~678^Q~7 $dffe~1279^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$35998 
1-0 1 
-11 1 

.names v_d_reg_s1_right_2to0~0 $dffe~1597^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36208 
1-0 1 
-11 1 

.names v_d_reg_s1_right_2to0~1 $dffe~1597^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36210 
1-0 1 
-11 1 

.names v_d_reg_s1_right_2to0~2 $dffe~1597^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36212 
1-0 1 
-11 1 

.names v_d_reg_s1_right_2to0~3 $dffe~1597^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36214 
1-0 1 
-11 1 

.names v_d_reg_s1_right_2to0~4 $dffe~1597^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36216 
1-0 1 
-11 1 

.names v_d_reg_s1_right_2to0~5 $dffe~1597^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36218 
1-0 1 
-11 1 

.names v_d_reg_s1_right_2to0~6 $dffe~1597^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36220 
1-0 1 
-11 1 

.names v_d_reg_s1_right_2to0~7 $dffe~1597^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36222 
1-0 1 
-11 1 

.names v_d_reg_s1_left_2to0~0 $dffe~1561^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36224 
1-0 1 
-11 1 

.names v_d_reg_s1_left_2to0~1 $dffe~1561^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36226 
1-0 1 
-11 1 

.names v_d_reg_s1_left_2to0~2 $dffe~1561^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36228 
1-0 1 
-11 1 

.names v_d_reg_s1_left_2to0~3 $dffe~1561^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36230 
1-0 1 
-11 1 

.names v_d_reg_s1_left_2to0~4 $dffe~1561^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36232 
1-0 1 
-11 1 

.names v_d_reg_s1_left_2to0~5 $dffe~1561^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36234 
1-0 1 
-11 1 

.names v_d_reg_s1_left_2to0~6 $dffe~1561^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36236 
1-0 1 
-11 1 

.names v_d_reg_s1_left_2to0~7 $dffe~1561^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36238 
1-0 1 
-11 1 

.names $dffe~1331^Q~0 $dffe~1405^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36240 
1-0 1 
-11 1 

.names $dffe~1331^Q~1 $dffe~1405^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36242 
1-0 1 
-11 1 

.names $dffe~1331^Q~2 $dffe~1405^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36244 
1-0 1 
-11 1 

.names $dffe~1331^Q~3 $dffe~1405^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36246 
1-0 1 
-11 1 

.names $dffe~1331^Q~4 $dffe~1405^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36248 
1-0 1 
-11 1 

.names $dffe~1331^Q~5 $dffe~1405^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36250 
1-0 1 
-11 1 

.names $dffe~1331^Q~6 $dffe~1405^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36252 
1-0 1 
-11 1 

.names $dffe~1331^Q~7 $dffe~1405^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36254 
1-0 1 
-11 1 

.names $dffe~1406^Q~0 $dffe~1331^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36256 
1-0 1 
-11 1 

.names $dffe~1406^Q~1 $dffe~1331^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36258 
1-0 1 
-11 1 

.names $dffe~1406^Q~2 $dffe~1331^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36260 
1-0 1 
-11 1 

.names $dffe~1406^Q~3 $dffe~1331^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36262 
1-0 1 
-11 1 

.names $dffe~1406^Q~4 $dffe~1331^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36264 
1-0 1 
-11 1 

.names $dffe~1406^Q~5 $dffe~1331^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36266 
1-0 1 
-11 1 

.names $dffe~1406^Q~6 $dffe~1331^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36268 
1-0 1 
-11 1 

.names $dffe~1406^Q~7 $dffe~1331^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36270 
1-0 1 
-11 1 

.names $dffe~1407^Q~0 $dffe~1406^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36272 
1-0 1 
-11 1 

.names $dffe~1407^Q~1 $dffe~1406^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36274 
1-0 1 
-11 1 

.names $dffe~1407^Q~2 $dffe~1406^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36276 
1-0 1 
-11 1 

.names $dffe~1407^Q~3 $dffe~1406^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36278 
1-0 1 
-11 1 

.names $dffe~1407^Q~4 $dffe~1406^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36280 
1-0 1 
-11 1 

.names $dffe~1407^Q~5 $dffe~1406^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36282 
1-0 1 
-11 1 

.names $dffe~1407^Q~6 $dffe~1406^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36284 
1-0 1 
-11 1 

.names $dffe~1407^Q~7 $dffe~1406^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36286 
1-0 1 
-11 1 

.names $dffe~1409^Q~0 $dffe~1407^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36288 
1-0 1 
-11 1 

.names $dffe~1409^Q~1 $dffe~1407^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36290 
1-0 1 
-11 1 

.names $dffe~1409^Q~2 $dffe~1407^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36292 
1-0 1 
-11 1 

.names $dffe~1409^Q~3 $dffe~1407^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36294 
1-0 1 
-11 1 

.names $dffe~1409^Q~4 $dffe~1407^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36296 
1-0 1 
-11 1 

.names $dffe~1409^Q~5 $dffe~1407^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36298 
1-0 1 
-11 1 

.names $dffe~1409^Q~6 $dffe~1407^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36300 
1-0 1 
-11 1 

.names $dffe~1409^Q~7 $dffe~1407^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36302 
1-0 1 
-11 1 

.names $dffe~1408^Q~0 $dffe~1409^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36304 
1-0 1 
-11 1 

.names $dffe~1408^Q~1 $dffe~1409^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36306 
1-0 1 
-11 1 

.names $dffe~1408^Q~2 $dffe~1409^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36308 
1-0 1 
-11 1 

.names $dffe~1408^Q~3 $dffe~1409^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36310 
1-0 1 
-11 1 

.names $dffe~1408^Q~4 $dffe~1409^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36312 
1-0 1 
-11 1 

.names $dffe~1408^Q~5 $dffe~1409^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36314 
1-0 1 
-11 1 

.names $dffe~1408^Q~6 $dffe~1409^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36316 
1-0 1 
-11 1 

.names $dffe~1408^Q~7 $dffe~1409^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36318 
1-0 1 
-11 1 

.names $dffe~1410^Q~0 $dffe~1408^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36320 
1-0 1 
-11 1 

.names $dffe~1410^Q~1 $dffe~1408^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36322 
1-0 1 
-11 1 

.names $dffe~1410^Q~2 $dffe~1408^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36324 
1-0 1 
-11 1 

.names $dffe~1410^Q~3 $dffe~1408^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36326 
1-0 1 
-11 1 

.names $dffe~1410^Q~4 $dffe~1408^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36328 
1-0 1 
-11 1 

.names $dffe~1410^Q~5 $dffe~1408^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36330 
1-0 1 
-11 1 

.names $dffe~1410^Q~6 $dffe~1408^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36332 
1-0 1 
-11 1 

.names $dffe~1410^Q~7 $dffe~1408^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36334 
1-0 1 
-11 1 

.names $dffe~1412^Q~0 $dffe~1410^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36336 
1-0 1 
-11 1 

.names $dffe~1412^Q~1 $dffe~1410^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36338 
1-0 1 
-11 1 

.names $dffe~1412^Q~2 $dffe~1410^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36340 
1-0 1 
-11 1 

.names $dffe~1412^Q~3 $dffe~1410^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36342 
1-0 1 
-11 1 

.names $dffe~1412^Q~4 $dffe~1410^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36344 
1-0 1 
-11 1 

.names $dffe~1412^Q~5 $dffe~1410^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36346 
1-0 1 
-11 1 

.names $dffe~1412^Q~6 $dffe~1410^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36348 
1-0 1 
-11 1 

.names $dffe~1412^Q~7 $dffe~1410^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36350 
1-0 1 
-11 1 

.names $dffe~1411^Q~0 $dffe~1412^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36352 
1-0 1 
-11 1 

.names $dffe~1411^Q~1 $dffe~1412^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36354 
1-0 1 
-11 1 

.names $dffe~1411^Q~2 $dffe~1412^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36356 
1-0 1 
-11 1 

.names $dffe~1411^Q~3 $dffe~1412^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36358 
1-0 1 
-11 1 

.names $dffe~1411^Q~4 $dffe~1412^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36360 
1-0 1 
-11 1 

.names $dffe~1411^Q~5 $dffe~1412^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36362 
1-0 1 
-11 1 

.names $dffe~1411^Q~6 $dffe~1412^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36364 
1-0 1 
-11 1 

.names $dffe~1411^Q~7 $dffe~1412^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36366 
1-0 1 
-11 1 

.names $dffe~1413^Q~0 $dffe~1411^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36368 
1-0 1 
-11 1 

.names $dffe~1413^Q~1 $dffe~1411^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36370 
1-0 1 
-11 1 

.names $dffe~1413^Q~2 $dffe~1411^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36372 
1-0 1 
-11 1 

.names $dffe~1413^Q~3 $dffe~1411^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36374 
1-0 1 
-11 1 

.names $dffe~1413^Q~4 $dffe~1411^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36376 
1-0 1 
-11 1 

.names $dffe~1413^Q~5 $dffe~1411^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36378 
1-0 1 
-11 1 

.names $dffe~1413^Q~6 $dffe~1411^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36380 
1-0 1 
-11 1 

.names $dffe~1413^Q~7 $dffe~1411^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36382 
1-0 1 
-11 1 

.names $dffe~1415^Q~0 $dffe~1413^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36384 
1-0 1 
-11 1 

.names $dffe~1415^Q~1 $dffe~1413^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36386 
1-0 1 
-11 1 

.names $dffe~1415^Q~2 $dffe~1413^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36388 
1-0 1 
-11 1 

.names $dffe~1415^Q~3 $dffe~1413^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36390 
1-0 1 
-11 1 

.names $dffe~1415^Q~4 $dffe~1413^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36392 
1-0 1 
-11 1 

.names $dffe~1415^Q~5 $dffe~1413^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36394 
1-0 1 
-11 1 

.names $dffe~1415^Q~6 $dffe~1413^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36396 
1-0 1 
-11 1 

.names $dffe~1415^Q~7 $dffe~1413^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36398 
1-0 1 
-11 1 

.names $dffe~1414^Q~0 $dffe~1415^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36400 
1-0 1 
-11 1 

.names $dffe~1414^Q~1 $dffe~1415^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36402 
1-0 1 
-11 1 

.names $dffe~1414^Q~2 $dffe~1415^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36404 
1-0 1 
-11 1 

.names $dffe~1414^Q~3 $dffe~1415^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36406 
1-0 1 
-11 1 

.names $dffe~1414^Q~4 $dffe~1415^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36408 
1-0 1 
-11 1 

.names $dffe~1414^Q~5 $dffe~1415^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36410 
1-0 1 
-11 1 

.names $dffe~1414^Q~6 $dffe~1415^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36412 
1-0 1 
-11 1 

.names $dffe~1414^Q~7 $dffe~1415^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36414 
1-0 1 
-11 1 

.names $dffe~1416^Q~0 $dffe~1414^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36416 
1-0 1 
-11 1 

.names $dffe~1416^Q~1 $dffe~1414^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36418 
1-0 1 
-11 1 

.names $dffe~1416^Q~2 $dffe~1414^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36420 
1-0 1 
-11 1 

.names $dffe~1416^Q~3 $dffe~1414^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36422 
1-0 1 
-11 1 

.names $dffe~1416^Q~4 $dffe~1414^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36424 
1-0 1 
-11 1 

.names $dffe~1416^Q~5 $dffe~1414^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36426 
1-0 1 
-11 1 

.names $dffe~1416^Q~6 $dffe~1414^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36428 
1-0 1 
-11 1 

.names $dffe~1416^Q~7 $dffe~1414^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36430 
1-0 1 
-11 1 

.names $dffe~1418^Q~0 $dffe~1416^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36432 
1-0 1 
-11 1 

.names $dffe~1418^Q~1 $dffe~1416^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36434 
1-0 1 
-11 1 

.names $dffe~1418^Q~2 $dffe~1416^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36436 
1-0 1 
-11 1 

.names $dffe~1418^Q~3 $dffe~1416^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36438 
1-0 1 
-11 1 

.names $dffe~1418^Q~4 $dffe~1416^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36440 
1-0 1 
-11 1 

.names $dffe~1418^Q~5 $dffe~1416^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36442 
1-0 1 
-11 1 

.names $dffe~1418^Q~6 $dffe~1416^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36444 
1-0 1 
-11 1 

.names $dffe~1418^Q~7 $dffe~1416^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36446 
1-0 1 
-11 1 

.names $dffe~1417^Q~0 $dffe~1418^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36448 
1-0 1 
-11 1 

.names $dffe~1417^Q~1 $dffe~1418^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36450 
1-0 1 
-11 1 

.names $dffe~1417^Q~2 $dffe~1418^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36452 
1-0 1 
-11 1 

.names $dffe~1417^Q~3 $dffe~1418^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36454 
1-0 1 
-11 1 

.names $dffe~1417^Q~4 $dffe~1418^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36456 
1-0 1 
-11 1 

.names $dffe~1417^Q~5 $dffe~1418^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36458 
1-0 1 
-11 1 

.names $dffe~1417^Q~6 $dffe~1418^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36460 
1-0 1 
-11 1 

.names $dffe~1417^Q~7 $dffe~1418^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36462 
1-0 1 
-11 1 

.names $dffe~1419^Q~0 $dffe~1417^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36464 
1-0 1 
-11 1 

.names $dffe~1419^Q~1 $dffe~1417^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36466 
1-0 1 
-11 1 

.names $dffe~1419^Q~2 $dffe~1417^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36468 
1-0 1 
-11 1 

.names $dffe~1419^Q~3 $dffe~1417^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36470 
1-0 1 
-11 1 

.names $dffe~1419^Q~4 $dffe~1417^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36472 
1-0 1 
-11 1 

.names $dffe~1419^Q~5 $dffe~1417^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36474 
1-0 1 
-11 1 

.names $dffe~1419^Q~6 $dffe~1417^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36476 
1-0 1 
-11 1 

.names $dffe~1419^Q~7 $dffe~1417^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36478 
1-0 1 
-11 1 

.names $dffe~1385^Q~0 $dffe~1419^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36480 
1-0 1 
-11 1 

.names $dffe~1385^Q~1 $dffe~1419^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36482 
1-0 1 
-11 1 

.names $dffe~1385^Q~2 $dffe~1419^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36484 
1-0 1 
-11 1 

.names $dffe~1385^Q~3 $dffe~1419^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36486 
1-0 1 
-11 1 

.names $dffe~1385^Q~4 $dffe~1419^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36488 
1-0 1 
-11 1 

.names $dffe~1385^Q~5 $dffe~1419^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36490 
1-0 1 
-11 1 

.names $dffe~1385^Q~6 $dffe~1419^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36492 
1-0 1 
-11 1 

.names $dffe~1385^Q~7 $dffe~1419^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$36494 
1-0 1 
-11 1 

.names $dffe~1527^Q~0 $dffe~1331^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36496 
1-0 1 
-11 1 

.names $dffe~1527^Q~1 $dffe~1331^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36498 
1-0 1 
-11 1 

.names $dffe~1527^Q~2 $dffe~1331^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36500 
1-0 1 
-11 1 

.names $dffe~1527^Q~3 $dffe~1331^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36502 
1-0 1 
-11 1 

.names $dffe~1527^Q~4 $dffe~1331^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36504 
1-0 1 
-11 1 

.names $dffe~1527^Q~5 $dffe~1331^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36506 
1-0 1 
-11 1 

.names $dffe~1527^Q~6 $dffe~1331^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36508 
1-0 1 
-11 1 

.names $dffe~1527^Q~7 $dffe~1331^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36510 
1-0 1 
-11 1 

.names $dffe~1526^Q~0 $dffe~1527^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36512 
1-0 1 
-11 1 

.names $dffe~1526^Q~1 $dffe~1527^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36514 
1-0 1 
-11 1 

.names $dffe~1526^Q~2 $dffe~1527^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36516 
1-0 1 
-11 1 

.names $dffe~1526^Q~3 $dffe~1527^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36518 
1-0 1 
-11 1 

.names $dffe~1526^Q~4 $dffe~1527^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36520 
1-0 1 
-11 1 

.names $dffe~1526^Q~5 $dffe~1527^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36522 
1-0 1 
-11 1 

.names $dffe~1526^Q~6 $dffe~1527^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36524 
1-0 1 
-11 1 

.names $dffe~1526^Q~7 $dffe~1527^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36526 
1-0 1 
-11 1 

.names $dffe~1528^Q~0 $dffe~1526^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36528 
1-0 1 
-11 1 

.names $dffe~1528^Q~1 $dffe~1526^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36530 
1-0 1 
-11 1 

.names $dffe~1528^Q~2 $dffe~1526^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36532 
1-0 1 
-11 1 

.names $dffe~1528^Q~3 $dffe~1526^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36534 
1-0 1 
-11 1 

.names $dffe~1528^Q~4 $dffe~1526^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36536 
1-0 1 
-11 1 

.names $dffe~1528^Q~5 $dffe~1526^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36538 
1-0 1 
-11 1 

.names $dffe~1528^Q~6 $dffe~1526^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36540 
1-0 1 
-11 1 

.names $dffe~1528^Q~7 $dffe~1526^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36542 
1-0 1 
-11 1 

.names $dffe~1530^Q~0 $dffe~1528^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36544 
1-0 1 
-11 1 

.names $dffe~1530^Q~1 $dffe~1528^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36546 
1-0 1 
-11 1 

.names $dffe~1530^Q~2 $dffe~1528^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36548 
1-0 1 
-11 1 

.names $dffe~1530^Q~3 $dffe~1528^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36550 
1-0 1 
-11 1 

.names $dffe~1530^Q~4 $dffe~1528^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36552 
1-0 1 
-11 1 

.names $dffe~1530^Q~5 $dffe~1528^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36554 
1-0 1 
-11 1 

.names $dffe~1530^Q~6 $dffe~1528^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36556 
1-0 1 
-11 1 

.names $dffe~1530^Q~7 $dffe~1528^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36558 
1-0 1 
-11 1 

.names $dffe~1529^Q~0 $dffe~1530^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36560 
1-0 1 
-11 1 

.names $dffe~1529^Q~1 $dffe~1530^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36562 
1-0 1 
-11 1 

.names $dffe~1529^Q~2 $dffe~1530^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36564 
1-0 1 
-11 1 

.names $dffe~1529^Q~3 $dffe~1530^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36566 
1-0 1 
-11 1 

.names $dffe~1529^Q~4 $dffe~1530^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36568 
1-0 1 
-11 1 

.names $dffe~1529^Q~5 $dffe~1530^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36570 
1-0 1 
-11 1 

.names $dffe~1529^Q~6 $dffe~1530^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36572 
1-0 1 
-11 1 

.names $dffe~1529^Q~7 $dffe~1530^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36574 
1-0 1 
-11 1 

.names $dffe~1531^Q~0 $dffe~1529^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36576 
1-0 1 
-11 1 

.names $dffe~1531^Q~1 $dffe~1529^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36578 
1-0 1 
-11 1 

.names $dffe~1531^Q~2 $dffe~1529^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36580 
1-0 1 
-11 1 

.names $dffe~1531^Q~3 $dffe~1529^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36582 
1-0 1 
-11 1 

.names $dffe~1531^Q~4 $dffe~1529^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36584 
1-0 1 
-11 1 

.names $dffe~1531^Q~5 $dffe~1529^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36586 
1-0 1 
-11 1 

.names $dffe~1531^Q~6 $dffe~1529^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36588 
1-0 1 
-11 1 

.names $dffe~1531^Q~7 $dffe~1529^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36590 
1-0 1 
-11 1 

.names $dffe~1536^Q~0 $dffe~1531^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36592 
1-0 1 
-11 1 

.names $dffe~1536^Q~1 $dffe~1531^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36594 
1-0 1 
-11 1 

.names $dffe~1536^Q~2 $dffe~1531^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36596 
1-0 1 
-11 1 

.names $dffe~1536^Q~3 $dffe~1531^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36598 
1-0 1 
-11 1 

.names $dffe~1536^Q~4 $dffe~1531^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36600 
1-0 1 
-11 1 

.names $dffe~1536^Q~5 $dffe~1531^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36602 
1-0 1 
-11 1 

.names $dffe~1536^Q~6 $dffe~1531^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36604 
1-0 1 
-11 1 

.names $dffe~1536^Q~7 $dffe~1531^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36606 
1-0 1 
-11 1 

.names $dffe~1535^Q~0 $dffe~1536^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36608 
1-0 1 
-11 1 

.names $dffe~1535^Q~1 $dffe~1536^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36610 
1-0 1 
-11 1 

.names $dffe~1535^Q~2 $dffe~1536^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36612 
1-0 1 
-11 1 

.names $dffe~1535^Q~3 $dffe~1536^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36614 
1-0 1 
-11 1 

.names $dffe~1535^Q~4 $dffe~1536^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36616 
1-0 1 
-11 1 

.names $dffe~1535^Q~5 $dffe~1536^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36618 
1-0 1 
-11 1 

.names $dffe~1535^Q~6 $dffe~1536^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36620 
1-0 1 
-11 1 

.names $dffe~1535^Q~7 $dffe~1536^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36622 
1-0 1 
-11 1 

.names $dffe~1537^Q~0 $dffe~1535^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36624 
1-0 1 
-11 1 

.names $dffe~1537^Q~1 $dffe~1535^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36626 
1-0 1 
-11 1 

.names $dffe~1537^Q~2 $dffe~1535^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36628 
1-0 1 
-11 1 

.names $dffe~1537^Q~3 $dffe~1535^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36630 
1-0 1 
-11 1 

.names $dffe~1537^Q~4 $dffe~1535^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36632 
1-0 1 
-11 1 

.names $dffe~1537^Q~5 $dffe~1535^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36634 
1-0 1 
-11 1 

.names $dffe~1537^Q~6 $dffe~1535^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36636 
1-0 1 
-11 1 

.names $dffe~1537^Q~7 $dffe~1535^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36638 
1-0 1 
-11 1 

.names $dffe~1539^Q~0 $dffe~1537^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36640 
1-0 1 
-11 1 

.names $dffe~1539^Q~1 $dffe~1537^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36642 
1-0 1 
-11 1 

.names $dffe~1539^Q~2 $dffe~1537^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36644 
1-0 1 
-11 1 

.names $dffe~1539^Q~3 $dffe~1537^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36646 
1-0 1 
-11 1 

.names $dffe~1539^Q~4 $dffe~1537^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36648 
1-0 1 
-11 1 

.names $dffe~1539^Q~5 $dffe~1537^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36650 
1-0 1 
-11 1 

.names $dffe~1539^Q~6 $dffe~1537^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36652 
1-0 1 
-11 1 

.names $dffe~1539^Q~7 $dffe~1537^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36654 
1-0 1 
-11 1 

.names $dffe~1538^Q~0 $dffe~1539^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36656 
1-0 1 
-11 1 

.names $dffe~1538^Q~1 $dffe~1539^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36658 
1-0 1 
-11 1 

.names $dffe~1538^Q~2 $dffe~1539^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36660 
1-0 1 
-11 1 

.names $dffe~1538^Q~3 $dffe~1539^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36662 
1-0 1 
-11 1 

.names $dffe~1538^Q~4 $dffe~1539^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36664 
1-0 1 
-11 1 

.names $dffe~1538^Q~5 $dffe~1539^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36666 
1-0 1 
-11 1 

.names $dffe~1538^Q~6 $dffe~1539^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36668 
1-0 1 
-11 1 

.names $dffe~1538^Q~7 $dffe~1539^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36670 
1-0 1 
-11 1 

.names $dffe~1540^Q~0 $dffe~1538^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36672 
1-0 1 
-11 1 

.names $dffe~1540^Q~1 $dffe~1538^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36674 
1-0 1 
-11 1 

.names $dffe~1540^Q~2 $dffe~1538^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36676 
1-0 1 
-11 1 

.names $dffe~1540^Q~3 $dffe~1538^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36678 
1-0 1 
-11 1 

.names $dffe~1540^Q~4 $dffe~1538^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36680 
1-0 1 
-11 1 

.names $dffe~1540^Q~5 $dffe~1538^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36682 
1-0 1 
-11 1 

.names $dffe~1540^Q~6 $dffe~1538^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36684 
1-0 1 
-11 1 

.names $dffe~1540^Q~7 $dffe~1538^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36686 
1-0 1 
-11 1 

.names $dffe~1542^Q~0 $dffe~1540^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36688 
1-0 1 
-11 1 

.names $dffe~1542^Q~1 $dffe~1540^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36690 
1-0 1 
-11 1 

.names $dffe~1542^Q~2 $dffe~1540^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36692 
1-0 1 
-11 1 

.names $dffe~1542^Q~3 $dffe~1540^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36694 
1-0 1 
-11 1 

.names $dffe~1542^Q~4 $dffe~1540^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36696 
1-0 1 
-11 1 

.names $dffe~1542^Q~5 $dffe~1540^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36698 
1-0 1 
-11 1 

.names $dffe~1542^Q~6 $dffe~1540^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36700 
1-0 1 
-11 1 

.names $dffe~1542^Q~7 $dffe~1540^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36702 
1-0 1 
-11 1 

.names $dffe~1541^Q~0 $dffe~1542^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36704 
1-0 1 
-11 1 

.names $dffe~1541^Q~1 $dffe~1542^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36706 
1-0 1 
-11 1 

.names $dffe~1541^Q~2 $dffe~1542^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36708 
1-0 1 
-11 1 

.names $dffe~1541^Q~3 $dffe~1542^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36710 
1-0 1 
-11 1 

.names $dffe~1541^Q~4 $dffe~1542^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36712 
1-0 1 
-11 1 

.names $dffe~1541^Q~5 $dffe~1542^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36714 
1-0 1 
-11 1 

.names $dffe~1541^Q~6 $dffe~1542^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36716 
1-0 1 
-11 1 

.names $dffe~1541^Q~7 $dffe~1542^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36718 
1-0 1 
-11 1 

.names $dffe~1543^Q~0 $dffe~1541^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36720 
1-0 1 
-11 1 

.names $dffe~1543^Q~1 $dffe~1541^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36722 
1-0 1 
-11 1 

.names $dffe~1543^Q~2 $dffe~1541^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36724 
1-0 1 
-11 1 

.names $dffe~1543^Q~3 $dffe~1541^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36726 
1-0 1 
-11 1 

.names $dffe~1543^Q~4 $dffe~1541^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36728 
1-0 1 
-11 1 

.names $dffe~1543^Q~5 $dffe~1541^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36730 
1-0 1 
-11 1 

.names $dffe~1543^Q~6 $dffe~1541^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36732 
1-0 1 
-11 1 

.names $dffe~1543^Q~7 $dffe~1541^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36734 
1-0 1 
-11 1 

.names $dffe~1545^Q~0 $dffe~1543^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36736 
1-0 1 
-11 1 

.names $dffe~1545^Q~1 $dffe~1543^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36738 
1-0 1 
-11 1 

.names $dffe~1545^Q~2 $dffe~1543^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36740 
1-0 1 
-11 1 

.names $dffe~1545^Q~3 $dffe~1543^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36742 
1-0 1 
-11 1 

.names $dffe~1545^Q~4 $dffe~1543^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36744 
1-0 1 
-11 1 

.names $dffe~1545^Q~5 $dffe~1543^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36746 
1-0 1 
-11 1 

.names $dffe~1545^Q~6 $dffe~1543^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36748 
1-0 1 
-11 1 

.names $dffe~1545^Q~7 $dffe~1543^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36750 
1-0 1 
-11 1 

.names $dffe~1544^Q~0 $dffe~1545^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36752 
1-0 1 
-11 1 

.names $dffe~1544^Q~1 $dffe~1545^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36754 
1-0 1 
-11 1 

.names $dffe~1544^Q~2 $dffe~1545^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36756 
1-0 1 
-11 1 

.names $dffe~1544^Q~3 $dffe~1545^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36758 
1-0 1 
-11 1 

.names $dffe~1544^Q~4 $dffe~1545^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36760 
1-0 1 
-11 1 

.names $dffe~1544^Q~5 $dffe~1545^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36762 
1-0 1 
-11 1 

.names $dffe~1544^Q~6 $dffe~1545^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36764 
1-0 1 
-11 1 

.names $dffe~1544^Q~7 $dffe~1545^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36766 
1-0 1 
-11 1 

.names $dffe~1546^Q~0 $dffe~1544^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36768 
1-0 1 
-11 1 

.names $dffe~1546^Q~1 $dffe~1544^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36770 
1-0 1 
-11 1 

.names $dffe~1546^Q~2 $dffe~1544^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36772 
1-0 1 
-11 1 

.names $dffe~1546^Q~3 $dffe~1544^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36774 
1-0 1 
-11 1 

.names $dffe~1546^Q~4 $dffe~1544^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36776 
1-0 1 
-11 1 

.names $dffe~1546^Q~5 $dffe~1544^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36778 
1-0 1 
-11 1 

.names $dffe~1546^Q~6 $dffe~1544^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36780 
1-0 1 
-11 1 

.names $dffe~1546^Q~7 $dffe~1544^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36782 
1-0 1 
-11 1 

.names $dffe~1548^Q~0 $dffe~1546^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36784 
1-0 1 
-11 1 

.names $dffe~1548^Q~1 $dffe~1546^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36786 
1-0 1 
-11 1 

.names $dffe~1548^Q~2 $dffe~1546^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36788 
1-0 1 
-11 1 

.names $dffe~1548^Q~3 $dffe~1546^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36790 
1-0 1 
-11 1 

.names $dffe~1548^Q~4 $dffe~1546^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36792 
1-0 1 
-11 1 

.names $dffe~1548^Q~5 $dffe~1546^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36794 
1-0 1 
-11 1 

.names $dffe~1548^Q~6 $dffe~1546^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36796 
1-0 1 
-11 1 

.names $dffe~1548^Q~7 $dffe~1546^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36798 
1-0 1 
-11 1 

.names $dffe~1547^Q~0 $dffe~1548^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36800 
1-0 1 
-11 1 

.names $dffe~1547^Q~1 $dffe~1548^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36802 
1-0 1 
-11 1 

.names $dffe~1547^Q~2 $dffe~1548^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36804 
1-0 1 
-11 1 

.names $dffe~1547^Q~3 $dffe~1548^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36806 
1-0 1 
-11 1 

.names $dffe~1547^Q~4 $dffe~1548^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36808 
1-0 1 
-11 1 

.names $dffe~1547^Q~5 $dffe~1548^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36810 
1-0 1 
-11 1 

.names $dffe~1547^Q~6 $dffe~1548^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36812 
1-0 1 
-11 1 

.names $dffe~1547^Q~7 $dffe~1548^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36814 
1-0 1 
-11 1 

.names $dffe~1549^Q~0 $dffe~1547^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36816 
1-0 1 
-11 1 

.names $dffe~1549^Q~1 $dffe~1547^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36818 
1-0 1 
-11 1 

.names $dffe~1549^Q~2 $dffe~1547^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36820 
1-0 1 
-11 1 

.names $dffe~1549^Q~3 $dffe~1547^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36822 
1-0 1 
-11 1 

.names $dffe~1549^Q~4 $dffe~1547^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36824 
1-0 1 
-11 1 

.names $dffe~1549^Q~5 $dffe~1547^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36826 
1-0 1 
-11 1 

.names $dffe~1549^Q~6 $dffe~1547^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36828 
1-0 1 
-11 1 

.names $dffe~1549^Q~7 $dffe~1547^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36830 
1-0 1 
-11 1 

.names $dffe~1551^Q~0 $dffe~1549^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36832 
1-0 1 
-11 1 

.names $dffe~1551^Q~1 $dffe~1549^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36834 
1-0 1 
-11 1 

.names $dffe~1551^Q~2 $dffe~1549^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36836 
1-0 1 
-11 1 

.names $dffe~1551^Q~3 $dffe~1549^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36838 
1-0 1 
-11 1 

.names $dffe~1551^Q~4 $dffe~1549^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36840 
1-0 1 
-11 1 

.names $dffe~1551^Q~5 $dffe~1549^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36842 
1-0 1 
-11 1 

.names $dffe~1551^Q~6 $dffe~1549^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36844 
1-0 1 
-11 1 

.names $dffe~1551^Q~7 $dffe~1549^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36846 
1-0 1 
-11 1 

.names $dffe~1550^Q~0 $dffe~1551^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36848 
1-0 1 
-11 1 

.names $dffe~1550^Q~1 $dffe~1551^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36850 
1-0 1 
-11 1 

.names $dffe~1550^Q~2 $dffe~1551^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36852 
1-0 1 
-11 1 

.names $dffe~1550^Q~3 $dffe~1551^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36854 
1-0 1 
-11 1 

.names $dffe~1550^Q~4 $dffe~1551^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36856 
1-0 1 
-11 1 

.names $dffe~1550^Q~5 $dffe~1551^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36858 
1-0 1 
-11 1 

.names $dffe~1550^Q~6 $dffe~1551^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36860 
1-0 1 
-11 1 

.names $dffe~1550^Q~7 $dffe~1551^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36862 
1-0 1 
-11 1 

.names $dffe~1552^Q~0 $dffe~1550^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36864 
1-0 1 
-11 1 

.names $dffe~1552^Q~1 $dffe~1550^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36866 
1-0 1 
-11 1 

.names $dffe~1552^Q~2 $dffe~1550^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36868 
1-0 1 
-11 1 

.names $dffe~1552^Q~3 $dffe~1550^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36870 
1-0 1 
-11 1 

.names $dffe~1552^Q~4 $dffe~1550^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36872 
1-0 1 
-11 1 

.names $dffe~1552^Q~5 $dffe~1550^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36874 
1-0 1 
-11 1 

.names $dffe~1552^Q~6 $dffe~1550^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36876 
1-0 1 
-11 1 

.names $dffe~1552^Q~7 $dffe~1550^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36878 
1-0 1 
-11 1 

.names $dffe~1554^Q~0 $dffe~1552^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36880 
1-0 1 
-11 1 

.names $dffe~1554^Q~1 $dffe~1552^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36882 
1-0 1 
-11 1 

.names $dffe~1554^Q~2 $dffe~1552^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36884 
1-0 1 
-11 1 

.names $dffe~1554^Q~3 $dffe~1552^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36886 
1-0 1 
-11 1 

.names $dffe~1554^Q~4 $dffe~1552^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36888 
1-0 1 
-11 1 

.names $dffe~1554^Q~5 $dffe~1552^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36890 
1-0 1 
-11 1 

.names $dffe~1554^Q~6 $dffe~1552^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36892 
1-0 1 
-11 1 

.names $dffe~1554^Q~7 $dffe~1552^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36894 
1-0 1 
-11 1 

.names $dffe~1553^Q~0 $dffe~1554^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36896 
1-0 1 
-11 1 

.names $dffe~1553^Q~1 $dffe~1554^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36898 
1-0 1 
-11 1 

.names $dffe~1553^Q~2 $dffe~1554^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36900 
1-0 1 
-11 1 

.names $dffe~1553^Q~3 $dffe~1554^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36902 
1-0 1 
-11 1 

.names $dffe~1553^Q~4 $dffe~1554^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36904 
1-0 1 
-11 1 

.names $dffe~1553^Q~5 $dffe~1554^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36906 
1-0 1 
-11 1 

.names $dffe~1553^Q~6 $dffe~1554^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36908 
1-0 1 
-11 1 

.names $dffe~1553^Q~7 $dffe~1554^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36910 
1-0 1 
-11 1 

.names $dffe~1555^Q~0 $dffe~1553^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36912 
1-0 1 
-11 1 

.names $dffe~1555^Q~1 $dffe~1553^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36914 
1-0 1 
-11 1 

.names $dffe~1555^Q~2 $dffe~1553^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36916 
1-0 1 
-11 1 

.names $dffe~1555^Q~3 $dffe~1553^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36918 
1-0 1 
-11 1 

.names $dffe~1555^Q~4 $dffe~1553^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36920 
1-0 1 
-11 1 

.names $dffe~1555^Q~5 $dffe~1553^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36922 
1-0 1 
-11 1 

.names $dffe~1555^Q~6 $dffe~1553^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36924 
1-0 1 
-11 1 

.names $dffe~1555^Q~7 $dffe~1553^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36926 
1-0 1 
-11 1 

.names $dffe~1557^Q~0 $dffe~1555^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36928 
1-0 1 
-11 1 

.names $dffe~1557^Q~1 $dffe~1555^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36930 
1-0 1 
-11 1 

.names $dffe~1557^Q~2 $dffe~1555^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36932 
1-0 1 
-11 1 

.names $dffe~1557^Q~3 $dffe~1555^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36934 
1-0 1 
-11 1 

.names $dffe~1557^Q~4 $dffe~1555^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36936 
1-0 1 
-11 1 

.names $dffe~1557^Q~5 $dffe~1555^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36938 
1-0 1 
-11 1 

.names $dffe~1557^Q~6 $dffe~1555^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36940 
1-0 1 
-11 1 

.names $dffe~1557^Q~7 $dffe~1555^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36942 
1-0 1 
-11 1 

.names $dffe~1556^Q~0 $dffe~1557^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36944 
1-0 1 
-11 1 

.names $dffe~1556^Q~1 $dffe~1557^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36946 
1-0 1 
-11 1 

.names $dffe~1556^Q~2 $dffe~1557^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36948 
1-0 1 
-11 1 

.names $dffe~1556^Q~3 $dffe~1557^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36950 
1-0 1 
-11 1 

.names $dffe~1556^Q~4 $dffe~1557^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36952 
1-0 1 
-11 1 

.names $dffe~1556^Q~5 $dffe~1557^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36954 
1-0 1 
-11 1 

.names $dffe~1556^Q~6 $dffe~1557^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36956 
1-0 1 
-11 1 

.names $dffe~1556^Q~7 $dffe~1557^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36958 
1-0 1 
-11 1 

.names $dffe~1558^Q~0 $dffe~1556^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36960 
1-0 1 
-11 1 

.names $dffe~1558^Q~1 $dffe~1556^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36962 
1-0 1 
-11 1 

.names $dffe~1558^Q~2 $dffe~1556^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36964 
1-0 1 
-11 1 

.names $dffe~1558^Q~3 $dffe~1556^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36966 
1-0 1 
-11 1 

.names $dffe~1558^Q~4 $dffe~1556^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36968 
1-0 1 
-11 1 

.names $dffe~1558^Q~5 $dffe~1556^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36970 
1-0 1 
-11 1 

.names $dffe~1558^Q~6 $dffe~1556^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36972 
1-0 1 
-11 1 

.names $dffe~1558^Q~7 $dffe~1556^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36974 
1-0 1 
-11 1 

.names $dffe~1533^Q~0 $dffe~1558^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36976 
1-0 1 
-11 1 

.names $dffe~1533^Q~1 $dffe~1558^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36978 
1-0 1 
-11 1 

.names $dffe~1533^Q~2 $dffe~1558^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36980 
1-0 1 
-11 1 

.names $dffe~1533^Q~3 $dffe~1558^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36982 
1-0 1 
-11 1 

.names $dffe~1533^Q~4 $dffe~1558^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36984 
1-0 1 
-11 1 

.names $dffe~1533^Q~5 $dffe~1558^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36986 
1-0 1 
-11 1 

.names $dffe~1533^Q~6 $dffe~1558^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36988 
1-0 1 
-11 1 

.names $dffe~1533^Q~7 $dffe~1558^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36990 
1-0 1 
-11 1 

.names $dffe~1532^Q~0 $dffe~1533^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36992 
1-0 1 
-11 1 

.names $dffe~1532^Q~1 $dffe~1533^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36994 
1-0 1 
-11 1 

.names $dffe~1532^Q~2 $dffe~1533^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36996 
1-0 1 
-11 1 

.names $dffe~1532^Q~3 $dffe~1533^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$36998 
1-0 1 
-11 1 

.names $dffe~1532^Q~4 $dffe~1533^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37000 
1-0 1 
-11 1 

.names $dffe~1532^Q~5 $dffe~1533^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37002 
1-0 1 
-11 1 

.names $dffe~1532^Q~6 $dffe~1533^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37004 
1-0 1 
-11 1 

.names $dffe~1532^Q~7 $dffe~1533^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37006 
1-0 1 
-11 1 

.names $dffe~1534^Q~0 $dffe~1532^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37008 
1-0 1 
-11 1 

.names $dffe~1534^Q~1 $dffe~1532^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37010 
1-0 1 
-11 1 

.names $dffe~1534^Q~2 $dffe~1532^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37012 
1-0 1 
-11 1 

.names $dffe~1534^Q~3 $dffe~1532^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37014 
1-0 1 
-11 1 

.names $dffe~1534^Q~4 $dffe~1532^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37016 
1-0 1 
-11 1 

.names $dffe~1534^Q~5 $dffe~1532^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37018 
1-0 1 
-11 1 

.names $dffe~1534^Q~6 $dffe~1532^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37020 
1-0 1 
-11 1 

.names $dffe~1534^Q~7 $dffe~1532^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37022 
1-0 1 
-11 1 

.names $dffe~1560^Q~0 $dffe~1534^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37024 
1-0 1 
-11 1 

.names $dffe~1560^Q~1 $dffe~1534^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37026 
1-0 1 
-11 1 

.names $dffe~1560^Q~2 $dffe~1534^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37028 
1-0 1 
-11 1 

.names $dffe~1560^Q~3 $dffe~1534^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37030 
1-0 1 
-11 1 

.names $dffe~1560^Q~4 $dffe~1534^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37032 
1-0 1 
-11 1 

.names $dffe~1560^Q~5 $dffe~1534^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37034 
1-0 1 
-11 1 

.names $dffe~1560^Q~6 $dffe~1534^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37036 
1-0 1 
-11 1 

.names $dffe~1560^Q~7 $dffe~1534^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37038 
1-0 1 
-11 1 

.names $dffe~1559^Q~0 $dffe~1560^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37040 
1-0 1 
-11 1 

.names $dffe~1559^Q~1 $dffe~1560^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37042 
1-0 1 
-11 1 

.names $dffe~1559^Q~2 $dffe~1560^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37044 
1-0 1 
-11 1 

.names $dffe~1559^Q~3 $dffe~1560^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37046 
1-0 1 
-11 1 

.names $dffe~1559^Q~4 $dffe~1560^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37048 
1-0 1 
-11 1 

.names $dffe~1559^Q~5 $dffe~1560^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37050 
1-0 1 
-11 1 

.names $dffe~1559^Q~6 $dffe~1560^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37052 
1-0 1 
-11 1 

.names $dffe~1559^Q~7 $dffe~1560^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37054 
1-0 1 
-11 1 

.names $dffe~1561^Q~0 $dffe~1559^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37056 
1-0 1 
-11 1 

.names $dffe~1561^Q~1 $dffe~1559^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37058 
1-0 1 
-11 1 

.names $dffe~1561^Q~2 $dffe~1559^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37060 
1-0 1 
-11 1 

.names $dffe~1561^Q~3 $dffe~1559^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37062 
1-0 1 
-11 1 

.names $dffe~1561^Q~4 $dffe~1559^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37064 
1-0 1 
-11 1 

.names $dffe~1561^Q~5 $dffe~1559^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37066 
1-0 1 
-11 1 

.names $dffe~1561^Q~6 $dffe~1559^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37068 
1-0 1 
-11 1 

.names $dffe~1561^Q~7 $dffe~1559^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37070 
1-0 1 
-11 1 

.names $dffe~1562^Q~0 $dffe~1563^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37076 
1-0 1 
-11 1 

.names $dffe~1562^Q~1 $dffe~1563^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37078 
1-0 1 
-11 1 

.names $dffe~1562^Q~2 $dffe~1563^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37080 
1-0 1 
-11 1 

.names $dffe~1562^Q~3 $dffe~1563^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37082 
1-0 1 
-11 1 

.names $dffe~1562^Q~4 $dffe~1563^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37084 
1-0 1 
-11 1 

.names $dffe~1562^Q~5 $dffe~1563^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37086 
1-0 1 
-11 1 

.names $dffe~1562^Q~6 $dffe~1563^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37088 
1-0 1 
-11 1 

.names $dffe~1562^Q~7 $dffe~1563^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37090 
1-0 1 
-11 1 

.names $dffe~1564^Q~0 $dffe~1562^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37092 
1-0 1 
-11 1 

.names $dffe~1564^Q~1 $dffe~1562^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37094 
1-0 1 
-11 1 

.names $dffe~1564^Q~2 $dffe~1562^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37096 
1-0 1 
-11 1 

.names $dffe~1564^Q~3 $dffe~1562^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37098 
1-0 1 
-11 1 

.names $dffe~1564^Q~4 $dffe~1562^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37100 
1-0 1 
-11 1 

.names $dffe~1564^Q~5 $dffe~1562^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37102 
1-0 1 
-11 1 

.names $dffe~1564^Q~6 $dffe~1562^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37104 
1-0 1 
-11 1 

.names $dffe~1564^Q~7 $dffe~1562^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37106 
1-0 1 
-11 1 

.names $dffe~1566^Q~0 $dffe~1564^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37108 
1-0 1 
-11 1 

.names $dffe~1566^Q~1 $dffe~1564^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37110 
1-0 1 
-11 1 

.names $dffe~1566^Q~2 $dffe~1564^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37112 
1-0 1 
-11 1 

.names $dffe~1566^Q~3 $dffe~1564^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37114 
1-0 1 
-11 1 

.names $dffe~1566^Q~4 $dffe~1564^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37116 
1-0 1 
-11 1 

.names $dffe~1566^Q~5 $dffe~1564^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37118 
1-0 1 
-11 1 

.names $dffe~1566^Q~6 $dffe~1564^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37120 
1-0 1 
-11 1 

.names $dffe~1566^Q~7 $dffe~1564^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37122 
1-0 1 
-11 1 

.names $dffe~1565^Q~0 $dffe~1566^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37124 
1-0 1 
-11 1 

.names $dffe~1565^Q~1 $dffe~1566^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37126 
1-0 1 
-11 1 

.names $dffe~1565^Q~2 $dffe~1566^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37128 
1-0 1 
-11 1 

.names $dffe~1565^Q~3 $dffe~1566^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37130 
1-0 1 
-11 1 

.names $dffe~1565^Q~4 $dffe~1566^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37132 
1-0 1 
-11 1 

.names $dffe~1565^Q~5 $dffe~1566^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37134 
1-0 1 
-11 1 

.names $dffe~1565^Q~6 $dffe~1566^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37136 
1-0 1 
-11 1 

.names $dffe~1565^Q~7 $dffe~1566^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37138 
1-0 1 
-11 1 

.names $dffe~1567^Q~0 $dffe~1565^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37140 
1-0 1 
-11 1 

.names $dffe~1567^Q~1 $dffe~1565^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37142 
1-0 1 
-11 1 

.names $dffe~1567^Q~2 $dffe~1565^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37144 
1-0 1 
-11 1 

.names $dffe~1567^Q~3 $dffe~1565^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37146 
1-0 1 
-11 1 

.names $dffe~1567^Q~4 $dffe~1565^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37148 
1-0 1 
-11 1 

.names $dffe~1567^Q~5 $dffe~1565^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37150 
1-0 1 
-11 1 

.names $dffe~1567^Q~6 $dffe~1565^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37152 
1-0 1 
-11 1 

.names $dffe~1567^Q~7 $dffe~1565^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37154 
1-0 1 
-11 1 

.names $dffe~1572^Q~0 $dffe~1567^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37156 
1-0 1 
-11 1 

.names $dffe~1572^Q~1 $dffe~1567^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37158 
1-0 1 
-11 1 

.names $dffe~1572^Q~2 $dffe~1567^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37160 
1-0 1 
-11 1 

.names $dffe~1572^Q~3 $dffe~1567^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37162 
1-0 1 
-11 1 

.names $dffe~1572^Q~4 $dffe~1567^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37164 
1-0 1 
-11 1 

.names $dffe~1572^Q~5 $dffe~1567^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37166 
1-0 1 
-11 1 

.names $dffe~1572^Q~6 $dffe~1567^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37168 
1-0 1 
-11 1 

.names $dffe~1572^Q~7 $dffe~1567^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37170 
1-0 1 
-11 1 

.names $dffe~1571^Q~0 $dffe~1572^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37172 
1-0 1 
-11 1 

.names $dffe~1571^Q~1 $dffe~1572^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37174 
1-0 1 
-11 1 

.names $dffe~1571^Q~2 $dffe~1572^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37176 
1-0 1 
-11 1 

.names $dffe~1571^Q~3 $dffe~1572^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37178 
1-0 1 
-11 1 

.names $dffe~1571^Q~4 $dffe~1572^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37180 
1-0 1 
-11 1 

.names $dffe~1571^Q~5 $dffe~1572^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37182 
1-0 1 
-11 1 

.names $dffe~1571^Q~6 $dffe~1572^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37184 
1-0 1 
-11 1 

.names $dffe~1571^Q~7 $dffe~1572^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37186 
1-0 1 
-11 1 

.names $dffe~1573^Q~0 $dffe~1571^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37188 
1-0 1 
-11 1 

.names $dffe~1573^Q~1 $dffe~1571^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37190 
1-0 1 
-11 1 

.names $dffe~1573^Q~2 $dffe~1571^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37192 
1-0 1 
-11 1 

.names $dffe~1573^Q~3 $dffe~1571^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37194 
1-0 1 
-11 1 

.names $dffe~1573^Q~4 $dffe~1571^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37196 
1-0 1 
-11 1 

.names $dffe~1573^Q~5 $dffe~1571^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37198 
1-0 1 
-11 1 

.names $dffe~1573^Q~6 $dffe~1571^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37200 
1-0 1 
-11 1 

.names $dffe~1573^Q~7 $dffe~1571^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37202 
1-0 1 
-11 1 

.names $dffe~1575^Q~0 $dffe~1573^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37204 
1-0 1 
-11 1 

.names $dffe~1575^Q~1 $dffe~1573^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37206 
1-0 1 
-11 1 

.names $dffe~1575^Q~2 $dffe~1573^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37208 
1-0 1 
-11 1 

.names $dffe~1575^Q~3 $dffe~1573^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37210 
1-0 1 
-11 1 

.names $dffe~1575^Q~4 $dffe~1573^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37212 
1-0 1 
-11 1 

.names $dffe~1575^Q~5 $dffe~1573^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37214 
1-0 1 
-11 1 

.names $dffe~1575^Q~6 $dffe~1573^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37216 
1-0 1 
-11 1 

.names $dffe~1575^Q~7 $dffe~1573^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37218 
1-0 1 
-11 1 

.names $dffe~1574^Q~0 $dffe~1575^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37220 
1-0 1 
-11 1 

.names $dffe~1574^Q~1 $dffe~1575^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37222 
1-0 1 
-11 1 

.names $dffe~1574^Q~2 $dffe~1575^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37224 
1-0 1 
-11 1 

.names $dffe~1574^Q~3 $dffe~1575^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37226 
1-0 1 
-11 1 

.names $dffe~1574^Q~4 $dffe~1575^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37228 
1-0 1 
-11 1 

.names $dffe~1574^Q~5 $dffe~1575^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37230 
1-0 1 
-11 1 

.names $dffe~1574^Q~6 $dffe~1575^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37232 
1-0 1 
-11 1 

.names $dffe~1574^Q~7 $dffe~1575^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37234 
1-0 1 
-11 1 

.names $dffe~1576^Q~0 $dffe~1574^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37236 
1-0 1 
-11 1 

.names $dffe~1576^Q~1 $dffe~1574^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37238 
1-0 1 
-11 1 

.names $dffe~1576^Q~2 $dffe~1574^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37240 
1-0 1 
-11 1 

.names $dffe~1576^Q~3 $dffe~1574^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37242 
1-0 1 
-11 1 

.names $dffe~1576^Q~4 $dffe~1574^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37244 
1-0 1 
-11 1 

.names $dffe~1576^Q~5 $dffe~1574^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37246 
1-0 1 
-11 1 

.names $dffe~1576^Q~6 $dffe~1574^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37248 
1-0 1 
-11 1 

.names $dffe~1576^Q~7 $dffe~1574^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37250 
1-0 1 
-11 1 

.names $dffe~1578^Q~0 $dffe~1576^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37252 
1-0 1 
-11 1 

.names $dffe~1578^Q~1 $dffe~1576^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37254 
1-0 1 
-11 1 

.names $dffe~1578^Q~2 $dffe~1576^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37256 
1-0 1 
-11 1 

.names $dffe~1578^Q~3 $dffe~1576^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37258 
1-0 1 
-11 1 

.names $dffe~1578^Q~4 $dffe~1576^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37260 
1-0 1 
-11 1 

.names $dffe~1578^Q~5 $dffe~1576^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37262 
1-0 1 
-11 1 

.names $dffe~1578^Q~6 $dffe~1576^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37264 
1-0 1 
-11 1 

.names $dffe~1578^Q~7 $dffe~1576^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37266 
1-0 1 
-11 1 

.names $dffe~1577^Q~0 $dffe~1578^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37268 
1-0 1 
-11 1 

.names $dffe~1577^Q~1 $dffe~1578^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37270 
1-0 1 
-11 1 

.names $dffe~1577^Q~2 $dffe~1578^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37272 
1-0 1 
-11 1 

.names $dffe~1577^Q~3 $dffe~1578^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37274 
1-0 1 
-11 1 

.names $dffe~1577^Q~4 $dffe~1578^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37276 
1-0 1 
-11 1 

.names $dffe~1577^Q~5 $dffe~1578^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37278 
1-0 1 
-11 1 

.names $dffe~1577^Q~6 $dffe~1578^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37280 
1-0 1 
-11 1 

.names $dffe~1577^Q~7 $dffe~1578^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37282 
1-0 1 
-11 1 

.names $dffe~1579^Q~0 $dffe~1577^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37284 
1-0 1 
-11 1 

.names $dffe~1579^Q~1 $dffe~1577^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37286 
1-0 1 
-11 1 

.names $dffe~1579^Q~2 $dffe~1577^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37288 
1-0 1 
-11 1 

.names $dffe~1579^Q~3 $dffe~1577^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37290 
1-0 1 
-11 1 

.names $dffe~1579^Q~4 $dffe~1577^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37292 
1-0 1 
-11 1 

.names $dffe~1579^Q~5 $dffe~1577^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37294 
1-0 1 
-11 1 

.names $dffe~1579^Q~6 $dffe~1577^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37296 
1-0 1 
-11 1 

.names $dffe~1579^Q~7 $dffe~1577^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37298 
1-0 1 
-11 1 

.names $dffe~1581^Q~0 $dffe~1579^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37300 
1-0 1 
-11 1 

.names $dffe~1581^Q~1 $dffe~1579^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37302 
1-0 1 
-11 1 

.names $dffe~1581^Q~2 $dffe~1579^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37304 
1-0 1 
-11 1 

.names $dffe~1581^Q~3 $dffe~1579^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37306 
1-0 1 
-11 1 

.names $dffe~1581^Q~4 $dffe~1579^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37308 
1-0 1 
-11 1 

.names $dffe~1581^Q~5 $dffe~1579^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37310 
1-0 1 
-11 1 

.names $dffe~1581^Q~6 $dffe~1579^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37312 
1-0 1 
-11 1 

.names $dffe~1581^Q~7 $dffe~1579^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37314 
1-0 1 
-11 1 

.names $dffe~1580^Q~0 $dffe~1581^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37316 
1-0 1 
-11 1 

.names $dffe~1580^Q~1 $dffe~1581^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37318 
1-0 1 
-11 1 

.names $dffe~1580^Q~2 $dffe~1581^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37320 
1-0 1 
-11 1 

.names $dffe~1580^Q~3 $dffe~1581^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37322 
1-0 1 
-11 1 

.names $dffe~1580^Q~4 $dffe~1581^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37324 
1-0 1 
-11 1 

.names $dffe~1580^Q~5 $dffe~1581^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37326 
1-0 1 
-11 1 

.names $dffe~1580^Q~6 $dffe~1581^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37328 
1-0 1 
-11 1 

.names $dffe~1580^Q~7 $dffe~1581^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37330 
1-0 1 
-11 1 

.names $dffe~1582^Q~0 $dffe~1580^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37332 
1-0 1 
-11 1 

.names $dffe~1582^Q~1 $dffe~1580^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37334 
1-0 1 
-11 1 

.names $dffe~1582^Q~2 $dffe~1580^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37336 
1-0 1 
-11 1 

.names $dffe~1582^Q~3 $dffe~1580^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37338 
1-0 1 
-11 1 

.names $dffe~1582^Q~4 $dffe~1580^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37340 
1-0 1 
-11 1 

.names $dffe~1582^Q~5 $dffe~1580^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37342 
1-0 1 
-11 1 

.names $dffe~1582^Q~6 $dffe~1580^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37344 
1-0 1 
-11 1 

.names $dffe~1582^Q~7 $dffe~1580^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37346 
1-0 1 
-11 1 

.names $dffe~1584^Q~0 $dffe~1582^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37348 
1-0 1 
-11 1 

.names $dffe~1584^Q~1 $dffe~1582^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37350 
1-0 1 
-11 1 

.names $dffe~1584^Q~2 $dffe~1582^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37352 
1-0 1 
-11 1 

.names $dffe~1584^Q~3 $dffe~1582^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37354 
1-0 1 
-11 1 

.names $dffe~1584^Q~4 $dffe~1582^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37356 
1-0 1 
-11 1 

.names $dffe~1584^Q~5 $dffe~1582^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37358 
1-0 1 
-11 1 

.names $dffe~1584^Q~6 $dffe~1582^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37360 
1-0 1 
-11 1 

.names $dffe~1584^Q~7 $dffe~1582^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37362 
1-0 1 
-11 1 

.names $dffe~1583^Q~0 $dffe~1584^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37364 
1-0 1 
-11 1 

.names $dffe~1583^Q~1 $dffe~1584^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37366 
1-0 1 
-11 1 

.names $dffe~1583^Q~2 $dffe~1584^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37368 
1-0 1 
-11 1 

.names $dffe~1583^Q~3 $dffe~1584^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37370 
1-0 1 
-11 1 

.names $dffe~1583^Q~4 $dffe~1584^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37372 
1-0 1 
-11 1 

.names $dffe~1583^Q~5 $dffe~1584^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37374 
1-0 1 
-11 1 

.names $dffe~1583^Q~6 $dffe~1584^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37376 
1-0 1 
-11 1 

.names $dffe~1583^Q~7 $dffe~1584^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37378 
1-0 1 
-11 1 

.names $dffe~1585^Q~0 $dffe~1583^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37380 
1-0 1 
-11 1 

.names $dffe~1585^Q~1 $dffe~1583^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37382 
1-0 1 
-11 1 

.names $dffe~1585^Q~2 $dffe~1583^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37384 
1-0 1 
-11 1 

.names $dffe~1585^Q~3 $dffe~1583^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37386 
1-0 1 
-11 1 

.names $dffe~1585^Q~4 $dffe~1583^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37388 
1-0 1 
-11 1 

.names $dffe~1585^Q~5 $dffe~1583^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37390 
1-0 1 
-11 1 

.names $dffe~1585^Q~6 $dffe~1583^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37392 
1-0 1 
-11 1 

.names $dffe~1585^Q~7 $dffe~1583^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37394 
1-0 1 
-11 1 

.names $dffe~1587^Q~0 $dffe~1585^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37396 
1-0 1 
-11 1 

.names $dffe~1587^Q~1 $dffe~1585^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37398 
1-0 1 
-11 1 

.names $dffe~1587^Q~2 $dffe~1585^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37400 
1-0 1 
-11 1 

.names $dffe~1587^Q~3 $dffe~1585^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37402 
1-0 1 
-11 1 

.names $dffe~1587^Q~4 $dffe~1585^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37404 
1-0 1 
-11 1 

.names $dffe~1587^Q~5 $dffe~1585^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37406 
1-0 1 
-11 1 

.names $dffe~1587^Q~6 $dffe~1585^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37408 
1-0 1 
-11 1 

.names $dffe~1587^Q~7 $dffe~1585^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37410 
1-0 1 
-11 1 

.names $dffe~1586^Q~0 $dffe~1587^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37412 
1-0 1 
-11 1 

.names $dffe~1586^Q~1 $dffe~1587^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37414 
1-0 1 
-11 1 

.names $dffe~1586^Q~2 $dffe~1587^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37416 
1-0 1 
-11 1 

.names $dffe~1586^Q~3 $dffe~1587^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37418 
1-0 1 
-11 1 

.names $dffe~1586^Q~4 $dffe~1587^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37420 
1-0 1 
-11 1 

.names $dffe~1586^Q~5 $dffe~1587^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37422 
1-0 1 
-11 1 

.names $dffe~1586^Q~6 $dffe~1587^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37424 
1-0 1 
-11 1 

.names $dffe~1586^Q~7 $dffe~1587^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37426 
1-0 1 
-11 1 

.names $dffe~1588^Q~0 $dffe~1586^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37428 
1-0 1 
-11 1 

.names $dffe~1588^Q~1 $dffe~1586^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37430 
1-0 1 
-11 1 

.names $dffe~1588^Q~2 $dffe~1586^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37432 
1-0 1 
-11 1 

.names $dffe~1588^Q~3 $dffe~1586^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37434 
1-0 1 
-11 1 

.names $dffe~1588^Q~4 $dffe~1586^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37436 
1-0 1 
-11 1 

.names $dffe~1588^Q~5 $dffe~1586^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37438 
1-0 1 
-11 1 

.names $dffe~1588^Q~6 $dffe~1586^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37440 
1-0 1 
-11 1 

.names $dffe~1588^Q~7 $dffe~1586^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37442 
1-0 1 
-11 1 

.names $dffe~1590^Q~0 $dffe~1588^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37444 
1-0 1 
-11 1 

.names $dffe~1590^Q~1 $dffe~1588^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37446 
1-0 1 
-11 1 

.names $dffe~1590^Q~2 $dffe~1588^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37448 
1-0 1 
-11 1 

.names $dffe~1590^Q~3 $dffe~1588^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37450 
1-0 1 
-11 1 

.names $dffe~1590^Q~4 $dffe~1588^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37452 
1-0 1 
-11 1 

.names $dffe~1590^Q~5 $dffe~1588^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37454 
1-0 1 
-11 1 

.names $dffe~1590^Q~6 $dffe~1588^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37456 
1-0 1 
-11 1 

.names $dffe~1590^Q~7 $dffe~1588^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37458 
1-0 1 
-11 1 

.names $dffe~1589^Q~0 $dffe~1590^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37460 
1-0 1 
-11 1 

.names $dffe~1589^Q~1 $dffe~1590^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37462 
1-0 1 
-11 1 

.names $dffe~1589^Q~2 $dffe~1590^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37464 
1-0 1 
-11 1 

.names $dffe~1589^Q~3 $dffe~1590^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37466 
1-0 1 
-11 1 

.names $dffe~1589^Q~4 $dffe~1590^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37468 
1-0 1 
-11 1 

.names $dffe~1589^Q~5 $dffe~1590^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37470 
1-0 1 
-11 1 

.names $dffe~1589^Q~6 $dffe~1590^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37472 
1-0 1 
-11 1 

.names $dffe~1589^Q~7 $dffe~1590^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37474 
1-0 1 
-11 1 

.names $dffe~1591^Q~0 $dffe~1589^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37476 
1-0 1 
-11 1 

.names $dffe~1591^Q~1 $dffe~1589^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37478 
1-0 1 
-11 1 

.names $dffe~1591^Q~2 $dffe~1589^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37480 
1-0 1 
-11 1 

.names $dffe~1591^Q~3 $dffe~1589^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37482 
1-0 1 
-11 1 

.names $dffe~1591^Q~4 $dffe~1589^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37484 
1-0 1 
-11 1 

.names $dffe~1591^Q~5 $dffe~1589^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37486 
1-0 1 
-11 1 

.names $dffe~1591^Q~6 $dffe~1589^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37488 
1-0 1 
-11 1 

.names $dffe~1591^Q~7 $dffe~1589^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37490 
1-0 1 
-11 1 

.names $dffe~1593^Q~0 $dffe~1591^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37492 
1-0 1 
-11 1 

.names $dffe~1593^Q~1 $dffe~1591^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37494 
1-0 1 
-11 1 

.names $dffe~1593^Q~2 $dffe~1591^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37496 
1-0 1 
-11 1 

.names $dffe~1593^Q~3 $dffe~1591^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37498 
1-0 1 
-11 1 

.names $dffe~1593^Q~4 $dffe~1591^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37500 
1-0 1 
-11 1 

.names $dffe~1593^Q~5 $dffe~1591^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37502 
1-0 1 
-11 1 

.names $dffe~1593^Q~6 $dffe~1591^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37504 
1-0 1 
-11 1 

.names $dffe~1593^Q~7 $dffe~1591^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37506 
1-0 1 
-11 1 

.names $dffe~1592^Q~0 $dffe~1593^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37508 
1-0 1 
-11 1 

.names $dffe~1592^Q~1 $dffe~1593^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37510 
1-0 1 
-11 1 

.names $dffe~1592^Q~2 $dffe~1593^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37512 
1-0 1 
-11 1 

.names $dffe~1592^Q~3 $dffe~1593^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37514 
1-0 1 
-11 1 

.names $dffe~1592^Q~4 $dffe~1593^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37516 
1-0 1 
-11 1 

.names $dffe~1592^Q~5 $dffe~1593^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37518 
1-0 1 
-11 1 

.names $dffe~1592^Q~6 $dffe~1593^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37520 
1-0 1 
-11 1 

.names $dffe~1592^Q~7 $dffe~1593^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37522 
1-0 1 
-11 1 

.names $dffe~1594^Q~0 $dffe~1592^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37524 
1-0 1 
-11 1 

.names $dffe~1594^Q~1 $dffe~1592^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37526 
1-0 1 
-11 1 

.names $dffe~1594^Q~2 $dffe~1592^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37528 
1-0 1 
-11 1 

.names $dffe~1594^Q~3 $dffe~1592^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37530 
1-0 1 
-11 1 

.names $dffe~1594^Q~4 $dffe~1592^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37532 
1-0 1 
-11 1 

.names $dffe~1594^Q~5 $dffe~1592^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37534 
1-0 1 
-11 1 

.names $dffe~1594^Q~6 $dffe~1592^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37536 
1-0 1 
-11 1 

.names $dffe~1594^Q~7 $dffe~1592^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37538 
1-0 1 
-11 1 

.names $dffe~1569^Q~0 $dffe~1594^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37540 
1-0 1 
-11 1 

.names $dffe~1569^Q~1 $dffe~1594^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37542 
1-0 1 
-11 1 

.names $dffe~1569^Q~2 $dffe~1594^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37544 
1-0 1 
-11 1 

.names $dffe~1569^Q~3 $dffe~1594^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37546 
1-0 1 
-11 1 

.names $dffe~1569^Q~4 $dffe~1594^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37548 
1-0 1 
-11 1 

.names $dffe~1569^Q~5 $dffe~1594^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37550 
1-0 1 
-11 1 

.names $dffe~1569^Q~6 $dffe~1594^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37552 
1-0 1 
-11 1 

.names $dffe~1569^Q~7 $dffe~1594^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37554 
1-0 1 
-11 1 

.names $dffe~1568^Q~0 $dffe~1569^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37556 
1-0 1 
-11 1 

.names $dffe~1568^Q~1 $dffe~1569^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37558 
1-0 1 
-11 1 

.names $dffe~1568^Q~2 $dffe~1569^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37560 
1-0 1 
-11 1 

.names $dffe~1568^Q~3 $dffe~1569^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37562 
1-0 1 
-11 1 

.names $dffe~1568^Q~4 $dffe~1569^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37564 
1-0 1 
-11 1 

.names $dffe~1568^Q~5 $dffe~1569^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37566 
1-0 1 
-11 1 

.names $dffe~1568^Q~6 $dffe~1569^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37568 
1-0 1 
-11 1 

.names $dffe~1568^Q~7 $dffe~1569^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37570 
1-0 1 
-11 1 

.names $dffe~1570^Q~0 $dffe~1568^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37572 
1-0 1 
-11 1 

.names $dffe~1570^Q~1 $dffe~1568^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37574 
1-0 1 
-11 1 

.names $dffe~1570^Q~2 $dffe~1568^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37576 
1-0 1 
-11 1 

.names $dffe~1570^Q~3 $dffe~1568^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37578 
1-0 1 
-11 1 

.names $dffe~1570^Q~4 $dffe~1568^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37580 
1-0 1 
-11 1 

.names $dffe~1570^Q~5 $dffe~1568^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37582 
1-0 1 
-11 1 

.names $dffe~1570^Q~6 $dffe~1568^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37584 
1-0 1 
-11 1 

.names $dffe~1570^Q~7 $dffe~1568^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37586 
1-0 1 
-11 1 

.names $dffe~1596^Q~0 $dffe~1570^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37588 
1-0 1 
-11 1 

.names $dffe~1596^Q~1 $dffe~1570^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37590 
1-0 1 
-11 1 

.names $dffe~1596^Q~2 $dffe~1570^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37592 
1-0 1 
-11 1 

.names $dffe~1596^Q~3 $dffe~1570^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37594 
1-0 1 
-11 1 

.names $dffe~1596^Q~4 $dffe~1570^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37596 
1-0 1 
-11 1 

.names $dffe~1596^Q~5 $dffe~1570^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37598 
1-0 1 
-11 1 

.names $dffe~1596^Q~6 $dffe~1570^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37600 
1-0 1 
-11 1 

.names $dffe~1596^Q~7 $dffe~1570^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37602 
1-0 1 
-11 1 

.names $dffe~1595^Q~0 $dffe~1596^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37604 
1-0 1 
-11 1 

.names $dffe~1595^Q~1 $dffe~1596^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37606 
1-0 1 
-11 1 

.names $dffe~1595^Q~2 $dffe~1596^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37608 
1-0 1 
-11 1 

.names $dffe~1595^Q~3 $dffe~1596^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37610 
1-0 1 
-11 1 

.names $dffe~1595^Q~4 $dffe~1596^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37612 
1-0 1 
-11 1 

.names $dffe~1595^Q~5 $dffe~1596^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37614 
1-0 1 
-11 1 

.names $dffe~1595^Q~6 $dffe~1596^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37616 
1-0 1 
-11 1 

.names $dffe~1595^Q~7 $dffe~1596^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37618 
1-0 1 
-11 1 

.names $dffe~1597^Q~0 $dffe~1595^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37620 
1-0 1 
-11 1 

.names $dffe~1597^Q~1 $dffe~1595^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37622 
1-0 1 
-11 1 

.names $dffe~1597^Q~2 $dffe~1595^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37624 
1-0 1 
-11 1 

.names $dffe~1597^Q~3 $dffe~1595^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37626 
1-0 1 
-11 1 

.names $dffe~1597^Q~4 $dffe~1595^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37628 
1-0 1 
-11 1 

.names $dffe~1597^Q~5 $dffe~1595^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37630 
1-0 1 
-11 1 

.names $dffe~1597^Q~6 $dffe~1595^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37632 
1-0 1 
-11 1 

.names $dffe~1597^Q~7 $dffe~1595^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37634 
1-0 1 
-11 1 

.names $dffe~1563^Q~0 $dffe~1422^Q~0 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37636 
1-0 1 
-11 1 

.names $dffe~1563^Q~1 $dffe~1422^Q~1 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37638 
1-0 1 
-11 1 

.names $dffe~1563^Q~2 $dffe~1422^Q~2 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37640 
1-0 1 
-11 1 

.names $dffe~1563^Q~3 $dffe~1422^Q~3 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37642 
1-0 1 
-11 1 

.names $dffe~1563^Q~4 $dffe~1422^Q~4 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37644 
1-0 1 
-11 1 

.names $dffe~1563^Q~5 $dffe~1422^Q~5 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37646 
1-0 1 
-11 1 

.names $dffe~1563^Q~6 $dffe~1422^Q~6 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37648 
1-0 1 
-11 1 

.names $dffe~1563^Q~7 $dffe~1422^Q~7 $dff~1340^Q~0 $auto$rtlil.cc:2607:MuxGate$37650 
1-0 1 
-11 1 

.names $dffe~1400^Q~0 $dffe~1401^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37652 
1-0 1 
-11 1 

.names $dffe~1400^Q~1 $dffe~1401^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37654 
1-0 1 
-11 1 

.names $dffe~1400^Q~2 $dffe~1401^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37656 
1-0 1 
-11 1 

.names $dffe~1400^Q~3 $dffe~1401^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37658 
1-0 1 
-11 1 

.names $dffe~1400^Q~4 $dffe~1401^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37660 
1-0 1 
-11 1 

.names $dffe~1400^Q~5 $dffe~1401^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37662 
1-0 1 
-11 1 

.names $dffe~1400^Q~6 $dffe~1401^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37664 
1-0 1 
-11 1 

.names $dffe~1400^Q~7 $dffe~1401^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37666 
1-0 1 
-11 1 

.names $dffe~1402^Q~0 $dffe~1400^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37668 
1-0 1 
-11 1 

.names $dffe~1402^Q~1 $dffe~1400^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37670 
1-0 1 
-11 1 

.names $dffe~1402^Q~2 $dffe~1400^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37672 
1-0 1 
-11 1 

.names $dffe~1402^Q~3 $dffe~1400^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37674 
1-0 1 
-11 1 

.names $dffe~1402^Q~4 $dffe~1400^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37676 
1-0 1 
-11 1 

.names $dffe~1402^Q~5 $dffe~1400^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37678 
1-0 1 
-11 1 

.names $dffe~1402^Q~6 $dffe~1400^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37680 
1-0 1 
-11 1 

.names $dffe~1402^Q~7 $dffe~1400^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37682 
1-0 1 
-11 1 

.names $dffe~1404^Q~0 $dffe~1402^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37684 
1-0 1 
-11 1 

.names $dffe~1404^Q~1 $dffe~1402^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37686 
1-0 1 
-11 1 

.names $dffe~1404^Q~2 $dffe~1402^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37688 
1-0 1 
-11 1 

.names $dffe~1404^Q~3 $dffe~1402^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37690 
1-0 1 
-11 1 

.names $dffe~1404^Q~4 $dffe~1402^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37692 
1-0 1 
-11 1 

.names $dffe~1404^Q~5 $dffe~1402^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37694 
1-0 1 
-11 1 

.names $dffe~1404^Q~6 $dffe~1402^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37696 
1-0 1 
-11 1 

.names $dffe~1404^Q~7 $dffe~1402^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37698 
1-0 1 
-11 1 

.names $dffe~1403^Q~0 $dffe~1404^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37700 
1-0 1 
-11 1 

.names $dffe~1403^Q~1 $dffe~1404^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37702 
1-0 1 
-11 1 

.names $dffe~1403^Q~2 $dffe~1404^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37704 
1-0 1 
-11 1 

.names $dffe~1403^Q~3 $dffe~1404^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37706 
1-0 1 
-11 1 

.names $dffe~1403^Q~4 $dffe~1404^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37708 
1-0 1 
-11 1 

.names $dffe~1403^Q~5 $dffe~1404^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37710 
1-0 1 
-11 1 

.names $dffe~1403^Q~6 $dffe~1404^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37712 
1-0 1 
-11 1 

.names $dffe~1403^Q~7 $dffe~1404^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37714 
1-0 1 
-11 1 

.names $dffe~1405^Q~0 $dffe~1403^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37716 
1-0 1 
-11 1 

.names $dffe~1405^Q~1 $dffe~1403^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37718 
1-0 1 
-11 1 

.names $dffe~1405^Q~2 $dffe~1403^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37720 
1-0 1 
-11 1 

.names $dffe~1405^Q~3 $dffe~1403^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37722 
1-0 1 
-11 1 

.names $dffe~1405^Q~4 $dffe~1403^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37724 
1-0 1 
-11 1 

.names $dffe~1405^Q~5 $dffe~1403^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37726 
1-0 1 
-11 1 

.names $dffe~1405^Q~6 $dffe~1403^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37728 
1-0 1 
-11 1 

.names $dffe~1405^Q~7 $dffe~1403^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37730 
1-0 1 
-11 1 

.names $dffe~1401^Q~0 vidin_rgb_reg_fifo_left~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37732 
1-0 1 
-11 1 

.names $dffe~1401^Q~1 vidin_rgb_reg_fifo_left~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37734 
1-0 1 
-11 1 

.names $dffe~1401^Q~2 vidin_rgb_reg_fifo_left~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37736 
1-0 1 
-11 1 

.names $dffe~1401^Q~3 vidin_rgb_reg_fifo_left~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37738 
1-0 1 
-11 1 

.names $dffe~1401^Q~4 vidin_rgb_reg_fifo_left~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37740 
1-0 1 
-11 1 

.names $dffe~1401^Q~5 vidin_rgb_reg_fifo_left~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37742 
1-0 1 
-11 1 

.names $dffe~1401^Q~6 vidin_rgb_reg_fifo_left~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37744 
1-0 1 
-11 1 

.names $dffe~1401^Q~7 vidin_rgb_reg_fifo_left~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37746 
1-0 1 
-11 1 

.names $dffe~1422^Q~0 $dffe~1487^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37748 
1-0 1 
-11 1 

.names $dffe~1422^Q~1 $dffe~1487^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37750 
1-0 1 
-11 1 

.names $dffe~1422^Q~2 $dffe~1487^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37752 
1-0 1 
-11 1 

.names $dffe~1422^Q~3 $dffe~1487^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37754 
1-0 1 
-11 1 

.names $dffe~1422^Q~4 $dffe~1487^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37756 
1-0 1 
-11 1 

.names $dffe~1422^Q~5 $dffe~1487^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37758 
1-0 1 
-11 1 

.names $dffe~1422^Q~6 $dffe~1487^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37760 
1-0 1 
-11 1 

.names $dffe~1422^Q~7 $dffe~1487^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37762 
1-0 1 
-11 1 

.names $dffe~1488^Q~0 $dffe~1422^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37764 
1-0 1 
-11 1 

.names $dffe~1488^Q~1 $dffe~1422^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37766 
1-0 1 
-11 1 

.names $dffe~1488^Q~2 $dffe~1422^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37768 
1-0 1 
-11 1 

.names $dffe~1488^Q~3 $dffe~1422^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37770 
1-0 1 
-11 1 

.names $dffe~1488^Q~4 $dffe~1422^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37772 
1-0 1 
-11 1 

.names $dffe~1488^Q~5 $dffe~1422^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37774 
1-0 1 
-11 1 

.names $dffe~1488^Q~6 $dffe~1422^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37776 
1-0 1 
-11 1 

.names $dffe~1488^Q~7 $dffe~1422^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37778 
1-0 1 
-11 1 

.names $dffe~1489^Q~0 $dffe~1488^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37780 
1-0 1 
-11 1 

.names $dffe~1489^Q~1 $dffe~1488^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37782 
1-0 1 
-11 1 

.names $dffe~1489^Q~2 $dffe~1488^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37784 
1-0 1 
-11 1 

.names $dffe~1489^Q~3 $dffe~1488^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37786 
1-0 1 
-11 1 

.names $dffe~1489^Q~4 $dffe~1488^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37788 
1-0 1 
-11 1 

.names $dffe~1489^Q~5 $dffe~1488^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37790 
1-0 1 
-11 1 

.names $dffe~1489^Q~6 $dffe~1488^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37792 
1-0 1 
-11 1 

.names $dffe~1489^Q~7 $dffe~1488^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37794 
1-0 1 
-11 1 

.names $dffe~1491^Q~0 $dffe~1489^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37796 
1-0 1 
-11 1 

.names $dffe~1491^Q~1 $dffe~1489^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37798 
1-0 1 
-11 1 

.names $dffe~1491^Q~2 $dffe~1489^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37800 
1-0 1 
-11 1 

.names $dffe~1491^Q~3 $dffe~1489^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37802 
1-0 1 
-11 1 

.names $dffe~1491^Q~4 $dffe~1489^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37804 
1-0 1 
-11 1 

.names $dffe~1491^Q~5 $dffe~1489^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37806 
1-0 1 
-11 1 

.names $dffe~1491^Q~6 $dffe~1489^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37808 
1-0 1 
-11 1 

.names $dffe~1491^Q~7 $dffe~1489^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37810 
1-0 1 
-11 1 

.names $dffe~1490^Q~0 $dffe~1491^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37812 
1-0 1 
-11 1 

.names $dffe~1490^Q~1 $dffe~1491^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37814 
1-0 1 
-11 1 

.names $dffe~1490^Q~2 $dffe~1491^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37816 
1-0 1 
-11 1 

.names $dffe~1490^Q~3 $dffe~1491^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37818 
1-0 1 
-11 1 

.names $dffe~1490^Q~4 $dffe~1491^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37820 
1-0 1 
-11 1 

.names $dffe~1490^Q~5 $dffe~1491^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37822 
1-0 1 
-11 1 

.names $dffe~1490^Q~6 $dffe~1491^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37824 
1-0 1 
-11 1 

.names $dffe~1490^Q~7 $dffe~1491^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37826 
1-0 1 
-11 1 

.names $dffe~1492^Q~0 $dffe~1490^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37828 
1-0 1 
-11 1 

.names $dffe~1492^Q~1 $dffe~1490^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37830 
1-0 1 
-11 1 

.names $dffe~1492^Q~2 $dffe~1490^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37832 
1-0 1 
-11 1 

.names $dffe~1492^Q~3 $dffe~1490^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37834 
1-0 1 
-11 1 

.names $dffe~1492^Q~4 $dffe~1490^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37836 
1-0 1 
-11 1 

.names $dffe~1492^Q~5 $dffe~1490^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37838 
1-0 1 
-11 1 

.names $dffe~1492^Q~6 $dffe~1490^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37840 
1-0 1 
-11 1 

.names $dffe~1492^Q~7 $dffe~1490^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37842 
1-0 1 
-11 1 

.names $dffe~1494^Q~0 $dffe~1492^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37844 
1-0 1 
-11 1 

.names $dffe~1494^Q~1 $dffe~1492^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37846 
1-0 1 
-11 1 

.names $dffe~1494^Q~2 $dffe~1492^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37848 
1-0 1 
-11 1 

.names $dffe~1494^Q~3 $dffe~1492^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37850 
1-0 1 
-11 1 

.names $dffe~1494^Q~4 $dffe~1492^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37852 
1-0 1 
-11 1 

.names $dffe~1494^Q~5 $dffe~1492^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37854 
1-0 1 
-11 1 

.names $dffe~1494^Q~6 $dffe~1492^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37856 
1-0 1 
-11 1 

.names $dffe~1494^Q~7 $dffe~1492^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37858 
1-0 1 
-11 1 

.names $dffe~1493^Q~0 $dffe~1494^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37860 
1-0 1 
-11 1 

.names $dffe~1493^Q~1 $dffe~1494^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37862 
1-0 1 
-11 1 

.names $dffe~1493^Q~2 $dffe~1494^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37864 
1-0 1 
-11 1 

.names $dffe~1493^Q~3 $dffe~1494^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37866 
1-0 1 
-11 1 

.names $dffe~1493^Q~4 $dffe~1494^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37868 
1-0 1 
-11 1 

.names $dffe~1493^Q~5 $dffe~1494^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37870 
1-0 1 
-11 1 

.names $dffe~1493^Q~6 $dffe~1494^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37872 
1-0 1 
-11 1 

.names $dffe~1493^Q~7 $dffe~1494^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37874 
1-0 1 
-11 1 

.names $dffe~1495^Q~0 $dffe~1493^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37876 
1-0 1 
-11 1 

.names $dffe~1495^Q~1 $dffe~1493^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37878 
1-0 1 
-11 1 

.names $dffe~1495^Q~2 $dffe~1493^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37880 
1-0 1 
-11 1 

.names $dffe~1495^Q~3 $dffe~1493^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37882 
1-0 1 
-11 1 

.names $dffe~1495^Q~4 $dffe~1493^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37884 
1-0 1 
-11 1 

.names $dffe~1495^Q~5 $dffe~1493^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37886 
1-0 1 
-11 1 

.names $dffe~1495^Q~6 $dffe~1493^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37888 
1-0 1 
-11 1 

.names $dffe~1495^Q~7 $dffe~1493^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37890 
1-0 1 
-11 1 

.names $dffe~1497^Q~0 $dffe~1495^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37892 
1-0 1 
-11 1 

.names $dffe~1497^Q~1 $dffe~1495^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37894 
1-0 1 
-11 1 

.names $dffe~1497^Q~2 $dffe~1495^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37896 
1-0 1 
-11 1 

.names $dffe~1497^Q~3 $dffe~1495^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37898 
1-0 1 
-11 1 

.names $dffe~1497^Q~4 $dffe~1495^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37900 
1-0 1 
-11 1 

.names $dffe~1497^Q~5 $dffe~1495^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37902 
1-0 1 
-11 1 

.names $dffe~1497^Q~6 $dffe~1495^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37904 
1-0 1 
-11 1 

.names $dffe~1497^Q~7 $dffe~1495^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37906 
1-0 1 
-11 1 

.names $dffe~1496^Q~0 $dffe~1497^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37908 
1-0 1 
-11 1 

.names $dffe~1496^Q~1 $dffe~1497^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37910 
1-0 1 
-11 1 

.names $dffe~1496^Q~2 $dffe~1497^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37912 
1-0 1 
-11 1 

.names $dffe~1496^Q~3 $dffe~1497^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37914 
1-0 1 
-11 1 

.names $dffe~1496^Q~4 $dffe~1497^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37916 
1-0 1 
-11 1 

.names $dffe~1496^Q~5 $dffe~1497^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37918 
1-0 1 
-11 1 

.names $dffe~1496^Q~6 $dffe~1497^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37920 
1-0 1 
-11 1 

.names $dffe~1496^Q~7 $dffe~1497^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37922 
1-0 1 
-11 1 

.names $dffe~1498^Q~0 $dffe~1496^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37924 
1-0 1 
-11 1 

.names $dffe~1498^Q~1 $dffe~1496^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37926 
1-0 1 
-11 1 

.names $dffe~1498^Q~2 $dffe~1496^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37928 
1-0 1 
-11 1 

.names $dffe~1498^Q~3 $dffe~1496^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37930 
1-0 1 
-11 1 

.names $dffe~1498^Q~4 $dffe~1496^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37932 
1-0 1 
-11 1 

.names $dffe~1498^Q~5 $dffe~1496^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37934 
1-0 1 
-11 1 

.names $dffe~1498^Q~6 $dffe~1496^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37936 
1-0 1 
-11 1 

.names $dffe~1498^Q~7 $dffe~1496^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37938 
1-0 1 
-11 1 

.names $dffe~1500^Q~0 $dffe~1498^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37940 
1-0 1 
-11 1 

.names $dffe~1500^Q~1 $dffe~1498^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37942 
1-0 1 
-11 1 

.names $dffe~1500^Q~2 $dffe~1498^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37944 
1-0 1 
-11 1 

.names $dffe~1500^Q~3 $dffe~1498^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37946 
1-0 1 
-11 1 

.names $dffe~1500^Q~4 $dffe~1498^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37948 
1-0 1 
-11 1 

.names $dffe~1500^Q~5 $dffe~1498^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37950 
1-0 1 
-11 1 

.names $dffe~1500^Q~6 $dffe~1498^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37952 
1-0 1 
-11 1 

.names $dffe~1500^Q~7 $dffe~1498^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37954 
1-0 1 
-11 1 

.names $dffe~1499^Q~0 $dffe~1500^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37956 
1-0 1 
-11 1 

.names $dffe~1499^Q~1 $dffe~1500^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37958 
1-0 1 
-11 1 

.names $dffe~1499^Q~2 $dffe~1500^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37960 
1-0 1 
-11 1 

.names $dffe~1499^Q~3 $dffe~1500^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37962 
1-0 1 
-11 1 

.names $dffe~1499^Q~4 $dffe~1500^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37964 
1-0 1 
-11 1 

.names $dffe~1499^Q~5 $dffe~1500^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37966 
1-0 1 
-11 1 

.names $dffe~1499^Q~6 $dffe~1500^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37968 
1-0 1 
-11 1 

.names $dffe~1499^Q~7 $dffe~1500^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37970 
1-0 1 
-11 1 

.names $dffe~1501^Q~0 $dffe~1499^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37972 
1-0 1 
-11 1 

.names $dffe~1501^Q~1 $dffe~1499^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37974 
1-0 1 
-11 1 

.names $dffe~1501^Q~2 $dffe~1499^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37976 
1-0 1 
-11 1 

.names $dffe~1501^Q~3 $dffe~1499^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37978 
1-0 1 
-11 1 

.names $dffe~1501^Q~4 $dffe~1499^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37980 
1-0 1 
-11 1 

.names $dffe~1501^Q~5 $dffe~1499^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37982 
1-0 1 
-11 1 

.names $dffe~1501^Q~6 $dffe~1499^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37984 
1-0 1 
-11 1 

.names $dffe~1501^Q~7 $dffe~1499^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37986 
1-0 1 
-11 1 

.names $dffe~1467^Q~0 $dffe~1501^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37988 
1-0 1 
-11 1 

.names $dffe~1467^Q~1 $dffe~1501^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37990 
1-0 1 
-11 1 

.names $dffe~1467^Q~2 $dffe~1501^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37992 
1-0 1 
-11 1 

.names $dffe~1467^Q~3 $dffe~1501^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37994 
1-0 1 
-11 1 

.names $dffe~1467^Q~4 $dffe~1501^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37996 
1-0 1 
-11 1 

.names $dffe~1467^Q~5 $dffe~1501^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37998 
1-0 1 
-11 1 

.names $dffe~1467^Q~6 $dffe~1501^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38000 
1-0 1 
-11 1 

.names $dffe~1467^Q~7 $dffe~1501^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38002 
1-0 1 
-11 1 

.names $dffe~1482^Q~0 $dffe~1483^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38004 
1-0 1 
-11 1 

.names $dffe~1482^Q~1 $dffe~1483^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38006 
1-0 1 
-11 1 

.names $dffe~1482^Q~2 $dffe~1483^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38008 
1-0 1 
-11 1 

.names $dffe~1482^Q~3 $dffe~1483^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38010 
1-0 1 
-11 1 

.names $dffe~1482^Q~4 $dffe~1483^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38012 
1-0 1 
-11 1 

.names $dffe~1482^Q~5 $dffe~1483^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38014 
1-0 1 
-11 1 

.names $dffe~1482^Q~6 $dffe~1483^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38016 
1-0 1 
-11 1 

.names $dffe~1482^Q~7 $dffe~1483^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38018 
1-0 1 
-11 1 

.names $dffe~1484^Q~0 $dffe~1482^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38020 
1-0 1 
-11 1 

.names $dffe~1484^Q~1 $dffe~1482^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38022 
1-0 1 
-11 1 

.names $dffe~1484^Q~2 $dffe~1482^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38024 
1-0 1 
-11 1 

.names $dffe~1484^Q~3 $dffe~1482^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38026 
1-0 1 
-11 1 

.names $dffe~1484^Q~4 $dffe~1482^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38028 
1-0 1 
-11 1 

.names $dffe~1484^Q~5 $dffe~1482^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38030 
1-0 1 
-11 1 

.names $dffe~1484^Q~6 $dffe~1482^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38032 
1-0 1 
-11 1 

.names $dffe~1484^Q~7 $dffe~1482^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38034 
1-0 1 
-11 1 

.names $dffe~1486^Q~0 $dffe~1484^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38036 
1-0 1 
-11 1 

.names $dffe~1486^Q~1 $dffe~1484^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38038 
1-0 1 
-11 1 

.names $dffe~1486^Q~2 $dffe~1484^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38040 
1-0 1 
-11 1 

.names $dffe~1486^Q~3 $dffe~1484^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38042 
1-0 1 
-11 1 

.names $dffe~1486^Q~4 $dffe~1484^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38044 
1-0 1 
-11 1 

.names $dffe~1486^Q~5 $dffe~1484^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38046 
1-0 1 
-11 1 

.names $dffe~1486^Q~6 $dffe~1484^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38048 
1-0 1 
-11 1 

.names $dffe~1486^Q~7 $dffe~1484^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38050 
1-0 1 
-11 1 

.names $dffe~1485^Q~0 $dffe~1486^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38052 
1-0 1 
-11 1 

.names $dffe~1485^Q~1 $dffe~1486^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38054 
1-0 1 
-11 1 

.names $dffe~1485^Q~2 $dffe~1486^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38056 
1-0 1 
-11 1 

.names $dffe~1485^Q~3 $dffe~1486^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38058 
1-0 1 
-11 1 

.names $dffe~1485^Q~4 $dffe~1486^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38060 
1-0 1 
-11 1 

.names $dffe~1485^Q~5 $dffe~1486^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38062 
1-0 1 
-11 1 

.names $dffe~1485^Q~6 $dffe~1486^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38064 
1-0 1 
-11 1 

.names $dffe~1485^Q~7 $dffe~1486^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38066 
1-0 1 
-11 1 

.names $dffe~1487^Q~0 $dffe~1485^Q~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38068 
1-0 1 
-11 1 

.names $dffe~1487^Q~1 $dffe~1485^Q~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38070 
1-0 1 
-11 1 

.names $dffe~1487^Q~2 $dffe~1485^Q~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38072 
1-0 1 
-11 1 

.names $dffe~1487^Q~3 $dffe~1485^Q~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38074 
1-0 1 
-11 1 

.names $dffe~1487^Q~4 $dffe~1485^Q~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38076 
1-0 1 
-11 1 

.names $dffe~1487^Q~5 $dffe~1485^Q~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38078 
1-0 1 
-11 1 

.names $dffe~1487^Q~6 $dffe~1485^Q~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38080 
1-0 1 
-11 1 

.names $dffe~1487^Q~7 $dffe~1485^Q~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38082 
1-0 1 
-11 1 

.names $dffe~1483^Q~0 vidin_rgb_reg_fifo_right~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38084 
1-0 1 
-11 1 

.names $dffe~1483^Q~1 vidin_rgb_reg_fifo_right~1 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38086 
1-0 1 
-11 1 

.names $dffe~1483^Q~2 vidin_rgb_reg_fifo_right~2 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38088 
1-0 1 
-11 1 

.names $dffe~1483^Q~3 vidin_rgb_reg_fifo_right~3 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38090 
1-0 1 
-11 1 

.names $dffe~1483^Q~4 vidin_rgb_reg_fifo_right~4 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38092 
1-0 1 
-11 1 

.names $dffe~1483^Q~5 vidin_rgb_reg_fifo_right~5 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38094 
1-0 1 
-11 1 

.names $dffe~1483^Q~6 vidin_rgb_reg_fifo_right~6 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38096 
1-0 1 
-11 1 

.names $dffe~1483^Q~7 vidin_rgb_reg_fifo_right~7 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$38098 
1-0 1 
-11 1 

.names $dffe~1634^Q~0 $dffe~1695^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38100 
1-0 1 
-11 1 

.names $dffe~1634^Q~1 $dffe~1695^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38102 
1-0 1 
-11 1 

.names $dffe~1634^Q~2 $dffe~1695^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38104 
1-0 1 
-11 1 

.names $dffe~1634^Q~3 $dffe~1695^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38106 
1-0 1 
-11 1 

.names $dffe~1634^Q~4 $dffe~1695^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38108 
1-0 1 
-11 1 

.names $dffe~1634^Q~5 $dffe~1695^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38110 
1-0 1 
-11 1 

.names $dffe~1634^Q~6 $dffe~1695^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38112 
1-0 1 
-11 1 

.names $dffe~1634^Q~7 $dffe~1695^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38114 
1-0 1 
-11 1 

.names $dffe~1634^Q~10 $dffe~1695^Q~8 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38116 
1-0 1 
-11 1 

.names $dffe~62^Q~0 $mux~1802^Y~3 $reduce_bool~65^Y~0 $auto$rtlil.cc:2607:MuxGate$38248 
1-0 1 
-11 1 

.names $dffe~62^Q~1 $mux~1802^Y~4 $reduce_bool~65^Y~0 $auto$rtlil.cc:2607:MuxGate$38250 
1-0 1 
-11 1 

.names $dffe~62^Q~2 $mux~1802^Y~5 $reduce_bool~65^Y~0 $auto$rtlil.cc:2607:MuxGate$38252 
1-0 1 
-11 1 

.names $dffe~62^Q~3 $mux~1802^Y~6 $reduce_bool~65^Y~0 $auto$rtlil.cc:2607:MuxGate$38254 
1-0 1 
-11 1 

.names $dffe~62^Q~4 $mux~1802^Y~7 $reduce_bool~65^Y~0 $auto$rtlil.cc:2607:MuxGate$38256 
1-0 1 
-11 1 

.names $dffe~23^Q~0 $mux~1819^Y~0 $reduce_bool~68^Y~0 $auto$rtlil.cc:2607:MuxGate$38258 
1-0 1 
-11 1 

.names $dffe~23^Q~1 $mux~1819^Y~1 $reduce_bool~68^Y~0 $auto$rtlil.cc:2607:MuxGate$38260 
1-0 1 
-11 1 

.names $dffe~23^Q~2 $mux~1819^Y~2 $reduce_bool~68^Y~0 $auto$rtlil.cc:2607:MuxGate$38262 
1-0 1 
-11 1 

.names $dffe~23^Q~3 $mux~1819^Y~3 $reduce_bool~68^Y~0 $auto$rtlil.cc:2607:MuxGate$38264 
1-0 1 
-11 1 

.names $dffe~23^Q~4 $mux~1819^Y~4 $reduce_bool~68^Y~0 $auto$rtlil.cc:2607:MuxGate$38266 
1-0 1 
-11 1 

.names $dffe~23^Q~5 $mux~1819^Y~5 $reduce_bool~68^Y~0 $auto$rtlil.cc:2607:MuxGate$38268 
1-0 1 
-11 1 

.names $dffe~23^Q~6 $mux~1819^Y~6 $reduce_bool~68^Y~0 $auto$rtlil.cc:2607:MuxGate$38270 
1-0 1 
-11 1 

.names $dffe~23^Q~7 $mux~1819^Y~7 $reduce_bool~68^Y~0 $auto$rtlil.cc:2607:MuxGate$38272 
1-0 1 
-11 1 

.names $dffe~1635^Q~0 $dffe~1696^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38274 
1-0 1 
-11 1 

.names $dffe~1635^Q~1 $dffe~1696^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38276 
1-0 1 
-11 1 

.names $dffe~1635^Q~2 $dffe~1696^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38278 
1-0 1 
-11 1 

.names $dffe~1635^Q~3 $dffe~1696^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38280 
1-0 1 
-11 1 

.names $dffe~1635^Q~4 $dffe~1696^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38282 
1-0 1 
-11 1 

.names $dffe~1635^Q~5 $dffe~1696^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38284 
1-0 1 
-11 1 

.names $dffe~1635^Q~6 $dffe~1696^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38286 
1-0 1 
-11 1 

.names $dffe~1635^Q~10 $dffe~1696^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38288 
1-0 1 
-11 1 

.names $dffe~997^Q~0 $dff~1002^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38290 
1-0 1 
-11 1 

.names $dffe~997^Q~1 $dff~1002^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38292 
1-0 1 
-11 1 

.names $dffe~997^Q~2 $dff~1002^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38294 
1-0 1 
-11 1 

.names $dffe~997^Q~3 $dff~1002^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38296 
1-0 1 
-11 1 

.names $dffe~997^Q~4 $dff~1002^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38298 
1-0 1 
-11 1 

.names $dffe~997^Q~5 $dff~1002^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38300 
1-0 1 
-11 1 

.names $dffe~997^Q~6 $dff~1002^Q~8 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38302 
1-0 1 
-11 1 

.names $dffe~997^Q~7 $dff~1002^Q~9 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38304 
1-0 1 
-11 1 

.names $dffe~470^Q~0 $dff~473^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38306 
1-0 1 
-11 1 

.names $dffe~470^Q~1 $dff~473^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38308 
1-0 1 
-11 1 

.names $dffe~470^Q~2 $dff~473^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38310 
1-0 1 
-11 1 

.names $dffe~470^Q~3 $dff~473^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38312 
1-0 1 
-11 1 

.names $dffe~470^Q~4 $dff~473^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38314 
1-0 1 
-11 1 

.names $dffe~470^Q~5 $dff~473^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38316 
1-0 1 
-11 1 

.names $dffe~470^Q~6 $dff~473^Q~8 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38318 
1-0 1 
-11 1 

.names $dffe~470^Q~7 $dff~473^Q~9 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38320 
1-0 1 
-11 1 

.names $dffe~437^Q~0 $dff~440^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38322 
1-0 1 
-11 1 

.names $dffe~437^Q~1 $dff~440^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38324 
1-0 1 
-11 1 

.names $dffe~437^Q~2 $dff~440^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38326 
1-0 1 
-11 1 

.names $dffe~437^Q~3 $dff~440^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38328 
1-0 1 
-11 1 

.names $dffe~437^Q~4 $dff~440^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38330 
1-0 1 
-11 1 

.names $dffe~437^Q~5 $dff~440^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38332 
1-0 1 
-11 1 

.names $dffe~437^Q~6 $dff~440^Q~8 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38334 
1-0 1 
-11 1 

.names $dffe~437^Q~7 $dff~440^Q~9 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38336 
1-0 1 
-11 1 

.names $dffe~1669^Q~0 $dffe~985^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38338 
1-0 1 
-11 1 

.names $dffe~1669^Q~1 $dffe~985^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38340 
1-0 1 
-11 1 

.names $dffe~1669^Q~2 $dffe~985^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38342 
1-0 1 
-11 1 

.names $dffe~1669^Q~3 $dffe~985^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38344 
1-0 1 
-11 1 

.names $dffe~1669^Q~4 $dffe~985^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38346 
1-0 1 
-11 1 

.names $dffe~1669^Q~5 $dffe~985^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38348 
1-0 1 
-11 1 

.names $dffe~1669^Q~6 $dffe~985^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38350 
1-0 1 
-11 1 

.names $dffe~1669^Q~7 $dffe~985^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38352 
1-0 1 
-11 1 

.names $dffe~807^Q~0 $dffe~814^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38354 
1-0 1 
-11 1 

.names $dffe~807^Q~1 $dffe~814^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38356 
1-0 1 
-11 1 

.names $dffe~807^Q~2 $dffe~814^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38358 
1-0 1 
-11 1 

.names $dffe~807^Q~3 $dffe~814^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38360 
1-0 1 
-11 1 

.names $dffe~807^Q~4 $dffe~814^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38362 
1-0 1 
-11 1 

.names $dffe~807^Q~5 $dffe~814^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38364 
1-0 1 
-11 1 

.names $dffe~807^Q~6 $dffe~814^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38366 
1-0 1 
-11 1 

.names $dffe~807^Q~7 $dffe~814^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38368 
1-0 1 
-11 1 

.names $dffe~805^Q~0 $dff~810^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38370 
1-0 1 
-11 1 

.names $dffe~805^Q~1 $dff~810^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38372 
1-0 1 
-11 1 

.names $dffe~805^Q~2 $dff~810^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38374 
1-0 1 
-11 1 

.names $dffe~805^Q~3 $dff~810^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38376 
1-0 1 
-11 1 

.names $dffe~805^Q~4 $dff~810^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38378 
1-0 1 
-11 1 

.names $dffe~805^Q~5 $dff~810^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38380 
1-0 1 
-11 1 

.names $dffe~805^Q~6 $dff~810^Q~8 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38382 
1-0 1 
-11 1 

.names $dffe~805^Q~7 $dff~810^Q~9 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38384 
1-0 1 
-11 1 

.names $dffe~808^Q~0 $dffe~812^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38386 
1-0 1 
-11 1 

.names $dffe~808^Q~1 $dffe~812^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38388 
1-0 1 
-11 1 

.names $dffe~808^Q~2 $dffe~812^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38390 
1-0 1 
-11 1 

.names $dffe~808^Q~3 $dffe~812^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38392 
1-0 1 
-11 1 

.names $dffe~808^Q~4 $dffe~812^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38394 
1-0 1 
-11 1 

.names $dffe~808^Q~5 $dffe~812^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38396 
1-0 1 
-11 1 

.names $dffe~808^Q~6 $dffe~812^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38398 
1-0 1 
-11 1 

.names $dffe~808^Q~7 $dffe~812^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38400 
1-0 1 
-11 1 

.names $dffe~448^Q~0 $dff~451^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38402 
1-0 1 
-11 1 

.names $dffe~448^Q~1 $dff~451^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38404 
1-0 1 
-11 1 

.names $dffe~448^Q~2 $dff~451^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38406 
1-0 1 
-11 1 

.names $dffe~448^Q~3 $dff~451^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38408 
1-0 1 
-11 1 

.names $dffe~448^Q~4 $dff~451^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38410 
1-0 1 
-11 1 

.names $dffe~448^Q~5 $dff~451^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38412 
1-0 1 
-11 1 

.names $dffe~448^Q~6 $dff~451^Q~8 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38414 
1-0 1 
-11 1 

.names $dffe~448^Q~7 $dff~451^Q~9 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38416 
1-0 1 
-11 1 

.names $dffe~818^Q~0 $dffe~448^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38418 
1-0 1 
-11 1 

.names $dffe~818^Q~1 $dffe~448^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38420 
1-0 1 
-11 1 

.names $dffe~818^Q~2 $dffe~448^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38422 
1-0 1 
-11 1 

.names $dffe~818^Q~3 $dffe~448^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38424 
1-0 1 
-11 1 

.names $dffe~818^Q~4 $dffe~448^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38426 
1-0 1 
-11 1 

.names $dffe~818^Q~5 $dffe~448^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38428 
1-0 1 
-11 1 

.names $dffe~818^Q~6 $dffe~448^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38430 
1-0 1 
-11 1 

.names $dffe~818^Q~7 $dffe~448^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38432 
1-0 1 
-11 1 

.names $dffe~988^Q~0 $dffe~992^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38434 
1-0 1 
-11 1 

.names $dffe~988^Q~1 $dffe~992^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38436 
1-0 1 
-11 1 

.names $dffe~988^Q~2 $dffe~992^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38438 
1-0 1 
-11 1 

.names $dffe~988^Q~3 $dffe~992^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38440 
1-0 1 
-11 1 

.names $dffe~988^Q~4 $dffe~992^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38442 
1-0 1 
-11 1 

.names $dffe~988^Q~5 $dffe~992^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38444 
1-0 1 
-11 1 

.names $dffe~988^Q~6 $dffe~992^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38446 
1-0 1 
-11 1 

.names $dffe~988^Q~7 $dffe~992^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38448 
1-0 1 
-11 1 

.names $dffe~993^Q~0 $dffe~988^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38450 
1-0 1 
-11 1 

.names $dffe~993^Q~1 $dffe~988^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38452 
1-0 1 
-11 1 

.names $dffe~993^Q~2 $dffe~988^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38454 
1-0 1 
-11 1 

.names $dffe~993^Q~3 $dffe~988^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38456 
1-0 1 
-11 1 

.names $dffe~993^Q~4 $dffe~988^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38458 
1-0 1 
-11 1 

.names $dffe~993^Q~5 $dffe~988^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38460 
1-0 1 
-11 1 

.names $dffe~993^Q~6 $dffe~988^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38462 
1-0 1 
-11 1 

.names $dffe~993^Q~7 $dffe~988^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38464 
1-0 1 
-11 1 

.names $dffe~994^Q~0 $dffe~993^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38466 
1-0 1 
-11 1 

.names $dffe~994^Q~1 $dffe~993^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38468 
1-0 1 
-11 1 

.names $dffe~994^Q~2 $dffe~993^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38470 
1-0 1 
-11 1 

.names $dffe~994^Q~3 $dffe~993^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38472 
1-0 1 
-11 1 

.names $dffe~994^Q~4 $dffe~993^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38474 
1-0 1 
-11 1 

.names $dffe~994^Q~5 $dffe~993^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38476 
1-0 1 
-11 1 

.names $dffe~994^Q~6 $dffe~993^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38478 
1-0 1 
-11 1 

.names $dffe~994^Q~7 $dffe~993^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38480 
1-0 1 
-11 1 

.names $dffe~992^Q~0 $dffe~991^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38482 
1-0 1 
-11 1 

.names $dffe~992^Q~1 $dffe~991^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38484 
1-0 1 
-11 1 

.names $dffe~992^Q~2 $dffe~991^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38486 
1-0 1 
-11 1 

.names $dffe~992^Q~3 $dffe~991^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38488 
1-0 1 
-11 1 

.names $dffe~992^Q~4 $dffe~991^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38490 
1-0 1 
-11 1 

.names $dffe~992^Q~5 $dffe~991^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38492 
1-0 1 
-11 1 

.names $dffe~992^Q~6 $dffe~991^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38494 
1-0 1 
-11 1 

.names $dffe~992^Q~7 $dffe~991^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38496 
1-0 1 
-11 1 

.names $dffe~1681^Q~0 $dff~1758^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38498 
1-0 1 
-11 1 

.names $dffe~1681^Q~1 $dff~1758^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38500 
1-0 1 
-11 1 

.names $dffe~1681^Q~2 $dff~1758^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38502 
1-0 1 
-11 1 

.names $dffe~1681^Q~3 $dff~1758^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38504 
1-0 1 
-11 1 

.names $dffe~1681^Q~4 $dff~1758^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38506 
1-0 1 
-11 1 

.names $dffe~1681^Q~5 $dff~1758^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38508 
1-0 1 
-11 1 

.names $dffe~1681^Q~6 $dff~1758^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38510 
1-0 1 
-11 1 

.names $dffe~1681^Q~7 $dff~1758^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38512 
1-0 1 
-11 1 

.names $dffe~1681^Q~8 $dff~1758^Q~8 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38514 
1-0 1 
-11 1 

.names $dffe~991^Q~0 $dffe~986^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38516 
1-0 1 
-11 1 

.names $dffe~991^Q~1 $dffe~986^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38518 
1-0 1 
-11 1 

.names $dffe~991^Q~2 $dffe~986^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38520 
1-0 1 
-11 1 

.names $dffe~991^Q~3 $dffe~986^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38522 
1-0 1 
-11 1 

.names $dffe~991^Q~4 $dffe~986^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38524 
1-0 1 
-11 1 

.names $dffe~991^Q~5 $dffe~986^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38526 
1-0 1 
-11 1 

.names $dffe~991^Q~6 $dffe~986^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38528 
1-0 1 
-11 1 

.names $dffe~991^Q~7 $dffe~986^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38530 
1-0 1 
-11 1 

.names $dffe~1638^Q~0 $dffe~1699^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38532 
1-0 1 
-11 1 

.names $dffe~1638^Q~1 $dffe~1699^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38534 
1-0 1 
-11 1 

.names $dffe~1638^Q~2 $dffe~1699^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38536 
1-0 1 
-11 1 

.names $dffe~1638^Q~3 $dffe~1699^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38538 
1-0 1 
-11 1 

.names $dffe~1638^Q~4 $dffe~1699^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38540 
1-0 1 
-11 1 

.names $dffe~1638^Q~5 $dffe~1699^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38542 
1-0 1 
-11 1 

.names $dffe~1638^Q~6 $dffe~1699^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38544 
1-0 1 
-11 1 

.names $dffe~1638^Q~7 $dffe~1699^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38546 
1-0 1 
-11 1 

.names $dffe~1638^Q~10 $dffe~1699^Q~8 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38548 
1-0 1 
-11 1 

.names $dffe~871^Q~0 $dffe~866^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38550 
1-0 1 
-11 1 

.names $dffe~871^Q~1 $dffe~866^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38552 
1-0 1 
-11 1 

.names $dffe~871^Q~2 $dffe~866^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38554 
1-0 1 
-11 1 

.names $dffe~871^Q~3 $dffe~866^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38556 
1-0 1 
-11 1 

.names $dffe~871^Q~4 $dffe~866^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38558 
1-0 1 
-11 1 

.names $dffe~871^Q~5 $dffe~866^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38560 
1-0 1 
-11 1 

.names $dffe~871^Q~6 $dffe~866^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38562 
1-0 1 
-11 1 

.names $dffe~871^Q~7 $dffe~866^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38564 
1-0 1 
-11 1 

.names $dffe~987^Q~0 $dffe~994^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38566 
1-0 1 
-11 1 

.names $dffe~987^Q~1 $dffe~994^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38568 
1-0 1 
-11 1 

.names $dffe~987^Q~2 $dffe~994^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38570 
1-0 1 
-11 1 

.names $dffe~987^Q~3 $dffe~994^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38572 
1-0 1 
-11 1 

.names $dffe~987^Q~4 $dffe~994^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38574 
1-0 1 
-11 1 

.names $dffe~987^Q~5 $dffe~994^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38576 
1-0 1 
-11 1 

.names $dffe~987^Q~6 $dffe~994^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38578 
1-0 1 
-11 1 

.names $dffe~987^Q~7 $dffe~994^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38580 
1-0 1 
-11 1 

.names $dffe~1599^Q~0 $dffe~1620^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38582 
1-0 1 
-11 1 

.names $dffe~1599^Q~1 $dffe~1620^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38584 
1-0 1 
-11 1 

.names $dffe~1599^Q~2 $dffe~1620^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38586 
1-0 1 
-11 1 

.names $dffe~1599^Q~3 $dffe~1620^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38588 
1-0 1 
-11 1 

.names $dffe~1599^Q~4 $dffe~1620^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38590 
1-0 1 
-11 1 

.names $dffe~1599^Q~5 $dffe~1620^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38592 
1-0 1 
-11 1 

.names $dffe~1599^Q~6 $dffe~1620^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38594 
1-0 1 
-11 1 

.names $dffe~1599^Q~7 $dffe~1620^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38596 
1-0 1 
-11 1 

.names $dffe~1599^Q~10 $dffe~1620^Q~10 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38598 
1-0 1 
-11 1 

.names $dffe~1620^Q~0 $dffe~1681^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38600 
1-0 1 
-11 1 

.names $dffe~1620^Q~1 $dffe~1681^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38602 
1-0 1 
-11 1 

.names $dffe~1620^Q~2 $dffe~1681^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38604 
1-0 1 
-11 1 

.names $dffe~1620^Q~3 $dffe~1681^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38606 
1-0 1 
-11 1 

.names $dffe~1620^Q~4 $dffe~1681^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38608 
1-0 1 
-11 1 

.names $dffe~1620^Q~5 $dffe~1681^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38610 
1-0 1 
-11 1 

.names $dffe~1620^Q~6 $dffe~1681^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38612 
1-0 1 
-11 1 

.names $dffe~1620^Q~7 $dffe~1681^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38614 
1-0 1 
-11 1 

.names $dffe~1620^Q~10 $dffe~1681^Q~8 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38616 
1-0 1 
-11 1 

.names $dffe~1699^Q~0 $dff~1740^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38618 
1-0 1 
-11 1 

.names $dffe~1699^Q~1 $dff~1740^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38620 
1-0 1 
-11 1 

.names $dffe~1699^Q~2 $dff~1740^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38622 
1-0 1 
-11 1 

.names $dffe~1699^Q~3 $dff~1740^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38624 
1-0 1 
-11 1 

.names $dffe~1699^Q~4 $dff~1740^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38626 
1-0 1 
-11 1 

.names $dffe~1699^Q~5 $dff~1740^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38628 
1-0 1 
-11 1 

.names $dffe~1699^Q~6 $dff~1740^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38630 
1-0 1 
-11 1 

.names $dffe~1699^Q~7 $dff~1740^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38632 
1-0 1 
-11 1 

.names $dffe~1699^Q~8 $dff~1740^Q~8 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38634 
1-0 1 
-11 1 

.names $dffe~1603^Q~0 $dffe~1624^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38636 
1-0 1 
-11 1 

.names $dffe~1603^Q~1 $dffe~1624^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38638 
1-0 1 
-11 1 

.names $dffe~1603^Q~2 $dffe~1624^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38640 
1-0 1 
-11 1 

.names $dffe~1603^Q~3 $dffe~1624^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38642 
1-0 1 
-11 1 

.names $dffe~1603^Q~4 $dffe~1624^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38644 
1-0 1 
-11 1 

.names $dffe~1603^Q~5 $dffe~1624^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38646 
1-0 1 
-11 1 

.names $dffe~1603^Q~6 $dffe~1624^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38648 
1-0 1 
-11 1 

.names $dffe~1603^Q~7 $dffe~1624^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38650 
1-0 1 
-11 1 

.names $dffe~1603^Q~10 $dffe~1624^Q~10 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38652 
1-0 1 
-11 1 

.names $dffe~1685^Q~0 $dff~1754^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38654 
1-0 1 
-11 1 

.names $dffe~1685^Q~1 $dff~1754^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38656 
1-0 1 
-11 1 

.names $dffe~1685^Q~2 $dff~1754^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38658 
1-0 1 
-11 1 

.names $dffe~1685^Q~3 $dff~1754^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38660 
1-0 1 
-11 1 

.names $dffe~1685^Q~4 $dff~1754^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38662 
1-0 1 
-11 1 

.names $dffe~1685^Q~5 $dff~1754^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38664 
1-0 1 
-11 1 

.names $dffe~1685^Q~6 $dff~1754^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38666 
1-0 1 
-11 1 

.names $dffe~1685^Q~7 $dff~1754^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38668 
1-0 1 
-11 1 

.names $dffe~1685^Q~8 $dff~1754^Q~8 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38670 
1-0 1 
-11 1 

.names $dffe~1624^Q~0 $dffe~1685^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38672 
1-0 1 
-11 1 

.names $dffe~1624^Q~1 $dffe~1685^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38674 
1-0 1 
-11 1 

.names $dffe~1624^Q~2 $dffe~1685^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38676 
1-0 1 
-11 1 

.names $dffe~1624^Q~3 $dffe~1685^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38678 
1-0 1 
-11 1 

.names $dffe~1624^Q~4 $dffe~1685^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38680 
1-0 1 
-11 1 

.names $dffe~1624^Q~5 $dffe~1685^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38682 
1-0 1 
-11 1 

.names $dffe~1624^Q~6 $dffe~1685^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38684 
1-0 1 
-11 1 

.names $dffe~1624^Q~7 $dffe~1685^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38686 
1-0 1 
-11 1 

.names $dffe~1624^Q~10 $dffe~1685^Q~8 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38688 
1-0 1 
-11 1 

.names $dffe~842^Q~0 $dffe~470^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38690 
1-0 1 
-11 1 

.names $dffe~842^Q~1 $dffe~470^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38692 
1-0 1 
-11 1 

.names $dffe~842^Q~2 $dffe~470^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38694 
1-0 1 
-11 1 

.names $dffe~842^Q~3 $dffe~470^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38696 
1-0 1 
-11 1 

.names $dffe~842^Q~4 $dffe~470^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38698 
1-0 1 
-11 1 

.names $dffe~842^Q~5 $dffe~470^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38700 
1-0 1 
-11 1 

.names $dffe~842^Q~6 $dffe~470^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38702 
1-0 1 
-11 1 

.names $dffe~842^Q~7 $dffe~470^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38704 
1-0 1 
-11 1 

.names $dffe~690^Q~0 $dff~693^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38706 
1-0 1 
-11 1 

.names $dffe~690^Q~1 $dff~693^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38708 
1-0 1 
-11 1 

.names $dffe~690^Q~2 $dff~693^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38710 
1-0 1 
-11 1 

.names $dffe~690^Q~3 $dff~693^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38712 
1-0 1 
-11 1 

.names $dffe~690^Q~4 $dff~693^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38714 
1-0 1 
-11 1 

.names $dffe~690^Q~5 $dff~693^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38716 
1-0 1 
-11 1 

.names $dffe~690^Q~6 $dff~693^Q~8 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38718 
1-0 1 
-11 1 

.names $dffe~690^Q~7 $dff~693^Q~9 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38720 
1-0 1 
-11 1 

.names $dffe~1082^Q~0 $dffe~690^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38722 
1-0 1 
-11 1 

.names $dffe~1082^Q~1 $dffe~690^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38724 
1-0 1 
-11 1 

.names $dffe~1082^Q~2 $dffe~690^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38726 
1-0 1 
-11 1 

.names $dffe~1082^Q~3 $dffe~690^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38728 
1-0 1 
-11 1 

.names $dffe~1082^Q~4 $dffe~690^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38730 
1-0 1 
-11 1 

.names $dffe~1082^Q~5 $dffe~690^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38732 
1-0 1 
-11 1 

.names $dffe~1082^Q~6 $dffe~690^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38734 
1-0 1 
-11 1 

.names $dffe~1082^Q~7 $dffe~690^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38736 
1-0 1 
-11 1 

.names $dffe~837^Q~0 $dffe~832^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38738 
1-0 1 
-11 1 

.names $dffe~837^Q~1 $dffe~832^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38740 
1-0 1 
-11 1 

.names $dffe~837^Q~2 $dffe~832^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38742 
1-0 1 
-11 1 

.names $dffe~837^Q~3 $dffe~832^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38744 
1-0 1 
-11 1 

.names $dffe~837^Q~4 $dffe~832^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38746 
1-0 1 
-11 1 

.names $dffe~837^Q~5 $dffe~832^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38748 
1-0 1 
-11 1 

.names $dffe~837^Q~6 $dffe~832^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38750 
1-0 1 
-11 1 

.names $dffe~837^Q~7 $dffe~832^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38752 
1-0 1 
-11 1 

.names $dffe~836^Q~0 $dffe~835^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38754 
1-0 1 
-11 1 

.names $dffe~836^Q~1 $dffe~835^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38756 
1-0 1 
-11 1 

.names $dffe~836^Q~2 $dffe~835^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38758 
1-0 1 
-11 1 

.names $dffe~836^Q~3 $dffe~835^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38760 
1-0 1 
-11 1 

.names $dffe~836^Q~4 $dffe~835^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38762 
1-0 1 
-11 1 

.names $dffe~836^Q~5 $dffe~835^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38764 
1-0 1 
-11 1 

.names $dffe~836^Q~6 $dffe~835^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38766 
1-0 1 
-11 1 

.names $dffe~836^Q~7 $dffe~835^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38768 
1-0 1 
-11 1 

.names $dffe~835^Q~0 $dffe~830^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38770 
1-0 1 
-11 1 

.names $dffe~835^Q~1 $dffe~830^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38772 
1-0 1 
-11 1 

.names $dffe~835^Q~2 $dffe~830^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38774 
1-0 1 
-11 1 

.names $dffe~835^Q~3 $dffe~830^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38776 
1-0 1 
-11 1 

.names $dffe~835^Q~4 $dffe~830^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38778 
1-0 1 
-11 1 

.names $dffe~835^Q~5 $dffe~830^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38780 
1-0 1 
-11 1 

.names $dffe~835^Q~6 $dffe~830^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38782 
1-0 1 
-11 1 

.names $dffe~835^Q~7 $dffe~830^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38784 
1-0 1 
-11 1 

.names $dffe~832^Q~0 $dffe~836^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38786 
1-0 1 
-11 1 

.names $dffe~832^Q~1 $dffe~836^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38788 
1-0 1 
-11 1 

.names $dffe~832^Q~2 $dffe~836^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38790 
1-0 1 
-11 1 

.names $dffe~832^Q~3 $dffe~836^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38792 
1-0 1 
-11 1 

.names $dffe~832^Q~4 $dffe~836^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38794 
1-0 1 
-11 1 

.names $dffe~832^Q~5 $dffe~836^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38796 
1-0 1 
-11 1 

.names $dffe~832^Q~6 $dffe~836^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38798 
1-0 1 
-11 1 

.names $dffe~832^Q~7 $dffe~836^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38800 
1-0 1 
-11 1 

.names $dffe~831^Q~0 $dffe~838^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38802 
1-0 1 
-11 1 

.names $dffe~831^Q~1 $dffe~838^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38804 
1-0 1 
-11 1 

.names $dffe~831^Q~2 $dffe~838^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38806 
1-0 1 
-11 1 

.names $dffe~831^Q~3 $dffe~838^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38808 
1-0 1 
-11 1 

.names $dffe~831^Q~4 $dffe~838^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38810 
1-0 1 
-11 1 

.names $dffe~831^Q~5 $dffe~838^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38812 
1-0 1 
-11 1 

.names $dffe~831^Q~6 $dffe~838^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38814 
1-0 1 
-11 1 

.names $dffe~831^Q~7 $dffe~838^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38816 
1-0 1 
-11 1 

.names $dffe~838^Q~0 $dffe~837^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38818 
1-0 1 
-11 1 

.names $dffe~838^Q~1 $dffe~837^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38820 
1-0 1 
-11 1 

.names $dffe~838^Q~2 $dffe~837^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38822 
1-0 1 
-11 1 

.names $dffe~838^Q~3 $dffe~837^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38824 
1-0 1 
-11 1 

.names $dffe~838^Q~4 $dffe~837^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38826 
1-0 1 
-11 1 

.names $dffe~838^Q~5 $dffe~837^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38828 
1-0 1 
-11 1 

.names $dffe~838^Q~6 $dffe~837^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38830 
1-0 1 
-11 1 

.names $dffe~838^Q~7 $dffe~837^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38832 
1-0 1 
-11 1 

.names $dffe~824^Q~0 $dffe~823^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38834 
1-0 1 
-11 1 

.names $dffe~824^Q~1 $dffe~823^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38836 
1-0 1 
-11 1 

.names $dffe~824^Q~2 $dffe~823^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38838 
1-0 1 
-11 1 

.names $dffe~824^Q~3 $dffe~823^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38840 
1-0 1 
-11 1 

.names $dffe~824^Q~4 $dffe~823^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38842 
1-0 1 
-11 1 

.names $dffe~824^Q~5 $dffe~823^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38844 
1-0 1 
-11 1 

.names $dffe~824^Q~6 $dffe~823^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38846 
1-0 1 
-11 1 

.names $dffe~824^Q~7 $dffe~823^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38848 
1-0 1 
-11 1 

.names $dffe~1695^Q~0 $dff~1744^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38850 
1-0 1 
-11 1 

.names $dffe~1695^Q~1 $dff~1744^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38852 
1-0 1 
-11 1 

.names $dffe~1695^Q~2 $dff~1744^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38854 
1-0 1 
-11 1 

.names $dffe~1695^Q~3 $dff~1744^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38856 
1-0 1 
-11 1 

.names $dffe~1695^Q~4 $dff~1744^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38858 
1-0 1 
-11 1 

.names $dffe~1695^Q~5 $dff~1744^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38860 
1-0 1 
-11 1 

.names $dffe~1695^Q~6 $dff~1744^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38862 
1-0 1 
-11 1 

.names $dffe~1695^Q~7 $dff~1744^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38864 
1-0 1 
-11 1 

.names $dffe~1695^Q~8 $dff~1744^Q~8 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38866 
1-0 1 
-11 1 

.names $dffe~817^Q~0 $dff~822^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38868 
1-0 1 
-11 1 

.names $dffe~817^Q~1 $dff~822^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38870 
1-0 1 
-11 1 

.names $dffe~817^Q~2 $dff~822^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38872 
1-0 1 
-11 1 

.names $dffe~817^Q~3 $dff~822^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38874 
1-0 1 
-11 1 

.names $dffe~817^Q~4 $dff~822^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38876 
1-0 1 
-11 1 

.names $dffe~817^Q~5 $dff~822^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38878 
1-0 1 
-11 1 

.names $dffe~817^Q~6 $dff~822^Q~8 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38880 
1-0 1 
-11 1 

.names $dffe~817^Q~7 $dff~822^Q~9 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38882 
1-0 1 
-11 1 

.names $dffe~985^Q~0 $dff~990^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38884 
1-0 1 
-11 1 

.names $dffe~985^Q~1 $dff~990^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38886 
1-0 1 
-11 1 

.names $dffe~985^Q~2 $dff~990^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38888 
1-0 1 
-11 1 

.names $dffe~985^Q~3 $dff~990^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38890 
1-0 1 
-11 1 

.names $dffe~985^Q~4 $dff~990^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38892 
1-0 1 
-11 1 

.names $dffe~985^Q~5 $dff~990^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38894 
1-0 1 
-11 1 

.names $dffe~985^Q~6 $dff~990^Q~8 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38896 
1-0 1 
-11 1 

.names $dffe~985^Q~7 $dff~990^Q~9 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38898 
1-0 1 
-11 1 

.names $dffe~1613^Q~0 $dffe~1634^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38900 
1-0 1 
-11 1 

.names $dffe~1613^Q~1 $dffe~1634^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38902 
1-0 1 
-11 1 

.names $dffe~1613^Q~2 $dffe~1634^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38904 
1-0 1 
-11 1 

.names $dffe~1613^Q~3 $dffe~1634^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38906 
1-0 1 
-11 1 

.names $dffe~1613^Q~4 $dffe~1634^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38908 
1-0 1 
-11 1 

.names $dffe~1613^Q~5 $dffe~1634^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38910 
1-0 1 
-11 1 

.names $dffe~1613^Q~6 $dffe~1634^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38912 
1-0 1 
-11 1 

.names $dffe~1613^Q~7 $dffe~1634^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38914 
1-0 1 
-11 1 

.names $dffe~1613^Q~10 $dffe~1634^Q~10 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38916 
1-0 1 
-11 1 

.names $dffe~601^Q~0 $dffe~1277^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38918 
1-0 1 
-11 1 

.names $dffe~601^Q~1 $dffe~1277^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38920 
1-0 1 
-11 1 

.names $dffe~601^Q~2 $dffe~1277^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38922 
1-0 1 
-11 1 

.names $dffe~601^Q~3 $dffe~1277^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38924 
1-0 1 
-11 1 

.names $dffe~601^Q~4 $dffe~1277^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38926 
1-0 1 
-11 1 

.names $dffe~601^Q~5 $dffe~1277^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38928 
1-0 1 
-11 1 

.names $dffe~601^Q~6 $dffe~1277^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38930 
1-0 1 
-11 1 

.names $dffe~601^Q~7 $dffe~1277^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38932 
1-0 1 
-11 1 

.names $dffe~1003^Q~0 $dffe~998^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38934 
1-0 1 
-11 1 

.names $dffe~1003^Q~1 $dffe~998^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38936 
1-0 1 
-11 1 

.names $dffe~1003^Q~2 $dffe~998^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38938 
1-0 1 
-11 1 

.names $dffe~1003^Q~3 $dffe~998^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38940 
1-0 1 
-11 1 

.names $dffe~1003^Q~4 $dffe~998^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38942 
1-0 1 
-11 1 

.names $dffe~1003^Q~5 $dffe~998^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38944 
1-0 1 
-11 1 

.names $dffe~1003^Q~6 $dffe~998^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38946 
1-0 1 
-11 1 

.names $dffe~1003^Q~7 $dffe~998^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$38948 
1-0 1 
-11 1 

.names $dffe~811^Q~0 $dffe~806^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38950 
1-0 1 
-11 1 

.names $dffe~811^Q~1 $dffe~806^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38952 
1-0 1 
-11 1 

.names $dffe~811^Q~2 $dffe~806^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38954 
1-0 1 
-11 1 

.names $dffe~811^Q~3 $dffe~806^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38956 
1-0 1 
-11 1 

.names $dffe~811^Q~4 $dffe~806^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38958 
1-0 1 
-11 1 

.names $dffe~811^Q~5 $dffe~806^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38960 
1-0 1 
-11 1 

.names $dffe~811^Q~6 $dffe~806^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38962 
1-0 1 
-11 1 

.names $dffe~811^Q~7 $dffe~806^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38964 
1-0 1 
-11 1 

.names $dffe~813^Q~0 $dffe~808^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38966 
1-0 1 
-11 1 

.names $dffe~813^Q~1 $dffe~808^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38968 
1-0 1 
-11 1 

.names $dffe~813^Q~2 $dffe~808^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38970 
1-0 1 
-11 1 

.names $dffe~813^Q~3 $dffe~808^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38972 
1-0 1 
-11 1 

.names $dffe~813^Q~4 $dffe~808^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38974 
1-0 1 
-11 1 

.names $dffe~813^Q~5 $dffe~808^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38976 
1-0 1 
-11 1 

.names $dffe~813^Q~6 $dffe~808^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38978 
1-0 1 
-11 1 

.names $dffe~813^Q~7 $dffe~808^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38980 
1-0 1 
-11 1 

.names $dffe~812^Q~0 $dffe~811^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38982 
1-0 1 
-11 1 

.names $dffe~812^Q~1 $dffe~811^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38984 
1-0 1 
-11 1 

.names $dffe~812^Q~2 $dffe~811^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38986 
1-0 1 
-11 1 

.names $dffe~812^Q~3 $dffe~811^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38988 
1-0 1 
-11 1 

.names $dffe~812^Q~4 $dffe~811^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38990 
1-0 1 
-11 1 

.names $dffe~812^Q~5 $dffe~811^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38992 
1-0 1 
-11 1 

.names $dffe~812^Q~6 $dffe~811^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38994 
1-0 1 
-11 1 

.names $dffe~812^Q~7 $dffe~811^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38996 
1-0 1 
-11 1 

.names $dffe~872^Q~0 $dffe~871^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$38998 
1-0 1 
-11 1 

.names $dffe~872^Q~1 $dffe~871^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39000 
1-0 1 
-11 1 

.names $dffe~872^Q~2 $dffe~871^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39002 
1-0 1 
-11 1 

.names $dffe~872^Q~3 $dffe~871^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39004 
1-0 1 
-11 1 

.names $dffe~872^Q~4 $dffe~871^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39006 
1-0 1 
-11 1 

.names $dffe~872^Q~5 $dffe~871^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39008 
1-0 1 
-11 1 

.names $dffe~872^Q~6 $dffe~871^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39010 
1-0 1 
-11 1 

.names $dffe~872^Q~7 $dffe~871^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39012 
1-0 1 
-11 1 

.names $dffe~823^Q~0 $dffe~818^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39014 
1-0 1 
-11 1 

.names $dffe~823^Q~1 $dffe~818^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39016 
1-0 1 
-11 1 

.names $dffe~823^Q~2 $dffe~818^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39018 
1-0 1 
-11 1 

.names $dffe~823^Q~3 $dffe~818^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39020 
1-0 1 
-11 1 

.names $dffe~823^Q~4 $dffe~818^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39022 
1-0 1 
-11 1 

.names $dffe~823^Q~5 $dffe~818^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39024 
1-0 1 
-11 1 

.names $dffe~823^Q~6 $dffe~818^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39026 
1-0 1 
-11 1 

.names $dffe~823^Q~7 $dffe~818^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39028 
1-0 1 
-11 1 

.names $dffe~868^Q~0 $dffe~872^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39030 
1-0 1 
-11 1 

.names $dffe~868^Q~1 $dffe~872^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39032 
1-0 1 
-11 1 

.names $dffe~868^Q~2 $dffe~872^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39034 
1-0 1 
-11 1 

.names $dffe~868^Q~3 $dffe~872^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39036 
1-0 1 
-11 1 

.names $dffe~868^Q~4 $dffe~872^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39038 
1-0 1 
-11 1 

.names $dffe~868^Q~5 $dffe~872^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39040 
1-0 1 
-11 1 

.names $dffe~868^Q~6 $dffe~872^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39042 
1-0 1 
-11 1 

.names $dffe~868^Q~7 $dffe~872^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39044 
1-0 1 
-11 1 

.names $dffe~873^Q~0 $dffe~868^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39046 
1-0 1 
-11 1 

.names $dffe~873^Q~1 $dffe~868^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39048 
1-0 1 
-11 1 

.names $dffe~873^Q~2 $dffe~868^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39050 
1-0 1 
-11 1 

.names $dffe~873^Q~3 $dffe~868^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39052 
1-0 1 
-11 1 

.names $dffe~873^Q~4 $dffe~868^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39054 
1-0 1 
-11 1 

.names $dffe~873^Q~5 $dffe~868^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39056 
1-0 1 
-11 1 

.names $dffe~873^Q~6 $dffe~868^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39058 
1-0 1 
-11 1 

.names $dffe~873^Q~7 $dffe~868^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39060 
1-0 1 
-11 1 

.names $dffe~874^Q~0 $dffe~873^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39062 
1-0 1 
-11 1 

.names $dffe~874^Q~1 $dffe~873^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39064 
1-0 1 
-11 1 

.names $dffe~874^Q~2 $dffe~873^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39066 
1-0 1 
-11 1 

.names $dffe~874^Q~3 $dffe~873^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39068 
1-0 1 
-11 1 

.names $dffe~874^Q~4 $dffe~873^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39070 
1-0 1 
-11 1 

.names $dffe~874^Q~5 $dffe~873^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39072 
1-0 1 
-11 1 

.names $dffe~874^Q~6 $dffe~873^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39074 
1-0 1 
-11 1 

.names $dffe~874^Q~7 $dffe~873^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39076 
1-0 1 
-11 1 

.names $dffe~867^Q~0 $dffe~874^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39078 
1-0 1 
-11 1 

.names $dffe~867^Q~1 $dffe~874^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39080 
1-0 1 
-11 1 

.names $dffe~867^Q~2 $dffe~874^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39082 
1-0 1 
-11 1 

.names $dffe~867^Q~3 $dffe~874^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39084 
1-0 1 
-11 1 

.names $dffe~867^Q~4 $dffe~874^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39086 
1-0 1 
-11 1 

.names $dffe~867^Q~5 $dffe~874^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39088 
1-0 1 
-11 1 

.names $dffe~867^Q~6 $dffe~874^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39090 
1-0 1 
-11 1 

.names $dffe~867^Q~7 $dffe~874^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39092 
1-0 1 
-11 1 

.names $dffe~1617^Q~0 $dffe~1638^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39126 
1-0 1 
-11 1 

.names $dffe~1617^Q~1 $dffe~1638^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39128 
1-0 1 
-11 1 

.names $dffe~1617^Q~2 $dffe~1638^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39130 
1-0 1 
-11 1 

.names $dffe~1617^Q~3 $dffe~1638^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39132 
1-0 1 
-11 1 

.names $dffe~1617^Q~4 $dffe~1638^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39134 
1-0 1 
-11 1 

.names $dffe~1617^Q~5 $dffe~1638^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39136 
1-0 1 
-11 1 

.names $dffe~1617^Q~6 $dffe~1638^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39138 
1-0 1 
-11 1 

.names $dffe~1617^Q~7 $dffe~1638^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39140 
1-0 1 
-11 1 

.names $dffe~1617^Q~10 $dffe~1638^Q~10 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39142 
1-0 1 
-11 1 

.names $dffe~447^Q~0 $dffe~1291^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39144 
1-0 1 
-11 1 

.names $dffe~447^Q~1 $dffe~1291^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39146 
1-0 1 
-11 1 

.names $dffe~447^Q~2 $dffe~1291^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39148 
1-0 1 
-11 1 

.names $dffe~447^Q~3 $dffe~1291^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39150 
1-0 1 
-11 1 

.names $dffe~447^Q~4 $dffe~1291^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39152 
1-0 1 
-11 1 

.names $dffe~447^Q~5 $dffe~1291^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39154 
1-0 1 
-11 1 

.names $dffe~447^Q~6 $dffe~1291^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39156 
1-0 1 
-11 1 

.names $dffe~447^Q~7 $dffe~1291^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39158 
1-0 1 
-11 1 

.names $dffe~830^Q~0 $dffe~459^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39160 
1-0 1 
-11 1 

.names $dffe~830^Q~1 $dffe~459^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39162 
1-0 1 
-11 1 

.names $dffe~830^Q~2 $dffe~459^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39164 
1-0 1 
-11 1 

.names $dffe~830^Q~3 $dffe~459^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39166 
1-0 1 
-11 1 

.names $dffe~830^Q~4 $dffe~459^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39168 
1-0 1 
-11 1 

.names $dffe~830^Q~5 $dffe~459^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39170 
1-0 1 
-11 1 

.names $dffe~830^Q~6 $dffe~459^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39172 
1-0 1 
-11 1 

.names $dffe~830^Q~7 $dffe~459^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39174 
1-0 1 
-11 1 

.names $dffe~459^Q~0 $dff~462^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39176 
1-0 1 
-11 1 

.names $dffe~459^Q~1 $dff~462^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39178 
1-0 1 
-11 1 

.names $dffe~459^Q~2 $dff~462^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39180 
1-0 1 
-11 1 

.names $dffe~459^Q~3 $dff~462^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39182 
1-0 1 
-11 1 

.names $dffe~459^Q~4 $dff~462^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39184 
1-0 1 
-11 1 

.names $dffe~459^Q~5 $dff~462^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39186 
1-0 1 
-11 1 

.names $dffe~459^Q~6 $dff~462^Q~8 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39188 
1-0 1 
-11 1 

.names $dffe~459^Q~7 $dff~462^Q~9 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39190 
1-0 1 
-11 1 

.names $dffe~446^Q~0 $dffe~447^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39192 
1-0 1 
-11 1 

.names $dffe~446^Q~1 $dffe~447^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39194 
1-0 1 
-11 1 

.names $dffe~446^Q~2 $dffe~447^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39196 
1-0 1 
-11 1 

.names $dffe~446^Q~3 $dffe~447^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39198 
1-0 1 
-11 1 

.names $dffe~446^Q~4 $dffe~447^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39200 
1-0 1 
-11 1 

.names $dffe~446^Q~5 $dffe~447^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39202 
1-0 1 
-11 1 

.names $dffe~446^Q~6 $dffe~447^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39204 
1-0 1 
-11 1 

.names $dffe~446^Q~7 $dffe~447^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39206 
1-0 1 
-11 1 

.names $dffe~445^Q~0 $dffe~446^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39208 
1-0 1 
-11 1 

.names $dffe~445^Q~1 $dffe~446^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39210 
1-0 1 
-11 1 

.names $dffe~445^Q~2 $dffe~446^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39212 
1-0 1 
-11 1 

.names $dffe~445^Q~3 $dffe~446^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39214 
1-0 1 
-11 1 

.names $dffe~445^Q~4 $dffe~446^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39216 
1-0 1 
-11 1 

.names $dffe~445^Q~5 $dffe~446^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39218 
1-0 1 
-11 1 

.names $dffe~445^Q~6 $dffe~446^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39220 
1-0 1 
-11 1 

.names $dffe~445^Q~7 $dffe~446^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39222 
1-0 1 
-11 1 

.names $dffe~456^Q~0 $dffe~457^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39224 
1-0 1 
-11 1 

.names $dffe~456^Q~1 $dffe~457^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39226 
1-0 1 
-11 1 

.names $dffe~456^Q~2 $dffe~457^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39228 
1-0 1 
-11 1 

.names $dffe~456^Q~3 $dffe~457^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39230 
1-0 1 
-11 1 

.names $dffe~456^Q~4 $dffe~457^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39232 
1-0 1 
-11 1 

.names $dffe~456^Q~5 $dffe~457^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39234 
1-0 1 
-11 1 

.names $dffe~456^Q~6 $dffe~457^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39236 
1-0 1 
-11 1 

.names $dffe~456^Q~7 $dffe~457^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39238 
1-0 1 
-11 1 

.names $dffe~457^Q~0 $dffe~458^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39240 
1-0 1 
-11 1 

.names $dffe~457^Q~1 $dffe~458^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39242 
1-0 1 
-11 1 

.names $dffe~457^Q~2 $dffe~458^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39244 
1-0 1 
-11 1 

.names $dffe~457^Q~3 $dffe~458^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39246 
1-0 1 
-11 1 

.names $dffe~457^Q~4 $dffe~458^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39248 
1-0 1 
-11 1 

.names $dffe~457^Q~5 $dffe~458^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39250 
1-0 1 
-11 1 

.names $dffe~457^Q~6 $dffe~458^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39252 
1-0 1 
-11 1 

.names $dffe~457^Q~7 $dffe~458^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39254 
1-0 1 
-11 1 

.names $dffe~458^Q~0 $dffe~1290^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39256 
1-0 1 
-11 1 

.names $dffe~458^Q~1 $dffe~1290^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39258 
1-0 1 
-11 1 

.names $dffe~458^Q~2 $dffe~1290^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39260 
1-0 1 
-11 1 

.names $dffe~458^Q~3 $dffe~1290^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39262 
1-0 1 
-11 1 

.names $dffe~458^Q~4 $dffe~1290^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39264 
1-0 1 
-11 1 

.names $dffe~458^Q~5 $dffe~1290^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39266 
1-0 1 
-11 1 

.names $dffe~458^Q~6 $dffe~1290^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39268 
1-0 1 
-11 1 

.names $dffe~458^Q~7 $dffe~1290^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39270 
1-0 1 
-11 1 

.names $dffe~806^Q~0 $dffe~437^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39288 
1-0 1 
-11 1 

.names $dffe~806^Q~1 $dffe~437^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39290 
1-0 1 
-11 1 

.names $dffe~806^Q~2 $dffe~437^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39292 
1-0 1 
-11 1 

.names $dffe~806^Q~3 $dffe~437^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39294 
1-0 1 
-11 1 

.names $dffe~806^Q~4 $dffe~437^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39296 
1-0 1 
-11 1 

.names $dffe~806^Q~5 $dffe~437^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39298 
1-0 1 
-11 1 

.names $dffe~806^Q~6 $dffe~437^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39300 
1-0 1 
-11 1 

.names $dffe~806^Q~7 $dffe~437^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39302 
1-0 1 
-11 1 

.names $dffe~469^Q~0 $dffe~1289^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39352 
1-0 1 
-11 1 

.names $dffe~469^Q~1 $dffe~1289^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39354 
1-0 1 
-11 1 

.names $dffe~469^Q~2 $dffe~1289^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39356 
1-0 1 
-11 1 

.names $dffe~469^Q~3 $dffe~1289^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39358 
1-0 1 
-11 1 

.names $dffe~469^Q~4 $dffe~1289^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39360 
1-0 1 
-11 1 

.names $dffe~469^Q~5 $dffe~1289^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39362 
1-0 1 
-11 1 

.names $dffe~469^Q~6 $dffe~1289^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39364 
1-0 1 
-11 1 

.names $dffe~469^Q~7 $dffe~1289^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39366 
1-0 1 
-11 1 

.names $dffe~468^Q~0 $dffe~469^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39368 
1-0 1 
-11 1 

.names $dffe~468^Q~1 $dffe~469^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39370 
1-0 1 
-11 1 

.names $dffe~468^Q~2 $dffe~469^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39372 
1-0 1 
-11 1 

.names $dffe~468^Q~3 $dffe~469^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39374 
1-0 1 
-11 1 

.names $dffe~468^Q~4 $dffe~469^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39376 
1-0 1 
-11 1 

.names $dffe~468^Q~5 $dffe~469^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39378 
1-0 1 
-11 1 

.names $dffe~468^Q~6 $dffe~469^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39380 
1-0 1 
-11 1 

.names $dffe~468^Q~7 $dffe~469^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39382 
1-0 1 
-11 1 

.names $dffe~1006^Q~0 $dffe~1005^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39384 
1-0 1 
-11 1 

.names $dffe~1006^Q~1 $dffe~1005^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39386 
1-0 1 
-11 1 

.names $dffe~1006^Q~2 $dffe~1005^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39388 
1-0 1 
-11 1 

.names $dffe~1006^Q~3 $dffe~1005^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39390 
1-0 1 
-11 1 

.names $dffe~1006^Q~4 $dffe~1005^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39392 
1-0 1 
-11 1 

.names $dffe~1006^Q~5 $dffe~1005^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39394 
1-0 1 
-11 1 

.names $dffe~1006^Q~6 $dffe~1005^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39396 
1-0 1 
-11 1 

.names $dffe~1006^Q~7 $dffe~1005^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39398 
1-0 1 
-11 1 

.names $dffe~599^Q~0 $dffe~600^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39400 
1-0 1 
-11 1 

.names $dffe~599^Q~1 $dffe~600^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39402 
1-0 1 
-11 1 

.names $dffe~599^Q~2 $dffe~600^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39404 
1-0 1 
-11 1 

.names $dffe~599^Q~3 $dffe~600^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39406 
1-0 1 
-11 1 

.names $dffe~599^Q~4 $dffe~600^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39408 
1-0 1 
-11 1 

.names $dffe~599^Q~5 $dffe~600^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39410 
1-0 1 
-11 1 

.names $dffe~599^Q~6 $dffe~600^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39412 
1-0 1 
-11 1 

.names $dffe~599^Q~7 $dffe~600^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39414 
1-0 1 
-11 1 

.names $dffe~467^Q~0 $dffe~468^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39416 
1-0 1 
-11 1 

.names $dffe~467^Q~1 $dffe~468^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39418 
1-0 1 
-11 1 

.names $dffe~467^Q~2 $dffe~468^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39420 
1-0 1 
-11 1 

.names $dffe~467^Q~3 $dffe~468^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39422 
1-0 1 
-11 1 

.names $dffe~467^Q~4 $dffe~468^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39424 
1-0 1 
-11 1 

.names $dffe~467^Q~5 $dffe~468^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39426 
1-0 1 
-11 1 

.names $dffe~467^Q~6 $dffe~468^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39428 
1-0 1 
-11 1 

.names $dffe~467^Q~7 $dffe~468^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39430 
1-0 1 
-11 1 

.names $dffe~600^Q~0 $dffe~601^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39432 
1-0 1 
-11 1 

.names $dffe~600^Q~1 $dffe~601^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39434 
1-0 1 
-11 1 

.names $dffe~600^Q~2 $dffe~601^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39436 
1-0 1 
-11 1 

.names $dffe~600^Q~3 $dffe~601^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39438 
1-0 1 
-11 1 

.names $dffe~600^Q~4 $dffe~601^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39440 
1-0 1 
-11 1 

.names $dffe~600^Q~5 $dffe~601^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39442 
1-0 1 
-11 1 

.names $dffe~600^Q~6 $dffe~601^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39444 
1-0 1 
-11 1 

.names $dffe~600^Q~7 $dffe~601^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39446 
1-0 1 
-11 1 

.names $dffe~999^Q~0 $dffe~1006^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39448 
1-0 1 
-11 1 

.names $dffe~999^Q~1 $dffe~1006^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39450 
1-0 1 
-11 1 

.names $dffe~999^Q~2 $dffe~1006^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39452 
1-0 1 
-11 1 

.names $dffe~999^Q~3 $dffe~1006^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39454 
1-0 1 
-11 1 

.names $dffe~999^Q~4 $dffe~1006^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39456 
1-0 1 
-11 1 

.names $dffe~999^Q~5 $dffe~1006^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39458 
1-0 1 
-11 1 

.names $dffe~999^Q~6 $dffe~1006^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39460 
1-0 1 
-11 1 

.names $dffe~999^Q~7 $dffe~1006^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39462 
1-0 1 
-11 1 

.names $dffe~1680^Q~0 $dff~1759^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39464 
1-0 1 
-11 1 

.names $dffe~1680^Q~1 $dff~1759^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39466 
1-0 1 
-11 1 

.names $dffe~1680^Q~2 $dff~1759^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39468 
1-0 1 
-11 1 

.names $dffe~1680^Q~3 $dff~1727^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39470 
1-0 1 
-11 1 

.names $dffe~1680^Q~4 $dff~1727^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39472 
1-0 1 
-11 1 

.names $dffe~1680^Q~5 $dff~1727^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39474 
1-0 1 
-11 1 

.names $dffe~1680^Q~6 $dff~1727^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39476 
1-0 1 
-11 1 

.names $dffe~1680^Q~7 $dff~1727^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39478 
1-0 1 
-11 1 

.names $dffe~602^Q~0 $dff~605^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39480 
1-0 1 
-11 1 

.names $dffe~602^Q~1 $dff~605^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39482 
1-0 1 
-11 1 

.names $dffe~602^Q~2 $dff~605^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39484 
1-0 1 
-11 1 

.names $dffe~602^Q~3 $dff~605^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39486 
1-0 1 
-11 1 

.names $dffe~602^Q~4 $dff~605^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39488 
1-0 1 
-11 1 

.names $dffe~602^Q~5 $dff~605^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39490 
1-0 1 
-11 1 

.names $dffe~602^Q~6 $dff~605^Q~8 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39492 
1-0 1 
-11 1 

.names $dffe~602^Q~7 $dff~605^Q~9 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39494 
1-0 1 
-11 1 

.names $dffe~1598^Q~0 $dffe~1619^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39496 
1-0 1 
-11 1 

.names $dffe~1598^Q~1 $dffe~1619^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39498 
1-0 1 
-11 1 

.names $dffe~1598^Q~2 $dffe~1619^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39500 
1-0 1 
-11 1 

.names $dffe~1598^Q~3 $dffe~1619^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39502 
1-0 1 
-11 1 

.names $dffe~1598^Q~4 $dffe~1619^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39504 
1-0 1 
-11 1 

.names $dffe~1598^Q~5 $dffe~1619^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39506 
1-0 1 
-11 1 

.names $dffe~1598^Q~6 $dffe~1619^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39508 
1-0 1 
-11 1 

.names $dffe~1598^Q~10 $dffe~1619^Q~10 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39510 
1-0 1 
-11 1 

.names $dffe~1619^Q~0 $dffe~1680^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39512 
1-0 1 
-11 1 

.names $dffe~1619^Q~1 $dffe~1680^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39514 
1-0 1 
-11 1 

.names $dffe~1619^Q~2 $dffe~1680^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39516 
1-0 1 
-11 1 

.names $dffe~1619^Q~3 $dffe~1680^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39518 
1-0 1 
-11 1 

.names $dffe~1619^Q~4 $dffe~1680^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39520 
1-0 1 
-11 1 

.names $dffe~1619^Q~5 $dffe~1680^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39522 
1-0 1 
-11 1 

.names $dffe~1619^Q~6 $dffe~1680^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39524 
1-0 1 
-11 1 

.names $dffe~1619^Q~10 $dffe~1680^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39526 
1-0 1 
-11 1 

.names $dffe~820^Q~0 $dffe~824^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39528 
1-0 1 
-11 1 

.names $dffe~820^Q~1 $dffe~824^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39530 
1-0 1 
-11 1 

.names $dffe~820^Q~2 $dffe~824^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39532 
1-0 1 
-11 1 

.names $dffe~820^Q~3 $dffe~824^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39534 
1-0 1 
-11 1 

.names $dffe~820^Q~4 $dffe~824^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39536 
1-0 1 
-11 1 

.names $dffe~820^Q~5 $dffe~824^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39538 
1-0 1 
-11 1 

.names $dffe~820^Q~6 $dffe~824^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39540 
1-0 1 
-11 1 

.names $dffe~820^Q~7 $dffe~824^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39542 
1-0 1 
-11 1 

.names $dffe~825^Q~0 $dffe~820^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39544 
1-0 1 
-11 1 

.names $dffe~825^Q~1 $dffe~820^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39546 
1-0 1 
-11 1 

.names $dffe~825^Q~2 $dffe~820^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39548 
1-0 1 
-11 1 

.names $dffe~825^Q~3 $dffe~820^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39550 
1-0 1 
-11 1 

.names $dffe~825^Q~4 $dffe~820^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39552 
1-0 1 
-11 1 

.names $dffe~825^Q~5 $dffe~820^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39554 
1-0 1 
-11 1 

.names $dffe~825^Q~6 $dffe~820^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39556 
1-0 1 
-11 1 

.names $dffe~825^Q~7 $dffe~820^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39558 
1-0 1 
-11 1 

.names $dffe~826^Q~0 $dffe~825^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39560 
1-0 1 
-11 1 

.names $dffe~826^Q~1 $dffe~825^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39562 
1-0 1 
-11 1 

.names $dffe~826^Q~2 $dffe~825^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39564 
1-0 1 
-11 1 

.names $dffe~826^Q~3 $dffe~825^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39566 
1-0 1 
-11 1 

.names $dffe~826^Q~4 $dffe~825^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39568 
1-0 1 
-11 1 

.names $dffe~826^Q~5 $dffe~825^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39570 
1-0 1 
-11 1 

.names $dffe~826^Q~6 $dffe~825^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39572 
1-0 1 
-11 1 

.names $dffe~826^Q~7 $dffe~825^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39574 
1-0 1 
-11 1 

.names $dffe~819^Q~0 $dffe~826^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39576 
1-0 1 
-11 1 

.names $dffe~819^Q~1 $dffe~826^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39578 
1-0 1 
-11 1 

.names $dffe~819^Q~2 $dffe~826^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39580 
1-0 1 
-11 1 

.names $dffe~819^Q~3 $dffe~826^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39582 
1-0 1 
-11 1 

.names $dffe~819^Q~4 $dffe~826^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39584 
1-0 1 
-11 1 

.names $dffe~819^Q~5 $dffe~826^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39586 
1-0 1 
-11 1 

.names $dffe~819^Q~6 $dffe~826^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39588 
1-0 1 
-11 1 

.names $dffe~819^Q~7 $dffe~826^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39590 
1-0 1 
-11 1 

.names $dffe~436^Q~0 $dffe~1292^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39624 
1-0 1 
-11 1 

.names $dffe~436^Q~1 $dffe~1292^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39626 
1-0 1 
-11 1 

.names $dffe~436^Q~2 $dffe~1292^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39628 
1-0 1 
-11 1 

.names $dffe~436^Q~3 $dffe~1292^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39630 
1-0 1 
-11 1 

.names $dffe~436^Q~4 $dffe~1292^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39632 
1-0 1 
-11 1 

.names $dffe~436^Q~5 $dffe~1292^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39634 
1-0 1 
-11 1 

.names $dffe~436^Q~6 $dffe~1292^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39636 
1-0 1 
-11 1 

.names $dffe~436^Q~7 $dffe~1292^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39638 
1-0 1 
-11 1 

.names $dffe~435^Q~0 $dffe~436^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39640 
1-0 1 
-11 1 

.names $dffe~435^Q~1 $dffe~436^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39642 
1-0 1 
-11 1 

.names $dffe~435^Q~2 $dffe~436^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39644 
1-0 1 
-11 1 

.names $dffe~435^Q~3 $dffe~436^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39646 
1-0 1 
-11 1 

.names $dffe~435^Q~4 $dffe~436^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39648 
1-0 1 
-11 1 

.names $dffe~435^Q~5 $dffe~436^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39650 
1-0 1 
-11 1 

.names $dffe~435^Q~6 $dffe~436^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39652 
1-0 1 
-11 1 

.names $dffe~435^Q~7 $dffe~436^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39654 
1-0 1 
-11 1 

.names $dffe~986^Q~0 $dffe~602^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39656 
1-0 1 
-11 1 

.names $dffe~986^Q~1 $dffe~602^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39658 
1-0 1 
-11 1 

.names $dffe~986^Q~2 $dffe~602^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39660 
1-0 1 
-11 1 

.names $dffe~986^Q~3 $dffe~602^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39662 
1-0 1 
-11 1 

.names $dffe~986^Q~4 $dffe~602^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39664 
1-0 1 
-11 1 

.names $dffe~986^Q~5 $dffe~602^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39666 
1-0 1 
-11 1 

.names $dffe~986^Q~6 $dffe~602^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39668 
1-0 1 
-11 1 

.names $dffe~986^Q~7 $dffe~602^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39670 
1-0 1 
-11 1 

.names $dffe~434^Q~0 $dffe~435^Q~0 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39672 
1-0 1 
-11 1 

.names $dffe~434^Q~1 $dffe~435^Q~1 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39674 
1-0 1 
-11 1 

.names $dffe~434^Q~2 $dffe~435^Q~2 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39676 
1-0 1 
-11 1 

.names $dffe~434^Q~3 $dffe~435^Q~3 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39678 
1-0 1 
-11 1 

.names $dffe~434^Q~4 $dffe~435^Q~4 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39680 
1-0 1 
-11 1 

.names $dffe~434^Q~5 $dffe~435^Q~5 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39682 
1-0 1 
-11 1 

.names $dffe~434^Q~6 $dffe~435^Q~6 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39684 
1-0 1 
-11 1 

.names $dffe~434^Q~7 $dffe~435^Q~7 $sdff~1236^Q~0 $auto$rtlil.cc:2607:MuxGate$39686 
1-0 1 
-11 1 

.names $dffe~1081^Q~0 $dff~1086^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39688 
1-0 1 
-11 1 

.names $dffe~1081^Q~1 $dff~1086^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39690 
1-0 1 
-11 1 

.names $dffe~1081^Q~2 $dff~1086^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39692 
1-0 1 
-11 1 

.names $dffe~1081^Q~3 $dff~1086^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39694 
1-0 1 
-11 1 

.names $dffe~1081^Q~4 $dff~1086^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39696 
1-0 1 
-11 1 

.names $dffe~1081^Q~5 $dff~1086^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39698 
1-0 1 
-11 1 

.names $dffe~1081^Q~6 $dff~1086^Q~8 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39700 
1-0 1 
-11 1 

.names $dffe~1081^Q~7 $dff~1086^Q~9 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39702 
1-0 1 
-11 1 

.names $dffe~1600^Q~0 $dffe~1621^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39704 
1-0 1 
-11 1 

.names $dffe~1600^Q~1 $dffe~1621^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39706 
1-0 1 
-11 1 

.names $dffe~1600^Q~2 $dffe~1621^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39708 
1-0 1 
-11 1 

.names $dffe~1600^Q~3 $dffe~1621^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39710 
1-0 1 
-11 1 

.names $dffe~1600^Q~4 $dffe~1621^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39712 
1-0 1 
-11 1 

.names $dffe~1600^Q~5 $dffe~1621^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39714 
1-0 1 
-11 1 

.names $dffe~1600^Q~6 $dffe~1621^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39716 
1-0 1 
-11 1 

.names $dffe~1600^Q~10 $dffe~1621^Q~10 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39718 
1-0 1 
-11 1 

.names $dffe~1621^Q~0 $dffe~1682^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39720 
1-0 1 
-11 1 

.names $dffe~1621^Q~1 $dffe~1682^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39722 
1-0 1 
-11 1 

.names $dffe~1621^Q~2 $dffe~1682^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39724 
1-0 1 
-11 1 

.names $dffe~1621^Q~3 $dffe~1682^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39726 
1-0 1 
-11 1 

.names $dffe~1621^Q~4 $dffe~1682^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39728 
1-0 1 
-11 1 

.names $dffe~1621^Q~5 $dffe~1682^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39730 
1-0 1 
-11 1 

.names $dffe~1621^Q~6 $dffe~1682^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39732 
1-0 1 
-11 1 

.names $dffe~1621^Q~10 $dffe~1682^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39734 
1-0 1 
-11 1 

.names $dffe~1682^Q~0 $dff~1757^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39736 
1-0 1 
-11 1 

.names $dffe~1682^Q~1 $dff~1757^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39738 
1-0 1 
-11 1 

.names $dffe~1682^Q~2 $dff~1757^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39740 
1-0 1 
-11 1 

.names $dffe~1682^Q~3 $dff~1726^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39742 
1-0 1 
-11 1 

.names $dffe~1682^Q~4 $dff~1726^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39744 
1-0 1 
-11 1 

.names $dffe~1682^Q~5 $dff~1726^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39746 
1-0 1 
-11 1 

.names $dffe~1682^Q~6 $dff~1726^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39748 
1-0 1 
-11 1 

.names $dffe~1682^Q~7 $dff~1726^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39750 
1-0 1 
-11 1 

.names $dffe~1670^Q~0 $dffe~1081^Q~0 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39752 
1-0 1 
-11 1 

.names $dffe~1670^Q~1 $dffe~1081^Q~1 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39754 
1-0 1 
-11 1 

.names $dffe~1670^Q~2 $dffe~1081^Q~2 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39756 
1-0 1 
-11 1 

.names $dffe~1670^Q~3 $dffe~1081^Q~3 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39758 
1-0 1 
-11 1 

.names $dffe~1670^Q~4 $dffe~1081^Q~4 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39760 
1-0 1 
-11 1 

.names $dffe~1670^Q~5 $dffe~1081^Q~5 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39762 
1-0 1 
-11 1 

.names $dffe~1670^Q~6 $dffe~1081^Q~6 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39764 
1-0 1 
-11 1 

.names $dffe~1670^Q~7 $dffe~1081^Q~7 $sdff~1235^Q~0 $auto$rtlil.cc:2607:MuxGate$39766 
1-0 1 
-11 1 

.names $dffe~1240^Q~7 $dffe~1278^Q~7 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$26862 
1-0 1 
-11 1 

.names $dff~1316^Q~0 $dffe~1239^Q~0 $auto$simplemap.cc:246:simplemap_eqne$10136 $auto$rtlil.cc:2607:MuxGate$26966 
1-0 1 
-11 1 

.names $dff~1316^Q~1 $dffe~1239^Q~1 $auto$simplemap.cc:246:simplemap_eqne$10136 $auto$rtlil.cc:2607:MuxGate$26968 
1-0 1 
-11 1 

.names $dff~1316^Q~2 $dffe~1239^Q~2 $auto$simplemap.cc:246:simplemap_eqne$10136 $auto$rtlil.cc:2607:MuxGate$26970 
1-0 1 
-11 1 

.names $dff~1316^Q~3 $dffe~1239^Q~3 $auto$simplemap.cc:246:simplemap_eqne$10136 $auto$rtlil.cc:2607:MuxGate$26972 
1-0 1 
-11 1 

.names $dff~1316^Q~4 $dffe~1239^Q~4 $auto$simplemap.cc:246:simplemap_eqne$10136 $auto$rtlil.cc:2607:MuxGate$26974 
1-0 1 
-11 1 

.names $dff~1316^Q~5 $dffe~1239^Q~5 $auto$simplemap.cc:246:simplemap_eqne$10136 $auto$rtlil.cc:2607:MuxGate$26976 
1-0 1 
-11 1 

.names $dff~1316^Q~6 $dffe~1239^Q~6 $auto$simplemap.cc:246:simplemap_eqne$10136 $auto$rtlil.cc:2607:MuxGate$26978 
1-0 1 
-11 1 

.names $dff~1316^Q~7 $dffe~1239^Q~7 $auto$simplemap.cc:246:simplemap_eqne$10136 $auto$rtlil.cc:2607:MuxGate$26980 
1-0 1 
-11 1 

.names $dffe~1239^Q~0 $dffe~1277^Q~0 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$26982 
1-0 1 
-11 1 

.names $dffe~1239^Q~1 $dffe~1277^Q~1 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$26984 
1-0 1 
-11 1 

.names $dffe~1239^Q~2 $dffe~1277^Q~2 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$26986 
1-0 1 
-11 1 

.names $dffe~1239^Q~3 $dffe~1277^Q~3 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$26988 
1-0 1 
-11 1 

.names $dffe~1239^Q~4 $dffe~1277^Q~4 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$26990 
1-0 1 
-11 1 

.names $dffe~1239^Q~5 $dffe~1277^Q~5 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$26992 
1-0 1 
-11 1 

.names $dffe~1239^Q~6 $dffe~1277^Q~6 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$26994 
1-0 1 
-11 1 

.names $dffe~1239^Q~7 $dffe~1277^Q~7 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$26996 
1-0 1 
-11 1 

.names $dff~1319^Q~0 $dffe~1250^Q~0 $reduce_or~1308^Y~0 $auto$rtlil.cc:2607:MuxGate$27266 
1-0 1 
-11 1 

.names $dff~1319^Q~1 $dffe~1250^Q~1 $reduce_or~1308^Y~0 $auto$rtlil.cc:2607:MuxGate$27268 
1-0 1 
-11 1 

.names $dff~1319^Q~2 $dffe~1250^Q~2 $reduce_or~1308^Y~0 $auto$rtlil.cc:2607:MuxGate$27270 
1-0 1 
-11 1 

.names $dff~1319^Q~3 $dffe~1250^Q~3 $reduce_or~1308^Y~0 $auto$rtlil.cc:2607:MuxGate$27272 
1-0 1 
-11 1 

.names $dff~1319^Q~4 $dffe~1250^Q~4 $reduce_or~1308^Y~0 $auto$rtlil.cc:2607:MuxGate$27274 
1-0 1 
-11 1 

.names $dff~1319^Q~5 $dffe~1250^Q~5 $reduce_or~1308^Y~0 $auto$rtlil.cc:2607:MuxGate$27276 
1-0 1 
-11 1 

.names $dff~1319^Q~6 $dffe~1250^Q~6 $reduce_or~1308^Y~0 $auto$rtlil.cc:2607:MuxGate$27278 
1-0 1 
-11 1 

.names $dff~1319^Q~7 $dffe~1250^Q~7 $reduce_or~1308^Y~0 $auto$rtlil.cc:2607:MuxGate$27280 
1-0 1 
-11 1 

.names $dffe~1250^Q~0 $dffe~1288^Q~0 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$27282 
1-0 1 
-11 1 

.names $dffe~1250^Q~1 $dffe~1288^Q~1 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$27284 
1-0 1 
-11 1 

.names $dffe~1250^Q~2 $dffe~1288^Q~2 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$27286 
1-0 1 
-11 1 

.names $dffe~1250^Q~3 $dffe~1288^Q~3 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$27288 
1-0 1 
-11 1 

.names $dffe~1250^Q~4 $dffe~1288^Q~4 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$27290 
1-0 1 
-11 1 

.names $dffe~1250^Q~5 $dffe~1288^Q~5 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$27292 
1-0 1 
-11 1 

.names $dffe~1250^Q~6 $dffe~1288^Q~6 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$27294 
1-0 1 
-11 1 

.names $dffe~1250^Q~7 $dffe~1288^Q~7 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$27296 
1-0 1 
-11 1 

.names $dffe~1247^Q~0 $dffe~1285^Q~0 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$27490 
1-0 1 
-11 1 

.names $dffe~1247^Q~1 $dffe~1285^Q~1 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$27492 
1-0 1 
-11 1 

.names $dffe~1247^Q~2 $dffe~1285^Q~2 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$27494 
1-0 1 
-11 1 

.names $dffe~1247^Q~3 $dffe~1285^Q~3 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$27496 
1-0 1 
-11 1 

.names $dffe~1247^Q~4 $dffe~1285^Q~4 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$27498 
1-0 1 
-11 1 

.names $dffe~1247^Q~5 $dffe~1285^Q~5 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$27500 
1-0 1 
-11 1 

.names $dffe~1247^Q~6 $dffe~1285^Q~6 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$27502 
1-0 1 
-11 1 

.names $dffe~1247^Q~7 $dffe~1285^Q~7 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$27504 
1-0 1 
-11 1 

.names $dff~1320^Q~0 $dffe~1247^Q~0 $auto$simplemap.cc:246:simplemap_eqne$10909 $auto$rtlil.cc:2607:MuxGate$27538 
1-0 1 
-11 1 

.names $dff~1320^Q~1 $dffe~1247^Q~1 $auto$simplemap.cc:246:simplemap_eqne$10909 $auto$rtlil.cc:2607:MuxGate$27540 
1-0 1 
-11 1 

.names $dff~1320^Q~2 $dffe~1247^Q~2 $auto$simplemap.cc:246:simplemap_eqne$10909 $auto$rtlil.cc:2607:MuxGate$27542 
1-0 1 
-11 1 

.names $dff~1320^Q~3 $dffe~1247^Q~3 $auto$simplemap.cc:246:simplemap_eqne$10909 $auto$rtlil.cc:2607:MuxGate$27544 
1-0 1 
-11 1 

.names $dff~1320^Q~4 $dffe~1247^Q~4 $auto$simplemap.cc:246:simplemap_eqne$10909 $auto$rtlil.cc:2607:MuxGate$27546 
1-0 1 
-11 1 

.names $dff~1320^Q~5 $dffe~1247^Q~5 $auto$simplemap.cc:246:simplemap_eqne$10909 $auto$rtlil.cc:2607:MuxGate$27548 
1-0 1 
-11 1 

.names $dff~1320^Q~6 $dffe~1247^Q~6 $auto$simplemap.cc:246:simplemap_eqne$10909 $auto$rtlil.cc:2607:MuxGate$27550 
1-0 1 
-11 1 

.names $dff~1320^Q~7 $dffe~1247^Q~7 $auto$simplemap.cc:246:simplemap_eqne$10909 $auto$rtlil.cc:2607:MuxGate$27552 
1-0 1 
-11 1 

.names $and~6^Y~0 tm3_vidout_vsync $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$27624 
1-0 1 
-11 1 

.names $and~8^Y~0 tm3_vidout_blank $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$27668 
1-0 1 
-11 1 

.names $and~7^Y~0 tm3_vidout_hsync $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$27800 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.Y[0] tm3_vidout_red~1 $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$27818 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.Y[1] tm3_vidout_red~2 $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$27820 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.Y[2] tm3_vidout_red~3 $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$27822 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.Y[3] tm3_vidout_red~4 $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$27824 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.Y[4] tm3_vidout_red~5 $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$27826 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.Y[5] tm3_vidout_red~6 $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$27828 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.Y[6] tm3_vidout_red~7 $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$27830 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.Y[7] tm3_vidout_red~8 $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$27832 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.Y[8] tm3_vidout_red~9 $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$27834 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.Y[0] tm3_vidout_blue~2 $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$27900 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.Y[1] tm3_vidout_blue~3 $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$27902 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.Y[2] tm3_vidout_blue~4 $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$27904 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.Y[3] tm3_vidout_blue~5 $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$27906 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.Y[4] tm3_vidout_blue~6 $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$27908 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.Y[5] tm3_vidout_blue~7 $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$27910 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.Y[6] tm3_vidout_blue~8 $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$27912 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.Y[7] tm3_vidout_blue~9 $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$27914 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$27948 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[0] $dff~1800^Q~0 \
 $auto$rtlil.cc:2607:MuxGate$27950 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$27952 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[1] $dff~1800^Q~0 \
 $auto$rtlil.cc:2607:MuxGate$27954 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$27956 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[2] $dff~1800^Q~0 \
 $auto$rtlil.cc:2607:MuxGate$27958 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$27960 $auto$hard_block.cc:122:cell_hard_block$3269.B[17] $dff~1800^Q~0 \
 $auto$rtlil.cc:2607:MuxGate$27962 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$27964 $auto$hard_block.cc:122:cell_hard_block$3269.B[18] $dff~1800^Q~0 \
 $auto$rtlil.cc:2607:MuxGate$27966 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$27968 $auto$hard_block.cc:122:cell_hard_block$3269.B[19] $dff~1800^Q~0 \
 $auto$rtlil.cc:2607:MuxGate$27970 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$27972 $auto$hard_block.cc:122:cell_hard_block$3269.B[20] $dff~1800^Q~0 \
 $auto$rtlil.cc:2607:MuxGate$27974 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$27976 $auto$hard_block.cc:122:cell_hard_block$3269.B[21] $dff~1800^Q~0 \
 $auto$rtlil.cc:2607:MuxGate$27978 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$27980 $auto$hard_block.cc:122:cell_hard_block$3269.B[22] $dff~1800^Q~0 \
 $auto$rtlil.cc:2607:MuxGate$27982 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$27984 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[9] $dff~1800^Q~0 \
 $auto$rtlil.cc:2607:MuxGate$27986 
1-0 1 
-11 1 

.names $dffe~1249^Q~0 $dffe~1287^Q~0 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$28166 
1-0 1 
-11 1 

.names $dffe~1249^Q~1 $dffe~1287^Q~1 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$28168 
1-0 1 
-11 1 

.names $dffe~1249^Q~2 $dffe~1287^Q~2 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$28170 
1-0 1 
-11 1 

.names $dffe~1249^Q~3 $dffe~1287^Q~3 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$28172 
1-0 1 
-11 1 

.names $dffe~1249^Q~4 $dffe~1287^Q~4 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$28174 
1-0 1 
-11 1 

.names $dffe~1249^Q~5 $dffe~1287^Q~5 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$28176 
1-0 1 
-11 1 

.names $dffe~1249^Q~6 $dffe~1287^Q~6 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$28178 
1-0 1 
-11 1 

.names $dffe~1249^Q~7 $dffe~1287^Q~7 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$28180 
1-0 1 
-11 1 

.names $dff~1318^Q~0 $dffe~1249^Q~0 $auto$simplemap.cc:246:simplemap_eqne$10909 $auto$rtlil.cc:2607:MuxGate$28252 
1-0 1 
-11 1 

.names $dff~1318^Q~1 $dffe~1249^Q~1 $auto$simplemap.cc:246:simplemap_eqne$10909 $auto$rtlil.cc:2607:MuxGate$28254 
1-0 1 
-11 1 

.names $dff~1318^Q~2 $dffe~1249^Q~2 $auto$simplemap.cc:246:simplemap_eqne$10909 $auto$rtlil.cc:2607:MuxGate$28256 
1-0 1 
-11 1 

.names $dff~1318^Q~3 $dffe~1249^Q~3 $auto$simplemap.cc:246:simplemap_eqne$10909 $auto$rtlil.cc:2607:MuxGate$28258 
1-0 1 
-11 1 

.names $dff~1318^Q~4 $dffe~1249^Q~4 $auto$simplemap.cc:246:simplemap_eqne$10909 $auto$rtlil.cc:2607:MuxGate$28260 
1-0 1 
-11 1 

.names $dff~1318^Q~5 $dffe~1249^Q~5 $auto$simplemap.cc:246:simplemap_eqne$10909 $auto$rtlil.cc:2607:MuxGate$28262 
1-0 1 
-11 1 

.names $dff~1318^Q~6 $dffe~1249^Q~6 $auto$simplemap.cc:246:simplemap_eqne$10909 $auto$rtlil.cc:2607:MuxGate$28264 
1-0 1 
-11 1 

.names $dff~1318^Q~7 $dffe~1249^Q~7 $auto$simplemap.cc:246:simplemap_eqne$10909 $auto$rtlil.cc:2607:MuxGate$28266 
1-0 1 
-11 1 

.names $dffe~1248^Q~0 $dffe~1286^Q~0 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$29028 
1-0 1 
-11 1 

.names $dffe~1248^Q~1 $dffe~1286^Q~1 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$29030 
1-0 1 
-11 1 

.names $dffe~1248^Q~2 $dffe~1286^Q~2 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$29032 
1-0 1 
-11 1 

.names $dffe~1248^Q~3 $dffe~1286^Q~3 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$29034 
1-0 1 
-11 1 

.names $dffe~1248^Q~4 $dffe~1286^Q~4 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$29036 
1-0 1 
-11 1 

.names $dffe~1248^Q~5 $dffe~1286^Q~5 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$29038 
1-0 1 
-11 1 

.names $dffe~1248^Q~6 $dffe~1286^Q~6 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$29040 
1-0 1 
-11 1 

.names $dffe~1248^Q~7 $dffe~1286^Q~7 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$29042 
1-0 1 
-11 1 

.names $dff~1319^Q~0 $dffe~1248^Q~0 $auto$simplemap.cc:246:simplemap_eqne$10909 $auto$rtlil.cc:2607:MuxGate$29056 
1-0 1 
-11 1 

.names $dff~1319^Q~1 $dffe~1248^Q~1 $auto$simplemap.cc:246:simplemap_eqne$10909 $auto$rtlil.cc:2607:MuxGate$29058 
1-0 1 
-11 1 

.names $dff~1319^Q~2 $dffe~1248^Q~2 $auto$simplemap.cc:246:simplemap_eqne$10909 $auto$rtlil.cc:2607:MuxGate$29060 
1-0 1 
-11 1 

.names $dff~1319^Q~3 $dffe~1248^Q~3 $auto$simplemap.cc:246:simplemap_eqne$10909 $auto$rtlil.cc:2607:MuxGate$29062 
1-0 1 
-11 1 

.names $dff~1319^Q~4 $dffe~1248^Q~4 $auto$simplemap.cc:246:simplemap_eqne$10909 $auto$rtlil.cc:2607:MuxGate$29064 
1-0 1 
-11 1 

.names $dff~1319^Q~5 $dffe~1248^Q~5 $auto$simplemap.cc:246:simplemap_eqne$10909 $auto$rtlil.cc:2607:MuxGate$29066 
1-0 1 
-11 1 

.names $dff~1319^Q~6 $dffe~1248^Q~6 $auto$simplemap.cc:246:simplemap_eqne$10909 $auto$rtlil.cc:2607:MuxGate$29068 
1-0 1 
-11 1 

.names $dff~1319^Q~7 $dffe~1248^Q~7 $auto$simplemap.cc:246:simplemap_eqne$10909 $auto$rtlil.cc:2607:MuxGate$29070 
1-0 1 
-11 1 

.names $dff~1320^Q~0 $dffe~1267^Q~0 $auto$simplemap.cc:246:simplemap_eqne$10136 $auto$rtlil.cc:2607:MuxGate$29290 
1-0 1 
-11 1 

.names $dff~1320^Q~1 $dffe~1267^Q~1 $auto$simplemap.cc:246:simplemap_eqne$10136 $auto$rtlil.cc:2607:MuxGate$29292 
1-0 1 
-11 1 

.names $dff~1320^Q~2 $dffe~1267^Q~2 $auto$simplemap.cc:246:simplemap_eqne$10136 $auto$rtlil.cc:2607:MuxGate$29294 
1-0 1 
-11 1 

.names $dff~1320^Q~3 $dffe~1267^Q~3 $auto$simplemap.cc:246:simplemap_eqne$10136 $auto$rtlil.cc:2607:MuxGate$29296 
1-0 1 
-11 1 

.names $dff~1320^Q~4 $dffe~1267^Q~4 $auto$simplemap.cc:246:simplemap_eqne$10136 $auto$rtlil.cc:2607:MuxGate$29298 
1-0 1 
-11 1 

.names $dff~1320^Q~5 $dffe~1267^Q~5 $auto$simplemap.cc:246:simplemap_eqne$10136 $auto$rtlil.cc:2607:MuxGate$29300 
1-0 1 
-11 1 

.names $dff~1320^Q~6 $dffe~1267^Q~6 $auto$simplemap.cc:246:simplemap_eqne$10136 $auto$rtlil.cc:2607:MuxGate$29302 
1-0 1 
-11 1 

.names $dff~1320^Q~7 $dffe~1267^Q~7 $auto$simplemap.cc:246:simplemap_eqne$10136 $auto$rtlil.cc:2607:MuxGate$29304 
1-0 1 
-11 1 

.names $dffe~1267^Q~0 $dffe~1305^Q~0 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$29306 
1-0 1 
-11 1 

.names $dffe~1267^Q~1 $dffe~1305^Q~1 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$29308 
1-0 1 
-11 1 

.names $dffe~1267^Q~2 $dffe~1305^Q~2 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$29310 
1-0 1 
-11 1 

.names $dffe~1267^Q~3 $dffe~1305^Q~3 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$29312 
1-0 1 
-11 1 

.names $dffe~1267^Q~4 $dffe~1305^Q~4 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$29314 
1-0 1 
-11 1 

.names $dffe~1267^Q~5 $dffe~1305^Q~5 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$29316 
1-0 1 
-11 1 

.names $dffe~1267^Q~6 $dffe~1305^Q~6 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$29318 
1-0 1 
-11 1 

.names $dffe~1267^Q~7 $dffe~1305^Q~7 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$29320 
1-0 1 
-11 1 

.names $dff~1319^Q~0 $dffe~1268^Q~0 $auto$simplemap.cc:246:simplemap_eqne$10136 $auto$rtlil.cc:2607:MuxGate$29514 
1-0 1 
-11 1 

.names $dff~1319^Q~1 $dffe~1268^Q~1 $auto$simplemap.cc:246:simplemap_eqne$10136 $auto$rtlil.cc:2607:MuxGate$29516 
1-0 1 
-11 1 

.names $dff~1319^Q~2 $dffe~1268^Q~2 $auto$simplemap.cc:246:simplemap_eqne$10136 $auto$rtlil.cc:2607:MuxGate$29518 
1-0 1 
-11 1 

.names $dff~1319^Q~3 $dffe~1268^Q~3 $auto$simplemap.cc:246:simplemap_eqne$10136 $auto$rtlil.cc:2607:MuxGate$29520 
1-0 1 
-11 1 

.names $dff~1319^Q~4 $dffe~1268^Q~4 $auto$simplemap.cc:246:simplemap_eqne$10136 $auto$rtlil.cc:2607:MuxGate$29522 
1-0 1 
-11 1 

.names $dff~1319^Q~5 $dffe~1268^Q~5 $auto$simplemap.cc:246:simplemap_eqne$10136 $auto$rtlil.cc:2607:MuxGate$29524 
1-0 1 
-11 1 

.names $dff~1319^Q~6 $dffe~1268^Q~6 $auto$simplemap.cc:246:simplemap_eqne$10136 $auto$rtlil.cc:2607:MuxGate$29526 
1-0 1 
-11 1 

.names $dff~1319^Q~7 $dffe~1268^Q~7 $auto$simplemap.cc:246:simplemap_eqne$10136 $auto$rtlil.cc:2607:MuxGate$29528 
1-0 1 
-11 1 

.names $dffe~1268^Q~0 $dffe~1231^Q~0 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$29530 
1-0 1 
-11 1 

.names $dffe~1268^Q~1 $dffe~1231^Q~1 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$29532 
1-0 1 
-11 1 

.names $dffe~1268^Q~2 $dffe~1231^Q~2 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$29534 
1-0 1 
-11 1 

.names $dffe~1268^Q~3 $dffe~1231^Q~3 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$29536 
1-0 1 
-11 1 

.names $dffe~1268^Q~4 $dffe~1231^Q~4 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$29538 
1-0 1 
-11 1 

.names $dffe~1268^Q~5 $dffe~1231^Q~5 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$29540 
1-0 1 
-11 1 

.names $dffe~1268^Q~6 $dffe~1231^Q~6 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$29542 
1-0 1 
-11 1 

.names $dffe~1268^Q~7 $dffe~1231^Q~7 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$29544 
1-0 1 
-11 1 

.names $dff~1318^Q~0 $dffe~1269^Q~0 $auto$simplemap.cc:246:simplemap_eqne$10136 $auto$rtlil.cc:2607:MuxGate$29738 
1-0 1 
-11 1 

.names $dff~1318^Q~1 $dffe~1269^Q~1 $auto$simplemap.cc:246:simplemap_eqne$10136 $auto$rtlil.cc:2607:MuxGate$29740 
1-0 1 
-11 1 

.names $dff~1318^Q~2 $dffe~1269^Q~2 $auto$simplemap.cc:246:simplemap_eqne$10136 $auto$rtlil.cc:2607:MuxGate$29742 
1-0 1 
-11 1 

.names $dff~1318^Q~3 $dffe~1269^Q~3 $auto$simplemap.cc:246:simplemap_eqne$10136 $auto$rtlil.cc:2607:MuxGate$29744 
1-0 1 
-11 1 

.names $dff~1318^Q~4 $dffe~1269^Q~4 $auto$simplemap.cc:246:simplemap_eqne$10136 $auto$rtlil.cc:2607:MuxGate$29746 
1-0 1 
-11 1 

.names $dff~1318^Q~5 $dffe~1269^Q~5 $auto$simplemap.cc:246:simplemap_eqne$10136 $auto$rtlil.cc:2607:MuxGate$29748 
1-0 1 
-11 1 

.names $dff~1318^Q~6 $dffe~1269^Q~6 $auto$simplemap.cc:246:simplemap_eqne$10136 $auto$rtlil.cc:2607:MuxGate$29750 
1-0 1 
-11 1 

.names $dff~1318^Q~7 $dffe~1269^Q~7 $auto$simplemap.cc:246:simplemap_eqne$10136 $auto$rtlil.cc:2607:MuxGate$29752 
1-0 1 
-11 1 

.names $dffe~1269^Q~0 $dffe~1232^Q~0 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$29754 
1-0 1 
-11 1 

.names $dffe~1269^Q~1 $dffe~1232^Q~1 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$29756 
1-0 1 
-11 1 

.names $dffe~1269^Q~2 $dffe~1232^Q~2 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$29758 
1-0 1 
-11 1 

.names $dffe~1269^Q~3 $dffe~1232^Q~3 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$29760 
1-0 1 
-11 1 

.names $dffe~1269^Q~4 $dffe~1232^Q~4 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$29762 
1-0 1 
-11 1 

.names $dffe~1269^Q~5 $dffe~1232^Q~5 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$29764 
1-0 1 
-11 1 

.names $dffe~1269^Q~6 $dffe~1232^Q~6 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$29766 
1-0 1 
-11 1 

.names $dffe~1269^Q~7 $dffe~1232^Q~7 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$29768 
1-0 1 
-11 1 

.names $dff~1317^Q~0 $dffe~1270^Q~0 $auto$simplemap.cc:246:simplemap_eqne$10136 $auto$rtlil.cc:2607:MuxGate$29962 
1-0 1 
-11 1 

.names $dff~1317^Q~1 $dffe~1270^Q~1 $auto$simplemap.cc:246:simplemap_eqne$10136 $auto$rtlil.cc:2607:MuxGate$29964 
1-0 1 
-11 1 

.names $dff~1317^Q~2 $dffe~1270^Q~2 $auto$simplemap.cc:246:simplemap_eqne$10136 $auto$rtlil.cc:2607:MuxGate$29966 
1-0 1 
-11 1 

.names $dff~1317^Q~3 $dffe~1270^Q~3 $auto$simplemap.cc:246:simplemap_eqne$10136 $auto$rtlil.cc:2607:MuxGate$29968 
1-0 1 
-11 1 

.names $dff~1317^Q~4 $dffe~1270^Q~4 $auto$simplemap.cc:246:simplemap_eqne$10136 $auto$rtlil.cc:2607:MuxGate$29970 
1-0 1 
-11 1 

.names $dff~1317^Q~5 $dffe~1270^Q~5 $auto$simplemap.cc:246:simplemap_eqne$10136 $auto$rtlil.cc:2607:MuxGate$29972 
1-0 1 
-11 1 

.names $dff~1317^Q~6 $dffe~1270^Q~6 $auto$simplemap.cc:246:simplemap_eqne$10136 $auto$rtlil.cc:2607:MuxGate$29974 
1-0 1 
-11 1 

.names $dff~1317^Q~7 $dffe~1270^Q~7 $auto$simplemap.cc:246:simplemap_eqne$10136 $auto$rtlil.cc:2607:MuxGate$29976 
1-0 1 
-11 1 

.names $dffe~1270^Q~0 $dffe~1233^Q~0 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$29978 
1-0 1 
-11 1 

.names $dffe~1270^Q~1 $dffe~1233^Q~1 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$29980 
1-0 1 
-11 1 

.names $dffe~1270^Q~2 $dffe~1233^Q~2 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$29982 
1-0 1 
-11 1 

.names $dffe~1270^Q~3 $dffe~1233^Q~3 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$29984 
1-0 1 
-11 1 

.names $dffe~1270^Q~4 $dffe~1233^Q~4 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$29986 
1-0 1 
-11 1 

.names $dffe~1270^Q~5 $dffe~1233^Q~5 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$29988 
1-0 1 
-11 1 

.names $dffe~1270^Q~6 $dffe~1233^Q~6 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$29990 
1-0 1 
-11 1 

.names $dffe~1270^Q~7 $dffe~1233^Q~7 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$29992 
1-0 1 
-11 1 

.names $dff~1320^Q~0 $dffe~1255^Q~0 $auto$simplemap.cc:246:simplemap_eqne$14110 $auto$rtlil.cc:2607:MuxGate$30186 
1-0 1 
-11 1 

.names $dff~1320^Q~1 $dffe~1255^Q~1 $auto$simplemap.cc:246:simplemap_eqne$14110 $auto$rtlil.cc:2607:MuxGate$30188 
1-0 1 
-11 1 

.names $dff~1320^Q~2 $dffe~1255^Q~2 $auto$simplemap.cc:246:simplemap_eqne$14110 $auto$rtlil.cc:2607:MuxGate$30190 
1-0 1 
-11 1 

.names $dff~1320^Q~3 $dffe~1255^Q~3 $auto$simplemap.cc:246:simplemap_eqne$14110 $auto$rtlil.cc:2607:MuxGate$30192 
1-0 1 
-11 1 

.names $dff~1320^Q~4 $dffe~1255^Q~4 $auto$simplemap.cc:246:simplemap_eqne$14110 $auto$rtlil.cc:2607:MuxGate$30194 
1-0 1 
-11 1 

.names $dff~1320^Q~5 $dffe~1255^Q~5 $auto$simplemap.cc:246:simplemap_eqne$14110 $auto$rtlil.cc:2607:MuxGate$30196 
1-0 1 
-11 1 

.names $dff~1320^Q~6 $dffe~1255^Q~6 $auto$simplemap.cc:246:simplemap_eqne$14110 $auto$rtlil.cc:2607:MuxGate$30198 
1-0 1 
-11 1 

.names $dff~1320^Q~7 $dffe~1255^Q~7 $auto$simplemap.cc:246:simplemap_eqne$14110 $auto$rtlil.cc:2607:MuxGate$30200 
1-0 1 
-11 1 

.names $dffe~1255^Q~0 $dffe~1293^Q~0 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$30202 
1-0 1 
-11 1 

.names $dffe~1255^Q~1 $dffe~1293^Q~1 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$30204 
1-0 1 
-11 1 

.names $dffe~1255^Q~2 $dffe~1293^Q~2 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$30206 
1-0 1 
-11 1 

.names $dffe~1255^Q~3 $dffe~1293^Q~3 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$30208 
1-0 1 
-11 1 

.names $dffe~1255^Q~4 $dffe~1293^Q~4 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$30210 
1-0 1 
-11 1 

.names $dffe~1255^Q~5 $dffe~1293^Q~5 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$30212 
1-0 1 
-11 1 

.names $dffe~1255^Q~6 $dffe~1293^Q~6 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$30214 
1-0 1 
-11 1 

.names $dffe~1255^Q~7 $dffe~1293^Q~7 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$30216 
1-0 1 
-11 1 

.names $dff~1319^Q~0 $dffe~1256^Q~0 $auto$simplemap.cc:246:simplemap_eqne$14110 $auto$rtlil.cc:2607:MuxGate$30410 
1-0 1 
-11 1 

.names $dff~1319^Q~1 $dffe~1256^Q~1 $auto$simplemap.cc:246:simplemap_eqne$14110 $auto$rtlil.cc:2607:MuxGate$30412 
1-0 1 
-11 1 

.names $dff~1319^Q~2 $dffe~1256^Q~2 $auto$simplemap.cc:246:simplemap_eqne$14110 $auto$rtlil.cc:2607:MuxGate$30414 
1-0 1 
-11 1 

.names $dff~1319^Q~3 $dffe~1256^Q~3 $auto$simplemap.cc:246:simplemap_eqne$14110 $auto$rtlil.cc:2607:MuxGate$30416 
1-0 1 
-11 1 

.names $dff~1319^Q~4 $dffe~1256^Q~4 $auto$simplemap.cc:246:simplemap_eqne$14110 $auto$rtlil.cc:2607:MuxGate$30418 
1-0 1 
-11 1 

.names $dff~1319^Q~5 $dffe~1256^Q~5 $auto$simplemap.cc:246:simplemap_eqne$14110 $auto$rtlil.cc:2607:MuxGate$30420 
1-0 1 
-11 1 

.names $dff~1319^Q~6 $dffe~1256^Q~6 $auto$simplemap.cc:246:simplemap_eqne$14110 $auto$rtlil.cc:2607:MuxGate$30422 
1-0 1 
-11 1 

.names $dff~1319^Q~7 $dffe~1256^Q~7 $auto$simplemap.cc:246:simplemap_eqne$14110 $auto$rtlil.cc:2607:MuxGate$30424 
1-0 1 
-11 1 

.names $dffe~1256^Q~0 $dffe~1294^Q~0 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$30426 
1-0 1 
-11 1 

.names $dffe~1256^Q~1 $dffe~1294^Q~1 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$30428 
1-0 1 
-11 1 

.names $dffe~1256^Q~2 $dffe~1294^Q~2 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$30430 
1-0 1 
-11 1 

.names $dffe~1256^Q~3 $dffe~1294^Q~3 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$30432 
1-0 1 
-11 1 

.names $dffe~1256^Q~4 $dffe~1294^Q~4 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$30434 
1-0 1 
-11 1 

.names $dffe~1256^Q~5 $dffe~1294^Q~5 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$30436 
1-0 1 
-11 1 

.names $dffe~1256^Q~6 $dffe~1294^Q~6 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$30438 
1-0 1 
-11 1 

.names $dffe~1256^Q~7 $dffe~1294^Q~7 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$30440 
1-0 1 
-11 1 

.names $dff~1318^Q~0 $dffe~1257^Q~0 $auto$simplemap.cc:246:simplemap_eqne$14110 $auto$rtlil.cc:2607:MuxGate$30634 
1-0 1 
-11 1 

.names $dff~1318^Q~1 $dffe~1257^Q~1 $auto$simplemap.cc:246:simplemap_eqne$14110 $auto$rtlil.cc:2607:MuxGate$30636 
1-0 1 
-11 1 

.names $dff~1318^Q~2 $dffe~1257^Q~2 $auto$simplemap.cc:246:simplemap_eqne$14110 $auto$rtlil.cc:2607:MuxGate$30638 
1-0 1 
-11 1 

.names $dff~1318^Q~3 $dffe~1257^Q~3 $auto$simplemap.cc:246:simplemap_eqne$14110 $auto$rtlil.cc:2607:MuxGate$30640 
1-0 1 
-11 1 

.names $dff~1318^Q~4 $dffe~1257^Q~4 $auto$simplemap.cc:246:simplemap_eqne$14110 $auto$rtlil.cc:2607:MuxGate$30642 
1-0 1 
-11 1 

.names $dff~1318^Q~5 $dffe~1257^Q~5 $auto$simplemap.cc:246:simplemap_eqne$14110 $auto$rtlil.cc:2607:MuxGate$30644 
1-0 1 
-11 1 

.names $dff~1318^Q~6 $dffe~1257^Q~6 $auto$simplemap.cc:246:simplemap_eqne$14110 $auto$rtlil.cc:2607:MuxGate$30646 
1-0 1 
-11 1 

.names $dff~1318^Q~7 $dffe~1257^Q~7 $auto$simplemap.cc:246:simplemap_eqne$14110 $auto$rtlil.cc:2607:MuxGate$30648 
1-0 1 
-11 1 

.names $dffe~1257^Q~0 $dffe~1295^Q~0 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$30650 
1-0 1 
-11 1 

.names $dffe~1257^Q~1 $dffe~1295^Q~1 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$30652 
1-0 1 
-11 1 

.names $dffe~1257^Q~2 $dffe~1295^Q~2 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$30654 
1-0 1 
-11 1 

.names $dffe~1257^Q~3 $dffe~1295^Q~3 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$30656 
1-0 1 
-11 1 

.names $dffe~1257^Q~4 $dffe~1295^Q~4 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$30658 
1-0 1 
-11 1 

.names $dffe~1257^Q~5 $dffe~1295^Q~5 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$30660 
1-0 1 
-11 1 

.names $dffe~1257^Q~6 $dffe~1295^Q~6 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$30662 
1-0 1 
-11 1 

.names $dffe~1257^Q~7 $dffe~1295^Q~7 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$30664 
1-0 1 
-11 1 

.names $dff~1317^Q~0 $dffe~1258^Q~0 $auto$simplemap.cc:246:simplemap_eqne$14110 $auto$rtlil.cc:2607:MuxGate$30858 
1-0 1 
-11 1 

.names $dff~1317^Q~1 $dffe~1258^Q~1 $auto$simplemap.cc:246:simplemap_eqne$14110 $auto$rtlil.cc:2607:MuxGate$30860 
1-0 1 
-11 1 

.names $dff~1317^Q~2 $dffe~1258^Q~2 $auto$simplemap.cc:246:simplemap_eqne$14110 $auto$rtlil.cc:2607:MuxGate$30862 
1-0 1 
-11 1 

.names $dff~1317^Q~3 $dffe~1258^Q~3 $auto$simplemap.cc:246:simplemap_eqne$14110 $auto$rtlil.cc:2607:MuxGate$30864 
1-0 1 
-11 1 

.names $dff~1317^Q~4 $dffe~1258^Q~4 $auto$simplemap.cc:246:simplemap_eqne$14110 $auto$rtlil.cc:2607:MuxGate$30866 
1-0 1 
-11 1 

.names $dff~1317^Q~5 $dffe~1258^Q~5 $auto$simplemap.cc:246:simplemap_eqne$14110 $auto$rtlil.cc:2607:MuxGate$30868 
1-0 1 
-11 1 

.names $dff~1317^Q~6 $dffe~1258^Q~6 $auto$simplemap.cc:246:simplemap_eqne$14110 $auto$rtlil.cc:2607:MuxGate$30870 
1-0 1 
-11 1 

.names $dff~1317^Q~7 $dffe~1258^Q~7 $auto$simplemap.cc:246:simplemap_eqne$14110 $auto$rtlil.cc:2607:MuxGate$30872 
1-0 1 
-11 1 

.names $dffe~1258^Q~0 $dffe~1296^Q~0 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$30874 
1-0 1 
-11 1 

.names $dffe~1258^Q~1 $dffe~1296^Q~1 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$30876 
1-0 1 
-11 1 

.names $dffe~1258^Q~2 $dffe~1296^Q~2 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$30878 
1-0 1 
-11 1 

.names $dffe~1258^Q~3 $dffe~1296^Q~3 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$30880 
1-0 1 
-11 1 

.names $dffe~1258^Q~4 $dffe~1296^Q~4 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$30882 
1-0 1 
-11 1 

.names $dffe~1258^Q~5 $dffe~1296^Q~5 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$30884 
1-0 1 
-11 1 

.names $dffe~1258^Q~6 $dffe~1296^Q~6 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$30886 
1-0 1 
-11 1 

.names $dffe~1258^Q~7 $dffe~1296^Q~7 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$30888 
1-0 1 
-11 1 

.names $dff~1316^Q~0 $dffe~1259^Q~0 $auto$simplemap.cc:246:simplemap_eqne$14110 $auto$rtlil.cc:2607:MuxGate$31082 
1-0 1 
-11 1 

.names $dff~1316^Q~1 $dffe~1259^Q~1 $auto$simplemap.cc:246:simplemap_eqne$14110 $auto$rtlil.cc:2607:MuxGate$31084 
1-0 1 
-11 1 

.names $dff~1316^Q~2 $dffe~1259^Q~2 $auto$simplemap.cc:246:simplemap_eqne$14110 $auto$rtlil.cc:2607:MuxGate$31086 
1-0 1 
-11 1 

.names $dff~1316^Q~3 $dffe~1259^Q~3 $auto$simplemap.cc:246:simplemap_eqne$14110 $auto$rtlil.cc:2607:MuxGate$31088 
1-0 1 
-11 1 

.names $dff~1316^Q~4 $dffe~1259^Q~4 $auto$simplemap.cc:246:simplemap_eqne$14110 $auto$rtlil.cc:2607:MuxGate$31090 
1-0 1 
-11 1 

.names $dff~1316^Q~5 $dffe~1259^Q~5 $auto$simplemap.cc:246:simplemap_eqne$14110 $auto$rtlil.cc:2607:MuxGate$31092 
1-0 1 
-11 1 

.names $dff~1316^Q~6 $dffe~1259^Q~6 $auto$simplemap.cc:246:simplemap_eqne$14110 $auto$rtlil.cc:2607:MuxGate$31094 
1-0 1 
-11 1 

.names $dff~1316^Q~7 $dffe~1259^Q~7 $auto$simplemap.cc:246:simplemap_eqne$14110 $auto$rtlil.cc:2607:MuxGate$31096 
1-0 1 
-11 1 

.names $dffe~1259^Q~0 $dffe~1297^Q~0 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$31098 
1-0 1 
-11 1 

.names $dffe~1259^Q~1 $dffe~1297^Q~1 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$31100 
1-0 1 
-11 1 

.names $dffe~1259^Q~2 $dffe~1297^Q~2 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$31102 
1-0 1 
-11 1 

.names $dffe~1259^Q~3 $dffe~1297^Q~3 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$31104 
1-0 1 
-11 1 

.names $dffe~1259^Q~4 $dffe~1297^Q~4 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$31106 
1-0 1 
-11 1 

.names $dffe~1259^Q~5 $dffe~1297^Q~5 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$31108 
1-0 1 
-11 1 

.names $dffe~1259^Q~6 $dffe~1297^Q~6 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$31110 
1-0 1 
-11 1 

.names $dffe~1259^Q~7 $dffe~1297^Q~7 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$31112 
1-0 1 
-11 1 

.names $dff~1315^Q~0 $dffe~1260^Q~0 $auto$simplemap.cc:246:simplemap_eqne$14110 $auto$rtlil.cc:2607:MuxGate$31306 
1-0 1 
-11 1 

.names $dff~1315^Q~1 $dffe~1260^Q~1 $auto$simplemap.cc:246:simplemap_eqne$14110 $auto$rtlil.cc:2607:MuxGate$31308 
1-0 1 
-11 1 

.names $dff~1315^Q~2 $dffe~1260^Q~2 $auto$simplemap.cc:246:simplemap_eqne$14110 $auto$rtlil.cc:2607:MuxGate$31310 
1-0 1 
-11 1 

.names $dff~1315^Q~3 $dffe~1260^Q~3 $auto$simplemap.cc:246:simplemap_eqne$14110 $auto$rtlil.cc:2607:MuxGate$31312 
1-0 1 
-11 1 

.names $dff~1315^Q~4 $dffe~1260^Q~4 $auto$simplemap.cc:246:simplemap_eqne$14110 $auto$rtlil.cc:2607:MuxGate$31314 
1-0 1 
-11 1 

.names $dff~1315^Q~5 $dffe~1260^Q~5 $auto$simplemap.cc:246:simplemap_eqne$14110 $auto$rtlil.cc:2607:MuxGate$31316 
1-0 1 
-11 1 

.names $dff~1315^Q~6 $dffe~1260^Q~6 $auto$simplemap.cc:246:simplemap_eqne$14110 $auto$rtlil.cc:2607:MuxGate$31318 
1-0 1 
-11 1 

.names $dff~1315^Q~7 $dffe~1260^Q~7 $auto$simplemap.cc:246:simplemap_eqne$14110 $auto$rtlil.cc:2607:MuxGate$31320 
1-0 1 
-11 1 

.names $dffe~1260^Q~0 $dffe~1298^Q~0 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$31322 
1-0 1 
-11 1 

.names $dffe~1260^Q~1 $dffe~1298^Q~1 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$31324 
1-0 1 
-11 1 

.names $dffe~1260^Q~2 $dffe~1298^Q~2 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$31326 
1-0 1 
-11 1 

.names $dffe~1260^Q~3 $dffe~1298^Q~3 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$31328 
1-0 1 
-11 1 

.names $dffe~1260^Q~4 $dffe~1298^Q~4 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$31330 
1-0 1 
-11 1 

.names $dffe~1260^Q~5 $dffe~1298^Q~5 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$31332 
1-0 1 
-11 1 

.names $dffe~1260^Q~6 $dffe~1298^Q~6 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$31334 
1-0 1 
-11 1 

.names $dffe~1260^Q~7 $dffe~1298^Q~7 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$31336 
1-0 1 
-11 1 

.names $dff~1320^Q~0 $dffe~1261^Q~0 $auto$simplemap.cc:246:simplemap_eqne$15606 $auto$rtlil.cc:2607:MuxGate$31530 
1-0 1 
-11 1 

.names $dff~1320^Q~1 $dffe~1261^Q~1 $auto$simplemap.cc:246:simplemap_eqne$15606 $auto$rtlil.cc:2607:MuxGate$31532 
1-0 1 
-11 1 

.names $dff~1320^Q~2 $dffe~1261^Q~2 $auto$simplemap.cc:246:simplemap_eqne$15606 $auto$rtlil.cc:2607:MuxGate$31534 
1-0 1 
-11 1 

.names $dff~1320^Q~3 $dffe~1261^Q~3 $auto$simplemap.cc:246:simplemap_eqne$15606 $auto$rtlil.cc:2607:MuxGate$31536 
1-0 1 
-11 1 

.names $dff~1320^Q~4 $dffe~1261^Q~4 $auto$simplemap.cc:246:simplemap_eqne$15606 $auto$rtlil.cc:2607:MuxGate$31538 
1-0 1 
-11 1 

.names $dff~1320^Q~5 $dffe~1261^Q~5 $auto$simplemap.cc:246:simplemap_eqne$15606 $auto$rtlil.cc:2607:MuxGate$31540 
1-0 1 
-11 1 

.names $dff~1320^Q~6 $dffe~1261^Q~6 $auto$simplemap.cc:246:simplemap_eqne$15606 $auto$rtlil.cc:2607:MuxGate$31542 
1-0 1 
-11 1 

.names $dff~1320^Q~7 $dffe~1261^Q~7 $auto$simplemap.cc:246:simplemap_eqne$15606 $auto$rtlil.cc:2607:MuxGate$31544 
1-0 1 
-11 1 

.names $dffe~1261^Q~0 $dffe~1299^Q~0 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$31546 
1-0 1 
-11 1 

.names $dffe~1261^Q~1 $dffe~1299^Q~1 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$31548 
1-0 1 
-11 1 

.names $dffe~1261^Q~2 $dffe~1299^Q~2 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$31550 
1-0 1 
-11 1 

.names $dffe~1261^Q~3 $dffe~1299^Q~3 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$31552 
1-0 1 
-11 1 

.names $dffe~1261^Q~4 $dffe~1299^Q~4 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$31554 
1-0 1 
-11 1 

.names $dffe~1261^Q~5 $dffe~1299^Q~5 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$31556 
1-0 1 
-11 1 

.names $dffe~1261^Q~6 $dffe~1299^Q~6 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$31558 
1-0 1 
-11 1 

.names $dffe~1261^Q~7 $dffe~1299^Q~7 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$31560 
1-0 1 
-11 1 

.names $dff~1319^Q~0 $dffe~1262^Q~0 $auto$simplemap.cc:246:simplemap_eqne$15606 $auto$rtlil.cc:2607:MuxGate$31754 
1-0 1 
-11 1 

.names $dff~1319^Q~1 $dffe~1262^Q~1 $auto$simplemap.cc:246:simplemap_eqne$15606 $auto$rtlil.cc:2607:MuxGate$31756 
1-0 1 
-11 1 

.names $dff~1319^Q~2 $dffe~1262^Q~2 $auto$simplemap.cc:246:simplemap_eqne$15606 $auto$rtlil.cc:2607:MuxGate$31758 
1-0 1 
-11 1 

.names $dff~1319^Q~3 $dffe~1262^Q~3 $auto$simplemap.cc:246:simplemap_eqne$15606 $auto$rtlil.cc:2607:MuxGate$31760 
1-0 1 
-11 1 

.names $dff~1319^Q~4 $dffe~1262^Q~4 $auto$simplemap.cc:246:simplemap_eqne$15606 $auto$rtlil.cc:2607:MuxGate$31762 
1-0 1 
-11 1 

.names $dff~1319^Q~5 $dffe~1262^Q~5 $auto$simplemap.cc:246:simplemap_eqne$15606 $auto$rtlil.cc:2607:MuxGate$31764 
1-0 1 
-11 1 

.names $dff~1319^Q~6 $dffe~1262^Q~6 $auto$simplemap.cc:246:simplemap_eqne$15606 $auto$rtlil.cc:2607:MuxGate$31766 
1-0 1 
-11 1 

.names $dff~1319^Q~7 $dffe~1262^Q~7 $auto$simplemap.cc:246:simplemap_eqne$15606 $auto$rtlil.cc:2607:MuxGate$31768 
1-0 1 
-11 1 

.names $dffe~1262^Q~0 $dffe~1300^Q~0 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$31770 
1-0 1 
-11 1 

.names $dffe~1262^Q~1 $dffe~1300^Q~1 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$31772 
1-0 1 
-11 1 

.names $dffe~1262^Q~2 $dffe~1300^Q~2 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$31774 
1-0 1 
-11 1 

.names $dffe~1262^Q~3 $dffe~1300^Q~3 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$31776 
1-0 1 
-11 1 

.names $dffe~1262^Q~4 $dffe~1300^Q~4 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$31778 
1-0 1 
-11 1 

.names $dffe~1262^Q~5 $dffe~1300^Q~5 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$31780 
1-0 1 
-11 1 

.names $dffe~1262^Q~6 $dffe~1300^Q~6 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$31782 
1-0 1 
-11 1 

.names $dffe~1262^Q~7 $dffe~1300^Q~7 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$31784 
1-0 1 
-11 1 

.names $dff~1318^Q~0 $dffe~1263^Q~0 $auto$simplemap.cc:246:simplemap_eqne$15606 $auto$rtlil.cc:2607:MuxGate$31978 
1-0 1 
-11 1 

.names $dff~1318^Q~1 $dffe~1263^Q~1 $auto$simplemap.cc:246:simplemap_eqne$15606 $auto$rtlil.cc:2607:MuxGate$31980 
1-0 1 
-11 1 

.names $dff~1318^Q~2 $dffe~1263^Q~2 $auto$simplemap.cc:246:simplemap_eqne$15606 $auto$rtlil.cc:2607:MuxGate$31982 
1-0 1 
-11 1 

.names $dff~1318^Q~3 $dffe~1263^Q~3 $auto$simplemap.cc:246:simplemap_eqne$15606 $auto$rtlil.cc:2607:MuxGate$31984 
1-0 1 
-11 1 

.names $dff~1318^Q~4 $dffe~1263^Q~4 $auto$simplemap.cc:246:simplemap_eqne$15606 $auto$rtlil.cc:2607:MuxGate$31986 
1-0 1 
-11 1 

.names $dff~1318^Q~5 $dffe~1263^Q~5 $auto$simplemap.cc:246:simplemap_eqne$15606 $auto$rtlil.cc:2607:MuxGate$31988 
1-0 1 
-11 1 

.names $dff~1318^Q~6 $dffe~1263^Q~6 $auto$simplemap.cc:246:simplemap_eqne$15606 $auto$rtlil.cc:2607:MuxGate$31990 
1-0 1 
-11 1 

.names $dff~1318^Q~7 $dffe~1263^Q~7 $auto$simplemap.cc:246:simplemap_eqne$15606 $auto$rtlil.cc:2607:MuxGate$31992 
1-0 1 
-11 1 

.names $dffe~1263^Q~0 $dffe~1301^Q~0 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$31994 
1-0 1 
-11 1 

.names $dffe~1263^Q~1 $dffe~1301^Q~1 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$31996 
1-0 1 
-11 1 

.names $dffe~1263^Q~2 $dffe~1301^Q~2 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$31998 
1-0 1 
-11 1 

.names $dffe~1263^Q~3 $dffe~1301^Q~3 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$32000 
1-0 1 
-11 1 

.names $dffe~1263^Q~4 $dffe~1301^Q~4 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$32002 
1-0 1 
-11 1 

.names $dffe~1263^Q~5 $dffe~1301^Q~5 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$32004 
1-0 1 
-11 1 

.names $dffe~1263^Q~6 $dffe~1301^Q~6 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$32006 
1-0 1 
-11 1 

.names $dffe~1263^Q~7 $dffe~1301^Q~7 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$32008 
1-0 1 
-11 1 

.names $dff~1317^Q~0 $dffe~1264^Q~0 $auto$simplemap.cc:246:simplemap_eqne$15606 $auto$rtlil.cc:2607:MuxGate$32202 
1-0 1 
-11 1 

.names $dff~1317^Q~1 $dffe~1264^Q~1 $auto$simplemap.cc:246:simplemap_eqne$15606 $auto$rtlil.cc:2607:MuxGate$32204 
1-0 1 
-11 1 

.names $dff~1317^Q~2 $dffe~1264^Q~2 $auto$simplemap.cc:246:simplemap_eqne$15606 $auto$rtlil.cc:2607:MuxGate$32206 
1-0 1 
-11 1 

.names $dff~1317^Q~3 $dffe~1264^Q~3 $auto$simplemap.cc:246:simplemap_eqne$15606 $auto$rtlil.cc:2607:MuxGate$32208 
1-0 1 
-11 1 

.names $dff~1317^Q~4 $dffe~1264^Q~4 $auto$simplemap.cc:246:simplemap_eqne$15606 $auto$rtlil.cc:2607:MuxGate$32210 
1-0 1 
-11 1 

.names $dff~1317^Q~5 $dffe~1264^Q~5 $auto$simplemap.cc:246:simplemap_eqne$15606 $auto$rtlil.cc:2607:MuxGate$32212 
1-0 1 
-11 1 

.names $dff~1317^Q~6 $dffe~1264^Q~6 $auto$simplemap.cc:246:simplemap_eqne$15606 $auto$rtlil.cc:2607:MuxGate$32214 
1-0 1 
-11 1 

.names $dff~1317^Q~7 $dffe~1264^Q~7 $auto$simplemap.cc:246:simplemap_eqne$15606 $auto$rtlil.cc:2607:MuxGate$32216 
1-0 1 
-11 1 

.names $dffe~1264^Q~0 $dffe~1302^Q~0 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$32218 
1-0 1 
-11 1 

.names $dffe~1264^Q~1 $dffe~1302^Q~1 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$32220 
1-0 1 
-11 1 

.names $dffe~1264^Q~2 $dffe~1302^Q~2 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$32222 
1-0 1 
-11 1 

.names $dffe~1264^Q~3 $dffe~1302^Q~3 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$32224 
1-0 1 
-11 1 

.names $dffe~1264^Q~4 $dffe~1302^Q~4 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$32226 
1-0 1 
-11 1 

.names $dffe~1264^Q~5 $dffe~1302^Q~5 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$32228 
1-0 1 
-11 1 

.names $dffe~1264^Q~6 $dffe~1302^Q~6 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$32230 
1-0 1 
-11 1 

.names $dffe~1264^Q~7 $dffe~1302^Q~7 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$32232 
1-0 1 
-11 1 

.names $dff~1316^Q~0 $dffe~1265^Q~0 $auto$simplemap.cc:246:simplemap_eqne$15606 $auto$rtlil.cc:2607:MuxGate$32426 
1-0 1 
-11 1 

.names $dff~1316^Q~1 $dffe~1265^Q~1 $auto$simplemap.cc:246:simplemap_eqne$15606 $auto$rtlil.cc:2607:MuxGate$32428 
1-0 1 
-11 1 

.names $dff~1316^Q~2 $dffe~1265^Q~2 $auto$simplemap.cc:246:simplemap_eqne$15606 $auto$rtlil.cc:2607:MuxGate$32430 
1-0 1 
-11 1 

.names $dff~1316^Q~3 $dffe~1265^Q~3 $auto$simplemap.cc:246:simplemap_eqne$15606 $auto$rtlil.cc:2607:MuxGate$32432 
1-0 1 
-11 1 

.names $dff~1316^Q~4 $dffe~1265^Q~4 $auto$simplemap.cc:246:simplemap_eqne$15606 $auto$rtlil.cc:2607:MuxGate$32434 
1-0 1 
-11 1 

.names $dff~1316^Q~5 $dffe~1265^Q~5 $auto$simplemap.cc:246:simplemap_eqne$15606 $auto$rtlil.cc:2607:MuxGate$32436 
1-0 1 
-11 1 

.names $dff~1316^Q~6 $dffe~1265^Q~6 $auto$simplemap.cc:246:simplemap_eqne$15606 $auto$rtlil.cc:2607:MuxGate$32438 
1-0 1 
-11 1 

.names $dff~1316^Q~7 $dffe~1265^Q~7 $auto$simplemap.cc:246:simplemap_eqne$15606 $auto$rtlil.cc:2607:MuxGate$32440 
1-0 1 
-11 1 

.names $dffe~1265^Q~0 $dffe~1303^Q~0 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$32442 
1-0 1 
-11 1 

.names $dffe~1265^Q~1 $dffe~1303^Q~1 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$32444 
1-0 1 
-11 1 

.names $dffe~1265^Q~2 $dffe~1303^Q~2 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$32446 
1-0 1 
-11 1 

.names $dffe~1265^Q~3 $dffe~1303^Q~3 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$32448 
1-0 1 
-11 1 

.names $dffe~1265^Q~4 $dffe~1303^Q~4 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$32450 
1-0 1 
-11 1 

.names $dffe~1265^Q~5 $dffe~1303^Q~5 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$32452 
1-0 1 
-11 1 

.names $dffe~1265^Q~6 $dffe~1303^Q~6 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$32454 
1-0 1 
-11 1 

.names $dffe~1265^Q~7 $dffe~1303^Q~7 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$32456 
1-0 1 
-11 1 

.names $dff~1315^Q~0 $dffe~1266^Q~0 $auto$simplemap.cc:246:simplemap_eqne$15606 $auto$rtlil.cc:2607:MuxGate$32650 
1-0 1 
-11 1 

.names $dff~1315^Q~1 $dffe~1266^Q~1 $auto$simplemap.cc:246:simplemap_eqne$15606 $auto$rtlil.cc:2607:MuxGate$32652 
1-0 1 
-11 1 

.names $dff~1315^Q~2 $dffe~1266^Q~2 $auto$simplemap.cc:246:simplemap_eqne$15606 $auto$rtlil.cc:2607:MuxGate$32654 
1-0 1 
-11 1 

.names $dff~1315^Q~3 $dffe~1266^Q~3 $auto$simplemap.cc:246:simplemap_eqne$15606 $auto$rtlil.cc:2607:MuxGate$32656 
1-0 1 
-11 1 

.names $dff~1315^Q~4 $dffe~1266^Q~4 $auto$simplemap.cc:246:simplemap_eqne$15606 $auto$rtlil.cc:2607:MuxGate$32658 
1-0 1 
-11 1 

.names $dff~1315^Q~5 $dffe~1266^Q~5 $auto$simplemap.cc:246:simplemap_eqne$15606 $auto$rtlil.cc:2607:MuxGate$32660 
1-0 1 
-11 1 

.names $dff~1315^Q~6 $dffe~1266^Q~6 $auto$simplemap.cc:246:simplemap_eqne$15606 $auto$rtlil.cc:2607:MuxGate$32662 
1-0 1 
-11 1 

.names $dff~1315^Q~7 $dffe~1266^Q~7 $auto$simplemap.cc:246:simplemap_eqne$15606 $auto$rtlil.cc:2607:MuxGate$32664 
1-0 1 
-11 1 

.names $dffe~1266^Q~0 $dffe~1304^Q~0 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$32666 
1-0 1 
-11 1 

.names $dffe~1266^Q~1 $dffe~1304^Q~1 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$32668 
1-0 1 
-11 1 

.names $dffe~1266^Q~2 $dffe~1304^Q~2 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$32670 
1-0 1 
-11 1 

.names $dffe~1266^Q~3 $dffe~1304^Q~3 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$32672 
1-0 1 
-11 1 

.names $dffe~1266^Q~4 $dffe~1304^Q~4 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$32674 
1-0 1 
-11 1 

.names $dffe~1266^Q~5 $dffe~1304^Q~5 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$32676 
1-0 1 
-11 1 

.names $dffe~1266^Q~6 $dffe~1304^Q~6 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$32678 
1-0 1 
-11 1 

.names $dffe~1266^Q~7 $dffe~1304^Q~7 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$32680 
1-0 1 
-11 1 

.names $dffe~1274^Q~0 $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.B[0] \
 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$35572 
1-0 1 
-11 1 

.names $dffe~1274^Q~1 $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.B[1] \
 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$35574 
1-0 1 
-11 1 

.names $dffe~1274^Q~2 $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.B[2] \
 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$35576 
1-0 1 
-11 1 

.names $dffe~1274^Q~3 $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.B[3] \
 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$35578 
1-0 1 
-11 1 

.names $dffe~1274^Q~4 $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.B[4] \
 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$35580 
1-0 1 
-11 1 

.names $dffe~1274^Q~5 $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.B[5] \
 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$35582 
1-0 1 
-11 1 

.names $dffe~1274^Q~6 $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.B[6] \
 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$35584 
1-0 1 
-11 1 

.names $dffe~1274^Q~7 $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.B[7] \
 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$35586 
1-0 1 
-11 1 

.names $dffe~1273^Q~0 $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.B[8] \
 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$35588 
1-0 1 
-11 1 

.names $dffe~1273^Q~1 $dffe~1237^Q~9 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$35590 
1-0 1 
-11 1 

.names $dffe~1273^Q~2 $dffe~1237^Q~10 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$35592 
1-0 1 
-11 1 

.names $dffe~1273^Q~3 $dffe~1237^Q~11 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$35594 
1-0 1 
-11 1 

.names $dffe~1273^Q~4 $dffe~1237^Q~12 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$35596 
1-0 1 
-11 1 

.names $dffe~1273^Q~5 $dffe~1237^Q~13 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$35598 
1-0 1 
-11 1 

.names $dffe~1273^Q~6 $dffe~1237^Q~14 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$35600 
1-0 1 
-11 1 

.names $dffe~1273^Q~7 $dffe~1237^Q~15 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$35602 
1-0 1 
-11 1 

.names $dffe~1272^Q~0 $dffe~1237^Q~16 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$35604 
1-0 1 
-11 1 

.names $dff~1318^Q~0 $dffe~1238^Q~0 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$35606 
1-0 1 
-11 1 

.names $dff~1318^Q~1 $dffe~1238^Q~1 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$35608 
1-0 1 
-11 1 

.names $dff~1318^Q~2 $dffe~1238^Q~2 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$35610 
1-0 1 
-11 1 

.names $dff~1318^Q~3 $dffe~1238^Q~3 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$35612 
1-0 1 
-11 1 

.names $dff~1318^Q~4 $dffe~1238^Q~4 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$35614 
1-0 1 
-11 1 

.names $dff~1318^Q~5 $dffe~1238^Q~5 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$35616 
1-0 1 
-11 1 

.names $dff~1318^Q~6 $dffe~1238^Q~6 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$35618 
1-0 1 
-11 1 

.names $dff~1318^Q~7 $dffe~1238^Q~7 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$35620 
1-0 1 
-11 1 

.names $dffe~1238^Q~0 $dffe~1276^Q~0 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$35622 
1-0 1 
-11 1 

.names $dffe~1238^Q~1 $dffe~1276^Q~1 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$35624 
1-0 1 
-11 1 

.names $dffe~1238^Q~2 $dffe~1276^Q~2 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$35626 
1-0 1 
-11 1 

.names $dffe~1238^Q~3 $dffe~1276^Q~3 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$35628 
1-0 1 
-11 1 

.names $dffe~1238^Q~4 $dffe~1276^Q~4 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$35630 
1-0 1 
-11 1 

.names $dffe~1238^Q~5 $dffe~1276^Q~5 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$35632 
1-0 1 
-11 1 

.names $dffe~1238^Q~6 $dffe~1276^Q~6 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$35634 
1-0 1 
-11 1 

.names $dffe~1238^Q~7 $dffe~1276^Q~7 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$35636 
1-0 1 
-11 1 

.names $dff~1317^Q~4 $dffe~1271^Q~0 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$35686 
1-0 1 
-11 1 

.names $dffe~1271^Q~0 $auto$simplemap.cc:240:simplemap_eqne$11803[3] $auto$simplemap.cc:246:simplemap_eqne$19999 \
 $auto$rtlil.cc:2607:MuxGate$35688 
1-0 1 
-11 1 

.names $dff~1317^Q~5 $dffe~1272^Q~0 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$35690 
1-0 1 
-11 1 

.names $dff~1316^Q~0 $dffe~1273^Q~0 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$35692 
1-0 1 
-11 1 

.names $dff~1316^Q~1 $dffe~1273^Q~1 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$35694 
1-0 1 
-11 1 

.names $dff~1316^Q~2 $dffe~1273^Q~2 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$35696 
1-0 1 
-11 1 

.names $dff~1316^Q~3 $dffe~1273^Q~3 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$35698 
1-0 1 
-11 1 

.names $dff~1316^Q~4 $dffe~1273^Q~4 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$35700 
1-0 1 
-11 1 

.names $dff~1316^Q~5 $dffe~1273^Q~5 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$35702 
1-0 1 
-11 1 

.names $dff~1316^Q~6 $dffe~1273^Q~6 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$35704 
1-0 1 
-11 1 

.names $dff~1316^Q~7 $dffe~1273^Q~7 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$35706 
1-0 1 
-11 1 

.names $dff~1315^Q~0 $dffe~1274^Q~0 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36000 
1-0 1 
-11 1 

.names $dff~1315^Q~1 $dffe~1274^Q~1 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36002 
1-0 1 
-11 1 

.names $dff~1315^Q~2 $dffe~1274^Q~2 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36004 
1-0 1 
-11 1 

.names $dff~1315^Q~3 $dffe~1274^Q~3 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36006 
1-0 1 
-11 1 

.names $dff~1315^Q~4 $dffe~1274^Q~4 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36008 
1-0 1 
-11 1 

.names $dff~1315^Q~5 $dffe~1274^Q~5 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36010 
1-0 1 
-11 1 

.names $dff~1315^Q~6 $dffe~1274^Q~6 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36012 
1-0 1 
-11 1 

.names $dff~1315^Q~7 $dffe~1274^Q~7 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36014 
1-0 1 
-11 1 

.names $dffe~1241^Q~0 $dffe~1279^Q~0 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36016 
1-0 1 
-11 1 

.names $dffe~1241^Q~1 $dffe~1279^Q~1 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36018 
1-0 1 
-11 1 

.names $dffe~1241^Q~2 $dffe~1279^Q~2 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36020 
1-0 1 
-11 1 

.names $dffe~1241^Q~3 $dffe~1279^Q~3 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36022 
1-0 1 
-11 1 

.names $dffe~1241^Q~4 $dffe~1279^Q~4 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36024 
1-0 1 
-11 1 

.names $dffe~1241^Q~5 $dffe~1279^Q~5 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36026 
1-0 1 
-11 1 

.names $dffe~1241^Q~6 $dffe~1279^Q~6 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36028 
1-0 1 
-11 1 

.names $dffe~1241^Q~7 $dffe~1279^Q~7 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36030 
1-0 1 
-11 1 

.names $dffe~1242^Q~0 $dffe~1280^Q~0 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36032 
1-0 1 
-11 1 

.names $dffe~1242^Q~1 $dffe~1280^Q~1 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36034 
1-0 1 
-11 1 

.names $dffe~1242^Q~2 $dffe~1280^Q~2 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36036 
1-0 1 
-11 1 

.names $dffe~1242^Q~3 $dffe~1280^Q~3 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36038 
1-0 1 
-11 1 

.names $dffe~1242^Q~4 $dffe~1280^Q~4 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36040 
1-0 1 
-11 1 

.names $dffe~1242^Q~5 $dffe~1280^Q~5 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36042 
1-0 1 
-11 1 

.names $dffe~1242^Q~6 $dffe~1280^Q~6 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36044 
1-0 1 
-11 1 

.names $dffe~1242^Q~7 $dffe~1280^Q~7 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36046 
1-0 1 
-11 1 

.names $dffe~1243^Q~0 $dffe~1281^Q~0 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36048 
1-0 1 
-11 1 

.names $dffe~1243^Q~1 $dffe~1281^Q~1 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36050 
1-0 1 
-11 1 

.names $dffe~1243^Q~2 $dffe~1281^Q~2 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36052 
1-0 1 
-11 1 

.names $dffe~1243^Q~3 $dffe~1281^Q~3 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36054 
1-0 1 
-11 1 

.names $dffe~1243^Q~4 $dffe~1281^Q~4 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36056 
1-0 1 
-11 1 

.names $dffe~1243^Q~5 $dffe~1281^Q~5 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36058 
1-0 1 
-11 1 

.names $dffe~1243^Q~6 $dffe~1281^Q~6 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36060 
1-0 1 
-11 1 

.names $dffe~1243^Q~7 $dffe~1281^Q~7 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36062 
1-0 1 
-11 1 

.names $dffe~1244^Q~0 $dffe~1282^Q~0 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36064 
1-0 1 
-11 1 

.names $dffe~1244^Q~1 $dffe~1282^Q~1 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36066 
1-0 1 
-11 1 

.names $dffe~1244^Q~2 $dffe~1282^Q~2 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36068 
1-0 1 
-11 1 

.names $dffe~1244^Q~3 $dffe~1282^Q~3 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36070 
1-0 1 
-11 1 

.names $dffe~1244^Q~4 $dffe~1282^Q~4 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36072 
1-0 1 
-11 1 

.names $dffe~1244^Q~5 $dffe~1282^Q~5 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36074 
1-0 1 
-11 1 

.names $dffe~1244^Q~6 $dffe~1282^Q~6 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36076 
1-0 1 
-11 1 

.names $dffe~1244^Q~7 $dffe~1282^Q~7 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36078 
1-0 1 
-11 1 

.names $dffe~1245^Q~0 $dffe~1283^Q~0 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36080 
1-0 1 
-11 1 

.names $dffe~1245^Q~1 $dffe~1283^Q~1 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36082 
1-0 1 
-11 1 

.names $dffe~1245^Q~2 $dffe~1283^Q~2 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36084 
1-0 1 
-11 1 

.names $dffe~1245^Q~3 $dffe~1283^Q~3 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36086 
1-0 1 
-11 1 

.names $dffe~1245^Q~4 $dffe~1283^Q~4 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36088 
1-0 1 
-11 1 

.names $dffe~1245^Q~5 $dffe~1283^Q~5 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36090 
1-0 1 
-11 1 

.names $dffe~1245^Q~6 $dffe~1283^Q~6 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36092 
1-0 1 
-11 1 

.names $dffe~1245^Q~7 $dffe~1283^Q~7 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36094 
1-0 1 
-11 1 

.names $dffe~1246^Q~0 $dffe~1284^Q~0 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36096 
1-0 1 
-11 1 

.names $dffe~1246^Q~1 $dffe~1284^Q~1 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36098 
1-0 1 
-11 1 

.names $dffe~1246^Q~2 $dffe~1284^Q~2 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36100 
1-0 1 
-11 1 

.names $dffe~1246^Q~3 $dffe~1284^Q~3 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36102 
1-0 1 
-11 1 

.names $dffe~1246^Q~4 $dffe~1284^Q~4 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36104 
1-0 1 
-11 1 

.names $dffe~1246^Q~5 $dffe~1284^Q~5 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36106 
1-0 1 
-11 1 

.names $dffe~1246^Q~6 $dffe~1284^Q~6 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36108 
1-0 1 
-11 1 

.names $dffe~1246^Q~7 $dffe~1284^Q~7 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$36110 
1-0 1 
-11 1 

.names $dff~1320^Q~0 $dffe~1241^Q~0 $auto$simplemap.cc:246:simplemap_eqne$20479 $auto$rtlil.cc:2607:MuxGate$36112 
1-0 1 
-11 1 

.names $dff~1320^Q~1 $dffe~1241^Q~1 $auto$simplemap.cc:246:simplemap_eqne$20479 $auto$rtlil.cc:2607:MuxGate$36114 
1-0 1 
-11 1 

.names $dff~1320^Q~2 $dffe~1241^Q~2 $auto$simplemap.cc:246:simplemap_eqne$20479 $auto$rtlil.cc:2607:MuxGate$36116 
1-0 1 
-11 1 

.names $dff~1320^Q~3 $dffe~1241^Q~3 $auto$simplemap.cc:246:simplemap_eqne$20479 $auto$rtlil.cc:2607:MuxGate$36118 
1-0 1 
-11 1 

.names $dff~1320^Q~4 $dffe~1241^Q~4 $auto$simplemap.cc:246:simplemap_eqne$20479 $auto$rtlil.cc:2607:MuxGate$36120 
1-0 1 
-11 1 

.names $dff~1320^Q~5 $dffe~1241^Q~5 $auto$simplemap.cc:246:simplemap_eqne$20479 $auto$rtlil.cc:2607:MuxGate$36122 
1-0 1 
-11 1 

.names $dff~1320^Q~6 $dffe~1241^Q~6 $auto$simplemap.cc:246:simplemap_eqne$20479 $auto$rtlil.cc:2607:MuxGate$36124 
1-0 1 
-11 1 

.names $dff~1320^Q~7 $dffe~1241^Q~7 $auto$simplemap.cc:246:simplemap_eqne$20479 $auto$rtlil.cc:2607:MuxGate$36126 
1-0 1 
-11 1 

.names $dff~1319^Q~0 $dffe~1242^Q~0 $auto$simplemap.cc:246:simplemap_eqne$20479 $auto$rtlil.cc:2607:MuxGate$36128 
1-0 1 
-11 1 

.names $dff~1319^Q~1 $dffe~1242^Q~1 $auto$simplemap.cc:246:simplemap_eqne$20479 $auto$rtlil.cc:2607:MuxGate$36130 
1-0 1 
-11 1 

.names $dff~1319^Q~2 $dffe~1242^Q~2 $auto$simplemap.cc:246:simplemap_eqne$20479 $auto$rtlil.cc:2607:MuxGate$36132 
1-0 1 
-11 1 

.names $dff~1319^Q~3 $dffe~1242^Q~3 $auto$simplemap.cc:246:simplemap_eqne$20479 $auto$rtlil.cc:2607:MuxGate$36134 
1-0 1 
-11 1 

.names $dff~1319^Q~4 $dffe~1242^Q~4 $auto$simplemap.cc:246:simplemap_eqne$20479 $auto$rtlil.cc:2607:MuxGate$36136 
1-0 1 
-11 1 

.names $dff~1319^Q~5 $dffe~1242^Q~5 $auto$simplemap.cc:246:simplemap_eqne$20479 $auto$rtlil.cc:2607:MuxGate$36138 
1-0 1 
-11 1 

.names $dff~1319^Q~6 $dffe~1242^Q~6 $auto$simplemap.cc:246:simplemap_eqne$20479 $auto$rtlil.cc:2607:MuxGate$36140 
1-0 1 
-11 1 

.names $dff~1319^Q~7 $dffe~1242^Q~7 $auto$simplemap.cc:246:simplemap_eqne$20479 $auto$rtlil.cc:2607:MuxGate$36142 
1-0 1 
-11 1 

.names $dff~1318^Q~0 $dffe~1243^Q~0 $auto$simplemap.cc:246:simplemap_eqne$20479 $auto$rtlil.cc:2607:MuxGate$36144 
1-0 1 
-11 1 

.names $dff~1318^Q~1 $dffe~1243^Q~1 $auto$simplemap.cc:246:simplemap_eqne$20479 $auto$rtlil.cc:2607:MuxGate$36146 
1-0 1 
-11 1 

.names $dff~1318^Q~2 $dffe~1243^Q~2 $auto$simplemap.cc:246:simplemap_eqne$20479 $auto$rtlil.cc:2607:MuxGate$36148 
1-0 1 
-11 1 

.names $dff~1318^Q~3 $dffe~1243^Q~3 $auto$simplemap.cc:246:simplemap_eqne$20479 $auto$rtlil.cc:2607:MuxGate$36150 
1-0 1 
-11 1 

.names $dff~1318^Q~4 $dffe~1243^Q~4 $auto$simplemap.cc:246:simplemap_eqne$20479 $auto$rtlil.cc:2607:MuxGate$36152 
1-0 1 
-11 1 

.names $dff~1318^Q~5 $dffe~1243^Q~5 $auto$simplemap.cc:246:simplemap_eqne$20479 $auto$rtlil.cc:2607:MuxGate$36154 
1-0 1 
-11 1 

.names $dff~1318^Q~6 $dffe~1243^Q~6 $auto$simplemap.cc:246:simplemap_eqne$20479 $auto$rtlil.cc:2607:MuxGate$36156 
1-0 1 
-11 1 

.names $dff~1318^Q~7 $dffe~1243^Q~7 $auto$simplemap.cc:246:simplemap_eqne$20479 $auto$rtlil.cc:2607:MuxGate$36158 
1-0 1 
-11 1 

.names $dff~1317^Q~0 $dffe~1244^Q~0 $auto$simplemap.cc:246:simplemap_eqne$20479 $auto$rtlil.cc:2607:MuxGate$36160 
1-0 1 
-11 1 

.names $dff~1317^Q~1 $dffe~1244^Q~1 $auto$simplemap.cc:246:simplemap_eqne$20479 $auto$rtlil.cc:2607:MuxGate$36162 
1-0 1 
-11 1 

.names $dff~1317^Q~2 $dffe~1244^Q~2 $auto$simplemap.cc:246:simplemap_eqne$20479 $auto$rtlil.cc:2607:MuxGate$36164 
1-0 1 
-11 1 

.names $dff~1317^Q~3 $dffe~1244^Q~3 $auto$simplemap.cc:246:simplemap_eqne$20479 $auto$rtlil.cc:2607:MuxGate$36166 
1-0 1 
-11 1 

.names $dff~1317^Q~4 $dffe~1244^Q~4 $auto$simplemap.cc:246:simplemap_eqne$20479 $auto$rtlil.cc:2607:MuxGate$36168 
1-0 1 
-11 1 

.names $dff~1317^Q~5 $dffe~1244^Q~5 $auto$simplemap.cc:246:simplemap_eqne$20479 $auto$rtlil.cc:2607:MuxGate$36170 
1-0 1 
-11 1 

.names $dff~1317^Q~6 $dffe~1244^Q~6 $auto$simplemap.cc:246:simplemap_eqne$20479 $auto$rtlil.cc:2607:MuxGate$36172 
1-0 1 
-11 1 

.names $dff~1317^Q~7 $dffe~1244^Q~7 $auto$simplemap.cc:246:simplemap_eqne$20479 $auto$rtlil.cc:2607:MuxGate$36174 
1-0 1 
-11 1 

.names $dff~1316^Q~0 $dffe~1245^Q~0 $auto$simplemap.cc:246:simplemap_eqne$20479 $auto$rtlil.cc:2607:MuxGate$36176 
1-0 1 
-11 1 

.names $dff~1316^Q~1 $dffe~1245^Q~1 $auto$simplemap.cc:246:simplemap_eqne$20479 $auto$rtlil.cc:2607:MuxGate$36178 
1-0 1 
-11 1 

.names $dff~1316^Q~2 $dffe~1245^Q~2 $auto$simplemap.cc:246:simplemap_eqne$20479 $auto$rtlil.cc:2607:MuxGate$36180 
1-0 1 
-11 1 

.names $dff~1316^Q~3 $dffe~1245^Q~3 $auto$simplemap.cc:246:simplemap_eqne$20479 $auto$rtlil.cc:2607:MuxGate$36182 
1-0 1 
-11 1 

.names $dff~1316^Q~4 $dffe~1245^Q~4 $auto$simplemap.cc:246:simplemap_eqne$20479 $auto$rtlil.cc:2607:MuxGate$36184 
1-0 1 
-11 1 

.names $dff~1316^Q~5 $dffe~1245^Q~5 $auto$simplemap.cc:246:simplemap_eqne$20479 $auto$rtlil.cc:2607:MuxGate$36186 
1-0 1 
-11 1 

.names $dff~1316^Q~6 $dffe~1245^Q~6 $auto$simplemap.cc:246:simplemap_eqne$20479 $auto$rtlil.cc:2607:MuxGate$36188 
1-0 1 
-11 1 

.names $dff~1316^Q~7 $dffe~1245^Q~7 $auto$simplemap.cc:246:simplemap_eqne$20479 $auto$rtlil.cc:2607:MuxGate$36190 
1-0 1 
-11 1 

.names $dff~1315^Q~0 $dffe~1246^Q~0 $auto$simplemap.cc:246:simplemap_eqne$20479 $auto$rtlil.cc:2607:MuxGate$36192 
1-0 1 
-11 1 

.names $dff~1315^Q~1 $dffe~1246^Q~1 $auto$simplemap.cc:246:simplemap_eqne$20479 $auto$rtlil.cc:2607:MuxGate$36194 
1-0 1 
-11 1 

.names $dff~1315^Q~2 $dffe~1246^Q~2 $auto$simplemap.cc:246:simplemap_eqne$20479 $auto$rtlil.cc:2607:MuxGate$36196 
1-0 1 
-11 1 

.names $dff~1315^Q~3 $dffe~1246^Q~3 $auto$simplemap.cc:246:simplemap_eqne$20479 $auto$rtlil.cc:2607:MuxGate$36198 
1-0 1 
-11 1 

.names $dff~1315^Q~4 $dffe~1246^Q~4 $auto$simplemap.cc:246:simplemap_eqne$20479 $auto$rtlil.cc:2607:MuxGate$36200 
1-0 1 
-11 1 

.names $dff~1315^Q~5 $dffe~1246^Q~5 $auto$simplemap.cc:246:simplemap_eqne$20479 $auto$rtlil.cc:2607:MuxGate$36202 
1-0 1 
-11 1 

.names $dff~1315^Q~6 $dffe~1246^Q~6 $auto$simplemap.cc:246:simplemap_eqne$20479 $auto$rtlil.cc:2607:MuxGate$36204 
1-0 1 
-11 1 

.names $dff~1315^Q~7 $dffe~1246^Q~7 $auto$simplemap.cc:246:simplemap_eqne$20479 $auto$rtlil.cc:2607:MuxGate$36206 
1-0 1 
-11 1 

.names $dff~1316^Q~0 $dffe~1253^Q~0 $reduce_or~1308^Y~0 $auto$rtlil.cc:2607:MuxGate$39094 
1-0 1 
-11 1 

.names $dff~1316^Q~1 $dffe~1253^Q~1 $reduce_or~1308^Y~0 $auto$rtlil.cc:2607:MuxGate$39096 
1-0 1 
-11 1 

.names $dff~1316^Q~2 $dffe~1253^Q~2 $reduce_or~1308^Y~0 $auto$rtlil.cc:2607:MuxGate$39098 
1-0 1 
-11 1 

.names $dff~1316^Q~3 $dffe~1253^Q~3 $reduce_or~1308^Y~0 $auto$rtlil.cc:2607:MuxGate$39100 
1-0 1 
-11 1 

.names $dff~1316^Q~4 $dffe~1253^Q~4 $reduce_or~1308^Y~0 $auto$rtlil.cc:2607:MuxGate$39102 
1-0 1 
-11 1 

.names $dff~1316^Q~5 $dffe~1253^Q~5 $reduce_or~1308^Y~0 $auto$rtlil.cc:2607:MuxGate$39104 
1-0 1 
-11 1 

.names $dff~1316^Q~6 $dffe~1253^Q~6 $reduce_or~1308^Y~0 $auto$rtlil.cc:2607:MuxGate$39106 
1-0 1 
-11 1 

.names $dff~1316^Q~7 $dffe~1253^Q~7 $reduce_or~1308^Y~0 $auto$rtlil.cc:2607:MuxGate$39108 
1-0 1 
-11 1 

.names $dffe~1253^Q~0 $dffe~1291^Q~0 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$39110 
1-0 1 
-11 1 

.names $dffe~1253^Q~1 $dffe~1291^Q~1 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$39112 
1-0 1 
-11 1 

.names $dffe~1253^Q~2 $dffe~1291^Q~2 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$39114 
1-0 1 
-11 1 

.names $dffe~1253^Q~3 $dffe~1291^Q~3 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$39116 
1-0 1 
-11 1 

.names $dffe~1253^Q~4 $dffe~1291^Q~4 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$39118 
1-0 1 
-11 1 

.names $dffe~1253^Q~5 $dffe~1291^Q~5 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$39120 
1-0 1 
-11 1 

.names $dffe~1253^Q~6 $dffe~1291^Q~6 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$39122 
1-0 1 
-11 1 

.names $dffe~1253^Q~7 $dffe~1291^Q~7 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$39124 
1-0 1 
-11 1 

.names $dffe~1252^Q~0 $dffe~1290^Q~0 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$39272 
1-0 1 
-11 1 

.names $dffe~1252^Q~1 $dffe~1290^Q~1 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$39274 
1-0 1 
-11 1 

.names $dffe~1252^Q~2 $dffe~1290^Q~2 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$39276 
1-0 1 
-11 1 

.names $dffe~1252^Q~3 $dffe~1290^Q~3 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$39278 
1-0 1 
-11 1 

.names $dffe~1252^Q~4 $dffe~1290^Q~4 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$39280 
1-0 1 
-11 1 

.names $dffe~1252^Q~5 $dffe~1290^Q~5 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$39282 
1-0 1 
-11 1 

.names $dffe~1252^Q~6 $dffe~1290^Q~6 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$39284 
1-0 1 
-11 1 

.names $dffe~1252^Q~7 $dffe~1290^Q~7 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$39286 
1-0 1 
-11 1 

.names $dff~1317^Q~0 $dffe~1252^Q~0 $reduce_or~1308^Y~0 $auto$rtlil.cc:2607:MuxGate$39304 
1-0 1 
-11 1 

.names $dff~1317^Q~1 $dffe~1252^Q~1 $reduce_or~1308^Y~0 $auto$rtlil.cc:2607:MuxGate$39306 
1-0 1 
-11 1 

.names $dff~1317^Q~2 $dffe~1252^Q~2 $reduce_or~1308^Y~0 $auto$rtlil.cc:2607:MuxGate$39308 
1-0 1 
-11 1 

.names $dff~1317^Q~3 $dffe~1252^Q~3 $reduce_or~1308^Y~0 $auto$rtlil.cc:2607:MuxGate$39310 
1-0 1 
-11 1 

.names $dff~1317^Q~4 $dffe~1252^Q~4 $reduce_or~1308^Y~0 $auto$rtlil.cc:2607:MuxGate$39312 
1-0 1 
-11 1 

.names $dff~1317^Q~5 $dffe~1252^Q~5 $reduce_or~1308^Y~0 $auto$rtlil.cc:2607:MuxGate$39314 
1-0 1 
-11 1 

.names $dff~1317^Q~6 $dffe~1252^Q~6 $reduce_or~1308^Y~0 $auto$rtlil.cc:2607:MuxGate$39316 
1-0 1 
-11 1 

.names $dff~1317^Q~7 $dffe~1252^Q~7 $reduce_or~1308^Y~0 $auto$rtlil.cc:2607:MuxGate$39318 
1-0 1 
-11 1 

.names $dff~1318^Q~0 $dffe~1251^Q~0 $reduce_or~1308^Y~0 $auto$rtlil.cc:2607:MuxGate$39320 
1-0 1 
-11 1 

.names $dff~1318^Q~1 $dffe~1251^Q~1 $reduce_or~1308^Y~0 $auto$rtlil.cc:2607:MuxGate$39322 
1-0 1 
-11 1 

.names $dff~1318^Q~2 $dffe~1251^Q~2 $reduce_or~1308^Y~0 $auto$rtlil.cc:2607:MuxGate$39324 
1-0 1 
-11 1 

.names $dff~1318^Q~3 $dffe~1251^Q~3 $reduce_or~1308^Y~0 $auto$rtlil.cc:2607:MuxGate$39326 
1-0 1 
-11 1 

.names $dff~1318^Q~4 $dffe~1251^Q~4 $reduce_or~1308^Y~0 $auto$rtlil.cc:2607:MuxGate$39328 
1-0 1 
-11 1 

.names $dff~1318^Q~5 $dffe~1251^Q~5 $reduce_or~1308^Y~0 $auto$rtlil.cc:2607:MuxGate$39330 
1-0 1 
-11 1 

.names $dff~1318^Q~6 $dffe~1251^Q~6 $reduce_or~1308^Y~0 $auto$rtlil.cc:2607:MuxGate$39332 
1-0 1 
-11 1 

.names $dff~1318^Q~7 $dffe~1251^Q~7 $reduce_or~1308^Y~0 $auto$rtlil.cc:2607:MuxGate$39334 
1-0 1 
-11 1 

.names $dffe~1251^Q~0 $dffe~1289^Q~0 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$39336 
1-0 1 
-11 1 

.names $dffe~1251^Q~1 $dffe~1289^Q~1 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$39338 
1-0 1 
-11 1 

.names $dffe~1251^Q~2 $dffe~1289^Q~2 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$39340 
1-0 1 
-11 1 

.names $dffe~1251^Q~3 $dffe~1289^Q~3 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$39342 
1-0 1 
-11 1 

.names $dffe~1251^Q~4 $dffe~1289^Q~4 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$39344 
1-0 1 
-11 1 

.names $dffe~1251^Q~5 $dffe~1289^Q~5 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$39346 
1-0 1 
-11 1 

.names $dffe~1251^Q~6 $dffe~1289^Q~6 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$39348 
1-0 1 
-11 1 

.names $dffe~1251^Q~7 $dffe~1289^Q~7 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$39350 
1-0 1 
-11 1 

.names $dff~1315^Q~0 $dffe~1254^Q~0 $reduce_or~1308^Y~0 $auto$rtlil.cc:2607:MuxGate$39592 
1-0 1 
-11 1 

.names $dff~1315^Q~1 $dffe~1254^Q~1 $reduce_or~1308^Y~0 $auto$rtlil.cc:2607:MuxGate$39594 
1-0 1 
-11 1 

.names $dff~1315^Q~2 $dffe~1254^Q~2 $reduce_or~1308^Y~0 $auto$rtlil.cc:2607:MuxGate$39596 
1-0 1 
-11 1 

.names $dff~1315^Q~3 $dffe~1254^Q~3 $reduce_or~1308^Y~0 $auto$rtlil.cc:2607:MuxGate$39598 
1-0 1 
-11 1 

.names $dff~1315^Q~4 $dffe~1254^Q~4 $reduce_or~1308^Y~0 $auto$rtlil.cc:2607:MuxGate$39600 
1-0 1 
-11 1 

.names $dff~1315^Q~5 $dffe~1254^Q~5 $reduce_or~1308^Y~0 $auto$rtlil.cc:2607:MuxGate$39602 
1-0 1 
-11 1 

.names $dff~1315^Q~6 $dffe~1254^Q~6 $reduce_or~1308^Y~0 $auto$rtlil.cc:2607:MuxGate$39604 
1-0 1 
-11 1 

.names $dff~1315^Q~7 $dffe~1254^Q~7 $reduce_or~1308^Y~0 $auto$rtlil.cc:2607:MuxGate$39606 
1-0 1 
-11 1 

.names $dffe~1254^Q~0 $dffe~1292^Q~0 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$39608 
1-0 1 
-11 1 

.names $dffe~1254^Q~1 $dffe~1292^Q~1 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$39610 
1-0 1 
-11 1 

.names $dffe~1254^Q~2 $dffe~1292^Q~2 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$39612 
1-0 1 
-11 1 

.names $dffe~1254^Q~3 $dffe~1292^Q~3 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$39614 
1-0 1 
-11 1 

.names $dffe~1254^Q~4 $dffe~1292^Q~4 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$39616 
1-0 1 
-11 1 

.names $dffe~1254^Q~5 $dffe~1292^Q~5 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$39618 
1-0 1 
-11 1 

.names $dffe~1254^Q~6 $dffe~1292^Q~6 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$39620 
1-0 1 
-11 1 

.names $dffe~1254^Q~7 $dffe~1292^Q~7 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$39622 
1-0 1 
-11 1 

.names $dff~1315^Q~0 $dffe~1240^Q~0 $auto$simplemap.cc:246:simplemap_eqne$10136 $auto$rtlil.cc:2607:MuxGate$39768 
1-0 1 
-11 1 

.names $dff~1315^Q~1 $dffe~1240^Q~1 $auto$simplemap.cc:246:simplemap_eqne$10136 $auto$rtlil.cc:2607:MuxGate$39770 
1-0 1 
-11 1 

.names $dff~1315^Q~2 $dffe~1240^Q~2 $auto$simplemap.cc:246:simplemap_eqne$10136 $auto$rtlil.cc:2607:MuxGate$39772 
1-0 1 
-11 1 

.names $dff~1315^Q~3 $dffe~1240^Q~3 $auto$simplemap.cc:246:simplemap_eqne$10136 $auto$rtlil.cc:2607:MuxGate$39774 
1-0 1 
-11 1 

.names $dff~1315^Q~4 $dffe~1240^Q~4 $auto$simplemap.cc:246:simplemap_eqne$10136 $auto$rtlil.cc:2607:MuxGate$39776 
1-0 1 
-11 1 

.names $dff~1315^Q~5 $dffe~1240^Q~5 $auto$simplemap.cc:246:simplemap_eqne$10136 $auto$rtlil.cc:2607:MuxGate$39778 
1-0 1 
-11 1 

.names $dff~1315^Q~6 $dffe~1240^Q~6 $auto$simplemap.cc:246:simplemap_eqne$10136 $auto$rtlil.cc:2607:MuxGate$39780 
1-0 1 
-11 1 

.names $dff~1315^Q~7 $dffe~1240^Q~7 $auto$simplemap.cc:246:simplemap_eqne$10136 $auto$rtlil.cc:2607:MuxGate$39782 
1-0 1 
-11 1 

.names $dffe~1240^Q~0 $dffe~1278^Q~0 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$39784 
1-0 1 
-11 1 

.names $dffe~1240^Q~1 $dffe~1278^Q~1 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$39786 
1-0 1 
-11 1 

.names $dffe~1240^Q~2 $dffe~1278^Q~2 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$39788 
1-0 1 
-11 1 

.names $dffe~1240^Q~3 $dffe~1278^Q~3 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$39790 
1-0 1 
-11 1 

.names $dffe~1240^Q~4 $dffe~1278^Q~4 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$39792 
1-0 1 
-11 1 

.names $dffe~1240^Q~5 $dffe~1278^Q~5 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$39794 
1-0 1 
-11 1 

.names $dffe~1240^Q~6 $dffe~1278^Q~6 $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$39796 
1-0 1 
-11 1 

.names $sdff~256^Q~0 gnd $mux~306^Y~4 $auto$rtlil.cc:2607:MuxGate$27152 
1-0 1 
-11 1 

.names $dff~255^Q~0 gnd $auto$rtlil.cc:2607:MuxGate$27622 $auto$rtlil.cc:2607:MuxGate$27618 
1-0 1 
-11 1 

.names $dff~255^Q~1 gnd $auto$rtlil.cc:2607:MuxGate$27622 $auto$rtlil.cc:2607:MuxGate$27620 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.S[0] vcc $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$27670 
1-0 1 
-11 1 

.names $reduce_bool~1314^Y~0 gnd $auto$simplemap.cc:246:simplemap_eqne$19999 $auto$rtlil.cc:2607:MuxGate$35570 
1-0 1 
-11 1 

.names gnd $add~3^ADD~0-1[1] $auto$simplemap.cc:246:simplemap_eqne$11097 $auto$rtlil.cc:2607:MuxGate$27626 
1-0 1 
-11 1 

.names gnd $add~3^ADD~0-2[1] $auto$simplemap.cc:246:simplemap_eqne$11097 $auto$rtlil.cc:2607:MuxGate$27630 
1-0 1 
-11 1 

.names gnd $add~3^ADD~0-3[1] $auto$simplemap.cc:246:simplemap_eqne$11097 $auto$rtlil.cc:2607:MuxGate$27634 
1-0 1 
-11 1 

.names gnd $add~3^ADD~0-4[1] $auto$simplemap.cc:246:simplemap_eqne$11097 $auto$rtlil.cc:2607:MuxGate$27638 
1-0 1 
-11 1 

.names gnd $add~3^ADD~0-5[1] $auto$simplemap.cc:246:simplemap_eqne$11097 $auto$rtlil.cc:2607:MuxGate$27642 
1-0 1 
-11 1 

.names gnd $add~3^ADD~0-6[1] $auto$simplemap.cc:246:simplemap_eqne$11097 $auto$rtlil.cc:2607:MuxGate$27646 
1-0 1 
-11 1 

.names gnd $add~3^ADD~0-7[1] $auto$simplemap.cc:246:simplemap_eqne$11097 $auto$rtlil.cc:2607:MuxGate$27650 
1-0 1 
-11 1 

.names gnd $add~3^ADD~0-8[1] $auto$simplemap.cc:246:simplemap_eqne$11097 $auto$rtlil.cc:2607:MuxGate$27654 
1-0 1 
-11 1 

.names gnd $add~3^ADD~0-9[1] $auto$simplemap.cc:246:simplemap_eqne$11097 $auto$rtlil.cc:2607:MuxGate$27658 
1-0 1 
-11 1 

.names gnd $add~3^ADD~0-10[1] $auto$simplemap.cc:246:simplemap_eqne$11097 $auto$rtlil.cc:2607:MuxGate$27662 
1-0 1 
-11 1 

.names vcc $not~1839^Y~0 $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$27666 
1-0 1 
-11 1 

.names gnd $add~4^ADD~1-1[1] $auto$simplemap.cc:246:simplemap_eqne$11671 $auto$rtlil.cc:2607:MuxGate$27948 
1-0 1 
-11 1 

.names gnd $add~4^ADD~1-2[1] $auto$simplemap.cc:246:simplemap_eqne$11671 $auto$rtlil.cc:2607:MuxGate$27952 
1-0 1 
-11 1 

.names gnd $add~4^ADD~1-3[1] $auto$simplemap.cc:246:simplemap_eqne$11671 $auto$rtlil.cc:2607:MuxGate$27956 
1-0 1 
-11 1 

.names gnd $add~4^ADD~1-4[1] $auto$simplemap.cc:246:simplemap_eqne$11671 $auto$rtlil.cc:2607:MuxGate$27960 
1-0 1 
-11 1 

.names gnd $add~4^ADD~1-5[1] $auto$simplemap.cc:246:simplemap_eqne$11671 $auto$rtlil.cc:2607:MuxGate$27964 
1-0 1 
-11 1 

.names gnd $add~4^ADD~1-6[1] $auto$simplemap.cc:246:simplemap_eqne$11671 $auto$rtlil.cc:2607:MuxGate$27968 
1-0 1 
-11 1 

.names gnd $add~4^ADD~1-7[1] $auto$simplemap.cc:246:simplemap_eqne$11671 $auto$rtlil.cc:2607:MuxGate$27972 
1-0 1 
-11 1 

.names gnd $add~4^ADD~1-8[1] $auto$simplemap.cc:246:simplemap_eqne$11671 $auto$rtlil.cc:2607:MuxGate$27976 
1-0 1 
-11 1 

.names gnd $add~4^ADD~1-9[1] $auto$simplemap.cc:246:simplemap_eqne$11671 $auto$rtlil.cc:2607:MuxGate$27980 
1-0 1 
-11 1 

.names gnd $add~4^ADD~1-10[1] $auto$simplemap.cc:246:simplemap_eqne$11671 $auto$rtlil.cc:2607:MuxGate$27984 
1-0 1 
-11 1 

.names gnd $dff~1791^Q~0 $auto$simplemap.cc:246:simplemap_eqne$11893 $auto$rtlil.cc:2607:MuxGate$28054 
1-0 1 
-11 1 

.names gnd $dff~1791^Q~1 $auto$simplemap.cc:246:simplemap_eqne$11893 $auto$rtlil.cc:2607:MuxGate$28058 
1-0 1 
-11 1 

.names gnd $dff~1791^Q~2 $auto$simplemap.cc:246:simplemap_eqne$11893 $auto$rtlil.cc:2607:MuxGate$28062 
1-0 1 
-11 1 

.names gnd $dff~1791^Q~0 $auto$simplemap.cc:246:simplemap_eqne$11975 $auto$rtlil.cc:2607:MuxGate$28154 
1-0 1 
-11 1 

.names gnd $dff~1791^Q~1 $auto$simplemap.cc:246:simplemap_eqne$11975 $auto$rtlil.cc:2607:MuxGate$28158 
1-0 1 
-11 1 

.names gnd $dff~1791^Q~2 $auto$simplemap.cc:246:simplemap_eqne$11975 $auto$rtlil.cc:2607:MuxGate$28162 
1-0 1 
-11 1 

.names gnd $dff~1791^Q~0 $auto$simplemap.cc:246:simplemap_eqne$12147 $auto$rtlil.cc:2607:MuxGate$28214 
1-0 1 
-11 1 

.names gnd $dff~1791^Q~1 $auto$simplemap.cc:246:simplemap_eqne$12147 $auto$rtlil.cc:2607:MuxGate$28218 
1-0 1 
-11 1 

.names gnd $dff~1791^Q~2 $auto$simplemap.cc:246:simplemap_eqne$12147 $auto$rtlil.cc:2607:MuxGate$28222 
1-0 1 
-11 1 

.names gnd $dff~1791^Q~0 $auto$simplemap.cc:246:simplemap_eqne$12215 $auto$rtlil.cc:2607:MuxGate$28326 
1-0 1 
-11 1 

.names gnd $dff~1791^Q~1 $auto$simplemap.cc:246:simplemap_eqne$12215 $auto$rtlil.cc:2607:MuxGate$28330 
1-0 1 
-11 1 

.names gnd $dff~1791^Q~2 $auto$simplemap.cc:246:simplemap_eqne$12215 $auto$rtlil.cc:2607:MuxGate$28334 
1-0 1 
-11 1 

.names gnd $dff~1791^Q~0 $auto$simplemap.cc:246:simplemap_eqne$12344 $auto$rtlil.cc:2607:MuxGate$28338 
1-0 1 
-11 1 

.names gnd $dff~1791^Q~1 $auto$simplemap.cc:246:simplemap_eqne$12344 $auto$rtlil.cc:2607:MuxGate$28342 
1-0 1 
-11 1 

.names gnd $dff~1791^Q~2 $auto$simplemap.cc:246:simplemap_eqne$12344 $auto$rtlil.cc:2607:MuxGate$28346 
1-0 1 
-11 1 

.names gnd $dff~1791^Q~0 $auto$simplemap.cc:246:simplemap_eqne$12459 $auto$rtlil.cc:2607:MuxGate$28498 
1-0 1 
-11 1 

.names gnd $dff~1791^Q~1 $auto$simplemap.cc:246:simplemap_eqne$12459 $auto$rtlil.cc:2607:MuxGate$28502 
1-0 1 
-11 1 

.names gnd $dff~1791^Q~2 $auto$simplemap.cc:246:simplemap_eqne$12459 $auto$rtlil.cc:2607:MuxGate$28506 
1-0 1 
-11 1 

.names gnd $dff~1791^Q~0 $auto$simplemap.cc:246:simplemap_eqne$12523 $auto$rtlil.cc:2607:MuxGate$28568 
1-0 1 
-11 1 

.names gnd $dff~1791^Q~1 $auto$simplemap.cc:246:simplemap_eqne$12523 $auto$rtlil.cc:2607:MuxGate$28572 
1-0 1 
-11 1 

.names gnd $dff~1791^Q~2 $auto$simplemap.cc:246:simplemap_eqne$12523 $auto$rtlil.cc:2607:MuxGate$28576 
1-0 1 
-11 1 

.names gnd $dff~1791^Q~0 $auto$simplemap.cc:246:simplemap_eqne$7949 $auto$rtlil.cc:2607:MuxGate$29044 
1-0 1 
-11 1 

.names gnd $dff~1791^Q~1 $auto$simplemap.cc:246:simplemap_eqne$7949 $auto$rtlil.cc:2607:MuxGate$29048 
1-0 1 
-11 1 

.names gnd $dff~1791^Q~2 $auto$simplemap.cc:246:simplemap_eqne$7949 $auto$rtlil.cc:2607:MuxGate$29052 
1-0 1 
-11 1 

.names gnd $and~1230^Y~0 $reduce_and~1306^Y~0 $auto$rtlil.cc:2607:MuxGate$35708 
1-0 1 
-11 1 

.names gnd $and~1229^Y~0 $auto$simplemap.cc:117:simplemap_reduce$20116 $auto$rtlil.cc:2607:MuxGate$35710 
1-0 1 
-11 1 

.names gnd $and~1328^Y~0 $reduce_and~1335^Y~0 $auto$rtlil.cc:2607:MuxGate$37072 
1-0 1 
-11 1 

.names gnd $and~1327^Y~0 vidin_new_data_fifo $auto$rtlil.cc:2607:MuxGate$37074 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[0] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38120 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[1] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38122 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[2] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38124 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[3] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38126 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[4] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38128 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[5] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38130 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[6] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38132 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[7] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38134 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[8] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38136 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[9] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38138 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[10] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38140 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[11] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38142 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[12] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38144 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[13] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38146 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[14] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38148 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[15] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38150 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[16] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38152 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[17] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38154 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[18] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38156 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[19] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38158 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[20] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38160 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[21] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38162 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[22] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38164 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[23] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38166 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[24] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38168 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[25] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38170 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[26] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38172 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[27] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38174 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[28] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38176 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[29] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38178 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[30] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38180 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[31] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38182 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[32] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38184 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[33] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38186 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[34] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38188 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[35] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38190 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[36] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38192 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[37] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38194 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[38] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38196 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[39] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38198 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[40] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38200 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[41] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38202 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[42] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38204 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[43] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38206 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[44] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38208 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[45] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38210 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[46] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38212 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[47] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38214 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[48] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38216 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[49] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38218 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[50] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38220 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[51] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38222 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[52] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38224 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[53] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38226 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[54] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38228 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[55] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38230 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[56] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38232 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[57] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38234 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[58] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38236 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[59] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38238 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[60] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38240 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[61] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38242 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[62] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38244 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y[63] $dff~1800^Q~0 $auto$rtlil.cc:2607:MuxGate$38246 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3327.$auto$alumacc.cc:485:replace_alu$11341.X[4] 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.X[5] 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.X[6] 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.X[8] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.X[2] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.X[1] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.X[0] 
0 1 

.names $auto$simplemap.cc:240:simplemap_eqne$11969[0] $auto$rtlil.cc:2598:NotGate$26648 
0 1 

.names $auto$simplemap.cc:240:simplemap_eqne$11969[2] $auto$rtlil.cc:2598:NotGate$26652 
0 1 

.names $auto$simplemap.cc:240:simplemap_eqne$11803[3] $auto$rtlil.cc:2598:NotGate$26654 
0 1 

.names $auto$simplemap.cc:240:simplemap_eqne$10131[0] $auto$rtlil.cc:2598:NotGate$26712 
0 1 

.names $auto$simplemap.cc:240:simplemap_eqne$10131[1] $auto$rtlil.cc:2598:NotGate$26714 
0 1 

.names $auto$simplemap.cc:240:simplemap_eqne$10904[2] $auto$rtlil.cc:2598:NotGate$26710 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.BB[9] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[9] \
 $auto$rtlil.cc:2598:NotGate$26738 
0 1 

.names $auto$simplemap.cc:240:simplemap_eqne$11969[1] $auto$rtlil.cc:2598:NotGate$26650 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.Y[3] 
0 1 

.names $auto$simplemap.cc:240:simplemap_eqne$10131[0] $auto$simplemap.cc:240:simplemap_eqne$10131[1] \
 $auto$simplemap.cc:117:simplemap_reduce$10138 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10138 $auto$rtlil.cc:2598:NotGate$26710 \
 $auto$simplemap.cc:246:simplemap_eqne$10136 
1- 1 
-1 1 

.names $eq~1323^Y~0 $eq~1324^Y~0 $auto$simplemap.cc:117:simplemap_reduce$10610[0] 
1- 1 
-1 1 

.names $eq~1325^Y~0 $eq~1326^Y~0 $auto$simplemap.cc:117:simplemap_reduce$10610[1] 
1- 1 
-1 1 

.names $eq~1309^Y~0 $eq~1322^Y~0 $auto$simplemap.cc:117:simplemap_reduce$10610[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10610[0] $auto$simplemap.cc:117:simplemap_reduce$10610[1] \
 $auto$simplemap.cc:117:simplemap_reduce$10614 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10614 $auto$simplemap.cc:117:simplemap_reduce$10610[2] $reduce_or~1308^Y~0 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10911 $auto$simplemap.cc:240:simplemap_eqne$10904[2] \
 $auto$simplemap.cc:246:simplemap_eqne$10909 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.BB[0] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B[24] $auto$simplemap.cc:117:simplemap_reduce$11099[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.BB[3] \
 $auto$simplemap.cc:117:simplemap_reduce$11099[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[27] $auto$hard_block.cc:122:cell_hard_block$3269.B[28] \
 $auto$simplemap.cc:117:simplemap_reduce$11099[2] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[29] $auto$hard_block.cc:122:cell_hard_block$3269.B[30] \
 $auto$simplemap.cc:117:simplemap_reduce$11099[3] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.BB[9] \
 $auto$simplemap.cc:117:simplemap_reduce$11099[4] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11099[0] $auto$simplemap.cc:117:simplemap_reduce$11099[1] \
 $auto$simplemap.cc:117:simplemap_reduce$11105[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11099[2] $auto$simplemap.cc:117:simplemap_reduce$11099[3] \
 $auto$simplemap.cc:117:simplemap_reduce$11105[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11105[0] $auto$simplemap.cc:117:simplemap_reduce$11105[1] \
 $auto$simplemap.cc:117:simplemap_reduce$11108 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11108 $auto$simplemap.cc:117:simplemap_reduce$11099[4] \
 $auto$simplemap.cc:246:simplemap_eqne$11097 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11130 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.X[2] \
 $auto$rtlil.cc:2598:NotGate$26742 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11148 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.X[2] \
 $auto$rtlil.cc:2598:NotGate$26746 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11165 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.X[2] \
 $auto$rtlil.cc:2598:NotGate$26748 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11178 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[2] \
 $auto$rtlil.cc:2598:NotGate$26750 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.X[1] \
 $auto$simplemap.cc:117:simplemap_reduce$11148 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11148 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[2] \
 $auto$rtlil.cc:2598:NotGate$26752 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[1] \
 $auto$simplemap.cc:117:simplemap_reduce$11165 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11165 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[2] \
 $auto$rtlil.cc:2598:NotGate$26694 
1- 1 
-1 1 

.names tm3_vidout_clock $eq~88^Y~0 $reduce_and~84^Y~0 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.X[1] \
 $auto$simplemap.cc:117:simplemap_reduce$11178 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11178 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.X[2] \
 $auto$rtlil.cc:2598:NotGate$26754 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.S[2] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[33] \
 $auto$simplemap.cc:117:simplemap_reduce$11255[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.S[2] $auto$hard_block.cc:122:cell_hard_block$3303.S[4] \
 $auto$simplemap.cc:117:simplemap_reduce$11255[2] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.S[5] $auto$hard_block.cc:122:cell_hard_block$3303.S[6] \
 $auto$simplemap.cc:117:simplemap_reduce$11255[3] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11154 $auto$simplemap.cc:117:simplemap_reduce$11255[1] \
 $auto$simplemap.cc:117:simplemap_reduce$11260[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11255[2] $auto$simplemap.cc:117:simplemap_reduce$11255[3] \
 $auto$simplemap.cc:117:simplemap_reduce$11260[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11260[0] $auto$simplemap.cc:117:simplemap_reduce$11260[1] $reduce_bool~81^Y~0 
1- 1 
-1 1 

.names $dff~1800^Q~0 $auto$hard_block.cc:122:cell_hard_block$3192.S[0] $reduce_and~83^Y~0 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[1] \
 $auto$simplemap.cc:117:simplemap_reduce$11130 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[2] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B[17] $auto$simplemap.cc:117:simplemap_reduce$11673[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.X[5] \
 $auto$simplemap.cc:117:simplemap_reduce$11673[2] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[20] $auto$hard_block.cc:122:cell_hard_block$3269.B[21] \
 $auto$simplemap.cc:117:simplemap_reduce$11673[3] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.X[8] \
 $auto$rtlil.cc:2598:NotGate$26738 $auto$simplemap.cc:117:simplemap_reduce$11673[4] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11130 $auto$simplemap.cc:117:simplemap_reduce$11673[1] \
 $auto$simplemap.cc:117:simplemap_reduce$11679[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11673[2] $auto$simplemap.cc:117:simplemap_reduce$11673[3] \
 $auto$simplemap.cc:117:simplemap_reduce$11679[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11679[0] $auto$simplemap.cc:117:simplemap_reduce$11679[1] \
 $auto$simplemap.cc:117:simplemap_reduce$11682 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11682 $auto$simplemap.cc:117:simplemap_reduce$11673[4] \
 $auto$simplemap.cc:246:simplemap_eqne$11671 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.A[0] $auto$rtlil.cc:2598:NotGate$26742 $ne~74^Y~0 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.A[0] $auto$rtlil.cc:2598:NotGate$26744 $ne~75^Y~0 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.A[0] $auto$rtlil.cc:2598:NotGate$26746 $ne~76^Y~0 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.A[0] $auto$rtlil.cc:2598:NotGate$26748 $ne~77^Y~0 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.A[0] $auto$rtlil.cc:2598:NotGate$26750 $ne~78^Y~0 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.A[0] $auto$rtlil.cc:2598:NotGate$26752 $ne~79^Y~0 
1- 1 
-1 1 

.names tm3_vidout_clock $ne~73^Y~0 $auto$simplemap.cc:117:simplemap_reduce$11766[0] 
11 1 

.names $ne~75^Y~0 $ne~74^Y~0 $auto$simplemap.cc:117:simplemap_reduce$11766[1] 
11 1 

.names $ne~76^Y~0 $ne~77^Y~0 $auto$simplemap.cc:117:simplemap_reduce$11766[2] 
11 1 

.names $ne~78^Y~0 $ne~79^Y~0 $auto$simplemap.cc:117:simplemap_reduce$11766[3] 
11 1 

.names $ne~80^Y~0 $reduce_bool~81^Y~0 $auto$simplemap.cc:117:simplemap_reduce$11766[4] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11766[0] $auto$simplemap.cc:117:simplemap_reduce$11766[1] \
 $auto$simplemap.cc:117:simplemap_reduce$11772[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11766[2] $auto$simplemap.cc:117:simplemap_reduce$11766[3] \
 $auto$simplemap.cc:117:simplemap_reduce$11772[1] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11772[0] $auto$simplemap.cc:117:simplemap_reduce$11772[1] \
 $auto$simplemap.cc:117:simplemap_reduce$11775 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11775 $auto$simplemap.cc:117:simplemap_reduce$11766[4] $reduce_and~85^Y~0 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11811[0] $auto$simplemap.cc:117:simplemap_reduce$11811[1] \
 $auto$simplemap.cc:246:simplemap_eqne$11809 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.A[0] $auto$rtlil.cc:2598:NotGate$26754 $ne~73^Y~0 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11811[0] $auto$simplemap.cc:117:simplemap_reduce$11895[1] \
 $auto$simplemap.cc:246:simplemap_eqne$11893 
1- 1 
-1 1 

.names $eq~1840^Y~0 $eq~1841^Y~0 $reduce_bool~72^Y~0 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11977[0] $auto$simplemap.cc:117:simplemap_reduce$11977[1] \
 $auto$simplemap.cc:246:simplemap_eqne$11975 
1- 1 
-1 1 

.names $eq~1831^Y~0 $logic_not~1832^Y~0 $reduce_bool~71^Y~0 
1- 1 
-1 1 

.names $eq~1826^Y~0 $eq~1827^Y~0 $reduce_bool~70^Y~0 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$12105[0] $auto$simplemap.cc:117:simplemap_reduce$12105[1] \
 $auto$simplemap.cc:246:simplemap_eqne$12103 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$12149[0] $auto$simplemap.cc:117:simplemap_reduce$11977[1] \
 $auto$simplemap.cc:246:simplemap_eqne$12147 
1- 1 
-1 1 

.names $eq~1821^Y~0 $eq~1822^Y~0 $reduce_bool~69^Y~0 
1- 1 
-1 1 

.names $auto$simplemap.cc:240:simplemap_eqne$11969[2] $auto$simplemap.cc:240:simplemap_eqne$11803[3] \
 $auto$simplemap.cc:117:simplemap_reduce$12105[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11811[0] $auto$simplemap.cc:117:simplemap_reduce$12105[1] \
 $auto$simplemap.cc:246:simplemap_eqne$12200 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$12105[0] $auto$simplemap.cc:117:simplemap_reduce$11977[1] \
 $auto$simplemap.cc:246:simplemap_eqne$12215 
1- 1 
-1 1 

.names $eq~1816^Y~0 $eq~1817^Y~0 $reduce_bool~68^Y~0 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11977[0] $auto$simplemap.cc:117:simplemap_reduce$11811[1] \
 $auto$simplemap.cc:246:simplemap_eqne$12329 
1- 1 
-1 1 

.names $auto$rtlil.cc:2598:NotGate$26648 $auto$rtlil.cc:2598:NotGate$26650 $auto$simplemap.cc:117:simplemap_reduce$11811[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:240:simplemap_eqne$11969[2] $auto$rtlil.cc:2598:NotGate$26654 \
 $auto$simplemap.cc:117:simplemap_reduce$11977[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11811[0] $auto$simplemap.cc:117:simplemap_reduce$11977[1] \
 $auto$simplemap.cc:246:simplemap_eqne$12344 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$12149[0] $auto$simplemap.cc:117:simplemap_reduce$11811[1] \
 $auto$simplemap.cc:246:simplemap_eqne$12444 
1- 1 
-1 1 

.names $auto$simplemap.cc:240:simplemap_eqne$11969[0] $auto$simplemap.cc:240:simplemap_eqne$11969[1] \
 $auto$simplemap.cc:117:simplemap_reduce$11977[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11977[0] $auto$simplemap.cc:117:simplemap_reduce$11895[1] \
 $auto$simplemap.cc:246:simplemap_eqne$12459 
1- 1 
-1 1 

.names $eq~1806^Y~0 $eq~1807^Y~0 $reduce_bool~66^Y~0 
1- 1 
-1 1 

.names $auto$simplemap.cc:240:simplemap_eqne$11969[0] $auto$rtlil.cc:2598:NotGate$26650 \
 $auto$simplemap.cc:117:simplemap_reduce$12105[0] 
1- 1 
-1 1 

.names $auto$rtlil.cc:2598:NotGate$26652 $auto$simplemap.cc:240:simplemap_eqne$11803[3] \
 $auto$simplemap.cc:117:simplemap_reduce$11811[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$12105[0] $auto$simplemap.cc:117:simplemap_reduce$11811[1] \
 $auto$simplemap.cc:246:simplemap_eqne$12508 
1- 1 
-1 1 

.names $auto$rtlil.cc:2598:NotGate$26648 $auto$simplemap.cc:240:simplemap_eqne$11969[1] \
 $auto$simplemap.cc:117:simplemap_reduce$12149[0] 
1- 1 
-1 1 

.names $auto$rtlil.cc:2598:NotGate$26652 $auto$rtlil.cc:2598:NotGate$26654 $auto$simplemap.cc:117:simplemap_reduce$11895[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$12149[0] $auto$simplemap.cc:117:simplemap_reduce$11895[1] \
 $auto$simplemap.cc:246:simplemap_eqne$12523 
1- 1 
-1 1 

.names $eq~1803^Y~0 $eq~1804^Y~0 $reduce_bool~65^Y~0 
1- 1 
-1 1 

.names $auto$simplemap.cc:240:simplemap_eqne$10131[0] $auto$rtlil.cc:2598:NotGate$26714 \
 $auto$simplemap.cc:117:simplemap_reduce$10911 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10911 $auto$rtlil.cc:2598:NotGate$26710 \
 $auto$simplemap.cc:246:simplemap_eqne$14110 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$15608 $auto$rtlil.cc:2598:NotGate$26710 \
 $auto$simplemap.cc:246:simplemap_eqne$15606 
1- 1 
-1 1 

.names $auto$rtlil.cc:2598:NotGate$26712 $auto$simplemap.cc:240:simplemap_eqne$10131[1] \
 $auto$simplemap.cc:117:simplemap_reduce$15608 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$15608 $auto$simplemap.cc:240:simplemap_eqne$10904[2] \
 $auto$simplemap.cc:246:simplemap_eqne$19999 
1- 1 
-1 1 

.names $dffe~1274^Q~0 $dffe~1274^Q~1 $auto$simplemap.cc:117:simplemap_reduce$20104[0] 
1- 1 
-1 1 

.names $dffe~1274^Q~2 $dffe~1274^Q~3 $auto$simplemap.cc:117:simplemap_reduce$20104[1] 
1- 1 
-1 1 

.names $dffe~1274^Q~4 $dffe~1274^Q~5 $auto$simplemap.cc:117:simplemap_reduce$20104[2] 
1- 1 
-1 1 

.names $dffe~1274^Q~6 $dffe~1274^Q~7 $auto$simplemap.cc:117:simplemap_reduce$20104[3] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$20104[0] $auto$simplemap.cc:117:simplemap_reduce$20104[1] \
 $auto$simplemap.cc:117:simplemap_reduce$20109[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$20104[2] $auto$simplemap.cc:117:simplemap_reduce$20104[3] \
 $auto$simplemap.cc:117:simplemap_reduce$20109[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$20109[0] $auto$simplemap.cc:117:simplemap_reduce$20109[1] \
 $auto$simplemap.cc:117:simplemap_reduce$20112 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$20112 $dffe~1273^Q~0 $reduce_bool~1314^Y~0 
1- 1 
-1 1 

.names $eq~1309^Y~0 $reduce_bool~1314^Y~0 $auto$simplemap.cc:117:simplemap_reduce$20116 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$20116 $and~1229^Y~0 $reduce_and~1306^Y~0 
11 1 

.names $auto$rtlil.cc:2598:NotGate$26712 $auto$rtlil.cc:2598:NotGate$26714 $auto$simplemap.cc:117:simplemap_reduce$20481 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$20481 $auto$simplemap.cc:240:simplemap_eqne$10904[2] \
 $auto$simplemap.cc:246:simplemap_eqne$20479 
1- 1 
-1 1 

.names vidin_new_data_fifo $and~1328^Y~0 $auto$simplemap.cc:117:simplemap_reduce$21602 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21602 $and~1327^Y~0 $reduce_and~1334^Y~0 
11 1 

.names vidin_new_data_fifo $and~1327^Y~0 $reduce_and~1335^Y~0 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.X[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21615[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21615[0] $auto$simplemap.cc:117:simplemap_reduce$21615[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21621[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21615[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.X[10] \
 $auto$simplemap.cc:117:simplemap_reduce$21621[2] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21621[0] $auto$simplemap.cc:117:simplemap_reduce$21621[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21625 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21625 $auto$simplemap.cc:117:simplemap_reduce$21621[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$rtlil.cc:2402:ReduceAnd$7701 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.X[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21637[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21637[0] $auto$simplemap.cc:117:simplemap_reduce$21637[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21643[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21637[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.X[10] \
 $auto$simplemap.cc:117:simplemap_reduce$21643[2] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21643[0] $auto$simplemap.cc:117:simplemap_reduce$21643[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21647 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21647 $auto$simplemap.cc:117:simplemap_reduce$21643[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$rtlil.cc:2402:ReduceAnd$7701 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.X[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21654[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21654[0] $auto$simplemap.cc:117:simplemap_reduce$21654[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21660[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21654[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.X[10] \
 $auto$simplemap.cc:117:simplemap_reduce$21660[2] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21660[0] $auto$simplemap.cc:117:simplemap_reduce$21660[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21664 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21664 $auto$simplemap.cc:117:simplemap_reduce$21660[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$rtlil.cc:2402:ReduceAnd$7701 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[7] $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[15] \
 $auto$simplemap.cc:117:simplemap_reduce$21670[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[23] $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[31] \
 $auto$simplemap.cc:117:simplemap_reduce$21670[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[39] $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[47] \
 $auto$simplemap.cc:117:simplemap_reduce$21670[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21670[0] $auto$simplemap.cc:117:simplemap_reduce$21670[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21674[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21670[2] $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[55] \
 $auto$simplemap.cc:117:simplemap_reduce$21674[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21674[0] $auto$simplemap.cc:117:simplemap_reduce$21674[1] \
 $auto$hard_block.cc:122:cell_hard_block$3335.Y_B[7] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[6] $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[14] \
 $auto$simplemap.cc:117:simplemap_reduce$21679[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[22] $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[30] \
 $auto$simplemap.cc:117:simplemap_reduce$21679[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[38] $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[46] \
 $auto$simplemap.cc:117:simplemap_reduce$21679[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21679[0] $auto$simplemap.cc:117:simplemap_reduce$21679[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21683[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21679[2] $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[54] \
 $auto$simplemap.cc:117:simplemap_reduce$21683[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21683[0] $auto$simplemap.cc:117:simplemap_reduce$21683[1] \
 $auto$hard_block.cc:122:cell_hard_block$3335.Y_B[6] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[5] $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[13] \
 $auto$simplemap.cc:117:simplemap_reduce$21688[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[21] $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[29] \
 $auto$simplemap.cc:117:simplemap_reduce$21688[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[37] $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[45] \
 $auto$simplemap.cc:117:simplemap_reduce$21688[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21688[0] $auto$simplemap.cc:117:simplemap_reduce$21688[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21692[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21688[2] $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[53] \
 $auto$simplemap.cc:117:simplemap_reduce$21692[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21692[0] $auto$simplemap.cc:117:simplemap_reduce$21692[1] \
 $auto$hard_block.cc:122:cell_hard_block$3335.Y_B[5] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[4] $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[12] \
 $auto$simplemap.cc:117:simplemap_reduce$21697[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[20] $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[28] \
 $auto$simplemap.cc:117:simplemap_reduce$21697[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[36] $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[44] \
 $auto$simplemap.cc:117:simplemap_reduce$21697[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21697[0] $auto$simplemap.cc:117:simplemap_reduce$21697[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21701[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21697[2] $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[52] \
 $auto$simplemap.cc:117:simplemap_reduce$21701[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21701[0] $auto$simplemap.cc:117:simplemap_reduce$21701[1] \
 $auto$hard_block.cc:122:cell_hard_block$3335.Y_B[4] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[3] $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[11] \
 $auto$simplemap.cc:117:simplemap_reduce$21706[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[19] $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[27] \
 $auto$simplemap.cc:117:simplemap_reduce$21706[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[35] $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[43] \
 $auto$simplemap.cc:117:simplemap_reduce$21706[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21706[0] $auto$simplemap.cc:117:simplemap_reduce$21706[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21710[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21706[2] $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[51] \
 $auto$simplemap.cc:117:simplemap_reduce$21710[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21710[0] $auto$simplemap.cc:117:simplemap_reduce$21710[1] \
 $auto$hard_block.cc:122:cell_hard_block$3335.Y_B[3] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[2] $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[10] \
 $auto$simplemap.cc:117:simplemap_reduce$21715[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[18] $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[26] \
 $auto$simplemap.cc:117:simplemap_reduce$21715[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[34] $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[42] \
 $auto$simplemap.cc:117:simplemap_reduce$21715[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21715[0] $auto$simplemap.cc:117:simplemap_reduce$21715[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21719[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21715[2] $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[50] \
 $auto$simplemap.cc:117:simplemap_reduce$21719[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21719[0] $auto$simplemap.cc:117:simplemap_reduce$21719[1] \
 $auto$hard_block.cc:122:cell_hard_block$3335.Y_B[2] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[1] $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[9] \
 $auto$simplemap.cc:117:simplemap_reduce$21724[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[17] $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[25] \
 $auto$simplemap.cc:117:simplemap_reduce$21724[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[33] $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[41] \
 $auto$simplemap.cc:117:simplemap_reduce$21724[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21724[0] $auto$simplemap.cc:117:simplemap_reduce$21724[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21728[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21724[2] $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[49] \
 $auto$simplemap.cc:117:simplemap_reduce$21728[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21728[0] $auto$simplemap.cc:117:simplemap_reduce$21728[1] \
 $auto$hard_block.cc:122:cell_hard_block$3335.Y_B[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[0] $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[8] \
 $auto$simplemap.cc:117:simplemap_reduce$21733[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[16] $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[24] \
 $auto$simplemap.cc:117:simplemap_reduce$21733[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[32] $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[40] \
 $auto$simplemap.cc:117:simplemap_reduce$21733[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21733[0] $auto$simplemap.cc:117:simplemap_reduce$21733[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21737[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21733[2] $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[48] \
 $auto$simplemap.cc:117:simplemap_reduce$21737[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21737[0] $auto$simplemap.cc:117:simplemap_reduce$21737[1] \
 $auto$hard_block.cc:122:cell_hard_block$3335.Y_B[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.X[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21816[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21816[0] $auto$simplemap.cc:117:simplemap_reduce$21816[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21822[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21816[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.X[10] \
 $auto$simplemap.cc:117:simplemap_reduce$21822[2] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21822[0] $auto$simplemap.cc:117:simplemap_reduce$21822[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21826 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21826 $auto$simplemap.cc:117:simplemap_reduce$21822[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$rtlil.cc:2402:ReduceAnd$7701 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.X[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21833[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21833[0] $auto$simplemap.cc:117:simplemap_reduce$21833[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21839[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21833[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.X[10] \
 $auto$simplemap.cc:117:simplemap_reduce$21839[2] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21839[0] $auto$simplemap.cc:117:simplemap_reduce$21839[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21843 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21843 $auto$simplemap.cc:117:simplemap_reduce$21839[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$rtlil.cc:2402:ReduceAnd$7701 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.X[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21850[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21850[0] $auto$simplemap.cc:117:simplemap_reduce$21850[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21856[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21850[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.X[10] \
 $auto$simplemap.cc:117:simplemap_reduce$21856[2] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21856[0] $auto$simplemap.cc:117:simplemap_reduce$21856[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21860 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21860 $auto$simplemap.cc:117:simplemap_reduce$21856[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$rtlil.cc:2402:ReduceAnd$7701 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.X[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21867[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21867[0] $auto$simplemap.cc:117:simplemap_reduce$21867[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21873[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21867[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.X[10] \
 $auto$simplemap.cc:117:simplemap_reduce$21873[2] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21873[0] $auto$simplemap.cc:117:simplemap_reduce$21873[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21877 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21877 $auto$simplemap.cc:117:simplemap_reduce$21873[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$rtlil.cc:2402:ReduceAnd$7701 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.X[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21884[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21884[0] $auto$simplemap.cc:117:simplemap_reduce$21884[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21890[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21884[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.X[10] \
 $auto$simplemap.cc:117:simplemap_reduce$21890[2] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21890[0] $auto$simplemap.cc:117:simplemap_reduce$21890[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21894 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21894 $auto$simplemap.cc:117:simplemap_reduce$21890[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$rtlil.cc:2402:ReduceAnd$7701 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.X[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21901[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21901[0] $auto$simplemap.cc:117:simplemap_reduce$21901[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21907[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21901[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.X[10] \
 $auto$simplemap.cc:117:simplemap_reduce$21907[2] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21907[0] $auto$simplemap.cc:117:simplemap_reduce$21907[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21911 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21911 $auto$simplemap.cc:117:simplemap_reduce$21907[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$rtlil.cc:2402:ReduceAnd$7701 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.X[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21918[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21918[0] $auto$simplemap.cc:117:simplemap_reduce$21918[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21924[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21918[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.X[10] \
 $auto$simplemap.cc:117:simplemap_reduce$21924[2] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21924[0] $auto$simplemap.cc:117:simplemap_reduce$21924[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21928 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21928 $auto$simplemap.cc:117:simplemap_reduce$21924[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$rtlil.cc:2402:ReduceAnd$7701 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.X[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21935[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21935[0] $auto$simplemap.cc:117:simplemap_reduce$21935[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21941[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21935[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.X[10] \
 $auto$simplemap.cc:117:simplemap_reduce$21941[2] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21941[0] $auto$simplemap.cc:117:simplemap_reduce$21941[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21945 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21945 $auto$simplemap.cc:117:simplemap_reduce$21941[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$rtlil.cc:2402:ReduceAnd$7701 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.X[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21952[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21952[0] $auto$simplemap.cc:117:simplemap_reduce$21952[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21958[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21952[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.X[10] \
 $auto$simplemap.cc:117:simplemap_reduce$21958[2] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21958[0] $auto$simplemap.cc:117:simplemap_reduce$21958[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21962 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21962 $auto$simplemap.cc:117:simplemap_reduce$21958[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$rtlil.cc:2402:ReduceAnd$7701 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.X[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21969[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21969[0] $auto$simplemap.cc:117:simplemap_reduce$21969[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21975[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21969[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.X[10] \
 $auto$simplemap.cc:117:simplemap_reduce$21975[2] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21975[0] $auto$simplemap.cc:117:simplemap_reduce$21975[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21979 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21979 $auto$simplemap.cc:117:simplemap_reduce$21975[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$rtlil.cc:2402:ReduceAnd$7701 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.BB[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21987[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21987[0] $auto$simplemap.cc:117:simplemap_reduce$21987[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21993[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21993[0] $auto$simplemap.cc:117:simplemap_reduce$21993[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21996 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21996 $auto$simplemap.cc:117:simplemap_reduce$21987[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3364.$auto$rtlil.cc:2402:ReduceAnd$11018 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3364.$auto$rtlil.cc:2399:Not$11022 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3364.$auto$rtlil.cc:2402:ReduceAnd$11018 $le~1783^Y~0 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3365.$auto$alumacc.cc:485:replace_alu$11026.CO[3] \
 $auto$simplemap.cc:117:simplemap_reduce$21993[1] $auto$simplemap.cc:117:simplemap_reduce$22018 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22018 $auto$simplemap.cc:117:simplemap_reduce$21987[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3365.$auto$rtlil.cc:2402:ReduceAnd$11032 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[23] $auto$hard_block.cc:122:cell_hard_block$3269.B[24] \
 $auto$simplemap.cc:117:simplemap_reduce$22024[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22024[0] $auto$simplemap.cc:117:simplemap_reduce$22024[1] \
 $auto$simplemap.cc:117:simplemap_reduce$22030[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22030[0] $auto$simplemap.cc:117:simplemap_reduce$21993[1] \
 $auto$simplemap.cc:117:simplemap_reduce$22033 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22033 $auto$simplemap.cc:117:simplemap_reduce$21987[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$rtlil.cc:2402:ReduceAnd$11047 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$rtlil.cc:2399:Not$11045 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$rtlil.cc:2402:ReduceAnd$11047 $ge~1779^Y~0 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22040[0] $auto$simplemap.cc:117:simplemap_reduce$22040[1] \
 $auto$simplemap.cc:117:simplemap_reduce$22049[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22040[2] $auto$simplemap.cc:117:simplemap_reduce$22040[3] \
 $auto$simplemap.cc:117:simplemap_reduce$22049[1] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22040[4] $auto$simplemap.cc:117:simplemap_reduce$22040[5] \
 $auto$simplemap.cc:117:simplemap_reduce$22049[2] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22040[6] $auto$simplemap.cc:117:simplemap_reduce$22040[7] \
 $auto$simplemap.cc:117:simplemap_reduce$22049[3] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22049[0] $auto$simplemap.cc:117:simplemap_reduce$22049[1] \
 $auto$simplemap.cc:117:simplemap_reduce$22054[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22049[2] $auto$simplemap.cc:117:simplemap_reduce$22049[3] \
 $auto$simplemap.cc:117:simplemap_reduce$22054[1] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22054[0] $auto$simplemap.cc:117:simplemap_reduce$22054[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$rtlil.cc:2402:ReduceAnd$11057 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$rtlil.cc:2399:Not$11055 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$rtlil.cc:2402:ReduceAnd$11057 $le~1782^Y~0 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.X[1] \
 $auto$simplemap.cc:117:simplemap_reduce$22040[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22040[0] $auto$simplemap.cc:117:simplemap_reduce$22069[1] \
 $auto$simplemap.cc:117:simplemap_reduce$22078[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22069[2] $auto$simplemap.cc:117:simplemap_reduce$22069[3] \
 $auto$simplemap.cc:117:simplemap_reduce$22078[1] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22069[4] $auto$simplemap.cc:117:simplemap_reduce$22069[5] \
 $auto$simplemap.cc:117:simplemap_reduce$22078[2] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22069[6] $auto$simplemap.cc:117:simplemap_reduce$22069[7] \
 $auto$simplemap.cc:117:simplemap_reduce$22078[3] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22078[0] $auto$simplemap.cc:117:simplemap_reduce$22078[1] \
 $auto$simplemap.cc:117:simplemap_reduce$22083[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22078[2] $auto$simplemap.cc:117:simplemap_reduce$22078[3] \
 $auto$simplemap.cc:117:simplemap_reduce$22083[1] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22083[0] $auto$simplemap.cc:117:simplemap_reduce$22083[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$rtlil.cc:2402:ReduceAnd$11078 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$rtlil.cc:2399:Not$11082 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$rtlil.cc:2402:ReduceAnd$11078 $ge~1777^Y~0 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22097[2] $auto$simplemap.cc:117:simplemap_reduce$22097[3] \
 $auto$simplemap.cc:117:simplemap_reduce$22103[1] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22103[0] $auto$simplemap.cc:117:simplemap_reduce$22103[1] \
 $auto$simplemap.cc:117:simplemap_reduce$22106 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22106 $auto$simplemap.cc:117:simplemap_reduce$22097[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3326.$auto$rtlil.cc:2402:ReduceAnd$11353 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3326.$auto$rtlil.cc:2399:Not$11351 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3326.$auto$rtlil.cc:2402:ReduceAnd$11353 $le~1784^Y~0 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22113[0] $auto$simplemap.cc:117:simplemap_reduce$22113[1] \
 $auto$simplemap.cc:117:simplemap_reduce$22122[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22122[0] $auto$simplemap.cc:117:simplemap_reduce$22122[1] \
 $auto$simplemap.cc:117:simplemap_reduce$22127[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22127[0] $auto$simplemap.cc:117:simplemap_reduce$22127[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$rtlil.cc:2402:ReduceAnd$11057 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$rtlil.cc:2399:Not$11055 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$rtlil.cc:2402:ReduceAnd$11057 $le~1781^Y~0 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.X[1] \
 $auto$simplemap.cc:117:simplemap_reduce$22097[0] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.X[2] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B[17] $auto$simplemap.cc:117:simplemap_reduce$22097[1] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22097[0] $auto$simplemap.cc:117:simplemap_reduce$22097[1] \
 $auto$simplemap.cc:117:simplemap_reduce$22103[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22137[2] $auto$simplemap.cc:117:simplemap_reduce$22137[3] \
 $auto$simplemap.cc:117:simplemap_reduce$22143[1] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22103[0] $auto$simplemap.cc:117:simplemap_reduce$22143[1] \
 $auto$simplemap.cc:117:simplemap_reduce$22146 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22146 $auto$simplemap.cc:117:simplemap_reduce$22097[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$rtlil.cc:2402:ReduceAnd$11418 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$rtlil.cc:2399:Not$11422 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$rtlil.cc:2402:ReduceAnd$11418 $ge~1780^Y~0 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[8] $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[17] \
 $auto$simplemap.cc:117:simplemap_reduce$22153[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[26] $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[35] \
 $auto$simplemap.cc:117:simplemap_reduce$22153[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[44] $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[53] \
 $auto$simplemap.cc:117:simplemap_reduce$22153[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22153[0] $auto$simplemap.cc:117:simplemap_reduce$22153[1] \
 $auto$simplemap.cc:117:simplemap_reduce$22157[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22153[2] $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[62] \
 $auto$simplemap.cc:117:simplemap_reduce$22157[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22157[0] $auto$simplemap.cc:117:simplemap_reduce$22157[1] \
 $auto$hard_block.cc:122:cell_hard_block$3313.Y_B[8] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[7] $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[16] \
 $auto$simplemap.cc:117:simplemap_reduce$22162[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[25] $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[34] \
 $auto$simplemap.cc:117:simplemap_reduce$22162[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[43] $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[52] \
 $auto$simplemap.cc:117:simplemap_reduce$22162[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22162[0] $auto$simplemap.cc:117:simplemap_reduce$22162[1] \
 $auto$simplemap.cc:117:simplemap_reduce$22166[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22162[2] $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[61] \
 $auto$simplemap.cc:117:simplemap_reduce$22166[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22166[0] $auto$simplemap.cc:117:simplemap_reduce$22166[1] \
 $auto$hard_block.cc:122:cell_hard_block$3313.Y_B[7] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[6] $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[15] \
 $auto$simplemap.cc:117:simplemap_reduce$22171[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[24] $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[33] \
 $auto$simplemap.cc:117:simplemap_reduce$22171[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[42] $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[51] \
 $auto$simplemap.cc:117:simplemap_reduce$22171[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22171[0] $auto$simplemap.cc:117:simplemap_reduce$22171[1] \
 $auto$simplemap.cc:117:simplemap_reduce$22175[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22171[2] $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[60] \
 $auto$simplemap.cc:117:simplemap_reduce$22175[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22175[0] $auto$simplemap.cc:117:simplemap_reduce$22175[1] \
 $auto$hard_block.cc:122:cell_hard_block$3313.Y_B[6] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[5] $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[14] \
 $auto$simplemap.cc:117:simplemap_reduce$22180[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[23] $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[32] \
 $auto$simplemap.cc:117:simplemap_reduce$22180[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[41] $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[50] \
 $auto$simplemap.cc:117:simplemap_reduce$22180[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22180[0] $auto$simplemap.cc:117:simplemap_reduce$22180[1] \
 $auto$simplemap.cc:117:simplemap_reduce$22184[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22180[2] $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[59] \
 $auto$simplemap.cc:117:simplemap_reduce$22184[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22184[0] $auto$simplemap.cc:117:simplemap_reduce$22184[1] \
 $auto$hard_block.cc:122:cell_hard_block$3313.Y_B[5] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[4] $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[13] \
 $auto$simplemap.cc:117:simplemap_reduce$22189[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[22] $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[31] \
 $auto$simplemap.cc:117:simplemap_reduce$22189[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[40] $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[49] \
 $auto$simplemap.cc:117:simplemap_reduce$22189[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22189[0] $auto$simplemap.cc:117:simplemap_reduce$22189[1] \
 $auto$simplemap.cc:117:simplemap_reduce$22193[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22189[2] $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[58] \
 $auto$simplemap.cc:117:simplemap_reduce$22193[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22193[0] $auto$simplemap.cc:117:simplemap_reduce$22193[1] \
 $auto$hard_block.cc:122:cell_hard_block$3313.Y_B[4] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[3] $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[12] \
 $auto$simplemap.cc:117:simplemap_reduce$22198[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[21] $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[30] \
 $auto$simplemap.cc:117:simplemap_reduce$22198[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[39] $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[48] \
 $auto$simplemap.cc:117:simplemap_reduce$22198[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22198[0] $auto$simplemap.cc:117:simplemap_reduce$22198[1] \
 $auto$simplemap.cc:117:simplemap_reduce$22202[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22198[2] $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[57] \
 $auto$simplemap.cc:117:simplemap_reduce$22202[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22202[0] $auto$simplemap.cc:117:simplemap_reduce$22202[1] \
 $auto$hard_block.cc:122:cell_hard_block$3313.Y_B[3] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[2] $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[11] \
 $auto$simplemap.cc:117:simplemap_reduce$22207[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[20] $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[29] \
 $auto$simplemap.cc:117:simplemap_reduce$22207[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[38] $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[47] \
 $auto$simplemap.cc:117:simplemap_reduce$22207[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22207[0] $auto$simplemap.cc:117:simplemap_reduce$22207[1] \
 $auto$simplemap.cc:117:simplemap_reduce$22211[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22207[2] $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[56] \
 $auto$simplemap.cc:117:simplemap_reduce$22211[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22211[0] $auto$simplemap.cc:117:simplemap_reduce$22211[1] \
 $auto$hard_block.cc:122:cell_hard_block$3313.Y_B[2] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[1] $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[10] \
 $auto$simplemap.cc:117:simplemap_reduce$22216[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[19] $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[28] \
 $auto$simplemap.cc:117:simplemap_reduce$22216[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[37] $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[46] \
 $auto$simplemap.cc:117:simplemap_reduce$22216[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22216[0] $auto$simplemap.cc:117:simplemap_reduce$22216[1] \
 $auto$simplemap.cc:117:simplemap_reduce$22220[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22216[2] $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[55] \
 $auto$simplemap.cc:117:simplemap_reduce$22220[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22220[0] $auto$simplemap.cc:117:simplemap_reduce$22220[1] \
 $auto$hard_block.cc:122:cell_hard_block$3313.Y_B[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[0] $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[9] \
 $auto$simplemap.cc:117:simplemap_reduce$22225[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[18] $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[27] \
 $auto$simplemap.cc:117:simplemap_reduce$22225[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[36] $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[45] \
 $auto$simplemap.cc:117:simplemap_reduce$22225[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22225[0] $auto$simplemap.cc:117:simplemap_reduce$22225[1] \
 $auto$simplemap.cc:117:simplemap_reduce$22229[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22225[2] $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[54] \
 $auto$simplemap.cc:117:simplemap_reduce$22229[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22229[0] $auto$simplemap.cc:117:simplemap_reduce$22229[1] \
 $auto$hard_block.cc:122:cell_hard_block$3313.Y_B[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[7] $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[15] \
 $auto$simplemap.cc:117:simplemap_reduce$22315[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[23] $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[31] \
 $auto$simplemap.cc:117:simplemap_reduce$22315[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[39] $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[47] \
 $auto$simplemap.cc:117:simplemap_reduce$22315[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22315[0] $auto$simplemap.cc:117:simplemap_reduce$22315[1] \
 $auto$simplemap.cc:117:simplemap_reduce$22319[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22315[2] $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[55] \
 $auto$simplemap.cc:117:simplemap_reduce$22319[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22319[0] $auto$simplemap.cc:117:simplemap_reduce$22319[1] \
 $auto$hard_block.cc:122:cell_hard_block$3303.Y_B[7] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[6] $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[14] \
 $auto$simplemap.cc:117:simplemap_reduce$22324[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[22] $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[30] \
 $auto$simplemap.cc:117:simplemap_reduce$22324[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[38] $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[46] \
 $auto$simplemap.cc:117:simplemap_reduce$22324[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22324[0] $auto$simplemap.cc:117:simplemap_reduce$22324[1] \
 $auto$simplemap.cc:117:simplemap_reduce$22328[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22324[2] $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[54] \
 $auto$simplemap.cc:117:simplemap_reduce$22328[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22328[0] $auto$simplemap.cc:117:simplemap_reduce$22328[1] \
 $auto$hard_block.cc:122:cell_hard_block$3303.Y_B[6] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[5] $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[13] \
 $auto$simplemap.cc:117:simplemap_reduce$22333[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[21] $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[29] \
 $auto$simplemap.cc:117:simplemap_reduce$22333[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[37] $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[45] \
 $auto$simplemap.cc:117:simplemap_reduce$22333[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22333[0] $auto$simplemap.cc:117:simplemap_reduce$22333[1] \
 $auto$simplemap.cc:117:simplemap_reduce$22337[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22333[2] $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[53] \
 $auto$simplemap.cc:117:simplemap_reduce$22337[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22337[0] $auto$simplemap.cc:117:simplemap_reduce$22337[1] \
 $auto$hard_block.cc:122:cell_hard_block$3303.Y_B[5] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[4] $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[12] \
 $auto$simplemap.cc:117:simplemap_reduce$22342[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[20] $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[28] \
 $auto$simplemap.cc:117:simplemap_reduce$22342[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[36] $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[44] \
 $auto$simplemap.cc:117:simplemap_reduce$22342[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22342[0] $auto$simplemap.cc:117:simplemap_reduce$22342[1] \
 $auto$simplemap.cc:117:simplemap_reduce$22346[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22342[2] $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[52] \
 $auto$simplemap.cc:117:simplemap_reduce$22346[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22346[0] $auto$simplemap.cc:117:simplemap_reduce$22346[1] \
 $auto$hard_block.cc:122:cell_hard_block$3303.Y_B[4] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[3] $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[11] \
 $auto$simplemap.cc:117:simplemap_reduce$22351[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[19] $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[27] \
 $auto$simplemap.cc:117:simplemap_reduce$22351[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[35] $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[43] \
 $auto$simplemap.cc:117:simplemap_reduce$22351[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22351[0] $auto$simplemap.cc:117:simplemap_reduce$22351[1] \
 $auto$simplemap.cc:117:simplemap_reduce$22355[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22351[2] $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[51] \
 $auto$simplemap.cc:117:simplemap_reduce$22355[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22355[0] $auto$simplemap.cc:117:simplemap_reduce$22355[1] \
 $auto$hard_block.cc:122:cell_hard_block$3303.Y_B[3] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[2] $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[10] \
 $auto$simplemap.cc:117:simplemap_reduce$22360[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[18] $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[26] \
 $auto$simplemap.cc:117:simplemap_reduce$22360[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[34] $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[42] \
 $auto$simplemap.cc:117:simplemap_reduce$22360[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22360[0] $auto$simplemap.cc:117:simplemap_reduce$22360[1] \
 $auto$simplemap.cc:117:simplemap_reduce$22364[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22360[2] $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[50] \
 $auto$simplemap.cc:117:simplemap_reduce$22364[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22364[0] $auto$simplemap.cc:117:simplemap_reduce$22364[1] \
 $auto$hard_block.cc:122:cell_hard_block$3303.Y_B[2] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[1] $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[9] \
 $auto$simplemap.cc:117:simplemap_reduce$22369[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[17] $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[25] \
 $auto$simplemap.cc:117:simplemap_reduce$22369[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[33] $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[41] \
 $auto$simplemap.cc:117:simplemap_reduce$22369[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22369[0] $auto$simplemap.cc:117:simplemap_reduce$22369[1] \
 $auto$simplemap.cc:117:simplemap_reduce$22373[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22369[2] $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[49] \
 $auto$simplemap.cc:117:simplemap_reduce$22373[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22373[0] $auto$simplemap.cc:117:simplemap_reduce$22373[1] \
 $auto$hard_block.cc:122:cell_hard_block$3303.Y_B[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[0] $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[8] \
 $auto$simplemap.cc:117:simplemap_reduce$22378[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[16] $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[24] \
 $auto$simplemap.cc:117:simplemap_reduce$22378[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[32] $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[40] \
 $auto$simplemap.cc:117:simplemap_reduce$22378[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22378[0] $auto$simplemap.cc:117:simplemap_reduce$22378[1] \
 $auto$simplemap.cc:117:simplemap_reduce$22382[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22378[2] $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[48] \
 $auto$simplemap.cc:117:simplemap_reduce$22382[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22382[0] $auto$simplemap.cc:117:simplemap_reduce$22382[1] \
 $auto$hard_block.cc:122:cell_hard_block$3303.Y_B[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.S[2] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21806[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.S[4] $auto$hard_block.cc:122:cell_hard_block$3303.S[5] \
 $auto$simplemap.cc:117:simplemap_reduce$21806[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21806[0] $auto$simplemap.cc:117:simplemap_reduce$21806[1] \
 $auto$simplemap.cc:117:simplemap_reduce$21810[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21806[2] $auto$hard_block.cc:122:cell_hard_block$3303.S[6] \
 $auto$simplemap.cc:117:simplemap_reduce$21810[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21810[0] $auto$simplemap.cc:117:simplemap_reduce$21810[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3303.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$8078_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.X[1] \
 $auto$simplemap.cc:117:simplemap_reduce$22113[0] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.X[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.X[5] \
 $auto$simplemap.cc:117:simplemap_reduce$22462[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.X[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.X[7] \
 $auto$simplemap.cc:117:simplemap_reduce$22462[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[15] \
 $auto$simplemap.cc:117:simplemap_reduce$22462[7] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22113[0] $auto$simplemap.cc:117:simplemap_reduce$22462[1] \
 $auto$simplemap.cc:117:simplemap_reduce$22471[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22462[2] $auto$simplemap.cc:117:simplemap_reduce$22462[3] \
 $auto$simplemap.cc:117:simplemap_reduce$22471[1] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22462[4] $auto$simplemap.cc:117:simplemap_reduce$22462[5] \
 $auto$simplemap.cc:117:simplemap_reduce$22471[2] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22462[6] $auto$simplemap.cc:117:simplemap_reduce$22462[7] \
 $auto$simplemap.cc:117:simplemap_reduce$22471[3] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22471[0] $auto$simplemap.cc:117:simplemap_reduce$22471[1] \
 $auto$simplemap.cc:117:simplemap_reduce$22476[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22471[2] $auto$simplemap.cc:117:simplemap_reduce$22471[3] \
 $auto$simplemap.cc:117:simplemap_reduce$22476[1] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22476[0] $auto$simplemap.cc:117:simplemap_reduce$22476[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$rtlil.cc:2402:ReduceAnd$11078 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$rtlil.cc:2399:Not$11082 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$rtlil.cc:2402:ReduceAnd$11078 $ge~1776^Y~0 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[33] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3269.Y_B[16] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[14] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[33] \
 $auto$simplemap.cc:117:simplemap_reduce$22494[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[48] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[65] \
 $auto$simplemap.cc:117:simplemap_reduce$22494[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22494[0] $auto$simplemap.cc:117:simplemap_reduce$22494[1] \
 $auto$hard_block.cc:122:cell_hard_block$3269.Y_B[14] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[13] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[30] \
 $auto$simplemap.cc:117:simplemap_reduce$22499[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[47] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[64] \
 $auto$simplemap.cc:117:simplemap_reduce$22499[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22499[0] $auto$simplemap.cc:117:simplemap_reduce$22499[1] \
 $auto$hard_block.cc:122:cell_hard_block$3269.Y_B[13] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[12] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[29] \
 $auto$simplemap.cc:117:simplemap_reduce$22504[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[46] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[63] \
 $auto$simplemap.cc:117:simplemap_reduce$22504[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22504[0] $auto$simplemap.cc:117:simplemap_reduce$22504[1] \
 $auto$hard_block.cc:122:cell_hard_block$3269.Y_B[12] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[11] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[28] \
 $auto$simplemap.cc:117:simplemap_reduce$22509[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[45] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[62] \
 $auto$simplemap.cc:117:simplemap_reduce$22509[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22509[0] $auto$simplemap.cc:117:simplemap_reduce$22509[1] \
 $auto$hard_block.cc:122:cell_hard_block$3269.Y_B[11] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[10] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[27] \
 $auto$simplemap.cc:117:simplemap_reduce$22514[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[44] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[61] \
 $auto$simplemap.cc:117:simplemap_reduce$22514[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22514[0] $auto$simplemap.cc:117:simplemap_reduce$22514[1] \
 $auto$hard_block.cc:122:cell_hard_block$3269.Y_B[10] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[9] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[26] \
 $auto$simplemap.cc:117:simplemap_reduce$22519[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[43] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[60] \
 $auto$simplemap.cc:117:simplemap_reduce$22519[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22519[0] $auto$simplemap.cc:117:simplemap_reduce$22519[1] \
 $auto$hard_block.cc:122:cell_hard_block$3269.Y_B[9] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[8] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[25] \
 $auto$simplemap.cc:117:simplemap_reduce$22524[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[42] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[59] \
 $auto$simplemap.cc:117:simplemap_reduce$22524[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22524[0] $auto$simplemap.cc:117:simplemap_reduce$22524[1] \
 $auto$hard_block.cc:122:cell_hard_block$3269.Y_B[8] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[7] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[24] \
 $auto$simplemap.cc:117:simplemap_reduce$22529[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[41] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[58] \
 $auto$simplemap.cc:117:simplemap_reduce$22529[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22529[0] $auto$simplemap.cc:117:simplemap_reduce$22529[1] \
 $auto$hard_block.cc:122:cell_hard_block$3269.Y_B[7] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[6] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[23] \
 $auto$simplemap.cc:117:simplemap_reduce$22534[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[40] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[57] \
 $auto$simplemap.cc:117:simplemap_reduce$22534[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22534[0] $auto$simplemap.cc:117:simplemap_reduce$22534[1] \
 $auto$hard_block.cc:122:cell_hard_block$3269.Y_B[6] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[5] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[22] \
 $auto$simplemap.cc:117:simplemap_reduce$22539[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[39] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[56] \
 $auto$simplemap.cc:117:simplemap_reduce$22539[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22539[0] $auto$simplemap.cc:117:simplemap_reduce$22539[1] \
 $auto$hard_block.cc:122:cell_hard_block$3269.Y_B[5] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[4] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[21] \
 $auto$simplemap.cc:117:simplemap_reduce$22544[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[38] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[55] \
 $auto$simplemap.cc:117:simplemap_reduce$22544[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22544[0] $auto$simplemap.cc:117:simplemap_reduce$22544[1] \
 $auto$hard_block.cc:122:cell_hard_block$3269.Y_B[4] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[3] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[20] \
 $auto$simplemap.cc:117:simplemap_reduce$22549[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[37] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[54] \
 $auto$simplemap.cc:117:simplemap_reduce$22549[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22549[0] $auto$simplemap.cc:117:simplemap_reduce$22549[1] \
 $auto$hard_block.cc:122:cell_hard_block$3269.Y_B[3] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[2] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[19] \
 $auto$simplemap.cc:117:simplemap_reduce$22554[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[36] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[53] \
 $auto$simplemap.cc:117:simplemap_reduce$22554[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22554[0] $auto$simplemap.cc:117:simplemap_reduce$22554[1] \
 $auto$hard_block.cc:122:cell_hard_block$3269.Y_B[2] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[1] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[18] \
 $auto$simplemap.cc:117:simplemap_reduce$22559[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[35] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[52] \
 $auto$simplemap.cc:117:simplemap_reduce$22559[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22559[0] $auto$simplemap.cc:117:simplemap_reduce$22559[1] \
 $auto$hard_block.cc:122:cell_hard_block$3269.Y_B[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[0] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[17] \
 $auto$simplemap.cc:117:simplemap_reduce$22564[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[34] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[51] \
 $auto$simplemap.cc:117:simplemap_reduce$22564[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22564[0] $auto$simplemap.cc:117:simplemap_reduce$22564[1] \
 $auto$hard_block.cc:122:cell_hard_block$3269.Y_B[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.S[0] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[33] \
 $auto$simplemap.cc:117:simplemap_reduce$21806[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.S[1] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$simplemap.cc:117:simplemap_reduce$22654[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21806[0] $auto$simplemap.cc:117:simplemap_reduce$22654[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3269.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$11850_Y 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[63] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[127] \
 $auto$simplemap.cc:117:simplemap_reduce$22659 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22659 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[191] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[63] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[62] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[126] \
 $auto$simplemap.cc:117:simplemap_reduce$22663 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22663 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[190] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[62] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[61] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[125] \
 $auto$simplemap.cc:117:simplemap_reduce$22667 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22667 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[189] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[61] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[60] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[124] \
 $auto$simplemap.cc:117:simplemap_reduce$22671 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22671 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[188] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[60] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[59] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[123] \
 $auto$simplemap.cc:117:simplemap_reduce$22675 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22675 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[187] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[59] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[58] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[122] \
 $auto$simplemap.cc:117:simplemap_reduce$22679 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22679 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[186] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[58] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[57] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[121] \
 $auto$simplemap.cc:117:simplemap_reduce$22683 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22683 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[185] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[57] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[56] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[120] \
 $auto$simplemap.cc:117:simplemap_reduce$22687 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22687 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[184] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[56] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[55] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[119] \
 $auto$simplemap.cc:117:simplemap_reduce$22691 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22691 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[183] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[55] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[54] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[118] \
 $auto$simplemap.cc:117:simplemap_reduce$22695 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22695 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[182] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[54] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[53] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[117] \
 $auto$simplemap.cc:117:simplemap_reduce$22699 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22699 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[181] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[53] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[52] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[116] \
 $auto$simplemap.cc:117:simplemap_reduce$22703 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22703 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[180] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[52] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[51] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[115] \
 $auto$simplemap.cc:117:simplemap_reduce$22707 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22707 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[179] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[51] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[50] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[114] \
 $auto$simplemap.cc:117:simplemap_reduce$22711 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22711 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[178] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[50] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[49] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[113] \
 $auto$simplemap.cc:117:simplemap_reduce$22715 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22715 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[177] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[49] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[48] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[112] \
 $auto$simplemap.cc:117:simplemap_reduce$22719 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22719 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[176] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[48] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[47] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[111] \
 $auto$simplemap.cc:117:simplemap_reduce$22723 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22723 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[175] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[47] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[46] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[110] \
 $auto$simplemap.cc:117:simplemap_reduce$22727 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22727 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[174] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[46] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[45] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[109] \
 $auto$simplemap.cc:117:simplemap_reduce$22731 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22731 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[173] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[45] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[44] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[108] \
 $auto$simplemap.cc:117:simplemap_reduce$22735 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22735 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[172] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[44] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[43] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[107] \
 $auto$simplemap.cc:117:simplemap_reduce$22739 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22739 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[171] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[43] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[42] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[106] \
 $auto$simplemap.cc:117:simplemap_reduce$22743 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22743 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[170] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[42] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[41] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[105] \
 $auto$simplemap.cc:117:simplemap_reduce$22747 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22747 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[169] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[41] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[40] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[104] \
 $auto$simplemap.cc:117:simplemap_reduce$22751 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22751 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[168] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[40] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[39] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[103] \
 $auto$simplemap.cc:117:simplemap_reduce$22755 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22755 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[167] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[39] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[38] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[102] \
 $auto$simplemap.cc:117:simplemap_reduce$22759 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22759 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[166] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[38] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[37] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[101] \
 $auto$simplemap.cc:117:simplemap_reduce$22763 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22763 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[165] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[37] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[36] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[100] \
 $auto$simplemap.cc:117:simplemap_reduce$22767 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22767 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[164] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[36] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[35] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[99] \
 $auto$simplemap.cc:117:simplemap_reduce$22771 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22771 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[163] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[35] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[34] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[98] \
 $auto$simplemap.cc:117:simplemap_reduce$22775 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22775 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[162] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[34] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[33] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[97] \
 $auto$simplemap.cc:117:simplemap_reduce$22779 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22779 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[161] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[33] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[32] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[96] \
 $auto$simplemap.cc:117:simplemap_reduce$22783 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22783 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[160] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[32] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[31] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[95] \
 $auto$simplemap.cc:117:simplemap_reduce$22787 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22787 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[159] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[31] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[30] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[94] \
 $auto$simplemap.cc:117:simplemap_reduce$22791 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22791 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[158] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[30] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[29] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[93] \
 $auto$simplemap.cc:117:simplemap_reduce$22795 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22795 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[157] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[29] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[28] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[92] \
 $auto$simplemap.cc:117:simplemap_reduce$22799 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22799 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[156] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[28] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[27] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[91] \
 $auto$simplemap.cc:117:simplemap_reduce$22803 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22803 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[155] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[27] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[26] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[90] \
 $auto$simplemap.cc:117:simplemap_reduce$22807 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22807 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[154] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[26] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[25] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[89] \
 $auto$simplemap.cc:117:simplemap_reduce$22811 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22811 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[153] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[25] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[24] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[88] \
 $auto$simplemap.cc:117:simplemap_reduce$22815 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22815 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[152] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[24] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[23] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[87] \
 $auto$simplemap.cc:117:simplemap_reduce$22819 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22819 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[151] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[23] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[22] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[86] \
 $auto$simplemap.cc:117:simplemap_reduce$22823 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22823 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[150] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[22] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[21] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[85] \
 $auto$simplemap.cc:117:simplemap_reduce$22827 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22827 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[149] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[21] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[20] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[84] \
 $auto$simplemap.cc:117:simplemap_reduce$22831 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22831 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[148] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[20] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[19] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[83] \
 $auto$simplemap.cc:117:simplemap_reduce$22835 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22835 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[147] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[19] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[18] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[82] \
 $auto$simplemap.cc:117:simplemap_reduce$22839 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22839 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[146] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[18] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[17] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[81] \
 $auto$simplemap.cc:117:simplemap_reduce$22843 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22843 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[145] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[17] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[16] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[80] \
 $auto$simplemap.cc:117:simplemap_reduce$22847 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22847 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[144] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[16] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[15] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[79] \
 $auto$simplemap.cc:117:simplemap_reduce$22851 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22851 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[143] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[15] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[14] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[78] \
 $auto$simplemap.cc:117:simplemap_reduce$22855 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22855 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[142] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[14] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[13] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[77] \
 $auto$simplemap.cc:117:simplemap_reduce$22859 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22859 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[141] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[13] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[12] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[76] \
 $auto$simplemap.cc:117:simplemap_reduce$22863 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22863 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[140] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[12] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[11] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[75] \
 $auto$simplemap.cc:117:simplemap_reduce$22867 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22867 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[139] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[11] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[10] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[74] \
 $auto$simplemap.cc:117:simplemap_reduce$22871 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22871 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[138] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[10] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[9] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[73] \
 $auto$simplemap.cc:117:simplemap_reduce$22875 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22875 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[137] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[9] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[8] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[72] \
 $auto$simplemap.cc:117:simplemap_reduce$22879 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22879 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[136] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[8] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[7] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[71] \
 $auto$simplemap.cc:117:simplemap_reduce$22883 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22883 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[135] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[7] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[6] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[70] \
 $auto$simplemap.cc:117:simplemap_reduce$22887 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22887 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[134] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[6] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[5] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[69] \
 $auto$simplemap.cc:117:simplemap_reduce$22891 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22891 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[133] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[5] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[4] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[68] \
 $auto$simplemap.cc:117:simplemap_reduce$22895 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22895 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[132] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[4] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[3] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[67] \
 $auto$simplemap.cc:117:simplemap_reduce$22899 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22899 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[131] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[3] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[2] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[66] \
 $auto$simplemap.cc:117:simplemap_reduce$22903 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22903 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[130] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[2] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[1] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[65] \
 $auto$simplemap.cc:117:simplemap_reduce$22907 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22907 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[129] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[0] $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[64] \
 $auto$simplemap.cc:117:simplemap_reduce$22911 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22911 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[128] \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.S[0] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$simplemap.cc:117:simplemap_reduce$11154 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11154 $auto$hard_block.cc:122:cell_hard_block$3192.S[2] $reduce_or~86^Y~0 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.X[1] \
 $auto$simplemap.cc:117:simplemap_reduce$23176[0] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.X[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.X[3] \
 $auto$simplemap.cc:117:simplemap_reduce$23176[1] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23176[0] $auto$simplemap.cc:117:simplemap_reduce$23176[1] \
 $auto$simplemap.cc:117:simplemap_reduce$23182[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23176[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.X[10] \
 $auto$simplemap.cc:117:simplemap_reduce$23182[2] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23182[0] $auto$simplemap.cc:117:simplemap_reduce$23182[1] \
 $auto$simplemap.cc:117:simplemap_reduce$23186 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23186 $auto$simplemap.cc:117:simplemap_reduce$23182[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$rtlil.cc:2402:ReduceAnd$7701 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.X[1] \
 $auto$simplemap.cc:117:simplemap_reduce$23193[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23193[0] $auto$simplemap.cc:117:simplemap_reduce$23193[1] \
 $auto$simplemap.cc:117:simplemap_reduce$23199[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23193[2] $auto$simplemap.cc:117:simplemap_reduce$23193[3] \
 $auto$simplemap.cc:117:simplemap_reduce$23199[1] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23193[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.X[10] \
 $auto$simplemap.cc:117:simplemap_reduce$23199[2] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23199[0] $auto$simplemap.cc:117:simplemap_reduce$23199[1] \
 $auto$simplemap.cc:117:simplemap_reduce$23203 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23203 $auto$simplemap.cc:117:simplemap_reduce$23199[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$rtlil.cc:2402:ReduceAnd$7701 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.X[1] \
 $auto$simplemap.cc:117:simplemap_reduce$23210[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23210[0] $auto$simplemap.cc:117:simplemap_reduce$23210[1] \
 $auto$simplemap.cc:117:simplemap_reduce$23216[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23210[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.X[10] \
 $auto$simplemap.cc:117:simplemap_reduce$23216[2] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23216[0] $auto$simplemap.cc:117:simplemap_reduce$23216[1] \
 $auto$simplemap.cc:117:simplemap_reduce$23220 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23220 $auto$simplemap.cc:117:simplemap_reduce$23216[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$rtlil.cc:2402:ReduceAnd$7701 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.X[1] \
 $auto$simplemap.cc:117:simplemap_reduce$23227[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23227[0] $auto$simplemap.cc:117:simplemap_reduce$23227[1] \
 $auto$simplemap.cc:117:simplemap_reduce$23233[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23227[2] $auto$simplemap.cc:117:simplemap_reduce$23227[3] \
 $auto$simplemap.cc:117:simplemap_reduce$23233[1] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23227[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.X[10] \
 $auto$simplemap.cc:117:simplemap_reduce$23233[2] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23233[0] $auto$simplemap.cc:117:simplemap_reduce$23233[1] \
 $auto$simplemap.cc:117:simplemap_reduce$23237 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23237 $auto$simplemap.cc:117:simplemap_reduce$23233[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$rtlil.cc:2402:ReduceAnd$7701 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.X[1] \
 $auto$simplemap.cc:117:simplemap_reduce$23244[0] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.X[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.X[7] \
 $auto$simplemap.cc:117:simplemap_reduce$23244[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.X[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.X[9] \
 $auto$simplemap.cc:117:simplemap_reduce$23244[4] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23244[0] $auto$simplemap.cc:117:simplemap_reduce$23244[1] \
 $auto$simplemap.cc:117:simplemap_reduce$23250[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23244[2] $auto$simplemap.cc:117:simplemap_reduce$23244[3] \
 $auto$simplemap.cc:117:simplemap_reduce$23250[1] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23244[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.X[10] \
 $auto$simplemap.cc:117:simplemap_reduce$23250[2] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23250[0] $auto$simplemap.cc:117:simplemap_reduce$23250[1] \
 $auto$simplemap.cc:117:simplemap_reduce$23254 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23254 $auto$simplemap.cc:117:simplemap_reduce$23250[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$rtlil.cc:2402:ReduceAnd$7701 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.X[1] \
 $auto$simplemap.cc:117:simplemap_reduce$23261[0] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.X[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.X[3] \
 $auto$simplemap.cc:117:simplemap_reduce$23261[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.X[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.X[7] \
 $auto$simplemap.cc:117:simplemap_reduce$23261[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.X[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.X[9] \
 $auto$simplemap.cc:117:simplemap_reduce$23261[4] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23261[0] $auto$simplemap.cc:117:simplemap_reduce$23261[1] \
 $auto$simplemap.cc:117:simplemap_reduce$23267[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23261[2] $auto$simplemap.cc:117:simplemap_reduce$23261[3] \
 $auto$simplemap.cc:117:simplemap_reduce$23267[1] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23261[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.X[10] \
 $auto$simplemap.cc:117:simplemap_reduce$23267[2] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23267[0] $auto$simplemap.cc:117:simplemap_reduce$23267[1] \
 $auto$simplemap.cc:117:simplemap_reduce$23271 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23271 $auto$simplemap.cc:117:simplemap_reduce$23267[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$rtlil.cc:2402:ReduceAnd$7701 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.X[1] \
 $auto$simplemap.cc:117:simplemap_reduce$23278[0] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.X[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.X[3] \
 $auto$simplemap.cc:117:simplemap_reduce$23278[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.X[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.X[5] \
 $auto$simplemap.cc:117:simplemap_reduce$23278[2] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23278[0] $auto$simplemap.cc:117:simplemap_reduce$23278[1] \
 $auto$simplemap.cc:117:simplemap_reduce$23284[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23278[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.X[10] \
 $auto$simplemap.cc:117:simplemap_reduce$23284[2] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23284[0] $auto$simplemap.cc:117:simplemap_reduce$23284[1] \
 $auto$simplemap.cc:117:simplemap_reduce$23288 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23288 $auto$simplemap.cc:117:simplemap_reduce$23284[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$rtlil.cc:2402:ReduceAnd$7701 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23299[0] $auto$simplemap.cc:117:simplemap_reduce$23299[1] \
 $auto$simplemap.cc:117:simplemap_reduce$23302 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23302 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$rtlil.cc:2402:ReduceAnd$17469 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$rtlil.cc:2399:Not$17467 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$rtlil.cc:2402:ReduceAnd$17469 $ge~1778^Y~0 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$12105[0] $auto$simplemap.cc:117:simplemap_reduce$11895[1] \
 $auto$simplemap.cc:246:simplemap_eqne$7949 
1- 1 
-1 1 

.names $eq~1811^Y~0 $eq~1812^Y~0 $reduce_bool~67^Y~0 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$12149[0] $auto$simplemap.cc:117:simplemap_reduce$12105[1] \
 $auto$simplemap.cc:246:simplemap_eqne$8062 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.A[0] $auto$rtlil.cc:2598:NotGate$26694 $ne~80^Y~0 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11130 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[2] \
 $auto$rtlil.cc:2598:NotGate$26744 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11977[0] $auto$simplemap.cc:117:simplemap_reduce$12105[1] \
 $auto$simplemap.cc:158:logic_reduce$11884 
1- 1 
-1 1 

.names $dff~1727^Q~1 lNOT~324 
0 1 

.names $dff~1727^Q~2 lNOT~325 
0 1 

.names $dff~1727^Q~3 lNOT~326 
0 1 

.names $dff~1727^Q~4 lNOT~327 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$10136 $eq~1323^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$10909 $eq~1322^Y~0 
0 1 

.names $auto$rtlil.cc:2598:NotGate$26742 $auto$hard_block.cc:122:cell_hard_block$3192.S[1] 
0 1 

.names $auto$rtlil.cc:2598:NotGate$26744 $auto$hard_block.cc:122:cell_hard_block$3192.S[2] 
0 1 

.names $auto$rtlil.cc:2598:NotGate$26746 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[33] 
0 1 

.names $auto$rtlil.cc:2598:NotGate$26748 $auto$hard_block.cc:122:cell_hard_block$3303.S[2] 
0 1 

.names $auto$rtlil.cc:2598:NotGate$26750 $auto$hard_block.cc:122:cell_hard_block$3303.S[4] 
0 1 

.names $auto$rtlil.cc:2598:NotGate$26752 $auto$hard_block.cc:122:cell_hard_block$3303.S[5] 
0 1 

.names $auto$rtlil.cc:2598:NotGate$26694 $auto$hard_block.cc:122:cell_hard_block$3303.S[6] 
0 1 

.names $auto$rtlil.cc:2598:NotGate$26754 $auto$hard_block.cc:122:cell_hard_block$3192.S[0] 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$11671 $eq~88^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$11809 $eq~1841^Y~0 
0 1 

.names $auto$simplemap.cc:158:logic_reduce$11884 $logic_not~1832^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$11893 $eq~1840^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$11975 $eq~1831^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$12103 $eq~1822^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$12147 $eq~1826^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$12200 $eq~1817^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$12215 $eq~1821^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$12329 $eq~1812^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$12344 $eq~1816^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$12444 $eq~1807^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$12459 $eq~1811^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$12508 $eq~1804^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$12523 $eq~1806^Y~0 
0 1 

.names $dff~1726^Q~1 lNOT~270 
0 1 

.names $dff~1726^Q~2 lNOT~271 
0 1 

.names $dff~1726^Q~3 lNOT~272 
0 1 

.names $dff~1726^Q~4 lNOT~273 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$14110 $eq~1325^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$15606 $eq~1326^Y~0 
0 1 

.names $dff~1721^Q~0 lNOT~341 
0 1 

.names $dff~1721^Q~1 lNOT~342 
0 1 

.names $dff~1721^Q~2 lNOT~343 
0 1 

.names $dff~1721^Q~3 lNOT~344 
0 1 

.names $dff~1721^Q~4 lNOT~345 
0 1 

.names $dff~1722^Q~0 lNOT~314 
0 1 

.names $dff~1722^Q~1 lNOT~315 
0 1 

.names $dff~1722^Q~2 lNOT~316 
0 1 

.names $dff~1722^Q~3 lNOT~317 
0 1 

.names $dff~1722^Q~4 lNOT~318 
0 1 

.names $dff~1723^Q~0 lNOT~305 
0 1 

.names $dff~1723^Q~1 lNOT~306 
0 1 

.names $dff~1723^Q~2 lNOT~307 
0 1 

.names $dff~1723^Q~3 lNOT~308 
0 1 

.names $dff~1723^Q~4 lNOT~309 
0 1 

.names $dff~1724^Q~0 lNOT~296 
0 1 

.names $dff~1724^Q~1 lNOT~297 
0 1 

.names $dff~1724^Q~2 lNOT~298 
0 1 

.names $dff~1724^Q~3 lNOT~299 
0 1 

.names $dff~1724^Q~4 lNOT~300 
0 1 

.names $dff~1725^Q~0 lNOT~287 
0 1 

.names $dff~1725^Q~1 lNOT~288 
0 1 

.names $dff~1725^Q~2 lNOT~289 
0 1 

.names $dff~1725^Q~3 lNOT~290 
0 1 

.names $dff~1725^Q~4 lNOT~291 
0 1 

.names $dff~1710^Q~0 lNOT~278 
0 1 

.names $dff~1710^Q~1 lNOT~279 
0 1 

.names $dff~1710^Q~2 lNOT~280 
0 1 

.names $dff~1710^Q~3 lNOT~281 
0 1 

.names $dff~1710^Q~4 lNOT~282 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$19999 $eq~1309^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$20479 $eq~1324^Y~0 
0 1 

.names $dff~1720^Q~4 lNOT~354 
0 1 

.names $dff~1720^Q~1 lNOT~351 
0 1 

.names $dff~1720^Q~2 lNOT~352 
0 1 

.names $dff~1720^Q~3 lNOT~353 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$7949 $eq~1803^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$8062 $eq~1827^Y~0 
0 1 

.names $dff~1727^Q~0 lNOT~323 
0 1 

.names $dff~1726^Q~0 lNOT~269 
0 1 

.names $dff~1720^Q~0 lNOT~350 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.B[0] $not~326^Y~0 $mux~327^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.B[1] $not~326^Y~0 $mux~327^Y~1 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.B[2] $not~326^Y~0 $mux~327^Y~2 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.B[3] $not~326^Y~0 $mux~327^Y~3 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.B[4] $not~326^Y~0 $mux~327^Y~4 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.B[5] $not~326^Y~0 $mux~327^Y~5 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.B[6] $not~326^Y~0 $mux~327^Y~6 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.B[7] $not~326^Y~0 $mux~327^Y~7 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.B[8] $not~326^Y~0 $mux~327^Y~8 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.B[9] $not~326^Y~0 $mux~327^Y~9 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.B[10] $not~326^Y~0 $mux~327^Y~10 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.B[0] $not~338^Y~0 $mux~339^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.B[1] $not~338^Y~0 $mux~339^Y~1 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.B[2] $not~338^Y~0 $mux~339^Y~2 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.B[3] $not~338^Y~0 $mux~339^Y~3 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.B[4] $not~338^Y~0 $mux~339^Y~4 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.B[5] $not~338^Y~0 $mux~339^Y~5 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.B[6] $not~338^Y~0 $mux~339^Y~6 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.B[7] $not~338^Y~0 $mux~339^Y~7 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.B[8] $not~338^Y~0 $mux~339^Y~8 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.B[9] $not~338^Y~0 $mux~339^Y~9 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.B[10] $not~338^Y~0 $mux~339^Y~10 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.B[0] $mux~320^Y~1 $mux~321^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.B[1] $mux~320^Y~1 $mux~321^Y~1 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.B[2] $mux~320^Y~1 $mux~321^Y~2 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.B[3] $mux~320^Y~1 $mux~321^Y~3 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.B[4] $mux~320^Y~1 $mux~321^Y~4 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.B[5] $mux~320^Y~1 $mux~321^Y~5 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.B[6] $mux~320^Y~1 $mux~321^Y~6 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.B[7] $mux~320^Y~1 $mux~321^Y~7 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.B[8] $mux~320^Y~1 $mux~321^Y~8 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.B[9] $mux~320^Y~1 $mux~321^Y~9 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.B[10] $mux~320^Y~1 $mux~321^Y~10 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.B[0] \
 $auto$rtlil.cc:2607:MuxGate$27148 $mux~313^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.B[1] \
 $auto$rtlil.cc:2607:MuxGate$27148 $mux~313^Y~1 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.B[2] \
 $auto$rtlil.cc:2607:MuxGate$27148 $mux~313^Y~2 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.B[3] \
 $auto$rtlil.cc:2607:MuxGate$27148 $mux~313^Y~3 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.B[4] \
 $auto$rtlil.cc:2607:MuxGate$27148 $mux~313^Y~4 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.B[5] \
 $auto$rtlil.cc:2607:MuxGate$27148 $mux~313^Y~5 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.B[6] \
 $auto$rtlil.cc:2607:MuxGate$27148 $mux~313^Y~6 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.B[7] \
 $auto$rtlil.cc:2607:MuxGate$27148 $mux~313^Y~7 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.B[8] \
 $auto$rtlil.cc:2607:MuxGate$27148 $mux~313^Y~8 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.B[9] \
 $auto$rtlil.cc:2607:MuxGate$27148 $mux~313^Y~9 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.B[10] \
 $auto$rtlil.cc:2607:MuxGate$27148 $mux~313^Y~10 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.B[0] \
 $auto$rtlil.cc:2607:MuxGate$27150 $mux~308^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.B[1] \
 $auto$rtlil.cc:2607:MuxGate$27150 $mux~308^Y~1 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.B[2] \
 $auto$rtlil.cc:2607:MuxGate$27150 $mux~308^Y~2 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.B[3] \
 $auto$rtlil.cc:2607:MuxGate$27150 $mux~308^Y~3 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.B[4] \
 $auto$rtlil.cc:2607:MuxGate$27150 $mux~308^Y~4 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.B[5] \
 $auto$rtlil.cc:2607:MuxGate$27150 $mux~308^Y~5 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.B[6] \
 $auto$rtlil.cc:2607:MuxGate$27150 $mux~308^Y~6 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.B[7] \
 $auto$rtlil.cc:2607:MuxGate$27150 $mux~308^Y~7 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.B[8] \
 $auto$rtlil.cc:2607:MuxGate$27150 $mux~308^Y~8 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.B[9] \
 $auto$rtlil.cc:2607:MuxGate$27150 $mux~308^Y~9 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.B[10] \
 $auto$rtlil.cc:2607:MuxGate$27150 $mux~308^Y~10 
1-0 1 
-11 1 

.names $dff~305^Q~0 $dff~241^Q~0 $auto$rtlil.cc:2607:MuxGate$38118 $mux~322^Y~0 
1-0 1 
-11 1 

.names $dff~244^Q~0 $dff~245^Q~0 $mux~318^Y~1 $mux~318^Y~0 
1-0 1 
-11 1 

.names $dff~248^Q~0 $dff~249^Q~0 $mux~314^Y~1 $mux~314^Y~0 
1-0 1 
-11 1 

.names $dff~242^Q~0 $dff~243^Q~0 $mux~320^Y~1 $mux~320^Y~0 
1-0 1 
-11 1 

.names $dff~246^Q~0 $dff~247^Q~0 $mux~316^Y~1 $mux~316^Y~0 
1-0 1 
-11 1 

.names $dff~240^Q~0 $dff~251^Q~0 $auto$rtlil.cc:2607:MuxGate$27148 $mux~312^Y~0 
1-0 1 
-11 1 

.names $sdff~239^Q~0 $dff~251^Q~1 $auto$rtlil.cc:2607:MuxGate$27148 $mux~312^Y~1 
1-0 1 
-11 1 

.names $dff~252^Q~0 $dff~253^Q~0 $mux~310^Y~2 $mux~310^Y~0 
1-0 1 
-11 1 

.names $dff~252^Q~1 $dff~253^Q~1 $mux~310^Y~2 $mux~310^Y~1 
1-0 1 
-11 1 

.names $dff~254^Q~0 $dff~258^Q~0 $auto$rtlil.cc:2607:MuxGate$27150 $mux~307^Y~0 
1-0 1 
-11 1 

.names $dff~254^Q~1 $dff~258^Q~1 $auto$rtlil.cc:2607:MuxGate$27150 $mux~307^Y~1 
1-0 1 
-11 1 

.names $sdff~250^Q~0 $dff~258^Q~2 $auto$rtlil.cc:2607:MuxGate$27150 $mux~307^Y~2 
1-0 1 
-11 1 

.names $dff~259^Q~0 $dff~260^Q~0 $mux~306^Y~4 $mux~306^Y~0 
1-0 1 
-11 1 

.names $dff~259^Q~1 $dff~260^Q~1 $mux~306^Y~4 $mux~306^Y~1 
1-0 1 
-11 1 

.names $dff~259^Q~2 $dff~260^Q~2 $mux~306^Y~4 $mux~306^Y~2 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[8] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[10] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[9] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[11] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[10] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[12] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[11] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[13] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[12] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[14] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[13] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[15] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[14] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[16] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[15] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[17] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[16] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[19] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[17] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[20] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[18] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[21] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[19] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[22] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[20] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[23] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[21] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[24] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[22] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[25] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[23] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[26] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[24] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[28] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[25] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[29] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[26] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[30] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[27] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[31] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[28] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[32] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[29] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[33] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[30] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[34] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[31] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[35] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[32] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[37] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[33] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[38] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[34] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[39] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[35] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[40] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[36] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[41] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[37] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[42] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[38] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[43] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[39] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[44] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.A[0] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.A[1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.A[1] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.A[2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.A[2] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.A[3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.A[3] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.A[4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.A[4] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.A[5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.A[5] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.A[6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.A[6] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.A[7] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.A[7] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.A[8] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[48] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[55] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[49] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[56] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[50] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[57] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[51] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[58] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[52] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[59] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[53] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[60] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[54] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[61] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[55] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[62] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[40] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[46] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[41] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[47] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[42] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[48] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[43] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[49] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[44] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[50] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[45] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[51] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[46] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[52] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[47] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[53] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[0] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[1] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[2] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[3] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[4] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[5] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[6] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[7] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[7] vcc $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B[8] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[40] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[40] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[41] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[41] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[42] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[42] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[43] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[43] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[44] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[44] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[45] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[45] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[46] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[46] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[47] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[47] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.A[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.A[1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.A[2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.A[3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.A[4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.A[5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.A[6] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.A[6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.A[7] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.A[7] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[48] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[48] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[49] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[49] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[50] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[50] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[51] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[51] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[52] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[52] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[53] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[53] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[54] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[54] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[55] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[55] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[32] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[32] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[33] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[33] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[34] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[34] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[35] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[35] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[36] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[36] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[37] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[37] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[38] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[38] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[39] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[39] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[24] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[24] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[25] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[25] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[26] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[26] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[27] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[27] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[28] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[28] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[29] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[29] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[30] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[30] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[31] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[31] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[8] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[8] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[9] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[9] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[10] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[10] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[11] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[11] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[12] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[12] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[13] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[13] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[14] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[14] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[15] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[15] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[16] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[16] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[17] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[17] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[18] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[18] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[19] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[19] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[20] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[20] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[21] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[21] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[22] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[22] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[23] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[23] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[0] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[1] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[2] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[3] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[4] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[5] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[6] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[7] gnd $auto$hard_block.cc:122:cell_hard_block$3313.A[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B[7] 
1-0 1 
-11 1 

.names $dff~44^Q~0 $dff~1791^Q~3 $auto$simplemap.cc:246:simplemap_eqne$11893 $mux~1843^Y~3 
1-0 1 
-11 1 

.names $dff~44^Q~1 $dff~1791^Q~4 $auto$simplemap.cc:246:simplemap_eqne$11893 $mux~1843^Y~4 
1-0 1 
-11 1 

.names $dff~44^Q~2 $dff~1791^Q~5 $auto$simplemap.cc:246:simplemap_eqne$11893 $mux~1843^Y~5 
1-0 1 
-11 1 

.names $dff~44^Q~3 $dff~1791^Q~6 $auto$simplemap.cc:246:simplemap_eqne$11893 $mux~1843^Y~6 
1-0 1 
-11 1 

.names $dff~44^Q~4 $dff~1791^Q~7 $auto$simplemap.cc:246:simplemap_eqne$11893 $mux~1843^Y~7 
1-0 1 
-11 1 

.names $dff~1790^Q~0 $dff~1789^Q~0 $auto$simplemap.cc:246:simplemap_eqne$11893 $mux~1845^Y~0 
1-0 1 
-11 1 

.names $dff~1790^Q~1 $dff~1789^Q~1 $auto$simplemap.cc:246:simplemap_eqne$11893 $mux~1845^Y~1 
1-0 1 
-11 1 

.names $dff~1790^Q~2 $dff~1789^Q~2 $auto$simplemap.cc:246:simplemap_eqne$11893 $mux~1845^Y~2 
1-0 1 
-11 1 

.names $dff~1790^Q~3 $dff~1789^Q~3 $auto$simplemap.cc:246:simplemap_eqne$11893 $mux~1845^Y~3 
1-0 1 
-11 1 

.names $dff~1790^Q~4 $dff~1789^Q~4 $auto$simplemap.cc:246:simplemap_eqne$11893 $mux~1845^Y~4 
1-0 1 
-11 1 

.names $dff~1790^Q~5 $dff~1789^Q~5 $auto$simplemap.cc:246:simplemap_eqne$11893 $mux~1845^Y~5 
1-0 1 
-11 1 

.names $dff~1790^Q~6 $dff~1789^Q~6 $auto$simplemap.cc:246:simplemap_eqne$11893 $mux~1845^Y~6 
1-0 1 
-11 1 

.names $dff~1790^Q~7 $dff~1789^Q~6 $auto$simplemap.cc:246:simplemap_eqne$11893 $mux~1845^Y~7 
1-0 1 
-11 1 

.names $dff~1788^Q~0 $dff~1787^Q~0 $auto$simplemap.cc:246:simplemap_eqne$11893 $mux~1851^Y~0 
1-0 1 
-11 1 

.names $dff~1788^Q~1 $dff~1787^Q~1 $auto$simplemap.cc:246:simplemap_eqne$11893 $mux~1851^Y~1 
1-0 1 
-11 1 

.names $dff~1788^Q~2 $dff~1787^Q~2 $auto$simplemap.cc:246:simplemap_eqne$11893 $mux~1851^Y~2 
1-0 1 
-11 1 

.names $dff~1788^Q~3 $dff~1787^Q~3 $auto$simplemap.cc:246:simplemap_eqne$11893 $mux~1851^Y~3 
1-0 1 
-11 1 

.names $dff~1788^Q~4 $dff~1787^Q~4 $auto$simplemap.cc:246:simplemap_eqne$11893 $mux~1851^Y~4 
1-0 1 
-11 1 

.names $dff~1788^Q~5 $dff~1787^Q~5 $auto$simplemap.cc:246:simplemap_eqne$11893 $mux~1851^Y~5 
1-0 1 
-11 1 

.names $dff~1788^Q~6 $dff~1787^Q~6 $auto$simplemap.cc:246:simplemap_eqne$11893 $mux~1851^Y~6 
1-0 1 
-11 1 

.names $dff~1788^Q~6 $dff~1787^Q~7 $auto$simplemap.cc:246:simplemap_eqne$11893 $mux~1851^Y~7 
1-0 1 
-11 1 

.names $dff~1790^Q~0 $dff~1789^Q~0 $auto$simplemap.cc:246:simplemap_eqne$11975 $mux~1833^Y~0 
1-0 1 
-11 1 

.names $dff~1790^Q~1 $dff~1789^Q~1 $auto$simplemap.cc:246:simplemap_eqne$11975 $mux~1833^Y~1 
1-0 1 
-11 1 

.names $dff~1790^Q~2 $dff~1789^Q~2 $auto$simplemap.cc:246:simplemap_eqne$11975 $mux~1833^Y~2 
1-0 1 
-11 1 

.names $dff~1790^Q~3 $dff~1789^Q~3 $auto$simplemap.cc:246:simplemap_eqne$11975 $mux~1833^Y~3 
1-0 1 
-11 1 

.names $dff~1790^Q~4 $dff~1789^Q~4 $auto$simplemap.cc:246:simplemap_eqne$11975 $mux~1833^Y~4 
1-0 1 
-11 1 

.names $dff~1790^Q~5 $dff~1789^Q~5 $auto$simplemap.cc:246:simplemap_eqne$11975 $mux~1833^Y~5 
1-0 1 
-11 1 

.names $dff~1790^Q~6 $dff~1789^Q~6 $auto$simplemap.cc:246:simplemap_eqne$11975 $mux~1833^Y~6 
1-0 1 
-11 1 

.names $dff~1790^Q~7 $dff~1789^Q~6 $auto$simplemap.cc:246:simplemap_eqne$11975 $mux~1833^Y~7 
1-0 1 
-11 1 

.names $dff~44^Q~0 $dff~1791^Q~3 $auto$simplemap.cc:246:simplemap_eqne$11975 $mux~1830^Y~3 
1-0 1 
-11 1 

.names $dff~44^Q~1 $dff~1791^Q~4 $auto$simplemap.cc:246:simplemap_eqne$11975 $mux~1830^Y~4 
1-0 1 
-11 1 

.names $dff~44^Q~2 $dff~1791^Q~5 $auto$simplemap.cc:246:simplemap_eqne$11975 $mux~1830^Y~5 
1-0 1 
-11 1 

.names $dff~44^Q~3 $dff~1791^Q~6 $auto$simplemap.cc:246:simplemap_eqne$11975 $mux~1830^Y~6 
1-0 1 
-11 1 

.names $dff~44^Q~4 $dff~1791^Q~7 $auto$simplemap.cc:246:simplemap_eqne$11975 $mux~1830^Y~7 
1-0 1 
-11 1 

.names $dff~1788^Q~0 $dff~1787^Q~0 $auto$simplemap.cc:246:simplemap_eqne$11975 $mux~1834^Y~0 
1-0 1 
-11 1 

.names $dff~1788^Q~1 $dff~1787^Q~1 $auto$simplemap.cc:246:simplemap_eqne$11975 $mux~1834^Y~1 
1-0 1 
-11 1 

.names $dff~1788^Q~2 $dff~1787^Q~2 $auto$simplemap.cc:246:simplemap_eqne$11975 $mux~1834^Y~2 
1-0 1 
-11 1 

.names $dff~1788^Q~3 $dff~1787^Q~3 $auto$simplemap.cc:246:simplemap_eqne$11975 $mux~1834^Y~3 
1-0 1 
-11 1 

.names $dff~1788^Q~4 $dff~1787^Q~4 $auto$simplemap.cc:246:simplemap_eqne$11975 $mux~1834^Y~4 
1-0 1 
-11 1 

.names $dff~1788^Q~5 $dff~1787^Q~5 $auto$simplemap.cc:246:simplemap_eqne$11975 $mux~1834^Y~5 
1-0 1 
-11 1 

.names $dff~1788^Q~6 $dff~1787^Q~6 $auto$simplemap.cc:246:simplemap_eqne$11975 $mux~1834^Y~6 
1-0 1 
-11 1 

.names $dff~1788^Q~6 $dff~1787^Q~7 $auto$simplemap.cc:246:simplemap_eqne$11975 $mux~1834^Y~7 
1-0 1 
-11 1 

.names $dff~44^Q~0 $dff~1791^Q~3 $auto$simplemap.cc:246:simplemap_eqne$12147 $mux~1825^Y~3 
1-0 1 
-11 1 

.names $dff~44^Q~1 $dff~1791^Q~4 $auto$simplemap.cc:246:simplemap_eqne$12147 $mux~1825^Y~4 
1-0 1 
-11 1 

.names $dff~44^Q~2 $dff~1791^Q~5 $auto$simplemap.cc:246:simplemap_eqne$12147 $mux~1825^Y~5 
1-0 1 
-11 1 

.names $dff~44^Q~3 $dff~1791^Q~6 $auto$simplemap.cc:246:simplemap_eqne$12147 $mux~1825^Y~6 
1-0 1 
-11 1 

.names $dff~44^Q~4 $dff~1791^Q~7 $auto$simplemap.cc:246:simplemap_eqne$12147 $mux~1825^Y~7 
1-0 1 
-11 1 

.names $dff~1790^Q~0 $dff~1789^Q~0 $auto$simplemap.cc:246:simplemap_eqne$12147 $mux~1828^Y~0 
1-0 1 
-11 1 

.names $dff~1790^Q~1 $dff~1789^Q~1 $auto$simplemap.cc:246:simplemap_eqne$12147 $mux~1828^Y~1 
1-0 1 
-11 1 

.names $dff~1790^Q~2 $dff~1789^Q~2 $auto$simplemap.cc:246:simplemap_eqne$12147 $mux~1828^Y~2 
1-0 1 
-11 1 

.names $dff~1790^Q~3 $dff~1789^Q~3 $auto$simplemap.cc:246:simplemap_eqne$12147 $mux~1828^Y~3 
1-0 1 
-11 1 

.names $dff~1790^Q~4 $dff~1789^Q~4 $auto$simplemap.cc:246:simplemap_eqne$12147 $mux~1828^Y~4 
1-0 1 
-11 1 

.names $dff~1790^Q~5 $dff~1789^Q~5 $auto$simplemap.cc:246:simplemap_eqne$12147 $mux~1828^Y~5 
1-0 1 
-11 1 

.names $dff~1790^Q~6 $dff~1789^Q~6 $auto$simplemap.cc:246:simplemap_eqne$12147 $mux~1828^Y~6 
1-0 1 
-11 1 

.names $dff~1790^Q~7 $dff~1789^Q~6 $auto$simplemap.cc:246:simplemap_eqne$12147 $mux~1828^Y~7 
1-0 1 
-11 1 

.names $dff~1788^Q~0 $dff~1787^Q~0 $auto$simplemap.cc:246:simplemap_eqne$12147 $mux~1829^Y~0 
1-0 1 
-11 1 

.names $dff~1788^Q~1 $dff~1787^Q~1 $auto$simplemap.cc:246:simplemap_eqne$12147 $mux~1829^Y~1 
1-0 1 
-11 1 

.names $dff~1788^Q~2 $dff~1787^Q~2 $auto$simplemap.cc:246:simplemap_eqne$12147 $mux~1829^Y~2 
1-0 1 
-11 1 

.names $dff~1788^Q~3 $dff~1787^Q~3 $auto$simplemap.cc:246:simplemap_eqne$12147 $mux~1829^Y~3 
1-0 1 
-11 1 

.names $dff~1788^Q~4 $dff~1787^Q~4 $auto$simplemap.cc:246:simplemap_eqne$12147 $mux~1829^Y~4 
1-0 1 
-11 1 

.names $dff~1788^Q~5 $dff~1787^Q~5 $auto$simplemap.cc:246:simplemap_eqne$12147 $mux~1829^Y~5 
1-0 1 
-11 1 

.names $dff~1788^Q~6 $dff~1787^Q~6 $auto$simplemap.cc:246:simplemap_eqne$12147 $mux~1829^Y~6 
1-0 1 
-11 1 

.names $dff~1788^Q~6 $dff~1787^Q~7 $auto$simplemap.cc:246:simplemap_eqne$12147 $mux~1829^Y~7 
1-0 1 
-11 1 

.names $dff~44^Q~0 $dff~1791^Q~3 $auto$simplemap.cc:246:simplemap_eqne$12215 $mux~1820^Y~3 
1-0 1 
-11 1 

.names $dff~44^Q~1 $dff~1791^Q~4 $auto$simplemap.cc:246:simplemap_eqne$12215 $mux~1820^Y~4 
1-0 1 
-11 1 

.names $dff~44^Q~2 $dff~1791^Q~5 $auto$simplemap.cc:246:simplemap_eqne$12215 $mux~1820^Y~5 
1-0 1 
-11 1 

.names $dff~44^Q~3 $dff~1791^Q~6 $auto$simplemap.cc:246:simplemap_eqne$12215 $mux~1820^Y~6 
1-0 1 
-11 1 

.names $dff~44^Q~4 $dff~1791^Q~7 $auto$simplemap.cc:246:simplemap_eqne$12215 $mux~1820^Y~7 
1-0 1 
-11 1 

.names $dff~1788^Q~0 $dff~1787^Q~0 $auto$simplemap.cc:246:simplemap_eqne$12215 $mux~1824^Y~0 
1-0 1 
-11 1 

.names $dff~1788^Q~1 $dff~1787^Q~1 $auto$simplemap.cc:246:simplemap_eqne$12215 $mux~1824^Y~1 
1-0 1 
-11 1 

.names $dff~1788^Q~2 $dff~1787^Q~2 $auto$simplemap.cc:246:simplemap_eqne$12215 $mux~1824^Y~2 
1-0 1 
-11 1 

.names $dff~1788^Q~3 $dff~1787^Q~3 $auto$simplemap.cc:246:simplemap_eqne$12215 $mux~1824^Y~3 
1-0 1 
-11 1 

.names $dff~1788^Q~4 $dff~1787^Q~4 $auto$simplemap.cc:246:simplemap_eqne$12215 $mux~1824^Y~4 
1-0 1 
-11 1 

.names $dff~1788^Q~5 $dff~1787^Q~5 $auto$simplemap.cc:246:simplemap_eqne$12215 $mux~1824^Y~5 
1-0 1 
-11 1 

.names $dff~1788^Q~6 $dff~1787^Q~6 $auto$simplemap.cc:246:simplemap_eqne$12215 $mux~1824^Y~6 
1-0 1 
-11 1 

.names $dff~1788^Q~6 $dff~1787^Q~7 $auto$simplemap.cc:246:simplemap_eqne$12215 $mux~1824^Y~7 
1-0 1 
-11 1 

.names $dff~1790^Q~0 $dff~1789^Q~0 $auto$simplemap.cc:246:simplemap_eqne$12215 $mux~1823^Y~0 
1-0 1 
-11 1 

.names $dff~1790^Q~1 $dff~1789^Q~1 $auto$simplemap.cc:246:simplemap_eqne$12215 $mux~1823^Y~1 
1-0 1 
-11 1 

.names $dff~1790^Q~2 $dff~1789^Q~2 $auto$simplemap.cc:246:simplemap_eqne$12215 $mux~1823^Y~2 
1-0 1 
-11 1 

.names $dff~1790^Q~3 $dff~1789^Q~3 $auto$simplemap.cc:246:simplemap_eqne$12215 $mux~1823^Y~3 
1-0 1 
-11 1 

.names $dff~1790^Q~4 $dff~1789^Q~4 $auto$simplemap.cc:246:simplemap_eqne$12215 $mux~1823^Y~4 
1-0 1 
-11 1 

.names $dff~1790^Q~5 $dff~1789^Q~5 $auto$simplemap.cc:246:simplemap_eqne$12215 $mux~1823^Y~5 
1-0 1 
-11 1 

.names $dff~1790^Q~6 $dff~1789^Q~6 $auto$simplemap.cc:246:simplemap_eqne$12215 $mux~1823^Y~6 
1-0 1 
-11 1 

.names $dff~1790^Q~7 $dff~1789^Q~6 $auto$simplemap.cc:246:simplemap_eqne$12215 $mux~1823^Y~7 
1-0 1 
-11 1 

.names $dff~1790^Q~0 $dff~1789^Q~0 $auto$simplemap.cc:246:simplemap_eqne$12344 $mux~1818^Y~0 
1-0 1 
-11 1 

.names $dff~1790^Q~1 $dff~1789^Q~1 $auto$simplemap.cc:246:simplemap_eqne$12344 $mux~1818^Y~1 
1-0 1 
-11 1 

.names $dff~1790^Q~2 $dff~1789^Q~2 $auto$simplemap.cc:246:simplemap_eqne$12344 $mux~1818^Y~2 
1-0 1 
-11 1 

.names $dff~1790^Q~3 $dff~1789^Q~3 $auto$simplemap.cc:246:simplemap_eqne$12344 $mux~1818^Y~3 
1-0 1 
-11 1 

.names $dff~1790^Q~4 $dff~1789^Q~4 $auto$simplemap.cc:246:simplemap_eqne$12344 $mux~1818^Y~4 
1-0 1 
-11 1 

.names $dff~1790^Q~5 $dff~1789^Q~5 $auto$simplemap.cc:246:simplemap_eqne$12344 $mux~1818^Y~5 
1-0 1 
-11 1 

.names $dff~1790^Q~6 $dff~1789^Q~6 $auto$simplemap.cc:246:simplemap_eqne$12344 $mux~1818^Y~6 
1-0 1 
-11 1 

.names $dff~1790^Q~7 $dff~1789^Q~6 $auto$simplemap.cc:246:simplemap_eqne$12344 $mux~1818^Y~7 
1-0 1 
-11 1 

.names $dff~1788^Q~0 $dff~1787^Q~0 $auto$simplemap.cc:246:simplemap_eqne$12344 $mux~1819^Y~0 
1-0 1 
-11 1 

.names $dff~1788^Q~1 $dff~1787^Q~1 $auto$simplemap.cc:246:simplemap_eqne$12344 $mux~1819^Y~1 
1-0 1 
-11 1 

.names $dff~1788^Q~2 $dff~1787^Q~2 $auto$simplemap.cc:246:simplemap_eqne$12344 $mux~1819^Y~2 
1-0 1 
-11 1 

.names $dff~1788^Q~3 $dff~1787^Q~3 $auto$simplemap.cc:246:simplemap_eqne$12344 $mux~1819^Y~3 
1-0 1 
-11 1 

.names $dff~1788^Q~4 $dff~1787^Q~4 $auto$simplemap.cc:246:simplemap_eqne$12344 $mux~1819^Y~4 
1-0 1 
-11 1 

.names $dff~1788^Q~5 $dff~1787^Q~5 $auto$simplemap.cc:246:simplemap_eqne$12344 $mux~1819^Y~5 
1-0 1 
-11 1 

.names $dff~1788^Q~6 $dff~1787^Q~6 $auto$simplemap.cc:246:simplemap_eqne$12344 $mux~1819^Y~6 
1-0 1 
-11 1 

.names $dff~1788^Q~6 $dff~1787^Q~7 $auto$simplemap.cc:246:simplemap_eqne$12344 $mux~1819^Y~7 
1-0 1 
-11 1 

.names $dff~44^Q~0 $dff~1791^Q~3 $auto$simplemap.cc:246:simplemap_eqne$12344 $mux~1815^Y~3 
1-0 1 
-11 1 

.names $dff~44^Q~1 $dff~1791^Q~4 $auto$simplemap.cc:246:simplemap_eqne$12344 $mux~1815^Y~4 
1-0 1 
-11 1 

.names $dff~44^Q~2 $dff~1791^Q~5 $auto$simplemap.cc:246:simplemap_eqne$12344 $mux~1815^Y~5 
1-0 1 
-11 1 

.names $dff~44^Q~3 $dff~1791^Q~6 $auto$simplemap.cc:246:simplemap_eqne$12344 $mux~1815^Y~6 
1-0 1 
-11 1 

.names $dff~44^Q~4 $dff~1791^Q~7 $auto$simplemap.cc:246:simplemap_eqne$12344 $mux~1815^Y~7 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.B[0] $mux~314^Y~1 $mux~315^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.B[1] $mux~314^Y~1 $mux~315^Y~1 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.B[2] $mux~314^Y~1 $mux~315^Y~2 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.B[3] $mux~314^Y~1 $mux~315^Y~3 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.B[4] $mux~314^Y~1 $mux~315^Y~4 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.B[5] $mux~314^Y~1 $mux~315^Y~5 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.B[6] $mux~314^Y~1 $mux~315^Y~6 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.B[7] $mux~314^Y~1 $mux~315^Y~7 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.B[8] $mux~314^Y~1 $mux~315^Y~8 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.B[9] $mux~314^Y~1 $mux~315^Y~9 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.B[10] $mux~314^Y~1 $mux~315^Y~10 
1-0 1 
-11 1 

.names $dff~44^Q~0 $dff~1791^Q~3 $auto$simplemap.cc:246:simplemap_eqne$12459 $mux~1810^Y~3 
1-0 1 
-11 1 

.names $dff~44^Q~1 $dff~1791^Q~4 $auto$simplemap.cc:246:simplemap_eqne$12459 $mux~1810^Y~4 
1-0 1 
-11 1 

.names $dff~44^Q~2 $dff~1791^Q~5 $auto$simplemap.cc:246:simplemap_eqne$12459 $mux~1810^Y~5 
1-0 1 
-11 1 

.names $dff~44^Q~3 $dff~1791^Q~6 $auto$simplemap.cc:246:simplemap_eqne$12459 $mux~1810^Y~6 
1-0 1 
-11 1 

.names $dff~44^Q~4 $dff~1791^Q~7 $auto$simplemap.cc:246:simplemap_eqne$12459 $mux~1810^Y~7 
1-0 1 
-11 1 

.names $dff~1790^Q~0 $dff~1789^Q~0 $auto$simplemap.cc:246:simplemap_eqne$12459 $mux~1813^Y~0 
1-0 1 
-11 1 

.names $dff~1790^Q~1 $dff~1789^Q~1 $auto$simplemap.cc:246:simplemap_eqne$12459 $mux~1813^Y~1 
1-0 1 
-11 1 

.names $dff~1790^Q~2 $dff~1789^Q~2 $auto$simplemap.cc:246:simplemap_eqne$12459 $mux~1813^Y~2 
1-0 1 
-11 1 

.names $dff~1790^Q~3 $dff~1789^Q~3 $auto$simplemap.cc:246:simplemap_eqne$12459 $mux~1813^Y~3 
1-0 1 
-11 1 

.names $dff~1790^Q~4 $dff~1789^Q~4 $auto$simplemap.cc:246:simplemap_eqne$12459 $mux~1813^Y~4 
1-0 1 
-11 1 

.names $dff~1790^Q~5 $dff~1789^Q~5 $auto$simplemap.cc:246:simplemap_eqne$12459 $mux~1813^Y~5 
1-0 1 
-11 1 

.names $dff~1790^Q~6 $dff~1789^Q~6 $auto$simplemap.cc:246:simplemap_eqne$12459 $mux~1813^Y~6 
1-0 1 
-11 1 

.names $dff~1790^Q~7 $dff~1789^Q~6 $auto$simplemap.cc:246:simplemap_eqne$12459 $mux~1813^Y~7 
1-0 1 
-11 1 

.names $dff~1788^Q~0 $dff~1787^Q~0 $auto$simplemap.cc:246:simplemap_eqne$12459 $mux~1814^Y~0 
1-0 1 
-11 1 

.names $dff~1788^Q~1 $dff~1787^Q~1 $auto$simplemap.cc:246:simplemap_eqne$12459 $mux~1814^Y~1 
1-0 1 
-11 1 

.names $dff~1788^Q~2 $dff~1787^Q~2 $auto$simplemap.cc:246:simplemap_eqne$12459 $mux~1814^Y~2 
1-0 1 
-11 1 

.names $dff~1788^Q~3 $dff~1787^Q~3 $auto$simplemap.cc:246:simplemap_eqne$12459 $mux~1814^Y~3 
1-0 1 
-11 1 

.names $dff~1788^Q~4 $dff~1787^Q~4 $auto$simplemap.cc:246:simplemap_eqne$12459 $mux~1814^Y~4 
1-0 1 
-11 1 

.names $dff~1788^Q~5 $dff~1787^Q~5 $auto$simplemap.cc:246:simplemap_eqne$12459 $mux~1814^Y~5 
1-0 1 
-11 1 

.names $dff~1788^Q~6 $dff~1787^Q~6 $auto$simplemap.cc:246:simplemap_eqne$12459 $mux~1814^Y~6 
1-0 1 
-11 1 

.names $dff~1788^Q~6 $dff~1787^Q~7 $auto$simplemap.cc:246:simplemap_eqne$12459 $mux~1814^Y~7 
1-0 1 
-11 1 

.names $dff~44^Q~0 $dff~1791^Q~3 $auto$simplemap.cc:246:simplemap_eqne$12523 $mux~1805^Y~3 
1-0 1 
-11 1 

.names $dff~44^Q~1 $dff~1791^Q~4 $auto$simplemap.cc:246:simplemap_eqne$12523 $mux~1805^Y~4 
1-0 1 
-11 1 

.names $dff~44^Q~2 $dff~1791^Q~5 $auto$simplemap.cc:246:simplemap_eqne$12523 $mux~1805^Y~5 
1-0 1 
-11 1 

.names $dff~44^Q~3 $dff~1791^Q~6 $auto$simplemap.cc:246:simplemap_eqne$12523 $mux~1805^Y~6 
1-0 1 
-11 1 

.names $dff~44^Q~4 $dff~1791^Q~7 $auto$simplemap.cc:246:simplemap_eqne$12523 $mux~1805^Y~7 
1-0 1 
-11 1 

.names $dff~1790^Q~0 $dff~1789^Q~0 $auto$simplemap.cc:246:simplemap_eqne$12523 $mux~1808^Y~0 
1-0 1 
-11 1 

.names $dff~1790^Q~1 $dff~1789^Q~1 $auto$simplemap.cc:246:simplemap_eqne$12523 $mux~1808^Y~1 
1-0 1 
-11 1 

.names $dff~1790^Q~2 $dff~1789^Q~2 $auto$simplemap.cc:246:simplemap_eqne$12523 $mux~1808^Y~2 
1-0 1 
-11 1 

.names $dff~1790^Q~3 $dff~1789^Q~3 $auto$simplemap.cc:246:simplemap_eqne$12523 $mux~1808^Y~3 
1-0 1 
-11 1 

.names $dff~1790^Q~4 $dff~1789^Q~4 $auto$simplemap.cc:246:simplemap_eqne$12523 $mux~1808^Y~4 
1-0 1 
-11 1 

.names $dff~1790^Q~5 $dff~1789^Q~5 $auto$simplemap.cc:246:simplemap_eqne$12523 $mux~1808^Y~5 
1-0 1 
-11 1 

.names $dff~1790^Q~6 $dff~1789^Q~6 $auto$simplemap.cc:246:simplemap_eqne$12523 $mux~1808^Y~6 
1-0 1 
-11 1 

.names $dff~1790^Q~7 $dff~1789^Q~6 $auto$simplemap.cc:246:simplemap_eqne$12523 $mux~1808^Y~7 
1-0 1 
-11 1 

.names $dff~1788^Q~0 $dff~1787^Q~0 $auto$simplemap.cc:246:simplemap_eqne$12523 $mux~1809^Y~0 
1-0 1 
-11 1 

.names $dff~1788^Q~1 $dff~1787^Q~1 $auto$simplemap.cc:246:simplemap_eqne$12523 $mux~1809^Y~1 
1-0 1 
-11 1 

.names $dff~1788^Q~2 $dff~1787^Q~2 $auto$simplemap.cc:246:simplemap_eqne$12523 $mux~1809^Y~2 
1-0 1 
-11 1 

.names $dff~1788^Q~3 $dff~1787^Q~3 $auto$simplemap.cc:246:simplemap_eqne$12523 $mux~1809^Y~3 
1-0 1 
-11 1 

.names $dff~1788^Q~4 $dff~1787^Q~4 $auto$simplemap.cc:246:simplemap_eqne$12523 $mux~1809^Y~4 
1-0 1 
-11 1 

.names $dff~1788^Q~5 $dff~1787^Q~5 $auto$simplemap.cc:246:simplemap_eqne$12523 $mux~1809^Y~5 
1-0 1 
-11 1 

.names $dff~1788^Q~6 $dff~1787^Q~6 $auto$simplemap.cc:246:simplemap_eqne$12523 $mux~1809^Y~6 
1-0 1 
-11 1 

.names $dff~1788^Q~6 $dff~1787^Q~7 $auto$simplemap.cc:246:simplemap_eqne$12523 $mux~1809^Y~7 
1-0 1 
-11 1 

.names $dff~1790^Q~0 $dff~1789^Q~0 $auto$simplemap.cc:246:simplemap_eqne$7949 $mux~1844^Y~0 
1-0 1 
-11 1 

.names $dff~1790^Q~1 $dff~1789^Q~1 $auto$simplemap.cc:246:simplemap_eqne$7949 $mux~1844^Y~1 
1-0 1 
-11 1 

.names $dff~1790^Q~2 $dff~1789^Q~2 $auto$simplemap.cc:246:simplemap_eqne$7949 $mux~1844^Y~2 
1-0 1 
-11 1 

.names $dff~1790^Q~3 $dff~1789^Q~3 $auto$simplemap.cc:246:simplemap_eqne$7949 $mux~1844^Y~3 
1-0 1 
-11 1 

.names $dff~1790^Q~4 $dff~1789^Q~4 $auto$simplemap.cc:246:simplemap_eqne$7949 $mux~1844^Y~4 
1-0 1 
-11 1 

.names $dff~1790^Q~5 $dff~1789^Q~5 $auto$simplemap.cc:246:simplemap_eqne$7949 $mux~1844^Y~5 
1-0 1 
-11 1 

.names $dff~1790^Q~6 $dff~1789^Q~6 $auto$simplemap.cc:246:simplemap_eqne$7949 $mux~1844^Y~6 
1-0 1 
-11 1 

.names $dff~1790^Q~7 $dff~1789^Q~6 $auto$simplemap.cc:246:simplemap_eqne$7949 $mux~1844^Y~7 
1-0 1 
-11 1 

.names $dff~1788^Q~0 $dff~1787^Q~0 $auto$simplemap.cc:246:simplemap_eqne$7949 $mux~1842^Y~0 
1-0 1 
-11 1 

.names $dff~1788^Q~1 $dff~1787^Q~1 $auto$simplemap.cc:246:simplemap_eqne$7949 $mux~1842^Y~1 
1-0 1 
-11 1 

.names $dff~1788^Q~2 $dff~1787^Q~2 $auto$simplemap.cc:246:simplemap_eqne$7949 $mux~1842^Y~2 
1-0 1 
-11 1 

.names $dff~1788^Q~3 $dff~1787^Q~3 $auto$simplemap.cc:246:simplemap_eqne$7949 $mux~1842^Y~3 
1-0 1 
-11 1 

.names $dff~1788^Q~4 $dff~1787^Q~4 $auto$simplemap.cc:246:simplemap_eqne$7949 $mux~1842^Y~4 
1-0 1 
-11 1 

.names $dff~1788^Q~5 $dff~1787^Q~5 $auto$simplemap.cc:246:simplemap_eqne$7949 $mux~1842^Y~5 
1-0 1 
-11 1 

.names $dff~1788^Q~6 $dff~1787^Q~6 $auto$simplemap.cc:246:simplemap_eqne$7949 $mux~1842^Y~6 
1-0 1 
-11 1 

.names $dff~1788^Q~6 $dff~1787^Q~7 $auto$simplemap.cc:246:simplemap_eqne$7949 $mux~1842^Y~7 
1-0 1 
-11 1 

.names $dff~44^Q~0 $dff~1791^Q~3 $auto$simplemap.cc:246:simplemap_eqne$7949 $mux~1802^Y~3 
1-0 1 
-11 1 

.names $dff~44^Q~1 $dff~1791^Q~4 $auto$simplemap.cc:246:simplemap_eqne$7949 $mux~1802^Y~4 
1-0 1 
-11 1 

.names $dff~44^Q~2 $dff~1791^Q~5 $auto$simplemap.cc:246:simplemap_eqne$7949 $mux~1802^Y~5 
1-0 1 
-11 1 

.names $dff~44^Q~3 $dff~1791^Q~6 $auto$simplemap.cc:246:simplemap_eqne$7949 $mux~1802^Y~6 
1-0 1 
-11 1 

.names $dff~44^Q~4 $dff~1791^Q~7 $auto$simplemap.cc:246:simplemap_eqne$7949 $mux~1802^Y~7 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.B[0] $not~328^Y~0 $mux~329^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.B[1] $not~328^Y~0 $mux~329^Y~1 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.B[2] $not~328^Y~0 $mux~329^Y~2 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.B[3] $not~328^Y~0 $mux~329^Y~3 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.B[4] $not~328^Y~0 $mux~329^Y~4 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.B[5] $not~328^Y~0 $mux~329^Y~5 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.B[6] $not~328^Y~0 $mux~329^Y~6 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.B[7] $not~328^Y~0 $mux~329^Y~7 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.B[8] $not~328^Y~0 $mux~329^Y~8 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.B[9] $not~328^Y~0 $mux~329^Y~9 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.B[10] $not~328^Y~0 $mux~329^Y~10 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.B[0] $mux~316^Y~1 $mux~317^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.B[1] $mux~316^Y~1 $mux~317^Y~1 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.B[2] $mux~316^Y~1 $mux~317^Y~2 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.B[3] $mux~316^Y~1 $mux~317^Y~3 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.B[4] $mux~316^Y~1 $mux~317^Y~4 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.B[5] $mux~316^Y~1 $mux~317^Y~5 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.B[6] $mux~316^Y~1 $mux~317^Y~6 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.B[7] $mux~316^Y~1 $mux~317^Y~7 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.B[8] $mux~316^Y~1 $mux~317^Y~8 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.B[9] $mux~316^Y~1 $mux~317^Y~9 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.B[10] $mux~316^Y~1 $mux~317^Y~10 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.B[0] $mux~310^Y~2 $mux~311^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.B[1] $mux~310^Y~2 $mux~311^Y~1 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.B[2] $mux~310^Y~2 $mux~311^Y~2 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.B[3] $mux~310^Y~2 $mux~311^Y~3 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.B[4] $mux~310^Y~2 $mux~311^Y~4 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.B[5] $mux~310^Y~2 $mux~311^Y~5 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.B[6] $mux~310^Y~2 $mux~311^Y~6 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.B[7] $mux~310^Y~2 $mux~311^Y~7 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.B[8] $mux~310^Y~2 $mux~311^Y~8 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.B[9] $mux~310^Y~2 $mux~311^Y~9 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.B[10] $mux~310^Y~2 $mux~311^Y~10 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.B[0] $not~330^Y~0 $mux~331^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.B[1] $not~330^Y~0 $mux~331^Y~1 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.B[2] $not~330^Y~0 $mux~331^Y~2 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.B[3] $not~330^Y~0 $mux~331^Y~3 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.B[4] $not~330^Y~0 $mux~331^Y~4 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.B[5] $not~330^Y~0 $mux~331^Y~5 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.B[6] $not~330^Y~0 $mux~331^Y~6 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.B[7] $not~330^Y~0 $mux~331^Y~7 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.B[8] $not~330^Y~0 $mux~331^Y~8 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.B[9] $not~330^Y~0 $mux~331^Y~9 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.B[10] $not~330^Y~0 $mux~331^Y~10 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.B[0] $not~332^Y~0 $mux~333^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.B[1] $not~332^Y~0 $mux~333^Y~1 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.B[2] $not~332^Y~0 $mux~333^Y~2 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.B[3] $not~332^Y~0 $mux~333^Y~3 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.B[4] $not~332^Y~0 $mux~333^Y~4 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.B[5] $not~332^Y~0 $mux~333^Y~5 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.B[6] $not~332^Y~0 $mux~333^Y~6 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.B[7] $not~332^Y~0 $mux~333^Y~7 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.B[8] $not~332^Y~0 $mux~333^Y~8 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.B[9] $not~332^Y~0 $mux~333^Y~9 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.B[10] $not~332^Y~0 $mux~333^Y~10 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.B[0] $mux~318^Y~1 $mux~319^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.B[1] $mux~318^Y~1 $mux~319^Y~1 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.B[2] $mux~318^Y~1 $mux~319^Y~2 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.B[3] $mux~318^Y~1 $mux~319^Y~3 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.B[4] $mux~318^Y~1 $mux~319^Y~4 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.B[5] $mux~318^Y~1 $mux~319^Y~5 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.B[6] $mux~318^Y~1 $mux~319^Y~6 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.B[7] $mux~318^Y~1 $mux~319^Y~7 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.B[8] $mux~318^Y~1 $mux~319^Y~8 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.B[9] $mux~318^Y~1 $mux~319^Y~9 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.B[10] $mux~318^Y~1 $mux~319^Y~10 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.B[0] $not~334^Y~0 $mux~335^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.B[1] $not~334^Y~0 $mux~335^Y~1 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.B[2] $not~334^Y~0 $mux~335^Y~2 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.B[3] $not~334^Y~0 $mux~335^Y~3 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.B[4] $not~334^Y~0 $mux~335^Y~4 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.B[5] $not~334^Y~0 $mux~335^Y~5 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.B[6] $not~334^Y~0 $mux~335^Y~6 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.B[7] $not~334^Y~0 $mux~335^Y~7 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.B[8] $not~334^Y~0 $mux~335^Y~8 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.B[9] $not~334^Y~0 $mux~335^Y~9 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.B[10] $not~334^Y~0 $mux~335^Y~10 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.B[0] $not~336^Y~0 $mux~337^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.B[1] $not~336^Y~0 $mux~337^Y~1 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.B[2] $not~336^Y~0 $mux~337^Y~2 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.B[3] $not~336^Y~0 $mux~337^Y~3 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.B[4] $not~336^Y~0 $mux~337^Y~4 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.B[5] $not~336^Y~0 $mux~337^Y~5 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.B[6] $not~336^Y~0 $mux~337^Y~6 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.B[7] $not~336^Y~0 $mux~337^Y~7 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.B[8] $not~336^Y~0 $mux~337^Y~8 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.B[9] $not~336^Y~0 $mux~337^Y~9 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.B[10] $not~336^Y~0 $mux~337^Y~10 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.A[0] $auto$hard_block.cc:122:cell_hard_block$3335.Y_B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3303.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$8078_Y \
 $auto$hard_block.cc:122:cell_hard_block$3335.Y[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.A[1] $auto$hard_block.cc:122:cell_hard_block$3335.Y_B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3303.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$8078_Y \
 $auto$hard_block.cc:122:cell_hard_block$3335.Y[1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.A[2] $auto$hard_block.cc:122:cell_hard_block$3335.Y_B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3303.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$8078_Y \
 $auto$hard_block.cc:122:cell_hard_block$3335.Y[2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.A[3] $auto$hard_block.cc:122:cell_hard_block$3335.Y_B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3303.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$8078_Y \
 $auto$hard_block.cc:122:cell_hard_block$3335.Y[3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.A[4] $auto$hard_block.cc:122:cell_hard_block$3335.Y_B[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3303.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$8078_Y \
 $auto$hard_block.cc:122:cell_hard_block$3335.Y[4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.A[5] $auto$hard_block.cc:122:cell_hard_block$3335.Y_B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3303.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$8078_Y \
 $auto$hard_block.cc:122:cell_hard_block$3335.Y[5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.A[6] $auto$hard_block.cc:122:cell_hard_block$3335.Y_B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3303.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$8078_Y \
 $auto$hard_block.cc:122:cell_hard_block$3335.Y[6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.A[7] $auto$hard_block.cc:122:cell_hard_block$3335.Y_B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3303.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$8078_Y \
 $auto$hard_block.cc:122:cell_hard_block$3335.Y[7] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.A[0] $auto$hard_block.cc:122:cell_hard_block$3313.Y_B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3303.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$8078_Y \
 $auto$hard_block.cc:122:cell_hard_block$3313.Y[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.A[1] $auto$hard_block.cc:122:cell_hard_block$3313.Y_B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3303.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$8078_Y \
 $auto$hard_block.cc:122:cell_hard_block$3313.Y[1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.A[2] $auto$hard_block.cc:122:cell_hard_block$3313.Y_B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3303.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$8078_Y \
 $auto$hard_block.cc:122:cell_hard_block$3313.Y[2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.A[3] $auto$hard_block.cc:122:cell_hard_block$3313.Y_B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3303.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$8078_Y \
 $auto$hard_block.cc:122:cell_hard_block$3313.Y[3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.A[4] $auto$hard_block.cc:122:cell_hard_block$3313.Y_B[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3303.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$8078_Y \
 $auto$hard_block.cc:122:cell_hard_block$3313.Y[4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.A[5] $auto$hard_block.cc:122:cell_hard_block$3313.Y_B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3303.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$8078_Y \
 $auto$hard_block.cc:122:cell_hard_block$3313.Y[5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.A[6] $auto$hard_block.cc:122:cell_hard_block$3313.Y_B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3303.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$8078_Y \
 $auto$hard_block.cc:122:cell_hard_block$3313.Y[6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.A[7] $auto$hard_block.cc:122:cell_hard_block$3313.Y_B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3303.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$8078_Y \
 $auto$hard_block.cc:122:cell_hard_block$3313.Y[7] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.A[8] $auto$hard_block.cc:122:cell_hard_block$3313.Y_B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3303.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$8078_Y \
 $auto$hard_block.cc:122:cell_hard_block$3313.Y[8] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.A[0] $auto$hard_block.cc:122:cell_hard_block$3303.Y_B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3303.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$8078_Y \
 $auto$hard_block.cc:122:cell_hard_block$3303.Y[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.A[1] $auto$hard_block.cc:122:cell_hard_block$3303.Y_B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3303.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$8078_Y \
 $auto$hard_block.cc:122:cell_hard_block$3303.Y[1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.A[2] $auto$hard_block.cc:122:cell_hard_block$3303.Y_B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3303.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$8078_Y \
 $auto$hard_block.cc:122:cell_hard_block$3303.Y[2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.A[3] $auto$hard_block.cc:122:cell_hard_block$3303.Y_B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3303.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$8078_Y \
 $auto$hard_block.cc:122:cell_hard_block$3303.Y[3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.A[4] $auto$hard_block.cc:122:cell_hard_block$3303.Y_B[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3303.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$8078_Y \
 $auto$hard_block.cc:122:cell_hard_block$3303.Y[4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.A[5] $auto$hard_block.cc:122:cell_hard_block$3303.Y_B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3303.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$8078_Y \
 $auto$hard_block.cc:122:cell_hard_block$3303.Y[5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.A[6] $auto$hard_block.cc:122:cell_hard_block$3303.Y_B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3303.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$8078_Y \
 $auto$hard_block.cc:122:cell_hard_block$3303.Y[6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.A[7] $auto$hard_block.cc:122:cell_hard_block$3303.Y_B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3303.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$8078_Y \
 $auto$hard_block.cc:122:cell_hard_block$3303.Y[7] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3269.Y_B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3269.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$11850_Y \
 $auto$hard_block.cc:122:cell_hard_block$3269.Y[0] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3269.Y_B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3269.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$11850_Y \
 $auto$hard_block.cc:122:cell_hard_block$3269.Y[1] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3269.Y_B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3269.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$11850_Y \
 $auto$hard_block.cc:122:cell_hard_block$3269.Y[2] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3269.Y_B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3269.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$11850_Y \
 $auto$hard_block.cc:122:cell_hard_block$3269.Y[3] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3269.Y_B[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3269.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$11850_Y \
 $auto$hard_block.cc:122:cell_hard_block$3269.Y[4] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3269.Y_B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3269.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$11850_Y \
 $auto$hard_block.cc:122:cell_hard_block$3269.Y[5] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3269.Y_B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3269.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$11850_Y \
 $auto$hard_block.cc:122:cell_hard_block$3269.Y[6] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3269.Y_B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3269.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$11850_Y \
 $auto$hard_block.cc:122:cell_hard_block$3269.Y[7] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3269.Y_B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3269.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$11850_Y \
 $auto$hard_block.cc:122:cell_hard_block$3269.Y[8] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3269.Y_B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3269.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$11850_Y \
 $auto$hard_block.cc:122:cell_hard_block$3269.Y[9] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3269.Y_B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3269.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$11850_Y \
 $auto$hard_block.cc:122:cell_hard_block$3269.Y[10] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3269.Y_B[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3269.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$11850_Y \
 $auto$hard_block.cc:122:cell_hard_block$3269.Y[11] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3269.Y_B[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3269.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$11850_Y \
 $auto$hard_block.cc:122:cell_hard_block$3269.Y[12] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3269.Y_B[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3269.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$11850_Y \
 $auto$hard_block.cc:122:cell_hard_block$3269.Y[13] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3269.Y_B[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3269.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$11850_Y \
 $auto$hard_block.cc:122:cell_hard_block$3269.Y[14] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3269.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$11850_Y \
 $auto$hard_block.cc:122:cell_hard_block$3269.Y[15] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3269.Y_B[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3269.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$11850_Y \
 $auto$hard_block.cc:122:cell_hard_block$3269.Y[16] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[0] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[0] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[1] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[1] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[2] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[2] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[3] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[3] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[4] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[4] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[5] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[5] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[6] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[6] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[7] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[7] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[8] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[8] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[9] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[9] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[10] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[10] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[11] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[11] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[12] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[12] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[13] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[13] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[14] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[14] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[15] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[15] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[16] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[16] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[17] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[17] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[18] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[18] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[19] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[19] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[20] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[20] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[21] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[21] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[22] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[22] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[23] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[23] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[24] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[24] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[25] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[25] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[26] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[26] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[27] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[27] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[28] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[28] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[29] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[29] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[30] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[30] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[31] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[31] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[32] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[32] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[33] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[33] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[34] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[34] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[35] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[35] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[36] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[36] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[37] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[37] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[38] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[38] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[39] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[39] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[40] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[40] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[41] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[41] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[42] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[42] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[43] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[43] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[44] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[44] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[45] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[45] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[46] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[46] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[47] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[47] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[48] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[48] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[49] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[49] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[50] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[50] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[51] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[51] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[52] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[52] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[53] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[53] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[54] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[54] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[55] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[55] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[56] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[56] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[57] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[57] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[58] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[58] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[59] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[59] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[60] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[60] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[61] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[61] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[62] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[62] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3192.Y_B[63] $reduce_or~86^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$3192.Y[63] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.B[0] $not~340^Y~0 $mux~341^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.B[1] $not~340^Y~0 $mux~341^Y~1 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.B[2] $not~340^Y~0 $mux~341^Y~2 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.B[3] $not~340^Y~0 $mux~341^Y~3 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.B[4] $not~340^Y~0 $mux~341^Y~4 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.B[5] $not~340^Y~0 $mux~341^Y~5 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.B[6] $not~340^Y~0 $mux~341^Y~6 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.B[7] $not~340^Y~0 $mux~341^Y~7 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.B[8] $not~340^Y~0 $mux~341^Y~8 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.B[9] $not~340^Y~0 $mux~341^Y~9 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.B[10] $not~340^Y~0 $mux~341^Y~10 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.B[0] $not~342^Y~0 $mux~343^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.B[1] $not~342^Y~0 $mux~343^Y~1 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.B[2] $not~342^Y~0 $mux~343^Y~2 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.B[3] $not~342^Y~0 $mux~343^Y~3 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.B[4] $not~342^Y~0 $mux~343^Y~4 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.B[5] $not~342^Y~0 $mux~343^Y~5 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.B[6] $not~342^Y~0 $mux~343^Y~6 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.B[7] $not~342^Y~0 $mux~343^Y~7 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.B[8] $not~342^Y~0 $mux~343^Y~8 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.B[9] $not~342^Y~0 $mux~343^Y~9 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.B[10] $not~342^Y~0 $mux~343^Y~10 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.B[0] \
 $auto$rtlil.cc:2607:MuxGate$38118 $mux~323^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.B[1] \
 $auto$rtlil.cc:2607:MuxGate$38118 $mux~323^Y~1 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.B[2] \
 $auto$rtlil.cc:2607:MuxGate$38118 $mux~323^Y~2 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.B[3] \
 $auto$rtlil.cc:2607:MuxGate$38118 $mux~323^Y~3 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.B[4] \
 $auto$rtlil.cc:2607:MuxGate$38118 $mux~323^Y~4 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.B[5] \
 $auto$rtlil.cc:2607:MuxGate$38118 $mux~323^Y~5 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.B[6] \
 $auto$rtlil.cc:2607:MuxGate$38118 $mux~323^Y~6 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.B[7] \
 $auto$rtlil.cc:2607:MuxGate$38118 $mux~323^Y~7 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.B[8] \
 $auto$rtlil.cc:2607:MuxGate$38118 $mux~323^Y~8 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.B[9] \
 $auto$rtlil.cc:2607:MuxGate$38118 $mux~323^Y~9 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.B[10] \
 $auto$rtlil.cc:2607:MuxGate$38118 $mux~323^Y~10 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.B[0] $not~324^Y~0 $mux~325^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.B[1] $not~324^Y~0 $mux~325^Y~1 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.B[2] $not~324^Y~0 $mux~325^Y~2 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.B[3] $not~324^Y~0 $mux~325^Y~3 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.B[4] $not~324^Y~0 $mux~325^Y~4 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.B[5] $not~324^Y~0 $mux~325^Y~5 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.B[6] $not~324^Y~0 $mux~325^Y~6 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.B[7] $not~324^Y~0 $mux~325^Y~7 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.B[8] $not~324^Y~0 $mux~325^Y~8 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.B[9] $not~324^Y~0 $mux~325^Y~9 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.B[10] $not~324^Y~0 $mux~325^Y~10 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.B[0] \
 $auto$rtlil.cc:2607:MuxGate$27622 $mux~309^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.B[1] \
 $auto$rtlil.cc:2607:MuxGate$27622 $mux~309^Y~1 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.B[2] \
 $auto$rtlil.cc:2607:MuxGate$27622 $mux~309^Y~2 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.B[3] \
 $auto$rtlil.cc:2607:MuxGate$27622 $mux~309^Y~3 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.B[4] \
 $auto$rtlil.cc:2607:MuxGate$27622 $mux~309^Y~4 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.B[5] \
 $auto$rtlil.cc:2607:MuxGate$27622 $mux~309^Y~5 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.B[6] \
 $auto$rtlil.cc:2607:MuxGate$27622 $mux~309^Y~6 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.B[7] \
 $auto$rtlil.cc:2607:MuxGate$27622 $mux~309^Y~7 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.B[8] \
 $auto$rtlil.cc:2607:MuxGate$27622 $mux~309^Y~8 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.B[9] \
 $auto$rtlil.cc:2607:MuxGate$27622 $mux~309^Y~9 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.B[10] \
 $auto$rtlil.cc:2607:MuxGate$27622 $mux~309^Y~10 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.B[3] \
 $sub~1872^MIN~215-1[1] $ge~1778^Y~0 $mux~1801^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.B[4] \
 $sub~1872^MIN~215-2[1] $ge~1778^Y~0 $mux~1801^Y~1 
1-0 1 
-11 1 

.names $add~0^ADD~216-1[1] $sub~1872^MIN~215-3[1] $ge~1778^Y~0 $mux~1801^Y~2 
1-0 1 
-11 1 

.names $add~0^ADD~216-2[1] $sub~1872^MIN~215-4[1] $ge~1778^Y~0 $mux~1801^Y~3 
1-0 1 
-11 1 

.names $add~0^ADD~216-3[1] $sub~1872^MIN~215-5[1] $ge~1778^Y~0 $mux~1801^Y~4 
1-0 1 
-11 1 

.names $add~0^ADD~216-4[1] $sub~1872^MIN~215-6[1] $ge~1778^Y~0 $mux~1801^Y~5 
1-0 1 
-11 1 

.names $add~0^ADD~216-5[1] $sub~1872^MIN~215-7[1] $ge~1778^Y~0 $mux~1801^Y~6 
1-0 1 
-11 1 

.names $add~0^ADD~216-6[1] $sub~1872^MIN~215-8[1] $ge~1778^Y~0 $mux~1801^Y~7 
1-0 1 
-11 1 

.names $add~0^ADD~216-7[1] $sub~1872^MIN~215-9[1] $ge~1778^Y~0 $mux~1801^Y~8 
1-0 1 
-11 1 

.names $add~0^ADD~216-8[1] $sub~1872^MIN~215-10[1] $ge~1778^Y~0 $mux~1801^Y~9 
1-0 1 
-11 1 

.names $add~0^ADD~216-9[1] $sub~1872^MIN~215-11[1] $ge~1778^Y~0 $mux~1801^Y~10 
1-0 1 
-11 1 

.names $add~0^ADD~216-10[1] $sub~1872^MIN~215-12[1] $ge~1778^Y~0 $mux~1801^Y~11 
1-0 1 
-11 1 

.names $add~0^ADD~216-11[1] $sub~1872^MIN~215-13[1] $ge~1778^Y~0 $mux~1801^Y~12 
1-0 1 
-11 1 

.names $add~0^ADD~216-12[1] $sub~1872^MIN~215-14[1] $ge~1778^Y~0 $mux~1801^Y~13 
1-0 1 
-11 1 

.names $reduce_or~86^Y~0 $not~1839^Y~0 
0 1 

.names $dffe~1273^Q~1 $not~1311^Y~0 
0 1 

.names $dffe~1273^Q~2 $not~1313^Y~0 
0 1 

.names $dffe~1274^Q~0 $not~1310^Y~0 
0 1 

.names $dffe~1274^Q~1 $not~1312^Y~0 
0 1 

.names $dff~1800^Q~0 tm3_vidout_clock 
0 1 

.names vidin_addr_reg_2to0~0 $not~1336^Y~0 
0 1 

.names vidin_addr_reg_2to0~1 $not~1338^Y~0 
0 1 

.names vidin_addr_reg_2to0~2 $not~1337^Y~0 
0 1 

.names vidin_addr_reg_2to0~3 $not~1339^Y~0 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.CO[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$rtlil.cc:2399:Not$7699 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.CO[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$rtlil.cc:2399:Not$7699 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.CO[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$rtlil.cc:2399:Not$7699 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.CO[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$rtlil.cc:2399:Not$7699 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.CO[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$rtlil.cc:2399:Not$7699 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.CO[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$rtlil.cc:2399:Not$7699 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.CO[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$rtlil.cc:2399:Not$7699 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.CO[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$rtlil.cc:2399:Not$7699 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.CO[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$rtlil.cc:2399:Not$7699 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.CO[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$rtlil.cc:2399:Not$7699 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.CO[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$rtlil.cc:2399:Not$7699 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.CO[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$rtlil.cc:2399:Not$7699 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.CO[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$rtlil.cc:2399:Not$7699 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3364.$auto$rtlil.cc:2430:Or$11020 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3364.$auto$rtlil.cc:2399:Not$11022 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3364.$auto$alumacc.cc:485:replace_alu$11012.CO[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3364.$auto$rtlil.cc:2399:Not$11016 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3365.$auto$alumacc.cc:485:replace_alu$11026.CO[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3365.$auto$rtlil.cc:2399:Not$11030 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3365.$auto$rtlil.cc:2430:Or$11034 $lt~1786^Y~0 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.CO[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$rtlil.cc:2399:Not$11045 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.CO[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$rtlil.cc:2399:Not$11055 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$rtlil.cc:2430:Or$11080 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$rtlil.cc:2399:Not$11082 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.CO[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$rtlil.cc:2399:Not$11076 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3327.$auto$alumacc.cc:485:replace_alu$11341.CO[9] $lt~1785^Y~0 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3326.$auto$alumacc.cc:485:replace_alu$11347.CO[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3326.$auto$rtlil.cc:2399:Not$11351 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.CO[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$rtlil.cc:2399:Not$11055 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$rtlil.cc:2430:Or$11420 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$rtlil.cc:2399:Not$11422 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.CO[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$rtlil.cc:2399:Not$11416 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$rtlil.cc:2430:Or$11080 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$rtlil.cc:2399:Not$11082 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.CO[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$rtlil.cc:2399:Not$11076 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.CO[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$rtlil.cc:2399:Not$7699 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.CO[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$rtlil.cc:2399:Not$7699 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.CO[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$rtlil.cc:2399:Not$7699 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.CO[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$rtlil.cc:2399:Not$7699 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.CO[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$rtlil.cc:2399:Not$7699 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.CO[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$rtlil.cc:2399:Not$7699 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.CO[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$rtlil.cc:2399:Not$7699 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.CO[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$rtlil.cc:2399:Not$17467 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.BB[0] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.BB[1] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.BB[2] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.BB[3] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.B[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.BB[4] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.BB[5] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.BB[6] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.BB[7] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.BB[8] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.BB[9] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.BB[10] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.BB[0] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.BB[1] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.BB[2] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.BB[3] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.B[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.BB[4] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.BB[5] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.BB[6] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.BB[7] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.BB[8] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.BB[9] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.BB[10] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.BB[0] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.BB[1] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.BB[2] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.BB[3] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.B[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.BB[4] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.BB[5] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.BB[6] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.BB[7] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.BB[8] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.BB[9] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.BB[10] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.BB[0] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.BB[1] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.BB[2] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.BB[3] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.B[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.BB[4] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.BB[5] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.BB[6] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.BB[7] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.BB[8] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.BB[9] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.BB[10] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.BB[0] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.BB[1] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.BB[2] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.BB[3] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.B[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.BB[4] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.BB[5] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.BB[6] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.BB[7] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.BB[8] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.BB[9] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.BB[10] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.BB[0] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.BB[1] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.BB[2] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.BB[3] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.B[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.BB[4] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.BB[5] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.BB[6] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.BB[7] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.BB[8] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.BB[9] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.BB[10] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.BB[0] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.BB[1] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.BB[2] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.BB[3] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.B[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.BB[4] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.BB[5] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.BB[6] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.BB[7] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.BB[8] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.BB[9] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.BB[10] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.BB[0] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.BB[1] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.BB[2] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.BB[3] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.B[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.BB[4] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.BB[5] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.BB[6] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.BB[7] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.BB[8] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.BB[9] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.BB[10] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.BB[0] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.BB[1] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.BB[2] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.BB[3] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.B[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.BB[4] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.BB[5] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.BB[6] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.BB[7] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.BB[8] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.BB[9] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.BB[10] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.BB[0] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.BB[1] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.BB[2] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.BB[3] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.B[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.BB[4] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.BB[5] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.BB[6] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.BB[7] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.BB[8] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.BB[9] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.BB[10] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.BB[0] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.BB[1] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.BB[2] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.BB[3] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.B[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.BB[4] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.BB[5] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.BB[6] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.BB[7] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.BB[8] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.BB[9] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.BB[10] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.BB[0] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.BB[1] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.BB[2] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.BB[3] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.B[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.BB[4] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.BB[5] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.BB[6] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.BB[7] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.BB[8] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.BB[9] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.BB[10] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.BB[0] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.BB[1] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.BB[2] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.BB[3] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.B[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.BB[4] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.BB[5] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.BB[6] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.BB[7] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.BB[8] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.BB[9] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.BB[10] 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.BB[0] 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.BB[1] 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.BB[2] 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.BB[3] 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.BB[4] 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.BB[5] 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.BB[6] 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.BB[7] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.BB[8] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.BB[3] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.B[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.BB[4] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.BB[5] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.BB[6] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.BB[7] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.BB[8] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.BB[9] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.BB[10] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.B[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.BB[11] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.B[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.BB[12] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.B[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.BB[13] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.B[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.BB[14] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.B[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.BB[15] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[0] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[1] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[2] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[3] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.B[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[4] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[5] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[6] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[7] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[8] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[9] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[10] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.B[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[11] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.B[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[12] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.B[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[13] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.B[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[14] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.B[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[15] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[0] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[1] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.BB[3] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.B[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.BB[4] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.BB[5] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.BB[6] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.BB[7] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.BB[8] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.BB[9] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.BB[10] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.B[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.BB[11] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.B[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.BB[12] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.B[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.BB[13] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.B[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.BB[14] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.B[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.BB[15] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[2] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[3] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.B[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[4] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[5] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[6] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[7] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[8] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[9] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[10] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.B[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[11] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.B[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[12] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.B[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[13] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.B[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[14] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.B[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[15] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.BB[0] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.BB[1] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.BB[2] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.BB[3] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.B[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.BB[4] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.BB[5] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.BB[6] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.BB[7] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.BB[8] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.BB[9] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.BB[10] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.BB[0] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.BB[1] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.BB[2] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.BB[3] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.B[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.BB[4] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.BB[5] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.BB[6] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.BB[7] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.BB[8] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.BB[9] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.BB[10] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.BB[0] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.BB[1] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.BB[2] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.BB[3] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.B[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.BB[4] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.BB[5] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.BB[6] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.BB[7] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.BB[8] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.BB[9] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.BB[10] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.BB[0] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.BB[1] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.BB[2] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.BB[3] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.B[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.BB[4] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.BB[5] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.BB[6] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.BB[7] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.BB[8] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.BB[9] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.BB[10] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.BB[0] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.BB[1] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.BB[2] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.BB[3] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.B[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.BB[4] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.BB[5] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.BB[6] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.BB[7] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.BB[8] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.BB[9] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.BB[10] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.BB[0] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.BB[1] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.BB[2] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.BB[3] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.B[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.BB[4] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.BB[5] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.BB[6] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.BB[7] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.BB[8] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.BB[9] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.BB[10] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.BB[0] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.BB[1] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.BB[2] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.BB[3] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.B[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.BB[4] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.BB[5] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.BB[6] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.BB[7] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.BB[8] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.BB[9] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.BB[10] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.BB[0] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.BB[1] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.BB[2] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.BB[3] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.B[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.BB[4] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.BB[5] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.BB[6] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.BB[7] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.BB[8] 
0 1 

.names $ge~1779^Y~0 $le~1783^Y~0 $and~6^Y~0 
11 1 

.names $lt~1785^Y~0 $lt~1786^Y~0 $and~8^Y~0 
11 1 

.names $ge~1780^Y~0 $le~1784^Y~0 $and~7^Y~0 
11 1 

.names $and~5^Y~0 $le~1782^Y~0 $and~9^Y~0 
11 1 

.names $and~9^Y~0 $ge~1777^Y~0 $auto$hard_block.cc:122:cell_hard_block$3313.A[0] 
11 1 

.names $le~1781^Y~0 $ge~1776^Y~0 $and~5^Y~0 
11 1 

.names $not~1310^Y~0 $not~1311^Y~0 $and~1229^Y~0 
11 1 

.names $not~1312^Y~0 $not~1313^Y~0 $and~1230^Y~0 
11 1 

.names $not~1336^Y~0 $not~1337^Y~0 $and~1327^Y~0 
11 1 

.names $not~1338^Y~0 $not~1339^Y~0 $and~1328^Y~0 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$rtlil.cc:2399:Not$7699 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$rtlil.cc:2402:ReduceAnd$7701 $not~342^Y~0 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$rtlil.cc:2399:Not$7699 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$rtlil.cc:2402:ReduceAnd$7701 $auto$rtlil.cc:2607:MuxGate$38118 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$rtlil.cc:2399:Not$7699 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$rtlil.cc:2402:ReduceAnd$7701 $not~340^Y~0 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[48] $auto$hard_block.cc:122:cell_hard_block$3303.S[6] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[48] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[49] $auto$hard_block.cc:122:cell_hard_block$3303.S[6] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[49] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[50] $auto$hard_block.cc:122:cell_hard_block$3303.S[6] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[50] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[51] $auto$hard_block.cc:122:cell_hard_block$3303.S[6] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[51] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[52] $auto$hard_block.cc:122:cell_hard_block$3303.S[6] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[52] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[53] $auto$hard_block.cc:122:cell_hard_block$3303.S[6] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[53] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[54] $auto$hard_block.cc:122:cell_hard_block$3303.S[6] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[54] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[55] $auto$hard_block.cc:122:cell_hard_block$3303.S[6] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[55] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[40] $auto$hard_block.cc:122:cell_hard_block$3303.S[5] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[40] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[41] $auto$hard_block.cc:122:cell_hard_block$3303.S[5] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[41] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[42] $auto$hard_block.cc:122:cell_hard_block$3303.S[5] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[42] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[43] $auto$hard_block.cc:122:cell_hard_block$3303.S[5] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[43] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[44] $auto$hard_block.cc:122:cell_hard_block$3303.S[5] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[44] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[45] $auto$hard_block.cc:122:cell_hard_block$3303.S[5] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[45] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[46] $auto$hard_block.cc:122:cell_hard_block$3303.S[5] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[46] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[47] $auto$hard_block.cc:122:cell_hard_block$3303.S[5] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[47] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[32] $auto$hard_block.cc:122:cell_hard_block$3303.S[4] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[32] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[33] $auto$hard_block.cc:122:cell_hard_block$3303.S[4] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[33] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[34] $auto$hard_block.cc:122:cell_hard_block$3303.S[4] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[34] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[35] $auto$hard_block.cc:122:cell_hard_block$3303.S[4] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[35] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[36] $auto$hard_block.cc:122:cell_hard_block$3303.S[4] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[36] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[37] $auto$hard_block.cc:122:cell_hard_block$3303.S[4] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[37] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[38] $auto$hard_block.cc:122:cell_hard_block$3303.S[4] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[38] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[39] $auto$hard_block.cc:122:cell_hard_block$3303.S[4] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[39] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[24] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[24] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[25] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[25] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[26] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[26] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[27] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[27] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[28] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[28] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[29] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[29] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[30] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[30] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[31] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[31] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[16] $auto$hard_block.cc:122:cell_hard_block$3303.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[16] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[17] $auto$hard_block.cc:122:cell_hard_block$3303.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[17] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[18] $auto$hard_block.cc:122:cell_hard_block$3303.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[18] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[19] $auto$hard_block.cc:122:cell_hard_block$3303.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[19] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[20] $auto$hard_block.cc:122:cell_hard_block$3303.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[20] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[21] $auto$hard_block.cc:122:cell_hard_block$3303.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[21] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[22] $auto$hard_block.cc:122:cell_hard_block$3303.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[22] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[23] $auto$hard_block.cc:122:cell_hard_block$3303.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[23] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[8] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[33] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[8] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[9] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[33] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[9] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[10] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[33] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[10] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[11] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[33] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[11] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[12] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[33] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[12] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[13] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[33] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[13] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[14] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[33] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[14] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[15] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[33] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[15] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[0] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[0] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[1] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[1] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[2] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[2] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[3] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[3] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[4] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[4] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[5] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[5] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[6] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[6] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3335.B[7] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3335.B_AND_S[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$rtlil.cc:2399:Not$7699 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$rtlil.cc:2402:ReduceAnd$7701 $not~328^Y~0 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$rtlil.cc:2399:Not$7699 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$rtlil.cc:2402:ReduceAnd$7701 $mux~314^Y~1 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$rtlil.cc:2399:Not$7699 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$rtlil.cc:2402:ReduceAnd$7701 $auto$rtlil.cc:2607:MuxGate$27622 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$rtlil.cc:2399:Not$7699 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$rtlil.cc:2402:ReduceAnd$7701 $not~324^Y~0 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$rtlil.cc:2399:Not$7699 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$rtlil.cc:2402:ReduceAnd$7701 $not~326^Y~0 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$rtlil.cc:2399:Not$7699 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$rtlil.cc:2402:ReduceAnd$7701 $not~338^Y~0 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$rtlil.cc:2399:Not$7699 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$rtlil.cc:2402:ReduceAnd$7701 $auto$rtlil.cc:2607:MuxGate$27148 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$rtlil.cc:2399:Not$7699 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$rtlil.cc:2402:ReduceAnd$7701 $mux~320^Y~1 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$rtlil.cc:2399:Not$7699 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$rtlil.cc:2402:ReduceAnd$7701 $mux~306^Y~4 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$rtlil.cc:2399:Not$7699 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$rtlil.cc:2402:ReduceAnd$7701 $auto$rtlil.cc:2607:MuxGate$27150 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3364.$auto$rtlil.cc:2399:Not$11016 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3364.$auto$rtlil.cc:2402:ReduceAnd$11018 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3364.$auto$rtlil.cc:2430:Or$11020 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3365.$auto$rtlil.cc:2399:Not$11030 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3365.$auto$rtlil.cc:2402:ReduceAnd$11032 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3365.$auto$rtlil.cc:2430:Or$11034 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$rtlil.cc:2399:Not$11076 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$rtlil.cc:2402:ReduceAnd$11078 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$rtlil.cc:2430:Or$11080 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$rtlil.cc:2399:Not$11416 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$rtlil.cc:2402:ReduceAnd$11418 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$rtlil.cc:2430:Or$11420 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.A[0] $auto$hard_block.cc:122:cell_hard_block$3303.S[6] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[54] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[55] $auto$hard_block.cc:122:cell_hard_block$3303.S[6] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[55] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[56] $auto$hard_block.cc:122:cell_hard_block$3303.S[6] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[56] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[57] $auto$hard_block.cc:122:cell_hard_block$3303.S[6] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[57] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[58] $auto$hard_block.cc:122:cell_hard_block$3303.S[6] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[58] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[59] $auto$hard_block.cc:122:cell_hard_block$3303.S[6] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[59] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[60] $auto$hard_block.cc:122:cell_hard_block$3303.S[6] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[60] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[61] $auto$hard_block.cc:122:cell_hard_block$3303.S[6] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[61] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[62] $auto$hard_block.cc:122:cell_hard_block$3303.S[6] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[62] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.A[0] $auto$hard_block.cc:122:cell_hard_block$3303.S[5] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[45] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[46] $auto$hard_block.cc:122:cell_hard_block$3303.S[5] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[46] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[47] $auto$hard_block.cc:122:cell_hard_block$3303.S[5] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[47] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[48] $auto$hard_block.cc:122:cell_hard_block$3303.S[5] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[48] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[49] $auto$hard_block.cc:122:cell_hard_block$3303.S[5] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[49] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[50] $auto$hard_block.cc:122:cell_hard_block$3303.S[5] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[50] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[51] $auto$hard_block.cc:122:cell_hard_block$3303.S[5] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[51] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[52] $auto$hard_block.cc:122:cell_hard_block$3303.S[5] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[52] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[53] $auto$hard_block.cc:122:cell_hard_block$3303.S[5] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[53] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.A[0] $auto$hard_block.cc:122:cell_hard_block$3303.S[4] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[36] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[37] $auto$hard_block.cc:122:cell_hard_block$3303.S[4] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[37] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[38] $auto$hard_block.cc:122:cell_hard_block$3303.S[4] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[38] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[39] $auto$hard_block.cc:122:cell_hard_block$3303.S[4] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[39] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[40] $auto$hard_block.cc:122:cell_hard_block$3303.S[4] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[40] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[41] $auto$hard_block.cc:122:cell_hard_block$3303.S[4] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[41] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[42] $auto$hard_block.cc:122:cell_hard_block$3303.S[4] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[42] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[43] $auto$hard_block.cc:122:cell_hard_block$3303.S[4] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[43] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[44] $auto$hard_block.cc:122:cell_hard_block$3303.S[4] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[44] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.A[0] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[27] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[28] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[28] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[29] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[29] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[30] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[30] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[31] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[31] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[32] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[32] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[33] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[33] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[34] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[34] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[35] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[35] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.A[0] $auto$hard_block.cc:122:cell_hard_block$3303.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[18] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[19] $auto$hard_block.cc:122:cell_hard_block$3303.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[19] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[20] $auto$hard_block.cc:122:cell_hard_block$3303.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[20] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[21] $auto$hard_block.cc:122:cell_hard_block$3303.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[21] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[22] $auto$hard_block.cc:122:cell_hard_block$3303.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[22] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[23] $auto$hard_block.cc:122:cell_hard_block$3303.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[23] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[24] $auto$hard_block.cc:122:cell_hard_block$3303.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[24] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[25] $auto$hard_block.cc:122:cell_hard_block$3303.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[25] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[26] $auto$hard_block.cc:122:cell_hard_block$3303.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[26] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.A[0] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[33] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[9] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[10] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[33] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[10] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[11] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[33] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[11] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[12] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[33] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[12] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[13] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[33] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[13] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[14] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[33] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[14] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[15] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[33] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[15] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[16] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[33] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[16] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[17] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[33] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[17] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.A[0] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[0] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[1] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[1] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[2] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[2] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[3] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[3] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[4] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[4] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[5] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[5] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[6] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[6] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[7] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[7] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.B[8] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3313.B_AND_S[8] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[48] $auto$hard_block.cc:122:cell_hard_block$3303.S[6] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[48] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[49] $auto$hard_block.cc:122:cell_hard_block$3303.S[6] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[49] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[50] $auto$hard_block.cc:122:cell_hard_block$3303.S[6] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[50] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[51] $auto$hard_block.cc:122:cell_hard_block$3303.S[6] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[51] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[52] $auto$hard_block.cc:122:cell_hard_block$3303.S[6] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[52] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[53] $auto$hard_block.cc:122:cell_hard_block$3303.S[6] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[53] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[54] $auto$hard_block.cc:122:cell_hard_block$3303.S[6] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[54] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[55] $auto$hard_block.cc:122:cell_hard_block$3303.S[6] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[55] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[40] $auto$hard_block.cc:122:cell_hard_block$3303.S[5] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[40] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[41] $auto$hard_block.cc:122:cell_hard_block$3303.S[5] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[41] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[42] $auto$hard_block.cc:122:cell_hard_block$3303.S[5] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[42] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[43] $auto$hard_block.cc:122:cell_hard_block$3303.S[5] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[43] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[44] $auto$hard_block.cc:122:cell_hard_block$3303.S[5] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[44] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[45] $auto$hard_block.cc:122:cell_hard_block$3303.S[5] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[45] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[46] $auto$hard_block.cc:122:cell_hard_block$3303.S[5] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[46] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[47] $auto$hard_block.cc:122:cell_hard_block$3303.S[5] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[47] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[32] $auto$hard_block.cc:122:cell_hard_block$3303.S[4] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[32] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[33] $auto$hard_block.cc:122:cell_hard_block$3303.S[4] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[33] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[34] $auto$hard_block.cc:122:cell_hard_block$3303.S[4] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[34] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[35] $auto$hard_block.cc:122:cell_hard_block$3303.S[4] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[35] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[36] $auto$hard_block.cc:122:cell_hard_block$3303.S[4] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[36] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[37] $auto$hard_block.cc:122:cell_hard_block$3303.S[4] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[37] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[38] $auto$hard_block.cc:122:cell_hard_block$3303.S[4] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[38] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[39] $auto$hard_block.cc:122:cell_hard_block$3303.S[4] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[39] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[24] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[24] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[25] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[25] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[26] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[26] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[27] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[27] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[28] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[28] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[29] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[29] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[30] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[30] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[31] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[31] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[16] $auto$hard_block.cc:122:cell_hard_block$3303.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[16] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[17] $auto$hard_block.cc:122:cell_hard_block$3303.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[17] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[18] $auto$hard_block.cc:122:cell_hard_block$3303.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[18] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[19] $auto$hard_block.cc:122:cell_hard_block$3303.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[19] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[20] $auto$hard_block.cc:122:cell_hard_block$3303.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[20] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[21] $auto$hard_block.cc:122:cell_hard_block$3303.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[21] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[22] $auto$hard_block.cc:122:cell_hard_block$3303.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[22] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[23] $auto$hard_block.cc:122:cell_hard_block$3303.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[23] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[8] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[33] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[8] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[9] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[33] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[9] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[10] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[33] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[10] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[11] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[33] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[11] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[12] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[33] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[12] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[13] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[33] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[13] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[14] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[33] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[14] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[15] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[33] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[15] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[0] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[0] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[1] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[1] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[2] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[2] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[3] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[3] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[4] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[4] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[5] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[5] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[6] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[6] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3303.B[7] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3303.B_AND_S[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$rtlil.cc:2399:Not$11076 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$rtlil.cc:2402:ReduceAnd$11078 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$rtlil.cc:2430:Or$11080 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[51] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[51] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[52] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[52] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[53] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[53] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[54] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[54] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[55] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[55] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[56] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[56] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[57] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[57] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[58] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[58] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[59] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[59] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[60] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[60] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[61] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[61] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[62] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[62] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[63] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[63] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[64] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[64] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[65] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[65] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[51] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[34] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[52] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[35] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[53] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[36] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[54] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[37] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[55] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[38] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[56] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[39] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[57] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[40] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[58] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[41] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[59] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[42] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[60] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[43] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[61] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[44] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[62] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[45] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[63] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[46] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[64] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[47] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[65] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[48] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[17] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[33] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[17] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[18] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[33] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[18] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[19] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[33] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[19] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[20] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[33] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[20] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[21] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[33] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[21] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[22] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[33] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[22] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[23] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[33] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[23] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[24] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[33] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[24] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[25] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[33] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[25] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[26] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[33] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[26] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[27] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[33] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[27] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[28] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[33] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[28] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[29] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[33] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[29] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[30] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[33] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[30] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[51] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[0] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[52] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[1] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[53] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[2] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[54] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[3] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[55] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[4] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[56] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[5] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[57] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[6] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[58] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[7] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[59] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[8] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[60] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[9] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[61] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[10] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[62] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[11] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[63] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[12] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[64] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[13] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[65] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[14] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[128] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[128] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[129] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[129] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[130] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[130] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[131] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[131] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[132] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[132] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[133] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[133] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[134] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[134] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[135] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[135] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[136] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[136] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[137] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[137] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[138] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[138] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[139] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[139] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[140] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[140] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[141] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[141] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[142] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[142] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[143] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[143] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[144] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[144] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[145] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[145] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[146] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[146] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[147] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[147] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[148] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[148] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[149] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[149] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[150] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[150] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[151] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[151] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[152] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[152] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[153] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[153] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[154] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[154] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[155] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[155] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[156] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[156] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[157] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[157] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[158] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[158] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[159] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[159] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[160] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[160] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[161] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[161] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[162] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[162] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[163] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[163] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[164] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[164] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[165] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[165] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[166] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[166] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[167] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[167] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[168] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[168] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[169] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[169] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[170] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[170] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[171] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[171] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[172] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[172] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[173] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[173] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[174] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[174] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[175] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[175] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[176] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[176] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[177] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[177] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[178] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[178] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[179] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[179] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[180] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[180] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[181] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[181] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[182] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[182] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[183] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[183] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[184] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[184] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[185] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[185] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[186] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[186] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[187] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[187] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[188] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[188] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[189] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[189] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[190] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[190] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[191] $auto$hard_block.cc:122:cell_hard_block$3192.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[191] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[64] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[64] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[65] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[65] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[66] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[66] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[67] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[67] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[68] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[68] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[69] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[69] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[70] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[70] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[71] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[71] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[72] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[72] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[73] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[73] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[74] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[74] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[75] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[75] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[76] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[76] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[77] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[77] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[78] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[78] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[79] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[79] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[80] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[80] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[81] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[81] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[82] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[82] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[83] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[83] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[84] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[84] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[85] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[85] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[86] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[86] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[87] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[87] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[88] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[88] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[89] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[89] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[90] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[90] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[91] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[91] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[92] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[92] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[93] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[93] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[94] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[94] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[95] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[95] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[96] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[96] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[97] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[97] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[98] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[98] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[99] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[99] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[100] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[100] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[101] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[101] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[102] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[102] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[103] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[103] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[104] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[104] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[105] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[105] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[106] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[106] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[107] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[107] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[108] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[108] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[109] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[109] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[110] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[110] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[111] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[111] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[112] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[112] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[113] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[113] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[114] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[114] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[115] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[115] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[116] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[116] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[117] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[117] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[118] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[118] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[119] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[119] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[120] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[120] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[121] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[121] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[122] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[122] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[123] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[123] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[124] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[124] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[125] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[125] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[126] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[126] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[127] $auto$hard_block.cc:122:cell_hard_block$3192.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[127] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[0] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[0] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[1] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[1] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[2] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[2] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[3] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[3] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[4] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[4] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[5] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[5] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[6] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[6] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[7] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[7] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[8] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[8] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[9] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[9] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[10] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[10] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[11] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[11] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[12] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[12] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[13] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[13] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[14] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[14] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[15] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[15] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[16] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[16] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[17] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[17] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[18] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[18] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[19] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[19] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[20] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[20] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[21] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[21] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[22] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[22] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[23] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[23] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[24] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[24] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[25] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[25] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[26] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[26] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[27] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[27] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[28] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[28] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[29] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[29] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[30] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[30] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[31] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[31] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[32] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[32] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[33] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[33] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[34] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[34] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[35] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[35] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[36] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[36] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[37] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[37] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[38] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[38] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[39] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[39] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[40] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[40] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[41] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[41] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[42] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[42] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[43] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[43] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[44] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[44] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[45] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[45] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[46] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[46] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[47] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[47] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[48] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[48] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[49] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[49] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[50] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[50] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[51] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[51] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[52] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[52] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[53] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[53] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[54] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[54] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[55] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[55] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[56] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[56] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[57] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[57] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[58] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[58] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[59] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[59] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[60] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[60] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[61] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[61] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[62] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[62] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.B[63] $auto$hard_block.cc:122:cell_hard_block$3192.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3192.B_AND_S[63] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$rtlil.cc:2399:Not$7699 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$rtlil.cc:2402:ReduceAnd$7701 $mux~316^Y~1 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$rtlil.cc:2399:Not$7699 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$rtlil.cc:2402:ReduceAnd$7701 $mux~310^Y~2 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$rtlil.cc:2399:Not$7699 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$rtlil.cc:2402:ReduceAnd$7701 $not~330^Y~0 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$rtlil.cc:2399:Not$7699 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$rtlil.cc:2402:ReduceAnd$7701 $not~332^Y~0 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$rtlil.cc:2399:Not$7699 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$rtlil.cc:2402:ReduceAnd$7701 $mux~318^Y~1 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$rtlil.cc:2399:Not$7699 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$rtlil.cc:2402:ReduceAnd$7701 $not~334^Y~0 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$rtlil.cc:2399:Not$7699 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$rtlil.cc:2402:ReduceAnd$7701 $not~336^Y~0 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.X[0] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.X[1] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.X[2] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.X[3] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.X[4] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.X[5] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.X[6] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.X[7] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.X[8] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.X[9] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.X[10] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[0] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[10] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.X[0] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.X[1] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.X[2] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.X[3] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.X[4] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.X[5] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.X[6] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.X[7] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.X[8] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.X[9] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.X[10] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[0] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[10] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.X[0] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.X[1] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.X[2] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.X[3] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.X[4] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.X[5] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.X[6] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.X[7] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.X[8] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.X[9] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.X[10] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[0] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[10] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.X[0] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.X[1] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.X[2] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.X[3] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.X[4] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.X[5] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.X[6] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.X[7] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.X[8] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.X[9] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.X[10] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[0] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[10] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.X[0] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.X[1] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.X[2] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.X[3] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.X[4] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.X[5] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.X[6] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.X[7] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.X[8] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.X[9] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.X[10] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[0] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[10] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.X[0] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.X[1] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.X[2] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.X[3] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.X[4] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.X[5] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.X[6] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.X[7] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.X[8] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.X[9] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.X[10] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[0] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[10] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.X[0] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.X[1] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.X[2] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.X[3] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.X[4] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.X[5] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.X[6] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.X[7] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.X[8] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.X[9] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.X[10] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[0] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[10] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.X[0] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.X[1] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.X[2] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.X[3] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.X[4] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.X[5] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.X[6] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.X[7] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.X[8] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.X[9] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.X[10] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[0] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[10] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.X[0] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.X[1] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.X[2] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.X[3] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.X[4] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.X[5] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.X[6] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.X[7] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.X[8] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.X[9] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.X[10] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[0] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[10] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.X[0] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.X[1] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.X[2] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.X[3] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.X[4] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.X[5] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.X[6] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.X[7] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.X[8] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.X[9] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.X[10] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[0] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[10] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.X[0] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.X[1] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.X[2] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.X[3] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.X[4] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.X[5] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.X[6] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.X[7] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.X[8] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.X[9] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.X[10] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[0] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[10] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.X[0] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.X[1] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.X[2] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.X[3] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.X[4] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.X[5] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.X[6] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.X[7] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.X[8] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.X[9] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.X[10] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[0] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[10] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.X[0] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.X[1] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.X[2] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.X[3] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.X[4] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.X[5] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.X[6] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.X[7] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.X[8] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.X[9] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.X[10] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[0] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[10] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.X[3] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.X[4] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.X[5] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.X[6] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.X[7] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.X[8] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.X[9] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.G[3] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.G[4] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.G[5] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.G[6] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.G[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.G[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.G[9] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.X[0] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.X[1] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.X[2] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.X[3] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.X[4] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.X[5] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.X[6] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.X[7] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.X[8] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.X[9] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[0] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[1] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[2] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[3] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[4] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[5] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[6] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.X[2] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.X[3] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.X[4] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.X[5] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.X[6] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.X[7] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.X[8] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.X[9] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[2] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.G[3] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.G[4] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.G[5] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.G[6] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.G[7] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.G[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.G[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.X[0] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.X[1] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.X[3] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.X[4] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.X[5] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.X[6] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.X[7] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.X[8] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.X[9] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[0] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[1] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[3] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[4] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[5] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[6] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[7] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.X[0] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.X[1] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.X[2] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.X[3] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.X[4] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.X[5] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.X[6] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.X[7] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.X[8] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.X[9] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.X[10] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[0] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[10] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.X[0] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.X[1] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.X[2] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.X[3] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.X[4] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.X[5] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.X[6] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.X[7] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.X[8] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.X[9] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.X[10] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[0] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[10] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.X[0] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.X[1] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.X[2] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.X[3] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.X[4] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.X[5] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.X[6] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.X[7] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.X[8] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.X[9] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.X[10] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[0] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[10] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.X[0] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.X[1] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.X[2] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.X[3] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.X[4] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.X[5] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.X[6] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.X[7] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.X[8] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.X[9] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.X[10] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[0] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[10] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.X[0] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.X[1] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.X[2] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.X[3] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.X[4] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.X[5] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.X[6] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.X[7] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.X[8] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.X[9] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.X[10] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[0] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[10] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.X[0] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.X[1] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.X[2] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.X[3] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.X[4] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.X[5] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.X[6] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.X[7] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.X[8] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.X[9] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.X[10] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[0] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[10] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.X[0] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.X[1] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.X[2] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.X[3] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.X[4] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.X[5] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.X[6] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.X[7] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.X[8] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.X[9] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.X[10] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[0] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[10] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.X[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.CO[0] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23351_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23354_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23357_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23360_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23363_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21615[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.CO[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23366_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21615[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23358_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23369_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21621[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23372_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.X[2] \
 $auto$simplemap.cc:117:simplemap_reduce$21615[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.X[4] \
 $auto$simplemap.cc:117:simplemap_reduce$21615[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.X[6] \
 $auto$simplemap.cc:117:simplemap_reduce$21615[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.X[8] \
 $auto$simplemap.cc:117:simplemap_reduce$21615[4] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21615[3] $auto$simplemap.cc:117:simplemap_reduce$21615[2] \
 $auto$simplemap.cc:117:simplemap_reduce$21621[1] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21615[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23378_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.X[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.CO[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23393_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.CO[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23351_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.CO[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23354_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23355_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23357_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23358_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23360_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23361_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23363_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23364_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23355_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23366_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23361_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23369_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23370_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23370_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23372_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23364_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23378_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.CO[9] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23393_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3649.$auto$alumacc.cc:485:replace_alu$7695.CO[10] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.X[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.CO[0] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23351_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23354_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23357_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23360_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23363_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21637[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.CO[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23366_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21637[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23358_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23369_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21643[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23372_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.X[2] \
 $auto$simplemap.cc:117:simplemap_reduce$21637[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.X[4] \
 $auto$simplemap.cc:117:simplemap_reduce$21637[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.X[6] \
 $auto$simplemap.cc:117:simplemap_reduce$21637[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.X[8] \
 $auto$simplemap.cc:117:simplemap_reduce$21637[4] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21637[3] $auto$simplemap.cc:117:simplemap_reduce$21637[2] \
 $auto$simplemap.cc:117:simplemap_reduce$21643[1] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21637[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23378_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.X[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.CO[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23393_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.CO[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23351_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.CO[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23354_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23355_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23357_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23358_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23360_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23361_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23363_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23364_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23355_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23366_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23361_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23369_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23370_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23370_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23372_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23364_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23378_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.CO[9] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23393_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3540.$auto$alumacc.cc:485:replace_alu$7695.CO[10] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.X[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.CO[0] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23351_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23354_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23357_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23360_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23363_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21654[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.CO[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23366_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21654[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23358_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23369_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21660[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23372_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.X[2] \
 $auto$simplemap.cc:117:simplemap_reduce$21654[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.X[4] \
 $auto$simplemap.cc:117:simplemap_reduce$21654[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.X[6] \
 $auto$simplemap.cc:117:simplemap_reduce$21654[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.X[8] \
 $auto$simplemap.cc:117:simplemap_reduce$21654[4] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21654[3] $auto$simplemap.cc:117:simplemap_reduce$21654[2] \
 $auto$simplemap.cc:117:simplemap_reduce$21660[1] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21654[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23378_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.X[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.CO[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23393_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.CO[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23351_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.CO[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23354_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23355_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23357_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23358_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23360_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23361_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23363_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23364_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23355_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23366_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23361_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23369_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23370_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23370_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23372_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23364_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23378_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.CO[9] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23393_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3535.$auto$alumacc.cc:485:replace_alu$7695.CO[10] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.X[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.CO[0] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23351_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23354_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23357_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23360_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23363_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21816[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.CO[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23366_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21816[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23358_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23369_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21822[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23372_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.X[2] \
 $auto$simplemap.cc:117:simplemap_reduce$21816[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.X[4] \
 $auto$simplemap.cc:117:simplemap_reduce$21816[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.X[6] \
 $auto$simplemap.cc:117:simplemap_reduce$21816[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.X[8] \
 $auto$simplemap.cc:117:simplemap_reduce$21816[4] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21816[3] $auto$simplemap.cc:117:simplemap_reduce$21816[2] \
 $auto$simplemap.cc:117:simplemap_reduce$21822[1] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21816[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23378_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.X[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.CO[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23393_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.CO[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23351_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.CO[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23354_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23355_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23357_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23358_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23360_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23361_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23363_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23364_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23355_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23366_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23361_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23369_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23370_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23370_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23372_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23364_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23378_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.CO[9] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23393_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4610.$auto$alumacc.cc:485:replace_alu$7695.CO[10] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.X[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.CO[0] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23351_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23354_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23357_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23360_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23363_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21833[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.CO[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23366_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21833[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23358_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23369_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21839[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23372_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.X[2] \
 $auto$simplemap.cc:117:simplemap_reduce$21833[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.X[4] \
 $auto$simplemap.cc:117:simplemap_reduce$21833[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.X[6] \
 $auto$simplemap.cc:117:simplemap_reduce$21833[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.X[8] \
 $auto$simplemap.cc:117:simplemap_reduce$21833[4] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21833[3] $auto$simplemap.cc:117:simplemap_reduce$21833[2] \
 $auto$simplemap.cc:117:simplemap_reduce$21839[1] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21833[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23378_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.X[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.CO[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23393_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.CO[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23351_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.CO[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23354_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23355_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23357_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23358_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23360_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23361_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23363_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23364_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23355_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23366_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23361_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23369_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23370_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23370_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23372_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23364_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23378_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.CO[9] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23393_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4075.$auto$alumacc.cc:485:replace_alu$7695.CO[10] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.X[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.CO[0] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23351_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23354_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23357_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23360_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23363_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21850[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.CO[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23366_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21850[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23358_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23369_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21856[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23372_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.X[2] \
 $auto$simplemap.cc:117:simplemap_reduce$21850[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.X[4] \
 $auto$simplemap.cc:117:simplemap_reduce$21850[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.X[6] \
 $auto$simplemap.cc:117:simplemap_reduce$21850[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.X[8] \
 $auto$simplemap.cc:117:simplemap_reduce$21850[4] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21850[3] $auto$simplemap.cc:117:simplemap_reduce$21850[2] \
 $auto$simplemap.cc:117:simplemap_reduce$21856[1] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21850[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23378_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.X[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.CO[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23393_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.CO[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23351_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.CO[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23354_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23355_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23357_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23358_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23360_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23361_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23363_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23364_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23355_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23366_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23361_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23369_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23370_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23370_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23372_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23364_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23378_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.CO[9] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23393_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3978.$auto$alumacc.cc:485:replace_alu$7695.CO[10] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.X[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.CO[0] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23351_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23354_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23357_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23360_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23363_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21867[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.CO[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23366_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21867[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23358_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23369_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21873[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23372_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.X[2] \
 $auto$simplemap.cc:117:simplemap_reduce$21867[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.X[4] \
 $auto$simplemap.cc:117:simplemap_reduce$21867[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.X[6] \
 $auto$simplemap.cc:117:simplemap_reduce$21867[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.X[8] \
 $auto$simplemap.cc:117:simplemap_reduce$21867[4] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21867[3] $auto$simplemap.cc:117:simplemap_reduce$21867[2] \
 $auto$simplemap.cc:117:simplemap_reduce$21873[1] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21867[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23378_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.X[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.CO[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23393_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.CO[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23351_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.CO[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23354_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23355_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23357_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23358_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23360_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23361_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23363_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23364_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23355_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23366_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23361_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23369_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23370_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23370_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23372_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23364_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23378_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.CO[9] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23393_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4070.$auto$alumacc.cc:485:replace_alu$7695.CO[10] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.X[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.CO[0] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23351_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23354_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23357_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23360_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23363_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21884[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.CO[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23366_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21884[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23358_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23369_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21890[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23372_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.X[2] \
 $auto$simplemap.cc:117:simplemap_reduce$21884[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.X[4] \
 $auto$simplemap.cc:117:simplemap_reduce$21884[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.X[6] \
 $auto$simplemap.cc:117:simplemap_reduce$21884[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.X[8] \
 $auto$simplemap.cc:117:simplemap_reduce$21884[4] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21884[3] $auto$simplemap.cc:117:simplemap_reduce$21884[2] \
 $auto$simplemap.cc:117:simplemap_reduce$21890[1] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21884[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23378_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.X[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.CO[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23393_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.CO[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23351_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.CO[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23354_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23355_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23357_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23358_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23360_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23361_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23363_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23364_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23355_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23366_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23361_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23369_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23370_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23370_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23372_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23364_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23378_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.CO[9] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23393_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4254.$auto$alumacc.cc:485:replace_alu$7695.CO[10] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.X[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.CO[0] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23351_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23354_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23357_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23360_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23363_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21901[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.CO[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23366_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21901[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23358_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23369_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21907[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23372_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.X[2] \
 $auto$simplemap.cc:117:simplemap_reduce$21901[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.X[4] \
 $auto$simplemap.cc:117:simplemap_reduce$21901[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.X[6] \
 $auto$simplemap.cc:117:simplemap_reduce$21901[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.X[8] \
 $auto$simplemap.cc:117:simplemap_reduce$21901[4] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21901[3] $auto$simplemap.cc:117:simplemap_reduce$21901[2] \
 $auto$simplemap.cc:117:simplemap_reduce$21907[1] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21901[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23378_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.X[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.CO[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23393_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.CO[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23351_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.CO[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23354_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23355_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23357_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23358_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23360_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23361_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23363_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23364_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23355_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23366_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23361_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23369_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23370_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23370_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23372_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23364_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23378_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.CO[9] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23393_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3455.$auto$alumacc.cc:485:replace_alu$7695.CO[10] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.X[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.CO[0] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23351_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23354_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23357_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23360_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23363_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21918[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.CO[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23366_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21918[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23358_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23369_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21924[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23372_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.X[2] \
 $auto$simplemap.cc:117:simplemap_reduce$21918[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.X[4] \
 $auto$simplemap.cc:117:simplemap_reduce$21918[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.X[6] \
 $auto$simplemap.cc:117:simplemap_reduce$21918[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.X[8] \
 $auto$simplemap.cc:117:simplemap_reduce$21918[4] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21918[3] $auto$simplemap.cc:117:simplemap_reduce$21918[2] \
 $auto$simplemap.cc:117:simplemap_reduce$21924[1] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21918[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23378_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.X[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.CO[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23393_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.CO[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23351_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.CO[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23354_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23355_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23357_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23358_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23360_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23361_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23363_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23364_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23355_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23366_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23361_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23369_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23370_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23370_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23372_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23364_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23378_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.CO[9] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23393_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3463.$auto$alumacc.cc:485:replace_alu$7695.CO[10] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.X[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.CO[0] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23351_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23354_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23357_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23360_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23363_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21935[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.CO[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23366_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21935[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23358_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23369_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21941[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23372_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.X[2] \
 $auto$simplemap.cc:117:simplemap_reduce$21935[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.X[4] \
 $auto$simplemap.cc:117:simplemap_reduce$21935[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.X[6] \
 $auto$simplemap.cc:117:simplemap_reduce$21935[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.X[8] \
 $auto$simplemap.cc:117:simplemap_reduce$21935[4] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21935[3] $auto$simplemap.cc:117:simplemap_reduce$21935[2] \
 $auto$simplemap.cc:117:simplemap_reduce$21941[1] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21935[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23378_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.X[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.CO[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23393_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.CO[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23351_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.CO[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23354_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23355_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23357_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23358_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23360_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23361_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23363_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23364_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23355_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23366_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23361_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23369_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23370_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23370_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23372_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23364_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23378_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.CO[9] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23393_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3460.$auto$alumacc.cc:485:replace_alu$7695.CO[10] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.X[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.CO[0] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23351_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23354_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23357_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23360_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23363_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21952[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.CO[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23366_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21952[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23358_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23369_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21958[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23372_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.X[2] \
 $auto$simplemap.cc:117:simplemap_reduce$21952[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.X[4] \
 $auto$simplemap.cc:117:simplemap_reduce$21952[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.X[6] \
 $auto$simplemap.cc:117:simplemap_reduce$21952[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.X[8] \
 $auto$simplemap.cc:117:simplemap_reduce$21952[4] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21952[3] $auto$simplemap.cc:117:simplemap_reduce$21952[2] \
 $auto$simplemap.cc:117:simplemap_reduce$21958[1] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21952[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23378_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.X[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.CO[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23393_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.CO[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23351_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.CO[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23354_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23355_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23357_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23358_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23360_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23361_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23363_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23364_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23355_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23366_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23361_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23369_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23370_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23370_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23372_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23364_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23378_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.CO[9] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23393_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3472.$auto$alumacc.cc:485:replace_alu$7695.CO[10] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.X[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.CO[0] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23351_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23354_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23357_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23360_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23363_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21969[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.CO[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23366_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21969[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23358_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23369_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21975[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23372_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.X[2] \
 $auto$simplemap.cc:117:simplemap_reduce$21969[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.X[4] \
 $auto$simplemap.cc:117:simplemap_reduce$21969[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.X[6] \
 $auto$simplemap.cc:117:simplemap_reduce$21969[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.X[8] \
 $auto$simplemap.cc:117:simplemap_reduce$21969[4] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21969[3] $auto$simplemap.cc:117:simplemap_reduce$21969[2] \
 $auto$simplemap.cc:117:simplemap_reduce$21975[1] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21969[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23378_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.X[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.CO[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23393_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.CO[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23351_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.CO[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23354_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23355_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23357_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23358_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23360_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23361_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23363_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23364_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23355_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23366_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23361_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23369_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23370_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23370_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23372_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23364_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23378_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.CO[9] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23393_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3467.$auto$alumacc.cc:485:replace_alu$7695.CO[10] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21987[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.BB[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3364.$auto$alumacc.cc:485:replace_alu$11012.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24139_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21993[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3364.$auto$alumacc.cc:485:replace_alu$11012.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3364.$auto$alumacc.cc:485:replace_alu$11012.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24145_Y 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[26] $auto$hard_block.cc:122:cell_hard_block$3269.B[25] \
 $auto$simplemap.cc:117:simplemap_reduce$21987[1] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21987[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3364.$auto$alumacc.cc:485:replace_alu$11012.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3364.$auto$alumacc.cc:485:replace_alu$11012.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$24151_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.BB[3] \
 $auto$simplemap.cc:117:simplemap_reduce$22024[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.CO[3] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3364.$auto$alumacc.cc:485:replace_alu$11012.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24139_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3364.$auto$alumacc.cc:485:replace_alu$11012.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24143_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3364.$auto$alumacc.cc:485:replace_alu$11012.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24145_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3364.$auto$alumacc.cc:485:replace_alu$11012.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24136_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3364.$auto$alumacc.cc:485:replace_alu$11012.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$24151_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3364.$auto$alumacc.cc:485:replace_alu$11012.CO[9] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3365.$auto$alumacc.cc:485:replace_alu$11026.CO[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.BB[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24136_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22009[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3365.$auto$alumacc.cc:485:replace_alu$11026.CO[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3365.$auto$alumacc.cc:485:replace_alu$11026.CO[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.BB[2] \
 $auto$simplemap.cc:117:simplemap_reduce$22009[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.A[8] \
 $auto$simplemap.cc:117:simplemap_reduce$21987[4] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21987[3] $auto$simplemap.cc:117:simplemap_reduce$21987[2] \
 $auto$simplemap.cc:117:simplemap_reduce$21993[1] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21987[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3365.$auto$alumacc.cc:485:replace_alu$11026.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3365.$auto$alumacc.cc:485:replace_alu$11026.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$24151_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.BB[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24133_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24134_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24134_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24142_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24143_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24143_Y \
 $auto$simplemap.cc:117:simplemap_reduce$22018 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3365.$auto$alumacc.cc:485:replace_alu$11026.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24136_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3365.$auto$alumacc.cc:485:replace_alu$11026.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$24151_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3365.$auto$alumacc.cc:485:replace_alu$11026.CO[9] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.BB[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24133_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21987[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.BB[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24142_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21993[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24145_Y 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.BB[2] \
 $auto$simplemap.cc:117:simplemap_reduce$22024[1] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.BB[4] \
 $auto$simplemap.cc:117:simplemap_reduce$21987[2] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[30] $auto$hard_block.cc:122:cell_hard_block$3269.B[29] \
 $auto$simplemap.cc:117:simplemap_reduce$21987[3] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21987[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$24151_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24143_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24145_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24136_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$24151_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.CO[9] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24343_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.G[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24346_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.G[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24349_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.G[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24352_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22040[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.CO[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24364_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22040[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24347_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24367_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22040[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24353_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24370_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22049[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24376_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22049[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24370_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24379_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22054[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24382_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.X[2] \
 $auto$simplemap.cc:117:simplemap_reduce$22040[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.X[4] \
 $auto$simplemap.cc:117:simplemap_reduce$22040[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.X[6] \
 $auto$simplemap.cc:117:simplemap_reduce$22040[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.X[8] \
 $auto$simplemap.cc:117:simplemap_reduce$22040[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.BB[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.BB[10] \
 $auto$simplemap.cc:117:simplemap_reduce$22040[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.BB[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.BB[12] \
 $auto$simplemap.cc:117:simplemap_reduce$22040[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.BB[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.BB[14] \
 $auto$simplemap.cc:117:simplemap_reduce$22040[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.G[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24343_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24344_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.G[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24346_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24347_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.G[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24349_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24350_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.G[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24352_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24353_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24344_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24364_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24350_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24367_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24368_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24368_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24376_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24379_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24382_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.CO[15] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.X[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.CO[0] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24340_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24343_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24346_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24349_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24352_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22069[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.CO[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24364_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22069[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24347_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24367_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22069[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24353_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24370_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22078[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24376_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22078[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24370_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24379_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22083[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24382_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.X[2] \
 $auto$simplemap.cc:117:simplemap_reduce$22069[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.X[4] \
 $auto$simplemap.cc:117:simplemap_reduce$22069[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.X[6] \
 $auto$simplemap.cc:117:simplemap_reduce$22069[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.X[8] \
 $auto$simplemap.cc:117:simplemap_reduce$22069[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[10] \
 $auto$simplemap.cc:117:simplemap_reduce$22069[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[12] \
 $auto$simplemap.cc:117:simplemap_reduce$22069[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[14] \
 $auto$simplemap.cc:117:simplemap_reduce$22069[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.CO[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24340_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.CO[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24343_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24344_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24346_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24347_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24349_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24350_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24352_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24353_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24344_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24364_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24350_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24367_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24368_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24368_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24376_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24379_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24382_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.CO[15] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.Y[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3327.$auto$alumacc.cc:485:replace_alu$11341.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24127_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.X[5] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B[18] $auto$simplemap.cc:117:simplemap_reduce$22137[2] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22137[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3327.$auto$alumacc.cc:485:replace_alu$11341.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24131_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3327.$auto$alumacc.cc:485:replace_alu$11341.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24142_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3327.$auto$alumacc.cc:485:replace_alu$11341.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$24144_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3327.$auto$alumacc.cc:485:replace_alu$11341.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3327.$auto$alumacc.cc:485:replace_alu$11341.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24145_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.Y[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.X[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3327.$auto$alumacc.cc:485:replace_alu$11341.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24139_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3327.$auto$alumacc.cc:485:replace_alu$11341.X[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3327.$auto$alumacc.cc:485:replace_alu$11341.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$24132_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22137[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3327.$auto$alumacc.cc:485:replace_alu$11341.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$24132_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3327.$auto$alumacc.cc:485:replace_alu$11341.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$24144_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22097[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3327.$auto$alumacc.cc:485:replace_alu$11341.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3327.$auto$alumacc.cc:485:replace_alu$11341.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$24151_Y 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[17] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3327.$auto$alumacc.cc:485:replace_alu$11341.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24127_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3327.$auto$alumacc.cc:485:replace_alu$11341.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24128_Y 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[19] $auto$simplemap.cc:117:simplemap_reduce$22137[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3327.$auto$alumacc.cc:485:replace_alu$11341.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24131_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3327.$auto$alumacc.cc:485:replace_alu$11341.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24128_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3327.$auto$alumacc.cc:485:replace_alu$11341.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24139_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3327.$auto$alumacc.cc:485:replace_alu$11341.CO[3] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22097[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3327.$auto$alumacc.cc:485:replace_alu$11341.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24142_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3327.$auto$alumacc.cc:485:replace_alu$11341.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24143_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3327.$auto$alumacc.cc:485:replace_alu$11341.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24143_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3327.$auto$alumacc.cc:485:replace_alu$11341.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24145_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3327.$auto$alumacc.cc:485:replace_alu$11341.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24136_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3327.$auto$alumacc.cc:485:replace_alu$11341.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$24151_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3327.$auto$alumacc.cc:485:replace_alu$11341.CO[9] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24127_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[9] \
 $auto$hard_block.cc:122:cell_hard_block$3269.B[22] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24136_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22103[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.CO[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3326.$auto$alumacc.cc:485:replace_alu$11347.CO[7] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[19] $auto$hard_block.cc:122:cell_hard_block$3269.B[18] \
 $auto$simplemap.cc:117:simplemap_reduce$22097[2] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[21] $auto$hard_block.cc:122:cell_hard_block$3269.B[20] \
 $auto$simplemap.cc:117:simplemap_reduce$22097[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.X[8] \
 $auto$simplemap.cc:117:simplemap_reduce$22097[4] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22097[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3326.$auto$alumacc.cc:485:replace_alu$11347.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3326.$auto$alumacc.cc:485:replace_alu$11347.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$24151_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24127_Y \
 $auto$simplemap.cc:117:simplemap_reduce$22097[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24136_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3326.$auto$alumacc.cc:485:replace_alu$11347.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$24151_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3326.$auto$alumacc.cc:485:replace_alu$11347.CO[9] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.X[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.CO[0] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24340_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24343_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.G[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24346_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.G[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24349_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.G[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24352_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22113[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.CO[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24364_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22113[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24347_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24367_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22113[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24353_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24370_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22122[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24376_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22122[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24370_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24379_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22127[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24382_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.X[2] \
 $auto$simplemap.cc:117:simplemap_reduce$22113[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.X[4] \
 $auto$simplemap.cc:117:simplemap_reduce$22113[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.X[6] \
 $auto$simplemap.cc:117:simplemap_reduce$22113[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.X[8] \
 $auto$simplemap.cc:117:simplemap_reduce$22113[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.BB[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.BB[10] \
 $auto$simplemap.cc:117:simplemap_reduce$22113[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.BB[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.BB[12] \
 $auto$simplemap.cc:117:simplemap_reduce$22113[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.BB[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.BB[14] \
 $auto$simplemap.cc:117:simplemap_reduce$22113[7] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22113[3] $auto$simplemap.cc:117:simplemap_reduce$22113[2] \
 $auto$simplemap.cc:117:simplemap_reduce$22122[1] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22113[5] $auto$simplemap.cc:117:simplemap_reduce$22113[4] \
 $auto$simplemap.cc:117:simplemap_reduce$22122[2] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22113[7] $auto$simplemap.cc:117:simplemap_reduce$22113[6] \
 $auto$simplemap.cc:117:simplemap_reduce$22122[3] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22122[3] $auto$simplemap.cc:117:simplemap_reduce$22122[2] \
 $auto$simplemap.cc:117:simplemap_reduce$22127[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.CO[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24340_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.CO[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.G[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24343_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24344_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.G[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24346_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24347_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.G[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24349_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24350_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.G[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24352_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24353_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24344_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24364_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24350_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24367_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24368_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24368_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24376_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24379_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24382_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.CO[15] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22137[3] $auto$hard_block.cc:122:cell_hard_block$3269.B[19] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24142_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22143[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24145_Y 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.X[6] \
 $auto$simplemap.cc:117:simplemap_reduce$22137[3] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22097[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$24151_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22097[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24142_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24143_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24143_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24145_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24136_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$24151_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.CO[9] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24343_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24346_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24349_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24352_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22462[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.CO[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24364_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22462[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24347_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24367_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22462[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24353_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24370_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22471[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24376_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22471[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24370_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24379_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22476[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24382_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.X[2] \
 $auto$simplemap.cc:117:simplemap_reduce$22462[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.X[8] \
 $auto$simplemap.cc:117:simplemap_reduce$22462[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[10] \
 $auto$simplemap.cc:117:simplemap_reduce$22462[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[12] \
 $auto$simplemap.cc:117:simplemap_reduce$22462[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24343_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24344_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24346_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24347_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24349_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24350_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24352_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24353_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24344_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24364_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24350_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24367_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24368_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24368_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24376_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24379_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$24382_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.CO[15] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.X[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.CO[0] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23351_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23354_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23357_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23360_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23363_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23176[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.CO[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23366_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23176[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23358_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23369_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23182[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23372_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.X[4] \
 $auto$simplemap.cc:117:simplemap_reduce$23176[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.X[6] \
 $auto$simplemap.cc:117:simplemap_reduce$23176[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.X[8] \
 $auto$simplemap.cc:117:simplemap_reduce$23176[4] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23176[3] $auto$simplemap.cc:117:simplemap_reduce$23176[2] \
 $auto$simplemap.cc:117:simplemap_reduce$23182[1] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23176[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23378_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.X[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.CO[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23393_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.CO[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23351_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.CO[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23354_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23355_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23357_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23358_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23360_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23361_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23363_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23364_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23355_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23366_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23361_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23369_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23370_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23370_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23372_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23364_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23378_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.CO[9] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23393_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4615.$auto$alumacc.cc:485:replace_alu$7695.CO[10] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.X[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.CO[0] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23351_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23354_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23357_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23360_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23363_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23193[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.CO[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23366_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23193[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23358_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23369_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23199[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23372_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.X[2] \
 $auto$simplemap.cc:117:simplemap_reduce$23193[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.X[4] \
 $auto$simplemap.cc:117:simplemap_reduce$23193[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.X[6] \
 $auto$simplemap.cc:117:simplemap_reduce$23193[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.X[8] \
 $auto$simplemap.cc:117:simplemap_reduce$23193[4] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23193[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23378_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.X[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.CO[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23393_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.CO[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23351_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.CO[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23354_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23355_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23357_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23358_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23360_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23361_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23363_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23364_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23355_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23366_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23361_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23369_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23370_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23370_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23372_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23364_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23378_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.CO[9] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23393_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4618.$auto$alumacc.cc:485:replace_alu$7695.CO[10] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.X[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.CO[0] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23351_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23354_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23357_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23360_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23363_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23210[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.CO[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23366_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23210[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23358_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23369_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23216[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23372_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.X[2] \
 $auto$simplemap.cc:117:simplemap_reduce$23210[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.X[4] \
 $auto$simplemap.cc:117:simplemap_reduce$23210[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.X[6] \
 $auto$simplemap.cc:117:simplemap_reduce$23210[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.X[8] \
 $auto$simplemap.cc:117:simplemap_reduce$23210[4] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23210[3] $auto$simplemap.cc:117:simplemap_reduce$23210[2] \
 $auto$simplemap.cc:117:simplemap_reduce$23216[1] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23210[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23378_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.X[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.CO[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23393_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.CO[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23351_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.CO[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23354_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23355_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23357_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23358_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23360_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23361_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23363_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23364_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23355_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23366_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23361_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23369_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23370_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23370_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23372_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23364_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23378_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.CO[9] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23393_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5122.$auto$alumacc.cc:485:replace_alu$7695.CO[10] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.X[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.CO[0] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23351_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23354_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23357_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23360_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23363_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23227[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.CO[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23366_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23227[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23358_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23369_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23233[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23372_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.X[2] \
 $auto$simplemap.cc:117:simplemap_reduce$23227[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.X[4] \
 $auto$simplemap.cc:117:simplemap_reduce$23227[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.X[6] \
 $auto$simplemap.cc:117:simplemap_reduce$23227[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.X[8] \
 $auto$simplemap.cc:117:simplemap_reduce$23227[4] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23227[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23378_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.X[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.CO[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23393_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.CO[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23351_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.CO[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23354_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23355_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23357_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23358_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23360_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23361_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23363_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23364_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23355_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23366_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23361_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23369_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23370_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23370_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23372_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23364_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23378_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.CO[9] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23393_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5303.$auto$alumacc.cc:485:replace_alu$7695.CO[10] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.X[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.CO[0] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23351_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23354_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23357_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23360_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23363_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23244[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.CO[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23366_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23244[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23358_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23369_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23250[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23372_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.X[2] \
 $auto$simplemap.cc:117:simplemap_reduce$23244[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.X[4] \
 $auto$simplemap.cc:117:simplemap_reduce$23244[2] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23244[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23378_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.X[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.CO[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23393_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.CO[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23351_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.CO[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23354_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23355_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23357_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23358_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23360_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23361_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23363_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23364_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23355_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23366_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23361_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23369_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23370_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23370_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23372_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23364_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23378_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.CO[9] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23393_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5308.$auto$alumacc.cc:485:replace_alu$7695.CO[10] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.X[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.CO[0] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23351_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23354_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23357_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23360_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23363_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23261[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.CO[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23366_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23261[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23358_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23369_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23267[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23372_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.X[4] \
 $auto$simplemap.cc:117:simplemap_reduce$23261[2] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23261[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23378_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.X[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.CO[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23393_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.CO[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23351_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.CO[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23354_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23355_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23357_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23358_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23360_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23361_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23363_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23364_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23355_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23366_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23361_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23369_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23370_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23370_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23372_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23364_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23378_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.CO[9] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23393_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5488.$auto$alumacc.cc:485:replace_alu$7695.CO[10] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.X[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.CO[0] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23351_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23354_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23357_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23360_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23363_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23278[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.CO[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23366_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23278[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23358_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23369_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23284[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23372_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.X[6] \
 $auto$simplemap.cc:117:simplemap_reduce$23278[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.X[8] \
 $auto$simplemap.cc:117:simplemap_reduce$23278[4] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23278[3] $auto$simplemap.cc:117:simplemap_reduce$23278[2] \
 $auto$simplemap.cc:117:simplemap_reduce$23284[1] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23278[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23378_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.X[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.CO[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23393_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.CO[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23351_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.CO[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23354_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23355_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23357_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23358_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23360_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23361_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23363_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23364_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23355_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23366_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23361_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23369_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23370_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23370_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23372_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$23364_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23378_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.CO[9] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.G[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$23393_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5669.$auto$alumacc.cc:485:replace_alu$7695.CO[10] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.CO[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.BB[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$25278_Y 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23294[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.CO[1] \
 $auto$simplemap.cc:117:simplemap_reduce$23299[0] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23299[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$25287_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.BB[2] \
 $auto$simplemap.cc:117:simplemap_reduce$23294[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.BB[4] \
 $auto$simplemap.cc:117:simplemap_reduce$23294[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.B[6] \
 $auto$simplemap.cc:117:simplemap_reduce$23294[3] 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$23294[3] $auto$simplemap.cc:117:simplemap_reduce$23294[2] \
 $auto$simplemap.cc:117:simplemap_reduce$23299[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.CO[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.CO[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.BB[3] \
 $auto$simplemap.cc:117:simplemap_reduce$23299[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$25278_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$25287_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.CO[7] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[51] $auto$hard_block.cc:122:cell_hard_block$3269.B[0] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[52] $auto$hard_block.cc:122:cell_hard_block$3269.B[1] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[53] $auto$hard_block.cc:122:cell_hard_block$3269.B[2] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[54] $auto$hard_block.cc:122:cell_hard_block$3269.B[3] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[55] $auto$hard_block.cc:122:cell_hard_block$3269.B[4] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[56] $auto$hard_block.cc:122:cell_hard_block$3269.B[5] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[57] $auto$hard_block.cc:122:cell_hard_block$3269.B[6] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[58] $auto$hard_block.cc:122:cell_hard_block$3269.B[7] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[59] $auto$hard_block.cc:122:cell_hard_block$3269.B[8] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[60] $auto$hard_block.cc:122:cell_hard_block$3269.B[9] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[61] $auto$hard_block.cc:122:cell_hard_block$3269.B[10] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[62] $auto$hard_block.cc:122:cell_hard_block$3269.B[11] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[63] $auto$hard_block.cc:122:cell_hard_block$3269.B[12] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[64] $auto$hard_block.cc:122:cell_hard_block$3269.B[13] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[65] $auto$hard_block.cc:122:cell_hard_block$3269.B[14] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3269.B[15] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3269.B[16] 
1 1 

.names vcc $auto$hard_block.cc:122:cell_hard_block$3269.B[31] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3269.B[32] 
1 1 

.names vcc $auto$hard_block.cc:122:cell_hard_block$3269.B[33] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[51] $auto$hard_block.cc:122:cell_hard_block$3269.B[34] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[52] $auto$hard_block.cc:122:cell_hard_block$3269.B[35] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[53] $auto$hard_block.cc:122:cell_hard_block$3269.B[36] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[54] $auto$hard_block.cc:122:cell_hard_block$3269.B[37] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[55] $auto$hard_block.cc:122:cell_hard_block$3269.B[38] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[56] $auto$hard_block.cc:122:cell_hard_block$3269.B[39] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[57] $auto$hard_block.cc:122:cell_hard_block$3269.B[40] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[58] $auto$hard_block.cc:122:cell_hard_block$3269.B[41] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[59] $auto$hard_block.cc:122:cell_hard_block$3269.B[42] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[60] $auto$hard_block.cc:122:cell_hard_block$3269.B[43] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[61] $auto$hard_block.cc:122:cell_hard_block$3269.B[44] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[62] $auto$hard_block.cc:122:cell_hard_block$3269.B[45] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[63] $auto$hard_block.cc:122:cell_hard_block$3269.B[46] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[64] $auto$hard_block.cc:122:cell_hard_block$3269.B[47] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[65] $auto$hard_block.cc:122:cell_hard_block$3269.B[48] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3269.B[49] 
1 1 

.names vcc $auto$hard_block.cc:122:cell_hard_block$3269.B[50] 
1 1 

.names vcc $auto$hard_block.cc:122:cell_hard_block$3269.B[66] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3269.B[67] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[15] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[16] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[33] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[31] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[32] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[49] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.S[1] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[50] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.S[2] $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[66] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[67] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.S[2] $auto$hard_block.cc:122:cell_hard_block$3269.Y_B[15] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.S[0] $auto$hard_block.cc:122:cell_hard_block$3303.S[0] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B_AND_S[33] $auto$hard_block.cc:122:cell_hard_block$3303.S[1] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3192.S[1] $auto$hard_block.cc:122:cell_hard_block$3303.S[3] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.A[0] $auto$hard_block.cc:122:cell_hard_block$3313.B[0] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.A[0] $auto$hard_block.cc:122:cell_hard_block$3313.B[9] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.A[0] $auto$hard_block.cc:122:cell_hard_block$3313.B[18] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.A[0] $auto$hard_block.cc:122:cell_hard_block$3313.B[27] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.A[0] $auto$hard_block.cc:122:cell_hard_block$3313.B[36] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.A[0] $auto$hard_block.cc:122:cell_hard_block$3313.B[45] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3313.A[0] $auto$hard_block.cc:122:cell_hard_block$3313.B[54] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11154 $auto$simplemap.cc:117:simplemap_reduce$11255[0] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11130 $auto$simplemap.cc:117:simplemap_reduce$11673[0] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11811[0] $auto$simplemap.cc:117:simplemap_reduce$11895[0] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11977[1] $auto$simplemap.cc:117:simplemap_reduce$12149[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3365.$auto$alumacc.cc:485:replace_alu$11026.CO[1] \
 $auto$simplemap.cc:117:simplemap_reduce$22009[0] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21987[2] $auto$simplemap.cc:117:simplemap_reduce$22009[2] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21987[3] $auto$simplemap.cc:117:simplemap_reduce$22009[3] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21987[4] $auto$simplemap.cc:117:simplemap_reduce$22009[4] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21987[2] $auto$simplemap.cc:117:simplemap_reduce$22024[2] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21987[3] $auto$simplemap.cc:117:simplemap_reduce$22024[3] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21987[4] $auto$simplemap.cc:117:simplemap_reduce$22024[4] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21993[1] $auto$simplemap.cc:117:simplemap_reduce$22030[1] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22040[0] $auto$simplemap.cc:117:simplemap_reduce$22069[0] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22097[0] $auto$simplemap.cc:117:simplemap_reduce$22137[0] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22097[1] $auto$simplemap.cc:117:simplemap_reduce$22137[1] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22097[4] $auto$simplemap.cc:117:simplemap_reduce$22137[4] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22103[0] $auto$simplemap.cc:117:simplemap_reduce$22143[0] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$22113[0] $auto$simplemap.cc:117:simplemap_reduce$22462[0] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$21806[0] $auto$simplemap.cc:117:simplemap_reduce$22654[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.CO[1] \
 $auto$simplemap.cc:117:simplemap_reduce$23294[0] 
1 1 

.names $auto$rtlil.cc:2598:NotGate$26710 $auto$simplemap.cc:240:simplemap_eqne$10131[2] 
1 1 

.names $auto$simplemap.cc:240:simplemap_eqne$10131[0] $auto$simplemap.cc:240:simplemap_eqne$10904[0] 
1 1 

.names $auto$rtlil.cc:2598:NotGate$26714 $auto$simplemap.cc:240:simplemap_eqne$10904[1] 
1 1 

.names $auto$rtlil.cc:2598:NotGate$26648 $auto$simplemap.cc:240:simplemap_eqne$11803[0] 
1 1 

.names $auto$rtlil.cc:2598:NotGate$26650 $auto$simplemap.cc:240:simplemap_eqne$11803[1] 
1 1 

.names $auto$rtlil.cc:2598:NotGate$26652 $auto$simplemap.cc:240:simplemap_eqne$11803[2] 
1 1 

.names $auto$rtlil.cc:2598:NotGate$26654 $auto$simplemap.cc:240:simplemap_eqne$11969[3] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[3] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[4] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[5] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[6] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[7] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[8] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.X[10] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.X[11] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.X[12] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.X[13] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.X[14] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.X[15] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[10] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[11] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[12] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[13] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[14] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[15] 
1 1 

.names vcc $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.CO[0] 
1 1 

.names vcc $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.CO[1] 
1 1 

.names vcc $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.CO[2] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.X[3] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.X[4] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.X[7] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.X[9] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.Y[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.Y[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.Y[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.B[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.B[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.B[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.BB[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.BB[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.BB[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.CO[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.CO[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.CO[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.CO[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.CO[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.CO[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.X[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.X[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.X[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.X[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.X[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.X[10] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.BB[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.X[11] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.BB[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.X[12] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.BB[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.X[13] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.BB[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.X[14] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.BB[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.X[15] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.G[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.G[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.G[2] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.G[10] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.G[11] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.G[12] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.G[13] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.G[14] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.lcu.G[15] 
1 1 

.names vcc $techmap$auto$hard_block.cc:122:cell_hard_block$3326.$auto$alumacc.cc:485:replace_alu$11347.CO[0] 
1 1 

.names vcc $techmap$auto$hard_block.cc:122:cell_hard_block$3326.$auto$alumacc.cc:485:replace_alu$11347.CO[1] 
1 1 

.names vcc $techmap$auto$hard_block.cc:122:cell_hard_block$3326.$auto$alumacc.cc:485:replace_alu$11347.CO[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.CO[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3326.$auto$alumacc.cc:485:replace_alu$11347.CO[3] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.CO[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3326.$auto$alumacc.cc:485:replace_alu$11347.CO[4] 
1 1 

.names vcc $techmap$auto$hard_block.cc:122:cell_hard_block$3327.$auto$alumacc.cc:485:replace_alu$11341.CO[0] 
1 1 

.names vcc $techmap$auto$hard_block.cc:122:cell_hard_block$3327.$auto$alumacc.cc:485:replace_alu$11341.CO[1] 
1 1 

.names vcc $techmap$auto$hard_block.cc:122:cell_hard_block$3327.$auto$alumacc.cc:485:replace_alu$11341.CO[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3327.$auto$alumacc.cc:485:replace_alu$11341.X[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.X[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3327.$auto$alumacc.cc:485:replace_alu$11341.X[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.X[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3327.$auto$alumacc.cc:485:replace_alu$11341.X[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.Y[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3327.$auto$alumacc.cc:485:replace_alu$11341.X[3] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3327.$auto$alumacc.cc:485:replace_alu$11341.X[5] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.X[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3327.$auto$alumacc.cc:485:replace_alu$11341.X[6] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3327.$auto$alumacc.cc:485:replace_alu$11341.X[7] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$alumacc.cc:485:replace_alu$11412.X[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3327.$auto$alumacc.cc:485:replace_alu$11341.X[8] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3298.$auto$alumacc.cc:485:replace_alu$11072.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3327.$auto$alumacc.cc:485:replace_alu$11341.X[9] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.A[0] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.A[1] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.A[2] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.A[3] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.A[4] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.A[5] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.A[6] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3269.B[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.A[7] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.X[10] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.X[11] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.X[12] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.X[13] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.X[14] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.X[15] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[10] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[11] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[12] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[13] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[14] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[15] 
1 1 

.names vcc $techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.CO[0] 
1 1 

.names vcc $techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.CO[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.CO[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.B[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.B[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.B[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.BB[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.BB[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.BB[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.CO[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.CO[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.CO[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.CO[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.CO[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.CO[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.X[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.X[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.X[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.X[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.X[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.X[10] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.BB[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.X[11] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.BB[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.X[12] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.BB[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.X[13] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.BB[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.X[14] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.BB[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.X[15] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.G[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.G[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3359.$auto$alumacc.cc:485:replace_alu$11072.lcu.G[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.G[2] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.G[10] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.G[11] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.G[12] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.G[13] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.G[14] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.lcu.G[15] 
1 1 

.names vcc $techmap$auto$hard_block.cc:122:cell_hard_block$3364.$auto$alumacc.cc:485:replace_alu$11012.CO[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3364.$auto$alumacc.cc:485:replace_alu$11012.CO[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3360.$auto$alumacc.cc:485:replace_alu$11041.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3365.$auto$alumacc.cc:485:replace_alu$11026.CO[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6125.$auto$alumacc.cc:485:replace_alu$17463.CO[0] 
1 1 

.names gnd depth_out~10 
1 1 

.names gnd depth_out~11 
1 1 

.names gnd depth_out~12 
1 1 

.names gnd depth_out~13 
1 1 

.names gnd depth_out~14 
1 1 

.names gnd depth_out~15 
1 1 

.names gnd depth_out~8 
1 1 

.names gnd depth_out~9 
1 1 

.names unconn lNOT~259 
1 1 

.names unconn lNOT~260 
1 1 

.names unconn lNOT~261 
1 1 

.names unconn lNOT~262 
1 1 

.names unconn lNOT~263 
1 1 

.names unconn lNOT~264 
1 1 

.names unconn lNOT~265 
1 1 

.names unconn lNOT~266 
1 1 

.names unconn lNOT~267 
1 1 

.names unconn lNOT~268 
1 1 

.names lNOT~273 lNOT~274 
1 1 

.names lNOT~273 lNOT~275 
1 1 

.names lNOT~273 lNOT~276 
1 1 

.names lNOT~273 lNOT~277 
1 1 

.names lNOT~282 lNOT~283 
1 1 

.names lNOT~282 lNOT~284 
1 1 

.names lNOT~282 lNOT~285 
1 1 

.names lNOT~282 lNOT~286 
1 1 

.names lNOT~291 lNOT~292 
1 1 

.names lNOT~291 lNOT~293 
1 1 

.names lNOT~291 lNOT~294 
1 1 

.names lNOT~291 lNOT~295 
1 1 

.names lNOT~300 lNOT~301 
1 1 

.names lNOT~300 lNOT~302 
1 1 

.names lNOT~300 lNOT~303 
1 1 

.names lNOT~300 lNOT~304 
1 1 

.names lNOT~309 lNOT~310 
1 1 

.names lNOT~309 lNOT~311 
1 1 

.names lNOT~309 lNOT~312 
1 1 

.names lNOT~309 lNOT~313 
1 1 

.names lNOT~318 lNOT~319 
1 1 

.names lNOT~318 lNOT~320 
1 1 

.names lNOT~318 lNOT~321 
1 1 

.names lNOT~318 lNOT~322 
1 1 

.names lNOT~327 lNOT~328 
1 1 

.names lNOT~327 lNOT~329 
1 1 

.names lNOT~327 lNOT~330 
1 1 

.names lNOT~327 lNOT~331 
1 1 

.names lNOT~278 lNOT~332 
1 1 

.names lNOT~279 lNOT~333 
1 1 

.names lNOT~280 lNOT~334 
1 1 

.names lNOT~281 lNOT~335 
1 1 

.names lNOT~282 lNOT~336 
1 1 

.names lNOT~282 lNOT~337 
1 1 

.names lNOT~282 lNOT~338 
1 1 

.names lNOT~282 lNOT~339 
1 1 

.names lNOT~282 lNOT~340 
1 1 

.names lNOT~345 lNOT~346 
1 1 

.names lNOT~345 lNOT~347 
1 1 

.names lNOT~345 lNOT~348 
1 1 

.names lNOT~345 lNOT~349 
1 1 

.names lNOT~354 lNOT~355 
1 1 

.names lNOT~354 lNOT~356 
1 1 

.names lNOT~354 lNOT~357 
1 1 

.names lNOT~354 lNOT~358 
1 1 

.names gnd offchip_sram_addr~17 
1 1 

.names gnd offchip_sram_addr~18 
1 1 

.names vcc offchip_sram_oe~1 
1 1 

.names offchip_sram_we~6 offchip_sram_we~0 
1 1 

.names offchip_sram_we~6 offchip_sram_we~1 
1 1 

.names offchip_sram_we~6 offchip_sram_we~2 
1 1 

.names offchip_sram_we~6 offchip_sram_we~3 
1 1 

.names offchip_sram_we~6 offchip_sram_we~4 
1 1 

.names offchip_sram_we~6 offchip_sram_we~5 
1 1 

.names offchip_sram_we~6 offchip_sram_we~7 
1 1 

.names gnd tm3_vidout_blue~0 
1 1 

.names gnd tm3_vidout_blue~1 
1 1 

.names gnd tm3_vidout_green~0 
1 1 

.names gnd tm3_vidout_green~1 
1 1 

.names tm3_vidout_blue~2 tm3_vidout_green~2 
1 1 

.names tm3_vidout_blue~3 tm3_vidout_green~3 
1 1 

.names tm3_vidout_blue~4 tm3_vidout_green~4 
1 1 

.names tm3_vidout_blue~5 tm3_vidout_green~5 
1 1 

.names tm3_vidout_blue~6 tm3_vidout_green~6 
1 1 

.names tm3_vidout_blue~7 tm3_vidout_green~7 
1 1 

.names tm3_vidout_blue~8 tm3_vidout_green~8 
1 1 

.names tm3_vidout_blue~9 tm3_vidout_green~9 
1 1 

.names tm3_vidout_red~1 tm3_vidout_red~0 
1 1 

.names v_nd_s1_left_2to0 v_nd_s1_right_2to0 
1 1 

.names v_nd_s2_left_2to0 v_nd_s2_right_2to0 
1 1 

.names v_nd_s4_left_2to0 v_nd_s4_right_2to0 
1 1 

.subckt CLOCK_GATING I=tm3_clk_v0

.end 


.model adder 

.inputs a b cin 

.outputs cout sumout 

.blackbox 


.end 

.model CLOCK_GATING
.inputs I
.blackbox
.end

