// Seed: 1273459097
module module_0 (
    output wire  id_0,
    input  wand  id_1,
    input  uwire id_2,
    input  wire  id_3
);
  wire id_5;
  ;
  logic id_6;
  wire  id_7;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    input tri1 id_2,
    input wor id_3,
    output wire id_4
);
  wire id_6;
  wire id_7;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_0,
      id_2
  );
  wire [-1 : -1] id_8;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output reg id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  module_2 modCall_1 (
      id_7,
      id_1,
      id_7,
      id_2
  );
  always @(*) id_4 <= 1'b0 + id_3;
endmodule
