if {![file exists "C:/Users/Duncan/git/ForthCPU/tests/alu_tests/alu_tests.mpf"]} { 
	project new "C:/Users/Duncan/git/ForthCPU/tests/alu_tests" alu_tests
	project addfile "C:/Users/Duncan/git/ForthCPU/impl1/tests/alu_tests.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/impl1/source/registers.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/impl1/source/alu.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/impl1/source/multiplier.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/impl1/source/forth_cpu.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/impl1/source/instruction_decode.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/impl1/source/register.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/impl1/source/register_file.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/impl1/tests/data_sources_testbench.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/impl1/tests/forth_cpu_testbench.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/impl1/tests/instruction_decoder_testbench.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/impl1/tests/register_file_testbench.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/impl1/tests/register_testbench.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/impl1/tests/regs_testbench.v"
	vlib  work
	vdel -lib work -all 
	vlib work
	vlog -sv -mfcu \
	+incdir+C:/Users/Duncan/git/ForthCPU/impl1/tests \
	+incdir+C:/Users/Duncan/git/ForthCPU/impl1/source \
 -work work \
	"C:/Users/Duncan/git/ForthCPU/impl1/tests/alu_tests.v" \
	"C:/Users/Duncan/git/ForthCPU/impl1/source/registers.v" \
	"C:/Users/Duncan/git/ForthCPU/impl1/source/alu.v" \
	"C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources.v" \
	"C:/Users/Duncan/git/ForthCPU/impl1/source/multiplier.v" \
	"C:/Users/Duncan/git/ForthCPU/impl1/source/forth_cpu.v" \
	"C:/Users/Duncan/git/ForthCPU/impl1/source/instruction_decode.v" \
	"C:/Users/Duncan/git/ForthCPU/impl1/source/register.v" \
	"C:/Users/Duncan/git/ForthCPU/impl1/source/register_file.v" \
	"C:/Users/Duncan/git/ForthCPU/impl1/tests/data_sources_testbench.v" \
	"C:/Users/Duncan/git/ForthCPU/impl1/tests/forth_cpu_testbench.v" \
	"C:/Users/Duncan/git/ForthCPU/impl1/tests/instruction_decoder_testbench.v" \
	"C:/Users/Duncan/git/ForthCPU/impl1/tests/register_file_testbench.v" \
	"C:/Users/Duncan/git/ForthCPU/impl1/tests/register_testbench.v" \
	"C:/Users/Duncan/git/ForthCPU/impl1/tests/regs_testbench.v"
} else {
	project open "C:/Users/Duncan/git/ForthCPU/tests/alu_tests/alu_tests"
	project compileoutofdate
}
vsim -L work -L pmi_work -L ovi_machxo3l  alu_tests
view wave
add wave /*
run 1000ns
