
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035965                       # Number of seconds simulated
sim_ticks                                 35964896001                       # Number of ticks simulated
final_tick                               563881152660                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 253699                       # Simulator instruction rate (inst/s)
host_op_rate                                   328974                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2840899                       # Simulator tick rate (ticks/s)
host_mem_usage                               16911776                       # Number of bytes of host memory used
host_seconds                                 12659.69                       # Real time elapsed on the host
sim_insts                                  3211750529                       # Number of instructions simulated
sim_ops                                    4164705235                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1130112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2129024                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1835136                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5099136                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1583360                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1583360                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8829                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16633                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14337                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 39837                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12370                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12370                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        46267                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     31422641                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        35590                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     59197279                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        53385                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     51025756                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               141780919                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        46267                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        35590                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        53385                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             135243                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          44025152                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               44025152                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          44025152                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        46267                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     31422641                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        35590                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     59197279                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        53385                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     51025756                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              185806070                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86246754                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31065997                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25267729                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2074198                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13087449                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12238134                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3188394                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91293                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     34343901                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             169675287                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31065997                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15426528                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             35633098                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10650907                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5733273                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         16781853                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       822509                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84251424                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.480922                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.296930                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48618326     57.71%     57.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1910502      2.27%     59.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2486675      2.95%     62.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3779419      4.49%     67.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3665379      4.35%     71.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2793839      3.32%     75.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1657378      1.97%     77.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2495108      2.96%     80.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        16844798     19.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84251424                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.360199                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.967324                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        35487340                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5618051                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34335947                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       269170                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8540910                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5270491                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          313                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202945703                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1342                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8540910                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        37356220                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1025263                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1852139                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         32692206                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2784681                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197057202                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          859                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1201580                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       876489                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           47                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    274559966                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    917715287                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    917715287                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       103810872                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41896                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23711                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7888664                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18254165                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9685872                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       187484                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2959913                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183175113                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39816                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147580144                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       276733                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     59562045                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    181021600                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6480                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84251424                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.751663                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.898437                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29501636     35.02%     35.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18433434     21.88%     56.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11850388     14.07%     70.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8142306      9.66%     80.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7629968      9.06%     89.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4056271      4.81%     94.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2992399      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       896781      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       748241      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84251424                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         725688     69.03%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             7      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        149777     14.25%     83.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       175765     16.72%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    122792920     83.20%     83.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2084755      1.41%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14560737      9.87%     94.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8125063      5.51%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147580144                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.711139                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1051237                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007123                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    380739674                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    242777787                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143422764                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     148631381                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       499912                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      6986231                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2096                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          854                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2463423                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          346                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8540910                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         601382                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        98065                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183214929                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1185125                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18254165                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9685872                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23148                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         74559                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          854                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1269016                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1170575                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2439591                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    144734197                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13706201                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2845939                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21641088                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20270245                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7934887                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.678141                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143460689                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143422764                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92145656                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        258760929                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.662935                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356103                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     60310658                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2108581                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75710514                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.623347                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.152376                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29376854     38.80%     38.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21656258     28.60%     67.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7992419     10.56%     77.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4574412      6.04%     84.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3808057      5.03%     89.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1849177      2.44%     91.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1882695      2.49%     93.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       799328      1.06%     95.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3771314      4.98%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75710514                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3771314                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255154281                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          374975582                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32037                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1995330                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.862468                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.862468                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.159464                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.159464                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       651317092                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      198076005                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      187496896                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86246754                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30654570                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25147220                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1994583                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13015944                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11974921                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3124179                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        86215                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31685326                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             168473338                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30654570                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15099100                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36206100                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10697319                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7318637                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15500884                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       796527                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83880373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.467775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.327227                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47674273     56.84%     56.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3610465      4.30%     61.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3164101      3.77%     64.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3409653      4.06%     68.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2987212      3.56%     72.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1557784      1.86%     74.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1020771      1.22%     75.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2681066      3.20%     78.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17775048     21.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83880373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.355429                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.953388                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33328090                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6907705                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34442848                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       537810                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8663918                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5019422                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6431                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     199769346                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        50571                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8663918                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34980104                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        3290234                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       945897                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33294643                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2705575                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     193010711                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        13967                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1687356                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       742803                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          240                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    268100974                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    900085753                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    900085753                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    166442105                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       101658800                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33586                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17721                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7191057                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     19007575                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9908319                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       238714                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3312845                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         181947623                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        33563                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        146190353                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       280111                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     60343729                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    184528723                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1855                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83880373                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.742843                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.906041                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30205450     36.01%     36.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17643865     21.03%     57.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11939002     14.23%     71.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7559416      9.01%     80.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7416729      8.84%     89.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4397331      5.24%     94.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3339262      3.98%     98.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       733451      0.87%     99.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       645867      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83880373                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1072118     70.10%     70.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            41      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        201915     13.20%     83.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       255251     16.69%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120288116     82.28%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1997657      1.37%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15854      0.01%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15571187     10.65%     94.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8317539      5.69%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     146190353                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.695024                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1529325                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.010461                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    378070510                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    242325936                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    142103425                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     147719678                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       260687                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6942756                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          442                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1042                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2261209                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          564                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8663918                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        2511868                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       159870                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    181981186                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       308182                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     19007575                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9908319                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17709                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        114777                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         6653                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1042                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1222165                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1113315                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2335480                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    143655147                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14632191                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2535201                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22718724                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20362636                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8086533                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.665630                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             142247343                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            142103425                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92736241                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        259016682                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.647638                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358032                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98900664                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121080601                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     60903878                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31708                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2019891                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75216454                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.609762                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.166286                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     30389601     40.40%     40.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20236100     26.90%     67.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8293623     11.03%     78.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4238072      5.63%     83.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3649582      4.85%     88.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1788799      2.38%     91.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1983464      2.64%     93.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       997772      1.33%     95.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3639441      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75216454                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98900664                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121080601                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19711924                       # Number of memory references committed
system.switch_cpus1.commit.loads             12064818                       # Number of loads committed
system.switch_cpus1.commit.membars              15854                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17382963                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108939940                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2387974                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3639441                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           253561492                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          372640975                       # The number of ROB writes
system.switch_cpus1.timesIdled                  42064                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2366381                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98900664                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121080601                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98900664                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.872054                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.872054                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.146718                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.146718                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       648611078                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      194953150                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      187362967                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31708                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                86246754                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30710762                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26857452                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1943868                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     15339174                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        14763329                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2207480                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        61436                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     36208750                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             170922645                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30710762                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16970809                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35174382                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        9542976                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4308102                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         17849382                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       771171                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83279304                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.362161                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.170328                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        48104922     57.76%     57.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1738569      2.09%     59.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3182954      3.82%     63.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2990095      3.59%     67.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         4930480      5.92%     73.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         5132430      6.16%     79.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1214229      1.46%     80.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          910044      1.09%     81.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        15075581     18.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83279304                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.356080                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.981786                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        37350663                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4168802                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34041683                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       135687                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       7582465                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3334504                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5604                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     191199077                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1349                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       7582465                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        38918272                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1549058                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       462669                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32595033                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2171797                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     186170113                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           29                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        742199                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       875699                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    247159035                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    847356564                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    847356564                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    160908539                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        86250496                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        21937                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        10720                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5823208                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     28664458                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6220258                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       101844                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1911529                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         176189865                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        21424                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        148750183                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       198525                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     52776687                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    144924915                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     83279304                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.786160                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.841502                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28887615     34.69%     34.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15569318     18.70%     53.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13445954     16.15%     69.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8297572      9.96%     79.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8697808     10.44%     89.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      5108411      6.13%     96.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2259452      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       599150      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       414024      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83279304                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         584451     66.22%     66.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        188591     21.37%     87.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       109607     12.42%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    116642564     78.42%     78.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1171033      0.79%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        10704      0.01%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     25630676     17.23%     96.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      5295206      3.56%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     148750183                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.724705                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             882649                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005934                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    381860844                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    228988422                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    143908056                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     149632832                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       363876                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      8166327                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1053                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          447                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      1519231                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       7582465                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         918961                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        62567                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    176211292                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       207186                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     28664458                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6220258                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        10720                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         32719                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          241                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          447                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1036929                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1143915                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2180844                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    145979111                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     24639414                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2771072                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            29804340                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        22065225                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           5164926                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.692575                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             144069175                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            143908056                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         88406561                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        215671746                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.668562                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.409913                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    108125392                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    122810513                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     53401476                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        21408                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1949018                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75696839                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.622399                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.320264                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     34848808     46.04%     46.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     16032559     21.18%     67.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8978436     11.86%     79.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3037986      4.01%     83.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2907781      3.84%     86.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1206370      1.59%     88.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      3245678      4.29%     92.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       943686      1.25%     94.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      4495535      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75696839                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    108125392                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     122810513                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              25199158                       # Number of memory references committed
system.switch_cpus2.commit.loads             20498131                       # Number of loads committed
system.switch_cpus2.commit.membars              10704                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19233264                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        107201787                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1658698                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      4495535                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           247413293                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          360012841                       # The number of ROB writes
system.switch_cpus2.timesIdled                  31788                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2967450                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          108125392                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            122810513                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    108125392                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.797655                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.797655                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.253675                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.253675                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       675349119                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      188582246                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      197150651                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         21408                       # number of misc regfile writes
system.l20.replacements                          8842                       # number of replacements
system.l20.tagsinuse                     10239.965618                       # Cycle average of tags in use
system.l20.total_refs                          554292                       # Total number of references to valid blocks.
system.l20.sampled_refs                         19082                       # Sample count of references to valid blocks.
system.l20.avg_refs                         29.047899                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          567.018325                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.899368                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3783.330240                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          5881.717685                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.055373                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000771                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.369466                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.574386                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999997                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        43433                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  43433                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           25385                       # number of Writeback hits
system.l20.Writeback_hits::total                25385                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        43433                       # number of demand (read+write) hits
system.l20.demand_hits::total                   43433                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        43433                       # number of overall hits
system.l20.overall_hits::total                  43433                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8821                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8834                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            8                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  8                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8829                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8842                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8829                       # number of overall misses
system.l20.overall_misses::total                 8842                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1135358                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1085730125                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1086865483                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data       752887                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total       752887                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1135358                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1086483012                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1087618370                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1135358                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1086483012                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1087618370                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        52254                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              52267                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        25385                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            25385                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            8                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                8                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        52262                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               52275                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        52262                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              52275                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.168810                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.169017                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.168937                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.169144                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.168937                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.169144                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 87335.230769                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 123084.698447                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 123032.089993                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data 94110.875000                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 94110.875000                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 87335.230769                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 123058.445124                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 123005.922868                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 87335.230769                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 123058.445124                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 123005.922868                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5922                       # number of writebacks
system.l20.writebacks::total                     5922                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8821                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8834                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            8                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             8                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8829                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8842                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8829                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8842                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1012275                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1002569541                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1003581816                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       676883                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       676883                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1012275                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1003246424                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1004258699                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1012275                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1003246424                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1004258699                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.168810                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.169017                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.168937                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.169144                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.168937                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.169144                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 77867.307692                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 113657.129691                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 113604.461852                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 84610.375000                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 84610.375000                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 77867.307692                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 113630.810284                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 113578.228794                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 77867.307692                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 113630.810284                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 113578.228794                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         16643                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          673689                       # Total number of references to valid blocks.
system.l21.sampled_refs                         26883                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.060038                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           13.830174                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     4.079857                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5788.321502                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4433.768466                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.001351                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000398                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.565266                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.432985                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        78410                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  78410                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           17610                       # number of Writeback hits
system.l21.Writeback_hits::total                17610                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        78410                       # number of demand (read+write) hits
system.l21.demand_hits::total                   78410                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        78410                       # number of overall hits
system.l21.overall_hits::total                  78410                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        16633                       # number of ReadReq misses
system.l21.ReadReq_misses::total                16643                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        16633                       # number of demand (read+write) misses
system.l21.demand_misses::total                 16643                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        16633                       # number of overall misses
system.l21.overall_misses::total                16643                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst       985224                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2143697958                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2144683182                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst       985224                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2143697958                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2144683182                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst       985224                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2143697958                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2144683182                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           10                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        95043                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              95053                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        17610                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            17610                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           10                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        95043                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               95053                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           10                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        95043                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              95053                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.175005                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.175092                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.175005                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.175092                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.175005                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.175092                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 98522.400000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 128882.219564                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 128863.977768                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 98522.400000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 128882.219564                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 128863.977768                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 98522.400000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 128882.219564                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 128863.977768                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4161                       # number of writebacks
system.l21.writebacks::total                     4161                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        16633                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           16643                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        16633                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            16643                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        16633                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           16643                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst       890899                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1987090844                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1987981743                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst       890899                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1987090844                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1987981743                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst       890899                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1987090844                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1987981743                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.175005                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.175092                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.175005                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.175092                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.175005                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.175092                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 89089.900000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 119466.773523                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 119448.521481                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 89089.900000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 119466.773523                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 119448.521481                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 89089.900000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 119466.773523                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 119448.521481                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         14352                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          204424                       # Total number of references to valid blocks.
system.l22.sampled_refs                         26640                       # Sample count of references to valid blocks.
system.l22.avg_refs                          7.673574                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          413.805906                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     8.222628                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  6044.059024                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5821.912442                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.033676                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000669                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.491867                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.473788                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        39131                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  39131                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11009                       # number of Writeback hits
system.l22.Writeback_hits::total                11009                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        39131                       # number of demand (read+write) hits
system.l22.demand_hits::total                   39131                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        39131                       # number of overall hits
system.l22.overall_hits::total                  39131                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        14337                       # number of ReadReq misses
system.l22.ReadReq_misses::total                14352                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        14337                       # number of demand (read+write) misses
system.l22.demand_misses::total                 14352                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        14337                       # number of overall misses
system.l22.overall_misses::total                14352                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2616151                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1730303550                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1732919701                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2616151                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1730303550                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1732919701                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2616151                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1730303550                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1732919701                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        53468                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              53483                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11009                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11009                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        53468                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               53483                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        53468                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              53483                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.268142                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.268347                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.268142                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.268347                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.268142                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.268347                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 174410.066667                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 120687.978657                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 120744.126324                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 174410.066667                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 120687.978657                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 120744.126324                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 174410.066667                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 120687.978657                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 120744.126324                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2287                       # number of writebacks
system.l22.writebacks::total                     2287                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        14337                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           14352                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        14337                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            14352                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        14337                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           14352                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2475089                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1595155770                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1597630859                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2475089                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1595155770                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1597630859                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2475089                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1595155770                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1597630859                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.268142                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.268347                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.268142                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.268347                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.268142                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.268347                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 165005.933333                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 111261.475204                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 111317.646251                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 165005.933333                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 111261.475204                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 111317.646251                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 165005.933333                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 111261.475204                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 111317.646251                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996538                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016789451                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2049978.731855                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996538                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16781834                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16781834                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16781834                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16781834                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16781834                       # number of overall hits
system.cpu0.icache.overall_hits::total       16781834                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1556029                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1556029                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1556029                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1556029                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1556029                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1556029                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16781853                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16781853                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16781853                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16781853                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16781853                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16781853                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 81896.263158                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 81896.263158                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 81896.263158                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 81896.263158                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 81896.263158                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 81896.263158                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1148358                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1148358                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1148358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1148358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1148358                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1148358                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 88335.230769                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 88335.230769                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 88335.230769                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 88335.230769                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 88335.230769                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 88335.230769                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52262                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               173618369                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52518                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3305.883107                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.266871                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.733129                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911199                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088801                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10427552                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10427552                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7183347                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7183347                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17632                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17632                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17610899                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17610899                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17610899                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17610899                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       131995                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       131995                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         4755                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         4755                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       136750                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        136750                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       136750                       # number of overall misses
system.cpu0.dcache.overall_misses::total       136750                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6433816796                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6433816796                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    454734924                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    454734924                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6888551720                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6888551720                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6888551720                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6888551720                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10559547                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10559547                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17632                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17632                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17747649                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17747649                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17747649                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17747649                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012500                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012500                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000662                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000662                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007705                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007705                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007705                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007705                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 48742.882655                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 48742.882655                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 95633.001893                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 95633.001893                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 50373.321536                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 50373.321536                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 50373.321536                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 50373.321536                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1535184                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             20                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 76759.200000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        25385                       # number of writebacks
system.cpu0.dcache.writebacks::total            25385                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        79741                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        79741                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         4747                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         4747                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        84488                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        84488                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        84488                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        84488                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52254                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52254                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            8                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            8                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52262                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52262                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52262                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52262                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1450102466                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1450102466                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       763317                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       763317                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1450865783                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1450865783                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1450865783                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1450865783                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004949                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004949                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002945                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002945                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002945                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002945                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 27751.032763                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 27751.032763                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 95414.625000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 95414.625000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 27761.390360                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 27761.390360                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 27761.390360                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 27761.390360                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               549.996610                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1012279199                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1840507.634545                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst     9.996610                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.016020                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.881405                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15500874                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15500874                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15500874                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15500874                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15500874                       # number of overall hits
system.cpu1.icache.overall_hits::total       15500874                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.cpu1.icache.overall_misses::total           10                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1031924                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1031924                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1031924                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1031924                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1031924                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1031924                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15500884                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15500884                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15500884                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15500884                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15500884                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15500884                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 103192.400000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 103192.400000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 103192.400000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 103192.400000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 103192.400000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 103192.400000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       995224                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       995224                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       995224                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       995224                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       995224                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       995224                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 99522.400000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 99522.400000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 99522.400000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 99522.400000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 99522.400000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 99522.400000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 95043                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               191154253                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 95299                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2005.836924                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.570821                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.429179                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.916292                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.083708                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     11499762                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11499762                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7615209                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7615209                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16906                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16906                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15854                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15854                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19114971                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19114971                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19114971                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19114971                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       354225                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       354225                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           90                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       354315                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        354315                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       354315                       # number of overall misses
system.cpu1.dcache.overall_misses::total       354315                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14395990782                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14395990782                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      6816483                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      6816483                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  14402807265                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14402807265                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  14402807265                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14402807265                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11853987                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11853987                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7615299                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7615299                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15854                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15854                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19469286                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19469286                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19469286                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19469286                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.029882                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029882                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000012                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.018199                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018199                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.018199                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.018199                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 40640.809604                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 40640.809604                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 75738.700000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 75738.700000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 40649.724863                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 40649.724863                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 40649.724863                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 40649.724863                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        17610                       # number of writebacks
system.cpu1.dcache.writebacks::total            17610                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       259182                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       259182                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           90                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       259272                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       259272                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       259272                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       259272                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        95043                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        95043                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        95043                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        95043                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        95043                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        95043                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2806958247                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2806958247                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2806958247                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2806958247                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2806958247                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2806958247                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008018                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008018                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004882                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004882                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004882                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004882                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 29533.561093                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 29533.561093                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 29533.561093                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29533.561093                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 29533.561093                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29533.561093                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               541.996014                       # Cycle average of tags in use
system.cpu2.icache.total_refs               925835287                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1708183.186347                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.996014                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024032                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.868583                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     17849365                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       17849365                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     17849365                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        17849365                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     17849365                       # number of overall hits
system.cpu2.icache.overall_hits::total       17849365                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3204522                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3204522                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3204522                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3204522                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3204522                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3204522                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     17849382                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     17849382                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     17849382                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     17849382                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     17849382                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     17849382                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 188501.294118                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 188501.294118                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 188501.294118                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 188501.294118                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 188501.294118                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 188501.294118                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2635579                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2635579                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2635579                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2635579                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2635579                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2635579                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 175705.266667                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 175705.266667                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 175705.266667                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 175705.266667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 175705.266667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 175705.266667                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 53468                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               231380933                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 53724                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4306.844855                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   214.153198                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    41.846802                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.836536                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.163464                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     22377452                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       22377452                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4679600                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4679600                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        10724                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        10724                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        10704                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        10704                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     27057052                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        27057052                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     27057052                       # number of overall hits
system.cpu2.dcache.overall_hits::total       27057052                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       167475                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       167475                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       167475                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        167475                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       167475                       # number of overall misses
system.cpu2.dcache.overall_misses::total       167475                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  12247747882                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  12247747882                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  12247747882                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  12247747882                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  12247747882                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  12247747882                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     22544927                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     22544927                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4679600                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4679600                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        10724                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        10724                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        10704                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        10704                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     27224527                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     27224527                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     27224527                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     27224527                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007429                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007429                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006152                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006152                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006152                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006152                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 73131.798071                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 73131.798071                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 73131.798071                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 73131.798071                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 73131.798071                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 73131.798071                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11009                       # number of writebacks
system.cpu2.dcache.writebacks::total            11009                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       114007                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       114007                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       114007                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       114007                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       114007                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       114007                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        53468                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        53468                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        53468                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        53468                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        53468                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        53468                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2012862625                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2012862625                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2012862625                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2012862625                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2012862625                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2012862625                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002372                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002372                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001964                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001964                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001964                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001964                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 37646.117771                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 37646.117771                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 37646.117771                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 37646.117771                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 37646.117771                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 37646.117771                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
