![logo](https://github.com/Mr-yogii/Mr-yogii/blob/main/hack%20banner%20.jpg)

<h1 align="center">Hi ðŸ‘‹, I'm Yogeshwaran M</h1>
<h3 align="center">Electronics & Communication Engineering Graduate | VLSI & Embedded Systems Enthusiast</h3>

<p align="left"> <img src="https://komarev.com/ghpvc/?username=mr-yogii&label=Profile%20views&color=0e75b6&style=flat" alt="mr-yogii" /> </p>

- ðŸ”­ Iâ€™m currently working on **STM32 Based Rover**  
- ðŸŒ± Iâ€™m currently learning **Ruby**  
- ðŸ’¬ Ask me about **MERN stack, Embedded Systems & VLSI Verification**  
- ðŸ“« How to reach me **[yogeshwaranthedeveloper@gmail.com](mailto:yogeshwaranthedeveloper@gmail.com)** | Phone: +91-9344073844  

<h3 align="left">Connect with me:</h3>
<p align="left">
<a href="https://linkedin.com/in/mr-yogii" target="_blank"><img align="center" src="https://cdn.jsdelivr.net/npm/simple-icons@v7/icons/linkedin.svg" alt="LinkedIn" height="30" width="40" /></a>
<a href="https://github.com/Mr-yogii" target="_blank"><img align="center" src="https://cdn.jsdelivr.net/npm/simple-icons@v7/icons/github.svg" alt="GitHub" height="30" width="40" /></a>
<a href="https://mr-yogii.github.io/yogii_portfolio" target="_blank"><img align="center" src="https://cdn.jsdelivr.net/npm/simple-icons@v7/icons/googlechrome.svg" alt="Portfolio" height="30" width="40" /></a>
<a href="https://instagram.com/_yogii_i" target="_blank"><img align="center" src="https://raw.githubusercontent.com/rahuldkjain/github-profile-readme-generator/master/src/images/icons/Social/instagram.svg" alt="_yogii_i" height="30" width="40" /></a>
</p>

<h3 align="left">Professional Summary:</h3>
<p>
Curious and adaptable Electronics and Communication Engineering graduate with strong foundations in Verilog, SystemVerilog, VHDL, Embedded Systems, and IoT. Passionate about designing and deploying real-time embedded and digital systems. Proven track record in academic and practical VLSI and IoT projects. Seeking a core engineering role where I can leverage my skills and expand my learning.
</p>

<h3 align="left">Technical Skills:</h3>
<p align="left"> 
<a href="https://verilog.com" target="_blank" rel="noreferrer"> <img src="https://cdn.worldvectorlogo.com/logos/verilog-1.svg" alt="verilog" width="40" height="40"/> </a>
<a href="https://systemverilog.io" target="_blank" rel="noreferrer"> <img src="https://upload.wikimedia.org/wikipedia/commons/thumb/7/7e/SystemVerilog_logo.svg/1200px-SystemVerilog_logo.svg.png" alt="systemverilog" width="40" height="40"/> </a>
<a href="https://www.vhdl.org" target="_blank" rel="noreferrer"> <img src="https://upload.wikimedia.org/wikipedia/commons/9/99/VHDL_Logo.svg" alt="vhdl" width="40" height="40"/> </a>
<a href="https://www.xilinx.com/products/design-tools/vivado.html" target="_blank" rel="noreferrer"> <img src="https://upload.wikimedia.org/wikipedia/commons/e/e3/Xilinx_logo.svg" alt="vivado" width="40" height="40"/> </a>
<a href="https://www.modelsim.com" target="_blank" rel="noreferrer"> <img src="https://upload.wikimedia.org/wikipedia/commons/5/52/ModelSim_Logo.png" alt="modelsim" width="40" height="40"/> </a>
<a href="https://www.arduino.cc/" target="_blank" rel="noreferrer"> <img src="https://cdn.worldvectorlogo.com/logos/arduino-1.svg" alt="arduino" width="40" height="40"/> </a>
<a href="https://www.raspberrypi.com/" target="_blank" rel="noreferrer"> <img src="https://upload.wikimedia.org/wikipedia/commons/3/3e/Raspberry_Pi_Logo.svg" alt="raspberrypi" width="40" height="40"/> </a>
<a href="https://www.st.com/en/microcontrollers-microprocessors/stm32-32-bit-arm-cortex-mcus.html" target="_blank" rel="noreferrer"> <img src="https://upload.wikimedia.org/wikipedia/commons/6/6e/STM32_logo.svg" alt="stm32" width="40" height="40"/> </a>
<a href="https://micropython.org/" target="_blank" rel="noreferrer"> <img src="https://upload.wikimedia.org/wikipedia/commons/1/1b/MicroPython_Logo.svg" alt="micropython" width="40" height="40"/> </a>
<a href="https://mqtt.org/" target="_blank" rel="noreferrer"> <img src="https://upload.wikimedia.org/wikipedia/commons/0/0b/MQTT_logo.svg" alt="mqtt" width="40" height="40"/> </a>
<a href="https://www.python.org" target="_blank" rel="noreferrer"> <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/python/python-original.svg" alt="python" width="40" height="40"/> </a>
<a href="https://git-scm.com/" target="_blank" rel="noreferrer"> <img src="https://www.vectorlogo.zone/logos/git-scm/git-scm-icon.svg" alt="git" width="40" height="40"/> </a>
</p>

<h3 align="left">Projects Highlights:</h3>
<ul>
<li><b>Nuros-Shield:</b> Real-time muscle signal monitoring system using Raspberry Pi and biosensors for early stroke detection.</li>
<li><b>HealthFort:</b> Secure IoT-based ECG & vitals monitoring with custom encryption and alerts.</li>
<li><b>Data Refuge:</b> Personal cloud system built on Raspberry Pi for secure data storage.</li>
<li><b>Stroke Monitoring & Detection:</b> Biometric sensor integration on Raspberry Pi for continuous stroke tracking.</li>
<li><b>WiFi Transmission & Reception using SDR:</b> Signal communication implemented with SDR hardware.</li>
<li><b>SignSpeak:</b> Deaf sign language translator using computer vision.</li>
<li><b>Smart Gesture-Controlled Home Automation:</b> IoT appliance control with real-time gesture recognition.</li>
<li><b>AgroScan:</b> Deep learning vision model for sugarcane leaf disease detection using Python & OpenCV.</li>
<li><b>Guardian Eye Rover:</b> WiFi-enabled surveillance rover with object recognition and live monitoring UI.</li>
</ul>

<h3 align="left">Certifications:</h3>
<ul>
<li>Advanced SQL (Kaggle)</li>
<li>Computer Vision (Kaggle)</li>
<li>IoT Basics (Rancholab)</li>
</ul>

<h3 align="left">Achievements:</h3>
<ul>
<li>Best Paper Award - WiFi Signal Transmission & Reception using SDR (Saveetha School of Engineering)</li>
<li>2nd Prize - "Lunar Agriculture" Research (Kongunadu College)</li>
<li>3rd Prize - IoT-Based Construction Project (PSR College)</li>
<li>3rd Prize - State-Level Circuit Design Contest (Tamil Nadu)</li>
</ul>

<h3 align="left">Internships:</h3>
<ul>
<li><b>NLCIL Telecommunication Intern:</b> Hands-on experience with telecom hardware, fiber optics, and protocols.</li>
<li><b>SmartDV Technologies VLSI Intern:</b> Functional verification, SystemVerilog testbenches, assertion-based verification.</li>
</ul>

<h3 align="left">Activities and Memberships:</h3>
<ul>
<li>Member, IETE Student Forum</li>
<li>Volunteer, National Service Scheme (NSS)</li>
</ul>

<h3 align="left">Languages Known:</h3>
<p>English (Fluent), Tamil (Native)</p>

<h3 align="left">Soft Skills:</h3>
<p>Problem Solver | Critical Thinker | Adaptable Learner | Effective Communicator</p>

<p><img align="left" src="https://github-readme-stats.vercel.app/api/top-langs?username=mr-yogii&show_icons=true&locale=en&layout=compact" alt="mr-yogii" /></p>

<p>&nbsp;<img align="center" src="https://github-readme-stats.vercel.app/api?username=mr-yogii&show_icons=true&locale=en" alt="mr-yogii" /></p>
