<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : dma_intr_en</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : dma_intr_en</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a.html">Component : ALT_NAND_DMA</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>Enables corresponding interrupt bit in dma interrupt register</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR">ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR</a> </td></tr>
<tr>
<td align="left">[1] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL0">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL0</a> </td></tr>
<tr>
<td align="left">[2] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL1">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL1</a> </td></tr>
<tr>
<td align="left">[3] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL2">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL2</a> </td></tr>
<tr>
<td align="left">[4] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL3">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL3</a> </td></tr>
<tr>
<td align="left">[5] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[6] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_CMDDMA_IDLE">ALT_NAND_DMA_DMA_INTR_EN_CMDDMA_IDLE</a> </td></tr>
<tr>
<td align="left">[31:7] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : target_error </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp47b7c255f9949c6d587be01031dc3963"></a><a class="anchor" id="ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR"></a></p>
<p>Controller initiator interface received an ERROR target response for a transaction.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga73ec05a64fd91c4400ec9f48d4b0ce53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ga73ec05a64fd91c4400ec9f48d4b0ce53">ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga73ec05a64fd91c4400ec9f48d4b0ce53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14f7ebd8bd2c87cf6c03a073088591d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ga14f7ebd8bd2c87cf6c03a073088591d2">ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga14f7ebd8bd2c87cf6c03a073088591d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga798b152c7fb86854db9c7235801bb11e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ga798b152c7fb86854db9c7235801bb11e">ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga798b152c7fb86854db9c7235801bb11e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaef13bf4638f6bc5ef0453ffa48d60a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#gaaef13bf4638f6bc5ef0453ffa48d60a0">ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:gaaef13bf4638f6bc5ef0453ffa48d60a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad863d72ee5d323d532d351f6c7d17cf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#gad863d72ee5d323d532d351f6c7d17cf0">ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:gad863d72ee5d323d532d351f6c7d17cf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1fe6f566f51756aa48666109e54c32b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#gaa1fe6f566f51756aa48666109e54c32b">ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaa1fe6f566f51756aa48666109e54c32b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadefcd97d92f6e6924e317b6aff13ea9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#gadefcd97d92f6e6924e317b6aff13ea9f">ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:gadefcd97d92f6e6924e317b6aff13ea9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b8a03b71d4b43b2262a67eef99239f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ga3b8a03b71d4b43b2262a67eef99239f0">ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:ga3b8a03b71d4b43b2262a67eef99239f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : desc_comp_channel0 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe5fe620a1d0fa6148e3a3212f374cfb6"></a><a class="anchor" id="ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL0"></a></p>
<p>Enable bit to indicates CMD-DMA channel 0 descriptor execution done (updated when interrupt bit in cmd flags set).</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga88fb75cc3adbdf6d25d6ff6a6981587d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ga88fb75cc3adbdf6d25d6ff6a6981587d">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL0_LSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga88fb75cc3adbdf6d25d6ff6a6981587d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c18167876f3c51abf4fd31511299848"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ga2c18167876f3c51abf4fd31511299848">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL0_MSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga2c18167876f3c51abf4fd31511299848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d248a22f7d0a8236238014614fd9929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ga5d248a22f7d0a8236238014614fd9929">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL0_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga5d248a22f7d0a8236238014614fd9929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dd67b6f71feff844b56dda436af92b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ga7dd67b6f71feff844b56dda436af92b7">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL0_SET_MSK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:ga7dd67b6f71feff844b56dda436af92b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dfae895d7a18f69c6ff40627019a28d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ga5dfae895d7a18f69c6ff40627019a28d">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL0_CLR_MSK</a>&#160;&#160;&#160;0xfffffffd</td></tr>
<tr class="separator:ga5dfae895d7a18f69c6ff40627019a28d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3513d35f73c9b0eb06ea786770179bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ga3513d35f73c9b0eb06ea786770179bba">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL0_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga3513d35f73c9b0eb06ea786770179bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac866955cf9ed88187214d1976c40ac7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#gac866955cf9ed88187214d1976c40ac7b">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL0_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td></tr>
<tr class="separator:gac866955cf9ed88187214d1976c40ac7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6ad0a7afa614e9210d4fc2726d48a67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#gae6ad0a7afa614e9210d4fc2726d48a67">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL0_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td></tr>
<tr class="separator:gae6ad0a7afa614e9210d4fc2726d48a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : desc_comp_channel1 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp6976971e501a065d896e870b254c2376"></a><a class="anchor" id="ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL1"></a></p>
<p>Enable bit to indicates CMD-DMA channel 1 descriptor execution done (updated when interrupt bit in cmd flags set).</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga1a5b511b89629338d92e357d04968fa0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ga1a5b511b89629338d92e357d04968fa0">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL1_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga1a5b511b89629338d92e357d04968fa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac08007c8d17fd644b362de1941149665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#gac08007c8d17fd644b362de1941149665">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL1_MSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gac08007c8d17fd644b362de1941149665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c430d300240c137dd3b08ecc74ed18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ga68c430d300240c137dd3b08ecc74ed18">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL1_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga68c430d300240c137dd3b08ecc74ed18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadda511aa9e7747af707f5954c35439e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#gadda511aa9e7747af707f5954c35439e2">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL1_SET_MSK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:gadda511aa9e7747af707f5954c35439e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga587f482ee245d8525d4905e73f48a6aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ga587f482ee245d8525d4905e73f48a6aa">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL1_CLR_MSK</a>&#160;&#160;&#160;0xfffffffb</td></tr>
<tr class="separator:ga587f482ee245d8525d4905e73f48a6aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccd62af3bb0ccfa7fe860ef9daa8a49e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#gaccd62af3bb0ccfa7fe860ef9daa8a49e">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL1_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaccd62af3bb0ccfa7fe860ef9daa8a49e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa174c46c9ed489953aceeed6e9868678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#gaa174c46c9ed489953aceeed6e9868678">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL1_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td></tr>
<tr class="separator:gaa174c46c9ed489953aceeed6e9868678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18254912f6871fd92abcbdb8ea50d6f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ga18254912f6871fd92abcbdb8ea50d6f1">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL1_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td></tr>
<tr class="separator:ga18254912f6871fd92abcbdb8ea50d6f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : desc_comp_channel2 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp7205a9cbd172b766b5befb13ea42b03b"></a><a class="anchor" id="ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL2"></a></p>
<p>Enable bit to indicates CMD-DMA channel 2 descriptor execution done (updated when interrupt bit in cmd flags set).</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gac8b2f185e74e3d69739605fb91cc386c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#gac8b2f185e74e3d69739605fb91cc386c">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL2_LSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gac8b2f185e74e3d69739605fb91cc386c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37c0dac599b420b300dc1a262ff8494e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ga37c0dac599b420b300dc1a262ff8494e">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL2_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga37c0dac599b420b300dc1a262ff8494e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ed31de61064371228bb90e911f9eeb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ga5ed31de61064371228bb90e911f9eeb2">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL2_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga5ed31de61064371228bb90e911f9eeb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8fbd581897edb3254a47fac714edefd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#gaf8fbd581897edb3254a47fac714edefd">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL2_SET_MSK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:gaf8fbd581897edb3254a47fac714edefd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57e1a4e70e612c1abec8d225edac97ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ga57e1a4e70e612c1abec8d225edac97ed">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL2_CLR_MSK</a>&#160;&#160;&#160;0xfffffff7</td></tr>
<tr class="separator:ga57e1a4e70e612c1abec8d225edac97ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34f7fdb428a514997040295dd302058a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ga34f7fdb428a514997040295dd302058a">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL2_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga34f7fdb428a514997040295dd302058a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b3d5d469c4d0e9aee8a7568ebe2ece2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ga1b3d5d469c4d0e9aee8a7568ebe2ece2">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL2_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td></tr>
<tr class="separator:ga1b3d5d469c4d0e9aee8a7568ebe2ece2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ca1aed2c42bcb3b0fc13640f1a7fde0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ga5ca1aed2c42bcb3b0fc13640f1a7fde0">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL2_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td></tr>
<tr class="separator:ga5ca1aed2c42bcb3b0fc13640f1a7fde0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : desc_comp_channel3 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp6554bac4e8edf1a0b6e2d24edb3cc53e"></a><a class="anchor" id="ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL3"></a></p>
<p>Enable bit to indicates CMD-DMA channel 3 descriptor execution done (updated when interrupt bit in cmd flags set).</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga3facf82eced100ecafab5a6600c445f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ga3facf82eced100ecafab5a6600c445f6">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL3_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga3facf82eced100ecafab5a6600c445f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe4195d7536c317538b593004a50b890"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#gafe4195d7536c317538b593004a50b890">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL3_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gafe4195d7536c317538b593004a50b890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40f69b58832548406032d08d37cd3551"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ga40f69b58832548406032d08d37cd3551">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL3_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga40f69b58832548406032d08d37cd3551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f47bb12af487e7362c405772ac2da6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ga3f47bb12af487e7362c405772ac2da6a">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL3_SET_MSK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:ga3f47bb12af487e7362c405772ac2da6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabddce5b264c2ee26fd311174d38635a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#gabddce5b264c2ee26fd311174d38635a5">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL3_CLR_MSK</a>&#160;&#160;&#160;0xffffffef</td></tr>
<tr class="separator:gabddce5b264c2ee26fd311174d38635a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf22ae04ef803a958b25d33390fcbce8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#gaf22ae04ef803a958b25d33390fcbce8c">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL3_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaf22ae04ef803a958b25d33390fcbce8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64cd6114a7e3ca5de68ce5b828e2af77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ga64cd6114a7e3ca5de68ce5b828e2af77">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL3_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td></tr>
<tr class="separator:ga64cd6114a7e3ca5de68ce5b828e2af77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13150c69342e179c769de170edafb9de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ga13150c69342e179c769de170edafb9de">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL3_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td></tr>
<tr class="separator:ga13150c69342e179c769de170edafb9de"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cmddma_idle </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp942bebdbddf73944fab751de6b85ce9c"></a><a class="anchor" id="ALT_NAND_DMA_DMA_INTR_EN_CMDDMA_IDLE"></a></p>
<p>Interrupt processor when command DMA becomes IDLE after completing all</p>
<p>descriptors.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga510cc7e9be49ed448e89f418892df7fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ga510cc7e9be49ed448e89f418892df7fb">ALT_NAND_DMA_DMA_INTR_EN_CMDDMA_IDLE_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga510cc7e9be49ed448e89f418892df7fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c5acf86b7e20163776288335448cd08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ga5c5acf86b7e20163776288335448cd08">ALT_NAND_DMA_DMA_INTR_EN_CMDDMA_IDLE_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga5c5acf86b7e20163776288335448cd08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab666d64f89326f9b11a72579066a1b61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#gab666d64f89326f9b11a72579066a1b61">ALT_NAND_DMA_DMA_INTR_EN_CMDDMA_IDLE_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gab666d64f89326f9b11a72579066a1b61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1cda9f6965de75fa8354d3a755f7f40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#gac1cda9f6965de75fa8354d3a755f7f40">ALT_NAND_DMA_DMA_INTR_EN_CMDDMA_IDLE_SET_MSK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:gac1cda9f6965de75fa8354d3a755f7f40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab60d762a12878ee9629e4b70d738db27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#gab60d762a12878ee9629e4b70d738db27">ALT_NAND_DMA_DMA_INTR_EN_CMDDMA_IDLE_CLR_MSK</a>&#160;&#160;&#160;0xffffffbf</td></tr>
<tr class="separator:gab60d762a12878ee9629e4b70d738db27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cb5042d13ce90dfe0374709536ee5c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ga3cb5042d13ce90dfe0374709536ee5c5">ALT_NAND_DMA_DMA_INTR_EN_CMDDMA_IDLE_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga3cb5042d13ce90dfe0374709536ee5c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b7efd96d7178f299b71d3fcb2260137"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ga3b7efd96d7178f299b71d3fcb2260137">ALT_NAND_DMA_DMA_INTR_EN_CMDDMA_IDLE_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000040) &gt;&gt; 6)</td></tr>
<tr class="separator:ga3b7efd96d7178f299b71d3fcb2260137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0720c25632b775b55813e86d08aaa2da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ga0720c25632b775b55813e86d08aaa2da">ALT_NAND_DMA_DMA_INTR_EN_CMDDMA_IDLE_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000040)</td></tr>
<tr class="separator:ga0720c25632b775b55813e86d08aaa2da"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#struct_a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n__s">ALT_NAND_DMA_DMA_INTR_EN_s</a></td></tr>
<tr class="separator:struct_a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga5cc6b2fd33ad5917361ef531ced2c08c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ga5cc6b2fd33ad5917361ef531ced2c08c">ALT_NAND_DMA_DMA_INTR_EN_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga5cc6b2fd33ad5917361ef531ced2c08c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9b1c34b445c9cef5303e2fa71759dc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#gae9b1c34b445c9cef5303e2fa71759dc9">ALT_NAND_DMA_DMA_INTR_EN_OFST</a>&#160;&#160;&#160;0x30</td></tr>
<tr class="separator:gae9b1c34b445c9cef5303e2fa71759dc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga416a37084acc8f910e0d9ac398f81229"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#struct_a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n__s">ALT_NAND_DMA_DMA_INTR_EN_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ga416a37084acc8f910e0d9ac398f81229">ALT_NAND_DMA_DMA_INTR_EN_t</a></td></tr>
<tr class="separator:ga416a37084acc8f910e0d9ac398f81229"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n__s" id="struct_a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_NAND_DMA_DMA_INTR_EN_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html">ALT_NAND_DMA_DMA_INTR_EN</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a314544434d926cb9c99df92917af7a86"></a>uint32_t</td>
<td class="fieldname">
target_error: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR">ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa5b4c375ba220baba46cef4a9de90ea8"></a>uint32_t</td>
<td class="fieldname">
desc_comp_channel0: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL0">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL0</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5e5255bb068259b9b532a817a31f8343"></a>uint32_t</td>
<td class="fieldname">
desc_comp_channel1: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL1">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL1</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aeead7e3c649cb0fdfd9d38df9205d058"></a>uint32_t</td>
<td class="fieldname">
desc_comp_channel2: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL2">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL2</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a437d411b64ab0cc36c88a702df080bf7"></a>uint32_t</td>
<td class="fieldname">
desc_comp_channel3: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL3">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL3</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7d285f4dbf944cce57b94eca56cdade1"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab683fe4b3f90968aeec3e9b4dd328d6f"></a>uint32_t</td>
<td class="fieldname">
cmddma_idle: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_CMDDMA_IDLE">ALT_NAND_DMA_DMA_INTR_EN_CMDDMA_IDLE</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a24f82c0d708c3e913f6e77099b81c7ee"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 25</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga73ec05a64fd91c4400ec9f48d4b0ce53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR">ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga14f7ebd8bd2c87cf6c03a073088591d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR">ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga798b152c7fb86854db9c7235801bb11e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR">ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaaef13bf4638f6bc5ef0453ffa48d60a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR">ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad863d72ee5d323d532d351f6c7d17cf0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR">ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa1fe6f566f51756aa48666109e54c32b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR">ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadefcd97d92f6e6924e317b6aff13ea9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR">ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga3b8a03b71d4b43b2262a67eef99239f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR">ALT_NAND_DMA_DMA_INTR_EN_TGT_ERROR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga88fb75cc3adbdf6d25d6ff6a6981587d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL0_LSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL0">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2c18167876f3c51abf4fd31511299848"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL0_MSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL0">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5d248a22f7d0a8236238014614fd9929"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL0_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL0">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7dd67b6f71feff844b56dda436af92b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL0_SET_MSK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL0">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5dfae895d7a18f69c6ff40627019a28d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL0_CLR_MSK&#160;&#160;&#160;0xfffffffd</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL0">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3513d35f73c9b0eb06ea786770179bba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL0_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL0">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL0</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac866955cf9ed88187214d1976c40ac7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL0_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL0">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL0</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gae6ad0a7afa614e9210d4fc2726d48a67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL0_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL0">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL0</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga1a5b511b89629338d92e357d04968fa0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL1_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL1">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL1</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac08007c8d17fd644b362de1941149665"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL1_MSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL1">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga68c430d300240c137dd3b08ecc74ed18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL1_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL1">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL1</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadda511aa9e7747af707f5954c35439e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL1_SET_MSK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL1">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL1</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga587f482ee245d8525d4905e73f48a6aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL1_CLR_MSK&#160;&#160;&#160;0xfffffffb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL1">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL1</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaccd62af3bb0ccfa7fe860ef9daa8a49e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL1_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL1">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL1</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa174c46c9ed489953aceeed6e9868678"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL1_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL1">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL1</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga18254912f6871fd92abcbdb8ea50d6f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL1_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL1">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL1</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gac8b2f185e74e3d69739605fb91cc386c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL2_LSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL2">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL2</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga37c0dac599b420b300dc1a262ff8494e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL2_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL2">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL2</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5ed31de61064371228bb90e911f9eeb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL2_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL2">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL2</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf8fbd581897edb3254a47fac714edefd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL2_SET_MSK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL2">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL2</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga57e1a4e70e612c1abec8d225edac97ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL2_CLR_MSK&#160;&#160;&#160;0xfffffff7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL2">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL2</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga34f7fdb428a514997040295dd302058a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL2_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL2">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL2</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1b3d5d469c4d0e9aee8a7568ebe2ece2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL2_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL2">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL2</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga5ca1aed2c42bcb3b0fc13640f1a7fde0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL2_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL2">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL2</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga3facf82eced100ecafab5a6600c445f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL3_LSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL3">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL3</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafe4195d7536c317538b593004a50b890"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL3_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL3">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL3</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga40f69b58832548406032d08d37cd3551"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL3_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL3">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL3</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3f47bb12af487e7362c405772ac2da6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL3_SET_MSK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL3">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL3</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gabddce5b264c2ee26fd311174d38635a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL3_CLR_MSK&#160;&#160;&#160;0xffffffef</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL3">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL3</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf22ae04ef803a958b25d33390fcbce8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL3_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL3">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL3</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga64cd6114a7e3ca5de68ce5b828e2af77"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL3_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL3">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL3</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga13150c69342e179c769de170edafb9de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL3_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL3">ALT_NAND_DMA_DMA_INTR_EN_DESC_COMP_CHANNEL3</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga510cc7e9be49ed448e89f418892df7fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_CMDDMA_IDLE_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_CMDDMA_IDLE">ALT_NAND_DMA_DMA_INTR_EN_CMDDMA_IDLE</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5c5acf86b7e20163776288335448cd08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_CMDDMA_IDLE_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_CMDDMA_IDLE">ALT_NAND_DMA_DMA_INTR_EN_CMDDMA_IDLE</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab666d64f89326f9b11a72579066a1b61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_CMDDMA_IDLE_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_CMDDMA_IDLE">ALT_NAND_DMA_DMA_INTR_EN_CMDDMA_IDLE</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac1cda9f6965de75fa8354d3a755f7f40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_CMDDMA_IDLE_SET_MSK&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_CMDDMA_IDLE">ALT_NAND_DMA_DMA_INTR_EN_CMDDMA_IDLE</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab60d762a12878ee9629e4b70d738db27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_CMDDMA_IDLE_CLR_MSK&#160;&#160;&#160;0xffffffbf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_CMDDMA_IDLE">ALT_NAND_DMA_DMA_INTR_EN_CMDDMA_IDLE</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3cb5042d13ce90dfe0374709536ee5c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_CMDDMA_IDLE_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_CMDDMA_IDLE">ALT_NAND_DMA_DMA_INTR_EN_CMDDMA_IDLE</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3b7efd96d7178f299b71d3fcb2260137"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_CMDDMA_IDLE_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000040) &gt;&gt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_CMDDMA_IDLE">ALT_NAND_DMA_DMA_INTR_EN_CMDDMA_IDLE</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga0720c25632b775b55813e86d08aaa2da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_CMDDMA_IDLE_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ALT_NAND_DMA_DMA_INTR_EN_CMDDMA_IDLE">ALT_NAND_DMA_DMA_INTR_EN_CMDDMA_IDLE</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga5cc6b2fd33ad5917361ef531ced2c08c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html">ALT_NAND_DMA_DMA_INTR_EN</a> register. </p>

</div>
</div>
<a class="anchor" id="gae9b1c34b445c9cef5303e2fa71759dc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_EN_OFST&#160;&#160;&#160;0x30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html">ALT_NAND_DMA_DMA_INTR_EN</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga416a37084acc8f910e0d9ac398f81229"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#struct_a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n__s">ALT_NAND_DMA_DMA_INTR_EN_s</a> <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html#ga416a37084acc8f910e0d9ac398f81229">ALT_NAND_DMA_DMA_INTR_EN_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r___e_n.html">ALT_NAND_DMA_DMA_INTR_EN</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:44 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
