# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../code.srcs/sources_1/new/add.v" \
"../../../../code.srcs/sources_1/new/adder.v" \
"../../../../code.srcs/sources_1/new/align_desgin.v" \
"../../../../code.srcs/sources_1/new/alu.v" \
"../../../../code.srcs/sources_1/new/cal_design.v" \
"../../../../code.srcs/sources_1/new/csa48.v" \
"../../../../code.srcs/sources_1/new/cu.v" \
"../../../../code.srcs/sources_1/new/datapath.v" \
"../../../../code.srcs/sources_1/new/fpu.v" \
"../../../../code.srcs/sources_1/new/harzard.v" \
"../../../../code.srcs/sources_1/new/mux2to1.v" \
"../../../../code.srcs/sources_1/new/mux4to1.v" \
"../../../../code.srcs/sources_1/new/normal.v" \
"../../../../code.srcs/sources_1/new/normal_design.v" \
"../../../../code.srcs/sources_1/new/p1_data_mem.v" \
"../../../../code.srcs/sources_1/new/p1_inst_mem.v" \
"../../../../code.srcs/sources_1/new/partical.v" \
"../../../../code.srcs/sources_1/new/pipe_alu.v" \
"../../../../code.srcs/sources_1/new/pipe_div.v" \
"../../../../code.srcs/sources_1/new/pipe_mul.v" \
"../../../../code.srcs/sources_1/new/pipe_sqrt.v" \
"../../../../code.srcs/sources_1/new/regDesign.v" \
"../../../../code.srcs/sources_1/new/reg_design.v" \
"../../../../code.srcs/sources_1/new/regfile.v" \
"../../../../code.srcs/sources_1/new/shift_even.v" \
"../../../../code.srcs/sources_1/new/shift_toMSB1.v" \
"../../../../code.srcs/sources_1/new/top.v" \
"../../../../code.srcs/sources_1/new/top_cpu.v" \
"../../../../code.srcs/sources_1/new/twoWriteReg.v" \
"../../../../code.srcs/sources_1/new/wallace24.v" \
"../../../../code.srcs/sources_1/new/wallace24x28.v" \
"../../../../code.srcs/sources_1/new/wallace26x24.v" \
"../../../../code.srcs/sources_1/new/wallace26x26.v" \
"../../../../code.srcs/sim_1/new/cpu_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
