# Maintainer: Felix Yan <felixonmars@archlinux.org>
# Contributor: Marcin (CTRL) Wieczorek <marcin@marcin.co>
# Contributor: Jeffrey Tolar <tolar.jeffrey at gmail dot com>

pkgname=verilator
pkgver=4.102
pkgrel=1
pkgdesc='The fastest free Verilog HDL simulator'
url='https://www.veripool.org/projects/verilator/wiki/Intro'
arch=('x86_64')
license=('LGPL')
depends=('perl')
makedepends=('gcc')
source=("https://www.veripool.org/ftp/verilator-$pkgver.tgz")
sha512sums=('e0030b3b0172c404f2ad5c6c5888c2c23bf17b3f54cc5830449325f6a61fedebc742f9241281c82ee85e8bb2582269c21a81af4fa30d035af01d7394062fad43')

build() {
  cd verilator-$pkgver

  ./configure --prefix=/usr
  make
}

package() {
  cd verilator-$pkgver

  make install DESTDIR="$pkgdir"
}
