Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: symulacja.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "symulacja.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "symulacja"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : symulacja
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Xilinx/project/lab2/clk_gen_50.vhd" in Library work.
Architecture behav of Entity clk_gen_50 is up to date.
Compiling vhdl file "C:/Xilinx/project/lab2/symulacja.vhf" in Library work.
Architecture behavioral of Entity m2_1e_mxilinx_symulacja is up to date.
Architecture behavioral of Entity m8_1e_mxilinx_symulacja is up to date.
Architecture behavioral of Entity funkcja2_m8_1e_muser_symulacja is up to date.
Architecture behavioral of Entity ftce_mxilinx_symulacja is up to date.
Architecture behavioral of Entity cb8ce_mxilinx_symulacja is up to date.
Architecture behavioral of Entity symulacja is up to date.
Compiling vhdl file "C:/Xilinx/project/lab2/funkcja2_m8_1e.vhf" in Library work.
Architecture behavioral of Entity m2_1e_mxilinx_funkcja2_m8_1e is up to date.
Architecture behavioral of Entity m8_1e_mxilinx_funkcja2_m8_1e is up to date.
Architecture behavioral of Entity funkcja2_m8_1e is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <symulacja> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clk_gen_50> in library <work> (architecture <behav>) with generics.
	F1 = 24
	F2 = 7

Analyzing hierarchy for entity <CB8CE_MXILINX_symulacja> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <funkcja2_m8_1e_MUSER_symulacja> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FTCE_MXILINX_symulacja> in library <work> (architecture <behavioral>) with generics.
	INIT = '0'

Analyzing hierarchy for entity <M8_1E_MXILINX_symulacja> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1E_MXILINX_symulacja> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <symulacja> in library <work> (Architecture <behavioral>).
    Set user-defined property "LOC =  R17" for signal <ce> in unit <symulacja>.
    Set user-defined property "LOC =  B8" for signal <clk> in unit <symulacja>.
    Set user-defined property "LOC =  B18" for signal <rst> in unit <symulacja>.
    Set user-defined property "LOC =  L15" for signal <we0> in unit <symulacja>.
    Set user-defined property "LOC =  K12" for signal <we1> in unit <symulacja>.
    Set user-defined property "LOC =  L17" for signal <we2> in unit <symulacja>.
    Set user-defined property "LOC =  M15" for signal <we3> in unit <symulacja>.
    Set user-defined property "LOC =  K13" for signal <we4> in unit <symulacja>.
    Set user-defined property "LOC =  M16" for signal <wy0> in unit <symulacja>.
WARNING:Xst:753 - "C:/Xilinx/project/lab2/symulacja.vhf" line 611: Unconnected output port 'f_1' of component 'clk_gen_50'.
WARNING:Xst:753 - "C:/Xilinx/project/lab2/symulacja.vhf" line 616: Unconnected output port 'CEO' of component 'CB8CE_MXILINX_symulacja'.
WARNING:Xst:753 - "C:/Xilinx/project/lab2/symulacja.vhf" line 616: Unconnected output port 'TC' of component 'CB8CE_MXILINX_symulacja'.
    Set user-defined property "HU_SET =  XLXI_4_13" for instance <XLXI_4> in unit <symulacja>.
Entity <symulacja> analyzed. Unit <symulacja> generated.

Analyzing generic Entity <clk_gen_50> in library <work> (Architecture <behav>).
	F1 = 24
	F2 = 7
Entity <clk_gen_50> analyzed. Unit <clk_gen_50> generated.

Analyzing Entity <CB8CE_MXILINX_symulacja> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_Q0_11" for instance <I_Q0> in unit <CB8CE_MXILINX_symulacja>.
    Set user-defined property "HU_SET =  I_Q1_12" for instance <I_Q1> in unit <CB8CE_MXILINX_symulacja>.
    Set user-defined property "HU_SET =  I_Q2_8" for instance <I_Q2> in unit <CB8CE_MXILINX_symulacja>.
    Set user-defined property "HU_SET =  I_Q3_9" for instance <I_Q3> in unit <CB8CE_MXILINX_symulacja>.
    Set user-defined property "HU_SET =  I_Q4_10" for instance <I_Q4> in unit <CB8CE_MXILINX_symulacja>.
    Set user-defined property "HU_SET =  I_Q5_7" for instance <I_Q5> in unit <CB8CE_MXILINX_symulacja>.
    Set user-defined property "HU_SET =  I_Q6_6" for instance <I_Q6> in unit <CB8CE_MXILINX_symulacja>.
    Set user-defined property "HU_SET =  I_Q7_5" for instance <I_Q7> in unit <CB8CE_MXILINX_symulacja>.
Entity <CB8CE_MXILINX_symulacja> analyzed. Unit <CB8CE_MXILINX_symulacja> generated.

Analyzing generic Entity <FTCE_MXILINX_symulacja> in library <work> (Architecture <behavioral>).
	INIT = '0'
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCE_MXILINX_symulacja>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_35> in unit <FTCE_MXILINX_symulacja>.
Entity <FTCE_MXILINX_symulacja> analyzed. Unit <FTCE_MXILINX_symulacja> generated.

Analyzing Entity <funkcja2_m8_1e_MUSER_symulacja> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_4" for instance <XLXI_1> in unit <funkcja2_m8_1e_MUSER_symulacja>.
Entity <funkcja2_m8_1e_MUSER_symulacja> analyzed. Unit <funkcja2_m8_1e_MUSER_symulacja> generated.

Analyzing Entity <M8_1E_MXILINX_symulacja> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_M01_3" for instance <I_M01> in unit <M8_1E_MXILINX_symulacja>.
    Set user-defined property "HU_SET =  I_M23_2" for instance <I_M23> in unit <M8_1E_MXILINX_symulacja>.
    Set user-defined property "HU_SET =  I_M45_1" for instance <I_M45> in unit <M8_1E_MXILINX_symulacja>.
    Set user-defined property "HU_SET =  I_M67_0" for instance <I_M67> in unit <M8_1E_MXILINX_symulacja>.
Entity <M8_1E_MXILINX_symulacja> analyzed. Unit <M8_1E_MXILINX_symulacja> generated.

Analyzing Entity <M2_1E_MXILINX_symulacja> in library <work> (Architecture <behavioral>).
Entity <M2_1E_MXILINX_symulacja> analyzed. Unit <M2_1E_MXILINX_symulacja> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clk_gen_50>.
    Related source file is "C:/Xilinx/project/lab2/clk_gen_50.vhd".
    Found 32-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
Unit <clk_gen_50> synthesized.


Synthesizing Unit <FTCE_MXILINX_symulacja>.
    Related source file is "C:/Xilinx/project/lab2/symulacja.vhf".
Unit <FTCE_MXILINX_symulacja> synthesized.


Synthesizing Unit <M2_1E_MXILINX_symulacja>.
    Related source file is "C:/Xilinx/project/lab2/symulacja.vhf".
Unit <M2_1E_MXILINX_symulacja> synthesized.


Synthesizing Unit <CB8CE_MXILINX_symulacja>.
    Related source file is "C:/Xilinx/project/lab2/symulacja.vhf".
Unit <CB8CE_MXILINX_symulacja> synthesized.


Synthesizing Unit <M8_1E_MXILINX_symulacja>.
    Related source file is "C:/Xilinx/project/lab2/symulacja.vhf".
Unit <M8_1E_MXILINX_symulacja> synthesized.


Synthesizing Unit <funkcja2_m8_1e_MUSER_symulacja>.
    Related source file is "C:/Xilinx/project/lab2/symulacja.vhf".
Unit <funkcja2_m8_1e_MUSER_symulacja> synthesized.


Synthesizing Unit <symulacja>.
    Related source file is "C:/Xilinx/project/lab2/symulacja.vhf".
WARNING:Xst:646 - Signal <BUS1<7:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <symulacja> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 32-bit up counter                                     : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 8
 Flip-Flops                                            : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <XLXI_1/counter_8> of sequential type is unconnected in block <symulacja>.
WARNING:Xst:2677 - Node <XLXI_1/counter_9> of sequential type is unconnected in block <symulacja>.
WARNING:Xst:2677 - Node <XLXI_1/counter_10> of sequential type is unconnected in block <symulacja>.
WARNING:Xst:2677 - Node <XLXI_1/counter_11> of sequential type is unconnected in block <symulacja>.
WARNING:Xst:2677 - Node <XLXI_1/counter_12> of sequential type is unconnected in block <symulacja>.
WARNING:Xst:2677 - Node <XLXI_1/counter_13> of sequential type is unconnected in block <symulacja>.
WARNING:Xst:2677 - Node <XLXI_1/counter_14> of sequential type is unconnected in block <symulacja>.
WARNING:Xst:2677 - Node <XLXI_1/counter_15> of sequential type is unconnected in block <symulacja>.
WARNING:Xst:2677 - Node <XLXI_1/counter_16> of sequential type is unconnected in block <symulacja>.
WARNING:Xst:2677 - Node <XLXI_1/counter_17> of sequential type is unconnected in block <symulacja>.
WARNING:Xst:2677 - Node <XLXI_1/counter_18> of sequential type is unconnected in block <symulacja>.
WARNING:Xst:2677 - Node <XLXI_1/counter_19> of sequential type is unconnected in block <symulacja>.
WARNING:Xst:2677 - Node <XLXI_1/counter_20> of sequential type is unconnected in block <symulacja>.
WARNING:Xst:2677 - Node <XLXI_1/counter_21> of sequential type is unconnected in block <symulacja>.
WARNING:Xst:2677 - Node <XLXI_1/counter_22> of sequential type is unconnected in block <symulacja>.
WARNING:Xst:2677 - Node <XLXI_1/counter_23> of sequential type is unconnected in block <symulacja>.
WARNING:Xst:2677 - Node <XLXI_1/counter_24> of sequential type is unconnected in block <symulacja>.
WARNING:Xst:2677 - Node <XLXI_1/counter_25> of sequential type is unconnected in block <symulacja>.
WARNING:Xst:2677 - Node <XLXI_1/counter_26> of sequential type is unconnected in block <symulacja>.
WARNING:Xst:2677 - Node <XLXI_1/counter_27> of sequential type is unconnected in block <symulacja>.
WARNING:Xst:2677 - Node <XLXI_1/counter_28> of sequential type is unconnected in block <symulacja>.
WARNING:Xst:2677 - Node <XLXI_1/counter_29> of sequential type is unconnected in block <symulacja>.
WARNING:Xst:2677 - Node <XLXI_1/counter_30> of sequential type is unconnected in block <symulacja>.
WARNING:Xst:2677 - Node <XLXI_1/counter_31> of sequential type is unconnected in block <symulacja>.

Optimizing unit <symulacja> ...

Optimizing unit <FTCE_MXILINX_symulacja> ...

Optimizing unit <M2_1E_MXILINX_symulacja> ...

Optimizing unit <CB8CE_MXILINX_symulacja> ...

Optimizing unit <M8_1E_MXILINX_symulacja> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block symulacja, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 16
 Flip-Flops                                            : 16

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : symulacja.ngr
Top Level Output File Name         : symulacja
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 9

Cell Usage :
# BELS                             : 66
#      AND2                        : 4
#      AND2B2                      : 1
#      AND3                        : 6
#      AND3B1                      : 4
#      AND4                        : 2
#      AND5                        : 1
#      BUF                         : 5
#      GND                         : 2
#      INV                         : 2
#      LUT1                        : 6
#      MUXCY                       : 7
#      MUXF5_L                     : 2
#      MUXF6                       : 1
#      OR2                         : 4
#      VCC                         : 3
#      XOR2                        : 8
#      XORCY                       : 8
# FlipFlops/Latches                : 16
#      FD                          : 8
#      FDCE                        : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 8
#      IBUF                        : 2
#      OBUF                        : 6
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                        8  out of   4656     0%  
 Number of Slice Flip Flops:             16  out of   9312     0%  
 Number of 4 input LUTs:                  8  out of   9312     0%  
 Number of IOs:                           9
 Number of bonded IOBs:                   9  out of    232     3%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------+-------+
Clock Signal                       | Clock buffer(FF name)    | Load  |
-----------------------------------+--------------------------+-------+
clk                                | BUFGP                    | 8     |
XLXI_1/counter_7                   | NONE(XLXI_4/I_Q7/I_36_35)| 8     |
-----------------------------------+--------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.445ns (Maximum Frequency: 183.655MHz)
   Minimum input arrival time before clock: 2.593ns
   Maximum output required time after clock: 9.010ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.761ns (frequency: 265.887MHz)
  Total number of paths / destination ports: 36 / 8
-------------------------------------------------------------------------
Delay:               3.761ns (Levels of Logic = 8)
  Source:            XLXI_1/counter_1 (FF)
  Destination:       XLXI_1/counter_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: XLXI_1/counter_1 to XLXI_1/counter_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.595  XLXI_1/counter_1 (XLXI_1/counter_1)
     LUT1:I0->O            1   0.704   0.000  XLXI_1/Mcount_counter_cy<1>_rt (XLXI_1/Mcount_counter_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  XLXI_1/Mcount_counter_cy<1> (XLXI_1/Mcount_counter_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/Mcount_counter_cy<2> (XLXI_1/Mcount_counter_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/Mcount_counter_cy<3> (XLXI_1/Mcount_counter_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/Mcount_counter_cy<4> (XLXI_1/Mcount_counter_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/Mcount_counter_cy<5> (XLXI_1/Mcount_counter_cy<5>)
     MUXCY:CI->O           0   0.059   0.000  XLXI_1/Mcount_counter_cy<6> (XLXI_1/Mcount_counter_cy<6>)
     XORCY:CI->O           1   0.804   0.000  XLXI_1/Mcount_counter_xor<7> (Result<7>)
     FD:D                      0.308          XLXI_1/counter_7
    ----------------------------------------
    Total                      3.761ns (3.166ns logic, 0.595ns route)
                                       (84.2% logic, 15.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/counter_7'
  Clock period: 5.445ns (frequency: 183.655MHz)
  Total number of paths / destination ports: 36 / 8
-------------------------------------------------------------------------
Delay:               5.445ns (Levels of Logic = 4)
  Source:            XLXI_4/I_Q2/I_36_35 (FF)
  Destination:       XLXI_4/I_Q7/I_36_35 (FF)
  Source Clock:      XLXI_1/counter_7 rising
  Destination Clock: XLXI_1/counter_7 rising

  Data Path: XLXI_4/I_Q2/I_36_35 to XLXI_4/I_Q7/I_36_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            12   0.591   0.961  I_36_35 (Q)
     end scope: 'I_Q2'
     AND4:I1->O            5   0.704   0.633  I_36_15 (T4)
     AND2:I1->O            1   0.704   0.420  I_36_2 (T5)
     begin scope: 'I_Q5'
     XOR2:I0->O            1   0.704   0.420  I_36_32 (TQ)
     FDCE:D                    0.308          I_36_35
    ----------------------------------------
    Total                      5.445ns (3.011ns logic, 2.434ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/counter_7'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.593ns (Levels of Logic = 2)
  Source:            ce (PAD)
  Destination:       XLXI_4/I_Q7/I_36_35 (FF)
  Destination Clock: XLXI_1/counter_7 rising

  Data Path: ce to XLXI_4/I_Q7/I_36_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.218   0.820  ce_IBUF (ce_IBUF)
     begin scope: 'XLXI_4'
     begin scope: 'I_Q7'
     FDCE:CE                   0.555          I_36_35
    ----------------------------------------
    Total                      2.593ns (1.773ns logic, 0.820ns route)
                                       (68.4% logic, 31.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_1/counter_7'
  Total number of paths / destination ports: 25 / 6
-------------------------------------------------------------------------
Offset:              9.010ns (Levels of Logic = 9)
  Source:            XLXI_4/I_Q0/I_36_35 (FF)
  Destination:       wy0 (PAD)
  Source Clock:      XLXI_1/counter_7 rising

  Data Path: XLXI_4/I_Q0/I_36_35 to wy0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.591   0.933  I_36_35 (Q)
     end scope: 'I_Q0'
     end scope: 'XLXI_4'
     AND2B2:I1->O          1   0.704   0.420  XLXI_6/XLXI_9 (XLXI_6/XLXN_47)
     begin scope: 'XLXI_6/XLXI_1'
     begin scope: 'I_M67'
     AND3:I0->O            1   0.704   0.420  I_36_30 (M1)
     OR2:I0->O             1   0.704   0.000  I_36_38 (O)
     end scope: 'I_M67'
     MUXF5_L:I1->LO        1   0.321   0.000  I_M47 (M47)
     MUXF6:I1->O           1   0.521   0.420  I_O (O)
     end scope: 'XLXI_6/XLXI_1'
     OBUF:I->O                 3.272          wy0_OBUF (wy0)
    ----------------------------------------
    Total                      9.010ns (6.817ns logic, 2.193ns route)
                                       (75.7% logic, 24.3% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.95 secs
 
--> 

Total memory usage is 326472 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   28 (   0 filtered)
Number of infos    :    1 (   0 filtered)

