// Seed: 1659513024
module module_0;
  bit id_1;
  task id_2(id_3);
    id_2.id_3 <= id_1;
  endtask
endmodule
module module_1 (
    output tri0 id_0
);
  assign id_0 = id_2;
  tri0 id_3, id_4;
  assign id_0 = id_3;
  wire id_5;
  wire id_6, id_7;
  module_0 modCall_1 ();
  assign modCall_1.type_4 = 0;
endmodule
module module_2 (
    output supply1 id_0,
    input tri id_1,
    input tri0 id_2,
    input uwire id_3,
    output wire id_4,
    output uwire id_5,
    output wor id_6,
    input uwire id_7,
    input tri id_8,
    id_26,
    input tri1 id_9,
    input wire id_10,
    input wire id_11,
    id_27,
    output tri id_12,
    output tri1 id_13,
    input tri id_14,
    output tri0 id_15,
    output supply1 id_16,
    input wor id_17,
    input supply0 id_18,
    output tri0 id_19,
    input supply0 id_20,
    input wor id_21,
    input tri1 id_22,
    input supply0 id_23,
    output tri1 id_24
);
  module_0 modCall_1 ();
  assign modCall_1.type_4 = 0;
  wire id_28;
  xor primCall (
      id_0,
      id_1,
      id_10,
      id_11,
      id_14,
      id_17,
      id_18,
      id_2,
      id_20,
      id_21,
      id_22,
      id_23,
      id_26,
      id_27,
      id_3,
      id_7,
      id_8,
      id_9
  );
endmodule
