{
    "componentChunkName": "component---src-templates-op-tsx",
    "path": "/vcvtudq2ps",
    "result": {"pageContext":{"op":{"id":"vcvtudq2ps","variants":["VCVTUDQ2PS"],"variant_descriptions":{"VCVTUDQ2PS":"Convert sixteen packed unsigned doubleword integers from zmm2/m512/m32bcst to sixteen packed single-precision floating-point values in zmm1 with writemask k1."},"text":"<p>Converts packed unsigned doubleword integers in the source operand (second operand) to single-precision floating-point values in the destination operand (first operand).</p><p>The source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1.</p><p>Note: EVEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.</p>","href":"https://www.felixcloutier.com/x86/VCVTUDQ2PS.html"}}},
    "staticQueryHashes": ["3832154866","63159454"]}