[{"DBLP title": "An on-line test solution for addressing interconnect shorts in on-chip networks.", "DBLP authors": ["Biswajit Bhowmik", "Jatindra Kumar Deka", "Santosh Biswas"], "year": 2016, "doi": "https://doi.org/10.1109/IOLTS.2016.7604660", "OA papers": [{"PaperId": "https://openalex.org/W2537123261", "PaperTitle": "An on-line test solution for addressing interconnect shorts in on-chip networks", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Indian Institute of Technology Guwahati": 3.0}, "Authors": ["Biswajit Bhowmik", "Jatindra Kumar Deka", "Santosh Biswas"]}]}, {"DBLP title": "An soft error propagation analysis considering logical masking effect on re-convergent path.", "DBLP authors": ["Shuhei Yoshida", "Go Matsukawa", "Shintaro Izumi", "Hiroshi Kawaguchi", "Masahiko Yoshimoto"], "year": 2016, "doi": "https://doi.org/10.1109/IOLTS.2016.7604661", "OA papers": [{"PaperId": "https://openalex.org/W2535085345", "PaperTitle": "An soft error propagation analysis considering logical masking effect on re-convergent path", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Kobe University": 5.0}, "Authors": ["Shuhei Yoshida", "Go Matsukawa", "Shintaro Izumi", "Hiroshi Kawaguchi", "Masahiko Yoshimoto"]}]}, {"DBLP title": "Cache-aware reliability evaluation through LLVM-based analysis and fault injection.", "DBLP authors": ["Maha Kooli", "Giorgio Di Natale", "Alberto Bosio"], "year": 2016, "doi": "https://doi.org/10.1109/IOLTS.2016.7604663", "OA papers": [{"PaperId": "https://openalex.org/W2538884290", "PaperTitle": "Cache-aware reliability evaluation through LLVM-based analysis and fault injection", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 3.0}, "Authors": ["Maha Kooli", "Giorgio Di Natale", "Alberto Bosio"]}]}, {"DBLP title": "Resilient random modulo cache memories for probabilistically-analyzable real-time systems.", "DBLP authors": ["David Trilla", "Carles Hern\u00e1ndez", "Jaume Abella", "Francisco J. Cazorla"], "year": 2016, "doi": "https://doi.org/10.1109/IOLTS.2016.7604666", "OA papers": [{"PaperId": "https://openalex.org/W2537098449", "PaperTitle": "Resilient random modulo cache memories for probabilistically-analyzable real-time systems", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Barcelona Supercomputing Center": 2.8333333333333335, "Universitat Polit\u00e8cnica de Catalunya": 0.5, "Research Institute for Artificial Intelligence": 0.3333333333333333, "Spanish National Research Council": 0.3333333333333333}, "Authors": ["David Trilla", "Carles Hernandez", "Jaume Abella", "Francisco J. Cazorla"]}]}, {"DBLP title": "Statistical analysis and comparison of 2T and 3T1D e-DRAM minimum energy operation.", "DBLP authors": ["Manish Rana", "Ramon Canal", "Esteve Amat", "Antonio Rubio"], "year": 2016, "doi": "https://doi.org/10.1109/IOLTS.2016.7604667", "OA papers": [{"PaperId": "https://openalex.org/W2538525396", "PaperTitle": "Statistical analysis and comparison of 2T and 3T1D e-DRAM minimum energy operation", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 4.0}, "Authors": ["Manish Rana", "Ramon Canal", "Esteve Amat", "Antonio Rubio"]}]}, {"DBLP title": "Variations-tolerant 9T SRAM circuit with robust and low leakage SLEEP mode.", "DBLP authors": ["Hailong Jiao", "Yongmin Qiu", "Volkan Kursun"], "year": 2016, "doi": "https://doi.org/10.1109/IOLTS.2016.7604668", "OA papers": [{"PaperId": "https://openalex.org/W2536679433", "PaperTitle": "Variations-tolerant 9T SRAM circuit with robust and low leakage SLEEP mode", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Eindhoven University of Technology": 2.0, "Hong Kong University of Science and Technology": 1.0}, "Authors": ["Hailong Jiao", "Yongmin Qiu", "Volkan Kursun"]}]}, {"DBLP title": "Hot-carrier and BTI damage distinction for high performance digital application in 28nm FDSOI and 28nm LP CMOS nodes.", "DBLP authors": ["Alain Bravaix", "M. Saliva", "Florian Cacho", "X. Federspiel", "Cheikh Ndiaye", "Souhir Mhira", "Edith Kussener", "E. Pauly", "Vincent Huard"], "year": 2016, "doi": "https://doi.org/10.1109/IOLTS.2016.7604669", "OA papers": [{"PaperId": "https://openalex.org/W2536605799", "PaperTitle": "Hot-carrier and BTI damage distinction for high performance digital application in 28nm FDSOI and 28nm LP CMOS nodes", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Alain Bravaix", "M. Saliva", "Florian Cacho", "Xavier Federspiel", "Cir\u00e9 Ndiaye", "S. Mhira", "Edith Kussener", "E. Pauly", "Vincent Huard"]}]}, {"DBLP title": "Activity profiling: Review of different solutions to develop reliable and performant design.", "DBLP authors": ["Florian Cacho", "Ahmed Benhassain", "Souhir Mhira", "Ajith Sivadasan", "Vincent Huard", "P. Cathelin", "Vincent Knopik", "Abhishek Jain", "C. R. Parthasarathy", "Lorena Anghel"], "year": 2016, "doi": "https://doi.org/10.1109/IOLTS.2016.7604670", "OA papers": [{"PaperId": "https://openalex.org/W2536292398", "PaperTitle": "Activity profiling: Review of different solutions to develop reliable and performant design", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"STMicroelectronics, 38000 Crolles, France": 9.0, "Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 1.0}, "Authors": ["Florian Cacho", "A. Benhassain", "S. Mhira", "Ajith Sivadasan", "Vincent Huard", "P. Cathelin", "V. Knopik", "Anil K. Jain", "Chittoor Parthasarathy", "Lorena Anghel"]}]}, {"DBLP title": "Evaluating application-aware soft error effects in digital circuits without fault injections or probabilistic computations.", "DBLP authors": ["K. Chibani", "Michele Portolan", "R\u00e9gis Leveugle"], "year": 2016, "doi": "https://doi.org/10.1109/IOLTS.2016.7604672", "OA papers": [{"PaperId": "https://openalex.org/W2536529846", "PaperTitle": "Evaluating application-aware soft error effects in digital circuits without fault injections or probabilistic computations", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 3.0}, "Authors": ["K. Chibani", "Michele Portolan", "Regis Leveugle"]}]}, {"DBLP title": "Modeling RTL fault models behavior to increase the confidence on TSIM-based fault injection.", "DBLP authors": ["Jaime Espinosa", "Carles Hern\u00e1ndez", "Jaume Abella"], "year": 2016, "doi": "https://doi.org/10.1109/IOLTS.2016.7604673", "OA papers": [{"PaperId": "https://openalex.org/W2496548005", "PaperTitle": "Modeling RTL fault models behavior to increase the confidence on TSIM-based fault injection", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Polytechnic University of Puerto Rico": 1.0, "Barcelona Supercomputing Center": 2.0}, "Authors": ["Jaime Espinosa", "Carles Hernandez", "Jaume Abella"]}]}, {"DBLP title": "Revisiting software-based soft error mitigation techniques via accurate error generation and propagation models.", "DBLP authors": ["Mojtaba Ebrahimi", "Maryam Rashvand", "Firas Kaddachi", "Mehdi Baradaran Tahoori", "Giorgio Di Natale"], "year": 2016, "doi": "https://doi.org/10.1109/IOLTS.2016.7604674", "OA papers": [{"PaperId": "https://openalex.org/W2534205500", "PaperTitle": "Revisiting software-based soft error mitigation techniques via accurate error generation and propagation models", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Karlsruhe Institute of Technology": 4.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 1.0}, "Authors": ["Mojtaba Ebrahimi", "Maryam Rashvand", "Firas Kaddachi", "Mehdi B. Tahoori", "Giorgio Di Natale"]}]}, {"DBLP title": "ISA-independent post-silicon validation for the address translation mechanisms of modern microprocessors.", "DBLP authors": ["George Papadimitriou", "Athanasios Chatzidimitriou", "Dimitris Gizopoulos", "Ronny Morad"], "year": 2016, "doi": "https://doi.org/10.1109/IOLTS.2016.7604675", "OA papers": [{"PaperId": "https://openalex.org/W2537928523", "PaperTitle": "ISA-independent post-silicon validation for the address translation mechanisms of modern microprocessors", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National and Kapodistrian University of Athens": 3.0, "IBM Research - Haifa": 1.0}, "Authors": ["George N. Papadimitriou", "Athanasios Chatzidimitriou", "Dimitris Gizopoulos", "Ronny Morad"]}]}, {"DBLP title": "Flexible in-silicon checking of run-time programmable assertions.", "DBLP authors": ["Yumin Zhou", "Oliver Bringmann", "Wolfgang Rosenstiel"], "year": 2016, "doi": "https://doi.org/10.1109/IOLTS.2016.7604676", "OA papers": [{"PaperId": "https://openalex.org/W2535884435", "PaperTitle": "Flexible in-silicon checking of run-time programmable assertions", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of T\u00fcbingen": 3.0}, "Authors": ["Yumin Zhou", "Oliver Bringmann", "Wolfgang Rosenstiel"]}]}, {"DBLP title": "Hardware-simulation correlation of timing error detection performance of software-based error detection mechanisms.", "DBLP authors": ["Yutaka Masuda", "Masanori Hashimoto", "Takao Onoye"], "year": 2016, "doi": "https://doi.org/10.1109/IOLTS.2016.7604677", "OA papers": [{"PaperId": "https://openalex.org/W2539153613", "PaperTitle": "Hardware-simulation correlation of timing error detection performance of software-based error detection mechanisms", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Osaka University": 3.0}, "Authors": ["Yutaka Masuda", "Masanori Hashimoto", "Takao Onoye"]}]}, {"DBLP title": "On-line write margin estimator to monitor performance degradation in SRAM cores.", "DBLP authors": ["Bartomeu Alorda", "Cristian Carmona", "Gabriel Torrens", "Sebasti\u00e0 A. Bota"], "year": 2016, "doi": "https://doi.org/10.1109/IOLTS.2016.7604678", "OA papers": [{"PaperId": "https://openalex.org/W2537767489", "PaperTitle": "On-line write margin estimator to monitor performance degradation in SRAM cores", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of the Balearic Islands": 4.0}, "Authors": ["Bartomeu Alorda", "Carmen Carmona", "G. Torrens", "Simona Bota"]}]}, {"DBLP title": "Recovery of performance degradation in defective branch target buffers.", "DBLP authors": ["Filippos Filippou", "Georgios Keramidas", "Michail Mavropoulos", "Dimitris Nikolos"], "year": 2016, "doi": "https://doi.org/10.1109/IOLTS.2016.7604679", "OA papers": [{"PaperId": "https://openalex.org/W2533361823", "PaperTitle": "Recovery of performance degradation in defective branch target buffers", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Patras": 4.0}, "Authors": ["Filippos Filippou", "Georgios Keramidas", "Michail Mavropoulos", "Dimitris Nikolos"]}]}, {"DBLP title": "NBTI aging evaluation of PUF-based differential architectures.", "DBLP authors": ["Mohd Syafiq Mispan", "Basel Halak", "Mark Zwolinski"], "year": 2016, "doi": "https://doi.org/10.1109/IOLTS.2016.7604680", "OA papers": [{"PaperId": "https://openalex.org/W2533472695", "PaperTitle": "NBTI aging evaluation of PUF-based differential architectures", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Faculty of Engineering Technology, Technical University of Malaysia Malacca, Malaysia": 1.0, "University of Southampton": 2.0}, "Authors": ["Mohd Syafiq Mispan", "Basel Halak", "Mark Zwolinski"]}]}, {"DBLP title": "REMO: Redundant execution with minimum area, power, performance overhead fault tolerant architecture.", "DBLP authors": ["Shoba Gopalakrishnan", "Virendra Singh"], "year": 2016, "doi": "https://doi.org/10.1109/IOLTS.2016.7604681", "OA papers": [{"PaperId": "https://openalex.org/W2533946023", "PaperTitle": "REMO: Redundant execution with minimum area, power, performance overhead fault tolerant architecture", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Indian Institute of Technology Bombay": 2.0}, "Authors": ["Shoba Gopalakrishnan", "Virendra Singh"]}]}, {"DBLP title": "Susceptible workload driven selective fault tolerance using a probabilistic fault model.", "DBLP authors": ["Mauricio D. Gutierrez", "Vasileios Tenentes", "Tom J. Kazmierski"], "year": 2016, "doi": "https://doi.org/10.1109/IOLTS.2016.7604682", "OA papers": [{"PaperId": "https://openalex.org/W2411349706", "PaperTitle": "Susceptible workload driven selective fault tolerance using a probabilistic fault model", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Southampton": 3.0}, "Authors": ["Mauricio Gutierrez", "Vasileios Tenentes", "Tom J. Kazmierski"]}]}, {"DBLP title": "Temperature- and aging-resistant inverter for robust and reliable time to digital circuit designs in a 65nm bulk CMOS process.", "DBLP authors": ["Konstantin Tscherkaschin", "Theodor Hillebrand", "Maike Taddiken", "Steffen Paul", "Dagmar Peters-Drolshagen"], "year": 2016, "doi": "https://doi.org/10.1109/IOLTS.2016.7604683", "OA papers": [{"PaperId": "https://openalex.org/W2534302714", "PaperTitle": "Temperature- and aging-resistant inverter for robust and reliable time to digital circuit designs in a 65nm bulk CMOS process", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Bremen": 5.0}, "Authors": ["Konstantin Tscherkaschin", "Theodor Hillebrand", "Maike Taddiken", "Steffen Paul", "Dagmar Peters-Drolshagen"]}]}, {"DBLP title": "Leakage mitigation for low power microcontroller design in 40nm for Internet-of-Things (IoT).", "DBLP authors": ["Ajay Kapoor", "Nur Engin", "Johan Verdaasdonk"], "year": 2016, "doi": "https://doi.org/10.1109/IOLTS.2016.7604684", "OA papers": [{"PaperId": "https://openalex.org/W2538538157", "PaperTitle": "Leakage mitigation for low power microcontroller design in 40nm for Internet-of-Things (IoT)", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"NXP (Netherlands)": 3.0}, "Authors": ["Ajay Kapoor", "Nur Engin", "Johan Verdaasdonk"]}]}, {"DBLP title": "Pushing the limits: How fault tolerance extends the scope of approximate computing.", "DBLP authors": ["Hans-Joachim Wunderlich", "Claus Braun", "Alexander Sch\u00f6ll"], "year": 2016, "doi": "https://doi.org/10.1109/IOLTS.2016.7604686", "OA papers": [{"PaperId": "https://openalex.org/W2533079733", "PaperTitle": "Pushing the limits: How fault tolerance extends the scope of approximate computing", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Stuttgart": 3.0}, "Authors": ["Hans-Joachim Wunderlich", "Claus Braun", "Alexander Scholl"]}]}, {"DBLP title": "Tackling long duration transients in sequential logic.", "DBLP authors": ["Erol Koser", "Walter Stechele"], "year": 2016, "doi": "https://doi.org/10.1109/IOLTS.2016.7604687", "OA papers": [{"PaperId": "https://openalex.org/W2539059759", "PaperTitle": "Tackling long duration transients in sequential logic", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Technical University of Munich": 2.0}, "Authors": ["Erol Koser", "Walter Stechele"]}]}, {"DBLP title": "HLS-based sensitivity-inductive soft error mitigation for satellite communication systems.", "DBLP authors": ["Xiang Chen", "Wenhui Yang", "Ming Zhao", "Jing Wang"], "year": 2016, "doi": "https://doi.org/10.1109/IOLTS.2016.7604688", "OA papers": [{"PaperId": "https://openalex.org/W2537369590", "PaperTitle": "HLS-based sensitivity-inductive soft error mitigation for satellite communication systems", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Sun Yat-sen University": 1.0, "Beijing Capital International Airport Co. Ltd., Beijing, China": 1.0, "Research Institute of Information Technology, TNLIST, Tsinghua University, Beijing, China#TAB#": 2.0}, "Authors": ["Xiang Chen", "Wenhui Yang", "Ming Zhao", "Jing Wang"]}]}, {"DBLP title": "An efficient LDPC encoder architecture for space applications.", "DBLP authors": ["Dimitris Theodoropoulos", "Nektarios Kranitis", "Antonis M. Paschalis"], "year": 2016, "doi": "https://doi.org/10.1109/IOLTS.2016.7604689", "OA papers": [{"PaperId": "https://openalex.org/W2535206463", "PaperTitle": "An efficient LDPC encoder architecture for space applications", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National and Kapodistrian University of Athens": 3.0}, "Authors": ["Dimitris Theodoropoulos", "N. Kranitis", "Antonios Paschalis"]}]}, {"DBLP title": "Scalable FPGA graph model to detect routing faults.", "DBLP authors": ["Luca Sterpone", "Gianpiero Cabodi", "Sebastiano F. Finocchiaro", "Carmelo Loiacono", "Francesco Savarese", "Boyang Du"], "year": 2016, "doi": "https://doi.org/10.1109/IOLTS.2016.7604690", "OA papers": [{"PaperId": "https://openalex.org/W2534519971", "PaperTitle": "Scalable FPGA graph model to detect routing faults", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Polytechnic University of Turin": 6.0}, "Authors": ["Luca Sterpone", "Gianpiero Cabodi", "S.F. Finocchiaro", "Carmelo Loiacono", "Francesco Savarese", "Boxue Du"]}]}, {"DBLP title": "Concurrent error detection and tolerance in Kalman filters using encoded state and statistical covariance checks.", "DBLP authors": ["Sujay Pandey", "Suvadeep Banerjee", "Abhijit Chatterjee"], "year": 2016, "doi": "https://doi.org/10.1109/IOLTS.2016.7604691", "OA papers": [{"PaperId": "https://openalex.org/W2535550879", "PaperTitle": "Concurrent error detection and tolerance in Kalman filters using encoded state and statistical covariance checks", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Sujay Pandey", "Suvadeep Banerjee", "Abhijit Chatterjee"]}]}, {"DBLP title": "Automatic generation of stimuli for fault diagnosis in IEEE 1687 networks.", "DBLP authors": ["Riccardo Cantoro", "Mehrdad Montazeri", "Matteo Sonza Reorda", "Farrokh Ghani Zadegan", "Erik Larsson"], "year": 2016, "doi": "https://doi.org/10.1109/IOLTS.2016.7604692", "OA papers": [{"PaperId": "https://openalex.org/W2537567619", "PaperTitle": "Automatic generation of stimuli for fault diagnosis in IEEE 1687 networks", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Polytechnic University of Turin": 3.0, "Lund University": 2.0}, "Authors": ["Paolo Bernardi", "M. Montazeri", "M. Sonza", "Farrokh Ghani Zadegan", "Erik G. Larsson"]}]}, {"DBLP title": "RIIF-2: Toward the next generation reliability information interchange format.", "DBLP authors": ["Alessandro Savino", "Stefano Di Carlo", "Alessandro Vallero", "Gianfranco Politano", "Dimitris Gizopoulos", "Adrian Evans"], "year": 2016, "doi": "https://doi.org/10.1109/IOLTS.2016.7604693", "OA papers": [{"PaperId": "https://openalex.org/W2535522643", "PaperTitle": "RIIF-2: Toward the next generation reliability information interchange format", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Polytechnic University of Turin": 4.0, "National and Kapodistrian University of Athens": 1.0, "IROC Technologies, Grenoble, France": 1.0}, "Authors": ["A. Savino", "S. Di Carlo", "Alessandro Vallero", "Gianfranco Politano", "Dimitris Gizopoulos", "A. Evans"]}]}, {"DBLP title": "STT-MTJ-based TRNG with on-the-fly temperature/current variation compensation.", "DBLP authors": ["Elena Ioana Vatajelu", "Giorgio Di Natale", "Paolo Prinetto"], "year": 2016, "doi": "https://doi.org/10.1109/IOLTS.2016.7604694", "OA papers": [{"PaperId": "https://openalex.org/W2533872470", "PaperTitle": "STT-MTJ-based TRNG with on-the-fly temperature/current variation compensation", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Polytechnic University of Turin": 2.0, "University of Montpellier": 0.5, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 0.5}, "Authors": ["Elena I. Vatajelu", "Giorgio Di Natale", "Paolo Prinetto"]}]}, {"DBLP title": "SET response of a SEL protection switch for 130 and 250 nm CMOS technologies.", "DBLP authors": ["Marko S. Andjelkovic", "Aleksandar Ilic", "Vladimir Petrovic", "Miljana Nenadovic", "Zoran Stamenkovic", "Goran S. Ristic"], "year": 2016, "doi": "https://doi.org/10.1109/IOLTS.2016.7604695", "OA papers": [{"PaperId": "https://openalex.org/W2535773498", "PaperTitle": "SET response of a SEL protection switch for 130 and 250 nm CMOS technologies", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Nis": 3.0, "Institut f\u00fcr Solartechnologien (Germany)": 3.0}, "Authors": ["Marko Andjelkovic", "Aleksandar Ilic", "Vladimir Petrovic", "Miljana Nenadovic", "Zoran Stamenkovic", "Goran S. Risti\u0107"]}]}, {"DBLP title": "An odd-even scheme to prevent a packet from being corrupted and dropped in fault tolerant NoCs.", "DBLP authors": ["Biswajit Bhowmik", "Santosh Biswas", "Jatindra Kumar Deka"], "year": 2016, "doi": "https://doi.org/10.1109/IOLTS.2016.7604698", "OA papers": [{"PaperId": "https://openalex.org/W2534175007", "PaperTitle": "An odd-even scheme to prevent a packet from being corrupted and dropped in fault tolerant NoCs", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Indian Institute of Technology Guwahati": 3.0}, "Authors": ["Biswajit Bhowmik", "Santosh Biswas", "Jatindra Kumar Deka"]}]}, {"DBLP title": "Feasibility of software-based repair for program memories.", "DBLP authors": ["Patryk Skoncej", "Felix M\u00fchlbauer", "Felix Kubicek", "Lukas Schr\u00f6der", "Mario Sch\u00f6lzel"], "year": 2016, "doi": "https://doi.org/10.1109/IOLTS.2016.7604699", "OA papers": [{"PaperId": "https://openalex.org/W2533997044", "PaperTitle": "Feasibility of software-based repair for program memories", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Institut f\u00fcr Solartechnologien (Germany)": 2.0, "University of Potsdam": 3.0}, "Authors": ["Patryk Skoncej", "Felix Muhlbauer", "F. Kubicek", "Lukas Schroder", "Mario Scholzel"]}]}, {"DBLP title": "Hardware Trojans classification for gate-level netlists based on machine learning.", "DBLP authors": ["Kento Hasegawa", "Masaru Oya", "Masao Yanagisawa", "Nozomu Togawa"], "year": 2016, "doi": "https://doi.org/10.1109/IOLTS.2016.7604700", "OA papers": [{"PaperId": "https://openalex.org/W2536483783", "PaperTitle": "Hardware Trojans classification for gate-level netlists based on machine learning", "Year": 2016, "CitationCount": 87, "EstimatedCitation": 87, "Affiliations": {"Waseda University": 4.0}, "Authors": ["Kento Hasegawa", "Masaru Oya", "Masao Yanagisawa", "Nozomu Togawa"]}]}, {"DBLP title": "Power-side-channel analysis of carbon nanotube FET based design.", "DBLP authors": ["Chandra K. H. Suresh", "Bodhisatwa Mazumdar", "Sk Subidh Ali", "Ozgur Sinanoglu"], "year": 2016, "doi": "https://doi.org/10.1109/IOLTS.2016.7604705", "OA papers": [{"PaperId": "https://openalex.org/W2535138029", "PaperTitle": "Power-side-channel analysis of carbon nanotube FET based design", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"New York University": 4.0}, "Authors": ["Chandra Suresh", "Bodhisatwa Mazumdar", "Sk. Musharaf Ali", "Ozgur Sinanoglu"]}]}, {"DBLP title": "Single-event performance of differential flip-flop designs and hardening implication.", "DBLP authors": ["R. M. Chen", "E. X. Zhang", "Bharat L. Bhuva"], "year": 2016, "doi": "https://doi.org/10.1109/IOLTS.2016.7604707", "OA papers": [{"PaperId": "https://openalex.org/W2534471508", "PaperTitle": "Single-event performance of differential flip-flop designs and hardening implication", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Tsinghua University": 1.0, "Vanderbilt University": 2.0}, "Authors": ["Rushan Chen", "En Xia Zhang", "Bharat L. Bhuva"]}]}, {"DBLP title": "Conditional soft-edge flip-flop for SET mitigation.", "DBLP authors": ["Panagiotis Sismanoglou", "Dimitris Nikolos"], "year": 2016, "doi": "https://doi.org/10.1109/IOLTS.2016.7604708", "OA papers": [{"PaperId": "https://openalex.org/W2532253114", "PaperTitle": "Conditional soft-edge flip-flop for SET mitigation", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Patras": 2.0}, "Authors": ["Panagiotis Sismanoglou", "Dimitris Nikolos"]}]}, {"DBLP title": "A high performance scan flip-flop design for serial and mixed mode scan test.", "DBLP authors": ["Satyadev Ahlawat", "Jaynarayan T. Tudu", "Anzhela Yu. Matrosova", "Virendra Singh"], "year": 2016, "doi": "https://doi.org/10.1109/IOLTS.2016.7604709", "OA papers": [{"PaperId": "https://openalex.org/W2533392450", "PaperTitle": "A high performance scan flip-flop design for serial and mixed mode scan test", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Indian Institute of Technology Bombay": 2.0, "Indian Institute of Science Bangalore": 1.0, "National Research Tomsk State University": 1.0}, "Authors": ["Satyadev Ahlawat", "Jaynarayan Tudu", "A. Matrosova", "Virendra Singh"]}]}, {"DBLP title": "Binary decision diagram to design balanced secure logic styles.", "DBLP authors": ["Hyunmin Kim", "Seokhie Hong", "Bart Preneel", "Ingrid Verbauwhede"], "year": 2016, "doi": "https://doi.org/10.1109/IOLTS.2016.7604710", "OA papers": [{"PaperId": "https://openalex.org/W2534485457", "PaperTitle": "Binary decision diagram to design balanced secure logic styles", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Korea University": 2.0, "iMinds": 1.0, "KU Leuven": 1.0}, "Authors": ["Hyunmin Kim", "Seokhie Hong", "Bart Preneel", "Ingrid Verbauwhede"]}]}, {"DBLP title": "A hybrid self-diagnosis mechanism with defective nodes locating and attack detection for parallel computing systems.", "DBLP authors": ["Lake Bu", "Mark G. Karpovsky"], "year": 2016, "doi": "https://doi.org/10.1109/IOLTS.2016.7604711", "OA papers": [{"PaperId": "https://openalex.org/W2534727541", "PaperTitle": "A hybrid self-diagnosis mechanism with defective nodes locating and attack detection for parallel computing systems", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Boston University": 2.0}, "Authors": ["Lake Bu", "Mark G. Karpovsky"]}]}, {"DBLP title": "Hardware enlightening: No where to hide your Hardware Trojans!", "DBLP authors": ["Mohammad Saleh Samimi", "Ehsan Aerabi", "Zahra Kazemi", "Mahdi Fazeli", "Ahmad Patooghy"], "year": 2016, "doi": "https://doi.org/10.1109/IOLTS.2016.7604712", "OA papers": [{"PaperId": "https://openalex.org/W2536547403", "PaperTitle": "Hardware enlightening: No where to hide your Hardware Trojans!", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Iran University of Science and Technology": 5.0}, "Authors": ["Mohammad Hamed Samimi", "Ehsan Aerabi", "Zahra Kazemi", "Mahdi Fazeli", "Ahmad Patooghy"]}]}]