#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Dec 31 17:52:52 2023
# Process ID: 21496
# Current directory: E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_rgb2lcd_0_0_synth_1
# Command line: vivado.exe -log cpu_test_rgb2lcd_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu_test_rgb2lcd_0_0.tcl
# Log file: E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_rgb2lcd_0_0_synth_1/cpu_test_rgb2lcd_0_0.vds
# Journal file: E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_rgb2lcd_0_0_synth_1\vivado.jou
# Running On: xyh, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 16889 MB
#-----------------------------------------------------------
source cpu_test_rgb2lcd_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 485.543 ; gain = 176.195
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_rgb2lcd_0_0
Command: synth_design -top cpu_test_rgb2lcd_0_0 -part xc7z020clg400-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23672
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1359.027 ; gain = 439.941
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu_test_rgb2lcd_0_0' [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_rgb2lcd_0_0/synth/cpu_test_rgb2lcd_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'rgb2lcd' [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/031e/src/rgb2lcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rgb2lcd' (0#1) [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/031e/src/rgb2lcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cpu_test_rgb2lcd_0_0' (0#1) [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_rgb2lcd_0_0/synth/cpu_test_rgb2lcd_0_0.v:53]
WARNING: [Synth 8-7129] Port lcd_rgb_i[23] in module rgb2lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[22] in module rgb2lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[21] in module rgb2lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[20] in module rgb2lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[19] in module rgb2lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[18] in module rgb2lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[17] in module rgb2lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[16] in module rgb2lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[15] in module rgb2lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[14] in module rgb2lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[13] in module rgb2lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[12] in module rgb2lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[11] in module rgb2lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[10] in module rgb2lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[9] in module rgb2lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[8] in module rgb2lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[7] in module rgb2lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[6] in module rgb2lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[5] in module rgb2lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[4] in module rgb2lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[3] in module rgb2lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[2] in module rgb2lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[1] in module rgb2lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[0] in module rgb2lcd is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1471.723 ; gain = 552.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1471.723 ; gain = 552.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1471.723 ; gain = 552.637
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1471.723 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1484.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1484.641 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1484.641 ; gain = 565.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1484.641 ; gain = 565.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1484.641 ; gain = 565.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1484.641 ; gain = 565.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3330] design cpu_test_rgb2lcd_0_0 has an empty top module
INFO: [Synth 8-3917] design cpu_test_rgb2lcd_0_0 has port lcd_rst driven by constant 1
INFO: [Synth 8-3917] design cpu_test_rgb2lcd_0_0 has port lcd_bl driven by constant 1
INFO: [Synth 8-3917] design cpu_test_rgb2lcd_0_0 has port lcd_rgb_t[23] driven by constant 0
INFO: [Synth 8-3917] design cpu_test_rgb2lcd_0_0 has port lcd_rgb_t[22] driven by constant 0
INFO: [Synth 8-3917] design cpu_test_rgb2lcd_0_0 has port lcd_rgb_t[21] driven by constant 0
INFO: [Synth 8-3917] design cpu_test_rgb2lcd_0_0 has port lcd_rgb_t[20] driven by constant 0
INFO: [Synth 8-3917] design cpu_test_rgb2lcd_0_0 has port lcd_rgb_t[19] driven by constant 0
INFO: [Synth 8-3917] design cpu_test_rgb2lcd_0_0 has port lcd_rgb_t[18] driven by constant 0
INFO: [Synth 8-3917] design cpu_test_rgb2lcd_0_0 has port lcd_rgb_t[17] driven by constant 0
INFO: [Synth 8-3917] design cpu_test_rgb2lcd_0_0 has port lcd_rgb_t[16] driven by constant 0
INFO: [Synth 8-3917] design cpu_test_rgb2lcd_0_0 has port lcd_rgb_t[15] driven by constant 0
INFO: [Synth 8-3917] design cpu_test_rgb2lcd_0_0 has port lcd_rgb_t[14] driven by constant 0
INFO: [Synth 8-3917] design cpu_test_rgb2lcd_0_0 has port lcd_rgb_t[13] driven by constant 0
INFO: [Synth 8-3917] design cpu_test_rgb2lcd_0_0 has port lcd_rgb_t[12] driven by constant 0
INFO: [Synth 8-3917] design cpu_test_rgb2lcd_0_0 has port lcd_rgb_t[11] driven by constant 0
INFO: [Synth 8-3917] design cpu_test_rgb2lcd_0_0 has port lcd_rgb_t[10] driven by constant 0
INFO: [Synth 8-3917] design cpu_test_rgb2lcd_0_0 has port lcd_rgb_t[9] driven by constant 0
INFO: [Synth 8-3917] design cpu_test_rgb2lcd_0_0 has port lcd_rgb_t[8] driven by constant 0
INFO: [Synth 8-3917] design cpu_test_rgb2lcd_0_0 has port lcd_rgb_t[7] driven by constant 0
INFO: [Synth 8-3917] design cpu_test_rgb2lcd_0_0 has port lcd_rgb_t[6] driven by constant 0
INFO: [Synth 8-3917] design cpu_test_rgb2lcd_0_0 has port lcd_rgb_t[5] driven by constant 0
INFO: [Synth 8-3917] design cpu_test_rgb2lcd_0_0 has port lcd_rgb_t[4] driven by constant 0
INFO: [Synth 8-3917] design cpu_test_rgb2lcd_0_0 has port lcd_rgb_t[3] driven by constant 0
INFO: [Synth 8-3917] design cpu_test_rgb2lcd_0_0 has port lcd_rgb_t[2] driven by constant 0
INFO: [Synth 8-3917] design cpu_test_rgb2lcd_0_0 has port lcd_rgb_t[1] driven by constant 0
INFO: [Synth 8-3917] design cpu_test_rgb2lcd_0_0 has port lcd_rgb_t[0] driven by constant 0
WARNING: [Synth 8-7129] Port lcd_rgb_i[23] in module cpu_test_rgb2lcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[22] in module cpu_test_rgb2lcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[21] in module cpu_test_rgb2lcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[20] in module cpu_test_rgb2lcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[19] in module cpu_test_rgb2lcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[18] in module cpu_test_rgb2lcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[17] in module cpu_test_rgb2lcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[16] in module cpu_test_rgb2lcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[15] in module cpu_test_rgb2lcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[14] in module cpu_test_rgb2lcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[13] in module cpu_test_rgb2lcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[12] in module cpu_test_rgb2lcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[11] in module cpu_test_rgb2lcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[10] in module cpu_test_rgb2lcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[9] in module cpu_test_rgb2lcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[8] in module cpu_test_rgb2lcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[7] in module cpu_test_rgb2lcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[6] in module cpu_test_rgb2lcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[5] in module cpu_test_rgb2lcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[4] in module cpu_test_rgb2lcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[3] in module cpu_test_rgb2lcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[2] in module cpu_test_rgb2lcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[1] in module cpu_test_rgb2lcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[0] in module cpu_test_rgb2lcd_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1484.641 ; gain = 565.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1484.641 ; gain = 565.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1484.641 ; gain = 565.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1484.641 ; gain = 565.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1484.641 ; gain = 565.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1484.641 ; gain = 565.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1484.641 ; gain = 565.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1484.641 ; gain = 565.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1484.641 ; gain = 565.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1484.641 ; gain = 565.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1484.641 ; gain = 565.555
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1484.641 ; gain = 552.637
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1484.641 ; gain = 565.555
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1484.641 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1488.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: bed4e830
INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 50 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1493.102 ; gain = 992.566
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_rgb2lcd_0_0_synth_1/cpu_test_rgb2lcd_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP cpu_test_rgb2lcd_0_0, cache-ID = ce9513e919c1e920
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_rgb2lcd_0_0_synth_1/cpu_test_rgb2lcd_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cpu_test_rgb2lcd_0_0_utilization_synth.rpt -pb cpu_test_rgb2lcd_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 31 17:53:28 2023...
