INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Documents/FPGA/PacMan/PacMan.srcs/sources_1/new/display_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Documents/FPGA/PacMan/PacMan.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
