Release 14.1 - xst P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/cc/cs150/sp13/class/cs150-bh/cs150/tests/hardware/vga_config/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "vga_config_xps_iic_0_wrapper_xst.prj"
Verilog Include Directory          : {"/home/cc/cs150/sp13/class/cs150-bh/cs150/tests/hardware/vga_config/pcores/" "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc5vlx110tff1136-1
Output File Name                   : "../implementation/vga_config_xps_iic_0_wrapper.ngc"

---- Source Options
Top Module Name                    : vga_config_xps_iic_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" in Library proc_common_v3_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" in Library proc_common_v3_00_a.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" in Library proc_common_v3_00_a.
Entity <muxf_struct> compiled.
Entity <muxf_struct> (Architecture <imp>) compiled.
Entity <muxf_struct_f> compiled.
Entity <muxf_struct_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" in Library proc_common_v3_00_a.
Entity <cntr_incr_decr_addn_f> compiled.
Entity <cntr_incr_decr_addn_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" in Library proc_common_v3_00_a.
Entity <dynshreg_f> compiled.
Entity <dynshreg_f> (Architecture <behavioral>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" in Library proc_common_v3_00_a.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" in Library proc_common_v3_00_a.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" in Library proc_common_v3_00_a.
Entity <counter_bit> compiled.
Entity <counter_bit> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy_f> compiled.
Entity <or_muxcy_f> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_rbu_f> compiled.
Entity <srl_fifo_rbu_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" in Library proc_common_v3_00_a.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" in Library proc_common_v3_00_a.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" in Library proc_common_v3_00_a.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" in Library proc_common_v3_00_a.
Entity <Counter> compiled.
Entity <Counter> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" in Library proc_common_v3_00_a.
Package <coregen_comp_defs> compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" in Library proc_common_v3_00_a.
Package <Common_Types> compiled.
Package body <Common_Types> compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" in Library proc_common_v3_00_a.
Package <conv_funs_pkg> compiled.
Package body <conv_funs_pkg> compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <async_fifo_fg> compiled.
Entity <async_fifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <sync_fifo_fg> compiled.
Entity <sync_fifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <basic_sfifo_fg> compiled.
Entity <basic_sfifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" in Library proc_common_v3_00_a.
Entity <blk_mem_gen_wrapper> compiled.
Entity <blk_mem_gen_wrapper> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" in Library proc_common_v3_00_a.
Entity <addsub> compiled.
Entity <addsub> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" in Library proc_common_v3_00_a.
Entity <direct_path_cntr> compiled.
Entity <direct_path_cntr> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" in Library proc_common_v3_00_a.
Entity <direct_path_cntr_ai> compiled.
Entity <direct_path_cntr_ai> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" in Library proc_common_v3_00_a.
Entity <down_counter> compiled.
Entity <down_counter> (Architecture <simulation>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" in Library proc_common_v3_00_a.
Entity <eval_timer> compiled.
Entity <eval_timer> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" in Library proc_common_v3_00_a.
Entity <IPIF_Steer> compiled.
Entity <IPIF_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" in Library proc_common_v3_00_a.
Entity <ipif_steer128> compiled.
Entity <ipif_steer128> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" in Library proc_common_v3_00_a.
Entity <ipif_mirror128> compiled.
Entity <ipif_mirror128> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" in Library proc_common_v3_00_a.
Entity <ld_arith_reg> compiled.
Entity <ld_arith_reg> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" in Library proc_common_v3_00_a.
Entity <ld_arith_reg2> compiled.
Entity <ld_arith_reg2> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" in Library proc_common_v3_00_a.
Entity <mux_onehot> compiled.
Entity <mux_onehot> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" in Library proc_common_v3_00_a.
Entity <or_bits> compiled.
Entity <or_bits> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" in Library proc_common_v3_00_a.
Entity <or_gate> compiled.
Entity <or_gate> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" in Library proc_common_v3_00_a.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" in Library proc_common_v3_00_a.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" in Library proc_common_v3_00_a.
Entity <pselect_mask> compiled.
Entity <pselect_mask> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" in Library proc_common_v3_00_a.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" in Library proc_common_v3_00_a.
Entity <SRL_FIFO> compiled.
Entity <SRL_FIFO> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo2> compiled.
Entity <srl_fifo2> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo3> compiled.
Entity <srl_fifo3> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_rbu> compiled.
Entity <srl_fifo_rbu> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" in Library proc_common_v3_00_a.
Entity <valid_be> compiled.
Entity <valid_be> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" in Library proc_common_v3_00_a.
Entity <or_with_enable_f> compiled.
Entity <or_with_enable_f> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" in Library proc_common_v3_00_a.
Entity <dynshreg_i_f> compiled.
Entity <dynshreg_i_f> (Architecture <behavioral>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" in Library proc_common_v3_00_a.
Entity <mux_onehot_f> compiled.
Entity <mux_onehot_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_f> compiled.
Entity <srl_fifo_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" in Library proc_common_v3_00_a.
Entity <compare_vectors_f> compiled.
Entity <compare_vectors_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" in Library proc_common_v3_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" in Library proc_common_v3_00_a.
Entity <or_gate_f> compiled.
Entity <or_gate_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" in Library proc_common_v3_00_a.
Entity <soft_reset> compiled.
Entity <soft_reset> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" in Library proc_common_v3_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" in Library proc_common_v3_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" in Library proc_common_v3_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plb_address_decoder> compiled.
Entity <plb_address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plb_slave_attachment> compiled.
Entity <plb_slave_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/iic_pkg.vhd" in Library xps_iic_v2_03_a.
Package <iic_pkg> compiled.
WARNING:HDLParsers:3534 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/iic_pkg.vhd" Line 298. In the function gpo_bit_used, not all control paths contain a return statement.
Package body <iic_pkg> compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/upcnt_n.vhd" in Library xps_iic_v2_03_a.
Entity <upcnt_n> compiled.
Entity <upcnt_n> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/shift8.vhd" in Library xps_iic_v2_03_a.
Entity <shift8> compiled.
Entity <shift8> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/debounce.vhd" in Library xps_iic_v2_03_a.
Entity <debounce> compiled.
Entity <debounce> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plbv46_slave_single> compiled.
Entity <plbv46_slave_single> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/interrupt_control_v2_01_a/hdl/vhdl/interrupt_control.vhd" in Library interrupt_control_v2_01_a.
Entity <interrupt_control> compiled.
Entity <interrupt_control> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/xps_ipif_ssp1.vhd" in Library xps_iic_v2_03_a.
Entity <xps_ipif_ssp1> compiled.
Entity <xps_ipif_ssp1> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" in Library xps_iic_v2_03_a.
Entity <reg_interface> compiled.
Entity <reg_interface> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/filter.vhd" in Library xps_iic_v2_03_a.
Entity <filter> compiled.
Entity <filter> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/iic_control.vhd" in Library xps_iic_v2_03_a.
Entity <iic_control> compiled.
Entity <iic_control> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/dynamic_master.vhd" in Library xps_iic_v2_03_a.
Entity <dynamic_master> compiled.
Entity <dynamic_master> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/iic.vhd" in Library xps_iic_v2_03_a.
Entity <iic> compiled.
Entity <iic> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/xps_iic.vhd" in Library xps_iic_v2_03_a.
Entity <xps_iic> compiled.
Entity <xps_iic> (Architecture <imp>) compiled.
Compiling vhdl file "/home/cc/cs150/sp13/class/cs150-bh/cs150/tests/hardware/vga_config/hdl/vga_config_xps_iic_0_wrapper.vhd" in Library work.
Entity <vga_config_xps_iic_0_wrapper> compiled.
Entity <vga_config_xps_iic_0_wrapper> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <vga_config_xps_iic_0_wrapper> in library <work> (architecture <STRUCTURE>).

Analyzing hierarchy for entity <xps_iic> in library <xps_iic_v2_03_a> (architecture <imp>) with generics.
	C_BASEADDR = "10000001011000000000000000000000"
	C_CLK_FREQ = 62500000
	C_FAMILY = "virtex5"
	C_GPO_WIDTH = 1
	C_HIGHADDR = "10000001011000001111111111111111"
	C_IIC_FREQ = 100000
	C_SCL_INERTIAL_DELAY = 5
	C_SDA_INERTIAL_DELAY = 5
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 32
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NUM_MASTERS = 2
	C_TEN_BIT_ADR = 0

Analyzing hierarchy for entity <iic> in library <xps_iic_v2_03_a> (architecture <imp>) with generics.
	C_BASEADDR = "10000001011000000000000000000000"
	C_BUS2CORE_CLK_RATIO = 1
	C_CLK_FREQ = 62500000
	C_FAMILY = "virtex5"
	C_GPO_WIDTH = 1
	C_HIGHADDR = "10000001011000001111111111111111"
	C_IIC_FREQ = 100000
	C_NUM_IIC_REGS = 10
	C_RC_FIFO_EXIST = true
	C_SCL_INERTIAL_DELAY = 5
	C_SDA_INERTIAL_DELAY = 5
	C_SIPIF_DWIDTH = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 32
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NUM_MASTERS = 2
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 128
	C_TEN_BIT_ADR = 0
	C_TX_FIFO_EXIST = true

Analyzing hierarchy for entity <xps_ipif_ssp1> in library <xps_iic_v2_03_a> (architecture <imp>) with generics.
	C_BASEADDR = "10000001011000000000000000000000"
	C_BUS2CORE_CLK_RATIO = 1
	C_FAMILY = "virtex5"
	C_HIGHADDR = "10000001011000001111111111111111"
	C_NUM_IIC_REGS = 10
	C_SIPIF_DWIDTH = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 32
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NUM_MASTERS = 2
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <reg_interface> in library <xps_iic_v2_03_a> (architecture <imp>) with generics.
	C_GPO_WIDTH = 1
	C_NUM_IIC_REGS = 10
	C_RC_FIFO_BITS = 4
	C_RC_FIFO_EXIST = true
	C_SIPIF_DWIDTH = 32
	C_TEN_BIT_ADR = 0
	C_TX_FIFO_BITS = 4
	C_TX_FIFO_EXIST = true

Analyzing hierarchy for entity <filter> in library <xps_iic_v2_03_a> (architecture <imp>) with generics.
	SCL_INERTIAL_DELAY = 5
	SDA_INERTIAL_DELAY = 5

Analyzing hierarchy for entity <iic_control> in library <xps_iic_v2_03_a> (architecture <imp>) with generics.
	C_CLK_FREQ = 62500000
	C_IIC_FREQ = 100000
	C_TEN_BIT_ADR = 0

Analyzing hierarchy for entity <SRL_FIFO> in library <proc_common_v3_00_a> (architecture <IMP>) with generics.
	C_DATA_BITS = 8
	C_DEPTH = 4
	C_XON = false

Analyzing hierarchy for entity <dynamic_master> in library <xps_iic_v2_03_a> (architecture <imp>).

Analyzing hierarchy for entity <SRL_FIFO> in library <proc_common_v3_00_a> (architecture <IMP>) with generics.
	C_DATA_BITS = 2
	C_DEPTH = 4
	C_XON = false

Analyzing hierarchy for entity <plbv46_slave_single> in library <plbv46_slave_single_v1_01_a> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000001011000000000000000000000",
	                          "0000000000000000000000000000000010000001011000000000000000111111",
	                          "0000000000000000000000000000000010000001011000000000000001000000",
	                          "0000000000000000000000000000000010000001011000000000000001000011",
	                          "0000000000000000000000000000000010000001011000000000000100000000",
	                          "0000000000000000000000000000000010000001011000000000000111111111")
	C_ARD_NUM_CE_ARRAY = (16,1,10)
	C_BUS2CORE_CLK_RATIO = 1
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 1
	C_SIPIF_DWIDTH = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 32
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NUM_MASTERS = 2
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <interrupt_control> in library <interrupt_control_v2_01_a> (architecture <implementation>) with generics.
	C_INCLUDE_DEV_ISC = false
	C_INCLUDE_DEV_PENCODER = false
	C_IPIF_DWIDTH = 32
	C_IP_INTR_MODE_ARRAY = (3,3,3,3,3,3,3,3)
	C_NUM_CE = 16
	C_NUM_IPIF_IRPT_SRC = 1

Analyzing hierarchy for entity <soft_reset> in library <proc_common_v3_00_a> (architecture <implementation>) with generics.
	C_RESET_WIDTH = 4
	C_SIPIF_DWIDTH = 32

Analyzing hierarchy for entity <or_muxcy> in library <proc_common_v3_00_a> (architecture <implementation>) with generics.
	C_NUM_BITS = 10

Analyzing hierarchy for entity <debounce> in library <xps_iic_v2_03_a> (architecture <imp>) with generics.
	C_DEFAULT = '1'
	C_INERTIAL_DELAY = 5

Analyzing hierarchy for entity <upcnt_n> in library <xps_iic_v2_03_a> (architecture <imp>) with generics.
	C_SIZE = 10

Analyzing hierarchy for entity <shift8> in library <xps_iic_v2_03_a> (architecture <imp>).

Analyzing hierarchy for entity <upcnt_n> in library <xps_iic_v2_03_a> (architecture <imp>) with generics.
	C_SIZE = 4

Analyzing hierarchy for entity <plb_slave_attachment> in library <plbv46_slave_single_v1_01_a> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000001011000000000000000000000",
	                          "0000000000000000000000000000000010000001011000000000000000111111",
	                          "0000000000000000000000000000000010000001011000000000000001000000",
	                          "0000000000000000000000000000000010000001011000000000000001000011",
	                          "0000000000000000000000000000000010000001011000000000000100000000",
	                          "0000000000000000000000000000000010000001011000000000000111111111")
	C_ARD_NUM_CE_ARRAY = (16,1,10)
	C_BUS2CORE_CLK_RATIO = 1
	C_DPHASE_TIMEOUT = 128
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 1
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_PLB_MID_WIDTH = 1
	C_PLB_NUM_MASTERS = 2
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <plb_address_decoder> in library <plbv46_slave_single_v1_01_a> (architecture <IMP>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000001011000000000000000000000",
	                          "0000000000000000000000000000000010000001011000000000000000111111",
	                          "0000000000000000000000000000000010000001011000000000000001000000",
	                          "0000000000000000000000000000000010000001011000000000000001000011",
	                          "0000000000000000000000000000000010000001011000000000000100000000",
	                          "0000000000000000000000000000000010000001011000000000000111111111")
	C_ARD_NUM_CE_ARRAY = (16,1,10)
	C_BUS_AWIDTH = 32
	C_FAMILY = "nofamily"
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <counter_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_FAMILY = "nofamily"
	C_NUM_BITS = 8

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 26
	C_AW = 32
	C_BAR = "10000001011000000000000000000000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "0000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "0001"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "0010"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "0011"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "0100"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "0101"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "0110"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "0111"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "1000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "1001"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "1010"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "1011"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "1100"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "1101"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "1110"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "1111"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 30
	C_AW = 32
	C_BAR = "10000001011000000000000001000000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 24
	C_AW = 32
	C_BAR = "10000001011000000000000100000000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <or_gate128> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 3
	C_USE_LUT_OR = false

Analyzing hierarchy for entity <or_muxcy> in library <proc_common_v3_00_a> (architecture <implementation>) with generics.
	C_NUM_BITS = 3


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <vga_config_xps_iic_0_wrapper> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:37 - Detected unknown constraint/property "HDL". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "IMP_NETLIST". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "IP_GROUP". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "IPTYPE". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIM_MODELS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "STYLE". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "HDL". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "IMP_NETLIST". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "IPTYPE". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "IP_GROUP". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIM_MODELS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "STYLE". This constraint/property is not supported by the current software release and will be ignored.
Entity <vga_config_xps_iic_0_wrapper> analyzed. Unit <vga_config_xps_iic_0_wrapper> generated.

Analyzing generic Entity <xps_iic> in library <xps_iic_v2_03_a> (Architecture <imp>).
	C_BASEADDR = "10000001011000000000000000000000"
	C_CLK_FREQ = 62500000
	C_FAMILY = "virtex5"
	C_GPO_WIDTH = 1
	C_HIGHADDR = "10000001011000001111111111111111"
	C_IIC_FREQ = 100000
	C_SCL_INERTIAL_DELAY = 5
	C_SDA_INERTIAL_DELAY = 5
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 32
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NUM_MASTERS = 2
	C_TEN_BIT_ADR = 0
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
Entity <xps_iic> analyzed. Unit <xps_iic> generated.

Analyzing generic Entity <iic> in library <xps_iic_v2_03_a> (Architecture <imp>).
	C_BASEADDR = "10000001011000000000000000000000"
	C_BUS2CORE_CLK_RATIO = 1
	C_CLK_FREQ = 62500000
	C_FAMILY = "virtex5"
	C_GPO_WIDTH = 1
	C_HIGHADDR = "10000001011000001111111111111111"
	C_IIC_FREQ = 100000
	C_NUM_IIC_REGS = 10
	C_RC_FIFO_EXIST = true
	C_SCL_INERTIAL_DELAY = 5
	C_SDA_INERTIAL_DELAY = 5
	C_SIPIF_DWIDTH = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 32
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NUM_MASTERS = 2
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 128
	C_TEN_BIT_ADR = 0
	C_TX_FIFO_EXIST = true
WARNING:Xst:753 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/iic.vhd" line 761: Unconnected output port 'FIFO_Full' of component 'SRL_FIFO'.
WARNING:Xst:753 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/iic.vhd" line 761: Unconnected output port 'Data_Exists' of component 'SRL_FIFO'.
WARNING:Xst:753 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/iic.vhd" line 761: Unconnected output port 'Addr' of component 'SRL_FIFO'.
Entity <iic> analyzed. Unit <iic> generated.

Analyzing generic Entity <xps_ipif_ssp1> in library <xps_iic_v2_03_a> (Architecture <imp>).
	C_BASEADDR = "10000001011000000000000000000000"
	C_BUS2CORE_CLK_RATIO = 1
	C_FAMILY = "virtex5"
	C_HIGHADDR = "10000001011000001111111111111111"
	C_NUM_IIC_REGS = 10
	C_SIPIF_DWIDTH = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 32
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NUM_MASTERS = 2
	C_SPLB_P2P = 0
WARNING:Xst:753 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/xps_ipif_ssp1.vhd" line 546: Unconnected output port 'Intr2Bus_WrAck' of component 'interrupt_control'.
WARNING:Xst:753 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/xps_ipif_ssp1.vhd" line 546: Unconnected output port 'Intr2Bus_RdAck' of component 'interrupt_control'.
WARNING:Xst:753 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/xps_ipif_ssp1.vhd" line 546: Unconnected output port 'Intr2Bus_Retry' of component 'interrupt_control'.
WARNING:Xst:753 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/xps_ipif_ssp1.vhd" line 546: Unconnected output port 'Intr2Bus_ToutSup' of component 'interrupt_control'.
WARNING:Xst:753 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/xps_ipif_ssp1.vhd" line 653: Unconnected output port 'Reset2Bus_ToutSup' of component 'soft_reset'.
Entity <xps_ipif_ssp1> analyzed. Unit <xps_ipif_ssp1> generated.

Analyzing generic Entity <plbv46_slave_single> in library <plbv46_slave_single_v1_01_a> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000001011000000000000000000000",
	                          "0000000000000000000000000000000010000001011000000000000000111111",
	                          "0000000000000000000000000000000010000001011000000000000001000000",
	                          "0000000000000000000000000000000010000001011000000000000001000011",
	                          "0000000000000000000000000000000010000001011000000000000100000000",
	                          "0000000000000000000000000000000010000001011000000000000111111111")
	C_ARD_NUM_CE_ARRAY = (16,1,10)
	C_BUS2CORE_CLK_RATIO = 1
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 1
	C_SIPIF_DWIDTH = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 32
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NUM_MASTERS = 2
	C_SPLB_P2P = 0
Entity <plbv46_slave_single> analyzed. Unit <plbv46_slave_single> generated.

Analyzing generic Entity <plb_slave_attachment> in library <plbv46_slave_single_v1_01_a> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000001011000000000000000000000",
	                          "0000000000000000000000000000000010000001011000000000000000111111",
	                          "0000000000000000000000000000000010000001011000000000000001000000",
	                          "0000000000000000000000000000000010000001011000000000000001000011",
	                          "0000000000000000000000000000000010000001011000000000000100000000",
	                          "0000000000000000000000000000000010000001011000000000000111111111")
	C_ARD_NUM_CE_ARRAY = (16,1,10)
	C_BUS2CORE_CLK_RATIO = 1
	C_DPHASE_TIMEOUT = 128
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 1
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_PLB_MID_WIDTH = 1
	C_PLB_NUM_MASTERS = 2
	C_SPLB_P2P = 0
WARNING:Xst:753 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" line 1201: Unconnected output port 'Count_Out' of component 'counter_f'.
Entity <plb_slave_attachment> analyzed. Unit <plb_slave_attachment> generated.

Analyzing generic Entity <plb_address_decoder> in library <plbv46_slave_single_v1_01_a> (Architecture <IMP>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000001011000000000000000000000",
	                          "0000000000000000000000000000000010000001011000000000000000111111",
	                          "0000000000000000000000000000000010000001011000000000000001000000",
	                          "0000000000000000000000000000000010000001011000000000000001000011",
	                          "0000000000000000000000000000000010000001011000000000000100000000",
	                          "0000000000000000000000000000000010000001011000000000000111111111")
	C_ARD_NUM_CE_ARRAY = (16,1,10)
	C_BUS_AWIDTH = 32
	C_FAMILY = "nofamily"
	C_SPLB_P2P = 0
Entity <plb_address_decoder> analyzed. Unit <plb_address_decoder> generated.

Analyzing generic Entity <pselect_f.1> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 26
	C_AW = 32
	C_BAR = "10000001011000000000000000000000"
	C_FAMILY = "nofamily"
Entity <pselect_f.1> analyzed. Unit <pselect_f.1> generated.

Analyzing generic Entity <pselect_f.2> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "0000"
	C_FAMILY = "nofamily"
Entity <pselect_f.2> analyzed. Unit <pselect_f.2> generated.

Analyzing generic Entity <pselect_f.3> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "0001"
	C_FAMILY = "nofamily"
Entity <pselect_f.3> analyzed. Unit <pselect_f.3> generated.

Analyzing generic Entity <pselect_f.4> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "0010"
	C_FAMILY = "nofamily"
Entity <pselect_f.4> analyzed. Unit <pselect_f.4> generated.

Analyzing generic Entity <pselect_f.5> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "0011"
	C_FAMILY = "nofamily"
Entity <pselect_f.5> analyzed. Unit <pselect_f.5> generated.

Analyzing generic Entity <pselect_f.6> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "0100"
	C_FAMILY = "nofamily"
Entity <pselect_f.6> analyzed. Unit <pselect_f.6> generated.

Analyzing generic Entity <pselect_f.7> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "0101"
	C_FAMILY = "nofamily"
Entity <pselect_f.7> analyzed. Unit <pselect_f.7> generated.

Analyzing generic Entity <pselect_f.8> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "0110"
	C_FAMILY = "nofamily"
Entity <pselect_f.8> analyzed. Unit <pselect_f.8> generated.

Analyzing generic Entity <pselect_f.9> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "0111"
	C_FAMILY = "nofamily"
Entity <pselect_f.9> analyzed. Unit <pselect_f.9> generated.

Analyzing generic Entity <pselect_f.10> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "1000"
	C_FAMILY = "nofamily"
Entity <pselect_f.10> analyzed. Unit <pselect_f.10> generated.

Analyzing generic Entity <pselect_f.11> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "1001"
	C_FAMILY = "nofamily"
Entity <pselect_f.11> analyzed. Unit <pselect_f.11> generated.

Analyzing generic Entity <pselect_f.12> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "1010"
	C_FAMILY = "nofamily"
Entity <pselect_f.12> analyzed. Unit <pselect_f.12> generated.

Analyzing generic Entity <pselect_f.13> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "1011"
	C_FAMILY = "nofamily"
Entity <pselect_f.13> analyzed. Unit <pselect_f.13> generated.

Analyzing generic Entity <pselect_f.14> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "1100"
	C_FAMILY = "nofamily"
Entity <pselect_f.14> analyzed. Unit <pselect_f.14> generated.

Analyzing generic Entity <pselect_f.15> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "1101"
	C_FAMILY = "nofamily"
Entity <pselect_f.15> analyzed. Unit <pselect_f.15> generated.

Analyzing generic Entity <pselect_f.16> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "1110"
	C_FAMILY = "nofamily"
Entity <pselect_f.16> analyzed. Unit <pselect_f.16> generated.

Analyzing generic Entity <pselect_f.17> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "1111"
	C_FAMILY = "nofamily"
Entity <pselect_f.17> analyzed. Unit <pselect_f.17> generated.

Analyzing generic Entity <pselect_f.18> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 30
	C_AW = 32
	C_BAR = "10000001011000000000000001000000"
	C_FAMILY = "nofamily"
Entity <pselect_f.18> analyzed. Unit <pselect_f.18> generated.

Analyzing generic Entity <pselect_f.19> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 24
	C_AW = 32
	C_BAR = "10000001011000000000000100000000"
	C_FAMILY = "nofamily"
Entity <pselect_f.19> analyzed. Unit <pselect_f.19> generated.

Analyzing generic Entity <or_gate128> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 3
	C_USE_LUT_OR = false
Entity <or_gate128> analyzed. Unit <or_gate128> generated.

Analyzing generic Entity <or_muxcy.2> in library <proc_common_v3_00_a> (Architecture <implementation>).
	C_NUM_BITS = 3
Entity <or_muxcy.2> analyzed. Unit <or_muxcy.2> generated.

Analyzing generic Entity <counter_f> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_FAMILY = "nofamily"
	C_NUM_BITS = 8
Entity <counter_f> analyzed. Unit <counter_f> generated.

Analyzing generic Entity <interrupt_control> in library <interrupt_control_v2_01_a> (Architecture <implementation>).
	C_INCLUDE_DEV_ISC = false
	C_INCLUDE_DEV_PENCODER = false
	C_IPIF_DWIDTH = 32
	C_IP_INTR_MODE_ARRAY = (3,3,3,3,3,3,3,3)
	C_NUM_CE = 16
	C_NUM_IPIF_IRPT_SRC = 1
Entity <interrupt_control> analyzed. Unit <interrupt_control> generated.

Analyzing generic Entity <soft_reset> in library <proc_common_v3_00_a> (Architecture <implementation>).
	C_RESET_WIDTH = 4
	C_SIPIF_DWIDTH = 32
    Set user-defined property "INIT =  0" for instance <RESET_FLOPS[0].RST_FLOPS> in unit <soft_reset>.
    Set user-defined property "INIT =  0" for instance <RESET_FLOPS[1].RST_FLOPS> in unit <soft_reset>.
    Set user-defined property "INIT =  0" for instance <RESET_FLOPS[2].RST_FLOPS> in unit <soft_reset>.
    Set user-defined property "INIT =  0" for instance <RESET_FLOPS[3].RST_FLOPS> in unit <soft_reset>.
    Set user-defined property "INIT =  0" for instance <FF_WRACK> in unit <soft_reset>.
Entity <soft_reset> analyzed. Unit <soft_reset> generated.

Analyzing generic Entity <reg_interface> in library <xps_iic_v2_03_a> (Architecture <imp>).
	C_GPO_WIDTH = 1
	C_NUM_IIC_REGS = 10
	C_RC_FIFO_BITS = 4
	C_RC_FIFO_EXIST = true
	C_SIPIF_DWIDTH = 32
	C_TEN_BIT_ADR = 0
	C_TX_FIFO_BITS = 4
	C_TX_FIFO_EXIST = true
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 818: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  0777" for instance <PER_BIT_GEN[24].RBACK_GEN[0].NO_PAD_GENERATE.NO_PAD_LUT4_I> in unit <reg_interface>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 830: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 818: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  0777" for instance <PER_BIT_GEN[24].RBACK_GEN[1].NO_PAD_GENERATE.NO_PAD_LUT4_I> in unit <reg_interface>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 830: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 818: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  0777" for instance <PER_BIT_GEN[25].RBACK_GEN[0].NO_PAD_GENERATE.NO_PAD_LUT4_I> in unit <reg_interface>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 830: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 818: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  0777" for instance <PER_BIT_GEN[25].RBACK_GEN[1].NO_PAD_GENERATE.NO_PAD_LUT4_I> in unit <reg_interface>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 830: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 842: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  0777" for instance <PER_BIT_GEN[25].RBACK_GEN[2].PAD_GENERATE.PAD_LUT4_I> in unit <reg_interface>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 854: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 818: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  0777" for instance <PER_BIT_GEN[26].RBACK_GEN[0].NO_PAD_GENERATE.NO_PAD_LUT4_I> in unit <reg_interface>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 830: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 818: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  0777" for instance <PER_BIT_GEN[26].RBACK_GEN[1].NO_PAD_GENERATE.NO_PAD_LUT4_I> in unit <reg_interface>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 830: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 842: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  0777" for instance <PER_BIT_GEN[26].RBACK_GEN[2].PAD_GENERATE.PAD_LUT4_I> in unit <reg_interface>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 854: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 818: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  0777" for instance <PER_BIT_GEN[27].RBACK_GEN[0].NO_PAD_GENERATE.NO_PAD_LUT4_I> in unit <reg_interface>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 830: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 818: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  0777" for instance <PER_BIT_GEN[27].RBACK_GEN[1].NO_PAD_GENERATE.NO_PAD_LUT4_I> in unit <reg_interface>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 830: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 842: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  0777" for instance <PER_BIT_GEN[27].RBACK_GEN[2].PAD_GENERATE.PAD_LUT4_I> in unit <reg_interface>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 854: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 818: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  0777" for instance <PER_BIT_GEN[28].RBACK_GEN[0].NO_PAD_GENERATE.NO_PAD_LUT4_I> in unit <reg_interface>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 830: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 818: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  0777" for instance <PER_BIT_GEN[28].RBACK_GEN[1].NO_PAD_GENERATE.NO_PAD_LUT4_I> in unit <reg_interface>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 830: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 818: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  0777" for instance <PER_BIT_GEN[28].RBACK_GEN[2].NO_PAD_GENERATE.NO_PAD_LUT4_I> in unit <reg_interface>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 830: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 818: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  0777" for instance <PER_BIT_GEN[28].RBACK_GEN[3].NO_PAD_GENERATE.NO_PAD_LUT4_I> in unit <reg_interface>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 830: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 818: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  0777" for instance <PER_BIT_GEN[29].RBACK_GEN[0].NO_PAD_GENERATE.NO_PAD_LUT4_I> in unit <reg_interface>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 830: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 818: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  0777" for instance <PER_BIT_GEN[29].RBACK_GEN[1].NO_PAD_GENERATE.NO_PAD_LUT4_I> in unit <reg_interface>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 830: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 818: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  0777" for instance <PER_BIT_GEN[29].RBACK_GEN[2].NO_PAD_GENERATE.NO_PAD_LUT4_I> in unit <reg_interface>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 830: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 818: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  0777" for instance <PER_BIT_GEN[29].RBACK_GEN[3].NO_PAD_GENERATE.NO_PAD_LUT4_I> in unit <reg_interface>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 830: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 818: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  0777" for instance <PER_BIT_GEN[30].RBACK_GEN[0].NO_PAD_GENERATE.NO_PAD_LUT4_I> in unit <reg_interface>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 830: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 818: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  0777" for instance <PER_BIT_GEN[30].RBACK_GEN[1].NO_PAD_GENERATE.NO_PAD_LUT4_I> in unit <reg_interface>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 830: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 818: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  0777" for instance <PER_BIT_GEN[30].RBACK_GEN[2].NO_PAD_GENERATE.NO_PAD_LUT4_I> in unit <reg_interface>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 830: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 818: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  0777" for instance <PER_BIT_GEN[30].RBACK_GEN[3].NO_PAD_GENERATE.NO_PAD_LUT4_I> in unit <reg_interface>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 830: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 818: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  0777" for instance <PER_BIT_GEN[31].RBACK_GEN[0].NO_PAD_GENERATE.NO_PAD_LUT4_I> in unit <reg_interface>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 830: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 818: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  0777" for instance <PER_BIT_GEN[31].RBACK_GEN[1].NO_PAD_GENERATE.NO_PAD_LUT4_I> in unit <reg_interface>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 830: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 818: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  0777" for instance <PER_BIT_GEN[31].RBACK_GEN[2].NO_PAD_GENERATE.NO_PAD_LUT4_I> in unit <reg_interface>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 830: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 818: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  0777" for instance <PER_BIT_GEN[31].RBACK_GEN[3].NO_PAD_GENERATE.NO_PAD_LUT4_I> in unit <reg_interface>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd" line 830: Instantiating black box module <MUXCY>.
Entity <reg_interface> analyzed. Unit <reg_interface> generated.

Analyzing generic Entity <or_muxcy.1> in library <proc_common_v3_00_a> (Architecture <implementation>).
	C_NUM_BITS = 10
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" line 212: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" line 222: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" line 222: Instantiating black box module <MUXCY>.
Entity <or_muxcy.1> analyzed. Unit <or_muxcy.1> generated.

Analyzing generic Entity <filter> in library <xps_iic_v2_03_a> (Architecture <imp>).
	SCL_INERTIAL_DELAY = 5
	SDA_INERTIAL_DELAY = 5
INFO:Xst:1749 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/filter.vhd" line 165: note: xps_iic configured for SCL inertial delay of 5 clocks.
INFO:Xst:1749 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/filter.vhd" line 188: note: xps_iic configured for SDA inertial delay of 5 clocks.
WARNING:Xst:753 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/filter.vhd" line 195: Unconnected output port 'Unstable_n' of component 'debounce'.
Entity <filter> analyzed. Unit <filter> generated.

Analyzing generic Entity <debounce> in library <xps_iic_v2_03_a> (Architecture <imp>).
	C_DEFAULT = '1'
	C_INERTIAL_DELAY = 5
Entity <debounce> analyzed. Unit <debounce> generated.

Analyzing generic Entity <iic_control> in library <xps_iic_v2_03_a> (Architecture <imp>).
	C_CLK_FREQ = 62500000
	C_IIC_FREQ = 100000
	C_TEN_BIT_ADR = 0
Entity <iic_control> analyzed. Unit <iic_control> generated.

Analyzing generic Entity <upcnt_n.1> in library <xps_iic_v2_03_a> (Architecture <imp>).
	C_SIZE = 10
Entity <upcnt_n.1> analyzed. Unit <upcnt_n.1> generated.

Analyzing Entity <shift8> in library <xps_iic_v2_03_a> (Architecture <imp>).
Entity <shift8> analyzed. Unit <shift8> generated.

Analyzing generic Entity <upcnt_n.2> in library <xps_iic_v2_03_a> (Architecture <imp>).
	C_SIZE = 4
Entity <upcnt_n.2> analyzed. Unit <upcnt_n.2> generated.

Analyzing generic Entity <SRL_FIFO.1> in library <proc_common_v3_00_a> (Architecture <IMP>).
	C_DATA_BITS = 8
	C_DEPTH = 4
	C_XON = false
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" line 229: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" line 246: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" line 259: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" line 246: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" line 259: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" line 246: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" line 259: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" line 246: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" line 259: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" line 270: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" line 270: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" line 270: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" line 270: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" line 270: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" line 270: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" line 270: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" line 270: Instantiating black box module <SRL16E>.
Entity <SRL_FIFO.1> analyzed. Unit <SRL_FIFO.1> generated.

Analyzing Entity <dynamic_master> in library <xps_iic_v2_03_a> (Architecture <imp>).
Entity <dynamic_master> analyzed. Unit <dynamic_master> generated.

Analyzing generic Entity <SRL_FIFO.2> in library <proc_common_v3_00_a> (Architecture <IMP>).
	C_DATA_BITS = 2
	C_DEPTH = 4
	C_XON = false
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" line 229: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" line 246: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" line 259: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" line 246: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" line 259: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" line 246: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" line 259: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" line 246: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" line 259: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" line 270: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" line 270: Instantiating black box module <SRL16E>.
Entity <SRL_FIFO.2> analyzed. Unit <SRL_FIFO.2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <dynamic_master>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/dynamic_master.vhd".
WARNING:Xst:647 - Input <Cr<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Cr<4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Cr<6:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <dynamic_MSMS_d> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <Cr_txModeSelect_set>.
    Found 1-bit register for signal <Cr_txModeSelect_clr>.
    Found 1-bit register for signal <ackDataState_d1>.
    Found 1-bit register for signal <callingReadAccess>.
    Found 1-bit register for signal <earlyAckDataState_d1>.
    Found 1-bit register for signal <firstDynStartSeen>.
    Found 8-bit down counter for signal <rdByteCntr>.
    Found 1-bit register for signal <rdCntrFrmTxFifo>.
    Found 1-bit register for signal <rxCntDone>.
    Summary:
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
Unit <dynamic_master> synthesized.


Synthesizing Unit <interrupt_control>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/interrupt_control_v2_01_a/hdl/vhdl/interrupt_control.vhd".
WARNING:Xst:647 - Input <Bus2IP_Data<1:23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_BE<1:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_RdCE<0:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_RdCE<9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_RdCE<11:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_WrCE<0:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_WrCE<9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_WrCE<11:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <trans_reg_irpts> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <trans_lvl_irpts<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipif_priority_encode_value> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipif_pri_encode_present> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipif_irpt_status_value> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipif_irpt_status_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipif_irpt_pending_value> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipif_irpt_enable_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipif_interrupt_or> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <Intr2Bus_WrAck>.
    Found 1-bit register for signal <Intr2Bus_RdAck>.
    Found 8-bit register for signal <ip_irpt_enable_reg>.
    Found 8-bit register for signal <ip_irpt_status_reg>.
    Found 1-bit xor2 for signal <ip_irpt_status_reg_0$xor0000> created at line 733.
    Found 1-bit xor2 for signal <ip_irpt_status_reg_1$xor0000> created at line 733.
    Found 1-bit xor2 for signal <ip_irpt_status_reg_2$xor0000> created at line 733.
    Found 1-bit xor2 for signal <ip_irpt_status_reg_3$xor0000> created at line 733.
    Found 1-bit xor2 for signal <ip_irpt_status_reg_4$xor0000> created at line 733.
    Found 1-bit xor2 for signal <ip_irpt_status_reg_5$xor0000> created at line 733.
    Found 1-bit xor2 for signal <ip_irpt_status_reg_6$xor0000> created at line 733.
    Found 1-bit xor2 for signal <ip_irpt_status_reg_7$xor0000> created at line 733.
    Found 1-bit register for signal <ipif_glbl_irpt_enable_reg>.
    Found 1-bit register for signal <irpt_rdack_d1>.
    Found 1-bit register for signal <irpt_wrack_d1>.
    Summary:
	inferred  21 D-type flip-flop(s).
Unit <interrupt_control> synthesized.


Synthesizing Unit <counter_f>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd".
    Found 9-bit register for signal <icount_out>.
    Found 9-bit subtractor for signal <icount_out$sub0000> created at line 297.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <counter_f> synthesized.


Synthesizing Unit <pselect_f_1>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
WARNING:Xst:647 - Input <A<26:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <pselect_f_1> synthesized.


Synthesizing Unit <pselect_f_2>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_2> synthesized.


Synthesizing Unit <pselect_f_3>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_3> synthesized.


Synthesizing Unit <pselect_f_4>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_4> synthesized.


Synthesizing Unit <pselect_f_5>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_5> synthesized.


Synthesizing Unit <pselect_f_6>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_6> synthesized.


Synthesizing Unit <pselect_f_7>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_7> synthesized.


Synthesizing Unit <pselect_f_8>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_8> synthesized.


Synthesizing Unit <pselect_f_9>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_9> synthesized.


Synthesizing Unit <pselect_f_10>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_10> synthesized.


Synthesizing Unit <pselect_f_11>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_11> synthesized.


Synthesizing Unit <pselect_f_12>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_12> synthesized.


Synthesizing Unit <pselect_f_13>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_13> synthesized.


Synthesizing Unit <pselect_f_14>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_14> synthesized.


Synthesizing Unit <pselect_f_15>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_15> synthesized.


Synthesizing Unit <pselect_f_16>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_16> synthesized.


Synthesizing Unit <pselect_f_17>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_17> synthesized.


Synthesizing Unit <pselect_f_18>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
WARNING:Xst:647 - Input <A<30:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <pselect_f_18> synthesized.


Synthesizing Unit <pselect_f_19>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
WARNING:Xst:647 - Input <A<24:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <pselect_f_19> synthesized.


Synthesizing Unit <or_muxcy_2>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd".
Unit <or_muxcy_2> synthesized.


Synthesizing Unit <debounce>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/debounce.vhd".
WARNING:Xst:1780 - Signal <stable_cs> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <Unstable_n>.
    Found 1-bit register for signal <clean_cs>.
    Found 9-bit down counter for signal <debounce_ct>.
    Found 9-bit subtractor for signal <debounce_ct$addsub0000> created at line 181.
    Found 1-bit xor2 for signal <debounce_ct$xor0000> created at line 174.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <debounce> synthesized.


Synthesizing Unit <upcnt_n_1>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/upcnt_n.vhd".
    Found 10-bit up counter for signal <q_int>.
    Summary:
	inferred   1 Counter(s).
Unit <upcnt_n_1> synthesized.


Synthesizing Unit <shift8>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/shift8.vhd".
    Found 8-bit register for signal <data_int>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <shift8> synthesized.


Synthesizing Unit <upcnt_n_2>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/upcnt_n.vhd".
    Found 4-bit up counter for signal <q_int>.
    Summary:
	inferred   1 Counter(s).
Unit <upcnt_n_2> synthesized.


Synthesizing Unit <filter>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/filter.vhd".
Unit <filter> synthesized.


Synthesizing Unit <iic_control>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/iic_control.vhd".
WARNING:Xst:647 - Input <Ten_adr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Adr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <zero_sig> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <setup_cnt_rst> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sec_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sda_oe> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sda_cout_reg_d1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <msb_wr_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <msb_wr_d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <msb_wr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i2c_shiftout> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <gen_stop_and_scl_hi> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bit_cnt_clr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <adr_dta_l> is used but never assigned. This sourceless signal will be automatically connected to value 0.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 24                                             |
    | Inputs             | 9                                              |
    | Outputs            | 14                                             |
    | Clock              | Sys_clk                   (rising_edge)        |
    | Clock enable       | state$or0001              (positive)           |
    | Reset              | state$or0000              (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <scl_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 25                                             |
    | Inputs             | 13                                             |
    | Outputs            | 9                                              |
    | Clock              | Sys_clk                   (rising_edge)        |
    | Reset              | Reset                     (negative)           |
    | Reset type         | synchronous                                    |
    | Reset State        | scl_idle                                       |
    | Power Up State     | scl_idle                                       |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <AckDataState>.
    Found 1-bit register for signal <EarlyAckDataState>.
    Found 1-bit register for signal <EarlyAckHdr>.
    Found 1-bit register for signal <aas_i>.
    Found 1-bit register for signal <abgc_i>.
    Found 7-bit comparator equal for signal <addr_match$cmp_eq0000> created at line 1626.
    Found 1-bit register for signal <al_i>.
    Found 1-bit register for signal <al_prevent>.
    Found 1-bit register for signal <arb_lost>.
    Found 1-bit register for signal <bit_cnt_en>.
    Found 1-bit register for signal <bus_busy>.
    Found 1-bit register for signal <bus_busy_d1>.
    Found 8-bit register for signal <data_i2c_i>.
    Found 1-bit register for signal <detect_start>.
    Found 1-bit register for signal <detect_stop>.
    Found 1-bit register for signal <dtc_i>.
    Found 1-bit register for signal <dtc_i_d1>.
    Found 1-bit register for signal <dtc_i_d2>.
    Found 1-bit register for signal <dtre_d1>.
    Found 1-bit register for signal <gen_start>.
    Found 1-bit register for signal <gen_stop>.
    Found 1-bit register for signal <gen_stop_d1>.
    Found 1-bit register for signal <i2c_header_en>.
    Found 1-bit register for signal <master_sda>.
    Found 1-bit register for signal <master_slave>.
    Found 1-bit register for signal <msms_d1>.
    Found 1-bit register for signal <msms_d2>.
    Found 1-bit register for signal <msms_rst_i>.
    Found 1-bit register for signal <new_rcv_dta_i>.
    Found 1-bit register for signal <rdy_new_xmt_i>.
    Found 1-bit register for signal <ro_prev_d1>.
    Found 1-bit register for signal <rsta_d1>.
    Found 1-bit register for signal <rsta_tx_under_prev>.
    Found 1-bit register for signal <scl_cout_reg>.
    Found 1-bit register for signal <scl_d1>.
    Found 1-bit register for signal <scl_f_edg_d1>.
    Found 1-bit register for signal <scl_f_edg_d2>.
    Found 1-bit register for signal <scl_f_edg_d3>.
    Found 1-bit register for signal <scl_falling_edge>.
    Found 1-bit register for signal <scl_rin>.
    Found 1-bit register for signal <scl_rin_d1>.
    Found 1-bit register for signal <scl_rising_edge>.
    Found 1-bit register for signal <sda_cout_reg>.
    Found 1-bit register for signal <sda_d1>.
    Found 1-bit register for signal <sda_rin>.
    Found 1-bit register for signal <sda_rin_d1>.
    Found 1-bit register for signal <sda_sample>.
    Found 1-bit register for signal <sda_setup>.
    Found 1-bit register for signal <shift_reg_en>.
    Found 1-bit register for signal <shift_reg_ld>.
    Found 1-bit register for signal <shift_reg_ld_d1>.
    Found 1-bit register for signal <slave_sda>.
    Found 1-bit register for signal <sm_stop>.
    Found 1-bit register for signal <srw_i>.
    Found 1-bit register for signal <stop_scl_reg>.
    Found 1-bit register for signal <tx_under_prev_d1>.
    Found 1-bit register for signal <tx_under_prev_i>.
    Found 1-bit register for signal <txer_edge>.
    Found 1-bit register for signal <txer_i>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred  65 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <iic_control> synthesized.


Synthesizing Unit <SRL_FIFO_1>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd".
WARNING:Xst:646 - Signal <addr_cy<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <hsum_A_0$xor0000> created at line 244.
    Found 1-bit xor2 for signal <hsum_A_1$xor0000> created at line 244.
    Found 1-bit xor2 for signal <hsum_A_2$xor0000> created at line 244.
    Found 1-bit xor2 for signal <hsum_A_3$xor0000> created at line 244.
Unit <SRL_FIFO_1> synthesized.


Synthesizing Unit <SRL_FIFO_2>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd".
WARNING:Xst:646 - Signal <addr_cy<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <hsum_A_0$xor0000> created at line 244.
    Found 1-bit xor2 for signal <hsum_A_1$xor0000> created at line 244.
    Found 1-bit xor2 for signal <hsum_A_2$xor0000> created at line 244.
    Found 1-bit xor2 for signal <hsum_A_3$xor0000> created at line 244.
Unit <SRL_FIFO_2> synthesized.


Synthesizing Unit <soft_reset>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd".
WARNING:Xst:647 - Input <Bus2IP_Data<0:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_BE<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <error_reply> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <reset_trig>.
    Found 1-bit register for signal <sw_rst_cond_d1>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <soft_reset> synthesized.


Synthesizing Unit <or_gate128>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <or_gate128> synthesized.


Synthesizing Unit <or_muxcy_1>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd".
WARNING:Xst:653 - Signal <in_bus_pad<10:11>> is used but never assigned. This sourceless signal will be automatically connected to value 00.
Unit <or_muxcy_1> synthesized.


Synthesizing Unit <reg_interface>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/reg_interface.vhd".
WARNING:Xst:647 - Input <Bus2IIC_Data<0:23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Data_i2c> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <Ten_adr> is never assigned. Tied to value 000.
WARNING:Xst:1305 - Output <IIC2Bus_Data<0:23>> is never assigned. Tied to value 000000000000000000000000.
WARNING:Xst:1780 - Signal <wrce_or_in<0:5>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wrce_or_in<6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ten_adr_i> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:1780 - Signal <ro_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ro_a> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rback_out6<4:5>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rback_out5<4:5>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rback_out4<4:5>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rback_out3<4:5>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rback_out2<3:5>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rback_out1<3:5>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rback_out0<3:5>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rback_out<2:5>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rback_data<0:23>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rback_data<24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rback_data<32:55>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rback_data<64:87>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rback_data<96:119>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rback_data<128:151>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rback_data<159>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rback_data<160:183>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rback_data<184:187>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rback_data<192:215>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rback_data<216:219>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rback_data<224:247>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rback_data<248:255>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rback_data<256:279>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rback_data<280:283>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rback_data<288:318>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rback_chain6<5>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rback_chain5<5>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rback_chain4<5>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rback_chain3<5>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rback_chain2<4:5>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rback_chain1<4:5>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rback_chain0<4:5>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rback_chain<3:5>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pre_sort_data6<8:9>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pre_sort_data5<8:9>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pre_sort_data4<8:9>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pre_sort_data3<8:9>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pre_sort_data2<5:9>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pre_sort_data1<5:9>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pre_sort_data0<5:9>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pre_sort_data<4:9>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pre_sort_ce6<8:9>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pre_sort_ce5<8:9>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pre_sort_ce4<8:9>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pre_sort_ce3<8:9>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pre_sort_ce2<5:9>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pre_sort_ce1<5:9>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pre_sort_ce0<5:9>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pre_sort_ce<4:9>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <sr_i<0>> equivalent to <dtre_i> has been removed
    Register <sr_i<6>> equivalent to <IIC2Bus_IntrEvent<5>> has been removed
    Found 8-bit register for signal <IIC2Bus_IntrEvent>.
    Found 1-bit register for signal <Tx_fifo_rd>.
    Found 1-bit register for signal <Rc_fifo_rd>.
    Found 1-bit register for signal <Tx_fifo_wr>.
    Found 1-bit register for signal <Tx_fifo_rst>.
    Found 1-bit register for signal <Rc_fifo_wr>.
    Found 8-bit register for signal <adr_i>.
    Found 8-bit register for signal <cr_i>.
    Found 1-bit register for signal <dtre_i>.
    Found 1-bit register for signal <gpo_i<31>>.
    Found 1-bit register for signal <IIC2Bus_RdAck_i>.
    Found 1-bit register for signal <IIC2Bus_WrAck_i>.
    Found 1-bit register for signal <msms_d1>.
    Found 1-bit register for signal <msms_set_i>.
    Found 1-bit register for signal <new_rcv_dta_d1>.
    Found 4-bit register for signal <rc_fifo_pirq_i>.
    Found 1-bit register for signal <ro_prev_i>.
    Found 1-bit xor2 for signal <ro_prev_i$xor0000> created at line 660.
    Found 1-bit xor2 for signal <ro_prev_i$xor0001> created at line 660.
    Found 1-bit xor2 for signal <ro_prev_i$xor0002> created at line 660.
    Found 1-bit xor2 for signal <ro_prev_i$xor0003> created at line 660.
    Found 5-bit register for signal <sr_i<1:5>>.
    Found 1-bit register for signal <sr_i<7>>.
    Summary:
	inferred  47 D-type flip-flop(s).
Unit <reg_interface> synthesized.


Synthesizing Unit <plb_address_decoder>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd".
WARNING:Xst:647 - Input <Bus_RNW_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Address_In_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Address_Valid_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <cs_s_h_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_out_s_h1<0:1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_out_s_h0<0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_out_s_h0<2>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_out_s_h<1:2>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cs_ce_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_out_s_h<4:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_match_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 6-bit register for signal <addr_out_s_h>.
    Found 3-bit register for signal <cs_out_i>.
    Found 1-bit register for signal <cs_out_s_h<0>>.
    Found 1-bit register for signal <cs_out_s_h0<1>>.
    Found 1-bit register for signal <cs_out_s_h1<2>>.
    Found 1-bit register for signal <decode_hit_reg>.
    Found 27-bit register for signal <rdce_out_i>.
    Found 1-bit register for signal <rnw_s_h>.
    Found 27-bit register for signal <wrce_out_i>.
    Summary:
	inferred  68 D-type flip-flop(s).
Unit <plb_address_decoder> synthesized.


Synthesizing Unit <plb_slave_attachment>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd".
WARNING:Xst:647 - Input <PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <valid_plb_type> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <valid_plb_size> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <start_data_phase> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wrdack_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wrcomp_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wait_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_rddack_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_rdcomp_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_data_ack> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <set_sl_busy_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_ce_ld_enable> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_sl_rd_busy_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_sl_rd_busy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_sl_busy_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_rd_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <sl_rdcomp_i> equivalent to <rd_clear_sl_busy> has been removed
    Register <sl_rddack_i> equivalent to <rd_clear_sl_busy> has been removed
    Register <sl_addrack_i> equivalent to <set_sl_busy> has been removed
    Register <sl_wrdack_i> equivalent to <sl_wrcomp_i> has been removed
    Register <wr_clear_sl_busy> equivalent to <sl_wrcomp_i> has been removed
    Found 1-bit register for signal <addr_cntl_cs<0>>.
    Found 1-bit register for signal <addr_cycle_flush>.
    Found 32-bit register for signal <bus2ip_addr_i>.
    Found 4-bit register for signal <bus2ip_be_i>.
    Found 1-bit register for signal <bus2ip_rnw_i>.
    Found 1-bit register for signal <data_timeout>.
    Found 1-bit register for signal <master_id<31>>.
    Found 32-bit register for signal <plb_abus_reg>.
    Found 4-bit register for signal <plb_be_reg>.
    Found 1-bit register for signal <plb_masterid_reg<0>>.
    Found 1-bit register for signal <plb_pavalid_reg>.
    Found 1-bit register for signal <plb_rnw_reg>.
    Found 4-bit register for signal <plb_size_reg>.
    Found 3-bit register for signal <plb_type_reg>.
    Found 32-bit register for signal <plb_wrdbus_reg>.
    Found 1-bit register for signal <rd_clear_sl_busy>.
    Found 1-bit register for signal <set_sl_busy>.
    Found 1-bit register for signal <sl_busy>.
    Found 2-bit register for signal <sl_mbusy_i>.
    Found 2-bit register for signal <sl_mrderr_i>.
    Found 2-bit register for signal <sl_mwrerr_i>.
    Found 32-bit register for signal <sl_rddbus_i>.
    Found 1-bit register for signal <sl_rearbitrate_i>.
    Found 1-bit register for signal <sl_wrcomp_i>.
    Summary:
	inferred 162 D-type flip-flop(s).
Unit <plb_slave_attachment> synthesized.


Synthesizing Unit <plbv46_slave_single>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd".
WARNING:Xst:647 - Input <PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <plbv46_slave_single> synthesized.


Synthesizing Unit <xps_ipif_ssp1>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/xps_ipif_ssp1.vhd".
WARNING:Xst:646 - Signal <xps_Bus2IP_CS<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <xps_Bus2IP_CS<2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <word_access> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Intr2Bus_DevIntr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <intr2_rdack_d1>.
    Found 1-bit register for signal <intr2_wrack_d1>.
    Found 1-bit register for signal <Intr2Bus_RdAck>.
    Found 1-bit register for signal <Intr2Bus_WrAck>.
    Found 1-bit register for signal <rdce_dly1>.
    Found 1-bit register for signal <reset2Bus_RdAck>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <xps_ipif_ssp1> synthesized.


Synthesizing Unit <iic>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/iic.vhd".
WARNING:Xst:653 - Signal <IIC2Bus_Error> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <Dtc> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Drr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Bus2IIC_RNW> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Bus2IIC_CS> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Bus2IIC_BE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Bus2IIC_Addr<0:30>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <Rc_fifo_rd_d>.
    Found 1-bit register for signal <Rc_fifo_wr_d>.
    Found 1-bit register for signal <Tx_fifo_rd_d>.
    Found 1-bit register for signal <Tx_fifo_wr_d>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <iic> synthesized.


Synthesizing Unit <xps_iic>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/hdl/vhdl/xps_iic.vhd".
Unit <xps_iic> synthesized.


Synthesizing Unit <vga_config_xps_iic_0_wrapper>.
    Related source file is "/home/cc/cs150/sp13/class/cs150-bh/cs150/tests/hardware/vga_config/hdl/vga_config_xps_iic_0_wrapper.vhd".
Unit <vga_config_xps_iic_0_wrapper> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 9-bit subtractor                                      : 3
# Counters                                             : 6
 10-bit up counter                                     : 2
 4-bit up counter                                      : 1
 8-bit down counter                                    : 1
 9-bit down counter                                    : 2
# Registers                                            : 226
 1-bit register                                        : 210
 3-bit register                                        : 1
 32-bit register                                       : 4
 4-bit register                                        : 4
 6-bit register                                        : 1
 8-bit register                                        : 5
 9-bit register                                        : 1
# Comparators                                          : 1
 7-bit comparator equal                                : 1
# Xors                                                 : 26
 1-bit xor2                                            : 26

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <xps_iic_0/X_IIC/IIC_CONTROL_I/scl_state/FSM> on signal <scl_state[1:4]> with gray encoding.
---------------------------
 State         | Encoding
---------------------------
 scl_idle      | 0000
 start         | 0001
 start_edge    | 0011
 scl_low_edge  | 0010
 scl_low       | 0110
 scl_high_edge | 0111
 scl_high      | 0101
 stop_edge     | 0100
 stop_wait     | 1100
---------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <xps_iic_0/X_IIC/IIC_CONTROL_I/state/FSM> on signal <state[1:7]> with one-hot encoding.
------------------------
 State      | Encoding
------------------------
 idle       | 0000001
 header     | 0000010
 ack_header | 0000100
 rcv_data   | 0001000
 ack_data   | 0100000
 xmit_data  | 0010000
 wait_ack   | 1000000
------------------------
WARNING:Xst:2677 - Node <addr_out_s_h_5> of sequential type is unconnected in block <plb_address_decoder>.
WARNING:Xst:2677 - Node <addr_out_s_h_4> of sequential type is unconnected in block <plb_address_decoder>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Adders/Subtractors                                   : 3
 9-bit subtractor                                      : 3
# Counters                                             : 6
 10-bit up counter                                     : 2
 4-bit up counter                                      : 1
 8-bit down counter                                    : 1
 9-bit down counter                                    : 2
# Registers                                            : 430
 Flip-Flops                                            : 430
# Comparators                                          : 1
 7-bit comparator equal                                : 1
# Xors                                                 : 26
 1-bit xor2                                            : 26

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <addr_cntl_cs_0> in Unit <plb_slave_attachment> is equivalent to the following FF/Latch, which will be removed : <addr_cycle_flush> 

Optimizing unit <vga_config_xps_iic_0_wrapper> ...

Optimizing unit <dynamic_master> ...

Optimizing unit <interrupt_control> ...

Optimizing unit <counter_f> ...

Optimizing unit <debounce> ...

Optimizing unit <shift8> ...

Optimizing unit <SRL_FIFO_1> ...

Optimizing unit <SRL_FIFO_2> ...

Optimizing unit <soft_reset> ...

Optimizing unit <iic_control> ...

Optimizing unit <reg_interface> ...

Optimizing unit <plb_address_decoder> ...

Optimizing unit <plb_slave_attachment> ...

Optimizing unit <xps_ipif_ssp1> ...

Optimizing unit <iic> ...
WARNING:Xst:1710 - FF/Latch <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_rddbus_i_23> (without init value) has a constant value of 0 in block <vga_config_xps_iic_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_rddbus_i_22> (without init value) has a constant value of 0 in block <vga_config_xps_iic_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_rddbus_i_21> (without init value) has a constant value of 0 in block <vga_config_xps_iic_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_rddbus_i_20> (without init value) has a constant value of 0 in block <vga_config_xps_iic_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_rddbus_i_19> (without init value) has a constant value of 0 in block <vga_config_xps_iic_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_rddbus_i_18> (without init value) has a constant value of 0 in block <vga_config_xps_iic_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_rddbus_i_17> (without init value) has a constant value of 0 in block <vga_config_xps_iic_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_rddbus_i_16> (without init value) has a constant value of 0 in block <vga_config_xps_iic_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_rddbus_i_15> (without init value) has a constant value of 0 in block <vga_config_xps_iic_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_rddbus_i_14> (without init value) has a constant value of 0 in block <vga_config_xps_iic_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_rddbus_i_13> (without init value) has a constant value of 0 in block <vga_config_xps_iic_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_rddbus_i_12> (without init value) has a constant value of 0 in block <vga_config_xps_iic_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_rddbus_i_11> (without init value) has a constant value of 0 in block <vga_config_xps_iic_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_rddbus_i_10> (without init value) has a constant value of 0 in block <vga_config_xps_iic_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_rddbus_i_9> (without init value) has a constant value of 0 in block <vga_config_xps_iic_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_rddbus_i_8> (without init value) has a constant value of 0 in block <vga_config_xps_iic_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_rddbus_i_7> (without init value) has a constant value of 0 in block <vga_config_xps_iic_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_rddbus_i_6> (without init value) has a constant value of 0 in block <vga_config_xps_iic_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_rddbus_i_5> (without init value) has a constant value of 0 in block <vga_config_xps_iic_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_rddbus_i_4> (without init value) has a constant value of 0 in block <vga_config_xps_iic_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_rddbus_i_3> (without init value) has a constant value of 0 in block <vga_config_xps_iic_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_rddbus_i_2> (without init value) has a constant value of 0 in block <vga_config_xps_iic_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_rddbus_i_1> (without init value) has a constant value of 0 in block <vga_config_xps_iic_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/irpt_rdack_d1> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/Intr2Bus_RdAck> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/Intr2Bus_WrAck> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_s_h1_2> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_s_h0_1> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_s_h_0> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_1> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_2> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/bus2ip_addr_i_0> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/bus2ip_addr_i_1> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/bus2ip_addr_i_2> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/bus2ip_addr_i_3> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/bus2ip_addr_i_4> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/bus2ip_addr_i_5> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/bus2ip_addr_i_6> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/bus2ip_addr_i_7> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/bus2ip_addr_i_8> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/bus2ip_addr_i_9> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/bus2ip_addr_i_10> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/bus2ip_addr_i_11> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/bus2ip_addr_i_12> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/bus2ip_addr_i_13> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/bus2ip_addr_i_14> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/bus2ip_addr_i_15> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/bus2ip_addr_i_16> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/bus2ip_addr_i_17> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/bus2ip_addr_i_18> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/bus2ip_addr_i_19> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/bus2ip_addr_i_20> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/bus2ip_addr_i_21> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/bus2ip_addr_i_22> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/bus2ip_addr_i_23> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/bus2ip_addr_i_24> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/bus2ip_addr_i_25> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/bus2ip_addr_i_26> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/bus2ip_addr_i_27> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/bus2ip_addr_i_28> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/bus2ip_addr_i_29> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/bus2ip_addr_i_30> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_30> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_1> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_2> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_3> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_4> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_5> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_6> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_7> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_8> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_9> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_10> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_11> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_12> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_13> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_14> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_15> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_16> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_17> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_18> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_19> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_20> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_21> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/REG_INTERFACE_I/cr_i_0> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/REG_INTERFACE_I/adr_i_7> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.
WARNING:Xst:2677 - Node <xps_iic_0/X_IIC/FILTER_I/SDA_DEBOUNCE/Unstable_n> of sequential type is unconnected in block <vga_config_xps_iic_0_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...

Final Macro Processing ...

Processing Unit <vga_config_xps_iic_0_wrapper> :
	Found 2-bit shift register for signal <xps_iic_0/X_IIC/IIC_CONTROL_I/sda_rin>.
	Found 2-bit shift register for signal <xps_iic_0/X_IIC/IIC_CONTROL_I/scl_rin>.
Unit <vga_config_xps_iic_0_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 398
 Flip-Flops                                            : 398
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/vga_config_xps_iic_0_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 209

Cell Usage :
# BELS                             : 565
#      GND                         : 1
#      INV                         : 10
#      LUT1                        : 9
#      LUT2                        : 55
#      LUT3                        : 61
#      LUT4                        : 88
#      LUT5                        : 92
#      LUT6                        : 97
#      MUXCY                       : 74
#      MUXCY_L                     : 12
#      MUXF7                       : 7
#      VCC                         : 1
#      XORCY                       : 58
# FlipFlops/Latches                : 400
#      FD                          : 8
#      FDE                         : 22
#      FDR                         : 141
#      FDRE                        : 183
#      FDRS                        : 20
#      FDRSE                       : 12
#      FDS                         : 11
#      FDSE                        : 3
# Shift Registers                  : 20
#      SRL16E                      : 18
#      SRLC16E                     : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:             400  out of  69120     0%  
 Number of Slice LUTs:                  432  out of  69120     0%  
    Number used as Logic:               412  out of  69120     0%  
    Number used as Memory:               20  out of  17920     0%  
       Number used as SRL:               20

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    605
   Number with an unused Flip Flop:     205  out of    605    33%  
   Number with an unused LUT:           173  out of    605    28%  
   Number of fully used LUT-FF pairs:   227  out of    605    37%  
   Number of unique control sets:       105

IO Utilization: 
 Number of IOs:                         209
 Number of bonded IOBs:                   0  out of    640     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                          | Load  |
-----------------------------------+------------------------------------------------+-------+
SPLB_Clk                           | NONE(xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/rdce_dly1)| 420   |
-----------------------------------+------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.243ns (Maximum Frequency: 235.682MHz)
   Minimum input arrival time before clock: 2.120ns
   Maximum output required time after clock: 2.213ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SPLB_Clk'
  Clock period: 4.243ns (frequency: 235.682MHz)
  Total number of paths / destination ports: 6996 / 959
-------------------------------------------------------------------------
Delay:               4.243ns (Levels of Logic = 4)
  Source:            xps_iic_0/X_IIC/WRITE_FIFO_I/FIFO_RAM[7].SRL16E_I (FF)
  Destination:       xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_rddbus_i_31 (FF)
  Source Clock:      SPLB_Clk rising
  Destination Clock: SPLB_Clk rising

  Data Path: xps_iic_0/X_IIC/WRITE_FIFO_I/FIFO_RAM[7].SRL16E_I to xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_rddbus_i_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         4   1.889   0.805  xps_iic_0/X_IIC/WRITE_FIFO_I/FIFO_RAM[7].SRL16E_I (xps_iic_0/X_IIC/Tx_fifo_data<7>)
     LUT4:I0->O            1   0.094   0.000  xps_iic_0/X_IIC/REG_INTERFACE_I/PER_BIT_GEN[31].RBACK_GEN[1].NO_PAD_GENERATE.NO_PAD_LUT4_I (xps_iic_0/X_IIC/REG_INTERFACE_I/rback_out6<1>)
     MUXCY:S->O            1   0.372   0.000  xps_iic_0/X_IIC/REG_INTERFACE_I/PER_BIT_GEN[31].RBACK_GEN[1].NO_PAD_GENERATE.NO_PAD_MUXCY_I (xps_iic_0/X_IIC/REG_INTERFACE_I/rback_chain6<2>)
     MUXCY:CI->O           1   0.026   0.000  xps_iic_0/X_IIC/REG_INTERFACE_I/PER_BIT_GEN[31].RBACK_GEN[2].NO_PAD_GENERATE.NO_PAD_MUXCY_I (xps_iic_0/X_IIC/REG_INTERFACE_I/rback_chain6<3>)
     MUXCY:CI->O           1   0.148   0.336  xps_iic_0/X_IIC/REG_INTERFACE_I/PER_BIT_GEN[31].RBACK_GEN[3].NO_PAD_GENERATE.NO_PAD_MUXCY_I (xps_iic_0/X_IIC/IIC2Bus_Data<31>)
     FDRS:S                    0.573          xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_rddbus_i_31
    ----------------------------------------
    Total                      4.243ns (3.102ns logic, 1.141ns route)
                                       (73.1% logic, 26.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 456 / 337
-------------------------------------------------------------------------
Offset:              2.120ns (Levels of Logic = 6)
  Source:            SPLB_Rst (PAD)
  Destination:       xps_iic_0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].FDRE_I (FF)
  Destination Clock: SPLB_Clk rising

  Data Path: SPLB_Rst to xps_iic_0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].FDRE_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I0->O            7   0.094   0.513  xps_iic_0/X_IIC/ctrl_fifo_wr_i1 (xps_iic_0/X_IIC/ctrl_fifo_wr_i)
     LUT6:I5->O            3   0.094   0.347  xps_iic_0/X_IIC/WRITE_FIFO_CTRL_I/valid_Write1 (xps_iic_0/X_IIC/WRITE_FIFO_CTRL_I/valid_Write)
     MUXCY_L:CI->LO        1   0.026   0.000  xps_iic_0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I (xps_iic_0/X_IIC/WRITE_FIFO_CTRL_I/addr_cy<1>)
     MUXCY_L:CI->LO        1   0.026   0.000  xps_iic_0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[1].MUXCY_L_I (xps_iic_0/X_IIC/WRITE_FIFO_CTRL_I/addr_cy<2>)
     MUXCY_L:CI->LO        1   0.026   0.000  xps_iic_0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[2].MUXCY_L_I (xps_iic_0/X_IIC/WRITE_FIFO_CTRL_I/addr_cy<3>)
     XORCY:CI->O           1   0.357   0.000  xps_iic_0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].XORCY_I (xps_iic_0/X_IIC/WRITE_FIFO_CTRL_I/sum_A<3>)
     FDRE:D                   -0.018          xps_iic_0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].FDRE_I
    ----------------------------------------
    Total                      2.120ns (1.260ns logic, 0.860ns route)
                                       (59.4% logic, 40.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 48 / 25
-------------------------------------------------------------------------
Offset:              2.213ns (Levels of Logic = 2)
  Source:            xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_0 (FF)
  Destination:       IIC2INTC_Irpt (PAD)
  Source Clock:      SPLB_Clk rising

  Data Path: xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_0 to IIC2INTC_Irpt
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   1.074  xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_0 (xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_0)
     LUT6:I0->O            1   0.094   0.480  xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/ipif_interrupt35 (xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/ipif_interrupt35)
     LUT6:I5->O            0   0.094   0.000  xps_iic_0/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/ipif_interrupt50 (IIC2INTC_Irpt)
    ----------------------------------------
    Total                      2.213ns (0.659ns logic, 1.554ns route)
                                       (29.8% logic, 70.2% route)

=========================================================================


Total REAL time to Xst completion: 89.00 secs
Total CPU time to Xst completion: 70.64 secs
 
--> 


Total memory usage is 1407792 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  368 (   0 filtered)
Number of infos    :    4 (   0 filtered)

