$date
	Mon May  5 12:07:04 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_TOP_CTR_CASE $end
$var wire 32 ! cnt [31:0] $end
$var reg 1 " CLK $end
$var reg 1 # RST $end
$scope module uut $end
$var wire 1 " CLK $end
$var wire 1 # RST $end
$var reg 32 $ cnt [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
1#
0"
bx !
$end
#5000
b0 !
b0 $
1"
#10000
0"
0#
#15000
b1 !
b1 $
1"
#20000
0"
1#
#25000
b0 !
b0 $
1"
#30000
0"
#35000
1"
#40000
0"
#45000
1"
#50000
0"
#55000
1"
#60000
0"
#65000
1"
#70000
0"
#75000
1"
#80000
0"
#85000
1"
#90000
0"
#95000
1"
#100000
0"
#105000
1"
#110000
0"
#115000
1"
#120000
0"
