 
****************************************
Report : qor
Design : fir4rca
Version: K-2015.06-SP2
Date   : Thu Dec  5 22:41:41 2019
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               8.00
  Critical Path Length:          0.59
  Critical Path Slack:          -0.12
  Critical Path Clk Period:      0.50
  Total Negative Slack:         -1.92
  No. of Violating Paths:       30.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                617
  Buf/Inv Cell Count:             162
  Buf Cell Count:                   3
  Inv Cell Count:                 159
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       535
  Sequential Cell Count:           82
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1138.680012
  Noncombinational Area:   640.079988
  Buf/Inv Area:            192.960007
  Total Buffer Area:             7.56
  Total Inverter Area:         185.40
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              1778.760001
  Design Area:            1778.760001


  Design Rules
  -----------------------------------
  Total Number of Nets:           635
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ieng6-ece-05.ucsd.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.06
  Logic Optimization:                  2.42
  Mapping Optimization:               45.28
  -----------------------------------------
  Overall Compile Time:               55.78
  Overall Compile Wall Clock Time:    57.19

  --------------------------------------------------------------------

  Design  WNS: 0.12  TNS: 1.92  Number of Violating Paths: 30


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
