IM_SIMPLE: mem[0]=0000028f mem[1]=01410005 mem[2]=00c20005 mem[3]=00030424 mem[4]=00000000
========== DATA FORWARDING TESTBENCH ==========

EX_STAGE @0 PC=xxxxxxxx MEM_WRITE=z
Test 1 - No forward: alu_input1=       100 (Expected 100), alu_input2=       200 (Expected 200) PASS
Test 2 - Forward RS from EX/WB: alu_input1=       300 (Expected 300) PASS
Test 3 - Forward RT from EX/WB: alu_input2=       300 (Expected 300) PASS
Test 4 - Forward both from EX/WB: in1=       300, in2=       300 (Both Expected 300) PASS
Test 5 - Forward RS from MEM: alu_input1=       400 (Expected 400) PASS
Test 6 - EX/WB priority: alu_input1=       500 (Expected 500, not 400) PASS
Test 7 - Disabled write: alu_input1=       100 (Expected 100) PASS
Test 8 - x0 excluded: alu_input1=      1000 (Expected 1000, not forwarded) PASS

========== TEST COMPLETE ==========

groupproject/groupproject.srcs/sim_1/new/tb_forwarding.v:108: $finish called at 40000 (1ps)
