#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Mon Sep 19 22:26:58 2022
# Process ID: 3396
# Current directory: C:/Projects/MessageExtractor/MessageExtractor/MessageExtractor.runs/synth_1
# Command line: vivado.exe -log MessageExtractor.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MessageExtractor.tcl
# Log file: C:/Projects/MessageExtractor/MessageExtractor/MessageExtractor.runs/synth_1/MessageExtractor.vds
# Journal file: C:/Projects/MessageExtractor/MessageExtractor/MessageExtractor.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source MessageExtractor.tcl -notrace
Command: synth_design -top MessageExtractor -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3732 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 376.918 ; gain = 95.117
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MessageExtractor' [C:/Projects/MessageExtractor/MessageExtractor/MessageExtractor.srcs/sources_1/new/MessageExtractor.v:5]
	Parameter LOG_BITS bound to: 8 - type: integer 
	Parameter N_BITS bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Extractor' [C:/Projects/MessageExtractor/MessageExtractor/MessageExtractor.srcs/sources_1/new/Extractor.v:4]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Projects/MessageExtractor/MessageExtractor/MessageExtractor.srcs/sources_1/new/Extractor.v:122]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Projects/MessageExtractor/MessageExtractor/MessageExtractor.srcs/sources_1/new/Extractor.v:147]
INFO: [Synth 8-256] done synthesizing module 'Extractor' (1#1) [C:/Projects/MessageExtractor/MessageExtractor/MessageExtractor.srcs/sources_1/new/Extractor.v:4]
INFO: [Synth 8-638] synthesizing module 'Binder' [C:/Projects/MessageExtractor/MessageExtractor/MessageExtractor.srcs/sources_1/new/Binder.v:5]
	Parameter LOG_BITS bound to: 8 - type: integer 
	Parameter N_BITS bound to: 256 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Binder' (2#1) [C:/Projects/MessageExtractor/MessageExtractor/MessageExtractor.srcs/sources_1/new/Binder.v:5]
INFO: [Synth 8-256] done synthesizing module 'MessageExtractor' (3#1) [C:/Projects/MessageExtractor/MessageExtractor/MessageExtractor.srcs/sources_1/new/MessageExtractor.v:5]
WARNING: [Synth 8-3331] design Extractor has unconnected port tlast
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 417.996 ; gain = 136.195
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 417.996 ; gain = 136.195
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Projects/MessageExtractor/MessageExtractor/MessageExtractor.srcs/constrs_1/new/const.xdc]
Finished Parsing XDC File [C:/Projects/MessageExtractor/MessageExtractor/MessageExtractor.srcs/constrs_1/new/const.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 758.473 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 758.473 ; gain = 476.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 758.473 ; gain = 476.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 758.473 ; gain = 476.672
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "msgCount" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "msgLength" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "msgLength" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isMsgLengthIncomplete" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keep" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element msgCount_reg was removed.  [C:/Projects/MessageExtractor/MessageExtractor/MessageExtractor.srcs/sources_1/new/Extractor.v:48]
INFO: [Synth 8-5546] ROM "msgCount" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "msgLength" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "msgLength" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isMsgLengthIncomplete" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keep" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "payload" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "keep" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "keep" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 758.473 ; gain = 476.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 8     
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 6     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 15    
	   4 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
	   8 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Extractor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 8     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 6     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 15    
	   4 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   8 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module Binder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "msgLength" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element msgCount_reg was removed.  [C:/Projects/MessageExtractor/MessageExtractor/MessageExtractor.srcs/sources_1/new/Extractor.v:48]
WARNING: [Synth 8-3331] design Extractor has unconnected port tlast
INFO: [Synth 8-3886] merging instance 'extractor/divider_reg[5]' (FDRE) to 'extractor/divider_reg[4]'
INFO: [Synth 8-3886] merging instance 'binder/prev_reg[56]' (FDRE) to 'binder/prev_reg[63]'
INFO: [Synth 8-3886] merging instance 'binder/prev_reg[57]' (FDRE) to 'binder/prev_reg[63]'
INFO: [Synth 8-3886] merging instance 'binder/prev_reg[58]' (FDRE) to 'binder/prev_reg[63]'
INFO: [Synth 8-3886] merging instance 'binder/prev_reg[59]' (FDRE) to 'binder/prev_reg[63]'
INFO: [Synth 8-3886] merging instance 'binder/prev_reg[60]' (FDRE) to 'binder/prev_reg[63]'
INFO: [Synth 8-3886] merging instance 'binder/prev_reg[61]' (FDRE) to 'binder/prev_reg[63]'
INFO: [Synth 8-3886] merging instance 'binder/prev_reg[62]' (FDRE) to 'binder/prev_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (binder/\prev_reg[63] )
INFO: [Synth 8-3886] merging instance 'extractor/divider_reg[4]' (FDRE) to 'extractor/divider_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (extractor/\divider_reg[3] )
WARNING: [Synth 8-3332] Sequential element (divider_reg[3]) is unused and will be removed from module Extractor.
WARNING: [Synth 8-3332] Sequential element (prev_reg[63]) is unused and will be removed from module Binder.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 837.262 ; gain = 555.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 837.262 ; gain = 555.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 837.262 ; gain = 555.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 837.262 ; gain = 555.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 837.262 ; gain = 555.461
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 837.262 ; gain = 555.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 837.262 ; gain = 555.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 837.262 ; gain = 555.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 837.262 ; gain = 555.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 837.262 ; gain = 555.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    36|
|3     |LUT1   |   112|
|4     |LUT2   |    29|
|5     |LUT3   |   297|
|6     |LUT4   |   194|
|7     |LUT5   |   411|
|8     |LUT6   |   961|
|9     |FDRE   |   426|
|10    |IBUF   |    67|
|11    |OBUF   |   259|
+------+-------+------+

Report Instance Areas: 
+------+------------+----------+------+
|      |Instance    |Module    |Cells |
+------+------------+----------+------+
|1     |top         |          |  2793|
|2     |  binder    |Binder    |   998|
|3     |  extractor |Extractor |  1387|
+------+------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 837.262 ; gain = 555.461
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 837.262 ; gain = 214.984
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 837.262 ; gain = 555.461
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 103 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 837.262 ; gain = 567.988
INFO: [Common 17-1381] The checkpoint 'C:/Projects/MessageExtractor/MessageExtractor/MessageExtractor.runs/synth_1/MessageExtractor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MessageExtractor_utilization_synth.rpt -pb MessageExtractor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 837.262 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Sep 19 22:27:41 2022...
