module register (
    input clk,
    input rst,
    input write[1],  // clock
    input value[16],
    output out[16]
  ) {
  dff reg[16](.clk(clk), .rst(rst));
  always {
    case (write) {
      1b1:
        reg.d = value;
        out = reg.q;
      1b0:
        reg.d = reg.q;
        out = reg.q;
      default:
        out = 16b10;
    }
      
  }
}