// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s (
        ap_ready,
        data_14_val,
        data_23_val,
        data_30_val,
        data_32_val,
        data_41_val,
        data_46_val,
        data_47_val,
        data_52_val,
        data_54_val,
        data_55_val,
        data_57_val,
        data_58_val,
        data_62_val,
        data_63_val,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_rst
);


output   ap_ready;
input  [15:0] data_14_val;
input  [15:0] data_23_val;
input  [15:0] data_30_val;
input  [15:0] data_32_val;
input  [15:0] data_41_val;
input  [15:0] data_46_val;
input  [15:0] data_47_val;
input  [15:0] data_52_val;
input  [15:0] data_54_val;
input  [15:0] data_55_val;
input  [15:0] data_57_val;
input  [15:0] data_58_val;
input  [15:0] data_62_val;
input  [15:0] data_63_val;
output  [11:0] ap_return_0;
output  [11:0] ap_return_1;
output  [11:0] ap_return_2;
output  [11:0] ap_return_3;
output  [11:0] ap_return_4;
output  [11:0] ap_return_5;
output  [11:0] ap_return_6;
output  [11:0] ap_return_7;
output  [11:0] ap_return_8;
output  [11:0] ap_return_9;
output  [11:0] ap_return_10;
output  [11:0] ap_return_11;
output  [11:0] ap_return_12;
output  [11:0] ap_return_13;
input   ap_rst;

wire   [0:0] icmp_ln45_fu_134_p2;
wire   [11:0] trunc_ln_fu_140_p4;
wire   [0:0] icmp_ln45_7_fu_158_p2;
wire   [11:0] trunc_ln46_7_fu_164_p4;
wire   [0:0] icmp_ln45_8_fu_182_p2;
wire   [11:0] trunc_ln46_8_fu_188_p4;
wire   [0:0] icmp_ln45_9_fu_206_p2;
wire   [11:0] trunc_ln46_9_fu_212_p4;
wire   [0:0] icmp_ln45_10_fu_230_p2;
wire   [11:0] trunc_ln46_s_fu_236_p4;
wire   [0:0] icmp_ln45_11_fu_254_p2;
wire   [11:0] trunc_ln46_1_fu_260_p4;
wire   [0:0] icmp_ln45_12_fu_278_p2;
wire   [11:0] trunc_ln46_2_fu_284_p4;
wire   [0:0] icmp_ln45_13_fu_302_p2;
wire   [11:0] trunc_ln46_3_fu_308_p4;
wire   [0:0] icmp_ln45_14_fu_326_p2;
wire   [11:0] trunc_ln46_4_fu_332_p4;
wire   [0:0] icmp_ln45_15_fu_350_p2;
wire   [11:0] trunc_ln46_5_fu_356_p4;
wire   [0:0] icmp_ln45_16_fu_374_p2;
wire   [11:0] trunc_ln46_6_fu_380_p4;
wire   [0:0] icmp_ln45_17_fu_398_p2;
wire   [11:0] trunc_ln46_10_fu_404_p4;
wire   [0:0] icmp_ln45_18_fu_422_p2;
wire   [11:0] trunc_ln46_11_fu_428_p4;
wire   [0:0] icmp_ln45_19_fu_446_p2;
wire   [11:0] trunc_ln46_12_fu_452_p4;
wire   [11:0] res_1445_0_fu_150_p3;
wire   [11:0] res_23_0_fu_174_p3;
wire   [11:0] res_30_0_fu_198_p3;
wire   [11:0] res_32_0_fu_222_p3;
wire   [11:0] res_41_0_fu_246_p3;
wire   [11:0] res_46_0_fu_270_p3;
wire   [11:0] res_47_0_fu_294_p3;
wire   [11:0] res_52_0_fu_318_p3;
wire   [11:0] res_54_0_fu_342_p3;
wire   [11:0] res_55_0_fu_366_p3;
wire   [11:0] res_57_0_fu_390_p3;
wire   [11:0] res_58_0_fu_414_p3;
wire   [11:0] res_62_0_fu_438_p3;
wire   [11:0] res_63_0_fu_462_p3;

assign ap_ready = 1'b1;

assign res_1445_0_fu_150_p3 = ((icmp_ln45_fu_134_p2[0:0] == 1'b1) ? trunc_ln_fu_140_p4 : 12'd0);

assign res_23_0_fu_174_p3 = ((icmp_ln45_7_fu_158_p2[0:0] == 1'b1) ? trunc_ln46_7_fu_164_p4 : 12'd0);

assign res_30_0_fu_198_p3 = ((icmp_ln45_8_fu_182_p2[0:0] == 1'b1) ? trunc_ln46_8_fu_188_p4 : 12'd0);

assign res_32_0_fu_222_p3 = ((icmp_ln45_9_fu_206_p2[0:0] == 1'b1) ? trunc_ln46_9_fu_212_p4 : 12'd0);

assign res_41_0_fu_246_p3 = ((icmp_ln45_10_fu_230_p2[0:0] == 1'b1) ? trunc_ln46_s_fu_236_p4 : 12'd0);

assign res_46_0_fu_270_p3 = ((icmp_ln45_11_fu_254_p2[0:0] == 1'b1) ? trunc_ln46_1_fu_260_p4 : 12'd0);

assign res_47_0_fu_294_p3 = ((icmp_ln45_12_fu_278_p2[0:0] == 1'b1) ? trunc_ln46_2_fu_284_p4 : 12'd0);

assign res_52_0_fu_318_p3 = ((icmp_ln45_13_fu_302_p2[0:0] == 1'b1) ? trunc_ln46_3_fu_308_p4 : 12'd0);

assign res_54_0_fu_342_p3 = ((icmp_ln45_14_fu_326_p2[0:0] == 1'b1) ? trunc_ln46_4_fu_332_p4 : 12'd0);

assign res_55_0_fu_366_p3 = ((icmp_ln45_15_fu_350_p2[0:0] == 1'b1) ? trunc_ln46_5_fu_356_p4 : 12'd0);

assign res_57_0_fu_390_p3 = ((icmp_ln45_16_fu_374_p2[0:0] == 1'b1) ? trunc_ln46_6_fu_380_p4 : 12'd0);

assign res_58_0_fu_414_p3 = ((icmp_ln45_17_fu_398_p2[0:0] == 1'b1) ? trunc_ln46_10_fu_404_p4 : 12'd0);

assign res_62_0_fu_438_p3 = ((icmp_ln45_18_fu_422_p2[0:0] == 1'b1) ? trunc_ln46_11_fu_428_p4 : 12'd0);

assign res_63_0_fu_462_p3 = ((icmp_ln45_19_fu_446_p2[0:0] == 1'b1) ? trunc_ln46_12_fu_452_p4 : 12'd0);

assign trunc_ln46_10_fu_404_p4 = {{data_58_val[13:2]}};

assign trunc_ln46_11_fu_428_p4 = {{data_62_val[13:2]}};

assign trunc_ln46_12_fu_452_p4 = {{data_63_val[13:2]}};

assign trunc_ln46_1_fu_260_p4 = {{data_46_val[13:2]}};

assign trunc_ln46_2_fu_284_p4 = {{data_47_val[13:2]}};

assign trunc_ln46_3_fu_308_p4 = {{data_52_val[13:2]}};

assign trunc_ln46_4_fu_332_p4 = {{data_54_val[13:2]}};

assign trunc_ln46_5_fu_356_p4 = {{data_55_val[13:2]}};

assign trunc_ln46_6_fu_380_p4 = {{data_57_val[13:2]}};

assign trunc_ln46_7_fu_164_p4 = {{data_23_val[13:2]}};

assign trunc_ln46_8_fu_188_p4 = {{data_30_val[13:2]}};

assign trunc_ln46_9_fu_212_p4 = {{data_32_val[13:2]}};

assign trunc_ln46_s_fu_236_p4 = {{data_41_val[13:2]}};

assign trunc_ln_fu_140_p4 = {{data_14_val[13:2]}};

assign ap_return_0 = res_1445_0_fu_150_p3;

assign ap_return_1 = res_23_0_fu_174_p3;

assign ap_return_10 = res_57_0_fu_390_p3;

assign ap_return_11 = res_58_0_fu_414_p3;

assign ap_return_12 = res_62_0_fu_438_p3;

assign ap_return_13 = res_63_0_fu_462_p3;

assign ap_return_2 = res_30_0_fu_198_p3;

assign ap_return_3 = res_32_0_fu_222_p3;

assign ap_return_4 = res_41_0_fu_246_p3;

assign ap_return_5 = res_46_0_fu_270_p3;

assign ap_return_6 = res_47_0_fu_294_p3;

assign ap_return_7 = res_52_0_fu_318_p3;

assign ap_return_8 = res_54_0_fu_342_p3;

assign ap_return_9 = res_55_0_fu_366_p3;

assign icmp_ln45_10_fu_230_p2 = (($signed(data_41_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_11_fu_254_p2 = (($signed(data_46_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_12_fu_278_p2 = (($signed(data_47_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_13_fu_302_p2 = (($signed(data_52_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_14_fu_326_p2 = (($signed(data_54_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_15_fu_350_p2 = (($signed(data_55_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_16_fu_374_p2 = (($signed(data_57_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_17_fu_398_p2 = (($signed(data_58_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_18_fu_422_p2 = (($signed(data_62_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_19_fu_446_p2 = (($signed(data_63_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_7_fu_158_p2 = (($signed(data_23_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_8_fu_182_p2 = (($signed(data_30_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_9_fu_206_p2 = (($signed(data_32_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_fu_134_p2 = (($signed(data_14_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

endmodule //myproject_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s
