{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 1, "design__inferred_latch__count": 0, "design__instance__count": 1630, "design__instance__area": 19163.4, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 24, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0029250038787722588, "power__switching__total": 0.0014110009651631117, "power__leakage__total": 2.1422907892088006e-08, "power__total": 0.00433602649718523, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.12654332107017954, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.11808708511935842, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.4879048414496005, "timing__setup__ws__corner:nom_tt_025C_1v80": 4.733696235644399, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.487905, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 8.687781, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 24, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.1387813098167366, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.12704614109225298, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.4722176117125868, "timing__setup__ws__corner:nom_ss_100C_1v60": 0.7652367844876082, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.068097, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 5.912915, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 24, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.11987249032690407, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.11479957587258814, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.2705363232232351, "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.2970545005167535, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.270536, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 9.109796, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 24, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.11785851794769939, "clock__skew__worst_setup": 0.11309074830033176, "timing__hold__ws": 0.26770519891922007, "timing__setup__ws": 0.6982938869231156, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.267705, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 5.845769, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 161.3 172.02", "design__core__bbox": "5.52 10.88 155.48 160.48", "design__io": 65, "design__die__area": 27746.8, "design__core__area": 22434, "design__instance__count__stdcell": 1943, "design__instance__area__stdcell": 19555, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.871668, "design__instance__utilization__stdcell": 0.871668, "design__rows": 55, "design__rows:unithd": 55, "design__sites": 17930, "design__sites:unithd": 17930, "design__instance__count__class:inverter": 29, "design__instance__area__class:inverter": 110.106, "design__instance__count__class:sequential_cell": 335, "design__instance__area__class:sequential_cell": 7143.1, "design__instance__count__class:multi_input_combinational_cell": 788, "design__instance__area__class:multi_input_combinational_cell": 7586.03, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 63, "design__io__hpwl": 3572967, "design__instance__count__class:timing_repair_buffer": 421, "design__instance__area__class:timing_repair_buffer": 3592.2, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 44489.2, "design__violations": 0, "design__instance__count__class:clock_buffer": 34, "design__instance__area__class:clock_buffer": 489.219, "design__instance__count__class:clock_inverter": 23, "design__instance__area__class:clock_inverter": 242.733, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 281, "antenna__violating__nets": 8, "antenna__violating__pins": 9, "route__antenna_violation__count": 8, "antenna_diodes_count": 0, "route__net": 1644, "route__net__special": 2, "route__drc_errors__iter:0": 976, "route__wirelength__iter:0": 52842, "route__drc_errors__iter:1": 497, "route__wirelength__iter:1": 52102, "route__drc_errors__iter:2": 557, "route__wirelength__iter:2": 51930, "route__drc_errors__iter:3": 66, "route__wirelength__iter:3": 51813, "route__drc_errors__iter:4": 33, "route__wirelength__iter:4": 51802, "route__drc_errors__iter:5": 32, "route__wirelength__iter:5": 51807, "route__drc_errors__iter:6": 21, "route__wirelength__iter:6": 51791, "route__drc_errors__iter:7": 0, "route__wirelength__iter:7": 51785, "route__drc_errors": 0, "route__wirelength": 51785, "route__vias": 12234, "route__vias__singlecut": 12234, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 348.4, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 26, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 26, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 26, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 24, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.12396638233484128, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.11610378265207641, "timing__hold__ws__corner:min_tt_025C_1v80": 0.48359789763721217, "timing__setup__ws__corner:min_tt_025C_1v80": 4.805194600452372, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.483598, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 8.694879, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 26, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 24, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.13539490745125093, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.12422395408383893, "timing__hold__ws__corner:min_ss_100C_1v60": 0.4946669880392339, "timing__setup__ws__corner:min_ss_100C_1v60": 0.8358380890663124, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.059848, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 5.981411, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 26, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 24, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.11785851794769939, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.11309074830033176, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.26770519891922007, "timing__setup__ws__corner:min_ff_n40C_1v95": 5.303782008147039, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.267705, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 9.115083, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 26, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 24, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.1280926928560144, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.12136512971457608, "timing__hold__ws__corner:max_tt_025C_1v80": 0.49305377842767767, "timing__setup__ws__corner:max_tt_025C_1v80": 4.660347795135869, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.493054, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 8.681913, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 26, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 24, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.141738277904152, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.13101230193759458, "timing__hold__ws__corner:max_ss_100C_1v60": 0.45153460026807446, "timing__setup__ws__corner:max_ss_100C_1v60": 0.6982938869231156, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.076807, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 5.845769, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 26, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 24, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.12117567015006551, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.11771868535379311, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.27406866440943517, "timing__setup__ws__corner:max_ff_n40C_1v95": 5.291413679213704, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.274069, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 9.105598, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 26, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 26, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79816, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79928, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00184061, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00202059, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.0006792, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00202059, "design_powergrid__voltage__worst": 0.00202059, "design_powergrid__voltage__worst__net:VPWR": 1.79816, "design_powergrid__drop__worst": 0.00202059, "design_powergrid__drop__worst__net:VPWR": 0.00184061, "design_powergrid__voltage__worst__net:VGND": 0.00202059, "design_powergrid__drop__worst__net:VGND": 0.00202059, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000722, "ir__drop__worst": 0.00184, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}