#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Thu Oct 03 07:56:23 2024
# Process ID: 17972
# Log file: C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/vivado.log
# Journal file: C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:\Users\Elitebook\Desktop\code\FPGA\RISC_V\Processor_part2\Processor_part2.xpr}
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 854.973 ; gain = 75.543
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-5] Copied auxiliary file 'Decode_Unit_tb.v' to 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fetch_Unit_tb_behav --prj C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav/Fetch_Unit_tb.prj   xil_defaultlib.Fetch_Unit_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fetch_Unit_tb_behav --prj C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav/Fetch_Unit_tb.prj xil_defaultlib.Fetch_Unit_tb xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Fetch_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Unit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Fetch_Unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Unit_tb
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Fetch_Unit
Compiling module xil_defaultlib.Fetch_Unit_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Fetch_Unit_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "Fetch_Unit_tb_behav -key {Behavioral:sim_1:Functional:Fetch_Unit_tb} -tclbatch {Fetch_Unit_tb.tcl} -log {Fetch_Unit_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
$finish called at time : 120 ns : File "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Fetch_Unit_tb.v" Line 24
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 854.973 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'Fetch_Unit_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 854.973 ; gain = 0.000
set_property top Decode_Unit_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_xsim -simset sim_1 -mode behavioral
WARNING: [Vivado 12-110] Failed to remove the dir 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav'. Please make sure that no other simulation session is running using the same simulation set.
INFO: [Runs 36-5] Copied auxiliary file 'Fetch_Unit_tb.v' to 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Decode_Unit_tb_behav --prj C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav/Decode_Unit_tb.prj   xil_defaultlib.Decode_Unit_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Decode_Unit_tb_behav --prj C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav/Decode_Unit_tb.prj xil_defaultlib.Decode_Unit_tb xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/control_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Logic
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Decode_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Unit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Unit_tb
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
ERROR: [VRFC 10-1047] module instantiation should have an instance name [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v:20]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
WARNING: [Vivado 12-110] Failed to remove the dir 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav'. Please make sure that no other simulation session is running using the same simulation set.
INFO: [Runs 36-5] Copied auxiliary file 'Fetch_Unit_tb.v' to 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Decode_Unit_tb_behav --prj C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav/Decode_Unit_tb.prj   xil_defaultlib.Decode_Unit_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Decode_Unit_tb_behav --prj C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav/Decode_Unit_tb.prj xil_defaultlib.Decode_Unit_tb xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/control_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Logic
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Decode_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Unit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Unit_tb
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port reg_write_data [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v:24]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port rdout1 [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v:29]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port rdout2 [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v:30]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port writeback_sel [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v:31]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port ALUControl [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Decode_Unit.v:44]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port dmemMode [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Decode_Unit.v:45]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port immSEL [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Decode_Unit.v:46]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port ImmSrc [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Decode_Unit.v:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Control_Logic
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.Decode_Unit
Compiling module xil_defaultlib.Decode_Unit_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Decode_Unit_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "Decode_Unit_tb_behav -key {Behavioral:sim_1:Functional:Decode_Unit_tb} -tclbatch {Decode_Unit_tb.tcl} -log {Decode_Unit_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 859.488 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'Decode_Unit_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 859.488 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
WARNING: [Vivado 12-110] Failed to remove the dir 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav'. Please make sure that no other simulation session is running using the same simulation set.
INFO: [Runs 36-5] Copied auxiliary file 'Fetch_Unit_tb.v' to 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Decode_Unit_tb_behav --prj C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav/Decode_Unit_tb.prj   xil_defaultlib.Decode_Unit_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Decode_Unit_tb_behav --prj C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav/Decode_Unit_tb.prj xil_defaultlib.Decode_Unit_tb xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/control_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Logic
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Decode_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Unit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Unit_tb
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
ERROR: [VRFC 10-1047] module instantiation should have an instance name [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v:20]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
WARNING: [Vivado 12-110] Failed to remove the dir 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav'. Please make sure that no other simulation session is running using the same simulation set.
INFO: [Runs 36-5] Copied auxiliary file 'Fetch_Unit_tb.v' to 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Decode_Unit_tb_behav --prj C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav/Decode_Unit_tb.prj   xil_defaultlib.Decode_Unit_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Decode_Unit_tb_behav --prj C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav/Decode_Unit_tb.prj xil_defaultlib.Decode_Unit_tb xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/control_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Logic
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Decode_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Unit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Unit_tb
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port reg_write_data [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v:24]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port rdout1 [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v:29]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port rdout2 [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v:30]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port writeback_sel [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v:31]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port ALUControl [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Decode_Unit.v:44]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port dmemMode [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Decode_Unit.v:45]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port immSEL [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Decode_Unit.v:46]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port ImmSrc [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Decode_Unit.v:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Control_Logic
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.Decode_Unit
Compiling module xil_defaultlib.Decode_Unit_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Decode_Unit_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "Decode_Unit_tb_behav -key {Behavioral:sim_1:Functional:Decode_Unit_tb} -tclbatch {Decode_Unit_tb.tcl} -log {Decode_Unit_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 880.020 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'Decode_Unit_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 880.020 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
WARNING: [Vivado 12-110] Failed to remove the dir 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav'. Please make sure that no other simulation session is running using the same simulation set.
INFO: [Runs 36-5] Copied auxiliary file 'Fetch_Unit_tb.v' to 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Decode_Unit_tb_behav --prj C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav/Decode_Unit_tb.prj   xil_defaultlib.Decode_Unit_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Decode_Unit_tb_behav --prj C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav/Decode_Unit_tb.prj xil_defaultlib.Decode_Unit_tb xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/control_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Logic
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Decode_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Unit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Unit_tb
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port reg_write_data [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v:24]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port rdout1 [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v:29]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port rdout2 [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v:30]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port writeback_sel [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v:31]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port ALUControl [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Decode_Unit.v:44]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port dmemMode [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Decode_Unit.v:45]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port immSEL [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Decode_Unit.v:46]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port ImmSrc [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Decode_Unit.v:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Control_Logic
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.Decode_Unit
Compiling module xil_defaultlib.Decode_Unit_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Decode_Unit_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "Decode_Unit_tb_behav -key {Behavioral:sim_1:Functional:Decode_Unit_tb} -tclbatch {Decode_Unit_tb.tcl} -log {Decode_Unit_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 880.020 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'Decode_Unit_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 880.020 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
WARNING: [Vivado 12-110] Failed to remove the dir 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav'. Please make sure that no other simulation session is running using the same simulation set.
INFO: [Runs 36-5] Copied auxiliary file 'Fetch_Unit_tb.v' to 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Decode_Unit_tb_behav --prj C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav/Decode_Unit_tb.prj   xil_defaultlib.Decode_Unit_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Decode_Unit_tb_behav --prj C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav/Decode_Unit_tb.prj xil_defaultlib.Decode_Unit_tb xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/control_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Logic
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Decode_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Unit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Unit_tb
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port reg_write_data [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v:24]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port rdout1 [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v:29]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port rdout2 [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v:30]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port writeback_sel [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v:31]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port ALUControl [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Decode_Unit.v:44]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port dmemMode [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Decode_Unit.v:45]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port immSEL [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Decode_Unit.v:46]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port ImmSrc [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Decode_Unit.v:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Control_Logic
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.Decode_Unit
Compiling module xil_defaultlib.Decode_Unit_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Decode_Unit_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "Decode_Unit_tb_behav -key {Behavioral:sim_1:Functional:Decode_Unit_tb} -tclbatch {Decode_Unit_tb.tcl} -log {Decode_Unit_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 880.020 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'Decode_Unit_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 880.020 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
WARNING: [Vivado 12-110] Failed to remove the dir 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav'. Please make sure that no other simulation session is running using the same simulation set.
INFO: [Runs 36-5] Copied auxiliary file 'Fetch_Unit_tb.v' to 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Decode_Unit_tb_behav --prj C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav/Decode_Unit_tb.prj   xil_defaultlib.Decode_Unit_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Decode_Unit_tb_behav --prj C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav/Decode_Unit_tb.prj xil_defaultlib.Decode_Unit_tb xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/control_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Logic
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Decode_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Unit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Unit_tb
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port reg_write_data [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v:24]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port rdout1 [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v:29]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port rdout2 [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v:30]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port writeback_sel [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v:31]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port ALUControl [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Decode_Unit.v:44]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port dmemMode [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Decode_Unit.v:45]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port immSEL [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Decode_Unit.v:46]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port ImmSrc [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Decode_Unit.v:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Control_Logic
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.Decode_Unit
Compiling module xil_defaultlib.Decode_Unit_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Decode_Unit_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "Decode_Unit_tb_behav -key {Behavioral:sim_1:Functional:Decode_Unit_tb} -tclbatch {Decode_Unit_tb.tcl} -log {Decode_Unit_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 880.020 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'Decode_Unit_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 880.020 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 880.020 ; gain = 0.000
add_wave {{/Decode_Unit_tb/DUT}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
WARNING: [Vivado 12-110] Failed to remove the dir 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav'. Please make sure that no other simulation session is running using the same simulation set.
INFO: [Runs 36-5] Copied auxiliary file 'Fetch_Unit_tb.v' to 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Decode_Unit_tb_behav --prj C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav/Decode_Unit_tb.prj   xil_defaultlib.Decode_Unit_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Decode_Unit_tb_behav --prj C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav/Decode_Unit_tb.prj xil_defaultlib.Decode_Unit_tb xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/control_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Logic
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Decode_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Unit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Unit_tb
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port reg_write_data [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v:24]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port rdout1 [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v:29]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port rdout2 [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v:30]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port writeback_sel [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v:31]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port datamemory_mode [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v:33]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port ALUControl [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Decode_Unit.v:44]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Control_Logic
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.Decode_Unit
Compiling module xil_defaultlib.Decode_Unit_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Decode_Unit_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "Decode_Unit_tb_behav -key {Behavioral:sim_1:Functional:Decode_Unit_tb} -tclbatch {Decode_Unit_tb.tcl} -log {Decode_Unit_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 888.172 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'Decode_Unit_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 888.172 ; gain = 0.000
add_wave {{/Decode_Unit_tb/DUT}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
WARNING: [Vivado 12-110] Failed to remove the dir 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav'. Please make sure that no other simulation session is running using the same simulation set.
INFO: [Runs 36-5] Copied auxiliary file 'Fetch_Unit_tb.v' to 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Decode_Unit_tb_behav --prj C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav/Decode_Unit_tb.prj   xil_defaultlib.Decode_Unit_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Decode_Unit_tb_behav --prj C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav/Decode_Unit_tb.prj xil_defaultlib.Decode_Unit_tb xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/control_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Logic
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Decode_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Unit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Unit_tb
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port reg_write_data [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v:24]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port rdout1 [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v:29]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port rdout2 [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v:30]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port writeback_sel [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v:31]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port datamemory_mode [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v:33]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Control_Logic
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.Decode_Unit
Compiling module xil_defaultlib.Decode_Unit_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Decode_Unit_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "Decode_Unit_tb_behav -key {Behavioral:sim_1:Functional:Decode_Unit_tb} -tclbatch {Decode_Unit_tb.tcl} -log {Decode_Unit_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 891.273 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'Decode_Unit_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 891.273 ; gain = 0.000
add_wave {{/Decode_Unit_tb/DUT}} 
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 891.273 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 893.242 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
WARNING: [Vivado 12-110] Failed to remove the dir 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav'. Please make sure that no other simulation session is running using the same simulation set.
INFO: [Runs 36-5] Copied auxiliary file 'Fetch_Unit_tb.v' to 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Decode_Unit_tb_behav --prj C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav/Decode_Unit_tb.prj   xil_defaultlib.Decode_Unit_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Decode_Unit_tb_behav --prj C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav/Decode_Unit_tb.prj xil_defaultlib.Decode_Unit_tb xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/control_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Logic
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Decode_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Unit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Unit_tb
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port reg_write_data [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v:24]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port rdout1 [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v:29]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port rdout2 [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v:30]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port writeback_sel [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v:31]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port datamemory_mode [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v:33]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Control_Logic
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.Decode_Unit
Compiling module xil_defaultlib.Decode_Unit_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Decode_Unit_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "Decode_Unit_tb_behav -key {Behavioral:sim_1:Functional:Decode_Unit_tb} -tclbatch {Decode_Unit_tb.tcl} -log {Decode_Unit_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 893.242 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'Decode_Unit_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 893.242 ; gain = 0.000
add_wave {{/Decode_Unit_tb/DUT}} 
close [ open C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Execute_Unit.v w ]
add_files C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Execute_Unit.v
update_compile_order -fileset sources_1
file delete -force C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/alu32.v
remove_files C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/alu32.v
close [ open C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/ALU.v w ]
add_files C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/ALU.v
update_compile_order -fileset sources_1
close [ open C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Memory_Unit.v w ]
add_files C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Memory_Unit.v
update_compile_order -fileset sources_1
close [ open C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/WriteBack_Unit.v w ]
add_files C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/WriteBack_Unit.v
update_compile_order -fileset sources_1
close [ open C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/mux4.v w ]
add_files C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/mux4.v
update_compile_order -fileset sources_1
close [ open C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Processor_RV32I.v w ]
add_files C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Processor_RV32I.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Processor_tb.v w ]
add_files -fileset sim_1 C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Processor_tb.v
update_compile_order -fileset sim_1
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
WARNING: [Vivado 12-110] Failed to remove the dir 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav'. Please make sure that no other simulation session is running using the same simulation set.
INFO: [Runs 36-5] Copied auxiliary file 'Fetch_Unit_tb.v' to 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'Processor_tb.v' to 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Decode_Unit_tb_behav --prj C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav/Decode_Unit_tb.prj   xil_defaultlib.Decode_Unit_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Decode_Unit_tb_behav --prj C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav/Decode_Unit_tb.prj xil_defaultlib.Decode_Unit_tb xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/control_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Logic
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Decode_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Unit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Unit_tb
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port reg_write_data [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v:24]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port rdout1 [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v:29]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port rdout2 [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v:30]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port writeback_sel [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v:31]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port datamemory_mode [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v:33]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Control_Logic
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.Decode_Unit
Compiling module xil_defaultlib.Decode_Unit_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Decode_Unit_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "Decode_Unit_tb_behav -key {Behavioral:sim_1:Functional:Decode_Unit_tb} -tclbatch {Decode_Unit_tb.tcl} -log {Decode_Unit_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 958.832 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'Decode_Unit_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 958.832 ; gain = 0.000
set_property top Processor_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_xsim -simset sim_1 -mode behavioral
WARNING: [Vivado 12-110] Failed to remove the dir 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav'. Please make sure that no other simulation session is running using the same simulation set.
INFO: [Runs 36-5] Copied auxiliary file 'Decode_Unit_tb.v' to 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'Fetch_Unit_tb.v' to 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav --prj C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav/Processor_tb.prj   xil_defaultlib.Processor_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav --prj C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav/Processor_tb.prj xil_defaultlib.Processor_tb xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/control_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Logic
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/WriteBack_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack_Unit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Memory_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_Unit
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Memory_Unit.v:14]
ERROR: [VRFC 10-1040] module Memory_Unit ignored due to previous errors [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Memory_Unit.v:1]
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
WARNING: [Vivado 12-110] Failed to remove the dir 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav'. Please make sure that no other simulation session is running using the same simulation set.
INFO: [Runs 36-5] Copied auxiliary file 'Decode_Unit_tb.v' to 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'Fetch_Unit_tb.v' to 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav --prj C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav/Processor_tb.prj   xil_defaultlib.Processor_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav --prj C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav/Processor_tb.prj xil_defaultlib.Processor_tb xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/control_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Logic
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/WriteBack_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack_Unit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Memory_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_Unit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Fetch_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Unit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Execute_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute_Unit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Decode_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Unit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Processor_RV32I.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_RV32I
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Fetch_Unit
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Control_Logic
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.Decode_Unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Execute_Unit
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Memory_Unit
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.WriteBack_Unit
Compiling module xil_defaultlib.Processor_RV32I
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Processor_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {Processor_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 958.832 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 958.832 ; gain = 0.000
add_wave {{/Processor_tb/processor}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
WARNING: [Vivado 12-110] Failed to remove the dir 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav'. Please make sure that no other simulation session is running using the same simulation set.
INFO: [Runs 36-5] Copied auxiliary file 'Decode_Unit_tb.v' to 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'Fetch_Unit_tb.v' to 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav --prj C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav/Processor_tb.prj   xil_defaultlib.Processor_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav --prj C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav/Processor_tb.prj xil_defaultlib.Processor_tb xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/control_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Logic
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/WriteBack_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack_Unit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Memory_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_Unit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Fetch_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Unit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Execute_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute_Unit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Decode_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Unit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Processor_RV32I.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_RV32I
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Fetch_Unit
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Control_Logic
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.Decode_Unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Execute_Unit
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Memory_Unit
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.WriteBack_Unit
Compiling module xil_defaultlib.Processor_RV32I
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Processor_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {Processor_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 964.375 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 964.375 ; gain = 0.000
add_wave {{/Processor_tb/processor}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
add_wave {{/Processor_tb/processor/fetch_unit/counter}} 
add_wave {{/Processor_tb/processor/fetch_unit/memory}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
WARNING: [Vivado 12-110] Failed to remove the dir 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav'. Please make sure that no other simulation session is running using the same simulation set.
INFO: [Runs 36-5] Copied auxiliary file 'Decode_Unit_tb.v' to 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'Fetch_Unit_tb.v' to 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav --prj C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav/Processor_tb.prj   xil_defaultlib.Processor_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav --prj C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav/Processor_tb.prj xil_defaultlib.Processor_tb xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/control_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Logic
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/WriteBack_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack_Unit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Memory_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_Unit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Fetch_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Unit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Execute_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute_Unit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Decode_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Unit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Processor_RV32I.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_RV32I
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Fetch_Unit
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Control_Logic
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.Decode_Unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Execute_Unit
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Memory_Unit
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.WriteBack_Unit
Compiling module xil_defaultlib.Processor_RV32I
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Processor_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {Processor_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 964.375 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 964.375 ; gain = 0.000
add_wave {{/Processor_tb/processor/fetch_unit/memory}} 
add_wave {{/Processor_tb/processor}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
WARNING: [Vivado 12-110] Failed to remove the dir 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav'. Please make sure that no other simulation session is running using the same simulation set.
INFO: [Runs 36-5] Copied auxiliary file 'Decode_Unit_tb.v' to 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'Fetch_Unit_tb.v' to 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav --prj C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav/Processor_tb.prj   xil_defaultlib.Processor_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav --prj C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav/Processor_tb.prj xil_defaultlib.Processor_tb xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/control_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Logic
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/WriteBack_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack_Unit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Memory_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_Unit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Fetch_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Unit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Execute_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute_Unit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Decode_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Unit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Processor_RV32I.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_RV32I
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Fetch_Unit
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Control_Logic
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.Decode_Unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Execute_Unit
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Memory_Unit
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.WriteBack_Unit
Compiling module xil_defaultlib.Processor_RV32I
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Processor_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {Processor_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 971.047 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 971.047 ; gain = 0.000
add_wave {{/Processor_tb/processor}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
WARNING: [Vivado 12-110] Failed to remove the dir 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav'. Please make sure that no other simulation session is running using the same simulation set.
INFO: [Runs 36-5] Copied auxiliary file 'Decode_Unit_tb.v' to 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'Fetch_Unit_tb.v' to 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav --prj C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav/Processor_tb.prj   xil_defaultlib.Processor_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav --prj C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav/Processor_tb.prj xil_defaultlib.Processor_tb xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/control_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Logic
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/WriteBack_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack_Unit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Memory_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_Unit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Fetch_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Unit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Execute_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute_Unit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Decode_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Unit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Processor_RV32I.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_RV32I
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Fetch_Unit
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Control_Logic
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.Decode_Unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Execute_Unit
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Memory_Unit
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.WriteBack_Unit
Compiling module xil_defaultlib.Processor_RV32I
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Processor_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {Processor_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 971.047 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 971.047 ; gain = 0.000
add_wave {{/Processor_tb/processor}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
WARNING: [Vivado 12-110] Failed to remove the dir 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav'. Please make sure that no other simulation session is running using the same simulation set.
INFO: [Runs 36-5] Copied auxiliary file 'Decode_Unit_tb.v' to 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'Fetch_Unit_tb.v' to 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav --prj C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav/Processor_tb.prj   xil_defaultlib.Processor_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav --prj C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav/Processor_tb.prj xil_defaultlib.Processor_tb xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/control_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Logic
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/WriteBack_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack_Unit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Memory_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_Unit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Fetch_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Unit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Execute_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute_Unit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Decode_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Unit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Processor_RV32I.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_RV32I
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Fetch_Unit
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Control_Logic
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.Decode_Unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Execute_Unit
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Memory_Unit
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.WriteBack_Unit
Compiling module xil_defaultlib.Processor_RV32I
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Processor_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {Processor_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 971.047 ; gain = 0.000
add_wave {{/Processor_tb/processor}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
WARNING: [Vivado 12-110] Failed to remove the dir 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav'. Please make sure that no other simulation session is running using the same simulation set.
INFO: [Runs 36-5] Copied auxiliary file 'Decode_Unit_tb.v' to 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'Fetch_Unit_tb.v' to 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav --prj C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav/Processor_tb.prj   xil_defaultlib.Processor_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav --prj C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.sim/sim_1/behav/Processor_tb.prj xil_defaultlib.Processor_tb xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/control_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Logic
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/WriteBack_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack_Unit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Memory_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_Unit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Fetch_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Unit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Execute_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute_Unit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Decode_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Unit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Processor_RV32I.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_RV32I
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Fetch_Unit
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Control_Logic
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.Decode_Unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Execute_Unit
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Memory_Unit
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.WriteBack_Unit
Compiling module xil_defaultlib.Processor_RV32I
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Processor_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {Processor_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 971.047 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 971.047 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct 04 00:14:01 2024...
