module alu(
    input clock,
    input [31:0] rs1_data,
    input [31:0] rs2_data,
    input [31:0] imm_data,
    input [31:0] pc_data,
    input alu_src1,
    input alu_src2,
    input branch,
    input u_alu_type,
    //input mul_high,
    input U_type_1,
    input J_type_1,
    input [3:0] alu_crtl,
    output reg [31:0] alu_out,
    output  zero
);

wire [31:0] opdata1;
wire [31:0] opdata2;

assign opdata1 = (alu_src1)? rs1_data : (U_type_1) ? 32'h00000000 : pc_data;
assign opdata2 = (alu_src2)? rs2_data : (J_type_1) ? 32'h00000004 : imm_data;

wire [1:0] logic_ctl;
wire [1:0] shift_ctl;
wire       sub_ctl;
wire [1:0] data_choice;

wire ADD_zero;

assign logic_ctl = alu_crtl[1:0];
assign shift_ctl = alu_crtl[1:0];
assign data_choice = alu_crtl[3:2];
assign sub_ctl = (~ alu_crtl[3]  & ~alu_crtl[2]  & alu_crtl[1]) | ( alu_crtl[3]  & ~alu_crtl[2]);
//*********************logic op***************************
reg [31:0] logic_result;

always@(*) begin
    case(logic_ctl)
	2'b00:logic_result = opdata1 & opdata2;
	2'b01:logic_result = opdata1 | opdata2;
	2'b10:logic_result = opdata1 ^ opdata2;
    2'b11:logic_result = ~(opdata1 | opdata2);
	endcase
end 
//************************shift op************************
wire [5:0]     ALU_SHIFT;
wire [31:0] shift_result;
assign ALU_SHIFT=opdata2[5:0];

Shifter myShifter(.ALU_DA(opdata1),
                .ALU_SHIFT(ALU_SHIFT),
				.Shiftctr(shift_ctl),
				.shift_result(shift_result));

//************************add sub op**********************
wire [31:0] BIT_M,XOR_M;
wire ADD_carry,ADD_OverFlow;
wire [31:0] ADD_result;

assign BIT_M={32{sub_ctl}};
assign XOR_M=BIT_M^opdata2;

Adder Adder(.A(opdata1),
            .B(XOR_M),
			.Cin(sub_ctl),
			.ALU_CTL(alu_crtl),
			.ADD_carry(ADD_carry),
			.ADD_OverFlow(ADD_OverFlow),
			.ADD_zero(ADD_zero),
			.ADD_result(ADD_result));

//assign ALU_OverFlow = ADD_OverFlow & Ovctr;

//********************************************************
//**************************slt op************************
wire [31:0] SLT_result;
wire LESS_M1,LESS_M2,LESS_S,SLT_M;
wire BLT,BGE,BNE,BEQ;

assign BLT = (alu_crtl[3]  & ~alu_crtl[2]  &  ~alu_crtl[1]  & ~alu_crtl[0]);
assign BGE = (alu_crtl[3]  & ~alu_crtl[2]  &  ~alu_crtl[1]  &  alu_crtl[0]);
assign BNE = (alu_crtl[3]  & ~alu_crtl[2]  &   alu_crtl[1]  & ~alu_crtl[0]);
assign BEQ = (alu_crtl[3]  & ~alu_crtl[2]  &   alu_crtl[1]  &  alu_crtl[0]);
assign zero = (BLT & & branch  &  LESS_S)   |
              (BGE & ~LESS_S)   |
              (BNE & ~ADD_zero) |
              (BEQ &  ADD_zero) ;

assign LESS_M1 = ADD_carry ^ sub_ctl;
assign LESS_M2 = ADD_OverFlow ^ ADD_result[31];
assign LESS_S = (u_alu_type)?LESS_M1:LESS_M2;
assign SLT_result = (LESS_S)?32'h00000001:32'h00000000;

always @(*) 
begin
  case(data_choice)
     2'b00:alu_out=ADD_result;
     2'b01:alu_out=logic_result;
     2'b10:alu_out=SLT_result;
     2'b11:alu_out=shift_result; 
  endcase
end
 
endmodule                                                           

module Shifter(input [31:0] ALU_DA,
               input [5:0] ALU_SHIFT,
			   input [1:0] Shiftctr,
			   output reg [31:0] shift_result);
			
     wire [63:0] tmp_res;
     always@(*) begin
	   case(Shiftctr)
	   2'b00:shift_result = ALU_DA << ALU_SHIFT[4:0];
	   2'b01:shift_result = ALU_DA >> ALU_SHIFT[4:0];
	   2'b10:shift_result = tmp_res[31:0];
	   default:shift_result = ALU_DA;
	   endcase
	 end
assign tmp_res = {{{32{ALU_DA[31]}}, ALU_DA} >> ALU_SHIFT};

endmodule

//*************************************************************
//***********************************adder*********************

//`define ALGORITHM
module Adder(input [31:0] A,
             input [31:0] B,
			 input Cin,
			 input [3:0] ALU_CTL,
			 output ADD_carry,
			 output ADD_OverFlow,
			 output ADD_zero,
			 output [31:0] ADD_result);


    assign {ADD_carry,ADD_result}=A+B+Cin;


   assign ADD_zero = ~(|ADD_result);
   assign ADD_OverFlow=((ALU_CTL==4'b0001) & ~A[31] & ~B[31] & ADD_result[31]) 
                      | ((ALU_CTL==4'b0001) & A[31] & B[31] & ~ADD_result[31])
                      | ((ALU_CTL==4'b0011) & A[31] & ~B[31] & ~ADD_result[31]) 
					  | ((ALU_CTL==4'b0011) & ~A[31] & B[31] & ADD_result[31]);
endmodule








// module alu(
//     clock,
// 	   ALU_DA,
//        ALU_DB,
//        ALU_CTL,
//        ALU_ZERO,
//        ALU_OverFlow,
//        ALU_DC   
//         );
//     input clock;
// 	input [31:0]    ALU_DA;
//     input [31:0]    ALU_DB;
//     input [3:0]     ALU_CTL;
//     output          ALU_ZERO;
//     output          ALU_OverFlow;
//     output reg [31:0]   ALU_DC;
		   
// //********************generate ctr***********************
// wire SUBctr;
// wire SIGctr;
// wire Ovctr;
// wire [1:0] Opctr;
// wire [1:0] Logicctr;
// wire [1:0] Shiftctr;

// assign SUBctr = (~ ALU_CTL[3]  & ~ALU_CTL[2]  & ALU_CTL[1]) | ( ALU_CTL[3]  & ~ALU_CTL[2]);
// assign Opctr = ALU_CTL[3:2];
// assign Ovctr = ALU_CTL[0] & ~ ALU_CTL[3]  & ~ALU_CTL[2] ;
// assign SIGctr = ALU_CTL[0];
// assign Logicctr = ALU_CTL[1:0]; 
// assign Shiftctr = ALU_CTL[1:0]; 

// //********************************************************

// //*********************logic op***************************
// reg [31:0] logic_result;

// always@(*) begin
//     case(Logicctr)
// 	2'b00:logic_result = ALU_DA & ALU_DB;
// 	2'b01:logic_result = ALU_DA | ALU_DB;
// 	2'b10:logic_result = ALU_DA ^ ALU_DB;
// 	2'b11:logic_result = ~(ALU_DA | ALU_DB);
// 	endcase
// end 

// //********************************************************
// //************************shift op************************
// wire [4:0]     ALU_SHIFT;
// wire [31:0] shift_result;
// assign ALU_SHIFT=ALU_DB[4:0];

// Shifter Shifter(.ALU_DA(ALU_DA),
//                 .ALU_SHIFT(ALU_SHIFT),
// 				.Shiftctr(Shiftctr),
// 				.shift_result(shift_result));

// //********************************************************
// //************************add sub op**********************
// wire [31:0] BIT_M,XOR_M;
// wire ADD_carry,ADD_OverFlow;
// wire [31:0] ADD_result;

// assign BIT_M={32{SUBctr}};
// assign XOR_M=BIT_M^ALU_DB;

// Adder Adder(.A(ALU_DA),
//             .B(XOR_M),
// 			.Cin(SUBctr),
// 			.ALU_CTL(ALU_CTL),
// 			.ADD_carry(ADD_carry),
// 			.ADD_OverFlow(ADD_OverFlow),
// 			.ADD_zero(ALU_ZERO),
// 			.ADD_result(ADD_result));

// assign ALU_OverFlow = ADD_OverFlow & Ovctr;

// //********************************************************
// //**************************slt op************************
// wire [31:0] SLT_result;
// wire LESS_M1,LESS_M2,LESS_S,SLT_M;

// assign LESS_M1 = ADD_carry ^ SUBctr;
// assign LESS_M2 = ADD_OverFlow ^ ADD_result[31];
// assign LESS_S = (SIGctr==1'b0)?LESS_M1:LESS_M2;
// assign SLT_result = (LESS_S)?32'h00000001:32'h00000000;

// //********************************************************
// //**************************ALU result********************
// always @(*) 
// begin
//   case(Opctr)
//      2'b00:ALU_DC<=ADD_result;
//      2'b01:ALU_DC<=logic_result;
//      2'b10:ALU_DC<=SLT_result;
//      2'b11:ALU_DC<=shift_result; 
//   endcase
// end

// //********************************************************
// endmodule


// //********************************************************
// //*************************shifter************************
// //`define BEHAVOR
// module Shifter(input [31:0] ALU_DA,
//                input [4:0] ALU_SHIFT,
// 			   input [1:0] Shiftctr,
// 			   input clock,
// 			   output reg [31:0] shift_result);
			
//      wire [5:0] shift_n;
// 	 assign shift_n = 6'd32 - Shiftctr;
//      always@(*) begin
// 	   case(Shiftctr)
// 	   2'b00:shift_result = ALU_DA << ALU_SHIFT;
// 	   2'b01:shift_result = ALU_DA >> ALU_SHIFT;
// 	   2'b10:shift_result = ({32{ALU_DA[31]}} << shift_n) | (ALU_DA >> ALU_SHIFT);
// 	   default:shift_result = ALU_DA;
// 	   endcase
// 	 end


// endmodule

// //*************************************************************
// //***********************************adder*********************

// //`define ALGORITHM
// module Adder(input [31:0] A,
//              input [31:0] B,
// 			 input Cin,
// 			 input clock,
// 			 input [3:0] ALU_CTL,
// 			 output ADD_carry,
// 			 output ADD_OverFlow,
// 			 output ADD_zero,
// 			 output [31:0] ADD_result);


//     assign {ADD_carry,ADD_result}=A+B+Cin;


//    assign ADD_zero = ~(|ADD_result);
//    assign ADD_OverFlow=((ALU_CTL==4'b0001) & ~A[31] & ~B[31] & ADD_result[31]) 
//                       | ((ALU_CTL==4'b0001) & A[31] & B[31] & ~ADD_result[31])
//                       | ((ALU_CTL==4'b0011) & A[31] & ~B[31] & ~ADD_result[31]) 
// 					  | ((ALU_CTL==4'b0011) & ~A[31] & B[31] & ADD_result[31]);
// endmodule

