#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:08:52 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Tue Jan 13 14:20:14 2015
# Process ID: 30687
# Log file: /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/testbench/tb_asip/vivado.log
# Journal file: /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/testbench/tb_asip/vivado.jou
#-----------------------------------------------------------
start_gui
create_project test_plasma /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vivado/test_plasma -part xc7vx485tffg1157-1
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
import_files -norecurse {/home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/ims/function_18.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/plasma_asic.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/plasma.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/mem_ctrl.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/ram_xilinx.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/ims/function_10.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/disassembler.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/mlite_pack.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/tbench.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/uart.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/pc_next.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/shifter.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/ims/CUSTOM_FIFO.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/ims/function_13.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/ims/function_9.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/ims/function_12.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/ims/asip_config.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/ims/function_19.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/ims/function_3.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/ims/coproc_3.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/bus_mux.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/cam/cam_pkg.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/ims/function_1.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/ims/function_14.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/mlite_cpu.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/cache.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/ims/function_2.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/ram_boot_for_simu.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/alu.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/ims/sequ_alu_1.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/ram_boot.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/plasma_3e.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/ims/txt_util.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/ram_image.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/ims/function_8.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/plasma_if.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/ddr_ctrl.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/dma_engine.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/eth_dma.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/ims/coprocessor.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/control.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/plasma_config.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/pipeline.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/ims/function_17.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/mt46v16m16.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/mult.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/ims/coproc_1.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/ims/function_6.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/memory_64k_simu.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/ims/coproc_4.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/ram.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/ims/function_4.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/ims/function_16.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/ims/function_5.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/memory_64k.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/reg_bank.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/ims/function_11.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/ims/coproc_2.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/ims/function_15.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/ims/comb_alu_1.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/ims/conversion.vhd /home/cleroux/work/enseignement/ELEC/EN212/plasma/ASIP/vhdl/plasma_core/vhdl/ims/function_7.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
