// Seed: 1016172867
module module_0 (
    output tri1 id_0,
    input wire id_1,
    input tri1 id_2,
    output supply0 id_3,
    output tri1 id_4,
    output tri0 id_5,
    output tri id_6,
    input tri0 id_7,
    input tri0 id_8,
    output tri0 id_9,
    output wand id_10,
    output supply1 id_11,
    output supply1 id_12,
    input supply1 id_13,
    output wand id_14,
    input wire id_15
);
  wire id_17;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input  wire id_0,
    output tri  id_1,
    output tri  id_2,
    input  tri0 id_3,
    input  tri  id_4,
    output wor  id_5,
    input  tri1 id_6,
    input  wire id_7
    , id_10,
    output tri0 id_8
);
  wire id_11;
  assign id_1 = ~id_0;
  assign id_5 = 1;
  wire id_12;
  module_0 modCall_1 (
      id_8,
      id_3,
      id_7,
      id_1,
      id_5,
      id_8,
      id_2,
      id_6,
      id_4,
      id_1,
      id_8,
      id_1,
      id_1,
      id_6,
      id_2,
      id_0
  );
  supply0 id_13 = 1 == id_13;
endmodule
