digraph "0_radare2_f17bfd9f1da05f30f23a4dd05e9d2363e1406948@API" {
"1002920" [label="(Call,op->operands[0].reg << 3 | op->operands[1].regs[0])"];
"1002921" [label="(Call,op->operands[0].reg << 3)"];
"1002031" [label="(Call,op->operands[0].reg == X86R_EAX)"];
"1002882" [label="(Call,op->operands[1].regs[0] == X86R_RIP)"];
"1002833" [label="(Call,op->operands[1].regs[0] == X86R_EBP)"];
"1002537" [label="(Call,op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1002172" [label="(Call,a->bits == 64 && op->operands[1].regs[0])"];
"1002173" [label="(Call,a->bits == 64)"];
"1002040" [label="(Call,op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1002384" [label="(Call,op->operands[1].regs[0] != -1)"];
"1002394" [label="(Call,-1)"];
"1002918" [label="(Call,0x80 | op->operands[0].reg << 3 | op->operands[1].regs[0])"];
"1002913" [label="(Call,data[l++] = 0x80 | op->operands[0].reg << 3 | op->operands[1].regs[0])"];
"1003063" [label="(Call,op->operands[1].regs[0] == X86R_ESP)"];
"1003103" [label="(Call,op->operands[1].regs[0] == X86R_EIP)"];
"1003093" [label="(Call,op->operands[1].offset > 128 || op->operands[1].regs[0] == X86R_EIP)"];
"1003149" [label="(Call,op->operands[1].regs[0] == X86R_RIP)"];
"1003147" [label="(Call,offset || op->operands[1].regs[0] == X86R_RIP)"];
"1003141" [label="(Call,a->bits == 64 && (offset || op->operands[1].regs[0] == X86R_RIP))"];
"1003161" [label="(Call,data[l++] = offset)"];
"1003168" [label="(Call,op->operands[1].offset > 127 || op->operands[1].regs[0] == X86R_RIP)"];
"1003195" [label="(Call,offset >> 8)"];
"1003190" [label="(Call,data[l++] = offset >> 8)"];
"1003203" [label="(Call,offset >> 16)"];
"1003198" [label="(Call,data[l++] = offset >> 16)"];
"1003211" [label="(Call,offset >> 24)"];
"1003206" [label="(Call,data[l++] = offset >> 24)"];
"1003178" [label="(Call,op->operands[1].regs[0] == X86R_RIP)"];
"1002929" [label="(Literal,3)"];
"1002041" [label="(Call,op->operands[1].regs[0])"];
"1003211" [label="(Call,offset >> 24)"];
"1002032" [label="(Call,op->operands[0].reg)"];
"1003150" [label="(Call,op->operands[1].regs[0])"];
"1003161" [label="(Call,data[l++] = offset)"];
"1003166" [label="(Identifier,offset)"];
"1002831" [label="(Call,offset || op->operands[1].regs[0] == X86R_EBP)"];
"1002045" [label="(Identifier,op)"];
"1002634" [label="(Identifier,op)"];
"1002405" [label="(Identifier,data)"];
"1002920" [label="(Call,op->operands[0].reg << 3 | op->operands[1].regs[0])"];
"1003207" [label="(Call,data[l++])"];
"1003208" [label="(Identifier,data)"];
"1002354" [label="(Call,a->bits == 64)"];
"1002201" [label="(Call,op->operands[0].reg < 4)"];
"1003005" [label="(Call,op->operands[1].regs[0] == X86R_RIP)"];
"1003093" [label="(Call,op->operands[1].offset > 128 || op->operands[1].regs[0] == X86R_EIP)"];
"1003043" [label="(Call,op->operands[0].reg << 3 | op->operands[1].regs[0])"];
"1002714" [label="(Call,getsib (op->operands[1].scale[0]) << 3 | op->operands[1].regs[0])"];
"1002881" [label="(ControlStructure,if (op->operands[1].regs[0] == X86R_RIP))"];
"1002919" [label="(Literal,0x80)"];
"1003189" [label="(Block,)"];
"1002537" [label="(Call,op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1003083" [label="(Identifier,mod)"];
"1002538" [label="(Call,op->operands[1].regs[0])"];
"1002178" [label="(Call,op->operands[1].regs[0])"];
"1002843" [label="(Identifier,X86R_EBP)"];
"1003199" [label="(Call,data[l++])"];
"1002896" [label="(Identifier,data)"];
"1002229" [label="(Call,op->operands[0].reg << 3)"];
"1003149" [label="(Call,op->operands[1].regs[0] == X86R_RIP)"];
"1003159" [label="(Identifier,X86R_RIP)"];
"1003216" [label="(MethodReturn,static int)"];
"1002930" [label="(Call,op->operands[1].regs[0])"];
"1003160" [label="(Block,)"];
"1002774" [label="(Call,op->operands[1].regs[1] != X86R_UNDEFINED)"];
"1002383" [label="(ControlStructure,if (op->operands[1].regs[0] != -1))"];
"1002172" [label="(Call,a->bits == 64 && op->operands[1].regs[0])"];
"1002394" [label="(Call,-1)"];
"1002536" [label="(ControlStructure,if (op->operands[1].regs[0] == X86R_UNDEFINED))"];
"1003197" [label="(Literal,8)"];
"1003073" [label="(Identifier,X86R_ESP)"];
"1002882" [label="(Call,op->operands[1].regs[0] == X86R_RIP)"];
"1002807" [label="(Call,op->operands[1].regs[1] << 3 | op->operands[1].regs[0])"];
"1002040" [label="(Call,op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1003167" [label="(ControlStructure,if (op->operands[1].offset > 127 || op->operands[1].regs[0] == X86R_RIP))"];
"1002913" [label="(Call,data[l++] = 0x80 | op->operands[0].reg << 3 | op->operands[1].regs[0])"];
"1003168" [label="(Call,op->operands[1].offset > 127 || op->operands[1].regs[0] == X86R_RIP)"];
"1002182" [label="(Identifier,op)"];
"1002934" [label="(Identifier,op)"];
"1002975" [label="(Call,op->operands[1].regs[0] == X86R_EIP)"];
"1003104" [label="(Call,op->operands[1].regs[0])"];
"1002547" [label="(Identifier,X86R_UNDEFINED)"];
"1002914" [label="(Call,data[l++])"];
"1003212" [label="(Identifier,offset)"];
"1003205" [label="(Literal,16)"];
"1003062" [label="(ControlStructure,if (op->operands[1].regs[0] == X86R_ESP))"];
"1003142" [label="(Call,a->bits == 64)"];
"1002385" [label="(Call,op->operands[1].regs[0])"];
"1003192" [label="(Identifier,data)"];
"1003198" [label="(Call,data[l++] = offset >> 16)"];
"1003190" [label="(Call,data[l++] = offset >> 8)"];
"1002030" [label="(Call,op->operands[0].reg == X86R_EAX && op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1000104" [label="(MethodParameterIn,ut8 *data)"];
"1002552" [label="(Identifier,a)"];
"1002562" [label="(Call,op->operands[0].reg << 3)"];
"1002031" [label="(Call,op->operands[0].reg == X86R_EAX)"];
"1002173" [label="(Call,a->bits == 64)"];
"1002039" [label="(Identifier,X86R_EAX)"];
"1003162" [label="(Call,data[l++])"];
"1002190" [label="(Call,op->operands[1].regs[0] >= X86R_R8)"];
"1003064" [label="(Call,op->operands[1].regs[0])"];
"1002946" [label="(Call,0x40 | op->operands[1].regs[0])"];
"1002834" [label="(Call,op->operands[1].regs[0])"];
"1002399" [label="(Identifier,data)"];
"1003103" [label="(Call,op->operands[1].regs[0] == X86R_EIP)"];
"1002974" [label="(Call,op->operands[1].regs[0] == X86R_EIP && (op->operands[0].type & OT_DWORD))"];
"1003203" [label="(Call,offset >> 16)"];
"1002907" [label="(Identifier,op)"];
"1002962" [label="(Identifier,op)"];
"1003147" [label="(Call,offset || op->operands[1].regs[0] == X86R_RIP)"];
"1003200" [label="(Identifier,data)"];
"1003141" [label="(Call,a->bits == 64 && (offset || op->operands[1].regs[0] == X86R_RIP))"];
"1003117" [label="(Identifier,data)"];
"1003179" [label="(Call,op->operands[1].regs[0])"];
"1002921" [label="(Call,op->operands[0].reg << 3)"];
"1002174" [label="(Call,a->bits)"];
"1003188" [label="(Identifier,X86R_RIP)"];
"1002162" [label="(Call,op->operands[0].type & OT_BYTE && a->bits == 64 && op->operands[1].regs[0])"];
"1002050" [label="(Identifier,X86R_UNDEFINED)"];
"1003178" [label="(Call,op->operands[1].regs[0] == X86R_RIP)"];
"1003004" [label="(Call,op->operands[1].regs[0] == X86R_RIP && (op->operands[0].type & OT_QWORD))"];
"1002311" [label="(Call,op->operands[0].reg << 3)"];
"1002918" [label="(Call,0x80 | op->operands[0].reg << 3 | op->operands[1].regs[0])"];
"1002833" [label="(Call,op->operands[1].regs[0] == X86R_EBP)"];
"1002695" [label="(Call,op->operands[1].regs[0] << 3)"];
"1003140" [label="(ControlStructure,if (a->bits == 64 && (offset || op->operands[1].regs[0] == X86R_RIP)))"];
"1003215" [label="(Identifier,l)"];
"1002177" [label="(Literal,64)"];
"1003196" [label="(Identifier,offset)"];
"1003163" [label="(Identifier,data)"];
"1003206" [label="(Call,data[l++] = offset >> 24)"];
"1003213" [label="(Literal,24)"];
"1002395" [label="(Literal,1)"];
"1003204" [label="(Identifier,offset)"];
"1003044" [label="(Call,op->operands[0].reg << 3)"];
"1002912" [label="(Block,)"];
"1002586" [label="(Call,op->operands[0].reg << 3)"];
"1003173" [label="(Identifier,op)"];
"1002869" [label="(Call,offset && op->operands[0].type & OT_QWORD)"];
"1003191" [label="(Call,data[l++])"];
"1003063" [label="(Call,op->operands[1].regs[0] == X86R_ESP)"];
"1002647" [label="(Call,op->operands[0].reg << 3)"];
"1003077" [label="(Identifier,data)"];
"1002892" [label="(Identifier,X86R_RIP)"];
"1003113" [label="(Identifier,X86R_EIP)"];
"1003094" [label="(Call,op->operands[1].offset > 128)"];
"1002792" [label="(Call,op->operands[0].reg << 3)"];
"1003148" [label="(Identifier,offset)"];
"1003169" [label="(Call,op->operands[1].offset > 127)"];
"1002922" [label="(Call,op->operands[0].reg)"];
"1002883" [label="(Call,op->operands[1].regs[0])"];
"1002384" [label="(Call,op->operands[1].regs[0] != -1)"];
"1003092" [label="(ControlStructure,if (op->operands[1].offset > 128 || op->operands[1].regs[0] == X86R_EIP))"];
"1003195" [label="(Call,offset >> 8)"];
"1002920" -> "1002918"  [label="AST: "];
"1002920" -> "1002930"  [label="CFG: "];
"1002921" -> "1002920"  [label="AST: "];
"1002930" -> "1002920"  [label="AST: "];
"1002918" -> "1002920"  [label="CFG: "];
"1002920" -> "1003216"  [label="DDG: op->operands[0].reg << 3"];
"1002920" -> "1002918"  [label="DDG: op->operands[0].reg << 3"];
"1002920" -> "1002918"  [label="DDG: op->operands[1].regs[0]"];
"1002921" -> "1002920"  [label="DDG: op->operands[0].reg"];
"1002921" -> "1002920"  [label="DDG: 3"];
"1002882" -> "1002920"  [label="DDG: op->operands[1].regs[0]"];
"1002920" -> "1003063"  [label="DDG: op->operands[1].regs[0]"];
"1002921" -> "1002929"  [label="CFG: "];
"1002922" -> "1002921"  [label="AST: "];
"1002929" -> "1002921"  [label="AST: "];
"1002934" -> "1002921"  [label="CFG: "];
"1002921" -> "1003216"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002921"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002030"  [label="AST: "];
"1002031" -> "1002039"  [label="CFG: "];
"1002032" -> "1002031"  [label="AST: "];
"1002039" -> "1002031"  [label="AST: "];
"1002045" -> "1002031"  [label="CFG: "];
"1002030" -> "1002031"  [label="CFG: "];
"1002031" -> "1003216"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1003216"  [label="DDG: X86R_EAX"];
"1002031" -> "1002030"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002030"  [label="DDG: X86R_EAX"];
"1002031" -> "1002201"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002229"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002311"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002562"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002586"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002647"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002792"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1003044"  [label="DDG: op->operands[0].reg"];
"1002882" -> "1002881"  [label="AST: "];
"1002882" -> "1002892"  [label="CFG: "];
"1002883" -> "1002882"  [label="AST: "];
"1002892" -> "1002882"  [label="AST: "];
"1002896" -> "1002882"  [label="CFG: "];
"1002907" -> "1002882"  [label="CFG: "];
"1002882" -> "1003216"  [label="DDG: X86R_RIP"];
"1002882" -> "1003216"  [label="DDG: op->operands[1].regs[0] == X86R_RIP"];
"1002833" -> "1002882"  [label="DDG: op->operands[1].regs[0]"];
"1002537" -> "1002882"  [label="DDG: op->operands[1].regs[0]"];
"1002882" -> "1002946"  [label="DDG: op->operands[1].regs[0]"];
"1002882" -> "1003063"  [label="DDG: op->operands[1].regs[0]"];
"1002882" -> "1003147"  [label="DDG: op->operands[1].regs[0] == X86R_RIP"];
"1002882" -> "1003149"  [label="DDG: X86R_RIP"];
"1002882" -> "1003168"  [label="DDG: op->operands[1].regs[0] == X86R_RIP"];
"1002882" -> "1003178"  [label="DDG: X86R_RIP"];
"1002833" -> "1002831"  [label="AST: "];
"1002833" -> "1002843"  [label="CFG: "];
"1002834" -> "1002833"  [label="AST: "];
"1002843" -> "1002833"  [label="AST: "];
"1002831" -> "1002833"  [label="CFG: "];
"1002833" -> "1003216"  [label="DDG: X86R_EBP"];
"1002833" -> "1002831"  [label="DDG: op->operands[1].regs[0]"];
"1002833" -> "1002831"  [label="DDG: X86R_EBP"];
"1002537" -> "1002833"  [label="DDG: op->operands[1].regs[0]"];
"1002833" -> "1002975"  [label="DDG: op->operands[1].regs[0]"];
"1002537" -> "1002536"  [label="AST: "];
"1002537" -> "1002547"  [label="CFG: "];
"1002538" -> "1002537"  [label="AST: "];
"1002547" -> "1002537"  [label="AST: "];
"1002552" -> "1002537"  [label="CFG: "];
"1002634" -> "1002537"  [label="CFG: "];
"1002537" -> "1003216"  [label="DDG: op->operands[1].regs[0] == X86R_UNDEFINED"];
"1002537" -> "1003216"  [label="DDG: X86R_UNDEFINED"];
"1002537" -> "1003216"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1002537"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002537"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002537"  [label="DDG: X86R_UNDEFINED"];
"1002384" -> "1002537"  [label="DDG: op->operands[1].regs[0]"];
"1002537" -> "1002695"  [label="DDG: op->operands[1].regs[0]"];
"1002537" -> "1002714"  [label="DDG: op->operands[1].regs[0]"];
"1002537" -> "1002774"  [label="DDG: X86R_UNDEFINED"];
"1002537" -> "1002807"  [label="DDG: op->operands[1].regs[0]"];
"1002537" -> "1002975"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1002162"  [label="AST: "];
"1002172" -> "1002173"  [label="CFG: "];
"1002172" -> "1002178"  [label="CFG: "];
"1002173" -> "1002172"  [label="AST: "];
"1002178" -> "1002172"  [label="AST: "];
"1002162" -> "1002172"  [label="CFG: "];
"1002172" -> "1003216"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1003216"  [label="DDG: a->bits == 64"];
"1002172" -> "1002162"  [label="DDG: a->bits == 64"];
"1002172" -> "1002162"  [label="DDG: op->operands[1].regs[0]"];
"1002173" -> "1002172"  [label="DDG: a->bits"];
"1002173" -> "1002172"  [label="DDG: 64"];
"1002040" -> "1002172"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1002190"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1002384"  [label="DDG: op->operands[1].regs[0]"];
"1002173" -> "1002177"  [label="CFG: "];
"1002174" -> "1002173"  [label="AST: "];
"1002177" -> "1002173"  [label="AST: "];
"1002182" -> "1002173"  [label="CFG: "];
"1002173" -> "1003216"  [label="DDG: a->bits"];
"1002173" -> "1002354"  [label="DDG: a->bits"];
"1002040" -> "1002030"  [label="AST: "];
"1002040" -> "1002050"  [label="CFG: "];
"1002041" -> "1002040"  [label="AST: "];
"1002050" -> "1002040"  [label="AST: "];
"1002030" -> "1002040"  [label="CFG: "];
"1002040" -> "1003216"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1003216"  [label="DDG: X86R_UNDEFINED"];
"1002040" -> "1002030"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002030"  [label="DDG: X86R_UNDEFINED"];
"1002040" -> "1002190"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002384"  [label="DDG: op->operands[1].regs[0]"];
"1002384" -> "1002383"  [label="AST: "];
"1002384" -> "1002394"  [label="CFG: "];
"1002385" -> "1002384"  [label="AST: "];
"1002394" -> "1002384"  [label="AST: "];
"1002399" -> "1002384"  [label="CFG: "];
"1002405" -> "1002384"  [label="CFG: "];
"1002384" -> "1003216"  [label="DDG: -1"];
"1002384" -> "1003216"  [label="DDG: op->operands[1].regs[0] != -1"];
"1002394" -> "1002384"  [label="DDG: 1"];
"1002394" -> "1002395"  [label="CFG: "];
"1002395" -> "1002394"  [label="AST: "];
"1002918" -> "1002913"  [label="AST: "];
"1002919" -> "1002918"  [label="AST: "];
"1002913" -> "1002918"  [label="CFG: "];
"1002918" -> "1003216"  [label="DDG: op->operands[0].reg << 3 | op->operands[1].regs[0]"];
"1002918" -> "1002913"  [label="DDG: 0x80"];
"1002918" -> "1002913"  [label="DDG: op->operands[0].reg << 3 | op->operands[1].regs[0]"];
"1002913" -> "1002912"  [label="AST: "];
"1002914" -> "1002913"  [label="AST: "];
"1002962" -> "1002913"  [label="CFG: "];
"1002913" -> "1003216"  [label="DDG: data[l++]"];
"1002913" -> "1003216"  [label="DDG: 0x80 | op->operands[0].reg << 3 | op->operands[1].regs[0]"];
"1000104" -> "1002913"  [label="DDG: data"];
"1003063" -> "1003062"  [label="AST: "];
"1003063" -> "1003073"  [label="CFG: "];
"1003064" -> "1003063"  [label="AST: "];
"1003073" -> "1003063"  [label="AST: "];
"1003077" -> "1003063"  [label="CFG: "];
"1003083" -> "1003063"  [label="CFG: "];
"1003063" -> "1003216"  [label="DDG: op->operands[1].regs[0]"];
"1003063" -> "1003216"  [label="DDG: X86R_ESP"];
"1003063" -> "1003216"  [label="DDG: op->operands[1].regs[0] == X86R_ESP"];
"1003043" -> "1003063"  [label="DDG: op->operands[1].regs[0]"];
"1002946" -> "1003063"  [label="DDG: op->operands[1].regs[0]"];
"1003005" -> "1003063"  [label="DDG: op->operands[1].regs[0]"];
"1002975" -> "1003063"  [label="DDG: op->operands[1].regs[0]"];
"1003063" -> "1003103"  [label="DDG: op->operands[1].regs[0]"];
"1003063" -> "1003149"  [label="DDG: op->operands[1].regs[0]"];
"1003063" -> "1003178"  [label="DDG: op->operands[1].regs[0]"];
"1003103" -> "1003093"  [label="AST: "];
"1003103" -> "1003113"  [label="CFG: "];
"1003104" -> "1003103"  [label="AST: "];
"1003113" -> "1003103"  [label="AST: "];
"1003093" -> "1003103"  [label="CFG: "];
"1003103" -> "1003216"  [label="DDG: op->operands[1].regs[0]"];
"1003103" -> "1003216"  [label="DDG: X86R_EIP"];
"1003103" -> "1003093"  [label="DDG: op->operands[1].regs[0]"];
"1003103" -> "1003093"  [label="DDG: X86R_EIP"];
"1002975" -> "1003103"  [label="DDG: X86R_EIP"];
"1003093" -> "1003092"  [label="AST: "];
"1003093" -> "1003094"  [label="CFG: "];
"1003094" -> "1003093"  [label="AST: "];
"1003117" -> "1003093"  [label="CFG: "];
"1003215" -> "1003093"  [label="CFG: "];
"1003093" -> "1003216"  [label="DDG: op->operands[1].offset > 128"];
"1003093" -> "1003216"  [label="DDG: op->operands[1].offset > 128 || op->operands[1].regs[0] == X86R_EIP"];
"1003093" -> "1003216"  [label="DDG: op->operands[1].regs[0] == X86R_EIP"];
"1003094" -> "1003093"  [label="DDG: op->operands[1].offset"];
"1003094" -> "1003093"  [label="DDG: 128"];
"1002974" -> "1003093"  [label="DDG: op->operands[1].regs[0] == X86R_EIP"];
"1003149" -> "1003147"  [label="AST: "];
"1003149" -> "1003159"  [label="CFG: "];
"1003150" -> "1003149"  [label="AST: "];
"1003159" -> "1003149"  [label="AST: "];
"1003147" -> "1003149"  [label="CFG: "];
"1003149" -> "1003216"  [label="DDG: op->operands[1].regs[0]"];
"1003149" -> "1003216"  [label="DDG: X86R_RIP"];
"1003149" -> "1003147"  [label="DDG: op->operands[1].regs[0]"];
"1003149" -> "1003147"  [label="DDG: X86R_RIP"];
"1003005" -> "1003149"  [label="DDG: X86R_RIP"];
"1003149" -> "1003178"  [label="DDG: op->operands[1].regs[0]"];
"1003149" -> "1003178"  [label="DDG: X86R_RIP"];
"1003147" -> "1003141"  [label="AST: "];
"1003147" -> "1003148"  [label="CFG: "];
"1003148" -> "1003147"  [label="AST: "];
"1003141" -> "1003147"  [label="CFG: "];
"1003147" -> "1003216"  [label="DDG: op->operands[1].regs[0] == X86R_RIP"];
"1003147" -> "1003216"  [label="DDG: offset"];
"1003147" -> "1003141"  [label="DDG: offset"];
"1003147" -> "1003141"  [label="DDG: op->operands[1].regs[0] == X86R_RIP"];
"1002831" -> "1003147"  [label="DDG: offset"];
"1002869" -> "1003147"  [label="DDG: offset"];
"1003004" -> "1003147"  [label="DDG: op->operands[1].regs[0] == X86R_RIP"];
"1003147" -> "1003161"  [label="DDG: offset"];
"1003147" -> "1003168"  [label="DDG: op->operands[1].regs[0] == X86R_RIP"];
"1003147" -> "1003195"  [label="DDG: offset"];
"1003141" -> "1003140"  [label="AST: "];
"1003141" -> "1003142"  [label="CFG: "];
"1003142" -> "1003141"  [label="AST: "];
"1003163" -> "1003141"  [label="CFG: "];
"1003215" -> "1003141"  [label="CFG: "];
"1003141" -> "1003216"  [label="DDG: a->bits == 64 && (offset || op->operands[1].regs[0] == X86R_RIP)"];
"1003141" -> "1003216"  [label="DDG: offset || op->operands[1].regs[0] == X86R_RIP"];
"1003141" -> "1003216"  [label="DDG: a->bits == 64"];
"1003142" -> "1003141"  [label="DDG: a->bits"];
"1003142" -> "1003141"  [label="DDG: 64"];
"1003161" -> "1003160"  [label="AST: "];
"1003161" -> "1003166"  [label="CFG: "];
"1003162" -> "1003161"  [label="AST: "];
"1003166" -> "1003161"  [label="AST: "];
"1003173" -> "1003161"  [label="CFG: "];
"1003161" -> "1003216"  [label="DDG: data[l++]"];
"1003161" -> "1003216"  [label="DDG: offset"];
"1002831" -> "1003161"  [label="DDG: offset"];
"1002869" -> "1003161"  [label="DDG: offset"];
"1000104" -> "1003161"  [label="DDG: data"];
"1003168" -> "1003167"  [label="AST: "];
"1003168" -> "1003169"  [label="CFG: "];
"1003168" -> "1003178"  [label="CFG: "];
"1003169" -> "1003168"  [label="AST: "];
"1003178" -> "1003168"  [label="AST: "];
"1003192" -> "1003168"  [label="CFG: "];
"1003215" -> "1003168"  [label="CFG: "];
"1003168" -> "1003216"  [label="DDG: op->operands[1].offset > 127"];
"1003168" -> "1003216"  [label="DDG: op->operands[1].offset > 127 || op->operands[1].regs[0] == X86R_RIP"];
"1003168" -> "1003216"  [label="DDG: op->operands[1].regs[0] == X86R_RIP"];
"1003169" -> "1003168"  [label="DDG: op->operands[1].offset"];
"1003169" -> "1003168"  [label="DDG: 127"];
"1003004" -> "1003168"  [label="DDG: op->operands[1].regs[0] == X86R_RIP"];
"1003178" -> "1003168"  [label="DDG: op->operands[1].regs[0]"];
"1003178" -> "1003168"  [label="DDG: X86R_RIP"];
"1003195" -> "1003190"  [label="AST: "];
"1003195" -> "1003197"  [label="CFG: "];
"1003196" -> "1003195"  [label="AST: "];
"1003197" -> "1003195"  [label="AST: "];
"1003190" -> "1003195"  [label="CFG: "];
"1003195" -> "1003190"  [label="DDG: offset"];
"1003195" -> "1003190"  [label="DDG: 8"];
"1002831" -> "1003195"  [label="DDG: offset"];
"1002869" -> "1003195"  [label="DDG: offset"];
"1003195" -> "1003203"  [label="DDG: offset"];
"1003190" -> "1003189"  [label="AST: "];
"1003191" -> "1003190"  [label="AST: "];
"1003200" -> "1003190"  [label="CFG: "];
"1003190" -> "1003216"  [label="DDG: offset >> 8"];
"1000104" -> "1003190"  [label="DDG: data"];
"1003203" -> "1003198"  [label="AST: "];
"1003203" -> "1003205"  [label="CFG: "];
"1003204" -> "1003203"  [label="AST: "];
"1003205" -> "1003203"  [label="AST: "];
"1003198" -> "1003203"  [label="CFG: "];
"1003203" -> "1003198"  [label="DDG: offset"];
"1003203" -> "1003198"  [label="DDG: 16"];
"1003203" -> "1003211"  [label="DDG: offset"];
"1003198" -> "1003189"  [label="AST: "];
"1003199" -> "1003198"  [label="AST: "];
"1003208" -> "1003198"  [label="CFG: "];
"1003198" -> "1003216"  [label="DDG: offset >> 16"];
"1000104" -> "1003198"  [label="DDG: data"];
"1003211" -> "1003206"  [label="AST: "];
"1003211" -> "1003213"  [label="CFG: "];
"1003212" -> "1003211"  [label="AST: "];
"1003213" -> "1003211"  [label="AST: "];
"1003206" -> "1003211"  [label="CFG: "];
"1003211" -> "1003216"  [label="DDG: offset"];
"1003211" -> "1003206"  [label="DDG: offset"];
"1003211" -> "1003206"  [label="DDG: 24"];
"1003206" -> "1003189"  [label="AST: "];
"1003207" -> "1003206"  [label="AST: "];
"1003215" -> "1003206"  [label="CFG: "];
"1003206" -> "1003216"  [label="DDG: data[l++]"];
"1003206" -> "1003216"  [label="DDG: offset >> 24"];
"1000104" -> "1003206"  [label="DDG: data"];
"1003178" -> "1003188"  [label="CFG: "];
"1003179" -> "1003178"  [label="AST: "];
"1003188" -> "1003178"  [label="AST: "];
"1003178" -> "1003216"  [label="DDG: X86R_RIP"];
"1003178" -> "1003216"  [label="DDG: op->operands[1].regs[0]"];
"1003005" -> "1003178"  [label="DDG: X86R_RIP"];
}
