<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Petr\Documents\FPGA\NanoHDMI\impl\gwsynthesis\hdmi123.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Petr\Documents\FPGA\NanoHDMI\src\hdmi123.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88PFC9/I8</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Jul  9 00:08:19 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C9/I8</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C9/I8</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>488</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>184</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.000</td>
<td>250.000
<td>0.000</td>
<td>2.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>rPLL/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>4.000</td>
<td>250.000
<td>0.000</td>
<td>2.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>rPLL/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>8.000</td>
<td>125.000
<td>0.000</td>
<td>4.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>rPLL/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>12.000</td>
<td>83.333
<td>0.000</td>
<td>6.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>rPLL/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>25.000(MHz)</td>
<td>179.287(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>250.000(MHz)</td>
<td>431.841(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of rPLL/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rPLL/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rPLL/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.684</td>
<td>TMDS_shift_load_s0/Q</td>
<td>TMDS_shift_red_0_s0/D</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.000</td>
<td>2.286</td>
</tr>
<tr>
<td>2</td>
<td>1.840</td>
<td>TMDS_shift_load_s0/Q</td>
<td>TMDS_shift_blue_0_s0/D</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.000</td>
<td>2.130</td>
</tr>
<tr>
<td>3</td>
<td>1.918</td>
<td>TMDS_shift_load_s0/Q</td>
<td>TMDS_shift_green_0_s0/D</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.000</td>
<td>2.052</td>
</tr>
<tr>
<td>4</td>
<td>2.492</td>
<td>TMDS_mod10_0_s0/Q</td>
<td>TMDS_mod10_0_s0/RESET</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.000</td>
<td>1.478</td>
</tr>
<tr>
<td>5</td>
<td>2.492</td>
<td>TMDS_mod10_0_s0/Q</td>
<td>TMDS_mod10_1_s0/RESET</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.000</td>
<td>1.478</td>
</tr>
<tr>
<td>6</td>
<td>2.492</td>
<td>TMDS_mod10_0_s0/Q</td>
<td>TMDS_mod10_2_s0/RESET</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.000</td>
<td>1.478</td>
</tr>
<tr>
<td>7</td>
<td>2.492</td>
<td>TMDS_mod10_0_s0/Q</td>
<td>TMDS_mod10_3_s0/RESET</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.000</td>
<td>1.478</td>
</tr>
<tr>
<td>8</td>
<td>2.537</td>
<td>TMDS_shift_load_s0/Q</td>
<td>TMDS_shift_blue_7_s0/D</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.000</td>
<td>1.433</td>
</tr>
<tr>
<td>9</td>
<td>2.537</td>
<td>TMDS_shift_load_s0/Q</td>
<td>TMDS_shift_red_1_s0/D</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.000</td>
<td>1.433</td>
</tr>
<tr>
<td>10</td>
<td>2.537</td>
<td>TMDS_shift_load_s0/Q</td>
<td>TMDS_shift_red_3_s0/D</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.000</td>
<td>1.433</td>
</tr>
<tr>
<td>11</td>
<td>2.666</td>
<td>TMDS_mod10_0_s0/Q</td>
<td>TMDS_shift_load_s0/D</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.000</td>
<td>1.304</td>
</tr>
<tr>
<td>12</td>
<td>2.708</td>
<td>TMDS_shift_green_8_s0/Q</td>
<td>TMDS_shift_green_7_s0/D</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.000</td>
<td>1.262</td>
</tr>
<tr>
<td>13</td>
<td>2.708</td>
<td>TMDS_shift_load_s0/Q</td>
<td>TMDS_shift_red_5_s0/D</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.000</td>
<td>1.262</td>
</tr>
<tr>
<td>14</td>
<td>2.708</td>
<td>TMDS_shift_load_s0/Q</td>
<td>TMDS_shift_red_7_s0/D</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.000</td>
<td>1.262</td>
</tr>
<tr>
<td>15</td>
<td>2.714</td>
<td>TMDS_shift_blue_4_s0/Q</td>
<td>TMDS_shift_blue_3_s0/D</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.000</td>
<td>1.256</td>
</tr>
<tr>
<td>16</td>
<td>2.714</td>
<td>TMDS_shift_blue_5_s0/Q</td>
<td>TMDS_shift_blue_4_s0/D</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.000</td>
<td>1.256</td>
</tr>
<tr>
<td>17</td>
<td>2.732</td>
<td>TMDS_shift_blue_2_s0/Q</td>
<td>TMDS_shift_blue_1_s0/D</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.000</td>
<td>1.238</td>
</tr>
<tr>
<td>18</td>
<td>2.732</td>
<td>TMDS_shift_blue_6_s0/Q</td>
<td>TMDS_shift_blue_5_s0/D</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.000</td>
<td>1.238</td>
</tr>
<tr>
<td>19</td>
<td>2.766</td>
<td>TMDS_shift_load_s0/Q</td>
<td>TMDS_shift_blue_2_s0/D</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.000</td>
<td>1.204</td>
</tr>
<tr>
<td>20</td>
<td>2.766</td>
<td>TMDS_shift_load_s0/Q</td>
<td>TMDS_shift_blue_6_s0/D</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.000</td>
<td>1.204</td>
</tr>
<tr>
<td>21</td>
<td>2.807</td>
<td>TMDS_shift_green_4_s0/Q</td>
<td>TMDS_shift_green_3_s0/D</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.000</td>
<td>1.163</td>
</tr>
<tr>
<td>22</td>
<td>2.851</td>
<td>TMDS_shift_green_3_s0/Q</td>
<td>TMDS_shift_green_2_s0/D</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.000</td>
<td>1.119</td>
</tr>
<tr>
<td>23</td>
<td>2.851</td>
<td>TMDS_shift_green_5_s0/Q</td>
<td>TMDS_shift_green_4_s0/D</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.000</td>
<td>1.119</td>
</tr>
<tr>
<td>24</td>
<td>2.851</td>
<td>TMDS_shift_green_6_s0/Q</td>
<td>TMDS_shift_green_5_s0/D</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.000</td>
<td>1.119</td>
</tr>
<tr>
<td>25</td>
<td>2.857</td>
<td>TMDS_shift_green_2_s0/Q</td>
<td>TMDS_shift_green_1_s0/D</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.000</td>
<td>1.113</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.073</td>
<td>encode_B/TMDS_9_s0/Q</td>
<td>TMDS_shift_blue_9_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.360</td>
<td>0.478</td>
</tr>
<tr>
<td>2</td>
<td>0.076</td>
<td>encode_G/TMDS_9_s1/Q</td>
<td>TMDS_shift_green_9_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.360</td>
<td>0.481</td>
</tr>
<tr>
<td>3</td>
<td>0.077</td>
<td>encode_B/TMDS_7_s0/Q</td>
<td>TMDS_shift_blue_7_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.360</td>
<td>0.481</td>
</tr>
<tr>
<td>4</td>
<td>0.079</td>
<td>encode_R/TMDS_9_s1/Q</td>
<td>TMDS_shift_red_2_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.360</td>
<td>0.484</td>
</tr>
<tr>
<td>5</td>
<td>0.081</td>
<td>encode_B/TMDS_6_s0/Q</td>
<td>TMDS_shift_blue_6_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.360</td>
<td>0.486</td>
</tr>
<tr>
<td>6</td>
<td>0.082</td>
<td>encode_R/TMDS_9_s1/Q</td>
<td>TMDS_shift_red_9_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.360</td>
<td>0.487</td>
</tr>
<tr>
<td>7</td>
<td>0.091</td>
<td>encode_G/TMDS_7_s0/Q</td>
<td>TMDS_shift_green_7_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.360</td>
<td>0.496</td>
</tr>
<tr>
<td>8</td>
<td>0.126</td>
<td>encode_G/TMDS_8_s1/Q</td>
<td>TMDS_shift_green_8_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.360</td>
<td>0.531</td>
</tr>
<tr>
<td>9</td>
<td>0.131</td>
<td>encode_B/TMDS_6_s0/Q</td>
<td>TMDS_shift_blue_2_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.360</td>
<td>0.536</td>
</tr>
<tr>
<td>10</td>
<td>0.131</td>
<td>encode_B/TMDS_6_s0/Q</td>
<td>TMDS_shift_blue_4_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.360</td>
<td>0.536</td>
</tr>
<tr>
<td>11</td>
<td>0.143</td>
<td>encode_R/TMDS_7_s0/Q</td>
<td>TMDS_shift_red_1_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.360</td>
<td>0.547</td>
</tr>
<tr>
<td>12</td>
<td>0.143</td>
<td>encode_R/TMDS_7_s0/Q</td>
<td>TMDS_shift_red_3_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.360</td>
<td>0.547</td>
</tr>
<tr>
<td>13</td>
<td>0.143</td>
<td>encode_R/TMDS_7_s0/Q</td>
<td>TMDS_shift_red_5_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.360</td>
<td>0.547</td>
</tr>
<tr>
<td>14</td>
<td>0.143</td>
<td>encode_R/TMDS_7_s0/Q</td>
<td>TMDS_shift_red_7_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.360</td>
<td>0.547</td>
</tr>
<tr>
<td>15</td>
<td>0.166</td>
<td>encode_B/TMDS_8_s0/Q</td>
<td>TMDS_shift_blue_8_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.360</td>
<td>0.571</td>
</tr>
<tr>
<td>16</td>
<td>0.173</td>
<td>encode_G/TMDS_7_s0/Q</td>
<td>TMDS_shift_green_1_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.360</td>
<td>0.578</td>
</tr>
<tr>
<td>17</td>
<td>0.180</td>
<td>encode_G/TMDS_9_s1/Q</td>
<td>TMDS_shift_green_6_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.360</td>
<td>0.585</td>
</tr>
<tr>
<td>18</td>
<td>0.186</td>
<td>encode_G/TMDS_8_s1/Q</td>
<td>TMDS_shift_red_8_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.360</td>
<td>0.591</td>
</tr>
<tr>
<td>19</td>
<td>0.197</td>
<td>encode_G/TMDS_9_s1/Q</td>
<td>TMDS_shift_green_2_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.360</td>
<td>0.602</td>
</tr>
<tr>
<td>20</td>
<td>0.197</td>
<td>encode_G/TMDS_9_s1/Q</td>
<td>TMDS_shift_green_4_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.360</td>
<td>0.602</td>
</tr>
<tr>
<td>21</td>
<td>0.205</td>
<td>encode_G/TMDS_7_s0/Q</td>
<td>TMDS_shift_green_3_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.360</td>
<td>0.609</td>
</tr>
<tr>
<td>22</td>
<td>0.205</td>
<td>encode_G/TMDS_7_s0/Q</td>
<td>TMDS_shift_green_5_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.360</td>
<td>0.609</td>
</tr>
<tr>
<td>23</td>
<td>0.292</td>
<td>encode_R/TMDS_9_s1/Q</td>
<td>TMDS_shift_red_6_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.360</td>
<td>0.697</td>
</tr>
<tr>
<td>24</td>
<td>0.306</td>
<td>encode_B/TMDS_7_s0/Q</td>
<td>TMDS_shift_blue_1_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.360</td>
<td>0.711</td>
</tr>
<tr>
<td>25</td>
<td>0.306</td>
<td>encode_B/TMDS_7_s0/Q</td>
<td>TMDS_shift_blue_3_s0/D</td>
<td>clk:[R]</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.360</td>
<td>0.711</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.072</td>
<td>1.934</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>TMDS_shift_load_s0</td>
</tr>
<tr>
<td>2</td>
<td>1.072</td>
<td>1.934</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>TMDS_shift_blue_2_s0</td>
</tr>
<tr>
<td>3</td>
<td>1.072</td>
<td>1.934</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>TMDS_shift_blue_1_s0</td>
</tr>
<tr>
<td>4</td>
<td>1.072</td>
<td>1.934</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>TMDS_shift_blue_0_s0</td>
</tr>
<tr>
<td>5</td>
<td>1.072</td>
<td>1.934</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>TMDS_mod10_2_s0</td>
</tr>
<tr>
<td>6</td>
<td>1.072</td>
<td>1.934</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>TMDS_mod10_0_s0</td>
</tr>
<tr>
<td>7</td>
<td>1.072</td>
<td>1.934</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>TMDS_mod10_1_s0</td>
</tr>
<tr>
<td>8</td>
<td>1.072</td>
<td>1.934</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>TMDS_mod10_3_s0</td>
</tr>
<tr>
<td>9</td>
<td>1.072</td>
<td>1.934</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>TMDS_shift_red_9_s0</td>
</tr>
<tr>
<td>10</td>
<td>1.072</td>
<td>1.934</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>TMDS_shift_green_8_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>TMDS_shift_load_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_red_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C21[2][A]</td>
<td>TMDS_shift_load_s0/CLK</td>
</tr>
<tr>
<td>1.351</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R40C21[2][A]</td>
<td style=" font-weight:bold;">TMDS_shift_load_s0/Q</td>
</tr>
<tr>
<td>1.822</td>
<td>0.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C25[0][B]</td>
<td>n472_s0/I2</td>
</tr>
<tr>
<td>2.212</td>
<td>0.390</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C25[0][B]</td>
<td style=" background: #97FFFF;">n472_s0/F</td>
</tr>
<tr>
<td>3.437</td>
<td>1.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">TMDS_shift_red_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>TMDS_shift_red_0_s0/CLK</td>
</tr>
<tr>
<td>5.121</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>TMDS_shift_red_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 17.085%; route: 1.695, 74.165%; tC2Q: 0.200, 8.750%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.840</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.281</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>TMDS_shift_load_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_blue_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C21[2][A]</td>
<td>TMDS_shift_load_s0/CLK</td>
</tr>
<tr>
<td>1.351</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R40C21[2][A]</td>
<td style=" font-weight:bold;">TMDS_shift_load_s0/Q</td>
</tr>
<tr>
<td>1.812</td>
<td>0.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C25[3][A]</td>
<td>n492_s0/I2</td>
</tr>
<tr>
<td>2.291</td>
<td>0.478</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C25[3][A]</td>
<td style=" background: #97FFFF;">n492_s0/F</td>
</tr>
<tr>
<td>3.281</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">TMDS_shift_blue_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>TMDS_shift_blue_0_s0/CLK</td>
</tr>
<tr>
<td>5.121</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>TMDS_shift_blue_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.478, 22.460%; route: 1.452, 68.151%; tC2Q: 0.200, 9.389%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.918</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>TMDS_shift_load_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_green_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C21[2][A]</td>
<td>TMDS_shift_load_s0/CLK</td>
</tr>
<tr>
<td>1.351</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R40C21[2][A]</td>
<td style=" font-weight:bold;">TMDS_shift_load_s0/Q</td>
</tr>
<tr>
<td>1.822</td>
<td>0.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C25[1][B]</td>
<td>n482_s0/I2</td>
</tr>
<tr>
<td>2.212</td>
<td>0.390</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C25[1][B]</td>
<td style=" background: #97FFFF;">n482_s0/F</td>
</tr>
<tr>
<td>3.203</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">TMDS_shift_green_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>TMDS_shift_green_0_s0/CLK</td>
</tr>
<tr>
<td>5.121</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>TMDS_shift_green_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 19.030%; route: 1.462, 71.225%; tC2Q: 0.200, 9.746%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.492</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>TMDS_mod10_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_mod10_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C22[1][A]</td>
<td>TMDS_mod10_0_s0/CLK</td>
</tr>
<tr>
<td>1.351</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R40C22[1][A]</td>
<td style=" font-weight:bold;">TMDS_mod10_0_s0/Q</td>
</tr>
<tr>
<td>1.506</td>
<td>0.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C22[0][B]</td>
<td>n495_s0/I2</td>
</tr>
<tr>
<td>1.997</td>
<td>0.491</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R40C22[0][B]</td>
<td style=" background: #97FFFF;">n495_s0/F</td>
</tr>
<tr>
<td>2.629</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C22[1][A]</td>
<td style=" font-weight:bold;">TMDS_mod10_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C22[1][A]</td>
<td>TMDS_mod10_0_s0/CLK</td>
</tr>
<tr>
<td>5.121</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C22[1][A]</td>
<td>TMDS_mod10_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.491, 33.253%; route: 0.786, 53.212%; tC2Q: 0.200, 13.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.492</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>TMDS_mod10_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_mod10_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C22[1][A]</td>
<td>TMDS_mod10_0_s0/CLK</td>
</tr>
<tr>
<td>1.351</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R40C22[1][A]</td>
<td style=" font-weight:bold;">TMDS_mod10_0_s0/Q</td>
</tr>
<tr>
<td>1.506</td>
<td>0.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C22[0][B]</td>
<td>n495_s0/I2</td>
</tr>
<tr>
<td>1.997</td>
<td>0.491</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R40C22[0][B]</td>
<td style=" background: #97FFFF;">n495_s0/F</td>
</tr>
<tr>
<td>2.629</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C22[2][A]</td>
<td style=" font-weight:bold;">TMDS_mod10_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C22[2][A]</td>
<td>TMDS_mod10_1_s0/CLK</td>
</tr>
<tr>
<td>5.121</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C22[2][A]</td>
<td>TMDS_mod10_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.491, 33.253%; route: 0.786, 53.212%; tC2Q: 0.200, 13.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.492</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>TMDS_mod10_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_mod10_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C22[1][A]</td>
<td>TMDS_mod10_0_s0/CLK</td>
</tr>
<tr>
<td>1.351</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R40C22[1][A]</td>
<td style=" font-weight:bold;">TMDS_mod10_0_s0/Q</td>
</tr>
<tr>
<td>1.506</td>
<td>0.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C22[0][B]</td>
<td>n495_s0/I2</td>
</tr>
<tr>
<td>1.997</td>
<td>0.491</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R40C22[0][B]</td>
<td style=" background: #97FFFF;">n495_s0/F</td>
</tr>
<tr>
<td>2.629</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C22[0][A]</td>
<td style=" font-weight:bold;">TMDS_mod10_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C22[0][A]</td>
<td>TMDS_mod10_2_s0/CLK</td>
</tr>
<tr>
<td>5.121</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C22[0][A]</td>
<td>TMDS_mod10_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.491, 33.253%; route: 0.786, 53.212%; tC2Q: 0.200, 13.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.492</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>TMDS_mod10_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_mod10_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C22[1][A]</td>
<td>TMDS_mod10_0_s0/CLK</td>
</tr>
<tr>
<td>1.351</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R40C22[1][A]</td>
<td style=" font-weight:bold;">TMDS_mod10_0_s0/Q</td>
</tr>
<tr>
<td>1.506</td>
<td>0.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C22[0][B]</td>
<td>n495_s0/I2</td>
</tr>
<tr>
<td>1.997</td>
<td>0.491</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R40C22[0][B]</td>
<td style=" background: #97FFFF;">n495_s0/F</td>
</tr>
<tr>
<td>2.629</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C22[1][B]</td>
<td style=" font-weight:bold;">TMDS_mod10_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C22[1][B]</td>
<td>TMDS_mod10_3_s0/CLK</td>
</tr>
<tr>
<td>5.121</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C22[1][B]</td>
<td>TMDS_mod10_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.491, 33.253%; route: 0.786, 53.212%; tC2Q: 0.200, 13.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.584</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>TMDS_shift_load_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_blue_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C21[2][A]</td>
<td>TMDS_shift_load_s0/CLK</td>
</tr>
<tr>
<td>1.351</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R40C21[2][A]</td>
<td style=" font-weight:bold;">TMDS_shift_load_s0/Q</td>
</tr>
<tr>
<td>2.093</td>
<td>0.742</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[2][A]</td>
<td>n485_s0/I2</td>
</tr>
<tr>
<td>2.584</td>
<td>0.491</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C24[2][A]</td>
<td style=" background: #97FFFF;">n485_s0/F</td>
</tr>
<tr>
<td>2.584</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[2][A]</td>
<td style=" font-weight:bold;">TMDS_shift_blue_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[2][A]</td>
<td>TMDS_shift_blue_7_s0/CLK</td>
</tr>
<tr>
<td>5.121</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C24[2][A]</td>
<td>TMDS_shift_blue_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.491, 34.284%; route: 0.742, 51.762%; tC2Q: 0.200, 13.954%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.584</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>TMDS_shift_load_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_red_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C21[2][A]</td>
<td>TMDS_shift_load_s0/CLK</td>
</tr>
<tr>
<td>1.351</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R40C21[2][A]</td>
<td style=" font-weight:bold;">TMDS_shift_load_s0/Q</td>
</tr>
<tr>
<td>2.093</td>
<td>0.742</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[1][B]</td>
<td>n471_s0/I2</td>
</tr>
<tr>
<td>2.584</td>
<td>0.491</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C24[1][B]</td>
<td style=" background: #97FFFF;">n471_s0/F</td>
</tr>
<tr>
<td>2.584</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[1][B]</td>
<td style=" font-weight:bold;">TMDS_shift_red_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[1][B]</td>
<td>TMDS_shift_red_1_s0/CLK</td>
</tr>
<tr>
<td>5.121</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C24[1][B]</td>
<td>TMDS_shift_red_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.491, 34.284%; route: 0.742, 51.762%; tC2Q: 0.200, 13.954%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.584</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>TMDS_shift_load_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_red_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C21[2][A]</td>
<td>TMDS_shift_load_s0/CLK</td>
</tr>
<tr>
<td>1.351</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R40C21[2][A]</td>
<td style=" font-weight:bold;">TMDS_shift_load_s0/Q</td>
</tr>
<tr>
<td>2.093</td>
<td>0.742</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[1][A]</td>
<td>n469_s0/I2</td>
</tr>
<tr>
<td>2.584</td>
<td>0.491</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C24[1][A]</td>
<td style=" background: #97FFFF;">n469_s0/F</td>
</tr>
<tr>
<td>2.584</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[1][A]</td>
<td style=" font-weight:bold;">TMDS_shift_red_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[1][A]</td>
<td>TMDS_shift_red_3_s0/CLK</td>
</tr>
<tr>
<td>5.121</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C24[1][A]</td>
<td>TMDS_shift_red_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.491, 34.284%; route: 0.742, 51.762%; tC2Q: 0.200, 13.954%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.666</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.455</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>TMDS_mod10_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_load_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C22[1][A]</td>
<td>TMDS_mod10_0_s0/CLK</td>
</tr>
<tr>
<td>1.351</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R40C22[1][A]</td>
<td style=" font-weight:bold;">TMDS_mod10_0_s0/Q</td>
</tr>
<tr>
<td>1.506</td>
<td>0.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C22[0][B]</td>
<td>n495_s0/I2</td>
</tr>
<tr>
<td>1.985</td>
<td>0.478</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R40C22[0][B]</td>
<td style=" background: #97FFFF;">n495_s0/F</td>
</tr>
<tr>
<td>2.455</td>
<td>0.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C21[2][A]</td>
<td style=" font-weight:bold;">TMDS_shift_load_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C21[2][A]</td>
<td>TMDS_shift_load_s0/CLK</td>
</tr>
<tr>
<td>5.121</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C21[2][A]</td>
<td>TMDS_shift_load_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.478, 36.688%; route: 0.626, 47.976%; tC2Q: 0.200, 15.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>TMDS_shift_green_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_green_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C20[1][A]</td>
<td>TMDS_shift_green_8_s0/CLK</td>
</tr>
<tr>
<td>1.351</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C20[1][A]</td>
<td style=" font-weight:bold;">TMDS_shift_green_8_s0/Q</td>
</tr>
<tr>
<td>1.940</td>
<td>0.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C25[1][B]</td>
<td>n475_s0/I0</td>
</tr>
<tr>
<td>2.413</td>
<td>0.473</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C25[1][B]</td>
<td style=" background: #97FFFF;">n475_s0/F</td>
</tr>
<tr>
<td>2.413</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C25[1][B]</td>
<td style=" font-weight:bold;">TMDS_shift_green_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C25[1][B]</td>
<td>TMDS_shift_green_7_s0/CLK</td>
</tr>
<tr>
<td>5.121</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C25[1][B]</td>
<td>TMDS_shift_green_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.473, 37.501%; route: 0.589, 46.651%; tC2Q: 0.200, 15.848%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>TMDS_shift_load_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_red_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C21[2][A]</td>
<td>TMDS_shift_load_s0/CLK</td>
</tr>
<tr>
<td>1.351</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R40C21[2][A]</td>
<td style=" font-weight:bold;">TMDS_shift_load_s0/Q</td>
</tr>
<tr>
<td>2.093</td>
<td>0.742</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[0][B]</td>
<td>n467_s0/I2</td>
</tr>
<tr>
<td>2.413</td>
<td>0.320</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C24[0][B]</td>
<td style=" background: #97FFFF;">n467_s0/F</td>
</tr>
<tr>
<td>2.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[0][B]</td>
<td style=" font-weight:bold;">TMDS_shift_red_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[0][B]</td>
<td>TMDS_shift_red_5_s0/CLK</td>
</tr>
<tr>
<td>5.121</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C24[0][B]</td>
<td>TMDS_shift_red_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.320, 25.349%; route: 0.742, 58.800%; tC2Q: 0.200, 15.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>TMDS_shift_load_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_red_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C21[2][A]</td>
<td>TMDS_shift_load_s0/CLK</td>
</tr>
<tr>
<td>1.351</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R40C21[2][A]</td>
<td style=" font-weight:bold;">TMDS_shift_load_s0/Q</td>
</tr>
<tr>
<td>2.093</td>
<td>0.742</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[0][A]</td>
<td>n465_s0/I2</td>
</tr>
<tr>
<td>2.413</td>
<td>0.320</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C24[0][A]</td>
<td style=" background: #97FFFF;">n465_s0/F</td>
</tr>
<tr>
<td>2.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[0][A]</td>
<td style=" font-weight:bold;">TMDS_shift_red_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[0][A]</td>
<td>TMDS_shift_red_7_s0/CLK</td>
</tr>
<tr>
<td>5.121</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C24[0][A]</td>
<td>TMDS_shift_red_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.320, 25.349%; route: 0.742, 58.800%; tC2Q: 0.200, 15.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.407</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>TMDS_shift_blue_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_blue_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22[2][A]</td>
<td>TMDS_shift_blue_4_s0/CLK</td>
</tr>
<tr>
<td>1.351</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C22[2][A]</td>
<td style=" font-weight:bold;">TMDS_shift_blue_4_s0/Q</td>
</tr>
<tr>
<td>1.915</td>
<td>0.564</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C25[0][B]</td>
<td>n489_s0/I0</td>
</tr>
<tr>
<td>2.407</td>
<td>0.491</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C25[0][B]</td>
<td style=" background: #97FFFF;">n489_s0/F</td>
</tr>
<tr>
<td>2.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C25[0][B]</td>
<td style=" font-weight:bold;">TMDS_shift_blue_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C25[0][B]</td>
<td>TMDS_shift_blue_3_s0/CLK</td>
</tr>
<tr>
<td>5.121</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C25[0][B]</td>
<td>TMDS_shift_blue_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.491, 39.127%; route: 0.564, 44.947%; tC2Q: 0.200, 15.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.407</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>TMDS_shift_blue_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_blue_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C25[0][A]</td>
<td>TMDS_shift_blue_5_s0/CLK</td>
</tr>
<tr>
<td>1.351</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R41C25[0][A]</td>
<td style=" font-weight:bold;">TMDS_shift_blue_5_s0/Q</td>
</tr>
<tr>
<td>1.915</td>
<td>0.564</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C22[2][A]</td>
<td>n488_s0/I0</td>
</tr>
<tr>
<td>2.407</td>
<td>0.491</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C22[2][A]</td>
<td style=" background: #97FFFF;">n488_s0/F</td>
</tr>
<tr>
<td>2.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22[2][A]</td>
<td style=" font-weight:bold;">TMDS_shift_blue_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22[2][A]</td>
<td>TMDS_shift_blue_4_s0/CLK</td>
</tr>
<tr>
<td>5.121</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C22[2][A]</td>
<td>TMDS_shift_blue_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.491, 39.127%; route: 0.564, 44.947%; tC2Q: 0.200, 15.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.389</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>TMDS_shift_blue_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_blue_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22[2][B]</td>
<td>TMDS_shift_blue_2_s0/CLK</td>
</tr>
<tr>
<td>1.351</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C22[2][B]</td>
<td style=" font-weight:bold;">TMDS_shift_blue_2_s0/Q</td>
</tr>
<tr>
<td>1.915</td>
<td>0.564</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C25[1][A]</td>
<td>n491_s0/I0</td>
</tr>
<tr>
<td>2.389</td>
<td>0.473</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C25[1][A]</td>
<td style=" background: #97FFFF;">n491_s0/F</td>
</tr>
<tr>
<td>2.389</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C25[1][A]</td>
<td style=" font-weight:bold;">TMDS_shift_blue_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C25[1][A]</td>
<td>TMDS_shift_blue_1_s0/CLK</td>
</tr>
<tr>
<td>5.121</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C25[1][A]</td>
<td>TMDS_shift_blue_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.473, 38.237%; route: 0.564, 45.605%; tC2Q: 0.200, 16.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.389</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>TMDS_shift_blue_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_blue_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22[1][B]</td>
<td>TMDS_shift_blue_6_s0/CLK</td>
</tr>
<tr>
<td>1.351</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C22[1][B]</td>
<td style=" font-weight:bold;">TMDS_shift_blue_6_s0/Q</td>
</tr>
<tr>
<td>1.915</td>
<td>0.564</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C25[0][A]</td>
<td>n487_s0/I0</td>
</tr>
<tr>
<td>2.389</td>
<td>0.473</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C25[0][A]</td>
<td style=" background: #97FFFF;">n487_s0/F</td>
</tr>
<tr>
<td>2.389</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C25[0][A]</td>
<td style=" font-weight:bold;">TMDS_shift_blue_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C25[0][A]</td>
<td>TMDS_shift_blue_5_s0/CLK</td>
</tr>
<tr>
<td>5.121</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C25[0][A]</td>
<td>TMDS_shift_blue_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.473, 38.237%; route: 0.564, 45.605%; tC2Q: 0.200, 16.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.766</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.355</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>TMDS_shift_load_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_blue_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C21[2][A]</td>
<td>TMDS_shift_load_s0/CLK</td>
</tr>
<tr>
<td>1.351</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R40C21[2][A]</td>
<td style=" font-weight:bold;">TMDS_shift_load_s0/Q</td>
</tr>
<tr>
<td>1.863</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C22[2][B]</td>
<td>n490_s0/I2</td>
</tr>
<tr>
<td>2.355</td>
<td>0.491</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C22[2][B]</td>
<td style=" background: #97FFFF;">n490_s0/F</td>
</tr>
<tr>
<td>2.355</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22[2][B]</td>
<td style=" font-weight:bold;">TMDS_shift_blue_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22[2][B]</td>
<td>TMDS_shift_blue_2_s0/CLK</td>
</tr>
<tr>
<td>5.121</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C22[2][B]</td>
<td>TMDS_shift_blue_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.491, 40.822%; route: 0.512, 42.563%; tC2Q: 0.200, 16.615%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.766</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.355</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>TMDS_shift_load_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_blue_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C21[2][A]</td>
<td>TMDS_shift_load_s0/CLK</td>
</tr>
<tr>
<td>1.351</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R40C21[2][A]</td>
<td style=" font-weight:bold;">TMDS_shift_load_s0/Q</td>
</tr>
<tr>
<td>1.863</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C22[1][B]</td>
<td>n486_s0/I2</td>
</tr>
<tr>
<td>2.355</td>
<td>0.491</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C22[1][B]</td>
<td style=" background: #97FFFF;">n486_s0/F</td>
</tr>
<tr>
<td>2.355</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22[1][B]</td>
<td style=" font-weight:bold;">TMDS_shift_blue_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22[1][B]</td>
<td>TMDS_shift_blue_6_s0/CLK</td>
</tr>
<tr>
<td>5.121</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C22[1][B]</td>
<td>TMDS_shift_blue_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.491, 40.822%; route: 0.512, 42.563%; tC2Q: 0.200, 16.615%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.807</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>TMDS_shift_green_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_green_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[1][A]</td>
<td>TMDS_shift_green_4_s0/CLK</td>
</tr>
<tr>
<td>1.351</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C21[1][A]</td>
<td style=" font-weight:bold;">TMDS_shift_green_4_s0/Q</td>
</tr>
<tr>
<td>1.915</td>
<td>0.564</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C25[2][B]</td>
<td>n479_s0/I0</td>
</tr>
<tr>
<td>2.314</td>
<td>0.398</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C25[2][B]</td>
<td style=" background: #97FFFF;">n479_s0/F</td>
</tr>
<tr>
<td>2.314</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C25[2][B]</td>
<td style=" font-weight:bold;">TMDS_shift_green_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C25[2][B]</td>
<td>TMDS_shift_green_3_s0/CLK</td>
</tr>
<tr>
<td>5.121</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C25[2][B]</td>
<td>TMDS_shift_green_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.398, 34.253%; route: 0.564, 48.546%; tC2Q: 0.200, 17.201%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>TMDS_shift_green_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_green_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C25[2][B]</td>
<td>TMDS_shift_green_3_s0/CLK</td>
</tr>
<tr>
<td>1.351</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R41C25[2][B]</td>
<td style=" font-weight:bold;">TMDS_shift_green_3_s0/Q</td>
</tr>
<tr>
<td>1.797</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C21[1][B]</td>
<td>n480_s0/I0</td>
</tr>
<tr>
<td>2.270</td>
<td>0.473</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C21[1][B]</td>
<td style=" background: #97FFFF;">n480_s0/F</td>
</tr>
<tr>
<td>2.270</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[1][B]</td>
<td style=" font-weight:bold;">TMDS_shift_green_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[1][B]</td>
<td>TMDS_shift_green_2_s0/CLK</td>
</tr>
<tr>
<td>5.121</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C21[1][B]</td>
<td>TMDS_shift_green_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.473, 42.299%; route: 0.446, 39.826%; tC2Q: 0.200, 17.875%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>TMDS_shift_green_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_green_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C25[2][A]</td>
<td>TMDS_shift_green_5_s0/CLK</td>
</tr>
<tr>
<td>1.351</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R41C25[2][A]</td>
<td style=" font-weight:bold;">TMDS_shift_green_5_s0/Q</td>
</tr>
<tr>
<td>1.797</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C21[1][A]</td>
<td>n478_s0/I0</td>
</tr>
<tr>
<td>2.270</td>
<td>0.473</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C21[1][A]</td>
<td style=" background: #97FFFF;">n478_s0/F</td>
</tr>
<tr>
<td>2.270</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[1][A]</td>
<td style=" font-weight:bold;">TMDS_shift_green_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[1][A]</td>
<td>TMDS_shift_green_4_s0/CLK</td>
</tr>
<tr>
<td>5.121</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C21[1][A]</td>
<td>TMDS_shift_green_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.473, 42.299%; route: 0.446, 39.826%; tC2Q: 0.200, 17.875%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>TMDS_shift_green_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_green_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][B]</td>
<td>TMDS_shift_green_6_s0/CLK</td>
</tr>
<tr>
<td>1.351</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C21[0][B]</td>
<td style=" font-weight:bold;">TMDS_shift_green_6_s0/Q</td>
</tr>
<tr>
<td>1.797</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C25[2][A]</td>
<td>n477_s0/I0</td>
</tr>
<tr>
<td>2.270</td>
<td>0.473</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C25[2][A]</td>
<td style=" background: #97FFFF;">n477_s0/F</td>
</tr>
<tr>
<td>2.270</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C25[2][A]</td>
<td style=" font-weight:bold;">TMDS_shift_green_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C25[2][A]</td>
<td>TMDS_shift_green_5_s0/CLK</td>
</tr>
<tr>
<td>5.121</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C25[2][A]</td>
<td>TMDS_shift_green_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.473, 42.299%; route: 0.446, 39.826%; tC2Q: 0.200, 17.875%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.857</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.264</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>TMDS_shift_green_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_green_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[1][B]</td>
<td>TMDS_shift_green_2_s0/CLK</td>
</tr>
<tr>
<td>1.351</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C21[1][B]</td>
<td style=" font-weight:bold;">TMDS_shift_green_2_s0/Q</td>
</tr>
<tr>
<td>1.772</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C25[0][A]</td>
<td>n481_s0/I0</td>
</tr>
<tr>
<td>2.264</td>
<td>0.491</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C25[0][A]</td>
<td style=" background: #97FFFF;">n481_s0/F</td>
</tr>
<tr>
<td>2.264</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[0][A]</td>
<td style=" font-weight:bold;">TMDS_shift_green_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.151</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[0][A]</td>
<td>TMDS_shift_green_1_s0/CLK</td>
</tr>
<tr>
<td>5.121</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C25[0][A]</td>
<td>TMDS_shift_green_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.491, 44.161%; route: 0.421, 37.865%; tC2Q: 0.200, 17.974%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_B/TMDS_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_blue_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C21[1][A]</td>
<td>encode_B/TMDS_9_s0/CLK</td>
</tr>
<tr>
<td>0.913</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R41C21[1][A]</td>
<td style=" font-weight:bold;">encode_B/TMDS_9_s0/Q</td>
</tr>
<tr>
<td>1.218</td>
<td>0.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C21[0][A]</td>
<td style=" font-weight:bold;">TMDS_shift_blue_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C21[0][A]</td>
<td>TMDS_shift_blue_9_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_blue_9_s0</td>
</tr>
<tr>
<td>1.145</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C21[0][A]</td>
<td>TMDS_shift_blue_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 63.777%; tC2Q: 0.173, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_G/TMDS_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_green_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[2][A]</td>
<td>encode_G/TMDS_9_s1/CLK</td>
</tr>
<tr>
<td>0.913</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R42C21[2][A]</td>
<td style=" font-weight:bold;">encode_G/TMDS_9_s1/Q</td>
</tr>
<tr>
<td>1.221</td>
<td>0.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C20[0][A]</td>
<td style=" font-weight:bold;">TMDS_shift_green_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C20[0][A]</td>
<td>TMDS_shift_green_9_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_green_9_s0</td>
</tr>
<tr>
<td>1.145</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C20[0][A]</td>
<td>TMDS_shift_green_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.308, 63.990%; tC2Q: 0.173, 36.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.077</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_B/TMDS_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_blue_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22[0][A]</td>
<td>encode_B/TMDS_7_s0/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R42C22[0][A]</td>
<td style=" font-weight:bold;">encode_B/TMDS_7_s0/Q</td>
</tr>
<tr>
<td>1.021</td>
<td>0.107</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[2][A]</td>
<td>n485_s0/I1</td>
</tr>
<tr>
<td>1.221</td>
<td>0.200</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C24[2][A]</td>
<td style=" background: #97FFFF;">n485_s0/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[2][A]</td>
<td style=" font-weight:bold;">TMDS_shift_blue_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[2][A]</td>
<td>TMDS_shift_blue_7_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_blue_7_s0</td>
</tr>
<tr>
<td>1.145</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C24[2][A]</td>
<td>TMDS_shift_blue_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.200, 41.544%; route: 0.107, 22.284%; tC2Q: 0.174, 36.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_R/TMDS_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_red_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[1][A]</td>
<td>encode_R/TMDS_9_s1/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R42C25[1][A]</td>
<td style=" font-weight:bold;">encode_R/TMDS_9_s1/Q</td>
</tr>
<tr>
<td>1.024</td>
<td>0.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C23[1][A]</td>
<td>n470_s0/I1</td>
</tr>
<tr>
<td>1.224</td>
<td>0.200</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C23[1][A]</td>
<td style=" background: #97FFFF;">n470_s0/F</td>
</tr>
<tr>
<td>1.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C23[1][A]</td>
<td style=" font-weight:bold;">TMDS_shift_red_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C23[1][A]</td>
<td>TMDS_shift_red_2_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_red_2_s0</td>
</tr>
<tr>
<td>1.145</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C23[1][A]</td>
<td>TMDS_shift_red_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.200, 41.322%; route: 0.110, 22.699%; tC2Q: 0.174, 35.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.225</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_B/TMDS_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_blue_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22[0][B]</td>
<td>encode_B/TMDS_6_s0/CLK</td>
</tr>
<tr>
<td>0.913</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R42C22[0][B]</td>
<td style=" font-weight:bold;">encode_B/TMDS_6_s0/Q</td>
</tr>
<tr>
<td>1.025</td>
<td>0.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C22[1][B]</td>
<td>n486_s0/I1</td>
</tr>
<tr>
<td>1.225</td>
<td>0.200</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C22[1][B]</td>
<td style=" background: #97FFFF;">n486_s0/F</td>
</tr>
<tr>
<td>1.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C22[1][B]</td>
<td style=" font-weight:bold;">TMDS_shift_blue_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22[1][B]</td>
<td>TMDS_shift_blue_6_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_blue_6_s0</td>
</tr>
<tr>
<td>1.145</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C22[1][B]</td>
<td>TMDS_shift_blue_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.200, 41.181%; route: 0.112, 23.141%; tC2Q: 0.173, 35.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_R/TMDS_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_red_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[1][A]</td>
<td>encode_R/TMDS_9_s1/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R42C25[1][A]</td>
<td style=" font-weight:bold;">encode_R/TMDS_9_s1/Q</td>
</tr>
<tr>
<td>1.226</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C23[0][A]</td>
<td style=" font-weight:bold;">TMDS_shift_red_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C23[0][A]</td>
<td>TMDS_shift_red_9_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_red_9_s0</td>
</tr>
<tr>
<td>1.145</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C23[0][A]</td>
<td>TMDS_shift_red_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.312, 64.213%; tC2Q: 0.174, 35.787%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_G/TMDS_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_green_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[2][B]</td>
<td>encode_G/TMDS_7_s0/CLK</td>
</tr>
<tr>
<td>0.913</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R42C25[2][B]</td>
<td style=" font-weight:bold;">encode_G/TMDS_7_s0/Q</td>
</tr>
<tr>
<td>1.035</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C25[1][B]</td>
<td>n475_s0/I1</td>
</tr>
<tr>
<td>1.235</td>
<td>0.200</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C25[1][B]</td>
<td style=" background: #97FFFF;">n475_s0/F</td>
</tr>
<tr>
<td>1.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C25[1][B]</td>
<td style=" font-weight:bold;">TMDS_shift_green_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C25[1][B]</td>
<td>TMDS_shift_green_7_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_green_7_s0</td>
</tr>
<tr>
<td>1.145</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C25[1][B]</td>
<td>TMDS_shift_green_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.200, 40.346%; route: 0.122, 24.700%; tC2Q: 0.173, 34.955%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.126</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.271</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_G/TMDS_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_green_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[2][B]</td>
<td>encode_G/TMDS_8_s1/CLK</td>
</tr>
<tr>
<td>0.913</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R42C21[2][B]</td>
<td style=" font-weight:bold;">encode_G/TMDS_8_s1/Q</td>
</tr>
<tr>
<td>1.021</td>
<td>0.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C20[1][A]</td>
<td>n474_s0/I1</td>
</tr>
<tr>
<td>1.271</td>
<td>0.250</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C20[1][A]</td>
<td style=" background: #97FFFF;">n474_s0/F</td>
</tr>
<tr>
<td>1.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C20[1][A]</td>
<td style=" font-weight:bold;">TMDS_shift_green_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C20[1][A]</td>
<td>TMDS_shift_green_8_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_green_8_s0</td>
</tr>
<tr>
<td>1.145</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C20[1][A]</td>
<td>TMDS_shift_green_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.250, 47.065%; route: 0.108, 20.315%; tC2Q: 0.173, 32.621%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.131</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_B/TMDS_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_blue_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22[0][B]</td>
<td>encode_B/TMDS_6_s0/CLK</td>
</tr>
<tr>
<td>0.913</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R42C22[0][B]</td>
<td style=" font-weight:bold;">encode_B/TMDS_6_s0/Q</td>
</tr>
<tr>
<td>1.025</td>
<td>0.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C22[2][B]</td>
<td>n490_s0/I1</td>
</tr>
<tr>
<td>1.275</td>
<td>0.250</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C22[2][B]</td>
<td style=" background: #97FFFF;">n490_s0/F</td>
</tr>
<tr>
<td>1.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C22[2][B]</td>
<td style=" font-weight:bold;">TMDS_shift_blue_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22[2][B]</td>
<td>TMDS_shift_blue_2_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_blue_2_s0</td>
</tr>
<tr>
<td>1.145</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C22[2][B]</td>
<td>TMDS_shift_blue_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.250, 46.671%; route: 0.112, 20.981%; tC2Q: 0.173, 32.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.131</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_B/TMDS_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_blue_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22[0][B]</td>
<td>encode_B/TMDS_6_s0/CLK</td>
</tr>
<tr>
<td>0.913</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R42C22[0][B]</td>
<td style=" font-weight:bold;">encode_B/TMDS_6_s0/Q</td>
</tr>
<tr>
<td>1.025</td>
<td>0.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C22[2][A]</td>
<td>n488_s0/I1</td>
</tr>
<tr>
<td>1.275</td>
<td>0.250</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C22[2][A]</td>
<td style=" background: #97FFFF;">n488_s0/F</td>
</tr>
<tr>
<td>1.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C22[2][A]</td>
<td style=" font-weight:bold;">TMDS_shift_blue_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22[2][A]</td>
<td>TMDS_shift_blue_4_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_blue_4_s0</td>
</tr>
<tr>
<td>1.145</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C22[2][A]</td>
<td>TMDS_shift_blue_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.250, 46.671%; route: 0.112, 20.981%; tC2Q: 0.173, 32.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_R/TMDS_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_red_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[2][A]</td>
<td>encode_R/TMDS_7_s0/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R42C25[2][A]</td>
<td style=" font-weight:bold;">encode_R/TMDS_7_s0/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[1][B]</td>
<td>n471_s0/I1</td>
</tr>
<tr>
<td>1.287</td>
<td>0.250</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C24[1][B]</td>
<td style=" background: #97FFFF;">n471_s0/F</td>
</tr>
<tr>
<td>1.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[1][B]</td>
<td style=" font-weight:bold;">TMDS_shift_red_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[1][B]</td>
<td>TMDS_shift_red_1_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_red_1_s0</td>
</tr>
<tr>
<td>1.145</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C24[1][B]</td>
<td>TMDS_shift_red_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.250, 45.665%; route: 0.123, 22.526%; tC2Q: 0.174, 31.808%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_R/TMDS_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_red_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[2][A]</td>
<td>encode_R/TMDS_7_s0/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R42C25[2][A]</td>
<td style=" font-weight:bold;">encode_R/TMDS_7_s0/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[1][A]</td>
<td>n469_s0/I1</td>
</tr>
<tr>
<td>1.287</td>
<td>0.250</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C24[1][A]</td>
<td style=" background: #97FFFF;">n469_s0/F</td>
</tr>
<tr>
<td>1.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[1][A]</td>
<td style=" font-weight:bold;">TMDS_shift_red_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[1][A]</td>
<td>TMDS_shift_red_3_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_red_3_s0</td>
</tr>
<tr>
<td>1.145</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C24[1][A]</td>
<td>TMDS_shift_red_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.250, 45.665%; route: 0.123, 22.526%; tC2Q: 0.174, 31.808%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_R/TMDS_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_red_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[2][A]</td>
<td>encode_R/TMDS_7_s0/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R42C25[2][A]</td>
<td style=" font-weight:bold;">encode_R/TMDS_7_s0/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[0][B]</td>
<td>n467_s0/I1</td>
</tr>
<tr>
<td>1.287</td>
<td>0.250</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C24[0][B]</td>
<td style=" background: #97FFFF;">n467_s0/F</td>
</tr>
<tr>
<td>1.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[0][B]</td>
<td style=" font-weight:bold;">TMDS_shift_red_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[0][B]</td>
<td>TMDS_shift_red_5_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_red_5_s0</td>
</tr>
<tr>
<td>1.145</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C24[0][B]</td>
<td>TMDS_shift_red_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.250, 45.665%; route: 0.123, 22.526%; tC2Q: 0.174, 31.808%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_R/TMDS_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_red_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[2][A]</td>
<td>encode_R/TMDS_7_s0/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R42C25[2][A]</td>
<td style=" font-weight:bold;">encode_R/TMDS_7_s0/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[0][A]</td>
<td>n465_s0/I1</td>
</tr>
<tr>
<td>1.287</td>
<td>0.250</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C24[0][A]</td>
<td style=" background: #97FFFF;">n465_s0/F</td>
</tr>
<tr>
<td>1.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[0][A]</td>
<td style=" font-weight:bold;">TMDS_shift_red_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[0][A]</td>
<td>TMDS_shift_red_7_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_red_7_s0</td>
</tr>
<tr>
<td>1.145</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C24[0][A]</td>
<td>TMDS_shift_red_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.250, 45.665%; route: 0.123, 22.526%; tC2Q: 0.174, 31.808%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.166</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_B/TMDS_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_blue_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C20[1][B]</td>
<td>encode_B/TMDS_8_s0/CLK</td>
</tr>
<tr>
<td>0.913</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R41C20[1][B]</td>
<td style=" font-weight:bold;">encode_B/TMDS_8_s0/Q</td>
</tr>
<tr>
<td>1.014</td>
<td>0.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C20[0][B]</td>
<td>n484_s0/I1</td>
</tr>
<tr>
<td>1.310</td>
<td>0.297</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C20[0][B]</td>
<td style=" background: #97FFFF;">n484_s0/F</td>
</tr>
<tr>
<td>1.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C20[0][B]</td>
<td style=" font-weight:bold;">TMDS_shift_blue_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C20[0][B]</td>
<td>TMDS_shift_blue_8_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_blue_8_s0</td>
</tr>
<tr>
<td>1.145</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C20[0][B]</td>
<td>TMDS_shift_blue_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.297, 51.966%; route: 0.101, 17.671%; tC2Q: 0.173, 30.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.173</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.317</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_G/TMDS_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_green_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[2][B]</td>
<td>encode_G/TMDS_7_s0/CLK</td>
</tr>
<tr>
<td>0.913</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R42C25[2][B]</td>
<td style=" font-weight:bold;">encode_G/TMDS_7_s0/Q</td>
</tr>
<tr>
<td>1.021</td>
<td>0.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C25[0][A]</td>
<td>n481_s0/I1</td>
</tr>
<tr>
<td>1.317</td>
<td>0.297</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C25[0][A]</td>
<td style=" background: #97FFFF;">n481_s0/F</td>
</tr>
<tr>
<td>1.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C25[0][A]</td>
<td style=" font-weight:bold;">TMDS_shift_green_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[0][A]</td>
<td>TMDS_shift_green_1_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_green_1_s0</td>
</tr>
<tr>
<td>1.145</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C25[0][A]</td>
<td>TMDS_shift_green_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.297, 51.330%; route: 0.108, 18.678%; tC2Q: 0.173, 29.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.180</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_G/TMDS_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_green_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[2][A]</td>
<td>encode_G/TMDS_9_s1/CLK</td>
</tr>
<tr>
<td>0.913</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R42C21[2][A]</td>
<td style=" font-weight:bold;">encode_G/TMDS_9_s1/Q</td>
</tr>
<tr>
<td>1.028</td>
<td>0.115</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C21[0][B]</td>
<td>n476_s0/I1</td>
</tr>
<tr>
<td>1.325</td>
<td>0.297</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C21[0][B]</td>
<td style=" background: #97FFFF;">n476_s0/F</td>
</tr>
<tr>
<td>1.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C21[0][B]</td>
<td style=" font-weight:bold;">TMDS_shift_green_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][B]</td>
<td>TMDS_shift_green_6_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_green_6_s0</td>
</tr>
<tr>
<td>1.145</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C21[0][B]</td>
<td>TMDS_shift_green_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.297, 50.689%; route: 0.115, 19.693%; tC2Q: 0.173, 29.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_G/TMDS_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_red_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[2][B]</td>
<td>encode_G/TMDS_8_s1/CLK</td>
</tr>
<tr>
<td>0.913</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R42C21[2][B]</td>
<td style=" font-weight:bold;">encode_G/TMDS_8_s1/Q</td>
</tr>
<tr>
<td>1.017</td>
<td>0.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>n464_s0/I0</td>
</tr>
<tr>
<td>1.330</td>
<td>0.314</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td style=" background: #97FFFF;">n464_s0/F</td>
</tr>
<tr>
<td>1.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">TMDS_shift_red_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>TMDS_shift_red_8_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_red_8_s0</td>
</tr>
<tr>
<td>1.145</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>TMDS_shift_red_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.314, 53.119%; route: 0.104, 17.549%; tC2Q: 0.173, 29.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_G/TMDS_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_green_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[2][A]</td>
<td>encode_G/TMDS_9_s1/CLK</td>
</tr>
<tr>
<td>0.913</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R42C21[2][A]</td>
<td style=" font-weight:bold;">encode_G/TMDS_9_s1/Q</td>
</tr>
<tr>
<td>1.028</td>
<td>0.115</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C21[1][B]</td>
<td>n480_s0/I1</td>
</tr>
<tr>
<td>1.342</td>
<td>0.314</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C21[1][B]</td>
<td style=" background: #97FFFF;">n480_s0/F</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C21[1][B]</td>
<td style=" font-weight:bold;">TMDS_shift_green_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[1][B]</td>
<td>TMDS_shift_green_2_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_green_2_s0</td>
</tr>
<tr>
<td>1.145</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C21[1][B]</td>
<td>TMDS_shift_green_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.314, 52.101%; route: 0.115, 19.129%; tC2Q: 0.173, 28.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_G/TMDS_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_green_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[2][A]</td>
<td>encode_G/TMDS_9_s1/CLK</td>
</tr>
<tr>
<td>0.913</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R42C21[2][A]</td>
<td style=" font-weight:bold;">encode_G/TMDS_9_s1/Q</td>
</tr>
<tr>
<td>1.028</td>
<td>0.115</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C21[1][A]</td>
<td>n478_s0/I1</td>
</tr>
<tr>
<td>1.342</td>
<td>0.314</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C21[1][A]</td>
<td style=" background: #97FFFF;">n478_s0/F</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C21[1][A]</td>
<td style=" font-weight:bold;">TMDS_shift_green_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[1][A]</td>
<td>TMDS_shift_green_4_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_green_4_s0</td>
</tr>
<tr>
<td>1.145</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C21[1][A]</td>
<td>TMDS_shift_green_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.314, 52.101%; route: 0.115, 19.129%; tC2Q: 0.173, 28.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_G/TMDS_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_green_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[2][B]</td>
<td>encode_G/TMDS_7_s0/CLK</td>
</tr>
<tr>
<td>0.913</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R42C25[2][B]</td>
<td style=" font-weight:bold;">encode_G/TMDS_7_s0/Q</td>
</tr>
<tr>
<td>1.035</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C25[2][B]</td>
<td>n479_s0/I1</td>
</tr>
<tr>
<td>1.349</td>
<td>0.314</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C25[2][B]</td>
<td style=" background: #97FFFF;">n479_s0/F</td>
</tr>
<tr>
<td>1.349</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C25[2][B]</td>
<td style=" font-weight:bold;">TMDS_shift_green_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C25[2][B]</td>
<td>TMDS_shift_green_3_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_green_3_s0</td>
</tr>
<tr>
<td>1.145</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C25[2][B]</td>
<td>TMDS_shift_green_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.314, 51.483%; route: 0.122, 20.088%; tC2Q: 0.173, 28.429%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_G/TMDS_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_green_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[2][B]</td>
<td>encode_G/TMDS_7_s0/CLK</td>
</tr>
<tr>
<td>0.913</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R42C25[2][B]</td>
<td style=" font-weight:bold;">encode_G/TMDS_7_s0/Q</td>
</tr>
<tr>
<td>1.035</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C25[2][A]</td>
<td>n477_s0/I1</td>
</tr>
<tr>
<td>1.349</td>
<td>0.314</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C25[2][A]</td>
<td style=" background: #97FFFF;">n477_s0/F</td>
</tr>
<tr>
<td>1.349</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C25[2][A]</td>
<td style=" font-weight:bold;">TMDS_shift_green_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C25[2][A]</td>
<td>TMDS_shift_green_5_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_green_5_s0</td>
</tr>
<tr>
<td>1.145</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C25[2][A]</td>
<td>TMDS_shift_green_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.314, 51.483%; route: 0.122, 20.088%; tC2Q: 0.173, 28.429%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_R/TMDS_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_red_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[1][A]</td>
<td>encode_R/TMDS_9_s1/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R42C25[1][A]</td>
<td style=" font-weight:bold;">encode_R/TMDS_9_s1/Q</td>
</tr>
<tr>
<td>1.140</td>
<td>0.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C23[2][A]</td>
<td>n466_s0/I1</td>
</tr>
<tr>
<td>1.437</td>
<td>0.297</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C23[2][A]</td>
<td style=" background: #97FFFF;">n466_s0/F</td>
</tr>
<tr>
<td>1.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[2][A]</td>
<td style=" font-weight:bold;">TMDS_shift_red_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C23[2][A]</td>
<td>TMDS_shift_red_6_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_red_6_s0</td>
</tr>
<tr>
<td>1.145</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C23[2][A]</td>
<td>TMDS_shift_red_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.297, 42.533%; route: 0.227, 32.491%; tC2Q: 0.174, 24.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_B/TMDS_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_blue_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22[0][A]</td>
<td>encode_B/TMDS_7_s0/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R42C22[0][A]</td>
<td style=" font-weight:bold;">encode_B/TMDS_7_s0/Q</td>
</tr>
<tr>
<td>1.251</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C25[1][A]</td>
<td>n491_s0/I1</td>
</tr>
<tr>
<td>1.451</td>
<td>0.200</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C25[1][A]</td>
<td style=" background: #97FFFF;">n491_s0/F</td>
</tr>
<tr>
<td>1.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C25[1][A]</td>
<td style=" font-weight:bold;">TMDS_shift_blue_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C25[1][A]</td>
<td>TMDS_shift_blue_1_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_blue_1_s0</td>
</tr>
<tr>
<td>1.145</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C25[1][A]</td>
<td>TMDS_shift_blue_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.200, 28.129%; route: 0.337, 47.380%; tC2Q: 0.174, 24.491%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_B/TMDS_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TMDS_shift_blue_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22[0][A]</td>
<td>encode_B/TMDS_7_s0/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R42C22[0][A]</td>
<td style=" font-weight:bold;">encode_B/TMDS_7_s0/Q</td>
</tr>
<tr>
<td>1.251</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C25[0][B]</td>
<td>n489_s0/I1</td>
</tr>
<tr>
<td>1.451</td>
<td>0.200</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C25[0][B]</td>
<td style=" background: #97FFFF;">n489_s0/F</td>
</tr>
<tr>
<td>1.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C25[0][B]</td>
<td style=" font-weight:bold;">TMDS_shift_blue_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C25[0][B]</td>
<td>TMDS_shift_blue_3_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TMDS_shift_blue_3_s0</td>
</tr>
<tr>
<td>1.145</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C25[0][B]</td>
<td>TMDS_shift_blue_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.200, 28.129%; route: 0.337, 47.380%; tC2Q: 0.174, 24.491%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.159, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.072</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.934</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TMDS_shift_load_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.941</td>
<td>0.941</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.167</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>TMDS_shift_load_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>TMDS_shift_load_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.072</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.934</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TMDS_shift_blue_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.941</td>
<td>0.941</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.167</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>TMDS_shift_blue_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>TMDS_shift_blue_2_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.072</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.934</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TMDS_shift_blue_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.941</td>
<td>0.941</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.167</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>TMDS_shift_blue_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>TMDS_shift_blue_1_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.072</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.934</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TMDS_shift_blue_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.941</td>
<td>0.941</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.167</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>TMDS_shift_blue_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>TMDS_shift_blue_0_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.072</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.934</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TMDS_mod10_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.941</td>
<td>0.941</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.167</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>TMDS_mod10_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>TMDS_mod10_2_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.072</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.934</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TMDS_mod10_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.941</td>
<td>0.941</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.167</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>TMDS_mod10_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>TMDS_mod10_0_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.072</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.934</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TMDS_mod10_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.941</td>
<td>0.941</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.167</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>TMDS_mod10_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>TMDS_mod10_1_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.072</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.934</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TMDS_mod10_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.941</td>
<td>0.941</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.167</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>TMDS_mod10_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>TMDS_mod10_3_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.072</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.934</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TMDS_shift_red_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.941</td>
<td>0.941</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.167</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>TMDS_shift_red_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>TMDS_shift_red_9_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.072</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.934</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TMDS_shift_green_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.941</td>
<td>0.941</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.167</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>TMDS_shift_green_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.941</td>
<td>0.941</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.100</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>TMDS_shift_green_8_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>69</td>
<td>clk_d</td>
<td>2.342</td>
<td>0.368</td>
</tr>
<tr>
<td>35</td>
<td>PLL_CLKFX</td>
<td>1.684</td>
<td>0.225</td>
</tr>
<tr>
<td>30</td>
<td>TMDS_shift_load</td>
<td>1.684</td>
<td>0.742</td>
</tr>
<tr>
<td>21</td>
<td>n27_7</td>
<td>36.710</td>
<td>1.130</td>
</tr>
<tr>
<td>20</td>
<td>frame</td>
<td>38.455</td>
<td>1.029</td>
</tr>
<tr>
<td>20</td>
<td>DrawArea</td>
<td>38.671</td>
<td>0.607</td>
</tr>
<tr>
<td>16</td>
<td>qy[0]</td>
<td>35.074</td>
<td>1.253</td>
</tr>
<tr>
<td>15</td>
<td>qx[0]</td>
<td>34.521</td>
<td>1.236</td>
</tr>
<tr>
<td>12</td>
<td>qx[1]</td>
<td>34.506</td>
<td>0.838</td>
</tr>
<tr>
<td>12</td>
<td>qx[3]</td>
<td>35.660</td>
<td>0.828</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R41C23</td>
<td>79.17%</td>
</tr>
<tr>
<td>R42C21</td>
<td>77.78%</td>
</tr>
<tr>
<td>R40C21</td>
<td>76.39%</td>
</tr>
<tr>
<td>R41C25</td>
<td>75.00%</td>
</tr>
<tr>
<td>R40C14</td>
<td>75.00%</td>
</tr>
<tr>
<td>R40C17</td>
<td>73.61%</td>
</tr>
<tr>
<td>R42C22</td>
<td>70.83%</td>
</tr>
<tr>
<td>R40C18</td>
<td>68.06%</td>
</tr>
<tr>
<td>R40C15</td>
<td>65.28%</td>
</tr>
<tr>
<td>R42C24</td>
<td>65.28%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
