$date
	Sat Dec 06 17:43:26 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module data_mem_tb $end
$var wire 32 ! read_data [31:0] $end
$var reg 32 " address [31:0] $end
$var reg 1 # clk $end
$var reg 1 $ dmem_we $end
$var reg 1 % reset $end
$var reg 32 & write_data [31:0] $end
$scope module DM $end
$var wire 32 ' addr [31:0] $end
$var wire 1 # clk $end
$var wire 32 ( rd [31:0] $end
$var wire 1 % reset $end
$var wire 32 ) wd [31:0] $end
$var wire 1 $ we $end
$var integer 32 * k [31:0] $end
$upscope $end
$scope task init $end
$upscope $end
$scope task reset_dut $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100000 *
b0 )
b0 (
b0 '
b0 &
1%
0$
0#
b0 "
b0 !
$end
#5000
b100000 *
1#
#10000
0#
0%
#15000
1#
#20000
0#
1$
b11011110101011011011111011101111 &
b11011110101011011011111011101111 )
#25000
b11011110101011011011111011101111 !
b11011110101011011011111011101111 (
1#
#30000
0#
0$
#35000
1#
#40000
0#
1$
b11001010111111101011101010111110 &
b11001010111111101011101010111110 )
b0 !
b0 (
b100 "
b100 '
#45000
b11001010111111101011101010111110 !
b11001010111111101011101010111110 (
1#
#50000
0#
0$
#55000
1#
#60000
0#
