Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : tex0_cache_sector_queries 
Event Value : 2304
(w) register: 181900, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mFILTER[0m[[0;33m0x4[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1818cc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mUNK0CC[0m[[0;33m0x4[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1818d0, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mUNK0CC[0m[[0;33m0x4[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1818d4, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mUNK0D4[0m[[0;33m0x4[0m] => { [0;32mUNK0[0m = [0;33m0[0m }
(w) register: 1818d8, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mUNK0D8[0m[[0;33m0x4[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1818dc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mUNK0D8[0m[[0;33m0x4[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 50dac0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0[0m | [0;32mSEL_D[0m = [0;33m0[0m }
(w) register: 50dac0, value: 00000005, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0x5[0m | [0;32mSEL_D[0m = [0;33m0[0m }
(w) register: 18189c, value: 00000032, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mCTRL[0m[[0;33m0x4[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;33m0x6[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 181840, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mPRE_SRC[0m[[0;33m0x4[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 181844, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mPRE_OP[0m[[0;33m0x4[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 181848, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mSTART_SRC[0m[[0;33m0x4[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18184c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mSTART_OP[0m[[0;33m0x4[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 181850, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mEVENT_SRC[0m[[0;33m0x4[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 181854, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mEVENT_OP[0m[[0;33m0x4[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 181858, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mSTOP_SRC[0m[[0;33m0x4[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18185c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mSTOP_OP[0m[[0;33m0x4[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 181848, value: efefef88, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mSTART_SRC[0m[[0;33m0x4[0m] => { [0;32m0[0m = [0;33m0x88[0m | [0;32m1[0m = [0;33m0xef[0m | [0;32m2[0m = [0;33m0xef[0m | [0;32m3[0m = [0;33m0xef[0m }
(w) register: 18184c, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mSTART_OP[0m[[0;33m0x4[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 181840, value: 87868584, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mPRE_SRC[0m[[0;33m0x4[0m] => { [0;32m0[0m = [0;33m0x84[0m | [0;32m1[0m = [0;33m0x85[0m | [0;32m2[0m = [0;33m0x86[0m | [0;32m3[0m = [0;33m0x87[0m }
(w) register: 181844, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mPRE_OP[0m[[0;33m0x4[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 50dab8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mTEX[0m.[0;32mPM_UNKB8[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 40415c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 50dac0, value: 00000005, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0x5[0m | [0;32mSEL_D[0m = [0;33m0[0m }
(w) register: 50dac0, value: 80000005, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0x5[0m | [0;32mSEL_D[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 50dab8, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mTEX[0m.[0;32mPM_UNKB8[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 40415c, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 18186c, value: 000000cd, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mSWAP_SRC[0m[[0;33m0x4[0m] => [0;33m0xcd[0m
(r) register: 18188c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mCTR_PRE[0m[[0;33m0x4[0m] => [0;33m0[0m
(r) register: 181888, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mCTR_START[0m[[0;33m0x4[0m] => [0;33m0[0m
(r) register: 181880, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mCTR_EVENT[0m[[0;33m0x4[0m] => [0;33m0[0m
(r) register: 181890, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mCTR_STOP[0m[[0;33m0x4[0m] => [0;33m0[0m
(r) register: 181870, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mCTR_CYCLES[0m[[0;33m0x4[0m] => [0;33m0[0m
(r) register: 18188c, value: 00000900, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mCTR_PRE[0m[[0;33m0x4[0m] => [0;33m0x900[0m
(r) register: 181870, value: 00001b4c, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mCTR_CYCLES[0m[[0;33m0x4[0m] => [0;33m0x1b4c[0m
(w) register: 1818a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0x4[0m] => [0;33m0x1[0m
Trace of 'tex0_cache_sector_queries' saved in file 'tex0_cache_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : tex1_cache_sector_queries 
Event Value : 2304
(w) register: 181900, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mFILTER[0m[[0;33m0x4[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1818cc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mUNK0CC[0m[[0;33m0x4[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1818d0, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mUNK0CC[0m[[0;33m0x4[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1818d4, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mUNK0D4[0m[[0;33m0x4[0m] => { [0;32mUNK0[0m = [0;33m0[0m }
(w) register: 1818d8, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mUNK0D8[0m[[0;33m0x4[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1818dc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mUNK0D8[0m[[0;33m0x4[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 50dac0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0[0m | [0;32mSEL_D[0m = [0;33m0[0m }
(w) register: 50dac0, value: 00000005, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0x5[0m | [0;32mSEL_D[0m = [0;33m0[0m }
(w) register: 18189c, value: 00000032, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mCTRL[0m[[0;33m0x4[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;33m0x6[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 181840, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mPRE_SRC[0m[[0;33m0x4[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 181844, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mPRE_OP[0m[[0;33m0x4[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 181848, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mSTART_SRC[0m[[0;33m0x4[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18184c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mSTART_OP[0m[[0;33m0x4[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 181850, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mEVENT_SRC[0m[[0;33m0x4[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 181854, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mEVENT_OP[0m[[0;33m0x4[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 181858, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mSTOP_SRC[0m[[0;33m0x4[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18185c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mSTOP_OP[0m[[0;33m0x4[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 181848, value: efefef74, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mSTART_SRC[0m[[0;33m0x4[0m] => { [0;32m0[0m = [0;33m0x74[0m | [0;32m1[0m = [0;33m0xef[0m | [0;32m2[0m = [0;33m0xef[0m | [0;32m3[0m = [0;33m0xef[0m }
(w) register: 18184c, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mSTART_OP[0m[[0;33m0x4[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 181840, value: 73727170, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mPRE_SRC[0m[[0;33m0x4[0m] => { [0;32m0[0m = [0;33m0x70[0m | [0;32m1[0m = [0;33m0x71[0m | [0;32m2[0m = [0;33m0x72[0m | [0;32m3[0m = [0;33m0x73[0m }
(w) register: 181844, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mPRE_OP[0m[[0;33m0x4[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 50dab8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mTEX[0m.[0;32mPM_UNKB8[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 40415c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 50dac0, value: 00000005, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0x5[0m | [0;32mSEL_D[0m = [0;33m0[0m }
(w) register: 50dac0, value: 80000005, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0x5[0m | [0;32mSEL_D[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 50dab8, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mTEX[0m.[0;32mPM_UNKB8[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 40415c, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 18186c, value: 000000cd, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mSWAP_SRC[0m[[0;33m0x4[0m] => [0;33m0xcd[0m
(r) register: 18188c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mCTR_PRE[0m[[0;33m0x4[0m] => [0;33m0[0m
(r) register: 181888, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mCTR_START[0m[[0;33m0x4[0m] => [0;33m0[0m
(r) register: 181880, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mCTR_EVENT[0m[[0;33m0x4[0m] => [0;33m0[0m
(r) register: 181890, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mCTR_STOP[0m[[0;33m0x4[0m] => [0;33m0[0m
(r) register: 181870, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mCTR_CYCLES[0m[[0;33m0x4[0m] => [0;33m0[0m
(r) register: 18188c, value: 00000900, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mCTR_PRE[0m[[0;33m0x4[0m] => [0;33m0x900[0m
(r) register: 181870, value: 00001b40, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mCTR_CYCLES[0m[[0;33m0x4[0m] => [0;33m0x1b40[0m
(w) register: 1818a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0x4[0m] => [0;33m0x1[0m
Trace of 'tex1_cache_sector_queries' saved in file 'tex1_cache_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : tex0_cache_sector_misses 
Event Value : 1536
(w) register: 181900, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mFILTER[0m[[0;33m0x4[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1818cc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mUNK0CC[0m[[0;33m0x4[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1818d0, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mUNK0CC[0m[[0;33m0x4[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1818d4, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mUNK0D4[0m[[0;33m0x4[0m] => { [0;32mUNK0[0m = [0;33m0[0m }
(w) register: 1818d8, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mUNK0D8[0m[[0;33m0x4[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1818dc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mUNK0D8[0m[[0;33m0x4[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 50dac0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0[0m | [0;32mSEL_D[0m = [0;33m0[0m }
(w) register: 50dac0, value: 00000004, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0x4[0m | [0;32mSEL_D[0m = [0;33m0[0m }
(w) register: 18189c, value: 00000032, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mCTRL[0m[[0;33m0x4[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;33m0x6[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 181840, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mPRE_SRC[0m[[0;33m0x4[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 181844, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mPRE_OP[0m[[0;33m0x4[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 181848, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mSTART_SRC[0m[[0;33m0x4[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18184c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mSTART_OP[0m[[0;33m0x4[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 181850, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mEVENT_SRC[0m[[0;33m0x4[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 181854, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mEVENT_OP[0m[[0;33m0x4[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 181858, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mSTOP_SRC[0m[[0;33m0x4[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18185c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mSTOP_OP[0m[[0;33m0x4[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 181848, value: efefef84, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mSTART_SRC[0m[[0;33m0x4[0m] => { [0;32m0[0m = [0;33m0x84[0m | [0;32m1[0m = [0;33m0xef[0m | [0;32m2[0m = [0;33m0xef[0m | [0;32m3[0m = [0;33m0xef[0m }
(w) register: 18184c, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mSTART_OP[0m[[0;33m0x4[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 181840, value: 83828180, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mPRE_SRC[0m[[0;33m0x4[0m] => { [0;32m0[0m = [0;33m0x80[0m | [0;32m1[0m = [0;33m0x81[0m | [0;32m2[0m = [0;33m0x82[0m | [0;32m3[0m = [0;33m0x83[0m }
(w) register: 181844, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mPRE_OP[0m[[0;33m0x4[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 50dab8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mTEX[0m.[0;32mPM_UNKB8[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 40415c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 50dac0, value: 00000004, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0x4[0m | [0;32mSEL_D[0m = [0;33m0[0m }
(w) register: 50dac0, value: 80000004, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0x4[0m | [0;32mSEL_D[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 50dab8, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mTEX[0m.[0;32mPM_UNKB8[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 40415c, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 18186c, value: 000000cd, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mSWAP_SRC[0m[[0;33m0x4[0m] => [0;33m0xcd[0m
(r) register: 18188c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mCTR_PRE[0m[[0;33m0x4[0m] => [0;33m0[0m
(r) register: 181888, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mCTR_START[0m[[0;33m0x4[0m] => [0;33m0[0m
(r) register: 181880, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mCTR_EVENT[0m[[0;33m0x4[0m] => [0;33m0[0m
(r) register: 181890, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mCTR_STOP[0m[[0;33m0x4[0m] => [0;33m0[0m
(r) register: 181870, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mCTR_CYCLES[0m[[0;33m0x4[0m] => [0;33m0[0m
(r) register: 18188c, value: 00000600, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mCTR_PRE[0m[[0;33m0x4[0m] => [0;33m0x600[0m
(r) register: 181870, value: 00001bd8, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mCTR_CYCLES[0m[[0;33m0x4[0m] => [0;33m0x1bd8[0m
(w) register: 1818a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0x4[0m] => [0;33m0x1[0m
Trace of 'tex0_cache_sector_misses' saved in file 'tex0_cache_sector_misses.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : tex1_cache_sector_misses 
Event Value : 1536
(w) register: 181900, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mFILTER[0m[[0;33m0x4[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1818cc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mUNK0CC[0m[[0;33m0x4[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1818d0, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mUNK0CC[0m[[0;33m0x4[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1818d4, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mUNK0D4[0m[[0;33m0x4[0m] => { [0;32mUNK0[0m = [0;33m0[0m }
(w) register: 1818d8, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mUNK0D8[0m[[0;33m0x4[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1818dc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mUNK0D8[0m[[0;33m0x4[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 50dac0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0[0m | [0;32mSEL_D[0m = [0;33m0[0m }
(w) register: 50dac0, value: 00000004, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0x4[0m | [0;32mSEL_D[0m = [0;33m0[0m }
(w) register: 18189c, value: 00000032, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mCTRL[0m[[0;33m0x4[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;33m0x6[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 181840, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mPRE_SRC[0m[[0;33m0x4[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 181844, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mPRE_OP[0m[[0;33m0x4[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 181848, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mSTART_SRC[0m[[0;33m0x4[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18184c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mSTART_OP[0m[[0;33m0x4[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 181850, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mEVENT_SRC[0m[[0;33m0x4[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 181854, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mEVENT_OP[0m[[0;33m0x4[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 181858, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mSTOP_SRC[0m[[0;33m0x4[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18185c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mSTOP_OP[0m[[0;33m0x4[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 181848, value: efefef70, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mSTART_SRC[0m[[0;33m0x4[0m] => { [0;32m0[0m = [0;33m0x70[0m | [0;32m1[0m = [0;33m0xef[0m | [0;32m2[0m = [0;33m0xef[0m | [0;32m3[0m = [0;33m0xef[0m }
(w) register: 18184c, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mSTART_OP[0m[[0;33m0x4[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 181840, value: 6f6e6d6c, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mPRE_SRC[0m[[0;33m0x4[0m] => { [0;32m0[0m = [0;33m0x6c[0m | [0;32m1[0m = [0;33m0x6d[0m | [0;32m2[0m = [0;33m0x6e[0m | [0;32m3[0m = [0;33m0x6f[0m }
(w) register: 181844, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mPRE_OP[0m[[0;33m0x4[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 50dab8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mTEX[0m.[0;32mPM_UNKB8[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 40415c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 50dac0, value: 00000004, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0x4[0m | [0;32mSEL_D[0m = [0;33m0[0m }
(w) register: 50dac0, value: 80000004, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0x4[0m | [0;32mSEL_D[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 50dab8, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mTEX[0m.[0;32mPM_UNKB8[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 40415c, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 18186c, value: 000000cd, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mSWAP_SRC[0m[[0;33m0x4[0m] => [0;33m0xcd[0m
(r) register: 18188c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mCTR_PRE[0m[[0;33m0x4[0m] => [0;33m0[0m
(r) register: 181888, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mCTR_START[0m[[0;33m0x4[0m] => [0;33m0[0m
(r) register: 181880, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mCTR_EVENT[0m[[0;33m0x4[0m] => [0;33m0[0m
(r) register: 181890, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mCTR_STOP[0m[[0;33m0x4[0m] => [0;33m0[0m
(r) register: 181870, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mCTR_CYCLES[0m[[0;33m0x4[0m] => [0;33m0[0m
(r) register: 18188c, value: 00000600, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mCTR_PRE[0m[[0;33m0x4[0m] => [0;33m0x600[0m
(r) register: 181870, value: 00001b55, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mCTR_CYCLES[0m[[0;33m0x4[0m] => [0;33m0x1b55[0m
(w) register: 1818a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0x4[0m] => [0;33m0x1[0m
Trace of 'tex1_cache_sector_misses' saved in file 'tex1_cache_sector_misses.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : elapsed_cycles_sm 
Event Value : 7054
(w) register: 181900, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mFILTER[0m[[0;33m0x4[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1818cc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mUNK0CC[0m[[0;33m0x4[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1818d0, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mUNK0CC[0m[[0;33m0x4[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1818d4, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mUNK0D4[0m[[0;33m0x4[0m] => { [0;32mUNK0[0m = [0;33m0[0m }
(w) register: 1818d8, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mUNK0D8[0m[[0;33m0x4[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1818dc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mUNK0D8[0m[[0;33m0x4[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(w) register: 18189c, value: 00000002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mCTRL[0m[[0;33m0x4[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 181840, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mPRE_SRC[0m[[0;33m0x4[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 181844, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mPRE_OP[0m[[0;33m0x4[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 181848, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mSTART_SRC[0m[[0;33m0x4[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18184c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mSTART_OP[0m[[0;33m0x4[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 181850, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mEVENT_SRC[0m[[0;33m0x4[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 181854, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mEVENT_OP[0m[[0;33m0x4[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 181858, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mSTOP_SRC[0m[[0;33m0x4[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18185c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mSTOP_OP[0m[[0;33m0x4[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 18186c, value: 000000cd, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mSWAP_SRC[0m[[0;33m0x4[0m] => [0;33m0xcd[0m
(r) register: 18188c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mCTR_PRE[0m[[0;33m0x4[0m] => [0;33m0[0m
(r) register: 181888, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mCTR_START[0m[[0;33m0x4[0m] => [0;33m0[0m
(r) register: 181880, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mCTR_EVENT[0m[[0;33m0x4[0m] => [0;33m0[0m
(r) register: 181890, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mCTR_STOP[0m[[0;33m0x4[0m] => [0;33m0[0m
(r) register: 181870, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mCTR_CYCLES[0m[[0;33m0x4[0m] => [0;33m0[0m
(r) register: 181870, value: 00001b8e, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mCTR_CYCLES[0m[[0;33m0x4[0m] => [0;33m0x1b8e[0m
(w) register: 1818a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0x1[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0x4[0m] => [0;33m0x1[0m
Trace of 'elapsed_cycles_sm' saved in file 'elapsed_cycles_sm.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : fb_subp0_read_sectors 
Event Value : 0
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1a00cc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0CC[0m[[0;33m0[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1a00d0, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0CC[0m[[0;33m0[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1a00d4, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D4[0m[[0;33m0[0m] => { [0;32mUNK0[0m = [0;33m0[0m }
(w) register: 1a00d8, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D8[0m[[0;33m0[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1a00dc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D8[0m[[0;33m0[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 10f100, value: 00000000, mask: 00000000 ==> [0;32mPBFB_BROADCAST[0m.[0;32mPM_UNK100[0m => { [0;32mUNK4[0m = [0;33m0[0m }
(w) register: 10f100, value: 00000110, mask: ffffffff <== [0;32mPBFB_BROADCAST[0m.[0;32mPM_UNK100[0m => { [0;32mUNK4[0m = [0;33m0x11[0m }
(w) register: 1a009c, value: 00000002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: efefef00, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0xef[0m | [0;32m2[0m = [0;33m0xef[0m | [0;32m3[0m = [0;33m0xef[0m }
(w) register: 1a005c, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 40415c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 10f100, value: 00000110, mask: 00000000 ==> [0;32mPBFB_BROADCAST[0m.[0;32mPM_UNK100[0m => { [0;32mUNK4[0m = [0;33m0x11[0m }
(w) register: 10f100, value: 00000111, mask: ffffffff <== [0;32mPBFB_BROADCAST[0m.[0;32mPM_UNK100[0m => { [0;36mUNK0[0m | [0;32mUNK4[0m = [0;33m0x11[0m }
(w) register: 40415c, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_START[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_STOP[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a0070, value: 00001835, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0[0m] => [0;33m0x1835[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Trace of 'fb_subp0_read_sectors' saved in file 'fb_subp0_read_sectors.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : fb_subp1_read_sectors 
Event Value : 24
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1a00cc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0CC[0m[[0;33m0[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1a00d0, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0CC[0m[[0;33m0[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1a00d4, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D4[0m[[0;33m0[0m] => { [0;32mUNK0[0m = [0;33m0[0m }
(w) register: 1a00d8, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D8[0m[[0;33m0[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1a00dc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D8[0m[[0;33m0[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 10f100, value: 00000000, mask: 00000000 ==> [0;32mPBFB_BROADCAST[0m.[0;32mPM_UNK100[0m => { [0;32mUNK4[0m = [0;33m0[0m }
(w) register: 10f100, value: 00000120, mask: ffffffff <== [0;32mPBFB_BROADCAST[0m.[0;32mPM_UNK100[0m => { [0;32mUNK4[0m = [0;33m0x12[0m }
(w) register: 1a009c, value: 00000002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: efefef00, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0xef[0m | [0;32m2[0m = [0;33m0xef[0m | [0;32m3[0m = [0;33m0xef[0m }
(w) register: 1a005c, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 40415c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 10f100, value: 00000120, mask: 00000000 ==> [0;32mPBFB_BROADCAST[0m.[0;32mPM_UNK100[0m => { [0;32mUNK4[0m = [0;33m0x12[0m }
(w) register: 10f100, value: 00000121, mask: ffffffff <== [0;32mPBFB_BROADCAST[0m.[0;32mPM_UNK100[0m => { [0;36mUNK0[0m | [0;32mUNK4[0m = [0;33m0x12[0m }
(w) register: 40415c, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_START[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_STOP[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a0090, value: 00000018, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_STOP[0m[[0;33m0[0m] => [0;33m0x18[0m
(r) register: 1a0070, value: 00001842, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0[0m] => [0;33m0x1842[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Trace of 'fb_subp1_read_sectors' saved in file 'fb_subp1_read_sectors.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : fb_subp0_write_sectors 
Event Value : 1259
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1a00cc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0CC[0m[[0;33m0[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1a00d0, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0CC[0m[[0;33m0[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1a00d4, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D4[0m[[0;33m0[0m] => { [0;32mUNK0[0m = [0;33m0[0m }
(w) register: 1a00d8, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D8[0m[[0;33m0[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1a00dc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D8[0m[[0;33m0[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 10f100, value: 00000000, mask: 00000000 ==> [0;32mPBFB_BROADCAST[0m.[0;32mPM_UNK100[0m => { [0;32mUNK4[0m = [0;33m0[0m }
(w) register: 10f100, value: 00000110, mask: ffffffff <== [0;32mPBFB_BROADCAST[0m.[0;32mPM_UNK100[0m => { [0;32mUNK4[0m = [0;33m0x11[0m }
(w) register: 1a009c, value: 00000002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: efefef01, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0xef[0m | [0;32m2[0m = [0;33m0xef[0m | [0;32m3[0m = [0;33m0xef[0m }
(w) register: 1a005c, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 40415c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 10f100, value: 00000110, mask: 00000000 ==> [0;32mPBFB_BROADCAST[0m.[0;32mPM_UNK100[0m => { [0;32mUNK4[0m = [0;33m0x11[0m }
(w) register: 10f100, value: 00000111, mask: ffffffff <== [0;32mPBFB_BROADCAST[0m.[0;32mPM_UNK100[0m => { [0;36mUNK0[0m | [0;32mUNK4[0m = [0;33m0x11[0m }
(w) register: 40415c, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_START[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_STOP[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a0090, value: 000004eb, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_STOP[0m[[0;33m0[0m] => [0;33m0x4eb[0m
(r) register: 1a0070, value: 0000183e, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0[0m] => [0;33m0x183e[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Trace of 'fb_subp0_write_sectors' saved in file 'fb_subp0_write_sectors.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : fb_subp1_write_sectors 
Event Value : 1291
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1a00cc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0CC[0m[[0;33m0[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1a00d0, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0CC[0m[[0;33m0[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1a00d4, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D4[0m[[0;33m0[0m] => { [0;32mUNK0[0m = [0;33m0[0m }
(w) register: 1a00d8, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D8[0m[[0;33m0[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1a00dc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D8[0m[[0;33m0[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 10f100, value: 00000000, mask: 00000000 ==> [0;32mPBFB_BROADCAST[0m.[0;32mPM_UNK100[0m => { [0;32mUNK4[0m = [0;33m0[0m }
(w) register: 10f100, value: 00000120, mask: ffffffff <== [0;32mPBFB_BROADCAST[0m.[0;32mPM_UNK100[0m => { [0;32mUNK4[0m = [0;33m0x12[0m }
(w) register: 1a009c, value: 00000002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: efefef01, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0xef[0m | [0;32m2[0m = [0;33m0xef[0m | [0;32m3[0m = [0;33m0xef[0m }
(w) register: 1a005c, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 40415c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 10f100, value: 00000120, mask: 00000000 ==> [0;32mPBFB_BROADCAST[0m.[0;32mPM_UNK100[0m => { [0;32mUNK4[0m = [0;33m0x12[0m }
(w) register: 10f100, value: 00000121, mask: ffffffff <== [0;32mPBFB_BROADCAST[0m.[0;32mPM_UNK100[0m => { [0;36mUNK0[0m | [0;32mUNK4[0m = [0;33m0x12[0m }
(w) register: 40415c, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_START[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_STOP[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a0090, value: 0000050b, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_STOP[0m[[0;33m0[0m] => [0;33m0x50b[0m
(r) register: 1a0070, value: 00001843, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0[0m] => [0;33m0x1843[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Trace of 'fb_subp1_write_sectors' saved in file 'fb_subp1_write_sectors.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : gld_inst_8bit 
Event Value : 0
(w) register: 50de04, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SIGSEL[0m => { [0;32m0[0m = [0;35mUSER[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de60, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de64, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de68, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de6c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50df30, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m | [0;32mGRP4[0m = [0;33m0[0m | [0;32mSIG4[0m = [0;33m0[0m | [0;32mGRP5[0m = [0;33m0[0m | [0;32mSIG5[0m = [0;33m0[0m }
(w) register: 50de5c, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_MODE[0m => { [0;32m0[0m = [0;35mB6[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(w) register: 50de58, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(r) register: 50de00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0[0m
(w) register: 50de00, value: 00008080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0x8080[0m
(r) register: 50de74, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 50def0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50def4, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(r) register: 50def8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(r) register: 50defc, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(r) register: 50de78, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 50df00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(r) register: 50df04, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(r) register: 50df08, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(r) register: 50df0c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(r) register: 50de7c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(r) register: 50df10, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df14, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(r) register: 50df18, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(r) register: 50df1c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(r) register: 50de80, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(r) register: 50df20, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(r) register: 50df24, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(r) register: 50df28, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(r) register: 50df2c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de60, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50def0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(w) register: 50def4, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(w) register: 50def8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(w) register: 50defc, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(w) register: 50df00, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(w) register: 50df04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(w) register: 50df08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(w) register: 50df0c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(w) register: 50df10, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(w) register: 50df14, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(w) register: 50df18, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(w) register: 50df1c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(w) register: 50df20, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50df24, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(w) register: 50df28, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(w) register: 50df2c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de74, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 50de78, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50de7c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 50de80, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 50de84, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 50de94, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(w) register: 50de88, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50de8c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 50de90, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Trace of 'gld_inst_8bit' saved in file 'gld_inst_8bit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : gld_inst_16bit 
Event Value : 0
(w) register: 50de04, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SIGSEL[0m => { [0;32m0[0m = [0;35mUSER[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de60, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de64, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de68, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de6c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50df30, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m | [0;32mGRP4[0m = [0;33m0[0m | [0;32mSIG4[0m = [0;33m0[0m | [0;32mGRP5[0m = [0;33m0[0m | [0;32mSIG5[0m = [0;33m0[0m }
(w) register: 50de5c, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_MODE[0m => { [0;32m0[0m = [0;35mB6[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(w) register: 50de58, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(r) register: 50de00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0[0m
(w) register: 50de00, value: 00008080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0x8080[0m
(r) register: 50de74, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 50def0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50def4, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(r) register: 50def8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(r) register: 50defc, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(r) register: 50de78, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 50df00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(r) register: 50df04, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(r) register: 50df08, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(r) register: 50df0c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(r) register: 50de7c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(r) register: 50df10, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df14, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(r) register: 50df18, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(r) register: 50df1c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(r) register: 50de80, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(r) register: 50df20, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(r) register: 50df24, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(r) register: 50df28, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(r) register: 50df2c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de60, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50def0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(w) register: 50def4, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(w) register: 50def8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(w) register: 50defc, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(w) register: 50df00, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(w) register: 50df04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(w) register: 50df08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(w) register: 50df0c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(w) register: 50df10, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(w) register: 50df14, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(w) register: 50df18, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(w) register: 50df1c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(w) register: 50df20, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50df24, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(w) register: 50df28, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(w) register: 50df2c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de74, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 50de78, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50de7c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 50de80, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 50de84, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 50de94, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(w) register: 50de88, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50de8c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 50de90, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Trace of 'gld_inst_16bit' saved in file 'gld_inst_16bit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : gld_inst_32bit 
Event Value : 12448
(w) register: 50de04, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SIGSEL[0m => { [0;32m0[0m = [0;35mUSER[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de60, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de64, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de68, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de6c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50df30, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m | [0;32mGRP4[0m = [0;33m0[0m | [0;32mSIG4[0m = [0;33m0[0m | [0;32mGRP5[0m = [0;33m0[0m | [0;32mSIG5[0m = [0;33m0[0m }
(w) register: 50de5c, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_MODE[0m => { [0;32m0[0m = [0;35mB6[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(w) register: 50de58, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(r) register: 50de00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0[0m
(w) register: 50de00, value: 00008080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0x8080[0m
(r) register: 50de74, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 50def0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50def4, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(r) register: 50def8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(r) register: 50defc, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(r) register: 50de78, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 50df00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(r) register: 50df04, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(r) register: 50df08, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(r) register: 50df0c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(r) register: 50de7c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(r) register: 50df10, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df14, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(r) register: 50df18, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(r) register: 50df1c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(r) register: 50de80, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(r) register: 50df20, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(r) register: 50df24, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(r) register: 50df28, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(r) register: 50df2c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(r) register: 50def0, value: 00000c40, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50df00, value: 00000c40, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0xc40[0m
(r) register: 50df10, value: 00000c20, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df20, value: 00000c00, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50de60, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50def0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(w) register: 50def4, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(w) register: 50def8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(w) register: 50defc, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(w) register: 50df00, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(w) register: 50df04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(w) register: 50df08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(w) register: 50df0c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(w) register: 50df10, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(w) register: 50df14, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(w) register: 50df18, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(w) register: 50df1c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(w) register: 50df20, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50df24, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(w) register: 50df28, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(w) register: 50df2c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de74, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 50de78, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50de7c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 50de80, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 50de84, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 50de94, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(w) register: 50de88, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50de8c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 50de90, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Trace of 'gld_inst_32bit' saved in file 'gld_inst_32bit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : gld_inst_64bit 
Event Value : 0
(w) register: 50de04, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SIGSEL[0m => { [0;32m0[0m = [0;35mUSER[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de60, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de64, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de68, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de6c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50df30, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m | [0;32mGRP4[0m = [0;33m0[0m | [0;32mSIG4[0m = [0;33m0[0m | [0;32mGRP5[0m = [0;33m0[0m | [0;32mSIG5[0m = [0;33m0[0m }
(w) register: 50de5c, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_MODE[0m => { [0;32m0[0m = [0;35mB6[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(w) register: 50de58, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(r) register: 50de00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0[0m
(w) register: 50de00, value: 00008080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0x8080[0m
(r) register: 50de74, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 50def0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50def4, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(r) register: 50def8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(r) register: 50defc, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(r) register: 50de78, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 50df00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(r) register: 50df04, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(r) register: 50df08, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(r) register: 50df0c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(r) register: 50de7c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(r) register: 50df10, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df14, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(r) register: 50df18, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(r) register: 50df1c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(r) register: 50de80, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(r) register: 50df20, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(r) register: 50df24, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(r) register: 50df28, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(r) register: 50df2c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de60, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50def0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(w) register: 50def4, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(w) register: 50def8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(w) register: 50defc, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(w) register: 50df00, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(w) register: 50df04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(w) register: 50df08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(w) register: 50df0c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(w) register: 50df10, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(w) register: 50df14, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(w) register: 50df18, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(w) register: 50df1c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(w) register: 50df20, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50df24, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(w) register: 50df28, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(w) register: 50df2c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de74, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 50de78, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50de7c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 50de80, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 50de84, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 50de94, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(w) register: 50de88, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50de8c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 50de90, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Trace of 'gld_inst_64bit' saved in file 'gld_inst_64bit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : gld_inst_128bit 
Event Value : 0
(w) register: 50de04, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SIGSEL[0m => { [0;32m0[0m = [0;35mUSER[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de60, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de64, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de68, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de6c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50df30, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m | [0;32mGRP4[0m = [0;33m0[0m | [0;32mSIG4[0m = [0;33m0[0m | [0;32mGRP5[0m = [0;33m0[0m | [0;32mSIG5[0m = [0;33m0[0m }
(w) register: 50de5c, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_MODE[0m => { [0;32m0[0m = [0;35mB6[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(w) register: 50de58, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(r) register: 50de00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0[0m
(w) register: 50de00, value: 00008080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0x8080[0m
(r) register: 50de74, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 50def0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50def4, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(r) register: 50def8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(r) register: 50defc, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(r) register: 50de78, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 50df00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(r) register: 50df04, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(r) register: 50df08, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(r) register: 50df0c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(r) register: 50de7c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(r) register: 50df10, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df14, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(r) register: 50df18, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(r) register: 50df1c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(r) register: 50de80, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(r) register: 50df20, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(r) register: 50df24, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(r) register: 50df28, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(r) register: 50df2c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de60, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50def0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(w) register: 50def4, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(w) register: 50def8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(w) register: 50defc, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(w) register: 50df00, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(w) register: 50df04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(w) register: 50df08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(w) register: 50df0c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(w) register: 50df10, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(w) register: 50df14, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(w) register: 50df18, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(w) register: 50df1c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(w) register: 50df20, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50df24, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(w) register: 50df28, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(w) register: 50df2c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de74, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 50de78, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50de7c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 50de80, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 50de84, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 50de94, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(w) register: 50de88, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50de8c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 50de90, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Trace of 'gld_inst_128bit' saved in file 'gld_inst_128bit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : gst_inst_8bit 
Event Value : 0
(w) register: 50de04, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SIGSEL[0m => { [0;32m0[0m = [0;35mUSER[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de60, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de64, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de68, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de6c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50df30, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m | [0;32mGRP4[0m = [0;33m0[0m | [0;32mSIG4[0m = [0;33m0[0m | [0;32mGRP5[0m = [0;33m0[0m | [0;32mSIG5[0m = [0;33m0[0m }
(w) register: 50de5c, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_MODE[0m => { [0;32m0[0m = [0;35mB6[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(w) register: 50de58, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(r) register: 50de00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0[0m
(w) register: 50de00, value: 00008080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0x8080[0m
(r) register: 50de74, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 50def0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50def4, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(r) register: 50def8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(r) register: 50defc, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(r) register: 50de78, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 50df00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(r) register: 50df04, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(r) register: 50df08, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(r) register: 50df0c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(r) register: 50de7c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(r) register: 50df10, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df14, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(r) register: 50df18, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(r) register: 50df1c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(r) register: 50de80, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(r) register: 50df20, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(r) register: 50df24, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(r) register: 50df28, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(r) register: 50df2c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de60, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50def0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(w) register: 50def4, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(w) register: 50def8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(w) register: 50defc, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(w) register: 50df00, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(w) register: 50df04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(w) register: 50df08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(w) register: 50df0c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(w) register: 50df10, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(w) register: 50df14, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(w) register: 50df18, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(w) register: 50df1c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(w) register: 50df20, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50df24, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(w) register: 50df28, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(w) register: 50df2c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de74, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 50de78, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50de7c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 50de80, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 50de84, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 50de94, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(w) register: 50de88, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50de8c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 50de90, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Trace of 'gst_inst_8bit' saved in file 'gst_inst_8bit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : gst_inst_16bit 
Event Value : 0
(w) register: 50de04, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SIGSEL[0m => { [0;32m0[0m = [0;35mUSER[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de60, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de64, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de68, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de6c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50df30, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m | [0;32mGRP4[0m = [0;33m0[0m | [0;32mSIG4[0m = [0;33m0[0m | [0;32mGRP5[0m = [0;33m0[0m | [0;32mSIG5[0m = [0;33m0[0m }
(w) register: 50de5c, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_MODE[0m => { [0;32m0[0m = [0;35mB6[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(w) register: 50de58, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(r) register: 50de00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0[0m
(w) register: 50de00, value: 00008080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0x8080[0m
(r) register: 50de74, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 50def0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50def4, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(r) register: 50def8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(r) register: 50defc, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(r) register: 50de78, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 50df00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(r) register: 50df04, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(r) register: 50df08, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(r) register: 50df0c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(r) register: 50de7c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(r) register: 50df10, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df14, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(r) register: 50df18, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(r) register: 50df1c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(r) register: 50de80, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(r) register: 50df20, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(r) register: 50df24, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(r) register: 50df28, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(r) register: 50df2c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de60, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50def0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(w) register: 50def4, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(w) register: 50def8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(w) register: 50defc, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(w) register: 50df00, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(w) register: 50df04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(w) register: 50df08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(w) register: 50df0c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(w) register: 50df10, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(w) register: 50df14, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(w) register: 50df18, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(w) register: 50df1c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(w) register: 50df20, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50df24, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(w) register: 50df28, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(w) register: 50df2c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de74, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 50de78, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50de7c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 50de80, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 50de84, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 50de94, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(w) register: 50de88, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50de8c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 50de90, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Trace of 'gst_inst_16bit' saved in file 'gst_inst_16bit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : gst_inst_32bit 
Event Value : 6144
(w) register: 50de04, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SIGSEL[0m => { [0;32m0[0m = [0;35mUSER[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de60, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de64, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de68, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de6c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50df30, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m | [0;32mGRP4[0m = [0;33m0[0m | [0;32mSIG4[0m = [0;33m0[0m | [0;32mGRP5[0m = [0;33m0[0m | [0;32mSIG5[0m = [0;33m0[0m }
(w) register: 50de5c, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_MODE[0m => { [0;32m0[0m = [0;35mB6[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(w) register: 50de58, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(r) register: 50de00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0[0m
(w) register: 50de00, value: 00008080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0x8080[0m
(r) register: 50de74, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 50def0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50def4, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(r) register: 50def8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(r) register: 50defc, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(r) register: 50de78, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 50df00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(r) register: 50df04, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(r) register: 50df08, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(r) register: 50df0c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(r) register: 50de7c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(r) register: 50df10, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df14, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(r) register: 50df18, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(r) register: 50df1c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(r) register: 50de80, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(r) register: 50df20, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(r) register: 50df24, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(r) register: 50df28, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(r) register: 50df2c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(r) register: 50def0, value: 00000600, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50df00, value: 00000600, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0x600[0m
(r) register: 50df10, value: 00000600, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df20, value: 00000600, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50de60, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50def0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(w) register: 50def4, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(w) register: 50def8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(w) register: 50defc, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(w) register: 50df00, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(w) register: 50df04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(w) register: 50df08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(w) register: 50df0c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(w) register: 50df10, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(w) register: 50df14, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(w) register: 50df18, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(w) register: 50df1c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(w) register: 50df20, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50df24, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(w) register: 50df28, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(w) register: 50df2c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de74, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 50de78, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50de7c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 50de80, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 50de84, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 50de94, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(w) register: 50de88, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50de8c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 50de90, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Trace of 'gst_inst_32bit' saved in file 'gst_inst_32bit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : gst_inst_64bit 
Event Value : 0
(w) register: 50de04, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SIGSEL[0m => { [0;32m0[0m = [0;35mUSER[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de60, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de64, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de68, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de6c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50df30, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m | [0;32mGRP4[0m = [0;33m0[0m | [0;32mSIG4[0m = [0;33m0[0m | [0;32mGRP5[0m = [0;33m0[0m | [0;32mSIG5[0m = [0;33m0[0m }
(w) register: 50de5c, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_MODE[0m => { [0;32m0[0m = [0;35mB6[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(w) register: 50de58, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(r) register: 50de00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0[0m
(w) register: 50de00, value: 00008080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0x8080[0m
(r) register: 50de74, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 50def0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50def4, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(r) register: 50def8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(r) register: 50defc, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(r) register: 50de78, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 50df00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(r) register: 50df04, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(r) register: 50df08, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(r) register: 50df0c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(r) register: 50de7c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(r) register: 50df10, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df14, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(r) register: 50df18, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(r) register: 50df1c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(r) register: 50de80, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(r) register: 50df20, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(r) register: 50df24, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(r) register: 50df28, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(r) register: 50df2c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de60, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50def0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(w) register: 50def4, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(w) register: 50def8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(w) register: 50defc, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(w) register: 50df00, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(w) register: 50df04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(w) register: 50df08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(w) register: 50df0c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(w) register: 50df10, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(w) register: 50df14, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(w) register: 50df18, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(w) register: 50df1c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(w) register: 50df20, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50df24, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(w) register: 50df28, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(w) register: 50df2c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de74, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 50de78, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50de7c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 50de80, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 50de84, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 50de94, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(w) register: 50de88, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50de8c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 50de90, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Trace of 'gst_inst_64bit' saved in file 'gst_inst_64bit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : gst_inst_128bit 
Event Value : 0
(w) register: 50de04, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SIGSEL[0m => { [0;32m0[0m = [0;35mUSER[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de60, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de64, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de68, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de6c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50df30, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m | [0;32mGRP4[0m = [0;33m0[0m | [0;32mSIG4[0m = [0;33m0[0m | [0;32mGRP5[0m = [0;33m0[0m | [0;32mSIG5[0m = [0;33m0[0m }
(w) register: 50de5c, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_MODE[0m => { [0;32m0[0m = [0;35mB6[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(w) register: 50de58, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(r) register: 50de00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0[0m
(w) register: 50de00, value: 00008080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0x8080[0m
(r) register: 50de74, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 50def0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50def4, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(r) register: 50def8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(r) register: 50defc, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(r) register: 50de78, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 50df00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(r) register: 50df04, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(r) register: 50df08, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(r) register: 50df0c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(r) register: 50de7c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(r) register: 50df10, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df14, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(r) register: 50df18, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(r) register: 50df1c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(r) register: 50de80, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(r) register: 50df20, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(r) register: 50df24, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(r) register: 50df28, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(r) register: 50df2c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de60, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50def0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(w) register: 50def4, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(w) register: 50def8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(w) register: 50defc, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(w) register: 50df00, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(w) register: 50df04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(w) register: 50df08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(w) register: 50df0c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(w) register: 50df10, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(w) register: 50df14, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(w) register: 50df18, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(w) register: 50df1c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(w) register: 50df20, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50df24, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(w) register: 50df28, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(w) register: 50df2c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de74, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 50de78, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50de7c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 50de80, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 50de84, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 50de94, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(w) register: 50de88, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50de8c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 50de90, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Trace of 'gst_inst_128bit' saved in file 'gst_inst_128bit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : prof_trigger_00 
Event Value : 0
(w) register: 50de04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de60, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de64, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de68, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de6c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50df30, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m | [0;32mGRP4[0m = [0;33m0[0m | [0;32mSIG4[0m = [0;33m0[0m | [0;32mGRP5[0m = [0;33m0[0m | [0;32mSIG5[0m = [0;33m0[0m }
(w) register: 50de5c, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_MODE[0m => { [0;32m0[0m = [0;35mB6[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(w) register: 50de58, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(r) register: 50de00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0[0m
(w) register: 50de00, value: 00008080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0x8080[0m
(r) register: 50de74, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 50def0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50def4, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(r) register: 50def8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(r) register: 50defc, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(r) register: 50de78, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 50df00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(r) register: 50df04, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(r) register: 50df08, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(r) register: 50df0c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(r) register: 50de7c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(r) register: 50df10, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df14, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(r) register: 50df18, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(r) register: 50df1c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(r) register: 50de80, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(r) register: 50df20, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(r) register: 50df24, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(r) register: 50df28, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(r) register: 50df2c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de60, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50def0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(w) register: 50def4, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(w) register: 50def8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(w) register: 50defc, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(w) register: 50df00, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(w) register: 50df04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(w) register: 50df08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(w) register: 50df0c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(w) register: 50df10, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(w) register: 50df14, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(w) register: 50df18, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(w) register: 50df1c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(w) register: 50df20, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50df24, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(w) register: 50df28, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(w) register: 50df2c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de74, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 50de78, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50de7c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 50de80, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 50de84, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 50de94, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(w) register: 50de88, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50de8c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 50de90, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Trace of 'prof_trigger_00' saved in file 'prof_trigger_00.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : prof_trigger_01 
Event Value : 0
(w) register: 50de04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de60, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de64, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de68, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de6c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50df30, value: 00000004, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x1[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m | [0;32mGRP4[0m = [0;33m0[0m | [0;32mSIG4[0m = [0;33m0[0m | [0;32mGRP5[0m = [0;33m0[0m | [0;32mSIG5[0m = [0;33m0[0m }
(w) register: 50de5c, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_MODE[0m => { [0;32m0[0m = [0;35mB6[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(w) register: 50de58, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(r) register: 50de00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0[0m
(w) register: 50de00, value: 00008080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0x8080[0m
(r) register: 50de74, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 50def0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50def4, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(r) register: 50def8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(r) register: 50defc, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(r) register: 50de78, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 50df00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(r) register: 50df04, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(r) register: 50df08, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(r) register: 50df0c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(r) register: 50de7c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(r) register: 50df10, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df14, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(r) register: 50df18, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(r) register: 50df1c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(r) register: 50de80, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(r) register: 50df20, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(r) register: 50df24, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(r) register: 50df28, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(r) register: 50df2c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de60, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50def0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(w) register: 50def4, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(w) register: 50def8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(w) register: 50defc, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(w) register: 50df00, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(w) register: 50df04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(w) register: 50df08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(w) register: 50df0c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(w) register: 50df10, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(w) register: 50df14, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(w) register: 50df18, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(w) register: 50df1c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(w) register: 50df20, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50df24, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(w) register: 50df28, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(w) register: 50df2c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de74, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 50de78, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50de7c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 50de80, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 50de84, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 50de94, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(w) register: 50de88, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50de8c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 50de90, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Trace of 'prof_trigger_01' saved in file 'prof_trigger_01.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : prof_trigger_02 
Event Value : 0
(w) register: 50de04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de60, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de64, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de68, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de6c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50df30, value: 00000008, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x2[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m | [0;32mGRP4[0m = [0;33m0[0m | [0;32mSIG4[0m = [0;33m0[0m | [0;32mGRP5[0m = [0;33m0[0m | [0;32mSIG5[0m = [0;33m0[0m }
(w) register: 50de5c, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_MODE[0m => { [0;32m0[0m = [0;35mB6[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(w) register: 50de58, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(r) register: 50de00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0[0m
(w) register: 50de00, value: 00008080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0x8080[0m
(r) register: 50de74, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 50def0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50def4, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(r) register: 50def8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(r) register: 50defc, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(r) register: 50de78, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 50df00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(r) register: 50df04, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(r) register: 50df08, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(r) register: 50df0c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(r) register: 50de7c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(r) register: 50df10, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df14, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(r) register: 50df18, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(r) register: 50df1c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(r) register: 50de80, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(r) register: 50df20, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(r) register: 50df24, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(r) register: 50df28, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(r) register: 50df2c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de60, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50def0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(w) register: 50def4, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(w) register: 50def8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(w) register: 50defc, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(w) register: 50df00, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(w) register: 50df04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(w) register: 50df08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(w) register: 50df0c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(w) register: 50df10, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(w) register: 50df14, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(w) register: 50df18, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(w) register: 50df1c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(w) register: 50df20, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50df24, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(w) register: 50df28, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(w) register: 50df2c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de74, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 50de78, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50de7c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 50de80, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 50de84, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 50de94, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(w) register: 50de88, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50de8c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 50de90, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Trace of 'prof_trigger_02' saved in file 'prof_trigger_02.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : prof_trigger_03 
Event Value : 0
(w) register: 50de04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de60, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de64, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de68, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de6c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50df30, value: 0000000c, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x3[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m | [0;32mGRP4[0m = [0;33m0[0m | [0;32mSIG4[0m = [0;33m0[0m | [0;32mGRP5[0m = [0;33m0[0m | [0;32mSIG5[0m = [0;33m0[0m }
(w) register: 50de5c, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_MODE[0m => { [0;32m0[0m = [0;35mB6[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(w) register: 50de58, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(r) register: 50de00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0[0m
(w) register: 50de00, value: 00008080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0x8080[0m
(r) register: 50de74, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 50def0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50def4, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(r) register: 50def8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(r) register: 50defc, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(r) register: 50de78, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 50df00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(r) register: 50df04, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(r) register: 50df08, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(r) register: 50df0c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(r) register: 50de7c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(r) register: 50df10, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df14, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(r) register: 50df18, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(r) register: 50df1c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(r) register: 50de80, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(r) register: 50df20, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(r) register: 50df24, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(r) register: 50df28, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(r) register: 50df2c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de60, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50def0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(w) register: 50def4, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(w) register: 50def8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(w) register: 50defc, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(w) register: 50df00, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(w) register: 50df04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(w) register: 50df08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(w) register: 50df0c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(w) register: 50df10, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(w) register: 50df14, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(w) register: 50df18, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(w) register: 50df1c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(w) register: 50df20, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50df24, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(w) register: 50df28, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(w) register: 50df2c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de74, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 50de78, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50de7c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 50de80, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 50de84, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 50de94, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(w) register: 50de88, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50de8c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 50de90, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Trace of 'prof_trigger_03' saved in file 'prof_trigger_03.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : prof_trigger_04 
Event Value : 0
(w) register: 50de04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de60, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de64, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de68, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de6c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50df30, value: 00000010, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x4[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m | [0;32mGRP4[0m = [0;33m0[0m | [0;32mSIG4[0m = [0;33m0[0m | [0;32mGRP5[0m = [0;33m0[0m | [0;32mSIG5[0m = [0;33m0[0m }
(w) register: 50de5c, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_MODE[0m => { [0;32m0[0m = [0;35mB6[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(w) register: 50de58, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(r) register: 50de00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0[0m
(w) register: 50de00, value: 00008080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0x8080[0m
(r) register: 50de74, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 50def0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50def4, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(r) register: 50def8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(r) register: 50defc, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(r) register: 50de78, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 50df00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(r) register: 50df04, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(r) register: 50df08, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(r) register: 50df0c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(r) register: 50de7c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(r) register: 50df10, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df14, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(r) register: 50df18, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(r) register: 50df1c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(r) register: 50de80, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(r) register: 50df20, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(r) register: 50df24, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(r) register: 50df28, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(r) register: 50df2c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de60, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50def0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(w) register: 50def4, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(w) register: 50def8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(w) register: 50defc, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(w) register: 50df00, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(w) register: 50df04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(w) register: 50df08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(w) register: 50df0c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(w) register: 50df10, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(w) register: 50df14, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(w) register: 50df18, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(w) register: 50df1c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(w) register: 50df20, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50df24, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(w) register: 50df28, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(w) register: 50df2c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de74, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 50de78, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50de7c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 50de80, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 50de84, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 50de94, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(w) register: 50de88, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50de8c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 50de90, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Trace of 'prof_trigger_04' saved in file 'prof_trigger_04.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : prof_trigger_05 
Event Value : 0
(w) register: 50de04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de60, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de64, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de68, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de6c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50df30, value: 00000014, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x5[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m | [0;32mGRP4[0m = [0;33m0[0m | [0;32mSIG4[0m = [0;33m0[0m | [0;32mGRP5[0m = [0;33m0[0m | [0;32mSIG5[0m = [0;33m0[0m }
(w) register: 50de5c, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_MODE[0m => { [0;32m0[0m = [0;35mB6[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(w) register: 50de58, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(r) register: 50de00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0[0m
(w) register: 50de00, value: 00008080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0x8080[0m
(r) register: 50de74, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 50def0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50def4, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(r) register: 50def8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(r) register: 50defc, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(r) register: 50de78, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 50df00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(r) register: 50df04, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(r) register: 50df08, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(r) register: 50df0c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(r) register: 50de7c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(r) register: 50df10, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df14, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(r) register: 50df18, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(r) register: 50df1c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(r) register: 50de80, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(r) register: 50df20, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(r) register: 50df24, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(r) register: 50df28, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(r) register: 50df2c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de60, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50def0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(w) register: 50def4, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(w) register: 50def8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(w) register: 50defc, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(w) register: 50df00, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(w) register: 50df04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(w) register: 50df08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(w) register: 50df0c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(w) register: 50df10, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(w) register: 50df14, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(w) register: 50df18, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(w) register: 50df1c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(w) register: 50df20, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50df24, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(w) register: 50df28, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(w) register: 50df2c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de74, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 50de78, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50de7c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 50de80, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 50de84, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 50de94, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(w) register: 50de88, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50de8c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 50de90, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Trace of 'prof_trigger_05' saved in file 'prof_trigger_05.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : prof_trigger_06 
Event Value : 0
(w) register: 50de04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de60, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de64, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de68, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de6c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50df30, value: 00000018, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x6[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m | [0;32mGRP4[0m = [0;33m0[0m | [0;32mSIG4[0m = [0;33m0[0m | [0;32mGRP5[0m = [0;33m0[0m | [0;32mSIG5[0m = [0;33m0[0m }
(w) register: 50de5c, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_MODE[0m => { [0;32m0[0m = [0;35mB6[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(w) register: 50de58, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(r) register: 50de00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0[0m
(w) register: 50de00, value: 00008080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0x8080[0m
(r) register: 50de74, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 50def0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50def4, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(r) register: 50def8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(r) register: 50defc, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(r) register: 50de78, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 50df00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(r) register: 50df04, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(r) register: 50df08, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(r) register: 50df0c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(r) register: 50de7c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(r) register: 50df10, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df14, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(r) register: 50df18, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(r) register: 50df1c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(r) register: 50de80, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(r) register: 50df20, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(r) register: 50df24, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(r) register: 50df28, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(r) register: 50df2c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de60, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50def0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(w) register: 50def4, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(w) register: 50def8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(w) register: 50defc, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(w) register: 50df00, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(w) register: 50df04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(w) register: 50df08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(w) register: 50df0c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(w) register: 50df10, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(w) register: 50df14, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(w) register: 50df18, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(w) register: 50df1c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(w) register: 50df20, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50df24, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(w) register: 50df28, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(w) register: 50df2c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de74, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 50de78, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50de7c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 50de80, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 50de84, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 50de94, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(w) register: 50de88, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50de8c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 50de90, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Trace of 'prof_trigger_06' saved in file 'prof_trigger_06.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : prof_trigger_07 
Event Value : 0
(w) register: 50de04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de60, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de64, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de68, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de6c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50df30, value: 0000001c, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x7[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m | [0;32mGRP4[0m = [0;33m0[0m | [0;32mSIG4[0m = [0;33m0[0m | [0;32mGRP5[0m = [0;33m0[0m | [0;32mSIG5[0m = [0;33m0[0m }
(w) register: 50de5c, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_MODE[0m => { [0;32m0[0m = [0;35mB6[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(w) register: 50de58, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(r) register: 50de00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0[0m
(w) register: 50de00, value: 00008080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0x8080[0m
(r) register: 50de74, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 50def0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50def4, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(r) register: 50def8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(r) register: 50defc, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(r) register: 50de78, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 50df00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(r) register: 50df04, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(r) register: 50df08, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(r) register: 50df0c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(r) register: 50de7c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(r) register: 50df10, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df14, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(r) register: 50df18, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(r) register: 50df1c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(r) register: 50de80, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(r) register: 50df20, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(r) register: 50df24, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(r) register: 50df28, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(r) register: 50df2c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de60, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50def0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(w) register: 50def4, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(w) register: 50def8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(w) register: 50defc, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(w) register: 50df00, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(w) register: 50df04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(w) register: 50df08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(w) register: 50df0c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(w) register: 50df10, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(w) register: 50df14, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(w) register: 50df18, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(w) register: 50df1c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(w) register: 50df20, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50df24, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(w) register: 50df28, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(w) register: 50df2c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de74, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 50de78, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50de7c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 50de80, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 50de84, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 50de94, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(w) register: 50de88, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50de8c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 50de90, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Trace of 'prof_trigger_07' saved in file 'prof_trigger_07.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : warps_launched 
Event Value : 192
(w) register: 50de04, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SIGSEL[0m => { [0;32m0[0m = [0;33m0x2[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de60, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de64, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de68, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de6c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50df30, value: 0000001c, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x7[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m | [0;32mGRP4[0m = [0;33m0[0m | [0;32mSIG4[0m = [0;33m0[0m | [0;32mGRP5[0m = [0;33m0[0m | [0;32mSIG5[0m = [0;33m0[0m }
(w) register: 50de5c, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_MODE[0m => { [0;32m0[0m = [0;35mB6[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(w) register: 50de58, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(r) register: 50de00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0[0m
(w) register: 50de00, value: 00008080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0x8080[0m
(r) register: 50de74, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 50def0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50def4, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(r) register: 50def8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(r) register: 50defc, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(r) register: 50de78, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 50df00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(r) register: 50df04, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(r) register: 50df08, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(r) register: 50df0c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(r) register: 50de7c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(r) register: 50df10, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df14, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(r) register: 50df18, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(r) register: 50df1c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(r) register: 50de80, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(r) register: 50df20, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(r) register: 50df24, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(r) register: 50df28, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(r) register: 50df2c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(r) register: 50def0, value: 00000030, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50df00, value: 00000030, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0x30[0m
(r) register: 50df10, value: 00000030, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df20, value: 00000030, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50de60, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50def0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(w) register: 50def4, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(w) register: 50def8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(w) register: 50defc, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(w) register: 50df00, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(w) register: 50df04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(w) register: 50df08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(w) register: 50df0c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(w) register: 50df10, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(w) register: 50df14, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(w) register: 50df18, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(w) register: 50df1c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(w) register: 50df20, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50df24, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(w) register: 50df28, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(w) register: 50df2c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de74, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 50de78, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50de7c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 50de80, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 50de84, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 50de94, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(w) register: 50de88, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50de8c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 50de90, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Trace of 'warps_launched' saved in file 'warps_launched.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : inst_issued0 
Event Value : 12696
(w) register: 50de04, value: 00000003, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SIGSEL[0m => { [0;32m0[0m = [0;35mLAUNCH[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de60, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de64, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de68, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de6c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50df30, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m | [0;32mGRP4[0m = [0;33m0[0m | [0;32mSIG4[0m = [0;33m0[0m | [0;32mGRP5[0m = [0;33m0[0m | [0;32mSIG5[0m = [0;33m0[0m }
(w) register: 50de5c, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_MODE[0m => { [0;32m0[0m = [0;35mB6[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(w) register: 50de58, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(r) register: 50de00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0[0m
(w) register: 50de00, value: 00008080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0x8080[0m
(r) register: 50de74, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 50def0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50def4, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(r) register: 50def8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(r) register: 50defc, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(r) register: 50de78, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 50df00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(r) register: 50df04, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(r) register: 50df08, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(r) register: 50df0c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(r) register: 50de7c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(r) register: 50df10, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df14, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(r) register: 50df18, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(r) register: 50df1c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(r) register: 50de80, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(r) register: 50df20, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(r) register: 50df24, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(r) register: 50df28, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(r) register: 50df2c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(r) register: 50def0, value: 00000c64, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50df00, value: 00000c68, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0xc68[0m
(r) register: 50df10, value: 00000c64, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df20, value: 00000c68, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50de60, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50def0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(w) register: 50def4, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(w) register: 50def8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(w) register: 50defc, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(w) register: 50df00, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(w) register: 50df04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(w) register: 50df08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(w) register: 50df0c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(w) register: 50df10, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(w) register: 50df14, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(w) register: 50df18, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(w) register: 50df1c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(w) register: 50df20, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50df24, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(w) register: 50df28, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(w) register: 50df2c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de74, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 50de78, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50de7c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 50de80, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 50de84, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 50de94, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(w) register: 50de88, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50de8c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 50de90, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Trace of 'inst_issued0' saved in file 'inst_issued0.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : inst_issued1 
Event Value : 3928
(w) register: 50de04, value: 00000003, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SIGSEL[0m => { [0;32m0[0m = [0;35mLAUNCH[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de60, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de64, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de68, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de6c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50df30, value: 00000004, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x1[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m | [0;32mGRP4[0m = [0;33m0[0m | [0;32mSIG4[0m = [0;33m0[0m | [0;32mGRP5[0m = [0;33m0[0m | [0;32mSIG5[0m = [0;33m0[0m }
(w) register: 50de5c, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_MODE[0m => { [0;32m0[0m = [0;35mB6[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(w) register: 50de58, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(r) register: 50de00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0[0m
(w) register: 50de00, value: 00008080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0x8080[0m
(r) register: 50de74, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 50def0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50def4, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(r) register: 50def8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(r) register: 50defc, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(r) register: 50de78, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 50df00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(r) register: 50df04, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(r) register: 50df08, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(r) register: 50df0c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(r) register: 50de7c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(r) register: 50df10, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df14, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(r) register: 50df18, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(r) register: 50df1c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(r) register: 50de80, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(r) register: 50df20, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(r) register: 50df24, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(r) register: 50df28, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(r) register: 50df2c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(r) register: 50def0, value: 000003d6, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50df00, value: 000003d6, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0x3d6[0m
(r) register: 50df10, value: 000003d6, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df20, value: 000003d6, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50de60, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50def0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(w) register: 50def4, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(w) register: 50def8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(w) register: 50defc, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(w) register: 50df00, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(w) register: 50df04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(w) register: 50df08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(w) register: 50df0c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(w) register: 50df10, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(w) register: 50df14, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(w) register: 50df18, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(w) register: 50df1c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(w) register: 50df20, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50df24, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(w) register: 50df28, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(w) register: 50df2c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de74, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 50de78, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50de7c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 50de80, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 50de84, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 50de94, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(w) register: 50de88, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50de8c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 50de90, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Trace of 'inst_issued1' saved in file 'inst_issued1.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : inst_issued2 
Event Value : 192
(w) register: 50de04, value: 00000003, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SIGSEL[0m => { [0;32m0[0m = [0;35mLAUNCH[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de60, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de64, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de68, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de6c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50df30, value: 00000008, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x2[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m | [0;32mGRP4[0m = [0;33m0[0m | [0;32mSIG4[0m = [0;33m0[0m | [0;32mGRP5[0m = [0;33m0[0m | [0;32mSIG5[0m = [0;33m0[0m }
(w) register: 50de5c, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_MODE[0m => { [0;32m0[0m = [0;35mB6[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(w) register: 50de58, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(r) register: 50de00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0[0m
(w) register: 50de00, value: 00008080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0x8080[0m
(r) register: 50de74, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 50def0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50def4, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(r) register: 50def8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(r) register: 50defc, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(r) register: 50de78, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 50df00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(r) register: 50df04, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(r) register: 50df08, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(r) register: 50df0c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(r) register: 50de7c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(r) register: 50df10, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df14, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(r) register: 50df18, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(r) register: 50df1c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(r) register: 50de80, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(r) register: 50df20, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(r) register: 50df24, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(r) register: 50df28, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(r) register: 50df2c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(r) register: 50def0, value: 00000030, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50df00, value: 00000030, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0x30[0m
(r) register: 50df10, value: 00000030, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df20, value: 00000030, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50de60, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50def0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(w) register: 50def4, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(w) register: 50def8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(w) register: 50defc, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(w) register: 50df00, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(w) register: 50df04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(w) register: 50df08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(w) register: 50df0c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(w) register: 50df10, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(w) register: 50df14, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(w) register: 50df18, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(w) register: 50df1c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(w) register: 50df20, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50df24, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(w) register: 50df28, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(w) register: 50df2c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de74, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 50de78, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50de7c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 50de80, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 50de84, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 50de94, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(w) register: 50de88, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50de8c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 50de90, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Trace of 'inst_issued2' saved in file 'inst_issued2.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : inst_executed 
Event Value : 4032
(w) register: 50de04, value: 00000003, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SIGSEL[0m => { [0;32m0[0m = [0;35mLAUNCH[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de60, value: 00000003, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x3[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de64, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de68, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de6c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50df30, value: 0000020c, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x3[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0x4[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m | [0;32mGRP4[0m = [0;33m0[0m | [0;32mSIG4[0m = [0;33m0[0m | [0;32mGRP5[0m = [0;33m0[0m | [0;32mSIG5[0m = [0;33m0[0m }
(w) register: 50de5c, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_MODE[0m => { [0;32m0[0m = [0;35mB6[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(w) register: 50de58, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(r) register: 50de00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0[0m
(w) register: 50de00, value: 00008080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0x8080[0m
(r) register: 50de74, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 50def0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50def4, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(r) register: 50def8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(r) register: 50defc, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(r) register: 50de78, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 50df00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(r) register: 50df04, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(r) register: 50df08, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(r) register: 50df0c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(r) register: 50de7c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(r) register: 50df10, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df14, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(r) register: 50df18, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(r) register: 50df1c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(r) register: 50de80, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(r) register: 50df20, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(r) register: 50df24, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(r) register: 50df28, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(r) register: 50df2c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(r) register: 50def0, value: 000003f0, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50df00, value: 000003f0, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0x3f0[0m
(r) register: 50df10, value: 000003f0, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df20, value: 000003f0, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50de60, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50def0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(w) register: 50def4, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(w) register: 50def8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(w) register: 50defc, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(w) register: 50df00, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(w) register: 50df04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(w) register: 50df08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(w) register: 50df0c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(w) register: 50df10, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(w) register: 50df14, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(w) register: 50df18, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(w) register: 50df1c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(w) register: 50df20, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50df24, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(w) register: 50df28, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(w) register: 50df2c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de74, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 50de78, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50de7c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 50de80, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 50de84, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 50de94, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(w) register: 50de88, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50de8c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 50de90, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Trace of 'inst_executed' saved in file 'inst_executed.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : thread_inst_executed 
Event Value : 132112
(w) register: 50de04, value: 00000004, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SIGSEL[0m => { [0;32m0[0m = [0;35mEXEC[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de60, value: 0000003f, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x3f[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de64, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de68, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de6c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50df30, value: 29062080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0x1[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0x2[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0x3[0m | [0;32mGRP4[0m = [0;33m0[0m | [0;32mSIG4[0m = [0;33m0x4[0m | [0;32mGRP5[0m = [0;33m0[0m | [0;32mSIG5[0m = [0;33m0x5[0m }
(w) register: 50de5c, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_MODE[0m => { [0;32m0[0m = [0;35mB6[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(w) register: 50de58, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(r) register: 50de00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0[0m
(w) register: 50de00, value: 00008080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0x8080[0m
(r) register: 50de74, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 50def0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50def4, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(r) register: 50def8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(r) register: 50defc, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(r) register: 50de78, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 50df00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(r) register: 50df04, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(r) register: 50df08, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(r) register: 50df0c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(r) register: 50de7c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(r) register: 50df10, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df14, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(r) register: 50df18, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(r) register: 50df1c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(r) register: 50de80, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(r) register: 50df20, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(r) register: 50df24, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(r) register: 50df28, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(r) register: 50df2c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(r) register: 50def0, value: 000040d0, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50df00, value: 000040d0, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0x40d0[0m
(r) register: 50df10, value: 00004068, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df20, value: 00004000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50de60, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50def0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(w) register: 50def4, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(w) register: 50def8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(w) register: 50defc, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(w) register: 50df00, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(w) register: 50df04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(w) register: 50df08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(w) register: 50df0c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(w) register: 50df10, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(w) register: 50df14, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(w) register: 50df18, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(w) register: 50df1c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(w) register: 50df20, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50df24, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(w) register: 50df28, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(w) register: 50df2c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de74, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 50de78, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50de7c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 50de80, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 50de84, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 50de94, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(w) register: 50de88, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50de8c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 50de90, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Trace of 'thread_inst_executed' saved in file 'thread_inst_executed.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : not_predicated_off_thread_inst_executed 
Event Value : 122880
(w) register: 50de04, value: 00000005, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SIGSEL[0m => { [0;32m0[0m = [0;35mISSUE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de60, value: 0000003f, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x3f[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de64, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de68, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de6c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50df30, value: 29062080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0x1[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0x2[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0x3[0m | [0;32mGRP4[0m = [0;33m0[0m | [0;32mSIG4[0m = [0;33m0x4[0m | [0;32mGRP5[0m = [0;33m0[0m | [0;32mSIG5[0m = [0;33m0x5[0m }
(w) register: 50de5c, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_MODE[0m => { [0;32m0[0m = [0;35mB6[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(w) register: 50de58, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(r) register: 50de00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0[0m
(w) register: 50de00, value: 00008080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0x8080[0m
(r) register: 50de74, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 50def0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50def4, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(r) register: 50def8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(r) register: 50defc, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(r) register: 50de78, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 50df00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(r) register: 50df04, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(r) register: 50df08, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(r) register: 50df0c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(r) register: 50de7c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(r) register: 50df10, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df14, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(r) register: 50df18, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(r) register: 50df1c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(r) register: 50de80, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(r) register: 50df20, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(r) register: 50df24, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(r) register: 50df28, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(r) register: 50df2c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(r) register: 50def0, value: 00003c00, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50df00, value: 00003c00, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0x3c00[0m
(r) register: 50df10, value: 00003c00, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df20, value: 00003c00, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50de60, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50def0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(w) register: 50def4, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(w) register: 50def8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(w) register: 50defc, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(w) register: 50df00, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(w) register: 50df04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(w) register: 50df08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(w) register: 50df0c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(w) register: 50df10, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(w) register: 50df14, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(w) register: 50df18, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(w) register: 50df1c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(w) register: 50df20, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50df24, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(w) register: 50df28, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(w) register: 50df2c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de74, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 50de78, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50de7c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 50de80, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 50de84, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 50de94, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(w) register: 50de88, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50de8c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 50de90, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Trace of 'not_predicated_off_thread_inst_executed' saved in file 'not_predicated_off_thread_inst_executed.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : local_store 
Event Value : 0
(w) register: 50de04, value: 00000006, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SIGSEL[0m => { [0;32m0[0m = [0;33m0x6[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de60, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de64, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de68, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de6c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50df30, value: 00000018, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x6[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m | [0;32mGRP4[0m = [0;33m0[0m | [0;32mSIG4[0m = [0;33m0[0m | [0;32mGRP5[0m = [0;33m0[0m | [0;32mSIG5[0m = [0;33m0[0m }
(w) register: 50de5c, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_MODE[0m => { [0;32m0[0m = [0;35mB6[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(w) register: 50de58, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(r) register: 50de00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0[0m
(w) register: 50de00, value: 00008080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0x8080[0m
(r) register: 50de74, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 50def0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50def4, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(r) register: 50def8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(r) register: 50defc, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(r) register: 50de78, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 50df00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(r) register: 50df04, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(r) register: 50df08, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(r) register: 50df0c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(r) register: 50de7c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(r) register: 50df10, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df14, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(r) register: 50df18, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(r) register: 50df1c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(r) register: 50de80, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(r) register: 50df20, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(r) register: 50df24, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(r) register: 50df28, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(r) register: 50df2c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de60, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50def0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(w) register: 50def4, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(w) register: 50def8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(w) register: 50defc, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(w) register: 50df00, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(w) register: 50df04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(w) register: 50df08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(w) register: 50df0c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(w) register: 50df10, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(w) register: 50df14, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(w) register: 50df18, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(w) register: 50df1c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(w) register: 50df20, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50df24, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(w) register: 50df28, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(w) register: 50df2c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de74, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 50de78, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50de7c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 50de80, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 50de84, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 50de94, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(w) register: 50de88, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50de8c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 50de90, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Trace of 'local_store' saved in file 'local_store.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : local_load 
Event Value : 0
(w) register: 50de04, value: 00000006, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SIGSEL[0m => { [0;32m0[0m = [0;33m0x6[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de60, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de64, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de68, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de6c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50df30, value: 0000001c, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x7[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m | [0;32mGRP4[0m = [0;33m0[0m | [0;32mSIG4[0m = [0;33m0[0m | [0;32mGRP5[0m = [0;33m0[0m | [0;32mSIG5[0m = [0;33m0[0m }
(w) register: 50de5c, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_MODE[0m => { [0;32m0[0m = [0;35mB6[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(w) register: 50de58, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(r) register: 50de00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0[0m
(w) register: 50de00, value: 00008080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0x8080[0m
(r) register: 50de74, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 50def0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50def4, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(r) register: 50def8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(r) register: 50defc, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(r) register: 50de78, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 50df00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(r) register: 50df04, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(r) register: 50df08, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(r) register: 50df0c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(r) register: 50de7c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(r) register: 50df10, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df14, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(r) register: 50df18, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(r) register: 50df1c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(r) register: 50de80, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(r) register: 50df20, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(r) register: 50df24, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(r) register: 50df28, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(r) register: 50df2c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de60, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50def0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(w) register: 50def4, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(w) register: 50def8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(w) register: 50defc, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(w) register: 50df00, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(w) register: 50df04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(w) register: 50df08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(w) register: 50df0c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(w) register: 50df10, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(w) register: 50df14, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(w) register: 50df18, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(w) register: 50df1c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(w) register: 50df20, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50df24, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(w) register: 50df28, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(w) register: 50df2c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de74, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 50de78, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50de7c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 50de80, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 50de84, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 50de94, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(w) register: 50de88, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50de8c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 50de90, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Trace of 'local_load' saved in file 'local_load.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : shared_load 
Event Value : 0
(w) register: 50de04, value: 00000007, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SIGSEL[0m => { [0;32m0[0m = [0;33m0x7[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de60, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de64, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de68, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de6c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50df30, value: 00000018, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x6[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m | [0;32mGRP4[0m = [0;33m0[0m | [0;32mSIG4[0m = [0;33m0[0m | [0;32mGRP5[0m = [0;33m0[0m | [0;32mSIG5[0m = [0;33m0[0m }
(w) register: 50de5c, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_MODE[0m => { [0;32m0[0m = [0;35mB6[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(w) register: 50de58, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(r) register: 50de00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0[0m
(w) register: 50de00, value: 00008080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0x8080[0m
(r) register: 50de74, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 50def0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50def4, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(r) register: 50def8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(r) register: 50defc, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(r) register: 50de78, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 50df00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(r) register: 50df04, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(r) register: 50df08, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(r) register: 50df0c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(r) register: 50de7c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(r) register: 50df10, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df14, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(r) register: 50df18, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(r) register: 50df1c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(r) register: 50de80, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(r) register: 50df20, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(r) register: 50df24, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(r) register: 50df28, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(r) register: 50df2c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de60, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50def0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(w) register: 50def4, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(w) register: 50def8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(w) register: 50defc, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(w) register: 50df00, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(w) register: 50df04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(w) register: 50df08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(w) register: 50df0c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(w) register: 50df10, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(w) register: 50df14, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(w) register: 50df18, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(w) register: 50df1c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(w) register: 50df20, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50df24, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(w) register: 50df28, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(w) register: 50df2c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de74, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 50de78, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50de7c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 50de80, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 50de84, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 50de94, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(w) register: 50de88, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50de8c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 50de90, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Trace of 'shared_load' saved in file 'shared_load.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : shared_store 
Event Value : 0
(w) register: 50de04, value: 00000007, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SIGSEL[0m => { [0;32m0[0m = [0;33m0x7[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de60, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de64, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de68, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de6c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50df30, value: 0000001c, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x7[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m | [0;32mGRP4[0m = [0;33m0[0m | [0;32mSIG4[0m = [0;33m0[0m | [0;32mGRP5[0m = [0;33m0[0m | [0;32mSIG5[0m = [0;33m0[0m }
(w) register: 50de5c, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_MODE[0m => { [0;32m0[0m = [0;35mB6[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(w) register: 50de58, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(r) register: 50de00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0[0m
(w) register: 50de00, value: 00008080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0x8080[0m
(r) register: 50de74, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 50def0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50def4, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(r) register: 50def8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(r) register: 50defc, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(r) register: 50de78, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 50df00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(r) register: 50df04, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(r) register: 50df08, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(r) register: 50df0c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(r) register: 50de7c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(r) register: 50df10, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df14, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(r) register: 50df18, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(r) register: 50df1c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(r) register: 50de80, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(r) register: 50df20, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(r) register: 50df24, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(r) register: 50df28, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(r) register: 50df2c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de60, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50def0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(w) register: 50def4, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(w) register: 50def8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(w) register: 50defc, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(w) register: 50df00, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(w) register: 50df04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(w) register: 50df08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(w) register: 50df0c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(w) register: 50df10, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(w) register: 50df14, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(w) register: 50df18, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(w) register: 50df1c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(w) register: 50df20, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50df24, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(w) register: 50df28, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(w) register: 50df2c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de74, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 50de78, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50de7c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 50de80, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 50de84, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 50de94, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(w) register: 50de88, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50de8c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 50de90, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Trace of 'shared_store' saved in file 'shared_store.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : shared_atom_cas 
Event Value : 0
(w) register: 50de04, value: 00000008, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SIGSEL[0m => { [0;32m0[0m = [0;33m0x8[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de60, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de64, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de68, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de6c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50df30, value: 00000018, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x6[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m | [0;32mGRP4[0m = [0;33m0[0m | [0;32mSIG4[0m = [0;33m0[0m | [0;32mGRP5[0m = [0;33m0[0m | [0;32mSIG5[0m = [0;33m0[0m }
(w) register: 50de5c, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_MODE[0m => { [0;32m0[0m = [0;35mB6[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(w) register: 50de58, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(r) register: 50de00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0[0m
(w) register: 50de00, value: 00008080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0x8080[0m
(r) register: 50de74, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 50def0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50def4, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(r) register: 50def8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(r) register: 50defc, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(r) register: 50de78, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 50df00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(r) register: 50df04, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(r) register: 50df08, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(r) register: 50df0c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(r) register: 50de7c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(r) register: 50df10, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df14, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(r) register: 50df18, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(r) register: 50df1c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(r) register: 50de80, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(r) register: 50df20, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(r) register: 50df24, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(r) register: 50df28, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(r) register: 50df2c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de60, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50def0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(w) register: 50def4, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(w) register: 50def8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(w) register: 50defc, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(w) register: 50df00, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(w) register: 50df04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(w) register: 50df08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(w) register: 50df0c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(w) register: 50df10, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(w) register: 50df14, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(w) register: 50df18, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(w) register: 50df1c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(w) register: 50df20, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50df24, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(w) register: 50df28, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(w) register: 50df2c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de74, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 50de78, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50de7c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 50de80, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 50de84, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 50de94, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(w) register: 50de88, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50de8c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 50de90, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Trace of 'shared_atom_cas' saved in file 'shared_atom_cas.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : shared_atom 
Event Value : 0
(w) register: 50de04, value: 00000008, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SIGSEL[0m => { [0;32m0[0m = [0;33m0x8[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de60, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de64, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de68, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de6c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50df30, value: 0000001c, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x7[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m | [0;32mGRP4[0m = [0;33m0[0m | [0;32mSIG4[0m = [0;33m0[0m | [0;32mGRP5[0m = [0;33m0[0m | [0;32mSIG5[0m = [0;33m0[0m }
(w) register: 50de5c, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_MODE[0m => { [0;32m0[0m = [0;35mB6[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(w) register: 50de58, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(r) register: 50de00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0[0m
(w) register: 50de00, value: 00008080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0x8080[0m
(r) register: 50de74, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 50def0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50def4, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(r) register: 50def8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(r) register: 50defc, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(r) register: 50de78, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 50df00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(r) register: 50df04, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(r) register: 50df08, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(r) register: 50df0c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(r) register: 50de7c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(r) register: 50df10, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df14, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(r) register: 50df18, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(r) register: 50df1c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(r) register: 50de80, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(r) register: 50df20, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(r) register: 50df24, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(r) register: 50df28, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(r) register: 50df2c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de60, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50def0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(w) register: 50def4, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(w) register: 50def8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(w) register: 50defc, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(w) register: 50df00, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(w) register: 50df04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(w) register: 50df08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(w) register: 50df0c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(w) register: 50df10, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(w) register: 50df14, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(w) register: 50df18, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(w) register: 50df1c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(w) register: 50df20, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50df24, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(w) register: 50df28, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(w) register: 50df2c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de74, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 50de78, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50de7c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 50de80, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 50de84, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 50de94, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(w) register: 50de88, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50de8c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 50de90, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Trace of 'shared_atom' saved in file 'shared_atom.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : global_atom_cas 
Event Value : 0
(w) register: 50de04, value: 0000000a, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SIGSEL[0m => { [0;32m0[0m = [0;33m0xa[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de60, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de64, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de68, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de6c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50df30, value: 00000018, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x6[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m | [0;32mGRP4[0m = [0;33m0[0m | [0;32mSIG4[0m = [0;33m0[0m | [0;32mGRP5[0m = [0;33m0[0m | [0;32mSIG5[0m = [0;33m0[0m }
(w) register: 50de5c, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_MODE[0m => { [0;32m0[0m = [0;35mB6[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(w) register: 50de58, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(r) register: 50de00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0[0m
(w) register: 50de00, value: 00008080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0x8080[0m
(r) register: 50de74, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 50def0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50def4, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(r) register: 50def8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(r) register: 50defc, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(r) register: 50de78, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 50df00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(r) register: 50df04, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(r) register: 50df08, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(r) register: 50df0c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(r) register: 50de7c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(r) register: 50df10, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df14, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(r) register: 50df18, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(r) register: 50df1c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(r) register: 50de80, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(r) register: 50df20, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(r) register: 50df24, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(r) register: 50df28, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(r) register: 50df2c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de60, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50def0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(w) register: 50def4, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(w) register: 50def8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(w) register: 50defc, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(w) register: 50df00, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(w) register: 50df04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(w) register: 50df08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(w) register: 50df0c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(w) register: 50df10, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(w) register: 50df14, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(w) register: 50df18, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(w) register: 50df1c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(w) register: 50df20, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50df24, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(w) register: 50df28, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(w) register: 50df2c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de74, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 50de78, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50de7c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 50de80, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 50de84, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 50de94, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(w) register: 50de88, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50de8c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 50de90, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Trace of 'global_atom_cas' saved in file 'global_atom_cas.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : atom_count 
Event Value : 0
(w) register: 50de04, value: 0000000a, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SIGSEL[0m => { [0;32m0[0m = [0;33m0xa[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de60, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de64, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de68, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de6c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50df30, value: 0000001c, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x7[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m | [0;32mGRP4[0m = [0;33m0[0m | [0;32mSIG4[0m = [0;33m0[0m | [0;32mGRP5[0m = [0;33m0[0m | [0;32mSIG5[0m = [0;33m0[0m }
(w) register: 50de5c, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_MODE[0m => { [0;32m0[0m = [0;35mB6[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(w) register: 50de58, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(r) register: 50de00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0[0m
(w) register: 50de00, value: 00008080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0x8080[0m
(r) register: 50de74, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 50def0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50def4, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(r) register: 50def8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(r) register: 50defc, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(r) register: 50de78, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 50df00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(r) register: 50df04, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(r) register: 50df08, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(r) register: 50df0c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(r) register: 50de7c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(r) register: 50df10, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df14, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(r) register: 50df18, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(r) register: 50df1c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(r) register: 50de80, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(r) register: 50df20, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(r) register: 50df24, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(r) register: 50df28, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(r) register: 50df2c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de60, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50def0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(w) register: 50def4, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(w) register: 50def8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(w) register: 50defc, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(w) register: 50df00, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(w) register: 50df04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(w) register: 50df08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(w) register: 50df0c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(w) register: 50df10, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(w) register: 50df14, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(w) register: 50df18, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(w) register: 50df1c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(w) register: 50df20, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50df24, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(w) register: 50df28, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(w) register: 50df2c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de74, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 50de78, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50de7c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 50de80, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 50de84, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 50de94, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(w) register: 50de88, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50de8c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 50de90, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Trace of 'atom_count' saved in file 'atom_count.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : global_load 
Event Value : 384
(w) register: 50de04, value: 0000000b, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SIGSEL[0m => { [0;32m0[0m = [0;33m0xb[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de60, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de64, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de68, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de6c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50df30, value: 00000018, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x6[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m | [0;32mGRP4[0m = [0;33m0[0m | [0;32mSIG4[0m = [0;33m0[0m | [0;32mGRP5[0m = [0;33m0[0m | [0;32mSIG5[0m = [0;33m0[0m }
(w) register: 50de5c, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_MODE[0m => { [0;32m0[0m = [0;35mB6[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(w) register: 50de58, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(r) register: 50de00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0[0m
(w) register: 50de00, value: 00008080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0x8080[0m
(r) register: 50de74, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 50def0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50def4, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(r) register: 50def8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(r) register: 50defc, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(r) register: 50de78, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 50df00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(r) register: 50df04, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(r) register: 50df08, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(r) register: 50df0c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(r) register: 50de7c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(r) register: 50df10, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df14, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(r) register: 50df18, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(r) register: 50df1c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(r) register: 50de80, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(r) register: 50df20, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(r) register: 50df24, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(r) register: 50df28, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(r) register: 50df2c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(r) register: 50def0, value: 00000060, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50df00, value: 00000060, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0x60[0m
(r) register: 50df10, value: 00000060, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df20, value: 00000060, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50de60, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50def0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(w) register: 50def4, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(w) register: 50def8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(w) register: 50defc, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(w) register: 50df00, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(w) register: 50df04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(w) register: 50df08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(w) register: 50df0c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(w) register: 50df10, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(w) register: 50df14, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(w) register: 50df18, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(w) register: 50df1c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(w) register: 50df20, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50df24, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(w) register: 50df28, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(w) register: 50df2c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de74, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 50de78, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50de7c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 50de80, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 50de84, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 50de94, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(w) register: 50de88, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50de8c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 50de90, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Trace of 'global_load' saved in file 'global_load.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : global_store 
Event Value : 192
(w) register: 50de04, value: 0000000b, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SIGSEL[0m => { [0;32m0[0m = [0;33m0xb[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de60, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de64, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de68, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de6c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50df30, value: 0000001c, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x7[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m | [0;32mGRP4[0m = [0;33m0[0m | [0;32mSIG4[0m = [0;33m0[0m | [0;32mGRP5[0m = [0;33m0[0m | [0;32mSIG5[0m = [0;33m0[0m }
(w) register: 50de5c, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_MODE[0m => { [0;32m0[0m = [0;35mB6[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(w) register: 50de58, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(r) register: 50de00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0[0m
(w) register: 50de00, value: 00008080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0x8080[0m
(r) register: 50de74, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 50def0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50def4, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(r) register: 50def8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(r) register: 50defc, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(r) register: 50de78, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 50df00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(r) register: 50df04, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(r) register: 50df08, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(r) register: 50df0c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(r) register: 50de7c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(r) register: 50df10, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df14, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(r) register: 50df18, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(r) register: 50df1c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(r) register: 50de80, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(r) register: 50df20, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(r) register: 50df24, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(r) register: 50df28, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(r) register: 50df2c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(r) register: 50def0, value: 00000030, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50df00, value: 00000030, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0x30[0m
(r) register: 50df10, value: 00000030, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df20, value: 00000030, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50de60, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50def0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(w) register: 50def4, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(w) register: 50def8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(w) register: 50defc, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(w) register: 50df00, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(w) register: 50df04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(w) register: 50df08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(w) register: 50df0c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(w) register: 50df10, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(w) register: 50df14, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(w) register: 50df18, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(w) register: 50df1c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(w) register: 50df20, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50df24, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(w) register: 50df28, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(w) register: 50df2c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de74, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 50de78, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50de7c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 50de80, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 50de84, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 50de94, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(w) register: 50de88, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50de8c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 50de90, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Trace of 'global_store' saved in file 'global_store.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : gred_count 
Event Value : 0
(w) register: 50de04, value: 0000000f, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SIGSEL[0m => { [0;32m0[0m = [0;33m0xf[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de60, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de64, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de68, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de6c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50df30, value: 00000018, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x6[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m | [0;32mGRP4[0m = [0;33m0[0m | [0;32mSIG4[0m = [0;33m0[0m | [0;32mGRP5[0m = [0;33m0[0m | [0;32mSIG5[0m = [0;33m0[0m }
(w) register: 50de5c, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_MODE[0m => { [0;32m0[0m = [0;35mB6[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(w) register: 50de58, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(r) register: 50de00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0[0m
(w) register: 50de00, value: 00008080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0x8080[0m
(r) register: 50de74, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 50def0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50def4, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(r) register: 50def8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(r) register: 50defc, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(r) register: 50de78, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 50df00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(r) register: 50df04, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(r) register: 50df08, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(r) register: 50df0c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(r) register: 50de7c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(r) register: 50df10, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df14, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(r) register: 50df18, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(r) register: 50df1c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(r) register: 50de80, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(r) register: 50df20, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(r) register: 50df24, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(r) register: 50df28, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(r) register: 50df2c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de60, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50def0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(w) register: 50def4, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(w) register: 50def8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(w) register: 50defc, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(w) register: 50df00, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(w) register: 50df04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(w) register: 50df08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(w) register: 50df0c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(w) register: 50df10, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(w) register: 50df14, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(w) register: 50df18, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(w) register: 50df1c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(w) register: 50df20, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50df24, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(w) register: 50df28, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(w) register: 50df2c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de74, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 50de78, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50de7c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 50de80, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 50de84, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 50de94, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(w) register: 50de88, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50de8c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 50de90, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Trace of 'gred_count' saved in file 'gred_count.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : divergent_branch 
Event Value : 0
(w) register: 50de04, value: 0000001a, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SIGSEL[0m => { [0;32m0[0m = [0;33m0x1a[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de60, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de64, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de68, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de6c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50df30, value: 00000004, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x1[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m | [0;32mGRP4[0m = [0;33m0[0m | [0;32mSIG4[0m = [0;33m0[0m | [0;32mGRP5[0m = [0;33m0[0m | [0;32mSIG5[0m = [0;33m0[0m }
(w) register: 50de5c, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_MODE[0m => { [0;32m0[0m = [0;35mB6[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(w) register: 50de58, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(r) register: 50de00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0[0m
(w) register: 50de00, value: 00008080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0x8080[0m
(r) register: 50de74, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 50def0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50def4, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(r) register: 50def8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(r) register: 50defc, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(r) register: 50de78, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 50df00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(r) register: 50df04, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(r) register: 50df08, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(r) register: 50df0c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(r) register: 50de7c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(r) register: 50df10, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df14, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(r) register: 50df18, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(r) register: 50df1c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(r) register: 50de80, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(r) register: 50df20, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(r) register: 50df24, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(r) register: 50df28, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(r) register: 50df2c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de60, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50def0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(w) register: 50def4, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(w) register: 50def8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(w) register: 50defc, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(w) register: 50df00, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(w) register: 50df04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(w) register: 50df08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(w) register: 50df0c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(w) register: 50df10, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(w) register: 50df14, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(w) register: 50df18, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(w) register: 50df1c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(w) register: 50df20, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50df24, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(w) register: 50df28, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(w) register: 50df2c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de74, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 50de78, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50de7c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 50de80, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 50de84, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 50de94, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(w) register: 50de88, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50de8c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 50de90, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Trace of 'divergent_branch' saved in file 'divergent_branch.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : branch 
Event Value : 384
(w) register: 50de04, value: 0000001a, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SIGSEL[0m => { [0;32m0[0m = [0;33m0x1a[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de60, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de64, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de68, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de6c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50df30, value: 00000010, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x4[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m | [0;32mGRP4[0m = [0;33m0[0m | [0;32mSIG4[0m = [0;33m0[0m | [0;32mGRP5[0m = [0;33m0[0m | [0;32mSIG5[0m = [0;33m0[0m }
(w) register: 50de5c, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_MODE[0m => { [0;32m0[0m = [0;35mB6[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(w) register: 50de58, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(r) register: 50de00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0[0m
(w) register: 50de00, value: 00008080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0x8080[0m
(r) register: 50de74, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 50def0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50def4, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(r) register: 50def8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(r) register: 50defc, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(r) register: 50de78, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 50df00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(r) register: 50df04, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(r) register: 50df08, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(r) register: 50df0c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(r) register: 50de7c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(r) register: 50df10, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df14, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(r) register: 50df18, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(r) register: 50df1c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(r) register: 50de80, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(r) register: 50df20, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(r) register: 50df24, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(r) register: 50df28, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(r) register: 50df2c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(r) register: 50def0, value: 00000060, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(r) register: 50df00, value: 00000060, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0x60[0m
(r) register: 50df10, value: 00000060, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(r) register: 50df20, value: 00000060, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50de60, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50def0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(w) register: 50def4, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(w) register: 50def8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(w) register: 50defc, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(w) register: 50df00, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(w) register: 50df04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(w) register: 50df08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(w) register: 50df0c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(w) register: 50df10, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(w) register: 50df14, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(w) register: 50df18, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(w) register: 50df1c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(w) register: 50df20, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50df24, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(w) register: 50df28, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(w) register: 50df2c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de74, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 50de78, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50de7c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 50de80, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 50de84, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 50de94, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(w) register: 50de88, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50de8c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 50de90, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Trace of 'branch' saved in file 'branch.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : active_cycles 
Event Value : 4149
(w) register: 50de04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de60, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de64, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de68, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de6c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50df40, value: 00000004, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x1[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m | [0;32mGRP4[0m = [0;33m0[0m | [0;32mSIG4[0m = [0;33m0[0m | [0;32mGRP5[0m = [0;33m0[0m | [0;32mSIG5[0m = [0;33m0[0m }
(w) register: 50de5c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(w) register: 50de58, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_MODE[0m => { [0;32m0[0m = [0;35mB6[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(r) register: 50de00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0[0m
(w) register: 50de00, value: 00000080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0x80[0m
(r) register: 50de94, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(r) register: 50de84, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(r) register: 50de88, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(r) register: 50de8c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(r) register: 50de90, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(r) register: 50de84, value: 00001035, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0x1035[0m
(w) register: 50de68, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50def0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(w) register: 50def4, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(w) register: 50def8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(w) register: 50defc, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(w) register: 50df00, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(w) register: 50df04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(w) register: 50df08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(w) register: 50df0c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(w) register: 50df10, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(w) register: 50df14, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(w) register: 50df18, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(w) register: 50df1c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(w) register: 50df20, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50df24, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(w) register: 50df28, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(w) register: 50df2c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de74, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 50de78, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50de7c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 50de80, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 50de84, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 50de94, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(w) register: 50de88, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50de8c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 50de90, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Trace of 'active_cycles' saved in file 'active_cycles.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : active_warps 
Event Value : 218300
(w) register: 50de04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de60, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de64, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de68, value: 00030003, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0x3[0m | [0;32m1[0m = [0;33m0x3[0m }
(w) register: 50de6c, value: 00000003, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0x3[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50df40, value: 00000188, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x2[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0x3[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m | [0;32mGRP4[0m = [0;33m0[0m | [0;32mSIG4[0m = [0;33m0[0m | [0;32mGRP5[0m = [0;33m0[0m | [0;32mSIG5[0m = [0;33m0[0m }
(w) register: 50df44, value: 00000290, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SRCSEL[0m[[0;33m0x1[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x4[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0x5[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m | [0;32mGRP4[0m = [0;33m0[0m | [0;32mSIG4[0m = [0;33m0[0m | [0;32mGRP5[0m = [0;33m0[0m | [0;32mSIG5[0m = [0;33m0[0m }
(w) register: 50df48, value: 00000398, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SRCSEL[0m[[0;33m0x2[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x6[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0x7[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m | [0;32mGRP4[0m = [0;33m0[0m | [0;32mSIG4[0m = [0;33m0[0m | [0;32mGRP5[0m = [0;33m0[0m | [0;32mSIG5[0m = [0;33m0[0m }
(w) register: 50de5c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(w) register: 50de58, value: 00000222, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_MODE[0m => { [0;32m0[0m = [0;35mB6[0m | [0;32m0[0m = [0;35mB6[0m | [0;32m0[0m = [0;35mB6[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(r) register: 50de00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0[0m
(w) register: 50de00, value: 00000080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0x80[0m
(r) register: 50de00, value: 00000080, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0x80[0m
(r) register: 50de94, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(r) register: 50de84, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(r) register: 50de88, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(r) register: 50de8c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(r) register: 50de90, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(r) register: 50de84, value: 00000a8a, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0xa8a[0m
(r) register: 50de88, value: 00000c8d, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0xc8d[0m
(r) register: 50de8c, value: 000016da, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0x16da[0m
(w) register: 50de68, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de6c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50def0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(w) register: 50def4, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(w) register: 50def8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(w) register: 50defc, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(w) register: 50df00, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(w) register: 50df04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(w) register: 50df08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(w) register: 50df0c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(w) register: 50df10, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(w) register: 50df14, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(w) register: 50df18, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(w) register: 50df1c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(w) register: 50df20, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50df24, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(w) register: 50df28, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(w) register: 50df2c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de74, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 50de78, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50de7c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 50de80, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 50de84, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 50de94, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(w) register: 50de88, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50de8c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 50de90, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Trace of 'active_warps' saved in file 'active_warps.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : active_ctas 
Event Value : 28755
(w) register: 50de04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de08, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SIGSEL[0m => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de60, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de64, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de68, value: 0000003f, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0x3f[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de6c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50df40, value: 29062080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0x1[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0x2[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0x3[0m | [0;32mGRP4[0m = [0;33m0[0m | [0;32mSIG4[0m = [0;33m0x4[0m | [0;32mGRP5[0m = [0;33m0[0m | [0;32mSIG5[0m = [0;33m0x5[0m }
(w) register: 50de5c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(w) register: 50de58, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_MODE[0m => { [0;32m0[0m = [0;35mB6[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(r) register: 50de00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0[0m
(w) register: 50de00, value: 00000080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0x80[0m
(r) register: 50de94, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(r) register: 50de84, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(r) register: 50de88, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(r) register: 50de8c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(r) register: 50de90, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(r) register: 50de84, value: 00007053, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0x7053[0m
(w) register: 50de68, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50def0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(w) register: 50def4, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(w) register: 50def8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(w) register: 50defc, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(w) register: 50df00, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(w) register: 50df04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(w) register: 50df08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(w) register: 50df0c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(w) register: 50df10, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(w) register: 50df14, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(w) register: 50df18, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(w) register: 50df1c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(w) register: 50df20, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50df24, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(w) register: 50df28, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(w) register: 50df2c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de74, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 50de78, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50de7c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 50de80, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 50de84, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 50de94, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(w) register: 50de88, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50de8c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 50de90, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Trace of 'active_ctas' saved in file 'active_ctas.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : sm_cta_launched 
Event Value : 24
(w) register: 50de04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de08, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SIGSEL[0m => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de60, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de64, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de68, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de6c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50df40, value: 00000018, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x6[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m | [0;32mGRP4[0m = [0;33m0[0m | [0;32mSIG4[0m = [0;33m0[0m | [0;32mGRP5[0m = [0;33m0[0m | [0;32mSIG5[0m = [0;33m0[0m }
(w) register: 50de5c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(w) register: 50de58, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_MODE[0m => { [0;32m0[0m = [0;35mB6[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(r) register: 50de00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0[0m
(w) register: 50de00, value: 00000080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0x80[0m
(r) register: 50de94, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(r) register: 50de84, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(r) register: 50de88, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(r) register: 50de8c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(r) register: 50de90, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(r) register: 50de84, value: 00000018, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0x18[0m
(w) register: 50de68, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50def0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(w) register: 50def4, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(w) register: 50def8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(w) register: 50defc, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(w) register: 50df00, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(w) register: 50df04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(w) register: 50df08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(w) register: 50df0c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(w) register: 50df10, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(w) register: 50df14, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(w) register: 50df18, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(w) register: 50df1c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(w) register: 50df20, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50df24, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(w) register: 50df28, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(w) register: 50df2c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de74, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 50de78, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50de7c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 50de80, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 50de84, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 50de94, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(w) register: 50de88, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50de8c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 50de90, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Trace of 'sm_cta_launched' saved in file 'sm_cta_launched.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : shared_ld_bank_conflict 
Event Value : 0
(w) register: 50de04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de08, value: 0000000e, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SIGSEL[0m => { [0;32m0[0m = [0;35mTRANSACTION[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de60, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de64, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de68, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de6c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50df40, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m | [0;32mGRP4[0m = [0;33m0[0m | [0;32mSIG4[0m = [0;33m0[0m | [0;32mGRP5[0m = [0;33m0[0m | [0;32mSIG5[0m = [0;33m0[0m }
(w) register: 50de5c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(w) register: 50de58, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_MODE[0m => { [0;32m0[0m = [0;35mB6[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(r) register: 50de00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0[0m
(w) register: 50de00, value: 00800080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0x800080[0m
(r) register: 50de94, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(r) register: 50de84, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(r) register: 50de88, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(r) register: 50de8c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(r) register: 50de90, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(w) register: 50de68, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50def0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(w) register: 50def4, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(w) register: 50def8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(w) register: 50defc, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(w) register: 50df00, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(w) register: 50df04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(w) register: 50df08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(w) register: 50df0c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(w) register: 50df10, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(w) register: 50df14, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(w) register: 50df18, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(w) register: 50df1c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(w) register: 50df20, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50df24, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(w) register: 50df28, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(w) register: 50df2c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de74, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 50de78, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50de7c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 50de80, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 50de84, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 50de94, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(w) register: 50de88, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50de8c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 50de90, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Trace of 'shared_ld_bank_conflict' saved in file 'shared_ld_bank_conflict.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : shared_st_bank_conflict 
Event Value : 0
(w) register: 50de04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de08, value: 0000000e, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SIGSEL[0m => { [0;32m0[0m = [0;35mTRANSACTION[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de60, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de64, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de68, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de6c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50df40, value: 00000004, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x1[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m | [0;32mGRP4[0m = [0;33m0[0m | [0;32mSIG4[0m = [0;33m0[0m | [0;32mGRP5[0m = [0;33m0[0m | [0;32mSIG5[0m = [0;33m0[0m }
(w) register: 50de5c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(w) register: 50de58, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_MODE[0m => { [0;32m0[0m = [0;35mB6[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(r) register: 50de00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0[0m
(w) register: 50de00, value: 00800080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0x800080[0m
(r) register: 50de94, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(r) register: 50de84, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(r) register: 50de88, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(r) register: 50de8c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(r) register: 50de90, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(w) register: 50de68, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50def0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(w) register: 50def4, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(w) register: 50def8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(w) register: 50defc, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(w) register: 50df00, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(w) register: 50df04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(w) register: 50df08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(w) register: 50df0c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(w) register: 50df10, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(w) register: 50df14, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(w) register: 50df18, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(w) register: 50df1c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(w) register: 50df20, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50df24, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(w) register: 50df28, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(w) register: 50df2c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de74, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 50de78, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50de7c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 50de80, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 50de84, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 50de94, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(w) register: 50de88, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50de8c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 50de90, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Trace of 'shared_st_bank_conflict' saved in file 'shared_st_bank_conflict.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : shared_ld_transactions 
Event Value : 0
(w) register: 50de04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de08, value: 0000000e, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SIGSEL[0m => { [0;32m0[0m = [0;35mTRANSACTION[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de60, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de64, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de68, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de6c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50df40, value: 00000008, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x2[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m | [0;32mGRP4[0m = [0;33m0[0m | [0;32mSIG4[0m = [0;33m0[0m | [0;32mGRP5[0m = [0;33m0[0m | [0;32mSIG5[0m = [0;33m0[0m }
(w) register: 50de5c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(w) register: 50de58, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_MODE[0m => { [0;32m0[0m = [0;35mB6[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(r) register: 50de00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0[0m
(w) register: 50de00, value: 00800080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0x800080[0m
(r) register: 50de94, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(r) register: 50de84, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(r) register: 50de88, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(r) register: 50de8c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(r) register: 50de90, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(w) register: 50de68, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50def0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(w) register: 50def4, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(w) register: 50def8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(w) register: 50defc, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(w) register: 50df00, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(w) register: 50df04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(w) register: 50df08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(w) register: 50df0c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(w) register: 50df10, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(w) register: 50df14, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(w) register: 50df18, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(w) register: 50df1c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(w) register: 50df20, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50df24, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(w) register: 50df28, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(w) register: 50df2c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de74, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 50de78, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50de7c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 50de80, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 50de84, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 50de94, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(w) register: 50de88, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50de8c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 50de90, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Trace of 'shared_ld_transactions' saved in file 'shared_ld_transactions.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : shared_st_transactions 
Event Value : 0
(w) register: 50de04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_SIGSEL[0m => { [0;32m0[0m = [0;35mNONE[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de08, value: 0000000e, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SIGSEL[0m => { [0;32m0[0m = [0;35mTRANSACTION[0m | [0;32m1[0m = [0;35mNONE[0m | [0;32m2[0m = [0;35mNONE[0m | [0;32m3[0m = [0;35mNONE[0m }
(w) register: 50de60, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de64, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de68, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50de6c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50df40, value: 0000000c, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x3[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m | [0;32mGRP4[0m = [0;33m0[0m | [0;32mSIG4[0m = [0;33m0[0m | [0;32mGRP5[0m = [0;33m0[0m | [0;32mSIG5[0m = [0;33m0[0m }
(w) register: 50de5c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_A_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(w) register: 50de58, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_B_MODE[0m => { [0;32m0[0m = [0;35mB6[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m | [0;32m0[0m = [0;35mLOGOP[0m }
(r) register: 50de00, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0[0m
(w) register: 50de00, value: 00800080, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK000[0m => [0;33m0x800080[0m
(r) register: 50de94, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(r) register: 50de84, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(r) register: 50de88, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(r) register: 50de8c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(r) register: 50de90, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(w) register: 50de68, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50def0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf0[0m
(w) register: 50def4, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf4[0m
(w) register: 50def8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xf8[0m
(w) register: 50defc, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0xfc[0m
(w) register: 50df00, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_UNK100[0m => [0;33m0[0m
(w) register: 50df04, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x104[0m
(w) register: 50df08, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x108[0m
(w) register: 50df0c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x10c[0m
(w) register: 50df10, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x110[0m
(w) register: 50df14, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x114[0m
(w) register: 50df18, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x118[0m
(w) register: 50df1c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x11c[0m
(w) register: 50df20, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x120[0m
(w) register: 50df24, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x124[0m
(w) register: 50df28, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mVSTATUS[0m => { [0;32mUNK0[0m = [0;35mIDLE[0m | [0;32mUNK1[0m = [0;35mIDLE[0m | [0;32mUNK2[0m = [0;35mIDLE[0m | [0;32mUNK3[0m = [0;35mIDLE[0m | [0;32mUNK4[0m = [0;35mIDLE[0m | [0;32mUNK5[0m = [0;35mIDLE[0m | [0;32mUNK6[0m = [0;35mIDLE[0m | [0;32mUNK7[0m = [0;35mIDLE[0m | [0;32mUNK8[0m = [0;35mIDLE[0m | [0;32mUNK9[0m = [0;35mIDLE[0m | [0;32mUNK30[0m = [0;33m0[0m }
(w) register: 50df2c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m+[0;1;31m0x12c[0m
(w) register: 50de74, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 50de78, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50de7c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 50de80, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 50de84, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 50de94, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW_B[0m => { [0;33m0[0m }
(w) register: 50de88, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50de8c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 50de90, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0x1[0m].[0;32mTPC[0m[[0;33m0x3[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Trace of 'shared_st_transactions' saved in file 'shared_st_transactions.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_write_sector_misses 
Event Value : 624
(w) register: 1a0300, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0x1[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1a02cc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0CC[0m[[0;33m0x1[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1a02d0, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0CC[0m[[0;33m0x1[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1a02d4, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D4[0m[[0;33m0x1[0m] => { [0;32mUNK0[0m = [0;33m0[0m }
(w) register: 1a02d8, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D8[0m[[0;33m0x1[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1a02dc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D8[0m[[0;33m0x1[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 17e350, value: 00000000, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 17e350, value: 00000060, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 1a029c, value: 00000002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0x1[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0240, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0244, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0248, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a024c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0250, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0254, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0258, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a025c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0258, value: efefef28, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0x28[0m | [0;32m1[0m = [0;33m0xef[0m | [0;32m2[0m = [0;33m0xef[0m | [0;32m3[0m = [0;33m0xef[0m }
(w) register: 1a025c, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 40415c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 17e350, value: 00000060, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 17e350, value: 00000061, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 40415c, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 1a026c, value: 0000006d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0x1[0m] => [0;33m0x6d[0m
(r) register: 1a028c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0288, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_START[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0280, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0290, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_STOP[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0270, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0290, value: 00000270, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_STOP[0m[[0;33m0x1[0m] => [0;33m0x270[0m
(r) register: 1a0270, value: 0000186e, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0x1[0m] => [0;33m0x186e[0m
(w) register: 1a02a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0x1[0m] => [0;33m0x1[0m
Trace of 'l2_subp0_write_sector_misses' saved in file 'l2_subp0_write_sector_misses.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_read_sector_misses 
Event Value : 0
(w) register: 1a0300, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0x1[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1a02cc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0CC[0m[[0;33m0x1[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1a02d0, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0CC[0m[[0;33m0x1[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1a02d4, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D4[0m[[0;33m0x1[0m] => { [0;32mUNK0[0m = [0;33m0[0m }
(w) register: 1a02d8, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D8[0m[[0;33m0x1[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1a02dc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D8[0m[[0;33m0x1[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 17e350, value: 00000000, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 17e350, value: 00000060, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 1a029c, value: 00000002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0x1[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0240, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0244, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0248, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a024c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0250, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0254, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0258, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a025c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0258, value: efefef29, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0x29[0m | [0;32m1[0m = [0;33m0xef[0m | [0;32m2[0m = [0;33m0xef[0m | [0;32m3[0m = [0;33m0xef[0m }
(w) register: 1a025c, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 40415c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 17e350, value: 00000060, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 17e350, value: 00000061, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 40415c, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 1a026c, value: 0000006d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0x1[0m] => [0;33m0x6d[0m
(r) register: 1a028c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0288, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_START[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0280, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0290, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_STOP[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0270, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0270, value: 00001869, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0x1[0m] => [0;33m0x1869[0m
(w) register: 1a02a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0x1[0m] => [0;33m0x1[0m
Trace of 'l2_subp0_read_sector_misses' saved in file 'l2_subp0_read_sector_misses.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_write_sector_misses 
Event Value : 627
(w) register: 1a0300, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0x1[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1a02cc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0CC[0m[[0;33m0x1[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1a02d0, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0CC[0m[[0;33m0x1[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1a02d4, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D4[0m[[0;33m0x1[0m] => { [0;32mUNK0[0m = [0;33m0[0m }
(w) register: 1a02d8, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D8[0m[[0;33m0x1[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1a02dc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D8[0m[[0;33m0x1[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 17e350, value: 00000000, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 17e350, value: 00000060, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 1a029c, value: 00000002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0x1[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0240, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0244, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0248, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a024c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0250, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0254, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0258, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a025c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0258, value: efefef04, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0x4[0m | [0;32m1[0m = [0;33m0xef[0m | [0;32m2[0m = [0;33m0xef[0m | [0;32m3[0m = [0;33m0xef[0m }
(w) register: 1a025c, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 40415c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 17e350, value: 00000060, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 17e350, value: 00000061, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 40415c, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 1a026c, value: 0000006d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0x1[0m] => [0;33m0x6d[0m
(r) register: 1a028c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0288, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_START[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0280, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0290, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_STOP[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0270, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0290, value: 00000273, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_STOP[0m[[0;33m0x1[0m] => [0;33m0x273[0m
(r) register: 1a0270, value: 00001846, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0x1[0m] => [0;33m0x1846[0m
(w) register: 1a02a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0x1[0m] => [0;33m0x1[0m
Trace of 'l2_subp1_write_sector_misses' saved in file 'l2_subp1_write_sector_misses.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_read_sector_misses 
Event Value : 0
(w) register: 1a0300, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0x1[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1a02cc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0CC[0m[[0;33m0x1[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1a02d0, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0CC[0m[[0;33m0x1[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1a02d4, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D4[0m[[0;33m0x1[0m] => { [0;32mUNK0[0m = [0;33m0[0m }
(w) register: 1a02d8, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D8[0m[[0;33m0x1[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1a02dc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D8[0m[[0;33m0x1[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 17e350, value: 00000000, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 17e350, value: 00000060, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 1a029c, value: 00000002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0x1[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0240, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0244, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0248, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a024c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0250, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0254, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0258, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a025c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0258, value: efefef05, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0x5[0m | [0;32m1[0m = [0;33m0xef[0m | [0;32m2[0m = [0;33m0xef[0m | [0;32m3[0m = [0;33m0xef[0m }
(w) register: 1a025c, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 40415c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 17e350, value: 00000060, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 17e350, value: 00000061, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 40415c, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 1a026c, value: 0000006d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0x1[0m] => [0;33m0x6d[0m
(r) register: 1a028c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0288, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_START[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0280, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0290, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_STOP[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0270, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0270, value: 0000185c, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0x1[0m] => [0;33m0x185c[0m
(w) register: 1a02a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0x1[0m] => [0;33m0x1[0m
Trace of 'l2_subp1_read_sector_misses' saved in file 'l2_subp1_read_sector_misses.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_read_tex_sector_queries 
Event Value : 1562
(w) register: 1a0300, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0x1[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1a02cc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0CC[0m[[0;33m0x1[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1a02d0, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0CC[0m[[0;33m0x1[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1a02d4, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D4[0m[[0;33m0x1[0m] => { [0;32mUNK0[0m = [0;33m0[0m }
(w) register: 1a02d8, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D8[0m[[0;33m0x1[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1a02dc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D8[0m[[0;33m0x1[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 17e350, value: 00000000, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 17e350, value: 00000000, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 17e350, value: 00000600, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(r) register: 17e350, value: 00000600, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 1a029c, value: 0000003a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0x1[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;33m0x7[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0240, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0244, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0248, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a024c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0250, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0254, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0258, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a025c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0248, value: 00403d25, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0x25[0m | [0;32m1[0m = [0;33m0x3d[0m | [0;32m2[0m = [0;33m0x40[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a024c, value: 00008080, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0x8080[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0250, value: 1f1e1d1c, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0x1c[0m | [0;32m1[0m = [0;33m0x1d[0m | [0;32m2[0m = [0;33m0x1e[0m | [0;32m3[0m = [0;33m0x1f[0m }
(w) register: 1a0254, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 40415c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(w) register: 17e350, value: 00000601, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 40415c, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(r) register: 17e350, value: 00000601, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(r) register: 40415c, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 1a026c, value: 0000006d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0x1[0m] => [0;33m0x6d[0m
(r) register: 1a028c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0288, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_START[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0280, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0290, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_STOP[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0270, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0280, value: 0000061a, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0x1[0m] => [0;33m0x61a[0m
(r) register: 1a0270, value: 00001843, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0x1[0m] => [0;33m0x1843[0m
(w) register: 1a02a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0x1[0m] => [0;33m0x1[0m
Trace of 'l2_subp0_read_tex_sector_queries' saved in file 'l2_subp0_read_tex_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_write_tex_sector_queries 
Event Value : 784
(w) register: 1a0300, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0x1[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1a02cc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0CC[0m[[0;33m0x1[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1a02d0, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0CC[0m[[0;33m0x1[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1a02d4, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D4[0m[[0;33m0x1[0m] => { [0;32mUNK0[0m = [0;33m0[0m }
(w) register: 1a02d8, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D8[0m[[0;33m0x1[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1a02dc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D8[0m[[0;33m0x1[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 17e350, value: 00000000, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 17e350, value: 00000000, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 17e350, value: 00000600, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(r) register: 17e350, value: 00000600, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 1a029c, value: 0000003a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0x1[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;33m0x7[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0240, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0244, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0248, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a024c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0250, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0254, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0258, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a025c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0248, value: 00403c25, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0x25[0m | [0;32m1[0m = [0;33m0x3c[0m | [0;32m2[0m = [0;33m0x40[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a024c, value: 00008080, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0x8080[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0250, value: 1f1e1d1c, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0x1c[0m | [0;32m1[0m = [0;33m0x1d[0m | [0;32m2[0m = [0;33m0x1e[0m | [0;32m3[0m = [0;33m0x1f[0m }
(w) register: 1a0254, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 40415c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(w) register: 17e350, value: 00000601, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 40415c, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(r) register: 17e350, value: 00000601, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(r) register: 40415c, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 1a026c, value: 0000006d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0x1[0m] => [0;33m0x6d[0m
(r) register: 1a028c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0288, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_START[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0280, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0290, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_STOP[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0270, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0280, value: 00000310, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0x1[0m] => [0;33m0x310[0m
(r) register: 1a0270, value: 0000184b, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0x1[0m] => [0;33m0x184b[0m
(w) register: 1a02a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0x1[0m] => [0;33m0x1[0m
Trace of 'l2_subp0_write_tex_sector_queries' saved in file 'l2_subp0_write_tex_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_read_tex_hit_sectors 
Event Value : 1562
(w) register: 1a0300, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0x1[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1a02cc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0CC[0m[[0;33m0x1[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1a02d0, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0CC[0m[[0;33m0x1[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1a02d4, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D4[0m[[0;33m0x1[0m] => { [0;32mUNK0[0m = [0;33m0[0m }
(w) register: 1a02d8, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D8[0m[[0;33m0x1[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1a02dc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D8[0m[[0;33m0x1[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 17e350, value: 00000000, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 17e350, value: 00000000, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 17e350, value: 00000600, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(r) register: 17e350, value: 00000600, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 17e350, value: 00000602, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 1a029c, value: 0000003a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0x1[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;33m0x7[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0240, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0244, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0248, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a024c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0250, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0254, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0258, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a025c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0248, value: 2c403d25, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0x25[0m | [0;32m1[0m = [0;33m0x3d[0m | [0;32m2[0m = [0;33m0x40[0m | [0;32m3[0m = [0;33m0x2c[0m }
(w) register: 1a024c, value: 00008000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0x8000[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0250, value: 1f1e1d1c, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0x1c[0m | [0;32m1[0m = [0;33m0x1d[0m | [0;32m2[0m = [0;33m0x1e[0m | [0;32m3[0m = [0;33m0x1f[0m }
(w) register: 1a0254, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 40415c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 17e350, value: 00000602, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 17e350, value: 00000603, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 40415c, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(r) register: 17e350, value: 00000603, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(r) register: 40415c, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 1a026c, value: 0000006d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0x1[0m] => [0;33m0x6d[0m
(r) register: 1a028c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0288, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_START[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0280, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0290, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_STOP[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0270, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0280, value: 0000061a, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0x1[0m] => [0;33m0x61a[0m
(r) register: 1a0270, value: 000018a2, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0x1[0m] => [0;33m0x18a2[0m
(w) register: 1a02a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0x1[0m] => [0;33m0x1[0m
Trace of 'l2_subp0_read_tex_hit_sectors' saved in file 'l2_subp0_read_tex_hit_sectors.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_write_tex_hit_sectors 
Event Value : 0
(w) register: 1a0300, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0x1[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1a02cc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0CC[0m[[0;33m0x1[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1a02d0, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0CC[0m[[0;33m0x1[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1a02d4, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D4[0m[[0;33m0x1[0m] => { [0;32mUNK0[0m = [0;33m0[0m }
(w) register: 1a02d8, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D8[0m[[0;33m0x1[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1a02dc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D8[0m[[0;33m0x1[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 17e350, value: 00000000, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 17e350, value: 00000000, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 17e350, value: 00000600, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(r) register: 17e350, value: 00000600, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 17e350, value: 00000602, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 1a029c, value: 0000003a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0x1[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;33m0x7[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0240, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0244, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0248, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a024c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0250, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0254, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0258, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a025c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0248, value: 2c403c25, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0x25[0m | [0;32m1[0m = [0;33m0x3c[0m | [0;32m2[0m = [0;33m0x40[0m | [0;32m3[0m = [0;33m0x2c[0m }
(w) register: 1a024c, value: 00008000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0x8000[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0250, value: 1f1e1d1c, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0x1c[0m | [0;32m1[0m = [0;33m0x1d[0m | [0;32m2[0m = [0;33m0x1e[0m | [0;32m3[0m = [0;33m0x1f[0m }
(w) register: 1a0254, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 40415c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 17e350, value: 00000602, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 17e350, value: 00000603, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 40415c, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(r) register: 17e350, value: 00000603, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(r) register: 40415c, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 1a026c, value: 0000006d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0x1[0m] => [0;33m0x6d[0m
(r) register: 1a028c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0288, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_START[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0280, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0290, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_STOP[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0270, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0270, value: 000018a5, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0x1[0m] => [0;33m0x18a5[0m
(w) register: 1a02a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0x1[0m] => [0;33m0x1[0m
Trace of 'l2_subp0_write_tex_hit_sectors' saved in file 'l2_subp0_write_tex_hit_sectors.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_read_sysmem_sector_queries 
Event Value : 0
(w) register: 1a0300, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0x1[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1a02cc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0CC[0m[[0;33m0x1[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1a02d0, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0CC[0m[[0;33m0x1[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1a02d4, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D4[0m[[0;33m0x1[0m] => { [0;32mUNK0[0m = [0;33m0[0m }
(w) register: 1a02d8, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D8[0m[[0;33m0x1[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1a02dc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D8[0m[[0;33m0x1[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 17e350, value: 00000000, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 17e350, value: 00000000, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 1a029c, value: 0000003a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0x1[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;33m0x7[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0240, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0244, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0248, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a024c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0250, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0254, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0258, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a025c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0248, value: 00373d25, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0x25[0m | [0;32m1[0m = [0;33m0x3d[0m | [0;32m2[0m = [0;33m0x37[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a024c, value: 00008080, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0x8080[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0250, value: 1f1e1d1c, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0x1c[0m | [0;32m1[0m = [0;33m0x1d[0m | [0;32m2[0m = [0;33m0x1e[0m | [0;32m3[0m = [0;33m0x1f[0m }
(w) register: 1a0254, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 40415c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(w) register: 17e350, value: 00000001, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 40415c, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(r) register: 17e350, value: 00000001, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(r) register: 40415c, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 1a026c, value: 0000006d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0x1[0m] => [0;33m0x6d[0m
(r) register: 1a028c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0288, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_START[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0280, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0290, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_STOP[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0270, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0270, value: 0000185c, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0x1[0m] => [0;33m0x185c[0m
(w) register: 1a02a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0x1[0m] => [0;33m0x1[0m
Trace of 'l2_subp0_read_sysmem_sector_queries' saved in file 'l2_subp0_read_sysmem_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_write_sysmem_sector_queries 
Event Value : 0
(w) register: 1a0300, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0x1[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1a02cc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0CC[0m[[0;33m0x1[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1a02d0, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0CC[0m[[0;33m0x1[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1a02d4, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D4[0m[[0;33m0x1[0m] => { [0;32mUNK0[0m = [0;33m0[0m }
(w) register: 1a02d8, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D8[0m[[0;33m0x1[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1a02dc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D8[0m[[0;33m0x1[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 17e350, value: 00000000, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 17e350, value: 00000000, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 1a029c, value: 0000003a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0x1[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;33m0x7[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0240, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0244, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0248, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a024c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0250, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0254, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0258, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a025c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0248, value: 00373c25, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0x25[0m | [0;32m1[0m = [0;33m0x3c[0m | [0;32m2[0m = [0;33m0x37[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a024c, value: 00008080, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0x8080[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0250, value: 1f1e1d1c, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0x1c[0m | [0;32m1[0m = [0;33m0x1d[0m | [0;32m2[0m = [0;33m0x1e[0m | [0;32m3[0m = [0;33m0x1f[0m }
(w) register: 1a0254, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 40415c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(w) register: 17e350, value: 00000001, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 40415c, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(r) register: 17e350, value: 00000001, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(r) register: 40415c, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 1a026c, value: 0000006d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0x1[0m] => [0;33m0x6d[0m
(r) register: 1a028c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0288, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_START[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0280, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0290, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_STOP[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0270, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0270, value: 00001853, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0x1[0m] => [0;33m0x1853[0m
(w) register: 1a02a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0x1[0m] => [0;33m0x1[0m
Trace of 'l2_subp0_write_sysmem_sector_queries' saved in file 'l2_subp0_write_sysmem_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_total_read_sector_queries 
Event Value : 1570
(w) register: 1a0300, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0x1[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1a02cc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0CC[0m[[0;33m0x1[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1a02d0, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0CC[0m[[0;33m0x1[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1a02d4, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D4[0m[[0;33m0x1[0m] => { [0;32mUNK0[0m = [0;33m0[0m }
(w) register: 1a02d8, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D8[0m[[0;33m0x1[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1a02dc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D8[0m[[0;33m0x1[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 17e350, value: 00000000, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 17e350, value: 00000000, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 1a029c, value: 0000003a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0x1[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;33m0x7[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0240, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0244, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0248, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a024c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0250, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0254, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0258, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a025c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0248, value: 00253d3b, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0x3b[0m | [0;32m1[0m = [0;33m0x3d[0m | [0;32m2[0m = [0;33m0x25[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a024c, value: 0000e0e0, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0xe0e0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0250, value: 1f1e1d1c, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0x1c[0m | [0;32m1[0m = [0;33m0x1d[0m | [0;32m2[0m = [0;33m0x1e[0m | [0;32m3[0m = [0;33m0x1f[0m }
(w) register: 1a0254, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 40415c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(w) register: 17e350, value: 00000001, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 40415c, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(r) register: 17e350, value: 00000001, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(r) register: 40415c, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 1a026c, value: 0000006d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0x1[0m] => [0;33m0x6d[0m
(r) register: 1a028c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0288, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_START[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0280, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0290, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_STOP[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0270, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0280, value: 00000622, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0x1[0m] => [0;33m0x622[0m
(r) register: 1a0270, value: 00001849, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0x1[0m] => [0;33m0x1849[0m
(w) register: 1a02a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0x1[0m] => [0;33m0x1[0m
Trace of 'l2_subp0_total_read_sector_queries' saved in file 'l2_subp0_total_read_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_total_write_sector_queries 
Event Value : 784
(w) register: 1a0300, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0x1[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1a02cc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0CC[0m[[0;33m0x1[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1a02d0, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0CC[0m[[0;33m0x1[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1a02d4, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D4[0m[[0;33m0x1[0m] => { [0;32mUNK0[0m = [0;33m0[0m }
(w) register: 1a02d8, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D8[0m[[0;33m0x1[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1a02dc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D8[0m[[0;33m0x1[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 17e350, value: 00000000, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 17e350, value: 00000000, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 1a029c, value: 0000003a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0x1[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;33m0x7[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0240, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0244, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0248, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a024c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0250, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0254, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0258, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a025c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0248, value: 00253c3b, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0x3b[0m | [0;32m1[0m = [0;33m0x3c[0m | [0;32m2[0m = [0;33m0x25[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a024c, value: 0000e0e0, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0xe0e0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0250, value: 1f1e1d1c, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0x1c[0m | [0;32m1[0m = [0;33m0x1d[0m | [0;32m2[0m = [0;33m0x1e[0m | [0;32m3[0m = [0;33m0x1f[0m }
(w) register: 1a0254, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 40415c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(w) register: 17e350, value: 00000001, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 40415c, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(r) register: 17e350, value: 00000001, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(r) register: 40415c, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 1a026c, value: 0000006d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0x1[0m] => [0;33m0x6d[0m
(r) register: 1a028c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0288, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_START[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0280, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0290, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_STOP[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0270, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0280, value: 00000310, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0x1[0m] => [0;33m0x310[0m
(r) register: 1a0270, value: 0000183a, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0x1[0m] => [0;33m0x183a[0m
(w) register: 1a02a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0x1[0m] => [0;33m0x1[0m
Trace of 'l2_subp0_total_write_sector_queries' saved in file 'l2_subp0_total_write_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_read_tex_sector_queries 
Event Value : 1568
(w) register: 1a0300, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0x1[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1a02cc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0CC[0m[[0;33m0x1[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1a02d0, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0CC[0m[[0;33m0x1[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1a02d4, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D4[0m[[0;33m0x1[0m] => { [0;32mUNK0[0m = [0;33m0[0m }
(w) register: 1a02d8, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D8[0m[[0;33m0x1[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1a02dc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D8[0m[[0;33m0x1[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 17e350, value: 00000000, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 17e350, value: 00000000, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 17e350, value: 00000600, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(r) register: 17e350, value: 00000600, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 1a029c, value: 0000003a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0x1[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;33m0x7[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0240, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0244, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0248, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a024c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0250, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0254, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0258, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a025c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0248, value: 00411901, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0x19[0m | [0;32m2[0m = [0;33m0x41[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a024c, value: 00008080, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0x8080[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0250, value: 23222120, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0x20[0m | [0;32m1[0m = [0;33m0x21[0m | [0;32m2[0m = [0;33m0x22[0m | [0;32m3[0m = [0;33m0x23[0m }
(w) register: 1a0254, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 40415c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(w) register: 17e350, value: 00000601, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 40415c, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(r) register: 17e350, value: 00000601, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(r) register: 40415c, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 1a026c, value: 0000006d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0x1[0m] => [0;33m0x6d[0m
(r) register: 1a028c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0288, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_START[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0280, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0290, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_STOP[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0270, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0280, value: 00000620, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0x1[0m] => [0;33m0x620[0m
(r) register: 1a0270, value: 00001847, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0x1[0m] => [0;33m0x1847[0m
(w) register: 1a02a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0x1[0m] => [0;33m0x1[0m
Trace of 'l2_subp1_read_tex_sector_queries' saved in file 'l2_subp1_read_tex_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_write_tex_sector_queries 
Event Value : 784
(w) register: 1a0300, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0x1[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1a02cc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0CC[0m[[0;33m0x1[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1a02d0, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0CC[0m[[0;33m0x1[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1a02d4, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D4[0m[[0;33m0x1[0m] => { [0;32mUNK0[0m = [0;33m0[0m }
(w) register: 1a02d8, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D8[0m[[0;33m0x1[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1a02dc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D8[0m[[0;33m0x1[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 17e350, value: 00000000, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 17e350, value: 00000000, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 17e350, value: 00000600, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(r) register: 17e350, value: 00000600, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 1a029c, value: 0000003a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0x1[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;33m0x7[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0240, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0244, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0248, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a024c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0250, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0254, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0258, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a025c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0248, value: 00411801, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0x18[0m | [0;32m2[0m = [0;33m0x41[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a024c, value: 00008080, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0x8080[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0250, value: 23222120, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0x20[0m | [0;32m1[0m = [0;33m0x21[0m | [0;32m2[0m = [0;33m0x22[0m | [0;32m3[0m = [0;33m0x23[0m }
(w) register: 1a0254, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 40415c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(w) register: 17e350, value: 00000601, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 40415c, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(r) register: 17e350, value: 00000601, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(r) register: 40415c, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 1a026c, value: 0000006d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0x1[0m] => [0;33m0x6d[0m
(r) register: 1a028c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0288, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_START[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0280, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0290, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_STOP[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0270, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0280, value: 00000310, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0x1[0m] => [0;33m0x310[0m
(r) register: 1a0270, value: 0000182a, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0x1[0m] => [0;33m0x182a[0m
(w) register: 1a02a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0x1[0m] => [0;33m0x1[0m
Trace of 'l2_subp1_write_tex_sector_queries' saved in file 'l2_subp1_write_tex_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_read_tex_hit_sectors 
Event Value : 1568
(w) register: 1a0300, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0x1[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1a02cc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0CC[0m[[0;33m0x1[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1a02d0, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0CC[0m[[0;33m0x1[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1a02d4, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D4[0m[[0;33m0x1[0m] => { [0;32mUNK0[0m = [0;33m0[0m }
(w) register: 1a02d8, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D8[0m[[0;33m0x1[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1a02dc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D8[0m[[0;33m0x1[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 17e350, value: 00000000, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 17e350, value: 00000000, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 17e350, value: 00000600, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(r) register: 17e350, value: 00000600, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 17e350, value: 00000602, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 1a029c, value: 0000003a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0x1[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;33m0x7[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0240, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0244, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0248, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a024c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0250, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0254, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0258, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a025c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0248, value: 08411901, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0x19[0m | [0;32m2[0m = [0;33m0x41[0m | [0;32m3[0m = [0;33m0x8[0m }
(w) register: 1a024c, value: 00008000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0x8000[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0250, value: 23222120, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0x20[0m | [0;32m1[0m = [0;33m0x21[0m | [0;32m2[0m = [0;33m0x22[0m | [0;32m3[0m = [0;33m0x23[0m }
(w) register: 1a0254, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 40415c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 17e350, value: 00000602, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 17e350, value: 00000603, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 40415c, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(r) register: 17e350, value: 00000603, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(r) register: 40415c, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 1a026c, value: 0000006d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0x1[0m] => [0;33m0x6d[0m
(r) register: 1a028c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0288, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_START[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0280, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0290, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_STOP[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0270, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0280, value: 00000620, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0x1[0m] => [0;33m0x620[0m
(r) register: 1a0270, value: 000018a4, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0x1[0m] => [0;33m0x18a4[0m
(w) register: 1a02a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0x1[0m] => [0;33m0x1[0m
Trace of 'l2_subp1_read_tex_hit_sectors' saved in file 'l2_subp1_read_tex_hit_sectors.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_write_tex_hit_sectors 
Event Value : 0
(w) register: 1a0300, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0x1[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1a02cc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0CC[0m[[0;33m0x1[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1a02d0, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0CC[0m[[0;33m0x1[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1a02d4, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D4[0m[[0;33m0x1[0m] => { [0;32mUNK0[0m = [0;33m0[0m }
(w) register: 1a02d8, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D8[0m[[0;33m0x1[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1a02dc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D8[0m[[0;33m0x1[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 17e350, value: 00000000, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 17e350, value: 00000000, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 17e350, value: 00000600, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(r) register: 17e350, value: 00000600, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 17e350, value: 00000602, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 1a029c, value: 0000003a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0x1[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;33m0x7[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0240, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0244, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0248, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a024c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0250, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0254, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0258, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a025c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0248, value: 08411801, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0x18[0m | [0;32m2[0m = [0;33m0x41[0m | [0;32m3[0m = [0;33m0x8[0m }
(w) register: 1a024c, value: 00008000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0x8000[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0250, value: 23222120, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0x20[0m | [0;32m1[0m = [0;33m0x21[0m | [0;32m2[0m = [0;33m0x22[0m | [0;32m3[0m = [0;33m0x23[0m }
(w) register: 1a0254, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 40415c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 17e350, value: 00000602, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 17e350, value: 00000603, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 40415c, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(r) register: 17e350, value: 00000603, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(r) register: 40415c, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 1a026c, value: 0000006d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0x1[0m] => [0;33m0x6d[0m
(r) register: 1a028c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0288, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_START[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0280, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0290, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_STOP[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0270, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0270, value: 00001839, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0x1[0m] => [0;33m0x1839[0m
(w) register: 1a02a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0x1[0m] => [0;33m0x1[0m
Trace of 'l2_subp1_write_tex_hit_sectors' saved in file 'l2_subp1_write_tex_hit_sectors.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_read_sysmem_sector_queries 
Event Value : 0
(w) register: 1a0300, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0x1[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1a02cc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0CC[0m[[0;33m0x1[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1a02d0, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0CC[0m[[0;33m0x1[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1a02d4, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D4[0m[[0;33m0x1[0m] => { [0;32mUNK0[0m = [0;33m0[0m }
(w) register: 1a02d8, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D8[0m[[0;33m0x1[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1a02dc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D8[0m[[0;33m0x1[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 17e350, value: 00000000, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 17e350, value: 00000000, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 1a029c, value: 0000003a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0x1[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;33m0x7[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0240, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0244, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0248, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a024c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0250, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0254, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0258, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a025c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0248, value: 00131901, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0x19[0m | [0;32m2[0m = [0;33m0x13[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a024c, value: 00008080, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0x8080[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0250, value: 23222120, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0x20[0m | [0;32m1[0m = [0;33m0x21[0m | [0;32m2[0m = [0;33m0x22[0m | [0;32m3[0m = [0;33m0x23[0m }
(w) register: 1a0254, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 40415c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(w) register: 17e350, value: 00000001, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 40415c, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(r) register: 17e350, value: 00000001, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(r) register: 40415c, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 1a026c, value: 0000006d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0x1[0m] => [0;33m0x6d[0m
(r) register: 1a028c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0288, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_START[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0280, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0290, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_STOP[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0270, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0270, value: 000018b4, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0x1[0m] => [0;33m0x18b4[0m
(w) register: 1a02a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0x1[0m] => [0;33m0x1[0m
Trace of 'l2_subp1_read_sysmem_sector_queries' saved in file 'l2_subp1_read_sysmem_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_write_sysmem_sector_queries 
Event Value : 0
(w) register: 1a0300, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0x1[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1a02cc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0CC[0m[[0;33m0x1[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1a02d0, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0CC[0m[[0;33m0x1[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1a02d4, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D4[0m[[0;33m0x1[0m] => { [0;32mUNK0[0m = [0;33m0[0m }
(w) register: 1a02d8, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D8[0m[[0;33m0x1[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1a02dc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D8[0m[[0;33m0x1[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 17e350, value: 00000000, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 17e350, value: 00000000, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 1a029c, value: 0000003a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0x1[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;33m0x7[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0240, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0244, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0248, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a024c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0250, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0254, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0258, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a025c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0248, value: 00131801, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0x18[0m | [0;32m2[0m = [0;33m0x13[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a024c, value: 00008080, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0x8080[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0250, value: 23222120, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0x20[0m | [0;32m1[0m = [0;33m0x21[0m | [0;32m2[0m = [0;33m0x22[0m | [0;32m3[0m = [0;33m0x23[0m }
(w) register: 1a0254, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 40415c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(w) register: 17e350, value: 00000001, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 40415c, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(r) register: 17e350, value: 00000001, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(r) register: 40415c, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 1a026c, value: 0000006d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0x1[0m] => [0;33m0x6d[0m
(r) register: 1a028c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0288, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_START[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0280, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0290, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_STOP[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0270, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0270, value: 00001832, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0x1[0m] => [0;33m0x1832[0m
(w) register: 1a02a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0x1[0m] => [0;33m0x1[0m
Trace of 'l2_subp1_write_sysmem_sector_queries' saved in file 'l2_subp1_write_sysmem_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_total_read_sector_queries 
Event Value : 1568
(w) register: 1a0300, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0x1[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1a02cc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0CC[0m[[0;33m0x1[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1a02d0, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0CC[0m[[0;33m0x1[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1a02d4, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D4[0m[[0;33m0x1[0m] => { [0;32mUNK0[0m = [0;33m0[0m }
(w) register: 1a02d8, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D8[0m[[0;33m0x1[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1a02dc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D8[0m[[0;33m0x1[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 17e350, value: 00000000, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 17e350, value: 00000000, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 1a029c, value: 0000003a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0x1[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;33m0x7[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0240, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0244, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0248, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a024c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0250, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0254, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0258, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a025c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0248, value: 00011917, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0x17[0m | [0;32m1[0m = [0;33m0x19[0m | [0;32m2[0m = [0;33m0x1[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a024c, value: 0000e0e0, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0xe0e0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0250, value: 23222120, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0x20[0m | [0;32m1[0m = [0;33m0x21[0m | [0;32m2[0m = [0;33m0x22[0m | [0;32m3[0m = [0;33m0x23[0m }
(w) register: 1a0254, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 40415c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(w) register: 17e350, value: 00000001, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 40415c, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(r) register: 17e350, value: 00000001, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(r) register: 40415c, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 1a026c, value: 0000006d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0x1[0m] => [0;33m0x6d[0m
(r) register: 1a028c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0288, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_START[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0280, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0290, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_STOP[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0270, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0280, value: 00000620, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0x1[0m] => [0;33m0x620[0m
(r) register: 1a0270, value: 00001847, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0x1[0m] => [0;33m0x1847[0m
(w) register: 1a02a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0x1[0m] => [0;33m0x1[0m
Trace of 'l2_subp1_total_read_sector_queries' saved in file 'l2_subp1_total_read_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 960
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_total_write_sector_queries 
Event Value : 784
(w) register: 1a0300, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0x1[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1a02cc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0CC[0m[[0;33m0x1[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1a02d0, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0CC[0m[[0;33m0x1[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1a02d4, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D4[0m[[0;33m0x1[0m] => { [0;32mUNK0[0m = [0;33m0[0m }
(w) register: 1a02d8, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D8[0m[[0;33m0x1[0m][[0;33m0[0m] => [0;33m0[0m
(w) register: 1a02dc, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mUNK0D8[0m[[0;33m0x1[0m][[0;33m0x1[0m] => [0;33m0[0m
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 17e350, value: 00000000, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 17e350, value: 00000000, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 1a029c, value: 0000003a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0x1[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;33m0x7[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0240, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0244, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0248, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a024c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0250, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0254, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0258, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a025c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0248, value: 00011817, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0x17[0m | [0;32m1[0m = [0;33m0x18[0m | [0;32m2[0m = [0;33m0x1[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a024c, value: 0000e0e0, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0xe0e0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0250, value: 23222120, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0x20[0m | [0;32m1[0m = [0;33m0x21[0m | [0;32m2[0m = [0;33m0x22[0m | [0;32m3[0m = [0;33m0x23[0m }
(w) register: 1a0254, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0x1[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 40415c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(w) register: 17e350, value: 00000001, mask: ffffffff <== [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(w) register: 40415c, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(r) register: 17e350, value: 00000001, mask: 00000000 ==> [0;32mPMFB_BROADCAST[0m+[0;1;31m0x350[0m
(r) register: 40415c, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mDISPATCH[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 1a026c, value: 0000006d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0x1[0m] => [0;33m0x6d[0m
(r) register: 1a028c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0288, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_START[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0280, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0290, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_STOP[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0270, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0x1[0m] => [0;33m0[0m
(r) register: 1a0280, value: 00000310, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0x1[0m] => [0;33m0x310[0m
(r) register: 1a0270, value: 00001850, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0x1[0m] => [0;33m0x1850[0m
(w) register: 1a02a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0x1[0m] => [0;33m0x1[0m
Trace of 'l2_subp1_total_write_sector_queries' saved in file 'l2_subp1_total_write_sector_queries.trace'

