Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Nov 27 21:53:03 2025
| Host         : LAPTOP-SNCUKG72 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab10_timing_summary_routed.rpt -pb lab10_timing_summary_routed.pb -rpx lab10_timing_summary_routed.rpx -warn_on_violation
| Design       : lab10
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  6           
TIMING-16  Warning   Large setup violation                       7           
TIMING-18  Warning   Missing input or output delay               21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.249      -13.154                     11                  490        0.082        0.000                      0                  490        4.500        0.000                       0                   294  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
sys_clk_pin    {0.000 5.000}      10.000          100.000         
  vga_clk_gen  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         -2.249      -13.154                     11                  346        0.082        0.000                      0                  346        4.500        0.000                       0                   271  
  vga_clk_gen       13.881        0.000                      0                   63        0.248        0.000                      0                   63        9.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_clk_gen   sys_clk_pin         0.730        0.000                      0                  117        0.519        0.000                      0                  117  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           11  Failing Endpoints,  Worst Slack       -2.249ns,  Total Violation      -13.154ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.249ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.220ns  (logic 7.749ns (63.414%)  route 4.471ns (36.586%))
  Logic Levels:           17  (CARRY4=14 LUT3=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.624     5.176    clk_IBUF_BUFG
    SLICE_X6Y20          FDCE                                         r  cart_quantity_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDCE (Prop_fdce_C_Q)         0.518     5.694 r  cart_quantity_reg[8][0]/Q
                         net (fo=18, routed)          0.665     6.359    price_calc0/cart_quantity_reg[8]__0[0]
    SLICE_X4Y21          LUT3 (Prop_lut3_I0_O)        0.124     6.483 r  price_calc0/total_due[3]_i_45/O
                         net (fo=1, routed)           0.000     6.483    price_calc0/total_due[3]_i_45_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.123 r  price_calc0/total_due_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.515     7.638    price_calc0/total_due_reg[3]_i_33_n_4
    SLICE_X5Y21          LUT3 (Prop_lut3_I2_O)        0.306     7.944 r  price_calc0/total_due[3]_i_34/O
                         net (fo=1, routed)           0.000     7.944    price_calc0/total_due[3]_i_34_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.345 r  price_calc0/total_due_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.345    price_calc0/total_due_reg[3]_i_24_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.567 r  price_calc0/total_due_reg[3]_i_25/O[0]
                         net (fo=2, routed)           0.649     9.216    price_calc0/total_due_reg[3]_i_25_n_7
    SLICE_X5Y24          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.560     9.776 r  price_calc0/total_due_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.009     9.785    price_calc0/total_due_reg[3]_i_18_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.007 r  price_calc0/total_due_reg[3]_i_17/O[0]
                         net (fo=2, routed)           0.487    10.493    price_calc0/total_due_reg[3]_i_17_n_7
    SLICE_X3Y25          LUT3 (Prop_lut3_I2_O)        0.299    10.792 r  price_calc0/total_due[3]_i_19/O
                         net (fo=1, routed)           0.000    10.792    price_calc0/total_due[3]_i_19_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.342 r  price_calc0/total_due_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.342    price_calc0/total_due_reg[3]_i_12_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.564 r  price_calc0/total_due_reg[14]_i_5/O[0]
                         net (fo=1, routed)           0.622    12.186    price_calc0/total_due_reg[14]_i_5_n_7
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    12.886 r  price_calc0/total_due_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.009    12.895    price_calc0/total_due_reg[11]_i_4_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.117 r  price_calc0/total_due_reg[14]_i_4/O[0]
                         net (fo=1, routed)           0.493    13.610    price_calc0/total_due_reg[14]_i_4_n_7
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    14.310 r  price_calc0/total_due_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.009    14.319    price_calc0/total_due_reg[11]_i_3_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.653 r  price_calc0/total_due_reg[14]_i_3/O[1]
                         net (fo=1, routed)           0.547    15.200    price_calc0/total_due_reg[14]_i_3_n_6
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.679    15.879 r  price_calc0/total_due_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.009    15.888    price_calc0/total_due_reg[11]_i_2_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.107 r  price_calc0/total_due_reg[14]_i_2/O[0]
                         net (fo=1, routed)           0.458    16.565    price_calc0/C__0[12]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.831    17.396 r  price_calc0/total_due_reg[14]_i_1/CO[2]
                         net (fo=1, routed)           0.000    17.396    price_calc0/total_due0[14]
    SLICE_X1Y25          FDCE                                         r  price_calc0/total_due_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.505    14.877    price_calc0/clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  price_calc0/total_due_reg[14]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X1Y25          FDCE (Setup_fdce_C_D)        0.046    15.146    price_calc0/total_due_reg[14]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -17.396    
  -------------------------------------------------------------------
                         slack                                 -2.249    

Slack (VIOLATED) :        -2.121ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.108ns  (logic 7.637ns (63.075%)  route 4.471ns (36.925%))
  Logic Levels:           17  (CARRY4=14 LUT3=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.624     5.176    clk_IBUF_BUFG
    SLICE_X6Y20          FDCE                                         r  cart_quantity_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDCE (Prop_fdce_C_Q)         0.518     5.694 r  cart_quantity_reg[8][0]/Q
                         net (fo=18, routed)          0.665     6.359    price_calc0/cart_quantity_reg[8]__0[0]
    SLICE_X4Y21          LUT3 (Prop_lut3_I0_O)        0.124     6.483 r  price_calc0/total_due[3]_i_45/O
                         net (fo=1, routed)           0.000     6.483    price_calc0/total_due[3]_i_45_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.123 r  price_calc0/total_due_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.515     7.638    price_calc0/total_due_reg[3]_i_33_n_4
    SLICE_X5Y21          LUT3 (Prop_lut3_I2_O)        0.306     7.944 r  price_calc0/total_due[3]_i_34/O
                         net (fo=1, routed)           0.000     7.944    price_calc0/total_due[3]_i_34_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.345 r  price_calc0/total_due_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.345    price_calc0/total_due_reg[3]_i_24_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.567 r  price_calc0/total_due_reg[3]_i_25/O[0]
                         net (fo=2, routed)           0.649     9.216    price_calc0/total_due_reg[3]_i_25_n_7
    SLICE_X5Y24          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.560     9.776 r  price_calc0/total_due_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.009     9.785    price_calc0/total_due_reg[3]_i_18_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.007 r  price_calc0/total_due_reg[3]_i_17/O[0]
                         net (fo=2, routed)           0.487    10.493    price_calc0/total_due_reg[3]_i_17_n_7
    SLICE_X3Y25          LUT3 (Prop_lut3_I2_O)        0.299    10.792 r  price_calc0/total_due[3]_i_19/O
                         net (fo=1, routed)           0.000    10.792    price_calc0/total_due[3]_i_19_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.342 r  price_calc0/total_due_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.342    price_calc0/total_due_reg[3]_i_12_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.564 r  price_calc0/total_due_reg[14]_i_5/O[0]
                         net (fo=1, routed)           0.622    12.186    price_calc0/total_due_reg[14]_i_5_n_7
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    12.886 r  price_calc0/total_due_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.009    12.895    price_calc0/total_due_reg[11]_i_4_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.117 r  price_calc0/total_due_reg[14]_i_4/O[0]
                         net (fo=1, routed)           0.493    13.610    price_calc0/total_due_reg[14]_i_4_n_7
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    14.310 r  price_calc0/total_due_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.009    14.319    price_calc0/total_due_reg[11]_i_3_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.653 r  price_calc0/total_due_reg[14]_i_3/O[1]
                         net (fo=1, routed)           0.547    15.200    price_calc0/total_due_reg[14]_i_3_n_6
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.679    15.879 r  price_calc0/total_due_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.009    15.888    price_calc0/total_due_reg[11]_i_2_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.107 r  price_calc0/total_due_reg[14]_i_2/O[0]
                         net (fo=1, routed)           0.458    16.565    price_calc0/C__0[12]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719    17.284 r  price_calc0/total_due_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.284    price_calc0/total_due0[13]
    SLICE_X1Y25          FDCE                                         r  price_calc0/total_due_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.505    14.877    price_calc0/clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  price_calc0/total_due_reg[13]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X1Y25          FDCE (Setup_fdce_C_D)        0.062    15.162    price_calc0/total_due_reg[13]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -17.284    
  -------------------------------------------------------------------
                         slack                                 -2.121    

Slack (VIOLATED) :        -1.975ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.962ns  (logic 7.509ns (62.774%)  route 4.453ns (37.226%))
  Logic Levels:           17  (CARRY4=14 LUT3=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.624     5.176    clk_IBUF_BUFG
    SLICE_X6Y20          FDCE                                         r  cart_quantity_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDCE (Prop_fdce_C_Q)         0.518     5.694 r  cart_quantity_reg[8][0]/Q
                         net (fo=18, routed)          0.665     6.359    price_calc0/cart_quantity_reg[8]__0[0]
    SLICE_X4Y21          LUT3 (Prop_lut3_I0_O)        0.124     6.483 r  price_calc0/total_due[3]_i_45/O
                         net (fo=1, routed)           0.000     6.483    price_calc0/total_due[3]_i_45_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.123 r  price_calc0/total_due_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.515     7.638    price_calc0/total_due_reg[3]_i_33_n_4
    SLICE_X5Y21          LUT3 (Prop_lut3_I2_O)        0.306     7.944 r  price_calc0/total_due[3]_i_34/O
                         net (fo=1, routed)           0.000     7.944    price_calc0/total_due[3]_i_34_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.345 r  price_calc0/total_due_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.345    price_calc0/total_due_reg[3]_i_24_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.567 r  price_calc0/total_due_reg[3]_i_25/O[0]
                         net (fo=2, routed)           0.649     9.216    price_calc0/total_due_reg[3]_i_25_n_7
    SLICE_X5Y24          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.560     9.776 r  price_calc0/total_due_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.009     9.785    price_calc0/total_due_reg[3]_i_18_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.007 r  price_calc0/total_due_reg[3]_i_17/O[0]
                         net (fo=2, routed)           0.487    10.493    price_calc0/total_due_reg[3]_i_17_n_7
    SLICE_X3Y25          LUT3 (Prop_lut3_I2_O)        0.299    10.792 r  price_calc0/total_due[3]_i_19/O
                         net (fo=1, routed)           0.000    10.792    price_calc0/total_due[3]_i_19_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.342 r  price_calc0/total_due_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.342    price_calc0/total_due_reg[3]_i_12_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.564 r  price_calc0/total_due_reg[14]_i_5/O[0]
                         net (fo=1, routed)           0.622    12.186    price_calc0/total_due_reg[14]_i_5_n_7
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    12.886 r  price_calc0/total_due_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.009    12.895    price_calc0/total_due_reg[11]_i_4_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.117 r  price_calc0/total_due_reg[14]_i_4/O[0]
                         net (fo=1, routed)           0.493    13.610    price_calc0/total_due_reg[14]_i_4_n_7
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    14.310 r  price_calc0/total_due_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.009    14.319    price_calc0/total_due_reg[11]_i_3_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.653 r  price_calc0/total_due_reg[14]_i_3/O[1]
                         net (fo=1, routed)           0.547    15.200    price_calc0/total_due_reg[14]_i_3_n_6
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.558    15.758 r  price_calc0/total_due_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.440    16.198    price_calc0/C__0[11]
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708    16.906 r  price_calc0/total_due_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    16.915    price_calc0/total_due_reg[11]_i_1_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    17.138 r  price_calc0/total_due_reg[14]_i_1/O[0]
                         net (fo=1, routed)           0.000    17.138    price_calc0/total_due0[12]
    SLICE_X1Y25          FDCE                                         r  price_calc0/total_due_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.505    14.877    price_calc0/clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  price_calc0/total_due_reg[12]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X1Y25          FDCE (Setup_fdce_C_D)        0.062    15.162    price_calc0/total_due_reg[12]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -17.138    
  -------------------------------------------------------------------
                         slack                                 -1.975    

Slack (VIOLATED) :        -1.590ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.577ns  (logic 7.133ns (61.614%)  route 4.444ns (38.386%))
  Logic Levels:           16  (CARRY4=13 LUT3=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.624     5.176    clk_IBUF_BUFG
    SLICE_X6Y20          FDCE                                         r  cart_quantity_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDCE (Prop_fdce_C_Q)         0.518     5.694 r  cart_quantity_reg[8][0]/Q
                         net (fo=18, routed)          0.665     6.359    price_calc0/cart_quantity_reg[8]__0[0]
    SLICE_X4Y21          LUT3 (Prop_lut3_I0_O)        0.124     6.483 r  price_calc0/total_due[3]_i_45/O
                         net (fo=1, routed)           0.000     6.483    price_calc0/total_due[3]_i_45_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.123 r  price_calc0/total_due_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.515     7.638    price_calc0/total_due_reg[3]_i_33_n_4
    SLICE_X5Y21          LUT3 (Prop_lut3_I2_O)        0.306     7.944 r  price_calc0/total_due[3]_i_34/O
                         net (fo=1, routed)           0.000     7.944    price_calc0/total_due[3]_i_34_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.345 r  price_calc0/total_due_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.345    price_calc0/total_due_reg[3]_i_24_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.567 r  price_calc0/total_due_reg[3]_i_25/O[0]
                         net (fo=2, routed)           0.649     9.216    price_calc0/total_due_reg[3]_i_25_n_7
    SLICE_X5Y24          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.560     9.776 r  price_calc0/total_due_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.009     9.785    price_calc0/total_due_reg[3]_i_18_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.007 r  price_calc0/total_due_reg[3]_i_17/O[0]
                         net (fo=2, routed)           0.487    10.493    price_calc0/total_due_reg[3]_i_17_n_7
    SLICE_X3Y25          LUT3 (Prop_lut3_I2_O)        0.299    10.792 r  price_calc0/total_due[3]_i_19/O
                         net (fo=1, routed)           0.000    10.792    price_calc0/total_due[3]_i_19_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.342 r  price_calc0/total_due_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.342    price_calc0/total_due_reg[3]_i_12_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.564 r  price_calc0/total_due_reg[14]_i_5/O[0]
                         net (fo=1, routed)           0.622    12.186    price_calc0/total_due_reg[14]_i_5_n_7
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    12.886 r  price_calc0/total_due_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.009    12.895    price_calc0/total_due_reg[11]_i_4_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.117 r  price_calc0/total_due_reg[14]_i_4/O[0]
                         net (fo=1, routed)           0.493    13.610    price_calc0/total_due_reg[14]_i_4_n_7
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    14.310 r  price_calc0/total_due_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.009    14.319    price_calc0/total_due_reg[11]_i_3_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.653 r  price_calc0/total_due_reg[14]_i_3/O[1]
                         net (fo=1, routed)           0.547    15.200    price_calc0/total_due_reg[14]_i_3_n_6
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.558    15.758 r  price_calc0/total_due_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.440    16.198    price_calc0/C__0[11]
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.555    16.753 r  price_calc0/total_due_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.753    price_calc0/total_due0[11]
    SLICE_X1Y24          FDCE                                         r  price_calc0/total_due_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.505    14.877    price_calc0/clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  price_calc0/total_due_reg[11]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X1Y24          FDCE (Setup_fdce_C_D)        0.062    15.162    price_calc0/total_due_reg[11]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -16.753    
  -------------------------------------------------------------------
                         slack                                 -1.590    

Slack (VIOLATED) :        -1.390ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.377ns  (logic 7.238ns (63.619%)  route 4.139ns (36.381%))
  Logic Levels:           16  (CARRY4=12 LUT2=2 LUT4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.624     5.176    clk_IBUF_BUFG
    SLICE_X6Y20          FDCE                                         r  cart_quantity_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDCE (Prop_fdce_C_Q)         0.518     5.694 r  cart_quantity_reg[8][0]/Q
                         net (fo=18, routed)          0.577     6.271    price_calc0/cart_quantity_reg[8]__0[0]
    SLICE_X4Y21          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.642 r  price_calc0/total_due_reg[3]_i_33/O[0]
                         net (fo=1, routed)           0.581     7.223    price_calc0/total_due_reg[3]_i_33_n_7
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.846     8.069 r  price_calc0/total_due_reg[3]_i_24/O[2]
                         net (fo=1, routed)           0.553     8.622    price_calc0/total_due_reg[3]_i_24_n_5
    SLICE_X5Y24          LUT2 (Prop_lut2_I1_O)        0.302     8.924 r  price_calc0/total_due[3]_i_32/O
                         net (fo=1, routed)           0.000     8.924    price_calc0/total_due[3]_i_32_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.504 r  price_calc0/total_due_reg[3]_i_18/O[2]
                         net (fo=2, routed)           0.460     9.964    price_calc0/total_due_reg[3]_i_18_n_5
    SLICE_X3Y24          LUT4 (Prop_lut4_I3_O)        0.302    10.266 r  price_calc0/total_due[3]_i_21/O
                         net (fo=1, routed)           0.000    10.266    price_calc0/total_due[3]_i_21_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.667 r  price_calc0/total_due_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.009    10.676    price_calc0/total_due_reg[3]_i_13_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.898 r  price_calc0/total_due_reg[3]_i_12/O[0]
                         net (fo=2, routed)           0.501    11.399    price_calc0/total_due_reg[3]_i_12_n_7
    SLICE_X4Y23          LUT4 (Prop_lut4_I3_O)        0.299    11.698 r  price_calc0/total_due[3]_i_14/O
                         net (fo=1, routed)           0.000    11.698    price_calc0/total_due[3]_i_14_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.099 r  price_calc0/total_due_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.099    price_calc0/total_due_reg[3]_i_7_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.321 r  price_calc0/total_due_reg[11]_i_4/O[0]
                         net (fo=1, routed)           0.461    12.782    price_calc0/total_due_reg[11]_i_4_n_7
    SLICE_X0Y23          LUT2 (Prop_lut2_I1_O)        0.299    13.081 r  price_calc0/total_due[7]_i_11/O
                         net (fo=1, routed)           0.000    13.081    price_calc0/total_due[7]_i_11_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.482 r  price_calc0/total_due_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.482    price_calc0/total_due_reg[7]_i_6_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.816 r  price_calc0/total_due_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.517    14.333    price_calc0/total_due_reg[11]_i_3_n_6
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.679    15.012 r  price_calc0/total_due_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.012    price_calc0/total_due_reg[7]_i_2_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.231 r  price_calc0/total_due_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.480    15.711    price_calc0/C__0[8]
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.842    16.553 r  price_calc0/total_due_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    16.553    price_calc0/total_due0[10]
    SLICE_X1Y24          FDCE                                         r  price_calc0/total_due_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.505    14.877    price_calc0/clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  price_calc0/total_due_reg[10]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X1Y24          FDCE (Setup_fdce_C_D)        0.062    15.162    price_calc0/total_due_reg[10]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -16.553    
  -------------------------------------------------------------------
                         slack                                 -1.390    

Slack (VIOLATED) :        -1.267ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.254ns  (logic 7.115ns (63.221%)  route 4.139ns (36.779%))
  Logic Levels:           16  (CARRY4=12 LUT2=2 LUT4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.624     5.176    clk_IBUF_BUFG
    SLICE_X6Y20          FDCE                                         r  cart_quantity_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDCE (Prop_fdce_C_Q)         0.518     5.694 r  cart_quantity_reg[8][0]/Q
                         net (fo=18, routed)          0.577     6.271    price_calc0/cart_quantity_reg[8]__0[0]
    SLICE_X4Y21          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.642 r  price_calc0/total_due_reg[3]_i_33/O[0]
                         net (fo=1, routed)           0.581     7.223    price_calc0/total_due_reg[3]_i_33_n_7
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.846     8.069 r  price_calc0/total_due_reg[3]_i_24/O[2]
                         net (fo=1, routed)           0.553     8.622    price_calc0/total_due_reg[3]_i_24_n_5
    SLICE_X5Y24          LUT2 (Prop_lut2_I1_O)        0.302     8.924 r  price_calc0/total_due[3]_i_32/O
                         net (fo=1, routed)           0.000     8.924    price_calc0/total_due[3]_i_32_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.504 r  price_calc0/total_due_reg[3]_i_18/O[2]
                         net (fo=2, routed)           0.460     9.964    price_calc0/total_due_reg[3]_i_18_n_5
    SLICE_X3Y24          LUT4 (Prop_lut4_I3_O)        0.302    10.266 r  price_calc0/total_due[3]_i_21/O
                         net (fo=1, routed)           0.000    10.266    price_calc0/total_due[3]_i_21_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.667 r  price_calc0/total_due_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.009    10.676    price_calc0/total_due_reg[3]_i_13_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.898 r  price_calc0/total_due_reg[3]_i_12/O[0]
                         net (fo=2, routed)           0.501    11.399    price_calc0/total_due_reg[3]_i_12_n_7
    SLICE_X4Y23          LUT4 (Prop_lut4_I3_O)        0.299    11.698 r  price_calc0/total_due[3]_i_14/O
                         net (fo=1, routed)           0.000    11.698    price_calc0/total_due[3]_i_14_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.099 r  price_calc0/total_due_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.099    price_calc0/total_due_reg[3]_i_7_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.321 r  price_calc0/total_due_reg[11]_i_4/O[0]
                         net (fo=1, routed)           0.461    12.782    price_calc0/total_due_reg[11]_i_4_n_7
    SLICE_X0Y23          LUT2 (Prop_lut2_I1_O)        0.299    13.081 r  price_calc0/total_due[7]_i_11/O
                         net (fo=1, routed)           0.000    13.081    price_calc0/total_due[7]_i_11_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.482 r  price_calc0/total_due_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.482    price_calc0/total_due_reg[7]_i_6_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.816 r  price_calc0/total_due_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.517    14.333    price_calc0/total_due_reg[11]_i_3_n_6
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.679    15.012 r  price_calc0/total_due_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.012    price_calc0/total_due_reg[7]_i_2_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.231 r  price_calc0/total_due_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.480    15.711    price_calc0/C__0[8]
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719    16.430 r  price_calc0/total_due_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.430    price_calc0/total_due0[9]
    SLICE_X1Y24          FDCE                                         r  price_calc0/total_due_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.505    14.877    price_calc0/clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  price_calc0/total_due_reg[9]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X1Y24          FDCE (Setup_fdce_C_D)        0.062    15.162    price_calc0/total_due_reg[9]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -16.430    
  -------------------------------------------------------------------
                         slack                                 -1.267    

Slack (VIOLATED) :        -1.122ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.109ns  (logic 6.968ns (62.725%)  route 4.141ns (37.275%))
  Logic Levels:           17  (CARRY4=12 LUT2=2 LUT4=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.624     5.176    clk_IBUF_BUFG
    SLICE_X6Y20          FDCE                                         r  cart_quantity_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDCE (Prop_fdce_C_Q)         0.518     5.694 r  cart_quantity_reg[8][0]/Q
                         net (fo=18, routed)          0.577     6.271    price_calc0/cart_quantity_reg[8]__0[0]
    SLICE_X4Y21          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.642 r  price_calc0/total_due_reg[3]_i_33/O[0]
                         net (fo=1, routed)           0.581     7.223    price_calc0/total_due_reg[3]_i_33_n_7
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.846     8.069 r  price_calc0/total_due_reg[3]_i_24/O[2]
                         net (fo=1, routed)           0.553     8.622    price_calc0/total_due_reg[3]_i_24_n_5
    SLICE_X5Y24          LUT2 (Prop_lut2_I1_O)        0.302     8.924 r  price_calc0/total_due[3]_i_32/O
                         net (fo=1, routed)           0.000     8.924    price_calc0/total_due[3]_i_32_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.504 r  price_calc0/total_due_reg[3]_i_18/O[2]
                         net (fo=2, routed)           0.460     9.964    price_calc0/total_due_reg[3]_i_18_n_5
    SLICE_X3Y24          LUT4 (Prop_lut4_I3_O)        0.302    10.266 r  price_calc0/total_due[3]_i_21/O
                         net (fo=1, routed)           0.000    10.266    price_calc0/total_due[3]_i_21_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.667 r  price_calc0/total_due_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.009    10.676    price_calc0/total_due_reg[3]_i_13_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.898 r  price_calc0/total_due_reg[3]_i_12/O[0]
                         net (fo=2, routed)           0.501    11.399    price_calc0/total_due_reg[3]_i_12_n_7
    SLICE_X4Y23          LUT4 (Prop_lut4_I3_O)        0.299    11.698 r  price_calc0/total_due[3]_i_14/O
                         net (fo=1, routed)           0.000    11.698    price_calc0/total_due[3]_i_14_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.099 r  price_calc0/total_due_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.099    price_calc0/total_due_reg[3]_i_7_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.321 r  price_calc0/total_due_reg[11]_i_4/O[0]
                         net (fo=1, routed)           0.461    12.782    price_calc0/total_due_reg[11]_i_4_n_7
    SLICE_X0Y23          LUT2 (Prop_lut2_I1_O)        0.299    13.081 r  price_calc0/total_due[7]_i_11/O
                         net (fo=1, routed)           0.000    13.081    price_calc0/total_due[7]_i_11_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.482 r  price_calc0/total_due_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.482    price_calc0/total_due_reg[7]_i_6_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.704 r  price_calc0/total_due_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.559    14.263    price_calc0/total_due_reg[11]_i_3_n_7
    SLICE_X2Y23          LUT4 (Prop_lut4_I3_O)        0.299    14.562 r  price_calc0/total_due[7]_i_8/O
                         net (fo=1, routed)           0.000    14.562    price_calc0/total_due[7]_i_8_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.914 r  price_calc0/total_due_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.440    15.354    price_calc0/C__0[7]
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708    16.062 r  price_calc0/total_due_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.062    price_calc0/total_due_reg[7]_i_1_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.285 r  price_calc0/total_due_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.285    price_calc0/total_due0[8]
    SLICE_X1Y24          FDCE                                         r  price_calc0/total_due_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.505    14.877    price_calc0/clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  price_calc0/total_due_reg[8]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X1Y24          FDCE (Setup_fdce_C_D)        0.062    15.162    price_calc0/total_due_reg[8]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -16.285    
  -------------------------------------------------------------------
                         slack                                 -1.122    

Slack (VIOLATED) :        -0.744ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.733ns  (logic 6.592ns (61.419%)  route 4.141ns (38.581%))
  Logic Levels:           16  (CARRY4=11 LUT2=2 LUT4=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.624     5.176    clk_IBUF_BUFG
    SLICE_X6Y20          FDCE                                         r  cart_quantity_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDCE (Prop_fdce_C_Q)         0.518     5.694 r  cart_quantity_reg[8][0]/Q
                         net (fo=18, routed)          0.577     6.271    price_calc0/cart_quantity_reg[8]__0[0]
    SLICE_X4Y21          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.642 r  price_calc0/total_due_reg[3]_i_33/O[0]
                         net (fo=1, routed)           0.581     7.223    price_calc0/total_due_reg[3]_i_33_n_7
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.846     8.069 r  price_calc0/total_due_reg[3]_i_24/O[2]
                         net (fo=1, routed)           0.553     8.622    price_calc0/total_due_reg[3]_i_24_n_5
    SLICE_X5Y24          LUT2 (Prop_lut2_I1_O)        0.302     8.924 r  price_calc0/total_due[3]_i_32/O
                         net (fo=1, routed)           0.000     8.924    price_calc0/total_due[3]_i_32_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.504 r  price_calc0/total_due_reg[3]_i_18/O[2]
                         net (fo=2, routed)           0.460     9.964    price_calc0/total_due_reg[3]_i_18_n_5
    SLICE_X3Y24          LUT4 (Prop_lut4_I3_O)        0.302    10.266 r  price_calc0/total_due[3]_i_21/O
                         net (fo=1, routed)           0.000    10.266    price_calc0/total_due[3]_i_21_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.667 r  price_calc0/total_due_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.009    10.676    price_calc0/total_due_reg[3]_i_13_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.898 r  price_calc0/total_due_reg[3]_i_12/O[0]
                         net (fo=2, routed)           0.501    11.399    price_calc0/total_due_reg[3]_i_12_n_7
    SLICE_X4Y23          LUT4 (Prop_lut4_I3_O)        0.299    11.698 r  price_calc0/total_due[3]_i_14/O
                         net (fo=1, routed)           0.000    11.698    price_calc0/total_due[3]_i_14_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.099 r  price_calc0/total_due_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.099    price_calc0/total_due_reg[3]_i_7_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.321 r  price_calc0/total_due_reg[11]_i_4/O[0]
                         net (fo=1, routed)           0.461    12.782    price_calc0/total_due_reg[11]_i_4_n_7
    SLICE_X0Y23          LUT2 (Prop_lut2_I1_O)        0.299    13.081 r  price_calc0/total_due[7]_i_11/O
                         net (fo=1, routed)           0.000    13.081    price_calc0/total_due[7]_i_11_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.482 r  price_calc0/total_due_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.482    price_calc0/total_due_reg[7]_i_6_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.704 r  price_calc0/total_due_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.559    14.263    price_calc0/total_due_reg[11]_i_3_n_7
    SLICE_X2Y23          LUT4 (Prop_lut4_I3_O)        0.299    14.562 r  price_calc0/total_due[7]_i_8/O
                         net (fo=1, routed)           0.000    14.562    price_calc0/total_due[7]_i_8_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.914 r  price_calc0/total_due_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.440    15.354    price_calc0/C__0[7]
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.555    15.909 r  price_calc0/total_due_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.909    price_calc0/total_due0[7]
    SLICE_X1Y23          FDCE                                         r  price_calc0/total_due_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.507    14.879    price_calc0/clk_IBUF_BUFG
    SLICE_X1Y23          FDCE                                         r  price_calc0/total_due_reg[7]/C
                         clock pessimism              0.259    15.138    
                         clock uncertainty           -0.035    15.102    
    SLICE_X1Y23          FDCE (Setup_fdce_C_D)        0.062    15.164    price_calc0/total_due_reg[7]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                         -15.909    
  -------------------------------------------------------------------
                         slack                                 -0.744    

Slack (VIOLATED) :        -0.542ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.530ns  (logic 6.266ns (59.504%)  route 4.264ns (40.496%))
  Logic Levels:           15  (CARRY4=10 LUT2=2 LUT4=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.624     5.176    clk_IBUF_BUFG
    SLICE_X6Y20          FDCE                                         r  cart_quantity_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDCE (Prop_fdce_C_Q)         0.518     5.694 r  cart_quantity_reg[8][0]/Q
                         net (fo=18, routed)          0.577     6.271    price_calc0/cart_quantity_reg[8]__0[0]
    SLICE_X4Y21          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.642 r  price_calc0/total_due_reg[3]_i_33/O[0]
                         net (fo=1, routed)           0.581     7.223    price_calc0/total_due_reg[3]_i_33_n_7
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.846     8.069 r  price_calc0/total_due_reg[3]_i_24/O[2]
                         net (fo=1, routed)           0.553     8.622    price_calc0/total_due_reg[3]_i_24_n_5
    SLICE_X5Y24          LUT2 (Prop_lut2_I1_O)        0.302     8.924 r  price_calc0/total_due[3]_i_32/O
                         net (fo=1, routed)           0.000     8.924    price_calc0/total_due[3]_i_32_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.504 r  price_calc0/total_due_reg[3]_i_18/O[2]
                         net (fo=2, routed)           0.460     9.964    price_calc0/total_due_reg[3]_i_18_n_5
    SLICE_X3Y24          LUT4 (Prop_lut4_I3_O)        0.302    10.266 r  price_calc0/total_due[3]_i_21/O
                         net (fo=1, routed)           0.000    10.266    price_calc0/total_due[3]_i_21_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.667 r  price_calc0/total_due_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.009    10.676    price_calc0/total_due_reg[3]_i_13_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.898 r  price_calc0/total_due_reg[3]_i_12/O[0]
                         net (fo=2, routed)           0.501    11.399    price_calc0/total_due_reg[3]_i_12_n_7
    SLICE_X4Y23          LUT4 (Prop_lut4_I3_O)        0.299    11.698 r  price_calc0/total_due[3]_i_14/O
                         net (fo=1, routed)           0.000    11.698    price_calc0/total_due[3]_i_14_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.099 r  price_calc0/total_due_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.099    price_calc0/total_due_reg[3]_i_7_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.321 r  price_calc0/total_due_reg[11]_i_4/O[0]
                         net (fo=1, routed)           0.461    12.782    price_calc0/total_due_reg[11]_i_4_n_7
    SLICE_X0Y23          LUT2 (Prop_lut2_I1_O)        0.299    13.081 r  price_calc0/total_due[7]_i_11/O
                         net (fo=1, routed)           0.000    13.081    price_calc0/total_due[7]_i_11_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.329 r  price_calc0/total_due_reg[7]_i_6/O[3]
                         net (fo=2, routed)           0.442    13.771    price_calc0/total_due_reg[7]_i_6_n_4
    SLICE_X2Y23          LUT4 (Prop_lut4_I3_O)        0.306    14.077 r  price_calc0/total_due[7]_i_9/O
                         net (fo=1, routed)           0.000    14.077    price_calc0/total_due[7]_i_9_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    14.307 r  price_calc0/total_due_reg[7]_i_2/O[1]
                         net (fo=2, routed)           0.680    14.987    price_calc0/C__0[5]
    SLICE_X1Y23          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719    15.706 r  price_calc0/total_due_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.706    price_calc0/total_due0[6]
    SLICE_X1Y23          FDCE                                         r  price_calc0/total_due_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.507    14.879    price_calc0/clk_IBUF_BUFG
    SLICE_X1Y23          FDCE                                         r  price_calc0/total_due_reg[6]/C
                         clock pessimism              0.259    15.138    
                         clock uncertainty           -0.035    15.102    
    SLICE_X1Y23          FDCE (Setup_fdce_C_D)        0.062    15.164    price_calc0/total_due_reg[6]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                         -15.706    
  -------------------------------------------------------------------
                         slack                                 -0.542    

Slack (VIOLATED) :        -0.151ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.140ns  (logic 6.078ns (59.943%)  route 4.062ns (40.057%))
  Logic Levels:           13  (CARRY4=8 LUT2=3 LUT4=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.624     5.176    clk_IBUF_BUFG
    SLICE_X6Y20          FDCE                                         r  cart_quantity_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDCE (Prop_fdce_C_Q)         0.518     5.694 r  cart_quantity_reg[8][0]/Q
                         net (fo=18, routed)          0.577     6.271    price_calc0/cart_quantity_reg[8]__0[0]
    SLICE_X4Y21          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.642 r  price_calc0/total_due_reg[3]_i_33/O[0]
                         net (fo=1, routed)           0.581     7.223    price_calc0/total_due_reg[3]_i_33_n_7
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723     7.946 r  price_calc0/total_due_reg[3]_i_24/O[1]
                         net (fo=1, routed)           0.442     8.388    price_calc0/total_due_reg[3]_i_24_n_6
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.550     8.938 r  price_calc0/total_due_reg[3]_i_18/O[0]
                         net (fo=1, routed)           0.530     9.468    price_calc0/total_due_reg[3]_i_18_n_7
    SLICE_X3Y24          LUT2 (Prop_lut2_I1_O)        0.299     9.767 r  price_calc0/total_due[3]_i_23/O
                         net (fo=1, routed)           0.000     9.767    price_calc0/total_due[3]_i_23_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.347 r  price_calc0/total_due_reg[3]_i_13/O[2]
                         net (fo=1, routed)           0.445    10.792    price_calc0/total_due_reg[3]_i_13_n_5
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.302    11.094 r  price_calc0/total_due[3]_i_16/O
                         net (fo=1, routed)           0.000    11.094    price_calc0/total_due[3]_i_16_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.674 r  price_calc0/total_due_reg[3]_i_7/O[2]
                         net (fo=1, routed)           0.444    12.118    price_calc0/total_due_reg[3]_i_7_n_5
    SLICE_X0Y23          LUT2 (Prop_lut2_I1_O)        0.302    12.420 r  price_calc0/total_due[7]_i_13/O
                         net (fo=1, routed)           0.000    12.420    price_calc0/total_due[7]_i_13_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.000 r  price_calc0/total_due_reg[7]_i_6/O[2]
                         net (fo=1, routed)           0.569    13.569    price_calc0/total_due_reg[7]_i_6_n_5
    SLICE_X2Y23          LUT4 (Prop_lut4_I3_O)        0.302    13.871 r  price_calc0/total_due[7]_i_10/O
                         net (fo=1, routed)           0.000    13.871    price_calc0/total_due[7]_i_10_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.123 r  price_calc0/total_due_reg[7]_i_2/O[0]
                         net (fo=2, routed)           0.473    14.596    price_calc0/C__0[4]
    SLICE_X1Y23          LUT4 (Prop_lut4_I3_O)        0.295    14.891 r  price_calc0/total_due[7]_i_4/O
                         net (fo=1, routed)           0.000    14.891    price_calc0/total_due[7]_i_4_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    15.315 r  price_calc0/total_due_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.315    price_calc0/total_due0[5]
    SLICE_X1Y23          FDCE                                         r  price_calc0/total_due_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.507    14.879    price_calc0/clk_IBUF_BUFG
    SLICE_X1Y23          FDCE                                         r  price_calc0/total_due_reg[5]/C
                         clock pessimism              0.259    15.138    
                         clock uncertainty           -0.035    15.102    
    SLICE_X1Y23          FDCE (Setup_fdce_C_D)        0.062    15.164    price_calc0/total_due_reg[5]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                         -15.315    
  -------------------------------------------------------------------
                         slack                                 -0.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 pixel_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (48.009%)  route 0.178ns (51.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.561     1.474    clk_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  pixel_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  pixel_addr_reg[9]/Q
                         net (fo=2, routed)           0.178     1.816    ram0/Q[9]
    RAMB18_X0Y6          RAMB18E1                                     r  ram0/RAM_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.871     2.029    ram0/clk_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  ram0/RAM_reg_1/CLKARDCLK
                         clock pessimism             -0.479     1.551    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.734    ram0/RAM_reg_1
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 coin_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_coin10/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.171%)  route 0.210ns (59.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.564     1.477    clk_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  coin_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  coin_addr_reg[6]/Q
                         net (fo=3, routed)           0.210     1.828    ram_coin10/Q[6]
    RAMB18_X0Y4          RAMB18E1                                     r  ram_coin10/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.875     2.033    ram_coin10/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  ram_coin10/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.535    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.718    ram_coin10/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 coin_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_coin5/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.171%)  route 0.210ns (59.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.564     1.477    clk_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  coin_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  coin_addr_reg[6]/Q
                         net (fo=3, routed)           0.210     1.828    ram_coin5/Q[6]
    RAMB18_X0Y5          RAMB18E1                                     r  ram_coin5/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.875     2.033    ram_coin5/clk_IBUF_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  ram_coin5/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.535    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.718    ram_coin5/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 coin_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_coin10/RAM_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.010%)  route 0.211ns (59.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.564     1.477    clk_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  coin_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  coin_addr_reg[8]/Q
                         net (fo=3, routed)           0.211     1.830    ram_coin10/Q[8]
    RAMB18_X0Y4          RAMB18E1                                     r  ram_coin10/RAM_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.875     2.033    ram_coin10/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  ram_coin10/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.535    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.718    ram_coin10/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 coin_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_coin5/RAM_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.010%)  route 0.211ns (59.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.564     1.477    clk_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  coin_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  coin_addr_reg[8]/Q
                         net (fo=3, routed)           0.211     1.830    ram_coin5/Q[8]
    RAMB18_X0Y5          RAMB18E1                                     r  ram_coin5/RAM_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.875     2.033    ram_coin5/clk_IBUF_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  ram_coin5/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.535    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.718    ram_coin5/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 coin_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_coin10/RAM_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.785%)  route 0.213ns (60.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.564     1.477    clk_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  coin_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  coin_addr_reg[3]/Q
                         net (fo=3, routed)           0.213     1.832    ram_coin10/Q[3]
    RAMB18_X0Y4          RAMB18E1                                     r  ram_coin10/RAM_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.875     2.033    ram_coin10/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  ram_coin10/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.535    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.718    ram_coin10/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 coin_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_coin5/RAM_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.785%)  route 0.213ns (60.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.564     1.477    clk_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  coin_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  coin_addr_reg[3]/Q
                         net (fo=3, routed)           0.213     1.832    ram_coin5/Q[3]
    RAMB18_X0Y5          RAMB18E1                                     r  ram_coin5/RAM_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.875     2.033    ram_coin5/clk_IBUF_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  ram_coin5/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.535    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.718    ram_coin5/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 coin_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_coin10/RAM_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.386%)  route 0.217ns (60.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.566     1.479    clk_IBUF_BUFG
    SLICE_X9Y11          FDRE                                         r  coin_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  coin_addr_reg[2]/Q
                         net (fo=3, routed)           0.217     1.837    ram_coin10/Q[2]
    RAMB18_X0Y4          RAMB18E1                                     r  ram_coin10/RAM_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.875     2.033    ram_coin10/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  ram_coin10/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.535    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.718    ram_coin10/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 coin_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_coin5/RAM_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.386%)  route 0.217ns (60.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.566     1.479    clk_IBUF_BUFG
    SLICE_X9Y11          FDRE                                         r  coin_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  coin_addr_reg[2]/Q
                         net (fo=3, routed)           0.217     1.837    ram_coin5/Q[2]
    RAMB18_X0Y5          RAMB18E1                                     r  ram_coin5/RAM_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.875     2.033    ram_coin5/clk_IBUF_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  ram_coin5/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.535    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.718    ram_coin5/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 coin_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_coin10/RAM_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.947%)  route 0.221ns (61.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.564     1.477    clk_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  coin_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  coin_addr_reg[4]/Q
                         net (fo=3, routed)           0.221     1.839    ram_coin10/Q[4]
    RAMB18_X0Y4          RAMB18E1                                     r  ram_coin10/RAM_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.875     2.033    ram_coin10/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  ram_coin10/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.535    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.718    ram_coin10/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12    coin_count_disp0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4     ram0/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6     ram0/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y3     ram_coin1/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4     ram_coin10/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y5     ram_coin5/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y7     ram_selectbox/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y13    text_render0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y24     btn2_d_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y24     btn2_d_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y24     btn2_d_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y20     cart_quantity_reg[0][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y20     cart_quantity_reg[0][0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y20     cart_quantity_reg[0][1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y20     cart_quantity_reg[0][1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y21     cart_quantity_reg[0][2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y21     cart_quantity_reg[0][2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y21     cart_quantity_reg[1][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y21     cart_quantity_reg[1][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y24     btn2_d_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y24     btn2_d_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y20     cart_quantity_reg[0][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y20     cart_quantity_reg[0][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y20     cart_quantity_reg[0][1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y20     cart_quantity_reg[0][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y21     cart_quantity_reg[0][2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y21     cart_quantity_reg[0][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y21     cart_quantity_reg[1][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y21     cart_quantity_reg[1][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_gen
  To Clock:  vga_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       13.881ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.881ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        5.317ns  (logic 1.080ns (20.312%)  route 4.237ns (79.688%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.738ns = ( 25.738 - 20.000 ) 
    Source Clock Delay      (SCD):    6.378ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.562     5.114    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.518     5.632 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.746     6.378    vs0/CLK
    SLICE_X13Y24         FDRE                                         r  vs0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.456     6.834 r  vs0/h_count_reg_reg[2]/Q
                         net (fo=51, routed)          1.716     8.550    vs0/h_count_reg_reg[9]_0[2]
    SLICE_X12Y18         LUT5 (Prop_lut5_I1_O)        0.152     8.702 r  vs0/v_count_reg[9]_i_6/O
                         net (fo=1, routed)           0.286     8.988    vs0/v_count_reg[9]_i_6_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I0_O)        0.348     9.336 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=12, routed)          1.340    10.676    vs0/h_count_next
    SLICE_X12Y15         LUT6 (Prop_lut6_I0_O)        0.124    10.800 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.895    11.695    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X12Y15         FDRE                                         r  vs0/v_count_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.445    24.817    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.418    25.235 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.504    25.738    vs0/CLK
    SLICE_X12Y15         FDRE                                         r  vs0/v_count_reg_reg[1]/C
                         clock pessimism              0.397    26.136    
                         clock uncertainty           -0.035    26.100    
    SLICE_X12Y15         FDRE (Setup_fdre_C_R)       -0.524    25.576    vs0/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.576    
                         arrival time                         -11.695    
  -------------------------------------------------------------------
                         slack                                 13.881    

Slack (MET) :             13.881ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        5.317ns  (logic 1.080ns (20.312%)  route 4.237ns (79.688%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.738ns = ( 25.738 - 20.000 ) 
    Source Clock Delay      (SCD):    6.378ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.562     5.114    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.518     5.632 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.746     6.378    vs0/CLK
    SLICE_X13Y24         FDRE                                         r  vs0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.456     6.834 r  vs0/h_count_reg_reg[2]/Q
                         net (fo=51, routed)          1.716     8.550    vs0/h_count_reg_reg[9]_0[2]
    SLICE_X12Y18         LUT5 (Prop_lut5_I1_O)        0.152     8.702 r  vs0/v_count_reg[9]_i_6/O
                         net (fo=1, routed)           0.286     8.988    vs0/v_count_reg[9]_i_6_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I0_O)        0.348     9.336 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=12, routed)          1.340    10.676    vs0/h_count_next
    SLICE_X12Y15         LUT6 (Prop_lut6_I0_O)        0.124    10.800 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.895    11.695    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X12Y15         FDRE                                         r  vs0/v_count_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.445    24.817    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.418    25.235 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.504    25.738    vs0/CLK
    SLICE_X12Y15         FDRE                                         r  vs0/v_count_reg_reg[4]/C
                         clock pessimism              0.397    26.136    
                         clock uncertainty           -0.035    26.100    
    SLICE_X12Y15         FDRE (Setup_fdre_C_R)       -0.524    25.576    vs0/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         25.576    
                         arrival time                         -11.695    
  -------------------------------------------------------------------
                         slack                                 13.881    

Slack (MET) :             13.881ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        5.317ns  (logic 1.080ns (20.312%)  route 4.237ns (79.688%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.738ns = ( 25.738 - 20.000 ) 
    Source Clock Delay      (SCD):    6.378ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.562     5.114    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.518     5.632 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.746     6.378    vs0/CLK
    SLICE_X13Y24         FDRE                                         r  vs0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.456     6.834 r  vs0/h_count_reg_reg[2]/Q
                         net (fo=51, routed)          1.716     8.550    vs0/h_count_reg_reg[9]_0[2]
    SLICE_X12Y18         LUT5 (Prop_lut5_I1_O)        0.152     8.702 r  vs0/v_count_reg[9]_i_6/O
                         net (fo=1, routed)           0.286     8.988    vs0/v_count_reg[9]_i_6_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I0_O)        0.348     9.336 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=12, routed)          1.340    10.676    vs0/h_count_next
    SLICE_X12Y15         LUT6 (Prop_lut6_I0_O)        0.124    10.800 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.895    11.695    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X12Y15         FDRE                                         r  vs0/v_count_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.445    24.817    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.418    25.235 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.504    25.738    vs0/CLK
    SLICE_X12Y15         FDRE                                         r  vs0/v_count_reg_reg[9]/C
                         clock pessimism              0.397    26.136    
                         clock uncertainty           -0.035    26.100    
    SLICE_X12Y15         FDRE (Setup_fdre_C_R)       -0.524    25.576    vs0/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         25.576    
                         arrival time                         -11.695    
  -------------------------------------------------------------------
                         slack                                 13.881    

Slack (MET) :             14.127ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 1.080ns (21.976%)  route 3.834ns (78.023%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.581ns = ( 25.581 - 20.000 ) 
    Source Clock Delay      (SCD):    6.378ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.562     5.114    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.518     5.632 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.746     6.378    vs0/CLK
    SLICE_X13Y24         FDRE                                         r  vs0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.456     6.834 r  vs0/h_count_reg_reg[2]/Q
                         net (fo=51, routed)          1.716     8.550    vs0/h_count_reg_reg[9]_0[2]
    SLICE_X12Y18         LUT5 (Prop_lut5_I1_O)        0.152     8.702 r  vs0/v_count_reg[9]_i_6/O
                         net (fo=1, routed)           0.286     8.988    vs0/v_count_reg[9]_i_6_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I0_O)        0.348     9.336 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=12, routed)          1.340    10.676    vs0/h_count_next
    SLICE_X12Y15         LUT6 (Prop_lut6_I0_O)        0.124    10.800 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.492    11.292    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X12Y17         FDRE                                         r  vs0/v_count_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.445    24.817    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.418    25.235 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.347    25.581    vs0/CLK
    SLICE_X12Y17         FDRE                                         r  vs0/v_count_reg_reg[2]/C
                         clock pessimism              0.397    25.978    
                         clock uncertainty           -0.035    25.943    
    SLICE_X12Y17         FDRE (Setup_fdre_C_R)       -0.524    25.419    vs0/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         25.419    
                         arrival time                         -11.292    
  -------------------------------------------------------------------
                         slack                                 14.127    

Slack (MET) :             14.127ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 1.080ns (21.976%)  route 3.834ns (78.023%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.581ns = ( 25.581 - 20.000 ) 
    Source Clock Delay      (SCD):    6.378ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.562     5.114    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.518     5.632 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.746     6.378    vs0/CLK
    SLICE_X13Y24         FDRE                                         r  vs0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.456     6.834 r  vs0/h_count_reg_reg[2]/Q
                         net (fo=51, routed)          1.716     8.550    vs0/h_count_reg_reg[9]_0[2]
    SLICE_X12Y18         LUT5 (Prop_lut5_I1_O)        0.152     8.702 r  vs0/v_count_reg[9]_i_6/O
                         net (fo=1, routed)           0.286     8.988    vs0/v_count_reg[9]_i_6_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I0_O)        0.348     9.336 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=12, routed)          1.340    10.676    vs0/h_count_next
    SLICE_X12Y15         LUT6 (Prop_lut6_I0_O)        0.124    10.800 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.492    11.292    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X12Y17         FDRE                                         r  vs0/v_count_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.445    24.817    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.418    25.235 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.347    25.581    vs0/CLK
    SLICE_X12Y17         FDRE                                         r  vs0/v_count_reg_reg[8]/C
                         clock pessimism              0.397    25.978    
                         clock uncertainty           -0.035    25.943    
    SLICE_X12Y17         FDRE (Setup_fdre_C_R)       -0.524    25.419    vs0/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         25.419    
                         arrival time                         -11.292    
  -------------------------------------------------------------------
                         slack                                 14.127    

Slack (MET) :             14.205ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 1.080ns (21.764%)  route 3.882ns (78.236%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.708ns = ( 25.708 - 20.000 ) 
    Source Clock Delay      (SCD):    6.378ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.562     5.114    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.518     5.632 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.746     6.378    vs0/CLK
    SLICE_X13Y24         FDRE                                         r  vs0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.456     6.834 r  vs0/h_count_reg_reg[2]/Q
                         net (fo=51, routed)          1.716     8.550    vs0/h_count_reg_reg[9]_0[2]
    SLICE_X12Y18         LUT5 (Prop_lut5_I1_O)        0.152     8.702 r  vs0/v_count_reg[9]_i_6/O
                         net (fo=1, routed)           0.286     8.988    vs0/v_count_reg[9]_i_6_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I0_O)        0.348     9.336 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=12, routed)          1.340    10.676    vs0/h_count_next
    SLICE_X12Y15         LUT6 (Prop_lut6_I0_O)        0.124    10.800 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.540    11.340    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X12Y16         FDRE                                         r  vs0/v_count_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.445    24.817    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.418    25.235 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.473    25.708    vs0/CLK
    SLICE_X12Y16         FDRE                                         r  vs0/v_count_reg_reg[3]/C
                         clock pessimism              0.397    26.105    
                         clock uncertainty           -0.035    26.070    
    SLICE_X12Y16         FDRE (Setup_fdre_C_R)       -0.524    25.546    vs0/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         25.546    
                         arrival time                         -11.340    
  -------------------------------------------------------------------
                         slack                                 14.205    

Slack (MET) :             14.205ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 1.080ns (21.764%)  route 3.882ns (78.236%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.708ns = ( 25.708 - 20.000 ) 
    Source Clock Delay      (SCD):    6.378ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.562     5.114    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.518     5.632 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.746     6.378    vs0/CLK
    SLICE_X13Y24         FDRE                                         r  vs0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.456     6.834 r  vs0/h_count_reg_reg[2]/Q
                         net (fo=51, routed)          1.716     8.550    vs0/h_count_reg_reg[9]_0[2]
    SLICE_X12Y18         LUT5 (Prop_lut5_I1_O)        0.152     8.702 r  vs0/v_count_reg[9]_i_6/O
                         net (fo=1, routed)           0.286     8.988    vs0/v_count_reg[9]_i_6_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I0_O)        0.348     9.336 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=12, routed)          1.340    10.676    vs0/h_count_next
    SLICE_X12Y15         LUT6 (Prop_lut6_I0_O)        0.124    10.800 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.540    11.340    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X12Y16         FDRE                                         r  vs0/v_count_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.445    24.817    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.418    25.235 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.473    25.708    vs0/CLK
    SLICE_X12Y16         FDRE                                         r  vs0/v_count_reg_reg[5]/C
                         clock pessimism              0.397    26.105    
                         clock uncertainty           -0.035    26.070    
    SLICE_X12Y16         FDRE (Setup_fdre_C_R)       -0.524    25.546    vs0/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         25.546    
                         arrival time                         -11.340    
  -------------------------------------------------------------------
                         slack                                 14.205    

Slack (MET) :             14.205ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 1.080ns (21.764%)  route 3.882ns (78.236%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.708ns = ( 25.708 - 20.000 ) 
    Source Clock Delay      (SCD):    6.378ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.562     5.114    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.518     5.632 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.746     6.378    vs0/CLK
    SLICE_X13Y24         FDRE                                         r  vs0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.456     6.834 r  vs0/h_count_reg_reg[2]/Q
                         net (fo=51, routed)          1.716     8.550    vs0/h_count_reg_reg[9]_0[2]
    SLICE_X12Y18         LUT5 (Prop_lut5_I1_O)        0.152     8.702 r  vs0/v_count_reg[9]_i_6/O
                         net (fo=1, routed)           0.286     8.988    vs0/v_count_reg[9]_i_6_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I0_O)        0.348     9.336 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=12, routed)          1.340    10.676    vs0/h_count_next
    SLICE_X12Y15         LUT6 (Prop_lut6_I0_O)        0.124    10.800 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.540    11.340    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X12Y16         FDRE                                         r  vs0/v_count_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.445    24.817    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.418    25.235 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.473    25.708    vs0/CLK
    SLICE_X12Y16         FDRE                                         r  vs0/v_count_reg_reg[6]/C
                         clock pessimism              0.397    26.105    
                         clock uncertainty           -0.035    26.070    
    SLICE_X12Y16         FDRE (Setup_fdre_C_R)       -0.524    25.546    vs0/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         25.546    
                         arrival time                         -11.340    
  -------------------------------------------------------------------
                         slack                                 14.205    

Slack (MET) :             14.209ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        5.199ns  (logic 1.080ns (20.775%)  route 4.119ns (79.225%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.852ns = ( 25.852 - 20.000 ) 
    Source Clock Delay      (SCD):    6.378ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.562     5.114    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.518     5.632 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.746     6.378    vs0/CLK
    SLICE_X13Y24         FDRE                                         r  vs0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.456     6.834 r  vs0/h_count_reg_reg[2]/Q
                         net (fo=51, routed)          1.716     8.550    vs0/h_count_reg_reg[9]_0[2]
    SLICE_X12Y18         LUT5 (Prop_lut5_I1_O)        0.152     8.702 r  vs0/v_count_reg[9]_i_6/O
                         net (fo=1, routed)           0.286     8.988    vs0/v_count_reg[9]_i_6_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I0_O)        0.348     9.336 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=12, routed)          1.340    10.676    vs0/h_count_next
    SLICE_X12Y15         LUT6 (Prop_lut6_I0_O)        0.124    10.800 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.777    11.577    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X11Y16         FDRE                                         r  vs0/v_count_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.445    24.817    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.418    25.235 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.618    25.852    vs0/CLK
    SLICE_X11Y16         FDRE                                         r  vs0/v_count_reg_reg[7]/C
                         clock pessimism              0.397    26.249    
                         clock uncertainty           -0.035    26.214    
    SLICE_X11Y16         FDRE (Setup_fdre_C_R)       -0.429    25.785    vs0/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         25.785    
                         arrival time                         -11.577    
  -------------------------------------------------------------------
                         slack                                 14.209    

Slack (MET) :             14.235ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        5.185ns  (logic 1.080ns (20.830%)  route 4.105ns (79.170%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.864ns = ( 25.864 - 20.000 ) 
    Source Clock Delay      (SCD):    6.378ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.562     5.114    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.518     5.632 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.746     6.378    vs0/CLK
    SLICE_X13Y24         FDRE                                         r  vs0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.456     6.834 r  vs0/h_count_reg_reg[2]/Q
                         net (fo=51, routed)          1.716     8.550    vs0/h_count_reg_reg[9]_0[2]
    SLICE_X12Y18         LUT5 (Prop_lut5_I1_O)        0.152     8.702 r  vs0/v_count_reg[9]_i_6/O
                         net (fo=1, routed)           0.286     8.988    vs0/v_count_reg[9]_i_6_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I0_O)        0.348     9.336 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=12, routed)          1.340    10.676    vs0/h_count_next
    SLICE_X12Y15         LUT6 (Prop_lut6_I0_O)        0.124    10.800 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.763    11.563    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X11Y15         FDRE                                         r  vs0/v_count_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.445    24.817    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.418    25.235 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.630    25.864    vs0/CLK
    SLICE_X11Y15         FDRE                                         r  vs0/v_count_reg_reg[0]/C
                         clock pessimism              0.397    26.262    
                         clock uncertainty           -0.035    26.226    
    SLICE_X11Y15         FDRE (Setup_fdre_C_R)       -0.429    25.797    vs0/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.797    
                         arrival time                         -11.563    
  -------------------------------------------------------------------
                         slack                                 14.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (49.946%)  route 0.209ns (50.054%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.562     1.475    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.247     1.887    vs0/CLK
    SLICE_X12Y16         FDRE                                         r  vs0/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.164     2.051 r  vs0/v_count_reg_reg[3]/Q
                         net (fo=75, routed)          0.209     2.260    vs0/Q[3]
    SLICE_X12Y15         LUT5 (Prop_lut5_I2_O)        0.045     2.305 r  vs0/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.305    vs0/p_0_in__0[4]
    SLICE_X12Y15         FDRE                                         r  vs0/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.830     1.988    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.204     2.192 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.297     2.489    vs0/CLK
    SLICE_X12Y15         FDRE                                         r  vs0/v_count_reg_reg[4]/C
                         clock pessimism             -0.553     1.936    
    SLICE_X12Y15         FDRE (Hold_fdre_C_D)         0.121     2.057    vs0/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.209ns (42.703%)  route 0.280ns (57.297%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.562     1.475    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.184     1.823    vs0/CLK
    SLICE_X12Y17         FDRE                                         r  vs0/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.164     1.987 r  vs0/v_count_reg_reg[8]/Q
                         net (fo=47, routed)          0.280     2.267    vs0/Q[8]
    SLICE_X12Y15         LUT6 (Prop_lut6_I4_O)        0.045     2.312 r  vs0/v_count_reg[9]_i_3/O
                         net (fo=1, routed)           0.000     2.312    vs0/p_0_in__0[9]
    SLICE_X12Y15         FDRE                                         r  vs0/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.830     1.988    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.204     2.192 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.297     2.489    vs0/CLK
    SLICE_X12Y15         FDRE                                         r  vs0/v_count_reg_reg[9]/C
                         clock pessimism             -0.553     1.936    
    SLICE_X12Y15         FDRE (Hold_fdre_C_D)         0.121     2.057    vs0/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_sync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.218%)  route 0.156ns (42.782%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.562     1.475    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.266     1.905    vs0/CLK
    SLICE_X12Y15         FDRE                                         r  vs0/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDRE (Prop_fdre_C_Q)         0.164     2.069 f  vs0/v_count_reg_reg[1]/Q
                         net (fo=75, routed)          0.156     2.225    vs0/Q[1]
    SLICE_X13Y15         LUT6 (Prop_lut6_I3_O)        0.045     2.270 r  vs0/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     2.270    vs0/v_sync_next
    SLICE_X13Y15         FDRE                                         r  vs0/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.830     1.988    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.204     2.192 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.297     2.489    vs0/CLK
    SLICE_X13Y15         FDRE                                         r  vs0/v_sync_reg_reg/C
                         clock pessimism             -0.571     1.918    
    SLICE_X13Y15         FDRE (Hold_fdre_C_D)         0.092     2.010    vs0/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.873%)  route 0.202ns (49.127%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.562     1.475    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.266     1.905    vs0/CLK
    SLICE_X12Y15         FDRE                                         r  vs0/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDRE (Prop_fdre_C_Q)         0.164     2.069 r  vs0/v_count_reg_reg[4]/Q
                         net (fo=66, routed)          0.202     2.271    vs0/Q[4]
    SLICE_X12Y16         LUT6 (Prop_lut6_I3_O)        0.045     2.316 r  vs0/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.316    vs0/p_0_in__0[5]
    SLICE_X12Y16         FDRE                                         r  vs0/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.830     1.988    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.204     2.192 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.278     2.470    vs0/CLK
    SLICE_X12Y16         FDRE                                         r  vs0/v_count_reg_reg[5]/C
                         clock pessimism             -0.553     1.918    
    SLICE_X12Y16         FDRE (Hold_fdre_C_D)         0.121     2.039    vs0/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.209ns (52.270%)  route 0.191ns (47.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.562     1.475    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.184     1.823    vs0/CLK
    SLICE_X12Y17         FDRE                                         r  vs0/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.164     1.987 r  vs0/v_count_reg_reg[8]/Q
                         net (fo=47, routed)          0.191     2.178    vs0/Q[8]
    SLICE_X12Y17         LUT6 (Prop_lut6_I0_O)        0.045     2.223 r  vs0/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.223    vs0/p_0_in__0[8]
    SLICE_X12Y17         FDRE                                         r  vs0/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.830     1.988    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.204     2.192 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.205     2.397    vs0/CLK
    SLICE_X12Y17         FDRE                                         r  vs0/v_count_reg_reg[8]/C
                         clock pessimism             -0.574     1.823    
    SLICE_X12Y17         FDRE (Hold_fdre_C_D)         0.121     1.944    vs0/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.678%)  route 0.188ns (50.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.562     1.475    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.268     1.907    vs0/CLK
    SLICE_X13Y23         FDRE                                         r  vs0/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141     2.048 r  vs0/h_count_reg_reg[6]/Q
                         net (fo=71, routed)          0.188     2.236    vs0/h_count_reg_reg[9]_0[4]
    SLICE_X13Y23         LUT6 (Prop_lut6_I0_O)        0.045     2.281 r  vs0/h_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.281    vs0/p_0_in[6]
    SLICE_X13Y23         FDRE                                         r  vs0/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.830     1.988    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.204     2.192 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.303     2.495    vs0/CLK
    SLICE_X13Y23         FDRE                                         r  vs0/h_count_reg_reg[6]/C
                         clock pessimism             -0.588     1.907    
    SLICE_X13Y23         FDRE (Hold_fdre_C_D)         0.091     1.998    vs0/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.615%)  route 0.148ns (44.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.562     1.475    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.341     1.981    vs0/CLK
    SLICE_X13Y24         FDRE                                         r  vs0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.141     2.122 r  vs0/h_count_reg_reg[2]/Q
                         net (fo=51, routed)          0.148     2.270    vs0/h_count_reg_reg[9]_0[2]
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.045     2.315 r  vs0/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.315    vs0/p_0_in[5]
    SLICE_X13Y23         FDRE                                         r  vs0/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.830     1.988    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.204     2.192 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.303     2.495    vs0/CLK
    SLICE_X13Y23         FDRE                                         r  vs0/h_count_reg_reg[5]/C
                         clock pessimism             -0.567     1.928    
    SLICE_X13Y23         FDRE (Hold_fdre_C_D)         0.092     2.020    vs0/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.209ns (40.363%)  route 0.309ns (59.637%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.562     1.475    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.184     1.823    vs0/CLK
    SLICE_X12Y17         FDRE                                         r  vs0/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.164     1.987 r  vs0/v_count_reg_reg[2]/Q
                         net (fo=72, routed)          0.309     2.296    vs0/Q[2]
    SLICE_X12Y16         LUT4 (Prop_lut4_I1_O)        0.045     2.341 r  vs0/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.341    vs0/p_0_in__0[3]
    SLICE_X12Y16         FDRE                                         r  vs0/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.830     1.988    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.204     2.192 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.278     2.470    vs0/CLK
    SLICE_X12Y16         FDRE                                         r  vs0/v_count_reg_reg[3]/C
                         clock pessimism             -0.561     1.910    
    SLICE_X12Y16         FDRE (Hold_fdre_C_D)         0.120     2.030    vs0/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.880%)  route 0.219ns (54.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.562     1.475    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.268     1.907    vs0/CLK
    SLICE_X13Y23         FDRE                                         r  vs0/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141     2.048 r  vs0/h_count_reg_reg[6]/Q
                         net (fo=71, routed)          0.219     2.267    vs0/h_count_reg_reg[9]_0[4]
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.045     2.312 r  vs0/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.312    vs0/p_0_in[8]
    SLICE_X13Y23         FDRE                                         r  vs0/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.830     1.988    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.204     2.192 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.303     2.495    vs0/CLK
    SLICE_X13Y23         FDRE                                         r  vs0/h_count_reg_reg[8]/C
                         clock pessimism             -0.588     1.907    
    SLICE_X13Y23         FDRE (Hold_fdre_C_D)         0.092     1.999    vs0/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_sync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.186ns (30.452%)  route 0.425ns (69.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.562     1.475    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.312     1.951    vs0/CLK
    SLICE_X13Y20         FDRE                                         r  vs0/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.141     2.092 r  vs0/h_count_reg_reg[9]/Q
                         net (fo=24, routed)          0.425     2.517    vs0/h_count_reg_reg[9]_0[7]
    SLICE_X11Y25         LUT6 (Prop_lut6_I2_O)        0.045     2.562 r  vs0/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     2.562    vs0/h_sync_next
    SLICE_X11Y25         FDRE                                         r  vs0/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.830     1.988    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.204     2.192 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.526     2.718    vs0/CLK
    SLICE_X11Y25         FDRE                                         r  vs0/h_sync_reg_reg/C
                         clock pessimism             -0.563     2.155    
    SLICE_X11Y25         FDRE (Hold_fdre_C_D)         0.091     2.246    vs0/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.316    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_gen
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_divider0/clk_out_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X12Y24  vs0/h_count_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X13Y24  vs0/h_count_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X13Y24  vs0/h_count_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X13Y20  vs0/h_count_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X12Y18  vs0/h_count_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X13Y23  vs0/h_count_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X13Y23  vs0/h_count_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X13Y23  vs0/h_count_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X13Y23  vs0/h_count_reg_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X13Y20  vs0/h_count_reg_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X12Y24  vs0/h_count_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X12Y24  vs0/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y24  vs0/h_count_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y24  vs0/h_count_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y24  vs0/h_count_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y24  vs0/h_count_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y20  vs0/h_count_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y20  vs0/h_count_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X12Y18  vs0/h_count_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X12Y18  vs0/h_count_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X12Y24  vs0/h_count_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X12Y24  vs0/h_count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y24  vs0/h_count_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y24  vs0/h_count_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y24  vs0/h_count_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y24  vs0/h_count_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y20  vs0/h_count_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y20  vs0/h_count_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X12Y18  vs0/h_count_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X12Y18  vs0/h_count_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_gen
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.519ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.537ns  (logic 1.901ns (25.221%)  route 5.636ns (74.779%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    6.171ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.562     5.114    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.518     5.632 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.539     6.171    vs0/CLK
    SLICE_X12Y16         FDRE                                         r  vs0/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.518     6.689 r  vs0/v_count_reg_reg[6]/Q
                         net (fo=59, routed)          1.830     8.520    vs0/Q[6]
    SLICE_X9Y26          LUT2 (Prop_lut2_I0_O)        0.124     8.644 r  vs0/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     8.644    coin_count_disp0/p_1_out_inferred__1/i__carry__1_1[1]
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.045 r  coin_count_disp0/p_1_out_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.045    coin_count_disp0/p_1_out_inferred__1/i__carry__0_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.202 r  coin_count_disp0/p_1_out_inferred__1/i__carry__1/CO[1]
                         net (fo=5, routed)           1.012    10.213    vs0/BRAM_PC_VGA_0_8[0]
    SLICE_X10Y30         LUT5 (Prop_lut5_I3_O)        0.329    10.542 r  vs0/BRAM_PC_VGA_0_i_15/O
                         net (fo=8, routed)           0.897    11.439    vs0/BRAM_PC_VGA_0_i_15_n_0
    SLICE_X8Y31          LUT4 (Prop_lut4_I0_O)        0.124    11.563 f  vs0/BRAM_PC_VGA_0_i_31/O
                         net (fo=1, routed)           0.670    12.233    vs0/BRAM_PC_VGA_0_i_31_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I5_O)        0.124    12.357 r  vs0/BRAM_PC_VGA_0_i_18/O
                         net (fo=1, routed)           0.635    12.992    vs0/BRAM_PC_VGA_0_i_18_n_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I1_O)        0.124    13.116 r  vs0/BRAM_PC_VGA_0_i_4/O
                         net (fo=1, routed)           0.592    13.708    coin_count_disp0/char_rom/ADDR[8]
    RAMB18_X0Y12         RAMB18E1                                     r  coin_count_disp0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.489    14.860    coin_count_disp0/char_rom/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  coin_count_disp0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.439    coin_count_disp0/char_rom/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         14.439    
                         arrival time                         -13.708    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             1.036ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.231ns  (logic 2.007ns (27.754%)  route 5.224ns (72.246%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    6.171ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.562     5.114    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.518     5.632 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.539     6.171    vs0/CLK
    SLICE_X12Y16         FDRE                                         r  vs0/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.518     6.689 r  vs0/v_count_reg_reg[6]/Q
                         net (fo=59, routed)          1.830     8.520    vs0/Q[6]
    SLICE_X9Y26          LUT2 (Prop_lut2_I0_O)        0.124     8.644 r  vs0/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     8.644    coin_count_disp0/p_1_out_inferred__1/i__carry__1_1[1]
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.045 r  coin_count_disp0/p_1_out_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.045    coin_count_disp0/p_1_out_inferred__1/i__carry__0_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.202 f  coin_count_disp0/p_1_out_inferred__1/i__carry__1/CO[1]
                         net (fo=5, routed)           1.012    10.213    vs0/BRAM_PC_VGA_0_8[0]
    SLICE_X10Y30         LUT5 (Prop_lut5_I3_O)        0.355    10.568 f  vs0/BRAM_PC_VGA_0_i_21/O
                         net (fo=12, routed)          0.848    11.417    vs0/BRAM_PC_VGA_0_i_21_n_0
    SLICE_X11Y31         LUT6 (Prop_lut6_I0_O)        0.328    11.745 f  vs0/BRAM_PC_VGA_0_i_9/O
                         net (fo=1, routed)           0.789    12.534    vs0/BRAM_PC_VGA_0_i_9_n_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I0_O)        0.124    12.658 r  vs0/BRAM_PC_VGA_0_i_2/O
                         net (fo=1, routed)           0.745    13.403    coin_count_disp0/char_rom/ADDR[10]
    RAMB18_X0Y12         RAMB18E1                                     r  coin_count_disp0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.489    14.860    coin_count_disp0/char_rom/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  coin_count_disp0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.439    coin_count_disp0/char_rom/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         14.439    
                         arrival time                         -13.403    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.595ns  (logic 2.260ns (29.757%)  route 5.335ns (70.243%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    6.378ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.562     5.114    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.518     5.632 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.746     6.378    vs0/CLK
    SLICE_X13Y24         FDRE                                         r  vs0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.456     6.834 r  vs0/h_count_reg_reg[2]/Q
                         net (fo=51, routed)          2.355     9.189    fsm0/selectbox_addr_reg[6]_i_6_0[0]
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.124     9.313 r  fsm0/selectbox_addr[6]_i_68/O
                         net (fo=1, routed)           0.000     9.313    vs0/selectbox_addr_reg[6]_i_14_0[0]
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.863 r  vs0/selectbox_addr_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.863    vs0/selectbox_addr_reg[6]_i_42_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.977 r  vs0/selectbox_addr_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.977    vs0/selectbox_addr_reg[6]_i_14_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.248 f  vs0/selectbox_addr_reg[6]_i_4/CO[0]
                         net (fo=3, routed)           1.248    11.496    vs0/selectbox_addr_reg[6]_i_4_n_3
    SLICE_X6Y14          LUT4 (Prop_lut4_I2_O)        0.373    11.869 f  vs0/rgb_reg[10]_i_23/O
                         net (fo=6, routed)           0.682    12.551    ram_selectbox/rgb_reg[2]_i_3
    SLICE_X9Y15          LUT6 (Prop_lut6_I5_O)        0.124    12.675 r  ram_selectbox/rgb_reg[8]_i_4/O
                         net (fo=1, routed)           0.264    12.940    vs0/rgb_reg_reg[8]
    SLICE_X9Y15          LUT6 (Prop_lut6_I0_O)        0.124    13.064 r  vs0/rgb_reg[8]_i_2/O
                         net (fo=1, routed)           0.785    13.849    vs0/rgb_reg[8]_i_2_n_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I0_O)        0.124    13.973 r  vs0/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    13.973    rgb_next[8]
    SLICE_X7Y19          FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.509    14.881    clk_IBUF_BUFG
    SLICE_X7Y19          FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism              0.180    15.061    
                         clock uncertainty           -0.035    15.025    
    SLICE_X7Y19          FDRE (Setup_fdre_C_D)        0.031    15.056    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -13.973    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.098ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.580ns  (logic 2.260ns (29.814%)  route 5.320ns (70.186%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -1.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    6.378ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.562     5.114    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.518     5.632 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.746     6.378    vs0/CLK
    SLICE_X13Y24         FDRE                                         r  vs0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.456     6.834 r  vs0/h_count_reg_reg[2]/Q
                         net (fo=51, routed)          2.355     9.189    fsm0/selectbox_addr_reg[6]_i_6_0[0]
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.124     9.313 r  fsm0/selectbox_addr[6]_i_68/O
                         net (fo=1, routed)           0.000     9.313    vs0/selectbox_addr_reg[6]_i_14_0[0]
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.863 r  vs0/selectbox_addr_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.863    vs0/selectbox_addr_reg[6]_i_42_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.977 r  vs0/selectbox_addr_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.977    vs0/selectbox_addr_reg[6]_i_14_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.248 r  vs0/selectbox_addr_reg[6]_i_4/CO[0]
                         net (fo=3, routed)           1.248    11.496    vs0/selectbox_addr_reg[6]_i_4_n_3
    SLICE_X6Y14          LUT4 (Prop_lut4_I2_O)        0.373    11.869 r  vs0/rgb_reg[10]_i_23/O
                         net (fo=6, routed)           0.605    12.474    ram_selectbox/rgb_reg[2]_i_3
    SLICE_X7Y17          LUT5 (Prop_lut5_I0_O)        0.124    12.598 f  ram_selectbox/rgb_reg[10]_i_15/O
                         net (fo=10, routed)          0.360    12.958    vs0/rgb_reg_reg[11]
    SLICE_X4Y17          LUT6 (Prop_lut6_I4_O)        0.124    13.082 r  vs0/rgb_reg[10]_i_6/O
                         net (fo=8, routed)           0.752    13.834    vs0/rgb_reg[10]_i_6_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I4_O)        0.124    13.958 r  vs0/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    13.958    rgb_next[9]
    SLICE_X5Y19          FDRE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.509    14.881    clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  rgb_reg_reg[9]/C
                         clock pessimism              0.180    15.061    
                         clock uncertainty           -0.035    15.025    
    SLICE_X5Y19          FDRE (Setup_fdre_C_D)        0.031    15.056    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -13.958    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.122ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.602ns  (logic 2.456ns (32.305%)  route 5.146ns (67.695%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -1.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    6.378ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.562     5.114    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.518     5.632 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.746     6.378    vs0/CLK
    SLICE_X13Y24         FDRE                                         r  vs0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.456     6.834 r  vs0/h_count_reg_reg[2]/Q
                         net (fo=51, routed)          2.355     9.189    fsm0/selectbox_addr_reg[6]_i_6_0[0]
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.124     9.313 r  fsm0/selectbox_addr[6]_i_68/O
                         net (fo=1, routed)           0.000     9.313    vs0/selectbox_addr_reg[6]_i_14_0[0]
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.863 r  vs0/selectbox_addr_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.863    vs0/selectbox_addr_reg[6]_i_42_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.977 r  vs0/selectbox_addr_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.977    vs0/selectbox_addr_reg[6]_i_14_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.248 r  vs0/selectbox_addr_reg[6]_i_4/CO[0]
                         net (fo=3, routed)           1.248    11.496    vs0/selectbox_addr_reg[6]_i_4_n_3
    SLICE_X6Y14          LUT4 (Prop_lut4_I2_O)        0.373    11.869 r  vs0/rgb_reg[10]_i_23/O
                         net (fo=6, routed)           0.605    12.474    ram_selectbox/rgb_reg[2]_i_3
    SLICE_X7Y17          LUT5 (Prop_lut5_I0_O)        0.124    12.598 f  ram_selectbox/rgb_reg[10]_i_15/O
                         net (fo=10, routed)          0.471    13.069    ram_selectbox/current_state_reg
    SLICE_X6Y18          LUT2 (Prop_lut2_I0_O)        0.116    13.185 f  ram_selectbox/rgb_reg[5]_i_3/O
                         net (fo=1, routed)           0.467    13.653    vs0/rgb_reg_reg[5]_1
    SLICE_X6Y19          LUT6 (Prop_lut6_I2_O)        0.328    13.981 r  vs0/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    13.981    vs0_n_129
    SLICE_X6Y19          FDRE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.509    14.881    clk_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  rgb_reg_reg[5]/C
                         clock pessimism              0.180    15.061    
                         clock uncertainty           -0.035    15.025    
    SLICE_X6Y19          FDRE (Setup_fdre_C_D)        0.077    15.102    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -13.981    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.180ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.498ns  (logic 2.260ns (30.140%)  route 5.238ns (69.860%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -1.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    6.378ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.562     5.114    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.518     5.632 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.746     6.378    vs0/CLK
    SLICE_X13Y24         FDRE                                         r  vs0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.456     6.834 r  vs0/h_count_reg_reg[2]/Q
                         net (fo=51, routed)          2.355     9.189    fsm0/selectbox_addr_reg[6]_i_6_0[0]
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.124     9.313 r  fsm0/selectbox_addr[6]_i_68/O
                         net (fo=1, routed)           0.000     9.313    vs0/selectbox_addr_reg[6]_i_14_0[0]
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.863 r  vs0/selectbox_addr_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.863    vs0/selectbox_addr_reg[6]_i_42_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.977 r  vs0/selectbox_addr_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.977    vs0/selectbox_addr_reg[6]_i_14_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.248 r  vs0/selectbox_addr_reg[6]_i_4/CO[0]
                         net (fo=3, routed)           1.248    11.496    vs0/selectbox_addr_reg[6]_i_4_n_3
    SLICE_X6Y14          LUT4 (Prop_lut4_I2_O)        0.373    11.869 r  vs0/rgb_reg[10]_i_23/O
                         net (fo=6, routed)           0.605    12.474    ram_selectbox/rgb_reg[2]_i_3
    SLICE_X7Y17          LUT5 (Prop_lut5_I0_O)        0.124    12.598 f  ram_selectbox/rgb_reg[10]_i_15/O
                         net (fo=10, routed)          0.360    12.958    vs0/rgb_reg_reg[11]
    SLICE_X4Y17          LUT6 (Prop_lut6_I4_O)        0.124    13.082 r  vs0/rgb_reg[10]_i_6/O
                         net (fo=8, routed)           0.670    13.752    vs0/rgb_reg[10]_i_6_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I4_O)        0.124    13.876 r  vs0/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    13.876    rgb_next[6]
    SLICE_X5Y19          FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.509    14.881    clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.180    15.061    
                         clock uncertainty           -0.035    15.025    
    SLICE_X5Y19          FDRE (Setup_fdre_C_D)        0.031    15.056    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -13.876    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.183ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.493ns  (logic 2.260ns (30.160%)  route 5.233ns (69.840%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -1.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    6.378ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.562     5.114    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.518     5.632 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.746     6.378    vs0/CLK
    SLICE_X13Y24         FDRE                                         r  vs0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.456     6.834 r  vs0/h_count_reg_reg[2]/Q
                         net (fo=51, routed)          2.355     9.189    fsm0/selectbox_addr_reg[6]_i_6_0[0]
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.124     9.313 r  fsm0/selectbox_addr[6]_i_68/O
                         net (fo=1, routed)           0.000     9.313    vs0/selectbox_addr_reg[6]_i_14_0[0]
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.863 r  vs0/selectbox_addr_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.863    vs0/selectbox_addr_reg[6]_i_42_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.977 r  vs0/selectbox_addr_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.977    vs0/selectbox_addr_reg[6]_i_14_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.248 r  vs0/selectbox_addr_reg[6]_i_4/CO[0]
                         net (fo=3, routed)           1.248    11.496    vs0/selectbox_addr_reg[6]_i_4_n_3
    SLICE_X6Y14          LUT4 (Prop_lut4_I2_O)        0.373    11.869 r  vs0/rgb_reg[10]_i_23/O
                         net (fo=6, routed)           0.605    12.474    ram_selectbox/rgb_reg[2]_i_3
    SLICE_X7Y17          LUT5 (Prop_lut5_I0_O)        0.124    12.598 f  ram_selectbox/rgb_reg[10]_i_15/O
                         net (fo=10, routed)          0.360    12.958    vs0/rgb_reg_reg[11]
    SLICE_X4Y17          LUT6 (Prop_lut6_I4_O)        0.124    13.082 r  vs0/rgb_reg[10]_i_6/O
                         net (fo=8, routed)           0.665    13.747    vs0/rgb_reg[10]_i_6_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I4_O)        0.124    13.871 r  vs0/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    13.871    rgb_next[10]
    SLICE_X5Y19          FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.509    14.881    clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.180    15.061    
                         clock uncertainty           -0.035    15.025    
    SLICE_X5Y19          FDRE (Setup_fdre_C_D)        0.029    15.054    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                         -13.871    
  -------------------------------------------------------------------
                         slack                                  1.183    

Slack (MET) :             1.202ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.526ns  (logic 2.260ns (30.028%)  route 5.266ns (69.972%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -1.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    6.378ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.562     5.114    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.518     5.632 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.746     6.378    vs0/CLK
    SLICE_X13Y24         FDRE                                         r  vs0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.456     6.834 r  vs0/h_count_reg_reg[2]/Q
                         net (fo=51, routed)          2.355     9.189    fsm0/selectbox_addr_reg[6]_i_6_0[0]
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.124     9.313 r  fsm0/selectbox_addr[6]_i_68/O
                         net (fo=1, routed)           0.000     9.313    vs0/selectbox_addr_reg[6]_i_14_0[0]
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.863 r  vs0/selectbox_addr_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.863    vs0/selectbox_addr_reg[6]_i_42_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.977 r  vs0/selectbox_addr_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.977    vs0/selectbox_addr_reg[6]_i_14_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.248 r  vs0/selectbox_addr_reg[6]_i_4/CO[0]
                         net (fo=3, routed)           1.248    11.496    vs0/selectbox_addr_reg[6]_i_4_n_3
    SLICE_X6Y14          LUT4 (Prop_lut4_I2_O)        0.373    11.869 r  vs0/rgb_reg[10]_i_23/O
                         net (fo=6, routed)           0.605    12.474    ram_selectbox/rgb_reg[2]_i_3
    SLICE_X7Y17          LUT5 (Prop_lut5_I0_O)        0.124    12.598 f  ram_selectbox/rgb_reg[10]_i_15/O
                         net (fo=10, routed)          0.631    13.229    ram_selectbox/current_state_reg
    SLICE_X7Y18          LUT2 (Prop_lut2_I0_O)        0.124    13.353 f  ram_selectbox/rgb_reg[7]_i_4/O
                         net (fo=1, routed)           0.427    13.780    vs0/rgb_reg_reg[7]
    SLICE_X6Y19          LUT6 (Prop_lut6_I2_O)        0.124    13.904 r  vs0/rgb_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    13.904    vs0_n_130
    SLICE_X6Y19          FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.509    14.881    clk_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.180    15.061    
                         clock uncertainty           -0.035    15.025    
    SLICE_X6Y19          FDRE (Setup_fdre_C_D)        0.081    15.106    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -13.904    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.507ns  (logic 2.260ns (30.105%)  route 5.247ns (69.895%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -1.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    6.378ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.562     5.114    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.518     5.632 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.746     6.378    vs0/CLK
    SLICE_X13Y24         FDRE                                         r  vs0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.456     6.834 r  vs0/h_count_reg_reg[2]/Q
                         net (fo=51, routed)          2.355     9.189    fsm0/selectbox_addr_reg[6]_i_6_0[0]
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.124     9.313 r  fsm0/selectbox_addr[6]_i_68/O
                         net (fo=1, routed)           0.000     9.313    vs0/selectbox_addr_reg[6]_i_14_0[0]
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.863 r  vs0/selectbox_addr_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.863    vs0/selectbox_addr_reg[6]_i_42_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.977 r  vs0/selectbox_addr_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.977    vs0/selectbox_addr_reg[6]_i_14_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.248 r  vs0/selectbox_addr_reg[6]_i_4/CO[0]
                         net (fo=3, routed)           1.248    11.496    vs0/selectbox_addr_reg[6]_i_4_n_3
    SLICE_X6Y14          LUT4 (Prop_lut4_I2_O)        0.373    11.869 r  vs0/rgb_reg[10]_i_23/O
                         net (fo=6, routed)           0.605    12.474    ram_selectbox/rgb_reg[2]_i_3
    SLICE_X7Y17          LUT5 (Prop_lut5_I0_O)        0.124    12.598 f  ram_selectbox/rgb_reg[10]_i_15/O
                         net (fo=10, routed)          0.369    12.967    vs0/rgb_reg_reg[11]
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.124    13.091 f  vs0/rgb_reg[4]_i_5/O
                         net (fo=1, routed)           0.670    13.761    vs0/rgb_reg[4]_i_5_n_0
    SLICE_X6Y18          LUT6 (Prop_lut6_I3_O)        0.124    13.885 r  vs0/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    13.885    vs0_n_131
    SLICE_X6Y18          FDRE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.510    14.882    clk_IBUF_BUFG
    SLICE_X6Y18          FDRE                                         r  rgb_reg_reg[4]/C
                         clock pessimism              0.180    15.062    
                         clock uncertainty           -0.035    15.026    
    SLICE_X6Y18          FDRE (Setup_fdre_C_D)        0.081    15.107    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -13.885    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.393ns  (logic 2.260ns (30.568%)  route 5.133ns (69.432%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -1.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    6.378ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.562     5.114    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.518     5.632 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.746     6.378    vs0/CLK
    SLICE_X13Y24         FDRE                                         r  vs0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.456     6.834 r  vs0/h_count_reg_reg[2]/Q
                         net (fo=51, routed)          2.355     9.189    fsm0/selectbox_addr_reg[6]_i_6_0[0]
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.124     9.313 r  fsm0/selectbox_addr[6]_i_68/O
                         net (fo=1, routed)           0.000     9.313    vs0/selectbox_addr_reg[6]_i_14_0[0]
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.863 r  vs0/selectbox_addr_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.863    vs0/selectbox_addr_reg[6]_i_42_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.977 r  vs0/selectbox_addr_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.977    vs0/selectbox_addr_reg[6]_i_14_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.248 f  vs0/selectbox_addr_reg[6]_i_4/CO[0]
                         net (fo=3, routed)           1.248    11.496    vs0/selectbox_addr_reg[6]_i_4_n_3
    SLICE_X6Y14          LUT4 (Prop_lut4_I2_O)        0.373    11.869 f  vs0/rgb_reg[10]_i_23/O
                         net (fo=6, routed)           0.605    12.474    ram_selectbox/rgb_reg[2]_i_3
    SLICE_X7Y17          LUT5 (Prop_lut5_I0_O)        0.124    12.598 r  ram_selectbox/rgb_reg[10]_i_15/O
                         net (fo=10, routed)          0.481    13.079    vs0/rgb_reg_reg[11]
    SLICE_X7Y17          LUT6 (Prop_lut6_I0_O)        0.124    13.203 r  vs0/rgb_reg[2]_i_3/O
                         net (fo=1, routed)           0.444    13.647    vs0/rgb_reg[2]_i_3_n_0
    SLICE_X5Y18          LUT6 (Prop_lut6_I1_O)        0.124    13.771 r  vs0/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    13.771    vs0_n_127
    SLICE_X5Y18          FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.510    14.882    clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism              0.180    15.062    
                         clock uncertainty           -0.035    15.026    
    SLICE_X5Y18          FDRE (Setup_fdre_C_D)        0.029    15.055    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                         -13.771    
  -------------------------------------------------------------------
                         slack                                  1.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pixel_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.274ns (52.001%)  route 0.253ns (47.999%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.562     1.475    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.230     1.869    vs0/CLK
    SLICE_X12Y18         FDRE                                         r  vs0/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.164     2.033 r  vs0/h_count_reg_reg[4]/Q
                         net (fo=92, routed)          0.253     2.286    vs0/pixel_x__0[4]
    SLICE_X10Y17         LUT6 (Prop_lut6_I4_O)        0.045     2.331 r  vs0/pixel_addr[6]_i_3/O
                         net (fo=1, routed)           0.000     2.331    vs0/pixel_addr[6]_i_3_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.396 r  vs0/pixel_addr_reg[6]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.396    pixel_addr0[5]
    SLICE_X10Y17         FDRE                                         r  pixel_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.830     1.988    clk_IBUF_BUFG
    SLICE_X10Y17         FDRE                                         r  pixel_addr_reg[5]/C
                         clock pessimism             -0.245     1.743    
    SLICE_X10Y17         FDRE (Hold_fdre_C_D)         0.134     1.877    pixel_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pixel_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.310ns (55.071%)  route 0.253ns (44.929%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.562     1.475    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.230     1.869    vs0/CLK
    SLICE_X12Y18         FDRE                                         r  vs0/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.164     2.033 r  vs0/h_count_reg_reg[4]/Q
                         net (fo=92, routed)          0.253     2.286    vs0/pixel_x__0[4]
    SLICE_X10Y17         LUT6 (Prop_lut6_I4_O)        0.045     2.331 r  vs0/pixel_addr[6]_i_3/O
                         net (fo=1, routed)           0.000     2.331    vs0/pixel_addr[6]_i_3_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     2.432 r  vs0/pixel_addr_reg[6]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.432    pixel_addr0[6]
    SLICE_X10Y17         FDRE                                         r  pixel_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.830     1.988    clk_IBUF_BUFG
    SLICE_X10Y17         FDRE                                         r  pixel_addr_reg[6]/C
                         clock pessimism             -0.245     1.743    
    SLICE_X10Y17         FDRE (Hold_fdre_C_D)         0.134     1.877    pixel_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pixel_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.373ns (59.593%)  route 0.253ns (40.407%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.562     1.475    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.230     1.869    vs0/CLK
    SLICE_X12Y18         FDRE                                         r  vs0/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.164     2.033 r  vs0/h_count_reg_reg[4]/Q
                         net (fo=92, routed)          0.253     2.286    vs0/pixel_x__0[4]
    SLICE_X10Y17         LUT6 (Prop_lut6_I4_O)        0.045     2.331 r  vs0/pixel_addr[6]_i_3/O
                         net (fo=1, routed)           0.000     2.331    vs0/pixel_addr[6]_i_3_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     2.442 r  vs0/pixel_addr_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.442    vs0/pixel_addr_reg[6]_i_1_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.495 r  vs0/pixel_addr_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.495    pixel_addr0[7]
    SLICE_X10Y18         FDRE                                         r  pixel_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.829     1.987    clk_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  pixel_addr_reg[7]/C
                         clock pessimism             -0.245     1.742    
    SLICE_X10Y18         FDRE (Hold_fdre_C_D)         0.134     1.876    pixel_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pixel_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.386ns (60.415%)  route 0.253ns (39.585%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.562     1.475    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.230     1.869    vs0/CLK
    SLICE_X12Y18         FDRE                                         r  vs0/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.164     2.033 r  vs0/h_count_reg_reg[4]/Q
                         net (fo=92, routed)          0.253     2.286    vs0/pixel_x__0[4]
    SLICE_X10Y17         LUT6 (Prop_lut6_I4_O)        0.045     2.331 r  vs0/pixel_addr[6]_i_3/O
                         net (fo=1, routed)           0.000     2.331    vs0/pixel_addr[6]_i_3_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     2.442 r  vs0/pixel_addr_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.442    vs0/pixel_addr_reg[6]_i_1_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.508 r  vs0/pixel_addr_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.508    pixel_addr0[9]
    SLICE_X10Y18         FDRE                                         r  pixel_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.829     1.987    clk_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  pixel_addr_reg[9]/C
                         clock pessimism             -0.245     1.742    
    SLICE_X10Y18         FDRE (Hold_fdre_C_D)         0.134     1.876    pixel_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (30.008%)  route 0.329ns (69.992%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.562     1.475    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.256     1.895    vs0/CLK
    SLICE_X13Y19         FDRE                                         r  vs0/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.141     2.036 r  vs0/mod2_reg_reg/Q
                         net (fo=25, routed)          0.329     2.365    pixel_tick
    SLICE_X7Y19          FDRE                                         r  rgb_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.856     2.014    clk_IBUF_BUFG
    SLICE_X7Y19          FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism             -0.245     1.769    
    SLICE_X7Y19          FDRE (Hold_fdre_C_CE)       -0.039     1.730    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (30.008%)  route 0.329ns (69.992%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.562     1.475    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.256     1.895    vs0/CLK
    SLICE_X13Y19         FDRE                                         r  vs0/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.141     2.036 r  vs0/mod2_reg_reg/Q
                         net (fo=25, routed)          0.329     2.365    pixel_tick
    SLICE_X7Y19          FDRE                                         r  rgb_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.856     2.014    clk_IBUF_BUFG
    SLICE_X7Y19          FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism             -0.245     1.769    
    SLICE_X7Y19          FDRE (Hold_fdre_C_CE)       -0.039     1.730    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pixel_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.409ns (61.791%)  route 0.253ns (38.209%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.562     1.475    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.230     1.869    vs0/CLK
    SLICE_X12Y18         FDRE                                         r  vs0/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.164     2.033 r  vs0/h_count_reg_reg[4]/Q
                         net (fo=92, routed)          0.253     2.286    vs0/pixel_x__0[4]
    SLICE_X10Y17         LUT6 (Prop_lut6_I4_O)        0.045     2.331 r  vs0/pixel_addr[6]_i_3/O
                         net (fo=1, routed)           0.000     2.331    vs0/pixel_addr[6]_i_3_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     2.442 r  vs0/pixel_addr_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.442    vs0/pixel_addr_reg[6]_i_1_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.531 r  vs0/pixel_addr_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.531    pixel_addr0[8]
    SLICE_X10Y18         FDRE                                         r  pixel_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.829     1.987    clk_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  pixel_addr_reg[8]/C
                         clock pessimism             -0.245     1.742    
    SLICE_X10Y18         FDRE (Hold_fdre_C_D)         0.134     1.876    pixel_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.531    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pixel_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.411ns (61.906%)  route 0.253ns (38.094%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.562     1.475    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.230     1.869    vs0/CLK
    SLICE_X12Y18         FDRE                                         r  vs0/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.164     2.033 r  vs0/h_count_reg_reg[4]/Q
                         net (fo=92, routed)          0.253     2.286    vs0/pixel_x__0[4]
    SLICE_X10Y17         LUT6 (Prop_lut6_I4_O)        0.045     2.331 r  vs0/pixel_addr[6]_i_3/O
                         net (fo=1, routed)           0.000     2.331    vs0/pixel_addr[6]_i_3_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     2.442 r  vs0/pixel_addr_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.442    vs0/pixel_addr_reg[6]_i_1_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.533 r  vs0/pixel_addr_reg[10]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.533    pixel_addr0[10]
    SLICE_X10Y18         FDRE                                         r  pixel_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.829     1.987    clk_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  pixel_addr_reg[10]/C
                         clock pessimism             -0.245     1.742    
    SLICE_X10Y18         FDRE (Hold_fdre_C_D)         0.134     1.876    pixel_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.226%)  route 0.377ns (72.774%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.562     1.475    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.256     1.895    vs0/CLK
    SLICE_X13Y19         FDRE                                         r  vs0/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.141     2.036 r  vs0/mod2_reg_reg/Q
                         net (fo=25, routed)          0.377     2.413    pixel_tick
    SLICE_X6Y18          FDRE                                         r  rgb_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.857     2.015    clk_IBUF_BUFG
    SLICE_X6Y18          FDRE                                         r  rgb_reg_reg[4]/C
                         clock pessimism             -0.245     1.770    
    SLICE_X6Y18          FDRE (Hold_fdre_C_CE)       -0.016     1.754    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pixel_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.413ns (62.020%)  route 0.253ns (37.980%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.562     1.475    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.230     1.869    vs0/CLK
    SLICE_X12Y18         FDRE                                         r  vs0/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.164     2.033 r  vs0/h_count_reg_reg[4]/Q
                         net (fo=92, routed)          0.253     2.286    vs0/pixel_x__0[4]
    SLICE_X10Y17         LUT6 (Prop_lut6_I4_O)        0.045     2.331 r  vs0/pixel_addr[6]_i_3/O
                         net (fo=1, routed)           0.000     2.331    vs0/pixel_addr[6]_i_3_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     2.442 r  vs0/pixel_addr_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.442    vs0/pixel_addr_reg[6]_i_1_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.482 r  vs0/pixel_addr_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.482    vs0/pixel_addr_reg[10]_i_1_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.535 r  vs0/pixel_addr_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.535    pixel_addr0[11]
    SLICE_X10Y19         FDRE                                         r  pixel_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.828     1.986    clk_IBUF_BUFG
    SLICE_X10Y19         FDRE                                         r  pixel_addr_reg[11]/C
                         clock pessimism             -0.245     1.741    
    SLICE_X10Y19         FDRE (Hold_fdre_C_D)         0.134     1.875    pixel_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  0.660    





