
genevGOf446xx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009af0  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002f4  08009cc0  08009cc0  0000acc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009fb4  08009fb4  0000b5d8  2**0
                  CONTENTS
  4 .ARM          00000008  08009fb4  08009fb4  0000afb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009fbc  08009fbc  0000b5d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009fbc  08009fbc  0000afbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009fc0  08009fc0  0000afc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000005d8  20000000  08009fc4  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004f14  200005d8  0800a59c  0000b5d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200054ec  0800a59c  0000c4ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b5d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000502a1  00000000  00000000  0000b608  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000a6ab  00000000  00000000  0005b8a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002388  00000000  00000000  00065f58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00003027  00000000  00000000  000682e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000fe6d  00000000  00000000  0006b307  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0004eb9d  00000000  00000000  0007b174  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fc3de  00000000  00000000  000c9d11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001c60ef  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006070  00000000  00000000  001c6134  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loclists 000179ab  00000000  00000000  001cc1a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000086  00000000  00000000  001e3b4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200005d8 	.word	0x200005d8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009ca8 	.word	0x08009ca8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200005dc 	.word	0x200005dc
 800020c:	08009ca8 	.word	0x08009ca8

08000210 <__aeabi_drsub>:
 8000210:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000214:	e002      	b.n	800021c <__adddf3>
 8000216:	bf00      	nop

08000218 <__aeabi_dsub>:
 8000218:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800021c <__adddf3>:
 800021c:	b530      	push	{r4, r5, lr}
 800021e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000222:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000226:	ea94 0f05 	teq	r4, r5
 800022a:	bf08      	it	eq
 800022c:	ea90 0f02 	teqeq	r0, r2
 8000230:	bf1f      	itttt	ne
 8000232:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000236:	ea55 0c02 	orrsne.w	ip, r5, r2
 800023a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800023e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000242:	f000 80e2 	beq.w	800040a <__adddf3+0x1ee>
 8000246:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800024a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800024e:	bfb8      	it	lt
 8000250:	426d      	neglt	r5, r5
 8000252:	dd0c      	ble.n	800026e <__adddf3+0x52>
 8000254:	442c      	add	r4, r5
 8000256:	ea80 0202 	eor.w	r2, r0, r2
 800025a:	ea81 0303 	eor.w	r3, r1, r3
 800025e:	ea82 0000 	eor.w	r0, r2, r0
 8000262:	ea83 0101 	eor.w	r1, r3, r1
 8000266:	ea80 0202 	eor.w	r2, r0, r2
 800026a:	ea81 0303 	eor.w	r3, r1, r3
 800026e:	2d36      	cmp	r5, #54	@ 0x36
 8000270:	bf88      	it	hi
 8000272:	bd30      	pophi	{r4, r5, pc}
 8000274:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000278:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800027c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000280:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000284:	d002      	beq.n	800028c <__adddf3+0x70>
 8000286:	4240      	negs	r0, r0
 8000288:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800028c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000290:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000294:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000298:	d002      	beq.n	80002a0 <__adddf3+0x84>
 800029a:	4252      	negs	r2, r2
 800029c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a0:	ea94 0f05 	teq	r4, r5
 80002a4:	f000 80a7 	beq.w	80003f6 <__adddf3+0x1da>
 80002a8:	f1a4 0401 	sub.w	r4, r4, #1
 80002ac:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b0:	db0d      	blt.n	80002ce <__adddf3+0xb2>
 80002b2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002b6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ba:	1880      	adds	r0, r0, r2
 80002bc:	f141 0100 	adc.w	r1, r1, #0
 80002c0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002c4:	1880      	adds	r0, r0, r2
 80002c6:	fa43 f305 	asr.w	r3, r3, r5
 80002ca:	4159      	adcs	r1, r3
 80002cc:	e00e      	b.n	80002ec <__adddf3+0xd0>
 80002ce:	f1a5 0520 	sub.w	r5, r5, #32
 80002d2:	f10e 0e20 	add.w	lr, lr, #32
 80002d6:	2a01      	cmp	r2, #1
 80002d8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002dc:	bf28      	it	cs
 80002de:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002e2:	fa43 f305 	asr.w	r3, r3, r5
 80002e6:	18c0      	adds	r0, r0, r3
 80002e8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ec:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f0:	d507      	bpl.n	8000302 <__adddf3+0xe6>
 80002f2:	f04f 0e00 	mov.w	lr, #0
 80002f6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002fa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002fe:	eb6e 0101 	sbc.w	r1, lr, r1
 8000302:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000306:	d31b      	bcc.n	8000340 <__adddf3+0x124>
 8000308:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800030c:	d30c      	bcc.n	8000328 <__adddf3+0x10c>
 800030e:	0849      	lsrs	r1, r1, #1
 8000310:	ea5f 0030 	movs.w	r0, r0, rrx
 8000314:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000318:	f104 0401 	add.w	r4, r4, #1
 800031c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000320:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000324:	f080 809a 	bcs.w	800045c <__adddf3+0x240>
 8000328:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800032c:	bf08      	it	eq
 800032e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000332:	f150 0000 	adcs.w	r0, r0, #0
 8000336:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800033a:	ea41 0105 	orr.w	r1, r1, r5
 800033e:	bd30      	pop	{r4, r5, pc}
 8000340:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000344:	4140      	adcs	r0, r0
 8000346:	eb41 0101 	adc.w	r1, r1, r1
 800034a:	3c01      	subs	r4, #1
 800034c:	bf28      	it	cs
 800034e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000352:	d2e9      	bcs.n	8000328 <__adddf3+0x10c>
 8000354:	f091 0f00 	teq	r1, #0
 8000358:	bf04      	itt	eq
 800035a:	4601      	moveq	r1, r0
 800035c:	2000      	moveq	r0, #0
 800035e:	fab1 f381 	clz	r3, r1
 8000362:	bf08      	it	eq
 8000364:	3320      	addeq	r3, #32
 8000366:	f1a3 030b 	sub.w	r3, r3, #11
 800036a:	f1b3 0220 	subs.w	r2, r3, #32
 800036e:	da0c      	bge.n	800038a <__adddf3+0x16e>
 8000370:	320c      	adds	r2, #12
 8000372:	dd08      	ble.n	8000386 <__adddf3+0x16a>
 8000374:	f102 0c14 	add.w	ip, r2, #20
 8000378:	f1c2 020c 	rsb	r2, r2, #12
 800037c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000380:	fa21 f102 	lsr.w	r1, r1, r2
 8000384:	e00c      	b.n	80003a0 <__adddf3+0x184>
 8000386:	f102 0214 	add.w	r2, r2, #20
 800038a:	bfd8      	it	le
 800038c:	f1c2 0c20 	rsble	ip, r2, #32
 8000390:	fa01 f102 	lsl.w	r1, r1, r2
 8000394:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000398:	bfdc      	itt	le
 800039a:	ea41 010c 	orrle.w	r1, r1, ip
 800039e:	4090      	lslle	r0, r2
 80003a0:	1ae4      	subs	r4, r4, r3
 80003a2:	bfa2      	ittt	ge
 80003a4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a8:	4329      	orrge	r1, r5
 80003aa:	bd30      	popge	{r4, r5, pc}
 80003ac:	ea6f 0404 	mvn.w	r4, r4
 80003b0:	3c1f      	subs	r4, #31
 80003b2:	da1c      	bge.n	80003ee <__adddf3+0x1d2>
 80003b4:	340c      	adds	r4, #12
 80003b6:	dc0e      	bgt.n	80003d6 <__adddf3+0x1ba>
 80003b8:	f104 0414 	add.w	r4, r4, #20
 80003bc:	f1c4 0220 	rsb	r2, r4, #32
 80003c0:	fa20 f004 	lsr.w	r0, r0, r4
 80003c4:	fa01 f302 	lsl.w	r3, r1, r2
 80003c8:	ea40 0003 	orr.w	r0, r0, r3
 80003cc:	fa21 f304 	lsr.w	r3, r1, r4
 80003d0:	ea45 0103 	orr.w	r1, r5, r3
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f1c4 040c 	rsb	r4, r4, #12
 80003da:	f1c4 0220 	rsb	r2, r4, #32
 80003de:	fa20 f002 	lsr.w	r0, r0, r2
 80003e2:	fa01 f304 	lsl.w	r3, r1, r4
 80003e6:	ea40 0003 	orr.w	r0, r0, r3
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	fa21 f004 	lsr.w	r0, r1, r4
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f094 0f00 	teq	r4, #0
 80003fa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003fe:	bf06      	itte	eq
 8000400:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000404:	3401      	addeq	r4, #1
 8000406:	3d01      	subne	r5, #1
 8000408:	e74e      	b.n	80002a8 <__adddf3+0x8c>
 800040a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800040e:	bf18      	it	ne
 8000410:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000414:	d029      	beq.n	800046a <__adddf3+0x24e>
 8000416:	ea94 0f05 	teq	r4, r5
 800041a:	bf08      	it	eq
 800041c:	ea90 0f02 	teqeq	r0, r2
 8000420:	d005      	beq.n	800042e <__adddf3+0x212>
 8000422:	ea54 0c00 	orrs.w	ip, r4, r0
 8000426:	bf04      	itt	eq
 8000428:	4619      	moveq	r1, r3
 800042a:	4610      	moveq	r0, r2
 800042c:	bd30      	pop	{r4, r5, pc}
 800042e:	ea91 0f03 	teq	r1, r3
 8000432:	bf1e      	ittt	ne
 8000434:	2100      	movne	r1, #0
 8000436:	2000      	movne	r0, #0
 8000438:	bd30      	popne	{r4, r5, pc}
 800043a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800043e:	d105      	bne.n	800044c <__adddf3+0x230>
 8000440:	0040      	lsls	r0, r0, #1
 8000442:	4149      	adcs	r1, r1
 8000444:	bf28      	it	cs
 8000446:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800044a:	bd30      	pop	{r4, r5, pc}
 800044c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000450:	bf3c      	itt	cc
 8000452:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000456:	bd30      	popcc	{r4, r5, pc}
 8000458:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800045c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000460:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000464:	f04f 0000 	mov.w	r0, #0
 8000468:	bd30      	pop	{r4, r5, pc}
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf1a      	itte	ne
 8000470:	4619      	movne	r1, r3
 8000472:	4610      	movne	r0, r2
 8000474:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000478:	bf1c      	itt	ne
 800047a:	460b      	movne	r3, r1
 800047c:	4602      	movne	r2, r0
 800047e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000482:	bf06      	itte	eq
 8000484:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000488:	ea91 0f03 	teqeq	r1, r3
 800048c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	bf00      	nop

08000494 <__aeabi_ui2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004a8:	f04f 0500 	mov.w	r5, #0
 80004ac:	f04f 0100 	mov.w	r1, #0
 80004b0:	e750      	b.n	8000354 <__adddf3+0x138>
 80004b2:	bf00      	nop

080004b4 <__aeabi_i2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004cc:	bf48      	it	mi
 80004ce:	4240      	negmi	r0, r0
 80004d0:	f04f 0100 	mov.w	r1, #0
 80004d4:	e73e      	b.n	8000354 <__adddf3+0x138>
 80004d6:	bf00      	nop

080004d8 <__aeabi_f2d>:
 80004d8:	0042      	lsls	r2, r0, #1
 80004da:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004de:	ea4f 0131 	mov.w	r1, r1, rrx
 80004e2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004e6:	bf1f      	itttt	ne
 80004e8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004ec:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004f4:	4770      	bxne	lr
 80004f6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004fa:	bf08      	it	eq
 80004fc:	4770      	bxeq	lr
 80004fe:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000502:	bf04      	itt	eq
 8000504:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000508:	4770      	bxeq	lr
 800050a:	b530      	push	{r4, r5, lr}
 800050c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000510:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000514:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000518:	e71c      	b.n	8000354 <__adddf3+0x138>
 800051a:	bf00      	nop

0800051c <__aeabi_ul2d>:
 800051c:	ea50 0201 	orrs.w	r2, r0, r1
 8000520:	bf08      	it	eq
 8000522:	4770      	bxeq	lr
 8000524:	b530      	push	{r4, r5, lr}
 8000526:	f04f 0500 	mov.w	r5, #0
 800052a:	e00a      	b.n	8000542 <__aeabi_l2d+0x16>

0800052c <__aeabi_l2d>:
 800052c:	ea50 0201 	orrs.w	r2, r0, r1
 8000530:	bf08      	it	eq
 8000532:	4770      	bxeq	lr
 8000534:	b530      	push	{r4, r5, lr}
 8000536:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800053a:	d502      	bpl.n	8000542 <__aeabi_l2d+0x16>
 800053c:	4240      	negs	r0, r0
 800053e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000542:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000546:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800054a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800054e:	f43f aed8 	beq.w	8000302 <__adddf3+0xe6>
 8000552:	f04f 0203 	mov.w	r2, #3
 8000556:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800055a:	bf18      	it	ne
 800055c:	3203      	addne	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800056a:	f1c2 0320 	rsb	r3, r2, #32
 800056e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000572:	fa20 f002 	lsr.w	r0, r0, r2
 8000576:	fa01 fe03 	lsl.w	lr, r1, r3
 800057a:	ea40 000e 	orr.w	r0, r0, lr
 800057e:	fa21 f102 	lsr.w	r1, r1, r2
 8000582:	4414      	add	r4, r2
 8000584:	e6bd      	b.n	8000302 <__adddf3+0xe6>
 8000586:	bf00      	nop

08000588 <__aeabi_dmul>:
 8000588:	b570      	push	{r4, r5, r6, lr}
 800058a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800058e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000592:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000596:	bf1d      	ittte	ne
 8000598:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800059c:	ea94 0f0c 	teqne	r4, ip
 80005a0:	ea95 0f0c 	teqne	r5, ip
 80005a4:	f000 f8de 	bleq	8000764 <__aeabi_dmul+0x1dc>
 80005a8:	442c      	add	r4, r5
 80005aa:	ea81 0603 	eor.w	r6, r1, r3
 80005ae:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005b2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005b6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ba:	bf18      	it	ne
 80005bc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005c4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005c8:	d038      	beq.n	800063c <__aeabi_dmul+0xb4>
 80005ca:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ce:	f04f 0500 	mov.w	r5, #0
 80005d2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005d6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005da:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005de:	f04f 0600 	mov.w	r6, #0
 80005e2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005e6:	f09c 0f00 	teq	ip, #0
 80005ea:	bf18      	it	ne
 80005ec:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005f4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005f8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005fc:	d204      	bcs.n	8000608 <__aeabi_dmul+0x80>
 80005fe:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000602:	416d      	adcs	r5, r5
 8000604:	eb46 0606 	adc.w	r6, r6, r6
 8000608:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800060c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000610:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000614:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000618:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800061c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000620:	bf88      	it	hi
 8000622:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000626:	d81e      	bhi.n	8000666 <__aeabi_dmul+0xde>
 8000628:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800062c:	bf08      	it	eq
 800062e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000632:	f150 0000 	adcs.w	r0, r0, #0
 8000636:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000640:	ea46 0101 	orr.w	r1, r6, r1
 8000644:	ea40 0002 	orr.w	r0, r0, r2
 8000648:	ea81 0103 	eor.w	r1, r1, r3
 800064c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000650:	bfc2      	ittt	gt
 8000652:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000656:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800065a:	bd70      	popgt	{r4, r5, r6, pc}
 800065c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000660:	f04f 0e00 	mov.w	lr, #0
 8000664:	3c01      	subs	r4, #1
 8000666:	f300 80ab 	bgt.w	80007c0 <__aeabi_dmul+0x238>
 800066a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800066e:	bfde      	ittt	le
 8000670:	2000      	movle	r0, #0
 8000672:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000676:	bd70      	pople	{r4, r5, r6, pc}
 8000678:	f1c4 0400 	rsb	r4, r4, #0
 800067c:	3c20      	subs	r4, #32
 800067e:	da35      	bge.n	80006ec <__aeabi_dmul+0x164>
 8000680:	340c      	adds	r4, #12
 8000682:	dc1b      	bgt.n	80006bc <__aeabi_dmul+0x134>
 8000684:	f104 0414 	add.w	r4, r4, #20
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f305 	lsl.w	r3, r0, r5
 8000690:	fa20 f004 	lsr.w	r0, r0, r4
 8000694:	fa01 f205 	lsl.w	r2, r1, r5
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006a4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a8:	fa21 f604 	lsr.w	r6, r1, r4
 80006ac:	eb42 0106 	adc.w	r1, r2, r6
 80006b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006b4:	bf08      	it	eq
 80006b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f1c4 040c 	rsb	r4, r4, #12
 80006c0:	f1c4 0520 	rsb	r5, r4, #32
 80006c4:	fa00 f304 	lsl.w	r3, r0, r4
 80006c8:	fa20 f005 	lsr.w	r0, r0, r5
 80006cc:	fa01 f204 	lsl.w	r2, r1, r4
 80006d0:	ea40 0002 	orr.w	r0, r0, r2
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006dc:	f141 0100 	adc.w	r1, r1, #0
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f1c4 0520 	rsb	r5, r4, #32
 80006f0:	fa00 f205 	lsl.w	r2, r0, r5
 80006f4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006f8:	fa20 f304 	lsr.w	r3, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea43 0302 	orr.w	r3, r3, r2
 8000704:	fa21 f004 	lsr.w	r0, r1, r4
 8000708:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800070c:	fa21 f204 	lsr.w	r2, r1, r4
 8000710:	ea20 0002 	bic.w	r0, r0, r2
 8000714:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f094 0f00 	teq	r4, #0
 8000728:	d10f      	bne.n	800074a <__aeabi_dmul+0x1c2>
 800072a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800072e:	0040      	lsls	r0, r0, #1
 8000730:	eb41 0101 	adc.w	r1, r1, r1
 8000734:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000738:	bf08      	it	eq
 800073a:	3c01      	subeq	r4, #1
 800073c:	d0f7      	beq.n	800072e <__aeabi_dmul+0x1a6>
 800073e:	ea41 0106 	orr.w	r1, r1, r6
 8000742:	f095 0f00 	teq	r5, #0
 8000746:	bf18      	it	ne
 8000748:	4770      	bxne	lr
 800074a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800074e:	0052      	lsls	r2, r2, #1
 8000750:	eb43 0303 	adc.w	r3, r3, r3
 8000754:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000758:	bf08      	it	eq
 800075a:	3d01      	subeq	r5, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1c6>
 800075e:	ea43 0306 	orr.w	r3, r3, r6
 8000762:	4770      	bx	lr
 8000764:	ea94 0f0c 	teq	r4, ip
 8000768:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800076c:	bf18      	it	ne
 800076e:	ea95 0f0c 	teqne	r5, ip
 8000772:	d00c      	beq.n	800078e <__aeabi_dmul+0x206>
 8000774:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000778:	bf18      	it	ne
 800077a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800077e:	d1d1      	bne.n	8000724 <__aeabi_dmul+0x19c>
 8000780:	ea81 0103 	eor.w	r1, r1, r3
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	f04f 0000 	mov.w	r0, #0
 800078c:	bd70      	pop	{r4, r5, r6, pc}
 800078e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000792:	bf06      	itte	eq
 8000794:	4610      	moveq	r0, r2
 8000796:	4619      	moveq	r1, r3
 8000798:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079c:	d019      	beq.n	80007d2 <__aeabi_dmul+0x24a>
 800079e:	ea94 0f0c 	teq	r4, ip
 80007a2:	d102      	bne.n	80007aa <__aeabi_dmul+0x222>
 80007a4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007a8:	d113      	bne.n	80007d2 <__aeabi_dmul+0x24a>
 80007aa:	ea95 0f0c 	teq	r5, ip
 80007ae:	d105      	bne.n	80007bc <__aeabi_dmul+0x234>
 80007b0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007b4:	bf1c      	itt	ne
 80007b6:	4610      	movne	r0, r2
 80007b8:	4619      	movne	r1, r3
 80007ba:	d10a      	bne.n	80007d2 <__aeabi_dmul+0x24a>
 80007bc:	ea81 0103 	eor.w	r1, r1, r3
 80007c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007c4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007c8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007cc:	f04f 0000 	mov.w	r0, #0
 80007d0:	bd70      	pop	{r4, r5, r6, pc}
 80007d2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007da:	bd70      	pop	{r4, r5, r6, pc}

080007dc <__aeabi_ddiv>:
 80007dc:	b570      	push	{r4, r5, r6, lr}
 80007de:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007e2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007e6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ea:	bf1d      	ittte	ne
 80007ec:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f0:	ea94 0f0c 	teqne	r4, ip
 80007f4:	ea95 0f0c 	teqne	r5, ip
 80007f8:	f000 f8a7 	bleq	800094a <__aeabi_ddiv+0x16e>
 80007fc:	eba4 0405 	sub.w	r4, r4, r5
 8000800:	ea81 0e03 	eor.w	lr, r1, r3
 8000804:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000808:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800080c:	f000 8088 	beq.w	8000920 <__aeabi_ddiv+0x144>
 8000810:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000814:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000818:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800081c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000820:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000824:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000828:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800082c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000830:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000834:	429d      	cmp	r5, r3
 8000836:	bf08      	it	eq
 8000838:	4296      	cmpeq	r6, r2
 800083a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800083e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000842:	d202      	bcs.n	800084a <__aeabi_ddiv+0x6e>
 8000844:	085b      	lsrs	r3, r3, #1
 8000846:	ea4f 0232 	mov.w	r2, r2, rrx
 800084a:	1ab6      	subs	r6, r6, r2
 800084c:	eb65 0503 	sbc.w	r5, r5, r3
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800085a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	ebb6 0e02 	subs.w	lr, r6, r2
 800087a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087e:	bf22      	ittt	cs
 8000880:	1ab6      	subcs	r6, r6, r2
 8000882:	4675      	movcs	r5, lr
 8000884:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000888:	085b      	lsrs	r3, r3, #1
 800088a:	ea4f 0232 	mov.w	r2, r2, rrx
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008b8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008bc:	d018      	beq.n	80008f0 <__aeabi_ddiv+0x114>
 80008be:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008c2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008c6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ca:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ce:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008d2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008d6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008da:	d1c0      	bne.n	800085e <__aeabi_ddiv+0x82>
 80008dc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e0:	d10b      	bne.n	80008fa <__aeabi_ddiv+0x11e>
 80008e2:	ea41 0100 	orr.w	r1, r1, r0
 80008e6:	f04f 0000 	mov.w	r0, #0
 80008ea:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008ee:	e7b6      	b.n	800085e <__aeabi_ddiv+0x82>
 80008f0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008f4:	bf04      	itt	eq
 80008f6:	4301      	orreq	r1, r0
 80008f8:	2000      	moveq	r0, #0
 80008fa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008fe:	bf88      	it	hi
 8000900:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000904:	f63f aeaf 	bhi.w	8000666 <__aeabi_dmul+0xde>
 8000908:	ebb5 0c03 	subs.w	ip, r5, r3
 800090c:	bf04      	itt	eq
 800090e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000912:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000916:	f150 0000 	adcs.w	r0, r0, #0
 800091a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800091e:	bd70      	pop	{r4, r5, r6, pc}
 8000920:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000924:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000928:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800092c:	bfc2      	ittt	gt
 800092e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000932:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000936:	bd70      	popgt	{r4, r5, r6, pc}
 8000938:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800093c:	f04f 0e00 	mov.w	lr, #0
 8000940:	3c01      	subs	r4, #1
 8000942:	e690      	b.n	8000666 <__aeabi_dmul+0xde>
 8000944:	ea45 0e06 	orr.w	lr, r5, r6
 8000948:	e68d      	b.n	8000666 <__aeabi_dmul+0xde>
 800094a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800094e:	ea94 0f0c 	teq	r4, ip
 8000952:	bf08      	it	eq
 8000954:	ea95 0f0c 	teqeq	r5, ip
 8000958:	f43f af3b 	beq.w	80007d2 <__aeabi_dmul+0x24a>
 800095c:	ea94 0f0c 	teq	r4, ip
 8000960:	d10a      	bne.n	8000978 <__aeabi_ddiv+0x19c>
 8000962:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000966:	f47f af34 	bne.w	80007d2 <__aeabi_dmul+0x24a>
 800096a:	ea95 0f0c 	teq	r5, ip
 800096e:	f47f af25 	bne.w	80007bc <__aeabi_dmul+0x234>
 8000972:	4610      	mov	r0, r2
 8000974:	4619      	mov	r1, r3
 8000976:	e72c      	b.n	80007d2 <__aeabi_dmul+0x24a>
 8000978:	ea95 0f0c 	teq	r5, ip
 800097c:	d106      	bne.n	800098c <__aeabi_ddiv+0x1b0>
 800097e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000982:	f43f aefd 	beq.w	8000780 <__aeabi_dmul+0x1f8>
 8000986:	4610      	mov	r0, r2
 8000988:	4619      	mov	r1, r3
 800098a:	e722      	b.n	80007d2 <__aeabi_dmul+0x24a>
 800098c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000990:	bf18      	it	ne
 8000992:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000996:	f47f aec5 	bne.w	8000724 <__aeabi_dmul+0x19c>
 800099a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800099e:	f47f af0d 	bne.w	80007bc <__aeabi_dmul+0x234>
 80009a2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009a6:	f47f aeeb 	bne.w	8000780 <__aeabi_dmul+0x1f8>
 80009aa:	e712      	b.n	80007d2 <__aeabi_dmul+0x24a>

080009ac <__aeabi_d2f>:
 80009ac:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009b0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009b4:	bf24      	itt	cs
 80009b6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80009ba:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80009be:	d90d      	bls.n	80009dc <__aeabi_d2f+0x30>
 80009c0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80009c4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009c8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009cc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80009d0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009d4:	bf08      	it	eq
 80009d6:	f020 0001 	biceq.w	r0, r0, #1
 80009da:	4770      	bx	lr
 80009dc:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80009e0:	d121      	bne.n	8000a26 <__aeabi_d2f+0x7a>
 80009e2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80009e6:	bfbc      	itt	lt
 80009e8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80009ec:	4770      	bxlt	lr
 80009ee:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009f2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009f6:	f1c2 0218 	rsb	r2, r2, #24
 80009fa:	f1c2 0c20 	rsb	ip, r2, #32
 80009fe:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a02:	fa20 f002 	lsr.w	r0, r0, r2
 8000a06:	bf18      	it	ne
 8000a08:	f040 0001 	orrne.w	r0, r0, #1
 8000a0c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a10:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a14:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a18:	ea40 000c 	orr.w	r0, r0, ip
 8000a1c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a20:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a24:	e7cc      	b.n	80009c0 <__aeabi_d2f+0x14>
 8000a26:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a2a:	d107      	bne.n	8000a3c <__aeabi_d2f+0x90>
 8000a2c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a30:	bf1e      	ittt	ne
 8000a32:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a36:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a3a:	4770      	bxne	lr
 8000a3c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a40:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a44:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a48:	4770      	bx	lr
 8000a4a:	bf00      	nop

08000a4c <__aeabi_uldivmod>:
 8000a4c:	b953      	cbnz	r3, 8000a64 <__aeabi_uldivmod+0x18>
 8000a4e:	b94a      	cbnz	r2, 8000a64 <__aeabi_uldivmod+0x18>
 8000a50:	2900      	cmp	r1, #0
 8000a52:	bf08      	it	eq
 8000a54:	2800      	cmpeq	r0, #0
 8000a56:	bf1c      	itt	ne
 8000a58:	f04f 31ff 	movne.w	r1, #4294967295
 8000a5c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a60:	f000 b96a 	b.w	8000d38 <__aeabi_idiv0>
 8000a64:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a68:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a6c:	f000 f806 	bl	8000a7c <__udivmoddi4>
 8000a70:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a74:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a78:	b004      	add	sp, #16
 8000a7a:	4770      	bx	lr

08000a7c <__udivmoddi4>:
 8000a7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a80:	9d08      	ldr	r5, [sp, #32]
 8000a82:	460c      	mov	r4, r1
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d14e      	bne.n	8000b26 <__udivmoddi4+0xaa>
 8000a88:	4694      	mov	ip, r2
 8000a8a:	458c      	cmp	ip, r1
 8000a8c:	4686      	mov	lr, r0
 8000a8e:	fab2 f282 	clz	r2, r2
 8000a92:	d962      	bls.n	8000b5a <__udivmoddi4+0xde>
 8000a94:	b14a      	cbz	r2, 8000aaa <__udivmoddi4+0x2e>
 8000a96:	f1c2 0320 	rsb	r3, r2, #32
 8000a9a:	4091      	lsls	r1, r2
 8000a9c:	fa20 f303 	lsr.w	r3, r0, r3
 8000aa0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000aa4:	4319      	orrs	r1, r3
 8000aa6:	fa00 fe02 	lsl.w	lr, r0, r2
 8000aaa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000aae:	fa1f f68c 	uxth.w	r6, ip
 8000ab2:	fbb1 f4f7 	udiv	r4, r1, r7
 8000ab6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000aba:	fb07 1114 	mls	r1, r7, r4, r1
 8000abe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ac2:	fb04 f106 	mul.w	r1, r4, r6
 8000ac6:	4299      	cmp	r1, r3
 8000ac8:	d90a      	bls.n	8000ae0 <__udivmoddi4+0x64>
 8000aca:	eb1c 0303 	adds.w	r3, ip, r3
 8000ace:	f104 30ff 	add.w	r0, r4, #4294967295
 8000ad2:	f080 8112 	bcs.w	8000cfa <__udivmoddi4+0x27e>
 8000ad6:	4299      	cmp	r1, r3
 8000ad8:	f240 810f 	bls.w	8000cfa <__udivmoddi4+0x27e>
 8000adc:	3c02      	subs	r4, #2
 8000ade:	4463      	add	r3, ip
 8000ae0:	1a59      	subs	r1, r3, r1
 8000ae2:	fa1f f38e 	uxth.w	r3, lr
 8000ae6:	fbb1 f0f7 	udiv	r0, r1, r7
 8000aea:	fb07 1110 	mls	r1, r7, r0, r1
 8000aee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000af2:	fb00 f606 	mul.w	r6, r0, r6
 8000af6:	429e      	cmp	r6, r3
 8000af8:	d90a      	bls.n	8000b10 <__udivmoddi4+0x94>
 8000afa:	eb1c 0303 	adds.w	r3, ip, r3
 8000afe:	f100 31ff 	add.w	r1, r0, #4294967295
 8000b02:	f080 80fc 	bcs.w	8000cfe <__udivmoddi4+0x282>
 8000b06:	429e      	cmp	r6, r3
 8000b08:	f240 80f9 	bls.w	8000cfe <__udivmoddi4+0x282>
 8000b0c:	4463      	add	r3, ip
 8000b0e:	3802      	subs	r0, #2
 8000b10:	1b9b      	subs	r3, r3, r6
 8000b12:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000b16:	2100      	movs	r1, #0
 8000b18:	b11d      	cbz	r5, 8000b22 <__udivmoddi4+0xa6>
 8000b1a:	40d3      	lsrs	r3, r2
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	e9c5 3200 	strd	r3, r2, [r5]
 8000b22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b26:	428b      	cmp	r3, r1
 8000b28:	d905      	bls.n	8000b36 <__udivmoddi4+0xba>
 8000b2a:	b10d      	cbz	r5, 8000b30 <__udivmoddi4+0xb4>
 8000b2c:	e9c5 0100 	strd	r0, r1, [r5]
 8000b30:	2100      	movs	r1, #0
 8000b32:	4608      	mov	r0, r1
 8000b34:	e7f5      	b.n	8000b22 <__udivmoddi4+0xa6>
 8000b36:	fab3 f183 	clz	r1, r3
 8000b3a:	2900      	cmp	r1, #0
 8000b3c:	d146      	bne.n	8000bcc <__udivmoddi4+0x150>
 8000b3e:	42a3      	cmp	r3, r4
 8000b40:	d302      	bcc.n	8000b48 <__udivmoddi4+0xcc>
 8000b42:	4290      	cmp	r0, r2
 8000b44:	f0c0 80f0 	bcc.w	8000d28 <__udivmoddi4+0x2ac>
 8000b48:	1a86      	subs	r6, r0, r2
 8000b4a:	eb64 0303 	sbc.w	r3, r4, r3
 8000b4e:	2001      	movs	r0, #1
 8000b50:	2d00      	cmp	r5, #0
 8000b52:	d0e6      	beq.n	8000b22 <__udivmoddi4+0xa6>
 8000b54:	e9c5 6300 	strd	r6, r3, [r5]
 8000b58:	e7e3      	b.n	8000b22 <__udivmoddi4+0xa6>
 8000b5a:	2a00      	cmp	r2, #0
 8000b5c:	f040 8090 	bne.w	8000c80 <__udivmoddi4+0x204>
 8000b60:	eba1 040c 	sub.w	r4, r1, ip
 8000b64:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b68:	fa1f f78c 	uxth.w	r7, ip
 8000b6c:	2101      	movs	r1, #1
 8000b6e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000b72:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b76:	fb08 4416 	mls	r4, r8, r6, r4
 8000b7a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000b7e:	fb07 f006 	mul.w	r0, r7, r6
 8000b82:	4298      	cmp	r0, r3
 8000b84:	d908      	bls.n	8000b98 <__udivmoddi4+0x11c>
 8000b86:	eb1c 0303 	adds.w	r3, ip, r3
 8000b8a:	f106 34ff 	add.w	r4, r6, #4294967295
 8000b8e:	d202      	bcs.n	8000b96 <__udivmoddi4+0x11a>
 8000b90:	4298      	cmp	r0, r3
 8000b92:	f200 80cd 	bhi.w	8000d30 <__udivmoddi4+0x2b4>
 8000b96:	4626      	mov	r6, r4
 8000b98:	1a1c      	subs	r4, r3, r0
 8000b9a:	fa1f f38e 	uxth.w	r3, lr
 8000b9e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000ba2:	fb08 4410 	mls	r4, r8, r0, r4
 8000ba6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000baa:	fb00 f707 	mul.w	r7, r0, r7
 8000bae:	429f      	cmp	r7, r3
 8000bb0:	d908      	bls.n	8000bc4 <__udivmoddi4+0x148>
 8000bb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000bb6:	f100 34ff 	add.w	r4, r0, #4294967295
 8000bba:	d202      	bcs.n	8000bc2 <__udivmoddi4+0x146>
 8000bbc:	429f      	cmp	r7, r3
 8000bbe:	f200 80b0 	bhi.w	8000d22 <__udivmoddi4+0x2a6>
 8000bc2:	4620      	mov	r0, r4
 8000bc4:	1bdb      	subs	r3, r3, r7
 8000bc6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000bca:	e7a5      	b.n	8000b18 <__udivmoddi4+0x9c>
 8000bcc:	f1c1 0620 	rsb	r6, r1, #32
 8000bd0:	408b      	lsls	r3, r1
 8000bd2:	fa22 f706 	lsr.w	r7, r2, r6
 8000bd6:	431f      	orrs	r7, r3
 8000bd8:	fa20 fc06 	lsr.w	ip, r0, r6
 8000bdc:	fa04 f301 	lsl.w	r3, r4, r1
 8000be0:	ea43 030c 	orr.w	r3, r3, ip
 8000be4:	40f4      	lsrs	r4, r6
 8000be6:	fa00 f801 	lsl.w	r8, r0, r1
 8000bea:	0c38      	lsrs	r0, r7, #16
 8000bec:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000bf0:	fbb4 fef0 	udiv	lr, r4, r0
 8000bf4:	fa1f fc87 	uxth.w	ip, r7
 8000bf8:	fb00 441e 	mls	r4, r0, lr, r4
 8000bfc:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c00:	fb0e f90c 	mul.w	r9, lr, ip
 8000c04:	45a1      	cmp	r9, r4
 8000c06:	fa02 f201 	lsl.w	r2, r2, r1
 8000c0a:	d90a      	bls.n	8000c22 <__udivmoddi4+0x1a6>
 8000c0c:	193c      	adds	r4, r7, r4
 8000c0e:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000c12:	f080 8084 	bcs.w	8000d1e <__udivmoddi4+0x2a2>
 8000c16:	45a1      	cmp	r9, r4
 8000c18:	f240 8081 	bls.w	8000d1e <__udivmoddi4+0x2a2>
 8000c1c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000c20:	443c      	add	r4, r7
 8000c22:	eba4 0409 	sub.w	r4, r4, r9
 8000c26:	fa1f f983 	uxth.w	r9, r3
 8000c2a:	fbb4 f3f0 	udiv	r3, r4, r0
 8000c2e:	fb00 4413 	mls	r4, r0, r3, r4
 8000c32:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c36:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c3a:	45a4      	cmp	ip, r4
 8000c3c:	d907      	bls.n	8000c4e <__udivmoddi4+0x1d2>
 8000c3e:	193c      	adds	r4, r7, r4
 8000c40:	f103 30ff 	add.w	r0, r3, #4294967295
 8000c44:	d267      	bcs.n	8000d16 <__udivmoddi4+0x29a>
 8000c46:	45a4      	cmp	ip, r4
 8000c48:	d965      	bls.n	8000d16 <__udivmoddi4+0x29a>
 8000c4a:	3b02      	subs	r3, #2
 8000c4c:	443c      	add	r4, r7
 8000c4e:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000c52:	fba0 9302 	umull	r9, r3, r0, r2
 8000c56:	eba4 040c 	sub.w	r4, r4, ip
 8000c5a:	429c      	cmp	r4, r3
 8000c5c:	46ce      	mov	lr, r9
 8000c5e:	469c      	mov	ip, r3
 8000c60:	d351      	bcc.n	8000d06 <__udivmoddi4+0x28a>
 8000c62:	d04e      	beq.n	8000d02 <__udivmoddi4+0x286>
 8000c64:	b155      	cbz	r5, 8000c7c <__udivmoddi4+0x200>
 8000c66:	ebb8 030e 	subs.w	r3, r8, lr
 8000c6a:	eb64 040c 	sbc.w	r4, r4, ip
 8000c6e:	fa04 f606 	lsl.w	r6, r4, r6
 8000c72:	40cb      	lsrs	r3, r1
 8000c74:	431e      	orrs	r6, r3
 8000c76:	40cc      	lsrs	r4, r1
 8000c78:	e9c5 6400 	strd	r6, r4, [r5]
 8000c7c:	2100      	movs	r1, #0
 8000c7e:	e750      	b.n	8000b22 <__udivmoddi4+0xa6>
 8000c80:	f1c2 0320 	rsb	r3, r2, #32
 8000c84:	fa20 f103 	lsr.w	r1, r0, r3
 8000c88:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c8c:	fa24 f303 	lsr.w	r3, r4, r3
 8000c90:	4094      	lsls	r4, r2
 8000c92:	430c      	orrs	r4, r1
 8000c94:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c98:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c9c:	fa1f f78c 	uxth.w	r7, ip
 8000ca0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ca4:	fb08 3110 	mls	r1, r8, r0, r3
 8000ca8:	0c23      	lsrs	r3, r4, #16
 8000caa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cae:	fb00 f107 	mul.w	r1, r0, r7
 8000cb2:	4299      	cmp	r1, r3
 8000cb4:	d908      	bls.n	8000cc8 <__udivmoddi4+0x24c>
 8000cb6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cba:	f100 36ff 	add.w	r6, r0, #4294967295
 8000cbe:	d22c      	bcs.n	8000d1a <__udivmoddi4+0x29e>
 8000cc0:	4299      	cmp	r1, r3
 8000cc2:	d92a      	bls.n	8000d1a <__udivmoddi4+0x29e>
 8000cc4:	3802      	subs	r0, #2
 8000cc6:	4463      	add	r3, ip
 8000cc8:	1a5b      	subs	r3, r3, r1
 8000cca:	b2a4      	uxth	r4, r4
 8000ccc:	fbb3 f1f8 	udiv	r1, r3, r8
 8000cd0:	fb08 3311 	mls	r3, r8, r1, r3
 8000cd4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cd8:	fb01 f307 	mul.w	r3, r1, r7
 8000cdc:	42a3      	cmp	r3, r4
 8000cde:	d908      	bls.n	8000cf2 <__udivmoddi4+0x276>
 8000ce0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ce4:	f101 36ff 	add.w	r6, r1, #4294967295
 8000ce8:	d213      	bcs.n	8000d12 <__udivmoddi4+0x296>
 8000cea:	42a3      	cmp	r3, r4
 8000cec:	d911      	bls.n	8000d12 <__udivmoddi4+0x296>
 8000cee:	3902      	subs	r1, #2
 8000cf0:	4464      	add	r4, ip
 8000cf2:	1ae4      	subs	r4, r4, r3
 8000cf4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000cf8:	e739      	b.n	8000b6e <__udivmoddi4+0xf2>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	e6f0      	b.n	8000ae0 <__udivmoddi4+0x64>
 8000cfe:	4608      	mov	r0, r1
 8000d00:	e706      	b.n	8000b10 <__udivmoddi4+0x94>
 8000d02:	45c8      	cmp	r8, r9
 8000d04:	d2ae      	bcs.n	8000c64 <__udivmoddi4+0x1e8>
 8000d06:	ebb9 0e02 	subs.w	lr, r9, r2
 8000d0a:	eb63 0c07 	sbc.w	ip, r3, r7
 8000d0e:	3801      	subs	r0, #1
 8000d10:	e7a8      	b.n	8000c64 <__udivmoddi4+0x1e8>
 8000d12:	4631      	mov	r1, r6
 8000d14:	e7ed      	b.n	8000cf2 <__udivmoddi4+0x276>
 8000d16:	4603      	mov	r3, r0
 8000d18:	e799      	b.n	8000c4e <__udivmoddi4+0x1d2>
 8000d1a:	4630      	mov	r0, r6
 8000d1c:	e7d4      	b.n	8000cc8 <__udivmoddi4+0x24c>
 8000d1e:	46d6      	mov	lr, sl
 8000d20:	e77f      	b.n	8000c22 <__udivmoddi4+0x1a6>
 8000d22:	4463      	add	r3, ip
 8000d24:	3802      	subs	r0, #2
 8000d26:	e74d      	b.n	8000bc4 <__udivmoddi4+0x148>
 8000d28:	4606      	mov	r6, r0
 8000d2a:	4623      	mov	r3, r4
 8000d2c:	4608      	mov	r0, r1
 8000d2e:	e70f      	b.n	8000b50 <__udivmoddi4+0xd4>
 8000d30:	3e02      	subs	r6, #2
 8000d32:	4463      	add	r3, ip
 8000d34:	e730      	b.n	8000b98 <__udivmoddi4+0x11c>
 8000d36:	bf00      	nop

08000d38 <__aeabi_idiv0>:
 8000d38:	4770      	bx	lr
 8000d3a:	bf00      	nop

08000d3c <powerModeInit>:

static bool POWER_ON = true;

void powerModeInit()
{
	go_powerOnRegister(&POWER_ON);
 8000d3c:	4801      	ldr	r0, [pc, #4]	@ (8000d44 <powerModeInit+0x8>)
 8000d3e:	f000 b9dd 	b.w	80010fc <go_powerOnRegister>
 8000d42:	bf00      	nop
 8000d44:	20000000 	.word	0x20000000

08000d48 <changePowerMode>:
}

void changePowerMode()
{
	if(POWER_ON == true)
 8000d48:	4b02      	ldr	r3, [pc, #8]	@ (8000d54 <changePowerMode+0xc>)
 8000d4a:	781a      	ldrb	r2, [r3, #0]
 8000d4c:	b10a      	cbz	r2, 8000d52 <changePowerMode+0xa>
	{
		POWER_ON = false;
 8000d4e:	2200      	movs	r2, #0
 8000d50:	701a      	strb	r2, [r3, #0]
	}
}
 8000d52:	4770      	bx	lr
 8000d54:	20000000 	.word	0x20000000

08000d58 <gotoSLEEP>:
	return POWER_ON;
}

void gotoSLEEP()
{
	ShutDownTask();
 8000d58:	f008 bdac 	b.w	80098b4 <ShutDownTask>

08000d5c <wakeUp>:
}

void wakeUp()
{
	bootStart();
 8000d5c:	f008 bdbe 	b.w	80098dc <bootStart>

08000d60 <brake_and_throttle_init>:
brakeAndThrottle_t ptr_brakeAndThrottle;
int16_t torque = 0;

void brake_and_throttle_init()
{
	ptr_brakeAndThrottle.IQ_applied = 0;
 8000d60:	4b02      	ldr	r3, [pc, #8]	@ (8000d6c <brake_and_throttle_init+0xc>)
 8000d62:	2200      	movs	r2, #0
	ptr_brakeAndThrottle.throttlePercent = 0;
	ptr_brakeAndThrottle.throttleTriggered = false;
 8000d64:	e9c3 2200 	strd	r2, r2, [r3]
	ptr_brakeAndThrottle.brakeTriggered   = false;
	ptr_brakeAndThrottle.allowable_rpm = 0;
 8000d68:	609a      	str	r2, [r3, #8]
	ptr_brakeAndThrottle.speed_mode_IQmax = 0;
	ptr_brakeAndThrottle.ramp_rate  = 0;
}
 8000d6a:	4770      	bx	lr
 8000d6c:	200005f8 	.word	0x200005f8

08000d70 <setIQ>:

void setIQ(int16_t IQ)
{
	ptr_brakeAndThrottle.IQ_applied = IQ;
 8000d70:	4b01      	ldr	r3, [pc, #4]	@ (8000d78 <setIQ+0x8>)
 8000d72:	8018      	strh	r0, [r3, #0]
}
 8000d74:	4770      	bx	lr
 8000d76:	bf00      	nop
 8000d78:	200005f8 	.word	0x200005f8

08000d7c <set_ThrottlePercent>:
	return ptr_brakeAndThrottle.IQ_applied;
}

void set_ThrottlePercent(uint16_t percentage)
{
	ptr_brakeAndThrottle.throttlePercent = percentage;
 8000d7c:	4b01      	ldr	r3, [pc, #4]	@ (8000d84 <set_ThrottlePercent+0x8>)
 8000d7e:	8058      	strh	r0, [r3, #2]
}
 8000d80:	4770      	bx	lr
 8000d82:	bf00      	nop
 8000d84:	200005f8 	.word	0x200005f8

08000d88 <throttleSignalInput>:
	return ptr_brakeAndThrottle.throttlePercent;
}

void throttleSignalInput()
{
	accelerateIQMotor(ptr_brakeAndThrottle.IQ_applied,0);
 8000d88:	4b02      	ldr	r3, [pc, #8]	@ (8000d94 <throttleSignalInput+0xc>)
 8000d8a:	2100      	movs	r1, #0
 8000d8c:	f9b3 0000 	ldrsh.w	r0, [r3]
 8000d90:	f008 bd3e 	b.w	8009810 <accelerateIQMotor>
 8000d94:	200005f8 	.word	0x200005f8

08000d98 <refreshThrottleStatus>:
	return ptr_brakeAndThrottle.IQ_applied;
 8000d98:	4b04      	ldr	r3, [pc, #16]	@ (8000dac <refreshThrottleStatus+0x14>)
 8000d9a:	f9b3 2000 	ldrsh.w	r2, [r3]
#endif
}

void refreshThrottleStatus()
{
	if (getIQ() == 0)
 8000d9e:	2a00      	cmp	r2, #0
 8000da0:	d001      	beq.n	8000da6 <refreshThrottleStatus+0xe>
	{
		ptr_brakeAndThrottle.throttleTriggered = false;
	}
	else if(getIQ() > 0)
 8000da2:	dd01      	ble.n	8000da8 <refreshThrottleStatus+0x10>
	{
		ptr_brakeAndThrottle.throttleTriggered = true;
 8000da4:	2201      	movs	r2, #1
 8000da6:	711a      	strb	r2, [r3, #4]
	}
}
 8000da8:	4770      	bx	lr
 8000daa:	bf00      	nop
 8000dac:	200005f8 	.word	0x200005f8

08000db0 <updateBrakeStatus>:
	return ptr_brakeAndThrottle.throttleTriggered;
}

void updateBrakeStatus(bool status)
{
	ptr_brakeAndThrottle.brakeTriggered = status;
 8000db0:	4b01      	ldr	r3, [pc, #4]	@ (8000db8 <updateBrakeStatus+0x8>)
 8000db2:	7158      	strb	r0, [r3, #5]
}
 8000db4:	4770      	bx	lr
 8000db6:	bf00      	nop
 8000db8:	200005f8 	.word	0x200005f8

08000dbc <getBrakeStatus>:

bool getBrakeStatus()
{
	return ptr_brakeAndThrottle.brakeTriggered;
 8000dbc:	4b01      	ldr	r3, [pc, #4]	@ (8000dc4 <getBrakeStatus+0x8>)
}
 8000dbe:	7958      	ldrb	r0, [r3, #5]
 8000dc0:	4770      	bx	lr
 8000dc2:	bf00      	nop
 8000dc4:	200005f8 	.word	0x200005f8

08000dc8 <changeSpeedMode>:

void changeSpeedMode(int16_t speed_mode_IQmax, int16_t allowable_rpm, uint16_t ramp_rate)
{
	ptr_brakeAndThrottle.speed_mode_IQmax = speed_mode_IQmax;
 8000dc8:	4b02      	ldr	r3, [pc, #8]	@ (8000dd4 <changeSpeedMode+0xc>)
 8000dca:	8118      	strh	r0, [r3, #8]
	ptr_brakeAndThrottle.allowable_rpm    = allowable_rpm;
 8000dcc:	80d9      	strh	r1, [r3, #6]
	ptr_brakeAndThrottle.ramp_rate        = ramp_rate;
 8000dce:	815a      	strh	r2, [r3, #10]
}
 8000dd0:	4770      	bx	lr
 8000dd2:	bf00      	nop
 8000dd4:	200005f8 	.word	0x200005f8

08000dd8 <get_ThrottleInformation>:
	return ptr_brakeAndThrottle.IQ_applied;
 8000dd8:	4b03      	ldr	r3, [pc, #12]	@ (8000de8 <get_ThrottleInformation+0x10>)

int16_t Iq_applied = 0;
uint16_t Iq_Percentage = 0;
void get_ThrottleInformation()
{
    Iq_applied = getIQ();
 8000dda:	4904      	ldr	r1, [pc, #16]	@ (8000dec <get_ThrottleInformation+0x14>)
    Iq_Percentage = getThrottlePercent();
 8000ddc:	4a04      	ldr	r2, [pc, #16]	@ (8000df0 <get_ThrottleInformation+0x18>)
    Iq_applied = getIQ();
 8000dde:	8818      	ldrh	r0, [r3, #0]
    Iq_Percentage = getThrottlePercent();
 8000de0:	885b      	ldrh	r3, [r3, #2]
    Iq_applied = getIQ();
 8000de2:	8008      	strh	r0, [r1, #0]
    Iq_Percentage = getThrottlePercent();
 8000de4:	8013      	strh	r3, [r2, #0]
}
 8000de6:	4770      	bx	lr
 8000de8:	200005f8 	.word	0x200005f8
 8000dec:	200005f6 	.word	0x200005f6
 8000df0:	200005f4 	.word	0x200005f4

08000df4 <driveStop>:

void driveStop()
{
	motorStop();
 8000df4:	f008 bd14 	b.w	8009820 <motorStop>

08000df8 <getLightSensorStatus>:
    lightSensor = lightStatus;
}

uint8_t getLightSensorStatus()
{
	return lightSensor;
 8000df8:	4b01      	ldr	r3, [pc, #4]	@ (8000e00 <getLightSensorStatus+0x8>)
}
 8000dfa:	7818      	ldrb	r0, [r3, #0]
 8000dfc:	4770      	bx	lr
 8000dfe:	bf00      	nop
 8000e00:	20000001 	.word	0x20000001

08000e04 <motor_param_init>:

MOTOR ptrMotor;

void motor_param_init()
{
	ptrMotor.SPEED = 0;
 8000e04:	4b03      	ldr	r3, [pc, #12]	@ (8000e14 <motor_param_init+0x10>)
 8000e06:	2200      	movs	r2, #0
	ptrMotor.CURRENT = 0;
 8000e08:	2100      	movs	r1, #0
	ptrMotor.SPEED = 0;
 8000e0a:	801a      	strh	r2, [r3, #0]
	ptrMotor.CURRENT = 0;
 8000e0c:	6059      	str	r1, [r3, #4]
	ptrMotor.VOLTAGE = 0;
 8000e0e:	811a      	strh	r2, [r3, #8]
}
 8000e10:	4770      	bx	lr
 8000e12:	bf00      	nop
 8000e14:	20000604 	.word	0x20000604

08000e18 <motor_speed>:

void motor_speed()
{
 8000e18:	b508      	push	{r3, lr}
	ptrMotor.SPEED = getSpeed();
 8000e1a:	f008 fd03 	bl	8009824 <getSpeed>
 8000e1e:	4b01      	ldr	r3, [pc, #4]	@ (8000e24 <motor_speed+0xc>)
 8000e20:	8018      	strh	r0, [r3, #0]
}
 8000e22:	bd08      	pop	{r3, pc}
 8000e24:	20000604 	.word	0x20000604

08000e28 <motor_rms_current>:
{
	ptrMotor.CURRENT = getCurrent();
}

void motor_rms_current()
{
 8000e28:	b508      	push	{r3, lr}
	ptrMotor.RMS_CURRENT = getRMSCurrent();
 8000e2a:	f008 fd05 	bl	8009838 <getRMSCurrent>
 8000e2e:	4b02      	ldr	r3, [pc, #8]	@ (8000e38 <motor_rms_current+0x10>)
 8000e30:	ed83 0a03 	vstr	s0, [r3, #12]

}
 8000e34:	bd08      	pop	{r3, pc}
 8000e36:	bf00      	nop
 8000e38:	20000604 	.word	0x20000604

08000e3c <set_tail_light_on>:
	tail_light_flash();
}

void set_tail_light_on()
{
	tail_light_turnon();
 8000e3c:	f008 bcd8 	b.w	80097f0 <tail_light_turnon>

08000e40 <set_tail_light_off>:
}

void set_tail_light_off()
{
    /*The tail light is turned off when we release the brake*/
	tail_light_turnoff();
 8000e40:	f008 bcde 	b.w	8009800 <tail_light_turnoff>

08000e44 <led_indicator_on>:
}

uint8_t led_indicator_on()
{
 8000e44:	b508      	push	{r3, lr}
	dashboard_indicator_on();
 8000e46:	f008 fcb3 	bl	80097b0 <dashboard_indicator_on>
	return 0x01;
}
 8000e4a:	2001      	movs	r0, #1
 8000e4c:	bd08      	pop	{r3, pc}
 8000e4e:	bf00      	nop

08000e50 <led_indicator_off>:

uint8_t led_indicator_off()
{
 8000e50:	b508      	push	{r3, lr}
	dashboard_indicator_off();
 8000e52:	f008 fcbd 	bl	80097d0 <dashboard_indicator_off>
	return 0x00;
}
 8000e56:	2000      	movs	r0, #0
 8000e58:	bd08      	pop	{r3, pc}
 8000e5a:	bf00      	nop

08000e5c <error_indicator_on>:

void error_indicator_on()
{
	fault_warning_on();
 8000e5c:	f008 bcb0 	b.w	80097c0 <fault_warning_on>

08000e60 <error_indicator_off>:
}

void error_indicator_off()
{
	fault_warning_off();
 8000e60:	f008 bcbe 	b.w	80097e0 <fault_warning_off>

08000e64 <set_tail_light_status>:
}

void set_tail_light_status(uint8_t status)
{
	lightStatus = status;
 8000e64:	4b01      	ldr	r3, [pc, #4]	@ (8000e6c <set_tail_light_status+0x8>)
 8000e66:	7018      	strb	r0, [r3, #0]

}
 8000e68:	4770      	bx	lr
 8000e6a:	bf00      	nop
 8000e6c:	20000614 	.word	0x20000614

08000e70 <get_tail_light_status>:

uint8_t get_tail_light_status()
{
	return lightStatus;
 8000e70:	4b01      	ldr	r3, [pc, #4]	@ (8000e78 <get_tail_light_status+0x8>)
}
 8000e72:	7818      	ldrb	r0, [r3, #0]
 8000e74:	4770      	bx	lr
 8000e76:	bf00      	nop
 8000e78:	20000614 	.word	0x20000614

08000e7c <get_tail_light_mode>:

uint8_t get_tail_light_mode()
{
 8000e7c:	b508      	push	{r3, lr}
	uint8_t mode = 0xFF;
	if(getBrakeStatus() == 0x01)
 8000e7e:	f7ff ff9d 	bl	8000dbc <getBrakeStatus>
 8000e82:	b108      	cbz	r0, 8000e88 <get_tail_light_mode+0xc>
	{
		mode = ESCOOTER_TOGGLE_TAIL_LIGHT;
 8000e84:	2005      	movs	r0, #5
			mode = ESCOOTER_TAIL_LIGHT_OFF;
		}

	}
	return mode;
}
 8000e86:	bd08      	pop	{r3, pc}
	else if(getBrakeStatus() == 0x00)
 8000e88:	f7ff ff98 	bl	8000dbc <getBrakeStatus>
 8000e8c:	b940      	cbnz	r0, 8000ea0 <get_tail_light_mode+0x24>
		if(lightStatus == 0x01)
 8000e8e:	4b06      	ldr	r3, [pc, #24]	@ (8000ea8 <get_tail_light_mode+0x2c>)
 8000e90:	781b      	ldrb	r3, [r3, #0]
 8000e92:	2b01      	cmp	r3, #1
 8000e94:	d006      	beq.n	8000ea4 <get_tail_light_mode+0x28>
			mode = ESCOOTER_TAIL_LIGHT_OFF;
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	bf14      	ite	ne
 8000e9a:	20ff      	movne	r0, #255	@ 0xff
 8000e9c:	2006      	moveq	r0, #6
}
 8000e9e:	bd08      	pop	{r3, pc}
	uint8_t mode = 0xFF;
 8000ea0:	20ff      	movs	r0, #255	@ 0xff
}
 8000ea2:	bd08      	pop	{r3, pc}
			mode = ESCOOTER_TAIL_LIGHT_ON;
 8000ea4:	2008      	movs	r0, #8
}
 8000ea6:	bd08      	pop	{r3, pc}
 8000ea8:	20000614 	.word	0x20000614

08000eac <toggle_tail_light>:

uint8_t toggle_tail_light(uint8_t tailLightStatusOld)
{
 8000eac:	b508      	push	{r3, lr}
	// toggling between tail light On and Off occurs at a rate of N2_TIME
	if(tailLightStatusOld == 0) //if tail light is OFF, toggle tail light ON
 8000eae:	b918      	cbnz	r0, 8000eb8 <toggle_tail_light+0xc>
	{
		tail_light_turnon();
 8000eb0:	f008 fc9e 	bl	80097f0 <tail_light_turnon>
		tailLightStatusOld = 1;
 8000eb4:	2001      	movs	r0, #1
	{
		set_tail_light_off();
		tailLightStatusOld = 0;
	}
	return tailLightStatusOld;
}
 8000eb6:	bd08      	pop	{r3, pc}
	tail_light_turnoff();
 8000eb8:	f008 fca2 	bl	8009800 <tail_light_turnoff>
		tailLightStatusOld = 0;
 8000ebc:	2000      	movs	r0, #0
}
 8000ebe:	bd08      	pop	{r3, pc}

08000ec0 <lightSensorStateChange>:

void lightSensorStateChange()
{
 8000ec0:	b508      	push	{r3, lr}
   if(getLightSensorStatus() == 0x01)
 8000ec2:	f7ff ff99 	bl	8000df8 <getLightSensorStatus>
 8000ec6:	2801      	cmp	r0, #1
 8000ec8:	d007      	beq.n	8000eda <lightSensorStateChange+0x1a>
   {
	   tail_light_turnon();
   }
   else if(getLightSensorStatus() == 0x00)
 8000eca:	f7ff ff95 	bl	8000df8 <getLightSensorStatus>
 8000ece:	b100      	cbz	r0, 8000ed2 <lightSensorStateChange+0x12>
   {
	   set_tail_light_off();
   }
}
 8000ed0:	bd08      	pop	{r3, pc}
 8000ed2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	tail_light_turnoff();
 8000ed6:	f008 bc93 	b.w	8009800 <tail_light_turnoff>
}
 8000eda:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	   tail_light_turnon();
 8000ede:	f008 bc87 	b.w	80097f0 <tail_light_turnon>
 8000ee2:	bf00      	nop

08000ee4 <STM32MCP_registerTimer>:
 *
 * @return  None
 */
void STM32MCP_registerTimer(STM32MCP_protocolHandle_t *STM32MCP_CBs)
{
	STM32MCP_protocolHandle = STM32MCP_CBs;
 8000ee4:	4b01      	ldr	r3, [pc, #4]	@ (8000eec <STM32MCP_registerTimer+0x8>)
 8000ee6:	6018      	str	r0, [r3, #0]
}
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop
 8000eec:	2000061c 	.word	0x2000061c

08000ef0 <timeOutStart>:
 *
 * @return  None
 */
void timeOutStart()
{
	STM32MCP_protocolHandle->timerStart();
 8000ef0:	4b01      	ldr	r3, [pc, #4]	@ (8000ef8 <timeOutStart+0x8>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	4718      	bx	r3
 8000ef8:	2000061c 	.word	0x2000061c

08000efc <timeOutStop>:
 *
 * @return  None
 */
void timeOutStop()
{
	STM32MCP_protocolHandle->timerStop();
 8000efc:	4b01      	ldr	r3, [pc, #4]	@ (8000f04 <timeOutStop+0x8>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	685b      	ldr	r3, [r3, #4]
 8000f02:	4718      	bx	r3
 8000f04:	2000061c 	.word	0x2000061c

08000f08 <timeOutHandler>:
 * @param   None
 *
 * @return  None
 */
void timeOutHandler()
{
 8000f08:	b508      	push	{r3, lr}
	expiration++;
 8000f0a:	4913      	ldr	r1, [pc, #76]	@ (8000f58 <timeOutHandler+0x50>)
 8000f0c:	780a      	ldrb	r2, [r1, #0]
 8000f0e:	3201      	adds	r2, #1
 8000f10:	b2d2      	uxtb	r2, r2
 8000f12:	eb02 03c2 	add.w	r3, r2, r2, lsl #3
 8000f16:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 8000f1a:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
	if( (expiration%3) == 0)
 8000f1e:	b2db      	uxtb	r3, r3
 8000f20:	2b55      	cmp	r3, #85	@ 0x55
	expiration++;
 8000f22:	700a      	strb	r2, [r1, #0]
	{
		payLoad = 0x00;
 8000f24:	4b0d      	ldr	r3, [pc, #52]	@ (8000f5c <timeOutHandler+0x54>)
	if( (expiration%3) == 0)
 8000f26:	d809      	bhi.n	8000f3c <timeOutHandler+0x34>
		payLoad = 0x00;
 8000f28:	2200      	movs	r2, #0
 8000f2a:	701a      	strb	r2, [r3, #0]
	}
	if(payLoad == 0x00)
	{
		packetLoss ++;
 8000f2c:	4a0c      	ldr	r2, [pc, #48]	@ (8000f60 <timeOutHandler+0x58>)
 8000f2e:	7813      	ldrb	r3, [r2, #0]
 8000f30:	3301      	adds	r3, #1
 8000f32:	b2db      	uxtb	r3, r3
		if(packetLoss > MAXIMUM_NUMBER_OF_LOST_PACKETS)
 8000f34:	2b0a      	cmp	r3, #10
		packetLoss ++;
 8000f36:	7013      	strb	r3, [r2, #0]
		if(packetLoss > MAXIMUM_NUMBER_OF_LOST_PACKETS)
 8000f38:	d807      	bhi.n	8000f4a <timeOutHandler+0x42>
	}
	else if(payLoad > 0)
	{
		packetLoss = 0;
	}
}
 8000f3a:	bd08      	pop	{r3, pc}
	if(payLoad == 0x00)
 8000f3c:	781b      	ldrb	r3, [r3, #0]
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d0f4      	beq.n	8000f2c <timeOutHandler+0x24>
		packetLoss = 0;
 8000f42:	4b07      	ldr	r3, [pc, #28]	@ (8000f60 <timeOutHandler+0x58>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	701a      	strb	r2, [r3, #0]
}
 8000f48:	bd08      	pop	{r3, pc}
			SEND_SOFTWARE_ERROR_REPORT(TIMEOUT_EXPIRATION);
 8000f4a:	200a      	movs	r0, #10
 8000f4c:	f000 f934 	bl	80011b8 <SEND_SOFTWARE_ERROR_REPORT>
    timeOutStop();
}

void updateConnectionStatus(bool received, uint8_t packageCount)
{
	inConnection = received;
 8000f50:	4b04      	ldr	r3, [pc, #16]	@ (8000f64 <timeOutHandler+0x5c>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	701a      	strb	r2, [r3, #0]
}
 8000f56:	bd08      	pop	{r3, pc}
 8000f58:	20000617 	.word	0x20000617
 8000f5c:	20000616 	.word	0x20000616
 8000f60:	20000618 	.word	0x20000618
 8000f64:	20000615 	.word	0x20000615

08000f68 <updateConnectionStatus>:
	inConnection = received;
 8000f68:	4a02      	ldr	r2, [pc, #8]	@ (8000f74 <updateConnectionStatus+0xc>)
	payLoad = packageCount;
 8000f6a:	4b03      	ldr	r3, [pc, #12]	@ (8000f78 <updateConnectionStatus+0x10>)
	inConnection = received;
 8000f6c:	7010      	strb	r0, [r2, #0]
	payLoad = packageCount;
 8000f6e:	7019      	strb	r1, [r3, #0]
}
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop
 8000f74:	20000615 	.word	0x20000615
 8000f78:	20000616 	.word	0x20000616

08000f7c <checkConnectionStatus>:

bool getConnectionStatus()
{
	return inConnection;
 8000f7c:	4b03      	ldr	r3, [pc, #12]	@ (8000f8c <checkConnectionStatus+0x10>)
 8000f7e:	4a04      	ldr	r2, [pc, #16]	@ (8000f90 <checkConnectionStatus+0x14>)
}

uint8_t connectSkin = 0xFF;
void checkConnectionStatus()
{
	if (getConnectionStatus() == true)
 8000f80:	781b      	ldrb	r3, [r3, #0]
 8000f82:	f083 0301 	eor.w	r3, r3, #1
 8000f86:	7013      	strb	r3, [r2, #0]
	}
	else if(getConnectionStatus() == false)
	{
		connectSkin = 0x01;
	}
}
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop
 8000f8c:	20000615 	.word	0x20000615
 8000f90:	20000002 	.word	0x20000002

08000f94 <GeneralTasks>:
}

/*MAIN TASKS*/
uint8_t fuck = 0x00;
void GeneralTasks(void const * argument)
{
 8000f94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	priority = osThreadGetPriority(NULL);
 8000f98:	2000      	movs	r0, #0
 8000f9a:	f004 fc81 	bl	80058a0 <osThreadGetPriority>
 8000f9e:	4b4c      	ldr	r3, [pc, #304]	@ (80010d0 <GeneralTasks+0x13c>)
 8000fa0:	4f4c      	ldr	r7, [pc, #304]	@ (80010d4 <GeneralTasks+0x140>)
 8000fa2:	4e4d      	ldr	r6, [pc, #308]	@ (80010d8 <GeneralTasks+0x144>)
	       *
	       * if GeneralTasks_TIME = 0.02 seconds, N1_TIME = 0.100 seconds, then N_1 = 5
	       * The following loop is refreshed/executed every N_1 loops
	       *
	       **************************************************************/
		   if((taskSleepCount % N1_ticks) == 0)
 8000fa4:	4d4d      	ldr	r5, [pc, #308]	@ (80010dc <GeneralTasks+0x148>)
	        *
	        * if GeneralTasks_TIME = 0.02 seconds, N2_TIME = 0.200 seconds, then N_2 = 10
	        * The following loop is refreshed/executed every N_2 loops
	        *
	        **************************************************************/
		    if((taskSleepCount % N2_ticks) == 0)
 8000fa6:	f8df 914c 	ldr.w	r9, [pc, #332]	@ 80010f4 <GeneralTasks+0x160>
	         *
	         * if GeneralTasks_TIME = 0.02 seconds, N3_TIME = 0.500 seconds, then N_3 = 25
	         * The following loop is refreshed/executed every N_3 loops
	         *
	         **************************************************************/
		    if((taskSleepCount % N3_ticks) == 0)
 8000faa:	f8df 814c 	ldr.w	r8, [pc, #332]	@ 80010f8 <GeneralTasks+0x164>
	updateConnectionStatus(false,0);
 8000fae:	2100      	movs	r1, #0
	priority = osThreadGetPriority(NULL);
 8000fb0:	4602      	mov	r2, r0
	updateConnectionStatus(false,0);
 8000fb2:	4608      	mov	r0, r1
	priority = osThreadGetPriority(NULL);
 8000fb4:	801a      	strh	r2, [r3, #0]
	updateConnectionStatus(false,0);
 8000fb6:	f7ff ffd7 	bl	8000f68 <updateConnectionStatus>
	timeOutStart();
 8000fba:	f7ff ff99 	bl	8000ef0 <timeOutStart>
		osDelay(GeneralTask_TIME);
 8000fbe:	2014      	movs	r0, #20
 8000fc0:	f004 fc80 	bl	80058c4 <osDelay>
	if(*ptr_drive_POWER_ON == true)
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	781c      	ldrb	r4, [r3, #0]
 8000fc8:	b364      	cbz	r4, 8001024 <GeneralTasks+0x90>
			if(ledIndicatorStatus == 0)
 8000fca:	7833      	ldrb	r3, [r6, #0]
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d063      	beq.n	8001098 <GeneralTasks+0x104>
			CHECK_MOTOR_STATUS();
 8000fd0:	f000 f8ea 	bl	80011a8 <CHECK_MOTOR_STATUS>
			refreshThrottleStatus();
 8000fd4:	f7ff fee0 	bl	8000d98 <refreshThrottleStatus>
			lightSensorStateChange();
 8000fd8:	f7ff ff72 	bl	8000ec0 <lightSensorStateChange>
			get_ThrottleInformation();
 8000fdc:	f7ff fefc 	bl	8000dd8 <get_ThrottleInformation>
			motor_speed();
 8000fe0:	f7ff ff1a 	bl	8000e18 <motor_speed>
			motor_rms_current();
 8000fe4:	f7ff ff20 	bl	8000e28 <motor_rms_current>
		   if((taskSleepCount % N1_ticks) == 0)
 8000fe8:	882b      	ldrh	r3, [r5, #0]
		    if((taskSleepCount % N2_ticks) == 0)
 8000fea:	f899 1000 	ldrb.w	r1, [r9]
 8000fee:	fbb3 f2f1 	udiv	r2, r3, r1
 8000ff2:	fb01 3212 	mls	r2, r1, r2, r3
 8000ff6:	2a00      	cmp	r2, #0
 8000ff8:	d03b      	beq.n	8001072 <GeneralTasks+0xde>
		    if((taskSleepCount % N3_ticks) == 0)
 8000ffa:	f898 2000 	ldrb.w	r2, [r8]
 8000ffe:	fbb3 f1f2 	udiv	r1, r3, r2
 8001002:	fb02 3311 	mls	r3, r2, r1, r3
 8001006:	b38b      	cbz	r3, 800106c <GeneralTasks+0xd8>
		        /*Connection lost?*/
				checkConnectionStatus();
		    }


			if( ((*software_error_report == 0x00) || (*ptr_error_report == 0x00)) )
 8001008:	4b35      	ldr	r3, [pc, #212]	@ (80010e0 <GeneralTasks+0x14c>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	781b      	ldrb	r3, [r3, #0]
 800100e:	b11b      	cbz	r3, 8001018 <GeneralTasks+0x84>
 8001010:	4b34      	ldr	r3, [pc, #208]	@ (80010e4 <GeneralTasks+0x150>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	781b      	ldrb	r3, [r3, #0]
 8001016:	b9e3      	cbnz	r3, 8001052 <GeneralTasks+0xbe>
			{
				throttleSignalInput();
 8001018:	f7ff feb6 	bl	8000d88 <throttleSignalInput>
			error_indicator_off();
			timeOutStop();
			break;
			/*Try to create a new RTOS Task which handles LOW POWER MODE*/
		}
		taskSleepCount++;
 800101c:	882b      	ldrh	r3, [r5, #0]
 800101e:	3301      	adds	r3, #1
 8001020:	802b      	strh	r3, [r5, #0]
		osDelay(GeneralTask_TIME);
 8001022:	e7cc      	b.n	8000fbe <GeneralTasks+0x2a>
			setIQ(0);
 8001024:	4620      	mov	r0, r4
 8001026:	f7ff fea3 	bl	8000d70 <setIQ>
			set_ThrottlePercent(0);
 800102a:	4620      	mov	r0, r4
 800102c:	f7ff fea6 	bl	8000d7c <set_ThrottlePercent>
			throttleSignalInput();
 8001030:	f7ff feaa 	bl	8000d88 <throttleSignalInput>
			driveStop();
 8001034:	f7ff fede 	bl	8000df4 <driveStop>
			ledIndicatorStatus = led_indicator_off();
 8001038:	f7ff ff0a 	bl	8000e50 <led_indicator_off>
 800103c:	7030      	strb	r0, [r6, #0]
			set_tail_light_off();
 800103e:	f7ff feff 	bl	8000e40 <set_tail_light_off>
			error_indicator_off();
 8001042:	f7ff ff0d 	bl	8000e60 <error_indicator_off>
			timeOutStop();
 8001046:	f7ff ff59 	bl	8000efc <timeOutStop>
	}
	/*Shut Down Process Begins*/
	gotoSLEEP();
}
 800104a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	gotoSLEEP();
 800104e:	f7ff be83 	b.w	8000d58 <gotoSLEEP>
				setIQ(0);
 8001052:	2000      	movs	r0, #0
 8001054:	f7ff fe8c 	bl	8000d70 <setIQ>
				set_ThrottlePercent(0);
 8001058:	2000      	movs	r0, #0
 800105a:	f7ff fe8f 	bl	8000d7c <set_ThrottlePercent>
				throttleSignalInput();
 800105e:	f7ff fe93 	bl	8000d88 <throttleSignalInput>
				driveStop();
 8001062:	f7ff fec7 	bl	8000df4 <driveStop>
				error_indicator_on();
 8001066:	f7ff fef9 	bl	8000e5c <error_indicator_on>
 800106a:	e7d7      	b.n	800101c <GeneralTasks+0x88>
				checkConnectionStatus();
 800106c:	f7ff ff86 	bl	8000f7c <checkConnectionStatus>
 8001070:	e7ca      	b.n	8001008 <GeneralTasks+0x74>
		    	tail_light_mode = get_tail_light_mode();
 8001072:	f7ff ff03 	bl	8000e7c <get_tail_light_mode>
 8001076:	4b1c      	ldr	r3, [pc, #112]	@ (80010e8 <GeneralTasks+0x154>)
		    	if(tail_light_mode == ESCOOTER_TOGGLE_TAIL_LIGHT)
 8001078:	2805      	cmp	r0, #5
		    	tail_light_mode = get_tail_light_mode();
 800107a:	4604      	mov	r4, r0
 800107c:	7018      	strb	r0, [r3, #0]
		    	if(tail_light_mode == ESCOOTER_TOGGLE_TAIL_LIGHT)
 800107e:	d00f      	beq.n	80010a0 <GeneralTasks+0x10c>
		    		if(tail_light_mode_old != tail_light_mode)
 8001080:	f8df a068 	ldr.w	sl, [pc, #104]	@ 80010ec <GeneralTasks+0x158>
 8001084:	f89a 3000 	ldrb.w	r3, [sl]
 8001088:	4283      	cmp	r3, r0
 800108a:	d003      	beq.n	8001094 <GeneralTasks+0x100>
		    			if(tail_light_mode == ESCOOTER_TAIL_LIGHT_OFF)
 800108c:	2806      	cmp	r0, #6
 800108e:	d01c      	beq.n	80010ca <GeneralTasks+0x136>
		    			else if(tail_light_mode == ESCOOTER_TAIL_LIGHT_ON)
 8001090:	2808      	cmp	r0, #8
 8001092:	d011      	beq.n	80010b8 <GeneralTasks+0x124>
		    if((taskSleepCount % N3_ticks) == 0)
 8001094:	882b      	ldrh	r3, [r5, #0]
 8001096:	e7b0      	b.n	8000ffa <GeneralTasks+0x66>
				ledIndicatorStatus = led_indicator_on();
 8001098:	f7ff fed4 	bl	8000e44 <led_indicator_on>
 800109c:	7030      	strb	r0, [r6, #0]
 800109e:	e797      	b.n	8000fd0 <GeneralTasks+0x3c>
		    		tail_light_status_old = toggle_tail_light(tail_light_status_old);
 80010a0:	f8df a04c 	ldr.w	sl, [pc, #76]	@ 80010f0 <GeneralTasks+0x15c>
 80010a4:	f89a 0000 	ldrb.w	r0, [sl]
 80010a8:	f7ff ff00 	bl	8000eac <toggle_tail_light>
		    		tail_light_mode_old = ESCOOTER_TOGGLE_TAIL_LIGHT;
 80010ac:	4b0f      	ldr	r3, [pc, #60]	@ (80010ec <GeneralTasks+0x158>)
		    		tail_light_status_old = toggle_tail_light(tail_light_status_old);
 80010ae:	f88a 0000 	strb.w	r0, [sl]
		    		tail_light_mode_old = ESCOOTER_TOGGLE_TAIL_LIGHT;
 80010b2:	701c      	strb	r4, [r3, #0]
		    if((taskSleepCount % N3_ticks) == 0)
 80010b4:	882b      	ldrh	r3, [r5, #0]
 80010b6:	e7a0      	b.n	8000ffa <GeneralTasks+0x66>
		    				set_tail_light_on();
 80010b8:	f7ff fec0 	bl	8000e3c <set_tail_light_on>
		    				tail_light_status_old = get_tail_light_status(); // either: 1 = ON   or 0 = OFF CAUTION: THIS PARAMETER IS CONTROLLED BY UART
 80010bc:	f7ff fed8 	bl	8000e70 <get_tail_light_status>
 80010c0:	4b0b      	ldr	r3, [pc, #44]	@ (80010f0 <GeneralTasks+0x15c>)
		    				tail_light_mode_old = ESCOOTER_TAIL_LIGHT_ON;
 80010c2:	f88a 4000 	strb.w	r4, [sl]
		    				tail_light_status_old = get_tail_light_status(); // either: 1 = ON   or 0 = OFF CAUTION: THIS PARAMETER IS CONTROLLED BY UART
 80010c6:	7018      	strb	r0, [r3, #0]
 80010c8:	e7e4      	b.n	8001094 <GeneralTasks+0x100>
		    				set_tail_light_off();
 80010ca:	f7ff feb9 	bl	8000e40 <set_tail_light_off>
		    				tail_light_status_old = get_tail_light_status(); // either: 1 = ON   or 0 = OFF CAUTION: THIS PARAMETER IS CONTROLLED BY UART
 80010ce:	e7f5      	b.n	80010bc <GeneralTasks+0x128>
 80010d0:	20000634 	.word	0x20000634
 80010d4:	20000628 	.word	0x20000628
 80010d8:	2000062c 	.word	0x2000062c
 80010dc:	2000062e 	.word	0x2000062e
 80010e0:	20000620 	.word	0x20000620
 80010e4:	20000624 	.word	0x20000624
 80010e8:	20000004 	.word	0x20000004
 80010ec:	20000003 	.word	0x20000003
 80010f0:	20000630 	.word	0x20000630
 80010f4:	20000632 	.word	0x20000632
 80010f8:	20000631 	.word	0x20000631

080010fc <go_powerOnRegister>:
	ptr_drive_POWER_ON = ptrpowerOn;
 80010fc:	4b01      	ldr	r3, [pc, #4]	@ (8001104 <go_powerOnRegister+0x8>)
 80010fe:	6018      	str	r0, [r3, #0]
}
 8001100:	4770      	bx	lr
 8001102:	bf00      	nop
 8001104:	20000628 	.word	0x20000628

08001108 <go_errorReportRegister>:
	ptr_error_report = report;
 8001108:	4b01      	ldr	r3, [pc, #4]	@ (8001110 <go_errorReportRegister+0x8>)
 800110a:	6018      	str	r0, [r3, #0]
}
 800110c:	4770      	bx	lr
 800110e:	bf00      	nop
 8001110:	20000624 	.word	0x20000624

08001114 <software_errorReportRegister>:
	software_error_report = fault;
 8001114:	4b01      	ldr	r3, [pc, #4]	@ (800111c <software_errorReportRegister+0x8>)
 8001116:	6018      	str	r0, [r3, #0]
}
 8001118:	4770      	bx	lr
 800111a:	bf00      	nop
 800111c:	20000620 	.word	0x20000620

08001120 <GoInit>:
{
 8001120:	b510      	push	{r4, lr}
	osThreadDef(drive, GeneralTasks,osPriorityBelowNormal,0,128);
 8001122:	4c16      	ldr	r4, [pc, #88]	@ (800117c <GoInit+0x5c>)
{
 8001124:	b088      	sub	sp, #32
	powerModeInit();
 8001126:	f7ff fe09 	bl	8000d3c <powerModeInit>
	ERROR_REPORT_INIT();
 800112a:	f000 f831 	bl	8001190 <ERROR_REPORT_INIT>
	SOFTWARE_ERROR_REPORT_INIT();
 800112e:	f000 f835 	bl	800119c <SOFTWARE_ERROR_REPORT_INIT>
	brake_and_throttle_init();
 8001132:	f7ff fe15 	bl	8000d60 <brake_and_throttle_init>
	motor_param_init();
 8001136:	f7ff fe65 	bl	8000e04 <motor_param_init>
	set_tail_light_off();
 800113a:	f7ff fe81 	bl	8000e40 <set_tail_light_off>
	UDHAL_TIMEOUT_init();
 800113e:	f008 fc7f 	bl	8009a40 <UDHAL_TIMEOUT_init>
	osThreadDef(drive, GeneralTasks,osPriorityBelowNormal,0,128);
 8001142:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001144:	f10d 0c04 	add.w	ip, sp, #4
 8001148:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800114c:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001150:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
	driveHandle = osThreadCreate(osThread(drive), NULL);
 8001154:	2100      	movs	r1, #0
 8001156:	a801      	add	r0, sp, #4
 8001158:	f004 fb72 	bl	8005840 <osThreadCreate>
	N1_ticks = N1_TIME / GeneralTask_TIME;
 800115c:	4908      	ldr	r1, [pc, #32]	@ (8001180 <GoInit+0x60>)
	N2_ticks = N2_TIME / GeneralTask_TIME;
 800115e:	4a09      	ldr	r2, [pc, #36]	@ (8001184 <GoInit+0x64>)
	driveHandle = osThreadCreate(osThread(drive), NULL);
 8001160:	4c09      	ldr	r4, [pc, #36]	@ (8001188 <GoInit+0x68>)
	N3_ticks = N3_TIME / GeneralTask_TIME;
 8001162:	4b0a      	ldr	r3, [pc, #40]	@ (800118c <GoInit+0x6c>)
	driveHandle = osThreadCreate(osThread(drive), NULL);
 8001164:	6020      	str	r0, [r4, #0]
	N1_ticks = N1_TIME / GeneralTask_TIME;
 8001166:	f04f 0c05 	mov.w	ip, #5
 800116a:	f881 c000 	strb.w	ip, [r1]
	N2_ticks = N2_TIME / GeneralTask_TIME;
 800116e:	210a      	movs	r1, #10
 8001170:	7011      	strb	r1, [r2, #0]
	N3_ticks = N3_TIME / GeneralTask_TIME;
 8001172:	220f      	movs	r2, #15
 8001174:	701a      	strb	r2, [r3, #0]
}
 8001176:	b008      	add	sp, #32
 8001178:	bd10      	pop	{r4, pc}
 800117a:	bf00      	nop
 800117c:	08009cc0 	.word	0x08009cc0
 8001180:	20000633 	.word	0x20000633
 8001184:	20000632 	.word	0x20000632
 8001188:	20000638 	.word	0x20000638
 800118c:	20000631 	.word	0x20000631

08001190 <ERROR_REPORT_INIT>:
uint8_t ERROR_CODE = SYSTEM_NORMAL;
uint8_t SOFTWARE_ERROR = SOFTWARE_OK;

void ERROR_REPORT_INIT()
{
	go_errorReportRegister(&ERROR_OCCURRED);
 8001190:	4801      	ldr	r0, [pc, #4]	@ (8001198 <ERROR_REPORT_INIT+0x8>)
 8001192:	f7ff bfb9 	b.w	8001108 <go_errorReportRegister>
 8001196:	bf00      	nop
 8001198:	2000063e 	.word	0x2000063e

0800119c <SOFTWARE_ERROR_REPORT_INIT>:
}

void SOFTWARE_ERROR_REPORT_INIT()
{
	software_errorReportRegister(&SOFTWARE_ERROR);
 800119c:	4801      	ldr	r0, [pc, #4]	@ (80011a4 <SOFTWARE_ERROR_REPORT_INIT+0x8>)
 800119e:	f7ff bfb9 	b.w	8001114 <software_errorReportRegister>
 80011a2:	bf00      	nop
 80011a4:	2000063c 	.word	0x2000063c

080011a8 <CHECK_MOTOR_STATUS>:
 * @param   None
 *
 * @return  None
 */
void CHECK_MOTOR_STATUS()
{
 80011a8:	b508      	push	{r3, lr}
     uint16_t status = MC_GetOccurredFaultsMotor1();
 80011aa:	f000 fa83 	bl	80016b4 <MC_GetOccurredFaultsMotor1>
     SEND_MOTOR_ERROR_REPORT(status);
}

void SEND_MOTOR_ERROR_REPORT(uint16_t error_code)
{
    ERROR_OCCURRED = (uint8_t)error_code;
 80011ae:	4b01      	ldr	r3, [pc, #4]	@ (80011b4 <CHECK_MOTOR_STATUS+0xc>)
 80011b0:	7018      	strb	r0, [r3, #0]
}
 80011b2:	bd08      	pop	{r3, pc}
 80011b4:	2000063e 	.word	0x2000063e

080011b8 <SEND_SOFTWARE_ERROR_REPORT>:
}

void SEND_SOFTWARE_ERROR_REPORT(uint8_t fault)
{
	SOFTWARE_ERROR = fault;
 80011b8:	4b01      	ldr	r3, [pc, #4]	@ (80011c0 <SEND_SOFTWARE_ERROR_REPORT+0x8>)
 80011ba:	7018      	strb	r0, [r3, #0]
}
 80011bc:	4770      	bx	lr
 80011be:	bf00      	nop
 80011c0:	2000063c 	.word	0x2000063c

080011c4 <GET_MOTOR_ERROR_REPORT>:

uint8_t GET_MOTOR_ERROR_REPORT()
{
	if(ERROR_OCCURRED == MC_NO_ERROR)
 80011c4:	4b0a      	ldr	r3, [pc, #40]	@ (80011f0 <GET_MOTOR_ERROR_REPORT+0x2c>)
 80011c6:	7818      	ldrb	r0, [r3, #0]
	{
		ERROR_CODE = SYSTEM_NORMAL;
 80011c8:	4b0a      	ldr	r3, [pc, #40]	@ (80011f4 <GET_MOTOR_ERROR_REPORT+0x30>)
	if(ERROR_OCCURRED == MC_NO_ERROR)
 80011ca:	b140      	cbz	r0, 80011de <GET_MOTOR_ERROR_REPORT+0x1a>
	}
	else if(ERROR_OCCURRED == MC_SPEED_FDBK)
 80011cc:	2820      	cmp	r0, #32
 80011ce:	d008      	beq.n	80011e2 <GET_MOTOR_ERROR_REPORT+0x1e>
	{
		ERROR_CODE = HALL_SENSOR_ERROR_CODE;
	}
	else if(ERROR_OCCURRED == MC_UNDER_VOLT)
 80011d0:	2804      	cmp	r0, #4
 80011d2:	d009      	beq.n	80011e8 <GET_MOTOR_ERROR_REPORT+0x24>
	{
		ERROR_CODE = ABNORMAL_CURRENT;
	}
	else if(ERROR_OCCURRED == MC_OVER_TEMP)
 80011d4:	2808      	cmp	r0, #8
 80011d6:	d001      	beq.n	80011dc <GET_MOTOR_ERROR_REPORT+0x18>
	{
		ERROR_CODE  = BATTERY_TEMP_ERROR_CODE;
	}
	return ERROR_CODE;
 80011d8:	7818      	ldrb	r0, [r3, #0]
 80011da:	4770      	bx	lr
		ERROR_CODE  = BATTERY_TEMP_ERROR_CODE;
 80011dc:	201a      	movs	r0, #26
 80011de:	7018      	strb	r0, [r3, #0]
}
 80011e0:	4770      	bx	lr
		ERROR_CODE = HALL_SENSOR_ERROR_CODE;
 80011e2:	203a      	movs	r0, #58	@ 0x3a
 80011e4:	7018      	strb	r0, [r3, #0]
 80011e6:	4770      	bx	lr
		ERROR_CODE = ABNORMAL_CURRENT;
 80011e8:	202a      	movs	r0, #42	@ 0x2a
 80011ea:	7018      	strb	r0, [r3, #0]
 80011ec:	4770      	bx	lr
 80011ee:	bf00      	nop
 80011f0:	2000063e 	.word	0x2000063e
 80011f4:	2000063d 	.word	0x2000063d

080011f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80011f8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001230 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80011fc:	480d      	ldr	r0, [pc, #52]	@ (8001234 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80011fe:	490e      	ldr	r1, [pc, #56]	@ (8001238 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001200:	4a0e      	ldr	r2, [pc, #56]	@ (800123c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001202:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001204:	e002      	b.n	800120c <LoopCopyDataInit>

08001206 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001206:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001208:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800120a:	3304      	adds	r3, #4

0800120c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800120c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800120e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001210:	d3f9      	bcc.n	8001206 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001212:	4a0b      	ldr	r2, [pc, #44]	@ (8001240 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001214:	4c0b      	ldr	r4, [pc, #44]	@ (8001244 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001216:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001218:	e001      	b.n	800121e <LoopFillZerobss>

0800121a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800121a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800121c:	3204      	adds	r2, #4

0800121e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800121e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001220:	d3fb      	bcc.n	800121a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001222:	f002 fc0f 	bl	8003a44 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001226:	f008 fcb5 	bl	8009b94 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800122a:	f000 f82d 	bl	8001288 <main>
  bx  lr    
 800122e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001230:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001234:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001238:	200005d8 	.word	0x200005d8
  ldr r2, =_sidata
 800123c:	08009fc4 	.word	0x08009fc4
  ldr r2, =_sbss
 8001240:	200005d8 	.word	0x200005d8
  ldr r4, =_ebss
 8001244:	200054ec 	.word	0x200054ec

08001248 <BusFault_Handler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001248:	e7fe      	b.n	8001248 <BusFault_Handler>
	...

0800124c <vApplicationGetIdleTaskMemory>:
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800124c:	4b04      	ldr	r3, [pc, #16]	@ (8001260 <vApplicationGetIdleTaskMemory+0x14>)
 800124e:	6003      	str	r3, [r0, #0]
{
 8001250:	b410      	push	{r4}
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001252:	2380      	movs	r3, #128	@ 0x80
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001254:	4c03      	ldr	r4, [pc, #12]	@ (8001264 <vApplicationGetIdleTaskMemory+0x18>)
 8001256:	600c      	str	r4, [r1, #0]
  /* place for user code */
}
 8001258:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800125c:	6013      	str	r3, [r2, #0]
}
 800125e:	4770      	bx	lr
 8001260:	20000ce0 	.word	0x20000ce0
 8001264:	20000ae0 	.word	0x20000ae0

08001268 <vApplicationGetTimerTaskMemory>:
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 8001268:	4b05      	ldr	r3, [pc, #20]	@ (8001280 <vApplicationGetTimerTaskMemory+0x18>)
 800126a:	6003      	str	r3, [r0, #0]
{
 800126c:	b410      	push	{r4}
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 800126e:	f44f 7380 	mov.w	r3, #256	@ 0x100
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 8001272:	4c04      	ldr	r4, [pc, #16]	@ (8001284 <vApplicationGetTimerTaskMemory+0x1c>)
 8001274:	600c      	str	r4, [r1, #0]
  /* place for user code */
}
 8001276:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 800127a:	6013      	str	r3, [r2, #0]
}
 800127c:	4770      	bx	lr
 800127e:	bf00      	nop
 8001280:	20000a40 	.word	0x20000a40
 8001284:	20000640 	.word	0x20000640

08001288 <main>:
extern void StartSafetyTask(void const * argument);

static void MX_NVIC_Init(void);

int main(void)
{
 8001288:	e92d 4880 	stmdb	sp!, {r7, fp, lr}

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_InjectionConfTypeDef sConfigInjected = {0};
 800128c:	2620      	movs	r6, #32
{
 800128e:	b097      	sub	sp, #92	@ 0x5c

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001290:	4c9e      	ldr	r4, [pc, #632]	@ (800150c <main+0x284>)
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  hadc1.Init.ScanConvMode = ENABLE;
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001292:	f8df 828c 	ldr.w	r8, [pc, #652]	@ 8001520 <main+0x298>
  HAL_Init();
 8001296:	f002 fbdf 	bl	8003a58 <HAL_Init>
  SystemClock();
 800129a:	f008 fb59 	bl	8009950 <SystemClock>
  GPIO_Init();
 800129e:	f008 f9ef 	bl	8009680 <GPIO_Init>
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 80012a2:	4632      	mov	r2, r6
 80012a4:	2100      	movs	r1, #0
 80012a6:	a80e      	add	r0, sp, #56	@ 0x38
 80012a8:	f008 fc16 	bl	8009ad8 <memset>
  ADC_ChannelConfTypeDef sConfig = {0};
 80012ac:	2300      	movs	r3, #0
 80012ae:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80012b2:	e9cd 3309 	strd	r3, r3, [sp, #36]	@ 0x24
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80012b6:	60a3      	str	r3, [r4, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80012b8:	7623      	strb	r3, [r4, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012ba:	f884 3020 	strb.w	r3, [r4, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80012be:	62e3      	str	r3, [r4, #44]	@ 0x2c
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
  hadc1.Init.NbrOfConversion = 1;
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80012c0:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
  hadc1.Instance = ADC1;
 80012c4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
  hadc1.Init.ScanConvMode = ENABLE;
 80012c8:	2501      	movs	r5, #1
  hadc1.Instance = ADC1;
 80012ca:	f503 3390 	add.w	r3, r3, #73728	@ 0x12000
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80012ce:	f44f 3980 	mov.w	r9, #65536	@ 0x10000
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 80012d2:	f44f 6700 	mov.w	r7, #2048	@ 0x800
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012d6:	4620      	mov	r0, r4
  hadc1.Init.ScanConvMode = ENABLE;
 80012d8:	6125      	str	r5, [r4, #16]
  hadc1.Init.NbrOfConversion = 1;
 80012da:	61e5      	str	r5, [r4, #28]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80012dc:	6165      	str	r5, [r4, #20]
  hadc1.Instance = ADC1;
 80012de:	6023      	str	r3, [r4, #0]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012e0:	f8c4 8028 	str.w	r8, [r4, #40]	@ 0x28
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80012e4:	f8c4 9004 	str.w	r9, [r4, #4]
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 80012e8:	60e7      	str	r7, [r4, #12]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012ea:	f002 fbe1 	bl	8003ab0 <HAL_ADC_Init>
 80012ee:	b108      	cbz	r0, 80012f4 <main+0x6c>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012f0:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012f2:	e7fe      	b.n	80012f2 <main+0x6a>
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_3CYCLES;
 80012f4:	9010      	str	r0, [sp, #64]	@ 0x40
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJECCONV_T1_CC4;
 80012f6:	9014      	str	r0, [sp, #80]	@ 0x50
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 80012f8:	f8ad 004c 	strh.w	r0, [sp, #76]	@ 0x4c
  sConfigInjected.InjectedOffset = 0;
 80012fc:	9011      	str	r0, [sp, #68]	@ 0x44
  sConfigInjected.InjectedChannel = ADC_CHANNEL_7;
 80012fe:	2307      	movs	r3, #7
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONVEDGE_RISING;
 8001300:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001304:	a90e      	add	r1, sp, #56	@ 0x38
 8001306:	4620      	mov	r0, r4
  sConfigInjected.InjectedRank = 1;
 8001308:	950f      	str	r5, [sp, #60]	@ 0x3c
  sConfigInjected.InjectedNbrOfConversion = 1;
 800130a:	9512      	str	r5, [sp, #72]	@ 0x48
  sConfigInjected.InjectedChannel = ADC_CHANNEL_7;
 800130c:	930e      	str	r3, [sp, #56]	@ 0x38
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONVEDGE_RISING;
 800130e:	f8cd a054 	str.w	sl, [sp, #84]	@ 0x54
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001312:	f002 fd2f 	bl	8003d74 <HAL_ADCEx_InjectedConfigChannel>
 8001316:	b108      	cbz	r0, 800131c <main+0x94>
 8001318:	b672      	cpsid	i
  while (1)
 800131a:	e7fe      	b.n	800131a <main+0x92>
  sConfig.Rank = 1;
 800131c:	e9cd 5008 	strd	r5, r0, [sp, #32]
  sConfig.Channel = ADC_CHANNEL_3;
 8001320:	f04f 0b03 	mov.w	fp, #3
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001324:	a907      	add	r1, sp, #28
 8001326:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_3;
 8001328:	f8cd b01c 	str.w	fp, [sp, #28]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800132c:	f002 fc6c 	bl	8003c08 <HAL_ADC_ConfigChannel>
 8001330:	b108      	cbz	r0, 8001336 <main+0xae>
 8001332:	b672      	cpsid	i
  while (1)
 8001334:	e7fe      	b.n	8001334 <main+0xac>
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001336:	9009      	str	r0, [sp, #36]	@ 0x24
  sConfig.Rank = 2;
 8001338:	f04f 0e08 	mov.w	lr, #8
 800133c:	2302      	movs	r3, #2
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800133e:	a907      	add	r1, sp, #28
 8001340:	4620      	mov	r0, r4
  sConfig.Rank = 2;
 8001342:	e9cd e307 	strd	lr, r3, [sp, #28]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001346:	f002 fc5f 	bl	8003c08 <HAL_ADC_ConfigChannel>
 800134a:	b108      	cbz	r0, 8001350 <main+0xc8>
 800134c:	b672      	cpsid	i
  while (1)
 800134e:	e7fe      	b.n	800134e <main+0xc6>
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001350:	e9cd b008 	strd	fp, r0, [sp, #32]
  sConfig.Channel = ADC_CHANNEL_12;
 8001354:	230c      	movs	r3, #12
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001356:	a907      	add	r1, sp, #28
 8001358:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_12;
 800135a:	9307      	str	r3, [sp, #28]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800135c:	f002 fc54 	bl	8003c08 <HAL_ADC_ConfigChannel>
 8001360:	b108      	cbz	r0, 8001366 <main+0xde>
 8001362:	b672      	cpsid	i
  while (1)
 8001364:	e7fe      	b.n	8001364 <main+0xdc>
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001366:	9009      	str	r0, [sp, #36]	@ 0x24
  sConfig.Rank = 4;
 8001368:	f04f 0c0a 	mov.w	ip, #10
 800136c:	2304      	movs	r3, #4
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800136e:	4620      	mov	r0, r4
 8001370:	a907      	add	r1, sp, #28
  sConfig.Rank = 4;
 8001372:	e9cd c307 	strd	ip, r3, [sp, #28]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001376:	f002 fc47 	bl	8003c08 <HAL_ADC_ConfigChannel>
 800137a:	4683      	mov	fp, r0
 800137c:	b108      	cbz	r0, 8001382 <main+0xfa>
 800137e:	b672      	cpsid	i
  while (1)
 8001380:	e7fe      	b.n	8001380 <main+0xf8>
  hadc2.Instance = ADC2;
 8001382:	4c63      	ldr	r4, [pc, #396]	@ (8001510 <main+0x288>)
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8001384:	4601      	mov	r1, r0
 8001386:	4632      	mov	r2, r6
 8001388:	a80e      	add	r0, sp, #56	@ 0x38
 800138a:	f008 fba5 	bl	8009ad8 <memset>
  hadc2.Instance = ADC2;
 800138e:	4b61      	ldr	r3, [pc, #388]	@ (8001514 <main+0x28c>)
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001390:	f8c4 9004 	str.w	r9, [r4, #4]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001394:	4620      	mov	r0, r4
  ADC_ChannelConfTypeDef sConfig = {0};
 8001396:	e9cd bb07 	strd	fp, fp, [sp, #28]
 800139a:	e9cd bb09 	strd	fp, fp, [sp, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800139e:	f8c4 8028 	str.w	r8, [r4, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_LEFT;
 80013a2:	60e7      	str	r7, [r4, #12]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80013a4:	f8c4 b008 	str.w	fp, [r4, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 80013a8:	6125      	str	r5, [r4, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80013aa:	f884 b018 	strb.w	fp, [r4, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80013ae:	f884 b020 	strb.w	fp, [r4, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80013b2:	f8c4 b02c 	str.w	fp, [r4, #44]	@ 0x2c
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80013b6:	f884 b030 	strb.w	fp, [r4, #48]	@ 0x30
  hadc2.Init.NbrOfConversion = 1;
 80013ba:	61e5      	str	r5, [r4, #28]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80013bc:	6165      	str	r5, [r4, #20]
  hadc2.Instance = ADC2;
 80013be:	6023      	str	r3, [r4, #0]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80013c0:	f002 fb76 	bl	8003ab0 <HAL_ADC_Init>
 80013c4:	b108      	cbz	r0, 80013ca <main+0x142>
 80013c6:	b672      	cpsid	i
  while (1)
 80013c8:	e7fe      	b.n	80013c8 <main+0x140>
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_3CYCLES;
 80013ca:	9010      	str	r0, [sp, #64]	@ 0x40
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJECCONV_T1_CC4;
 80013cc:	9014      	str	r0, [sp, #80]	@ 0x50
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 80013ce:	f8ad 004c 	strh.w	r0, [sp, #76]	@ 0x4c
  sConfigInjected.InjectedOffset = 0;
 80013d2:	9011      	str	r0, [sp, #68]	@ 0x44
  sConfigInjected.InjectedChannel = ADC_CHANNEL_14;
 80013d4:	270e      	movs	r7, #14
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 80013d6:	a90e      	add	r1, sp, #56	@ 0x38
 80013d8:	4620      	mov	r0, r4
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONVEDGE_RISING;
 80013da:	f8cd a054 	str.w	sl, [sp, #84]	@ 0x54
  sConfigInjected.InjectedRank = 1;
 80013de:	950f      	str	r5, [sp, #60]	@ 0x3c
  sConfigInjected.InjectedNbrOfConversion = 1;
 80013e0:	9512      	str	r5, [sp, #72]	@ 0x48
  sConfigInjected.InjectedChannel = ADC_CHANNEL_14;
 80013e2:	970e      	str	r7, [sp, #56]	@ 0x38
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 80013e4:	f002 fcc6 	bl	8003d74 <HAL_ADCEx_InjectedConfigChannel>
 80013e8:	b108      	cbz	r0, 80013ee <main+0x166>
 80013ea:	b672      	cpsid	i
  while (1)
 80013ec:	e7fe      	b.n	80013ec <main+0x164>
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80013ee:	9009      	str	r0, [sp, #36]	@ 0x24
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80013f0:	a907      	add	r1, sp, #28
 80013f2:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_14;
 80013f4:	9707      	str	r7, [sp, #28]
  sConfig.Rank = 1;
 80013f6:	9508      	str	r5, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80013f8:	f002 fc06 	bl	8003c08 <HAL_ADC_ConfigChannel>
 80013fc:	4604      	mov	r4, r0
 80013fe:	b108      	cbz	r0, 8001404 <main+0x17c>
 8001400:	b672      	cpsid	i
  while (1)
 8001402:	e7fe      	b.n	8001402 <main+0x17a>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001404:	e9cd 0007 	strd	r0, r0, [sp, #28]
 8001408:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
 800140c:	e9cd 000b 	strd	r0, r0, [sp, #44]	@ 0x2c
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001410:	e9cd 0003 	strd	r0, r0, [sp, #12]
 8001414:	e9cd 0005 	strd	r0, r0, [sp, #20]
 8001418:	9002      	str	r0, [sp, #8]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800141a:	9000      	str	r0, [sp, #0]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800141c:	900d      	str	r0, [sp, #52]	@ 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800141e:	9001      	str	r0, [sp, #4]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001420:	4601      	mov	r1, r0
 8001422:	4632      	mov	r2, r6
 8001424:	a80e      	add	r0, sp, #56	@ 0x38
 8001426:	f008 fb57 	bl	8009ad8 <memset>
  htim1.Instance = TIM1;
 800142a:	483b      	ldr	r0, [pc, #236]	@ (8001518 <main+0x290>)
 800142c:	4b3b      	ldr	r3, [pc, #236]	@ (800151c <main+0x294>)
 800142e:	6003      	str	r3, [r0, #0]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8001430:	f241 57f9 	movw	r7, #5625	@ 0x15f9
 8001434:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001438:	e9c0 7303 	strd	r7, r3, [r0, #12]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 800143c:	6086      	str	r6, [r0, #8]
  htim1.Init.RepetitionCounter = (REP_COUNTER);
 800143e:	6145      	str	r5, [r0, #20]
  htim1.Init.Prescaler = ((TIM_CLOCK_DIVIDER) - 1);
 8001440:	6044      	str	r4, [r0, #4]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001442:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001444:	f003 fb4c 	bl	8004ae0 <HAL_TIM_Base_Init>
 8001448:	b108      	cbz	r0, 800144e <main+0x1c6>
 800144a:	b672      	cpsid	i
  while (1)
 800144c:	e7fe      	b.n	800144c <main+0x1c4>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800144e:	4832      	ldr	r0, [pc, #200]	@ (8001518 <main+0x290>)
 8001450:	f003 fc12 	bl	8004c78 <HAL_TIM_PWM_Init>
 8001454:	b108      	cbz	r0, 800145a <main+0x1d2>
 8001456:	b672      	cpsid	i
  while (1)
 8001458:	e7fe      	b.n	8001458 <main+0x1d0>
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 800145a:	2506      	movs	r5, #6
 800145c:	2310      	movs	r3, #16
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 800145e:	482e      	ldr	r0, [pc, #184]	@ (8001518 <main+0x290>)
 8001460:	a902      	add	r1, sp, #8
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 8001462:	e9cd 5302 	strd	r5, r3, [sp, #8]
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8001466:	f003 fe45 	bl	80050f4 <HAL_TIM_SlaveConfigSynchro>
 800146a:	b108      	cbz	r0, 8001470 <main+0x1e8>
 800146c:	b672      	cpsid	i
  while (1)
 800146e:	e7fe      	b.n	800146e <main+0x1e6>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001470:	9001      	str	r0, [sp, #4]
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001472:	2320      	movs	r3, #32
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001474:	4828      	ldr	r0, [pc, #160]	@ (8001518 <main+0x290>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001476:	9300      	str	r3, [sp, #0]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001478:	4669      	mov	r1, sp
 800147a:	f004 f8c1 	bl	8005600 <HAL_TIMEx_MasterConfigSynchronization>
 800147e:	4602      	mov	r2, r0
 8001480:	b108      	cbz	r0, 8001486 <main+0x1fe>
 8001482:	b672      	cpsid	i
  while (1)
 8001484:	e7fe      	b.n	8001484 <main+0x1fc>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001486:	2360      	movs	r3, #96	@ 0x60
  sConfigOC.Pulse = 0;
 8001488:	e9cd 3007 	strd	r3, r0, [sp, #28]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800148c:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001490:	e9cd 000b 	strd	r0, r0, [sp, #44]	@ 0x2c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001494:	900d      	str	r0, [sp, #52]	@ 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001496:	a907      	add	r1, sp, #28
 8001498:	481f      	ldr	r0, [pc, #124]	@ (8001518 <main+0x290>)
 800149a:	f003 fc7d 	bl	8004d98 <HAL_TIM_PWM_ConfigChannel>
 800149e:	b108      	cbz	r0, 80014a4 <main+0x21c>
 80014a0:	b672      	cpsid	i
  while (1)
 80014a2:	e7fe      	b.n	80014a2 <main+0x21a>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80014a4:	481c      	ldr	r0, [pc, #112]	@ (8001518 <main+0x290>)
 80014a6:	2204      	movs	r2, #4
 80014a8:	a907      	add	r1, sp, #28
 80014aa:	f003 fc75 	bl	8004d98 <HAL_TIM_PWM_ConfigChannel>
 80014ae:	b108      	cbz	r0, 80014b4 <main+0x22c>
 80014b0:	b672      	cpsid	i
  while (1)
 80014b2:	e7fe      	b.n	80014b2 <main+0x22a>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80014b4:	4818      	ldr	r0, [pc, #96]	@ (8001518 <main+0x290>)
 80014b6:	2208      	movs	r2, #8
 80014b8:	a907      	add	r1, sp, #28
 80014ba:	f003 fc6d 	bl	8004d98 <HAL_TIM_PWM_ConfigChannel>
 80014be:	b108      	cbz	r0, 80014c4 <main+0x23c>
 80014c0:	b672      	cpsid	i
  while (1)
 80014c2:	e7fe      	b.n	80014c2 <main+0x23a>
  sConfigOC.Pulse = (((PWM_PERIOD_CYCLES) / 2) - (HTMIN));
 80014c4:	2270      	movs	r2, #112	@ 0x70
 80014c6:	f241 53f8 	movw	r3, #5624	@ 0x15f8
 80014ca:	e9cd 2307 	strd	r2, r3, [sp, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80014ce:	4812      	ldr	r0, [pc, #72]	@ (8001518 <main+0x290>)
 80014d0:	220c      	movs	r2, #12
 80014d2:	a907      	add	r1, sp, #28
 80014d4:	f003 fc60 	bl	8004d98 <HAL_TIM_PWM_ConfigChannel>
 80014d8:	b108      	cbz	r0, 80014de <main+0x256>
 80014da:	b672      	cpsid	i
  while (1)
 80014dc:	e7fe      	b.n	80014dc <main+0x254>
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 80014de:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80014e2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80014e6:	e9cd 120e 	strd	r1, r2, [sp, #56]	@ 0x38
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_LOW;
 80014ea:	e9cd 0012 	strd	r0, r0, [sp, #72]	@ 0x48
  sBreakDeadTimeConfig.DeadTime = ((DEAD_TIME_COUNTS) / 2);
 80014ee:	f44f 7480 	mov.w	r4, #256	@ 0x100
 80014f2:	2248      	movs	r2, #72	@ 0x48
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80014f4:	9015      	str	r0, [sp, #84]	@ 0x54
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80014f6:	a90e      	add	r1, sp, #56	@ 0x38
 80014f8:	4807      	ldr	r0, [pc, #28]	@ (8001518 <main+0x290>)
  sBreakDeadTimeConfig.DeadTime = ((DEAD_TIME_COUNTS) / 2);
 80014fa:	e9cd 4210 	strd	r4, r2, [sp, #64]	@ 0x40
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80014fe:	f004 f8bf 	bl	8005680 <HAL_TIMEx_ConfigBreakDeadTime>
 8001502:	4604      	mov	r4, r0
 8001504:	b170      	cbz	r0, 8001524 <main+0x29c>
 8001506:	b672      	cpsid	i
  while (1)
 8001508:	e7fe      	b.n	8001508 <main+0x280>
 800150a:	bf00      	nop
 800150c:	20000e60 	.word	0x20000e60
 8001510:	20000e18 	.word	0x20000e18
 8001514:	40012100 	.word	0x40012100
 8001518:	20000dd0 	.word	0x20000dd0
 800151c:	40010000 	.word	0x40010000
 8001520:	0f000001 	.word	0x0f000001
  htim2.Instance = TIM2;
 8001524:	4d46      	ldr	r5, [pc, #280]	@ (8001640 <main+0x3b8>)
  HAL_TIM_MspPostInit(&htim1);
 8001526:	4847      	ldr	r0, [pc, #284]	@ (8001644 <main+0x3bc>)
 8001528:	f001 fcc8 	bl	8002ebc <HAL_TIM_MspPostInit>
  htim2.Instance = TIM2;
 800152c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001530:	602b      	str	r3, [r5, #0]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001532:	4628      	mov	r0, r5
  htim2.Init.Period = M1_HALL_TIM_PERIOD;
 8001534:	f64f 73ff 	movw	r3, #65535	@ 0xffff
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001538:	e9cd 4407 	strd	r4, r4, [sp, #28]
 800153c:	e9cd 4409 	strd	r4, r4, [sp, #36]	@ 0x24
  TIM_HallSensor_InitTypeDef sConfig = {0};
 8001540:	e9cd 440e 	strd	r4, r4, [sp, #56]	@ 0x38
 8001544:	e9cd 4410 	strd	r4, r4, [sp, #64]	@ 0x40
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001548:	e9cd 4402 	strd	r4, r4, [sp, #8]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800154c:	e9c5 4401 	strd	r4, r4, [r5, #4]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001550:	612c      	str	r4, [r5, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001552:	61ac      	str	r4, [r5, #24]
  htim2.Init.Period = M1_HALL_TIM_PERIOD;
 8001554:	60eb      	str	r3, [r5, #12]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001556:	f003 fac3 	bl	8004ae0 <HAL_TIM_Base_Init>
 800155a:	b108      	cbz	r0, 8001560 <main+0x2d8>
 800155c:	b672      	cpsid	i
  while (1)
 800155e:	e7fe      	b.n	800155e <main+0x2d6>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001560:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001564:	4628      	mov	r0, r5
 8001566:	a907      	add	r1, sp, #28
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001568:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800156a:	f003 fd19 	bl	8004fa0 <HAL_TIM_ConfigClockSource>
 800156e:	b108      	cbz	r0, 8001574 <main+0x2ec>
 8001570:	b672      	cpsid	i
  while (1)
 8001572:	e7fe      	b.n	8001572 <main+0x2ea>
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001574:	2300      	movs	r3, #0
  sConfig.IC1Filter = M1_HALL_IC_FILTER;
 8001576:	220f      	movs	r2, #15
  if (HAL_TIMEx_HallSensor_Init(&htim2, &sConfig) != HAL_OK)
 8001578:	4831      	ldr	r0, [pc, #196]	@ (8001640 <main+0x3b8>)
  sConfig.Commutation_Delay = 0;
 800157a:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_TIMEx_HallSensor_Init(&htim2, &sConfig) != HAL_OK)
 800157c:	a90e      	add	r1, sp, #56	@ 0x38
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800157e:	e9cd 330e 	strd	r3, r3, [sp, #56]	@ 0x38
  sConfig.IC1Filter = M1_HALL_IC_FILTER;
 8001582:	9210      	str	r2, [sp, #64]	@ 0x40
  if (HAL_TIMEx_HallSensor_Init(&htim2, &sConfig) != HAL_OK)
 8001584:	f003 ffd8 	bl	8005538 <HAL_TIMEx_HallSensor_Init>
 8001588:	4603      	mov	r3, r0
 800158a:	b108      	cbz	r0, 8001590 <main+0x308>
 800158c:	b672      	cpsid	i
  while (1)
 800158e:	e7fe      	b.n	800158e <main+0x306>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 8001590:	2250      	movs	r2, #80	@ 0x50
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001592:	482b      	ldr	r0, [pc, #172]	@ (8001640 <main+0x3b8>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 8001594:	9202      	str	r2, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001596:	a902      	add	r1, sp, #8
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001598:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800159a:	f004 f831 	bl	8005600 <HAL_TIMEx_MasterConfigSynchronization>
 800159e:	4605      	mov	r5, r0
 80015a0:	b108      	cbz	r0, 80015a6 <main+0x31e>
 80015a2:	b672      	cpsid	i
  while (1)
 80015a4:	e7fe      	b.n	80015a4 <main+0x31c>
  UART_Init();
 80015a6:	f008 fa63 	bl	8009a70 <UART_Init>
  MX_MotorControl_Init();
 80015aa:	f001 fa33 	bl	8002a14 <MX_MotorControl_Init>
  HAL_NVIC_SetPriority(ADC_IRQn, 2, 0);
 80015ae:	462a      	mov	r2, r5
 80015b0:	2102      	movs	r1, #2
 80015b2:	2012      	movs	r0, #18
 80015b4:	f002 fcc4 	bl	8003f40 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC_IRQn);
 80015b8:	2012      	movs	r0, #18
 80015ba:	f002 fcfd 	bl	8003fb8 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80015be:	462a      	mov	r2, r5
 80015c0:	4629      	mov	r1, r5
 80015c2:	2019      	movs	r0, #25
 80015c4:	f002 fcbc 	bl	8003f40 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80015c8:	2019      	movs	r0, #25
 80015ca:	f002 fcf5 	bl	8003fb8 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 4, 0);
 80015ce:	462a      	mov	r2, r5
 80015d0:	2104      	movs	r1, #4
 80015d2:	2018      	movs	r0, #24
 80015d4:	f002 fcb4 	bl	8003f40 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80015d8:	2018      	movs	r0, #24
 80015da:	f002 fced 	bl	8003fb8 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM2_IRQn, 3, 0);
 80015de:	462a      	mov	r2, r5
 80015e0:	2103      	movs	r1, #3
 80015e2:	201c      	movs	r0, #28
 80015e4:	f002 fcac 	bl	8003f40 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80015e8:	201c      	movs	r0, #28
 80015ea:	f002 fce5 	bl	8003fb8 <HAL_NVIC_EnableIRQ>
  osThreadDef(mediumFrequency, startMediumFrequencyTask, osPriorityNormal, 0, 128);
 80015ee:	4c16      	ldr	r4, [pc, #88]	@ (8001648 <main+0x3c0>)
  HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 80015f0:	462a      	mov	r2, r5
 80015f2:	2103      	movs	r1, #3
 80015f4:	2025      	movs	r0, #37	@ 0x25
 80015f6:	f002 fca3 	bl	8003f40 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 80015fa:	2025      	movs	r0, #37	@ 0x25
 80015fc:	f002 fcdc 	bl	8003fb8 <HAL_NVIC_EnableIRQ>
  GoInit();
 8001600:	f7ff fd8e 	bl	8001120 <GoInit>
  osThreadDef(mediumFrequency, startMediumFrequencyTask, osPriorityNormal, 0, 128);
 8001604:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001606:	ae07      	add	r6, sp, #28
 8001608:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800160a:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800160e:	e886 0007 	stmia.w	r6, {r0, r1, r2}
  mediumFrequencyHandle = osThreadCreate(osThread(mediumFrequency), NULL);
 8001612:	4629      	mov	r1, r5
 8001614:	a807      	add	r0, sp, #28
 8001616:	f004 f913 	bl	8005840 <osThreadCreate>
 800161a:	4b0c      	ldr	r3, [pc, #48]	@ (800164c <main+0x3c4>)
  osThreadDef(safety, StartSafetyTask, osPriorityAboveNormal, 0, 128);
 800161c:	340c      	adds	r4, #12
  mediumFrequencyHandle = osThreadCreate(osThread(mediumFrequency), NULL);
 800161e:	6018      	str	r0, [r3, #0]
  osThreadDef(safety, StartSafetyTask, osPriorityAboveNormal, 0, 128);
 8001620:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001622:	ae0e      	add	r6, sp, #56	@ 0x38
 8001624:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8001626:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800162a:	e886 0007 	stmia.w	r6, {r0, r1, r2}
  safetyHandle = osThreadCreate(osThread(safety), NULL);
 800162e:	4629      	mov	r1, r5
 8001630:	a80e      	add	r0, sp, #56	@ 0x38
 8001632:	f004 f905 	bl	8005840 <osThreadCreate>
 8001636:	4b06      	ldr	r3, [pc, #24]	@ (8001650 <main+0x3c8>)
 8001638:	6018      	str	r0, [r3, #0]
  osKernelStart();
 800163a:	f004 f8fb 	bl	8005834 <osKernelStart>
  while (1)
 800163e:	e7fe      	b.n	800163e <main+0x3b6>
 8001640:	20000d88 	.word	0x20000d88
 8001644:	20000dd0 	.word	0x20000dd0
 8001648:	08009cdc 	.word	0x08009cdc
 800164c:	20000d84 	.word	0x20000d84
 8001650:	20000d80 	.word	0x20000d80

08001654 <HAL_TIM_PeriodElapsedCallback>:
  if (htim->Instance == TIM6) {
 8001654:	4b03      	ldr	r3, [pc, #12]	@ (8001664 <HAL_TIM_PeriodElapsedCallback+0x10>)
 8001656:	6802      	ldr	r2, [r0, #0]
 8001658:	429a      	cmp	r2, r3
 800165a:	d000      	beq.n	800165e <HAL_TIM_PeriodElapsedCallback+0xa>
}
 800165c:	4770      	bx	lr
    HAL_IncTick();
 800165e:	f002 ba15 	b.w	8003a8c <HAL_IncTick>
 8001662:	bf00      	nop
 8001664:	40001000 	.word	0x40001000

08001668 <Error_Handler>:
 8001668:	b672      	cpsid	i
  while (1)
 800166a:	e7fe      	b.n	800166a <Error_Handler+0x2>

0800166c <MC_StartMotor1>:
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StartMotor1(void)
{
	return MCI_StartMotor( pMCI[M1] );
 800166c:	4b01      	ldr	r3, [pc, #4]	@ (8001674 <MC_StartMotor1+0x8>)
 800166e:	6818      	ldr	r0, [r3, #0]
 8001670:	f000 b852 	b.w	8001718 <MCI_StartMotor>
 8001674:	20000fb4 	.word	0x20000fb4

08001678 <MC_StopMotor1>:
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StopMotor1(void)
{
	return MCI_StopMotor( pMCI[M1] );
 8001678:	4b01      	ldr	r3, [pc, #4]	@ (8001680 <MC_StopMotor1+0x8>)
 800167a:	6818      	ldr	r0, [r3, #0]
 800167c:	f000 b856 	b.w	800172c <MCI_StopMotor>
 8001680:	20000fb4 	.word	0x20000fb4

08001684 <MC_ProgramTorqueRampMotor1>:
  * @param  hDurationms Duration of the ramp expressed in milliseconds. It
  *         is possible to set 0 to perform an instantaneous change in the torque
  *         value.
  */
__weak void MC_ProgramTorqueRampMotor1( int16_t hFinalTorque, uint16_t hDurationms )
{
 8001684:	b410      	push	{r4}
	MCI_ExecTorqueRamp( pMCI[M1], hFinalTorque, hDurationms );
 8001686:	4c04      	ldr	r4, [pc, #16]	@ (8001698 <MC_ProgramTorqueRampMotor1+0x14>)
{
 8001688:	4603      	mov	r3, r0
 800168a:	460a      	mov	r2, r1
	MCI_ExecTorqueRamp( pMCI[M1], hFinalTorque, hDurationms );
 800168c:	6820      	ldr	r0, [r4, #0]
}
 800168e:	f85d 4b04 	ldr.w	r4, [sp], #4
	MCI_ExecTorqueRamp( pMCI[M1], hFinalTorque, hDurationms );
 8001692:	4619      	mov	r1, r3
 8001694:	f000 b82c 	b.w	80016f0 <MCI_ExecTorqueRamp>
 8001698:	20000fb4 	.word	0x20000fb4

0800169c <MC_GetMecSpeedAverageMotor1>:
/**
 * @brief Returns the last computed average mechanical rotor speed for Motor 1, expressed in the unit defined by #SPEED_UNIT
 */
__weak int16_t MC_GetMecSpeedAverageMotor1(void)
{
	return MCI_GetAvrgMecSpeedUnit( pMCI[M1] );
 800169c:	4b01      	ldr	r3, [pc, #4]	@ (80016a4 <MC_GetMecSpeedAverageMotor1+0x8>)
 800169e:	6818      	ldr	r0, [r3, #0]
 80016a0:	f000 b8a4 	b.w	80017ec <MCI_GetAvrgMecSpeedUnit>
 80016a4:	20000fb4 	.word	0x20000fb4

080016a8 <MC_GetPhaseCurrentAmplitudeMotor1>:
 * @f]
 *
 */
__weak int16_t MC_GetPhaseCurrentAmplitudeMotor1(void)
{
	return MCI_GetPhaseCurrentAmplitude( pMCI[M1] );
 80016a8:	4b01      	ldr	r3, [pc, #4]	@ (80016b0 <MC_GetPhaseCurrentAmplitudeMotor1+0x8>)
 80016aa:	6818      	ldr	r0, [r3, #0]
 80016ac:	f000 b902 	b.w	80018b4 <MCI_GetPhaseCurrentAmplitude>
 80016b0:	20000fb4 	.word	0x20000fb4

080016b4 <MC_GetOccurredFaultsMotor1>:
 * See \link Fault_generation_error_codes Motor Control Faults\endlink for a list of
 * of all possible faults codes.
 */
__weak uint16_t MC_GetOccurredFaultsMotor1(void)
{
	return MCI_GetOccurredFaults( pMCI[M1] );
 80016b4:	4b01      	ldr	r3, [pc, #4]	@ (80016bc <MC_GetOccurredFaultsMotor1+0x8>)
 80016b6:	6818      	ldr	r0, [r3, #0]
 80016b8:	f000 b884 	b.w	80017c4 <MCI_GetOccurredFaults>
 80016bc:	20000fb4 	.word	0x20000fb4

080016c0 <MCI_Init>:
  pHandle->pSTM = pSTM;
  pHandle->pSTC = pSTC;
  pHandle->pFOCVars = pFOCVars;

  /* Buffer related initialization */
  pHandle->lastCommand = MCI_NOCOMMANDSYET;
 80016c0:	f04f 0c00 	mov.w	ip, #0
  pHandle->pSTC = pSTC;
 80016c4:	e9c0 1200 	strd	r1, r2, [r0]
  pHandle->pFOCVars = pFOCVars;
 80016c8:	6083      	str	r3, [r0, #8]
  pHandle->lastCommand = MCI_NOCOMMANDSYET;
 80016ca:	f880 c00c 	strb.w	ip, [r0, #12]
  pHandle->hFinalSpeed = 0;
 80016ce:	f8c0 c00e 	str.w	ip, [r0, #14]
  pHandle->hFinalTorque = 0;
  pHandle->hDurationms = 0;
 80016d2:	f8a0 c016 	strh.w	ip, [r0, #22]
  pHandle->CommandState = MCI_BUFFER_EMPTY;
 80016d6:	f880 c018 	strb.w	ip, [r0, #24]
}
 80016da:	4770      	bx	lr

080016dc <MCI_ExecSpeedRamp>:
  *         value.
  * @retval none.
  */
__weak void MCI_ExecSpeedRamp( MCI_Handle_t * pHandle,  int16_t hFinalSpeed, uint16_t hDurationms )
{
  pHandle->lastCommand = MCI_EXECSPEEDRAMP;
 80016dc:	f04f 0c01 	mov.w	ip, #1
  pHandle->hFinalSpeed = hFinalSpeed;
  pHandle->hDurationms = hDurationms;
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80016e0:	f240 1301 	movw	r3, #257	@ 0x101
  pHandle->lastCommand = MCI_EXECSPEEDRAMP;
 80016e4:	f880 c00c 	strb.w	ip, [r0, #12]
  pHandle->hFinalSpeed = hFinalSpeed;
 80016e8:	81c1      	strh	r1, [r0, #14]
  pHandle->hDurationms = hDurationms;
 80016ea:	82c2      	strh	r2, [r0, #22]
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80016ec:	8303      	strh	r3, [r0, #24]
  pHandle->LastModalitySetByUser = STC_SPEED_MODE;
}
 80016ee:	4770      	bx	lr

080016f0 <MCI_ExecTorqueRamp>:
  *         value.
  * @retval none.
  */
__weak void MCI_ExecTorqueRamp( MCI_Handle_t * pHandle,  int16_t hFinalTorque, uint16_t hDurationms )
{
  pHandle->lastCommand = MCI_EXECTORQUERAMP;
 80016f0:	f04f 0c02 	mov.w	ip, #2
  pHandle->hFinalTorque = hFinalTorque;
  pHandle->hDurationms = hDurationms;
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80016f4:	2301      	movs	r3, #1
  pHandle->lastCommand = MCI_EXECTORQUERAMP;
 80016f6:	f880 c00c 	strb.w	ip, [r0, #12]
  pHandle->hFinalTorque = hFinalTorque;
 80016fa:	8201      	strh	r1, [r0, #16]
  pHandle->hDurationms = hDurationms;
 80016fc:	82c2      	strh	r2, [r0, #22]
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80016fe:	8303      	strh	r3, [r0, #24]
  pHandle->LastModalitySetByUser = STC_TORQUE_MODE;
}
 8001700:	4770      	bx	lr
 8001702:	bf00      	nop

08001704 <MCI_SetCurrentReferences>:
  * @param  Iqdref current references on qd reference frame in qd_t
  *         format.
  * @retval none.
  */
__weak void MCI_SetCurrentReferences( MCI_Handle_t * pHandle, qd_t Iqdref )
{
 8001704:	b082      	sub	sp, #8
  pHandle->lastCommand = MCI_SETCURRENTREFERENCES;
 8001706:	2203      	movs	r2, #3
  pHandle->Iqdref.q = Iqdref.q;
  pHandle->Iqdref.d = Iqdref.d;
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001708:	2301      	movs	r3, #1
  pHandle->lastCommand = MCI_SETCURRENTREFERENCES;
 800170a:	7302      	strb	r2, [r0, #12]
  pHandle->Iqdref.q = Iqdref.q;
 800170c:	f8c0 1012 	str.w	r1, [r0, #18]
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001710:	8303      	strh	r3, [r0, #24]
  pHandle->LastModalitySetByUser = STC_TORQUE_MODE;
}
 8001712:	b002      	add	sp, #8
 8001714:	4770      	bx	lr
 8001716:	bf00      	nop

08001718 <MCI_StartMotor>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval bool It returns true if the command is successfully executed
  *         otherwise it return false.
  */
__weak bool MCI_StartMotor( MCI_Handle_t * pHandle )
{
 8001718:	b510      	push	{r4, lr}
  bool RetVal = STM_NextState( pHandle->pSTM, IDLE_START );
 800171a:	2103      	movs	r1, #3
{
 800171c:	4604      	mov	r4, r0
  bool RetVal = STM_NextState( pHandle->pSTM, IDLE_START );
 800171e:	6800      	ldr	r0, [r0, #0]
 8001720:	f007 fdfc 	bl	800931c <STM_NextState>

  if ( RetVal == true )
 8001724:	b108      	cbz	r0, 800172a <MCI_StartMotor+0x12>
  {
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001726:	2301      	movs	r3, #1
 8001728:	7623      	strb	r3, [r4, #24]
  }

  return RetVal;
}
 800172a:	bd10      	pop	{r4, pc}

0800172c <MCI_StopMotor>:
  * @retval bool It returns true if the command is successfully executed
  *         otherwise it return false.
  */
__weak bool MCI_StopMotor( MCI_Handle_t * pHandle )
{
  return STM_NextState( pHandle->pSTM, ANY_STOP );
 800172c:	6800      	ldr	r0, [r0, #0]
 800172e:	2107      	movs	r1, #7
 8001730:	f007 bdf4 	b.w	800931c <STM_NextState>

08001734 <MCI_FaultAcknowledged>:
  * @retval bool It returns true if the command is successfully executed
  *         otherwise it return false.
  */
__weak bool MCI_FaultAcknowledged( MCI_Handle_t * pHandle )
{
  return STM_FaultAcknowledged( pHandle->pSTM );
 8001734:	6800      	ldr	r0, [r0, #0]
 8001736:	f007 be6d 	b.w	8009414 <STM_FaultAcknowledged>
 800173a:	bf00      	nop

0800173c <MCI_EncoderAlign>:
  * @retval bool It returns true if the command is successfully executed
  *         otherwise it return false.
  */
__weak bool MCI_EncoderAlign( MCI_Handle_t * pHandle )
{
  return STM_NextState( pHandle->pSTM, IDLE_ALIGNMENT );
 800173c:	6800      	ldr	r0, [r0, #0]
 800173e:	2101      	movs	r1, #1
 8001740:	f007 bdec 	b.w	800931c <STM_NextState>

08001744 <MCI_ExecBufferedCommands>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval none.
  */
__weak void MCI_ExecBufferedCommands( MCI_Handle_t * pHandle )
{
  if ( pHandle != MC_NULL )
 8001744:	b178      	cbz	r0, 8001766 <MCI_ExecBufferedCommands+0x22>
{
 8001746:	b510      	push	{r4, lr}
  {
    if ( pHandle->CommandState == MCI_COMMAND_NOT_ALREADY_EXECUTED )
 8001748:	7e03      	ldrb	r3, [r0, #24]
 800174a:	2b01      	cmp	r3, #1
 800174c:	4604      	mov	r4, r0
 800174e:	d000      	beq.n	8001752 <MCI_ExecBufferedCommands+0xe>
      {
        pHandle->CommandState = MCI_COMMAND_EXECUTED_UNSUCCESFULLY;
      }
    }
  }
}
 8001750:	bd10      	pop	{r4, pc}
      switch ( pHandle->lastCommand )
 8001752:	7b01      	ldrb	r1, [r0, #12]
 8001754:	2902      	cmp	r1, #2
 8001756:	d020      	beq.n	800179a <MCI_ExecBufferedCommands+0x56>
 8001758:	2903      	cmp	r1, #3
 800175a:	d005      	beq.n	8001768 <MCI_ExecBufferedCommands+0x24>
 800175c:	2901      	cmp	r1, #1
 800175e:	d00c      	beq.n	800177a <MCI_ExecBufferedCommands+0x36>
        pHandle->CommandState = MCI_COMMAND_EXECUTED_UNSUCCESFULLY;
 8001760:	2303      	movs	r3, #3
 8001762:	7623      	strb	r3, [r4, #24]
}
 8001764:	bd10      	pop	{r4, pc}
 8001766:	4770      	bx	lr
          pHandle->pFOCVars->bDriveInput = EXTERNAL;
 8001768:	6882      	ldr	r2, [r0, #8]
 800176a:	f882 3024 	strb.w	r3, [r2, #36]	@ 0x24
          pHandle->pFOCVars->Iqdref = pHandle->Iqdref;
 800176e:	f8d0 3012 	ldr.w	r3, [r0, #18]
 8001772:	6113      	str	r3, [r2, #16]
        pHandle->CommandState = MCI_COMMAND_EXECUTED_SUCCESFULLY;
 8001774:	2302      	movs	r3, #2
 8001776:	7623      	strb	r3, [r4, #24]
}
 8001778:	bd10      	pop	{r4, pc}
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 800177a:	6883      	ldr	r3, [r0, #8]
 800177c:	2200      	movs	r2, #0
 800177e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          STC_SetControlMode( pHandle->pSTC, STC_SPEED_MODE );
 8001782:	6840      	ldr	r0, [r0, #4]
 8001784:	f007 fcee 	bl	8009164 <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp( pHandle->pSTC, pHandle->hFinalSpeed, pHandle->hDurationms );
 8001788:	8ae2      	ldrh	r2, [r4, #22]
 800178a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800178e:	6860      	ldr	r0, [r4, #4]
 8001790:	f007 fcec 	bl	800916c <STC_ExecRamp>
      if ( commandHasBeenExecuted )
 8001794:	2800      	cmp	r0, #0
 8001796:	d0e3      	beq.n	8001760 <MCI_ExecBufferedCommands+0x1c>
 8001798:	e7ec      	b.n	8001774 <MCI_ExecBufferedCommands+0x30>
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 800179a:	6883      	ldr	r3, [r0, #8]
 800179c:	2100      	movs	r1, #0
 800179e:	f883 1024 	strb.w	r1, [r3, #36]	@ 0x24
          STC_SetControlMode( pHandle->pSTC, STC_TORQUE_MODE );
 80017a2:	6840      	ldr	r0, [r0, #4]
 80017a4:	f007 fcde 	bl	8009164 <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp( pHandle->pSTC, pHandle->hFinalTorque, pHandle->hDurationms );
 80017a8:	8ae2      	ldrh	r2, [r4, #22]
 80017aa:	f9b4 1010 	ldrsh.w	r1, [r4, #16]
 80017ae:	6860      	ldr	r0, [r4, #4]
 80017b0:	f007 fcdc 	bl	800916c <STC_ExecRamp>
      if ( commandHasBeenExecuted )
 80017b4:	2800      	cmp	r0, #0
 80017b6:	d0d3      	beq.n	8001760 <MCI_ExecBufferedCommands+0x1c>
 80017b8:	e7dc      	b.n	8001774 <MCI_ExecBufferedCommands+0x30>
 80017ba:	bf00      	nop

080017bc <MCI_GetSTMState>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval State_t It returns the current state of the related pSTM object.
  */
__weak State_t  MCI_GetSTMState( MCI_Handle_t * pHandle )
{
  return STM_GetState( pHandle->pSTM );
 80017bc:	6800      	ldr	r0, [r0, #0]
 80017be:	f007 be27 	b.w	8009410 <STM_GetState>
 80017c2:	bf00      	nop

080017c4 <MCI_GetOccurredFaults>:
  *         historically occurred since the state machine has been moved into
  *         FAULT_NOW state.
  * \n\link Fault_generation_error_codes Returned error codes are listed here \endlink
  */
__weak uint16_t MCI_GetOccurredFaults( MCI_Handle_t * pHandle )
{
 80017c4:	b508      	push	{r3, lr}
  return ( uint16_t )( STM_GetFaultState( pHandle->pSTM ) );
 80017c6:	6800      	ldr	r0, [r0, #0]
 80017c8:	f007 fe30 	bl	800942c <STM_GetFaultState>
}
 80017cc:	b280      	uxth	r0, r0
 80017ce:	bd08      	pop	{r3, pc}

080017d0 <MCI_GetControlMode>:
  *         these two values: STC_TORQUE_MODE or STC_SPEED_MODE.
  */
__weak STC_Modality_t MCI_GetControlMode( MCI_Handle_t * pHandle )
{
  return pHandle->LastModalitySetByUser;
}
 80017d0:	7e40      	ldrb	r0, [r0, #25]
 80017d2:	4770      	bx	lr

080017d4 <MCI_GetLastRampFinalSpeed>:
__weak int16_t MCI_GetLastRampFinalSpeed( MCI_Handle_t * pHandle )
{
  int16_t hRetVal = 0;

  /* Examine the last buffered commands */
  if ( pHandle->lastCommand == MCI_EXECSPEEDRAMP )
 80017d4:	7b03      	ldrb	r3, [r0, #12]
 80017d6:	2b01      	cmp	r3, #1
  {
    hRetVal = pHandle->hFinalSpeed;
 80017d8:	bf0c      	ite	eq
 80017da:	f9b0 000e 	ldrsheq.w	r0, [r0, #14]
  int16_t hRetVal = 0;
 80017de:	2000      	movne	r0, #0
  }
  return hRetVal;
}
 80017e0:	4770      	bx	lr
 80017e2:	bf00      	nop

080017e4 <MCI_StopRamp>:
  * @brief  Stop the execution of ongoing ramp.
  * @param  pHandle Pointer on the component instance to work on.
  */
__weak void MCI_StopRamp( MCI_Handle_t * pHandle)
{
   STC_StopRamp( pHandle->pSTC );
 80017e4:	6840      	ldr	r0, [r0, #4]
 80017e6:	f007 bd05 	b.w	80091f4 <STC_StopRamp>
 80017ea:	bf00      	nop

080017ec <MCI_GetAvrgMecSpeedUnit>:
  *         the unit defined by #SPEED_UNIT and related to the sensor actually
  *         used by FOC algorithm
  * @param  pHandle Pointer on the component instance to work on.
  */
__weak int16_t MCI_GetAvrgMecSpeedUnit( MCI_Handle_t * pHandle )
{
 80017ec:	b508      	push	{r3, lr}
  SpeednPosFdbk_Handle_t * SpeedSensor = STC_GetSpeedSensor( pHandle->pSTC );
 80017ee:	6840      	ldr	r0, [r0, #4]
 80017f0:	f007 fc9e 	bl	8009130 <STC_GetSpeedSensor>

  return ( SPD_GetAvrgMecSpeedUnit( SpeedSensor ) );
}
 80017f4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  return ( SPD_GetAvrgMecSpeedUnit( SpeedSensor ) );
 80017f8:	f007 bc3c 	b.w	8009074 <SPD_GetAvrgMecSpeedUnit>

080017fc <MCI_GetMecSpeedRefUnit>:
  * @param  pHandle Pointer on the component instance to work on.
  *
  */
__weak int16_t MCI_GetMecSpeedRefUnit( MCI_Handle_t * pHandle )
{
  return ( STC_GetMecSpeedRefUnit( pHandle->pSTC ) );
 80017fc:	6840      	ldr	r0, [r0, #4]
 80017fe:	f007 bca1 	b.w	8009144 <STC_GetMecSpeedRefUnit>
 8001802:	bf00      	nop

08001804 <MCI_GetIab>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval ab_t Stator current Iab
  */
__weak ab_t MCI_GetIab( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Iab );
 8001804:	6882      	ldr	r2, [r0, #8]
 8001806:	6810      	ldr	r0, [r2, #0]
 8001808:	2300      	movs	r3, #0
 800180a:	b282      	uxth	r2, r0
 800180c:	f362 030f 	bfi	r3, r2, #0, #16
 8001810:	0c00      	lsrs	r0, r0, #16
 8001812:	f360 431f 	bfi	r3, r0, #16, #16
{
 8001816:	b082      	sub	sp, #8
}
 8001818:	4618      	mov	r0, r3
 800181a:	b002      	add	sp, #8
 800181c:	4770      	bx	lr
 800181e:	bf00      	nop

08001820 <MCI_GetIalphabeta>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval alphabeta_t Stator current Ialphabeta
  */
__weak alphabeta_t MCI_GetIalphabeta( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Ialphabeta );
 8001820:	6882      	ldr	r2, [r0, #8]
 8001822:	6850      	ldr	r0, [r2, #4]
 8001824:	2300      	movs	r3, #0
 8001826:	b282      	uxth	r2, r0
 8001828:	f362 030f 	bfi	r3, r2, #0, #16
 800182c:	0c00      	lsrs	r0, r0, #16
 800182e:	f360 431f 	bfi	r3, r0, #16, #16
{
 8001832:	b082      	sub	sp, #8
}
 8001834:	4618      	mov	r0, r3
 8001836:	b002      	add	sp, #8
 8001838:	4770      	bx	lr
 800183a:	bf00      	nop

0800183c <MCI_GetIqd>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval qd_t Stator current Iqd
  */
__weak qd_t MCI_GetIqd( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Iqd );
 800183c:	6882      	ldr	r2, [r0, #8]
 800183e:	68d0      	ldr	r0, [r2, #12]
 8001840:	2300      	movs	r3, #0
 8001842:	b282      	uxth	r2, r0
 8001844:	f362 030f 	bfi	r3, r2, #0, #16
 8001848:	0c00      	lsrs	r0, r0, #16
 800184a:	f360 431f 	bfi	r3, r0, #16, #16
{
 800184e:	b082      	sub	sp, #8
}
 8001850:	4618      	mov	r0, r3
 8001852:	b002      	add	sp, #8
 8001854:	4770      	bx	lr
 8001856:	bf00      	nop

08001858 <MCI_GetIqdref>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval qd_t Stator current Iqdref
  */
__weak qd_t MCI_GetIqdref( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Iqdref );
 8001858:	6882      	ldr	r2, [r0, #8]
 800185a:	6910      	ldr	r0, [r2, #16]
 800185c:	2300      	movs	r3, #0
 800185e:	b282      	uxth	r2, r0
 8001860:	f362 030f 	bfi	r3, r2, #0, #16
 8001864:	0c00      	lsrs	r0, r0, #16
 8001866:	f360 431f 	bfi	r3, r0, #16, #16
{
 800186a:	b082      	sub	sp, #8
}
 800186c:	4618      	mov	r0, r3
 800186e:	b002      	add	sp, #8
 8001870:	4770      	bx	lr
 8001872:	bf00      	nop

08001874 <MCI_GetVqd>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval qd_t Stator current Vqd
  */
__weak qd_t MCI_GetVqd( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Vqd );
 8001874:	6882      	ldr	r2, [r0, #8]
 8001876:	f8d2 0016 	ldr.w	r0, [r2, #22]
 800187a:	2300      	movs	r3, #0
 800187c:	b282      	uxth	r2, r0
 800187e:	f362 030f 	bfi	r3, r2, #0, #16
 8001882:	0c00      	lsrs	r0, r0, #16
 8001884:	f360 431f 	bfi	r3, r0, #16, #16
{
 8001888:	b082      	sub	sp, #8
}
 800188a:	4618      	mov	r0, r3
 800188c:	b002      	add	sp, #8
 800188e:	4770      	bx	lr

08001890 <MCI_GetValphabeta>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval alphabeta_t Stator current Valphabeta
  */
__weak alphabeta_t MCI_GetValphabeta( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Valphabeta );
 8001890:	6882      	ldr	r2, [r0, #8]
 8001892:	f8d2 001a 	ldr.w	r0, [r2, #26]
 8001896:	2300      	movs	r3, #0
 8001898:	b282      	uxth	r2, r0
 800189a:	f362 030f 	bfi	r3, r2, #0, #16
 800189e:	0c00      	lsrs	r0, r0, #16
 80018a0:	f360 431f 	bfi	r3, r0, #16, #16
{
 80018a4:	b082      	sub	sp, #8
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	b002      	add	sp, #8
 80018aa:	4770      	bx	lr

080018ac <MCI_GetTeref>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval int16_t Teref
  */
__weak int16_t MCI_GetTeref( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->hTeref );
 80018ac:	6883      	ldr	r3, [r0, #8]
}
 80018ae:	f9b3 001e 	ldrsh.w	r0, [r3, #30]
 80018b2:	4770      	bx	lr

080018b4 <MCI_GetPhaseCurrentAmplitude>:
__weak int16_t MCI_GetPhaseCurrentAmplitude( MCI_Handle_t * pHandle )
{
  alphabeta_t Local_Curr;
  int32_t wAux1, wAux2;

  Local_Curr = pHandle->pFOCVars->Ialphabeta;
 80018b4:	6882      	ldr	r2, [r0, #8]
{
 80018b6:	b508      	push	{r3, lr}
  Local_Curr = pHandle->pFOCVars->Ialphabeta;
 80018b8:	f9b2 3006 	ldrsh.w	r3, [r2, #6]
 80018bc:	f9b2 0004 	ldrsh.w	r0, [r2, #4]
  wAux1 = ( int32_t )( Local_Curr.alpha ) * Local_Curr.alpha;
  wAux2 = ( int32_t )( Local_Curr.beta ) * Local_Curr.beta;
 80018c0:	fb03 f303 	mul.w	r3, r3, r3

  wAux1 += wAux2;
  wAux1 = MCM_Sqrt( wAux1 );
 80018c4:	fb00 3000 	mla	r0, r0, r0, r3
 80018c8:	f000 f8f2 	bl	8001ab0 <MCM_Sqrt>

  if ( wAux1 > INT16_MAX )
 80018cc:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 80018d0:	4298      	cmp	r0, r3
 80018d2:	bfa8      	it	ge
 80018d4:	4618      	movge	r0, r3
  {
    wAux1 = ( int32_t ) INT16_MAX;
  }

  return ( ( int16_t )wAux1 );
}
 80018d6:	b200      	sxth	r0, r0
 80018d8:	bd08      	pop	{r3, pc}
 80018da:	bf00      	nop

080018dc <MCI_SetIdref>:
  * @param  int16_t New target Id value
  * @retval none
  */
__weak void MCI_SetIdref( MCI_Handle_t * pHandle, int16_t hNewIdref )
{
  pHandle->pFOCVars->Iqdref.d = hNewIdref;
 80018dc:	2300      	movs	r3, #0
 80018de:	6882      	ldr	r2, [r0, #8]
 80018e0:	f361 030f 	bfi	r3, r1, #0, #16
 80018e4:	f361 431f 	bfi	r3, r1, #16, #16
 80018e8:	f8c2 3012 	str.w	r3, [r2, #18]
  pHandle->pFOCVars->UserIdref = hNewIdref;
}
 80018ec:	4770      	bx	lr
 80018ee:	bf00      	nop

080018f0 <MCI_Clear_Iqdref>:
  * @brief  It re-initializes Iqdref variables with their default values.
  * @param  pHandle Pointer on the component instance to work on.
  * @retval none
  */
__weak void MCI_Clear_Iqdref( MCI_Handle_t * pHandle )
{
 80018f0:	b510      	push	{r4, lr}
  pHandle->pFOCVars->Iqdref = STC_GetDefaultIqdref( pHandle->pSTC );
 80018f2:	e9d0 0401 	ldrd	r0, r4, [r0, #4]
 80018f6:	f007 fcd3 	bl	80092a0 <STC_GetDefaultIqdref>
 80018fa:	f3c0 430f 	ubfx	r3, r0, #16, #16
 80018fe:	8220      	strh	r0, [r4, #16]
 8001900:	8263      	strh	r3, [r4, #18]
}
 8001902:	bd10      	pop	{r4, pc}

08001904 <MCM_Clarke>:
  *                       beta = -(2*b+a)/sqrt(3)
  * @param  Input: stator values a and b in ab_t format
  * @retval Stator values alpha and beta in alphabeta_t format
  */
__weak alphabeta_t MCM_Clarke( ab_t Input  )
{
 8001904:	f3c0 430f 	ubfx	r3, r0, #16, #16
  /* qIalpha = qIas*/
  Output.alpha = Input.a;

  a_divSQRT3_tmp = divSQRT_3 * ( int32_t )Input.a;

  b_divSQRT3_tmp = divSQRT_3 * ( int32_t )Input.b;
 8001908:	f644 11e6 	movw	r1, #18918	@ 0x49e6
#else
  /* WARNING: the below instruction is not MISRA compliant, user should verify
    that Cortex-M3 assembly instruction ASR (arithmetic shift right) is used by
    the compiler to perform the shift (instead of LSR logical shift right) */

  wbeta_tmp = ( -( a_divSQRT3_tmp ) - ( b_divSQRT3_tmp ) -
 800190c:	f24b 621a 	movw	r2, #46618	@ 0xb61a
  b_divSQRT3_tmp = divSQRT_3 * ( int32_t )Input.b;
 8001910:	fb13 f301 	smulbb	r3, r3, r1
  wbeta_tmp = ( -( a_divSQRT3_tmp ) - ( b_divSQRT3_tmp ) -
 8001914:	fb10 f202 	smulbb	r2, r0, r2
 8001918:	eba2 0243 	sub.w	r2, r2, r3, lsl #1
                 ( b_divSQRT3_tmp ) ) >> 15;
#endif

  /* Check saturation of Ibeta */
  if ( wbeta_tmp > INT16_MAX )
 800191c:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
{
 8001920:	b084      	sub	sp, #16
 8001922:	b203      	sxth	r3, r0
  if ( wbeta_tmp > INT16_MAX )
 8001924:	da05      	bge.n	8001932 <MCM_Clarke+0x2e>
 8001926:	13d1      	asrs	r1, r2, #15
  {
    hbeta_tmp = INT16_MAX;
  }
  else if ( wbeta_tmp < ( -32768 ) )
 8001928:	f511 4f00 	cmn.w	r1, #32768	@ 0x8000
 800192c:	da0c      	bge.n	8001948 <MCM_Clarke+0x44>
 800192e:	4a09      	ldr	r2, [pc, #36]	@ (8001954 <MCM_Clarke+0x50>)
 8001930:	e001      	b.n	8001936 <MCM_Clarke+0x32>
 8001932:	f647 72ff 	movw	r2, #32767	@ 0x7fff
  if ( Output.beta == ( int16_t )( -32768 ) )
  {
    Output.beta = -32767;
  }

  return ( Output );
 8001936:	b29b      	uxth	r3, r3
 8001938:	2000      	movs	r0, #0
 800193a:	f363 000f 	bfi	r0, r3, #0, #16
 800193e:	b293      	uxth	r3, r2
 8001940:	f363 401f 	bfi	r0, r3, #16, #16
}
 8001944:	b004      	add	sp, #16
 8001946:	4770      	bx	lr
    hbeta_tmp = ( int16_t )( wbeta_tmp );
 8001948:	4802      	ldr	r0, [pc, #8]	@ (8001954 <MCM_Clarke+0x50>)
 800194a:	b20a      	sxth	r2, r1
 800194c:	4282      	cmp	r2, r0
 800194e:	bfb8      	it	lt
 8001950:	4602      	movlt	r2, r0
 8001952:	e7f0      	b.n	8001936 <MCM_Clarke+0x32>
 8001954:	ffff8001 	.word	0xffff8001

08001958 <MCM_Trig_Functions>:
  uint16_t uhindex;

  Trig_Components Local_Components;

  /* 10 bit index computation  */
  shindex = ( ( int32_t )32768 + ( int32_t )hAngle );
 8001958:	f500 4000 	add.w	r0, r0, #32768	@ 0x8000
  uhindex = ( uint16_t )shindex;
  uhindex /= ( uint16_t )64;
 800195c:	f3c0 1089 	ubfx	r0, r0, #6, #10

  switch ( ( uint16_t )( uhindex ) & SIN_MASK )
 8001960:	f400 7140 	and.w	r1, r0, #768	@ 0x300
 8001964:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
{
 8001968:	b082      	sub	sp, #8
  switch ( ( uint16_t )( uhindex ) & SIN_MASK )
 800196a:	d028      	beq.n	80019be <MCM_Trig_Functions+0x66>
 800196c:	f04f 0300 	mov.w	r3, #0
 8001970:	461a      	mov	r2, r3
 8001972:	d816      	bhi.n	80019a2 <MCM_Trig_Functions+0x4a>
 8001974:	b361      	cbz	r1, 80019d0 <MCM_Trig_Functions+0x78>
 8001976:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 800197a:	d109      	bne.n	8001990 <MCM_Trig_Functions+0x38>
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
      break;

    case U270_360:
      Local_Components.hSin =  -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 800197c:	b2c0      	uxtb	r0, r0
 800197e:	43c2      	mvns	r2, r0
 8001980:	491a      	ldr	r1, [pc, #104]	@ (80019ec <MCM_Trig_Functions+0x94>)
 8001982:	b2d2      	uxtb	r2, r2
      Local_Components.hCos =  hSin_Cos_Table[( uint8_t )( uhindex )];
 8001984:	f931 3010 	ldrsh.w	r3, [r1, r0, lsl #1]
      Local_Components.hSin =  -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8001988:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 800198c:	4252      	negs	r2, r2
 800198e:	b212      	sxth	r2, r2
      break;
    default:
      break;
  }
  return ( Local_Components );
 8001990:	b29b      	uxth	r3, r3
 8001992:	2000      	movs	r0, #0
 8001994:	f363 000f 	bfi	r0, r3, #0, #16
 8001998:	b292      	uxth	r2, r2
 800199a:	f362 401f 	bfi	r0, r2, #16, #16
}
 800199e:	b002      	add	sp, #8
 80019a0:	4770      	bx	lr
  switch ( ( uint16_t )( uhindex ) & SIN_MASK )
 80019a2:	f5b1 7f40 	cmp.w	r1, #768	@ 0x300
 80019a6:	d1f3      	bne.n	8001990 <MCM_Trig_Functions+0x38>
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 80019a8:	4910      	ldr	r1, [pc, #64]	@ (80019ec <MCM_Trig_Functions+0x94>)
 80019aa:	b2c0      	uxtb	r0, r0
 80019ac:	43c2      	mvns	r2, r0
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( uhindex )];
 80019ae:	f831 3010 	ldrh.w	r3, [r1, r0, lsl #1]
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 80019b2:	b2d2      	uxtb	r2, r2
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( uhindex )];
 80019b4:	425b      	negs	r3, r3
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 80019b6:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( uhindex )];
 80019ba:	b21b      	sxth	r3, r3
      break;
 80019bc:	e7e8      	b.n	8001990 <MCM_Trig_Functions+0x38>
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( uhindex )];
 80019be:	b2c0      	uxtb	r0, r0
      Local_Components.hCos = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 80019c0:	43c3      	mvns	r3, r0
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( uhindex )];
 80019c2:	490a      	ldr	r1, [pc, #40]	@ (80019ec <MCM_Trig_Functions+0x94>)
      Local_Components.hCos = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 80019c4:	b2db      	uxtb	r3, r3
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( uhindex )];
 80019c6:	f931 2010 	ldrsh.w	r2, [r1, r0, lsl #1]
      Local_Components.hCos = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 80019ca:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
      break;
 80019ce:	e7df      	b.n	8001990 <MCM_Trig_Functions+0x38>
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 80019d0:	b2c0      	uxtb	r0, r0
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 80019d2:	43c3      	mvns	r3, r0
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 80019d4:	4905      	ldr	r1, [pc, #20]	@ (80019ec <MCM_Trig_Functions+0x94>)
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 80019d6:	b2db      	uxtb	r3, r3
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 80019d8:	f831 2010 	ldrh.w	r2, [r1, r0, lsl #1]
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 80019dc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 80019e0:	4252      	negs	r2, r2
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 80019e2:	425b      	negs	r3, r3
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 80019e4:	b212      	sxth	r2, r2
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 80019e6:	b21b      	sxth	r3, r3
      break;
 80019e8:	e7d2      	b.n	8001990 <MCM_Trig_Functions+0x38>
 80019ea:	bf00      	nop
 80019ec:	08009d34 	.word	0x08009d34

080019f0 <MCM_Park>:
{
 80019f0:	b530      	push	{r4, r5, lr}
 80019f2:	4605      	mov	r5, r0
 80019f4:	4604      	mov	r4, r0
 80019f6:	b085      	sub	sp, #20
  Local_Vector_Components = MCM_Trig_Functions( Theta );
 80019f8:	4608      	mov	r0, r1
 80019fa:	f7ff ffad 	bl	8001958 <MCM_Trig_Functions>
 80019fe:	b22d      	sxth	r5, r5
 8001a00:	b201      	sxth	r1, r0
 8001a02:	1424      	asrs	r4, r4, #16
 8001a04:	1400      	asrs	r0, r0, #16
  q_tmp_1 = Input.alpha * ( int32_t )Local_Vector_Components.hCos;
 8001a06:	fb05 f301 	mul.w	r3, r5, r1
  wqd_tmp = ( q_tmp_1 - q_tmp_2 ) >> 15;
 8001a0a:	fb04 3310 	mls	r3, r4, r0, r3
  if ( wqd_tmp > INT16_MAX )
 8001a0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a12:	da05      	bge.n	8001a20 <MCM_Park+0x30>
 8001a14:	13da      	asrs	r2, r3, #15
  else if ( wqd_tmp < ( -32768 ) )
 8001a16:	f512 4f00 	cmn.w	r2, #32768	@ 0x8000
 8001a1a:	da22      	bge.n	8001a62 <MCM_Park+0x72>
 8001a1c:	4a14      	ldr	r2, [pc, #80]	@ (8001a70 <MCM_Park+0x80>)
 8001a1e:	e001      	b.n	8001a24 <MCM_Park+0x34>
 8001a20:	f647 72ff 	movw	r2, #32767	@ 0x7fff
  d_tmp_2 = Input.beta * ( int32_t )Local_Vector_Components.hCos;
 8001a24:	fb01 f404 	mul.w	r4, r1, r4
  wqd_tmp = ( d_tmp_1 + d_tmp_2 ) >> 15;
 8001a28:	fb05 4400 	mla	r4, r5, r0, r4
  if ( wqd_tmp > INT16_MAX )
 8001a2c:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
  wqd_tmp = ( d_tmp_1 + d_tmp_2 ) >> 15;
 8001a30:	ea4f 33e4 	mov.w	r3, r4, asr #15
  if ( wqd_tmp > INT16_MAX )
 8001a34:	da04      	bge.n	8001a40 <MCM_Park+0x50>
  else if ( wqd_tmp < ( -32768 ) )
 8001a36:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8001a3a:	da0c      	bge.n	8001a56 <MCM_Park+0x66>
 8001a3c:	4b0c      	ldr	r3, [pc, #48]	@ (8001a70 <MCM_Park+0x80>)
 8001a3e:	e001      	b.n	8001a44 <MCM_Park+0x54>
 8001a40:	f647 73ff 	movw	r3, #32767	@ 0x7fff
  return ( Output );
 8001a44:	b292      	uxth	r2, r2
 8001a46:	2000      	movs	r0, #0
 8001a48:	f362 000f 	bfi	r0, r2, #0, #16
 8001a4c:	b29b      	uxth	r3, r3
 8001a4e:	f363 401f 	bfi	r0, r3, #16, #16
}
 8001a52:	b005      	add	sp, #20
 8001a54:	bd30      	pop	{r4, r5, pc}
    hqd_tmp = ( int16_t )( wqd_tmp );
 8001a56:	4906      	ldr	r1, [pc, #24]	@ (8001a70 <MCM_Park+0x80>)
 8001a58:	b21b      	sxth	r3, r3
 8001a5a:	428b      	cmp	r3, r1
 8001a5c:	bfb8      	it	lt
 8001a5e:	460b      	movlt	r3, r1
 8001a60:	e7f0      	b.n	8001a44 <MCM_Park+0x54>
    hqd_tmp = ( int16_t )( wqd_tmp );
 8001a62:	4b03      	ldr	r3, [pc, #12]	@ (8001a70 <MCM_Park+0x80>)
 8001a64:	b212      	sxth	r2, r2
 8001a66:	429a      	cmp	r2, r3
 8001a68:	bfb8      	it	lt
 8001a6a:	461a      	movlt	r2, r3
 8001a6c:	e7da      	b.n	8001a24 <MCM_Park+0x34>
 8001a6e:	bf00      	nop
 8001a70:	ffff8001 	.word	0xffff8001

08001a74 <MCM_Rev_Park>:
{
 8001a74:	b530      	push	{r4, r5, lr}
 8001a76:	4605      	mov	r5, r0
 8001a78:	b085      	sub	sp, #20
 8001a7a:	4604      	mov	r4, r0
  Local_Vector_Components = MCM_Trig_Functions( Theta );
 8001a7c:	4608      	mov	r0, r1
 8001a7e:	f7ff ff6b 	bl	8001958 <MCM_Trig_Functions>
 8001a82:	1424      	asrs	r4, r4, #16
 8001a84:	1402      	asrs	r2, r0, #16
 8001a86:	b22d      	sxth	r5, r5
 8001a88:	b200      	sxth	r0, r0
  alpha_tmp2 = Input.d * ( int32_t )Local_Vector_Components.hSin;
 8001a8a:	fb04 f302 	mul.w	r3, r4, r2
  Output.alpha = ( int16_t )( ( ( alpha_tmp1 ) + ( alpha_tmp2 ) ) >> 15 );
 8001a8e:	fb05 3300 	mla	r3, r5, r0, r3
  beta_tmp2 = Input.d * ( int32_t )Local_Vector_Components.hCos;
 8001a92:	fb00 f404 	mul.w	r4, r0, r4
  Output.beta = ( int16_t )( ( beta_tmp2 - beta_tmp1 ) >> 15 );
 8001a96:	fb05 4412 	mls	r4, r5, r2, r4
  return ( Output );
 8001a9a:	f3c3 33cf 	ubfx	r3, r3, #15, #16
 8001a9e:	2000      	movs	r0, #0
 8001aa0:	f363 000f 	bfi	r0, r3, #0, #16
 8001aa4:	f3c4 34cf 	ubfx	r4, r4, #15, #16
 8001aa8:	f364 401f 	bfi	r0, r4, #16, #16
}
 8001aac:	b005      	add	sp, #20
 8001aae:	bd30      	pop	{r4, r5, pc}

08001ab0 <MCM_Sqrt>:
  */
__weak int32_t MCM_Sqrt( int32_t wInput )
{
  int32_t wtemprootnew;

  if ( wInput > 0 )
 8001ab0:	1e03      	subs	r3, r0, #0
 8001ab2:	dd32      	ble.n	8001b1a <MCM_Sqrt+0x6a>
    {
      wtemproot = ( int32_t )128;
    }
    else
    {
      wtemproot = ( int32_t )8192;
 8001ab4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001ab8:	bfd4      	ite	le
 8001aba:	2180      	movle	r1, #128	@ 0x80
 8001abc:	f44f 5100 	movgt.w	r1, #8192	@ 0x2000
    }

    do
    {
      wtemprootnew = ( wtemproot + wInput / wtemproot ) / ( int32_t )2;
 8001ac0:	fb93 f2f1 	sdiv	r2, r3, r1
 8001ac4:	440a      	add	r2, r1
      if ( wtemprootnew == wtemproot )
 8001ac6:	ebb1 0f62 	cmp.w	r1, r2, asr #1
      wtemprootnew = ( wtemproot + wInput / wtemproot ) / ( int32_t )2;
 8001aca:	ea4f 0062 	mov.w	r0, r2, asr #1
      if ( wtemprootnew == wtemproot )
 8001ace:	d025      	beq.n	8001b1c <MCM_Sqrt+0x6c>
      wtemprootnew = ( wtemproot + wInput / wtemproot ) / ( int32_t )2;
 8001ad0:	fb93 f2f0 	sdiv	r2, r3, r0
 8001ad4:	4402      	add	r2, r0
      if ( wtemprootnew == wtemproot )
 8001ad6:	ebb0 0f62 	cmp.w	r0, r2, asr #1
      wtemprootnew = ( wtemproot + wInput / wtemproot ) / ( int32_t )2;
 8001ada:	ea4f 0162 	mov.w	r1, r2, asr #1
      if ( wtemprootnew == wtemproot )
 8001ade:	d01d      	beq.n	8001b1c <MCM_Sqrt+0x6c>
      wtemprootnew = ( wtemproot + wInput / wtemproot ) / ( int32_t )2;
 8001ae0:	fb93 f2f1 	sdiv	r2, r3, r1
 8001ae4:	440a      	add	r2, r1
      if ( wtemprootnew == wtemproot )
 8001ae6:	ebb1 0f62 	cmp.w	r1, r2, asr #1
      wtemprootnew = ( wtemproot + wInput / wtemproot ) / ( int32_t )2;
 8001aea:	ea4f 0062 	mov.w	r0, r2, asr #1
      if ( wtemprootnew == wtemproot )
 8001aee:	d015      	beq.n	8001b1c <MCM_Sqrt+0x6c>
      wtemprootnew = ( wtemproot + wInput / wtemproot ) / ( int32_t )2;
 8001af0:	fb93 f2f0 	sdiv	r2, r3, r0
 8001af4:	4402      	add	r2, r0
      if ( wtemprootnew == wtemproot )
 8001af6:	ebb0 0f62 	cmp.w	r0, r2, asr #1
      wtemprootnew = ( wtemproot + wInput / wtemproot ) / ( int32_t )2;
 8001afa:	ea4f 0162 	mov.w	r1, r2, asr #1
      if ( wtemprootnew == wtemproot )
 8001afe:	d00d      	beq.n	8001b1c <MCM_Sqrt+0x6c>
      wtemprootnew = ( wtemproot + wInput / wtemproot ) / ( int32_t )2;
 8001b00:	fb93 f2f1 	sdiv	r2, r3, r1
 8001b04:	440a      	add	r2, r1
      if ( wtemprootnew == wtemproot )
 8001b06:	ebb1 0f62 	cmp.w	r1, r2, asr #1
      wtemprootnew = ( wtemproot + wInput / wtemproot ) / ( int32_t )2;
 8001b0a:	ea4f 0062 	mov.w	r0, r2, asr #1
      if ( wtemprootnew == wtemproot )
 8001b0e:	d005      	beq.n	8001b1c <MCM_Sqrt+0x6c>
      wtemprootnew = ( wtemproot + wInput / wtemproot ) / ( int32_t )2;
 8001b10:	fb93 f3f0 	sdiv	r3, r3, r0
 8001b14:	4418      	add	r0, r3
 8001b16:	1040      	asrs	r0, r0, #1
      if ( wtemprootnew == wtemproot )
 8001b18:	4770      	bx	lr
    while ( biter < 6u );

  }
  else
  {
    wtemprootnew = ( int32_t )0;
 8001b1a:	2000      	movs	r0, #0
  }

  return ( wtemprootnew );
}
 8001b1c:	4770      	bx	lr
 8001b1e:	bf00      	nop

08001b20 <FOC_Clear>:
  *         It does not clear speed sensor.
  * @param  bMotor related motor it can be M1 or M2
  * @retval none
  */
__weak void FOC_Clear(uint8_t bMotor)
{
 8001b20:	b538      	push	{r3, r4, r5, lr}
 8001b22:	2326      	movs	r3, #38	@ 0x26
 8001b24:	4916      	ldr	r1, [pc, #88]	@ (8001b80 <FOC_Clear+0x60>)
 8001b26:	fb00 f303 	mul.w	r3, r0, r3
  /* USER CODE END FOC_Clear 0 */
  ab_t NULL_ab = {(int16_t)0, (int16_t)0};
  qd_t NULL_qd = {(int16_t)0, (int16_t)0};
  alphabeta_t NULL_alphabeta = {(int16_t)0, (int16_t)0};

  FOCVars[bMotor].Iab = NULL_ab;
 8001b2a:	2400      	movs	r4, #0
 8001b2c:	50cc      	str	r4, [r1, r3]
{
 8001b2e:	4605      	mov	r5, r0
 8001b30:	f103 0208 	add.w	r2, r3, #8
 8001b34:	1858      	adds	r0, r3, r1
 8001b36:	3310      	adds	r3, #16
 8001b38:	440a      	add	r2, r1
 8001b3a:	440b      	add	r3, r1
  FOCVars[bMotor].hTeref = (int16_t)0;
  FOCVars[bMotor].Vqd = NULL_qd;
  FOCVars[bMotor].Valphabeta = NULL_alphabeta;
  FOCVars[bMotor].hElAngle = (int16_t)0;

  PID_SetIntegralTerm(pPIDIq[bMotor], (int32_t)0);
 8001b3c:	4911      	ldr	r1, [pc, #68]	@ (8001b84 <FOC_Clear+0x64>)
  FOCVars[bMotor].Iab = NULL_ab;
 8001b3e:	6044      	str	r4, [r0, #4]
  FOCVars[bMotor].Iqd = NULL_qd;
 8001b40:	6054      	str	r4, [r2, #4]
 8001b42:	6094      	str	r4, [r2, #8]
  PID_SetIntegralTerm(pPIDIq[bMotor], (int32_t)0);
 8001b44:	f851 0025 	ldr.w	r0, [r1, r5, lsl #2]
  FOCVars[bMotor].Vqd = NULL_qd;
 8001b48:	f8c3 400a 	str.w	r4, [r3, #10]
 8001b4c:	f8c3 4006 	str.w	r4, [r3, #6]
 8001b50:	f8c3 400e 	str.w	r4, [r3, #14]
  PID_SetIntegralTerm(pPIDIq[bMotor], (int32_t)0);
 8001b54:	4621      	mov	r1, r4
 8001b56:	f006 ffd1 	bl	8008afc <PID_SetIntegralTerm>
  PID_SetIntegralTerm(pPIDId[bMotor], (int32_t)0);
 8001b5a:	4b0b      	ldr	r3, [pc, #44]	@ (8001b88 <FOC_Clear+0x68>)
 8001b5c:	4621      	mov	r1, r4
 8001b5e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8001b62:	f006 ffcb 	bl	8008afc <PID_SetIntegralTerm>

  STC_Clear(pSTC[bMotor]);
 8001b66:	4b09      	ldr	r3, [pc, #36]	@ (8001b8c <FOC_Clear+0x6c>)
 8001b68:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8001b6c:	f007 fae2 	bl	8009134 <STC_Clear>

  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001b70:	4b07      	ldr	r3, [pc, #28]	@ (8001b90 <FOC_Clear+0x70>)
 8001b72:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]

  /* USER CODE BEGIN FOC_Clear 1 */

  /* USER CODE END FOC_Clear 1 */
}
 8001b76:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001b7a:	f007 b9b7 	b.w	8008eec <PWMC_SwitchOffPWM>
 8001b7e:	bf00      	nop
 8001b80:	20000f80 	.word	0x20000f80
 8001b84:	20000ef8 	.word	0x20000ef8
 8001b88:	20000ef4 	.word	0x20000ef4
 8001b8c:	20000f00 	.word	0x20000f00
 8001b90:	20000ee8 	.word	0x20000ee8

08001b94 <MCboot>:
{
 8001b94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  STM_Init(&STM[M1]);
 8001b98:	f8df a1ac 	ldr.w	sl, [pc, #428]	@ 8001d48 <MCboot+0x1b4>
  PID_HandleInit(&PIDSpeedHandle_M1);
 8001b9c:	4e56      	ldr	r6, [pc, #344]	@ (8001cf8 <MCboot+0x164>)
  pwmcHandle[M1] = &PWM_Handle_M1._Super;
 8001b9e:	4d57      	ldr	r5, [pc, #348]	@ (8001cfc <MCboot+0x168>)
  HALL_Init (&HALL_M1);
 8001ba0:	f8df b1a8 	ldr.w	fp, [pc, #424]	@ 8001d4c <MCboot+0x1b8>
  pPIDSpeed[M1] = &PIDSpeedHandle_M1;
 8001ba4:	4f56      	ldr	r7, [pc, #344]	@ (8001d00 <MCboot+0x16c>)
  PID_HandleInit(&PIDIqHandle_M1);
 8001ba6:	f8df 91a8 	ldr.w	r9, [pc, #424]	@ 8001d50 <MCboot+0x1bc>
  PID_HandleInit(&PIDIdHandle_M1);
 8001baa:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8001d54 <MCboot+0x1c0>
{
 8001bae:	b087      	sub	sp, #28
 8001bb0:	4603      	mov	r3, r0
  STM_Init(&STM[M1]);
 8001bb2:	4650      	mov	r0, sl
{
 8001bb4:	e9cd 3102 	strd	r3, r1, [sp, #8]
  STM_Init(&STM[M1]);
 8001bb8:	f007 fb88 	bl	80092cc <STM_Init>
  bMCBootCompleted = 0;
 8001bbc:	4a51      	ldr	r2, [pc, #324]	@ (8001d04 <MCboot+0x170>)
  pCLM[M1] = &CircleLimitationM1;
 8001bbe:	4b52      	ldr	r3, [pc, #328]	@ (8001d08 <MCboot+0x174>)
  pwmcHandle[M1] = &PWM_Handle_M1._Super;
 8001bc0:	4852      	ldr	r0, [pc, #328]	@ (8001d0c <MCboot+0x178>)
 8001bc2:	6028      	str	r0, [r5, #0]
  bMCBootCompleted = 0;
 8001bc4:	2400      	movs	r4, #0
 8001bc6:	7014      	strb	r4, [r2, #0]
  pCLM[M1] = &CircleLimitationM1;
 8001bc8:	4a51      	ldr	r2, [pc, #324]	@ (8001d10 <MCboot+0x17c>)
  pSTC[M1] = &SpeednTorqCtrlM1;
 8001bca:	4d52      	ldr	r5, [pc, #328]	@ (8001d14 <MCboot+0x180>)
  pCLM[M1] = &CircleLimitationM1;
 8001bcc:	601a      	str	r2, [r3, #0]
  ICS_Init(&PWM_Handle_M1);
 8001bce:	f006 fd25 	bl	800861c <ICS_Init>
  startTimers();
 8001bd2:	f007 f815 	bl	8008c00 <startTimers>
  PID_HandleInit(&PIDSpeedHandle_M1);
 8001bd6:	4630      	mov	r0, r6
 8001bd8:	f006 ff7c 	bl	8008ad4 <PID_HandleInit>
  pSTC[M1] = &SpeednTorqCtrlM1;
 8001bdc:	4b4e      	ldr	r3, [pc, #312]	@ (8001d18 <MCboot+0x184>)
 8001bde:	602b      	str	r3, [r5, #0]
  HALL_Init (&HALL_M1);
 8001be0:	4658      	mov	r0, fp
  pPIDSpeed[M1] = &PIDSpeedHandle_M1;
 8001be2:	603e      	str	r6, [r7, #0]
  HALL_Init (&HALL_M1);
 8001be4:	f006 f8d0 	bl	8007d88 <HALL_Init>
  STC_Init(pSTC[M1],pPIDSpeed[M1], &HALL_M1._Super);
 8001be8:	465a      	mov	r2, fp
 8001bea:	6839      	ldr	r1, [r7, #0]
 8001bec:	6828      	ldr	r0, [r5, #0]
  pBusSensorM1 = &RealBusVoltageSensorParamsM1;
 8001bee:	4e4b      	ldr	r6, [pc, #300]	@ (8001d1c <MCboot+0x188>)
  STC_Init(pSTC[M1],pPIDSpeed[M1], &HALL_M1._Super);
 8001bf0:	f007 fa88 	bl	8009104 <STC_Init>
  PID_HandleInit(&PIDIqHandle_M1);
 8001bf4:	4648      	mov	r0, r9
 8001bf6:	f006 ff6d 	bl	8008ad4 <PID_HandleInit>
  PID_HandleInit(&PIDIdHandle_M1);
 8001bfa:	4640      	mov	r0, r8
 8001bfc:	f006 ff6a 	bl	8008ad4 <PID_HandleInit>
  pPIDIq[M1] = &PIDIqHandle_M1;
 8001c00:	4947      	ldr	r1, [pc, #284]	@ (8001d20 <MCboot+0x18c>)
  pPIDId[M1] = &PIDIdHandle_M1;
 8001c02:	4b48      	ldr	r3, [pc, #288]	@ (8001d24 <MCboot+0x190>)
  pBusSensorM1 = &RealBusVoltageSensorParamsM1;
 8001c04:	4848      	ldr	r0, [pc, #288]	@ (8001d28 <MCboot+0x194>)
  pPIDIq[M1] = &PIDIqHandle_M1;
 8001c06:	f8c1 9000 	str.w	r9, [r1]
  pBusSensorM1 = &RealBusVoltageSensorParamsM1;
 8001c0a:	6030      	str	r0, [r6, #0]
  NTC_Init(&TempSensorParamsM1);
 8001c0c:	f8df 9148 	ldr.w	r9, [pc, #328]	@ 8001d58 <MCboot+0x1c4>
  pPIDId[M1] = &PIDIdHandle_M1;
 8001c10:	f8c3 8000 	str.w	r8, [r3]
  RVBS_Init(pBusSensorM1);
 8001c14:	f007 f9ac 	bl	8008f70 <RVBS_Init>
  pMPM[M1] = &PQD_MotorPowMeasM1;
 8001c18:	4a44      	ldr	r2, [pc, #272]	@ (8001d2c <MCboot+0x198>)
 8001c1a:	4b45      	ldr	r3, [pc, #276]	@ (8001d30 <MCboot+0x19c>)
  pMPM[M1]->pFOCVars = &FOCVars[M1];
 8001c1c:	f8df 813c 	ldr.w	r8, [pc, #316]	@ 8001d5c <MCboot+0x1c8>
  pMPM[M1] = &PQD_MotorPowMeasM1;
 8001c20:	6013      	str	r3, [r2, #0]
  NTC_Init(&TempSensorParamsM1);
 8001c22:	4648      	mov	r0, r9
  pMPM[M1]->pVBS = &(pBusSensorM1->_Super);
 8001c24:	6832      	ldr	r2, [r6, #0]
 8001c26:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
  pMPM[M1]->pFOCVars = &FOCVars[M1];
 8001c2a:	f8c3 810c 	str.w	r8, [r3, #268]	@ 0x10c
  NTC_Init(&TempSensorParamsM1);
 8001c2e:	f006 ff0d 	bl	8008a4c <NTC_Init>
  pTemperatureSensor[M1] = &TempSensorParamsM1;
 8001c32:	4940      	ldr	r1, [pc, #256]	@ (8001d34 <MCboot+0x1a0>)
  pREMNG[M1] = &RampExtMngrHFParamsM1;
 8001c34:	4b40      	ldr	r3, [pc, #256]	@ (8001d38 <MCboot+0x1a4>)
 8001c36:	4841      	ldr	r0, [pc, #260]	@ (8001d3c <MCboot+0x1a8>)
  pTemperatureSensor[M1] = &TempSensorParamsM1;
 8001c38:	f8c1 9000 	str.w	r9, [r1]
  pREMNG[M1] = &RampExtMngrHFParamsM1;
 8001c3c:	6018      	str	r0, [r3, #0]
  REMNG_Init(pREMNG[M1]);
 8001c3e:	f007 f9e1 	bl	8009004 <REMNG_Init>
  FOC_Clear(M1);
 8001c42:	4620      	mov	r0, r4
 8001c44:	f7ff ff6c 	bl	8001b20 <FOC_Clear>
  FOCVars[M1].bDriveInput = EXTERNAL;
 8001c48:	f04f 0901 	mov.w	r9, #1
  FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 8001c4c:	6828      	ldr	r0, [r5, #0]
  FOCVars[M1].bDriveInput = EXTERNAL;
 8001c4e:	f888 9024 	strb.w	r9, [r8, #36]	@ 0x24
  FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 8001c52:	f007 fb25 	bl	80092a0 <STC_GetDefaultIqdref>
 8001c56:	f8c8 0010 	str.w	r0, [r8, #16]
  FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 8001c5a:	6828      	ldr	r0, [r5, #0]
 8001c5c:	f007 fb20 	bl	80092a0 <STC_GetDefaultIqdref>
 8001c60:	f3c0 400f 	ubfx	r0, r0, #16, #16
  MCI_Init(oMCInterface[M1], &STM[M1], pSTC[M1], &FOCVars[M1] );
 8001c64:	4643      	mov	r3, r8
  FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 8001c66:	f8a8 0014 	strh.w	r0, [r8, #20]
  oMCInterface[M1] = & Mci[M1];
 8001c6a:	f8df 80f4 	ldr.w	r8, [pc, #244]	@ 8001d60 <MCboot+0x1cc>
  MCI_Init(oMCInterface[M1], &STM[M1], pSTC[M1], &FOCVars[M1] );
 8001c6e:	682a      	ldr	r2, [r5, #0]
  oMCInterface[M1] = & Mci[M1];
 8001c70:	4833      	ldr	r0, [pc, #204]	@ (8001d40 <MCboot+0x1ac>)
 8001c72:	f8c8 0000 	str.w	r0, [r8]
  MCI_Init(oMCInterface[M1], &STM[M1], pSTC[M1], &FOCVars[M1] );
 8001c76:	4651      	mov	r1, sl
 8001c78:	f7ff fd22 	bl	80016c0 <MCI_Init>
  MCI_ExecSpeedRamp(oMCInterface[M1],
 8001c7c:	f8d8 0000 	ldr.w	r0, [r8]
 8001c80:	9001      	str	r0, [sp, #4]
 8001c82:	6828      	ldr	r0, [r5, #0]
 8001c84:	f007 fb02 	bl	800928c <STC_GetMecSpeedRefUnitDefault>
 8001c88:	4622      	mov	r2, r4
 8001c8a:	4601      	mov	r1, r0
 8001c8c:	9801      	ldr	r0, [sp, #4]
 8001c8e:	f7ff fd25 	bl	80016dc <MCI_ExecSpeedRamp>
  pMCIList[M1] = oMCInterface[M1];
 8001c92:	9802      	ldr	r0, [sp, #8]
 8001c94:	f8d8 3000 	ldr.w	r3, [r8]
 8001c98:	6003      	str	r3, [r0, #0]
  MCT[M1].pPWMnCurrFdbk = pwmcHandle[M1];
 8001c9a:	4b18      	ldr	r3, [pc, #96]	@ (8001cfc <MCboot+0x168>)
  MCT[M1].pPIDIq = pPIDIq[M1];
 8001c9c:	4820      	ldr	r0, [pc, #128]	@ (8001d20 <MCboot+0x18c>)
  MCT[M1].pPWMnCurrFdbk = pwmcHandle[M1];
 8001c9e:	6819      	ldr	r1, [r3, #0]
  MCT[M1].pSpeednTorqueCtrl = pSTC[M1];
 8001ca0:	682a      	ldr	r2, [r5, #0]
  MCT[M1].pMPM =  (MotorPowMeas_Handle_t*)pMPM[M1];
 8001ca2:	4b22      	ldr	r3, [pc, #136]	@ (8001d2c <MCboot+0x198>)
  MCT[M1].pTemperatureSensor = (NTC_Handle_t *) pTemperatureSensor[M1];
 8001ca4:	4d23      	ldr	r5, [pc, #140]	@ (8001d34 <MCboot+0x1a0>)
  MCT[M1].pPIDSpeed = pPIDSpeed[M1];
 8001ca6:	f8d7 c000 	ldr.w	ip, [r7]
  MCT[M1].pPIDIq = pPIDIq[M1];
 8001caa:	6807      	ldr	r7, [r0, #0]
  MCT[M1].pPIDId = pPIDId[M1];
 8001cac:	481d      	ldr	r0, [pc, #116]	@ (8001d24 <MCboot+0x190>)
  MCT[M1].pMPM =  (MotorPowMeas_Handle_t*)pMPM[M1];
 8001cae:	f8d3 e000 	ldr.w	lr, [r3]
  MCT[M1].pTemperatureSensor = (NTC_Handle_t *) pTemperatureSensor[M1];
 8001cb2:	682d      	ldr	r5, [r5, #0]
  MCT[M1].pPIDSpeed = pPIDSpeed[M1];
 8001cb4:	4b23      	ldr	r3, [pc, #140]	@ (8001d44 <MCboot+0x1b0>)
  MCT[M1].pBusVoltageSensor = &(pBusSensorM1->_Super);
 8001cb6:	6836      	ldr	r6, [r6, #0]
  MCT[M1].pPIDId = pPIDId[M1];
 8001cb8:	6800      	ldr	r0, [r0, #0]
 8001cba:	6098      	str	r0, [r3, #8]
  MCT[M1].pStateMachine = &STM[M1];
 8001cbc:	e9c3 2a09 	strd	r2, sl, [r3, #36]	@ 0x24
  MCT[M1].pPIDIq = pPIDIq[M1];
 8001cc0:	e9c3 c700 	strd	ip, r7, [r3]
  MCT[M1].pBusVoltageSensor = &(pBusSensorM1->_Super);
 8001cc4:	e9c3 560b 	strd	r5, r6, [r3, #44]	@ 0x2c
  MCT[M1].pSpeedSensorVirtual = MC_NULL;
 8001cc8:	e9c3 4407 	strd	r4, r4, [r3, #28]
  MCT[M1].pNTCRelay = MC_NULL;             /* relay is defined, oRelayM1*/
 8001ccc:	e9c3 440d 	strd	r4, r4, [r3, #52]	@ 0x34
  MCT[M1].pFF = MC_NULL;
 8001cd0:	e9c3 4410 	strd	r4, r4, [r3, #64]	@ 0x40
  MCT[M1].pSCC = MC_NULL;
 8001cd4:	e9c3 4412 	strd	r4, r4, [r3, #72]	@ 0x48
  bMCBootCompleted = 1;
 8001cd8:	4a0a      	ldr	r2, [pc, #40]	@ (8001d04 <MCboot+0x170>)
  MCT[M1].pPWMnCurrFdbk = pwmcHandle[M1];
 8001cda:	6119      	str	r1, [r3, #16]
  MCT[M1].pSpeedSensorMain = (SpeednPosFdbk_Handle_t *) &HALL_M1;
 8001cdc:	f8c3 b018 	str.w	fp, [r3, #24]
  MCT[M1].pMPM =  (MotorPowMeas_Handle_t*)pMPM[M1];
 8001ce0:	f8c3 e03c 	str.w	lr, [r3, #60]	@ 0x3c
  MCT[M1].pPIDFluxWeakening = MC_NULL; /* if M1 doesn't has FW */
 8001ce4:	60dc      	str	r4, [r3, #12]
  MCT[M1].pRevupCtrl = MC_NULL;              /* only if M1 is not sensorless*/
 8001ce6:	615c      	str	r4, [r3, #20]
  MCT[M1].pOTT = MC_NULL;
 8001ce8:	651c      	str	r4, [r3, #80]	@ 0x50
  pMCTList[M1] = &MCT[M1];
 8001cea:	9903      	ldr	r1, [sp, #12]
  bMCBootCompleted = 1;
 8001cec:	f882 9000 	strb.w	r9, [r2]
  pMCTList[M1] = &MCT[M1];
 8001cf0:	600b      	str	r3, [r1, #0]
}
 8001cf2:	b007      	add	sp, #28
 8001cf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001cf8:	20000428 	.word	0x20000428
 8001cfc:	20000ee8 	.word	0x20000ee8
 8001d00:	20000efc 	.word	0x20000efc
 8001d04:	20000ed4 	.word	0x20000ed4
 8001d08:	20000ee0 	.word	0x20000ee0
 8001d0c:	20000328 	.word	0x20000328
 8001d10:	20000144 	.word	0x20000144
 8001d14:	20000f00 	.word	0x20000f00
 8001d18:	2000039c 	.word	0x2000039c
 8001d1c:	20000ef0 	.word	0x20000ef0
 8001d20:	20000ef8 	.word	0x20000ef8
 8001d24:	20000ef4 	.word	0x20000ef4
 8001d28:	20000210 	.word	0x20000210
 8001d2c:	20000ee4 	.word	0x20000ee4
 8001d30:	20000454 	.word	0x20000454
 8001d34:	20000eec 	.word	0x20000eec
 8001d38:	20000edc 	.word	0x20000edc
 8001d3c:	200001f8 	.word	0x200001f8
 8001d40:	20000f64 	.word	0x20000f64
 8001d44:	20000f0c 	.word	0x20000f0c
 8001d48:	20000f04 	.word	0x20000f04
 8001d4c:	20000260 	.word	0x20000260
 8001d50:	200003fc 	.word	0x200003fc
 8001d54:	200003d0 	.word	0x200003d0
 8001d58:	20000238 	.word	0x20000238
 8001d5c:	20000f80 	.word	0x20000f80
 8001d60:	20000f60 	.word	0x20000f60

08001d64 <FOC_InitAdditionalMethods>:
__weak void FOC_InitAdditionalMethods(uint8_t bMotor)
{
  /* USER CODE BEGIN FOC_InitAdditionalMethods 0 */

  /* USER CODE END FOC_InitAdditionalMethods 0 */
}
 8001d64:	4770      	bx	lr
 8001d66:	bf00      	nop

08001d68 <FOC_CalcCurrRef>:
  *         in oTSC parameters
  * @param  bMotor related motor it can be M1 or M2
  * @retval none
  */
__weak void FOC_CalcCurrRef(uint8_t bMotor)
{
 8001d68:	b510      	push	{r4, lr}

  /* USER CODE BEGIN FOC_CalcCurrRef 0 */

  /* USER CODE END FOC_CalcCurrRef 0 */
  if(FOCVars[bMotor].bDriveInput == INTERNAL)
 8001d6a:	4c08      	ldr	r4, [pc, #32]	@ (8001d8c <FOC_CalcCurrRef+0x24>)
 8001d6c:	2326      	movs	r3, #38	@ 0x26
 8001d6e:	fb03 4400 	mla	r4, r3, r0, r4
 8001d72:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 8001d76:	b103      	cbz	r3, 8001d7a <FOC_CalcCurrRef+0x12>

  }
  /* USER CODE BEGIN FOC_CalcCurrRef 1 */

  /* USER CODE END FOC_CalcCurrRef 1 */
}
 8001d78:	bd10      	pop	{r4, pc}
    FOCVars[bMotor].hTeref = STC_CalcTorqueReference(pSTC[bMotor]);
 8001d7a:	4b05      	ldr	r3, [pc, #20]	@ (8001d90 <FOC_CalcCurrRef+0x28>)
 8001d7c:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8001d80:	f007 fa3c 	bl	80091fc <STC_CalcTorqueReference>
 8001d84:	83e0      	strh	r0, [r4, #30]
    FOCVars[bMotor].Iqdref.q = FOCVars[bMotor].hTeref;
 8001d86:	8220      	strh	r0, [r4, #16]
}
 8001d88:	bd10      	pop	{r4, pc}
 8001d8a:	bf00      	nop
 8001d8c:	20000f80 	.word	0x20000f80
 8001d90:	20000f00 	.word	0x20000f00

08001d94 <TSK_SetChargeBootCapDelayM1>:
  * @param  hTickCount number of ticks to be counted
  * @retval void
  */
__weak void TSK_SetChargeBootCapDelayM1(uint16_t hTickCount)
{
   hBootCapDelayCounterM1 = hTickCount;
 8001d94:	4b01      	ldr	r3, [pc, #4]	@ (8001d9c <TSK_SetChargeBootCapDelayM1+0x8>)
 8001d96:	8018      	strh	r0, [r3, #0]
}
 8001d98:	4770      	bx	lr
 8001d9a:	bf00      	nop
 8001d9c:	20000ed8 	.word	0x20000ed8

08001da0 <TSK_ChargeBootCapDelayHasElapsedM1>:
  * @retval bool true if time has elapsed, false otherwise
  */
__weak bool TSK_ChargeBootCapDelayHasElapsedM1(void)
{
  bool retVal = false;
  if (hBootCapDelayCounterM1 == 0)
 8001da0:	4b03      	ldr	r3, [pc, #12]	@ (8001db0 <TSK_ChargeBootCapDelayHasElapsedM1+0x10>)
 8001da2:	8818      	ldrh	r0, [r3, #0]
 8001da4:	b280      	uxth	r0, r0
  {
    retVal = true;
  }
  return (retVal);
}
 8001da6:	fab0 f080 	clz	r0, r0
 8001daa:	0940      	lsrs	r0, r0, #5
 8001dac:	4770      	bx	lr
 8001dae:	bf00      	nop
 8001db0:	20000ed8 	.word	0x20000ed8

08001db4 <TSK_SetStopPermanencyTimeM1>:
  * @param  hTickCount number of ticks to be counted
  * @retval void
  */
__weak void TSK_SetStopPermanencyTimeM1(uint16_t hTickCount)
{
  hStopPermanencyCounterM1 = hTickCount;
 8001db4:	4b01      	ldr	r3, [pc, #4]	@ (8001dbc <TSK_SetStopPermanencyTimeM1+0x8>)
 8001db6:	8018      	strh	r0, [r3, #0]
}
 8001db8:	4770      	bx	lr
 8001dba:	bf00      	nop
 8001dbc:	20000ed6 	.word	0x20000ed6

08001dc0 <TSK_StopPermanencyTimeHasElapsedM1>:
  * @retval bool true if time is elapsed, false otherwise
  */
__weak bool TSK_StopPermanencyTimeHasElapsedM1(void)
{
  bool retVal = false;
  if (hStopPermanencyCounterM1 == 0)
 8001dc0:	4b03      	ldr	r3, [pc, #12]	@ (8001dd0 <TSK_StopPermanencyTimeHasElapsedM1+0x10>)
 8001dc2:	8818      	ldrh	r0, [r3, #0]
 8001dc4:	b280      	uxth	r0, r0
  {
    retVal = true;
  }
  return (retVal);
}
 8001dc6:	fab0 f080 	clz	r0, r0
 8001dca:	0940      	lsrs	r0, r0, #5
 8001dcc:	4770      	bx	lr
 8001dce:	bf00      	nop
 8001dd0:	20000ed6 	.word	0x20000ed6

08001dd4 <TSK_MediumFrequencyTaskM1>:
{
 8001dd4:	b530      	push	{r4, r5, lr}
 8001dd6:	b083      	sub	sp, #12
  int16_t wAux = 0;
 8001dd8:	2300      	movs	r3, #0
  bool IsSpeedReliable = HALL_CalcAvrgMecSpeedUnit( &HALL_M1, &wAux );
 8001dda:	f10d 0106 	add.w	r1, sp, #6
 8001dde:	484d      	ldr	r0, [pc, #308]	@ (8001f14 <TSK_MediumFrequencyTaskM1+0x140>)
  int16_t wAux = 0;
 8001de0:	f8ad 3006 	strh.w	r3, [sp, #6]
  bool IsSpeedReliable = HALL_CalcAvrgMecSpeedUnit( &HALL_M1, &wAux );
 8001de4:	f006 f920 	bl	8008028 <HALL_CalcAvrgMecSpeedUnit>
  PQD_CalcElMotorPower( pMPM[M1] );
 8001de8:	4d4b      	ldr	r5, [pc, #300]	@ (8001f18 <TSK_MediumFrequencyTaskM1+0x144>)
  bool IsSpeedReliable = HALL_CalcAvrgMecSpeedUnit( &HALL_M1, &wAux );
 8001dea:	4604      	mov	r4, r0
  PQD_CalcElMotorPower( pMPM[M1] );
 8001dec:	6828      	ldr	r0, [r5, #0]
 8001dee:	f006 fed1 	bl	8008b94 <PQD_CalcElMotorPower>
  StateM1 = STM_GetState( &STM[M1] );
 8001df2:	484a      	ldr	r0, [pc, #296]	@ (8001f1c <TSK_MediumFrequencyTaskM1+0x148>)
 8001df4:	f007 fb0c 	bl	8009410 <STM_GetState>
  switch ( StateM1 )
 8001df8:	1ec3      	subs	r3, r0, #3
 8001dfa:	2b0f      	cmp	r3, #15
 8001dfc:	d81b      	bhi.n	8001e36 <TSK_MediumFrequencyTaskM1+0x62>
 8001dfe:	e8df f003 	tbb	[pc, r3]
 8001e02:	392d      	.short	0x392d
 8001e04:	6008513e 	.word	0x6008513e
 8001e08:	1a1a1a69 	.word	0x1a1a1a69
 8001e0c:	6e1a1a1a 	.word	0x6e1a1a1a
 8001e10:	1c7c      	.short	0x1c7c
    ICS_SwitchOffPWM( pwmcHandle[M1] );
 8001e12:	4b43      	ldr	r3, [pc, #268]	@ (8001f20 <TSK_MediumFrequencyTaskM1+0x14c>)
 8001e14:	6818      	ldr	r0, [r3, #0]
 8001e16:	f006 fcd1 	bl	80087bc <ICS_SwitchOffPWM>
    FOC_Clear( M1 );
 8001e1a:	2000      	movs	r0, #0
 8001e1c:	f7ff fe80 	bl	8001b20 <FOC_Clear>
    MPM_Clear( (MotorPowMeas_Handle_t*) pMPM[M1] );
 8001e20:	6828      	ldr	r0, [r5, #0]
 8001e22:	f006 fdcf 	bl	80089c4 <MPM_Clear>
    TSK_SetStopPermanencyTimeM1( STOPPERMANENCY_TICKS );
 8001e26:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8001e2a:	f7ff ffc3 	bl	8001db4 <TSK_SetStopPermanencyTimeM1>
    STM_NextState( &STM[M1], STOP );
 8001e2e:	483b      	ldr	r0, [pc, #236]	@ (8001f1c <TSK_MediumFrequencyTaskM1+0x148>)
 8001e30:	2108      	movs	r1, #8
 8001e32:	f007 fa73 	bl	800931c <STM_NextState>
}
 8001e36:	b003      	add	sp, #12
 8001e38:	bd30      	pop	{r4, r5, pc}
    HALL_Clear( &HALL_M1 );
 8001e3a:	4836      	ldr	r0, [pc, #216]	@ (8001f14 <TSK_MediumFrequencyTaskM1+0x140>)
 8001e3c:	f006 f82e 	bl	8007e9c <HALL_Clear>
    if ( STM_NextState( &STM[M1], START ) == true )
 8001e40:	4836      	ldr	r0, [pc, #216]	@ (8001f1c <TSK_MediumFrequencyTaskM1+0x148>)
 8001e42:	2104      	movs	r1, #4
 8001e44:	f007 fa6a 	bl	800931c <STM_NextState>
 8001e48:	2800      	cmp	r0, #0
 8001e4a:	d0f4      	beq.n	8001e36 <TSK_MediumFrequencyTaskM1+0x62>
      FOC_Clear( M1 );
 8001e4c:	2000      	movs	r0, #0
 8001e4e:	f7ff fe67 	bl	8001b20 <FOC_Clear>
      ICS_SwitchOnPWM( pwmcHandle[M1] );
 8001e52:	4b33      	ldr	r3, [pc, #204]	@ (8001f20 <TSK_MediumFrequencyTaskM1+0x14c>)
 8001e54:	6818      	ldr	r0, [r3, #0]
 8001e56:	f006 fc71 	bl	800873c <ICS_SwitchOnPWM>
 8001e5a:	e7ec      	b.n	8001e36 <TSK_MediumFrequencyTaskM1+0x62>
    ICS_TurnOnLowSides( pwmcHandle[M1] );
 8001e5c:	4b30      	ldr	r3, [pc, #192]	@ (8001f20 <TSK_MediumFrequencyTaskM1+0x14c>)
 8001e5e:	6818      	ldr	r0, [r3, #0]
 8001e60:	f006 fc46 	bl	80086f0 <ICS_TurnOnLowSides>
    TSK_SetChargeBootCapDelayM1( CHARGE_BOOT_CAP_TICKS );
 8001e64:	2014      	movs	r0, #20
 8001e66:	f7ff ff95 	bl	8001d94 <TSK_SetChargeBootCapDelayM1>
    STM_NextState( &STM[M1], CHARGE_BOOT_CAP );
 8001e6a:	2110      	movs	r1, #16
 8001e6c:	482b      	ldr	r0, [pc, #172]	@ (8001f1c <TSK_MediumFrequencyTaskM1+0x148>)
 8001e6e:	f007 fa55 	bl	800931c <STM_NextState>
    break;
 8001e72:	e7e0      	b.n	8001e36 <TSK_MediumFrequencyTaskM1+0x62>
        STM_NextState( &STM[M1], START_RUN ); /* only for sensored*/
 8001e74:	2105      	movs	r1, #5
 8001e76:	4829      	ldr	r0, [pc, #164]	@ (8001f1c <TSK_MediumFrequencyTaskM1+0x148>)
 8001e78:	f007 fa50 	bl	800931c <STM_NextState>
    break;
 8001e7c:	e7db      	b.n	8001e36 <TSK_MediumFrequencyTaskM1+0x62>
	  FOC_InitAdditionalMethods(M1);
 8001e7e:	2000      	movs	r0, #0
 8001e80:	f7ff ff70 	bl	8001d64 <FOC_InitAdditionalMethods>
      FOC_CalcCurrRef( M1 );
 8001e84:	2000      	movs	r0, #0
 8001e86:	f7ff ff6f 	bl	8001d68 <FOC_CalcCurrRef>
      STM_NextState( &STM[M1], RUN );
 8001e8a:	2106      	movs	r1, #6
 8001e8c:	4823      	ldr	r0, [pc, #140]	@ (8001f1c <TSK_MediumFrequencyTaskM1+0x148>)
 8001e8e:	f007 fa45 	bl	800931c <STM_NextState>
    STC_ForceSpeedReferenceToCurrentSpeed( pSTC[M1] ); /* Init the reference speed to current speed */
 8001e92:	4b24      	ldr	r3, [pc, #144]	@ (8001f24 <TSK_MediumFrequencyTaskM1+0x150>)
 8001e94:	6818      	ldr	r0, [r3, #0]
 8001e96:	f007 fa11 	bl	80092bc <STC_ForceSpeedReferenceToCurrentSpeed>
    MCI_ExecBufferedCommands( oMCInterface[M1] ); /* Exec the speed ramp after changing of the speed sensor */
 8001e9a:	4b23      	ldr	r3, [pc, #140]	@ (8001f28 <TSK_MediumFrequencyTaskM1+0x154>)
 8001e9c:	6818      	ldr	r0, [r3, #0]
 8001e9e:	f7ff fc51 	bl	8001744 <MCI_ExecBufferedCommands>
    break;
 8001ea2:	e7c8      	b.n	8001e36 <TSK_MediumFrequencyTaskM1+0x62>
    MCI_ExecBufferedCommands( oMCInterface[M1] );
 8001ea4:	4b20      	ldr	r3, [pc, #128]	@ (8001f28 <TSK_MediumFrequencyTaskM1+0x154>)
 8001ea6:	6818      	ldr	r0, [r3, #0]
 8001ea8:	f7ff fc4c 	bl	8001744 <MCI_ExecBufferedCommands>
    FOC_CalcCurrRef( M1 );
 8001eac:	2000      	movs	r0, #0
 8001eae:	f7ff ff5b 	bl	8001d68 <FOC_CalcCurrRef>
    if( !IsSpeedReliable )
 8001eb2:	2c00      	cmp	r4, #0
 8001eb4:	d1bf      	bne.n	8001e36 <TSK_MediumFrequencyTaskM1+0x62>
      STM_FaultProcessing( &STM[M1], MC_SPEED_FDBK, 0 );
 8001eb6:	4622      	mov	r2, r4
 8001eb8:	2120      	movs	r1, #32
 8001eba:	4818      	ldr	r0, [pc, #96]	@ (8001f1c <TSK_MediumFrequencyTaskM1+0x148>)
 8001ebc:	f007 fa0c 	bl	80092d8 <STM_FaultProcessing>
 8001ec0:	e7b9      	b.n	8001e36 <TSK_MediumFrequencyTaskM1+0x62>
    if ( TSK_StopPermanencyTimeHasElapsedM1() )
 8001ec2:	f7ff ff7d 	bl	8001dc0 <TSK_StopPermanencyTimeHasElapsedM1>
 8001ec6:	2800      	cmp	r0, #0
 8001ec8:	d0b5      	beq.n	8001e36 <TSK_MediumFrequencyTaskM1+0x62>
      STM_NextState( &STM[M1], STOP_IDLE );
 8001eca:	2109      	movs	r1, #9
 8001ecc:	4813      	ldr	r0, [pc, #76]	@ (8001f1c <TSK_MediumFrequencyTaskM1+0x148>)
 8001ece:	f007 fa25 	bl	800931c <STM_NextState>
 8001ed2:	e7b0      	b.n	8001e36 <TSK_MediumFrequencyTaskM1+0x62>
    STM_NextState( &STM[M1], IDLE );
 8001ed4:	2100      	movs	r1, #0
 8001ed6:	4811      	ldr	r0, [pc, #68]	@ (8001f1c <TSK_MediumFrequencyTaskM1+0x148>)
 8001ed8:	f007 fa20 	bl	800931c <STM_NextState>
}
 8001edc:	e7ab      	b.n	8001e36 <TSK_MediumFrequencyTaskM1+0x62>
    if ( TSK_ChargeBootCapDelayHasElapsedM1() )
 8001ede:	f7ff ff5f 	bl	8001da0 <TSK_ChargeBootCapDelayHasElapsedM1>
 8001ee2:	2800      	cmp	r0, #0
 8001ee4:	d0a7      	beq.n	8001e36 <TSK_MediumFrequencyTaskM1+0x62>
      PWMC_CurrentReadingCalibr( pwmcHandle[M1], CRC_START );
 8001ee6:	4b0e      	ldr	r3, [pc, #56]	@ (8001f20 <TSK_MediumFrequencyTaskM1+0x14c>)
 8001ee8:	2100      	movs	r1, #0
 8001eea:	6818      	ldr	r0, [r3, #0]
 8001eec:	f007 f800 	bl	8008ef0 <PWMC_CurrentReadingCalibr>
      STM_NextState(&STM[M1],OFFSET_CALIB);
 8001ef0:	2111      	movs	r1, #17
 8001ef2:	480a      	ldr	r0, [pc, #40]	@ (8001f1c <TSK_MediumFrequencyTaskM1+0x148>)
 8001ef4:	f007 fa12 	bl	800931c <STM_NextState>
 8001ef8:	e79d      	b.n	8001e36 <TSK_MediumFrequencyTaskM1+0x62>
    if ( PWMC_CurrentReadingCalibr( pwmcHandle[M1], CRC_EXEC ) )
 8001efa:	4b09      	ldr	r3, [pc, #36]	@ (8001f20 <TSK_MediumFrequencyTaskM1+0x14c>)
 8001efc:	2101      	movs	r1, #1
 8001efe:	6818      	ldr	r0, [r3, #0]
 8001f00:	f006 fff6 	bl	8008ef0 <PWMC_CurrentReadingCalibr>
 8001f04:	2800      	cmp	r0, #0
 8001f06:	d096      	beq.n	8001e36 <TSK_MediumFrequencyTaskM1+0x62>
      STM_NextState( &STM[M1], CLEAR );
 8001f08:	2112      	movs	r1, #18
 8001f0a:	4804      	ldr	r0, [pc, #16]	@ (8001f1c <TSK_MediumFrequencyTaskM1+0x148>)
 8001f0c:	f007 fa06 	bl	800931c <STM_NextState>
 8001f10:	e791      	b.n	8001e36 <TSK_MediumFrequencyTaskM1+0x62>
 8001f12:	bf00      	nop
 8001f14:	20000260 	.word	0x20000260
 8001f18:	20000ee4 	.word	0x20000ee4
 8001f1c:	20000f04 	.word	0x20000f04
 8001f20:	20000ee8 	.word	0x20000ee8
 8001f24:	20000f00 	.word	0x20000f00
 8001f28:	20000f60 	.word	0x20000f60

08001f2c <MC_Scheduler>:
{
 8001f2c:	b538      	push	{r3, r4, r5, lr}
  if (bMCBootCompleted == 1)
 8001f2e:	4b11      	ldr	r3, [pc, #68]	@ (8001f74 <MC_Scheduler+0x48>)
 8001f30:	781c      	ldrb	r4, [r3, #0]
 8001f32:	2c01      	cmp	r4, #1
 8001f34:	d000      	beq.n	8001f38 <MC_Scheduler+0xc>
}
 8001f36:	bd38      	pop	{r3, r4, r5, pc}
    if(hMFTaskCounterM1 > 0u)
 8001f38:	4d0f      	ldr	r5, [pc, #60]	@ (8001f78 <MC_Scheduler+0x4c>)
 8001f3a:	882b      	ldrh	r3, [r5, #0]
 8001f3c:	b29b      	uxth	r3, r3
 8001f3e:	b1ab      	cbz	r3, 8001f6c <MC_Scheduler+0x40>
      hMFTaskCounterM1--;
 8001f40:	882b      	ldrh	r3, [r5, #0]
 8001f42:	3b01      	subs	r3, #1
 8001f44:	b29b      	uxth	r3, r3
 8001f46:	802b      	strh	r3, [r5, #0]
    if(hBootCapDelayCounterM1 > 0u)
 8001f48:	4a0c      	ldr	r2, [pc, #48]	@ (8001f7c <MC_Scheduler+0x50>)
 8001f4a:	8813      	ldrh	r3, [r2, #0]
 8001f4c:	b29b      	uxth	r3, r3
 8001f4e:	b11b      	cbz	r3, 8001f58 <MC_Scheduler+0x2c>
      hBootCapDelayCounterM1--;
 8001f50:	8813      	ldrh	r3, [r2, #0]
 8001f52:	3b01      	subs	r3, #1
 8001f54:	b29b      	uxth	r3, r3
 8001f56:	8013      	strh	r3, [r2, #0]
    if(hStopPermanencyCounterM1 > 0u)
 8001f58:	4a09      	ldr	r2, [pc, #36]	@ (8001f80 <MC_Scheduler+0x54>)
 8001f5a:	8813      	ldrh	r3, [r2, #0]
 8001f5c:	b29b      	uxth	r3, r3
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d0e9      	beq.n	8001f36 <MC_Scheduler+0xa>
      hStopPermanencyCounterM1--;
 8001f62:	8813      	ldrh	r3, [r2, #0]
 8001f64:	3b01      	subs	r3, #1
 8001f66:	b29b      	uxth	r3, r3
 8001f68:	8013      	strh	r3, [r2, #0]
}
 8001f6a:	bd38      	pop	{r3, r4, r5, pc}
      TSK_MediumFrequencyTaskM1();
 8001f6c:	f7ff ff32 	bl	8001dd4 <TSK_MediumFrequencyTaskM1>
      hMFTaskCounterM1 = MF_TASK_OCCURENCE_TICKS;
 8001f70:	802c      	strh	r4, [r5, #0]
 8001f72:	e7e9      	b.n	8001f48 <MC_Scheduler+0x1c>
 8001f74:	20000ed4 	.word	0x20000ed4
 8001f78:	20000eda 	.word	0x20000eda
 8001f7c:	20000ed8 	.word	0x20000ed8
 8001f80:	20000ed6 	.word	0x20000ed6

08001f84 <MC_RunMotorControlTasks>:
{
 8001f84:	b508      	push	{r3, lr}
  if ( bMCBootCompleted ) {
 8001f86:	4b05      	ldr	r3, [pc, #20]	@ (8001f9c <MC_RunMotorControlTasks+0x18>)
 8001f88:	781b      	ldrb	r3, [r3, #0]
 8001f8a:	b903      	cbnz	r3, 8001f8e <MC_RunMotorControlTasks+0xa>
}
 8001f8c:	bd08      	pop	{r3, pc}
    MC_Scheduler();
 8001f8e:	f7ff ffcd 	bl	8001f2c <MC_Scheduler>
}
 8001f92:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    UI_Scheduler();
 8001f96:	f001 b9b7 	b.w	8003308 <UI_Scheduler>
 8001f9a:	bf00      	nop
 8001f9c:	20000ed4 	.word	0x20000ed4

08001fa0 <TSK_HighFrequencyTask>:
  * subsystem (see the state machine(s)).
  *
  * @retval Number of the  motor instance which FOC loop was executed.
  */
__weak uint8_t TSK_HighFrequencyTask(void)
{
 8001fa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  /* USER CODE END HighFrequencyTask 0 */

  uint8_t bMotorNbr = 0;
  uint16_t hFOCreturn;

  HALL_CalcElAngle (&HALL_M1);
 8001fa4:	4830      	ldr	r0, [pc, #192]	@ (8002068 <TSK_HighFrequencyTask+0xc8>)
  uint16_t hCodeError;
  SpeednPosFdbk_Handle_t *speedHandle;

  speedHandle = STC_GetSpeedSensor(pSTC[M1]);
  hElAngle = SPD_GetElAngle(speedHandle);
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 8001fa6:	f8df 80dc 	ldr.w	r8, [pc, #220]	@ 8002084 <TSK_HighFrequencyTask+0xe4>
  Ialphabeta = MCM_Clarke(Iab);
  Iqd = MCM_Park(Ialphabeta, hElAngle);
  Vqd.q = PI_Controller(pPIDIq[M1],
            (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8001faa:	4c30      	ldr	r4, [pc, #192]	@ (800206c <TSK_HighFrequencyTask+0xcc>)
{
 8001fac:	b086      	sub	sp, #24
  HALL_CalcElAngle (&HALL_M1);
 8001fae:	f006 f81d 	bl	8007fec <HALL_CalcElAngle>
  speedHandle = STC_GetSpeedSensor(pSTC[M1]);
 8001fb2:	4b2f      	ldr	r3, [pc, #188]	@ (8002070 <TSK_HighFrequencyTask+0xd0>)
 8001fb4:	6818      	ldr	r0, [r3, #0]
 8001fb6:	f007 f8bb 	bl	8009130 <STC_GetSpeedSensor>
 8001fba:	4607      	mov	r7, r0
  hElAngle = SPD_GetElAngle(speedHandle);
 8001fbc:	f007 f856 	bl	800906c <SPD_GetElAngle>
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 8001fc0:	a903      	add	r1, sp, #12
  hElAngle = SPD_GetElAngle(speedHandle);
 8001fc2:	4605      	mov	r5, r0
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 8001fc4:	f8d8 0000 	ldr.w	r0, [r8]
 8001fc8:	f006 fe72 	bl	8008cb0 <PWMC_GetPhaseCurrents>
  Ialphabeta = MCM_Clarke(Iab);
 8001fcc:	9803      	ldr	r0, [sp, #12]
 8001fce:	f7ff fc99 	bl	8001904 <MCM_Clarke>
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8001fd2:	4629      	mov	r1, r5
  Ialphabeta = MCM_Clarke(Iab);
 8001fd4:	9004      	str	r0, [sp, #16]
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8001fd6:	f7ff fd0b 	bl	80019f0 <MCM_Park>
  Vqd.q = PI_Controller(pPIDIq[M1],
 8001fda:	4b26      	ldr	r3, [pc, #152]	@ (8002074 <TSK_HighFrequencyTask+0xd4>)
            (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8001fdc:	f9b4 1010 	ldrsh.w	r1, [r4, #16]
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8001fe0:	9001      	str	r0, [sp, #4]
            (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8001fe2:	b200      	sxth	r0, r0
  Vqd.q = PI_Controller(pPIDIq[M1],
 8001fe4:	1a09      	subs	r1, r1, r0
 8001fe6:	6818      	ldr	r0, [r3, #0]
 8001fe8:	f006 fd94 	bl	8008b14 <PI_Controller>

  Vqd.d = PI_Controller(pPIDId[M1],
            (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
 8001fec:	f9bd 3006 	ldrsh.w	r3, [sp, #6]
 8001ff0:	f9b4 1012 	ldrsh.w	r1, [r4, #18]
  Vqd.d = PI_Controller(pPIDId[M1],
 8001ff4:	1ac9      	subs	r1, r1, r3
 8001ff6:	4b20      	ldr	r3, [pc, #128]	@ (8002078 <TSK_HighFrequencyTask+0xd8>)
  Vqd.q = PI_Controller(pPIDIq[M1],
 8001ff8:	4606      	mov	r6, r0
  Vqd.d = PI_Controller(pPIDId[M1],
 8001ffa:	6818      	ldr	r0, [r3, #0]
 8001ffc:	f006 fd8a 	bl	8008b14 <PI_Controller>

  Vqd = Circle_Limitation(pCLM[M1], Vqd);
 8002000:	4b1e      	ldr	r3, [pc, #120]	@ (800207c <TSK_HighFrequencyTask+0xdc>)
 8002002:	f8ad 6008 	strh.w	r6, [sp, #8]
 8002006:	f8ad 000a 	strh.w	r0, [sp, #10]
 800200a:	9902      	ldr	r1, [sp, #8]
 800200c:	6818      	ldr	r0, [r3, #0]
 800200e:	f005 fe65 	bl	8007cdc <Circle_Limitation>
 8002012:	4606      	mov	r6, r0
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*REV_PARK_ANGLE_COMPENSATION_FACTOR;
 8002014:	4638      	mov	r0, r7
  Vqd = Circle_Limitation(pCLM[M1], Vqd);
 8002016:	9602      	str	r6, [sp, #8]
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*REV_PARK_ANGLE_COMPENSATION_FACTOR;
 8002018:	f007 f830 	bl	800907c <SPD_GetInstElSpeedDpp>
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 800201c:	4629      	mov	r1, r5
 800201e:	9802      	ldr	r0, [sp, #8]
 8002020:	f7ff fd28 	bl	8001a74 <MCM_Rev_Park>
 8002024:	4601      	mov	r1, r0
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8002026:	f8d8 0000 	ldr.w	r0, [r8]
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 800202a:	9105      	str	r1, [sp, #20]
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 800202c:	f006 fe42 	bl	8008cb4 <PWMC_SetPhaseVoltage>
  FOCVars[M1].Vqd = Vqd;
  FOCVars[M1].Iab = Iab;
 8002030:	9b03      	ldr	r3, [sp, #12]
  FOCVars[M1].Ialphabeta = Ialphabeta;
 8002032:	9a04      	ldr	r2, [sp, #16]
  FOCVars[M1].Iab = Iab;
 8002034:	6023      	str	r3, [r4, #0]
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8002036:	4601      	mov	r1, r0
  FOCVars[M1].Iqd = Iqd;
 8002038:	9b01      	ldr	r3, [sp, #4]
  FOCVars[M1].Valphabeta = Valphabeta;
 800203a:	9805      	ldr	r0, [sp, #20]
  FOCVars[M1].Vqd = Vqd;
 800203c:	f8c4 6016 	str.w	r6, [r4, #22]
  if(hFOCreturn == MC_FOC_DURATION)
 8002040:	2901      	cmp	r1, #1
  FOCVars[M1].Ialphabeta = Ialphabeta;
 8002042:	6062      	str	r2, [r4, #4]
  FOCVars[M1].Iqd = Iqd;
 8002044:	60e3      	str	r3, [r4, #12]
  FOCVars[M1].Valphabeta = Valphabeta;
 8002046:	f8c4 001a 	str.w	r0, [r4, #26]
  FOCVars[M1].hElAngle = hElAngle;
 800204a:	8425      	strh	r5, [r4, #32]
  if(hFOCreturn == MC_FOC_DURATION)
 800204c:	d003      	beq.n	8002056 <TSK_HighFrequencyTask+0xb6>
}
 800204e:	2000      	movs	r0, #0
 8002050:	b006      	add	sp, #24
 8002052:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    STM_FaultProcessing(&STM[M1], MC_FOC_DURATION, 0);
 8002056:	2200      	movs	r2, #0
 8002058:	4809      	ldr	r0, [pc, #36]	@ (8002080 <TSK_HighFrequencyTask+0xe0>)
 800205a:	f007 f93d 	bl	80092d8 <STM_FaultProcessing>
}
 800205e:	2000      	movs	r0, #0
 8002060:	b006      	add	sp, #24
 8002062:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002066:	bf00      	nop
 8002068:	20000260 	.word	0x20000260
 800206c:	20000f80 	.word	0x20000f80
 8002070:	20000f00 	.word	0x20000f00
 8002074:	20000ef8 	.word	0x20000ef8
 8002078:	20000ef4 	.word	0x20000ef4
 800207c:	20000ee0 	.word	0x20000ee0
 8002080:	20000f04 	.word	0x20000f04
 8002084:	20000ee8 	.word	0x20000ee8

08002088 <TSK_SafetyTask_PWMOFF>:
  * @param  bMotor Motor reference number defined
  *         \link Motors_reference_number here \endlink
  * @retval None
  */
__weak void TSK_SafetyTask_PWMOFF(uint8_t bMotor)
{
 8002088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* USER CODE END TSK_SafetyTask_PWMOFF 0 */

  uint16_t CodeReturn = MC_NO_ERROR;
  uint16_t errMask[NBR_OF_MOTORS] = {VBUS_TEMP_ERR_MASK};

  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
 800208a:	4b20      	ldr	r3, [pc, #128]	@ (800210c <TSK_SafetyTask_PWMOFF+0x84>)
  CodeReturn |= PWMC_CheckOverCurrent(pwmcHandle[bMotor]);                    /* check for fault. It return MC_BREAK_IN or MC_NO_FAULTS
 800208c:	4e20      	ldr	r6, [pc, #128]	@ (8002110 <TSK_SafetyTask_PWMOFF+0x88>)
{
 800208e:	4604      	mov	r4, r0
  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
 8002090:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8002094:	f006 fcec 	bl	8008a70 <NTC_CalcAvTemp>
 8002098:	4605      	mov	r5, r0
  CodeReturn |= PWMC_CheckOverCurrent(pwmcHandle[bMotor]);                    /* check for fault. It return MC_BREAK_IN or MC_NO_FAULTS
 800209a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800209e:	f006 ff47 	bl	8008f30 <PWMC_CheckOverCurrent>
  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
 80020a2:	f025 0508 	bic.w	r5, r5, #8
  CodeReturn |= PWMC_CheckOverCurrent(pwmcHandle[bMotor]);                    /* check for fault. It return MC_BREAK_IN or MC_NO_FAULTS
 80020a6:	4305      	orrs	r5, r0
 80020a8:	b2ad      	uxth	r5, r5
                                                                                 (for STM32F30x can return MC_OVER_VOLT in case of HW Overvoltage) */
  if(bMotor == M1)
 80020aa:	b334      	cbz	r4, 80020fa <TSK_SafetyTask_PWMOFF+0x72>
  {
    CodeReturn |=  errMask[bMotor] &RVBS_CalcAvVbus(pBusSensorM1);
  }

  STM_FaultProcessing(&STM[bMotor], CodeReturn, ~CodeReturn); /* Update the STM according error code */
 80020ac:	4f19      	ldr	r7, [pc, #100]	@ (8002114 <TSK_SafetyTask_PWMOFF+0x8c>)
 80020ae:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 80020b2:	eb07 0743 	add.w	r7, r7, r3, lsl #1
 80020b6:	43ea      	mvns	r2, r5
 80020b8:	b292      	uxth	r2, r2
 80020ba:	4629      	mov	r1, r5
 80020bc:	4638      	mov	r0, r7
 80020be:	f007 f90b 	bl	80092d8 <STM_FaultProcessing>
  switch (STM_GetState(&STM[bMotor])) /* Acts on PWM outputs in case of faults */
 80020c2:	4638      	mov	r0, r7
 80020c4:	f007 f9a4 	bl	8009410 <STM_GetState>
 80020c8:	280a      	cmp	r0, #10
 80020ca:	d002      	beq.n	80020d2 <TSK_SafetyTask_PWMOFF+0x4a>
 80020cc:	280b      	cmp	r0, #11
 80020ce:	d00e      	beq.n	80020ee <TSK_SafetyTask_PWMOFF+0x66>
    break;
  }
  /* USER CODE BEGIN TSK_SafetyTask_PWMOFF 3 */

  /* USER CODE END TSK_SafetyTask_PWMOFF 3 */
}
 80020d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 80020d2:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80020d6:	f006 ff09 	bl	8008eec <PWMC_SwitchOffPWM>
    FOC_Clear(bMotor);
 80020da:	4620      	mov	r0, r4
 80020dc:	f7ff fd20 	bl	8001b20 <FOC_Clear>
    MPM_Clear((MotorPowMeas_Handle_t*)pMPM[bMotor]);
 80020e0:	4b0d      	ldr	r3, [pc, #52]	@ (8002118 <TSK_SafetyTask_PWMOFF+0x90>)
 80020e2:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
}
 80020e6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    MPM_Clear((MotorPowMeas_Handle_t*)pMPM[bMotor]);
 80020ea:	f006 bc6b 	b.w	80089c4 <MPM_Clear>
    PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 80020ee:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
}
 80020f2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 80020f6:	f006 bef9 	b.w	8008eec <PWMC_SwitchOffPWM>
    CodeReturn |=  errMask[bMotor] &RVBS_CalcAvVbus(pBusSensorM1);
 80020fa:	4b08      	ldr	r3, [pc, #32]	@ (800211c <TSK_SafetyTask_PWMOFF+0x94>)
 80020fc:	6818      	ldr	r0, [r3, #0]
 80020fe:	f006 ff51 	bl	8008fa4 <RVBS_CalcAvVbus>
 8002102:	f020 0008 	bic.w	r0, r0, #8
 8002106:	4305      	orrs	r5, r0
 8002108:	b2ad      	uxth	r5, r5
 800210a:	e7cf      	b.n	80020ac <TSK_SafetyTask_PWMOFF+0x24>
 800210c:	20000eec 	.word	0x20000eec
 8002110:	20000ee8 	.word	0x20000ee8
 8002114:	20000f04 	.word	0x20000f04
 8002118:	20000ee4 	.word	0x20000ee4
 800211c:	20000ef0 	.word	0x20000ef0

08002120 <TSK_SafetyTask>:
{
 8002120:	b508      	push	{r3, lr}
  if (bMCBootCompleted == 1)
 8002122:	4b06      	ldr	r3, [pc, #24]	@ (800213c <TSK_SafetyTask+0x1c>)
 8002124:	781b      	ldrb	r3, [r3, #0]
 8002126:	2b01      	cmp	r3, #1
 8002128:	d000      	beq.n	800212c <TSK_SafetyTask+0xc>
}
 800212a:	bd08      	pop	{r3, pc}
    TSK_SafetyTask_PWMOFF(M1);
 800212c:	2000      	movs	r0, #0
 800212e:	f7ff ffab 	bl	8002088 <TSK_SafetyTask_PWMOFF>
}
 8002132:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCM_ExecUserConv ();
 8002136:	f000 bda5 	b.w	8002c84 <RCM_ExecUserConv>
 800213a:	bf00      	nop
 800213c:	20000ed4 	.word	0x20000ed4

08002140 <TSK_HardwareFaultTask>:
  *
  *  This function is to be executed when a general hardware failure has been detected
  * by the microcontroller and is used to put the system in safety condition.
  */
__weak void TSK_HardwareFaultTask(void)
{
 8002140:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TSK_HardwareFaultTask 0 */

  /* USER CODE END TSK_HardwareFaultTask 0 */

  ICS_SwitchOffPWM(pwmcHandle[M1]);
 8002142:	4b05      	ldr	r3, [pc, #20]	@ (8002158 <TSK_HardwareFaultTask+0x18>)
 8002144:	6818      	ldr	r0, [r3, #0]
 8002146:	f006 fb39 	bl	80087bc <ICS_SwitchOffPWM>
  STM_FaultProcessing(&STM[M1], MC_SW_ERROR, 0);
  /* USER CODE BEGIN TSK_HardwareFaultTask 1 */

  /* USER CODE END TSK_HardwareFaultTask 1 */
}
 800214a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  STM_FaultProcessing(&STM[M1], MC_SW_ERROR, 0);
 800214e:	4803      	ldr	r0, [pc, #12]	@ (800215c <TSK_HardwareFaultTask+0x1c>)
 8002150:	2200      	movs	r2, #0
 8002152:	2180      	movs	r1, #128	@ 0x80
 8002154:	f007 b8c0 	b.w	80092d8 <STM_FaultProcessing>
 8002158:	20000ee8 	.word	0x20000ee8
 800215c:	20000f04 	.word	0x20000f04

08002160 <startMediumFrequencyTask>:

/* startMediumFrequencyTask function */
void startMediumFrequencyTask(void const * argument)
{
 8002160:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MF task 1 */
  /* Infinite loop */
  for(;;)
  {
    /* delay of 500us */
    vTaskDelay(1);
 8002162:	2001      	movs	r0, #1
 8002164:	f004 ff94 	bl	8007090 <vTaskDelay>
    MC_RunMotorControlTasks();
 8002168:	f7ff ff0c 	bl	8001f84 <MC_RunMotorControlTasks>
  for(;;)
 800216c:	e7f9      	b.n	8002162 <startMediumFrequencyTask+0x2>
 800216e:	bf00      	nop

08002170 <StartSafetyTask>:
  /* USER CODE END MF task 1 */
}

/* startSafetyTask function */
void StartSafetyTask(void const * argument)
{
 8002170:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SF task 1 */
  /* Infinite loop */
  for(;;)
  {
    /* delay of 500us */
    vTaskDelay(1);
 8002172:	2001      	movs	r0, #1
 8002174:	f004 ff8c 	bl	8007090 <vTaskDelay>
    TSK_SafetyTask();
 8002178:	f7ff ffd2 	bl	8002120 <TSK_SafetyTask>
  for(;;)
 800217c:	e7f9      	b.n	8002172 <StartSafetyTask+0x2>
 800217e:	bf00      	nop

08002180 <mc_lock_pins>:

 /**
  * @brief  Locks GPIO pins used for Motor Control to prevent accidental reconfiguration
  */
__weak void mc_lock_pins (void)
{
 8002180:	b410      	push	{r4}
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  __IO uint32_t temp;
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002182:	4a3a      	ldr	r2, [pc, #232]	@ (800226c <mc_lock_pins+0xec>)
 8002184:	4b3a      	ldr	r3, [pc, #232]	@ (8002270 <mc_lock_pins+0xf0>)
 8002186:	61d3      	str	r3, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002188:	2110      	movs	r1, #16
 800218a:	61d1      	str	r1, [r2, #28]
 800218c:	b08d      	sub	sp, #52	@ 0x34
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800218e:	61d3      	str	r3, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002190:	69d2      	ldr	r2, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002192:	4b38      	ldr	r3, [pc, #224]	@ (8002274 <mc_lock_pins+0xf4>)
  temp = READ_REG(GPIOx->LCKR);
 8002194:	920b      	str	r2, [sp, #44]	@ 0x2c
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002196:	2102      	movs	r1, #2
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002198:	4a37      	ldr	r2, [pc, #220]	@ (8002278 <mc_lock_pins+0xf8>)
  (void) temp;
 800219a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800219c:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800219e:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80021a0:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80021a2:	69da      	ldr	r2, [r3, #28]
 80021a4:	920a      	str	r2, [sp, #40]	@ 0x28
  WRITE_REG(GPIOx->LCKR, PinMask);
 80021a6:	2104      	movs	r1, #4
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80021a8:	4a34      	ldr	r2, [pc, #208]	@ (800227c <mc_lock_pins+0xfc>)
  (void) temp;
 80021aa:	980a      	ldr	r0, [sp, #40]	@ 0x28
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80021ac:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80021ae:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80021b0:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80021b2:	69da      	ldr	r2, [r3, #28]
 80021b4:	9209      	str	r2, [sp, #36]	@ 0x24
  WRITE_REG(GPIOx->LCKR, PinMask);
 80021b6:	2101      	movs	r1, #1
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80021b8:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
  (void) temp;
 80021bc:	9809      	ldr	r0, [sp, #36]	@ 0x24
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80021be:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80021c0:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80021c2:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80021c4:	69da      	ldr	r2, [r3, #28]
 80021c6:	9208      	str	r2, [sp, #32]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80021c8:	f44f 7180 	mov.w	r1, #256	@ 0x100
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80021cc:	4a2c      	ldr	r2, [pc, #176]	@ (8002280 <mc_lock_pins+0x100>)
  (void) temp;
 80021ce:	9808      	ldr	r0, [sp, #32]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80021d0:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80021d2:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80021d4:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80021d6:	69da      	ldr	r2, [r3, #28]
 80021d8:	9207      	str	r2, [sp, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80021da:	f44f 3181 	mov.w	r1, #66048	@ 0x10200
  WRITE_REG(GPIOx->LCKR, PinMask);
 80021de:	f44f 7000 	mov.w	r0, #512	@ 0x200
  (void) temp;
 80021e2:	9c07      	ldr	r4, [sp, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80021e4:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80021e6:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80021e8:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80021ea:	69d9      	ldr	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80021ec:	4a25      	ldr	r2, [pc, #148]	@ (8002284 <mc_lock_pins+0x104>)
  temp = READ_REG(GPIOx->LCKR);
 80021ee:	9106      	str	r1, [sp, #24]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80021f0:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80021f4:	f44f 31a0 	mov.w	r1, #81920	@ 0x14000
  (void) temp;
 80021f8:	9c06      	ldr	r4, [sp, #24]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80021fa:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80021fc:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80021fe:	61d1      	str	r1, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002200:	69d1      	ldr	r1, [r2, #28]
 8002202:	9105      	str	r1, [sp, #20]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002204:	f44f 6080 	mov.w	r0, #1024	@ 0x400
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002208:	f44f 3182 	mov.w	r1, #66560	@ 0x10400
  (void) temp;
 800220c:	9c05      	ldr	r4, [sp, #20]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800220e:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002210:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002212:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002214:	69d9      	ldr	r1, [r3, #28]
 8002216:	9104      	str	r1, [sp, #16]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002218:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800221c:	f44f 31c0 	mov.w	r1, #98304	@ 0x18000
  (void) temp;
 8002220:	9c04      	ldr	r4, [sp, #16]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002222:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002224:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002226:	61d1      	str	r1, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002228:	69d1      	ldr	r1, [r2, #28]
 800222a:	9103      	str	r1, [sp, #12]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800222c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002230:	f44f 3190 	mov.w	r1, #73728	@ 0x12000
  (void) temp;
 8002234:	9c03      	ldr	r4, [sp, #12]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002236:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002238:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800223a:	61d1      	str	r1, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 800223c:	69d2      	ldr	r2, [r2, #28]
 800223e:	9202      	str	r2, [sp, #8]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002240:	2108      	movs	r1, #8
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002242:	4a11      	ldr	r2, [pc, #68]	@ (8002288 <mc_lock_pins+0x108>)
  (void) temp;
 8002244:	9802      	ldr	r0, [sp, #8]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002246:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002248:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800224a:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 800224c:	69d9      	ldr	r1, [r3, #28]
 800224e:	9101      	str	r1, [sp, #4]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002250:	3278      	adds	r2, #120	@ 0x78
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002252:	2180      	movs	r1, #128	@ 0x80
  (void) temp;
 8002254:	9801      	ldr	r0, [sp, #4]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002256:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002258:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800225a:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 800225c:	69db      	ldr	r3, [r3, #28]
 800225e:	9300      	str	r3, [sp, #0]
  (void) temp;
 8002260:	9b00      	ldr	r3, [sp, #0]
LL_GPIO_LockPin(M1_PWM_WH_GPIO_Port, M1_PWM_WH_Pin);
LL_GPIO_LockPin(M1_PWM_WL_GPIO_Port, M1_PWM_WL_Pin);
LL_GPIO_LockPin(M1_PWM_UL_GPIO_Port, M1_PWM_UL_Pin);
LL_GPIO_LockPin(M1_BUS_VOLTAGE_GPIO_Port, M1_BUS_VOLTAGE_Pin);
LL_GPIO_LockPin(M1_CURR_AMPL_U_GPIO_Port, M1_CURR_AMPL_U_Pin);
}
 8002262:	b00d      	add	sp, #52	@ 0x34
 8002264:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002268:	4770      	bx	lr
 800226a:	bf00      	nop
 800226c:	40020800 	.word	0x40020800
 8002270:	00010010 	.word	0x00010010
 8002274:	40020000 	.word	0x40020000
 8002278:	00010002 	.word	0x00010002
 800227c:	00010004 	.word	0x00010004
 8002280:	00010100 	.word	0x00010100
 8002284:	40020400 	.word	0x40020400
 8002288:	00010008 	.word	0x00010008

0800228c <MCP_ReceivedFrame>:
* @param  buffer frame data buffer.
* @param  Size size of data frame.
*/
uint8_t uart = 0;
__weak void MCP_ReceivedFrame(MCP_Handle_t *pHandle, uint8_t Code, uint8_t *buffer, uint8_t Size)
{
 800228c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800228e:	460c      	mov	r4, r1
 8002290:	b08d      	sub	sp, #52	@ 0x34
 8002292:	4615      	mov	r5, r2
  bool RequireAck = true;
  bool bNoError = false; // Default is error
 8002294:	2100      	movs	r1, #0
  uint8_t bErrorCode;

  /* Protocol version >3.3 motor selection inside Frame ID */
  uint8_t bMotorSelection = (Code & 0xE0) >> 5; /* Mask: 1110|0000 */
  if (bMotorSelection != 0)
 8002296:	0962      	lsrs	r2, r4, #5
{
 8002298:	4607      	mov	r7, r0
 800229a:	461e      	mov	r6, r3
  bool bNoError = false; // Default is error
 800229c:	f88d 1009 	strb.w	r1, [sp, #9]
  if (bMotorSelection != 0)
 80022a0:	d11f      	bne.n	80022e2 <MCP_ReceivedFrame+0x56>
      Code = MC_PROTOCOL_CODE_NONE; /* Error */
      bErrorCode = ERROR_BAD_MOTOR_SELECTED;
    }
  }

  switch (Code)
 80022a2:	2c1b      	cmp	r4, #27
 80022a4:	d824      	bhi.n	80022f0 <MCP_ReceivedFrame+0x64>
 80022a6:	e8df f014 	tbh	[pc, r4, lsl #1]
 80022aa:	0060      	.short	0x0060
 80022ac:	00b80063 	.word	0x00b80063
 80022b0:	00230151 	.word	0x00230151
 80022b4:	015b0023 	.word	0x015b0023
 80022b8:	003a0184 	.word	0x003a0184
 80022bc:	0216018c 	.word	0x0216018c
 80022c0:	01f601df 	.word	0x01f601df
 80022c4:	002301a0 	.word	0x002301a0
 80022c8:	00230023 	.word	0x00230023
 80022cc:	00600023 	.word	0x00600023
 80022d0:	01be01a9 	.word	0x01be01a9
 80022d4:	00230023 	.word	0x00230023
 80022d8:	00230023 	.word	0x00230023
 80022dc:	00230023 	.word	0x00230023
 80022e0:	01cd      	.short	0x01cd
    if (UI_SetReg(&pHandle->_Super, MC_PROTOCOL_REG_TARGET_MOTOR, bMotorSelection - 1))
 80022e2:	3a01      	subs	r2, #1
 80022e4:	f001 f850 	bl	8003388 <UI_SetReg>
 80022e8:	b198      	cbz	r0, 8002312 <MCP_ReceivedFrame+0x86>
      Code &= 0x1F; /* Mask: 0001|1111 */
 80022ea:	f004 041f 	and.w	r4, r4, #31
 80022ee:	e7d8      	b.n	80022a2 <MCP_ReceivedFrame+0x16>
    }
    break;

  default:
    {
      bErrorCode = ERROR_BAD_FRAME_ID;
 80022f0:	2301      	movs	r3, #1
    break;
  }

  if (RequireAck)
  {
    if (bNoError)
 80022f2:	f89d 0009 	ldrb.w	r0, [sp, #9]
      bErrorCode = ERROR_BAD_FRAME_ID;
 80022f6:	f88d 300e 	strb.w	r3, [sp, #14]
    if (bNoError)
 80022fa:	2800      	cmp	r0, #0
 80022fc:	f040 81f5 	bne.w	80026ea <MCP_ReceivedFrame+0x45e>
    {
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, MC_NULL, 0);
    }
    else
    {
      pHandle->fFcpSend(pHandle->pFCP, ACK_ERROR, &bErrorCode, 1);
 8002300:	e9d7 0406 	ldrd	r0, r4, [r7, #24]
 8002304:	2301      	movs	r3, #1
 8002306:	f10d 020e 	add.w	r2, sp, #14
 800230a:	21ff      	movs	r1, #255	@ 0xff
 800230c:	47a0      	blx	r4
    }
  }
}
 800230e:	b00d      	add	sp, #52	@ 0x34
 8002310:	bdf0      	pop	{r4, r5, r6, r7, pc}
      bErrorCode = ERROR_BAD_MOTOR_SELECTED;
 8002312:	230b      	movs	r3, #11
    if (bNoError)
 8002314:	f89d 0009 	ldrb.w	r0, [sp, #9]
      bErrorCode = ERROR_BAD_MOTOR_SELECTED;
 8002318:	f88d 300e 	strb.w	r3, [sp, #14]
  if (RequireAck)
 800231c:	e7ed      	b.n	80022fa <MCP_ReceivedFrame+0x6e>
      UI_GetRevupData(&pHandle->_Super, buffer[0], &Durationms, &FinalMecSpeedUnit, &FinalTorque);
 800231e:	f10d 000e 	add.w	r0, sp, #14
 8002322:	7829      	ldrb	r1, [r5, #0]
 8002324:	9000      	str	r0, [sp, #0]
 8002326:	ab03      	add	r3, sp, #12
 8002328:	f10d 020a 	add.w	r2, sp, #10
 800232c:	4638      	mov	r0, r7
 800232e:	f001 fb41 	bl	80039b4 <UI_GetRevupData>
      outBuff[4] = (uint8_t)(FinalTorque);
 8002332:	f9bd 000e 	ldrsh.w	r0, [sp, #14]
      outBuff[6] = (uint8_t)(Durationms);
 8002336:	f8bd 100a 	ldrh.w	r1, [sp, #10]
      rpm = (FinalMecSpeedUnit * _RPM) / SPEED_UNIT;
 800233a:	f9bd 300c 	ldrsh.w	r3, [sp, #12]
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, outBuff, 8 );
 800233e:	69fc      	ldr	r4, [r7, #28]
      outBuff[0] = (uint8_t)(rpm);
 8002340:	2200      	movs	r2, #0
 8002342:	f360 0207 	bfi	r2, r0, #0, #8
      outBuff[5] = (uint8_t)(FinalTorque >> 8);
 8002346:	1200      	asrs	r0, r0, #8
      outBuff[0] = (uint8_t)(rpm);
 8002348:	f360 220f 	bfi	r2, r0, #8, #8
 800234c:	f361 4217 	bfi	r2, r1, #16, #8
      rpm = (FinalMecSpeedUnit * _RPM) / SPEED_UNIT;
 8002350:	eb03 0343 	add.w	r3, r3, r3, lsl #1
      outBuff[7] = (uint8_t)(Durationms >> 8);
 8002354:	0a09      	lsrs	r1, r1, #8
      rpm = (FinalMecSpeedUnit * _RPM) / SPEED_UNIT;
 8002356:	005b      	lsls	r3, r3, #1
      outBuff[0] = (uint8_t)(rpm);
 8002358:	f361 621f 	bfi	r2, r1, #24, #8
 800235c:	e9cd 3204 	strd	r3, r2, [sp, #16]
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, outBuff, 8 );
 8002360:	2308      	movs	r3, #8
 8002362:	69b8      	ldr	r0, [r7, #24]
 8002364:	aa04      	add	r2, sp, #16
 8002366:	21f0      	movs	r1, #240	@ 0xf0
 8002368:	47a0      	blx	r4
    if (bNoError)
 800236a:	f89d 0009 	ldrb.w	r0, [sp, #9]
 800236e:	e7c4      	b.n	80022fa <MCP_ReceivedFrame+0x6e>
      MC_Protocol_REG_t bRegID = (MC_Protocol_REG_t)buffer[0];
 8002370:	7829      	ldrb	r1, [r5, #0]
      bErrorCode = ERROR_CODE_WRONG_SET;
 8002372:	2305      	movs	r3, #5
 8002374:	2948      	cmp	r1, #72	@ 0x48
 8002376:	f88d 300e 	strb.w	r3, [sp, #14]
      switch (bRegID)
 800237a:	f200 81fd 	bhi.w	8002778 <MCP_ReceivedFrame+0x4ec>
 800237e:	2948      	cmp	r1, #72	@ 0x48
 8002380:	f200 821c 	bhi.w	80027bc <MCP_ReceivedFrame+0x530>
 8002384:	e8df f011 	tbh	[pc, r1, lsl #1]
 8002388:	021a02fc 	.word	0x021a02fc
 800238c:	02f5021a 	.word	0x02f5021a
 8002390:	024d021a 	.word	0x024d021a
 8002394:	024d024d 	.word	0x024d024d
 8002398:	024d024d 	.word	0x024d024d
 800239c:	024d024d 	.word	0x024d024d
 80023a0:	024d024d 	.word	0x024d024d
 80023a4:	024d024d 	.word	0x024d024d
 80023a8:	022a022a 	.word	0x022a022a
 80023ac:	021a021a 	.word	0x021a021a
 80023b0:	024d024d 	.word	0x024d024d
 80023b4:	024d024d 	.word	0x024d024d
 80023b8:	021a024d 	.word	0x021a024d
 80023bc:	021a021a 	.word	0x021a021a
 80023c0:	01a301a3 	.word	0x01a301a3
 80023c4:	021a021a 	.word	0x021a021a
 80023c8:	021a021a 	.word	0x021a021a
 80023cc:	021a021a 	.word	0x021a021a
 80023d0:	021a021a 	.word	0x021a021a
 80023d4:	021a021a 	.word	0x021a021a
 80023d8:	021a021a 	.word	0x021a021a
 80023dc:	021a021a 	.word	0x021a021a
 80023e0:	021a021a 	.word	0x021a021a
 80023e4:	021a021a 	.word	0x021a021a
 80023e8:	021a021a 	.word	0x021a021a
 80023ec:	021a021a 	.word	0x021a021a
 80023f0:	021a021a 	.word	0x021a021a
 80023f4:	021a021a 	.word	0x021a021a
 80023f8:	021a021a 	.word	0x021a021a
 80023fc:	021a021a 	.word	0x021a021a
 8002400:	021a021a 	.word	0x021a021a
 8002404:	021a021a 	.word	0x021a021a
 8002408:	024d021a 	.word	0x024d021a
 800240c:	021a021a 	.word	0x021a021a
 8002410:	021a021a 	.word	0x021a021a
 8002414:	022a022a 	.word	0x022a022a
 8002418:	022a      	.short	0x022a
      MC_Protocol_REG_t bRegID = (MC_Protocol_REG_t)buffer[0];
 800241a:	f995 3000 	ldrsb.w	r3, [r5]
 800241e:	7829      	ldrb	r1, [r5, #0]
      bErrorCode = ERROR_CODE_GET_WRITE_ONLY;
 8002420:	2203      	movs	r2, #3
 8002422:	2b00      	cmp	r3, #0
 8002424:	f88d 200e 	strb.w	r2, [sp, #14]
 8002428:	f2c0 8186 	blt.w	8002738 <MCP_ReceivedFrame+0x4ac>
 800242c:	2963      	cmp	r1, #99	@ 0x63
 800242e:	f200 81dd 	bhi.w	80027ec <MCP_ReceivedFrame+0x560>
 8002432:	2941      	cmp	r1, #65	@ 0x41
 8002434:	f200 8161 	bhi.w	80026fa <MCP_ReceivedFrame+0x46e>
 8002438:	2941      	cmp	r1, #65	@ 0x41
 800243a:	d896      	bhi.n	800236a <MCP_ReceivedFrame+0xde>
 800243c:	a301      	add	r3, pc, #4	@ (adr r3, 8002444 <MCP_ReceivedFrame+0x1b8>)
 800243e:	f853 f021 	ldr.w	pc, [r3, r1, lsl #2]
 8002442:	bf00      	nop
 8002444:	08002845 	.word	0x08002845
 8002448:	080027ff 	.word	0x080027ff
 800244c:	08002845 	.word	0x08002845
 8002450:	08002845 	.word	0x08002845
 8002454:	080027ff 	.word	0x080027ff
 8002458:	08002715 	.word	0x08002715
 800245c:	08002715 	.word	0x08002715
 8002460:	08002715 	.word	0x08002715
 8002464:	08002715 	.word	0x08002715
 8002468:	08002715 	.word	0x08002715
 800246c:	08002715 	.word	0x08002715
 8002470:	08002715 	.word	0x08002715
 8002474:	08002715 	.word	0x08002715
 8002478:	08002715 	.word	0x08002715
 800247c:	08002715 	.word	0x08002715
 8002480:	08002715 	.word	0x08002715
 8002484:	08002715 	.word	0x08002715
 8002488:	08002715 	.word	0x08002715
 800248c:	08002715 	.word	0x08002715
 8002490:	08002715 	.word	0x08002715
 8002494:	08002715 	.word	0x08002715
 8002498:	08002715 	.word	0x08002715
 800249c:	08002715 	.word	0x08002715
 80024a0:	08002715 	.word	0x08002715
 80024a4:	08002715 	.word	0x08002715
 80024a8:	08002715 	.word	0x08002715
 80024ac:	08002715 	.word	0x08002715
 80024b0:	08002715 	.word	0x08002715
 80024b4:	0800236b 	.word	0x0800236b
 80024b8:	0800236b 	.word	0x0800236b
 80024bc:	080027ff 	.word	0x080027ff
 80024c0:	08002715 	.word	0x08002715
 80024c4:	08002715 	.word	0x08002715
 80024c8:	08002715 	.word	0x08002715
 80024cc:	08002845 	.word	0x08002845
 80024d0:	0800236b 	.word	0x0800236b
 80024d4:	0800236b 	.word	0x0800236b
 80024d8:	0800236b 	.word	0x0800236b
 80024dc:	0800236b 	.word	0x0800236b
 80024e0:	0800236b 	.word	0x0800236b
 80024e4:	0800236b 	.word	0x0800236b
 80024e8:	0800236b 	.word	0x0800236b
 80024ec:	0800236b 	.word	0x0800236b
 80024f0:	0800236b 	.word	0x0800236b
 80024f4:	0800236b 	.word	0x0800236b
 80024f8:	0800236b 	.word	0x0800236b
 80024fc:	0800236b 	.word	0x0800236b
 8002500:	0800236b 	.word	0x0800236b
 8002504:	0800236b 	.word	0x0800236b
 8002508:	0800236b 	.word	0x0800236b
 800250c:	0800236b 	.word	0x0800236b
 8002510:	0800236b 	.word	0x0800236b
 8002514:	0800236b 	.word	0x0800236b
 8002518:	0800236b 	.word	0x0800236b
 800251c:	0800236b 	.word	0x0800236b
 8002520:	0800236b 	.word	0x0800236b
 8002524:	0800236b 	.word	0x0800236b
 8002528:	0800236b 	.word	0x0800236b
 800252c:	0800236b 	.word	0x0800236b
 8002530:	0800236b 	.word	0x0800236b
 8002534:	0800236b 	.word	0x0800236b
 8002538:	0800236b 	.word	0x0800236b
 800253c:	0800236b 	.word	0x0800236b
 8002540:	0800236b 	.word	0x0800236b
 8002544:	0800236b 	.word	0x0800236b
 8002548:	08002715 	.word	0x08002715
      bErrorCode = ERROR_CODE_WRONG_CMD;
 800254c:	2307      	movs	r3, #7
      bNoError = UI_ExecCmd(&pHandle->_Super,bCmdID);
 800254e:	7829      	ldrb	r1, [r5, #0]
      bErrorCode = ERROR_CODE_WRONG_CMD;
 8002550:	f88d 300e 	strb.w	r3, [sp, #14]
      bNoError = UI_ExecCmd(&pHandle->_Super,bCmdID);
 8002554:	4638      	mov	r0, r7
 8002556:	f001 f9db 	bl	8003910 <UI_ExecCmd>
 800255a:	f88d 0009 	strb.w	r0, [sp, #9]
  if (RequireAck)
 800255e:	e6cc      	b.n	80022fa <MCP_ReceivedFrame+0x6e>
        outBuff[i] = 0;
 8002560:	ac04      	add	r4, sp, #16
 8002562:	2100      	movs	r1, #0
 8002564:	2220      	movs	r2, #32
 8002566:	4620      	mov	r0, r4
 8002568:	f007 fab6 	bl	8009ad8 <memset>
      for (i = 0; (i<29) && (pHandle->s_fwVer[i]!='\t'); i++)
 800256c:	f8d7 60a8 	ldr.w	r6, [r7, #168]	@ 0xa8
 8002570:	f10d 0112 	add.w	r1, sp, #18
 8002574:	1e73      	subs	r3, r6, #1
 8002576:	f106 051c 	add.w	r5, r6, #28
 800257a:	e004      	b.n	8002586 <MCP_ReceivedFrame+0x2fa>
 800257c:	429d      	cmp	r5, r3
        outBuff[3+i] = pHandle->s_fwVer[i];
 800257e:	f801 2f01 	strb.w	r2, [r1, #1]!
      for (i = 0; (i<29) && (pHandle->s_fwVer[i]!='\t'); i++)
 8002582:	f000 8205 	beq.w	8002990 <MCP_ReceivedFrame+0x704>
        outBuff[3+i] = pHandle->s_fwVer[i];
 8002586:	4618      	mov	r0, r3
      for (i = 0; (i<29) && (pHandle->s_fwVer[i]!='\t'); i++)
 8002588:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 800258c:	2a09      	cmp	r2, #9
 800258e:	d1f5      	bne.n	800257c <MCP_ReceivedFrame+0x2f0>
 8002590:	f1c6 0301 	rsb	r3, r6, #1
 8002594:	4403      	add	r3, r0
      outBuff[0] = pHandle->s_fwVer[i+5];
 8002596:	1d5a      	adds	r2, r3, #5
      outBuff[1] = pHandle->s_fwVer[i+7];
 8002598:	1dd9      	adds	r1, r3, #7
      outBuff[2] = pHandle->s_fwVer[i+9];
 800259a:	3309      	adds	r3, #9
      outBuff[0] = pHandle->s_fwVer[i+5];
 800259c:	5cb2      	ldrb	r2, [r6, r2]
 800259e:	f88d 2010 	strb.w	r2, [sp, #16]
      outBuff[1] = pHandle->s_fwVer[i+7];
 80025a2:	5c72      	ldrb	r2, [r6, r1]
 80025a4:	f88d 2011 	strb.w	r2, [sp, #17]
      outBuff[2] = pHandle->s_fwVer[i+9];
 80025a8:	5cf3      	ldrb	r3, [r6, r3]
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, outBuff, 32 );
 80025aa:	69fd      	ldr	r5, [r7, #28]
      outBuff[2] = pHandle->s_fwVer[i+9];
 80025ac:	f88d 3012 	strb.w	r3, [sp, #18]
 80025b0:	e088      	b.n	80026c4 <MCP_ReceivedFrame+0x438>
      bNoError = UI_ExecSpeedRamp(&pHandle->_Super, rpm,duration);
 80025b2:	88aa      	ldrh	r2, [r5, #4]
 80025b4:	6829      	ldr	r1, [r5, #0]
 80025b6:	4638      	mov	r0, r7
 80025b8:	f001 f9e0 	bl	800397c <UI_ExecSpeedRamp>
 80025bc:	f88d 0009 	strb.w	r0, [sp, #9]
  if (RequireAck)
 80025c0:	e69b      	b.n	80022fa <MCP_ReceivedFrame+0x6e>
      rpm = buffer[1] + (buffer[2] << 8) + (buffer[3] << 16) + (buffer[4] << 24);
 80025c2:	f8d5 2001 	ldr.w	r2, [r5, #1]
      hFinalMecSpeedUnit = (rpm * SPEED_UNIT ) / _RPM ;
 80025c6:	4bb4      	ldr	r3, [pc, #720]	@ (8002898 <MCP_ReceivedFrame+0x60c>)
      bNoError = UI_SetRevupData( &pHandle->_Super, bStage, hDurationms, hFinalMecSpeedUnit, hFinalTorque );
 80025c8:	f9b5 1005 	ldrsh.w	r1, [r5, #5]
 80025cc:	9100      	str	r1, [sp, #0]
      hFinalMecSpeedUnit = (rpm * SPEED_UNIT ) / _RPM ;
 80025ce:	fb83 0302 	smull	r0, r3, r3, r2
 80025d2:	eba3 73e2 	sub.w	r3, r3, r2, asr #31
      bNoError = UI_SetRevupData( &pHandle->_Super, bStage, hDurationms, hFinalMecSpeedUnit, hFinalTorque );
 80025d6:	7829      	ldrb	r1, [r5, #0]
 80025d8:	f8b5 2007 	ldrh.w	r2, [r5, #7]
 80025dc:	b21b      	sxth	r3, r3
 80025de:	4638      	mov	r0, r7
 80025e0:	f001 fa06 	bl	80039f0 <UI_SetRevupData>
 80025e4:	f88d 0009 	strb.w	r0, [sp, #9]
  if (RequireAck)
 80025e8:	e687      	b.n	80022fa <MCP_ReceivedFrame+0x6e>
      bNoError = UI_ExecTorqueRamp(&pHandle->_Super, torque,duration);
 80025ea:	6829      	ldr	r1, [r5, #0]
 80025ec:	88aa      	ldrh	r2, [r5, #4]
 80025ee:	b209      	sxth	r1, r1
 80025f0:	4638      	mov	r0, r7
 80025f2:	f001 f9d5 	bl	80039a0 <UI_ExecTorqueRamp>
 80025f6:	f88d 0009 	strb.w	r0, [sp, #9]
  if (RequireAck)
 80025fa:	e67e      	b.n	80022fa <MCP_ReceivedFrame+0x6e>
  	   bNoError = true;
 80025fc:	2401      	movs	r4, #1
  	   uint8_t changeDone = 0x13;
 80025fe:	2313      	movs	r3, #19
  	   changeSpeedMode(speed_mode_IQmax,allowable_rpm,ramp);
 8002600:	892a      	ldrh	r2, [r5, #8]
 8002602:	f9b5 1004 	ldrsh.w	r1, [r5, #4]
 8002606:	f9b5 0000 	ldrsh.w	r0, [r5]
  	   bNoError = true;
 800260a:	f88d 4009 	strb.w	r4, [sp, #9]
  	   uint8_t changeDone = 0x13;
 800260e:	f88d 3010 	strb.w	r3, [sp, #16]
  	   changeSpeedMode(speed_mode_IQmax,allowable_rpm,ramp);
 8002612:	f7fe fbd9 	bl	8000dc8 <changeSpeedMode>
  	   pHandle -> fFcpSend(pHandle->pFCP, ACK_NOERROR,&IQReceived,1);
 8002616:	e9d7 0506 	ldrd	r0, r5, [r7, #24]
 800261a:	4623      	mov	r3, r4
 800261c:	aa04      	add	r2, sp, #16
 800261e:	21f0      	movs	r1, #240	@ 0xf0
 8002620:	47a8      	blx	r5
}
 8002622:	b00d      	add	sp, #52	@ 0x34
 8002624:	bdf0      	pop	{r4, r5, r6, r7, pc}
  	   uint16_t throttlePercentage = buffer[0] + (buffer[1] << 8) + (buffer[2] << 16) + (buffer[3] << 24);
 8002626:	882e      	ldrh	r6, [r5, #0]
  	   setIQ(IQ_value);
 8002628:	f9b5 0004 	ldrsh.w	r0, [r5, #4]
  	   uint8_t IQReceived = 0x14;
 800262c:	2314      	movs	r3, #20
  	   bNoError = true;
 800262e:	2401      	movs	r4, #1
 8002630:	f88d 4009 	strb.w	r4, [sp, #9]
  	   uint8_t IQReceived = 0x14;
 8002634:	f88d 3010 	strb.w	r3, [sp, #16]
  	   setIQ(IQ_value);
 8002638:	f7fe fb9a 	bl	8000d70 <setIQ>
  	   set_ThrottlePercent(throttlePercentage);
 800263c:	4630      	mov	r0, r6
 800263e:	f7fe fb9d 	bl	8000d7c <set_ThrottlePercent>
 8002642:	e7e8      	b.n	8002616 <MCP_ReceivedFrame+0x38a>
    	switch(behaviorID)
 8002644:	782b      	ldrb	r3, [r5, #0]
 8002646:	2b0b      	cmp	r3, #11
 8002648:	f200 81a6 	bhi.w	8002998 <MCP_ReceivedFrame+0x70c>
 800264c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8002650:	01340143 	.word	0x01340143
 8002654:	0184018e 	.word	0x0184018e
 8002658:	0177017a 	.word	0x0177017a
 800265c:	0167016d 	.word	0x0167016d
 8002660:	014e015d 	.word	0x014e015d
 8002664:	01140120 	.word	0x01140120
      bNoError = UI_GetMPInfo(&stepList, &MPInfo);
 8002668:	4c8c      	ldr	r4, [pc, #560]	@ (800289c <MCP_ReceivedFrame+0x610>)
      stepList.data = buffer;
 800266a:	9504      	str	r5, [sp, #16]
      bErrorCode = ERROR_MP_NOT_ENABLED;
 800266c:	230c      	movs	r3, #12
      bNoError = UI_GetMPInfo(&stepList, &MPInfo);
 800266e:	4621      	mov	r1, r4
 8002670:	a804      	add	r0, sp, #16
      stepList.len = Size;
 8002672:	f88d 6014 	strb.w	r6, [sp, #20]
      bErrorCode = ERROR_MP_NOT_ENABLED;
 8002676:	f88d 300e 	strb.w	r3, [sp, #14]
      bNoError = UI_GetMPInfo(&stepList, &MPInfo);
 800267a:	f001 f9e1 	bl	8003a40 <UI_GetMPInfo>
 800267e:	f88d 0009 	strb.w	r0, [sp, #9]
      if (bNoError)
 8002682:	2800      	cmp	r0, #0
 8002684:	f43f ae3c 	beq.w	8002300 <MCP_ReceivedFrame+0x74>
        pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, MPInfo.data, MPInfo.len);
 8002688:	69fd      	ldr	r5, [r7, #28]
 800268a:	7923      	ldrb	r3, [r4, #4]
 800268c:	6822      	ldr	r2, [r4, #0]
 800268e:	69b8      	ldr	r0, [r7, #24]
 8002690:	21f0      	movs	r1, #240	@ 0xf0
 8002692:	47a8      	blx	r5
  if (RequireAck)
 8002694:	e63b      	b.n	800230e <MCP_ReceivedFrame+0x82>
 8002696:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800269a:	ac04      	add	r4, sp, #16
 800269c:	3b01      	subs	r3, #1
 800269e:	4622      	mov	r2, r4
      for (i = 0; (i<32) && (pHandle->s_fwVer[i]!=0); i++)
 80026a0:	2000      	movs	r0, #0
 80026a2:	e004      	b.n	80026ae <MCP_ReceivedFrame+0x422>
 80026a4:	3001      	adds	r0, #1
 80026a6:	2820      	cmp	r0, #32
        outBuff[i] = pHandle->s_fwVer[i];
 80026a8:	f802 1b01 	strb.w	r1, [r2], #1
      for (i = 0; (i<32) && (pHandle->s_fwVer[i]!=0); i++)
 80026ac:	d009      	beq.n	80026c2 <MCP_ReceivedFrame+0x436>
 80026ae:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 80026b2:	2900      	cmp	r1, #0
 80026b4:	d1f6      	bne.n	80026a4 <MCP_ReceivedFrame+0x418>
        outBuff[i] = 0;
 80026b6:	f1c0 0220 	rsb	r2, r0, #32
 80026ba:	b2d2      	uxtb	r2, r2
 80026bc:	4420      	add	r0, r4
 80026be:	f007 fa0b 	bl	8009ad8 <memset>
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, outBuff, 32 );
 80026c2:	69fd      	ldr	r5, [r7, #28]
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, outBuff, 32 );
 80026c4:	69b8      	ldr	r0, [r7, #24]
 80026c6:	2320      	movs	r3, #32
 80026c8:	4622      	mov	r2, r4
 80026ca:	21f0      	movs	r1, #240	@ 0xf0
 80026cc:	47a8      	blx	r5
      bNoError = true;
 80026ce:	2301      	movs	r3, #1
 80026d0:	f88d 3009 	strb.w	r3, [sp, #9]
  if (RequireAck)
 80026d4:	e009      	b.n	80026ea <MCP_ReceivedFrame+0x45e>
      UI_SetCurrentReferences(&pHandle->_Super, hIqRef, hIdRef);
 80026d6:	f9b5 2002 	ldrsh.w	r2, [r5, #2]
 80026da:	f9b5 1000 	ldrsh.w	r1, [r5]
 80026de:	4638      	mov	r0, r7
 80026e0:	f001 f9a0 	bl	8003a24 <UI_SetCurrentReferences>
      bNoError = true;
 80026e4:	2301      	movs	r3, #1
 80026e6:	f88d 3009 	strb.w	r3, [sp, #9]
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, MC_NULL, 0);
 80026ea:	2300      	movs	r3, #0
 80026ec:	e9d7 0406 	ldrd	r0, r4, [r7, #24]
 80026f0:	461a      	mov	r2, r3
 80026f2:	21f0      	movs	r1, #240	@ 0xf0
 80026f4:	47a0      	blx	r4
}
 80026f6:	b00d      	add	sp, #52	@ 0x34
 80026f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80026fa:	f1a1 0346 	sub.w	r3, r1, #70	@ 0x46
 80026fe:	b2db      	uxtb	r3, r3
 8002700:	2b1b      	cmp	r3, #27
 8002702:	f63f ae32 	bhi.w	800236a <MCP_ReceivedFrame+0xde>
 8002706:	4866      	ldr	r0, [pc, #408]	@ (80028a0 <MCP_ReceivedFrame+0x614>)
 8002708:	2201      	movs	r2, #1
 800270a:	fa02 f303 	lsl.w	r3, r2, r3
 800270e:	4203      	tst	r3, r0
 8002710:	f000 80aa 	beq.w	8002868 <MCP_ReceivedFrame+0x5dc>
          int32_t value = UI_GetReg( &pHandle->_Super, bRegID, &bNoError );
 8002714:	f10d 0209 	add.w	r2, sp, #9
 8002718:	4638      	mov	r0, r7
 800271a:	f000 fee5 	bl	80034e8 <UI_GetReg>
          if ( bNoError == true )
 800271e:	f89d 3009 	ldrb.w	r3, [sp, #9]
          int32_t value = UI_GetReg( &pHandle->_Super, bRegID, &bNoError );
 8002722:	9004      	str	r0, [sp, #16]
          if ( bNoError == true )
 8002724:	2b00      	cmp	r3, #0
 8002726:	f43f adeb 	beq.w	8002300 <MCP_ReceivedFrame+0x74>
            pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, (uint8_t*)(&value), 2);
 800272a:	e9d7 0406 	ldrd	r0, r4, [r7, #24]
 800272e:	2302      	movs	r3, #2
 8002730:	aa04      	add	r2, sp, #16
 8002732:	21f0      	movs	r1, #240	@ 0xf0
 8002734:	47a0      	blx	r4
  if (RequireAck)
 8002736:	e5ea      	b.n	800230e <MCP_ReceivedFrame+0x82>
 8002738:	f081 0380 	eor.w	r3, r1, #128	@ 0x80
 800273c:	2b08      	cmp	r3, #8
 800273e:	f1a1 0280 	sub.w	r2, r1, #128	@ 0x80
 8002742:	f63f ae12 	bhi.w	800236a <MCP_ReceivedFrame+0xde>
 8002746:	2a08      	cmp	r2, #8
 8002748:	f63f ae0f 	bhi.w	800236a <MCP_ReceivedFrame+0xde>
 800274c:	a301      	add	r3, pc, #4	@ (adr r3, 8002754 <MCP_ReceivedFrame+0x4c8>)
 800274e:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8002752:	bf00      	nop
 8002754:	08002845 	.word	0x08002845
 8002758:	0800236b 	.word	0x0800236b
 800275c:	08002845 	.word	0x08002845
 8002760:	080027ff 	.word	0x080027ff
 8002764:	080027ff 	.word	0x080027ff
 8002768:	080027ff 	.word	0x080027ff
 800276c:	08002715 	.word	0x08002715
 8002770:	08002715 	.word	0x08002715
 8002774:	08002715 	.word	0x08002715
 8002778:	2965      	cmp	r1, #101	@ 0x65
 800277a:	d91d      	bls.n	80027b8 <MCP_ReceivedFrame+0x52c>
 800277c:	f1a1 0374 	sub.w	r3, r1, #116	@ 0x74
 8002780:	b2da      	uxtb	r2, r3
 8002782:	2a14      	cmp	r2, #20
 8002784:	d81a      	bhi.n	80027bc <MCP_ReceivedFrame+0x530>
 8002786:	2b14      	cmp	r3, #20
 8002788:	d818      	bhi.n	80027bc <MCP_ReceivedFrame+0x530>
 800278a:	e8df f013 	tbh	[pc, r3, lsl #1]
 800278e:	00f2      	.short	0x00f2
 8002790:	00270027 	.word	0x00270027
 8002794:	00270027 	.word	0x00270027
 8002798:	00170027 	.word	0x00170027
 800279c:	00170017 	.word	0x00170017
 80027a0:	00270027 	.word	0x00270027
 80027a4:	00170017 	.word	0x00170017
 80027a8:	00170017 	.word	0x00170017
 80027ac:	00170017 	.word	0x00170017
 80027b0:	004a0017 	.word	0x004a0017
 80027b4:	004a004a 	.word	0x004a004a
 80027b8:	294e      	cmp	r1, #78	@ 0x4e
 80027ba:	d805      	bhi.n	80027c8 <MCP_ReceivedFrame+0x53c>
          bErrorCode = ERROR_CODE_SET_READ_ONLY;
 80027bc:	2302      	movs	r3, #2
    if (bNoError)
 80027be:	f89d 0009 	ldrb.w	r0, [sp, #9]
          bErrorCode = ERROR_CODE_SET_READ_ONLY;
 80027c2:	f88d 300e 	strb.w	r3, [sp, #14]
  if (RequireAck)
 80027c6:	e598      	b.n	80022fa <MCP_ReceivedFrame+0x6e>
 80027c8:	f1a1 024f 	sub.w	r2, r1, #79	@ 0x4f
 80027cc:	b2d2      	uxtb	r2, r2
 80027ce:	2301      	movs	r3, #1
 80027d0:	4093      	lsls	r3, r2
 80027d2:	4a34      	ldr	r2, [pc, #208]	@ (80028a4 <MCP_ReceivedFrame+0x618>)
 80027d4:	4213      	tst	r3, r2
 80027d6:	d124      	bne.n	8002822 <MCP_ReceivedFrame+0x596>
 80027d8:	295b      	cmp	r1, #91	@ 0x5b
 80027da:	d1ef      	bne.n	80027bc <MCP_ReceivedFrame+0x530>
          bNoError = UI_SetReg(&pHandle->_Super, bRegID, wValue);
 80027dc:	f8d5 2001 	ldr.w	r2, [r5, #1]
 80027e0:	4638      	mov	r0, r7
 80027e2:	f000 fdd1 	bl	8003388 <UI_SetReg>
 80027e6:	f88d 0009 	strb.w	r0, [sp, #9]
  if (RequireAck)
 80027ea:	e586      	b.n	80022fa <MCP_ReceivedFrame+0x6e>
 80027ec:	f1a1 0364 	sub.w	r3, r1, #100	@ 0x64
 80027f0:	482d      	ldr	r0, [pc, #180]	@ (80028a8 <MCP_ReceivedFrame+0x61c>)
 80027f2:	b2db      	uxtb	r3, r3
 80027f4:	2201      	movs	r2, #1
 80027f6:	fa02 f303 	lsl.w	r3, r2, r3
 80027fa:	4018      	ands	r0, r3
 80027fc:	b1c8      	cbz	r0, 8002832 <MCP_ReceivedFrame+0x5a6>
          int32_t value = UI_GetReg( &pHandle->_Super, bRegID, &bNoError);
 80027fe:	f10d 0209 	add.w	r2, sp, #9
 8002802:	4638      	mov	r0, r7
 8002804:	f000 fe70 	bl	80034e8 <UI_GetReg>
          if ( bNoError == true )
 8002808:	f89d 3009 	ldrb.w	r3, [sp, #9]
          int32_t value = UI_GetReg( &pHandle->_Super, bRegID, &bNoError);
 800280c:	9004      	str	r0, [sp, #16]
          if ( bNoError == true )
 800280e:	2b00      	cmp	r3, #0
 8002810:	f43f ad76 	beq.w	8002300 <MCP_ReceivedFrame+0x74>
            pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, (uint8_t*)(&value), 4);
 8002814:	e9d7 0406 	ldrd	r0, r4, [r7, #24]
 8002818:	2304      	movs	r3, #4
 800281a:	aa04      	add	r2, sp, #16
 800281c:	21f0      	movs	r1, #240	@ 0xf0
 800281e:	47a0      	blx	r4
  if (RequireAck)
 8002820:	e575      	b.n	800230e <MCP_ReceivedFrame+0x82>
          bNoError = UI_SetReg(&pHandle->_Super, bRegID, wValue);
 8002822:	f8b5 2001 	ldrh.w	r2, [r5, #1]
 8002826:	4638      	mov	r0, r7
 8002828:	f000 fdae 	bl	8003388 <UI_SetReg>
 800282c:	f88d 0009 	strb.w	r0, [sp, #9]
  if (RequireAck)
 8002830:	e563      	b.n	80022fa <MCP_ReceivedFrame+0x6e>
 8002832:	f64c 4203 	movw	r2, #52227	@ 0xcc03
 8002836:	4213      	tst	r3, r2
 8002838:	f47f af6c 	bne.w	8002714 <MCP_ReceivedFrame+0x488>
 800283c:	4a1b      	ldr	r2, [pc, #108]	@ (80028ac <MCP_ReceivedFrame+0x620>)
 800283e:	4213      	tst	r3, r2
 8002840:	f43f ad93 	beq.w	800236a <MCP_ReceivedFrame+0xde>
          int32_t value = UI_GetReg( &pHandle->_Super, bRegID, &bNoError );
 8002844:	f10d 0209 	add.w	r2, sp, #9
 8002848:	4638      	mov	r0, r7
 800284a:	f000 fe4d 	bl	80034e8 <UI_GetReg>
           if ( bNoError == true )
 800284e:	f89d 3009 	ldrb.w	r3, [sp, #9]
          int32_t value = UI_GetReg( &pHandle->_Super, bRegID, &bNoError );
 8002852:	9004      	str	r0, [sp, #16]
           if ( bNoError == true )
 8002854:	2b00      	cmp	r3, #0
 8002856:	f43f ad53 	beq.w	8002300 <MCP_ReceivedFrame+0x74>
            pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, (uint8_t*)(&value), 1);
 800285a:	e9d7 0406 	ldrd	r0, r4, [r7, #24]
 800285e:	2301      	movs	r3, #1
 8002860:	aa04      	add	r2, sp, #16
 8002862:	21f0      	movs	r1, #240	@ 0xf0
 8002864:	47a0      	blx	r4
  if (RequireAck)
 8002866:	e552      	b.n	800230e <MCP_ReceivedFrame+0x82>
 8002868:	4a11      	ldr	r2, [pc, #68]	@ (80028b0 <MCP_ReceivedFrame+0x624>)
 800286a:	4213      	tst	r3, r2
 800286c:	d1c7      	bne.n	80027fe <MCP_ReceivedFrame+0x572>
 800286e:	4a11      	ldr	r2, [pc, #68]	@ (80028b4 <MCP_ReceivedFrame+0x628>)
 8002870:	401a      	ands	r2, r3
 8002872:	2a00      	cmp	r2, #0
 8002874:	d1e6      	bne.n	8002844 <MCP_ReceivedFrame+0x5b8>
 8002876:	e578      	b.n	800236a <MCP_ReceivedFrame+0xde>
    		   bNoError = true;
 8002878:	2301      	movs	r3, #1
    		   uint8_t motor_temp = 0x0C;
 800287a:	220c      	movs	r2, #12
    		   uint8_t toggle = 0x06;
 800287c:	f88d 2010 	strb.w	r2, [sp, #16]
    		   pHandle -> fFcpSend(pHandle->pFCP, ACK_NOERROR,&toggle,1);
 8002880:	e9d7 0406 	ldrd	r0, r4, [r7, #24]
 8002884:	aa04      	add	r2, sp, #16
    		   bNoError = true;
 8002886:	f88d 3009 	strb.w	r3, [sp, #9]
    		   pHandle -> fFcpSend(pHandle->pFCP, ACK_NOERROR,&toggle,1);
 800288a:	21f0      	movs	r1, #240	@ 0xf0
 800288c:	47a0      	blx	r4
  if (RequireAck)
 800288e:	e53e      	b.n	800230e <MCP_ReceivedFrame+0x82>
    		   bNoError = true;
 8002890:	2301      	movs	r3, #1
    		   uint8_t motor_driver_temp = 0x0B;
 8002892:	220b      	movs	r2, #11
 8002894:	e7f2      	b.n	800287c <MCP_ReceivedFrame+0x5f0>
 8002896:	bf00      	nop
 8002898:	2aaaaaab 	.word	0x2aaaaaab
 800289c:	20000fa8 	.word	0x20000fa8
 80028a0:	0f8ffe78 	.word	0x0f8ffe78
 80028a4:	006407f1 	.word	0x006407f1
 80028a8:	0ffe11f0 	.word	0x0ffe11f0
 80028ac:	0001020c 	.word	0x0001020c
 80028b0:	00200107 	.word	0x00200107
 80028b4:	00100080 	.word	0x00100080
    		   bNoError = true;
 80028b8:	2401      	movs	r4, #1
 80028ba:	f88d 4009 	strb.w	r4, [sp, #9]
    		   uint8_t errorReport = GET_MOTOR_ERROR_REPORT();
 80028be:	f7fe fc81 	bl	80011c4 <GET_MOTOR_ERROR_REPORT>
 80028c2:	4603      	mov	r3, r0
 80028c4:	f88d 3010 	strb.w	r3, [sp, #16]
    		   pHandle -> fFcpSend(pHandle->pFCP, ACK_NOERROR, &errorReport, 1);
 80028c8:	e9d7 0506 	ldrd	r0, r5, [r7, #24]
 80028cc:	4623      	mov	r3, r4
 80028ce:	aa04      	add	r2, sp, #16
 80028d0:	21f0      	movs	r1, #240	@ 0xf0
 80028d2:	47a8      	blx	r5
  if (RequireAck)
 80028d4:	e51b      	b.n	800230e <MCP_ReceivedFrame+0x82>
    		   bNoError = true;
 80028d6:	2301      	movs	r3, #1
    		   pHandle -> fFcpSend(pHandle->pFCP, ACK_NOERROR,&bootDone,1);
 80028d8:	e9d7 0406 	ldrd	r0, r4, [r7, #24]
    		   uint8_t bootDone = 0x01;
 80028dc:	f88d 3010 	strb.w	r3, [sp, #16]
    		   pHandle -> fFcpSend(pHandle->pFCP, ACK_NOERROR,&bootDone,1);
 80028e0:	aa04      	add	r2, sp, #16
    		   bNoError = true;
 80028e2:	f88d 3009 	strb.w	r3, [sp, #9]
    		   pHandle -> fFcpSend(pHandle->pFCP, ACK_NOERROR,&bootDone,1);
 80028e6:	21f0      	movs	r1, #240	@ 0xf0
 80028e8:	47a0      	blx	r4
  if (RequireAck)
 80028ea:	e510      	b.n	800230e <MCP_ReceivedFrame+0x82>
    		   uart++;
 80028ec:	4b2d      	ldr	r3, [pc, #180]	@ (80029a4 <MCP_ReceivedFrame+0x718>)
 80028ee:	7819      	ldrb	r1, [r3, #0]
    		   bNoError = true;
 80028f0:	2401      	movs	r4, #1
    		   uart++;
 80028f2:	4421      	add	r1, r4
    		   uint8_t timeout = 0x0A;
 80028f4:	220a      	movs	r2, #10
    		   uart++;
 80028f6:	b2c9      	uxtb	r1, r1
    		   updateConnectionStatus(true,uart);
 80028f8:	4620      	mov	r0, r4
    		   bNoError = true;
 80028fa:	f88d 4009 	strb.w	r4, [sp, #9]
    		   uint8_t timeout = 0x0A;
 80028fe:	f88d 2010 	strb.w	r2, [sp, #16]
    		   uart++;
 8002902:	7019      	strb	r1, [r3, #0]
    		   updateConnectionStatus(true,uart);
 8002904:	f7fe fb30 	bl	8000f68 <updateConnectionStatus>
    		   pHandle -> fFcpSend(pHandle->pFCP, ACK_NOERROR,&timeout,1);
 8002908:	e685      	b.n	8002616 <MCP_ReceivedFrame+0x38a>
    		   bNoError = true;
 800290a:	2401      	movs	r4, #1
    		   uint8_t lightOn = 0x09;
 800290c:	2309      	movs	r3, #9
    		   set_tail_light_status(0x01);
 800290e:	4620      	mov	r0, r4
    		   bNoError = true;
 8002910:	f88d 4009 	strb.w	r4, [sp, #9]
    		   uint8_t lightOn = 0x09;
 8002914:	f88d 3010 	strb.w	r3, [sp, #16]
    		   set_tail_light_status(0x01);
 8002918:	f7fe faa4 	bl	8000e64 <set_tail_light_status>
    		   pHandle -> fFcpSend(pHandle->pFCP, ACK_NOERROR,&lightOn,1);
 800291c:	e67b      	b.n	8002616 <MCP_ReceivedFrame+0x38a>
    		   bNoError = true;
 800291e:	2301      	movs	r3, #1
 8002920:	f88d 3009 	strb.w	r3, [sp, #9]
    		   changePowerMode();
 8002924:	f7fe fa10 	bl	8000d48 <changePowerMode>
  if (RequireAck)
 8002928:	e4f1      	b.n	800230e <MCP_ReceivedFrame+0x82>
    		   bNoError = true;
 800292a:	2401      	movs	r4, #1
    		   uint8_t lightOff = 0x07;
 800292c:	2307      	movs	r3, #7
    		   set_tail_light_status(0x00);
 800292e:	2000      	movs	r0, #0
    		   bNoError = true;
 8002930:	f88d 4009 	strb.w	r4, [sp, #9]
    		   uint8_t lightOff = 0x07;
 8002934:	f88d 3010 	strb.w	r3, [sp, #16]
    		   set_tail_light_status(0x00);
 8002938:	f7fe fa94 	bl	8000e64 <set_tail_light_status>
    		   pHandle -> fFcpSend(pHandle->pFCP, ACK_NOERROR,&lightOff,1);
 800293c:	e66b      	b.n	8002616 <MCP_ReceivedFrame+0x38a>
    		   bNoError = true;
 800293e:	2301      	movs	r3, #1
    		   uint8_t toggle = 0x06;
 8002940:	2206      	movs	r2, #6
 8002942:	e79b      	b.n	800287c <MCP_ReceivedFrame+0x5f0>
    		   bNoError = true;
 8002944:	2401      	movs	r4, #1
    		   uint8_t releaseBrake = 0x05;
 8002946:	2305      	movs	r3, #5
    		   updateBrakeStatus(false);
 8002948:	2000      	movs	r0, #0
    		   bNoError = true;
 800294a:	f88d 4009 	strb.w	r4, [sp, #9]
    		   uint8_t releaseBrake = 0x05;
 800294e:	f88d 3010 	strb.w	r3, [sp, #16]
    		   updateBrakeStatus(false);
 8002952:	f7fe fa2d 	bl	8000db0 <updateBrakeStatus>
    		   pHandle -> fFcpSend(pHandle->pFCP, ACK_NOERROR,&releaseBrake,1);
 8002956:	e65e      	b.n	8002616 <MCP_ReceivedFrame+0x38a>
    		   bNoError = true;
 8002958:	2401      	movs	r4, #1
    		   uint8_t pressBrake = 0x04;
 800295a:	2304      	movs	r3, #4
    		   updateBrakeStatus(true);
 800295c:	4620      	mov	r0, r4
    		   bNoError = true;
 800295e:	f88d 4009 	strb.w	r4, [sp, #9]
    		   uint8_t pressBrake = 0x04;
 8002962:	f88d 3010 	strb.w	r3, [sp, #16]
    		   updateBrakeStatus(true);
 8002966:	f7fe fa23 	bl	8000db0 <updateBrakeStatus>
    		   pHandle -> fFcpSend(pHandle->pFCP, ACK_NOERROR,&pressBrake,1);
 800296a:	e654      	b.n	8002616 <MCP_ReceivedFrame+0x38a>
    		   bNoError = true;
 800296c:	2301      	movs	r3, #1
    		   uint8_t twistedThorttle = 0x03;
 800296e:	2203      	movs	r2, #3
 8002970:	e784      	b.n	800287c <MCP_ReceivedFrame+0x5f0>
          bNoError = UI_SetReg(&pHandle->_Super, bRegID, (int32_t)(buffer[1]));
 8002972:	786a      	ldrb	r2, [r5, #1]
 8002974:	4638      	mov	r0, r7
 8002976:	f000 fd07 	bl	8003388 <UI_SetReg>
 800297a:	f88d 0009 	strb.w	r0, [sp, #9]
  if (RequireAck)
 800297e:	e4bc      	b.n	80022fa <MCP_ReceivedFrame+0x6e>
          bNoError = UI_SetReg(&pHandle->_Super, bRegID, wValue);
 8002980:	786a      	ldrb	r2, [r5, #1]
 8002982:	2100      	movs	r1, #0
 8002984:	4638      	mov	r0, r7
 8002986:	f000 fcff 	bl	8003388 <UI_SetReg>
 800298a:	f88d 0009 	strb.w	r0, [sp, #9]
  if (RequireAck)
 800298e:	e4b4      	b.n	80022fa <MCP_ReceivedFrame+0x6e>
 8002990:	2326      	movs	r3, #38	@ 0x26
 8002992:	2124      	movs	r1, #36	@ 0x24
 8002994:	2222      	movs	r2, #34	@ 0x22
 8002996:	e601      	b.n	800259c <MCP_ReceivedFrame+0x310>
    		   uint8_t invalidCMD = 0xFF;
 8002998:	23ff      	movs	r3, #255	@ 0xff
 800299a:	f88d 3010 	strb.w	r3, [sp, #16]
    		   pHandle -> fFcpSend(pHandle->pFCP, ACK_NOERROR,&invalidCMD,1);
 800299e:	69fc      	ldr	r4, [r7, #28]
 80029a0:	2301      	movs	r3, #1
 80029a2:	e4de      	b.n	8002362 <MCP_ReceivedFrame+0xd6>
 80029a4:	20000fa6 	.word	0x20000fa6

080029a8 <MCP_WaitNextFrame>:
{
 80029a8:	b510      	push	{r4, lr}
 80029aa:	4604      	mov	r4, r0
  pHandle->fFcpAbortReceive(pHandle->pFCP);
 80029ac:	6980      	ldr	r0, [r0, #24]
 80029ae:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80029b0:	4798      	blx	r3
  pHandle->BufferSize = FCP_MAX_PAYLOAD_SIZE;
 80029b2:	2280      	movs	r2, #128	@ 0x80
 80029b4:	f884 20ac 	strb.w	r2, [r4, #172]	@ 0xac
  pHandle->fFcpReceive(pHandle->pFCP);
 80029b8:	6a23      	ldr	r3, [r4, #32]
 80029ba:	69a0      	ldr	r0, [r4, #24]
}
 80029bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  pHandle->fFcpReceive(pHandle->pFCP);
 80029c0:	4718      	bx	r3
 80029c2:	bf00      	nop

080029c4 <MCP_Init>:
{
 80029c4:	b570      	push	{r4, r5, r6, lr}
 80029c6:	b082      	sub	sp, #8
 80029c8:	4604      	mov	r4, r0
 80029ca:	461d      	mov	r5, r3
 80029cc:	9b07      	ldr	r3, [sp, #28]
  pHandle->s_fwVer = s_fwVer;
 80029ce:	f8c4 30a8 	str.w	r3, [r4, #168]	@ 0xa8
  FCP_SetClient( pFCP, pHandle,
 80029d2:	4b09      	ldr	r3, [pc, #36]	@ (80029f8 <MCP_Init+0x34>)
  pHandle->pFCP = pFCP;
 80029d4:	61a1      	str	r1, [r4, #24]
{
 80029d6:	4608      	mov	r0, r1
 80029d8:	4616      	mov	r6, r2
  FCP_SetClient( pFCP, pHandle,
 80029da:	9300      	str	r3, [sp, #0]
 80029dc:	4a07      	ldr	r2, [pc, #28]	@ (80029fc <MCP_Init+0x38>)
 80029de:	4b08      	ldr	r3, [pc, #32]	@ (8002a00 <MCP_Init+0x3c>)
 80029e0:	4621      	mov	r1, r4
 80029e2:	f005 f9b7 	bl	8007d54 <FCP_SetClient>
  pHandle->fFcpAbortReceive = fFcpAbortReceive;
 80029e6:	9b06      	ldr	r3, [sp, #24]
 80029e8:	6263      	str	r3, [r4, #36]	@ 0x24
  pHandle->fFcpReceive = fFcpReceive;
 80029ea:	e9c4 6507 	strd	r6, r5, [r4, #28]
  MCP_WaitNextFrame(pHandle);
 80029ee:	4620      	mov	r0, r4
 80029f0:	f7ff ffda 	bl	80029a8 <MCP_WaitNextFrame>
}
 80029f4:	b002      	add	sp, #8
 80029f6:	bd70      	pop	{r4, r5, r6, pc}
 80029f8:	08002a05 	.word	0x08002a05
 80029fc:	08002a0d 	.word	0x08002a0d
 8002a00:	0800228d 	.word	0x0800228d

08002a04 <MCP_OnTimeOut>:
{
 8002a04:	b508      	push	{r3, lr}
     MCP_WaitNextFrame(pHandle);
 8002a06:	f7ff ffcf 	bl	80029a8 <MCP_WaitNextFrame>
}
 8002a0a:	bd08      	pop	{r3, pc}

08002a0c <MCP_SentFrame>:
{
 8002a0c:	b508      	push	{r3, lr}
    MCP_WaitNextFrame(pHandle);
 8002a0e:	f7ff ffcb 	bl	80029a8 <MCP_WaitNextFrame>
}
 8002a12:	bd08      	pop	{r3, pc}

08002a14 <MX_MotorControl_Init>:
 *
 * CubeMX calls this function after all peripherals initializations and
 * before the NVIC is configured
 */
__weak void MX_MotorControl_Init(void)
{
 8002a14:	b530      	push	{r4, r5, lr}
  /* Initialize the Motor Control Subsystem */
  MCboot(pMCI,pMCT);
 8002a16:	4d09      	ldr	r5, [pc, #36]	@ (8002a3c <MX_MotorControl_Init+0x28>)
 8002a18:	4c09      	ldr	r4, [pc, #36]	@ (8002a40 <MX_MotorControl_Init+0x2c>)
{
 8002a1a:	b083      	sub	sp, #12
  MCboot(pMCI,pMCT);
 8002a1c:	4629      	mov	r1, r5
 8002a1e:	4620      	mov	r0, r4
 8002a20:	f7ff f8b8 	bl	8001b94 <MCboot>
  mc_lock_pins();
 8002a24:	f7ff fbac 	bl	8002180 <mc_lock_pins>

  /* Initialize the MC User Interface */
  UI_TaskInit(wConfig,NBR_OF_MOTORS,pMCI,pMCT,s_fwVer);
 8002a28:	4b06      	ldr	r3, [pc, #24]	@ (8002a44 <MX_MotorControl_Init+0x30>)
 8002a2a:	9300      	str	r3, [sp, #0]
 8002a2c:	4806      	ldr	r0, [pc, #24]	@ (8002a48 <MX_MotorControl_Init+0x34>)
 8002a2e:	462b      	mov	r3, r5
 8002a30:	4622      	mov	r2, r4
 8002a32:	2101      	movs	r1, #1
 8002a34:	f000 fc26 	bl	8003284 <UI_TaskInit>
}
 8002a38:	b003      	add	sp, #12
 8002a3a:	bd30      	pop	{r4, r5, pc}
 8002a3c:	20000fb0 	.word	0x20000fb0
 8002a40:	20000fb4 	.word	0x20000fb4
 8002a44:	08009f64 	.word	0x08009f64
 8002a48:	20000568 	.word	0x20000568

08002a4c <vPortSetupTimerInterrupt>:

void vPortSetupTimerInterrupt( void )
{
 8002a4c:	b508      	push	{r3, lr}
  /* Reconfigure the SysTick interrupt to fire every 500 us. */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/SYS_TICK_FREQUENCY);
 8002a4e:	f001 fdbb 	bl	80045c8 <HAL_RCC_GetHCLKFreq>
 8002a52:	4b04      	ldr	r3, [pc, #16]	@ (8002a64 <vPortSetupTimerInterrupt+0x18>)
 8002a54:	fba3 3000 	umull	r3, r0, r3, r0
 8002a58:	09c0      	lsrs	r0, r0, #7
}
 8002a5a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/SYS_TICK_FREQUENCY);
 8002a5e:	f001 badd 	b.w	800401c <HAL_SYSTICK_Config>
 8002a62:	bf00      	nop
 8002a64:	10624dd3 	.word	0x10624dd3

08002a68 <RCM_RegisterRegConv>:

    /* Parse the array to be sure that same
     * conversion does not already exist*/
    while (i < RCM_MAX_CONV)
    {
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8002a68:	4b6a      	ldr	r3, [pc, #424]	@ (8002c14 <RCM_RegisterRegConv+0x1ac>)
{
 8002a6a:	b570      	push	{r4, r5, r6, lr}
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8002a6c:	681c      	ldr	r4, [r3, #0]
{
 8002a6e:	4601      	mov	r1, r0
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8002a70:	2c00      	cmp	r4, #0
 8002a72:	d077      	beq.n	8002b64 <RCM_RegisterRegConv+0xfc>
        handle = i; /* First location available, but still looping to check that this config does not already exist*/
      }
      /* Ticket 64042 : If RCM_handle_array [i] is null access to data member will cause Memory Fault. */
      if (  RCM_handle_array [i] != 0 )
      {
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8002a74:	7922      	ldrb	r2, [r4, #4]
 8002a76:	f890 c004 	ldrb.w	ip, [r0, #4]
 8002a7a:	4562      	cmp	r2, ip
 8002a7c:	d01d      	beq.n	8002aba <RCM_RegisterRegConv+0x52>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8002a7e:	685a      	ldr	r2, [r3, #4]
 8002a80:	2a00      	cmp	r2, #0
 8002a82:	f000 808a 	beq.w	8002b9a <RCM_RegisterRegConv+0x132>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8002a86:	7914      	ldrb	r4, [r2, #4]
 8002a88:	4564      	cmp	r4, ip
  uint8_t handle=255;
 8002a8a:	f04f 00ff 	mov.w	r0, #255	@ 0xff
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8002a8e:	d072      	beq.n	8002b76 <RCM_RegisterRegConv+0x10e>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8002a90:	689c      	ldr	r4, [r3, #8]
 8002a92:	2c00      	cmp	r4, #0
 8002a94:	f000 8085 	beq.w	8002ba2 <RCM_RegisterRegConv+0x13a>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8002a98:	7922      	ldrb	r2, [r4, #4]
 8002a9a:	4562      	cmp	r2, ip
 8002a9c:	d077      	beq.n	8002b8e <RCM_RegisterRegConv+0x126>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8002a9e:	68dc      	ldr	r4, [r3, #12]
 8002aa0:	2c00      	cmp	r4, #0
 8002aa2:	f000 808d 	beq.w	8002bc0 <RCM_RegisterRegConv+0x158>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8002aa6:	7922      	ldrb	r2, [r4, #4]
 8002aa8:	4562      	cmp	r2, ip
 8002aaa:	f000 8095 	beq.w	8002bd8 <RCM_RegisterRegConv+0x170>
           i = RCM_MAX_CONV; /* we can skip the rest of the loop*/
          }
      }
      i++;
    }
    if (handle < RCM_MAX_CONV )
 8002aae:	2803      	cmp	r0, #3
 8002ab0:	bf98      	it	ls
 8002ab2:	680a      	ldrls	r2, [r1, #0]
 8002ab4:	d906      	bls.n	8002ac4 <RCM_RegisterRegConv+0x5c>
 8002ab6:	20ff      	movs	r0, #255	@ 0xff
    else
    {
      /* Nothing to do handle is already set to error value : 255 */
    }
  return handle;
}
 8002ab8:	bd70      	pop	{r4, r5, r6, pc}
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8002aba:	6802      	ldr	r2, [r0, #0]
 8002abc:	6820      	ldr	r0, [r4, #0]
 8002abe:	4282      	cmp	r2, r0
 8002ac0:	d1dd      	bne.n	8002a7e <RCM_RegisterRegConv+0x16>
  uint8_t i=0;
 8002ac2:	2000      	movs	r0, #0
      RCM_handle_array [handle] = regConv;
 8002ac4:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
  return (READ_BIT(ADCx->CR2, ADC_CR2_ADON) == (ADC_CR2_ADON));
 8002ac8:	6893      	ldr	r3, [r2, #8]
      RCM_CB_array [handle].cb = NULL; /* if a previous callback was attached, it is cleared*/
 8002aca:	4c53      	ldr	r4, [pc, #332]	@ (8002c18 <RCM_RegisterRegConv+0x1b0>)
 8002acc:	2500      	movs	r5, #0
      if (LL_ADC_IsEnabled(regConv->regADC) == 0 )
 8002ace:	07db      	lsls	r3, r3, #31
      RCM_CB_array [handle].cb = NULL; /* if a previous callback was attached, it is cleared*/
 8002ad0:	f844 5030 	str.w	r5, [r4, r0, lsl #3]
      if (LL_ADC_IsEnabled(regConv->regADC) == 0 )
 8002ad4:	d411      	bmi.n	8002afa <RCM_RegisterRegConv+0x92>
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOCS(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->CR1, LL_ADC_IT_EOCS);
 8002ad6:	6853      	ldr	r3, [r2, #4]
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_EOCS);
 8002ad8:	f06f 0402 	mvn.w	r4, #2
  CLEAR_BIT(ADCx->CR1, LL_ADC_IT_EOCS);
 8002adc:	f023 0320 	bic.w	r3, r3, #32
 8002ae0:	6053      	str	r3, [r2, #4]
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_EOCS);
 8002ae2:	6014      	str	r4, [r2, #0]
{
  /* Note: on this STM32 series, there is no flag ADC group injected          */
  /*       end of unitary conversion.                                         */
  /*       Flag noted as "JEOC" is corresponding to flag "JEOS"               */
  /*       in other STM32 families).                                          */
  CLEAR_BIT(ADCx->CR1, LL_ADC_IT_JEOS);
 8002ae4:	6853      	ldr	r3, [r2, #4]
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_JEOS);
 8002ae6:	f06f 0404 	mvn.w	r4, #4
  CLEAR_BIT(ADCx->CR1, LL_ADC_IT_JEOS);
 8002aea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002aee:	6053      	str	r3, [r2, #4]
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_JEOS);
 8002af0:	6014      	str	r4, [r2, #0]
  SET_BIT(ADCx->CR2, ADC_CR2_ADON);
 8002af2:	6893      	ldr	r3, [r2, #8]
 8002af4:	f043 0301 	orr.w	r3, r3, #1
 8002af8:	6093      	str	r3, [r2, #8]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8002afa:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8002afc:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8002b00:	62d3      	str	r3, [r2, #44]	@ 0x2c
      LL_ADC_SetChannelSamplingTime ( regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel) ,regConv->samplingTime);
 8002b02:	790b      	ldrb	r3, [r1, #4]
 8002b04:	2b09      	cmp	r3, #9
 8002b06:	eb03 0443 	add.w	r4, r3, r3, lsl #1
 8002b0a:	d83a      	bhi.n	8002b82 <RCM_RegisterRegConv+0x11a>
 8002b0c:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
 8002b10:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002b14:	f04f 7e00 	mov.w	lr, #33554432	@ 0x2000000
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b18:	f04f 7400 	mov.w	r4, #33554432	@ 0x2000000
 8002b1c:	fa94 f4a4 	rbit	r4, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 8002b20:	fab4 f484 	clz	r4, r4
 8002b24:	fa2e fe04 	lsr.w	lr, lr, r4
 8002b28:	320c      	adds	r2, #12
  MODIFY_REG(*preg,
 8002b2a:	f003 73f8 	and.w	r3, r3, #32505856	@ 0x1f00000
 8002b2e:	f852 402e 	ldr.w	r4, [r2, lr, lsl #2]
 8002b32:	f04f 7cf8 	mov.w	ip, #32505856	@ 0x1f00000
 8002b36:	fa9c f5ac 	rbit	r5, ip
 8002b3a:	fab5 f585 	clz	r5, r5
 8002b3e:	fa9c fcac 	rbit	ip, ip
 8002b42:	688e      	ldr	r6, [r1, #8]
 8002b44:	fabc fc8c 	clz	ip, ip
 8002b48:	fa23 f105 	lsr.w	r1, r3, r5
 8002b4c:	fa23 f30c 	lsr.w	r3, r3, ip
 8002b50:	fa06 f503 	lsl.w	r5, r6, r3
 8002b54:	2307      	movs	r3, #7
 8002b56:	408b      	lsls	r3, r1
 8002b58:	ea24 0303 	bic.w	r3, r4, r3
 8002b5c:	432b      	orrs	r3, r5
 8002b5e:	f842 302e 	str.w	r3, [r2, lr, lsl #2]
}
 8002b62:	bd70      	pop	{r4, r5, r6, pc}
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8002b64:	685a      	ldr	r2, [r3, #4]
 8002b66:	2a00      	cmp	r2, #0
 8002b68:	d03c      	beq.n	8002be4 <RCM_RegisterRegConv+0x17c>
 8002b6a:	f890 c004 	ldrb.w	ip, [r0, #4]
  uint8_t i=0;
 8002b6e:	4620      	mov	r0, r4
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8002b70:	7914      	ldrb	r4, [r2, #4]
 8002b72:	4564      	cmp	r4, ip
 8002b74:	d18c      	bne.n	8002a90 <RCM_RegisterRegConv+0x28>
 8002b76:	6814      	ldr	r4, [r2, #0]
 8002b78:	680a      	ldr	r2, [r1, #0]
 8002b7a:	4294      	cmp	r4, r2
 8002b7c:	d188      	bne.n	8002a90 <RCM_RegisterRegConv+0x28>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8002b7e:	2001      	movs	r0, #1
 8002b80:	e7a0      	b.n	8002ac4 <RCM_RegisterRegConv+0x5c>
      LL_ADC_SetChannelSamplingTime ( regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel) ,regConv->samplingTime);
 8002b82:	3c1e      	subs	r4, #30
 8002b84:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 8002b88:	f003 7e00 	and.w	lr, r3, #33554432	@ 0x2000000
 8002b8c:	e7c4      	b.n	8002b18 <RCM_RegisterRegConv+0xb0>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8002b8e:	6824      	ldr	r4, [r4, #0]
 8002b90:	680a      	ldr	r2, [r1, #0]
 8002b92:	4294      	cmp	r4, r2
 8002b94:	d183      	bne.n	8002a9e <RCM_RegisterRegConv+0x36>
      i++;
 8002b96:	2002      	movs	r0, #2
 8002b98:	e794      	b.n	8002ac4 <RCM_RegisterRegConv+0x5c>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8002b9a:	689c      	ldr	r4, [r3, #8]
 8002b9c:	b1b4      	cbz	r4, 8002bcc <RCM_RegisterRegConv+0x164>
 8002b9e:	2001      	movs	r0, #1
 8002ba0:	e77a      	b.n	8002a98 <RCM_RegisterRegConv+0x30>
 8002ba2:	2804      	cmp	r0, #4
 8002ba4:	d924      	bls.n	8002bf0 <RCM_RegisterRegConv+0x188>
 8002ba6:	68d8      	ldr	r0, [r3, #12]
 8002ba8:	2800      	cmp	r0, #0
 8002baa:	d02f      	beq.n	8002c0c <RCM_RegisterRegConv+0x1a4>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8002bac:	7902      	ldrb	r2, [r0, #4]
 8002bae:	4562      	cmp	r2, ip
 8002bb0:	680a      	ldr	r2, [r1, #0]
 8002bb2:	d1f0      	bne.n	8002b96 <RCM_RegisterRegConv+0x12e>
 8002bb4:	6800      	ldr	r0, [r0, #0]
      i++;
 8002bb6:	4282      	cmp	r2, r0
 8002bb8:	bf0c      	ite	eq
 8002bba:	2003      	moveq	r0, #3
 8002bbc:	2002      	movne	r0, #2
 8002bbe:	e781      	b.n	8002ac4 <RCM_RegisterRegConv+0x5c>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8002bc0:	2804      	cmp	r0, #4
 8002bc2:	680a      	ldr	r2, [r1, #0]
 8002bc4:	f67f af7e 	bls.w	8002ac4 <RCM_RegisterRegConv+0x5c>
 8002bc8:	2003      	movs	r0, #3
 8002bca:	e77b      	b.n	8002ac4 <RCM_RegisterRegConv+0x5c>
 8002bcc:	68dc      	ldr	r4, [r3, #12]
 8002bce:	b1dc      	cbz	r4, 8002c08 <RCM_RegisterRegConv+0x1a0>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8002bd0:	7922      	ldrb	r2, [r4, #4]
 8002bd2:	4562      	cmp	r2, ip
 8002bd4:	d118      	bne.n	8002c08 <RCM_RegisterRegConv+0x1a0>
 8002bd6:	2001      	movs	r0, #1
 8002bd8:	6824      	ldr	r4, [r4, #0]
 8002bda:	680a      	ldr	r2, [r1, #0]
 8002bdc:	4294      	cmp	r4, r2
 8002bde:	f47f af66 	bne.w	8002aae <RCM_RegisterRegConv+0x46>
 8002be2:	e7f1      	b.n	8002bc8 <RCM_RegisterRegConv+0x160>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8002be4:	689c      	ldr	r4, [r3, #8]
 8002be6:	b11c      	cbz	r4, 8002bf0 <RCM_RegisterRegConv+0x188>
 8002be8:	f890 c004 	ldrb.w	ip, [r0, #4]
  uint8_t i=0;
 8002bec:	4610      	mov	r0, r2
 8002bee:	e753      	b.n	8002a98 <RCM_RegisterRegConv+0x30>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8002bf0:	68dc      	ldr	r4, [r3, #12]
 8002bf2:	b914      	cbnz	r4, 8002bfa <RCM_RegisterRegConv+0x192>
 8002bf4:	680a      	ldr	r2, [r1, #0]
 8002bf6:	4620      	mov	r0, r4
 8002bf8:	e764      	b.n	8002ac4 <RCM_RegisterRegConv+0x5c>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8002bfa:	7920      	ldrb	r0, [r4, #4]
 8002bfc:	790a      	ldrb	r2, [r1, #4]
 8002bfe:	4290      	cmp	r0, r2
 8002c00:	d006      	beq.n	8002c10 <RCM_RegisterRegConv+0x1a8>
 8002c02:	680a      	ldr	r2, [r1, #0]
 8002c04:	2000      	movs	r0, #0
 8002c06:	e75d      	b.n	8002ac4 <RCM_RegisterRegConv+0x5c>
 8002c08:	680a      	ldr	r2, [r1, #0]
 8002c0a:	e7b8      	b.n	8002b7e <RCM_RegisterRegConv+0x116>
 8002c0c:	680a      	ldr	r2, [r1, #0]
 8002c0e:	e7c2      	b.n	8002b96 <RCM_RegisterRegConv+0x12e>
 8002c10:	2000      	movs	r0, #0
 8002c12:	e7e1      	b.n	8002bd8 <RCM_RegisterRegConv+0x170>
 8002c14:	20000fe0 	.word	0x20000fe0
 8002c18:	20000fc0 	.word	0x20000fc0

08002c1c <RCM_ExecRegularConv>:
 */
uint16_t RCM_ExecRegularConv (uint8_t handle)
{
  uint16_t retVal;

  LL_ADC_REG_SetSequencerRanks( RCM_handle_array[handle]->regADC,
 8002c1c:	4b18      	ldr	r3, [pc, #96]	@ (8002c80 <RCM_ExecRegularConv+0x64>)
 8002c1e:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
                                LL_ADC_REG_RANK_1,
                                __LL_ADC_DECIMAL_NB_TO_CHANNEL( RCM_handle_array[handle]->channel ) );
 8002c22:	7913      	ldrb	r3, [r2, #4]
  LL_ADC_REG_SetSequencerRanks( RCM_handle_array[handle]->regADC,
 8002c24:	6812      	ldr	r2, [r2, #0]
                                __LL_ADC_DECIMAL_NB_TO_CHANNEL( RCM_handle_array[handle]->channel ) );
 8002c26:	eb03 0143 	add.w	r1, r3, r3, lsl #1
  LL_ADC_REG_SetSequencerRanks( RCM_handle_array[handle]->regADC,
 8002c2a:	2b09      	cmp	r3, #9
                                __LL_ADC_DECIMAL_NB_TO_CHANNEL( RCM_handle_array[handle]->channel ) );
 8002c2c:	bf93      	iteet	ls
 8002c2e:	ea43 5301 	orrls.w	r3, r3, r1, lsl #20
 8002c32:	391e      	subhi	r1, #30
  LL_ADC_REG_SetSequencerRanks( RCM_handle_array[handle]->regADC,
 8002c34:	ea43 5301 	orrhi.w	r3, r3, r1, lsl #20
 8002c38:	f043 7300 	orrls.w	r3, r3, #33554432	@ 0x2000000
 8002c3c:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8002c40:	fa91 f1a1 	rbit	r1, r1
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 8002c44:	f44f 7c00 	mov.w	ip, #512	@ 0x200
 8002c48:	fab1 f181 	clz	r1, r1
 8002c4c:	f102 002c 	add.w	r0, r2, #44	@ 0x2c
 8002c50:	fa2c fc01 	lsr.w	ip, ip, r1
  MODIFY_REG(*preg,
 8002c54:	f003 031f 	and.w	r3, r3, #31
 8002c58:	f850 102c 	ldr.w	r1, [r0, ip, lsl #2]
 8002c5c:	f021 011f 	bic.w	r1, r1, #31
 8002c60:	4319      	orrs	r1, r3

  LL_ADC_REG_ReadConversionData12( RCM_handle_array[handle]->regADC );

  /* Bit banding access equivalent to LL_ADC_REG_StartConversionSWStart */
  BB_REG_BIT_SET ( &RCM_handle_array[handle]->regADC->CR2, ADC_CR2_SWSTART_Pos );
 8002c62:	0153      	lsls	r3, r2, #5
 8002c64:	f840 102c 	str.w	r1, [r0, ip, lsl #2]
 8002c68:	f103 4384 	add.w	r3, r3, #1107296256	@ 0x42000000
 8002c6c:	2101      	movs	r1, #1
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
 8002c6e:	6cd0      	ldr	r0, [r2, #76]	@ 0x4c
 8002c70:	f8c3 1178 	str.w	r1, [r3, #376]	@ 0x178
  return (READ_BIT(ADCx->SR, LL_ADC_FLAG_EOCS) == (LL_ADC_FLAG_EOCS));
 8002c74:	6813      	ldr	r3, [r2, #0]
  /* Wait until end of regular conversion */
  while ( LL_ADC_IsActiveFlag_EOCS( RCM_handle_array[handle]->regADC ) == 0u ) {}
 8002c76:	079b      	lsls	r3, r3, #30
 8002c78:	d5fc      	bpl.n	8002c74 <RCM_ExecRegularConv+0x58>
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
 8002c7a:	6cd0      	ldr	r0, [r2, #76]	@ 0x4c
  retVal = LL_ADC_REG_ReadConversionData12( RCM_handle_array[handle]->regADC );
return retVal;
}
 8002c7c:	b280      	uxth	r0, r0
 8002c7e:	4770      	bx	lr
 8002c80:	20000fe0 	.word	0x20000fe0

08002c84 <RCM_ExecUserConv>:
 *  latest call to RCM_RequestUserConv
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ExecUserConv ()
{
 8002c84:	b570      	push	{r4, r5, r6, lr}
  if (RCM_UserConvState == RCM_USERCONV_REQUESTED)
 8002c86:	4c0e      	ldr	r4, [pc, #56]	@ (8002cc0 <RCM_ExecUserConv+0x3c>)
 8002c88:	7823      	ldrb	r3, [r4, #0]
 8002c8a:	2b01      	cmp	r3, #1
 8002c8c:	d000      	beq.n	8002c90 <RCM_ExecUserConv+0xc>
    {
      RCM_UserConvState = RCM_USERCONV_IDLE;
      RCM_CB_array [RCM_UserConvHandle].cb (RCM_UserConvHandle, RCM_UserConvValue ,RCM_CB_array [RCM_UserConvHandle].data);
    }
  }
}
 8002c8e:	bd70      	pop	{r4, r5, r6, pc}
    RCM_UserConvValue = RCM_ExecRegularConv (RCM_UserConvHandle);
 8002c90:	4d0c      	ldr	r5, [pc, #48]	@ (8002cc4 <RCM_ExecUserConv+0x40>)
 8002c92:	7828      	ldrb	r0, [r5, #0]
 8002c94:	f7ff ffc2 	bl	8002c1c <RCM_ExecRegularConv>
    if (RCM_CB_array [RCM_UserConvHandle].cb != NULL)
 8002c98:	4b0b      	ldr	r3, [pc, #44]	@ (8002cc8 <RCM_ExecUserConv+0x44>)
    RCM_UserConvValue = RCM_ExecRegularConv (RCM_UserConvHandle);
 8002c9a:	4a0c      	ldr	r2, [pc, #48]	@ (8002ccc <RCM_ExecUserConv+0x48>)
 8002c9c:	4601      	mov	r1, r0
    if (RCM_CB_array [RCM_UserConvHandle].cb != NULL)
 8002c9e:	7828      	ldrb	r0, [r5, #0]
    RCM_UserConvValue = RCM_ExecRegularConv (RCM_UserConvHandle);
 8002ca0:	8011      	strh	r1, [r2, #0]
    if (RCM_CB_array [RCM_UserConvHandle].cb != NULL)
 8002ca2:	f853 5030 	ldr.w	r5, [r3, r0, lsl #3]
    RCM_UserConvState = RCM_USERCONV_EOC;
 8002ca6:	2202      	movs	r2, #2
 8002ca8:	7022      	strb	r2, [r4, #0]
    if (RCM_CB_array [RCM_UserConvHandle].cb != NULL)
 8002caa:	2d00      	cmp	r5, #0
 8002cac:	d0ef      	beq.n	8002c8e <RCM_ExecUserConv+0xa>
      RCM_CB_array [RCM_UserConvHandle].cb (RCM_UserConvHandle, RCM_UserConvValue ,RCM_CB_array [RCM_UserConvHandle].data);
 8002cae:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 8002cb2:	685a      	ldr	r2, [r3, #4]
      RCM_UserConvState = RCM_USERCONV_IDLE;
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	7023      	strb	r3, [r4, #0]
      RCM_CB_array [RCM_UserConvHandle].cb (RCM_UserConvHandle, RCM_UserConvValue ,RCM_CB_array [RCM_UserConvHandle].data);
 8002cb8:	462b      	mov	r3, r5
}
 8002cba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      RCM_CB_array [RCM_UserConvHandle].cb (RCM_UserConvHandle, RCM_UserConvValue ,RCM_CB_array [RCM_UserConvHandle].data);
 8002cbe:	4718      	bx	r3
 8002cc0:	20000fb8 	.word	0x20000fb8
 8002cc4:	20000fbc 	.word	0x20000fbc
 8002cc8:	20000fc0 	.word	0x20000fc0
 8002ccc:	20000fba 	.word	0x20000fba

08002cd0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002cd0:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cd2:	4b0e      	ldr	r3, [pc, #56]	@ (8002d0c <HAL_MspInit+0x3c>)
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	9200      	str	r2, [sp, #0]
 8002cd8:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8002cda:	f441 4180 	orr.w	r1, r1, #16384	@ 0x4000
 8002cde:	6459      	str	r1, [r3, #68]	@ 0x44
 8002ce0:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 8002ce2:	f400 4080 	and.w	r0, r0, #16384	@ 0x4000
 8002ce6:	9000      	str	r0, [sp, #0]
 8002ce8:	9800      	ldr	r0, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002cea:	9201      	str	r2, [sp, #4]
 8002cec:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8002cee:	f040 5080 	orr.w	r0, r0, #268435456	@ 0x10000000
 8002cf2:	6418      	str	r0, [r3, #64]	@ 0x40
 8002cf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cf6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cfa:	9301      	str	r3, [sp, #4]
 8002cfc:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002cfe:	210f      	movs	r1, #15
 8002d00:	f06f 0001 	mvn.w	r0, #1

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d04:	b002      	add	sp, #8
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002d06:	f001 b91b 	b.w	8003f40 <HAL_NVIC_SetPriority>
 8002d0a:	bf00      	nop
 8002d0c:	40023800 	.word	0x40023800

08002d10 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002d10:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 8002d12:	6803      	ldr	r3, [r0, #0]
 8002d14:	4a3c      	ldr	r2, [pc, #240]	@ (8002e08 <HAL_ADC_MspInit+0xf8>)
{
 8002d16:	b08c      	sub	sp, #48	@ 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d18:	2400      	movs	r4, #0
  if(hadc->Instance==ADC1)
 8002d1a:	4293      	cmp	r3, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d1c:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8002d20:	e9cd 4408 	strd	r4, r4, [sp, #32]
 8002d24:	940a      	str	r4, [sp, #40]	@ 0x28
  if(hadc->Instance==ADC1)
 8002d26:	d004      	beq.n	8002d32 <HAL_ADC_MspInit+0x22>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 8002d28:	4a38      	ldr	r2, [pc, #224]	@ (8002e0c <HAL_ADC_MspInit+0xfc>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d046      	beq.n	8002dbc <HAL_ADC_MspInit+0xac>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8002d2e:	b00c      	add	sp, #48	@ 0x30
 8002d30:	bd10      	pop	{r4, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002d32:	4b37      	ldr	r3, [pc, #220]	@ (8002e10 <HAL_ADC_MspInit+0x100>)
 8002d34:	9400      	str	r4, [sp, #0]
 8002d36:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d38:	4836      	ldr	r0, [pc, #216]	@ (8002e14 <HAL_ADC_MspInit+0x104>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002d3a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002d3e:	645a      	str	r2, [r3, #68]	@ 0x44
 8002d40:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002d42:	f402 7280 	and.w	r2, r2, #256	@ 0x100
 8002d46:	9200      	str	r2, [sp, #0]
 8002d48:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d4a:	9401      	str	r4, [sp, #4]
 8002d4c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002d4e:	f042 0204 	orr.w	r2, r2, #4
 8002d52:	631a      	str	r2, [r3, #48]	@ 0x30
 8002d54:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002d56:	f002 0204 	and.w	r2, r2, #4
 8002d5a:	9201      	str	r2, [sp, #4]
 8002d5c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d5e:	9402      	str	r4, [sp, #8]
 8002d60:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002d62:	f042 0201 	orr.w	r2, r2, #1
 8002d66:	631a      	str	r2, [r3, #48]	@ 0x30
 8002d68:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002d6a:	f002 0201 	and.w	r2, r2, #1
 8002d6e:	9202      	str	r2, [sp, #8]
 8002d70:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d72:	9403      	str	r4, [sp, #12]
 8002d74:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002d76:	f042 0202 	orr.w	r2, r2, #2
 8002d7a:	631a      	str	r2, [r3, #48]	@ 0x30
 8002d7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d7e:	f003 0302 	and.w	r3, r3, #2
 8002d82:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d84:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = BATTERY_CURRENT_Pin|MOTOR_TEMP_Pin;
 8002d86:	2205      	movs	r2, #5
 8002d88:	2303      	movs	r3, #3
 8002d8a:	e9cd 2306 	strd	r2, r3, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d8e:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d90:	f001 f95e 	bl	8004050 <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d94:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = M1_BUS_VOLTAGE_Pin|M1_CURR_AMPL_U_Pin;
 8002d96:	2288      	movs	r2, #136	@ 0x88
 8002d98:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d9a:	481f      	ldr	r0, [pc, #124]	@ (8002e18 <HAL_ADC_MspInit+0x108>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d9c:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Pin = M1_BUS_VOLTAGE_Pin|M1_CURR_AMPL_U_Pin;
 8002d9e:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002da2:	f001 f955 	bl	8004050 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = TEMPERATURE_Pin;
 8002da6:	2201      	movs	r2, #1
 8002da8:	2303      	movs	r3, #3
    HAL_GPIO_Init(TEMPERATURE_GPIO_Port, &GPIO_InitStruct);
 8002daa:	481c      	ldr	r0, [pc, #112]	@ (8002e1c <HAL_ADC_MspInit+0x10c>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dac:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(TEMPERATURE_GPIO_Port, &GPIO_InitStruct);
 8002dae:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = TEMPERATURE_Pin;
 8002db0:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(TEMPERATURE_GPIO_Port, &GPIO_InitStruct);
 8002db4:	f001 f94c 	bl	8004050 <HAL_GPIO_Init>
}
 8002db8:	b00c      	add	sp, #48	@ 0x30
 8002dba:	bd10      	pop	{r4, pc}
    __HAL_RCC_ADC2_CLK_ENABLE();
 8002dbc:	4b14      	ldr	r3, [pc, #80]	@ (8002e10 <HAL_ADC_MspInit+0x100>)
 8002dbe:	9404      	str	r4, [sp, #16]
 8002dc0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
    HAL_GPIO_Init(M1_CURR_AMPL_V_GPIO_Port, &GPIO_InitStruct);
 8002dc2:	4814      	ldr	r0, [pc, #80]	@ (8002e14 <HAL_ADC_MspInit+0x104>)
    __HAL_RCC_ADC2_CLK_ENABLE();
 8002dc4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002dc8:	645a      	str	r2, [r3, #68]	@ 0x44
 8002dca:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002dcc:	f402 7200 	and.w	r2, r2, #512	@ 0x200
 8002dd0:	9204      	str	r2, [sp, #16]
 8002dd2:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002dd4:	9405      	str	r4, [sp, #20]
 8002dd6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002dd8:	f042 0204 	orr.w	r2, r2, #4
 8002ddc:	631a      	str	r2, [r3, #48]	@ 0x30
 8002dde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
    GPIO_InitStruct.Pin = M1_CURR_AMPL_V_Pin;
 8002de0:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 8002e00 <HAL_ADC_MspInit+0xf0>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002de4:	f003 0304 	and.w	r3, r3, #4
 8002de8:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(M1_CURR_AMPL_V_GPIO_Port, &GPIO_InitStruct);
 8002dea:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = M1_CURR_AMPL_V_Pin;
 8002dec:	ed8d 7b06 	vstr	d7, [sp, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002df0:	9b05      	ldr	r3, [sp, #20]
    HAL_GPIO_Init(M1_CURR_AMPL_V_GPIO_Port, &GPIO_InitStruct);
 8002df2:	f001 f92d 	bl	8004050 <HAL_GPIO_Init>
}
 8002df6:	b00c      	add	sp, #48	@ 0x30
 8002df8:	bd10      	pop	{r4, pc}
 8002dfa:	bf00      	nop
 8002dfc:	f3af 8000 	nop.w
 8002e00:	00000010 	.word	0x00000010
 8002e04:	00000003 	.word	0x00000003
 8002e08:	40012000 	.word	0x40012000
 8002e0c:	40012100 	.word	0x40012100
 8002e10:	40023800 	.word	0x40023800
 8002e14:	40020800 	.word	0x40020800
 8002e18:	40020000 	.word	0x40020000
 8002e1c:	40020400 	.word	0x40020400

08002e20 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002e20:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_base->Instance==TIM1)
 8002e22:	6802      	ldr	r2, [r0, #0]
 8002e24:	4922      	ldr	r1, [pc, #136]	@ (8002eb0 <HAL_TIM_Base_MspInit+0x90>)
{
 8002e26:	b08a      	sub	sp, #40	@ 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e28:	2300      	movs	r3, #0
  if(htim_base->Instance==TIM1)
 8002e2a:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e2c:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8002e30:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8002e34:	9308      	str	r3, [sp, #32]
  if(htim_base->Instance==TIM1)
 8002e36:	d004      	beq.n	8002e42 <HAL_TIM_Base_MspInit+0x22>
    __HAL_RCC_TIM1_CLK_ENABLE();
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM2)
 8002e38:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8002e3c:	d00e      	beq.n	8002e5c <HAL_TIM_Base_MspInit+0x3c>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002e3e:	b00a      	add	sp, #40	@ 0x28
 8002e40:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002e42:	4a1c      	ldr	r2, [pc, #112]	@ (8002eb4 <HAL_TIM_Base_MspInit+0x94>)
 8002e44:	9301      	str	r3, [sp, #4]
 8002e46:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 8002e48:	f043 0301 	orr.w	r3, r3, #1
 8002e4c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e4e:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 8002e50:	f003 0301 	and.w	r3, r3, #1
 8002e54:	9301      	str	r3, [sp, #4]
 8002e56:	9b01      	ldr	r3, [sp, #4]
}
 8002e58:	b00a      	add	sp, #40	@ 0x28
 8002e5a:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002e5c:	f502 320e 	add.w	r2, r2, #145408	@ 0x23800
 8002e60:	9302      	str	r3, [sp, #8]
 8002e62:	6c10      	ldr	r0, [r2, #64]	@ 0x40
 8002e64:	f040 0001 	orr.w	r0, r0, #1
 8002e68:	6410      	str	r0, [r2, #64]	@ 0x40
 8002e6a:	6c10      	ldr	r0, [r2, #64]	@ 0x40
 8002e6c:	f000 0001 	and.w	r0, r0, #1
 8002e70:	9002      	str	r0, [sp, #8]
 8002e72:	9802      	ldr	r0, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e74:	9303      	str	r3, [sp, #12]
 8002e76:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e78:	480f      	ldr	r0, [pc, #60]	@ (8002eb8 <HAL_TIM_Base_MspInit+0x98>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e7a:	f043 0301 	orr.w	r3, r3, #1
 8002e7e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e80:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    GPIO_InitStruct.Pin = M1_HALL_H1_Pin|M1_HALL_H2_Pin|M1_HALL_H3_Pin;
 8002e82:	ed9f 7b09 	vldr	d7, [pc, #36]	@ 8002ea8 <HAL_TIM_Base_MspInit+0x88>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e86:	f003 0301 	and.w	r3, r3, #1
 8002e8a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e8c:	2202      	movs	r2, #2
 8002e8e:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e90:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = M1_HALL_H1_Pin|M1_HALL_H2_Pin|M1_HALL_H3_Pin;
 8002e92:	ed8d 7b04 	vstr	d7, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e96:	e9cd 2307 	strd	r2, r3, [sp, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e9a:	9c03      	ldr	r4, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e9c:	f001 f8d8 	bl	8004050 <HAL_GPIO_Init>
}
 8002ea0:	b00a      	add	sp, #40	@ 0x28
 8002ea2:	bd10      	pop	{r4, pc}
 8002ea4:	f3af 8000 	nop.w
 8002ea8:	00000007 	.word	0x00000007
 8002eac:	00000002 	.word	0x00000002
 8002eb0:	40010000 	.word	0x40010000
 8002eb4:	40023800 	.word	0x40023800
 8002eb8:	40020000 	.word	0x40020000

08002ebc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002ebc:	b5d0      	push	{r4, r6, r7, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM1)
 8002ebe:	4a1f      	ldr	r2, [pc, #124]	@ (8002f3c <HAL_TIM_MspPostInit+0x80>)
 8002ec0:	6801      	ldr	r1, [r0, #0]
{
 8002ec2:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ec4:	2300      	movs	r3, #0
  if(htim->Instance==TIM1)
 8002ec6:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ec8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8002ecc:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8002ed0:	9306      	str	r3, [sp, #24]
  if(htim->Instance==TIM1)
 8002ed2:	d001      	beq.n	8002ed8 <HAL_TIM_MspPostInit+0x1c>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002ed4:	b008      	add	sp, #32
 8002ed6:	bdd0      	pop	{r4, r6, r7, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ed8:	f502 329c 	add.w	r2, r2, #79872	@ 0x13800
 8002edc:	9300      	str	r3, [sp, #0]
 8002ede:	6b11      	ldr	r1, [r2, #48]	@ 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ee0:	4817      	ldr	r0, [pc, #92]	@ (8002f40 <HAL_TIM_MspPostInit+0x84>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ee2:	f041 0102 	orr.w	r1, r1, #2
 8002ee6:	6311      	str	r1, [r2, #48]	@ 0x30
 8002ee8:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8002eea:	f001 0102 	and.w	r1, r1, #2
 8002eee:	9100      	str	r1, [sp, #0]
 8002ef0:	9900      	ldr	r1, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ef2:	9301      	str	r3, [sp, #4]
 8002ef4:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002ef6:	2401      	movs	r4, #1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ef8:	4323      	orrs	r3, r4
 8002efa:	6313      	str	r3, [r2, #48]	@ 0x30
 8002efc:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002efe:	9406      	str	r4, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f00:	4023      	ands	r3, r4
 8002f02:	9301      	str	r3, [sp, #4]
 8002f04:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f06:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin|M1_PWM_VL_Pin|M1_PWM_WL_Pin;
 8002f08:	f44f 4260 	mov.w	r2, #57344	@ 0xe000
 8002f0c:	2302      	movs	r3, #2
 8002f0e:	2602      	movs	r6, #2
 8002f10:	2702      	movs	r7, #2
 8002f12:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002f16:	e9cd 6704 	strd	r6, r7, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f1a:	f001 f899 	bl	8004050 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 8002f1e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002f22:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f24:	4807      	ldr	r0, [pc, #28]	@ (8002f44 <HAL_TIM_MspPostInit+0x88>)
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002f26:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f28:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 8002f2a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8002f2e:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f32:	f001 f88d 	bl	8004050 <HAL_GPIO_Init>
}
 8002f36:	b008      	add	sp, #32
 8002f38:	bdd0      	pop	{r4, r6, r7, pc}
 8002f3a:	bf00      	nop
 8002f3c:	40010000 	.word	0x40010000
 8002f40:	40020400 	.word	0x40020400
 8002f44:	40020000 	.word	0x40020000

08002f48 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002f48:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(huart->Instance==USART1)
 8002f4a:	4a1b      	ldr	r2, [pc, #108]	@ (8002fb8 <HAL_UART_MspInit+0x70>)
 8002f4c:	6801      	ldr	r1, [r0, #0]
{
 8002f4e:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f50:	2300      	movs	r3, #0
  if(huart->Instance==USART1)
 8002f52:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f54:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8002f58:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8002f5c:	9306      	str	r3, [sp, #24]
  if(huart->Instance==USART1)
 8002f5e:	d002      	beq.n	8002f66 <HAL_UART_MspInit+0x1e>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002f60:	b009      	add	sp, #36	@ 0x24
 8002f62:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_USART1_CLK_ENABLE();
 8002f66:	f502 3294 	add.w	r2, r2, #75776	@ 0x12800
 8002f6a:	9300      	str	r3, [sp, #0]
 8002f6c:	6c50      	ldr	r0, [r2, #68]	@ 0x44
 8002f6e:	f040 0010 	orr.w	r0, r0, #16
 8002f72:	6450      	str	r0, [r2, #68]	@ 0x44
 8002f74:	6c50      	ldr	r0, [r2, #68]	@ 0x44
 8002f76:	f000 0010 	and.w	r0, r0, #16
 8002f7a:	9000      	str	r0, [sp, #0]
 8002f7c:	9800      	ldr	r0, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f7e:	9301      	str	r3, [sp, #4]
 8002f80:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f82:	480e      	ldr	r0, [pc, #56]	@ (8002fbc <HAL_UART_MspInit+0x74>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f84:	f043 0302 	orr.w	r3, r3, #2
 8002f88:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f8a:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 8002f8c:	ed9f 7b08 	vldr	d7, [pc, #32]	@ 8002fb0 <HAL_UART_MspInit+0x68>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f90:	f003 0302 	and.w	r3, r3, #2
 8002f94:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f96:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002f98:	2307      	movs	r3, #7
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 8002f9a:	ed8d 7b02 	vstr	d7, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f9e:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002fa0:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fa2:	f001 f855 	bl	8004050 <HAL_GPIO_Init>
}
 8002fa6:	b009      	add	sp, #36	@ 0x24
 8002fa8:	f85d fb04 	ldr.w	pc, [sp], #4
 8002fac:	f3af 8000 	nop.w
 8002fb0:	000000c0 	.word	0x000000c0
 8002fb4:	00000002 	.word	0x00000002
 8002fb8:	40011000 	.word	0x40011000
 8002fbc:	40020400 	.word	0x40020400

08002fc0 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8002fc0:	b508      	push	{r3, lr}
  if(huart->Instance==USART1)
 8002fc2:	6802      	ldr	r2, [r0, #0]
 8002fc4:	4b08      	ldr	r3, [pc, #32]	@ (8002fe8 <HAL_UART_MspDeInit+0x28>)
 8002fc6:	429a      	cmp	r2, r3
 8002fc8:	d000      	beq.n	8002fcc <HAL_UART_MspDeInit+0xc>
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }

}
 8002fca:	bd08      	pop	{r3, pc}
    __HAL_RCC_USART1_CLK_DISABLE();
 8002fcc:	4a07      	ldr	r2, [pc, #28]	@ (8002fec <HAL_UART_MspDeInit+0x2c>)
    HAL_GPIO_DeInit(GPIOB, UART_TX_Pin|UART_RX_Pin);
 8002fce:	4808      	ldr	r0, [pc, #32]	@ (8002ff0 <HAL_UART_MspDeInit+0x30>)
    __HAL_RCC_USART1_CLK_DISABLE();
 8002fd0:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 8002fd2:	f023 0310 	bic.w	r3, r3, #16
 8002fd6:	6453      	str	r3, [r2, #68]	@ 0x44
    HAL_GPIO_DeInit(GPIOB, UART_TX_Pin|UART_RX_Pin);
 8002fd8:	21c0      	movs	r1, #192	@ 0xc0
 8002fda:	f001 f949 	bl	8004270 <HAL_GPIO_DeInit>
}
 8002fde:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8002fe2:	2025      	movs	r0, #37	@ 0x25
 8002fe4:	f000 bff6 	b.w	8003fd4 <HAL_NVIC_DisableIRQ>
 8002fe8:	40011000 	.word	0x40011000
 8002fec:	40023800 	.word	0x40023800
 8002ff0:	40020400 	.word	0x40020400

08002ff4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ff4:	b570      	push	{r4, r5, r6, lr}
 8002ff6:	b088      	sub	sp, #32
  uint32_t              uwPrescalerValue = 0U;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002ff8:	4b23      	ldr	r3, [pc, #140]	@ (8003088 <HAL_InitTick+0x94>)
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	9202      	str	r2, [sp, #8]
 8002ffe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003000:	f042 0210 	orr.w	r2, r2, #16
 8003004:	641a      	str	r2, [r3, #64]	@ 0x40
 8003006:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003008:	f003 0310 	and.w	r3, r3, #16
 800300c:	9302      	str	r3, [sp, #8]
{
 800300e:	4605      	mov	r5, r0

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003010:	a901      	add	r1, sp, #4
 8003012:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM6_CLK_ENABLE();
 8003014:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003016:	f001 fafd 	bl	8004614 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800301a:	9b06      	ldr	r3, [sp, #24]
 800301c:	b9d3      	cbnz	r3, 8003054 <HAL_InitTick+0x60>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800301e:	f001 fad9 	bl	80045d4 <HAL_RCC_GetPCLK1Freq>
 8003022:	4603      	mov	r3, r0
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003024:	4a19      	ldr	r2, [pc, #100]	@ (800308c <HAL_InitTick+0x98>)

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8003026:	4c1a      	ldr	r4, [pc, #104]	@ (8003090 <HAL_InitTick+0x9c>)
 8003028:	491a      	ldr	r1, [pc, #104]	@ (8003094 <HAL_InitTick+0xa0>)
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800302a:	fba2 2303 	umull	r2, r3, r2, r3
 800302e:	0c9b      	lsrs	r3, r3, #18
 8003030:	3b01      	subs	r3, #1
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
  htim6.Init.Prescaler = uwPrescalerValue;
  htim6.Init.ClockDivision = 0;
 8003032:	2200      	movs	r2, #0
  htim6.Init.Prescaler = uwPrescalerValue;
 8003034:	e9c4 1300 	strd	r1, r3, [r4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;

  status = HAL_TIM_Base_Init(&htim6);
 8003038:	4620      	mov	r0, r4
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800303a:	f240 33e7 	movw	r3, #999	@ 0x3e7
  htim6.Init.ClockDivision = 0;
 800303e:	6122      	str	r2, [r4, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003040:	60a2      	str	r2, [r4, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003042:	61a2      	str	r2, [r4, #24]
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8003044:	60e3      	str	r3, [r4, #12]
  status = HAL_TIM_Base_Init(&htim6);
 8003046:	f001 fd4b 	bl	8004ae0 <HAL_TIM_Base_Init>
  if (status == HAL_OK)
 800304a:	4606      	mov	r6, r0
 800304c:	b130      	cbz	r0, 800305c <HAL_InitTick+0x68>
    }
  }

 /* Return function status */
  return status;
}
 800304e:	4630      	mov	r0, r6
 8003050:	b008      	add	sp, #32
 8003052:	bd70      	pop	{r4, r5, r6, pc}
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8003054:	f001 fabe 	bl	80045d4 <HAL_RCC_GetPCLK1Freq>
 8003058:	0043      	lsls	r3, r0, #1
 800305a:	e7e3      	b.n	8003024 <HAL_InitTick+0x30>
    status = HAL_TIM_Base_Start_IT(&htim6);
 800305c:	4620      	mov	r0, r4
 800305e:	f001 fdcf 	bl	8004c00 <HAL_TIM_Base_Start_IT>
    if (status == HAL_OK)
 8003062:	4606      	mov	r6, r0
 8003064:	2800      	cmp	r0, #0
 8003066:	d1f2      	bne.n	800304e <HAL_InitTick+0x5a>
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003068:	2036      	movs	r0, #54	@ 0x36
 800306a:	f000 ffa5 	bl	8003fb8 <HAL_NVIC_EnableIRQ>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800306e:	2d0f      	cmp	r5, #15
 8003070:	d901      	bls.n	8003076 <HAL_InitTick+0x82>
        status = HAL_ERROR;
 8003072:	2601      	movs	r6, #1
 8003074:	e7eb      	b.n	800304e <HAL_InitTick+0x5a>
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8003076:	4632      	mov	r2, r6
 8003078:	4629      	mov	r1, r5
 800307a:	2036      	movs	r0, #54	@ 0x36
 800307c:	f000 ff60 	bl	8003f40 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003080:	4b05      	ldr	r3, [pc, #20]	@ (8003098 <HAL_InitTick+0xa4>)
 8003082:	601d      	str	r5, [r3, #0]
 8003084:	e7e3      	b.n	800304e <HAL_InitTick+0x5a>
 8003086:	bf00      	nop
 8003088:	40023800 	.word	0x40023800
 800308c:	431bde83 	.word	0x431bde83
 8003090:	20000ff0 	.word	0x20000ff0
 8003094:	40001000 	.word	0x40001000
 8003098:	20000578 	.word	0x20000578

0800309c <HAL_SuspendTick>:
  * @retval None
  */
void HAL_SuspendTick(void)
{
  /* Disable TIM6 update Interrupt */
  __HAL_TIM_DISABLE_IT(&htim6, TIM_IT_UPDATE);
 800309c:	4b03      	ldr	r3, [pc, #12]	@ (80030ac <HAL_SuspendTick+0x10>)
 800309e:	681a      	ldr	r2, [r3, #0]
 80030a0:	68d3      	ldr	r3, [r2, #12]
 80030a2:	f023 0301 	bic.w	r3, r3, #1
 80030a6:	60d3      	str	r3, [r2, #12]
}
 80030a8:	4770      	bx	lr
 80030aa:	bf00      	nop
 80030ac:	20000ff0 	.word	0x20000ff0

080030b0 <HAL_ResumeTick>:
  * @retval None
  */
void HAL_ResumeTick(void)
{
  /* Enable TIM6 Update interrupt */
  __HAL_TIM_ENABLE_IT(&htim6, TIM_IT_UPDATE);
 80030b0:	4b03      	ldr	r3, [pc, #12]	@ (80030c0 <HAL_ResumeTick+0x10>)
 80030b2:	681a      	ldr	r2, [r3, #0]
 80030b4:	68d3      	ldr	r3, [r2, #12]
 80030b6:	f043 0301 	orr.w	r3, r3, #1
 80030ba:	60d3      	str	r3, [r2, #12]
}
 80030bc:	4770      	bx	lr
 80030be:	bf00      	nop
 80030c0:	20000ff0 	.word	0x20000ff0

080030c4 <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80030c4:	4801      	ldr	r0, [pc, #4]	@ (80030cc <TIM6_DAC_IRQHandler+0x8>)
 80030c6:	f002 b8a9 	b.w	800521c <HAL_TIM_IRQHandler>
 80030ca:	bf00      	nop
 80030cc:	20000ff0 	.word	0x20000ff0

080030d0 <ADC_IRQHandler>:
  return (READ_BIT(ADCx->SR, LL_ADC_FLAG_JEOS) == (LL_ADC_FLAG_JEOS));
 80030d0:	4b08      	ldr	r3, [pc, #32]	@ (80030f4 <ADC_IRQHandler+0x24>)
 80030d2:	681a      	ldr	r2, [r3, #0]
void ADC_IRQHandler(void)
{
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  if(LL_ADC_IsActiveFlag_JEOS(ADC1))
 80030d4:	0752      	lsls	r2, r2, #29
 80030d6:	d505      	bpl.n	80030e4 <ADC_IRQHandler+0x14>
  {
    // Clear Flags
    ADC1->SR &= ~(uint32_t)(LL_ADC_FLAG_JEOS | LL_ADC_FLAG_JSTRT);
 80030d8:	681a      	ldr	r2, [r3, #0]
 80030da:	f022 020c 	bic.w	r2, r2, #12
 80030de:	601a      	str	r2, [r3, #0]

    TSK_HighFrequencyTask();          /*GUI, this section is present only if DAC is disabled*/
 80030e0:	f7fe bf5e 	b.w	8001fa0 <TSK_HighFrequencyTask>
  }
#ifdef ADC3
  else
  {
    // Clear Flags
    ADC3->SR &= ~(uint32_t)(LL_ADC_FLAG_JEOS | LL_ADC_FLAG_JSTRT);
 80030e4:	4a04      	ldr	r2, [pc, #16]	@ (80030f8 <ADC_IRQHandler+0x28>)
 80030e6:	6813      	ldr	r3, [r2, #0]
 80030e8:	f023 030c 	bic.w	r3, r3, #12
 80030ec:	6013      	str	r3, [r2, #0]

    TSK_HighFrequencyTask();          /*GUI, this section is present only if DAC is disabled*/
 80030ee:	f7fe bf57 	b.w	8001fa0 <TSK_HighFrequencyTask>
 80030f2:	bf00      	nop
 80030f4:	40012000 	.word	0x40012000
 80030f8:	40012200 	.word	0x40012200

080030fc <TIM1_UP_TIM10_IRQHandler>:
{
  /* USER CODE BEGIN TIMx_UP_M1_IRQn 0 */

  /* USER CODE END TIMx_UP_M1_IRQn 0 */

  LL_TIM_ClearFlag_UPDATE(PWM_Handle_M1.pParams_str->TIMx);
 80030fc:	4803      	ldr	r0, [pc, #12]	@ (800310c <TIM1_UP_TIM10_IRQHandler+0x10>)
 80030fe:	6f03      	ldr	r3, [r0, #112]	@ 0x70
 8003100:	68db      	ldr	r3, [r3, #12]
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8003102:	f06f 0201 	mvn.w	r2, #1
 8003106:	611a      	str	r2, [r3, #16]
  ICS_TIMx_UP_IRQHandler(&PWM_Handle_M1);
 8003108:	f005 bbec 	b.w	80088e4 <ICS_TIMx_UP_IRQHandler>
 800310c:	20000328 	.word	0x20000328

08003110 <TIM1_BRK_TIM9_IRQHandler>:
void TIMx_BRK_M1_IRQHandler(void)
{
  /* USER CODE BEGIN TIMx_BRK_M1_IRQn 0 */

  /* USER CODE END TIMx_BRK_M1_IRQn 0 */
  if (LL_TIM_IsActiveFlag_BRK(PWM_Handle_M1.pParams_str->TIMx))
 8003110:	4807      	ldr	r0, [pc, #28]	@ (8003130 <TIM1_BRK_TIM9_IRQHandler+0x20>)
{
 8003112:	b508      	push	{r3, lr}
  if (LL_TIM_IsActiveFlag_BRK(PWM_Handle_M1.pParams_str->TIMx))
 8003114:	6f03      	ldr	r3, [r0, #112]	@ 0x70
 8003116:	68db      	ldr	r3, [r3, #12]
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK(TIM_TypeDef *TIMx)
{
  return ((READ_BIT(TIMx->SR, TIM_SR_BIF) == (TIM_SR_BIF)) ? 1UL : 0UL);
 8003118:	691a      	ldr	r2, [r3, #16]
 800311a:	0612      	lsls	r2, r2, #24
 800311c:	d504      	bpl.n	8003128 <TIM1_BRK_TIM9_IRQHandler+0x18>
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 800311e:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003122:	611a      	str	r2, [r3, #16]
  {
    LL_TIM_ClearFlag_BRK(PWM_Handle_M1.pParams_str->TIMx);
    ICS_BRK_IRQHandler(&PWM_Handle_M1);
 8003124:	f005 fc28 	bl	8008978 <ICS_BRK_IRQHandler>
  MC_Scheduler();

  /* USER CODE BEGIN TIMx_BRK_M1_IRQn 1 */

  /* USER CODE END TIMx_BRK_M1_IRQn 1 */
}
 8003128:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  MC_Scheduler();
 800312c:	f7fe befe 	b.w	8001f2c <MC_Scheduler>
 8003130:	20000328 	.word	0x20000328

08003134 <TIM2_IRQHandler>:
  * @brief  This function handles TIMx global interrupt request for M1 Speed Sensor.
  * @param  None
  * @retval None
  */
void SPD_TIM_M1_IRQHandler(void)
{
 8003134:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SPD_TIM_M1_IRQn 0 */

  /* USER CODE END SPD_TIM_M1_IRQn 0 */

  /* HALL Timer Update IT always enabled, no need to check enable UPDATE state */
  if (LL_TIM_IsActiveFlag_UPDATE(HALL_M1.TIMx))
 8003136:	4c0c      	ldr	r4, [pc, #48]	@ (8003168 <TIM2_IRQHandler+0x34>)
 8003138:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800313a:	691a      	ldr	r2, [r3, #16]
 800313c:	07d1      	lsls	r1, r2, #31
 800313e:	d506      	bpl.n	800314e <TIM2_IRQHandler+0x1a>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8003140:	f06f 0201 	mvn.w	r2, #1
 8003144:	611a      	str	r2, [r3, #16]
  {
    LL_TIM_ClearFlag_UPDATE(HALL_M1.TIMx);
    HALL_TIMx_UP_IRQHandler(&HALL_M1);
 8003146:	4620      	mov	r0, r4
 8003148:	f005 f946 	bl	80083d8 <HALL_TIMx_UP_IRQHandler>
  else
  {
    /* Nothing to do */
  }
  /* HALL Timer CC1 IT always enabled, no need to check enable CC1 state */
  if (LL_TIM_IsActiveFlag_CC1 (HALL_M1.TIMx))
 800314c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 800314e:	691a      	ldr	r2, [r3, #16]
 8003150:	0792      	lsls	r2, r2, #30
 8003152:	d507      	bpl.n	8003164 <TIM2_IRQHandler+0x30>
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8003154:	f06f 0202 	mvn.w	r2, #2
  /* Nothing to do */
  }
  /* USER CODE BEGIN SPD_TIM_M1_IRQn 1 */

  /* USER CODE END SPD_TIM_M1_IRQn 1 */
}
 8003158:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HALL_TIMx_CC_IRQHandler(&HALL_M1);
 800315c:	4802      	ldr	r0, [pc, #8]	@ (8003168 <TIM2_IRQHandler+0x34>)
 800315e:	611a      	str	r2, [r3, #16]
 8003160:	f004 bfae 	b.w	80080c0 <HALL_TIMx_CC_IRQHandler>
}
 8003164:	bd10      	pop	{r4, pc}
 8003166:	bf00      	nop
 8003168:	20000260 	.word	0x20000260

0800316c <USART1_IRQHandler>:
  * @brief  This function handles USART interrupt request.
  * @param  None
  * @retval None
  */
void USART_IRQHandler(void)
{
 800316c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART_IRQn 0 */

  /* USER CODE END USART_IRQn 0 */
  if (LL_USART_IsActiveFlag_RXNE(pUSART.USARTx)) /* Valid data have been received */
 800316e:	4c1f      	ldr	r4, [pc, #124]	@ (80031ec <USART1_IRQHandler+0x80>)
 8003170:	f8d4 3120 	ldr.w	r3, [r4, #288]	@ 0x120
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE(USART_TypeDef *USARTx)
{
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 8003174:	681a      	ldr	r2, [r3, #0]
 8003176:	0691      	lsls	r1, r2, #26
{
 8003178:	b082      	sub	sp, #8
  if (LL_USART_IsActiveFlag_RXNE(pUSART.USARTx)) /* Valid data have been received */
 800317a:	d407      	bmi.n	800318c <USART1_IRQHandler+0x20>
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
{
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 800317c:	681a      	ldr	r2, [r3, #0]
  /* USER CODE BEGIN USART_RXNE */

  /* USER CODE END USART_RXNE  */
  }

  if (LL_USART_IsActiveFlag_TXE(pUSART.USARTx))
 800317e:	0612      	lsls	r2, r2, #24
 8003180:	d413      	bmi.n	80031aa <USART1_IRQHandler+0x3e>
  return (READ_BIT(USARTx->SR, USART_SR_ORE) == (USART_SR_ORE));
 8003182:	681b      	ldr	r3, [r3, #0]
    /* USER CODE BEGIN USART_TXE */

    /* USER CODE END USART_TXE   */
  }

  if (LL_USART_IsActiveFlag_ORE(pUSART.USARTx)) /* Overrun error occurs */
 8003184:	071b      	lsls	r3, r3, #28
 8003186:	d418      	bmi.n	80031ba <USART1_IRQHandler+0x4e>
    /* USER CODE END USART_ORE   */
  }
  /* USER CODE BEGIN USART_IRQn 1 */

  /* USER CODE END USART_IRQn 1 */
}
 8003188:	b002      	add	sp, #8
 800318a:	bd10      	pop	{r4, pc}
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 800318c:	6859      	ldr	r1, [r3, #4]
    retVal = *(uint16_t*)(UFCP_RX_IRQ_Handler(&pUSART,LL_USART_ReceiveData8(pUSART.USARTx))); /* Flag 0 = RX */
 800318e:	4620      	mov	r0, r4
 8003190:	b2c9      	uxtb	r1, r1
 8003192:	f006 f9fb 	bl	800958c <UFCP_RX_IRQ_Handler>
 8003196:	8803      	ldrh	r3, [r0, #0]
    if (retVal == 1)
 8003198:	2b01      	cmp	r3, #1
 800319a:	d01e      	beq.n	80031da <USART1_IRQHandler+0x6e>
    if (retVal == 2)
 800319c:	2b02      	cmp	r3, #2
 800319e:	d021      	beq.n	80031e4 <USART1_IRQHandler+0x78>
  if (LL_USART_IsActiveFlag_TXE(pUSART.USARTx))
 80031a0:	f8d4 3120 	ldr.w	r3, [r4, #288]	@ 0x120
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 80031a4:	681a      	ldr	r2, [r3, #0]
 80031a6:	0612      	lsls	r2, r2, #24
 80031a8:	d5eb      	bpl.n	8003182 <USART1_IRQHandler+0x16>
    UFCP_TX_IRQ_Handler(&pUSART);
 80031aa:	4810      	ldr	r0, [pc, #64]	@ (80031ec <USART1_IRQHandler+0x80>)
 80031ac:	f006 f946 	bl	800943c <UFCP_TX_IRQ_Handler>
  if (LL_USART_IsActiveFlag_ORE(pUSART.USARTx)) /* Overrun error occurs */
 80031b0:	f8d4 3120 	ldr.w	r3, [r4, #288]	@ 0x120
  return (READ_BIT(USARTx->SR, USART_SR_ORE) == (USART_SR_ORE));
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	071b      	lsls	r3, r3, #28
 80031b8:	d5e6      	bpl.n	8003188 <USART1_IRQHandler+0x1c>
    UFCP_OVR_IRQ_Handler(&pUSART);
 80031ba:	480c      	ldr	r0, [pc, #48]	@ (80031ec <USART1_IRQHandler+0x80>)
 80031bc:	f006 fa4c 	bl	8009658 <UFCP_OVR_IRQ_Handler>
    LL_USART_ClearFlag_ORE(pUSART.USARTx); /* Clear overrun flag */
 80031c0:	f8d4 3120 	ldr.w	r3, [r4, #288]	@ 0x120
  tmpreg = USARTx->SR;
 80031c4:	681a      	ldr	r2, [r3, #0]
 80031c6:	9201      	str	r2, [sp, #4]
  (void) tmpreg;
 80031c8:	9a01      	ldr	r2, [sp, #4]
  tmpreg = USARTx->DR;
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	9301      	str	r3, [sp, #4]
  (void) tmpreg;
 80031ce:	9b01      	ldr	r3, [sp, #4]
}
 80031d0:	b002      	add	sp, #8
 80031d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    UI_SerialCommunicationTimeOutStop();
 80031d6:	f000 b8b9 	b.w	800334c <UI_SerialCommunicationTimeOutStop>
      UI_SerialCommunicationTimeOutStart();
 80031da:	f000 f8bd 	bl	8003358 <UI_SerialCommunicationTimeOutStart>
  if (LL_USART_IsActiveFlag_TXE(pUSART.USARTx))
 80031de:	f8d4 3120 	ldr.w	r3, [r4, #288]	@ 0x120
 80031e2:	e7cb      	b.n	800317c <USART1_IRQHandler+0x10>
      UI_SerialCommunicationTimeOutStop();
 80031e4:	f000 f8b2 	bl	800334c <UI_SerialCommunicationTimeOutStop>
 80031e8:	e7da      	b.n	80031a0 <USART1_IRQHandler+0x34>
 80031ea:	bf00      	nop
 80031ec:	20000008 	.word	0x20000008

080031f0 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80031f0:	b510      	push	{r4, lr}
 80031f2:	b082      	sub	sp, #8
 /* USER CODE BEGIN HardFault_IRQn 0 */

 /* USER CODE END HardFault_IRQn 0 */
  TSK_HardwareFaultTask();
 80031f4:	f7fe ffa4 	bl	8002140 <TSK_HardwareFaultTask>
 80031f8:	4c1b      	ldr	r4, [pc, #108]	@ (8003268 <HardFault_Handler+0x78>)

  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
    {
      if (LL_USART_IsActiveFlag_ORE(pUSART.USARTx)) /* Overrun error occurs */
 80031fa:	f8d4 3120 	ldr.w	r3, [r4, #288]	@ 0x120
  return (READ_BIT(USARTx->SR, USART_SR_ORE) == (USART_SR_ORE));
 80031fe:	681a      	ldr	r2, [r3, #0]
 8003200:	0712      	lsls	r2, r2, #28
 8003202:	d41d      	bmi.n	8003240 <HardFault_Handler+0x50>
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8003204:	681a      	ldr	r2, [r3, #0]
        UFCP_OVR_IRQ_Handler(&pUSART);
        LL_USART_ClearFlag_ORE(pUSART.USARTx); /* Clear overrun flag */
        UI_SerialCommunicationTimeOutStop();
      }

      if (LL_USART_IsActiveFlag_TXE(pUSART.USARTx))
 8003206:	0610      	lsls	r0, r2, #24
 8003208:	d40f      	bmi.n	800322a <HardFault_Handler+0x3a>
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 800320a:	681a      	ldr	r2, [r3, #0]
      {
        UFCP_TX_IRQ_Handler(&pUSART);
      }

      if (LL_USART_IsActiveFlag_RXNE(pUSART.USARTx)) /* Valid data have been received */
 800320c:	0692      	lsls	r2, r2, #26
 800320e:	d5f6      	bpl.n	80031fe <HardFault_Handler+0xe>
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 8003210:	6859      	ldr	r1, [r3, #4]
      {
        uint16_t retVal;
        retVal = *(uint16_t*)(UFCP_RX_IRQ_Handler(&pUSART,LL_USART_ReceiveData8(pUSART.USARTx)));
 8003212:	4620      	mov	r0, r4
 8003214:	b2c9      	uxtb	r1, r1
 8003216:	f006 f9b9 	bl	800958c <UFCP_RX_IRQ_Handler>
 800321a:	8803      	ldrh	r3, [r0, #0]
        if (retVal == 1)
 800321c:	2b01      	cmp	r3, #1
 800321e:	d01f      	beq.n	8003260 <HardFault_Handler+0x70>
        {
          UI_SerialCommunicationTimeOutStart();
        }
        if (retVal == 2)
 8003220:	2b02      	cmp	r3, #2
 8003222:	d1ea      	bne.n	80031fa <HardFault_Handler+0xa>
        {
          UI_SerialCommunicationTimeOutStop();
 8003224:	f000 f892 	bl	800334c <UI_SerialCommunicationTimeOutStop>
 8003228:	e7e7      	b.n	80031fa <HardFault_Handler+0xa>
        UFCP_TX_IRQ_Handler(&pUSART);
 800322a:	4620      	mov	r0, r4
 800322c:	f006 f906 	bl	800943c <UFCP_TX_IRQ_Handler>
      if (LL_USART_IsActiveFlag_RXNE(pUSART.USARTx)) /* Valid data have been received */
 8003230:	f8d4 3120 	ldr.w	r3, [r4, #288]	@ 0x120
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 8003234:	681a      	ldr	r2, [r3, #0]
 8003236:	0691      	lsls	r1, r2, #26
 8003238:	d4ea      	bmi.n	8003210 <HardFault_Handler+0x20>
  return (READ_BIT(USARTx->SR, USART_SR_ORE) == (USART_SR_ORE));
 800323a:	681a      	ldr	r2, [r3, #0]
      if (LL_USART_IsActiveFlag_ORE(pUSART.USARTx)) /* Overrun error occurs */
 800323c:	0712      	lsls	r2, r2, #28
 800323e:	d5e1      	bpl.n	8003204 <HardFault_Handler+0x14>
        UFCP_OVR_IRQ_Handler(&pUSART);
 8003240:	4620      	mov	r0, r4
 8003242:	f006 fa09 	bl	8009658 <UFCP_OVR_IRQ_Handler>
        LL_USART_ClearFlag_ORE(pUSART.USARTx); /* Clear overrun flag */
 8003246:	f8d4 3120 	ldr.w	r3, [r4, #288]	@ 0x120
  tmpreg = USARTx->SR;
 800324a:	681a      	ldr	r2, [r3, #0]
 800324c:	9201      	str	r2, [sp, #4]
  (void) tmpreg;
 800324e:	9a01      	ldr	r2, [sp, #4]
  tmpreg = USARTx->DR;
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	9301      	str	r3, [sp, #4]
  (void) tmpreg;
 8003254:	9b01      	ldr	r3, [sp, #4]
        UI_SerialCommunicationTimeOutStop();
 8003256:	f000 f879 	bl	800334c <UI_SerialCommunicationTimeOutStop>
      if (LL_USART_IsActiveFlag_TXE(pUSART.USARTx))
 800325a:	f8d4 3120 	ldr.w	r3, [r4, #288]	@ 0x120
 800325e:	e7d1      	b.n	8003204 <HardFault_Handler+0x14>
          UI_SerialCommunicationTimeOutStart();
 8003260:	f000 f87a 	bl	8003358 <UI_SerialCommunicationTimeOutStart>
        if (retVal == 2)
 8003264:	e7c9      	b.n	80031fa <HardFault_Handler+0xa>
 8003266:	bf00      	nop
 8003268:	20000008 	.word	0x20000008

0800326c <EXTI9_5_IRQHandler>:
}

/*External Interrupt triggers motor controller reset*/
void EXTI9_5_IRQHandler(void)
{
	if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_7) != RESET)
 800326c:	4b04      	ldr	r3, [pc, #16]	@ (8003280 <EXTI9_5_IRQHandler+0x14>)
 800326e:	695a      	ldr	r2, [r3, #20]
 8003270:	0612      	lsls	r2, r2, #24
 8003272:	d400      	bmi.n	8003276 <EXTI9_5_IRQHandler+0xa>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_7);
		wakeUp();
	}

}
 8003274:	4770      	bx	lr
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_7);
 8003276:	2280      	movs	r2, #128	@ 0x80
 8003278:	615a      	str	r2, [r3, #20]
		wakeUp();
 800327a:	f7fd bd6f 	b.w	8000d5c <wakeUp>
 800327e:	bf00      	nop
 8003280:	40013c00 	.word	0x40013c00

08003284 <UI_TaskInit>:
static volatile uint16_t  bCOMTimeoutCounter;
static volatile uint16_t  bCOMATRTimeCounter = SERIALCOM_ATR_TIME_TICKS;

void UI_TaskInit( uint32_t* pUICfg, uint8_t bMCNum, MCI_Handle_t* pMCIList[],
                  MCT_Handle_t* pMCTList[],const char* s_fwVer )
{
 8003284:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

    pMCP = &MCP_UI_Params;
 8003288:	f8df 8070 	ldr.w	r8, [pc, #112]	@ 80032fc <UI_TaskInit+0x78>
    pMCP->_Super = UI_Params;
 800328c:	f8df e070 	ldr.w	lr, [pc, #112]	@ 8003300 <UI_TaskInit+0x7c>

    UFCP_Init( & pUSART );
 8003290:	f8df 9070 	ldr.w	r9, [pc, #112]	@ 8003304 <UI_TaskInit+0x80>
{
 8003294:	461e      	mov	r6, r3
    pMCP = &MCP_UI_Params;
 8003296:	4b15      	ldr	r3, [pc, #84]	@ (80032ec <UI_TaskInit+0x68>)
 8003298:	f8c8 3000 	str.w	r3, [r8]
{
 800329c:	4607      	mov	r7, r0
 800329e:	460c      	mov	r4, r1
 80032a0:	4615      	mov	r5, r2
    pMCP->_Super = UI_Params;
 80032a2:	469c      	mov	ip, r3
 80032a4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80032a8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80032ac:	e89e 0003 	ldmia.w	lr, {r0, r1}
{
 80032b0:	b082      	sub	sp, #8
    pMCP->_Super = UI_Params;
 80032b2:	e88c 0003 	stmia.w	ip, {r0, r1}
    UFCP_Init( & pUSART );
 80032b6:	4648      	mov	r0, r9
{
 80032b8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
    UFCP_Init( & pUSART );
 80032bc:	f006 f8bc 	bl	8009438 <UFCP_Init>
    MCP_Init(pMCP, (FCP_Handle_t *) & pUSART, & UFCP_Send, & UFCP_Receive, & UFCP_AbortReceive, s_fwVer);
 80032c0:	4b0b      	ldr	r3, [pc, #44]	@ (80032f0 <UI_TaskInit+0x6c>)
 80032c2:	9300      	str	r3, [sp, #0]
 80032c4:	f8cd a004 	str.w	sl, [sp, #4]
 80032c8:	f8d8 0000 	ldr.w	r0, [r8]
 80032cc:	4b09      	ldr	r3, [pc, #36]	@ (80032f4 <UI_TaskInit+0x70>)
 80032ce:	4a0a      	ldr	r2, [pc, #40]	@ (80032f8 <UI_TaskInit+0x74>)
 80032d0:	4649      	mov	r1, r9
 80032d2:	f7ff fb77 	bl	80029c4 <MCP_Init>
    UI_Init( &pMCP->_Super, bMCNum, pMCIList, pMCTList, pUICfg ); /* Initialize UI and link MC components */
 80032d6:	f8d8 0000 	ldr.w	r0, [r8]
 80032da:	970a      	str	r7, [sp, #40]	@ 0x28
 80032dc:	4633      	mov	r3, r6
 80032de:	462a      	mov	r2, r5
 80032e0:	4621      	mov	r1, r4

}
 80032e2:	b002      	add	sp, #8
 80032e4:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    UI_Init( &pMCP->_Super, bMCNum, pMCIList, pMCTList, pUICfg ); /* Initialize UI and link MC components */
 80032e8:	f000 b83c 	b.w	8003364 <UI_Init>
 80032ec:	2000103c 	.word	0x2000103c
 80032f0:	08009679 	.word	0x08009679
 80032f4:	080094a5 	.word	0x080094a5
 80032f8:	080094d1 	.word	0x080094d1
 80032fc:	200010ec 	.word	0x200010ec
 8003300:	20000ea8 	.word	0x20000ea8
 8003304:	20000008 	.word	0x20000008

08003308 <UI_Scheduler>:

__weak void UI_Scheduler(void)
{
  if(bUITaskCounter > 0u)
 8003308:	4a0d      	ldr	r2, [pc, #52]	@ (8003340 <UI_Scheduler+0x38>)
 800330a:	8813      	ldrh	r3, [r2, #0]
 800330c:	b29b      	uxth	r3, r3
 800330e:	b11b      	cbz	r3, 8003318 <UI_Scheduler+0x10>
  {
    bUITaskCounter--;
 8003310:	8813      	ldrh	r3, [r2, #0]
 8003312:	3b01      	subs	r3, #1
 8003314:	b29b      	uxth	r3, r3
 8003316:	8013      	strh	r3, [r2, #0]
  }

  if(bCOMTimeoutCounter > 1u)
 8003318:	4a0a      	ldr	r2, [pc, #40]	@ (8003344 <UI_Scheduler+0x3c>)
 800331a:	8813      	ldrh	r3, [r2, #0]
 800331c:	b29b      	uxth	r3, r3
 800331e:	2b01      	cmp	r3, #1
 8003320:	d903      	bls.n	800332a <UI_Scheduler+0x22>
  {
    bCOMTimeoutCounter--;
 8003322:	8813      	ldrh	r3, [r2, #0]
 8003324:	3b01      	subs	r3, #1
 8003326:	b29b      	uxth	r3, r3
 8003328:	8013      	strh	r3, [r2, #0]
  }

  if(bCOMATRTimeCounter > 1u)
 800332a:	4a07      	ldr	r2, [pc, #28]	@ (8003348 <UI_Scheduler+0x40>)
 800332c:	8813      	ldrh	r3, [r2, #0]
 800332e:	b29b      	uxth	r3, r3
 8003330:	2b01      	cmp	r3, #1
 8003332:	d903      	bls.n	800333c <UI_Scheduler+0x34>
  {
    bCOMATRTimeCounter--;
 8003334:	8813      	ldrh	r3, [r2, #0]
 8003336:	3b01      	subs	r3, #1
 8003338:	b29b      	uxth	r3, r3
 800333a:	8013      	strh	r3, [r2, #0]
  }
}
 800333c:	4770      	bx	lr
 800333e:	bf00      	nop
 8003340:	2000103a 	.word	0x2000103a
 8003344:	20001038 	.word	0x20001038
 8003348:	2000056c 	.word	0x2000056c

0800334c <UI_SerialCommunicationTimeOutStop>:
  return (retVal);
}

__weak void UI_SerialCommunicationTimeOutStop(void)
{
  bCOMTimeoutCounter = 0u;
 800334c:	4b01      	ldr	r3, [pc, #4]	@ (8003354 <UI_SerialCommunicationTimeOutStop+0x8>)
 800334e:	2200      	movs	r2, #0
 8003350:	801a      	strh	r2, [r3, #0]
}
 8003352:	4770      	bx	lr
 8003354:	20001038 	.word	0x20001038

08003358 <UI_SerialCommunicationTimeOutStart>:

__weak void UI_SerialCommunicationTimeOutStart(void)
{
  bCOMTimeoutCounter = SERIALCOM_TIMEOUT_OCCURENCE_TICKS;
 8003358:	4b01      	ldr	r3, [pc, #4]	@ (8003360 <UI_SerialCommunicationTimeOutStart+0x8>)
 800335a:	224f      	movs	r2, #79	@ 0x4f
 800335c:	801a      	strh	r2, [r3, #0]
}
 800335e:	4770      	bx	lr
 8003360:	20001038 	.word	0x20001038

08003364 <UI_Init>:
  */
__weak void UI_Init(UI_Handle_t *pHandle, uint8_t bMCNum, MCI_Handle_t ** pMCI, MCT_Handle_t** pMCT, uint32_t* pUICfg)
{
  pHandle->bDriveNum = bMCNum;
  pHandle->pMCI = pMCI;
  pHandle->pMCT = pMCT;
 8003364:	e9c0 2302 	strd	r2, r3, [r0, #8]
  pHandle->bDriveNum = bMCNum;
 8003368:	7101      	strb	r1, [r0, #4]
  pHandle->bSelectedDrive = 0u;
  pHandle->pUICfg = pUICfg;
 800336a:	9b00      	ldr	r3, [sp, #0]
 800336c:	6103      	str	r3, [r0, #16]
  pHandle->bSelectedDrive = 0u;
 800336e:	2100      	movs	r1, #0
 8003370:	7501      	strb	r1, [r0, #20]
}
 8003372:	4770      	bx	lr

08003374 <UI_SelectMC>:
  * @retval Boolean set to true if the bSelectMC is valid oterwise return false.
  */
__weak bool UI_SelectMC(UI_Handle_t *pHandle,uint8_t bSelectMC)
{
  bool retVal = true;
  if (bSelectMC  >= pHandle->bDriveNum)
 8003374:	7903      	ldrb	r3, [r0, #4]
 8003376:	428b      	cmp	r3, r1
  {
    retVal = false;
  }
  else
  {
    pHandle->bSelectedDrive = bSelectMC;
 8003378:	bf86      	itte	hi
 800337a:	7501      	strbhi	r1, [r0, #20]
  bool retVal = true;
 800337c:	2001      	movhi	r0, #1
    retVal = false;
 800337e:	2000      	movls	r0, #0
  }
  return retVal;
}
 8003380:	4770      	bx	lr
 8003382:	bf00      	nop

08003384 <UI_GetSelectedMC>:
  * @retval Return the currently selected MC, zero based, on which UI operates.
  */
__weak uint8_t UI_GetSelectedMC(UI_Handle_t *pHandle)
{
  return (pHandle->bSelectedDrive);
}
 8003384:	7d00      	ldrb	r0, [r0, #20]
 8003386:	4770      	bx	lr

08003388 <UI_SetReg>:
  *         See MC_PROTOCOL_REG_xxx for code definition.
  * @param  wValue: New value to set.
  * @retval Return the currently selected MC, zero based, on which UI operates.
  */
__weak bool UI_SetReg(UI_Handle_t *pHandle, MC_Protocol_REG_t bRegID, int32_t wValue)
{
 8003388:	b530      	push	{r4, r5, lr}
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 800338a:	6884      	ldr	r4, [r0, #8]
 800338c:	7d03      	ldrb	r3, [r0, #20]
 800338e:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
{
 8003392:	4614      	mov	r4, r2
  MCT_Handle_t * pMCT = pHandle->pMCT[pHandle->bSelectedDrive];
 8003394:	68c2      	ldr	r2, [r0, #12]
{
 8003396:	b083      	sub	sp, #12
  MCT_Handle_t * pMCT = pHandle->pMCT[pHandle->bSelectedDrive];
 8003398:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]

  bool retVal = true;
  switch (bRegID)
 800339c:	295b      	cmp	r1, #91	@ 0x5b
 800339e:	d82f      	bhi.n	8003400 <UI_SetReg+0x78>
 80033a0:	e8df f001 	tbb	[pc, r1]
 80033a4:	412e2e3d 	.word	0x412e2e3d
 80033a8:	59544f2e 	.word	0x59544f2e
 80033ac:	736e695e 	.word	0x736e695e
 80033b0:	8d888378 	.word	0x8d888378
 80033b4:	2e2e2e2e 	.word	0x2e2e2e2e
 80033b8:	2e2e2e2e 	.word	0x2e2e2e2e
 80033bc:	2e2e2e2e 	.word	0x2e2e2e2e
 80033c0:	2e2e2e2e 	.word	0x2e2e2e2e
 80033c4:	2e2e2e2e 	.word	0x2e2e2e2e
 80033c8:	2e2e2e2e 	.word	0x2e2e2e2e
 80033cc:	2e2e2e2e 	.word	0x2e2e2e2e
 80033d0:	2e2e2e2e 	.word	0x2e2e2e2e
 80033d4:	2e2e2e2e 	.word	0x2e2e2e2e
 80033d8:	2e2e2e2e 	.word	0x2e2e2e2e
 80033dc:	2e2e2e2e 	.word	0x2e2e2e2e
 80033e0:	2e2e2e2e 	.word	0x2e2e2e2e
 80033e4:	2e2e922e 	.word	0x2e2e922e
 80033e8:	2e2e2e2e 	.word	0x2e2e2e2e
 80033ec:	2e2e2e2e 	.word	0x2e2e2e2e
 80033f0:	2e2e2e2e 	.word	0x2e2e2e2e
 80033f4:	2e2e2e2e 	.word	0x2e2e2e2e
 80033f8:	2e2e2e2e 	.word	0x2e2e2e2e
 80033fc:	312e2e2e 	.word	0x312e2e2e
 8003400:	2000      	movs	r0, #0
    retVal = false;
    break;
  }

  return retVal;
}
 8003402:	b003      	add	sp, #12
 8003404:	bd30      	pop	{r4, r5, pc}
      MCI_ExecSpeedRamp(pMCI,(int16_t)((wValue*SPEED_UNIT)/_RPM),0);
 8003406:	4937      	ldr	r1, [pc, #220]	@ (80034e4 <UI_SetReg+0x15c>)
 8003408:	fb81 3104 	smull	r3, r1, r1, r4
 800340c:	eba1 71e4 	sub.w	r1, r1, r4, asr #31
 8003410:	2200      	movs	r2, #0
 8003412:	b209      	sxth	r1, r1
 8003414:	4628      	mov	r0, r5
 8003416:	f7fe f961 	bl	80016dc <MCI_ExecSpeedRamp>
  bool retVal = true;
 800341a:	2001      	movs	r0, #1
 800341c:	e7f1      	b.n	8003402 <UI_SetReg+0x7a>
      retVal = UI_SelectMC(pHandle,(uint8_t)wValue);
 800341e:	b2e1      	uxtb	r1, r4
 8003420:	f7ff ffa8 	bl	8003374 <UI_SelectMC>
    break;
 8003424:	e7ed      	b.n	8003402 <UI_SetReg+0x7a>
      if ((STC_Modality_t)wValue == STC_TORQUE_MODE)
 8003426:	f014 04ff 	ands.w	r4, r4, #255	@ 0xff
 800342a:	d052      	beq.n	80034d2 <UI_SetReg+0x14a>
      if ((STC_Modality_t)wValue == STC_SPEED_MODE)
 800342c:	2c01      	cmp	r4, #1
 800342e:	d1f4      	bne.n	800341a <UI_SetReg+0x92>
        MCI_ExecSpeedRamp(pMCI, MCI_GetMecSpeedRefUnit(pMCI),0);
 8003430:	4628      	mov	r0, r5
 8003432:	f7fe f9e3 	bl	80017fc <MCI_GetMecSpeedRefUnit>
 8003436:	2200      	movs	r2, #0
 8003438:	4601      	mov	r1, r0
 800343a:	4628      	mov	r0, r5
 800343c:	f7fe f94e 	bl	80016dc <MCI_ExecSpeedRamp>
 8003440:	e7eb      	b.n	800341a <UI_SetReg+0x92>
      PID_SetKP(pMCT->pPIDSpeed,(int16_t)wValue);
 8003442:	6818      	ldr	r0, [r3, #0]
 8003444:	b221      	sxth	r1, r4
 8003446:	f005 fb4d 	bl	8008ae4 <PID_SetKP>
    break;
 800344a:	e7e6      	b.n	800341a <UI_SetReg+0x92>
      PID_SetKI(pMCT->pPIDSpeed,(int16_t)wValue);
 800344c:	6818      	ldr	r0, [r3, #0]
 800344e:	b221      	sxth	r1, r4
 8003450:	f005 fb4a 	bl	8008ae8 <PID_SetKI>
    break;
 8003454:	e7e1      	b.n	800341a <UI_SetReg+0x92>
      PID_SetKD(pMCT->pPIDSpeed,(int16_t)wValue);
 8003456:	6818      	ldr	r0, [r3, #0]
 8003458:	b221      	sxth	r1, r4
 800345a:	f005 fb55 	bl	8008b08 <PID_SetKD>
    break;
 800345e:	e7dc      	b.n	800341a <UI_SetReg+0x92>
      currComp = MCI_GetIqdref(pMCI);
 8003460:	4628      	mov	r0, r5
 8003462:	f7fe f9f9 	bl	8001858 <MCI_GetIqdref>
 8003466:	9001      	str	r0, [sp, #4]
      currComp.q = (int16_t)wValue;
 8003468:	f8ad 4004 	strh.w	r4, [sp, #4]
      MCI_SetCurrentReferences(pMCI,currComp);
 800346c:	9901      	ldr	r1, [sp, #4]
 800346e:	4628      	mov	r0, r5
 8003470:	f7fe f948 	bl	8001704 <MCI_SetCurrentReferences>
    break;
 8003474:	e7d1      	b.n	800341a <UI_SetReg+0x92>
      PID_SetKP(pMCT->pPIDIq,(int16_t)wValue);
 8003476:	6858      	ldr	r0, [r3, #4]
 8003478:	b221      	sxth	r1, r4
 800347a:	f005 fb33 	bl	8008ae4 <PID_SetKP>
    break;
 800347e:	e7cc      	b.n	800341a <UI_SetReg+0x92>
      PID_SetKI(pMCT->pPIDIq,(int16_t)wValue);
 8003480:	6858      	ldr	r0, [r3, #4]
 8003482:	b221      	sxth	r1, r4
 8003484:	f005 fb30 	bl	8008ae8 <PID_SetKI>
    break;
 8003488:	e7c7      	b.n	800341a <UI_SetReg+0x92>
      PID_SetKD(pMCT->pPIDIq,(int16_t)wValue);
 800348a:	6858      	ldr	r0, [r3, #4]
 800348c:	b221      	sxth	r1, r4
 800348e:	f005 fb3b 	bl	8008b08 <PID_SetKD>
    break;
 8003492:	e7c2      	b.n	800341a <UI_SetReg+0x92>
      currComp = MCI_GetIqdref(pMCI);
 8003494:	4628      	mov	r0, r5
 8003496:	f7fe f9df 	bl	8001858 <MCI_GetIqdref>
 800349a:	9001      	str	r0, [sp, #4]
      currComp.d = (int16_t)wValue;
 800349c:	f8ad 4006 	strh.w	r4, [sp, #6]
      MCI_SetCurrentReferences(pMCI,currComp);
 80034a0:	9901      	ldr	r1, [sp, #4]
 80034a2:	4628      	mov	r0, r5
 80034a4:	f7fe f92e 	bl	8001704 <MCI_SetCurrentReferences>
    break;
 80034a8:	e7b7      	b.n	800341a <UI_SetReg+0x92>
      PID_SetKP(pMCT->pPIDId,(int16_t)wValue);
 80034aa:	6898      	ldr	r0, [r3, #8]
 80034ac:	b221      	sxth	r1, r4
 80034ae:	f005 fb19 	bl	8008ae4 <PID_SetKP>
    break;
 80034b2:	e7b2      	b.n	800341a <UI_SetReg+0x92>
      PID_SetKI(pMCT->pPIDId,(int16_t)wValue);
 80034b4:	6898      	ldr	r0, [r3, #8]
 80034b6:	b221      	sxth	r1, r4
 80034b8:	f005 fb16 	bl	8008ae8 <PID_SetKI>
    break;
 80034bc:	e7ad      	b.n	800341a <UI_SetReg+0x92>
      PID_SetKD(pMCT->pPIDId,(int16_t)wValue);
 80034be:	6898      	ldr	r0, [r3, #8]
 80034c0:	b221      	sxth	r1, r4
 80034c2:	f005 fb21 	bl	8008b08 <PID_SetKD>
    break;
 80034c6:	e7a8      	b.n	800341a <UI_SetReg+0x92>
      MCI_SetIdref(pMCI,(int16_t)wValue);
 80034c8:	b221      	sxth	r1, r4
 80034ca:	4628      	mov	r0, r5
 80034cc:	f7fe fa06 	bl	80018dc <MCI_SetIdref>
    break;
 80034d0:	e7a3      	b.n	800341a <UI_SetReg+0x92>
        MCI_ExecTorqueRamp(pMCI, MCI_GetTeref(pMCI),0);
 80034d2:	4628      	mov	r0, r5
 80034d4:	f7fe f9ea 	bl	80018ac <MCI_GetTeref>
 80034d8:	4622      	mov	r2, r4
 80034da:	4601      	mov	r1, r0
 80034dc:	4628      	mov	r0, r5
 80034de:	f7fe f907 	bl	80016f0 <MCI_ExecTorqueRamp>
      if ((STC_Modality_t)wValue == STC_SPEED_MODE)
 80034e2:	e79a      	b.n	800341a <UI_SetReg+0x92>
 80034e4:	2aaaaaab 	.word	0x2aaaaaab

080034e8 <UI_GetReg>:

/* Used to execute a GetReg command coming from the user. */
__weak int32_t UI_GetReg(UI_Handle_t *pHandle, MC_Protocol_REG_t bRegID, bool * success)
{
 80034e8:	b530      	push	{r4, r5, lr}
  MCT_Handle_t* pMCT = pHandle->pMCT[pHandle->bSelectedDrive];
 80034ea:	68c4      	ldr	r4, [r0, #12]
 80034ec:	7d03      	ldrb	r3, [r0, #20]
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 80034ee:	6885      	ldr	r5, [r0, #8]
  MCT_Handle_t* pMCT = pHandle->pMCT[pHandle->bSelectedDrive];
 80034f0:	f854 4023 	ldr.w	r4, [r4, r3, lsl #2]
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 80034f4:	f855 5023 	ldr.w	r5, [r5, r3, lsl #2]
{
 80034f8:	b08d      	sub	sp, #52	@ 0x34

  int32_t bRetVal = 0;

  if ( success != (bool *) 0 )
 80034fa:	2a00      	cmp	r2, #0
 80034fc:	f000 808b 	beq.w	8003616 <UI_GetReg+0x12e>
  {
    *success = true;
 8003500:	f04f 0c01 	mov.w	ip, #1
 8003504:	f882 c000 	strb.w	ip, [r2]
  }

  switch (bRegID)
 8003508:	2981      	cmp	r1, #129	@ 0x81
 800350a:	f200 8111 	bhi.w	8003730 <UI_GetReg+0x248>
 800350e:	e8df f011 	tbh	[pc, r1, lsl #1]
 8003512:	0143      	.short	0x0143
 8003514:	016d0171 	.word	0x016d0171
 8003518:	01620169 	.word	0x01620169
 800351c:	015a015e 	.word	0x015a015e
 8003520:	01130156 	.word	0x01130156
 8003524:	01d30126 	.word	0x01d30126
 8003528:	010901cf 	.word	0x010901cf
 800352c:	0146014a 	.word	0x0146014a
 8003530:	010f014e 	.word	0x010f014e
 8003534:	010f010f 	.word	0x010f010f
 8003538:	010f010f 	.word	0x010f010f
 800353c:	010f010f 	.word	0x010f010f
 8003540:	010f010f 	.word	0x010f010f
 8003544:	01520122 	.word	0x01520122
 8003548:	010f01ea 	.word	0x010f01ea
 800354c:	01e3010f 	.word	0x01e3010f
 8003550:	011d0118 	.word	0x011d0118
 8003554:	01dc010f 	.word	0x01dc010f
 8003558:	013401d7 	.word	0x013401d7
 800355c:	012a012f 	.word	0x012a012f
 8003560:	011d0118 	.word	0x011d0118
 8003564:	01090113 	.word	0x01090113
 8003568:	01770139 	.word	0x01770139
 800356c:	01c8013e 	.word	0x01c8013e
 8003570:	019e01b3 	.word	0x019e01b3
 8003574:	010f010f 	.word	0x010f010f
 8003578:	010f010f 	.word	0x010f010f
 800357c:	010f010f 	.word	0x010f010f
 8003580:	010f010f 	.word	0x010f010f
 8003584:	010f010f 	.word	0x010f010f
 8003588:	010f010f 	.word	0x010f010f
 800358c:	010f010f 	.word	0x010f010f
 8003590:	01900197 	.word	0x01900197
 8003594:	010f0109 	.word	0x010f0109
 8003598:	010f010f 	.word	0x010f010f
 800359c:	010f010f 	.word	0x010f010f
 80035a0:	010f010f 	.word	0x010f010f
 80035a4:	010f010f 	.word	0x010f010f
 80035a8:	010f010f 	.word	0x010f010f
 80035ac:	010f010f 	.word	0x010f010f
 80035b0:	010f010f 	.word	0x010f010f
 80035b4:	010f010f 	.word	0x010f010f
 80035b8:	010f010f 	.word	0x010f010f
 80035bc:	010f010f 	.word	0x010f010f
 80035c0:	010f010f 	.word	0x010f010f
 80035c4:	010f010f 	.word	0x010f010f
 80035c8:	010f0180 	.word	0x010f0180
 80035cc:	010f010f 	.word	0x010f010f
 80035d0:	010f010f 	.word	0x010f010f
 80035d4:	010f010f 	.word	0x010f010f
 80035d8:	010f010f 	.word	0x010f010f
 80035dc:	010f010f 	.word	0x010f010f
 80035e0:	010f010f 	.word	0x010f010f
 80035e4:	010f010f 	.word	0x010f010f
 80035e8:	010f010f 	.word	0x010f010f
 80035ec:	017c010f 	.word	0x017c010f
 80035f0:	01cd018c 	.word	0x01cd018c
 80035f4:	0111010f 	.word	0x0111010f
 80035f8:	010f0111 	.word	0x010f0111
 80035fc:	010f010f 	.word	0x010f010f
 8003600:	010f010f 	.word	0x010f010f
 8003604:	010f010f 	.word	0x010f010f
 8003608:	010f010f 	.word	0x010f010f
 800360c:	010f010f 	.word	0x010f010f
 8003610:	010f010f 	.word	0x010f010f
 8003614:	0111      	.short	0x0111
 8003616:	2981      	cmp	r1, #129	@ 0x81
 8003618:	f200 808c 	bhi.w	8003734 <UI_GetReg+0x24c>
 800361c:	e8df f011 	tbh	[pc, r1, lsl #1]
 8003620:	00ea00bc 	.word	0x00ea00bc
 8003624:	00e200e6 	.word	0x00e200e6
 8003628:	00d700db 	.word	0x00d700db
 800362c:	00cf00d3 	.word	0x00cf00d3
 8003630:	009f008c 	.word	0x009f008c
 8003634:	0148014c 	.word	0x0148014c
 8003638:	00c30082 	.word	0x00c30082
 800363c:	00c700bf 	.word	0x00c700bf
 8003640:	008a008a 	.word	0x008a008a
 8003644:	008a008a 	.word	0x008a008a
 8003648:	008a008a 	.word	0x008a008a
 800364c:	008a008a 	.word	0x008a008a
 8003650:	009b008a 	.word	0x009b008a
 8003654:	016300cb 	.word	0x016300cb
 8003658:	008a008a 	.word	0x008a008a
 800365c:	0091015c 	.word	0x0091015c
 8003660:	008a0096 	.word	0x008a0096
 8003664:	01500155 	.word	0x01500155
 8003668:	00a800ad 	.word	0x00a800ad
 800366c:	009100a3 	.word	0x009100a3
 8003670:	008c0096 	.word	0x008c0096
 8003674:	00b20082 	.word	0x00b20082
 8003678:	00b700f0 	.word	0x00b700f0
 800367c:	012c0141 	.word	0x012c0141
 8003680:	008a0117 	.word	0x008a0117
 8003684:	008a008a 	.word	0x008a008a
 8003688:	008a008a 	.word	0x008a008a
 800368c:	008a008a 	.word	0x008a008a
 8003690:	008a008a 	.word	0x008a008a
 8003694:	008a008a 	.word	0x008a008a
 8003698:	008a008a 	.word	0x008a008a
 800369c:	0110008a 	.word	0x0110008a
 80036a0:	00820109 	.word	0x00820109
 80036a4:	008a008a 	.word	0x008a008a
 80036a8:	008a008a 	.word	0x008a008a
 80036ac:	008a008a 	.word	0x008a008a
 80036b0:	008a008a 	.word	0x008a008a
 80036b4:	008a008a 	.word	0x008a008a
 80036b8:	008a008a 	.word	0x008a008a
 80036bc:	008a008a 	.word	0x008a008a
 80036c0:	008a008a 	.word	0x008a008a
 80036c4:	008a008a 	.word	0x008a008a
 80036c8:	008a008a 	.word	0x008a008a
 80036cc:	008a008a 	.word	0x008a008a
 80036d0:	008a008a 	.word	0x008a008a
 80036d4:	00f9008a 	.word	0x00f9008a
 80036d8:	008a008a 	.word	0x008a008a
 80036dc:	008a008a 	.word	0x008a008a
 80036e0:	008a008a 	.word	0x008a008a
 80036e4:	008a008a 	.word	0x008a008a
 80036e8:	008a008a 	.word	0x008a008a
 80036ec:	008a008a 	.word	0x008a008a
 80036f0:	008a008a 	.word	0x008a008a
 80036f4:	008a008a 	.word	0x008a008a
 80036f8:	008a008a 	.word	0x008a008a
 80036fc:	010500f5 	.word	0x010500f5
 8003700:	008a0146 	.word	0x008a0146
 8003704:	008a008a 	.word	0x008a008a
 8003708:	008a008a 	.word	0x008a008a
 800370c:	008a008a 	.word	0x008a008a
 8003710:	008a008a 	.word	0x008a008a
 8003714:	008a008a 	.word	0x008a008a
 8003718:	008a008a 	.word	0x008a008a
 800371c:	008a008a 	.word	0x008a008a
 8003720:	008a008a 	.word	0x008a008a
    }
    break;

    case MC_PROTOCOL_REG_I_D_REF:
    {
      bRetVal = MCI_GetIqdref(pMCI).d;
 8003724:	4628      	mov	r0, r5
 8003726:	f7fe f897 	bl	8001858 <MCI_GetIqdref>
 800372a:	1400      	asrs	r0, r0, #16
      }
	}
    break;
  }
  return bRetVal;
}
 800372c:	b00d      	add	sp, #52	@ 0x34
 800372e:	bd30      	pop	{r4, r5, pc}
        *success = false;
 8003730:	2300      	movs	r3, #0
 8003732:	7013      	strb	r3, [r2, #0]
      bRetVal = CTRBDID;
 8003734:	2000      	movs	r0, #0
  return bRetVal;
 8003736:	e7f9      	b.n	800372c <UI_GetReg+0x244>
      bRetVal = MCI_GetIqdref(pMCI).q;
 8003738:	4628      	mov	r0, r5
 800373a:	f7fe f88d 	bl	8001858 <MCI_GetIqdref>
 800373e:	b200      	sxth	r0, r0
    break;
 8003740:	e7f4      	b.n	800372c <UI_GetReg+0x244>
      bRetVal = MCI_GetIqd(pMCI).q;
 8003742:	4628      	mov	r0, r5
 8003744:	f7fe f87a 	bl	800183c <MCI_GetIqd>
 8003748:	b200      	sxth	r0, r0
    break;
 800374a:	e7ef      	b.n	800372c <UI_GetReg+0x244>
      bRetVal = MCI_GetIqd(pMCI).d;
 800374c:	4628      	mov	r0, r5
 800374e:	f7fe f875 	bl	800183c <MCI_GetIqd>
 8003752:	1400      	asrs	r0, r0, #16
    break;
 8003754:	e7ea      	b.n	800372c <UI_GetReg+0x244>
      bRetVal = (int32_t)VBS_GetAvBusVoltage_V(pMCT->pBusVoltageSensor);
 8003756:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8003758:	f004 faba 	bl	8007cd0 <VBS_GetAvBusVoltage_V>
    break;
 800375c:	e7e6      	b.n	800372c <UI_GetReg+0x244>
      bRetVal = (int32_t)PID_GetKP(pMCT->pPIDIq);
 800375e:	6860      	ldr	r0, [r4, #4]
 8003760:	f005 f9c4 	bl	8008aec <PID_GetKP>
    break;
 8003764:	e7e2      	b.n	800372c <UI_GetReg+0x244>
      bRetVal = MCI_GetIalphabeta(pMCI).beta;
 8003766:	4628      	mov	r0, r5
 8003768:	f7fe f85a 	bl	8001820 <MCI_GetIalphabeta>
 800376c:	1400      	asrs	r0, r0, #16
    break;
 800376e:	e7dd      	b.n	800372c <UI_GetReg+0x244>
      bRetVal = MCI_GetIalphabeta(pMCI).alpha;
 8003770:	4628      	mov	r0, r5
 8003772:	f7fe f855 	bl	8001820 <MCI_GetIalphabeta>
 8003776:	b200      	sxth	r0, r0
    break;
 8003778:	e7d8      	b.n	800372c <UI_GetReg+0x244>
      bRetVal = MCI_GetIab(pMCI).b;
 800377a:	4628      	mov	r0, r5
 800377c:	f7fe f842 	bl	8001804 <MCI_GetIab>
 8003780:	1400      	asrs	r0, r0, #16
    break;
 8003782:	e7d3      	b.n	800372c <UI_GetReg+0x244>
      bRetVal = MCI_GetVqd(pMCI).q;
 8003784:	4628      	mov	r0, r5
 8003786:	f7fe f875 	bl	8001874 <MCI_GetVqd>
 800378a:	b200      	sxth	r0, r0
    break;
 800378c:	e7ce      	b.n	800372c <UI_GetReg+0x244>
      bRetVal = MCI_GetValphabeta(pMCI).alpha;
 800378e:	4628      	mov	r0, r5
 8003790:	f7fe f87e 	bl	8001890 <MCI_GetValphabeta>
 8003794:	b200      	sxth	r0, r0
    break;
 8003796:	e7c9      	b.n	800372c <UI_GetReg+0x244>
      bRetVal = (int32_t)UI_GetSelectedMC(pHandle);
 8003798:	f7ff fdf4 	bl	8003384 <UI_GetSelectedMC>
    break;
 800379c:	e7c6      	b.n	800372c <UI_GetReg+0x244>
      bRetVal = (int32_t)PID_GetKI(pMCT->pPIDId);
 800379e:	68a0      	ldr	r0, [r4, #8]
 80037a0:	f005 f9a8 	bl	8008af4 <PID_GetKI>
    break;
 80037a4:	e7c2      	b.n	800372c <UI_GetReg+0x244>
      bRetVal = (int32_t)PID_GetKP(pMCT->pPIDId);
 80037a6:	68a0      	ldr	r0, [r4, #8]
 80037a8:	f005 f9a0 	bl	8008aec <PID_GetKP>
    break;
 80037ac:	e7be      	b.n	800372c <UI_GetReg+0x244>
      bRetVal = (int32_t)PID_GetKD(pMCT->pPIDId);
 80037ae:	68a0      	ldr	r0, [r4, #8]
 80037b0:	f005 f9ac 	bl	8008b0c <PID_GetKD>
    break;
 80037b4:	e7ba      	b.n	800372c <UI_GetReg+0x244>
      bRetVal = (int32_t)NTC_GetAvTemp_C(pMCT->pTemperatureSensor);
 80037b6:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 80037b8:	f005 f976 	bl	8008aa8 <NTC_GetAvTemp_C>
    break;
 80037bc:	e7b6      	b.n	800372c <UI_GetReg+0x244>
      bRetVal = (int32_t)PID_GetKD(pMCT->pPIDSpeed);
 80037be:	6820      	ldr	r0, [r4, #0]
 80037c0:	f005 f9a4 	bl	8008b0c <PID_GetKD>
    break;
 80037c4:	e7b2      	b.n	800372c <UI_GetReg+0x244>
      bRetVal = (int32_t)PID_GetKI(pMCT->pPIDSpeed);
 80037c6:	6820      	ldr	r0, [r4, #0]
 80037c8:	f005 f994 	bl	8008af4 <PID_GetKI>
    break;
 80037cc:	e7ae      	b.n	800372c <UI_GetReg+0x244>
      bRetVal = (int32_t)PID_GetKP(pMCT->pPIDSpeed);
 80037ce:	6820      	ldr	r0, [r4, #0]
 80037d0:	f005 f98c 	bl	8008aec <PID_GetKP>
    break;
 80037d4:	e7aa      	b.n	800372c <UI_GetReg+0x244>
      bRetVal = (int32_t)((MCI_GetMecSpeedRefUnit(pMCI)*_RPM)/SPEED_UNIT);
 80037d6:	4628      	mov	r0, r5
 80037d8:	f7fe f810 	bl	80017fc <MCI_GetMecSpeedRefUnit>
 80037dc:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80037e0:	0040      	lsls	r0, r0, #1
    break;
 80037e2:	e7a3      	b.n	800372c <UI_GetReg+0x244>
      bRetVal = (int32_t)MCI_GetControlMode(pMCI);
 80037e4:	4628      	mov	r0, r5
 80037e6:	f7fd fff3 	bl	80017d0 <MCI_GetControlMode>
    break;
 80037ea:	e79f      	b.n	800372c <UI_GetReg+0x244>
      bRetVal = (int32_t)STM_GetState(pMCT->pStateMachine);
 80037ec:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 80037ee:	f005 fe0f 	bl	8009410 <STM_GetState>
	break;
 80037f2:	e79b      	b.n	800372c <UI_GetReg+0x244>
      bRetVal = (int32_t)STM_GetFaultState(pMCT->pStateMachine);
 80037f4:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
}
 80037f6:	b00d      	add	sp, #52	@ 0x34
 80037f8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
      bRetVal = (int32_t)STM_GetFaultState(pMCT->pStateMachine);
 80037fc:	f005 be16 	b.w	800942c <STM_GetFaultState>
      bRetVal = MCI_GetVqd(pMCI).d;
 8003800:	4628      	mov	r0, r5
 8003802:	f7fe f837 	bl	8001874 <MCI_GetVqd>
 8003806:	1400      	asrs	r0, r0, #16
    break;
 8003808:	e790      	b.n	800372c <UI_GetReg+0x244>
      bRetVal = (int32_t)PID_GetKPDivisor(pMCT->pPIDSpeed);
 800380a:	6820      	ldr	r0, [r4, #0]
 800380c:	f005 f978 	bl	8008b00 <PID_GetKPDivisor>
    break;
 8003810:	e78c      	b.n	800372c <UI_GetReg+0x244>
      if (MCI_GetControlMode(pMCI) == STC_SPEED_MODE)
 8003812:	4628      	mov	r0, r5
 8003814:	f7fd ffdc 	bl	80017d0 <MCI_GetControlMode>
 8003818:	2801      	cmp	r0, #1
      bRetVal = (int32_t)((MCI_GetLastRampFinalSpeed(pMCI) * _RPM)/SPEED_UNIT) ;
 800381a:	4628      	mov	r0, r5
      if (MCI_GetControlMode(pMCI) == STC_SPEED_MODE)
 800381c:	d06f      	beq.n	80038fe <UI_GetReg+0x416>
      bRetVal = (int32_t)((MCI_GetMecSpeedRefUnit(pMCI) * _RPM)/SPEED_UNIT) ;
 800381e:	f7fd ffed 	bl	80017fc <MCI_GetMecSpeedRefUnit>
 8003822:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8003826:	0040      	lsls	r0, r0, #1
 8003828:	e780      	b.n	800372c <UI_GetReg+0x244>
      bRetVal = (int32_t)PID_GetKIDivisor(pMCT->pPIDSpeed);
 800382a:	6820      	ldr	r0, [r4, #0]
 800382c:	f005 f96a 	bl	8008b04 <PID_GetKIDivisor>
    break;
 8003830:	e77c      	b.n	800372c <UI_GetReg+0x244>
      bRetVal = (STC_GetMinAppNegativeMecSpeedUnit(pMCT->pSpeednTorqueCtrl)  * _RPM)/SPEED_UNIT ;
 8003832:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8003834:	f005 fd30 	bl	8009298 <STC_GetMinAppNegativeMecSpeedUnit>
 8003838:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800383c:	0040      	lsls	r0, r0, #1
    break;
 800383e:	e775      	b.n	800372c <UI_GetReg+0x244>
      bRetVal = (STC_GetMaxAppPositiveMecSpeedUnit(pMCT->pSpeednTorqueCtrl) * _RPM)/SPEED_UNIT ;
 8003840:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8003842:	f005 fd27 	bl	8009294 <STC_GetMaxAppPositiveMecSpeedUnit>
 8003846:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800384a:	0040      	lsls	r0, r0, #1
    break;
 800384c:	e76e      	b.n	800372c <UI_GetReg+0x244>
      uint32_t hUICfg = pHandle->pUICfg[pHandle->bSelectedDrive];
 800384e:	6902      	ldr	r2, [r0, #16]
 8003850:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
      if ((MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8003854:	0f1a      	lsrs	r2, r3, #28
 8003856:	3a01      	subs	r2, #1
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8003858:	f3c3 6303 	ubfx	r3, r3, #24, #4
      if ((MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 800385c:	2a01      	cmp	r2, #1
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 800385e:	f103 33ff 	add.w	r3, r3, #4294967295
      if ((MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8003862:	d948      	bls.n	80038f6 <UI_GetReg+0x40e>
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8003864:	2b01      	cmp	r3, #1
 8003866:	f63f af65 	bhi.w	8003734 <UI_GetReg+0x24c>
        pSPD = pMCT->pSpeedSensorAux;
 800386a:	69e0      	ldr	r0, [r4, #28]
      if (pSPD != MC_NULL)
 800386c:	2800      	cmp	r0, #0
 800386e:	f43f af61 	beq.w	8003734 <UI_GetReg+0x24c>
        bRetVal = SPD_GetS16Speed(pSPD);
 8003872:	f005 fc3d 	bl	80090f0 <SPD_GetS16Speed>
 8003876:	e759      	b.n	800372c <UI_GetReg+0x244>
      uint32_t hUICfg = pHandle->pUICfg[pHandle->bSelectedDrive];
 8003878:	6902      	ldr	r2, [r0, #16]
 800387a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
      if ((MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 800387e:	0f1a      	lsrs	r2, r3, #28
 8003880:	3a01      	subs	r2, #1
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8003882:	f3c3 6303 	ubfx	r3, r3, #24, #4
      if ((MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8003886:	2a01      	cmp	r2, #1
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8003888:	f103 33ff 	add.w	r3, r3, #4294967295
      if ((MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 800388c:	d92f      	bls.n	80038ee <UI_GetReg+0x406>
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 800388e:	2b01      	cmp	r3, #1
 8003890:	f63f af50 	bhi.w	8003734 <UI_GetReg+0x24c>
        pSPD = pMCT->pSpeedSensorAux;
 8003894:	69e0      	ldr	r0, [r4, #28]
      if (pSPD != MC_NULL)
 8003896:	2800      	cmp	r0, #0
 8003898:	f43f af4c 	beq.w	8003734 <UI_GetReg+0x24c>
        bRetVal = SPD_GetElAngle(pSPD);
 800389c:	f005 fbe6 	bl	800906c <SPD_GetElAngle>
 80038a0:	e744      	b.n	800372c <UI_GetReg+0x244>
      bRetVal = MCI_GetValphabeta(pMCI).beta;
 80038a2:	4628      	mov	r0, r5
 80038a4:	f7fd fff4 	bl	8001890 <MCI_GetValphabeta>
 80038a8:	1400      	asrs	r0, r0, #16
    break;
 80038aa:	e73f      	b.n	800372c <UI_GetReg+0x244>
      bRetVal = (int32_t)(MC_UID);
 80038ac:	4817      	ldr	r0, [pc, #92]	@ (800390c <UI_GetReg+0x424>)
 80038ae:	e73d      	b.n	800372c <UI_GetReg+0x244>
      bRetVal = (int32_t)PID_GetKD(pMCT->pPIDIq);
 80038b0:	6860      	ldr	r0, [r4, #4]
 80038b2:	f005 f92b 	bl	8008b0c <PID_GetKD>
    break;
 80038b6:	e739      	b.n	800372c <UI_GetReg+0x244>
      bRetVal = (int32_t)PID_GetKI(pMCT->pPIDIq);
 80038b8:	6860      	ldr	r0, [r4, #4]
 80038ba:	f005 f91b 	bl	8008af4 <PID_GetKI>
    break;
 80038be:	e735      	b.n	800372c <UI_GetReg+0x244>
      bRetVal = MCI_GetIab(pMCI).a;
 80038c0:	4628      	mov	r0, r5
 80038c2:	f7fd ff9f 	bl	8001804 <MCI_GetIab>
 80038c6:	b200      	sxth	r0, r0
    break;
 80038c8:	e730      	b.n	800372c <UI_GetReg+0x244>
      if (pMCT->pRevupCtrl)
 80038ca:	6960      	ldr	r0, [r4, #20]
 80038cc:	2800      	cmp	r0, #0
 80038ce:	f43f af31 	beq.w	8003734 <UI_GetReg+0x24c>
        bRetVal = (int32_t)RUC_GetNumberOfPhases(pMCT->pRevupCtrl);
 80038d2:	f005 fbc7 	bl	8009064 <RUC_GetNumberOfPhases>
 80038d6:	e729      	b.n	800372c <UI_GetReg+0x244>
      bRetVal = (int32_t)((MCI_GetAvrgMecSpeedUnit(pMCI) * _RPM)/SPEED_UNIT);
 80038d8:	4628      	mov	r0, r5
 80038da:	f7fd ff87 	bl	80017ec <MCI_GetAvrgMecSpeedUnit>
 80038de:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80038e2:	0040      	lsls	r0, r0, #1
    break;
 80038e4:	e722      	b.n	800372c <UI_GetReg+0x244>
      bRetVal = MPM_GetAvrgElMotorPowerW(pMCT->pMPM);
 80038e6:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 80038e8:	f005 f89a 	bl	8008a20 <MPM_GetAvrgElMotorPowerW>
    break;
 80038ec:	e71e      	b.n	800372c <UI_GetReg+0x244>
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 80038ee:	2b01      	cmp	r3, #1
 80038f0:	d9d0      	bls.n	8003894 <UI_GetReg+0x3ac>
        pSPD = pMCT->pSpeedSensorMain;
 80038f2:	69a0      	ldr	r0, [r4, #24]
 80038f4:	e7cf      	b.n	8003896 <UI_GetReg+0x3ae>
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 80038f6:	2b01      	cmp	r3, #1
 80038f8:	d9b7      	bls.n	800386a <UI_GetReg+0x382>
        pSPD = pMCT->pSpeedSensorMain;
 80038fa:	69a0      	ldr	r0, [r4, #24]
 80038fc:	e7b6      	b.n	800386c <UI_GetReg+0x384>
      bRetVal = (int32_t)((MCI_GetLastRampFinalSpeed(pMCI) * _RPM)/SPEED_UNIT) ;
 80038fe:	f7fd ff69 	bl	80017d4 <MCI_GetLastRampFinalSpeed>
 8003902:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8003906:	0040      	lsls	r0, r0, #1
 8003908:	e710      	b.n	800372c <UI_GetReg+0x244>
 800390a:	bf00      	nop
 800390c:	34a6847a 	.word	0x34a6847a

08003910 <UI_ExecCmd>:
  * @param  bCmdID: Code of command to execute.
  *         See MC_PROTOCOL_CMD_xxx for code definition.
  *  @retval Return true if the command executed succesfully, otherwise false.
*/
__weak bool UI_ExecCmd(UI_Handle_t *pHandle, uint8_t bCmdID)
{
 8003910:	b510      	push	{r4, lr}
  bool retVal = true;

  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 8003912:	6883      	ldr	r3, [r0, #8]
 8003914:	7d02      	ldrb	r2, [r0, #20]

  switch (bCmdID)
 8003916:	3901      	subs	r1, #1
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 8003918:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
  switch (bCmdID)
 800391c:	290d      	cmp	r1, #13
 800391e:	d811      	bhi.n	8003944 <UI_ExecCmd+0x34>
 8003920:	e8df f001 	tbb	[pc, r1]
 8003924:	0e160b12 	.word	0x0e160b12
 8003928:	231f070e 	.word	0x231f070e
 800392c:	10101027 	.word	0x10101027
 8003930:	0b10      	.short	0x0b10
    break;

  case MC_PROTOCOL_CMD_START_STOP:
    {
      /* Queries the STM and a command start or stop depending on the state. */
      if (MCI_GetSTMState(pMCI) == IDLE)
 8003932:	4620      	mov	r0, r4
 8003934:	f7fd ff42 	bl	80017bc <MCI_GetSTMState>
 8003938:	b130      	cbz	r0, 8003948 <UI_ExecCmd+0x38>
      MCI_StopMotor(pMCI);
 800393a:	4620      	mov	r0, r4
 800393c:	f7fd fef6 	bl	800172c <MCI_StopMotor>
  bool retVal = true;
 8003940:	2001      	movs	r0, #1
    retVal = false;
	}
    break;
  }
  return retVal;
}
 8003942:	bd10      	pop	{r4, pc}
    retVal = false;
 8003944:	2000      	movs	r0, #0
}
 8003946:	bd10      	pop	{r4, pc}
        MCI_StartMotor(pMCI);
 8003948:	4620      	mov	r0, r4
 800394a:	f7fd fee5 	bl	8001718 <MCI_StartMotor>
 800394e:	e7f7      	b.n	8003940 <UI_ExecCmd+0x30>
      if (MCI_GetSTMState(pMCI) == RUN)
 8003950:	4620      	mov	r0, r4
 8003952:	f7fd ff33 	bl	80017bc <MCI_GetSTMState>
 8003956:	2806      	cmp	r0, #6
 8003958:	d1f2      	bne.n	8003940 <UI_ExecCmd+0x30>
        MCI_StopRamp(pMCI);
 800395a:	4620      	mov	r0, r4
 800395c:	f7fd ff42 	bl	80017e4 <MCI_StopRamp>
 8003960:	e7ee      	b.n	8003940 <UI_ExecCmd+0x30>
      MCI_FaultAcknowledged(pMCI);
 8003962:	4620      	mov	r0, r4
 8003964:	f7fd fee6 	bl	8001734 <MCI_FaultAcknowledged>
    break;
 8003968:	e7ea      	b.n	8003940 <UI_ExecCmd+0x30>
      MCI_EncoderAlign(pMCI);
 800396a:	4620      	mov	r0, r4
 800396c:	f7fd fee6 	bl	800173c <MCI_EncoderAlign>
    break;
 8003970:	e7e6      	b.n	8003940 <UI_ExecCmd+0x30>
      MCI_Clear_Iqdref(pMCI);
 8003972:	4620      	mov	r0, r4
 8003974:	f7fd ffbc 	bl	80018f0 <MCI_Clear_Iqdref>
    break;
 8003978:	e7e2      	b.n	8003940 <UI_ExecCmd+0x30>
 800397a:	bf00      	nop

0800397c <UI_ExecSpeedRamp>:
  * @param  hDurationms: Duration of the ramp expressed in milliseconds.
  *         It is possible to set 0 to perform an instantaneous change in the value.
  *  @retval Return true if the command executed succesfully, otherwise false.
  */
__weak bool UI_ExecSpeedRamp(UI_Handle_t *pHandle, int32_t wFinalMecSpeedUnit, uint16_t hDurationms)
{
 800397c:	b508      	push	{r3, lr}
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];

  /* Call MCI Exec Ramp */
  MCI_ExecSpeedRamp(pMCI,(int16_t)((wFinalMecSpeedUnit*SPEED_UNIT)/_RPM),hDurationms);
 800397e:	4b07      	ldr	r3, [pc, #28]	@ (800399c <UI_ExecSpeedRamp+0x20>)
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 8003980:	f890 c014 	ldrb.w	ip, [r0, #20]
 8003984:	6880      	ldr	r0, [r0, #8]
  MCI_ExecSpeedRamp(pMCI,(int16_t)((wFinalMecSpeedUnit*SPEED_UNIT)/_RPM),hDurationms);
 8003986:	f850 002c 	ldr.w	r0, [r0, ip, lsl #2]
 800398a:	fb83 c301 	smull	ip, r3, r3, r1
 800398e:	eba3 71e1 	sub.w	r1, r3, r1, asr #31
 8003992:	b209      	sxth	r1, r1
 8003994:	f7fd fea2 	bl	80016dc <MCI_ExecSpeedRamp>
  return true;
}
 8003998:	2001      	movs	r0, #1
 800399a:	bd08      	pop	{r3, pc}
 800399c:	2aaaaaab 	.word	0x2aaaaaab

080039a0 <UI_ExecTorqueRamp>:
  * @param  hDurationms: the duration of the ramp expressed in milliseconds. It
  *         is possible to set 0 to perform an instantaneous change in the value.
  *  @retval Return true if the command executed succesfully, otherwise false.
  */
__weak bool UI_ExecTorqueRamp(UI_Handle_t *pHandle, int16_t hTargetFinal, uint16_t hDurationms)
{
 80039a0:	b508      	push	{r3, lr}

  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 80039a2:	6883      	ldr	r3, [r0, #8]
 80039a4:	f890 c014 	ldrb.w	ip, [r0, #20]

  /* Call MCI Exec Ramp */
  MCI_ExecTorqueRamp(pMCI,hTargetFinal,hDurationms);
 80039a8:	f853 002c 	ldr.w	r0, [r3, ip, lsl #2]
 80039ac:	f7fd fea0 	bl	80016f0 <MCI_ExecTorqueRamp>
  return true;
}
 80039b0:	2001      	movs	r0, #1
 80039b2:	bd08      	pop	{r3, pc}

080039b4 <UI_GetRevupData>:
  *
  *  @retval Returns true if the command executed successfully, false otherwise.
  */
__weak bool UI_GetRevupData(UI_Handle_t *pHandle, uint8_t bStage, uint16_t* pDurationms,
                     int16_t* pFinalMecSpeedUnit, int16_t* pFinalTorque )
{
 80039b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039b6:	4617      	mov	r7, r2
 80039b8:	461e      	mov	r6, r3
  bool hRetVal = true;

  RevUpCtrl_Handle_t *pRevupCtrl = pHandle->pMCT[pHandle->bSelectedDrive]->pRevupCtrl;
 80039ba:	7d02      	ldrb	r2, [r0, #20]
 80039bc:	68c3      	ldr	r3, [r0, #12]
 80039be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80039c2:	695c      	ldr	r4, [r3, #20]
  if (pRevupCtrl)
 80039c4:	b18c      	cbz	r4, 80039ea <UI_GetRevupData+0x36>
  {
    *pDurationms = RUC_GetPhaseDurationms(pRevupCtrl, bStage);
 80039c6:	4620      	mov	r0, r4
 80039c8:	460d      	mov	r5, r1
 80039ca:	f005 fb35 	bl	8009038 <RUC_GetPhaseDurationms>
    *pFinalMecSpeedUnit = RUC_GetPhaseFinalMecSpeedUnit(pRevupCtrl, bStage);
 80039ce:	4629      	mov	r1, r5
    *pDurationms = RUC_GetPhaseDurationms(pRevupCtrl, bStage);
 80039d0:	8038      	strh	r0, [r7, #0]
    *pFinalMecSpeedUnit = RUC_GetPhaseFinalMecSpeedUnit(pRevupCtrl, bStage);
 80039d2:	4620      	mov	r0, r4
 80039d4:	f005 fb36 	bl	8009044 <RUC_GetPhaseFinalMecSpeedUnit>
    *pFinalTorque = RUC_GetPhaseFinalTorque(pRevupCtrl, bStage);
 80039d8:	4629      	mov	r1, r5
    *pFinalMecSpeedUnit = RUC_GetPhaseFinalMecSpeedUnit(pRevupCtrl, bStage);
 80039da:	8030      	strh	r0, [r6, #0]
    *pFinalTorque = RUC_GetPhaseFinalTorque(pRevupCtrl, bStage);
 80039dc:	4620      	mov	r0, r4
 80039de:	f005 fb39 	bl	8009054 <RUC_GetPhaseFinalTorque>
 80039e2:	9b06      	ldr	r3, [sp, #24]
 80039e4:	8018      	strh	r0, [r3, #0]
  bool hRetVal = true;
 80039e6:	2001      	movs	r0, #1
  else
  {
    hRetVal = false;
  }
  return hRetVal;
}
 80039e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hRetVal = false;
 80039ea:	4620      	mov	r0, r4
}
 80039ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80039ee:	bf00      	nop

080039f0 <UI_SetRevupData>:
  *         digit.
  *  @retval Return true if the command executed successfully, otherwise false.
  */
__weak bool UI_SetRevupData(UI_Handle_t *pHandle, uint8_t bStage, uint16_t hDurationms,
                     int16_t hFinalMecSpeedUnit, int16_t hFinalTorque )
{
 80039f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039f2:	461e      	mov	r6, r3
  RevUpCtrl_Handle_t *pRevupCtrl = pHandle->pMCT[pHandle->bSelectedDrive]->pRevupCtrl;
 80039f4:	7d05      	ldrb	r5, [r0, #20]
 80039f6:	68c3      	ldr	r3, [r0, #12]
{
 80039f8:	f9bd 7018 	ldrsh.w	r7, [sp, #24]
  RevUpCtrl_Handle_t *pRevupCtrl = pHandle->pMCT[pHandle->bSelectedDrive]->pRevupCtrl;
 80039fc:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8003a00:	695d      	ldr	r5, [r3, #20]
{
 8003a02:	460c      	mov	r4, r1
  RUC_SetPhaseDurationms(pRevupCtrl, bStage, hDurationms);
 8003a04:	4628      	mov	r0, r5
 8003a06:	f005 fb05 	bl	8009014 <RUC_SetPhaseDurationms>
  RUC_SetPhaseFinalMecSpeedUnit(pRevupCtrl, bStage, hFinalMecSpeedUnit);
 8003a0a:	4632      	mov	r2, r6
 8003a0c:	4621      	mov	r1, r4
 8003a0e:	4628      	mov	r0, r5
 8003a10:	f005 fb06 	bl	8009020 <RUC_SetPhaseFinalMecSpeedUnit>
  RUC_SetPhaseFinalTorque(pRevupCtrl, bStage, hFinalTorque);
 8003a14:	4628      	mov	r0, r5
 8003a16:	463a      	mov	r2, r7
 8003a18:	4621      	mov	r1, r4
 8003a1a:	f005 fb07 	bl	800902c <RUC_SetPhaseFinalTorque>
  return true;
}
 8003a1e:	2001      	movs	r0, #1
 8003a20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003a22:	bf00      	nop

08003a24 <UI_SetCurrentReferences>:
  * @param  hIdRef: Current Id reference on qd reference frame.
  *         This value is expressed in digit. See hIqRef param description.
  * @retval none.
  */
__weak void UI_SetCurrentReferences(UI_Handle_t *pHandle, int16_t hIqRef, int16_t hIdRef)
{
 8003a24:	b082      	sub	sp, #8

  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 8003a26:	f890 c014 	ldrb.w	ip, [r0, #20]
 8003a2a:	6883      	ldr	r3, [r0, #8]
  qd_t currComp;
  currComp.q = hIqRef;
 8003a2c:	f8ad 1004 	strh.w	r1, [sp, #4]
  currComp.d = hIdRef;
 8003a30:	f8ad 2006 	strh.w	r2, [sp, #6]
  MCI_SetCurrentReferences(pMCI,currComp);
 8003a34:	9901      	ldr	r1, [sp, #4]
 8003a36:	f853 002c 	ldr.w	r0, [r3, ip, lsl #2]
}
 8003a3a:	b002      	add	sp, #8
  MCI_SetCurrentReferences(pMCI,currComp);
 8003a3c:	f7fd be62 	b.w	8001704 <MCI_SetCurrentReferences>

08003a40 <UI_GetMPInfo>:
  * @retval true if MP is enabled, false otherwise.
  */
__weak bool UI_GetMPInfo(pMPInfo_t stepList, pMPInfo_t pMPInfo)
{
    return false;
}
 8003a40:	2000      	movs	r0, #0
 8003a42:	4770      	bx	lr

08003a44 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003a44:	4a03      	ldr	r2, [pc, #12]	@ (8003a54 <SystemInit+0x10>)
 8003a46:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8003a4a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003a4e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003a52:	4770      	bx	lr
 8003a54:	e000ed00 	.word	0xe000ed00

08003a58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003a58:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003a5a:	4b0b      	ldr	r3, [pc, #44]	@ (8003a88 <HAL_Init+0x30>)
 8003a5c:	681a      	ldr	r2, [r3, #0]
 8003a5e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a62:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003a64:	681a      	ldr	r2, [r3, #0]
 8003a66:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003a6a:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003a6c:	681a      	ldr	r2, [r3, #0]
 8003a6e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003a72:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003a74:	2003      	movs	r0, #3
 8003a76:	f000 fa51 	bl	8003f1c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003a7a:	200f      	movs	r0, #15
 8003a7c:	f7ff faba 	bl	8002ff4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003a80:	f7ff f926 	bl	8002cd0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8003a84:	2000      	movs	r0, #0
 8003a86:	bd08      	pop	{r3, pc}
 8003a88:	40023c00 	.word	0x40023c00

08003a8c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8003a8c:	4a03      	ldr	r2, [pc, #12]	@ (8003a9c <HAL_IncTick+0x10>)
 8003a8e:	4b04      	ldr	r3, [pc, #16]	@ (8003aa0 <HAL_IncTick+0x14>)
 8003a90:	6811      	ldr	r1, [r2, #0]
 8003a92:	781b      	ldrb	r3, [r3, #0]
 8003a94:	440b      	add	r3, r1
 8003a96:	6013      	str	r3, [r2, #0]
}
 8003a98:	4770      	bx	lr
 8003a9a:	bf00      	nop
 8003a9c:	200010f0 	.word	0x200010f0
 8003aa0:	20000574 	.word	0x20000574

08003aa4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8003aa4:	4b01      	ldr	r3, [pc, #4]	@ (8003aac <HAL_GetTick+0x8>)
 8003aa6:	6818      	ldr	r0, [r3, #0]
}
 8003aa8:	4770      	bx	lr
 8003aaa:	bf00      	nop
 8003aac:	200010f0 	.word	0x200010f0

08003ab0 <HAL_ADC_Init>:
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003ab0:	2800      	cmp	r0, #0
 8003ab2:	f000 809e 	beq.w	8003bf2 <HAL_ADC_Init+0x142>
{
 8003ab6:	b538      	push	{r3, r4, r5, lr}
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003ab8:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 8003aba:	4604      	mov	r4, r0
 8003abc:	b13d      	cbz	r5, 8003ace <HAL_ADC_Init+0x1e>
    hadc->Lock = HAL_UNLOCKED;
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003abe:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003ac0:	06db      	lsls	r3, r3, #27
 8003ac2:	d50c      	bpl.n	8003ade <HAL_ADC_Init+0x2e>
  {
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    tmp_hal_status = HAL_ERROR;
 8003aca:	2001      	movs	r0, #1

  /* Return function status */
  return tmp_hal_status;
}
 8003acc:	bd38      	pop	{r3, r4, r5, pc}
    HAL_ADC_MspInit(hadc);
 8003ace:	f7ff f91f 	bl	8002d10 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8003ad2:	6465      	str	r5, [r4, #68]	@ 0x44
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003ad4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
    hadc->Lock = HAL_UNLOCKED;
 8003ad6:	f884 503c 	strb.w	r5, [r4, #60]	@ 0x3c
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003ada:	06db      	lsls	r3, r3, #27
 8003adc:	d4f2      	bmi.n	8003ac4 <HAL_ADC_Init+0x14>
    ADC_STATE_CLR_SET(hadc->State,
 8003ade:	6c23      	ldr	r3, [r4, #64]	@ 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003ae0:	4a47      	ldr	r2, [pc, #284]	@ (8003c00 <HAL_ADC_Init+0x150>)
    ADC_STATE_CLR_SET(hadc->State,
 8003ae2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003ae6:	f023 0302 	bic.w	r3, r3, #2
 8003aea:	f043 0302 	orr.w	r3, r3, #2
 8003aee:	6423      	str	r3, [r4, #64]	@ 0x40
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003af0:	6851      	ldr	r1, [r2, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003af2:	6823      	ldr	r3, [r4, #0]
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003af4:	f421 3140 	bic.w	r1, r1, #196608	@ 0x30000
 8003af8:	6051      	str	r1, [r2, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003afa:	6851      	ldr	r1, [r2, #4]
 8003afc:	6860      	ldr	r0, [r4, #4]
 8003afe:	4301      	orrs	r1, r0
 8003b00:	6051      	str	r1, [r2, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003b02:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003b04:	6920      	ldr	r0, [r4, #16]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003b06:	68a1      	ldr	r1, [r4, #8]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003b08:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003b0c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003b0e:	685a      	ldr	r2, [r3, #4]
 8003b10:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8003b14:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003b16:	685a      	ldr	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003b18:	68e0      	ldr	r0, [r4, #12]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003b1a:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003b1e:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003b20:	685a      	ldr	r2, [r3, #4]
 8003b22:	430a      	orrs	r2, r1
 8003b24:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003b26:	689a      	ldr	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003b28:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003b2a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003b2e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003b30:	689a      	ldr	r2, [r3, #8]
 8003b32:	4302      	orrs	r2, r0
 8003b34:	609a      	str	r2, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003b36:	4a33      	ldr	r2, [pc, #204]	@ (8003c04 <HAL_ADC_Init+0x154>)
 8003b38:	4291      	cmp	r1, r2
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003b3a:	689a      	ldr	r2, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003b3c:	d051      	beq.n	8003be2 <HAL_ADC_Init+0x132>
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003b3e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003b42:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003b44:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003b46:	689a      	ldr	r2, [r3, #8]
 8003b48:	4311      	orrs	r1, r2
 8003b4a:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003b4c:	689a      	ldr	r2, [r3, #8]
 8003b4e:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003b52:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003b54:	689a      	ldr	r2, [r3, #8]
 8003b56:	4302      	orrs	r2, r0
 8003b58:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003b5a:	689a      	ldr	r2, [r3, #8]
 8003b5c:	f022 0202 	bic.w	r2, r2, #2
 8003b60:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003b62:	689a      	ldr	r2, [r3, #8]
 8003b64:	7e21      	ldrb	r1, [r4, #24]
 8003b66:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8003b6a:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003b6c:	f894 2020 	ldrb.w	r2, [r4, #32]
 8003b70:	2a00      	cmp	r2, #0
 8003b72:	d040      	beq.n	8003bf6 <HAL_ADC_Init+0x146>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003b74:	685a      	ldr	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003b76:	6a61      	ldr	r1, [r4, #36]	@ 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003b78:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003b7c:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003b7e:	685a      	ldr	r2, [r3, #4]
 8003b80:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003b84:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003b86:	685a      	ldr	r2, [r3, #4]
 8003b88:	3901      	subs	r1, #1
 8003b8a:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8003b8e:	605a      	str	r2, [r3, #4]
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003b90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003b92:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003b94:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003b98:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003b9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b9c:	3901      	subs	r1, #1
 8003b9e:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 8003ba2:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003ba4:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003ba6:	6961      	ldr	r1, [r4, #20]
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003ba8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003bac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003bae:	689a      	ldr	r2, [r3, #8]
 8003bb0:	f894 0030 	ldrb.w	r0, [r4, #48]	@ 0x30
 8003bb4:	ea42 2240 	orr.w	r2, r2, r0, lsl #9
 8003bb8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003bba:	689a      	ldr	r2, [r3, #8]
 8003bbc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003bc0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003bc2:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8003bc4:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003bc6:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 8003bca:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8003bcc:	6460      	str	r0, [r4, #68]	@ 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8003bce:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003bd0:	f023 0303 	bic.w	r3, r3, #3
 8003bd4:	f043 0301 	orr.w	r3, r3, #1
 8003bd8:	6423      	str	r3, [r4, #64]	@ 0x40
  __HAL_UNLOCK(hadc);
 8003bda:	2300      	movs	r3, #0
 8003bdc:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8003be0:	bd38      	pop	{r3, r4, r5, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003be2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003be6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003be8:	689a      	ldr	r2, [r3, #8]
 8003bea:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003bee:	609a      	str	r2, [r3, #8]
 8003bf0:	e7b3      	b.n	8003b5a <HAL_ADC_Init+0xaa>
    return HAL_ERROR;
 8003bf2:	2001      	movs	r0, #1
}
 8003bf4:	4770      	bx	lr
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003bf6:	685a      	ldr	r2, [r3, #4]
 8003bf8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003bfc:	605a      	str	r2, [r3, #4]
 8003bfe:	e7c7      	b.n	8003b90 <HAL_ADC_Init+0xe0>
 8003c00:	40012300 	.word	0x40012300
 8003c04:	0f000001 	.word	0x0f000001

08003c08 <HAL_ADC_ConfigChannel>:
{
 8003c08:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hadc);
 8003c0a:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
{
 8003c0e:	b082      	sub	sp, #8
 8003c10:	4602      	mov	r2, r0
  __HAL_LOCK(hadc);
 8003c12:	2b01      	cmp	r3, #1
  __IO uint32_t counter = 0U;
 8003c14:	f04f 0000 	mov.w	r0, #0
 8003c18:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 8003c1a:	f000 809e 	beq.w	8003d5a <HAL_ADC_ConfigChannel+0x152>
 8003c1e:	2301      	movs	r3, #1
 8003c20:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003c24:	680d      	ldr	r5, [r1, #0]
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003c26:	6813      	ldr	r3, [r2, #0]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003c28:	688c      	ldr	r4, [r1, #8]
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003c2a:	2d09      	cmp	r5, #9
 8003c2c:	b2a8      	uxth	r0, r5
 8003c2e:	d828      	bhi.n	8003c82 <HAL_ADC_ConfigChannel+0x7a>
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003c30:	691e      	ldr	r6, [r3, #16]
 8003c32:	eb05 0e45 	add.w	lr, r5, r5, lsl #1
 8003c36:	f04f 0c07 	mov.w	ip, #7
 8003c3a:	fa0c fc0e 	lsl.w	ip, ip, lr
 8003c3e:	ea26 060c 	bic.w	r6, r6, ip
 8003c42:	611e      	str	r6, [r3, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003c44:	691e      	ldr	r6, [r3, #16]
 8003c46:	fa04 f40e 	lsl.w	r4, r4, lr
 8003c4a:	4334      	orrs	r4, r6
 8003c4c:	611c      	str	r4, [r3, #16]
  if (sConfig->Rank < 7U)
 8003c4e:	684c      	ldr	r4, [r1, #4]
 8003c50:	2c06      	cmp	r4, #6
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003c52:	eb04 0184 	add.w	r1, r4, r4, lsl #2
  if (sConfig->Rank < 7U)
 8003c56:	d82a      	bhi.n	8003cae <HAL_ADC_ConfigChannel+0xa6>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003c58:	6b5c      	ldr	r4, [r3, #52]	@ 0x34
 8003c5a:	3905      	subs	r1, #5
 8003c5c:	f04f 0c1f 	mov.w	ip, #31
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003c60:	4088      	lsls	r0, r1
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003c62:	fa0c f101 	lsl.w	r1, ip, r1
 8003c66:	ea24 0101 	bic.w	r1, r4, r1
 8003c6a:	6359      	str	r1, [r3, #52]	@ 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003c6c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003c6e:	4308      	orrs	r0, r1
 8003c70:	6358      	str	r0, [r3, #52]	@ 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003c72:	493b      	ldr	r1, [pc, #236]	@ (8003d60 <HAL_ADC_ConfigChannel+0x158>)
 8003c74:	428b      	cmp	r3, r1
 8003c76:	d02b      	beq.n	8003cd0 <HAL_ADC_ConfigChannel+0xc8>
  __HAL_UNLOCK(hadc);
 8003c78:	2000      	movs	r0, #0
 8003c7a:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c
}
 8003c7e:	b002      	add	sp, #8
 8003c80:	bd70      	pop	{r4, r5, r6, pc}
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003c82:	eb00 0c40 	add.w	ip, r0, r0, lsl #1
 8003c86:	68de      	ldr	r6, [r3, #12]
 8003c88:	f1ac 0c1e 	sub.w	ip, ip, #30
 8003c8c:	f04f 0e07 	mov.w	lr, #7
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003c90:	fa04 f40c 	lsl.w	r4, r4, ip
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003c94:	fa0e fc0c 	lsl.w	ip, lr, ip
 8003c98:	ea26 060c 	bic.w	r6, r6, ip
 8003c9c:	60de      	str	r6, [r3, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003c9e:	68de      	ldr	r6, [r3, #12]
 8003ca0:	4334      	orrs	r4, r6
 8003ca2:	60dc      	str	r4, [r3, #12]
  if (sConfig->Rank < 7U)
 8003ca4:	684c      	ldr	r4, [r1, #4]
 8003ca6:	2c06      	cmp	r4, #6
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003ca8:	eb04 0184 	add.w	r1, r4, r4, lsl #2
  if (sConfig->Rank < 7U)
 8003cac:	d9d4      	bls.n	8003c58 <HAL_ADC_ConfigChannel+0x50>
  else if (sConfig->Rank < 13U)
 8003cae:	2c0c      	cmp	r4, #12
 8003cb0:	d81f      	bhi.n	8003cf2 <HAL_ADC_ConfigChannel+0xea>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003cb2:	6b1c      	ldr	r4, [r3, #48]	@ 0x30
 8003cb4:	3923      	subs	r1, #35	@ 0x23
 8003cb6:	261f      	movs	r6, #31
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003cb8:	4088      	lsls	r0, r1
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003cba:	fa06 f101 	lsl.w	r1, r6, r1
 8003cbe:	ea24 0101 	bic.w	r1, r4, r1
 8003cc2:	6319      	str	r1, [r3, #48]	@ 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003cc4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003cc6:	4308      	orrs	r0, r1
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003cc8:	4925      	ldr	r1, [pc, #148]	@ (8003d60 <HAL_ADC_ConfigChannel+0x158>)
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003cca:	6318      	str	r0, [r3, #48]	@ 0x30
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003ccc:	428b      	cmp	r3, r1
 8003cce:	d1d3      	bne.n	8003c78 <HAL_ADC_ConfigChannel+0x70>
 8003cd0:	2d12      	cmp	r5, #18
 8003cd2:	d01b      	beq.n	8003d0c <HAL_ADC_ConfigChannel+0x104>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003cd4:	4b23      	ldr	r3, [pc, #140]	@ (8003d64 <HAL_ADC_ConfigChannel+0x15c>)
 8003cd6:	429d      	cmp	r5, r3
 8003cd8:	d022      	beq.n	8003d20 <HAL_ADC_ConfigChannel+0x118>
 8003cda:	2d11      	cmp	r5, #17
 8003cdc:	d1cc      	bne.n	8003c78 <HAL_ADC_ConfigChannel+0x70>
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003cde:	4b22      	ldr	r3, [pc, #136]	@ (8003d68 <HAL_ADC_ConfigChannel+0x160>)
 8003ce0:	6859      	ldr	r1, [r3, #4]
 8003ce2:	f421 0180 	bic.w	r1, r1, #4194304	@ 0x400000
 8003ce6:	6059      	str	r1, [r3, #4]
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003ce8:	6859      	ldr	r1, [r3, #4]
 8003cea:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8003cee:	6059      	str	r1, [r3, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003cf0:	e7c2      	b.n	8003c78 <HAL_ADC_ConfigChannel+0x70>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003cf2:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 8003cf4:	3941      	subs	r1, #65	@ 0x41
 8003cf6:	261f      	movs	r6, #31
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003cf8:	4088      	lsls	r0, r1
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003cfa:	fa06 f101 	lsl.w	r1, r6, r1
 8003cfe:	ea24 0101 	bic.w	r1, r4, r1
 8003d02:	62d9      	str	r1, [r3, #44]	@ 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003d04:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003d06:	4308      	orrs	r0, r1
 8003d08:	62d8      	str	r0, [r3, #44]	@ 0x2c
 8003d0a:	e7b2      	b.n	8003c72 <HAL_ADC_ConfigChannel+0x6a>
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003d0c:	4b16      	ldr	r3, [pc, #88]	@ (8003d68 <HAL_ADC_ConfigChannel+0x160>)
 8003d0e:	6859      	ldr	r1, [r3, #4]
 8003d10:	f421 0100 	bic.w	r1, r1, #8388608	@ 0x800000
 8003d14:	6059      	str	r1, [r3, #4]
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003d16:	6859      	ldr	r1, [r3, #4]
 8003d18:	f441 0180 	orr.w	r1, r1, #4194304	@ 0x400000
 8003d1c:	6059      	str	r1, [r3, #4]
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003d1e:	e7ab      	b.n	8003c78 <HAL_ADC_ConfigChannel+0x70>
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003d20:	4b11      	ldr	r3, [pc, #68]	@ (8003d68 <HAL_ADC_ConfigChannel+0x160>)
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003d22:	4c12      	ldr	r4, [pc, #72]	@ (8003d6c <HAL_ADC_ConfigChannel+0x164>)
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003d24:	6859      	ldr	r1, [r3, #4]
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003d26:	4812      	ldr	r0, [pc, #72]	@ (8003d70 <HAL_ADC_ConfigChannel+0x168>)
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003d28:	f421 0180 	bic.w	r1, r1, #4194304	@ 0x400000
 8003d2c:	6059      	str	r1, [r3, #4]
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003d2e:	6859      	ldr	r1, [r3, #4]
 8003d30:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8003d34:	6059      	str	r1, [r3, #4]
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003d36:	6823      	ldr	r3, [r4, #0]
 8003d38:	fba0 0303 	umull	r0, r3, r0, r3
 8003d3c:	0c9b      	lsrs	r3, r3, #18
 8003d3e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003d42:	005b      	lsls	r3, r3, #1
 8003d44:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 8003d46:	9b01      	ldr	r3, [sp, #4]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d095      	beq.n	8003c78 <HAL_ADC_ConfigChannel+0x70>
        counter--;
 8003d4c:	9b01      	ldr	r3, [sp, #4]
 8003d4e:	3b01      	subs	r3, #1
 8003d50:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 8003d52:	9b01      	ldr	r3, [sp, #4]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d1f9      	bne.n	8003d4c <HAL_ADC_ConfigChannel+0x144>
 8003d58:	e78e      	b.n	8003c78 <HAL_ADC_ConfigChannel+0x70>
  __HAL_LOCK(hadc);
 8003d5a:	2002      	movs	r0, #2
}
 8003d5c:	b002      	add	sp, #8
 8003d5e:	bd70      	pop	{r4, r5, r6, pc}
 8003d60:	40012000 	.word	0x40012000
 8003d64:	10000012 	.word	0x10000012
 8003d68:	40012300 	.word	0x40012300
 8003d6c:	20000570 	.word	0x20000570
 8003d70:	431bde83 	.word	0x431bde83

08003d74 <HAL_ADCEx_InjectedConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfigInjected ADC configuration structure for injected channel. 
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc, ADC_InjectionConfTypeDef* sConfigInjected)
{
 8003d74:	b5f0      	push	{r4, r5, r6, r7, lr}
  {
    assert_param(IS_ADC_EXT_INJEC_TRIG_EDGE(sConfigInjected->ExternalTrigInjecConvEdge));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003d76:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
  if(sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8003d7a:	698d      	ldr	r5, [r1, #24]
  __HAL_LOCK(hadc);
 8003d7c:	2b01      	cmp	r3, #1
 8003d7e:	f000 80c2 	beq.w	8003f06 <HAL_ADCEx_InjectedConfigChannel+0x192>
 8003d82:	2301      	movs	r3, #1
 8003d84:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfigInjected->InjectedChannel > ADC_CHANNEL_9)
 8003d88:	680c      	ldr	r4, [r1, #0]
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfigInjected->InjectedChannel);
 8003d8a:	6803      	ldr	r3, [r0, #0]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 8003d8c:	688a      	ldr	r2, [r1, #8]
  if (sConfigInjected->InjectedChannel > ADC_CHANNEL_9)
 8003d8e:	2c09      	cmp	r4, #9
 8003d90:	4684      	mov	ip, r0
 8003d92:	b2a0      	uxth	r0, r4
 8003d94:	d861      	bhi.n	8003e5a <HAL_ADCEx_InjectedConfigChannel+0xe6>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfigInjected->InjectedChannel);
 8003d96:	691e      	ldr	r6, [r3, #16]
 8003d98:	eb04 0e44 	add.w	lr, r4, r4, lsl #1
 8003d9c:	2707      	movs	r7, #7
 8003d9e:	fa07 f70e 	lsl.w	r7, r7, lr
 8003da2:	ea26 0607 	bic.w	r6, r6, r7
 8003da6:	611e      	str	r6, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 8003da8:	691e      	ldr	r6, [r3, #16]
 8003daa:	fa02 f20e 	lsl.w	r2, r2, lr
 8003dae:	4332      	orrs	r2, r6
 8003db0:	611a      	str	r2, [r3, #16]
  }
  
  /*---------------------------- ADCx JSQR Configuration -----------------*/
  hadc->Instance->JSQR &= ~(ADC_JSQR_JL);
 8003db2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
  hadc->Instance->JSQR |=  ADC_SQR1(sConfigInjected->InjectedNbrOfConversion);
 8003db4:	690f      	ldr	r7, [r1, #16]
  
  /* Rank configuration */
  
  /* Clear the old SQx bits for the selected rank */
  hadc->Instance->JSQR &= ~ADC_JSQR(ADC_JSQR_JSQ1, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 8003db6:	684e      	ldr	r6, [r1, #4]
  hadc->Instance->JSQR &= ~(ADC_JSQR_JL);
 8003db8:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8003dbc:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc->Instance->JSQR |=  ADC_SQR1(sConfigInjected->InjectedNbrOfConversion);
 8003dbe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003dc0:	f107 3eff 	add.w	lr, r7, #4294967295
 8003dc4:	ea42 520e 	orr.w	r2, r2, lr, lsl #20
 8003dc8:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc->Instance->JSQR &= ~ADC_JSQR(ADC_JSQR_JSQ1, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 8003dca:	1cf2      	adds	r2, r6, #3
 8003dcc:	1bd2      	subs	r2, r2, r7
 8003dce:	b2d2      	uxtb	r2, r2
 8003dd0:	6b9f      	ldr	r7, [r3, #56]	@ 0x38
 8003dd2:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8003dd6:	f04f 0e1f 	mov.w	lr, #31
   
  /* Set the SQx bits for the selected rank */
  hadc->Instance->JSQR |= ADC_JSQR(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 8003dda:	4090      	lsls	r0, r2
  hadc->Instance->JSQR &= ~ADC_JSQR(ADC_JSQR_JSQ1, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 8003ddc:	fa0e f202 	lsl.w	r2, lr, r2
 8003de0:	ea27 0202 	bic.w	r2, r7, r2
 8003de4:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc->Instance->JSQR |= ADC_JSQR(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 8003de6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003de8:	4310      	orrs	r0, r2
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */ 
  if(sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8003dea:	4a48      	ldr	r2, [pc, #288]	@ (8003f0c <HAL_ADCEx_InjectedConfigChannel+0x198>)
  hadc->Instance->JSQR |= ADC_JSQR(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 8003dec:	6398      	str	r0, [r3, #56]	@ 0x38
  if(sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8003dee:	4295      	cmp	r5, r2
  {  
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTSEL);
 8003df0:	689a      	ldr	r2, [r3, #8]
 8003df2:	f422 2270 	bic.w	r2, r2, #983040	@ 0xf0000
 8003df6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |=  sConfigInjected->ExternalTrigInjecConv;
 8003df8:	689a      	ldr	r2, [r3, #8]
  if(sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8003dfa:	d065      	beq.n	8003ec8 <HAL_ADCEx_InjectedConfigChannel+0x154>
    hadc->Instance->CR2 |=  sConfigInjected->ExternalTrigInjecConv;
 8003dfc:	4315      	orrs	r5, r2
 8003dfe:	609d      	str	r5, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);
 8003e00:	689a      	ldr	r2, [r3, #8]
    hadc->Instance->CR2 |= sConfigInjected->ExternalTrigInjecConvEdge;
 8003e02:	69c8      	ldr	r0, [r1, #28]
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);
 8003e04:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8003e08:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= sConfigInjected->ExternalTrigInjecConvEdge;
 8003e0a:	689a      	ldr	r2, [r3, #8]
 8003e0c:	4302      	orrs	r2, r0
 8003e0e:	609a      	str	r2, [r3, #8]
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);  
  }
  
  if (sConfigInjected->AutoInjectedConv != DISABLE)
 8003e10:	7d4a      	ldrb	r2, [r1, #21]
 8003e12:	2a00      	cmp	r2, #0
 8003e14:	d031      	beq.n	8003e7a <HAL_ADCEx_InjectedConfigChannel+0x106>
  {
    /* Enable the selected ADC automatic injected group conversion */
    hadc->Instance->CR1 |= ADC_CR1_JAUTO;
 8003e16:	685a      	ldr	r2, [r3, #4]
 8003e18:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003e1c:	605a      	str	r2, [r3, #4]
  {
    /* Disable the selected ADC automatic injected group conversion */
    hadc->Instance->CR1 &= ~(ADC_CR1_JAUTO);
  }
  
  if (sConfigInjected->InjectedDiscontinuousConvMode != DISABLE)
 8003e1e:	7d0a      	ldrb	r2, [r1, #20]
 8003e20:	2a00      	cmp	r2, #0
 8003e22:	d031      	beq.n	8003e88 <HAL_ADCEx_InjectedConfigChannel+0x114>
  {
    /* Enable the selected ADC injected discontinuous mode */
    hadc->Instance->CR1 |= ADC_CR1_JDISCEN;
 8003e24:	685a      	ldr	r2, [r3, #4]
 8003e26:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003e2a:	605a      	str	r2, [r3, #4]
  {
    /* Disable the selected ADC injected discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_JDISCEN);
  }
  
  switch(sConfigInjected->InjectedRank)
 8003e2c:	2e02      	cmp	r6, #2
  {
    case 1U:
      /* Set injected channel 1 offset */
      hadc->Instance->JOFR1 &= ~(ADC_JOFR1_JOFFSET1);
      hadc->Instance->JOFR1 |= sConfigInjected->InjectedOffset;
 8003e2e:	68ca      	ldr	r2, [r1, #12]
  switch(sConfigInjected->InjectedRank)
 8003e30:	d031      	beq.n	8003e96 <HAL_ADCEx_InjectedConfigChannel+0x122>
 8003e32:	2e03      	cmp	r6, #3
 8003e34:	d056      	beq.n	8003ee4 <HAL_ADCEx_InjectedConfigChannel+0x170>
 8003e36:	2e01      	cmp	r6, #1
 8003e38:	d04a      	beq.n	8003ed0 <HAL_ADCEx_InjectedConfigChannel+0x15c>
      hadc->Instance->JOFR3 &= ~(ADC_JOFR3_JOFFSET3);
      hadc->Instance->JOFR3 |= sConfigInjected->InjectedOffset;
      break;
    default:
      /* Set injected channel 4 offset */
      hadc->Instance->JOFR4 &= ~(ADC_JOFR4_JOFFSET4);
 8003e3a:	6a19      	ldr	r1, [r3, #32]
 8003e3c:	f421 617f 	bic.w	r1, r1, #4080	@ 0xff0
 8003e40:	f021 010f 	bic.w	r1, r1, #15
 8003e44:	6219      	str	r1, [r3, #32]
      hadc->Instance->JOFR4 |= sConfigInjected->InjectedOffset;
 8003e46:	6a19      	ldr	r1, [r3, #32]
 8003e48:	430a      	orrs	r2, r1
 8003e4a:	621a      	str	r2, [r3, #32]
  /* (Depending on STM32F4 product, there may be up to 3 ADC and 1 common */
  /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT))
 8003e4c:	4a30      	ldr	r2, [pc, #192]	@ (8003f10 <HAL_ADCEx_InjectedConfigChannel+0x19c>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d02d      	beq.n	8003eae <HAL_ADCEx_InjectedConfigChannel+0x13a>
    /* Enable the TSVREFE channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003e52:	2000      	movs	r0, #0
 8003e54:	f88c 003c 	strb.w	r0, [ip, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
}
 8003e58:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfigInjected->InjectedChannel);
 8003e5a:	eb00 0640 	add.w	r6, r0, r0, lsl #1
 8003e5e:	68df      	ldr	r7, [r3, #12]
 8003e60:	3e1e      	subs	r6, #30
 8003e62:	f04f 0e07 	mov.w	lr, #7
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 8003e66:	40b2      	lsls	r2, r6
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfigInjected->InjectedChannel);
 8003e68:	fa0e f606 	lsl.w	r6, lr, r6
 8003e6c:	ea27 0606 	bic.w	r6, r7, r6
 8003e70:	60de      	str	r6, [r3, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 8003e72:	68de      	ldr	r6, [r3, #12]
 8003e74:	4332      	orrs	r2, r6
 8003e76:	60da      	str	r2, [r3, #12]
 8003e78:	e79b      	b.n	8003db2 <HAL_ADCEx_InjectedConfigChannel+0x3e>
    hadc->Instance->CR1 &= ~(ADC_CR1_JAUTO);
 8003e7a:	685a      	ldr	r2, [r3, #4]
 8003e7c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e80:	605a      	str	r2, [r3, #4]
  if (sConfigInjected->InjectedDiscontinuousConvMode != DISABLE)
 8003e82:	7d0a      	ldrb	r2, [r1, #20]
 8003e84:	2a00      	cmp	r2, #0
 8003e86:	d1cd      	bne.n	8003e24 <HAL_ADCEx_InjectedConfigChannel+0xb0>
    hadc->Instance->CR1 &= ~(ADC_CR1_JDISCEN);
 8003e88:	685a      	ldr	r2, [r3, #4]
 8003e8a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003e8e:	605a      	str	r2, [r3, #4]
  switch(sConfigInjected->InjectedRank)
 8003e90:	2e02      	cmp	r6, #2
      hadc->Instance->JOFR1 |= sConfigInjected->InjectedOffset;
 8003e92:	68ca      	ldr	r2, [r1, #12]
  switch(sConfigInjected->InjectedRank)
 8003e94:	d1cd      	bne.n	8003e32 <HAL_ADCEx_InjectedConfigChannel+0xbe>
      hadc->Instance->JOFR2 &= ~(ADC_JOFR2_JOFFSET2);
 8003e96:	6999      	ldr	r1, [r3, #24]
 8003e98:	f421 617f 	bic.w	r1, r1, #4080	@ 0xff0
 8003e9c:	f021 010f 	bic.w	r1, r1, #15
 8003ea0:	6199      	str	r1, [r3, #24]
      hadc->Instance->JOFR2 |= sConfigInjected->InjectedOffset;
 8003ea2:	6999      	ldr	r1, [r3, #24]
 8003ea4:	430a      	orrs	r2, r1
 8003ea6:	619a      	str	r2, [r3, #24]
  if ((hadc->Instance == ADC1) && (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT))
 8003ea8:	4a19      	ldr	r2, [pc, #100]	@ (8003f10 <HAL_ADCEx_InjectedConfigChannel+0x19c>)
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	d1d1      	bne.n	8003e52 <HAL_ADCEx_InjectedConfigChannel+0xde>
 8003eae:	2c12      	cmp	r4, #18
 8003eb0:	d022      	beq.n	8003ef8 <HAL_ADCEx_InjectedConfigChannel+0x184>
  if ((hadc->Instance == ADC1) && ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) || (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)))
 8003eb2:	4b18      	ldr	r3, [pc, #96]	@ (8003f14 <HAL_ADCEx_InjectedConfigChannel+0x1a0>)
 8003eb4:	429c      	cmp	r4, r3
 8003eb6:	d001      	beq.n	8003ebc <HAL_ADCEx_InjectedConfigChannel+0x148>
 8003eb8:	2c11      	cmp	r4, #17
 8003eba:	d1ca      	bne.n	8003e52 <HAL_ADCEx_InjectedConfigChannel+0xde>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003ebc:	4a16      	ldr	r2, [pc, #88]	@ (8003f18 <HAL_ADCEx_InjectedConfigChannel+0x1a4>)
 8003ebe:	6853      	ldr	r3, [r2, #4]
 8003ec0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003ec4:	6053      	str	r3, [r2, #4]
 8003ec6:	e7c4      	b.n	8003e52 <HAL_ADCEx_InjectedConfigChannel+0xde>
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);  
 8003ec8:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8003ecc:	609a      	str	r2, [r3, #8]
 8003ece:	e79f      	b.n	8003e10 <HAL_ADCEx_InjectedConfigChannel+0x9c>
      hadc->Instance->JOFR1 &= ~(ADC_JOFR1_JOFFSET1);
 8003ed0:	6959      	ldr	r1, [r3, #20]
 8003ed2:	f421 617f 	bic.w	r1, r1, #4080	@ 0xff0
 8003ed6:	f021 010f 	bic.w	r1, r1, #15
 8003eda:	6159      	str	r1, [r3, #20]
      hadc->Instance->JOFR1 |= sConfigInjected->InjectedOffset;
 8003edc:	6959      	ldr	r1, [r3, #20]
 8003ede:	430a      	orrs	r2, r1
 8003ee0:	615a      	str	r2, [r3, #20]
      break;
 8003ee2:	e7b3      	b.n	8003e4c <HAL_ADCEx_InjectedConfigChannel+0xd8>
      hadc->Instance->JOFR3 &= ~(ADC_JOFR3_JOFFSET3);
 8003ee4:	69d9      	ldr	r1, [r3, #28]
 8003ee6:	f421 617f 	bic.w	r1, r1, #4080	@ 0xff0
 8003eea:	f021 010f 	bic.w	r1, r1, #15
 8003eee:	61d9      	str	r1, [r3, #28]
      hadc->Instance->JOFR3 |= sConfigInjected->InjectedOffset;
 8003ef0:	69d9      	ldr	r1, [r3, #28]
 8003ef2:	430a      	orrs	r2, r1
 8003ef4:	61da      	str	r2, [r3, #28]
      break;
 8003ef6:	e7a9      	b.n	8003e4c <HAL_ADCEx_InjectedConfigChannel+0xd8>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003ef8:	f8d2 3304 	ldr.w	r3, [r2, #772]	@ 0x304
 8003efc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003f00:	f8c2 3304 	str.w	r3, [r2, #772]	@ 0x304
  if ((hadc->Instance == ADC1) && ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) || (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)))
 8003f04:	e7a5      	b.n	8003e52 <HAL_ADCEx_InjectedConfigChannel+0xde>
  __HAL_LOCK(hadc);
 8003f06:	2002      	movs	r0, #2
}
 8003f08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f0a:	bf00      	nop
 8003f0c:	000f0001 	.word	0x000f0001
 8003f10:	40012000 	.word	0x40012000
 8003f14:	10000012 	.word	0x10000012
 8003f18:	40012300 	.word	0x40012300

08003f1c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003f1c:	4907      	ldr	r1, [pc, #28]	@ (8003f3c <HAL_NVIC_SetPriorityGrouping+0x20>)
 8003f1e:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003f20:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003f22:	f64f 00ff 	movw	r0, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003f26:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003f2a:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f2c:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003f2e:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003f32:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8003f36:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8003f38:	4770      	bx	lr
 8003f3a:	bf00      	nop
 8003f3c:	e000ed00 	.word	0xe000ed00

08003f40 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003f40:	4b1b      	ldr	r3, [pc, #108]	@ (8003fb0 <HAL_NVIC_SetPriority+0x70>)
 8003f42:	68db      	ldr	r3, [r3, #12]
 8003f44:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003f48:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003f4a:	f1c3 0e07 	rsb	lr, r3, #7
 8003f4e:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003f52:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003f56:	bf28      	it	cs
 8003f58:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003f5c:	f1bc 0f06 	cmp.w	ip, #6
 8003f60:	d91c      	bls.n	8003f9c <HAL_NVIC_SetPriority+0x5c>
 8003f62:	f1a3 0c03 	sub.w	ip, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f66:	f04f 33ff 	mov.w	r3, #4294967295
 8003f6a:	fa03 f30c 	lsl.w	r3, r3, ip
 8003f6e:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f72:	f04f 33ff 	mov.w	r3, #4294967295
 8003f76:	fa03 f30e 	lsl.w	r3, r3, lr
 8003f7a:	ea21 0303 	bic.w	r3, r1, r3
 8003f7e:	fa03 f30c 	lsl.w	r3, r3, ip
 8003f82:	4313      	orrs	r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f84:	011b      	lsls	r3, r3, #4
  if ((int32_t)(IRQn) >= 0)
 8003f86:	2800      	cmp	r0, #0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f88:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8003f8a:	db0a      	blt.n	8003fa2 <HAL_NVIC_SetPriority+0x62>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f8c:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8003f90:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8003f94:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8003f98:	f85d fb04 	ldr.w	pc, [sp], #4
 8003f9c:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003f9e:	4694      	mov	ip, r2
 8003fa0:	e7e7      	b.n	8003f72 <HAL_NVIC_SetPriority+0x32>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003fa2:	4a04      	ldr	r2, [pc, #16]	@ (8003fb4 <HAL_NVIC_SetPriority+0x74>)
 8003fa4:	f000 000f 	and.w	r0, r0, #15
 8003fa8:	4402      	add	r2, r0
 8003faa:	7613      	strb	r3, [r2, #24]
 8003fac:	f85d fb04 	ldr.w	pc, [sp], #4
 8003fb0:	e000ed00 	.word	0xe000ed00
 8003fb4:	e000ecfc 	.word	0xe000ecfc

08003fb8 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003fb8:	2800      	cmp	r0, #0
 8003fba:	db07      	blt.n	8003fcc <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003fbc:	0941      	lsrs	r1, r0, #5
 8003fbe:	4a04      	ldr	r2, [pc, #16]	@ (8003fd0 <HAL_NVIC_EnableIRQ+0x18>)
 8003fc0:	f000 001f 	and.w	r0, r0, #31
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	4083      	lsls	r3, r0
 8003fc8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8003fcc:	4770      	bx	lr
 8003fce:	bf00      	nop
 8003fd0:	e000e100 	.word	0xe000e100

08003fd4 <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003fd4:	2800      	cmp	r0, #0
 8003fd6:	db0c      	blt.n	8003ff2 <HAL_NVIC_DisableIRQ+0x1e>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003fd8:	0943      	lsrs	r3, r0, #5
 8003fda:	4906      	ldr	r1, [pc, #24]	@ (8003ff4 <HAL_NVIC_DisableIRQ+0x20>)
 8003fdc:	f000 001f 	and.w	r0, r0, #31
 8003fe0:	3320      	adds	r3, #32
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	4082      	lsls	r2, r0
 8003fe6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003fea:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003fee:	f3bf 8f6f 	isb	sy
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 8003ff2:	4770      	bx	lr
 8003ff4:	e000e100 	.word	0xe000e100

08003ff8 <HAL_NVIC_SystemReset>:
  __ASM volatile ("dsb 0xF":::"memory");
 8003ff8:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8003ffc:	4905      	ldr	r1, [pc, #20]	@ (8004014 <HAL_NVIC_SystemReset+0x1c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8003ffe:	4b06      	ldr	r3, [pc, #24]	@ (8004018 <HAL_NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8004000:	68ca      	ldr	r2, [r1, #12]
 8004002:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8004006:	4313      	orrs	r3, r2
 8004008:	60cb      	str	r3, [r1, #12]
 800400a:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800400e:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 8004010:	e7fd      	b.n	800400e <HAL_NVIC_SystemReset+0x16>
 8004012:	bf00      	nop
 8004014:	e000ed00 	.word	0xe000ed00
 8004018:	05fa0004 	.word	0x05fa0004

0800401c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800401c:	3801      	subs	r0, #1
 800401e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8004022:	d301      	bcc.n	8004028 <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004024:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8004026:	4770      	bx	lr
{
 8004028:	b410      	push	{r4}
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800402a:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800402e:	4c07      	ldr	r4, [pc, #28]	@ (800404c <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004030:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004032:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
 8004036:	f884 c023 	strb.w	ip, [r4, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800403a:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800403c:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800403e:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004040:	619a      	str	r2, [r3, #24]
}
 8004042:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004046:	6119      	str	r1, [r3, #16]
 8004048:	4770      	bx	lr
 800404a:	bf00      	nop
 800404c:	e000ed00 	.word	0xe000ed00

08004050 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004050:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004054:	2300      	movs	r3, #0
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004056:	680c      	ldr	r4, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004058:	f8df a200 	ldr.w	sl, [pc, #512]	@ 800425c <HAL_GPIO_Init+0x20c>
{
 800405c:	b085      	sub	sp, #20
    ioposition = 0x01U << position;
 800405e:	f04f 0b01 	mov.w	fp, #1

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004062:	4689      	mov	r9, r1
 8004064:	e003      	b.n	800406e <HAL_GPIO_Init+0x1e>
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004066:	3301      	adds	r3, #1
 8004068:	2b10      	cmp	r3, #16
 800406a:	f000 808c 	beq.w	8004186 <HAL_GPIO_Init+0x136>
    ioposition = 0x01U << position;
 800406e:	fa0b f203 	lsl.w	r2, fp, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004072:	ea02 0804 	and.w	r8, r2, r4
    if(iocurrent == ioposition)
 8004076:	43a2      	bics	r2, r4
 8004078:	d1f5      	bne.n	8004066 <HAL_GPIO_Init+0x16>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800407a:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800407e:	f001 0203 	and.w	r2, r1, #3
 8004082:	ea4f 0c43 	mov.w	ip, r3, lsl #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004086:	2503      	movs	r5, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004088:	1e57      	subs	r7, r2, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800408a:	fa05 f50c 	lsl.w	r5, r5, ip
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800408e:	2f01      	cmp	r7, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004090:	ea6f 0505 	mvn.w	r5, r5
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004094:	d97a      	bls.n	800418c <HAL_GPIO_Init+0x13c>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004096:	2a03      	cmp	r2, #3
 8004098:	f040 80b1 	bne.w	80041fe <HAL_GPIO_Init+0x1ae>
      temp = GPIOx->MODER;
 800409c:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800409e:	fa02 f20c 	lsl.w	r2, r2, ip
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80040a2:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80040a4:	432a      	orrs	r2, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80040a6:	f411 3f40 	tst.w	r1, #196608	@ 0x30000
      GPIOx->MODER = temp;
 80040aa:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80040ac:	d0db      	beq.n	8004066 <HAL_GPIO_Init+0x16>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80040ae:	2200      	movs	r2, #0
 80040b0:	9203      	str	r2, [sp, #12]
 80040b2:	f8da 2044 	ldr.w	r2, [sl, #68]	@ 0x44
 80040b6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80040ba:	f8ca 2044 	str.w	r2, [sl, #68]	@ 0x44
 80040be:	f8da 2044 	ldr.w	r2, [sl, #68]	@ 0x44
 80040c2:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 80040c6:	9203      	str	r2, [sp, #12]
 80040c8:	9a03      	ldr	r2, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 80040ca:	f023 0203 	bic.w	r2, r3, #3
 80040ce:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80040d2:	f003 0703 	and.w	r7, r3, #3
 80040d6:	260f      	movs	r6, #15
 80040d8:	f502 329c 	add.w	r2, r2, #79872	@ 0x13800
 80040dc:	00bf      	lsls	r7, r7, #2
 80040de:	fa06 fc07 	lsl.w	ip, r6, r7
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80040e2:	4e5b      	ldr	r6, [pc, #364]	@ (8004250 <HAL_GPIO_Init+0x200>)
        temp = SYSCFG->EXTICR[position >> 2U];
 80040e4:	6895      	ldr	r5, [r2, #8]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80040e6:	42b0      	cmp	r0, r6
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80040e8:	ea25 050c 	bic.w	r5, r5, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80040ec:	d022      	beq.n	8004134 <HAL_GPIO_Init+0xe4>
 80040ee:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80040f2:	42b0      	cmp	r0, r6
 80040f4:	f000 808e 	beq.w	8004214 <HAL_GPIO_Init+0x1c4>
 80040f8:	4e56      	ldr	r6, [pc, #344]	@ (8004254 <HAL_GPIO_Init+0x204>)
 80040fa:	42b0      	cmp	r0, r6
 80040fc:	f000 8090 	beq.w	8004220 <HAL_GPIO_Init+0x1d0>
 8004100:	f8df c15c 	ldr.w	ip, [pc, #348]	@ 8004260 <HAL_GPIO_Init+0x210>
 8004104:	4560      	cmp	r0, ip
 8004106:	f000 8091 	beq.w	800422c <HAL_GPIO_Init+0x1dc>
 800410a:	f8df c158 	ldr.w	ip, [pc, #344]	@ 8004264 <HAL_GPIO_Init+0x214>
 800410e:	4560      	cmp	r0, ip
 8004110:	f000 8092 	beq.w	8004238 <HAL_GPIO_Init+0x1e8>
 8004114:	f8df c150 	ldr.w	ip, [pc, #336]	@ 8004268 <HAL_GPIO_Init+0x218>
 8004118:	4560      	cmp	r0, ip
 800411a:	f000 8093 	beq.w	8004244 <HAL_GPIO_Init+0x1f4>
 800411e:	f8df c14c 	ldr.w	ip, [pc, #332]	@ 800426c <HAL_GPIO_Init+0x21c>
 8004122:	4560      	cmp	r0, ip
 8004124:	bf0c      	ite	eq
 8004126:	f04f 0c06 	moveq.w	ip, #6
 800412a:	f04f 0c07 	movne.w	ip, #7
 800412e:	fa0c f707 	lsl.w	r7, ip, r7
 8004132:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004134:	6095      	str	r5, [r2, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004136:	4a48      	ldr	r2, [pc, #288]	@ (8004258 <HAL_GPIO_Init+0x208>)
 8004138:	6892      	ldr	r2, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800413a:	02ce      	lsls	r6, r1, #11
        temp &= ~((uint32_t)iocurrent);
 800413c:	ea6f 0508 	mvn.w	r5, r8
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 8004140:	4e45      	ldr	r6, [pc, #276]	@ (8004258 <HAL_GPIO_Init+0x208>)
        temp &= ~((uint32_t)iocurrent);
 8004142:	bf54      	ite	pl
 8004144:	402a      	andpl	r2, r5
          temp |= iocurrent;
 8004146:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->RTSR = temp;
 800414a:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR;
 800414c:	68f2      	ldr	r2, [r6, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 800414e:	4e42      	ldr	r6, [pc, #264]	@ (8004258 <HAL_GPIO_Init+0x208>)
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004150:	028f      	lsls	r7, r1, #10
        temp &= ~((uint32_t)iocurrent);
 8004152:	bf54      	ite	pl
 8004154:	402a      	andpl	r2, r5
          temp |= iocurrent;
 8004156:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->FTSR = temp;
 800415a:	60f2      	str	r2, [r6, #12]

        temp = EXTI->EMR;
 800415c:	6872      	ldr	r2, [r6, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800415e:	038e      	lsls	r6, r1, #14
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 8004160:	4e3d      	ldr	r6, [pc, #244]	@ (8004258 <HAL_GPIO_Init+0x208>)
        temp &= ~((uint32_t)iocurrent);
 8004162:	bf54      	ite	pl
 8004164:	402a      	andpl	r2, r5
          temp |= iocurrent;
 8004166:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->EMR = temp;
 800416a:	6072      	str	r2, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800416c:	6832      	ldr	r2, [r6, #0]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800416e:	03c9      	lsls	r1, r1, #15
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004170:	f103 0301 	add.w	r3, r3, #1
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 8004174:	4938      	ldr	r1, [pc, #224]	@ (8004258 <HAL_GPIO_Init+0x208>)
        temp &= ~((uint32_t)iocurrent);
 8004176:	bf54      	ite	pl
 8004178:	402a      	andpl	r2, r5
          temp |= iocurrent;
 800417a:	ea48 0202 	orrmi.w	r2, r8, r2
  for(position = 0U; position < GPIO_NUMBER; position++)
 800417e:	2b10      	cmp	r3, #16
        EXTI->IMR = temp;
 8004180:	600a      	str	r2, [r1, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004182:	f47f af74 	bne.w	800406e <HAL_GPIO_Init+0x1e>
      }
    }
  }
}
 8004186:	b005      	add	sp, #20
 8004188:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR; 
 800418c:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800418e:	ea07 0e05 	and.w	lr, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004192:	f8d9 700c 	ldr.w	r7, [r9, #12]
 8004196:	fa07 f70c 	lsl.w	r7, r7, ip
 800419a:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OSPEEDR = temp;
 800419e:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80041a0:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80041a2:	ea27 0e08 	bic.w	lr, r7, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80041a6:	f3c1 1700 	ubfx	r7, r1, #4, #1
 80041aa:	409f      	lsls	r7, r3
 80041ac:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 80041b0:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 80041b2:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80041b4:	ea07 0e05 	and.w	lr, r7, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80041b8:	f8d9 7008 	ldr.w	r7, [r9, #8]
 80041bc:	fa07 f70c 	lsl.w	r7, r7, ip
 80041c0:	ea47 070e 	orr.w	r7, r7, lr
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80041c4:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 80041c6:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80041c8:	f47f af68 	bne.w	800409c <HAL_GPIO_Init+0x4c>
        temp = GPIOx->AFR[position >> 3U];
 80041cc:	08df      	lsrs	r7, r3, #3
 80041ce:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 80041d2:	9701      	str	r7, [sp, #4]
 80041d4:	6a3e      	ldr	r6, [r7, #32]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80041d6:	f8d9 7010 	ldr.w	r7, [r9, #16]
        temp = GPIOx->AFR[position >> 3U];
 80041da:	9600      	str	r6, [sp, #0]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80041dc:	f003 0e07 	and.w	lr, r3, #7
 80041e0:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80041e4:	260f      	movs	r6, #15
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80041e6:	fa07 f70e 	lsl.w	r7, r7, lr
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80041ea:	fa06 fe0e 	lsl.w	lr, r6, lr
 80041ee:	9e00      	ldr	r6, [sp, #0]
 80041f0:	ea26 0e0e 	bic.w	lr, r6, lr
        GPIOx->AFR[position >> 3U] = temp;
 80041f4:	9e01      	ldr	r6, [sp, #4]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80041f6:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->AFR[position >> 3U] = temp;
 80041fa:	6237      	str	r7, [r6, #32]
 80041fc:	e74e      	b.n	800409c <HAL_GPIO_Init+0x4c>
        temp = GPIOx->PUPDR;
 80041fe:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004200:	ea07 0e05 	and.w	lr, r7, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004204:	f8d9 7008 	ldr.w	r7, [r9, #8]
 8004208:	fa07 f70c 	lsl.w	r7, r7, ip
 800420c:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->PUPDR = temp;
 8004210:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004212:	e743      	b.n	800409c <HAL_GPIO_Init+0x4c>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004214:	f04f 0c01 	mov.w	ip, #1
 8004218:	fa0c f707 	lsl.w	r7, ip, r7
 800421c:	433d      	orrs	r5, r7
 800421e:	e789      	b.n	8004134 <HAL_GPIO_Init+0xe4>
 8004220:	f04f 0c02 	mov.w	ip, #2
 8004224:	fa0c f707 	lsl.w	r7, ip, r7
 8004228:	433d      	orrs	r5, r7
 800422a:	e783      	b.n	8004134 <HAL_GPIO_Init+0xe4>
 800422c:	f04f 0c03 	mov.w	ip, #3
 8004230:	fa0c f707 	lsl.w	r7, ip, r7
 8004234:	433d      	orrs	r5, r7
 8004236:	e77d      	b.n	8004134 <HAL_GPIO_Init+0xe4>
 8004238:	f04f 0c04 	mov.w	ip, #4
 800423c:	fa0c f707 	lsl.w	r7, ip, r7
 8004240:	433d      	orrs	r5, r7
 8004242:	e777      	b.n	8004134 <HAL_GPIO_Init+0xe4>
 8004244:	f04f 0c05 	mov.w	ip, #5
 8004248:	fa0c f707 	lsl.w	r7, ip, r7
 800424c:	433d      	orrs	r5, r7
 800424e:	e771      	b.n	8004134 <HAL_GPIO_Init+0xe4>
 8004250:	40020000 	.word	0x40020000
 8004254:	40020800 	.word	0x40020800
 8004258:	40013c00 	.word	0x40013c00
 800425c:	40023800 	.word	0x40023800
 8004260:	40020c00 	.word	0x40020c00
 8004264:	40021000 	.word	0x40021000
 8004268:	40021400 	.word	0x40021400
 800426c:	40021800 	.word	0x40021800

08004270 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004274:	2300      	movs	r3, #0
      tmp = SYSCFG->EXTICR[position >> 2U];
      tmp &= (0x0FU << (4U * (position & 0x03U)));
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8004276:	4f4e      	ldr	r7, [pc, #312]	@ (80043b0 <HAL_GPIO_DeInit+0x140>)
{
 8004278:	b083      	sub	sp, #12
    ioposition = 0x01U << position;
 800427a:	2601      	movs	r6, #1
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800427c:	f04f 090f 	mov.w	r9, #15
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004280:	f04f 0a03 	mov.w	sl, #3
 8004284:	e002      	b.n	800428c <HAL_GPIO_DeInit+0x1c>
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004286:	3301      	adds	r3, #1
 8004288:	2b10      	cmp	r3, #16
 800428a:	d070      	beq.n	800436e <HAL_GPIO_DeInit+0xfe>
    ioposition = 0x01U << position;
 800428c:	fa06 f203 	lsl.w	r2, r6, r3
    if(iocurrent == ioposition)
 8004290:	ea32 0401 	bics.w	r4, r2, r1
    iocurrent = (GPIO_Pin) & ioposition;
 8004294:	ea02 0c01 	and.w	ip, r2, r1
    if(iocurrent == ioposition)
 8004298:	d1f5      	bne.n	8004286 <HAL_GPIO_DeInit+0x16>
      tmp = SYSCFG->EXTICR[position >> 2U];
 800429a:	f023 0503 	bic.w	r5, r3, #3
 800429e:	f105 4580 	add.w	r5, r5, #1073741824	@ 0x40000000
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80042a2:	f003 0403 	and.w	r4, r3, #3
 80042a6:	00a4      	lsls	r4, r4, #2
 80042a8:	f505 359c 	add.w	r5, r5, #79872	@ 0x13800
 80042ac:	fa09 f804 	lsl.w	r8, r9, r4
 80042b0:	9401      	str	r4, [sp, #4]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80042b2:	4c40      	ldr	r4, [pc, #256]	@ (80043b4 <HAL_GPIO_DeInit+0x144>)
      tmp = SYSCFG->EXTICR[position >> 2U];
 80042b4:	f8d5 e008 	ldr.w	lr, [r5, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80042b8:	42a0      	cmp	r0, r4
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80042ba:	ea08 0e0e 	and.w	lr, r8, lr
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80042be:	d059      	beq.n	8004374 <HAL_GPIO_DeInit+0x104>
 80042c0:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80042c4:	42a0      	cmp	r0, r4
 80042c6:	d057      	beq.n	8004378 <HAL_GPIO_DeInit+0x108>
 80042c8:	4c3b      	ldr	r4, [pc, #236]	@ (80043b8 <HAL_GPIO_DeInit+0x148>)
 80042ca:	42a0      	cmp	r0, r4
 80042cc:	d058      	beq.n	8004380 <HAL_GPIO_DeInit+0x110>
 80042ce:	4c3b      	ldr	r4, [pc, #236]	@ (80043bc <HAL_GPIO_DeInit+0x14c>)
 80042d0:	42a0      	cmp	r0, r4
 80042d2:	d05b      	beq.n	800438c <HAL_GPIO_DeInit+0x11c>
 80042d4:	4c3a      	ldr	r4, [pc, #232]	@ (80043c0 <HAL_GPIO_DeInit+0x150>)
 80042d6:	42a0      	cmp	r0, r4
 80042d8:	d05e      	beq.n	8004398 <HAL_GPIO_DeInit+0x128>
 80042da:	f8df b0e8 	ldr.w	fp, [pc, #232]	@ 80043c4 <HAL_GPIO_DeInit+0x154>
 80042de:	4558      	cmp	r0, fp
 80042e0:	d060      	beq.n	80043a4 <HAL_GPIO_DeInit+0x134>
 80042e2:	f8df b0e4 	ldr.w	fp, [pc, #228]	@ 80043c8 <HAL_GPIO_DeInit+0x158>
 80042e6:	9c01      	ldr	r4, [sp, #4]
 80042e8:	4558      	cmp	r0, fp
 80042ea:	bf14      	ite	ne
 80042ec:	f04f 0b07 	movne.w	fp, #7
 80042f0:	f04f 0b06 	moveq.w	fp, #6
 80042f4:	fa0b f404 	lsl.w	r4, fp, r4
 80042f8:	45a6      	cmp	lr, r4
 80042fa:	d113      	bne.n	8004324 <HAL_GPIO_DeInit+0xb4>
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80042fc:	683c      	ldr	r4, [r7, #0]
 80042fe:	ea24 040c 	bic.w	r4, r4, ip
 8004302:	603c      	str	r4, [r7, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8004304:	687c      	ldr	r4, [r7, #4]
 8004306:	ea24 040c 	bic.w	r4, r4, ip
 800430a:	607c      	str	r4, [r7, #4]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800430c:	68fc      	ldr	r4, [r7, #12]
 800430e:	ea24 040c 	bic.w	r4, r4, ip
 8004312:	60fc      	str	r4, [r7, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8004314:	68bc      	ldr	r4, [r7, #8]
 8004316:	ea24 040c 	bic.w	r4, r4, ip
 800431a:	60bc      	str	r4, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800431c:	68ac      	ldr	r4, [r5, #8]
 800431e:	ea24 0408 	bic.w	r4, r4, r8
 8004322:	60ac      	str	r4, [r5, #8]
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004324:	6804      	ldr	r4, [r0, #0]
 8004326:	005d      	lsls	r5, r3, #1
 8004328:	fa0a f505 	lsl.w	r5, sl, r5

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800432c:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004330:	ea24 0405 	bic.w	r4, r4, r5
 8004334:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
 8004338:	6004      	str	r4, [r0, #0]
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800433a:	f003 0407 	and.w	r4, r3, #7
 800433e:	f8dc e020 	ldr.w	lr, [ip, #32]
 8004342:	00a4      	lsls	r4, r4, #2
 8004344:	fa09 f404 	lsl.w	r4, r9, r4
 8004348:	ea2e 0404 	bic.w	r4, lr, r4
 800434c:	f8cc 4020 	str.w	r4, [ip, #32]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004350:	68c4      	ldr	r4, [r0, #12]
 8004352:	ea24 0405 	bic.w	r4, r4, r5
 8004356:	60c4      	str	r4, [r0, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004358:	6844      	ldr	r4, [r0, #4]
 800435a:	ea24 0202 	bic.w	r2, r4, r2
 800435e:	6042      	str	r2, [r0, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004360:	6882      	ldr	r2, [r0, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004362:	3301      	adds	r3, #1
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004364:	ea22 0205 	bic.w	r2, r2, r5
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004368:	2b10      	cmp	r3, #16
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800436a:	6082      	str	r2, [r0, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800436c:	d18e      	bne.n	800428c <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 800436e:	b003      	add	sp, #12
 8004370:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004374:	2400      	movs	r4, #0
 8004376:	e7bf      	b.n	80042f8 <HAL_GPIO_DeInit+0x88>
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8004378:	9c01      	ldr	r4, [sp, #4]
 800437a:	fa06 f404 	lsl.w	r4, r6, r4
 800437e:	e7bb      	b.n	80042f8 <HAL_GPIO_DeInit+0x88>
 8004380:	9c01      	ldr	r4, [sp, #4]
 8004382:	f04f 0b02 	mov.w	fp, #2
 8004386:	fa0b f404 	lsl.w	r4, fp, r4
 800438a:	e7b5      	b.n	80042f8 <HAL_GPIO_DeInit+0x88>
 800438c:	9c01      	ldr	r4, [sp, #4]
 800438e:	f04f 0b03 	mov.w	fp, #3
 8004392:	fa0b f404 	lsl.w	r4, fp, r4
 8004396:	e7af      	b.n	80042f8 <HAL_GPIO_DeInit+0x88>
 8004398:	9c01      	ldr	r4, [sp, #4]
 800439a:	f04f 0b04 	mov.w	fp, #4
 800439e:	fa0b f404 	lsl.w	r4, fp, r4
 80043a2:	e7a9      	b.n	80042f8 <HAL_GPIO_DeInit+0x88>
 80043a4:	9c01      	ldr	r4, [sp, #4]
 80043a6:	f04f 0b05 	mov.w	fp, #5
 80043aa:	fa0b f404 	lsl.w	r4, fp, r4
 80043ae:	e7a3      	b.n	80042f8 <HAL_GPIO_DeInit+0x88>
 80043b0:	40013c00 	.word	0x40013c00
 80043b4:	40020000 	.word	0x40020000
 80043b8:	40020800 	.word	0x40020800
 80043bc:	40020c00 	.word	0x40020c00
 80043c0:	40021000 	.word	0x40021000
 80043c4:	40021400 	.word	0x40021400
 80043c8:	40021800 	.word	0x40021800

080043cc <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80043cc:	b902      	cbnz	r2, 80043d0 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80043ce:	0409      	lsls	r1, r1, #16
 80043d0:	6181      	str	r1, [r0, #24]
  }
}
 80043d2:	4770      	bx	lr

080043d4 <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFI: Enter Stop mode with WFI instruction
  *            @arg PWR_STOPENTRY_WFE: Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 80043d4:	b410      	push	{r4}
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
  
  /* Select the regulator state in Stop mode: Set PDDS and LPDS bits according to PWR_Regulator value */
  MODIFY_REG(PWR->CR, (PWR_CR_PDDS | PWR_CR_LPDS), Regulator);
 80043d6:	4c0d      	ldr	r4, [pc, #52]	@ (800440c <HAL_PWR_EnterSTOPMode+0x38>)
  
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80043d8:	4a0d      	ldr	r2, [pc, #52]	@ (8004410 <HAL_PWR_EnterSTOPMode+0x3c>)
  MODIFY_REG(PWR->CR, (PWR_CR_PDDS | PWR_CR_LPDS), Regulator);
 80043da:	6823      	ldr	r3, [r4, #0]
 80043dc:	f023 0303 	bic.w	r3, r3, #3
 80043e0:	4303      	orrs	r3, r0
 80043e2:	6023      	str	r3, [r4, #0]
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80043e4:	6913      	ldr	r3, [r2, #16]
  
  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 80043e6:	2901      	cmp	r1, #1
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80043e8:	f043 0304 	orr.w	r3, r3, #4
 80043ec:	6113      	str	r3, [r2, #16]
  if(STOPEntry == PWR_STOPENTRY_WFI)
 80043ee:	d00a      	beq.n	8004406 <HAL_PWR_EnterSTOPMode+0x32>
    __WFI();
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 80043f0:	bf40      	sev
    __WFE();
 80043f2:	bf20      	wfe
    __WFE();
 80043f4:	bf20      	wfe
  }
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));  
 80043f6:	4a06      	ldr	r2, [pc, #24]	@ (8004410 <HAL_PWR_EnterSTOPMode+0x3c>)
}
 80043f8:	f85d 4b04 	ldr.w	r4, [sp], #4
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));  
 80043fc:	6913      	ldr	r3, [r2, #16]
 80043fe:	f023 0304 	bic.w	r3, r3, #4
 8004402:	6113      	str	r3, [r2, #16]
}
 8004404:	4770      	bx	lr
    __WFI();
 8004406:	bf30      	wfi
 8004408:	e7f5      	b.n	80043f6 <HAL_PWR_EnterSTOPMode+0x22>
 800440a:	bf00      	nop
 800440c:	40007000 	.word	0x40007000
 8004410:	e000ed00 	.word	0xe000ed00

08004414 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004414:	b530      	push	{r4, r5, lr}
 8004416:	b083      	sub	sp, #12
  uint32_t tickstart = 0U;

  __HAL_RCC_PWR_CLK_ENABLE();
 8004418:	4b19      	ldr	r3, [pc, #100]	@ (8004480 <HAL_PWREx_EnableOverDrive+0x6c>)
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800441a:	491a      	ldr	r1, [pc, #104]	@ (8004484 <HAL_PWREx_EnableOverDrive+0x70>)

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800441c:	4d1a      	ldr	r5, [pc, #104]	@ (8004488 <HAL_PWREx_EnableOverDrive+0x74>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800441e:	2200      	movs	r2, #0
 8004420:	9201      	str	r2, [sp, #4]
 8004422:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004424:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8004428:	641a      	str	r2, [r3, #64]	@ 0x40
 800442a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800442c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004430:	9301      	str	r3, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004432:	2201      	movs	r2, #1
  __HAL_RCC_PWR_CLK_ENABLE();
 8004434:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004436:	640a      	str	r2, [r1, #64]	@ 0x40
  tickstart = HAL_GetTick();
 8004438:	f7ff fb34 	bl	8003aa4 <HAL_GetTick>
 800443c:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800443e:	e005      	b.n	800444c <HAL_PWREx_EnableOverDrive+0x38>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004440:	f7ff fb30 	bl	8003aa4 <HAL_GetTick>
 8004444:	1b00      	subs	r0, r0, r4
 8004446:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 800444a:	d816      	bhi.n	800447a <HAL_PWREx_EnableOverDrive+0x66>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800444c:	686b      	ldr	r3, [r5, #4]
 800444e:	03da      	lsls	r2, r3, #15
 8004450:	d5f6      	bpl.n	8004440 <HAL_PWREx_EnableOverDrive+0x2c>
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004452:	4b0c      	ldr	r3, [pc, #48]	@ (8004484 <HAL_PWREx_EnableOverDrive+0x70>)

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004454:	4d0c      	ldr	r5, [pc, #48]	@ (8004488 <HAL_PWREx_EnableOverDrive+0x74>)
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004456:	2201      	movs	r2, #1
 8004458:	645a      	str	r2, [r3, #68]	@ 0x44
  tickstart = HAL_GetTick();
 800445a:	f7ff fb23 	bl	8003aa4 <HAL_GetTick>
 800445e:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004460:	e005      	b.n	800446e <HAL_PWREx_EnableOverDrive+0x5a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004462:	f7ff fb1f 	bl	8003aa4 <HAL_GetTick>
 8004466:	1b00      	subs	r0, r0, r4
 8004468:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 800446c:	d805      	bhi.n	800447a <HAL_PWREx_EnableOverDrive+0x66>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800446e:	686b      	ldr	r3, [r5, #4]
 8004470:	039b      	lsls	r3, r3, #14
 8004472:	d5f6      	bpl.n	8004462 <HAL_PWREx_EnableOverDrive+0x4e>
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 8004474:	2000      	movs	r0, #0
}
 8004476:	b003      	add	sp, #12
 8004478:	bd30      	pop	{r4, r5, pc}
      return HAL_TIMEOUT;
 800447a:	2003      	movs	r0, #3
}
 800447c:	b003      	add	sp, #12
 800447e:	bd30      	pop	{r4, r5, pc}
 8004480:	40023800 	.word	0x40023800
 8004484:	420e0000 	.word	0x420e0000
 8004488:	40007000 	.word	0x40007000

0800448c <HAL_RCC_ClockConfig>:
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800448c:	2800      	cmp	r0, #0
 800448e:	f000 8087 	beq.w	80045a0 <HAL_RCC_ClockConfig+0x114>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004492:	4a48      	ldr	r2, [pc, #288]	@ (80045b4 <HAL_RCC_ClockConfig+0x128>)
 8004494:	6813      	ldr	r3, [r2, #0]
 8004496:	f003 030f 	and.w	r3, r3, #15
 800449a:	428b      	cmp	r3, r1
{
 800449c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80044a0:	460d      	mov	r5, r1
 80044a2:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80044a4:	d209      	bcs.n	80044ba <HAL_RCC_ClockConfig+0x2e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044a6:	b2cb      	uxtb	r3, r1
 80044a8:	7013      	strb	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80044aa:	6813      	ldr	r3, [r2, #0]
 80044ac:	f003 030f 	and.w	r3, r3, #15
 80044b0:	428b      	cmp	r3, r1
 80044b2:	d002      	beq.n	80044ba <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 80044b4:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);

  return HAL_OK;
}
 80044b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80044ba:	6823      	ldr	r3, [r4, #0]
 80044bc:	0798      	lsls	r0, r3, #30
 80044be:	d514      	bpl.n	80044ea <HAL_RCC_ClockConfig+0x5e>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044c0:	0759      	lsls	r1, r3, #29
 80044c2:	d504      	bpl.n	80044ce <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80044c4:	493c      	ldr	r1, [pc, #240]	@ (80045b8 <HAL_RCC_ClockConfig+0x12c>)
 80044c6:	688a      	ldr	r2, [r1, #8]
 80044c8:	f442 52e0 	orr.w	r2, r2, #7168	@ 0x1c00
 80044cc:	608a      	str	r2, [r1, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044ce:	071a      	lsls	r2, r3, #28
 80044d0:	d504      	bpl.n	80044dc <HAL_RCC_ClockConfig+0x50>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80044d2:	4939      	ldr	r1, [pc, #228]	@ (80045b8 <HAL_RCC_ClockConfig+0x12c>)
 80044d4:	688a      	ldr	r2, [r1, #8]
 80044d6:	f442 4260 	orr.w	r2, r2, #57344	@ 0xe000
 80044da:	608a      	str	r2, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044dc:	4936      	ldr	r1, [pc, #216]	@ (80045b8 <HAL_RCC_ClockConfig+0x12c>)
 80044de:	68a0      	ldr	r0, [r4, #8]
 80044e0:	688a      	ldr	r2, [r1, #8]
 80044e2:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 80044e6:	4302      	orrs	r2, r0
 80044e8:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80044ea:	07df      	lsls	r7, r3, #31
 80044ec:	d521      	bpl.n	8004532 <HAL_RCC_ClockConfig+0xa6>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044ee:	6862      	ldr	r2, [r4, #4]
 80044f0:	2a01      	cmp	r2, #1
 80044f2:	d057      	beq.n	80045a4 <HAL_RCC_ClockConfig+0x118>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80044f4:	1e93      	subs	r3, r2, #2
 80044f6:	2b01      	cmp	r3, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044f8:	4b2f      	ldr	r3, [pc, #188]	@ (80045b8 <HAL_RCC_ClockConfig+0x12c>)
 80044fa:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80044fc:	d94d      	bls.n	800459a <HAL_RCC_ClockConfig+0x10e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044fe:	0799      	lsls	r1, r3, #30
 8004500:	d5d8      	bpl.n	80044b4 <HAL_RCC_ClockConfig+0x28>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004502:	4e2d      	ldr	r6, [pc, #180]	@ (80045b8 <HAL_RCC_ClockConfig+0x12c>)
 8004504:	68b3      	ldr	r3, [r6, #8]
 8004506:	f023 0303 	bic.w	r3, r3, #3
 800450a:	4313      	orrs	r3, r2
 800450c:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 800450e:	f7ff fac9 	bl	8003aa4 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004512:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 8004516:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004518:	e004      	b.n	8004524 <HAL_RCC_ClockConfig+0x98>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800451a:	f7ff fac3 	bl	8003aa4 <HAL_GetTick>
 800451e:	1bc0      	subs	r0, r0, r7
 8004520:	4540      	cmp	r0, r8
 8004522:	d844      	bhi.n	80045ae <HAL_RCC_ClockConfig+0x122>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004524:	68b3      	ldr	r3, [r6, #8]
 8004526:	6862      	ldr	r2, [r4, #4]
 8004528:	f003 030c 	and.w	r3, r3, #12
 800452c:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8004530:	d1f3      	bne.n	800451a <HAL_RCC_ClockConfig+0x8e>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004532:	4a20      	ldr	r2, [pc, #128]	@ (80045b4 <HAL_RCC_ClockConfig+0x128>)
 8004534:	6813      	ldr	r3, [r2, #0]
 8004536:	f003 030f 	and.w	r3, r3, #15
 800453a:	42ab      	cmp	r3, r5
 800453c:	d906      	bls.n	800454c <HAL_RCC_ClockConfig+0xc0>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800453e:	b2eb      	uxtb	r3, r5
 8004540:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004542:	6813      	ldr	r3, [r2, #0]
 8004544:	f003 030f 	and.w	r3, r3, #15
 8004548:	42ab      	cmp	r3, r5
 800454a:	d1b3      	bne.n	80044b4 <HAL_RCC_ClockConfig+0x28>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800454c:	6823      	ldr	r3, [r4, #0]
 800454e:	075a      	lsls	r2, r3, #29
 8004550:	d506      	bpl.n	8004560 <HAL_RCC_ClockConfig+0xd4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004552:	4919      	ldr	r1, [pc, #100]	@ (80045b8 <HAL_RCC_ClockConfig+0x12c>)
 8004554:	68e0      	ldr	r0, [r4, #12]
 8004556:	688a      	ldr	r2, [r1, #8]
 8004558:	f422 52e0 	bic.w	r2, r2, #7168	@ 0x1c00
 800455c:	4302      	orrs	r2, r0
 800455e:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004560:	071b      	lsls	r3, r3, #28
 8004562:	d507      	bpl.n	8004574 <HAL_RCC_ClockConfig+0xe8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004564:	4a14      	ldr	r2, [pc, #80]	@ (80045b8 <HAL_RCC_ClockConfig+0x12c>)
 8004566:	6921      	ldr	r1, [r4, #16]
 8004568:	6893      	ldr	r3, [r2, #8]
 800456a:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 800456e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8004572:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004574:	f000 f870 	bl	8004658 <HAL_RCC_GetSysClockFreq>
 8004578:	4a0f      	ldr	r2, [pc, #60]	@ (80045b8 <HAL_RCC_ClockConfig+0x12c>)
 800457a:	4c10      	ldr	r4, [pc, #64]	@ (80045bc <HAL_RCC_ClockConfig+0x130>)
 800457c:	6892      	ldr	r2, [r2, #8]
 800457e:	4910      	ldr	r1, [pc, #64]	@ (80045c0 <HAL_RCC_ClockConfig+0x134>)
 8004580:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8004584:	4603      	mov	r3, r0
 8004586:	5ca2      	ldrb	r2, [r4, r2]
  HAL_InitTick (uwTickPrio);
 8004588:	480e      	ldr	r0, [pc, #56]	@ (80045c4 <HAL_RCC_ClockConfig+0x138>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800458a:	40d3      	lsrs	r3, r2
  HAL_InitTick (uwTickPrio);
 800458c:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800458e:	600b      	str	r3, [r1, #0]
  HAL_InitTick (uwTickPrio);
 8004590:	f7fe fd30 	bl	8002ff4 <HAL_InitTick>
  return HAL_OK;
 8004594:	2000      	movs	r0, #0
}
 8004596:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800459a:	0198      	lsls	r0, r3, #6
 800459c:	d4b1      	bmi.n	8004502 <HAL_RCC_ClockConfig+0x76>
 800459e:	e789      	b.n	80044b4 <HAL_RCC_ClockConfig+0x28>
    return HAL_ERROR;
 80045a0:	2001      	movs	r0, #1
}
 80045a2:	4770      	bx	lr
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045a4:	4b04      	ldr	r3, [pc, #16]	@ (80045b8 <HAL_RCC_ClockConfig+0x12c>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	039e      	lsls	r6, r3, #14
 80045aa:	d4aa      	bmi.n	8004502 <HAL_RCC_ClockConfig+0x76>
 80045ac:	e782      	b.n	80044b4 <HAL_RCC_ClockConfig+0x28>
        return HAL_TIMEOUT;
 80045ae:	2003      	movs	r0, #3
 80045b0:	e781      	b.n	80044b6 <HAL_RCC_ClockConfig+0x2a>
 80045b2:	bf00      	nop
 80045b4:	40023c00 	.word	0x40023c00
 80045b8:	40023800 	.word	0x40023800
 80045bc:	08009f8c 	.word	0x08009f8c
 80045c0:	20000570 	.word	0x20000570
 80045c4:	20000578 	.word	0x20000578

080045c8 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 80045c8:	4b01      	ldr	r3, [pc, #4]	@ (80045d0 <HAL_RCC_GetHCLKFreq+0x8>)
}
 80045ca:	6818      	ldr	r0, [r3, #0]
 80045cc:	4770      	bx	lr
 80045ce:	bf00      	nop
 80045d0:	20000570 	.word	0x20000570

080045d4 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80045d4:	4b04      	ldr	r3, [pc, #16]	@ (80045e8 <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 80045d6:	4905      	ldr	r1, [pc, #20]	@ (80045ec <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80045d8:	689b      	ldr	r3, [r3, #8]
 80045da:	4a05      	ldr	r2, [pc, #20]	@ (80045f0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80045dc:	6808      	ldr	r0, [r1, #0]
 80045de:	f3c3 2382 	ubfx	r3, r3, #10, #3
 80045e2:	5cd3      	ldrb	r3, [r2, r3]
}
 80045e4:	40d8      	lsrs	r0, r3
 80045e6:	4770      	bx	lr
 80045e8:	40023800 	.word	0x40023800
 80045ec:	20000570 	.word	0x20000570
 80045f0:	08009f84 	.word	0x08009f84

080045f4 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80045f4:	4b04      	ldr	r3, [pc, #16]	@ (8004608 <HAL_RCC_GetPCLK2Freq+0x14>)
  return SystemCoreClock;
 80045f6:	4905      	ldr	r1, [pc, #20]	@ (800460c <HAL_RCC_GetPCLK2Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80045f8:	689b      	ldr	r3, [r3, #8]
 80045fa:	4a05      	ldr	r2, [pc, #20]	@ (8004610 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80045fc:	6808      	ldr	r0, [r1, #0]
 80045fe:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8004602:	5cd3      	ldrb	r3, [r2, r3]
}
 8004604:	40d8      	lsrs	r0, r3
 8004606:	4770      	bx	lr
 8004608:	40023800 	.word	0x40023800
 800460c:	20000570 	.word	0x20000570
 8004610:	08009f84 	.word	0x08009f84

08004614 <HAL_RCC_GetClockConfig>:
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004614:	4b0e      	ldr	r3, [pc, #56]	@ (8004650 <HAL_RCC_GetClockConfig+0x3c>)
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004616:	220f      	movs	r2, #15
 8004618:	6002      	str	r2, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800461a:	689a      	ldr	r2, [r3, #8]
 800461c:	f002 0203 	and.w	r2, r2, #3
 8004620:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004622:	689a      	ldr	r2, [r3, #8]
 8004624:	f002 02f0 	and.w	r2, r2, #240	@ 0xf0
 8004628:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800462a:	689a      	ldr	r2, [r3, #8]
 800462c:	f402 52e0 	and.w	r2, r2, #7168	@ 0x1c00
 8004630:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004632:	689b      	ldr	r3, [r3, #8]
 8004634:	08db      	lsrs	r3, r3, #3
{
 8004636:	b410      	push	{r4}
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004638:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800463c:	4c05      	ldr	r4, [pc, #20]	@ (8004654 <HAL_RCC_GetClockConfig+0x40>)
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800463e:	6103      	str	r3, [r0, #16]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004640:	6823      	ldr	r3, [r4, #0]
}
 8004642:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004646:	f003 030f 	and.w	r3, r3, #15
 800464a:	600b      	str	r3, [r1, #0]
}
 800464c:	4770      	bx	lr
 800464e:	bf00      	nop
 8004650:	40023800 	.word	0x40023800
 8004654:	40023c00 	.word	0x40023c00

08004658 <HAL_RCC_GetSysClockFreq>:
  uint32_t pllp = 0U;
  uint32_t pllr = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004658:	491d      	ldr	r1, [pc, #116]	@ (80046d0 <HAL_RCC_GetSysClockFreq+0x78>)
{
 800465a:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800465c:	688b      	ldr	r3, [r1, #8]
 800465e:	f003 030c 	and.w	r3, r3, #12
 8004662:	2b08      	cmp	r3, #8
 8004664:	d01a      	beq.n	800469c <HAL_RCC_GetSysClockFreq+0x44>
 8004666:	2b0c      	cmp	r3, #12
 8004668:	d116      	bne.n	8004698 <HAL_RCC_GetSysClockFreq+0x40>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800466a:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800466c:	684b      	ldr	r3, [r1, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800466e:	6849      	ldr	r1, [r1, #4]
 8004670:	4818      	ldr	r0, [pc, #96]	@ (80046d4 <HAL_RCC_GetSysClockFreq+0x7c>)
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004672:	f413 0380 	ands.w	r3, r3, #4194304	@ 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004676:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800467a:	bf18      	it	ne
 800467c:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800467e:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004682:	fba1 0100 	umull	r0, r1, r1, r0
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004686:	f7fc f9e1 	bl	8000a4c <__aeabi_uldivmod>
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800468a:	4b11      	ldr	r3, [pc, #68]	@ (80046d0 <HAL_RCC_GetSysClockFreq+0x78>)
 800468c:	685b      	ldr	r3, [r3, #4]
 800468e:	f3c3 7302 	ubfx	r3, r3, #28, #3

      sysclockfreq = pllvco/pllr;
 8004692:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8004696:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004698:	480e      	ldr	r0, [pc, #56]	@ (80046d4 <HAL_RCC_GetSysClockFreq+0x7c>)
}
 800469a:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800469c:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800469e:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80046a0:	6849      	ldr	r1, [r1, #4]
 80046a2:	480c      	ldr	r0, [pc, #48]	@ (80046d4 <HAL_RCC_GetSysClockFreq+0x7c>)
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80046a4:	f413 0380 	ands.w	r3, r3, #4194304	@ 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80046a8:	f3c1 1188 	ubfx	r1, r1, #6, #9
 80046ac:	bf18      	it	ne
 80046ae:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80046b0:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80046b4:	fba1 0100 	umull	r0, r1, r1, r0
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80046b8:	f7fc f9c8 	bl	8000a4c <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80046bc:	4b04      	ldr	r3, [pc, #16]	@ (80046d0 <HAL_RCC_GetSysClockFreq+0x78>)
 80046be:	685b      	ldr	r3, [r3, #4]
 80046c0:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80046c4:	3301      	adds	r3, #1
 80046c6:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 80046c8:	fbb0 f0f3 	udiv	r0, r0, r3
}
 80046cc:	bd08      	pop	{r3, pc}
 80046ce:	bf00      	nop
 80046d0:	40023800 	.word	0x40023800
 80046d4:	00f42400 	.word	0x00f42400

080046d8 <HAL_RCC_OscConfig>:
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80046d8:	2800      	cmp	r0, #0
 80046da:	f000 81fb 	beq.w	8004ad4 <HAL_RCC_OscConfig+0x3fc>
{
 80046de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80046e2:	6803      	ldr	r3, [r0, #0]
 80046e4:	07de      	lsls	r6, r3, #31
{
 80046e6:	b082      	sub	sp, #8
 80046e8:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80046ea:	d536      	bpl.n	800475a <HAL_RCC_OscConfig+0x82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80046ec:	49a1      	ldr	r1, [pc, #644]	@ (8004974 <HAL_RCC_OscConfig+0x29c>)
 80046ee:	688a      	ldr	r2, [r1, #8]
 80046f0:	f002 020c 	and.w	r2, r2, #12
 80046f4:	2a04      	cmp	r2, #4
 80046f6:	f000 80de 	beq.w	80048b6 <HAL_RCC_OscConfig+0x1de>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80046fa:	688a      	ldr	r2, [r1, #8]
 80046fc:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004700:	2a08      	cmp	r2, #8
 8004702:	f000 80d4 	beq.w	80048ae <HAL_RCC_OscConfig+0x1d6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004706:	499b      	ldr	r1, [pc, #620]	@ (8004974 <HAL_RCC_OscConfig+0x29c>)
 8004708:	688a      	ldr	r2, [r1, #8]
 800470a:	f002 020c 	and.w	r2, r2, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800470e:	2a0c      	cmp	r2, #12
 8004710:	f000 8104 	beq.w	800491c <HAL_RCC_OscConfig+0x244>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004714:	6863      	ldr	r3, [r4, #4]
 8004716:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800471a:	f000 8118 	beq.w	800494e <HAL_RCC_OscConfig+0x276>
 800471e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004722:	f000 8192 	beq.w	8004a4a <HAL_RCC_OscConfig+0x372>
 8004726:	4d93      	ldr	r5, [pc, #588]	@ (8004974 <HAL_RCC_OscConfig+0x29c>)
 8004728:	682a      	ldr	r2, [r5, #0]
 800472a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800472e:	602a      	str	r2, [r5, #0]
 8004730:	682a      	ldr	r2, [r5, #0]
 8004732:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004736:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004738:	2b00      	cmp	r3, #0
 800473a:	f040 810d 	bne.w	8004958 <HAL_RCC_OscConfig+0x280>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800473e:	f7ff f9b1 	bl	8003aa4 <HAL_GetTick>
 8004742:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004744:	e005      	b.n	8004752 <HAL_RCC_OscConfig+0x7a>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004746:	f7ff f9ad 	bl	8003aa4 <HAL_GetTick>
 800474a:	1b80      	subs	r0, r0, r6
 800474c:	2864      	cmp	r0, #100	@ 0x64
 800474e:	f200 80fa 	bhi.w	8004946 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004752:	682b      	ldr	r3, [r5, #0]
 8004754:	039f      	lsls	r7, r3, #14
 8004756:	d4f6      	bmi.n	8004746 <HAL_RCC_OscConfig+0x6e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004758:	6823      	ldr	r3, [r4, #0]
 800475a:	079d      	lsls	r5, r3, #30
 800475c:	d52f      	bpl.n	80047be <HAL_RCC_OscConfig+0xe6>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800475e:	4a85      	ldr	r2, [pc, #532]	@ (8004974 <HAL_RCC_OscConfig+0x29c>)
 8004760:	6891      	ldr	r1, [r2, #8]
 8004762:	f011 0f0c 	tst.w	r1, #12
 8004766:	f000 8099 	beq.w	800489c <HAL_RCC_OscConfig+0x1c4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800476a:	6891      	ldr	r1, [r2, #8]
 800476c:	f001 010c 	and.w	r1, r1, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004770:	2908      	cmp	r1, #8
 8004772:	f000 808f 	beq.w	8004894 <HAL_RCC_OscConfig+0x1bc>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004776:	497f      	ldr	r1, [pc, #508]	@ (8004974 <HAL_RCC_OscConfig+0x29c>)
 8004778:	688a      	ldr	r2, [r1, #8]
 800477a:	f002 020c 	and.w	r2, r2, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800477e:	2a0c      	cmp	r2, #12
 8004780:	f000 815e 	beq.w	8004a40 <HAL_RCC_OscConfig+0x368>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004784:	68e3      	ldr	r3, [r4, #12]
 8004786:	2b00      	cmp	r3, #0
 8004788:	f000 8112 	beq.w	80049b0 <HAL_RCC_OscConfig+0x2d8>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800478c:	4b7a      	ldr	r3, [pc, #488]	@ (8004978 <HAL_RCC_OscConfig+0x2a0>)

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800478e:	4e79      	ldr	r6, [pc, #484]	@ (8004974 <HAL_RCC_OscConfig+0x29c>)
        __HAL_RCC_HSI_ENABLE();
 8004790:	2201      	movs	r2, #1
 8004792:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8004794:	f7ff f986 	bl	8003aa4 <HAL_GetTick>
 8004798:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800479a:	e005      	b.n	80047a8 <HAL_RCC_OscConfig+0xd0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800479c:	f7ff f982 	bl	8003aa4 <HAL_GetTick>
 80047a0:	1b40      	subs	r0, r0, r5
 80047a2:	2802      	cmp	r0, #2
 80047a4:	f200 80cf 	bhi.w	8004946 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047a8:	6833      	ldr	r3, [r6, #0]
 80047aa:	079f      	lsls	r7, r3, #30
 80047ac:	d5f6      	bpl.n	800479c <HAL_RCC_OscConfig+0xc4>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047ae:	6833      	ldr	r3, [r6, #0]
 80047b0:	6922      	ldr	r2, [r4, #16]
 80047b2:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80047b6:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80047ba:	6033      	str	r3, [r6, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80047bc:	6823      	ldr	r3, [r4, #0]
 80047be:	071a      	lsls	r2, r3, #28
 80047c0:	d452      	bmi.n	8004868 <HAL_RCC_OscConfig+0x190>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80047c2:	075d      	lsls	r5, r3, #29
 80047c4:	d530      	bpl.n	8004828 <HAL_RCC_OscConfig+0x150>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047c6:	4a6b      	ldr	r2, [pc, #428]	@ (8004974 <HAL_RCC_OscConfig+0x29c>)
 80047c8:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 80047ca:	f013 5380 	ands.w	r3, r3, #268435456	@ 0x10000000
 80047ce:	f000 8099 	beq.w	8004904 <HAL_RCC_OscConfig+0x22c>
    FlagStatus       pwrclkchanged = RESET;
 80047d2:	2500      	movs	r5, #0
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047d4:	4e69      	ldr	r6, [pc, #420]	@ (800497c <HAL_RCC_OscConfig+0x2a4>)
 80047d6:	6833      	ldr	r3, [r6, #0]
 80047d8:	05d8      	lsls	r0, r3, #23
 80047da:	f140 80a4 	bpl.w	8004926 <HAL_RCC_OscConfig+0x24e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047de:	68a3      	ldr	r3, [r4, #8]
 80047e0:	2b01      	cmp	r3, #1
 80047e2:	f000 80cd 	beq.w	8004980 <HAL_RCC_OscConfig+0x2a8>
 80047e6:	2b05      	cmp	r3, #5
 80047e8:	f000 8139 	beq.w	8004a5e <HAL_RCC_OscConfig+0x386>
 80047ec:	4e61      	ldr	r6, [pc, #388]	@ (8004974 <HAL_RCC_OscConfig+0x29c>)
 80047ee:	6f32      	ldr	r2, [r6, #112]	@ 0x70
 80047f0:	f022 0201 	bic.w	r2, r2, #1
 80047f4:	6732      	str	r2, [r6, #112]	@ 0x70
 80047f6:	6f32      	ldr	r2, [r6, #112]	@ 0x70
 80047f8:	f022 0204 	bic.w	r2, r2, #4
 80047fc:	6732      	str	r2, [r6, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80047fe:	2b00      	cmp	r3, #0
 8004800:	f040 80c3 	bne.w	800498a <HAL_RCC_OscConfig+0x2b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004804:	f7ff f94e 	bl	8003aa4 <HAL_GetTick>

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004808:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 800480c:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800480e:	e005      	b.n	800481c <HAL_RCC_OscConfig+0x144>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004810:	f7ff f948 	bl	8003aa4 <HAL_GetTick>
 8004814:	1bc0      	subs	r0, r0, r7
 8004816:	4540      	cmp	r0, r8
 8004818:	f200 8095 	bhi.w	8004946 <HAL_RCC_OscConfig+0x26e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800481c:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 800481e:	079b      	lsls	r3, r3, #30
 8004820:	d4f6      	bmi.n	8004810 <HAL_RCC_OscConfig+0x138>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004822:	2d00      	cmp	r5, #0
 8004824:	f040 8106 	bne.w	8004a34 <HAL_RCC_OscConfig+0x35c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004828:	69a3      	ldr	r3, [r4, #24]
 800482a:	b1cb      	cbz	r3, 8004860 <HAL_RCC_OscConfig+0x188>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800482c:	4d51      	ldr	r5, [pc, #324]	@ (8004974 <HAL_RCC_OscConfig+0x29c>)
 800482e:	68aa      	ldr	r2, [r5, #8]
 8004830:	f002 020c 	and.w	r2, r2, #12
 8004834:	2a08      	cmp	r2, #8
 8004836:	f000 80cc 	beq.w	80049d2 <HAL_RCC_OscConfig+0x2fa>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800483a:	2b02      	cmp	r3, #2
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800483c:	4b4e      	ldr	r3, [pc, #312]	@ (8004978 <HAL_RCC_OscConfig+0x2a0>)
 800483e:	f04f 0200 	mov.w	r2, #0
 8004842:	661a      	str	r2, [r3, #96]	@ 0x60
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004844:	f000 8115 	beq.w	8004a72 <HAL_RCC_OscConfig+0x39a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004848:	f7ff f92c 	bl	8003aa4 <HAL_GetTick>
 800484c:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800484e:	e004      	b.n	800485a <HAL_RCC_OscConfig+0x182>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004850:	f7ff f928 	bl	8003aa4 <HAL_GetTick>
 8004854:	1b00      	subs	r0, r0, r4
 8004856:	2802      	cmp	r0, #2
 8004858:	d875      	bhi.n	8004946 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800485a:	682b      	ldr	r3, [r5, #0]
 800485c:	019b      	lsls	r3, r3, #6
 800485e:	d4f7      	bmi.n	8004850 <HAL_RCC_OscConfig+0x178>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8004860:	2000      	movs	r0, #0
}
 8004862:	b002      	add	sp, #8
 8004864:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004868:	6963      	ldr	r3, [r4, #20]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d02d      	beq.n	80048ca <HAL_RCC_OscConfig+0x1f2>
      __HAL_RCC_LSI_ENABLE();
 800486e:	4b42      	ldr	r3, [pc, #264]	@ (8004978 <HAL_RCC_OscConfig+0x2a0>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004870:	4e40      	ldr	r6, [pc, #256]	@ (8004974 <HAL_RCC_OscConfig+0x29c>)
      __HAL_RCC_LSI_ENABLE();
 8004872:	2201      	movs	r2, #1
 8004874:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80
      tickstart = HAL_GetTick();
 8004878:	f7ff f914 	bl	8003aa4 <HAL_GetTick>
 800487c:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800487e:	e004      	b.n	800488a <HAL_RCC_OscConfig+0x1b2>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004880:	f7ff f910 	bl	8003aa4 <HAL_GetTick>
 8004884:	1b40      	subs	r0, r0, r5
 8004886:	2802      	cmp	r0, #2
 8004888:	d85d      	bhi.n	8004946 <HAL_RCC_OscConfig+0x26e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800488a:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 800488c:	079b      	lsls	r3, r3, #30
 800488e:	d5f7      	bpl.n	8004880 <HAL_RCC_OscConfig+0x1a8>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004890:	6823      	ldr	r3, [r4, #0]
 8004892:	e796      	b.n	80047c2 <HAL_RCC_OscConfig+0xea>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004894:	6852      	ldr	r2, [r2, #4]
 8004896:	0250      	lsls	r0, r2, #9
 8004898:	f53f af6d 	bmi.w	8004776 <HAL_RCC_OscConfig+0x9e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800489c:	4a35      	ldr	r2, [pc, #212]	@ (8004974 <HAL_RCC_OscConfig+0x29c>)
 800489e:	6812      	ldr	r2, [r2, #0]
 80048a0:	0792      	lsls	r2, r2, #30
 80048a2:	d523      	bpl.n	80048ec <HAL_RCC_OscConfig+0x214>
 80048a4:	68e2      	ldr	r2, [r4, #12]
 80048a6:	2a01      	cmp	r2, #1
 80048a8:	d020      	beq.n	80048ec <HAL_RCC_OscConfig+0x214>
    return HAL_ERROR;
 80048aa:	2001      	movs	r0, #1
 80048ac:	e7d9      	b.n	8004862 <HAL_RCC_OscConfig+0x18a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80048ae:	684a      	ldr	r2, [r1, #4]
 80048b0:	0255      	lsls	r5, r2, #9
 80048b2:	f57f af28 	bpl.w	8004706 <HAL_RCC_OscConfig+0x2e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048b6:	4a2f      	ldr	r2, [pc, #188]	@ (8004974 <HAL_RCC_OscConfig+0x29c>)
 80048b8:	6812      	ldr	r2, [r2, #0]
 80048ba:	0392      	lsls	r2, r2, #14
 80048bc:	f57f af4d 	bpl.w	800475a <HAL_RCC_OscConfig+0x82>
 80048c0:	6862      	ldr	r2, [r4, #4]
 80048c2:	2a00      	cmp	r2, #0
 80048c4:	f47f af49 	bne.w	800475a <HAL_RCC_OscConfig+0x82>
 80048c8:	e7ef      	b.n	80048aa <HAL_RCC_OscConfig+0x1d2>
      __HAL_RCC_LSI_DISABLE();
 80048ca:	4a2b      	ldr	r2, [pc, #172]	@ (8004978 <HAL_RCC_OscConfig+0x2a0>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048cc:	4e29      	ldr	r6, [pc, #164]	@ (8004974 <HAL_RCC_OscConfig+0x29c>)
      __HAL_RCC_LSI_DISABLE();
 80048ce:	f8c2 3e80 	str.w	r3, [r2, #3712]	@ 0xe80
      tickstart = HAL_GetTick();
 80048d2:	f7ff f8e7 	bl	8003aa4 <HAL_GetTick>
 80048d6:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048d8:	e004      	b.n	80048e4 <HAL_RCC_OscConfig+0x20c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80048da:	f7ff f8e3 	bl	8003aa4 <HAL_GetTick>
 80048de:	1b40      	subs	r0, r0, r5
 80048e0:	2802      	cmp	r0, #2
 80048e2:	d830      	bhi.n	8004946 <HAL_RCC_OscConfig+0x26e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048e4:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 80048e6:	079f      	lsls	r7, r3, #30
 80048e8:	d4f7      	bmi.n	80048da <HAL_RCC_OscConfig+0x202>
 80048ea:	e7d1      	b.n	8004890 <HAL_RCC_OscConfig+0x1b8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048ec:	4921      	ldr	r1, [pc, #132]	@ (8004974 <HAL_RCC_OscConfig+0x29c>)
 80048ee:	6920      	ldr	r0, [r4, #16]
 80048f0:	680a      	ldr	r2, [r1, #0]
 80048f2:	f022 02f8 	bic.w	r2, r2, #248	@ 0xf8
 80048f6:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 80048fa:	600a      	str	r2, [r1, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80048fc:	071a      	lsls	r2, r3, #28
 80048fe:	f57f af60 	bpl.w	80047c2 <HAL_RCC_OscConfig+0xea>
 8004902:	e7b1      	b.n	8004868 <HAL_RCC_OscConfig+0x190>
      __HAL_RCC_PWR_CLK_ENABLE();
 8004904:	9301      	str	r3, [sp, #4]
 8004906:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8004908:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800490c:	6413      	str	r3, [r2, #64]	@ 0x40
 800490e:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8004910:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004914:	9301      	str	r3, [sp, #4]
 8004916:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8004918:	2501      	movs	r5, #1
 800491a:	e75b      	b.n	80047d4 <HAL_RCC_OscConfig+0xfc>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800491c:	684a      	ldr	r2, [r1, #4]
 800491e:	0251      	lsls	r1, r2, #9
 8004920:	f57f aef8 	bpl.w	8004714 <HAL_RCC_OscConfig+0x3c>
 8004924:	e7c7      	b.n	80048b6 <HAL_RCC_OscConfig+0x1de>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004926:	6833      	ldr	r3, [r6, #0]
 8004928:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800492c:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800492e:	f7ff f8b9 	bl	8003aa4 <HAL_GetTick>
 8004932:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004934:	6833      	ldr	r3, [r6, #0]
 8004936:	05d9      	lsls	r1, r3, #23
 8004938:	f53f af51 	bmi.w	80047de <HAL_RCC_OscConfig+0x106>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800493c:	f7ff f8b2 	bl	8003aa4 <HAL_GetTick>
 8004940:	1bc0      	subs	r0, r0, r7
 8004942:	2802      	cmp	r0, #2
 8004944:	d9f6      	bls.n	8004934 <HAL_RCC_OscConfig+0x25c>
            return HAL_TIMEOUT;
 8004946:	2003      	movs	r0, #3
}
 8004948:	b002      	add	sp, #8
 800494a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800494e:	4a09      	ldr	r2, [pc, #36]	@ (8004974 <HAL_RCC_OscConfig+0x29c>)
 8004950:	6813      	ldr	r3, [r2, #0]
 8004952:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004956:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004958:	f7ff f8a4 	bl	8003aa4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800495c:	4e05      	ldr	r6, [pc, #20]	@ (8004974 <HAL_RCC_OscConfig+0x29c>)
        tickstart = HAL_GetTick();
 800495e:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004960:	e004      	b.n	800496c <HAL_RCC_OscConfig+0x294>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004962:	f7ff f89f 	bl	8003aa4 <HAL_GetTick>
 8004966:	1b40      	subs	r0, r0, r5
 8004968:	2864      	cmp	r0, #100	@ 0x64
 800496a:	d8ec      	bhi.n	8004946 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800496c:	6833      	ldr	r3, [r6, #0]
 800496e:	039b      	lsls	r3, r3, #14
 8004970:	d5f7      	bpl.n	8004962 <HAL_RCC_OscConfig+0x28a>
 8004972:	e6f1      	b.n	8004758 <HAL_RCC_OscConfig+0x80>
 8004974:	40023800 	.word	0x40023800
 8004978:	42470000 	.word	0x42470000
 800497c:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004980:	4a55      	ldr	r2, [pc, #340]	@ (8004ad8 <HAL_RCC_OscConfig+0x400>)
 8004982:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8004984:	f043 0301 	orr.w	r3, r3, #1
 8004988:	6713      	str	r3, [r2, #112]	@ 0x70
      tickstart = HAL_GetTick();
 800498a:	f7ff f88b 	bl	8003aa4 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800498e:	4f52      	ldr	r7, [pc, #328]	@ (8004ad8 <HAL_RCC_OscConfig+0x400>)
      tickstart = HAL_GetTick();
 8004990:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004992:	f241 3888 	movw	r8, #5000	@ 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004996:	e004      	b.n	80049a2 <HAL_RCC_OscConfig+0x2ca>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004998:	f7ff f884 	bl	8003aa4 <HAL_GetTick>
 800499c:	1b80      	subs	r0, r0, r6
 800499e:	4540      	cmp	r0, r8
 80049a0:	d8d1      	bhi.n	8004946 <HAL_RCC_OscConfig+0x26e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049a2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80049a4:	079a      	lsls	r2, r3, #30
 80049a6:	d5f7      	bpl.n	8004998 <HAL_RCC_OscConfig+0x2c0>
    if(pwrclkchanged == SET)
 80049a8:	2d00      	cmp	r5, #0
 80049aa:	f43f af3d 	beq.w	8004828 <HAL_RCC_OscConfig+0x150>
 80049ae:	e041      	b.n	8004a34 <HAL_RCC_OscConfig+0x35c>
        __HAL_RCC_HSI_DISABLE();
 80049b0:	4a4a      	ldr	r2, [pc, #296]	@ (8004adc <HAL_RCC_OscConfig+0x404>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049b2:	4e49      	ldr	r6, [pc, #292]	@ (8004ad8 <HAL_RCC_OscConfig+0x400>)
        __HAL_RCC_HSI_DISABLE();
 80049b4:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80049b6:	f7ff f875 	bl	8003aa4 <HAL_GetTick>
 80049ba:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049bc:	e004      	b.n	80049c8 <HAL_RCC_OscConfig+0x2f0>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80049be:	f7ff f871 	bl	8003aa4 <HAL_GetTick>
 80049c2:	1b40      	subs	r0, r0, r5
 80049c4:	2802      	cmp	r0, #2
 80049c6:	d8be      	bhi.n	8004946 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049c8:	6833      	ldr	r3, [r6, #0]
 80049ca:	0799      	lsls	r1, r3, #30
 80049cc:	d4f7      	bmi.n	80049be <HAL_RCC_OscConfig+0x2e6>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80049ce:	6823      	ldr	r3, [r4, #0]
 80049d0:	e6f5      	b.n	80047be <HAL_RCC_OscConfig+0xe6>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80049d2:	2b01      	cmp	r3, #1
 80049d4:	f43f af69 	beq.w	80048aa <HAL_RCC_OscConfig+0x1d2>
        pll_config = RCC->PLLCFGR;
 80049d8:	686b      	ldr	r3, [r5, #4]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80049da:	69e2      	ldr	r2, [r4, #28]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049dc:	f403 0180 	and.w	r1, r3, #4194304	@ 0x400000
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80049e0:	4291      	cmp	r1, r2
 80049e2:	f47f af62 	bne.w	80048aa <HAL_RCC_OscConfig+0x1d2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049e6:	6a22      	ldr	r2, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80049e8:	f003 013f 	and.w	r1, r3, #63	@ 0x3f
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049ec:	4291      	cmp	r1, r2
 80049ee:	f47f af5c 	bne.w	80048aa <HAL_RCC_OscConfig+0x1d2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80049f2:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80049f4:	f647 72c0 	movw	r2, #32704	@ 0x7fc0
 80049f8:	401a      	ands	r2, r3
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80049fa:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 80049fe:	f47f af54 	bne.w	80048aa <HAL_RCC_OscConfig+0x1d2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004a02:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8004a04:	0852      	lsrs	r2, r2, #1
 8004a06:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 8004a0a:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004a0c:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8004a10:	f47f af4b 	bne.w	80048aa <HAL_RCC_OscConfig+0x1d2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004a14:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8004a16:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004a1a:	ebb2 6f01 	cmp.w	r2, r1, lsl #24
 8004a1e:	f47f af44 	bne.w	80048aa <HAL_RCC_OscConfig+0x1d2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004a22:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8004a24:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004a28:	ebb3 7f02 	cmp.w	r3, r2, lsl #28
 8004a2c:	bf14      	ite	ne
 8004a2e:	2001      	movne	r0, #1
 8004a30:	2000      	moveq	r0, #0
 8004a32:	e716      	b.n	8004862 <HAL_RCC_OscConfig+0x18a>
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a34:	4a28      	ldr	r2, [pc, #160]	@ (8004ad8 <HAL_RCC_OscConfig+0x400>)
 8004a36:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8004a38:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004a3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004a3e:	e6f3      	b.n	8004828 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004a40:	684a      	ldr	r2, [r1, #4]
 8004a42:	0251      	lsls	r1, r2, #9
 8004a44:	f53f ae9e 	bmi.w	8004784 <HAL_RCC_OscConfig+0xac>
 8004a48:	e728      	b.n	800489c <HAL_RCC_OscConfig+0x1c4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a4a:	4b23      	ldr	r3, [pc, #140]	@ (8004ad8 <HAL_RCC_OscConfig+0x400>)
 8004a4c:	681a      	ldr	r2, [r3, #0]
 8004a4e:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8004a52:	601a      	str	r2, [r3, #0]
 8004a54:	681a      	ldr	r2, [r3, #0]
 8004a56:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8004a5a:	601a      	str	r2, [r3, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004a5c:	e77c      	b.n	8004958 <HAL_RCC_OscConfig+0x280>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a5e:	4b1e      	ldr	r3, [pc, #120]	@ (8004ad8 <HAL_RCC_OscConfig+0x400>)
 8004a60:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004a62:	f042 0204 	orr.w	r2, r2, #4
 8004a66:	671a      	str	r2, [r3, #112]	@ 0x70
 8004a68:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004a6a:	f042 0201 	orr.w	r2, r2, #1
 8004a6e:	671a      	str	r2, [r3, #112]	@ 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004a70:	e78b      	b.n	800498a <HAL_RCC_OscConfig+0x2b2>
        tickstart = HAL_GetTick();
 8004a72:	f7ff f817 	bl	8003aa4 <HAL_GetTick>
 8004a76:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a78:	e005      	b.n	8004a86 <HAL_RCC_OscConfig+0x3ae>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a7a:	f7ff f813 	bl	8003aa4 <HAL_GetTick>
 8004a7e:	1b80      	subs	r0, r0, r6
 8004a80:	2802      	cmp	r0, #2
 8004a82:	f63f af60 	bhi.w	8004946 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a86:	682b      	ldr	r3, [r5, #0]
 8004a88:	0199      	lsls	r1, r3, #6
 8004a8a:	d4f6      	bmi.n	8004a7a <HAL_RCC_OscConfig+0x3a2>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004a8c:	e9d4 3107 	ldrd	r3, r1, [r4, #28]
 8004a90:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8004a92:	430b      	orrs	r3, r1
 8004a94:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8004a98:	e9d4 200a 	ldrd	r2, r0, [r4, #40]	@ 0x28
 8004a9c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8004a9e:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8004aa2:	0852      	lsrs	r2, r2, #1
 8004aa4:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8004aa8:	3a01      	subs	r2, #1
        __HAL_RCC_PLL_ENABLE();
 8004aaa:	490c      	ldr	r1, [pc, #48]	@ (8004adc <HAL_RCC_OscConfig+0x404>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004aac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 8004ab0:	2201      	movs	r2, #1
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004ab2:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8004ab4:	660a      	str	r2, [r1, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8004ab6:	f7fe fff5 	bl	8003aa4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004aba:	4d07      	ldr	r5, [pc, #28]	@ (8004ad8 <HAL_RCC_OscConfig+0x400>)
        tickstart = HAL_GetTick();
 8004abc:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004abe:	e005      	b.n	8004acc <HAL_RCC_OscConfig+0x3f4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004ac0:	f7fe fff0 	bl	8003aa4 <HAL_GetTick>
 8004ac4:	1b00      	subs	r0, r0, r4
 8004ac6:	2802      	cmp	r0, #2
 8004ac8:	f63f af3d 	bhi.w	8004946 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004acc:	682b      	ldr	r3, [r5, #0]
 8004ace:	019a      	lsls	r2, r3, #6
 8004ad0:	d5f6      	bpl.n	8004ac0 <HAL_RCC_OscConfig+0x3e8>
 8004ad2:	e6c5      	b.n	8004860 <HAL_RCC_OscConfig+0x188>
    return HAL_ERROR;
 8004ad4:	2001      	movs	r0, #1
}
 8004ad6:	4770      	bx	lr
 8004ad8:	40023800 	.word	0x40023800
 8004adc:	42470000 	.word	0x42470000

08004ae0 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ae0:	2800      	cmp	r0, #0
 8004ae2:	f000 8086 	beq.w	8004bf2 <HAL_TIM_Base_Init+0x112>
{
 8004ae6:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ae8:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8004aec:	4604      	mov	r4, r0
 8004aee:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d078      	beq.n	8004be8 <HAL_TIM_Base_Init+0x108>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004af6:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004af8:	493f      	ldr	r1, [pc, #252]	@ (8004bf8 <HAL_TIM_Base_Init+0x118>)
  htim->State = HAL_TIM_STATE_BUSY;
 8004afa:	2302      	movs	r3, #2
 8004afc:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b00:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8004b02:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b04:	d05c      	beq.n	8004bc0 <HAL_TIM_Base_Init+0xe0>
 8004b06:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8004b0a:	d030      	beq.n	8004b6e <HAL_TIM_Base_Init+0x8e>
 8004b0c:	f5a1 417c 	sub.w	r1, r1, #64512	@ 0xfc00
 8004b10:	428a      	cmp	r2, r1
 8004b12:	d02c      	beq.n	8004b6e <HAL_TIM_Base_Init+0x8e>
 8004b14:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8004b18:	428a      	cmp	r2, r1
 8004b1a:	d028      	beq.n	8004b6e <HAL_TIM_Base_Init+0x8e>
 8004b1c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8004b20:	428a      	cmp	r2, r1
 8004b22:	d024      	beq.n	8004b6e <HAL_TIM_Base_Init+0x8e>
 8004b24:	f501 4178 	add.w	r1, r1, #63488	@ 0xf800
 8004b28:	428a      	cmp	r2, r1
 8004b2a:	d049      	beq.n	8004bc0 <HAL_TIM_Base_Init+0xe0>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004b2c:	f501 5170 	add.w	r1, r1, #15360	@ 0x3c00
 8004b30:	428a      	cmp	r2, r1
 8004b32:	d020      	beq.n	8004b76 <HAL_TIM_Base_Init+0x96>
 8004b34:	4931      	ldr	r1, [pc, #196]	@ (8004bfc <HAL_TIM_Base_Init+0x11c>)
 8004b36:	428a      	cmp	r2, r1
 8004b38:	d01d      	beq.n	8004b76 <HAL_TIM_Base_Init+0x96>
 8004b3a:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8004b3e:	428a      	cmp	r2, r1
 8004b40:	d019      	beq.n	8004b76 <HAL_TIM_Base_Init+0x96>
 8004b42:	f5a1 3198 	sub.w	r1, r1, #77824	@ 0x13000
 8004b46:	428a      	cmp	r2, r1
 8004b48:	d015      	beq.n	8004b76 <HAL_TIM_Base_Init+0x96>
 8004b4a:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8004b4e:	428a      	cmp	r2, r1
 8004b50:	d011      	beq.n	8004b76 <HAL_TIM_Base_Init+0x96>
 8004b52:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8004b56:	428a      	cmp	r2, r1
 8004b58:	d00d      	beq.n	8004b76 <HAL_TIM_Base_Init+0x96>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b5a:	69a5      	ldr	r5, [r4, #24]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b5c:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b5e:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b60:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004b64:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8004b66:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b68:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004b6a:	6291      	str	r1, [r2, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b6c:	e010      	b.n	8004b90 <HAL_TIM_Base_Init+0xb0>
    tmpcr1 |= Structure->CounterMode;
 8004b6e:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004b70:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8004b74:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b76:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b78:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8004b7a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b7e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b80:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b84:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b86:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8004b88:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8004b8a:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b8c:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004b8e:	6291      	str	r1, [r2, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004b90:	2301      	movs	r3, #1
 8004b92:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b94:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b98:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8004b9c:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8004ba0:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8004ba4:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ba8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004bac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004bb0:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8004bb4:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8004bb8:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8004bbc:	2000      	movs	r0, #0
}
 8004bbe:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 8004bc0:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004bc2:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004bc4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8004bc8:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 8004bca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004bce:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004bd0:	69a1      	ldr	r1, [r4, #24]
 8004bd2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004bd6:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8004bd8:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004bda:	68e3      	ldr	r3, [r4, #12]
 8004bdc:	62d3      	str	r3, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004bde:	6863      	ldr	r3, [r4, #4]
 8004be0:	6293      	str	r3, [r2, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8004be2:	6963      	ldr	r3, [r4, #20]
 8004be4:	6313      	str	r3, [r2, #48]	@ 0x30
 8004be6:	e7d3      	b.n	8004b90 <HAL_TIM_Base_Init+0xb0>
    htim->Lock = HAL_UNLOCKED;
 8004be8:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8004bec:	f7fe f918 	bl	8002e20 <HAL_TIM_Base_MspInit>
 8004bf0:	e781      	b.n	8004af6 <HAL_TIM_Base_Init+0x16>
    return HAL_ERROR;
 8004bf2:	2001      	movs	r0, #1
}
 8004bf4:	4770      	bx	lr
 8004bf6:	bf00      	nop
 8004bf8:	40010000 	.word	0x40010000
 8004bfc:	40014400 	.word	0x40014400

08004c00 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8004c00:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8004c04:	2b01      	cmp	r3, #1
 8004c06:	d12f      	bne.n	8004c68 <HAL_TIM_Base_Start_IT+0x68>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004c08:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c0a:	4918      	ldr	r1, [pc, #96]	@ (8004c6c <HAL_TIM_Base_Start_IT+0x6c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8004c0c:	2202      	movs	r2, #2
 8004c0e:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004c12:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c14:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004c16:	f042 0201 	orr.w	r2, r2, #1
 8004c1a:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c1c:	d019      	beq.n	8004c52 <HAL_TIM_Base_Start_IT+0x52>
 8004c1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c22:	d016      	beq.n	8004c52 <HAL_TIM_Base_Start_IT+0x52>
 8004c24:	4a12      	ldr	r2, [pc, #72]	@ (8004c70 <HAL_TIM_Base_Start_IT+0x70>)
 8004c26:	4293      	cmp	r3, r2
 8004c28:	d013      	beq.n	8004c52 <HAL_TIM_Base_Start_IT+0x52>
 8004c2a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8004c2e:	4293      	cmp	r3, r2
 8004c30:	d00f      	beq.n	8004c52 <HAL_TIM_Base_Start_IT+0x52>
 8004c32:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8004c36:	4293      	cmp	r3, r2
 8004c38:	d00b      	beq.n	8004c52 <HAL_TIM_Base_Start_IT+0x52>
 8004c3a:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d007      	beq.n	8004c52 <HAL_TIM_Base_Start_IT+0x52>
 8004c42:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d003      	beq.n	8004c52 <HAL_TIM_Base_Start_IT+0x52>
 8004c4a:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d104      	bne.n	8004c5c <HAL_TIM_Base_Start_IT+0x5c>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c52:	689a      	ldr	r2, [r3, #8]
 8004c54:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c58:	2a06      	cmp	r2, #6
 8004c5a:	d003      	beq.n	8004c64 <HAL_TIM_Base_Start_IT+0x64>
      __HAL_TIM_ENABLE(htim);
 8004c5c:	681a      	ldr	r2, [r3, #0]
 8004c5e:	f042 0201 	orr.w	r2, r2, #1
 8004c62:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8004c64:	2000      	movs	r0, #0
 8004c66:	4770      	bx	lr
    return HAL_ERROR;
 8004c68:	2001      	movs	r0, #1
}
 8004c6a:	4770      	bx	lr
 8004c6c:	40010000 	.word	0x40010000
 8004c70:	40000400 	.word	0x40000400

08004c74 <HAL_TIM_PWM_MspInit>:
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
 8004c74:	4770      	bx	lr
 8004c76:	bf00      	nop

08004c78 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8004c78:	2800      	cmp	r0, #0
 8004c7a:	f000 8086 	beq.w	8004d8a <HAL_TIM_PWM_Init+0x112>
{
 8004c7e:	b538      	push	{r3, r4, r5, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8004c80:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8004c84:	4604      	mov	r4, r0
 8004c86:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d078      	beq.n	8004d80 <HAL_TIM_PWM_Init+0x108>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c8e:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004c90:	493f      	ldr	r1, [pc, #252]	@ (8004d90 <HAL_TIM_PWM_Init+0x118>)
  htim->State = HAL_TIM_STATE_BUSY;
 8004c92:	2302      	movs	r3, #2
 8004c94:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004c98:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8004c9a:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004c9c:	d05c      	beq.n	8004d58 <HAL_TIM_PWM_Init+0xe0>
 8004c9e:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8004ca2:	d030      	beq.n	8004d06 <HAL_TIM_PWM_Init+0x8e>
 8004ca4:	f5a1 417c 	sub.w	r1, r1, #64512	@ 0xfc00
 8004ca8:	428a      	cmp	r2, r1
 8004caa:	d02c      	beq.n	8004d06 <HAL_TIM_PWM_Init+0x8e>
 8004cac:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8004cb0:	428a      	cmp	r2, r1
 8004cb2:	d028      	beq.n	8004d06 <HAL_TIM_PWM_Init+0x8e>
 8004cb4:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8004cb8:	428a      	cmp	r2, r1
 8004cba:	d024      	beq.n	8004d06 <HAL_TIM_PWM_Init+0x8e>
 8004cbc:	f501 4178 	add.w	r1, r1, #63488	@ 0xf800
 8004cc0:	428a      	cmp	r2, r1
 8004cc2:	d049      	beq.n	8004d58 <HAL_TIM_PWM_Init+0xe0>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004cc4:	f501 5170 	add.w	r1, r1, #15360	@ 0x3c00
 8004cc8:	428a      	cmp	r2, r1
 8004cca:	d020      	beq.n	8004d0e <HAL_TIM_PWM_Init+0x96>
 8004ccc:	4931      	ldr	r1, [pc, #196]	@ (8004d94 <HAL_TIM_PWM_Init+0x11c>)
 8004cce:	428a      	cmp	r2, r1
 8004cd0:	d01d      	beq.n	8004d0e <HAL_TIM_PWM_Init+0x96>
 8004cd2:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8004cd6:	428a      	cmp	r2, r1
 8004cd8:	d019      	beq.n	8004d0e <HAL_TIM_PWM_Init+0x96>
 8004cda:	f5a1 3198 	sub.w	r1, r1, #77824	@ 0x13000
 8004cde:	428a      	cmp	r2, r1
 8004ce0:	d015      	beq.n	8004d0e <HAL_TIM_PWM_Init+0x96>
 8004ce2:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8004ce6:	428a      	cmp	r2, r1
 8004ce8:	d011      	beq.n	8004d0e <HAL_TIM_PWM_Init+0x96>
 8004cea:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8004cee:	428a      	cmp	r2, r1
 8004cf0:	d00d      	beq.n	8004d0e <HAL_TIM_PWM_Init+0x96>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004cf2:	69a5      	ldr	r5, [r4, #24]
  TIMx->PSC = Structure->Prescaler;
 8004cf4:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004cf6:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004cf8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004cfc:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8004cfe:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d00:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004d02:	6291      	str	r1, [r2, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004d04:	e010      	b.n	8004d28 <HAL_TIM_PWM_Init+0xb0>
    tmpcr1 |= Structure->CounterMode;
 8004d06:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004d08:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8004d0c:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d0e:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d10:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8004d12:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d16:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d18:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d1c:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d1e:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8004d20:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8004d22:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d24:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004d26:	6291      	str	r1, [r2, #40]	@ 0x28
  TIMx->EGR = TIM_EGR_UG;
 8004d28:	2301      	movs	r3, #1
 8004d2a:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d2c:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d30:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8004d34:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8004d38:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8004d3c:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d40:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004d44:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004d48:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8004d4c:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8004d50:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8004d54:	2000      	movs	r0, #0
}
 8004d56:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 8004d58:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d5a:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004d5c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8004d60:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 8004d62:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d66:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d68:	69a1      	ldr	r1, [r4, #24]
 8004d6a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004d6e:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8004d70:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d72:	68e3      	ldr	r3, [r4, #12]
 8004d74:	62d3      	str	r3, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004d76:	6863      	ldr	r3, [r4, #4]
 8004d78:	6293      	str	r3, [r2, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8004d7a:	6963      	ldr	r3, [r4, #20]
 8004d7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8004d7e:	e7d3      	b.n	8004d28 <HAL_TIM_PWM_Init+0xb0>
    htim->Lock = HAL_UNLOCKED;
 8004d80:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8004d84:	f7ff ff76 	bl	8004c74 <HAL_TIM_PWM_MspInit>
 8004d88:	e781      	b.n	8004c8e <HAL_TIM_PWM_Init+0x16>
    return HAL_ERROR;
 8004d8a:	2001      	movs	r0, #1
}
 8004d8c:	4770      	bx	lr
 8004d8e:	bf00      	nop
 8004d90:	40010000 	.word	0x40010000
 8004d94:	40014400 	.word	0x40014400

08004d98 <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 8004d98:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8004d9c:	2b01      	cmp	r3, #1
 8004d9e:	f000 80c6 	beq.w	8004f2e <HAL_TIM_PWM_ConfigChannel+0x196>
 8004da2:	2301      	movs	r3, #1
{
 8004da4:	b570      	push	{r4, r5, r6, lr}
 8004da6:	4684      	mov	ip, r0
  __HAL_LOCK(htim);
 8004da8:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 8004dac:	2a0c      	cmp	r2, #12
 8004dae:	d808      	bhi.n	8004dc2 <HAL_TIM_PWM_ConfigChannel+0x2a>
 8004db0:	e8df f002 	tbb	[pc, r2]
 8004db4:	0707073e 	.word	0x0707073e
 8004db8:	07070767 	.word	0x07070767
 8004dbc:	07070793 	.word	0x07070793
 8004dc0:	0c          	.byte	0x0c
 8004dc1:	00          	.byte	0x00
  __HAL_UNLOCK(htim);
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	f88c 303c 	strb.w	r3, [ip, #60]	@ 0x3c
  switch (Channel)
 8004dc8:	2001      	movs	r0, #1
}
 8004dca:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004dcc:	6803      	ldr	r3, [r0, #0]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004dce:	680d      	ldr	r5, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004dd0:	6a1a      	ldr	r2, [r3, #32]
 8004dd2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004dd6:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8004dd8:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8004dda:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8004ddc:	69d8      	ldr	r0, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004dde:	f420 40e6 	bic.w	r0, r0, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004de2:	ea40 2005 	orr.w	r0, r0, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004de6:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8004de8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004dec:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004df0:	4d6a      	ldr	r5, [pc, #424]	@ (8004f9c <HAL_TIM_PWM_ConfigChannel+0x204>)
 8004df2:	42ab      	cmp	r3, r5
 8004df4:	f000 80bc 	beq.w	8004f70 <HAL_TIM_PWM_ConfigChannel+0x1d8>
 8004df8:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8004dfc:	42ab      	cmp	r3, r5
 8004dfe:	f000 80b7 	beq.w	8004f70 <HAL_TIM_PWM_ConfigChannel+0x1d8>
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e02:	605c      	str	r4, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e04:	61d8      	str	r0, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004e06:	6848      	ldr	r0, [r1, #4]
 8004e08:	6418      	str	r0, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e0a:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004e0c:	69da      	ldr	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004e0e:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004e10:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004e14:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004e16:	69da      	ldr	r2, [r3, #28]
 8004e18:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e1c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004e1e:	69da      	ldr	r2, [r3, #28]
 8004e20:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8004e24:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 8004e26:	2300      	movs	r3, #0
 8004e28:	f88c 303c 	strb.w	r3, [ip, #60]	@ 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8004e2c:	2000      	movs	r0, #0
}
 8004e2e:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004e30:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 8004e32:	680d      	ldr	r5, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e34:	6a1a      	ldr	r2, [r3, #32]
 8004e36:	f022 0201 	bic.w	r2, r2, #1
 8004e3a:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8004e3c:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8004e3e:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 8004e40:	6998      	ldr	r0, [r3, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004e42:	f020 0073 	bic.w	r0, r0, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 8004e46:	4328      	orrs	r0, r5
  tmpccer |= OC_Config->OCPolarity;
 8004e48:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8004e4a:	f022 0202 	bic.w	r2, r2, #2
  tmpccer |= OC_Config->OCPolarity;
 8004e4e:	432a      	orrs	r2, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004e50:	4d52      	ldr	r5, [pc, #328]	@ (8004f9c <HAL_TIM_PWM_ConfigChannel+0x204>)
 8004e52:	42ab      	cmp	r3, r5
 8004e54:	d06d      	beq.n	8004f32 <HAL_TIM_PWM_ConfigChannel+0x19a>
 8004e56:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8004e5a:	42ab      	cmp	r3, r5
 8004e5c:	d069      	beq.n	8004f32 <HAL_TIM_PWM_ConfigChannel+0x19a>
  TIMx->CR2 = tmpcr2;
 8004e5e:	605c      	str	r4, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 8004e60:	6198      	str	r0, [r3, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8004e62:	6848      	ldr	r0, [r1, #4]
 8004e64:	6358      	str	r0, [r3, #52]	@ 0x34
  TIMx->CCER = tmpccer;
 8004e66:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004e68:	699a      	ldr	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004e6a:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004e6c:	f042 0208 	orr.w	r2, r2, #8
 8004e70:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004e72:	699a      	ldr	r2, [r3, #24]
 8004e74:	f022 0204 	bic.w	r2, r2, #4
 8004e78:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004e7a:	699a      	ldr	r2, [r3, #24]
 8004e7c:	430a      	orrs	r2, r1
 8004e7e:	619a      	str	r2, [r3, #24]
      break;
 8004e80:	e7d1      	b.n	8004e26 <HAL_TIM_PWM_ConfigChannel+0x8e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004e82:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004e84:	680d      	ldr	r5, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e86:	6a1a      	ldr	r2, [r3, #32]
 8004e88:	f022 0210 	bic.w	r2, r2, #16
 8004e8c:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8004e8e:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8004e90:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 8004e92:	6998      	ldr	r0, [r3, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004e94:	f420 40e6 	bic.w	r0, r0, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004e98:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004e9c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8004e9e:	f022 0220 	bic.w	r2, r2, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004ea2:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004ea6:	4d3d      	ldr	r5, [pc, #244]	@ (8004f9c <HAL_TIM_PWM_ConfigChannel+0x204>)
 8004ea8:	42ab      	cmp	r3, r5
 8004eaa:	d051      	beq.n	8004f50 <HAL_TIM_PWM_ConfigChannel+0x1b8>
 8004eac:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8004eb0:	42ab      	cmp	r3, r5
 8004eb2:	d04d      	beq.n	8004f50 <HAL_TIM_PWM_ConfigChannel+0x1b8>
  TIMx->CR2 = tmpcr2;
 8004eb4:	605c      	str	r4, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 8004eb6:	6198      	str	r0, [r3, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8004eb8:	6848      	ldr	r0, [r1, #4]
 8004eba:	6398      	str	r0, [r3, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8004ebc:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004ebe:	699a      	ldr	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004ec0:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004ec2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004ec6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004ec8:	699a      	ldr	r2, [r3, #24]
 8004eca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ece:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004ed0:	699a      	ldr	r2, [r3, #24]
 8004ed2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8004ed6:	619a      	str	r2, [r3, #24]
      break;
 8004ed8:	e7a5      	b.n	8004e26 <HAL_TIM_PWM_ConfigChannel+0x8e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004eda:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 8004edc:	680d      	ldr	r5, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004ede:	6a1a      	ldr	r2, [r3, #32]
 8004ee0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004ee4:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8004ee6:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8004ee8:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8004eea:	69d8      	ldr	r0, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004eec:	f020 0073 	bic.w	r0, r0, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 8004ef0:	4328      	orrs	r0, r5
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004ef2:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8004ef4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004ef8:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004efc:	4d27      	ldr	r5, [pc, #156]	@ (8004f9c <HAL_TIM_PWM_ConfigChannel+0x204>)
 8004efe:	42ab      	cmp	r3, r5
 8004f00:	d03c      	beq.n	8004f7c <HAL_TIM_PWM_ConfigChannel+0x1e4>
 8004f02:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8004f06:	42ab      	cmp	r3, r5
 8004f08:	d038      	beq.n	8004f7c <HAL_TIM_PWM_ConfigChannel+0x1e4>
  TIMx->CR2 = tmpcr2;
 8004f0a:	605c      	str	r4, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 8004f0c:	61d8      	str	r0, [r3, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8004f0e:	6848      	ldr	r0, [r1, #4]
 8004f10:	63d8      	str	r0, [r3, #60]	@ 0x3c
  TIMx->CCER = tmpccer;
 8004f12:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004f14:	69da      	ldr	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004f16:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004f18:	f042 0208 	orr.w	r2, r2, #8
 8004f1c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004f1e:	69da      	ldr	r2, [r3, #28]
 8004f20:	f022 0204 	bic.w	r2, r2, #4
 8004f24:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004f26:	69da      	ldr	r2, [r3, #28]
 8004f28:	430a      	orrs	r2, r1
 8004f2a:	61da      	str	r2, [r3, #28]
      break;
 8004f2c:	e77b      	b.n	8004e26 <HAL_TIM_PWM_ConfigChannel+0x8e>
  __HAL_LOCK(htim);
 8004f2e:	2002      	movs	r0, #2
}
 8004f30:	4770      	bx	lr
    tmpccer |= OC_Config->OCNPolarity;
 8004f32:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8004f34:	f022 0208 	bic.w	r2, r2, #8
    tmpccer |= OC_Config->OCNPolarity;
 8004f38:	432a      	orrs	r2, r5
    tmpcr2 |= OC_Config->OCNIdleState;
 8004f3a:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004f3e:	f424 7440 	bic.w	r4, r4, #768	@ 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8004f42:	ea46 0e05 	orr.w	lr, r6, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8004f46:	f022 0204 	bic.w	r2, r2, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8004f4a:	ea4e 0404 	orr.w	r4, lr, r4
 8004f4e:	e786      	b.n	8004e5e <HAL_TIM_PWM_ConfigChannel+0xc6>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004f50:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8004f52:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004f56:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004f5a:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004f5e:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004f62:	ea46 0e05 	orr.w	lr, r6, r5
    tmpccer &= ~TIM_CCER_CC2NE;
 8004f66:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004f6a:	ea44 048e 	orr.w	r4, r4, lr, lsl #2
 8004f6e:	e7a1      	b.n	8004eb4 <HAL_TIM_PWM_ConfigChannel+0x11c>
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004f70:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004f72:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004f76:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 8004f7a:	e742      	b.n	8004e02 <HAL_TIM_PWM_ConfigChannel+0x6a>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004f7c:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8004f7e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004f82:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004f86:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004f8a:	f424 5440 	bic.w	r4, r4, #12288	@ 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004f8e:	ea46 0e05 	orr.w	lr, r6, r5
    tmpccer &= ~TIM_CCER_CC3NE;
 8004f92:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004f96:	ea44 140e 	orr.w	r4, r4, lr, lsl #4
 8004f9a:	e7b6      	b.n	8004f0a <HAL_TIM_PWM_ConfigChannel+0x172>
 8004f9c:	40010000 	.word	0x40010000

08004fa0 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8004fa0:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8004fa4:	2b01      	cmp	r3, #1
 8004fa6:	d071      	beq.n	800508c <HAL_TIM_ConfigClockSource+0xec>
 8004fa8:	4602      	mov	r2, r0
{
 8004faa:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 8004fac:	2302      	movs	r3, #2
  tmpsmcr = htim->Instance->SMCR;
 8004fae:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8004fb0:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
  __HAL_LOCK(htim);
 8004fb4:	2001      	movs	r0, #1
 8004fb6:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8004fba:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004fbc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004fc0:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
  htim->Instance->SMCR = tmpsmcr;
 8004fc4:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 8004fc6:	680b      	ldr	r3, [r1, #0]
 8004fc8:	2b60      	cmp	r3, #96	@ 0x60
 8004fca:	d061      	beq.n	8005090 <HAL_TIM_ConfigClockSource+0xf0>
 8004fcc:	d824      	bhi.n	8005018 <HAL_TIM_ConfigClockSource+0x78>
 8004fce:	2b40      	cmp	r3, #64	@ 0x40
 8004fd0:	d077      	beq.n	80050c2 <HAL_TIM_ConfigClockSource+0x122>
 8004fd2:	d94a      	bls.n	800506a <HAL_TIM_ConfigClockSource+0xca>
 8004fd4:	2b50      	cmp	r3, #80	@ 0x50
 8004fd6:	d117      	bne.n	8005008 <HAL_TIM_ConfigClockSource+0x68>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004fd8:	684b      	ldr	r3, [r1, #4]
 8004fda:	68c8      	ldr	r0, [r1, #12]
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004fdc:	6a21      	ldr	r1, [r4, #32]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004fde:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8004fe2:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004fe4:	6a23      	ldr	r3, [r4, #32]
 8004fe6:	f023 0301 	bic.w	r3, r3, #1
 8004fea:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004fec:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004fee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004ff2:	ea43 1300 	orr.w	r3, r3, r0, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004ff6:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8004ff8:	6221      	str	r1, [r4, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004ffa:	68a3      	ldr	r3, [r4, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004ffc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005000:	f043 0357 	orr.w	r3, r3, #87	@ 0x57
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005004:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005006:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8005008:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 800500a:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800500c:	f882 103d 	strb.w	r1, [r2, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8005010:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
}
 8005014:	bc30      	pop	{r4, r5}
 8005016:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 8005018:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800501c:	d0f3      	beq.n	8005006 <HAL_TIM_ConfigClockSource+0x66>
 800501e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005022:	d110      	bne.n	8005046 <HAL_TIM_ConfigClockSource+0xa6>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005024:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8005028:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800502a:	432b      	orrs	r3, r5
 800502c:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800502e:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005032:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 8005036:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005038:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800503a:	68a3      	ldr	r3, [r4, #8]
 800503c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005040:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005042:	2000      	movs	r0, #0
 8005044:	e7e0      	b.n	8005008 <HAL_TIM_ConfigClockSource+0x68>
  switch (sClockSourceConfig->ClockSource)
 8005046:	2b70      	cmp	r3, #112	@ 0x70
 8005048:	d1de      	bne.n	8005008 <HAL_TIM_ConfigClockSource+0x68>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800504a:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800504e:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005050:	432b      	orrs	r3, r5
 8005052:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005054:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005058:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 800505c:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 800505e:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 8005060:	68a3      	ldr	r3, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005062:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 8005066:	60a3      	str	r3, [r4, #8]
      break;
 8005068:	e7cd      	b.n	8005006 <HAL_TIM_ConfigClockSource+0x66>
  switch (sClockSourceConfig->ClockSource)
 800506a:	2b20      	cmp	r3, #32
 800506c:	d002      	beq.n	8005074 <HAL_TIM_ConfigClockSource+0xd4>
 800506e:	d909      	bls.n	8005084 <HAL_TIM_ConfigClockSource+0xe4>
 8005070:	2b30      	cmp	r3, #48	@ 0x30
 8005072:	d1c9      	bne.n	8005008 <HAL_TIM_ConfigClockSource+0x68>
  tmpsmcr = TIMx->SMCR;
 8005074:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005076:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800507a:	430b      	orrs	r3, r1
 800507c:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 8005080:	60a3      	str	r3, [r4, #8]
}
 8005082:	e7c0      	b.n	8005006 <HAL_TIM_ConfigClockSource+0x66>
  switch (sClockSourceConfig->ClockSource)
 8005084:	f033 0110 	bics.w	r1, r3, #16
 8005088:	d1be      	bne.n	8005008 <HAL_TIM_ConfigClockSource+0x68>
 800508a:	e7f3      	b.n	8005074 <HAL_TIM_ConfigClockSource+0xd4>
  __HAL_LOCK(htim);
 800508c:	2002      	movs	r0, #2
}
 800508e:	4770      	bx	lr
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005090:	6a23      	ldr	r3, [r4, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005092:	6848      	ldr	r0, [r1, #4]
 8005094:	68cd      	ldr	r5, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005096:	f023 0310 	bic.w	r3, r3, #16
 800509a:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800509c:	69a1      	ldr	r1, [r4, #24]
  tmpccer = TIMx->CCER;
 800509e:	6a23      	ldr	r3, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80050a0:	f421 4170 	bic.w	r1, r1, #61440	@ 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80050a4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80050a8:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80050ac:	ea41 3105 	orr.w	r1, r1, r5, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 80050b0:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 80050b2:	6223      	str	r3, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 80050b4:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80050b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80050ba:	f043 0367 	orr.w	r3, r3, #103	@ 0x67
  TIMx->SMCR = tmpsmcr;
 80050be:	60a3      	str	r3, [r4, #8]
}
 80050c0:	e7a1      	b.n	8005006 <HAL_TIM_ConfigClockSource+0x66>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80050c2:	684b      	ldr	r3, [r1, #4]
 80050c4:	68c8      	ldr	r0, [r1, #12]
  tmpccer = TIMx->CCER;
 80050c6:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80050c8:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 80050cc:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80050ce:	6a23      	ldr	r3, [r4, #32]
 80050d0:	f023 0301 	bic.w	r3, r3, #1
 80050d4:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 80050d6:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80050d8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80050dc:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80050e0:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 80050e2:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 80050e4:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80050e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80050ea:	f043 0347 	orr.w	r3, r3, #71	@ 0x47
  TIMx->SMCR = tmpsmcr;
 80050ee:	60a3      	str	r3, [r4, #8]
}
 80050f0:	e789      	b.n	8005006 <HAL_TIM_ConfigClockSource+0x66>
 80050f2:	bf00      	nop

080050f4 <HAL_TIM_SlaveConfigSynchro>:
  __HAL_LOCK(htim);
 80050f4:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 80050f8:	2a01      	cmp	r2, #1
 80050fa:	d050      	beq.n	800519e <HAL_TIM_SlaveConfigSynchro+0xaa>
 80050fc:	4603      	mov	r3, r0
{
 80050fe:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 8005100:	2202      	movs	r2, #2
  tmpsmcr = htim->Instance->SMCR;
 8005102:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8005104:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  __HAL_LOCK(htim);
 8005108:	2001      	movs	r0, #1
 800510a:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
  tmpsmcr = htim->Instance->SMCR;
 800510e:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8005110:	6848      	ldr	r0, [r1, #4]
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8005112:	680d      	ldr	r5, [r1, #0]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005114:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8005118:	4302      	orrs	r2, r0
  tmpsmcr &= ~TIM_SMCR_SMS;
 800511a:	f022 0207 	bic.w	r2, r2, #7
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800511e:	432a      	orrs	r2, r5
  switch (sSlaveConfig->InputTrigger)
 8005120:	2850      	cmp	r0, #80	@ 0x50
  htim->Instance->SMCR = tmpsmcr;
 8005122:	60a2      	str	r2, [r4, #8]
  switch (sSlaveConfig->InputTrigger)
 8005124:	d060      	beq.n	80051e8 <HAL_TIM_SlaveConfigSynchro+0xf4>
 8005126:	d90f      	bls.n	8005148 <HAL_TIM_SlaveConfigSynchro+0x54>
 8005128:	2860      	cmp	r0, #96	@ 0x60
 800512a:	d03a      	beq.n	80051a2 <HAL_TIM_SlaveConfigSynchro+0xae>
 800512c:	2870      	cmp	r0, #112	@ 0x70
 800512e:	d10e      	bne.n	800514e <HAL_TIM_SlaveConfigSynchro+0x5a>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005130:	e9d1 5202 	ldrd	r5, r2, [r1, #8]
  tmpsmcr = TIMx->SMCR;
 8005134:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005136:	432a      	orrs	r2, r5
 8005138:	690d      	ldr	r5, [r1, #16]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800513a:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800513e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 8005142:	430a      	orrs	r2, r1
  TIMx->SMCR = tmpsmcr;
 8005144:	60a2      	str	r2, [r4, #8]
 8005146:	e00f      	b.n	8005168 <HAL_TIM_SlaveConfigSynchro+0x74>
  switch (sSlaveConfig->InputTrigger)
 8005148:	2840      	cmp	r0, #64	@ 0x40
 800514a:	d03d      	beq.n	80051c8 <HAL_TIM_SlaveConfigSynchro+0xd4>
 800514c:	d907      	bls.n	800515e <HAL_TIM_SlaveConfigSynchro+0x6a>
    htim->State = HAL_TIM_STATE_READY;
 800514e:	2001      	movs	r0, #1
    __HAL_UNLOCK(htim);
 8005150:	2200      	movs	r2, #0
    htim->State = HAL_TIM_STATE_READY;
 8005152:	f883 003d 	strb.w	r0, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8005156:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 800515a:	bc30      	pop	{r4, r5}
 800515c:	4770      	bx	lr
  switch (sSlaveConfig->InputTrigger)
 800515e:	2820      	cmp	r0, #32
 8005160:	d002      	beq.n	8005168 <HAL_TIM_SlaveConfigSynchro+0x74>
 8005162:	d912      	bls.n	800518a <HAL_TIM_SlaveConfigSynchro+0x96>
 8005164:	2830      	cmp	r0, #48	@ 0x30
 8005166:	d1f2      	bne.n	800514e <HAL_TIM_SlaveConfigSynchro+0x5a>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8005168:	68e2      	ldr	r2, [r4, #12]
 800516a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800516e:	60e2      	str	r2, [r4, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8005170:	68e2      	ldr	r2, [r4, #12]
  __HAL_UNLOCK(htim);
 8005172:	2100      	movs	r1, #0
  htim->State = HAL_TIM_STATE_READY;
 8005174:	2501      	movs	r5, #1
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8005176:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800517a:	60e2      	str	r2, [r4, #12]
  htim->State = HAL_TIM_STATE_READY;
 800517c:	f883 503d 	strb.w	r5, [r3, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8005180:	f883 103c 	strb.w	r1, [r3, #60]	@ 0x3c
  return HAL_OK;
 8005184:	4608      	mov	r0, r1
}
 8005186:	bc30      	pop	{r4, r5}
 8005188:	4770      	bx	lr
  switch (sSlaveConfig->InputTrigger)
 800518a:	f030 0210 	bics.w	r2, r0, #16
 800518e:	d0eb      	beq.n	8005168 <HAL_TIM_SlaveConfigSynchro+0x74>
    htim->State = HAL_TIM_STATE_READY;
 8005190:	2001      	movs	r0, #1
    __HAL_UNLOCK(htim);
 8005192:	2200      	movs	r2, #0
    htim->State = HAL_TIM_STATE_READY;
 8005194:	f883 003d 	strb.w	r0, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8005198:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 800519c:	e7dd      	b.n	800515a <HAL_TIM_SlaveConfigSynchro+0x66>
  __HAL_LOCK(htim);
 800519e:	2002      	movs	r0, #2
}
 80051a0:	4770      	bx	lr
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80051a2:	6a22      	ldr	r2, [r4, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80051a4:	6888      	ldr	r0, [r1, #8]
 80051a6:	690d      	ldr	r5, [r1, #16]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80051a8:	f022 0210 	bic.w	r2, r2, #16
 80051ac:	6222      	str	r2, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 80051ae:	69a1      	ldr	r1, [r4, #24]
  tmpccer = TIMx->CCER;
 80051b0:	6a22      	ldr	r2, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80051b2:	f421 4170 	bic.w	r1, r1, #61440	@ 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80051b6:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80051ba:	ea41 3105 	orr.w	r1, r1, r5, lsl #12
  tmpccer |= (TIM_ICPolarity << 4U);
 80051be:	ea42 1200 	orr.w	r2, r2, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 80051c2:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 80051c4:	6222      	str	r2, [r4, #32]
 80051c6:	e7cf      	b.n	8005168 <HAL_TIM_SlaveConfigSynchro+0x74>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80051c8:	2d05      	cmp	r5, #5
 80051ca:	d0c0      	beq.n	800514e <HAL_TIM_SlaveConfigSynchro+0x5a>
      tmpccer = htim->Instance->CCER;
 80051cc:	6a20      	ldr	r0, [r4, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80051ce:	6a22      	ldr	r2, [r4, #32]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80051d0:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80051d2:	f022 0201 	bic.w	r2, r2, #1
 80051d6:	6222      	str	r2, [r4, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80051d8:	69a2      	ldr	r2, [r4, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80051da:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80051de:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
      htim->Instance->CCMR1 = tmpccmr1;
 80051e2:	61a2      	str	r2, [r4, #24]
      htim->Instance->CCER = tmpccer;
 80051e4:	6220      	str	r0, [r4, #32]
      break;
 80051e6:	e7bf      	b.n	8005168 <HAL_TIM_SlaveConfigSynchro+0x74>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80051e8:	688a      	ldr	r2, [r1, #8]
 80051ea:	6908      	ldr	r0, [r1, #16]
  tmpccer = TIMx->CCER;
 80051ec:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80051ee:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 80051f2:	4311      	orrs	r1, r2
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80051f4:	6a22      	ldr	r2, [r4, #32]
 80051f6:	f022 0201 	bic.w	r2, r2, #1
 80051fa:	6222      	str	r2, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 80051fc:	69a2      	ldr	r2, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80051fe:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005202:	ea42 1200 	orr.w	r2, r2, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8005206:	61a2      	str	r2, [r4, #24]
  TIMx->CCER = tmpccer;
 8005208:	6221      	str	r1, [r4, #32]
 800520a:	e7ad      	b.n	8005168 <HAL_TIM_SlaveConfigSynchro+0x74>

0800520c <HAL_TIM_OC_DelayElapsedCallback>:
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 800520c:	4770      	bx	lr
 800520e:	bf00      	nop

08005210 <HAL_TIM_IC_CaptureCallback>:
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 8005210:	4770      	bx	lr
 8005212:	bf00      	nop

08005214 <HAL_TIM_PWM_PulseFinishedCallback>:
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 8005214:	4770      	bx	lr
 8005216:	bf00      	nop

08005218 <HAL_TIM_TriggerCallback>:
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 8005218:	4770      	bx	lr
 800521a:	bf00      	nop

0800521c <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800521c:	6803      	ldr	r3, [r0, #0]
 800521e:	691a      	ldr	r2, [r3, #16]
 8005220:	0791      	lsls	r1, r2, #30
{
 8005222:	b510      	push	{r4, lr}
 8005224:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005226:	d502      	bpl.n	800522e <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005228:	68da      	ldr	r2, [r3, #12]
 800522a:	0792      	lsls	r2, r2, #30
 800522c:	d45f      	bmi.n	80052ee <HAL_TIM_IRQHandler+0xd2>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800522e:	691a      	ldr	r2, [r3, #16]
 8005230:	0750      	lsls	r0, r2, #29
 8005232:	d502      	bpl.n	800523a <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005234:	68da      	ldr	r2, [r3, #12]
 8005236:	0751      	lsls	r1, r2, #29
 8005238:	d446      	bmi.n	80052c8 <HAL_TIM_IRQHandler+0xac>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800523a:	691a      	ldr	r2, [r3, #16]
 800523c:	0712      	lsls	r2, r2, #28
 800523e:	d502      	bpl.n	8005246 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005240:	68da      	ldr	r2, [r3, #12]
 8005242:	0710      	lsls	r0, r2, #28
 8005244:	d42e      	bmi.n	80052a4 <HAL_TIM_IRQHandler+0x88>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005246:	691a      	ldr	r2, [r3, #16]
 8005248:	06d2      	lsls	r2, r2, #27
 800524a:	d502      	bpl.n	8005252 <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800524c:	68da      	ldr	r2, [r3, #12]
 800524e:	06d0      	lsls	r0, r2, #27
 8005250:	d418      	bmi.n	8005284 <HAL_TIM_IRQHandler+0x68>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005252:	691a      	ldr	r2, [r3, #16]
 8005254:	07d1      	lsls	r1, r2, #31
 8005256:	d502      	bpl.n	800525e <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005258:	68da      	ldr	r2, [r3, #12]
 800525a:	07d2      	lsls	r2, r2, #31
 800525c:	d45d      	bmi.n	800531a <HAL_TIM_IRQHandler+0xfe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800525e:	691a      	ldr	r2, [r3, #16]
 8005260:	0610      	lsls	r0, r2, #24
 8005262:	d502      	bpl.n	800526a <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005264:	68da      	ldr	r2, [r3, #12]
 8005266:	0611      	lsls	r1, r2, #24
 8005268:	d45f      	bmi.n	800532a <HAL_TIM_IRQHandler+0x10e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800526a:	691a      	ldr	r2, [r3, #16]
 800526c:	0652      	lsls	r2, r2, #25
 800526e:	d502      	bpl.n	8005276 <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005270:	68da      	ldr	r2, [r3, #12]
 8005272:	0650      	lsls	r0, r2, #25
 8005274:	d461      	bmi.n	800533a <HAL_TIM_IRQHandler+0x11e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005276:	691a      	ldr	r2, [r3, #16]
 8005278:	0691      	lsls	r1, r2, #26
 800527a:	d502      	bpl.n	8005282 <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800527c:	68da      	ldr	r2, [r3, #12]
 800527e:	0692      	lsls	r2, r2, #26
 8005280:	d443      	bmi.n	800530a <HAL_TIM_IRQHandler+0xee>
}
 8005282:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005284:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005288:	2208      	movs	r2, #8
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800528a:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800528c:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800528e:	69db      	ldr	r3, [r3, #28]
 8005290:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8005294:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005296:	d064      	beq.n	8005362 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8005298:	f7ff ffba 	bl	8005210 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800529c:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800529e:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052a0:	7722      	strb	r2, [r4, #28]
 80052a2:	e7d6      	b.n	8005252 <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80052a4:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80052a8:	2204      	movs	r2, #4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80052aa:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80052ac:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80052ae:	69db      	ldr	r3, [r3, #28]
 80052b0:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 80052b2:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80052b4:	d152      	bne.n	800535c <HAL_TIM_IRQHandler+0x140>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052b6:	f7ff ffa9 	bl	800520c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052ba:	4620      	mov	r0, r4
 80052bc:	f7ff ffaa 	bl	8005214 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052c0:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80052c2:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052c4:	7722      	strb	r2, [r4, #28]
 80052c6:	e7be      	b.n	8005246 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80052c8:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80052cc:	2202      	movs	r2, #2
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80052ce:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80052d0:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80052d2:	699b      	ldr	r3, [r3, #24]
 80052d4:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80052d8:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80052da:	d13c      	bne.n	8005356 <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052dc:	f7ff ff96 	bl	800520c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052e0:	4620      	mov	r0, r4
 80052e2:	f7ff ff97 	bl	8005214 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052e6:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80052e8:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052ea:	7722      	strb	r2, [r4, #28]
 80052ec:	e7a5      	b.n	800523a <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80052ee:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80052f2:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80052f4:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80052f6:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80052f8:	699b      	ldr	r3, [r3, #24]
 80052fa:	079b      	lsls	r3, r3, #30
 80052fc:	d025      	beq.n	800534a <HAL_TIM_IRQHandler+0x12e>
          HAL_TIM_IC_CaptureCallback(htim);
 80052fe:	f7ff ff87 	bl	8005210 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005302:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005304:	6823      	ldr	r3, [r4, #0]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005306:	7722      	strb	r2, [r4, #28]
 8005308:	e791      	b.n	800522e <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800530a:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 800530e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005310:	611a      	str	r2, [r3, #16]
}
 8005312:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8005316:	f000 b9dd 	b.w	80056d4 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800531a:	f06f 0201 	mvn.w	r2, #1
 800531e:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8005320:	4620      	mov	r0, r4
 8005322:	f7fc f997 	bl	8001654 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005326:	6823      	ldr	r3, [r4, #0]
 8005328:	e799      	b.n	800525e <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800532a:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800532e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8005330:	4620      	mov	r0, r4
 8005332:	f000 f9d1 	bl	80056d8 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005336:	6823      	ldr	r3, [r4, #0]
 8005338:	e797      	b.n	800526a <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800533a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800533e:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8005340:	4620      	mov	r0, r4
 8005342:	f7ff ff69 	bl	8005218 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005346:	6823      	ldr	r3, [r4, #0]
 8005348:	e795      	b.n	8005276 <HAL_TIM_IRQHandler+0x5a>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800534a:	f7ff ff5f 	bl	800520c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800534e:	4620      	mov	r0, r4
 8005350:	f7ff ff60 	bl	8005214 <HAL_TIM_PWM_PulseFinishedCallback>
 8005354:	e7d5      	b.n	8005302 <HAL_TIM_IRQHandler+0xe6>
        HAL_TIM_IC_CaptureCallback(htim);
 8005356:	f7ff ff5b 	bl	8005210 <HAL_TIM_IC_CaptureCallback>
 800535a:	e7c4      	b.n	80052e6 <HAL_TIM_IRQHandler+0xca>
        HAL_TIM_IC_CaptureCallback(htim);
 800535c:	f7ff ff58 	bl	8005210 <HAL_TIM_IC_CaptureCallback>
 8005360:	e7ae      	b.n	80052c0 <HAL_TIM_IRQHandler+0xa4>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005362:	f7ff ff53 	bl	800520c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005366:	4620      	mov	r0, r4
 8005368:	f7ff ff54 	bl	8005214 <HAL_TIM_PWM_PulseFinishedCallback>
 800536c:	e796      	b.n	800529c <HAL_TIM_IRQHandler+0x80>
 800536e:	bf00      	nop

08005370 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005370:	4a35      	ldr	r2, [pc, #212]	@ (8005448 <TIM_Base_SetConfig+0xd8>)
  tmpcr1 = TIMx->CR1;
 8005372:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005374:	4290      	cmp	r0, r2
{
 8005376:	b410      	push	{r4}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005378:	d04d      	beq.n	8005416 <TIM_Base_SetConfig+0xa6>
 800537a:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 800537e:	d034      	beq.n	80053ea <TIM_Base_SetConfig+0x7a>
 8005380:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8005384:	4290      	cmp	r0, r2
 8005386:	d030      	beq.n	80053ea <TIM_Base_SetConfig+0x7a>
 8005388:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800538c:	4290      	cmp	r0, r2
 800538e:	d02c      	beq.n	80053ea <TIM_Base_SetConfig+0x7a>
 8005390:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005394:	4290      	cmp	r0, r2
 8005396:	d028      	beq.n	80053ea <TIM_Base_SetConfig+0x7a>
 8005398:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 800539c:	4290      	cmp	r0, r2
 800539e:	d03a      	beq.n	8005416 <TIM_Base_SetConfig+0xa6>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80053a0:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 80053a4:	4290      	cmp	r0, r2
 80053a6:	d024      	beq.n	80053f2 <TIM_Base_SetConfig+0x82>
 80053a8:	4a28      	ldr	r2, [pc, #160]	@ (800544c <TIM_Base_SetConfig+0xdc>)
 80053aa:	4290      	cmp	r0, r2
 80053ac:	d021      	beq.n	80053f2 <TIM_Base_SetConfig+0x82>
 80053ae:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80053b2:	4290      	cmp	r0, r2
 80053b4:	d01d      	beq.n	80053f2 <TIM_Base_SetConfig+0x82>
 80053b6:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 80053ba:	4290      	cmp	r0, r2
 80053bc:	d019      	beq.n	80053f2 <TIM_Base_SetConfig+0x82>
 80053be:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80053c2:	4290      	cmp	r0, r2
 80053c4:	d015      	beq.n	80053f2 <TIM_Base_SetConfig+0x82>
 80053c6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80053ca:	4290      	cmp	r0, r2
 80053cc:	d011      	beq.n	80053f2 <TIM_Base_SetConfig+0x82>
  TIMx->ARR = (uint32_t)Structure->Period ;
 80053ce:	688c      	ldr	r4, [r1, #8]
  TIMx->PSC = Structure->Prescaler;
 80053d0:	680a      	ldr	r2, [r1, #0]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80053d2:	6949      	ldr	r1, [r1, #20]
 80053d4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80053d8:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 80053da:	6003      	str	r3, [r0, #0]
  TIMx->EGR = TIM_EGR_UG;
 80053dc:	2301      	movs	r3, #1
  TIMx->ARR = (uint32_t)Structure->Period ;
 80053de:	62c4      	str	r4, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80053e0:	6282      	str	r2, [r0, #40]	@ 0x28
}
 80053e2:	f85d 4b04 	ldr.w	r4, [sp], #4
  TIMx->EGR = TIM_EGR_UG;
 80053e6:	6143      	str	r3, [r0, #20]
}
 80053e8:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 80053ea:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80053ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 80053f0:	4313      	orrs	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80053f2:	68cc      	ldr	r4, [r1, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80053f4:	694a      	ldr	r2, [r1, #20]
    tmpcr1 &= ~TIM_CR1_CKD;
 80053f6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80053fa:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80053fc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005400:	4313      	orrs	r3, r2
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005402:	688c      	ldr	r4, [r1, #8]
  TIMx->PSC = Structure->Prescaler;
 8005404:	680a      	ldr	r2, [r1, #0]
  TIMx->CR1 = tmpcr1;
 8005406:	6003      	str	r3, [r0, #0]
  TIMx->EGR = TIM_EGR_UG;
 8005408:	2301      	movs	r3, #1
  TIMx->ARR = (uint32_t)Structure->Period ;
 800540a:	62c4      	str	r4, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800540c:	6282      	str	r2, [r0, #40]	@ 0x28
}
 800540e:	f85d 4b04 	ldr.w	r4, [sp], #4
  TIMx->EGR = TIM_EGR_UG;
 8005412:	6143      	str	r3, [r0, #20]
}
 8005414:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8005416:	684c      	ldr	r4, [r1, #4]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005418:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800541a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 800541e:	4323      	orrs	r3, r4
    tmpcr1 &= ~TIM_CR1_CKD;
 8005420:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005424:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005426:	694a      	ldr	r2, [r1, #20]
}
 8005428:	f85d 4b04 	ldr.w	r4, [sp], #4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800542c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005430:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8005432:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005434:	688b      	ldr	r3, [r1, #8]
 8005436:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005438:	680b      	ldr	r3, [r1, #0]
 800543a:	6283      	str	r3, [r0, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 800543c:	690b      	ldr	r3, [r1, #16]
 800543e:	6303      	str	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 8005440:	2301      	movs	r3, #1
 8005442:	6143      	str	r3, [r0, #20]
}
 8005444:	4770      	bx	lr
 8005446:	bf00      	nop
 8005448:	40010000 	.word	0x40010000
 800544c:	40014400 	.word	0x40014400

08005450 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005450:	6a03      	ldr	r3, [r0, #32]
 8005452:	f023 0310 	bic.w	r3, r3, #16
 8005456:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8005458:	6a03      	ldr	r3, [r0, #32]
{
 800545a:	b470      	push	{r4, r5, r6}
  tmpcr2 =  TIMx->CR2;
 800545c:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800545e:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005460:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005462:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005466:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800546a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 800546c:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005470:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005474:	4d0e      	ldr	r5, [pc, #56]	@ (80054b0 <TIM_OC2_SetConfig+0x60>)
 8005476:	42a8      	cmp	r0, r5
 8005478:	d00a      	beq.n	8005490 <TIM_OC2_SetConfig+0x40>
 800547a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800547e:	42a8      	cmp	r0, r5
 8005480:	d006      	beq.n	8005490 <TIM_OC2_SetConfig+0x40>
  TIMx->CCR2 = OC_Config->Pulse;
 8005482:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8005484:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8005486:	6182      	str	r2, [r0, #24]
}
 8005488:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR2 = OC_Config->Pulse;
 800548a:	6381      	str	r1, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 800548c:	6203      	str	r3, [r0, #32]
}
 800548e:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005490:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8005492:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005496:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800549a:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800549e:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80054a2:	ea46 0c05 	orr.w	ip, r6, r5
    tmpccer &= ~TIM_CCER_CC2NE;
 80054a6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80054aa:	ea44 048c 	orr.w	r4, r4, ip, lsl #2
 80054ae:	e7e8      	b.n	8005482 <TIM_OC2_SetConfig+0x32>
 80054b0:	40010000 	.word	0x40010000

080054b4 <TIM_TI1_SetConfig>:
{
 80054b4:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80054b6:	6a04      	ldr	r4, [r0, #32]
 80054b8:	f024 0401 	bic.w	r4, r4, #1
 80054bc:	6204      	str	r4, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80054be:	4c1b      	ldr	r4, [pc, #108]	@ (800552c <TIM_TI1_SetConfig+0x78>)
  tmpccmr1 = TIMx->CCMR1;
 80054c0:	6985      	ldr	r5, [r0, #24]
  tmpccer = TIMx->CCER;
 80054c2:	6a06      	ldr	r6, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80054c4:	42a0      	cmp	r0, r4
{
 80054c6:	4694      	mov	ip, r2
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80054c8:	d01c      	beq.n	8005504 <TIM_TI1_SetConfig+0x50>
 80054ca:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 80054ce:	d019      	beq.n	8005504 <TIM_TI1_SetConfig+0x50>
 80054d0:	4a17      	ldr	r2, [pc, #92]	@ (8005530 <TIM_TI1_SetConfig+0x7c>)
 80054d2:	4290      	cmp	r0, r2
 80054d4:	d016      	beq.n	8005504 <TIM_TI1_SetConfig+0x50>
 80054d6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80054da:	4290      	cmp	r0, r2
 80054dc:	d012      	beq.n	8005504 <TIM_TI1_SetConfig+0x50>
 80054de:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80054e2:	4290      	cmp	r0, r2
 80054e4:	d00e      	beq.n	8005504 <TIM_TI1_SetConfig+0x50>
 80054e6:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 80054ea:	4290      	cmp	r0, r2
 80054ec:	d00a      	beq.n	8005504 <TIM_TI1_SetConfig+0x50>
 80054ee:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 80054f2:	4290      	cmp	r0, r2
 80054f4:	d006      	beq.n	8005504 <TIM_TI1_SetConfig+0x50>
 80054f6:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 80054fa:	4290      	cmp	r0, r2
 80054fc:	d002      	beq.n	8005504 <TIM_TI1_SetConfig+0x50>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80054fe:	f045 0201 	orr.w	r2, r5, #1
 8005502:	e003      	b.n	800550c <TIM_TI1_SetConfig+0x58>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005504:	f025 0203 	bic.w	r2, r5, #3
    tmpccmr1 |= TIM_ICSelection;
 8005508:	ea42 020c 	orr.w	r2, r2, ip
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800550c:	011b      	lsls	r3, r3, #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800550e:	f026 0c0a 	bic.w	ip, r6, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005512:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005516:	b2db      	uxtb	r3, r3
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005518:	f001 010a 	and.w	r1, r1, #10
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800551c:	4313      	orrs	r3, r2
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800551e:	ea41 010c 	orr.w	r1, r1, ip
  TIMx->CCMR1 = tmpccmr1;
 8005522:	6183      	str	r3, [r0, #24]
}
 8005524:	bc70      	pop	{r4, r5, r6}
  TIMx->CCER = tmpccer;
 8005526:	6201      	str	r1, [r0, #32]
}
 8005528:	4770      	bx	lr
 800552a:	bf00      	nop
 800552c:	40010000 	.word	0x40010000
 8005530:	40000400 	.word	0x40000400

08005534 <HAL_TIMEx_HallSensor_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_HallSensor_MspInit could be implemented in the user file
   */
}
 8005534:	4770      	bx	lr
 8005536:	bf00      	nop

08005538 <HAL_TIMEx_HallSensor_Init>:
  if (htim == NULL)
 8005538:	2800      	cmp	r0, #0
 800553a:	d05f      	beq.n	80055fc <HAL_TIMEx_HallSensor_Init+0xc4>
{
 800553c:	b530      	push	{r4, r5, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 800553e:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
{
 8005542:	b089      	sub	sp, #36	@ 0x24
 8005544:	460d      	mov	r5, r1
 8005546:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8005548:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800554c:	2b00      	cmp	r3, #0
 800554e:	d050      	beq.n	80055f2 <HAL_TIMEx_HallSensor_Init+0xba>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005550:	4621      	mov	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 8005552:	2302      	movs	r3, #2
 8005554:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005558:	f851 0b04 	ldr.w	r0, [r1], #4
 800555c:	f7ff ff08 	bl	8005370 <TIM_Base_SetConfig>
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 8005560:	68ab      	ldr	r3, [r5, #8]
 8005562:	6829      	ldr	r1, [r5, #0]
 8005564:	6820      	ldr	r0, [r4, #0]
 8005566:	2203      	movs	r2, #3
 8005568:	f7ff ffa4 	bl	80054b4 <TIM_TI1_SetConfig>
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800556c:	6820      	ldr	r0, [r4, #0]
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 800556e:	6869      	ldr	r1, [r5, #4]
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005570:	6983      	ldr	r3, [r0, #24]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 8005572:	68ea      	ldr	r2, [r5, #12]
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005574:	f023 030c 	bic.w	r3, r3, #12
 8005578:	6183      	str	r3, [r0, #24]
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 800557a:	6983      	ldr	r3, [r0, #24]
 800557c:	430b      	orrs	r3, r1
 800557e:	6183      	str	r3, [r0, #24]
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 8005580:	6843      	ldr	r3, [r0, #4]
 8005582:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005586:	6043      	str	r3, [r0, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8005588:	6883      	ldr	r3, [r0, #8]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 800558a:	9202      	str	r2, [sp, #8]
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 800558c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005590:	6083      	str	r3, [r0, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 8005592:	6883      	ldr	r3, [r0, #8]
 8005594:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005598:	6083      	str	r3, [r0, #8]
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800559a:	6883      	ldr	r3, [r0, #8]
 800559c:	f023 0307 	bic.w	r3, r3, #7
 80055a0:	6083      	str	r3, [r0, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 80055a2:	6883      	ldr	r3, [r0, #8]
 80055a4:	f043 0304 	orr.w	r3, r3, #4
 80055a8:	6083      	str	r3, [r0, #8]
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 80055aa:	2500      	movs	r5, #0
  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 80055ac:	a901      	add	r1, sp, #4
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 80055ae:	2370      	movs	r3, #112	@ 0x70
 80055b0:	9301      	str	r3, [sp, #4]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 80055b2:	e9cd 5505 	strd	r5, r5, [sp, #20]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 80055b6:	e9cd 5503 	strd	r5, r5, [sp, #12]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80055ba:	9507      	str	r5, [sp, #28]
  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 80055bc:	f7ff ff48 	bl	8005450 <TIM_OC2_SetConfig>
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80055c0:	6822      	ldr	r2, [r4, #0]
 80055c2:	6851      	ldr	r1, [r2, #4]
 80055c4:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
 80055c8:	6051      	str	r1, [r2, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 80055ca:	6851      	ldr	r1, [r2, #4]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055cc:	2301      	movs	r3, #1
  return HAL_OK;
 80055ce:	4628      	mov	r0, r5
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 80055d0:	f041 0150 	orr.w	r1, r1, #80	@ 0x50
 80055d4:	6051      	str	r1, [r2, #4]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055d6:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80055da:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80055de:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80055e2:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80055e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  htim->State = HAL_TIM_STATE_READY;
 80055ea:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 80055ee:	b009      	add	sp, #36	@ 0x24
 80055f0:	bd30      	pop	{r4, r5, pc}
    htim->Lock = HAL_UNLOCKED;
 80055f2:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIMEx_HallSensor_MspInit(htim);
 80055f6:	f7ff ff9d 	bl	8005534 <HAL_TIMEx_HallSensor_MspInit>
 80055fa:	e7a9      	b.n	8005550 <HAL_TIMEx_HallSensor_Init+0x18>
    return HAL_ERROR;
 80055fc:	2001      	movs	r0, #1
}
 80055fe:	4770      	bx	lr

08005600 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005600:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8005604:	2a01      	cmp	r2, #1
 8005606:	d037      	beq.n	8005678 <HAL_TIMEx_MasterConfigSynchronization+0x78>
 8005608:	4603      	mov	r3, r0

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800560a:	6802      	ldr	r2, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800560c:	2002      	movs	r0, #2
{
 800560e:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 8005610:	f883 003d 	strb.w	r0, [r3, #61]	@ 0x3d
  tmpcr2 = htim->Instance->CR2;
 8005614:	6850      	ldr	r0, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005616:	680d      	ldr	r5, [r1, #0]
  tmpsmcr = htim->Instance->SMCR;
 8005618:	6894      	ldr	r4, [r2, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 800561a:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800561e:	4328      	orrs	r0, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005620:	6050      	str	r0, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005622:	4816      	ldr	r0, [pc, #88]	@ (800567c <HAL_TIMEx_MasterConfigSynchronization+0x7c>)
 8005624:	4282      	cmp	r2, r0
 8005626:	d01a      	beq.n	800565e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 8005628:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 800562c:	d017      	beq.n	800565e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 800562e:	f5a0 407c 	sub.w	r0, r0, #64512	@ 0xfc00
 8005632:	4282      	cmp	r2, r0
 8005634:	d013      	beq.n	800565e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 8005636:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 800563a:	4282      	cmp	r2, r0
 800563c:	d00f      	beq.n	800565e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 800563e:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8005642:	4282      	cmp	r2, r0
 8005644:	d00b      	beq.n	800565e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 8005646:	f500 4078 	add.w	r0, r0, #63488	@ 0xf800
 800564a:	4282      	cmp	r2, r0
 800564c:	d007      	beq.n	800565e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 800564e:	f500 5070 	add.w	r0, r0, #15360	@ 0x3c00
 8005652:	4282      	cmp	r2, r0
 8005654:	d003      	beq.n	800565e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 8005656:	f5a0 3094 	sub.w	r0, r0, #75776	@ 0x12800
 800565a:	4282      	cmp	r2, r0
 800565c:	d104      	bne.n	8005668 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800565e:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005660:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005664:	430c      	orrs	r4, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005666:	6094      	str	r4, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8005668:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800566a:	2201      	movs	r2, #1
 800566c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8005670:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 8005674:	bc30      	pop	{r4, r5}
 8005676:	4770      	bx	lr
  __HAL_LOCK(htim);
 8005678:	2002      	movs	r0, #2
}
 800567a:	4770      	bx	lr
 800567c:	40010000 	.word	0x40010000

08005680 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005680:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8005684:	2b01      	cmp	r3, #1
 8005686:	d023      	beq.n	80056d0 <HAL_TIMEx_ConfigBreakDeadTime+0x50>
{
 8005688:	b410      	push	{r4}
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800568a:	e9d1 4302 	ldrd	r4, r3, [r1, #8]
 800568e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005692:	4602      	mov	r2, r0
 8005694:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005696:	6848      	ldr	r0, [r1, #4]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005698:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800569a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800569e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80056a0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80056a4:	6908      	ldr	r0, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80056a6:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80056a8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80056ac:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80056ae:	6948      	ldr	r0, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80056b0:	69cc      	ldr	r4, [r1, #28]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80056b2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80056b6:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80056b8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80056bc:	6810      	ldr	r0, [r2, #0]

  __HAL_UNLOCK(htim);
 80056be:	2100      	movs	r1, #0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80056c0:	4323      	orrs	r3, r4
  htim->Instance->BDTR = tmpbdtr;
 80056c2:	6443      	str	r3, [r0, #68]	@ 0x44
  __HAL_UNLOCK(htim);
 80056c4:	f882 103c 	strb.w	r1, [r2, #60]	@ 0x3c

  return HAL_OK;
 80056c8:	4608      	mov	r0, r1
}
 80056ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 80056ce:	4770      	bx	lr
  __HAL_LOCK(htim);
 80056d0:	2002      	movs	r0, #2
}
 80056d2:	4770      	bx	lr

080056d4 <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 80056d4:	4770      	bx	lr
 80056d6:	bf00      	nop

080056d8 <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 80056d8:	4770      	bx	lr
 80056da:	bf00      	nop

080056dc <HAL_UART_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if (huart == NULL)
 80056dc:	2800      	cmp	r0, #0
 80056de:	f000 8086 	beq.w	80057ee <HAL_UART_Init+0x112>
{
 80056e2:	b538      	push	{r3, r4, r5, lr}
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80056e4:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80056e8:	4604      	mov	r4, r0
 80056ea:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d078      	beq.n	80057e4 <HAL_UART_Init+0x108>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80056f2:	6823      	ldr	r3, [r4, #0]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80056f4:	68e0      	ldr	r0, [r4, #12]
  huart->gState = HAL_UART_STATE_BUSY;
 80056f6:	2224      	movs	r2, #36	@ 0x24
 80056f8:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
  __HAL_UART_DISABLE(huart);
 80056fc:	68da      	ldr	r2, [r3, #12]
 80056fe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005702:	60da      	str	r2, [r3, #12]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005704:	6919      	ldr	r1, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005706:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005708:	f421 5140 	bic.w	r1, r1, #12288	@ 0x3000
 800570c:	4301      	orrs	r1, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800570e:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005710:	6119      	str	r1, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005712:	4302      	orrs	r2, r0
 8005714:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 8005716:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005718:	4302      	orrs	r2, r0
 800571a:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1,
 800571c:	f421 4116 	bic.w	r1, r1, #38400	@ 0x9600
 8005720:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005724:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8005726:	430a      	orrs	r2, r1
 8005728:	60da      	str	r2, [r3, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800572a:	695a      	ldr	r2, [r3, #20]
 800572c:	69a0      	ldr	r0, [r4, #24]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800572e:	4931      	ldr	r1, [pc, #196]	@ (80057f4 <HAL_UART_Init+0x118>)
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005730:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8005734:	4302      	orrs	r2, r0
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005736:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005738:	615a      	str	r2, [r3, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800573a:	d035      	beq.n	80057a8 <HAL_UART_Init+0xcc>
 800573c:	4a2e      	ldr	r2, [pc, #184]	@ (80057f8 <HAL_UART_Init+0x11c>)
 800573e:	4293      	cmp	r3, r2
 8005740:	d032      	beq.n	80057a8 <HAL_UART_Init+0xcc>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005742:	f7fe ff47 	bl	80045d4 <HAL_RCC_GetPCLK1Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005746:	69e2      	ldr	r2, [r4, #28]
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005748:	2119      	movs	r1, #25
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800574a:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800574e:	e9d4 5300 	ldrd	r5, r3, [r4]
 8005752:	fba0 0101 	umull	r0, r1, r0, r1
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005756:	d02a      	beq.n	80057ae <HAL_UART_Init+0xd2>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005758:	009a      	lsls	r2, r3, #2
 800575a:	0f9b      	lsrs	r3, r3, #30
 800575c:	f7fb f976 	bl	8000a4c <__aeabi_uldivmod>
 8005760:	4a26      	ldr	r2, [pc, #152]	@ (80057fc <HAL_UART_Init+0x120>)
 8005762:	fba2 1300 	umull	r1, r3, r2, r0
 8005766:	095b      	lsrs	r3, r3, #5
 8005768:	2164      	movs	r1, #100	@ 0x64
 800576a:	fb01 0013 	mls	r0, r1, r3, r0
 800576e:	0100      	lsls	r0, r0, #4
 8005770:	3032      	adds	r0, #50	@ 0x32
 8005772:	fba2 2000 	umull	r2, r0, r2, r0
 8005776:	011b      	lsls	r3, r3, #4
 8005778:	eb03 1350 	add.w	r3, r3, r0, lsr #5
 800577c:	60ab      	str	r3, [r5, #8]
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800577e:	692b      	ldr	r3, [r5, #16]
 8005780:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 8005784:	612b      	str	r3, [r5, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005786:	696b      	ldr	r3, [r5, #20]
 8005788:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 800578c:	616b      	str	r3, [r5, #20]
  __HAL_UART_ENABLE(huart);
 800578e:	68eb      	ldr	r3, [r5, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005790:	2100      	movs	r1, #0
  huart->gState = HAL_UART_STATE_READY;
 8005792:	2220      	movs	r2, #32
  __HAL_UART_ENABLE(huart);
 8005794:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005798:	60eb      	str	r3, [r5, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800579a:	6421      	str	r1, [r4, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 800579c:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80057a0:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
  return HAL_OK;
 80057a4:	4608      	mov	r0, r1
}
 80057a6:	bd38      	pop	{r3, r4, r5, pc}
      pclk = HAL_RCC_GetPCLK2Freq();
 80057a8:	f7fe ff24 	bl	80045f4 <HAL_RCC_GetPCLK2Freq>
 80057ac:	e7cb      	b.n	8005746 <HAL_UART_Init+0x6a>
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80057ae:	18da      	adds	r2, r3, r3
 80057b0:	f04f 0300 	mov.w	r3, #0
 80057b4:	415b      	adcs	r3, r3
 80057b6:	f7fb f949 	bl	8000a4c <__aeabi_uldivmod>
 80057ba:	4a10      	ldr	r2, [pc, #64]	@ (80057fc <HAL_UART_Init+0x120>)
 80057bc:	fba2 3100 	umull	r3, r1, r2, r0
 80057c0:	0949      	lsrs	r1, r1, #5
 80057c2:	2364      	movs	r3, #100	@ 0x64
 80057c4:	fb03 0311 	mls	r3, r3, r1, r0
 80057c8:	00db      	lsls	r3, r3, #3
 80057ca:	3332      	adds	r3, #50	@ 0x32
 80057cc:	fba2 2303 	umull	r2, r3, r2, r3
 80057d0:	f3c3 1242 	ubfx	r2, r3, #5, #3
 80057d4:	091b      	lsrs	r3, r3, #4
 80057d6:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 80057da:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80057de:	4413      	add	r3, r2
 80057e0:	60ab      	str	r3, [r5, #8]
 80057e2:	e7cc      	b.n	800577e <HAL_UART_Init+0xa2>
    huart->Lock = HAL_UNLOCKED;
 80057e4:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_UART_MspInit(huart);
 80057e8:	f7fd fbae 	bl	8002f48 <HAL_UART_MspInit>
 80057ec:	e781      	b.n	80056f2 <HAL_UART_Init+0x16>
    return HAL_ERROR;
 80057ee:	2001      	movs	r0, #1
}
 80057f0:	4770      	bx	lr
 80057f2:	bf00      	nop
 80057f4:	40011000 	.word	0x40011000
 80057f8:	40011400 	.word	0x40011400
 80057fc:	51eb851f 	.word	0x51eb851f

08005800 <HAL_UART_DeInit>:
  if (huart == NULL)
 8005800:	b1b0      	cbz	r0, 8005830 <HAL_UART_DeInit+0x30>
  __HAL_UART_DISABLE(huart);
 8005802:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8005804:	2324      	movs	r3, #36	@ 0x24
{
 8005806:	b510      	push	{r4, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 8005808:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_UART_DISABLE(huart);
 800580c:	68d3      	ldr	r3, [r2, #12]
 800580e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005812:	4604      	mov	r4, r0
 8005814:	60d3      	str	r3, [r2, #12]
  HAL_UART_MspDeInit(huart);
 8005816:	f7fd fbd3 	bl	8002fc0 <HAL_UART_MspDeInit>
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800581a:	2300      	movs	r3, #0
 800581c:	6423      	str	r3, [r4, #64]	@ 0x40
  __HAL_UNLOCK(huart);
 800581e:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
  huart->gState = HAL_UART_STATE_RESET;
 8005822:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_RESET;
 8005826:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  return HAL_OK;
 800582a:	4618      	mov	r0, r3
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800582c:	6323      	str	r3, [r4, #48]	@ 0x30
}
 800582e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8005830:	2001      	movs	r0, #1
}
 8005832:	4770      	bx	lr

08005834 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005834:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 8005836:	f001 fc8b 	bl	8007150 <vTaskStartScheduler>
  
  return osOK;
}
 800583a:	2000      	movs	r0, #0
 800583c:	bd08      	pop	{r3, pc}
 800583e:	bf00      	nop

08005840 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005840:	b570      	push	{r4, r5, r6, lr}
 8005842:	4684      	mov	ip, r0
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8005844:	6945      	ldr	r5, [r0, #20]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005846:	f8dc 2010 	ldr.w	r2, [ip, #16]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800584a:	6840      	ldr	r0, [r0, #4]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800584c:	f9bc e008 	ldrsh.w	lr, [ip, #8]
{
 8005850:	460b      	mov	r3, r1
 8005852:	b086      	sub	sp, #24
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005854:	f8dc 1000 	ldr.w	r1, [ip]
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8005858:	b17d      	cbz	r5, 800587a <osThreadCreate+0x3a>
 800585a:	f8dc 6018 	ldr.w	r6, [ip, #24]
 800585e:	b166      	cbz	r6, 800587a <osThreadCreate+0x3a>
  if (priority != osPriorityError) {
 8005860:	f1be 0f84 	cmp.w	lr, #132	@ 0x84
    fpriority += (priority - osPriorityIdle);
 8005864:	bf14      	ite	ne
 8005866:	f10e 0403 	addne.w	r4, lr, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800586a:	2400      	moveq	r4, #0
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800586c:	e9cd 5601 	strd	r5, r6, [sp, #4]
 8005870:	9400      	str	r4, [sp, #0]
 8005872:	f001 fac1 	bl	8006df8 <xTaskCreateStatic>
    return NULL;
  }     
#endif
  
  return handle;
}
 8005876:	b006      	add	sp, #24
 8005878:	bd70      	pop	{r4, r5, r6, pc}
  if (priority != osPriorityError) {
 800587a:	f1be 0f84 	cmp.w	lr, #132	@ 0x84
    fpriority += (priority - osPriorityIdle);
 800587e:	bf14      	ite	ne
 8005880:	f10e 0403 	addne.w	r4, lr, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005884:	2400      	moveq	r4, #0
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005886:	9400      	str	r4, [sp, #0]
 8005888:	ac05      	add	r4, sp, #20
 800588a:	b292      	uxth	r2, r2
 800588c:	9401      	str	r4, [sp, #4]
 800588e:	f001 fb63 	bl	8006f58 <xTaskCreate>
 8005892:	2801      	cmp	r0, #1
  return handle;
 8005894:	bf0c      	ite	eq
 8005896:	9805      	ldreq	r0, [sp, #20]
      return NULL;
 8005898:	2000      	movne	r0, #0
}
 800589a:	b006      	add	sp, #24
 800589c:	bd70      	pop	{r4, r5, r6, pc}
 800589e:	bf00      	nop

080058a0 <osThreadGetPriority>:
* @param   thread_id     thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  current priority value of the thread function.
* @note   MUST REMAIN UNCHANGED: \b osThreadGetPriority shall be consistent in every CMSIS-RTOS.
*/
osPriority osThreadGetPriority (osThreadId thread_id)
{
 80058a0:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80058a2:	f3ef 8305 	mrs	r3, IPSR
#if (INCLUDE_uxTaskPriorityGet == 1)
  if (inHandlerMode())
 80058a6:	b133      	cbz	r3, 80058b6 <osThreadGetPriority+0x16>
  {
    return makeCmsisPriority(uxTaskPriorityGetFromISR(thread_id));  
 80058a8:	f001 fc36 	bl	8007118 <uxTaskPriorityGetFromISR>
  if ((fpriority - tskIDLE_PRIORITY) <= (osPriorityRealtime - osPriorityIdle)) {
 80058ac:	2806      	cmp	r0, #6
 80058ae:	d806      	bhi.n	80058be <osThreadGetPriority+0x1e>
    priority = (osPriority)((int)osPriorityIdle + (int)(fpriority - tskIDLE_PRIORITY));
 80058b0:	3803      	subs	r0, #3
 80058b2:	b200      	sxth	r0, r0
    return makeCmsisPriority(uxTaskPriorityGet(thread_id));
  }
#else
  return osPriorityError;
#endif
}
 80058b4:	bd08      	pop	{r3, pc}
    return makeCmsisPriority(uxTaskPriorityGet(thread_id));
 80058b6:	f001 fc1b 	bl	80070f0 <uxTaskPriorityGet>
  if ((fpriority - tskIDLE_PRIORITY) <= (osPriorityRealtime - osPriorityIdle)) {
 80058ba:	2806      	cmp	r0, #6
 80058bc:	d9f8      	bls.n	80058b0 <osThreadGetPriority+0x10>
  osPriority priority = osPriorityError;
 80058be:	2084      	movs	r0, #132	@ 0x84
}
 80058c0:	bd08      	pop	{r3, pc}
 80058c2:	bf00      	nop

080058c4 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80058c4:	b508      	push	{r3, lr}
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80058c6:	2801      	cmp	r0, #1
 80058c8:	bf38      	it	cc
 80058ca:	2001      	movcc	r0, #1
 80058cc:	f001 fbe0 	bl	8007090 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80058d0:	2000      	movs	r0, #0
 80058d2:	bd08      	pop	{r3, pc}

080058d4 <osTimerCreate>:
* @param  argument      argument to the timer call back function.
* @retval  timer ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osTimerCreate shall be consistent in every CMSIS-RTOS.
*/
osTimerId osTimerCreate (const osTimerDef_t *timer_def, os_timer_type type, void *argument)
{
 80058d4:	b530      	push	{r4, r5, lr}
  if(timer_def->controlblock != NULL) {
    return xTimerCreateStatic((const char *)"",
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TimerCallbackFunction_t)timer_def->ptimer,
 80058d6:	e9d0 5400 	ldrd	r5, r4, [r0]
{
 80058da:	4613      	mov	r3, r2
    return xTimerCreateStatic((const char *)"",
 80058dc:	f1a1 0201 	sub.w	r2, r1, #1
 80058e0:	fab2 f282 	clz	r2, r2
 80058e4:	4808      	ldr	r0, [pc, #32]	@ (8005908 <osTimerCreate+0x34>)
{
 80058e6:	b083      	sub	sp, #12
    return xTimerCreateStatic((const char *)"",
 80058e8:	0952      	lsrs	r2, r2, #5
  if(timer_def->controlblock != NULL) {
 80058ea:	b134      	cbz	r4, 80058fa <osTimerCreate+0x26>
    return xTimerCreateStatic((const char *)"",
 80058ec:	e9cd 5400 	strd	r5, r4, [sp]
 80058f0:	2101      	movs	r1, #1
 80058f2:	f002 f937 	bl	8007b64 <xTimerCreateStatic>
#endif

#else 
	return NULL;
#endif
}
 80058f6:	b003      	add	sp, #12
 80058f8:	bd30      	pop	{r4, r5, pc}
    return xTimerCreate((const char *)"",
 80058fa:	9500      	str	r5, [sp, #0]
 80058fc:	2101      	movs	r1, #1
 80058fe:	f002 f8c9 	bl	8007a94 <xTimerCreate>
}
 8005902:	b003      	add	sp, #12
 8005904:	bd30      	pop	{r4, r5, pc}
 8005906:	bf00      	nop
 8005908:	08009fa0 	.word	0x08009fa0

0800590c <osTimerStart>:
* @param  millisec      time delay value of the timer.
* @retval  status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osTimerStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osTimerStart (osTimerId timer_id, uint32_t millisec)
{
 800590c:	b510      	push	{r4, lr}
 800590e:	b084      	sub	sp, #16
  osStatus result = osOK;
#if (configUSE_TIMERS == 1)  
  portBASE_TYPE taskWoken = pdFALSE;
 8005910:	2400      	movs	r4, #0
 8005912:	2901      	cmp	r1, #1
 8005914:	460a      	mov	r2, r1
 8005916:	9403      	str	r4, [sp, #12]
  TickType_t ticks = millisec / portTICK_PERIOD_MS;

  if (ticks == 0)
 8005918:	bf38      	it	cc
 800591a:	2201      	movcc	r2, #1
 800591c:	f3ef 8305 	mrs	r3, IPSR
    ticks = 1;
    
  if (inHandlerMode()) 
 8005920:	b14b      	cbz	r3, 8005936 <osTimerStart+0x2a>
  {
    if (xTimerChangePeriodFromISR(timer_id, ticks, &taskWoken) != pdPASS)
 8005922:	9400      	str	r4, [sp, #0]
 8005924:	ab03      	add	r3, sp, #12
 8005926:	2109      	movs	r1, #9
 8005928:	f002 f99c 	bl	8007c64 <xTimerGenericCommand>
 800592c:	2801      	cmp	r0, #1
 800592e:	d00b      	beq.n	8005948 <osTimerStart+0x3c>
    }
  }
  else 
  {
    if (xTimerChangePeriod(timer_id, ticks, 0) != pdPASS)
      result = osErrorOS;
 8005930:	20ff      	movs	r0, #255	@ 0xff

#else 
  result = osErrorOS;
#endif
  return result;
}
 8005932:	b004      	add	sp, #16
 8005934:	bd10      	pop	{r4, pc}
    if (xTimerChangePeriod(timer_id, ticks, 0) != pdPASS)
 8005936:	9300      	str	r3, [sp, #0]
 8005938:	2104      	movs	r1, #4
 800593a:	f002 f993 	bl	8007c64 <xTimerGenericCommand>
 800593e:	2801      	cmp	r0, #1
 8005940:	d1f6      	bne.n	8005930 <osTimerStart+0x24>
  osStatus result = osOK;
 8005942:	2000      	movs	r0, #0
}
 8005944:	b004      	add	sp, #16
 8005946:	bd10      	pop	{r4, pc}
      portEND_SWITCHING_ISR(taskWoken);     
 8005948:	9b03      	ldr	r3, [sp, #12]
 800594a:	2b00      	cmp	r3, #0
 800594c:	d0f9      	beq.n	8005942 <osTimerStart+0x36>
 800594e:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8005952:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005956:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800595a:	f3bf 8f4f 	dsb	sy
 800595e:	f3bf 8f6f 	isb	sy
  osStatus result = osOK;
 8005962:	2000      	movs	r0, #0
  return result;
 8005964:	e7ee      	b.n	8005944 <osTimerStart+0x38>
 8005966:	bf00      	nop

08005968 <osTimerStop>:
* @param  timer_id      timer ID obtained by \ref osTimerCreate
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osTimerStop shall be consistent in every CMSIS-RTOS.
*/
osStatus osTimerStop (osTimerId timer_id)
{
 8005968:	b500      	push	{lr}
 800596a:	b085      	sub	sp, #20
  osStatus result = osOK;
#if (configUSE_TIMERS == 1)  
  portBASE_TYPE taskWoken = pdFALSE;
 800596c:	2200      	movs	r2, #0
 800596e:	9203      	str	r2, [sp, #12]
 8005970:	f3ef 8305 	mrs	r3, IPSR

  if (inHandlerMode()) {
 8005974:	b1b3      	cbz	r3, 80059a4 <osTimerStop+0x3c>
    if (xTimerStopFromISR(timer_id, &taskWoken) != pdPASS) {
 8005976:	9200      	str	r2, [sp, #0]
 8005978:	ab03      	add	r3, sp, #12
 800597a:	2108      	movs	r1, #8
 800597c:	f002 f972 	bl	8007c64 <xTimerGenericCommand>
 8005980:	2801      	cmp	r0, #1
 8005982:	d116      	bne.n	80059b2 <osTimerStop+0x4a>
      return osErrorOS;
    }
    portEND_SWITCHING_ISR(taskWoken);
 8005984:	9b03      	ldr	r3, [sp, #12]
 8005986:	b14b      	cbz	r3, 800599c <osTimerStop+0x34>
 8005988:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800598c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005990:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8005994:	f3bf 8f4f 	dsb	sy
 8005998:	f3bf 8f6f 	isb	sy
  osStatus result = osOK;
 800599c:	2000      	movs	r0, #0
  }
#else 
  result = osErrorOS;
#endif 
  return result;
}
 800599e:	b005      	add	sp, #20
 80059a0:	f85d fb04 	ldr.w	pc, [sp], #4
    if (xTimerStop(timer_id, 0) != pdPASS) {
 80059a4:	9300      	str	r3, [sp, #0]
 80059a6:	461a      	mov	r2, r3
 80059a8:	2103      	movs	r1, #3
 80059aa:	f002 f95b 	bl	8007c64 <xTimerGenericCommand>
 80059ae:	2801      	cmp	r0, #1
 80059b0:	d0f4      	beq.n	800599c <osTimerStop+0x34>
      return osErrorOS;
 80059b2:	20ff      	movs	r0, #255	@ 0xff
}
 80059b4:	b005      	add	sp, #20
 80059b6:	f85d fb04 	ldr.w	pc, [sp], #4
 80059ba:	bf00      	nop

080059bc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80059bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80059c0:	4604      	mov	r4, r0
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
 80059c2:	f001 fc69 	bl	8007298 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80059c6:	4a51      	ldr	r2, [pc, #324]	@ (8005b0c <pvPortMalloc+0x150>)
 80059c8:	6815      	ldr	r5, [r2, #0]
 80059ca:	2d00      	cmp	r5, #0
 80059cc:	d035      	beq.n	8005a3a <pvPortMalloc+0x7e>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80059ce:	4b50      	ldr	r3, [pc, #320]	@ (8005b10 <pvPortMalloc+0x154>)
 80059d0:	681e      	ldr	r6, [r3, #0]
 80059d2:	4234      	tst	r4, r6
 80059d4:	d12b      	bne.n	8005a2e <pvPortMalloc+0x72>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80059d6:	b354      	cbz	r4, 8005a2e <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 80059d8:	f104 0008 	add.w	r0, r4, #8

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80059dc:	0764      	lsls	r4, r4, #29
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80059de:	bf1c      	itt	ne
 80059e0:	f020 0007 	bicne.w	r0, r0, #7
 80059e4:	3008      	addne	r0, #8
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80059e6:	b310      	cbz	r0, 8005a2e <pvPortMalloc+0x72>
 80059e8:	f8df e138 	ldr.w	lr, [pc, #312]	@ 8005b24 <pvPortMalloc+0x168>
 80059ec:	f8de c000 	ldr.w	ip, [lr]
 80059f0:	4584      	cmp	ip, r0
 80059f2:	d31c      	bcc.n	8005a2e <pvPortMalloc+0x72>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
 80059f4:	4c47      	ldr	r4, [pc, #284]	@ (8005b14 <pvPortMalloc+0x158>)
 80059f6:	6823      	ldr	r3, [r4, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80059f8:	e003      	b.n	8005a02 <pvPortMalloc+0x46>
 80059fa:	681a      	ldr	r2, [r3, #0]
 80059fc:	b122      	cbz	r2, 8005a08 <pvPortMalloc+0x4c>
 80059fe:	461c      	mov	r4, r3
 8005a00:	4613      	mov	r3, r2
 8005a02:	6859      	ldr	r1, [r3, #4]
 8005a04:	4281      	cmp	r1, r0
 8005a06:	d3f8      	bcc.n	80059fa <pvPortMalloc+0x3e>
					pxBlock = pxBlock->pxNextFreeBlock;
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005a08:	42ab      	cmp	r3, r5
 8005a0a:	d010      	beq.n	8005a2e <pvPortMalloc+0x72>
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005a0c:	681a      	ldr	r2, [r3, #0]
 8005a0e:	6022      	str	r2, [r4, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005a10:	1a0a      	subs	r2, r1, r0
 8005a12:	2a10      	cmp	r2, #16
 8005a14:	d946      	bls.n	8005aa4 <pvPortMalloc+0xe8>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005a16:	181c      	adds	r4, r3, r0
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005a18:	0761      	lsls	r1, r4, #29
 8005a1a:	d02c      	beq.n	8005a76 <pvPortMalloc+0xba>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005a1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a20:	f383 8811 	msr	BASEPRI, r3
 8005a24:	f3bf 8f6f 	isb	sy
 8005a28:	f3bf 8f4f 	dsb	sy
 8005a2c:	e7fe      	b.n	8005a2c <pvPortMalloc+0x70>
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005a2e:	f001 fc3b 	bl	80072a8 <xTaskResumeAll>
void *pvReturn = NULL;
 8005a32:	2400      	movs	r4, #0
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
	return pvReturn;
}
 8005a34:	4620      	mov	r0, r4
 8005a36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005a3a:	4b37      	ldr	r3, [pc, #220]	@ (8005b18 <pvPortMalloc+0x15c>)

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005a3c:	4835      	ldr	r0, [pc, #212]	@ (8005b14 <pvPortMalloc+0x158>)
	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005a3e:	4f34      	ldr	r7, [pc, #208]	@ (8005b10 <pvPortMalloc+0x154>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005a40:	075d      	lsls	r5, r3, #29
	uxAddress -= xHeapStructSize;
 8005a42:	4d36      	ldr	r5, [pc, #216]	@ (8005b1c <pvPortMalloc+0x160>)
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005a44:	bf18      	it	ne
 8005a46:	3307      	addne	r3, #7
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005a48:	f025 0507 	bic.w	r5, r5, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005a4c:	bf18      	it	ne
 8005a4e:	f023 0307 	bicne.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
 8005a52:	6015      	str	r5, [r2, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005a54:	4a32      	ldr	r2, [pc, #200]	@ (8005b20 <pvPortMalloc+0x164>)
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005a56:	6003      	str	r3, [r0, #0]
 8005a58:	4619      	mov	r1, r3
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005a5a:	1aeb      	subs	r3, r5, r3
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005a5c:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005a5e:	4a31      	ldr	r2, [pc, #196]	@ (8005b24 <pvPortMalloc+0x168>)
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005a60:	f04f 4600 	mov.w	r6, #2147483648	@ 0x80000000
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005a64:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005a66:	2200      	movs	r2, #0
 8005a68:	6042      	str	r2, [r0, #4]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005a6a:	603e      	str	r6, [r7, #0]
	pxEnd->pxNextFreeBlock = NULL;
 8005a6c:	e9c5 2200 	strd	r2, r2, [r5]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005a70:	e9c1 5300 	strd	r5, r3, [r1]
}
 8005a74:	e7ad      	b.n	80059d2 <pvPortMalloc+0x16>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005a76:	6062      	str	r2, [r4, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005a78:	4a26      	ldr	r2, [pc, #152]	@ (8005b14 <pvPortMalloc+0x158>)
						pxBlock->xBlockSize = xWantedSize;
 8005a7a:	6058      	str	r0, [r3, #4]
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005a7c:	4617      	mov	r7, r2
 8005a7e:	6812      	ldr	r2, [r2, #0]
 8005a80:	4294      	cmp	r4, r2
 8005a82:	d8fb      	bhi.n	8005a7c <pvPortMalloc+0xc0>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005a84:	6879      	ldr	r1, [r7, #4]
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005a86:	f8d4 8004 	ldr.w	r8, [r4, #4]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005a8a:	eb07 0901 	add.w	r9, r7, r1
 8005a8e:	454c      	cmp	r4, r9
 8005a90:	d028      	beq.n	8005ae4 <pvPortMalloc+0x128>
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005a92:	eb04 0108 	add.w	r1, r4, r8
 8005a96:	428a      	cmp	r2, r1
 8005a98:	d02e      	beq.n	8005af8 <pvPortMalloc+0x13c>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005a9a:	6022      	str	r2, [r4, #0]
 8005a9c:	4601      	mov	r1, r0

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005a9e:	42a7      	cmp	r7, r4
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005aa0:	bf18      	it	ne
 8005aa2:	603c      	strne	r4, [r7, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005aa4:	481e      	ldr	r0, [pc, #120]	@ (8005b20 <pvPortMalloc+0x164>)
 8005aa6:	6804      	ldr	r4, [r0, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005aa8:	ebac 0201 	sub.w	r2, ip, r1
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005aac:	42a2      	cmp	r2, r4
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005aae:	bf38      	it	cc
 8005ab0:	6002      	strcc	r2, [r0, #0]
					xNumberOfSuccessfulAllocations++;
 8005ab2:	481d      	ldr	r0, [pc, #116]	@ (8005b28 <pvPortMalloc+0x16c>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005ab4:	f8ce 2000 	str.w	r2, [lr]
					xNumberOfSuccessfulAllocations++;
 8005ab8:	6802      	ldr	r2, [r0, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005aba:	4331      	orrs	r1, r6
					pxBlock->pxNextFreeBlock = NULL;
 8005abc:	2500      	movs	r5, #0
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005abe:	f103 0408 	add.w	r4, r3, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005ac2:	6059      	str	r1, [r3, #4]
					xNumberOfSuccessfulAllocations++;
 8005ac4:	3201      	adds	r2, #1
					pxBlock->pxNextFreeBlock = NULL;
 8005ac6:	601d      	str	r5, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005ac8:	6002      	str	r2, [r0, #0]
	( void ) xTaskResumeAll();
 8005aca:	f001 fbed 	bl	80072a8 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005ace:	0763      	lsls	r3, r4, #29
 8005ad0:	d0b0      	beq.n	8005a34 <pvPortMalloc+0x78>
 8005ad2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ad6:	f383 8811 	msr	BASEPRI, r3
 8005ada:	f3bf 8f6f 	isb	sy
 8005ade:	f3bf 8f4f 	dsb	sy
 8005ae2:	e7fe      	b.n	8005ae2 <pvPortMalloc+0x126>
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005ae4:	4488      	add	r8, r1
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005ae6:	eb07 0108 	add.w	r1, r7, r8
 8005aea:	428a      	cmp	r2, r1
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005aec:	f8c7 8004 	str.w	r8, [r7, #4]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005af0:	d001      	beq.n	8005af6 <pvPortMalloc+0x13a>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005af2:	6859      	ldr	r1, [r3, #4]
 8005af4:	e7d6      	b.n	8005aa4 <pvPortMalloc+0xe8>
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005af6:	463c      	mov	r4, r7
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005af8:	42aa      	cmp	r2, r5
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005afa:	bf1c      	itt	ne
 8005afc:	6851      	ldrne	r1, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005afe:	6812      	ldrne	r2, [r2, #0]
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005b00:	6022      	str	r2, [r4, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005b02:	bf1c      	itt	ne
 8005b04:	4441      	addne	r1, r8
 8005b06:	6061      	strne	r1, [r4, #4]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005b08:	6859      	ldr	r1, [r3, #4]
 8005b0a:	e7c8      	b.n	8005a9e <pvPortMalloc+0xe2>
 8005b0c:	20001108 	.word	0x20001108
 8005b10:	200010f4 	.word	0x200010f4
 8005b14:	2000110c 	.word	0x2000110c
 8005b18:	20001114 	.word	0x20001114
 8005b1c:	20004d0c 	.word	0x20004d0c
 8005b20:	20001100 	.word	0x20001100
 8005b24:	20001104 	.word	0x20001104
 8005b28:	200010fc 	.word	0x200010fc

08005b2c <vPortFree>:
	if( pv != NULL )
 8005b2c:	b1d0      	cbz	r0, 8005b64 <vPortFree+0x38>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005b2e:	4a2c      	ldr	r2, [pc, #176]	@ (8005be0 <vPortFree+0xb4>)
 8005b30:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8005b34:	6812      	ldr	r2, [r2, #0]
 8005b36:	4213      	tst	r3, r2
 8005b38:	d00b      	beq.n	8005b52 <vPortFree+0x26>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005b3a:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8005b3e:	b191      	cbz	r1, 8005b66 <vPortFree+0x3a>
 8005b40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b44:	f383 8811 	msr	BASEPRI, r3
 8005b48:	f3bf 8f6f 	isb	sy
 8005b4c:	f3bf 8f4f 	dsb	sy
 8005b50:	e7fe      	b.n	8005b50 <vPortFree+0x24>
 8005b52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b56:	f383 8811 	msr	BASEPRI, r3
 8005b5a:	f3bf 8f6f 	isb	sy
 8005b5e:	f3bf 8f4f 	dsb	sy
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005b62:	e7fe      	b.n	8005b62 <vPortFree+0x36>
 8005b64:	4770      	bx	lr
{
 8005b66:	b570      	push	{r4, r5, r6, lr}
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005b68:	ea23 0302 	bic.w	r3, r3, r2
{
 8005b6c:	b082      	sub	sp, #8
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005b6e:	f840 3c04 	str.w	r3, [r0, #-4]
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005b72:	4c1c      	ldr	r4, [pc, #112]	@ (8005be4 <vPortFree+0xb8>)
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005b74:	9001      	str	r0, [sp, #4]
				vTaskSuspendAll();
 8005b76:	f001 fb8f 	bl	8007298 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005b7a:	9801      	ldr	r0, [sp, #4]
 8005b7c:	6822      	ldr	r2, [r4, #0]
 8005b7e:	f850 5c04 	ldr.w	r5, [r0, #-4]
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005b82:	4b19      	ldr	r3, [pc, #100]	@ (8005be8 <vPortFree+0xbc>)
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005b84:	1951      	adds	r1, r2, r5
 8005b86:	6021      	str	r1, [r4, #0]
		puc -= xHeapStructSize;
 8005b88:	f1a0 0208 	sub.w	r2, r0, #8
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005b8c:	4619      	mov	r1, r3
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	429a      	cmp	r2, r3
 8005b92:	d8fb      	bhi.n	8005b8c <vPortFree+0x60>
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005b94:	684e      	ldr	r6, [r1, #4]
 8005b96:	198c      	adds	r4, r1, r6
 8005b98:	42a2      	cmp	r2, r4
 8005b9a:	d011      	beq.n	8005bc0 <vPortFree+0x94>
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005b9c:	eb02 0e05 	add.w	lr, r2, r5
 8005ba0:	4573      	cmp	r3, lr
 8005ba2:	d013      	beq.n	8005bcc <vPortFree+0xa0>
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005ba4:	f840 3c08 	str.w	r3, [r0, #-8]
	if( pxIterator != pxBlockToInsert )
 8005ba8:	4291      	cmp	r1, r2
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005baa:	bf18      	it	ne
 8005bac:	600a      	strne	r2, [r1, #0]
					xNumberOfSuccessfulFrees++;
 8005bae:	4a0f      	ldr	r2, [pc, #60]	@ (8005bec <vPortFree+0xc0>)
 8005bb0:	6813      	ldr	r3, [r2, #0]
 8005bb2:	3301      	adds	r3, #1
 8005bb4:	6013      	str	r3, [r2, #0]
}
 8005bb6:	b002      	add	sp, #8
 8005bb8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
				( void ) xTaskResumeAll();
 8005bbc:	f001 bb74 	b.w	80072a8 <xTaskResumeAll>
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005bc0:	4435      	add	r5, r6
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005bc2:	194a      	adds	r2, r1, r5
 8005bc4:	4293      	cmp	r3, r2
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005bc6:	604d      	str	r5, [r1, #4]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005bc8:	d1f1      	bne.n	8005bae <vPortFree+0x82>
 8005bca:	460a      	mov	r2, r1
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005bcc:	4808      	ldr	r0, [pc, #32]	@ (8005bf0 <vPortFree+0xc4>)
 8005bce:	6800      	ldr	r0, [r0, #0]
 8005bd0:	4283      	cmp	r3, r0
 8005bd2:	d003      	beq.n	8005bdc <vPortFree+0xb0>
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005bd4:	e9d3 0400 	ldrd	r0, r4, [r3]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005bd8:	1963      	adds	r3, r4, r5
 8005bda:	6053      	str	r3, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005bdc:	6010      	str	r0, [r2, #0]
 8005bde:	e7e3      	b.n	8005ba8 <vPortFree+0x7c>
 8005be0:	200010f4 	.word	0x200010f4
 8005be4:	20001104 	.word	0x20001104
 8005be8:	2000110c 	.word	0x2000110c
 8005bec:	200010f8 	.word	0x200010f8
 8005bf0:	20001108 	.word	0x20001108

08005bf4 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005bf4:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005bf8:	f04f 31ff 	mov.w	r1, #4294967295
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005bfc:	2200      	movs	r2, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005bfe:	e9c0 3101 	strd	r3, r1, [r0, #4]
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005c02:	e9c0 3303 	strd	r3, r3, [r0, #12]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005c06:	6002      	str	r2, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005c08:	4770      	bx	lr
 8005c0a:	bf00      	nop

08005c0c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005c0c:	2300      	movs	r3, #0
 8005c0e:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005c10:	4770      	bx	lr
 8005c12:	bf00      	nop

08005c14 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8005c14:	6842      	ldr	r2, [r0, #4]
	pxIndex->pxPrevious = pxNewListItem;

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 8005c16:	6803      	ldr	r3, [r0, #0]
{
 8005c18:	b410      	push	{r4}
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005c1a:	6894      	ldr	r4, [r2, #8]
	( pxList->uxNumberOfItems )++;
 8005c1c:	3301      	adds	r3, #1
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005c1e:	e9c1 2401 	strd	r2, r4, [r1, #4]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005c22:	6061      	str	r1, [r4, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005c24:	6091      	str	r1, [r2, #8]
}
 8005c26:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxNewListItem->pxContainer = pxList;
 8005c2a:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8005c2c:	6003      	str	r3, [r0, #0]
}
 8005c2e:	4770      	bx	lr

08005c30 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005c30:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005c32:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005c34:	1c6b      	adds	r3, r5, #1
 8005c36:	d010      	beq.n	8005c5a <vListInsert+0x2a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005c38:	f100 0308 	add.w	r3, r0, #8
 8005c3c:	461c      	mov	r4, r3
 8005c3e:	685b      	ldr	r3, [r3, #4]
 8005c40:	681a      	ldr	r2, [r3, #0]
 8005c42:	42aa      	cmp	r2, r5
 8005c44:	d9fa      	bls.n	8005c3c <vListInsert+0xc>

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 8005c46:	6802      	ldr	r2, [r0, #0]
	pxNewListItem->pxNext = pxIterator->pxNext;
 8005c48:	604b      	str	r3, [r1, #4]
	( pxList->uxNumberOfItems )++;
 8005c4a:	3201      	adds	r2, #1
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005c4c:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005c4e:	608c      	str	r4, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8005c50:	6061      	str	r1, [r4, #4]
	pxNewListItem->pxContainer = pxList;
 8005c52:	6108      	str	r0, [r1, #16]
}
 8005c54:	bc30      	pop	{r4, r5}
	( pxList->uxNumberOfItems )++;
 8005c56:	6002      	str	r2, [r0, #0]
}
 8005c58:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 8005c5a:	6904      	ldr	r4, [r0, #16]
	pxNewListItem->pxNext = pxIterator->pxNext;
 8005c5c:	6863      	ldr	r3, [r4, #4]
 8005c5e:	e7f2      	b.n	8005c46 <vListInsert+0x16>

08005c60 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005c60:	6903      	ldr	r3, [r0, #16]
{
 8005c62:	b410      	push	{r4}

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005c64:	e9d0 1201 	ldrd	r1, r2, [r0, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005c68:	685c      	ldr	r4, [r3, #4]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005c6a:	608a      	str	r2, [r1, #8]
	if( pxList->pxIndex == pxItemToRemove )
 8005c6c:	4284      	cmp	r4, r0
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005c6e:	6051      	str	r1, [r2, #4]
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005c70:	bf08      	it	eq
 8005c72:	605a      	streq	r2, [r3, #4]
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
	( pxList->uxNumberOfItems )--;
 8005c74:	681a      	ldr	r2, [r3, #0]

	return pxList->uxNumberOfItems;
}
 8005c76:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxItemToRemove->pxContainer = NULL;
 8005c7a:	2100      	movs	r1, #0
	( pxList->uxNumberOfItems )--;
 8005c7c:	3a01      	subs	r2, #1
	pxItemToRemove->pxContainer = NULL;
 8005c7e:	6101      	str	r1, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8005c80:	601a      	str	r2, [r3, #0]
	return pxList->uxNumberOfItems;
 8005c82:	6818      	ldr	r0, [r3, #0]
}
 8005c84:	4770      	bx	lr
 8005c86:	bf00      	nop

08005c88 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005c88:	4808      	ldr	r0, [pc, #32]	@ (8005cac <prvPortStartFirstTask+0x24>)
 8005c8a:	6800      	ldr	r0, [r0, #0]
 8005c8c:	6800      	ldr	r0, [r0, #0]
 8005c8e:	f380 8808 	msr	MSP, r0
 8005c92:	f04f 0000 	mov.w	r0, #0
 8005c96:	f380 8814 	msr	CONTROL, r0
 8005c9a:	b662      	cpsie	i
 8005c9c:	b661      	cpsie	f
 8005c9e:	f3bf 8f4f 	dsb	sy
 8005ca2:	f3bf 8f6f 	isb	sy
 8005ca6:	df00      	svc	0
 8005ca8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005caa:	0000      	.short	0x0000
 8005cac:	e000ed08 	.word	0xe000ed08

08005cb0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005cb0:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8005cc0 <vPortEnableVFP+0x10>
 8005cb4:	6801      	ldr	r1, [r0, #0]
 8005cb6:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8005cba:	6001      	str	r1, [r0, #0]
 8005cbc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005cbe:	0000      	.short	0x0000
 8005cc0:	e000ed88 	.word	0xe000ed88

08005cc4 <prvTaskExitError>:
	configASSERT( uxCriticalNesting == ~0UL );
 8005cc4:	4b0e      	ldr	r3, [pc, #56]	@ (8005d00 <prvTaskExitError+0x3c>)
 8005cc6:	681b      	ldr	r3, [r3, #0]
{
 8005cc8:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 8005cca:	2200      	movs	r2, #0
	configASSERT( uxCriticalNesting == ~0UL );
 8005ccc:	3301      	adds	r3, #1
volatile uint32_t ulDummy = 0;
 8005cce:	9201      	str	r2, [sp, #4]
	configASSERT( uxCriticalNesting == ~0UL );
 8005cd0:	d008      	beq.n	8005ce4 <prvTaskExitError+0x20>
 8005cd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cd6:	f383 8811 	msr	BASEPRI, r3
 8005cda:	f3bf 8f6f 	isb	sy
 8005cde:	f3bf 8f4f 	dsb	sy
 8005ce2:	e7fe      	b.n	8005ce2 <prvTaskExitError+0x1e>
 8005ce4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ce8:	f383 8811 	msr	BASEPRI, r3
 8005cec:	f3bf 8f6f 	isb	sy
 8005cf0:	f3bf 8f4f 	dsb	sy
	while( ulDummy == 0 )
 8005cf4:	9b01      	ldr	r3, [sp, #4]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d0fc      	beq.n	8005cf4 <prvTaskExitError+0x30>
}
 8005cfa:	b002      	add	sp, #8
 8005cfc:	4770      	bx	lr
 8005cfe:	bf00      	nop
 8005d00:	2000057c 	.word	0x2000057c

08005d04 <pxPortInitialiseStack>:
{
 8005d04:	b410      	push	{r4}
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005d06:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005d0a:	4c07      	ldr	r4, [pc, #28]	@ (8005d28 <pxPortInitialiseStack+0x24>)
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005d0c:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005d10:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005d14:	f06f 0302 	mvn.w	r3, #2
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005d18:	e940 4103 	strd	r4, r1, [r0, #-12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005d1c:	e940 3209 	strd	r3, r2, [r0, #-36]	@ 0x24
}
 8005d20:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005d24:	3844      	subs	r0, #68	@ 0x44
 8005d26:	4770      	bx	lr
 8005d28:	08005cc5 	.word	0x08005cc5
 8005d2c:	00000000 	.word	0x00000000

08005d30 <SVC_Handler>:
	__asm volatile (
 8005d30:	4b07      	ldr	r3, [pc, #28]	@ (8005d50 <pxCurrentTCBConst2>)
 8005d32:	6819      	ldr	r1, [r3, #0]
 8005d34:	6808      	ldr	r0, [r1, #0]
 8005d36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d3a:	f380 8809 	msr	PSP, r0
 8005d3e:	f3bf 8f6f 	isb	sy
 8005d42:	f04f 0000 	mov.w	r0, #0
 8005d46:	f380 8811 	msr	BASEPRI, r0
 8005d4a:	4770      	bx	lr
 8005d4c:	f3af 8000 	nop.w

08005d50 <pxCurrentTCBConst2>:
 8005d50:	20004e84 	.word	0x20004e84

08005d54 <vPortEnterCritical>:
 8005d54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d58:	f383 8811 	msr	BASEPRI, r3
 8005d5c:	f3bf 8f6f 	isb	sy
 8005d60:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8005d64:	4a0b      	ldr	r2, [pc, #44]	@ (8005d94 <vPortEnterCritical+0x40>)
 8005d66:	6813      	ldr	r3, [r2, #0]
 8005d68:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 8005d6a:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 8005d6c:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 8005d6e:	d000      	beq.n	8005d72 <vPortEnterCritical+0x1e>
}
 8005d70:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005d72:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8005d76:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	@ 0xd04
 8005d7a:	b2db      	uxtb	r3, r3
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d0f7      	beq.n	8005d70 <vPortEnterCritical+0x1c>
 8005d80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d84:	f383 8811 	msr	BASEPRI, r3
 8005d88:	f3bf 8f6f 	isb	sy
 8005d8c:	f3bf 8f4f 	dsb	sy
 8005d90:	e7fe      	b.n	8005d90 <vPortEnterCritical+0x3c>
 8005d92:	bf00      	nop
 8005d94:	2000057c 	.word	0x2000057c

08005d98 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8005d98:	4a08      	ldr	r2, [pc, #32]	@ (8005dbc <vPortExitCritical+0x24>)
 8005d9a:	6813      	ldr	r3, [r2, #0]
 8005d9c:	b943      	cbnz	r3, 8005db0 <vPortExitCritical+0x18>
 8005d9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005da2:	f383 8811 	msr	BASEPRI, r3
 8005da6:	f3bf 8f6f 	isb	sy
 8005daa:	f3bf 8f4f 	dsb	sy
 8005dae:	e7fe      	b.n	8005dae <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8005db0:	3b01      	subs	r3, #1
 8005db2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005db4:	b90b      	cbnz	r3, 8005dba <vPortExitCritical+0x22>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005db6:	f383 8811 	msr	BASEPRI, r3
}
 8005dba:	4770      	bx	lr
 8005dbc:	2000057c 	.word	0x2000057c

08005dc0 <PendSV_Handler>:
	__asm volatile
 8005dc0:	f3ef 8009 	mrs	r0, PSP
 8005dc4:	f3bf 8f6f 	isb	sy
 8005dc8:	4b15      	ldr	r3, [pc, #84]	@ (8005e20 <pxCurrentTCBConst>)
 8005dca:	681a      	ldr	r2, [r3, #0]
 8005dcc:	f01e 0f10 	tst.w	lr, #16
 8005dd0:	bf08      	it	eq
 8005dd2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005dd6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dda:	6010      	str	r0, [r2, #0]
 8005ddc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005de0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005de4:	f380 8811 	msr	BASEPRI, r0
 8005de8:	f3bf 8f4f 	dsb	sy
 8005dec:	f3bf 8f6f 	isb	sy
 8005df0:	f001 fa80 	bl	80072f4 <vTaskSwitchContext>
 8005df4:	f04f 0000 	mov.w	r0, #0
 8005df8:	f380 8811 	msr	BASEPRI, r0
 8005dfc:	bc09      	pop	{r0, r3}
 8005dfe:	6819      	ldr	r1, [r3, #0]
 8005e00:	6808      	ldr	r0, [r1, #0]
 8005e02:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e06:	f01e 0f10 	tst.w	lr, #16
 8005e0a:	bf08      	it	eq
 8005e0c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005e10:	f380 8809 	msr	PSP, r0
 8005e14:	f3bf 8f6f 	isb	sy
 8005e18:	4770      	bx	lr
 8005e1a:	bf00      	nop
 8005e1c:	f3af 8000 	nop.w

08005e20 <pxCurrentTCBConst>:
 8005e20:	20004e84 	.word	0x20004e84

08005e24 <SysTick_Handler>:
{
 8005e24:	b508      	push	{r3, lr}
	__asm volatile
 8005e26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e2a:	f383 8811 	msr	BASEPRI, r3
 8005e2e:	f3bf 8f6f 	isb	sy
 8005e32:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 8005e36:	f001 fa4d 	bl	80072d4 <xTaskIncrementTick>
 8005e3a:	b128      	cbz	r0, 8005e48 <SysTick_Handler+0x24>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005e3c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8005e40:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e44:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
	__asm volatile
 8005e48:	2300      	movs	r3, #0
 8005e4a:	f383 8811 	msr	BASEPRI, r3
}
 8005e4e:	bd08      	pop	{r3, pc}

08005e50 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005e50:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8005e54:	4a48      	ldr	r2, [pc, #288]	@ (8005f78 <xPortStartScheduler+0x128>)
 8005e56:	f8d3 1d00 	ldr.w	r1, [r3, #3328]	@ 0xd00
 8005e5a:	4291      	cmp	r1, r2
 8005e5c:	d041      	beq.n	8005ee2 <xPortStartScheduler+0x92>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005e5e:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 8005e62:	4b46      	ldr	r3, [pc, #280]	@ (8005f7c <xPortStartScheduler+0x12c>)
 8005e64:	429a      	cmp	r2, r3
 8005e66:	d033      	beq.n	8005ed0 <xPortStartScheduler+0x80>
{
 8005e68:	b570      	push	{r4, r5, r6, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005e6a:	4b45      	ldr	r3, [pc, #276]	@ (8005f80 <xPortStartScheduler+0x130>)
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005e6c:	4c45      	ldr	r4, [pc, #276]	@ (8005f84 <xPortStartScheduler+0x134>)
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005e6e:	781a      	ldrb	r2, [r3, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005e70:	4845      	ldr	r0, [pc, #276]	@ (8005f88 <xPortStartScheduler+0x138>)
{
 8005e72:	b084      	sub	sp, #16
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005e74:	21ff      	movs	r1, #255	@ 0xff
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005e76:	b2d2      	uxtb	r2, r2
 8005e78:	9202      	str	r2, [sp, #8]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005e7a:	7019      	strb	r1, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005e7c:	781b      	ldrb	r3, [r3, #0]
 8005e7e:	b2db      	uxtb	r3, r3
 8005e80:	f88d 3007 	strb.w	r3, [sp, #7]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005e84:	f89d 3007 	ldrb.w	r3, [sp, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005e88:	f89d 2007 	ldrb.w	r2, [sp, #7]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005e8c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005e90:	2107      	movs	r1, #7
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005e92:	0612      	lsls	r2, r2, #24
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005e94:	7023      	strb	r3, [r4, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005e96:	6001      	str	r1, [r0, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005e98:	bf48      	it	mi
 8005e9a:	2206      	movmi	r2, #6
 8005e9c:	d50f      	bpl.n	8005ebe <xPortStartScheduler+0x6e>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005e9e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8005ea2:	005b      	lsls	r3, r3, #1
 8005ea4:	b2db      	uxtb	r3, r3
 8005ea6:	f88d 3007 	strb.w	r3, [sp, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005eaa:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8005eae:	061b      	lsls	r3, r3, #24
 8005eb0:	4611      	mov	r1, r2
 8005eb2:	f102 32ff 	add.w	r2, r2, #4294967295
 8005eb6:	d4f2      	bmi.n	8005e9e <xPortStartScheduler+0x4e>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005eb8:	2903      	cmp	r1, #3
 8005eba:	d01b      	beq.n	8005ef4 <xPortStartScheduler+0xa4>
 8005ebc:	6001      	str	r1, [r0, #0]
	__asm volatile
 8005ebe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ec2:	f383 8811 	msr	BASEPRI, r3
 8005ec6:	f3bf 8f6f 	isb	sy
 8005eca:	f3bf 8f4f 	dsb	sy
 8005ece:	e7fe      	b.n	8005ece <xPortStartScheduler+0x7e>
 8005ed0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ed4:	f383 8811 	msr	BASEPRI, r3
 8005ed8:	f3bf 8f6f 	isb	sy
 8005edc:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005ee0:	e7fe      	b.n	8005ee0 <xPortStartScheduler+0x90>
 8005ee2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ee6:	f383 8811 	msr	BASEPRI, r3
 8005eea:	f3bf 8f6f 	isb	sy
 8005eee:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005ef2:	e7fe      	b.n	8005ef2 <xPortStartScheduler+0xa2>
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005ef4:	9b02      	ldr	r3, [sp, #8]
 8005ef6:	4a22      	ldr	r2, [pc, #136]	@ (8005f80 <xPortStartScheduler+0x130>)
	uxCriticalNesting = 0;
 8005ef8:	4d24      	ldr	r5, [pc, #144]	@ (8005f8c <xPortStartScheduler+0x13c>)
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005efa:	f04f 24e0 	mov.w	r4, #3758153728	@ 0xe000e000
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005efe:	f44f 7140 	mov.w	r1, #768	@ 0x300
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005f02:	b2db      	uxtb	r3, r3
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005f04:	6001      	str	r1, [r0, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005f06:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005f08:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 8005f0c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005f10:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005f14:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 8005f18:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005f1c:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	uxCriticalNesting = 0;
 8005f20:	2600      	movs	r6, #0
	vPortSetupTimerInterrupt();
 8005f22:	f7fc fd93 	bl	8002a4c <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8005f26:	602e      	str	r6, [r5, #0]
	vPortEnableVFP();
 8005f28:	f7ff fec2 	bl	8005cb0 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005f2c:	f8d4 3f34 	ldr.w	r3, [r4, #3892]	@ 0xf34
 8005f30:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8005f34:	f8c4 3f34 	str.w	r3, [r4, #3892]	@ 0xf34
	prvPortStartFirstTask();
 8005f38:	f7ff fea6 	bl	8005c88 <prvPortStartFirstTask>
	vTaskSwitchContext();
 8005f3c:	f001 f9da 	bl	80072f4 <vTaskSwitchContext>
	configASSERT( uxCriticalNesting == ~0UL );
 8005f40:	682b      	ldr	r3, [r5, #0]
volatile uint32_t ulDummy = 0;
 8005f42:	9603      	str	r6, [sp, #12]
	configASSERT( uxCriticalNesting == ~0UL );
 8005f44:	3301      	adds	r3, #1
 8005f46:	d008      	beq.n	8005f5a <xPortStartScheduler+0x10a>
 8005f48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f4c:	f383 8811 	msr	BASEPRI, r3
 8005f50:	f3bf 8f6f 	isb	sy
 8005f54:	f3bf 8f4f 	dsb	sy
 8005f58:	e7fe      	b.n	8005f58 <xPortStartScheduler+0x108>
 8005f5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f5e:	f383 8811 	msr	BASEPRI, r3
 8005f62:	f3bf 8f6f 	isb	sy
 8005f66:	f3bf 8f4f 	dsb	sy
	while( ulDummy == 0 )
 8005f6a:	9b03      	ldr	r3, [sp, #12]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d0fc      	beq.n	8005f6a <xPortStartScheduler+0x11a>
}
 8005f70:	2000      	movs	r0, #0
 8005f72:	b004      	add	sp, #16
 8005f74:	bd70      	pop	{r4, r5, r6, pc}
 8005f76:	bf00      	nop
 8005f78:	410fc271 	.word	0x410fc271
 8005f7c:	410fc270 	.word	0x410fc270
 8005f80:	e000e400 	.word	0xe000e400
 8005f84:	20004d18 	.word	0x20004d18
 8005f88:	20004d14 	.word	0x20004d14
 8005f8c:	2000057c 	.word	0x2000057c

08005f90 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005f90:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005f94:	2b0f      	cmp	r3, #15
 8005f96:	d90e      	bls.n	8005fb6 <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005f98:	4911      	ldr	r1, [pc, #68]	@ (8005fe0 <vPortValidateInterruptPriority+0x50>)
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005f9a:	4a12      	ldr	r2, [pc, #72]	@ (8005fe4 <vPortValidateInterruptPriority+0x54>)
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005f9c:	5c5b      	ldrb	r3, [r3, r1]
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005f9e:	7812      	ldrb	r2, [r2, #0]
 8005fa0:	429a      	cmp	r2, r3
 8005fa2:	d908      	bls.n	8005fb6 <vPortValidateInterruptPriority+0x26>
 8005fa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fa8:	f383 8811 	msr	BASEPRI, r3
 8005fac:	f3bf 8f6f 	isb	sy
 8005fb0:	f3bf 8f4f 	dsb	sy
 8005fb4:	e7fe      	b.n	8005fb4 <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005fb6:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8005fba:	4a0b      	ldr	r2, [pc, #44]	@ (8005fe8 <vPortValidateInterruptPriority+0x58>)
 8005fbc:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	@ 0xd0c
 8005fc0:	6812      	ldr	r2, [r2, #0]
 8005fc2:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005fc6:	4293      	cmp	r3, r2
 8005fc8:	d908      	bls.n	8005fdc <vPortValidateInterruptPriority+0x4c>
 8005fca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fce:	f383 8811 	msr	BASEPRI, r3
 8005fd2:	f3bf 8f6f 	isb	sy
 8005fd6:	f3bf 8f4f 	dsb	sy
 8005fda:	e7fe      	b.n	8005fda <vPortValidateInterruptPriority+0x4a>
	}
 8005fdc:	4770      	bx	lr
 8005fde:	bf00      	nop
 8005fe0:	e000e3f0 	.word	0xe000e3f0
 8005fe4:	20004d18 	.word	0x20004d18
 8005fe8:	20004d14 	.word	0x20004d14

08005fec <prvCopyDataToQueue>:

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005fec:	6c03      	ldr	r3, [r0, #64]	@ 0x40
{
 8005fee:	b570      	push	{r4, r5, r6, lr}
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005ff0:	6b85      	ldr	r5, [r0, #56]	@ 0x38
{
 8005ff2:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005ff4:	b92b      	cbnz	r3, 8006002 <prvCopyDataToQueue+0x16>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005ff6:	6806      	ldr	r6, [r0, #0]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005ff8:	3501      	adds	r5, #1
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005ffa:	b35e      	cbz	r6, 8006054 <prvCopyDataToQueue+0x68>
BaseType_t xReturn = pdFALSE;
 8005ffc:	4618      	mov	r0, r3
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005ffe:	63a5      	str	r5, [r4, #56]	@ 0x38

	return xReturn;
}
 8006000:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 8006002:	4616      	mov	r6, r2
 8006004:	b982      	cbnz	r2, 8006028 <prvCopyDataToQueue+0x3c>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006006:	461a      	mov	r2, r3
 8006008:	6840      	ldr	r0, [r0, #4]
 800600a:	f003 fde9 	bl	8009be0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800600e:	6863      	ldr	r3, [r4, #4]
 8006010:	6c21      	ldr	r1, [r4, #64]	@ 0x40
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006012:	68a2      	ldr	r2, [r4, #8]
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006014:	440b      	add	r3, r1
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006016:	4293      	cmp	r3, r2
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006018:	6063      	str	r3, [r4, #4]
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800601a:	bf24      	itt	cs
 800601c:	6823      	ldrcs	r3, [r4, #0]
 800601e:	6063      	strcs	r3, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006020:	3501      	adds	r5, #1
BaseType_t xReturn = pdFALSE;
 8006022:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006024:	63a5      	str	r5, [r4, #56]	@ 0x38
}
 8006026:	bd70      	pop	{r4, r5, r6, pc}
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006028:	461a      	mov	r2, r3
 800602a:	68c0      	ldr	r0, [r0, #12]
 800602c:	f003 fdd8 	bl	8009be0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006030:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8006032:	68e3      	ldr	r3, [r4, #12]
 8006034:	4251      	negs	r1, r2
 8006036:	1a9b      	subs	r3, r3, r2
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006038:	6822      	ldr	r2, [r4, #0]
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800603a:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800603c:	4293      	cmp	r3, r2
 800603e:	d202      	bcs.n	8006046 <prvCopyDataToQueue+0x5a>
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006040:	68a3      	ldr	r3, [r4, #8]
 8006042:	440b      	add	r3, r1
 8006044:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 8006046:	2e02      	cmp	r6, #2
 8006048:	d1ea      	bne.n	8006020 <prvCopyDataToQueue+0x34>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800604a:	2d01      	cmp	r5, #1
 800604c:	bf38      	it	cc
 800604e:	2501      	movcc	r5, #1
BaseType_t xReturn = pdFALSE;
 8006050:	2000      	movs	r0, #0
 8006052:	e7d4      	b.n	8005ffe <prvCopyDataToQueue+0x12>
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006054:	6880      	ldr	r0, [r0, #8]
 8006056:	f001 fae1 	bl	800761c <xTaskPriorityDisinherit>
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800605a:	60a6      	str	r6, [r4, #8]
 800605c:	e7cf      	b.n	8005ffe <prvCopyDataToQueue+0x12>
 800605e:	bf00      	nop

08006060 <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006060:	b940      	cbnz	r0, 8006074 <xQueueGenericCreateStatic+0x14>
 8006062:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006066:	f383 8811 	msr	BASEPRI, r3
 800606a:	f3bf 8f6f 	isb	sy
 800606e:	f3bf 8f4f 	dsb	sy
 8006072:	e7fe      	b.n	8006072 <xQueueGenericCreateStatic+0x12>
	{
 8006074:	b510      	push	{r4, lr}
 8006076:	461c      	mov	r4, r3
 8006078:	b082      	sub	sp, #8
		configASSERT( pxStaticQueue != NULL );
 800607a:	b183      	cbz	r3, 800609e <xQueueGenericCreateStatic+0x3e>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800607c:	2a00      	cmp	r2, #0
 800607e:	d048      	beq.n	8006112 <xQueueGenericCreateStatic+0xb2>
 8006080:	b1b1      	cbz	r1, 80060b0 <xQueueGenericCreateStatic+0x50>
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006082:	2348      	movs	r3, #72	@ 0x48
 8006084:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006086:	9b01      	ldr	r3, [sp, #4]
 8006088:	2b48      	cmp	r3, #72	@ 0x48
 800608a:	d01a      	beq.n	80060c2 <xQueueGenericCreateStatic+0x62>
 800608c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006090:	f383 8811 	msr	BASEPRI, r3
 8006094:	f3bf 8f6f 	isb	sy
 8006098:	f3bf 8f4f 	dsb	sy
 800609c:	e7fe      	b.n	800609c <xQueueGenericCreateStatic+0x3c>
 800609e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060a2:	f383 8811 	msr	BASEPRI, r3
 80060a6:	f3bf 8f6f 	isb	sy
 80060aa:	f3bf 8f4f 	dsb	sy
		configASSERT( pxStaticQueue != NULL );
 80060ae:	e7fe      	b.n	80060ae <xQueueGenericCreateStatic+0x4e>
 80060b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060b4:	f383 8811 	msr	BASEPRI, r3
 80060b8:	f3bf 8f6f 	isb	sy
 80060bc:	f3bf 8f4f 	dsb	sy
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80060c0:	e7fe      	b.n	80060c0 <xQueueGenericCreateStatic+0x60>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80060c2:	9b01      	ldr	r3, [sp, #4]
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80060c4:	6022      	str	r2, [r4, #0]
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80060c6:	2301      	movs	r3, #1
	pxNewQueue->uxItemSize = uxItemSize;
 80060c8:	e9c4 010f 	strd	r0, r1, [r4, #60]	@ 0x3c
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80060cc:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
	taskENTER_CRITICAL();
 80060d0:	f7ff fe40 	bl	8005d54 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80060d4:	e9d4 230f 	ldrd	r2, r3, [r4, #60]	@ 0x3c
 80060d8:	6821      	ldr	r1, [r4, #0]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80060da:	6061      	str	r1, [r4, #4]
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80060dc:	fb03 f202 	mul.w	r2, r3, r2
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80060e0:	1ad3      	subs	r3, r2, r3
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80060e2:	440a      	add	r2, r1
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80060e4:	440b      	add	r3, r1
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80060e6:	60a2      	str	r2, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80060e8:	2000      	movs	r0, #0
		pxQueue->cRxLock = queueUNLOCKED;
 80060ea:	22ff      	movs	r2, #255	@ 0xff
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80060ec:	63a0      	str	r0, [r4, #56]	@ 0x38
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80060ee:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80060f0:	f884 2044 	strb.w	r2, [r4, #68]	@ 0x44
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80060f4:	f104 0010 	add.w	r0, r4, #16
		pxQueue->cTxLock = queueUNLOCKED;
 80060f8:	f884 2045 	strb.w	r2, [r4, #69]	@ 0x45
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80060fc:	f7ff fd7a 	bl	8005bf4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006100:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8006104:	f7ff fd76 	bl	8005bf4 <vListInitialise>
	taskEXIT_CRITICAL();
 8006108:	f7ff fe46 	bl	8005d98 <vPortExitCritical>
	}
 800610c:	4620      	mov	r0, r4
 800610e:	b002      	add	sp, #8
 8006110:	bd10      	pop	{r4, pc}
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006112:	b939      	cbnz	r1, 8006124 <xQueueGenericCreateStatic+0xc4>
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006114:	2348      	movs	r3, #72	@ 0x48
 8006116:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006118:	9b01      	ldr	r3, [sp, #4]
 800611a:	2b48      	cmp	r3, #72	@ 0x48
 800611c:	d1b6      	bne.n	800608c <xQueueGenericCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800611e:	9b01      	ldr	r3, [sp, #4]
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006120:	4622      	mov	r2, r4
 8006122:	e7cf      	b.n	80060c4 <xQueueGenericCreateStatic+0x64>
 8006124:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006128:	f383 8811 	msr	BASEPRI, r3
 800612c:	f3bf 8f6f 	isb	sy
 8006130:	f3bf 8f4f 	dsb	sy
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006134:	e7fe      	b.n	8006134 <xQueueGenericCreateStatic+0xd4>
 8006136:	bf00      	nop

08006138 <xQueueGenericSend>:
{
 8006138:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800613c:	b085      	sub	sp, #20
 800613e:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 8006140:	2800      	cmp	r0, #0
 8006142:	d043      	beq.n	80061cc <xQueueGenericSend+0x94>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006144:	4688      	mov	r8, r1
 8006146:	461f      	mov	r7, r3
 8006148:	4604      	mov	r4, r0
 800614a:	b399      	cbz	r1, 80061b4 <xQueueGenericSend+0x7c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800614c:	2f02      	cmp	r7, #2
 800614e:	d10b      	bne.n	8006168 <xQueueGenericSend+0x30>
 8006150:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8006152:	2b01      	cmp	r3, #1
 8006154:	d008      	beq.n	8006168 <xQueueGenericSend+0x30>
 8006156:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800615a:	f383 8811 	msr	BASEPRI, r3
 800615e:	f3bf 8f6f 	isb	sy
 8006162:	f3bf 8f4f 	dsb	sy
 8006166:	e7fe      	b.n	8006166 <xQueueGenericSend+0x2e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006168:	f001 fa48 	bl	80075fc <xTaskGetSchedulerState>
 800616c:	2800      	cmp	r0, #0
 800616e:	d036      	beq.n	80061de <xQueueGenericSend+0xa6>
		taskENTER_CRITICAL();
 8006170:	f7ff fdf0 	bl	8005d54 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006174:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8006176:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8006178:	429a      	cmp	r2, r3
 800617a:	d301      	bcc.n	8006180 <xQueueGenericSend+0x48>
 800617c:	2f02      	cmp	r7, #2
 800617e:	d13a      	bne.n	80061f6 <xQueueGenericSend+0xbe>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006180:	463a      	mov	r2, r7
 8006182:	4641      	mov	r1, r8
 8006184:	4620      	mov	r0, r4
 8006186:	f7ff ff31 	bl	8005fec <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800618a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800618c:	2b00      	cmp	r3, #0
 800618e:	f040 814b 	bne.w	8006428 <xQueueGenericSend+0x2f0>
					else if( xYieldRequired != pdFALSE )
 8006192:	b148      	cbz	r0, 80061a8 <xQueueGenericSend+0x70>
						queueYIELD_IF_USING_PREEMPTION();
 8006194:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8006198:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800619c:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80061a0:	f3bf 8f4f 	dsb	sy
 80061a4:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 80061a8:	f7ff fdf6 	bl	8005d98 <vPortExitCritical>
				return pdPASS;
 80061ac:	2001      	movs	r0, #1
}
 80061ae:	b005      	add	sp, #20
 80061b0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80061b4:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d0c8      	beq.n	800614c <xQueueGenericSend+0x14>
 80061ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061be:	f383 8811 	msr	BASEPRI, r3
 80061c2:	f3bf 8f6f 	isb	sy
 80061c6:	f3bf 8f4f 	dsb	sy
 80061ca:	e7fe      	b.n	80061ca <xQueueGenericSend+0x92>
 80061cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061d0:	f383 8811 	msr	BASEPRI, r3
 80061d4:	f3bf 8f6f 	isb	sy
 80061d8:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 80061dc:	e7fe      	b.n	80061dc <xQueueGenericSend+0xa4>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80061de:	9b01      	ldr	r3, [sp, #4]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d0c5      	beq.n	8006170 <xQueueGenericSend+0x38>
 80061e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061e8:	f383 8811 	msr	BASEPRI, r3
 80061ec:	f3bf 8f6f 	isb	sy
 80061f0:	f3bf 8f4f 	dsb	sy
 80061f4:	e7fe      	b.n	80061f4 <xQueueGenericSend+0xbc>
 80061f6:	2200      	movs	r2, #0
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80061f8:	f104 0624 	add.w	r6, r4, #36	@ 0x24
				if( xTicksToWait == ( TickType_t ) 0 )
 80061fc:	9b01      	ldr	r3, [sp, #4]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	f000 80d1 	beq.w	80063a6 <xQueueGenericSend+0x26e>
				else if( xEntryTimeSet == pdFALSE )
 8006204:	2a00      	cmp	r2, #0
 8006206:	f000 80ca 	beq.w	800639e <xQueueGenericSend+0x266>
		taskEXIT_CRITICAL();
 800620a:	f7ff fdc5 	bl	8005d98 <vPortExitCritical>
		vTaskSuspendAll();
 800620e:	f001 f843 	bl	8007298 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006212:	f7ff fd9f 	bl	8005d54 <vPortEnterCritical>
 8006216:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800621a:	2bff      	cmp	r3, #255	@ 0xff
 800621c:	bf04      	itt	eq
 800621e:	2300      	moveq	r3, #0
 8006220:	f884 3044 	strbeq.w	r3, [r4, #68]	@ 0x44
 8006224:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8006228:	2bff      	cmp	r3, #255	@ 0xff
 800622a:	bf04      	itt	eq
 800622c:	2300      	moveq	r3, #0
 800622e:	f884 3045 	strbeq.w	r3, [r4, #69]	@ 0x45
 8006232:	f7ff fdb1 	bl	8005d98 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006236:	a901      	add	r1, sp, #4
 8006238:	a802      	add	r0, sp, #8
 800623a:	f001 f997 	bl	800756c <xTaskCheckForTimeOut>
 800623e:	2800      	cmp	r0, #0
 8006240:	f040 80b5 	bne.w	80063ae <xQueueGenericSend+0x276>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006244:	f7ff fd86 	bl	8005d54 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006248:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800624a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800624c:	429a      	cmp	r2, r3
 800624e:	d04c      	beq.n	80062ea <xQueueGenericSend+0x1b2>
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8006250:	f7ff fda2 	bl	8005d98 <vPortExitCritical>
	taskENTER_CRITICAL();
 8006254:	f7ff fd7e 	bl	8005d54 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8006258:	f894 2045 	ldrb.w	r2, [r4, #69]	@ 0x45
 800625c:	b255      	sxtb	r5, r2
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800625e:	2d00      	cmp	r5, #0
 8006260:	dc04      	bgt.n	800626c <xQueueGenericSend+0x134>
 8006262:	e011      	b.n	8006288 <xQueueGenericSend+0x150>
			--cTxLock;
 8006264:	1e6a      	subs	r2, r5, #1
 8006266:	b2d3      	uxtb	r3, r2
 8006268:	b255      	sxtb	r5, r2
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800626a:	b16b      	cbz	r3, 8006288 <xQueueGenericSend+0x150>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800626c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800626e:	4630      	mov	r0, r6
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006270:	b153      	cbz	r3, 8006288 <xQueueGenericSend+0x150>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006272:	f001 f92b 	bl	80074cc <xTaskRemoveFromEventList>
 8006276:	2800      	cmp	r0, #0
 8006278:	d0f4      	beq.n	8006264 <xQueueGenericSend+0x12c>
						vTaskMissedYield();
 800627a:	f001 f9b9 	bl	80075f0 <vTaskMissedYield>
			--cTxLock;
 800627e:	1e6a      	subs	r2, r5, #1
 8006280:	b2d3      	uxtb	r3, r2
 8006282:	b255      	sxtb	r5, r2
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006284:	2b00      	cmp	r3, #0
 8006286:	d1f1      	bne.n	800626c <xQueueGenericSend+0x134>
		pxQueue->cTxLock = queueUNLOCKED;
 8006288:	23ff      	movs	r3, #255	@ 0xff
 800628a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
	taskEXIT_CRITICAL();
 800628e:	f7ff fd83 	bl	8005d98 <vPortExitCritical>
	taskENTER_CRITICAL();
 8006292:	f7ff fd5f 	bl	8005d54 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8006296:	f894 2044 	ldrb.w	r2, [r4, #68]	@ 0x44
 800629a:	b255      	sxtb	r5, r2
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800629c:	2d00      	cmp	r5, #0
 800629e:	dd14      	ble.n	80062ca <xQueueGenericSend+0x192>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80062a0:	f104 0910 	add.w	r9, r4, #16
 80062a4:	e003      	b.n	80062ae <xQueueGenericSend+0x176>
				--cRxLock;
 80062a6:	1e6a      	subs	r2, r5, #1
 80062a8:	b2d3      	uxtb	r3, r2
 80062aa:	b255      	sxtb	r5, r2
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80062ac:	b16b      	cbz	r3, 80062ca <xQueueGenericSend+0x192>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80062ae:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80062b0:	4648      	mov	r0, r9
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80062b2:	b153      	cbz	r3, 80062ca <xQueueGenericSend+0x192>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80062b4:	f001 f90a 	bl	80074cc <xTaskRemoveFromEventList>
 80062b8:	2800      	cmp	r0, #0
 80062ba:	d0f4      	beq.n	80062a6 <xQueueGenericSend+0x16e>
					vTaskMissedYield();
 80062bc:	f001 f998 	bl	80075f0 <vTaskMissedYield>
				--cRxLock;
 80062c0:	1e6a      	subs	r2, r5, #1
 80062c2:	b2d3      	uxtb	r3, r2
 80062c4:	b255      	sxtb	r5, r2
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d1f1      	bne.n	80062ae <xQueueGenericSend+0x176>
		pxQueue->cRxLock = queueUNLOCKED;
 80062ca:	23ff      	movs	r3, #255	@ 0xff
 80062cc:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
	taskEXIT_CRITICAL();
 80062d0:	f7ff fd62 	bl	8005d98 <vPortExitCritical>
				( void ) xTaskResumeAll();
 80062d4:	f000 ffe8 	bl	80072a8 <xTaskResumeAll>
		taskENTER_CRITICAL();
 80062d8:	f7ff fd3c 	bl	8005d54 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80062dc:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80062de:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80062e0:	429a      	cmp	r2, r3
 80062e2:	f4ff af4d 	bcc.w	8006180 <xQueueGenericSend+0x48>
{
 80062e6:	2201      	movs	r2, #1
 80062e8:	e788      	b.n	80061fc <xQueueGenericSend+0xc4>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80062ea:	f104 0910 	add.w	r9, r4, #16
	taskEXIT_CRITICAL();
 80062ee:	f7ff fd53 	bl	8005d98 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80062f2:	9901      	ldr	r1, [sp, #4]
 80062f4:	4648      	mov	r0, r9
 80062f6:	f001 f83b 	bl	8007370 <vTaskPlaceOnEventList>
	taskENTER_CRITICAL();
 80062fa:	f7ff fd2b 	bl	8005d54 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 80062fe:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8006302:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006304:	2d00      	cmp	r5, #0
 8006306:	dc04      	bgt.n	8006312 <xQueueGenericSend+0x1da>
 8006308:	e011      	b.n	800632e <xQueueGenericSend+0x1f6>
			--cTxLock;
 800630a:	1e6b      	subs	r3, r5, #1
 800630c:	b2da      	uxtb	r2, r3
 800630e:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006310:	b16a      	cbz	r2, 800632e <xQueueGenericSend+0x1f6>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006312:	6a63      	ldr	r3, [r4, #36]	@ 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006314:	4630      	mov	r0, r6
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006316:	b153      	cbz	r3, 800632e <xQueueGenericSend+0x1f6>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006318:	f001 f8d8 	bl	80074cc <xTaskRemoveFromEventList>
 800631c:	2800      	cmp	r0, #0
 800631e:	d0f4      	beq.n	800630a <xQueueGenericSend+0x1d2>
						vTaskMissedYield();
 8006320:	f001 f966 	bl	80075f0 <vTaskMissedYield>
			--cTxLock;
 8006324:	1e6b      	subs	r3, r5, #1
 8006326:	b2da      	uxtb	r2, r3
 8006328:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800632a:	2a00      	cmp	r2, #0
 800632c:	d1f1      	bne.n	8006312 <xQueueGenericSend+0x1da>
		pxQueue->cTxLock = queueUNLOCKED;
 800632e:	23ff      	movs	r3, #255	@ 0xff
 8006330:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
	taskEXIT_CRITICAL();
 8006334:	f7ff fd30 	bl	8005d98 <vPortExitCritical>
	taskENTER_CRITICAL();
 8006338:	f7ff fd0c 	bl	8005d54 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 800633c:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8006340:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006342:	2d00      	cmp	r5, #0
 8006344:	dc04      	bgt.n	8006350 <xQueueGenericSend+0x218>
 8006346:	e011      	b.n	800636c <xQueueGenericSend+0x234>
				--cRxLock;
 8006348:	1e6b      	subs	r3, r5, #1
 800634a:	b2da      	uxtb	r2, r3
 800634c:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800634e:	b16a      	cbz	r2, 800636c <xQueueGenericSend+0x234>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006350:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006352:	4648      	mov	r0, r9
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006354:	b153      	cbz	r3, 800636c <xQueueGenericSend+0x234>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006356:	f001 f8b9 	bl	80074cc <xTaskRemoveFromEventList>
 800635a:	2800      	cmp	r0, #0
 800635c:	d0f4      	beq.n	8006348 <xQueueGenericSend+0x210>
					vTaskMissedYield();
 800635e:	f001 f947 	bl	80075f0 <vTaskMissedYield>
				--cRxLock;
 8006362:	1e6b      	subs	r3, r5, #1
 8006364:	b2da      	uxtb	r2, r3
 8006366:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006368:	2a00      	cmp	r2, #0
 800636a:	d1f1      	bne.n	8006350 <xQueueGenericSend+0x218>
		pxQueue->cRxLock = queueUNLOCKED;
 800636c:	23ff      	movs	r3, #255	@ 0xff
 800636e:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
	taskEXIT_CRITICAL();
 8006372:	f7ff fd11 	bl	8005d98 <vPortExitCritical>
				if( xTaskResumeAll() == pdFALSE )
 8006376:	f000 ff97 	bl	80072a8 <xTaskResumeAll>
 800637a:	b948      	cbnz	r0, 8006390 <xQueueGenericSend+0x258>
					portYIELD_WITHIN_API();
 800637c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8006380:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006384:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8006388:	f3bf 8f4f 	dsb	sy
 800638c:	f3bf 8f6f 	isb	sy
		taskENTER_CRITICAL();
 8006390:	f7ff fce0 	bl	8005d54 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006394:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006396:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8006398:	429a      	cmp	r2, r3
 800639a:	d9a4      	bls.n	80062e6 <xQueueGenericSend+0x1ae>
 800639c:	e6f0      	b.n	8006180 <xQueueGenericSend+0x48>
					vTaskInternalSetTimeOutState( &xTimeOut );
 800639e:	a802      	add	r0, sp, #8
 80063a0:	f001 f8d8 	bl	8007554 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80063a4:	e731      	b.n	800620a <xQueueGenericSend+0xd2>
					taskEXIT_CRITICAL();
 80063a6:	f7ff fcf7 	bl	8005d98 <vPortExitCritical>
					return errQUEUE_FULL;
 80063aa:	2000      	movs	r0, #0
 80063ac:	e6ff      	b.n	80061ae <xQueueGenericSend+0x76>
	taskENTER_CRITICAL();
 80063ae:	f7ff fcd1 	bl	8005d54 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 80063b2:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 80063b6:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80063b8:	2d00      	cmp	r5, #0
 80063ba:	dd10      	ble.n	80063de <xQueueGenericSend+0x2a6>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80063bc:	f104 0624 	add.w	r6, r4, #36	@ 0x24
 80063c0:	e003      	b.n	80063ca <xQueueGenericSend+0x292>
			--cTxLock;
 80063c2:	1e6b      	subs	r3, r5, #1
 80063c4:	b2da      	uxtb	r2, r3
 80063c6:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80063c8:	b14a      	cbz	r2, 80063de <xQueueGenericSend+0x2a6>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80063ca:	6a63      	ldr	r3, [r4, #36]	@ 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80063cc:	4630      	mov	r0, r6
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80063ce:	b133      	cbz	r3, 80063de <xQueueGenericSend+0x2a6>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80063d0:	f001 f87c 	bl	80074cc <xTaskRemoveFromEventList>
 80063d4:	2800      	cmp	r0, #0
 80063d6:	d0f4      	beq.n	80063c2 <xQueueGenericSend+0x28a>
						vTaskMissedYield();
 80063d8:	f001 f90a 	bl	80075f0 <vTaskMissedYield>
 80063dc:	e7f1      	b.n	80063c2 <xQueueGenericSend+0x28a>
		pxQueue->cTxLock = queueUNLOCKED;
 80063de:	23ff      	movs	r3, #255	@ 0xff
 80063e0:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
	taskEXIT_CRITICAL();
 80063e4:	f7ff fcd8 	bl	8005d98 <vPortExitCritical>
	taskENTER_CRITICAL();
 80063e8:	f7ff fcb4 	bl	8005d54 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 80063ec:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80063f0:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80063f2:	2d00      	cmp	r5, #0
 80063f4:	dd10      	ble.n	8006418 <xQueueGenericSend+0x2e0>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80063f6:	f104 0610 	add.w	r6, r4, #16
 80063fa:	e003      	b.n	8006404 <xQueueGenericSend+0x2cc>
				--cRxLock;
 80063fc:	1e6b      	subs	r3, r5, #1
 80063fe:	b2da      	uxtb	r2, r3
 8006400:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006402:	b14a      	cbz	r2, 8006418 <xQueueGenericSend+0x2e0>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006404:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006406:	4630      	mov	r0, r6
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006408:	b133      	cbz	r3, 8006418 <xQueueGenericSend+0x2e0>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800640a:	f001 f85f 	bl	80074cc <xTaskRemoveFromEventList>
 800640e:	2800      	cmp	r0, #0
 8006410:	d0f4      	beq.n	80063fc <xQueueGenericSend+0x2c4>
					vTaskMissedYield();
 8006412:	f001 f8ed 	bl	80075f0 <vTaskMissedYield>
 8006416:	e7f1      	b.n	80063fc <xQueueGenericSend+0x2c4>
		pxQueue->cRxLock = queueUNLOCKED;
 8006418:	23ff      	movs	r3, #255	@ 0xff
 800641a:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
	taskEXIT_CRITICAL();
 800641e:	f7ff fcbb 	bl	8005d98 <vPortExitCritical>
			( void ) xTaskResumeAll();
 8006422:	f000 ff41 	bl	80072a8 <xTaskResumeAll>
			return errQUEUE_FULL;
 8006426:	e7c0      	b.n	80063aa <xQueueGenericSend+0x272>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006428:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 800642c:	f001 f84e 	bl	80074cc <xTaskRemoveFromEventList>
 8006430:	2800      	cmp	r0, #0
 8006432:	f43f aeb9 	beq.w	80061a8 <xQueueGenericSend+0x70>
 8006436:	e6ad      	b.n	8006194 <xQueueGenericSend+0x5c>

08006438 <xQueueGenericSendFromISR>:
	configASSERT( pxQueue );
 8006438:	2800      	cmp	r0, #0
 800643a:	d048      	beq.n	80064ce <xQueueGenericSendFromISR+0x96>
{
 800643c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006440:	460e      	mov	r6, r1
 8006442:	4617      	mov	r7, r2
 8006444:	461d      	mov	r5, r3
 8006446:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006448:	b321      	cbz	r1, 8006494 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800644a:	2d02      	cmp	r5, #2
 800644c:	d10b      	bne.n	8006466 <xQueueGenericSendFromISR+0x2e>
 800644e:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8006450:	2b01      	cmp	r3, #1
 8006452:	d008      	beq.n	8006466 <xQueueGenericSendFromISR+0x2e>
 8006454:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006458:	f383 8811 	msr	BASEPRI, r3
 800645c:	f3bf 8f6f 	isb	sy
 8006460:	f3bf 8f4f 	dsb	sy
 8006464:	e7fe      	b.n	8006464 <xQueueGenericSendFromISR+0x2c>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006466:	f7ff fd93 	bl	8005f90 <vPortValidateInterruptPriority>
	__asm volatile
 800646a:	f3ef 8811 	mrs	r8, BASEPRI
 800646e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006472:	f383 8811 	msr	BASEPRI, r3
 8006476:	f3bf 8f6f 	isb	sy
 800647a:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800647e:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8006480:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8006482:	429a      	cmp	r2, r3
 8006484:	d312      	bcc.n	80064ac <xQueueGenericSendFromISR+0x74>
 8006486:	2d02      	cmp	r5, #2
 8006488:	d010      	beq.n	80064ac <xQueueGenericSendFromISR+0x74>
			xReturn = errQUEUE_FULL;
 800648a:	2000      	movs	r0, #0
	__asm volatile
 800648c:	f388 8811 	msr	BASEPRI, r8
}
 8006490:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006494:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8006496:	2b00      	cmp	r3, #0
 8006498:	d0d7      	beq.n	800644a <xQueueGenericSendFromISR+0x12>
	__asm volatile
 800649a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800649e:	f383 8811 	msr	BASEPRI, r3
 80064a2:	f3bf 8f6f 	isb	sy
 80064a6:	f3bf 8f4f 	dsb	sy
 80064aa:	e7fe      	b.n	80064aa <xQueueGenericSendFromISR+0x72>
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80064ac:	462a      	mov	r2, r5
			const int8_t cTxLock = pxQueue->cTxLock;
 80064ae:	f894 5045 	ldrb.w	r5, [r4, #69]	@ 0x45
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80064b2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80064b4:	4631      	mov	r1, r6
			const int8_t cTxLock = pxQueue->cTxLock;
 80064b6:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80064b8:	4620      	mov	r0, r4
 80064ba:	f7ff fd97 	bl	8005fec <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 80064be:	1c6b      	adds	r3, r5, #1
 80064c0:	d00e      	beq.n	80064e0 <xQueueGenericSendFromISR+0xa8>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80064c2:	1c6b      	adds	r3, r5, #1
 80064c4:	b25b      	sxtb	r3, r3
 80064c6:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
			xReturn = pdPASS;
 80064ca:	2001      	movs	r0, #1
 80064cc:	e7de      	b.n	800648c <xQueueGenericSendFromISR+0x54>
 80064ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064d2:	f383 8811 	msr	BASEPRI, r3
 80064d6:	f3bf 8f6f 	isb	sy
 80064da:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 80064de:	e7fe      	b.n	80064de <xQueueGenericSendFromISR+0xa6>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80064e0:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d0f1      	beq.n	80064ca <xQueueGenericSendFromISR+0x92>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80064e6:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 80064ea:	f000 ffef 	bl	80074cc <xTaskRemoveFromEventList>
 80064ee:	2800      	cmp	r0, #0
 80064f0:	d0eb      	beq.n	80064ca <xQueueGenericSendFromISR+0x92>
							if( pxHigherPriorityTaskWoken != NULL )
 80064f2:	2f00      	cmp	r7, #0
 80064f4:	d0e9      	beq.n	80064ca <xQueueGenericSendFromISR+0x92>
								*pxHigherPriorityTaskWoken = pdTRUE;
 80064f6:	2301      	movs	r3, #1
 80064f8:	603b      	str	r3, [r7, #0]
 80064fa:	e7e6      	b.n	80064ca <xQueueGenericSendFromISR+0x92>

080064fc <xQueueReceive>:
{
 80064fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006500:	b085      	sub	sp, #20
 8006502:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 8006504:	2800      	cmp	r0, #0
 8006506:	f000 8164 	beq.w	80067d2 <xQueueReceive+0x2d6>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800650a:	460f      	mov	r7, r1
 800650c:	4604      	mov	r4, r0
 800650e:	2900      	cmp	r1, #0
 8006510:	f000 8097 	beq.w	8006642 <xQueueReceive+0x146>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006514:	f001 f872 	bl	80075fc <xTaskGetSchedulerState>
 8006518:	2800      	cmp	r0, #0
 800651a:	f000 809f 	beq.w	800665c <xQueueReceive+0x160>
		taskENTER_CRITICAL();
 800651e:	f7ff fc19 	bl	8005d54 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006522:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006524:	2d00      	cmp	r5, #0
 8006526:	d175      	bne.n	8006614 <xQueueReceive+0x118>
				if( xTicksToWait == ( TickType_t ) 0 )
 8006528:	9b01      	ldr	r3, [sp, #4]
 800652a:	2b00      	cmp	r3, #0
 800652c:	f000 80f4 	beq.w	8006718 <xQueueReceive+0x21c>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006530:	a802      	add	r0, sp, #8
 8006532:	f001 f80f 	bl	8007554 <vTaskInternalSetTimeOutState>
		prvLockQueue( pxQueue );
 8006536:	46a8      	mov	r8, r5
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006538:	f104 0624 	add.w	r6, r4, #36	@ 0x24
		taskEXIT_CRITICAL();
 800653c:	f7ff fc2c 	bl	8005d98 <vPortExitCritical>
		vTaskSuspendAll();
 8006540:	f000 feaa 	bl	8007298 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006544:	f7ff fc06 	bl	8005d54 <vPortEnterCritical>
 8006548:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800654c:	2bff      	cmp	r3, #255	@ 0xff
 800654e:	bf08      	it	eq
 8006550:	f884 8044 	strbeq.w	r8, [r4, #68]	@ 0x44
 8006554:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8006558:	2bff      	cmp	r3, #255	@ 0xff
 800655a:	bf08      	it	eq
 800655c:	f884 8045 	strbeq.w	r8, [r4, #69]	@ 0x45
 8006560:	f7ff fc1a 	bl	8005d98 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006564:	a901      	add	r1, sp, #4
 8006566:	a802      	add	r0, sp, #8
 8006568:	f001 f800 	bl	800756c <xTaskCheckForTimeOut>
 800656c:	2800      	cmp	r0, #0
 800656e:	f040 8082 	bne.w	8006676 <xQueueReceive+0x17a>
	taskENTER_CRITICAL();
 8006572:	f7ff fbef 	bl	8005d54 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006576:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006578:	2b00      	cmp	r3, #0
 800657a:	f000 80d3 	beq.w	8006724 <xQueueReceive+0x228>
	taskEXIT_CRITICAL();
 800657e:	f7ff fc0b 	bl	8005d98 <vPortExitCritical>
	taskENTER_CRITICAL();
 8006582:	f7ff fbe7 	bl	8005d54 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8006586:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800658a:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800658c:	2d00      	cmp	r5, #0
 800658e:	dd14      	ble.n	80065ba <xQueueReceive+0xbe>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006590:	f104 0924 	add.w	r9, r4, #36	@ 0x24
 8006594:	e003      	b.n	800659e <xQueueReceive+0xa2>
			--cTxLock;
 8006596:	1e6b      	subs	r3, r5, #1
 8006598:	b2da      	uxtb	r2, r3
 800659a:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800659c:	b16a      	cbz	r2, 80065ba <xQueueReceive+0xbe>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800659e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80065a0:	4648      	mov	r0, r9
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80065a2:	b153      	cbz	r3, 80065ba <xQueueReceive+0xbe>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80065a4:	f000 ff92 	bl	80074cc <xTaskRemoveFromEventList>
 80065a8:	2800      	cmp	r0, #0
 80065aa:	d0f4      	beq.n	8006596 <xQueueReceive+0x9a>
						vTaskMissedYield();
 80065ac:	f001 f820 	bl	80075f0 <vTaskMissedYield>
			--cTxLock;
 80065b0:	1e6b      	subs	r3, r5, #1
 80065b2:	b2da      	uxtb	r2, r3
 80065b4:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80065b6:	2a00      	cmp	r2, #0
 80065b8:	d1f1      	bne.n	800659e <xQueueReceive+0xa2>
		pxQueue->cTxLock = queueUNLOCKED;
 80065ba:	23ff      	movs	r3, #255	@ 0xff
 80065bc:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
	taskEXIT_CRITICAL();
 80065c0:	f7ff fbea 	bl	8005d98 <vPortExitCritical>
	taskENTER_CRITICAL();
 80065c4:	f7ff fbc6 	bl	8005d54 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 80065c8:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80065cc:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80065ce:	2d00      	cmp	r5, #0
 80065d0:	dd14      	ble.n	80065fc <xQueueReceive+0x100>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80065d2:	f104 0910 	add.w	r9, r4, #16
 80065d6:	e003      	b.n	80065e0 <xQueueReceive+0xe4>
				--cRxLock;
 80065d8:	1e6b      	subs	r3, r5, #1
 80065da:	b2da      	uxtb	r2, r3
 80065dc:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80065de:	b16a      	cbz	r2, 80065fc <xQueueReceive+0x100>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80065e0:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80065e2:	4648      	mov	r0, r9
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80065e4:	b153      	cbz	r3, 80065fc <xQueueReceive+0x100>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80065e6:	f000 ff71 	bl	80074cc <xTaskRemoveFromEventList>
 80065ea:	2800      	cmp	r0, #0
 80065ec:	d0f4      	beq.n	80065d8 <xQueueReceive+0xdc>
					vTaskMissedYield();
 80065ee:	f000 ffff 	bl	80075f0 <vTaskMissedYield>
				--cRxLock;
 80065f2:	1e6b      	subs	r3, r5, #1
 80065f4:	b2da      	uxtb	r2, r3
 80065f6:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80065f8:	2a00      	cmp	r2, #0
 80065fa:	d1f1      	bne.n	80065e0 <xQueueReceive+0xe4>
		pxQueue->cRxLock = queueUNLOCKED;
 80065fc:	23ff      	movs	r3, #255	@ 0xff
 80065fe:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
	taskEXIT_CRITICAL();
 8006602:	f7ff fbc9 	bl	8005d98 <vPortExitCritical>
				( void ) xTaskResumeAll();
 8006606:	f000 fe4f 	bl	80072a8 <xTaskResumeAll>
		taskENTER_CRITICAL();
 800660a:	f7ff fba3 	bl	8005d54 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800660e:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006610:	2d00      	cmp	r5, #0
 8006612:	d07d      	beq.n	8006710 <xQueueReceive+0x214>
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006614:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8006616:	b152      	cbz	r2, 800662e <xQueueReceive+0x132>
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006618:	68e1      	ldr	r1, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800661a:	68a3      	ldr	r3, [r4, #8]
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800661c:	4411      	add	r1, r2
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800661e:	4299      	cmp	r1, r3
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006620:	60e1      	str	r1, [r4, #12]
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006622:	bf24      	itt	cs
 8006624:	6821      	ldrcs	r1, [r4, #0]
 8006626:	60e1      	strcs	r1, [r4, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006628:	4638      	mov	r0, r7
 800662a:	f003 fad9 	bl	8009be0 <memcpy>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800662e:	3d01      	subs	r5, #1
 8006630:	63a5      	str	r5, [r4, #56]	@ 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006632:	6923      	ldr	r3, [r4, #16]
 8006634:	2b00      	cmp	r3, #0
 8006636:	f040 80d5 	bne.w	80067e4 <xQueueReceive+0x2e8>
				taskEXIT_CRITICAL();
 800663a:	f7ff fbad 	bl	8005d98 <vPortExitCritical>
				return pdPASS;
 800663e:	2001      	movs	r0, #1
 8006640:	e06d      	b.n	800671e <xQueueReceive+0x222>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006642:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8006644:	2b00      	cmp	r3, #0
 8006646:	f43f af65 	beq.w	8006514 <xQueueReceive+0x18>
 800664a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800664e:	f383 8811 	msr	BASEPRI, r3
 8006652:	f3bf 8f6f 	isb	sy
 8006656:	f3bf 8f4f 	dsb	sy
 800665a:	e7fe      	b.n	800665a <xQueueReceive+0x15e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800665c:	9b01      	ldr	r3, [sp, #4]
 800665e:	2b00      	cmp	r3, #0
 8006660:	f43f af5d 	beq.w	800651e <xQueueReceive+0x22>
 8006664:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006668:	f383 8811 	msr	BASEPRI, r3
 800666c:	f3bf 8f6f 	isb	sy
 8006670:	f3bf 8f4f 	dsb	sy
 8006674:	e7fe      	b.n	8006674 <xQueueReceive+0x178>
	taskENTER_CRITICAL();
 8006676:	f7ff fb6d 	bl	8005d54 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 800667a:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800667e:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006680:	2d00      	cmp	r5, #0
 8006682:	dc04      	bgt.n	800668e <xQueueReceive+0x192>
 8006684:	e011      	b.n	80066aa <xQueueReceive+0x1ae>
			--cTxLock;
 8006686:	1e6b      	subs	r3, r5, #1
 8006688:	b2da      	uxtb	r2, r3
 800668a:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800668c:	b16a      	cbz	r2, 80066aa <xQueueReceive+0x1ae>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800668e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006690:	4630      	mov	r0, r6
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006692:	b153      	cbz	r3, 80066aa <xQueueReceive+0x1ae>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006694:	f000 ff1a 	bl	80074cc <xTaskRemoveFromEventList>
 8006698:	2800      	cmp	r0, #0
 800669a:	d0f4      	beq.n	8006686 <xQueueReceive+0x18a>
						vTaskMissedYield();
 800669c:	f000 ffa8 	bl	80075f0 <vTaskMissedYield>
			--cTxLock;
 80066a0:	1e6b      	subs	r3, r5, #1
 80066a2:	b2da      	uxtb	r2, r3
 80066a4:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80066a6:	2a00      	cmp	r2, #0
 80066a8:	d1f1      	bne.n	800668e <xQueueReceive+0x192>
		pxQueue->cTxLock = queueUNLOCKED;
 80066aa:	23ff      	movs	r3, #255	@ 0xff
 80066ac:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
	taskEXIT_CRITICAL();
 80066b0:	f7ff fb72 	bl	8005d98 <vPortExitCritical>
	taskENTER_CRITICAL();
 80066b4:	f7ff fb4e 	bl	8005d54 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 80066b8:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80066bc:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80066be:	2d00      	cmp	r5, #0
 80066c0:	dd14      	ble.n	80066ec <xQueueReceive+0x1f0>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80066c2:	f104 0910 	add.w	r9, r4, #16
 80066c6:	e003      	b.n	80066d0 <xQueueReceive+0x1d4>
				--cRxLock;
 80066c8:	1e6b      	subs	r3, r5, #1
 80066ca:	b2da      	uxtb	r2, r3
 80066cc:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80066ce:	b16a      	cbz	r2, 80066ec <xQueueReceive+0x1f0>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80066d0:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80066d2:	4648      	mov	r0, r9
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80066d4:	b153      	cbz	r3, 80066ec <xQueueReceive+0x1f0>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80066d6:	f000 fef9 	bl	80074cc <xTaskRemoveFromEventList>
 80066da:	2800      	cmp	r0, #0
 80066dc:	d0f4      	beq.n	80066c8 <xQueueReceive+0x1cc>
					vTaskMissedYield();
 80066de:	f000 ff87 	bl	80075f0 <vTaskMissedYield>
				--cRxLock;
 80066e2:	1e6b      	subs	r3, r5, #1
 80066e4:	b2da      	uxtb	r2, r3
 80066e6:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80066e8:	2a00      	cmp	r2, #0
 80066ea:	d1f1      	bne.n	80066d0 <xQueueReceive+0x1d4>
		pxQueue->cRxLock = queueUNLOCKED;
 80066ec:	23ff      	movs	r3, #255	@ 0xff
 80066ee:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
	taskEXIT_CRITICAL();
 80066f2:	f7ff fb51 	bl	8005d98 <vPortExitCritical>
			( void ) xTaskResumeAll();
 80066f6:	f000 fdd7 	bl	80072a8 <xTaskResumeAll>
	taskENTER_CRITICAL();
 80066fa:	f7ff fb2b 	bl	8005d54 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80066fe:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006700:	b153      	cbz	r3, 8006718 <xQueueReceive+0x21c>
	taskEXIT_CRITICAL();
 8006702:	f7ff fb49 	bl	8005d98 <vPortExitCritical>
		taskENTER_CRITICAL();
 8006706:	f7ff fb25 	bl	8005d54 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800670a:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800670c:	2d00      	cmp	r5, #0
 800670e:	d181      	bne.n	8006614 <xQueueReceive+0x118>
				if( xTicksToWait == ( TickType_t ) 0 )
 8006710:	9b01      	ldr	r3, [sp, #4]
 8006712:	2b00      	cmp	r3, #0
 8006714:	f47f af12 	bne.w	800653c <xQueueReceive+0x40>
					taskEXIT_CRITICAL();
 8006718:	f7ff fb3e 	bl	8005d98 <vPortExitCritical>
					return errQUEUE_EMPTY;
 800671c:	2000      	movs	r0, #0
}
 800671e:	b005      	add	sp, #20
 8006720:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006724:	f104 0924 	add.w	r9, r4, #36	@ 0x24
	taskEXIT_CRITICAL();
 8006728:	f7ff fb36 	bl	8005d98 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800672c:	9901      	ldr	r1, [sp, #4]
 800672e:	4648      	mov	r0, r9
 8006730:	f000 fe1e 	bl	8007370 <vTaskPlaceOnEventList>
	taskENTER_CRITICAL();
 8006734:	f7ff fb0e 	bl	8005d54 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8006738:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800673c:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800673e:	2d00      	cmp	r5, #0
 8006740:	dc04      	bgt.n	800674c <xQueueReceive+0x250>
 8006742:	e011      	b.n	8006768 <xQueueReceive+0x26c>
			--cTxLock;
 8006744:	1e6b      	subs	r3, r5, #1
 8006746:	b2da      	uxtb	r2, r3
 8006748:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800674a:	b16a      	cbz	r2, 8006768 <xQueueReceive+0x26c>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800674c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800674e:	4648      	mov	r0, r9
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006750:	b153      	cbz	r3, 8006768 <xQueueReceive+0x26c>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006752:	f000 febb 	bl	80074cc <xTaskRemoveFromEventList>
 8006756:	2800      	cmp	r0, #0
 8006758:	d0f4      	beq.n	8006744 <xQueueReceive+0x248>
						vTaskMissedYield();
 800675a:	f000 ff49 	bl	80075f0 <vTaskMissedYield>
			--cTxLock;
 800675e:	1e6b      	subs	r3, r5, #1
 8006760:	b2da      	uxtb	r2, r3
 8006762:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006764:	2a00      	cmp	r2, #0
 8006766:	d1f1      	bne.n	800674c <xQueueReceive+0x250>
		pxQueue->cTxLock = queueUNLOCKED;
 8006768:	23ff      	movs	r3, #255	@ 0xff
 800676a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
	taskEXIT_CRITICAL();
 800676e:	f7ff fb13 	bl	8005d98 <vPortExitCritical>
	taskENTER_CRITICAL();
 8006772:	f7ff faef 	bl	8005d54 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8006776:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800677a:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800677c:	2d00      	cmp	r5, #0
 800677e:	dd14      	ble.n	80067aa <xQueueReceive+0x2ae>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006780:	f104 0910 	add.w	r9, r4, #16
 8006784:	e003      	b.n	800678e <xQueueReceive+0x292>
				--cRxLock;
 8006786:	1e6b      	subs	r3, r5, #1
 8006788:	b2da      	uxtb	r2, r3
 800678a:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800678c:	b16a      	cbz	r2, 80067aa <xQueueReceive+0x2ae>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800678e:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006790:	4648      	mov	r0, r9
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006792:	b153      	cbz	r3, 80067aa <xQueueReceive+0x2ae>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006794:	f000 fe9a 	bl	80074cc <xTaskRemoveFromEventList>
 8006798:	2800      	cmp	r0, #0
 800679a:	d0f4      	beq.n	8006786 <xQueueReceive+0x28a>
					vTaskMissedYield();
 800679c:	f000 ff28 	bl	80075f0 <vTaskMissedYield>
				--cRxLock;
 80067a0:	1e6b      	subs	r3, r5, #1
 80067a2:	b2da      	uxtb	r2, r3
 80067a4:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80067a6:	2a00      	cmp	r2, #0
 80067a8:	d1f1      	bne.n	800678e <xQueueReceive+0x292>
		pxQueue->cRxLock = queueUNLOCKED;
 80067aa:	23ff      	movs	r3, #255	@ 0xff
 80067ac:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
	taskEXIT_CRITICAL();
 80067b0:	f7ff faf2 	bl	8005d98 <vPortExitCritical>
				if( xTaskResumeAll() == pdFALSE )
 80067b4:	f000 fd78 	bl	80072a8 <xTaskResumeAll>
 80067b8:	2800      	cmp	r0, #0
 80067ba:	d1a4      	bne.n	8006706 <xQueueReceive+0x20a>
					portYIELD_WITHIN_API();
 80067bc:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80067c0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80067c4:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80067c8:	f3bf 8f4f 	dsb	sy
 80067cc:	f3bf 8f6f 	isb	sy
		taskENTER_CRITICAL();
 80067d0:	e799      	b.n	8006706 <xQueueReceive+0x20a>
 80067d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067d6:	f383 8811 	msr	BASEPRI, r3
 80067da:	f3bf 8f6f 	isb	sy
 80067de:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
 80067e2:	e7fe      	b.n	80067e2 <xQueueReceive+0x2e6>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80067e4:	f104 0010 	add.w	r0, r4, #16
 80067e8:	f000 fe70 	bl	80074cc <xTaskRemoveFromEventList>
 80067ec:	2800      	cmp	r0, #0
 80067ee:	f43f af24 	beq.w	800663a <xQueueReceive+0x13e>
						queueYIELD_IF_USING_PREEMPTION();
 80067f2:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80067f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80067fa:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80067fe:	f3bf 8f4f 	dsb	sy
 8006802:	f3bf 8f6f 	isb	sy
 8006806:	e718      	b.n	800663a <xQueueReceive+0x13e>

08006808 <vQueueAddToRegistry>:

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006808:	4b12      	ldr	r3, [pc, #72]	@ (8006854 <vQueueAddToRegistry+0x4c>)
 800680a:	681a      	ldr	r2, [r3, #0]
 800680c:	b17a      	cbz	r2, 800682e <vQueueAddToRegistry+0x26>
 800680e:	689a      	ldr	r2, [r3, #8]
 8006810:	b162      	cbz	r2, 800682c <vQueueAddToRegistry+0x24>
 8006812:	691a      	ldr	r2, [r3, #16]
 8006814:	b192      	cbz	r2, 800683c <vQueueAddToRegistry+0x34>
 8006816:	699a      	ldr	r2, [r3, #24]
 8006818:	b192      	cbz	r2, 8006840 <vQueueAddToRegistry+0x38>
 800681a:	6a1a      	ldr	r2, [r3, #32]
 800681c:	b192      	cbz	r2, 8006844 <vQueueAddToRegistry+0x3c>
 800681e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006820:	b192      	cbz	r2, 8006848 <vQueueAddToRegistry+0x40>
 8006822:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006824:	b192      	cbz	r2, 800684c <vQueueAddToRegistry+0x44>
 8006826:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006828:	b192      	cbz	r2, 8006850 <vQueueAddToRegistry+0x48>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800682a:	4770      	bx	lr
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800682c:	2201      	movs	r2, #1
				xQueueRegistry[ ux ].xHandle = xQueue;
 800682e:	eb03 0cc2 	add.w	ip, r3, r2, lsl #3
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006832:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006836:	f8cc 0004 	str.w	r0, [ip, #4]
	}
 800683a:	4770      	bx	lr
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800683c:	2202      	movs	r2, #2
 800683e:	e7f6      	b.n	800682e <vQueueAddToRegistry+0x26>
 8006840:	2203      	movs	r2, #3
 8006842:	e7f4      	b.n	800682e <vQueueAddToRegistry+0x26>
 8006844:	2204      	movs	r2, #4
 8006846:	e7f2      	b.n	800682e <vQueueAddToRegistry+0x26>
 8006848:	2205      	movs	r2, #5
 800684a:	e7f0      	b.n	800682e <vQueueAddToRegistry+0x26>
 800684c:	2206      	movs	r2, #6
 800684e:	e7ee      	b.n	800682e <vQueueAddToRegistry+0x26>
 8006850:	2207      	movs	r2, #7
 8006852:	e7ec      	b.n	800682e <vQueueAddToRegistry+0x26>
 8006854:	20004d20 	.word	0x20004d20

08006858 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006858:	b570      	push	{r4, r5, r6, lr}
 800685a:	4605      	mov	r5, r0
 800685c:	460e      	mov	r6, r1
 800685e:	4614      	mov	r4, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006860:	f7ff fa78 	bl	8005d54 <vPortEnterCritical>
 8006864:	f895 3044 	ldrb.w	r3, [r5, #68]	@ 0x44
 8006868:	2bff      	cmp	r3, #255	@ 0xff
 800686a:	bf04      	itt	eq
 800686c:	2300      	moveq	r3, #0
 800686e:	f885 3044 	strbeq.w	r3, [r5, #68]	@ 0x44
 8006872:	f895 3045 	ldrb.w	r3, [r5, #69]	@ 0x45
 8006876:	2bff      	cmp	r3, #255	@ 0xff
 8006878:	bf04      	itt	eq
 800687a:	2300      	moveq	r3, #0
 800687c:	f885 3045 	strbeq.w	r3, [r5, #69]	@ 0x45
 8006880:	f7ff fa8a 	bl	8005d98 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006884:	6bab      	ldr	r3, [r5, #56]	@ 0x38
 8006886:	2b00      	cmp	r3, #0
 8006888:	d043      	beq.n	8006912 <vQueueWaitForMessageRestricted+0xba>
	taskENTER_CRITICAL();
 800688a:	f7ff fa63 	bl	8005d54 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 800688e:	f895 3045 	ldrb.w	r3, [r5, #69]	@ 0x45
 8006892:	b25c      	sxtb	r4, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006894:	2c00      	cmp	r4, #0
 8006896:	dd14      	ble.n	80068c2 <vQueueWaitForMessageRestricted+0x6a>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006898:	f105 0624 	add.w	r6, r5, #36	@ 0x24
 800689c:	e003      	b.n	80068a6 <vQueueWaitForMessageRestricted+0x4e>
			--cTxLock;
 800689e:	1e63      	subs	r3, r4, #1
 80068a0:	b2da      	uxtb	r2, r3
 80068a2:	b25c      	sxtb	r4, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80068a4:	b16a      	cbz	r2, 80068c2 <vQueueWaitForMessageRestricted+0x6a>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80068a6:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80068a8:	4630      	mov	r0, r6
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80068aa:	b153      	cbz	r3, 80068c2 <vQueueWaitForMessageRestricted+0x6a>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80068ac:	f000 fe0e 	bl	80074cc <xTaskRemoveFromEventList>
 80068b0:	2800      	cmp	r0, #0
 80068b2:	d0f4      	beq.n	800689e <vQueueWaitForMessageRestricted+0x46>
						vTaskMissedYield();
 80068b4:	f000 fe9c 	bl	80075f0 <vTaskMissedYield>
			--cTxLock;
 80068b8:	1e63      	subs	r3, r4, #1
 80068ba:	b2da      	uxtb	r2, r3
 80068bc:	b25c      	sxtb	r4, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80068be:	2a00      	cmp	r2, #0
 80068c0:	d1f1      	bne.n	80068a6 <vQueueWaitForMessageRestricted+0x4e>
		pxQueue->cTxLock = queueUNLOCKED;
 80068c2:	23ff      	movs	r3, #255	@ 0xff
 80068c4:	f885 3045 	strb.w	r3, [r5, #69]	@ 0x45
	taskEXIT_CRITICAL();
 80068c8:	f7ff fa66 	bl	8005d98 <vPortExitCritical>
	taskENTER_CRITICAL();
 80068cc:	f7ff fa42 	bl	8005d54 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 80068d0:	f895 3044 	ldrb.w	r3, [r5, #68]	@ 0x44
 80068d4:	b25c      	sxtb	r4, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80068d6:	2c00      	cmp	r4, #0
 80068d8:	dd14      	ble.n	8006904 <vQueueWaitForMessageRestricted+0xac>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80068da:	f105 0610 	add.w	r6, r5, #16
 80068de:	e003      	b.n	80068e8 <vQueueWaitForMessageRestricted+0x90>
				--cRxLock;
 80068e0:	1e63      	subs	r3, r4, #1
 80068e2:	b2da      	uxtb	r2, r3
 80068e4:	b25c      	sxtb	r4, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80068e6:	b16a      	cbz	r2, 8006904 <vQueueWaitForMessageRestricted+0xac>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80068e8:	692b      	ldr	r3, [r5, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80068ea:	4630      	mov	r0, r6
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80068ec:	b153      	cbz	r3, 8006904 <vQueueWaitForMessageRestricted+0xac>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80068ee:	f000 fded 	bl	80074cc <xTaskRemoveFromEventList>
 80068f2:	2800      	cmp	r0, #0
 80068f4:	d0f4      	beq.n	80068e0 <vQueueWaitForMessageRestricted+0x88>
					vTaskMissedYield();
 80068f6:	f000 fe7b 	bl	80075f0 <vTaskMissedYield>
				--cRxLock;
 80068fa:	1e63      	subs	r3, r4, #1
 80068fc:	b2da      	uxtb	r2, r3
 80068fe:	b25c      	sxtb	r4, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006900:	2a00      	cmp	r2, #0
 8006902:	d1f1      	bne.n	80068e8 <vQueueWaitForMessageRestricted+0x90>
		pxQueue->cRxLock = queueUNLOCKED;
 8006904:	23ff      	movs	r3, #255	@ 0xff
 8006906:	f885 3044 	strb.w	r3, [r5, #68]	@ 0x44
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
	}
 800690a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 800690e:	f7ff ba43 	b.w	8005d98 <vPortExitCritical>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006912:	4622      	mov	r2, r4
 8006914:	4631      	mov	r1, r6
 8006916:	f105 0024 	add.w	r0, r5, #36	@ 0x24
 800691a:	f000 fd79 	bl	8007410 <vTaskPlaceOnEventListRestricted>
 800691e:	e7b4      	b.n	800688a <vQueueWaitForMessageRestricted+0x32>

08006920 <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006920:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006924:	4604      	mov	r4, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006926:	f7ff fa15 	bl	8005d54 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800692a:	4a34      	ldr	r2, [pc, #208]	@ (80069fc <prvAddNewTaskToReadyList+0xdc>)
		if( pxCurrentTCB == NULL )
 800692c:	4d34      	ldr	r5, [pc, #208]	@ (8006a00 <prvAddNewTaskToReadyList+0xe0>)
		uxCurrentNumberOfTasks++;
 800692e:	6813      	ldr	r3, [r2, #0]
 8006930:	3301      	adds	r3, #1
 8006932:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006934:	682b      	ldr	r3, [r5, #0]
 8006936:	2b00      	cmp	r3, #0
 8006938:	d031      	beq.n	800699e <prvAddNewTaskToReadyList+0x7e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800693a:	4e32      	ldr	r6, [pc, #200]	@ (8006a04 <prvAddNewTaskToReadyList+0xe4>)
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800693c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
			if( xSchedulerRunning == pdFALSE )
 800693e:	6832      	ldr	r2, [r6, #0]
 8006940:	b332      	cbz	r2, 8006990 <prvAddNewTaskToReadyList+0x70>
 8006942:	4f31      	ldr	r7, [pc, #196]	@ (8006a08 <prvAddNewTaskToReadyList+0xe8>)
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006944:	4831      	ldr	r0, [pc, #196]	@ (8006a0c <prvAddNewTaskToReadyList+0xec>)
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006946:	4932      	ldr	r1, [pc, #200]	@ (8006a10 <prvAddNewTaskToReadyList+0xf0>)
		uxTaskNumber++;
 8006948:	6802      	ldr	r2, [r0, #0]
 800694a:	3201      	adds	r2, #1
 800694c:	6002      	str	r2, [r0, #0]
		prvAddTaskToReadyList( pxNewTCB );
 800694e:	6808      	ldr	r0, [r1, #0]
 8006950:	2201      	movs	r2, #1
 8006952:	409a      	lsls	r2, r3
 8006954:	4302      	orrs	r2, r0
 8006956:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800695a:	600a      	str	r2, [r1, #0]
 800695c:	eb07 0083 	add.w	r0, r7, r3, lsl #2
 8006960:	1d21      	adds	r1, r4, #4
 8006962:	f7ff f957 	bl	8005c14 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006966:	f7ff fa17 	bl	8005d98 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800696a:	6833      	ldr	r3, [r6, #0]
 800696c:	b173      	cbz	r3, 800698c <prvAddNewTaskToReadyList+0x6c>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800696e:	682a      	ldr	r2, [r5, #0]
 8006970:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8006972:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006974:	429a      	cmp	r2, r3
 8006976:	d209      	bcs.n	800698c <prvAddNewTaskToReadyList+0x6c>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006978:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800697c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006980:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8006984:	f3bf 8f4f 	dsb	sy
 8006988:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800698c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006990:	682a      	ldr	r2, [r5, #0]
 8006992:	4f1d      	ldr	r7, [pc, #116]	@ (8006a08 <prvAddNewTaskToReadyList+0xe8>)
 8006994:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006996:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 8006998:	bf98      	it	ls
 800699a:	602c      	strls	r4, [r5, #0]
 800699c:	e7d2      	b.n	8006944 <prvAddNewTaskToReadyList+0x24>
			pxCurrentTCB = pxNewTCB;
 800699e:	602c      	str	r4, [r5, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80069a0:	6813      	ldr	r3, [r2, #0]
 80069a2:	2b01      	cmp	r3, #1
 80069a4:	d003      	beq.n	80069ae <prvAddNewTaskToReadyList+0x8e>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80069a6:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80069a8:	4f17      	ldr	r7, [pc, #92]	@ (8006a08 <prvAddNewTaskToReadyList+0xe8>)
 80069aa:	4e16      	ldr	r6, [pc, #88]	@ (8006a04 <prvAddNewTaskToReadyList+0xe4>)
 80069ac:	e7ca      	b.n	8006944 <prvAddNewTaskToReadyList+0x24>
 80069ae:	4f16      	ldr	r7, [pc, #88]	@ (8006a08 <prvAddNewTaskToReadyList+0xe8>)
 80069b0:	463e      	mov	r6, r7
 80069b2:	f107 088c 	add.w	r8, r7, #140	@ 0x8c
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80069b6:	4630      	mov	r0, r6
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80069b8:	3614      	adds	r6, #20
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80069ba:	f7ff f91b 	bl	8005bf4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80069be:	4546      	cmp	r6, r8
 80069c0:	d1f9      	bne.n	80069b6 <prvAddNewTaskToReadyList+0x96>
	}

	vListInitialise( &xDelayedTaskList1 );
 80069c2:	f8df 9064 	ldr.w	r9, [pc, #100]	@ 8006a28 <prvAddNewTaskToReadyList+0x108>
	vListInitialise( &xDelayedTaskList2 );
 80069c6:	f8df 8064 	ldr.w	r8, [pc, #100]	@ 8006a2c <prvAddNewTaskToReadyList+0x10c>
 80069ca:	4e0e      	ldr	r6, [pc, #56]	@ (8006a04 <prvAddNewTaskToReadyList+0xe4>)
	vListInitialise( &xDelayedTaskList1 );
 80069cc:	4648      	mov	r0, r9
 80069ce:	f7ff f911 	bl	8005bf4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80069d2:	4640      	mov	r0, r8
 80069d4:	f7ff f90e 	bl	8005bf4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80069d8:	480e      	ldr	r0, [pc, #56]	@ (8006a14 <prvAddNewTaskToReadyList+0xf4>)
 80069da:	f7ff f90b 	bl	8005bf4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80069de:	480e      	ldr	r0, [pc, #56]	@ (8006a18 <prvAddNewTaskToReadyList+0xf8>)
 80069e0:	f7ff f908 	bl	8005bf4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80069e4:	480d      	ldr	r0, [pc, #52]	@ (8006a1c <prvAddNewTaskToReadyList+0xfc>)
 80069e6:	f7ff f905 	bl	8005bf4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80069ea:	4b0d      	ldr	r3, [pc, #52]	@ (8006a20 <prvAddNewTaskToReadyList+0x100>)
 80069ec:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80069f0:	4b0c      	ldr	r3, [pc, #48]	@ (8006a24 <prvAddNewTaskToReadyList+0x104>)
 80069f2:	f8c3 8000 	str.w	r8, [r3]
		prvAddTaskToReadyList( pxNewTCB );
 80069f6:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
}
 80069f8:	e7a4      	b.n	8006944 <prvAddNewTaskToReadyList+0x24>
 80069fa:	bf00      	nop
 80069fc:	20004d84 	.word	0x20004d84
 8006a00:	20004e84 	.word	0x20004e84
 8006a04:	20004d78 	.word	0x20004d78
 8006a08:	20004df8 	.word	0x20004df8
 8006a0c:	20004d68 	.word	0x20004d68
 8006a10:	20004d7c 	.word	0x20004d7c
 8006a14:	20004db4 	.word	0x20004db4
 8006a18:	20004da0 	.word	0x20004da0
 8006a1c:	20004d88 	.word	0x20004d88
 8006a20:	20004dcc 	.word	0x20004dcc
 8006a24:	20004dc8 	.word	0x20004dc8
 8006a28:	20004de4 	.word	0x20004de4
 8006a2c:	20004dd0 	.word	0x20004dd0

08006a30 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006a32:	4b1b      	ldr	r3, [pc, #108]	@ (8006aa0 <prvAddCurrentTaskToDelayedList+0x70>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006a34:	4e1b      	ldr	r6, [pc, #108]	@ (8006aa4 <prvAddCurrentTaskToDelayedList+0x74>)
const TickType_t xConstTickCount = xTickCount;
 8006a36:	681c      	ldr	r4, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006a38:	6833      	ldr	r3, [r6, #0]
{
 8006a3a:	4605      	mov	r5, r0
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006a3c:	1d18      	adds	r0, r3, #4
{
 8006a3e:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006a40:	f7ff f90e 	bl	8005c60 <uxListRemove>
 8006a44:	b940      	cbnz	r0, 8006a58 <prvAddCurrentTaskToDelayedList+0x28>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8006a46:	6833      	ldr	r3, [r6, #0]
 8006a48:	4917      	ldr	r1, [pc, #92]	@ (8006aa8 <prvAddCurrentTaskToDelayedList+0x78>)
 8006a4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a4c:	2201      	movs	r2, #1
 8006a4e:	409a      	lsls	r2, r3
 8006a50:	680b      	ldr	r3, [r1, #0]
 8006a52:	ea23 0302 	bic.w	r3, r3, r2
 8006a56:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006a58:	1c6b      	adds	r3, r5, #1
 8006a5a:	d017      	beq.n	8006a8c <prvAddCurrentTaskToDelayedList+0x5c>
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006a5c:	6833      	ldr	r3, [r6, #0]
 8006a5e:	1964      	adds	r4, r4, r5
 8006a60:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 8006a62:	d307      	bcc.n	8006a74 <prvAddCurrentTaskToDelayedList+0x44>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006a64:	4b11      	ldr	r3, [pc, #68]	@ (8006aac <prvAddCurrentTaskToDelayedList+0x7c>)
 8006a66:	6818      	ldr	r0, [r3, #0]
 8006a68:	6831      	ldr	r1, [r6, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006a6a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006a6e:	3104      	adds	r1, #4
 8006a70:	f7ff b8de 	b.w	8005c30 <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006a74:	4b0e      	ldr	r3, [pc, #56]	@ (8006ab0 <prvAddCurrentTaskToDelayedList+0x80>)
 8006a76:	6818      	ldr	r0, [r3, #0]
 8006a78:	6831      	ldr	r1, [r6, #0]
 8006a7a:	3104      	adds	r1, #4
 8006a7c:	f7ff f8d8 	bl	8005c30 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006a80:	4b0c      	ldr	r3, [pc, #48]	@ (8006ab4 <prvAddCurrentTaskToDelayedList+0x84>)
 8006a82:	681a      	ldr	r2, [r3, #0]
 8006a84:	42a2      	cmp	r2, r4
					xNextTaskUnblockTime = xTimeToWake;
 8006a86:	bf88      	it	hi
 8006a88:	601c      	strhi	r4, [r3, #0]
}
 8006a8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006a8c:	2f00      	cmp	r7, #0
 8006a8e:	d0e5      	beq.n	8006a5c <prvAddCurrentTaskToDelayedList+0x2c>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006a90:	6831      	ldr	r1, [r6, #0]
 8006a92:	4809      	ldr	r0, [pc, #36]	@ (8006ab8 <prvAddCurrentTaskToDelayedList+0x88>)
}
 8006a94:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006a98:	3104      	adds	r1, #4
 8006a9a:	f7ff b8bb 	b.w	8005c14 <vListInsertEnd>
 8006a9e:	bf00      	nop
 8006aa0:	20004d80 	.word	0x20004d80
 8006aa4:	20004e84 	.word	0x20004e84
 8006aa8:	20004d7c 	.word	0x20004d7c
 8006aac:	20004dc8 	.word	0x20004dc8
 8006ab0:	20004dcc 	.word	0x20004dcc
 8006ab4:	20004d64 	.word	0x20004d64
 8006ab8:	20004d88 	.word	0x20004d88

08006abc <prvIdleTask>:
{
 8006abc:	b580      	push	{r7, lr}
 8006abe:	4d23      	ldr	r5, [pc, #140]	@ (8006b4c <prvIdleTask+0x90>)
 8006ac0:	4f23      	ldr	r7, [pc, #140]	@ (8006b50 <prvIdleTask+0x94>)
 8006ac2:	4e24      	ldr	r6, [pc, #144]	@ (8006b54 <prvIdleTask+0x98>)
 8006ac4:	f8df 8090 	ldr.w	r8, [pc, #144]	@ 8006b58 <prvIdleTask+0x9c>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006ac8:	682b      	ldr	r3, [r5, #0]
 8006aca:	b35b      	cbz	r3, 8006b24 <prvIdleTask+0x68>
			taskENTER_CRITICAL();
 8006acc:	f7ff f942 	bl	8005d54 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006ad4:	1d20      	adds	r0, r4, #4
 8006ad6:	f7ff f8c3 	bl	8005c60 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006ada:	6833      	ldr	r3, [r6, #0]
 8006adc:	3b01      	subs	r3, #1
 8006ade:	6033      	str	r3, [r6, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006ae0:	682b      	ldr	r3, [r5, #0]
 8006ae2:	3b01      	subs	r3, #1
 8006ae4:	602b      	str	r3, [r5, #0]
			taskEXIT_CRITICAL();
 8006ae6:	f7ff f957 	bl	8005d98 <vPortExitCritical>
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006aea:	f104 004c 	add.w	r0, r4, #76	@ 0x4c
 8006aee:	f002 fffb 	bl	8009ae8 <_reclaim_reent>
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006af2:	f894 309d 	ldrb.w	r3, [r4, #157]	@ 0x9d
 8006af6:	b163      	cbz	r3, 8006b12 <prvIdleTask+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006af8:	2b01      	cmp	r3, #1
 8006afa:	d022      	beq.n	8006b42 <prvIdleTask+0x86>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006afc:	2b02      	cmp	r3, #2
 8006afe:	d0e3      	beq.n	8006ac8 <prvIdleTask+0xc>
 8006b00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b04:	f383 8811 	msr	BASEPRI, r3
 8006b08:	f3bf 8f6f 	isb	sy
 8006b0c:	f3bf 8f4f 	dsb	sy
 8006b10:	e7fe      	b.n	8006b10 <prvIdleTask+0x54>
				vPortFree( pxTCB->pxStack );
 8006b12:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8006b14:	f7ff f80a 	bl	8005b2c <vPortFree>
				vPortFree( pxTCB );
 8006b18:	4620      	mov	r0, r4
 8006b1a:	f7ff f807 	bl	8005b2c <vPortFree>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006b1e:	682b      	ldr	r3, [r5, #0]
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d1d3      	bne.n	8006acc <prvIdleTask+0x10>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006b24:	f8d8 3000 	ldr.w	r3, [r8]
 8006b28:	2b01      	cmp	r3, #1
 8006b2a:	d9cd      	bls.n	8006ac8 <prvIdleTask+0xc>
				taskYIELD();
 8006b2c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8006b30:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b34:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8006b38:	f3bf 8f4f 	dsb	sy
 8006b3c:	f3bf 8f6f 	isb	sy
 8006b40:	e7c2      	b.n	8006ac8 <prvIdleTask+0xc>
				vPortFree( pxTCB );
 8006b42:	4620      	mov	r0, r4
 8006b44:	f7fe fff2 	bl	8005b2c <vPortFree>
 8006b48:	e7be      	b.n	8006ac8 <prvIdleTask+0xc>
 8006b4a:	bf00      	nop
 8006b4c:	20004d9c 	.word	0x20004d9c
 8006b50:	20004da0 	.word	0x20004da0
 8006b54:	20004d84 	.word	0x20004d84
 8006b58:	20004df8 	.word	0x20004df8

08006b5c <xTaskIncrementTick.part.0>:
BaseType_t xTaskIncrementTick( void )
 8006b5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006b60:	4b48      	ldr	r3, [pc, #288]	@ (8006c84 <xTaskIncrementTick.part.0+0x128>)
 8006b62:	681d      	ldr	r5, [r3, #0]
 8006b64:	3501      	adds	r5, #1
BaseType_t xTaskIncrementTick( void )
 8006b66:	b083      	sub	sp, #12
		xTickCount = xConstTickCount;
 8006b68:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006b6a:	2d00      	cmp	r5, #0
 8006b6c:	d041      	beq.n	8006bf2 <xTaskIncrementTick.part.0+0x96>
 8006b6e:	4b46      	ldr	r3, [pc, #280]	@ (8006c88 <xTaskIncrementTick.part.0+0x12c>)
 8006b70:	9301      	str	r3, [sp, #4]
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	429d      	cmp	r5, r3
 8006b76:	d349      	bcc.n	8006c0c <xTaskIncrementTick.part.0+0xb0>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006b78:	4e44      	ldr	r6, [pc, #272]	@ (8006c8c <xTaskIncrementTick.part.0+0x130>)
 8006b7a:	f8df 8124 	ldr.w	r8, [pc, #292]	@ 8006ca0 <xTaskIncrementTick.part.0+0x144>
 8006b7e:	6833      	ldr	r3, [r6, #0]
 8006b80:	f8df 9120 	ldr.w	r9, [pc, #288]	@ 8006ca4 <xTaskIncrementTick.part.0+0x148>
 8006b84:	681c      	ldr	r4, [r3, #0]
 8006b86:	2c00      	cmp	r4, #0
 8006b88:	d076      	beq.n	8006c78 <xTaskIncrementTick.part.0+0x11c>
					prvAddTaskToReadyList( pxTCB );
 8006b8a:	4f41      	ldr	r7, [pc, #260]	@ (8006c90 <xTaskIncrementTick.part.0+0x134>)
BaseType_t xSwitchRequired = pdFALSE;
 8006b8c:	2400      	movs	r4, #0
 8006b8e:	e022      	b.n	8006bd6 <xTaskIncrementTick.part.0+0x7a>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006b90:	f7ff f866 	bl	8005c60 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006b94:	f8db 2028 	ldr.w	r2, [fp, #40]	@ 0x28
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006b98:	f10b 0018 	add.w	r0, fp, #24
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006b9c:	b10a      	cbz	r2, 8006ba2 <xTaskIncrementTick.part.0+0x46>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006b9e:	f7ff f85f 	bl	8005c60 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006ba2:	f8db 002c 	ldr.w	r0, [fp, #44]	@ 0x2c
 8006ba6:	683b      	ldr	r3, [r7, #0]
 8006ba8:	2201      	movs	r2, #1
 8006baa:	4082      	lsls	r2, r0
 8006bac:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8006bb0:	431a      	orrs	r2, r3
 8006bb2:	4651      	mov	r1, sl
 8006bb4:	eb08 0080 	add.w	r0, r8, r0, lsl #2
 8006bb8:	603a      	str	r2, [r7, #0]
 8006bba:	f7ff f82b 	bl	8005c14 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006bbe:	f8d9 2000 	ldr.w	r2, [r9]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006bc2:	6830      	ldr	r0, [r6, #0]
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006bc4:	f8db 102c 	ldr.w	r1, [fp, #44]	@ 0x2c
 8006bc8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006bca:	6803      	ldr	r3, [r0, #0]
							xSwitchRequired = pdTRUE;
 8006bcc:	4291      	cmp	r1, r2
 8006bce:	bf28      	it	cs
 8006bd0:	2401      	movcs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d050      	beq.n	8006c78 <xTaskIncrementTick.part.0+0x11c>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006bd6:	6833      	ldr	r3, [r6, #0]
 8006bd8:	68db      	ldr	r3, [r3, #12]
 8006bda:	f8d3 b00c 	ldr.w	fp, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006bde:	f8db 2004 	ldr.w	r2, [fp, #4]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006be2:	f10b 0a04 	add.w	sl, fp, #4
					if( xConstTickCount < xItemValue )
 8006be6:	4295      	cmp	r5, r2
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006be8:	4650      	mov	r0, sl
					if( xConstTickCount < xItemValue )
 8006bea:	d2d1      	bcs.n	8006b90 <xTaskIncrementTick.part.0+0x34>
						xNextTaskUnblockTime = xItemValue;
 8006bec:	9b01      	ldr	r3, [sp, #4]
 8006bee:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006bf0:	e011      	b.n	8006c16 <xTaskIncrementTick.part.0+0xba>
			taskSWITCH_DELAYED_LISTS();
 8006bf2:	4b26      	ldr	r3, [pc, #152]	@ (8006c8c <xTaskIncrementTick.part.0+0x130>)
 8006bf4:	681a      	ldr	r2, [r3, #0]
 8006bf6:	6812      	ldr	r2, [r2, #0]
 8006bf8:	b30a      	cbz	r2, 8006c3e <xTaskIncrementTick.part.0+0xe2>
 8006bfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bfe:	f383 8811 	msr	BASEPRI, r3
 8006c02:	f3bf 8f6f 	isb	sy
 8006c06:	f3bf 8f4f 	dsb	sy
 8006c0a:	e7fe      	b.n	8006c0a <xTaskIncrementTick.part.0+0xae>
 8006c0c:	f8df 8090 	ldr.w	r8, [pc, #144]	@ 8006ca0 <xTaskIncrementTick.part.0+0x144>
 8006c10:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8006ca4 <xTaskIncrementTick.part.0+0x148>
BaseType_t xSwitchRequired = pdFALSE;
 8006c14:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006c16:	f8d9 3000 	ldr.w	r3, [r9]
			if( xYieldPending != pdFALSE )
 8006c1a:	491e      	ldr	r1, [pc, #120]	@ (8006c94 <xTaskIncrementTick.part.0+0x138>)
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006c1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c1e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8006c22:	009b      	lsls	r3, r3, #2
 8006c24:	f858 2003 	ldr.w	r2, [r8, r3]
			if( xYieldPending != pdFALSE )
 8006c28:	680b      	ldr	r3, [r1, #0]
				xSwitchRequired = pdTRUE;
 8006c2a:	2a02      	cmp	r2, #2
 8006c2c:	bf28      	it	cs
 8006c2e:	2401      	movcs	r4, #1
				xSwitchRequired = pdTRUE;
 8006c30:	2b00      	cmp	r3, #0
}
 8006c32:	bf0c      	ite	eq
 8006c34:	4620      	moveq	r0, r4
 8006c36:	2001      	movne	r0, #1
 8006c38:	b003      	add	sp, #12
 8006c3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			taskSWITCH_DELAYED_LISTS();
 8006c3e:	4a16      	ldr	r2, [pc, #88]	@ (8006c98 <xTaskIncrementTick.part.0+0x13c>)
 8006c40:	6818      	ldr	r0, [r3, #0]
 8006c42:	6811      	ldr	r1, [r2, #0]
 8006c44:	6019      	str	r1, [r3, #0]
 8006c46:	4915      	ldr	r1, [pc, #84]	@ (8006c9c <xTaskIncrementTick.part.0+0x140>)
 8006c48:	6010      	str	r0, [r2, #0]
 8006c4a:	680a      	ldr	r2, [r1, #0]
 8006c4c:	3201      	adds	r2, #1
 8006c4e:	600a      	str	r2, [r1, #0]
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006c50:	681a      	ldr	r2, [r3, #0]
 8006c52:	6812      	ldr	r2, [r2, #0]
 8006c54:	b93a      	cbnz	r2, 8006c66 <xTaskIncrementTick.part.0+0x10a>
		xNextTaskUnblockTime = portMAX_DELAY;
 8006c56:	4b0c      	ldr	r3, [pc, #48]	@ (8006c88 <xTaskIncrementTick.part.0+0x12c>)
 8006c58:	9301      	str	r3, [sp, #4]
 8006c5a:	461a      	mov	r2, r3
 8006c5c:	f04f 33ff 	mov.w	r3, #4294967295
 8006c60:	6013      	str	r3, [r2, #0]
 8006c62:	4613      	mov	r3, r2
 8006c64:	e785      	b.n	8006b72 <xTaskIncrementTick.part.0+0x16>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006c66:	681b      	ldr	r3, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006c68:	4a07      	ldr	r2, [pc, #28]	@ (8006c88 <xTaskIncrementTick.part.0+0x12c>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006c6a:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006c6c:	9201      	str	r2, [sp, #4]
 8006c6e:	68db      	ldr	r3, [r3, #12]
 8006c70:	685b      	ldr	r3, [r3, #4]
 8006c72:	6013      	str	r3, [r2, #0]
 8006c74:	4613      	mov	r3, r2
}
 8006c76:	e77c      	b.n	8006b72 <xTaskIncrementTick.part.0+0x16>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006c78:	9a01      	ldr	r2, [sp, #4]
 8006c7a:	f04f 33ff 	mov.w	r3, #4294967295
 8006c7e:	6013      	str	r3, [r2, #0]
					break;
 8006c80:	e7c9      	b.n	8006c16 <xTaskIncrementTick.part.0+0xba>
 8006c82:	bf00      	nop
 8006c84:	20004d80 	.word	0x20004d80
 8006c88:	20004d64 	.word	0x20004d64
 8006c8c:	20004dcc 	.word	0x20004dcc
 8006c90:	20004d7c 	.word	0x20004d7c
 8006c94:	20004d70 	.word	0x20004d70
 8006c98:	20004dc8 	.word	0x20004dc8
 8006c9c:	20004d6c 	.word	0x20004d6c
 8006ca0:	20004df8 	.word	0x20004df8
 8006ca4:	20004e84 	.word	0x20004e84

08006ca8 <xTaskResumeAll.part.0>:
BaseType_t xTaskResumeAll( void )
 8006ca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		--uxSchedulerSuspended;
 8006cac:	4d48      	ldr	r5, [pc, #288]	@ (8006dd0 <xTaskResumeAll.part.0+0x128>)
BaseType_t xTaskResumeAll( void )
 8006cae:	b083      	sub	sp, #12
	taskENTER_CRITICAL();
 8006cb0:	f7ff f850 	bl	8005d54 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8006cb4:	682b      	ldr	r3, [r5, #0]
 8006cb6:	3b01      	subs	r3, #1
 8006cb8:	602b      	str	r3, [r5, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006cba:	682b      	ldr	r3, [r5, #0]
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d16e      	bne.n	8006d9e <xTaskResumeAll.part.0+0xf6>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006cc0:	4b44      	ldr	r3, [pc, #272]	@ (8006dd4 <xTaskResumeAll.part.0+0x12c>)
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d06a      	beq.n	8006d9e <xTaskResumeAll.part.0+0xf6>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006cc8:	f8df a120 	ldr.w	sl, [pc, #288]	@ 8006dec <xTaskResumeAll.part.0+0x144>
 8006ccc:	f8da 2000 	ldr.w	r2, [sl]
 8006cd0:	2a00      	cmp	r2, #0
 8006cd2:	d079      	beq.n	8006dc8 <xTaskResumeAll.part.0+0x120>
 8006cd4:	4b40      	ldr	r3, [pc, #256]	@ (8006dd8 <xTaskResumeAll.part.0+0x130>)
 8006cd6:	4e41      	ldr	r6, [pc, #260]	@ (8006ddc <xTaskResumeAll.part.0+0x134>)
 8006cd8:	f8df 9114 	ldr.w	r9, [pc, #276]	@ 8006df0 <xTaskResumeAll.part.0+0x148>
 8006cdc:	f8df 8114 	ldr.w	r8, [pc, #276]	@ 8006df4 <xTaskResumeAll.part.0+0x14c>
 8006ce0:	9301      	str	r3, [sp, #4]
					prvAddTaskToReadyList( pxTCB );
 8006ce2:	2701      	movs	r7, #1
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ce4:	f8da 200c 	ldr.w	r2, [sl, #12]
 8006ce8:	f8d2 b00c 	ldr.w	fp, [r2, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006cec:	f10b 0404 	add.w	r4, fp, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006cf0:	f10b 0018 	add.w	r0, fp, #24
 8006cf4:	f7fe ffb4 	bl	8005c60 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006cf8:	4620      	mov	r0, r4
 8006cfa:	f7fe ffb1 	bl	8005c60 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006cfe:	f8db 002c 	ldr.w	r0, [fp, #44]	@ 0x2c
 8006d02:	6831      	ldr	r1, [r6, #0]
 8006d04:	fa07 f200 	lsl.w	r2, r7, r0
 8006d08:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8006d0c:	430a      	orrs	r2, r1
 8006d0e:	eb09 0080 	add.w	r0, r9, r0, lsl #2
 8006d12:	4621      	mov	r1, r4
 8006d14:	6032      	str	r2, [r6, #0]
 8006d16:	f7fe ff7d 	bl	8005c14 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006d1a:	f8d8 2000 	ldr.w	r2, [r8]
 8006d1e:	f8db 102c 	ldr.w	r1, [fp, #44]	@ 0x2c
 8006d22:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006d24:	4291      	cmp	r1, r2
 8006d26:	d341      	bcc.n	8006dac <xTaskResumeAll.part.0+0x104>
						xYieldPending = pdTRUE;
 8006d28:	9b01      	ldr	r3, [sp, #4]
 8006d2a:	601f      	str	r7, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006d2c:	f8da 2000 	ldr.w	r2, [sl]
 8006d30:	2a00      	cmp	r2, #0
 8006d32:	d1d7      	bne.n	8006ce4 <xTaskResumeAll.part.0+0x3c>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006d34:	4b2a      	ldr	r3, [pc, #168]	@ (8006de0 <xTaskResumeAll.part.0+0x138>)
 8006d36:	681a      	ldr	r2, [r3, #0]
 8006d38:	6812      	ldr	r2, [r2, #0]
 8006d3a:	2a00      	cmp	r2, #0
 8006d3c:	d03f      	beq.n	8006dbe <xTaskResumeAll.part.0+0x116>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d3e:	681a      	ldr	r2, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006d40:	4b28      	ldr	r3, [pc, #160]	@ (8006de4 <xTaskResumeAll.part.0+0x13c>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d42:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006d44:	68d2      	ldr	r2, [r2, #12]
 8006d46:	6852      	ldr	r2, [r2, #4]
 8006d48:	601a      	str	r2, [r3, #0]
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006d4a:	4e27      	ldr	r6, [pc, #156]	@ (8006de8 <xTaskResumeAll.part.0+0x140>)
 8006d4c:	6834      	ldr	r4, [r6, #0]
					if( xPendedCounts > ( TickType_t ) 0U )
 8006d4e:	b194      	cbz	r4, 8006d76 <xTaskResumeAll.part.0+0xce>
								xYieldPending = pdTRUE;
 8006d50:	2701      	movs	r7, #1
 8006d52:	e006      	b.n	8006d62 <xTaskResumeAll.part.0+0xba>
 8006d54:	f7ff ff02 	bl	8006b5c <xTaskIncrementTick.part.0>
							if( xTaskIncrementTick() != pdFALSE )
 8006d58:	b108      	cbz	r0, 8006d5e <xTaskResumeAll.part.0+0xb6>
								xYieldPending = pdTRUE;
 8006d5a:	9b01      	ldr	r3, [sp, #4]
 8006d5c:	601f      	str	r7, [r3, #0]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006d5e:	3c01      	subs	r4, #1
 8006d60:	d008      	beq.n	8006d74 <xTaskResumeAll.part.0+0xcc>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006d62:	682b      	ldr	r3, [r5, #0]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d0f5      	beq.n	8006d54 <xTaskResumeAll.part.0+0xac>
		++xPendedTicks;
 8006d68:	6833      	ldr	r3, [r6, #0]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006d6a:	3c01      	subs	r4, #1
		++xPendedTicks;
 8006d6c:	f103 0301 	add.w	r3, r3, #1
 8006d70:	6033      	str	r3, [r6, #0]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006d72:	d1f6      	bne.n	8006d62 <xTaskResumeAll.part.0+0xba>
						xPendedTicks = 0;
 8006d74:	6034      	str	r4, [r6, #0]
				if( xYieldPending != pdFALSE )
 8006d76:	9b01      	ldr	r3, [sp, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	b183      	cbz	r3, 8006d9e <xTaskResumeAll.part.0+0xf6>
					taskYIELD_IF_USING_PREEMPTION();
 8006d7c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8006d80:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d84:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8006d88:	f3bf 8f4f 	dsb	sy
 8006d8c:	f3bf 8f6f 	isb	sy
	taskEXIT_CRITICAL();
 8006d90:	f7ff f802 	bl	8005d98 <vPortExitCritical>
						xAlreadyYielded = pdTRUE;
 8006d94:	2401      	movs	r4, #1
}
 8006d96:	4620      	mov	r0, r4
 8006d98:	b003      	add	sp, #12
 8006d9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	taskEXIT_CRITICAL();
 8006d9e:	f7fe fffb 	bl	8005d98 <vPortExitCritical>
BaseType_t xAlreadyYielded = pdFALSE;
 8006da2:	2400      	movs	r4, #0
}
 8006da4:	4620      	mov	r0, r4
 8006da6:	b003      	add	sp, #12
 8006da8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006dac:	f8da 2000 	ldr.w	r2, [sl]
 8006db0:	2a00      	cmp	r2, #0
 8006db2:	d197      	bne.n	8006ce4 <xTaskResumeAll.part.0+0x3c>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006db4:	4b0a      	ldr	r3, [pc, #40]	@ (8006de0 <xTaskResumeAll.part.0+0x138>)
 8006db6:	681a      	ldr	r2, [r3, #0]
 8006db8:	6812      	ldr	r2, [r2, #0]
 8006dba:	2a00      	cmp	r2, #0
 8006dbc:	d1bf      	bne.n	8006d3e <xTaskResumeAll.part.0+0x96>
		xNextTaskUnblockTime = portMAX_DELAY;
 8006dbe:	4b09      	ldr	r3, [pc, #36]	@ (8006de4 <xTaskResumeAll.part.0+0x13c>)
 8006dc0:	f04f 32ff 	mov.w	r2, #4294967295
 8006dc4:	601a      	str	r2, [r3, #0]
 8006dc6:	e7c0      	b.n	8006d4a <xTaskResumeAll.part.0+0xa2>
 8006dc8:	4b03      	ldr	r3, [pc, #12]	@ (8006dd8 <xTaskResumeAll.part.0+0x130>)
 8006dca:	9301      	str	r3, [sp, #4]
 8006dcc:	e7bd      	b.n	8006d4a <xTaskResumeAll.part.0+0xa2>
 8006dce:	bf00      	nop
 8006dd0:	20004d60 	.word	0x20004d60
 8006dd4:	20004d84 	.word	0x20004d84
 8006dd8:	20004d70 	.word	0x20004d70
 8006ddc:	20004d7c 	.word	0x20004d7c
 8006de0:	20004dcc 	.word	0x20004dcc
 8006de4:	20004d64 	.word	0x20004d64
 8006de8:	20004d74 	.word	0x20004d74
 8006dec:	20004db4 	.word	0x20004db4
 8006df0:	20004df8 	.word	0x20004df8
 8006df4:	20004e84 	.word	0x20004e84

08006df8 <xTaskCreateStatic>:
	{
 8006df8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006dfc:	b084      	sub	sp, #16
 8006dfe:	e9dd 540b 	ldrd	r5, r4, [sp, #44]	@ 0x2c
		configASSERT( puxStackBuffer != NULL );
 8006e02:	b1c5      	cbz	r5, 8006e36 <xTaskCreateStatic+0x3e>
		configASSERT( pxTaskBuffer != NULL );
 8006e04:	b174      	cbz	r4, 8006e24 <xTaskCreateStatic+0x2c>
 8006e06:	4606      	mov	r6, r0
			volatile size_t xSize = sizeof( StaticTask_t );
 8006e08:	20a0      	movs	r0, #160	@ 0xa0
 8006e0a:	9003      	str	r0, [sp, #12]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006e0c:	9803      	ldr	r0, [sp, #12]
 8006e0e:	28a0      	cmp	r0, #160	@ 0xa0
 8006e10:	d01a      	beq.n	8006e48 <xTaskCreateStatic+0x50>
 8006e12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e16:	f383 8811 	msr	BASEPRI, r3
 8006e1a:	f3bf 8f6f 	isb	sy
 8006e1e:	f3bf 8f4f 	dsb	sy
 8006e22:	e7fe      	b.n	8006e22 <xTaskCreateStatic+0x2a>
 8006e24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e28:	f383 8811 	msr	BASEPRI, r3
 8006e2c:	f3bf 8f6f 	isb	sy
 8006e30:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
 8006e34:	e7fe      	b.n	8006e34 <xTaskCreateStatic+0x3c>
 8006e36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e3a:	f383 8811 	msr	BASEPRI, r3
 8006e3e:	f3bf 8f6f 	isb	sy
 8006e42:	f3bf 8f4f 	dsb	sy
		configASSERT( puxStackBuffer != NULL );
 8006e46:	e7fe      	b.n	8006e46 <xTaskCreateStatic+0x4e>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006e48:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 8006e4c:	3a01      	subs	r2, #1
 8006e4e:	eb05 0282 	add.w	r2, r5, r2, lsl #2
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006e52:	6325      	str	r5, [r4, #48]	@ 0x30
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006e54:	f022 0507 	bic.w	r5, r2, #7
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006e58:	2202      	movs	r2, #2
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006e5a:	9803      	ldr	r0, [sp, #12]
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006e5c:	f884 209d 	strb.w	r2, [r4, #157]	@ 0x9d
	if( pcName != NULL )
 8006e60:	2900      	cmp	r1, #0
 8006e62:	d073      	beq.n	8006f4c <xTaskCreateStatic+0x154>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006e64:	780a      	ldrb	r2, [r1, #0]
 8006e66:	f884 2034 	strb.w	r2, [r4, #52]	@ 0x34
			if( pcName[ x ] == ( char ) 0x00 )
 8006e6a:	2a00      	cmp	r2, #0
 8006e6c:	d036      	beq.n	8006edc <xTaskCreateStatic+0xe4>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006e6e:	784a      	ldrb	r2, [r1, #1]
 8006e70:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
			if( pcName[ x ] == ( char ) 0x00 )
 8006e74:	b392      	cbz	r2, 8006edc <xTaskCreateStatic+0xe4>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006e76:	788a      	ldrb	r2, [r1, #2]
 8006e78:	f884 2036 	strb.w	r2, [r4, #54]	@ 0x36
			if( pcName[ x ] == ( char ) 0x00 )
 8006e7c:	b372      	cbz	r2, 8006edc <xTaskCreateStatic+0xe4>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006e7e:	78ca      	ldrb	r2, [r1, #3]
 8006e80:	f884 2037 	strb.w	r2, [r4, #55]	@ 0x37
			if( pcName[ x ] == ( char ) 0x00 )
 8006e84:	b352      	cbz	r2, 8006edc <xTaskCreateStatic+0xe4>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006e86:	790a      	ldrb	r2, [r1, #4]
 8006e88:	f884 2038 	strb.w	r2, [r4, #56]	@ 0x38
			if( pcName[ x ] == ( char ) 0x00 )
 8006e8c:	b332      	cbz	r2, 8006edc <xTaskCreateStatic+0xe4>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006e8e:	794a      	ldrb	r2, [r1, #5]
 8006e90:	f884 2039 	strb.w	r2, [r4, #57]	@ 0x39
			if( pcName[ x ] == ( char ) 0x00 )
 8006e94:	b312      	cbz	r2, 8006edc <xTaskCreateStatic+0xe4>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006e96:	798a      	ldrb	r2, [r1, #6]
 8006e98:	f884 203a 	strb.w	r2, [r4, #58]	@ 0x3a
			if( pcName[ x ] == ( char ) 0x00 )
 8006e9c:	b1f2      	cbz	r2, 8006edc <xTaskCreateStatic+0xe4>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006e9e:	79ca      	ldrb	r2, [r1, #7]
 8006ea0:	f884 203b 	strb.w	r2, [r4, #59]	@ 0x3b
			if( pcName[ x ] == ( char ) 0x00 )
 8006ea4:	b1d2      	cbz	r2, 8006edc <xTaskCreateStatic+0xe4>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006ea6:	7a0a      	ldrb	r2, [r1, #8]
 8006ea8:	f884 203c 	strb.w	r2, [r4, #60]	@ 0x3c
			if( pcName[ x ] == ( char ) 0x00 )
 8006eac:	b1b2      	cbz	r2, 8006edc <xTaskCreateStatic+0xe4>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006eae:	7a4a      	ldrb	r2, [r1, #9]
 8006eb0:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
			if( pcName[ x ] == ( char ) 0x00 )
 8006eb4:	b192      	cbz	r2, 8006edc <xTaskCreateStatic+0xe4>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006eb6:	7a8a      	ldrb	r2, [r1, #10]
 8006eb8:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
			if( pcName[ x ] == ( char ) 0x00 )
 8006ebc:	b172      	cbz	r2, 8006edc <xTaskCreateStatic+0xe4>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006ebe:	7aca      	ldrb	r2, [r1, #11]
 8006ec0:	f884 203f 	strb.w	r2, [r4, #63]	@ 0x3f
			if( pcName[ x ] == ( char ) 0x00 )
 8006ec4:	b152      	cbz	r2, 8006edc <xTaskCreateStatic+0xe4>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006ec6:	7b0a      	ldrb	r2, [r1, #12]
 8006ec8:	f884 2040 	strb.w	r2, [r4, #64]	@ 0x40
			if( pcName[ x ] == ( char ) 0x00 )
 8006ecc:	b132      	cbz	r2, 8006edc <xTaskCreateStatic+0xe4>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006ece:	7b4a      	ldrb	r2, [r1, #13]
 8006ed0:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
			if( pcName[ x ] == ( char ) 0x00 )
 8006ed4:	b112      	cbz	r2, 8006edc <xTaskCreateStatic+0xe4>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006ed6:	7b8a      	ldrb	r2, [r1, #14]
 8006ed8:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006edc:	2200      	movs	r2, #0
 8006ede:	f884 2043 	strb.w	r2, [r4, #67]	@ 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006ee2:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 8006ee4:	9301      	str	r3, [sp, #4]
 8006ee6:	2f06      	cmp	r7, #6
 8006ee8:	bf28      	it	cs
 8006eea:	2706      	movcs	r7, #6
		pxNewTCB->uxMutexesHeld = 0;
 8006eec:	f04f 0800 	mov.w	r8, #0
	pxNewTCB->uxPriority = uxPriority;
 8006ef0:	62e7      	str	r7, [r4, #44]	@ 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8006ef2:	6467      	str	r7, [r4, #68]	@ 0x44
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006ef4:	1d20      	adds	r0, r4, #4
		pxNewTCB->uxMutexesHeld = 0;
 8006ef6:	f8c4 8048 	str.w	r8, [r4, #72]	@ 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006efa:	f7fe fe87 	bl	8005c0c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006efe:	f104 0018 	add.w	r0, r4, #24
 8006f02:	f7fe fe83 	bl	8005c0c <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f06:	f1c7 0707 	rsb	r7, r7, #7
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006f0a:	224c      	movs	r2, #76	@ 0x4c
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f0c:	61a7      	str	r7, [r4, #24]
		pxNewTCB->ulNotifiedValue = 0;
 8006f0e:	f8c4 8098 	str.w	r8, [r4, #152]	@ 0x98
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006f12:	4641      	mov	r1, r8
 8006f14:	18a0      	adds	r0, r4, r2
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006f16:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006f18:	6264      	str	r4, [r4, #36]	@ 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006f1a:	f884 809c 	strb.w	r8, [r4, #156]	@ 0x9c
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006f1e:	f002 fddb 	bl	8009ad8 <memset>
 8006f22:	4f0c      	ldr	r7, [pc, #48]	@ (8006f54 <xTaskCreateStatic+0x15c>)
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006f24:	9b01      	ldr	r3, [sp, #4]
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006f26:	6527      	str	r7, [r4, #80]	@ 0x50
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006f28:	461a      	mov	r2, r3
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006f2a:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8006f2e:	37d0      	adds	r7, #208	@ 0xd0
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006f30:	4631      	mov	r1, r6
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006f32:	6563      	str	r3, [r4, #84]	@ 0x54
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006f34:	4628      	mov	r0, r5
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006f36:	65a7      	str	r7, [r4, #88]	@ 0x58
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006f38:	f7fe fee4 	bl	8005d04 <pxPortInitialiseStack>
 8006f3c:	6020      	str	r0, [r4, #0]
			prvAddNewTaskToReadyList( pxNewTCB );
 8006f3e:	4620      	mov	r0, r4
 8006f40:	f7ff fcee 	bl	8006920 <prvAddNewTaskToReadyList>
	}
 8006f44:	4620      	mov	r0, r4
 8006f46:	b004      	add	sp, #16
 8006f48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006f4c:	f884 1034 	strb.w	r1, [r4, #52]	@ 0x34
 8006f50:	e7c7      	b.n	8006ee2 <xTaskCreateStatic+0xea>
 8006f52:	bf00      	nop
 8006f54:	200053ac 	.word	0x200053ac

08006f58 <xTaskCreate>:
	{
 8006f58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006f5c:	0095      	lsls	r5, r2, #2
	{
 8006f5e:	4680      	mov	r8, r0
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006f60:	4628      	mov	r0, r5
	{
 8006f62:	460e      	mov	r6, r1
 8006f64:	4699      	mov	r9, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006f66:	f7fe fd29 	bl	80059bc <pvPortMalloc>
			if( pxStack != NULL )
 8006f6a:	2800      	cmp	r0, #0
 8006f6c:	f000 8086 	beq.w	800707c <xTaskCreate+0x124>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006f70:	4607      	mov	r7, r0
 8006f72:	20a0      	movs	r0, #160	@ 0xa0
 8006f74:	f7fe fd22 	bl	80059bc <pvPortMalloc>
				if( pxNewTCB != NULL )
 8006f78:	4604      	mov	r4, r0
 8006f7a:	2800      	cmp	r0, #0
 8006f7c:	d07b      	beq.n	8007076 <xTaskCreate+0x11e>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006f7e:	3d04      	subs	r5, #4
 8006f80:	443d      	add	r5, r7
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006f82:	2300      	movs	r3, #0
					pxNewTCB->pxStack = pxStack;
 8006f84:	6307      	str	r7, [r0, #48]	@ 0x30
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006f86:	f025 0507 	bic.w	r5, r5, #7
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006f8a:	f880 309d 	strb.w	r3, [r0, #157]	@ 0x9d
	if( pcName != NULL )
 8006f8e:	2e00      	cmp	r6, #0
 8006f90:	d078      	beq.n	8007084 <xTaskCreate+0x12c>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006f92:	7833      	ldrb	r3, [r6, #0]
 8006f94:	f880 3034 	strb.w	r3, [r0, #52]	@ 0x34
			if( pcName[ x ] == ( char ) 0x00 )
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d036      	beq.n	800700a <xTaskCreate+0xb2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006f9c:	7873      	ldrb	r3, [r6, #1]
 8006f9e:	f880 3035 	strb.w	r3, [r0, #53]	@ 0x35
			if( pcName[ x ] == ( char ) 0x00 )
 8006fa2:	b393      	cbz	r3, 800700a <xTaskCreate+0xb2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006fa4:	78b3      	ldrb	r3, [r6, #2]
 8006fa6:	f880 3036 	strb.w	r3, [r0, #54]	@ 0x36
			if( pcName[ x ] == ( char ) 0x00 )
 8006faa:	b373      	cbz	r3, 800700a <xTaskCreate+0xb2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006fac:	78f3      	ldrb	r3, [r6, #3]
 8006fae:	f880 3037 	strb.w	r3, [r0, #55]	@ 0x37
			if( pcName[ x ] == ( char ) 0x00 )
 8006fb2:	b353      	cbz	r3, 800700a <xTaskCreate+0xb2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006fb4:	7933      	ldrb	r3, [r6, #4]
 8006fb6:	f880 3038 	strb.w	r3, [r0, #56]	@ 0x38
			if( pcName[ x ] == ( char ) 0x00 )
 8006fba:	b333      	cbz	r3, 800700a <xTaskCreate+0xb2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006fbc:	7973      	ldrb	r3, [r6, #5]
 8006fbe:	f880 3039 	strb.w	r3, [r0, #57]	@ 0x39
			if( pcName[ x ] == ( char ) 0x00 )
 8006fc2:	b313      	cbz	r3, 800700a <xTaskCreate+0xb2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006fc4:	79b3      	ldrb	r3, [r6, #6]
 8006fc6:	f880 303a 	strb.w	r3, [r0, #58]	@ 0x3a
			if( pcName[ x ] == ( char ) 0x00 )
 8006fca:	b1f3      	cbz	r3, 800700a <xTaskCreate+0xb2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006fcc:	79f3      	ldrb	r3, [r6, #7]
 8006fce:	f880 303b 	strb.w	r3, [r0, #59]	@ 0x3b
			if( pcName[ x ] == ( char ) 0x00 )
 8006fd2:	b1d3      	cbz	r3, 800700a <xTaskCreate+0xb2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006fd4:	7a33      	ldrb	r3, [r6, #8]
 8006fd6:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
			if( pcName[ x ] == ( char ) 0x00 )
 8006fda:	b1b3      	cbz	r3, 800700a <xTaskCreate+0xb2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006fdc:	7a73      	ldrb	r3, [r6, #9]
 8006fde:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
			if( pcName[ x ] == ( char ) 0x00 )
 8006fe2:	b193      	cbz	r3, 800700a <xTaskCreate+0xb2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006fe4:	7ab3      	ldrb	r3, [r6, #10]
 8006fe6:	f880 303e 	strb.w	r3, [r0, #62]	@ 0x3e
			if( pcName[ x ] == ( char ) 0x00 )
 8006fea:	b173      	cbz	r3, 800700a <xTaskCreate+0xb2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006fec:	7af3      	ldrb	r3, [r6, #11]
 8006fee:	f880 303f 	strb.w	r3, [r0, #63]	@ 0x3f
			if( pcName[ x ] == ( char ) 0x00 )
 8006ff2:	b153      	cbz	r3, 800700a <xTaskCreate+0xb2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006ff4:	7b33      	ldrb	r3, [r6, #12]
 8006ff6:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
			if( pcName[ x ] == ( char ) 0x00 )
 8006ffa:	b133      	cbz	r3, 800700a <xTaskCreate+0xb2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006ffc:	7b73      	ldrb	r3, [r6, #13]
 8006ffe:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
			if( pcName[ x ] == ( char ) 0x00 )
 8007002:	b113      	cbz	r3, 800700a <xTaskCreate+0xb2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007004:	7bb3      	ldrb	r3, [r6, #14]
 8007006:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800700a:	2300      	movs	r3, #0
 800700c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007010:	9e08      	ldr	r6, [sp, #32]
 8007012:	2e06      	cmp	r6, #6
 8007014:	bf28      	it	cs
 8007016:	2606      	movcs	r6, #6
		pxNewTCB->uxMutexesHeld = 0;
 8007018:	2700      	movs	r7, #0
	pxNewTCB->uxPriority = uxPriority;
 800701a:	62e6      	str	r6, [r4, #44]	@ 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 800701c:	6466      	str	r6, [r4, #68]	@ 0x44
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800701e:	1d20      	adds	r0, r4, #4
		pxNewTCB->uxMutexesHeld = 0;
 8007020:	64a7      	str	r7, [r4, #72]	@ 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007022:	f7fe fdf3 	bl	8005c0c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007026:	f104 0018 	add.w	r0, r4, #24
 800702a:	f7fe fdef 	bl	8005c0c <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800702e:	f1c6 0607 	rsb	r6, r6, #7
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007032:	224c      	movs	r2, #76	@ 0x4c
		pxNewTCB->ulNotifiedValue = 0;
 8007034:	f8c4 7098 	str.w	r7, [r4, #152]	@ 0x98
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007038:	4639      	mov	r1, r7
 800703a:	18a0      	adds	r0, r4, r2
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800703c:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800703e:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007040:	6264      	str	r4, [r4, #36]	@ 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007042:	f884 709c 	strb.w	r7, [r4, #156]	@ 0x9c
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007046:	f002 fd47 	bl	8009ad8 <memset>
 800704a:	4b10      	ldr	r3, [pc, #64]	@ (800708c <xTaskCreate+0x134>)
 800704c:	6523      	str	r3, [r4, #80]	@ 0x50
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800704e:	4628      	mov	r0, r5
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007050:	f103 0568 	add.w	r5, r3, #104	@ 0x68
 8007054:	33d0      	adds	r3, #208	@ 0xd0
 8007056:	65a3      	str	r3, [r4, #88]	@ 0x58
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007058:	464a      	mov	r2, r9
 800705a:	4641      	mov	r1, r8
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800705c:	6565      	str	r5, [r4, #84]	@ 0x54
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800705e:	f7fe fe51 	bl	8005d04 <pxPortInitialiseStack>
	if( pxCreatedTask != NULL )
 8007062:	9b09      	ldr	r3, [sp, #36]	@ 0x24
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007064:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 8007066:	b103      	cbz	r3, 800706a <xTaskCreate+0x112>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007068:	601c      	str	r4, [r3, #0]
			prvAddNewTaskToReadyList( pxNewTCB );
 800706a:	4620      	mov	r0, r4
 800706c:	f7ff fc58 	bl	8006920 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007070:	2001      	movs	r0, #1
	}
 8007072:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
 8007076:	4638      	mov	r0, r7
 8007078:	f7fe fd58 	bl	8005b2c <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800707c:	f04f 30ff 	mov.w	r0, #4294967295
	}
 8007080:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007084:	f880 6034 	strb.w	r6, [r0, #52]	@ 0x34
 8007088:	e7c2      	b.n	8007010 <xTaskCreate+0xb8>
 800708a:	bf00      	nop
 800708c:	200053ac 	.word	0x200053ac

08007090 <vTaskDelay>:
	{
 8007090:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007092:	b950      	cbnz	r0, 80070aa <vTaskDelay+0x1a>
			portYIELD_WITHIN_API();
 8007094:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007098:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800709c:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80070a0:	f3bf 8f4f 	dsb	sy
 80070a4:	f3bf 8f6f 	isb	sy
	}
 80070a8:	bd10      	pop	{r4, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 80070aa:	4c10      	ldr	r4, [pc, #64]	@ (80070ec <vTaskDelay+0x5c>)
 80070ac:	6821      	ldr	r1, [r4, #0]
 80070ae:	b141      	cbz	r1, 80070c2 <vTaskDelay+0x32>
 80070b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070b4:	f383 8811 	msr	BASEPRI, r3
 80070b8:	f3bf 8f6f 	isb	sy
 80070bc:	f3bf 8f4f 	dsb	sy
 80070c0:	e7fe      	b.n	80070c0 <vTaskDelay+0x30>
	++uxSchedulerSuspended;
 80070c2:	6823      	ldr	r3, [r4, #0]
 80070c4:	3301      	adds	r3, #1
 80070c6:	6023      	str	r3, [r4, #0]
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80070c8:	f7ff fcb2 	bl	8006a30 <prvAddCurrentTaskToDelayedList>
	configASSERT( uxSchedulerSuspended );
 80070cc:	6823      	ldr	r3, [r4, #0]
 80070ce:	b943      	cbnz	r3, 80070e2 <vTaskDelay+0x52>
 80070d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070d4:	f383 8811 	msr	BASEPRI, r3
 80070d8:	f3bf 8f6f 	isb	sy
 80070dc:	f3bf 8f4f 	dsb	sy
 80070e0:	e7fe      	b.n	80070e0 <vTaskDelay+0x50>
 80070e2:	f7ff fde1 	bl	8006ca8 <xTaskResumeAll.part.0>
		if( xAlreadyYielded == pdFALSE )
 80070e6:	2800      	cmp	r0, #0
 80070e8:	d0d4      	beq.n	8007094 <vTaskDelay+0x4>
	}
 80070ea:	bd10      	pop	{r4, pc}
 80070ec:	20004d60 	.word	0x20004d60

080070f0 <uxTaskPriorityGet>:
	{
 80070f0:	b510      	push	{r4, lr}
 80070f2:	4604      	mov	r4, r0
		taskENTER_CRITICAL();
 80070f4:	f7fe fe2e 	bl	8005d54 <vPortEnterCritical>
			pxTCB = prvGetTCBFromHandle( xTask );
 80070f8:	b124      	cbz	r4, 8007104 <uxTaskPriorityGet+0x14>
			uxReturn = pxTCB->uxPriority;
 80070fa:	6ae4      	ldr	r4, [r4, #44]	@ 0x2c
		taskEXIT_CRITICAL();
 80070fc:	f7fe fe4c 	bl	8005d98 <vPortExitCritical>
	}
 8007100:	4620      	mov	r0, r4
 8007102:	bd10      	pop	{r4, pc}
			pxTCB = prvGetTCBFromHandle( xTask );
 8007104:	4b03      	ldr	r3, [pc, #12]	@ (8007114 <uxTaskPriorityGet+0x24>)
 8007106:	681c      	ldr	r4, [r3, #0]
			uxReturn = pxTCB->uxPriority;
 8007108:	6ae4      	ldr	r4, [r4, #44]	@ 0x2c
		taskEXIT_CRITICAL();
 800710a:	f7fe fe45 	bl	8005d98 <vPortExitCritical>
	}
 800710e:	4620      	mov	r0, r4
 8007110:	bd10      	pop	{r4, pc}
 8007112:	bf00      	nop
 8007114:	20004e84 	.word	0x20004e84

08007118 <uxTaskPriorityGetFromISR>:
	{
 8007118:	b510      	push	{r4, lr}
 800711a:	4604      	mov	r4, r0
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800711c:	f7fe ff38 	bl	8005f90 <vPortValidateInterruptPriority>
	__asm volatile
 8007120:	f3ef 8311 	mrs	r3, BASEPRI
 8007124:	f04f 0250 	mov.w	r2, #80	@ 0x50
 8007128:	f382 8811 	msr	BASEPRI, r2
 800712c:	f3bf 8f6f 	isb	sy
 8007130:	f3bf 8f4f 	dsb	sy
			pxTCB = prvGetTCBFromHandle( xTask );
 8007134:	b11c      	cbz	r4, 800713e <uxTaskPriorityGetFromISR+0x26>
			uxReturn = pxTCB->uxPriority;
 8007136:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
	__asm volatile
 8007138:	f383 8811 	msr	BASEPRI, r3
	}
 800713c:	bd10      	pop	{r4, pc}
			pxTCB = prvGetTCBFromHandle( xTask );
 800713e:	4a03      	ldr	r2, [pc, #12]	@ (800714c <uxTaskPriorityGetFromISR+0x34>)
 8007140:	6814      	ldr	r4, [r2, #0]
			uxReturn = pxTCB->uxPriority;
 8007142:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8007144:	f383 8811 	msr	BASEPRI, r3
	}
 8007148:	bd10      	pop	{r4, pc}
 800714a:	bf00      	nop
 800714c:	20004e84 	.word	0x20004e84

08007150 <vTaskStartScheduler>:
{
 8007150:	b570      	push	{r4, r5, r6, lr}
 8007152:	b084      	sub	sp, #16
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007154:	aa02      	add	r2, sp, #8
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007156:	2400      	movs	r4, #0
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007158:	a901      	add	r1, sp, #4
 800715a:	4668      	mov	r0, sp
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800715c:	e9cd 4400 	strd	r4, r4, [sp]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007160:	f7fa f874 	bl	800124c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007164:	e9dd 3201 	ldrd	r3, r2, [sp, #4]
 8007168:	9d00      	ldr	r5, [sp, #0]
		configASSERT( puxStackBuffer != NULL );
 800716a:	b1bb      	cbz	r3, 800719c <vTaskStartScheduler+0x4c>
		configASSERT( pxTaskBuffer != NULL );
 800716c:	b16d      	cbz	r5, 800718a <vTaskStartScheduler+0x3a>
			volatile size_t xSize = sizeof( StaticTask_t );
 800716e:	21a0      	movs	r1, #160	@ 0xa0
 8007170:	9103      	str	r1, [sp, #12]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007172:	9903      	ldr	r1, [sp, #12]
 8007174:	29a0      	cmp	r1, #160	@ 0xa0
 8007176:	d01a      	beq.n	80071ae <vTaskStartScheduler+0x5e>
	__asm volatile
 8007178:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800717c:	f383 8811 	msr	BASEPRI, r3
 8007180:	f3bf 8f6f 	isb	sy
 8007184:	f3bf 8f4f 	dsb	sy
 8007188:	e7fe      	b.n	8007188 <vTaskStartScheduler+0x38>
 800718a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800718e:	f383 8811 	msr	BASEPRI, r3
 8007192:	f3bf 8f6f 	isb	sy
 8007196:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
 800719a:	e7fe      	b.n	800719a <vTaskStartScheduler+0x4a>
 800719c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071a0:	f383 8811 	msr	BASEPRI, r3
 80071a4:	f3bf 8f6f 	isb	sy
 80071a8:	f3bf 8f4f 	dsb	sy
		configASSERT( puxStackBuffer != NULL );
 80071ac:	e7fe      	b.n	80071ac <vTaskStartScheduler+0x5c>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80071ae:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 80071b2:	3a01      	subs	r2, #1
 80071b4:	eb03 0282 	add.w	r2, r3, r2, lsl #2
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80071b8:	2102      	movs	r1, #2
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80071ba:	632b      	str	r3, [r5, #48]	@ 0x30
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80071bc:	4b2e      	ldr	r3, [pc, #184]	@ (8007278 <vTaskStartScheduler+0x128>)
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80071be:	f885 109d 	strb.w	r1, [r5, #157]	@ 0x9d
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80071c2:	1d28      	adds	r0, r5, #4
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80071c4:	636b      	str	r3, [r5, #52]	@ 0x34
		pxNewTCB->uxMutexesHeld = 0;
 80071c6:	e9c5 4411 	strd	r4, r4, [r5, #68]	@ 0x44
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80071ca:	f885 4038 	strb.w	r4, [r5, #56]	@ 0x38
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80071ce:	f885 4043 	strb.w	r4, [r5, #67]	@ 0x43
	pxNewTCB->uxPriority = uxPriority;
 80071d2:	62ec      	str	r4, [r5, #44]	@ 0x2c
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80071d4:	f022 0607 	bic.w	r6, r2, #7
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80071d8:	9b03      	ldr	r3, [sp, #12]
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80071da:	f7fe fd17 	bl	8005c0c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80071de:	f105 0018 	add.w	r0, r5, #24
 80071e2:	f7fe fd13 	bl	8005c0c <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80071e6:	2307      	movs	r3, #7
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80071e8:	224c      	movs	r2, #76	@ 0x4c
		pxNewTCB->ulNotifiedValue = 0;
 80071ea:	f8c5 4098 	str.w	r4, [r5, #152]	@ 0x98
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80071ee:	61ab      	str	r3, [r5, #24]
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80071f0:	4621      	mov	r1, r4
 80071f2:	18a8      	adds	r0, r5, r2
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80071f4:	612d      	str	r5, [r5, #16]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80071f6:	626d      	str	r5, [r5, #36]	@ 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80071f8:	f885 409c 	strb.w	r4, [r5, #156]	@ 0x9c
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80071fc:	f002 fc6c 	bl	8009ad8 <memset>
 8007200:	4b1e      	ldr	r3, [pc, #120]	@ (800727c <vTaskStartScheduler+0x12c>)
 8007202:	652b      	str	r3, [r5, #80]	@ 0x50
 8007204:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007208:	33d0      	adds	r3, #208	@ 0xd0
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800720a:	491d      	ldr	r1, [pc, #116]	@ (8007280 <vTaskStartScheduler+0x130>)
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800720c:	65ab      	str	r3, [r5, #88]	@ 0x58
 800720e:	656a      	str	r2, [r5, #84]	@ 0x54
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007210:	4630      	mov	r0, r6
 8007212:	4622      	mov	r2, r4
 8007214:	f7fe fd76 	bl	8005d04 <pxPortInitialiseStack>
 8007218:	6028      	str	r0, [r5, #0]
			prvAddNewTaskToReadyList( pxNewTCB );
 800721a:	4628      	mov	r0, r5
 800721c:	f7ff fb80 	bl	8006920 <prvAddNewTaskToReadyList>
			xReturn = xTimerCreateTimerTask();
 8007220:	f000 fbda 	bl	80079d8 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 8007224:	2801      	cmp	r0, #1
 8007226:	d00c      	beq.n	8007242 <vTaskStartScheduler+0xf2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007228:	3001      	adds	r0, #1
 800722a:	d001      	beq.n	8007230 <vTaskStartScheduler+0xe0>
}
 800722c:	b004      	add	sp, #16
 800722e:	bd70      	pop	{r4, r5, r6, pc}
 8007230:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007234:	f383 8811 	msr	BASEPRI, r3
 8007238:	f3bf 8f6f 	isb	sy
 800723c:	f3bf 8f4f 	dsb	sy
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007240:	e7fe      	b.n	8007240 <vTaskStartScheduler+0xf0>
 8007242:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007246:	f383 8811 	msr	BASEPRI, r3
 800724a:	f3bf 8f6f 	isb	sy
 800724e:	f3bf 8f4f 	dsb	sy
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007252:	4b0c      	ldr	r3, [pc, #48]	@ (8007284 <vTaskStartScheduler+0x134>)
 8007254:	4a0c      	ldr	r2, [pc, #48]	@ (8007288 <vTaskStartScheduler+0x138>)
 8007256:	681b      	ldr	r3, [r3, #0]
		xNextTaskUnblockTime = portMAX_DELAY;
 8007258:	490c      	ldr	r1, [pc, #48]	@ (800728c <vTaskStartScheduler+0x13c>)
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800725a:	334c      	adds	r3, #76	@ 0x4c
 800725c:	6013      	str	r3, [r2, #0]
		xSchedulerRunning = pdTRUE;
 800725e:	4a0c      	ldr	r2, [pc, #48]	@ (8007290 <vTaskStartScheduler+0x140>)
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007260:	4b0c      	ldr	r3, [pc, #48]	@ (8007294 <vTaskStartScheduler+0x144>)
		xNextTaskUnblockTime = portMAX_DELAY;
 8007262:	f04f 35ff 	mov.w	r5, #4294967295
 8007266:	600d      	str	r5, [r1, #0]
		xSchedulerRunning = pdTRUE;
 8007268:	6010      	str	r0, [r2, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800726a:	601c      	str	r4, [r3, #0]
}
 800726c:	b004      	add	sp, #16
 800726e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		if( xPortStartScheduler() != pdFALSE )
 8007272:	f7fe bded 	b.w	8005e50 <xPortStartScheduler>
 8007276:	bf00      	nop
 8007278:	454c4449 	.word	0x454c4449
 800727c:	200053ac 	.word	0x200053ac
 8007280:	08006abd 	.word	0x08006abd
 8007284:	20004e84 	.word	0x20004e84
 8007288:	20000588 	.word	0x20000588
 800728c:	20004d64 	.word	0x20004d64
 8007290:	20004d78 	.word	0x20004d78
 8007294:	20004d80 	.word	0x20004d80

08007298 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8007298:	4a02      	ldr	r2, [pc, #8]	@ (80072a4 <vTaskSuspendAll+0xc>)
 800729a:	6813      	ldr	r3, [r2, #0]
 800729c:	3301      	adds	r3, #1
 800729e:	6013      	str	r3, [r2, #0]
}
 80072a0:	4770      	bx	lr
 80072a2:	bf00      	nop
 80072a4:	20004d60 	.word	0x20004d60

080072a8 <xTaskResumeAll>:
	configASSERT( uxSchedulerSuspended );
 80072a8:	4b06      	ldr	r3, [pc, #24]	@ (80072c4 <xTaskResumeAll+0x1c>)
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	b943      	cbnz	r3, 80072c0 <xTaskResumeAll+0x18>
 80072ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072b2:	f383 8811 	msr	BASEPRI, r3
 80072b6:	f3bf 8f6f 	isb	sy
 80072ba:	f3bf 8f4f 	dsb	sy
 80072be:	e7fe      	b.n	80072be <xTaskResumeAll+0x16>
 80072c0:	f7ff bcf2 	b.w	8006ca8 <xTaskResumeAll.part.0>
 80072c4:	20004d60 	.word	0x20004d60

080072c8 <xTaskGetTickCount>:
		xTicks = xTickCount;
 80072c8:	4b01      	ldr	r3, [pc, #4]	@ (80072d0 <xTaskGetTickCount+0x8>)
 80072ca:	6818      	ldr	r0, [r3, #0]
}
 80072cc:	4770      	bx	lr
 80072ce:	bf00      	nop
 80072d0:	20004d80 	.word	0x20004d80

080072d4 <xTaskIncrementTick>:
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80072d4:	4b05      	ldr	r3, [pc, #20]	@ (80072ec <xTaskIncrementTick+0x18>)
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	b90b      	cbnz	r3, 80072de <xTaskIncrementTick+0xa>
 80072da:	f7ff bc3f 	b.w	8006b5c <xTaskIncrementTick.part.0>
		++xPendedTicks;
 80072de:	4a04      	ldr	r2, [pc, #16]	@ (80072f0 <xTaskIncrementTick+0x1c>)
 80072e0:	6813      	ldr	r3, [r2, #0]
 80072e2:	3301      	adds	r3, #1
}
 80072e4:	2000      	movs	r0, #0
		++xPendedTicks;
 80072e6:	6013      	str	r3, [r2, #0]
}
 80072e8:	4770      	bx	lr
 80072ea:	bf00      	nop
 80072ec:	20004d60 	.word	0x20004d60
 80072f0:	20004d74 	.word	0x20004d74

080072f4 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80072f4:	4b18      	ldr	r3, [pc, #96]	@ (8007358 <vTaskSwitchContext+0x64>)
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	b11b      	cbz	r3, 8007302 <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
 80072fa:	4b18      	ldr	r3, [pc, #96]	@ (800735c <vTaskSwitchContext+0x68>)
 80072fc:	2201      	movs	r2, #1
 80072fe:	601a      	str	r2, [r3, #0]
 8007300:	4770      	bx	lr
		xYieldPending = pdFALSE;
 8007302:	4916      	ldr	r1, [pc, #88]	@ (800735c <vTaskSwitchContext+0x68>)
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007304:	4a16      	ldr	r2, [pc, #88]	@ (8007360 <vTaskSwitchContext+0x6c>)
		xYieldPending = pdFALSE;
 8007306:	600b      	str	r3, [r1, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007308:	6813      	ldr	r3, [r2, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800730a:	fab3 f383 	clz	r3, r3
 800730e:	b2db      	uxtb	r3, r3
 8007310:	f1c3 031f 	rsb	r3, r3, #31
 8007314:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8007318:	4912      	ldr	r1, [pc, #72]	@ (8007364 <vTaskSwitchContext+0x70>)
 800731a:	009a      	lsls	r2, r3, #2
 800731c:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8007320:	5888      	ldr	r0, [r1, r2]
 8007322:	b940      	cbnz	r0, 8007336 <vTaskSwitchContext+0x42>
	__asm volatile
 8007324:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007328:	f383 8811 	msr	BASEPRI, r3
 800732c:	f3bf 8f6f 	isb	sy
 8007330:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
 8007334:	e7fe      	b.n	8007334 <vTaskSwitchContext+0x40>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007336:	6858      	ldr	r0, [r3, #4]
 8007338:	3208      	adds	r2, #8
 800733a:	6840      	ldr	r0, [r0, #4]
 800733c:	6058      	str	r0, [r3, #4]
 800733e:	440a      	add	r2, r1
 8007340:	4290      	cmp	r0, r2
 8007342:	bf04      	itt	eq
 8007344:	6840      	ldreq	r0, [r0, #4]
 8007346:	6058      	streq	r0, [r3, #4]
 8007348:	4b07      	ldr	r3, [pc, #28]	@ (8007368 <vTaskSwitchContext+0x74>)
 800734a:	68c2      	ldr	r2, [r0, #12]
 800734c:	601a      	str	r2, [r3, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	4a06      	ldr	r2, [pc, #24]	@ (800736c <vTaskSwitchContext+0x78>)
 8007352:	334c      	adds	r3, #76	@ 0x4c
 8007354:	6013      	str	r3, [r2, #0]
}
 8007356:	4770      	bx	lr
 8007358:	20004d60 	.word	0x20004d60
 800735c:	20004d70 	.word	0x20004d70
 8007360:	20004d7c 	.word	0x20004d7c
 8007364:	20004df8 	.word	0x20004df8
 8007368:	20004e84 	.word	0x20004e84
 800736c:	20000588 	.word	0x20000588

08007370 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 8007370:	b320      	cbz	r0, 80073bc <vTaskPlaceOnEventList+0x4c>
{
 8007372:	b570      	push	{r4, r5, r6, lr}
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007374:	4d1f      	ldr	r5, [pc, #124]	@ (80073f4 <vTaskPlaceOnEventList+0x84>)
 8007376:	460c      	mov	r4, r1
 8007378:	6829      	ldr	r1, [r5, #0]
 800737a:	3118      	adds	r1, #24
 800737c:	f7fe fc58 	bl	8005c30 <vListInsert>
const TickType_t xConstTickCount = xTickCount;
 8007380:	4b1d      	ldr	r3, [pc, #116]	@ (80073f8 <vTaskPlaceOnEventList+0x88>)
 8007382:	681e      	ldr	r6, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007384:	6828      	ldr	r0, [r5, #0]
 8007386:	3004      	adds	r0, #4
 8007388:	f7fe fc6a 	bl	8005c60 <uxListRemove>
 800738c:	b940      	cbnz	r0, 80073a0 <vTaskPlaceOnEventList+0x30>
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800738e:	682b      	ldr	r3, [r5, #0]
 8007390:	491a      	ldr	r1, [pc, #104]	@ (80073fc <vTaskPlaceOnEventList+0x8c>)
 8007392:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8007394:	680b      	ldr	r3, [r1, #0]
 8007396:	2201      	movs	r2, #1
 8007398:	4082      	lsls	r2, r0
 800739a:	ea23 0302 	bic.w	r3, r3, r2
 800739e:	600b      	str	r3, [r1, #0]
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80073a0:	1c63      	adds	r3, r4, #1
 80073a2:	d014      	beq.n	80073ce <vTaskPlaceOnEventList+0x5e>
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80073a4:	682b      	ldr	r3, [r5, #0]
 80073a6:	19a4      	adds	r4, r4, r6
 80073a8:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80073aa:	d317      	bcc.n	80073dc <vTaskPlaceOnEventList+0x6c>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80073ac:	4b14      	ldr	r3, [pc, #80]	@ (8007400 <vTaskPlaceOnEventList+0x90>)
 80073ae:	6818      	ldr	r0, [r3, #0]
 80073b0:	6829      	ldr	r1, [r5, #0]
}
 80073b2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80073b6:	3104      	adds	r1, #4
 80073b8:	f7fe bc3a 	b.w	8005c30 <vListInsert>
 80073bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073c0:	f383 8811 	msr	BASEPRI, r3
 80073c4:	f3bf 8f6f 	isb	sy
 80073c8:	f3bf 8f4f 	dsb	sy
	configASSERT( pxEventList );
 80073cc:	e7fe      	b.n	80073cc <vTaskPlaceOnEventList+0x5c>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80073ce:	6829      	ldr	r1, [r5, #0]
 80073d0:	480c      	ldr	r0, [pc, #48]	@ (8007404 <vTaskPlaceOnEventList+0x94>)
}
 80073d2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80073d6:	3104      	adds	r1, #4
 80073d8:	f7fe bc1c 	b.w	8005c14 <vListInsertEnd>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80073dc:	4b0a      	ldr	r3, [pc, #40]	@ (8007408 <vTaskPlaceOnEventList+0x98>)
 80073de:	6818      	ldr	r0, [r3, #0]
 80073e0:	6829      	ldr	r1, [r5, #0]
 80073e2:	3104      	adds	r1, #4
 80073e4:	f7fe fc24 	bl	8005c30 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80073e8:	4b08      	ldr	r3, [pc, #32]	@ (800740c <vTaskPlaceOnEventList+0x9c>)
 80073ea:	681a      	ldr	r2, [r3, #0]
 80073ec:	4294      	cmp	r4, r2
					xNextTaskUnblockTime = xTimeToWake;
 80073ee:	bf38      	it	cc
 80073f0:	601c      	strcc	r4, [r3, #0]
}
 80073f2:	bd70      	pop	{r4, r5, r6, pc}
 80073f4:	20004e84 	.word	0x20004e84
 80073f8:	20004d80 	.word	0x20004d80
 80073fc:	20004d7c 	.word	0x20004d7c
 8007400:	20004dc8 	.word	0x20004dc8
 8007404:	20004d88 	.word	0x20004d88
 8007408:	20004dcc 	.word	0x20004dcc
 800740c:	20004d64 	.word	0x20004d64

08007410 <vTaskPlaceOnEventListRestricted>:
	{
 8007410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		configASSERT( pxEventList );
 8007412:	2800      	cmp	r0, #0
 8007414:	d02d      	beq.n	8007472 <vTaskPlaceOnEventListRestricted+0x62>
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007416:	4d26      	ldr	r5, [pc, #152]	@ (80074b0 <vTaskPlaceOnEventListRestricted+0xa0>)
 8007418:	460c      	mov	r4, r1
 800741a:	6829      	ldr	r1, [r5, #0]
 800741c:	3118      	adds	r1, #24
 800741e:	4616      	mov	r6, r2
 8007420:	f7fe fbf8 	bl	8005c14 <vListInsertEnd>
const TickType_t xConstTickCount = xTickCount;
 8007424:	4b23      	ldr	r3, [pc, #140]	@ (80074b4 <vTaskPlaceOnEventListRestricted+0xa4>)
 8007426:	681f      	ldr	r7, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007428:	6828      	ldr	r0, [r5, #0]
 800742a:	3004      	adds	r0, #4
		if( xWaitIndefinitely != pdFALSE )
 800742c:	b1e6      	cbz	r6, 8007468 <vTaskPlaceOnEventListRestricted+0x58>
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800742e:	f7fe fc17 	bl	8005c60 <uxListRemove>
 8007432:	2800      	cmp	r0, #0
 8007434:	d134      	bne.n	80074a0 <vTaskPlaceOnEventListRestricted+0x90>
			xTicksToWait = portMAX_DELAY;
 8007436:	f04f 34ff 	mov.w	r4, #4294967295
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800743a:	682b      	ldr	r3, [r5, #0]
 800743c:	491e      	ldr	r1, [pc, #120]	@ (80074b8 <vTaskPlaceOnEventListRestricted+0xa8>)
 800743e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007440:	2201      	movs	r2, #1
 8007442:	409a      	lsls	r2, r3
 8007444:	680b      	ldr	r3, [r1, #0]
 8007446:	ea23 0302 	bic.w	r3, r3, r2
 800744a:	600b      	str	r3, [r1, #0]
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800744c:	1c63      	adds	r3, r4, #1
 800744e:	d025      	beq.n	800749c <vTaskPlaceOnEventListRestricted+0x8c>
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007450:	682b      	ldr	r3, [r5, #0]
 8007452:	19e4      	adds	r4, r4, r7
 8007454:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007456:	d315      	bcc.n	8007484 <vTaskPlaceOnEventListRestricted+0x74>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007458:	4b18      	ldr	r3, [pc, #96]	@ (80074bc <vTaskPlaceOnEventListRestricted+0xac>)
 800745a:	6818      	ldr	r0, [r3, #0]
 800745c:	6829      	ldr	r1, [r5, #0]
	}
 800745e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007462:	3104      	adds	r1, #4
 8007464:	f7fe bbe4 	b.w	8005c30 <vListInsert>
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007468:	f7fe fbfa 	bl	8005c60 <uxListRemove>
 800746c:	2800      	cmp	r0, #0
 800746e:	d1ef      	bne.n	8007450 <vTaskPlaceOnEventListRestricted+0x40>
 8007470:	e7e3      	b.n	800743a <vTaskPlaceOnEventListRestricted+0x2a>
 8007472:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007476:	f383 8811 	msr	BASEPRI, r3
 800747a:	f3bf 8f6f 	isb	sy
 800747e:	f3bf 8f4f 	dsb	sy
		configASSERT( pxEventList );
 8007482:	e7fe      	b.n	8007482 <vTaskPlaceOnEventListRestricted+0x72>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007484:	4b0e      	ldr	r3, [pc, #56]	@ (80074c0 <vTaskPlaceOnEventListRestricted+0xb0>)
 8007486:	6818      	ldr	r0, [r3, #0]
 8007488:	6829      	ldr	r1, [r5, #0]
 800748a:	3104      	adds	r1, #4
 800748c:	f7fe fbd0 	bl	8005c30 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007490:	4b0c      	ldr	r3, [pc, #48]	@ (80074c4 <vTaskPlaceOnEventListRestricted+0xb4>)
 8007492:	681a      	ldr	r2, [r3, #0]
 8007494:	4294      	cmp	r4, r2
					xNextTaskUnblockTime = xTimeToWake;
 8007496:	bf38      	it	cc
 8007498:	601c      	strcc	r4, [r3, #0]
	}
 800749a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800749c:	2e00      	cmp	r6, #0
 800749e:	d0d7      	beq.n	8007450 <vTaskPlaceOnEventListRestricted+0x40>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80074a0:	6829      	ldr	r1, [r5, #0]
 80074a2:	4809      	ldr	r0, [pc, #36]	@ (80074c8 <vTaskPlaceOnEventListRestricted+0xb8>)
	}
 80074a4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80074a8:	3104      	adds	r1, #4
 80074aa:	f7fe bbb3 	b.w	8005c14 <vListInsertEnd>
 80074ae:	bf00      	nop
 80074b0:	20004e84 	.word	0x20004e84
 80074b4:	20004d80 	.word	0x20004d80
 80074b8:	20004d7c 	.word	0x20004d7c
 80074bc:	20004dc8 	.word	0x20004dc8
 80074c0:	20004dcc 	.word	0x20004dcc
 80074c4:	20004d64 	.word	0x20004d64
 80074c8:	20004d88 	.word	0x20004d88

080074cc <xTaskRemoveFromEventList>:
{
 80074cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80074ce:	68c3      	ldr	r3, [r0, #12]
 80074d0:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 80074d2:	b354      	cbz	r4, 800752a <xTaskRemoveFromEventList+0x5e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80074d4:	f104 0518 	add.w	r5, r4, #24
 80074d8:	4628      	mov	r0, r5
 80074da:	f7fe fbc1 	bl	8005c60 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80074de:	4b17      	ldr	r3, [pc, #92]	@ (800753c <xTaskRemoveFromEventList+0x70>)
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	b173      	cbz	r3, 8007502 <xTaskRemoveFromEventList+0x36>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80074e4:	4816      	ldr	r0, [pc, #88]	@ (8007540 <xTaskRemoveFromEventList+0x74>)
 80074e6:	4629      	mov	r1, r5
 80074e8:	f7fe fb94 	bl	8005c14 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80074ec:	4b15      	ldr	r3, [pc, #84]	@ (8007544 <xTaskRemoveFromEventList+0x78>)
 80074ee:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074f4:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 80074f6:	bf83      	ittte	hi
 80074f8:	4b13      	ldrhi	r3, [pc, #76]	@ (8007548 <xTaskRemoveFromEventList+0x7c>)
 80074fa:	2001      	movhi	r0, #1
 80074fc:	6018      	strhi	r0, [r3, #0]
		xReturn = pdFALSE;
 80074fe:	2000      	movls	r0, #0
}
 8007500:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007502:	1d26      	adds	r6, r4, #4
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007504:	4d11      	ldr	r5, [pc, #68]	@ (800754c <xTaskRemoveFromEventList+0x80>)
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007506:	4630      	mov	r0, r6
 8007508:	f7fe fbaa 	bl	8005c60 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800750c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800750e:	682f      	ldr	r7, [r5, #0]
 8007510:	480f      	ldr	r0, [pc, #60]	@ (8007550 <xTaskRemoveFromEventList+0x84>)
 8007512:	2201      	movs	r2, #1
 8007514:	409a      	lsls	r2, r3
 8007516:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800751a:	433a      	orrs	r2, r7
 800751c:	4631      	mov	r1, r6
 800751e:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8007522:	602a      	str	r2, [r5, #0]
 8007524:	f7fe fb76 	bl	8005c14 <vListInsertEnd>
 8007528:	e7e0      	b.n	80074ec <xTaskRemoveFromEventList+0x20>
 800752a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800752e:	f383 8811 	msr	BASEPRI, r3
 8007532:	f3bf 8f6f 	isb	sy
 8007536:	f3bf 8f4f 	dsb	sy
	configASSERT( pxUnblockedTCB );
 800753a:	e7fe      	b.n	800753a <xTaskRemoveFromEventList+0x6e>
 800753c:	20004d60 	.word	0x20004d60
 8007540:	20004db4 	.word	0x20004db4
 8007544:	20004e84 	.word	0x20004e84
 8007548:	20004d70 	.word	0x20004d70
 800754c:	20004d7c 	.word	0x20004d7c
 8007550:	20004df8 	.word	0x20004df8

08007554 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007554:	4a03      	ldr	r2, [pc, #12]	@ (8007564 <vTaskInternalSetTimeOutState+0x10>)
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007556:	4b04      	ldr	r3, [pc, #16]	@ (8007568 <vTaskInternalSetTimeOutState+0x14>)
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007558:	6812      	ldr	r2, [r2, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	e9c0 2300 	strd	r2, r3, [r0]
}
 8007560:	4770      	bx	lr
 8007562:	bf00      	nop
 8007564:	20004d6c 	.word	0x20004d6c
 8007568:	20004d80 	.word	0x20004d80

0800756c <xTaskCheckForTimeOut>:
{
 800756c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
 800756e:	b308      	cbz	r0, 80075b4 <xTaskCheckForTimeOut+0x48>
	configASSERT( pxTicksToWait );
 8007570:	460d      	mov	r5, r1
 8007572:	b1b1      	cbz	r1, 80075a2 <xTaskCheckForTimeOut+0x36>
 8007574:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8007576:	f7fe fbed 	bl	8005d54 <vPortEnterCritical>
			if( *pxTicksToWait == portMAX_DELAY )
 800757a:	682b      	ldr	r3, [r5, #0]
		const TickType_t xConstTickCount = xTickCount;
 800757c:	4a1a      	ldr	r2, [pc, #104]	@ (80075e8 <xTaskCheckForTimeOut+0x7c>)
			if( *pxTicksToWait == portMAX_DELAY )
 800757e:	1c58      	adds	r0, r3, #1
		const TickType_t xConstTickCount = xTickCount;
 8007580:	6811      	ldr	r1, [r2, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 8007582:	d02c      	beq.n	80075de <xTaskCheckForTimeOut+0x72>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007584:	f8df c064 	ldr.w	ip, [pc, #100]	@ 80075ec <xTaskCheckForTimeOut+0x80>
 8007588:	e9d4 6000 	ldrd	r6, r0, [r4]
 800758c:	f8dc 7000 	ldr.w	r7, [ip]
 8007590:	42be      	cmp	r6, r7
 8007592:	d018      	beq.n	80075c6 <xTaskCheckForTimeOut+0x5a>
 8007594:	4288      	cmp	r0, r1
 8007596:	d816      	bhi.n	80075c6 <xTaskCheckForTimeOut+0x5a>
			xReturn = pdTRUE;
 8007598:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
 800759a:	f7fe fbfd 	bl	8005d98 <vPortExitCritical>
}
 800759e:	4620      	mov	r0, r4
 80075a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80075a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075a6:	f383 8811 	msr	BASEPRI, r3
 80075aa:	f3bf 8f6f 	isb	sy
 80075ae:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTicksToWait );
 80075b2:	e7fe      	b.n	80075b2 <xTaskCheckForTimeOut+0x46>
 80075b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075b8:	f383 8811 	msr	BASEPRI, r3
 80075bc:	f3bf 8f6f 	isb	sy
 80075c0:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTimeOut );
 80075c4:	e7fe      	b.n	80075c4 <xTaskCheckForTimeOut+0x58>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80075c6:	eba1 0e00 	sub.w	lr, r1, r0
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80075ca:	4573      	cmp	r3, lr
 80075cc:	d909      	bls.n	80075e2 <xTaskCheckForTimeOut+0x76>
			*pxTicksToWait -= xElapsedTime;
 80075ce:	1a5b      	subs	r3, r3, r1
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80075d0:	f8dc 1000 	ldr.w	r1, [ip]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80075d4:	6812      	ldr	r2, [r2, #0]
			*pxTicksToWait -= xElapsedTime;
 80075d6:	4403      	add	r3, r0
 80075d8:	602b      	str	r3, [r5, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80075da:	e9c4 1200 	strd	r1, r2, [r4]
				xReturn = pdFALSE;
 80075de:	2400      	movs	r4, #0
 80075e0:	e7db      	b.n	800759a <xTaskCheckForTimeOut+0x2e>
			*pxTicksToWait = 0;
 80075e2:	2300      	movs	r3, #0
 80075e4:	602b      	str	r3, [r5, #0]
			xReturn = pdTRUE;
 80075e6:	e7d7      	b.n	8007598 <xTaskCheckForTimeOut+0x2c>
 80075e8:	20004d80 	.word	0x20004d80
 80075ec:	20004d6c 	.word	0x20004d6c

080075f0 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 80075f0:	4b01      	ldr	r3, [pc, #4]	@ (80075f8 <vTaskMissedYield+0x8>)
 80075f2:	2201      	movs	r2, #1
 80075f4:	601a      	str	r2, [r3, #0]
}
 80075f6:	4770      	bx	lr
 80075f8:	20004d70 	.word	0x20004d70

080075fc <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 80075fc:	4b05      	ldr	r3, [pc, #20]	@ (8007614 <xTaskGetSchedulerState+0x18>)
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	b133      	cbz	r3, 8007610 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007602:	4b05      	ldr	r3, [pc, #20]	@ (8007618 <xTaskGetSchedulerState+0x1c>)
 8007604:	6818      	ldr	r0, [r3, #0]
 8007606:	fab0 f080 	clz	r0, r0
 800760a:	0940      	lsrs	r0, r0, #5
 800760c:	0040      	lsls	r0, r0, #1
 800760e:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007610:	2001      	movs	r0, #1
	}
 8007612:	4770      	bx	lr
 8007614:	20004d78 	.word	0x20004d78
 8007618:	20004d60 	.word	0x20004d60

0800761c <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 800761c:	b310      	cbz	r0, 8007664 <xTaskPriorityDisinherit+0x48>
	{
 800761e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
			configASSERT( pxTCB == pxCurrentTCB );
 8007620:	4b27      	ldr	r3, [pc, #156]	@ (80076c0 <xTaskPriorityDisinherit+0xa4>)
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	4283      	cmp	r3, r0
 8007626:	4604      	mov	r4, r0
 8007628:	d008      	beq.n	800763c <xTaskPriorityDisinherit+0x20>
 800762a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800762e:	f383 8811 	msr	BASEPRI, r3
 8007632:	f3bf 8f6f 	isb	sy
 8007636:	f3bf 8f4f 	dsb	sy
 800763a:	e7fe      	b.n	800763a <xTaskPriorityDisinherit+0x1e>
			configASSERT( pxTCB->uxMutexesHeld );
 800763c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800763e:	b143      	cbz	r3, 8007652 <xTaskPriorityDisinherit+0x36>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007640:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8007642:	6c42      	ldr	r2, [r0, #68]	@ 0x44
			( pxTCB->uxMutexesHeld )--;
 8007644:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007646:	4291      	cmp	r1, r2
			( pxTCB->uxMutexesHeld )--;
 8007648:	6483      	str	r3, [r0, #72]	@ 0x48
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800764a:	d000      	beq.n	800764e <xTaskPriorityDisinherit+0x32>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800764c:	b163      	cbz	r3, 8007668 <xTaskPriorityDisinherit+0x4c>
	BaseType_t xReturn = pdFALSE;
 800764e:	2000      	movs	r0, #0
	}
 8007650:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007652:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007656:	f383 8811 	msr	BASEPRI, r3
 800765a:	f3bf 8f6f 	isb	sy
 800765e:	f3bf 8f4f 	dsb	sy
			configASSERT( pxTCB->uxMutexesHeld );
 8007662:	e7fe      	b.n	8007662 <xTaskPriorityDisinherit+0x46>
	BaseType_t xReturn = pdFALSE;
 8007664:	2000      	movs	r0, #0
	}
 8007666:	4770      	bx	lr
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007668:	1d06      	adds	r6, r0, #4
 800766a:	4630      	mov	r0, r6
 800766c:	f7fe faf8 	bl	8005c60 <uxListRemove>
 8007670:	b1a8      	cbz	r0, 800769e <xTaskPriorityDisinherit+0x82>
 8007672:	4814      	ldr	r0, [pc, #80]	@ (80076c4 <xTaskPriorityDisinherit+0xa8>)
 8007674:	4a14      	ldr	r2, [pc, #80]	@ (80076c8 <xTaskPriorityDisinherit+0xac>)
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007676:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8007678:	62e3      	str	r3, [r4, #44]	@ 0x2c
					prvAddTaskToReadyList( pxTCB );
 800767a:	4631      	mov	r1, r6
 800767c:	2501      	movs	r5, #1
 800767e:	6816      	ldr	r6, [r2, #0]
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007680:	f1c3 0707 	rsb	r7, r3, #7
 8007684:	61a7      	str	r7, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8007686:	fa05 f403 	lsl.w	r4, r5, r3
 800768a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800768e:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8007692:	4334      	orrs	r4, r6
 8007694:	6014      	str	r4, [r2, #0]
 8007696:	f7fe fabd 	bl	8005c14 <vListInsertEnd>
					xReturn = pdTRUE;
 800769a:	4628      	mov	r0, r5
	}
 800769c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800769e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80076a0:	4808      	ldr	r0, [pc, #32]	@ (80076c4 <xTaskPriorityDisinherit+0xa8>)
 80076a2:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80076a6:	0092      	lsls	r2, r2, #2
 80076a8:	5882      	ldr	r2, [r0, r2]
 80076aa:	b10a      	cbz	r2, 80076b0 <xTaskPriorityDisinherit+0x94>
 80076ac:	4a06      	ldr	r2, [pc, #24]	@ (80076c8 <xTaskPriorityDisinherit+0xac>)
 80076ae:	e7e2      	b.n	8007676 <xTaskPriorityDisinherit+0x5a>
 80076b0:	4a05      	ldr	r2, [pc, #20]	@ (80076c8 <xTaskPriorityDisinherit+0xac>)
 80076b2:	2501      	movs	r5, #1
 80076b4:	409d      	lsls	r5, r3
 80076b6:	6813      	ldr	r3, [r2, #0]
 80076b8:	ea23 0305 	bic.w	r3, r3, r5
 80076bc:	6013      	str	r3, [r2, #0]
 80076be:	e7da      	b.n	8007676 <xTaskPriorityDisinherit+0x5a>
 80076c0:	20004e84 	.word	0x20004e84
 80076c4:	20004df8 	.word	0x20004df8
 80076c8:	20004d7c 	.word	0x20004d7c

080076cc <prvSwitchTimerLists>:
	}
}
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80076cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80076d0:	4e21      	ldr	r6, [pc, #132]	@ (8007758 <prvSwitchTimerLists+0x8c>)
 80076d2:	b084      	sub	sp, #16

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80076d4:	e00d      	b.n	80076f2 <prvSwitchTimerLists+0x26>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80076d6:	68db      	ldr	r3, [r3, #12]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80076d8:	68dc      	ldr	r4, [r3, #12]
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80076da:	681f      	ldr	r7, [r3, #0]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80076dc:	1d25      	adds	r5, r4, #4
 80076de:	4628      	mov	r0, r5
 80076e0:	f7fe fabe 	bl	8005c60 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80076e4:	6a23      	ldr	r3, [r4, #32]
 80076e6:	4620      	mov	r0, r4
 80076e8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80076ea:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 80076ee:	075b      	lsls	r3, r3, #29
 80076f0:	d40a      	bmi.n	8007708 <prvSwitchTimerLists+0x3c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80076f2:	6833      	ldr	r3, [r6, #0]
 80076f4:	681a      	ldr	r2, [r3, #0]
 80076f6:	2a00      	cmp	r2, #0
 80076f8:	d1ed      	bne.n	80076d6 <prvSwitchTimerLists+0xa>
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
 80076fa:	4a18      	ldr	r2, [pc, #96]	@ (800775c <prvSwitchTimerLists+0x90>)
 80076fc:	6811      	ldr	r1, [r2, #0]
 80076fe:	6031      	str	r1, [r6, #0]
	pxOverflowTimerList = pxTemp;
 8007700:	6013      	str	r3, [r2, #0]
}
 8007702:	b004      	add	sp, #16
 8007704:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007708:	69a3      	ldr	r3, [r4, #24]
	if( xTimerQueue != NULL )
 800770a:	f8df 8054 	ldr.w	r8, [pc, #84]	@ 8007760 <prvSwitchTimerLists+0x94>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800770e:	443b      	add	r3, r7
			if( xReloadTime > xNextExpireTime )
 8007710:	429f      	cmp	r7, r3
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007712:	4629      	mov	r1, r5
			if( xReloadTime > xNextExpireTime )
 8007714:	d205      	bcs.n	8007722 <prvSwitchTimerLists+0x56>
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007716:	6830      	ldr	r0, [r6, #0]
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007718:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800771a:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800771c:	f7fe fa88 	bl	8005c30 <vListInsert>
 8007720:	e7e7      	b.n	80076f2 <prvSwitchTimerLists+0x26>
	if( xTimerQueue != NULL )
 8007722:	f8d8 3000 	ldr.w	r3, [r8]
		xMessage.xMessageID = xCommandID;
 8007726:	2500      	movs	r5, #0
	if( xTimerQueue != NULL )
 8007728:	b16b      	cbz	r3, 8007746 <prvSwitchTimerLists+0x7a>
		xMessage.xMessageID = xCommandID;
 800772a:	e9cd 5701 	strd	r5, r7, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800772e:	9403      	str	r4, [sp, #12]
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007730:	f7ff ff64 	bl	80075fc <xTaskGetSchedulerState>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007734:	f8d8 0000 	ldr.w	r0, [r8]
 8007738:	462b      	mov	r3, r5
 800773a:	462a      	mov	r2, r5
 800773c:	a901      	add	r1, sp, #4
 800773e:	f7fe fcfb 	bl	8006138 <xQueueGenericSend>
				configASSERT( xResult );
 8007742:	2800      	cmp	r0, #0
 8007744:	d1d5      	bne.n	80076f2 <prvSwitchTimerLists+0x26>
 8007746:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800774a:	f383 8811 	msr	BASEPRI, r3
 800774e:	f3bf 8f6f 	isb	sy
 8007752:	f3bf 8f4f 	dsb	sy
 8007756:	e7fe      	b.n	8007756 <prvSwitchTimerLists+0x8a>
 8007758:	20004f58 	.word	0x20004f58
 800775c:	20004f54 	.word	0x20004f54
 8007760:	20004f50 	.word	0x20004f50

08007764 <prvTimerTask>:
{
 8007764:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007768:	4e97      	ldr	r6, [pc, #604]	@ (80079c8 <prvTimerTask+0x264>)
 800776a:	4d98      	ldr	r5, [pc, #608]	@ (80079cc <prvTimerTask+0x268>)
 800776c:	4c98      	ldr	r4, [pc, #608]	@ (80079d0 <prvTimerTask+0x26c>)
 800776e:	b089      	sub	sp, #36	@ 0x24
					portYIELD_WITHIN_API();
 8007770:	f04f 29e0 	mov.w	r9, #3758153728	@ 0xe000e000
 8007774:	f04f 5880 	mov.w	r8, #268435456	@ 0x10000000
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007778:	6832      	ldr	r2, [r6, #0]
 800777a:	6817      	ldr	r7, [r2, #0]
 800777c:	2f00      	cmp	r7, #0
 800777e:	f000 80a1 	beq.w	80078c4 <prvTimerTask+0x160>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007782:	68d3      	ldr	r3, [r2, #12]
 8007784:	681f      	ldr	r7, [r3, #0]
	vTaskSuspendAll();
 8007786:	f7ff fd87 	bl	8007298 <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 800778a:	f7ff fd9d 	bl	80072c8 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 800778e:	682a      	ldr	r2, [r5, #0]
 8007790:	4282      	cmp	r2, r0
	xTimeNow = xTaskGetTickCount();
 8007792:	4682      	mov	sl, r0
	if( xTimeNow < xLastTime )
 8007794:	f200 80a7 	bhi.w	80078e6 <prvTimerTask+0x182>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007798:	4287      	cmp	r7, r0
	xLastTime = xTimeNow;
 800779a:	6028      	str	r0, [r5, #0]
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800779c:	f240 80ad 	bls.w	80078fa <prvTimerTask+0x196>
 80077a0:	2200      	movs	r2, #0
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80077a2:	6820      	ldr	r0, [r4, #0]
 80077a4:	eba7 010a 	sub.w	r1, r7, sl
 80077a8:	f7ff f856 	bl	8006858 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80077ac:	f7ff fd7c 	bl	80072a8 <xTaskResumeAll>
 80077b0:	b928      	cbnz	r0, 80077be <prvTimerTask+0x5a>
					portYIELD_WITHIN_API();
 80077b2:	f8c9 8d04 	str.w	r8, [r9, #3332]	@ 0xd04
 80077b6:	f3bf 8f4f 	dsb	sy
 80077ba:	f3bf 8f6f 	isb	sy
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80077be:	6820      	ldr	r0, [r4, #0]
 80077c0:	2200      	movs	r2, #0
 80077c2:	a902      	add	r1, sp, #8
 80077c4:	f7fe fe9a 	bl	80064fc <xQueueReceive>
 80077c8:	2800      	cmp	r0, #0
 80077ca:	d0d5      	beq.n	8007778 <prvTimerTask+0x14>
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80077cc:	9b02      	ldr	r3, [sp, #8]
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	dbf5      	blt.n	80077be <prvTimerTask+0x5a>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80077d2:	9f04      	ldr	r7, [sp, #16]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80077d4:	697b      	ldr	r3, [r7, #20]
 80077d6:	b113      	cbz	r3, 80077de <prvTimerTask+0x7a>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80077d8:	1d38      	adds	r0, r7, #4
 80077da:	f7fe fa41 	bl	8005c60 <uxListRemove>
	xTimeNow = xTaskGetTickCount();
 80077de:	f7ff fd73 	bl	80072c8 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 80077e2:	682b      	ldr	r3, [r5, #0]
 80077e4:	4298      	cmp	r0, r3
	xTimeNow = xTaskGetTickCount();
 80077e6:	4683      	mov	fp, r0
	if( xTimeNow < xLastTime )
 80077e8:	f0c0 8084 	bcc.w	80078f4 <prvTimerTask+0x190>
			switch( xMessage.xMessageID )
 80077ec:	9b02      	ldr	r3, [sp, #8]
	xLastTime = xTimeNow;
 80077ee:	f8c5 b000 	str.w	fp, [r5]
			switch( xMessage.xMessageID )
 80077f2:	2b09      	cmp	r3, #9
 80077f4:	d8e3      	bhi.n	80077be <prvTimerTask+0x5a>
 80077f6:	e8df f003 	tbb	[pc, r3]
 80077fa:	0505      	.short	0x0505
 80077fc:	5c3e5505 	.word	0x5c3e5505
 8007800:	3e550505 	.word	0x3e550505
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007804:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007808:	9b03      	ldr	r3, [sp, #12]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800780a:	613f      	str	r7, [r7, #16]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800780c:	f042 0201 	orr.w	r2, r2, #1
 8007810:	f887 2024 	strb.w	r2, [r7, #36]	@ 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007814:	69ba      	ldr	r2, [r7, #24]
 8007816:	1899      	adds	r1, r3, r2
 8007818:	bf2c      	ite	cs
 800781a:	2001      	movcs	r0, #1
 800781c:	2000      	movcc	r0, #0
	if( xNextExpiryTime <= xTimeNow )
 800781e:	4559      	cmp	r1, fp
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007820:	6079      	str	r1, [r7, #4]
	if( xNextExpiryTime <= xTimeNow )
 8007822:	f200 8085 	bhi.w	8007930 <prvTimerTask+0x1cc>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007826:	ebab 0303 	sub.w	r3, fp, r3
 800782a:	429a      	cmp	r2, r3
 800782c:	f200 809b 	bhi.w	8007966 <prvTimerTask+0x202>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007830:	6a3b      	ldr	r3, [r7, #32]
 8007832:	4638      	mov	r0, r7
 8007834:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007836:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800783a:	0759      	lsls	r1, r3, #29
 800783c:	d5bf      	bpl.n	80077be <prvTimerTask+0x5a>
	if( xTimerQueue != NULL )
 800783e:	6821      	ldr	r1, [r4, #0]
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007840:	9b03      	ldr	r3, [sp, #12]
 8007842:	69ba      	ldr	r2, [r7, #24]
	if( xTimerQueue != NULL )
 8007844:	b171      	cbz	r1, 8007864 <prvTimerTask+0x100>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007846:	4413      	add	r3, r2
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007848:	e9cd 3706 	strd	r3, r7, [sp, #24]
		xMessage.xMessageID = xCommandID;
 800784c:	2700      	movs	r7, #0
 800784e:	9705      	str	r7, [sp, #20]
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007850:	f7ff fed4 	bl	80075fc <xTaskGetSchedulerState>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007854:	6820      	ldr	r0, [r4, #0]
 8007856:	463b      	mov	r3, r7
 8007858:	463a      	mov	r2, r7
 800785a:	a905      	add	r1, sp, #20
 800785c:	f7fe fc6c 	bl	8006138 <xQueueGenericSend>
							configASSERT( xResult );
 8007860:	2800      	cmp	r0, #0
 8007862:	d1ac      	bne.n	80077be <prvTimerTask+0x5a>
 8007864:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007868:	f383 8811 	msr	BASEPRI, r3
 800786c:	f3bf 8f6f 	isb	sy
 8007870:	f3bf 8f4f 	dsb	sy
 8007874:	e7fe      	b.n	8007874 <prvTimerTask+0x110>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007876:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800787a:	9b03      	ldr	r3, [sp, #12]
 800787c:	61bb      	str	r3, [r7, #24]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800787e:	f042 0201 	orr.w	r2, r2, #1
 8007882:	f887 2024 	strb.w	r2, [r7, #36]	@ 0x24
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007886:	2b00      	cmp	r3, #0
 8007888:	f000 8095 	beq.w	80079b6 <prvTimerTask+0x252>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800788c:	445b      	add	r3, fp
	if( xNextExpiryTime <= xTimeNow )
 800788e:	455b      	cmp	r3, fp
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007890:	607b      	str	r3, [r7, #4]
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007892:	bf96      	itet	ls
 8007894:	4b4f      	ldrls	r3, [pc, #316]	@ (80079d4 <prvTimerTask+0x270>)
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007896:	6830      	ldrhi	r0, [r6, #0]
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007898:	6818      	ldrls	r0, [r3, #0]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800789a:	613f      	str	r7, [r7, #16]
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800789c:	1d39      	adds	r1, r7, #4
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800789e:	f7fe f9c7 	bl	8005c30 <vListInsert>
 80078a2:	e78c      	b.n	80077be <prvTimerTask+0x5a>
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80078a4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80078a8:	f023 0301 	bic.w	r3, r3, #1
 80078ac:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
					break;
 80078b0:	e785      	b.n	80077be <prvTimerTask+0x5a>
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80078b2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80078b6:	079a      	lsls	r2, r3, #30
 80078b8:	d544      	bpl.n	8007944 <prvTimerTask+0x1e0>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80078ba:	f023 0301 	bic.w	r3, r3, #1
 80078be:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 80078c2:	e77c      	b.n	80077be <prvTimerTask+0x5a>
	vTaskSuspendAll();
 80078c4:	f7ff fce8 	bl	8007298 <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 80078c8:	f7ff fcfe 	bl	80072c8 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 80078cc:	682a      	ldr	r2, [r5, #0]
 80078ce:	4290      	cmp	r0, r2
	xTimeNow = xTaskGetTickCount();
 80078d0:	4682      	mov	sl, r0
	if( xTimeNow < xLastTime )
 80078d2:	d308      	bcc.n	80078e6 <prvTimerTask+0x182>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80078d4:	4b3f      	ldr	r3, [pc, #252]	@ (80079d4 <prvTimerTask+0x270>)
	xLastTime = xTimeNow;
 80078d6:	f8c5 a000 	str.w	sl, [r5]
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80078da:	681a      	ldr	r2, [r3, #0]
 80078dc:	6812      	ldr	r2, [r2, #0]
 80078de:	fab2 f282 	clz	r2, r2
 80078e2:	0952      	lsrs	r2, r2, #5
 80078e4:	e75d      	b.n	80077a2 <prvTimerTask+0x3e>
		prvSwitchTimerLists();
 80078e6:	f7ff fef1 	bl	80076cc <prvSwitchTimerLists>
	xLastTime = xTimeNow;
 80078ea:	f8c5 a000 	str.w	sl, [r5]
			( void ) xTaskResumeAll();
 80078ee:	f7ff fcdb 	bl	80072a8 <xTaskResumeAll>
 80078f2:	e764      	b.n	80077be <prvTimerTask+0x5a>
		prvSwitchTimerLists();
 80078f4:	f7ff feea 	bl	80076cc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80078f8:	e778      	b.n	80077ec <prvTimerTask+0x88>
				( void ) xTaskResumeAll();
 80078fa:	f7ff fcd5 	bl	80072a8 <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80078fe:	6832      	ldr	r2, [r6, #0]
 8007900:	68d2      	ldr	r2, [r2, #12]
 8007902:	f8d2 b00c 	ldr.w	fp, [r2, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007906:	f10b 0104 	add.w	r1, fp, #4
 800790a:	4608      	mov	r0, r1
 800790c:	9101      	str	r1, [sp, #4]
 800790e:	f7fe f9a7 	bl	8005c60 <uxListRemove>
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007912:	f89b 2024 	ldrb.w	r2, [fp, #36]	@ 0x24
 8007916:	9901      	ldr	r1, [sp, #4]
 8007918:	f012 0f04 	tst.w	r2, #4
 800791c:	d116      	bne.n	800794c <prvTimerTask+0x1e8>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800791e:	f022 0201 	bic.w	r2, r2, #1
 8007922:	f88b 2024 	strb.w	r2, [fp, #36]	@ 0x24
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007926:	f8db 3020 	ldr.w	r3, [fp, #32]
 800792a:	4658      	mov	r0, fp
 800792c:	4798      	blx	r3
}
 800792e:	e746      	b.n	80077be <prvTimerTask+0x5a>
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007930:	455b      	cmp	r3, fp
 8007932:	d902      	bls.n	800793a <prvTimerTask+0x1d6>
 8007934:	2800      	cmp	r0, #0
 8007936:	f43f af7b 	beq.w	8007830 <prvTimerTask+0xcc>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800793a:	6830      	ldr	r0, [r6, #0]
 800793c:	1d39      	adds	r1, r7, #4
 800793e:	f7fe f977 	bl	8005c30 <vListInsert>
	return xProcessTimerNow;
 8007942:	e73c      	b.n	80077be <prvTimerTask+0x5a>
							vPortFree( pxTimer );
 8007944:	4638      	mov	r0, r7
 8007946:	f7fe f8f1 	bl	8005b2c <vPortFree>
 800794a:	e738      	b.n	80077be <prvTimerTask+0x5a>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800794c:	f8db 0018 	ldr.w	r0, [fp, #24]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007950:	f8cb b010 	str.w	fp, [fp, #16]
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007954:	183a      	adds	r2, r7, r0
	if( xNextExpiryTime <= xTimeNow )
 8007956:	4552      	cmp	r2, sl
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007958:	f8cb 2004 	str.w	r2, [fp, #4]
	if( xNextExpiryTime <= xTimeNow )
 800795c:	d909      	bls.n	8007972 <prvTimerTask+0x20e>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800795e:	6830      	ldr	r0, [r6, #0]
 8007960:	f7fe f966 	bl	8005c30 <vListInsert>
	return xProcessTimerNow;
 8007964:	e7df      	b.n	8007926 <prvTimerTask+0x1c2>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007966:	4b1b      	ldr	r3, [pc, #108]	@ (80079d4 <prvTimerTask+0x270>)
 8007968:	1d39      	adds	r1, r7, #4
 800796a:	6818      	ldr	r0, [r3, #0]
 800796c:	f7fe f960 	bl	8005c30 <vListInsert>
	return xProcessTimerNow;
 8007970:	e725      	b.n	80077be <prvTimerTask+0x5a>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007972:	ebaa 0a07 	sub.w	sl, sl, r7
 8007976:	4550      	cmp	r0, sl
 8007978:	d818      	bhi.n	80079ac <prvTimerTask+0x248>
	if( xTimerQueue != NULL )
 800797a:	6822      	ldr	r2, [r4, #0]
 800797c:	b16a      	cbz	r2, 800799a <prvTimerTask+0x236>
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800797e:	e9cd 7b06 	strd	r7, fp, [sp, #24]
		xMessage.xMessageID = xCommandID;
 8007982:	2700      	movs	r7, #0
 8007984:	9705      	str	r7, [sp, #20]
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007986:	f7ff fe39 	bl	80075fc <xTaskGetSchedulerState>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800798a:	6820      	ldr	r0, [r4, #0]
 800798c:	463b      	mov	r3, r7
 800798e:	463a      	mov	r2, r7
 8007990:	a905      	add	r1, sp, #20
 8007992:	f7fe fbd1 	bl	8006138 <xQueueGenericSend>
			configASSERT( xResult );
 8007996:	2800      	cmp	r0, #0
 8007998:	d1c5      	bne.n	8007926 <prvTimerTask+0x1c2>
 800799a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800799e:	f383 8811 	msr	BASEPRI, r3
 80079a2:	f3bf 8f6f 	isb	sy
 80079a6:	f3bf 8f4f 	dsb	sy
 80079aa:	e7fe      	b.n	80079aa <prvTimerTask+0x246>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80079ac:	4b09      	ldr	r3, [pc, #36]	@ (80079d4 <prvTimerTask+0x270>)
 80079ae:	6818      	ldr	r0, [r3, #0]
 80079b0:	f7fe f93e 	bl	8005c30 <vListInsert>
	return xProcessTimerNow;
 80079b4:	e7b7      	b.n	8007926 <prvTimerTask+0x1c2>
 80079b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079ba:	f383 8811 	msr	BASEPRI, r3
 80079be:	f3bf 8f6f 	isb	sy
 80079c2:	f3bf 8f4f 	dsb	sy
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80079c6:	e7fe      	b.n	80079c6 <prvTimerTask+0x262>
 80079c8:	20004f58 	.word	0x20004f58
 80079cc:	20004f48 	.word	0x20004f48
 80079d0:	20004f50 	.word	0x20004f50
 80079d4:	20004f54 	.word	0x20004f54

080079d8 <xTimerCreateTimerTask>:
{
 80079d8:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
	{
		if( xTimerQueue == NULL )
 80079da:	4c23      	ldr	r4, [pc, #140]	@ (8007a68 <xTimerCreateTimerTask+0x90>)
{
 80079dc:	b089      	sub	sp, #36	@ 0x24
	taskENTER_CRITICAL();
 80079de:	f7fe f9b9 	bl	8005d54 <vPortEnterCritical>
		if( xTimerQueue == NULL )
 80079e2:	6825      	ldr	r5, [r4, #0]
 80079e4:	b335      	cbz	r5, 8007a34 <xTimerCreateTimerTask+0x5c>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80079e6:	f7fe f9d7 	bl	8005d98 <vPortExitCritical>
	if( xTimerQueue != NULL )
 80079ea:	6823      	ldr	r3, [r4, #0]
 80079ec:	b1cb      	cbz	r3, 8007a22 <xTimerCreateTimerTask+0x4a>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80079ee:	2400      	movs	r4, #0
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80079f0:	aa07      	add	r2, sp, #28
 80079f2:	a906      	add	r1, sp, #24
 80079f4:	a805      	add	r0, sp, #20
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80079f6:	e9cd 4405 	strd	r4, r4, [sp, #20]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80079fa:	f7f9 fc35 	bl	8001268 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80079fe:	e9dd 0105 	ldrd	r0, r1, [sp, #20]
 8007a02:	2302      	movs	r3, #2
 8007a04:	e9cd 1001 	strd	r1, r0, [sp, #4]
 8007a08:	9300      	str	r3, [sp, #0]
 8007a0a:	9a07      	ldr	r2, [sp, #28]
 8007a0c:	4917      	ldr	r1, [pc, #92]	@ (8007a6c <xTimerCreateTimerTask+0x94>)
 8007a0e:	4818      	ldr	r0, [pc, #96]	@ (8007a70 <xTimerCreateTimerTask+0x98>)
 8007a10:	4623      	mov	r3, r4
 8007a12:	f7ff f9f1 	bl	8006df8 <xTaskCreateStatic>
 8007a16:	4b17      	ldr	r3, [pc, #92]	@ (8007a74 <xTimerCreateTimerTask+0x9c>)
 8007a18:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 8007a1a:	b110      	cbz	r0, 8007a22 <xTimerCreateTimerTask+0x4a>
}
 8007a1c:	2001      	movs	r0, #1
 8007a1e:	b009      	add	sp, #36	@ 0x24
 8007a20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007a22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a26:	f383 8811 	msr	BASEPRI, r3
 8007a2a:	f3bf 8f6f 	isb	sy
 8007a2e:	f3bf 8f4f 	dsb	sy
	configASSERT( xReturn );
 8007a32:	e7fe      	b.n	8007a32 <xTimerCreateTimerTask+0x5a>
			vListInitialise( &xActiveTimerList1 );
 8007a34:	4f10      	ldr	r7, [pc, #64]	@ (8007a78 <xTimerCreateTimerTask+0xa0>)
			vListInitialise( &xActiveTimerList2 );
 8007a36:	4e11      	ldr	r6, [pc, #68]	@ (8007a7c <xTimerCreateTimerTask+0xa4>)
			vListInitialise( &xActiveTimerList1 );
 8007a38:	4638      	mov	r0, r7
 8007a3a:	f7fe f8db 	bl	8005bf4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007a3e:	4630      	mov	r0, r6
 8007a40:	f7fe f8d8 	bl	8005bf4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007a44:	4a0e      	ldr	r2, [pc, #56]	@ (8007a80 <xTimerCreateTimerTask+0xa8>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007a46:	9500      	str	r5, [sp, #0]
			pxCurrentTimerList = &xActiveTimerList1;
 8007a48:	6017      	str	r7, [r2, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007a4a:	4a0e      	ldr	r2, [pc, #56]	@ (8007a84 <xTimerCreateTimerTask+0xac>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007a4c:	4b0e      	ldr	r3, [pc, #56]	@ (8007a88 <xTimerCreateTimerTask+0xb0>)
			pxOverflowTimerList = &xActiveTimerList2;
 8007a4e:	6016      	str	r6, [r2, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007a50:	210c      	movs	r1, #12
 8007a52:	4a0e      	ldr	r2, [pc, #56]	@ (8007a8c <xTimerCreateTimerTask+0xb4>)
 8007a54:	200a      	movs	r0, #10
 8007a56:	f7fe fb03 	bl	8006060 <xQueueGenericCreateStatic>
 8007a5a:	6020      	str	r0, [r4, #0]
				if( xTimerQueue != NULL )
 8007a5c:	2800      	cmp	r0, #0
 8007a5e:	d0c2      	beq.n	80079e6 <xTimerCreateTimerTask+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007a60:	490b      	ldr	r1, [pc, #44]	@ (8007a90 <xTimerCreateTimerTask+0xb8>)
 8007a62:	f7fe fed1 	bl	8006808 <vQueueAddToRegistry>
 8007a66:	e7be      	b.n	80079e6 <xTimerCreateTimerTask+0xe>
 8007a68:	20004f50 	.word	0x20004f50
 8007a6c:	08009fa4 	.word	0x08009fa4
 8007a70:	08007765 	.word	0x08007765
 8007a74:	20004f4c 	.word	0x20004f4c
 8007a78:	20004f70 	.word	0x20004f70
 8007a7c:	20004f5c 	.word	0x20004f5c
 8007a80:	20004f58 	.word	0x20004f58
 8007a84:	20004f54 	.word	0x20004f54
 8007a88:	20004e88 	.word	0x20004e88
 8007a8c:	20004ed0 	.word	0x20004ed0
 8007a90:	08009f9c 	.word	0x08009f9c

08007a94 <xTimerCreate>:
	{
 8007a94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a98:	4607      	mov	r7, r0
 8007a9a:	b085      	sub	sp, #20
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8007a9c:	2028      	movs	r0, #40	@ 0x28
	{
 8007a9e:	4688      	mov	r8, r1
 8007aa0:	4616      	mov	r6, r2
 8007aa2:	461d      	mov	r5, r3
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8007aa4:	f7fd ff8a 	bl	80059bc <pvPortMalloc>
		if( pxNewTimer != NULL )
 8007aa8:	4604      	mov	r4, r0
 8007aaa:	b1e8      	cbz	r0, 8007ae8 <xTimerCreate+0x54>
			pxNewTimer->ucStatus = 0x00;
 8007aac:	2300      	movs	r3, #0
 8007aae:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8007ab2:	f1b8 0f00 	cmp.w	r8, #0
 8007ab6:	d01b      	beq.n	8007af0 <xTimerCreate+0x5c>
		if( xTimerQueue == NULL )
 8007ab8:	f8df 909c 	ldr.w	r9, [pc, #156]	@ 8007b58 <xTimerCreate+0xc4>
	taskENTER_CRITICAL();
 8007abc:	f7fe f94a 	bl	8005d54 <vPortEnterCritical>
		if( xTimerQueue == NULL )
 8007ac0:	f8d9 3000 	ldr.w	r3, [r9]
 8007ac4:	b1eb      	cbz	r3, 8007b02 <xTimerCreate+0x6e>
	taskEXIT_CRITICAL();
 8007ac6:	f7fe f967 	bl	8005d98 <vPortExitCritical>
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8007aca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
		pxNewTimer->pcTimerName = pcTimerName;
 8007acc:	6027      	str	r7, [r4, #0]
		pxNewTimer->pvTimerID = pvTimerID;
 8007ace:	e9c4 8506 	strd	r8, r5, [r4, #24]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8007ad2:	6223      	str	r3, [r4, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8007ad4:	1d20      	adds	r0, r4, #4
 8007ad6:	f7fe f899 	bl	8005c0c <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8007ada:	b12e      	cbz	r6, 8007ae8 <xTimerCreate+0x54>
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8007adc:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 8007ae0:	f043 0304 	orr.w	r3, r3, #4
 8007ae4:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
	}
 8007ae8:	4620      	mov	r0, r4
 8007aea:	b005      	add	sp, #20
 8007aec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007af0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007af4:	f383 8811 	msr	BASEPRI, r3
 8007af8:	f3bf 8f6f 	isb	sy
 8007afc:	f3bf 8f4f 	dsb	sy
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8007b00:	e7fe      	b.n	8007b00 <xTimerCreate+0x6c>
			vListInitialise( &xActiveTimerList1 );
 8007b02:	f8df b058 	ldr.w	fp, [pc, #88]	@ 8007b5c <xTimerCreate+0xc8>
			vListInitialise( &xActiveTimerList2 );
 8007b06:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8007b60 <xTimerCreate+0xcc>
 8007b0a:	9303      	str	r3, [sp, #12]
			vListInitialise( &xActiveTimerList1 );
 8007b0c:	4658      	mov	r0, fp
 8007b0e:	f7fe f871 	bl	8005bf4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007b12:	4650      	mov	r0, sl
 8007b14:	f7fe f86e 	bl	8005bf4 <vListInitialise>
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007b18:	9b03      	ldr	r3, [sp, #12]
 8007b1a:	9300      	str	r3, [sp, #0]
			pxCurrentTimerList = &xActiveTimerList1;
 8007b1c:	4b09      	ldr	r3, [pc, #36]	@ (8007b44 <xTimerCreate+0xb0>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007b1e:	4a0a      	ldr	r2, [pc, #40]	@ (8007b48 <xTimerCreate+0xb4>)
			pxCurrentTimerList = &xActiveTimerList1;
 8007b20:	f8c3 b000 	str.w	fp, [r3]
			pxOverflowTimerList = &xActiveTimerList2;
 8007b24:	4b09      	ldr	r3, [pc, #36]	@ (8007b4c <xTimerCreate+0xb8>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007b26:	210c      	movs	r1, #12
			pxOverflowTimerList = &xActiveTimerList2;
 8007b28:	f8c3 a000 	str.w	sl, [r3]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007b2c:	200a      	movs	r0, #10
 8007b2e:	4b08      	ldr	r3, [pc, #32]	@ (8007b50 <xTimerCreate+0xbc>)
 8007b30:	f7fe fa96 	bl	8006060 <xQueueGenericCreateStatic>
 8007b34:	f8c9 0000 	str.w	r0, [r9]
				if( xTimerQueue != NULL )
 8007b38:	2800      	cmp	r0, #0
 8007b3a:	d0c4      	beq.n	8007ac6 <xTimerCreate+0x32>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007b3c:	4905      	ldr	r1, [pc, #20]	@ (8007b54 <xTimerCreate+0xc0>)
 8007b3e:	f7fe fe63 	bl	8006808 <vQueueAddToRegistry>
 8007b42:	e7c0      	b.n	8007ac6 <xTimerCreate+0x32>
 8007b44:	20004f58 	.word	0x20004f58
 8007b48:	20004ed0 	.word	0x20004ed0
 8007b4c:	20004f54 	.word	0x20004f54
 8007b50:	20004e88 	.word	0x20004e88
 8007b54:	08009f9c 	.word	0x08009f9c
 8007b58:	20004f50 	.word	0x20004f50
 8007b5c:	20004f70 	.word	0x20004f70
 8007b60:	20004f5c 	.word	0x20004f5c

08007b64 <xTimerCreateStatic>:
	{
 8007b64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b68:	b085      	sub	sp, #20
			volatile size_t xSize = sizeof( StaticTimer_t );
 8007b6a:	2428      	movs	r4, #40	@ 0x28
 8007b6c:	9403      	str	r4, [sp, #12]
			configASSERT( xSize == sizeof( Timer_t ) );
 8007b6e:	9c03      	ldr	r4, [sp, #12]
 8007b70:	2c28      	cmp	r4, #40	@ 0x28
 8007b72:	d008      	beq.n	8007b86 <xTimerCreateStatic+0x22>
 8007b74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b78:	f383 8811 	msr	BASEPRI, r3
 8007b7c:	f3bf 8f6f 	isb	sy
 8007b80:	f3bf 8f4f 	dsb	sy
 8007b84:	e7fe      	b.n	8007b84 <xTimerCreateStatic+0x20>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007b86:	461d      	mov	r5, r3
 8007b88:	9b03      	ldr	r3, [sp, #12]
		configASSERT( pxTimerBuffer );
 8007b8a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007b8c:	b343      	cbz	r3, 8007be0 <xTimerCreateStatic+0x7c>
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 8007b8e:	4616      	mov	r6, r2
 8007b90:	461a      	mov	r2, r3
 8007b92:	2302      	movs	r3, #2
 8007b94:	460f      	mov	r7, r1
 8007b96:	f882 3024 	strb.w	r3, [r2, #36]	@ 0x24
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8007b9a:	b351      	cbz	r1, 8007bf2 <xTimerCreateStatic+0x8e>
		if( xTimerQueue == NULL )
 8007b9c:	4c29      	ldr	r4, [pc, #164]	@ (8007c44 <xTimerCreateStatic+0xe0>)
 8007b9e:	4680      	mov	r8, r0
	taskENTER_CRITICAL();
 8007ba0:	f7fe f8d8 	bl	8005d54 <vPortEnterCritical>
		if( xTimerQueue == NULL )
 8007ba4:	f8d4 b000 	ldr.w	fp, [r4]
 8007ba8:	f1bb 0f00 	cmp.w	fp, #0
 8007bac:	d02a      	beq.n	8007c04 <xTimerCreateStatic+0xa0>
	taskEXIT_CRITICAL();
 8007bae:	f7fe f8f3 	bl	8005d98 <vPortExitCritical>
		pxNewTimer->pcTimerName = pcTimerName;
 8007bb2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8007bb4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
		pxNewTimer->pcTimerName = pcTimerName;
 8007bb6:	f8c3 8000 	str.w	r8, [r3]
		pxNewTimer->pvTimerID = pvTimerID;
 8007bba:	e9c3 7506 	strd	r7, r5, [r3, #24]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8007bbe:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8007bc0:	1d18      	adds	r0, r3, #4
 8007bc2:	f7fe f823 	bl	8005c0c <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8007bc6:	b13e      	cbz	r6, 8007bd8 <xTimerCreateStatic+0x74>
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8007bc8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007bca:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007bcc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007bd0:	f043 0304 	orr.w	r3, r3, #4
 8007bd4:	f882 3024 	strb.w	r3, [r2, #36]	@ 0x24
	}
 8007bd8:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 8007bda:	b005      	add	sp, #20
 8007bdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007be0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007be4:	f383 8811 	msr	BASEPRI, r3
 8007be8:	f3bf 8f6f 	isb	sy
 8007bec:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTimerBuffer );
 8007bf0:	e7fe      	b.n	8007bf0 <xTimerCreateStatic+0x8c>
 8007bf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bf6:	f383 8811 	msr	BASEPRI, r3
 8007bfa:	f3bf 8f6f 	isb	sy
 8007bfe:	f3bf 8f4f 	dsb	sy
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8007c02:	e7fe      	b.n	8007c02 <xTimerCreateStatic+0x9e>
			vListInitialise( &xActiveTimerList1 );
 8007c04:	f8df a054 	ldr.w	sl, [pc, #84]	@ 8007c5c <xTimerCreateStatic+0xf8>
			vListInitialise( &xActiveTimerList2 );
 8007c08:	f8df 9054 	ldr.w	r9, [pc, #84]	@ 8007c60 <xTimerCreateStatic+0xfc>
			vListInitialise( &xActiveTimerList1 );
 8007c0c:	4650      	mov	r0, sl
 8007c0e:	f7fd fff1 	bl	8005bf4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007c12:	4648      	mov	r0, r9
 8007c14:	f7fd ffee 	bl	8005bf4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007c18:	4a0b      	ldr	r2, [pc, #44]	@ (8007c48 <xTimerCreateStatic+0xe4>)
			pxOverflowTimerList = &xActiveTimerList2;
 8007c1a:	4b0c      	ldr	r3, [pc, #48]	@ (8007c4c <xTimerCreateStatic+0xe8>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007c1c:	f8cd b000 	str.w	fp, [sp]
 8007c20:	210c      	movs	r1, #12
			pxCurrentTimerList = &xActiveTimerList1;
 8007c22:	f8c2 a000 	str.w	sl, [r2]
			pxOverflowTimerList = &xActiveTimerList2;
 8007c26:	f8c3 9000 	str.w	r9, [r3]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007c2a:	4a09      	ldr	r2, [pc, #36]	@ (8007c50 <xTimerCreateStatic+0xec>)
 8007c2c:	4b09      	ldr	r3, [pc, #36]	@ (8007c54 <xTimerCreateStatic+0xf0>)
 8007c2e:	200a      	movs	r0, #10
 8007c30:	f7fe fa16 	bl	8006060 <xQueueGenericCreateStatic>
 8007c34:	6020      	str	r0, [r4, #0]
				if( xTimerQueue != NULL )
 8007c36:	2800      	cmp	r0, #0
 8007c38:	d0b9      	beq.n	8007bae <xTimerCreateStatic+0x4a>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007c3a:	4907      	ldr	r1, [pc, #28]	@ (8007c58 <xTimerCreateStatic+0xf4>)
 8007c3c:	f7fe fde4 	bl	8006808 <vQueueAddToRegistry>
 8007c40:	e7b5      	b.n	8007bae <xTimerCreateStatic+0x4a>
 8007c42:	bf00      	nop
 8007c44:	20004f50 	.word	0x20004f50
 8007c48:	20004f58 	.word	0x20004f58
 8007c4c:	20004f54 	.word	0x20004f54
 8007c50:	20004ed0 	.word	0x20004ed0
 8007c54:	20004e88 	.word	0x20004e88
 8007c58:	08009f9c 	.word	0x08009f9c
 8007c5c:	20004f70 	.word	0x20004f70
 8007c60:	20004f5c 	.word	0x20004f5c

08007c64 <xTimerGenericCommand>:
	configASSERT( xTimer );
 8007c64:	b1c0      	cbz	r0, 8007c98 <xTimerGenericCommand+0x34>
{
 8007c66:	b530      	push	{r4, r5, lr}
	if( xTimerQueue != NULL )
 8007c68:	4d18      	ldr	r5, [pc, #96]	@ (8007ccc <xTimerGenericCommand+0x68>)
 8007c6a:	682c      	ldr	r4, [r5, #0]
{
 8007c6c:	b085      	sub	sp, #20
	if( xTimerQueue != NULL )
 8007c6e:	b184      	cbz	r4, 8007c92 <xTimerGenericCommand+0x2e>
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007c70:	2905      	cmp	r1, #5
		xMessage.xMessageID = xCommandID;
 8007c72:	e9cd 1201 	strd	r1, r2, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007c76:	9003      	str	r0, [sp, #12]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007c78:	dc17      	bgt.n	8007caa <xTimerGenericCommand+0x46>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007c7a:	f7ff fcbf 	bl	80075fc <xTaskGetSchedulerState>
 8007c7e:	2802      	cmp	r0, #2
 8007c80:	d01c      	beq.n	8007cbc <xTimerGenericCommand+0x58>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007c82:	2300      	movs	r3, #0
 8007c84:	6828      	ldr	r0, [r5, #0]
 8007c86:	461a      	mov	r2, r3
 8007c88:	a901      	add	r1, sp, #4
 8007c8a:	f7fe fa55 	bl	8006138 <xQueueGenericSend>
}
 8007c8e:	b005      	add	sp, #20
 8007c90:	bd30      	pop	{r4, r5, pc}
BaseType_t xReturn = pdFAIL;
 8007c92:	4620      	mov	r0, r4
}
 8007c94:	b005      	add	sp, #20
 8007c96:	bd30      	pop	{r4, r5, pc}
 8007c98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c9c:	f383 8811 	msr	BASEPRI, r3
 8007ca0:	f3bf 8f6f 	isb	sy
 8007ca4:	f3bf 8f4f 	dsb	sy
	configASSERT( xTimer );
 8007ca8:	e7fe      	b.n	8007ca8 <xTimerGenericCommand+0x44>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007caa:	469c      	mov	ip, r3
 8007cac:	4662      	mov	r2, ip
 8007cae:	2300      	movs	r3, #0
 8007cb0:	a901      	add	r1, sp, #4
 8007cb2:	4620      	mov	r0, r4
 8007cb4:	f7fe fbc0 	bl	8006438 <xQueueGenericSendFromISR>
}
 8007cb8:	b005      	add	sp, #20
 8007cba:	bd30      	pop	{r4, r5, pc}
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007cbc:	6828      	ldr	r0, [r5, #0]
 8007cbe:	9a08      	ldr	r2, [sp, #32]
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	a901      	add	r1, sp, #4
 8007cc4:	f7fe fa38 	bl	8006138 <xQueueGenericSend>
 8007cc8:	e7e4      	b.n	8007c94 <xTimerGenericCommand+0x30>
 8007cca:	bf00      	nop
 8007ccc:	20004f50 	.word	0x20004f50

08007cd0 <VBS_GetAvBusVoltage_V>:
  */
__weak uint16_t VBS_GetAvBusVoltage_V( BusVoltageSensor_Handle_t * pHandle )
{
  uint32_t temp;

  temp = ( uint32_t )( pHandle->AvBusVoltage_d );
 8007cd0:	88c3      	ldrh	r3, [r0, #6]
  temp *= pHandle->ConversionFactor;
 8007cd2:	8840      	ldrh	r0, [r0, #2]
 8007cd4:	fb03 f000 	mul.w	r0, r3, r0
  temp /= 65536u;

  return ( ( uint16_t )temp );
}
 8007cd8:	0c00      	lsrs	r0, r0, #16
 8007cda:	4770      	bx	lr

08007cdc <Circle_Limitation>:
  * @param  pHandle pointer on the related component instance
  * @param  Vqd Voltage in qd reference frame
  * @retval qd_t Limited Vqd vector
  */
__weak qd_t Circle_Limitation( CircleLimitation_Handle_t * pHandle, qd_t Vqd )
{
 8007cdc:	140b      	asrs	r3, r1, #16
            ( int32_t )( Vqd.d ) * Vqd.d;

  uw_temp = ( uint32_t ) sw_temp;

  /* uw_temp min value 0, max value 32767*32767 */
  if ( uw_temp > ( uint32_t )( pHandle->MaxModule ) * pHandle->MaxModule )
 8007cde:	8802      	ldrh	r2, [r0, #0]
 8007ce0:	b209      	sxth	r1, r1
            ( int32_t )( Vqd.d ) * Vqd.d;
 8007ce2:	fb03 fc03 	mul.w	ip, r3, r3
  sw_temp = ( int32_t )( Vqd.q ) * Vqd.q +
 8007ce6:	fb01 cc01 	mla	ip, r1, r1, ip
  if ( uw_temp > ( uint32_t )( pHandle->MaxModule ) * pHandle->MaxModule )
 8007cea:	fb02 f202 	mul.w	r2, r2, r2
 8007cee:	4594      	cmp	ip, r2
{
 8007cf0:	b084      	sub	sp, #16
  if ( uw_temp > ( uint32_t )( pHandle->MaxModule ) * pHandle->MaxModule )
 8007cf2:	d919      	bls.n	8007d28 <Circle_Limitation+0x4c>
  {

    uw_temp /= ( uint32_t )( 16777216 );

    /* wtemp min value pHandle->Start_index, max value 127 */
    uw_temp -= pHandle->Start_index;
 8007cf4:	f890 20b2 	ldrb.w	r2, [r0, #178]	@ 0xb2
 8007cf8:	ebc2 621c 	rsb	r2, r2, ip, lsr #24

    /* uw_temp min value 0, max value 127 - pHandle->Start_index */
    table_element = pHandle->Circle_limit_table[( uint8_t )uw_temp];
 8007cfc:	b2d2      	uxtb	r2, r2
 8007cfe:	eb00 0042 	add.w	r0, r0, r2, lsl #1

    sw_temp = Vqd.q * ( int32_t )table_element;
 8007d02:	8882      	ldrh	r2, [r0, #4]
 8007d04:	fb02 f101 	mul.w	r1, r2, r1
    local_vqd.q = ( int16_t )( sw_temp / 32768 );
 8007d08:	2900      	cmp	r1, #0

    sw_temp = Vqd.d * ( int32_t )( table_element );
 8007d0a:	fb02 f303 	mul.w	r3, r2, r3
    local_vqd.q = ( int16_t )( sw_temp / 32768 );
 8007d0e:	bfbc      	itt	lt
 8007d10:	f501 41ff 	addlt.w	r1, r1, #32640	@ 0x7f80
 8007d14:	317f      	addlt	r1, #127	@ 0x7f
    local_vqd.d = ( int16_t )( sw_temp / 32768 );
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	bfbc      	itt	lt
 8007d1a:	f503 43ff 	addlt.w	r3, r3, #32640	@ 0x7f80
 8007d1e:	337f      	addlt	r3, #127	@ 0x7f
    local_vqd.q = ( int16_t )( sw_temp / 32768 );
 8007d20:	f341 31cf 	sbfx	r1, r1, #15, #16
    local_vqd.d = ( int16_t )( sw_temp / 32768 );
 8007d24:	f343 33cf 	sbfx	r3, r3, #15, #16
  }

  return ( local_vqd );
 8007d28:	b289      	uxth	r1, r1
 8007d2a:	2000      	movs	r0, #0
 8007d2c:	f361 000f 	bfi	r0, r1, #0, #16
 8007d30:	b29b      	uxth	r3, r3
 8007d32:	f363 401f 	bfi	r0, r3, #16, #16
}
 8007d36:	b004      	add	sp, #16
 8007d38:	4770      	bx	lr
 8007d3a:	bf00      	nop

08007d3c <FCP_Init>:
 * @{
 */

__weak void FCP_Init( FCP_Handle_t * pHandle )
{
  pHandle->RxTimeoutCountdown = 0;
 8007d3c:	2300      	movs	r3, #0
 8007d3e:	8243      	strh	r3, [r0, #18]

  pHandle->TxFrame.Code = 0x0;
 8007d40:	8283      	strh	r3, [r0, #20]
  pHandle->TxFrame.Size = 0;
  pHandle->TxFrame.FrameCRC = 0;
 8007d42:	f8c0 3096 	str.w	r3, [r0, #150]	@ 0x96
  pHandle->TxFrameState = FCP_TRANSFER_IDLE;
  pHandle->TxFrameLevel = 0;

  pHandle->RxFrame.Code = 0x0;
  pHandle->RxFrame.Size = 0;
 8007d46:	f880 309a 	strb.w	r3, [r0, #154]	@ 0x9a
  pHandle->RxFrame.FrameCRC = 0;
 8007d4a:	f8a0 311b 	strh.w	r3, [r0, #283]	@ 0x11b
  pHandle->RxFrameState = FCP_TRANSFER_IDLE;
  pHandle->RxFrameLevel = 0;
 8007d4e:	f880 311d 	strb.w	r3, [r0, #285]	@ 0x11d
}
 8007d52:	4770      	bx	lr

08007d54 <FCP_SetClient>:
                    struct MCP_Handle_s * pClient,
                    FCP_SentFrameCallback_t pSentFrameCb,
                    FCP_ReceivedFrameCallback_t pReceviedFrameCb,
                    FCP_RxTimeoutCallback_t pRxTimeoutCb )
{
  if ( MC_NULL != pHandle )
 8007d54:	b120      	cbz	r0, 8007d60 <FCP_SetClient+0xc>
  {
    pHandle->ClientEntity = pClient;
    pHandle->ClientFrameSentCallback = pSentFrameCb;
 8007d56:	e9c0 1200 	strd	r1, r2, [r0]
    pHandle->ClientFrameReceivedCallback = pReceviedFrameCb;
 8007d5a:	6083      	str	r3, [r0, #8]
    pHandle->ClientRxTimeoutCallback = pRxTimeoutCb;
 8007d5c:	9b00      	ldr	r3, [sp, #0]
 8007d5e:	60c3      	str	r3, [r0, #12]
  }
}
 8007d60:	4770      	bx	lr
 8007d62:	bf00      	nop

08007d64 <FCP_CalcCRC>:
{
  uint8_t nCRC = 0;
  uint16_t nSum = 0;
  uint8_t idx;

  if( MC_NULL != pFrame )
 8007d64:	b178      	cbz	r0, 8007d86 <FCP_CalcCRC+0x22>
  {
    nSum += pFrame->Code;
    nSum += pFrame->Size;
 8007d66:	7841      	ldrb	r1, [r0, #1]
    nSum += pFrame->Code;
 8007d68:	7803      	ldrb	r3, [r0, #0]
    nSum += pFrame->Size;
 8007d6a:	440b      	add	r3, r1

    for ( idx = 0; idx < pFrame->Size; idx++ )
 8007d6c:	b139      	cbz	r1, 8007d7e <FCP_CalcCRC+0x1a>
 8007d6e:	3001      	adds	r0, #1
 8007d70:	4401      	add	r1, r0
    {
      nSum += pFrame->Buffer[idx];
 8007d72:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 8007d76:	4413      	add	r3, r2
    for ( idx = 0; idx < pFrame->Size; idx++ )
 8007d78:	4281      	cmp	r1, r0
      nSum += pFrame->Buffer[idx];
 8007d7a:	b29b      	uxth	r3, r3
    for ( idx = 0; idx < pFrame->Size; idx++ )
 8007d7c:	d1f9      	bne.n	8007d72 <FCP_CalcCRC+0xe>
    }

    nCRC = (uint8_t)(nSum & 0xFF) ; // Low Byte of nSum
    nCRC += (uint8_t) (nSum >> 8) ; // High Byte of nSum
 8007d7e:	eb03 2313 	add.w	r3, r3, r3, lsr #8
 8007d82:	f003 00ff 	and.w	r0, r3, #255	@ 0xff
  }

  return nCRC ;
}
 8007d86:	4770      	bx	lr

08007d88 <HALL_Init>:
__weak void HALL_Init( HALL_Handle_t * pHandle )
{
  TIM_TypeDef * TIMx = pHandle->TIMx;

  uint16_t hMinReliableElSpeedUnit = pHandle->_Super.hMinReliableMecSpeedUnit *
                                     pHandle->_Super.bElToMecRatio;
 8007d88:	7843      	ldrb	r3, [r0, #1]
  uint16_t hMinReliableElSpeedUnit = pHandle->_Super.hMinReliableMecSpeedUnit *
 8007d8a:	f8b0 c016 	ldrh.w	ip, [r0, #22]

  /* Adjustment factor: maximum measurable speed is x time greater than the
  maximum reliable speed */
  hMaxReliableElSpeedUnit *= 2u;

  pHandle->OvfFreq = ( uint16_t )( pHandle->TIMClockFreq / 65536u );
 8007d8e:	6a82      	ldr	r2, [r0, #40]	@ 0x28
{
 8007d90:	b570      	push	{r4, r5, r6, lr}
  hMaxReliableElSpeedUnit *= 2u;
 8007d92:	f8b0 e014 	ldrh.w	lr, [r0, #20]
  uint16_t hMinReliableElSpeedUnit = pHandle->_Super.hMinReliableMecSpeedUnit *
 8007d96:	fb1c fc03 	smulbb	ip, ip, r3
  hMaxReliableElSpeedUnit *= 2u;
 8007d9a:	fb1e fe03 	smulbb	lr, lr, r3
  uint16_t hMinReliableElSpeedUnit = pHandle->_Super.hMinReliableMecSpeedUnit *
 8007d9e:	fa1f fc8c 	uxth.w	ip, ip
  hMaxReliableElSpeedUnit *= 2u;
 8007da2:	ea4f 0e4e 	mov.w	lr, lr, lsl #1
  pHandle->OvfFreq = ( uint16_t )( pHandle->TIMClockFreq / 65536u );
 8007da6:	0c11      	lsrs	r1, r2, #16

  /* SW Init */
  if ( hMinReliableElSpeedUnit == 0u )
 8007da8:	f1bc 0f03 	cmp.w	ip, #3
  TIM_TypeDef * TIMx = pHandle->TIMx;
 8007dac:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
  pHandle->OvfFreq = ( uint16_t )( pHandle->TIMClockFreq / 65536u );
 8007dae:	f8a0 10c2 	strh.w	r1, [r0, #194]	@ 0xc2
  hMaxReliableElSpeedUnit *= 2u;
 8007db2:	fa1f fe8e 	uxth.w	lr, lr
  if ( hMinReliableElSpeedUnit == 0u )
 8007db6:	d969      	bls.n	8007e8c <HALL_Init+0x104>
  else
  {
    /* Set accordingly the min reliable speed */
    /* 1000 comes from mS 
    * 6 comes from the fact that sensors are toggling each 60 deg = 360/6 deg */
    pHandle->HallTimeout = 1000*SPEED_UNIT / ( 6u * hMinReliableElSpeedUnit );
 8007db8:	ea4f 0c9c 	mov.w	ip, ip, lsr #2
 8007dbc:	eb0c 0c4c 	add.w	ip, ip, ip, lsl #1
 8007dc0:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8007dc4:	f242 7410 	movw	r4, #10000	@ 0x2710
 8007dc8:	fbb4 f4fc 	udiv	r4, r4, ip
 8007dcc:	b2a5      	uxth	r5, r4
  }

  /* Compute the prescaler to the closet value of the TimeOut (in mS )*/
  pHandle->HALLMaxRatio = ( pHandle->HallTimeout * pHandle->OvfFreq ) / 1000 ;
 8007dce:	fb04 f101 	mul.w	r1, r4, r1
 8007dd2:	4c30      	ldr	r4, [pc, #192]	@ (8007e94 <HALL_Init+0x10c>)
 8007dd4:	f8a0 50c0 	strh.w	r5, [r0, #192]	@ 0xc0
 8007dd8:	fba4 4101 	umull	r4, r1, r4, r1
  /* Align MaxPeriod to a multiple of Overflow.*/
  pHandle->MaxPeriod = ( pHandle->HALLMaxRatio ) * 65536uL;

  pHandle->SatSpeed = hMaxReliableElSpeedUnit;

  pHandle->PseudoFreqConv = ( ( pHandle->TIMClockFreq / 6u )
 8007ddc:	4c2e      	ldr	r4, [pc, #184]	@ (8007e98 <HALL_Init+0x110>)
                              / ( pHandle->_Super.hMeasurementFrequency ) ) * ( pHandle->_Super.DPPConvFactor);
 8007dde:	8b45      	ldrh	r5, [r0, #26]
  pHandle->SatSpeed = hMaxReliableElSpeedUnit;
 8007de0:	f8a0 e0b0 	strh.w	lr, [r0, #176]	@ 0xb0
  pHandle->PseudoFreqConv = ( ( pHandle->TIMClockFreq / 6u )
 8007de4:	fba4 4202 	umull	r4, r2, r4, r2
                              / ( pHandle->_Super.hMeasurementFrequency ) ) * ( pHandle->_Super.DPPConvFactor);
 8007de8:	69c4      	ldr	r4, [r0, #28]
  pHandle->PseudoFreqConv = ( ( pHandle->TIMClockFreq / 6u )
 8007dea:	0892      	lsrs	r2, r2, #2
  pHandle->HALLMaxRatio = ( pHandle->HallTimeout * pHandle->OvfFreq ) / 1000 ;
 8007dec:	0989      	lsrs	r1, r1, #6

  pHandle->MinPeriod = ( ( SPEED_UNIT * ( pHandle->TIMClockFreq /6uL) ) 
 8007dee:	eb02 0c82 	add.w	ip, r2, r2, lsl #2
                              / ( pHandle->_Super.hMeasurementFrequency ) ) * ( pHandle->_Super.DPPConvFactor);
 8007df2:	fbb2 f2f5 	udiv	r2, r2, r5
 8007df6:	fb04 f202 	mul.w	r2, r4, r2
  pHandle->PseudoFreqConv = ( ( pHandle->TIMClockFreq / 6u )
 8007dfa:	f8c0 20b4 	str.w	r2, [r0, #180]	@ 0xb4
  pHandle->MaxPeriod = ( pHandle->HALLMaxRatio ) * 65536uL;
 8007dfe:	040e      	lsls	r6, r1, #16
  pHandle->MinPeriod = ( ( SPEED_UNIT * ( pHandle->TIMClockFreq /6uL) ) 
 8007e00:	ea4f 024c 	mov.w	r2, ip, lsl #1
                       / hMaxReliableElSpeedUnit);
 8007e04:	fbb2 f2fe 	udiv	r2, r2, lr
  pHandle->MinPeriod = ( ( SPEED_UNIT * ( pHandle->TIMClockFreq /6uL) ) 
 8007e08:	f8c0 20bc 	str.w	r2, [r0, #188]	@ 0xbc

  pHandle->PWMNbrPSamplingFreq = ( (pHandle->_Super.hMeasurementFrequency * pHandle->PWMFreqScaling) /
 8007e0c:	f890 20c6 	ldrb.w	r2, [r0, #198]	@ 0xc6
  pHandle->MaxPeriod = ( pHandle->HALLMaxRatio ) * 65536uL;
 8007e10:	f8c0 60b8 	str.w	r6, [r0, #184]	@ 0xb8
                                   pHandle->SpeedSamplingFreqHz ) - 1u;
 8007e14:	8c84      	ldrh	r4, [r0, #36]	@ 0x24
  pHandle->HALLMaxRatio = ( pHandle->HallTimeout * pHandle->OvfFreq ) / 1000 ;
 8007e16:	f8a0 10ae 	strh.w	r1, [r0, #174]	@ 0xae
  pHandle->PWMNbrPSamplingFreq = ( (pHandle->_Super.hMeasurementFrequency * pHandle->PWMFreqScaling) /
 8007e1a:	fb05 f202 	mul.w	r2, r5, r2
 8007e1e:	fbb2 f2f4 	udiv	r2, r2, r4
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8007e22:	699c      	ldr	r4, [r3, #24]
                                   pHandle->SpeedSamplingFreqHz ) - 1u;
 8007e24:	3a01      	subs	r2, #1
  pHandle->PWMNbrPSamplingFreq = ( (pHandle->_Super.hMeasurementFrequency * pHandle->PWMFreqScaling) /
 8007e26:	f8a0 20c4 	strh.w	r2, [r0, #196]	@ 0xc4

  /* Reset speed reliability */
  pHandle->SensorIsReliable = true;

  /* Set IC filter for Channel 1 (ICF1) */
  LL_TIM_IC_SetFilter(TIMx, LL_TIM_CHANNEL_CH1, ( uint32_t )(pHandle->ICx_Filter) << 20);
 8007e2a:	f890 2048 	ldrb.w	r2, [r0, #72]	@ 0x48
 8007e2e:	f024 0cf0 	bic.w	ip, r4, #240	@ 0xf0
  pHandle->MaxPeriod = ( pHandle->HALLMaxRatio ) * 65536uL;
 8007e32:	b289      	uxth	r1, r1
  pHandle->SensorIsReliable = true;
 8007e34:	2401      	movs	r4, #1
 8007e36:	ea4c 1202 	orr.w	r2, ip, r2, lsl #4
 8007e3a:	f880 4049 	strb.w	r4, [r0, #73]	@ 0x49
 8007e3e:	619a      	str	r2, [r3, #24]
  WRITE_REG(TIMx->PSC, Prescaler);
 8007e40:	6299      	str	r1, [r3, #40]	@ 0x28
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8007e42:	695a      	ldr	r2, [r3, #20]
  LL_TIM_SetPrescaler ( TIMx, pHandle->HALLMaxRatio );
  LL_TIM_GenerateEvent_UPDATE ( TIMx );


  /* Clear the TIMx's pending flags */
  WRITE_REG (TIMx->SR, 0);
 8007e44:	2100      	movs	r1, #0
 8007e46:	4322      	orrs	r2, r4
 8007e48:	615a      	str	r2, [r3, #20]
 8007e4a:	6119      	str	r1, [r3, #16]
  MODIFY_REG(TIMx->CR1, TIM_CR1_URS, UpdateSource);
 8007e4c:	681a      	ldr	r2, [r3, #0]
 8007e4e:	f042 0204 	orr.w	r2, r2, #4
 8007e52:	601a      	str	r2, [r3, #0]
  SET_BIT(TIMx->DIER, TIM_DIER_CC1IE);
 8007e54:	68da      	ldr	r2, [r3, #12]
 8007e56:	f042 0202 	orr.w	r2, r2, #2
 8007e5a:	60da      	str	r2, [r3, #12]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8007e5c:	68da      	ldr	r2, [r3, #12]
 8007e5e:	4322      	orrs	r2, r4
 8007e60:	60da      	str	r2, [r3, #12]
  WRITE_REG(TIMx->CNT, Counter);
 8007e62:	6259      	str	r1, [r3, #36]	@ 0x24
  SET_BIT(TIMx->CCER, Channels);
 8007e64:	6a1a      	ldr	r2, [r3, #32]
 8007e66:	4322      	orrs	r2, r4
 8007e68:	621a      	str	r2, [r3, #32]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8007e6a:	681a      	ldr	r2, [r3, #0]
 8007e6c:	4322      	orrs	r2, r4
 8007e6e:	601a      	str	r2, [r3, #0]
  LL_TIM_CC_EnableChannel  ( TIMx, LL_TIM_CHANNEL_CH1 );
  LL_TIM_EnableCounter ( TIMx );


  /* Erase speed buffer */
  bSpeedBufferSize = pHandle->SpeedBufferSize;
 8007e70:	f890 2026 	ldrb.w	r2, [r0, #38]	@ 0x26

  for ( bIndex = 0u; bIndex < bSpeedBufferSize; bIndex++ )
 8007e74:	b14a      	cbz	r2, 8007e8a <HALL_Init+0x102>
 8007e76:	f100 034c 	add.w	r3, r0, #76	@ 0x4c
  {
    pHandle->SensorPeriod[bIndex]  = pHandle->MaxPeriod;
 8007e7a:	f8d0 10b8 	ldr.w	r1, [r0, #184]	@ 0xb8
 8007e7e:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8007e82:	f843 1f04 	str.w	r1, [r3, #4]!
  for ( bIndex = 0u; bIndex < bSpeedBufferSize; bIndex++ )
 8007e86:	4293      	cmp	r3, r2
 8007e88:	d1fb      	bne.n	8007e82 <HALL_Init+0xfa>
  }
}
 8007e8a:	bd70      	pop	{r4, r5, r6, pc}
 8007e8c:	2496      	movs	r4, #150	@ 0x96
    pHandle->HallTimeout = 150u;
 8007e8e:	4625      	mov	r5, r4
 8007e90:	e79d      	b.n	8007dce <HALL_Init+0x46>
 8007e92:	bf00      	nop
 8007e94:	10624dd3 	.word	0x10624dd3
 8007e98:	aaaaaaab 	.word	0xaaaaaaab

08007e9c <HALL_Clear>:
* @param  pHandle: handler of the current instance of the hall_speed_pos_fdbk component*
* @retval none
*/
__weak void HALL_Clear( HALL_Handle_t * pHandle )
{
  TIM_TypeDef * TIMx = pHandle->TIMx;
 8007e9c:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
  CLEAR_BIT(TIMx->DIER, TIM_DIER_CC1IE);
 8007e9e:	68d1      	ldr	r1, [r2, #12]
 8007ea0:	f021 0102 	bic.w	r1, r1, #2

  /* Mask interrupts to insure a clean intialization */
  LL_TIM_DisableIT_CC1 ( TIMx );

  pHandle->RatioDec = false;
 8007ea4:	2300      	movs	r3, #0
{
 8007ea6:	b4f0      	push	{r4, r5, r6, r7}

  /* Clear speed error counter */
  pHandle->_Super.bSpeedErrorNumber = 0;
  
  /* Re-initialize partly the timer */
  LL_TIM_SetPrescaler ( TIMx, pHandle->HALLMaxRatio );
 8007ea8:	f8b0 40ae 	ldrh.w	r4, [r0, #174]	@ 0xae
 8007eac:	60d1      	str	r1, [r2, #12]
  pHandle->SensorIsReliable = true;
 8007eae:	2101      	movs	r1, #1
  pHandle->RatioDec = false;
 8007eb0:	f880 304a 	strb.w	r3, [r0, #74]	@ 0x4a
  pHandle->Direction = POSITIVE;
 8007eb4:	f880 10a2 	strb.w	r1, [r0, #162]	@ 0xa2
  pHandle->RatioInc = false;
 8007eb8:	f880 304b 	strb.w	r3, [r0, #75]	@ 0x4b
  pHandle->SpeedFIFOIdx = 0u;
 8007ebc:	f880 3098 	strb.w	r3, [r0, #152]	@ 0x98
  pHandle->FirstCapt = 0u;
 8007ec0:	f880 304c 	strb.w	r3, [r0, #76]	@ 0x4c
  pHandle->_Super.bSpeedErrorNumber = 0;
 8007ec4:	7003      	strb	r3, [r0, #0]
  pHandle->BufferFilled = 0u;
 8007ec6:	f880 304d 	strb.w	r3, [r0, #77]	@ 0x4d
  pHandle->SensorIsReliable = true;
 8007eca:	f880 1049 	strb.w	r1, [r0, #73]	@ 0x49
  pHandle->OVFCounter = 0u;
 8007ece:	f880 304e 	strb.w	r3, [r0, #78]	@ 0x4e
  pHandle->_Super.hMecAccelUnitP = 0;
 8007ed2:	8243      	strh	r3, [r0, #18]
  pHandle->CompSpeed = 0;
 8007ed4:	f8a0 30ac 	strh.w	r3, [r0, #172]	@ 0xac
  WRITE_REG(TIMx->PSC, Prescaler);
 8007ed8:	6294      	str	r4, [r2, #40]	@ 0x28
  WRITE_REG(TIMx->CNT, Counter);
 8007eda:	6253      	str	r3, [r2, #36]	@ 0x24
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8007edc:	6813      	ldr	r3, [r2, #0]
{

  if ( pHandle->SensorPlacement == DEGREES_120 )
  {
    pHandle->HallState  = LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 2
                          | LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) << 1
 8007ede:	6b86      	ldr	r6, [r0, #56]	@ 0x38
 8007ee0:	430b      	orrs	r3, r1
 8007ee2:	6013      	str	r3, [r2, #0]
  SET_BIT(TIMx->DIER, TIM_DIER_CC1IE);
 8007ee4:	68d3      	ldr	r3, [r2, #12]
 8007ee6:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8007ee8:	f043 0302 	orr.w	r3, r3, #2
 8007eec:	60d3      	str	r3, [r2, #12]
  if ( pHandle->SensorPlacement == DEGREES_120 )
 8007eee:	f890 7020 	ldrb.w	r7, [r0, #32]
    pHandle->HallState  = LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 2
 8007ef2:	e9d0 5310 	ldrd	r5, r3, [r0, #64]	@ 0x40
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 8007ef6:	e9d0 420c 	ldrd	r4, r2, [r0, #48]	@ 0x30
  if ( pHandle->SensorPlacement == DEGREES_120 )
 8007efa:	b9ef      	cbnz	r7, 8007f38 <HALL_Clear+0x9c>
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 8007efc:	692d      	ldr	r5, [r5, #16]
 8007efe:	43ab      	bics	r3, r5
 8007f00:	6933      	ldr	r3, [r6, #16]
 8007f02:	6924      	ldr	r4, [r4, #16]
 8007f04:	bf0c      	ite	eq
 8007f06:	2501      	moveq	r5, #1
 8007f08:	2500      	movne	r5, #0
 8007f0a:	ea31 0303 	bics.w	r3, r1, r3
 8007f0e:	bf0c      	ite	eq
 8007f10:	2301      	moveq	r3, #1
 8007f12:	2300      	movne	r3, #0
                          | LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) << 1
 8007f14:	005b      	lsls	r3, r3, #1
 8007f16:	ea43 0385 	orr.w	r3, r3, r5, lsl #2
 8007f1a:	ea32 0404 	bics.w	r4, r2, r4
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 8007f1e:	bf08      	it	eq
 8007f20:	f043 0301 	orreq.w	r3, r3, #1
    pHandle->HallState  = ( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2
                          | LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 1
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
  }

  switch ( pHandle->HallState )
 8007f24:	1e5a      	subs	r2, r3, #1
 8007f26:	f880 30a6 	strb.w	r3, [r0, #166]	@ 0xa6
 8007f2a:	2a05      	cmp	r2, #5
 8007f2c:	d858      	bhi.n	8007fe0 <HALL_Clear+0x144>
 8007f2e:	e8df f002 	tbb	[pc, r2]
 8007f32:	2f25      	.short	0x2f25
 8007f34:	1b4d4339 	.word	0x1b4d4339
 8007f38:	6936      	ldr	r6, [r6, #16]
 8007f3a:	692d      	ldr	r5, [r5, #16]
 8007f3c:	43ab      	bics	r3, r5
 8007f3e:	6923      	ldr	r3, [r4, #16]
 8007f40:	bf0c      	ite	eq
 8007f42:	2401      	moveq	r4, #1
 8007f44:	2400      	movne	r4, #0
 8007f46:	ea32 0303 	bics.w	r3, r2, r3
 8007f4a:	bf0c      	ite	eq
 8007f4c:	2301      	moveq	r3, #1
 8007f4e:	2300      	movne	r3, #0
 8007f50:	ea31 0606 	bics.w	r6, r1, r6
 8007f54:	bf0c      	ite	eq
 8007f56:	2201      	moveq	r2, #1
 8007f58:	2200      	movne	r2, #0
    pHandle->HallState  = ( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2
 8007f5a:	0092      	lsls	r2, r2, #2
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 8007f5c:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
    pHandle->HallState  = ( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2
 8007f60:	f082 0204 	eor.w	r2, r2, #4
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 8007f64:	4313      	orrs	r3, r2
 8007f66:	e7dd      	b.n	8007f24 <HALL_Clear+0x88>
    case STATE_2:
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT -
                                              S16_60_PHASE_SHIFT / 2 );
      break;
    case STATE_6:
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT -
 8007f68:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 8007f6a:	f5a3 537f 	sub.w	r3, r3, #16320	@ 0x3fc0
 8007f6e:	3b3f      	subs	r3, #63	@ 0x3f
 8007f70:	b21b      	sxth	r3, r3
 8007f72:	8083      	strh	r3, [r0, #4]
}
 8007f74:	bcf0      	pop	{r4, r5, r6, r7}
      pHandle->SensorIsReliable = false;
      break;
  }

  /* Initialize the measured angle */
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8007f76:	f8a0 30aa 	strh.w	r3, [r0, #170]	@ 0xaa
}
 8007f7a:	4770      	bx	lr
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT +
 8007f7c:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 8007f7e:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 8007f82:	333f      	adds	r3, #63	@ 0x3f
 8007f84:	b21b      	sxth	r3, r3
}
 8007f86:	bcf0      	pop	{r4, r5, r6, r7}
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT +
 8007f88:	8083      	strh	r3, [r0, #4]
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8007f8a:	f8a0 30aa 	strh.w	r3, [r0, #170]	@ 0xaa
}
 8007f8e:	4770      	bx	lr
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT -
 8007f90:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 8007f92:	f5a3 43d5 	sub.w	r3, r3, #27264	@ 0x6a80
 8007f96:	3b2a      	subs	r3, #42	@ 0x2a
 8007f98:	b21b      	sxth	r3, r3
}
 8007f9a:	bcf0      	pop	{r4, r5, r6, r7}
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT -
 8007f9c:	8083      	strh	r3, [r0, #4]
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8007f9e:	f8a0 30aa 	strh.w	r3, [r0, #170]	@ 0xaa
}
 8007fa2:	4770      	bx	lr
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT +
 8007fa4:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 8007fa6:	f503 43d5 	add.w	r3, r3, #27264	@ 0x6a80
 8007faa:	332a      	adds	r3, #42	@ 0x2a
 8007fac:	b21b      	sxth	r3, r3
}
 8007fae:	bcf0      	pop	{r4, r5, r6, r7}
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT +
 8007fb0:	8083      	strh	r3, [r0, #4]
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8007fb2:	f8a0 30aa 	strh.w	r3, [r0, #170]	@ 0xaa
}
 8007fb6:	4770      	bx	lr
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT / 2 );
 8007fb8:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 8007fba:	f5a3 53aa 	sub.w	r3, r3, #5440	@ 0x1540
 8007fbe:	3b15      	subs	r3, #21
 8007fc0:	b21b      	sxth	r3, r3
}
 8007fc2:	bcf0      	pop	{r4, r5, r6, r7}
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT / 2 );
 8007fc4:	8083      	strh	r3, [r0, #4]
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8007fc6:	f8a0 30aa 	strh.w	r3, [r0, #170]	@ 0xaa
}
 8007fca:	4770      	bx	lr
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT / 2 );
 8007fcc:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 8007fce:	f503 53aa 	add.w	r3, r3, #5440	@ 0x1540
 8007fd2:	3315      	adds	r3, #21
 8007fd4:	b21b      	sxth	r3, r3
}
 8007fd6:	bcf0      	pop	{r4, r5, r6, r7}
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT / 2 );
 8007fd8:	8083      	strh	r3, [r0, #4]
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8007fda:	f8a0 30aa 	strh.w	r3, [r0, #170]	@ 0xaa
}
 8007fde:	4770      	bx	lr
      pHandle->SensorIsReliable = false;
 8007fe0:	2200      	movs	r2, #0
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8007fe2:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
      pHandle->SensorIsReliable = false;
 8007fe6:	f880 2049 	strb.w	r2, [r0, #73]	@ 0x49
      break;
 8007fea:	e7c3      	b.n	8007f74 <HALL_Clear+0xd8>

08007fec <HALL_CalcElAngle>:
  if ( pHandle->_Super.hElSpeedDpp != HALL_MAX_PSEUDO_SPEED )
 8007fec:	f9b0 200e 	ldrsh.w	r2, [r0, #14]
 8007ff0:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8007ff4:	428a      	cmp	r2, r1
{
 8007ff6:	4603      	mov	r3, r0
    pHandle->_Super.hElAngle += pHandle->_Super.hElSpeedDpp + pHandle->CompSpeed;
 8007ff8:	8880      	ldrh	r0, [r0, #4]
  if ( pHandle->_Super.hElSpeedDpp != HALL_MAX_PSEUDO_SPEED )
 8007ffa:	d00e      	beq.n	800801a <HALL_CalcElAngle+0x2e>
    pHandle->MeasuredElAngle += pHandle->_Super.hElSpeedDpp;
 8007ffc:	f8b3 c0aa 	ldrh.w	ip, [r3, #170]	@ 0xaa
    pHandle->PrevRotorFreq = pHandle->_Super.hElSpeedDpp;
 8008000:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
    pHandle->MeasuredElAngle += pHandle->_Super.hElSpeedDpp;
 8008004:	b291      	uxth	r1, r2
    pHandle->_Super.hElAngle += pHandle->_Super.hElSpeedDpp + pHandle->CompSpeed;
 8008006:	4408      	add	r0, r1
    pHandle->MeasuredElAngle += pHandle->_Super.hElSpeedDpp;
 8008008:	4461      	add	r1, ip
    pHandle->_Super.hElAngle += pHandle->_Super.hElSpeedDpp + pHandle->CompSpeed;
 800800a:	f8b3 c0ac 	ldrh.w	ip, [r3, #172]	@ 0xac
    pHandle->MeasuredElAngle += pHandle->_Super.hElSpeedDpp;
 800800e:	f8a3 10aa 	strh.w	r1, [r3, #170]	@ 0xaa
    pHandle->_Super.hElAngle += pHandle->_Super.hElSpeedDpp + pHandle->CompSpeed;
 8008012:	4460      	add	r0, ip
 8008014:	b200      	sxth	r0, r0
    pHandle->PrevRotorFreq = pHandle->_Super.hElSpeedDpp;
 8008016:	8098      	strh	r0, [r3, #4]
}
 8008018:	4770      	bx	lr
    pHandle->_Super.hElAngle += pHandle->PrevRotorFreq;
 800801a:	f8b3 20a0 	ldrh.w	r2, [r3, #160]	@ 0xa0
 800801e:	4410      	add	r0, r2
 8008020:	b200      	sxth	r0, r0
 8008022:	8098      	strh	r0, [r3, #4]
}
 8008024:	4770      	bx	lr
 8008026:	bf00      	nop

08008028 <HALL_CalcAvrgMecSpeedUnit>:
{
 8008028:	b538      	push	{r3, r4, r5, lr}
 800802a:	4604      	mov	r4, r0
  if ( pHandle->SensorIsReliable )
 800802c:	f890 0049 	ldrb.w	r0, [r0, #73]	@ 0x49
  TIM_TypeDef * TIMx = pHandle->TIMx;
 8008030:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
{
 8008032:	460d      	mov	r5, r1
  if ( pHandle->SensorIsReliable )
 8008034:	b180      	cbz	r0, 8008058 <HALL_CalcAvrgMecSpeedUnit+0x30>
  return (uint32_t)(READ_REG(TIMx->PSC));
 8008036:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
    if ( LL_TIM_GetPrescaler ( TIMx ) >= pHandle->HALLMaxRatio )
 8008038:	f8b4 20ae 	ldrh.w	r2, [r4, #174]	@ 0xae
 800803c:	429a      	cmp	r2, r3
 800803e:	d812      	bhi.n	8008066 <HALL_CalcAvrgMecSpeedUnit+0x3e>
      pHandle->_Super.hElSpeedDpp = 0;
 8008040:	2300      	movs	r3, #0
 8008042:	81e3      	strh	r3, [r4, #14]
            pHandle->CompSpeed = 0;
 8008044:	2300      	movs	r3, #0
      *hMecSpeedUnit = 0;
 8008046:	802b      	strh	r3, [r5, #0]
    bReliability = SPD_IsMecSpeedReliable( &pHandle->_Super, hMecSpeedUnit );
 8008048:	4629      	mov	r1, r5
 800804a:	4620      	mov	r0, r4
 800804c:	f001 f81a 	bl	8009084 <SPD_IsMecSpeedReliable>
  pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
 8008050:	f9b5 3000 	ldrsh.w	r3, [r5]
 8008054:	81a3      	strh	r3, [r4, #12]
}
 8008056:	bd38      	pop	{r3, r4, r5, pc}
    pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 8008058:	78e3      	ldrb	r3, [r4, #3]
 800805a:	7023      	strb	r3, [r4, #0]
    *hMecSpeedUnit = 0;
 800805c:	4603      	mov	r3, r0
    pHandle->_Super.hElSpeedDpp = 0;
 800805e:	81e0      	strh	r0, [r4, #14]
    *hMecSpeedUnit = 0;
 8008060:	8008      	strh	r0, [r1, #0]
  pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
 8008062:	81a3      	strh	r3, [r4, #12]
}
 8008064:	bd38      	pop	{r3, r4, r5, pc}
      pHandle->_Super.hElSpeedDpp =  pHandle->AvrElSpeedDpp;
 8008066:	f9b4 20a4 	ldrsh.w	r2, [r4, #164]	@ 0xa4
 800806a:	81e2      	strh	r2, [r4, #14]
      if (  pHandle->AvrElSpeedDpp == 0 )
 800806c:	2a00      	cmp	r2, #0
 800806e:	d0e9      	beq.n	8008044 <HALL_CalcAvrgMecSpeedUnit+0x1c>
        if (  pHandle->AvrElSpeedDpp != HALL_MAX_PSEUDO_SPEED )
 8008070:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8008074:	429a      	cmp	r2, r3
 8008076:	d01f      	beq.n	80080b8 <HALL_CalcAvrgMecSpeedUnit+0x90>
          if (pHandle->HallMtpa == true)
 8008078:	f894 30c7 	ldrb.w	r3, [r4, #199]	@ 0xc7
 800807c:	b9d3      	cbnz	r3, 80080b4 <HALL_CalcAvrgMecSpeedUnit+0x8c>
            pHandle->DeltaAngle = pHandle->MeasuredElAngle - pHandle->_Super.hElAngle;
 800807e:	88a3      	ldrh	r3, [r4, #4]
 8008080:	f8b4 10aa 	ldrh.w	r1, [r4, #170]	@ 0xaa
 8008084:	1ac9      	subs	r1, r1, r3
 8008086:	b209      	sxth	r1, r1
              ( int32_t )( pHandle->PWMNbrPSamplingFreq ) );
 8008088:	f8b4 30c4 	ldrh.w	r3, [r4, #196]	@ 0xc4
            pHandle->DeltaAngle = pHandle->MeasuredElAngle - pHandle->_Super.hElAngle;
 800808c:	f8a4 10a8 	strh.w	r1, [r4, #168]	@ 0xa8
            pHandle->CompSpeed = ( int16_t )
 8008090:	fb91 f1f3 	sdiv	r1, r1, r3
                                        ( int32_t )pHandle->_Super.hMeasurementFrequency * (int32_t) SPEED_UNIT ) /
 8008094:	8b63      	ldrh	r3, [r4, #26]
 8008096:	f8a4 10ac 	strh.w	r1, [r4, #172]	@ 0xac
          *hMecSpeedUnit = ( int16_t )( (  pHandle->AvrElSpeedDpp * 
 800809a:	fb02 f303 	mul.w	r3, r2, r3
                                        (( int32_t ) pHandle->_Super.DPPConvFactor * ( int32_t )pHandle->_Super.bElToMecRatio ) );
 800809e:	69e1      	ldr	r1, [r4, #28]
 80080a0:	7862      	ldrb	r2, [r4, #1]
                                        ( int32_t )pHandle->_Super.hMeasurementFrequency * (int32_t) SPEED_UNIT ) /
 80080a2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80080a6:	005b      	lsls	r3, r3, #1
                                        (( int32_t ) pHandle->_Super.DPPConvFactor * ( int32_t )pHandle->_Super.bElToMecRatio ) );
 80080a8:	fb01 f202 	mul.w	r2, r1, r2
                                        ( int32_t )pHandle->_Super.hMeasurementFrequency * (int32_t) SPEED_UNIT ) /
 80080ac:	fb93 f3f2 	sdiv	r3, r3, r2
          *hMecSpeedUnit = ( int16_t )( (  pHandle->AvrElSpeedDpp * 
 80080b0:	b21b      	sxth	r3, r3
 80080b2:	e7c8      	b.n	8008046 <HALL_CalcAvrgMecSpeedUnit+0x1e>
            pHandle->CompSpeed = 0;
 80080b4:	2100      	movs	r1, #0
 80080b6:	e7ed      	b.n	8008094 <HALL_CalcAvrgMecSpeedUnit+0x6c>
          *hMecSpeedUnit = ( int16_t )pHandle->SatSpeed;
 80080b8:	f9b4 30b0 	ldrsh.w	r3, [r4, #176]	@ 0xb0
 80080bc:	e7c3      	b.n	8008046 <HALL_CalcAvrgMecSpeedUnit+0x1e>
 80080be:	bf00      	nop

080080c0 <HALL_TIMx_CC_IRQHandler>:
  if ( pHandle->SensorIsReliable )
 80080c0:	f890 3049 	ldrb.w	r3, [r0, #73]	@ 0x49
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d049      	beq.n	800815c <HALL_TIMx_CC_IRQHandler+0x9c>
{
 80080c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    if ( pHandle->SensorPlacement == DEGREES_120 )
 80080ca:	f890 c020 	ldrb.w	ip, [r0, #32]
    bPrevHallState = pHandle->HallState;
 80080ce:	f890 20a6 	ldrb.w	r2, [r0, #166]	@ 0xa6
    PrevDirection = pHandle->Direction;
 80080d2:	f990 10a2 	ldrsb.w	r1, [r0, #162]	@ 0xa2
                            | (LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) << 1)
 80080d6:	e9d0 740e 	ldrd	r7, r4, [r0, #56]	@ 0x38
      pHandle->HallState  =(uint8_t) ((LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 2)
 80080da:	e9d0 6310 	ldrd	r6, r3, [r0, #64]	@ 0x40
                            | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin ) );
 80080de:	e9d0 e50c 	ldrd	lr, r5, [r0, #48]	@ 0x30
    if ( pHandle->SensorPlacement == DEGREES_120 )
 80080e2:	f1bc 0f00 	cmp.w	ip, #0
 80080e6:	d023      	beq.n	8008130 <HALL_TIMx_CC_IRQHandler+0x70>
 80080e8:	693f      	ldr	r7, [r7, #16]
 80080ea:	6936      	ldr	r6, [r6, #16]
 80080ec:	43b3      	bics	r3, r6
 80080ee:	f8de 3010 	ldr.w	r3, [lr, #16]
 80080f2:	bf0c      	ite	eq
 80080f4:	2601      	moveq	r6, #1
 80080f6:	2600      	movne	r6, #0
 80080f8:	ea35 0303 	bics.w	r3, r5, r3
 80080fc:	bf0c      	ite	eq
 80080fe:	2301      	moveq	r3, #1
 8008100:	2300      	movne	r3, #0
 8008102:	ea34 0707 	bics.w	r7, r4, r7
 8008106:	bf0c      	ite	eq
 8008108:	2401      	moveq	r4, #1
 800810a:	2400      	movne	r4, #0
      pHandle->HallState  = (uint8_t) ((( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2)
 800810c:	00a4      	lsls	r4, r4, #2
 800810e:	ea43 0346 	orr.w	r3, r3, r6, lsl #1
 8008112:	f084 0404 	eor.w	r4, r4, #4
 8008116:	4323      	orrs	r3, r4
 8008118:	f880 30a6 	strb.w	r3, [r0, #166]	@ 0xa6
    switch ( pHandle->HallState )
 800811c:	3b01      	subs	r3, #1
  TIM_TypeDef * TIMx = pHandle->TIMx;
 800811e:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
    switch ( pHandle->HallState )
 8008120:	2b05      	cmp	r3, #5
 8008122:	f200 8154 	bhi.w	80083ce <HALL_TIMx_CC_IRQHandler+0x30e>
 8008126:	e8df f003 	tbb	[pc, r3]
 800812a:	5f6e      	.short	0x5f6e
 800812c:	1b354450 	.word	0x1b354450
 8008130:	6936      	ldr	r6, [r6, #16]
 8008132:	43b3      	bics	r3, r6
 8008134:	693b      	ldr	r3, [r7, #16]
 8008136:	f8de 6010 	ldr.w	r6, [lr, #16]
 800813a:	bf0c      	ite	eq
 800813c:	2701      	moveq	r7, #1
 800813e:	2700      	movne	r7, #0
 8008140:	ea34 0303 	bics.w	r3, r4, r3
 8008144:	bf0c      	ite	eq
 8008146:	2301      	moveq	r3, #1
 8008148:	2300      	movne	r3, #0
                            | (LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) << 1)
 800814a:	005b      	lsls	r3, r3, #1
 800814c:	ea35 0606 	bics.w	r6, r5, r6
 8008150:	ea43 0387 	orr.w	r3, r3, r7, lsl #2
      pHandle->HallState  =(uint8_t) ((LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 2)
 8008154:	bf08      	it	eq
 8008156:	f043 0301 	orreq.w	r3, r3, #1
 800815a:	e7dd      	b.n	8008118 <HALL_TIMx_CC_IRQHandler+0x58>
}
 800815c:	2000      	movs	r0, #0
 800815e:	4770      	bx	lr
        if ( bPrevHallState == STATE_2 )
 8008160:	2a02      	cmp	r2, #2
 8008162:	d07a      	beq.n	800825a <HALL_TIMx_CC_IRQHandler+0x19a>
        else if ( bPrevHallState == STATE_4 )
 8008164:	2a04      	cmp	r2, #4
 8008166:	f000 8098 	beq.w	800829a <HALL_TIMx_CC_IRQHandler+0x1da>
    if (pHandle->Direction != PrevDirection)
 800816a:	460a      	mov	r2, r1
    if (pHandle->HallMtpa == true)
 800816c:	f890 30c7 	ldrb.w	r3, [r0, #199]	@ 0xc7
 8008170:	b113      	cbz	r3, 8008178 <HALL_TIMx_CC_IRQHandler+0xb8>
      pHandle->_Super.hElAngle = pHandle->MeasuredElAngle;
 8008172:	f8b0 30aa 	ldrh.w	r3, [r0, #170]	@ 0xaa
 8008176:	8083      	strh	r3, [r0, #4]
    if ( pHandle->FirstCapt == 0u )
 8008178:	f890 304c 	ldrb.w	r3, [r0, #76]	@ 0x4c
 800817c:	2b00      	cmp	r3, #0
 800817e:	f040 8097 	bne.w	80082b0 <HALL_TIMx_CC_IRQHandler+0x1f0>
      pHandle->FirstCapt++;
 8008182:	f890 304c 	ldrb.w	r3, [r0, #76]	@ 0x4c
 8008186:	3301      	adds	r3, #1
 8008188:	b2db      	uxtb	r3, r3
 800818a:	f880 304c 	strb.w	r3, [r0, #76]	@ 0x4c
  return (uint32_t)(READ_REG(TIMx->CCR1));
 800818e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
}
 8008190:	2000      	movs	r0, #0
 8008192:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if ( bPrevHallState == STATE_4 )
 8008194:	2a04      	cmp	r2, #4
 8008196:	d069      	beq.n	800826c <HALL_TIMx_CC_IRQHandler+0x1ac>
        else if ( bPrevHallState == STATE_1 )
 8008198:	2a01      	cmp	r2, #1
 800819a:	d1e6      	bne.n	800816a <HALL_TIMx_CC_IRQHandler+0xaa>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT );
 800819c:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 800819e:	f503 532a 	add.w	r3, r3, #10880	@ 0x2a80
          pHandle->Direction = NEGATIVE;
 80081a2:	22ff      	movs	r2, #255	@ 0xff
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT );
 80081a4:	332a      	adds	r3, #42	@ 0x2a
          pHandle->Direction = NEGATIVE;
 80081a6:	f880 20a2 	strb.w	r2, [r0, #162]	@ 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT );
 80081aa:	b21b      	sxth	r3, r3
 80081ac:	f04f 32ff 	mov.w	r2, #4294967295
 80081b0:	e040      	b.n	8008234 <HALL_TIMx_CC_IRQHandler+0x174>
        if ( bPrevHallState == STATE_6 )
 80081b2:	2a06      	cmp	r2, #6
 80081b4:	d068      	beq.n	8008288 <HALL_TIMx_CC_IRQHandler+0x1c8>
        else if ( bPrevHallState == STATE_5 )
 80081b6:	2a05      	cmp	r2, #5
 80081b8:	d1d7      	bne.n	800816a <HALL_TIMx_CC_IRQHandler+0xaa>
          pHandle->Direction = NEGATIVE;
 80081ba:	22ff      	movs	r2, #255	@ 0xff
 80081bc:	f880 20a2 	strb.w	r2, [r0, #162]	@ 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift );
 80081c0:	f9b0 3022 	ldrsh.w	r3, [r0, #34]	@ 0x22
 80081c4:	f04f 32ff 	mov.w	r2, #4294967295
 80081c8:	e034      	b.n	8008234 <HALL_TIMx_CC_IRQHandler+0x174>
        if ( bPrevHallState == STATE_1 )
 80081ca:	2a01      	cmp	r2, #1
 80081cc:	d054      	beq.n	8008278 <HALL_TIMx_CC_IRQHandler+0x1b8>
        else if ( bPrevHallState == STATE_2 )
 80081ce:	2a02      	cmp	r2, #2
 80081d0:	d1cb      	bne.n	800816a <HALL_TIMx_CC_IRQHandler+0xaa>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT +
 80081d2:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 80081d4:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
          pHandle->Direction = NEGATIVE;
 80081d8:	22ff      	movs	r2, #255	@ 0xff
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT +
 80081da:	337f      	adds	r3, #127	@ 0x7f
          pHandle->Direction = NEGATIVE;
 80081dc:	f880 20a2 	strb.w	r2, [r0, #162]	@ 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT +
 80081e0:	b21b      	sxth	r3, r3
 80081e2:	f04f 32ff 	mov.w	r2, #4294967295
 80081e6:	e025      	b.n	8008234 <HALL_TIMx_CC_IRQHandler+0x174>
        if ( bPrevHallState == STATE_3 )
 80081e8:	2a03      	cmp	r2, #3
 80081ea:	d02d      	beq.n	8008248 <HALL_TIMx_CC_IRQHandler+0x188>
        else if ( bPrevHallState == STATE_6 )
 80081ec:	2a06      	cmp	r2, #6
 80081ee:	d1bc      	bne.n	800816a <HALL_TIMx_CC_IRQHandler+0xaa>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT );
 80081f0:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 80081f2:	f5a3 43aa 	sub.w	r3, r3, #21760	@ 0x5500
          pHandle->Direction = NEGATIVE;
 80081f6:	22ff      	movs	r2, #255	@ 0xff
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT );
 80081f8:	3b55      	subs	r3, #85	@ 0x55
          pHandle->Direction = NEGATIVE;
 80081fa:	f880 20a2 	strb.w	r2, [r0, #162]	@ 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT );
 80081fe:	b21b      	sxth	r3, r3
 8008200:	f04f 32ff 	mov.w	r2, #4294967295
 8008204:	e016      	b.n	8008234 <HALL_TIMx_CC_IRQHandler+0x174>
        if ( bPrevHallState == STATE_5 )
 8008206:	2a05      	cmp	r2, #5
 8008208:	d00c      	beq.n	8008224 <HALL_TIMx_CC_IRQHandler+0x164>
        else if ( bPrevHallState == STATE_3 )
 800820a:	2a03      	cmp	r2, #3
 800820c:	d1ad      	bne.n	800816a <HALL_TIMx_CC_IRQHandler+0xaa>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT );
 800820e:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 8008210:	f503 43aa 	add.w	r3, r3, #21760	@ 0x5500
          pHandle->Direction = NEGATIVE;
 8008214:	22ff      	movs	r2, #255	@ 0xff
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT );
 8008216:	3355      	adds	r3, #85	@ 0x55
          pHandle->Direction = NEGATIVE;
 8008218:	f880 20a2 	strb.w	r2, [r0, #162]	@ 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT );
 800821c:	b21b      	sxth	r3, r3
 800821e:	f04f 32ff 	mov.w	r2, #4294967295
 8008222:	e007      	b.n	8008234 <HALL_TIMx_CC_IRQHandler+0x174>
          pHandle->MeasuredElAngle = pHandle->PhaseShift + S16_60_PHASE_SHIFT;
 8008224:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 8008226:	f503 532a 	add.w	r3, r3, #10880	@ 0x2a80
          pHandle->Direction = POSITIVE;
 800822a:	2201      	movs	r2, #1
          pHandle->MeasuredElAngle = pHandle->PhaseShift + S16_60_PHASE_SHIFT;
 800822c:	332a      	adds	r3, #42	@ 0x2a
          pHandle->Direction = POSITIVE;
 800822e:	f880 20a2 	strb.w	r2, [r0, #162]	@ 0xa2
          pHandle->MeasuredElAngle = pHandle->PhaseShift + S16_60_PHASE_SHIFT;
 8008232:	b21b      	sxth	r3, r3
    if (pHandle->Direction != PrevDirection)
 8008234:	428a      	cmp	r2, r1
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT +
 8008236:	f8a0 30aa 	strh.w	r3, [r0, #170]	@ 0xaa
    if (pHandle->Direction != PrevDirection)
 800823a:	d096      	beq.n	800816a <HALL_TIMx_CC_IRQHandler+0xaa>
      pHandle->BufferFilled = 0 ;
 800823c:	2300      	movs	r3, #0
 800823e:	f880 304d 	strb.w	r3, [r0, #77]	@ 0x4d
      pHandle->SpeedFIFOIdx = 0;
 8008242:	f880 3098 	strb.w	r3, [r0, #152]	@ 0x98
 8008246:	e791      	b.n	800816c <HALL_TIMx_CC_IRQHandler+0xac>
                                                  + S16_60_PHASE_SHIFT );
 8008248:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 800824a:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
          pHandle->Direction = POSITIVE;
 800824e:	2201      	movs	r2, #1
                                                  + S16_60_PHASE_SHIFT );
 8008250:	337f      	adds	r3, #127	@ 0x7f
          pHandle->Direction = POSITIVE;
 8008252:	f880 20a2 	strb.w	r2, [r0, #162]	@ 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT
 8008256:	b21b      	sxth	r3, r3
 8008258:	e7ec      	b.n	8008234 <HALL_TIMx_CC_IRQHandler+0x174>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT );
 800825a:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 800825c:	f5a3 43aa 	sub.w	r3, r3, #21760	@ 0x5500
          pHandle->Direction = POSITIVE;
 8008260:	2201      	movs	r2, #1
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT );
 8008262:	3b55      	subs	r3, #85	@ 0x55
          pHandle->Direction = POSITIVE;
 8008264:	f880 20a2 	strb.w	r2, [r0, #162]	@ 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT );
 8008268:	b21b      	sxth	r3, r3
 800826a:	e7e3      	b.n	8008234 <HALL_TIMx_CC_IRQHandler+0x174>
          pHandle->Direction = POSITIVE;
 800826c:	2201      	movs	r2, #1
          pHandle->MeasuredElAngle = pHandle->PhaseShift;
 800826e:	f9b0 3022 	ldrsh.w	r3, [r0, #34]	@ 0x22
          pHandle->Direction = POSITIVE;
 8008272:	f880 20a2 	strb.w	r2, [r0, #162]	@ 0xa2
          pHandle->MeasuredElAngle = pHandle->PhaseShift;
 8008276:	e7dd      	b.n	8008234 <HALL_TIMx_CC_IRQHandler+0x174>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT );
 8008278:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
          pHandle->Direction = POSITIVE;
 800827a:	f880 20a2 	strb.w	r2, [r0, #162]	@ 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT );
 800827e:	f503 43aa 	add.w	r3, r3, #21760	@ 0x5500
 8008282:	3355      	adds	r3, #85	@ 0x55
 8008284:	b21b      	sxth	r3, r3
 8008286:	e7d5      	b.n	8008234 <HALL_TIMx_CC_IRQHandler+0x174>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT );
 8008288:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 800828a:	f5a3 532a 	sub.w	r3, r3, #10880	@ 0x2a80
          pHandle->Direction = POSITIVE;
 800828e:	2201      	movs	r2, #1
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT );
 8008290:	3b2a      	subs	r3, #42	@ 0x2a
          pHandle->Direction = POSITIVE;
 8008292:	f880 20a2 	strb.w	r2, [r0, #162]	@ 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT );
 8008296:	b21b      	sxth	r3, r3
 8008298:	e7cc      	b.n	8008234 <HALL_TIMx_CC_IRQHandler+0x174>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT );
 800829a:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 800829c:	f5a3 532a 	sub.w	r3, r3, #10880	@ 0x2a80
          pHandle->Direction = NEGATIVE;
 80082a0:	22ff      	movs	r2, #255	@ 0xff
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT );
 80082a2:	3b2a      	subs	r3, #42	@ 0x2a
          pHandle->Direction = NEGATIVE;
 80082a4:	f880 20a2 	strb.w	r2, [r0, #162]	@ 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT );
 80082a8:	b21b      	sxth	r3, r3
 80082aa:	f04f 32ff 	mov.w	r2, #4294967295
 80082ae:	e7c1      	b.n	8008234 <HALL_TIMx_CC_IRQHandler+0x174>
      if ( pHandle->BufferFilled < pHandle->SpeedBufferSize )
 80082b0:	f890 304d 	ldrb.w	r3, [r0, #77]	@ 0x4d
 80082b4:	f890 5026 	ldrb.w	r5, [r0, #38]	@ 0x26
 80082b8:	42ab      	cmp	r3, r5
 80082ba:	d205      	bcs.n	80082c8 <HALL_TIMx_CC_IRQHandler+0x208>
        pHandle->BufferFilled++;
 80082bc:	f890 304d 	ldrb.w	r3, [r0, #77]	@ 0x4d
 80082c0:	3301      	adds	r3, #1
 80082c2:	b2db      	uxtb	r3, r3
 80082c4:	f880 304d 	strb.w	r3, [r0, #77]	@ 0x4d
 80082c8:	6b66      	ldr	r6, [r4, #52]	@ 0x34
  return (uint32_t)(READ_REG(TIMx->PSC));
 80082ca:	6aa7      	ldr	r7, [r4, #40]	@ 0x28
      wCaptBuf += ( uint32_t )pHandle->OVFCounter * 0x10000uL;
 80082cc:	f890 304e 	ldrb.w	r3, [r0, #78]	@ 0x4e
      if ( pHandle->OVFCounter != 0u )
 80082d0:	f890 104e 	ldrb.w	r1, [r0, #78]	@ 0x4e
      wCaptBuf += ( uint32_t )pHandle->OVFCounter * 0x10000uL;
 80082d4:	041b      	lsls	r3, r3, #16
      hPrscBuf =  LL_TIM_GetPrescaler ( TIMx );
 80082d6:	b2bf      	uxth	r7, r7
      wCaptBuf += ( uint32_t )pHandle->OVFCounter * 0x10000uL;
 80082d8:	fa13 f386 	uxtah	r3, r3, r6
      if ( pHandle->OVFCounter != 0u )
 80082dc:	f001 0cff 	and.w	ip, r1, #255	@ 0xff
 80082e0:	2900      	cmp	r1, #0
 80082e2:	d044      	beq.n	800836e <HALL_TIMx_CC_IRQHandler+0x2ae>
        if ( pHandle->RatioInc )
 80082e4:	f890 104b 	ldrb.w	r1, [r0, #75]	@ 0x4b
 80082e8:	2900      	cmp	r1, #0
 80082ea:	d04a      	beq.n	8008382 <HALL_TIMx_CC_IRQHandler+0x2c2>
          pHandle->RatioInc = false;  /* Previous capture caused overflow */
 80082ec:	2100      	movs	r1, #0
 80082ee:	f880 104b 	strb.w	r1, [r0, #75]	@ 0x4b
        hAux = hPrscBuf + 1u;
 80082f2:	1c79      	adds	r1, r7, #1
        wCaptBuf *= hAux;
 80082f4:	b289      	uxth	r1, r1
 80082f6:	fb01 f303 	mul.w	r3, r1, r3
        if ( wCaptBuf < pHandle->MinPeriod )
 80082fa:	f8d0 10bc 	ldr.w	r1, [r0, #188]	@ 0xbc
 80082fe:	4299      	cmp	r1, r3
 8008300:	d830      	bhi.n	8008364 <HALL_TIMx_CC_IRQHandler+0x2a4>
          pHandle->ElPeriodSum -= pHandle->SensorPeriod[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 8008302:	f890 1098 	ldrb.w	r1, [r0, #152]	@ 0x98
          if ( wCaptBuf >= pHandle->MaxPeriod )
 8008306:	f8d0 60b8 	ldr.w	r6, [r0, #184]	@ 0xb8
          pHandle->ElPeriodSum -= pHandle->SensorPeriod[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 800830a:	f8d0 409c 	ldr.w	r4, [r0, #156]	@ 0x9c
 800830e:	eb00 0c81 	add.w	ip, r0, r1, lsl #2
          if ( wCaptBuf >= pHandle->MaxPeriod )
 8008312:	429e      	cmp	r6, r3
          pHandle->ElPeriodSum -= pHandle->SensorPeriod[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 8008314:	f8dc 7050 	ldr.w	r7, [ip, #80]	@ 0x50
            pHandle->SensorPeriod[pHandle->SpeedFIFOIdx] *= pHandle->Direction;
 8008318:	bf88      	it	hi
 800831a:	fb02 f603 	mulhi.w	r6, r2, r3
          pHandle->ElPeriodSum -= pHandle->SensorPeriod[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 800831e:	eba4 0407 	sub.w	r4, r4, r7
          pHandle->SpeedFIFOIdx++;
 8008322:	f101 0101 	add.w	r1, r1, #1
          pHandle->ElPeriodSum -= pHandle->SensorPeriod[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 8008326:	f8c0 409c 	str.w	r4, [r0, #156]	@ 0x9c
            pHandle->SensorPeriod[pHandle->SpeedFIFOIdx] = pHandle->MaxPeriod*pHandle->Direction; 
 800832a:	bf94      	ite	ls
 800832c:	4356      	mulls	r6, r2
            pHandle->ElPeriodSum += pHandle->SensorPeriod[pHandle->SpeedFIFOIdx];
 800832e:	19a4      	addhi	r4, r4, r6
          pHandle->SpeedFIFOIdx++;
 8008330:	b2c9      	uxtb	r1, r1
            pHandle->ElPeriodSum += pHandle->SensorPeriod[pHandle->SpeedFIFOIdx];
 8008332:	bf88      	it	hi
 8008334:	f8c0 409c 	strhi.w	r4, [r0, #156]	@ 0x9c
 8008338:	f8cc 6050 	str.w	r6, [ip, #80]	@ 0x50
            pHandle->SpeedFIFOIdx = 0u;
 800833c:	428d      	cmp	r5, r1
 800833e:	bf08      	it	eq
 8008340:	2100      	moveq	r1, #0
 8008342:	f880 1098 	strb.w	r1, [r0, #152]	@ 0x98
          if ( pHandle->SensorIsReliable) 
 8008346:	f890 1049 	ldrb.w	r1, [r0, #73]	@ 0x49
 800834a:	b331      	cbz	r1, 800839a <HALL_TIMx_CC_IRQHandler+0x2da>
            if ( pHandle->BufferFilled < pHandle->SpeedBufferSize )
 800834c:	f890 404d 	ldrb.w	r4, [r0, #77]	@ 0x4d
              pHandle->AvrElSpeedDpp = ( int16_t ) (( pHandle->PseudoFreqConv / wCaptBuf )*pHandle->Direction);
 8008350:	f8d0 10b4 	ldr.w	r1, [r0, #180]	@ 0xb4
            if ( pHandle->BufferFilled < pHandle->SpeedBufferSize )
 8008354:	42a5      	cmp	r5, r4
 8008356:	d931      	bls.n	80083bc <HALL_TIMx_CC_IRQHandler+0x2fc>
              pHandle->AvrElSpeedDpp = ( int16_t ) (( pHandle->PseudoFreqConv / wCaptBuf )*pHandle->Direction);
 8008358:	fbb1 f1f3 	udiv	r1, r1, r3
 800835c:	fb11 f102 	smulbb	r1, r1, r2
 8008360:	f8a0 10a4 	strh.w	r1, [r0, #164]	@ 0xa4
      pHandle->OVFCounter = 0u;
 8008364:	2300      	movs	r3, #0
 8008366:	f880 304e 	strb.w	r3, [r0, #78]	@ 0x4e
}
 800836a:	2000      	movs	r0, #0
 800836c:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if ( pHandle->RatioDec ) /* and don't decrease it again */
 800836e:	f890 104a 	ldrb.w	r1, [r0, #74]	@ 0x4a
 8008372:	b1a9      	cbz	r1, 80083a0 <HALL_TIMx_CC_IRQHandler+0x2e0>
          hAux = hPrscBuf + 2u;
 8008374:	1cb9      	adds	r1, r7, #2
          wCaptBuf *= hAux;
 8008376:	b289      	uxth	r1, r1
          pHandle->RatioDec = false;
 8008378:	f880 c04a 	strb.w	ip, [r0, #74]	@ 0x4a
          wCaptBuf *= hAux;
 800837c:	fb01 f303 	mul.w	r3, r1, r3
          pHandle->RatioDec = false;
 8008380:	e7bb      	b.n	80082fa <HALL_TIMx_CC_IRQHandler+0x23a>
 8008382:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
          if ( LL_TIM_GetPrescaler ( TIMx ) < pHandle->HALLMaxRatio ) /* Avoid OVF w/ very low freq */
 8008384:	f8b0 60ae 	ldrh.w	r6, [r0, #174]	@ 0xae
 8008388:	428e      	cmp	r6, r1
 800838a:	d9b2      	bls.n	80082f2 <HALL_TIMx_CC_IRQHandler+0x232>
 800838c:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
            LL_TIM_SetPrescaler ( TIMx, LL_TIM_GetPrescaler ( TIMx ) + 1 ); /* To avoid OVF during speed decrease */
 800838e:	3101      	adds	r1, #1
  WRITE_REG(TIMx->PSC, Prescaler);
 8008390:	62a1      	str	r1, [r4, #40]	@ 0x28
            pHandle->RatioInc = true;   /* new prsc value updated at next capture only */
 8008392:	2101      	movs	r1, #1
 8008394:	f880 104b 	strb.w	r1, [r0, #75]	@ 0x4b
 8008398:	e7ab      	b.n	80082f2 <HALL_TIMx_CC_IRQHandler+0x232>
            pHandle->AvrElSpeedDpp = 0;
 800839a:	f8a0 10a4 	strh.w	r1, [r0, #164]	@ 0xa4
 800839e:	e7e1      	b.n	8008364 <HALL_TIMx_CC_IRQHandler+0x2a4>
          if ( hHighSpeedCapture < LOW_RES_THRESHOLD ) /* If capture range correct */
 80083a0:	b2b6      	uxth	r6, r6
 80083a2:	f5b6 4faa 	cmp.w	r6, #21760	@ 0x5500
 80083a6:	d2a4      	bcs.n	80082f2 <HALL_TIMx_CC_IRQHandler+0x232>
  return (uint32_t)(READ_REG(TIMx->PSC));
 80083a8:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
            if ( LL_TIM_GetPrescaler ( TIMx ) > 0u ) /* or prescaler cannot be further reduced */
 80083aa:	2900      	cmp	r1, #0
 80083ac:	d0a1      	beq.n	80082f2 <HALL_TIMx_CC_IRQHandler+0x232>
 80083ae:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
              LL_TIM_SetPrescaler ( TIMx, LL_TIM_GetPrescaler ( TIMx ) - 1 ); /* Increase accuracy by decreasing prsc */
 80083b0:	3901      	subs	r1, #1
  WRITE_REG(TIMx->PSC, Prescaler);
 80083b2:	62a1      	str	r1, [r4, #40]	@ 0x28
              pHandle->RatioDec = true;
 80083b4:	2101      	movs	r1, #1
 80083b6:	f880 104a 	strb.w	r1, [r0, #74]	@ 0x4a
 80083ba:	e79a      	b.n	80082f2 <HALL_TIMx_CC_IRQHandler+0x232>
              pHandle->AvrElSpeedDpp = ( int16_t )((int32_t) pHandle->PseudoFreqConv / ( pHandle->ElPeriodSum / pHandle->SpeedBufferSize )); /* Average value */
 80083bc:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 80083c0:	fb93 f3f5 	sdiv	r3, r3, r5
 80083c4:	fb91 f1f3 	sdiv	r1, r1, r3
 80083c8:	f8a0 10a4 	strh.w	r1, [r0, #164]	@ 0xa4
 80083cc:	e7ca      	b.n	8008364 <HALL_TIMx_CC_IRQHandler+0x2a4>
        pHandle->SensorIsReliable = false;
 80083ce:	2300      	movs	r3, #0
 80083d0:	f880 3049 	strb.w	r3, [r0, #73]	@ 0x49
        break;
 80083d4:	e6c9      	b.n	800816a <HALL_TIMx_CC_IRQHandler+0xaa>
 80083d6:	bf00      	nop

080083d8 <HALL_TIMx_UP_IRQHandler>:
  if ( pHandle->SensorIsReliable )
 80083d8:	f890 3049 	ldrb.w	r3, [r0, #73]	@ 0x49
  TIM_TypeDef * TIMx = pHandle->TIMx;
 80083dc:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
  if ( pHandle->SensorIsReliable )
 80083de:	b1db      	cbz	r3, 8008418 <HALL_TIMx_UP_IRQHandler+0x40>
{
 80083e0:	b4f0      	push	{r4, r5, r6, r7}
    pHandle->OVFCounter++;
 80083e2:	f890 204e 	ldrb.w	r2, [r0, #78]	@ 0x4e
    hMaxTimerOverflow = ( uint16_t )( ( ( uint32_t )pHandle->HallTimeout * pHandle->OvfFreq )
 80083e6:	f8b0 30c0 	ldrh.w	r3, [r0, #192]	@ 0xc0
    pHandle->OVFCounter++;
 80083ea:	3201      	adds	r2, #1
 80083ec:	b2d2      	uxtb	r2, r2
 80083ee:	f880 204e 	strb.w	r2, [r0, #78]	@ 0x4e
    hMaxTimerOverflow = ( uint16_t )( ( ( uint32_t )pHandle->HallTimeout * pHandle->OvfFreq )
 80083f2:	f8b0 20c2 	ldrh.w	r2, [r0, #194]	@ 0xc2
  return (uint32_t)(READ_REG(TIMx->PSC));
 80083f6:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
    if ( pHandle->OVFCounter >= hMaxTimerOverflow )
 80083f8:	f890 104e 	ldrb.w	r1, [r0, #78]	@ 0x4e
    hMaxTimerOverflow = ( uint16_t )( ( ( uint32_t )pHandle->HallTimeout * pHandle->OvfFreq )
 80083fc:	fb02 f303 	mul.w	r3, r2, r3
                                      / ( ( LL_TIM_GetPrescaler ( TIMx ) + 1 ) * 1000u ) );
 8008400:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008404:	fb04 2202 	mla	r2, r4, r2, r2
 8008408:	fbb3 f3f2 	udiv	r3, r3, r2
    if ( pHandle->OVFCounter >= hMaxTimerOverflow )
 800840c:	b29b      	uxth	r3, r3
 800840e:	4299      	cmp	r1, r3
 8008410:	d204      	bcs.n	800841c <HALL_TIMx_UP_IRQHandler+0x44>
}
 8008412:	2000      	movs	r0, #0
 8008414:	bcf0      	pop	{r4, r5, r6, r7}
 8008416:	4770      	bx	lr
 8008418:	2000      	movs	r0, #0
 800841a:	4770      	bx	lr
  if ( pHandle->SensorPlacement == DEGREES_120 )
 800841c:	f890 7020 	ldrb.w	r7, [r0, #32]
    pHandle->HallState  = LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 2
 8008420:	6c05      	ldr	r5, [r0, #64]	@ 0x40
      pHandle->_Super.hElSpeedDpp = 0;
 8008422:	2300      	movs	r3, #0
 8008424:	81c3      	strh	r3, [r0, #14]
                          | LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) << 1
 8008426:	e9d0 620e 	ldrd	r6, r2, [r0, #56]	@ 0x38
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 800842a:	e9d0 410c 	ldrd	r4, r1, [r0, #48]	@ 0x30
    pHandle->HallState  = LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 2
 800842e:	6c43      	ldr	r3, [r0, #68]	@ 0x44
  if ( pHandle->SensorPlacement == DEGREES_120 )
 8008430:	b9ef      	cbnz	r7, 800846e <HALL_TIMx_UP_IRQHandler+0x96>
 8008432:	692d      	ldr	r5, [r5, #16]
 8008434:	43ab      	bics	r3, r5
 8008436:	6933      	ldr	r3, [r6, #16]
 8008438:	6924      	ldr	r4, [r4, #16]
 800843a:	bf0c      	ite	eq
 800843c:	2501      	moveq	r5, #1
 800843e:	2500      	movne	r5, #0
 8008440:	ea32 0303 	bics.w	r3, r2, r3
 8008444:	bf0c      	ite	eq
 8008446:	2301      	moveq	r3, #1
 8008448:	2300      	movne	r3, #0
                          | LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) << 1
 800844a:	005b      	lsls	r3, r3, #1
 800844c:	ea43 0385 	orr.w	r3, r3, r5, lsl #2
 8008450:	ea31 0404 	bics.w	r4, r1, r4
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 8008454:	bf08      	it	eq
 8008456:	f043 0301 	orreq.w	r3, r3, #1
  switch ( pHandle->HallState )
 800845a:	1e5a      	subs	r2, r3, #1
 800845c:	f880 30a6 	strb.w	r3, [r0, #166]	@ 0xa6
 8008460:	2a05      	cmp	r2, #5
 8008462:	d867      	bhi.n	8008534 <HALL_TIMx_UP_IRQHandler+0x15c>
 8008464:	e8df f002 	tbb	[pc, r2]
 8008468:	4a51585f 	.word	0x4a51585f
 800846c:	1b43      	.short	0x1b43
 800846e:	6936      	ldr	r6, [r6, #16]
 8008470:	692d      	ldr	r5, [r5, #16]
 8008472:	43ab      	bics	r3, r5
 8008474:	6923      	ldr	r3, [r4, #16]
 8008476:	bf0c      	ite	eq
 8008478:	2401      	moveq	r4, #1
 800847a:	2400      	movne	r4, #0
 800847c:	ea31 0303 	bics.w	r3, r1, r3
 8008480:	bf0c      	ite	eq
 8008482:	2301      	moveq	r3, #1
 8008484:	2300      	movne	r3, #0
 8008486:	ea32 0606 	bics.w	r6, r2, r6
 800848a:	bf0c      	ite	eq
 800848c:	2201      	moveq	r2, #1
 800848e:	2200      	movne	r2, #0
    pHandle->HallState  = ( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2
 8008490:	0092      	lsls	r2, r2, #2
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 8008492:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
    pHandle->HallState  = ( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2
 8008496:	f082 0204 	eor.w	r2, r2, #4
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 800849a:	4313      	orrs	r3, r2
 800849c:	e7dd      	b.n	800845a <HALL_TIMx_UP_IRQHandler+0x82>
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT -
 800849e:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 80084a0:	f5a3 537f 	sub.w	r3, r3, #16320	@ 0x3fc0
 80084a4:	3b3f      	subs	r3, #63	@ 0x3f
 80084a6:	b21b      	sxth	r3, r3
 80084a8:	8083      	strh	r3, [r0, #4]
      for ( bIndex = 0u; bIndex < pHandle->SpeedBufferSize; bIndex++ )
 80084aa:	f890 4026 	ldrb.w	r4, [r0, #38]	@ 0x26
      pHandle->ElPeriodSum =pHandle->MaxPeriod * pHandle->SpeedBufferSize;
 80084ae:	f8d0 20b8 	ldr.w	r2, [r0, #184]	@ 0xb8
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 80084b2:	f8a0 30aa 	strh.w	r3, [r0, #170]	@ 0xaa
      pHandle->OVFCounter = 0u;
 80084b6:	2100      	movs	r1, #0
 80084b8:	f880 104e 	strb.w	r1, [r0, #78]	@ 0x4e
      pHandle->FirstCapt = 0u;
 80084bc:	f880 104c 	strb.w	r1, [r0, #76]	@ 0x4c
      for ( bIndex = 0u; bIndex < pHandle->SpeedBufferSize; bIndex++ )
 80084c0:	b14c      	cbz	r4, 80084d6 <HALL_TIMx_UP_IRQHandler+0xfe>
 80084c2:	f100 034c 	add.w	r3, r0, #76	@ 0x4c
 80084c6:	eb03 0184 	add.w	r1, r3, r4, lsl #2
        pHandle->SensorPeriod[bIndex]  = pHandle->MaxPeriod;
 80084ca:	f843 2f04 	str.w	r2, [r3, #4]!
      for ( bIndex = 0u; bIndex < pHandle->SpeedBufferSize; bIndex++ )
 80084ce:	4299      	cmp	r1, r3
 80084d0:	d1fb      	bne.n	80084ca <HALL_TIMx_UP_IRQHandler+0xf2>
      pHandle->ElPeriodSum =pHandle->MaxPeriod * pHandle->SpeedBufferSize;
 80084d2:	fb02 f404 	mul.w	r4, r2, r4
      pHandle->BufferFilled = 0 ;
 80084d6:	2300      	movs	r3, #0
 80084d8:	f880 304d 	strb.w	r3, [r0, #77]	@ 0x4d
      pHandle->SpeedFIFOIdx = 0;
 80084dc:	f880 3098 	strb.w	r3, [r0, #152]	@ 0x98
      pHandle->ElPeriodSum =pHandle->MaxPeriod * pHandle->SpeedBufferSize;
 80084e0:	f8c0 409c 	str.w	r4, [r0, #156]	@ 0x9c
      pHandle->AvrElSpeedDpp = 0;
 80084e4:	f8a0 30a4 	strh.w	r3, [r0, #164]	@ 0xa4
}
 80084e8:	bcf0      	pop	{r4, r5, r6, r7}
 80084ea:	2000      	movs	r0, #0
 80084ec:	4770      	bx	lr
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT / 2 );
 80084ee:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 80084f0:	f503 53aa 	add.w	r3, r3, #5440	@ 0x1540
 80084f4:	3315      	adds	r3, #21
 80084f6:	b21b      	sxth	r3, r3
 80084f8:	8083      	strh	r3, [r0, #4]
      break;
 80084fa:	e7d6      	b.n	80084aa <HALL_TIMx_UP_IRQHandler+0xd2>
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT / 2 );
 80084fc:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 80084fe:	f5a3 53aa 	sub.w	r3, r3, #5440	@ 0x1540
 8008502:	3b15      	subs	r3, #21
 8008504:	b21b      	sxth	r3, r3
 8008506:	8083      	strh	r3, [r0, #4]
      break;
 8008508:	e7cf      	b.n	80084aa <HALL_TIMx_UP_IRQHandler+0xd2>
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT +
 800850a:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 800850c:	f503 43d5 	add.w	r3, r3, #27264	@ 0x6a80
 8008510:	332a      	adds	r3, #42	@ 0x2a
 8008512:	b21b      	sxth	r3, r3
 8008514:	8083      	strh	r3, [r0, #4]
      break;
 8008516:	e7c8      	b.n	80084aa <HALL_TIMx_UP_IRQHandler+0xd2>
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT -
 8008518:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 800851a:	f5a3 43d5 	sub.w	r3, r3, #27264	@ 0x6a80
 800851e:	3b2a      	subs	r3, #42	@ 0x2a
 8008520:	b21b      	sxth	r3, r3
 8008522:	8083      	strh	r3, [r0, #4]
      break;
 8008524:	e7c1      	b.n	80084aa <HALL_TIMx_UP_IRQHandler+0xd2>
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT +
 8008526:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 8008528:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 800852c:	333f      	adds	r3, #63	@ 0x3f
 800852e:	b21b      	sxth	r3, r3
 8008530:	8083      	strh	r3, [r0, #4]
      break;
 8008532:	e7ba      	b.n	80084aa <HALL_TIMx_UP_IRQHandler+0xd2>
      pHandle->SensorIsReliable = false;
 8008534:	2200      	movs	r2, #0
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8008536:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
      pHandle->SensorIsReliable = false;
 800853a:	f880 2049 	strb.w	r2, [r0, #73]	@ 0x49
      break;
 800853e:	e7b4      	b.n	80084aa <HALL_TIMx_UP_IRQHandler+0xd2>

08008540 <ICS_GetPhaseCurrents>:
__weak void ICS_GetPhaseCurrents( PWMC_Handle_t * pHdl, ab_t * pStator_Currents )
{
  int32_t aux;
  uint16_t reg;
  PWMC_ICS_Handle_t * pHandle = ( PWMC_ICS_Handle_t * ) pHdl;
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8008540:	6f03      	ldr	r3, [r0, #112]	@ 0x70
 8008542:	68da      	ldr	r2, [r3, #12]
  CLEAR_BIT(TIMx->CCER, Channels);
 8008544:	6a13      	ldr	r3, [r2, #32]
{
 8008546:	b510      	push	{r4, lr}
 8008548:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000

  /* disable ADC trigger */
  LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4);

  /* Ia = (hPhaseAOffset)-(PHASE_A_ADC_CHANNEL vale)  */
  reg = ( uint16_t )( ( ADC1->JDR1 ) << 1 );
 800854c:	4c1d      	ldr	r4, [pc, #116]	@ (80085c4 <ICS_GetPhaseCurrents+0x84>)
 800854e:	6213      	str	r3, [r2, #32]
 8008550:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
  aux = ( int32_t )( reg ) - ( int32_t )( pHandle->PhaseAOffset );
 8008552:	6dc4      	ldr	r4, [r0, #92]	@ 0x5c

  /* Saturation of Ia */
  if ( aux < -INT16_MAX )
 8008554:	4a1c      	ldr	r2, [pc, #112]	@ (80085c8 <ICS_GetPhaseCurrents+0x88>)
  reg = ( uint16_t )( ( ADC1->JDR1 ) << 1 );
 8008556:	005b      	lsls	r3, r3, #1
  aux = ( int32_t )( reg ) - ( int32_t )( pHandle->PhaseAOffset );
 8008558:	b29b      	uxth	r3, r3
 800855a:	1b1b      	subs	r3, r3, r4
  if ( aux < -INT16_MAX )
 800855c:	4293      	cmp	r3, r2
 800855e:	db06      	blt.n	800856e <ICS_GetPhaseCurrents+0x2e>
  {
    pStator_Currents->a = -INT16_MAX;
  }
  else  if ( aux > INT16_MAX )
 8008560:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008564:	db2a      	blt.n	80085bc <ICS_GetPhaseCurrents+0x7c>
 8008566:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 800856a:	469e      	mov	lr, r3
 800856c:	e002      	b.n	8008574 <ICS_GetPhaseCurrents+0x34>
 800856e:	f248 0301 	movw	r3, #32769	@ 0x8001
 8008572:	4696      	mov	lr, r2
  {
    pStator_Currents->a = ( int16_t )aux;
  }

  /* Ib = (hPhaseBOffset)-(PHASE_B_ADC_CHANNEL value) */
  reg = ( uint16_t )( ( ADC2->JDR1 ) << 1 );
 8008574:	4a15      	ldr	r2, [pc, #84]	@ (80085cc <ICS_GetPhaseCurrents+0x8c>)
  aux = ( int32_t )( reg ) - ( int32_t )( pHandle->PhaseBOffset );
 8008576:	6e04      	ldr	r4, [r0, #96]	@ 0x60
  reg = ( uint16_t )( ( ADC2->JDR1 ) << 1 );
 8008578:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
    pStator_Currents->a = -INT16_MAX;
 800857a:	f8a1 e000 	strh.w	lr, [r1]
  reg = ( uint16_t )( ( ADC2->JDR1 ) << 1 );
 800857e:	0052      	lsls	r2, r2, #1
  aux = ( int32_t )( reg ) - ( int32_t )( pHandle->PhaseBOffset );
 8008580:	b292      	uxth	r2, r2
 8008582:	1b12      	subs	r2, r2, r4

  /* Saturation of Ib */
  if ( aux < -INT16_MAX )
 8008584:	4c10      	ldr	r4, [pc, #64]	@ (80085c8 <ICS_GetPhaseCurrents+0x88>)
 8008586:	42a2      	cmp	r2, r4
 8008588:	db06      	blt.n	8008598 <ICS_GetPhaseCurrents+0x58>
  {
    pStator_Currents->b = -INT16_MAX;
  }
  else  if ( aux > INT16_MAX )
 800858a:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 800858e:	db11      	blt.n	80085b4 <ICS_GetPhaseCurrents+0x74>
 8008590:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8008594:	4694      	mov	ip, r2
 8008596:	e002      	b.n	800859e <ICS_GetPhaseCurrents+0x5e>
 8008598:	46a4      	mov	ip, r4
 800859a:	f248 0201 	movw	r2, #32769	@ 0x8001
    pStator_Currents->b = ( int16_t )aux;
  }

  pHandle->_Super.Ia = pStator_Currents->a;
  pHandle->_Super.Ib = pStator_Currents->b;
  pHandle->_Super.Ic = -pStator_Currents->a - pStator_Currents->b;
 800859e:	4413      	add	r3, r2
 80085a0:	425b      	negs	r3, r3
    pStator_Currents->b = -INT16_MAX;
 80085a2:	f8a1 c002 	strh.w	ip, [r1, #2]
  pHandle->_Super.Ia = pStator_Currents->a;
 80085a6:	f8a0 e048 	strh.w	lr, [r0, #72]	@ 0x48
  pHandle->_Super.Ib = pStator_Currents->b;
 80085aa:	f8a0 c04a 	strh.w	ip, [r0, #74]	@ 0x4a
  pHandle->_Super.Ic = -pStator_Currents->a - pStator_Currents->b;
 80085ae:	f8a0 304c 	strh.w	r3, [r0, #76]	@ 0x4c

}
 80085b2:	bd10      	pop	{r4, pc}
    pStator_Currents->b = ( int16_t )aux;
 80085b4:	fa0f fc82 	sxth.w	ip, r2
  pHandle->_Super.Ic = -pStator_Currents->a - pStator_Currents->b;
 80085b8:	b292      	uxth	r2, r2
 80085ba:	e7f0      	b.n	800859e <ICS_GetPhaseCurrents+0x5e>
    pStator_Currents->a = ( int16_t )aux;
 80085bc:	fa0f fe83 	sxth.w	lr, r3
  pHandle->_Super.Ic = -pStator_Currents->a - pStator_Currents->b;
 80085c0:	b29b      	uxth	r3, r3
 80085c2:	e7d7      	b.n	8008574 <ICS_GetPhaseCurrents+0x34>
 80085c4:	40012000 	.word	0x40012000
 80085c8:	ffff8001 	.word	0xffff8001
 80085cc:	40012100 	.word	0x40012100

080085d0 <ICS_HFCurrentsCalibration>:
* @retval Always returns {0,0} in ab_t format
*/
__weak void ICS_HFCurrentsCalibration( PWMC_Handle_t * pHdl, ab_t * pStator_Currents )
{
  PWMC_ICS_Handle_t * pHandle = ( PWMC_ICS_Handle_t * ) pHdl;
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80085d0:	6f03      	ldr	r3, [r0, #112]	@ 0x70
 80085d2:	68da      	ldr	r2, [r3, #12]
 80085d4:	6a13      	ldr	r3, [r2, #32]
 80085d6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80085da:	6213      	str	r3, [r2, #32]

  /* disable ADC trigger */
  LL_TIM_CC_DisableChannel( TIMx, LL_TIM_CHANNEL_CH4 );

  if ( pHandle->PolarizationCounter < NB_CONVERSIONS )
 80085dc:	f890 3066 	ldrb.w	r3, [r0, #102]	@ 0x66
 80085e0:	2b0f      	cmp	r3, #15
 80085e2:	d815      	bhi.n	8008610 <ICS_HFCurrentsCalibration+0x40>
  {
    pHandle->PhaseAOffset += ADC1->JDR1;
 80085e4:	4a0c      	ldr	r2, [pc, #48]	@ (8008618 <ICS_HFCurrentsCalibration+0x48>)
 80085e6:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
{
 80085e8:	b410      	push	{r4}
    pHandle->PhaseAOffset += ADC1->JDR1;
 80085ea:	6bd4      	ldr	r4, [r2, #60]	@ 0x3c
 80085ec:	4423      	add	r3, r4
 80085ee:	65c3      	str	r3, [r0, #92]	@ 0x5c
    pHandle->PhaseBOffset += ADC2->JDR1;
 80085f0:	f8d2 413c 	ldr.w	r4, [r2, #316]	@ 0x13c
    pHandle->PolarizationCounter++;
 80085f4:	f890 3066 	ldrb.w	r3, [r0, #102]	@ 0x66
    pHandle->PhaseBOffset += ADC2->JDR1;
 80085f8:	6e02      	ldr	r2, [r0, #96]	@ 0x60
    pHandle->PolarizationCounter++;
 80085fa:	3301      	adds	r3, #1
 80085fc:	b2db      	uxtb	r3, r3
    pHandle->PhaseBOffset += ADC2->JDR1;
 80085fe:	4422      	add	r2, r4
    pHandle->PolarizationCounter++;
 8008600:	f880 3066 	strb.w	r3, [r0, #102]	@ 0x66
  }

  /* during offset calibration no current is flowing in the phases */
  pStator_Currents->a = 0;
 8008604:	2300      	movs	r3, #0
    pHandle->PhaseBOffset += ADC2->JDR1;
 8008606:	6602      	str	r2, [r0, #96]	@ 0x60
  pStator_Currents->b = 0;
}
 8008608:	f85d 4b04 	ldr.w	r4, [sp], #4
  pStator_Currents->a = 0;
 800860c:	600b      	str	r3, [r1, #0]
}
 800860e:	4770      	bx	lr
  pStator_Currents->a = 0;
 8008610:	2300      	movs	r3, #0
 8008612:	600b      	str	r3, [r1, #0]
 8008614:	4770      	bx	lr
 8008616:	bf00      	nop
 8008618:	40012000 	.word	0x40012000

0800861c <ICS_Init>:
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 800861c:	6f01      	ldr	r1, [r0, #112]	@ 0x70
 800861e:	68cb      	ldr	r3, [r1, #12]
{
 8008620:	b410      	push	{r4}
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 8008622:	681a      	ldr	r2, [r3, #0]
 8008624:	f022 0201 	bic.w	r2, r2, #1
 8008628:	601a      	str	r2, [r3, #0]
    if ( ( pHandle->pParams_str->EmergencyStop ) != DISABLE )
 800862a:	f891 202c 	ldrb.w	r2, [r1, #44]	@ 0x2c
 800862e:	b132      	cbz	r2, 800863e <ICS_Init+0x22>
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 8008630:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008634:	611a      	str	r2, [r3, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_BIE);
 8008636:	68da      	ldr	r2, [r3, #12]
 8008638:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800863c:	60da      	str	r2, [r3, #12]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800863e:	695a      	ldr	r2, [r3, #20]
 8008640:	f042 0201 	orr.w	r2, r2, #1
 8008644:	615a      	str	r2, [r3, #20]
    if ( pHandle->pParams_str->FreqRatio == 2u )
 8008646:	790a      	ldrb	r2, [r1, #4]
 8008648:	2a02      	cmp	r2, #2
 800864a:	d030      	beq.n	80086ae <ICS_Init+0x92>
      if ( pHandle->pParams_str->InstanceNbr == 1u )
 800864c:	780a      	ldrb	r2, [r1, #0]
 800864e:	2a01      	cmp	r2, #1
 8008650:	d030      	beq.n	80086b4 <ICS_Init+0x98>
  SET_BIT(TIMx->CCER, Channels);
 8008652:	6a1a      	ldr	r2, [r3, #32]
    if ( pHandle->pParams_str->TIMx == TIM1 )
 8008654:	4922      	ldr	r1, [pc, #136]	@ (80086e0 <ICS_Init+0xc4>)
 8008656:	f442 62aa 	orr.w	r2, r2, #1360	@ 0x550
 800865a:	f042 0205 	orr.w	r2, r2, #5
 800865e:	428b      	cmp	r3, r1
 8008660:	621a      	str	r2, [r3, #32]
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
{
  SET_BIT(DBGMCU->APB2FZ, Periphs);
 8008662:	4a20      	ldr	r2, [pc, #128]	@ (80086e4 <ICS_Init+0xc8>)
 8008664:	d02b      	beq.n	80086be <ICS_Init+0xa2>
 8008666:	68d3      	ldr	r3, [r2, #12]
 8008668:	f043 0302 	orr.w	r3, r3, #2
 800866c:	f44f 11f0 	mov.w	r1, #1966080	@ 0x1e0000
 8008670:	60d3      	str	r3, [r2, #12]
  SET_BIT(ADCx->CR2, ADC_CR2_ADON);
 8008672:	4b1d      	ldr	r3, [pc, #116]	@ (80086e8 <ICS_Init+0xcc>)
      pHandle->ADCTriggerSet = LL_ADC_INJ_TRIG_EXT_TIM1_CH4;
 8008674:	6681      	str	r1, [r0, #104]	@ 0x68
 8008676:	689a      	ldr	r2, [r3, #8]
 8008678:	491c      	ldr	r1, [pc, #112]	@ (80086ec <ICS_Init+0xd0>)
 800867a:	f042 0201 	orr.w	r2, r2, #1
 800867e:	609a      	str	r2, [r3, #8]
 8008680:	688a      	ldr	r2, [r1, #8]
 8008682:	f042 0201 	orr.w	r2, r2, #1
 8008686:	608a      	str	r2, [r1, #8]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8008688:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_JEOS);
 800868a:	f06f 0404 	mvn.w	r4, #4
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 800868e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8008692:	62da      	str	r2, [r3, #44]	@ 0x2c
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_JEOS);
 8008694:	601c      	str	r4, [r3, #0]
  SET_BIT(ADCx->CR1, LL_ADC_IT_JEOS);
 8008696:	685a      	ldr	r2, [r3, #4]
}
 8008698:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->OverCurrentFlag = false;
 800869c:	2100      	movs	r1, #0
 800869e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80086a2:	605a      	str	r2, [r3, #4]
 80086a4:	f880 106c 	strb.w	r1, [r0, #108]	@ 0x6c
    pHandle->_Super.DTTest = 0u;
 80086a8:	f8a0 104e 	strh.w	r1, [r0, #78]	@ 0x4e
}
 80086ac:	4770      	bx	lr
      if ( pHandle->pParams_str->IsHigherFreqTim == HIGHER_FREQ )
 80086ae:	794a      	ldrb	r2, [r1, #5]
 80086b0:	2a01      	cmp	r2, #1
 80086b2:	d00b      	beq.n	80086cc <ICS_Init+0xb0>
        LL_TIM_SetCounter( TIMx, ( uint32_t )( pHandle->Half_PWMPeriod ) - 1u );
 80086b4:	f8b0 2064 	ldrh.w	r2, [r0, #100]	@ 0x64
 80086b8:	3a01      	subs	r2, #1
  WRITE_REG(TIMx->CNT, Counter);
 80086ba:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80086bc:	e7c9      	b.n	8008652 <ICS_Init+0x36>
 80086be:	68d3      	ldr	r3, [r2, #12]
 80086c0:	f043 0301 	orr.w	r3, r3, #1
 80086c4:	f44f 1180 	mov.w	r1, #1048576	@ 0x100000
 80086c8:	60d3      	str	r3, [r2, #12]
      pHandle->ADCTriggerSet = LL_ADC_INJ_TRIG_EXT_TIM1_CH4;
 80086ca:	e7d2      	b.n	8008672 <ICS_Init+0x56>
        if ( pHandle->pParams_str->RepetitionCounter == 3u )
 80086cc:	7a09      	ldrb	r1, [r1, #8]
 80086ce:	2903      	cmp	r1, #3
 80086d0:	d1f0      	bne.n	80086b4 <ICS_Init+0x98>
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80086d2:	631a      	str	r2, [r3, #48]	@ 0x30
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80086d4:	695a      	ldr	r2, [r3, #20]
 80086d6:	f042 0201 	orr.w	r2, r2, #1
 80086da:	615a      	str	r2, [r3, #20]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80086dc:	6319      	str	r1, [r3, #48]	@ 0x30
}
 80086de:	e7e9      	b.n	80086b4 <ICS_Init+0x98>
 80086e0:	40010000 	.word	0x40010000
 80086e4:	e0042000 	.word	0xe0042000
 80086e8:	40012000 	.word	0x40012000
 80086ec:	40012100 	.word	0x40012100

080086f0 <ICS_TurnOnLowSides>:
  * @param pHdl ICS F4xx PWM Current Feedback Handle
  */
__weak void ICS_TurnOnLowSides( PWMC_Handle_t * pHdl )
{
  PWMC_ICS_Handle_t * pHandle = ( PWMC_ICS_Handle_t * ) pHdl;
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80086f0:	6f01      	ldr	r1, [r0, #112]	@ 0x70

  pHandle->_Super.TurnOnLowSidesAction = true;
 80086f2:	f04f 0c01 	mov.w	ip, #1
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80086f6:	68ca      	ldr	r2, [r1, #12]
  pHandle->_Super.TurnOnLowSidesAction = true;
 80086f8:	f880 c042 	strb.w	ip, [r0, #66]	@ 0x42
  WRITE_REG(TIMx->CCR1, CompareValue);
 80086fc:	2300      	movs	r3, #0
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80086fe:	f06f 0001 	mvn.w	r0, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008702:	6353      	str	r3, [r2, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008704:	6393      	str	r3, [r2, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8008706:	63d3      	str	r3, [r2, #60]	@ 0x3c
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8008708:	6110      	str	r0, [r2, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800870a:	6913      	ldr	r3, [r2, #16]
 800870c:	07db      	lsls	r3, r3, #31
 800870e:	d5fc      	bpl.n	800870a <ICS_TurnOnLowSides+0x1a>
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8008710:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 8008712:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008716:	6453      	str	r3, [r2, #68]	@ 0x44
  LL_TIM_ClearFlag_UPDATE( TIMx );
  while ( LL_TIM_IsActiveFlag_UPDATE( TIMx ) == RESET ) ;

  /* Main PWM Output Enable */
  LL_TIM_EnableAllOutputs( TIMx );
  if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 8008718:	7c0b      	ldrb	r3, [r1, #16]
 800871a:	2b02      	cmp	r3, #2
 800871c:	d000      	beq.n	8008720 <ICS_TurnOnLowSides+0x30>
 800871e:	4770      	bx	lr
  {
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 8008720:	694a      	ldr	r2, [r1, #20]
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 8008722:	69c8      	ldr	r0, [r1, #28]
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 8008724:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
{
 8008726:	b410      	push	{r4}
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 8008728:	698c      	ldr	r4, [r1, #24]
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BSRR, PinMask);
 800872a:	6194      	str	r4, [r2, #24]
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 800872c:	6a0c      	ldr	r4, [r1, #32]
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 800872e:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 8008730:	6184      	str	r4, [r0, #24]
  }
}
 8008732:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008736:	619a      	str	r2, [r3, #24]
 8008738:	4770      	bx	lr
 800873a:	bf00      	nop

0800873c <ICS_SwitchOnPWM>:
* @param pHdl ICS F4xx PWM Current Feedback Handle
*/
__weak void ICS_SwitchOnPWM( PWMC_Handle_t * pHdl )
{
  PWMC_ICS_Handle_t * pHandle = ( PWMC_ICS_Handle_t * ) pHdl;
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 800873c:	6f01      	ldr	r1, [r0, #112]	@ 0x70

  pHandle->_Super.TurnOnLowSidesAction = false;

  /* Set all duty to 50% */
  LL_TIM_OC_SetCompareCH1(TIMx, (uint32_t)(pHandle->Half_PWMPeriod  >> 1));
 800873e:	f8b0 2064 	ldrh.w	r2, [r0, #100]	@ 0x64
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8008742:	68cb      	ldr	r3, [r1, #12]
  pHandle->_Super.TurnOnLowSidesAction = false;
 8008744:	f04f 0c00 	mov.w	ip, #0
{
 8008748:	b5f0      	push	{r4, r5, r6, r7, lr}
  pHandle->_Super.TurnOnLowSidesAction = false;
 800874a:	f880 c042 	strb.w	ip, [r0, #66]	@ 0x42
  LL_TIM_OC_SetCompareCH1(TIMx, (uint32_t)(pHandle->Half_PWMPeriod  >> 1));
 800874e:	0850      	lsrs	r0, r2, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008750:	6358      	str	r0, [r3, #52]	@ 0x34
  LL_TIM_OC_SetCompareCH2(TIMx, (uint32_t)(pHandle->Half_PWMPeriod  >> 1));
  LL_TIM_OC_SetCompareCH3(TIMx, (uint32_t)(pHandle->Half_PWMPeriod  >> 1));
  LL_TIM_OC_SetCompareCH4(TIMx, (uint32_t)(pHandle->Half_PWMPeriod - 5u));
 8008752:	3a05      	subs	r2, #5
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008754:	6398      	str	r0, [r3, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8008756:	63d8      	str	r0, [r3, #60]	@ 0x3c
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8008758:	f06f 0001 	mvn.w	r0, #1
  WRITE_REG(TIMx->CCR4, CompareValue);
 800875c:	641a      	str	r2, [r3, #64]	@ 0x40
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800875e:	6118      	str	r0, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8008760:	691a      	ldr	r2, [r3, #16]
 8008762:	07d2      	lsls	r2, r2, #31
 8008764:	d5fc      	bpl.n	8008760 <ICS_SwitchOnPWM+0x24>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8008766:	f06f 0201 	mvn.w	r2, #1
 800876a:	611a      	str	r2, [r3, #16]
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800876c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800876e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008772:	645a      	str	r2, [r3, #68]	@ 0x44
  LL_TIM_ClearFlag_UPDATE( TIMx );

  /* Main PWM Output Enable */
  LL_TIM_EnableAllOutputs( TIMx );

  if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 8008774:	7c0a      	ldrb	r2, [r1, #16]
 8008776:	2a02      	cmp	r2, #2
 8008778:	d007      	beq.n	800878a <ICS_SwitchOnPWM+0x4e>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800877a:	f06f 0201 	mvn.w	r2, #1
 800877e:	611a      	str	r2, [r3, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8008780:	68da      	ldr	r2, [r3, #12]
 8008782:	f042 0201 	orr.w	r2, r2, #1
 8008786:	60da      	str	r2, [r3, #12]
  /* Clear Update Flag */
  LL_TIM_ClearFlag_UPDATE( TIMx );
  /* Enable Update IRQ */
  LL_TIM_EnableIT_UPDATE( TIMx );

}
 8008788:	bdf0      	pop	{r4, r5, r6, r7, pc}
  return ((READ_BIT(TIMx->CCER, Channels) == (Channels)) ? 1UL : 0UL);
 800878a:	6a1d      	ldr	r5, [r3, #32]
 800878c:	f240 5c55 	movw	ip, #1365	@ 0x555
 8008790:	ea3c 0c05 	bics.w	ip, ip, r5
      LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 8008794:	e9d1 e405 	ldrd	lr, r4, [r1, #20]
      LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 8008798:	e9d1 7007 	ldrd	r7, r0, [r1, #28]
      LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 800879c:	e9d1 6209 	ldrd	r6, r2, [r1, #36]	@ 0x24
 80087a0:	d007      	beq.n	80087b2 <ICS_SwitchOnPWM+0x76>
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80087a2:	0424      	lsls	r4, r4, #16
 80087a4:	0400      	lsls	r0, r0, #16
 80087a6:	0412      	lsls	r2, r2, #16
 80087a8:	f8ce 4018 	str.w	r4, [lr, #24]
 80087ac:	61b8      	str	r0, [r7, #24]
 80087ae:	61b2      	str	r2, [r6, #24]
}
 80087b0:	e7e3      	b.n	800877a <ICS_SwitchOnPWM+0x3e>
  WRITE_REG(GPIOx->BSRR, PinMask);
 80087b2:	f8ce 4018 	str.w	r4, [lr, #24]
 80087b6:	61b8      	str	r0, [r7, #24]
 80087b8:	61b2      	str	r2, [r6, #24]
}
 80087ba:	e7de      	b.n	800877a <ICS_SwitchOnPWM+0x3e>

080087bc <ICS_SwitchOffPWM>:
* @param pHdl ICS F4xx PWM Current Feedback Handle
*/
__weak void ICS_SwitchOffPWM( PWMC_Handle_t * pHdl )
{
  PWMC_ICS_Handle_t * pHandle = ( PWMC_ICS_Handle_t * ) pHdl;
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80087bc:	6f03      	ldr	r3, [r0, #112]	@ 0x70
 80087be:	68da      	ldr	r2, [r3, #12]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 80087c0:	68d1      	ldr	r1, [r2, #12]
 80087c2:	f021 0101 	bic.w	r1, r1, #1
 80087c6:	60d1      	str	r1, [r2, #12]
  CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 80087c8:	6c51      	ldr	r1, [r2, #68]	@ 0x44

  /* Disable UPDATE ISR */
  LL_TIM_DisableIT_UPDATE( TIMx );

  pHandle->_Super.TurnOnLowSidesAction = false;
 80087ca:	f04f 0c00 	mov.w	ip, #0
 80087ce:	f421 4100 	bic.w	r1, r1, #32768	@ 0x8000
 80087d2:	f880 c042 	strb.w	ip, [r0, #66]	@ 0x42
 80087d6:	6451      	str	r1, [r2, #68]	@ 0x44

  /* Main PWM Output Disable */
  LL_TIM_DisableAllOutputs(TIMx);

  if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 80087d8:	7c19      	ldrb	r1, [r3, #16]
 80087da:	2902      	cmp	r1, #2
 80087dc:	d009      	beq.n	80087f2 <ICS_SwitchOffPWM+0x36>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80087de:	f06f 0301 	mvn.w	r3, #1
 80087e2:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80087e4:	6913      	ldr	r3, [r2, #16]
 80087e6:	07db      	lsls	r3, r3, #31
 80087e8:	d5fc      	bpl.n	80087e4 <ICS_SwitchOffPWM+0x28>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80087ea:	f06f 0301 	mvn.w	r3, #1
 80087ee:	6113      	str	r3, [r2, #16]
 80087f0:	4770      	bx	lr
{
 80087f2:	b430      	push	{r4, r5}
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80087f4:	699c      	ldr	r4, [r3, #24]
  {
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 80087f6:	695d      	ldr	r5, [r3, #20]
 80087f8:	6a18      	ldr	r0, [r3, #32]
 80087fa:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 80087fc:	0424      	lsls	r4, r4, #16
 80087fe:	61ac      	str	r4, [r5, #24]
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 8008800:	69dd      	ldr	r5, [r3, #28]
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 8008802:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8008804:	0400      	lsls	r0, r0, #16
 8008806:	0409      	lsls	r1, r1, #16
 8008808:	f06f 0301 	mvn.w	r3, #1
 800880c:	61a8      	str	r0, [r5, #24]
 800880e:	61a1      	str	r1, [r4, #24]
 8008810:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8008812:	6913      	ldr	r3, [r2, #16]
 8008814:	07d9      	lsls	r1, r3, #31
 8008816:	d5fc      	bpl.n	8008812 <ICS_SwitchOffPWM+0x56>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8008818:	f06f 0301 	mvn.w	r3, #1
  {}
  /* Clear Update Flag */
  LL_TIM_ClearFlag_UPDATE( TIMx );

  return;
}
 800881c:	bc30      	pop	{r4, r5}
 800881e:	6113      	str	r3, [r2, #16]
 8008820:	4770      	bx	lr
 8008822:	bf00      	nop

08008824 <ICS_CurrentReadingCalibration>:
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8008824:	6f02      	ldr	r2, [r0, #112]	@ 0x70
{
 8008826:	b538      	push	{r3, r4, r5, lr}
  pHandle->PhaseAOffset = 0u;
 8008828:	2300      	movs	r3, #0
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 800882a:	68d4      	ldr	r4, [r2, #12]
  pHandle->PolarizationCounter = 0u;
 800882c:	f880 3066 	strb.w	r3, [r0, #102]	@ 0x66
  pHandle->PhaseAOffset = 0u;
 8008830:	e9c0 3317 	strd	r3, r3, [r0, #92]	@ 0x5c
  CLEAR_BIT(TIMx->CCER, Channels);
 8008834:	6a23      	ldr	r3, [r4, #32]
  pHandle->_Super.pFctGetPhaseCurrents = &ICS_HFCurrentsCalibration;
 8008836:	4a21      	ldr	r2, [pc, #132]	@ (80088bc <ICS_CurrentReadingCalibration+0x98>)
 8008838:	f423 63aa 	bic.w	r3, r3, #1360	@ 0x550
{
 800883c:	4605      	mov	r5, r0
 800883e:	f023 0305 	bic.w	r3, r3, #5
 8008842:	6223      	str	r3, [r4, #32]
  pHandle->_Super.pFctGetPhaseCurrents = &ICS_HFCurrentsCalibration;
 8008844:	6042      	str	r2, [r0, #4]
  ICS_SwitchOnPWM( &pHandle->_Super );
 8008846:	f7ff ff79 	bl	800873c <ICS_SwitchOnPWM>
  						  pHandle->pParams_str->RepetitionCounter,
 800884a:	6f2a      	ldr	r2, [r5, #112]	@ 0x70
  waitForPolarizationEnd( TIMx,
 800884c:	f105 0366 	add.w	r3, r5, #102	@ 0x66
 8008850:	7a12      	ldrb	r2, [r2, #8]
 8008852:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 8008856:	4620      	mov	r0, r4
 8008858:	f000 fa04 	bl	8008c64 <waitForPolarizationEnd>
  ICS_SwitchOffPWM( &pHandle->_Super );
 800885c:	4628      	mov	r0, r5
 800885e:	f7ff ffad 	bl	80087bc <ICS_SwitchOffPWM>
  pHandle->PhaseBOffset >>= 3;
 8008862:	e9d5 2317 	ldrd	r2, r3, [r5, #92]	@ 0x5c
  pHandle->PhaseAOffset >>= 3;
 8008866:	08d2      	lsrs	r2, r2, #3
  pHandle->PhaseBOffset >>= 3;
 8008868:	08db      	lsrs	r3, r3, #3
 800886a:	e9c5 2317 	strd	r2, r3, [r5, #92]	@ 0x5c
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800886e:	69a2      	ldr	r2, [r4, #24]
  LL_TIM_OC_SetCompareCH1( TIMx, pHandle->Half_PWMPeriod );
 8008870:	f8b5 3064 	ldrh.w	r3, [r5, #100]	@ 0x64
 8008874:	f022 0208 	bic.w	r2, r2, #8
 8008878:	61a2      	str	r2, [r4, #24]
 800887a:	69a2      	ldr	r2, [r4, #24]
 800887c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008880:	61a2      	str	r2, [r4, #24]
 8008882:	69e2      	ldr	r2, [r4, #28]
 8008884:	f022 0208 	bic.w	r2, r2, #8
 8008888:	61e2      	str	r2, [r4, #28]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800888a:	6363      	str	r3, [r4, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 800888c:	63a3      	str	r3, [r4, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 800888e:	63e3      	str	r3, [r4, #60]	@ 0x3c
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8008890:	69a3      	ldr	r3, [r4, #24]
  pHandle->_Super.pFctGetPhaseCurrents = &ICS_GetPhaseCurrents;
 8008892:	4a0b      	ldr	r2, [pc, #44]	@ (80088c0 <ICS_CurrentReadingCalibration+0x9c>)
 8008894:	f043 0308 	orr.w	r3, r3, #8
 8008898:	61a3      	str	r3, [r4, #24]
 800889a:	69a3      	ldr	r3, [r4, #24]
 800889c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80088a0:	61a3      	str	r3, [r4, #24]
 80088a2:	69e3      	ldr	r3, [r4, #28]
 80088a4:	f043 0308 	orr.w	r3, r3, #8
 80088a8:	61e3      	str	r3, [r4, #28]
  SET_BIT(TIMx->CCER, Channels);
 80088aa:	6a23      	ldr	r3, [r4, #32]
 80088ac:	f443 63aa 	orr.w	r3, r3, #1360	@ 0x550
 80088b0:	f043 0305 	orr.w	r3, r3, #5
 80088b4:	6223      	str	r3, [r4, #32]
 80088b6:	606a      	str	r2, [r5, #4]
}
 80088b8:	bd38      	pop	{r3, r4, r5, pc}
 80088ba:	bf00      	nop
 80088bc:	080085d1 	.word	0x080085d1
 80088c0:	08008541 	.word	0x08008541

080088c4 <ICS_WriteTIMRegisters>:
*/
__weak uint16_t ICS_WriteTIMRegisters( PWMC_Handle_t * pHdl )
{
  uint16_t aux;
  PWMC_ICS_Handle_t * pHandle = ( PWMC_ICS_Handle_t * ) pHdl;
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80088c4:	6f03      	ldr	r3, [r0, #112]	@ 0x70

  LL_TIM_OC_SetCompareCH1( TIMx, pHandle->_Super.CntPhA );
  LL_TIM_OC_SetCompareCH2( TIMx, pHandle->_Super.CntPhB );
 80088c6:	8e81      	ldrh	r1, [r0, #52]	@ 0x34
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80088c8:	68db      	ldr	r3, [r3, #12]
  LL_TIM_OC_SetCompareCH3( TIMx, pHandle->_Super.CntPhC );
 80088ca:	8ec2      	ldrh	r2, [r0, #54]	@ 0x36
{
 80088cc:	b410      	push	{r4}
  LL_TIM_OC_SetCompareCH1( TIMx, pHandle->_Super.CntPhA );
 80088ce:	8e44      	ldrh	r4, [r0, #50]	@ 0x32
  WRITE_REG(TIMx->CCR1, CompareValue);
 80088d0:	635c      	str	r4, [r3, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 80088d2:	6399      	str	r1, [r3, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 80088d4:	63da      	str	r2, [r3, #60]	@ 0x3c
  return ((READ_BIT(TIMx->CCER, Channels) == (Channels)) ? 1UL : 0UL);
 80088d6:	6a18      	ldr	r0, [r3, #32]
  else
  {
    aux = MC_NO_ERROR;
  }
  return aux;
}
 80088d8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80088dc:	f3c0 3000 	ubfx	r0, r0, #12, #1
 80088e0:	4770      	bx	lr
 80088e2:	bf00      	nop

080088e4 <ICS_TIMx_UP_IRQHandler>:
__weak void * ICS_TIMx_UP_IRQHandler( PWMC_ICS_Handle_t * pHandle )
{
  uint32_t adcinjflags;
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;

  adcinjflags = ( ADC1->SR ) & ADC_SR_MASK;
 80088e4:	4922      	ldr	r1, [pc, #136]	@ (8008970 <ICS_TIMx_UP_IRQHandler+0x8c>)
 80088e6:	680b      	ldr	r3, [r1, #0]
{
 80088e8:	b470      	push	{r4, r5, r6}
  adcinjflags = ( ADC1->SR ) & ADC_SR_MASK;
 80088ea:	f003 030c 	and.w	r3, r3, #12
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80088ee:	6f04      	ldr	r4, [r0, #112]	@ 0x70

  if ( adcinjflags == CONV_STARTED )
 80088f0:	2b08      	cmp	r3, #8
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80088f2:	68e2      	ldr	r2, [r4, #12]
  if ( adcinjflags == CONV_STARTED )
 80088f4:	d026      	beq.n	8008944 <ICS_TIMx_UP_IRQHandler+0x60>
    {
      adcinjflags = ( ADC1-> SR ) & ADC_SR_MASK;
    }
    while ( adcinjflags != CONV_FINISHED );
  }
  else if ( adcinjflags == FLAGS_CLEARED )
 80088f6:	b94b      	cbnz	r3, 800890c <ICS_TIMx_UP_IRQHandler+0x28>
  {
    while ( ( TIMx->CNT ) < ( pHandle->pParams_str->Tw ) )
 80088f8:	8861      	ldrh	r1, [r4, #2]
 80088fa:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 80088fc:	428b      	cmp	r3, r1
 80088fe:	d3fc      	bcc.n	80088fa <ICS_TIMx_UP_IRQHandler+0x16>
    {}
    adcinjflags = ( ADC1-> SR ) & ADC_SR_MASK;
 8008900:	491b      	ldr	r1, [pc, #108]	@ (8008970 <ICS_TIMx_UP_IRQHandler+0x8c>)
 8008902:	680b      	ldr	r3, [r1, #0]
 8008904:	f003 030c 	and.w	r3, r3, #12

    if ( adcinjflags == CONV_STARTED )
 8008908:	2b08      	cmp	r3, #8
 800890a:	d026      	beq.n	800895a <ICS_TIMx_UP_IRQHandler+0x76>
  MODIFY_REG(ADCx->CR2, ADC_CR2_JEXTSEL, (TriggerSource & ADC_CR2_JEXTSEL));
 800890c:	4e18      	ldr	r6, [pc, #96]	@ (8008970 <ICS_TIMx_UP_IRQHandler+0x8c>)
 800890e:	6e81      	ldr	r1, [r0, #104]	@ 0x68
 8008910:	68b3      	ldr	r3, [r6, #8]
 8008912:	4d18      	ldr	r5, [pc, #96]	@ (8008974 <ICS_TIMx_UP_IRQHandler+0x90>)
 8008914:	f401 2170 	and.w	r1, r1, #983040	@ 0xf0000
 8008918:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 800891c:	430b      	orrs	r3, r1
 800891e:	60b3      	str	r3, [r6, #8]
 8008920:	68ab      	ldr	r3, [r5, #8]
 8008922:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 8008926:	430b      	orrs	r3, r1
 8008928:	60ab      	str	r3, [r5, #8]
  /* It re-initilize AD converter in run time when using dual MC */
  LL_ADC_INJ_SetTriggerSource(ADC1, pHandle->ADCTriggerSet);
  LL_ADC_INJ_SetTriggerSource(ADC2, pHandle->ADCTriggerSet);

  /* Change channels keeping equal to 1 element the sequencer lenght */
  ADC1->JSQR = ( uint32_t )( pHandle->pParams_str->IaChannel ) << 15;
 800892a:	79a3      	ldrb	r3, [r4, #6]
 800892c:	03db      	lsls	r3, r3, #15
 800892e:	63b3      	str	r3, [r6, #56]	@ 0x38
  ADC2->JSQR = ( uint32_t )( pHandle->pParams_str->IbChannel ) << 15;
 8008930:	79e3      	ldrb	r3, [r4, #7]
 8008932:	03db      	lsls	r3, r3, #15
 8008934:	63ab      	str	r3, [r5, #56]	@ 0x38
  SET_BIT(TIMx->CCER, Channels);
 8008936:	6a13      	ldr	r3, [r2, #32]
 8008938:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000

  LL_TIM_CC_EnableChannel( TIMx, LL_TIM_CHANNEL_CH4 );

  return &( pHandle->_Super.Motor );
}
 800893c:	3046      	adds	r0, #70	@ 0x46
 800893e:	bc70      	pop	{r4, r5, r6}
 8008940:	6213      	str	r3, [r2, #32]
 8008942:	4770      	bx	lr
      adcinjflags = ( ADC1-> SR ) & ADC_SR_MASK;
 8008944:	680b      	ldr	r3, [r1, #0]
 8008946:	f003 030c 	and.w	r3, r3, #12
    while ( adcinjflags != CONV_FINISHED );
 800894a:	2b0c      	cmp	r3, #12
 800894c:	d0de      	beq.n	800890c <ICS_TIMx_UP_IRQHandler+0x28>
      adcinjflags = ( ADC1-> SR ) & ADC_SR_MASK;
 800894e:	680b      	ldr	r3, [r1, #0]
 8008950:	f003 030c 	and.w	r3, r3, #12
    while ( adcinjflags != CONV_FINISHED );
 8008954:	2b0c      	cmp	r3, #12
 8008956:	d1f5      	bne.n	8008944 <ICS_TIMx_UP_IRQHandler+0x60>
 8008958:	e7d8      	b.n	800890c <ICS_TIMx_UP_IRQHandler+0x28>
        adcinjflags = ( ADC1-> SR ) & ADC_SR_MASK;
 800895a:	680b      	ldr	r3, [r1, #0]
 800895c:	f003 030c 	and.w	r3, r3, #12
      while ( adcinjflags != CONV_FINISHED );
 8008960:	2b0c      	cmp	r3, #12
 8008962:	d0d3      	beq.n	800890c <ICS_TIMx_UP_IRQHandler+0x28>
        adcinjflags = ( ADC1-> SR ) & ADC_SR_MASK;
 8008964:	680b      	ldr	r3, [r1, #0]
 8008966:	f003 030c 	and.w	r3, r3, #12
      while ( adcinjflags != CONV_FINISHED );
 800896a:	2b0c      	cmp	r3, #12
 800896c:	d1f5      	bne.n	800895a <ICS_TIMx_UP_IRQHandler+0x76>
 800896e:	e7cd      	b.n	800890c <ICS_TIMx_UP_IRQHandler+0x28>
 8008970:	40012000 	.word	0x40012000
 8008974:	40012100 	.word	0x40012100

08008978 <ICS_BRK_IRQHandler>:
 * @retval none
 */
__weak void * ICS_BRK_IRQHandler( PWMC_ICS_Handle_t * pHandle )
{

  if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 8008978:	6f03      	ldr	r3, [r0, #112]	@ 0x70
 800897a:	7c1a      	ldrb	r2, [r3, #16]
 800897c:	2a02      	cmp	r2, #2
 800897e:	d004      	beq.n	800898a <ICS_BRK_IRQHandler+0x12>
  {
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
  }
  pHandle->OverCurrentFlag = true;
 8008980:	2301      	movs	r3, #1
 8008982:	f880 306c 	strb.w	r3, [r0, #108]	@ 0x6c

  return &( pHandle->_Super.Motor );
}
 8008986:	3046      	adds	r0, #70	@ 0x46
 8008988:	4770      	bx	lr
{
 800898a:	b430      	push	{r4, r5}
 800898c:	699c      	ldr	r4, [r3, #24]
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 800898e:	695d      	ldr	r5, [r3, #20]
 8008990:	6a19      	ldr	r1, [r3, #32]
 8008992:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008994:	0424      	lsls	r4, r4, #16
 8008996:	61ac      	str	r4, [r5, #24]
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 8008998:	69dd      	ldr	r5, [r3, #28]
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 800899a:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800899c:	0409      	lsls	r1, r1, #16
 800899e:	0412      	lsls	r2, r2, #16
  pHandle->OverCurrentFlag = true;
 80089a0:	2301      	movs	r3, #1
 80089a2:	61a9      	str	r1, [r5, #24]
}
 80089a4:	3046      	adds	r0, #70	@ 0x46
 80089a6:	61a2      	str	r2, [r4, #24]
  pHandle->OverCurrentFlag = true;
 80089a8:	f880 3026 	strb.w	r3, [r0, #38]	@ 0x26
}
 80089ac:	bc30      	pop	{r4, r5}
 80089ae:	4770      	bx	lr

080089b0 <ICS_IsOverCurrentOccurred>:
__weak uint16_t ICS_IsOverCurrentOccurred( PWMC_Handle_t * pHdl )
{
  PWMC_ICS_Handle_t * pHandle = ( PWMC_ICS_Handle_t * ) pHdl;
  uint16_t retval = MC_NO_FAULTS;

  if ( pHandle->OverCurrentFlag == true )
 80089b0:	f890 306c 	ldrb.w	r3, [r0, #108]	@ 0x6c
 80089b4:	b90b      	cbnz	r3, 80089ba <ICS_IsOverCurrentOccurred+0xa>
  uint16_t retval = MC_NO_FAULTS;
 80089b6:	4618      	mov	r0, r3
  {
    retval = MC_BREAK_IN;
    pHandle->OverCurrentFlag = false;
  }
  return retval;
}
 80089b8:	4770      	bx	lr
    pHandle->OverCurrentFlag = false;
 80089ba:	2300      	movs	r3, #0
 80089bc:	f880 306c 	strb.w	r3, [r0, #108]	@ 0x6c
    retval = MC_BREAK_IN;
 80089c0:	2040      	movs	r0, #64	@ 0x40
 80089c2:	4770      	bx	lr

080089c4 <MPM_Clear>:
  *         measurement buffer and initialize the index.
  * @param power handle.
  * @retval none.
  */
__weak void MPM_Clear( MotorPowMeas_Handle_t * pHandle )
{
 80089c4:	b510      	push	{r4, lr}
  uint16_t i;
  for ( i = 0u; i < MPM_BUFFER_LENGHT; i++ )
  {
    pHandle->hMeasBuffer[i] = 0;
 80089c6:	f44f 7280 	mov.w	r2, #256	@ 0x100
{
 80089ca:	4604      	mov	r4, r0
    pHandle->hMeasBuffer[i] = 0;
 80089cc:	2100      	movs	r1, #0
 80089ce:	f001 f883 	bl	8009ad8 <memset>
  }
  pHandle->hNextMeasBufferIndex = 0u;
 80089d2:	2300      	movs	r3, #0
 80089d4:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
  pHandle->hLastMeasBufferIndex = 0u;

}
 80089d8:	bd10      	pop	{r4, pc}
 80089da:	bf00      	nop

080089dc <MPM_CalcElMotorPower>:
{
  uint16_t i;
  int32_t wAux = 0;

  /* Store the measured values in the buffer.*/
  pHandle->hMeasBuffer[pHandle->hNextMeasBufferIndex] = CurrentMotorPower;
 80089dc:	f8b0 c100 	ldrh.w	ip, [r0, #256]	@ 0x100
  pHandle->hLastMeasBufferIndex = pHandle->hNextMeasBufferIndex;
  pHandle->hNextMeasBufferIndex++;
 80089e0:	f10c 0201 	add.w	r2, ip, #1
 80089e4:	b292      	uxth	r2, r2
{
 80089e6:	b510      	push	{r4, lr}
  if ( pHandle->hNextMeasBufferIndex >= MPM_BUFFER_LENGHT )
  {
    pHandle->hNextMeasBufferIndex = 0u;
 80089e8:	2a80      	cmp	r2, #128	@ 0x80
{
 80089ea:	4604      	mov	r4, r0
    pHandle->hNextMeasBufferIndex = 0u;
 80089ec:	bf28      	it	cs
 80089ee:	2200      	movcs	r2, #0
  pHandle->hMeasBuffer[pHandle->hNextMeasBufferIndex] = CurrentMotorPower;
 80089f0:	f824 101c 	strh.w	r1, [r4, ip, lsl #1]
{
 80089f4:	4608      	mov	r0, r1
 80089f6:	f8a4 2100 	strh.w	r2, [r4, #256]	@ 0x100
 80089fa:	1ea3      	subs	r3, r4, #2
  pHandle->hLastMeasBufferIndex = pHandle->hNextMeasBufferIndex;
 80089fc:	f8a4 c102 	strh.w	ip, [r4, #258]	@ 0x102
  }
  /* Compute the average measured motor power */
  for ( i = 0u; i < MPM_BUFFER_LENGHT; i++ )
 8008a00:	f104 0efe 	add.w	lr, r4, #254	@ 0xfe
  int32_t wAux = 0;
 8008a04:	2200      	movs	r2, #0
  {
    wAux += ( int32_t )( pHandle->hMeasBuffer[i] );
 8008a06:	f933 cf02 	ldrsh.w	ip, [r3, #2]!
  for ( i = 0u; i < MPM_BUFFER_LENGHT; i++ )
 8008a0a:	459e      	cmp	lr, r3
    wAux += ( int32_t )( pHandle->hMeasBuffer[i] );
 8008a0c:	4462      	add	r2, ip
  for ( i = 0u; i < MPM_BUFFER_LENGHT; i++ )
 8008a0e:	d1fa      	bne.n	8008a06 <MPM_CalcElMotorPower+0x2a>
  }
  wAux /= ( int32_t )MPM_BUFFER_LENGHT;
 8008a10:	2a00      	cmp	r2, #0
 8008a12:	bfb8      	it	lt
 8008a14:	327f      	addlt	r2, #127	@ 0x7f
 8008a16:	11d2      	asrs	r2, r2, #7
  pHandle->hAvrgElMotorPowerW = ( int16_t )( wAux );
 8008a18:	f8a4 2104 	strh.w	r2, [r4, #260]	@ 0x104
  /* Return the last measured motor power */
  return CurrentMotorPower;
}
 8008a1c:	bd10      	pop	{r4, pc}
 8008a1e:	bf00      	nop

08008a20 <MPM_GetAvrgElMotorPowerW>:
  * @retval int16_t The average measured motor power expressed in watt.
  */
__weak int16_t MPM_GetAvrgElMotorPowerW( MotorPowMeas_Handle_t * pHandle )
{
  return ( pHandle->hAvrgElMotorPowerW );
}
 8008a20:	f9b0 0104 	ldrsh.w	r0, [r0, #260]	@ 0x104
 8008a24:	4770      	bx	lr
 8008a26:	bf00      	nop

08008a28 <NTC_SetFaultState>:
  */
__weak uint16_t NTC_SetFaultState( NTC_Handle_t * pHandle )
{
  uint16_t hFault;

  if ( pHandle->hAvTemp_d > pHandle->hOverTempThreshold )
 8008a28:	8a03      	ldrh	r3, [r0, #16]
 8008a2a:	8b42      	ldrh	r2, [r0, #26]
 8008a2c:	429a      	cmp	r2, r3
 8008a2e:	d306      	bcc.n	8008a3e <NTC_SetFaultState+0x16>
  {
    hFault = MC_OVER_TEMP;
  }
  else if ( pHandle->hAvTemp_d < pHandle->hOverTempDeactThreshold )
 8008a30:	8b82      	ldrh	r2, [r0, #28]
 8008a32:	429a      	cmp	r2, r3
 8008a34:	d901      	bls.n	8008a3a <NTC_SetFaultState+0x12>
  {
    hFault = MC_NO_ERROR;
 8008a36:	2000      	movs	r0, #0
  else
  {
    hFault = pHandle->hFaultState;
  }
  return hFault;
}
 8008a38:	4770      	bx	lr
    hFault = pHandle->hFaultState;
 8008a3a:	8ac0      	ldrh	r0, [r0, #22]
 8008a3c:	4770      	bx	lr
    hFault = MC_OVER_TEMP;
 8008a3e:	2008      	movs	r0, #8
 8008a40:	4770      	bx	lr
 8008a42:	bf00      	nop

08008a44 <NTC_Clear>:
 *
 *  @p pHandle : Pointer on Handle structure of TemperatureSensor component
 */
__weak void NTC_Clear( NTC_Handle_t * pHandle )
{
  pHandle->hAvTemp_d = 0u;
 8008a44:	2300      	movs	r3, #0
 8008a46:	8203      	strh	r3, [r0, #16]
}
 8008a48:	4770      	bx	lr
 8008a4a:	bf00      	nop

08008a4c <NTC_Init>:
{
 8008a4c:	b510      	push	{r4, lr}
  if ( pHandle->bSensorType == REAL_SENSOR )
 8008a4e:	7803      	ldrb	r3, [r0, #0]
{
 8008a50:	4604      	mov	r4, r0
  if ( pHandle->bSensorType == REAL_SENSOR )
 8008a52:	b123      	cbz	r3, 8008a5e <NTC_Init+0x12>
    pHandle->hAvTemp_d = pHandle->hExpectedTemp_d;
 8008a54:	8a43      	ldrh	r3, [r0, #18]
 8008a56:	8203      	strh	r3, [r0, #16]
    pHandle->hFaultState = MC_NO_ERROR;
 8008a58:	2200      	movs	r2, #0
 8008a5a:	82c2      	strh	r2, [r0, #22]
}
 8008a5c:	bd10      	pop	{r4, pc}
    pHandle->convHandle = RCM_RegisterRegConv(&pHandle->TempRegConv);
 8008a5e:	3004      	adds	r0, #4
 8008a60:	f7fa f802 	bl	8002a68 <RCM_RegisterRegConv>
 8008a64:	f884 0026 	strb.w	r0, [r4, #38]	@ 0x26
    NTC_Clear( pHandle );
 8008a68:	4620      	mov	r0, r4
 8008a6a:	f7ff ffeb 	bl	8008a44 <NTC_Clear>
}
 8008a6e:	bd10      	pop	{r4, pc}

08008a70 <NTC_CalcAvTemp>:
  *  @p pHandle : Pointer on Handle structure of TemperatureSensor component
  *
  *  @r Fault status : Error reported in case of an over temperature detection
  */
__weak uint16_t NTC_CalcAvTemp( NTC_Handle_t * pHandle )
{
 8008a70:	b510      	push	{r4, lr}
  uint32_t wtemp;
  uint16_t hAux;

  if ( pHandle->bSensorType == REAL_SENSOR )
 8008a72:	7803      	ldrb	r3, [r0, #0]
{
 8008a74:	4604      	mov	r4, r0
  if ( pHandle->bSensorType == REAL_SENSOR )
 8008a76:	b113      	cbz	r3, 8008a7e <NTC_CalcAvTemp+0xe>
 8008a78:	2000      	movs	r0, #0
      wtemp /= ( uint32_t )( pHandle->hLowPassFilterBW );

      pHandle->hAvTemp_d = ( uint16_t ) wtemp;
    }

    pHandle->hFaultState = NTC_SetFaultState( pHandle );
 8008a7a:	82e0      	strh	r0, [r4, #22]
  {
    pHandle->hFaultState = MC_NO_ERROR;
  }

  return ( pHandle->hFaultState );
}
 8008a7c:	bd10      	pop	{r4, pc}
    hAux = RCM_ExecRegularConv(pHandle->convHandle);
 8008a7e:	f890 0026 	ldrb.w	r0, [r0, #38]	@ 0x26
 8008a82:	f7fa f8cb 	bl	8002c1c <RCM_ExecRegularConv>
    if ( hAux != 0xFFFFu )
 8008a86:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008a8a:	4298      	cmp	r0, r3
 8008a8c:	d007      	beq.n	8008a9e <NTC_CalcAvTemp+0x2e>
      wtemp =  ( uint32_t )( pHandle->hLowPassFilterBW ) - 1u;
 8008a8e:	8b23      	ldrh	r3, [r4, #24]
      wtemp *= ( uint32_t ) ( pHandle->hAvTemp_d );
 8008a90:	8a22      	ldrh	r2, [r4, #16]
      wtemp =  ( uint32_t )( pHandle->hLowPassFilterBW ) - 1u;
 8008a92:	1e59      	subs	r1, r3, #1
      wtemp += hAux;
 8008a94:	fb01 0002 	mla	r0, r1, r2, r0
      wtemp /= ( uint32_t )( pHandle->hLowPassFilterBW );
 8008a98:	fbb0 f0f3 	udiv	r0, r0, r3
      pHandle->hAvTemp_d = ( uint16_t ) wtemp;
 8008a9c:	8220      	strh	r0, [r4, #16]
    pHandle->hFaultState = NTC_SetFaultState( pHandle );
 8008a9e:	4620      	mov	r0, r4
 8008aa0:	f7ff ffc2 	bl	8008a28 <NTC_SetFaultState>
 8008aa4:	82e0      	strh	r0, [r4, #22]
}
 8008aa6:	bd10      	pop	{r4, pc}

08008aa8 <NTC_GetAvTemp_C>:
  */
__weak int16_t NTC_GetAvTemp_C( NTC_Handle_t * pHandle )
{
  int32_t wTemp;

  if ( pHandle->bSensorType == REAL_SENSOR )
 8008aa8:	7803      	ldrb	r3, [r0, #0]
 8008aaa:	b983      	cbnz	r3, 8008ace <NTC_GetAvTemp_C+0x26>
  {
    wTemp = ( int32_t )( pHandle->hAvTemp_d );
 8008aac:	8a02      	ldrh	r2, [r0, #16]
    wTemp -= ( int32_t )( pHandle->wV0 );
 8008aae:	6a01      	ldr	r1, [r0, #32]
    wTemp *= pHandle->hSensitivity;
 8008ab0:	f9b0 301e 	ldrsh.w	r3, [r0, #30]
    wTemp = wTemp / 65536 + ( int32_t )( pHandle->hT0 );
 8008ab4:	8c80      	ldrh	r0, [r0, #36]	@ 0x24
    wTemp -= ( int32_t )( pHandle->wV0 );
 8008ab6:	1a52      	subs	r2, r2, r1
    wTemp *= pHandle->hSensitivity;
 8008ab8:	fb02 f303 	mul.w	r3, r2, r3
    wTemp = wTemp / 65536 + ( int32_t )( pHandle->hT0 );
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	bfbc      	itt	lt
 8008ac0:	f503 437f 	addlt.w	r3, r3, #65280	@ 0xff00
 8008ac4:	33ff      	addlt	r3, #255	@ 0xff
 8008ac6:	eb00 4023 	add.w	r0, r0, r3, asr #16
  else
  {
    wTemp = pHandle->hExpectedTemp_C;
  }
  return ( ( int16_t )wTemp );
}
 8008aca:	b200      	sxth	r0, r0
 8008acc:	4770      	bx	lr
    wTemp = pHandle->hExpectedTemp_C;
 8008ace:	8a80      	ldrh	r0, [r0, #20]
}
 8008ad0:	b200      	sxth	r0, r0
 8008ad2:	4770      	bx	lr

08008ad4 <PID_HandleInit>:
__weak void PID_HandleInit( PID_Handle_t * pHandle )
{
  pHandle->hKpGain =  pHandle->hDefKpGain;
  pHandle->hKiGain =  pHandle->hDefKiGain;
  pHandle->hKdGain =  pHandle->hDefKdGain;
  pHandle->wIntegralTerm = 0x00000000UL;
 8008ad4:	2300      	movs	r3, #0
  pHandle->hKpGain =  pHandle->hDefKpGain;
 8008ad6:	6801      	ldr	r1, [r0, #0]
  pHandle->hKdGain =  pHandle->hDefKdGain;
 8008ad8:	8c02      	ldrh	r2, [r0, #32]
  pHandle->hKpGain =  pHandle->hDefKpGain;
 8008ada:	6041      	str	r1, [r0, #4]
  pHandle->hKdGain =  pHandle->hDefKdGain;
 8008adc:	8442      	strh	r2, [r0, #34]	@ 0x22
  pHandle->wIntegralTerm = 0x00000000UL;
 8008ade:	6083      	str	r3, [r0, #8]
  pHandle->wPrevProcessVarError = 0x00000000UL;
 8008ae0:	6283      	str	r3, [r0, #40]	@ 0x28
}
 8008ae2:	4770      	bx	lr

08008ae4 <PID_SetKP>:
 * @param  hKpGain: new Kp gain
 * @retval None
 */
__weak void PID_SetKP( PID_Handle_t * pHandle, int16_t hKpGain )
{
  pHandle->hKpGain = hKpGain;
 8008ae4:	8081      	strh	r1, [r0, #4]
}
 8008ae6:	4770      	bx	lr

08008ae8 <PID_SetKI>:
 * @param  hKiGain: new Ki gain
 * @retval None
 */
__weak void PID_SetKI( PID_Handle_t * pHandle, int16_t hKiGain )
{
  pHandle->hKiGain = hKiGain;
 8008ae8:	80c1      	strh	r1, [r0, #6]
}
 8008aea:	4770      	bx	lr

08008aec <PID_GetKP>:
 * @retval Kp gain
 */
__weak int16_t PID_GetKP( PID_Handle_t * pHandle )
{
  return ( pHandle->hKpGain );
}
 8008aec:	f9b0 0004 	ldrsh.w	r0, [r0, #4]
 8008af0:	4770      	bx	lr
 8008af2:	bf00      	nop

08008af4 <PID_GetKI>:
 * @retval Ki gain
 */
__weak int16_t PID_GetKI( PID_Handle_t * pHandle )
{
  return ( pHandle->hKiGain );
}
 8008af4:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
 8008af8:	4770      	bx	lr
 8008afa:	bf00      	nop

08008afc <PID_SetIntegralTerm>:
 * @param  wIntegralTermValue: new integral term value
 * @retval None
 */
__weak void PID_SetIntegralTerm( PID_Handle_t * pHandle, int32_t wIntegralTermValue )
{
  pHandle->wIntegralTerm = wIntegralTermValue;
 8008afc:	6081      	str	r1, [r0, #8]

  return;
}
 8008afe:	4770      	bx	lr

08008b00 <PID_GetKPDivisor>:
 * @retval Kp gain divisor
 */
__weak uint16_t PID_GetKPDivisor( PID_Handle_t * pHandle )
{
  return ( pHandle->hKpDivisor );
}
 8008b00:	8b00      	ldrh	r0, [r0, #24]
 8008b02:	4770      	bx	lr

08008b04 <PID_GetKIDivisor>:
 * @retval Ki gain divisor
 */
__weak uint16_t PID_GetKIDivisor( PID_Handle_t * pHandle )
{
  return ( pHandle->hKiDivisor );
}
 8008b04:	8b40      	ldrh	r0, [r0, #26]
 8008b06:	4770      	bx	lr

08008b08 <PID_SetKD>:
 * @param  hKdGain: new Kd gain
 * @retval None
 */
__weak void PID_SetKD( PID_Handle_t * pHandle, int16_t hKdGain )
{
  pHandle->hKdGain = hKdGain;
 8008b08:	8441      	strh	r1, [r0, #34]	@ 0x22
}
 8008b0a:	4770      	bx	lr

08008b0c <PID_GetKD>:
 * @retval Kd gain
 */
__weak int16_t PID_GetKD( PID_Handle_t * pHandle )
{
  return pHandle->hKdGain;
}
 8008b0c:	f9b0 0022 	ldrsh.w	r0, [r0, #34]	@ 0x22
 8008b10:	4770      	bx	lr
 8008b12:	bf00      	nop

08008b14 <PI_Controller>:
  int32_t wDischarge = 0;
  int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
  int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;

  /* Proportional term computation*/
  wProportional_Term = pHandle->hKpGain * wProcessVarError;
 8008b14:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
{
 8008b18:	4603      	mov	r3, r0
 8008b1a:	b530      	push	{r4, r5, lr}

  /* Integral term computation */
  if ( pHandle->hKiGain == 0 )
 8008b1c:	f9b0 4006 	ldrsh.w	r4, [r0, #6]
  int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;
 8008b20:	f9b3 c016 	ldrsh.w	ip, [r3, #22]
  int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
 8008b24:	f9b0 0014 	ldrsh.w	r0, [r0, #20]
  wProportional_Term = pHandle->hKpGain * wProcessVarError;
 8008b28:	fb01 f202 	mul.w	r2, r1, r2
  if ( pHandle->hKiGain == 0 )
 8008b2c:	b17c      	cbz	r4, 8008b4e <PI_Controller+0x3a>
  {
    pHandle->wIntegralTerm = 0;
  }
  else
  {
    wIntegral_Term = pHandle->hKiGain * wProcessVarError;
 8008b2e:	fb04 f101 	mul.w	r1, r4, r1
          wIntegral_sum_temp = -INT32_MAX;
        }
      }
    }

    if ( wIntegral_sum_temp > pHandle->wUpperIntegralLimit )
 8008b32:	e9d3 5402 	ldrd	r5, r4, [r3, #8]
    if ( wIntegral_sum_temp < 0 )
 8008b36:	eb15 0e01 	adds.w	lr, r5, r1
 8008b3a:	d41d      	bmi.n	8008b78 <PI_Controller+0x64>
          wIntegral_sum_temp = -INT32_MAX;
 8008b3c:	420d      	tst	r5, r1
 8008b3e:	4914      	ldr	r1, [pc, #80]	@ (8008b90 <PI_Controller+0x7c>)
 8008b40:	bf48      	it	mi
 8008b42:	468e      	movmi	lr, r1
    if ( wIntegral_sum_temp > pHandle->wUpperIntegralLimit )
 8008b44:	45a6      	cmp	lr, r4
 8008b46:	dc02      	bgt.n	8008b4e <PI_Controller+0x3a>
    {
      pHandle->wIntegralTerm = pHandle->wUpperIntegralLimit;
    }
    else if ( wIntegral_sum_temp < pHandle->wLowerIntegralLimit )
 8008b48:	691c      	ldr	r4, [r3, #16]
 8008b4a:	4574      	cmp	r4, lr
 8008b4c:	dd1d      	ble.n	8008b8a <PI_Controller+0x76>
#else
  /* WARNING: the below instruction is not MISRA compliant, user should verify
             that Cortex-M3 assembly instruction ASR (arithmetic shift right)
             is used by the compiler to perform the shifts (instead of LSR
             logical shift right)*/
  wOutput_32 = ( wProportional_Term >> pHandle->hKpDivisorPOW2 ) + ( pHandle->wIntegralTerm >> pHandle->hKiDivisorPOW2 );
 8008b4e:	8b99      	ldrh	r1, [r3, #28]
 8008b50:	410a      	asrs	r2, r1
 8008b52:	8bd9      	ldrh	r1, [r3, #30]
 8008b54:	fa44 f101 	asr.w	r1, r4, r1
 8008b58:	440a      	add	r2, r1
#endif

  if ( wOutput_32 > hUpperOutputLimit )
 8008b5a:	4290      	cmp	r0, r2
 8008b5c:	da03      	bge.n	8008b66 <PI_Controller+0x52>
  {

    wDischarge = hUpperOutputLimit - wOutput_32;
 8008b5e:	1a82      	subs	r2, r0, r2
    wDischarge = hLowerOutputLimit - wOutput_32;
    wOutput_32 = hLowerOutputLimit;
  }
  else { /* Nothing to do here */ }

  pHandle->wIntegralTerm += wDischarge;
 8008b60:	4414      	add	r4, r2
 8008b62:	609c      	str	r4, [r3, #8]

  return ( ( int16_t )( wOutput_32 ) );
}
 8008b64:	bd30      	pop	{r4, r5, pc}
  else if ( wOutput_32 < hLowerOutputLimit )
 8008b66:	4594      	cmp	ip, r2
    wDischarge = hLowerOutputLimit - wOutput_32;
 8008b68:	bfc5      	ittet	gt
 8008b6a:	ebac 0202 	subgt.w	r2, ip, r2
  pHandle->wIntegralTerm += wDischarge;
 8008b6e:	18a4      	addgt	r4, r4, r2
  return ( ( int16_t )( wOutput_32 ) );
 8008b70:	b210      	sxthle	r0, r2
    wOutput_32 = hLowerOutputLimit;
 8008b72:	4660      	movgt	r0, ip
  pHandle->wIntegralTerm += wDischarge;
 8008b74:	609c      	str	r4, [r3, #8]
}
 8008b76:	bd30      	pop	{r4, r5, pc}
      if ( pHandle->wIntegralTerm > 0 )
 8008b78:	2d00      	cmp	r5, #0
 8008b7a:	dde3      	ble.n	8008b44 <PI_Controller+0x30>
        if ( wIntegral_Term > 0 )
 8008b7c:	2900      	cmp	r1, #0
 8008b7e:	dde1      	ble.n	8008b44 <PI_Controller+0x30>
    if ( wIntegral_sum_temp > pHandle->wUpperIntegralLimit )
 8008b80:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008b84:	428c      	cmp	r4, r1
 8008b86:	d1e2      	bne.n	8008b4e <PI_Controller+0x3a>
 8008b88:	46a6      	mov	lr, r4
      pHandle->wIntegralTerm = wIntegral_sum_temp;
 8008b8a:	4674      	mov	r4, lr
 8008b8c:	e7df      	b.n	8008b4e <PI_Controller+0x3a>
 8008b8e:	bf00      	nop
 8008b90:	80000001 	.word	0x80000001

08008b94 <PQD_CalcElMotorPower>:
  */
__weak void PQD_CalcElMotorPower( PQD_MotorPowMeas_Handle_t * pHandle )
{

  int32_t wAux, wAux2, wAux3;
  qd_t Iqd = pHandle->pFOCVars->Iqd;
 8008b94:	f8d0 210c 	ldr.w	r2, [r0, #268]	@ 0x10c
{
 8008b98:	b570      	push	{r4, r5, r6, lr}
  qd_t Vqd = pHandle->pFOCVars->Vqd;
  wAux = ( ( int32_t )Iqd.q * ( int32_t )Vqd.q ) +
         ( ( int32_t )Iqd.d * ( int32_t )Vqd.d );
 8008b9a:	89d1      	ldrh	r1, [r2, #14]
 8008b9c:	8b14      	ldrh	r4, [r2, #24]
  wAux = ( ( int32_t )Iqd.q * ( int32_t )Vqd.q ) +
 8008b9e:	8993      	ldrh	r3, [r2, #12]
{
 8008ba0:	4605      	mov	r5, r0
  wAux = ( ( int32_t )Iqd.q * ( int32_t )Vqd.q ) +
 8008ba2:	8ad0      	ldrh	r0, [r2, #22]
  wAux /= 65536;

  wAux2 = pHandle->wConvFact * ( int32_t )VBS_GetAvBusVoltage_V( pHandle->pVBS );
 8008ba4:	f8d5 6108 	ldr.w	r6, [r5, #264]	@ 0x108
         ( ( int32_t )Iqd.d * ( int32_t )Vqd.d );
 8008ba8:	fb11 f204 	smulbb	r2, r1, r4
  wAux = ( ( int32_t )Iqd.q * ( int32_t )Vqd.q ) +
 8008bac:	fb13 2400 	smlabb	r4, r3, r0, r2
  wAux2 = pHandle->wConvFact * ( int32_t )VBS_GetAvBusVoltage_V( pHandle->pVBS );
 8008bb0:	f8d5 0110 	ldr.w	r0, [r5, #272]	@ 0x110
 8008bb4:	f7ff f88c 	bl	8007cd0 <VBS_GetAvBusVoltage_V>
  wAux /= 65536;
 8008bb8:	1e23      	subs	r3, r4, #0
  wAux2 /= 600; /* 600 is max bus voltage expressed in volt.*/
 8008bba:	490f      	ldr	r1, [pc, #60]	@ (8008bf8 <PQD_CalcElMotorPower+0x64>)
  wAux2 = pHandle->wConvFact * ( int32_t )VBS_GetAvBusVoltage_V( pHandle->pVBS );
 8008bbc:	fb06 f000 	mul.w	r0, r6, r0
  wAux /= 65536;
 8008bc0:	bfb8      	it	lt
 8008bc2:	f503 437f 	addlt.w	r3, r3, #65280	@ 0xff00
  wAux2 /= 600; /* 600 is max bus voltage expressed in volt.*/
 8008bc6:	ea4f 72e0 	mov.w	r2, r0, asr #31
  wAux /= 65536;
 8008bca:	bfb8      	it	lt
 8008bcc:	33ff      	addlt	r3, #255	@ 0xff
  wAux2 /= 600; /* 600 is max bus voltage expressed in volt.*/
 8008bce:	fb81 1000 	smull	r1, r0, r1, r0
 8008bd2:	ebc2 12a0 	rsb	r2, r2, r0, asr #6
  wAux /= 65536;
 8008bd6:	141b      	asrs	r3, r3, #16

  wAux3 = wAux * wAux2;
 8008bd8:	fb02 f303 	mul.w	r3, r2, r3
  wAux3 *= 6; /* 6 is max bus voltage expressed in thousend of volt.*/
  wAux3 /= 10;
  wAux3 /= 65536;
 8008bdc:	4907      	ldr	r1, [pc, #28]	@ (8008bfc <PQD_CalcElMotorPower+0x68>)
  wAux3 *= 6; /* 6 is max bus voltage expressed in thousend of volt.*/
 8008bde:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8008be2:	005b      	lsls	r3, r3, #1
  wAux3 /= 65536;
 8008be4:	fb81 2103 	smull	r2, r1, r1, r3
 8008be8:	17db      	asrs	r3, r3, #31

  MPM_CalcElMotorPower( &pHandle->_super, wAux3 );
 8008bea:	4628      	mov	r0, r5
 8008bec:	ebc3 41a1 	rsb	r1, r3, r1, asr #18

}
 8008bf0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  MPM_CalcElMotorPower( &pHandle->_super, wAux3 );
 8008bf4:	f7ff bef2 	b.w	80089dc <MPM_CalcElMotorPower>
 8008bf8:	1b4e81b5 	.word	0x1b4e81b5
 8008bfc:	66666667 	.word	0x66666667

08008c00 <startTimers>:
  *         (*) value not defined in all devices.
  * @retval State of Periphs (1 or 0).
*/
__STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
{
  return (READ_BIT(RCC->APB1ENR, Periphs) == Periphs);
 8008c00:	4b17      	ldr	r3, [pc, #92]	@ (8008c60 <startTimers+0x60>)
 8008c02:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
{
  uint32_t isTIM2ClockOn;
  uint32_t trigOut;

  isTIM2ClockOn = LL_APB1_GRP1_IsEnabledClock ( LL_APB1_GRP1_PERIPH_TIM2 );
  if ( isTIM2ClockOn == 0 )
 8008c04:	07d2      	lsls	r2, r2, #31
 8008c06:	d415      	bmi.n	8008c34 <startTimers+0x34>
  SET_BIT(RCC->APB1ENR, Periphs);
 8008c08:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008c0a:	f042 0201 	orr.w	r2, r2, #1
 8008c0e:	641a      	str	r2, [r3, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8008c10:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
{
 8008c12:	b082      	sub	sp, #8
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8008c14:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8008c18:	f002 0201 	and.w	r2, r2, #1
 8008c1c:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 8008c1e:	9a01      	ldr	r2, [sp, #4]
 8008c20:	694a      	ldr	r2, [r1, #20]
 8008c22:	f042 0201 	orr.w	r2, r2, #1
 8008c26:	614a      	str	r2, [r1, #20]
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
{
  CLEAR_BIT(RCC->APB1ENR, Periphs);
 8008c28:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008c2a:	f022 0201 	bic.w	r2, r2, #1
 8008c2e:	641a      	str	r2, [r3, #64]	@ 0x40
    trigOut = LL_TIM_ReadReg( TIM2, CR2 ) & TIM_CR2_MMS;
    LL_TIM_SetTriggerOutput( TIM2, LL_TIM_TRGO_UPDATE );
    LL_TIM_GenerateEvent_UPDATE ( TIM2 );
    LL_TIM_SetTriggerOutput( TIM2, trigOut );
  }
}
 8008c30:	b002      	add	sp, #8
 8008c32:	4770      	bx	lr
    trigOut = LL_TIM_ReadReg( TIM2, CR2 ) & TIM_CR2_MMS;
 8008c34:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008c38:	685a      	ldr	r2, [r3, #4]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8008c3a:	6859      	ldr	r1, [r3, #4]
 8008c3c:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
 8008c40:	f041 0120 	orr.w	r1, r1, #32
 8008c44:	6059      	str	r1, [r3, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8008c46:	6959      	ldr	r1, [r3, #20]
 8008c48:	f041 0101 	orr.w	r1, r1, #1
 8008c4c:	6159      	str	r1, [r3, #20]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8008c4e:	6859      	ldr	r1, [r3, #4]
 8008c50:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8008c54:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
 8008c58:	430a      	orrs	r2, r1
 8008c5a:	605a      	str	r2, [r3, #4]
 8008c5c:	4770      	bx	lr
 8008c5e:	bf00      	nop
 8008c60:	40023800 	.word	0x40023800

08008c64 <waitForPolarizationEnd>:
 *         repCnt: repetition counter value
 *         cnt: polarization counter value
 * @retval none
 */
__weak void waitForPolarizationEnd( TIM_TypeDef*  TIMx, uint16_t  *SWerror, uint8_t repCnt, volatile uint8_t *cnt )
{
 8008c64:	b570      	push	{r4, r5, r6, lr}
  counter_mode = (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_CMS));
 8008c66:	6804      	ldr	r4, [r0, #0]
  if (counter_mode == 0U)
 8008c68:	f014 0460 	ands.w	r4, r4, #96	@ 0x60
  uint16_t hCalibrationPeriodCounter;
  uint16_t hMaxPeriodsNumber;

  if ( (LL_TIM_GetCounterMode(TIMx) & LL_TIM_COUNTERMODE_CENTER_UP_DOWN) == LL_TIM_COUNTERMODE_CENTER_UP_DOWN)
  {
    hMaxPeriodsNumber=(2*NB_CONVERSIONS)*(((uint16_t)repCnt+1u));
 8008c6c:	f102 0201 	add.w	r2, r2, #1
 8008c70:	d11b      	bne.n	8008caa <waitForPolarizationEnd+0x46>
    counter_mode = (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
 8008c72:	6804      	ldr	r4, [r0, #0]
  }
  else
  {
	hMaxPeriodsNumber=(2*NB_CONVERSIONS)*(((uint16_t)repCnt+1u)>>1);
 8008c74:	0852      	lsrs	r2, r2, #1
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8008c76:	f06f 0602 	mvn.w	r6, #2
 8008c7a:	0155      	lsls	r5, r2, #5
 8008c7c:	6106      	str	r6, [r0, #16]
  }

  /* Wait for NB_CONVERSIONS to be executed */
  LL_TIM_ClearFlag_CC1(TIMx);
  hCalibrationPeriodCounter = 0u;
 8008c7e:	2200      	movs	r2, #0
  while (*cnt < NB_CONVERSIONS)
 8008c80:	f893 c000 	ldrb.w	ip, [r3]
 8008c84:	f1bc 0f0f 	cmp.w	ip, #15
  {
    if (LL_TIM_IsActiveFlag_CC1(TIMx))
    {
      LL_TIM_ClearFlag_CC1(TIMx);
      hCalibrationPeriodCounter++;
 8008c88:	f102 0e01 	add.w	lr, r2, #1
  while (*cnt < NB_CONVERSIONS)
 8008c8c:	d80c      	bhi.n	8008ca8 <waitForPolarizationEnd+0x44>
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 8008c8e:	6904      	ldr	r4, [r0, #16]
 8008c90:	07a4      	lsls	r4, r4, #30
 8008c92:	d5f5      	bpl.n	8008c80 <waitForPolarizationEnd+0x1c>
      hCalibrationPeriodCounter++;
 8008c94:	fa1f f28e 	uxth.w	r2, lr
      if (hCalibrationPeriodCounter >= hMaxPeriodsNumber)
 8008c98:	4295      	cmp	r5, r2
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8008c9a:	6106      	str	r6, [r0, #16]
 8008c9c:	d8f0      	bhi.n	8008c80 <waitForPolarizationEnd+0x1c>
      {
        if (*cnt < NB_CONVERSIONS)
 8008c9e:	781c      	ldrb	r4, [r3, #0]
 8008ca0:	2c0f      	cmp	r4, #15
 8008ca2:	d8ed      	bhi.n	8008c80 <waitForPolarizationEnd+0x1c>
        {
          *SWerror = 1u;
 8008ca4:	2301      	movs	r3, #1
 8008ca6:	800b      	strh	r3, [r1, #0]
          break;
        }
      }
    }
  }
}
 8008ca8:	bd70      	pop	{r4, r5, r6, pc}
  if ( (LL_TIM_GetCounterMode(TIMx) & LL_TIM_COUNTERMODE_CENTER_UP_DOWN) == LL_TIM_COUNTERMODE_CENTER_UP_DOWN)
 8008caa:	2c60      	cmp	r4, #96	@ 0x60
 8008cac:	d0e3      	beq.n	8008c76 <waitForPolarizationEnd+0x12>
 8008cae:	e7e1      	b.n	8008c74 <waitForPolarizationEnd+0x10>

08008cb0 <PWMC_GetPhaseCurrents>:
  * @param  pStator_Currents Pointer to the structure that will receive motor current
  *         of phase A and B in ElectricalValue format.
*/
__weak void PWMC_GetPhaseCurrents( PWMC_Handle_t * pHandle, ab_t * Iab )
{
  pHandle->pFctGetPhaseCurrents( pHandle, Iab );
 8008cb0:	6843      	ldr	r3, [r0, #4]
 8008cb2:	4718      	bx	r3

08008cb4 <PWMC_SetPhaseVoltage>:
  *
  * @retval Returns #MC_NO_ERROR if no error occurred or #MC_FOC_DURATION if the duty cycles were
  *         set too late for being taken into account in the next PWM cycle.
  */
__weak uint16_t PWMC_SetPhaseVoltage( PWMC_Handle_t * pHandle, alphabeta_t Valfa_beta )
{
 8008cb4:	b530      	push	{r4, r5, lr}
  int32_t wX, wY, wZ, wUAlpha, wUBeta, wTimePhA, wTimePhB, wTimePhC;

  wUAlpha = Valfa_beta.alpha * ( int32_t )pHandle->hT_Sqrt3;
  wUBeta = -( Valfa_beta.beta * ( int32_t )( pHandle->PWMperiod ) ) * 2;
 8008cb6:	f8b0 4050 	ldrh.w	r4, [r0, #80]	@ 0x50
  wUAlpha = Valfa_beta.alpha * ( int32_t )pHandle->hT_Sqrt3;
 8008cba:	8e02      	ldrh	r2, [r0, #48]	@ 0x30
  wUBeta = -( Valfa_beta.beta * ( int32_t )( pHandle->PWMperiod ) ) * 2;
 8008cbc:	ea4f 4c21 	mov.w	ip, r1, asr #16
  wUAlpha = Valfa_beta.alpha * ( int32_t )pHandle->hT_Sqrt3;
 8008cc0:	b20b      	sxth	r3, r1
  wUBeta = -( Valfa_beta.beta * ( int32_t )( pHandle->PWMperiod ) ) * 2;
 8008cc2:	fb04 fc0c 	mul.w	ip, r4, ip
 8008cc6:	ebcc 7ccc 	rsb	ip, ip, ip, lsl #31
  wUAlpha = Valfa_beta.alpha * ( int32_t )pHandle->hT_Sqrt3;
 8008cca:	fb02 f303 	mul.w	r3, r2, r3

  wX = wUBeta;
  wY = ( wUBeta + wUAlpha ) / 2;
 8008cce:	eb03 024c 	add.w	r2, r3, ip, lsl #1
  wZ = ( wUBeta - wUAlpha ) / 2;
 8008cd2:	ebc3 034c 	rsb	r3, r3, ip, lsl #1
  wY = ( wUBeta + wUAlpha ) / 2;
 8008cd6:	eb02 71d2 	add.w	r1, r2, r2, lsr #31
  wZ = ( wUBeta - wUAlpha ) / 2;
 8008cda:	eb03 7ed3 	add.w	lr, r3, r3, lsr #31

  /* Sector calculation from wX, wY, wZ */
  if ( wY < 0 )
 8008cde:	1c55      	adds	r5, r2, #1
{
 8008ce0:	b083      	sub	sp, #12
  {
    if ( wZ < 0 )
    {
      pHandle->Sector = SECTOR_5;
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 8008ce2:	ea4f 0494 	mov.w	r4, r4, lsr #2
  wUBeta = -( Valfa_beta.beta * ( int32_t )( pHandle->PWMperiod ) ) * 2;
 8008ce6:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
  wY = ( wUBeta + wUAlpha ) / 2;
 8008cea:	ea4f 0161 	mov.w	r1, r1, asr #1
  wZ = ( wUBeta - wUAlpha ) / 2;
 8008cee:	ea4f 0e6e 	mov.w	lr, lr, asr #1
  if ( wY < 0 )
 8008cf2:	db7a      	blt.n	8008dea <PWMC_SetPhaseVoltage+0x136>
        pHandle->highDuty = wTimePhA;
      }
  }
  else /* wY > 0 */
  {
    if ( wZ >= 0 )
 8008cf4:	1c5d      	adds	r5, r3, #1
 8008cf6:	db57      	blt.n	8008da8 <PWMC_SetPhaseVoltage+0xf4>
    {
      pHandle->Sector = SECTOR_2;
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 8008cf8:	ebb1 010e 	subs.w	r1, r1, lr
 8008cfc:	bf44      	itt	mi
 8008cfe:	f501 317f 	addmi.w	r1, r1, #261120	@ 0x3fc00
 8008d02:	f201 31ff 	addwmi	r1, r1, #1023	@ 0x3ff
      wTimePhB = wTimePhA + wZ / 131072;
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	bfbc      	itt	lt
 8008d0a:	f503 337f 	addlt.w	r3, r3, #261120	@ 0x3fc00
 8008d0e:	f203 33ff 	addwlt	r3, r3, #1023	@ 0x3ff
      wTimePhC = wTimePhA - wY / 131072;
 8008d12:	2a00      	cmp	r2, #0
 8008d14:	bfb8      	it	lt
 8008d16:	f502 327f 	addlt.w	r2, r2, #261120	@ 0x3fc00
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 8008d1a:	eb04 41a1 	add.w	r1, r4, r1, asr #18
      wTimePhC = wTimePhA - wY / 131072;
 8008d1e:	bfb8      	it	lt
 8008d20:	f202 32ff 	addwlt	r2, r2, #1023	@ 0x3ff
      wTimePhB = wTimePhA + wZ / 131072;
 8008d24:	eb01 43a3 	add.w	r3, r1, r3, asr #18
      wTimePhC = wTimePhA - wY / 131072;
 8008d28:	eba1 42a2 	sub.w	r2, r1, r2, asr #18
      pHandle->lowDuty = wTimePhB;
 8008d2c:	fa1f fe83 	uxth.w	lr, r3
      pHandle->midDuty = wTimePhA;
 8008d30:	fa1f fc81 	uxth.w	ip, r1
      pHandle->highDuty = wTimePhC;
 8008d34:	b294      	uxth	r4, r2
 8008d36:	2501      	movs	r5, #1
        pHandle->highDuty = wTimePhA;
 8008d38:	f8a0 4040 	strh.w	r4, [r0, #64]	@ 0x40

  pHandle->CntPhA = (uint16_t)(MAX(wTimePhA,0));
  pHandle->CntPhB = (uint16_t)(MAX(wTimePhB,0));
  pHandle->CntPhC = (uint16_t)(MAX(wTimePhC,0));
  
  if ( pHandle->DTTest == 1u )
 8008d3c:	f8b0 404e 	ldrh.w	r4, [r0, #78]	@ 0x4e
        pHandle->Sector = SECTOR_4;
 8008d40:	f880 503a 	strb.w	r5, [r0, #58]	@ 0x3a
  pHandle->CntPhA = (uint16_t)(MAX(wTimePhA,0));
 8008d44:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
  pHandle->CntPhB = (uint16_t)(MAX(wTimePhB,0));
 8008d48:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  pHandle->CntPhC = (uint16_t)(MAX(wTimePhC,0));
 8008d4c:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 8008d50:	b289      	uxth	r1, r1
 8008d52:	b29b      	uxth	r3, r3
 8008d54:	b292      	uxth	r2, r2
  if ( pHandle->DTTest == 1u )
 8008d56:	2c01      	cmp	r4, #1
        pHandle->lowDuty = wTimePhC;
 8008d58:	f8a0 e03c 	strh.w	lr, [r0, #60]	@ 0x3c
        pHandle->midDuty = wTimePhB;
 8008d5c:	f8a0 c03e 	strh.w	ip, [r0, #62]	@ 0x3e
  pHandle->CntPhA = (uint16_t)(MAX(wTimePhA,0));
 8008d60:	8641      	strh	r1, [r0, #50]	@ 0x32
  pHandle->CntPhB = (uint16_t)(MAX(wTimePhB,0));
 8008d62:	8683      	strh	r3, [r0, #52]	@ 0x34
  pHandle->CntPhC = (uint16_t)(MAX(wTimePhC,0));
 8008d64:	86c2      	strh	r2, [r0, #54]	@ 0x36
  if ( pHandle->DTTest == 1u )
 8008d66:	d11a      	bne.n	8008d9e <PWMC_SetPhaseVoltage+0xea>
  {
    /* Dead time compensation */
    if ( pHandle->Ia > 0 )
 8008d68:	f9b0 5048 	ldrsh.w	r5, [r0, #72]	@ 0x48
    {
      pHandle->CntPhA += pHandle->DTCompCnt;
 8008d6c:	f8b0 4054 	ldrh.w	r4, [r0, #84]	@ 0x54
    if ( pHandle->Ia > 0 )
 8008d70:	2d00      	cmp	r5, #0
      pHandle->CntPhA += pHandle->DTCompCnt;
 8008d72:	bfcc      	ite	gt
 8008d74:	1909      	addgt	r1, r1, r4
    }
    else
    {
      pHandle->CntPhA -= pHandle->DTCompCnt;
 8008d76:	1b09      	suble	r1, r1, r4
 8008d78:	b289      	uxth	r1, r1
 8008d7a:	8641      	strh	r1, [r0, #50]	@ 0x32
    }

    if ( pHandle->Ib > 0 )
 8008d7c:	f9b0 104a 	ldrsh.w	r1, [r0, #74]	@ 0x4a
 8008d80:	2900      	cmp	r1, #0
    else
    {
      pHandle->CntPhB -= pHandle->DTCompCnt;
    }

    if ( pHandle->Ic > 0 )
 8008d82:	f9b0 104c 	ldrsh.w	r1, [r0, #76]	@ 0x4c
      pHandle->CntPhB += pHandle->DTCompCnt;
 8008d86:	bfcc      	ite	gt
 8008d88:	191b      	addgt	r3, r3, r4
      pHandle->CntPhB -= pHandle->DTCompCnt;
 8008d8a:	1b1b      	suble	r3, r3, r4
    if ( pHandle->Ic > 0 )
 8008d8c:	2900      	cmp	r1, #0
      pHandle->CntPhB -= pHandle->DTCompCnt;
 8008d8e:	b29b      	uxth	r3, r3
    {
      pHandle->CntPhC += pHandle->DTCompCnt;
 8008d90:	bfcc      	ite	gt
 8008d92:	18a4      	addgt	r4, r4, r2
    }
    else
    {
      pHandle->CntPhC -= pHandle->DTCompCnt;
 8008d94:	1b12      	suble	r2, r2, r4
 8008d96:	8683      	strh	r3, [r0, #52]	@ 0x34
      pHandle->CntPhC += pHandle->DTCompCnt;
 8008d98:	bfcc      	ite	gt
 8008d9a:	86c4      	strhgt	r4, [r0, #54]	@ 0x36
      pHandle->CntPhC -= pHandle->DTCompCnt;
 8008d9c:	86c2      	strhle	r2, [r0, #54]	@ 0x36
    }
  }

  return ( pHandle->pFctSetADCSampPointSectX( pHandle ) );
 8008d9e:	6983      	ldr	r3, [r0, #24]
}
 8008da0:	b003      	add	sp, #12
 8008da2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  return ( pHandle->pFctSetADCSampPointSectX( pHandle ) );
 8008da6:	4718      	bx	r3
      if ( wX <= 0 )
 8008da8:	f1bc 0f00 	cmp.w	ip, #0
 8008dac:	dd3d      	ble.n	8008e2a <PWMC_SetPhaseVoltage+0x176>
        wTimePhB = wTimePhA + wZ / 131072;
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	bfb8      	it	lt
 8008db2:	f503 337f 	addlt.w	r3, r3, #261120	@ 0x3fc00
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 8008db6:	ebac 0e0e 	sub.w	lr, ip, lr
        wTimePhB = wTimePhA + wZ / 131072;
 8008dba:	bfb8      	it	lt
 8008dbc:	f203 33ff 	addwlt	r3, r3, #1023	@ 0x3ff
        wTimePhC = wTimePhB - wX / 131072;
 8008dc0:	f1bc 0200 	subs.w	r2, ip, #0
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 8008dc4:	eb04 41ae 	add.w	r1, r4, lr, asr #18
        wTimePhC = wTimePhB - wX / 131072;
 8008dc8:	bfb8      	it	lt
 8008dca:	f502 32ff 	addlt.w	r2, r2, #130560	@ 0x1fe00
        wTimePhB = wTimePhA + wZ / 131072;
 8008dce:	eb01 43a3 	add.w	r3, r1, r3, asr #18
        wTimePhC = wTimePhB - wX / 131072;
 8008dd2:	bfb8      	it	lt
 8008dd4:	f202 12ff 	addwlt	r2, r2, #511	@ 0x1ff
 8008dd8:	eba3 4262 	sub.w	r2, r3, r2, asr #17
        pHandle->lowDuty = wTimePhA;
 8008ddc:	fa1f fe81 	uxth.w	lr, r1
        pHandle->midDuty = wTimePhB;
 8008de0:	fa1f fc83 	uxth.w	ip, r3
        pHandle->highDuty = wTimePhC;
 8008de4:	b294      	uxth	r4, r2
 8008de6:	2500      	movs	r5, #0
 8008de8:	e7a6      	b.n	8008d38 <PWMC_SetPhaseVoltage+0x84>
    if ( wZ < 0 )
 8008dea:	1c5d      	adds	r5, r3, #1
 8008dec:	db5d      	blt.n	8008eaa <PWMC_SetPhaseVoltage+0x1f6>
      if ( wX <= 0 )
 8008dee:	f1bc 0f00 	cmp.w	ip, #0
 8008df2:	dd38      	ble.n	8008e66 <PWMC_SetPhaseVoltage+0x1b2>
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wX ) / ( int32_t )262144 );
 8008df4:	ebb1 010c 	subs.w	r1, r1, ip
 8008df8:	bf44      	itt	mi
 8008dfa:	f501 317f 	addmi.w	r1, r1, #261120	@ 0x3fc00
 8008dfe:	f201 31ff 	addwmi	r1, r1, #1023	@ 0x3ff
        wTimePhC = wTimePhA - wY / 131072;
 8008e02:	2a00      	cmp	r2, #0
 8008e04:	bfb8      	it	lt
 8008e06:	f502 327f 	addlt.w	r2, r2, #261120	@ 0x3fc00
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wX ) / ( int32_t )262144 );
 8008e0a:	eb04 41a1 	add.w	r1, r4, r1, asr #18
        wTimePhC = wTimePhA - wY / 131072;
 8008e0e:	bfb8      	it	lt
 8008e10:	f202 32ff 	addwlt	r2, r2, #1023	@ 0x3ff
 8008e14:	eba1 42a2 	sub.w	r2, r1, r2, asr #18
        wTimePhB = wTimePhC + wX / 131072;
 8008e18:	eb02 436c 	add.w	r3, r2, ip, asr #17
        pHandle->lowDuty = wTimePhB;
 8008e1c:	fa1f fe83 	uxth.w	lr, r3
        pHandle->midDuty = wTimePhC;
 8008e20:	fa1f fc82 	uxth.w	ip, r2
        pHandle->highDuty = wTimePhA;
 8008e24:	b28c      	uxth	r4, r1
 8008e26:	2502      	movs	r5, #2
 8008e28:	e786      	b.n	8008d38 <PWMC_SetPhaseVoltage+0x84>
        wTimePhC = wTimePhA - wY / 131072;
 8008e2a:	2a00      	cmp	r2, #0
 8008e2c:	bfb8      	it	lt
 8008e2e:	f502 327f 	addlt.w	r2, r2, #261120	@ 0x3fc00
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wX ) / ( int32_t )262144 );
 8008e32:	eba1 010c 	sub.w	r1, r1, ip
        wTimePhC = wTimePhA - wY / 131072;
 8008e36:	bfb8      	it	lt
 8008e38:	f202 32ff 	addwlt	r2, r2, #1023	@ 0x3ff
        wTimePhB = wTimePhC + wX / 131072;
 8008e3c:	f1bc 0300 	subs.w	r3, ip, #0
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wX ) / ( int32_t )262144 );
 8008e40:	eb04 41a1 	add.w	r1, r4, r1, asr #18
        wTimePhB = wTimePhC + wX / 131072;
 8008e44:	bfb8      	it	lt
 8008e46:	f503 33ff 	addlt.w	r3, r3, #130560	@ 0x1fe00
        wTimePhC = wTimePhA - wY / 131072;
 8008e4a:	eba1 42a2 	sub.w	r2, r1, r2, asr #18
        wTimePhB = wTimePhC + wX / 131072;
 8008e4e:	bfb8      	it	lt
 8008e50:	f203 13ff 	addwlt	r3, r3, #511	@ 0x1ff
 8008e54:	eb02 4363 	add.w	r3, r2, r3, asr #17
        pHandle->lowDuty = wTimePhA;
 8008e58:	fa1f fe81 	uxth.w	lr, r1
        pHandle->midDuty = wTimePhC;
 8008e5c:	fa1f fc82 	uxth.w	ip, r2
        pHandle->highDuty = wTimePhB;
 8008e60:	b29c      	uxth	r4, r3
 8008e62:	2505      	movs	r5, #5
 8008e64:	e768      	b.n	8008d38 <PWMC_SetPhaseVoltage+0x84>
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 8008e66:	ebbc 0e0e 	subs.w	lr, ip, lr
 8008e6a:	bf44      	itt	mi
 8008e6c:	f50e 3e7f 	addmi.w	lr, lr, #261120	@ 0x3fc00
 8008e70:	f20e 3eff 	addwmi	lr, lr, #1023	@ 0x3ff
        wTimePhB = wTimePhA + wZ / 131072;
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	bfbc      	itt	lt
 8008e78:	f503 337f 	addlt.w	r3, r3, #261120	@ 0x3fc00
 8008e7c:	f203 33ff 	addwlt	r3, r3, #1023	@ 0x3ff
        wTimePhC = wTimePhB - wX / 131072;
 8008e80:	f1bc 0200 	subs.w	r2, ip, #0
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 8008e84:	eb04 41ae 	add.w	r1, r4, lr, asr #18
        wTimePhC = wTimePhB - wX / 131072;
 8008e88:	bfb8      	it	lt
 8008e8a:	f502 32ff 	addlt.w	r2, r2, #130560	@ 0x1fe00
        wTimePhB = wTimePhA + wZ / 131072;
 8008e8e:	eb01 43a3 	add.w	r3, r1, r3, asr #18
        wTimePhC = wTimePhB - wX / 131072;
 8008e92:	bfb8      	it	lt
 8008e94:	f202 12ff 	addwlt	r2, r2, #511	@ 0x1ff
 8008e98:	eba3 4262 	sub.w	r2, r3, r2, asr #17
        pHandle->lowDuty = wTimePhC;
 8008e9c:	fa1f fe82 	uxth.w	lr, r2
        pHandle->midDuty = wTimePhB;
 8008ea0:	fa1f fc83 	uxth.w	ip, r3
        pHandle->highDuty = wTimePhA;
 8008ea4:	b28c      	uxth	r4, r1
 8008ea6:	2503      	movs	r5, #3
 8008ea8:	e746      	b.n	8008d38 <PWMC_SetPhaseVoltage+0x84>
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 8008eaa:	ebb1 010e 	subs.w	r1, r1, lr
 8008eae:	bf44      	itt	mi
 8008eb0:	f501 317f 	addmi.w	r1, r1, #261120	@ 0x3fc00
 8008eb4:	f201 31ff 	addwmi	r1, r1, #1023	@ 0x3ff
      wTimePhB = wTimePhA + wZ / 131072;
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	bfbc      	itt	lt
 8008ebc:	f503 337f 	addlt.w	r3, r3, #261120	@ 0x3fc00
 8008ec0:	f203 33ff 	addwlt	r3, r3, #1023	@ 0x3ff
      wTimePhC = wTimePhA - wY / 131072;
 8008ec4:	2a00      	cmp	r2, #0
 8008ec6:	bfb8      	it	lt
 8008ec8:	f502 327f 	addlt.w	r2, r2, #261120	@ 0x3fc00
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 8008ecc:	eb04 41a1 	add.w	r1, r4, r1, asr #18
      wTimePhC = wTimePhA - wY / 131072;
 8008ed0:	bfb8      	it	lt
 8008ed2:	f202 32ff 	addwlt	r2, r2, #1023	@ 0x3ff
      wTimePhB = wTimePhA + wZ / 131072;
 8008ed6:	eb01 43a3 	add.w	r3, r1, r3, asr #18
      wTimePhC = wTimePhA - wY / 131072;
 8008eda:	eba1 42a2 	sub.w	r2, r1, r2, asr #18
      pHandle->lowDuty = wTimePhC;
 8008ede:	fa1f fe82 	uxth.w	lr, r2
      pHandle->midDuty = wTimePhA;
 8008ee2:	fa1f fc81 	uxth.w	ip, r1
      pHandle->highDuty = wTimePhB;
 8008ee6:	b29c      	uxth	r4, r3
 8008ee8:	2504      	movs	r5, #4
 8008eea:	e725      	b.n	8008d38 <PWMC_SetPhaseVoltage+0x84>

08008eec <PWMC_SwitchOffPWM>:
  * @brief  Switches PWM generation off, inactivating the outputs.
  * @param  pHandle Handle on the target instance of the PWMC component
  */
__weak void PWMC_SwitchOffPWM( PWMC_Handle_t * pHandle )
{
  pHandle->pFctSwitchOffPwm( pHandle );
 8008eec:	6883      	ldr	r3, [r0, #8]
 8008eee:	4718      	bx	r3

08008ef0 <PWMC_CurrentReadingCalibr>:
  *         #CRC_EXEC to execute the offset calibration.
  * @retval true if the current calibration has been completed, false if it is
  *         still ongoing.
  */
__weak bool PWMC_CurrentReadingCalibr( PWMC_Handle_t * pHandle, CRCAction_t action )
{
 8008ef0:	b510      	push	{r4, lr}
 8008ef2:	4604      	mov	r4, r0
  bool retVal = false;
  if ( action == CRC_START )
 8008ef4:	b179      	cbz	r1, 8008f16 <PWMC_CurrentReadingCalibr+0x26>
    {
      pHandle->pFctCurrReadingCalib( pHandle );
      retVal = true;
    }
  }
  else if ( action == CRC_EXEC )
 8008ef6:	2901      	cmp	r1, #1
 8008ef8:	d001      	beq.n	8008efe <PWMC_CurrentReadingCalibr+0xe>
  bool retVal = false;
 8008efa:	2000      	movs	r0, #0
  }
  else
  {
  }
  return retVal;
}
 8008efc:	bd10      	pop	{r4, pc}
    if ( pHandle->OffCalibrWaitTimeCounter > 0u )
 8008efe:	f8b0 3044 	ldrh.w	r3, [r0, #68]	@ 0x44
 8008f02:	b19b      	cbz	r3, 8008f2c <PWMC_CurrentReadingCalibr+0x3c>
      pHandle->OffCalibrWaitTimeCounter--;
 8008f04:	3b01      	subs	r3, #1
 8008f06:	b29b      	uxth	r3, r3
 8008f08:	f8a0 3044 	strh.w	r3, [r0, #68]	@ 0x44
      if ( pHandle->OffCalibrWaitTimeCounter == 0u )
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d1f4      	bne.n	8008efa <PWMC_CurrentReadingCalibr+0xa>
        pHandle->pFctCurrReadingCalib( pHandle );
 8008f10:	6903      	ldr	r3, [r0, #16]
 8008f12:	4798      	blx	r3
        retVal = true;
 8008f14:	e00a      	b.n	8008f2c <PWMC_CurrentReadingCalibr+0x3c>
    PWMC_SwitchOffPWM( pHandle );
 8008f16:	f7ff ffe9 	bl	8008eec <PWMC_SwitchOffPWM>
    pHandle->OffCalibrWaitTimeCounter = pHandle->OffCalibrWaitTicks;
 8008f1a:	f8b4 3052 	ldrh.w	r3, [r4, #82]	@ 0x52
 8008f1e:	f8a4 3044 	strh.w	r3, [r4, #68]	@ 0x44
    if ( pHandle->OffCalibrWaitTicks == 0u )
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d1e9      	bne.n	8008efa <PWMC_CurrentReadingCalibr+0xa>
      pHandle->pFctCurrReadingCalib( pHandle );
 8008f26:	6923      	ldr	r3, [r4, #16]
 8008f28:	4620      	mov	r0, r4
 8008f2a:	4798      	blx	r3
      retVal = true;
 8008f2c:	2001      	movs	r0, #1
}
 8008f2e:	bd10      	pop	{r4, pc}

08008f30 <PWMC_CheckOverCurrent>:
/** @brief Returns #MC_BREAK_IN if an over current condition was detected on the power stage
 *         controlled by the PWMC component pointed by  @p pHandle, since the last call to this function;
 *         returns #MC_NO_FAULTS otherwise. */
__weak uint16_t PWMC_CheckOverCurrent( PWMC_Handle_t * pHandle )
{
  return pHandle->pFctIsOverCurrentOccurred( pHandle );
 8008f30:	69c3      	ldr	r3, [r0, #28]
 8008f32:	4718      	bx	r3

08008f34 <RVBS_Clear>:
__weak void RVBS_Clear( RDivider_Handle_t * pHandle )
{
  uint16_t aux;
  uint16_t index;

  aux = ( pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold ) / 2u;
 8008f34:	f8b0 c01a 	ldrh.w	ip, [r0, #26]
 8008f38:	8b82      	ldrh	r2, [r0, #28]
  for ( index = 0u; index < pHandle->LowPassFilterBW; index++ )
 8008f3a:	8b03      	ldrh	r3, [r0, #24]
  aux = ( pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold ) / 2u;
 8008f3c:	4494      	add	ip, r2
 8008f3e:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
{
 8008f42:	b430      	push	{r4, r5}
 8008f44:	2500      	movs	r5, #0
 8008f46:	f36c 050f 	bfi	r5, ip, #0, #16
 8008f4a:	f36c 451f 	bfi	r5, ip, #16, #16
  for ( index = 0u; index < pHandle->LowPassFilterBW; index++ )
 8008f4e:	b14b      	cbz	r3, 8008f64 <RVBS_Clear+0x30>
  {
    pHandle->aBuffer[index] = aux;
 8008f50:	6a04      	ldr	r4, [r0, #32]
 8008f52:	2300      	movs	r3, #0
 8008f54:	b29a      	uxth	r2, r3
  for ( index = 0u; index < pHandle->LowPassFilterBW; index++ )
 8008f56:	3301      	adds	r3, #1
    pHandle->aBuffer[index] = aux;
 8008f58:	f824 c012 	strh.w	ip, [r4, r2, lsl #1]
  for ( index = 0u; index < pHandle->LowPassFilterBW; index++ )
 8008f5c:	8b01      	ldrh	r1, [r0, #24]
 8008f5e:	b29a      	uxth	r2, r3
 8008f60:	4291      	cmp	r1, r2
 8008f62:	d8f7      	bhi.n	8008f54 <RVBS_Clear+0x20>
  }
  pHandle->_Super.LatestConv = aux;
  pHandle->_Super.AvBusVoltage_d = aux;
  pHandle->index = 0;
 8008f64:	2300      	movs	r3, #0
  pHandle->_Super.LatestConv = aux;
 8008f66:	6045      	str	r5, [r0, #4]
  pHandle->index = 0;
 8008f68:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
}
 8008f6c:	bc30      	pop	{r4, r5}
 8008f6e:	4770      	bx	lr

08008f70 <RVBS_Init>:
{
 8008f70:	b510      	push	{r4, lr}
 8008f72:	4604      	mov	r4, r0
  pHandle->convHandle = RCM_RegisterRegConv(&pHandle->VbusRegConv);
 8008f74:	300c      	adds	r0, #12
 8008f76:	f7f9 fd77 	bl	8002a68 <RCM_RegisterRegConv>
 8008f7a:	f884 0026 	strb.w	r0, [r4, #38]	@ 0x26
  RVBS_Clear( pHandle );
 8008f7e:	4620      	mov	r0, r4
 8008f80:	f7ff ffd8 	bl	8008f34 <RVBS_Clear>
}
 8008f84:	bd10      	pop	{r4, pc}
 8008f86:	bf00      	nop

08008f88 <RVBS_CheckFaultState>:
  */
__weak uint16_t RVBS_CheckFaultState( RDivider_Handle_t * pHandle )
{
  uint16_t fault;

  if ( pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold )
 8008f88:	88c3      	ldrh	r3, [r0, #6]
 8008f8a:	8b42      	ldrh	r2, [r0, #26]
 8008f8c:	429a      	cmp	r2, r3
 8008f8e:	d306      	bcc.n	8008f9e <RVBS_CheckFaultState+0x16>
  {
    fault = MC_OVER_VOLT;
  }
  else if ( pHandle->_Super.AvBusVoltage_d < pHandle->UnderVoltageThreshold )
 8008f90:	8b80      	ldrh	r0, [r0, #28]
 8008f92:	4298      	cmp	r0, r3
 8008f94:	bf94      	ite	ls
 8008f96:	2000      	movls	r0, #0
 8008f98:	2001      	movhi	r0, #1
 8008f9a:	0080      	lsls	r0, r0, #2
 8008f9c:	4770      	bx	lr
    fault = MC_OVER_VOLT;
 8008f9e:	2002      	movs	r0, #2
  else
  {
    fault = MC_NO_ERROR;
  }
  return fault;
}
 8008fa0:	4770      	bx	lr
 8008fa2:	bf00      	nop

08008fa4 <RVBS_CalcAvVbus>:
{
 8008fa4:	b570      	push	{r4, r5, r6, lr}
 8008fa6:	4604      	mov	r4, r0
  hAux = RCM_ExecRegularConv(pHandle->convHandle);
 8008fa8:	f890 0026 	ldrb.w	r0, [r0, #38]	@ 0x26
 8008fac:	f7f9 fe36 	bl	8002c1c <RCM_ExecRegularConv>
  if ( hAux != 0xFFFF )
 8008fb0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008fb4:	4298      	cmp	r0, r3
 8008fb6:	d01e      	beq.n	8008ff6 <RVBS_CalcAvVbus+0x52>
    pHandle->aBuffer[pHandle->index] = hAux;
 8008fb8:	6a26      	ldr	r6, [r4, #32]
 8008fba:	f894 c025 	ldrb.w	ip, [r4, #37]	@ 0x25
 8008fbe:	f826 001c 	strh.w	r0, [r6, ip, lsl #1]
    for ( i = 0; i < pHandle->LowPassFilterBW; i++ )
 8008fc2:	8b25      	ldrh	r5, [r4, #24]
 8008fc4:	b1e5      	cbz	r5, 8009000 <RVBS_CalcAvVbus+0x5c>
 8008fc6:	2300      	movs	r3, #0
    wtemp = 0;
 8008fc8:	461a      	mov	r2, r3
      wtemp += pHandle->aBuffer[i];
 8008fca:	f836 1013 	ldrh.w	r1, [r6, r3, lsl #1]
    for ( i = 0; i < pHandle->LowPassFilterBW; i++ )
 8008fce:	3301      	adds	r3, #1
 8008fd0:	b2db      	uxtb	r3, r3
 8008fd2:	42ab      	cmp	r3, r5
      wtemp += pHandle->aBuffer[i];
 8008fd4:	440a      	add	r2, r1
    for ( i = 0; i < pHandle->LowPassFilterBW; i++ )
 8008fd6:	d3f8      	bcc.n	8008fca <RVBS_CalcAvVbus+0x26>
    wtemp /= pHandle->LowPassFilterBW;
 8008fd8:	fbb2 f2f5 	udiv	r2, r2, r5
    if ( pHandle->index < pHandle->LowPassFilterBW - 1 )
 8008fdc:	1e6b      	subs	r3, r5, #1
 8008fde:	459c      	cmp	ip, r3
      pHandle->index++;
 8008fe0:	bfb4      	ite	lt
 8008fe2:	f10c 0c01 	addlt.w	ip, ip, #1
      pHandle->index = 0;
 8008fe6:	2300      	movge	r3, #0
    pHandle->_Super.LatestConv = hAux;
 8008fe8:	80a0      	strh	r0, [r4, #4]
    pHandle->_Super.AvBusVoltage_d = ( uint16_t )wtemp;
 8008fea:	80e2      	strh	r2, [r4, #6]
      pHandle->index++;
 8008fec:	bfb4      	ite	lt
 8008fee:	f884 c025 	strblt.w	ip, [r4, #37]	@ 0x25
      pHandle->index = 0;
 8008ff2:	f884 3025 	strbge.w	r3, [r4, #37]	@ 0x25
  pHandle->_Super.FaultState = RVBS_CheckFaultState( pHandle );
 8008ff6:	4620      	mov	r0, r4
 8008ff8:	f7ff ffc6 	bl	8008f88 <RVBS_CheckFaultState>
 8008ffc:	8120      	strh	r0, [r4, #8]
}
 8008ffe:	bd70      	pop	{r4, r5, r6, pc}
    wtemp /= pHandle->LowPassFilterBW;
 8009000:	deff      	udf	#255	@ 0xff
 8009002:	bf00      	nop

08009004 <REMNG_Init>:
  * @retval none.
  */
void REMNG_Init( RampExtMngr_Handle_t * pHandle )
{
  pHandle->Ext = 0;
  pHandle->TargetFinal = 0;
 8009004:	2300      	movs	r3, #0
  pHandle->RampRemainingStep = 0u;
  pHandle->IncDecAmount = 0;
  pHandle->ScalingFactor = 1u;
 8009006:	2201      	movs	r2, #1
  pHandle->TargetFinal = 0;
 8009008:	e9c0 3301 	strd	r3, r3, [r0, #4]
  pHandle->IncDecAmount = 0;
 800900c:	e9c0 3303 	strd	r3, r3, [r0, #12]
  pHandle->ScalingFactor = 1u;
 8009010:	6142      	str	r2, [r0, #20]

#ifdef FASTDIV
  FD_Init( & ( pHandle->fd ) );
#endif

}
 8009012:	4770      	bx	lr

08009014 <RUC_SetPhaseDurationms>:
  *         This parameter must be set in millisecond.
  *  @retval none
  */
__weak void RUC_SetPhaseDurationms( RevUpCtrl_Handle_t * pHandle, uint8_t bPhase, uint16_t hDurationms )
{
  pHandle->ParamsData[bPhase].hDurationms = hDurationms;
 8009014:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8009018:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 800901c:	8182      	strh	r2, [r0, #12]
}
 800901e:	4770      	bx	lr

08009020 <RUC_SetPhaseFinalMecSpeedUnit>:
  *  @retval none
  */
__weak void RUC_SetPhaseFinalMecSpeedUnit( RevUpCtrl_Handle_t * pHandle, uint8_t bPhase,
                                    int16_t hFinalMecSpeedUnit )
{
  pHandle->ParamsData[bPhase].hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 8009020:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8009024:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 8009028:	81c2      	strh	r2, [r0, #14]
}
 800902a:	4770      	bx	lr

0800902c <RUC_SetPhaseFinalTorque>:
  * @param  hFinalTorque: new targetted motor torque.
  *  @retval none
  */
__weak void RUC_SetPhaseFinalTorque( RevUpCtrl_Handle_t * pHandle, uint8_t bPhase, int16_t hFinalTorque )
{
  pHandle->ParamsData[bPhase].hFinalTorque = hFinalTorque;
 800902c:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8009030:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 8009034:	8202      	strh	r2, [r0, #16]
}
 8009036:	4770      	bx	lr

08009038 <RUC_GetPhaseDurationms>:
  *         This parameter must be a number between 0 and 6.
  *  @retval Returns duration used in selected phase.
  */
__weak uint16_t RUC_GetPhaseDurationms( RevUpCtrl_Handle_t * pHandle, uint8_t bPhase )
{
  return ( ( uint16_t )pHandle->ParamsData[bPhase].hDurationms );
 8009038:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 800903c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
}
 8009040:	8980      	ldrh	r0, [r0, #12]
 8009042:	4770      	bx	lr

08009044 <RUC_GetPhaseFinalMecSpeedUnit>:
  *         This parameter must be a number between 0 and 6.
  *  @retval Returns targetted rotor speed set in selected phase.
  */
__weak int16_t RUC_GetPhaseFinalMecSpeedUnit( RevUpCtrl_Handle_t * pHandle, uint8_t bPhase )
{
  return ( ( int16_t )pHandle->ParamsData[bPhase].hFinalMecSpeedUnit );
 8009044:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8009048:	eb00 0081 	add.w	r0, r0, r1, lsl #2
}
 800904c:	f9b0 000e 	ldrsh.w	r0, [r0, #14]
 8009050:	4770      	bx	lr
 8009052:	bf00      	nop

08009054 <RUC_GetPhaseFinalTorque>:
  *         This parameter must be a number between 0 and 6.
  *  @retval Returns targetted motor torque set in selected phase.
  */
__weak int16_t RUC_GetPhaseFinalTorque( RevUpCtrl_Handle_t * pHandle, uint8_t bPhase )
{
  return ( ( int16_t )pHandle->ParamsData[bPhase].hFinalTorque );
 8009054:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8009058:	eb00 0081 	add.w	r0, r0, r1, lsl #2
}
 800905c:	f9b0 0010 	ldrsh.w	r0, [r0, #16]
 8009060:	4770      	bx	lr
 8009062:	bf00      	nop

08009064 <RUC_GetNumberOfPhases>:
  *  @retval Returns number of phases relative to the programmed revup.
  */
__weak uint8_t RUC_GetNumberOfPhases( RevUpCtrl_Handle_t * pHandle )
{
  return ( ( uint8_t )pHandle->bPhaseNbr );
}
 8009064:	f890 0048 	ldrb.w	r0, [r0, #72]	@ 0x48
 8009068:	4770      	bx	lr
 800906a:	bf00      	nop

0800906c <SPD_GetElAngle>:
  * @retval int16_t rotor electrical angle (s16degrees)
  */
__weak int16_t SPD_GetElAngle( SpeednPosFdbk_Handle_t * pHandle )
{
  return ( pHandle->hElAngle );
}
 800906c:	f9b0 0004 	ldrsh.w	r0, [r0, #4]
 8009070:	4770      	bx	lr
 8009072:	bf00      	nop

08009074 <SPD_GetAvrgMecSpeedUnit>:
  * @param  pHandle: handler of the current instance of the SpeednPosFdbk component
  */
__weak int16_t SPD_GetAvrgMecSpeedUnit( SpeednPosFdbk_Handle_t * pHandle )
{
  return ( pHandle->hAvrMecSpeedUnit );
}
 8009074:	f9b0 000c 	ldrsh.w	r0, [r0, #12]
 8009078:	4770      	bx	lr
 800907a:	bf00      	nop

0800907c <SPD_GetInstElSpeedDpp>:
  * @retval int16_t rotor instantaneous electrical speed (Dpp)
  */
__weak int16_t SPD_GetInstElSpeedDpp( SpeednPosFdbk_Handle_t * pHandle )
{
  return ( pHandle->InstantaneousElSpeedDpp );
}
 800907c:	f9b0 0010 	ldrsh.w	r0, [r0, #16]
 8009080:	4770      	bx	lr
 8009082:	bf00      	nop

08009084 <SPD_IsMecSpeedReliable>:
  int16_t hAux;

  bSpeedErrorNumber = pHandle->bSpeedErrorNumber;

  /* Compute absoulte value of mechanical speed */
  if ( *pMecSpeedUnit < 0 )
 8009084:	f9b1 c000 	ldrsh.w	ip, [r1]
{
 8009088:	4603      	mov	r3, r0
 800908a:	b510      	push	{r4, lr}
  {
    hAux = -( *pMecSpeedUnit );
 800908c:	fa1f f18c 	uxth.w	r1, ip
  if ( *pMecSpeedUnit < 0 )
 8009090:	f1bc 0f00 	cmp.w	ip, #0
    hAux = -( *pMecSpeedUnit );
 8009094:	bfb8      	it	lt
 8009096:	4249      	neglt	r1, r1
  if ( hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit )
  {
    SpeedError = true;
  }

  if ( hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit )
 8009098:	f8b3 e016 	ldrh.w	lr, [r3, #22]
  uint8_t bMaximumSpeedErrorsNumber = pHandle->bMaximumSpeedErrorsNumber;
 800909c:	78c0      	ldrb	r0, [r0, #3]
  bSpeedErrorNumber = pHandle->bSpeedErrorNumber;
 800909e:	781a      	ldrb	r2, [r3, #0]
  if ( hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit )
 80090a0:	8a9c      	ldrh	r4, [r3, #20]
  {
    SpeedError = true;
  }

  /* Compute absoulte value of mechanical acceleration */
  if ( pHandle->hMecAccelUnitP < 0 )
 80090a2:	f9b3 c012 	ldrsh.w	ip, [r3, #18]
    hAux = -( *pMecSpeedUnit );
 80090a6:	bfb8      	it	lt
 80090a8:	b289      	uxthlt	r1, r1
  if ( hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit )
 80090aa:	458e      	cmp	lr, r1
 80090ac:	d816      	bhi.n	80090dc <SPD_IsMecSpeedReliable+0x58>
  {
    hAux = -( pHandle->hMecAccelUnitP );
 80090ae:	fa1f fe8c 	uxth.w	lr, ip
  if ( pHandle->hMecAccelUnitP < 0 )
 80090b2:	f1bc 0f00 	cmp.w	ip, #0
    hAux = -( pHandle->hMecAccelUnitP );
 80090b6:	bfb8      	it	lt
 80090b8:	f1ce 0e00 	rsblt	lr, lr, #0
  else
  {
    hAbsMecAccelUnitP = ( uint16_t )( pHandle->hMecAccelUnitP );
  }

  if ( hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP )
 80090bc:	f8b3 c018 	ldrh.w	ip, [r3, #24]
    hAux = -( pHandle->hMecAccelUnitP );
 80090c0:	bfb8      	it	lt
 80090c2:	fa1f fe8e 	uxthlt.w	lr, lr
  if ( hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP )
 80090c6:	45f4      	cmp	ip, lr
 80090c8:	d308      	bcc.n	80090dc <SPD_IsMecSpeedReliable+0x58>
  {
    SpeedError = true;
  }

  if ( SpeedError == true )
 80090ca:	428c      	cmp	r4, r1
 80090cc:	d306      	bcc.n	80090dc <SPD_IsMecSpeedReliable+0x58>
      bSpeedErrorNumber++;
    }
  }
  else
  {
    if ( bSpeedErrorNumber < bMaximumSpeedErrorsNumber )
 80090ce:	4290      	cmp	r0, r2
 80090d0:	d809      	bhi.n	80090e6 <SPD_IsMecSpeedReliable+0x62>
    {
      bSpeedErrorNumber = 0u;
    }
  }

  if ( bSpeedErrorNumber == bMaximumSpeedErrorsNumber )
 80090d2:	1a10      	subs	r0, r2, r0
  {
    SpeedSensorReliability = false;
  }

  pHandle->bSpeedErrorNumber = bSpeedErrorNumber;
 80090d4:	701a      	strb	r2, [r3, #0]
  if ( bSpeedErrorNumber == bMaximumSpeedErrorsNumber )
 80090d6:	bf18      	it	ne
 80090d8:	2001      	movne	r0, #1

  return ( SpeedSensorReliability );
}
 80090da:	bd10      	pop	{r4, pc}
    if ( bSpeedErrorNumber < bMaximumSpeedErrorsNumber )
 80090dc:	4290      	cmp	r0, r2
 80090de:	d9f8      	bls.n	80090d2 <SPD_IsMecSpeedReliable+0x4e>
      bSpeedErrorNumber++;
 80090e0:	3201      	adds	r2, #1
 80090e2:	b2d2      	uxtb	r2, r2
 80090e4:	e7f5      	b.n	80090d2 <SPD_IsMecSpeedReliable+0x4e>
      bSpeedErrorNumber = 0u;
 80090e6:	2200      	movs	r2, #0
  pHandle->bSpeedErrorNumber = bSpeedErrorNumber;
 80090e8:	701a      	strb	r2, [r3, #0]
  bool SpeedSensorReliability = true;
 80090ea:	2001      	movs	r0, #1
}
 80090ec:	bd10      	pop	{r4, pc}
 80090ee:	bf00      	nop

080090f0 <SPD_GetS16Speed>:
  * @retval int16_t The average mechanical rotor speed expressed in "S16Speed".
  */
__weak int16_t SPD_GetS16Speed( SpeednPosFdbk_Handle_t * pHandle )
{
  int32_t wAux = ( int32_t ) pHandle->hAvrMecSpeedUnit;
  wAux *= INT16_MAX;
 80090f0:	f9b0 300c 	ldrsh.w	r3, [r0, #12]
  wAux /= ( int16_t ) pHandle->hMaxReliableMecSpeedUnit;
 80090f4:	f9b0 2014 	ldrsh.w	r2, [r0, #20]
  wAux *= INT16_MAX;
 80090f8:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
  wAux /= ( int16_t ) pHandle->hMaxReliableMecSpeedUnit;
 80090fc:	fb93 f0f2 	sdiv	r0, r3, r2
  return ( int16_t )wAux;
}
 8009100:	b200      	sxth	r0, r0
 8009102:	4770      	bx	lr

08009104 <STC_Init>:
{

  pHandle->PISpeed = pPI;
  pHandle->SPD = SPD_Handle;
  pHandle->Mode = pHandle->ModeDefault;
  pHandle->SpeedRefUnitExt = ( int32_t )pHandle->MecSpeedRefUnitDefault * 65536;
 8009104:	f9b0 c02c 	ldrsh.w	ip, [r0, #44]	@ 0x2c
  pHandle->PISpeed = pPI;
 8009108:	6101      	str	r1, [r0, #16]
  pHandle->TorqueRef = ( int32_t )pHandle->TorqueRefDefault * 65536;
 800910a:	f9b0 102e 	ldrsh.w	r1, [r0, #46]	@ 0x2e
  pHandle->SPD = SPD_Handle;
 800910e:	6142      	str	r2, [r0, #20]
{
 8009110:	b410      	push	{r4}
  pHandle->Mode = pHandle->ModeDefault;
 8009112:	f890 402a 	ldrb.w	r4, [r0, #42]	@ 0x2a
 8009116:	7004      	strb	r4, [r0, #0]
  pHandle->TargetFinal = 0;
 8009118:	2300      	movs	r3, #0
  pHandle->SpeedRefUnitExt = ( int32_t )pHandle->MecSpeedRefUnitDefault * 65536;
 800911a:	ea4f 440c 	mov.w	r4, ip, lsl #16
  pHandle->TorqueRef = ( int32_t )pHandle->TorqueRefDefault * 65536;
 800911e:	0409      	lsls	r1, r1, #16
 8009120:	e9c0 4101 	strd	r4, r1, [r0, #4]
  pHandle->TargetFinal = 0;
 8009124:	8043      	strh	r3, [r0, #2]
  pHandle->RampRemainingStep = 0u;
  pHandle->IncDecAmount = 0;
}
 8009126:	f85d 4b04 	ldr.w	r4, [sp], #4
  pHandle->RampRemainingStep = 0u;
 800912a:	60c3      	str	r3, [r0, #12]
  pHandle->IncDecAmount = 0;
 800912c:	6183      	str	r3, [r0, #24]
}
 800912e:	4770      	bx	lr

08009130 <STC_GetSpeedSensor>:
  * @retval SpeednPosFdbk_Handle_t speed sensor utilized by the FOC.
  */
__weak SpeednPosFdbk_Handle_t * STC_GetSpeedSensor( SpeednTorqCtrl_Handle_t * pHandle )
{
  return ( pHandle->SPD );
}
 8009130:	6940      	ldr	r0, [r0, #20]
 8009132:	4770      	bx	lr

08009134 <STC_Clear>:
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  * @retval none.
  */
__weak void STC_Clear( SpeednTorqCtrl_Handle_t * pHandle )
{
  if ( pHandle->Mode == STC_SPEED_MODE )
 8009134:	7803      	ldrb	r3, [r0, #0]
 8009136:	2b01      	cmp	r3, #1
 8009138:	d000      	beq.n	800913c <STC_Clear+0x8>
  {
    PID_SetIntegralTerm( pHandle->PISpeed, 0 );
  }
}
 800913a:	4770      	bx	lr
    PID_SetIntegralTerm( pHandle->PISpeed, 0 );
 800913c:	6900      	ldr	r0, [r0, #16]
 800913e:	2100      	movs	r1, #0
 8009140:	f7ff bcdc 	b.w	8008afc <PID_SetIntegralTerm>

08009144 <STC_GetMecSpeedRefUnit>:
  * @retval int16_t current mechanical rotor speed reference expressed in tenths
  *         of HZ.
  */
__weak int16_t STC_GetMecSpeedRefUnit( SpeednTorqCtrl_Handle_t * pHandle )
{
  return ( ( int16_t )( pHandle->SpeedRefUnitExt / 65536 ) );
 8009144:	6840      	ldr	r0, [r0, #4]
 8009146:	2800      	cmp	r0, #0
 8009148:	bfbc      	itt	lt
 800914a:	f500 407f 	addlt.w	r0, r0, #65280	@ 0xff00
 800914e:	30ff      	addlt	r0, #255	@ 0xff
}
 8009150:	1400      	asrs	r0, r0, #16
 8009152:	4770      	bx	lr

08009154 <STC_GetTorqueRef>:
  * @retval int16_t current motor torque reference. This value represents
  *         actually the Iq current expressed in digit.
  */
__weak int16_t STC_GetTorqueRef( SpeednTorqCtrl_Handle_t * pHandle )
{
  return ( ( int16_t )( pHandle->TorqueRef / 65536 ) );
 8009154:	6880      	ldr	r0, [r0, #8]
 8009156:	2800      	cmp	r0, #0
 8009158:	bfbc      	itt	lt
 800915a:	f500 407f 	addlt.w	r0, r0, #65280	@ 0xff00
 800915e:	30ff      	addlt	r0, #255	@ 0xff
}
 8009160:	1400      	asrs	r0, r0, #16
 8009162:	4770      	bx	lr

08009164 <STC_SetControlMode>:
  * @retval none
  */
__weak void STC_SetControlMode( SpeednTorqCtrl_Handle_t * pHandle, STC_Modality_t bMode )
{
  pHandle->Mode = bMode;
  pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp. */
 8009164:	2300      	movs	r3, #0
  pHandle->Mode = bMode;
 8009166:	7001      	strb	r1, [r0, #0]
  pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp. */
 8009168:	60c3      	str	r3, [r0, #12]
}
 800916a:	4770      	bx	lr

0800916c <STC_ExecRamp>:
  *         application torque or below min application speed depending on
  *         current modality of TSC) in this case the command is ignored and the
  *         previous ramp is not interrupted, otherwise it returns true.
  */
__weak bool STC_ExecRamp( SpeednTorqCtrl_Handle_t * pHandle, int16_t hTargetFinal, uint32_t hDurationms )
{
 800916c:	b570      	push	{r4, r5, r6, lr}
  uint32_t wAux;
  int32_t wAux1;
  int16_t hCurrentReference;

  /* Check if the hTargetFinal is out of the bound of application. */
  if ( pHandle->Mode == STC_TORQUE_MODE )
 800916e:	7803      	ldrb	r3, [r0, #0]
{
 8009170:	4604      	mov	r4, r0
 8009172:	460d      	mov	r5, r1
 8009174:	4616      	mov	r6, r2
  if ( pHandle->Mode == STC_TORQUE_MODE )
 8009176:	b31b      	cbz	r3, 80091c0 <STC_ExecRamp+0x54>
    }
#endif
  }
  else
  {
    hCurrentReference = ( int16_t )( pHandle->SpeedRefUnitExt / 65536 );
 8009178:	6840      	ldr	r0, [r0, #4]

#ifdef CHECK_BOUNDARY
    if ( ( int32_t )hTargetFinal > ( int32_t )pHandle->MaxAppPositiveMecSpeedUnit )
 800917a:	8be3      	ldrh	r3, [r4, #30]
    hCurrentReference = ( int16_t )( pHandle->SpeedRefUnitExt / 65536 );
 800917c:	2800      	cmp	r0, #0
 800917e:	bfbc      	itt	lt
 8009180:	f500 407f 	addlt.w	r0, r0, #65280	@ 0xff00
 8009184:	30ff      	addlt	r0, #255	@ 0xff
    if ( ( int32_t )hTargetFinal > ( int32_t )pHandle->MaxAppPositiveMecSpeedUnit )
 8009186:	4299      	cmp	r1, r3
    hCurrentReference = ( int16_t )( pHandle->SpeedRefUnitExt / 65536 );
 8009188:	ea4f 4020 	mov.w	r0, r0, asr #16
    if ( ( int32_t )hTargetFinal > ( int32_t )pHandle->MaxAppPositiveMecSpeedUnit )
 800918c:	dd01      	ble.n	8009192 <STC_ExecRamp+0x26>
 800918e:	2000      	movs	r0, #0
      pHandle->IncDecAmount = wAux1;
    }
  }

  return AllowedRange;
}
 8009190:	bd70      	pop	{r4, r5, r6, pc}
    else if ( hTargetFinal < pHandle->MinAppNegativeMecSpeedUnit )
 8009192:	f9b4 3024 	ldrsh.w	r3, [r4, #36]	@ 0x24
 8009196:	428b      	cmp	r3, r1
 8009198:	dcf9      	bgt.n	800918e <STC_ExecRamp+0x22>
    else if ( ( int32_t )hTargetFinal < ( int32_t )pHandle->MinAppPositiveMecSpeedUnit )
 800919a:	8c23      	ldrh	r3, [r4, #32]
 800919c:	4299      	cmp	r1, r3
 800919e:	da03      	bge.n	80091a8 <STC_ExecRamp+0x3c>
      if ( hTargetFinal > pHandle->MaxAppNegativeMecSpeedUnit )
 80091a0:	f9b4 3022 	ldrsh.w	r3, [r4, #34]	@ 0x22
 80091a4:	428b      	cmp	r3, r1
 80091a6:	dbf2      	blt.n	800918e <STC_ExecRamp+0x22>
    if ( hDurationms == 0u )
 80091a8:	b9a6      	cbnz	r6, 80091d4 <STC_ExecRamp+0x68>
      if ( pHandle->Mode == STC_SPEED_MODE )
 80091aa:	7823      	ldrb	r3, [r4, #0]
        pHandle->SpeedRefUnitExt = ( int32_t )hTargetFinal * 65536;
 80091ac:	042d      	lsls	r5, r5, #16
      if ( pHandle->Mode == STC_SPEED_MODE )
 80091ae:	2b01      	cmp	r3, #1
        pHandle->SpeedRefUnitExt = ( int32_t )hTargetFinal * 65536;
 80091b0:	bf0c      	ite	eq
 80091b2:	6065      	streq	r5, [r4, #4]
        pHandle->TorqueRef = ( int32_t )hTargetFinal * 65536;
 80091b4:	60a5      	strne	r5, [r4, #8]
      pHandle->IncDecAmount = 0;
 80091b6:	2000      	movs	r0, #0
      pHandle->IncDecAmount = wAux1;
 80091b8:	61a0      	str	r0, [r4, #24]
      pHandle->RampRemainingStep++;
 80091ba:	60e6      	str	r6, [r4, #12]
      pHandle->IncDecAmount = wAux1;
 80091bc:	2001      	movs	r0, #1
}
 80091be:	bd70      	pop	{r4, r5, r6, pc}
    hCurrentReference = STC_GetTorqueRef( pHandle );
 80091c0:	f7ff ffc8 	bl	8009154 <STC_GetTorqueRef>
    if ( ( int32_t )hTargetFinal > ( int32_t )pHandle->MaxPositiveTorque )
 80091c4:	8ce3      	ldrh	r3, [r4, #38]	@ 0x26
 80091c6:	42ab      	cmp	r3, r5
 80091c8:	dbe1      	blt.n	800918e <STC_ExecRamp+0x22>
    if ( ( int32_t )hTargetFinal < ( int32_t )pHandle->MinNegativeTorque )
 80091ca:	f9b4 3028 	ldrsh.w	r3, [r4, #40]	@ 0x28
 80091ce:	42ab      	cmp	r3, r5
 80091d0:	dcdd      	bgt.n	800918e <STC_ExecRamp+0x22>
 80091d2:	e7e9      	b.n	80091a8 <STC_ExecRamp+0x3c>
      wAux = ( uint32_t )hDurationms * ( uint32_t )pHandle->STCFrequencyHz;
 80091d4:	8ba3      	ldrh	r3, [r4, #28]
      wAux /= 1000u;
 80091d6:	4a06      	ldr	r2, [pc, #24]	@ (80091f0 <STC_ExecRamp+0x84>)
      pHandle->TargetFinal = hTargetFinal;
 80091d8:	8065      	strh	r5, [r4, #2]
      wAux = ( uint32_t )hDurationms * ( uint32_t )pHandle->STCFrequencyHz;
 80091da:	fb06 f303 	mul.w	r3, r6, r3
      wAux /= 1000u;
 80091de:	fba2 2303 	umull	r2, r3, r2, r3
      wAux1 = ( ( int32_t )hTargetFinal - ( int32_t )hCurrentReference ) * 65536;
 80091e2:	1a28      	subs	r0, r5, r0
      wAux /= 1000u;
 80091e4:	099b      	lsrs	r3, r3, #6
      pHandle->RampRemainingStep++;
 80091e6:	1c5e      	adds	r6, r3, #1
      wAux1 = ( ( int32_t )hTargetFinal - ( int32_t )hCurrentReference ) * 65536;
 80091e8:	0400      	lsls	r0, r0, #16
      wAux1 /= ( int32_t )pHandle->RampRemainingStep;
 80091ea:	fb90 f0f6 	sdiv	r0, r0, r6
      pHandle->IncDecAmount = wAux1;
 80091ee:	e7e3      	b.n	80091b8 <STC_ExecRamp+0x4c>
 80091f0:	10624dd3 	.word	0x10624dd3

080091f4 <STC_StopRamp>:
  * @retval none
  */
__weak void STC_StopRamp( SpeednTorqCtrl_Handle_t * pHandle )
{

  pHandle->RampRemainingStep = 0u;
 80091f4:	2300      	movs	r3, #0
 80091f6:	60c3      	str	r3, [r0, #12]
  pHandle->IncDecAmount = 0;
 80091f8:	6183      	str	r3, [r0, #24]
}
 80091fa:	4770      	bx	lr

080091fc <STC_CalcTorqueReference>:
  *         To convert current expressed in Amps to current expressed in digit
  *         is possible to use the formula:
  *         Current(digit) = [Current(Amp) * 65536 * Rshunt * Aop]  /  Vdd micro
  */
__weak int16_t STC_CalcTorqueReference( SpeednTorqCtrl_Handle_t * pHandle )
{
 80091fc:	b570      	push	{r4, r5, r6, lr}
  int16_t hTorqueReference = 0;
  int16_t hMeasuredSpeed;
  int16_t hTargetSpeed;
  int16_t hError;

  if ( pHandle->Mode == STC_TORQUE_MODE )
 80091fe:	7802      	ldrb	r2, [r0, #0]
    wCurrentReference = pHandle->SpeedRefUnitExt;
  }

  /* Update the speed reference or the torque reference according to the mode
     and terminates the ramp if needed. */
  if ( pHandle->RampRemainingStep > 1u )
 8009200:	68c3      	ldr	r3, [r0, #12]
{
 8009202:	4604      	mov	r4, r0
  if ( pHandle->Mode == STC_TORQUE_MODE )
 8009204:	b96a      	cbnz	r2, 8009222 <STC_CalcTorqueReference+0x26>
  if ( pHandle->RampRemainingStep > 1u )
 8009206:	2b01      	cmp	r3, #1
    wCurrentReference = pHandle->TorqueRef;
 8009208:	6886      	ldr	r6, [r0, #8]
  if ( pHandle->RampRemainingStep > 1u )
 800920a:	d923      	bls.n	8009254 <STC_CalcTorqueReference+0x58>
  {
    /* Increment/decrement the reference value. */
    wCurrentReference += pHandle->IncDecAmount;
 800920c:	6982      	ldr	r2, [r0, #24]
 800920e:	4416      	add	r6, r2

    /* Decrement the number of remaining steps */
    pHandle->RampRemainingStep--;
 8009210:	3b01      	subs	r3, #1
  if ( pHandle->Mode == STC_SPEED_MODE )
  {
    /* Run the speed control loop */

    /* Compute speed error */
    hTargetSpeed = ( int16_t )( wCurrentReference / 65536 );
 8009212:	2e00      	cmp	r6, #0
    pHandle->RampRemainingStep--;
 8009214:	60c3      	str	r3, [r0, #12]
    hTargetSpeed = ( int16_t )( wCurrentReference / 65536 );
 8009216:	4630      	mov	r0, r6
 8009218:	db20      	blt.n	800925c <STC_CalcTorqueReference+0x60>
    pHandle->TorqueRef = ( int32_t )hTorqueReference * 65536;
  }
  else
  {
    pHandle->TorqueRef = wCurrentReference;
    hTorqueReference = ( int16_t )( wCurrentReference / 65536 );
 800921a:	1405      	asrs	r5, r0, #16
 800921c:	b228      	sxth	r0, r5
    pHandle->TorqueRef = ( int32_t )hTorqueReference * 65536;
 800921e:	60a6      	str	r6, [r4, #8]
  }

  return hTorqueReference;
}
 8009220:	bd70      	pop	{r4, r5, r6, pc}
  if ( pHandle->RampRemainingStep > 1u )
 8009222:	2b01      	cmp	r3, #1
    wCurrentReference = pHandle->SpeedRefUnitExt;
 8009224:	6846      	ldr	r6, [r0, #4]
  if ( pHandle->RampRemainingStep > 1u )
 8009226:	d91d      	bls.n	8009264 <STC_CalcTorqueReference+0x68>
    wCurrentReference += pHandle->IncDecAmount;
 8009228:	6981      	ldr	r1, [r0, #24]
 800922a:	440e      	add	r6, r1
    pHandle->RampRemainingStep--;
 800922c:	3b01      	subs	r3, #1
    hTargetSpeed = ( int16_t )( wCurrentReference / 65536 );
 800922e:	2e00      	cmp	r6, #0
    pHandle->RampRemainingStep--;
 8009230:	60c3      	str	r3, [r0, #12]
    hTargetSpeed = ( int16_t )( wCurrentReference / 65536 );
 8009232:	4630      	mov	r0, r6
 8009234:	db1a      	blt.n	800926c <STC_CalcTorqueReference+0x70>
 8009236:	1405      	asrs	r5, r0, #16
  if ( pHandle->Mode == STC_SPEED_MODE )
 8009238:	2a01      	cmp	r2, #1
 800923a:	d1ef      	bne.n	800921c <STC_CalcTorqueReference+0x20>
    hMeasuredSpeed = SPD_GetAvrgMecSpeedUnit( pHandle->SPD );
 800923c:	6960      	ldr	r0, [r4, #20]
 800923e:	f7ff ff19 	bl	8009074 <SPD_GetAvrgMecSpeedUnit>
    hError = hTargetSpeed - hMeasuredSpeed;
 8009242:	1a29      	subs	r1, r5, r0
    hTorqueReference = PI_Controller( pHandle->PISpeed, ( int32_t )hError );
 8009244:	b209      	sxth	r1, r1
 8009246:	6920      	ldr	r0, [r4, #16]
 8009248:	f7ff fc64 	bl	8008b14 <PI_Controller>
    pHandle->SpeedRefUnitExt = wCurrentReference;
 800924c:	6066      	str	r6, [r4, #4]
    pHandle->TorqueRef = ( int32_t )hTorqueReference * 65536;
 800924e:	0406      	lsls	r6, r0, #16
 8009250:	60a6      	str	r6, [r4, #8]
}
 8009252:	bd70      	pop	{r4, r5, r6, pc}
  else if ( pHandle->RampRemainingStep == 1u )
 8009254:	d014      	beq.n	8009280 <STC_CalcTorqueReference+0x84>
    hTorqueReference = ( int16_t )( wCurrentReference / 65536 );
 8009256:	2e00      	cmp	r6, #0
 8009258:	4630      	mov	r0, r6
 800925a:	dade      	bge.n	800921a <STC_CalcTorqueReference+0x1e>
 800925c:	f506 407f 	add.w	r0, r6, #65280	@ 0xff00
 8009260:	30ff      	adds	r0, #255	@ 0xff
 8009262:	e7da      	b.n	800921a <STC_CalcTorqueReference+0x1e>
  else if ( pHandle->RampRemainingStep == 1u )
 8009264:	d006      	beq.n	8009274 <STC_CalcTorqueReference+0x78>
    hTargetSpeed = ( int16_t )( wCurrentReference / 65536 );
 8009266:	2e00      	cmp	r6, #0
 8009268:	4630      	mov	r0, r6
 800926a:	dae4      	bge.n	8009236 <STC_CalcTorqueReference+0x3a>
 800926c:	f506 407f 	add.w	r0, r6, #65280	@ 0xff00
 8009270:	30ff      	adds	r0, #255	@ 0xff
 8009272:	e7e0      	b.n	8009236 <STC_CalcTorqueReference+0x3a>
    wCurrentReference = ( int32_t )pHandle->TargetFinal * 65536;
 8009274:	f9b0 5002 	ldrsh.w	r5, [r0, #2]
    pHandle->RampRemainingStep = 0u;
 8009278:	2300      	movs	r3, #0
    wCurrentReference = ( int32_t )pHandle->TargetFinal * 65536;
 800927a:	042e      	lsls	r6, r5, #16
    pHandle->RampRemainingStep = 0u;
 800927c:	60c3      	str	r3, [r0, #12]
 800927e:	e7db      	b.n	8009238 <STC_CalcTorqueReference+0x3c>
    wCurrentReference = ( int32_t )pHandle->TargetFinal * 65536;
 8009280:	f9b0 5002 	ldrsh.w	r5, [r0, #2]
    pHandle->RampRemainingStep = 0u;
 8009284:	60c2      	str	r2, [r0, #12]
    wCurrentReference = ( int32_t )pHandle->TargetFinal * 65536;
 8009286:	042e      	lsls	r6, r5, #16
  if ( pHandle->Mode == STC_SPEED_MODE )
 8009288:	e7c8      	b.n	800921c <STC_CalcTorqueReference+0x20>
 800928a:	bf00      	nop

0800928c <STC_GetMecSpeedRefUnitDefault>:
  *         expressed in tenths of HZ.
  */
__weak int16_t STC_GetMecSpeedRefUnitDefault( SpeednTorqCtrl_Handle_t * pHandle )
{
  return pHandle->MecSpeedRefUnitDefault;
}
 800928c:	f9b0 002c 	ldrsh.w	r0, [r0, #44]	@ 0x2c
 8009290:	4770      	bx	lr
 8009292:	bf00      	nop

08009294 <STC_GetMaxAppPositiveMecSpeedUnit>:
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  */
__weak uint16_t STC_GetMaxAppPositiveMecSpeedUnit( SpeednTorqCtrl_Handle_t * pHandle )
{
  return pHandle->MaxAppPositiveMecSpeedUnit;
}
 8009294:	8bc0      	ldrh	r0, [r0, #30]
 8009296:	4770      	bx	lr

08009298 <STC_GetMinAppNegativeMecSpeedUnit>:
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  */
__weak int16_t STC_GetMinAppNegativeMecSpeedUnit( SpeednTorqCtrl_Handle_t * pHandle )
{
  return pHandle->MinAppNegativeMecSpeedUnit;
}
 8009298:	f9b0 0024 	ldrsh.w	r0, [r0, #36]	@ 0x24
 800929c:	4770      	bx	lr
 800929e:	bf00      	nop

080092a0 <STC_GetDefaultIqdref>:
  * @retval default values of Iqdref.
  */
__weak qd_t STC_GetDefaultIqdref( SpeednTorqCtrl_Handle_t * pHandle )
{
  qd_t IqdRefDefault;
  IqdRefDefault.q = pHandle->TorqueRefDefault;
 80092a0:	f8d0 302e 	ldr.w	r3, [r0, #46]	@ 0x2e
  IqdRefDefault.d = pHandle->IdrefDefault;
  return IqdRefDefault;
 80092a4:	2200      	movs	r2, #0
 80092a6:	b299      	uxth	r1, r3
 80092a8:	f361 020f 	bfi	r2, r1, #0, #16
 80092ac:	0c1b      	lsrs	r3, r3, #16
 80092ae:	f363 421f 	bfi	r2, r3, #16, #16
{
 80092b2:	b082      	sub	sp, #8
}
 80092b4:	4610      	mov	r0, r2
 80092b6:	b002      	add	sp, #8
 80092b8:	4770      	bx	lr
 80092ba:	bf00      	nop

080092bc <STC_ForceSpeedReferenceToCurrentSpeed>:
  *         at the START_RUN state to initialize the speed reference.
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  * @retval none
  */
__weak void STC_ForceSpeedReferenceToCurrentSpeed( SpeednTorqCtrl_Handle_t * pHandle )
{
 80092bc:	b510      	push	{r4, lr}
 80092be:	4604      	mov	r4, r0
  pHandle->SpeedRefUnitExt = ( int32_t )SPD_GetAvrgMecSpeedUnit( pHandle->SPD ) * ( int32_t )65536;
 80092c0:	6940      	ldr	r0, [r0, #20]
 80092c2:	f7ff fed7 	bl	8009074 <SPD_GetAvrgMecSpeedUnit>
 80092c6:	0400      	lsls	r0, r0, #16
 80092c8:	6060      	str	r0, [r4, #4]
}
 80092ca:	bd10      	pop	{r4, pc}

080092cc <STM_Init>:
  * @retval none.
  */
__weak void STM_Init( STM_Handle_t * pHandle )
{

  pHandle->bState = IDLE;
 80092cc:	2300      	movs	r3, #0
 80092ce:	7003      	strb	r3, [r0, #0]
  pHandle->hFaultNow = MC_NO_FAULTS;
 80092d0:	f8c0 3002 	str.w	r3, [r0, #2]
  pHandle->hFaultOccurred = MC_NO_FAULTS;
}
 80092d4:	4770      	bx	lr
 80092d6:	bf00      	nop

080092d8 <STM_FaultProcessing>:
  * @param hResetErrors Bit field reporting faults to be cleared
  * @retval State_t New state machine state after fault processing
  */
__weak State_t STM_FaultProcessing( STM_Handle_t * pHandle, uint16_t hSetErrors, uint16_t
                             hResetErrors )
{
 80092d8:	b500      	push	{lr}
  State_t LocalState =  pHandle->bState;

  /* Set current errors */
  pHandle->hFaultNow = ( pHandle->hFaultNow | hSetErrors ) & ( ~hResetErrors );
 80092da:	8843      	ldrh	r3, [r0, #2]
  pHandle->hFaultOccurred |= hSetErrors;
 80092dc:	f8b0 e004 	ldrh.w	lr, [r0, #4]
{
 80092e0:	4684      	mov	ip, r0
  pHandle->hFaultNow = ( pHandle->hFaultNow | hSetErrors ) & ( ~hResetErrors );
 80092e2:	430b      	orrs	r3, r1
  State_t LocalState =  pHandle->bState;
 80092e4:	7800      	ldrb	r0, [r0, #0]
  pHandle->hFaultNow = ( pHandle->hFaultNow | hSetErrors ) & ( ~hResetErrors );
 80092e6:	ea23 0202 	bic.w	r2, r3, r2
  pHandle->hFaultOccurred |= hSetErrors;
 80092ea:	ea41 010e 	orr.w	r1, r1, lr
  pHandle->hFaultNow = ( pHandle->hFaultNow | hSetErrors ) & ( ~hResetErrors );
 80092ee:	b292      	uxth	r2, r2

  if ( LocalState == FAULT_NOW )
 80092f0:	280a      	cmp	r0, #10
  pHandle->hFaultNow = ( pHandle->hFaultNow | hSetErrors ) & ( ~hResetErrors );
 80092f2:	f8ac 2002 	strh.w	r2, [ip, #2]
  pHandle->hFaultOccurred |= hSetErrors;
 80092f6:	f8ac 1004 	strh.w	r1, [ip, #4]
  if ( LocalState == FAULT_NOW )
 80092fa:	d008      	beq.n	800930e <STM_FaultProcessing+0x36>
      LocalState = FAULT_OVER;
    }
  }
  else
  {
    if ( pHandle->hFaultNow != MC_NO_FAULTS )
 80092fc:	b90a      	cbnz	r2, 8009302 <STM_FaultProcessing+0x2a>
      LocalState = FAULT_NOW;
    }
  }

  return ( LocalState );
}
 80092fe:	f85d fb04 	ldr.w	pc, [sp], #4
      pHandle->bState = FAULT_NOW;
 8009302:	230a      	movs	r3, #10
 8009304:	f88c 3000 	strb.w	r3, [ip]
      LocalState = FAULT_NOW;
 8009308:	200a      	movs	r0, #10
}
 800930a:	f85d fb04 	ldr.w	pc, [sp], #4
    if ( pHandle->hFaultNow == MC_NO_FAULTS )
 800930e:	2a00      	cmp	r2, #0
 8009310:	d1fa      	bne.n	8009308 <STM_FaultProcessing+0x30>
      pHandle->bState = FAULT_OVER;
 8009312:	200b      	movs	r0, #11
 8009314:	f88c 0000 	strb.w	r0, [ip]
}
 8009318:	f85d fb04 	ldr.w	pc, [sp], #4

0800931c <STM_NextState>:
{
 800931c:	b508      	push	{r3, lr}
  switch ( bCurrentState )
 800931e:	7803      	ldrb	r3, [r0, #0]
 8009320:	2b14      	cmp	r3, #20
 8009322:	d820      	bhi.n	8009366 <STM_NextState+0x4a>
 8009324:	e8df f003 	tbb	[pc, r3]
 8009328:	530d2930 	.word	0x530d2930
 800932c:	260d6547 	.word	0x260d6547
 8009330:	1f1f421d 	.word	0x1f1f421d
 8009334:	3a3d0b19 	.word	0x3a3d0b19
 8009338:	61506937 	.word	0x61506937
 800933c:	5e          	.byte	0x5e
 800933d:	00          	.byte	0x00
      if ( ( bState == ALIGN_OFFSET_CALIB ) || ( bState == ANY_STOP ) )
 800933e:	290e      	cmp	r1, #14
 8009340:	d00c      	beq.n	800935c <STM_NextState+0x40>
      if ( bState == ANY_STOP )
 8009342:	2907      	cmp	r1, #7
 8009344:	d00a      	beq.n	800935c <STM_NextState+0x40>
    if ( !( ( bState == IDLE_START ) || ( bState == IDLE_ALIGNMENT )
 8009346:	f001 01fd 	and.w	r1, r1, #253	@ 0xfd
 800934a:	2901      	cmp	r1, #1
 800934c:	d003      	beq.n	8009356 <STM_NextState+0x3a>
      STM_FaultProcessing( pHandle, MC_SW_ERROR, 0u );
 800934e:	2200      	movs	r2, #0
 8009350:	2180      	movs	r1, #128	@ 0x80
 8009352:	f7ff ffc1 	bl	80092d8 <STM_FaultProcessing>
 8009356:	2000      	movs	r0, #0
}
 8009358:	bd08      	pop	{r3, pc}
      if ( bState == IDLE )
 800935a:	b921      	cbnz	r1, 8009366 <STM_NextState+0x4a>
    pHandle->bState = bNewState;
 800935c:	7001      	strb	r1, [r0, #0]
 800935e:	2001      	movs	r0, #1
}
 8009360:	bd08      	pop	{r3, pc}
      if ( bState == STOP_IDLE )
 8009362:	2909      	cmp	r1, #9
 8009364:	d0fa      	beq.n	800935c <STM_NextState+0x40>
    if ( !( ( bState == IDLE_START ) || ( bState == IDLE_ALIGNMENT )
 8009366:	f001 03fd 	and.w	r3, r1, #253	@ 0xfd
 800936a:	2b01      	cmp	r3, #1
 800936c:	d0f3      	beq.n	8009356 <STM_NextState+0x3a>
 800936e:	2907      	cmp	r1, #7
 8009370:	d0f1      	beq.n	8009356 <STM_NextState+0x3a>
 8009372:	e7ec      	b.n	800934e <STM_NextState+0x32>
      if ( bState == STOP )
 8009374:	2908      	cmp	r1, #8
 8009376:	d1f6      	bne.n	8009366 <STM_NextState+0x4a>
 8009378:	e7f0      	b.n	800935c <STM_NextState+0x40>
      if ( ( bState == ANY_STOP ) || ( bState == ALIGN_CHARGE_BOOT_CAP )
 800937a:	2907      	cmp	r1, #7
 800937c:	d0ee      	beq.n	800935c <STM_NextState+0x40>
 800937e:	f1a1 030d 	sub.w	r3, r1, #13
 8009382:	2b01      	cmp	r3, #1
 8009384:	d8df      	bhi.n	8009346 <STM_NextState+0x2a>
 8009386:	e7e9      	b.n	800935c <STM_NextState+0x40>
      if ( ( bState == IDLE_START ) || ( bState == IDLE_ALIGNMENT )
 8009388:	f001 03fd 	and.w	r3, r1, #253	@ 0xfd
 800938c:	2b01      	cmp	r3, #1
 800938e:	d0e5      	beq.n	800935c <STM_NextState+0x40>
           || ( bState == ICLWAIT ) )
 8009390:	290c      	cmp	r1, #12
 8009392:	d1ec      	bne.n	800936e <STM_NextState+0x52>
 8009394:	e7e2      	b.n	800935c <STM_NextState+0x40>
      if ( ( bState == OFFSET_CALIB ) || ( bState == ANY_STOP ) )
 8009396:	2911      	cmp	r1, #17
 8009398:	d1d3      	bne.n	8009342 <STM_NextState+0x26>
 800939a:	e7df      	b.n	800935c <STM_NextState+0x40>
      if ( ( bState == ALIGNMENT ) || ( bState == ANY_STOP ) )
 800939c:	2902      	cmp	r1, #2
 800939e:	d1d0      	bne.n	8009342 <STM_NextState+0x26>
 80093a0:	e7dc      	b.n	800935c <STM_NextState+0x40>
      if ( ( bState == ALIGN_CLEAR ) || ( bState == ANY_STOP ) )
 80093a2:	f001 03f7 	and.w	r3, r1, #247	@ 0xf7
 80093a6:	2b07      	cmp	r3, #7
 80093a8:	d1cd      	bne.n	8009346 <STM_NextState+0x2a>
 80093aa:	e7d7      	b.n	800935c <STM_NextState+0x40>
      if ( ( bState == IDLE ) || ( bState == ICLWAIT ) )
 80093ac:	2900      	cmp	r1, #0
 80093ae:	d0d5      	beq.n	800935c <STM_NextState+0x40>
 80093b0:	290c      	cmp	r1, #12
 80093b2:	d1d8      	bne.n	8009366 <STM_NextState+0x4a>
 80093b4:	e7d2      	b.n	800935c <STM_NextState+0x40>
      if ( ( bState == SWITCH_OVER ) || ( bState == ANY_STOP ) || (bState == START_RUN) )
 80093b6:	2913      	cmp	r1, #19
 80093b8:	d0d0      	beq.n	800935c <STM_NextState+0x40>
 80093ba:	f001 03fd 	and.w	r3, r1, #253	@ 0xfd
 80093be:	2b05      	cmp	r3, #5
 80093c0:	d0cc      	beq.n	800935c <STM_NextState+0x40>
    if ( !( ( bState == IDLE_START ) || ( bState == IDLE_ALIGNMENT )
 80093c2:	2b01      	cmp	r3, #1
 80093c4:	d1c3      	bne.n	800934e <STM_NextState+0x32>
 80093c6:	e7c6      	b.n	8009356 <STM_NextState+0x3a>
      if ( ( bState == START ) || ( bState == ANY_STOP ) )
 80093c8:	2904      	cmp	r1, #4
 80093ca:	d1ba      	bne.n	8009342 <STM_NextState+0x26>
 80093cc:	e7c6      	b.n	800935c <STM_NextState+0x40>
      if ( ( bState == ANY_STOP ) || ( bState == CHARGE_BOOT_CAP ) ||
 80093ce:	2907      	cmp	r1, #7
 80093d0:	d0c4      	beq.n	800935c <STM_NextState+0x40>
 80093d2:	2911      	cmp	r1, #17
 80093d4:	d8bb      	bhi.n	800934e <STM_NextState+0x32>
 80093d6:	4b0c      	ldr	r3, [pc, #48]	@ (8009408 <STM_NextState+0xec>)
 80093d8:	40cb      	lsrs	r3, r1
 80093da:	07da      	lsls	r2, r3, #31
 80093dc:	d4be      	bmi.n	800935c <STM_NextState+0x40>
    if ( !( ( bState == IDLE_START ) || ( bState == IDLE_ALIGNMENT )
 80093de:	2903      	cmp	r1, #3
 80093e0:	d0b9      	beq.n	8009356 <STM_NextState+0x3a>
 80093e2:	e7b4      	b.n	800934e <STM_NextState+0x32>
      if ( ( bState == CLEAR ) || ( bState == ANY_STOP ) )
 80093e4:	2912      	cmp	r1, #18
 80093e6:	d1ac      	bne.n	8009342 <STM_NextState+0x26>
 80093e8:	e7b8      	b.n	800935c <STM_NextState+0x40>
      if ( ( bState == START ) || ( bState == ANY_STOP ) || (bState == START_RUN) )
 80093ea:	1f0b      	subs	r3, r1, #4
 80093ec:	2b01      	cmp	r3, #1
 80093ee:	d8a8      	bhi.n	8009342 <STM_NextState+0x26>
 80093f0:	e7b4      	b.n	800935c <STM_NextState+0x40>
      if ( ( bState == RUN ) || ( bState == ANY_STOP ) )
 80093f2:	1f8b      	subs	r3, r1, #6
 80093f4:	2b01      	cmp	r3, #1
 80093f6:	d8a6      	bhi.n	8009346 <STM_NextState+0x2a>
 80093f8:	e7b0      	b.n	800935c <STM_NextState+0x40>
      if ( ( bState == CLEAR ) || ( bState == ANY_STOP ) || ( bState == WAIT_STOP_MOTOR ) )
 80093fa:	2914      	cmp	r1, #20
 80093fc:	d8a3      	bhi.n	8009346 <STM_NextState+0x2a>
 80093fe:	4b03      	ldr	r3, [pc, #12]	@ (800940c <STM_NextState+0xf0>)
 8009400:	410b      	asrs	r3, r1
 8009402:	07db      	lsls	r3, r3, #31
 8009404:	d5aa      	bpl.n	800935c <STM_NextState+0x40>
 8009406:	e79e      	b.n	8009346 <STM_NextState+0x2a>
 8009408:	00030012 	.word	0x00030012
 800940c:	ffebff7f 	.word	0xffebff7f

08009410 <STM_GetState>:
  * @retval State_t Current state machine state
  */
__weak State_t STM_GetState( STM_Handle_t * pHandle )
{
  return ( pHandle->bState );
}
 8009410:	7800      	ldrb	r0, [r0, #0]
 8009412:	4770      	bx	lr

08009414 <STM_FaultAcknowledged>:
  */
__weak bool STM_FaultAcknowledged( STM_Handle_t * pHandle )
{
  bool bToBeReturned = false;

  if ( pHandle->bState == FAULT_OVER )
 8009414:	7803      	ldrb	r3, [r0, #0]
 8009416:	2b0b      	cmp	r3, #11
 8009418:	d001      	beq.n	800941e <STM_FaultAcknowledged+0xa>
  bool bToBeReturned = false;
 800941a:	2000      	movs	r0, #0
    pHandle->hFaultOccurred = MC_NO_FAULTS;
    bToBeReturned = true;
  }

  return ( bToBeReturned );
}
 800941c:	4770      	bx	lr
    pHandle->bState = STOP_IDLE;
 800941e:	2209      	movs	r2, #9
    pHandle->hFaultOccurred = MC_NO_FAULTS;
 8009420:	2300      	movs	r3, #0
    pHandle->bState = STOP_IDLE;
 8009422:	7002      	strb	r2, [r0, #0]
    pHandle->hFaultOccurred = MC_NO_FAULTS;
 8009424:	8083      	strh	r3, [r0, #4]
    bToBeReturned = true;
 8009426:	2001      	movs	r0, #1
 8009428:	4770      	bx	lr
 800942a:	bf00      	nop

0800942c <STM_GetFaultState>:
  */
__weak uint32_t STM_GetFaultState( STM_Handle_t * pHandle )
{
  uint32_t LocalFaultState;

  LocalFaultState = ( uint32_t )( pHandle->hFaultOccurred );
 800942c:	8883      	ldrh	r3, [r0, #4]
  LocalFaultState |= ( uint32_t )( pHandle->hFaultNow ) << 16;
 800942e:	8840      	ldrh	r0, [r0, #2]

  return LocalFaultState;
}
 8009430:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8009434:	4770      	bx	lr
 8009436:	bf00      	nop

08009438 <UFCP_Init>:

__weak void UFCP_Init( UFCP_Handle_t * pHandle )
{

  /* Initialize generic component part */
  FCP_Init( & pHandle->_Super );
 8009438:	f7fe bc80 	b.w	8007d3c <FCP_Init>

0800943c <UFCP_TX_IRQ_Handler>:
 */
__weak void UFCP_TX_IRQ_Handler( UFCP_Handle_t * pHandle )
{
  FCP_Handle_t * pBaseHandle = & pHandle->_Super;

  if ( FCP_TRANSFER_IDLE != pBaseHandle->TxFrameState )
 800943c:	f890 3097 	ldrb.w	r3, [r0, #151]	@ 0x97
 8009440:	b17b      	cbz	r3, 8009462 <UFCP_TX_IRQ_Handler+0x26>
  {
    uint16_t tx_data;

    switch ( pBaseHandle->TxFrameLevel )
 8009442:	f890 3098 	ldrb.w	r3, [r0, #152]	@ 0x98
          tx_data = (uint16_t) pBaseHandle->TxFrame.FrameCRC;
        }
    } /* end of switch ( pBaseHandle->TxFrameLevel ) */

    /* Send the data byte */
    LL_USART_TransmitData8(pHandle->USARTx, tx_data);
 8009446:	f8d0 1120 	ldr.w	r1, [r0, #288]	@ 0x120
 800944a:	4602      	mov	r2, r0
    switch ( pBaseHandle->TxFrameLevel )
 800944c:	b183      	cbz	r3, 8009470 <UFCP_TX_IRQ_Handler+0x34>
 800944e:	2b01      	cmp	r3, #1
 8009450:	d008      	beq.n	8009464 <UFCP_TX_IRQ_Handler+0x28>
        if ( pBaseHandle->TxFrameLevel < pBaseHandle->TxFrame.Size + FCP_HEADER_SIZE )
 8009452:	7d40      	ldrb	r0, [r0, #21]
 8009454:	3001      	adds	r0, #1
 8009456:	4283      	cmp	r3, r0
 8009458:	dc10      	bgt.n	800947c <UFCP_TX_IRQ_Handler+0x40>
          tx_data = (uint16_t) pBaseHandle->TxFrame.Buffer[ pBaseHandle->TxFrameLevel - FCP_HEADER_SIZE ];
 800945a:	18d0      	adds	r0, r2, r3
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
  USARTx->DR = Value;
 800945c:	7d00      	ldrb	r0, [r0, #20]
 800945e:	6048      	str	r0, [r1, #4]

    if ( pBaseHandle->TxFrameLevel < pBaseHandle->TxFrame.Size + FCP_HEADER_SIZE )
 8009460:	e002      	b.n	8009468 <UFCP_TX_IRQ_Handler+0x2c>
 8009462:	4770      	bx	lr
 8009464:	7d40      	ldrb	r0, [r0, #21]
 8009466:	6048      	str	r0, [r1, #4]
    {
      pBaseHandle->TxFrameLevel++;
 8009468:	3301      	adds	r3, #1
 800946a:	f882 3098 	strb.w	r3, [r2, #152]	@ 0x98
 800946e:	4770      	bx	lr
 8009470:	7d00      	ldrb	r0, [r0, #20]
 8009472:	6048      	str	r0, [r1, #4]
 8009474:	3301      	adds	r3, #1
 8009476:	f882 3098 	strb.w	r3, [r2, #152]	@ 0x98
 800947a:	4770      	bx	lr
{
 800947c:	b410      	push	{r4}
 800947e:	f892 3096 	ldrb.w	r3, [r2, #150]	@ 0x96
 8009482:	604b      	str	r3, [r1, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE);
 8009484:	310c      	adds	r1, #12
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009486:	e851 3f00 	ldrex	r3, [r1]
 800948a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800948e:	e841 3400 	strex	r4, r3, [r1]
 8009492:	2c00      	cmp	r4, #0
 8009494:	d1f7      	bne.n	8009486 <UFCP_TX_IRQ_Handler+0x4a>
    }
    else
    {
      LL_USART_DisableIT_TXE(pHandle->USARTx);
      pBaseHandle->TxFrameState = FCP_TRANSFER_IDLE;
 8009496:	f882 4097 	strb.w	r4, [r2, #151]	@ 0x97

      pBaseHandle->ClientFrameSentCallback( pBaseHandle->ClientEntity );
 800949a:	e9d2 0300 	ldrd	r0, r3, [r2]
    }

  } /* end of if ( FCP_TRANSFER_IDLE != pBaseHandle->TxFrameState ) */
}
 800949e:	f85d 4b04 	ldr.w	r4, [sp], #4
      pBaseHandle->ClientFrameSentCallback( pBaseHandle->ClientEntity );
 80094a2:	4718      	bx	r3

080094a4 <UFCP_Receive>:

__weak uint8_t UFCP_Receive( FCP_Handle_t * pHandle )
{
  uint8_t ret_val;

  if ( FCP_TRANSFER_IDLE == pHandle->RxFrameState )
 80094a4:	f890 311c 	ldrb.w	r3, [r0, #284]	@ 0x11c
 80094a8:	b97b      	cbnz	r3, 80094ca <UFCP_Receive+0x26>
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 80094aa:	f8d0 2120 	ldr.w	r2, [r0, #288]	@ 0x120
  {
    UFCP_Handle_t * pActualHandle = (UFCP_Handle_t *) pHandle;

    pHandle->RxFrameLevel = 0;
    pHandle->RxFrameState = FCP_TRANSFER_ONGOING;
 80094ae:	2301      	movs	r3, #1
 80094b0:	f8a0 311c 	strh.w	r3, [r0, #284]	@ 0x11c
 80094b4:	320c      	adds	r2, #12
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094b6:	e852 3f00 	ldrex	r3, [r2]
 80094ba:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094be:	e842 3100 	strex	r1, r3, [r2]
 80094c2:	2900      	cmp	r1, #0
 80094c4:	d1f7      	bne.n	80094b6 <UFCP_Receive+0x12>

    LL_USART_EnableIT_RXNE(pActualHandle->USARTx);
    ret_val = FCP_STATUS_WAITING_TRANSFER;
 80094c6:	2002      	movs	r0, #2
 80094c8:	4770      	bx	lr
  }
  else
  {
    ret_val = FCP_STATUS_TRANSFER_ONGOING;
 80094ca:	2001      	movs	r0, #1
  }

  return ret_val;
}
 80094cc:	4770      	bx	lr
 80094ce:	bf00      	nop

080094d0 <UFCP_Send>:

__weak uint8_t UFCP_Send( FCP_Handle_t * pHandle, uint8_t code, uint8_t *buffer, uint8_t size)
{
 80094d0:	b570      	push	{r4, r5, r6, lr}
 80094d2:	4604      	mov	r4, r0
  uint8_t ret_val;

  if ( FCP_TRANSFER_IDLE == pHandle->TxFrameState )
 80094d4:	f890 0097 	ldrb.w	r0, [r0, #151]	@ 0x97
 80094d8:	bb88      	cbnz	r0, 800953e <UFCP_Send+0x6e>
    UFCP_Handle_t * pActualHandle = (UFCP_Handle_t *) pHandle;
    uint8_t *dest = pHandle->TxFrame.Buffer;

    pHandle->TxFrame.Code = code;
    pHandle->TxFrame.Size = size;
    while ( size-- ) *dest++ = *buffer++;
 80094da:	1e58      	subs	r0, r3, #1
    pHandle->TxFrame.Code = code;
 80094dc:	7521      	strb	r1, [r4, #20]
    pHandle->TxFrame.Size = size;
 80094de:	7563      	strb	r3, [r4, #21]
    while ( size-- ) *dest++ = *buffer++;
 80094e0:	b2c0      	uxtb	r0, r0
 80094e2:	b19b      	cbz	r3, 800950c <UFCP_Send+0x3c>
 80094e4:	2805      	cmp	r0, #5
 80094e6:	d94e      	bls.n	8009586 <UFCP_Send+0xb6>
 80094e8:	f104 0616 	add.w	r6, r4, #22
 80094ec:	1c51      	adds	r1, r2, #1
 80094ee:	1a75      	subs	r5, r6, r1
 80094f0:	2d02      	cmp	r5, #2
 80094f2:	d826      	bhi.n	8009542 <UFCP_Send+0x72>
 80094f4:	3001      	adds	r0, #1
 80094f6:	f104 0315 	add.w	r3, r4, #21
 80094fa:	4402      	add	r2, r0
 80094fc:	e000      	b.n	8009500 <UFCP_Send+0x30>
 80094fe:	3101      	adds	r1, #1
 8009500:	f811 0c01 	ldrb.w	r0, [r1, #-1]
 8009504:	f803 0f01 	strb.w	r0, [r3, #1]!
 8009508:	428a      	cmp	r2, r1
 800950a:	d1f8      	bne.n	80094fe <UFCP_Send+0x2e>
    pHandle->TxFrame.FrameCRC = FCP_CalcCRC( & pHandle->TxFrame );
 800950c:	f104 0014 	add.w	r0, r4, #20
 8009510:	f7fe fc28 	bl	8007d64 <FCP_CalcCRC>
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TXEIE);
 8009514:	f8d4 2120 	ldr.w	r2, [r4, #288]	@ 0x120
 8009518:	f884 0096 	strb.w	r0, [r4, #150]	@ 0x96

    pHandle->TxFrameLevel = 0;
 800951c:	2100      	movs	r1, #0
    pHandle->TxFrameState = FCP_TRANSFER_ONGOING;
 800951e:	2301      	movs	r3, #1
    pHandle->TxFrameLevel = 0;
 8009520:	f884 1098 	strb.w	r1, [r4, #152]	@ 0x98
    pHandle->TxFrameState = FCP_TRANSFER_ONGOING;
 8009524:	f884 3097 	strb.w	r3, [r4, #151]	@ 0x97
 8009528:	320c      	adds	r2, #12
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800952a:	e852 3f00 	ldrex	r3, [r2]
 800952e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009532:	e842 3100 	strex	r1, r3, [r2]
 8009536:	2900      	cmp	r1, #0
 8009538:	d1f7      	bne.n	800952a <UFCP_Send+0x5a>
 800953a:	2002      	movs	r0, #2
  {
    ret_val = FCP_STATUS_TRANSFER_ONGOING;
  }

  return ret_val;
}
 800953c:	bd70      	pop	{r4, r5, r6, pc}
    ret_val = FCP_STATUS_TRANSFER_ONGOING;
 800953e:	2001      	movs	r0, #1
}
 8009540:	bd70      	pop	{r4, r5, r6, pc}
 8009542:	089d      	lsrs	r5, r3, #2
 8009544:	eb02 0585 	add.w	r5, r2, r5, lsl #2
 8009548:	4611      	mov	r1, r2
 800954a:	46b4      	mov	ip, r6
    while ( size-- ) *dest++ = *buffer++;
 800954c:	f851 eb04 	ldr.w	lr, [r1], #4
 8009550:	f84c eb04 	str.w	lr, [ip], #4
 8009554:	42a9      	cmp	r1, r5
 8009556:	d1f9      	bne.n	800954c <UFCP_Send+0x7c>
 8009558:	f003 01fc 	and.w	r1, r3, #252	@ 0xfc
 800955c:	1a40      	subs	r0, r0, r1
 800955e:	079b      	lsls	r3, r3, #30
 8009560:	b2c0      	uxtb	r0, r0
 8009562:	eb02 0c01 	add.w	ip, r2, r1
 8009566:	eb06 0501 	add.w	r5, r6, r1
 800956a:	d0cf      	beq.n	800950c <UFCP_Send+0x3c>
 800956c:	5c53      	ldrb	r3, [r2, r1]
 800956e:	5473      	strb	r3, [r6, r1]
 8009570:	2800      	cmp	r0, #0
 8009572:	d0cb      	beq.n	800950c <UFCP_Send+0x3c>
 8009574:	f89c 3001 	ldrb.w	r3, [ip, #1]
 8009578:	706b      	strb	r3, [r5, #1]
 800957a:	2801      	cmp	r0, #1
 800957c:	d0c6      	beq.n	800950c <UFCP_Send+0x3c>
 800957e:	f89c 3002 	ldrb.w	r3, [ip, #2]
 8009582:	70ab      	strb	r3, [r5, #2]
 8009584:	e7c2      	b.n	800950c <UFCP_Send+0x3c>
 8009586:	1c51      	adds	r1, r2, #1
 8009588:	e7b4      	b.n	80094f4 <UFCP_Send+0x24>
 800958a:	bf00      	nop

0800958c <UFCP_RX_IRQ_Handler>:
  if ( FCP_TRANSFER_IDLE != pBaseHandle->RxFrameState )
 800958c:	f890 311c 	ldrb.w	r3, [r0, #284]	@ 0x11c
 8009590:	b90b      	cbnz	r3, 8009596 <UFCP_RX_IRQ_Handler+0xa>
  void * ret_val = (void *) & UFCP_Usart_Timeout_none;
 8009592:	482e      	ldr	r0, [pc, #184]	@ (800964c <UFCP_RX_IRQ_Handler+0xc0>)
}
 8009594:	4770      	bx	lr
{
 8009596:	b530      	push	{r4, r5, lr}
    switch ( pBaseHandle->RxFrameLevel )
 8009598:	f890 311d 	ldrb.w	r3, [r0, #285]	@ 0x11d
{
 800959c:	b083      	sub	sp, #12
 800959e:	4604      	mov	r4, r0
    uint8_t rx_byte = (uint8_t) rx_data;
 80095a0:	fa5f fc81 	uxtb.w	ip, r1
    switch ( pBaseHandle->RxFrameLevel )
 80095a4:	b39b      	cbz	r3, 800960e <UFCP_RX_IRQ_Handler+0x82>
 80095a6:	2b01      	cmp	r3, #1
 80095a8:	d03b      	beq.n	8009622 <UFCP_RX_IRQ_Handler+0x96>
        if ( pBaseHandle->RxFrameLevel < pBaseHandle->RxFrame.Size + FCP_HEADER_SIZE )
 80095aa:	f890 209a 	ldrb.w	r2, [r0, #154]	@ 0x9a
 80095ae:	3201      	adds	r2, #1
 80095b0:	4293      	cmp	r3, r2
 80095b2:	dc08      	bgt.n	80095c6 <UFCP_RX_IRQ_Handler+0x3a>
          pBaseHandle->RxFrame.Buffer[pBaseHandle->RxFrameLevel - FCP_HEADER_SIZE] = rx_byte;
 80095b4:	18c2      	adds	r2, r0, r3
          pBaseHandle->RxFrameLevel++;
 80095b6:	3301      	adds	r3, #1
          pBaseHandle->RxFrame.Buffer[pBaseHandle->RxFrameLevel - FCP_HEADER_SIZE] = rx_byte;
 80095b8:	f882 c099 	strb.w	ip, [r2, #153]	@ 0x99
          pBaseHandle->RxFrameLevel++;
 80095bc:	f880 311d 	strb.w	r3, [r0, #285]	@ 0x11d
  void * ret_val = (void *) & UFCP_Usart_Timeout_none;
 80095c0:	4822      	ldr	r0, [pc, #136]	@ (800964c <UFCP_RX_IRQ_Handler+0xc0>)
}
 80095c2:	b003      	add	sp, #12
 80095c4:	bd30      	pop	{r4, r5, pc}
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 80095c6:	f8d0 2120 	ldr.w	r2, [r0, #288]	@ 0x120
          pBaseHandle->RxFrame.FrameCRC = rx_byte;
 80095ca:	f880 c11b 	strb.w	ip, [r0, #283]	@ 0x11b
          pBaseHandle->RxTimeoutCountdown = 0;
 80095ce:	2300      	movs	r3, #0
 80095d0:	8243      	strh	r3, [r0, #18]
 80095d2:	320c      	adds	r2, #12
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095d4:	e852 3f00 	ldrex	r3, [r2]
 80095d8:	f023 0320 	bic.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095dc:	e842 3100 	strex	r1, r3, [r2]
 80095e0:	2900      	cmp	r1, #0
 80095e2:	d1f7      	bne.n	80095d4 <UFCP_RX_IRQ_Handler+0x48>
          pBaseHandle->RxFrameState = FCP_TRANSFER_IDLE;
 80095e4:	f884 111c 	strb.w	r1, [r4, #284]	@ 0x11c
          if ( FCP_CalcCRC( & pBaseHandle->RxFrame ) == pBaseHandle->RxFrame.FrameCRC )
 80095e8:	f104 0099 	add.w	r0, r4, #153	@ 0x99
 80095ec:	f7fe fbba 	bl	8007d64 <FCP_CalcCRC>
 80095f0:	f894 311b 	ldrb.w	r3, [r4, #283]	@ 0x11b
 80095f4:	4283      	cmp	r3, r0
 80095f6:	d11d      	bne.n	8009634 <UFCP_RX_IRQ_Handler+0xa8>
            pBaseHandle->ClientFrameReceivedCallback( pBaseHandle->ClientEntity,
 80095f8:	68a5      	ldr	r5, [r4, #8]
 80095fa:	f894 309a 	ldrb.w	r3, [r4, #154]	@ 0x9a
 80095fe:	f894 1099 	ldrb.w	r1, [r4, #153]	@ 0x99
 8009602:	6820      	ldr	r0, [r4, #0]
 8009604:	f104 029b 	add.w	r2, r4, #155	@ 0x9b
 8009608:	47a8      	blx	r5
          ret_val = (void *) & UFCP_Usart_Timeout_stop;
 800960a:	4811      	ldr	r0, [pc, #68]	@ (8009650 <UFCP_RX_IRQ_Handler+0xc4>)
  return ret_val;
 800960c:	e7d9      	b.n	80095c2 <UFCP_RX_IRQ_Handler+0x36>
        pBaseHandle->RxTimeoutCountdown = pBaseHandle->RxTimeout;
 800960e:	8a02      	ldrh	r2, [r0, #16]
        ret_val = (void *) & UFCP_Usart_Timeout_start;
 8009610:	4810      	ldr	r0, [pc, #64]	@ (8009654 <UFCP_RX_IRQ_Handler+0xc8>)
        pBaseHandle->RxFrame.Code = rx_byte;
 8009612:	f884 c099 	strb.w	ip, [r4, #153]	@ 0x99
        pBaseHandle->RxFrameLevel++;
 8009616:	2301      	movs	r3, #1
        pBaseHandle->RxTimeoutCountdown = pBaseHandle->RxTimeout;
 8009618:	8262      	strh	r2, [r4, #18]
        pBaseHandle->RxFrameLevel++;
 800961a:	f884 311d 	strb.w	r3, [r4, #285]	@ 0x11d
}
 800961e:	b003      	add	sp, #12
 8009620:	bd30      	pop	{r4, r5, pc}
        if ( pBaseHandle->RxFrame.Size >= FCP_MAX_PAYLOAD_SIZE)
 8009622:	060b      	lsls	r3, r1, #24
        pBaseHandle->RxFrameLevel++;
 8009624:	bf54      	ite	pl
 8009626:	2302      	movpl	r3, #2
          pBaseHandle->RxFrameLevel =0 ;
 8009628:	2300      	movmi	r3, #0
        pBaseHandle->RxFrame.Size = rx_byte;
 800962a:	f880 c09a 	strb.w	ip, [r0, #154]	@ 0x9a
          pBaseHandle->RxFrameLevel =0 ;
 800962e:	f880 311d 	strb.w	r3, [r0, #285]	@ 0x11d
 8009632:	e7c5      	b.n	80095c0 <UFCP_RX_IRQ_Handler+0x34>
            error_code = FCP_MSG_RX_BAD_CRC;
 8009634:	250a      	movs	r5, #10
            (void) UFCP_Send( pBaseHandle, FCP_CODE_NACK, & error_code, 1 );
 8009636:	2301      	movs	r3, #1
 8009638:	f10d 0207 	add.w	r2, sp, #7
 800963c:	21ff      	movs	r1, #255	@ 0xff
 800963e:	4620      	mov	r0, r4
            error_code = FCP_MSG_RX_BAD_CRC;
 8009640:	f88d 5007 	strb.w	r5, [sp, #7]
            (void) UFCP_Send( pBaseHandle, FCP_CODE_NACK, & error_code, 1 );
 8009644:	f7ff ff44 	bl	80094d0 <UFCP_Send>
 8009648:	e7df      	b.n	800960a <UFCP_RX_IRQ_Handler+0x7e>
 800964a:	bf00      	nop
 800964c:	08009fb0 	.word	0x08009fb0
 8009650:	08009fac 	.word	0x08009fac
 8009654:	08009fae 	.word	0x08009fae

08009658 <UFCP_OVR_IRQ_Handler>:
{
 8009658:	b500      	push	{lr}
 800965a:	b083      	sub	sp, #12
  error_code = UFCP_MSG_OVERRUN;
 800965c:	f04f 0c08 	mov.w	ip, #8
  (void) UFCP_Send( pBaseHandle, FCP_CODE_NACK, & error_code, 1 );
 8009660:	2301      	movs	r3, #1
 8009662:	f10d 0207 	add.w	r2, sp, #7
 8009666:	21ff      	movs	r1, #255	@ 0xff
  error_code = UFCP_MSG_OVERRUN;
 8009668:	f88d c007 	strb.w	ip, [sp, #7]
  (void) UFCP_Send( pBaseHandle, FCP_CODE_NACK, & error_code, 1 );
 800966c:	f7ff ff30 	bl	80094d0 <UFCP_Send>
}
 8009670:	b003      	add	sp, #12
 8009672:	f85d fb04 	ldr.w	pc, [sp], #4
 8009676:	bf00      	nop

08009678 <UFCP_AbortReceive>:

__weak void UFCP_AbortReceive( FCP_Handle_t * pHandle )
{
  pHandle->RxFrameState = FCP_TRANSFER_IDLE;
 8009678:	2300      	movs	r3, #0
 800967a:	f880 311c 	strb.w	r3, [r0, #284]	@ 0x11c
}
 800967e:	4770      	bx	lr

08009680 <GPIO_Init>:
#include "main.h"
#include "UDHAL_GPIO.h"

GPIO_InitTypeDef GPIO_InitStruct = {0};
void GPIO_Init(void)
{
 8009680:	b570      	push	{r4, r5, r6, lr}
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009682:	2400      	movs	r4, #0
{
 8009684:	b08a      	sub	sp, #40	@ 0x28
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009686:	e9cd 4404 	strd	r4, r4, [sp, #16]
 800968a:	e9cd 4406 	strd	r4, r4, [sp, #24]

	  /* GPIO Ports Clock Enable */
	  __HAL_RCC_GPIOH_CLK_ENABLE();
 800968e:	4b28      	ldr	r3, [pc, #160]	@ (8009730 <GPIO_Init+0xb0>)
 8009690:	9400      	str	r4, [sp, #0]
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009692:	9408      	str	r4, [sp, #32]
	  __HAL_RCC_GPIOH_CLK_ENABLE();
 8009694:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
	  __HAL_RCC_GPIOC_CLK_ENABLE();
	  __HAL_RCC_GPIOA_CLK_ENABLE();
	  __HAL_RCC_GPIOB_CLK_ENABLE();

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(DASHBOARD_GPIO_Port, DASHBOARD_Pin, GPIO_PIN_RESET);
 8009696:	4d27      	ldr	r5, [pc, #156]	@ (8009734 <GPIO_Init+0xb4>)

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(GPIOB, FAULT_Pin|TAIL_LIGHT_Pin|TAIL_LIGHT_2_Pin, GPIO_PIN_RESET);
 8009698:	4e27      	ldr	r6, [pc, #156]	@ (8009738 <GPIO_Init+0xb8>)
	  __HAL_RCC_GPIOH_CLK_ENABLE();
 800969a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800969e:	631a      	str	r2, [r3, #48]	@ 0x30
 80096a0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80096a2:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 80096a6:	9200      	str	r2, [sp, #0]
 80096a8:	9a00      	ldr	r2, [sp, #0]
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 80096aa:	9401      	str	r4, [sp, #4]
 80096ac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80096ae:	f042 0204 	orr.w	r2, r2, #4
 80096b2:	631a      	str	r2, [r3, #48]	@ 0x30
 80096b4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80096b6:	f002 0204 	and.w	r2, r2, #4
 80096ba:	9201      	str	r2, [sp, #4]
 80096bc:	9a01      	ldr	r2, [sp, #4]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 80096be:	9402      	str	r4, [sp, #8]
 80096c0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80096c2:	f042 0201 	orr.w	r2, r2, #1
 80096c6:	631a      	str	r2, [r3, #48]	@ 0x30
 80096c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80096ca:	f002 0201 	and.w	r2, r2, #1
 80096ce:	9202      	str	r2, [sp, #8]
 80096d0:	9a02      	ldr	r2, [sp, #8]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 80096d2:	9403      	str	r4, [sp, #12]
 80096d4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80096d6:	f042 0202 	orr.w	r2, r2, #2
 80096da:	631a      	str	r2, [r3, #48]	@ 0x30
 80096dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80096de:	f003 0302 	and.w	r3, r3, #2
 80096e2:	9303      	str	r3, [sp, #12]
	  HAL_GPIO_WritePin(DASHBOARD_GPIO_Port, DASHBOARD_Pin, GPIO_PIN_RESET);
 80096e4:	4622      	mov	r2, r4
 80096e6:	4628      	mov	r0, r5
 80096e8:	2120      	movs	r1, #32
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 80096ea:	9b03      	ldr	r3, [sp, #12]
	  HAL_GPIO_WritePin(DASHBOARD_GPIO_Port, DASHBOARD_Pin, GPIO_PIN_RESET);
 80096ec:	f7fa fe6e 	bl	80043cc <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, FAULT_Pin|TAIL_LIGHT_Pin|TAIL_LIGHT_2_Pin, GPIO_PIN_RESET);
 80096f0:	4622      	mov	r2, r4
 80096f2:	4630      	mov	r0, r6
 80096f4:	f240 4106 	movw	r1, #1030	@ 0x406
 80096f8:	f7fa fe68 	bl	80043cc <HAL_GPIO_WritePin>

	  /*Configure GPIO pin : DASHBOARD_Pin */
	  GPIO_InitStruct.Pin = DASHBOARD_Pin;
 80096fc:	2400      	movs	r4, #0
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	  HAL_GPIO_Init(DASHBOARD_GPIO_Port, &GPIO_InitStruct);
 80096fe:	4628      	mov	r0, r5
	  GPIO_InitStruct.Pin = DASHBOARD_Pin;
 8009700:	2220      	movs	r2, #32
 8009702:	2301      	movs	r3, #1
 8009704:	2500      	movs	r5, #0
	  HAL_GPIO_Init(DASHBOARD_GPIO_Port, &GPIO_InitStruct);
 8009706:	a904      	add	r1, sp, #16
	  GPIO_InitStruct.Pin = DASHBOARD_Pin;
 8009708:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800970c:	e9cd 4506 	strd	r4, r5, [sp, #24]
	  HAL_GPIO_Init(DASHBOARD_GPIO_Port, &GPIO_InitStruct);
 8009710:	f7fa fc9e 	bl	8004050 <HAL_GPIO_Init>

	  /*Configure GPIO pins : FAULT_Pin TAIL_LIGHT_Pin TAIL_LIGHT_2_Pin */
	  GPIO_InitStruct.Pin = FAULT_Pin|TAIL_LIGHT_Pin|TAIL_LIGHT_2_Pin;
 8009714:	f240 4206 	movw	r2, #1030	@ 0x406
 8009718:	2301      	movs	r3, #1
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800971a:	a904      	add	r1, sp, #16
 800971c:	4630      	mov	r0, r6
	  GPIO_InitStruct.Pin = FAULT_Pin|TAIL_LIGHT_Pin|TAIL_LIGHT_2_Pin;
 800971e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8009722:	e9cd 2304 	strd	r2, r3, [sp, #16]
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009726:	f7fa fc93 	bl	8004050 <HAL_GPIO_Init>

}
 800972a:	b00a      	add	sp, #40	@ 0x28
 800972c:	bd70      	pop	{r4, r5, r6, pc}
 800972e:	bf00      	nop
 8009730:	40023800 	.word	0x40023800
 8009734:	40020000 	.word	0x40020000
 8009738:	40020400 	.word	0x40020400

0800973c <WakeUpPinInit>:

void WakeUpPinInit(void)
{
 800973c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	  /*Use UART1 Rx Pin PB7 as External Interrupt Pin PORTB Pin 7 --> i.e. EXTI9_5*/
  GPIO_InitStruct.Pin  = GPIO_PIN_7; /*UART2 Rx Pin PA3*/
 800973e:	4c13      	ldr	r4, [pc, #76]	@ (800978c <WakeUpPinInit+0x50>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING; /*Falling Edge Triggered Interrupt by UART from CC2640 Dash-board*/
  GPIO_InitStruct.Pull = GPIO_NOPULL; /*Activate Internal Pull Up Resistor!*/
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009740:	4e13      	ldr	r6, [pc, #76]	@ (8009790 <WakeUpPinInit+0x54>)
  GPIO_InitStruct.Pull = GPIO_NOPULL; /*Activate Internal Pull Up Resistor!*/
 8009742:	2500      	movs	r5, #0
  GPIO_InitStruct.Pin  = GPIO_PIN_7; /*UART2 Rx Pin PA3*/
 8009744:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009748:	4621      	mov	r1, r4
 800974a:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin  = GPIO_PIN_7; /*UART2 Rx Pin PA3*/
 800974c:	2280      	movs	r2, #128	@ 0x80
 800974e:	e9c4 2300 	strd	r2, r3, [r4]
  GPIO_InitStruct.Pull = GPIO_NOPULL; /*Activate Internal Pull Up Resistor!*/
 8009752:	60a5      	str	r5, [r4, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009754:	f7fa fc7c 	bl	8004050 <HAL_GPIO_Init>
  /*Activate Falling Edge Triggered Interrupt --> External Line Interrupt 3*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn,3,0);
 8009758:	462a      	mov	r2, r5
 800975a:	2103      	movs	r1, #3
 800975c:	2017      	movs	r0, #23
 800975e:	f7fa fbef 	bl	8003f40 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8009762:	2017      	movs	r0, #23
 8009764:	f7fa fc28 	bl	8003fb8 <HAL_NVIC_EnableIRQ>

  GPIO_InitStruct.Pin  = GPIO_PIN_6; /*UART1 Tx Pin PB6*/
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009768:	2740      	movs	r7, #64	@ 0x40
 800976a:	2301      	movs	r3, #1
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800976c:	4621      	mov	r1, r4
 800976e:	4630      	mov	r0, r6
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009770:	e9c4 7300 	strd	r7, r3, [r4]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009774:	e9c4 5502 	strd	r5, r5, [r4, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009778:	f7fa fc6a 	bl	8004050 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_RESET);
 800977c:	462a      	mov	r2, r5
 800977e:	4639      	mov	r1, r7
 8009780:	4630      	mov	r0, r6
}
 8009782:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_RESET);
 8009786:	f7fa be21 	b.w	80043cc <HAL_GPIO_WritePin>
 800978a:	bf00      	nop
 800978c:	20004f88 	.word	0x20004f88
 8009790:	40020400 	.word	0x40020400

08009794 <WakeUpPinDeInit>:

void WakeUpPinDeInit(void)
{
 8009794:	b510      	push	{r4, lr}
	HAL_GPIO_DeInit(GPIOB,GPIO_PIN_7);
 8009796:	4c05      	ldr	r4, [pc, #20]	@ (80097ac <WakeUpPinDeInit+0x18>)
 8009798:	2180      	movs	r1, #128	@ 0x80
 800979a:	4620      	mov	r0, r4
 800979c:	f7fa fd68 	bl	8004270 <HAL_GPIO_DeInit>
	HAL_GPIO_DeInit(GPIOB,GPIO_PIN_6);
 80097a0:	4620      	mov	r0, r4
 80097a2:	2140      	movs	r1, #64	@ 0x40
}
 80097a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_GPIO_DeInit(GPIOB,GPIO_PIN_6);
 80097a8:	f7fa bd62 	b.w	8004270 <HAL_GPIO_DeInit>
 80097ac:	40020400 	.word	0x40020400

080097b0 <dashboard_indicator_on>:

void dashboard_indicator_on()
{
	HAL_GPIO_WritePin(DASHBOARD_GPIO_Port,DASHBOARD_Pin,GPIO_PIN_SET);
 80097b0:	4802      	ldr	r0, [pc, #8]	@ (80097bc <dashboard_indicator_on+0xc>)
 80097b2:	2201      	movs	r2, #1
 80097b4:	2120      	movs	r1, #32
 80097b6:	f7fa be09 	b.w	80043cc <HAL_GPIO_WritePin>
 80097ba:	bf00      	nop
 80097bc:	40020000 	.word	0x40020000

080097c0 <fault_warning_on>:
}

void fault_warning_on()
{
	HAL_GPIO_WritePin(GPIOB,FAULT_Pin,GPIO_PIN_SET);
 80097c0:	4802      	ldr	r0, [pc, #8]	@ (80097cc <fault_warning_on+0xc>)
 80097c2:	2201      	movs	r2, #1
 80097c4:	2102      	movs	r1, #2
 80097c6:	f7fa be01 	b.w	80043cc <HAL_GPIO_WritePin>
 80097ca:	bf00      	nop
 80097cc:	40020400 	.word	0x40020400

080097d0 <dashboard_indicator_off>:
}

void dashboard_indicator_off()
{
	HAL_GPIO_WritePin(DASHBOARD_GPIO_Port,DASHBOARD_Pin,GPIO_PIN_RESET);
 80097d0:	4802      	ldr	r0, [pc, #8]	@ (80097dc <dashboard_indicator_off+0xc>)
 80097d2:	2200      	movs	r2, #0
 80097d4:	2120      	movs	r1, #32
 80097d6:	f7fa bdf9 	b.w	80043cc <HAL_GPIO_WritePin>
 80097da:	bf00      	nop
 80097dc:	40020000 	.word	0x40020000

080097e0 <fault_warning_off>:
}

void fault_warning_off()
{
	HAL_GPIO_WritePin(GPIOB,FAULT_Pin,GPIO_PIN_RESET);
 80097e0:	4802      	ldr	r0, [pc, #8]	@ (80097ec <fault_warning_off+0xc>)
 80097e2:	2200      	movs	r2, #0
 80097e4:	2102      	movs	r1, #2
 80097e6:	f7fa bdf1 	b.w	80043cc <HAL_GPIO_WritePin>
 80097ea:	bf00      	nop
 80097ec:	40020400 	.word	0x40020400

080097f0 <tail_light_turnon>:
	HAL_Delay(200);
}

void tail_light_turnon()
{
	HAL_GPIO_WritePin(GPIOB,TAIL_LIGHT_Pin,GPIO_PIN_SET);
 80097f0:	4802      	ldr	r0, [pc, #8]	@ (80097fc <tail_light_turnon+0xc>)
 80097f2:	2201      	movs	r2, #1
 80097f4:	2104      	movs	r1, #4
 80097f6:	f7fa bde9 	b.w	80043cc <HAL_GPIO_WritePin>
 80097fa:	bf00      	nop
 80097fc:	40020400 	.word	0x40020400

08009800 <tail_light_turnoff>:
}

void tail_light_turnoff()
{
	HAL_GPIO_WritePin(GPIOB,TAIL_LIGHT_Pin,GPIO_PIN_RESET);
 8009800:	4802      	ldr	r0, [pc, #8]	@ (800980c <tail_light_turnoff+0xc>)
 8009802:	2200      	movs	r2, #0
 8009804:	2104      	movs	r1, #4
 8009806:	f7fa bde1 	b.w	80043cc <HAL_GPIO_WritePin>
 800980a:	bf00      	nop
 800980c:	40020400 	.word	0x40020400

08009810 <accelerateIQMotor>:
static uint8_t CURRENT_SAMPLES_INDEX = 0;
float RMS_CURRENT_SAMPLES[CURRENT_SAMPLES];
float RMS_CURRENT_SUM = 0;

void accelerateIQMotor(int16_t torque, uint16_t ramp)
{
 8009810:	b508      	push	{r3, lr}
	MC_ProgramTorqueRampMotor1(torque,ramp);
 8009812:	f7f7 ff37 	bl	8001684 <MC_ProgramTorqueRampMotor1>
	MC_StartMotor1();
}
 8009816:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	MC_StartMotor1();
 800981a:	f7f7 bf27 	b.w	800166c <MC_StartMotor1>
 800981e:	bf00      	nop

08009820 <motorStop>:
	MC_StartMotor1();
}

void motorStop()
{
	MC_StopMotor1();
 8009820:	f7f7 bf2a 	b.w	8001678 <MC_StopMotor1>

08009824 <getSpeed>:
{
	MC_AcknowledgeFaultMotor1();
}

int16_t getSpeed()
{
 8009824:	b508      	push	{r3, lr}
	/*Returns the speed in RPM*/
	int16_t MOTOR_SPEED = (MC_GetMecSpeedAverageMotor1() * _RPM) / SPEED_UNIT;
 8009826:	f7f7 ff39 	bl	800169c <MC_GetMecSpeedAverageMotor1>
 800982a:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800982e:	0040      	lsls	r0, r0, #1
	return MOTOR_SPEED;
}
 8009830:	b200      	sxth	r0, r0
 8009832:	bd08      	pop	{r3, pc}
 8009834:	0000      	movs	r0, r0
	...

08009838 <getRMSCurrent>:
	float MOTOR_CURRENT = (MC_GetPhaseCurrentAmplitudeMotor1() * VDD_SUPPLY)/(ADC_RANGE*CURRENT_SENSOR_GAIN);
	return MOTOR_CURRENT;
}

float getRMSCurrent()
{
 8009838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	float MOTOR_CURRENT = (MC_GetPhaseCurrentAmplitudeMotor1() * VDD_SUPPLY)/(ADC_RANGE*CURRENT_SENSOR_GAIN);
 800983a:	f7f7 ff35 	bl	80016a8 <MC_GetPhaseCurrentAmplitudeMotor1>
 800983e:	f7f6 fe39 	bl	80004b4 <__aeabi_i2d>
 8009842:	4b17      	ldr	r3, [pc, #92]	@ (80098a0 <getRMSCurrent+0x68>)
	float RMS_DC_SAMPLE = (getCurrent()/RMS_FACTOR);
	RMS_CURRENT_SAMPLES[CURRENT_SAMPLES_INDEX] = RMS_DC_SAMPLE;
 8009844:	4e17      	ldr	r6, [pc, #92]	@ (80098a4 <getRMSCurrent+0x6c>)
 8009846:	4c18      	ldr	r4, [pc, #96]	@ (80098a8 <getRMSCurrent+0x70>)
 8009848:	7835      	ldrb	r5, [r6, #0]
	float MOTOR_CURRENT = (MC_GetPhaseCurrentAmplitudeMotor1() * VDD_SUPPLY)/(ADC_RANGE*CURRENT_SENSOR_GAIN);
 800984a:	2200      	movs	r2, #0
 800984c:	f7f6 fe9c 	bl	8000588 <__aeabi_dmul>
 8009850:	f7f7 f8ac 	bl	80009ac <__aeabi_d2f>
	float RMS_DC_SAMPLE = (getCurrent()/RMS_FACTOR);
 8009854:	f7f6 fe40 	bl	80004d8 <__aeabi_f2d>
 8009858:	a30f      	add	r3, pc, #60	@ (adr r3, 8009898 <getRMSCurrent+0x60>)
 800985a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800985e:	f7f6 fe93 	bl	8000588 <__aeabi_dmul>
 8009862:	f7f7 f8a3 	bl	80009ac <__aeabi_d2f>
	RMS_CURRENT_SAMPLES[CURRENT_SAMPLES_INDEX] = RMS_DC_SAMPLE;
 8009866:	eb04 0785 	add.w	r7, r4, r5, lsl #2

	uint8_t jj = 0;
	float rmsDCsum = 0;
 800986a:	eddf 7a10 	vldr	s15, [pc, #64]	@ 80098ac <getRMSCurrent+0x74>
	float RMS_DC_SAMPLE = (getCurrent()/RMS_FACTOR);
 800986e:	6038      	str	r0, [r7, #0]

	for(jj = 0; jj<CURRENT_SAMPLES; jj++)
 8009870:	4623      	mov	r3, r4
 8009872:	f504 7270 	add.w	r2, r4, #960	@ 0x3c0
	{
		rmsDCsum += RMS_CURRENT_SAMPLES[jj];
 8009876:	ecb3 7a01 	vldmia	r3!, {s14}
	for(jj = 0; jj<CURRENT_SAMPLES; jj++)
 800987a:	4293      	cmp	r3, r2
		rmsDCsum += RMS_CURRENT_SAMPLES[jj];
 800987c:	ee77 7a87 	vadd.f32	s15, s15, s14
	for(jj = 0; jj<CURRENT_SAMPLES; jj++)
 8009880:	d1f9      	bne.n	8009876 <getRMSCurrent+0x3e>
	}

	float rmsDCAvg = rmsDCsum/CURRENT_SAMPLES;

	CURRENT_SAMPLES_INDEX++;
 8009882:	1c6b      	adds	r3, r5, #1
 8009884:	b2db      	uxtb	r3, r3
 8009886:	2bf0      	cmp	r3, #240	@ 0xf0
 8009888:	bf28      	it	cs
 800988a:	2300      	movcs	r3, #0
	float rmsDCAvg = rmsDCsum/CURRENT_SAMPLES;
 800988c:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 80098b0 <getRMSCurrent+0x78>
	CURRENT_SAMPLES_INDEX++;
 8009890:	7033      	strb	r3, [r6, #0]
	if(CURRENT_SAMPLES_INDEX >= CURRENT_SAMPLES)
	{
		CURRENT_SAMPLES_INDEX = 0;
	}
	return rmsDCAvg;
}
 8009892:	ee27 0a80 	vmul.f32	s0, s15, s0
 8009896:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009898:	667f723f 	.word	0x667f723f
 800989c:	3fe6a09e 	.word	0x3fe6a09e
 80098a0:	3f54a000 	.word	0x3f54a000
 80098a4:	2000535c 	.word	0x2000535c
 80098a8:	20004f9c 	.word	0x20004f9c
 80098ac:	00000000 	.word	0x00000000
 80098b0:	3b888889 	.word	0x3b888889

080098b4 <ShutDownTask>:
		rst_source = 0x7D;
	}
}

void ShutDownTask()
{
 80098b4:	b510      	push	{r4, lr}
    if(UART_DeInit() == 0x01)
 80098b6:	f000 f8f7 	bl	8009aa8 <UART_DeInit>
 80098ba:	2801      	cmp	r0, #1
 80098bc:	d003      	beq.n	80098c6 <ShutDownTask+0x12>
    {
        /*Fuck Off*/
    	/*System Shutdown Fails*/
    	/*What Happens if UART cannot de-init ??*/
    }
}
 80098be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    else if(UART_DeInit() == 0xFF)
 80098c2:	f000 b8f1 	b.w	8009aa8 <UART_DeInit>
 80098c6:	4604      	mov	r4, r0
    	WakeUpPinInit();
 80098c8:	f7ff ff38 	bl	800973c <WakeUpPinInit>
    	HAL_SuspendTick();
 80098cc:	f7f9 fbe6 	bl	800309c <HAL_SuspendTick>
    	HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON,PWR_STOPENTRY_WFI);
 80098d0:	4621      	mov	r1, r4
 80098d2:	4620      	mov	r0, r4
}
 80098d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    	HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON,PWR_STOPENTRY_WFI);
 80098d8:	f7fa bd7c 	b.w	80043d4 <HAL_PWR_EnterSTOPMode>

080098dc <bootStart>:

void bootStart()
{
 80098dc:	b508      	push	{r3, lr}
	if(__HAL_RCC_GET_FLAG(RCC_FLAG_LPWRRST))
 80098de:	4b1a      	ldr	r3, [pc, #104]	@ (8009948 <bootStart+0x6c>)
 80098e0:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 80098e2:	2a00      	cmp	r2, #0
 80098e4:	db19      	blt.n	800991a <bootStart+0x3e>
	else if(__HAL_RCC_GET_FLAG(RCC_FLAG_SFTRST))
 80098e6:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 80098e8:	00d2      	lsls	r2, r2, #3
 80098ea:	d50c      	bpl.n	8009906 <bootStart+0x2a>
		rst_source = 0x7C;
 80098ec:	4b17      	ldr	r3, [pc, #92]	@ (800994c <bootStart+0x70>)
 80098ee:	227c      	movs	r2, #124	@ 0x7c
 80098f0:	701a      	strb	r2, [r3, #0]
	/* Reset all the system peripherals ! Reset the program counter! You could de-active EXTI First
	 * Resume RTOS tasks !
	 * */
	GET_RESET_SOURCE();
	WakeUpPinDeInit();
 80098f2:	f7ff ff4f 	bl	8009794 <WakeUpPinDeInit>
	SystemClock();
 80098f6:	f000 f82b 	bl	8009950 <SystemClock>
	HAL_ResumeTick();
 80098fa:	f7f9 fbd9 	bl	80030b0 <HAL_ResumeTick>
	HAL_NVIC_SystemReset();
}
 80098fe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_NVIC_SystemReset();
 8009902:	f7fa bb79 	b.w	8003ff8 <HAL_NVIC_SystemReset>
	else if(__HAL_RCC_GET_FLAG(RCC_FLAG_PORRST))
 8009906:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8009908:	0110      	lsls	r0, r2, #4
 800990a:	d40a      	bmi.n	8009922 <bootStart+0x46>
	else if(__HAL_RCC_GET_FLAG(RCC_FLAG_BORRST))
 800990c:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 800990e:	0191      	lsls	r1, r2, #6
 8009910:	d50b      	bpl.n	800992a <bootStart+0x4e>
		rst_source = 0x79;
 8009912:	4b0e      	ldr	r3, [pc, #56]	@ (800994c <bootStart+0x70>)
 8009914:	2279      	movs	r2, #121	@ 0x79
 8009916:	701a      	strb	r2, [r3, #0]
 8009918:	e7eb      	b.n	80098f2 <bootStart+0x16>
		rst_source = 0x7F;
 800991a:	4b0c      	ldr	r3, [pc, #48]	@ (800994c <bootStart+0x70>)
 800991c:	227f      	movs	r2, #127	@ 0x7f
 800991e:	701a      	strb	r2, [r3, #0]
 8009920:	e7e7      	b.n	80098f2 <bootStart+0x16>
		rst_source = 0x7B;
 8009922:	4b0a      	ldr	r3, [pc, #40]	@ (800994c <bootStart+0x70>)
 8009924:	227b      	movs	r2, #123	@ 0x7b
 8009926:	701a      	strb	r2, [r3, #0]
 8009928:	e7e3      	b.n	80098f2 <bootStart+0x16>
	else if(__HAL_RCC_GET_FLAG(RCC_FLAG_WWDGRST))
 800992a:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 800992c:	0052      	lsls	r2, r2, #1
 800992e:	d406      	bmi.n	800993e <bootStart+0x62>
	else if(__HAL_RCC_GET_FLAG(RCC_FLAG_IWDGRST))
 8009930:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009932:	009b      	lsls	r3, r3, #2
 8009934:	d5dd      	bpl.n	80098f2 <bootStart+0x16>
		rst_source = 0x7D;
 8009936:	4b05      	ldr	r3, [pc, #20]	@ (800994c <bootStart+0x70>)
 8009938:	227d      	movs	r2, #125	@ 0x7d
 800993a:	701a      	strb	r2, [r3, #0]
 800993c:	e7d9      	b.n	80098f2 <bootStart+0x16>
		rst_source = 0x7E;
 800993e:	4b03      	ldr	r3, [pc, #12]	@ (800994c <bootStart+0x70>)
 8009940:	227e      	movs	r2, #126	@ 0x7e
 8009942:	701a      	strb	r2, [r3, #0]
 8009944:	e7d5      	b.n	80098f2 <bootStart+0x16>
 8009946:	bf00      	nop
 8009948:	40023800 	.word	0x40023800
 800994c:	2000535d 	.word	0x2000535d

08009950 <SystemClock>:
#include "UDHAL_SYSCLK.h"
#include "stm32f4xx_hal.h"
#include "main.h"

void SystemClock()
{
 8009950:	b510      	push	{r4, lr}
	 RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8009952:	2300      	movs	r3, #0
{
 8009954:	b096      	sub	sp, #88	@ 0x58
	 RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8009956:	e9cd 330a 	strd	r3, r3, [sp, #40]	@ 0x28
 800995a:	e9cd 330c 	strd	r3, r3, [sp, #48]	@ 0x30
	 RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800995e:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8009962:	e9cd 3305 	strd	r3, r3, [sp, #20]

	  /** Configure the main internal regulator output voltage
	  */
	  __HAL_RCC_PWR_CLK_ENABLE();
 8009966:	492c      	ldr	r1, [pc, #176]	@ (8009a18 <SystemClock+0xc8>)
 8009968:	9301      	str	r3, [sp, #4]
	 RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800996a:	9307      	str	r3, [sp, #28]
	  __HAL_RCC_PWR_CLK_ENABLE();
 800996c:	6c08      	ldr	r0, [r1, #64]	@ 0x40
	  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800996e:	4a2b      	ldr	r2, [pc, #172]	@ (8009a1c <SystemClock+0xcc>)
	  __HAL_RCC_PWR_CLK_ENABLE();
 8009970:	f040 5080 	orr.w	r0, r0, #268435456	@ 0x10000000
 8009974:	6408      	str	r0, [r1, #64]	@ 0x40
 8009976:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009978:	f001 5180 	and.w	r1, r1, #268435456	@ 0x10000000
 800997c:	9101      	str	r1, [sp, #4]
 800997e:	9901      	ldr	r1, [sp, #4]
	  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8009980:	9302      	str	r3, [sp, #8]
 8009982:	6813      	ldr	r3, [r2, #0]
 8009984:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009988:	6013      	str	r3, [r2, #0]

	  /** Initializes the RCC Oscillators according to the specified parameters
	  * in the RCC_OscInitTypeDef structure.
	  */
	  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800998a:	ed9f 7b1f 	vldr	d7, [pc, #124]	@ 8009a08 <SystemClock+0xb8>
	  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800998e:	6813      	ldr	r3, [r2, #0]
	  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8009990:	ed8d 7b08 	vstr	d7, [sp, #32]
	  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8009994:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
	  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
	  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
	  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
	  RCC_OscInitStruct.PLL.PLLM = 8;
	  RCC_OscInitStruct.PLL.PLLN = 180;
	  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8009998:	ed9f 7b1d 	vldr	d7, [pc, #116]	@ 8009a10 <SystemClock+0xc0>
	  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800999c:	9302      	str	r3, [sp, #8]
	  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800999e:	2102      	movs	r1, #2
	  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80099a0:	9802      	ldr	r0, [sp, #8]
	  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80099a2:	910e      	str	r1, [sp, #56]	@ 0x38
	  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80099a4:	f44f 0480 	mov.w	r4, #4194304	@ 0x400000
	  RCC_OscInitStruct.PLL.PLLM = 8;
 80099a8:	2208      	movs	r2, #8
	  RCC_OscInitStruct.PLL.PLLN = 180;
 80099aa:	23b4      	movs	r3, #180	@ 0xb4
	  RCC_OscInitStruct.PLL.PLLQ = 2;
	  RCC_OscInitStruct.PLL.PLLR = 2;
	  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80099ac:	a808      	add	r0, sp, #32
	  RCC_OscInitStruct.PLL.PLLM = 8;
 80099ae:	e9cd 420f 	strd	r4, r2, [sp, #60]	@ 0x3c
	  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80099b2:	ed8d 7b12 	vstr	d7, [sp, #72]	@ 0x48
	  RCC_OscInitStruct.PLL.PLLR = 2;
 80099b6:	9114      	str	r1, [sp, #80]	@ 0x50
	  RCC_OscInitStruct.PLL.PLLN = 180;
 80099b8:	9311      	str	r3, [sp, #68]	@ 0x44
	  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80099ba:	f7fa fe8d 	bl	80046d8 <HAL_RCC_OscConfig>
 80099be:	b9a8      	cbnz	r0, 80099ec <SystemClock+0x9c>
	    Error_Handler();
	  }

	  /** Activate the Over-Drive mode
	  */
	  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80099c0:	f7fa fd28 	bl	8004414 <HAL_PWREx_EnableOverDrive>
 80099c4:	b9c0      	cbnz	r0, 80099f8 <SystemClock+0xa8>
	    Error_Handler();
	  }

	  /** Initializes the CPU, AHB and APB buses clocks
	  */
	  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80099c6:	210f      	movs	r1, #15
	                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80099c8:	2302      	movs	r3, #2
 80099ca:	e9cd 1303 	strd	r1, r3, [sp, #12]
	  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80099ce:	2400      	movs	r4, #0
	  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80099d0:	f44f 52a0 	mov.w	r2, #5120	@ 0x1400
	  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80099d4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000

	  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80099d8:	a803      	add	r0, sp, #12
 80099da:	2105      	movs	r1, #5
	  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80099dc:	e9cd 4205 	strd	r4, r2, [sp, #20]
	  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80099e0:	9307      	str	r3, [sp, #28]
	  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80099e2:	f7fa fd53 	bl	800448c <HAL_RCC_ClockConfig>
 80099e6:	b950      	cbnz	r0, 80099fe <SystemClock+0xae>
	  {
	    Error_Handler();
	  }
}
 80099e8:	b016      	add	sp, #88	@ 0x58
 80099ea:	bd10      	pop	{r4, pc}
	    Error_Handler();
 80099ec:	f7f7 fe3c 	bl	8001668 <Error_Handler>
	  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80099f0:	f7fa fd10 	bl	8004414 <HAL_PWREx_EnableOverDrive>
 80099f4:	2800      	cmp	r0, #0
 80099f6:	d0e6      	beq.n	80099c6 <SystemClock+0x76>
	    Error_Handler();
 80099f8:	f7f7 fe36 	bl	8001668 <Error_Handler>
 80099fc:	e7e3      	b.n	80099c6 <SystemClock+0x76>
	    Error_Handler();
 80099fe:	f7f7 fe33 	bl	8001668 <Error_Handler>
}
 8009a02:	b016      	add	sp, #88	@ 0x58
 8009a04:	bd10      	pop	{r4, pc}
 8009a06:	bf00      	nop
 8009a08:	00000001 	.word	0x00000001
 8009a0c:	00010000 	.word	0x00010000
 8009a10:	00000002 	.word	0x00000002
 8009a14:	00000002 	.word	0x00000002
 8009a18:	40023800 	.word	0x40023800
 8009a1c:	40007000 	.word	0x40007000

08009a20 <UDHAL_TIMEOUT_Stop>:

}

static void UDHAL_TIMEOUT_Stop()
{
	osTimerStop(protocolTimeoutHandle);
 8009a20:	4b01      	ldr	r3, [pc, #4]	@ (8009a28 <UDHAL_TIMEOUT_Stop+0x8>)
 8009a22:	6818      	ldr	r0, [r3, #0]
 8009a24:	f7fb bfa0 	b.w	8005968 <osTimerStop>
 8009a28:	20005360 	.word	0x20005360

08009a2c <UDHAL_TIMEOUT_Start>:
	osTimerStart(protocolTimeoutHandle,RECEIVE_TIMEOUT_PERIOD);
 8009a2c:	4b02      	ldr	r3, [pc, #8]	@ (8009a38 <UDHAL_TIMEOUT_Start+0xc>)
 8009a2e:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8009a32:	6818      	ldr	r0, [r3, #0]
 8009a34:	f7fb bf6a 	b.w	800590c <osTimerStart>
 8009a38:	20005360 	.word	0x20005360

08009a3c <UDHAL_TIMEOUT_OVClockFxn>:
}

void UDHAL_TIMEOUT_OVClockFxn(void const *argument)
{
	timeOutHandler();
 8009a3c:	f7f7 ba64 	b.w	8000f08 <timeOutHandler>

08009a40 <UDHAL_TIMEOUT_init>:
{
 8009a40:	b500      	push	{lr}
	STM32MCP_registerTimer(&timeoutHandle);
 8009a42:	4808      	ldr	r0, [pc, #32]	@ (8009a64 <UDHAL_TIMEOUT_init+0x24>)
{
 8009a44:	b083      	sub	sp, #12
	STM32MCP_registerTimer(&timeoutHandle);
 8009a46:	f7f7 fa4d 	bl	8000ee4 <STM32MCP_registerTimer>
	osTimerDef(timeout,UDHAL_TIMEOUT_OVClockFxn);
 8009a4a:	4b07      	ldr	r3, [pc, #28]	@ (8009a68 <UDHAL_TIMEOUT_init+0x28>)
 8009a4c:	2200      	movs	r2, #0
	protocolTimeoutHandle = osTimerCreate(osTimer(timeout),osTimerPeriodic,NULL);
 8009a4e:	2101      	movs	r1, #1
 8009a50:	4668      	mov	r0, sp
	osTimerDef(timeout,UDHAL_TIMEOUT_OVClockFxn);
 8009a52:	e9cd 3200 	strd	r3, r2, [sp]
	protocolTimeoutHandle = osTimerCreate(osTimer(timeout),osTimerPeriodic,NULL);
 8009a56:	f7fb ff3d 	bl	80058d4 <osTimerCreate>
 8009a5a:	4b04      	ldr	r3, [pc, #16]	@ (8009a6c <UDHAL_TIMEOUT_init+0x2c>)
 8009a5c:	6018      	str	r0, [r3, #0]
}
 8009a5e:	b003      	add	sp, #12
 8009a60:	f85d fb04 	ldr.w	pc, [sp], #4
 8009a64:	20000580 	.word	0x20000580
 8009a68:	08009a3d 	.word	0x08009a3d
 8009a6c:	20005360 	.word	0x20005360

08009a70 <UART_Init>:

UART_HandleTypeDef huart1;
uint8_t UART_OFF = 0x00;

void UART_Init()
{
 8009a70:	b510      	push	{r4, lr}
	  huart1.Instance = USART1;
 8009a72:	480b      	ldr	r0, [pc, #44]	@ (8009aa0 <UART_Init+0x30>)
 8009a74:	4c0b      	ldr	r4, [pc, #44]	@ (8009aa4 <UART_Init+0x34>)
	  huart1.Init.BaudRate = 115200;
	  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8009a76:	2300      	movs	r3, #0
	  huart1.Init.BaudRate = 115200;
 8009a78:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
	  huart1.Init.StopBits = UART_STOPBITS_1;
	  huart1.Init.Parity = UART_PARITY_NONE;
	  huart1.Init.Mode = UART_MODE_TX_RX;
 8009a7c:	220c      	movs	r2, #12
	  huart1.Init.BaudRate = 115200;
 8009a7e:	e9c0 4100 	strd	r4, r1, [r0]
	  huart1.Init.StopBits = UART_STOPBITS_1;
 8009a82:	e9c0 3302 	strd	r3, r3, [r0, #8]
	  huart1.Init.Mode = UART_MODE_TX_RX;
 8009a86:	e9c0 3204 	strd	r3, r2, [r0, #16]
	  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
	  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8009a8a:	e9c0 3306 	strd	r3, r3, [r0, #24]
	  if (HAL_UART_Init(&huart1) != HAL_OK)
 8009a8e:	f7fb fe25 	bl	80056dc <HAL_UART_Init>
 8009a92:	b900      	cbnz	r0, 8009a96 <UART_Init+0x26>
	  {
	    Error_Handler();
	  }
}
 8009a94:	bd10      	pop	{r4, pc}
 8009a96:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	    Error_Handler();
 8009a9a:	f7f7 bde5 	b.w	8001668 <Error_Handler>
 8009a9e:	bf00      	nop
 8009aa0:	20005368 	.word	0x20005368
 8009aa4:	40011000 	.word	0x40011000

08009aa8 <UART_DeInit>:

uint8_t UART_DeInit()
{
 8009aa8:	b508      	push	{r3, lr}
    if(HAL_UART_DeInit(&huart1) == HAL_OK)
 8009aaa:	4809      	ldr	r0, [pc, #36]	@ (8009ad0 <UART_DeInit+0x28>)
 8009aac:	f7fb fea8 	bl	8005800 <HAL_UART_DeInit>
 8009ab0:	b918      	cbnz	r0, 8009aba <UART_DeInit+0x12>
    {
    	UART_OFF = 0x01;
 8009ab2:	4b08      	ldr	r3, [pc, #32]	@ (8009ad4 <UART_DeInit+0x2c>)
 8009ab4:	2001      	movs	r0, #1
 8009ab6:	7018      	strb	r0, [r3, #0]
    else if(HAL_UART_DeInit(&huart1) != HAL_OK)
    {
    	UART_OFF = 0xFF;
    }
    return UART_OFF;
}
 8009ab8:	bd08      	pop	{r3, pc}
    else if(HAL_UART_DeInit(&huart1) != HAL_OK)
 8009aba:	4805      	ldr	r0, [pc, #20]	@ (8009ad0 <UART_DeInit+0x28>)
 8009abc:	f7fb fea0 	bl	8005800 <HAL_UART_DeInit>
    	UART_OFF = 0xFF;
 8009ac0:	4b04      	ldr	r3, [pc, #16]	@ (8009ad4 <UART_DeInit+0x2c>)
    else if(HAL_UART_DeInit(&huart1) != HAL_OK)
 8009ac2:	b110      	cbz	r0, 8009aca <UART_DeInit+0x22>
    	UART_OFF = 0xFF;
 8009ac4:	20ff      	movs	r0, #255	@ 0xff
 8009ac6:	7018      	strb	r0, [r3, #0]
}
 8009ac8:	bd08      	pop	{r3, pc}
    return UART_OFF;
 8009aca:	7818      	ldrb	r0, [r3, #0]
}
 8009acc:	bd08      	pop	{r3, pc}
 8009ace:	bf00      	nop
 8009ad0:	20005368 	.word	0x20005368
 8009ad4:	20005364 	.word	0x20005364

08009ad8 <memset>:
 8009ad8:	4402      	add	r2, r0
 8009ada:	4603      	mov	r3, r0
 8009adc:	4293      	cmp	r3, r2
 8009ade:	d100      	bne.n	8009ae2 <memset+0xa>
 8009ae0:	4770      	bx	lr
 8009ae2:	f803 1b01 	strb.w	r1, [r3], #1
 8009ae6:	e7f9      	b.n	8009adc <memset+0x4>

08009ae8 <_reclaim_reent>:
 8009ae8:	4b29      	ldr	r3, [pc, #164]	@ (8009b90 <_reclaim_reent+0xa8>)
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	4283      	cmp	r3, r0
 8009aee:	b570      	push	{r4, r5, r6, lr}
 8009af0:	4604      	mov	r4, r0
 8009af2:	d04b      	beq.n	8009b8c <_reclaim_reent+0xa4>
 8009af4:	69c3      	ldr	r3, [r0, #28]
 8009af6:	b1ab      	cbz	r3, 8009b24 <_reclaim_reent+0x3c>
 8009af8:	68db      	ldr	r3, [r3, #12]
 8009afa:	b16b      	cbz	r3, 8009b18 <_reclaim_reent+0x30>
 8009afc:	2500      	movs	r5, #0
 8009afe:	69e3      	ldr	r3, [r4, #28]
 8009b00:	68db      	ldr	r3, [r3, #12]
 8009b02:	5959      	ldr	r1, [r3, r5]
 8009b04:	2900      	cmp	r1, #0
 8009b06:	d13b      	bne.n	8009b80 <_reclaim_reent+0x98>
 8009b08:	3504      	adds	r5, #4
 8009b0a:	2d80      	cmp	r5, #128	@ 0x80
 8009b0c:	d1f7      	bne.n	8009afe <_reclaim_reent+0x16>
 8009b0e:	69e3      	ldr	r3, [r4, #28]
 8009b10:	4620      	mov	r0, r4
 8009b12:	68d9      	ldr	r1, [r3, #12]
 8009b14:	f000 f872 	bl	8009bfc <_free_r>
 8009b18:	69e3      	ldr	r3, [r4, #28]
 8009b1a:	6819      	ldr	r1, [r3, #0]
 8009b1c:	b111      	cbz	r1, 8009b24 <_reclaim_reent+0x3c>
 8009b1e:	4620      	mov	r0, r4
 8009b20:	f000 f86c 	bl	8009bfc <_free_r>
 8009b24:	6961      	ldr	r1, [r4, #20]
 8009b26:	b111      	cbz	r1, 8009b2e <_reclaim_reent+0x46>
 8009b28:	4620      	mov	r0, r4
 8009b2a:	f000 f867 	bl	8009bfc <_free_r>
 8009b2e:	69e1      	ldr	r1, [r4, #28]
 8009b30:	b111      	cbz	r1, 8009b38 <_reclaim_reent+0x50>
 8009b32:	4620      	mov	r0, r4
 8009b34:	f000 f862 	bl	8009bfc <_free_r>
 8009b38:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8009b3a:	b111      	cbz	r1, 8009b42 <_reclaim_reent+0x5a>
 8009b3c:	4620      	mov	r0, r4
 8009b3e:	f000 f85d 	bl	8009bfc <_free_r>
 8009b42:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009b44:	b111      	cbz	r1, 8009b4c <_reclaim_reent+0x64>
 8009b46:	4620      	mov	r0, r4
 8009b48:	f000 f858 	bl	8009bfc <_free_r>
 8009b4c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8009b4e:	b111      	cbz	r1, 8009b56 <_reclaim_reent+0x6e>
 8009b50:	4620      	mov	r0, r4
 8009b52:	f000 f853 	bl	8009bfc <_free_r>
 8009b56:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8009b58:	b111      	cbz	r1, 8009b60 <_reclaim_reent+0x78>
 8009b5a:	4620      	mov	r0, r4
 8009b5c:	f000 f84e 	bl	8009bfc <_free_r>
 8009b60:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8009b62:	b111      	cbz	r1, 8009b6a <_reclaim_reent+0x82>
 8009b64:	4620      	mov	r0, r4
 8009b66:	f000 f849 	bl	8009bfc <_free_r>
 8009b6a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8009b6c:	b111      	cbz	r1, 8009b74 <_reclaim_reent+0x8c>
 8009b6e:	4620      	mov	r0, r4
 8009b70:	f000 f844 	bl	8009bfc <_free_r>
 8009b74:	6a23      	ldr	r3, [r4, #32]
 8009b76:	b14b      	cbz	r3, 8009b8c <_reclaim_reent+0xa4>
 8009b78:	4620      	mov	r0, r4
 8009b7a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009b7e:	4718      	bx	r3
 8009b80:	680e      	ldr	r6, [r1, #0]
 8009b82:	4620      	mov	r0, r4
 8009b84:	f000 f83a 	bl	8009bfc <_free_r>
 8009b88:	4631      	mov	r1, r6
 8009b8a:	e7bb      	b.n	8009b04 <_reclaim_reent+0x1c>
 8009b8c:	bd70      	pop	{r4, r5, r6, pc}
 8009b8e:	bf00      	nop
 8009b90:	20000588 	.word	0x20000588

08009b94 <__libc_init_array>:
 8009b94:	b570      	push	{r4, r5, r6, lr}
 8009b96:	4d0d      	ldr	r5, [pc, #52]	@ (8009bcc <__libc_init_array+0x38>)
 8009b98:	4c0d      	ldr	r4, [pc, #52]	@ (8009bd0 <__libc_init_array+0x3c>)
 8009b9a:	1b64      	subs	r4, r4, r5
 8009b9c:	10a4      	asrs	r4, r4, #2
 8009b9e:	2600      	movs	r6, #0
 8009ba0:	42a6      	cmp	r6, r4
 8009ba2:	d109      	bne.n	8009bb8 <__libc_init_array+0x24>
 8009ba4:	4d0b      	ldr	r5, [pc, #44]	@ (8009bd4 <__libc_init_array+0x40>)
 8009ba6:	4c0c      	ldr	r4, [pc, #48]	@ (8009bd8 <__libc_init_array+0x44>)
 8009ba8:	f000 f87e 	bl	8009ca8 <_init>
 8009bac:	1b64      	subs	r4, r4, r5
 8009bae:	10a4      	asrs	r4, r4, #2
 8009bb0:	2600      	movs	r6, #0
 8009bb2:	42a6      	cmp	r6, r4
 8009bb4:	d105      	bne.n	8009bc2 <__libc_init_array+0x2e>
 8009bb6:	bd70      	pop	{r4, r5, r6, pc}
 8009bb8:	f855 3b04 	ldr.w	r3, [r5], #4
 8009bbc:	4798      	blx	r3
 8009bbe:	3601      	adds	r6, #1
 8009bc0:	e7ee      	b.n	8009ba0 <__libc_init_array+0xc>
 8009bc2:	f855 3b04 	ldr.w	r3, [r5], #4
 8009bc6:	4798      	blx	r3
 8009bc8:	3601      	adds	r6, #1
 8009bca:	e7f2      	b.n	8009bb2 <__libc_init_array+0x1e>
 8009bcc:	08009fbc 	.word	0x08009fbc
 8009bd0:	08009fbc 	.word	0x08009fbc
 8009bd4:	08009fbc 	.word	0x08009fbc
 8009bd8:	08009fc0 	.word	0x08009fc0

08009bdc <__retarget_lock_acquire_recursive>:
 8009bdc:	4770      	bx	lr

08009bde <__retarget_lock_release_recursive>:
 8009bde:	4770      	bx	lr

08009be0 <memcpy>:
 8009be0:	440a      	add	r2, r1
 8009be2:	4291      	cmp	r1, r2
 8009be4:	f100 33ff 	add.w	r3, r0, #4294967295
 8009be8:	d100      	bne.n	8009bec <memcpy+0xc>
 8009bea:	4770      	bx	lr
 8009bec:	b510      	push	{r4, lr}
 8009bee:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009bf2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009bf6:	4291      	cmp	r1, r2
 8009bf8:	d1f9      	bne.n	8009bee <memcpy+0xe>
 8009bfa:	bd10      	pop	{r4, pc}

08009bfc <_free_r>:
 8009bfc:	b538      	push	{r3, r4, r5, lr}
 8009bfe:	4605      	mov	r5, r0
 8009c00:	2900      	cmp	r1, #0
 8009c02:	d041      	beq.n	8009c88 <_free_r+0x8c>
 8009c04:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009c08:	1f0c      	subs	r4, r1, #4
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	bfb8      	it	lt
 8009c0e:	18e4      	addlt	r4, r4, r3
 8009c10:	f000 f83e 	bl	8009c90 <__malloc_lock>
 8009c14:	4a1d      	ldr	r2, [pc, #116]	@ (8009c8c <_free_r+0x90>)
 8009c16:	6813      	ldr	r3, [r2, #0]
 8009c18:	b933      	cbnz	r3, 8009c28 <_free_r+0x2c>
 8009c1a:	6063      	str	r3, [r4, #4]
 8009c1c:	6014      	str	r4, [r2, #0]
 8009c1e:	4628      	mov	r0, r5
 8009c20:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009c24:	f000 b83a 	b.w	8009c9c <__malloc_unlock>
 8009c28:	42a3      	cmp	r3, r4
 8009c2a:	d908      	bls.n	8009c3e <_free_r+0x42>
 8009c2c:	6820      	ldr	r0, [r4, #0]
 8009c2e:	1821      	adds	r1, r4, r0
 8009c30:	428b      	cmp	r3, r1
 8009c32:	bf01      	itttt	eq
 8009c34:	6819      	ldreq	r1, [r3, #0]
 8009c36:	685b      	ldreq	r3, [r3, #4]
 8009c38:	1809      	addeq	r1, r1, r0
 8009c3a:	6021      	streq	r1, [r4, #0]
 8009c3c:	e7ed      	b.n	8009c1a <_free_r+0x1e>
 8009c3e:	461a      	mov	r2, r3
 8009c40:	685b      	ldr	r3, [r3, #4]
 8009c42:	b10b      	cbz	r3, 8009c48 <_free_r+0x4c>
 8009c44:	42a3      	cmp	r3, r4
 8009c46:	d9fa      	bls.n	8009c3e <_free_r+0x42>
 8009c48:	6811      	ldr	r1, [r2, #0]
 8009c4a:	1850      	adds	r0, r2, r1
 8009c4c:	42a0      	cmp	r0, r4
 8009c4e:	d10b      	bne.n	8009c68 <_free_r+0x6c>
 8009c50:	6820      	ldr	r0, [r4, #0]
 8009c52:	4401      	add	r1, r0
 8009c54:	1850      	adds	r0, r2, r1
 8009c56:	4283      	cmp	r3, r0
 8009c58:	6011      	str	r1, [r2, #0]
 8009c5a:	d1e0      	bne.n	8009c1e <_free_r+0x22>
 8009c5c:	6818      	ldr	r0, [r3, #0]
 8009c5e:	685b      	ldr	r3, [r3, #4]
 8009c60:	6053      	str	r3, [r2, #4]
 8009c62:	4408      	add	r0, r1
 8009c64:	6010      	str	r0, [r2, #0]
 8009c66:	e7da      	b.n	8009c1e <_free_r+0x22>
 8009c68:	d902      	bls.n	8009c70 <_free_r+0x74>
 8009c6a:	230c      	movs	r3, #12
 8009c6c:	602b      	str	r3, [r5, #0]
 8009c6e:	e7d6      	b.n	8009c1e <_free_r+0x22>
 8009c70:	6820      	ldr	r0, [r4, #0]
 8009c72:	1821      	adds	r1, r4, r0
 8009c74:	428b      	cmp	r3, r1
 8009c76:	bf04      	itt	eq
 8009c78:	6819      	ldreq	r1, [r3, #0]
 8009c7a:	685b      	ldreq	r3, [r3, #4]
 8009c7c:	6063      	str	r3, [r4, #4]
 8009c7e:	bf04      	itt	eq
 8009c80:	1809      	addeq	r1, r1, r0
 8009c82:	6021      	streq	r1, [r4, #0]
 8009c84:	6054      	str	r4, [r2, #4]
 8009c86:	e7ca      	b.n	8009c1e <_free_r+0x22>
 8009c88:	bd38      	pop	{r3, r4, r5, pc}
 8009c8a:	bf00      	nop
 8009c8c:	200054e8 	.word	0x200054e8

08009c90 <__malloc_lock>:
 8009c90:	4801      	ldr	r0, [pc, #4]	@ (8009c98 <__malloc_lock+0x8>)
 8009c92:	f7ff bfa3 	b.w	8009bdc <__retarget_lock_acquire_recursive>
 8009c96:	bf00      	nop
 8009c98:	200054e4 	.word	0x200054e4

08009c9c <__malloc_unlock>:
 8009c9c:	4801      	ldr	r0, [pc, #4]	@ (8009ca4 <__malloc_unlock+0x8>)
 8009c9e:	f7ff bf9e 	b.w	8009bde <__retarget_lock_release_recursive>
 8009ca2:	bf00      	nop
 8009ca4:	200054e4 	.word	0x200054e4

08009ca8 <_init>:
 8009ca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009caa:	bf00      	nop
 8009cac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009cae:	bc08      	pop	{r3}
 8009cb0:	469e      	mov	lr, r3
 8009cb2:	4770      	bx	lr

08009cb4 <_fini>:
 8009cb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cb6:	bf00      	nop
 8009cb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009cba:	bc08      	pop	{r3}
 8009cbc:	469e      	mov	lr, r3
 8009cbe:	4770      	bx	lr
