CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - '/opt/Xilinx/13.2/ISE_DS/ISE/coregen/' [reloaded]
INFO:sim - Generating component instance 'Sine_Ram' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/opt/Xilinx/13.2/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/blk_mem_
   gen_v6_2/component.xml'.
Resolving generics for 'Sine_Ram'...
Applying external generics to 'Sine_Ram'...
Delivering associated files for 'Sine_Ram'...
WARNING:sim - Can't find 'Verilog' synthesis view; using general synthesis view
Delivering EJava files for 'Sine_Ram'...
Generating implementation netlist for 'Sine_Ram'...
INFO:sim - Pre-processing HDL files for 'Sine_Ram'...
Running synthesis for 'Sine_Ram'
Writing VEO instantiation template for 'Sine_Ram'...
Writing Verilog behavioral simulation model for 'Sine_Ram'...
Generating ASY schematic symbol...
Generating SYM schematic symbol for 'Sine_Ram'...
Generating metadata file...
Generating metadata file...
Generating ISE project...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'Sine_Ram'.
