
Test_Swarm_003_G031K8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006494  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f4  08006550  08006550  00016550  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006944  08006944  000200d4  2**0
                  CONTENTS
  4 .ARM          00000008  08006944  08006944  00016944  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800694c  0800694c  000200d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800694c  0800694c  0001694c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006950  08006950  00016950  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d4  20000000  08006954  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000300  200000d4  08006a28  000200d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003d4  08006a28  000203d4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014b35  00000000  00000000  000200fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029ae  00000000  00000000  00034c31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011d0  00000000  00000000  000375e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000010c8  00000000  00000000  000387b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000186ba  00000000  00000000  00039878  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001469d  00000000  00000000  00051f32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b048  00000000  00000000  000665cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00101617  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004d18  00000000  00000000  00101668  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200000d4 	.word	0x200000d4
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08006538 	.word	0x08006538

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200000d8 	.word	0x200000d8
 8000100:	08006538 	.word	0x08006538

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_shi>:
 8000114:	b403      	push	{r0, r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0040      	lsls	r0, r0, #1
 800011c:	0049      	lsls	r1, r1, #1
 800011e:	5e09      	ldrsh	r1, [r1, r0]
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	448e      	add	lr, r1
 8000124:	bc03      	pop	{r0, r1}
 8000126:	4770      	bx	lr

08000128 <__udivsi3>:
 8000128:	2200      	movs	r2, #0
 800012a:	0843      	lsrs	r3, r0, #1
 800012c:	428b      	cmp	r3, r1
 800012e:	d374      	bcc.n	800021a <__udivsi3+0xf2>
 8000130:	0903      	lsrs	r3, r0, #4
 8000132:	428b      	cmp	r3, r1
 8000134:	d35f      	bcc.n	80001f6 <__udivsi3+0xce>
 8000136:	0a03      	lsrs	r3, r0, #8
 8000138:	428b      	cmp	r3, r1
 800013a:	d344      	bcc.n	80001c6 <__udivsi3+0x9e>
 800013c:	0b03      	lsrs	r3, r0, #12
 800013e:	428b      	cmp	r3, r1
 8000140:	d328      	bcc.n	8000194 <__udivsi3+0x6c>
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d30d      	bcc.n	8000164 <__udivsi3+0x3c>
 8000148:	22ff      	movs	r2, #255	; 0xff
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	ba12      	rev	r2, r2
 800014e:	0c03      	lsrs	r3, r0, #16
 8000150:	428b      	cmp	r3, r1
 8000152:	d302      	bcc.n	800015a <__udivsi3+0x32>
 8000154:	1212      	asrs	r2, r2, #8
 8000156:	0209      	lsls	r1, r1, #8
 8000158:	d065      	beq.n	8000226 <__udivsi3+0xfe>
 800015a:	0b03      	lsrs	r3, r0, #12
 800015c:	428b      	cmp	r3, r1
 800015e:	d319      	bcc.n	8000194 <__udivsi3+0x6c>
 8000160:	e000      	b.n	8000164 <__udivsi3+0x3c>
 8000162:	0a09      	lsrs	r1, r1, #8
 8000164:	0bc3      	lsrs	r3, r0, #15
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x46>
 800016a:	03cb      	lsls	r3, r1, #15
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b83      	lsrs	r3, r0, #14
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x52>
 8000176:	038b      	lsls	r3, r1, #14
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b43      	lsrs	r3, r0, #13
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x5e>
 8000182:	034b      	lsls	r3, r1, #13
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b03      	lsrs	r3, r0, #12
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x6a>
 800018e:	030b      	lsls	r3, r1, #12
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0ac3      	lsrs	r3, r0, #11
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x76>
 800019a:	02cb      	lsls	r3, r1, #11
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a83      	lsrs	r3, r0, #10
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x82>
 80001a6:	028b      	lsls	r3, r1, #10
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a43      	lsrs	r3, r0, #9
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x8e>
 80001b2:	024b      	lsls	r3, r1, #9
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a03      	lsrs	r3, r0, #8
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x9a>
 80001be:	020b      	lsls	r3, r1, #8
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	d2cd      	bcs.n	8000162 <__udivsi3+0x3a>
 80001c6:	09c3      	lsrs	r3, r0, #7
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xa8>
 80001cc:	01cb      	lsls	r3, r1, #7
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0983      	lsrs	r3, r0, #6
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xb4>
 80001d8:	018b      	lsls	r3, r1, #6
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0943      	lsrs	r3, r0, #5
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xc0>
 80001e4:	014b      	lsls	r3, r1, #5
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0903      	lsrs	r3, r0, #4
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xcc>
 80001f0:	010b      	lsls	r3, r1, #4
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	08c3      	lsrs	r3, r0, #3
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xd8>
 80001fc:	00cb      	lsls	r3, r1, #3
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0883      	lsrs	r3, r0, #2
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xe4>
 8000208:	008b      	lsls	r3, r1, #2
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	0843      	lsrs	r3, r0, #1
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xf0>
 8000214:	004b      	lsls	r3, r1, #1
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	1a41      	subs	r1, r0, r1
 800021c:	d200      	bcs.n	8000220 <__udivsi3+0xf8>
 800021e:	4601      	mov	r1, r0
 8000220:	4152      	adcs	r2, r2
 8000222:	4610      	mov	r0, r2
 8000224:	4770      	bx	lr
 8000226:	e7ff      	b.n	8000228 <__udivsi3+0x100>
 8000228:	b501      	push	{r0, lr}
 800022a:	2000      	movs	r0, #0
 800022c:	f000 f8f0 	bl	8000410 <__aeabi_idiv0>
 8000230:	bd02      	pop	{r1, pc}
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <__aeabi_uidivmod>:
 8000234:	2900      	cmp	r1, #0
 8000236:	d0f7      	beq.n	8000228 <__udivsi3+0x100>
 8000238:	e776      	b.n	8000128 <__udivsi3>
 800023a:	4770      	bx	lr

0800023c <__divsi3>:
 800023c:	4603      	mov	r3, r0
 800023e:	430b      	orrs	r3, r1
 8000240:	d47f      	bmi.n	8000342 <__divsi3+0x106>
 8000242:	2200      	movs	r2, #0
 8000244:	0843      	lsrs	r3, r0, #1
 8000246:	428b      	cmp	r3, r1
 8000248:	d374      	bcc.n	8000334 <__divsi3+0xf8>
 800024a:	0903      	lsrs	r3, r0, #4
 800024c:	428b      	cmp	r3, r1
 800024e:	d35f      	bcc.n	8000310 <__divsi3+0xd4>
 8000250:	0a03      	lsrs	r3, r0, #8
 8000252:	428b      	cmp	r3, r1
 8000254:	d344      	bcc.n	80002e0 <__divsi3+0xa4>
 8000256:	0b03      	lsrs	r3, r0, #12
 8000258:	428b      	cmp	r3, r1
 800025a:	d328      	bcc.n	80002ae <__divsi3+0x72>
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d30d      	bcc.n	800027e <__divsi3+0x42>
 8000262:	22ff      	movs	r2, #255	; 0xff
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	ba12      	rev	r2, r2
 8000268:	0c03      	lsrs	r3, r0, #16
 800026a:	428b      	cmp	r3, r1
 800026c:	d302      	bcc.n	8000274 <__divsi3+0x38>
 800026e:	1212      	asrs	r2, r2, #8
 8000270:	0209      	lsls	r1, r1, #8
 8000272:	d065      	beq.n	8000340 <__divsi3+0x104>
 8000274:	0b03      	lsrs	r3, r0, #12
 8000276:	428b      	cmp	r3, r1
 8000278:	d319      	bcc.n	80002ae <__divsi3+0x72>
 800027a:	e000      	b.n	800027e <__divsi3+0x42>
 800027c:	0a09      	lsrs	r1, r1, #8
 800027e:	0bc3      	lsrs	r3, r0, #15
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x4c>
 8000284:	03cb      	lsls	r3, r1, #15
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b83      	lsrs	r3, r0, #14
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x58>
 8000290:	038b      	lsls	r3, r1, #14
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b43      	lsrs	r3, r0, #13
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x64>
 800029c:	034b      	lsls	r3, r1, #13
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b03      	lsrs	r3, r0, #12
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x70>
 80002a8:	030b      	lsls	r3, r1, #12
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0ac3      	lsrs	r3, r0, #11
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x7c>
 80002b4:	02cb      	lsls	r3, r1, #11
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a83      	lsrs	r3, r0, #10
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x88>
 80002c0:	028b      	lsls	r3, r1, #10
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a43      	lsrs	r3, r0, #9
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x94>
 80002cc:	024b      	lsls	r3, r1, #9
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a03      	lsrs	r3, r0, #8
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0xa0>
 80002d8:	020b      	lsls	r3, r1, #8
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	d2cd      	bcs.n	800027c <__divsi3+0x40>
 80002e0:	09c3      	lsrs	r3, r0, #7
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xae>
 80002e6:	01cb      	lsls	r3, r1, #7
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0983      	lsrs	r3, r0, #6
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xba>
 80002f2:	018b      	lsls	r3, r1, #6
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0943      	lsrs	r3, r0, #5
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xc6>
 80002fe:	014b      	lsls	r3, r1, #5
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0903      	lsrs	r3, r0, #4
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xd2>
 800030a:	010b      	lsls	r3, r1, #4
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	08c3      	lsrs	r3, r0, #3
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xde>
 8000316:	00cb      	lsls	r3, r1, #3
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0883      	lsrs	r3, r0, #2
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xea>
 8000322:	008b      	lsls	r3, r1, #2
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	0843      	lsrs	r3, r0, #1
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xf6>
 800032e:	004b      	lsls	r3, r1, #1
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	1a41      	subs	r1, r0, r1
 8000336:	d200      	bcs.n	800033a <__divsi3+0xfe>
 8000338:	4601      	mov	r1, r0
 800033a:	4152      	adcs	r2, r2
 800033c:	4610      	mov	r0, r2
 800033e:	4770      	bx	lr
 8000340:	e05d      	b.n	80003fe <__divsi3+0x1c2>
 8000342:	0fca      	lsrs	r2, r1, #31
 8000344:	d000      	beq.n	8000348 <__divsi3+0x10c>
 8000346:	4249      	negs	r1, r1
 8000348:	1003      	asrs	r3, r0, #32
 800034a:	d300      	bcc.n	800034e <__divsi3+0x112>
 800034c:	4240      	negs	r0, r0
 800034e:	4053      	eors	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	469c      	mov	ip, r3
 8000354:	0903      	lsrs	r3, r0, #4
 8000356:	428b      	cmp	r3, r1
 8000358:	d32d      	bcc.n	80003b6 <__divsi3+0x17a>
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d312      	bcc.n	8000386 <__divsi3+0x14a>
 8000360:	22fc      	movs	r2, #252	; 0xfc
 8000362:	0189      	lsls	r1, r1, #6
 8000364:	ba12      	rev	r2, r2
 8000366:	0a03      	lsrs	r3, r0, #8
 8000368:	428b      	cmp	r3, r1
 800036a:	d30c      	bcc.n	8000386 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	1192      	asrs	r2, r2, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d308      	bcc.n	8000386 <__divsi3+0x14a>
 8000374:	0189      	lsls	r1, r1, #6
 8000376:	1192      	asrs	r2, r2, #6
 8000378:	428b      	cmp	r3, r1
 800037a:	d304      	bcc.n	8000386 <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	d03a      	beq.n	80003f6 <__divsi3+0x1ba>
 8000380:	1192      	asrs	r2, r2, #6
 8000382:	e000      	b.n	8000386 <__divsi3+0x14a>
 8000384:	0989      	lsrs	r1, r1, #6
 8000386:	09c3      	lsrs	r3, r0, #7
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x154>
 800038c:	01cb      	lsls	r3, r1, #7
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0983      	lsrs	r3, r0, #6
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x160>
 8000398:	018b      	lsls	r3, r1, #6
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0943      	lsrs	r3, r0, #5
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x16c>
 80003a4:	014b      	lsls	r3, r1, #5
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0903      	lsrs	r3, r0, #4
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x178>
 80003b0:	010b      	lsls	r3, r1, #4
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	08c3      	lsrs	r3, r0, #3
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x184>
 80003bc:	00cb      	lsls	r3, r1, #3
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0883      	lsrs	r3, r0, #2
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x190>
 80003c8:	008b      	lsls	r3, r1, #2
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	d2d9      	bcs.n	8000384 <__divsi3+0x148>
 80003d0:	0843      	lsrs	r3, r0, #1
 80003d2:	428b      	cmp	r3, r1
 80003d4:	d301      	bcc.n	80003da <__divsi3+0x19e>
 80003d6:	004b      	lsls	r3, r1, #1
 80003d8:	1ac0      	subs	r0, r0, r3
 80003da:	4152      	adcs	r2, r2
 80003dc:	1a41      	subs	r1, r0, r1
 80003de:	d200      	bcs.n	80003e2 <__divsi3+0x1a6>
 80003e0:	4601      	mov	r1, r0
 80003e2:	4663      	mov	r3, ip
 80003e4:	4152      	adcs	r2, r2
 80003e6:	105b      	asrs	r3, r3, #1
 80003e8:	4610      	mov	r0, r2
 80003ea:	d301      	bcc.n	80003f0 <__divsi3+0x1b4>
 80003ec:	4240      	negs	r0, r0
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d500      	bpl.n	80003f4 <__divsi3+0x1b8>
 80003f2:	4249      	negs	r1, r1
 80003f4:	4770      	bx	lr
 80003f6:	4663      	mov	r3, ip
 80003f8:	105b      	asrs	r3, r3, #1
 80003fa:	d300      	bcc.n	80003fe <__divsi3+0x1c2>
 80003fc:	4240      	negs	r0, r0
 80003fe:	b501      	push	{r0, lr}
 8000400:	2000      	movs	r0, #0
 8000402:	f000 f805 	bl	8000410 <__aeabi_idiv0>
 8000406:	bd02      	pop	{r1, pc}

08000408 <__aeabi_idivmod>:
 8000408:	2900      	cmp	r1, #0
 800040a:	d0f8      	beq.n	80003fe <__divsi3+0x1c2>
 800040c:	e716      	b.n	800023c <__divsi3>
 800040e:	4770      	bx	lr

08000410 <__aeabi_idiv0>:
 8000410:	4770      	bx	lr
 8000412:	46c0      	nop			; (mov r8, r8)

08000414 <__aeabi_uldivmod>:
 8000414:	2b00      	cmp	r3, #0
 8000416:	d111      	bne.n	800043c <__aeabi_uldivmod+0x28>
 8000418:	2a00      	cmp	r2, #0
 800041a:	d10f      	bne.n	800043c <__aeabi_uldivmod+0x28>
 800041c:	2900      	cmp	r1, #0
 800041e:	d100      	bne.n	8000422 <__aeabi_uldivmod+0xe>
 8000420:	2800      	cmp	r0, #0
 8000422:	d002      	beq.n	800042a <__aeabi_uldivmod+0x16>
 8000424:	2100      	movs	r1, #0
 8000426:	43c9      	mvns	r1, r1
 8000428:	0008      	movs	r0, r1
 800042a:	b407      	push	{r0, r1, r2}
 800042c:	4802      	ldr	r0, [pc, #8]	; (8000438 <__aeabi_uldivmod+0x24>)
 800042e:	a102      	add	r1, pc, #8	; (adr r1, 8000438 <__aeabi_uldivmod+0x24>)
 8000430:	1840      	adds	r0, r0, r1
 8000432:	9002      	str	r0, [sp, #8]
 8000434:	bd03      	pop	{r0, r1, pc}
 8000436:	46c0      	nop			; (mov r8, r8)
 8000438:	ffffffd9 	.word	0xffffffd9
 800043c:	b403      	push	{r0, r1}
 800043e:	4668      	mov	r0, sp
 8000440:	b501      	push	{r0, lr}
 8000442:	9802      	ldr	r0, [sp, #8]
 8000444:	f000 f806 	bl	8000454 <__udivmoddi4>
 8000448:	9b01      	ldr	r3, [sp, #4]
 800044a:	469e      	mov	lr, r3
 800044c:	b002      	add	sp, #8
 800044e:	bc0c      	pop	{r2, r3}
 8000450:	4770      	bx	lr
 8000452:	46c0      	nop			; (mov r8, r8)

08000454 <__udivmoddi4>:
 8000454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000456:	4657      	mov	r7, sl
 8000458:	464e      	mov	r6, r9
 800045a:	4645      	mov	r5, r8
 800045c:	46de      	mov	lr, fp
 800045e:	b5e0      	push	{r5, r6, r7, lr}
 8000460:	0004      	movs	r4, r0
 8000462:	000d      	movs	r5, r1
 8000464:	4692      	mov	sl, r2
 8000466:	4699      	mov	r9, r3
 8000468:	b083      	sub	sp, #12
 800046a:	428b      	cmp	r3, r1
 800046c:	d830      	bhi.n	80004d0 <__udivmoddi4+0x7c>
 800046e:	d02d      	beq.n	80004cc <__udivmoddi4+0x78>
 8000470:	4649      	mov	r1, r9
 8000472:	4650      	mov	r0, sl
 8000474:	f000 f8ba 	bl	80005ec <__clzdi2>
 8000478:	0029      	movs	r1, r5
 800047a:	0006      	movs	r6, r0
 800047c:	0020      	movs	r0, r4
 800047e:	f000 f8b5 	bl	80005ec <__clzdi2>
 8000482:	1a33      	subs	r3, r6, r0
 8000484:	4698      	mov	r8, r3
 8000486:	3b20      	subs	r3, #32
 8000488:	469b      	mov	fp, r3
 800048a:	d433      	bmi.n	80004f4 <__udivmoddi4+0xa0>
 800048c:	465a      	mov	r2, fp
 800048e:	4653      	mov	r3, sl
 8000490:	4093      	lsls	r3, r2
 8000492:	4642      	mov	r2, r8
 8000494:	001f      	movs	r7, r3
 8000496:	4653      	mov	r3, sl
 8000498:	4093      	lsls	r3, r2
 800049a:	001e      	movs	r6, r3
 800049c:	42af      	cmp	r7, r5
 800049e:	d83a      	bhi.n	8000516 <__udivmoddi4+0xc2>
 80004a0:	42af      	cmp	r7, r5
 80004a2:	d100      	bne.n	80004a6 <__udivmoddi4+0x52>
 80004a4:	e078      	b.n	8000598 <__udivmoddi4+0x144>
 80004a6:	465b      	mov	r3, fp
 80004a8:	1ba4      	subs	r4, r4, r6
 80004aa:	41bd      	sbcs	r5, r7
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	da00      	bge.n	80004b2 <__udivmoddi4+0x5e>
 80004b0:	e075      	b.n	800059e <__udivmoddi4+0x14a>
 80004b2:	2200      	movs	r2, #0
 80004b4:	2300      	movs	r3, #0
 80004b6:	9200      	str	r2, [sp, #0]
 80004b8:	9301      	str	r3, [sp, #4]
 80004ba:	2301      	movs	r3, #1
 80004bc:	465a      	mov	r2, fp
 80004be:	4093      	lsls	r3, r2
 80004c0:	9301      	str	r3, [sp, #4]
 80004c2:	2301      	movs	r3, #1
 80004c4:	4642      	mov	r2, r8
 80004c6:	4093      	lsls	r3, r2
 80004c8:	9300      	str	r3, [sp, #0]
 80004ca:	e028      	b.n	800051e <__udivmoddi4+0xca>
 80004cc:	4282      	cmp	r2, r0
 80004ce:	d9cf      	bls.n	8000470 <__udivmoddi4+0x1c>
 80004d0:	2200      	movs	r2, #0
 80004d2:	2300      	movs	r3, #0
 80004d4:	9200      	str	r2, [sp, #0]
 80004d6:	9301      	str	r3, [sp, #4]
 80004d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d001      	beq.n	80004e2 <__udivmoddi4+0x8e>
 80004de:	601c      	str	r4, [r3, #0]
 80004e0:	605d      	str	r5, [r3, #4]
 80004e2:	9800      	ldr	r0, [sp, #0]
 80004e4:	9901      	ldr	r1, [sp, #4]
 80004e6:	b003      	add	sp, #12
 80004e8:	bcf0      	pop	{r4, r5, r6, r7}
 80004ea:	46bb      	mov	fp, r7
 80004ec:	46b2      	mov	sl, r6
 80004ee:	46a9      	mov	r9, r5
 80004f0:	46a0      	mov	r8, r4
 80004f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004f4:	4642      	mov	r2, r8
 80004f6:	2320      	movs	r3, #32
 80004f8:	1a9b      	subs	r3, r3, r2
 80004fa:	4652      	mov	r2, sl
 80004fc:	40da      	lsrs	r2, r3
 80004fe:	4641      	mov	r1, r8
 8000500:	0013      	movs	r3, r2
 8000502:	464a      	mov	r2, r9
 8000504:	408a      	lsls	r2, r1
 8000506:	0017      	movs	r7, r2
 8000508:	4642      	mov	r2, r8
 800050a:	431f      	orrs	r7, r3
 800050c:	4653      	mov	r3, sl
 800050e:	4093      	lsls	r3, r2
 8000510:	001e      	movs	r6, r3
 8000512:	42af      	cmp	r7, r5
 8000514:	d9c4      	bls.n	80004a0 <__udivmoddi4+0x4c>
 8000516:	2200      	movs	r2, #0
 8000518:	2300      	movs	r3, #0
 800051a:	9200      	str	r2, [sp, #0]
 800051c:	9301      	str	r3, [sp, #4]
 800051e:	4643      	mov	r3, r8
 8000520:	2b00      	cmp	r3, #0
 8000522:	d0d9      	beq.n	80004d8 <__udivmoddi4+0x84>
 8000524:	07fb      	lsls	r3, r7, #31
 8000526:	0872      	lsrs	r2, r6, #1
 8000528:	431a      	orrs	r2, r3
 800052a:	4646      	mov	r6, r8
 800052c:	087b      	lsrs	r3, r7, #1
 800052e:	e00e      	b.n	800054e <__udivmoddi4+0xfa>
 8000530:	42ab      	cmp	r3, r5
 8000532:	d101      	bne.n	8000538 <__udivmoddi4+0xe4>
 8000534:	42a2      	cmp	r2, r4
 8000536:	d80c      	bhi.n	8000552 <__udivmoddi4+0xfe>
 8000538:	1aa4      	subs	r4, r4, r2
 800053a:	419d      	sbcs	r5, r3
 800053c:	2001      	movs	r0, #1
 800053e:	1924      	adds	r4, r4, r4
 8000540:	416d      	adcs	r5, r5
 8000542:	2100      	movs	r1, #0
 8000544:	3e01      	subs	r6, #1
 8000546:	1824      	adds	r4, r4, r0
 8000548:	414d      	adcs	r5, r1
 800054a:	2e00      	cmp	r6, #0
 800054c:	d006      	beq.n	800055c <__udivmoddi4+0x108>
 800054e:	42ab      	cmp	r3, r5
 8000550:	d9ee      	bls.n	8000530 <__udivmoddi4+0xdc>
 8000552:	3e01      	subs	r6, #1
 8000554:	1924      	adds	r4, r4, r4
 8000556:	416d      	adcs	r5, r5
 8000558:	2e00      	cmp	r6, #0
 800055a:	d1f8      	bne.n	800054e <__udivmoddi4+0xfa>
 800055c:	9800      	ldr	r0, [sp, #0]
 800055e:	9901      	ldr	r1, [sp, #4]
 8000560:	465b      	mov	r3, fp
 8000562:	1900      	adds	r0, r0, r4
 8000564:	4169      	adcs	r1, r5
 8000566:	2b00      	cmp	r3, #0
 8000568:	db24      	blt.n	80005b4 <__udivmoddi4+0x160>
 800056a:	002b      	movs	r3, r5
 800056c:	465a      	mov	r2, fp
 800056e:	4644      	mov	r4, r8
 8000570:	40d3      	lsrs	r3, r2
 8000572:	002a      	movs	r2, r5
 8000574:	40e2      	lsrs	r2, r4
 8000576:	001c      	movs	r4, r3
 8000578:	465b      	mov	r3, fp
 800057a:	0015      	movs	r5, r2
 800057c:	2b00      	cmp	r3, #0
 800057e:	db2a      	blt.n	80005d6 <__udivmoddi4+0x182>
 8000580:	0026      	movs	r6, r4
 8000582:	409e      	lsls	r6, r3
 8000584:	0033      	movs	r3, r6
 8000586:	0026      	movs	r6, r4
 8000588:	4647      	mov	r7, r8
 800058a:	40be      	lsls	r6, r7
 800058c:	0032      	movs	r2, r6
 800058e:	1a80      	subs	r0, r0, r2
 8000590:	4199      	sbcs	r1, r3
 8000592:	9000      	str	r0, [sp, #0]
 8000594:	9101      	str	r1, [sp, #4]
 8000596:	e79f      	b.n	80004d8 <__udivmoddi4+0x84>
 8000598:	42a3      	cmp	r3, r4
 800059a:	d8bc      	bhi.n	8000516 <__udivmoddi4+0xc2>
 800059c:	e783      	b.n	80004a6 <__udivmoddi4+0x52>
 800059e:	4642      	mov	r2, r8
 80005a0:	2320      	movs	r3, #32
 80005a2:	2100      	movs	r1, #0
 80005a4:	1a9b      	subs	r3, r3, r2
 80005a6:	2200      	movs	r2, #0
 80005a8:	9100      	str	r1, [sp, #0]
 80005aa:	9201      	str	r2, [sp, #4]
 80005ac:	2201      	movs	r2, #1
 80005ae:	40da      	lsrs	r2, r3
 80005b0:	9201      	str	r2, [sp, #4]
 80005b2:	e786      	b.n	80004c2 <__udivmoddi4+0x6e>
 80005b4:	4642      	mov	r2, r8
 80005b6:	2320      	movs	r3, #32
 80005b8:	1a9b      	subs	r3, r3, r2
 80005ba:	002a      	movs	r2, r5
 80005bc:	4646      	mov	r6, r8
 80005be:	409a      	lsls	r2, r3
 80005c0:	0023      	movs	r3, r4
 80005c2:	40f3      	lsrs	r3, r6
 80005c4:	4644      	mov	r4, r8
 80005c6:	4313      	orrs	r3, r2
 80005c8:	002a      	movs	r2, r5
 80005ca:	40e2      	lsrs	r2, r4
 80005cc:	001c      	movs	r4, r3
 80005ce:	465b      	mov	r3, fp
 80005d0:	0015      	movs	r5, r2
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	dad4      	bge.n	8000580 <__udivmoddi4+0x12c>
 80005d6:	4642      	mov	r2, r8
 80005d8:	002f      	movs	r7, r5
 80005da:	2320      	movs	r3, #32
 80005dc:	0026      	movs	r6, r4
 80005de:	4097      	lsls	r7, r2
 80005e0:	1a9b      	subs	r3, r3, r2
 80005e2:	40de      	lsrs	r6, r3
 80005e4:	003b      	movs	r3, r7
 80005e6:	4333      	orrs	r3, r6
 80005e8:	e7cd      	b.n	8000586 <__udivmoddi4+0x132>
 80005ea:	46c0      	nop			; (mov r8, r8)

080005ec <__clzdi2>:
 80005ec:	b510      	push	{r4, lr}
 80005ee:	2900      	cmp	r1, #0
 80005f0:	d103      	bne.n	80005fa <__clzdi2+0xe>
 80005f2:	f000 f807 	bl	8000604 <__clzsi2>
 80005f6:	3020      	adds	r0, #32
 80005f8:	e002      	b.n	8000600 <__clzdi2+0x14>
 80005fa:	0008      	movs	r0, r1
 80005fc:	f000 f802 	bl	8000604 <__clzsi2>
 8000600:	bd10      	pop	{r4, pc}
 8000602:	46c0      	nop			; (mov r8, r8)

08000604 <__clzsi2>:
 8000604:	211c      	movs	r1, #28
 8000606:	2301      	movs	r3, #1
 8000608:	041b      	lsls	r3, r3, #16
 800060a:	4298      	cmp	r0, r3
 800060c:	d301      	bcc.n	8000612 <__clzsi2+0xe>
 800060e:	0c00      	lsrs	r0, r0, #16
 8000610:	3910      	subs	r1, #16
 8000612:	0a1b      	lsrs	r3, r3, #8
 8000614:	4298      	cmp	r0, r3
 8000616:	d301      	bcc.n	800061c <__clzsi2+0x18>
 8000618:	0a00      	lsrs	r0, r0, #8
 800061a:	3908      	subs	r1, #8
 800061c:	091b      	lsrs	r3, r3, #4
 800061e:	4298      	cmp	r0, r3
 8000620:	d301      	bcc.n	8000626 <__clzsi2+0x22>
 8000622:	0900      	lsrs	r0, r0, #4
 8000624:	3904      	subs	r1, #4
 8000626:	a202      	add	r2, pc, #8	; (adr r2, 8000630 <__clzsi2+0x2c>)
 8000628:	5c10      	ldrb	r0, [r2, r0]
 800062a:	1840      	adds	r0, r0, r1
 800062c:	4770      	bx	lr
 800062e:	46c0      	nop			; (mov r8, r8)
 8000630:	02020304 	.word	0x02020304
 8000634:	01010101 	.word	0x01010101
	...

08000640 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000644:	f000 fe0a 	bl	800125c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000648:	f000 f828 	bl	800069c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800064c:	f000 f93e 	bl	80008cc <MX_GPIO_Init>
  MX_DMA_Init();
 8000650:	f000 f91e 	bl	8000890 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8000654:	f000 f8ce 	bl	80007f4 <MX_USART1_UART_Init>
  MX_RTC_Init();
 8000658:	f000 f86c 	bl	8000734 <MX_RTC_Init>
  MX_TIM14_Init();
 800065c:	f000 f8a2 	bl	80007a4 <MX_TIM14_Init>
  /* USER CODE BEGIN 2 */
  __HAL_TIM_CLEAR_IT ( &htim14 , TIM_IT_UPDATE ) ;
 8000660:	4b0a      	ldr	r3, [pc, #40]	; (800068c <main+0x4c>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	2202      	movs	r2, #2
 8000666:	4252      	negs	r2, r2
 8000668:	611a      	str	r2, [r3, #16]
  HAL_UARTEx_ReceiveToIdle_DMA ( SWARM_UART_HANDLER , (uint8_t*) swarm_uart_rx_buff , SWARM_UART_RX_MAX_BUFF_SIZE ) ;
 800066a:	4909      	ldr	r1, [pc, #36]	; (8000690 <main+0x50>)
 800066c:	4b09      	ldr	r3, [pc, #36]	; (8000694 <main+0x54>)
 800066e:	2264      	movs	r2, #100	; 0x64
 8000670:	0018      	movs	r0, r3
 8000672:	f004 fb25 	bl	8004cc0 <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT ( &hdma_usart1_rx, DMA_IT_HT ) ; //Disable Half Transfer interrupt.
 8000676:	4b08      	ldr	r3, [pc, #32]	; (8000698 <main+0x58>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	681a      	ldr	r2, [r3, #0]
 800067c:	4b06      	ldr	r3, [pc, #24]	; (8000698 <main+0x58>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	2104      	movs	r1, #4
 8000682:	438a      	bics	r2, r1
 8000684:	601a      	str	r2, [r3, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  m138_init () ;
 8000686:	f000 f983 	bl	8000990 <m138_init>
  while (1)
 800068a:	e7fe      	b.n	800068a <main+0x4a>
 800068c:	2000011c 	.word	0x2000011c
 8000690:	20000258 	.word	0x20000258
 8000694:	20000168 	.word	0x20000168
 8000698:	200001fc 	.word	0x200001fc

0800069c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800069c:	b590      	push	{r4, r7, lr}
 800069e:	b093      	sub	sp, #76	; 0x4c
 80006a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006a2:	2410      	movs	r4, #16
 80006a4:	193b      	adds	r3, r7, r4
 80006a6:	0018      	movs	r0, r3
 80006a8:	2338      	movs	r3, #56	; 0x38
 80006aa:	001a      	movs	r2, r3
 80006ac:	2100      	movs	r1, #0
 80006ae:	f004 fc0b 	bl	8004ec8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006b2:	003b      	movs	r3, r7
 80006b4:	0018      	movs	r0, r3
 80006b6:	2310      	movs	r3, #16
 80006b8:	001a      	movs	r2, r3
 80006ba:	2100      	movs	r1, #0
 80006bc:	f004 fc04 	bl	8004ec8 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006c0:	2380      	movs	r3, #128	; 0x80
 80006c2:	009b      	lsls	r3, r3, #2
 80006c4:	0018      	movs	r0, r3
 80006c6:	f001 fbcd 	bl	8001e64 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80006ca:	193b      	adds	r3, r7, r4
 80006cc:	220a      	movs	r2, #10
 80006ce:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006d0:	193b      	adds	r3, r7, r4
 80006d2:	2280      	movs	r2, #128	; 0x80
 80006d4:	0052      	lsls	r2, r2, #1
 80006d6:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80006d8:	0021      	movs	r1, r4
 80006da:	187b      	adds	r3, r7, r1
 80006dc:	2200      	movs	r2, #0
 80006de:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006e0:	187b      	adds	r3, r7, r1
 80006e2:	2240      	movs	r2, #64	; 0x40
 80006e4:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80006e6:	187b      	adds	r3, r7, r1
 80006e8:	2201      	movs	r2, #1
 80006ea:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006ec:	187b      	adds	r3, r7, r1
 80006ee:	2200      	movs	r2, #0
 80006f0:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006f2:	187b      	adds	r3, r7, r1
 80006f4:	0018      	movs	r0, r3
 80006f6:	f001 fc01 	bl	8001efc <HAL_RCC_OscConfig>
 80006fa:	1e03      	subs	r3, r0, #0
 80006fc:	d001      	beq.n	8000702 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80006fe:	f000 fb47 	bl	8000d90 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000702:	003b      	movs	r3, r7
 8000704:	2207      	movs	r2, #7
 8000706:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000708:	003b      	movs	r3, r7
 800070a:	2200      	movs	r2, #0
 800070c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800070e:	003b      	movs	r3, r7
 8000710:	2200      	movs	r2, #0
 8000712:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000714:	003b      	movs	r3, r7
 8000716:	2200      	movs	r2, #0
 8000718:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800071a:	003b      	movs	r3, r7
 800071c:	2100      	movs	r1, #0
 800071e:	0018      	movs	r0, r3
 8000720:	f001 ff06 	bl	8002530 <HAL_RCC_ClockConfig>
 8000724:	1e03      	subs	r3, r0, #0
 8000726:	d001      	beq.n	800072c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000728:	f000 fb32 	bl	8000d90 <Error_Handler>
  }
}
 800072c:	46c0      	nop			; (mov r8, r8)
 800072e:	46bd      	mov	sp, r7
 8000730:	b013      	add	sp, #76	; 0x4c
 8000732:	bd90      	pop	{r4, r7, pc}

08000734 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000738:	4b18      	ldr	r3, [pc, #96]	; (800079c <MX_RTC_Init+0x68>)
 800073a:	4a19      	ldr	r2, [pc, #100]	; (80007a0 <MX_RTC_Init+0x6c>)
 800073c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800073e:	4b17      	ldr	r3, [pc, #92]	; (800079c <MX_RTC_Init+0x68>)
 8000740:	2200      	movs	r2, #0
 8000742:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8000744:	4b15      	ldr	r3, [pc, #84]	; (800079c <MX_RTC_Init+0x68>)
 8000746:	227f      	movs	r2, #127	; 0x7f
 8000748:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 800074a:	4b14      	ldr	r3, [pc, #80]	; (800079c <MX_RTC_Init+0x68>)
 800074c:	22ff      	movs	r2, #255	; 0xff
 800074e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000750:	4b12      	ldr	r3, [pc, #72]	; (800079c <MX_RTC_Init+0x68>)
 8000752:	2200      	movs	r2, #0
 8000754:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000756:	4b11      	ldr	r3, [pc, #68]	; (800079c <MX_RTC_Init+0x68>)
 8000758:	2200      	movs	r2, #0
 800075a:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800075c:	4b0f      	ldr	r3, [pc, #60]	; (800079c <MX_RTC_Init+0x68>)
 800075e:	2200      	movs	r2, #0
 8000760:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000762:	4b0e      	ldr	r3, [pc, #56]	; (800079c <MX_RTC_Init+0x68>)
 8000764:	2280      	movs	r2, #128	; 0x80
 8000766:	05d2      	lsls	r2, r2, #23
 8000768:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 800076a:	4b0c      	ldr	r3, [pc, #48]	; (800079c <MX_RTC_Init+0x68>)
 800076c:	2200      	movs	r2, #0
 800076e:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000770:	4b0a      	ldr	r3, [pc, #40]	; (800079c <MX_RTC_Init+0x68>)
 8000772:	0018      	movs	r0, r3
 8000774:	f002 fa00 	bl	8002b78 <HAL_RTC_Init>
 8000778:	1e03      	subs	r3, r0, #0
 800077a:	d001      	beq.n	8000780 <MX_RTC_Init+0x4c>
  {
    Error_Handler();
 800077c:	f000 fb08 	bl	8000d90 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 30, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 8000780:	4b06      	ldr	r3, [pc, #24]	; (800079c <MX_RTC_Init+0x68>)
 8000782:	2204      	movs	r2, #4
 8000784:	211e      	movs	r1, #30
 8000786:	0018      	movs	r0, r3
 8000788:	f002 fb46 	bl	8002e18 <HAL_RTCEx_SetWakeUpTimer_IT>
 800078c:	1e03      	subs	r3, r0, #0
 800078e:	d001      	beq.n	8000794 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8000790:	f000 fafe 	bl	8000d90 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000794:	46c0      	nop			; (mov r8, r8)
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}
 800079a:	46c0      	nop			; (mov r8, r8)
 800079c:	200000f0 	.word	0x200000f0
 80007a0:	40002800 	.word	0x40002800

080007a4 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80007a8:	4b0e      	ldr	r3, [pc, #56]	; (80007e4 <MX_TIM14_Init+0x40>)
 80007aa:	4a0f      	ldr	r2, [pc, #60]	; (80007e8 <MX_TIM14_Init+0x44>)
 80007ac:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 16000-1;
 80007ae:	4b0d      	ldr	r3, [pc, #52]	; (80007e4 <MX_TIM14_Init+0x40>)
 80007b0:	4a0e      	ldr	r2, [pc, #56]	; (80007ec <MX_TIM14_Init+0x48>)
 80007b2:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007b4:	4b0b      	ldr	r3, [pc, #44]	; (80007e4 <MX_TIM14_Init+0x40>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 2000-1;
 80007ba:	4b0a      	ldr	r3, [pc, #40]	; (80007e4 <MX_TIM14_Init+0x40>)
 80007bc:	4a0c      	ldr	r2, [pc, #48]	; (80007f0 <MX_TIM14_Init+0x4c>)
 80007be:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007c0:	4b08      	ldr	r3, [pc, #32]	; (80007e4 <MX_TIM14_Init+0x40>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007c6:	4b07      	ldr	r3, [pc, #28]	; (80007e4 <MX_TIM14_Init+0x40>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80007cc:	4b05      	ldr	r3, [pc, #20]	; (80007e4 <MX_TIM14_Init+0x40>)
 80007ce:	0018      	movs	r0, r3
 80007d0:	f002 fbe2 	bl	8002f98 <HAL_TIM_Base_Init>
 80007d4:	1e03      	subs	r3, r0, #0
 80007d6:	d001      	beq.n	80007dc <MX_TIM14_Init+0x38>
  {
    Error_Handler();
 80007d8:	f000 fada 	bl	8000d90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 80007dc:	46c0      	nop			; (mov r8, r8)
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	46c0      	nop			; (mov r8, r8)
 80007e4:	2000011c 	.word	0x2000011c
 80007e8:	40002000 	.word	0x40002000
 80007ec:	00003e7f 	.word	0x00003e7f
 80007f0:	000007cf 	.word	0x000007cf

080007f4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80007f8:	4b23      	ldr	r3, [pc, #140]	; (8000888 <MX_USART1_UART_Init+0x94>)
 80007fa:	4a24      	ldr	r2, [pc, #144]	; (800088c <MX_USART1_UART_Init+0x98>)
 80007fc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80007fe:	4b22      	ldr	r3, [pc, #136]	; (8000888 <MX_USART1_UART_Init+0x94>)
 8000800:	22e1      	movs	r2, #225	; 0xe1
 8000802:	0252      	lsls	r2, r2, #9
 8000804:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000806:	4b20      	ldr	r3, [pc, #128]	; (8000888 <MX_USART1_UART_Init+0x94>)
 8000808:	2200      	movs	r2, #0
 800080a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800080c:	4b1e      	ldr	r3, [pc, #120]	; (8000888 <MX_USART1_UART_Init+0x94>)
 800080e:	2200      	movs	r2, #0
 8000810:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000812:	4b1d      	ldr	r3, [pc, #116]	; (8000888 <MX_USART1_UART_Init+0x94>)
 8000814:	2200      	movs	r2, #0
 8000816:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000818:	4b1b      	ldr	r3, [pc, #108]	; (8000888 <MX_USART1_UART_Init+0x94>)
 800081a:	220c      	movs	r2, #12
 800081c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800081e:	4b1a      	ldr	r3, [pc, #104]	; (8000888 <MX_USART1_UART_Init+0x94>)
 8000820:	2200      	movs	r2, #0
 8000822:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000824:	4b18      	ldr	r3, [pc, #96]	; (8000888 <MX_USART1_UART_Init+0x94>)
 8000826:	2200      	movs	r2, #0
 8000828:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800082a:	4b17      	ldr	r3, [pc, #92]	; (8000888 <MX_USART1_UART_Init+0x94>)
 800082c:	2200      	movs	r2, #0
 800082e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000830:	4b15      	ldr	r3, [pc, #84]	; (8000888 <MX_USART1_UART_Init+0x94>)
 8000832:	2200      	movs	r2, #0
 8000834:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000836:	4b14      	ldr	r3, [pc, #80]	; (8000888 <MX_USART1_UART_Init+0x94>)
 8000838:	2200      	movs	r2, #0
 800083a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800083c:	4b12      	ldr	r3, [pc, #72]	; (8000888 <MX_USART1_UART_Init+0x94>)
 800083e:	0018      	movs	r0, r3
 8000840:	f002 fe64 	bl	800350c <HAL_UART_Init>
 8000844:	1e03      	subs	r3, r0, #0
 8000846:	d001      	beq.n	800084c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000848:	f000 faa2 	bl	8000d90 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800084c:	4b0e      	ldr	r3, [pc, #56]	; (8000888 <MX_USART1_UART_Init+0x94>)
 800084e:	2100      	movs	r1, #0
 8000850:	0018      	movs	r0, r3
 8000852:	f004 f9b3 	bl	8004bbc <HAL_UARTEx_SetTxFifoThreshold>
 8000856:	1e03      	subs	r3, r0, #0
 8000858:	d001      	beq.n	800085e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800085a:	f000 fa99 	bl	8000d90 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800085e:	4b0a      	ldr	r3, [pc, #40]	; (8000888 <MX_USART1_UART_Init+0x94>)
 8000860:	2100      	movs	r1, #0
 8000862:	0018      	movs	r0, r3
 8000864:	f004 f9ea 	bl	8004c3c <HAL_UARTEx_SetRxFifoThreshold>
 8000868:	1e03      	subs	r3, r0, #0
 800086a:	d001      	beq.n	8000870 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800086c:	f000 fa90 	bl	8000d90 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000870:	4b05      	ldr	r3, [pc, #20]	; (8000888 <MX_USART1_UART_Init+0x94>)
 8000872:	0018      	movs	r0, r3
 8000874:	f004 f968 	bl	8004b48 <HAL_UARTEx_DisableFifoMode>
 8000878:	1e03      	subs	r3, r0, #0
 800087a:	d001      	beq.n	8000880 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800087c:	f000 fa88 	bl	8000d90 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000880:	46c0      	nop			; (mov r8, r8)
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}
 8000886:	46c0      	nop			; (mov r8, r8)
 8000888:	20000168 	.word	0x20000168
 800088c:	40013800 	.word	0x40013800

08000890 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b082      	sub	sp, #8
 8000894:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000896:	4b0c      	ldr	r3, [pc, #48]	; (80008c8 <MX_DMA_Init+0x38>)
 8000898:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800089a:	4b0b      	ldr	r3, [pc, #44]	; (80008c8 <MX_DMA_Init+0x38>)
 800089c:	2101      	movs	r1, #1
 800089e:	430a      	orrs	r2, r1
 80008a0:	639a      	str	r2, [r3, #56]	; 0x38
 80008a2:	4b09      	ldr	r3, [pc, #36]	; (80008c8 <MX_DMA_Init+0x38>)
 80008a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80008a6:	2201      	movs	r2, #1
 80008a8:	4013      	ands	r3, r2
 80008aa:	607b      	str	r3, [r7, #4]
 80008ac:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80008ae:	2200      	movs	r2, #0
 80008b0:	2100      	movs	r1, #0
 80008b2:	2009      	movs	r0, #9
 80008b4:	f000 fe04 	bl	80014c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80008b8:	2009      	movs	r0, #9
 80008ba:	f000 fe16 	bl	80014ea <HAL_NVIC_EnableIRQ>

}
 80008be:	46c0      	nop			; (mov r8, r8)
 80008c0:	46bd      	mov	sp, r7
 80008c2:	b002      	add	sp, #8
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	46c0      	nop			; (mov r8, r8)
 80008c8:	40021000 	.word	0x40021000

080008cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008cc:	b590      	push	{r4, r7, lr}
 80008ce:	b089      	sub	sp, #36	; 0x24
 80008d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008d2:	240c      	movs	r4, #12
 80008d4:	193b      	adds	r3, r7, r4
 80008d6:	0018      	movs	r0, r3
 80008d8:	2314      	movs	r3, #20
 80008da:	001a      	movs	r2, r3
 80008dc:	2100      	movs	r1, #0
 80008de:	f004 faf3 	bl	8004ec8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008e2:	4b28      	ldr	r3, [pc, #160]	; (8000984 <MX_GPIO_Init+0xb8>)
 80008e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80008e6:	4b27      	ldr	r3, [pc, #156]	; (8000984 <MX_GPIO_Init+0xb8>)
 80008e8:	2104      	movs	r1, #4
 80008ea:	430a      	orrs	r2, r1
 80008ec:	635a      	str	r2, [r3, #52]	; 0x34
 80008ee:	4b25      	ldr	r3, [pc, #148]	; (8000984 <MX_GPIO_Init+0xb8>)
 80008f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80008f2:	2204      	movs	r2, #4
 80008f4:	4013      	ands	r3, r2
 80008f6:	60bb      	str	r3, [r7, #8]
 80008f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80008fa:	4b22      	ldr	r3, [pc, #136]	; (8000984 <MX_GPIO_Init+0xb8>)
 80008fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80008fe:	4b21      	ldr	r3, [pc, #132]	; (8000984 <MX_GPIO_Init+0xb8>)
 8000900:	2120      	movs	r1, #32
 8000902:	430a      	orrs	r2, r1
 8000904:	635a      	str	r2, [r3, #52]	; 0x34
 8000906:	4b1f      	ldr	r3, [pc, #124]	; (8000984 <MX_GPIO_Init+0xb8>)
 8000908:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800090a:	2220      	movs	r2, #32
 800090c:	4013      	ands	r3, r2
 800090e:	607b      	str	r3, [r7, #4]
 8000910:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000912:	4b1c      	ldr	r3, [pc, #112]	; (8000984 <MX_GPIO_Init+0xb8>)
 8000914:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000916:	4b1b      	ldr	r3, [pc, #108]	; (8000984 <MX_GPIO_Init+0xb8>)
 8000918:	2101      	movs	r1, #1
 800091a:	430a      	orrs	r2, r1
 800091c:	635a      	str	r2, [r3, #52]	; 0x34
 800091e:	4b19      	ldr	r3, [pc, #100]	; (8000984 <MX_GPIO_Init+0xb8>)
 8000920:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000922:	2201      	movs	r2, #1
 8000924:	4013      	ands	r3, r2
 8000926:	603b      	str	r3, [r7, #0]
 8000928:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GREEN_GPIO_Port, GREEN_Pin, GPIO_PIN_RESET);
 800092a:	4b17      	ldr	r3, [pc, #92]	; (8000988 <MX_GPIO_Init+0xbc>)
 800092c:	2200      	movs	r2, #0
 800092e:	2140      	movs	r1, #64	; 0x40
 8000930:	0018      	movs	r0, r3
 8000932:	f001 fa79 	bl	8001e28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : T_NRST_Pin */
  GPIO_InitStruct.Pin = T_NRST_Pin;
 8000936:	193b      	adds	r3, r7, r4
 8000938:	2204      	movs	r2, #4
 800093a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800093c:	193b      	adds	r3, r7, r4
 800093e:	2288      	movs	r2, #136	; 0x88
 8000940:	0352      	lsls	r2, r2, #13
 8000942:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000944:	193b      	adds	r3, r7, r4
 8000946:	2200      	movs	r2, #0
 8000948:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(T_NRST_GPIO_Port, &GPIO_InitStruct);
 800094a:	193b      	adds	r3, r7, r4
 800094c:	4a0f      	ldr	r2, [pc, #60]	; (800098c <MX_GPIO_Init+0xc0>)
 800094e:	0019      	movs	r1, r3
 8000950:	0010      	movs	r0, r2
 8000952:	f001 f905 	bl	8001b60 <HAL_GPIO_Init>

  /*Configure GPIO pin : GREEN_Pin */
  GPIO_InitStruct.Pin = GREEN_Pin;
 8000956:	0021      	movs	r1, r4
 8000958:	187b      	adds	r3, r7, r1
 800095a:	2240      	movs	r2, #64	; 0x40
 800095c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800095e:	187b      	adds	r3, r7, r1
 8000960:	2201      	movs	r2, #1
 8000962:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000964:	187b      	adds	r3, r7, r1
 8000966:	2200      	movs	r2, #0
 8000968:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800096a:	187b      	adds	r3, r7, r1
 800096c:	2200      	movs	r2, #0
 800096e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GREEN_GPIO_Port, &GPIO_InitStruct);
 8000970:	187b      	adds	r3, r7, r1
 8000972:	4a05      	ldr	r2, [pc, #20]	; (8000988 <MX_GPIO_Init+0xbc>)
 8000974:	0019      	movs	r1, r3
 8000976:	0010      	movs	r0, r2
 8000978:	f001 f8f2 	bl	8001b60 <HAL_GPIO_Init>

}
 800097c:	46c0      	nop			; (mov r8, r8)
 800097e:	46bd      	mov	sp, r7
 8000980:	b009      	add	sp, #36	; 0x24
 8000982:	bd90      	pop	{r4, r7, pc}
 8000984:	40021000 	.word	0x40021000
 8000988:	50000800 	.word	0x50000800
 800098c:	50001400 	.word	0x50001400

08000990 <m138_init>:

/* USER CODE BEGIN 4 */
void m138_init ()
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b082      	sub	sp, #8
 8000994:	af00      	add	r7, sp, #0
	char* chunk = malloc ( 20 * sizeof (char) ) ;
 8000996:	2014      	movs	r0, #20
 8000998:	f004 fa82 	bl	8004ea0 <malloc>
 800099c:	0003      	movs	r3, r0
 800099e:	607b      	str	r3, [r7, #4]
	send_at_command_2_swarm ( cs_at , cs_answer , 1 ) ;
 80009a0:	4b5e      	ldr	r3, [pc, #376]	; (8000b1c <m138_init+0x18c>)
 80009a2:	6818      	ldr	r0, [r3, #0]
 80009a4:	4b5e      	ldr	r3, [pc, #376]	; (8000b20 <m138_init+0x190>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	2201      	movs	r2, #1
 80009aa:	0019      	movs	r1, r3
 80009ac:	f000 f8f2 	bl	8000b94 <send_at_command_2_swarm>
	if ( swarm_checklist == 1 )
 80009b0:	4b5c      	ldr	r3, [pc, #368]	; (8000b24 <m138_init+0x194>)
 80009b2:	781b      	ldrb	r3, [r3, #0]
 80009b4:	2b01      	cmp	r3, #1
 80009b6:	d125      	bne.n	8000a04 <m138_init+0x74>
	{
		chunk = strtok ( (char*) swarm_uart_rx_buff , "=" ) ;
 80009b8:	4a5b      	ldr	r2, [pc, #364]	; (8000b28 <m138_init+0x198>)
 80009ba:	4b5c      	ldr	r3, [pc, #368]	; (8000b2c <m138_init+0x19c>)
 80009bc:	0011      	movs	r1, r2
 80009be:	0018      	movs	r0, r3
 80009c0:	f004 fbbe 	bl	8005140 <strtok>
 80009c4:	0003      	movs	r3, r0
 80009c6:	607b      	str	r3, [r7, #4]
		chunk = strtok ( NULL , "," ) ;
 80009c8:	4b59      	ldr	r3, [pc, #356]	; (8000b30 <m138_init+0x1a0>)
 80009ca:	0019      	movs	r1, r3
 80009cc:	2000      	movs	r0, #0
 80009ce:	f004 fbb7 	bl	8005140 <strtok>
 80009d2:	0003      	movs	r3, r0
 80009d4:	607b      	str	r3, [r7, #4]
		swarm_dev_id = (uint32_t) strtol ( chunk , NULL , 16 ) ;
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	2210      	movs	r2, #16
 80009da:	2100      	movs	r1, #0
 80009dc:	0018      	movs	r0, r3
 80009de:	f004 fca1 	bl	8005324 <strtol>
 80009e2:	0003      	movs	r3, r0
 80009e4:	001a      	movs	r2, r3
 80009e6:	4b53      	ldr	r3, [pc, #332]	; (8000b34 <m138_init+0x1a4>)
 80009e8:	601a      	str	r2, [r3, #0]
		clean_array ( swarm_uart_rx_buff , SWARM_UART_RX_MAX_BUFF_SIZE ) ;
 80009ea:	4b50      	ldr	r3, [pc, #320]	; (8000b2c <m138_init+0x19c>)
 80009ec:	2164      	movs	r1, #100	; 0x64
 80009ee:	0018      	movs	r0, r3
 80009f0:	f000 f92c 	bl	8000c4c <clean_array>
		send_at_command_2_swarm ( rt_0_at , rt_ok_answer , 2 ) ;
 80009f4:	4b50      	ldr	r3, [pc, #320]	; (8000b38 <m138_init+0x1a8>)
 80009f6:	6818      	ldr	r0, [r3, #0]
 80009f8:	4b50      	ldr	r3, [pc, #320]	; (8000b3c <m138_init+0x1ac>)
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	2202      	movs	r2, #2
 80009fe:	0019      	movs	r1, r3
 8000a00:	f000 f8c8 	bl	8000b94 <send_at_command_2_swarm>
	}
	if ( swarm_checklist == 2 )
 8000a04:	4b47      	ldr	r3, [pc, #284]	; (8000b24 <m138_init+0x194>)
 8000a06:	781b      	ldrb	r3, [r3, #0]
 8000a08:	2b02      	cmp	r3, #2
 8000a0a:	d107      	bne.n	8000a1c <m138_init+0x8c>
		send_at_command_2_swarm ( rt_q_rate_at , rt_0_answer , 3 ) ;
 8000a0c:	4b4c      	ldr	r3, [pc, #304]	; (8000b40 <m138_init+0x1b0>)
 8000a0e:	6818      	ldr	r0, [r3, #0]
 8000a10:	4b4c      	ldr	r3, [pc, #304]	; (8000b44 <m138_init+0x1b4>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	2203      	movs	r2, #3
 8000a16:	0019      	movs	r1, r3
 8000a18:	f000 f8bc 	bl	8000b94 <send_at_command_2_swarm>
	if ( swarm_checklist == 3 )
 8000a1c:	4b41      	ldr	r3, [pc, #260]	; (8000b24 <m138_init+0x194>)
 8000a1e:	781b      	ldrb	r3, [r3, #0]
 8000a20:	2b03      	cmp	r3, #3
 8000a22:	d107      	bne.n	8000a34 <m138_init+0xa4>
		send_at_command_2_swarm ( pw_0_at , pw_ok_answer , 4 ) ;
 8000a24:	4b48      	ldr	r3, [pc, #288]	; (8000b48 <m138_init+0x1b8>)
 8000a26:	6818      	ldr	r0, [r3, #0]
 8000a28:	4b48      	ldr	r3, [pc, #288]	; (8000b4c <m138_init+0x1bc>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	2204      	movs	r2, #4
 8000a2e:	0019      	movs	r1, r3
 8000a30:	f000 f8b0 	bl	8000b94 <send_at_command_2_swarm>
	if ( swarm_checklist == 4 )
 8000a34:	4b3b      	ldr	r3, [pc, #236]	; (8000b24 <m138_init+0x194>)
 8000a36:	781b      	ldrb	r3, [r3, #0]
 8000a38:	2b04      	cmp	r3, #4
 8000a3a:	d107      	bne.n	8000a4c <m138_init+0xbc>
		send_at_command_2_swarm ( pw_q_rate_at , pw_0_answer , 5 ) ;
 8000a3c:	4b44      	ldr	r3, [pc, #272]	; (8000b50 <m138_init+0x1c0>)
 8000a3e:	6818      	ldr	r0, [r3, #0]
 8000a40:	4b44      	ldr	r3, [pc, #272]	; (8000b54 <m138_init+0x1c4>)
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	2205      	movs	r2, #5
 8000a46:	0019      	movs	r1, r3
 8000a48:	f000 f8a4 	bl	8000b94 <send_at_command_2_swarm>
	if ( swarm_checklist == 5 )
 8000a4c:	4b35      	ldr	r3, [pc, #212]	; (8000b24 <m138_init+0x194>)
 8000a4e:	781b      	ldrb	r3, [r3, #0]
 8000a50:	2b05      	cmp	r3, #5
 8000a52:	d107      	bne.n	8000a64 <m138_init+0xd4>
		send_at_command_2_swarm ( dt_0_at , dt_ok_answer , 6 ) ;
 8000a54:	4b40      	ldr	r3, [pc, #256]	; (8000b58 <m138_init+0x1c8>)
 8000a56:	6818      	ldr	r0, [r3, #0]
 8000a58:	4b40      	ldr	r3, [pc, #256]	; (8000b5c <m138_init+0x1cc>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	2206      	movs	r2, #6
 8000a5e:	0019      	movs	r1, r3
 8000a60:	f000 f898 	bl	8000b94 <send_at_command_2_swarm>
	if ( swarm_checklist == 6 )
 8000a64:	4b2f      	ldr	r3, [pc, #188]	; (8000b24 <m138_init+0x194>)
 8000a66:	781b      	ldrb	r3, [r3, #0]
 8000a68:	2b06      	cmp	r3, #6
 8000a6a:	d107      	bne.n	8000a7c <m138_init+0xec>
		send_at_command_2_swarm ( dt_q_rate_at , dt_ok_answer , 7 ) ;
 8000a6c:	4b3c      	ldr	r3, [pc, #240]	; (8000b60 <m138_init+0x1d0>)
 8000a6e:	6818      	ldr	r0, [r3, #0]
 8000a70:	4b3a      	ldr	r3, [pc, #232]	; (8000b5c <m138_init+0x1cc>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	2207      	movs	r2, #7
 8000a76:	0019      	movs	r1, r3
 8000a78:	f000 f88c 	bl	8000b94 <send_at_command_2_swarm>
	if ( swarm_checklist == 7 )
 8000a7c:	4b29      	ldr	r3, [pc, #164]	; (8000b24 <m138_init+0x194>)
 8000a7e:	781b      	ldrb	r3, [r3, #0]
 8000a80:	2b07      	cmp	r3, #7
 8000a82:	d107      	bne.n	8000a94 <m138_init+0x104>
		send_at_command_2_swarm ( gs_0_at , gs_ok_answer  , 8 ) ;
 8000a84:	4b37      	ldr	r3, [pc, #220]	; (8000b64 <m138_init+0x1d4>)
 8000a86:	6818      	ldr	r0, [r3, #0]
 8000a88:	4b37      	ldr	r3, [pc, #220]	; (8000b68 <m138_init+0x1d8>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	2208      	movs	r2, #8
 8000a8e:	0019      	movs	r1, r3
 8000a90:	f000 f880 	bl	8000b94 <send_at_command_2_swarm>
	if ( swarm_checklist == 8 )
 8000a94:	4b23      	ldr	r3, [pc, #140]	; (8000b24 <m138_init+0x194>)
 8000a96:	781b      	ldrb	r3, [r3, #0]
 8000a98:	2b08      	cmp	r3, #8
 8000a9a:	d107      	bne.n	8000aac <m138_init+0x11c>
		send_at_command_2_swarm ( gs_q_rate_at , gs_0_answer , 9 ) ;
 8000a9c:	4b33      	ldr	r3, [pc, #204]	; (8000b6c <m138_init+0x1dc>)
 8000a9e:	6818      	ldr	r0, [r3, #0]
 8000aa0:	4b33      	ldr	r3, [pc, #204]	; (8000b70 <m138_init+0x1e0>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	2209      	movs	r2, #9
 8000aa6:	0019      	movs	r1, r3
 8000aa8:	f000 f874 	bl	8000b94 <send_at_command_2_swarm>
	if ( swarm_checklist == 9 )
 8000aac:	4b1d      	ldr	r3, [pc, #116]	; (8000b24 <m138_init+0x194>)
 8000aae:	781b      	ldrb	r3, [r3, #0]
 8000ab0:	2b09      	cmp	r3, #9
 8000ab2:	d107      	bne.n	8000ac4 <m138_init+0x134>
		send_at_command_2_swarm ( gj_0_at , gj_ok_answer  , 10 ) ;
 8000ab4:	4b2f      	ldr	r3, [pc, #188]	; (8000b74 <m138_init+0x1e4>)
 8000ab6:	6818      	ldr	r0, [r3, #0]
 8000ab8:	4b2f      	ldr	r3, [pc, #188]	; (8000b78 <m138_init+0x1e8>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	220a      	movs	r2, #10
 8000abe:	0019      	movs	r1, r3
 8000ac0:	f000 f868 	bl	8000b94 <send_at_command_2_swarm>
	if ( swarm_checklist == 10 )
 8000ac4:	4b17      	ldr	r3, [pc, #92]	; (8000b24 <m138_init+0x194>)
 8000ac6:	781b      	ldrb	r3, [r3, #0]
 8000ac8:	2b0a      	cmp	r3, #10
 8000aca:	d107      	bne.n	8000adc <m138_init+0x14c>
		send_at_command_2_swarm ( gj_q_rate_at , gj_0_answer , 11 ) ;
 8000acc:	4b2b      	ldr	r3, [pc, #172]	; (8000b7c <m138_init+0x1ec>)
 8000ace:	6818      	ldr	r0, [r3, #0]
 8000ad0:	4b2b      	ldr	r3, [pc, #172]	; (8000b80 <m138_init+0x1f0>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	220b      	movs	r2, #11
 8000ad6:	0019      	movs	r1, r3
 8000ad8:	f000 f85c 	bl	8000b94 <send_at_command_2_swarm>
	if ( swarm_checklist == 11 )
 8000adc:	4b11      	ldr	r3, [pc, #68]	; (8000b24 <m138_init+0x194>)
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	2b0b      	cmp	r3, #11
 8000ae2:	d107      	bne.n	8000af4 <m138_init+0x164>
		send_at_command_2_swarm ( gn_0_at , gn_ok_answer  , 12 ) ;
 8000ae4:	4b27      	ldr	r3, [pc, #156]	; (8000b84 <m138_init+0x1f4>)
 8000ae6:	6818      	ldr	r0, [r3, #0]
 8000ae8:	4b27      	ldr	r3, [pc, #156]	; (8000b88 <m138_init+0x1f8>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	220c      	movs	r2, #12
 8000aee:	0019      	movs	r1, r3
 8000af0:	f000 f850 	bl	8000b94 <send_at_command_2_swarm>
	if ( swarm_checklist == 12 )
 8000af4:	4b0b      	ldr	r3, [pc, #44]	; (8000b24 <m138_init+0x194>)
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	2b0c      	cmp	r3, #12
 8000afa:	d107      	bne.n	8000b0c <m138_init+0x17c>
		send_at_command_2_swarm ( gn_q_rate_at , gn_0_answer , 13 ) ;
 8000afc:	4b23      	ldr	r3, [pc, #140]	; (8000b8c <m138_init+0x1fc>)
 8000afe:	6818      	ldr	r0, [r3, #0]
 8000b00:	4b23      	ldr	r3, [pc, #140]	; (8000b90 <m138_init+0x200>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	220d      	movs	r2, #13
 8000b06:	0019      	movs	r1, r3
 8000b08:	f000 f844 	bl	8000b94 <send_at_command_2_swarm>
	free ( chunk ) ;
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	0018      	movs	r0, r3
 8000b10:	f004 f9d0 	bl	8004eb4 <free>
}
 8000b14:	46c0      	nop			; (mov r8, r8)
 8000b16:	46bd      	mov	sp, r7
 8000b18:	b002      	add	sp, #8
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	20000000 	.word	0x20000000
 8000b20:	20000034 	.word	0x20000034
 8000b24:	200003b7 	.word	0x200003b7
 8000b28:	08006660 	.word	0x08006660
 8000b2c:	20000258 	.word	0x20000258
 8000b30:	08006664 	.word	0x08006664
 8000b34:	200003b8 	.word	0x200003b8
 8000b38:	20000004 	.word	0x20000004
 8000b3c:	20000038 	.word	0x20000038
 8000b40:	20000008 	.word	0x20000008
 8000b44:	2000003c 	.word	0x2000003c
 8000b48:	2000000c 	.word	0x2000000c
 8000b4c:	20000040 	.word	0x20000040
 8000b50:	20000010 	.word	0x20000010
 8000b54:	20000044 	.word	0x20000044
 8000b58:	20000014 	.word	0x20000014
 8000b5c:	20000048 	.word	0x20000048
 8000b60:	20000018 	.word	0x20000018
 8000b64:	2000001c 	.word	0x2000001c
 8000b68:	2000004c 	.word	0x2000004c
 8000b6c:	20000020 	.word	0x20000020
 8000b70:	20000050 	.word	0x20000050
 8000b74:	20000024 	.word	0x20000024
 8000b78:	20000054 	.word	0x20000054
 8000b7c:	20000028 	.word	0x20000028
 8000b80:	20000058 	.word	0x20000058
 8000b84:	2000002c 	.word	0x2000002c
 8000b88:	2000005c 	.word	0x2000005c
 8000b8c:	20000030 	.word	0x20000030
 8000b90:	20000060 	.word	0x20000060

08000b94 <send_at_command_2_swarm>:

void send_at_command_2_swarm ( const char* at_command , const char* answer , uint16_t step )
{
 8000b94:	b5b0      	push	{r4, r5, r7, lr}
 8000b96:	b086      	sub	sp, #24
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	60f8      	str	r0, [r7, #12]
 8000b9c:	60b9      	str	r1, [r7, #8]
 8000b9e:	1dbb      	adds	r3, r7, #6
 8000ba0:	801a      	strh	r2, [r3, #0]
	uint8_t cs = nmea_checksum ( at_command , strlen ( at_command ) ) ;
 8000ba2:	68fb      	ldr	r3, [r7, #12]
 8000ba4:	0018      	movs	r0, r3
 8000ba6:	f7ff faad 	bl	8000104 <strlen>
 8000baa:	0002      	movs	r2, r0
 8000bac:	2517      	movs	r5, #23
 8000bae:	197c      	adds	r4, r7, r5
 8000bb0:	68fb      	ldr	r3, [r7, #12]
 8000bb2:	0011      	movs	r1, r2
 8000bb4:	0018      	movs	r0, r3
 8000bb6:	f000 f86d 	bl	8000c94 <nmea_checksum>
 8000bba:	0003      	movs	r3, r0
 8000bbc:	7023      	strb	r3, [r4, #0]

	sprintf ( swarm_uart_tx_buff , "%s*%02x\n" , at_command , cs ) ;
 8000bbe:	197b      	adds	r3, r7, r5
 8000bc0:	781b      	ldrb	r3, [r3, #0]
 8000bc2:	68fa      	ldr	r2, [r7, #12]
 8000bc4:	491a      	ldr	r1, [pc, #104]	; (8000c30 <send_at_command_2_swarm+0x9c>)
 8000bc6:	481b      	ldr	r0, [pc, #108]	; (8000c34 <send_at_command_2_swarm+0xa0>)
 8000bc8:	f004 fa7a 	bl	80050c0 <siprintf>
	tim14_on = 1 ;
 8000bcc:	4b1a      	ldr	r3, [pc, #104]	; (8000c38 <send_at_command_2_swarm+0xa4>)
 8000bce:	2201      	movs	r2, #1
 8000bd0:	701a      	strb	r2, [r3, #0]
	//clean_array ( swarm_uart_rx_buff , SWARM_UART_RX_MAX_BUFF_SIZE ) ;
	HAL_TIM_Base_Start_IT ( &htim14 ) ;
 8000bd2:	4b1a      	ldr	r3, [pc, #104]	; (8000c3c <send_at_command_2_swarm+0xa8>)
 8000bd4:	0018      	movs	r0, r3
 8000bd6:	f002 fa37 	bl	8003048 <HAL_TIM_Base_Start_IT>
	HAL_UART_Transmit ( SWARM_UART_HANDLER , (uint8_t*) swarm_uart_tx_buff ,  strlen ( (char*) swarm_uart_tx_buff ) , SWARM_UART_UART_TX_TIMEOUT ) ;
 8000bda:	4b16      	ldr	r3, [pc, #88]	; (8000c34 <send_at_command_2_swarm+0xa0>)
 8000bdc:	0018      	movs	r0, r3
 8000bde:	f7ff fa91 	bl	8000104 <strlen>
 8000be2:	0003      	movs	r3, r0
 8000be4:	b29a      	uxth	r2, r3
 8000be6:	4913      	ldr	r1, [pc, #76]	; (8000c34 <send_at_command_2_swarm+0xa0>)
 8000be8:	4815      	ldr	r0, [pc, #84]	; (8000c40 <send_at_command_2_swarm+0xac>)
 8000bea:	2364      	movs	r3, #100	; 0x64
 8000bec:	f002 fce4 	bl	80035b8 <HAL_UART_Transmit>
	while ( tim14_on )
 8000bf0:	e011      	b.n	8000c16 <send_at_command_2_swarm+0x82>
		if ( strncmp ( (char*) swarm_uart_rx_buff , answer , strlen ( answer ) ) == 0 )
 8000bf2:	68bb      	ldr	r3, [r7, #8]
 8000bf4:	0018      	movs	r0, r3
 8000bf6:	f7ff fa85 	bl	8000104 <strlen>
 8000bfa:	0002      	movs	r2, r0
 8000bfc:	68b9      	ldr	r1, [r7, #8]
 8000bfe:	4b11      	ldr	r3, [pc, #68]	; (8000c44 <send_at_command_2_swarm+0xb0>)
 8000c00:	0018      	movs	r0, r3
 8000c02:	f004 fa8a 	bl	800511a <strncmp>
 8000c06:	1e03      	subs	r3, r0, #0
 8000c08:	d105      	bne.n	8000c16 <send_at_command_2_swarm+0x82>
		{
			swarm_checklist = step ;
 8000c0a:	1dbb      	adds	r3, r7, #6
 8000c0c:	881b      	ldrh	r3, [r3, #0]
 8000c0e:	b2da      	uxtb	r2, r3
 8000c10:	4b0d      	ldr	r3, [pc, #52]	; (8000c48 <send_at_command_2_swarm+0xb4>)
 8000c12:	701a      	strb	r2, [r3, #0]
			break ;
 8000c14:	e003      	b.n	8000c1e <send_at_command_2_swarm+0x8a>
	while ( tim14_on )
 8000c16:	4b08      	ldr	r3, [pc, #32]	; (8000c38 <send_at_command_2_swarm+0xa4>)
 8000c18:	781b      	ldrb	r3, [r3, #0]
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d1e9      	bne.n	8000bf2 <send_at_command_2_swarm+0x5e>
		}
	clean_array ( swarm_uart_tx_buff , SWARM_UART_TX_MAX_BUFF_SIZE ) ;
 8000c1e:	4b05      	ldr	r3, [pc, #20]	; (8000c34 <send_at_command_2_swarm+0xa0>)
 8000c20:	21fa      	movs	r1, #250	; 0xfa
 8000c22:	0018      	movs	r0, r3
 8000c24:	f000 f812 	bl	8000c4c <clean_array>
}
 8000c28:	46c0      	nop			; (mov r8, r8)
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	b006      	add	sp, #24
 8000c2e:	bdb0      	pop	{r4, r5, r7, pc}
 8000c30:	08006668 	.word	0x08006668
 8000c34:	200002bc 	.word	0x200002bc
 8000c38:	200003b6 	.word	0x200003b6
 8000c3c:	2000011c 	.word	0x2000011c
 8000c40:	20000168 	.word	0x20000168
 8000c44:	20000258 	.word	0x20000258
 8000c48:	200003b7 	.word	0x200003b7

08000c4c <clean_array>:

void clean_array ( char* array , uint16_t array_max_size )
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b084      	sub	sp, #16
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
 8000c54:	000a      	movs	r2, r1
 8000c56:	1cbb      	adds	r3, r7, #2
 8000c58:	801a      	strh	r2, [r3, #0]
	uint16_t i ;
	for ( i = 0 ; i < array_max_size ; i++ )
 8000c5a:	230e      	movs	r3, #14
 8000c5c:	18fb      	adds	r3, r7, r3
 8000c5e:	2200      	movs	r2, #0
 8000c60:	801a      	strh	r2, [r3, #0]
 8000c62:	e00b      	b.n	8000c7c <clean_array+0x30>
		array[i] = 0 ;
 8000c64:	210e      	movs	r1, #14
 8000c66:	187b      	adds	r3, r7, r1
 8000c68:	881b      	ldrh	r3, [r3, #0]
 8000c6a:	687a      	ldr	r2, [r7, #4]
 8000c6c:	18d3      	adds	r3, r2, r3
 8000c6e:	2200      	movs	r2, #0
 8000c70:	701a      	strb	r2, [r3, #0]
	for ( i = 0 ; i < array_max_size ; i++ )
 8000c72:	187b      	adds	r3, r7, r1
 8000c74:	881a      	ldrh	r2, [r3, #0]
 8000c76:	187b      	adds	r3, r7, r1
 8000c78:	3201      	adds	r2, #1
 8000c7a:	801a      	strh	r2, [r3, #0]
 8000c7c:	230e      	movs	r3, #14
 8000c7e:	18fa      	adds	r2, r7, r3
 8000c80:	1cbb      	adds	r3, r7, #2
 8000c82:	8812      	ldrh	r2, [r2, #0]
 8000c84:	881b      	ldrh	r3, [r3, #0]
 8000c86:	429a      	cmp	r2, r3
 8000c88:	d3ec      	bcc.n	8000c64 <clean_array+0x18>
}
 8000c8a:	46c0      	nop			; (mov r8, r8)
 8000c8c:	46c0      	nop			; (mov r8, r8)
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	b004      	add	sp, #16
 8000c92:	bd80      	pop	{r7, pc}

08000c94 <nmea_checksum>:

uint8_t nmea_checksum ( const char *message , size_t len )
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b084      	sub	sp, #16
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
 8000c9c:	6039      	str	r1, [r7, #0]
	size_t i = 0 ;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	60fb      	str	r3, [r7, #12]
	uint8_t cs ;
	if ( message [0] == '$' )
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	781b      	ldrb	r3, [r3, #0]
 8000ca6:	2b24      	cmp	r3, #36	; 0x24
 8000ca8:	d102      	bne.n	8000cb0 <nmea_checksum+0x1c>
		i++ ;
 8000caa:	68fb      	ldr	r3, [r7, #12]
 8000cac:	3301      	adds	r3, #1
 8000cae:	60fb      	str	r3, [r7, #12]
	for ( cs = 0 ; ( i < len ) && message [i] ; i++ )
 8000cb0:	230b      	movs	r3, #11
 8000cb2:	18fb      	adds	r3, r7, r3
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	701a      	strb	r2, [r3, #0]
 8000cb8:	e00c      	b.n	8000cd4 <nmea_checksum+0x40>
		cs ^= ( (uint8_t) message [i] ) ;
 8000cba:	687a      	ldr	r2, [r7, #4]
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	18d3      	adds	r3, r2, r3
 8000cc0:	7819      	ldrb	r1, [r3, #0]
 8000cc2:	220b      	movs	r2, #11
 8000cc4:	18bb      	adds	r3, r7, r2
 8000cc6:	18ba      	adds	r2, r7, r2
 8000cc8:	7812      	ldrb	r2, [r2, #0]
 8000cca:	404a      	eors	r2, r1
 8000ccc:	701a      	strb	r2, [r3, #0]
	for ( cs = 0 ; ( i < len ) && message [i] ; i++ )
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	3301      	adds	r3, #1
 8000cd2:	60fb      	str	r3, [r7, #12]
 8000cd4:	68fa      	ldr	r2, [r7, #12]
 8000cd6:	683b      	ldr	r3, [r7, #0]
 8000cd8:	429a      	cmp	r2, r3
 8000cda:	d205      	bcs.n	8000ce8 <nmea_checksum+0x54>
 8000cdc:	687a      	ldr	r2, [r7, #4]
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	18d3      	adds	r3, r2, r3
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d1e8      	bne.n	8000cba <nmea_checksum+0x26>
	return cs;
 8000ce8:	230b      	movs	r3, #11
 8000cea:	18fb      	adds	r3, r7, r3
 8000cec:	781b      	ldrb	r3, [r3, #0]
}
 8000cee:	0018      	movs	r0, r3
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	b004      	add	sp, #16
 8000cf4:	bd80      	pop	{r7, pc}
	...

08000cf8 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback ( UART_HandleTypeDef *huart , uint16_t Size )
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b084      	sub	sp, #16
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
 8000d00:	000a      	movs	r2, r1
 8000d02:	1cbb      	adds	r3, r7, #2
 8000d04:	801a      	strh	r2, [r3, #0]
	const char* z = 0 ;
 8000d06:	2300      	movs	r3, #0
 8000d08:	60fb      	str	r3, [r7, #12]
    if ( huart->Instance == USART1 )
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	4a0f      	ldr	r2, [pc, #60]	; (8000d4c <HAL_UARTEx_RxEventCallback+0x54>)
 8000d10:	4293      	cmp	r3, r2
 8000d12:	d117      	bne.n	8000d44 <HAL_UARTEx_RxEventCallback+0x4c>
    {
    	if ( swarm_uart_rx_buff[0] != 0 ) // to avoid doublet because of 2 INTs
 8000d14:	4b0e      	ldr	r3, [pc, #56]	; (8000d50 <HAL_UARTEx_RxEventCallback+0x58>)
 8000d16:	781b      	ldrb	r3, [r3, #0]
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d005      	beq.n	8000d28 <HAL_UARTEx_RxEventCallback+0x30>
    		strcat ( (char *) swarm_uart_rx_buff , z ) ; // to avoid debris after '\n' of original message
 8000d1c:	68fa      	ldr	r2, [r7, #12]
 8000d1e:	4b0c      	ldr	r3, [pc, #48]	; (8000d50 <HAL_UARTEx_RxEventCallback+0x58>)
 8000d20:	0011      	movs	r1, r2
 8000d22:	0018      	movs	r0, r3
 8000d24:	f004 f9ec 	bl	8005100 <strcat>
    	HAL_UARTEx_ReceiveToIdle_DMA ( SWARM_UART_HANDLER , (uint8_t *) swarm_uart_rx_buff , SWARM_UART_RX_MAX_BUFF_SIZE ) ;
 8000d28:	4909      	ldr	r1, [pc, #36]	; (8000d50 <HAL_UARTEx_RxEventCallback+0x58>)
 8000d2a:	4b0a      	ldr	r3, [pc, #40]	; (8000d54 <HAL_UARTEx_RxEventCallback+0x5c>)
 8000d2c:	2264      	movs	r2, #100	; 0x64
 8000d2e:	0018      	movs	r0, r3
 8000d30:	f003 ffc6 	bl	8004cc0 <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT ( &hdma_usart1_rx, DMA_IT_HT ) ; //Disable Half Transfer interrupt.
 8000d34:	4b08      	ldr	r3, [pc, #32]	; (8000d58 <HAL_UARTEx_RxEventCallback+0x60>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	681a      	ldr	r2, [r3, #0]
 8000d3a:	4b07      	ldr	r3, [pc, #28]	; (8000d58 <HAL_UARTEx_RxEventCallback+0x60>)
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	2104      	movs	r1, #4
 8000d40:	438a      	bics	r2, r1
 8000d42:	601a      	str	r2, [r3, #0]
    }
}
 8000d44:	46c0      	nop			; (mov r8, r8)
 8000d46:	46bd      	mov	sp, r7
 8000d48:	b004      	add	sp, #16
 8000d4a:	bd80      	pop	{r7, pc}
 8000d4c:	40013800 	.word	0x40013800
 8000d50:	20000258 	.word	0x20000258
 8000d54:	20000168 	.word	0x20000168
 8000d58:	200001fc 	.word	0x200001fc

08000d5c <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef *htim )
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b082      	sub	sp, #8
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
	if ( htim->Instance == TIM14 )
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	4a06      	ldr	r2, [pc, #24]	; (8000d84 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000d6a:	4293      	cmp	r3, r2
 8000d6c:	d106      	bne.n	8000d7c <HAL_TIM_PeriodElapsedCallback+0x20>
	{
		tim14_on = 0 ;
 8000d6e:	4b06      	ldr	r3, [pc, #24]	; (8000d88 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	701a      	strb	r2, [r3, #0]
		HAL_TIM_Base_Stop_IT ( &htim14 ) ;
 8000d74:	4b05      	ldr	r3, [pc, #20]	; (8000d8c <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000d76:	0018      	movs	r0, r3
 8000d78:	f002 f9ba 	bl	80030f0 <HAL_TIM_Base_Stop_IT>
	}
}
 8000d7c:	46c0      	nop			; (mov r8, r8)
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	b002      	add	sp, #8
 8000d82:	bd80      	pop	{r7, pc}
 8000d84:	40002000 	.word	0x40002000
 8000d88:	200003b6 	.word	0x200003b6
 8000d8c:	2000011c 	.word	0x2000011c

08000d90 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d94:	b672      	cpsid	i
}
 8000d96:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d98:	e7fe      	b.n	8000d98 <Error_Handler+0x8>
	...

08000d9c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b082      	sub	sp, #8
 8000da0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000da2:	4b0f      	ldr	r3, [pc, #60]	; (8000de0 <HAL_MspInit+0x44>)
 8000da4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000da6:	4b0e      	ldr	r3, [pc, #56]	; (8000de0 <HAL_MspInit+0x44>)
 8000da8:	2101      	movs	r1, #1
 8000daa:	430a      	orrs	r2, r1
 8000dac:	641a      	str	r2, [r3, #64]	; 0x40
 8000dae:	4b0c      	ldr	r3, [pc, #48]	; (8000de0 <HAL_MspInit+0x44>)
 8000db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000db2:	2201      	movs	r2, #1
 8000db4:	4013      	ands	r3, r2
 8000db6:	607b      	str	r3, [r7, #4]
 8000db8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dba:	4b09      	ldr	r3, [pc, #36]	; (8000de0 <HAL_MspInit+0x44>)
 8000dbc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000dbe:	4b08      	ldr	r3, [pc, #32]	; (8000de0 <HAL_MspInit+0x44>)
 8000dc0:	2180      	movs	r1, #128	; 0x80
 8000dc2:	0549      	lsls	r1, r1, #21
 8000dc4:	430a      	orrs	r2, r1
 8000dc6:	63da      	str	r2, [r3, #60]	; 0x3c
 8000dc8:	4b05      	ldr	r3, [pc, #20]	; (8000de0 <HAL_MspInit+0x44>)
 8000dca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000dcc:	2380      	movs	r3, #128	; 0x80
 8000dce:	055b      	lsls	r3, r3, #21
 8000dd0:	4013      	ands	r3, r2
 8000dd2:	603b      	str	r3, [r7, #0]
 8000dd4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dd6:	46c0      	nop			; (mov r8, r8)
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	b002      	add	sp, #8
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	46c0      	nop			; (mov r8, r8)
 8000de0:	40021000 	.word	0x40021000

08000de4 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000de4:	b590      	push	{r4, r7, lr}
 8000de6:	b08f      	sub	sp, #60	; 0x3c
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000dec:	2410      	movs	r4, #16
 8000dee:	193b      	adds	r3, r7, r4
 8000df0:	0018      	movs	r0, r3
 8000df2:	2328      	movs	r3, #40	; 0x28
 8000df4:	001a      	movs	r2, r3
 8000df6:	2100      	movs	r1, #0
 8000df8:	f004 f866 	bl	8004ec8 <memset>
  if(hrtc->Instance==RTC)
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	4a19      	ldr	r2, [pc, #100]	; (8000e68 <HAL_RTC_MspInit+0x84>)
 8000e02:	4293      	cmp	r3, r2
 8000e04:	d12c      	bne.n	8000e60 <HAL_RTC_MspInit+0x7c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000e06:	193b      	adds	r3, r7, r4
 8000e08:	2280      	movs	r2, #128	; 0x80
 8000e0a:	0292      	lsls	r2, r2, #10
 8000e0c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000e0e:	193b      	adds	r3, r7, r4
 8000e10:	2280      	movs	r2, #128	; 0x80
 8000e12:	0092      	lsls	r2, r2, #2
 8000e14:	625a      	str	r2, [r3, #36]	; 0x24

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e16:	193b      	adds	r3, r7, r4
 8000e18:	0018      	movs	r0, r3
 8000e1a:	f001 fd33 	bl	8002884 <HAL_RCCEx_PeriphCLKConfig>
 8000e1e:	1e03      	subs	r3, r0, #0
 8000e20:	d001      	beq.n	8000e26 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8000e22:	f7ff ffb5 	bl	8000d90 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000e26:	4b11      	ldr	r3, [pc, #68]	; (8000e6c <HAL_RTC_MspInit+0x88>)
 8000e28:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000e2a:	4b10      	ldr	r3, [pc, #64]	; (8000e6c <HAL_RTC_MspInit+0x88>)
 8000e2c:	2180      	movs	r1, #128	; 0x80
 8000e2e:	0209      	lsls	r1, r1, #8
 8000e30:	430a      	orrs	r2, r1
 8000e32:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8000e34:	4b0d      	ldr	r3, [pc, #52]	; (8000e6c <HAL_RTC_MspInit+0x88>)
 8000e36:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000e38:	4b0c      	ldr	r3, [pc, #48]	; (8000e6c <HAL_RTC_MspInit+0x88>)
 8000e3a:	2180      	movs	r1, #128	; 0x80
 8000e3c:	00c9      	lsls	r1, r1, #3
 8000e3e:	430a      	orrs	r2, r1
 8000e40:	63da      	str	r2, [r3, #60]	; 0x3c
 8000e42:	4b0a      	ldr	r3, [pc, #40]	; (8000e6c <HAL_RTC_MspInit+0x88>)
 8000e44:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000e46:	2380      	movs	r3, #128	; 0x80
 8000e48:	00db      	lsls	r3, r3, #3
 8000e4a:	4013      	ands	r3, r2
 8000e4c:	60fb      	str	r3, [r7, #12]
 8000e4e:	68fb      	ldr	r3, [r7, #12]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 8000e50:	2200      	movs	r2, #0
 8000e52:	2100      	movs	r1, #0
 8000e54:	2002      	movs	r0, #2
 8000e56:	f000 fb33 	bl	80014c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 8000e5a:	2002      	movs	r0, #2
 8000e5c:	f000 fb45 	bl	80014ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000e60:	46c0      	nop			; (mov r8, r8)
 8000e62:	46bd      	mov	sp, r7
 8000e64:	b00f      	add	sp, #60	; 0x3c
 8000e66:	bd90      	pop	{r4, r7, pc}
 8000e68:	40002800 	.word	0x40002800
 8000e6c:	40021000 	.word	0x40021000

08000e70 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b084      	sub	sp, #16
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	4a0e      	ldr	r2, [pc, #56]	; (8000eb8 <HAL_TIM_Base_MspInit+0x48>)
 8000e7e:	4293      	cmp	r3, r2
 8000e80:	d115      	bne.n	8000eae <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8000e82:	4b0e      	ldr	r3, [pc, #56]	; (8000ebc <HAL_TIM_Base_MspInit+0x4c>)
 8000e84:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000e86:	4b0d      	ldr	r3, [pc, #52]	; (8000ebc <HAL_TIM_Base_MspInit+0x4c>)
 8000e88:	2180      	movs	r1, #128	; 0x80
 8000e8a:	0209      	lsls	r1, r1, #8
 8000e8c:	430a      	orrs	r2, r1
 8000e8e:	641a      	str	r2, [r3, #64]	; 0x40
 8000e90:	4b0a      	ldr	r3, [pc, #40]	; (8000ebc <HAL_TIM_Base_MspInit+0x4c>)
 8000e92:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000e94:	2380      	movs	r3, #128	; 0x80
 8000e96:	021b      	lsls	r3, r3, #8
 8000e98:	4013      	ands	r3, r2
 8000e9a:	60fb      	str	r3, [r7, #12]
 8000e9c:	68fb      	ldr	r3, [r7, #12]
    /* TIM14 interrupt Init */
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	2100      	movs	r1, #0
 8000ea2:	2013      	movs	r0, #19
 8000ea4:	f000 fb0c 	bl	80014c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8000ea8:	2013      	movs	r0, #19
 8000eaa:	f000 fb1e 	bl	80014ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8000eae:	46c0      	nop			; (mov r8, r8)
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	b004      	add	sp, #16
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	46c0      	nop			; (mov r8, r8)
 8000eb8:	40002000 	.word	0x40002000
 8000ebc:	40021000 	.word	0x40021000

08000ec0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ec0:	b590      	push	{r4, r7, lr}
 8000ec2:	b095      	sub	sp, #84	; 0x54
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ec8:	233c      	movs	r3, #60	; 0x3c
 8000eca:	18fb      	adds	r3, r7, r3
 8000ecc:	0018      	movs	r0, r3
 8000ece:	2314      	movs	r3, #20
 8000ed0:	001a      	movs	r2, r3
 8000ed2:	2100      	movs	r1, #0
 8000ed4:	f003 fff8 	bl	8004ec8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ed8:	2414      	movs	r4, #20
 8000eda:	193b      	adds	r3, r7, r4
 8000edc:	0018      	movs	r0, r3
 8000ede:	2328      	movs	r3, #40	; 0x28
 8000ee0:	001a      	movs	r2, r3
 8000ee2:	2100      	movs	r1, #0
 8000ee4:	f003 fff0 	bl	8004ec8 <memset>
  if(huart->Instance==USART1)
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	4a3c      	ldr	r2, [pc, #240]	; (8000fe0 <HAL_UART_MspInit+0x120>)
 8000eee:	4293      	cmp	r3, r2
 8000ef0:	d171      	bne.n	8000fd6 <HAL_UART_MspInit+0x116>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000ef2:	193b      	adds	r3, r7, r4
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000ef8:	193b      	adds	r3, r7, r4
 8000efa:	2200      	movs	r2, #0
 8000efc:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000efe:	193b      	adds	r3, r7, r4
 8000f00:	0018      	movs	r0, r3
 8000f02:	f001 fcbf 	bl	8002884 <HAL_RCCEx_PeriphCLKConfig>
 8000f06:	1e03      	subs	r3, r0, #0
 8000f08:	d001      	beq.n	8000f0e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000f0a:	f7ff ff41 	bl	8000d90 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000f0e:	4b35      	ldr	r3, [pc, #212]	; (8000fe4 <HAL_UART_MspInit+0x124>)
 8000f10:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000f12:	4b34      	ldr	r3, [pc, #208]	; (8000fe4 <HAL_UART_MspInit+0x124>)
 8000f14:	2180      	movs	r1, #128	; 0x80
 8000f16:	01c9      	lsls	r1, r1, #7
 8000f18:	430a      	orrs	r2, r1
 8000f1a:	641a      	str	r2, [r3, #64]	; 0x40
 8000f1c:	4b31      	ldr	r3, [pc, #196]	; (8000fe4 <HAL_UART_MspInit+0x124>)
 8000f1e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000f20:	2380      	movs	r3, #128	; 0x80
 8000f22:	01db      	lsls	r3, r3, #7
 8000f24:	4013      	ands	r3, r2
 8000f26:	613b      	str	r3, [r7, #16]
 8000f28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f2a:	4b2e      	ldr	r3, [pc, #184]	; (8000fe4 <HAL_UART_MspInit+0x124>)
 8000f2c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000f2e:	4b2d      	ldr	r3, [pc, #180]	; (8000fe4 <HAL_UART_MspInit+0x124>)
 8000f30:	2101      	movs	r1, #1
 8000f32:	430a      	orrs	r2, r1
 8000f34:	635a      	str	r2, [r3, #52]	; 0x34
 8000f36:	4b2b      	ldr	r3, [pc, #172]	; (8000fe4 <HAL_UART_MspInit+0x124>)
 8000f38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f3a:	2201      	movs	r2, #1
 8000f3c:	4013      	ands	r3, r2
 8000f3e:	60fb      	str	r3, [r7, #12]
 8000f40:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000f42:	213c      	movs	r1, #60	; 0x3c
 8000f44:	187b      	adds	r3, r7, r1
 8000f46:	22c0      	movs	r2, #192	; 0xc0
 8000f48:	00d2      	lsls	r2, r2, #3
 8000f4a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f4c:	187b      	adds	r3, r7, r1
 8000f4e:	2202      	movs	r2, #2
 8000f50:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f52:	187b      	adds	r3, r7, r1
 8000f54:	2200      	movs	r2, #0
 8000f56:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f58:	187b      	adds	r3, r7, r1
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000f5e:	187b      	adds	r3, r7, r1
 8000f60:	2201      	movs	r2, #1
 8000f62:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f64:	187a      	adds	r2, r7, r1
 8000f66:	23a0      	movs	r3, #160	; 0xa0
 8000f68:	05db      	lsls	r3, r3, #23
 8000f6a:	0011      	movs	r1, r2
 8000f6c:	0018      	movs	r0, r3
 8000f6e:	f000 fdf7 	bl	8001b60 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 8000f72:	4b1d      	ldr	r3, [pc, #116]	; (8000fe8 <HAL_UART_MspInit+0x128>)
 8000f74:	4a1d      	ldr	r2, [pc, #116]	; (8000fec <HAL_UART_MspInit+0x12c>)
 8000f76:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8000f78:	4b1b      	ldr	r3, [pc, #108]	; (8000fe8 <HAL_UART_MspInit+0x128>)
 8000f7a:	2232      	movs	r2, #50	; 0x32
 8000f7c:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f7e:	4b1a      	ldr	r3, [pc, #104]	; (8000fe8 <HAL_UART_MspInit+0x128>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f84:	4b18      	ldr	r3, [pc, #96]	; (8000fe8 <HAL_UART_MspInit+0x128>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000f8a:	4b17      	ldr	r3, [pc, #92]	; (8000fe8 <HAL_UART_MspInit+0x128>)
 8000f8c:	2280      	movs	r2, #128	; 0x80
 8000f8e:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000f90:	4b15      	ldr	r3, [pc, #84]	; (8000fe8 <HAL_UART_MspInit+0x128>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000f96:	4b14      	ldr	r3, [pc, #80]	; (8000fe8 <HAL_UART_MspInit+0x128>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8000f9c:	4b12      	ldr	r3, [pc, #72]	; (8000fe8 <HAL_UART_MspInit+0x128>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000fa2:	4b11      	ldr	r3, [pc, #68]	; (8000fe8 <HAL_UART_MspInit+0x128>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8000fa8:	4b0f      	ldr	r3, [pc, #60]	; (8000fe8 <HAL_UART_MspInit+0x128>)
 8000faa:	0018      	movs	r0, r3
 8000fac:	f000 faba 	bl	8001524 <HAL_DMA_Init>
 8000fb0:	1e03      	subs	r3, r0, #0
 8000fb2:	d001      	beq.n	8000fb8 <HAL_UART_MspInit+0xf8>
    {
      Error_Handler();
 8000fb4:	f7ff feec 	bl	8000d90 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	2180      	movs	r1, #128	; 0x80
 8000fbc:	4a0a      	ldr	r2, [pc, #40]	; (8000fe8 <HAL_UART_MspInit+0x128>)
 8000fbe:	505a      	str	r2, [r3, r1]
 8000fc0:	4b09      	ldr	r3, [pc, #36]	; (8000fe8 <HAL_UART_MspInit+0x128>)
 8000fc2:	687a      	ldr	r2, [r7, #4]
 8000fc4:	629a      	str	r2, [r3, #40]	; 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	2100      	movs	r1, #0
 8000fca:	201b      	movs	r0, #27
 8000fcc:	f000 fa78 	bl	80014c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000fd0:	201b      	movs	r0, #27
 8000fd2:	f000 fa8a 	bl	80014ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000fd6:	46c0      	nop			; (mov r8, r8)
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	b015      	add	sp, #84	; 0x54
 8000fdc:	bd90      	pop	{r4, r7, pc}
 8000fde:	46c0      	nop			; (mov r8, r8)
 8000fe0:	40013800 	.word	0x40013800
 8000fe4:	40021000 	.word	0x40021000
 8000fe8:	200001fc 	.word	0x200001fc
 8000fec:	40020008 	.word	0x40020008

08000ff0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ff4:	e7fe      	b.n	8000ff4 <NMI_Handler+0x4>

08000ff6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ff6:	b580      	push	{r7, lr}
 8000ff8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ffa:	e7fe      	b.n	8000ffa <HardFault_Handler+0x4>

08000ffc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001000:	46c0      	nop			; (mov r8, r8)
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}

08001006 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001006:	b580      	push	{r7, lr}
 8001008:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800100a:	46c0      	nop			; (mov r8, r8)
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}

08001010 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001014:	f000 f98c 	bl	8001330 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001018:	46c0      	nop			; (mov r8, r8)
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
	...

08001020 <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8001024:	4b03      	ldr	r3, [pc, #12]	; (8001034 <RTC_TAMP_IRQHandler+0x14>)
 8001026:	0018      	movs	r0, r3
 8001028:	f001 ff90 	bl	8002f4c <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 800102c:	46c0      	nop			; (mov r8, r8)
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}
 8001032:	46c0      	nop			; (mov r8, r8)
 8001034:	200000f0 	.word	0x200000f0

08001038 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800103c:	4b03      	ldr	r3, [pc, #12]	; (800104c <DMA1_Channel1_IRQHandler+0x14>)
 800103e:	0018      	movs	r0, r3
 8001040:	f000 fc4c 	bl	80018dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001044:	46c0      	nop			; (mov r8, r8)
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	46c0      	nop			; (mov r8, r8)
 800104c:	200001fc 	.word	0x200001fc

08001050 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8001054:	4b03      	ldr	r3, [pc, #12]	; (8001064 <TIM14_IRQHandler+0x14>)
 8001056:	0018      	movs	r0, r3
 8001058:	f002 f878 	bl	800314c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 800105c:	46c0      	nop			; (mov r8, r8)
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	46c0      	nop			; (mov r8, r8)
 8001064:	2000011c 	.word	0x2000011c

08001068 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800106c:	4b03      	ldr	r3, [pc, #12]	; (800107c <USART1_IRQHandler+0x14>)
 800106e:	0018      	movs	r0, r3
 8001070:	f002 fb3e 	bl	80036f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001074:	46c0      	nop			; (mov r8, r8)
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
 800107a:	46c0      	nop			; (mov r8, r8)
 800107c:	20000168 	.word	0x20000168

08001080 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	af00      	add	r7, sp, #0
	return 1;
 8001084:	2301      	movs	r3, #1
}
 8001086:	0018      	movs	r0, r3
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}

0800108c <_kill>:

int _kill(int pid, int sig)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
 8001094:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001096:	f003 fed9 	bl	8004e4c <__errno>
 800109a:	0003      	movs	r3, r0
 800109c:	2216      	movs	r2, #22
 800109e:	601a      	str	r2, [r3, #0]
	return -1;
 80010a0:	2301      	movs	r3, #1
 80010a2:	425b      	negs	r3, r3
}
 80010a4:	0018      	movs	r0, r3
 80010a6:	46bd      	mov	sp, r7
 80010a8:	b002      	add	sp, #8
 80010aa:	bd80      	pop	{r7, pc}

080010ac <_exit>:

void _exit (int status)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80010b4:	2301      	movs	r3, #1
 80010b6:	425a      	negs	r2, r3
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	0011      	movs	r1, r2
 80010bc:	0018      	movs	r0, r3
 80010be:	f7ff ffe5 	bl	800108c <_kill>
	while (1) {}		/* Make sure we hang here */
 80010c2:	e7fe      	b.n	80010c2 <_exit+0x16>

080010c4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b086      	sub	sp, #24
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	60f8      	str	r0, [r7, #12]
 80010cc:	60b9      	str	r1, [r7, #8]
 80010ce:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010d0:	2300      	movs	r3, #0
 80010d2:	617b      	str	r3, [r7, #20]
 80010d4:	e00a      	b.n	80010ec <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80010d6:	e000      	b.n	80010da <_read+0x16>
 80010d8:	bf00      	nop
 80010da:	0001      	movs	r1, r0
 80010dc:	68bb      	ldr	r3, [r7, #8]
 80010de:	1c5a      	adds	r2, r3, #1
 80010e0:	60ba      	str	r2, [r7, #8]
 80010e2:	b2ca      	uxtb	r2, r1
 80010e4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010e6:	697b      	ldr	r3, [r7, #20]
 80010e8:	3301      	adds	r3, #1
 80010ea:	617b      	str	r3, [r7, #20]
 80010ec:	697a      	ldr	r2, [r7, #20]
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	429a      	cmp	r2, r3
 80010f2:	dbf0      	blt.n	80010d6 <_read+0x12>
	}

return len;
 80010f4:	687b      	ldr	r3, [r7, #4]
}
 80010f6:	0018      	movs	r0, r3
 80010f8:	46bd      	mov	sp, r7
 80010fa:	b006      	add	sp, #24
 80010fc:	bd80      	pop	{r7, pc}

080010fe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80010fe:	b580      	push	{r7, lr}
 8001100:	b086      	sub	sp, #24
 8001102:	af00      	add	r7, sp, #0
 8001104:	60f8      	str	r0, [r7, #12]
 8001106:	60b9      	str	r1, [r7, #8]
 8001108:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800110a:	2300      	movs	r3, #0
 800110c:	617b      	str	r3, [r7, #20]
 800110e:	e009      	b.n	8001124 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001110:	68bb      	ldr	r3, [r7, #8]
 8001112:	1c5a      	adds	r2, r3, #1
 8001114:	60ba      	str	r2, [r7, #8]
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	0018      	movs	r0, r3
 800111a:	e000      	b.n	800111e <_write+0x20>
 800111c:	bf00      	nop
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800111e:	697b      	ldr	r3, [r7, #20]
 8001120:	3301      	adds	r3, #1
 8001122:	617b      	str	r3, [r7, #20]
 8001124:	697a      	ldr	r2, [r7, #20]
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	429a      	cmp	r2, r3
 800112a:	dbf1      	blt.n	8001110 <_write+0x12>
	}
	return len;
 800112c:	687b      	ldr	r3, [r7, #4]
}
 800112e:	0018      	movs	r0, r3
 8001130:	46bd      	mov	sp, r7
 8001132:	b006      	add	sp, #24
 8001134:	bd80      	pop	{r7, pc}

08001136 <_close>:

int _close(int file)
{
 8001136:	b580      	push	{r7, lr}
 8001138:	b082      	sub	sp, #8
 800113a:	af00      	add	r7, sp, #0
 800113c:	6078      	str	r0, [r7, #4]
	return -1;
 800113e:	2301      	movs	r3, #1
 8001140:	425b      	negs	r3, r3
}
 8001142:	0018      	movs	r0, r3
 8001144:	46bd      	mov	sp, r7
 8001146:	b002      	add	sp, #8
 8001148:	bd80      	pop	{r7, pc}

0800114a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800114a:	b580      	push	{r7, lr}
 800114c:	b082      	sub	sp, #8
 800114e:	af00      	add	r7, sp, #0
 8001150:	6078      	str	r0, [r7, #4]
 8001152:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	2280      	movs	r2, #128	; 0x80
 8001158:	0192      	lsls	r2, r2, #6
 800115a:	605a      	str	r2, [r3, #4]
	return 0;
 800115c:	2300      	movs	r3, #0
}
 800115e:	0018      	movs	r0, r3
 8001160:	46bd      	mov	sp, r7
 8001162:	b002      	add	sp, #8
 8001164:	bd80      	pop	{r7, pc}

08001166 <_isatty>:

int _isatty(int file)
{
 8001166:	b580      	push	{r7, lr}
 8001168:	b082      	sub	sp, #8
 800116a:	af00      	add	r7, sp, #0
 800116c:	6078      	str	r0, [r7, #4]
	return 1;
 800116e:	2301      	movs	r3, #1
}
 8001170:	0018      	movs	r0, r3
 8001172:	46bd      	mov	sp, r7
 8001174:	b002      	add	sp, #8
 8001176:	bd80      	pop	{r7, pc}

08001178 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b084      	sub	sp, #16
 800117c:	af00      	add	r7, sp, #0
 800117e:	60f8      	str	r0, [r7, #12]
 8001180:	60b9      	str	r1, [r7, #8]
 8001182:	607a      	str	r2, [r7, #4]
	return 0;
 8001184:	2300      	movs	r3, #0
}
 8001186:	0018      	movs	r0, r3
 8001188:	46bd      	mov	sp, r7
 800118a:	b004      	add	sp, #16
 800118c:	bd80      	pop	{r7, pc}
	...

08001190 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b086      	sub	sp, #24
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001198:	4a14      	ldr	r2, [pc, #80]	; (80011ec <_sbrk+0x5c>)
 800119a:	4b15      	ldr	r3, [pc, #84]	; (80011f0 <_sbrk+0x60>)
 800119c:	1ad3      	subs	r3, r2, r3
 800119e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011a0:	697b      	ldr	r3, [r7, #20]
 80011a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011a4:	4b13      	ldr	r3, [pc, #76]	; (80011f4 <_sbrk+0x64>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d102      	bne.n	80011b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011ac:	4b11      	ldr	r3, [pc, #68]	; (80011f4 <_sbrk+0x64>)
 80011ae:	4a12      	ldr	r2, [pc, #72]	; (80011f8 <_sbrk+0x68>)
 80011b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011b2:	4b10      	ldr	r3, [pc, #64]	; (80011f4 <_sbrk+0x64>)
 80011b4:	681a      	ldr	r2, [r3, #0]
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	18d3      	adds	r3, r2, r3
 80011ba:	693a      	ldr	r2, [r7, #16]
 80011bc:	429a      	cmp	r2, r3
 80011be:	d207      	bcs.n	80011d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011c0:	f003 fe44 	bl	8004e4c <__errno>
 80011c4:	0003      	movs	r3, r0
 80011c6:	220c      	movs	r2, #12
 80011c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011ca:	2301      	movs	r3, #1
 80011cc:	425b      	negs	r3, r3
 80011ce:	e009      	b.n	80011e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011d0:	4b08      	ldr	r3, [pc, #32]	; (80011f4 <_sbrk+0x64>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011d6:	4b07      	ldr	r3, [pc, #28]	; (80011f4 <_sbrk+0x64>)
 80011d8:	681a      	ldr	r2, [r3, #0]
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	18d2      	adds	r2, r2, r3
 80011de:	4b05      	ldr	r3, [pc, #20]	; (80011f4 <_sbrk+0x64>)
 80011e0:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80011e2:	68fb      	ldr	r3, [r7, #12]
}
 80011e4:	0018      	movs	r0, r3
 80011e6:	46bd      	mov	sp, r7
 80011e8:	b006      	add	sp, #24
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	20002000 	.word	0x20002000
 80011f0:	00000400 	.word	0x00000400
 80011f4:	200003bc 	.word	0x200003bc
 80011f8:	200003d8 	.word	0x200003d8

080011fc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001200:	46c0      	nop			; (mov r8, r8)
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
	...

08001208 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001208:	480d      	ldr	r0, [pc, #52]	; (8001240 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800120a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800120c:	f7ff fff6 	bl	80011fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001210:	480c      	ldr	r0, [pc, #48]	; (8001244 <LoopForever+0x6>)
  ldr r1, =_edata
 8001212:	490d      	ldr	r1, [pc, #52]	; (8001248 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001214:	4a0d      	ldr	r2, [pc, #52]	; (800124c <LoopForever+0xe>)
  movs r3, #0
 8001216:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001218:	e002      	b.n	8001220 <LoopCopyDataInit>

0800121a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800121a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800121c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800121e:	3304      	adds	r3, #4

08001220 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001220:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001222:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001224:	d3f9      	bcc.n	800121a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001226:	4a0a      	ldr	r2, [pc, #40]	; (8001250 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001228:	4c0a      	ldr	r4, [pc, #40]	; (8001254 <LoopForever+0x16>)
  movs r3, #0
 800122a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800122c:	e001      	b.n	8001232 <LoopFillZerobss>

0800122e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800122e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001230:	3204      	adds	r2, #4

08001232 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001232:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001234:	d3fb      	bcc.n	800122e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001236:	f003 fe0f 	bl	8004e58 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800123a:	f7ff fa01 	bl	8000640 <main>

0800123e <LoopForever>:

LoopForever:
  b LoopForever
 800123e:	e7fe      	b.n	800123e <LoopForever>
  ldr   r0, =_estack
 8001240:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001244:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001248:	200000d4 	.word	0x200000d4
  ldr r2, =_sidata
 800124c:	08006954 	.word	0x08006954
  ldr r2, =_sbss
 8001250:	200000d4 	.word	0x200000d4
  ldr r4, =_ebss
 8001254:	200003d4 	.word	0x200003d4

08001258 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001258:	e7fe      	b.n	8001258 <ADC1_IRQHandler>
	...

0800125c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b082      	sub	sp, #8
 8001260:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001262:	1dfb      	adds	r3, r7, #7
 8001264:	2200      	movs	r2, #0
 8001266:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001268:	4b0b      	ldr	r3, [pc, #44]	; (8001298 <HAL_Init+0x3c>)
 800126a:	681a      	ldr	r2, [r3, #0]
 800126c:	4b0a      	ldr	r3, [pc, #40]	; (8001298 <HAL_Init+0x3c>)
 800126e:	2180      	movs	r1, #128	; 0x80
 8001270:	0049      	lsls	r1, r1, #1
 8001272:	430a      	orrs	r2, r1
 8001274:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001276:	2000      	movs	r0, #0
 8001278:	f000 f810 	bl	800129c <HAL_InitTick>
 800127c:	1e03      	subs	r3, r0, #0
 800127e:	d003      	beq.n	8001288 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001280:	1dfb      	adds	r3, r7, #7
 8001282:	2201      	movs	r2, #1
 8001284:	701a      	strb	r2, [r3, #0]
 8001286:	e001      	b.n	800128c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001288:	f7ff fd88 	bl	8000d9c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800128c:	1dfb      	adds	r3, r7, #7
 800128e:	781b      	ldrb	r3, [r3, #0]
}
 8001290:	0018      	movs	r0, r3
 8001292:	46bd      	mov	sp, r7
 8001294:	b002      	add	sp, #8
 8001296:	bd80      	pop	{r7, pc}
 8001298:	40022000 	.word	0x40022000

0800129c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800129c:	b590      	push	{r4, r7, lr}
 800129e:	b085      	sub	sp, #20
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80012a4:	230f      	movs	r3, #15
 80012a6:	18fb      	adds	r3, r7, r3
 80012a8:	2200      	movs	r2, #0
 80012aa:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80012ac:	4b1d      	ldr	r3, [pc, #116]	; (8001324 <HAL_InitTick+0x88>)
 80012ae:	781b      	ldrb	r3, [r3, #0]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d02b      	beq.n	800130c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80012b4:	4b1c      	ldr	r3, [pc, #112]	; (8001328 <HAL_InitTick+0x8c>)
 80012b6:	681c      	ldr	r4, [r3, #0]
 80012b8:	4b1a      	ldr	r3, [pc, #104]	; (8001324 <HAL_InitTick+0x88>)
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	0019      	movs	r1, r3
 80012be:	23fa      	movs	r3, #250	; 0xfa
 80012c0:	0098      	lsls	r0, r3, #2
 80012c2:	f7fe ff31 	bl	8000128 <__udivsi3>
 80012c6:	0003      	movs	r3, r0
 80012c8:	0019      	movs	r1, r3
 80012ca:	0020      	movs	r0, r4
 80012cc:	f7fe ff2c 	bl	8000128 <__udivsi3>
 80012d0:	0003      	movs	r3, r0
 80012d2:	0018      	movs	r0, r3
 80012d4:	f000 f919 	bl	800150a <HAL_SYSTICK_Config>
 80012d8:	1e03      	subs	r3, r0, #0
 80012da:	d112      	bne.n	8001302 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	2b03      	cmp	r3, #3
 80012e0:	d80a      	bhi.n	80012f8 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012e2:	6879      	ldr	r1, [r7, #4]
 80012e4:	2301      	movs	r3, #1
 80012e6:	425b      	negs	r3, r3
 80012e8:	2200      	movs	r2, #0
 80012ea:	0018      	movs	r0, r3
 80012ec:	f000 f8e8 	bl	80014c0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80012f0:	4b0e      	ldr	r3, [pc, #56]	; (800132c <HAL_InitTick+0x90>)
 80012f2:	687a      	ldr	r2, [r7, #4]
 80012f4:	601a      	str	r2, [r3, #0]
 80012f6:	e00d      	b.n	8001314 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80012f8:	230f      	movs	r3, #15
 80012fa:	18fb      	adds	r3, r7, r3
 80012fc:	2201      	movs	r2, #1
 80012fe:	701a      	strb	r2, [r3, #0]
 8001300:	e008      	b.n	8001314 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001302:	230f      	movs	r3, #15
 8001304:	18fb      	adds	r3, r7, r3
 8001306:	2201      	movs	r2, #1
 8001308:	701a      	strb	r2, [r3, #0]
 800130a:	e003      	b.n	8001314 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 800130c:	230f      	movs	r3, #15
 800130e:	18fb      	adds	r3, r7, r3
 8001310:	2201      	movs	r2, #1
 8001312:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001314:	230f      	movs	r3, #15
 8001316:	18fb      	adds	r3, r7, r3
 8001318:	781b      	ldrb	r3, [r3, #0]
}
 800131a:	0018      	movs	r0, r3
 800131c:	46bd      	mov	sp, r7
 800131e:	b005      	add	sp, #20
 8001320:	bd90      	pop	{r4, r7, pc}
 8001322:	46c0      	nop			; (mov r8, r8)
 8001324:	2000006c 	.word	0x2000006c
 8001328:	20000064 	.word	0x20000064
 800132c:	20000068 	.word	0x20000068

08001330 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001334:	4b05      	ldr	r3, [pc, #20]	; (800134c <HAL_IncTick+0x1c>)
 8001336:	781b      	ldrb	r3, [r3, #0]
 8001338:	001a      	movs	r2, r3
 800133a:	4b05      	ldr	r3, [pc, #20]	; (8001350 <HAL_IncTick+0x20>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	18d2      	adds	r2, r2, r3
 8001340:	4b03      	ldr	r3, [pc, #12]	; (8001350 <HAL_IncTick+0x20>)
 8001342:	601a      	str	r2, [r3, #0]
}
 8001344:	46c0      	nop			; (mov r8, r8)
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
 800134a:	46c0      	nop			; (mov r8, r8)
 800134c:	2000006c 	.word	0x2000006c
 8001350:	200003c0 	.word	0x200003c0

08001354 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	af00      	add	r7, sp, #0
  return uwTick;
 8001358:	4b02      	ldr	r3, [pc, #8]	; (8001364 <HAL_GetTick+0x10>)
 800135a:	681b      	ldr	r3, [r3, #0]
}
 800135c:	0018      	movs	r0, r3
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}
 8001362:	46c0      	nop			; (mov r8, r8)
 8001364:	200003c0 	.word	0x200003c0

08001368 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
 800136e:	0002      	movs	r2, r0
 8001370:	1dfb      	adds	r3, r7, #7
 8001372:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001374:	1dfb      	adds	r3, r7, #7
 8001376:	781b      	ldrb	r3, [r3, #0]
 8001378:	2b7f      	cmp	r3, #127	; 0x7f
 800137a:	d809      	bhi.n	8001390 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800137c:	1dfb      	adds	r3, r7, #7
 800137e:	781b      	ldrb	r3, [r3, #0]
 8001380:	001a      	movs	r2, r3
 8001382:	231f      	movs	r3, #31
 8001384:	401a      	ands	r2, r3
 8001386:	4b04      	ldr	r3, [pc, #16]	; (8001398 <__NVIC_EnableIRQ+0x30>)
 8001388:	2101      	movs	r1, #1
 800138a:	4091      	lsls	r1, r2
 800138c:	000a      	movs	r2, r1
 800138e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001390:	46c0      	nop			; (mov r8, r8)
 8001392:	46bd      	mov	sp, r7
 8001394:	b002      	add	sp, #8
 8001396:	bd80      	pop	{r7, pc}
 8001398:	e000e100 	.word	0xe000e100

0800139c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800139c:	b590      	push	{r4, r7, lr}
 800139e:	b083      	sub	sp, #12
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	0002      	movs	r2, r0
 80013a4:	6039      	str	r1, [r7, #0]
 80013a6:	1dfb      	adds	r3, r7, #7
 80013a8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80013aa:	1dfb      	adds	r3, r7, #7
 80013ac:	781b      	ldrb	r3, [r3, #0]
 80013ae:	2b7f      	cmp	r3, #127	; 0x7f
 80013b0:	d828      	bhi.n	8001404 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80013b2:	4a2f      	ldr	r2, [pc, #188]	; (8001470 <__NVIC_SetPriority+0xd4>)
 80013b4:	1dfb      	adds	r3, r7, #7
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	b25b      	sxtb	r3, r3
 80013ba:	089b      	lsrs	r3, r3, #2
 80013bc:	33c0      	adds	r3, #192	; 0xc0
 80013be:	009b      	lsls	r3, r3, #2
 80013c0:	589b      	ldr	r3, [r3, r2]
 80013c2:	1dfa      	adds	r2, r7, #7
 80013c4:	7812      	ldrb	r2, [r2, #0]
 80013c6:	0011      	movs	r1, r2
 80013c8:	2203      	movs	r2, #3
 80013ca:	400a      	ands	r2, r1
 80013cc:	00d2      	lsls	r2, r2, #3
 80013ce:	21ff      	movs	r1, #255	; 0xff
 80013d0:	4091      	lsls	r1, r2
 80013d2:	000a      	movs	r2, r1
 80013d4:	43d2      	mvns	r2, r2
 80013d6:	401a      	ands	r2, r3
 80013d8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	019b      	lsls	r3, r3, #6
 80013de:	22ff      	movs	r2, #255	; 0xff
 80013e0:	401a      	ands	r2, r3
 80013e2:	1dfb      	adds	r3, r7, #7
 80013e4:	781b      	ldrb	r3, [r3, #0]
 80013e6:	0018      	movs	r0, r3
 80013e8:	2303      	movs	r3, #3
 80013ea:	4003      	ands	r3, r0
 80013ec:	00db      	lsls	r3, r3, #3
 80013ee:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80013f0:	481f      	ldr	r0, [pc, #124]	; (8001470 <__NVIC_SetPriority+0xd4>)
 80013f2:	1dfb      	adds	r3, r7, #7
 80013f4:	781b      	ldrb	r3, [r3, #0]
 80013f6:	b25b      	sxtb	r3, r3
 80013f8:	089b      	lsrs	r3, r3, #2
 80013fa:	430a      	orrs	r2, r1
 80013fc:	33c0      	adds	r3, #192	; 0xc0
 80013fe:	009b      	lsls	r3, r3, #2
 8001400:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001402:	e031      	b.n	8001468 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001404:	4a1b      	ldr	r2, [pc, #108]	; (8001474 <__NVIC_SetPriority+0xd8>)
 8001406:	1dfb      	adds	r3, r7, #7
 8001408:	781b      	ldrb	r3, [r3, #0]
 800140a:	0019      	movs	r1, r3
 800140c:	230f      	movs	r3, #15
 800140e:	400b      	ands	r3, r1
 8001410:	3b08      	subs	r3, #8
 8001412:	089b      	lsrs	r3, r3, #2
 8001414:	3306      	adds	r3, #6
 8001416:	009b      	lsls	r3, r3, #2
 8001418:	18d3      	adds	r3, r2, r3
 800141a:	3304      	adds	r3, #4
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	1dfa      	adds	r2, r7, #7
 8001420:	7812      	ldrb	r2, [r2, #0]
 8001422:	0011      	movs	r1, r2
 8001424:	2203      	movs	r2, #3
 8001426:	400a      	ands	r2, r1
 8001428:	00d2      	lsls	r2, r2, #3
 800142a:	21ff      	movs	r1, #255	; 0xff
 800142c:	4091      	lsls	r1, r2
 800142e:	000a      	movs	r2, r1
 8001430:	43d2      	mvns	r2, r2
 8001432:	401a      	ands	r2, r3
 8001434:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	019b      	lsls	r3, r3, #6
 800143a:	22ff      	movs	r2, #255	; 0xff
 800143c:	401a      	ands	r2, r3
 800143e:	1dfb      	adds	r3, r7, #7
 8001440:	781b      	ldrb	r3, [r3, #0]
 8001442:	0018      	movs	r0, r3
 8001444:	2303      	movs	r3, #3
 8001446:	4003      	ands	r3, r0
 8001448:	00db      	lsls	r3, r3, #3
 800144a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800144c:	4809      	ldr	r0, [pc, #36]	; (8001474 <__NVIC_SetPriority+0xd8>)
 800144e:	1dfb      	adds	r3, r7, #7
 8001450:	781b      	ldrb	r3, [r3, #0]
 8001452:	001c      	movs	r4, r3
 8001454:	230f      	movs	r3, #15
 8001456:	4023      	ands	r3, r4
 8001458:	3b08      	subs	r3, #8
 800145a:	089b      	lsrs	r3, r3, #2
 800145c:	430a      	orrs	r2, r1
 800145e:	3306      	adds	r3, #6
 8001460:	009b      	lsls	r3, r3, #2
 8001462:	18c3      	adds	r3, r0, r3
 8001464:	3304      	adds	r3, #4
 8001466:	601a      	str	r2, [r3, #0]
}
 8001468:	46c0      	nop			; (mov r8, r8)
 800146a:	46bd      	mov	sp, r7
 800146c:	b003      	add	sp, #12
 800146e:	bd90      	pop	{r4, r7, pc}
 8001470:	e000e100 	.word	0xe000e100
 8001474:	e000ed00 	.word	0xe000ed00

08001478 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b082      	sub	sp, #8
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	1e5a      	subs	r2, r3, #1
 8001484:	2380      	movs	r3, #128	; 0x80
 8001486:	045b      	lsls	r3, r3, #17
 8001488:	429a      	cmp	r2, r3
 800148a:	d301      	bcc.n	8001490 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800148c:	2301      	movs	r3, #1
 800148e:	e010      	b.n	80014b2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001490:	4b0a      	ldr	r3, [pc, #40]	; (80014bc <SysTick_Config+0x44>)
 8001492:	687a      	ldr	r2, [r7, #4]
 8001494:	3a01      	subs	r2, #1
 8001496:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001498:	2301      	movs	r3, #1
 800149a:	425b      	negs	r3, r3
 800149c:	2103      	movs	r1, #3
 800149e:	0018      	movs	r0, r3
 80014a0:	f7ff ff7c 	bl	800139c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014a4:	4b05      	ldr	r3, [pc, #20]	; (80014bc <SysTick_Config+0x44>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014aa:	4b04      	ldr	r3, [pc, #16]	; (80014bc <SysTick_Config+0x44>)
 80014ac:	2207      	movs	r2, #7
 80014ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014b0:	2300      	movs	r3, #0
}
 80014b2:	0018      	movs	r0, r3
 80014b4:	46bd      	mov	sp, r7
 80014b6:	b002      	add	sp, #8
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	46c0      	nop			; (mov r8, r8)
 80014bc:	e000e010 	.word	0xe000e010

080014c0 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b084      	sub	sp, #16
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	60b9      	str	r1, [r7, #8]
 80014c8:	607a      	str	r2, [r7, #4]
 80014ca:	210f      	movs	r1, #15
 80014cc:	187b      	adds	r3, r7, r1
 80014ce:	1c02      	adds	r2, r0, #0
 80014d0:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80014d2:	68ba      	ldr	r2, [r7, #8]
 80014d4:	187b      	adds	r3, r7, r1
 80014d6:	781b      	ldrb	r3, [r3, #0]
 80014d8:	b25b      	sxtb	r3, r3
 80014da:	0011      	movs	r1, r2
 80014dc:	0018      	movs	r0, r3
 80014de:	f7ff ff5d 	bl	800139c <__NVIC_SetPriority>
}
 80014e2:	46c0      	nop			; (mov r8, r8)
 80014e4:	46bd      	mov	sp, r7
 80014e6:	b004      	add	sp, #16
 80014e8:	bd80      	pop	{r7, pc}

080014ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014ea:	b580      	push	{r7, lr}
 80014ec:	b082      	sub	sp, #8
 80014ee:	af00      	add	r7, sp, #0
 80014f0:	0002      	movs	r2, r0
 80014f2:	1dfb      	adds	r3, r7, #7
 80014f4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014f6:	1dfb      	adds	r3, r7, #7
 80014f8:	781b      	ldrb	r3, [r3, #0]
 80014fa:	b25b      	sxtb	r3, r3
 80014fc:	0018      	movs	r0, r3
 80014fe:	f7ff ff33 	bl	8001368 <__NVIC_EnableIRQ>
}
 8001502:	46c0      	nop			; (mov r8, r8)
 8001504:	46bd      	mov	sp, r7
 8001506:	b002      	add	sp, #8
 8001508:	bd80      	pop	{r7, pc}

0800150a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800150a:	b580      	push	{r7, lr}
 800150c:	b082      	sub	sp, #8
 800150e:	af00      	add	r7, sp, #0
 8001510:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	0018      	movs	r0, r3
 8001516:	f7ff ffaf 	bl	8001478 <SysTick_Config>
 800151a:	0003      	movs	r3, r0
}
 800151c:	0018      	movs	r0, r3
 800151e:	46bd      	mov	sp, r7
 8001520:	b002      	add	sp, #8
 8001522:	bd80      	pop	{r7, pc}

08001524 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d101      	bne.n	8001536 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001532:	2301      	movs	r3, #1
 8001534:	e077      	b.n	8001626 <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	4a3d      	ldr	r2, [pc, #244]	; (8001630 <HAL_DMA_Init+0x10c>)
 800153c:	4694      	mov	ip, r2
 800153e:	4463      	add	r3, ip
 8001540:	2114      	movs	r1, #20
 8001542:	0018      	movs	r0, r3
 8001544:	f7fe fdf0 	bl	8000128 <__udivsi3>
 8001548:	0003      	movs	r3, r0
 800154a:	009a      	lsls	r2, r3, #2
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	641a      	str	r2, [r3, #64]	; 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	2225      	movs	r2, #37	; 0x25
 8001554:	2102      	movs	r1, #2
 8001556:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	681a      	ldr	r2, [r3, #0]
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	4934      	ldr	r1, [pc, #208]	; (8001634 <HAL_DMA_Init+0x110>)
 8001564:	400a      	ands	r2, r1
 8001566:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	6819      	ldr	r1, [r3, #0]
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	689a      	ldr	r2, [r3, #8]
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	68db      	ldr	r3, [r3, #12]
 8001576:	431a      	orrs	r2, r3
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	691b      	ldr	r3, [r3, #16]
 800157c:	431a      	orrs	r2, r3
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	695b      	ldr	r3, [r3, #20]
 8001582:	431a      	orrs	r2, r3
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	699b      	ldr	r3, [r3, #24]
 8001588:	431a      	orrs	r2, r3
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	69db      	ldr	r3, [r3, #28]
 800158e:	431a      	orrs	r2, r3
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	6a1b      	ldr	r3, [r3, #32]
 8001594:	431a      	orrs	r2, r3
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	430a      	orrs	r2, r1
 800159c:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	0018      	movs	r0, r3
 80015a2:	f000 fa8d 	bl	8001ac0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	689a      	ldr	r2, [r3, #8]
 80015aa:	2380      	movs	r3, #128	; 0x80
 80015ac:	01db      	lsls	r3, r3, #7
 80015ae:	429a      	cmp	r2, r3
 80015b0:	d102      	bne.n	80015b8 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	2200      	movs	r2, #0
 80015b6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	685a      	ldr	r2, [r3, #4]
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015c0:	213f      	movs	r1, #63	; 0x3f
 80015c2:	400a      	ands	r2, r1
 80015c4:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80015ca:	687a      	ldr	r2, [r7, #4]
 80015cc:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80015ce:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	685b      	ldr	r3, [r3, #4]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d011      	beq.n	80015fc <HAL_DMA_Init+0xd8>
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	2b04      	cmp	r3, #4
 80015de:	d80d      	bhi.n	80015fc <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	0018      	movs	r0, r3
 80015e4:	f000 fa98 	bl	8001b18 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80015ec:	2200      	movs	r2, #0
 80015ee:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015f4:	687a      	ldr	r2, [r7, #4]
 80015f6:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80015f8:	605a      	str	r2, [r3, #4]
 80015fa:	e008      	b.n	800160e <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	2200      	movs	r2, #0
 8001600:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	2200      	movs	r2, #0
 8001606:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2200      	movs	r2, #0
 800160c:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	2200      	movs	r2, #0
 8001612:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	2225      	movs	r2, #37	; 0x25
 8001618:	2101      	movs	r1, #1
 800161a:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	2224      	movs	r2, #36	; 0x24
 8001620:	2100      	movs	r1, #0
 8001622:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001624:	2300      	movs	r3, #0
}
 8001626:	0018      	movs	r0, r3
 8001628:	46bd      	mov	sp, r7
 800162a:	b002      	add	sp, #8
 800162c:	bd80      	pop	{r7, pc}
 800162e:	46c0      	nop			; (mov r8, r8)
 8001630:	bffdfff8 	.word	0xbffdfff8
 8001634:	ffff800f 	.word	0xffff800f

08001638 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b086      	sub	sp, #24
 800163c:	af00      	add	r7, sp, #0
 800163e:	60f8      	str	r0, [r7, #12]
 8001640:	60b9      	str	r1, [r7, #8]
 8001642:	607a      	str	r2, [r7, #4]
 8001644:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001646:	2317      	movs	r3, #23
 8001648:	18fb      	adds	r3, r7, r3
 800164a:	2200      	movs	r2, #0
 800164c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	2224      	movs	r2, #36	; 0x24
 8001652:	5c9b      	ldrb	r3, [r3, r2]
 8001654:	2b01      	cmp	r3, #1
 8001656:	d101      	bne.n	800165c <HAL_DMA_Start_IT+0x24>
 8001658:	2302      	movs	r3, #2
 800165a:	e06f      	b.n	800173c <HAL_DMA_Start_IT+0x104>
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	2224      	movs	r2, #36	; 0x24
 8001660:	2101      	movs	r1, #1
 8001662:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	2225      	movs	r2, #37	; 0x25
 8001668:	5c9b      	ldrb	r3, [r3, r2]
 800166a:	b2db      	uxtb	r3, r3
 800166c:	2b01      	cmp	r3, #1
 800166e:	d157      	bne.n	8001720 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	2225      	movs	r2, #37	; 0x25
 8001674:	2102      	movs	r1, #2
 8001676:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	2200      	movs	r2, #0
 800167c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	681a      	ldr	r2, [r3, #0]
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	2101      	movs	r1, #1
 800168a:	438a      	bics	r2, r1
 800168c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	687a      	ldr	r2, [r7, #4]
 8001692:	68b9      	ldr	r1, [r7, #8]
 8001694:	68f8      	ldr	r0, [r7, #12]
 8001696:	f000 f9d3 	bl	8001a40 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d008      	beq.n	80016b4 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	681a      	ldr	r2, [r3, #0]
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	210e      	movs	r1, #14
 80016ae:	430a      	orrs	r2, r1
 80016b0:	601a      	str	r2, [r3, #0]
 80016b2:	e00f      	b.n	80016d4 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	681a      	ldr	r2, [r3, #0]
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	2104      	movs	r1, #4
 80016c0:	438a      	bics	r2, r1
 80016c2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	681a      	ldr	r2, [r3, #0]
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	210a      	movs	r1, #10
 80016d0:	430a      	orrs	r2, r1
 80016d2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016d8:	681a      	ldr	r2, [r3, #0]
 80016da:	2380      	movs	r3, #128	; 0x80
 80016dc:	025b      	lsls	r3, r3, #9
 80016de:	4013      	ands	r3, r2
 80016e0:	d008      	beq.n	80016f4 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016e6:	681a      	ldr	r2, [r3, #0]
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016ec:	2180      	movs	r1, #128	; 0x80
 80016ee:	0049      	lsls	r1, r1, #1
 80016f0:	430a      	orrs	r2, r1
 80016f2:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d008      	beq.n	800170e <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001700:	681a      	ldr	r2, [r3, #0]
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001706:	2180      	movs	r1, #128	; 0x80
 8001708:	0049      	lsls	r1, r1, #1
 800170a:	430a      	orrs	r2, r1
 800170c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	681a      	ldr	r2, [r3, #0]
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	2101      	movs	r1, #1
 800171a:	430a      	orrs	r2, r1
 800171c:	601a      	str	r2, [r3, #0]
 800171e:	e00a      	b.n	8001736 <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	2280      	movs	r2, #128	; 0x80
 8001724:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	2224      	movs	r2, #36	; 0x24
 800172a:	2100      	movs	r1, #0
 800172c:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 800172e:	2317      	movs	r3, #23
 8001730:	18fb      	adds	r3, r7, r3
 8001732:	2201      	movs	r2, #1
 8001734:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8001736:	2317      	movs	r3, #23
 8001738:	18fb      	adds	r3, r7, r3
 800173a:	781b      	ldrb	r3, [r3, #0]
}
 800173c:	0018      	movs	r0, r3
 800173e:	46bd      	mov	sp, r7
 8001740:	b006      	add	sp, #24
 8001742:	bd80      	pop	{r7, pc}

08001744 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b082      	sub	sp, #8
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2b00      	cmp	r3, #0
 8001750:	d101      	bne.n	8001756 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8001752:	2301      	movs	r3, #1
 8001754:	e050      	b.n	80017f8 <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	2225      	movs	r2, #37	; 0x25
 800175a:	5c9b      	ldrb	r3, [r3, r2]
 800175c:	b2db      	uxtb	r3, r3
 800175e:	2b02      	cmp	r3, #2
 8001760:	d008      	beq.n	8001774 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	2204      	movs	r2, #4
 8001766:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	2224      	movs	r2, #36	; 0x24
 800176c:	2100      	movs	r1, #0
 800176e:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001770:	2301      	movs	r3, #1
 8001772:	e041      	b.n	80017f8 <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	681a      	ldr	r2, [r3, #0]
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	210e      	movs	r1, #14
 8001780:	438a      	bics	r2, r1
 8001782:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001788:	681a      	ldr	r2, [r3, #0]
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800178e:	491c      	ldr	r1, [pc, #112]	; (8001800 <HAL_DMA_Abort+0xbc>)
 8001790:	400a      	ands	r2, r1
 8001792:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	681a      	ldr	r2, [r3, #0]
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	2101      	movs	r1, #1
 80017a0:	438a      	bics	r2, r1
 80017a2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 80017a4:	4b17      	ldr	r3, [pc, #92]	; (8001804 <HAL_DMA_Abort+0xc0>)
 80017a6:	6859      	ldr	r1, [r3, #4]
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ac:	221c      	movs	r2, #28
 80017ae:	4013      	ands	r3, r2
 80017b0:	2201      	movs	r2, #1
 80017b2:	409a      	lsls	r2, r3
 80017b4:	4b13      	ldr	r3, [pc, #76]	; (8001804 <HAL_DMA_Abort+0xc0>)
 80017b6:	430a      	orrs	r2, r1
 80017b8:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80017be:	687a      	ldr	r2, [r7, #4]
 80017c0:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80017c2:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d00c      	beq.n	80017e6 <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80017d0:	681a      	ldr	r2, [r3, #0]
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80017d6:	490a      	ldr	r1, [pc, #40]	; (8001800 <HAL_DMA_Abort+0xbc>)
 80017d8:	400a      	ands	r2, r1
 80017da:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017e0:	687a      	ldr	r2, [r7, #4]
 80017e2:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80017e4:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	2225      	movs	r2, #37	; 0x25
 80017ea:	2101      	movs	r1, #1
 80017ec:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	2224      	movs	r2, #36	; 0x24
 80017f2:	2100      	movs	r1, #0
 80017f4:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 80017f6:	2300      	movs	r3, #0
}
 80017f8:	0018      	movs	r0, r3
 80017fa:	46bd      	mov	sp, r7
 80017fc:	b002      	add	sp, #8
 80017fe:	bd80      	pop	{r7, pc}
 8001800:	fffffeff 	.word	0xfffffeff
 8001804:	40020000 	.word	0x40020000

08001808 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b084      	sub	sp, #16
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001810:	210f      	movs	r1, #15
 8001812:	187b      	adds	r3, r7, r1
 8001814:	2200      	movs	r2, #0
 8001816:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	2225      	movs	r2, #37	; 0x25
 800181c:	5c9b      	ldrb	r3, [r3, r2]
 800181e:	b2db      	uxtb	r3, r3
 8001820:	2b02      	cmp	r3, #2
 8001822:	d006      	beq.n	8001832 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	2204      	movs	r2, #4
 8001828:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800182a:	187b      	adds	r3, r7, r1
 800182c:	2201      	movs	r2, #1
 800182e:	701a      	strb	r2, [r3, #0]
 8001830:	e049      	b.n	80018c6 <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	681a      	ldr	r2, [r3, #0]
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	210e      	movs	r1, #14
 800183e:	438a      	bics	r2, r1
 8001840:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	681a      	ldr	r2, [r3, #0]
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	2101      	movs	r1, #1
 800184e:	438a      	bics	r2, r1
 8001850:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001856:	681a      	ldr	r2, [r3, #0]
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800185c:	491d      	ldr	r1, [pc, #116]	; (80018d4 <HAL_DMA_Abort_IT+0xcc>)
 800185e:	400a      	ands	r2, r1
 8001860:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 8001862:	4b1d      	ldr	r3, [pc, #116]	; (80018d8 <HAL_DMA_Abort_IT+0xd0>)
 8001864:	6859      	ldr	r1, [r3, #4]
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800186a:	221c      	movs	r2, #28
 800186c:	4013      	ands	r3, r2
 800186e:	2201      	movs	r2, #1
 8001870:	409a      	lsls	r2, r3
 8001872:	4b19      	ldr	r3, [pc, #100]	; (80018d8 <HAL_DMA_Abort_IT+0xd0>)
 8001874:	430a      	orrs	r2, r1
 8001876:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800187c:	687a      	ldr	r2, [r7, #4]
 800187e:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8001880:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001886:	2b00      	cmp	r3, #0
 8001888:	d00c      	beq.n	80018a4 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800188e:	681a      	ldr	r2, [r3, #0]
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001894:	490f      	ldr	r1, [pc, #60]	; (80018d4 <HAL_DMA_Abort_IT+0xcc>)
 8001896:	400a      	ands	r2, r1
 8001898:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800189e:	687a      	ldr	r2, [r7, #4]
 80018a0:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80018a2:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	2225      	movs	r2, #37	; 0x25
 80018a8:	2101      	movs	r1, #1
 80018aa:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2224      	movs	r2, #36	; 0x24
 80018b0:	2100      	movs	r1, #0
 80018b2:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d004      	beq.n	80018c6 <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018c0:	687a      	ldr	r2, [r7, #4]
 80018c2:	0010      	movs	r0, r2
 80018c4:	4798      	blx	r3
    }
  }
  return status;
 80018c6:	230f      	movs	r3, #15
 80018c8:	18fb      	adds	r3, r7, r3
 80018ca:	781b      	ldrb	r3, [r3, #0]
}
 80018cc:	0018      	movs	r0, r3
 80018ce:	46bd      	mov	sp, r7
 80018d0:	b004      	add	sp, #16
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	fffffeff 	.word	0xfffffeff
 80018d8:	40020000 	.word	0x40020000

080018dc <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b084      	sub	sp, #16
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 80018e4:	4b55      	ldr	r3, [pc, #340]	; (8001a3c <HAL_DMA_IRQHandler+0x160>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018f6:	221c      	movs	r2, #28
 80018f8:	4013      	ands	r3, r2
 80018fa:	2204      	movs	r2, #4
 80018fc:	409a      	lsls	r2, r3
 80018fe:	0013      	movs	r3, r2
 8001900:	68fa      	ldr	r2, [r7, #12]
 8001902:	4013      	ands	r3, r2
 8001904:	d027      	beq.n	8001956 <HAL_DMA_IRQHandler+0x7a>
 8001906:	68bb      	ldr	r3, [r7, #8]
 8001908:	2204      	movs	r2, #4
 800190a:	4013      	ands	r3, r2
 800190c:	d023      	beq.n	8001956 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	2220      	movs	r2, #32
 8001916:	4013      	ands	r3, r2
 8001918:	d107      	bne.n	800192a <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	681a      	ldr	r2, [r3, #0]
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	2104      	movs	r1, #4
 8001926:	438a      	bics	r2, r1
 8001928:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 800192a:	4b44      	ldr	r3, [pc, #272]	; (8001a3c <HAL_DMA_IRQHandler+0x160>)
 800192c:	6859      	ldr	r1, [r3, #4]
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001932:	221c      	movs	r2, #28
 8001934:	4013      	ands	r3, r2
 8001936:	2204      	movs	r2, #4
 8001938:	409a      	lsls	r2, r3
 800193a:	4b40      	ldr	r3, [pc, #256]	; (8001a3c <HAL_DMA_IRQHandler+0x160>)
 800193c:	430a      	orrs	r2, r1
 800193e:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001944:	2b00      	cmp	r3, #0
 8001946:	d100      	bne.n	800194a <HAL_DMA_IRQHandler+0x6e>
 8001948:	e073      	b.n	8001a32 <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800194e:	687a      	ldr	r2, [r7, #4]
 8001950:	0010      	movs	r0, r2
 8001952:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8001954:	e06d      	b.n	8001a32 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800195a:	221c      	movs	r2, #28
 800195c:	4013      	ands	r3, r2
 800195e:	2202      	movs	r2, #2
 8001960:	409a      	lsls	r2, r3
 8001962:	0013      	movs	r3, r2
 8001964:	68fa      	ldr	r2, [r7, #12]
 8001966:	4013      	ands	r3, r2
 8001968:	d02e      	beq.n	80019c8 <HAL_DMA_IRQHandler+0xec>
 800196a:	68bb      	ldr	r3, [r7, #8]
 800196c:	2202      	movs	r2, #2
 800196e:	4013      	ands	r3, r2
 8001970:	d02a      	beq.n	80019c8 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	2220      	movs	r2, #32
 800197a:	4013      	ands	r3, r2
 800197c:	d10b      	bne.n	8001996 <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	681a      	ldr	r2, [r3, #0]
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	210a      	movs	r1, #10
 800198a:	438a      	bics	r2, r1
 800198c:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	2225      	movs	r2, #37	; 0x25
 8001992:	2101      	movs	r1, #1
 8001994:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8001996:	4b29      	ldr	r3, [pc, #164]	; (8001a3c <HAL_DMA_IRQHandler+0x160>)
 8001998:	6859      	ldr	r1, [r3, #4]
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800199e:	221c      	movs	r2, #28
 80019a0:	4013      	ands	r3, r2
 80019a2:	2202      	movs	r2, #2
 80019a4:	409a      	lsls	r2, r3
 80019a6:	4b25      	ldr	r3, [pc, #148]	; (8001a3c <HAL_DMA_IRQHandler+0x160>)
 80019a8:	430a      	orrs	r2, r1
 80019aa:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	2224      	movs	r2, #36	; 0x24
 80019b0:	2100      	movs	r1, #0
 80019b2:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d03a      	beq.n	8001a32 <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019c0:	687a      	ldr	r2, [r7, #4]
 80019c2:	0010      	movs	r0, r2
 80019c4:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 80019c6:	e034      	b.n	8001a32 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019cc:	221c      	movs	r2, #28
 80019ce:	4013      	ands	r3, r2
 80019d0:	2208      	movs	r2, #8
 80019d2:	409a      	lsls	r2, r3
 80019d4:	0013      	movs	r3, r2
 80019d6:	68fa      	ldr	r2, [r7, #12]
 80019d8:	4013      	ands	r3, r2
 80019da:	d02b      	beq.n	8001a34 <HAL_DMA_IRQHandler+0x158>
 80019dc:	68bb      	ldr	r3, [r7, #8]
 80019de:	2208      	movs	r2, #8
 80019e0:	4013      	ands	r3, r2
 80019e2:	d027      	beq.n	8001a34 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	681a      	ldr	r2, [r3, #0]
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	210e      	movs	r1, #14
 80019f0:	438a      	bics	r2, r1
 80019f2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 80019f4:	4b11      	ldr	r3, [pc, #68]	; (8001a3c <HAL_DMA_IRQHandler+0x160>)
 80019f6:	6859      	ldr	r1, [r3, #4]
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019fc:	221c      	movs	r2, #28
 80019fe:	4013      	ands	r3, r2
 8001a00:	2201      	movs	r2, #1
 8001a02:	409a      	lsls	r2, r3
 8001a04:	4b0d      	ldr	r3, [pc, #52]	; (8001a3c <HAL_DMA_IRQHandler+0x160>)
 8001a06:	430a      	orrs	r2, r1
 8001a08:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	2201      	movs	r2, #1
 8001a0e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2225      	movs	r2, #37	; 0x25
 8001a14:	2101      	movs	r1, #1
 8001a16:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	2224      	movs	r2, #36	; 0x24
 8001a1c:	2100      	movs	r1, #0
 8001a1e:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d005      	beq.n	8001a34 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a2c:	687a      	ldr	r2, [r7, #4]
 8001a2e:	0010      	movs	r0, r2
 8001a30:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001a32:	46c0      	nop			; (mov r8, r8)
 8001a34:	46c0      	nop			; (mov r8, r8)
}
 8001a36:	46bd      	mov	sp, r7
 8001a38:	b004      	add	sp, #16
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	40020000 	.word	0x40020000

08001a40 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b084      	sub	sp, #16
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	60f8      	str	r0, [r7, #12]
 8001a48:	60b9      	str	r1, [r7, #8]
 8001a4a:	607a      	str	r2, [r7, #4]
 8001a4c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001a52:	68fa      	ldr	r2, [r7, #12]
 8001a54:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8001a56:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d004      	beq.n	8001a6a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a64:	68fa      	ldr	r2, [r7, #12]
 8001a66:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8001a68:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8001a6a:	4b14      	ldr	r3, [pc, #80]	; (8001abc <DMA_SetConfig+0x7c>)
 8001a6c:	6859      	ldr	r1, [r3, #4]
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a72:	221c      	movs	r2, #28
 8001a74:	4013      	ands	r3, r2
 8001a76:	2201      	movs	r2, #1
 8001a78:	409a      	lsls	r2, r3
 8001a7a:	4b10      	ldr	r3, [pc, #64]	; (8001abc <DMA_SetConfig+0x7c>)
 8001a7c:	430a      	orrs	r2, r1
 8001a7e:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	683a      	ldr	r2, [r7, #0]
 8001a86:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	689b      	ldr	r3, [r3, #8]
 8001a8c:	2b10      	cmp	r3, #16
 8001a8e:	d108      	bne.n	8001aa2 <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	687a      	ldr	r2, [r7, #4]
 8001a96:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	68ba      	ldr	r2, [r7, #8]
 8001a9e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001aa0:	e007      	b.n	8001ab2 <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	68ba      	ldr	r2, [r7, #8]
 8001aa8:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	687a      	ldr	r2, [r7, #4]
 8001ab0:	60da      	str	r2, [r3, #12]
}
 8001ab2:	46c0      	nop			; (mov r8, r8)
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	b004      	add	sp, #16
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	46c0      	nop			; (mov r8, r8)
 8001abc:	40020000 	.word	0x40020000

08001ac0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b084      	sub	sp, #16
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001acc:	089b      	lsrs	r3, r3, #2
 8001ace:	4a10      	ldr	r2, [pc, #64]	; (8001b10 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8001ad0:	4694      	mov	ip, r2
 8001ad2:	4463      	add	r3, ip
 8001ad4:	009b      	lsls	r3, r3, #2
 8001ad6:	001a      	movs	r2, r3
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	645a      	str	r2, [r3, #68]	; 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	001a      	movs	r2, r3
 8001ae2:	23ff      	movs	r3, #255	; 0xff
 8001ae4:	4013      	ands	r3, r2
 8001ae6:	3b08      	subs	r3, #8
 8001ae8:	2114      	movs	r1, #20
 8001aea:	0018      	movs	r0, r3
 8001aec:	f7fe fb1c 	bl	8000128 <__udivsi3>
 8001af0:	0003      	movs	r3, r0
 8001af2:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	4a07      	ldr	r2, [pc, #28]	; (8001b14 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8001af8:	649a      	str	r2, [r3, #72]	; 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	221f      	movs	r2, #31
 8001afe:	4013      	ands	r3, r2
 8001b00:	2201      	movs	r2, #1
 8001b02:	409a      	lsls	r2, r3
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8001b08:	46c0      	nop			; (mov r8, r8)
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	b004      	add	sp, #16
 8001b0e:	bd80      	pop	{r7, pc}
 8001b10:	10008200 	.word	0x10008200
 8001b14:	40020880 	.word	0x40020880

08001b18 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b084      	sub	sp, #16
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	223f      	movs	r2, #63	; 0x3f
 8001b26:	4013      	ands	r3, r2
 8001b28:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	4a0a      	ldr	r2, [pc, #40]	; (8001b58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8001b2e:	4694      	mov	ip, r2
 8001b30:	4463      	add	r3, ip
 8001b32:	009b      	lsls	r3, r3, #2
 8001b34:	001a      	movs	r2, r3
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	4a07      	ldr	r2, [pc, #28]	; (8001b5c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8001b3e:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	3b01      	subs	r3, #1
 8001b44:	2203      	movs	r2, #3
 8001b46:	4013      	ands	r3, r2
 8001b48:	2201      	movs	r2, #1
 8001b4a:	409a      	lsls	r2, r3
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	659a      	str	r2, [r3, #88]	; 0x58
}
 8001b50:	46c0      	nop			; (mov r8, r8)
 8001b52:	46bd      	mov	sp, r7
 8001b54:	b004      	add	sp, #16
 8001b56:	bd80      	pop	{r7, pc}
 8001b58:	1000823f 	.word	0x1000823f
 8001b5c:	40020940 	.word	0x40020940

08001b60 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b086      	sub	sp, #24
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
 8001b68:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b6e:	e147      	b.n	8001e00 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	2101      	movs	r1, #1
 8001b76:	697a      	ldr	r2, [r7, #20]
 8001b78:	4091      	lsls	r1, r2
 8001b7a:	000a      	movs	r2, r1
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d100      	bne.n	8001b88 <HAL_GPIO_Init+0x28>
 8001b86:	e138      	b.n	8001dfa <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	2203      	movs	r2, #3
 8001b8e:	4013      	ands	r3, r2
 8001b90:	2b01      	cmp	r3, #1
 8001b92:	d005      	beq.n	8001ba0 <HAL_GPIO_Init+0x40>
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	685b      	ldr	r3, [r3, #4]
 8001b98:	2203      	movs	r2, #3
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	2b02      	cmp	r3, #2
 8001b9e:	d130      	bne.n	8001c02 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	689b      	ldr	r3, [r3, #8]
 8001ba4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001ba6:	697b      	ldr	r3, [r7, #20]
 8001ba8:	005b      	lsls	r3, r3, #1
 8001baa:	2203      	movs	r2, #3
 8001bac:	409a      	lsls	r2, r3
 8001bae:	0013      	movs	r3, r2
 8001bb0:	43da      	mvns	r2, r3
 8001bb2:	693b      	ldr	r3, [r7, #16]
 8001bb4:	4013      	ands	r3, r2
 8001bb6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	68da      	ldr	r2, [r3, #12]
 8001bbc:	697b      	ldr	r3, [r7, #20]
 8001bbe:	005b      	lsls	r3, r3, #1
 8001bc0:	409a      	lsls	r2, r3
 8001bc2:	0013      	movs	r3, r2
 8001bc4:	693a      	ldr	r2, [r7, #16]
 8001bc6:	4313      	orrs	r3, r2
 8001bc8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	693a      	ldr	r2, [r7, #16]
 8001bce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	697b      	ldr	r3, [r7, #20]
 8001bda:	409a      	lsls	r2, r3
 8001bdc:	0013      	movs	r3, r2
 8001bde:	43da      	mvns	r2, r3
 8001be0:	693b      	ldr	r3, [r7, #16]
 8001be2:	4013      	ands	r3, r2
 8001be4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	091b      	lsrs	r3, r3, #4
 8001bec:	2201      	movs	r2, #1
 8001bee:	401a      	ands	r2, r3
 8001bf0:	697b      	ldr	r3, [r7, #20]
 8001bf2:	409a      	lsls	r2, r3
 8001bf4:	0013      	movs	r3, r2
 8001bf6:	693a      	ldr	r2, [r7, #16]
 8001bf8:	4313      	orrs	r3, r2
 8001bfa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	693a      	ldr	r2, [r7, #16]
 8001c00:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	685b      	ldr	r3, [r3, #4]
 8001c06:	2203      	movs	r2, #3
 8001c08:	4013      	ands	r3, r2
 8001c0a:	2b03      	cmp	r3, #3
 8001c0c:	d017      	beq.n	8001c3e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	68db      	ldr	r3, [r3, #12]
 8001c12:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001c14:	697b      	ldr	r3, [r7, #20]
 8001c16:	005b      	lsls	r3, r3, #1
 8001c18:	2203      	movs	r2, #3
 8001c1a:	409a      	lsls	r2, r3
 8001c1c:	0013      	movs	r3, r2
 8001c1e:	43da      	mvns	r2, r3
 8001c20:	693b      	ldr	r3, [r7, #16]
 8001c22:	4013      	ands	r3, r2
 8001c24:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	689a      	ldr	r2, [r3, #8]
 8001c2a:	697b      	ldr	r3, [r7, #20]
 8001c2c:	005b      	lsls	r3, r3, #1
 8001c2e:	409a      	lsls	r2, r3
 8001c30:	0013      	movs	r3, r2
 8001c32:	693a      	ldr	r2, [r7, #16]
 8001c34:	4313      	orrs	r3, r2
 8001c36:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	693a      	ldr	r2, [r7, #16]
 8001c3c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	2203      	movs	r2, #3
 8001c44:	4013      	ands	r3, r2
 8001c46:	2b02      	cmp	r3, #2
 8001c48:	d123      	bne.n	8001c92 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001c4a:	697b      	ldr	r3, [r7, #20]
 8001c4c:	08da      	lsrs	r2, r3, #3
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	3208      	adds	r2, #8
 8001c52:	0092      	lsls	r2, r2, #2
 8001c54:	58d3      	ldr	r3, [r2, r3]
 8001c56:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001c58:	697b      	ldr	r3, [r7, #20]
 8001c5a:	2207      	movs	r2, #7
 8001c5c:	4013      	ands	r3, r2
 8001c5e:	009b      	lsls	r3, r3, #2
 8001c60:	220f      	movs	r2, #15
 8001c62:	409a      	lsls	r2, r3
 8001c64:	0013      	movs	r3, r2
 8001c66:	43da      	mvns	r2, r3
 8001c68:	693b      	ldr	r3, [r7, #16]
 8001c6a:	4013      	ands	r3, r2
 8001c6c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	691a      	ldr	r2, [r3, #16]
 8001c72:	697b      	ldr	r3, [r7, #20]
 8001c74:	2107      	movs	r1, #7
 8001c76:	400b      	ands	r3, r1
 8001c78:	009b      	lsls	r3, r3, #2
 8001c7a:	409a      	lsls	r2, r3
 8001c7c:	0013      	movs	r3, r2
 8001c7e:	693a      	ldr	r2, [r7, #16]
 8001c80:	4313      	orrs	r3, r2
 8001c82:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001c84:	697b      	ldr	r3, [r7, #20]
 8001c86:	08da      	lsrs	r2, r3, #3
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	3208      	adds	r2, #8
 8001c8c:	0092      	lsls	r2, r2, #2
 8001c8e:	6939      	ldr	r1, [r7, #16]
 8001c90:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001c98:	697b      	ldr	r3, [r7, #20]
 8001c9a:	005b      	lsls	r3, r3, #1
 8001c9c:	2203      	movs	r2, #3
 8001c9e:	409a      	lsls	r2, r3
 8001ca0:	0013      	movs	r3, r2
 8001ca2:	43da      	mvns	r2, r3
 8001ca4:	693b      	ldr	r3, [r7, #16]
 8001ca6:	4013      	ands	r3, r2
 8001ca8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	2203      	movs	r2, #3
 8001cb0:	401a      	ands	r2, r3
 8001cb2:	697b      	ldr	r3, [r7, #20]
 8001cb4:	005b      	lsls	r3, r3, #1
 8001cb6:	409a      	lsls	r2, r3
 8001cb8:	0013      	movs	r3, r2
 8001cba:	693a      	ldr	r2, [r7, #16]
 8001cbc:	4313      	orrs	r3, r2
 8001cbe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	693a      	ldr	r2, [r7, #16]
 8001cc4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	685a      	ldr	r2, [r3, #4]
 8001cca:	23c0      	movs	r3, #192	; 0xc0
 8001ccc:	029b      	lsls	r3, r3, #10
 8001cce:	4013      	ands	r3, r2
 8001cd0:	d100      	bne.n	8001cd4 <HAL_GPIO_Init+0x174>
 8001cd2:	e092      	b.n	8001dfa <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001cd4:	4a50      	ldr	r2, [pc, #320]	; (8001e18 <HAL_GPIO_Init+0x2b8>)
 8001cd6:	697b      	ldr	r3, [r7, #20]
 8001cd8:	089b      	lsrs	r3, r3, #2
 8001cda:	3318      	adds	r3, #24
 8001cdc:	009b      	lsls	r3, r3, #2
 8001cde:	589b      	ldr	r3, [r3, r2]
 8001ce0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001ce2:	697b      	ldr	r3, [r7, #20]
 8001ce4:	2203      	movs	r2, #3
 8001ce6:	4013      	ands	r3, r2
 8001ce8:	00db      	lsls	r3, r3, #3
 8001cea:	220f      	movs	r2, #15
 8001cec:	409a      	lsls	r2, r3
 8001cee:	0013      	movs	r3, r2
 8001cf0:	43da      	mvns	r2, r3
 8001cf2:	693b      	ldr	r3, [r7, #16]
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001cf8:	687a      	ldr	r2, [r7, #4]
 8001cfa:	23a0      	movs	r3, #160	; 0xa0
 8001cfc:	05db      	lsls	r3, r3, #23
 8001cfe:	429a      	cmp	r2, r3
 8001d00:	d013      	beq.n	8001d2a <HAL_GPIO_Init+0x1ca>
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	4a45      	ldr	r2, [pc, #276]	; (8001e1c <HAL_GPIO_Init+0x2bc>)
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d00d      	beq.n	8001d26 <HAL_GPIO_Init+0x1c6>
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	4a44      	ldr	r2, [pc, #272]	; (8001e20 <HAL_GPIO_Init+0x2c0>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d007      	beq.n	8001d22 <HAL_GPIO_Init+0x1c2>
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	4a43      	ldr	r2, [pc, #268]	; (8001e24 <HAL_GPIO_Init+0x2c4>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d101      	bne.n	8001d1e <HAL_GPIO_Init+0x1be>
 8001d1a:	2303      	movs	r3, #3
 8001d1c:	e006      	b.n	8001d2c <HAL_GPIO_Init+0x1cc>
 8001d1e:	2305      	movs	r3, #5
 8001d20:	e004      	b.n	8001d2c <HAL_GPIO_Init+0x1cc>
 8001d22:	2302      	movs	r3, #2
 8001d24:	e002      	b.n	8001d2c <HAL_GPIO_Init+0x1cc>
 8001d26:	2301      	movs	r3, #1
 8001d28:	e000      	b.n	8001d2c <HAL_GPIO_Init+0x1cc>
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	697a      	ldr	r2, [r7, #20]
 8001d2e:	2103      	movs	r1, #3
 8001d30:	400a      	ands	r2, r1
 8001d32:	00d2      	lsls	r2, r2, #3
 8001d34:	4093      	lsls	r3, r2
 8001d36:	693a      	ldr	r2, [r7, #16]
 8001d38:	4313      	orrs	r3, r2
 8001d3a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001d3c:	4936      	ldr	r1, [pc, #216]	; (8001e18 <HAL_GPIO_Init+0x2b8>)
 8001d3e:	697b      	ldr	r3, [r7, #20]
 8001d40:	089b      	lsrs	r3, r3, #2
 8001d42:	3318      	adds	r3, #24
 8001d44:	009b      	lsls	r3, r3, #2
 8001d46:	693a      	ldr	r2, [r7, #16]
 8001d48:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001d4a:	4b33      	ldr	r3, [pc, #204]	; (8001e18 <HAL_GPIO_Init+0x2b8>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	43da      	mvns	r2, r3
 8001d54:	693b      	ldr	r3, [r7, #16]
 8001d56:	4013      	ands	r3, r2
 8001d58:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	685a      	ldr	r2, [r3, #4]
 8001d5e:	2380      	movs	r3, #128	; 0x80
 8001d60:	035b      	lsls	r3, r3, #13
 8001d62:	4013      	ands	r3, r2
 8001d64:	d003      	beq.n	8001d6e <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8001d66:	693a      	ldr	r2, [r7, #16]
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	4313      	orrs	r3, r2
 8001d6c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001d6e:	4b2a      	ldr	r3, [pc, #168]	; (8001e18 <HAL_GPIO_Init+0x2b8>)
 8001d70:	693a      	ldr	r2, [r7, #16]
 8001d72:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001d74:	4b28      	ldr	r3, [pc, #160]	; (8001e18 <HAL_GPIO_Init+0x2b8>)
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	43da      	mvns	r2, r3
 8001d7e:	693b      	ldr	r3, [r7, #16]
 8001d80:	4013      	ands	r3, r2
 8001d82:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	685a      	ldr	r2, [r3, #4]
 8001d88:	2380      	movs	r3, #128	; 0x80
 8001d8a:	039b      	lsls	r3, r3, #14
 8001d8c:	4013      	ands	r3, r2
 8001d8e:	d003      	beq.n	8001d98 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8001d90:	693a      	ldr	r2, [r7, #16]
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	4313      	orrs	r3, r2
 8001d96:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001d98:	4b1f      	ldr	r3, [pc, #124]	; (8001e18 <HAL_GPIO_Init+0x2b8>)
 8001d9a:	693a      	ldr	r2, [r7, #16]
 8001d9c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001d9e:	4a1e      	ldr	r2, [pc, #120]	; (8001e18 <HAL_GPIO_Init+0x2b8>)
 8001da0:	2384      	movs	r3, #132	; 0x84
 8001da2:	58d3      	ldr	r3, [r2, r3]
 8001da4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	43da      	mvns	r2, r3
 8001daa:	693b      	ldr	r3, [r7, #16]
 8001dac:	4013      	ands	r3, r2
 8001dae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	685a      	ldr	r2, [r3, #4]
 8001db4:	2380      	movs	r3, #128	; 0x80
 8001db6:	029b      	lsls	r3, r3, #10
 8001db8:	4013      	ands	r3, r2
 8001dba:	d003      	beq.n	8001dc4 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001dbc:	693a      	ldr	r2, [r7, #16]
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	4313      	orrs	r3, r2
 8001dc2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001dc4:	4914      	ldr	r1, [pc, #80]	; (8001e18 <HAL_GPIO_Init+0x2b8>)
 8001dc6:	2284      	movs	r2, #132	; 0x84
 8001dc8:	693b      	ldr	r3, [r7, #16]
 8001dca:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001dcc:	4a12      	ldr	r2, [pc, #72]	; (8001e18 <HAL_GPIO_Init+0x2b8>)
 8001dce:	2380      	movs	r3, #128	; 0x80
 8001dd0:	58d3      	ldr	r3, [r2, r3]
 8001dd2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	43da      	mvns	r2, r3
 8001dd8:	693b      	ldr	r3, [r7, #16]
 8001dda:	4013      	ands	r3, r2
 8001ddc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	685a      	ldr	r2, [r3, #4]
 8001de2:	2380      	movs	r3, #128	; 0x80
 8001de4:	025b      	lsls	r3, r3, #9
 8001de6:	4013      	ands	r3, r2
 8001de8:	d003      	beq.n	8001df2 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8001dea:	693a      	ldr	r2, [r7, #16]
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	4313      	orrs	r3, r2
 8001df0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001df2:	4909      	ldr	r1, [pc, #36]	; (8001e18 <HAL_GPIO_Init+0x2b8>)
 8001df4:	2280      	movs	r2, #128	; 0x80
 8001df6:	693b      	ldr	r3, [r7, #16]
 8001df8:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8001dfa:	697b      	ldr	r3, [r7, #20]
 8001dfc:	3301      	adds	r3, #1
 8001dfe:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	681a      	ldr	r2, [r3, #0]
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	40da      	lsrs	r2, r3
 8001e08:	1e13      	subs	r3, r2, #0
 8001e0a:	d000      	beq.n	8001e0e <HAL_GPIO_Init+0x2ae>
 8001e0c:	e6b0      	b.n	8001b70 <HAL_GPIO_Init+0x10>
  }
}
 8001e0e:	46c0      	nop			; (mov r8, r8)
 8001e10:	46c0      	nop			; (mov r8, r8)
 8001e12:	46bd      	mov	sp, r7
 8001e14:	b006      	add	sp, #24
 8001e16:	bd80      	pop	{r7, pc}
 8001e18:	40021800 	.word	0x40021800
 8001e1c:	50000400 	.word	0x50000400
 8001e20:	50000800 	.word	0x50000800
 8001e24:	50000c00 	.word	0x50000c00

08001e28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b082      	sub	sp, #8
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
 8001e30:	0008      	movs	r0, r1
 8001e32:	0011      	movs	r1, r2
 8001e34:	1cbb      	adds	r3, r7, #2
 8001e36:	1c02      	adds	r2, r0, #0
 8001e38:	801a      	strh	r2, [r3, #0]
 8001e3a:	1c7b      	adds	r3, r7, #1
 8001e3c:	1c0a      	adds	r2, r1, #0
 8001e3e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e40:	1c7b      	adds	r3, r7, #1
 8001e42:	781b      	ldrb	r3, [r3, #0]
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d004      	beq.n	8001e52 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001e48:	1cbb      	adds	r3, r7, #2
 8001e4a:	881a      	ldrh	r2, [r3, #0]
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001e50:	e003      	b.n	8001e5a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001e52:	1cbb      	adds	r3, r7, #2
 8001e54:	881a      	ldrh	r2, [r3, #0]
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001e5a:	46c0      	nop			; (mov r8, r8)
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	b002      	add	sp, #8
 8001e60:	bd80      	pop	{r7, pc}
	...

08001e64 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b084      	sub	sp, #16
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001e6c:	4b19      	ldr	r3, [pc, #100]	; (8001ed4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4a19      	ldr	r2, [pc, #100]	; (8001ed8 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8001e72:	4013      	ands	r3, r2
 8001e74:	0019      	movs	r1, r3
 8001e76:	4b17      	ldr	r3, [pc, #92]	; (8001ed4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001e78:	687a      	ldr	r2, [r7, #4]
 8001e7a:	430a      	orrs	r2, r1
 8001e7c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001e7e:	687a      	ldr	r2, [r7, #4]
 8001e80:	2380      	movs	r3, #128	; 0x80
 8001e82:	009b      	lsls	r3, r3, #2
 8001e84:	429a      	cmp	r2, r3
 8001e86:	d11f      	bne.n	8001ec8 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001e88:	4b14      	ldr	r3, [pc, #80]	; (8001edc <HAL_PWREx_ControlVoltageScaling+0x78>)
 8001e8a:	681a      	ldr	r2, [r3, #0]
 8001e8c:	0013      	movs	r3, r2
 8001e8e:	005b      	lsls	r3, r3, #1
 8001e90:	189b      	adds	r3, r3, r2
 8001e92:	005b      	lsls	r3, r3, #1
 8001e94:	4912      	ldr	r1, [pc, #72]	; (8001ee0 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8001e96:	0018      	movs	r0, r3
 8001e98:	f7fe f946 	bl	8000128 <__udivsi3>
 8001e9c:	0003      	movs	r3, r0
 8001e9e:	3301      	adds	r3, #1
 8001ea0:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001ea2:	e008      	b.n	8001eb6 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d003      	beq.n	8001eb2 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	3b01      	subs	r3, #1
 8001eae:	60fb      	str	r3, [r7, #12]
 8001eb0:	e001      	b.n	8001eb6 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8001eb2:	2303      	movs	r3, #3
 8001eb4:	e009      	b.n	8001eca <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001eb6:	4b07      	ldr	r3, [pc, #28]	; (8001ed4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001eb8:	695a      	ldr	r2, [r3, #20]
 8001eba:	2380      	movs	r3, #128	; 0x80
 8001ebc:	00db      	lsls	r3, r3, #3
 8001ebe:	401a      	ands	r2, r3
 8001ec0:	2380      	movs	r3, #128	; 0x80
 8001ec2:	00db      	lsls	r3, r3, #3
 8001ec4:	429a      	cmp	r2, r3
 8001ec6:	d0ed      	beq.n	8001ea4 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001ec8:	2300      	movs	r3, #0
}
 8001eca:	0018      	movs	r0, r3
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	b004      	add	sp, #16
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	46c0      	nop			; (mov r8, r8)
 8001ed4:	40007000 	.word	0x40007000
 8001ed8:	fffff9ff 	.word	0xfffff9ff
 8001edc:	20000064 	.word	0x20000064
 8001ee0:	000f4240 	.word	0x000f4240

08001ee4 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8001ee8:	4b03      	ldr	r3, [pc, #12]	; (8001ef8 <LL_RCC_GetAPB1Prescaler+0x14>)
 8001eea:	689a      	ldr	r2, [r3, #8]
 8001eec:	23e0      	movs	r3, #224	; 0xe0
 8001eee:	01db      	lsls	r3, r3, #7
 8001ef0:	4013      	ands	r3, r2
}
 8001ef2:	0018      	movs	r0, r3
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}
 8001ef8:	40021000 	.word	0x40021000

08001efc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b088      	sub	sp, #32
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d101      	bne.n	8001f0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	e2fe      	b.n	800250c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	2201      	movs	r2, #1
 8001f14:	4013      	ands	r3, r2
 8001f16:	d100      	bne.n	8001f1a <HAL_RCC_OscConfig+0x1e>
 8001f18:	e07c      	b.n	8002014 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f1a:	4bc3      	ldr	r3, [pc, #780]	; (8002228 <HAL_RCC_OscConfig+0x32c>)
 8001f1c:	689b      	ldr	r3, [r3, #8]
 8001f1e:	2238      	movs	r2, #56	; 0x38
 8001f20:	4013      	ands	r3, r2
 8001f22:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001f24:	4bc0      	ldr	r3, [pc, #768]	; (8002228 <HAL_RCC_OscConfig+0x32c>)
 8001f26:	68db      	ldr	r3, [r3, #12]
 8001f28:	2203      	movs	r2, #3
 8001f2a:	4013      	ands	r3, r2
 8001f2c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001f2e:	69bb      	ldr	r3, [r7, #24]
 8001f30:	2b10      	cmp	r3, #16
 8001f32:	d102      	bne.n	8001f3a <HAL_RCC_OscConfig+0x3e>
 8001f34:	697b      	ldr	r3, [r7, #20]
 8001f36:	2b03      	cmp	r3, #3
 8001f38:	d002      	beq.n	8001f40 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8001f3a:	69bb      	ldr	r3, [r7, #24]
 8001f3c:	2b08      	cmp	r3, #8
 8001f3e:	d10b      	bne.n	8001f58 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f40:	4bb9      	ldr	r3, [pc, #740]	; (8002228 <HAL_RCC_OscConfig+0x32c>)
 8001f42:	681a      	ldr	r2, [r3, #0]
 8001f44:	2380      	movs	r3, #128	; 0x80
 8001f46:	029b      	lsls	r3, r3, #10
 8001f48:	4013      	ands	r3, r2
 8001f4a:	d062      	beq.n	8002012 <HAL_RCC_OscConfig+0x116>
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d15e      	bne.n	8002012 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8001f54:	2301      	movs	r3, #1
 8001f56:	e2d9      	b.n	800250c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	685a      	ldr	r2, [r3, #4]
 8001f5c:	2380      	movs	r3, #128	; 0x80
 8001f5e:	025b      	lsls	r3, r3, #9
 8001f60:	429a      	cmp	r2, r3
 8001f62:	d107      	bne.n	8001f74 <HAL_RCC_OscConfig+0x78>
 8001f64:	4bb0      	ldr	r3, [pc, #704]	; (8002228 <HAL_RCC_OscConfig+0x32c>)
 8001f66:	681a      	ldr	r2, [r3, #0]
 8001f68:	4baf      	ldr	r3, [pc, #700]	; (8002228 <HAL_RCC_OscConfig+0x32c>)
 8001f6a:	2180      	movs	r1, #128	; 0x80
 8001f6c:	0249      	lsls	r1, r1, #9
 8001f6e:	430a      	orrs	r2, r1
 8001f70:	601a      	str	r2, [r3, #0]
 8001f72:	e020      	b.n	8001fb6 <HAL_RCC_OscConfig+0xba>
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	685a      	ldr	r2, [r3, #4]
 8001f78:	23a0      	movs	r3, #160	; 0xa0
 8001f7a:	02db      	lsls	r3, r3, #11
 8001f7c:	429a      	cmp	r2, r3
 8001f7e:	d10e      	bne.n	8001f9e <HAL_RCC_OscConfig+0xa2>
 8001f80:	4ba9      	ldr	r3, [pc, #676]	; (8002228 <HAL_RCC_OscConfig+0x32c>)
 8001f82:	681a      	ldr	r2, [r3, #0]
 8001f84:	4ba8      	ldr	r3, [pc, #672]	; (8002228 <HAL_RCC_OscConfig+0x32c>)
 8001f86:	2180      	movs	r1, #128	; 0x80
 8001f88:	02c9      	lsls	r1, r1, #11
 8001f8a:	430a      	orrs	r2, r1
 8001f8c:	601a      	str	r2, [r3, #0]
 8001f8e:	4ba6      	ldr	r3, [pc, #664]	; (8002228 <HAL_RCC_OscConfig+0x32c>)
 8001f90:	681a      	ldr	r2, [r3, #0]
 8001f92:	4ba5      	ldr	r3, [pc, #660]	; (8002228 <HAL_RCC_OscConfig+0x32c>)
 8001f94:	2180      	movs	r1, #128	; 0x80
 8001f96:	0249      	lsls	r1, r1, #9
 8001f98:	430a      	orrs	r2, r1
 8001f9a:	601a      	str	r2, [r3, #0]
 8001f9c:	e00b      	b.n	8001fb6 <HAL_RCC_OscConfig+0xba>
 8001f9e:	4ba2      	ldr	r3, [pc, #648]	; (8002228 <HAL_RCC_OscConfig+0x32c>)
 8001fa0:	681a      	ldr	r2, [r3, #0]
 8001fa2:	4ba1      	ldr	r3, [pc, #644]	; (8002228 <HAL_RCC_OscConfig+0x32c>)
 8001fa4:	49a1      	ldr	r1, [pc, #644]	; (800222c <HAL_RCC_OscConfig+0x330>)
 8001fa6:	400a      	ands	r2, r1
 8001fa8:	601a      	str	r2, [r3, #0]
 8001faa:	4b9f      	ldr	r3, [pc, #636]	; (8002228 <HAL_RCC_OscConfig+0x32c>)
 8001fac:	681a      	ldr	r2, [r3, #0]
 8001fae:	4b9e      	ldr	r3, [pc, #632]	; (8002228 <HAL_RCC_OscConfig+0x32c>)
 8001fb0:	499f      	ldr	r1, [pc, #636]	; (8002230 <HAL_RCC_OscConfig+0x334>)
 8001fb2:	400a      	ands	r2, r1
 8001fb4:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d014      	beq.n	8001fe8 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fbe:	f7ff f9c9 	bl	8001354 <HAL_GetTick>
 8001fc2:	0003      	movs	r3, r0
 8001fc4:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001fc6:	e008      	b.n	8001fda <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fc8:	f7ff f9c4 	bl	8001354 <HAL_GetTick>
 8001fcc:	0002      	movs	r2, r0
 8001fce:	693b      	ldr	r3, [r7, #16]
 8001fd0:	1ad3      	subs	r3, r2, r3
 8001fd2:	2b64      	cmp	r3, #100	; 0x64
 8001fd4:	d901      	bls.n	8001fda <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8001fd6:	2303      	movs	r3, #3
 8001fd8:	e298      	b.n	800250c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001fda:	4b93      	ldr	r3, [pc, #588]	; (8002228 <HAL_RCC_OscConfig+0x32c>)
 8001fdc:	681a      	ldr	r2, [r3, #0]
 8001fde:	2380      	movs	r3, #128	; 0x80
 8001fe0:	029b      	lsls	r3, r3, #10
 8001fe2:	4013      	ands	r3, r2
 8001fe4:	d0f0      	beq.n	8001fc8 <HAL_RCC_OscConfig+0xcc>
 8001fe6:	e015      	b.n	8002014 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fe8:	f7ff f9b4 	bl	8001354 <HAL_GetTick>
 8001fec:	0003      	movs	r3, r0
 8001fee:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001ff0:	e008      	b.n	8002004 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ff2:	f7ff f9af 	bl	8001354 <HAL_GetTick>
 8001ff6:	0002      	movs	r2, r0
 8001ff8:	693b      	ldr	r3, [r7, #16]
 8001ffa:	1ad3      	subs	r3, r2, r3
 8001ffc:	2b64      	cmp	r3, #100	; 0x64
 8001ffe:	d901      	bls.n	8002004 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002000:	2303      	movs	r3, #3
 8002002:	e283      	b.n	800250c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002004:	4b88      	ldr	r3, [pc, #544]	; (8002228 <HAL_RCC_OscConfig+0x32c>)
 8002006:	681a      	ldr	r2, [r3, #0]
 8002008:	2380      	movs	r3, #128	; 0x80
 800200a:	029b      	lsls	r3, r3, #10
 800200c:	4013      	ands	r3, r2
 800200e:	d1f0      	bne.n	8001ff2 <HAL_RCC_OscConfig+0xf6>
 8002010:	e000      	b.n	8002014 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002012:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	2202      	movs	r2, #2
 800201a:	4013      	ands	r3, r2
 800201c:	d100      	bne.n	8002020 <HAL_RCC_OscConfig+0x124>
 800201e:	e099      	b.n	8002154 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002020:	4b81      	ldr	r3, [pc, #516]	; (8002228 <HAL_RCC_OscConfig+0x32c>)
 8002022:	689b      	ldr	r3, [r3, #8]
 8002024:	2238      	movs	r2, #56	; 0x38
 8002026:	4013      	ands	r3, r2
 8002028:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800202a:	4b7f      	ldr	r3, [pc, #508]	; (8002228 <HAL_RCC_OscConfig+0x32c>)
 800202c:	68db      	ldr	r3, [r3, #12]
 800202e:	2203      	movs	r2, #3
 8002030:	4013      	ands	r3, r2
 8002032:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002034:	69bb      	ldr	r3, [r7, #24]
 8002036:	2b10      	cmp	r3, #16
 8002038:	d102      	bne.n	8002040 <HAL_RCC_OscConfig+0x144>
 800203a:	697b      	ldr	r3, [r7, #20]
 800203c:	2b02      	cmp	r3, #2
 800203e:	d002      	beq.n	8002046 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8002040:	69bb      	ldr	r3, [r7, #24]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d135      	bne.n	80020b2 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002046:	4b78      	ldr	r3, [pc, #480]	; (8002228 <HAL_RCC_OscConfig+0x32c>)
 8002048:	681a      	ldr	r2, [r3, #0]
 800204a:	2380      	movs	r3, #128	; 0x80
 800204c:	00db      	lsls	r3, r3, #3
 800204e:	4013      	ands	r3, r2
 8002050:	d005      	beq.n	800205e <HAL_RCC_OscConfig+0x162>
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	68db      	ldr	r3, [r3, #12]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d101      	bne.n	800205e <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800205a:	2301      	movs	r3, #1
 800205c:	e256      	b.n	800250c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800205e:	4b72      	ldr	r3, [pc, #456]	; (8002228 <HAL_RCC_OscConfig+0x32c>)
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	4a74      	ldr	r2, [pc, #464]	; (8002234 <HAL_RCC_OscConfig+0x338>)
 8002064:	4013      	ands	r3, r2
 8002066:	0019      	movs	r1, r3
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	695b      	ldr	r3, [r3, #20]
 800206c:	021a      	lsls	r2, r3, #8
 800206e:	4b6e      	ldr	r3, [pc, #440]	; (8002228 <HAL_RCC_OscConfig+0x32c>)
 8002070:	430a      	orrs	r2, r1
 8002072:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002074:	69bb      	ldr	r3, [r7, #24]
 8002076:	2b00      	cmp	r3, #0
 8002078:	d112      	bne.n	80020a0 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800207a:	4b6b      	ldr	r3, [pc, #428]	; (8002228 <HAL_RCC_OscConfig+0x32c>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	4a6e      	ldr	r2, [pc, #440]	; (8002238 <HAL_RCC_OscConfig+0x33c>)
 8002080:	4013      	ands	r3, r2
 8002082:	0019      	movs	r1, r3
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	691a      	ldr	r2, [r3, #16]
 8002088:	4b67      	ldr	r3, [pc, #412]	; (8002228 <HAL_RCC_OscConfig+0x32c>)
 800208a:	430a      	orrs	r2, r1
 800208c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800208e:	4b66      	ldr	r3, [pc, #408]	; (8002228 <HAL_RCC_OscConfig+0x32c>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	0adb      	lsrs	r3, r3, #11
 8002094:	2207      	movs	r2, #7
 8002096:	4013      	ands	r3, r2
 8002098:	4a68      	ldr	r2, [pc, #416]	; (800223c <HAL_RCC_OscConfig+0x340>)
 800209a:	40da      	lsrs	r2, r3
 800209c:	4b68      	ldr	r3, [pc, #416]	; (8002240 <HAL_RCC_OscConfig+0x344>)
 800209e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80020a0:	4b68      	ldr	r3, [pc, #416]	; (8002244 <HAL_RCC_OscConfig+0x348>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	0018      	movs	r0, r3
 80020a6:	f7ff f8f9 	bl	800129c <HAL_InitTick>
 80020aa:	1e03      	subs	r3, r0, #0
 80020ac:	d051      	beq.n	8002152 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80020ae:	2301      	movs	r3, #1
 80020b0:	e22c      	b.n	800250c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	68db      	ldr	r3, [r3, #12]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d030      	beq.n	800211c <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80020ba:	4b5b      	ldr	r3, [pc, #364]	; (8002228 <HAL_RCC_OscConfig+0x32c>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4a5e      	ldr	r2, [pc, #376]	; (8002238 <HAL_RCC_OscConfig+0x33c>)
 80020c0:	4013      	ands	r3, r2
 80020c2:	0019      	movs	r1, r3
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	691a      	ldr	r2, [r3, #16]
 80020c8:	4b57      	ldr	r3, [pc, #348]	; (8002228 <HAL_RCC_OscConfig+0x32c>)
 80020ca:	430a      	orrs	r2, r1
 80020cc:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80020ce:	4b56      	ldr	r3, [pc, #344]	; (8002228 <HAL_RCC_OscConfig+0x32c>)
 80020d0:	681a      	ldr	r2, [r3, #0]
 80020d2:	4b55      	ldr	r3, [pc, #340]	; (8002228 <HAL_RCC_OscConfig+0x32c>)
 80020d4:	2180      	movs	r1, #128	; 0x80
 80020d6:	0049      	lsls	r1, r1, #1
 80020d8:	430a      	orrs	r2, r1
 80020da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020dc:	f7ff f93a 	bl	8001354 <HAL_GetTick>
 80020e0:	0003      	movs	r3, r0
 80020e2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80020e4:	e008      	b.n	80020f8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020e6:	f7ff f935 	bl	8001354 <HAL_GetTick>
 80020ea:	0002      	movs	r2, r0
 80020ec:	693b      	ldr	r3, [r7, #16]
 80020ee:	1ad3      	subs	r3, r2, r3
 80020f0:	2b02      	cmp	r3, #2
 80020f2:	d901      	bls.n	80020f8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80020f4:	2303      	movs	r3, #3
 80020f6:	e209      	b.n	800250c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80020f8:	4b4b      	ldr	r3, [pc, #300]	; (8002228 <HAL_RCC_OscConfig+0x32c>)
 80020fa:	681a      	ldr	r2, [r3, #0]
 80020fc:	2380      	movs	r3, #128	; 0x80
 80020fe:	00db      	lsls	r3, r3, #3
 8002100:	4013      	ands	r3, r2
 8002102:	d0f0      	beq.n	80020e6 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002104:	4b48      	ldr	r3, [pc, #288]	; (8002228 <HAL_RCC_OscConfig+0x32c>)
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	4a4a      	ldr	r2, [pc, #296]	; (8002234 <HAL_RCC_OscConfig+0x338>)
 800210a:	4013      	ands	r3, r2
 800210c:	0019      	movs	r1, r3
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	695b      	ldr	r3, [r3, #20]
 8002112:	021a      	lsls	r2, r3, #8
 8002114:	4b44      	ldr	r3, [pc, #272]	; (8002228 <HAL_RCC_OscConfig+0x32c>)
 8002116:	430a      	orrs	r2, r1
 8002118:	605a      	str	r2, [r3, #4]
 800211a:	e01b      	b.n	8002154 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 800211c:	4b42      	ldr	r3, [pc, #264]	; (8002228 <HAL_RCC_OscConfig+0x32c>)
 800211e:	681a      	ldr	r2, [r3, #0]
 8002120:	4b41      	ldr	r3, [pc, #260]	; (8002228 <HAL_RCC_OscConfig+0x32c>)
 8002122:	4949      	ldr	r1, [pc, #292]	; (8002248 <HAL_RCC_OscConfig+0x34c>)
 8002124:	400a      	ands	r2, r1
 8002126:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002128:	f7ff f914 	bl	8001354 <HAL_GetTick>
 800212c:	0003      	movs	r3, r0
 800212e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002130:	e008      	b.n	8002144 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002132:	f7ff f90f 	bl	8001354 <HAL_GetTick>
 8002136:	0002      	movs	r2, r0
 8002138:	693b      	ldr	r3, [r7, #16]
 800213a:	1ad3      	subs	r3, r2, r3
 800213c:	2b02      	cmp	r3, #2
 800213e:	d901      	bls.n	8002144 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8002140:	2303      	movs	r3, #3
 8002142:	e1e3      	b.n	800250c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002144:	4b38      	ldr	r3, [pc, #224]	; (8002228 <HAL_RCC_OscConfig+0x32c>)
 8002146:	681a      	ldr	r2, [r3, #0]
 8002148:	2380      	movs	r3, #128	; 0x80
 800214a:	00db      	lsls	r3, r3, #3
 800214c:	4013      	ands	r3, r2
 800214e:	d1f0      	bne.n	8002132 <HAL_RCC_OscConfig+0x236>
 8002150:	e000      	b.n	8002154 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002152:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	2208      	movs	r2, #8
 800215a:	4013      	ands	r3, r2
 800215c:	d047      	beq.n	80021ee <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800215e:	4b32      	ldr	r3, [pc, #200]	; (8002228 <HAL_RCC_OscConfig+0x32c>)
 8002160:	689b      	ldr	r3, [r3, #8]
 8002162:	2238      	movs	r2, #56	; 0x38
 8002164:	4013      	ands	r3, r2
 8002166:	2b18      	cmp	r3, #24
 8002168:	d10a      	bne.n	8002180 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800216a:	4b2f      	ldr	r3, [pc, #188]	; (8002228 <HAL_RCC_OscConfig+0x32c>)
 800216c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800216e:	2202      	movs	r2, #2
 8002170:	4013      	ands	r3, r2
 8002172:	d03c      	beq.n	80021ee <HAL_RCC_OscConfig+0x2f2>
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	699b      	ldr	r3, [r3, #24]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d138      	bne.n	80021ee <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 800217c:	2301      	movs	r3, #1
 800217e:	e1c5      	b.n	800250c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	699b      	ldr	r3, [r3, #24]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d019      	beq.n	80021bc <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002188:	4b27      	ldr	r3, [pc, #156]	; (8002228 <HAL_RCC_OscConfig+0x32c>)
 800218a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800218c:	4b26      	ldr	r3, [pc, #152]	; (8002228 <HAL_RCC_OscConfig+0x32c>)
 800218e:	2101      	movs	r1, #1
 8002190:	430a      	orrs	r2, r1
 8002192:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002194:	f7ff f8de 	bl	8001354 <HAL_GetTick>
 8002198:	0003      	movs	r3, r0
 800219a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800219c:	e008      	b.n	80021b0 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800219e:	f7ff f8d9 	bl	8001354 <HAL_GetTick>
 80021a2:	0002      	movs	r2, r0
 80021a4:	693b      	ldr	r3, [r7, #16]
 80021a6:	1ad3      	subs	r3, r2, r3
 80021a8:	2b02      	cmp	r3, #2
 80021aa:	d901      	bls.n	80021b0 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80021ac:	2303      	movs	r3, #3
 80021ae:	e1ad      	b.n	800250c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80021b0:	4b1d      	ldr	r3, [pc, #116]	; (8002228 <HAL_RCC_OscConfig+0x32c>)
 80021b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80021b4:	2202      	movs	r2, #2
 80021b6:	4013      	ands	r3, r2
 80021b8:	d0f1      	beq.n	800219e <HAL_RCC_OscConfig+0x2a2>
 80021ba:	e018      	b.n	80021ee <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80021bc:	4b1a      	ldr	r3, [pc, #104]	; (8002228 <HAL_RCC_OscConfig+0x32c>)
 80021be:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80021c0:	4b19      	ldr	r3, [pc, #100]	; (8002228 <HAL_RCC_OscConfig+0x32c>)
 80021c2:	2101      	movs	r1, #1
 80021c4:	438a      	bics	r2, r1
 80021c6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021c8:	f7ff f8c4 	bl	8001354 <HAL_GetTick>
 80021cc:	0003      	movs	r3, r0
 80021ce:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80021d0:	e008      	b.n	80021e4 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021d2:	f7ff f8bf 	bl	8001354 <HAL_GetTick>
 80021d6:	0002      	movs	r2, r0
 80021d8:	693b      	ldr	r3, [r7, #16]
 80021da:	1ad3      	subs	r3, r2, r3
 80021dc:	2b02      	cmp	r3, #2
 80021de:	d901      	bls.n	80021e4 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80021e0:	2303      	movs	r3, #3
 80021e2:	e193      	b.n	800250c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80021e4:	4b10      	ldr	r3, [pc, #64]	; (8002228 <HAL_RCC_OscConfig+0x32c>)
 80021e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80021e8:	2202      	movs	r2, #2
 80021ea:	4013      	ands	r3, r2
 80021ec:	d1f1      	bne.n	80021d2 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	2204      	movs	r2, #4
 80021f4:	4013      	ands	r3, r2
 80021f6:	d100      	bne.n	80021fa <HAL_RCC_OscConfig+0x2fe>
 80021f8:	e0c6      	b.n	8002388 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80021fa:	231f      	movs	r3, #31
 80021fc:	18fb      	adds	r3, r7, r3
 80021fe:	2200      	movs	r2, #0
 8002200:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002202:	4b09      	ldr	r3, [pc, #36]	; (8002228 <HAL_RCC_OscConfig+0x32c>)
 8002204:	689b      	ldr	r3, [r3, #8]
 8002206:	2238      	movs	r2, #56	; 0x38
 8002208:	4013      	ands	r3, r2
 800220a:	2b20      	cmp	r3, #32
 800220c:	d11e      	bne.n	800224c <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800220e:	4b06      	ldr	r3, [pc, #24]	; (8002228 <HAL_RCC_OscConfig+0x32c>)
 8002210:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002212:	2202      	movs	r2, #2
 8002214:	4013      	ands	r3, r2
 8002216:	d100      	bne.n	800221a <HAL_RCC_OscConfig+0x31e>
 8002218:	e0b6      	b.n	8002388 <HAL_RCC_OscConfig+0x48c>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	689b      	ldr	r3, [r3, #8]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d000      	beq.n	8002224 <HAL_RCC_OscConfig+0x328>
 8002222:	e0b1      	b.n	8002388 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8002224:	2301      	movs	r3, #1
 8002226:	e171      	b.n	800250c <HAL_RCC_OscConfig+0x610>
 8002228:	40021000 	.word	0x40021000
 800222c:	fffeffff 	.word	0xfffeffff
 8002230:	fffbffff 	.word	0xfffbffff
 8002234:	ffff80ff 	.word	0xffff80ff
 8002238:	ffffc7ff 	.word	0xffffc7ff
 800223c:	00f42400 	.word	0x00f42400
 8002240:	20000064 	.word	0x20000064
 8002244:	20000068 	.word	0x20000068
 8002248:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800224c:	4bb1      	ldr	r3, [pc, #708]	; (8002514 <HAL_RCC_OscConfig+0x618>)
 800224e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002250:	2380      	movs	r3, #128	; 0x80
 8002252:	055b      	lsls	r3, r3, #21
 8002254:	4013      	ands	r3, r2
 8002256:	d101      	bne.n	800225c <HAL_RCC_OscConfig+0x360>
 8002258:	2301      	movs	r3, #1
 800225a:	e000      	b.n	800225e <HAL_RCC_OscConfig+0x362>
 800225c:	2300      	movs	r3, #0
 800225e:	2b00      	cmp	r3, #0
 8002260:	d011      	beq.n	8002286 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8002262:	4bac      	ldr	r3, [pc, #688]	; (8002514 <HAL_RCC_OscConfig+0x618>)
 8002264:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002266:	4bab      	ldr	r3, [pc, #684]	; (8002514 <HAL_RCC_OscConfig+0x618>)
 8002268:	2180      	movs	r1, #128	; 0x80
 800226a:	0549      	lsls	r1, r1, #21
 800226c:	430a      	orrs	r2, r1
 800226e:	63da      	str	r2, [r3, #60]	; 0x3c
 8002270:	4ba8      	ldr	r3, [pc, #672]	; (8002514 <HAL_RCC_OscConfig+0x618>)
 8002272:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002274:	2380      	movs	r3, #128	; 0x80
 8002276:	055b      	lsls	r3, r3, #21
 8002278:	4013      	ands	r3, r2
 800227a:	60fb      	str	r3, [r7, #12]
 800227c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800227e:	231f      	movs	r3, #31
 8002280:	18fb      	adds	r3, r7, r3
 8002282:	2201      	movs	r2, #1
 8002284:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002286:	4ba4      	ldr	r3, [pc, #656]	; (8002518 <HAL_RCC_OscConfig+0x61c>)
 8002288:	681a      	ldr	r2, [r3, #0]
 800228a:	2380      	movs	r3, #128	; 0x80
 800228c:	005b      	lsls	r3, r3, #1
 800228e:	4013      	ands	r3, r2
 8002290:	d11a      	bne.n	80022c8 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002292:	4ba1      	ldr	r3, [pc, #644]	; (8002518 <HAL_RCC_OscConfig+0x61c>)
 8002294:	681a      	ldr	r2, [r3, #0]
 8002296:	4ba0      	ldr	r3, [pc, #640]	; (8002518 <HAL_RCC_OscConfig+0x61c>)
 8002298:	2180      	movs	r1, #128	; 0x80
 800229a:	0049      	lsls	r1, r1, #1
 800229c:	430a      	orrs	r2, r1
 800229e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80022a0:	f7ff f858 	bl	8001354 <HAL_GetTick>
 80022a4:	0003      	movs	r3, r0
 80022a6:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80022a8:	e008      	b.n	80022bc <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022aa:	f7ff f853 	bl	8001354 <HAL_GetTick>
 80022ae:	0002      	movs	r2, r0
 80022b0:	693b      	ldr	r3, [r7, #16]
 80022b2:	1ad3      	subs	r3, r2, r3
 80022b4:	2b02      	cmp	r3, #2
 80022b6:	d901      	bls.n	80022bc <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80022b8:	2303      	movs	r3, #3
 80022ba:	e127      	b.n	800250c <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80022bc:	4b96      	ldr	r3, [pc, #600]	; (8002518 <HAL_RCC_OscConfig+0x61c>)
 80022be:	681a      	ldr	r2, [r3, #0]
 80022c0:	2380      	movs	r3, #128	; 0x80
 80022c2:	005b      	lsls	r3, r3, #1
 80022c4:	4013      	ands	r3, r2
 80022c6:	d0f0      	beq.n	80022aa <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	689b      	ldr	r3, [r3, #8]
 80022cc:	2b01      	cmp	r3, #1
 80022ce:	d106      	bne.n	80022de <HAL_RCC_OscConfig+0x3e2>
 80022d0:	4b90      	ldr	r3, [pc, #576]	; (8002514 <HAL_RCC_OscConfig+0x618>)
 80022d2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80022d4:	4b8f      	ldr	r3, [pc, #572]	; (8002514 <HAL_RCC_OscConfig+0x618>)
 80022d6:	2101      	movs	r1, #1
 80022d8:	430a      	orrs	r2, r1
 80022da:	65da      	str	r2, [r3, #92]	; 0x5c
 80022dc:	e01c      	b.n	8002318 <HAL_RCC_OscConfig+0x41c>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	689b      	ldr	r3, [r3, #8]
 80022e2:	2b05      	cmp	r3, #5
 80022e4:	d10c      	bne.n	8002300 <HAL_RCC_OscConfig+0x404>
 80022e6:	4b8b      	ldr	r3, [pc, #556]	; (8002514 <HAL_RCC_OscConfig+0x618>)
 80022e8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80022ea:	4b8a      	ldr	r3, [pc, #552]	; (8002514 <HAL_RCC_OscConfig+0x618>)
 80022ec:	2104      	movs	r1, #4
 80022ee:	430a      	orrs	r2, r1
 80022f0:	65da      	str	r2, [r3, #92]	; 0x5c
 80022f2:	4b88      	ldr	r3, [pc, #544]	; (8002514 <HAL_RCC_OscConfig+0x618>)
 80022f4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80022f6:	4b87      	ldr	r3, [pc, #540]	; (8002514 <HAL_RCC_OscConfig+0x618>)
 80022f8:	2101      	movs	r1, #1
 80022fa:	430a      	orrs	r2, r1
 80022fc:	65da      	str	r2, [r3, #92]	; 0x5c
 80022fe:	e00b      	b.n	8002318 <HAL_RCC_OscConfig+0x41c>
 8002300:	4b84      	ldr	r3, [pc, #528]	; (8002514 <HAL_RCC_OscConfig+0x618>)
 8002302:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002304:	4b83      	ldr	r3, [pc, #524]	; (8002514 <HAL_RCC_OscConfig+0x618>)
 8002306:	2101      	movs	r1, #1
 8002308:	438a      	bics	r2, r1
 800230a:	65da      	str	r2, [r3, #92]	; 0x5c
 800230c:	4b81      	ldr	r3, [pc, #516]	; (8002514 <HAL_RCC_OscConfig+0x618>)
 800230e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002310:	4b80      	ldr	r3, [pc, #512]	; (8002514 <HAL_RCC_OscConfig+0x618>)
 8002312:	2104      	movs	r1, #4
 8002314:	438a      	bics	r2, r1
 8002316:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	689b      	ldr	r3, [r3, #8]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d014      	beq.n	800234a <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002320:	f7ff f818 	bl	8001354 <HAL_GetTick>
 8002324:	0003      	movs	r3, r0
 8002326:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002328:	e009      	b.n	800233e <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800232a:	f7ff f813 	bl	8001354 <HAL_GetTick>
 800232e:	0002      	movs	r2, r0
 8002330:	693b      	ldr	r3, [r7, #16]
 8002332:	1ad3      	subs	r3, r2, r3
 8002334:	4a79      	ldr	r2, [pc, #484]	; (800251c <HAL_RCC_OscConfig+0x620>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d901      	bls.n	800233e <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800233a:	2303      	movs	r3, #3
 800233c:	e0e6      	b.n	800250c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800233e:	4b75      	ldr	r3, [pc, #468]	; (8002514 <HAL_RCC_OscConfig+0x618>)
 8002340:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002342:	2202      	movs	r2, #2
 8002344:	4013      	ands	r3, r2
 8002346:	d0f0      	beq.n	800232a <HAL_RCC_OscConfig+0x42e>
 8002348:	e013      	b.n	8002372 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800234a:	f7ff f803 	bl	8001354 <HAL_GetTick>
 800234e:	0003      	movs	r3, r0
 8002350:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002352:	e009      	b.n	8002368 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002354:	f7fe fffe 	bl	8001354 <HAL_GetTick>
 8002358:	0002      	movs	r2, r0
 800235a:	693b      	ldr	r3, [r7, #16]
 800235c:	1ad3      	subs	r3, r2, r3
 800235e:	4a6f      	ldr	r2, [pc, #444]	; (800251c <HAL_RCC_OscConfig+0x620>)
 8002360:	4293      	cmp	r3, r2
 8002362:	d901      	bls.n	8002368 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8002364:	2303      	movs	r3, #3
 8002366:	e0d1      	b.n	800250c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002368:	4b6a      	ldr	r3, [pc, #424]	; (8002514 <HAL_RCC_OscConfig+0x618>)
 800236a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800236c:	2202      	movs	r2, #2
 800236e:	4013      	ands	r3, r2
 8002370:	d1f0      	bne.n	8002354 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8002372:	231f      	movs	r3, #31
 8002374:	18fb      	adds	r3, r7, r3
 8002376:	781b      	ldrb	r3, [r3, #0]
 8002378:	2b01      	cmp	r3, #1
 800237a:	d105      	bne.n	8002388 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800237c:	4b65      	ldr	r3, [pc, #404]	; (8002514 <HAL_RCC_OscConfig+0x618>)
 800237e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002380:	4b64      	ldr	r3, [pc, #400]	; (8002514 <HAL_RCC_OscConfig+0x618>)
 8002382:	4967      	ldr	r1, [pc, #412]	; (8002520 <HAL_RCC_OscConfig+0x624>)
 8002384:	400a      	ands	r2, r1
 8002386:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	69db      	ldr	r3, [r3, #28]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d100      	bne.n	8002392 <HAL_RCC_OscConfig+0x496>
 8002390:	e0bb      	b.n	800250a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002392:	4b60      	ldr	r3, [pc, #384]	; (8002514 <HAL_RCC_OscConfig+0x618>)
 8002394:	689b      	ldr	r3, [r3, #8]
 8002396:	2238      	movs	r2, #56	; 0x38
 8002398:	4013      	ands	r3, r2
 800239a:	2b10      	cmp	r3, #16
 800239c:	d100      	bne.n	80023a0 <HAL_RCC_OscConfig+0x4a4>
 800239e:	e07b      	b.n	8002498 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	69db      	ldr	r3, [r3, #28]
 80023a4:	2b02      	cmp	r3, #2
 80023a6:	d156      	bne.n	8002456 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023a8:	4b5a      	ldr	r3, [pc, #360]	; (8002514 <HAL_RCC_OscConfig+0x618>)
 80023aa:	681a      	ldr	r2, [r3, #0]
 80023ac:	4b59      	ldr	r3, [pc, #356]	; (8002514 <HAL_RCC_OscConfig+0x618>)
 80023ae:	495d      	ldr	r1, [pc, #372]	; (8002524 <HAL_RCC_OscConfig+0x628>)
 80023b0:	400a      	ands	r2, r1
 80023b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023b4:	f7fe ffce 	bl	8001354 <HAL_GetTick>
 80023b8:	0003      	movs	r3, r0
 80023ba:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80023bc:	e008      	b.n	80023d0 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023be:	f7fe ffc9 	bl	8001354 <HAL_GetTick>
 80023c2:	0002      	movs	r2, r0
 80023c4:	693b      	ldr	r3, [r7, #16]
 80023c6:	1ad3      	subs	r3, r2, r3
 80023c8:	2b02      	cmp	r3, #2
 80023ca:	d901      	bls.n	80023d0 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80023cc:	2303      	movs	r3, #3
 80023ce:	e09d      	b.n	800250c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80023d0:	4b50      	ldr	r3, [pc, #320]	; (8002514 <HAL_RCC_OscConfig+0x618>)
 80023d2:	681a      	ldr	r2, [r3, #0]
 80023d4:	2380      	movs	r3, #128	; 0x80
 80023d6:	049b      	lsls	r3, r3, #18
 80023d8:	4013      	ands	r3, r2
 80023da:	d1f0      	bne.n	80023be <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80023dc:	4b4d      	ldr	r3, [pc, #308]	; (8002514 <HAL_RCC_OscConfig+0x618>)
 80023de:	68db      	ldr	r3, [r3, #12]
 80023e0:	4a51      	ldr	r2, [pc, #324]	; (8002528 <HAL_RCC_OscConfig+0x62c>)
 80023e2:	4013      	ands	r3, r2
 80023e4:	0019      	movs	r1, r3
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6a1a      	ldr	r2, [r3, #32]
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023ee:	431a      	orrs	r2, r3
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023f4:	021b      	lsls	r3, r3, #8
 80023f6:	431a      	orrs	r2, r3
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023fc:	431a      	orrs	r2, r3
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002402:	431a      	orrs	r2, r3
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002408:	431a      	orrs	r2, r3
 800240a:	4b42      	ldr	r3, [pc, #264]	; (8002514 <HAL_RCC_OscConfig+0x618>)
 800240c:	430a      	orrs	r2, r1
 800240e:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002410:	4b40      	ldr	r3, [pc, #256]	; (8002514 <HAL_RCC_OscConfig+0x618>)
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	4b3f      	ldr	r3, [pc, #252]	; (8002514 <HAL_RCC_OscConfig+0x618>)
 8002416:	2180      	movs	r1, #128	; 0x80
 8002418:	0449      	lsls	r1, r1, #17
 800241a:	430a      	orrs	r2, r1
 800241c:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800241e:	4b3d      	ldr	r3, [pc, #244]	; (8002514 <HAL_RCC_OscConfig+0x618>)
 8002420:	68da      	ldr	r2, [r3, #12]
 8002422:	4b3c      	ldr	r3, [pc, #240]	; (8002514 <HAL_RCC_OscConfig+0x618>)
 8002424:	2180      	movs	r1, #128	; 0x80
 8002426:	0549      	lsls	r1, r1, #21
 8002428:	430a      	orrs	r2, r1
 800242a:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800242c:	f7fe ff92 	bl	8001354 <HAL_GetTick>
 8002430:	0003      	movs	r3, r0
 8002432:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002434:	e008      	b.n	8002448 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002436:	f7fe ff8d 	bl	8001354 <HAL_GetTick>
 800243a:	0002      	movs	r2, r0
 800243c:	693b      	ldr	r3, [r7, #16]
 800243e:	1ad3      	subs	r3, r2, r3
 8002440:	2b02      	cmp	r3, #2
 8002442:	d901      	bls.n	8002448 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8002444:	2303      	movs	r3, #3
 8002446:	e061      	b.n	800250c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002448:	4b32      	ldr	r3, [pc, #200]	; (8002514 <HAL_RCC_OscConfig+0x618>)
 800244a:	681a      	ldr	r2, [r3, #0]
 800244c:	2380      	movs	r3, #128	; 0x80
 800244e:	049b      	lsls	r3, r3, #18
 8002450:	4013      	ands	r3, r2
 8002452:	d0f0      	beq.n	8002436 <HAL_RCC_OscConfig+0x53a>
 8002454:	e059      	b.n	800250a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002456:	4b2f      	ldr	r3, [pc, #188]	; (8002514 <HAL_RCC_OscConfig+0x618>)
 8002458:	681a      	ldr	r2, [r3, #0]
 800245a:	4b2e      	ldr	r3, [pc, #184]	; (8002514 <HAL_RCC_OscConfig+0x618>)
 800245c:	4931      	ldr	r1, [pc, #196]	; (8002524 <HAL_RCC_OscConfig+0x628>)
 800245e:	400a      	ands	r2, r1
 8002460:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002462:	f7fe ff77 	bl	8001354 <HAL_GetTick>
 8002466:	0003      	movs	r3, r0
 8002468:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800246a:	e008      	b.n	800247e <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800246c:	f7fe ff72 	bl	8001354 <HAL_GetTick>
 8002470:	0002      	movs	r2, r0
 8002472:	693b      	ldr	r3, [r7, #16]
 8002474:	1ad3      	subs	r3, r2, r3
 8002476:	2b02      	cmp	r3, #2
 8002478:	d901      	bls.n	800247e <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 800247a:	2303      	movs	r3, #3
 800247c:	e046      	b.n	800250c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800247e:	4b25      	ldr	r3, [pc, #148]	; (8002514 <HAL_RCC_OscConfig+0x618>)
 8002480:	681a      	ldr	r2, [r3, #0]
 8002482:	2380      	movs	r3, #128	; 0x80
 8002484:	049b      	lsls	r3, r3, #18
 8002486:	4013      	ands	r3, r2
 8002488:	d1f0      	bne.n	800246c <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800248a:	4b22      	ldr	r3, [pc, #136]	; (8002514 <HAL_RCC_OscConfig+0x618>)
 800248c:	68da      	ldr	r2, [r3, #12]
 800248e:	4b21      	ldr	r3, [pc, #132]	; (8002514 <HAL_RCC_OscConfig+0x618>)
 8002490:	4926      	ldr	r1, [pc, #152]	; (800252c <HAL_RCC_OscConfig+0x630>)
 8002492:	400a      	ands	r2, r1
 8002494:	60da      	str	r2, [r3, #12]
 8002496:	e038      	b.n	800250a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	69db      	ldr	r3, [r3, #28]
 800249c:	2b01      	cmp	r3, #1
 800249e:	d101      	bne.n	80024a4 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80024a0:	2301      	movs	r3, #1
 80024a2:	e033      	b.n	800250c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80024a4:	4b1b      	ldr	r3, [pc, #108]	; (8002514 <HAL_RCC_OscConfig+0x618>)
 80024a6:	68db      	ldr	r3, [r3, #12]
 80024a8:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024aa:	697b      	ldr	r3, [r7, #20]
 80024ac:	2203      	movs	r2, #3
 80024ae:	401a      	ands	r2, r3
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6a1b      	ldr	r3, [r3, #32]
 80024b4:	429a      	cmp	r2, r3
 80024b6:	d126      	bne.n	8002506 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80024b8:	697b      	ldr	r3, [r7, #20]
 80024ba:	2270      	movs	r2, #112	; 0x70
 80024bc:	401a      	ands	r2, r3
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024c2:	429a      	cmp	r2, r3
 80024c4:	d11f      	bne.n	8002506 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80024c6:	697a      	ldr	r2, [r7, #20]
 80024c8:	23fe      	movs	r3, #254	; 0xfe
 80024ca:	01db      	lsls	r3, r3, #7
 80024cc:	401a      	ands	r2, r3
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024d2:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80024d4:	429a      	cmp	r2, r3
 80024d6:	d116      	bne.n	8002506 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80024d8:	697a      	ldr	r2, [r7, #20]
 80024da:	23f8      	movs	r3, #248	; 0xf8
 80024dc:	039b      	lsls	r3, r3, #14
 80024de:	401a      	ands	r2, r3
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80024e4:	429a      	cmp	r2, r3
 80024e6:	d10e      	bne.n	8002506 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80024e8:	697a      	ldr	r2, [r7, #20]
 80024ea:	23e0      	movs	r3, #224	; 0xe0
 80024ec:	051b      	lsls	r3, r3, #20
 80024ee:	401a      	ands	r2, r3
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80024f4:	429a      	cmp	r2, r3
 80024f6:	d106      	bne.n	8002506 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80024f8:	697b      	ldr	r3, [r7, #20]
 80024fa:	0f5b      	lsrs	r3, r3, #29
 80024fc:	075a      	lsls	r2, r3, #29
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002502:	429a      	cmp	r2, r3
 8002504:	d001      	beq.n	800250a <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8002506:	2301      	movs	r3, #1
 8002508:	e000      	b.n	800250c <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 800250a:	2300      	movs	r3, #0
}
 800250c:	0018      	movs	r0, r3
 800250e:	46bd      	mov	sp, r7
 8002510:	b008      	add	sp, #32
 8002512:	bd80      	pop	{r7, pc}
 8002514:	40021000 	.word	0x40021000
 8002518:	40007000 	.word	0x40007000
 800251c:	00001388 	.word	0x00001388
 8002520:	efffffff 	.word	0xefffffff
 8002524:	feffffff 	.word	0xfeffffff
 8002528:	11c1808c 	.word	0x11c1808c
 800252c:	eefefffc 	.word	0xeefefffc

08002530 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b084      	sub	sp, #16
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
 8002538:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d101      	bne.n	8002544 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002540:	2301      	movs	r3, #1
 8002542:	e0e9      	b.n	8002718 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002544:	4b76      	ldr	r3, [pc, #472]	; (8002720 <HAL_RCC_ClockConfig+0x1f0>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	2207      	movs	r2, #7
 800254a:	4013      	ands	r3, r2
 800254c:	683a      	ldr	r2, [r7, #0]
 800254e:	429a      	cmp	r2, r3
 8002550:	d91e      	bls.n	8002590 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002552:	4b73      	ldr	r3, [pc, #460]	; (8002720 <HAL_RCC_ClockConfig+0x1f0>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	2207      	movs	r2, #7
 8002558:	4393      	bics	r3, r2
 800255a:	0019      	movs	r1, r3
 800255c:	4b70      	ldr	r3, [pc, #448]	; (8002720 <HAL_RCC_ClockConfig+0x1f0>)
 800255e:	683a      	ldr	r2, [r7, #0]
 8002560:	430a      	orrs	r2, r1
 8002562:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002564:	f7fe fef6 	bl	8001354 <HAL_GetTick>
 8002568:	0003      	movs	r3, r0
 800256a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800256c:	e009      	b.n	8002582 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800256e:	f7fe fef1 	bl	8001354 <HAL_GetTick>
 8002572:	0002      	movs	r2, r0
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	1ad3      	subs	r3, r2, r3
 8002578:	4a6a      	ldr	r2, [pc, #424]	; (8002724 <HAL_RCC_ClockConfig+0x1f4>)
 800257a:	4293      	cmp	r3, r2
 800257c:	d901      	bls.n	8002582 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800257e:	2303      	movs	r3, #3
 8002580:	e0ca      	b.n	8002718 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002582:	4b67      	ldr	r3, [pc, #412]	; (8002720 <HAL_RCC_ClockConfig+0x1f0>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	2207      	movs	r2, #7
 8002588:	4013      	ands	r3, r2
 800258a:	683a      	ldr	r2, [r7, #0]
 800258c:	429a      	cmp	r2, r3
 800258e:	d1ee      	bne.n	800256e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	2202      	movs	r2, #2
 8002596:	4013      	ands	r3, r2
 8002598:	d015      	beq.n	80025c6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	2204      	movs	r2, #4
 80025a0:	4013      	ands	r3, r2
 80025a2:	d006      	beq.n	80025b2 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80025a4:	4b60      	ldr	r3, [pc, #384]	; (8002728 <HAL_RCC_ClockConfig+0x1f8>)
 80025a6:	689a      	ldr	r2, [r3, #8]
 80025a8:	4b5f      	ldr	r3, [pc, #380]	; (8002728 <HAL_RCC_ClockConfig+0x1f8>)
 80025aa:	21e0      	movs	r1, #224	; 0xe0
 80025ac:	01c9      	lsls	r1, r1, #7
 80025ae:	430a      	orrs	r2, r1
 80025b0:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025b2:	4b5d      	ldr	r3, [pc, #372]	; (8002728 <HAL_RCC_ClockConfig+0x1f8>)
 80025b4:	689b      	ldr	r3, [r3, #8]
 80025b6:	4a5d      	ldr	r2, [pc, #372]	; (800272c <HAL_RCC_ClockConfig+0x1fc>)
 80025b8:	4013      	ands	r3, r2
 80025ba:	0019      	movs	r1, r3
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	689a      	ldr	r2, [r3, #8]
 80025c0:	4b59      	ldr	r3, [pc, #356]	; (8002728 <HAL_RCC_ClockConfig+0x1f8>)
 80025c2:	430a      	orrs	r2, r1
 80025c4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	2201      	movs	r2, #1
 80025cc:	4013      	ands	r3, r2
 80025ce:	d057      	beq.n	8002680 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	2b01      	cmp	r3, #1
 80025d6:	d107      	bne.n	80025e8 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80025d8:	4b53      	ldr	r3, [pc, #332]	; (8002728 <HAL_RCC_ClockConfig+0x1f8>)
 80025da:	681a      	ldr	r2, [r3, #0]
 80025dc:	2380      	movs	r3, #128	; 0x80
 80025de:	029b      	lsls	r3, r3, #10
 80025e0:	4013      	ands	r3, r2
 80025e2:	d12b      	bne.n	800263c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80025e4:	2301      	movs	r3, #1
 80025e6:	e097      	b.n	8002718 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	2b02      	cmp	r3, #2
 80025ee:	d107      	bne.n	8002600 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025f0:	4b4d      	ldr	r3, [pc, #308]	; (8002728 <HAL_RCC_ClockConfig+0x1f8>)
 80025f2:	681a      	ldr	r2, [r3, #0]
 80025f4:	2380      	movs	r3, #128	; 0x80
 80025f6:	049b      	lsls	r3, r3, #18
 80025f8:	4013      	ands	r3, r2
 80025fa:	d11f      	bne.n	800263c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80025fc:	2301      	movs	r3, #1
 80025fe:	e08b      	b.n	8002718 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	2b00      	cmp	r3, #0
 8002606:	d107      	bne.n	8002618 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002608:	4b47      	ldr	r3, [pc, #284]	; (8002728 <HAL_RCC_ClockConfig+0x1f8>)
 800260a:	681a      	ldr	r2, [r3, #0]
 800260c:	2380      	movs	r3, #128	; 0x80
 800260e:	00db      	lsls	r3, r3, #3
 8002610:	4013      	ands	r3, r2
 8002612:	d113      	bne.n	800263c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002614:	2301      	movs	r3, #1
 8002616:	e07f      	b.n	8002718 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	2b03      	cmp	r3, #3
 800261e:	d106      	bne.n	800262e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002620:	4b41      	ldr	r3, [pc, #260]	; (8002728 <HAL_RCC_ClockConfig+0x1f8>)
 8002622:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002624:	2202      	movs	r2, #2
 8002626:	4013      	ands	r3, r2
 8002628:	d108      	bne.n	800263c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800262a:	2301      	movs	r3, #1
 800262c:	e074      	b.n	8002718 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800262e:	4b3e      	ldr	r3, [pc, #248]	; (8002728 <HAL_RCC_ClockConfig+0x1f8>)
 8002630:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002632:	2202      	movs	r2, #2
 8002634:	4013      	ands	r3, r2
 8002636:	d101      	bne.n	800263c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002638:	2301      	movs	r3, #1
 800263a:	e06d      	b.n	8002718 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800263c:	4b3a      	ldr	r3, [pc, #232]	; (8002728 <HAL_RCC_ClockConfig+0x1f8>)
 800263e:	689b      	ldr	r3, [r3, #8]
 8002640:	2207      	movs	r2, #7
 8002642:	4393      	bics	r3, r2
 8002644:	0019      	movs	r1, r3
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	685a      	ldr	r2, [r3, #4]
 800264a:	4b37      	ldr	r3, [pc, #220]	; (8002728 <HAL_RCC_ClockConfig+0x1f8>)
 800264c:	430a      	orrs	r2, r1
 800264e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002650:	f7fe fe80 	bl	8001354 <HAL_GetTick>
 8002654:	0003      	movs	r3, r0
 8002656:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002658:	e009      	b.n	800266e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800265a:	f7fe fe7b 	bl	8001354 <HAL_GetTick>
 800265e:	0002      	movs	r2, r0
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	1ad3      	subs	r3, r2, r3
 8002664:	4a2f      	ldr	r2, [pc, #188]	; (8002724 <HAL_RCC_ClockConfig+0x1f4>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d901      	bls.n	800266e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800266a:	2303      	movs	r3, #3
 800266c:	e054      	b.n	8002718 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800266e:	4b2e      	ldr	r3, [pc, #184]	; (8002728 <HAL_RCC_ClockConfig+0x1f8>)
 8002670:	689b      	ldr	r3, [r3, #8]
 8002672:	2238      	movs	r2, #56	; 0x38
 8002674:	401a      	ands	r2, r3
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	00db      	lsls	r3, r3, #3
 800267c:	429a      	cmp	r2, r3
 800267e:	d1ec      	bne.n	800265a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002680:	4b27      	ldr	r3, [pc, #156]	; (8002720 <HAL_RCC_ClockConfig+0x1f0>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	2207      	movs	r2, #7
 8002686:	4013      	ands	r3, r2
 8002688:	683a      	ldr	r2, [r7, #0]
 800268a:	429a      	cmp	r2, r3
 800268c:	d21e      	bcs.n	80026cc <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800268e:	4b24      	ldr	r3, [pc, #144]	; (8002720 <HAL_RCC_ClockConfig+0x1f0>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	2207      	movs	r2, #7
 8002694:	4393      	bics	r3, r2
 8002696:	0019      	movs	r1, r3
 8002698:	4b21      	ldr	r3, [pc, #132]	; (8002720 <HAL_RCC_ClockConfig+0x1f0>)
 800269a:	683a      	ldr	r2, [r7, #0]
 800269c:	430a      	orrs	r2, r1
 800269e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80026a0:	f7fe fe58 	bl	8001354 <HAL_GetTick>
 80026a4:	0003      	movs	r3, r0
 80026a6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80026a8:	e009      	b.n	80026be <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026aa:	f7fe fe53 	bl	8001354 <HAL_GetTick>
 80026ae:	0002      	movs	r2, r0
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	1ad3      	subs	r3, r2, r3
 80026b4:	4a1b      	ldr	r2, [pc, #108]	; (8002724 <HAL_RCC_ClockConfig+0x1f4>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d901      	bls.n	80026be <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80026ba:	2303      	movs	r3, #3
 80026bc:	e02c      	b.n	8002718 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80026be:	4b18      	ldr	r3, [pc, #96]	; (8002720 <HAL_RCC_ClockConfig+0x1f0>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	2207      	movs	r2, #7
 80026c4:	4013      	ands	r3, r2
 80026c6:	683a      	ldr	r2, [r7, #0]
 80026c8:	429a      	cmp	r2, r3
 80026ca:	d1ee      	bne.n	80026aa <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	2204      	movs	r2, #4
 80026d2:	4013      	ands	r3, r2
 80026d4:	d009      	beq.n	80026ea <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80026d6:	4b14      	ldr	r3, [pc, #80]	; (8002728 <HAL_RCC_ClockConfig+0x1f8>)
 80026d8:	689b      	ldr	r3, [r3, #8]
 80026da:	4a15      	ldr	r2, [pc, #84]	; (8002730 <HAL_RCC_ClockConfig+0x200>)
 80026dc:	4013      	ands	r3, r2
 80026de:	0019      	movs	r1, r3
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	68da      	ldr	r2, [r3, #12]
 80026e4:	4b10      	ldr	r3, [pc, #64]	; (8002728 <HAL_RCC_ClockConfig+0x1f8>)
 80026e6:	430a      	orrs	r2, r1
 80026e8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80026ea:	f000 f829 	bl	8002740 <HAL_RCC_GetSysClockFreq>
 80026ee:	0001      	movs	r1, r0
 80026f0:	4b0d      	ldr	r3, [pc, #52]	; (8002728 <HAL_RCC_ClockConfig+0x1f8>)
 80026f2:	689b      	ldr	r3, [r3, #8]
 80026f4:	0a1b      	lsrs	r3, r3, #8
 80026f6:	220f      	movs	r2, #15
 80026f8:	401a      	ands	r2, r3
 80026fa:	4b0e      	ldr	r3, [pc, #56]	; (8002734 <HAL_RCC_ClockConfig+0x204>)
 80026fc:	0092      	lsls	r2, r2, #2
 80026fe:	58d3      	ldr	r3, [r2, r3]
 8002700:	221f      	movs	r2, #31
 8002702:	4013      	ands	r3, r2
 8002704:	000a      	movs	r2, r1
 8002706:	40da      	lsrs	r2, r3
 8002708:	4b0b      	ldr	r3, [pc, #44]	; (8002738 <HAL_RCC_ClockConfig+0x208>)
 800270a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800270c:	4b0b      	ldr	r3, [pc, #44]	; (800273c <HAL_RCC_ClockConfig+0x20c>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	0018      	movs	r0, r3
 8002712:	f7fe fdc3 	bl	800129c <HAL_InitTick>
 8002716:	0003      	movs	r3, r0
}
 8002718:	0018      	movs	r0, r3
 800271a:	46bd      	mov	sp, r7
 800271c:	b004      	add	sp, #16
 800271e:	bd80      	pop	{r7, pc}
 8002720:	40022000 	.word	0x40022000
 8002724:	00001388 	.word	0x00001388
 8002728:	40021000 	.word	0x40021000
 800272c:	fffff0ff 	.word	0xfffff0ff
 8002730:	ffff8fff 	.word	0xffff8fff
 8002734:	08006674 	.word	0x08006674
 8002738:	20000064 	.word	0x20000064
 800273c:	20000068 	.word	0x20000068

08002740 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b086      	sub	sp, #24
 8002744:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002746:	4b3c      	ldr	r3, [pc, #240]	; (8002838 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002748:	689b      	ldr	r3, [r3, #8]
 800274a:	2238      	movs	r2, #56	; 0x38
 800274c:	4013      	ands	r3, r2
 800274e:	d10f      	bne.n	8002770 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002750:	4b39      	ldr	r3, [pc, #228]	; (8002838 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	0adb      	lsrs	r3, r3, #11
 8002756:	2207      	movs	r2, #7
 8002758:	4013      	ands	r3, r2
 800275a:	2201      	movs	r2, #1
 800275c:	409a      	lsls	r2, r3
 800275e:	0013      	movs	r3, r2
 8002760:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002762:	6839      	ldr	r1, [r7, #0]
 8002764:	4835      	ldr	r0, [pc, #212]	; (800283c <HAL_RCC_GetSysClockFreq+0xfc>)
 8002766:	f7fd fcdf 	bl	8000128 <__udivsi3>
 800276a:	0003      	movs	r3, r0
 800276c:	613b      	str	r3, [r7, #16]
 800276e:	e05d      	b.n	800282c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002770:	4b31      	ldr	r3, [pc, #196]	; (8002838 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002772:	689b      	ldr	r3, [r3, #8]
 8002774:	2238      	movs	r2, #56	; 0x38
 8002776:	4013      	ands	r3, r2
 8002778:	2b08      	cmp	r3, #8
 800277a:	d102      	bne.n	8002782 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800277c:	4b30      	ldr	r3, [pc, #192]	; (8002840 <HAL_RCC_GetSysClockFreq+0x100>)
 800277e:	613b      	str	r3, [r7, #16]
 8002780:	e054      	b.n	800282c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002782:	4b2d      	ldr	r3, [pc, #180]	; (8002838 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002784:	689b      	ldr	r3, [r3, #8]
 8002786:	2238      	movs	r2, #56	; 0x38
 8002788:	4013      	ands	r3, r2
 800278a:	2b10      	cmp	r3, #16
 800278c:	d138      	bne.n	8002800 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800278e:	4b2a      	ldr	r3, [pc, #168]	; (8002838 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002790:	68db      	ldr	r3, [r3, #12]
 8002792:	2203      	movs	r2, #3
 8002794:	4013      	ands	r3, r2
 8002796:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002798:	4b27      	ldr	r3, [pc, #156]	; (8002838 <HAL_RCC_GetSysClockFreq+0xf8>)
 800279a:	68db      	ldr	r3, [r3, #12]
 800279c:	091b      	lsrs	r3, r3, #4
 800279e:	2207      	movs	r2, #7
 80027a0:	4013      	ands	r3, r2
 80027a2:	3301      	adds	r3, #1
 80027a4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	2b03      	cmp	r3, #3
 80027aa:	d10d      	bne.n	80027c8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80027ac:	68b9      	ldr	r1, [r7, #8]
 80027ae:	4824      	ldr	r0, [pc, #144]	; (8002840 <HAL_RCC_GetSysClockFreq+0x100>)
 80027b0:	f7fd fcba 	bl	8000128 <__udivsi3>
 80027b4:	0003      	movs	r3, r0
 80027b6:	0019      	movs	r1, r3
 80027b8:	4b1f      	ldr	r3, [pc, #124]	; (8002838 <HAL_RCC_GetSysClockFreq+0xf8>)
 80027ba:	68db      	ldr	r3, [r3, #12]
 80027bc:	0a1b      	lsrs	r3, r3, #8
 80027be:	227f      	movs	r2, #127	; 0x7f
 80027c0:	4013      	ands	r3, r2
 80027c2:	434b      	muls	r3, r1
 80027c4:	617b      	str	r3, [r7, #20]
        break;
 80027c6:	e00d      	b.n	80027e4 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80027c8:	68b9      	ldr	r1, [r7, #8]
 80027ca:	481c      	ldr	r0, [pc, #112]	; (800283c <HAL_RCC_GetSysClockFreq+0xfc>)
 80027cc:	f7fd fcac 	bl	8000128 <__udivsi3>
 80027d0:	0003      	movs	r3, r0
 80027d2:	0019      	movs	r1, r3
 80027d4:	4b18      	ldr	r3, [pc, #96]	; (8002838 <HAL_RCC_GetSysClockFreq+0xf8>)
 80027d6:	68db      	ldr	r3, [r3, #12]
 80027d8:	0a1b      	lsrs	r3, r3, #8
 80027da:	227f      	movs	r2, #127	; 0x7f
 80027dc:	4013      	ands	r3, r2
 80027de:	434b      	muls	r3, r1
 80027e0:	617b      	str	r3, [r7, #20]
        break;
 80027e2:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80027e4:	4b14      	ldr	r3, [pc, #80]	; (8002838 <HAL_RCC_GetSysClockFreq+0xf8>)
 80027e6:	68db      	ldr	r3, [r3, #12]
 80027e8:	0f5b      	lsrs	r3, r3, #29
 80027ea:	2207      	movs	r2, #7
 80027ec:	4013      	ands	r3, r2
 80027ee:	3301      	adds	r3, #1
 80027f0:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80027f2:	6879      	ldr	r1, [r7, #4]
 80027f4:	6978      	ldr	r0, [r7, #20]
 80027f6:	f7fd fc97 	bl	8000128 <__udivsi3>
 80027fa:	0003      	movs	r3, r0
 80027fc:	613b      	str	r3, [r7, #16]
 80027fe:	e015      	b.n	800282c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002800:	4b0d      	ldr	r3, [pc, #52]	; (8002838 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002802:	689b      	ldr	r3, [r3, #8]
 8002804:	2238      	movs	r2, #56	; 0x38
 8002806:	4013      	ands	r3, r2
 8002808:	2b20      	cmp	r3, #32
 800280a:	d103      	bne.n	8002814 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800280c:	2380      	movs	r3, #128	; 0x80
 800280e:	021b      	lsls	r3, r3, #8
 8002810:	613b      	str	r3, [r7, #16]
 8002812:	e00b      	b.n	800282c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002814:	4b08      	ldr	r3, [pc, #32]	; (8002838 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002816:	689b      	ldr	r3, [r3, #8]
 8002818:	2238      	movs	r2, #56	; 0x38
 800281a:	4013      	ands	r3, r2
 800281c:	2b18      	cmp	r3, #24
 800281e:	d103      	bne.n	8002828 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002820:	23fa      	movs	r3, #250	; 0xfa
 8002822:	01db      	lsls	r3, r3, #7
 8002824:	613b      	str	r3, [r7, #16]
 8002826:	e001      	b.n	800282c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8002828:	2300      	movs	r3, #0
 800282a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800282c:	693b      	ldr	r3, [r7, #16]
}
 800282e:	0018      	movs	r0, r3
 8002830:	46bd      	mov	sp, r7
 8002832:	b006      	add	sp, #24
 8002834:	bd80      	pop	{r7, pc}
 8002836:	46c0      	nop			; (mov r8, r8)
 8002838:	40021000 	.word	0x40021000
 800283c:	00f42400 	.word	0x00f42400
 8002840:	007a1200 	.word	0x007a1200

08002844 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002848:	4b02      	ldr	r3, [pc, #8]	; (8002854 <HAL_RCC_GetHCLKFreq+0x10>)
 800284a:	681b      	ldr	r3, [r3, #0]
}
 800284c:	0018      	movs	r0, r3
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}
 8002852:	46c0      	nop			; (mov r8, r8)
 8002854:	20000064 	.word	0x20000064

08002858 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002858:	b5b0      	push	{r4, r5, r7, lr}
 800285a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800285c:	f7ff fff2 	bl	8002844 <HAL_RCC_GetHCLKFreq>
 8002860:	0004      	movs	r4, r0
 8002862:	f7ff fb3f 	bl	8001ee4 <LL_RCC_GetAPB1Prescaler>
 8002866:	0003      	movs	r3, r0
 8002868:	0b1a      	lsrs	r2, r3, #12
 800286a:	4b05      	ldr	r3, [pc, #20]	; (8002880 <HAL_RCC_GetPCLK1Freq+0x28>)
 800286c:	0092      	lsls	r2, r2, #2
 800286e:	58d3      	ldr	r3, [r2, r3]
 8002870:	221f      	movs	r2, #31
 8002872:	4013      	ands	r3, r2
 8002874:	40dc      	lsrs	r4, r3
 8002876:	0023      	movs	r3, r4
}
 8002878:	0018      	movs	r0, r3
 800287a:	46bd      	mov	sp, r7
 800287c:	bdb0      	pop	{r4, r5, r7, pc}
 800287e:	46c0      	nop			; (mov r8, r8)
 8002880:	080066b4 	.word	0x080066b4

08002884 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b086      	sub	sp, #24
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800288c:	2313      	movs	r3, #19
 800288e:	18fb      	adds	r3, r7, r3
 8002890:	2200      	movs	r2, #0
 8002892:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002894:	2312      	movs	r3, #18
 8002896:	18fb      	adds	r3, r7, r3
 8002898:	2200      	movs	r2, #0
 800289a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681a      	ldr	r2, [r3, #0]
 80028a0:	2380      	movs	r3, #128	; 0x80
 80028a2:	029b      	lsls	r3, r3, #10
 80028a4:	4013      	ands	r3, r2
 80028a6:	d100      	bne.n	80028aa <HAL_RCCEx_PeriphCLKConfig+0x26>
 80028a8:	e0a3      	b.n	80029f2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028aa:	2011      	movs	r0, #17
 80028ac:	183b      	adds	r3, r7, r0
 80028ae:	2200      	movs	r2, #0
 80028b0:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028b2:	4ba5      	ldr	r3, [pc, #660]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80028b4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80028b6:	2380      	movs	r3, #128	; 0x80
 80028b8:	055b      	lsls	r3, r3, #21
 80028ba:	4013      	ands	r3, r2
 80028bc:	d110      	bne.n	80028e0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028be:	4ba2      	ldr	r3, [pc, #648]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80028c0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80028c2:	4ba1      	ldr	r3, [pc, #644]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80028c4:	2180      	movs	r1, #128	; 0x80
 80028c6:	0549      	lsls	r1, r1, #21
 80028c8:	430a      	orrs	r2, r1
 80028ca:	63da      	str	r2, [r3, #60]	; 0x3c
 80028cc:	4b9e      	ldr	r3, [pc, #632]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80028ce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80028d0:	2380      	movs	r3, #128	; 0x80
 80028d2:	055b      	lsls	r3, r3, #21
 80028d4:	4013      	ands	r3, r2
 80028d6:	60bb      	str	r3, [r7, #8]
 80028d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80028da:	183b      	adds	r3, r7, r0
 80028dc:	2201      	movs	r2, #1
 80028de:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80028e0:	4b9a      	ldr	r3, [pc, #616]	; (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80028e2:	681a      	ldr	r2, [r3, #0]
 80028e4:	4b99      	ldr	r3, [pc, #612]	; (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80028e6:	2180      	movs	r1, #128	; 0x80
 80028e8:	0049      	lsls	r1, r1, #1
 80028ea:	430a      	orrs	r2, r1
 80028ec:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80028ee:	f7fe fd31 	bl	8001354 <HAL_GetTick>
 80028f2:	0003      	movs	r3, r0
 80028f4:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80028f6:	e00b      	b.n	8002910 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028f8:	f7fe fd2c 	bl	8001354 <HAL_GetTick>
 80028fc:	0002      	movs	r2, r0
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	1ad3      	subs	r3, r2, r3
 8002902:	2b02      	cmp	r3, #2
 8002904:	d904      	bls.n	8002910 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8002906:	2313      	movs	r3, #19
 8002908:	18fb      	adds	r3, r7, r3
 800290a:	2203      	movs	r2, #3
 800290c:	701a      	strb	r2, [r3, #0]
        break;
 800290e:	e005      	b.n	800291c <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002910:	4b8e      	ldr	r3, [pc, #568]	; (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8002912:	681a      	ldr	r2, [r3, #0]
 8002914:	2380      	movs	r3, #128	; 0x80
 8002916:	005b      	lsls	r3, r3, #1
 8002918:	4013      	ands	r3, r2
 800291a:	d0ed      	beq.n	80028f8 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800291c:	2313      	movs	r3, #19
 800291e:	18fb      	adds	r3, r7, r3
 8002920:	781b      	ldrb	r3, [r3, #0]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d154      	bne.n	80029d0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002926:	4b88      	ldr	r3, [pc, #544]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002928:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800292a:	23c0      	movs	r3, #192	; 0xc0
 800292c:	009b      	lsls	r3, r3, #2
 800292e:	4013      	ands	r3, r2
 8002930:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002932:	697b      	ldr	r3, [r7, #20]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d019      	beq.n	800296c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800293c:	697a      	ldr	r2, [r7, #20]
 800293e:	429a      	cmp	r2, r3
 8002940:	d014      	beq.n	800296c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002942:	4b81      	ldr	r3, [pc, #516]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002944:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002946:	4a82      	ldr	r2, [pc, #520]	; (8002b50 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8002948:	4013      	ands	r3, r2
 800294a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800294c:	4b7e      	ldr	r3, [pc, #504]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800294e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002950:	4b7d      	ldr	r3, [pc, #500]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002952:	2180      	movs	r1, #128	; 0x80
 8002954:	0249      	lsls	r1, r1, #9
 8002956:	430a      	orrs	r2, r1
 8002958:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800295a:	4b7b      	ldr	r3, [pc, #492]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800295c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800295e:	4b7a      	ldr	r3, [pc, #488]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002960:	497c      	ldr	r1, [pc, #496]	; (8002b54 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8002962:	400a      	ands	r2, r1
 8002964:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002966:	4b78      	ldr	r3, [pc, #480]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002968:	697a      	ldr	r2, [r7, #20]
 800296a:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	2201      	movs	r2, #1
 8002970:	4013      	ands	r3, r2
 8002972:	d016      	beq.n	80029a2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002974:	f7fe fcee 	bl	8001354 <HAL_GetTick>
 8002978:	0003      	movs	r3, r0
 800297a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800297c:	e00c      	b.n	8002998 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800297e:	f7fe fce9 	bl	8001354 <HAL_GetTick>
 8002982:	0002      	movs	r2, r0
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	1ad3      	subs	r3, r2, r3
 8002988:	4a73      	ldr	r2, [pc, #460]	; (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800298a:	4293      	cmp	r3, r2
 800298c:	d904      	bls.n	8002998 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800298e:	2313      	movs	r3, #19
 8002990:	18fb      	adds	r3, r7, r3
 8002992:	2203      	movs	r2, #3
 8002994:	701a      	strb	r2, [r3, #0]
            break;
 8002996:	e004      	b.n	80029a2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002998:	4b6b      	ldr	r3, [pc, #428]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800299a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800299c:	2202      	movs	r2, #2
 800299e:	4013      	ands	r3, r2
 80029a0:	d0ed      	beq.n	800297e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80029a2:	2313      	movs	r3, #19
 80029a4:	18fb      	adds	r3, r7, r3
 80029a6:	781b      	ldrb	r3, [r3, #0]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d10a      	bne.n	80029c2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80029ac:	4b66      	ldr	r3, [pc, #408]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80029ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029b0:	4a67      	ldr	r2, [pc, #412]	; (8002b50 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80029b2:	4013      	ands	r3, r2
 80029b4:	0019      	movs	r1, r3
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80029ba:	4b63      	ldr	r3, [pc, #396]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80029bc:	430a      	orrs	r2, r1
 80029be:	65da      	str	r2, [r3, #92]	; 0x5c
 80029c0:	e00c      	b.n	80029dc <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80029c2:	2312      	movs	r3, #18
 80029c4:	18fb      	adds	r3, r7, r3
 80029c6:	2213      	movs	r2, #19
 80029c8:	18ba      	adds	r2, r7, r2
 80029ca:	7812      	ldrb	r2, [r2, #0]
 80029cc:	701a      	strb	r2, [r3, #0]
 80029ce:	e005      	b.n	80029dc <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80029d0:	2312      	movs	r3, #18
 80029d2:	18fb      	adds	r3, r7, r3
 80029d4:	2213      	movs	r2, #19
 80029d6:	18ba      	adds	r2, r7, r2
 80029d8:	7812      	ldrb	r2, [r2, #0]
 80029da:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80029dc:	2311      	movs	r3, #17
 80029de:	18fb      	adds	r3, r7, r3
 80029e0:	781b      	ldrb	r3, [r3, #0]
 80029e2:	2b01      	cmp	r3, #1
 80029e4:	d105      	bne.n	80029f2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029e6:	4b58      	ldr	r3, [pc, #352]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80029e8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80029ea:	4b57      	ldr	r3, [pc, #348]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80029ec:	495b      	ldr	r1, [pc, #364]	; (8002b5c <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80029ee:	400a      	ands	r2, r1
 80029f0:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	2201      	movs	r2, #1
 80029f8:	4013      	ands	r3, r2
 80029fa:	d009      	beq.n	8002a10 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80029fc:	4b52      	ldr	r3, [pc, #328]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80029fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a00:	2203      	movs	r2, #3
 8002a02:	4393      	bics	r3, r2
 8002a04:	0019      	movs	r1, r3
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	685a      	ldr	r2, [r3, #4]
 8002a0a:	4b4f      	ldr	r3, [pc, #316]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002a0c:	430a      	orrs	r2, r1
 8002a0e:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	2210      	movs	r2, #16
 8002a16:	4013      	ands	r3, r2
 8002a18:	d009      	beq.n	8002a2e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002a1a:	4b4b      	ldr	r3, [pc, #300]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002a1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a1e:	4a50      	ldr	r2, [pc, #320]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8002a20:	4013      	ands	r3, r2
 8002a22:	0019      	movs	r1, r3
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	689a      	ldr	r2, [r3, #8]
 8002a28:	4b47      	ldr	r3, [pc, #284]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002a2a:	430a      	orrs	r2, r1
 8002a2c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681a      	ldr	r2, [r3, #0]
 8002a32:	2380      	movs	r3, #128	; 0x80
 8002a34:	009b      	lsls	r3, r3, #2
 8002a36:	4013      	ands	r3, r2
 8002a38:	d009      	beq.n	8002a4e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002a3a:	4b43      	ldr	r3, [pc, #268]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002a3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a3e:	4a49      	ldr	r2, [pc, #292]	; (8002b64 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002a40:	4013      	ands	r3, r2
 8002a42:	0019      	movs	r1, r3
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	695a      	ldr	r2, [r3, #20]
 8002a48:	4b3f      	ldr	r3, [pc, #252]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002a4a:	430a      	orrs	r2, r1
 8002a4c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681a      	ldr	r2, [r3, #0]
 8002a52:	2380      	movs	r3, #128	; 0x80
 8002a54:	00db      	lsls	r3, r3, #3
 8002a56:	4013      	ands	r3, r2
 8002a58:	d009      	beq.n	8002a6e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002a5a:	4b3b      	ldr	r3, [pc, #236]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002a5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a5e:	4a42      	ldr	r2, [pc, #264]	; (8002b68 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002a60:	4013      	ands	r3, r2
 8002a62:	0019      	movs	r1, r3
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	699a      	ldr	r2, [r3, #24]
 8002a68:	4b37      	ldr	r3, [pc, #220]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002a6a:	430a      	orrs	r2, r1
 8002a6c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	2220      	movs	r2, #32
 8002a74:	4013      	ands	r3, r2
 8002a76:	d009      	beq.n	8002a8c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002a78:	4b33      	ldr	r3, [pc, #204]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002a7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a7c:	4a3b      	ldr	r2, [pc, #236]	; (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002a7e:	4013      	ands	r3, r2
 8002a80:	0019      	movs	r1, r3
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	68da      	ldr	r2, [r3, #12]
 8002a86:	4b30      	ldr	r3, [pc, #192]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002a88:	430a      	orrs	r2, r1
 8002a8a:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	2380      	movs	r3, #128	; 0x80
 8002a92:	01db      	lsls	r3, r3, #7
 8002a94:	4013      	ands	r3, r2
 8002a96:	d015      	beq.n	8002ac4 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002a98:	4b2b      	ldr	r3, [pc, #172]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002a9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a9c:	009b      	lsls	r3, r3, #2
 8002a9e:	0899      	lsrs	r1, r3, #2
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	69da      	ldr	r2, [r3, #28]
 8002aa4:	4b28      	ldr	r3, [pc, #160]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002aa6:	430a      	orrs	r2, r1
 8002aa8:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	69da      	ldr	r2, [r3, #28]
 8002aae:	2380      	movs	r3, #128	; 0x80
 8002ab0:	05db      	lsls	r3, r3, #23
 8002ab2:	429a      	cmp	r2, r3
 8002ab4:	d106      	bne.n	8002ac4 <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002ab6:	4b24      	ldr	r3, [pc, #144]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002ab8:	68da      	ldr	r2, [r3, #12]
 8002aba:	4b23      	ldr	r3, [pc, #140]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002abc:	2180      	movs	r1, #128	; 0x80
 8002abe:	0249      	lsls	r1, r1, #9
 8002ac0:	430a      	orrs	r2, r1
 8002ac2:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681a      	ldr	r2, [r3, #0]
 8002ac8:	2380      	movs	r3, #128	; 0x80
 8002aca:	039b      	lsls	r3, r3, #14
 8002acc:	4013      	ands	r3, r2
 8002ace:	d016      	beq.n	8002afe <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002ad0:	4b1d      	ldr	r3, [pc, #116]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002ad2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ad4:	4a26      	ldr	r2, [pc, #152]	; (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	0019      	movs	r1, r3
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6a1a      	ldr	r2, [r3, #32]
 8002ade:	4b1a      	ldr	r3, [pc, #104]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002ae0:	430a      	orrs	r2, r1
 8002ae2:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	6a1a      	ldr	r2, [r3, #32]
 8002ae8:	2380      	movs	r3, #128	; 0x80
 8002aea:	03db      	lsls	r3, r3, #15
 8002aec:	429a      	cmp	r2, r3
 8002aee:	d106      	bne.n	8002afe <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002af0:	4b15      	ldr	r3, [pc, #84]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002af2:	68da      	ldr	r2, [r3, #12]
 8002af4:	4b14      	ldr	r3, [pc, #80]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002af6:	2180      	movs	r1, #128	; 0x80
 8002af8:	0449      	lsls	r1, r1, #17
 8002afa:	430a      	orrs	r2, r1
 8002afc:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681a      	ldr	r2, [r3, #0]
 8002b02:	2380      	movs	r3, #128	; 0x80
 8002b04:	011b      	lsls	r3, r3, #4
 8002b06:	4013      	ands	r3, r2
 8002b08:	d016      	beq.n	8002b38 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002b0a:	4b0f      	ldr	r3, [pc, #60]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002b0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b0e:	4a19      	ldr	r2, [pc, #100]	; (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002b10:	4013      	ands	r3, r2
 8002b12:	0019      	movs	r1, r3
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	691a      	ldr	r2, [r3, #16]
 8002b18:	4b0b      	ldr	r3, [pc, #44]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002b1a:	430a      	orrs	r2, r1
 8002b1c:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	691a      	ldr	r2, [r3, #16]
 8002b22:	2380      	movs	r3, #128	; 0x80
 8002b24:	01db      	lsls	r3, r3, #7
 8002b26:	429a      	cmp	r2, r3
 8002b28:	d106      	bne.n	8002b38 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002b2a:	4b07      	ldr	r3, [pc, #28]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002b2c:	68da      	ldr	r2, [r3, #12]
 8002b2e:	4b06      	ldr	r3, [pc, #24]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002b30:	2180      	movs	r1, #128	; 0x80
 8002b32:	0249      	lsls	r1, r1, #9
 8002b34:	430a      	orrs	r2, r1
 8002b36:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8002b38:	2312      	movs	r3, #18
 8002b3a:	18fb      	adds	r3, r7, r3
 8002b3c:	781b      	ldrb	r3, [r3, #0]
}
 8002b3e:	0018      	movs	r0, r3
 8002b40:	46bd      	mov	sp, r7
 8002b42:	b006      	add	sp, #24
 8002b44:	bd80      	pop	{r7, pc}
 8002b46:	46c0      	nop			; (mov r8, r8)
 8002b48:	40021000 	.word	0x40021000
 8002b4c:	40007000 	.word	0x40007000
 8002b50:	fffffcff 	.word	0xfffffcff
 8002b54:	fffeffff 	.word	0xfffeffff
 8002b58:	00001388 	.word	0x00001388
 8002b5c:	efffffff 	.word	0xefffffff
 8002b60:	fffff3ff 	.word	0xfffff3ff
 8002b64:	fff3ffff 	.word	0xfff3ffff
 8002b68:	ffcfffff 	.word	0xffcfffff
 8002b6c:	ffffcfff 	.word	0xffffcfff
 8002b70:	ffbfffff 	.word	0xffbfffff
 8002b74:	ffff3fff 	.word	0xffff3fff

08002b78 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002b78:	b5b0      	push	{r4, r5, r7, lr}
 8002b7a:	b084      	sub	sp, #16
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002b80:	230f      	movs	r3, #15
 8002b82:	18fb      	adds	r3, r7, r3
 8002b84:	2201      	movs	r2, #1
 8002b86:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d100      	bne.n	8002b90 <HAL_RTC_Init+0x18>
 8002b8e:	e08c      	b.n	8002caa <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2229      	movs	r2, #41	; 0x29
 8002b94:	5c9b      	ldrb	r3, [r3, r2]
 8002b96:	b2db      	uxtb	r3, r3
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d10b      	bne.n	8002bb4 <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2228      	movs	r2, #40	; 0x28
 8002ba0:	2100      	movs	r1, #0
 8002ba2:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2288      	movs	r2, #136	; 0x88
 8002ba8:	0212      	lsls	r2, r2, #8
 8002baa:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	0018      	movs	r0, r3
 8002bb0:	f7fe f918 	bl	8000de4 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2229      	movs	r2, #41	; 0x29
 8002bb8:	2102      	movs	r1, #2
 8002bba:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	68db      	ldr	r3, [r3, #12]
 8002bc2:	2210      	movs	r2, #16
 8002bc4:	4013      	ands	r3, r2
 8002bc6:	2b10      	cmp	r3, #16
 8002bc8:	d062      	beq.n	8002c90 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	22ca      	movs	r2, #202	; 0xca
 8002bd0:	625a      	str	r2, [r3, #36]	; 0x24
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	2253      	movs	r2, #83	; 0x53
 8002bd8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8002bda:	250f      	movs	r5, #15
 8002bdc:	197c      	adds	r4, r7, r5
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	0018      	movs	r0, r3
 8002be2:	f000 f892 	bl	8002d0a <RTC_EnterInitMode>
 8002be6:	0003      	movs	r3, r0
 8002be8:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 8002bea:	0028      	movs	r0, r5
 8002bec:	183b      	adds	r3, r7, r0
 8002bee:	781b      	ldrb	r3, [r3, #0]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d12c      	bne.n	8002c4e <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	699a      	ldr	r2, [r3, #24]
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	492e      	ldr	r1, [pc, #184]	; (8002cb8 <HAL_RTC_Init+0x140>)
 8002c00:	400a      	ands	r2, r1
 8002c02:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	6999      	ldr	r1, [r3, #24]
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	689a      	ldr	r2, [r3, #8]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	695b      	ldr	r3, [r3, #20]
 8002c12:	431a      	orrs	r2, r3
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	69db      	ldr	r3, [r3, #28]
 8002c18:	431a      	orrs	r2, r3
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	430a      	orrs	r2, r1
 8002c20:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	687a      	ldr	r2, [r7, #4]
 8002c28:	6912      	ldr	r2, [r2, #16]
 8002c2a:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	6919      	ldr	r1, [r3, #16]
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	68db      	ldr	r3, [r3, #12]
 8002c36:	041a      	lsls	r2, r3, #16
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	430a      	orrs	r2, r1
 8002c3e:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8002c40:	183c      	adds	r4, r7, r0
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	0018      	movs	r0, r3
 8002c46:	f000 f8a3 	bl	8002d90 <RTC_ExitInitMode>
 8002c4a:	0003      	movs	r3, r0
 8002c4c:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 8002c4e:	230f      	movs	r3, #15
 8002c50:	18fb      	adds	r3, r7, r3
 8002c52:	781b      	ldrb	r3, [r3, #0]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d116      	bne.n	8002c86 <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	699a      	ldr	r2, [r3, #24]
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	00d2      	lsls	r2, r2, #3
 8002c64:	08d2      	lsrs	r2, r2, #3
 8002c66:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	6999      	ldr	r1, [r3, #24]
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6a1b      	ldr	r3, [r3, #32]
 8002c76:	431a      	orrs	r2, r3
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	699b      	ldr	r3, [r3, #24]
 8002c7c:	431a      	orrs	r2, r3
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	430a      	orrs	r2, r1
 8002c84:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	22ff      	movs	r2, #255	; 0xff
 8002c8c:	625a      	str	r2, [r3, #36]	; 0x24
 8002c8e:	e003      	b.n	8002c98 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8002c90:	230f      	movs	r3, #15
 8002c92:	18fb      	adds	r3, r7, r3
 8002c94:	2200      	movs	r2, #0
 8002c96:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 8002c98:	230f      	movs	r3, #15
 8002c9a:	18fb      	adds	r3, r7, r3
 8002c9c:	781b      	ldrb	r3, [r3, #0]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d103      	bne.n	8002caa <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2229      	movs	r2, #41	; 0x29
 8002ca6:	2101      	movs	r1, #1
 8002ca8:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 8002caa:	230f      	movs	r3, #15
 8002cac:	18fb      	adds	r3, r7, r3
 8002cae:	781b      	ldrb	r3, [r3, #0]
}
 8002cb0:	0018      	movs	r0, r3
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	b004      	add	sp, #16
 8002cb6:	bdb0      	pop	{r4, r5, r7, pc}
 8002cb8:	fb8fffbf 	.word	0xfb8fffbf

08002cbc <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b084      	sub	sp, #16
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	68da      	ldr	r2, [r3, #12]
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	21a0      	movs	r1, #160	; 0xa0
 8002cd0:	438a      	bics	r2, r1
 8002cd2:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8002cd4:	f7fe fb3e 	bl	8001354 <HAL_GetTick>
 8002cd8:	0003      	movs	r3, r0
 8002cda:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8002cdc:	e00a      	b.n	8002cf4 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8002cde:	f7fe fb39 	bl	8001354 <HAL_GetTick>
 8002ce2:	0002      	movs	r2, r0
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	1ad2      	subs	r2, r2, r3
 8002ce8:	23fa      	movs	r3, #250	; 0xfa
 8002cea:	009b      	lsls	r3, r3, #2
 8002cec:	429a      	cmp	r2, r3
 8002cee:	d901      	bls.n	8002cf4 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8002cf0:	2303      	movs	r3, #3
 8002cf2:	e006      	b.n	8002d02 <HAL_RTC_WaitForSynchro+0x46>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	68db      	ldr	r3, [r3, #12]
 8002cfa:	2220      	movs	r2, #32
 8002cfc:	4013      	ands	r3, r2
 8002cfe:	d0ee      	beq.n	8002cde <HAL_RTC_WaitForSynchro+0x22>
    }
  }

  return HAL_OK;
 8002d00:	2300      	movs	r3, #0
}
 8002d02:	0018      	movs	r0, r3
 8002d04:	46bd      	mov	sp, r7
 8002d06:	b004      	add	sp, #16
 8002d08:	bd80      	pop	{r7, pc}

08002d0a <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8002d0a:	b580      	push	{r7, lr}
 8002d0c:	b084      	sub	sp, #16
 8002d0e:	af00      	add	r7, sp, #0
 8002d10:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 8002d12:	230f      	movs	r3, #15
 8002d14:	18fb      	adds	r3, r7, r3
 8002d16:	2200      	movs	r2, #0
 8002d18:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	68db      	ldr	r3, [r3, #12]
 8002d20:	2240      	movs	r2, #64	; 0x40
 8002d22:	4013      	ands	r3, r2
 8002d24:	d12c      	bne.n	8002d80 <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	68da      	ldr	r2, [r3, #12]
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	2180      	movs	r1, #128	; 0x80
 8002d32:	430a      	orrs	r2, r1
 8002d34:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8002d36:	f7fe fb0d 	bl	8001354 <HAL_GetTick>
 8002d3a:	0003      	movs	r3, r0
 8002d3c:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8002d3e:	e014      	b.n	8002d6a <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8002d40:	f7fe fb08 	bl	8001354 <HAL_GetTick>
 8002d44:	0002      	movs	r2, r0
 8002d46:	68bb      	ldr	r3, [r7, #8]
 8002d48:	1ad2      	subs	r2, r2, r3
 8002d4a:	200f      	movs	r0, #15
 8002d4c:	183b      	adds	r3, r7, r0
 8002d4e:	1839      	adds	r1, r7, r0
 8002d50:	7809      	ldrb	r1, [r1, #0]
 8002d52:	7019      	strb	r1, [r3, #0]
 8002d54:	23fa      	movs	r3, #250	; 0xfa
 8002d56:	009b      	lsls	r3, r3, #2
 8002d58:	429a      	cmp	r2, r3
 8002d5a:	d906      	bls.n	8002d6a <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 8002d5c:	183b      	adds	r3, r7, r0
 8002d5e:	2203      	movs	r2, #3
 8002d60:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	2229      	movs	r2, #41	; 0x29
 8002d66:	2103      	movs	r1, #3
 8002d68:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	68db      	ldr	r3, [r3, #12]
 8002d70:	2240      	movs	r2, #64	; 0x40
 8002d72:	4013      	ands	r3, r2
 8002d74:	d104      	bne.n	8002d80 <RTC_EnterInitMode+0x76>
 8002d76:	230f      	movs	r3, #15
 8002d78:	18fb      	adds	r3, r7, r3
 8002d7a:	781b      	ldrb	r3, [r3, #0]
 8002d7c:	2b03      	cmp	r3, #3
 8002d7e:	d1df      	bne.n	8002d40 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8002d80:	230f      	movs	r3, #15
 8002d82:	18fb      	adds	r3, r7, r3
 8002d84:	781b      	ldrb	r3, [r3, #0]
}
 8002d86:	0018      	movs	r0, r3
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	b004      	add	sp, #16
 8002d8c:	bd80      	pop	{r7, pc}
	...

08002d90 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8002d90:	b590      	push	{r4, r7, lr}
 8002d92:	b085      	sub	sp, #20
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d98:	240f      	movs	r4, #15
 8002d9a:	193b      	adds	r3, r7, r4
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8002da0:	4b1c      	ldr	r3, [pc, #112]	; (8002e14 <RTC_ExitInitMode+0x84>)
 8002da2:	68da      	ldr	r2, [r3, #12]
 8002da4:	4b1b      	ldr	r3, [pc, #108]	; (8002e14 <RTC_ExitInitMode+0x84>)
 8002da6:	2180      	movs	r1, #128	; 0x80
 8002da8:	438a      	bics	r2, r1
 8002daa:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8002dac:	4b19      	ldr	r3, [pc, #100]	; (8002e14 <RTC_ExitInitMode+0x84>)
 8002dae:	699b      	ldr	r3, [r3, #24]
 8002db0:	2220      	movs	r2, #32
 8002db2:	4013      	ands	r3, r2
 8002db4:	d10d      	bne.n	8002dd2 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	0018      	movs	r0, r3
 8002dba:	f7ff ff7f 	bl	8002cbc <HAL_RTC_WaitForSynchro>
 8002dbe:	1e03      	subs	r3, r0, #0
 8002dc0:	d021      	beq.n	8002e06 <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	2229      	movs	r2, #41	; 0x29
 8002dc6:	2103      	movs	r1, #3
 8002dc8:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8002dca:	193b      	adds	r3, r7, r4
 8002dcc:	2203      	movs	r2, #3
 8002dce:	701a      	strb	r2, [r3, #0]
 8002dd0:	e019      	b.n	8002e06 <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8002dd2:	4b10      	ldr	r3, [pc, #64]	; (8002e14 <RTC_ExitInitMode+0x84>)
 8002dd4:	699a      	ldr	r2, [r3, #24]
 8002dd6:	4b0f      	ldr	r3, [pc, #60]	; (8002e14 <RTC_ExitInitMode+0x84>)
 8002dd8:	2120      	movs	r1, #32
 8002dda:	438a      	bics	r2, r1
 8002ddc:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	0018      	movs	r0, r3
 8002de2:	f7ff ff6b 	bl	8002cbc <HAL_RTC_WaitForSynchro>
 8002de6:	1e03      	subs	r3, r0, #0
 8002de8:	d007      	beq.n	8002dfa <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2229      	movs	r2, #41	; 0x29
 8002dee:	2103      	movs	r1, #3
 8002df0:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8002df2:	230f      	movs	r3, #15
 8002df4:	18fb      	adds	r3, r7, r3
 8002df6:	2203      	movs	r2, #3
 8002df8:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8002dfa:	4b06      	ldr	r3, [pc, #24]	; (8002e14 <RTC_ExitInitMode+0x84>)
 8002dfc:	699a      	ldr	r2, [r3, #24]
 8002dfe:	4b05      	ldr	r3, [pc, #20]	; (8002e14 <RTC_ExitInitMode+0x84>)
 8002e00:	2120      	movs	r1, #32
 8002e02:	430a      	orrs	r2, r1
 8002e04:	619a      	str	r2, [r3, #24]
  }

  return status;
 8002e06:	230f      	movs	r3, #15
 8002e08:	18fb      	adds	r3, r7, r3
 8002e0a:	781b      	ldrb	r3, [r3, #0]
}
 8002e0c:	0018      	movs	r0, r3
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	b005      	add	sp, #20
 8002e12:	bd90      	pop	{r4, r7, pc}
 8002e14:	40002800 	.word	0x40002800

08002e18 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wake up counter
  * @param  WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b086      	sub	sp, #24
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	60f8      	str	r0, [r7, #12]
 8002e20:	60b9      	str	r1, [r7, #8]
 8002e22:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	2228      	movs	r2, #40	; 0x28
 8002e28:	5c9b      	ldrb	r3, [r3, r2]
 8002e2a:	2b01      	cmp	r3, #1
 8002e2c:	d101      	bne.n	8002e32 <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 8002e2e:	2302      	movs	r3, #2
 8002e30:	e082      	b.n	8002f38 <HAL_RTCEx_SetWakeUpTimer_IT+0x120>
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	2228      	movs	r2, #40	; 0x28
 8002e36:	2101      	movs	r1, #1
 8002e38:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	2229      	movs	r2, #41	; 0x29
 8002e3e:	2102      	movs	r1, #2
 8002e40:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	22ca      	movs	r2, #202	; 0xca
 8002e48:	625a      	str	r2, [r3, #36]	; 0x24
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	2253      	movs	r2, #83	; 0x53
 8002e50:	625a      	str	r2, [r3, #36]	; 0x24

  /* Disable the Wake-Up timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	699a      	ldr	r2, [r3, #24]
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4938      	ldr	r1, [pc, #224]	; (8002f40 <HAL_RTCEx_SetWakeUpTimer_IT+0x128>)
 8002e5e:	400a      	ands	r2, r1
 8002e60:	619a      	str	r2, [r3, #24]

  /* Clear flag Wake-Up */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	2104      	movs	r1, #4
 8002e6e:	430a      	orrs	r2, r1
 8002e70:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Poll WUTWF until it is set in RTC_ICSR to make sure the access to wakeup autoreload
     counter and to WUCKSEL[2:0] bits is allowed. This step must be skipped in
     calendar initialization mode. */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8002e72:	4b34      	ldr	r3, [pc, #208]	; (8002f44 <HAL_RTCEx_SetWakeUpTimer_IT+0x12c>)
 8002e74:	68db      	ldr	r3, [r3, #12]
 8002e76:	2240      	movs	r2, #64	; 0x40
 8002e78:	4013      	ands	r3, r2
 8002e7a:	d121      	bne.n	8002ec0 <HAL_RTCEx_SetWakeUpTimer_IT+0xa8>
  {
    tickstart = HAL_GetTick();
 8002e7c:	f7fe fa6a 	bl	8001354 <HAL_GetTick>
 8002e80:	0003      	movs	r3, r0
 8002e82:	617b      	str	r3, [r7, #20]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8002e84:	e016      	b.n	8002eb4 <HAL_RTCEx_SetWakeUpTimer_IT+0x9c>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8002e86:	f7fe fa65 	bl	8001354 <HAL_GetTick>
 8002e8a:	0002      	movs	r2, r0
 8002e8c:	697b      	ldr	r3, [r7, #20]
 8002e8e:	1ad2      	subs	r2, r2, r3
 8002e90:	23fa      	movs	r3, #250	; 0xfa
 8002e92:	009b      	lsls	r3, r3, #2
 8002e94:	429a      	cmp	r2, r3
 8002e96:	d90d      	bls.n	8002eb4 <HAL_RTCEx_SetWakeUpTimer_IT+0x9c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	22ff      	movs	r2, #255	; 0xff
 8002e9e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	2229      	movs	r2, #41	; 0x29
 8002ea4:	2103      	movs	r1, #3
 8002ea6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	2228      	movs	r2, #40	; 0x28
 8002eac:	2100      	movs	r1, #0
 8002eae:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002eb0:	2303      	movs	r3, #3
 8002eb2:	e041      	b.n	8002f38 <HAL_RTCEx_SetWakeUpTimer_IT+0x120>
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	68db      	ldr	r3, [r3, #12]
 8002eba:	2204      	movs	r2, #4
 8002ebc:	4013      	ands	r3, r2
 8002ebe:	d0e2      	beq.n	8002e86 <HAL_RTCEx_SetWakeUpTimer_IT+0x6e>
      }
    }
  }

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	68ba      	ldr	r2, [r7, #8]
 8002ec6:	615a      	str	r2, [r3, #20]

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	699a      	ldr	r2, [r3, #24]
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	2107      	movs	r1, #7
 8002ed4:	438a      	bics	r2, r1
 8002ed6:	619a      	str	r2, [r3, #24]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	6999      	ldr	r1, [r3, #24]
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	687a      	ldr	r2, [r7, #4]
 8002ee4:	430a      	orrs	r2, r1
 8002ee6:	619a      	str	r2, [r3, #24]

  /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8002ee8:	4a17      	ldr	r2, [pc, #92]	; (8002f48 <HAL_RTCEx_SetWakeUpTimer_IT+0x130>)
 8002eea:	2380      	movs	r3, #128	; 0x80
 8002eec:	58d3      	ldr	r3, [r2, r3]
 8002eee:	4916      	ldr	r1, [pc, #88]	; (8002f48 <HAL_RTCEx_SetWakeUpTimer_IT+0x130>)
 8002ef0:	2280      	movs	r2, #128	; 0x80
 8002ef2:	0312      	lsls	r2, r2, #12
 8002ef4:	4313      	orrs	r3, r2
 8002ef6:	2280      	movs	r2, #128	; 0x80
 8002ef8:	508b      	str	r3, [r1, r2]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc,RTC_IT_WUT);
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	699a      	ldr	r2, [r3, #24]
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	2180      	movs	r1, #128	; 0x80
 8002f06:	01c9      	lsls	r1, r1, #7
 8002f08:	430a      	orrs	r2, r1
 8002f0a:	619a      	str	r2, [r3, #24]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	699a      	ldr	r2, [r3, #24]
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	2180      	movs	r1, #128	; 0x80
 8002f18:	00c9      	lsls	r1, r1, #3
 8002f1a:	430a      	orrs	r2, r1
 8002f1c:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	22ff      	movs	r2, #255	; 0xff
 8002f24:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	2229      	movs	r2, #41	; 0x29
 8002f2a:	2101      	movs	r1, #1
 8002f2c:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	2228      	movs	r2, #40	; 0x28
 8002f32:	2100      	movs	r1, #0
 8002f34:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002f36:	2300      	movs	r3, #0
}
 8002f38:	0018      	movs	r0, r3
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	b006      	add	sp, #24
 8002f3e:	bd80      	pop	{r7, pc}
 8002f40:	fffffbff 	.word	0xfffffbff
 8002f44:	40002800 	.word	0x40002800
 8002f48:	40021800 	.word	0x40021800

08002f4c <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @brief  Handle Wake Up Timer interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b082      	sub	sp, #8
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
    /* Get the pending status of the WAKEUPTIMER Interrupt */
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f5a:	2204      	movs	r2, #4
 8002f5c:	4013      	ands	r3, r2
 8002f5e:	d00b      	beq.n	8002f78 <HAL_RTCEx_WakeUpTimerIRQHandler+0x2c>
    {
      /* Clear the WAKEUPTIMER interrupt pending bit */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	2104      	movs	r1, #4
 8002f6c:	430a      	orrs	r2, r1
 8002f6e:	65da      	str	r2, [r3, #92]	; 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call WakeUpTimerEvent registered Callback */
      hrtc->WakeUpTimerEventCallback(hrtc);
#else
      /* WAKEUPTIMER callback */
      HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	0018      	movs	r0, r3
 8002f74:	f000 f808 	bl	8002f88 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2229      	movs	r2, #41	; 0x29
 8002f7c:	2101      	movs	r1, #1
 8002f7e:	5499      	strb	r1, [r3, r2]
}
 8002f80:	46c0      	nop			; (mov r8, r8)
 8002f82:	46bd      	mov	sp, r7
 8002f84:	b002      	add	sp, #8
 8002f86:	bd80      	pop	{r7, pc}

08002f88 <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @brief  Wake Up Timer callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b082      	sub	sp, #8
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 8002f90:	46c0      	nop			; (mov r8, r8)
 8002f92:	46bd      	mov	sp, r7
 8002f94:	b002      	add	sp, #8
 8002f96:	bd80      	pop	{r7, pc}

08002f98 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b082      	sub	sp, #8
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d101      	bne.n	8002faa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e04a      	b.n	8003040 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	223d      	movs	r2, #61	; 0x3d
 8002fae:	5c9b      	ldrb	r3, [r3, r2]
 8002fb0:	b2db      	uxtb	r3, r3
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d107      	bne.n	8002fc6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	223c      	movs	r2, #60	; 0x3c
 8002fba:	2100      	movs	r1, #0
 8002fbc:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	0018      	movs	r0, r3
 8002fc2:	f7fd ff55 	bl	8000e70 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	223d      	movs	r2, #61	; 0x3d
 8002fca:	2102      	movs	r1, #2
 8002fcc:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681a      	ldr	r2, [r3, #0]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	3304      	adds	r3, #4
 8002fd6:	0019      	movs	r1, r3
 8002fd8:	0010      	movs	r0, r2
 8002fda:	f000 fa09 	bl	80033f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2248      	movs	r2, #72	; 0x48
 8002fe2:	2101      	movs	r1, #1
 8002fe4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	223e      	movs	r2, #62	; 0x3e
 8002fea:	2101      	movs	r1, #1
 8002fec:	5499      	strb	r1, [r3, r2]
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	223f      	movs	r2, #63	; 0x3f
 8002ff2:	2101      	movs	r1, #1
 8002ff4:	5499      	strb	r1, [r3, r2]
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2240      	movs	r2, #64	; 0x40
 8002ffa:	2101      	movs	r1, #1
 8002ffc:	5499      	strb	r1, [r3, r2]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2241      	movs	r2, #65	; 0x41
 8003002:	2101      	movs	r1, #1
 8003004:	5499      	strb	r1, [r3, r2]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2242      	movs	r2, #66	; 0x42
 800300a:	2101      	movs	r1, #1
 800300c:	5499      	strb	r1, [r3, r2]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2243      	movs	r2, #67	; 0x43
 8003012:	2101      	movs	r1, #1
 8003014:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2244      	movs	r2, #68	; 0x44
 800301a:	2101      	movs	r1, #1
 800301c:	5499      	strb	r1, [r3, r2]
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2245      	movs	r2, #69	; 0x45
 8003022:	2101      	movs	r1, #1
 8003024:	5499      	strb	r1, [r3, r2]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2246      	movs	r2, #70	; 0x46
 800302a:	2101      	movs	r1, #1
 800302c:	5499      	strb	r1, [r3, r2]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2247      	movs	r2, #71	; 0x47
 8003032:	2101      	movs	r1, #1
 8003034:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	223d      	movs	r2, #61	; 0x3d
 800303a:	2101      	movs	r1, #1
 800303c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800303e:	2300      	movs	r3, #0
}
 8003040:	0018      	movs	r0, r3
 8003042:	46bd      	mov	sp, r7
 8003044:	b002      	add	sp, #8
 8003046:	bd80      	pop	{r7, pc}

08003048 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b084      	sub	sp, #16
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	223d      	movs	r2, #61	; 0x3d
 8003054:	5c9b      	ldrb	r3, [r3, r2]
 8003056:	b2db      	uxtb	r3, r3
 8003058:	2b01      	cmp	r3, #1
 800305a:	d001      	beq.n	8003060 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800305c:	2301      	movs	r3, #1
 800305e:	e03d      	b.n	80030dc <HAL_TIM_Base_Start_IT+0x94>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	223d      	movs	r2, #61	; 0x3d
 8003064:	2102      	movs	r1, #2
 8003066:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	68da      	ldr	r2, [r3, #12]
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	2101      	movs	r1, #1
 8003074:	430a      	orrs	r2, r1
 8003076:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4a19      	ldr	r2, [pc, #100]	; (80030e4 <HAL_TIM_Base_Start_IT+0x9c>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d00a      	beq.n	8003098 <HAL_TIM_Base_Start_IT+0x50>
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681a      	ldr	r2, [r3, #0]
 8003086:	2380      	movs	r3, #128	; 0x80
 8003088:	05db      	lsls	r3, r3, #23
 800308a:	429a      	cmp	r2, r3
 800308c:	d004      	beq.n	8003098 <HAL_TIM_Base_Start_IT+0x50>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	4a15      	ldr	r2, [pc, #84]	; (80030e8 <HAL_TIM_Base_Start_IT+0xa0>)
 8003094:	4293      	cmp	r3, r2
 8003096:	d116      	bne.n	80030c6 <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	4a13      	ldr	r2, [pc, #76]	; (80030ec <HAL_TIM_Base_Start_IT+0xa4>)
 80030a0:	4013      	ands	r3, r2
 80030a2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	2b06      	cmp	r3, #6
 80030a8:	d016      	beq.n	80030d8 <HAL_TIM_Base_Start_IT+0x90>
 80030aa:	68fa      	ldr	r2, [r7, #12]
 80030ac:	2380      	movs	r3, #128	; 0x80
 80030ae:	025b      	lsls	r3, r3, #9
 80030b0:	429a      	cmp	r2, r3
 80030b2:	d011      	beq.n	80030d8 <HAL_TIM_Base_Start_IT+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	681a      	ldr	r2, [r3, #0]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	2101      	movs	r1, #1
 80030c0:	430a      	orrs	r2, r1
 80030c2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030c4:	e008      	b.n	80030d8 <HAL_TIM_Base_Start_IT+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	681a      	ldr	r2, [r3, #0]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	2101      	movs	r1, #1
 80030d2:	430a      	orrs	r2, r1
 80030d4:	601a      	str	r2, [r3, #0]
 80030d6:	e000      	b.n	80030da <HAL_TIM_Base_Start_IT+0x92>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030d8:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80030da:	2300      	movs	r3, #0
}
 80030dc:	0018      	movs	r0, r3
 80030de:	46bd      	mov	sp, r7
 80030e0:	b004      	add	sp, #16
 80030e2:	bd80      	pop	{r7, pc}
 80030e4:	40012c00 	.word	0x40012c00
 80030e8:	40000400 	.word	0x40000400
 80030ec:	00010007 	.word	0x00010007

080030f0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b082      	sub	sp, #8
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	68da      	ldr	r2, [r3, #12]
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	2101      	movs	r1, #1
 8003104:	438a      	bics	r2, r1
 8003106:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	6a1b      	ldr	r3, [r3, #32]
 800310e:	4a0d      	ldr	r2, [pc, #52]	; (8003144 <HAL_TIM_Base_Stop_IT+0x54>)
 8003110:	4013      	ands	r3, r2
 8003112:	d10d      	bne.n	8003130 <HAL_TIM_Base_Stop_IT+0x40>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	6a1b      	ldr	r3, [r3, #32]
 800311a:	4a0b      	ldr	r2, [pc, #44]	; (8003148 <HAL_TIM_Base_Stop_IT+0x58>)
 800311c:	4013      	ands	r3, r2
 800311e:	d107      	bne.n	8003130 <HAL_TIM_Base_Stop_IT+0x40>
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	681a      	ldr	r2, [r3, #0]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	2101      	movs	r1, #1
 800312c:	438a      	bics	r2, r1
 800312e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	223d      	movs	r2, #61	; 0x3d
 8003134:	2101      	movs	r1, #1
 8003136:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8003138:	2300      	movs	r3, #0
}
 800313a:	0018      	movs	r0, r3
 800313c:	46bd      	mov	sp, r7
 800313e:	b002      	add	sp, #8
 8003140:	bd80      	pop	{r7, pc}
 8003142:	46c0      	nop			; (mov r8, r8)
 8003144:	00001111 	.word	0x00001111
 8003148:	00000444 	.word	0x00000444

0800314c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b082      	sub	sp, #8
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	691b      	ldr	r3, [r3, #16]
 800315a:	2202      	movs	r2, #2
 800315c:	4013      	ands	r3, r2
 800315e:	2b02      	cmp	r3, #2
 8003160:	d124      	bne.n	80031ac <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	68db      	ldr	r3, [r3, #12]
 8003168:	2202      	movs	r2, #2
 800316a:	4013      	ands	r3, r2
 800316c:	2b02      	cmp	r3, #2
 800316e:	d11d      	bne.n	80031ac <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	2203      	movs	r2, #3
 8003176:	4252      	negs	r2, r2
 8003178:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2201      	movs	r2, #1
 800317e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	699b      	ldr	r3, [r3, #24]
 8003186:	2203      	movs	r2, #3
 8003188:	4013      	ands	r3, r2
 800318a:	d004      	beq.n	8003196 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	0018      	movs	r0, r3
 8003190:	f000 f916 	bl	80033c0 <HAL_TIM_IC_CaptureCallback>
 8003194:	e007      	b.n	80031a6 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	0018      	movs	r0, r3
 800319a:	f000 f909 	bl	80033b0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	0018      	movs	r0, r3
 80031a2:	f000 f915 	bl	80033d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2200      	movs	r2, #0
 80031aa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	691b      	ldr	r3, [r3, #16]
 80031b2:	2204      	movs	r2, #4
 80031b4:	4013      	ands	r3, r2
 80031b6:	2b04      	cmp	r3, #4
 80031b8:	d125      	bne.n	8003206 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	68db      	ldr	r3, [r3, #12]
 80031c0:	2204      	movs	r2, #4
 80031c2:	4013      	ands	r3, r2
 80031c4:	2b04      	cmp	r3, #4
 80031c6:	d11e      	bne.n	8003206 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	2205      	movs	r2, #5
 80031ce:	4252      	negs	r2, r2
 80031d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2202      	movs	r2, #2
 80031d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	699a      	ldr	r2, [r3, #24]
 80031de:	23c0      	movs	r3, #192	; 0xc0
 80031e0:	009b      	lsls	r3, r3, #2
 80031e2:	4013      	ands	r3, r2
 80031e4:	d004      	beq.n	80031f0 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	0018      	movs	r0, r3
 80031ea:	f000 f8e9 	bl	80033c0 <HAL_TIM_IC_CaptureCallback>
 80031ee:	e007      	b.n	8003200 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	0018      	movs	r0, r3
 80031f4:	f000 f8dc 	bl	80033b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	0018      	movs	r0, r3
 80031fc:	f000 f8e8 	bl	80033d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2200      	movs	r2, #0
 8003204:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	691b      	ldr	r3, [r3, #16]
 800320c:	2208      	movs	r2, #8
 800320e:	4013      	ands	r3, r2
 8003210:	2b08      	cmp	r3, #8
 8003212:	d124      	bne.n	800325e <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	68db      	ldr	r3, [r3, #12]
 800321a:	2208      	movs	r2, #8
 800321c:	4013      	ands	r3, r2
 800321e:	2b08      	cmp	r3, #8
 8003220:	d11d      	bne.n	800325e <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	2209      	movs	r2, #9
 8003228:	4252      	negs	r2, r2
 800322a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2204      	movs	r2, #4
 8003230:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	69db      	ldr	r3, [r3, #28]
 8003238:	2203      	movs	r2, #3
 800323a:	4013      	ands	r3, r2
 800323c:	d004      	beq.n	8003248 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	0018      	movs	r0, r3
 8003242:	f000 f8bd 	bl	80033c0 <HAL_TIM_IC_CaptureCallback>
 8003246:	e007      	b.n	8003258 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	0018      	movs	r0, r3
 800324c:	f000 f8b0 	bl	80033b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	0018      	movs	r0, r3
 8003254:	f000 f8bc 	bl	80033d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2200      	movs	r2, #0
 800325c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	691b      	ldr	r3, [r3, #16]
 8003264:	2210      	movs	r2, #16
 8003266:	4013      	ands	r3, r2
 8003268:	2b10      	cmp	r3, #16
 800326a:	d125      	bne.n	80032b8 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	68db      	ldr	r3, [r3, #12]
 8003272:	2210      	movs	r2, #16
 8003274:	4013      	ands	r3, r2
 8003276:	2b10      	cmp	r3, #16
 8003278:	d11e      	bne.n	80032b8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	2211      	movs	r2, #17
 8003280:	4252      	negs	r2, r2
 8003282:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2208      	movs	r2, #8
 8003288:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	69da      	ldr	r2, [r3, #28]
 8003290:	23c0      	movs	r3, #192	; 0xc0
 8003292:	009b      	lsls	r3, r3, #2
 8003294:	4013      	ands	r3, r2
 8003296:	d004      	beq.n	80032a2 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	0018      	movs	r0, r3
 800329c:	f000 f890 	bl	80033c0 <HAL_TIM_IC_CaptureCallback>
 80032a0:	e007      	b.n	80032b2 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	0018      	movs	r0, r3
 80032a6:	f000 f883 	bl	80033b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	0018      	movs	r0, r3
 80032ae:	f000 f88f 	bl	80033d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2200      	movs	r2, #0
 80032b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	691b      	ldr	r3, [r3, #16]
 80032be:	2201      	movs	r2, #1
 80032c0:	4013      	ands	r3, r2
 80032c2:	2b01      	cmp	r3, #1
 80032c4:	d10f      	bne.n	80032e6 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	68db      	ldr	r3, [r3, #12]
 80032cc:	2201      	movs	r2, #1
 80032ce:	4013      	ands	r3, r2
 80032d0:	2b01      	cmp	r3, #1
 80032d2:	d108      	bne.n	80032e6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	2202      	movs	r2, #2
 80032da:	4252      	negs	r2, r2
 80032dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	0018      	movs	r0, r3
 80032e2:	f7fd fd3b 	bl	8000d5c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	691b      	ldr	r3, [r3, #16]
 80032ec:	2280      	movs	r2, #128	; 0x80
 80032ee:	4013      	ands	r3, r2
 80032f0:	2b80      	cmp	r3, #128	; 0x80
 80032f2:	d10f      	bne.n	8003314 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	68db      	ldr	r3, [r3, #12]
 80032fa:	2280      	movs	r2, #128	; 0x80
 80032fc:	4013      	ands	r3, r2
 80032fe:	2b80      	cmp	r3, #128	; 0x80
 8003300:	d108      	bne.n	8003314 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	2281      	movs	r2, #129	; 0x81
 8003308:	4252      	negs	r2, r2
 800330a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	0018      	movs	r0, r3
 8003310:	f000 f8ec 	bl	80034ec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	691a      	ldr	r2, [r3, #16]
 800331a:	2380      	movs	r3, #128	; 0x80
 800331c:	005b      	lsls	r3, r3, #1
 800331e:	401a      	ands	r2, r3
 8003320:	2380      	movs	r3, #128	; 0x80
 8003322:	005b      	lsls	r3, r3, #1
 8003324:	429a      	cmp	r2, r3
 8003326:	d10e      	bne.n	8003346 <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	68db      	ldr	r3, [r3, #12]
 800332e:	2280      	movs	r2, #128	; 0x80
 8003330:	4013      	ands	r3, r2
 8003332:	2b80      	cmp	r3, #128	; 0x80
 8003334:	d107      	bne.n	8003346 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4a1c      	ldr	r2, [pc, #112]	; (80033ac <HAL_TIM_IRQHandler+0x260>)
 800333c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	0018      	movs	r0, r3
 8003342:	f000 f8db 	bl	80034fc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	691b      	ldr	r3, [r3, #16]
 800334c:	2240      	movs	r2, #64	; 0x40
 800334e:	4013      	ands	r3, r2
 8003350:	2b40      	cmp	r3, #64	; 0x40
 8003352:	d10f      	bne.n	8003374 <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	68db      	ldr	r3, [r3, #12]
 800335a:	2240      	movs	r2, #64	; 0x40
 800335c:	4013      	ands	r3, r2
 800335e:	2b40      	cmp	r3, #64	; 0x40
 8003360:	d108      	bne.n	8003374 <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	2241      	movs	r2, #65	; 0x41
 8003368:	4252      	negs	r2, r2
 800336a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	0018      	movs	r0, r3
 8003370:	f000 f836 	bl	80033e0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	691b      	ldr	r3, [r3, #16]
 800337a:	2220      	movs	r2, #32
 800337c:	4013      	ands	r3, r2
 800337e:	2b20      	cmp	r3, #32
 8003380:	d10f      	bne.n	80033a2 <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	68db      	ldr	r3, [r3, #12]
 8003388:	2220      	movs	r2, #32
 800338a:	4013      	ands	r3, r2
 800338c:	2b20      	cmp	r3, #32
 800338e:	d108      	bne.n	80033a2 <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	2221      	movs	r2, #33	; 0x21
 8003396:	4252      	negs	r2, r2
 8003398:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	0018      	movs	r0, r3
 800339e:	f000 f89d 	bl	80034dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80033a2:	46c0      	nop			; (mov r8, r8)
 80033a4:	46bd      	mov	sp, r7
 80033a6:	b002      	add	sp, #8
 80033a8:	bd80      	pop	{r7, pc}
 80033aa:	46c0      	nop			; (mov r8, r8)
 80033ac:	fffffeff 	.word	0xfffffeff

080033b0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b082      	sub	sp, #8
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80033b8:	46c0      	nop			; (mov r8, r8)
 80033ba:	46bd      	mov	sp, r7
 80033bc:	b002      	add	sp, #8
 80033be:	bd80      	pop	{r7, pc}

080033c0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b082      	sub	sp, #8
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80033c8:	46c0      	nop			; (mov r8, r8)
 80033ca:	46bd      	mov	sp, r7
 80033cc:	b002      	add	sp, #8
 80033ce:	bd80      	pop	{r7, pc}

080033d0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b082      	sub	sp, #8
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80033d8:	46c0      	nop			; (mov r8, r8)
 80033da:	46bd      	mov	sp, r7
 80033dc:	b002      	add	sp, #8
 80033de:	bd80      	pop	{r7, pc}

080033e0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b082      	sub	sp, #8
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80033e8:	46c0      	nop			; (mov r8, r8)
 80033ea:	46bd      	mov	sp, r7
 80033ec:	b002      	add	sp, #8
 80033ee:	bd80      	pop	{r7, pc}

080033f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b084      	sub	sp, #16
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
 80033f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	4a30      	ldr	r2, [pc, #192]	; (80034c4 <TIM_Base_SetConfig+0xd4>)
 8003404:	4293      	cmp	r3, r2
 8003406:	d008      	beq.n	800341a <TIM_Base_SetConfig+0x2a>
 8003408:	687a      	ldr	r2, [r7, #4]
 800340a:	2380      	movs	r3, #128	; 0x80
 800340c:	05db      	lsls	r3, r3, #23
 800340e:	429a      	cmp	r2, r3
 8003410:	d003      	beq.n	800341a <TIM_Base_SetConfig+0x2a>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	4a2c      	ldr	r2, [pc, #176]	; (80034c8 <TIM_Base_SetConfig+0xd8>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d108      	bne.n	800342c <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	2270      	movs	r2, #112	; 0x70
 800341e:	4393      	bics	r3, r2
 8003420:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	68fa      	ldr	r2, [r7, #12]
 8003428:	4313      	orrs	r3, r2
 800342a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	4a25      	ldr	r2, [pc, #148]	; (80034c4 <TIM_Base_SetConfig+0xd4>)
 8003430:	4293      	cmp	r3, r2
 8003432:	d014      	beq.n	800345e <TIM_Base_SetConfig+0x6e>
 8003434:	687a      	ldr	r2, [r7, #4]
 8003436:	2380      	movs	r3, #128	; 0x80
 8003438:	05db      	lsls	r3, r3, #23
 800343a:	429a      	cmp	r2, r3
 800343c:	d00f      	beq.n	800345e <TIM_Base_SetConfig+0x6e>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	4a21      	ldr	r2, [pc, #132]	; (80034c8 <TIM_Base_SetConfig+0xd8>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d00b      	beq.n	800345e <TIM_Base_SetConfig+0x6e>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	4a20      	ldr	r2, [pc, #128]	; (80034cc <TIM_Base_SetConfig+0xdc>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d007      	beq.n	800345e <TIM_Base_SetConfig+0x6e>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	4a1f      	ldr	r2, [pc, #124]	; (80034d0 <TIM_Base_SetConfig+0xe0>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d003      	beq.n	800345e <TIM_Base_SetConfig+0x6e>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	4a1e      	ldr	r2, [pc, #120]	; (80034d4 <TIM_Base_SetConfig+0xe4>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d108      	bne.n	8003470 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	4a1d      	ldr	r2, [pc, #116]	; (80034d8 <TIM_Base_SetConfig+0xe8>)
 8003462:	4013      	ands	r3, r2
 8003464:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	68db      	ldr	r3, [r3, #12]
 800346a:	68fa      	ldr	r2, [r7, #12]
 800346c:	4313      	orrs	r3, r2
 800346e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	2280      	movs	r2, #128	; 0x80
 8003474:	4393      	bics	r3, r2
 8003476:	001a      	movs	r2, r3
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	695b      	ldr	r3, [r3, #20]
 800347c:	4313      	orrs	r3, r2
 800347e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	68fa      	ldr	r2, [r7, #12]
 8003484:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	689a      	ldr	r2, [r3, #8]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	681a      	ldr	r2, [r3, #0]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	4a0a      	ldr	r2, [pc, #40]	; (80034c4 <TIM_Base_SetConfig+0xd4>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d007      	beq.n	80034ae <TIM_Base_SetConfig+0xbe>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	4a0b      	ldr	r2, [pc, #44]	; (80034d0 <TIM_Base_SetConfig+0xe0>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d003      	beq.n	80034ae <TIM_Base_SetConfig+0xbe>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	4a0a      	ldr	r2, [pc, #40]	; (80034d4 <TIM_Base_SetConfig+0xe4>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d103      	bne.n	80034b6 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	691a      	ldr	r2, [r3, #16]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2201      	movs	r2, #1
 80034ba:	615a      	str	r2, [r3, #20]
}
 80034bc:	46c0      	nop			; (mov r8, r8)
 80034be:	46bd      	mov	sp, r7
 80034c0:	b004      	add	sp, #16
 80034c2:	bd80      	pop	{r7, pc}
 80034c4:	40012c00 	.word	0x40012c00
 80034c8:	40000400 	.word	0x40000400
 80034cc:	40002000 	.word	0x40002000
 80034d0:	40014400 	.word	0x40014400
 80034d4:	40014800 	.word	0x40014800
 80034d8:	fffffcff 	.word	0xfffffcff

080034dc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b082      	sub	sp, #8
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80034e4:	46c0      	nop			; (mov r8, r8)
 80034e6:	46bd      	mov	sp, r7
 80034e8:	b002      	add	sp, #8
 80034ea:	bd80      	pop	{r7, pc}

080034ec <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b082      	sub	sp, #8
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80034f4:	46c0      	nop			; (mov r8, r8)
 80034f6:	46bd      	mov	sp, r7
 80034f8:	b002      	add	sp, #8
 80034fa:	bd80      	pop	{r7, pc}

080034fc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b082      	sub	sp, #8
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003504:	46c0      	nop			; (mov r8, r8)
 8003506:	46bd      	mov	sp, r7
 8003508:	b002      	add	sp, #8
 800350a:	bd80      	pop	{r7, pc}

0800350c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b082      	sub	sp, #8
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2b00      	cmp	r3, #0
 8003518:	d101      	bne.n	800351e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	e046      	b.n	80035ac <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2288      	movs	r2, #136	; 0x88
 8003522:	589b      	ldr	r3, [r3, r2]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d107      	bne.n	8003538 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2284      	movs	r2, #132	; 0x84
 800352c:	2100      	movs	r1, #0
 800352e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	0018      	movs	r0, r3
 8003534:	f7fd fcc4 	bl	8000ec0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2288      	movs	r2, #136	; 0x88
 800353c:	2124      	movs	r1, #36	; 0x24
 800353e:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	681a      	ldr	r2, [r3, #0]
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	2101      	movs	r1, #1
 800354c:	438a      	bics	r2, r1
 800354e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	0018      	movs	r0, r3
 8003554:	f000 fc12 	bl	8003d7c <UART_SetConfig>
 8003558:	0003      	movs	r3, r0
 800355a:	2b01      	cmp	r3, #1
 800355c:	d101      	bne.n	8003562 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	e024      	b.n	80035ac <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003566:	2b00      	cmp	r3, #0
 8003568:	d003      	beq.n	8003572 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	0018      	movs	r0, r3
 800356e:	f000 fe7d 	bl	800426c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	685a      	ldr	r2, [r3, #4]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	490d      	ldr	r1, [pc, #52]	; (80035b4 <HAL_UART_Init+0xa8>)
 800357e:	400a      	ands	r2, r1
 8003580:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	689a      	ldr	r2, [r3, #8]
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	212a      	movs	r1, #42	; 0x2a
 800358e:	438a      	bics	r2, r1
 8003590:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	681a      	ldr	r2, [r3, #0]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	2101      	movs	r1, #1
 800359e:	430a      	orrs	r2, r1
 80035a0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	0018      	movs	r0, r3
 80035a6:	f000 ff15 	bl	80043d4 <UART_CheckIdleState>
 80035aa:	0003      	movs	r3, r0
}
 80035ac:	0018      	movs	r0, r3
 80035ae:	46bd      	mov	sp, r7
 80035b0:	b002      	add	sp, #8
 80035b2:	bd80      	pop	{r7, pc}
 80035b4:	ffffb7ff 	.word	0xffffb7ff

080035b8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b08a      	sub	sp, #40	; 0x28
 80035bc:	af02      	add	r7, sp, #8
 80035be:	60f8      	str	r0, [r7, #12]
 80035c0:	60b9      	str	r1, [r7, #8]
 80035c2:	603b      	str	r3, [r7, #0]
 80035c4:	1dbb      	adds	r3, r7, #6
 80035c6:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	2288      	movs	r2, #136	; 0x88
 80035cc:	589b      	ldr	r3, [r3, r2]
 80035ce:	2b20      	cmp	r3, #32
 80035d0:	d000      	beq.n	80035d4 <HAL_UART_Transmit+0x1c>
 80035d2:	e088      	b.n	80036e6 <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 80035d4:	68bb      	ldr	r3, [r7, #8]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d003      	beq.n	80035e2 <HAL_UART_Transmit+0x2a>
 80035da:	1dbb      	adds	r3, r7, #6
 80035dc:	881b      	ldrh	r3, [r3, #0]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d101      	bne.n	80035e6 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 80035e2:	2301      	movs	r3, #1
 80035e4:	e080      	b.n	80036e8 <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	689a      	ldr	r2, [r3, #8]
 80035ea:	2380      	movs	r3, #128	; 0x80
 80035ec:	015b      	lsls	r3, r3, #5
 80035ee:	429a      	cmp	r2, r3
 80035f0:	d109      	bne.n	8003606 <HAL_UART_Transmit+0x4e>
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	691b      	ldr	r3, [r3, #16]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d105      	bne.n	8003606 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80035fa:	68bb      	ldr	r3, [r7, #8]
 80035fc:	2201      	movs	r2, #1
 80035fe:	4013      	ands	r3, r2
 8003600:	d001      	beq.n	8003606 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8003602:	2301      	movs	r3, #1
 8003604:	e070      	b.n	80036e8 <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	2290      	movs	r2, #144	; 0x90
 800360a:	2100      	movs	r1, #0
 800360c:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	2288      	movs	r2, #136	; 0x88
 8003612:	2121      	movs	r1, #33	; 0x21
 8003614:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003616:	f7fd fe9d 	bl	8001354 <HAL_GetTick>
 800361a:	0003      	movs	r3, r0
 800361c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	1dba      	adds	r2, r7, #6
 8003622:	2154      	movs	r1, #84	; 0x54
 8003624:	8812      	ldrh	r2, [r2, #0]
 8003626:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	1dba      	adds	r2, r7, #6
 800362c:	2156      	movs	r1, #86	; 0x56
 800362e:	8812      	ldrh	r2, [r2, #0]
 8003630:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	689a      	ldr	r2, [r3, #8]
 8003636:	2380      	movs	r3, #128	; 0x80
 8003638:	015b      	lsls	r3, r3, #5
 800363a:	429a      	cmp	r2, r3
 800363c:	d108      	bne.n	8003650 <HAL_UART_Transmit+0x98>
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	691b      	ldr	r3, [r3, #16]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d104      	bne.n	8003650 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8003646:	2300      	movs	r3, #0
 8003648:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800364a:	68bb      	ldr	r3, [r7, #8]
 800364c:	61bb      	str	r3, [r7, #24]
 800364e:	e003      	b.n	8003658 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003654:	2300      	movs	r3, #0
 8003656:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003658:	e02c      	b.n	80036b4 <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800365a:	697a      	ldr	r2, [r7, #20]
 800365c:	68f8      	ldr	r0, [r7, #12]
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	9300      	str	r3, [sp, #0]
 8003662:	0013      	movs	r3, r2
 8003664:	2200      	movs	r2, #0
 8003666:	2180      	movs	r1, #128	; 0x80
 8003668:	f000 ff02 	bl	8004470 <UART_WaitOnFlagUntilTimeout>
 800366c:	1e03      	subs	r3, r0, #0
 800366e:	d001      	beq.n	8003674 <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 8003670:	2303      	movs	r3, #3
 8003672:	e039      	b.n	80036e8 <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 8003674:	69fb      	ldr	r3, [r7, #28]
 8003676:	2b00      	cmp	r3, #0
 8003678:	d10b      	bne.n	8003692 <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800367a:	69bb      	ldr	r3, [r7, #24]
 800367c:	881b      	ldrh	r3, [r3, #0]
 800367e:	001a      	movs	r2, r3
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	05d2      	lsls	r2, r2, #23
 8003686:	0dd2      	lsrs	r2, r2, #23
 8003688:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800368a:	69bb      	ldr	r3, [r7, #24]
 800368c:	3302      	adds	r3, #2
 800368e:	61bb      	str	r3, [r7, #24]
 8003690:	e007      	b.n	80036a2 <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003692:	69fb      	ldr	r3, [r7, #28]
 8003694:	781a      	ldrb	r2, [r3, #0]
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800369c:	69fb      	ldr	r3, [r7, #28]
 800369e:	3301      	adds	r3, #1
 80036a0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	2256      	movs	r2, #86	; 0x56
 80036a6:	5a9b      	ldrh	r3, [r3, r2]
 80036a8:	b29b      	uxth	r3, r3
 80036aa:	3b01      	subs	r3, #1
 80036ac:	b299      	uxth	r1, r3
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	2256      	movs	r2, #86	; 0x56
 80036b2:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	2256      	movs	r2, #86	; 0x56
 80036b8:	5a9b      	ldrh	r3, [r3, r2]
 80036ba:	b29b      	uxth	r3, r3
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d1cc      	bne.n	800365a <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80036c0:	697a      	ldr	r2, [r7, #20]
 80036c2:	68f8      	ldr	r0, [r7, #12]
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	9300      	str	r3, [sp, #0]
 80036c8:	0013      	movs	r3, r2
 80036ca:	2200      	movs	r2, #0
 80036cc:	2140      	movs	r1, #64	; 0x40
 80036ce:	f000 fecf 	bl	8004470 <UART_WaitOnFlagUntilTimeout>
 80036d2:	1e03      	subs	r3, r0, #0
 80036d4:	d001      	beq.n	80036da <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 80036d6:	2303      	movs	r3, #3
 80036d8:	e006      	b.n	80036e8 <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	2288      	movs	r2, #136	; 0x88
 80036de:	2120      	movs	r1, #32
 80036e0:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80036e2:	2300      	movs	r3, #0
 80036e4:	e000      	b.n	80036e8 <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 80036e6:	2302      	movs	r3, #2
  }
}
 80036e8:	0018      	movs	r0, r3
 80036ea:	46bd      	mov	sp, r7
 80036ec:	b008      	add	sp, #32
 80036ee:	bd80      	pop	{r7, pc}

080036f0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80036f0:	b5b0      	push	{r4, r5, r7, lr}
 80036f2:	b0aa      	sub	sp, #168	; 0xa8
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	69db      	ldr	r3, [r3, #28]
 80036fe:	22a4      	movs	r2, #164	; 0xa4
 8003700:	18b9      	adds	r1, r7, r2
 8003702:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	20a0      	movs	r0, #160	; 0xa0
 800370c:	1839      	adds	r1, r7, r0
 800370e:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	689b      	ldr	r3, [r3, #8]
 8003716:	249c      	movs	r4, #156	; 0x9c
 8003718:	1939      	adds	r1, r7, r4
 800371a:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800371c:	0011      	movs	r1, r2
 800371e:	18bb      	adds	r3, r7, r2
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	4aa2      	ldr	r2, [pc, #648]	; (80039ac <HAL_UART_IRQHandler+0x2bc>)
 8003724:	4013      	ands	r3, r2
 8003726:	2298      	movs	r2, #152	; 0x98
 8003728:	18bd      	adds	r5, r7, r2
 800372a:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 800372c:	18bb      	adds	r3, r7, r2
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d11a      	bne.n	800376a <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003734:	187b      	adds	r3, r7, r1
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	2220      	movs	r2, #32
 800373a:	4013      	ands	r3, r2
 800373c:	d015      	beq.n	800376a <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800373e:	183b      	adds	r3, r7, r0
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	2220      	movs	r2, #32
 8003744:	4013      	ands	r3, r2
 8003746:	d105      	bne.n	8003754 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003748:	193b      	adds	r3, r7, r4
 800374a:	681a      	ldr	r2, [r3, #0]
 800374c:	2380      	movs	r3, #128	; 0x80
 800374e:	055b      	lsls	r3, r3, #21
 8003750:	4013      	ands	r3, r2
 8003752:	d00a      	beq.n	800376a <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003758:	2b00      	cmp	r3, #0
 800375a:	d100      	bne.n	800375e <HAL_UART_IRQHandler+0x6e>
 800375c:	e2dc      	b.n	8003d18 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003762:	687a      	ldr	r2, [r7, #4]
 8003764:	0010      	movs	r0, r2
 8003766:	4798      	blx	r3
      }
      return;
 8003768:	e2d6      	b.n	8003d18 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800376a:	2398      	movs	r3, #152	; 0x98
 800376c:	18fb      	adds	r3, r7, r3
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d100      	bne.n	8003776 <HAL_UART_IRQHandler+0x86>
 8003774:	e122      	b.n	80039bc <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8003776:	239c      	movs	r3, #156	; 0x9c
 8003778:	18fb      	adds	r3, r7, r3
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4a8c      	ldr	r2, [pc, #560]	; (80039b0 <HAL_UART_IRQHandler+0x2c0>)
 800377e:	4013      	ands	r3, r2
 8003780:	d106      	bne.n	8003790 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8003782:	23a0      	movs	r3, #160	; 0xa0
 8003784:	18fb      	adds	r3, r7, r3
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4a8a      	ldr	r2, [pc, #552]	; (80039b4 <HAL_UART_IRQHandler+0x2c4>)
 800378a:	4013      	ands	r3, r2
 800378c:	d100      	bne.n	8003790 <HAL_UART_IRQHandler+0xa0>
 800378e:	e115      	b.n	80039bc <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003790:	23a4      	movs	r3, #164	; 0xa4
 8003792:	18fb      	adds	r3, r7, r3
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	2201      	movs	r2, #1
 8003798:	4013      	ands	r3, r2
 800379a:	d012      	beq.n	80037c2 <HAL_UART_IRQHandler+0xd2>
 800379c:	23a0      	movs	r3, #160	; 0xa0
 800379e:	18fb      	adds	r3, r7, r3
 80037a0:	681a      	ldr	r2, [r3, #0]
 80037a2:	2380      	movs	r3, #128	; 0x80
 80037a4:	005b      	lsls	r3, r3, #1
 80037a6:	4013      	ands	r3, r2
 80037a8:	d00b      	beq.n	80037c2 <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	2201      	movs	r2, #1
 80037b0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2290      	movs	r2, #144	; 0x90
 80037b6:	589b      	ldr	r3, [r3, r2]
 80037b8:	2201      	movs	r2, #1
 80037ba:	431a      	orrs	r2, r3
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2190      	movs	r1, #144	; 0x90
 80037c0:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80037c2:	23a4      	movs	r3, #164	; 0xa4
 80037c4:	18fb      	adds	r3, r7, r3
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	2202      	movs	r2, #2
 80037ca:	4013      	ands	r3, r2
 80037cc:	d011      	beq.n	80037f2 <HAL_UART_IRQHandler+0x102>
 80037ce:	239c      	movs	r3, #156	; 0x9c
 80037d0:	18fb      	adds	r3, r7, r3
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	2201      	movs	r2, #1
 80037d6:	4013      	ands	r3, r2
 80037d8:	d00b      	beq.n	80037f2 <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	2202      	movs	r2, #2
 80037e0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2290      	movs	r2, #144	; 0x90
 80037e6:	589b      	ldr	r3, [r3, r2]
 80037e8:	2204      	movs	r2, #4
 80037ea:	431a      	orrs	r2, r3
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2190      	movs	r1, #144	; 0x90
 80037f0:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80037f2:	23a4      	movs	r3, #164	; 0xa4
 80037f4:	18fb      	adds	r3, r7, r3
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	2204      	movs	r2, #4
 80037fa:	4013      	ands	r3, r2
 80037fc:	d011      	beq.n	8003822 <HAL_UART_IRQHandler+0x132>
 80037fe:	239c      	movs	r3, #156	; 0x9c
 8003800:	18fb      	adds	r3, r7, r3
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	2201      	movs	r2, #1
 8003806:	4013      	ands	r3, r2
 8003808:	d00b      	beq.n	8003822 <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	2204      	movs	r2, #4
 8003810:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2290      	movs	r2, #144	; 0x90
 8003816:	589b      	ldr	r3, [r3, r2]
 8003818:	2202      	movs	r2, #2
 800381a:	431a      	orrs	r2, r3
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2190      	movs	r1, #144	; 0x90
 8003820:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003822:	23a4      	movs	r3, #164	; 0xa4
 8003824:	18fb      	adds	r3, r7, r3
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	2208      	movs	r2, #8
 800382a:	4013      	ands	r3, r2
 800382c:	d017      	beq.n	800385e <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800382e:	23a0      	movs	r3, #160	; 0xa0
 8003830:	18fb      	adds	r3, r7, r3
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	2220      	movs	r2, #32
 8003836:	4013      	ands	r3, r2
 8003838:	d105      	bne.n	8003846 <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800383a:	239c      	movs	r3, #156	; 0x9c
 800383c:	18fb      	adds	r3, r7, r3
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4a5b      	ldr	r2, [pc, #364]	; (80039b0 <HAL_UART_IRQHandler+0x2c0>)
 8003842:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8003844:	d00b      	beq.n	800385e <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	2208      	movs	r2, #8
 800384c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2290      	movs	r2, #144	; 0x90
 8003852:	589b      	ldr	r3, [r3, r2]
 8003854:	2208      	movs	r2, #8
 8003856:	431a      	orrs	r2, r3
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2190      	movs	r1, #144	; 0x90
 800385c:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800385e:	23a4      	movs	r3, #164	; 0xa4
 8003860:	18fb      	adds	r3, r7, r3
 8003862:	681a      	ldr	r2, [r3, #0]
 8003864:	2380      	movs	r3, #128	; 0x80
 8003866:	011b      	lsls	r3, r3, #4
 8003868:	4013      	ands	r3, r2
 800386a:	d013      	beq.n	8003894 <HAL_UART_IRQHandler+0x1a4>
 800386c:	23a0      	movs	r3, #160	; 0xa0
 800386e:	18fb      	adds	r3, r7, r3
 8003870:	681a      	ldr	r2, [r3, #0]
 8003872:	2380      	movs	r3, #128	; 0x80
 8003874:	04db      	lsls	r3, r3, #19
 8003876:	4013      	ands	r3, r2
 8003878:	d00c      	beq.n	8003894 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	2280      	movs	r2, #128	; 0x80
 8003880:	0112      	lsls	r2, r2, #4
 8003882:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2290      	movs	r2, #144	; 0x90
 8003888:	589b      	ldr	r3, [r3, r2]
 800388a:	2220      	movs	r2, #32
 800388c:	431a      	orrs	r2, r3
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2190      	movs	r1, #144	; 0x90
 8003892:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2290      	movs	r2, #144	; 0x90
 8003898:	589b      	ldr	r3, [r3, r2]
 800389a:	2b00      	cmp	r3, #0
 800389c:	d100      	bne.n	80038a0 <HAL_UART_IRQHandler+0x1b0>
 800389e:	e23d      	b.n	8003d1c <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80038a0:	23a4      	movs	r3, #164	; 0xa4
 80038a2:	18fb      	adds	r3, r7, r3
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	2220      	movs	r2, #32
 80038a8:	4013      	ands	r3, r2
 80038aa:	d015      	beq.n	80038d8 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80038ac:	23a0      	movs	r3, #160	; 0xa0
 80038ae:	18fb      	adds	r3, r7, r3
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	2220      	movs	r2, #32
 80038b4:	4013      	ands	r3, r2
 80038b6:	d106      	bne.n	80038c6 <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80038b8:	239c      	movs	r3, #156	; 0x9c
 80038ba:	18fb      	adds	r3, r7, r3
 80038bc:	681a      	ldr	r2, [r3, #0]
 80038be:	2380      	movs	r3, #128	; 0x80
 80038c0:	055b      	lsls	r3, r3, #21
 80038c2:	4013      	ands	r3, r2
 80038c4:	d008      	beq.n	80038d8 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d004      	beq.n	80038d8 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80038d2:	687a      	ldr	r2, [r7, #4]
 80038d4:	0010      	movs	r0, r2
 80038d6:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2290      	movs	r2, #144	; 0x90
 80038dc:	589b      	ldr	r3, [r3, r2]
 80038de:	2194      	movs	r1, #148	; 0x94
 80038e0:	187a      	adds	r2, r7, r1
 80038e2:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	689b      	ldr	r3, [r3, #8]
 80038ea:	2240      	movs	r2, #64	; 0x40
 80038ec:	4013      	ands	r3, r2
 80038ee:	2b40      	cmp	r3, #64	; 0x40
 80038f0:	d004      	beq.n	80038fc <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80038f2:	187b      	adds	r3, r7, r1
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	2228      	movs	r2, #40	; 0x28
 80038f8:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80038fa:	d04c      	beq.n	8003996 <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	0018      	movs	r0, r3
 8003900:	f000 ff64 	bl	80047cc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	689b      	ldr	r3, [r3, #8]
 800390a:	2240      	movs	r2, #64	; 0x40
 800390c:	4013      	ands	r3, r2
 800390e:	2b40      	cmp	r3, #64	; 0x40
 8003910:	d13c      	bne.n	800398c <HAL_UART_IRQHandler+0x29c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003912:	f3ef 8310 	mrs	r3, PRIMASK
 8003916:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8003918:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800391a:	2090      	movs	r0, #144	; 0x90
 800391c:	183a      	adds	r2, r7, r0
 800391e:	6013      	str	r3, [r2, #0]
 8003920:	2301      	movs	r3, #1
 8003922:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003924:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003926:	f383 8810 	msr	PRIMASK, r3
}
 800392a:	46c0      	nop			; (mov r8, r8)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	689a      	ldr	r2, [r3, #8]
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	2140      	movs	r1, #64	; 0x40
 8003938:	438a      	bics	r2, r1
 800393a:	609a      	str	r2, [r3, #8]
 800393c:	183b      	adds	r3, r7, r0
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003942:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003944:	f383 8810 	msr	PRIMASK, r3
}
 8003948:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	2280      	movs	r2, #128	; 0x80
 800394e:	589b      	ldr	r3, [r3, r2]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d016      	beq.n	8003982 <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2280      	movs	r2, #128	; 0x80
 8003958:	589b      	ldr	r3, [r3, r2]
 800395a:	4a17      	ldr	r2, [pc, #92]	; (80039b8 <HAL_UART_IRQHandler+0x2c8>)
 800395c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2280      	movs	r2, #128	; 0x80
 8003962:	589b      	ldr	r3, [r3, r2]
 8003964:	0018      	movs	r0, r3
 8003966:	f7fd ff4f 	bl	8001808 <HAL_DMA_Abort_IT>
 800396a:	1e03      	subs	r3, r0, #0
 800396c:	d01c      	beq.n	80039a8 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2280      	movs	r2, #128	; 0x80
 8003972:	589b      	ldr	r3, [r3, r2]
 8003974:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003976:	687a      	ldr	r2, [r7, #4]
 8003978:	2180      	movs	r1, #128	; 0x80
 800397a:	5852      	ldr	r2, [r2, r1]
 800397c:	0010      	movs	r0, r2
 800397e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003980:	e012      	b.n	80039a8 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	0018      	movs	r0, r3
 8003986:	f000 f9f1 	bl	8003d6c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800398a:	e00d      	b.n	80039a8 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	0018      	movs	r0, r3
 8003990:	f000 f9ec 	bl	8003d6c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003994:	e008      	b.n	80039a8 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	0018      	movs	r0, r3
 800399a:	f000 f9e7 	bl	8003d6c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2290      	movs	r2, #144	; 0x90
 80039a2:	2100      	movs	r1, #0
 80039a4:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 80039a6:	e1b9      	b.n	8003d1c <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80039a8:	46c0      	nop			; (mov r8, r8)
    return;
 80039aa:	e1b7      	b.n	8003d1c <HAL_UART_IRQHandler+0x62c>
 80039ac:	0000080f 	.word	0x0000080f
 80039b0:	10000001 	.word	0x10000001
 80039b4:	04000120 	.word	0x04000120
 80039b8:	08004a91 	.word	0x08004a91

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80039c0:	2b01      	cmp	r3, #1
 80039c2:	d000      	beq.n	80039c6 <HAL_UART_IRQHandler+0x2d6>
 80039c4:	e13e      	b.n	8003c44 <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80039c6:	23a4      	movs	r3, #164	; 0xa4
 80039c8:	18fb      	adds	r3, r7, r3
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	2210      	movs	r2, #16
 80039ce:	4013      	ands	r3, r2
 80039d0:	d100      	bne.n	80039d4 <HAL_UART_IRQHandler+0x2e4>
 80039d2:	e137      	b.n	8003c44 <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80039d4:	23a0      	movs	r3, #160	; 0xa0
 80039d6:	18fb      	adds	r3, r7, r3
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	2210      	movs	r2, #16
 80039dc:	4013      	ands	r3, r2
 80039de:	d100      	bne.n	80039e2 <HAL_UART_IRQHandler+0x2f2>
 80039e0:	e130      	b.n	8003c44 <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	2210      	movs	r2, #16
 80039e8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	689b      	ldr	r3, [r3, #8]
 80039f0:	2240      	movs	r2, #64	; 0x40
 80039f2:	4013      	ands	r3, r2
 80039f4:	2b40      	cmp	r3, #64	; 0x40
 80039f6:	d000      	beq.n	80039fa <HAL_UART_IRQHandler+0x30a>
 80039f8:	e0a4      	b.n	8003b44 <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2280      	movs	r2, #128	; 0x80
 80039fe:	589b      	ldr	r3, [r3, r2]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	685a      	ldr	r2, [r3, #4]
 8003a04:	217e      	movs	r1, #126	; 0x7e
 8003a06:	187b      	adds	r3, r7, r1
 8003a08:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8003a0a:	187b      	adds	r3, r7, r1
 8003a0c:	881b      	ldrh	r3, [r3, #0]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d100      	bne.n	8003a14 <HAL_UART_IRQHandler+0x324>
 8003a12:	e185      	b.n	8003d20 <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	225c      	movs	r2, #92	; 0x5c
 8003a18:	5a9b      	ldrh	r3, [r3, r2]
 8003a1a:	187a      	adds	r2, r7, r1
 8003a1c:	8812      	ldrh	r2, [r2, #0]
 8003a1e:	429a      	cmp	r2, r3
 8003a20:	d300      	bcc.n	8003a24 <HAL_UART_IRQHandler+0x334>
 8003a22:	e17d      	b.n	8003d20 <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	187a      	adds	r2, r7, r1
 8003a28:	215e      	movs	r1, #94	; 0x5e
 8003a2a:	8812      	ldrh	r2, [r2, #0]
 8003a2c:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2280      	movs	r2, #128	; 0x80
 8003a32:	589b      	ldr	r3, [r3, r2]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	2220      	movs	r2, #32
 8003a3a:	4013      	ands	r3, r2
 8003a3c:	d170      	bne.n	8003b20 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a3e:	f3ef 8310 	mrs	r3, PRIMASK
 8003a42:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8003a44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003a46:	67bb      	str	r3, [r7, #120]	; 0x78
 8003a48:	2301      	movs	r3, #1
 8003a4a:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a4e:	f383 8810 	msr	PRIMASK, r3
}
 8003a52:	46c0      	nop			; (mov r8, r8)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	681a      	ldr	r2, [r3, #0]
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	49b4      	ldr	r1, [pc, #720]	; (8003d30 <HAL_UART_IRQHandler+0x640>)
 8003a60:	400a      	ands	r2, r1
 8003a62:	601a      	str	r2, [r3, #0]
 8003a64:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003a66:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a6a:	f383 8810 	msr	PRIMASK, r3
}
 8003a6e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a70:	f3ef 8310 	mrs	r3, PRIMASK
 8003a74:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8003a76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a78:	677b      	str	r3, [r7, #116]	; 0x74
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a7e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003a80:	f383 8810 	msr	PRIMASK, r3
}
 8003a84:	46c0      	nop			; (mov r8, r8)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	689a      	ldr	r2, [r3, #8]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	2101      	movs	r1, #1
 8003a92:	438a      	bics	r2, r1
 8003a94:	609a      	str	r2, [r3, #8]
 8003a96:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003a98:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a9a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003a9c:	f383 8810 	msr	PRIMASK, r3
}
 8003aa0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003aa2:	f3ef 8310 	mrs	r3, PRIMASK
 8003aa6:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8003aa8:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003aaa:	673b      	str	r3, [r7, #112]	; 0x70
 8003aac:	2301      	movs	r3, #1
 8003aae:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ab0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ab2:	f383 8810 	msr	PRIMASK, r3
}
 8003ab6:	46c0      	nop			; (mov r8, r8)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	689a      	ldr	r2, [r3, #8]
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	2140      	movs	r1, #64	; 0x40
 8003ac4:	438a      	bics	r2, r1
 8003ac6:	609a      	str	r2, [r3, #8]
 8003ac8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003aca:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003acc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003ace:	f383 8810 	msr	PRIMASK, r3
}
 8003ad2:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	228c      	movs	r2, #140	; 0x8c
 8003ad8:	2120      	movs	r1, #32
 8003ada:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2200      	movs	r2, #0
 8003ae0:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ae2:	f3ef 8310 	mrs	r3, PRIMASK
 8003ae6:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8003ae8:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003aea:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003aec:	2301      	movs	r3, #1
 8003aee:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003af0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003af2:	f383 8810 	msr	PRIMASK, r3
}
 8003af6:	46c0      	nop			; (mov r8, r8)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	681a      	ldr	r2, [r3, #0]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	2110      	movs	r1, #16
 8003b04:	438a      	bics	r2, r1
 8003b06:	601a      	str	r2, [r3, #0]
 8003b08:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b0a:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b0c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003b0e:	f383 8810 	msr	PRIMASK, r3
}
 8003b12:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2280      	movs	r2, #128	; 0x80
 8003b18:	589b      	ldr	r3, [r3, r2]
 8003b1a:	0018      	movs	r0, r3
 8003b1c:	f7fd fe12 	bl	8001744 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2202      	movs	r2, #2
 8003b24:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	225c      	movs	r2, #92	; 0x5c
 8003b2a:	5a9a      	ldrh	r2, [r3, r2]
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	215e      	movs	r1, #94	; 0x5e
 8003b30:	5a5b      	ldrh	r3, [r3, r1]
 8003b32:	b29b      	uxth	r3, r3
 8003b34:	1ad3      	subs	r3, r2, r3
 8003b36:	b29a      	uxth	r2, r3
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	0011      	movs	r1, r2
 8003b3c:	0018      	movs	r0, r3
 8003b3e:	f7fd f8db 	bl	8000cf8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003b42:	e0ed      	b.n	8003d20 <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	225c      	movs	r2, #92	; 0x5c
 8003b48:	5a99      	ldrh	r1, [r3, r2]
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	225e      	movs	r2, #94	; 0x5e
 8003b4e:	5a9b      	ldrh	r3, [r3, r2]
 8003b50:	b29a      	uxth	r2, r3
 8003b52:	208e      	movs	r0, #142	; 0x8e
 8003b54:	183b      	adds	r3, r7, r0
 8003b56:	1a8a      	subs	r2, r1, r2
 8003b58:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	225e      	movs	r2, #94	; 0x5e
 8003b5e:	5a9b      	ldrh	r3, [r3, r2]
 8003b60:	b29b      	uxth	r3, r3
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d100      	bne.n	8003b68 <HAL_UART_IRQHandler+0x478>
 8003b66:	e0dd      	b.n	8003d24 <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 8003b68:	183b      	adds	r3, r7, r0
 8003b6a:	881b      	ldrh	r3, [r3, #0]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d100      	bne.n	8003b72 <HAL_UART_IRQHandler+0x482>
 8003b70:	e0d8      	b.n	8003d24 <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b72:	f3ef 8310 	mrs	r3, PRIMASK
 8003b76:	60fb      	str	r3, [r7, #12]
  return(result);
 8003b78:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003b7a:	2488      	movs	r4, #136	; 0x88
 8003b7c:	193a      	adds	r2, r7, r4
 8003b7e:	6013      	str	r3, [r2, #0]
 8003b80:	2301      	movs	r3, #1
 8003b82:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b84:	693b      	ldr	r3, [r7, #16]
 8003b86:	f383 8810 	msr	PRIMASK, r3
}
 8003b8a:	46c0      	nop			; (mov r8, r8)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	681a      	ldr	r2, [r3, #0]
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4967      	ldr	r1, [pc, #412]	; (8003d34 <HAL_UART_IRQHandler+0x644>)
 8003b98:	400a      	ands	r2, r1
 8003b9a:	601a      	str	r2, [r3, #0]
 8003b9c:	193b      	adds	r3, r7, r4
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ba2:	697b      	ldr	r3, [r7, #20]
 8003ba4:	f383 8810 	msr	PRIMASK, r3
}
 8003ba8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003baa:	f3ef 8310 	mrs	r3, PRIMASK
 8003bae:	61bb      	str	r3, [r7, #24]
  return(result);
 8003bb0:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003bb2:	2484      	movs	r4, #132	; 0x84
 8003bb4:	193a      	adds	r2, r7, r4
 8003bb6:	6013      	str	r3, [r2, #0]
 8003bb8:	2301      	movs	r3, #1
 8003bba:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bbc:	69fb      	ldr	r3, [r7, #28]
 8003bbe:	f383 8810 	msr	PRIMASK, r3
}
 8003bc2:	46c0      	nop			; (mov r8, r8)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	689a      	ldr	r2, [r3, #8]
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	495a      	ldr	r1, [pc, #360]	; (8003d38 <HAL_UART_IRQHandler+0x648>)
 8003bd0:	400a      	ands	r2, r1
 8003bd2:	609a      	str	r2, [r3, #8]
 8003bd4:	193b      	adds	r3, r7, r4
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bda:	6a3b      	ldr	r3, [r7, #32]
 8003bdc:	f383 8810 	msr	PRIMASK, r3
}
 8003be0:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	228c      	movs	r2, #140	; 0x8c
 8003be6:	2120      	movs	r1, #32
 8003be8:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2200      	movs	r2, #0
 8003bee:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003bf6:	f3ef 8310 	mrs	r3, PRIMASK
 8003bfa:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8003bfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003bfe:	2480      	movs	r4, #128	; 0x80
 8003c00:	193a      	adds	r2, r7, r4
 8003c02:	6013      	str	r3, [r2, #0]
 8003c04:	2301      	movs	r3, #1
 8003c06:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c0a:	f383 8810 	msr	PRIMASK, r3
}
 8003c0e:	46c0      	nop			; (mov r8, r8)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	681a      	ldr	r2, [r3, #0]
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	2110      	movs	r1, #16
 8003c1c:	438a      	bics	r2, r1
 8003c1e:	601a      	str	r2, [r3, #0]
 8003c20:	193b      	adds	r3, r7, r4
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c28:	f383 8810 	msr	PRIMASK, r3
}
 8003c2c:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2202      	movs	r2, #2
 8003c32:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003c34:	183b      	adds	r3, r7, r0
 8003c36:	881a      	ldrh	r2, [r3, #0]
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	0011      	movs	r1, r2
 8003c3c:	0018      	movs	r0, r3
 8003c3e:	f7fd f85b 	bl	8000cf8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003c42:	e06f      	b.n	8003d24 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003c44:	23a4      	movs	r3, #164	; 0xa4
 8003c46:	18fb      	adds	r3, r7, r3
 8003c48:	681a      	ldr	r2, [r3, #0]
 8003c4a:	2380      	movs	r3, #128	; 0x80
 8003c4c:	035b      	lsls	r3, r3, #13
 8003c4e:	4013      	ands	r3, r2
 8003c50:	d010      	beq.n	8003c74 <HAL_UART_IRQHandler+0x584>
 8003c52:	239c      	movs	r3, #156	; 0x9c
 8003c54:	18fb      	adds	r3, r7, r3
 8003c56:	681a      	ldr	r2, [r3, #0]
 8003c58:	2380      	movs	r3, #128	; 0x80
 8003c5a:	03db      	lsls	r3, r3, #15
 8003c5c:	4013      	ands	r3, r2
 8003c5e:	d009      	beq.n	8003c74 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	2280      	movs	r2, #128	; 0x80
 8003c66:	0352      	lsls	r2, r2, #13
 8003c68:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	0018      	movs	r0, r3
 8003c6e:	f000 ff52 	bl	8004b16 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003c72:	e05a      	b.n	8003d2a <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8003c74:	23a4      	movs	r3, #164	; 0xa4
 8003c76:	18fb      	adds	r3, r7, r3
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	2280      	movs	r2, #128	; 0x80
 8003c7c:	4013      	ands	r3, r2
 8003c7e:	d016      	beq.n	8003cae <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8003c80:	23a0      	movs	r3, #160	; 0xa0
 8003c82:	18fb      	adds	r3, r7, r3
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	2280      	movs	r2, #128	; 0x80
 8003c88:	4013      	ands	r3, r2
 8003c8a:	d106      	bne.n	8003c9a <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8003c8c:	239c      	movs	r3, #156	; 0x9c
 8003c8e:	18fb      	adds	r3, r7, r3
 8003c90:	681a      	ldr	r2, [r3, #0]
 8003c92:	2380      	movs	r3, #128	; 0x80
 8003c94:	041b      	lsls	r3, r3, #16
 8003c96:	4013      	ands	r3, r2
 8003c98:	d009      	beq.n	8003cae <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d042      	beq.n	8003d28 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003ca6:	687a      	ldr	r2, [r7, #4]
 8003ca8:	0010      	movs	r0, r2
 8003caa:	4798      	blx	r3
    }
    return;
 8003cac:	e03c      	b.n	8003d28 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003cae:	23a4      	movs	r3, #164	; 0xa4
 8003cb0:	18fb      	adds	r3, r7, r3
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	2240      	movs	r2, #64	; 0x40
 8003cb6:	4013      	ands	r3, r2
 8003cb8:	d00a      	beq.n	8003cd0 <HAL_UART_IRQHandler+0x5e0>
 8003cba:	23a0      	movs	r3, #160	; 0xa0
 8003cbc:	18fb      	adds	r3, r7, r3
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	2240      	movs	r2, #64	; 0x40
 8003cc2:	4013      	ands	r3, r2
 8003cc4:	d004      	beq.n	8003cd0 <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	0018      	movs	r0, r3
 8003cca:	f000 fef8 	bl	8004abe <UART_EndTransmit_IT>
    return;
 8003cce:	e02c      	b.n	8003d2a <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8003cd0:	23a4      	movs	r3, #164	; 0xa4
 8003cd2:	18fb      	adds	r3, r7, r3
 8003cd4:	681a      	ldr	r2, [r3, #0]
 8003cd6:	2380      	movs	r3, #128	; 0x80
 8003cd8:	041b      	lsls	r3, r3, #16
 8003cda:	4013      	ands	r3, r2
 8003cdc:	d00b      	beq.n	8003cf6 <HAL_UART_IRQHandler+0x606>
 8003cde:	23a0      	movs	r3, #160	; 0xa0
 8003ce0:	18fb      	adds	r3, r7, r3
 8003ce2:	681a      	ldr	r2, [r3, #0]
 8003ce4:	2380      	movs	r3, #128	; 0x80
 8003ce6:	05db      	lsls	r3, r3, #23
 8003ce8:	4013      	ands	r3, r2
 8003cea:	d004      	beq.n	8003cf6 <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	0018      	movs	r0, r3
 8003cf0:	f000 ff21 	bl	8004b36 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003cf4:	e019      	b.n	8003d2a <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8003cf6:	23a4      	movs	r3, #164	; 0xa4
 8003cf8:	18fb      	adds	r3, r7, r3
 8003cfa:	681a      	ldr	r2, [r3, #0]
 8003cfc:	2380      	movs	r3, #128	; 0x80
 8003cfe:	045b      	lsls	r3, r3, #17
 8003d00:	4013      	ands	r3, r2
 8003d02:	d012      	beq.n	8003d2a <HAL_UART_IRQHandler+0x63a>
 8003d04:	23a0      	movs	r3, #160	; 0xa0
 8003d06:	18fb      	adds	r3, r7, r3
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	da0d      	bge.n	8003d2a <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	0018      	movs	r0, r3
 8003d12:	f000 ff08 	bl	8004b26 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003d16:	e008      	b.n	8003d2a <HAL_UART_IRQHandler+0x63a>
      return;
 8003d18:	46c0      	nop			; (mov r8, r8)
 8003d1a:	e006      	b.n	8003d2a <HAL_UART_IRQHandler+0x63a>
    return;
 8003d1c:	46c0      	nop			; (mov r8, r8)
 8003d1e:	e004      	b.n	8003d2a <HAL_UART_IRQHandler+0x63a>
      return;
 8003d20:	46c0      	nop			; (mov r8, r8)
 8003d22:	e002      	b.n	8003d2a <HAL_UART_IRQHandler+0x63a>
      return;
 8003d24:	46c0      	nop			; (mov r8, r8)
 8003d26:	e000      	b.n	8003d2a <HAL_UART_IRQHandler+0x63a>
    return;
 8003d28:	46c0      	nop			; (mov r8, r8)
  }
}
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	b02a      	add	sp, #168	; 0xa8
 8003d2e:	bdb0      	pop	{r4, r5, r7, pc}
 8003d30:	fffffeff 	.word	0xfffffeff
 8003d34:	fffffedf 	.word	0xfffffedf
 8003d38:	effffffe 	.word	0xeffffffe

08003d3c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b082      	sub	sp, #8
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003d44:	46c0      	nop			; (mov r8, r8)
 8003d46:	46bd      	mov	sp, r7
 8003d48:	b002      	add	sp, #8
 8003d4a:	bd80      	pop	{r7, pc}

08003d4c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b082      	sub	sp, #8
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8003d54:	46c0      	nop			; (mov r8, r8)
 8003d56:	46bd      	mov	sp, r7
 8003d58:	b002      	add	sp, #8
 8003d5a:	bd80      	pop	{r7, pc}

08003d5c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b082      	sub	sp, #8
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8003d64:	46c0      	nop			; (mov r8, r8)
 8003d66:	46bd      	mov	sp, r7
 8003d68:	b002      	add	sp, #8
 8003d6a:	bd80      	pop	{r7, pc}

08003d6c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b082      	sub	sp, #8
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003d74:	46c0      	nop			; (mov r8, r8)
 8003d76:	46bd      	mov	sp, r7
 8003d78:	b002      	add	sp, #8
 8003d7a:	bd80      	pop	{r7, pc}

08003d7c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003d7c:	b5b0      	push	{r4, r5, r7, lr}
 8003d7e:	b090      	sub	sp, #64	; 0x40
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003d84:	231a      	movs	r3, #26
 8003d86:	2220      	movs	r2, #32
 8003d88:	189b      	adds	r3, r3, r2
 8003d8a:	19db      	adds	r3, r3, r7
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003d90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d92:	689a      	ldr	r2, [r3, #8]
 8003d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d96:	691b      	ldr	r3, [r3, #16]
 8003d98:	431a      	orrs	r2, r3
 8003d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d9c:	695b      	ldr	r3, [r3, #20]
 8003d9e:	431a      	orrs	r2, r3
 8003da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003da2:	69db      	ldr	r3, [r3, #28]
 8003da4:	4313      	orrs	r3, r2
 8003da6:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	4ac4      	ldr	r2, [pc, #784]	; (80040c0 <UART_SetConfig+0x344>)
 8003db0:	4013      	ands	r3, r2
 8003db2:	0019      	movs	r1, r3
 8003db4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003db6:	681a      	ldr	r2, [r3, #0]
 8003db8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003dba:	430b      	orrs	r3, r1
 8003dbc:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	4abf      	ldr	r2, [pc, #764]	; (80040c4 <UART_SetConfig+0x348>)
 8003dc6:	4013      	ands	r3, r2
 8003dc8:	0018      	movs	r0, r3
 8003dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dcc:	68d9      	ldr	r1, [r3, #12]
 8003dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dd0:	681a      	ldr	r2, [r3, #0]
 8003dd2:	0003      	movs	r3, r0
 8003dd4:	430b      	orrs	r3, r1
 8003dd6:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dda:	699b      	ldr	r3, [r3, #24]
 8003ddc:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	4ab9      	ldr	r2, [pc, #740]	; (80040c8 <UART_SetConfig+0x34c>)
 8003de4:	4293      	cmp	r3, r2
 8003de6:	d004      	beq.n	8003df2 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dea:	6a1b      	ldr	r3, [r3, #32]
 8003dec:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003dee:	4313      	orrs	r3, r2
 8003df0:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	689b      	ldr	r3, [r3, #8]
 8003df8:	4ab4      	ldr	r2, [pc, #720]	; (80040cc <UART_SetConfig+0x350>)
 8003dfa:	4013      	ands	r3, r2
 8003dfc:	0019      	movs	r1, r3
 8003dfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e00:	681a      	ldr	r2, [r3, #0]
 8003e02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e04:	430b      	orrs	r3, r1
 8003e06:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003e08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e0e:	220f      	movs	r2, #15
 8003e10:	4393      	bics	r3, r2
 8003e12:	0018      	movs	r0, r3
 8003e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e16:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e1a:	681a      	ldr	r2, [r3, #0]
 8003e1c:	0003      	movs	r3, r0
 8003e1e:	430b      	orrs	r3, r1
 8003e20:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003e22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	4aaa      	ldr	r2, [pc, #680]	; (80040d0 <UART_SetConfig+0x354>)
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	d131      	bne.n	8003e90 <UART_SetConfig+0x114>
 8003e2c:	4ba9      	ldr	r3, [pc, #676]	; (80040d4 <UART_SetConfig+0x358>)
 8003e2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e30:	2203      	movs	r2, #3
 8003e32:	4013      	ands	r3, r2
 8003e34:	2b03      	cmp	r3, #3
 8003e36:	d01d      	beq.n	8003e74 <UART_SetConfig+0xf8>
 8003e38:	d823      	bhi.n	8003e82 <UART_SetConfig+0x106>
 8003e3a:	2b02      	cmp	r3, #2
 8003e3c:	d00c      	beq.n	8003e58 <UART_SetConfig+0xdc>
 8003e3e:	d820      	bhi.n	8003e82 <UART_SetConfig+0x106>
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d002      	beq.n	8003e4a <UART_SetConfig+0xce>
 8003e44:	2b01      	cmp	r3, #1
 8003e46:	d00e      	beq.n	8003e66 <UART_SetConfig+0xea>
 8003e48:	e01b      	b.n	8003e82 <UART_SetConfig+0x106>
 8003e4a:	231b      	movs	r3, #27
 8003e4c:	2220      	movs	r2, #32
 8003e4e:	189b      	adds	r3, r3, r2
 8003e50:	19db      	adds	r3, r3, r7
 8003e52:	2200      	movs	r2, #0
 8003e54:	701a      	strb	r2, [r3, #0]
 8003e56:	e071      	b.n	8003f3c <UART_SetConfig+0x1c0>
 8003e58:	231b      	movs	r3, #27
 8003e5a:	2220      	movs	r2, #32
 8003e5c:	189b      	adds	r3, r3, r2
 8003e5e:	19db      	adds	r3, r3, r7
 8003e60:	2202      	movs	r2, #2
 8003e62:	701a      	strb	r2, [r3, #0]
 8003e64:	e06a      	b.n	8003f3c <UART_SetConfig+0x1c0>
 8003e66:	231b      	movs	r3, #27
 8003e68:	2220      	movs	r2, #32
 8003e6a:	189b      	adds	r3, r3, r2
 8003e6c:	19db      	adds	r3, r3, r7
 8003e6e:	2204      	movs	r2, #4
 8003e70:	701a      	strb	r2, [r3, #0]
 8003e72:	e063      	b.n	8003f3c <UART_SetConfig+0x1c0>
 8003e74:	231b      	movs	r3, #27
 8003e76:	2220      	movs	r2, #32
 8003e78:	189b      	adds	r3, r3, r2
 8003e7a:	19db      	adds	r3, r3, r7
 8003e7c:	2208      	movs	r2, #8
 8003e7e:	701a      	strb	r2, [r3, #0]
 8003e80:	e05c      	b.n	8003f3c <UART_SetConfig+0x1c0>
 8003e82:	231b      	movs	r3, #27
 8003e84:	2220      	movs	r2, #32
 8003e86:	189b      	adds	r3, r3, r2
 8003e88:	19db      	adds	r3, r3, r7
 8003e8a:	2210      	movs	r2, #16
 8003e8c:	701a      	strb	r2, [r3, #0]
 8003e8e:	e055      	b.n	8003f3c <UART_SetConfig+0x1c0>
 8003e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	4a90      	ldr	r2, [pc, #576]	; (80040d8 <UART_SetConfig+0x35c>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d106      	bne.n	8003ea8 <UART_SetConfig+0x12c>
 8003e9a:	231b      	movs	r3, #27
 8003e9c:	2220      	movs	r2, #32
 8003e9e:	189b      	adds	r3, r3, r2
 8003ea0:	19db      	adds	r3, r3, r7
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	701a      	strb	r2, [r3, #0]
 8003ea6:	e049      	b.n	8003f3c <UART_SetConfig+0x1c0>
 8003ea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	4a86      	ldr	r2, [pc, #536]	; (80040c8 <UART_SetConfig+0x34c>)
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d13e      	bne.n	8003f30 <UART_SetConfig+0x1b4>
 8003eb2:	4b88      	ldr	r3, [pc, #544]	; (80040d4 <UART_SetConfig+0x358>)
 8003eb4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003eb6:	23c0      	movs	r3, #192	; 0xc0
 8003eb8:	011b      	lsls	r3, r3, #4
 8003eba:	4013      	ands	r3, r2
 8003ebc:	22c0      	movs	r2, #192	; 0xc0
 8003ebe:	0112      	lsls	r2, r2, #4
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d027      	beq.n	8003f14 <UART_SetConfig+0x198>
 8003ec4:	22c0      	movs	r2, #192	; 0xc0
 8003ec6:	0112      	lsls	r2, r2, #4
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d82a      	bhi.n	8003f22 <UART_SetConfig+0x1a6>
 8003ecc:	2280      	movs	r2, #128	; 0x80
 8003ece:	0112      	lsls	r2, r2, #4
 8003ed0:	4293      	cmp	r3, r2
 8003ed2:	d011      	beq.n	8003ef8 <UART_SetConfig+0x17c>
 8003ed4:	2280      	movs	r2, #128	; 0x80
 8003ed6:	0112      	lsls	r2, r2, #4
 8003ed8:	4293      	cmp	r3, r2
 8003eda:	d822      	bhi.n	8003f22 <UART_SetConfig+0x1a6>
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d004      	beq.n	8003eea <UART_SetConfig+0x16e>
 8003ee0:	2280      	movs	r2, #128	; 0x80
 8003ee2:	00d2      	lsls	r2, r2, #3
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d00e      	beq.n	8003f06 <UART_SetConfig+0x18a>
 8003ee8:	e01b      	b.n	8003f22 <UART_SetConfig+0x1a6>
 8003eea:	231b      	movs	r3, #27
 8003eec:	2220      	movs	r2, #32
 8003eee:	189b      	adds	r3, r3, r2
 8003ef0:	19db      	adds	r3, r3, r7
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	701a      	strb	r2, [r3, #0]
 8003ef6:	e021      	b.n	8003f3c <UART_SetConfig+0x1c0>
 8003ef8:	231b      	movs	r3, #27
 8003efa:	2220      	movs	r2, #32
 8003efc:	189b      	adds	r3, r3, r2
 8003efe:	19db      	adds	r3, r3, r7
 8003f00:	2202      	movs	r2, #2
 8003f02:	701a      	strb	r2, [r3, #0]
 8003f04:	e01a      	b.n	8003f3c <UART_SetConfig+0x1c0>
 8003f06:	231b      	movs	r3, #27
 8003f08:	2220      	movs	r2, #32
 8003f0a:	189b      	adds	r3, r3, r2
 8003f0c:	19db      	adds	r3, r3, r7
 8003f0e:	2204      	movs	r2, #4
 8003f10:	701a      	strb	r2, [r3, #0]
 8003f12:	e013      	b.n	8003f3c <UART_SetConfig+0x1c0>
 8003f14:	231b      	movs	r3, #27
 8003f16:	2220      	movs	r2, #32
 8003f18:	189b      	adds	r3, r3, r2
 8003f1a:	19db      	adds	r3, r3, r7
 8003f1c:	2208      	movs	r2, #8
 8003f1e:	701a      	strb	r2, [r3, #0]
 8003f20:	e00c      	b.n	8003f3c <UART_SetConfig+0x1c0>
 8003f22:	231b      	movs	r3, #27
 8003f24:	2220      	movs	r2, #32
 8003f26:	189b      	adds	r3, r3, r2
 8003f28:	19db      	adds	r3, r3, r7
 8003f2a:	2210      	movs	r2, #16
 8003f2c:	701a      	strb	r2, [r3, #0]
 8003f2e:	e005      	b.n	8003f3c <UART_SetConfig+0x1c0>
 8003f30:	231b      	movs	r3, #27
 8003f32:	2220      	movs	r2, #32
 8003f34:	189b      	adds	r3, r3, r2
 8003f36:	19db      	adds	r3, r3, r7
 8003f38:	2210      	movs	r2, #16
 8003f3a:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003f3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	4a61      	ldr	r2, [pc, #388]	; (80040c8 <UART_SetConfig+0x34c>)
 8003f42:	4293      	cmp	r3, r2
 8003f44:	d000      	beq.n	8003f48 <UART_SetConfig+0x1cc>
 8003f46:	e092      	b.n	800406e <UART_SetConfig+0x2f2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003f48:	231b      	movs	r3, #27
 8003f4a:	2220      	movs	r2, #32
 8003f4c:	189b      	adds	r3, r3, r2
 8003f4e:	19db      	adds	r3, r3, r7
 8003f50:	781b      	ldrb	r3, [r3, #0]
 8003f52:	2b08      	cmp	r3, #8
 8003f54:	d015      	beq.n	8003f82 <UART_SetConfig+0x206>
 8003f56:	dc18      	bgt.n	8003f8a <UART_SetConfig+0x20e>
 8003f58:	2b04      	cmp	r3, #4
 8003f5a:	d00d      	beq.n	8003f78 <UART_SetConfig+0x1fc>
 8003f5c:	dc15      	bgt.n	8003f8a <UART_SetConfig+0x20e>
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d002      	beq.n	8003f68 <UART_SetConfig+0x1ec>
 8003f62:	2b02      	cmp	r3, #2
 8003f64:	d005      	beq.n	8003f72 <UART_SetConfig+0x1f6>
 8003f66:	e010      	b.n	8003f8a <UART_SetConfig+0x20e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f68:	f7fe fc76 	bl	8002858 <HAL_RCC_GetPCLK1Freq>
 8003f6c:	0003      	movs	r3, r0
 8003f6e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003f70:	e014      	b.n	8003f9c <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003f72:	4b5a      	ldr	r3, [pc, #360]	; (80040dc <UART_SetConfig+0x360>)
 8003f74:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003f76:	e011      	b.n	8003f9c <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003f78:	f7fe fbe2 	bl	8002740 <HAL_RCC_GetSysClockFreq>
 8003f7c:	0003      	movs	r3, r0
 8003f7e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003f80:	e00c      	b.n	8003f9c <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003f82:	2380      	movs	r3, #128	; 0x80
 8003f84:	021b      	lsls	r3, r3, #8
 8003f86:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003f88:	e008      	b.n	8003f9c <UART_SetConfig+0x220>
      default:
        pclk = 0U;
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8003f8e:	231a      	movs	r3, #26
 8003f90:	2220      	movs	r2, #32
 8003f92:	189b      	adds	r3, r3, r2
 8003f94:	19db      	adds	r3, r3, r7
 8003f96:	2201      	movs	r2, #1
 8003f98:	701a      	strb	r2, [r3, #0]
        break;
 8003f9a:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003f9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d100      	bne.n	8003fa4 <UART_SetConfig+0x228>
 8003fa2:	e147      	b.n	8004234 <UART_SetConfig+0x4b8>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fa6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003fa8:	4b4d      	ldr	r3, [pc, #308]	; (80040e0 <UART_SetConfig+0x364>)
 8003faa:	0052      	lsls	r2, r2, #1
 8003fac:	5ad3      	ldrh	r3, [r2, r3]
 8003fae:	0019      	movs	r1, r3
 8003fb0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003fb2:	f7fc f8b9 	bl	8000128 <__udivsi3>
 8003fb6:	0003      	movs	r3, r0
 8003fb8:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fbc:	685a      	ldr	r2, [r3, #4]
 8003fbe:	0013      	movs	r3, r2
 8003fc0:	005b      	lsls	r3, r3, #1
 8003fc2:	189b      	adds	r3, r3, r2
 8003fc4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003fc6:	429a      	cmp	r2, r3
 8003fc8:	d305      	bcc.n	8003fd6 <UART_SetConfig+0x25a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003fca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003fd0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003fd2:	429a      	cmp	r2, r3
 8003fd4:	d906      	bls.n	8003fe4 <UART_SetConfig+0x268>
      {
        ret = HAL_ERROR;
 8003fd6:	231a      	movs	r3, #26
 8003fd8:	2220      	movs	r2, #32
 8003fda:	189b      	adds	r3, r3, r2
 8003fdc:	19db      	adds	r3, r3, r7
 8003fde:	2201      	movs	r2, #1
 8003fe0:	701a      	strb	r2, [r3, #0]
 8003fe2:	e127      	b.n	8004234 <UART_SetConfig+0x4b8>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003fe4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003fe6:	61bb      	str	r3, [r7, #24]
 8003fe8:	2300      	movs	r3, #0
 8003fea:	61fb      	str	r3, [r7, #28]
 8003fec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003ff0:	4b3b      	ldr	r3, [pc, #236]	; (80040e0 <UART_SetConfig+0x364>)
 8003ff2:	0052      	lsls	r2, r2, #1
 8003ff4:	5ad3      	ldrh	r3, [r2, r3]
 8003ff6:	613b      	str	r3, [r7, #16]
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	617b      	str	r3, [r7, #20]
 8003ffc:	693a      	ldr	r2, [r7, #16]
 8003ffe:	697b      	ldr	r3, [r7, #20]
 8004000:	69b8      	ldr	r0, [r7, #24]
 8004002:	69f9      	ldr	r1, [r7, #28]
 8004004:	f7fc fa06 	bl	8000414 <__aeabi_uldivmod>
 8004008:	0002      	movs	r2, r0
 800400a:	000b      	movs	r3, r1
 800400c:	0e11      	lsrs	r1, r2, #24
 800400e:	021d      	lsls	r5, r3, #8
 8004010:	430d      	orrs	r5, r1
 8004012:	0214      	lsls	r4, r2, #8
 8004014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004016:	685b      	ldr	r3, [r3, #4]
 8004018:	085b      	lsrs	r3, r3, #1
 800401a:	60bb      	str	r3, [r7, #8]
 800401c:	2300      	movs	r3, #0
 800401e:	60fb      	str	r3, [r7, #12]
 8004020:	68b8      	ldr	r0, [r7, #8]
 8004022:	68f9      	ldr	r1, [r7, #12]
 8004024:	1900      	adds	r0, r0, r4
 8004026:	4169      	adcs	r1, r5
 8004028:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800402a:	685b      	ldr	r3, [r3, #4]
 800402c:	603b      	str	r3, [r7, #0]
 800402e:	2300      	movs	r3, #0
 8004030:	607b      	str	r3, [r7, #4]
 8004032:	683a      	ldr	r2, [r7, #0]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	f7fc f9ed 	bl	8000414 <__aeabi_uldivmod>
 800403a:	0002      	movs	r2, r0
 800403c:	000b      	movs	r3, r1
 800403e:	0013      	movs	r3, r2
 8004040:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004042:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004044:	23c0      	movs	r3, #192	; 0xc0
 8004046:	009b      	lsls	r3, r3, #2
 8004048:	429a      	cmp	r2, r3
 800404a:	d309      	bcc.n	8004060 <UART_SetConfig+0x2e4>
 800404c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800404e:	2380      	movs	r3, #128	; 0x80
 8004050:	035b      	lsls	r3, r3, #13
 8004052:	429a      	cmp	r2, r3
 8004054:	d204      	bcs.n	8004060 <UART_SetConfig+0x2e4>
        {
          huart->Instance->BRR = usartdiv;
 8004056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800405c:	60da      	str	r2, [r3, #12]
 800405e:	e0e9      	b.n	8004234 <UART_SetConfig+0x4b8>
        }
        else
        {
          ret = HAL_ERROR;
 8004060:	231a      	movs	r3, #26
 8004062:	2220      	movs	r2, #32
 8004064:	189b      	adds	r3, r3, r2
 8004066:	19db      	adds	r3, r3, r7
 8004068:	2201      	movs	r2, #1
 800406a:	701a      	strb	r2, [r3, #0]
 800406c:	e0e2      	b.n	8004234 <UART_SetConfig+0x4b8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800406e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004070:	69da      	ldr	r2, [r3, #28]
 8004072:	2380      	movs	r3, #128	; 0x80
 8004074:	021b      	lsls	r3, r3, #8
 8004076:	429a      	cmp	r2, r3
 8004078:	d000      	beq.n	800407c <UART_SetConfig+0x300>
 800407a:	e083      	b.n	8004184 <UART_SetConfig+0x408>
  {
    switch (clocksource)
 800407c:	231b      	movs	r3, #27
 800407e:	2220      	movs	r2, #32
 8004080:	189b      	adds	r3, r3, r2
 8004082:	19db      	adds	r3, r3, r7
 8004084:	781b      	ldrb	r3, [r3, #0]
 8004086:	2b08      	cmp	r3, #8
 8004088:	d015      	beq.n	80040b6 <UART_SetConfig+0x33a>
 800408a:	dc2b      	bgt.n	80040e4 <UART_SetConfig+0x368>
 800408c:	2b04      	cmp	r3, #4
 800408e:	d00d      	beq.n	80040ac <UART_SetConfig+0x330>
 8004090:	dc28      	bgt.n	80040e4 <UART_SetConfig+0x368>
 8004092:	2b00      	cmp	r3, #0
 8004094:	d002      	beq.n	800409c <UART_SetConfig+0x320>
 8004096:	2b02      	cmp	r3, #2
 8004098:	d005      	beq.n	80040a6 <UART_SetConfig+0x32a>
 800409a:	e023      	b.n	80040e4 <UART_SetConfig+0x368>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800409c:	f7fe fbdc 	bl	8002858 <HAL_RCC_GetPCLK1Freq>
 80040a0:	0003      	movs	r3, r0
 80040a2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80040a4:	e027      	b.n	80040f6 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80040a6:	4b0d      	ldr	r3, [pc, #52]	; (80040dc <UART_SetConfig+0x360>)
 80040a8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80040aa:	e024      	b.n	80040f6 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80040ac:	f7fe fb48 	bl	8002740 <HAL_RCC_GetSysClockFreq>
 80040b0:	0003      	movs	r3, r0
 80040b2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80040b4:	e01f      	b.n	80040f6 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80040b6:	2380      	movs	r3, #128	; 0x80
 80040b8:	021b      	lsls	r3, r3, #8
 80040ba:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80040bc:	e01b      	b.n	80040f6 <UART_SetConfig+0x37a>
 80040be:	46c0      	nop			; (mov r8, r8)
 80040c0:	cfff69f3 	.word	0xcfff69f3
 80040c4:	ffffcfff 	.word	0xffffcfff
 80040c8:	40008000 	.word	0x40008000
 80040cc:	11fff4ff 	.word	0x11fff4ff
 80040d0:	40013800 	.word	0x40013800
 80040d4:	40021000 	.word	0x40021000
 80040d8:	40004400 	.word	0x40004400
 80040dc:	00f42400 	.word	0x00f42400
 80040e0:	080066d4 	.word	0x080066d4
      default:
        pclk = 0U;
 80040e4:	2300      	movs	r3, #0
 80040e6:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80040e8:	231a      	movs	r3, #26
 80040ea:	2220      	movs	r2, #32
 80040ec:	189b      	adds	r3, r3, r2
 80040ee:	19db      	adds	r3, r3, r7
 80040f0:	2201      	movs	r2, #1
 80040f2:	701a      	strb	r2, [r3, #0]
        break;
 80040f4:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80040f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d100      	bne.n	80040fe <UART_SetConfig+0x382>
 80040fc:	e09a      	b.n	8004234 <UART_SetConfig+0x4b8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80040fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004100:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004102:	4b58      	ldr	r3, [pc, #352]	; (8004264 <UART_SetConfig+0x4e8>)
 8004104:	0052      	lsls	r2, r2, #1
 8004106:	5ad3      	ldrh	r3, [r2, r3]
 8004108:	0019      	movs	r1, r3
 800410a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800410c:	f7fc f80c 	bl	8000128 <__udivsi3>
 8004110:	0003      	movs	r3, r0
 8004112:	005a      	lsls	r2, r3, #1
 8004114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	085b      	lsrs	r3, r3, #1
 800411a:	18d2      	adds	r2, r2, r3
 800411c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800411e:	685b      	ldr	r3, [r3, #4]
 8004120:	0019      	movs	r1, r3
 8004122:	0010      	movs	r0, r2
 8004124:	f7fc f800 	bl	8000128 <__udivsi3>
 8004128:	0003      	movs	r3, r0
 800412a:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800412c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800412e:	2b0f      	cmp	r3, #15
 8004130:	d921      	bls.n	8004176 <UART_SetConfig+0x3fa>
 8004132:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004134:	2380      	movs	r3, #128	; 0x80
 8004136:	025b      	lsls	r3, r3, #9
 8004138:	429a      	cmp	r2, r3
 800413a:	d21c      	bcs.n	8004176 <UART_SetConfig+0x3fa>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800413c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800413e:	b29a      	uxth	r2, r3
 8004140:	200e      	movs	r0, #14
 8004142:	2420      	movs	r4, #32
 8004144:	1903      	adds	r3, r0, r4
 8004146:	19db      	adds	r3, r3, r7
 8004148:	210f      	movs	r1, #15
 800414a:	438a      	bics	r2, r1
 800414c:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800414e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004150:	085b      	lsrs	r3, r3, #1
 8004152:	b29b      	uxth	r3, r3
 8004154:	2207      	movs	r2, #7
 8004156:	4013      	ands	r3, r2
 8004158:	b299      	uxth	r1, r3
 800415a:	1903      	adds	r3, r0, r4
 800415c:	19db      	adds	r3, r3, r7
 800415e:	1902      	adds	r2, r0, r4
 8004160:	19d2      	adds	r2, r2, r7
 8004162:	8812      	ldrh	r2, [r2, #0]
 8004164:	430a      	orrs	r2, r1
 8004166:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	1902      	adds	r2, r0, r4
 800416e:	19d2      	adds	r2, r2, r7
 8004170:	8812      	ldrh	r2, [r2, #0]
 8004172:	60da      	str	r2, [r3, #12]
 8004174:	e05e      	b.n	8004234 <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 8004176:	231a      	movs	r3, #26
 8004178:	2220      	movs	r2, #32
 800417a:	189b      	adds	r3, r3, r2
 800417c:	19db      	adds	r3, r3, r7
 800417e:	2201      	movs	r2, #1
 8004180:	701a      	strb	r2, [r3, #0]
 8004182:	e057      	b.n	8004234 <UART_SetConfig+0x4b8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004184:	231b      	movs	r3, #27
 8004186:	2220      	movs	r2, #32
 8004188:	189b      	adds	r3, r3, r2
 800418a:	19db      	adds	r3, r3, r7
 800418c:	781b      	ldrb	r3, [r3, #0]
 800418e:	2b08      	cmp	r3, #8
 8004190:	d015      	beq.n	80041be <UART_SetConfig+0x442>
 8004192:	dc18      	bgt.n	80041c6 <UART_SetConfig+0x44a>
 8004194:	2b04      	cmp	r3, #4
 8004196:	d00d      	beq.n	80041b4 <UART_SetConfig+0x438>
 8004198:	dc15      	bgt.n	80041c6 <UART_SetConfig+0x44a>
 800419a:	2b00      	cmp	r3, #0
 800419c:	d002      	beq.n	80041a4 <UART_SetConfig+0x428>
 800419e:	2b02      	cmp	r3, #2
 80041a0:	d005      	beq.n	80041ae <UART_SetConfig+0x432>
 80041a2:	e010      	b.n	80041c6 <UART_SetConfig+0x44a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80041a4:	f7fe fb58 	bl	8002858 <HAL_RCC_GetPCLK1Freq>
 80041a8:	0003      	movs	r3, r0
 80041aa:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80041ac:	e014      	b.n	80041d8 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80041ae:	4b2e      	ldr	r3, [pc, #184]	; (8004268 <UART_SetConfig+0x4ec>)
 80041b0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80041b2:	e011      	b.n	80041d8 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80041b4:	f7fe fac4 	bl	8002740 <HAL_RCC_GetSysClockFreq>
 80041b8:	0003      	movs	r3, r0
 80041ba:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80041bc:	e00c      	b.n	80041d8 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80041be:	2380      	movs	r3, #128	; 0x80
 80041c0:	021b      	lsls	r3, r3, #8
 80041c2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80041c4:	e008      	b.n	80041d8 <UART_SetConfig+0x45c>
      default:
        pclk = 0U;
 80041c6:	2300      	movs	r3, #0
 80041c8:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80041ca:	231a      	movs	r3, #26
 80041cc:	2220      	movs	r2, #32
 80041ce:	189b      	adds	r3, r3, r2
 80041d0:	19db      	adds	r3, r3, r7
 80041d2:	2201      	movs	r2, #1
 80041d4:	701a      	strb	r2, [r3, #0]
        break;
 80041d6:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80041d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d02a      	beq.n	8004234 <UART_SetConfig+0x4b8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80041de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041e0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80041e2:	4b20      	ldr	r3, [pc, #128]	; (8004264 <UART_SetConfig+0x4e8>)
 80041e4:	0052      	lsls	r2, r2, #1
 80041e6:	5ad3      	ldrh	r3, [r2, r3]
 80041e8:	0019      	movs	r1, r3
 80041ea:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80041ec:	f7fb ff9c 	bl	8000128 <__udivsi3>
 80041f0:	0003      	movs	r3, r0
 80041f2:	001a      	movs	r2, r3
 80041f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	085b      	lsrs	r3, r3, #1
 80041fa:	18d2      	adds	r2, r2, r3
 80041fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	0019      	movs	r1, r3
 8004202:	0010      	movs	r0, r2
 8004204:	f7fb ff90 	bl	8000128 <__udivsi3>
 8004208:	0003      	movs	r3, r0
 800420a:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800420c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800420e:	2b0f      	cmp	r3, #15
 8004210:	d90a      	bls.n	8004228 <UART_SetConfig+0x4ac>
 8004212:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004214:	2380      	movs	r3, #128	; 0x80
 8004216:	025b      	lsls	r3, r3, #9
 8004218:	429a      	cmp	r2, r3
 800421a:	d205      	bcs.n	8004228 <UART_SetConfig+0x4ac>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800421c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800421e:	b29a      	uxth	r2, r3
 8004220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	60da      	str	r2, [r3, #12]
 8004226:	e005      	b.n	8004234 <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 8004228:	231a      	movs	r3, #26
 800422a:	2220      	movs	r2, #32
 800422c:	189b      	adds	r3, r3, r2
 800422e:	19db      	adds	r3, r3, r7
 8004230:	2201      	movs	r2, #1
 8004232:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004236:	226a      	movs	r2, #106	; 0x6a
 8004238:	2101      	movs	r1, #1
 800423a:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800423c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800423e:	2268      	movs	r2, #104	; 0x68
 8004240:	2101      	movs	r1, #1
 8004242:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004246:	2200      	movs	r2, #0
 8004248:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800424a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800424c:	2200      	movs	r2, #0
 800424e:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8004250:	231a      	movs	r3, #26
 8004252:	2220      	movs	r2, #32
 8004254:	189b      	adds	r3, r3, r2
 8004256:	19db      	adds	r3, r3, r7
 8004258:	781b      	ldrb	r3, [r3, #0]
}
 800425a:	0018      	movs	r0, r3
 800425c:	46bd      	mov	sp, r7
 800425e:	b010      	add	sp, #64	; 0x40
 8004260:	bdb0      	pop	{r4, r5, r7, pc}
 8004262:	46c0      	nop			; (mov r8, r8)
 8004264:	080066d4 	.word	0x080066d4
 8004268:	00f42400 	.word	0x00f42400

0800426c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b082      	sub	sp, #8
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004278:	2201      	movs	r2, #1
 800427a:	4013      	ands	r3, r2
 800427c:	d00b      	beq.n	8004296 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	685b      	ldr	r3, [r3, #4]
 8004284:	4a4a      	ldr	r2, [pc, #296]	; (80043b0 <UART_AdvFeatureConfig+0x144>)
 8004286:	4013      	ands	r3, r2
 8004288:	0019      	movs	r1, r3
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	430a      	orrs	r2, r1
 8004294:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800429a:	2202      	movs	r2, #2
 800429c:	4013      	ands	r3, r2
 800429e:	d00b      	beq.n	80042b8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	4a43      	ldr	r2, [pc, #268]	; (80043b4 <UART_AdvFeatureConfig+0x148>)
 80042a8:	4013      	ands	r3, r2
 80042aa:	0019      	movs	r1, r3
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	430a      	orrs	r2, r1
 80042b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042bc:	2204      	movs	r2, #4
 80042be:	4013      	ands	r3, r2
 80042c0:	d00b      	beq.n	80042da <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	685b      	ldr	r3, [r3, #4]
 80042c8:	4a3b      	ldr	r2, [pc, #236]	; (80043b8 <UART_AdvFeatureConfig+0x14c>)
 80042ca:	4013      	ands	r3, r2
 80042cc:	0019      	movs	r1, r3
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	430a      	orrs	r2, r1
 80042d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042de:	2208      	movs	r2, #8
 80042e0:	4013      	ands	r3, r2
 80042e2:	d00b      	beq.n	80042fc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	685b      	ldr	r3, [r3, #4]
 80042ea:	4a34      	ldr	r2, [pc, #208]	; (80043bc <UART_AdvFeatureConfig+0x150>)
 80042ec:	4013      	ands	r3, r2
 80042ee:	0019      	movs	r1, r3
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	430a      	orrs	r2, r1
 80042fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004300:	2210      	movs	r2, #16
 8004302:	4013      	ands	r3, r2
 8004304:	d00b      	beq.n	800431e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	689b      	ldr	r3, [r3, #8]
 800430c:	4a2c      	ldr	r2, [pc, #176]	; (80043c0 <UART_AdvFeatureConfig+0x154>)
 800430e:	4013      	ands	r3, r2
 8004310:	0019      	movs	r1, r3
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	430a      	orrs	r2, r1
 800431c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004322:	2220      	movs	r2, #32
 8004324:	4013      	ands	r3, r2
 8004326:	d00b      	beq.n	8004340 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	689b      	ldr	r3, [r3, #8]
 800432e:	4a25      	ldr	r2, [pc, #148]	; (80043c4 <UART_AdvFeatureConfig+0x158>)
 8004330:	4013      	ands	r3, r2
 8004332:	0019      	movs	r1, r3
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	430a      	orrs	r2, r1
 800433e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004344:	2240      	movs	r2, #64	; 0x40
 8004346:	4013      	ands	r3, r2
 8004348:	d01d      	beq.n	8004386 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	685b      	ldr	r3, [r3, #4]
 8004350:	4a1d      	ldr	r2, [pc, #116]	; (80043c8 <UART_AdvFeatureConfig+0x15c>)
 8004352:	4013      	ands	r3, r2
 8004354:	0019      	movs	r1, r3
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	430a      	orrs	r2, r1
 8004360:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004366:	2380      	movs	r3, #128	; 0x80
 8004368:	035b      	lsls	r3, r3, #13
 800436a:	429a      	cmp	r2, r3
 800436c:	d10b      	bne.n	8004386 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	685b      	ldr	r3, [r3, #4]
 8004374:	4a15      	ldr	r2, [pc, #84]	; (80043cc <UART_AdvFeatureConfig+0x160>)
 8004376:	4013      	ands	r3, r2
 8004378:	0019      	movs	r1, r3
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	430a      	orrs	r2, r1
 8004384:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800438a:	2280      	movs	r2, #128	; 0x80
 800438c:	4013      	ands	r3, r2
 800438e:	d00b      	beq.n	80043a8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	4a0e      	ldr	r2, [pc, #56]	; (80043d0 <UART_AdvFeatureConfig+0x164>)
 8004398:	4013      	ands	r3, r2
 800439a:	0019      	movs	r1, r3
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	430a      	orrs	r2, r1
 80043a6:	605a      	str	r2, [r3, #4]
  }
}
 80043a8:	46c0      	nop			; (mov r8, r8)
 80043aa:	46bd      	mov	sp, r7
 80043ac:	b002      	add	sp, #8
 80043ae:	bd80      	pop	{r7, pc}
 80043b0:	fffdffff 	.word	0xfffdffff
 80043b4:	fffeffff 	.word	0xfffeffff
 80043b8:	fffbffff 	.word	0xfffbffff
 80043bc:	ffff7fff 	.word	0xffff7fff
 80043c0:	ffffefff 	.word	0xffffefff
 80043c4:	ffffdfff 	.word	0xffffdfff
 80043c8:	ffefffff 	.word	0xffefffff
 80043cc:	ff9fffff 	.word	0xff9fffff
 80043d0:	fff7ffff 	.word	0xfff7ffff

080043d4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b086      	sub	sp, #24
 80043d8:	af02      	add	r7, sp, #8
 80043da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2290      	movs	r2, #144	; 0x90
 80043e0:	2100      	movs	r1, #0
 80043e2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80043e4:	f7fc ffb6 	bl	8001354 <HAL_GetTick>
 80043e8:	0003      	movs	r3, r0
 80043ea:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	2208      	movs	r2, #8
 80043f4:	4013      	ands	r3, r2
 80043f6:	2b08      	cmp	r3, #8
 80043f8:	d10c      	bne.n	8004414 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	2280      	movs	r2, #128	; 0x80
 80043fe:	0391      	lsls	r1, r2, #14
 8004400:	6878      	ldr	r0, [r7, #4]
 8004402:	4a1a      	ldr	r2, [pc, #104]	; (800446c <UART_CheckIdleState+0x98>)
 8004404:	9200      	str	r2, [sp, #0]
 8004406:	2200      	movs	r2, #0
 8004408:	f000 f832 	bl	8004470 <UART_WaitOnFlagUntilTimeout>
 800440c:	1e03      	subs	r3, r0, #0
 800440e:	d001      	beq.n	8004414 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004410:	2303      	movs	r3, #3
 8004412:	e026      	b.n	8004462 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	2204      	movs	r2, #4
 800441c:	4013      	ands	r3, r2
 800441e:	2b04      	cmp	r3, #4
 8004420:	d10c      	bne.n	800443c <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	2280      	movs	r2, #128	; 0x80
 8004426:	03d1      	lsls	r1, r2, #15
 8004428:	6878      	ldr	r0, [r7, #4]
 800442a:	4a10      	ldr	r2, [pc, #64]	; (800446c <UART_CheckIdleState+0x98>)
 800442c:	9200      	str	r2, [sp, #0]
 800442e:	2200      	movs	r2, #0
 8004430:	f000 f81e 	bl	8004470 <UART_WaitOnFlagUntilTimeout>
 8004434:	1e03      	subs	r3, r0, #0
 8004436:	d001      	beq.n	800443c <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004438:	2303      	movs	r3, #3
 800443a:	e012      	b.n	8004462 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2288      	movs	r2, #136	; 0x88
 8004440:	2120      	movs	r1, #32
 8004442:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	228c      	movs	r2, #140	; 0x8c
 8004448:	2120      	movs	r1, #32
 800444a:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2200      	movs	r2, #0
 8004450:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2200      	movs	r2, #0
 8004456:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2284      	movs	r2, #132	; 0x84
 800445c:	2100      	movs	r1, #0
 800445e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004460:	2300      	movs	r3, #0
}
 8004462:	0018      	movs	r0, r3
 8004464:	46bd      	mov	sp, r7
 8004466:	b004      	add	sp, #16
 8004468:	bd80      	pop	{r7, pc}
 800446a:	46c0      	nop			; (mov r8, r8)
 800446c:	01ffffff 	.word	0x01ffffff

08004470 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	b094      	sub	sp, #80	; 0x50
 8004474:	af00      	add	r7, sp, #0
 8004476:	60f8      	str	r0, [r7, #12]
 8004478:	60b9      	str	r1, [r7, #8]
 800447a:	603b      	str	r3, [r7, #0]
 800447c:	1dfb      	adds	r3, r7, #7
 800447e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004480:	e0a7      	b.n	80045d2 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004482:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004484:	3301      	adds	r3, #1
 8004486:	d100      	bne.n	800448a <UART_WaitOnFlagUntilTimeout+0x1a>
 8004488:	e0a3      	b.n	80045d2 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800448a:	f7fc ff63 	bl	8001354 <HAL_GetTick>
 800448e:	0002      	movs	r2, r0
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	1ad3      	subs	r3, r2, r3
 8004494:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004496:	429a      	cmp	r2, r3
 8004498:	d302      	bcc.n	80044a0 <UART_WaitOnFlagUntilTimeout+0x30>
 800449a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800449c:	2b00      	cmp	r3, #0
 800449e:	d13f      	bne.n	8004520 <UART_WaitOnFlagUntilTimeout+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80044a0:	f3ef 8310 	mrs	r3, PRIMASK
 80044a4:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80044a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80044a8:	647b      	str	r3, [r7, #68]	; 0x44
 80044aa:	2301      	movs	r3, #1
 80044ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044b0:	f383 8810 	msr	PRIMASK, r3
}
 80044b4:	46c0      	nop			; (mov r8, r8)
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	681a      	ldr	r2, [r3, #0]
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	494e      	ldr	r1, [pc, #312]	; (80045fc <UART_WaitOnFlagUntilTimeout+0x18c>)
 80044c2:	400a      	ands	r2, r1
 80044c4:	601a      	str	r2, [r3, #0]
 80044c6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80044c8:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044cc:	f383 8810 	msr	PRIMASK, r3
}
 80044d0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80044d2:	f3ef 8310 	mrs	r3, PRIMASK
 80044d6:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80044d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044da:	643b      	str	r3, [r7, #64]	; 0x40
 80044dc:	2301      	movs	r3, #1
 80044de:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044e2:	f383 8810 	msr	PRIMASK, r3
}
 80044e6:	46c0      	nop			; (mov r8, r8)
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	689a      	ldr	r2, [r3, #8]
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	2101      	movs	r1, #1
 80044f4:	438a      	bics	r2, r1
 80044f6:	609a      	str	r2, [r3, #8]
 80044f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80044fa:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80044fe:	f383 8810 	msr	PRIMASK, r3
}
 8004502:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	2288      	movs	r2, #136	; 0x88
 8004508:	2120      	movs	r1, #32
 800450a:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	228c      	movs	r2, #140	; 0x8c
 8004510:	2120      	movs	r1, #32
 8004512:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	2284      	movs	r2, #132	; 0x84
 8004518:	2100      	movs	r1, #0
 800451a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800451c:	2303      	movs	r3, #3
 800451e:	e069      	b.n	80045f4 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	2204      	movs	r2, #4
 8004528:	4013      	ands	r3, r2
 800452a:	d052      	beq.n	80045d2 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	69da      	ldr	r2, [r3, #28]
 8004532:	2380      	movs	r3, #128	; 0x80
 8004534:	011b      	lsls	r3, r3, #4
 8004536:	401a      	ands	r2, r3
 8004538:	2380      	movs	r3, #128	; 0x80
 800453a:	011b      	lsls	r3, r3, #4
 800453c:	429a      	cmp	r2, r3
 800453e:	d148      	bne.n	80045d2 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	2280      	movs	r2, #128	; 0x80
 8004546:	0112      	lsls	r2, r2, #4
 8004548:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800454a:	f3ef 8310 	mrs	r3, PRIMASK
 800454e:	613b      	str	r3, [r7, #16]
  return(result);
 8004550:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004552:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004554:	2301      	movs	r3, #1
 8004556:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004558:	697b      	ldr	r3, [r7, #20]
 800455a:	f383 8810 	msr	PRIMASK, r3
}
 800455e:	46c0      	nop			; (mov r8, r8)
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	681a      	ldr	r2, [r3, #0]
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	4924      	ldr	r1, [pc, #144]	; (80045fc <UART_WaitOnFlagUntilTimeout+0x18c>)
 800456c:	400a      	ands	r2, r1
 800456e:	601a      	str	r2, [r3, #0]
 8004570:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004572:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004574:	69bb      	ldr	r3, [r7, #24]
 8004576:	f383 8810 	msr	PRIMASK, r3
}
 800457a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800457c:	f3ef 8310 	mrs	r3, PRIMASK
 8004580:	61fb      	str	r3, [r7, #28]
  return(result);
 8004582:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004584:	64bb      	str	r3, [r7, #72]	; 0x48
 8004586:	2301      	movs	r3, #1
 8004588:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800458a:	6a3b      	ldr	r3, [r7, #32]
 800458c:	f383 8810 	msr	PRIMASK, r3
}
 8004590:	46c0      	nop			; (mov r8, r8)
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	689a      	ldr	r2, [r3, #8]
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	2101      	movs	r1, #1
 800459e:	438a      	bics	r2, r1
 80045a0:	609a      	str	r2, [r3, #8]
 80045a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80045a4:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045a8:	f383 8810 	msr	PRIMASK, r3
}
 80045ac:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	2288      	movs	r2, #136	; 0x88
 80045b2:	2120      	movs	r1, #32
 80045b4:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	228c      	movs	r2, #140	; 0x8c
 80045ba:	2120      	movs	r1, #32
 80045bc:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	2290      	movs	r2, #144	; 0x90
 80045c2:	2120      	movs	r1, #32
 80045c4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	2284      	movs	r2, #132	; 0x84
 80045ca:	2100      	movs	r1, #0
 80045cc:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80045ce:	2303      	movs	r3, #3
 80045d0:	e010      	b.n	80045f4 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	69db      	ldr	r3, [r3, #28]
 80045d8:	68ba      	ldr	r2, [r7, #8]
 80045da:	4013      	ands	r3, r2
 80045dc:	68ba      	ldr	r2, [r7, #8]
 80045de:	1ad3      	subs	r3, r2, r3
 80045e0:	425a      	negs	r2, r3
 80045e2:	4153      	adcs	r3, r2
 80045e4:	b2db      	uxtb	r3, r3
 80045e6:	001a      	movs	r2, r3
 80045e8:	1dfb      	adds	r3, r7, #7
 80045ea:	781b      	ldrb	r3, [r3, #0]
 80045ec:	429a      	cmp	r2, r3
 80045ee:	d100      	bne.n	80045f2 <UART_WaitOnFlagUntilTimeout+0x182>
 80045f0:	e747      	b.n	8004482 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80045f2:	2300      	movs	r3, #0
}
 80045f4:	0018      	movs	r0, r3
 80045f6:	46bd      	mov	sp, r7
 80045f8:	b014      	add	sp, #80	; 0x50
 80045fa:	bd80      	pop	{r7, pc}
 80045fc:	fffffe5f 	.word	0xfffffe5f

08004600 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b090      	sub	sp, #64	; 0x40
 8004604:	af00      	add	r7, sp, #0
 8004606:	60f8      	str	r0, [r7, #12]
 8004608:	60b9      	str	r1, [r7, #8]
 800460a:	1dbb      	adds	r3, r7, #6
 800460c:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	68ba      	ldr	r2, [r7, #8]
 8004612:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	1dba      	adds	r2, r7, #6
 8004618:	215c      	movs	r1, #92	; 0x5c
 800461a:	8812      	ldrh	r2, [r2, #0]
 800461c:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	2290      	movs	r2, #144	; 0x90
 8004622:	2100      	movs	r1, #0
 8004624:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	228c      	movs	r2, #140	; 0x8c
 800462a:	2122      	movs	r1, #34	; 0x22
 800462c:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	2280      	movs	r2, #128	; 0x80
 8004632:	589b      	ldr	r3, [r3, r2]
 8004634:	2b00      	cmp	r3, #0
 8004636:	d02d      	beq.n	8004694 <UART_Start_Receive_DMA+0x94>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	2280      	movs	r2, #128	; 0x80
 800463c:	589b      	ldr	r3, [r3, r2]
 800463e:	4a40      	ldr	r2, [pc, #256]	; (8004740 <UART_Start_Receive_DMA+0x140>)
 8004640:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	2280      	movs	r2, #128	; 0x80
 8004646:	589b      	ldr	r3, [r3, r2]
 8004648:	4a3e      	ldr	r2, [pc, #248]	; (8004744 <UART_Start_Receive_DMA+0x144>)
 800464a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	2280      	movs	r2, #128	; 0x80
 8004650:	589b      	ldr	r3, [r3, r2]
 8004652:	4a3d      	ldr	r2, [pc, #244]	; (8004748 <UART_Start_Receive_DMA+0x148>)
 8004654:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	2280      	movs	r2, #128	; 0x80
 800465a:	589b      	ldr	r3, [r3, r2]
 800465c:	2200      	movs	r2, #0
 800465e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	2280      	movs	r2, #128	; 0x80
 8004664:	5898      	ldr	r0, [r3, r2]
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	3324      	adds	r3, #36	; 0x24
 800466c:	0019      	movs	r1, r3
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004672:	001a      	movs	r2, r3
 8004674:	1dbb      	adds	r3, r7, #6
 8004676:	881b      	ldrh	r3, [r3, #0]
 8004678:	f7fc ffde 	bl	8001638 <HAL_DMA_Start_IT>
 800467c:	1e03      	subs	r3, r0, #0
 800467e:	d009      	beq.n	8004694 <UART_Start_Receive_DMA+0x94>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	2290      	movs	r2, #144	; 0x90
 8004684:	2110      	movs	r1, #16
 8004686:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	228c      	movs	r2, #140	; 0x8c
 800468c:	2120      	movs	r1, #32
 800468e:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 8004690:	2301      	movs	r3, #1
 8004692:	e050      	b.n	8004736 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	691b      	ldr	r3, [r3, #16]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d019      	beq.n	80046d0 <UART_Start_Receive_DMA+0xd0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800469c:	f3ef 8310 	mrs	r3, PRIMASK
 80046a0:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80046a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80046a4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80046a6:	2301      	movs	r3, #1
 80046a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046ac:	f383 8810 	msr	PRIMASK, r3
}
 80046b0:	46c0      	nop			; (mov r8, r8)
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	681a      	ldr	r2, [r3, #0]
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	2180      	movs	r1, #128	; 0x80
 80046be:	0049      	lsls	r1, r1, #1
 80046c0:	430a      	orrs	r2, r1
 80046c2:	601a      	str	r2, [r3, #0]
 80046c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80046c6:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046ca:	f383 8810 	msr	PRIMASK, r3
}
 80046ce:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046d0:	f3ef 8310 	mrs	r3, PRIMASK
 80046d4:	613b      	str	r3, [r7, #16]
  return(result);
 80046d6:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046d8:	63bb      	str	r3, [r7, #56]	; 0x38
 80046da:	2301      	movs	r3, #1
 80046dc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046de:	697b      	ldr	r3, [r7, #20]
 80046e0:	f383 8810 	msr	PRIMASK, r3
}
 80046e4:	46c0      	nop			; (mov r8, r8)
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	689a      	ldr	r2, [r3, #8]
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	2101      	movs	r1, #1
 80046f2:	430a      	orrs	r2, r1
 80046f4:	609a      	str	r2, [r3, #8]
 80046f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046f8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046fa:	69bb      	ldr	r3, [r7, #24]
 80046fc:	f383 8810 	msr	PRIMASK, r3
}
 8004700:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004702:	f3ef 8310 	mrs	r3, PRIMASK
 8004706:	61fb      	str	r3, [r7, #28]
  return(result);
 8004708:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800470a:	637b      	str	r3, [r7, #52]	; 0x34
 800470c:	2301      	movs	r3, #1
 800470e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004710:	6a3b      	ldr	r3, [r7, #32]
 8004712:	f383 8810 	msr	PRIMASK, r3
}
 8004716:	46c0      	nop			; (mov r8, r8)
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	689a      	ldr	r2, [r3, #8]
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	2140      	movs	r1, #64	; 0x40
 8004724:	430a      	orrs	r2, r1
 8004726:	609a      	str	r2, [r3, #8]
 8004728:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800472a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800472c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800472e:	f383 8810 	msr	PRIMASK, r3
}
 8004732:	46c0      	nop			; (mov r8, r8)

  return HAL_OK;
 8004734:	2300      	movs	r3, #0
}
 8004736:	0018      	movs	r0, r3
 8004738:	46bd      	mov	sp, r7
 800473a:	b010      	add	sp, #64	; 0x40
 800473c:	bd80      	pop	{r7, pc}
 800473e:	46c0      	nop			; (mov r8, r8)
 8004740:	08004899 	.word	0x08004899
 8004744:	080049c9 	.word	0x080049c9
 8004748:	08004a0b 	.word	0x08004a0b

0800474c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b08a      	sub	sp, #40	; 0x28
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004754:	f3ef 8310 	mrs	r3, PRIMASK
 8004758:	60bb      	str	r3, [r7, #8]
  return(result);
 800475a:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800475c:	627b      	str	r3, [r7, #36]	; 0x24
 800475e:	2301      	movs	r3, #1
 8004760:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	f383 8810 	msr	PRIMASK, r3
}
 8004768:	46c0      	nop			; (mov r8, r8)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	681a      	ldr	r2, [r3, #0]
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	21c0      	movs	r1, #192	; 0xc0
 8004776:	438a      	bics	r2, r1
 8004778:	601a      	str	r2, [r3, #0]
 800477a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800477c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800477e:	693b      	ldr	r3, [r7, #16]
 8004780:	f383 8810 	msr	PRIMASK, r3
}
 8004784:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004786:	f3ef 8310 	mrs	r3, PRIMASK
 800478a:	617b      	str	r3, [r7, #20]
  return(result);
 800478c:	697b      	ldr	r3, [r7, #20]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800478e:	623b      	str	r3, [r7, #32]
 8004790:	2301      	movs	r3, #1
 8004792:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004794:	69bb      	ldr	r3, [r7, #24]
 8004796:	f383 8810 	msr	PRIMASK, r3
}
 800479a:	46c0      	nop			; (mov r8, r8)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	689a      	ldr	r2, [r3, #8]
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4908      	ldr	r1, [pc, #32]	; (80047c8 <UART_EndTxTransfer+0x7c>)
 80047a8:	400a      	ands	r2, r1
 80047aa:	609a      	str	r2, [r3, #8]
 80047ac:	6a3b      	ldr	r3, [r7, #32]
 80047ae:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047b0:	69fb      	ldr	r3, [r7, #28]
 80047b2:	f383 8810 	msr	PRIMASK, r3
}
 80047b6:	46c0      	nop			; (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2288      	movs	r2, #136	; 0x88
 80047bc:	2120      	movs	r1, #32
 80047be:	5099      	str	r1, [r3, r2]
}
 80047c0:	46c0      	nop			; (mov r8, r8)
 80047c2:	46bd      	mov	sp, r7
 80047c4:	b00a      	add	sp, #40	; 0x28
 80047c6:	bd80      	pop	{r7, pc}
 80047c8:	ff7fffff 	.word	0xff7fffff

080047cc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b08e      	sub	sp, #56	; 0x38
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80047d4:	f3ef 8310 	mrs	r3, PRIMASK
 80047d8:	617b      	str	r3, [r7, #20]
  return(result);
 80047da:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80047dc:	637b      	str	r3, [r7, #52]	; 0x34
 80047de:	2301      	movs	r3, #1
 80047e0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047e2:	69bb      	ldr	r3, [r7, #24]
 80047e4:	f383 8810 	msr	PRIMASK, r3
}
 80047e8:	46c0      	nop			; (mov r8, r8)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	681a      	ldr	r2, [r3, #0]
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4926      	ldr	r1, [pc, #152]	; (8004890 <UART_EndRxTransfer+0xc4>)
 80047f6:	400a      	ands	r2, r1
 80047f8:	601a      	str	r2, [r3, #0]
 80047fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047fc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047fe:	69fb      	ldr	r3, [r7, #28]
 8004800:	f383 8810 	msr	PRIMASK, r3
}
 8004804:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004806:	f3ef 8310 	mrs	r3, PRIMASK
 800480a:	623b      	str	r3, [r7, #32]
  return(result);
 800480c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800480e:	633b      	str	r3, [r7, #48]	; 0x30
 8004810:	2301      	movs	r3, #1
 8004812:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004816:	f383 8810 	msr	PRIMASK, r3
}
 800481a:	46c0      	nop			; (mov r8, r8)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	689a      	ldr	r2, [r3, #8]
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	491b      	ldr	r1, [pc, #108]	; (8004894 <UART_EndRxTransfer+0xc8>)
 8004828:	400a      	ands	r2, r1
 800482a:	609a      	str	r2, [r3, #8]
 800482c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800482e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004830:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004832:	f383 8810 	msr	PRIMASK, r3
}
 8004836:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800483c:	2b01      	cmp	r3, #1
 800483e:	d118      	bne.n	8004872 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004840:	f3ef 8310 	mrs	r3, PRIMASK
 8004844:	60bb      	str	r3, [r7, #8]
  return(result);
 8004846:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004848:	62fb      	str	r3, [r7, #44]	; 0x2c
 800484a:	2301      	movs	r3, #1
 800484c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	f383 8810 	msr	PRIMASK, r3
}
 8004854:	46c0      	nop			; (mov r8, r8)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	681a      	ldr	r2, [r3, #0]
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	2110      	movs	r1, #16
 8004862:	438a      	bics	r2, r1
 8004864:	601a      	str	r2, [r3, #0]
 8004866:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004868:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800486a:	693b      	ldr	r3, [r7, #16]
 800486c:	f383 8810 	msr	PRIMASK, r3
}
 8004870:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	228c      	movs	r2, #140	; 0x8c
 8004876:	2120      	movs	r1, #32
 8004878:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2200      	movs	r2, #0
 800487e:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2200      	movs	r2, #0
 8004884:	675a      	str	r2, [r3, #116]	; 0x74
}
 8004886:	46c0      	nop			; (mov r8, r8)
 8004888:	46bd      	mov	sp, r7
 800488a:	b00e      	add	sp, #56	; 0x38
 800488c:	bd80      	pop	{r7, pc}
 800488e:	46c0      	nop			; (mov r8, r8)
 8004890:	fffffedf 	.word	0xfffffedf
 8004894:	effffffe 	.word	0xeffffffe

08004898 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004898:	b580      	push	{r7, lr}
 800489a:	b094      	sub	sp, #80	; 0x50
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048a4:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	2220      	movs	r2, #32
 80048ae:	4013      	ands	r3, r2
 80048b0:	d16f      	bne.n	8004992 <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 80048b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80048b4:	225e      	movs	r2, #94	; 0x5e
 80048b6:	2100      	movs	r1, #0
 80048b8:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048ba:	f3ef 8310 	mrs	r3, PRIMASK
 80048be:	61bb      	str	r3, [r7, #24]
  return(result);
 80048c0:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80048c2:	64bb      	str	r3, [r7, #72]	; 0x48
 80048c4:	2301      	movs	r3, #1
 80048c6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048c8:	69fb      	ldr	r3, [r7, #28]
 80048ca:	f383 8810 	msr	PRIMASK, r3
}
 80048ce:	46c0      	nop			; (mov r8, r8)
 80048d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	681a      	ldr	r2, [r3, #0]
 80048d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	493a      	ldr	r1, [pc, #232]	; (80049c4 <UART_DMAReceiveCplt+0x12c>)
 80048dc:	400a      	ands	r2, r1
 80048de:	601a      	str	r2, [r3, #0]
 80048e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80048e2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048e4:	6a3b      	ldr	r3, [r7, #32]
 80048e6:	f383 8810 	msr	PRIMASK, r3
}
 80048ea:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048ec:	f3ef 8310 	mrs	r3, PRIMASK
 80048f0:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80048f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048f4:	647b      	str	r3, [r7, #68]	; 0x44
 80048f6:	2301      	movs	r3, #1
 80048f8:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048fc:	f383 8810 	msr	PRIMASK, r3
}
 8004900:	46c0      	nop			; (mov r8, r8)
 8004902:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	689a      	ldr	r2, [r3, #8]
 8004908:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	2101      	movs	r1, #1
 800490e:	438a      	bics	r2, r1
 8004910:	609a      	str	r2, [r3, #8]
 8004912:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004914:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004916:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004918:	f383 8810 	msr	PRIMASK, r3
}
 800491c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800491e:	f3ef 8310 	mrs	r3, PRIMASK
 8004922:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8004924:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004926:	643b      	str	r3, [r7, #64]	; 0x40
 8004928:	2301      	movs	r3, #1
 800492a:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800492c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800492e:	f383 8810 	msr	PRIMASK, r3
}
 8004932:	46c0      	nop			; (mov r8, r8)
 8004934:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	689a      	ldr	r2, [r3, #8]
 800493a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	2140      	movs	r1, #64	; 0x40
 8004940:	438a      	bics	r2, r1
 8004942:	609a      	str	r2, [r3, #8]
 8004944:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004946:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004948:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800494a:	f383 8810 	msr	PRIMASK, r3
}
 800494e:	46c0      	nop			; (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004950:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004952:	228c      	movs	r2, #140	; 0x8c
 8004954:	2120      	movs	r1, #32
 8004956:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004958:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800495a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800495c:	2b01      	cmp	r3, #1
 800495e:	d118      	bne.n	8004992 <UART_DMAReceiveCplt+0xfa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004960:	f3ef 8310 	mrs	r3, PRIMASK
 8004964:	60fb      	str	r3, [r7, #12]
  return(result);
 8004966:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004968:	63fb      	str	r3, [r7, #60]	; 0x3c
 800496a:	2301      	movs	r3, #1
 800496c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800496e:	693b      	ldr	r3, [r7, #16]
 8004970:	f383 8810 	msr	PRIMASK, r3
}
 8004974:	46c0      	nop			; (mov r8, r8)
 8004976:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	681a      	ldr	r2, [r3, #0]
 800497c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	2110      	movs	r1, #16
 8004982:	438a      	bics	r2, r1
 8004984:	601a      	str	r2, [r3, #0]
 8004986:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004988:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800498a:	697b      	ldr	r3, [r7, #20]
 800498c:	f383 8810 	msr	PRIMASK, r3
}
 8004990:	46c0      	nop			; (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004992:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004994:	2200      	movs	r2, #0
 8004996:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004998:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800499a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800499c:	2b01      	cmp	r3, #1
 800499e:	d108      	bne.n	80049b2 <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80049a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80049a2:	225c      	movs	r2, #92	; 0x5c
 80049a4:	5a9a      	ldrh	r2, [r3, r2]
 80049a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80049a8:	0011      	movs	r1, r2
 80049aa:	0018      	movs	r0, r3
 80049ac:	f7fc f9a4 	bl	8000cf8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80049b0:	e003      	b.n	80049ba <UART_DMAReceiveCplt+0x122>
    HAL_UART_RxCpltCallback(huart);
 80049b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80049b4:	0018      	movs	r0, r3
 80049b6:	f7ff f9c9 	bl	8003d4c <HAL_UART_RxCpltCallback>
}
 80049ba:	46c0      	nop			; (mov r8, r8)
 80049bc:	46bd      	mov	sp, r7
 80049be:	b014      	add	sp, #80	; 0x50
 80049c0:	bd80      	pop	{r7, pc}
 80049c2:	46c0      	nop			; (mov r8, r8)
 80049c4:	fffffeff 	.word	0xfffffeff

080049c8 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80049c8:	b580      	push	{r7, lr}
 80049ca:	b084      	sub	sp, #16
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049d4:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	2201      	movs	r2, #1
 80049da:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80049e0:	2b01      	cmp	r3, #1
 80049e2:	d10a      	bne.n	80049fa <UART_DMARxHalfCplt+0x32>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	225c      	movs	r2, #92	; 0x5c
 80049e8:	5a9b      	ldrh	r3, [r3, r2]
 80049ea:	085b      	lsrs	r3, r3, #1
 80049ec:	b29a      	uxth	r2, r3
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	0011      	movs	r1, r2
 80049f2:	0018      	movs	r0, r3
 80049f4:	f7fc f980 	bl	8000cf8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80049f8:	e003      	b.n	8004a02 <UART_DMARxHalfCplt+0x3a>
    HAL_UART_RxHalfCpltCallback(huart);
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	0018      	movs	r0, r3
 80049fe:	f7ff f9ad 	bl	8003d5c <HAL_UART_RxHalfCpltCallback>
}
 8004a02:	46c0      	nop			; (mov r8, r8)
 8004a04:	46bd      	mov	sp, r7
 8004a06:	b004      	add	sp, #16
 8004a08:	bd80      	pop	{r7, pc}

08004a0a <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004a0a:	b580      	push	{r7, lr}
 8004a0c:	b086      	sub	sp, #24
 8004a0e:	af00      	add	r7, sp, #0
 8004a10:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a16:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8004a18:	697b      	ldr	r3, [r7, #20]
 8004a1a:	2288      	movs	r2, #136	; 0x88
 8004a1c:	589b      	ldr	r3, [r3, r2]
 8004a1e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8004a20:	697b      	ldr	r3, [r7, #20]
 8004a22:	228c      	movs	r2, #140	; 0x8c
 8004a24:	589b      	ldr	r3, [r3, r2]
 8004a26:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8004a28:	697b      	ldr	r3, [r7, #20]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	689b      	ldr	r3, [r3, #8]
 8004a2e:	2280      	movs	r2, #128	; 0x80
 8004a30:	4013      	ands	r3, r2
 8004a32:	2b80      	cmp	r3, #128	; 0x80
 8004a34:	d10a      	bne.n	8004a4c <UART_DMAError+0x42>
 8004a36:	693b      	ldr	r3, [r7, #16]
 8004a38:	2b21      	cmp	r3, #33	; 0x21
 8004a3a:	d107      	bne.n	8004a4c <UART_DMAError+0x42>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	2256      	movs	r2, #86	; 0x56
 8004a40:	2100      	movs	r1, #0
 8004a42:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8004a44:	697b      	ldr	r3, [r7, #20]
 8004a46:	0018      	movs	r0, r3
 8004a48:	f7ff fe80 	bl	800474c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8004a4c:	697b      	ldr	r3, [r7, #20]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	689b      	ldr	r3, [r3, #8]
 8004a52:	2240      	movs	r2, #64	; 0x40
 8004a54:	4013      	ands	r3, r2
 8004a56:	2b40      	cmp	r3, #64	; 0x40
 8004a58:	d10a      	bne.n	8004a70 <UART_DMAError+0x66>
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	2b22      	cmp	r3, #34	; 0x22
 8004a5e:	d107      	bne.n	8004a70 <UART_DMAError+0x66>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8004a60:	697b      	ldr	r3, [r7, #20]
 8004a62:	225e      	movs	r2, #94	; 0x5e
 8004a64:	2100      	movs	r1, #0
 8004a66:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8004a68:	697b      	ldr	r3, [r7, #20]
 8004a6a:	0018      	movs	r0, r3
 8004a6c:	f7ff feae 	bl	80047cc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004a70:	697b      	ldr	r3, [r7, #20]
 8004a72:	2290      	movs	r2, #144	; 0x90
 8004a74:	589b      	ldr	r3, [r3, r2]
 8004a76:	2210      	movs	r2, #16
 8004a78:	431a      	orrs	r2, r3
 8004a7a:	697b      	ldr	r3, [r7, #20]
 8004a7c:	2190      	movs	r1, #144	; 0x90
 8004a7e:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004a80:	697b      	ldr	r3, [r7, #20]
 8004a82:	0018      	movs	r0, r3
 8004a84:	f7ff f972 	bl	8003d6c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004a88:	46c0      	nop			; (mov r8, r8)
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	b006      	add	sp, #24
 8004a8e:	bd80      	pop	{r7, pc}

08004a90 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b084      	sub	sp, #16
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a9c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	225e      	movs	r2, #94	; 0x5e
 8004aa2:	2100      	movs	r1, #0
 8004aa4:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	2256      	movs	r2, #86	; 0x56
 8004aaa:	2100      	movs	r1, #0
 8004aac:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	0018      	movs	r0, r3
 8004ab2:	f7ff f95b 	bl	8003d6c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004ab6:	46c0      	nop			; (mov r8, r8)
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	b004      	add	sp, #16
 8004abc:	bd80      	pop	{r7, pc}

08004abe <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004abe:	b580      	push	{r7, lr}
 8004ac0:	b086      	sub	sp, #24
 8004ac2:	af00      	add	r7, sp, #0
 8004ac4:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ac6:	f3ef 8310 	mrs	r3, PRIMASK
 8004aca:	60bb      	str	r3, [r7, #8]
  return(result);
 8004acc:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004ace:	617b      	str	r3, [r7, #20]
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	f383 8810 	msr	PRIMASK, r3
}
 8004ada:	46c0      	nop			; (mov r8, r8)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	681a      	ldr	r2, [r3, #0]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	2140      	movs	r1, #64	; 0x40
 8004ae8:	438a      	bics	r2, r1
 8004aea:	601a      	str	r2, [r3, #0]
 8004aec:	697b      	ldr	r3, [r7, #20]
 8004aee:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004af0:	693b      	ldr	r3, [r7, #16]
 8004af2:	f383 8810 	msr	PRIMASK, r3
}
 8004af6:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2288      	movs	r2, #136	; 0x88
 8004afc:	2120      	movs	r1, #32
 8004afe:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2200      	movs	r2, #0
 8004b04:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	0018      	movs	r0, r3
 8004b0a:	f7ff f917 	bl	8003d3c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004b0e:	46c0      	nop			; (mov r8, r8)
 8004b10:	46bd      	mov	sp, r7
 8004b12:	b006      	add	sp, #24
 8004b14:	bd80      	pop	{r7, pc}

08004b16 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004b16:	b580      	push	{r7, lr}
 8004b18:	b082      	sub	sp, #8
 8004b1a:	af00      	add	r7, sp, #0
 8004b1c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004b1e:	46c0      	nop			; (mov r8, r8)
 8004b20:	46bd      	mov	sp, r7
 8004b22:	b002      	add	sp, #8
 8004b24:	bd80      	pop	{r7, pc}

08004b26 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8004b26:	b580      	push	{r7, lr}
 8004b28:	b082      	sub	sp, #8
 8004b2a:	af00      	add	r7, sp, #0
 8004b2c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8004b2e:	46c0      	nop			; (mov r8, r8)
 8004b30:	46bd      	mov	sp, r7
 8004b32:	b002      	add	sp, #8
 8004b34:	bd80      	pop	{r7, pc}

08004b36 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8004b36:	b580      	push	{r7, lr}
 8004b38:	b082      	sub	sp, #8
 8004b3a:	af00      	add	r7, sp, #0
 8004b3c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8004b3e:	46c0      	nop			; (mov r8, r8)
 8004b40:	46bd      	mov	sp, r7
 8004b42:	b002      	add	sp, #8
 8004b44:	bd80      	pop	{r7, pc}
	...

08004b48 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b084      	sub	sp, #16
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2284      	movs	r2, #132	; 0x84
 8004b54:	5c9b      	ldrb	r3, [r3, r2]
 8004b56:	2b01      	cmp	r3, #1
 8004b58:	d101      	bne.n	8004b5e <HAL_UARTEx_DisableFifoMode+0x16>
 8004b5a:	2302      	movs	r3, #2
 8004b5c:	e027      	b.n	8004bae <HAL_UARTEx_DisableFifoMode+0x66>
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2284      	movs	r2, #132	; 0x84
 8004b62:	2101      	movs	r1, #1
 8004b64:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2288      	movs	r2, #136	; 0x88
 8004b6a:	2124      	movs	r1, #36	; 0x24
 8004b6c:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	681a      	ldr	r2, [r3, #0]
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	2101      	movs	r1, #1
 8004b82:	438a      	bics	r2, r1
 8004b84:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	4a0b      	ldr	r2, [pc, #44]	; (8004bb8 <HAL_UARTEx_DisableFifoMode+0x70>)
 8004b8a:	4013      	ands	r3, r2
 8004b8c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2200      	movs	r2, #0
 8004b92:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	68fa      	ldr	r2, [r7, #12]
 8004b9a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2288      	movs	r2, #136	; 0x88
 8004ba0:	2120      	movs	r1, #32
 8004ba2:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2284      	movs	r2, #132	; 0x84
 8004ba8:	2100      	movs	r1, #0
 8004baa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004bac:	2300      	movs	r3, #0
}
 8004bae:	0018      	movs	r0, r3
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	b004      	add	sp, #16
 8004bb4:	bd80      	pop	{r7, pc}
 8004bb6:	46c0      	nop			; (mov r8, r8)
 8004bb8:	dfffffff 	.word	0xdfffffff

08004bbc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b084      	sub	sp, #16
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
 8004bc4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	2284      	movs	r2, #132	; 0x84
 8004bca:	5c9b      	ldrb	r3, [r3, r2]
 8004bcc:	2b01      	cmp	r3, #1
 8004bce:	d101      	bne.n	8004bd4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004bd0:	2302      	movs	r3, #2
 8004bd2:	e02e      	b.n	8004c32 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2284      	movs	r2, #132	; 0x84
 8004bd8:	2101      	movs	r1, #1
 8004bda:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2288      	movs	r2, #136	; 0x88
 8004be0:	2124      	movs	r1, #36	; 0x24
 8004be2:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	681a      	ldr	r2, [r3, #0]
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	2101      	movs	r1, #1
 8004bf8:	438a      	bics	r2, r1
 8004bfa:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	689b      	ldr	r3, [r3, #8]
 8004c02:	00db      	lsls	r3, r3, #3
 8004c04:	08d9      	lsrs	r1, r3, #3
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	683a      	ldr	r2, [r7, #0]
 8004c0c:	430a      	orrs	r2, r1
 8004c0e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	0018      	movs	r0, r3
 8004c14:	f000 f8bc 	bl	8004d90 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	68fa      	ldr	r2, [r7, #12]
 8004c1e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2288      	movs	r2, #136	; 0x88
 8004c24:	2120      	movs	r1, #32
 8004c26:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2284      	movs	r2, #132	; 0x84
 8004c2c:	2100      	movs	r1, #0
 8004c2e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004c30:	2300      	movs	r3, #0
}
 8004c32:	0018      	movs	r0, r3
 8004c34:	46bd      	mov	sp, r7
 8004c36:	b004      	add	sp, #16
 8004c38:	bd80      	pop	{r7, pc}
	...

08004c3c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b084      	sub	sp, #16
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
 8004c44:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2284      	movs	r2, #132	; 0x84
 8004c4a:	5c9b      	ldrb	r3, [r3, r2]
 8004c4c:	2b01      	cmp	r3, #1
 8004c4e:	d101      	bne.n	8004c54 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004c50:	2302      	movs	r3, #2
 8004c52:	e02f      	b.n	8004cb4 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2284      	movs	r2, #132	; 0x84
 8004c58:	2101      	movs	r1, #1
 8004c5a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2288      	movs	r2, #136	; 0x88
 8004c60:	2124      	movs	r1, #36	; 0x24
 8004c62:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	681a      	ldr	r2, [r3, #0]
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	2101      	movs	r1, #1
 8004c78:	438a      	bics	r2, r1
 8004c7a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	689b      	ldr	r3, [r3, #8]
 8004c82:	4a0e      	ldr	r2, [pc, #56]	; (8004cbc <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8004c84:	4013      	ands	r3, r2
 8004c86:	0019      	movs	r1, r3
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	683a      	ldr	r2, [r7, #0]
 8004c8e:	430a      	orrs	r2, r1
 8004c90:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	0018      	movs	r0, r3
 8004c96:	f000 f87b 	bl	8004d90 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	68fa      	ldr	r2, [r7, #12]
 8004ca0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2288      	movs	r2, #136	; 0x88
 8004ca6:	2120      	movs	r1, #32
 8004ca8:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2284      	movs	r2, #132	; 0x84
 8004cae:	2100      	movs	r1, #0
 8004cb0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004cb2:	2300      	movs	r3, #0
}
 8004cb4:	0018      	movs	r0, r3
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	b004      	add	sp, #16
 8004cba:	bd80      	pop	{r7, pc}
 8004cbc:	f1ffffff 	.word	0xf1ffffff

08004cc0 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004cc0:	b5b0      	push	{r4, r5, r7, lr}
 8004cc2:	b08a      	sub	sp, #40	; 0x28
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	60f8      	str	r0, [r7, #12]
 8004cc8:	60b9      	str	r1, [r7, #8]
 8004cca:	1dbb      	adds	r3, r7, #6
 8004ccc:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	228c      	movs	r2, #140	; 0x8c
 8004cd2:	589b      	ldr	r3, [r3, r2]
 8004cd4:	2b20      	cmp	r3, #32
 8004cd6:	d156      	bne.n	8004d86 <HAL_UARTEx_ReceiveToIdle_DMA+0xc6>
  {
    if ((pData == NULL) || (Size == 0U))
 8004cd8:	68bb      	ldr	r3, [r7, #8]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d003      	beq.n	8004ce6 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8004cde:	1dbb      	adds	r3, r7, #6
 8004ce0:	881b      	ldrh	r3, [r3, #0]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d101      	bne.n	8004cea <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8004ce6:	2301      	movs	r3, #1
 8004ce8:	e04e      	b.n	8004d88 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a uint16_t frontier, as data copy from RDR will be
       handled by DMA from a uint16_t frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	689a      	ldr	r2, [r3, #8]
 8004cee:	2380      	movs	r3, #128	; 0x80
 8004cf0:	015b      	lsls	r3, r3, #5
 8004cf2:	429a      	cmp	r2, r3
 8004cf4:	d109      	bne.n	8004d0a <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	691b      	ldr	r3, [r3, #16]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d105      	bne.n	8004d0a <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004cfe:	68bb      	ldr	r3, [r7, #8]
 8004d00:	2201      	movs	r2, #1
 8004d02:	4013      	ands	r3, r2
 8004d04:	d001      	beq.n	8004d0a <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
      {
        return  HAL_ERROR;
 8004d06:	2301      	movs	r3, #1
 8004d08:	e03e      	b.n	8004d88 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
      }
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	2201      	movs	r2, #1
 8004d0e:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	2200      	movs	r2, #0
 8004d14:	671a      	str	r2, [r3, #112]	; 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8004d16:	2527      	movs	r5, #39	; 0x27
 8004d18:	197c      	adds	r4, r7, r5
 8004d1a:	1dbb      	adds	r3, r7, #6
 8004d1c:	881a      	ldrh	r2, [r3, #0]
 8004d1e:	68b9      	ldr	r1, [r7, #8]
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	0018      	movs	r0, r3
 8004d24:	f7ff fc6c 	bl	8004600 <UART_Start_Receive_DMA>
 8004d28:	0003      	movs	r3, r0
 8004d2a:	7023      	strb	r3, [r4, #0]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8004d2c:	197b      	adds	r3, r7, r5
 8004d2e:	781b      	ldrb	r3, [r3, #0]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d124      	bne.n	8004d7e <HAL_UARTEx_ReceiveToIdle_DMA+0xbe>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004d38:	2b01      	cmp	r3, #1
 8004d3a:	d11c      	bne.n	8004d76 <HAL_UARTEx_ReceiveToIdle_DMA+0xb6>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	2210      	movs	r2, #16
 8004d42:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d44:	f3ef 8310 	mrs	r3, PRIMASK
 8004d48:	617b      	str	r3, [r7, #20]
  return(result);
 8004d4a:	697b      	ldr	r3, [r7, #20]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d4c:	623b      	str	r3, [r7, #32]
 8004d4e:	2301      	movs	r3, #1
 8004d50:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d52:	69bb      	ldr	r3, [r7, #24]
 8004d54:	f383 8810 	msr	PRIMASK, r3
}
 8004d58:	46c0      	nop			; (mov r8, r8)
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	681a      	ldr	r2, [r3, #0]
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	2110      	movs	r1, #16
 8004d66:	430a      	orrs	r2, r1
 8004d68:	601a      	str	r2, [r3, #0]
 8004d6a:	6a3b      	ldr	r3, [r7, #32]
 8004d6c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d6e:	69fb      	ldr	r3, [r7, #28]
 8004d70:	f383 8810 	msr	PRIMASK, r3
}
 8004d74:	e003      	b.n	8004d7e <HAL_UARTEx_ReceiveToIdle_DMA+0xbe>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8004d76:	2327      	movs	r3, #39	; 0x27
 8004d78:	18fb      	adds	r3, r7, r3
 8004d7a:	2201      	movs	r2, #1
 8004d7c:	701a      	strb	r2, [r3, #0]
      }
    }

    return status;
 8004d7e:	2327      	movs	r3, #39	; 0x27
 8004d80:	18fb      	adds	r3, r7, r3
 8004d82:	781b      	ldrb	r3, [r3, #0]
 8004d84:	e000      	b.n	8004d88 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
  }
  else
  {
    return HAL_BUSY;
 8004d86:	2302      	movs	r3, #2
  }
}
 8004d88:	0018      	movs	r0, r3
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	b00a      	add	sp, #40	; 0x28
 8004d8e:	bdb0      	pop	{r4, r5, r7, pc}

08004d90 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004d90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d92:	b085      	sub	sp, #20
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d108      	bne.n	8004db2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	226a      	movs	r2, #106	; 0x6a
 8004da4:	2101      	movs	r1, #1
 8004da6:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2268      	movs	r2, #104	; 0x68
 8004dac:	2101      	movs	r1, #1
 8004dae:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004db0:	e043      	b.n	8004e3a <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004db2:	260f      	movs	r6, #15
 8004db4:	19bb      	adds	r3, r7, r6
 8004db6:	2208      	movs	r2, #8
 8004db8:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004dba:	200e      	movs	r0, #14
 8004dbc:	183b      	adds	r3, r7, r0
 8004dbe:	2208      	movs	r2, #8
 8004dc0:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	689b      	ldr	r3, [r3, #8]
 8004dc8:	0e5b      	lsrs	r3, r3, #25
 8004dca:	b2da      	uxtb	r2, r3
 8004dcc:	240d      	movs	r4, #13
 8004dce:	193b      	adds	r3, r7, r4
 8004dd0:	2107      	movs	r1, #7
 8004dd2:	400a      	ands	r2, r1
 8004dd4:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	689b      	ldr	r3, [r3, #8]
 8004ddc:	0f5b      	lsrs	r3, r3, #29
 8004dde:	b2da      	uxtb	r2, r3
 8004de0:	250c      	movs	r5, #12
 8004de2:	197b      	adds	r3, r7, r5
 8004de4:	2107      	movs	r1, #7
 8004de6:	400a      	ands	r2, r1
 8004de8:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004dea:	183b      	adds	r3, r7, r0
 8004dec:	781b      	ldrb	r3, [r3, #0]
 8004dee:	197a      	adds	r2, r7, r5
 8004df0:	7812      	ldrb	r2, [r2, #0]
 8004df2:	4914      	ldr	r1, [pc, #80]	; (8004e44 <UARTEx_SetNbDataToProcess+0xb4>)
 8004df4:	5c8a      	ldrb	r2, [r1, r2]
 8004df6:	435a      	muls	r2, r3
 8004df8:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8004dfa:	197b      	adds	r3, r7, r5
 8004dfc:	781b      	ldrb	r3, [r3, #0]
 8004dfe:	4a12      	ldr	r2, [pc, #72]	; (8004e48 <UARTEx_SetNbDataToProcess+0xb8>)
 8004e00:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004e02:	0019      	movs	r1, r3
 8004e04:	f7fb fa1a 	bl	800023c <__divsi3>
 8004e08:	0003      	movs	r3, r0
 8004e0a:	b299      	uxth	r1, r3
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	226a      	movs	r2, #106	; 0x6a
 8004e10:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004e12:	19bb      	adds	r3, r7, r6
 8004e14:	781b      	ldrb	r3, [r3, #0]
 8004e16:	193a      	adds	r2, r7, r4
 8004e18:	7812      	ldrb	r2, [r2, #0]
 8004e1a:	490a      	ldr	r1, [pc, #40]	; (8004e44 <UARTEx_SetNbDataToProcess+0xb4>)
 8004e1c:	5c8a      	ldrb	r2, [r1, r2]
 8004e1e:	435a      	muls	r2, r3
 8004e20:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8004e22:	193b      	adds	r3, r7, r4
 8004e24:	781b      	ldrb	r3, [r3, #0]
 8004e26:	4a08      	ldr	r2, [pc, #32]	; (8004e48 <UARTEx_SetNbDataToProcess+0xb8>)
 8004e28:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004e2a:	0019      	movs	r1, r3
 8004e2c:	f7fb fa06 	bl	800023c <__divsi3>
 8004e30:	0003      	movs	r3, r0
 8004e32:	b299      	uxth	r1, r3
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2268      	movs	r2, #104	; 0x68
 8004e38:	5299      	strh	r1, [r3, r2]
}
 8004e3a:	46c0      	nop			; (mov r8, r8)
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	b005      	add	sp, #20
 8004e40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e42:	46c0      	nop			; (mov r8, r8)
 8004e44:	080066ec 	.word	0x080066ec
 8004e48:	080066f4 	.word	0x080066f4

08004e4c <__errno>:
 8004e4c:	4b01      	ldr	r3, [pc, #4]	; (8004e54 <__errno+0x8>)
 8004e4e:	6818      	ldr	r0, [r3, #0]
 8004e50:	4770      	bx	lr
 8004e52:	46c0      	nop			; (mov r8, r8)
 8004e54:	20000070 	.word	0x20000070

08004e58 <__libc_init_array>:
 8004e58:	b570      	push	{r4, r5, r6, lr}
 8004e5a:	2600      	movs	r6, #0
 8004e5c:	4d0c      	ldr	r5, [pc, #48]	; (8004e90 <__libc_init_array+0x38>)
 8004e5e:	4c0d      	ldr	r4, [pc, #52]	; (8004e94 <__libc_init_array+0x3c>)
 8004e60:	1b64      	subs	r4, r4, r5
 8004e62:	10a4      	asrs	r4, r4, #2
 8004e64:	42a6      	cmp	r6, r4
 8004e66:	d109      	bne.n	8004e7c <__libc_init_array+0x24>
 8004e68:	2600      	movs	r6, #0
 8004e6a:	f001 fb65 	bl	8006538 <_init>
 8004e6e:	4d0a      	ldr	r5, [pc, #40]	; (8004e98 <__libc_init_array+0x40>)
 8004e70:	4c0a      	ldr	r4, [pc, #40]	; (8004e9c <__libc_init_array+0x44>)
 8004e72:	1b64      	subs	r4, r4, r5
 8004e74:	10a4      	asrs	r4, r4, #2
 8004e76:	42a6      	cmp	r6, r4
 8004e78:	d105      	bne.n	8004e86 <__libc_init_array+0x2e>
 8004e7a:	bd70      	pop	{r4, r5, r6, pc}
 8004e7c:	00b3      	lsls	r3, r6, #2
 8004e7e:	58eb      	ldr	r3, [r5, r3]
 8004e80:	4798      	blx	r3
 8004e82:	3601      	adds	r6, #1
 8004e84:	e7ee      	b.n	8004e64 <__libc_init_array+0xc>
 8004e86:	00b3      	lsls	r3, r6, #2
 8004e88:	58eb      	ldr	r3, [r5, r3]
 8004e8a:	4798      	blx	r3
 8004e8c:	3601      	adds	r6, #1
 8004e8e:	e7f2      	b.n	8004e76 <__libc_init_array+0x1e>
 8004e90:	0800694c 	.word	0x0800694c
 8004e94:	0800694c 	.word	0x0800694c
 8004e98:	0800694c 	.word	0x0800694c
 8004e9c:	08006950 	.word	0x08006950

08004ea0 <malloc>:
 8004ea0:	b510      	push	{r4, lr}
 8004ea2:	4b03      	ldr	r3, [pc, #12]	; (8004eb0 <malloc+0x10>)
 8004ea4:	0001      	movs	r1, r0
 8004ea6:	6818      	ldr	r0, [r3, #0]
 8004ea8:	f000 f882 	bl	8004fb0 <_malloc_r>
 8004eac:	bd10      	pop	{r4, pc}
 8004eae:	46c0      	nop			; (mov r8, r8)
 8004eb0:	20000070 	.word	0x20000070

08004eb4 <free>:
 8004eb4:	b510      	push	{r4, lr}
 8004eb6:	4b03      	ldr	r3, [pc, #12]	; (8004ec4 <free+0x10>)
 8004eb8:	0001      	movs	r1, r0
 8004eba:	6818      	ldr	r0, [r3, #0]
 8004ebc:	f000 f80c 	bl	8004ed8 <_free_r>
 8004ec0:	bd10      	pop	{r4, pc}
 8004ec2:	46c0      	nop			; (mov r8, r8)
 8004ec4:	20000070 	.word	0x20000070

08004ec8 <memset>:
 8004ec8:	0003      	movs	r3, r0
 8004eca:	1882      	adds	r2, r0, r2
 8004ecc:	4293      	cmp	r3, r2
 8004ece:	d100      	bne.n	8004ed2 <memset+0xa>
 8004ed0:	4770      	bx	lr
 8004ed2:	7019      	strb	r1, [r3, #0]
 8004ed4:	3301      	adds	r3, #1
 8004ed6:	e7f9      	b.n	8004ecc <memset+0x4>

08004ed8 <_free_r>:
 8004ed8:	b570      	push	{r4, r5, r6, lr}
 8004eda:	0005      	movs	r5, r0
 8004edc:	2900      	cmp	r1, #0
 8004ede:	d010      	beq.n	8004f02 <_free_r+0x2a>
 8004ee0:	1f0c      	subs	r4, r1, #4
 8004ee2:	6823      	ldr	r3, [r4, #0]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	da00      	bge.n	8004eea <_free_r+0x12>
 8004ee8:	18e4      	adds	r4, r4, r3
 8004eea:	0028      	movs	r0, r5
 8004eec:	f000 fa54 	bl	8005398 <__malloc_lock>
 8004ef0:	4a1d      	ldr	r2, [pc, #116]	; (8004f68 <_free_r+0x90>)
 8004ef2:	6813      	ldr	r3, [r2, #0]
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d105      	bne.n	8004f04 <_free_r+0x2c>
 8004ef8:	6063      	str	r3, [r4, #4]
 8004efa:	6014      	str	r4, [r2, #0]
 8004efc:	0028      	movs	r0, r5
 8004efe:	f000 fa53 	bl	80053a8 <__malloc_unlock>
 8004f02:	bd70      	pop	{r4, r5, r6, pc}
 8004f04:	42a3      	cmp	r3, r4
 8004f06:	d908      	bls.n	8004f1a <_free_r+0x42>
 8004f08:	6821      	ldr	r1, [r4, #0]
 8004f0a:	1860      	adds	r0, r4, r1
 8004f0c:	4283      	cmp	r3, r0
 8004f0e:	d1f3      	bne.n	8004ef8 <_free_r+0x20>
 8004f10:	6818      	ldr	r0, [r3, #0]
 8004f12:	685b      	ldr	r3, [r3, #4]
 8004f14:	1841      	adds	r1, r0, r1
 8004f16:	6021      	str	r1, [r4, #0]
 8004f18:	e7ee      	b.n	8004ef8 <_free_r+0x20>
 8004f1a:	001a      	movs	r2, r3
 8004f1c:	685b      	ldr	r3, [r3, #4]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d001      	beq.n	8004f26 <_free_r+0x4e>
 8004f22:	42a3      	cmp	r3, r4
 8004f24:	d9f9      	bls.n	8004f1a <_free_r+0x42>
 8004f26:	6811      	ldr	r1, [r2, #0]
 8004f28:	1850      	adds	r0, r2, r1
 8004f2a:	42a0      	cmp	r0, r4
 8004f2c:	d10b      	bne.n	8004f46 <_free_r+0x6e>
 8004f2e:	6820      	ldr	r0, [r4, #0]
 8004f30:	1809      	adds	r1, r1, r0
 8004f32:	1850      	adds	r0, r2, r1
 8004f34:	6011      	str	r1, [r2, #0]
 8004f36:	4283      	cmp	r3, r0
 8004f38:	d1e0      	bne.n	8004efc <_free_r+0x24>
 8004f3a:	6818      	ldr	r0, [r3, #0]
 8004f3c:	685b      	ldr	r3, [r3, #4]
 8004f3e:	1841      	adds	r1, r0, r1
 8004f40:	6011      	str	r1, [r2, #0]
 8004f42:	6053      	str	r3, [r2, #4]
 8004f44:	e7da      	b.n	8004efc <_free_r+0x24>
 8004f46:	42a0      	cmp	r0, r4
 8004f48:	d902      	bls.n	8004f50 <_free_r+0x78>
 8004f4a:	230c      	movs	r3, #12
 8004f4c:	602b      	str	r3, [r5, #0]
 8004f4e:	e7d5      	b.n	8004efc <_free_r+0x24>
 8004f50:	6821      	ldr	r1, [r4, #0]
 8004f52:	1860      	adds	r0, r4, r1
 8004f54:	4283      	cmp	r3, r0
 8004f56:	d103      	bne.n	8004f60 <_free_r+0x88>
 8004f58:	6818      	ldr	r0, [r3, #0]
 8004f5a:	685b      	ldr	r3, [r3, #4]
 8004f5c:	1841      	adds	r1, r0, r1
 8004f5e:	6021      	str	r1, [r4, #0]
 8004f60:	6063      	str	r3, [r4, #4]
 8004f62:	6054      	str	r4, [r2, #4]
 8004f64:	e7ca      	b.n	8004efc <_free_r+0x24>
 8004f66:	46c0      	nop			; (mov r8, r8)
 8004f68:	200003c4 	.word	0x200003c4

08004f6c <sbrk_aligned>:
 8004f6c:	b570      	push	{r4, r5, r6, lr}
 8004f6e:	4e0f      	ldr	r6, [pc, #60]	; (8004fac <sbrk_aligned+0x40>)
 8004f70:	000d      	movs	r5, r1
 8004f72:	6831      	ldr	r1, [r6, #0]
 8004f74:	0004      	movs	r4, r0
 8004f76:	2900      	cmp	r1, #0
 8004f78:	d102      	bne.n	8004f80 <sbrk_aligned+0x14>
 8004f7a:	f000 f88f 	bl	800509c <_sbrk_r>
 8004f7e:	6030      	str	r0, [r6, #0]
 8004f80:	0029      	movs	r1, r5
 8004f82:	0020      	movs	r0, r4
 8004f84:	f000 f88a 	bl	800509c <_sbrk_r>
 8004f88:	1c43      	adds	r3, r0, #1
 8004f8a:	d00a      	beq.n	8004fa2 <sbrk_aligned+0x36>
 8004f8c:	2303      	movs	r3, #3
 8004f8e:	1cc5      	adds	r5, r0, #3
 8004f90:	439d      	bics	r5, r3
 8004f92:	42a8      	cmp	r0, r5
 8004f94:	d007      	beq.n	8004fa6 <sbrk_aligned+0x3a>
 8004f96:	1a29      	subs	r1, r5, r0
 8004f98:	0020      	movs	r0, r4
 8004f9a:	f000 f87f 	bl	800509c <_sbrk_r>
 8004f9e:	1c43      	adds	r3, r0, #1
 8004fa0:	d101      	bne.n	8004fa6 <sbrk_aligned+0x3a>
 8004fa2:	2501      	movs	r5, #1
 8004fa4:	426d      	negs	r5, r5
 8004fa6:	0028      	movs	r0, r5
 8004fa8:	bd70      	pop	{r4, r5, r6, pc}
 8004faa:	46c0      	nop			; (mov r8, r8)
 8004fac:	200003c8 	.word	0x200003c8

08004fb0 <_malloc_r>:
 8004fb0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004fb2:	2203      	movs	r2, #3
 8004fb4:	1ccb      	adds	r3, r1, #3
 8004fb6:	4393      	bics	r3, r2
 8004fb8:	3308      	adds	r3, #8
 8004fba:	0006      	movs	r6, r0
 8004fbc:	001f      	movs	r7, r3
 8004fbe:	2b0c      	cmp	r3, #12
 8004fc0:	d232      	bcs.n	8005028 <_malloc_r+0x78>
 8004fc2:	270c      	movs	r7, #12
 8004fc4:	42b9      	cmp	r1, r7
 8004fc6:	d831      	bhi.n	800502c <_malloc_r+0x7c>
 8004fc8:	0030      	movs	r0, r6
 8004fca:	f000 f9e5 	bl	8005398 <__malloc_lock>
 8004fce:	4d32      	ldr	r5, [pc, #200]	; (8005098 <_malloc_r+0xe8>)
 8004fd0:	682b      	ldr	r3, [r5, #0]
 8004fd2:	001c      	movs	r4, r3
 8004fd4:	2c00      	cmp	r4, #0
 8004fd6:	d12e      	bne.n	8005036 <_malloc_r+0x86>
 8004fd8:	0039      	movs	r1, r7
 8004fda:	0030      	movs	r0, r6
 8004fdc:	f7ff ffc6 	bl	8004f6c <sbrk_aligned>
 8004fe0:	0004      	movs	r4, r0
 8004fe2:	1c43      	adds	r3, r0, #1
 8004fe4:	d11e      	bne.n	8005024 <_malloc_r+0x74>
 8004fe6:	682c      	ldr	r4, [r5, #0]
 8004fe8:	0025      	movs	r5, r4
 8004fea:	2d00      	cmp	r5, #0
 8004fec:	d14a      	bne.n	8005084 <_malloc_r+0xd4>
 8004fee:	6823      	ldr	r3, [r4, #0]
 8004ff0:	0029      	movs	r1, r5
 8004ff2:	18e3      	adds	r3, r4, r3
 8004ff4:	0030      	movs	r0, r6
 8004ff6:	9301      	str	r3, [sp, #4]
 8004ff8:	f000 f850 	bl	800509c <_sbrk_r>
 8004ffc:	9b01      	ldr	r3, [sp, #4]
 8004ffe:	4283      	cmp	r3, r0
 8005000:	d143      	bne.n	800508a <_malloc_r+0xda>
 8005002:	6823      	ldr	r3, [r4, #0]
 8005004:	3703      	adds	r7, #3
 8005006:	1aff      	subs	r7, r7, r3
 8005008:	2303      	movs	r3, #3
 800500a:	439f      	bics	r7, r3
 800500c:	3708      	adds	r7, #8
 800500e:	2f0c      	cmp	r7, #12
 8005010:	d200      	bcs.n	8005014 <_malloc_r+0x64>
 8005012:	270c      	movs	r7, #12
 8005014:	0039      	movs	r1, r7
 8005016:	0030      	movs	r0, r6
 8005018:	f7ff ffa8 	bl	8004f6c <sbrk_aligned>
 800501c:	1c43      	adds	r3, r0, #1
 800501e:	d034      	beq.n	800508a <_malloc_r+0xda>
 8005020:	6823      	ldr	r3, [r4, #0]
 8005022:	19df      	adds	r7, r3, r7
 8005024:	6027      	str	r7, [r4, #0]
 8005026:	e013      	b.n	8005050 <_malloc_r+0xa0>
 8005028:	2b00      	cmp	r3, #0
 800502a:	dacb      	bge.n	8004fc4 <_malloc_r+0x14>
 800502c:	230c      	movs	r3, #12
 800502e:	2500      	movs	r5, #0
 8005030:	6033      	str	r3, [r6, #0]
 8005032:	0028      	movs	r0, r5
 8005034:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005036:	6822      	ldr	r2, [r4, #0]
 8005038:	1bd1      	subs	r1, r2, r7
 800503a:	d420      	bmi.n	800507e <_malloc_r+0xce>
 800503c:	290b      	cmp	r1, #11
 800503e:	d917      	bls.n	8005070 <_malloc_r+0xc0>
 8005040:	19e2      	adds	r2, r4, r7
 8005042:	6027      	str	r7, [r4, #0]
 8005044:	42a3      	cmp	r3, r4
 8005046:	d111      	bne.n	800506c <_malloc_r+0xbc>
 8005048:	602a      	str	r2, [r5, #0]
 800504a:	6863      	ldr	r3, [r4, #4]
 800504c:	6011      	str	r1, [r2, #0]
 800504e:	6053      	str	r3, [r2, #4]
 8005050:	0030      	movs	r0, r6
 8005052:	0025      	movs	r5, r4
 8005054:	f000 f9a8 	bl	80053a8 <__malloc_unlock>
 8005058:	2207      	movs	r2, #7
 800505a:	350b      	adds	r5, #11
 800505c:	1d23      	adds	r3, r4, #4
 800505e:	4395      	bics	r5, r2
 8005060:	1aea      	subs	r2, r5, r3
 8005062:	429d      	cmp	r5, r3
 8005064:	d0e5      	beq.n	8005032 <_malloc_r+0x82>
 8005066:	1b5b      	subs	r3, r3, r5
 8005068:	50a3      	str	r3, [r4, r2]
 800506a:	e7e2      	b.n	8005032 <_malloc_r+0x82>
 800506c:	605a      	str	r2, [r3, #4]
 800506e:	e7ec      	b.n	800504a <_malloc_r+0x9a>
 8005070:	6862      	ldr	r2, [r4, #4]
 8005072:	42a3      	cmp	r3, r4
 8005074:	d101      	bne.n	800507a <_malloc_r+0xca>
 8005076:	602a      	str	r2, [r5, #0]
 8005078:	e7ea      	b.n	8005050 <_malloc_r+0xa0>
 800507a:	605a      	str	r2, [r3, #4]
 800507c:	e7e8      	b.n	8005050 <_malloc_r+0xa0>
 800507e:	0023      	movs	r3, r4
 8005080:	6864      	ldr	r4, [r4, #4]
 8005082:	e7a7      	b.n	8004fd4 <_malloc_r+0x24>
 8005084:	002c      	movs	r4, r5
 8005086:	686d      	ldr	r5, [r5, #4]
 8005088:	e7af      	b.n	8004fea <_malloc_r+0x3a>
 800508a:	230c      	movs	r3, #12
 800508c:	0030      	movs	r0, r6
 800508e:	6033      	str	r3, [r6, #0]
 8005090:	f000 f98a 	bl	80053a8 <__malloc_unlock>
 8005094:	e7cd      	b.n	8005032 <_malloc_r+0x82>
 8005096:	46c0      	nop			; (mov r8, r8)
 8005098:	200003c4 	.word	0x200003c4

0800509c <_sbrk_r>:
 800509c:	2300      	movs	r3, #0
 800509e:	b570      	push	{r4, r5, r6, lr}
 80050a0:	4d06      	ldr	r5, [pc, #24]	; (80050bc <_sbrk_r+0x20>)
 80050a2:	0004      	movs	r4, r0
 80050a4:	0008      	movs	r0, r1
 80050a6:	602b      	str	r3, [r5, #0]
 80050a8:	f7fc f872 	bl	8001190 <_sbrk>
 80050ac:	1c43      	adds	r3, r0, #1
 80050ae:	d103      	bne.n	80050b8 <_sbrk_r+0x1c>
 80050b0:	682b      	ldr	r3, [r5, #0]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d000      	beq.n	80050b8 <_sbrk_r+0x1c>
 80050b6:	6023      	str	r3, [r4, #0]
 80050b8:	bd70      	pop	{r4, r5, r6, pc}
 80050ba:	46c0      	nop			; (mov r8, r8)
 80050bc:	200003cc 	.word	0x200003cc

080050c0 <siprintf>:
 80050c0:	b40e      	push	{r1, r2, r3}
 80050c2:	b500      	push	{lr}
 80050c4:	490b      	ldr	r1, [pc, #44]	; (80050f4 <siprintf+0x34>)
 80050c6:	b09c      	sub	sp, #112	; 0x70
 80050c8:	ab1d      	add	r3, sp, #116	; 0x74
 80050ca:	9002      	str	r0, [sp, #8]
 80050cc:	9006      	str	r0, [sp, #24]
 80050ce:	9107      	str	r1, [sp, #28]
 80050d0:	9104      	str	r1, [sp, #16]
 80050d2:	4809      	ldr	r0, [pc, #36]	; (80050f8 <siprintf+0x38>)
 80050d4:	4909      	ldr	r1, [pc, #36]	; (80050fc <siprintf+0x3c>)
 80050d6:	cb04      	ldmia	r3!, {r2}
 80050d8:	9105      	str	r1, [sp, #20]
 80050da:	6800      	ldr	r0, [r0, #0]
 80050dc:	a902      	add	r1, sp, #8
 80050de:	9301      	str	r3, [sp, #4]
 80050e0:	f000 f9cc 	bl	800547c <_svfiprintf_r>
 80050e4:	2300      	movs	r3, #0
 80050e6:	9a02      	ldr	r2, [sp, #8]
 80050e8:	7013      	strb	r3, [r2, #0]
 80050ea:	b01c      	add	sp, #112	; 0x70
 80050ec:	bc08      	pop	{r3}
 80050ee:	b003      	add	sp, #12
 80050f0:	4718      	bx	r3
 80050f2:	46c0      	nop			; (mov r8, r8)
 80050f4:	7fffffff 	.word	0x7fffffff
 80050f8:	20000070 	.word	0x20000070
 80050fc:	ffff0208 	.word	0xffff0208

08005100 <strcat>:
 8005100:	0002      	movs	r2, r0
 8005102:	b510      	push	{r4, lr}
 8005104:	7813      	ldrb	r3, [r2, #0]
 8005106:	0014      	movs	r4, r2
 8005108:	3201      	adds	r2, #1
 800510a:	2b00      	cmp	r3, #0
 800510c:	d1fa      	bne.n	8005104 <strcat+0x4>
 800510e:	5cca      	ldrb	r2, [r1, r3]
 8005110:	54e2      	strb	r2, [r4, r3]
 8005112:	3301      	adds	r3, #1
 8005114:	2a00      	cmp	r2, #0
 8005116:	d1fa      	bne.n	800510e <strcat+0xe>
 8005118:	bd10      	pop	{r4, pc}

0800511a <strncmp>:
 800511a:	b530      	push	{r4, r5, lr}
 800511c:	0005      	movs	r5, r0
 800511e:	1e10      	subs	r0, r2, #0
 8005120:	d008      	beq.n	8005134 <strncmp+0x1a>
 8005122:	2400      	movs	r4, #0
 8005124:	3a01      	subs	r2, #1
 8005126:	5d2b      	ldrb	r3, [r5, r4]
 8005128:	5d08      	ldrb	r0, [r1, r4]
 800512a:	4283      	cmp	r3, r0
 800512c:	d101      	bne.n	8005132 <strncmp+0x18>
 800512e:	4294      	cmp	r4, r2
 8005130:	d101      	bne.n	8005136 <strncmp+0x1c>
 8005132:	1a18      	subs	r0, r3, r0
 8005134:	bd30      	pop	{r4, r5, pc}
 8005136:	3401      	adds	r4, #1
 8005138:	2b00      	cmp	r3, #0
 800513a:	d1f4      	bne.n	8005126 <strncmp+0xc>
 800513c:	e7f9      	b.n	8005132 <strncmp+0x18>
	...

08005140 <strtok>:
 8005140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005142:	4b16      	ldr	r3, [pc, #88]	; (800519c <strtok+0x5c>)
 8005144:	0005      	movs	r5, r0
 8005146:	681f      	ldr	r7, [r3, #0]
 8005148:	000e      	movs	r6, r1
 800514a:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 800514c:	2c00      	cmp	r4, #0
 800514e:	d11d      	bne.n	800518c <strtok+0x4c>
 8005150:	2050      	movs	r0, #80	; 0x50
 8005152:	f7ff fea5 	bl	8004ea0 <malloc>
 8005156:	1e02      	subs	r2, r0, #0
 8005158:	65b8      	str	r0, [r7, #88]	; 0x58
 800515a:	d104      	bne.n	8005166 <strtok+0x26>
 800515c:	2157      	movs	r1, #87	; 0x57
 800515e:	4b10      	ldr	r3, [pc, #64]	; (80051a0 <strtok+0x60>)
 8005160:	4810      	ldr	r0, [pc, #64]	; (80051a4 <strtok+0x64>)
 8005162:	f000 f8eb 	bl	800533c <__assert_func>
 8005166:	6004      	str	r4, [r0, #0]
 8005168:	6044      	str	r4, [r0, #4]
 800516a:	6084      	str	r4, [r0, #8]
 800516c:	60c4      	str	r4, [r0, #12]
 800516e:	6104      	str	r4, [r0, #16]
 8005170:	6144      	str	r4, [r0, #20]
 8005172:	6184      	str	r4, [r0, #24]
 8005174:	6284      	str	r4, [r0, #40]	; 0x28
 8005176:	62c4      	str	r4, [r0, #44]	; 0x2c
 8005178:	6304      	str	r4, [r0, #48]	; 0x30
 800517a:	6344      	str	r4, [r0, #52]	; 0x34
 800517c:	6384      	str	r4, [r0, #56]	; 0x38
 800517e:	63c4      	str	r4, [r0, #60]	; 0x3c
 8005180:	6404      	str	r4, [r0, #64]	; 0x40
 8005182:	6444      	str	r4, [r0, #68]	; 0x44
 8005184:	6484      	str	r4, [r0, #72]	; 0x48
 8005186:	64c4      	str	r4, [r0, #76]	; 0x4c
 8005188:	7704      	strb	r4, [r0, #28]
 800518a:	6244      	str	r4, [r0, #36]	; 0x24
 800518c:	0031      	movs	r1, r6
 800518e:	0028      	movs	r0, r5
 8005190:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005192:	2301      	movs	r3, #1
 8005194:	f000 f808 	bl	80051a8 <__strtok_r>
 8005198:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800519a:	46c0      	nop			; (mov r8, r8)
 800519c:	20000070 	.word	0x20000070
 80051a0:	08006700 	.word	0x08006700
 80051a4:	08006717 	.word	0x08006717

080051a8 <__strtok_r>:
 80051a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80051aa:	2800      	cmp	r0, #0
 80051ac:	d102      	bne.n	80051b4 <__strtok_r+0xc>
 80051ae:	6810      	ldr	r0, [r2, #0]
 80051b0:	2800      	cmp	r0, #0
 80051b2:	d013      	beq.n	80051dc <__strtok_r+0x34>
 80051b4:	0004      	movs	r4, r0
 80051b6:	0020      	movs	r0, r4
 80051b8:	000e      	movs	r6, r1
 80051ba:	7805      	ldrb	r5, [r0, #0]
 80051bc:	3401      	adds	r4, #1
 80051be:	7837      	ldrb	r7, [r6, #0]
 80051c0:	2f00      	cmp	r7, #0
 80051c2:	d104      	bne.n	80051ce <__strtok_r+0x26>
 80051c4:	2d00      	cmp	r5, #0
 80051c6:	d10f      	bne.n	80051e8 <__strtok_r+0x40>
 80051c8:	0028      	movs	r0, r5
 80051ca:	6015      	str	r5, [r2, #0]
 80051cc:	e006      	b.n	80051dc <__strtok_r+0x34>
 80051ce:	3601      	adds	r6, #1
 80051d0:	42bd      	cmp	r5, r7
 80051d2:	d1f4      	bne.n	80051be <__strtok_r+0x16>
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d1ee      	bne.n	80051b6 <__strtok_r+0xe>
 80051d8:	6014      	str	r4, [r2, #0]
 80051da:	7003      	strb	r3, [r0, #0]
 80051dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80051de:	002f      	movs	r7, r5
 80051e0:	e00f      	b.n	8005202 <__strtok_r+0x5a>
 80051e2:	3301      	adds	r3, #1
 80051e4:	2e00      	cmp	r6, #0
 80051e6:	d104      	bne.n	80051f2 <__strtok_r+0x4a>
 80051e8:	0023      	movs	r3, r4
 80051ea:	3401      	adds	r4, #1
 80051ec:	781d      	ldrb	r5, [r3, #0]
 80051ee:	0027      	movs	r7, r4
 80051f0:	000b      	movs	r3, r1
 80051f2:	781e      	ldrb	r6, [r3, #0]
 80051f4:	42b5      	cmp	r5, r6
 80051f6:	d1f4      	bne.n	80051e2 <__strtok_r+0x3a>
 80051f8:	2d00      	cmp	r5, #0
 80051fa:	d0f0      	beq.n	80051de <__strtok_r+0x36>
 80051fc:	2300      	movs	r3, #0
 80051fe:	3c01      	subs	r4, #1
 8005200:	7023      	strb	r3, [r4, #0]
 8005202:	6017      	str	r7, [r2, #0]
 8005204:	e7ea      	b.n	80051dc <__strtok_r+0x34>
	...

08005208 <_strtol_l.constprop.0>:
 8005208:	b5f0      	push	{r4, r5, r6, r7, lr}
 800520a:	b087      	sub	sp, #28
 800520c:	001e      	movs	r6, r3
 800520e:	9005      	str	r0, [sp, #20]
 8005210:	9101      	str	r1, [sp, #4]
 8005212:	9202      	str	r2, [sp, #8]
 8005214:	2b01      	cmp	r3, #1
 8005216:	d045      	beq.n	80052a4 <_strtol_l.constprop.0+0x9c>
 8005218:	000b      	movs	r3, r1
 800521a:	2e24      	cmp	r6, #36	; 0x24
 800521c:	d842      	bhi.n	80052a4 <_strtol_l.constprop.0+0x9c>
 800521e:	4a3f      	ldr	r2, [pc, #252]	; (800531c <_strtol_l.constprop.0+0x114>)
 8005220:	2108      	movs	r1, #8
 8005222:	4694      	mov	ip, r2
 8005224:	001a      	movs	r2, r3
 8005226:	4660      	mov	r0, ip
 8005228:	7814      	ldrb	r4, [r2, #0]
 800522a:	3301      	adds	r3, #1
 800522c:	5d00      	ldrb	r0, [r0, r4]
 800522e:	001d      	movs	r5, r3
 8005230:	0007      	movs	r7, r0
 8005232:	400f      	ands	r7, r1
 8005234:	4208      	tst	r0, r1
 8005236:	d1f5      	bne.n	8005224 <_strtol_l.constprop.0+0x1c>
 8005238:	2c2d      	cmp	r4, #45	; 0x2d
 800523a:	d13a      	bne.n	80052b2 <_strtol_l.constprop.0+0xaa>
 800523c:	2701      	movs	r7, #1
 800523e:	781c      	ldrb	r4, [r3, #0]
 8005240:	1c95      	adds	r5, r2, #2
 8005242:	2e00      	cmp	r6, #0
 8005244:	d065      	beq.n	8005312 <_strtol_l.constprop.0+0x10a>
 8005246:	2e10      	cmp	r6, #16
 8005248:	d109      	bne.n	800525e <_strtol_l.constprop.0+0x56>
 800524a:	2c30      	cmp	r4, #48	; 0x30
 800524c:	d107      	bne.n	800525e <_strtol_l.constprop.0+0x56>
 800524e:	2220      	movs	r2, #32
 8005250:	782b      	ldrb	r3, [r5, #0]
 8005252:	4393      	bics	r3, r2
 8005254:	2b58      	cmp	r3, #88	; 0x58
 8005256:	d157      	bne.n	8005308 <_strtol_l.constprop.0+0x100>
 8005258:	2610      	movs	r6, #16
 800525a:	786c      	ldrb	r4, [r5, #1]
 800525c:	3502      	adds	r5, #2
 800525e:	4b30      	ldr	r3, [pc, #192]	; (8005320 <_strtol_l.constprop.0+0x118>)
 8005260:	0031      	movs	r1, r6
 8005262:	18fb      	adds	r3, r7, r3
 8005264:	0018      	movs	r0, r3
 8005266:	9303      	str	r3, [sp, #12]
 8005268:	f7fa ffe4 	bl	8000234 <__aeabi_uidivmod>
 800526c:	2300      	movs	r3, #0
 800526e:	2201      	movs	r2, #1
 8005270:	4684      	mov	ip, r0
 8005272:	0018      	movs	r0, r3
 8005274:	9104      	str	r1, [sp, #16]
 8005276:	4252      	negs	r2, r2
 8005278:	0021      	movs	r1, r4
 800527a:	3930      	subs	r1, #48	; 0x30
 800527c:	2909      	cmp	r1, #9
 800527e:	d81d      	bhi.n	80052bc <_strtol_l.constprop.0+0xb4>
 8005280:	000c      	movs	r4, r1
 8005282:	42a6      	cmp	r6, r4
 8005284:	dd28      	ble.n	80052d8 <_strtol_l.constprop.0+0xd0>
 8005286:	2b00      	cmp	r3, #0
 8005288:	db24      	blt.n	80052d4 <_strtol_l.constprop.0+0xcc>
 800528a:	0013      	movs	r3, r2
 800528c:	4584      	cmp	ip, r0
 800528e:	d306      	bcc.n	800529e <_strtol_l.constprop.0+0x96>
 8005290:	d102      	bne.n	8005298 <_strtol_l.constprop.0+0x90>
 8005292:	9904      	ldr	r1, [sp, #16]
 8005294:	42a1      	cmp	r1, r4
 8005296:	db02      	blt.n	800529e <_strtol_l.constprop.0+0x96>
 8005298:	2301      	movs	r3, #1
 800529a:	4370      	muls	r0, r6
 800529c:	1820      	adds	r0, r4, r0
 800529e:	782c      	ldrb	r4, [r5, #0]
 80052a0:	3501      	adds	r5, #1
 80052a2:	e7e9      	b.n	8005278 <_strtol_l.constprop.0+0x70>
 80052a4:	f7ff fdd2 	bl	8004e4c <__errno>
 80052a8:	2316      	movs	r3, #22
 80052aa:	6003      	str	r3, [r0, #0]
 80052ac:	2000      	movs	r0, #0
 80052ae:	b007      	add	sp, #28
 80052b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80052b2:	2c2b      	cmp	r4, #43	; 0x2b
 80052b4:	d1c5      	bne.n	8005242 <_strtol_l.constprop.0+0x3a>
 80052b6:	781c      	ldrb	r4, [r3, #0]
 80052b8:	1c95      	adds	r5, r2, #2
 80052ba:	e7c2      	b.n	8005242 <_strtol_l.constprop.0+0x3a>
 80052bc:	0021      	movs	r1, r4
 80052be:	3941      	subs	r1, #65	; 0x41
 80052c0:	2919      	cmp	r1, #25
 80052c2:	d801      	bhi.n	80052c8 <_strtol_l.constprop.0+0xc0>
 80052c4:	3c37      	subs	r4, #55	; 0x37
 80052c6:	e7dc      	b.n	8005282 <_strtol_l.constprop.0+0x7a>
 80052c8:	0021      	movs	r1, r4
 80052ca:	3961      	subs	r1, #97	; 0x61
 80052cc:	2919      	cmp	r1, #25
 80052ce:	d803      	bhi.n	80052d8 <_strtol_l.constprop.0+0xd0>
 80052d0:	3c57      	subs	r4, #87	; 0x57
 80052d2:	e7d6      	b.n	8005282 <_strtol_l.constprop.0+0x7a>
 80052d4:	0013      	movs	r3, r2
 80052d6:	e7e2      	b.n	800529e <_strtol_l.constprop.0+0x96>
 80052d8:	2b00      	cmp	r3, #0
 80052da:	da09      	bge.n	80052f0 <_strtol_l.constprop.0+0xe8>
 80052dc:	2322      	movs	r3, #34	; 0x22
 80052de:	9a05      	ldr	r2, [sp, #20]
 80052e0:	9803      	ldr	r0, [sp, #12]
 80052e2:	6013      	str	r3, [r2, #0]
 80052e4:	9b02      	ldr	r3, [sp, #8]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d0e1      	beq.n	80052ae <_strtol_l.constprop.0+0xa6>
 80052ea:	1e6b      	subs	r3, r5, #1
 80052ec:	9301      	str	r3, [sp, #4]
 80052ee:	e007      	b.n	8005300 <_strtol_l.constprop.0+0xf8>
 80052f0:	2f00      	cmp	r7, #0
 80052f2:	d000      	beq.n	80052f6 <_strtol_l.constprop.0+0xee>
 80052f4:	4240      	negs	r0, r0
 80052f6:	9a02      	ldr	r2, [sp, #8]
 80052f8:	2a00      	cmp	r2, #0
 80052fa:	d0d8      	beq.n	80052ae <_strtol_l.constprop.0+0xa6>
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d1f4      	bne.n	80052ea <_strtol_l.constprop.0+0xe2>
 8005300:	9b02      	ldr	r3, [sp, #8]
 8005302:	9a01      	ldr	r2, [sp, #4]
 8005304:	601a      	str	r2, [r3, #0]
 8005306:	e7d2      	b.n	80052ae <_strtol_l.constprop.0+0xa6>
 8005308:	2430      	movs	r4, #48	; 0x30
 800530a:	2e00      	cmp	r6, #0
 800530c:	d1a7      	bne.n	800525e <_strtol_l.constprop.0+0x56>
 800530e:	3608      	adds	r6, #8
 8005310:	e7a5      	b.n	800525e <_strtol_l.constprop.0+0x56>
 8005312:	2c30      	cmp	r4, #48	; 0x30
 8005314:	d09b      	beq.n	800524e <_strtol_l.constprop.0+0x46>
 8005316:	260a      	movs	r6, #10
 8005318:	e7a1      	b.n	800525e <_strtol_l.constprop.0+0x56>
 800531a:	46c0      	nop			; (mov r8, r8)
 800531c:	080067b1 	.word	0x080067b1
 8005320:	7fffffff 	.word	0x7fffffff

08005324 <strtol>:
 8005324:	b510      	push	{r4, lr}
 8005326:	0013      	movs	r3, r2
 8005328:	000a      	movs	r2, r1
 800532a:	0001      	movs	r1, r0
 800532c:	4802      	ldr	r0, [pc, #8]	; (8005338 <strtol+0x14>)
 800532e:	6800      	ldr	r0, [r0, #0]
 8005330:	f7ff ff6a 	bl	8005208 <_strtol_l.constprop.0>
 8005334:	bd10      	pop	{r4, pc}
 8005336:	46c0      	nop			; (mov r8, r8)
 8005338:	20000070 	.word	0x20000070

0800533c <__assert_func>:
 800533c:	b530      	push	{r4, r5, lr}
 800533e:	0014      	movs	r4, r2
 8005340:	001a      	movs	r2, r3
 8005342:	4b09      	ldr	r3, [pc, #36]	; (8005368 <__assert_func+0x2c>)
 8005344:	0005      	movs	r5, r0
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	b085      	sub	sp, #20
 800534a:	68d8      	ldr	r0, [r3, #12]
 800534c:	4b07      	ldr	r3, [pc, #28]	; (800536c <__assert_func+0x30>)
 800534e:	2c00      	cmp	r4, #0
 8005350:	d101      	bne.n	8005356 <__assert_func+0x1a>
 8005352:	4b07      	ldr	r3, [pc, #28]	; (8005370 <__assert_func+0x34>)
 8005354:	001c      	movs	r4, r3
 8005356:	9301      	str	r3, [sp, #4]
 8005358:	9100      	str	r1, [sp, #0]
 800535a:	002b      	movs	r3, r5
 800535c:	4905      	ldr	r1, [pc, #20]	; (8005374 <__assert_func+0x38>)
 800535e:	9402      	str	r4, [sp, #8]
 8005360:	f000 f80a 	bl	8005378 <fiprintf>
 8005364:	f000 fd3c 	bl	8005de0 <abort>
 8005368:	20000070 	.word	0x20000070
 800536c:	08006774 	.word	0x08006774
 8005370:	080067af 	.word	0x080067af
 8005374:	08006781 	.word	0x08006781

08005378 <fiprintf>:
 8005378:	b40e      	push	{r1, r2, r3}
 800537a:	b503      	push	{r0, r1, lr}
 800537c:	0001      	movs	r1, r0
 800537e:	ab03      	add	r3, sp, #12
 8005380:	4804      	ldr	r0, [pc, #16]	; (8005394 <fiprintf+0x1c>)
 8005382:	cb04      	ldmia	r3!, {r2}
 8005384:	6800      	ldr	r0, [r0, #0]
 8005386:	9301      	str	r3, [sp, #4]
 8005388:	f000 f9a0 	bl	80056cc <_vfiprintf_r>
 800538c:	b002      	add	sp, #8
 800538e:	bc08      	pop	{r3}
 8005390:	b003      	add	sp, #12
 8005392:	4718      	bx	r3
 8005394:	20000070 	.word	0x20000070

08005398 <__malloc_lock>:
 8005398:	b510      	push	{r4, lr}
 800539a:	4802      	ldr	r0, [pc, #8]	; (80053a4 <__malloc_lock+0xc>)
 800539c:	f000 fef7 	bl	800618e <__retarget_lock_acquire_recursive>
 80053a0:	bd10      	pop	{r4, pc}
 80053a2:	46c0      	nop			; (mov r8, r8)
 80053a4:	200003d0 	.word	0x200003d0

080053a8 <__malloc_unlock>:
 80053a8:	b510      	push	{r4, lr}
 80053aa:	4802      	ldr	r0, [pc, #8]	; (80053b4 <__malloc_unlock+0xc>)
 80053ac:	f000 fef0 	bl	8006190 <__retarget_lock_release_recursive>
 80053b0:	bd10      	pop	{r4, pc}
 80053b2:	46c0      	nop			; (mov r8, r8)
 80053b4:	200003d0 	.word	0x200003d0

080053b8 <__ssputs_r>:
 80053b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80053ba:	688e      	ldr	r6, [r1, #8]
 80053bc:	b085      	sub	sp, #20
 80053be:	0007      	movs	r7, r0
 80053c0:	000c      	movs	r4, r1
 80053c2:	9203      	str	r2, [sp, #12]
 80053c4:	9301      	str	r3, [sp, #4]
 80053c6:	429e      	cmp	r6, r3
 80053c8:	d83c      	bhi.n	8005444 <__ssputs_r+0x8c>
 80053ca:	2390      	movs	r3, #144	; 0x90
 80053cc:	898a      	ldrh	r2, [r1, #12]
 80053ce:	00db      	lsls	r3, r3, #3
 80053d0:	421a      	tst	r2, r3
 80053d2:	d034      	beq.n	800543e <__ssputs_r+0x86>
 80053d4:	6909      	ldr	r1, [r1, #16]
 80053d6:	6823      	ldr	r3, [r4, #0]
 80053d8:	6960      	ldr	r0, [r4, #20]
 80053da:	1a5b      	subs	r3, r3, r1
 80053dc:	9302      	str	r3, [sp, #8]
 80053de:	2303      	movs	r3, #3
 80053e0:	4343      	muls	r3, r0
 80053e2:	0fdd      	lsrs	r5, r3, #31
 80053e4:	18ed      	adds	r5, r5, r3
 80053e6:	9b01      	ldr	r3, [sp, #4]
 80053e8:	9802      	ldr	r0, [sp, #8]
 80053ea:	3301      	adds	r3, #1
 80053ec:	181b      	adds	r3, r3, r0
 80053ee:	106d      	asrs	r5, r5, #1
 80053f0:	42ab      	cmp	r3, r5
 80053f2:	d900      	bls.n	80053f6 <__ssputs_r+0x3e>
 80053f4:	001d      	movs	r5, r3
 80053f6:	0553      	lsls	r3, r2, #21
 80053f8:	d532      	bpl.n	8005460 <__ssputs_r+0xa8>
 80053fa:	0029      	movs	r1, r5
 80053fc:	0038      	movs	r0, r7
 80053fe:	f7ff fdd7 	bl	8004fb0 <_malloc_r>
 8005402:	1e06      	subs	r6, r0, #0
 8005404:	d109      	bne.n	800541a <__ssputs_r+0x62>
 8005406:	230c      	movs	r3, #12
 8005408:	603b      	str	r3, [r7, #0]
 800540a:	2340      	movs	r3, #64	; 0x40
 800540c:	2001      	movs	r0, #1
 800540e:	89a2      	ldrh	r2, [r4, #12]
 8005410:	4240      	negs	r0, r0
 8005412:	4313      	orrs	r3, r2
 8005414:	81a3      	strh	r3, [r4, #12]
 8005416:	b005      	add	sp, #20
 8005418:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800541a:	9a02      	ldr	r2, [sp, #8]
 800541c:	6921      	ldr	r1, [r4, #16]
 800541e:	f000 ff30 	bl	8006282 <memcpy>
 8005422:	89a3      	ldrh	r3, [r4, #12]
 8005424:	4a14      	ldr	r2, [pc, #80]	; (8005478 <__ssputs_r+0xc0>)
 8005426:	401a      	ands	r2, r3
 8005428:	2380      	movs	r3, #128	; 0x80
 800542a:	4313      	orrs	r3, r2
 800542c:	81a3      	strh	r3, [r4, #12]
 800542e:	9b02      	ldr	r3, [sp, #8]
 8005430:	6126      	str	r6, [r4, #16]
 8005432:	18f6      	adds	r6, r6, r3
 8005434:	6026      	str	r6, [r4, #0]
 8005436:	6165      	str	r5, [r4, #20]
 8005438:	9e01      	ldr	r6, [sp, #4]
 800543a:	1aed      	subs	r5, r5, r3
 800543c:	60a5      	str	r5, [r4, #8]
 800543e:	9b01      	ldr	r3, [sp, #4]
 8005440:	429e      	cmp	r6, r3
 8005442:	d900      	bls.n	8005446 <__ssputs_r+0x8e>
 8005444:	9e01      	ldr	r6, [sp, #4]
 8005446:	0032      	movs	r2, r6
 8005448:	9903      	ldr	r1, [sp, #12]
 800544a:	6820      	ldr	r0, [r4, #0]
 800544c:	f000 ff22 	bl	8006294 <memmove>
 8005450:	68a3      	ldr	r3, [r4, #8]
 8005452:	2000      	movs	r0, #0
 8005454:	1b9b      	subs	r3, r3, r6
 8005456:	60a3      	str	r3, [r4, #8]
 8005458:	6823      	ldr	r3, [r4, #0]
 800545a:	199e      	adds	r6, r3, r6
 800545c:	6026      	str	r6, [r4, #0]
 800545e:	e7da      	b.n	8005416 <__ssputs_r+0x5e>
 8005460:	002a      	movs	r2, r5
 8005462:	0038      	movs	r0, r7
 8005464:	f000 ff29 	bl	80062ba <_realloc_r>
 8005468:	1e06      	subs	r6, r0, #0
 800546a:	d1e0      	bne.n	800542e <__ssputs_r+0x76>
 800546c:	0038      	movs	r0, r7
 800546e:	6921      	ldr	r1, [r4, #16]
 8005470:	f7ff fd32 	bl	8004ed8 <_free_r>
 8005474:	e7c7      	b.n	8005406 <__ssputs_r+0x4e>
 8005476:	46c0      	nop			; (mov r8, r8)
 8005478:	fffffb7f 	.word	0xfffffb7f

0800547c <_svfiprintf_r>:
 800547c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800547e:	b0a1      	sub	sp, #132	; 0x84
 8005480:	9003      	str	r0, [sp, #12]
 8005482:	001d      	movs	r5, r3
 8005484:	898b      	ldrh	r3, [r1, #12]
 8005486:	000f      	movs	r7, r1
 8005488:	0016      	movs	r6, r2
 800548a:	061b      	lsls	r3, r3, #24
 800548c:	d511      	bpl.n	80054b2 <_svfiprintf_r+0x36>
 800548e:	690b      	ldr	r3, [r1, #16]
 8005490:	2b00      	cmp	r3, #0
 8005492:	d10e      	bne.n	80054b2 <_svfiprintf_r+0x36>
 8005494:	2140      	movs	r1, #64	; 0x40
 8005496:	f7ff fd8b 	bl	8004fb0 <_malloc_r>
 800549a:	6038      	str	r0, [r7, #0]
 800549c:	6138      	str	r0, [r7, #16]
 800549e:	2800      	cmp	r0, #0
 80054a0:	d105      	bne.n	80054ae <_svfiprintf_r+0x32>
 80054a2:	230c      	movs	r3, #12
 80054a4:	9a03      	ldr	r2, [sp, #12]
 80054a6:	3801      	subs	r0, #1
 80054a8:	6013      	str	r3, [r2, #0]
 80054aa:	b021      	add	sp, #132	; 0x84
 80054ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80054ae:	2340      	movs	r3, #64	; 0x40
 80054b0:	617b      	str	r3, [r7, #20]
 80054b2:	2300      	movs	r3, #0
 80054b4:	ac08      	add	r4, sp, #32
 80054b6:	6163      	str	r3, [r4, #20]
 80054b8:	3320      	adds	r3, #32
 80054ba:	7663      	strb	r3, [r4, #25]
 80054bc:	3310      	adds	r3, #16
 80054be:	76a3      	strb	r3, [r4, #26]
 80054c0:	9507      	str	r5, [sp, #28]
 80054c2:	0035      	movs	r5, r6
 80054c4:	782b      	ldrb	r3, [r5, #0]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d001      	beq.n	80054ce <_svfiprintf_r+0x52>
 80054ca:	2b25      	cmp	r3, #37	; 0x25
 80054cc:	d147      	bne.n	800555e <_svfiprintf_r+0xe2>
 80054ce:	1bab      	subs	r3, r5, r6
 80054d0:	9305      	str	r3, [sp, #20]
 80054d2:	42b5      	cmp	r5, r6
 80054d4:	d00c      	beq.n	80054f0 <_svfiprintf_r+0x74>
 80054d6:	0032      	movs	r2, r6
 80054d8:	0039      	movs	r1, r7
 80054da:	9803      	ldr	r0, [sp, #12]
 80054dc:	f7ff ff6c 	bl	80053b8 <__ssputs_r>
 80054e0:	1c43      	adds	r3, r0, #1
 80054e2:	d100      	bne.n	80054e6 <_svfiprintf_r+0x6a>
 80054e4:	e0ae      	b.n	8005644 <_svfiprintf_r+0x1c8>
 80054e6:	6962      	ldr	r2, [r4, #20]
 80054e8:	9b05      	ldr	r3, [sp, #20]
 80054ea:	4694      	mov	ip, r2
 80054ec:	4463      	add	r3, ip
 80054ee:	6163      	str	r3, [r4, #20]
 80054f0:	782b      	ldrb	r3, [r5, #0]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d100      	bne.n	80054f8 <_svfiprintf_r+0x7c>
 80054f6:	e0a5      	b.n	8005644 <_svfiprintf_r+0x1c8>
 80054f8:	2201      	movs	r2, #1
 80054fa:	2300      	movs	r3, #0
 80054fc:	4252      	negs	r2, r2
 80054fe:	6062      	str	r2, [r4, #4]
 8005500:	a904      	add	r1, sp, #16
 8005502:	3254      	adds	r2, #84	; 0x54
 8005504:	1852      	adds	r2, r2, r1
 8005506:	1c6e      	adds	r6, r5, #1
 8005508:	6023      	str	r3, [r4, #0]
 800550a:	60e3      	str	r3, [r4, #12]
 800550c:	60a3      	str	r3, [r4, #8]
 800550e:	7013      	strb	r3, [r2, #0]
 8005510:	65a3      	str	r3, [r4, #88]	; 0x58
 8005512:	2205      	movs	r2, #5
 8005514:	7831      	ldrb	r1, [r6, #0]
 8005516:	4854      	ldr	r0, [pc, #336]	; (8005668 <_svfiprintf_r+0x1ec>)
 8005518:	f000 fea8 	bl	800626c <memchr>
 800551c:	1c75      	adds	r5, r6, #1
 800551e:	2800      	cmp	r0, #0
 8005520:	d11f      	bne.n	8005562 <_svfiprintf_r+0xe6>
 8005522:	6822      	ldr	r2, [r4, #0]
 8005524:	06d3      	lsls	r3, r2, #27
 8005526:	d504      	bpl.n	8005532 <_svfiprintf_r+0xb6>
 8005528:	2353      	movs	r3, #83	; 0x53
 800552a:	a904      	add	r1, sp, #16
 800552c:	185b      	adds	r3, r3, r1
 800552e:	2120      	movs	r1, #32
 8005530:	7019      	strb	r1, [r3, #0]
 8005532:	0713      	lsls	r3, r2, #28
 8005534:	d504      	bpl.n	8005540 <_svfiprintf_r+0xc4>
 8005536:	2353      	movs	r3, #83	; 0x53
 8005538:	a904      	add	r1, sp, #16
 800553a:	185b      	adds	r3, r3, r1
 800553c:	212b      	movs	r1, #43	; 0x2b
 800553e:	7019      	strb	r1, [r3, #0]
 8005540:	7833      	ldrb	r3, [r6, #0]
 8005542:	2b2a      	cmp	r3, #42	; 0x2a
 8005544:	d016      	beq.n	8005574 <_svfiprintf_r+0xf8>
 8005546:	0035      	movs	r5, r6
 8005548:	2100      	movs	r1, #0
 800554a:	200a      	movs	r0, #10
 800554c:	68e3      	ldr	r3, [r4, #12]
 800554e:	782a      	ldrb	r2, [r5, #0]
 8005550:	1c6e      	adds	r6, r5, #1
 8005552:	3a30      	subs	r2, #48	; 0x30
 8005554:	2a09      	cmp	r2, #9
 8005556:	d94e      	bls.n	80055f6 <_svfiprintf_r+0x17a>
 8005558:	2900      	cmp	r1, #0
 800555a:	d111      	bne.n	8005580 <_svfiprintf_r+0x104>
 800555c:	e017      	b.n	800558e <_svfiprintf_r+0x112>
 800555e:	3501      	adds	r5, #1
 8005560:	e7b0      	b.n	80054c4 <_svfiprintf_r+0x48>
 8005562:	4b41      	ldr	r3, [pc, #260]	; (8005668 <_svfiprintf_r+0x1ec>)
 8005564:	6822      	ldr	r2, [r4, #0]
 8005566:	1ac0      	subs	r0, r0, r3
 8005568:	2301      	movs	r3, #1
 800556a:	4083      	lsls	r3, r0
 800556c:	4313      	orrs	r3, r2
 800556e:	002e      	movs	r6, r5
 8005570:	6023      	str	r3, [r4, #0]
 8005572:	e7ce      	b.n	8005512 <_svfiprintf_r+0x96>
 8005574:	9b07      	ldr	r3, [sp, #28]
 8005576:	1d19      	adds	r1, r3, #4
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	9107      	str	r1, [sp, #28]
 800557c:	2b00      	cmp	r3, #0
 800557e:	db01      	blt.n	8005584 <_svfiprintf_r+0x108>
 8005580:	930b      	str	r3, [sp, #44]	; 0x2c
 8005582:	e004      	b.n	800558e <_svfiprintf_r+0x112>
 8005584:	425b      	negs	r3, r3
 8005586:	60e3      	str	r3, [r4, #12]
 8005588:	2302      	movs	r3, #2
 800558a:	4313      	orrs	r3, r2
 800558c:	6023      	str	r3, [r4, #0]
 800558e:	782b      	ldrb	r3, [r5, #0]
 8005590:	2b2e      	cmp	r3, #46	; 0x2e
 8005592:	d10a      	bne.n	80055aa <_svfiprintf_r+0x12e>
 8005594:	786b      	ldrb	r3, [r5, #1]
 8005596:	2b2a      	cmp	r3, #42	; 0x2a
 8005598:	d135      	bne.n	8005606 <_svfiprintf_r+0x18a>
 800559a:	9b07      	ldr	r3, [sp, #28]
 800559c:	3502      	adds	r5, #2
 800559e:	1d1a      	adds	r2, r3, #4
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	9207      	str	r2, [sp, #28]
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	db2b      	blt.n	8005600 <_svfiprintf_r+0x184>
 80055a8:	9309      	str	r3, [sp, #36]	; 0x24
 80055aa:	4e30      	ldr	r6, [pc, #192]	; (800566c <_svfiprintf_r+0x1f0>)
 80055ac:	2203      	movs	r2, #3
 80055ae:	0030      	movs	r0, r6
 80055b0:	7829      	ldrb	r1, [r5, #0]
 80055b2:	f000 fe5b 	bl	800626c <memchr>
 80055b6:	2800      	cmp	r0, #0
 80055b8:	d006      	beq.n	80055c8 <_svfiprintf_r+0x14c>
 80055ba:	2340      	movs	r3, #64	; 0x40
 80055bc:	1b80      	subs	r0, r0, r6
 80055be:	4083      	lsls	r3, r0
 80055c0:	6822      	ldr	r2, [r4, #0]
 80055c2:	3501      	adds	r5, #1
 80055c4:	4313      	orrs	r3, r2
 80055c6:	6023      	str	r3, [r4, #0]
 80055c8:	7829      	ldrb	r1, [r5, #0]
 80055ca:	2206      	movs	r2, #6
 80055cc:	4828      	ldr	r0, [pc, #160]	; (8005670 <_svfiprintf_r+0x1f4>)
 80055ce:	1c6e      	adds	r6, r5, #1
 80055d0:	7621      	strb	r1, [r4, #24]
 80055d2:	f000 fe4b 	bl	800626c <memchr>
 80055d6:	2800      	cmp	r0, #0
 80055d8:	d03c      	beq.n	8005654 <_svfiprintf_r+0x1d8>
 80055da:	4b26      	ldr	r3, [pc, #152]	; (8005674 <_svfiprintf_r+0x1f8>)
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d125      	bne.n	800562c <_svfiprintf_r+0x1b0>
 80055e0:	2207      	movs	r2, #7
 80055e2:	9b07      	ldr	r3, [sp, #28]
 80055e4:	3307      	adds	r3, #7
 80055e6:	4393      	bics	r3, r2
 80055e8:	3308      	adds	r3, #8
 80055ea:	9307      	str	r3, [sp, #28]
 80055ec:	6963      	ldr	r3, [r4, #20]
 80055ee:	9a04      	ldr	r2, [sp, #16]
 80055f0:	189b      	adds	r3, r3, r2
 80055f2:	6163      	str	r3, [r4, #20]
 80055f4:	e765      	b.n	80054c2 <_svfiprintf_r+0x46>
 80055f6:	4343      	muls	r3, r0
 80055f8:	0035      	movs	r5, r6
 80055fa:	2101      	movs	r1, #1
 80055fc:	189b      	adds	r3, r3, r2
 80055fe:	e7a6      	b.n	800554e <_svfiprintf_r+0xd2>
 8005600:	2301      	movs	r3, #1
 8005602:	425b      	negs	r3, r3
 8005604:	e7d0      	b.n	80055a8 <_svfiprintf_r+0x12c>
 8005606:	2300      	movs	r3, #0
 8005608:	200a      	movs	r0, #10
 800560a:	001a      	movs	r2, r3
 800560c:	3501      	adds	r5, #1
 800560e:	6063      	str	r3, [r4, #4]
 8005610:	7829      	ldrb	r1, [r5, #0]
 8005612:	1c6e      	adds	r6, r5, #1
 8005614:	3930      	subs	r1, #48	; 0x30
 8005616:	2909      	cmp	r1, #9
 8005618:	d903      	bls.n	8005622 <_svfiprintf_r+0x1a6>
 800561a:	2b00      	cmp	r3, #0
 800561c:	d0c5      	beq.n	80055aa <_svfiprintf_r+0x12e>
 800561e:	9209      	str	r2, [sp, #36]	; 0x24
 8005620:	e7c3      	b.n	80055aa <_svfiprintf_r+0x12e>
 8005622:	4342      	muls	r2, r0
 8005624:	0035      	movs	r5, r6
 8005626:	2301      	movs	r3, #1
 8005628:	1852      	adds	r2, r2, r1
 800562a:	e7f1      	b.n	8005610 <_svfiprintf_r+0x194>
 800562c:	ab07      	add	r3, sp, #28
 800562e:	9300      	str	r3, [sp, #0]
 8005630:	003a      	movs	r2, r7
 8005632:	0021      	movs	r1, r4
 8005634:	4b10      	ldr	r3, [pc, #64]	; (8005678 <_svfiprintf_r+0x1fc>)
 8005636:	9803      	ldr	r0, [sp, #12]
 8005638:	e000      	b.n	800563c <_svfiprintf_r+0x1c0>
 800563a:	bf00      	nop
 800563c:	9004      	str	r0, [sp, #16]
 800563e:	9b04      	ldr	r3, [sp, #16]
 8005640:	3301      	adds	r3, #1
 8005642:	d1d3      	bne.n	80055ec <_svfiprintf_r+0x170>
 8005644:	89bb      	ldrh	r3, [r7, #12]
 8005646:	980d      	ldr	r0, [sp, #52]	; 0x34
 8005648:	065b      	lsls	r3, r3, #25
 800564a:	d400      	bmi.n	800564e <_svfiprintf_r+0x1d2>
 800564c:	e72d      	b.n	80054aa <_svfiprintf_r+0x2e>
 800564e:	2001      	movs	r0, #1
 8005650:	4240      	negs	r0, r0
 8005652:	e72a      	b.n	80054aa <_svfiprintf_r+0x2e>
 8005654:	ab07      	add	r3, sp, #28
 8005656:	9300      	str	r3, [sp, #0]
 8005658:	003a      	movs	r2, r7
 800565a:	0021      	movs	r1, r4
 800565c:	4b06      	ldr	r3, [pc, #24]	; (8005678 <_svfiprintf_r+0x1fc>)
 800565e:	9803      	ldr	r0, [sp, #12]
 8005660:	f000 f9de 	bl	8005a20 <_printf_i>
 8005664:	e7ea      	b.n	800563c <_svfiprintf_r+0x1c0>
 8005666:	46c0      	nop			; (mov r8, r8)
 8005668:	080068b1 	.word	0x080068b1
 800566c:	080068b7 	.word	0x080068b7
 8005670:	080068bb 	.word	0x080068bb
 8005674:	00000000 	.word	0x00000000
 8005678:	080053b9 	.word	0x080053b9

0800567c <__sfputc_r>:
 800567c:	6893      	ldr	r3, [r2, #8]
 800567e:	b510      	push	{r4, lr}
 8005680:	3b01      	subs	r3, #1
 8005682:	6093      	str	r3, [r2, #8]
 8005684:	2b00      	cmp	r3, #0
 8005686:	da04      	bge.n	8005692 <__sfputc_r+0x16>
 8005688:	6994      	ldr	r4, [r2, #24]
 800568a:	42a3      	cmp	r3, r4
 800568c:	db07      	blt.n	800569e <__sfputc_r+0x22>
 800568e:	290a      	cmp	r1, #10
 8005690:	d005      	beq.n	800569e <__sfputc_r+0x22>
 8005692:	6813      	ldr	r3, [r2, #0]
 8005694:	1c58      	adds	r0, r3, #1
 8005696:	6010      	str	r0, [r2, #0]
 8005698:	7019      	strb	r1, [r3, #0]
 800569a:	0008      	movs	r0, r1
 800569c:	bd10      	pop	{r4, pc}
 800569e:	f000 fad1 	bl	8005c44 <__swbuf_r>
 80056a2:	0001      	movs	r1, r0
 80056a4:	e7f9      	b.n	800569a <__sfputc_r+0x1e>

080056a6 <__sfputs_r>:
 80056a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056a8:	0006      	movs	r6, r0
 80056aa:	000f      	movs	r7, r1
 80056ac:	0014      	movs	r4, r2
 80056ae:	18d5      	adds	r5, r2, r3
 80056b0:	42ac      	cmp	r4, r5
 80056b2:	d101      	bne.n	80056b8 <__sfputs_r+0x12>
 80056b4:	2000      	movs	r0, #0
 80056b6:	e007      	b.n	80056c8 <__sfputs_r+0x22>
 80056b8:	7821      	ldrb	r1, [r4, #0]
 80056ba:	003a      	movs	r2, r7
 80056bc:	0030      	movs	r0, r6
 80056be:	f7ff ffdd 	bl	800567c <__sfputc_r>
 80056c2:	3401      	adds	r4, #1
 80056c4:	1c43      	adds	r3, r0, #1
 80056c6:	d1f3      	bne.n	80056b0 <__sfputs_r+0xa>
 80056c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080056cc <_vfiprintf_r>:
 80056cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80056ce:	b0a1      	sub	sp, #132	; 0x84
 80056d0:	0006      	movs	r6, r0
 80056d2:	000c      	movs	r4, r1
 80056d4:	001f      	movs	r7, r3
 80056d6:	9203      	str	r2, [sp, #12]
 80056d8:	2800      	cmp	r0, #0
 80056da:	d004      	beq.n	80056e6 <_vfiprintf_r+0x1a>
 80056dc:	6983      	ldr	r3, [r0, #24]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d101      	bne.n	80056e6 <_vfiprintf_r+0x1a>
 80056e2:	f000 fcb3 	bl	800604c <__sinit>
 80056e6:	4b8e      	ldr	r3, [pc, #568]	; (8005920 <_vfiprintf_r+0x254>)
 80056e8:	429c      	cmp	r4, r3
 80056ea:	d11c      	bne.n	8005726 <_vfiprintf_r+0x5a>
 80056ec:	6874      	ldr	r4, [r6, #4]
 80056ee:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80056f0:	07db      	lsls	r3, r3, #31
 80056f2:	d405      	bmi.n	8005700 <_vfiprintf_r+0x34>
 80056f4:	89a3      	ldrh	r3, [r4, #12]
 80056f6:	059b      	lsls	r3, r3, #22
 80056f8:	d402      	bmi.n	8005700 <_vfiprintf_r+0x34>
 80056fa:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80056fc:	f000 fd47 	bl	800618e <__retarget_lock_acquire_recursive>
 8005700:	89a3      	ldrh	r3, [r4, #12]
 8005702:	071b      	lsls	r3, r3, #28
 8005704:	d502      	bpl.n	800570c <_vfiprintf_r+0x40>
 8005706:	6923      	ldr	r3, [r4, #16]
 8005708:	2b00      	cmp	r3, #0
 800570a:	d11d      	bne.n	8005748 <_vfiprintf_r+0x7c>
 800570c:	0021      	movs	r1, r4
 800570e:	0030      	movs	r0, r6
 8005710:	f000 faee 	bl	8005cf0 <__swsetup_r>
 8005714:	2800      	cmp	r0, #0
 8005716:	d017      	beq.n	8005748 <_vfiprintf_r+0x7c>
 8005718:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800571a:	07db      	lsls	r3, r3, #31
 800571c:	d50d      	bpl.n	800573a <_vfiprintf_r+0x6e>
 800571e:	2001      	movs	r0, #1
 8005720:	4240      	negs	r0, r0
 8005722:	b021      	add	sp, #132	; 0x84
 8005724:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005726:	4b7f      	ldr	r3, [pc, #508]	; (8005924 <_vfiprintf_r+0x258>)
 8005728:	429c      	cmp	r4, r3
 800572a:	d101      	bne.n	8005730 <_vfiprintf_r+0x64>
 800572c:	68b4      	ldr	r4, [r6, #8]
 800572e:	e7de      	b.n	80056ee <_vfiprintf_r+0x22>
 8005730:	4b7d      	ldr	r3, [pc, #500]	; (8005928 <_vfiprintf_r+0x25c>)
 8005732:	429c      	cmp	r4, r3
 8005734:	d1db      	bne.n	80056ee <_vfiprintf_r+0x22>
 8005736:	68f4      	ldr	r4, [r6, #12]
 8005738:	e7d9      	b.n	80056ee <_vfiprintf_r+0x22>
 800573a:	89a3      	ldrh	r3, [r4, #12]
 800573c:	059b      	lsls	r3, r3, #22
 800573e:	d4ee      	bmi.n	800571e <_vfiprintf_r+0x52>
 8005740:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005742:	f000 fd25 	bl	8006190 <__retarget_lock_release_recursive>
 8005746:	e7ea      	b.n	800571e <_vfiprintf_r+0x52>
 8005748:	2300      	movs	r3, #0
 800574a:	ad08      	add	r5, sp, #32
 800574c:	616b      	str	r3, [r5, #20]
 800574e:	3320      	adds	r3, #32
 8005750:	766b      	strb	r3, [r5, #25]
 8005752:	3310      	adds	r3, #16
 8005754:	76ab      	strb	r3, [r5, #26]
 8005756:	9707      	str	r7, [sp, #28]
 8005758:	9f03      	ldr	r7, [sp, #12]
 800575a:	783b      	ldrb	r3, [r7, #0]
 800575c:	2b00      	cmp	r3, #0
 800575e:	d001      	beq.n	8005764 <_vfiprintf_r+0x98>
 8005760:	2b25      	cmp	r3, #37	; 0x25
 8005762:	d14e      	bne.n	8005802 <_vfiprintf_r+0x136>
 8005764:	9b03      	ldr	r3, [sp, #12]
 8005766:	1afb      	subs	r3, r7, r3
 8005768:	9305      	str	r3, [sp, #20]
 800576a:	9b03      	ldr	r3, [sp, #12]
 800576c:	429f      	cmp	r7, r3
 800576e:	d00d      	beq.n	800578c <_vfiprintf_r+0xc0>
 8005770:	9b05      	ldr	r3, [sp, #20]
 8005772:	0021      	movs	r1, r4
 8005774:	0030      	movs	r0, r6
 8005776:	9a03      	ldr	r2, [sp, #12]
 8005778:	f7ff ff95 	bl	80056a6 <__sfputs_r>
 800577c:	1c43      	adds	r3, r0, #1
 800577e:	d100      	bne.n	8005782 <_vfiprintf_r+0xb6>
 8005780:	e0b5      	b.n	80058ee <_vfiprintf_r+0x222>
 8005782:	696a      	ldr	r2, [r5, #20]
 8005784:	9b05      	ldr	r3, [sp, #20]
 8005786:	4694      	mov	ip, r2
 8005788:	4463      	add	r3, ip
 800578a:	616b      	str	r3, [r5, #20]
 800578c:	783b      	ldrb	r3, [r7, #0]
 800578e:	2b00      	cmp	r3, #0
 8005790:	d100      	bne.n	8005794 <_vfiprintf_r+0xc8>
 8005792:	e0ac      	b.n	80058ee <_vfiprintf_r+0x222>
 8005794:	2201      	movs	r2, #1
 8005796:	1c7b      	adds	r3, r7, #1
 8005798:	9303      	str	r3, [sp, #12]
 800579a:	2300      	movs	r3, #0
 800579c:	4252      	negs	r2, r2
 800579e:	606a      	str	r2, [r5, #4]
 80057a0:	a904      	add	r1, sp, #16
 80057a2:	3254      	adds	r2, #84	; 0x54
 80057a4:	1852      	adds	r2, r2, r1
 80057a6:	602b      	str	r3, [r5, #0]
 80057a8:	60eb      	str	r3, [r5, #12]
 80057aa:	60ab      	str	r3, [r5, #8]
 80057ac:	7013      	strb	r3, [r2, #0]
 80057ae:	65ab      	str	r3, [r5, #88]	; 0x58
 80057b0:	9b03      	ldr	r3, [sp, #12]
 80057b2:	2205      	movs	r2, #5
 80057b4:	7819      	ldrb	r1, [r3, #0]
 80057b6:	485d      	ldr	r0, [pc, #372]	; (800592c <_vfiprintf_r+0x260>)
 80057b8:	f000 fd58 	bl	800626c <memchr>
 80057bc:	9b03      	ldr	r3, [sp, #12]
 80057be:	1c5f      	adds	r7, r3, #1
 80057c0:	2800      	cmp	r0, #0
 80057c2:	d120      	bne.n	8005806 <_vfiprintf_r+0x13a>
 80057c4:	682a      	ldr	r2, [r5, #0]
 80057c6:	06d3      	lsls	r3, r2, #27
 80057c8:	d504      	bpl.n	80057d4 <_vfiprintf_r+0x108>
 80057ca:	2353      	movs	r3, #83	; 0x53
 80057cc:	a904      	add	r1, sp, #16
 80057ce:	185b      	adds	r3, r3, r1
 80057d0:	2120      	movs	r1, #32
 80057d2:	7019      	strb	r1, [r3, #0]
 80057d4:	0713      	lsls	r3, r2, #28
 80057d6:	d504      	bpl.n	80057e2 <_vfiprintf_r+0x116>
 80057d8:	2353      	movs	r3, #83	; 0x53
 80057da:	a904      	add	r1, sp, #16
 80057dc:	185b      	adds	r3, r3, r1
 80057de:	212b      	movs	r1, #43	; 0x2b
 80057e0:	7019      	strb	r1, [r3, #0]
 80057e2:	9b03      	ldr	r3, [sp, #12]
 80057e4:	781b      	ldrb	r3, [r3, #0]
 80057e6:	2b2a      	cmp	r3, #42	; 0x2a
 80057e8:	d016      	beq.n	8005818 <_vfiprintf_r+0x14c>
 80057ea:	2100      	movs	r1, #0
 80057ec:	68eb      	ldr	r3, [r5, #12]
 80057ee:	9f03      	ldr	r7, [sp, #12]
 80057f0:	783a      	ldrb	r2, [r7, #0]
 80057f2:	1c78      	adds	r0, r7, #1
 80057f4:	3a30      	subs	r2, #48	; 0x30
 80057f6:	4684      	mov	ip, r0
 80057f8:	2a09      	cmp	r2, #9
 80057fa:	d94f      	bls.n	800589c <_vfiprintf_r+0x1d0>
 80057fc:	2900      	cmp	r1, #0
 80057fe:	d111      	bne.n	8005824 <_vfiprintf_r+0x158>
 8005800:	e017      	b.n	8005832 <_vfiprintf_r+0x166>
 8005802:	3701      	adds	r7, #1
 8005804:	e7a9      	b.n	800575a <_vfiprintf_r+0x8e>
 8005806:	4b49      	ldr	r3, [pc, #292]	; (800592c <_vfiprintf_r+0x260>)
 8005808:	682a      	ldr	r2, [r5, #0]
 800580a:	1ac0      	subs	r0, r0, r3
 800580c:	2301      	movs	r3, #1
 800580e:	4083      	lsls	r3, r0
 8005810:	4313      	orrs	r3, r2
 8005812:	602b      	str	r3, [r5, #0]
 8005814:	9703      	str	r7, [sp, #12]
 8005816:	e7cb      	b.n	80057b0 <_vfiprintf_r+0xe4>
 8005818:	9b07      	ldr	r3, [sp, #28]
 800581a:	1d19      	adds	r1, r3, #4
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	9107      	str	r1, [sp, #28]
 8005820:	2b00      	cmp	r3, #0
 8005822:	db01      	blt.n	8005828 <_vfiprintf_r+0x15c>
 8005824:	930b      	str	r3, [sp, #44]	; 0x2c
 8005826:	e004      	b.n	8005832 <_vfiprintf_r+0x166>
 8005828:	425b      	negs	r3, r3
 800582a:	60eb      	str	r3, [r5, #12]
 800582c:	2302      	movs	r3, #2
 800582e:	4313      	orrs	r3, r2
 8005830:	602b      	str	r3, [r5, #0]
 8005832:	783b      	ldrb	r3, [r7, #0]
 8005834:	2b2e      	cmp	r3, #46	; 0x2e
 8005836:	d10a      	bne.n	800584e <_vfiprintf_r+0x182>
 8005838:	787b      	ldrb	r3, [r7, #1]
 800583a:	2b2a      	cmp	r3, #42	; 0x2a
 800583c:	d137      	bne.n	80058ae <_vfiprintf_r+0x1e2>
 800583e:	9b07      	ldr	r3, [sp, #28]
 8005840:	3702      	adds	r7, #2
 8005842:	1d1a      	adds	r2, r3, #4
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	9207      	str	r2, [sp, #28]
 8005848:	2b00      	cmp	r3, #0
 800584a:	db2d      	blt.n	80058a8 <_vfiprintf_r+0x1dc>
 800584c:	9309      	str	r3, [sp, #36]	; 0x24
 800584e:	2203      	movs	r2, #3
 8005850:	7839      	ldrb	r1, [r7, #0]
 8005852:	4837      	ldr	r0, [pc, #220]	; (8005930 <_vfiprintf_r+0x264>)
 8005854:	f000 fd0a 	bl	800626c <memchr>
 8005858:	2800      	cmp	r0, #0
 800585a:	d007      	beq.n	800586c <_vfiprintf_r+0x1a0>
 800585c:	4b34      	ldr	r3, [pc, #208]	; (8005930 <_vfiprintf_r+0x264>)
 800585e:	682a      	ldr	r2, [r5, #0]
 8005860:	1ac0      	subs	r0, r0, r3
 8005862:	2340      	movs	r3, #64	; 0x40
 8005864:	4083      	lsls	r3, r0
 8005866:	4313      	orrs	r3, r2
 8005868:	3701      	adds	r7, #1
 800586a:	602b      	str	r3, [r5, #0]
 800586c:	7839      	ldrb	r1, [r7, #0]
 800586e:	1c7b      	adds	r3, r7, #1
 8005870:	2206      	movs	r2, #6
 8005872:	4830      	ldr	r0, [pc, #192]	; (8005934 <_vfiprintf_r+0x268>)
 8005874:	9303      	str	r3, [sp, #12]
 8005876:	7629      	strb	r1, [r5, #24]
 8005878:	f000 fcf8 	bl	800626c <memchr>
 800587c:	2800      	cmp	r0, #0
 800587e:	d045      	beq.n	800590c <_vfiprintf_r+0x240>
 8005880:	4b2d      	ldr	r3, [pc, #180]	; (8005938 <_vfiprintf_r+0x26c>)
 8005882:	2b00      	cmp	r3, #0
 8005884:	d127      	bne.n	80058d6 <_vfiprintf_r+0x20a>
 8005886:	2207      	movs	r2, #7
 8005888:	9b07      	ldr	r3, [sp, #28]
 800588a:	3307      	adds	r3, #7
 800588c:	4393      	bics	r3, r2
 800588e:	3308      	adds	r3, #8
 8005890:	9307      	str	r3, [sp, #28]
 8005892:	696b      	ldr	r3, [r5, #20]
 8005894:	9a04      	ldr	r2, [sp, #16]
 8005896:	189b      	adds	r3, r3, r2
 8005898:	616b      	str	r3, [r5, #20]
 800589a:	e75d      	b.n	8005758 <_vfiprintf_r+0x8c>
 800589c:	210a      	movs	r1, #10
 800589e:	434b      	muls	r3, r1
 80058a0:	4667      	mov	r7, ip
 80058a2:	189b      	adds	r3, r3, r2
 80058a4:	3909      	subs	r1, #9
 80058a6:	e7a3      	b.n	80057f0 <_vfiprintf_r+0x124>
 80058a8:	2301      	movs	r3, #1
 80058aa:	425b      	negs	r3, r3
 80058ac:	e7ce      	b.n	800584c <_vfiprintf_r+0x180>
 80058ae:	2300      	movs	r3, #0
 80058b0:	001a      	movs	r2, r3
 80058b2:	3701      	adds	r7, #1
 80058b4:	606b      	str	r3, [r5, #4]
 80058b6:	7839      	ldrb	r1, [r7, #0]
 80058b8:	1c78      	adds	r0, r7, #1
 80058ba:	3930      	subs	r1, #48	; 0x30
 80058bc:	4684      	mov	ip, r0
 80058be:	2909      	cmp	r1, #9
 80058c0:	d903      	bls.n	80058ca <_vfiprintf_r+0x1fe>
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d0c3      	beq.n	800584e <_vfiprintf_r+0x182>
 80058c6:	9209      	str	r2, [sp, #36]	; 0x24
 80058c8:	e7c1      	b.n	800584e <_vfiprintf_r+0x182>
 80058ca:	230a      	movs	r3, #10
 80058cc:	435a      	muls	r2, r3
 80058ce:	4667      	mov	r7, ip
 80058d0:	1852      	adds	r2, r2, r1
 80058d2:	3b09      	subs	r3, #9
 80058d4:	e7ef      	b.n	80058b6 <_vfiprintf_r+0x1ea>
 80058d6:	ab07      	add	r3, sp, #28
 80058d8:	9300      	str	r3, [sp, #0]
 80058da:	0022      	movs	r2, r4
 80058dc:	0029      	movs	r1, r5
 80058de:	0030      	movs	r0, r6
 80058e0:	4b16      	ldr	r3, [pc, #88]	; (800593c <_vfiprintf_r+0x270>)
 80058e2:	e000      	b.n	80058e6 <_vfiprintf_r+0x21a>
 80058e4:	bf00      	nop
 80058e6:	9004      	str	r0, [sp, #16]
 80058e8:	9b04      	ldr	r3, [sp, #16]
 80058ea:	3301      	adds	r3, #1
 80058ec:	d1d1      	bne.n	8005892 <_vfiprintf_r+0x1c6>
 80058ee:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80058f0:	07db      	lsls	r3, r3, #31
 80058f2:	d405      	bmi.n	8005900 <_vfiprintf_r+0x234>
 80058f4:	89a3      	ldrh	r3, [r4, #12]
 80058f6:	059b      	lsls	r3, r3, #22
 80058f8:	d402      	bmi.n	8005900 <_vfiprintf_r+0x234>
 80058fa:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80058fc:	f000 fc48 	bl	8006190 <__retarget_lock_release_recursive>
 8005900:	89a3      	ldrh	r3, [r4, #12]
 8005902:	065b      	lsls	r3, r3, #25
 8005904:	d500      	bpl.n	8005908 <_vfiprintf_r+0x23c>
 8005906:	e70a      	b.n	800571e <_vfiprintf_r+0x52>
 8005908:	980d      	ldr	r0, [sp, #52]	; 0x34
 800590a:	e70a      	b.n	8005722 <_vfiprintf_r+0x56>
 800590c:	ab07      	add	r3, sp, #28
 800590e:	9300      	str	r3, [sp, #0]
 8005910:	0022      	movs	r2, r4
 8005912:	0029      	movs	r1, r5
 8005914:	0030      	movs	r0, r6
 8005916:	4b09      	ldr	r3, [pc, #36]	; (800593c <_vfiprintf_r+0x270>)
 8005918:	f000 f882 	bl	8005a20 <_printf_i>
 800591c:	e7e3      	b.n	80058e6 <_vfiprintf_r+0x21a>
 800591e:	46c0      	nop			; (mov r8, r8)
 8005920:	08006904 	.word	0x08006904
 8005924:	08006924 	.word	0x08006924
 8005928:	080068e4 	.word	0x080068e4
 800592c:	080068b1 	.word	0x080068b1
 8005930:	080068b7 	.word	0x080068b7
 8005934:	080068bb 	.word	0x080068bb
 8005938:	00000000 	.word	0x00000000
 800593c:	080056a7 	.word	0x080056a7

08005940 <_printf_common>:
 8005940:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005942:	0015      	movs	r5, r2
 8005944:	9301      	str	r3, [sp, #4]
 8005946:	688a      	ldr	r2, [r1, #8]
 8005948:	690b      	ldr	r3, [r1, #16]
 800594a:	000c      	movs	r4, r1
 800594c:	9000      	str	r0, [sp, #0]
 800594e:	4293      	cmp	r3, r2
 8005950:	da00      	bge.n	8005954 <_printf_common+0x14>
 8005952:	0013      	movs	r3, r2
 8005954:	0022      	movs	r2, r4
 8005956:	602b      	str	r3, [r5, #0]
 8005958:	3243      	adds	r2, #67	; 0x43
 800595a:	7812      	ldrb	r2, [r2, #0]
 800595c:	2a00      	cmp	r2, #0
 800595e:	d001      	beq.n	8005964 <_printf_common+0x24>
 8005960:	3301      	adds	r3, #1
 8005962:	602b      	str	r3, [r5, #0]
 8005964:	6823      	ldr	r3, [r4, #0]
 8005966:	069b      	lsls	r3, r3, #26
 8005968:	d502      	bpl.n	8005970 <_printf_common+0x30>
 800596a:	682b      	ldr	r3, [r5, #0]
 800596c:	3302      	adds	r3, #2
 800596e:	602b      	str	r3, [r5, #0]
 8005970:	6822      	ldr	r2, [r4, #0]
 8005972:	2306      	movs	r3, #6
 8005974:	0017      	movs	r7, r2
 8005976:	401f      	ands	r7, r3
 8005978:	421a      	tst	r2, r3
 800597a:	d027      	beq.n	80059cc <_printf_common+0x8c>
 800597c:	0023      	movs	r3, r4
 800597e:	3343      	adds	r3, #67	; 0x43
 8005980:	781b      	ldrb	r3, [r3, #0]
 8005982:	1e5a      	subs	r2, r3, #1
 8005984:	4193      	sbcs	r3, r2
 8005986:	6822      	ldr	r2, [r4, #0]
 8005988:	0692      	lsls	r2, r2, #26
 800598a:	d430      	bmi.n	80059ee <_printf_common+0xae>
 800598c:	0022      	movs	r2, r4
 800598e:	9901      	ldr	r1, [sp, #4]
 8005990:	9800      	ldr	r0, [sp, #0]
 8005992:	9e08      	ldr	r6, [sp, #32]
 8005994:	3243      	adds	r2, #67	; 0x43
 8005996:	47b0      	blx	r6
 8005998:	1c43      	adds	r3, r0, #1
 800599a:	d025      	beq.n	80059e8 <_printf_common+0xa8>
 800599c:	2306      	movs	r3, #6
 800599e:	6820      	ldr	r0, [r4, #0]
 80059a0:	682a      	ldr	r2, [r5, #0]
 80059a2:	68e1      	ldr	r1, [r4, #12]
 80059a4:	2500      	movs	r5, #0
 80059a6:	4003      	ands	r3, r0
 80059a8:	2b04      	cmp	r3, #4
 80059aa:	d103      	bne.n	80059b4 <_printf_common+0x74>
 80059ac:	1a8d      	subs	r5, r1, r2
 80059ae:	43eb      	mvns	r3, r5
 80059b0:	17db      	asrs	r3, r3, #31
 80059b2:	401d      	ands	r5, r3
 80059b4:	68a3      	ldr	r3, [r4, #8]
 80059b6:	6922      	ldr	r2, [r4, #16]
 80059b8:	4293      	cmp	r3, r2
 80059ba:	dd01      	ble.n	80059c0 <_printf_common+0x80>
 80059bc:	1a9b      	subs	r3, r3, r2
 80059be:	18ed      	adds	r5, r5, r3
 80059c0:	2700      	movs	r7, #0
 80059c2:	42bd      	cmp	r5, r7
 80059c4:	d120      	bne.n	8005a08 <_printf_common+0xc8>
 80059c6:	2000      	movs	r0, #0
 80059c8:	e010      	b.n	80059ec <_printf_common+0xac>
 80059ca:	3701      	adds	r7, #1
 80059cc:	68e3      	ldr	r3, [r4, #12]
 80059ce:	682a      	ldr	r2, [r5, #0]
 80059d0:	1a9b      	subs	r3, r3, r2
 80059d2:	42bb      	cmp	r3, r7
 80059d4:	ddd2      	ble.n	800597c <_printf_common+0x3c>
 80059d6:	0022      	movs	r2, r4
 80059d8:	2301      	movs	r3, #1
 80059da:	9901      	ldr	r1, [sp, #4]
 80059dc:	9800      	ldr	r0, [sp, #0]
 80059de:	9e08      	ldr	r6, [sp, #32]
 80059e0:	3219      	adds	r2, #25
 80059e2:	47b0      	blx	r6
 80059e4:	1c43      	adds	r3, r0, #1
 80059e6:	d1f0      	bne.n	80059ca <_printf_common+0x8a>
 80059e8:	2001      	movs	r0, #1
 80059ea:	4240      	negs	r0, r0
 80059ec:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80059ee:	2030      	movs	r0, #48	; 0x30
 80059f0:	18e1      	adds	r1, r4, r3
 80059f2:	3143      	adds	r1, #67	; 0x43
 80059f4:	7008      	strb	r0, [r1, #0]
 80059f6:	0021      	movs	r1, r4
 80059f8:	1c5a      	adds	r2, r3, #1
 80059fa:	3145      	adds	r1, #69	; 0x45
 80059fc:	7809      	ldrb	r1, [r1, #0]
 80059fe:	18a2      	adds	r2, r4, r2
 8005a00:	3243      	adds	r2, #67	; 0x43
 8005a02:	3302      	adds	r3, #2
 8005a04:	7011      	strb	r1, [r2, #0]
 8005a06:	e7c1      	b.n	800598c <_printf_common+0x4c>
 8005a08:	0022      	movs	r2, r4
 8005a0a:	2301      	movs	r3, #1
 8005a0c:	9901      	ldr	r1, [sp, #4]
 8005a0e:	9800      	ldr	r0, [sp, #0]
 8005a10:	9e08      	ldr	r6, [sp, #32]
 8005a12:	321a      	adds	r2, #26
 8005a14:	47b0      	blx	r6
 8005a16:	1c43      	adds	r3, r0, #1
 8005a18:	d0e6      	beq.n	80059e8 <_printf_common+0xa8>
 8005a1a:	3701      	adds	r7, #1
 8005a1c:	e7d1      	b.n	80059c2 <_printf_common+0x82>
	...

08005a20 <_printf_i>:
 8005a20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005a22:	b08b      	sub	sp, #44	; 0x2c
 8005a24:	9206      	str	r2, [sp, #24]
 8005a26:	000a      	movs	r2, r1
 8005a28:	3243      	adds	r2, #67	; 0x43
 8005a2a:	9307      	str	r3, [sp, #28]
 8005a2c:	9005      	str	r0, [sp, #20]
 8005a2e:	9204      	str	r2, [sp, #16]
 8005a30:	7e0a      	ldrb	r2, [r1, #24]
 8005a32:	000c      	movs	r4, r1
 8005a34:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005a36:	2a78      	cmp	r2, #120	; 0x78
 8005a38:	d807      	bhi.n	8005a4a <_printf_i+0x2a>
 8005a3a:	2a62      	cmp	r2, #98	; 0x62
 8005a3c:	d809      	bhi.n	8005a52 <_printf_i+0x32>
 8005a3e:	2a00      	cmp	r2, #0
 8005a40:	d100      	bne.n	8005a44 <_printf_i+0x24>
 8005a42:	e0c1      	b.n	8005bc8 <_printf_i+0x1a8>
 8005a44:	2a58      	cmp	r2, #88	; 0x58
 8005a46:	d100      	bne.n	8005a4a <_printf_i+0x2a>
 8005a48:	e08c      	b.n	8005b64 <_printf_i+0x144>
 8005a4a:	0026      	movs	r6, r4
 8005a4c:	3642      	adds	r6, #66	; 0x42
 8005a4e:	7032      	strb	r2, [r6, #0]
 8005a50:	e022      	b.n	8005a98 <_printf_i+0x78>
 8005a52:	0010      	movs	r0, r2
 8005a54:	3863      	subs	r0, #99	; 0x63
 8005a56:	2815      	cmp	r0, #21
 8005a58:	d8f7      	bhi.n	8005a4a <_printf_i+0x2a>
 8005a5a:	f7fa fb5b 	bl	8000114 <__gnu_thumb1_case_shi>
 8005a5e:	0016      	.short	0x0016
 8005a60:	fff6001f 	.word	0xfff6001f
 8005a64:	fff6fff6 	.word	0xfff6fff6
 8005a68:	001ffff6 	.word	0x001ffff6
 8005a6c:	fff6fff6 	.word	0xfff6fff6
 8005a70:	fff6fff6 	.word	0xfff6fff6
 8005a74:	003600a8 	.word	0x003600a8
 8005a78:	fff6009a 	.word	0xfff6009a
 8005a7c:	00b9fff6 	.word	0x00b9fff6
 8005a80:	0036fff6 	.word	0x0036fff6
 8005a84:	fff6fff6 	.word	0xfff6fff6
 8005a88:	009e      	.short	0x009e
 8005a8a:	0026      	movs	r6, r4
 8005a8c:	681a      	ldr	r2, [r3, #0]
 8005a8e:	3642      	adds	r6, #66	; 0x42
 8005a90:	1d11      	adds	r1, r2, #4
 8005a92:	6019      	str	r1, [r3, #0]
 8005a94:	6813      	ldr	r3, [r2, #0]
 8005a96:	7033      	strb	r3, [r6, #0]
 8005a98:	2301      	movs	r3, #1
 8005a9a:	e0a7      	b.n	8005bec <_printf_i+0x1cc>
 8005a9c:	6808      	ldr	r0, [r1, #0]
 8005a9e:	6819      	ldr	r1, [r3, #0]
 8005aa0:	1d0a      	adds	r2, r1, #4
 8005aa2:	0605      	lsls	r5, r0, #24
 8005aa4:	d50b      	bpl.n	8005abe <_printf_i+0x9e>
 8005aa6:	680d      	ldr	r5, [r1, #0]
 8005aa8:	601a      	str	r2, [r3, #0]
 8005aaa:	2d00      	cmp	r5, #0
 8005aac:	da03      	bge.n	8005ab6 <_printf_i+0x96>
 8005aae:	232d      	movs	r3, #45	; 0x2d
 8005ab0:	9a04      	ldr	r2, [sp, #16]
 8005ab2:	426d      	negs	r5, r5
 8005ab4:	7013      	strb	r3, [r2, #0]
 8005ab6:	4b61      	ldr	r3, [pc, #388]	; (8005c3c <_printf_i+0x21c>)
 8005ab8:	270a      	movs	r7, #10
 8005aba:	9303      	str	r3, [sp, #12]
 8005abc:	e01b      	b.n	8005af6 <_printf_i+0xd6>
 8005abe:	680d      	ldr	r5, [r1, #0]
 8005ac0:	601a      	str	r2, [r3, #0]
 8005ac2:	0641      	lsls	r1, r0, #25
 8005ac4:	d5f1      	bpl.n	8005aaa <_printf_i+0x8a>
 8005ac6:	b22d      	sxth	r5, r5
 8005ac8:	e7ef      	b.n	8005aaa <_printf_i+0x8a>
 8005aca:	680d      	ldr	r5, [r1, #0]
 8005acc:	6819      	ldr	r1, [r3, #0]
 8005ace:	1d08      	adds	r0, r1, #4
 8005ad0:	6018      	str	r0, [r3, #0]
 8005ad2:	062e      	lsls	r6, r5, #24
 8005ad4:	d501      	bpl.n	8005ada <_printf_i+0xba>
 8005ad6:	680d      	ldr	r5, [r1, #0]
 8005ad8:	e003      	b.n	8005ae2 <_printf_i+0xc2>
 8005ada:	066d      	lsls	r5, r5, #25
 8005adc:	d5fb      	bpl.n	8005ad6 <_printf_i+0xb6>
 8005ade:	680d      	ldr	r5, [r1, #0]
 8005ae0:	b2ad      	uxth	r5, r5
 8005ae2:	4b56      	ldr	r3, [pc, #344]	; (8005c3c <_printf_i+0x21c>)
 8005ae4:	2708      	movs	r7, #8
 8005ae6:	9303      	str	r3, [sp, #12]
 8005ae8:	2a6f      	cmp	r2, #111	; 0x6f
 8005aea:	d000      	beq.n	8005aee <_printf_i+0xce>
 8005aec:	3702      	adds	r7, #2
 8005aee:	0023      	movs	r3, r4
 8005af0:	2200      	movs	r2, #0
 8005af2:	3343      	adds	r3, #67	; 0x43
 8005af4:	701a      	strb	r2, [r3, #0]
 8005af6:	6863      	ldr	r3, [r4, #4]
 8005af8:	60a3      	str	r3, [r4, #8]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	db03      	blt.n	8005b06 <_printf_i+0xe6>
 8005afe:	2204      	movs	r2, #4
 8005b00:	6821      	ldr	r1, [r4, #0]
 8005b02:	4391      	bics	r1, r2
 8005b04:	6021      	str	r1, [r4, #0]
 8005b06:	2d00      	cmp	r5, #0
 8005b08:	d102      	bne.n	8005b10 <_printf_i+0xf0>
 8005b0a:	9e04      	ldr	r6, [sp, #16]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d00c      	beq.n	8005b2a <_printf_i+0x10a>
 8005b10:	9e04      	ldr	r6, [sp, #16]
 8005b12:	0028      	movs	r0, r5
 8005b14:	0039      	movs	r1, r7
 8005b16:	f7fa fb8d 	bl	8000234 <__aeabi_uidivmod>
 8005b1a:	9b03      	ldr	r3, [sp, #12]
 8005b1c:	3e01      	subs	r6, #1
 8005b1e:	5c5b      	ldrb	r3, [r3, r1]
 8005b20:	7033      	strb	r3, [r6, #0]
 8005b22:	002b      	movs	r3, r5
 8005b24:	0005      	movs	r5, r0
 8005b26:	429f      	cmp	r7, r3
 8005b28:	d9f3      	bls.n	8005b12 <_printf_i+0xf2>
 8005b2a:	2f08      	cmp	r7, #8
 8005b2c:	d109      	bne.n	8005b42 <_printf_i+0x122>
 8005b2e:	6823      	ldr	r3, [r4, #0]
 8005b30:	07db      	lsls	r3, r3, #31
 8005b32:	d506      	bpl.n	8005b42 <_printf_i+0x122>
 8005b34:	6863      	ldr	r3, [r4, #4]
 8005b36:	6922      	ldr	r2, [r4, #16]
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	dc02      	bgt.n	8005b42 <_printf_i+0x122>
 8005b3c:	2330      	movs	r3, #48	; 0x30
 8005b3e:	3e01      	subs	r6, #1
 8005b40:	7033      	strb	r3, [r6, #0]
 8005b42:	9b04      	ldr	r3, [sp, #16]
 8005b44:	1b9b      	subs	r3, r3, r6
 8005b46:	6123      	str	r3, [r4, #16]
 8005b48:	9b07      	ldr	r3, [sp, #28]
 8005b4a:	0021      	movs	r1, r4
 8005b4c:	9300      	str	r3, [sp, #0]
 8005b4e:	9805      	ldr	r0, [sp, #20]
 8005b50:	9b06      	ldr	r3, [sp, #24]
 8005b52:	aa09      	add	r2, sp, #36	; 0x24
 8005b54:	f7ff fef4 	bl	8005940 <_printf_common>
 8005b58:	1c43      	adds	r3, r0, #1
 8005b5a:	d14c      	bne.n	8005bf6 <_printf_i+0x1d6>
 8005b5c:	2001      	movs	r0, #1
 8005b5e:	4240      	negs	r0, r0
 8005b60:	b00b      	add	sp, #44	; 0x2c
 8005b62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b64:	3145      	adds	r1, #69	; 0x45
 8005b66:	700a      	strb	r2, [r1, #0]
 8005b68:	4a34      	ldr	r2, [pc, #208]	; (8005c3c <_printf_i+0x21c>)
 8005b6a:	9203      	str	r2, [sp, #12]
 8005b6c:	681a      	ldr	r2, [r3, #0]
 8005b6e:	6821      	ldr	r1, [r4, #0]
 8005b70:	ca20      	ldmia	r2!, {r5}
 8005b72:	601a      	str	r2, [r3, #0]
 8005b74:	0608      	lsls	r0, r1, #24
 8005b76:	d516      	bpl.n	8005ba6 <_printf_i+0x186>
 8005b78:	07cb      	lsls	r3, r1, #31
 8005b7a:	d502      	bpl.n	8005b82 <_printf_i+0x162>
 8005b7c:	2320      	movs	r3, #32
 8005b7e:	4319      	orrs	r1, r3
 8005b80:	6021      	str	r1, [r4, #0]
 8005b82:	2710      	movs	r7, #16
 8005b84:	2d00      	cmp	r5, #0
 8005b86:	d1b2      	bne.n	8005aee <_printf_i+0xce>
 8005b88:	2320      	movs	r3, #32
 8005b8a:	6822      	ldr	r2, [r4, #0]
 8005b8c:	439a      	bics	r2, r3
 8005b8e:	6022      	str	r2, [r4, #0]
 8005b90:	e7ad      	b.n	8005aee <_printf_i+0xce>
 8005b92:	2220      	movs	r2, #32
 8005b94:	6809      	ldr	r1, [r1, #0]
 8005b96:	430a      	orrs	r2, r1
 8005b98:	6022      	str	r2, [r4, #0]
 8005b9a:	0022      	movs	r2, r4
 8005b9c:	2178      	movs	r1, #120	; 0x78
 8005b9e:	3245      	adds	r2, #69	; 0x45
 8005ba0:	7011      	strb	r1, [r2, #0]
 8005ba2:	4a27      	ldr	r2, [pc, #156]	; (8005c40 <_printf_i+0x220>)
 8005ba4:	e7e1      	b.n	8005b6a <_printf_i+0x14a>
 8005ba6:	0648      	lsls	r0, r1, #25
 8005ba8:	d5e6      	bpl.n	8005b78 <_printf_i+0x158>
 8005baa:	b2ad      	uxth	r5, r5
 8005bac:	e7e4      	b.n	8005b78 <_printf_i+0x158>
 8005bae:	681a      	ldr	r2, [r3, #0]
 8005bb0:	680d      	ldr	r5, [r1, #0]
 8005bb2:	1d10      	adds	r0, r2, #4
 8005bb4:	6949      	ldr	r1, [r1, #20]
 8005bb6:	6018      	str	r0, [r3, #0]
 8005bb8:	6813      	ldr	r3, [r2, #0]
 8005bba:	062e      	lsls	r6, r5, #24
 8005bbc:	d501      	bpl.n	8005bc2 <_printf_i+0x1a2>
 8005bbe:	6019      	str	r1, [r3, #0]
 8005bc0:	e002      	b.n	8005bc8 <_printf_i+0x1a8>
 8005bc2:	066d      	lsls	r5, r5, #25
 8005bc4:	d5fb      	bpl.n	8005bbe <_printf_i+0x19e>
 8005bc6:	8019      	strh	r1, [r3, #0]
 8005bc8:	2300      	movs	r3, #0
 8005bca:	9e04      	ldr	r6, [sp, #16]
 8005bcc:	6123      	str	r3, [r4, #16]
 8005bce:	e7bb      	b.n	8005b48 <_printf_i+0x128>
 8005bd0:	681a      	ldr	r2, [r3, #0]
 8005bd2:	1d11      	adds	r1, r2, #4
 8005bd4:	6019      	str	r1, [r3, #0]
 8005bd6:	6816      	ldr	r6, [r2, #0]
 8005bd8:	2100      	movs	r1, #0
 8005bda:	0030      	movs	r0, r6
 8005bdc:	6862      	ldr	r2, [r4, #4]
 8005bde:	f000 fb45 	bl	800626c <memchr>
 8005be2:	2800      	cmp	r0, #0
 8005be4:	d001      	beq.n	8005bea <_printf_i+0x1ca>
 8005be6:	1b80      	subs	r0, r0, r6
 8005be8:	6060      	str	r0, [r4, #4]
 8005bea:	6863      	ldr	r3, [r4, #4]
 8005bec:	6123      	str	r3, [r4, #16]
 8005bee:	2300      	movs	r3, #0
 8005bf0:	9a04      	ldr	r2, [sp, #16]
 8005bf2:	7013      	strb	r3, [r2, #0]
 8005bf4:	e7a8      	b.n	8005b48 <_printf_i+0x128>
 8005bf6:	6923      	ldr	r3, [r4, #16]
 8005bf8:	0032      	movs	r2, r6
 8005bfa:	9906      	ldr	r1, [sp, #24]
 8005bfc:	9805      	ldr	r0, [sp, #20]
 8005bfe:	9d07      	ldr	r5, [sp, #28]
 8005c00:	47a8      	blx	r5
 8005c02:	1c43      	adds	r3, r0, #1
 8005c04:	d0aa      	beq.n	8005b5c <_printf_i+0x13c>
 8005c06:	6823      	ldr	r3, [r4, #0]
 8005c08:	079b      	lsls	r3, r3, #30
 8005c0a:	d415      	bmi.n	8005c38 <_printf_i+0x218>
 8005c0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c0e:	68e0      	ldr	r0, [r4, #12]
 8005c10:	4298      	cmp	r0, r3
 8005c12:	daa5      	bge.n	8005b60 <_printf_i+0x140>
 8005c14:	0018      	movs	r0, r3
 8005c16:	e7a3      	b.n	8005b60 <_printf_i+0x140>
 8005c18:	0022      	movs	r2, r4
 8005c1a:	2301      	movs	r3, #1
 8005c1c:	9906      	ldr	r1, [sp, #24]
 8005c1e:	9805      	ldr	r0, [sp, #20]
 8005c20:	9e07      	ldr	r6, [sp, #28]
 8005c22:	3219      	adds	r2, #25
 8005c24:	47b0      	blx	r6
 8005c26:	1c43      	adds	r3, r0, #1
 8005c28:	d098      	beq.n	8005b5c <_printf_i+0x13c>
 8005c2a:	3501      	adds	r5, #1
 8005c2c:	68e3      	ldr	r3, [r4, #12]
 8005c2e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005c30:	1a9b      	subs	r3, r3, r2
 8005c32:	42ab      	cmp	r3, r5
 8005c34:	dcf0      	bgt.n	8005c18 <_printf_i+0x1f8>
 8005c36:	e7e9      	b.n	8005c0c <_printf_i+0x1ec>
 8005c38:	2500      	movs	r5, #0
 8005c3a:	e7f7      	b.n	8005c2c <_printf_i+0x20c>
 8005c3c:	080068c2 	.word	0x080068c2
 8005c40:	080068d3 	.word	0x080068d3

08005c44 <__swbuf_r>:
 8005c44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c46:	0005      	movs	r5, r0
 8005c48:	000e      	movs	r6, r1
 8005c4a:	0014      	movs	r4, r2
 8005c4c:	2800      	cmp	r0, #0
 8005c4e:	d004      	beq.n	8005c5a <__swbuf_r+0x16>
 8005c50:	6983      	ldr	r3, [r0, #24]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d101      	bne.n	8005c5a <__swbuf_r+0x16>
 8005c56:	f000 f9f9 	bl	800604c <__sinit>
 8005c5a:	4b22      	ldr	r3, [pc, #136]	; (8005ce4 <__swbuf_r+0xa0>)
 8005c5c:	429c      	cmp	r4, r3
 8005c5e:	d12e      	bne.n	8005cbe <__swbuf_r+0x7a>
 8005c60:	686c      	ldr	r4, [r5, #4]
 8005c62:	69a3      	ldr	r3, [r4, #24]
 8005c64:	60a3      	str	r3, [r4, #8]
 8005c66:	89a3      	ldrh	r3, [r4, #12]
 8005c68:	071b      	lsls	r3, r3, #28
 8005c6a:	d532      	bpl.n	8005cd2 <__swbuf_r+0x8e>
 8005c6c:	6923      	ldr	r3, [r4, #16]
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d02f      	beq.n	8005cd2 <__swbuf_r+0x8e>
 8005c72:	6823      	ldr	r3, [r4, #0]
 8005c74:	6922      	ldr	r2, [r4, #16]
 8005c76:	b2f7      	uxtb	r7, r6
 8005c78:	1a98      	subs	r0, r3, r2
 8005c7a:	6963      	ldr	r3, [r4, #20]
 8005c7c:	b2f6      	uxtb	r6, r6
 8005c7e:	4283      	cmp	r3, r0
 8005c80:	dc05      	bgt.n	8005c8e <__swbuf_r+0x4a>
 8005c82:	0021      	movs	r1, r4
 8005c84:	0028      	movs	r0, r5
 8005c86:	f000 f93f 	bl	8005f08 <_fflush_r>
 8005c8a:	2800      	cmp	r0, #0
 8005c8c:	d127      	bne.n	8005cde <__swbuf_r+0x9a>
 8005c8e:	68a3      	ldr	r3, [r4, #8]
 8005c90:	3001      	adds	r0, #1
 8005c92:	3b01      	subs	r3, #1
 8005c94:	60a3      	str	r3, [r4, #8]
 8005c96:	6823      	ldr	r3, [r4, #0]
 8005c98:	1c5a      	adds	r2, r3, #1
 8005c9a:	6022      	str	r2, [r4, #0]
 8005c9c:	701f      	strb	r7, [r3, #0]
 8005c9e:	6963      	ldr	r3, [r4, #20]
 8005ca0:	4283      	cmp	r3, r0
 8005ca2:	d004      	beq.n	8005cae <__swbuf_r+0x6a>
 8005ca4:	89a3      	ldrh	r3, [r4, #12]
 8005ca6:	07db      	lsls	r3, r3, #31
 8005ca8:	d507      	bpl.n	8005cba <__swbuf_r+0x76>
 8005caa:	2e0a      	cmp	r6, #10
 8005cac:	d105      	bne.n	8005cba <__swbuf_r+0x76>
 8005cae:	0021      	movs	r1, r4
 8005cb0:	0028      	movs	r0, r5
 8005cb2:	f000 f929 	bl	8005f08 <_fflush_r>
 8005cb6:	2800      	cmp	r0, #0
 8005cb8:	d111      	bne.n	8005cde <__swbuf_r+0x9a>
 8005cba:	0030      	movs	r0, r6
 8005cbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005cbe:	4b0a      	ldr	r3, [pc, #40]	; (8005ce8 <__swbuf_r+0xa4>)
 8005cc0:	429c      	cmp	r4, r3
 8005cc2:	d101      	bne.n	8005cc8 <__swbuf_r+0x84>
 8005cc4:	68ac      	ldr	r4, [r5, #8]
 8005cc6:	e7cc      	b.n	8005c62 <__swbuf_r+0x1e>
 8005cc8:	4b08      	ldr	r3, [pc, #32]	; (8005cec <__swbuf_r+0xa8>)
 8005cca:	429c      	cmp	r4, r3
 8005ccc:	d1c9      	bne.n	8005c62 <__swbuf_r+0x1e>
 8005cce:	68ec      	ldr	r4, [r5, #12]
 8005cd0:	e7c7      	b.n	8005c62 <__swbuf_r+0x1e>
 8005cd2:	0021      	movs	r1, r4
 8005cd4:	0028      	movs	r0, r5
 8005cd6:	f000 f80b 	bl	8005cf0 <__swsetup_r>
 8005cda:	2800      	cmp	r0, #0
 8005cdc:	d0c9      	beq.n	8005c72 <__swbuf_r+0x2e>
 8005cde:	2601      	movs	r6, #1
 8005ce0:	4276      	negs	r6, r6
 8005ce2:	e7ea      	b.n	8005cba <__swbuf_r+0x76>
 8005ce4:	08006904 	.word	0x08006904
 8005ce8:	08006924 	.word	0x08006924
 8005cec:	080068e4 	.word	0x080068e4

08005cf0 <__swsetup_r>:
 8005cf0:	4b37      	ldr	r3, [pc, #220]	; (8005dd0 <__swsetup_r+0xe0>)
 8005cf2:	b570      	push	{r4, r5, r6, lr}
 8005cf4:	681d      	ldr	r5, [r3, #0]
 8005cf6:	0006      	movs	r6, r0
 8005cf8:	000c      	movs	r4, r1
 8005cfa:	2d00      	cmp	r5, #0
 8005cfc:	d005      	beq.n	8005d0a <__swsetup_r+0x1a>
 8005cfe:	69ab      	ldr	r3, [r5, #24]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d102      	bne.n	8005d0a <__swsetup_r+0x1a>
 8005d04:	0028      	movs	r0, r5
 8005d06:	f000 f9a1 	bl	800604c <__sinit>
 8005d0a:	4b32      	ldr	r3, [pc, #200]	; (8005dd4 <__swsetup_r+0xe4>)
 8005d0c:	429c      	cmp	r4, r3
 8005d0e:	d10f      	bne.n	8005d30 <__swsetup_r+0x40>
 8005d10:	686c      	ldr	r4, [r5, #4]
 8005d12:	230c      	movs	r3, #12
 8005d14:	5ee2      	ldrsh	r2, [r4, r3]
 8005d16:	b293      	uxth	r3, r2
 8005d18:	0711      	lsls	r1, r2, #28
 8005d1a:	d42d      	bmi.n	8005d78 <__swsetup_r+0x88>
 8005d1c:	06d9      	lsls	r1, r3, #27
 8005d1e:	d411      	bmi.n	8005d44 <__swsetup_r+0x54>
 8005d20:	2309      	movs	r3, #9
 8005d22:	2001      	movs	r0, #1
 8005d24:	6033      	str	r3, [r6, #0]
 8005d26:	3337      	adds	r3, #55	; 0x37
 8005d28:	4313      	orrs	r3, r2
 8005d2a:	81a3      	strh	r3, [r4, #12]
 8005d2c:	4240      	negs	r0, r0
 8005d2e:	bd70      	pop	{r4, r5, r6, pc}
 8005d30:	4b29      	ldr	r3, [pc, #164]	; (8005dd8 <__swsetup_r+0xe8>)
 8005d32:	429c      	cmp	r4, r3
 8005d34:	d101      	bne.n	8005d3a <__swsetup_r+0x4a>
 8005d36:	68ac      	ldr	r4, [r5, #8]
 8005d38:	e7eb      	b.n	8005d12 <__swsetup_r+0x22>
 8005d3a:	4b28      	ldr	r3, [pc, #160]	; (8005ddc <__swsetup_r+0xec>)
 8005d3c:	429c      	cmp	r4, r3
 8005d3e:	d1e8      	bne.n	8005d12 <__swsetup_r+0x22>
 8005d40:	68ec      	ldr	r4, [r5, #12]
 8005d42:	e7e6      	b.n	8005d12 <__swsetup_r+0x22>
 8005d44:	075b      	lsls	r3, r3, #29
 8005d46:	d513      	bpl.n	8005d70 <__swsetup_r+0x80>
 8005d48:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005d4a:	2900      	cmp	r1, #0
 8005d4c:	d008      	beq.n	8005d60 <__swsetup_r+0x70>
 8005d4e:	0023      	movs	r3, r4
 8005d50:	3344      	adds	r3, #68	; 0x44
 8005d52:	4299      	cmp	r1, r3
 8005d54:	d002      	beq.n	8005d5c <__swsetup_r+0x6c>
 8005d56:	0030      	movs	r0, r6
 8005d58:	f7ff f8be 	bl	8004ed8 <_free_r>
 8005d5c:	2300      	movs	r3, #0
 8005d5e:	6363      	str	r3, [r4, #52]	; 0x34
 8005d60:	2224      	movs	r2, #36	; 0x24
 8005d62:	89a3      	ldrh	r3, [r4, #12]
 8005d64:	4393      	bics	r3, r2
 8005d66:	81a3      	strh	r3, [r4, #12]
 8005d68:	2300      	movs	r3, #0
 8005d6a:	6063      	str	r3, [r4, #4]
 8005d6c:	6923      	ldr	r3, [r4, #16]
 8005d6e:	6023      	str	r3, [r4, #0]
 8005d70:	2308      	movs	r3, #8
 8005d72:	89a2      	ldrh	r2, [r4, #12]
 8005d74:	4313      	orrs	r3, r2
 8005d76:	81a3      	strh	r3, [r4, #12]
 8005d78:	6923      	ldr	r3, [r4, #16]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d10b      	bne.n	8005d96 <__swsetup_r+0xa6>
 8005d7e:	21a0      	movs	r1, #160	; 0xa0
 8005d80:	2280      	movs	r2, #128	; 0x80
 8005d82:	89a3      	ldrh	r3, [r4, #12]
 8005d84:	0089      	lsls	r1, r1, #2
 8005d86:	0092      	lsls	r2, r2, #2
 8005d88:	400b      	ands	r3, r1
 8005d8a:	4293      	cmp	r3, r2
 8005d8c:	d003      	beq.n	8005d96 <__swsetup_r+0xa6>
 8005d8e:	0021      	movs	r1, r4
 8005d90:	0030      	movs	r0, r6
 8005d92:	f000 fa27 	bl	80061e4 <__smakebuf_r>
 8005d96:	220c      	movs	r2, #12
 8005d98:	5ea3      	ldrsh	r3, [r4, r2]
 8005d9a:	2001      	movs	r0, #1
 8005d9c:	001a      	movs	r2, r3
 8005d9e:	b299      	uxth	r1, r3
 8005da0:	4002      	ands	r2, r0
 8005da2:	4203      	tst	r3, r0
 8005da4:	d00f      	beq.n	8005dc6 <__swsetup_r+0xd6>
 8005da6:	2200      	movs	r2, #0
 8005da8:	60a2      	str	r2, [r4, #8]
 8005daa:	6962      	ldr	r2, [r4, #20]
 8005dac:	4252      	negs	r2, r2
 8005dae:	61a2      	str	r2, [r4, #24]
 8005db0:	2000      	movs	r0, #0
 8005db2:	6922      	ldr	r2, [r4, #16]
 8005db4:	4282      	cmp	r2, r0
 8005db6:	d1ba      	bne.n	8005d2e <__swsetup_r+0x3e>
 8005db8:	060a      	lsls	r2, r1, #24
 8005dba:	d5b8      	bpl.n	8005d2e <__swsetup_r+0x3e>
 8005dbc:	2240      	movs	r2, #64	; 0x40
 8005dbe:	4313      	orrs	r3, r2
 8005dc0:	81a3      	strh	r3, [r4, #12]
 8005dc2:	3801      	subs	r0, #1
 8005dc4:	e7b3      	b.n	8005d2e <__swsetup_r+0x3e>
 8005dc6:	0788      	lsls	r0, r1, #30
 8005dc8:	d400      	bmi.n	8005dcc <__swsetup_r+0xdc>
 8005dca:	6962      	ldr	r2, [r4, #20]
 8005dcc:	60a2      	str	r2, [r4, #8]
 8005dce:	e7ef      	b.n	8005db0 <__swsetup_r+0xc0>
 8005dd0:	20000070 	.word	0x20000070
 8005dd4:	08006904 	.word	0x08006904
 8005dd8:	08006924 	.word	0x08006924
 8005ddc:	080068e4 	.word	0x080068e4

08005de0 <abort>:
 8005de0:	2006      	movs	r0, #6
 8005de2:	b510      	push	{r4, lr}
 8005de4:	f000 fac2 	bl	800636c <raise>
 8005de8:	2001      	movs	r0, #1
 8005dea:	f7fb f95f 	bl	80010ac <_exit>
	...

08005df0 <__sflush_r>:
 8005df0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005df2:	898b      	ldrh	r3, [r1, #12]
 8005df4:	0005      	movs	r5, r0
 8005df6:	000c      	movs	r4, r1
 8005df8:	071a      	lsls	r2, r3, #28
 8005dfa:	d45f      	bmi.n	8005ebc <__sflush_r+0xcc>
 8005dfc:	684a      	ldr	r2, [r1, #4]
 8005dfe:	2a00      	cmp	r2, #0
 8005e00:	dc04      	bgt.n	8005e0c <__sflush_r+0x1c>
 8005e02:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8005e04:	2a00      	cmp	r2, #0
 8005e06:	dc01      	bgt.n	8005e0c <__sflush_r+0x1c>
 8005e08:	2000      	movs	r0, #0
 8005e0a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005e0c:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8005e0e:	2f00      	cmp	r7, #0
 8005e10:	d0fa      	beq.n	8005e08 <__sflush_r+0x18>
 8005e12:	2200      	movs	r2, #0
 8005e14:	2180      	movs	r1, #128	; 0x80
 8005e16:	682e      	ldr	r6, [r5, #0]
 8005e18:	602a      	str	r2, [r5, #0]
 8005e1a:	001a      	movs	r2, r3
 8005e1c:	0149      	lsls	r1, r1, #5
 8005e1e:	400a      	ands	r2, r1
 8005e20:	420b      	tst	r3, r1
 8005e22:	d034      	beq.n	8005e8e <__sflush_r+0x9e>
 8005e24:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005e26:	89a3      	ldrh	r3, [r4, #12]
 8005e28:	075b      	lsls	r3, r3, #29
 8005e2a:	d506      	bpl.n	8005e3a <__sflush_r+0x4a>
 8005e2c:	6863      	ldr	r3, [r4, #4]
 8005e2e:	1ac0      	subs	r0, r0, r3
 8005e30:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d001      	beq.n	8005e3a <__sflush_r+0x4a>
 8005e36:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005e38:	1ac0      	subs	r0, r0, r3
 8005e3a:	0002      	movs	r2, r0
 8005e3c:	6a21      	ldr	r1, [r4, #32]
 8005e3e:	2300      	movs	r3, #0
 8005e40:	0028      	movs	r0, r5
 8005e42:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8005e44:	47b8      	blx	r7
 8005e46:	89a1      	ldrh	r1, [r4, #12]
 8005e48:	1c43      	adds	r3, r0, #1
 8005e4a:	d106      	bne.n	8005e5a <__sflush_r+0x6a>
 8005e4c:	682b      	ldr	r3, [r5, #0]
 8005e4e:	2b1d      	cmp	r3, #29
 8005e50:	d831      	bhi.n	8005eb6 <__sflush_r+0xc6>
 8005e52:	4a2c      	ldr	r2, [pc, #176]	; (8005f04 <__sflush_r+0x114>)
 8005e54:	40da      	lsrs	r2, r3
 8005e56:	07d3      	lsls	r3, r2, #31
 8005e58:	d52d      	bpl.n	8005eb6 <__sflush_r+0xc6>
 8005e5a:	2300      	movs	r3, #0
 8005e5c:	6063      	str	r3, [r4, #4]
 8005e5e:	6923      	ldr	r3, [r4, #16]
 8005e60:	6023      	str	r3, [r4, #0]
 8005e62:	04cb      	lsls	r3, r1, #19
 8005e64:	d505      	bpl.n	8005e72 <__sflush_r+0x82>
 8005e66:	1c43      	adds	r3, r0, #1
 8005e68:	d102      	bne.n	8005e70 <__sflush_r+0x80>
 8005e6a:	682b      	ldr	r3, [r5, #0]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d100      	bne.n	8005e72 <__sflush_r+0x82>
 8005e70:	6560      	str	r0, [r4, #84]	; 0x54
 8005e72:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005e74:	602e      	str	r6, [r5, #0]
 8005e76:	2900      	cmp	r1, #0
 8005e78:	d0c6      	beq.n	8005e08 <__sflush_r+0x18>
 8005e7a:	0023      	movs	r3, r4
 8005e7c:	3344      	adds	r3, #68	; 0x44
 8005e7e:	4299      	cmp	r1, r3
 8005e80:	d002      	beq.n	8005e88 <__sflush_r+0x98>
 8005e82:	0028      	movs	r0, r5
 8005e84:	f7ff f828 	bl	8004ed8 <_free_r>
 8005e88:	2000      	movs	r0, #0
 8005e8a:	6360      	str	r0, [r4, #52]	; 0x34
 8005e8c:	e7bd      	b.n	8005e0a <__sflush_r+0x1a>
 8005e8e:	2301      	movs	r3, #1
 8005e90:	0028      	movs	r0, r5
 8005e92:	6a21      	ldr	r1, [r4, #32]
 8005e94:	47b8      	blx	r7
 8005e96:	1c43      	adds	r3, r0, #1
 8005e98:	d1c5      	bne.n	8005e26 <__sflush_r+0x36>
 8005e9a:	682b      	ldr	r3, [r5, #0]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d0c2      	beq.n	8005e26 <__sflush_r+0x36>
 8005ea0:	2b1d      	cmp	r3, #29
 8005ea2:	d001      	beq.n	8005ea8 <__sflush_r+0xb8>
 8005ea4:	2b16      	cmp	r3, #22
 8005ea6:	d101      	bne.n	8005eac <__sflush_r+0xbc>
 8005ea8:	602e      	str	r6, [r5, #0]
 8005eaa:	e7ad      	b.n	8005e08 <__sflush_r+0x18>
 8005eac:	2340      	movs	r3, #64	; 0x40
 8005eae:	89a2      	ldrh	r2, [r4, #12]
 8005eb0:	4313      	orrs	r3, r2
 8005eb2:	81a3      	strh	r3, [r4, #12]
 8005eb4:	e7a9      	b.n	8005e0a <__sflush_r+0x1a>
 8005eb6:	2340      	movs	r3, #64	; 0x40
 8005eb8:	430b      	orrs	r3, r1
 8005eba:	e7fa      	b.n	8005eb2 <__sflush_r+0xc2>
 8005ebc:	690f      	ldr	r7, [r1, #16]
 8005ebe:	2f00      	cmp	r7, #0
 8005ec0:	d0a2      	beq.n	8005e08 <__sflush_r+0x18>
 8005ec2:	680a      	ldr	r2, [r1, #0]
 8005ec4:	600f      	str	r7, [r1, #0]
 8005ec6:	1bd2      	subs	r2, r2, r7
 8005ec8:	9201      	str	r2, [sp, #4]
 8005eca:	2200      	movs	r2, #0
 8005ecc:	079b      	lsls	r3, r3, #30
 8005ece:	d100      	bne.n	8005ed2 <__sflush_r+0xe2>
 8005ed0:	694a      	ldr	r2, [r1, #20]
 8005ed2:	60a2      	str	r2, [r4, #8]
 8005ed4:	9b01      	ldr	r3, [sp, #4]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	dc00      	bgt.n	8005edc <__sflush_r+0xec>
 8005eda:	e795      	b.n	8005e08 <__sflush_r+0x18>
 8005edc:	003a      	movs	r2, r7
 8005ede:	0028      	movs	r0, r5
 8005ee0:	9b01      	ldr	r3, [sp, #4]
 8005ee2:	6a21      	ldr	r1, [r4, #32]
 8005ee4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005ee6:	47b0      	blx	r6
 8005ee8:	2800      	cmp	r0, #0
 8005eea:	dc06      	bgt.n	8005efa <__sflush_r+0x10a>
 8005eec:	2340      	movs	r3, #64	; 0x40
 8005eee:	2001      	movs	r0, #1
 8005ef0:	89a2      	ldrh	r2, [r4, #12]
 8005ef2:	4240      	negs	r0, r0
 8005ef4:	4313      	orrs	r3, r2
 8005ef6:	81a3      	strh	r3, [r4, #12]
 8005ef8:	e787      	b.n	8005e0a <__sflush_r+0x1a>
 8005efa:	9b01      	ldr	r3, [sp, #4]
 8005efc:	183f      	adds	r7, r7, r0
 8005efe:	1a1b      	subs	r3, r3, r0
 8005f00:	9301      	str	r3, [sp, #4]
 8005f02:	e7e7      	b.n	8005ed4 <__sflush_r+0xe4>
 8005f04:	20400001 	.word	0x20400001

08005f08 <_fflush_r>:
 8005f08:	690b      	ldr	r3, [r1, #16]
 8005f0a:	b570      	push	{r4, r5, r6, lr}
 8005f0c:	0005      	movs	r5, r0
 8005f0e:	000c      	movs	r4, r1
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d102      	bne.n	8005f1a <_fflush_r+0x12>
 8005f14:	2500      	movs	r5, #0
 8005f16:	0028      	movs	r0, r5
 8005f18:	bd70      	pop	{r4, r5, r6, pc}
 8005f1a:	2800      	cmp	r0, #0
 8005f1c:	d004      	beq.n	8005f28 <_fflush_r+0x20>
 8005f1e:	6983      	ldr	r3, [r0, #24]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d101      	bne.n	8005f28 <_fflush_r+0x20>
 8005f24:	f000 f892 	bl	800604c <__sinit>
 8005f28:	4b14      	ldr	r3, [pc, #80]	; (8005f7c <_fflush_r+0x74>)
 8005f2a:	429c      	cmp	r4, r3
 8005f2c:	d11b      	bne.n	8005f66 <_fflush_r+0x5e>
 8005f2e:	686c      	ldr	r4, [r5, #4]
 8005f30:	220c      	movs	r2, #12
 8005f32:	5ea3      	ldrsh	r3, [r4, r2]
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d0ed      	beq.n	8005f14 <_fflush_r+0xc>
 8005f38:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005f3a:	07d2      	lsls	r2, r2, #31
 8005f3c:	d404      	bmi.n	8005f48 <_fflush_r+0x40>
 8005f3e:	059b      	lsls	r3, r3, #22
 8005f40:	d402      	bmi.n	8005f48 <_fflush_r+0x40>
 8005f42:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005f44:	f000 f923 	bl	800618e <__retarget_lock_acquire_recursive>
 8005f48:	0028      	movs	r0, r5
 8005f4a:	0021      	movs	r1, r4
 8005f4c:	f7ff ff50 	bl	8005df0 <__sflush_r>
 8005f50:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005f52:	0005      	movs	r5, r0
 8005f54:	07db      	lsls	r3, r3, #31
 8005f56:	d4de      	bmi.n	8005f16 <_fflush_r+0xe>
 8005f58:	89a3      	ldrh	r3, [r4, #12]
 8005f5a:	059b      	lsls	r3, r3, #22
 8005f5c:	d4db      	bmi.n	8005f16 <_fflush_r+0xe>
 8005f5e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005f60:	f000 f916 	bl	8006190 <__retarget_lock_release_recursive>
 8005f64:	e7d7      	b.n	8005f16 <_fflush_r+0xe>
 8005f66:	4b06      	ldr	r3, [pc, #24]	; (8005f80 <_fflush_r+0x78>)
 8005f68:	429c      	cmp	r4, r3
 8005f6a:	d101      	bne.n	8005f70 <_fflush_r+0x68>
 8005f6c:	68ac      	ldr	r4, [r5, #8]
 8005f6e:	e7df      	b.n	8005f30 <_fflush_r+0x28>
 8005f70:	4b04      	ldr	r3, [pc, #16]	; (8005f84 <_fflush_r+0x7c>)
 8005f72:	429c      	cmp	r4, r3
 8005f74:	d1dc      	bne.n	8005f30 <_fflush_r+0x28>
 8005f76:	68ec      	ldr	r4, [r5, #12]
 8005f78:	e7da      	b.n	8005f30 <_fflush_r+0x28>
 8005f7a:	46c0      	nop			; (mov r8, r8)
 8005f7c:	08006904 	.word	0x08006904
 8005f80:	08006924 	.word	0x08006924
 8005f84:	080068e4 	.word	0x080068e4

08005f88 <std>:
 8005f88:	2300      	movs	r3, #0
 8005f8a:	b510      	push	{r4, lr}
 8005f8c:	0004      	movs	r4, r0
 8005f8e:	6003      	str	r3, [r0, #0]
 8005f90:	6043      	str	r3, [r0, #4]
 8005f92:	6083      	str	r3, [r0, #8]
 8005f94:	8181      	strh	r1, [r0, #12]
 8005f96:	6643      	str	r3, [r0, #100]	; 0x64
 8005f98:	0019      	movs	r1, r3
 8005f9a:	81c2      	strh	r2, [r0, #14]
 8005f9c:	6103      	str	r3, [r0, #16]
 8005f9e:	6143      	str	r3, [r0, #20]
 8005fa0:	6183      	str	r3, [r0, #24]
 8005fa2:	2208      	movs	r2, #8
 8005fa4:	305c      	adds	r0, #92	; 0x5c
 8005fa6:	f7fe ff8f 	bl	8004ec8 <memset>
 8005faa:	4b05      	ldr	r3, [pc, #20]	; (8005fc0 <std+0x38>)
 8005fac:	6224      	str	r4, [r4, #32]
 8005fae:	6263      	str	r3, [r4, #36]	; 0x24
 8005fb0:	4b04      	ldr	r3, [pc, #16]	; (8005fc4 <std+0x3c>)
 8005fb2:	62a3      	str	r3, [r4, #40]	; 0x28
 8005fb4:	4b04      	ldr	r3, [pc, #16]	; (8005fc8 <std+0x40>)
 8005fb6:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005fb8:	4b04      	ldr	r3, [pc, #16]	; (8005fcc <std+0x44>)
 8005fba:	6323      	str	r3, [r4, #48]	; 0x30
 8005fbc:	bd10      	pop	{r4, pc}
 8005fbe:	46c0      	nop			; (mov r8, r8)
 8005fc0:	080063ad 	.word	0x080063ad
 8005fc4:	080063d5 	.word	0x080063d5
 8005fc8:	0800640d 	.word	0x0800640d
 8005fcc:	08006439 	.word	0x08006439

08005fd0 <_cleanup_r>:
 8005fd0:	b510      	push	{r4, lr}
 8005fd2:	4902      	ldr	r1, [pc, #8]	; (8005fdc <_cleanup_r+0xc>)
 8005fd4:	f000 f8ba 	bl	800614c <_fwalk_reent>
 8005fd8:	bd10      	pop	{r4, pc}
 8005fda:	46c0      	nop			; (mov r8, r8)
 8005fdc:	08005f09 	.word	0x08005f09

08005fe0 <__sfmoreglue>:
 8005fe0:	b570      	push	{r4, r5, r6, lr}
 8005fe2:	2568      	movs	r5, #104	; 0x68
 8005fe4:	1e4a      	subs	r2, r1, #1
 8005fe6:	4355      	muls	r5, r2
 8005fe8:	000e      	movs	r6, r1
 8005fea:	0029      	movs	r1, r5
 8005fec:	3174      	adds	r1, #116	; 0x74
 8005fee:	f7fe ffdf 	bl	8004fb0 <_malloc_r>
 8005ff2:	1e04      	subs	r4, r0, #0
 8005ff4:	d008      	beq.n	8006008 <__sfmoreglue+0x28>
 8005ff6:	2100      	movs	r1, #0
 8005ff8:	002a      	movs	r2, r5
 8005ffa:	6001      	str	r1, [r0, #0]
 8005ffc:	6046      	str	r6, [r0, #4]
 8005ffe:	300c      	adds	r0, #12
 8006000:	60a0      	str	r0, [r4, #8]
 8006002:	3268      	adds	r2, #104	; 0x68
 8006004:	f7fe ff60 	bl	8004ec8 <memset>
 8006008:	0020      	movs	r0, r4
 800600a:	bd70      	pop	{r4, r5, r6, pc}

0800600c <__sfp_lock_acquire>:
 800600c:	b510      	push	{r4, lr}
 800600e:	4802      	ldr	r0, [pc, #8]	; (8006018 <__sfp_lock_acquire+0xc>)
 8006010:	f000 f8bd 	bl	800618e <__retarget_lock_acquire_recursive>
 8006014:	bd10      	pop	{r4, pc}
 8006016:	46c0      	nop			; (mov r8, r8)
 8006018:	200003d1 	.word	0x200003d1

0800601c <__sfp_lock_release>:
 800601c:	b510      	push	{r4, lr}
 800601e:	4802      	ldr	r0, [pc, #8]	; (8006028 <__sfp_lock_release+0xc>)
 8006020:	f000 f8b6 	bl	8006190 <__retarget_lock_release_recursive>
 8006024:	bd10      	pop	{r4, pc}
 8006026:	46c0      	nop			; (mov r8, r8)
 8006028:	200003d1 	.word	0x200003d1

0800602c <__sinit_lock_acquire>:
 800602c:	b510      	push	{r4, lr}
 800602e:	4802      	ldr	r0, [pc, #8]	; (8006038 <__sinit_lock_acquire+0xc>)
 8006030:	f000 f8ad 	bl	800618e <__retarget_lock_acquire_recursive>
 8006034:	bd10      	pop	{r4, pc}
 8006036:	46c0      	nop			; (mov r8, r8)
 8006038:	200003d2 	.word	0x200003d2

0800603c <__sinit_lock_release>:
 800603c:	b510      	push	{r4, lr}
 800603e:	4802      	ldr	r0, [pc, #8]	; (8006048 <__sinit_lock_release+0xc>)
 8006040:	f000 f8a6 	bl	8006190 <__retarget_lock_release_recursive>
 8006044:	bd10      	pop	{r4, pc}
 8006046:	46c0      	nop			; (mov r8, r8)
 8006048:	200003d2 	.word	0x200003d2

0800604c <__sinit>:
 800604c:	b513      	push	{r0, r1, r4, lr}
 800604e:	0004      	movs	r4, r0
 8006050:	f7ff ffec 	bl	800602c <__sinit_lock_acquire>
 8006054:	69a3      	ldr	r3, [r4, #24]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d002      	beq.n	8006060 <__sinit+0x14>
 800605a:	f7ff ffef 	bl	800603c <__sinit_lock_release>
 800605e:	bd13      	pop	{r0, r1, r4, pc}
 8006060:	64a3      	str	r3, [r4, #72]	; 0x48
 8006062:	64e3      	str	r3, [r4, #76]	; 0x4c
 8006064:	6523      	str	r3, [r4, #80]	; 0x50
 8006066:	4b13      	ldr	r3, [pc, #76]	; (80060b4 <__sinit+0x68>)
 8006068:	4a13      	ldr	r2, [pc, #76]	; (80060b8 <__sinit+0x6c>)
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	62a2      	str	r2, [r4, #40]	; 0x28
 800606e:	9301      	str	r3, [sp, #4]
 8006070:	42a3      	cmp	r3, r4
 8006072:	d101      	bne.n	8006078 <__sinit+0x2c>
 8006074:	2301      	movs	r3, #1
 8006076:	61a3      	str	r3, [r4, #24]
 8006078:	0020      	movs	r0, r4
 800607a:	f000 f81f 	bl	80060bc <__sfp>
 800607e:	6060      	str	r0, [r4, #4]
 8006080:	0020      	movs	r0, r4
 8006082:	f000 f81b 	bl	80060bc <__sfp>
 8006086:	60a0      	str	r0, [r4, #8]
 8006088:	0020      	movs	r0, r4
 800608a:	f000 f817 	bl	80060bc <__sfp>
 800608e:	2200      	movs	r2, #0
 8006090:	2104      	movs	r1, #4
 8006092:	60e0      	str	r0, [r4, #12]
 8006094:	6860      	ldr	r0, [r4, #4]
 8006096:	f7ff ff77 	bl	8005f88 <std>
 800609a:	2201      	movs	r2, #1
 800609c:	2109      	movs	r1, #9
 800609e:	68a0      	ldr	r0, [r4, #8]
 80060a0:	f7ff ff72 	bl	8005f88 <std>
 80060a4:	2202      	movs	r2, #2
 80060a6:	2112      	movs	r1, #18
 80060a8:	68e0      	ldr	r0, [r4, #12]
 80060aa:	f7ff ff6d 	bl	8005f88 <std>
 80060ae:	2301      	movs	r3, #1
 80060b0:	61a3      	str	r3, [r4, #24]
 80060b2:	e7d2      	b.n	800605a <__sinit+0xe>
 80060b4:	080066fc 	.word	0x080066fc
 80060b8:	08005fd1 	.word	0x08005fd1

080060bc <__sfp>:
 80060bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060be:	0007      	movs	r7, r0
 80060c0:	f7ff ffa4 	bl	800600c <__sfp_lock_acquire>
 80060c4:	4b1f      	ldr	r3, [pc, #124]	; (8006144 <__sfp+0x88>)
 80060c6:	681e      	ldr	r6, [r3, #0]
 80060c8:	69b3      	ldr	r3, [r6, #24]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d102      	bne.n	80060d4 <__sfp+0x18>
 80060ce:	0030      	movs	r0, r6
 80060d0:	f7ff ffbc 	bl	800604c <__sinit>
 80060d4:	3648      	adds	r6, #72	; 0x48
 80060d6:	68b4      	ldr	r4, [r6, #8]
 80060d8:	6873      	ldr	r3, [r6, #4]
 80060da:	3b01      	subs	r3, #1
 80060dc:	d504      	bpl.n	80060e8 <__sfp+0x2c>
 80060de:	6833      	ldr	r3, [r6, #0]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d022      	beq.n	800612a <__sfp+0x6e>
 80060e4:	6836      	ldr	r6, [r6, #0]
 80060e6:	e7f6      	b.n	80060d6 <__sfp+0x1a>
 80060e8:	220c      	movs	r2, #12
 80060ea:	5ea5      	ldrsh	r5, [r4, r2]
 80060ec:	2d00      	cmp	r5, #0
 80060ee:	d11a      	bne.n	8006126 <__sfp+0x6a>
 80060f0:	0020      	movs	r0, r4
 80060f2:	4b15      	ldr	r3, [pc, #84]	; (8006148 <__sfp+0x8c>)
 80060f4:	3058      	adds	r0, #88	; 0x58
 80060f6:	60e3      	str	r3, [r4, #12]
 80060f8:	6665      	str	r5, [r4, #100]	; 0x64
 80060fa:	f000 f847 	bl	800618c <__retarget_lock_init_recursive>
 80060fe:	f7ff ff8d 	bl	800601c <__sfp_lock_release>
 8006102:	0020      	movs	r0, r4
 8006104:	2208      	movs	r2, #8
 8006106:	0029      	movs	r1, r5
 8006108:	6025      	str	r5, [r4, #0]
 800610a:	60a5      	str	r5, [r4, #8]
 800610c:	6065      	str	r5, [r4, #4]
 800610e:	6125      	str	r5, [r4, #16]
 8006110:	6165      	str	r5, [r4, #20]
 8006112:	61a5      	str	r5, [r4, #24]
 8006114:	305c      	adds	r0, #92	; 0x5c
 8006116:	f7fe fed7 	bl	8004ec8 <memset>
 800611a:	6365      	str	r5, [r4, #52]	; 0x34
 800611c:	63a5      	str	r5, [r4, #56]	; 0x38
 800611e:	64a5      	str	r5, [r4, #72]	; 0x48
 8006120:	64e5      	str	r5, [r4, #76]	; 0x4c
 8006122:	0020      	movs	r0, r4
 8006124:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006126:	3468      	adds	r4, #104	; 0x68
 8006128:	e7d7      	b.n	80060da <__sfp+0x1e>
 800612a:	2104      	movs	r1, #4
 800612c:	0038      	movs	r0, r7
 800612e:	f7ff ff57 	bl	8005fe0 <__sfmoreglue>
 8006132:	1e04      	subs	r4, r0, #0
 8006134:	6030      	str	r0, [r6, #0]
 8006136:	d1d5      	bne.n	80060e4 <__sfp+0x28>
 8006138:	f7ff ff70 	bl	800601c <__sfp_lock_release>
 800613c:	230c      	movs	r3, #12
 800613e:	603b      	str	r3, [r7, #0]
 8006140:	e7ef      	b.n	8006122 <__sfp+0x66>
 8006142:	46c0      	nop			; (mov r8, r8)
 8006144:	080066fc 	.word	0x080066fc
 8006148:	ffff0001 	.word	0xffff0001

0800614c <_fwalk_reent>:
 800614c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800614e:	0004      	movs	r4, r0
 8006150:	0006      	movs	r6, r0
 8006152:	2700      	movs	r7, #0
 8006154:	9101      	str	r1, [sp, #4]
 8006156:	3448      	adds	r4, #72	; 0x48
 8006158:	6863      	ldr	r3, [r4, #4]
 800615a:	68a5      	ldr	r5, [r4, #8]
 800615c:	9300      	str	r3, [sp, #0]
 800615e:	9b00      	ldr	r3, [sp, #0]
 8006160:	3b01      	subs	r3, #1
 8006162:	9300      	str	r3, [sp, #0]
 8006164:	d504      	bpl.n	8006170 <_fwalk_reent+0x24>
 8006166:	6824      	ldr	r4, [r4, #0]
 8006168:	2c00      	cmp	r4, #0
 800616a:	d1f5      	bne.n	8006158 <_fwalk_reent+0xc>
 800616c:	0038      	movs	r0, r7
 800616e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006170:	89ab      	ldrh	r3, [r5, #12]
 8006172:	2b01      	cmp	r3, #1
 8006174:	d908      	bls.n	8006188 <_fwalk_reent+0x3c>
 8006176:	220e      	movs	r2, #14
 8006178:	5eab      	ldrsh	r3, [r5, r2]
 800617a:	3301      	adds	r3, #1
 800617c:	d004      	beq.n	8006188 <_fwalk_reent+0x3c>
 800617e:	0029      	movs	r1, r5
 8006180:	0030      	movs	r0, r6
 8006182:	9b01      	ldr	r3, [sp, #4]
 8006184:	4798      	blx	r3
 8006186:	4307      	orrs	r7, r0
 8006188:	3568      	adds	r5, #104	; 0x68
 800618a:	e7e8      	b.n	800615e <_fwalk_reent+0x12>

0800618c <__retarget_lock_init_recursive>:
 800618c:	4770      	bx	lr

0800618e <__retarget_lock_acquire_recursive>:
 800618e:	4770      	bx	lr

08006190 <__retarget_lock_release_recursive>:
 8006190:	4770      	bx	lr
	...

08006194 <__swhatbuf_r>:
 8006194:	b570      	push	{r4, r5, r6, lr}
 8006196:	000e      	movs	r6, r1
 8006198:	001d      	movs	r5, r3
 800619a:	230e      	movs	r3, #14
 800619c:	5ec9      	ldrsh	r1, [r1, r3]
 800619e:	0014      	movs	r4, r2
 80061a0:	b096      	sub	sp, #88	; 0x58
 80061a2:	2900      	cmp	r1, #0
 80061a4:	da08      	bge.n	80061b8 <__swhatbuf_r+0x24>
 80061a6:	220c      	movs	r2, #12
 80061a8:	5eb3      	ldrsh	r3, [r6, r2]
 80061aa:	2200      	movs	r2, #0
 80061ac:	602a      	str	r2, [r5, #0]
 80061ae:	061b      	lsls	r3, r3, #24
 80061b0:	d411      	bmi.n	80061d6 <__swhatbuf_r+0x42>
 80061b2:	2380      	movs	r3, #128	; 0x80
 80061b4:	00db      	lsls	r3, r3, #3
 80061b6:	e00f      	b.n	80061d8 <__swhatbuf_r+0x44>
 80061b8:	466a      	mov	r2, sp
 80061ba:	f000 f969 	bl	8006490 <_fstat_r>
 80061be:	2800      	cmp	r0, #0
 80061c0:	dbf1      	blt.n	80061a6 <__swhatbuf_r+0x12>
 80061c2:	23f0      	movs	r3, #240	; 0xf0
 80061c4:	9901      	ldr	r1, [sp, #4]
 80061c6:	021b      	lsls	r3, r3, #8
 80061c8:	4019      	ands	r1, r3
 80061ca:	4b05      	ldr	r3, [pc, #20]	; (80061e0 <__swhatbuf_r+0x4c>)
 80061cc:	18c9      	adds	r1, r1, r3
 80061ce:	424b      	negs	r3, r1
 80061d0:	4159      	adcs	r1, r3
 80061d2:	6029      	str	r1, [r5, #0]
 80061d4:	e7ed      	b.n	80061b2 <__swhatbuf_r+0x1e>
 80061d6:	2340      	movs	r3, #64	; 0x40
 80061d8:	2000      	movs	r0, #0
 80061da:	6023      	str	r3, [r4, #0]
 80061dc:	b016      	add	sp, #88	; 0x58
 80061de:	bd70      	pop	{r4, r5, r6, pc}
 80061e0:	ffffe000 	.word	0xffffe000

080061e4 <__smakebuf_r>:
 80061e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80061e6:	2602      	movs	r6, #2
 80061e8:	898b      	ldrh	r3, [r1, #12]
 80061ea:	0005      	movs	r5, r0
 80061ec:	000c      	movs	r4, r1
 80061ee:	4233      	tst	r3, r6
 80061f0:	d006      	beq.n	8006200 <__smakebuf_r+0x1c>
 80061f2:	0023      	movs	r3, r4
 80061f4:	3347      	adds	r3, #71	; 0x47
 80061f6:	6023      	str	r3, [r4, #0]
 80061f8:	6123      	str	r3, [r4, #16]
 80061fa:	2301      	movs	r3, #1
 80061fc:	6163      	str	r3, [r4, #20]
 80061fe:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8006200:	466a      	mov	r2, sp
 8006202:	ab01      	add	r3, sp, #4
 8006204:	f7ff ffc6 	bl	8006194 <__swhatbuf_r>
 8006208:	9900      	ldr	r1, [sp, #0]
 800620a:	0007      	movs	r7, r0
 800620c:	0028      	movs	r0, r5
 800620e:	f7fe fecf 	bl	8004fb0 <_malloc_r>
 8006212:	2800      	cmp	r0, #0
 8006214:	d108      	bne.n	8006228 <__smakebuf_r+0x44>
 8006216:	220c      	movs	r2, #12
 8006218:	5ea3      	ldrsh	r3, [r4, r2]
 800621a:	059a      	lsls	r2, r3, #22
 800621c:	d4ef      	bmi.n	80061fe <__smakebuf_r+0x1a>
 800621e:	2203      	movs	r2, #3
 8006220:	4393      	bics	r3, r2
 8006222:	431e      	orrs	r6, r3
 8006224:	81a6      	strh	r6, [r4, #12]
 8006226:	e7e4      	b.n	80061f2 <__smakebuf_r+0xe>
 8006228:	4b0f      	ldr	r3, [pc, #60]	; (8006268 <__smakebuf_r+0x84>)
 800622a:	62ab      	str	r3, [r5, #40]	; 0x28
 800622c:	2380      	movs	r3, #128	; 0x80
 800622e:	89a2      	ldrh	r2, [r4, #12]
 8006230:	6020      	str	r0, [r4, #0]
 8006232:	4313      	orrs	r3, r2
 8006234:	81a3      	strh	r3, [r4, #12]
 8006236:	9b00      	ldr	r3, [sp, #0]
 8006238:	6120      	str	r0, [r4, #16]
 800623a:	6163      	str	r3, [r4, #20]
 800623c:	9b01      	ldr	r3, [sp, #4]
 800623e:	2b00      	cmp	r3, #0
 8006240:	d00d      	beq.n	800625e <__smakebuf_r+0x7a>
 8006242:	0028      	movs	r0, r5
 8006244:	230e      	movs	r3, #14
 8006246:	5ee1      	ldrsh	r1, [r4, r3]
 8006248:	f000 f934 	bl	80064b4 <_isatty_r>
 800624c:	2800      	cmp	r0, #0
 800624e:	d006      	beq.n	800625e <__smakebuf_r+0x7a>
 8006250:	2203      	movs	r2, #3
 8006252:	89a3      	ldrh	r3, [r4, #12]
 8006254:	4393      	bics	r3, r2
 8006256:	001a      	movs	r2, r3
 8006258:	2301      	movs	r3, #1
 800625a:	4313      	orrs	r3, r2
 800625c:	81a3      	strh	r3, [r4, #12]
 800625e:	89a0      	ldrh	r0, [r4, #12]
 8006260:	4307      	orrs	r7, r0
 8006262:	81a7      	strh	r7, [r4, #12]
 8006264:	e7cb      	b.n	80061fe <__smakebuf_r+0x1a>
 8006266:	46c0      	nop			; (mov r8, r8)
 8006268:	08005fd1 	.word	0x08005fd1

0800626c <memchr>:
 800626c:	b2c9      	uxtb	r1, r1
 800626e:	1882      	adds	r2, r0, r2
 8006270:	4290      	cmp	r0, r2
 8006272:	d101      	bne.n	8006278 <memchr+0xc>
 8006274:	2000      	movs	r0, #0
 8006276:	4770      	bx	lr
 8006278:	7803      	ldrb	r3, [r0, #0]
 800627a:	428b      	cmp	r3, r1
 800627c:	d0fb      	beq.n	8006276 <memchr+0xa>
 800627e:	3001      	adds	r0, #1
 8006280:	e7f6      	b.n	8006270 <memchr+0x4>

08006282 <memcpy>:
 8006282:	2300      	movs	r3, #0
 8006284:	b510      	push	{r4, lr}
 8006286:	429a      	cmp	r2, r3
 8006288:	d100      	bne.n	800628c <memcpy+0xa>
 800628a:	bd10      	pop	{r4, pc}
 800628c:	5ccc      	ldrb	r4, [r1, r3]
 800628e:	54c4      	strb	r4, [r0, r3]
 8006290:	3301      	adds	r3, #1
 8006292:	e7f8      	b.n	8006286 <memcpy+0x4>

08006294 <memmove>:
 8006294:	b510      	push	{r4, lr}
 8006296:	4288      	cmp	r0, r1
 8006298:	d902      	bls.n	80062a0 <memmove+0xc>
 800629a:	188b      	adds	r3, r1, r2
 800629c:	4298      	cmp	r0, r3
 800629e:	d303      	bcc.n	80062a8 <memmove+0x14>
 80062a0:	2300      	movs	r3, #0
 80062a2:	e007      	b.n	80062b4 <memmove+0x20>
 80062a4:	5c8b      	ldrb	r3, [r1, r2]
 80062a6:	5483      	strb	r3, [r0, r2]
 80062a8:	3a01      	subs	r2, #1
 80062aa:	d2fb      	bcs.n	80062a4 <memmove+0x10>
 80062ac:	bd10      	pop	{r4, pc}
 80062ae:	5ccc      	ldrb	r4, [r1, r3]
 80062b0:	54c4      	strb	r4, [r0, r3]
 80062b2:	3301      	adds	r3, #1
 80062b4:	429a      	cmp	r2, r3
 80062b6:	d1fa      	bne.n	80062ae <memmove+0x1a>
 80062b8:	e7f8      	b.n	80062ac <memmove+0x18>

080062ba <_realloc_r>:
 80062ba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80062bc:	0007      	movs	r7, r0
 80062be:	000e      	movs	r6, r1
 80062c0:	0014      	movs	r4, r2
 80062c2:	2900      	cmp	r1, #0
 80062c4:	d105      	bne.n	80062d2 <_realloc_r+0x18>
 80062c6:	0011      	movs	r1, r2
 80062c8:	f7fe fe72 	bl	8004fb0 <_malloc_r>
 80062cc:	0005      	movs	r5, r0
 80062ce:	0028      	movs	r0, r5
 80062d0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80062d2:	2a00      	cmp	r2, #0
 80062d4:	d103      	bne.n	80062de <_realloc_r+0x24>
 80062d6:	f7fe fdff 	bl	8004ed8 <_free_r>
 80062da:	0025      	movs	r5, r4
 80062dc:	e7f7      	b.n	80062ce <_realloc_r+0x14>
 80062de:	f000 f90f 	bl	8006500 <_malloc_usable_size_r>
 80062e2:	9001      	str	r0, [sp, #4]
 80062e4:	4284      	cmp	r4, r0
 80062e6:	d803      	bhi.n	80062f0 <_realloc_r+0x36>
 80062e8:	0035      	movs	r5, r6
 80062ea:	0843      	lsrs	r3, r0, #1
 80062ec:	42a3      	cmp	r3, r4
 80062ee:	d3ee      	bcc.n	80062ce <_realloc_r+0x14>
 80062f0:	0021      	movs	r1, r4
 80062f2:	0038      	movs	r0, r7
 80062f4:	f7fe fe5c 	bl	8004fb0 <_malloc_r>
 80062f8:	1e05      	subs	r5, r0, #0
 80062fa:	d0e8      	beq.n	80062ce <_realloc_r+0x14>
 80062fc:	9b01      	ldr	r3, [sp, #4]
 80062fe:	0022      	movs	r2, r4
 8006300:	429c      	cmp	r4, r3
 8006302:	d900      	bls.n	8006306 <_realloc_r+0x4c>
 8006304:	001a      	movs	r2, r3
 8006306:	0031      	movs	r1, r6
 8006308:	0028      	movs	r0, r5
 800630a:	f7ff ffba 	bl	8006282 <memcpy>
 800630e:	0031      	movs	r1, r6
 8006310:	0038      	movs	r0, r7
 8006312:	f7fe fde1 	bl	8004ed8 <_free_r>
 8006316:	e7da      	b.n	80062ce <_realloc_r+0x14>

08006318 <_raise_r>:
 8006318:	b570      	push	{r4, r5, r6, lr}
 800631a:	0004      	movs	r4, r0
 800631c:	000d      	movs	r5, r1
 800631e:	291f      	cmp	r1, #31
 8006320:	d904      	bls.n	800632c <_raise_r+0x14>
 8006322:	2316      	movs	r3, #22
 8006324:	6003      	str	r3, [r0, #0]
 8006326:	2001      	movs	r0, #1
 8006328:	4240      	negs	r0, r0
 800632a:	bd70      	pop	{r4, r5, r6, pc}
 800632c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800632e:	2b00      	cmp	r3, #0
 8006330:	d004      	beq.n	800633c <_raise_r+0x24>
 8006332:	008a      	lsls	r2, r1, #2
 8006334:	189b      	adds	r3, r3, r2
 8006336:	681a      	ldr	r2, [r3, #0]
 8006338:	2a00      	cmp	r2, #0
 800633a:	d108      	bne.n	800634e <_raise_r+0x36>
 800633c:	0020      	movs	r0, r4
 800633e:	f000 f831 	bl	80063a4 <_getpid_r>
 8006342:	002a      	movs	r2, r5
 8006344:	0001      	movs	r1, r0
 8006346:	0020      	movs	r0, r4
 8006348:	f000 f81a 	bl	8006380 <_kill_r>
 800634c:	e7ed      	b.n	800632a <_raise_r+0x12>
 800634e:	2000      	movs	r0, #0
 8006350:	2a01      	cmp	r2, #1
 8006352:	d0ea      	beq.n	800632a <_raise_r+0x12>
 8006354:	1c51      	adds	r1, r2, #1
 8006356:	d103      	bne.n	8006360 <_raise_r+0x48>
 8006358:	2316      	movs	r3, #22
 800635a:	3001      	adds	r0, #1
 800635c:	6023      	str	r3, [r4, #0]
 800635e:	e7e4      	b.n	800632a <_raise_r+0x12>
 8006360:	2400      	movs	r4, #0
 8006362:	0028      	movs	r0, r5
 8006364:	601c      	str	r4, [r3, #0]
 8006366:	4790      	blx	r2
 8006368:	0020      	movs	r0, r4
 800636a:	e7de      	b.n	800632a <_raise_r+0x12>

0800636c <raise>:
 800636c:	b510      	push	{r4, lr}
 800636e:	4b03      	ldr	r3, [pc, #12]	; (800637c <raise+0x10>)
 8006370:	0001      	movs	r1, r0
 8006372:	6818      	ldr	r0, [r3, #0]
 8006374:	f7ff ffd0 	bl	8006318 <_raise_r>
 8006378:	bd10      	pop	{r4, pc}
 800637a:	46c0      	nop			; (mov r8, r8)
 800637c:	20000070 	.word	0x20000070

08006380 <_kill_r>:
 8006380:	2300      	movs	r3, #0
 8006382:	b570      	push	{r4, r5, r6, lr}
 8006384:	4d06      	ldr	r5, [pc, #24]	; (80063a0 <_kill_r+0x20>)
 8006386:	0004      	movs	r4, r0
 8006388:	0008      	movs	r0, r1
 800638a:	0011      	movs	r1, r2
 800638c:	602b      	str	r3, [r5, #0]
 800638e:	f7fa fe7d 	bl	800108c <_kill>
 8006392:	1c43      	adds	r3, r0, #1
 8006394:	d103      	bne.n	800639e <_kill_r+0x1e>
 8006396:	682b      	ldr	r3, [r5, #0]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d000      	beq.n	800639e <_kill_r+0x1e>
 800639c:	6023      	str	r3, [r4, #0]
 800639e:	bd70      	pop	{r4, r5, r6, pc}
 80063a0:	200003cc 	.word	0x200003cc

080063a4 <_getpid_r>:
 80063a4:	b510      	push	{r4, lr}
 80063a6:	f7fa fe6b 	bl	8001080 <_getpid>
 80063aa:	bd10      	pop	{r4, pc}

080063ac <__sread>:
 80063ac:	b570      	push	{r4, r5, r6, lr}
 80063ae:	000c      	movs	r4, r1
 80063b0:	250e      	movs	r5, #14
 80063b2:	5f49      	ldrsh	r1, [r1, r5]
 80063b4:	f000 f8ac 	bl	8006510 <_read_r>
 80063b8:	2800      	cmp	r0, #0
 80063ba:	db03      	blt.n	80063c4 <__sread+0x18>
 80063bc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80063be:	181b      	adds	r3, r3, r0
 80063c0:	6563      	str	r3, [r4, #84]	; 0x54
 80063c2:	bd70      	pop	{r4, r5, r6, pc}
 80063c4:	89a3      	ldrh	r3, [r4, #12]
 80063c6:	4a02      	ldr	r2, [pc, #8]	; (80063d0 <__sread+0x24>)
 80063c8:	4013      	ands	r3, r2
 80063ca:	81a3      	strh	r3, [r4, #12]
 80063cc:	e7f9      	b.n	80063c2 <__sread+0x16>
 80063ce:	46c0      	nop			; (mov r8, r8)
 80063d0:	ffffefff 	.word	0xffffefff

080063d4 <__swrite>:
 80063d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063d6:	001f      	movs	r7, r3
 80063d8:	898b      	ldrh	r3, [r1, #12]
 80063da:	0005      	movs	r5, r0
 80063dc:	000c      	movs	r4, r1
 80063de:	0016      	movs	r6, r2
 80063e0:	05db      	lsls	r3, r3, #23
 80063e2:	d505      	bpl.n	80063f0 <__swrite+0x1c>
 80063e4:	230e      	movs	r3, #14
 80063e6:	5ec9      	ldrsh	r1, [r1, r3]
 80063e8:	2200      	movs	r2, #0
 80063ea:	2302      	movs	r3, #2
 80063ec:	f000 f874 	bl	80064d8 <_lseek_r>
 80063f0:	89a3      	ldrh	r3, [r4, #12]
 80063f2:	4a05      	ldr	r2, [pc, #20]	; (8006408 <__swrite+0x34>)
 80063f4:	0028      	movs	r0, r5
 80063f6:	4013      	ands	r3, r2
 80063f8:	81a3      	strh	r3, [r4, #12]
 80063fa:	0032      	movs	r2, r6
 80063fc:	230e      	movs	r3, #14
 80063fe:	5ee1      	ldrsh	r1, [r4, r3]
 8006400:	003b      	movs	r3, r7
 8006402:	f000 f81f 	bl	8006444 <_write_r>
 8006406:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006408:	ffffefff 	.word	0xffffefff

0800640c <__sseek>:
 800640c:	b570      	push	{r4, r5, r6, lr}
 800640e:	000c      	movs	r4, r1
 8006410:	250e      	movs	r5, #14
 8006412:	5f49      	ldrsh	r1, [r1, r5]
 8006414:	f000 f860 	bl	80064d8 <_lseek_r>
 8006418:	89a3      	ldrh	r3, [r4, #12]
 800641a:	1c42      	adds	r2, r0, #1
 800641c:	d103      	bne.n	8006426 <__sseek+0x1a>
 800641e:	4a05      	ldr	r2, [pc, #20]	; (8006434 <__sseek+0x28>)
 8006420:	4013      	ands	r3, r2
 8006422:	81a3      	strh	r3, [r4, #12]
 8006424:	bd70      	pop	{r4, r5, r6, pc}
 8006426:	2280      	movs	r2, #128	; 0x80
 8006428:	0152      	lsls	r2, r2, #5
 800642a:	4313      	orrs	r3, r2
 800642c:	81a3      	strh	r3, [r4, #12]
 800642e:	6560      	str	r0, [r4, #84]	; 0x54
 8006430:	e7f8      	b.n	8006424 <__sseek+0x18>
 8006432:	46c0      	nop			; (mov r8, r8)
 8006434:	ffffefff 	.word	0xffffefff

08006438 <__sclose>:
 8006438:	b510      	push	{r4, lr}
 800643a:	230e      	movs	r3, #14
 800643c:	5ec9      	ldrsh	r1, [r1, r3]
 800643e:	f000 f815 	bl	800646c <_close_r>
 8006442:	bd10      	pop	{r4, pc}

08006444 <_write_r>:
 8006444:	b570      	push	{r4, r5, r6, lr}
 8006446:	0004      	movs	r4, r0
 8006448:	0008      	movs	r0, r1
 800644a:	0011      	movs	r1, r2
 800644c:	001a      	movs	r2, r3
 800644e:	2300      	movs	r3, #0
 8006450:	4d05      	ldr	r5, [pc, #20]	; (8006468 <_write_r+0x24>)
 8006452:	602b      	str	r3, [r5, #0]
 8006454:	f7fa fe53 	bl	80010fe <_write>
 8006458:	1c43      	adds	r3, r0, #1
 800645a:	d103      	bne.n	8006464 <_write_r+0x20>
 800645c:	682b      	ldr	r3, [r5, #0]
 800645e:	2b00      	cmp	r3, #0
 8006460:	d000      	beq.n	8006464 <_write_r+0x20>
 8006462:	6023      	str	r3, [r4, #0]
 8006464:	bd70      	pop	{r4, r5, r6, pc}
 8006466:	46c0      	nop			; (mov r8, r8)
 8006468:	200003cc 	.word	0x200003cc

0800646c <_close_r>:
 800646c:	2300      	movs	r3, #0
 800646e:	b570      	push	{r4, r5, r6, lr}
 8006470:	4d06      	ldr	r5, [pc, #24]	; (800648c <_close_r+0x20>)
 8006472:	0004      	movs	r4, r0
 8006474:	0008      	movs	r0, r1
 8006476:	602b      	str	r3, [r5, #0]
 8006478:	f7fa fe5d 	bl	8001136 <_close>
 800647c:	1c43      	adds	r3, r0, #1
 800647e:	d103      	bne.n	8006488 <_close_r+0x1c>
 8006480:	682b      	ldr	r3, [r5, #0]
 8006482:	2b00      	cmp	r3, #0
 8006484:	d000      	beq.n	8006488 <_close_r+0x1c>
 8006486:	6023      	str	r3, [r4, #0]
 8006488:	bd70      	pop	{r4, r5, r6, pc}
 800648a:	46c0      	nop			; (mov r8, r8)
 800648c:	200003cc 	.word	0x200003cc

08006490 <_fstat_r>:
 8006490:	2300      	movs	r3, #0
 8006492:	b570      	push	{r4, r5, r6, lr}
 8006494:	4d06      	ldr	r5, [pc, #24]	; (80064b0 <_fstat_r+0x20>)
 8006496:	0004      	movs	r4, r0
 8006498:	0008      	movs	r0, r1
 800649a:	0011      	movs	r1, r2
 800649c:	602b      	str	r3, [r5, #0]
 800649e:	f7fa fe54 	bl	800114a <_fstat>
 80064a2:	1c43      	adds	r3, r0, #1
 80064a4:	d103      	bne.n	80064ae <_fstat_r+0x1e>
 80064a6:	682b      	ldr	r3, [r5, #0]
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d000      	beq.n	80064ae <_fstat_r+0x1e>
 80064ac:	6023      	str	r3, [r4, #0]
 80064ae:	bd70      	pop	{r4, r5, r6, pc}
 80064b0:	200003cc 	.word	0x200003cc

080064b4 <_isatty_r>:
 80064b4:	2300      	movs	r3, #0
 80064b6:	b570      	push	{r4, r5, r6, lr}
 80064b8:	4d06      	ldr	r5, [pc, #24]	; (80064d4 <_isatty_r+0x20>)
 80064ba:	0004      	movs	r4, r0
 80064bc:	0008      	movs	r0, r1
 80064be:	602b      	str	r3, [r5, #0]
 80064c0:	f7fa fe51 	bl	8001166 <_isatty>
 80064c4:	1c43      	adds	r3, r0, #1
 80064c6:	d103      	bne.n	80064d0 <_isatty_r+0x1c>
 80064c8:	682b      	ldr	r3, [r5, #0]
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d000      	beq.n	80064d0 <_isatty_r+0x1c>
 80064ce:	6023      	str	r3, [r4, #0]
 80064d0:	bd70      	pop	{r4, r5, r6, pc}
 80064d2:	46c0      	nop			; (mov r8, r8)
 80064d4:	200003cc 	.word	0x200003cc

080064d8 <_lseek_r>:
 80064d8:	b570      	push	{r4, r5, r6, lr}
 80064da:	0004      	movs	r4, r0
 80064dc:	0008      	movs	r0, r1
 80064de:	0011      	movs	r1, r2
 80064e0:	001a      	movs	r2, r3
 80064e2:	2300      	movs	r3, #0
 80064e4:	4d05      	ldr	r5, [pc, #20]	; (80064fc <_lseek_r+0x24>)
 80064e6:	602b      	str	r3, [r5, #0]
 80064e8:	f7fa fe46 	bl	8001178 <_lseek>
 80064ec:	1c43      	adds	r3, r0, #1
 80064ee:	d103      	bne.n	80064f8 <_lseek_r+0x20>
 80064f0:	682b      	ldr	r3, [r5, #0]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d000      	beq.n	80064f8 <_lseek_r+0x20>
 80064f6:	6023      	str	r3, [r4, #0]
 80064f8:	bd70      	pop	{r4, r5, r6, pc}
 80064fa:	46c0      	nop			; (mov r8, r8)
 80064fc:	200003cc 	.word	0x200003cc

08006500 <_malloc_usable_size_r>:
 8006500:	1f0b      	subs	r3, r1, #4
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	1f18      	subs	r0, r3, #4
 8006506:	2b00      	cmp	r3, #0
 8006508:	da01      	bge.n	800650e <_malloc_usable_size_r+0xe>
 800650a:	580b      	ldr	r3, [r1, r0]
 800650c:	18c0      	adds	r0, r0, r3
 800650e:	4770      	bx	lr

08006510 <_read_r>:
 8006510:	b570      	push	{r4, r5, r6, lr}
 8006512:	0004      	movs	r4, r0
 8006514:	0008      	movs	r0, r1
 8006516:	0011      	movs	r1, r2
 8006518:	001a      	movs	r2, r3
 800651a:	2300      	movs	r3, #0
 800651c:	4d05      	ldr	r5, [pc, #20]	; (8006534 <_read_r+0x24>)
 800651e:	602b      	str	r3, [r5, #0]
 8006520:	f7fa fdd0 	bl	80010c4 <_read>
 8006524:	1c43      	adds	r3, r0, #1
 8006526:	d103      	bne.n	8006530 <_read_r+0x20>
 8006528:	682b      	ldr	r3, [r5, #0]
 800652a:	2b00      	cmp	r3, #0
 800652c:	d000      	beq.n	8006530 <_read_r+0x20>
 800652e:	6023      	str	r3, [r4, #0]
 8006530:	bd70      	pop	{r4, r5, r6, pc}
 8006532:	46c0      	nop			; (mov r8, r8)
 8006534:	200003cc 	.word	0x200003cc

08006538 <_init>:
 8006538:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800653a:	46c0      	nop			; (mov r8, r8)
 800653c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800653e:	bc08      	pop	{r3}
 8006540:	469e      	mov	lr, r3
 8006542:	4770      	bx	lr

08006544 <_fini>:
 8006544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006546:	46c0      	nop			; (mov r8, r8)
 8006548:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800654a:	bc08      	pop	{r3}
 800654c:	469e      	mov	lr, r3
 800654e:	4770      	bx	lr
