// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
// Date        : Sat Mar 26 22:13:31 2022
// Host        : DESKTOP-JELOSF8 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Zynq_RealFFT_hls_xfft2real_0_0_sim_netlist.v
// Design      : Zynq_RealFFT_hls_xfft2real_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "Zynq_RealFFT_hls_xfft2real_0_0,hls_xfft2real,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "hls_xfft2real,Vivado 2021.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (ap_local_block,
    ap_local_deadlock,
    ap_clk,
    ap_rst_n,
    ap_start,
    ap_done,
    ap_ready,
    ap_idle,
    din_TVALID,
    din_TREADY,
    din_TDATA,
    dout_TVALID,
    dout_TREADY,
    dout_TDATA);
  output ap_local_block;
  output ap_local_deadlock;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF din:dout, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN Zynq_RealFFT_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl start" *) input ap_start;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl done" *) output ap_done;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl ready" *) output ap_ready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl idle" *) output ap_idle;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 din TVALID" *) input din_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 din TREADY" *) output din_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 din TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME din, TDATA_NUM_BYTES 6, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN Zynq_RealFFT_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [47:0]din_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dout TVALID" *) output dout_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dout TREADY" *) input dout_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dout TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME dout, TDATA_NUM_BYTES 6, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN Zynq_RealFFT_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) output [47:0]dout_TDATA;

  wire \<const0> ;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_start;
  wire [47:0]din_TDATA;
  wire din_TREADY;
  wire din_TVALID;
  wire [32:0]\^dout_TDATA ;
  wire dout_TREADY;
  wire dout_TVALID;
  wire NLW_inst_ap_local_block_UNCONNECTED;
  wire NLW_inst_ap_local_deadlock_UNCONNECTED;
  wire [47:33]NLW_inst_dout_TDATA_UNCONNECTED;

  assign ap_local_block = \<const0> ;
  assign ap_local_deadlock = \<const0> ;
  assign dout_TDATA[47] = \<const0> ;
  assign dout_TDATA[46] = \<const0> ;
  assign dout_TDATA[45] = \<const0> ;
  assign dout_TDATA[44] = \<const0> ;
  assign dout_TDATA[43] = \<const0> ;
  assign dout_TDATA[42] = \<const0> ;
  assign dout_TDATA[41] = \<const0> ;
  assign dout_TDATA[40] = \<const0> ;
  assign dout_TDATA[39] = \<const0> ;
  assign dout_TDATA[38] = \<const0> ;
  assign dout_TDATA[37] = \<const0> ;
  assign dout_TDATA[36] = \<const0> ;
  assign dout_TDATA[35] = \<const0> ;
  assign dout_TDATA[34] = \<const0> ;
  assign dout_TDATA[33] = \<const0> ;
  assign dout_TDATA[32:0] = \^dout_TDATA [32:0];
  GND GND
       (.G(\<const0> ));
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real inst
       (.ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_idle(ap_idle),
        .ap_local_block(NLW_inst_ap_local_block_UNCONNECTED),
        .ap_local_deadlock(NLW_inst_ap_local_deadlock_UNCONNECTED),
        .ap_ready(ap_ready),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .din_TDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din_TDATA[31:0]}),
        .din_TREADY(din_TREADY),
        .din_TVALID(din_TVALID),
        .dout_TDATA({NLW_inst_dout_TDATA_UNCONNECTED[47:33],\^dout_TDATA }),
        .dout_TREADY(dout_TREADY),
        .dout_TVALID(dout_TVALID));
endmodule

(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real
   (ap_local_block,
    ap_local_deadlock,
    ap_clk,
    ap_rst_n,
    din_TDATA,
    dout_TDATA,
    ap_start,
    din_TVALID,
    din_TREADY,
    dout_TVALID,
    dout_TREADY,
    ap_done,
    ap_ready,
    ap_idle);
  output ap_local_block;
  output ap_local_deadlock;
  input ap_clk;
  input ap_rst_n;
  input [47:0]din_TDATA;
  output [47:0]dout_TDATA;
  input ap_start;
  input din_TVALID;
  output din_TREADY;
  output dout_TVALID;
  input dout_TREADY;
  output ap_done;
  output ap_ready;
  output ap_idle;

  wire \<const0> ;
  wire Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_done;
  wire Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_ready;
  wire Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_n_244;
  wire Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_n_245;
  wire Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_n_370;
  wire Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_n_371;
  wire Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_n_372;
  wire Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_n_373;
  wire [6:3]Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_address0;
  wire Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_ce0;
  wire [14:8]Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d0;
  wire [13:6]Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d1;
  wire [11:11]Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d0;
  wire [11:11]Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d1;
  wire Loop_realfft_be_buffer_proc1_U0_ap_done;
  wire [7:0]Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_address0;
  wire Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0;
  wire [15:0]Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_d0;
  wire Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_we0;
  wire Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_we0;
  wire [15:0]Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_real_V_1_d0;
  wire Loop_realfft_be_buffer_proc1_U0_n_232;
  wire Loop_realfft_be_descramble_proc2_U0_ap_done;
  wire Loop_realfft_be_descramble_proc2_U0_ap_ready;
  wire [7:0]Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_1_address0;
  wire Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_1_ce0;
  wire [7:1]Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_address0;
  wire Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_ce0;
  wire [7:0]Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_1_address0;
  wire Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_1_ce0;
  wire [7:1]Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_address0;
  wire Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_ce0;
  wire Loop_realfft_be_descramble_proc2_U0_n_267;
  wire Loop_realfft_be_descramble_proc2_U0_n_268;
  wire Loop_realfft_be_descramble_proc2_U0_n_269;
  wire Loop_realfft_be_descramble_proc2_U0_n_302;
  wire Loop_realfft_be_descramble_proc2_U0_n_303;
  wire Loop_realfft_be_descramble_proc2_U0_n_304;
  wire Loop_realfft_be_descramble_proc2_U0_n_305;
  wire Loop_realfft_be_descramble_proc2_U0_n_306;
  wire Loop_realfft_be_descramble_proc2_U0_n_307;
  wire [7:0]Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_address0;
  wire [15:0]Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_d0;
  wire Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_we0;
  wire [15:0]Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_real_V_d0;
  wire [31:0]Loop_realfft_be_descramble_proc2_U0_real_spectrum_lo_i_din;
  wire Loop_realfft_be_rev_real_hi_proc3_U0_ap_ready;
  wire Loop_realfft_be_rev_real_hi_proc3_U0_n_225;
  wire Loop_realfft_be_rev_real_hi_proc3_U0_n_226;
  wire Loop_realfft_be_rev_real_hi_proc3_U0_n_227;
  wire Loop_realfft_be_rev_real_hi_proc3_U0_n_228;
  wire Loop_realfft_be_rev_real_hi_proc3_U0_n_229;
  wire Loop_realfft_be_rev_real_hi_proc3_U0_n_230;
  wire Loop_realfft_be_rev_real_hi_proc3_U0_n_231;
  wire Loop_realfft_be_rev_real_hi_proc3_U0_n_232;
  wire Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_buf_M_imag_V_ce0;
  wire [31:0]Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_i_din;
  wire Loop_realfft_be_stream_output_proc4_U0_ap_start;
  wire Loop_realfft_be_stream_output_proc4_U0_n_223;
  wire Loop_realfft_be_stream_output_proc4_U0_n_225;
  wire Loop_realfft_be_stream_output_proc4_U0_n_227;
  wire Loop_realfft_be_stream_output_proc4_U0_n_228;
  wire Loop_realfft_be_stream_output_proc4_U0_n_229;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state5;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done;
  wire ap_done_reg;
  wire ap_done_reg_27;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter3;
  wire ap_idle;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_Loop_realfft_be_buffer_proc1_U0_ap_ready;
  wire ap_sync_channel_write_descramble_buf_M_imag_V;
  wire ap_sync_channel_write_descramble_buf_M_imag_V_1;
  wire ap_sync_channel_write_descramble_buf_M_real_V;
  wire ap_sync_channel_write_descramble_buf_M_real_V_1;
  wire ap_sync_reg_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_ready;
  wire ap_sync_reg_Loop_realfft_be_buffer_proc1_U0_ap_ready_reg_n_222;
  wire ap_sync_reg_channel_write_descramble_buf_M_imag_V;
  wire ap_sync_reg_channel_write_descramble_buf_M_imag_V_1;
  wire ap_sync_reg_channel_write_descramble_buf_M_real_V;
  wire ap_sync_reg_channel_write_descramble_buf_M_real_V_1;
  wire ap_sync_reg_channel_write_descramble_buf_M_real_V_1_reg_n_222;
  wire ap_sync_reg_channel_write_real_spectrum_hi_buf_M_imag_V;
  wire ap_sync_reg_channel_write_real_spectrum_hi_buf_M_real_V_reg_n_222;
  wire ap_sync_reg_channel_write_twid_rom_M_imag_V;
  wire ap_sync_reg_channel_write_twid_rom_M_real_V_reg_n_222;
  wire [7:1]\buf_a0[0]_6 ;
  wire [7:1]\buf_a0[0]_8 ;
  wire [7:1]\buf_a0[1]_7 ;
  wire [7:1]\buf_a0[1]_9 ;
  wire [7:1]\buf_a1[0]_3 ;
  wire [7:1]\buf_a1[0]_5 ;
  wire [7:1]\buf_a1[1]_2 ;
  wire [7:1]\buf_a1[1]_4 ;
  wire \buf_ce0[0]_23 ;
  wire \buf_ce0[0]_25 ;
  wire \buf_ce0[1]_24 ;
  wire \buf_ce0[1]_26 ;
  wire [10:0]\buf_d0[0]_1 ;
  wire [14:0]\buf_d0[0]_12 ;
  wire [10:0]\buf_d0[1]_0 ;
  wire [14:0]\buf_d0[1]_13 ;
  wire [14:0]\buf_d1[0]_10 ;
  wire [14:0]\buf_d1[0]_14 ;
  wire [14:0]\buf_d1[1]_11 ;
  wire [14:0]\buf_d1[1]_15 ;
  wire \buf_we1[0]_36 ;
  wire \buf_we1[0]_41 ;
  wire \buf_we1[1]_35 ;
  wire \buf_we1[1]_40 ;
  wire descramble_buf_M_imag_V_1_i_full_n;
  wire descramble_buf_M_imag_V_1_t_empty_n;
  wire descramble_buf_M_imag_V_U_n_241;
  wire descramble_buf_M_imag_V_i_full_n;
  wire descramble_buf_M_imag_V_t_empty_n;
  wire descramble_buf_M_real_V_1_U_n_241;
  wire descramble_buf_M_real_V_1_U_n_242;
  wire descramble_buf_M_real_V_1_i_full_n;
  wire descramble_buf_M_real_V_1_t_empty_n;
  wire descramble_buf_M_real_V_i_full_n;
  wire descramble_buf_M_real_V_t_empty_n;
  wire [47:0]din_TDATA;
  wire din_TREADY;
  wire din_TVALID;
  wire [32:0]\^dout_TDATA ;
  wire dout_TREADY;
  wire dout_TVALID;
  wire dout_val_last_V_fu_104_p2;
  wire \grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/add_ln712_reg_10660 ;
  wire \grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/ap_block_pp0_stage0_subdone ;
  wire \grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/ap_enable_reg_pp0_iter16 ;
  wire \grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/icmp_ln88_fu_215_p2__7 ;
  wire \grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/icmp_ln92_reg_883_pp0_iter12_reg ;
  wire \grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/p_r_M_imag_V_1_reg_10910 ;
  wire \grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/sub_ln712_4_reg_8340 ;
  wire \grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/tmp_2_reg_928 ;
  wire \grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/tmp_reg_953 ;
  wire \grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/trunc_ln1201_1_reg_9930 ;
  wire \grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/trunc_ln1201_4_reg_9630 ;
  wire \grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/trunc_ln1201_s_reg_10100 ;
  wire [15:0]\hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_memcore_U/q1_t0 ;
  wire [15:0]\hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_memcore_U/q1_t0_30 ;
  wire [15:0]\hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_memcore_U/q1_t0_31 ;
  wire [15:0]\hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_memcore_U/q1_t0_32 ;
  wire [15:0]\hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_memcore_U/q1_t0_34 ;
  wire [7:0]i_2_reg_814_pp0_iter3_reg;
  wire iptr;
  wire mOutPtr0__1;
  wire mOutPtr0__13;
  wire mOutPtr0__1_29;
  wire mOutPtr110_out;
  wire mOutPtr110_out_28;
  wire [0:0]memcore_iaddr;
  wire [0:0]memcore_iaddr_33;
  wire p_0_in__0;
  wire p_0_in__0_37;
  wire pop_buf;
  wire pop_buf_18;
  wire pop_buf_19;
  wire pop_buf_20;
  wire pop_buf_21;
  wire pop_buf_22;
  wire push_buf;
  wire push_buf_16;
  wire [15:0]q1_t1;
  wire real_spectrum_hi_buf_M_imag_V_i_full_n;
  wire real_spectrum_hi_buf_M_imag_V_t_empty_n;
  wire real_spectrum_hi_buf_M_real_V_i_full_n;
  wire real_spectrum_hi_buf_M_real_V_t_empty_n;
  wire [31:0]real_spectrum_hi_i_dout;
  wire real_spectrum_hi_i_empty_n;
  wire real_spectrum_hi_i_full_n;
  wire [31:0]real_spectrum_lo_i_dout;
  wire real_spectrum_lo_i_empty_n;
  wire real_spectrum_lo_i_full_n;
  wire reg_q00;
  wire reg_q00_17;
  wire reg_valid0;
  wire reg_valid0_38;
  wire shiftReg_ce;
  wire start_for_Loop_realfft_be_stream_output_proc4_U0_full_n;
  wire start_once_reg;
  wire tptr;
  wire tptr_39;
  wire [15:15]trunc_ln1201_3_reg_978;
  wire twid_rom_M_imag_V_U_n_229;
  wire twid_rom_M_imag_V_U_n_231;
  wire twid_rom_M_imag_V_i_full_n;
  wire [15:0]twid_rom_M_imag_V_q0;
  wire twid_rom_M_imag_V_t_empty_n;
  wire twid_rom_M_real_V_U_n_228;
  wire twid_rom_M_real_V_U_n_230;
  wire twid_rom_M_real_V_U_n_231;
  wire twid_rom_M_real_V_U_n_247;
  wire twid_rom_M_real_V_U_n_248;
  wire twid_rom_M_real_V_i_full_n;
  wire [14:0]twid_rom_M_real_V_q0;
  wire twid_rom_M_real_V_t_empty_n;
  wire [0:0]zext_ln712_reg_839_pp0_iter2_reg_reg;
  wire [0:0]zext_ln712_reg_839_reg;

  assign ap_local_block = \<const0> ;
  assign ap_local_deadlock = \<const0> ;
  assign dout_TDATA[47] = \<const0> ;
  assign dout_TDATA[46] = \<const0> ;
  assign dout_TDATA[45] = \<const0> ;
  assign dout_TDATA[44] = \<const0> ;
  assign dout_TDATA[43] = \<const0> ;
  assign dout_TDATA[42] = \<const0> ;
  assign dout_TDATA[41] = \<const0> ;
  assign dout_TDATA[40] = \<const0> ;
  assign dout_TDATA[39] = \<const0> ;
  assign dout_TDATA[38] = \<const0> ;
  assign dout_TDATA[37] = \<const0> ;
  assign dout_TDATA[36] = \<const0> ;
  assign dout_TDATA[35] = \<const0> ;
  assign dout_TDATA[34] = \<const0> ;
  assign dout_TDATA[33] = \<const0> ;
  assign dout_TDATA[32:0] = \^dout_TDATA [32:0];
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0
       (.ADDRARDADDR({\buf_a0[1]_9 [7],\buf_a0[1]_9 [2:1]}),
        .ADDRBWRADDR({\buf_a1[0]_5 [7],\buf_a1[0]_5 [2:1]}),
        .Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_done(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_done),
        .Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_ce0(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_ce0),
        .Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d0({Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d0[14:11],Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d0[8]}),
        .Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d1({Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d1[13:11],Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d1[6]}),
        .Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d0(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d0),
        .Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d1(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d1),
        .DIADI({\buf_d0[1]_13 [14:12],\buf_d0[1]_13 [10:0]}),
        .DIBDI({\buf_d1[1]_15 [14:12],\buf_d1[1]_15 [10:0]}),
        .Q({Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_ready,ap_CS_fsm_state1}),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[101]_0 ({\buf_d0[0]_1 [10:9],\buf_d0[0]_1 [7:0]}),
        .\ap_CS_fsm_reg[101]_1 ({\buf_d0[1]_0 [10:9],\buf_d0[1]_0 [7:0]}),
        .\ap_CS_fsm_reg[118]_0 (Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_n_371),
        .\ap_CS_fsm_reg[36]_0 (Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_address0),
        .\ap_CS_fsm_reg[88]_0 ({\buf_d1[0]_14 [14:12],\buf_d1[0]_14 [10:0]}),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_n_244),
        .ap_done_reg_reg_1(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_n_245),
        .ap_done_reg_reg_2(twid_rom_M_imag_V_U_n_229),
        .ap_ready(ap_ready),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_n_372),
        .ap_rst_n_1(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_n_373),
        .ap_start(ap_start),
        .ap_sync_Loop_realfft_be_buffer_proc1_U0_ap_ready(ap_sync_Loop_realfft_be_buffer_proc1_U0_ap_ready),
        .ap_sync_reg_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_ready(ap_sync_reg_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_twid_rom_M_imag_V(ap_sync_reg_channel_write_twid_rom_M_imag_V),
        .ap_sync_reg_channel_write_twid_rom_M_imag_V_reg(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_n_370),
        .\count_reg[1] (ap_sync_reg_channel_write_twid_rom_M_real_V_reg_n_222),
        .empty_n_reg({\buf_d1[1]_11 [14],\buf_d1[1]_11 [10:7],\buf_d1[1]_11 [5:0]}),
        .empty_n_reg_0({\buf_a1[1]_4 [7],\buf_a1[1]_4 [2:1]}),
        .empty_n_reg_1({\buf_a1[1]_2 [7],\buf_a1[1]_2 [2:1]}),
        .i_2_reg_814_pp0_iter3_reg({i_2_reg_814_pp0_iter3_reg[7],i_2_reg_814_pp0_iter3_reg[2:1]}),
        .\i_2_reg_814_pp0_iter3_reg_reg[7] ({\buf_a0[0]_8 [7],\buf_a0[0]_8 [2:1]}),
        .\i_2_reg_814_pp0_iter3_reg_reg[7]_0 ({\buf_a0[1]_7 [7],\buf_a0[1]_7 [2:1]}),
        .\i_2_reg_814_pp0_iter3_reg_reg[7]_1 ({\buf_a0[0]_6 [7],\buf_a0[0]_6 [2:1]}),
        .iptr(iptr),
        .p_0_in__0(p_0_in__0_37),
        .p_0_in__0_1(p_0_in__0),
        .push_buf(push_buf_16),
        .push_buf_0(push_buf),
        .ram_reg(twid_rom_M_real_V_U_n_230),
        .ram_reg_0(twid_rom_M_imag_V_U_n_231),
        .tptr(tptr_39),
        .tptr_2(tptr),
        .\tptr_reg[0] ({\buf_d0[0]_12 [14:12],\buf_d0[0]_12 [10:0]}),
        .\tptr_reg[0]_0 ({\buf_d1[0]_10 [14],\buf_d1[0]_10 [10:7],\buf_d1[0]_10 [5:0]}),
        .\tptr_reg[0]_1 ({\buf_a1[0]_3 [7],\buf_a1[0]_3 [2:1]}),
        .twid_rom_M_imag_V_i_full_n(twid_rom_M_imag_V_i_full_n),
        .twid_rom_M_imag_V_t_empty_n(twid_rom_M_imag_V_t_empty_n),
        .twid_rom_M_real_V_i_full_n(twid_rom_M_real_V_i_full_n),
        .twid_rom_M_real_V_t_empty_n(twid_rom_M_real_V_t_empty_n));
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_Loop_realfft_be_buffer_proc1 Loop_realfft_be_buffer_proc1_U0
       (.\B_V_data_1_payload_B_reg[31] (Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_d0),
        .\B_V_data_1_state_reg[1] (din_TREADY),
        .DIADI(Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_real_V_1_d0),
        .Loop_realfft_be_buffer_proc1_U0_ap_done(Loop_realfft_be_buffer_proc1_U0_ap_done),
        .Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0(Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0),
        .Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_we0(Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_we0),
        .Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_we0(Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_we0),
        .Q({Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_address0[0],Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_address0[1],Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_address0[2],Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_address0[3],Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_address0[4],Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_address0[5],Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_address0[6],Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_address0[7]}),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[0]_0 (Loop_realfft_be_buffer_proc1_U0_n_232),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_Loop_realfft_be_buffer_proc1_U0_ap_ready(ap_sync_Loop_realfft_be_buffer_proc1_U0_ap_ready),
        .ap_sync_channel_write_descramble_buf_M_imag_V_1(ap_sync_channel_write_descramble_buf_M_imag_V_1),
        .ap_sync_channel_write_descramble_buf_M_real_V(ap_sync_channel_write_descramble_buf_M_real_V),
        .ap_sync_reg_channel_write_descramble_buf_M_imag_V(ap_sync_reg_channel_write_descramble_buf_M_imag_V),
        .ap_sync_reg_channel_write_descramble_buf_M_imag_V_1(ap_sync_reg_channel_write_descramble_buf_M_imag_V_1),
        .ap_sync_reg_channel_write_descramble_buf_M_real_V(ap_sync_reg_channel_write_descramble_buf_M_real_V),
        .ap_sync_reg_channel_write_descramble_buf_M_real_V_1(ap_sync_reg_channel_write_descramble_buf_M_real_V_1),
        .ap_sync_reg_channel_write_descramble_buf_M_real_V_1_reg(ap_sync_reg_channel_write_descramble_buf_M_real_V_1_reg_n_222),
        .descramble_buf_M_imag_V_1_i_full_n(descramble_buf_M_imag_V_1_i_full_n),
        .descramble_buf_M_imag_V_i_full_n(descramble_buf_M_imag_V_i_full_n),
        .descramble_buf_M_real_V_1_i_full_n(descramble_buf_M_real_V_1_i_full_n),
        .descramble_buf_M_real_V_i_full_n(descramble_buf_M_real_V_i_full_n),
        .din_TDATA(din_TDATA[31:0]),
        .din_TVALID(din_TVALID),
        .ram_reg(ap_sync_reg_Loop_realfft_be_buffer_proc1_U0_ap_ready_reg_n_222));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_Loop_realfft_be_descramble_proc2 Loop_realfft_be_descramble_proc2_U0
       (.A(twid_rom_M_imag_V_q0),
        .ADDRARDADDR(Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_address0),
        .ADDRBWRADDR({Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_address0,zext_ln712_reg_839_reg}),
        .D(twid_rom_M_real_V_q0),
        .E(\grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/sub_ln712_4_reg_8340 ),
        .Loop_realfft_be_descramble_proc2_U0_ap_done(Loop_realfft_be_descramble_proc2_U0_ap_done),
        .Loop_realfft_be_descramble_proc2_U0_ap_ready(Loop_realfft_be_descramble_proc2_U0_ap_ready),
        .Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_1_ce0(Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_1_ce0),
        .Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_ce0(Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_ce0),
        .Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_1_ce0(Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_1_ce0),
        .Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_ce0(Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_ce0),
        .Q({ap_CS_fsm_state5,Loop_realfft_be_descramble_proc2_U0_n_267}),
        .SS(ap_rst_n_inv),
        .WEA(\buf_we1[1]_40 ),
        .\ap_CS_fsm_reg[4]_0 (Loop_realfft_be_descramble_proc2_U0_n_269),
        .ap_block_pp0_stage0_subdone(\grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/ap_block_pp0_stage0_subdone ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_27),
        .ap_done_reg_reg_0(Loop_realfft_be_descramble_proc2_U0_n_304),
        .ap_done_reg_reg_1(Loop_realfft_be_descramble_proc2_U0_n_305),
        .ap_done_reg_reg_2(ap_sync_reg_channel_write_real_spectrum_hi_buf_M_real_V_reg_n_222),
        .ap_enable_reg_pp0_iter16(\grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/ap_enable_reg_pp0_iter16 ),
        .ap_enable_reg_pp0_iter16_reg(Loop_realfft_be_descramble_proc2_U0_n_268),
        .ap_enable_reg_pp0_iter5_reg(reg_q00_17),
        .ap_enable_reg_pp0_iter5_reg_0(reg_q00),
        .ap_enable_reg_pp0_iter5_reg_1(Loop_realfft_be_descramble_proc2_U0_n_306),
        .ap_enable_reg_pp0_iter5_reg_2(Loop_realfft_be_descramble_proc2_U0_n_307),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(Loop_realfft_be_descramble_proc2_U0_n_302),
        .ap_rst_n_1(Loop_realfft_be_descramble_proc2_U0_n_303),
        .ap_sync_reg_channel_write_real_spectrum_hi_buf_M_imag_V(ap_sync_reg_channel_write_real_spectrum_hi_buf_M_imag_V),
        .\buf_ce0[0]_1 (\buf_ce0[0]_25 ),
        .\buf_ce0[0]_3 (\buf_ce0[0]_23 ),
        .\buf_ce0[1]_0 (\buf_ce0[1]_26 ),
        .\buf_ce0[1]_2 (\buf_ce0[1]_24 ),
        .\descramble_buf_M_imag_V_1_load_1_reg_866_reg[15] (\hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_memcore_U/q1_t0 ),
        .descramble_buf_M_imag_V_1_t_empty_n(descramble_buf_M_imag_V_1_t_empty_n),
        .\descramble_buf_M_imag_V_load_reg_876_reg[15] (\hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_memcore_U/q1_t0_30 ),
        .descramble_buf_M_imag_V_t_empty_n(descramble_buf_M_imag_V_t_empty_n),
        .\descramble_buf_M_real_V_1_load_1_reg_913_reg[15] (\hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_memcore_U/q1_t0_31 ),
        .descramble_buf_M_real_V_1_t_empty_n(descramble_buf_M_real_V_1_t_empty_n),
        .\descramble_buf_M_real_V_load_reg_906_reg[15] (q1_t1),
        .descramble_buf_M_real_V_t_empty_n(descramble_buf_M_real_V_t_empty_n),
        .\i_2_reg_814_pp0_iter3_reg_reg[7] (i_2_reg_814_pp0_iter3_reg),
        .icmp_ln88_fu_215_p2__7(\grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/icmp_ln88_fu_215_p2__7 ),
        .icmp_ln92_reg_883_pp0_iter12_reg(\grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/icmp_ln92_reg_883_pp0_iter12_reg ),
        .in(Loop_realfft_be_descramble_proc2_U0_real_spectrum_lo_i_din),
        .\iptr_reg[0] (memcore_iaddr),
        .\iptr_reg[0]_0 (memcore_iaddr_33),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0] (Loop_realfft_be_stream_output_proc4_U0_n_223),
        .\mOutPtr_reg[0]_0 (Loop_realfft_be_stream_output_proc4_U0_n_227),
        .p_0_in__0(p_0_in__0_37),
        .p_0_in__0_9(p_0_in__0),
        .pop_buf(pop_buf_22),
        .pop_buf_4(pop_buf_21),
        .pop_buf_5(pop_buf_20),
        .pop_buf_6(pop_buf_19),
        .pop_buf_7(pop_buf_18),
        .pop_buf_8(pop_buf),
        .ram_reg(twid_rom_M_real_V_U_n_230),
        .ram_reg_0(\buf_we1[0]_41 ),
        .ram_reg_1(\buf_we1[1]_35 ),
        .ram_reg_2(twid_rom_M_imag_V_U_n_231),
        .ram_reg_3(\buf_we1[0]_36 ),
        .real_spectrum_hi_buf_M_imag_V_i_full_n(real_spectrum_hi_buf_M_imag_V_i_full_n),
        .real_spectrum_hi_buf_M_real_V_i_full_n(real_spectrum_hi_buf_M_real_V_i_full_n),
        .real_spectrum_lo_i_empty_n(real_spectrum_lo_i_empty_n),
        .real_spectrum_lo_i_full_n(real_spectrum_lo_i_full_n),
        .reg_valid0(reg_valid0),
        .reg_valid0_10(reg_valid0_38),
        .\select_ln1201_4_reg_1166_reg[15] (Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_real_V_d0),
        .\select_ln1201_5_reg_1171_reg[15] (Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_d0),
        .shiftReg_ce(shiftReg_ce),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(descramble_buf_M_real_V_1_U_n_242),
        .\sub_ln712_3_reg_1086_reg[0] (\grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/p_r_M_imag_V_1_reg_10910 ),
        .\sub_ln712_4_reg_834_reg[7] (Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_1_address0),
        .\sub_ln712_reg_1071_reg[0] (\grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/add_ln712_reg_10660 ),
        .tmp_2_reg_928(\grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/tmp_2_reg_928 ),
        .tmp_reg_953(\grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/tmp_reg_953 ),
        .\trunc_ln1201_1_reg_993_reg[0] (\grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/trunc_ln1201_1_reg_9930 ),
        .trunc_ln1201_3_reg_978(trunc_ln1201_3_reg_978),
        .\trunc_ln1201_4_reg_963_reg[0] (\grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/trunc_ln1201_4_reg_9630 ),
        .\trunc_ln1201_s_reg_1010_reg[0] (\grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/trunc_ln1201_s_reg_10100 ),
        .twid_rom_M_imag_V_t_empty_n(twid_rom_M_imag_V_t_empty_n),
        .twid_rom_M_real_V_t_empty_n(twid_rom_M_real_V_t_empty_n),
        .\zext_ln712_reg_839_pp0_iter2_reg_reg[7] (Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_1_address0),
        .\zext_ln90_reg_851_reg[7] ({Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_address0,zext_ln712_reg_839_pp0_iter2_reg_reg}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_Loop_realfft_be_rev_real_hi_proc3 Loop_realfft_be_rev_real_hi_proc3_U0
       (.D(\hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_memcore_U/q1_t0_34 ),
        .E(ap_block_pp0_stage0_subdone),
        .Loop_realfft_be_rev_real_hi_proc3_U0_ap_ready(Loop_realfft_be_rev_real_hi_proc3_U0_ap_ready),
        .Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_buf_M_imag_V_ce0(Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_buf_M_imag_V_ce0),
        .SS(ap_rst_n_inv),
        .\add_ln116_reg_125_reg[0]_0 (Loop_realfft_be_rev_real_hi_proc3_U0_n_232),
        .\add_ln116_reg_125_reg[1]_0 (Loop_realfft_be_rev_real_hi_proc3_U0_n_225),
        .\add_ln116_reg_125_reg[2]_0 (Loop_realfft_be_rev_real_hi_proc3_U0_n_227),
        .\add_ln116_reg_125_reg[3]_0 (Loop_realfft_be_rev_real_hi_proc3_U0_n_228),
        .\add_ln116_reg_125_reg[4]_0 (Loop_realfft_be_rev_real_hi_proc3_U0_n_226),
        .\add_ln116_reg_125_reg[5]_0 (Loop_realfft_be_rev_real_hi_proc3_U0_n_230),
        .\add_ln116_reg_125_reg[6]_0 (Loop_realfft_be_rev_real_hi_proc3_U0_n_229),
        .\add_ln116_reg_125_reg[7]_0 (Loop_realfft_be_rev_real_hi_proc3_U0_n_231),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_idle(ap_idle),
        .ap_idle_0(descramble_buf_M_real_V_1_U_n_242),
        .ap_idle_1(twid_rom_M_real_V_U_n_228),
        .ap_rst_n(ap_rst_n),
        .in(Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_i_din),
        .\real_spectrum_hi_buf_M_imag_V_load_reg_145_reg[15]_0 (\hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_memcore_U/q1_t0_32 ),
        .real_spectrum_hi_buf_M_imag_V_t_empty_n(real_spectrum_hi_buf_M_imag_V_t_empty_n),
        .real_spectrum_hi_buf_M_real_V_t_empty_n(real_spectrum_hi_buf_M_real_V_t_empty_n),
        .real_spectrum_hi_i_full_n(real_spectrum_hi_i_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_Loop_realfft_be_stream_output_proc4 Loop_realfft_be_stream_output_proc4_U0
       (.\B_V_data_1_state_reg[0] (dout_TVALID),
        .E(Loop_realfft_be_stream_output_proc4_U0_n_228),
        .Loop_realfft_be_stream_output_proc4_U0_ap_start(Loop_realfft_be_stream_output_proc4_U0_ap_start),
        .Q(ap_CS_fsm_state1),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[0]_0 (Loop_realfft_be_stream_output_proc4_U0_n_225),
        .\ap_CS_fsm_reg[1]_0 (Loop_realfft_be_stream_output_proc4_U0_n_229),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_enable_reg_pp0_iter16(\grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/ap_enable_reg_pp0_iter16 ),
        .ap_enable_reg_pp0_iter1_reg_0(Loop_realfft_be_stream_output_proc4_U0_n_227),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_reg_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_ready(ap_sync_reg_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_ready),
        .dout_TDATA(\^dout_TDATA ),
        .dout_TREADY(dout_TREADY),
        .dout_val_last_V_fu_104_p2(dout_val_last_V_fu_104_p2),
        .\i_reg_128_reg[0]_0 (ap_enable_reg_pp0_iter1),
        .internal_empty_n_reg(descramble_buf_M_real_V_1_U_n_242),
        .internal_full_n_reg(Loop_realfft_be_descramble_proc2_U0_n_269),
        .mOutPtr0__1(mOutPtr0__1_29),
        .mOutPtr0__13(mOutPtr0__13),
        .mOutPtr0__1_0(mOutPtr0__1),
        .mOutPtr110_out(mOutPtr110_out_28),
        .out(real_spectrum_lo_i_dout),
        .real_spectrum_hi_i_empty_n(real_spectrum_hi_i_empty_n),
        .real_spectrum_hi_i_full_n(real_spectrum_hi_i_full_n),
        .\real_spectrum_hi_i_read_reg_143_reg[31]_0 (real_spectrum_hi_i_dout),
        .real_spectrum_lo_i_empty_n(real_spectrum_lo_i_empty_n),
        .real_spectrum_lo_i_full_n(real_spectrum_lo_i_full_n),
        .start_for_Loop_realfft_be_stream_output_proc4_U0_full_n(start_for_Loop_realfft_be_stream_output_proc4_U0_full_n),
        .start_once_reg(start_once_reg),
        .\tmp_1_reg_124_reg[0]_0 (Loop_realfft_be_stream_output_proc4_U0_n_223));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_n_373),
        .Q(ap_sync_reg_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Loop_realfft_be_buffer_proc1_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_n_372),
        .Q(ap_sync_reg_Loop_realfft_be_buffer_proc1_U0_ap_ready_reg_n_222),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_descramble_buf_M_imag_V_1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_descramble_buf_M_imag_V_1),
        .Q(ap_sync_reg_channel_write_descramble_buf_M_imag_V_1),
        .R(ap_sync_reg_channel_write_descramble_buf_M_real_V_1));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_descramble_buf_M_imag_V_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_descramble_buf_M_imag_V),
        .Q(ap_sync_reg_channel_write_descramble_buf_M_imag_V),
        .R(ap_sync_reg_channel_write_descramble_buf_M_real_V_1));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_descramble_buf_M_real_V_1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_descramble_buf_M_real_V_1),
        .Q(ap_sync_reg_channel_write_descramble_buf_M_real_V_1_reg_n_222),
        .R(ap_sync_reg_channel_write_descramble_buf_M_real_V_1));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_descramble_buf_M_real_V_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_descramble_buf_M_real_V),
        .Q(ap_sync_reg_channel_write_descramble_buf_M_real_V),
        .R(ap_sync_reg_channel_write_descramble_buf_M_real_V_1));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_real_spectrum_hi_buf_M_imag_V_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Loop_realfft_be_descramble_proc2_U0_n_303),
        .Q(ap_sync_reg_channel_write_real_spectrum_hi_buf_M_imag_V),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_real_spectrum_hi_buf_M_real_V_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Loop_realfft_be_descramble_proc2_U0_n_302),
        .Q(ap_sync_reg_channel_write_real_spectrum_hi_buf_M_real_V_reg_n_222),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_twid_rom_M_imag_V_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(twid_rom_M_real_V_U_n_247),
        .Q(ap_sync_reg_channel_write_twid_rom_M_imag_V),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_twid_rom_M_real_V_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(twid_rom_M_real_V_U_n_248),
        .Q(ap_sync_reg_channel_write_twid_rom_M_real_V_reg_n_222),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W descramble_buf_M_imag_V_1_U
       (.Loop_realfft_be_buffer_proc1_U0_ap_done(Loop_realfft_be_buffer_proc1_U0_ap_done),
        .Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0(Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0),
        .Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_we0(Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_we0),
        .Loop_realfft_be_descramble_proc2_U0_ap_ready(Loop_realfft_be_descramble_proc2_U0_ap_ready),
        .Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_1_ce0(Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_1_ce0),
        .Q({Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_address0[0],Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_address0[1],Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_address0[2],Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_address0[3],Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_address0[4],Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_address0[5],Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_address0[6],Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_address0[7]}),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_channel_write_descramble_buf_M_imag_V_1(ap_sync_reg_channel_write_descramble_buf_M_imag_V_1),
        .descramble_buf_M_imag_V_1_i_full_n(descramble_buf_M_imag_V_1_i_full_n),
        .descramble_buf_M_imag_V_1_t_empty_n(descramble_buf_M_imag_V_1_t_empty_n),
        .pop_buf(pop_buf_20),
        .ram_reg(\hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_memcore_U/q1_t0 ),
        .ram_reg_0(Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_1_address0),
        .ram_reg_1(Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_d0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_0 descramble_buf_M_imag_V_U
       (.ADDRBWRADDR({Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_address0,zext_ln712_reg_839_reg}),
        .Loop_realfft_be_buffer_proc1_U0_ap_done(Loop_realfft_be_buffer_proc1_U0_ap_done),
        .Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0(Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0),
        .Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_we0(Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_we0),
        .Loop_realfft_be_descramble_proc2_U0_ap_ready(Loop_realfft_be_descramble_proc2_U0_ap_ready),
        .Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_ce0(Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_ce0),
        .Q({Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_address0[0],Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_address0[1],Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_address0[2],Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_address0[3],Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_address0[4],Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_address0[5],Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_address0[6],Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_address0[7]}),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_channel_write_descramble_buf_M_imag_V(ap_sync_channel_write_descramble_buf_M_imag_V),
        .ap_sync_reg_channel_write_descramble_buf_M_imag_V(ap_sync_reg_channel_write_descramble_buf_M_imag_V),
        .descramble_buf_M_imag_V_1_t_empty_n(descramble_buf_M_imag_V_1_t_empty_n),
        .descramble_buf_M_imag_V_i_full_n(descramble_buf_M_imag_V_i_full_n),
        .descramble_buf_M_imag_V_t_empty_n(descramble_buf_M_imag_V_t_empty_n),
        .empty_n_reg_0(descramble_buf_M_imag_V_U_n_241),
        .pop_buf(pop_buf_19),
        .ram_reg(\hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_memcore_U/q1_t0_30 ),
        .ram_reg_0(Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_d0),
        .real_spectrum_hi_buf_M_imag_V_t_empty_n(real_spectrum_hi_buf_M_imag_V_t_empty_n),
        .real_spectrum_hi_buf_M_real_V_t_empty_n(real_spectrum_hi_buf_M_real_V_t_empty_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_1 descramble_buf_M_real_V_1_U
       (.DIADI(Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_real_V_1_d0),
        .Loop_realfft_be_buffer_proc1_U0_ap_done(Loop_realfft_be_buffer_proc1_U0_ap_done),
        .Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0(Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0),
        .Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_we0(Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_we0),
        .Loop_realfft_be_descramble_proc2_U0_ap_ready(Loop_realfft_be_descramble_proc2_U0_ap_ready),
        .Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_1_ce0(Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_1_ce0),
        .Q({Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_address0[0],Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_address0[1],Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_address0[2],Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_address0[3],Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_address0[4],Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_address0[5],Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_address0[6],Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_address0[7]}),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_idle(twid_rom_M_real_V_U_n_231),
        .ap_idle_INST_0_i_2(ap_sync_reg_Loop_realfft_be_buffer_proc1_U0_ap_ready_reg_n_222),
        .ap_idle_INST_0_i_2_0(descramble_buf_M_imag_V_U_n_241),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_channel_write_descramble_buf_M_real_V_1(ap_sync_channel_write_descramble_buf_M_real_V_1),
        .\count_reg[1]_0 (ap_sync_reg_channel_write_descramble_buf_M_real_V_1_reg_n_222),
        .descramble_buf_M_real_V_1_i_full_n(descramble_buf_M_real_V_1_i_full_n),
        .descramble_buf_M_real_V_1_t_empty_n(descramble_buf_M_real_V_1_t_empty_n),
        .descramble_buf_M_real_V_t_empty_n(descramble_buf_M_real_V_t_empty_n),
        .empty_n_reg_0(descramble_buf_M_real_V_1_U_n_241),
        .empty_n_reg_1(descramble_buf_M_real_V_1_U_n_242),
        .pop_buf(pop_buf_18),
        .ram_reg(\hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_memcore_U/q1_t0_31 ),
        .ram_reg_0(Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_1_address0),
        .start_for_Loop_realfft_be_stream_output_proc4_U0_full_n(start_for_Loop_realfft_be_stream_output_proc4_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_2 descramble_buf_M_real_V_U
       (.DIADI(Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_real_V_1_d0),
        .Loop_realfft_be_buffer_proc1_U0_ap_done(Loop_realfft_be_buffer_proc1_U0_ap_done),
        .Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0(Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0),
        .Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_we0(Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_we0),
        .Loop_realfft_be_descramble_proc2_U0_ap_ready(Loop_realfft_be_descramble_proc2_U0_ap_ready),
        .Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_ce0(Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_ce0),
        .Q({Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_address0[0],Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_address0[1],Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_address0[2],Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_address0[3],Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_address0[4],Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_address0[5],Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_address0[6],Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_address0[7]}),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_channel_write_descramble_buf_M_real_V(ap_sync_reg_channel_write_descramble_buf_M_real_V),
        .descramble_buf_M_real_V_i_full_n(descramble_buf_M_real_V_i_full_n),
        .descramble_buf_M_real_V_t_empty_n(descramble_buf_M_real_V_t_empty_n),
        .pop_buf(pop_buf),
        .ram_reg(q1_t1),
        .ram_reg_0({Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_address0,zext_ln712_reg_839_pp0_iter2_reg_reg}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_3 real_spectrum_hi_buf_M_imag_V_U
       (.ADDRARDADDR(Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_address0),
        .ADDRBWRADDR({Loop_realfft_be_rev_real_hi_proc3_U0_n_231,Loop_realfft_be_rev_real_hi_proc3_U0_n_229,Loop_realfft_be_rev_real_hi_proc3_U0_n_230,Loop_realfft_be_rev_real_hi_proc3_U0_n_226,Loop_realfft_be_rev_real_hi_proc3_U0_n_228,Loop_realfft_be_rev_real_hi_proc3_U0_n_227,Loop_realfft_be_rev_real_hi_proc3_U0_n_225,Loop_realfft_be_rev_real_hi_proc3_U0_n_232}),
        .Loop_realfft_be_descramble_proc2_U0_ap_done(Loop_realfft_be_descramble_proc2_U0_ap_done),
        .Loop_realfft_be_descramble_proc2_U0_ap_ready(Loop_realfft_be_descramble_proc2_U0_ap_ready),
        .Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_we0(Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_we0),
        .Loop_realfft_be_rev_real_hi_proc3_U0_ap_ready(Loop_realfft_be_rev_real_hi_proc3_U0_ap_ready),
        .Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_buf_M_imag_V_ce0(Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_buf_M_imag_V_ce0),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_27),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_channel_write_real_spectrum_hi_buf_M_imag_V(ap_sync_reg_channel_write_real_spectrum_hi_buf_M_imag_V),
        .\iptr_reg[0]_0 (memcore_iaddr),
        .\iptr_reg[0]_1 (Loop_realfft_be_descramble_proc2_U0_n_304),
        .ram_reg(\hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_memcore_U/q1_t0_32 ),
        .ram_reg_0(Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_d0),
        .real_spectrum_hi_buf_M_imag_V_i_full_n(real_spectrum_hi_buf_M_imag_V_i_full_n),
        .real_spectrum_hi_buf_M_imag_V_t_empty_n(real_spectrum_hi_buf_M_imag_V_t_empty_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_4 real_spectrum_hi_buf_M_real_V_U
       (.ADDRARDADDR(Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_address0),
        .ADDRBWRADDR({Loop_realfft_be_rev_real_hi_proc3_U0_n_231,Loop_realfft_be_rev_real_hi_proc3_U0_n_229,Loop_realfft_be_rev_real_hi_proc3_U0_n_230,Loop_realfft_be_rev_real_hi_proc3_U0_n_226,Loop_realfft_be_rev_real_hi_proc3_U0_n_228,Loop_realfft_be_rev_real_hi_proc3_U0_n_227,Loop_realfft_be_rev_real_hi_proc3_U0_n_225,Loop_realfft_be_rev_real_hi_proc3_U0_n_232}),
        .D(\hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_memcore_U/q1_t0_34 ),
        .Loop_realfft_be_descramble_proc2_U0_ap_done(Loop_realfft_be_descramble_proc2_U0_ap_done),
        .Loop_realfft_be_descramble_proc2_U0_ap_ready(Loop_realfft_be_descramble_proc2_U0_ap_ready),
        .Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_we0(Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_we0),
        .Loop_realfft_be_rev_real_hi_proc3_U0_ap_ready(Loop_realfft_be_rev_real_hi_proc3_U0_ap_ready),
        .Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_buf_M_imag_V_ce0(Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_buf_M_imag_V_ce0),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_27),
        .ap_rst_n(ap_rst_n),
        .\count_reg[1]_0 (ap_sync_reg_channel_write_real_spectrum_hi_buf_M_real_V_reg_n_222),
        .\iptr_reg[0]_0 (memcore_iaddr_33),
        .\iptr_reg[0]_1 (Loop_realfft_be_descramble_proc2_U0_n_305),
        .ram_reg(Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_real_V_d0),
        .real_spectrum_hi_buf_M_real_V_i_full_n(real_spectrum_hi_buf_M_real_V_i_full_n),
        .real_spectrum_hi_buf_M_real_V_t_empty_n(real_spectrum_hi_buf_M_real_V_t_empty_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_fifo_w32_d8_S real_spectrum_hi_i_U
       (.E(ap_block_pp0_stage0_subdone),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_rst_n(ap_rst_n),
        .in(Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_i_din),
        .mOutPtr0__1(mOutPtr0__1),
        .mOutPtr110_out(mOutPtr110_out_28),
        .\mOutPtr_reg[0]_0 (Loop_realfft_be_stream_output_proc4_U0_n_228),
        .out(real_spectrum_hi_i_dout),
        .real_spectrum_hi_i_empty_n(real_spectrum_hi_i_empty_n),
        .real_spectrum_hi_i_full_n(real_spectrum_hi_i_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_fifo_w32_d8_S_5 real_spectrum_lo_i_U
       (.E(\grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/sub_ln712_4_reg_8340 ),
        .Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_we0(Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_we0),
        .Q(ap_CS_fsm_state5),
        .SS(ap_rst_n_inv),
        .ap_block_pp0_stage0_subdone(\grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/ap_block_pp0_stage0_subdone ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter16(\grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/ap_enable_reg_pp0_iter16 ),
        .ap_rst_n(ap_rst_n),
        .icmp_ln88_fu_215_p2__7(\grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/icmp_ln88_fu_215_p2__7 ),
        .icmp_ln92_reg_883_pp0_iter12_reg(\grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/icmp_ln92_reg_883_pp0_iter12_reg ),
        .\icmp_ln92_reg_883_pp0_iter12_reg_reg[0] (\grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/p_r_M_imag_V_1_reg_10910 ),
        .\icmp_ln92_reg_883_pp0_iter12_reg_reg[0]_0 (\grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/add_ln712_reg_10660 ),
        .in(Loop_realfft_be_descramble_proc2_U0_real_spectrum_lo_i_din),
        .mOutPtr0__1(mOutPtr0__1_29),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0]_0 (Loop_realfft_be_descramble_proc2_U0_n_268),
        .out(real_spectrum_lo_i_dout),
        .real_spectrum_lo_i_empty_n(real_spectrum_lo_i_empty_n),
        .real_spectrum_lo_i_full_n(real_spectrum_lo_i_full_n),
        .shiftReg_ce(shiftReg_ce),
        .tmp_2_reg_928(\grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/tmp_2_reg_928 ),
        .\tmp_2_reg_928_reg[0] (\grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/trunc_ln1201_4_reg_9630 ),
        .tmp_reg_953(\grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/tmp_reg_953 ),
        .\tmp_reg_953_reg[0] (\grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/trunc_ln1201_1_reg_9930 ),
        .trunc_ln1201_3_reg_978(trunc_ln1201_3_reg_978),
        .\trunc_ln1201_3_reg_978_reg[15] (\grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/trunc_ln1201_s_reg_10100 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_start_for_Loop_realfft_be_stream_output_proc4_U0 start_for_Loop_realfft_be_stream_output_proc4_U0_U
       (.Loop_realfft_be_stream_output_proc4_U0_ap_start(Loop_realfft_be_stream_output_proc4_U0_ap_start),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dout_val_last_V_fu_104_p2(dout_val_last_V_fu_104_p2),
        .\i_reg_128_reg[0] (Loop_realfft_be_stream_output_proc4_U0_n_229),
        .internal_empty_n_reg_0(ap_enable_reg_pp0_iter1),
        .mOutPtr0__13(mOutPtr0__13),
        .\mOutPtr_reg[0]_0 (descramble_buf_M_real_V_1_U_n_242),
        .start_for_Loop_realfft_be_stream_output_proc4_U0_full_n(start_for_Loop_realfft_be_stream_output_proc4_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W twid_rom_M_imag_V_U
       (.A(twid_rom_M_imag_V_q0),
        .ADDRBWRADDR({\buf_a1[0]_5 [7],\buf_a1[0]_5 [2:1]}),
        .Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_done(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_done),
        .Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_ce0(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_ce0),
        .Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d0({Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d0[14:11],Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d0[8]}),
        .Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d1({Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d1[13:11],Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d1[6]}),
        .E(reg_q00_17),
        .Loop_realfft_be_descramble_proc2_U0_ap_ready(Loop_realfft_be_descramble_proc2_U0_ap_ready),
        .Q(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_ready),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg(ap_sync_reg_channel_write_twid_rom_M_real_V_reg_n_222),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(twid_rom_M_imag_V_U_n_229),
        .ap_sync_reg_channel_write_twid_rom_M_imag_V(ap_sync_reg_channel_write_twid_rom_M_imag_V),
        .\buf_ce0[0]_0 (\buf_ce0[0]_23 ),
        .\buf_ce0[1]_1 (\buf_ce0[1]_24 ),
        .empty_n_reg_0(twid_rom_M_imag_V_U_n_231),
        .empty_n_reg_1(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_n_245),
        .iptr(iptr),
        .\iptr_reg[0]_0 (\buf_we1[0]_36 ),
        .\iptr_reg[0]_1 (\buf_we1[1]_35 ),
        .\iptr_reg[0]_2 (Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_n_370),
        .p_0_in__0(p_0_in__0),
        .pop_buf(pop_buf_22),
        .push_buf(push_buf_16),
        .ram_reg({\buf_a0[0]_6 [7],\buf_a0[0]_6 [2:1]}),
        .ram_reg_0({\buf_d0[0]_1 [10:9],\buf_d0[0]_1 [7:0]}),
        .ram_reg_1({\buf_d1[0]_10 [14],\buf_d1[0]_10 [10:7],\buf_d1[0]_10 [5:0]}),
        .ram_reg_2({\buf_a0[1]_7 [7],\buf_a0[1]_7 [2:1]}),
        .ram_reg_3({\buf_a1[1]_4 [7],\buf_a1[1]_4 [2:1]}),
        .ram_reg_4({\buf_d0[1]_0 [10:9],\buf_d0[1]_0 [7:0]}),
        .ram_reg_5({\buf_d1[1]_11 [14],\buf_d1[1]_11 [10:7],\buf_d1[1]_11 [5:0]}),
        .ram_reg_6({i_2_reg_814_pp0_iter3_reg[6:3],i_2_reg_814_pp0_iter3_reg[0]}),
        .ram_reg_7(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_address0),
        .ram_reg_8(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_n_371),
        .reg_valid0(reg_valid0),
        .reg_valid0_reg_0(Loop_realfft_be_descramble_proc2_U0_n_306),
        .tptr(tptr),
        .twid_rom_M_imag_V_i_full_n(twid_rom_M_imag_V_i_full_n),
        .twid_rom_M_imag_V_t_empty_n(twid_rom_M_imag_V_t_empty_n),
        .twid_rom_M_real_V_i_full_n(twid_rom_M_real_V_i_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_twid_rom_M_real_V_RAM_AUTO_2R1W twid_rom_M_real_V_U
       (.ADDRARDADDR({\buf_a0[1]_9 [7],\buf_a0[1]_9 [2:1]}),
        .Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_done(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_done),
        .Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_ce0(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_ce0),
        .Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d0(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d0),
        .Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d1(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d1),
        .D(twid_rom_M_real_V_q0),
        .DIADI({\buf_d0[1]_13 [14:12],\buf_d0[1]_13 [10:0]}),
        .DIBDI({\buf_d1[1]_15 [14:12],\buf_d1[1]_15 [10:0]}),
        .E(reg_q00),
        .Loop_realfft_be_descramble_proc2_U0_ap_ready(Loop_realfft_be_descramble_proc2_U0_ap_ready),
        .Q(Loop_realfft_be_descramble_proc2_U0_n_267),
        .SS(ap_rst_n_inv),
        .WEA(\buf_we1[1]_40 ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_idle(Loop_realfft_be_buffer_proc1_U0_n_232),
        .ap_idle_0(Loop_realfft_be_stream_output_proc4_U0_n_225),
        .ap_idle_1(descramble_buf_M_real_V_1_U_n_241),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(twid_rom_M_real_V_U_n_247),
        .ap_rst_n_1(twid_rom_M_real_V_U_n_248),
        .ap_sync_reg_channel_write_twid_rom_M_imag_V(ap_sync_reg_channel_write_twid_rom_M_imag_V),
        .ap_sync_reg_channel_write_twid_rom_M_imag_V_reg(ap_sync_reg_channel_write_twid_rom_M_real_V_reg_n_222),
        .\buf_ce0[0]_0 (\buf_ce0[0]_25 ),
        .\buf_ce0[1]_1 (\buf_ce0[1]_26 ),
        .\count_reg[0]_0 (Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_ready),
        .descramble_buf_M_imag_V_1_t_empty_n(descramble_buf_M_imag_V_1_t_empty_n),
        .descramble_buf_M_imag_V_t_empty_n(descramble_buf_M_imag_V_t_empty_n),
        .empty_n_reg_0(twid_rom_M_real_V_U_n_228),
        .empty_n_reg_1(twid_rom_M_real_V_U_n_230),
        .empty_n_reg_2(twid_rom_M_real_V_U_n_231),
        .empty_n_reg_3(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_n_244),
        .\iptr_reg[0]_0 (\buf_we1[0]_41 ),
        .p_0_in__0(p_0_in__0_37),
        .pop_buf(pop_buf_21),
        .push_buf(push_buf),
        .ram_reg({\buf_a0[0]_8 [7],\buf_a0[0]_8 [2:1]}),
        .ram_reg_0({\buf_a1[0]_3 [7],\buf_a1[0]_3 [2:1]}),
        .ram_reg_1({\buf_d0[0]_12 [14:12],\buf_d0[0]_12 [10:0]}),
        .ram_reg_2({\buf_d1[0]_14 [14:12],\buf_d1[0]_14 [10:0]}),
        .ram_reg_3({\buf_a1[1]_2 [7],\buf_a1[1]_2 [2:1]}),
        .ram_reg_4({i_2_reg_814_pp0_iter3_reg[6:3],i_2_reg_814_pp0_iter3_reg[0]}),
        .ram_reg_5(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_address0),
        .reg_valid0(reg_valid0_38),
        .reg_valid0_reg_0(Loop_realfft_be_descramble_proc2_U0_n_307),
        .tptr(tptr_39),
        .twid_rom_M_imag_V_i_full_n(twid_rom_M_imag_V_i_full_n),
        .twid_rom_M_imag_V_t_empty_n(twid_rom_M_imag_V_t_empty_n),
        .twid_rom_M_real_V_i_full_n(twid_rom_M_real_V_i_full_n),
        .twid_rom_M_real_V_t_empty_n(twid_rom_M_real_V_t_empty_n));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc
   (ap_done_reg,
    Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_done,
    Q,
    Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d1,
    Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d0,
    \ap_CS_fsm_reg[36]_0 ,
    Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d0,
    Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d1,
    Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_ce0,
    push_buf,
    push_buf_0,
    ap_done_reg_reg_0,
    ap_done_reg_reg_1,
    DIBDI,
    \ap_CS_fsm_reg[88]_0 ,
    DIADI,
    \tptr_reg[0] ,
    empty_n_reg,
    \tptr_reg[0]_0 ,
    ADDRARDADDR,
    \i_2_reg_814_pp0_iter3_reg_reg[7] ,
    \i_2_reg_814_pp0_iter3_reg_reg[7]_0 ,
    \i_2_reg_814_pp0_iter3_reg_reg[7]_1 ,
    ADDRBWRADDR,
    empty_n_reg_0,
    \tptr_reg[0]_1 ,
    empty_n_reg_1,
    \ap_CS_fsm_reg[101]_0 ,
    \ap_CS_fsm_reg[101]_1 ,
    ap_ready,
    SS,
    ap_sync_reg_channel_write_twid_rom_M_imag_V_reg,
    \ap_CS_fsm_reg[118]_0 ,
    ap_rst_n_0,
    ap_rst_n_1,
    ap_done_reg_reg_2,
    ap_clk,
    ap_sync_reg_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_ready,
    ap_start,
    twid_rom_M_imag_V_i_full_n,
    ap_sync_reg_channel_write_twid_rom_M_imag_V,
    \count_reg[1] ,
    twid_rom_M_real_V_i_full_n,
    p_0_in__0,
    ram_reg,
    p_0_in__0_1,
    ram_reg_0,
    i_2_reg_814_pp0_iter3_reg,
    tptr,
    twid_rom_M_real_V_t_empty_n,
    tptr_2,
    twid_rom_M_imag_V_t_empty_n,
    ap_sync_Loop_realfft_be_buffer_proc1_U0_ap_ready,
    ap_rst_n,
    iptr);
  output ap_done_reg;
  output Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_done;
  output [1:0]Q;
  output [0:0]Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d1;
  output [0:0]Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d0;
  output [3:0]\ap_CS_fsm_reg[36]_0 ;
  output [4:0]Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d0;
  output [3:0]Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d1;
  output Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_ce0;
  output push_buf;
  output push_buf_0;
  output ap_done_reg_reg_0;
  output ap_done_reg_reg_1;
  output [13:0]DIBDI;
  output [13:0]\ap_CS_fsm_reg[88]_0 ;
  output [13:0]DIADI;
  output [13:0]\tptr_reg[0] ;
  output [10:0]empty_n_reg;
  output [10:0]\tptr_reg[0]_0 ;
  output [2:0]ADDRARDADDR;
  output [2:0]\i_2_reg_814_pp0_iter3_reg_reg[7] ;
  output [2:0]\i_2_reg_814_pp0_iter3_reg_reg[7]_0 ;
  output [2:0]\i_2_reg_814_pp0_iter3_reg_reg[7]_1 ;
  output [2:0]ADDRBWRADDR;
  output [2:0]empty_n_reg_0;
  output [2:0]\tptr_reg[0]_1 ;
  output [2:0]empty_n_reg_1;
  output [9:0]\ap_CS_fsm_reg[101]_0 ;
  output [9:0]\ap_CS_fsm_reg[101]_1 ;
  output ap_ready;
  output [0:0]SS;
  output ap_sync_reg_channel_write_twid_rom_M_imag_V_reg;
  output \ap_CS_fsm_reg[118]_0 ;
  output ap_rst_n_0;
  output ap_rst_n_1;
  input ap_done_reg_reg_2;
  input ap_clk;
  input ap_sync_reg_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_ready;
  input ap_start;
  input twid_rom_M_imag_V_i_full_n;
  input ap_sync_reg_channel_write_twid_rom_M_imag_V;
  input \count_reg[1] ;
  input twid_rom_M_real_V_i_full_n;
  input p_0_in__0;
  input ram_reg;
  input p_0_in__0_1;
  input ram_reg_0;
  input [2:0]i_2_reg_814_pp0_iter3_reg;
  input tptr;
  input twid_rom_M_real_V_t_empty_n;
  input tptr_2;
  input twid_rom_M_imag_V_t_empty_n;
  input ap_sync_Loop_realfft_be_buffer_proc1_U0_ap_ready;
  input ap_rst_n;
  input iptr;

  wire [2:0]ADDRARDADDR;
  wire [2:0]ADDRBWRADDR;
  wire Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_done;
  wire [7:7]Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_address0;
  wire Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_ce0;
  wire [4:0]Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d0;
  wire [3:0]Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d1;
  wire [0:0]Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d0;
  wire [0:0]Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d1;
  wire [13:0]DIADI;
  wire [13:0]DIBDI;
  wire [1:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm[121]_i_10_n_222 ;
  wire \ap_CS_fsm[121]_i_11_n_222 ;
  wire \ap_CS_fsm[121]_i_12_n_222 ;
  wire \ap_CS_fsm[121]_i_13_n_222 ;
  wire \ap_CS_fsm[121]_i_14_n_222 ;
  wire \ap_CS_fsm[121]_i_15_n_222 ;
  wire \ap_CS_fsm[121]_i_16_n_222 ;
  wire \ap_CS_fsm[121]_i_17_n_222 ;
  wire \ap_CS_fsm[121]_i_18_n_222 ;
  wire \ap_CS_fsm[121]_i_19_n_222 ;
  wire \ap_CS_fsm[121]_i_20_n_222 ;
  wire \ap_CS_fsm[121]_i_21_n_222 ;
  wire \ap_CS_fsm[121]_i_22_n_222 ;
  wire \ap_CS_fsm[121]_i_23_n_222 ;
  wire \ap_CS_fsm[121]_i_24_n_222 ;
  wire \ap_CS_fsm[121]_i_25_n_222 ;
  wire \ap_CS_fsm[121]_i_2_n_222 ;
  wire \ap_CS_fsm[121]_i_3_n_222 ;
  wire \ap_CS_fsm[121]_i_4_n_222 ;
  wire \ap_CS_fsm[121]_i_5_n_222 ;
  wire \ap_CS_fsm[121]_i_6_n_222 ;
  wire \ap_CS_fsm[121]_i_7_n_222 ;
  wire \ap_CS_fsm[121]_i_8_n_222 ;
  wire \ap_CS_fsm[121]_i_9_n_222 ;
  wire \ap_CS_fsm[1]_i_1__2_n_222 ;
  wire [9:0]\ap_CS_fsm_reg[101]_0 ;
  wire [9:0]\ap_CS_fsm_reg[101]_1 ;
  wire \ap_CS_fsm_reg[118]_0 ;
  wire [3:0]\ap_CS_fsm_reg[36]_0 ;
  wire [13:0]\ap_CS_fsm_reg[88]_0 ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state100;
  wire ap_CS_fsm_state101;
  wire ap_CS_fsm_state102;
  wire ap_CS_fsm_state103;
  wire ap_CS_fsm_state104;
  wire ap_CS_fsm_state105;
  wire ap_CS_fsm_state106;
  wire ap_CS_fsm_state107;
  wire ap_CS_fsm_state108;
  wire ap_CS_fsm_state109;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state110;
  wire ap_CS_fsm_state111;
  wire ap_CS_fsm_state112;
  wire ap_CS_fsm_state113;
  wire ap_CS_fsm_state114;
  wire ap_CS_fsm_state115;
  wire ap_CS_fsm_state116;
  wire ap_CS_fsm_state117;
  wire ap_CS_fsm_state118;
  wire ap_CS_fsm_state119;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state120;
  wire ap_CS_fsm_state121;
  wire ap_CS_fsm_state122;
  wire ap_CS_fsm_state123;
  wire ap_CS_fsm_state124;
  wire ap_CS_fsm_state125;
  wire ap_CS_fsm_state126;
  wire ap_CS_fsm_state127;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state36;
  wire ap_CS_fsm_state37;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state40;
  wire ap_CS_fsm_state41;
  wire ap_CS_fsm_state42;
  wire ap_CS_fsm_state43;
  wire ap_CS_fsm_state44;
  wire ap_CS_fsm_state45;
  wire ap_CS_fsm_state46;
  wire ap_CS_fsm_state47;
  wire ap_CS_fsm_state48;
  wire ap_CS_fsm_state49;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state50;
  wire ap_CS_fsm_state51;
  wire ap_CS_fsm_state52;
  wire ap_CS_fsm_state53;
  wire ap_CS_fsm_state54;
  wire ap_CS_fsm_state55;
  wire ap_CS_fsm_state56;
  wire ap_CS_fsm_state57;
  wire ap_CS_fsm_state58;
  wire ap_CS_fsm_state59;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state60;
  wire ap_CS_fsm_state61;
  wire ap_CS_fsm_state62;
  wire ap_CS_fsm_state63;
  wire ap_CS_fsm_state64;
  wire ap_CS_fsm_state65;
  wire ap_CS_fsm_state66;
  wire ap_CS_fsm_state67;
  wire ap_CS_fsm_state68;
  wire ap_CS_fsm_state69;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state70;
  wire ap_CS_fsm_state71;
  wire ap_CS_fsm_state72;
  wire ap_CS_fsm_state73;
  wire ap_CS_fsm_state74;
  wire ap_CS_fsm_state75;
  wire ap_CS_fsm_state76;
  wire ap_CS_fsm_state77;
  wire ap_CS_fsm_state78;
  wire ap_CS_fsm_state79;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state80;
  wire ap_CS_fsm_state81;
  wire ap_CS_fsm_state82;
  wire ap_CS_fsm_state83;
  wire ap_CS_fsm_state84;
  wire ap_CS_fsm_state85;
  wire ap_CS_fsm_state86;
  wire ap_CS_fsm_state87;
  wire ap_CS_fsm_state88;
  wire ap_CS_fsm_state89;
  wire ap_CS_fsm_state9;
  wire ap_CS_fsm_state90;
  wire ap_CS_fsm_state91;
  wire ap_CS_fsm_state92;
  wire ap_CS_fsm_state93;
  wire ap_CS_fsm_state94;
  wire ap_CS_fsm_state95;
  wire ap_CS_fsm_state96;
  wire ap_CS_fsm_state97;
  wire ap_CS_fsm_state98;
  wire ap_CS_fsm_state99;
  wire [121:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;
  wire ap_done_reg_reg_1;
  wire ap_done_reg_reg_2;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_start;
  wire ap_sync_Loop_realfft_be_buffer_proc1_U0_ap_ready;
  wire ap_sync_reg_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_twid_rom_M_imag_V;
  wire ap_sync_reg_channel_write_twid_rom_M_imag_V_reg;
  wire \count_reg[1] ;
  wire [10:0]empty_n_reg;
  wire [2:0]empty_n_reg_0;
  wire [2:0]empty_n_reg_1;
  wire [2:0]i_2_reg_814_pp0_iter3_reg;
  wire [2:0]\i_2_reg_814_pp0_iter3_reg_reg[7] ;
  wire [2:0]\i_2_reg_814_pp0_iter3_reg_reg[7]_0 ;
  wire [2:0]\i_2_reg_814_pp0_iter3_reg_reg[7]_1 ;
  wire iptr;
  wire p_0_in__0;
  wire p_0_in__0_1;
  wire push_buf;
  wire push_buf_0;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_i_100__0_n_222;
  wire ram_reg_i_100_n_222;
  wire ram_reg_i_101__0_n_222;
  wire ram_reg_i_101_n_222;
  wire ram_reg_i_102__0_n_222;
  wire ram_reg_i_102_n_222;
  wire ram_reg_i_103__0_n_222;
  wire ram_reg_i_103_n_222;
  wire ram_reg_i_104__0_n_222;
  wire ram_reg_i_105__0_n_222;
  wire ram_reg_i_105_n_222;
  wire ram_reg_i_106__0_n_222;
  wire ram_reg_i_106_n_222;
  wire ram_reg_i_107__0_n_222;
  wire ram_reg_i_108_n_222;
  wire ram_reg_i_109__0_n_222;
  wire ram_reg_i_110__0_n_222;
  wire ram_reg_i_110_n_222;
  wire ram_reg_i_111__0_n_222;
  wire ram_reg_i_111_n_222;
  wire ram_reg_i_112__0_n_222;
  wire ram_reg_i_112_n_222;
  wire ram_reg_i_113__0_n_222;
  wire ram_reg_i_113_n_222;
  wire ram_reg_i_114__0_n_222;
  wire ram_reg_i_114_n_222;
  wire ram_reg_i_115__0_n_222;
  wire ram_reg_i_115_n_222;
  wire ram_reg_i_116__0_n_222;
  wire ram_reg_i_116_n_222;
  wire ram_reg_i_117__0_n_222;
  wire ram_reg_i_117_n_222;
  wire ram_reg_i_118__0_n_222;
  wire ram_reg_i_118_n_222;
  wire ram_reg_i_119__0_n_222;
  wire ram_reg_i_119_n_222;
  wire ram_reg_i_120__0_n_222;
  wire ram_reg_i_120_n_222;
  wire ram_reg_i_121__0_n_222;
  wire ram_reg_i_121_n_222;
  wire ram_reg_i_122__0_n_222;
  wire ram_reg_i_122_n_222;
  wire ram_reg_i_123__0_n_222;
  wire ram_reg_i_123_n_222;
  wire ram_reg_i_124__0_n_222;
  wire ram_reg_i_124_n_222;
  wire ram_reg_i_125__0_n_222;
  wire ram_reg_i_125_n_222;
  wire ram_reg_i_126__0_n_222;
  wire ram_reg_i_126_n_222;
  wire ram_reg_i_127__0_n_222;
  wire ram_reg_i_127_n_222;
  wire ram_reg_i_128__0_n_222;
  wire ram_reg_i_128_n_222;
  wire ram_reg_i_129__0_n_222;
  wire ram_reg_i_130__0_n_222;
  wire ram_reg_i_131__0_n_222;
  wire ram_reg_i_131_n_222;
  wire ram_reg_i_132__0_n_222;
  wire ram_reg_i_132_n_222;
  wire ram_reg_i_133__0_n_222;
  wire ram_reg_i_133_n_222;
  wire ram_reg_i_134__0_n_222;
  wire ram_reg_i_134_n_222;
  wire ram_reg_i_135__0_n_222;
  wire ram_reg_i_135_n_222;
  wire ram_reg_i_136__0_n_222;
  wire ram_reg_i_136_n_222;
  wire ram_reg_i_137__0_n_222;
  wire ram_reg_i_137_n_222;
  wire ram_reg_i_138__0_n_222;
  wire ram_reg_i_138_n_222;
  wire ram_reg_i_139__0_n_222;
  wire ram_reg_i_139_n_222;
  wire ram_reg_i_140__0_n_222;
  wire ram_reg_i_140_n_222;
  wire ram_reg_i_141__0_n_222;
  wire ram_reg_i_141_n_222;
  wire ram_reg_i_142__0_n_222;
  wire ram_reg_i_142_n_222;
  wire ram_reg_i_143__0_n_222;
  wire ram_reg_i_143_n_222;
  wire ram_reg_i_144__0_n_222;
  wire ram_reg_i_144_n_222;
  wire ram_reg_i_145__0_n_222;
  wire ram_reg_i_145_n_222;
  wire ram_reg_i_146__0_n_222;
  wire ram_reg_i_146_n_222;
  wire ram_reg_i_147__0_n_222;
  wire ram_reg_i_147_n_222;
  wire ram_reg_i_148__0_n_222;
  wire ram_reg_i_148_n_222;
  wire ram_reg_i_149__0_n_222;
  wire ram_reg_i_149_n_222;
  wire ram_reg_i_150__0_n_222;
  wire ram_reg_i_150_n_222;
  wire ram_reg_i_151__0_n_222;
  wire ram_reg_i_151_n_222;
  wire ram_reg_i_152__0_n_222;
  wire ram_reg_i_152_n_222;
  wire ram_reg_i_153__0_n_222;
  wire ram_reg_i_153_n_222;
  wire ram_reg_i_154__0_n_222;
  wire ram_reg_i_154_n_222;
  wire ram_reg_i_155__0_n_222;
  wire ram_reg_i_155_n_222;
  wire ram_reg_i_156__0_n_222;
  wire ram_reg_i_156_n_222;
  wire ram_reg_i_157__0_n_222;
  wire ram_reg_i_157_n_222;
  wire ram_reg_i_158__0_n_222;
  wire ram_reg_i_158_n_222;
  wire ram_reg_i_159__0_n_222;
  wire ram_reg_i_159_n_222;
  wire ram_reg_i_160__0_n_222;
  wire ram_reg_i_160_n_222;
  wire ram_reg_i_161__0_n_222;
  wire ram_reg_i_161_n_222;
  wire ram_reg_i_162__0_n_222;
  wire ram_reg_i_162_n_222;
  wire ram_reg_i_163__0_n_222;
  wire ram_reg_i_163_n_222;
  wire ram_reg_i_164__0_n_222;
  wire ram_reg_i_164_n_222;
  wire ram_reg_i_165__0_n_222;
  wire ram_reg_i_165_n_222;
  wire ram_reg_i_166__0_n_222;
  wire ram_reg_i_166_n_222;
  wire ram_reg_i_167__0_n_222;
  wire ram_reg_i_167_n_222;
  wire ram_reg_i_168__0_n_222;
  wire ram_reg_i_168_n_222;
  wire ram_reg_i_169__0_n_222;
  wire ram_reg_i_169_n_222;
  wire ram_reg_i_170__0_n_222;
  wire ram_reg_i_170_n_222;
  wire ram_reg_i_171__0_n_222;
  wire ram_reg_i_171_n_222;
  wire ram_reg_i_172__0_n_222;
  wire ram_reg_i_172_n_222;
  wire ram_reg_i_173__0_n_222;
  wire ram_reg_i_173_n_222;
  wire ram_reg_i_174__0_n_222;
  wire ram_reg_i_174_n_222;
  wire ram_reg_i_175__0_n_222;
  wire ram_reg_i_175_n_222;
  wire ram_reg_i_176__0_n_222;
  wire ram_reg_i_176_n_222;
  wire ram_reg_i_177__0_n_222;
  wire ram_reg_i_177_n_222;
  wire ram_reg_i_178__0_n_222;
  wire ram_reg_i_178_n_222;
  wire ram_reg_i_179__0_n_222;
  wire ram_reg_i_179_n_222;
  wire ram_reg_i_180__0_n_222;
  wire ram_reg_i_180_n_222;
  wire ram_reg_i_181__0_n_222;
  wire ram_reg_i_181_n_222;
  wire ram_reg_i_182__0_n_222;
  wire ram_reg_i_182_n_222;
  wire ram_reg_i_183__0_n_222;
  wire ram_reg_i_183_n_222;
  wire ram_reg_i_184__0_n_222;
  wire ram_reg_i_184_n_222;
  wire ram_reg_i_185__0_n_222;
  wire ram_reg_i_185_n_222;
  wire ram_reg_i_186__0_n_222;
  wire ram_reg_i_186_n_222;
  wire ram_reg_i_187__0_n_222;
  wire ram_reg_i_187_n_222;
  wire ram_reg_i_188__0_n_222;
  wire ram_reg_i_188_n_222;
  wire ram_reg_i_189_n_222;
  wire ram_reg_i_190__0_n_222;
  wire ram_reg_i_190_n_222;
  wire ram_reg_i_191__0_n_222;
  wire ram_reg_i_191_n_222;
  wire ram_reg_i_192__0_n_222;
  wire ram_reg_i_192_n_222;
  wire ram_reg_i_193__0_n_222;
  wire ram_reg_i_193_n_222;
  wire ram_reg_i_194__0_n_222;
  wire ram_reg_i_194_n_222;
  wire ram_reg_i_195__0_n_222;
  wire ram_reg_i_195_n_222;
  wire ram_reg_i_196__0_n_222;
  wire ram_reg_i_196_n_222;
  wire ram_reg_i_197__0_n_222;
  wire ram_reg_i_197_n_222;
  wire ram_reg_i_198__0_n_222;
  wire ram_reg_i_198_n_222;
  wire ram_reg_i_199__0_n_222;
  wire ram_reg_i_199_n_222;
  wire ram_reg_i_200__0_n_222;
  wire ram_reg_i_200_n_222;
  wire ram_reg_i_201__0_n_222;
  wire ram_reg_i_201_n_222;
  wire ram_reg_i_202__0_n_222;
  wire ram_reg_i_202_n_222;
  wire ram_reg_i_203__0_n_222;
  wire ram_reg_i_203_n_222;
  wire ram_reg_i_204__0_n_222;
  wire ram_reg_i_204_n_222;
  wire ram_reg_i_205__0_n_222;
  wire ram_reg_i_205_n_222;
  wire ram_reg_i_206__0_n_222;
  wire ram_reg_i_206_n_222;
  wire ram_reg_i_207__0_n_222;
  wire ram_reg_i_207_n_222;
  wire ram_reg_i_208__0_n_222;
  wire ram_reg_i_208_n_222;
  wire ram_reg_i_209__0_n_222;
  wire ram_reg_i_209_n_222;
  wire ram_reg_i_210__0_n_222;
  wire ram_reg_i_210_n_222;
  wire ram_reg_i_211__0_n_222;
  wire ram_reg_i_211_n_222;
  wire ram_reg_i_212__0_n_222;
  wire ram_reg_i_212_n_222;
  wire ram_reg_i_213__0_n_222;
  wire ram_reg_i_213_n_222;
  wire ram_reg_i_214__0_n_222;
  wire ram_reg_i_214_n_222;
  wire ram_reg_i_215__0_n_222;
  wire ram_reg_i_215_n_222;
  wire ram_reg_i_216__0_n_222;
  wire ram_reg_i_216_n_222;
  wire ram_reg_i_217__0_n_222;
  wire ram_reg_i_217_n_222;
  wire ram_reg_i_218__0_n_222;
  wire ram_reg_i_218_n_222;
  wire ram_reg_i_219__0_n_222;
  wire ram_reg_i_219_n_222;
  wire ram_reg_i_220__0_n_222;
  wire ram_reg_i_220_n_222;
  wire ram_reg_i_221__0_n_222;
  wire ram_reg_i_221_n_222;
  wire ram_reg_i_222__0_n_222;
  wire ram_reg_i_222_n_222;
  wire ram_reg_i_223__0_n_222;
  wire ram_reg_i_223_n_222;
  wire ram_reg_i_224__0_n_222;
  wire ram_reg_i_224_n_222;
  wire ram_reg_i_225__0_n_222;
  wire ram_reg_i_225_n_222;
  wire ram_reg_i_226__0_n_222;
  wire ram_reg_i_226_n_222;
  wire ram_reg_i_227__0_n_222;
  wire ram_reg_i_227_n_222;
  wire ram_reg_i_228__0_n_222;
  wire ram_reg_i_228_n_222;
  wire ram_reg_i_229__0_n_222;
  wire ram_reg_i_229_n_222;
  wire ram_reg_i_230__0_n_222;
  wire ram_reg_i_230_n_222;
  wire ram_reg_i_231__0_n_222;
  wire ram_reg_i_231_n_222;
  wire ram_reg_i_232__0_n_222;
  wire ram_reg_i_232_n_222;
  wire ram_reg_i_233__0_n_222;
  wire ram_reg_i_233_n_222;
  wire ram_reg_i_234__0_n_222;
  wire ram_reg_i_234_n_222;
  wire ram_reg_i_235__0_n_222;
  wire ram_reg_i_235_n_222;
  wire ram_reg_i_236__0_n_222;
  wire ram_reg_i_236_n_222;
  wire ram_reg_i_237__0_n_222;
  wire ram_reg_i_237_n_222;
  wire ram_reg_i_238__0_n_222;
  wire ram_reg_i_238_n_222;
  wire ram_reg_i_239__0_n_222;
  wire ram_reg_i_239_n_222;
  wire ram_reg_i_240__0_n_222;
  wire ram_reg_i_240_n_222;
  wire ram_reg_i_241__0_n_222;
  wire ram_reg_i_241_n_222;
  wire ram_reg_i_242__0_n_222;
  wire ram_reg_i_242_n_222;
  wire ram_reg_i_243__0_n_222;
  wire ram_reg_i_243_n_222;
  wire ram_reg_i_244__0_n_222;
  wire ram_reg_i_244_n_222;
  wire ram_reg_i_245__0_n_222;
  wire ram_reg_i_245_n_222;
  wire ram_reg_i_246__0_n_222;
  wire ram_reg_i_246_n_222;
  wire ram_reg_i_247__0_n_222;
  wire ram_reg_i_247_n_222;
  wire ram_reg_i_248__0_n_222;
  wire ram_reg_i_248_n_222;
  wire ram_reg_i_249__0_n_222;
  wire ram_reg_i_249_n_222;
  wire ram_reg_i_250__0_n_222;
  wire ram_reg_i_250_n_222;
  wire ram_reg_i_251__0_n_222;
  wire ram_reg_i_251_n_222;
  wire ram_reg_i_252__0_n_222;
  wire ram_reg_i_252_n_222;
  wire ram_reg_i_253__0_n_222;
  wire ram_reg_i_253_n_222;
  wire ram_reg_i_254__0_n_222;
  wire ram_reg_i_254_n_222;
  wire ram_reg_i_255__0_n_222;
  wire ram_reg_i_255_n_222;
  wire ram_reg_i_256__0_n_222;
  wire ram_reg_i_256_n_222;
  wire ram_reg_i_257__0_n_222;
  wire ram_reg_i_257_n_222;
  wire ram_reg_i_258__0_n_222;
  wire ram_reg_i_258_n_222;
  wire ram_reg_i_259__0_n_222;
  wire ram_reg_i_259_n_222;
  wire ram_reg_i_260__0_n_222;
  wire ram_reg_i_260_n_222;
  wire ram_reg_i_261__0_n_222;
  wire ram_reg_i_261_n_222;
  wire ram_reg_i_262__0_n_222;
  wire ram_reg_i_262_n_222;
  wire ram_reg_i_263__0_n_222;
  wire ram_reg_i_263_n_222;
  wire ram_reg_i_264__0_n_222;
  wire ram_reg_i_264_n_222;
  wire ram_reg_i_265__0_n_222;
  wire ram_reg_i_265_n_222;
  wire ram_reg_i_266__0_n_222;
  wire ram_reg_i_266_n_222;
  wire ram_reg_i_267__0_n_222;
  wire ram_reg_i_267_n_222;
  wire ram_reg_i_268__0_n_222;
  wire ram_reg_i_268_n_222;
  wire ram_reg_i_269__0_n_222;
  wire ram_reg_i_269_n_222;
  wire ram_reg_i_270__0_n_222;
  wire ram_reg_i_270_n_222;
  wire ram_reg_i_271__0_n_222;
  wire ram_reg_i_271_n_222;
  wire ram_reg_i_272__0_n_222;
  wire ram_reg_i_272_n_222;
  wire ram_reg_i_273__0_n_222;
  wire ram_reg_i_273_n_222;
  wire ram_reg_i_274__0_n_222;
  wire ram_reg_i_274_n_222;
  wire ram_reg_i_275__0_n_222;
  wire ram_reg_i_275_n_222;
  wire ram_reg_i_276__0_n_222;
  wire ram_reg_i_276_n_222;
  wire ram_reg_i_277__0_n_222;
  wire ram_reg_i_277_n_222;
  wire ram_reg_i_278__0_n_222;
  wire ram_reg_i_278_n_222;
  wire ram_reg_i_279__0_n_222;
  wire ram_reg_i_279_n_222;
  wire ram_reg_i_280__0_n_222;
  wire ram_reg_i_280_n_222;
  wire ram_reg_i_281__0_n_222;
  wire ram_reg_i_281_n_222;
  wire ram_reg_i_282__0_n_222;
  wire ram_reg_i_282_n_222;
  wire ram_reg_i_283__0_n_222;
  wire ram_reg_i_283_n_222;
  wire ram_reg_i_284__0_n_222;
  wire ram_reg_i_284_n_222;
  wire ram_reg_i_285__0_n_222;
  wire ram_reg_i_285_n_222;
  wire ram_reg_i_286__0_n_222;
  wire ram_reg_i_286_n_222;
  wire ram_reg_i_287__0_n_222;
  wire ram_reg_i_287_n_222;
  wire ram_reg_i_288__0_n_222;
  wire ram_reg_i_288_n_222;
  wire ram_reg_i_289__0_n_222;
  wire ram_reg_i_289_n_222;
  wire ram_reg_i_290__0_n_222;
  wire ram_reg_i_290_n_222;
  wire ram_reg_i_291__0_n_222;
  wire ram_reg_i_291_n_222;
  wire ram_reg_i_292__0_n_222;
  wire ram_reg_i_292_n_222;
  wire ram_reg_i_293__0_n_222;
  wire ram_reg_i_293_n_222;
  wire ram_reg_i_294__0_n_222;
  wire ram_reg_i_294_n_222;
  wire ram_reg_i_295__0_n_222;
  wire ram_reg_i_295_n_222;
  wire ram_reg_i_296__0_n_222;
  wire ram_reg_i_296_n_222;
  wire ram_reg_i_297__0_n_222;
  wire ram_reg_i_297_n_222;
  wire ram_reg_i_298__0_n_222;
  wire ram_reg_i_298_n_222;
  wire ram_reg_i_299__0_n_222;
  wire ram_reg_i_299_n_222;
  wire ram_reg_i_300__0_n_222;
  wire ram_reg_i_300_n_222;
  wire ram_reg_i_301__0_n_222;
  wire ram_reg_i_301_n_222;
  wire ram_reg_i_302__0_n_222;
  wire ram_reg_i_302_n_222;
  wire ram_reg_i_303__0_n_222;
  wire ram_reg_i_303_n_222;
  wire ram_reg_i_304__0_n_222;
  wire ram_reg_i_304_n_222;
  wire ram_reg_i_305__0_n_222;
  wire ram_reg_i_305_n_222;
  wire ram_reg_i_306__0_n_222;
  wire ram_reg_i_306_n_222;
  wire ram_reg_i_307__0_n_222;
  wire ram_reg_i_307_n_222;
  wire ram_reg_i_308__0_n_222;
  wire ram_reg_i_308_n_222;
  wire ram_reg_i_309__0_n_222;
  wire ram_reg_i_309_n_222;
  wire ram_reg_i_310__0_n_222;
  wire ram_reg_i_310_n_222;
  wire ram_reg_i_311__0_n_222;
  wire ram_reg_i_311_n_222;
  wire ram_reg_i_312__0_n_222;
  wire ram_reg_i_312_n_222;
  wire ram_reg_i_313__0_n_222;
  wire ram_reg_i_313_n_222;
  wire ram_reg_i_314__0_n_222;
  wire ram_reg_i_314_n_222;
  wire ram_reg_i_315__0_n_222;
  wire ram_reg_i_315_n_222;
  wire ram_reg_i_316__0_n_222;
  wire ram_reg_i_316_n_222;
  wire ram_reg_i_317__0_n_222;
  wire ram_reg_i_317_n_222;
  wire ram_reg_i_318__0_n_222;
  wire ram_reg_i_318_n_222;
  wire ram_reg_i_319__0_n_222;
  wire ram_reg_i_319_n_222;
  wire ram_reg_i_320__0_n_222;
  wire ram_reg_i_320_n_222;
  wire ram_reg_i_321__0_n_222;
  wire ram_reg_i_321_n_222;
  wire ram_reg_i_322__0_n_222;
  wire ram_reg_i_322_n_222;
  wire ram_reg_i_323__0_n_222;
  wire ram_reg_i_323_n_222;
  wire ram_reg_i_324__0_n_222;
  wire ram_reg_i_324_n_222;
  wire ram_reg_i_325__0_n_222;
  wire ram_reg_i_325_n_222;
  wire ram_reg_i_326__0_n_222;
  wire ram_reg_i_326_n_222;
  wire ram_reg_i_327__0_n_222;
  wire ram_reg_i_327_n_222;
  wire ram_reg_i_328__0_n_222;
  wire ram_reg_i_328_n_222;
  wire ram_reg_i_329__0_n_222;
  wire ram_reg_i_329_n_222;
  wire ram_reg_i_330__0_n_222;
  wire ram_reg_i_330_n_222;
  wire ram_reg_i_331__0_n_222;
  wire ram_reg_i_331_n_222;
  wire ram_reg_i_332__0_n_222;
  wire ram_reg_i_332_n_222;
  wire ram_reg_i_333__0_n_222;
  wire ram_reg_i_333_n_222;
  wire ram_reg_i_334__0_n_222;
  wire ram_reg_i_334_n_222;
  wire ram_reg_i_335__0_n_222;
  wire ram_reg_i_335_n_222;
  wire ram_reg_i_336__0_n_222;
  wire ram_reg_i_336_n_222;
  wire ram_reg_i_337__0_n_222;
  wire ram_reg_i_337_n_222;
  wire ram_reg_i_338__0_n_222;
  wire ram_reg_i_338_n_222;
  wire ram_reg_i_339__0_n_222;
  wire ram_reg_i_339_n_222;
  wire ram_reg_i_340__0_n_222;
  wire ram_reg_i_340_n_222;
  wire ram_reg_i_341__0_n_222;
  wire ram_reg_i_341_n_222;
  wire ram_reg_i_342__0_n_222;
  wire ram_reg_i_342_n_222;
  wire ram_reg_i_343__0_n_222;
  wire ram_reg_i_343_n_222;
  wire ram_reg_i_344__0_n_222;
  wire ram_reg_i_344_n_222;
  wire ram_reg_i_345__0_n_222;
  wire ram_reg_i_345_n_222;
  wire ram_reg_i_346__0_n_222;
  wire ram_reg_i_346_n_222;
  wire ram_reg_i_347__0_n_222;
  wire ram_reg_i_347_n_222;
  wire ram_reg_i_348__0_n_222;
  wire ram_reg_i_348_n_222;
  wire ram_reg_i_349__0_n_222;
  wire ram_reg_i_349_n_222;
  wire ram_reg_i_350__0_n_222;
  wire ram_reg_i_350_n_222;
  wire ram_reg_i_351__0_n_222;
  wire ram_reg_i_351_n_222;
  wire ram_reg_i_352__0_n_222;
  wire ram_reg_i_352_n_222;
  wire ram_reg_i_353__0_n_222;
  wire ram_reg_i_353_n_222;
  wire ram_reg_i_354__0_n_222;
  wire ram_reg_i_354_n_222;
  wire ram_reg_i_355__0_n_222;
  wire ram_reg_i_355_n_222;
  wire ram_reg_i_356__0_n_222;
  wire ram_reg_i_356_n_222;
  wire ram_reg_i_357__0_n_222;
  wire ram_reg_i_357_n_222;
  wire ram_reg_i_358__0_n_222;
  wire ram_reg_i_358_n_222;
  wire ram_reg_i_359__0_n_222;
  wire ram_reg_i_359_n_222;
  wire ram_reg_i_360__0_n_222;
  wire ram_reg_i_360_n_222;
  wire ram_reg_i_361__0_n_222;
  wire ram_reg_i_361_n_222;
  wire ram_reg_i_362__0_n_222;
  wire ram_reg_i_362_n_222;
  wire ram_reg_i_363__0_n_222;
  wire ram_reg_i_363_n_222;
  wire ram_reg_i_364__0_n_222;
  wire ram_reg_i_364_n_222;
  wire ram_reg_i_365__0_n_222;
  wire ram_reg_i_365_n_222;
  wire ram_reg_i_366__0_n_222;
  wire ram_reg_i_366_n_222;
  wire ram_reg_i_367__0_n_222;
  wire ram_reg_i_367_n_222;
  wire ram_reg_i_368__0_n_222;
  wire ram_reg_i_368_n_222;
  wire ram_reg_i_369__0_n_222;
  wire ram_reg_i_369_n_222;
  wire ram_reg_i_370__0_n_222;
  wire ram_reg_i_370_n_222;
  wire ram_reg_i_371__0_n_222;
  wire ram_reg_i_371_n_222;
  wire ram_reg_i_372__0_n_222;
  wire ram_reg_i_372_n_222;
  wire ram_reg_i_373__0_n_222;
  wire ram_reg_i_373_n_222;
  wire ram_reg_i_374__0_n_222;
  wire ram_reg_i_374_n_222;
  wire ram_reg_i_375__0_n_222;
  wire ram_reg_i_375_n_222;
  wire ram_reg_i_376__0_n_222;
  wire ram_reg_i_376_n_222;
  wire ram_reg_i_377__0_n_222;
  wire ram_reg_i_377_n_222;
  wire ram_reg_i_378__0_n_222;
  wire ram_reg_i_378_n_222;
  wire ram_reg_i_379__0_n_222;
  wire ram_reg_i_379_n_222;
  wire ram_reg_i_380__0_n_222;
  wire ram_reg_i_380_n_222;
  wire ram_reg_i_381__0_n_222;
  wire ram_reg_i_381_n_222;
  wire ram_reg_i_382__0_n_222;
  wire ram_reg_i_382_n_222;
  wire ram_reg_i_383__0_n_222;
  wire ram_reg_i_383_n_222;
  wire ram_reg_i_384__0_n_222;
  wire ram_reg_i_384_n_222;
  wire ram_reg_i_385__0_n_222;
  wire ram_reg_i_385_n_222;
  wire ram_reg_i_386__0_n_222;
  wire ram_reg_i_386_n_222;
  wire ram_reg_i_387__0_n_222;
  wire ram_reg_i_387_n_222;
  wire ram_reg_i_388__0_n_222;
  wire ram_reg_i_388_n_222;
  wire ram_reg_i_389__0_n_222;
  wire ram_reg_i_389_n_222;
  wire ram_reg_i_390__0_n_222;
  wire ram_reg_i_390_n_222;
  wire ram_reg_i_391__0_n_222;
  wire ram_reg_i_391_n_222;
  wire ram_reg_i_392__0_n_222;
  wire ram_reg_i_392_n_222;
  wire ram_reg_i_393__0_n_222;
  wire ram_reg_i_393_n_222;
  wire ram_reg_i_394__0_n_222;
  wire ram_reg_i_394_n_222;
  wire ram_reg_i_395__0_n_222;
  wire ram_reg_i_395_n_222;
  wire ram_reg_i_396__0_n_222;
  wire ram_reg_i_396_n_222;
  wire ram_reg_i_397__0_n_222;
  wire ram_reg_i_397_n_222;
  wire ram_reg_i_398__0_n_222;
  wire ram_reg_i_398_n_222;
  wire ram_reg_i_399__0_n_222;
  wire ram_reg_i_399_n_222;
  wire ram_reg_i_400__0_n_222;
  wire ram_reg_i_400_n_222;
  wire ram_reg_i_401__0_n_222;
  wire ram_reg_i_401_n_222;
  wire ram_reg_i_402__0_n_222;
  wire ram_reg_i_402_n_222;
  wire ram_reg_i_403__0_n_222;
  wire ram_reg_i_403_n_222;
  wire ram_reg_i_404__0_n_222;
  wire ram_reg_i_404_n_222;
  wire ram_reg_i_405__0_n_222;
  wire ram_reg_i_405_n_222;
  wire ram_reg_i_406__0_n_222;
  wire ram_reg_i_406_n_222;
  wire ram_reg_i_407__0_n_222;
  wire ram_reg_i_407_n_222;
  wire ram_reg_i_408__0_n_222;
  wire ram_reg_i_408_n_222;
  wire ram_reg_i_409__0_n_222;
  wire ram_reg_i_409_n_222;
  wire ram_reg_i_410__0_n_222;
  wire ram_reg_i_410_n_222;
  wire ram_reg_i_411__0_n_222;
  wire ram_reg_i_411_n_222;
  wire ram_reg_i_412__0_n_222;
  wire ram_reg_i_412_n_222;
  wire ram_reg_i_413__0_n_222;
  wire ram_reg_i_413_n_222;
  wire ram_reg_i_414__0_n_222;
  wire ram_reg_i_414_n_222;
  wire ram_reg_i_415__0_n_222;
  wire ram_reg_i_415_n_222;
  wire ram_reg_i_416__0_n_222;
  wire ram_reg_i_416_n_222;
  wire ram_reg_i_417__0_n_222;
  wire ram_reg_i_417_n_222;
  wire ram_reg_i_418__0_n_222;
  wire ram_reg_i_418_n_222;
  wire ram_reg_i_419__0_n_222;
  wire ram_reg_i_419_n_222;
  wire ram_reg_i_420__0_n_222;
  wire ram_reg_i_420_n_222;
  wire ram_reg_i_421__0_n_222;
  wire ram_reg_i_421_n_222;
  wire ram_reg_i_422__0_n_222;
  wire ram_reg_i_422_n_222;
  wire ram_reg_i_423__0_n_222;
  wire ram_reg_i_423_n_222;
  wire ram_reg_i_424__0_n_222;
  wire ram_reg_i_424_n_222;
  wire ram_reg_i_425__0_n_222;
  wire ram_reg_i_425_n_222;
  wire ram_reg_i_426__0_n_222;
  wire ram_reg_i_426_n_222;
  wire ram_reg_i_427__0_n_222;
  wire ram_reg_i_427_n_222;
  wire ram_reg_i_428__0_n_222;
  wire ram_reg_i_428_n_222;
  wire ram_reg_i_429__0_n_222;
  wire ram_reg_i_429_n_222;
  wire ram_reg_i_430__0_n_222;
  wire ram_reg_i_430_n_222;
  wire ram_reg_i_431__0_n_222;
  wire ram_reg_i_431_n_222;
  wire ram_reg_i_432__0_n_222;
  wire ram_reg_i_432_n_222;
  wire ram_reg_i_433__0_n_222;
  wire ram_reg_i_433_n_222;
  wire ram_reg_i_434__0_n_222;
  wire ram_reg_i_434_n_222;
  wire ram_reg_i_435__0_n_222;
  wire ram_reg_i_435_n_222;
  wire ram_reg_i_436__0_n_222;
  wire ram_reg_i_436_n_222;
  wire ram_reg_i_437__0_n_222;
  wire ram_reg_i_437_n_222;
  wire ram_reg_i_438__0_n_222;
  wire ram_reg_i_438_n_222;
  wire ram_reg_i_439__0_n_222;
  wire ram_reg_i_439_n_222;
  wire ram_reg_i_440__0_n_222;
  wire ram_reg_i_440_n_222;
  wire ram_reg_i_441__0_n_222;
  wire ram_reg_i_441_n_222;
  wire ram_reg_i_442__0_n_222;
  wire ram_reg_i_442_n_222;
  wire ram_reg_i_443__0_n_222;
  wire ram_reg_i_443_n_222;
  wire ram_reg_i_444__0_n_222;
  wire ram_reg_i_444_n_222;
  wire ram_reg_i_445__0_n_222;
  wire ram_reg_i_445_n_222;
  wire ram_reg_i_446__0_n_222;
  wire ram_reg_i_446_n_222;
  wire ram_reg_i_447__0_n_222;
  wire ram_reg_i_447_n_222;
  wire ram_reg_i_448__0_n_222;
  wire ram_reg_i_448_n_222;
  wire ram_reg_i_449__0_n_222;
  wire ram_reg_i_449_n_222;
  wire ram_reg_i_450__0_n_222;
  wire ram_reg_i_450_n_222;
  wire ram_reg_i_451__0_n_222;
  wire ram_reg_i_451_n_222;
  wire ram_reg_i_452__0_n_222;
  wire ram_reg_i_452_n_222;
  wire ram_reg_i_453__0_n_222;
  wire ram_reg_i_453_n_222;
  wire ram_reg_i_454__0_n_222;
  wire ram_reg_i_454_n_222;
  wire ram_reg_i_455__0_n_222;
  wire ram_reg_i_455_n_222;
  wire ram_reg_i_456__0_n_222;
  wire ram_reg_i_456_n_222;
  wire ram_reg_i_457__0_n_222;
  wire ram_reg_i_457_n_222;
  wire ram_reg_i_458__0_n_222;
  wire ram_reg_i_458_n_222;
  wire ram_reg_i_459__0_n_222;
  wire ram_reg_i_459_n_222;
  wire ram_reg_i_460__0_n_222;
  wire ram_reg_i_460_n_222;
  wire ram_reg_i_461__0_n_222;
  wire ram_reg_i_461_n_222;
  wire ram_reg_i_462__0_n_222;
  wire ram_reg_i_462_n_222;
  wire ram_reg_i_463__0_n_222;
  wire ram_reg_i_463_n_222;
  wire ram_reg_i_464__0_n_222;
  wire ram_reg_i_464_n_222;
  wire ram_reg_i_465__0_n_222;
  wire ram_reg_i_465_n_222;
  wire ram_reg_i_466__0_n_222;
  wire ram_reg_i_466_n_222;
  wire ram_reg_i_467__0_n_222;
  wire ram_reg_i_467_n_222;
  wire ram_reg_i_468__0_n_222;
  wire ram_reg_i_468_n_222;
  wire ram_reg_i_469__0_n_222;
  wire ram_reg_i_469_n_222;
  wire ram_reg_i_470__0_n_222;
  wire ram_reg_i_470_n_222;
  wire ram_reg_i_471__0_n_222;
  wire ram_reg_i_471_n_222;
  wire ram_reg_i_472__0_n_222;
  wire ram_reg_i_472_n_222;
  wire ram_reg_i_473__0_n_222;
  wire ram_reg_i_473_n_222;
  wire ram_reg_i_474__0_n_222;
  wire ram_reg_i_474_n_222;
  wire ram_reg_i_475__0_n_222;
  wire ram_reg_i_475_n_222;
  wire ram_reg_i_476__0_n_222;
  wire ram_reg_i_476_n_222;
  wire ram_reg_i_477__0_n_222;
  wire ram_reg_i_477_n_222;
  wire ram_reg_i_478__0_n_222;
  wire ram_reg_i_478_n_222;
  wire ram_reg_i_479__0_n_222;
  wire ram_reg_i_479_n_222;
  wire ram_reg_i_480__0_n_222;
  wire ram_reg_i_480_n_222;
  wire ram_reg_i_481__0_n_222;
  wire ram_reg_i_481_n_222;
  wire ram_reg_i_482__0_n_222;
  wire ram_reg_i_482_n_222;
  wire ram_reg_i_483__0_n_222;
  wire ram_reg_i_483_n_222;
  wire ram_reg_i_484__0_n_222;
  wire ram_reg_i_484_n_222;
  wire ram_reg_i_485__0_n_222;
  wire ram_reg_i_485_n_222;
  wire ram_reg_i_486__0_n_222;
  wire ram_reg_i_486_n_222;
  wire ram_reg_i_487__0_n_222;
  wire ram_reg_i_487_n_222;
  wire ram_reg_i_488__0_n_222;
  wire ram_reg_i_488_n_222;
  wire ram_reg_i_489__0_n_222;
  wire ram_reg_i_489_n_222;
  wire ram_reg_i_490__0_n_222;
  wire ram_reg_i_490_n_222;
  wire ram_reg_i_491__0_n_222;
  wire ram_reg_i_491_n_222;
  wire ram_reg_i_492__0_n_222;
  wire ram_reg_i_492_n_222;
  wire ram_reg_i_493__0_n_222;
  wire ram_reg_i_493_n_222;
  wire ram_reg_i_494__0_n_222;
  wire ram_reg_i_494_n_222;
  wire ram_reg_i_495__0_n_222;
  wire ram_reg_i_495_n_222;
  wire ram_reg_i_496__0_n_222;
  wire ram_reg_i_496_n_222;
  wire ram_reg_i_497__0_n_222;
  wire ram_reg_i_497_n_222;
  wire ram_reg_i_498__0_n_222;
  wire ram_reg_i_498_n_222;
  wire ram_reg_i_499__0_n_222;
  wire ram_reg_i_499_n_222;
  wire ram_reg_i_500__0_n_222;
  wire ram_reg_i_500_n_222;
  wire ram_reg_i_501__0_n_222;
  wire ram_reg_i_501_n_222;
  wire ram_reg_i_502__0_n_222;
  wire ram_reg_i_502_n_222;
  wire ram_reg_i_503__0_n_222;
  wire ram_reg_i_503_n_222;
  wire ram_reg_i_504__0_n_222;
  wire ram_reg_i_504_n_222;
  wire ram_reg_i_505__0_n_222;
  wire ram_reg_i_505_n_222;
  wire ram_reg_i_506__0_n_222;
  wire ram_reg_i_506_n_222;
  wire ram_reg_i_507__0_n_222;
  wire ram_reg_i_507_n_222;
  wire ram_reg_i_508__0_n_222;
  wire ram_reg_i_508_n_222;
  wire ram_reg_i_509__0_n_222;
  wire ram_reg_i_509_n_222;
  wire ram_reg_i_50_n_222;
  wire ram_reg_i_510__0_n_222;
  wire ram_reg_i_510_n_222;
  wire ram_reg_i_511__0_n_222;
  wire ram_reg_i_511_n_222;
  wire ram_reg_i_512__0_n_222;
  wire ram_reg_i_512_n_222;
  wire ram_reg_i_513__0_n_222;
  wire ram_reg_i_513_n_222;
  wire ram_reg_i_514__0_n_222;
  wire ram_reg_i_514_n_222;
  wire ram_reg_i_515__0_n_222;
  wire ram_reg_i_515_n_222;
  wire ram_reg_i_516__0_n_222;
  wire ram_reg_i_516_n_222;
  wire ram_reg_i_517__0_n_222;
  wire ram_reg_i_517_n_222;
  wire ram_reg_i_518__0_n_222;
  wire ram_reg_i_518_n_222;
  wire ram_reg_i_519__0_n_222;
  wire ram_reg_i_519_n_222;
  wire ram_reg_i_51_n_222;
  wire ram_reg_i_520__0_n_222;
  wire ram_reg_i_520_n_222;
  wire ram_reg_i_521__0_n_222;
  wire ram_reg_i_521_n_222;
  wire ram_reg_i_522__0_n_222;
  wire ram_reg_i_522_n_222;
  wire ram_reg_i_523__0_n_222;
  wire ram_reg_i_523_n_222;
  wire ram_reg_i_524__0_n_222;
  wire ram_reg_i_524_n_222;
  wire ram_reg_i_525__0_n_222;
  wire ram_reg_i_525_n_222;
  wire ram_reg_i_526__0_n_222;
  wire ram_reg_i_526_n_222;
  wire ram_reg_i_527__0_n_222;
  wire ram_reg_i_527_n_222;
  wire ram_reg_i_528__0_n_222;
  wire ram_reg_i_528_n_222;
  wire ram_reg_i_529__0_n_222;
  wire ram_reg_i_529_n_222;
  wire ram_reg_i_530__0_n_222;
  wire ram_reg_i_530_n_222;
  wire ram_reg_i_531__0_n_222;
  wire ram_reg_i_531_n_222;
  wire ram_reg_i_532__0_n_222;
  wire ram_reg_i_532_n_222;
  wire ram_reg_i_533__0_n_222;
  wire ram_reg_i_533_n_222;
  wire ram_reg_i_534__0_n_222;
  wire ram_reg_i_534_n_222;
  wire ram_reg_i_535__0_n_222;
  wire ram_reg_i_535_n_222;
  wire ram_reg_i_536__0_n_222;
  wire ram_reg_i_536_n_222;
  wire ram_reg_i_537__0_n_222;
  wire ram_reg_i_537_n_222;
  wire ram_reg_i_538__0_n_222;
  wire ram_reg_i_538_n_222;
  wire ram_reg_i_539__0_n_222;
  wire ram_reg_i_539_n_222;
  wire ram_reg_i_540__0_n_222;
  wire ram_reg_i_540_n_222;
  wire ram_reg_i_541__0_n_222;
  wire ram_reg_i_541_n_222;
  wire ram_reg_i_542__0_n_222;
  wire ram_reg_i_542_n_222;
  wire ram_reg_i_543__0_n_222;
  wire ram_reg_i_543_n_222;
  wire ram_reg_i_544__0_n_222;
  wire ram_reg_i_544_n_222;
  wire ram_reg_i_545__0_n_222;
  wire ram_reg_i_545_n_222;
  wire ram_reg_i_546__0_n_222;
  wire ram_reg_i_546_n_222;
  wire ram_reg_i_547__0_n_222;
  wire ram_reg_i_547_n_222;
  wire ram_reg_i_548__0_n_222;
  wire ram_reg_i_548_n_222;
  wire ram_reg_i_549__0_n_222;
  wire ram_reg_i_549_n_222;
  wire ram_reg_i_550__0_n_222;
  wire ram_reg_i_550_n_222;
  wire ram_reg_i_551__0_n_222;
  wire ram_reg_i_551_n_222;
  wire ram_reg_i_552__0_n_222;
  wire ram_reg_i_552_n_222;
  wire ram_reg_i_553__0_n_222;
  wire ram_reg_i_553_n_222;
  wire ram_reg_i_554__0_n_222;
  wire ram_reg_i_554_n_222;
  wire ram_reg_i_555__0_n_222;
  wire ram_reg_i_555_n_222;
  wire ram_reg_i_556__0_n_222;
  wire ram_reg_i_556_n_222;
  wire ram_reg_i_557__0_n_222;
  wire ram_reg_i_557_n_222;
  wire ram_reg_i_558__0_n_222;
  wire ram_reg_i_558_n_222;
  wire ram_reg_i_559__0_n_222;
  wire ram_reg_i_559_n_222;
  wire ram_reg_i_55__0_n_222;
  wire ram_reg_i_560__0_n_222;
  wire ram_reg_i_560_n_222;
  wire ram_reg_i_561__0_n_222;
  wire ram_reg_i_561_n_222;
  wire ram_reg_i_562__0_n_222;
  wire ram_reg_i_562_n_222;
  wire ram_reg_i_563__0_n_222;
  wire ram_reg_i_563_n_222;
  wire ram_reg_i_564__0_n_222;
  wire ram_reg_i_564_n_222;
  wire ram_reg_i_565__0_n_222;
  wire ram_reg_i_565_n_222;
  wire ram_reg_i_566__0_n_222;
  wire ram_reg_i_566_n_222;
  wire ram_reg_i_567__0_n_222;
  wire ram_reg_i_567_n_222;
  wire ram_reg_i_568__0_n_222;
  wire ram_reg_i_568_n_222;
  wire ram_reg_i_569__0_n_222;
  wire ram_reg_i_569_n_222;
  wire ram_reg_i_56__0_n_222;
  wire ram_reg_i_56_n_222;
  wire ram_reg_i_570__0_n_222;
  wire ram_reg_i_570_n_222;
  wire ram_reg_i_571__0_n_222;
  wire ram_reg_i_571_n_222;
  wire ram_reg_i_572__0_n_222;
  wire ram_reg_i_572_n_222;
  wire ram_reg_i_573__0_n_222;
  wire ram_reg_i_573_n_222;
  wire ram_reg_i_574__0_n_222;
  wire ram_reg_i_574_n_222;
  wire ram_reg_i_575__0_n_222;
  wire ram_reg_i_575_n_222;
  wire ram_reg_i_576__0_n_222;
  wire ram_reg_i_576_n_222;
  wire ram_reg_i_577__0_n_222;
  wire ram_reg_i_577_n_222;
  wire ram_reg_i_578__0_n_222;
  wire ram_reg_i_578_n_222;
  wire ram_reg_i_579__0_n_222;
  wire ram_reg_i_579_n_222;
  wire ram_reg_i_57__0_n_222;
  wire ram_reg_i_57_n_222;
  wire ram_reg_i_580__0_n_222;
  wire ram_reg_i_580_n_222;
  wire ram_reg_i_581__0_n_222;
  wire ram_reg_i_581_n_222;
  wire ram_reg_i_582__0_n_222;
  wire ram_reg_i_582_n_222;
  wire ram_reg_i_583__0_n_222;
  wire ram_reg_i_583_n_222;
  wire ram_reg_i_584__0_n_222;
  wire ram_reg_i_584_n_222;
  wire ram_reg_i_585__0_n_222;
  wire ram_reg_i_585_n_222;
  wire ram_reg_i_586__0_n_222;
  wire ram_reg_i_586_n_222;
  wire ram_reg_i_587__0_n_222;
  wire ram_reg_i_587_n_222;
  wire ram_reg_i_588__0_n_222;
  wire ram_reg_i_588_n_222;
  wire ram_reg_i_589__0_n_222;
  wire ram_reg_i_589_n_222;
  wire ram_reg_i_58__0_n_222;
  wire ram_reg_i_58_n_222;
  wire ram_reg_i_590__0_n_222;
  wire ram_reg_i_590_n_222;
  wire ram_reg_i_591__0_n_222;
  wire ram_reg_i_591_n_222;
  wire ram_reg_i_592__0_n_222;
  wire ram_reg_i_592_n_222;
  wire ram_reg_i_593__0_n_222;
  wire ram_reg_i_593_n_222;
  wire ram_reg_i_594__0_n_222;
  wire ram_reg_i_594_n_222;
  wire ram_reg_i_595__0_n_222;
  wire ram_reg_i_595_n_222;
  wire ram_reg_i_596__0_n_222;
  wire ram_reg_i_596_n_222;
  wire ram_reg_i_597__0_n_222;
  wire ram_reg_i_597_n_222;
  wire ram_reg_i_598__0_n_222;
  wire ram_reg_i_598_n_222;
  wire ram_reg_i_599__0_n_222;
  wire ram_reg_i_599_n_222;
  wire ram_reg_i_59__0_n_222;
  wire ram_reg_i_59_n_222;
  wire ram_reg_i_600__0_n_222;
  wire ram_reg_i_600_n_222;
  wire ram_reg_i_601__0_n_222;
  wire ram_reg_i_601_n_222;
  wire ram_reg_i_602__0_n_222;
  wire ram_reg_i_602_n_222;
  wire ram_reg_i_603__0_n_222;
  wire ram_reg_i_603_n_222;
  wire ram_reg_i_604__0_n_222;
  wire ram_reg_i_604_n_222;
  wire ram_reg_i_605__0_n_222;
  wire ram_reg_i_605_n_222;
  wire ram_reg_i_606__0_n_222;
  wire ram_reg_i_606_n_222;
  wire ram_reg_i_607__0_n_222;
  wire ram_reg_i_607_n_222;
  wire ram_reg_i_608__0_n_222;
  wire ram_reg_i_608_n_222;
  wire ram_reg_i_609__0_n_222;
  wire ram_reg_i_609_n_222;
  wire ram_reg_i_60__0_n_222;
  wire ram_reg_i_60_n_222;
  wire ram_reg_i_610__0_n_222;
  wire ram_reg_i_610_n_222;
  wire ram_reg_i_611__0_n_222;
  wire ram_reg_i_611_n_222;
  wire ram_reg_i_612__0_n_222;
  wire ram_reg_i_612_n_222;
  wire ram_reg_i_613__0_n_222;
  wire ram_reg_i_613_n_222;
  wire ram_reg_i_614__0_n_222;
  wire ram_reg_i_614_n_222;
  wire ram_reg_i_615__0_n_222;
  wire ram_reg_i_615_n_222;
  wire ram_reg_i_616__0_n_222;
  wire ram_reg_i_616_n_222;
  wire ram_reg_i_617__0_n_222;
  wire ram_reg_i_617_n_222;
  wire ram_reg_i_618__0_n_222;
  wire ram_reg_i_618_n_222;
  wire ram_reg_i_619__0_n_222;
  wire ram_reg_i_619_n_222;
  wire ram_reg_i_61__0_n_222;
  wire ram_reg_i_61_n_222;
  wire ram_reg_i_620__0_n_222;
  wire ram_reg_i_620_n_222;
  wire ram_reg_i_621__0_n_222;
  wire ram_reg_i_621_n_222;
  wire ram_reg_i_622__0_n_222;
  wire ram_reg_i_622_n_222;
  wire ram_reg_i_623__0_n_222;
  wire ram_reg_i_623_n_222;
  wire ram_reg_i_624__0_n_222;
  wire ram_reg_i_624_n_222;
  wire ram_reg_i_625__0_n_222;
  wire ram_reg_i_625_n_222;
  wire ram_reg_i_626__0_n_222;
  wire ram_reg_i_626_n_222;
  wire ram_reg_i_627__0_n_222;
  wire ram_reg_i_627_n_222;
  wire ram_reg_i_628__0_n_222;
  wire ram_reg_i_628_n_222;
  wire ram_reg_i_629__0_n_222;
  wire ram_reg_i_629_n_222;
  wire ram_reg_i_62__0_n_222;
  wire ram_reg_i_62_n_222;
  wire ram_reg_i_630__0_n_222;
  wire ram_reg_i_630_n_222;
  wire ram_reg_i_631__0_n_222;
  wire ram_reg_i_631_n_222;
  wire ram_reg_i_632__0_n_222;
  wire ram_reg_i_632_n_222;
  wire ram_reg_i_633__0_n_222;
  wire ram_reg_i_633_n_222;
  wire ram_reg_i_634__0_n_222;
  wire ram_reg_i_634_n_222;
  wire ram_reg_i_635__0_n_222;
  wire ram_reg_i_635_n_222;
  wire ram_reg_i_636__0_n_222;
  wire ram_reg_i_636_n_222;
  wire ram_reg_i_637__0_n_222;
  wire ram_reg_i_637_n_222;
  wire ram_reg_i_638__0_n_222;
  wire ram_reg_i_638_n_222;
  wire ram_reg_i_639__0_n_222;
  wire ram_reg_i_639_n_222;
  wire ram_reg_i_63__0_n_222;
  wire ram_reg_i_63_n_222;
  wire ram_reg_i_640__0_n_222;
  wire ram_reg_i_640_n_222;
  wire ram_reg_i_641__0_n_222;
  wire ram_reg_i_641_n_222;
  wire ram_reg_i_642__0_n_222;
  wire ram_reg_i_642_n_222;
  wire ram_reg_i_643__0_n_222;
  wire ram_reg_i_643_n_222;
  wire ram_reg_i_644__0_n_222;
  wire ram_reg_i_644_n_222;
  wire ram_reg_i_645__0_n_222;
  wire ram_reg_i_645_n_222;
  wire ram_reg_i_646__0_n_222;
  wire ram_reg_i_646_n_222;
  wire ram_reg_i_647__0_n_222;
  wire ram_reg_i_647_n_222;
  wire ram_reg_i_648__0_n_222;
  wire ram_reg_i_648_n_222;
  wire ram_reg_i_649__0_n_222;
  wire ram_reg_i_649_n_222;
  wire ram_reg_i_64__0_n_222;
  wire ram_reg_i_650__0_n_222;
  wire ram_reg_i_650_n_222;
  wire ram_reg_i_651__0_n_222;
  wire ram_reg_i_651_n_222;
  wire ram_reg_i_652__0_n_222;
  wire ram_reg_i_652_n_222;
  wire ram_reg_i_653__0_n_222;
  wire ram_reg_i_653_n_222;
  wire ram_reg_i_654__0_n_222;
  wire ram_reg_i_654_n_222;
  wire ram_reg_i_655__0_n_222;
  wire ram_reg_i_655_n_222;
  wire ram_reg_i_656__0_n_222;
  wire ram_reg_i_656_n_222;
  wire ram_reg_i_657__0_n_222;
  wire ram_reg_i_657_n_222;
  wire ram_reg_i_658__0_n_222;
  wire ram_reg_i_658_n_222;
  wire ram_reg_i_659__0_n_222;
  wire ram_reg_i_659_n_222;
  wire ram_reg_i_65__0_n_222;
  wire ram_reg_i_65_n_222;
  wire ram_reg_i_660__0_n_222;
  wire ram_reg_i_660_n_222;
  wire ram_reg_i_661__0_n_222;
  wire ram_reg_i_661_n_222;
  wire ram_reg_i_662__0_n_222;
  wire ram_reg_i_662_n_222;
  wire ram_reg_i_663__0_n_222;
  wire ram_reg_i_663_n_222;
  wire ram_reg_i_664__0_n_222;
  wire ram_reg_i_664_n_222;
  wire ram_reg_i_665__0_n_222;
  wire ram_reg_i_665_n_222;
  wire ram_reg_i_666__0_n_222;
  wire ram_reg_i_666_n_222;
  wire ram_reg_i_667__0_n_222;
  wire ram_reg_i_667_n_222;
  wire ram_reg_i_668__0_n_222;
  wire ram_reg_i_668_n_222;
  wire ram_reg_i_669__0_n_222;
  wire ram_reg_i_669_n_222;
  wire ram_reg_i_66__0_n_222;
  wire ram_reg_i_66_n_222;
  wire ram_reg_i_670__0_n_222;
  wire ram_reg_i_670_n_222;
  wire ram_reg_i_671__0_n_222;
  wire ram_reg_i_671_n_222;
  wire ram_reg_i_672__0_n_222;
  wire ram_reg_i_672_n_222;
  wire ram_reg_i_673__0_n_222;
  wire ram_reg_i_673_n_222;
  wire ram_reg_i_674__0_n_222;
  wire ram_reg_i_674_n_222;
  wire ram_reg_i_675__0_n_222;
  wire ram_reg_i_675_n_222;
  wire ram_reg_i_676__0_n_222;
  wire ram_reg_i_676_n_222;
  wire ram_reg_i_677__0_n_222;
  wire ram_reg_i_677_n_222;
  wire ram_reg_i_678__0_n_222;
  wire ram_reg_i_678_n_222;
  wire ram_reg_i_679__0_n_222;
  wire ram_reg_i_679_n_222;
  wire ram_reg_i_67__0_n_222;
  wire ram_reg_i_67_n_222;
  wire ram_reg_i_680__0_n_222;
  wire ram_reg_i_680_n_222;
  wire ram_reg_i_681__0_n_222;
  wire ram_reg_i_681_n_222;
  wire ram_reg_i_682__0_n_222;
  wire ram_reg_i_682_n_222;
  wire ram_reg_i_683__0_n_222;
  wire ram_reg_i_683_n_222;
  wire ram_reg_i_684__0_n_222;
  wire ram_reg_i_684_n_222;
  wire ram_reg_i_685__0_n_222;
  wire ram_reg_i_685_n_222;
  wire ram_reg_i_686__0_n_222;
  wire ram_reg_i_686_n_222;
  wire ram_reg_i_687__0_n_222;
  wire ram_reg_i_687_n_222;
  wire ram_reg_i_688__0_n_222;
  wire ram_reg_i_688_n_222;
  wire ram_reg_i_689__0_n_222;
  wire ram_reg_i_689_n_222;
  wire ram_reg_i_68__0_n_222;
  wire ram_reg_i_68_n_222;
  wire ram_reg_i_690__0_n_222;
  wire ram_reg_i_690_n_222;
  wire ram_reg_i_691__0_n_222;
  wire ram_reg_i_691_n_222;
  wire ram_reg_i_692__0_n_222;
  wire ram_reg_i_692_n_222;
  wire ram_reg_i_693__0_n_222;
  wire ram_reg_i_693_n_222;
  wire ram_reg_i_694__0_n_222;
  wire ram_reg_i_694_n_222;
  wire ram_reg_i_695__0_n_222;
  wire ram_reg_i_695_n_222;
  wire ram_reg_i_696__0_n_222;
  wire ram_reg_i_696_n_222;
  wire ram_reg_i_697__0_n_222;
  wire ram_reg_i_697_n_222;
  wire ram_reg_i_698__0_n_222;
  wire ram_reg_i_698_n_222;
  wire ram_reg_i_699__0_n_222;
  wire ram_reg_i_699_n_222;
  wire ram_reg_i_69__0_n_222;
  wire ram_reg_i_69_n_222;
  wire ram_reg_i_700__0_n_222;
  wire ram_reg_i_700_n_222;
  wire ram_reg_i_701__0_n_222;
  wire ram_reg_i_701_n_222;
  wire ram_reg_i_702__0_n_222;
  wire ram_reg_i_702_n_222;
  wire ram_reg_i_703__0_n_222;
  wire ram_reg_i_703_n_222;
  wire ram_reg_i_704__0_n_222;
  wire ram_reg_i_704_n_222;
  wire ram_reg_i_705__0_n_222;
  wire ram_reg_i_705_n_222;
  wire ram_reg_i_706__0_n_222;
  wire ram_reg_i_706_n_222;
  wire ram_reg_i_707__0_n_222;
  wire ram_reg_i_707_n_222;
  wire ram_reg_i_708__0_n_222;
  wire ram_reg_i_708_n_222;
  wire ram_reg_i_709__0_n_222;
  wire ram_reg_i_709_n_222;
  wire ram_reg_i_70__0_n_222;
  wire ram_reg_i_70_n_222;
  wire ram_reg_i_710__0_n_222;
  wire ram_reg_i_710_n_222;
  wire ram_reg_i_711__0_n_222;
  wire ram_reg_i_711_n_222;
  wire ram_reg_i_712__0_n_222;
  wire ram_reg_i_712_n_222;
  wire ram_reg_i_713__0_n_222;
  wire ram_reg_i_713_n_222;
  wire ram_reg_i_714__0_n_222;
  wire ram_reg_i_714_n_222;
  wire ram_reg_i_715__0_n_222;
  wire ram_reg_i_715_n_222;
  wire ram_reg_i_716__0_n_222;
  wire ram_reg_i_716_n_222;
  wire ram_reg_i_717__0_n_222;
  wire ram_reg_i_717_n_222;
  wire ram_reg_i_718__0_n_222;
  wire ram_reg_i_718_n_222;
  wire ram_reg_i_719__0_n_222;
  wire ram_reg_i_719_n_222;
  wire ram_reg_i_71__0_n_222;
  wire ram_reg_i_71_n_222;
  wire ram_reg_i_720__0_n_222;
  wire ram_reg_i_720_n_222;
  wire ram_reg_i_721__0_n_222;
  wire ram_reg_i_721_n_222;
  wire ram_reg_i_722__0_n_222;
  wire ram_reg_i_722_n_222;
  wire ram_reg_i_723__0_n_222;
  wire ram_reg_i_723_n_222;
  wire ram_reg_i_724__0_n_222;
  wire ram_reg_i_724_n_222;
  wire ram_reg_i_725__0_n_222;
  wire ram_reg_i_725_n_222;
  wire ram_reg_i_726__0_n_222;
  wire ram_reg_i_726_n_222;
  wire ram_reg_i_727__0_n_222;
  wire ram_reg_i_727_n_222;
  wire ram_reg_i_728__0_n_222;
  wire ram_reg_i_728_n_222;
  wire ram_reg_i_729__0_n_222;
  wire ram_reg_i_729_n_222;
  wire ram_reg_i_72__0_n_222;
  wire ram_reg_i_72_n_222;
  wire ram_reg_i_730__0_n_222;
  wire ram_reg_i_730_n_222;
  wire ram_reg_i_731__0_n_222;
  wire ram_reg_i_731_n_222;
  wire ram_reg_i_732__0_n_222;
  wire ram_reg_i_732_n_222;
  wire ram_reg_i_733__0_n_222;
  wire ram_reg_i_733_n_222;
  wire ram_reg_i_734__0_n_222;
  wire ram_reg_i_734_n_222;
  wire ram_reg_i_735__0_n_222;
  wire ram_reg_i_735_n_222;
  wire ram_reg_i_736__0_n_222;
  wire ram_reg_i_736_n_222;
  wire ram_reg_i_737__0_n_222;
  wire ram_reg_i_737_n_222;
  wire ram_reg_i_738__0_n_222;
  wire ram_reg_i_738_n_222;
  wire ram_reg_i_739__0_n_222;
  wire ram_reg_i_739_n_222;
  wire ram_reg_i_73__0_n_222;
  wire ram_reg_i_73_n_222;
  wire ram_reg_i_740__0_n_222;
  wire ram_reg_i_740_n_222;
  wire ram_reg_i_741__0_n_222;
  wire ram_reg_i_741_n_222;
  wire ram_reg_i_742__0_n_222;
  wire ram_reg_i_742_n_222;
  wire ram_reg_i_743__0_n_222;
  wire ram_reg_i_743_n_222;
  wire ram_reg_i_744__0_n_222;
  wire ram_reg_i_744_n_222;
  wire ram_reg_i_745__0_n_222;
  wire ram_reg_i_745_n_222;
  wire ram_reg_i_746__0_n_222;
  wire ram_reg_i_746_n_222;
  wire ram_reg_i_747__0_n_222;
  wire ram_reg_i_747_n_222;
  wire ram_reg_i_748__0_n_222;
  wire ram_reg_i_748_n_222;
  wire ram_reg_i_749__0_n_222;
  wire ram_reg_i_749_n_222;
  wire ram_reg_i_74__0_n_222;
  wire ram_reg_i_74_n_222;
  wire ram_reg_i_750__0_n_222;
  wire ram_reg_i_750_n_222;
  wire ram_reg_i_751__0_n_222;
  wire ram_reg_i_751_n_222;
  wire ram_reg_i_752__0_n_222;
  wire ram_reg_i_752_n_222;
  wire ram_reg_i_753__0_n_222;
  wire ram_reg_i_753_n_222;
  wire ram_reg_i_754__0_n_222;
  wire ram_reg_i_754_n_222;
  wire ram_reg_i_755__0_n_222;
  wire ram_reg_i_755_n_222;
  wire ram_reg_i_756__0_n_222;
  wire ram_reg_i_756_n_222;
  wire ram_reg_i_757__0_n_222;
  wire ram_reg_i_757_n_222;
  wire ram_reg_i_758__0_n_222;
  wire ram_reg_i_758_n_222;
  wire ram_reg_i_759__0_n_222;
  wire ram_reg_i_759_n_222;
  wire ram_reg_i_75__0_n_222;
  wire ram_reg_i_75_n_222;
  wire ram_reg_i_760__0_n_222;
  wire ram_reg_i_760_n_222;
  wire ram_reg_i_761__0_n_222;
  wire ram_reg_i_761_n_222;
  wire ram_reg_i_762__0_n_222;
  wire ram_reg_i_762_n_222;
  wire ram_reg_i_763__0_n_222;
  wire ram_reg_i_763_n_222;
  wire ram_reg_i_764__0_n_222;
  wire ram_reg_i_764_n_222;
  wire ram_reg_i_765__0_n_222;
  wire ram_reg_i_765_n_222;
  wire ram_reg_i_766__0_n_222;
  wire ram_reg_i_766_n_222;
  wire ram_reg_i_767__0_n_222;
  wire ram_reg_i_767_n_222;
  wire ram_reg_i_768__0_n_222;
  wire ram_reg_i_768_n_222;
  wire ram_reg_i_769__0_n_222;
  wire ram_reg_i_769_n_222;
  wire ram_reg_i_76__0_n_222;
  wire ram_reg_i_76_n_222;
  wire ram_reg_i_770__0_n_222;
  wire ram_reg_i_770_n_222;
  wire ram_reg_i_771__0_n_222;
  wire ram_reg_i_771_n_222;
  wire ram_reg_i_772__0_n_222;
  wire ram_reg_i_772_n_222;
  wire ram_reg_i_773__0_n_222;
  wire ram_reg_i_773_n_222;
  wire ram_reg_i_774__0_n_222;
  wire ram_reg_i_774_n_222;
  wire ram_reg_i_775__0_n_222;
  wire ram_reg_i_775_n_222;
  wire ram_reg_i_776__0_n_222;
  wire ram_reg_i_776_n_222;
  wire ram_reg_i_777__0_n_222;
  wire ram_reg_i_777_n_222;
  wire ram_reg_i_778__0_n_222;
  wire ram_reg_i_778_n_222;
  wire ram_reg_i_779__0_n_222;
  wire ram_reg_i_779_n_222;
  wire ram_reg_i_77__0_n_222;
  wire ram_reg_i_77_n_222;
  wire ram_reg_i_780__0_n_222;
  wire ram_reg_i_780_n_222;
  wire ram_reg_i_781__0_n_222;
  wire ram_reg_i_781_n_222;
  wire ram_reg_i_782__0_n_222;
  wire ram_reg_i_782_n_222;
  wire ram_reg_i_783__0_n_222;
  wire ram_reg_i_783_n_222;
  wire ram_reg_i_784__0_n_222;
  wire ram_reg_i_784_n_222;
  wire ram_reg_i_785__0_n_222;
  wire ram_reg_i_785_n_222;
  wire ram_reg_i_786__0_n_222;
  wire ram_reg_i_786_n_222;
  wire ram_reg_i_787__0_n_222;
  wire ram_reg_i_787_n_222;
  wire ram_reg_i_788__0_n_222;
  wire ram_reg_i_788_n_222;
  wire ram_reg_i_789__0_n_222;
  wire ram_reg_i_789_n_222;
  wire ram_reg_i_78__0_n_222;
  wire ram_reg_i_78_n_222;
  wire ram_reg_i_790__0_n_222;
  wire ram_reg_i_790_n_222;
  wire ram_reg_i_791__0_n_222;
  wire ram_reg_i_791_n_222;
  wire ram_reg_i_792_n_222;
  wire ram_reg_i_793_n_222;
  wire ram_reg_i_794_n_222;
  wire ram_reg_i_795_n_222;
  wire ram_reg_i_796_n_222;
  wire ram_reg_i_797_n_222;
  wire ram_reg_i_798_n_222;
  wire ram_reg_i_799_n_222;
  wire ram_reg_i_79__0_n_222;
  wire ram_reg_i_800_n_222;
  wire ram_reg_i_801_n_222;
  wire ram_reg_i_802_n_222;
  wire ram_reg_i_803_n_222;
  wire ram_reg_i_804_n_222;
  wire ram_reg_i_805_n_222;
  wire ram_reg_i_806_n_222;
  wire ram_reg_i_807_n_222;
  wire ram_reg_i_808_n_222;
  wire ram_reg_i_809_n_222;
  wire ram_reg_i_80__0_n_222;
  wire ram_reg_i_80_n_222;
  wire ram_reg_i_810_n_222;
  wire ram_reg_i_811_n_222;
  wire ram_reg_i_812_n_222;
  wire ram_reg_i_813_n_222;
  wire ram_reg_i_814_n_222;
  wire ram_reg_i_815_n_222;
  wire ram_reg_i_816_n_222;
  wire ram_reg_i_817_n_222;
  wire ram_reg_i_818_n_222;
  wire ram_reg_i_819_n_222;
  wire ram_reg_i_81__0_n_222;
  wire ram_reg_i_81_n_222;
  wire ram_reg_i_820_n_222;
  wire ram_reg_i_821_n_222;
  wire ram_reg_i_822_n_222;
  wire ram_reg_i_823_n_222;
  wire ram_reg_i_824_n_222;
  wire ram_reg_i_825_n_222;
  wire ram_reg_i_826_n_222;
  wire ram_reg_i_827_n_222;
  wire ram_reg_i_828_n_222;
  wire ram_reg_i_829_n_222;
  wire ram_reg_i_82__0_n_222;
  wire ram_reg_i_82_n_222;
  wire ram_reg_i_830_n_222;
  wire ram_reg_i_831_n_222;
  wire ram_reg_i_832_n_222;
  wire ram_reg_i_833_n_222;
  wire ram_reg_i_834_n_222;
  wire ram_reg_i_835_n_222;
  wire ram_reg_i_836_n_222;
  wire ram_reg_i_837_n_222;
  wire ram_reg_i_838_n_222;
  wire ram_reg_i_839_n_222;
  wire ram_reg_i_83__0_n_222;
  wire ram_reg_i_83_n_222;
  wire ram_reg_i_840_n_222;
  wire ram_reg_i_841_n_222;
  wire ram_reg_i_842_n_222;
  wire ram_reg_i_843_n_222;
  wire ram_reg_i_844_n_222;
  wire ram_reg_i_845_n_222;
  wire ram_reg_i_846_n_222;
  wire ram_reg_i_847_n_222;
  wire ram_reg_i_848_n_222;
  wire ram_reg_i_849_n_222;
  wire ram_reg_i_84__0_n_222;
  wire ram_reg_i_84_n_222;
  wire ram_reg_i_850_n_222;
  wire ram_reg_i_851_n_222;
  wire ram_reg_i_852_n_222;
  wire ram_reg_i_853_n_222;
  wire ram_reg_i_854_n_222;
  wire ram_reg_i_855_n_222;
  wire ram_reg_i_856_n_222;
  wire ram_reg_i_857_n_222;
  wire ram_reg_i_85__0_n_222;
  wire ram_reg_i_85_n_222;
  wire ram_reg_i_86__0_n_222;
  wire ram_reg_i_86_n_222;
  wire ram_reg_i_87__0_n_222;
  wire ram_reg_i_87_n_222;
  wire ram_reg_i_88__0_n_222;
  wire ram_reg_i_88_n_222;
  wire ram_reg_i_89__0_n_222;
  wire ram_reg_i_89_n_222;
  wire ram_reg_i_90__0_n_222;
  wire ram_reg_i_90_n_222;
  wire ram_reg_i_91__0_n_222;
  wire ram_reg_i_91_n_222;
  wire ram_reg_i_92__0_n_222;
  wire ram_reg_i_92_n_222;
  wire ram_reg_i_93__0_n_222;
  wire ram_reg_i_93_n_222;
  wire ram_reg_i_94__0_n_222;
  wire ram_reg_i_94_n_222;
  wire ram_reg_i_95__0_n_222;
  wire ram_reg_i_95_n_222;
  wire ram_reg_i_96__0_n_222;
  wire ram_reg_i_96_n_222;
  wire ram_reg_i_97__0_n_222;
  wire ram_reg_i_97_n_222;
  wire ram_reg_i_98__0_n_222;
  wire ram_reg_i_98_n_222;
  wire ram_reg_i_99__0_n_222;
  wire ram_reg_i_99_n_222;
  wire tptr;
  wire tptr_2;
  wire [13:0]\tptr_reg[0] ;
  wire [10:0]\tptr_reg[0]_0 ;
  wire [2:0]\tptr_reg[0]_1 ;
  wire twid_rom_M_imag_V_i_full_n;
  wire twid_rom_M_imag_V_t_empty_n;
  wire twid_rom_M_real_V_i_full_n;
  wire twid_rom_M_real_V_t_empty_n;

  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(ap_rst_n),
        .O(SS));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(Q[1]),
        .I1(ap_sync_reg_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_ready),
        .I2(ap_start),
        .I3(ap_done_reg),
        .I4(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \ap_CS_fsm[121]_i_1 
       (.I0(\ap_CS_fsm[121]_i_2_n_222 ),
        .I1(\ap_CS_fsm[121]_i_3_n_222 ),
        .I2(\ap_CS_fsm[121]_i_4_n_222 ),
        .I3(\ap_CS_fsm[121]_i_5_n_222 ),
        .I4(\ap_CS_fsm[121]_i_6_n_222 ),
        .I5(\ap_CS_fsm[121]_i_7_n_222 ),
        .O(ap_NS_fsm[121]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[121]_i_10 
       (.I0(ap_CS_fsm_state93),
        .I1(ap_CS_fsm_state92),
        .O(\ap_CS_fsm[121]_i_10_n_222 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    \ap_CS_fsm[121]_i_11 
       (.I0(ram_reg_i_180_n_222),
        .I1(ap_CS_fsm_state70),
        .I2(ap_CS_fsm_state69),
        .I3(ap_CS_fsm_state68),
        .I4(ap_CS_fsm_state65),
        .I5(ram_reg_i_408__0_n_222),
        .O(\ap_CS_fsm[121]_i_11_n_222 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \ap_CS_fsm[121]_i_12 
       (.I0(ap_CS_fsm_state80),
        .I1(ap_CS_fsm_state79),
        .I2(ap_CS_fsm_state78),
        .I3(ap_CS_fsm_state77),
        .I4(ram_reg_i_520_n_222),
        .I5(ram_reg_i_193__0_n_222),
        .O(\ap_CS_fsm[121]_i_12_n_222 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[121]_i_13 
       (.I0(ap_CS_fsm_state47),
        .I1(ap_CS_fsm_state48),
        .O(\ap_CS_fsm[121]_i_13_n_222 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[121]_i_14 
       (.I0(ap_CS_fsm_state94),
        .I1(ap_CS_fsm_state95),
        .I2(ap_CS_fsm_state96),
        .I3(ap_CS_fsm_state97),
        .O(\ap_CS_fsm[121]_i_14_n_222 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[121]_i_15 
       (.I0(ap_CS_fsm_state55),
        .I1(ap_CS_fsm_state56),
        .O(\ap_CS_fsm[121]_i_15_n_222 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[121]_i_16 
       (.I0(ap_CS_fsm_state52),
        .I1(ap_CS_fsm_state50),
        .I2(ap_CS_fsm_state49),
        .I3(ap_CS_fsm_state51),
        .O(\ap_CS_fsm[121]_i_16_n_222 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[121]_i_17 
       (.I0(ap_CS_fsm_state85),
        .I1(ap_CS_fsm_state87),
        .I2(ap_CS_fsm_state86),
        .I3(ap_CS_fsm_state88),
        .O(\ap_CS_fsm[121]_i_17_n_222 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEFFFFF)) 
    \ap_CS_fsm[121]_i_18 
       (.I0(ap_CS_fsm_state90),
        .I1(ram_reg_i_503__0_n_222),
        .I2(ram_reg_i_97__0_n_222),
        .I3(ap_CS_fsm_state118),
        .I4(ram_reg_i_62_n_222),
        .I5(\ap_CS_fsm[121]_i_23_n_222 ),
        .O(\ap_CS_fsm[121]_i_18_n_222 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ap_CS_fsm[121]_i_19 
       (.I0(\ap_CS_fsm[121]_i_24_n_222 ),
        .I1(\ap_CS_fsm[121]_i_25_n_222 ),
        .I2(ap_CS_fsm_state14),
        .I3(ap_CS_fsm_state12),
        .I4(ap_CS_fsm_state11),
        .I5(ap_CS_fsm_state13),
        .O(\ap_CS_fsm[121]_i_19_n_222 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    \ap_CS_fsm[121]_i_2 
       (.I0(\ap_CS_fsm[121]_i_8_n_222 ),
        .I1(\ap_CS_fsm[121]_i_9_n_222 ),
        .I2(\ap_CS_fsm[121]_i_10_n_222 ),
        .I3(ap_CS_fsm_state91),
        .I4(ap_CS_fsm_state89),
        .I5(\ap_CS_fsm[121]_i_11_n_222 ),
        .O(\ap_CS_fsm[121]_i_2_n_222 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[121]_i_20 
       (.I0(ap_CS_fsm_state28),
        .I1(ap_CS_fsm_state26),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state25),
        .O(\ap_CS_fsm[121]_i_20_n_222 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[121]_i_21 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state2),
        .I2(Q[0]),
        .O(\ap_CS_fsm[121]_i_21_n_222 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[121]_i_22 
       (.I0(ram_reg_i_616__0_n_222),
        .I1(ap_CS_fsm_state21),
        .I2(ap_CS_fsm_state19),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state18),
        .O(\ap_CS_fsm[121]_i_22_n_222 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \ap_CS_fsm[121]_i_23 
       (.I0(ap_CS_fsm_state6),
        .I1(ap_CS_fsm_state7),
        .I2(ap_CS_fsm_state8),
        .O(\ap_CS_fsm[121]_i_23_n_222 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[121]_i_24 
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state9),
        .O(\ap_CS_fsm[121]_i_24_n_222 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[121]_i_25 
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state16),
        .O(\ap_CS_fsm[121]_i_25_n_222 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \ap_CS_fsm[121]_i_3 
       (.I0(\ap_CS_fsm[121]_i_12_n_222 ),
        .I1(\ap_CS_fsm[121]_i_13_n_222 ),
        .I2(ap_CS_fsm_state39),
        .I3(ap_CS_fsm_state37),
        .I4(ap_CS_fsm_state38),
        .I5(ap_CS_fsm_state40),
        .O(\ap_CS_fsm[121]_i_3_n_222 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[121]_i_4 
       (.I0(ap_CS_fsm_state29),
        .I1(ap_CS_fsm_state30),
        .I2(ap_CS_fsm_state32),
        .I3(ap_CS_fsm_state31),
        .O(\ap_CS_fsm[121]_i_4_n_222 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[121]_i_5 
       (.I0(ap_CS_fsm_state75),
        .I1(ap_CS_fsm_state76),
        .I2(ap_CS_fsm_state73),
        .I3(ap_CS_fsm_state74),
        .O(\ap_CS_fsm[121]_i_5_n_222 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF7FFFFF)) 
    \ap_CS_fsm[121]_i_6 
       (.I0(\ap_CS_fsm[121]_i_14_n_222 ),
        .I1(\ap_CS_fsm[121]_i_15_n_222 ),
        .I2(ram_reg_i_444_n_222),
        .I3(\ap_CS_fsm[121]_i_16_n_222 ),
        .I4(\ap_CS_fsm[121]_i_17_n_222 ),
        .I5(\ap_CS_fsm[121]_i_18_n_222 ),
        .O(\ap_CS_fsm[121]_i_6_n_222 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    \ap_CS_fsm[121]_i_7 
       (.I0(ram_reg_i_269_n_222),
        .I1(\ap_CS_fsm[121]_i_19_n_222 ),
        .I2(\ap_CS_fsm[121]_i_20_n_222 ),
        .I3(\ap_CS_fsm[121]_i_21_n_222 ),
        .I4(ram_reg_i_186__0_n_222),
        .I5(\ap_CS_fsm[121]_i_22_n_222 ),
        .O(\ap_CS_fsm[121]_i_7_n_222 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \ap_CS_fsm[121]_i_8 
       (.I0(ap_CS_fsm_state59),
        .I1(ap_CS_fsm_state58),
        .I2(ap_CS_fsm_state57),
        .I3(ram_reg_i_447__0_n_222),
        .I4(ap_CS_fsm_state60),
        .I5(ram_reg_i_561_n_222),
        .O(\ap_CS_fsm[121]_i_8_n_222 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[121]_i_9 
       (.I0(ap_CS_fsm_state43),
        .I1(ap_CS_fsm_state44),
        .I2(ap_CS_fsm_state42),
        .I3(ap_CS_fsm_state41),
        .I4(ap_CS_fsm_state45),
        .I5(ap_CS_fsm_state46),
        .O(\ap_CS_fsm[121]_i_9_n_222 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_ready),
        .I3(Q[0]),
        .O(\ap_CS_fsm[1]_i_1__2_n_222 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[100] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state100),
        .Q(ap_CS_fsm_state101),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[101] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state101),
        .Q(ap_CS_fsm_state102),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[102] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state102),
        .Q(ap_CS_fsm_state103),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[103] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state103),
        .Q(ap_CS_fsm_state104),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[104] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state104),
        .Q(ap_CS_fsm_state105),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[105] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state105),
        .Q(ap_CS_fsm_state106),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[106] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state106),
        .Q(ap_CS_fsm_state107),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[107] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state107),
        .Q(ap_CS_fsm_state108),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[108] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state108),
        .Q(ap_CS_fsm_state109),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[109] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state109),
        .Q(ap_CS_fsm_state110),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state10),
        .Q(ap_CS_fsm_state11),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[110] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state110),
        .Q(ap_CS_fsm_state111),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[111] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state111),
        .Q(ap_CS_fsm_state112),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[112] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state112),
        .Q(ap_CS_fsm_state113),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[113] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state113),
        .Q(ap_CS_fsm_state114),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[114] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state114),
        .Q(ap_CS_fsm_state115),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[115] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state115),
        .Q(ap_CS_fsm_state116),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[116] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state116),
        .Q(ap_CS_fsm_state117),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[117] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state117),
        .Q(ap_CS_fsm_state118),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[118] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state118),
        .Q(ap_CS_fsm_state119),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[119] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state119),
        .Q(ap_CS_fsm_state120),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[120] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state120),
        .Q(ap_CS_fsm_state121),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[121] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[121]),
        .Q(ap_CS_fsm_state122),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[122] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state122),
        .Q(ap_CS_fsm_state123),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[123] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state123),
        .Q(ap_CS_fsm_state124),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[124] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state124),
        .Q(ap_CS_fsm_state125),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[125] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state125),
        .Q(ap_CS_fsm_state126),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[126] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state126),
        .Q(ap_CS_fsm_state127),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[127] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state127),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state13),
        .Q(ap_CS_fsm_state14),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state14),
        .Q(ap_CS_fsm_state15),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state15),
        .Q(ap_CS_fsm_state16),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state16),
        .Q(ap_CS_fsm_state17),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state17),
        .Q(ap_CS_fsm_state18),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state18),
        .Q(ap_CS_fsm_state19),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state19),
        .Q(ap_CS_fsm_state20),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[1]_i_1__2_n_222 ),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state20),
        .Q(ap_CS_fsm_state21),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state21),
        .Q(ap_CS_fsm_state22),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state22),
        .Q(ap_CS_fsm_state23),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state23),
        .Q(ap_CS_fsm_state24),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state24),
        .Q(ap_CS_fsm_state25),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state25),
        .Q(ap_CS_fsm_state26),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state26),
        .Q(ap_CS_fsm_state27),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state27),
        .Q(ap_CS_fsm_state28),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state28),
        .Q(ap_CS_fsm_state29),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state29),
        .Q(ap_CS_fsm_state30),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(ap_CS_fsm_state3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state30),
        .Q(ap_CS_fsm_state31),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state31),
        .Q(ap_CS_fsm_state32),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state32),
        .Q(ap_CS_fsm_state33),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state33),
        .Q(ap_CS_fsm_state34),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state34),
        .Q(ap_CS_fsm_state35),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state35),
        .Q(ap_CS_fsm_state36),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state36),
        .Q(ap_CS_fsm_state37),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state37),
        .Q(ap_CS_fsm_state38),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state38),
        .Q(ap_CS_fsm_state39),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state39),
        .Q(ap_CS_fsm_state40),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state40),
        .Q(ap_CS_fsm_state41),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state41),
        .Q(ap_CS_fsm_state42),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state42),
        .Q(ap_CS_fsm_state43),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state43),
        .Q(ap_CS_fsm_state44),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state44),
        .Q(ap_CS_fsm_state45),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state45),
        .Q(ap_CS_fsm_state46),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state46),
        .Q(ap_CS_fsm_state47),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state47),
        .Q(ap_CS_fsm_state48),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state48),
        .Q(ap_CS_fsm_state49),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state49),
        .Q(ap_CS_fsm_state50),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state4),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state50),
        .Q(ap_CS_fsm_state51),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state51),
        .Q(ap_CS_fsm_state52),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state52),
        .Q(ap_CS_fsm_state53),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state53),
        .Q(ap_CS_fsm_state54),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state54),
        .Q(ap_CS_fsm_state55),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state55),
        .Q(ap_CS_fsm_state56),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state56),
        .Q(ap_CS_fsm_state57),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state57),
        .Q(ap_CS_fsm_state58),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state58),
        .Q(ap_CS_fsm_state59),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state59),
        .Q(ap_CS_fsm_state60),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(ap_CS_fsm_state6),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state60),
        .Q(ap_CS_fsm_state61),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state61),
        .Q(ap_CS_fsm_state62),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state62),
        .Q(ap_CS_fsm_state63),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state63),
        .Q(ap_CS_fsm_state64),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state64),
        .Q(ap_CS_fsm_state65),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[65] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state65),
        .Q(ap_CS_fsm_state66),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[66] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state66),
        .Q(ap_CS_fsm_state67),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[67] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state67),
        .Q(ap_CS_fsm_state68),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[68] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state68),
        .Q(ap_CS_fsm_state69),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[69] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state69),
        .Q(ap_CS_fsm_state70),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state6),
        .Q(ap_CS_fsm_state7),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[70] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state70),
        .Q(ap_CS_fsm_state71),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[71] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state71),
        .Q(ap_CS_fsm_state72),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[72] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state72),
        .Q(ap_CS_fsm_state73),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[73] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state73),
        .Q(ap_CS_fsm_state74),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[74] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state74),
        .Q(ap_CS_fsm_state75),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[75] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state75),
        .Q(ap_CS_fsm_state76),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[76] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state76),
        .Q(ap_CS_fsm_state77),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[77] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state77),
        .Q(ap_CS_fsm_state78),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[78] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state78),
        .Q(ap_CS_fsm_state79),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[79] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state79),
        .Q(ap_CS_fsm_state80),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state8),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[80] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state80),
        .Q(ap_CS_fsm_state81),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[81] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state81),
        .Q(ap_CS_fsm_state82),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[82] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state82),
        .Q(ap_CS_fsm_state83),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[83] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state83),
        .Q(ap_CS_fsm_state84),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[84] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state84),
        .Q(ap_CS_fsm_state85),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[85] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state85),
        .Q(ap_CS_fsm_state86),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[86] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state86),
        .Q(ap_CS_fsm_state87),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[87] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state87),
        .Q(ap_CS_fsm_state88),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[88] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state88),
        .Q(ap_CS_fsm_state89),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[89] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state89),
        .Q(ap_CS_fsm_state90),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state8),
        .Q(ap_CS_fsm_state9),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[90] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state90),
        .Q(ap_CS_fsm_state91),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[91] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state91),
        .Q(ap_CS_fsm_state92),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[92] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state92),
        .Q(ap_CS_fsm_state93),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[93] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state93),
        .Q(ap_CS_fsm_state94),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[94] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state94),
        .Q(ap_CS_fsm_state95),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[95] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state95),
        .Q(ap_CS_fsm_state96),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[96] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state96),
        .Q(ap_CS_fsm_state97),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[97] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state97),
        .Q(ap_CS_fsm_state98),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[98] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state98),
        .Q(ap_CS_fsm_state99),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[99] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state99),
        .Q(ap_CS_fsm_state100),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state9),
        .Q(ap_CS_fsm_state10),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ap_done_reg_i_2
       (.I0(Q[1]),
        .I1(ap_done_reg),
        .O(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_done));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE0)) 
    ap_ready_INST_0
       (.I0(Q[1]),
        .I1(ap_sync_reg_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_ready),
        .I2(ap_sync_Loop_realfft_be_buffer_proc1_U0_ap_ready),
        .O(ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h2220AAA0)) 
    ap_sync_reg_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_ready),
        .I3(Q[1]),
        .I4(ap_sync_Loop_realfft_be_buffer_proc1_U0_ap_ready),
        .O(ap_rst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h222A0000)) 
    ap_sync_reg_Loop_realfft_be_buffer_proc1_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_ready),
        .I3(Q[1]),
        .I4(ap_sync_Loop_realfft_be_buffer_proc1_U0_ap_ready),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    \count[1]_i_2 
       (.I0(twid_rom_M_imag_V_i_full_n),
        .I1(Q[1]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_twid_rom_M_imag_V),
        .O(push_buf));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h5400)) 
    \count[1]_i_2__0 
       (.I0(\count_reg[1] ),
        .I1(Q[1]),
        .I2(ap_done_reg),
        .I3(twid_rom_M_real_V_i_full_n),
        .O(push_buf_0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    empty_n_i_2
       (.I0(ap_done_reg),
        .I1(Q[1]),
        .I2(\count_reg[1] ),
        .O(ap_done_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    empty_n_i_2__0
       (.I0(ap_done_reg),
        .I1(Q[1]),
        .I2(ap_sync_reg_channel_write_twid_rom_M_imag_V),
        .O(ap_done_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'hABFF5400)) 
    \iptr[0]_i_1 
       (.I0(ap_sync_reg_channel_write_twid_rom_M_imag_V),
        .I1(ap_done_reg),
        .I2(Q[1]),
        .I3(twid_rom_M_imag_V_i_full_n),
        .I4(iptr),
        .O(ap_sync_reg_channel_write_twid_rom_M_imag_V_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7F7F777)) 
    ram_reg_i_100
       (.I0(ram_reg_i_84__0_n_222),
        .I1(ram_reg_i_62_n_222),
        .I2(ram_reg_i_90__0_n_222),
        .I3(ap_CS_fsm_state115),
        .I4(ap_CS_fsm_state116),
        .I5(ap_CS_fsm_state125),
        .O(ram_reg_i_100_n_222));
  LUT6 #(
    .INIT(64'h51515155FFFFFFFF)) 
    ram_reg_i_100__0
       (.I0(ram_reg_i_321__0_n_222),
        .I1(ram_reg_i_289_n_222),
        .I2(ram_reg_i_322__0_n_222),
        .I3(ap_CS_fsm_state33),
        .I4(ap_CS_fsm_state34),
        .I5(ram_reg_i_155__0_n_222),
        .O(ram_reg_i_100__0_n_222));
  LUT6 #(
    .INIT(64'h8AAA8888AAAAAAAA)) 
    ram_reg_i_101
       (.I0(ram_reg_i_70__0_n_222),
        .I1(ram_reg_i_323__0_n_222),
        .I2(ram_reg_i_324__0_n_222),
        .I3(ram_reg_i_325__0_n_222),
        .I4(ram_reg_i_73__0_n_222),
        .I5(ram_reg_i_281_n_222),
        .O(ram_reg_i_101_n_222));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    ram_reg_i_101__0
       (.I0(ram_reg_i_259_n_222),
        .I1(ram_reg_i_260__0_n_222),
        .I2(ram_reg_i_261_n_222),
        .I3(ram_reg_i_262__0_n_222),
        .I4(ram_reg_i_263_n_222),
        .I5(ram_reg_i_264_n_222),
        .O(ram_reg_i_101__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF404040)) 
    ram_reg_i_102
       (.I0(ram_reg_i_268__0_n_222),
        .I1(ram_reg_i_267_n_222),
        .I2(ram_reg_i_266__0_n_222),
        .I3(ram_reg_i_255__0_n_222),
        .I4(ap_CS_fsm_state125),
        .I5(ram_reg_i_326_n_222),
        .O(ram_reg_i_102_n_222));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_102__0
       (.I0(ap_CS_fsm_state117),
        .I1(ap_CS_fsm_state118),
        .I2(ap_CS_fsm_state112),
        .I3(ap_CS_fsm_state113),
        .I4(ap_CS_fsm_state114),
        .O(ram_reg_i_102__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFB00000)) 
    ram_reg_i_103
       (.I0(ram_reg_i_310__0_n_222),
        .I1(ram_reg_i_327__0_n_222),
        .I2(ram_reg_i_289_n_222),
        .I3(ram_reg_i_328__0_n_222),
        .I4(ram_reg_i_155__0_n_222),
        .I5(ram_reg_i_329__0_n_222),
        .O(ram_reg_i_103_n_222));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'hFBFA)) 
    ram_reg_i_103__0
       (.I0(ap_CS_fsm_state127),
        .I1(ap_CS_fsm_state125),
        .I2(ap_CS_fsm_state126),
        .I3(ap_CS_fsm_state124),
        .O(ram_reg_i_103__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
    ram_reg_i_104
       (.I0(ram_reg_i_265__0_n_222),
        .I1(ram_reg_i_266_n_222),
        .I2(ram_reg_i_267__0_n_222),
        .I3(ram_reg_i_268_n_222),
        .I4(ram_reg_i_269_n_222),
        .I5(ram_reg_i_105__0_n_222),
        .O(\ap_CS_fsm_reg[118]_0 ));
  LUT6 #(
    .INIT(64'h000B0000FFFFFFFF)) 
    ram_reg_i_104__0
       (.I0(ap_CS_fsm_state18),
        .I1(ram_reg_i_262_n_222),
        .I2(ram_reg_i_330_n_222),
        .I3(ram_reg_i_331_n_222),
        .I4(ram_reg_i_332_n_222),
        .I5(ram_reg_i_84_n_222),
        .O(ram_reg_i_104__0_n_222));
  LUT6 #(
    .INIT(64'hF4F5FFFFF4F5F4F5)) 
    ram_reg_i_105
       (.I0(Q[1]),
        .I1(ap_CS_fsm_state127),
        .I2(ram_reg_i_333_n_222),
        .I3(ram_reg_i_334_n_222),
        .I4(ram_reg_i_335_n_222),
        .I5(ram_reg_i_86__0_n_222),
        .O(ram_reg_i_105_n_222));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    ram_reg_i_105__0
       (.I0(ram_reg_i_270_n_222),
        .I1(ram_reg_i_386_n_222),
        .I2(ram_reg_i_366_n_222),
        .I3(ap_CS_fsm_state11),
        .I4(ap_CS_fsm_state10),
        .O(ram_reg_i_105__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF444)) 
    ram_reg_i_106
       (.I0(ram_reg_i_336__0_n_222),
        .I1(ram_reg_i_155__0_n_222),
        .I2(ap_CS_fsm_state70),
        .I3(ram_reg_i_337__0_n_222),
        .I4(ram_reg_i_338_n_222),
        .I5(ram_reg_i_339_n_222),
        .O(ram_reg_i_106_n_222));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    ram_reg_i_106__0
       (.I0(ram_reg_i_268_n_222),
        .I1(ram_reg_i_271__0_n_222),
        .I2(ap_CS_fsm_state36),
        .I3(ap_CS_fsm_state37),
        .I4(ap_CS_fsm_state34),
        .I5(ap_CS_fsm_state35),
        .O(ram_reg_i_106__0_n_222));
  LUT6 #(
    .INIT(64'hEEFE000000000000)) 
    ram_reg_i_107
       (.I0(ap_CS_fsm_state70),
        .I1(ram_reg_i_179_n_222),
        .I2(ram_reg_i_106__0_n_222),
        .I3(ram_reg_i_105__0_n_222),
        .I4(ram_reg_i_272_n_222),
        .I5(ram_reg_i_159__0_n_222),
        .O(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d1[3]));
  LUT6 #(
    .INIT(64'h22002202AAAAAAAA)) 
    ram_reg_i_107__0
       (.I0(ram_reg_i_340_n_222),
        .I1(ram_reg_i_341_n_222),
        .I2(ap_CS_fsm_state6),
        .I3(ap_CS_fsm_state9),
        .I4(ram_reg_i_342_n_222),
        .I5(ram_reg_i_230__0_n_222),
        .O(ram_reg_i_107__0_n_222));
  LUT6 #(
    .INIT(64'hFF4FFF4FFF4F4F4F)) 
    ram_reg_i_108
       (.I0(ram_reg_i_343_n_222),
        .I1(ram_reg_i_70__0_n_222),
        .I2(ram_reg_i_161__0_n_222),
        .I3(ram_reg_i_284__0_n_222),
        .I4(ram_reg_i_344_n_222),
        .I5(ram_reg_i_345_n_222),
        .O(ram_reg_i_108_n_222));
  LUT6 #(
    .INIT(64'h08AAAAAAAAAAAAAA)) 
    ram_reg_i_108__0
       (.I0(ram_reg_i_167__0_n_222),
        .I1(ram_reg_i_273__0_n_222),
        .I2(ram_reg_i_274_n_222),
        .I3(ram_reg_i_275__0_n_222),
        .I4(ram_reg_i_110__0_n_222),
        .I5(ram_reg_i_248_n_222),
        .O(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d1[2]));
  LUT6 #(
    .INIT(64'hA8AAA8A8A8AAA8AA)) 
    ram_reg_i_109
       (.I0(ram_reg_i_183__0_n_222),
        .I1(ram_reg_i_276__0_n_222),
        .I2(ram_reg_i_277__0_n_222),
        .I3(ram_reg_i_168__0_n_222),
        .I4(ram_reg_i_278_n_222),
        .I5(ram_reg_i_275__0_n_222),
        .O(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d1[1]));
  LUT6 #(
    .INIT(64'hA8A8AAA8AAAAAAAA)) 
    ram_reg_i_109__0
       (.I0(ram_reg_i_155__0_n_222),
        .I1(ram_reg_i_346__0_n_222),
        .I2(ram_reg_i_347__0_n_222),
        .I3(ram_reg_i_348_n_222),
        .I4(ram_reg_i_349__0_n_222),
        .I5(ram_reg_i_350_n_222),
        .O(ram_reg_i_109__0_n_222));
  LUT6 #(
    .INIT(64'hCCEEFCFCCCFEFCFC)) 
    ram_reg_i_110
       (.I0(ram_reg_i_351_n_222),
        .I1(ram_reg_i_352__0_n_222),
        .I2(ram_reg_i_239_n_222),
        .I3(ap_CS_fsm_state61),
        .I4(ram_reg_i_353_n_222),
        .I5(ram_reg_i_354_n_222),
        .O(ram_reg_i_110_n_222));
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_110__0
       (.I0(ap_CS_fsm_state83),
        .I1(ap_CS_fsm_state85),
        .I2(ap_CS_fsm_state84),
        .I3(ap_CS_fsm_state87),
        .I4(ap_CS_fsm_state86),
        .O(ram_reg_i_110__0_n_222));
  LUT6 #(
    .INIT(64'h88880080AAAAAAAA)) 
    ram_reg_i_111
       (.I0(ram_reg_i_248_n_222),
        .I1(ram_reg_i_279_n_222),
        .I2(ram_reg_i_280__0_n_222),
        .I3(ram_reg_i_281__0_n_222),
        .I4(ram_reg_i_181_n_222),
        .I5(ram_reg_i_282__0_n_222),
        .O(ram_reg_i_111_n_222));
  LUT5 #(
    .INIT(32'h0155FFFF)) 
    ram_reg_i_111__0
       (.I0(ram_reg_i_355_n_222),
        .I1(ram_reg_i_356_n_222),
        .I2(ap_CS_fsm_state18),
        .I3(ram_reg_i_262_n_222),
        .I4(ram_reg_i_84_n_222),
        .O(ram_reg_i_111__0_n_222));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    ram_reg_i_112
       (.I0(ram_reg_i_357_n_222),
        .I1(ram_reg_i_70__0_n_222),
        .I2(ram_reg_i_266__0_n_222),
        .I3(ram_reg_i_358_n_222),
        .I4(ram_reg_i_255__0_n_222),
        .I5(ram_reg_i_311_n_222),
        .O(ram_reg_i_112_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_112__0
       (.I0(ap_CS_fsm_state91),
        .I1(ap_CS_fsm_state90),
        .I2(ap_CS_fsm_state93),
        .I3(ap_CS_fsm_state92),
        .I4(ap_CS_fsm_state89),
        .I5(ap_CS_fsm_state88),
        .O(ram_reg_i_112__0_n_222));
  LUT6 #(
    .INIT(64'hFFFF0010FFFFFFFF)) 
    ram_reg_i_113
       (.I0(ram_reg_i_283__0_n_222),
        .I1(ram_reg_i_284_n_222),
        .I2(ram_reg_i_285__0_n_222),
        .I3(ram_reg_i_286_n_222),
        .I4(ram_reg_i_287_n_222),
        .I5(ram_reg_i_86__0_n_222),
        .O(ram_reg_i_113_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    ram_reg_i_113__0
       (.I0(ram_reg_i_359__0_n_222),
        .I1(ram_reg_i_360_n_222),
        .I2(ram_reg_i_361__0_n_222),
        .I3(ram_reg_i_362__0_n_222),
        .I4(ram_reg_i_363_n_222),
        .I5(ram_reg_i_239_n_222),
        .O(ram_reg_i_113__0_n_222));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    ram_reg_i_114
       (.I0(ram_reg_i_86__0_n_222),
        .I1(ap_CS_fsm_state108),
        .I2(ap_CS_fsm_state106),
        .I3(ap_CS_fsm_state107),
        .I4(ap_CS_fsm_state105),
        .I5(ram_reg_i_324__0_n_222),
        .O(ram_reg_i_114_n_222));
  LUT6 #(
    .INIT(64'h51511151FFFFFFFF)) 
    ram_reg_i_114__0
       (.I0(ram_reg_i_364_n_222),
        .I1(ram_reg_i_230__0_n_222),
        .I2(ram_reg_i_365__0_n_222),
        .I3(Q[0]),
        .I4(ram_reg_i_366_n_222),
        .I5(ram_reg_i_84_n_222),
        .O(ram_reg_i_114__0_n_222));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_115
       (.I0(ap_CS_fsm_state112),
        .I1(ap_CS_fsm_state113),
        .I2(ap_CS_fsm_state114),
        .I3(ap_CS_fsm_state111),
        .I4(ap_CS_fsm_state109),
        .I5(ap_CS_fsm_state110),
        .O(ram_reg_i_115_n_222));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAA8AAA8)) 
    ram_reg_i_115__0
       (.I0(ram_reg_i_155__0_n_222),
        .I1(ram_reg_i_367__0_n_222),
        .I2(ram_reg_i_368_n_222),
        .I3(ram_reg_i_369__0_n_222),
        .I4(ram_reg_i_289_n_222),
        .I5(ram_reg_i_370__0_n_222),
        .O(ram_reg_i_115__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_116
       (.I0(ap_CS_fsm_state101),
        .I1(ap_CS_fsm_state103),
        .I2(ap_CS_fsm_state102),
        .O(ram_reg_i_116_n_222));
  LUT6 #(
    .INIT(64'h002F0000FFFFFFFF)) 
    ram_reg_i_116__0
       (.I0(ram_reg_i_371__0_n_222),
        .I1(ram_reg_i_372_n_222),
        .I2(ram_reg_i_262_n_222),
        .I3(ram_reg_i_373__0_n_222),
        .I4(ram_reg_i_374__0_n_222),
        .I5(ram_reg_i_84_n_222),
        .O(ram_reg_i_116__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h23220000)) 
    ram_reg_i_117
       (.I0(ap_CS_fsm_state62),
        .I1(ap_CS_fsm_state63),
        .I2(ap_CS_fsm_state61),
        .I3(ram_reg_i_375__0_n_222),
        .I4(ram_reg_i_239_n_222),
        .O(ram_reg_i_117_n_222));
  LUT6 #(
    .INIT(64'h000088A8AAAAAAAA)) 
    ram_reg_i_117__0
       (.I0(ram_reg_i_288_n_222),
        .I1(ram_reg_i_289__0_n_222),
        .I2(ram_reg_i_290_n_222),
        .I3(ram_reg_i_291__0_n_222),
        .I4(ram_reg_i_292__0_n_222),
        .I5(ram_reg_i_293_n_222),
        .O(ram_reg_i_117__0_n_222));
  LUT6 #(
    .INIT(64'hFFFDFDFDFFFDFFFD)) 
    ram_reg_i_118
       (.I0(ram_reg_i_81__0_n_222),
        .I1(ram_reg_i_376_n_222),
        .I2(ram_reg_i_362__0_n_222),
        .I3(ram_reg_i_304__0_n_222),
        .I4(ram_reg_i_377_n_222),
        .I5(ram_reg_i_378_n_222),
        .O(ram_reg_i_118_n_222));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_118__0
       (.I0(ap_CS_fsm_state104),
        .I1(ap_CS_fsm_state105),
        .I2(ap_CS_fsm_state107),
        .I3(ap_CS_fsm_state106),
        .I4(ap_CS_fsm_state108),
        .O(ram_reg_i_118__0_n_222));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    ram_reg_i_119
       (.I0(ram_reg_i_189_n_222),
        .I1(ram_reg_i_294_n_222),
        .I2(ram_reg_i_295_n_222),
        .I3(ram_reg_i_296__0_n_222),
        .I4(ram_reg_i_297_n_222),
        .I5(ram_reg_i_298__0_n_222),
        .O(ram_reg_i_119_n_222));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8A888)) 
    ram_reg_i_119__0
       (.I0(ram_reg_i_155__0_n_222),
        .I1(ram_reg_i_379_n_222),
        .I2(ram_reg_i_289_n_222),
        .I3(ram_reg_i_322__0_n_222),
        .I4(ram_reg_i_380_n_222),
        .I5(ram_reg_i_381__0_n_222),
        .O(ram_reg_i_119__0_n_222));
  LUT4 #(
    .INIT(16'h0777)) 
    ram_reg_i_11__0
       (.I0(ram_reg_i_50_n_222),
        .I1(ram_reg_i_51_n_222),
        .I2(twid_rom_M_real_V_t_empty_n),
        .I3(tptr),
        .O(empty_n_reg_1[2]));
  LUT4 #(
    .INIT(16'h7077)) 
    ram_reg_i_11__1
       (.I0(ram_reg_i_50_n_222),
        .I1(ram_reg_i_51_n_222),
        .I2(tptr),
        .I3(twid_rom_M_real_V_t_empty_n),
        .O(\tptr_reg[0]_1 [2]));
  LUT4 #(
    .INIT(16'h0777)) 
    ram_reg_i_11__2
       (.I0(ram_reg_i_50_n_222),
        .I1(ram_reg_i_51_n_222),
        .I2(twid_rom_M_imag_V_t_empty_n),
        .I3(tptr_2),
        .O(empty_n_reg_0[2]));
  LUT4 #(
    .INIT(16'h7077)) 
    ram_reg_i_11__3
       (.I0(ram_reg_i_50_n_222),
        .I1(ram_reg_i_51_n_222),
        .I2(tptr_2),
        .I3(twid_rom_M_imag_V_t_empty_n),
        .O(ADDRBWRADDR[2]));
  LUT6 #(
    .INIT(64'h4444FFFF444444F4)) 
    ram_reg_i_120
       (.I0(ram_reg_i_382_n_222),
        .I1(ram_reg_i_86__0_n_222),
        .I2(ram_reg_i_383_n_222),
        .I3(ram_reg_i_384__0_n_222),
        .I4(Q[1]),
        .I5(ap_CS_fsm_state127),
        .O(ram_reg_i_120_n_222));
  LUT6 #(
    .INIT(64'h00000054FFFFFFFF)) 
    ram_reg_i_120__0
       (.I0(ap_CS_fsm_state109),
        .I1(ap_CS_fsm_state107),
        .I2(ap_CS_fsm_state108),
        .I3(ap_CS_fsm_state111),
        .I4(ap_CS_fsm_state110),
        .I5(ram_reg_i_268__0_n_222),
        .O(ram_reg_i_120__0_n_222));
  LUT6 #(
    .INIT(64'h88888888A8A8A8AA)) 
    ram_reg_i_121
       (.I0(ram_reg_i_299_n_222),
        .I1(ram_reg_i_300_n_222),
        .I2(ram_reg_i_301_n_222),
        .I3(ram_reg_i_302__0_n_222),
        .I4(ram_reg_i_303_n_222),
        .I5(ram_reg_i_304_n_222),
        .O(ram_reg_i_121_n_222));
  LUT6 #(
    .INIT(64'h000000005100FFFF)) 
    ram_reg_i_121__0
       (.I0(ram_reg_i_385__0_n_222),
        .I1(Q[0]),
        .I2(ram_reg_i_366_n_222),
        .I3(ram_reg_i_386_n_222),
        .I4(ram_reg_i_230__0_n_222),
        .I5(ram_reg_i_387_n_222),
        .O(ram_reg_i_121__0_n_222));
  LUT5 #(
    .INIT(32'hFFFFAEFF)) 
    ram_reg_i_122
       (.I0(ram_reg_i_388__0_n_222),
        .I1(ram_reg_i_239_n_222),
        .I2(ram_reg_i_389_n_222),
        .I3(ram_reg_i_81__0_n_222),
        .I4(ram_reg_i_390__0_n_222),
        .O(ram_reg_i_122_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_122__0
       (.I0(ap_CS_fsm_state106),
        .I1(ap_CS_fsm_state105),
        .I2(ap_CS_fsm_state104),
        .I3(ap_CS_fsm_state111),
        .I4(ap_CS_fsm_state109),
        .I5(ap_CS_fsm_state110),
        .O(ram_reg_i_122__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_123
       (.I0(ap_CS_fsm_state115),
        .I1(ap_CS_fsm_state116),
        .I2(ap_CS_fsm_state117),
        .I3(ap_CS_fsm_state118),
        .O(ram_reg_i_123_n_222));
  LUT6 #(
    .INIT(64'h88A888A8A8A888A8)) 
    ram_reg_i_123__0
       (.I0(ram_reg_i_155__0_n_222),
        .I1(ram_reg_i_391_n_222),
        .I2(ram_reg_i_289_n_222),
        .I3(ram_reg_i_392_n_222),
        .I4(ap_CS_fsm_state31),
        .I5(ram_reg_i_393__0_n_222),
        .O(ram_reg_i_123__0_n_222));
  LUT6 #(
    .INIT(64'hFFFF55FF45454545)) 
    ram_reg_i_124
       (.I0(ram_reg_i_70__0_n_222),
        .I1(ram_reg_i_394_n_222),
        .I2(ram_reg_i_255__0_n_222),
        .I3(ram_reg_i_282_n_222),
        .I4(ram_reg_i_395_n_222),
        .I5(ram_reg_i_86__0_n_222),
        .O(ram_reg_i_124_n_222));
  LUT6 #(
    .INIT(64'h0000000EFFFFFFFF)) 
    ram_reg_i_124__0
       (.I0(ap_CS_fsm_state118),
        .I1(ap_CS_fsm_state117),
        .I2(ap_CS_fsm_state119),
        .I3(ap_CS_fsm_state120),
        .I4(ap_CS_fsm_state121),
        .I5(ram_reg_i_69_n_222),
        .O(ram_reg_i_124__0_n_222));
  LUT6 #(
    .INIT(64'h00BAFFFFFFFFFFFF)) 
    ram_reg_i_125
       (.I0(ap_CS_fsm_state108),
        .I1(ap_CS_fsm_state107),
        .I2(ap_CS_fsm_state106),
        .I3(ap_CS_fsm_state109),
        .I4(ram_reg_i_208__0_n_222),
        .I5(ram_reg_i_479_n_222),
        .O(ram_reg_i_125_n_222));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_125__0
       (.I0(ap_CS_fsm_state89),
        .I1(ap_CS_fsm_state90),
        .I2(ap_CS_fsm_state87),
        .I3(ap_CS_fsm_state88),
        .O(ram_reg_i_125__0_n_222));
  LUT6 #(
    .INIT(64'h00000000AAAAFFAE)) 
    ram_reg_i_126
       (.I0(ram_reg_i_305_n_222),
        .I1(ram_reg_i_306_n_222),
        .I2(ram_reg_i_307__0_n_222),
        .I3(ram_reg_i_308__0_n_222),
        .I4(ram_reg_i_309__0_n_222),
        .I5(ram_reg_i_310_n_222),
        .O(ram_reg_i_126_n_222));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_126__0
       (.I0(ap_CS_fsm_state85),
        .I1(ap_CS_fsm_state86),
        .O(ram_reg_i_126__0_n_222));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    ram_reg_i_127
       (.I0(ram_reg_i_128__0_n_222),
        .I1(ap_CS_fsm_state82),
        .I2(ap_CS_fsm_state90),
        .I3(ap_CS_fsm_state88),
        .I4(ap_CS_fsm_state89),
        .I5(ram_reg_i_110__0_n_222),
        .O(ram_reg_i_127_n_222));
  LUT6 #(
    .INIT(64'hFFF0FFFFFFF0FFF4)) 
    ram_reg_i_127__0
       (.I0(ap_CS_fsm_state101),
        .I1(ram_reg_i_311__0_n_222),
        .I2(ram_reg_i_312__0_n_222),
        .I3(ap_CS_fsm_state104),
        .I4(ap_CS_fsm_state103),
        .I5(ap_CS_fsm_state102),
        .O(ram_reg_i_127__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF8F)) 
    ram_reg_i_128
       (.I0(ap_CS_fsm_state112),
        .I1(ram_reg_i_479_n_222),
        .I2(ram_reg_i_62_n_222),
        .I3(ap_CS_fsm_state121),
        .I4(ap_CS_fsm_state116),
        .I5(ap_CS_fsm_state115),
        .O(ram_reg_i_128_n_222));
  LUT5 #(
    .INIT(32'h00020000)) 
    ram_reg_i_128__0
       (.I0(ram_reg_i_237_n_222),
        .I1(ap_CS_fsm_state102),
        .I2(ap_CS_fsm_state100),
        .I3(ap_CS_fsm_state101),
        .I4(ram_reg_i_232__0_n_222),
        .O(ram_reg_i_128__0_n_222));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    ram_reg_i_129
       (.I0(ram_reg_i_313_n_222),
        .I1(ram_reg_i_314_n_222),
        .I2(ram_reg_i_315_n_222),
        .I3(ram_reg_i_316__0_n_222),
        .I4(ram_reg_i_317_n_222),
        .I5(ram_reg_i_318_n_222),
        .O(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d1[0]));
  LUT6 #(
    .INIT(64'h0000007077777777)) 
    ram_reg_i_129__0
       (.I0(ram_reg_i_396__0_n_222),
        .I1(ram_reg_i_72__0_n_222),
        .I2(ram_reg_i_234__0_n_222),
        .I3(ap_CS_fsm_state87),
        .I4(ap_CS_fsm_state88),
        .I5(ram_reg_i_127_n_222),
        .O(ram_reg_i_129__0_n_222));
  LUT6 #(
    .INIT(64'h0000EF00EFEFEFEF)) 
    ram_reg_i_130
       (.I0(ram_reg_i_397_n_222),
        .I1(ram_reg_i_398__0_n_222),
        .I2(ram_reg_i_252_n_222),
        .I3(ram_reg_i_70__0_n_222),
        .I4(ram_reg_i_399_n_222),
        .I5(ram_reg_i_249_n_222),
        .O(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d1));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h1011)) 
    ram_reg_i_130__0
       (.I0(ap_CS_fsm_state125),
        .I1(ap_CS_fsm_state124),
        .I2(ap_CS_fsm_state123),
        .I3(ap_CS_fsm_state122),
        .O(ram_reg_i_130__0_n_222));
  LUT6 #(
    .INIT(64'hEEEEEEEEEFEEEEEE)) 
    ram_reg_i_131
       (.I0(ram_reg_i_286__0_n_222),
        .I1(ap_CS_fsm_state123),
        .I2(ram_reg_i_203_n_222),
        .I3(ram_reg_i_123_n_222),
        .I4(ram_reg_i_479_n_222),
        .I5(ap_CS_fsm_state119),
        .O(ram_reg_i_131_n_222));
  LUT6 #(
    .INIT(64'hAAAA20AAAAAAAAAA)) 
    ram_reg_i_131__0
       (.I0(ram_reg_i_155__0_n_222),
        .I1(ram_reg_i_400__0_n_222),
        .I2(ram_reg_i_246__0_n_222),
        .I3(ram_reg_i_401__0_n_222),
        .I4(ram_reg_i_402__0_n_222),
        .I5(ram_reg_i_256_n_222),
        .O(ram_reg_i_131__0_n_222));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    ram_reg_i_132
       (.I0(ram_reg_i_319_n_222),
        .I1(ram_reg_i_320__0_n_222),
        .I2(ram_reg_i_321_n_222),
        .I3(ram_reg_i_322_n_222),
        .I4(ram_reg_i_323_n_222),
        .I5(ram_reg_i_324_n_222),
        .O(ram_reg_i_132_n_222));
  LUT6 #(
    .INIT(64'hEEEFEEEFFFFFEEEF)) 
    ram_reg_i_132__0
       (.I0(ram_reg_i_260_n_222),
        .I1(ap_CS_fsm_state81),
        .I2(ram_reg_i_403__0_n_222),
        .I3(ram_reg_i_404_n_222),
        .I4(ram_reg_i_337__0_n_222),
        .I5(ram_reg_i_405_n_222),
        .O(ram_reg_i_132__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFDFDFDFFF)) 
    ram_reg_i_133
       (.I0(ram_reg_i_479_n_222),
        .I1(ap_CS_fsm_state119),
        .I2(ram_reg_i_123_n_222),
        .I3(ap_CS_fsm_state109),
        .I4(ram_reg_i_325_n_222),
        .I5(ap_CS_fsm_state110),
        .O(ram_reg_i_133_n_222));
  LUT6 #(
    .INIT(64'h00000057FFFFFFFF)) 
    ram_reg_i_133__0
       (.I0(ram_reg_i_263__0_n_222),
        .I1(ram_reg_i_406_n_222),
        .I2(ap_CS_fsm_state21),
        .I3(ram_reg_i_262_n_222),
        .I4(ram_reg_i_261__0_n_222),
        .I5(ram_reg_i_84_n_222),
        .O(ram_reg_i_133__0_n_222));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0EEE0E0)) 
    ram_reg_i_134
       (.I0(ram_reg_i_149_n_222),
        .I1(ram_reg_i_266__0_n_222),
        .I2(ram_reg_i_407_n_222),
        .I3(ram_reg_i_408_n_222),
        .I4(ram_reg_i_409__0_n_222),
        .I5(ram_reg_i_410_n_222),
        .O(ram_reg_i_134_n_222));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_134__0
       (.I0(ap_CS_fsm_state126),
        .I1(ap_CS_fsm_state127),
        .I2(Q[1]),
        .O(ram_reg_i_134__0_n_222));
  LUT6 #(
    .INIT(64'h0000000000F1FFFF)) 
    ram_reg_i_135
       (.I0(ap_CS_fsm_state96),
        .I1(ap_CS_fsm_state95),
        .I2(ap_CS_fsm_state97),
        .I3(ram_reg_i_411__0_n_222),
        .I4(ram_reg_i_72__0_n_222),
        .I5(ram_reg_i_412_n_222),
        .O(ram_reg_i_135_n_222));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    ram_reg_i_135__0
       (.I0(ap_CS_fsm_state126),
        .I1(ap_CS_fsm_state125),
        .I2(ap_CS_fsm_state127),
        .I3(Q[1]),
        .O(ram_reg_i_135__0_n_222));
  LUT6 #(
    .INIT(64'hFFD0FFD0FFFFFFD0)) 
    ram_reg_i_136
       (.I0(ram_reg_i_413_n_222),
        .I1(ap_CS_fsm_state90),
        .I2(ram_reg_i_67__0_n_222),
        .I3(ram_reg_i_414_n_222),
        .I4(ap_CS_fsm_state127),
        .I5(Q[1]),
        .O(ram_reg_i_136_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFE000)) 
    ram_reg_i_136__0
       (.I0(ap_CS_fsm_state107),
        .I1(ap_CS_fsm_state105),
        .I2(ram_reg_i_326__0_n_222),
        .I3(ram_reg_i_327_n_222),
        .I4(ram_reg_i_328_n_222),
        .I5(ap_CS_fsm_state112),
        .O(ram_reg_i_136__0_n_222));
  LUT6 #(
    .INIT(64'h88888888A8A8A8AA)) 
    ram_reg_i_137
       (.I0(ram_reg_i_329_n_222),
        .I1(ram_reg_i_330__0_n_222),
        .I2(ram_reg_i_331__0_n_222),
        .I3(ram_reg_i_332__0_n_222),
        .I4(ram_reg_i_333__0_n_222),
        .I5(ram_reg_i_334__0_n_222),
        .O(ram_reg_i_137_n_222));
  LUT6 #(
    .INIT(64'h000D000D0000000D)) 
    ram_reg_i_137__0
       (.I0(ram_reg_i_155__0_n_222),
        .I1(ram_reg_i_415_n_222),
        .I2(ram_reg_i_276_n_222),
        .I3(ram_reg_i_416_n_222),
        .I4(ram_reg_i_84_n_222),
        .I5(ram_reg_i_417__0_n_222),
        .O(ram_reg_i_137__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF4FF)) 
    ram_reg_i_138
       (.I0(ram_reg_i_418_n_222),
        .I1(ram_reg_i_70__0_n_222),
        .I2(ram_reg_i_419__0_n_222),
        .I3(ram_reg_i_255__0_n_222),
        .I4(ram_reg_i_207_n_222),
        .I5(ram_reg_i_254_n_222),
        .O(ram_reg_i_138_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFFFFFF)) 
    ram_reg_i_138__0
       (.I0(ram_reg_i_327_n_222),
        .I1(ap_CS_fsm_state106),
        .I2(ap_CS_fsm_state108),
        .I3(ram_reg_i_335__0_n_222),
        .I4(ram_reg_i_336_n_222),
        .I5(ap_CS_fsm_state104),
        .O(ram_reg_i_138__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF4F4)) 
    ram_reg_i_139
       (.I0(ram_reg_i_328_n_222),
        .I1(ap_CS_fsm_state113),
        .I2(ap_CS_fsm_state126),
        .I3(ap_CS_fsm_state120),
        .I4(ap_CS_fsm_state119),
        .I5(ram_reg_i_224_n_222),
        .O(ram_reg_i_139_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFD00)) 
    ram_reg_i_139__0
       (.I0(ram_reg_i_420_n_222),
        .I1(ram_reg_i_421_n_222),
        .I2(ram_reg_i_367__0_n_222),
        .I3(ram_reg_i_155__0_n_222),
        .I4(ram_reg_i_422_n_222),
        .I5(ram_reg_i_423_n_222),
        .O(ram_reg_i_139__0_n_222));
  LUT6 #(
    .INIT(64'hFFFEFEFEFFFEFFFE)) 
    ram_reg_i_140
       (.I0(ram_reg_i_261__0_n_222),
        .I1(ap_CS_fsm_state27),
        .I2(ram_reg_i_424_n_222),
        .I3(ram_reg_i_425__0_n_222),
        .I4(ram_reg_i_426_n_222),
        .I5(ram_reg_i_427_n_222),
        .O(ram_reg_i_140_n_222));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    ram_reg_i_140__0
       (.I0(ram_reg_i_154__0_n_222),
        .I1(ram_reg_i_337_n_222),
        .I2(ram_reg_i_338__0_n_222),
        .I3(ram_reg_i_339__0_n_222),
        .I4(ram_reg_i_340__0_n_222),
        .I5(ram_reg_i_341__0_n_222),
        .O(ram_reg_i_140__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFBBBFFFFF)) 
    ram_reg_i_141
       (.I0(ram_reg_i_342__0_n_222),
        .I1(ram_reg_i_343__0_n_222),
        .I2(ap_CS_fsm_state111),
        .I3(ram_reg_i_253_n_222),
        .I4(ram_reg_i_62_n_222),
        .I5(ap_CS_fsm_state116),
        .O(ram_reg_i_141_n_222));
  LUT6 #(
    .INIT(64'h08AAAAAA08AA08AA)) 
    ram_reg_i_141__0
       (.I0(ram_reg_i_70__0_n_222),
        .I1(ram_reg_i_127_n_222),
        .I2(ram_reg_i_428_n_222),
        .I3(ram_reg_i_297__0_n_222),
        .I4(ram_reg_i_429_n_222),
        .I5(ram_reg_i_72__0_n_222),
        .O(ram_reg_i_141__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF800)) 
    ram_reg_i_142
       (.I0(ram_reg_i_430_n_222),
        .I1(ram_reg_i_431__0_n_222),
        .I2(ram_reg_i_432__0_n_222),
        .I3(ram_reg_i_272__0_n_222),
        .I4(ram_reg_i_273_n_222),
        .I5(Q[1]),
        .O(ram_reg_i_142_n_222));
  LUT6 #(
    .INIT(64'h00000000FFFF00AE)) 
    ram_reg_i_142__0
       (.I0(ram_reg_i_344__0_n_222),
        .I1(ram_reg_i_345__0_n_222),
        .I2(ram_reg_i_346_n_222),
        .I3(ram_reg_i_347_n_222),
        .I4(ram_reg_i_348__0_n_222),
        .I5(ram_reg_i_349_n_222),
        .O(ram_reg_i_142__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFF0FFF8FFF0)) 
    ram_reg_i_143
       (.I0(ram_reg_i_336_n_222),
        .I1(ap_CS_fsm_state101),
        .I2(ap_CS_fsm_state111),
        .I3(ap_CS_fsm_state108),
        .I4(ram_reg_i_325__0_n_222),
        .I5(ap_CS_fsm_state104),
        .O(ram_reg_i_143_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF800)) 
    ram_reg_i_143__0
       (.I0(ram_reg_i_433__0_n_222),
        .I1(ram_reg_i_289_n_222),
        .I2(ram_reg_i_434_n_222),
        .I3(ram_reg_i_155__0_n_222),
        .I4(ram_reg_i_435_n_222),
        .I5(ram_reg_i_436__0_n_222),
        .O(ram_reg_i_143__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFF0FFF8FFF0)) 
    ram_reg_i_144
       (.I0(ram_reg_i_267_n_222),
        .I1(ap_CS_fsm_state114),
        .I2(ap_CS_fsm_state127),
        .I3(ram_reg_i_224_n_222),
        .I4(ram_reg_i_62_n_222),
        .I5(ap_CS_fsm_state118),
        .O(ram_reg_i_144_n_222));
  LUT5 #(
    .INIT(32'h1115FFFF)) 
    ram_reg_i_144__0
       (.I0(ram_reg_i_437_n_222),
        .I1(ram_reg_i_262_n_222),
        .I2(ram_reg_i_438__0_n_222),
        .I3(ram_reg_i_372_n_222),
        .I4(ram_reg_i_84_n_222),
        .O(ram_reg_i_144__0_n_222));
  LUT6 #(
    .INIT(64'h0000000020223333)) 
    ram_reg_i_145
       (.I0(ram_reg_i_439_n_222),
        .I1(ram_reg_i_440_n_222),
        .I2(ram_reg_i_441__0_n_222),
        .I3(ram_reg_i_236__0_n_222),
        .I4(ram_reg_i_86__0_n_222),
        .I5(ram_reg_i_81__0_n_222),
        .O(ram_reg_i_145_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551110)) 
    ram_reg_i_145__0
       (.I0(ram_reg_i_350__0_n_222),
        .I1(ram_reg_i_351__0_n_222),
        .I2(ram_reg_i_352_n_222),
        .I3(ram_reg_i_353__0_n_222),
        .I4(ram_reg_i_354__0_n_222),
        .I5(ram_reg_i_355__0_n_222),
        .O(ram_reg_i_145__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h02FF)) 
    ram_reg_i_146
       (.I0(ap_CS_fsm_state101),
        .I1(ap_CS_fsm_state102),
        .I2(ap_CS_fsm_state103),
        .I3(ram_reg_i_118__0_n_222),
        .O(ram_reg_i_146_n_222));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA8AA)) 
    ram_reg_i_146__0
       (.I0(ram_reg_i_155__0_n_222),
        .I1(ram_reg_i_442_n_222),
        .I2(ram_reg_i_443_n_222),
        .I3(ram_reg_i_444_n_222),
        .I4(ram_reg_i_368_n_222),
        .I5(ram_reg_i_445__0_n_222),
        .O(ram_reg_i_146__0_n_222));
  LUT6 #(
    .INIT(64'hABFFAAAAFFFFFFFF)) 
    ram_reg_i_147
       (.I0(ram_reg_i_446__0_n_222),
        .I1(ap_CS_fsm_state63),
        .I2(ram_reg_i_447__0_n_222),
        .I3(ram_reg_i_319__0_n_222),
        .I4(ram_reg_i_239_n_222),
        .I5(ram_reg_i_81__0_n_222),
        .O(ram_reg_i_147_n_222));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_147__0
       (.I0(ap_CS_fsm_state113),
        .I1(ap_CS_fsm_state112),
        .I2(ap_CS_fsm_state111),
        .I3(ap_CS_fsm_state109),
        .I4(ap_CS_fsm_state110),
        .O(ram_reg_i_147__0_n_222));
  LUT6 #(
    .INIT(64'hFDFDFDDDFFFFFFFF)) 
    ram_reg_i_148
       (.I0(ram_reg_i_123_n_222),
        .I1(ap_CS_fsm_state114),
        .I2(ram_reg_i_287__0_n_222),
        .I3(ap_CS_fsm_state123),
        .I4(ap_CS_fsm_state122),
        .I5(ram_reg_i_255__0_n_222),
        .O(ram_reg_i_148_n_222));
  LUT6 #(
    .INIT(64'h0020002000202020)) 
    ram_reg_i_148__0
       (.I0(ram_reg_i_448_n_222),
        .I1(ram_reg_i_449__0_n_222),
        .I2(ram_reg_i_450_n_222),
        .I3(ram_reg_i_230__0_n_222),
        .I4(ram_reg_i_451_n_222),
        .I5(ap_CS_fsm_state9),
        .O(ram_reg_i_148__0_n_222));
  LUT6 #(
    .INIT(64'h10F010F000F010F0)) 
    ram_reg_i_149
       (.I0(ap_CS_fsm_state123),
        .I1(ap_CS_fsm_state122),
        .I2(ram_reg_i_255__0_n_222),
        .I3(ram_reg_i_287__0_n_222),
        .I4(ram_reg_i_62_n_222),
        .I5(ap_CS_fsm_state121),
        .O(ram_reg_i_149_n_222));
  LUT6 #(
    .INIT(64'hFFFFEFEEAAAAAAAA)) 
    ram_reg_i_149__0
       (.I0(ram_reg_i_452_n_222),
        .I1(ram_reg_i_453_n_222),
        .I2(ram_reg_i_454__0_n_222),
        .I3(ram_reg_i_455__0_n_222),
        .I4(ram_reg_i_456__0_n_222),
        .I5(ram_reg_i_86__0_n_222),
        .O(ram_reg_i_149__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAB00)) 
    ram_reg_i_150
       (.I0(ap_CS_fsm_state63),
        .I1(ap_CS_fsm_state61),
        .I2(ap_CS_fsm_state62),
        .I3(ram_reg_i_239_n_222),
        .I4(ram_reg_i_457__0_n_222),
        .I5(ram_reg_i_360_n_222),
        .O(ram_reg_i_150_n_222));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_150__0
       (.I0(ap_CS_fsm_state127),
        .I1(ap_CS_fsm_state122),
        .I2(ap_CS_fsm_state124),
        .I3(ap_CS_fsm_state121),
        .I4(ap_CS_fsm_state123),
        .O(ram_reg_i_150__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFEFE)) 
    ram_reg_i_151
       (.I0(ap_CS_fsm_state120),
        .I1(ap_CS_fsm_state119),
        .I2(ap_CS_fsm_state118),
        .I3(ap_CS_fsm_state116),
        .I4(ap_CS_fsm_state117),
        .I5(ap_CS_fsm_state115),
        .O(ram_reg_i_151_n_222));
  LUT6 #(
    .INIT(64'h20AA2020AAAAAAAA)) 
    ram_reg_i_151__0
       (.I0(ram_reg_i_155__0_n_222),
        .I1(ram_reg_i_458_n_222),
        .I2(ram_reg_i_246__0_n_222),
        .I3(ram_reg_i_459_n_222),
        .I4(ram_reg_i_444_n_222),
        .I5(ram_reg_i_460_n_222),
        .O(ram_reg_i_151__0_n_222));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    ram_reg_i_152
       (.I0(ram_reg_i_356__0_n_222),
        .I1(ram_reg_i_357__0_n_222),
        .I2(ram_reg_i_358__0_n_222),
        .I3(ram_reg_i_359_n_222),
        .I4(ram_reg_i_360__0_n_222),
        .I5(ram_reg_i_361_n_222),
        .O(ram_reg_i_152_n_222));
  LUT6 #(
    .INIT(64'h01005555FFFFFFFF)) 
    ram_reg_i_152__0
       (.I0(ram_reg_i_461_n_222),
        .I1(ap_CS_fsm_state9),
        .I2(ram_reg_i_462_n_222),
        .I3(ram_reg_i_463__0_n_222),
        .I4(ram_reg_i_230__0_n_222),
        .I5(ram_reg_i_84_n_222),
        .O(ram_reg_i_152__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF4FFF44)) 
    ram_reg_i_153
       (.I0(ram_reg_i_362_n_222),
        .I1(ap_CS_fsm_state106),
        .I2(ap_CS_fsm_state112),
        .I3(ap_CS_fsm_state113),
        .I4(ap_CS_fsm_state111),
        .I5(ram_reg_i_363__0_n_222),
        .O(ram_reg_i_153_n_222));
  LUT6 #(
    .INIT(64'h000000552A2A2A7F)) 
    ram_reg_i_153__0
       (.I0(ram_reg_i_86__0_n_222),
        .I1(ram_reg_i_128__0_n_222),
        .I2(ram_reg_i_229__0_n_222),
        .I3(ram_reg_i_464_n_222),
        .I4(Q[1]),
        .I5(ram_reg_i_465_n_222),
        .O(ram_reg_i_153__0_n_222));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ram_reg_i_154
       (.I0(ram_reg_i_350_n_222),
        .I1(ram_reg_i_466__0_n_222),
        .I2(ram_reg_i_467_n_222),
        .I3(ram_reg_i_468_n_222),
        .I4(ram_reg_i_469__0_n_222),
        .I5(ram_reg_i_470__0_n_222),
        .O(ram_reg_i_154_n_222));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hAAFE)) 
    ram_reg_i_154__0
       (.I0(Q[1]),
        .I1(ap_CS_fsm_state125),
        .I2(ap_CS_fsm_state126),
        .I3(ap_CS_fsm_state127),
        .O(ram_reg_i_154__0_n_222));
  LUT6 #(
    .INIT(64'hAAAABAAAAAAAAAAA)) 
    ram_reg_i_155
       (.I0(Q[1]),
        .I1(ram_reg_i_364__0_n_222),
        .I2(ram_reg_i_365_n_222),
        .I3(ram_reg_i_366__0_n_222),
        .I4(ap_CS_fsm_state67),
        .I5(ram_reg_i_367_n_222),
        .O(ram_reg_i_155_n_222));
  LUT6 #(
    .INIT(64'hAAA8AAAAAAAAAAAA)) 
    ram_reg_i_155__0
       (.I0(ram_reg_i_245_n_222),
        .I1(ap_CS_fsm_state45),
        .I2(ap_CS_fsm_state43),
        .I3(ap_CS_fsm_state44),
        .I4(ram_reg_i_246__0_n_222),
        .I5(ram_reg_i_244__0_n_222),
        .O(ram_reg_i_155__0_n_222));
  LUT5 #(
    .INIT(32'hEFEFFFEF)) 
    ram_reg_i_156
       (.I0(ram_reg_i_471_n_222),
        .I1(ram_reg_i_472_n_222),
        .I2(ram_reg_i_81__0_n_222),
        .I3(ram_reg_i_239_n_222),
        .I4(ram_reg_i_473__0_n_222),
        .O(ram_reg_i_156_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFF77750000)) 
    ram_reg_i_156__0
       (.I0(ram_reg_i_368__0_n_222),
        .I1(ram_reg_i_369_n_222),
        .I2(ram_reg_i_370_n_222),
        .I3(ram_reg_i_371_n_222),
        .I4(ram_reg_i_372__0_n_222),
        .I5(ram_reg_i_373_n_222),
        .O(ram_reg_i_156__0_n_222));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDFDDDD)) 
    ram_reg_i_157
       (.I0(ram_reg_i_374_n_222),
        .I1(ram_reg_i_286__0_n_222),
        .I2(ap_CS_fsm_state118),
        .I3(ap_CS_fsm_state119),
        .I4(ram_reg_i_267_n_222),
        .I5(ram_reg_i_479_n_222),
        .O(ram_reg_i_157_n_222));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8888888)) 
    ram_reg_i_157__0
       (.I0(ram_reg_i_84_n_222),
        .I1(ram_reg_i_474_n_222),
        .I2(ram_reg_i_230__0_n_222),
        .I3(ram_reg_i_386_n_222),
        .I4(ap_CS_fsm_state5),
        .I5(ram_reg_i_341_n_222),
        .O(ram_reg_i_157__0_n_222));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    ram_reg_i_158
       (.I0(ram_reg_i_81__0_n_222),
        .I1(ram_reg_i_475_n_222),
        .I2(ram_reg_i_84_n_222),
        .I3(ram_reg_i_476_n_222),
        .I4(ram_reg_i_477_n_222),
        .I5(ram_reg_i_155__0_n_222),
        .O(ram_reg_i_158_n_222));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'hAAAAAAFE)) 
    ram_reg_i_158__0
       (.I0(ap_CS_fsm_state126),
        .I1(ap_CS_fsm_state122),
        .I2(ap_CS_fsm_state123),
        .I3(ap_CS_fsm_state124),
        .I4(ap_CS_fsm_state125),
        .O(ram_reg_i_158__0_n_222));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    ram_reg_i_159
       (.I0(ap_CS_fsm_state117),
        .I1(ap_CS_fsm_state118),
        .I2(ram_reg_i_478__0_n_222),
        .I3(ap_CS_fsm_state122),
        .I4(ap_CS_fsm_state121),
        .I5(ram_reg_i_62_n_222),
        .O(ram_reg_i_159_n_222));
  LUT5 #(
    .INIT(32'h00020000)) 
    ram_reg_i_159__0
       (.I0(ram_reg_i_521_n_222),
        .I1(ram_reg_i_172__0_n_222),
        .I2(ap_CS_fsm_state83),
        .I3(ap_CS_fsm_state84),
        .I4(ram_reg_i_185__0_n_222),
        .O(ram_reg_i_159__0_n_222));
  LUT6 #(
    .INIT(64'h00000000FFFFFFF1)) 
    ram_reg_i_16
       (.I0(ram_reg_i_62_n_222),
        .I1(ram_reg_i_63__0_n_222),
        .I2(Q[1]),
        .I3(ram_reg_i_57_n_222),
        .I4(ram_reg_i_56_n_222),
        .I5(ram_reg_0),
        .O(ADDRBWRADDR[1]));
  LUT6 #(
    .INIT(64'hBA00FFFF00000000)) 
    ram_reg_i_160
       (.I0(ap_CS_fsm_state111),
        .I1(ap_CS_fsm_state110),
        .I2(ap_CS_fsm_state109),
        .I3(ram_reg_i_268__0_n_222),
        .I4(ram_reg_i_479_n_222),
        .I5(ram_reg_i_267_n_222),
        .O(ram_reg_i_160_n_222));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    ram_reg_i_160__0
       (.I0(ram_reg_i_375_n_222),
        .I1(ram_reg_i_376__0_n_222),
        .I2(ram_reg_i_248_n_222),
        .I3(ram_reg_i_585__0_n_222),
        .I4(ram_reg_i_377__0_n_222),
        .I5(ram_reg_i_275__0_n_222),
        .O(ram_reg_i_160__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_i_161
       (.I0(ram_reg_i_123_n_222),
        .I1(ap_CS_fsm_state120),
        .I2(ap_CS_fsm_state119),
        .I3(ap_CS_fsm_state121),
        .I4(ap_CS_fsm_state122),
        .O(ram_reg_i_161_n_222));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_161__0
       (.I0(ap_CS_fsm_state126),
        .I1(ap_CS_fsm_state125),
        .I2(ap_CS_fsm_state127),
        .I3(Q[1]),
        .O(ram_reg_i_161__0_n_222));
  LUT6 #(
    .INIT(64'hAAAAA888AAAAAAAA)) 
    ram_reg_i_162
       (.I0(ram_reg_i_70__0_n_222),
        .I1(ram_reg_i_480_n_222),
        .I2(ram_reg_i_72__0_n_222),
        .I3(ram_reg_i_481_n_222),
        .I4(ram_reg_i_482_n_222),
        .I5(ram_reg_i_483_n_222),
        .O(ram_reg_i_162_n_222));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_162__0
       (.I0(ap_CS_fsm_state61),
        .I1(ap_CS_fsm_state62),
        .I2(ap_CS_fsm_state60),
        .O(ram_reg_i_162__0_n_222));
  LUT6 #(
    .INIT(64'h44F444F444F4FFFF)) 
    ram_reg_i_163
       (.I0(ram_reg_i_484_n_222),
        .I1(ram_reg_i_70__0_n_222),
        .I2(ram_reg_i_266__0_n_222),
        .I3(ram_reg_i_485__0_n_222),
        .I4(Q[1]),
        .I5(ram_reg_i_486__0_n_222),
        .O(ram_reg_i_163_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_163__0
       (.I0(ap_CS_fsm_state58),
        .I1(ap_CS_fsm_state59),
        .O(ram_reg_i_163__0_n_222));
  LUT6 #(
    .INIT(64'hFFF4F4F4FFF4FFF4)) 
    ram_reg_i_164
       (.I0(ram_reg_i_487_n_222),
        .I1(ram_reg_i_155__0_n_222),
        .I2(ram_reg_i_488_n_222),
        .I3(ram_reg_i_239_n_222),
        .I4(ram_reg_i_489_n_222),
        .I5(ram_reg_i_490_n_222),
        .O(ram_reg_i_164_n_222));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    ram_reg_i_164__0
       (.I0(ap_CS_fsm_state50),
        .I1(ap_CS_fsm_state48),
        .I2(ap_CS_fsm_state47),
        .I3(ap_CS_fsm_state49),
        .I4(ram_reg_i_687_n_222),
        .O(ram_reg_i_164__0_n_222));
  LUT6 #(
    .INIT(64'hDDD0DDD00000DDD0)) 
    ram_reg_i_165
       (.I0(ram_reg_i_262_n_222),
        .I1(ram_reg_i_491__0_n_222),
        .I2(ap_CS_fsm_state27),
        .I3(ram_reg_i_492_n_222),
        .I4(ram_reg_i_230__0_n_222),
        .I5(ram_reg_i_493__0_n_222),
        .O(ram_reg_i_165_n_222));
  LUT6 #(
    .INIT(64'hFFFFDFFFFFFFFFFF)) 
    ram_reg_i_165__0
       (.I0(ram_reg_i_378__0_n_222),
        .I1(ap_CS_fsm_state93),
        .I2(ram_reg_i_234__0_n_222),
        .I3(ram_reg_i_180_n_222),
        .I4(ap_CS_fsm_state70),
        .I5(\ap_CS_fsm[121]_i_17_n_222 ),
        .O(ram_reg_i_165__0_n_222));
  LUT6 #(
    .INIT(64'hFFFF0000FFFF0045)) 
    ram_reg_i_166
       (.I0(ram_reg_i_494_n_222),
        .I1(ram_reg_i_495_n_222),
        .I2(ram_reg_i_311_n_222),
        .I3(ap_CS_fsm_state127),
        .I4(Q[1]),
        .I5(ram_reg_i_86__0_n_222),
        .O(ram_reg_i_166_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    ram_reg_i_166__0
       (.I0(ap_CS_fsm_state81),
        .I1(ap_CS_fsm_state82),
        .I2(ram_reg_i_520_n_222),
        .I3(ram_reg_i_536__0_n_222),
        .I4(\ap_CS_fsm[121]_i_5_n_222 ),
        .I5(ram_reg_i_287_n_222),
        .O(ram_reg_i_166__0_n_222));
  LUT6 #(
    .INIT(64'hAAAAAAAA0808AA08)) 
    ram_reg_i_167
       (.I0(ram_reg_i_70__0_n_222),
        .I1(ram_reg_i_127_n_222),
        .I2(ram_reg_i_496_n_222),
        .I3(ram_reg_i_72__0_n_222),
        .I4(ram_reg_i_497_n_222),
        .I5(ram_reg_i_410_n_222),
        .O(ram_reg_i_167_n_222));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    ram_reg_i_167__0
       (.I0(ram_reg_i_178_n_222),
        .I1(ap_CS_fsm_state89),
        .I2(ap_CS_fsm_state88),
        .I3(ap_CS_fsm_state90),
        .I4(ram_reg_i_478__0_n_222),
        .I5(ram_reg_i_255__0_n_222),
        .O(ram_reg_i_167__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF4F4)) 
    ram_reg_i_168
       (.I0(ram_reg_i_498_n_222),
        .I1(ram_reg_i_155__0_n_222),
        .I2(ram_reg_i_499__0_n_222),
        .I3(ram_reg_i_500_n_222),
        .I4(ram_reg_i_304__0_n_222),
        .I5(ram_reg_i_338_n_222),
        .O(ram_reg_i_168_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    ram_reg_i_168__0
       (.I0(ram_reg_i_248_n_222),
        .I1(ap_CS_fsm_state86),
        .I2(ap_CS_fsm_state87),
        .I3(ap_CS_fsm_state84),
        .I4(ap_CS_fsm_state85),
        .I5(ap_CS_fsm_state83),
        .O(ram_reg_i_168__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_i_169
       (.I0(ram_reg_i_404_n_222),
        .I1(ap_CS_fsm_state71),
        .I2(ap_CS_fsm_state70),
        .I3(ap_CS_fsm_state73),
        .I4(ap_CS_fsm_state72),
        .O(ram_reg_i_169_n_222));
  LUT6 #(
    .INIT(64'h51511151FFFFFFFF)) 
    ram_reg_i_169__0
       (.I0(ram_reg_i_501__0_n_222),
        .I1(ram_reg_i_230__0_n_222),
        .I2(ram_reg_i_502__0_n_222),
        .I3(ap_CS_fsm_state3),
        .I4(ram_reg_i_503__0_n_222),
        .I5(ram_reg_i_84_n_222),
        .O(ram_reg_i_169__0_n_222));
  LUT6 #(
    .INIT(64'h00000000FFFFFFF1)) 
    ram_reg_i_16__0
       (.I0(ram_reg_i_62_n_222),
        .I1(ram_reg_i_63__0_n_222),
        .I2(Q[1]),
        .I3(ram_reg_i_57_n_222),
        .I4(ram_reg_i_56_n_222),
        .I5(p_0_in__0_1),
        .O(empty_n_reg_0[1]));
  LUT6 #(
    .INIT(64'h00000000FFFFFFF1)) 
    ram_reg_i_16__1
       (.I0(ram_reg_i_62_n_222),
        .I1(ram_reg_i_63__0_n_222),
        .I2(Q[1]),
        .I3(ram_reg_i_57_n_222),
        .I4(ram_reg_i_56_n_222),
        .I5(ram_reg),
        .O(\tptr_reg[0]_1 [1]));
  LUT6 #(
    .INIT(64'h00000000FFFFFFF1)) 
    ram_reg_i_16__2
       (.I0(ram_reg_i_62_n_222),
        .I1(ram_reg_i_63__0_n_222),
        .I2(Q[1]),
        .I3(ram_reg_i_57_n_222),
        .I4(ram_reg_i_56_n_222),
        .I5(p_0_in__0),
        .O(empty_n_reg_1[1]));
  LUT6 #(
    .INIT(64'h00000000FFFFA8AA)) 
    ram_reg_i_17
       (.I0(ram_reg_i_51_n_222),
        .I1(ram_reg_i_64__0_n_222),
        .I2(ram_reg_i_65__0_n_222),
        .I3(ram_reg_i_60__0_n_222),
        .I4(ram_reg_i_59_n_222),
        .I5(ram_reg_0),
        .O(ADDRBWRADDR[0]));
  LUT6 #(
    .INIT(64'h000000002F2F202F)) 
    ram_reg_i_170
       (.I0(ram_reg_i_504_n_222),
        .I1(ram_reg_i_505_n_222),
        .I2(ram_reg_i_86__0_n_222),
        .I3(ram_reg_i_255__0_n_222),
        .I4(ram_reg_i_506_n_222),
        .I5(ram_reg_i_81__0_n_222),
        .O(ram_reg_i_170_n_222));
  LUT6 #(
    .INIT(64'hFFFFFF7FFFFFFFFF)) 
    ram_reg_i_170__0
       (.I0(ram_reg_i_692_n_222),
        .I1(ram_reg_i_596__0_n_222),
        .I2(ram_reg_i_528_n_222),
        .I3(ap_CS_fsm_state56),
        .I4(ap_CS_fsm_state57),
        .I5(ram_reg_i_163__0_n_222),
        .O(ram_reg_i_170__0_n_222));
  LUT6 #(
    .INIT(64'h0080888888888888)) 
    ram_reg_i_171
       (.I0(ram_reg_i_522__0_n_222),
        .I1(ram_reg_i_523__0_n_222),
        .I2(ram_reg_i_379__0_n_222),
        .I3(ram_reg_i_380__0_n_222),
        .I4(ram_reg_i_573__0_n_222),
        .I5(ram_reg_i_271__0_n_222),
        .O(ram_reg_i_171_n_222));
  LUT6 #(
    .INIT(64'hAAA8AAAAA8A8A8A8)) 
    ram_reg_i_171__0
       (.I0(ram_reg_i_155__0_n_222),
        .I1(ram_reg_i_346__0_n_222),
        .I2(ram_reg_i_507_n_222),
        .I3(ram_reg_i_508_n_222),
        .I4(ram_reg_i_392_n_222),
        .I5(ram_reg_i_289_n_222),
        .O(ram_reg_i_171__0_n_222));
  LUT6 #(
    .INIT(64'hFFF4FFFFFFFFFFFF)) 
    ram_reg_i_172
       (.I0(ram_reg_i_180_n_222),
        .I1(ram_reg_i_242__0_n_222),
        .I2(ram_reg_i_509__0_n_222),
        .I3(ram_reg_i_472_n_222),
        .I4(ram_reg_i_510__0_n_222),
        .I5(ram_reg_i_81__0_n_222),
        .O(ram_reg_i_172_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    ram_reg_i_172__0
       (.I0(ap_CS_fsm_state112),
        .I1(ap_CS_fsm_state111),
        .I2(ram_reg_i_479_n_222),
        .I3(ram_reg_i_253_n_222),
        .I4(ap_CS_fsm_state108),
        .I5(ap_CS_fsm_state107),
        .O(ram_reg_i_172__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_173
       (.I0(ap_CS_fsm_state103),
        .I1(ap_CS_fsm_state102),
        .I2(ap_CS_fsm_state101),
        .I3(ap_CS_fsm_state100),
        .O(ram_reg_i_173_n_222));
  LUT6 #(
    .INIT(64'h004F004F004F0000)) 
    ram_reg_i_173__0
       (.I0(ap_CS_fsm_state18),
        .I1(ram_reg_i_511_n_222),
        .I2(ram_reg_i_262_n_222),
        .I3(ram_reg_i_512__0_n_222),
        .I4(ap_CS_fsm_state27),
        .I5(ram_reg_i_425__0_n_222),
        .O(ram_reg_i_173__0_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_174
       (.I0(ap_CS_fsm_state106),
        .I1(ap_CS_fsm_state105),
        .O(ram_reg_i_174_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFFF)) 
    ram_reg_i_174__0
       (.I0(ram_reg_i_270_n_222),
        .I1(ram_reg_i_161__0_n_222),
        .I2(ram_reg_i_513_n_222),
        .I3(ap_CS_fsm_state11),
        .I4(ap_CS_fsm_state10),
        .I5(ram_reg_i_263__0_n_222),
        .O(ram_reg_i_174__0_n_222));
  LUT6 #(
    .INIT(64'h00000000FFF20000)) 
    ram_reg_i_175
       (.I0(ram_reg_i_169_n_222),
        .I1(ram_reg_i_381_n_222),
        .I2(ap_CS_fsm_state78),
        .I3(ram_reg_i_168__0_n_222),
        .I4(ram_reg_i_612_n_222),
        .I5(ram_reg_i_112__0_n_222),
        .O(ram_reg_i_175_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    ram_reg_i_175__0
       (.I0(\ap_CS_fsm[1]_i_1__2_n_222 ),
        .I1(ram_reg_i_514__0_n_222),
        .I2(ram_reg_i_515_n_222),
        .I3(ram_reg_i_516__0_n_222),
        .I4(ram_reg_i_517_n_222),
        .I5(ram_reg_i_518_n_222),
        .O(ram_reg_i_175__0_n_222));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    ram_reg_i_176
       (.I0(ap_CS_fsm_state37),
        .I1(ap_CS_fsm_state36),
        .I2(ap_CS_fsm_state34),
        .I3(ap_CS_fsm_state35),
        .I4(ram_reg_i_519__0_n_222),
        .I5(ram_reg_i_271__0_n_222),
        .O(ram_reg_i_176_n_222));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_176__0
       (.I0(ap_CS_fsm_state81),
        .I1(ap_CS_fsm_state82),
        .I2(ap_CS_fsm_state80),
        .I3(ap_CS_fsm_state79),
        .I4(ap_CS_fsm_state78),
        .O(ram_reg_i_176__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    ram_reg_i_177
       (.I0(ram_reg_i_520_n_222),
        .I1(ram_reg_i_234__0_n_222),
        .I2(ap_CS_fsm_state85),
        .I3(ap_CS_fsm_state87),
        .I4(ap_CS_fsm_state86),
        .I5(ap_CS_fsm_state88),
        .O(ram_reg_i_177_n_222));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_177__0
       (.I0(ap_CS_fsm_state68),
        .I1(ap_CS_fsm_state69),
        .I2(ap_CS_fsm_state67),
        .I3(ap_CS_fsm_state66),
        .O(ram_reg_i_177__0_n_222));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    ram_reg_i_178
       (.I0(ram_reg_i_521_n_222),
        .I1(ram_reg_i_123_n_222),
        .I2(ram_reg_i_62_n_222),
        .I3(ap_CS_fsm_state121),
        .I4(ap_CS_fsm_state122),
        .I5(ram_reg_i_172__0_n_222),
        .O(ram_reg_i_178_n_222));
  LUT6 #(
    .INIT(64'h8088AAAAAAAAAAAA)) 
    ram_reg_i_178__0
       (.I0(ram_reg_i_367_n_222),
        .I1(ram_reg_i_382__0_n_222),
        .I2(ram_reg_i_383__0_n_222),
        .I3(ram_reg_i_384_n_222),
        .I4(ram_reg_i_447__0_n_222),
        .I5(ram_reg_i_560_n_222),
        .O(ram_reg_i_178__0_n_222));
  LUT3 #(
    .INIT(8'hBF)) 
    ram_reg_i_179
       (.I0(ram_reg_i_170__0_n_222),
        .I1(ram_reg_i_522__0_n_222),
        .I2(ram_reg_i_523__0_n_222),
        .O(ram_reg_i_179_n_222));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_179__0
       (.I0(ap_CS_fsm_state72),
        .I1(ap_CS_fsm_state73),
        .I2(ap_CS_fsm_state70),
        .I3(ap_CS_fsm_state71),
        .O(ram_reg_i_179__0_n_222));
  LUT6 #(
    .INIT(64'h00000000FFFFA8AA)) 
    ram_reg_i_17__0
       (.I0(ram_reg_i_51_n_222),
        .I1(ram_reg_i_64__0_n_222),
        .I2(ram_reg_i_65__0_n_222),
        .I3(ram_reg_i_60__0_n_222),
        .I4(ram_reg_i_59_n_222),
        .I5(p_0_in__0_1),
        .O(empty_n_reg_0[0]));
  LUT6 #(
    .INIT(64'h00000000FFFFA8AA)) 
    ram_reg_i_17__1
       (.I0(ram_reg_i_51_n_222),
        .I1(ram_reg_i_64__0_n_222),
        .I2(ram_reg_i_65__0_n_222),
        .I3(ram_reg_i_60__0_n_222),
        .I4(ram_reg_i_59_n_222),
        .I5(ram_reg),
        .O(\tptr_reg[0]_1 [0]));
  LUT6 #(
    .INIT(64'h00000000FFFFA8AA)) 
    ram_reg_i_17__2
       (.I0(ram_reg_i_51_n_222),
        .I1(ram_reg_i_64__0_n_222),
        .I2(ram_reg_i_65__0_n_222),
        .I3(ram_reg_i_60__0_n_222),
        .I4(ram_reg_i_59_n_222),
        .I5(p_0_in__0),
        .O(empty_n_reg_1[0]));
  LUT6 #(
    .INIT(64'h0000EAEEEAEEEAEE)) 
    ram_reg_i_18
       (.I0(ram_reg_i_66__0_n_222),
        .I1(ram_reg_i_67__0_n_222),
        .I2(ram_reg_i_68__0_n_222),
        .I3(ram_reg_i_69__0_n_222),
        .I4(twid_rom_M_real_V_t_empty_n),
        .I5(tptr),
        .O(DIADI[13]));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_180
       (.I0(ap_CS_fsm_state71),
        .I1(ap_CS_fsm_state72),
        .O(ram_reg_i_180_n_222));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_180__0
       (.I0(ap_CS_fsm_state97),
        .I1(ap_CS_fsm_state98),
        .I2(ap_CS_fsm_state99),
        .O(ram_reg_i_180__0_n_222));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_181
       (.I0(ap_CS_fsm_state67),
        .I1(ap_CS_fsm_state68),
        .I2(ap_CS_fsm_state69),
        .I3(ap_CS_fsm_state70),
        .O(ram_reg_i_181_n_222));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_181__0
       (.I0(ap_CS_fsm_state95),
        .I1(ap_CS_fsm_state96),
        .I2(ap_CS_fsm_state93),
        .I3(ap_CS_fsm_state94),
        .O(ram_reg_i_181__0_n_222));
  LUT6 #(
    .INIT(64'hBBBFBBBFBBBFBBBB)) 
    ram_reg_i_182
       (.I0(ram_reg_i_403__0_n_222),
        .I1(ram_reg_i_520_n_222),
        .I2(ap_CS_fsm_state77),
        .I3(ap_CS_fsm_state76),
        .I4(ap_CS_fsm_state74),
        .I5(ap_CS_fsm_state75),
        .O(ram_reg_i_182_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    ram_reg_i_182__0
       (.I0(ram_reg_i_404_n_222),
        .I1(ap_CS_fsm_state78),
        .I2(ap_CS_fsm_state79),
        .I3(ap_CS_fsm_state80),
        .I4(ap_CS_fsm_state82),
        .I5(ap_CS_fsm_state81),
        .O(ram_reg_i_182__0_n_222));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFEFFFF)) 
    ram_reg_i_183
       (.I0(ap_CS_fsm_state66),
        .I1(ap_CS_fsm_state67),
        .I2(ap_CS_fsm_state71),
        .I3(ap_CS_fsm_state70),
        .I4(ram_reg_i_561_n_222),
        .I5(ap_CS_fsm_state65),
        .O(ram_reg_i_183_n_222));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    ram_reg_i_183__0
       (.I0(ram_reg_i_189_n_222),
        .I1(ap_CS_fsm_state110),
        .I2(ap_CS_fsm_state112),
        .I3(ap_CS_fsm_state111),
        .I4(ram_reg_i_524_n_222),
        .I5(ram_reg_i_525_n_222),
        .O(ram_reg_i_183__0_n_222));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    ram_reg_i_184
       (.I0(ram_reg_i_385_n_222),
        .I1(ram_reg_i_386__0_n_222),
        .I2(ram_reg_i_387__0_n_222),
        .I3(ram_reg_i_388_n_222),
        .I4(ram_reg_i_389__0_n_222),
        .I5(ram_reg_i_390_n_222),
        .O(ram_reg_i_184_n_222));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    ram_reg_i_184__0
       (.I0(ram_reg_i_526_n_222),
        .I1(ram_reg_i_293_n_222),
        .I2(ap_CS_fsm_state100),
        .I3(ap_CS_fsm_state98),
        .I4(ap_CS_fsm_state99),
        .I5(ap_CS_fsm_state97),
        .O(ram_reg_i_184__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF10)) 
    ram_reg_i_185
       (.I0(ap_CS_fsm_state60),
        .I1(ap_CS_fsm_state59),
        .I2(ap_CS_fsm_state58),
        .I3(ap_CS_fsm_state62),
        .I4(ap_CS_fsm_state61),
        .I5(ap_CS_fsm_state65),
        .O(ram_reg_i_185_n_222));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_185__0
       (.I0(ap_CS_fsm_state88),
        .I1(ap_CS_fsm_state86),
        .I2(ap_CS_fsm_state87),
        .I3(ap_CS_fsm_state85),
        .I4(ap_CS_fsm_state89),
        .I5(ap_CS_fsm_state90),
        .O(ram_reg_i_185__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    ram_reg_i_186
       (.I0(ram_reg_i_682__0_n_222),
        .I1(ram_reg_i_681_n_222),
        .I2(ap_CS_fsm_state76),
        .I3(ap_CS_fsm_state77),
        .I4(ap_CS_fsm_state73),
        .I5(ap_CS_fsm_state72),
        .O(ram_reg_i_186_n_222));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_186__0
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state33),
        .I2(ap_CS_fsm_state35),
        .I3(ap_CS_fsm_state36),
        .O(ram_reg_i_186__0_n_222));
  LUT5 #(
    .INIT(32'h00020000)) 
    ram_reg_i_187
       (.I0(ram_reg_i_527_n_222),
        .I1(ap_CS_fsm_state48),
        .I2(ap_CS_fsm_state49),
        .I3(ap_CS_fsm_state47),
        .I4(ram_reg_i_523__0_n_222),
        .O(ram_reg_i_187_n_222));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFEFEFE)) 
    ram_reg_i_187__0
       (.I0(ap_CS_fsm_state85),
        .I1(ap_CS_fsm_state87),
        .I2(ap_CS_fsm_state86),
        .I3(ram_reg_i_520_n_222),
        .I4(ap_CS_fsm_state82),
        .I5(ap_CS_fsm_state81),
        .O(ram_reg_i_187__0_n_222));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ram_reg_i_188
       (.I0(ram_reg_i_528_n_222),
        .I1(ap_CS_fsm_state59),
        .I2(ap_CS_fsm_state57),
        .I3(ap_CS_fsm_state56),
        .I4(ap_CS_fsm_state58),
        .I5(ap_CS_fsm_state64),
        .O(ram_reg_i_188_n_222));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_188__0
       (.I0(ap_CS_fsm_state88),
        .I1(ap_CS_fsm_state89),
        .O(ram_reg_i_188__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    ram_reg_i_189
       (.I0(ram_reg_i_161__0_n_222),
        .I1(ap_CS_fsm_state123),
        .I2(ap_CS_fsm_state121),
        .I3(ap_CS_fsm_state124),
        .I4(ap_CS_fsm_state122),
        .I5(ram_reg_i_62_n_222),
        .O(ram_reg_i_189_n_222));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
    ram_reg_i_189__0
       (.I0(ram_reg_i_183__0_n_222),
        .I1(ram_reg_i_184__0_n_222),
        .I2(ap_CS_fsm_state83),
        .I3(ap_CS_fsm_state84),
        .I4(ram_reg_i_185__0_n_222),
        .I5(ram_reg_i_50_n_222),
        .O(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_address0));
  LUT6 #(
    .INIT(64'hEAEE0000EAEEEAEE)) 
    ram_reg_i_18__0
       (.I0(ram_reg_i_66__0_n_222),
        .I1(ram_reg_i_67__0_n_222),
        .I2(ram_reg_i_68__0_n_222),
        .I3(ram_reg_i_69__0_n_222),
        .I4(tptr),
        .I5(twid_rom_M_real_V_t_empty_n),
        .O(\tptr_reg[0] [13]));
  LUT6 #(
    .INIT(64'h00000000FFFFAAA8)) 
    ram_reg_i_19
       (.I0(ram_reg_i_70__0_n_222),
        .I1(ram_reg_i_71_n_222),
        .I2(ram_reg_i_72__0_n_222),
        .I3(ram_reg_i_73__0_n_222),
        .I4(ram_reg_i_74_n_222),
        .I5(p_0_in__0),
        .O(DIADI[12]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    ram_reg_i_190
       (.I0(ram_reg_i_198_n_222),
        .I1(ram_reg_i_525_n_222),
        .I2(ap_CS_fsm_state100),
        .I3(ap_CS_fsm_state98),
        .I4(ap_CS_fsm_state99),
        .I5(ap_CS_fsm_state97),
        .O(ram_reg_i_190_n_222));
  LUT6 #(
    .INIT(64'h02020200FFFFFFFF)) 
    ram_reg_i_190__0
       (.I0(ram_reg_i_479_n_222),
        .I1(ap_CS_fsm_state111),
        .I2(ap_CS_fsm_state112),
        .I3(ap_CS_fsm_state109),
        .I4(ap_CS_fsm_state110),
        .I5(ram_reg_i_123_n_222),
        .O(ram_reg_i_190__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    ram_reg_i_191
       (.I0(ram_reg_i_63__0_n_222),
        .I1(ram_reg_i_123_n_222),
        .I2(ap_CS_fsm_state119),
        .I3(ram_reg_i_479_n_222),
        .I4(Q[1]),
        .I5(ap_CS_fsm_state120),
        .O(ram_reg_i_191_n_222));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEFFFE)) 
    ram_reg_i_191__0
       (.I0(ap_CS_fsm_state104),
        .I1(ap_CS_fsm_state105),
        .I2(ap_CS_fsm_state100),
        .I3(ap_CS_fsm_state101),
        .I4(ap_CS_fsm_state102),
        .I5(ap_CS_fsm_state103),
        .O(ram_reg_i_191__0_n_222));
  LUT6 #(
    .INIT(64'h88888888A8A8A8AA)) 
    ram_reg_i_192
       (.I0(ram_reg_i_391__0_n_222),
        .I1(ram_reg_i_392__0_n_222),
        .I2(ram_reg_i_393_n_222),
        .I3(ram_reg_i_394__0_n_222),
        .I4(ram_reg_i_395__0_n_222),
        .I5(ram_reg_i_396_n_222),
        .O(ram_reg_i_192_n_222));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_192__0
       (.I0(ram_reg_i_50_n_222),
        .I1(ram_reg_i_188_n_222),
        .O(ram_reg_i_192__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFF0EFFFFFFFF)) 
    ram_reg_i_193
       (.I0(ap_CS_fsm_state96),
        .I1(ap_CS_fsm_state95),
        .I2(ap_CS_fsm_state97),
        .I3(ap_CS_fsm_state102),
        .I4(ap_CS_fsm_state103),
        .I5(ram_reg_i_396__0_n_222),
        .O(ram_reg_i_193_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_193__0
       (.I0(ap_CS_fsm_state82),
        .I1(ap_CS_fsm_state81),
        .O(ram_reg_i_193__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    ram_reg_i_194
       (.I0(ap_CS_fsm_state112),
        .I1(ap_CS_fsm_state111),
        .I2(ram_reg_i_479_n_222),
        .I3(ap_CS_fsm_state106),
        .I4(ap_CS_fsm_state108),
        .I5(ap_CS_fsm_state107),
        .O(ram_reg_i_194_n_222));
  LUT6 #(
    .INIT(64'h0F1FFF1F0F1F0F1F)) 
    ram_reg_i_194__0
       (.I0(ram_reg_i_529_n_222),
        .I1(ram_reg_i_530__0_n_222),
        .I2(ram_reg_i_204__0_n_222),
        .I3(ram_reg_i_531_n_222),
        .I4(ram_reg_i_532_n_222),
        .I5(ram_reg_i_533__0_n_222),
        .O(ram_reg_i_194__0_n_222));
  LUT6 #(
    .INIT(64'hF0E0F0E000E0F0E0)) 
    ram_reg_i_195
       (.I0(ram_reg_i_534__0_n_222),
        .I1(ram_reg_i_529_n_222),
        .I2(ram_reg_i_204__0_n_222),
        .I3(ram_reg_i_531_n_222),
        .I4(\ap_CS_fsm[121]_i_20_n_222 ),
        .I5(ram_reg_i_535_n_222),
        .O(ram_reg_i_195_n_222));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_195__0
       (.I0(ram_reg_i_613_n_222),
        .I1(ap_CS_fsm_state102),
        .I2(ap_CS_fsm_state104),
        .I3(ap_CS_fsm_state100),
        .O(ram_reg_i_195__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFF0001FFFF)) 
    ram_reg_i_196
       (.I0(ap_CS_fsm_state88),
        .I1(ap_CS_fsm_state87),
        .I2(ap_CS_fsm_state86),
        .I3(ram_reg_i_624_n_222),
        .I4(\ap_CS_fsm[121]_i_10_n_222 ),
        .I5(ap_CS_fsm_state89),
        .O(ram_reg_i_196_n_222));
  LUT6 #(
    .INIT(64'h444444444444FF4F)) 
    ram_reg_i_196__0
       (.I0(\ap_CS_fsm[121]_i_8_n_222 ),
        .I1(ram_reg_i_192__0_n_222),
        .I2(ram_reg_i_536__0_n_222),
        .I3(\ap_CS_fsm[121]_i_5_n_222 ),
        .I4(ap_CS_fsm_state82),
        .I5(ap_CS_fsm_state81),
        .O(ram_reg_i_196__0_n_222));
  LUT6 #(
    .INIT(64'hDDDDFDFFDDDDDDDD)) 
    ram_reg_i_197
       (.I0(ram_reg_i_161__0_n_222),
        .I1(ram_reg_i_224_n_222),
        .I2(ap_CS_fsm_state110),
        .I3(ram_reg_i_203_n_222),
        .I4(ram_reg_i_524_n_222),
        .I5(ram_reg_i_537_n_222),
        .O(ram_reg_i_197_n_222));
  LUT6 #(
    .INIT(64'h000000004454FFFF)) 
    ram_reg_i_197__0
       (.I0(ram_reg_i_397__0_n_222),
        .I1(ram_reg_i_398_n_222),
        .I2(ram_reg_i_399__0_n_222),
        .I3(ram_reg_i_400_n_222),
        .I4(ram_reg_i_401_n_222),
        .I5(ram_reg_i_402_n_222),
        .O(ram_reg_i_197__0_n_222));
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_198
       (.I0(ram_reg_i_524_n_222),
        .I1(ap_CS_fsm_state111),
        .I2(ap_CS_fsm_state112),
        .I3(ap_CS_fsm_state110),
        .I4(ram_reg_i_189_n_222),
        .O(ram_reg_i_198_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    ram_reg_i_198__0
       (.I0(ap_CS_fsm_state87),
        .I1(ram_reg_i_233__0_n_222),
        .I2(ap_CS_fsm_state81),
        .I3(ap_CS_fsm_state83),
        .I4(ap_CS_fsm_state80),
        .I5(ap_CS_fsm_state82),
        .O(ram_reg_i_198__0_n_222));
  LUT6 #(
    .INIT(64'hEFFFEEEEEEEEEEEE)) 
    ram_reg_i_199
       (.I0(ram_reg_i_538__0_n_222),
        .I1(ap_CS_fsm_state109),
        .I2(ram_reg_i_234__0_n_222),
        .I3(ram_reg_i_184__0_n_222),
        .I4(ram_reg_i_288_n_222),
        .I5(ram_reg_i_525_n_222),
        .O(ram_reg_i_199_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFE)) 
    ram_reg_i_199__0
       (.I0(ap_CS_fsm_state99),
        .I1(ap_CS_fsm_state97),
        .I2(\ap_CS_fsm[121]_i_10_n_222 ),
        .I3(ram_reg_i_403_n_222),
        .I4(ap_CS_fsm_state96),
        .I5(ap_CS_fsm_state94),
        .O(ram_reg_i_199__0_n_222));
  LUT6 #(
    .INIT(64'h00000000FFFFAAA8)) 
    ram_reg_i_19__0
       (.I0(ram_reg_i_70__0_n_222),
        .I1(ram_reg_i_71_n_222),
        .I2(ram_reg_i_72__0_n_222),
        .I3(ram_reg_i_73__0_n_222),
        .I4(ram_reg_i_74_n_222),
        .I5(ram_reg),
        .O(\tptr_reg[0] [12]));
  LUT6 #(
    .INIT(64'hFF4FFF4FFF4FFFFF)) 
    ram_reg_i_200
       (.I0(ram_reg_i_539_n_222),
        .I1(ram_reg_i_540_n_222),
        .I2(ram_reg_i_486__0_n_222),
        .I3(Q[1]),
        .I4(ram_reg_i_224_n_222),
        .I5(ram_reg_i_62_n_222),
        .O(ram_reg_i_200_n_222));
  LUT6 #(
    .INIT(64'hFFFF0F04FFFFFFFF)) 
    ram_reg_i_200__0
       (.I0(ap_CS_fsm_state102),
        .I1(ap_CS_fsm_state101),
        .I2(ap_CS_fsm_state104),
        .I3(ap_CS_fsm_state103),
        .I4(ram_reg_i_404__0_n_222),
        .I5(ram_reg_i_405__0_n_222),
        .O(ram_reg_i_200__0_n_222));
  LUT6 #(
    .INIT(64'h2022202200002022)) 
    ram_reg_i_201
       (.I0(ram_reg_i_541__0_n_222),
        .I1(ram_reg_i_204__0_n_222),
        .I2(ram_reg_i_536__0_n_222),
        .I3(ram_reg_i_193__0_n_222),
        .I4(ram_reg_i_192__0_n_222),
        .I5(ram_reg_i_542__0_n_222),
        .O(ram_reg_i_201_n_222));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_201__0
       (.I0(ap_CS_fsm_state106),
        .I1(ap_CS_fsm_state107),
        .O(ram_reg_i_201__0_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_202
       (.I0(ap_CS_fsm_state116),
        .I1(ap_CS_fsm_state115),
        .O(ram_reg_i_202_n_222));
  LUT6 #(
    .INIT(64'h0000000057550000)) 
    ram_reg_i_202__0
       (.I0(\ap_CS_fsm[121]_i_20_n_222 ),
        .I1(ap_CS_fsm_state23),
        .I2(ap_CS_fsm_state21),
        .I3(ram_reg_i_543_n_222),
        .I4(ram_reg_i_531_n_222),
        .I5(ram_reg_i_544__0_n_222),
        .O(ram_reg_i_202__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_203
       (.I0(ap_CS_fsm_state112),
        .I1(ap_CS_fsm_state111),
        .O(ram_reg_i_203_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEFEFFF)) 
    ram_reg_i_203__0
       (.I0(ram_reg_i_545_n_222),
        .I1(ap_CS_fsm_state55),
        .I2(ram_reg_i_444_n_222),
        .I3(\ap_CS_fsm[121]_i_16_n_222 ),
        .I4(\ap_CS_fsm[121]_i_13_n_222 ),
        .I5(ram_reg_i_529_n_222),
        .O(ram_reg_i_203__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    ram_reg_i_204
       (.I0(ram_reg_i_325__0_n_222),
        .I1(ap_CS_fsm_state40),
        .I2(ap_CS_fsm_state52),
        .I3(ap_CS_fsm_state119),
        .I4(ram_reg_i_406__0_n_222),
        .I5(ram_reg_i_407__0_n_222),
        .O(ram_reg_i_204_n_222));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_204__0
       (.I0(ram_reg_i_50_n_222),
        .I1(ram_reg_i_188_n_222),
        .O(ram_reg_i_204__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFF100FFFF)) 
    ram_reg_i_205
       (.I0(ram_reg_i_546_n_222),
        .I1(ram_reg_i_276__0_n_222),
        .I2(ram_reg_i_547__0_n_222),
        .I3(ram_reg_i_525_n_222),
        .I4(ram_reg_i_548_n_222),
        .I5(ram_reg_i_549_n_222),
        .O(ram_reg_i_205_n_222));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_205__0
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state14),
        .I3(ap_CS_fsm_state16),
        .I4(ap_CS_fsm_state17),
        .O(ram_reg_i_205__0_n_222));
  LUT6 #(
    .INIT(64'h10FFFFFF00FF00FF)) 
    ram_reg_i_206
       (.I0(ap_CS_fsm_state112),
        .I1(ap_CS_fsm_state111),
        .I2(ap_CS_fsm_state110),
        .I3(ram_reg_i_90__0_n_222),
        .I4(ram_reg_i_479_n_222),
        .I5(ram_reg_i_202_n_222),
        .O(ram_reg_i_206_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    ram_reg_i_206__0
       (.I0(ram_reg_i_408__0_n_222),
        .I1(ap_CS_fsm_state93),
        .I2(ap_CS_fsm_state91),
        .I3(ram_reg_i_71__0_n_222),
        .I4(ap_CS_fsm_state41),
        .I5(ap_CS_fsm_state44),
        .O(ram_reg_i_206__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h1110)) 
    ram_reg_i_207
       (.I0(ap_CS_fsm_state126),
        .I1(ap_CS_fsm_state125),
        .I2(ap_CS_fsm_state124),
        .I3(ap_CS_fsm_state123),
        .O(ram_reg_i_207_n_222));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    ram_reg_i_207__0
       (.I0(ap_CS_fsm_state111),
        .I1(ap_CS_fsm_state113),
        .I2(ap_CS_fsm_state50),
        .I3(ap_CS_fsm_state54),
        .I4(ram_reg_i_396__0_n_222),
        .I5(ram_reg_i_715_n_222),
        .O(ram_reg_i_207__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF1F)) 
    ram_reg_i_208
       (.I0(ram_reg_i_217_n_222),
        .I1(ram_reg_i_550__0_n_222),
        .I2(ram_reg_i_204__0_n_222),
        .I3(ram_reg_i_551__0_n_222),
        .I4(ram_reg_i_552_n_222),
        .I5(ram_reg_i_553_n_222),
        .O(ram_reg_i_208_n_222));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_208__0
       (.I0(ap_CS_fsm_state111),
        .I1(ap_CS_fsm_state110),
        .O(ram_reg_i_208__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF0F0)) 
    ram_reg_i_209
       (.I0(ram_reg_i_554_n_222),
        .I1(\ap_CS_fsm[121]_i_19_n_222 ),
        .I2(ap_CS_fsm_state19),
        .I3(ram_reg_i_555_n_222),
        .I4(ram_reg_i_556_n_222),
        .I5(ram_reg_i_532_n_222),
        .O(ram_reg_i_209_n_222));
  LUT6 #(
    .INIT(64'h0100FFFFFFFFFFFF)) 
    ram_reg_i_209__0
       (.I0(ap_CS_fsm_state92),
        .I1(ap_CS_fsm_state89),
        .I2(ap_CS_fsm_state90),
        .I3(ap_CS_fsm_state88),
        .I4(ram_reg_i_391__0_n_222),
        .I5(ram_reg_i_396__0_n_222),
        .O(ram_reg_i_209__0_n_222));
  LUT6 #(
    .INIT(64'h0000000075757500)) 
    ram_reg_i_20__1
       (.I0(ram_reg_i_75_n_222),
        .I1(ap_CS_fsm_state42),
        .I2(ram_reg_i_76__0_n_222),
        .I3(ram_reg_i_77__0_n_222),
        .I4(ram_reg_i_78_n_222),
        .I5(p_0_in__0),
        .O(DIADI[11]));
  LUT6 #(
    .INIT(64'h0000000075757500)) 
    ram_reg_i_20__2
       (.I0(ram_reg_i_75_n_222),
        .I1(ap_CS_fsm_state42),
        .I2(ram_reg_i_76__0_n_222),
        .I3(ram_reg_i_77__0_n_222),
        .I4(ram_reg_i_78_n_222),
        .I5(ram_reg),
        .O(\tptr_reg[0] [11]));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    ram_reg_i_210
       (.I0(ram_reg_i_409_n_222),
        .I1(ram_reg_i_410__0_n_222),
        .I2(ram_reg_i_411_n_222),
        .I3(ram_reg_i_412__0_n_222),
        .I4(ram_reg_i_413__0_n_222),
        .I5(ram_reg_i_414__0_n_222),
        .O(ram_reg_i_210_n_222));
  LUT6 #(
    .INIT(64'h0F0FFFFF0F0F0FEF)) 
    ram_reg_i_210__0
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state21),
        .I2(ram_reg_i_531_n_222),
        .I3(ram_reg_i_557_n_222),
        .I4(ram_reg_i_558_n_222),
        .I5(ram_reg_i_559_n_222),
        .O(ram_reg_i_210__0_n_222));
  LUT6 #(
    .INIT(64'h5555DF55DF55DF55)) 
    ram_reg_i_211
       (.I0(ram_reg_i_192__0_n_222),
        .I1(ram_reg_i_560_n_222),
        .I2(ram_reg_i_447__0_n_222),
        .I3(ram_reg_i_561_n_222),
        .I4(ap_CS_fsm_state56),
        .I5(\ap_CS_fsm[121]_i_8_n_222 ),
        .O(ram_reg_i_211_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFF2220FFFF)) 
    ram_reg_i_211__0
       (.I0(ram_reg_i_396__0_n_222),
        .I1(ap_CS_fsm_state97),
        .I2(ap_CS_fsm_state95),
        .I3(ap_CS_fsm_state96),
        .I4(ram_reg_i_324__0_n_222),
        .I5(ap_CS_fsm_state100),
        .O(ram_reg_i_211__0_n_222));
  LUT6 #(
    .INIT(64'hFFF4FFFFFFF4FFF4)) 
    ram_reg_i_212
       (.I0(ram_reg_i_562_n_222),
        .I1(ram_reg_i_563_n_222),
        .I2(ram_reg_i_564__0_n_222),
        .I3(ram_reg_i_204__0_n_222),
        .I4(ram_reg_i_565__0_n_222),
        .I5(ram_reg_i_223__0_n_222),
        .O(ram_reg_i_212_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE0)) 
    ram_reg_i_212__0
       (.I0(ap_CS_fsm_state109),
        .I1(ap_CS_fsm_state108),
        .I2(ram_reg_i_208__0_n_222),
        .I3(ap_CS_fsm_state116),
        .I4(ap_CS_fsm_state114),
        .I5(ap_CS_fsm_state112),
        .O(ram_reg_i_212__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hFFFF00F1)) 
    ram_reg_i_213
       (.I0(ram_reg_i_566__0_n_222),
        .I1(ap_CS_fsm_state125),
        .I2(ap_CS_fsm_state126),
        .I3(ap_CS_fsm_state127),
        .I4(Q[1]),
        .O(ram_reg_i_213_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    ram_reg_i_213__0
       (.I0(ram_reg_i_240__0_n_222),
        .I1(ap_CS_fsm_state116),
        .I2(ap_CS_fsm_state117),
        .I3(ap_CS_fsm_state115),
        .I4(ap_CS_fsm_state114),
        .I5(ram_reg_i_342__0_n_222),
        .O(ram_reg_i_213__0_n_222));
  LUT6 #(
    .INIT(64'hF400F4000000FF00)) 
    ram_reg_i_214
       (.I0(ram_reg_i_567__0_n_222),
        .I1(ram_reg_i_184__0_n_222),
        .I2(ram_reg_i_568_n_222),
        .I3(ram_reg_i_548_n_222),
        .I4(ram_reg_i_569_n_222),
        .I5(ram_reg_i_525_n_222),
        .O(ram_reg_i_214_n_222));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_214__0
       (.I0(ap_CS_fsm_state93),
        .I1(ap_CS_fsm_state92),
        .I2(ap_CS_fsm_state89),
        .I3(ap_CS_fsm_state87),
        .I4(ap_CS_fsm_state88),
        .O(ram_reg_i_214__0_n_222));
  LUT6 #(
    .INIT(64'h00000000FF450000)) 
    ram_reg_i_215
       (.I0(ap_CS_fsm_state112),
        .I1(ap_CS_fsm_state111),
        .I2(ap_CS_fsm_state110),
        .I3(ram_reg_i_524_n_222),
        .I4(ram_reg_i_485__0_n_222),
        .I5(ap_CS_fsm_state118),
        .O(ram_reg_i_215_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF0E)) 
    ram_reg_i_215__0
       (.I0(ap_CS_fsm_state76),
        .I1(ap_CS_fsm_state77),
        .I2(ap_CS_fsm_state78),
        .I3(ap_CS_fsm_state81),
        .I4(ap_CS_fsm_state83),
        .I5(ap_CS_fsm_state79),
        .O(ram_reg_i_215__0_n_222));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    ram_reg_i_216
       (.I0(ram_reg_i_415__0_n_222),
        .I1(ram_reg_i_416__0_n_222),
        .I2(ram_reg_i_417_n_222),
        .I3(ram_reg_i_418__0_n_222),
        .I4(ram_reg_i_419_n_222),
        .I5(ram_reg_i_420__0_n_222),
        .O(ram_reg_i_216_n_222));
  LUT6 #(
    .INIT(64'hEEEEEEEEFEFEEEFE)) 
    ram_reg_i_216__0
       (.I0(ram_reg_i_531_n_222),
        .I1(ram_reg_i_570_n_222),
        .I2(ram_reg_i_571_n_222),
        .I3(ap_CS_fsm_state45),
        .I4(ap_CS_fsm_state46),
        .I5(ram_reg_i_572_n_222),
        .O(ram_reg_i_216__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFF5555555D)) 
    ram_reg_i_217
       (.I0(ram_reg_i_187_n_222),
        .I1(ram_reg_i_573__0_n_222),
        .I2(ap_CS_fsm_state30),
        .I3(ap_CS_fsm_state29),
        .I4(ap_CS_fsm_state31),
        .I5(ap_CS_fsm_state37),
        .O(ram_reg_i_217_n_222));
  LUT6 #(
    .INIT(64'hCECFCECEFFFFFFFF)) 
    ram_reg_i_217__0
       (.I0(ap_CS_fsm_state82),
        .I1(ap_CS_fsm_state84),
        .I2(ap_CS_fsm_state83),
        .I3(ap_CS_fsm_state81),
        .I4(ap_CS_fsm_state80),
        .I5(ram_reg_i_126__0_n_222),
        .O(ram_reg_i_217__0_n_222));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEFFFE)) 
    ram_reg_i_218
       (.I0(ap_CS_fsm_state94),
        .I1(ap_CS_fsm_state96),
        .I2(ap_CS_fsm_state91),
        .I3(ap_CS_fsm_state90),
        .I4(ap_CS_fsm_state93),
        .I5(ap_CS_fsm_state92),
        .O(ram_reg_i_218_n_222));
  LUT6 #(
    .INIT(64'hDDDDDDDDCDCDCDCC)) 
    ram_reg_i_218__0
       (.I0(ap_CS_fsm_state35),
        .I1(ap_CS_fsm_state36),
        .I2(ap_CS_fsm_state33),
        .I3(ram_reg_i_574_n_222),
        .I4(ap_CS_fsm_state32),
        .I5(ap_CS_fsm_state34),
        .O(ram_reg_i_218__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_219
       (.I0(ap_CS_fsm_state107),
        .I1(ap_CS_fsm_state104),
        .I2(ap_CS_fsm_state100),
        .I3(ap_CS_fsm_state101),
        .I4(ap_CS_fsm_state102),
        .I5(ap_CS_fsm_state103),
        .O(ram_reg_i_219_n_222));
  LUT6 #(
    .INIT(64'hFFFFFBFFAAAAAAAA)) 
    ram_reg_i_219__0
       (.I0(ram_reg_i_532_n_222),
        .I1(ram_reg_i_575__0_n_222),
        .I2(ram_reg_i_576_n_222),
        .I3(ram_reg_i_533__0_n_222),
        .I4(ram_reg_i_577_n_222),
        .I5(ram_reg_i_578_n_222),
        .O(ram_reg_i_219__0_n_222));
  LUT6 #(
    .INIT(64'h00000000EAEEEAEA)) 
    ram_reg_i_22
       (.I0(ram_reg_i_80_n_222),
        .I1(ram_reg_i_81__0_n_222),
        .I2(ram_reg_i_82__0_n_222),
        .I3(ram_reg_i_83__0_n_222),
        .I4(ram_reg_i_84_n_222),
        .I5(p_0_in__0),
        .O(DIADI[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFF55FF555D)) 
    ram_reg_i_220
       (.I0(ram_reg_i_531_n_222),
        .I1(ram_reg_i_579_n_222),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state27),
        .I4(ap_CS_fsm_state26),
        .I5(ap_CS_fsm_state28),
        .O(ram_reg_i_220_n_222));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_220__0
       (.I0(ap_CS_fsm_state109),
        .I1(ap_CS_fsm_state110),
        .O(ram_reg_i_220__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
    ram_reg_i_221
       (.I0(ram_reg_i_421__0_n_222),
        .I1(ap_CS_fsm_state41),
        .I2(ap_CS_fsm_state42),
        .I3(ram_reg_i_633_n_222),
        .I4(ram_reg_i_173_n_222),
        .I5(ram_reg_i_422__0_n_222),
        .O(ram_reg_i_221_n_222));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ram_reg_i_221__0
       (.I0(ap_CS_fsm_state70),
        .I1(ap_CS_fsm_state69),
        .I2(ap_CS_fsm_state68),
        .O(ram_reg_i_221__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    ram_reg_i_222
       (.I0(ram_reg_i_423__0_n_222),
        .I1(ram_reg_i_424__0_n_222),
        .I2(ap_CS_fsm_state28),
        .I3(ap_CS_fsm_state53),
        .I4(ram_reg_i_203_n_222),
        .I5(ram_reg_i_425_n_222),
        .O(ram_reg_i_222_n_222));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    ram_reg_i_222__0
       (.I0(ap_CS_fsm_state68),
        .I1(ap_CS_fsm_state69),
        .I2(ap_CS_fsm_state67),
        .I3(ap_CS_fsm_state66),
        .O(ram_reg_i_222__0_n_222));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    ram_reg_i_223
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state8),
        .I2(ap_CS_fsm_state32),
        .I3(ap_CS_fsm_state34),
        .I4(ram_reg_i_62_n_222),
        .I5(ram_reg_i_426__0_n_222),
        .O(ram_reg_i_223_n_222));
  LUT6 #(
    .INIT(64'h1111111111111101)) 
    ram_reg_i_223__0
       (.I0(ram_reg_i_182__0_n_222),
        .I1(ap_CS_fsm_state73),
        .I2(ram_reg_i_180_n_222),
        .I3(ap_CS_fsm_state65),
        .I4(ap_CS_fsm_state66),
        .I5(ram_reg_i_181_n_222),
        .O(ram_reg_i_223__0_n_222));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_224
       (.I0(ap_CS_fsm_state123),
        .I1(ap_CS_fsm_state121),
        .I2(ap_CS_fsm_state124),
        .I3(ap_CS_fsm_state122),
        .O(ram_reg_i_224_n_222));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_224__0
       (.I0(ap_CS_fsm_state27),
        .I1(ap_CS_fsm_state26),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state24),
        .O(ram_reg_i_224__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFF7FFF7)) 
    ram_reg_i_225
       (.I0(ram_reg_i_324__0_n_222),
        .I1(ram_reg_i_427__0_n_222),
        .I2(ap_CS_fsm_state100),
        .I3(ap_CS_fsm_state106),
        .I4(ram_reg_i_293_n_222),
        .I5(ram_reg_i_428__0_n_222),
        .O(ram_reg_i_225_n_222));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h55555551)) 
    ram_reg_i_225__0
       (.I0(ap_CS_fsm_state72),
        .I1(ap_CS_fsm_state66),
        .I2(ap_CS_fsm_state67),
        .I3(ap_CS_fsm_state69),
        .I4(ap_CS_fsm_state68),
        .O(ram_reg_i_225__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF20FF)) 
    ram_reg_i_226
       (.I0(ap_CS_fsm_state77),
        .I1(ap_CS_fsm_state78),
        .I2(ram_reg_i_248_n_222),
        .I3(ram_reg_i_704_n_222),
        .I4(ap_CS_fsm_state84),
        .I5(ap_CS_fsm_state83),
        .O(ram_reg_i_226_n_222));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_226__0
       (.I0(ap_CS_fsm_state71),
        .I1(ap_CS_fsm_state72),
        .O(ram_reg_i_226__0_n_222));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    ram_reg_i_227
       (.I0(ram_reg_i_429__0_n_222),
        .I1(ram_reg_i_430__0_n_222),
        .I2(ram_reg_i_431_n_222),
        .I3(ram_reg_i_432_n_222),
        .I4(ram_reg_i_433_n_222),
        .I5(ram_reg_i_434__0_n_222),
        .O(ram_reg_i_227_n_222));
  LUT6 #(
    .INIT(64'hAAFBAAFBAAFBAAFA)) 
    ram_reg_i_227__0
       (.I0(ram_reg_i_580_n_222),
        .I1(ap_CS_fsm_state77),
        .I2(ap_CS_fsm_state78),
        .I3(ap_CS_fsm_state79),
        .I4(ap_CS_fsm_state76),
        .I5(ram_reg_i_581__0_n_222),
        .O(ram_reg_i_227__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002000)) 
    ram_reg_i_228
       (.I0(ram_reg_i_490_n_222),
        .I1(ap_CS_fsm_state58),
        .I2(ram_reg_i_560_n_222),
        .I3(ap_CS_fsm_state56),
        .I4(ap_CS_fsm_state57),
        .I5(ram_reg_i_363_n_222),
        .O(ram_reg_i_228_n_222));
  LUT6 #(
    .INIT(64'hFEFEFEEEFFFFFFFF)) 
    ram_reg_i_228__0
       (.I0(ap_CS_fsm_state78),
        .I1(ap_CS_fsm_state76),
        .I2(ram_reg_i_515_n_222),
        .I3(ap_CS_fsm_state72),
        .I4(ap_CS_fsm_state73),
        .I5(ram_reg_i_248_n_222),
        .O(ram_reg_i_228__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFE0FF)) 
    ram_reg_i_229
       (.I0(ap_CS_fsm_state85),
        .I1(ap_CS_fsm_state86),
        .I2(ram_reg_i_704_n_222),
        .I3(ram_reg_i_293_n_222),
        .I4(ap_CS_fsm_state92),
        .I5(ap_CS_fsm_state90),
        .O(ram_reg_i_229_n_222));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_i_229__0
       (.I0(ram_reg_i_110__0_n_222),
        .I1(ap_CS_fsm_state89),
        .I2(ap_CS_fsm_state88),
        .I3(ap_CS_fsm_state90),
        .I4(ap_CS_fsm_state82),
        .O(ram_reg_i_229__0_n_222));
  LUT6 #(
    .INIT(64'h00000000EAEEEAEA)) 
    ram_reg_i_22__0
       (.I0(ram_reg_i_80_n_222),
        .I1(ram_reg_i_81__0_n_222),
        .I2(ram_reg_i_82__0_n_222),
        .I3(ram_reg_i_83__0_n_222),
        .I4(ram_reg_i_84_n_222),
        .I5(ram_reg),
        .O(\tptr_reg[0] [10]));
  LUT6 #(
    .INIT(64'h00000000F4F4FFF4)) 
    ram_reg_i_23
       (.I0(ram_reg_i_85__0_n_222),
        .I1(ram_reg_i_86__0_n_222),
        .I2(ram_reg_i_87_n_222),
        .I3(ram_reg_i_81__0_n_222),
        .I4(ram_reg_i_88_n_222),
        .I5(p_0_in__0),
        .O(DIADI[9]));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEFEEE)) 
    ram_reg_i_230
       (.I0(ram_reg_i_524_n_222),
        .I1(ram_reg_i_435__0_n_222),
        .I2(ram_reg_i_173_n_222),
        .I3(ap_CS_fsm_state99),
        .I4(ap_CS_fsm_state106),
        .I5(ap_CS_fsm_state104),
        .O(ram_reg_i_230_n_222));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    ram_reg_i_230__0
       (.I0(ram_reg_i_425__0_n_222),
        .I1(ap_CS_fsm_state12),
        .I2(ap_CS_fsm_state10),
        .I3(ap_CS_fsm_state11),
        .I4(ram_reg_i_582__0_n_222),
        .I5(ram_reg_i_583__0_n_222),
        .O(ram_reg_i_230__0_n_222));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    ram_reg_i_231
       (.I0(ram_reg_i_436_n_222),
        .I1(ram_reg_i_437__0_n_222),
        .I2(ram_reg_i_438_n_222),
        .I3(ram_reg_i_439__0_n_222),
        .I4(ram_reg_i_440__0_n_222),
        .I5(ram_reg_i_441_n_222),
        .O(ram_reg_i_231_n_222));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    ram_reg_i_231__0
       (.I0(Q[0]),
        .I1(ap_CS_fsm_state2),
        .I2(ap_CS_fsm_state3),
        .I3(ram_reg_i_386_n_222),
        .I4(ap_CS_fsm_state4),
        .I5(ap_CS_fsm_state5),
        .O(ram_reg_i_231__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_232
       (.I0(ap_CS_fsm_state123),
        .I1(ap_CS_fsm_state121),
        .I2(ap_CS_fsm_state122),
        .I3(ap_CS_fsm_state125),
        .I4(ap_CS_fsm_state126),
        .O(ram_reg_i_232_n_222));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    ram_reg_i_232__0
       (.I0(ram_reg_i_526_n_222),
        .I1(ap_CS_fsm_state94),
        .I2(ram_reg_i_396__0_n_222),
        .I3(ap_CS_fsm_state96),
        .I4(ap_CS_fsm_state95),
        .I5(ap_CS_fsm_state97),
        .O(ram_reg_i_232__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    ram_reg_i_233
       (.I0(ap_CS_fsm_state100),
        .I1(ap_CS_fsm_state101),
        .I2(ram_reg_i_396__0_n_222),
        .I3(ap_CS_fsm_state96),
        .I4(ap_CS_fsm_state95),
        .I5(ap_CS_fsm_state94),
        .O(ram_reg_i_233_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_233__0
       (.I0(ap_CS_fsm_state88),
        .I1(ap_CS_fsm_state86),
        .O(ram_reg_i_233__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_234
       (.I0(ap_CS_fsm_state92),
        .I1(ap_CS_fsm_state93),
        .I2(ap_CS_fsm_state90),
        .I3(ap_CS_fsm_state91),
        .O(ram_reg_i_234_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_234__0
       (.I0(ap_CS_fsm_state90),
        .I1(ap_CS_fsm_state89),
        .O(ram_reg_i_234__0_n_222));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    ram_reg_i_235
       (.I0(ap_CS_fsm_state87),
        .I1(ap_CS_fsm_state88),
        .I2(ram_reg_i_234__0_n_222),
        .I3(ap_CS_fsm_state86),
        .I4(ap_CS_fsm_state85),
        .I5(ram_reg_i_520_n_222),
        .O(ram_reg_i_235_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF0E)) 
    ram_reg_i_235__0
       (.I0(ap_CS_fsm_state85),
        .I1(ap_CS_fsm_state84),
        .I2(ap_CS_fsm_state86),
        .I3(ap_CS_fsm_state87),
        .I4(ap_CS_fsm_state88),
        .I5(ap_CS_fsm_state89),
        .O(ram_reg_i_235__0_n_222));
  LUT6 #(
    .INIT(64'h00000000BABABABB)) 
    ram_reg_i_236
       (.I0(ram_reg_i_442__0_n_222),
        .I1(ram_reg_i_443__0_n_222),
        .I2(ram_reg_i_444__0_n_222),
        .I3(ram_reg_i_445_n_222),
        .I4(ram_reg_i_446_n_222),
        .I5(ram_reg_i_447_n_222),
        .O(ram_reg_i_236_n_222));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    ram_reg_i_236__0
       (.I0(ram_reg_i_237_n_222),
        .I1(ap_CS_fsm_state102),
        .I2(ap_CS_fsm_state100),
        .I3(ap_CS_fsm_state101),
        .I4(ram_reg_i_232__0_n_222),
        .I5(ram_reg_i_229__0_n_222),
        .O(ram_reg_i_236__0_n_222));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_237
       (.I0(ap_CS_fsm_state105),
        .I1(ap_CS_fsm_state106),
        .I2(ap_CS_fsm_state108),
        .I3(ap_CS_fsm_state107),
        .I4(ap_CS_fsm_state104),
        .I5(ap_CS_fsm_state103),
        .O(ram_reg_i_237_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF10FF)) 
    ram_reg_i_237__0
       (.I0(ap_CS_fsm_state78),
        .I1(ap_CS_fsm_state76),
        .I2(ram_reg_i_448__0_n_222),
        .I3(ram_reg_i_248_n_222),
        .I4(ap_CS_fsm_state86),
        .I5(ap_CS_fsm_state83),
        .O(ram_reg_i_237__0_n_222));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    ram_reg_i_238
       (.I0(ram_reg_i_230__0_n_222),
        .I1(ram_reg_i_503__0_n_222),
        .I2(ram_reg_i_386_n_222),
        .I3(ap_CS_fsm_state3),
        .I4(ap_CS_fsm_state2),
        .I5(Q[0]),
        .O(ram_reg_i_238_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0200)) 
    ram_reg_i_238__0
       (.I0(ram_reg_i_396__0_n_222),
        .I1(ap_CS_fsm_state101),
        .I2(ap_CS_fsm_state100),
        .I3(ap_CS_fsm_state97),
        .I4(ap_CS_fsm_state103),
        .I5(ap_CS_fsm_state102),
        .O(ram_reg_i_238__0_n_222));
  LUT6 #(
    .INIT(64'h00000000FFFDFFFF)) 
    ram_reg_i_239
       (.I0(ram_reg_i_490_n_222),
        .I1(ap_CS_fsm_state57),
        .I2(ap_CS_fsm_state55),
        .I3(ap_CS_fsm_state56),
        .I4(ram_reg_i_354_n_222),
        .I5(ram_reg_i_584_n_222),
        .O(ram_reg_i_239_n_222));
  LUT6 #(
    .INIT(64'h000000000000000E)) 
    ram_reg_i_239__0
       (.I0(ap_CS_fsm_state113),
        .I1(ap_CS_fsm_state112),
        .I2(ap_CS_fsm_state116),
        .I3(ap_CS_fsm_state114),
        .I4(ap_CS_fsm_state117),
        .I5(ap_CS_fsm_state115),
        .O(ram_reg_i_239__0_n_222));
  LUT6 #(
    .INIT(64'h00000000F4F4FFF4)) 
    ram_reg_i_23__0
       (.I0(ram_reg_i_85__0_n_222),
        .I1(ram_reg_i_86__0_n_222),
        .I2(ram_reg_i_87_n_222),
        .I3(ram_reg_i_81__0_n_222),
        .I4(ram_reg_i_88_n_222),
        .I5(ram_reg),
        .O(\tptr_reg[0] [9]));
  LUT6 #(
    .INIT(64'h00000000F7550000)) 
    ram_reg_i_23__1
       (.I0(ram_reg_i_55__0_n_222),
        .I1(ram_reg_i_56__0_n_222),
        .I2(ram_reg_i_57__0_n_222),
        .I3(ram_reg_i_58__0_n_222),
        .I4(ram_reg_i_86__0_n_222),
        .I5(ram_reg_0),
        .O(\ap_CS_fsm_reg[101]_0 [9]));
  LUT6 #(
    .INIT(64'h00000000F7550000)) 
    ram_reg_i_23__2
       (.I0(ram_reg_i_55__0_n_222),
        .I1(ram_reg_i_56__0_n_222),
        .I2(ram_reg_i_57__0_n_222),
        .I3(ram_reg_i_58__0_n_222),
        .I4(ram_reg_i_86__0_n_222),
        .I5(p_0_in__0_1),
        .O(\ap_CS_fsm_reg[101]_1 [9]));
  LUT6 #(
    .INIT(64'h00000000FEEEFEFE)) 
    ram_reg_i_24
       (.I0(ram_reg_i_89_n_222),
        .I1(ram_reg_i_90_n_222),
        .I2(ram_reg_i_81__0_n_222),
        .I3(ram_reg_i_91__0_n_222),
        .I4(ram_reg_i_92__0_n_222),
        .I5(p_0_in__0),
        .O(DIADI[8]));
  LUT6 #(
    .INIT(64'h0000303000003010)) 
    ram_reg_i_240
       (.I0(ram_reg_i_585__0_n_222),
        .I1(ap_CS_fsm_state61),
        .I2(ram_reg_i_353_n_222),
        .I3(ap_CS_fsm_state59),
        .I4(ap_CS_fsm_state60),
        .I5(ap_CS_fsm_state58),
        .O(ram_reg_i_240_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_240__0
       (.I0(ap_CS_fsm_state118),
        .I1(ap_CS_fsm_state119),
        .O(ram_reg_i_240__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_241
       (.I0(ap_CS_fsm_state112),
        .I1(ap_CS_fsm_state113),
        .I2(ap_CS_fsm_state114),
        .I3(ap_CS_fsm_state109),
        .I4(ap_CS_fsm_state108),
        .I5(ap_CS_fsm_state107),
        .O(ram_reg_i_241_n_222));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    ram_reg_i_241__0
       (.I0(ram_reg_i_586_n_222),
        .I1(ap_CS_fsm_state77),
        .I2(ap_CS_fsm_state78),
        .I3(ap_CS_fsm_state76),
        .I4(ram_reg_i_515_n_222),
        .I5(ap_CS_fsm_state73),
        .O(ram_reg_i_241__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFF0EFFFFFFFF)) 
    ram_reg_i_242
       (.I0(ap_CS_fsm_state93),
        .I1(ap_CS_fsm_state94),
        .I2(ram_reg_i_348__0_n_222),
        .I3(ap_CS_fsm_state98),
        .I4(ap_CS_fsm_state100),
        .I5(ram_reg_i_449_n_222),
        .O(ram_reg_i_242_n_222));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    ram_reg_i_242__0
       (.I0(ram_reg_i_304__0_n_222),
        .I1(ram_reg_i_587__0_n_222),
        .I2(ap_CS_fsm_state65),
        .I3(ap_CS_fsm_state64),
        .I4(ap_CS_fsm_state66),
        .O(ram_reg_i_242__0_n_222));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    ram_reg_i_243
       (.I0(ram_reg_i_450__0_n_222),
        .I1(ram_reg_i_451__0_n_222),
        .I2(ram_reg_i_452__0_n_222),
        .I3(ram_reg_i_453__0_n_222),
        .I4(ram_reg_i_454_n_222),
        .I5(ram_reg_i_455_n_222),
        .O(ram_reg_i_243_n_222));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    ram_reg_i_243__0
       (.I0(ram_reg_i_239_n_222),
        .I1(ap_CS_fsm_state61),
        .I2(ap_CS_fsm_state60),
        .I3(ap_CS_fsm_state62),
        .I4(ap_CS_fsm_state63),
        .O(ram_reg_i_243__0_n_222));
  LUT6 #(
    .INIT(64'h5D555D5D5D555D55)) 
    ram_reg_i_244
       (.I0(ram_reg_i_174_n_222),
        .I1(ram_reg_i_336_n_222),
        .I2(ap_CS_fsm_state104),
        .I3(ap_CS_fsm_state101),
        .I4(ap_CS_fsm_state100),
        .I5(ap_CS_fsm_state99),
        .O(ram_reg_i_244_n_222));
  LUT5 #(
    .INIT(32'h00000100)) 
    ram_reg_i_244__0
       (.I0(ap_CS_fsm_state30),
        .I1(ap_CS_fsm_state29),
        .I2(ap_CS_fsm_state28),
        .I3(ram_reg_i_588_n_222),
        .I4(ram_reg_i_589__0_n_222),
        .O(ram_reg_i_244__0_n_222));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    ram_reg_i_245
       (.I0(ram_reg_i_490_n_222),
        .I1(ap_CS_fsm_state57),
        .I2(ap_CS_fsm_state55),
        .I3(ap_CS_fsm_state56),
        .I4(ram_reg_i_354_n_222),
        .I5(ram_reg_i_584_n_222),
        .O(ram_reg_i_245_n_222));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h01010100)) 
    ram_reg_i_245__0
       (.I0(ap_CS_fsm_state112),
        .I1(ap_CS_fsm_state113),
        .I2(ap_CS_fsm_state114),
        .I3(ap_CS_fsm_state110),
        .I4(ap_CS_fsm_state111),
        .O(ram_reg_i_245__0_n_222));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    ram_reg_i_246
       (.I0(ram_reg_i_456_n_222),
        .I1(ram_reg_i_457_n_222),
        .I2(ram_reg_i_458__0_n_222),
        .I3(ram_reg_i_459__0_n_222),
        .I4(ram_reg_i_460__0_n_222),
        .I5(ram_reg_i_461__0_n_222),
        .O(ram_reg_i_246_n_222));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ram_reg_i_246__0
       (.I0(ram_reg_i_590_n_222),
        .I1(ap_CS_fsm_state52),
        .I2(ap_CS_fsm_state50),
        .I3(ap_CS_fsm_state53),
        .I4(ap_CS_fsm_state51),
        .I5(ap_CS_fsm_state54),
        .O(ram_reg_i_246__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    ram_reg_i_247
       (.I0(ram_reg_i_62_n_222),
        .I1(ap_CS_fsm_state121),
        .I2(ap_CS_fsm_state122),
        .I3(ram_reg_i_311_n_222),
        .I4(ap_CS_fsm_state123),
        .I5(ap_CS_fsm_state124),
        .O(ram_reg_i_247_n_222));
  LUT6 #(
    .INIT(64'hFDFDFDFDFDFDFDFF)) 
    ram_reg_i_247__0
       (.I0(ram_reg_i_750__0_n_222),
        .I1(ap_CS_fsm_state100),
        .I2(ap_CS_fsm_state99),
        .I3(ap_CS_fsm_state94),
        .I4(ram_reg_i_234_n_222),
        .I5(ram_reg_i_462__0_n_222),
        .O(ram_reg_i_247__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_248
       (.I0(ap_CS_fsm_state81),
        .I1(ap_CS_fsm_state79),
        .I2(ap_CS_fsm_state82),
        .I3(ap_CS_fsm_state80),
        .O(ram_reg_i_248_n_222));
  LUT6 #(
    .INIT(64'h04550000FFFFFFFF)) 
    ram_reg_i_248__0
       (.I0(ram_reg_i_591_n_222),
        .I1(ram_reg_i_396__0_n_222),
        .I2(ram_reg_i_592_n_222),
        .I3(ram_reg_i_72__0_n_222),
        .I4(ram_reg_i_593__0_n_222),
        .I5(ram_reg_i_86__0_n_222),
        .O(ram_reg_i_248__0_n_222));
  LUT6 #(
    .INIT(64'h5555555533F3FFFF)) 
    ram_reg_i_249
       (.I0(ram_reg_i_594_n_222),
        .I1(ram_reg_i_495_n_222),
        .I2(ram_reg_i_313__0_n_222),
        .I3(ram_reg_i_239__0_n_222),
        .I4(ram_reg_i_255__0_n_222),
        .I5(ram_reg_i_86__0_n_222),
        .O(ram_reg_i_249_n_222));
  LUT6 #(
    .INIT(64'h55555555FFFF7775)) 
    ram_reg_i_249__0
       (.I0(ram_reg_i_282__0_n_222),
        .I1(ram_reg_i_463_n_222),
        .I2(ram_reg_i_464__0_n_222),
        .I3(ram_reg_i_465__0_n_222),
        .I4(ram_reg_i_466_n_222),
        .I5(ram_reg_i_467__0_n_222),
        .O(ram_reg_i_249__0_n_222));
  LUT6 #(
    .INIT(64'h00000000FEEEFEFE)) 
    ram_reg_i_24__0
       (.I0(ram_reg_i_89_n_222),
        .I1(ram_reg_i_90_n_222),
        .I2(ram_reg_i_81__0_n_222),
        .I3(ram_reg_i_91__0_n_222),
        .I4(ram_reg_i_92__0_n_222),
        .I5(ram_reg),
        .O(\tptr_reg[0] [8]));
  LUT6 #(
    .INIT(64'h00000000FF510000)) 
    ram_reg_i_24__1
       (.I0(ram_reg_i_59__0_n_222),
        .I1(ram_reg_i_60_n_222),
        .I2(ram_reg_i_61__0_n_222),
        .I3(ram_reg_i_62__0_n_222),
        .I4(ram_reg_i_63_n_222),
        .I5(ram_reg_0),
        .O(\ap_CS_fsm_reg[101]_0 [8]));
  LUT6 #(
    .INIT(64'h00000000FF510000)) 
    ram_reg_i_24__2
       (.I0(ram_reg_i_59__0_n_222),
        .I1(ram_reg_i_60_n_222),
        .I2(ram_reg_i_61__0_n_222),
        .I3(ram_reg_i_62__0_n_222),
        .I4(ram_reg_i_63_n_222),
        .I5(p_0_in__0_1),
        .O(\ap_CS_fsm_reg[101]_1 [8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEEF)) 
    ram_reg_i_250
       (.I0(ap_CS_fsm_state88),
        .I1(ap_CS_fsm_state86),
        .I2(ap_CS_fsm_state85),
        .I3(ram_reg_i_520_n_222),
        .I4(ram_reg_i_234_n_222),
        .I5(ap_CS_fsm_state94),
        .O(ram_reg_i_250_n_222));
  LUT6 #(
    .INIT(64'h00000002AAAAAAAA)) 
    ram_reg_i_250__0
       (.I0(ram_reg_i_595_n_222),
        .I1(ap_CS_fsm_state45),
        .I2(ap_CS_fsm_state43),
        .I3(ap_CS_fsm_state44),
        .I4(ap_CS_fsm_state42),
        .I5(ram_reg_i_246__0_n_222),
        .O(ram_reg_i_250__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEFEFFFF)) 
    ram_reg_i_251
       (.I0(ap_CS_fsm_state102),
        .I1(ap_CS_fsm_state101),
        .I2(ram_reg_i_468__0_n_222),
        .I3(ram_reg_i_427__0_n_222),
        .I4(ram_reg_i_469_n_222),
        .I5(ram_reg_i_252__0_n_222),
        .O(ram_reg_i_251_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFF444444F4)) 
    ram_reg_i_251__0
       (.I0(ram_reg_i_528_n_222),
        .I1(ram_reg_i_239_n_222),
        .I2(ram_reg_i_304__0_n_222),
        .I3(ram_reg_i_587__0_n_222),
        .I4(ram_reg_i_596__0_n_222),
        .I5(ram_reg_i_597_n_222),
        .O(ram_reg_i_251__0_n_222));
  LUT6 #(
    .INIT(64'h8000888888888888)) 
    ram_reg_i_252
       (.I0(ram_reg_i_594_n_222),
        .I1(ram_reg_i_86__0_n_222),
        .I2(ram_reg_i_230__0_n_222),
        .I3(ram_reg_i_231__0_n_222),
        .I4(ram_reg_i_245_n_222),
        .I5(ram_reg_i_598__0_n_222),
        .O(ram_reg_i_252_n_222));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_252__0
       (.I0(ap_CS_fsm_state104),
        .I1(ap_CS_fsm_state105),
        .I2(ap_CS_fsm_state107),
        .I3(ap_CS_fsm_state106),
        .O(ram_reg_i_252__0_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_253
       (.I0(ap_CS_fsm_state109),
        .I1(ap_CS_fsm_state110),
        .O(ram_reg_i_253_n_222));
  LUT6 #(
    .INIT(64'h000000002222A2AA)) 
    ram_reg_i_253__0
       (.I0(ram_reg_i_599_n_222),
        .I1(ram_reg_i_236__0_n_222),
        .I2(ram_reg_i_600__0_n_222),
        .I3(ram_reg_i_234__0_n_222),
        .I4(ram_reg_i_601__0_n_222),
        .I5(ram_reg_i_602_n_222),
        .O(ram_reg_i_253__0_n_222));
  LUT6 #(
    .INIT(64'h000A000A000A0008)) 
    ram_reg_i_254
       (.I0(ram_reg_i_272__0_n_222),
        .I1(ram_reg_i_603__0_n_222),
        .I2(ap_CS_fsm_state117),
        .I3(ap_CS_fsm_state116),
        .I4(ap_CS_fsm_state115),
        .I5(ap_CS_fsm_state114),
        .O(ram_reg_i_254_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF7FFFF)) 
    ram_reg_i_254__0
       (.I0(ram_reg_i_336_n_222),
        .I1(ram_reg_i_468__0_n_222),
        .I2(ap_CS_fsm_state65),
        .I3(ap_CS_fsm_state67),
        .I4(ram_reg_i_682__0_n_222),
        .I5(ram_reg_i_252__0_n_222),
        .O(ram_reg_i_254__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_255
       (.I0(ram_reg_i_470_n_222),
        .I1(ram_reg_i_471__0_n_222),
        .I2(ap_CS_fsm_state114),
        .I3(ap_CS_fsm_state74),
        .I4(ram_reg_i_472__0_n_222),
        .I5(ram_reg_i_473_n_222),
        .O(ram_reg_i_255_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_255__0
       (.I0(Q[1]),
        .I1(ap_CS_fsm_state127),
        .O(ram_reg_i_255__0_n_222));
  LUT6 #(
    .INIT(64'h555555555555555D)) 
    ram_reg_i_256
       (.I0(ram_reg_i_604_n_222),
        .I1(ram_reg_i_605_n_222),
        .I2(ap_CS_fsm_state31),
        .I3(ap_CS_fsm_state32),
        .I4(ap_CS_fsm_state33),
        .I5(ram_reg_i_606_n_222),
        .O(ram_reg_i_256_n_222));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_256__0
       (.I0(ap_CS_fsm_state61),
        .I1(ap_CS_fsm_state60),
        .I2(ap_CS_fsm_state62),
        .I3(ap_CS_fsm_state63),
        .I4(ap_CS_fsm_state57),
        .I5(ap_CS_fsm_state58),
        .O(ram_reg_i_256__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    ram_reg_i_257
       (.I0(ram_reg_i_474__0_n_222),
        .I1(ap_CS_fsm_state31),
        .I2(ap_CS_fsm_state29),
        .I3(ram_reg_i_757__0_n_222),
        .I4(ap_CS_fsm_state11),
        .I5(ap_CS_fsm_state13),
        .O(ram_reg_i_257_n_222));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_257__0
       (.I0(ram_reg_i_468_n_222),
        .I1(ap_CS_fsm_state54),
        .I2(ap_CS_fsm_state52),
        .I3(ap_CS_fsm_state53),
        .O(ram_reg_i_257__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    ram_reg_i_258
       (.I0(ram_reg_i_246__0_n_222),
        .I1(ap_CS_fsm_state42),
        .I2(ap_CS_fsm_state44),
        .I3(ap_CS_fsm_state43),
        .I4(ap_CS_fsm_state45),
        .O(ram_reg_i_258_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_258__0
       (.I0(ap_CS_fsm_state55),
        .I1(ap_CS_fsm_state52),
        .I2(ap_CS_fsm_state109),
        .I3(ap_CS_fsm_state108),
        .I4(ap_CS_fsm_state127),
        .I5(ap_CS_fsm_state126),
        .O(ram_reg_i_258__0_n_222));
  LUT6 #(
    .INIT(64'h7F77FFFFFFFFFFFF)) 
    ram_reg_i_259
       (.I0(ram_reg_i_336_n_222),
        .I1(ram_reg_i_475__0_n_222),
        .I2(ap_CS_fsm_state95),
        .I3(ap_CS_fsm_state94),
        .I4(ram_reg_i_454__0_n_222),
        .I5(ram_reg_i_468__0_n_222),
        .O(ram_reg_i_259_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF80FFFF)) 
    ram_reg_i_259__0
       (.I0(ram_reg_i_242__0_n_222),
        .I1(ram_reg_i_180_n_222),
        .I2(ram_reg_i_181_n_222),
        .I3(ram_reg_i_607__0_n_222),
        .I4(ram_reg_i_608__0_n_222),
        .I5(ram_reg_i_609_n_222),
        .O(ram_reg_i_259__0_n_222));
  LUT6 #(
    .INIT(64'h00000000FEEEFEFE)) 
    ram_reg_i_25__1
       (.I0(ram_reg_i_93_n_222),
        .I1(ram_reg_i_94_n_222),
        .I2(ram_reg_i_81__0_n_222),
        .I3(ram_reg_i_95__0_n_222),
        .I4(ram_reg_i_96__0_n_222),
        .I5(p_0_in__0),
        .O(DIADI[7]));
  LUT6 #(
    .INIT(64'h00000000FEEEFEFE)) 
    ram_reg_i_25__2
       (.I0(ram_reg_i_93_n_222),
        .I1(ram_reg_i_94_n_222),
        .I2(ram_reg_i_81__0_n_222),
        .I3(ram_reg_i_95__0_n_222),
        .I4(ram_reg_i_96__0_n_222),
        .I5(ram_reg),
        .O(\tptr_reg[0] [7]));
  LUT6 #(
    .INIT(64'h00000000F7550000)) 
    ram_reg_i_26
       (.I0(ram_reg_i_65_n_222),
        .I1(ram_reg_i_66_n_222),
        .I2(ram_reg_i_67_n_222),
        .I3(ram_reg_i_68_n_222),
        .I4(ram_reg_i_69_n_222),
        .I5(ram_reg_0),
        .O(\ap_CS_fsm_reg[101]_0 [7]));
  LUT6 #(
    .INIT(64'h555D555500000000)) 
    ram_reg_i_260
       (.I0(ram_reg_i_528_n_222),
        .I1(ap_CS_fsm_state55),
        .I2(ap_CS_fsm_state57),
        .I3(ap_CS_fsm_state56),
        .I4(ram_reg_i_354_n_222),
        .I5(ram_reg_i_239_n_222),
        .O(ram_reg_i_260_n_222));
  LUT6 #(
    .INIT(64'hAAAAAAAABBBAAAAA)) 
    ram_reg_i_260__0
       (.I0(ap_CS_fsm_state90),
        .I1(ap_CS_fsm_state86),
        .I2(ap_CS_fsm_state84),
        .I3(ap_CS_fsm_state85),
        .I4(ram_reg_i_188__0_n_222),
        .I5(ap_CS_fsm_state87),
        .O(ram_reg_i_260__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551110)) 
    ram_reg_i_261
       (.I0(ram_reg_i_476__0_n_222),
        .I1(ram_reg_i_477__0_n_222),
        .I2(ram_reg_i_478_n_222),
        .I3(ram_reg_i_479__0_n_222),
        .I4(ram_reg_i_480__0_n_222),
        .I5(ram_reg_i_481__0_n_222),
        .O(ram_reg_i_261_n_222));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA8A)) 
    ram_reg_i_261__0
       (.I0(ram_reg_i_230__0_n_222),
        .I1(ram_reg_i_503__0_n_222),
        .I2(ram_reg_i_386_n_222),
        .I3(ap_CS_fsm_state3),
        .I4(ap_CS_fsm_state2),
        .I5(Q[0]),
        .O(ram_reg_i_261__0_n_222));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA8AAAA)) 
    ram_reg_i_262
       (.I0(ram_reg_i_425__0_n_222),
        .I1(ap_CS_fsm_state12),
        .I2(ap_CS_fsm_state10),
        .I3(ap_CS_fsm_state11),
        .I4(ram_reg_i_582__0_n_222),
        .I5(ram_reg_i_583__0_n_222),
        .O(ram_reg_i_262_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_262__0
       (.I0(ram_reg_i_564__0_n_222),
        .I1(ap_CS_fsm_state86),
        .I2(ap_CS_fsm_state88),
        .I3(ap_CS_fsm_state87),
        .I4(ap_CS_fsm_state89),
        .I5(ap_CS_fsm_state83),
        .O(ram_reg_i_262__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_263
       (.I0(ap_CS_fsm_state95),
        .I1(ap_CS_fsm_state91),
        .I2(ap_CS_fsm_state93),
        .I3(ap_CS_fsm_state92),
        .O(ram_reg_i_263_n_222));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_263__0
       (.I0(ap_CS_fsm_state24),
        .I1(ap_CS_fsm_state23),
        .I2(ap_CS_fsm_state22),
        .I3(ap_CS_fsm_state26),
        .I4(ap_CS_fsm_state25),
        .I5(ap_CS_fsm_state27),
        .O(ram_reg_i_263__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    ram_reg_i_264
       (.I0(ap_CS_fsm_state100),
        .I1(ap_CS_fsm_state99),
        .I2(ap_CS_fsm_state98),
        .I3(ram_reg_i_475__0_n_222),
        .I4(ram_reg_i_336_n_222),
        .I5(ram_reg_i_482__0_n_222),
        .O(ram_reg_i_264_n_222));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h01010100)) 
    ram_reg_i_264__0
       (.I0(ap_CS_fsm_state90),
        .I1(ap_CS_fsm_state88),
        .I2(ap_CS_fsm_state89),
        .I3(ap_CS_fsm_state86),
        .I4(ap_CS_fsm_state87),
        .O(ram_reg_i_264__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFEEFEEEEEEEEE)) 
    ram_reg_i_265
       (.I0(ram_reg_i_610__0_n_222),
        .I1(ram_reg_i_611_n_222),
        .I2(ram_reg_i_612_n_222),
        .I3(\ap_CS_fsm[121]_i_10_n_222 ),
        .I4(ram_reg_i_613_n_222),
        .I5(ram_reg_i_55__0_n_222),
        .O(ram_reg_i_265_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    ram_reg_i_265__0
       (.I0(ram_reg_i_483__0_n_222),
        .I1(\ap_CS_fsm[121]_i_14_n_222 ),
        .I2(ram_reg_i_686__0_n_222),
        .I3(ram_reg_i_408__0_n_222),
        .I4(ram_reg_i_682__0_n_222),
        .I5(ram_reg_i_484__0_n_222),
        .O(ram_reg_i_265__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    ram_reg_i_266
       (.I0(ram_reg_i_605_n_222),
        .I1(ram_reg_i_234_n_222),
        .I2(ram_reg_i_97__0_n_222),
        .I3(ram_reg_i_286__0_n_222),
        .I4(ap_CS_fsm_state119),
        .I5(ap_CS_fsm_state118),
        .O(ram_reg_i_266_n_222));
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_i_266__0
       (.I0(ram_reg_i_284__0_n_222),
        .I1(ap_CS_fsm_state127),
        .I2(Q[1]),
        .O(ram_reg_i_266__0_n_222));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_267
       (.I0(ap_CS_fsm_state115),
        .I1(ap_CS_fsm_state116),
        .I2(ap_CS_fsm_state117),
        .O(ram_reg_i_267_n_222));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    ram_reg_i_267__0
       (.I0(ram_reg_i_485_n_222),
        .I1(ram_reg_i_486_n_222),
        .I2(ram_reg_i_169_n_222),
        .I3(ram_reg_i_608__0_n_222),
        .I4(ap_CS_fsm_state79),
        .I5(ap_CS_fsm_state78),
        .O(ram_reg_i_267__0_n_222));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    ram_reg_i_268
       (.I0(ram_reg_i_519__0_n_222),
        .I1(ap_CS_fsm_state27),
        .I2(ram_reg_i_487__0_n_222),
        .I3(ap_CS_fsm_state30),
        .I4(ap_CS_fsm_state31),
        .I5(ram_reg_i_492_n_222),
        .O(ram_reg_i_268_n_222));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_268__0
       (.I0(ap_CS_fsm_state114),
        .I1(ap_CS_fsm_state113),
        .I2(ap_CS_fsm_state112),
        .O(ram_reg_i_268__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    ram_reg_i_269
       (.I0(ram_reg_i_69_n_222),
        .I1(ram_reg_i_488__0_n_222),
        .I2(ram_reg_i_327_n_222),
        .I3(ap_CS_fsm_state112),
        .I4(ap_CS_fsm_state113),
        .I5(ram_reg_i_748__0_n_222),
        .O(ram_reg_i_269_n_222));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    ram_reg_i_269__0
       (.I0(ap_CS_fsm_state117),
        .I1(ap_CS_fsm_state116),
        .I2(ap_CS_fsm_state115),
        .I3(ap_CS_fsm_state114),
        .O(ram_reg_i_269__0_n_222));
  LUT6 #(
    .INIT(64'h00000000F7550000)) 
    ram_reg_i_26__0
       (.I0(ram_reg_i_65_n_222),
        .I1(ram_reg_i_66_n_222),
        .I2(ram_reg_i_67_n_222),
        .I3(ram_reg_i_68_n_222),
        .I4(ram_reg_i_69_n_222),
        .I5(p_0_in__0_1),
        .O(\ap_CS_fsm_reg[101]_1 [7]));
  LUT6 #(
    .INIT(64'h00000000EEEAEEEE)) 
    ram_reg_i_26__1
       (.I0(ram_reg_i_97_n_222),
        .I1(ram_reg_i_81__0_n_222),
        .I2(ram_reg_i_98_n_222),
        .I3(ram_reg_i_99__0_n_222),
        .I4(ram_reg_i_100__0_n_222),
        .I5(p_0_in__0),
        .O(DIADI[6]));
  LUT6 #(
    .INIT(64'h00000000EEEAEEEE)) 
    ram_reg_i_26__2
       (.I0(ram_reg_i_97_n_222),
        .I1(ram_reg_i_81__0_n_222),
        .I2(ram_reg_i_98_n_222),
        .I3(ram_reg_i_99__0_n_222),
        .I4(ram_reg_i_100__0_n_222),
        .I5(ram_reg),
        .O(\tptr_reg[0] [6]));
  LUT6 #(
    .INIT(64'h00000000FEEEFEFE)) 
    ram_reg_i_27
       (.I0(ram_reg_i_101_n_222),
        .I1(ram_reg_i_102_n_222),
        .I2(ram_reg_i_81__0_n_222),
        .I3(ram_reg_i_103_n_222),
        .I4(ram_reg_i_104__0_n_222),
        .I5(p_0_in__0),
        .O(DIADI[5]));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    ram_reg_i_270
       (.I0(ap_CS_fsm_state13),
        .I1(ap_CS_fsm_state12),
        .I2(ap_CS_fsm_state15),
        .I3(ap_CS_fsm_state14),
        .I4(ram_reg_i_489__0_n_222),
        .I5(ram_reg_i_490__0_n_222),
        .O(ram_reg_i_270_n_222));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_270__0
       (.I0(ap_CS_fsm_state116),
        .I1(ap_CS_fsm_state117),
        .O(ram_reg_i_270__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    ram_reg_i_271
       (.I0(ram_reg_i_430_n_222),
        .I1(ap_CS_fsm_state109),
        .I2(ap_CS_fsm_state110),
        .I3(ap_CS_fsm_state111),
        .O(ram_reg_i_271_n_222));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_271__0
       (.I0(ap_CS_fsm_state41),
        .I1(ap_CS_fsm_state42),
        .I2(ap_CS_fsm_state43),
        .I3(ap_CS_fsm_state38),
        .I4(ap_CS_fsm_state39),
        .I5(ap_CS_fsm_state40),
        .O(ram_reg_i_271__0_n_222));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    ram_reg_i_272
       (.I0(ram_reg_i_189_n_222),
        .I1(ram_reg_i_248_n_222),
        .I2(ram_reg_i_90__0_n_222),
        .I3(ap_CS_fsm_state116),
        .I4(ap_CS_fsm_state115),
        .I5(ram_reg_i_275__0_n_222),
        .O(ram_reg_i_272_n_222));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA2A)) 
    ram_reg_i_272__0
       (.I0(ram_reg_i_266__0_n_222),
        .I1(ram_reg_i_267_n_222),
        .I2(ram_reg_i_268__0_n_222),
        .I3(ap_CS_fsm_state111),
        .I4(ap_CS_fsm_state109),
        .I5(ap_CS_fsm_state110),
        .O(ram_reg_i_272__0_n_222));
  LUT6 #(
    .INIT(64'hAAAAAAAA0000AA08)) 
    ram_reg_i_273
       (.I0(ram_reg_i_255__0_n_222),
        .I1(ap_CS_fsm_state119),
        .I2(ap_CS_fsm_state120),
        .I3(ram_reg_i_614_n_222),
        .I4(ram_reg_i_478__0_n_222),
        .I5(ram_reg_i_384__0_n_222),
        .O(ram_reg_i_273_n_222));
  LUT6 #(
    .INIT(64'h4440FFFFFFFFFFFF)) 
    ram_reg_i_273__0
       (.I0(ram_reg_i_491_n_222),
        .I1(ram_reg_i_271__0_n_222),
        .I2(ram_reg_i_270_n_222),
        .I3(ram_reg_i_492__0_n_222),
        .I4(ram_reg_i_493_n_222),
        .I5(ram_reg_i_522__0_n_222),
        .O(ram_reg_i_273__0_n_222));
  LUT6 #(
    .INIT(64'h0400FFFFFFFFFFFF)) 
    ram_reg_i_274
       (.I0(ram_reg_i_494__0_n_222),
        .I1(ram_reg_i_263__0_n_222),
        .I2(ram_reg_i_164__0_n_222),
        .I3(ram_reg_i_495__0_n_222),
        .I4(\ap_CS_fsm[121]_i_8_n_222 ),
        .I5(ram_reg_i_496__0_n_222),
        .O(ram_reg_i_274_n_222));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_274__0
       (.I0(ap_CS_fsm_state127),
        .I1(Q[1]),
        .O(ram_reg_i_274__0_n_222));
  LUT6 #(
    .INIT(64'hAABBAABBAABBAABA)) 
    ram_reg_i_275
       (.I0(ram_reg_i_615__0_n_222),
        .I1(ap_CS_fsm_state26),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state27),
        .I4(ap_CS_fsm_state21),
        .I5(ram_reg_i_616__0_n_222),
        .O(ram_reg_i_275_n_222));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    ram_reg_i_275__0
       (.I0(ram_reg_i_563_n_222),
        .I1(ap_CS_fsm_state78),
        .I2(ap_CS_fsm_state77),
        .I3(ram_reg_i_180_n_222),
        .I4(ap_CS_fsm_state74),
        .I5(ap_CS_fsm_state73),
        .O(ram_reg_i_275__0_n_222));
  LUT6 #(
    .INIT(64'hAAAAAA2000000000)) 
    ram_reg_i_276
       (.I0(ram_reg_i_239_n_222),
        .I1(ram_reg_i_617__0_n_222),
        .I2(ram_reg_i_354_n_222),
        .I3(ap_CS_fsm_state60),
        .I4(ap_CS_fsm_state61),
        .I5(ram_reg_i_353_n_222),
        .O(ram_reg_i_276_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    ram_reg_i_276__0
       (.I0(ap_CS_fsm_state94),
        .I1(ap_CS_fsm_state95),
        .I2(ap_CS_fsm_state96),
        .I3(ram_reg_i_288_n_222),
        .I4(ap_CS_fsm_state92),
        .I5(ap_CS_fsm_state93),
        .O(ram_reg_i_276__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAE0000)) 
    ram_reg_i_277
       (.I0(ram_reg_i_305__0_n_222),
        .I1(ap_CS_fsm_state71),
        .I2(ap_CS_fsm_state72),
        .I3(ram_reg_i_618_n_222),
        .I4(ram_reg_i_304__0_n_222),
        .I5(ram_reg_i_619_n_222),
        .O(ram_reg_i_277_n_222));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_277__0
       (.I0(ap_CS_fsm_state89),
        .I1(ap_CS_fsm_state88),
        .I2(ap_CS_fsm_state90),
        .I3(ap_CS_fsm_state91),
        .O(ram_reg_i_277__0_n_222));
  LUT6 #(
    .INIT(64'h20002020AAAAAAAA)) 
    ram_reg_i_278
       (.I0(ram_reg_i_375_n_222),
        .I1(ap_CS_fsm_state56),
        .I2(ram_reg_i_523__0_n_222),
        .I3(ram_reg_i_497__0_n_222),
        .I4(ram_reg_i_522__0_n_222),
        .I5(ram_reg_i_498__0_n_222),
        .O(ram_reg_i_278_n_222));
  LUT6 #(
    .INIT(64'h000000000000001F)) 
    ram_reg_i_278__0
       (.I0(ram_reg_i_606_n_222),
        .I1(ram_reg_i_620__0_n_222),
        .I2(ram_reg_i_289_n_222),
        .I3(ram_reg_i_621_n_222),
        .I4(ram_reg_i_369__0_n_222),
        .I5(ram_reg_i_622_n_222),
        .O(ram_reg_i_278__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_279
       (.I0(ap_CS_fsm_state73),
        .I1(ap_CS_fsm_state74),
        .I2(ap_CS_fsm_state72),
        .I3(ap_CS_fsm_state71),
        .O(ram_reg_i_279_n_222));
  LUT6 #(
    .INIT(64'hFFFFFF1FFFFFFFFF)) 
    ram_reg_i_279__0
       (.I0(ap_CS_fsm_state83),
        .I1(ap_CS_fsm_state82),
        .I2(ram_reg_i_623__0_n_222),
        .I3(ap_CS_fsm_state86),
        .I4(ap_CS_fsm_state87),
        .I5(ram_reg_i_624_n_222),
        .O(ram_reg_i_279__0_n_222));
  LUT6 #(
    .INIT(64'h00000000FEEEFEFE)) 
    ram_reg_i_27__0
       (.I0(ram_reg_i_101_n_222),
        .I1(ram_reg_i_102_n_222),
        .I2(ram_reg_i_81__0_n_222),
        .I3(ram_reg_i_103_n_222),
        .I4(ram_reg_i_104__0_n_222),
        .I5(ram_reg),
        .O(\tptr_reg[0] [5]));
  LUT6 #(
    .INIT(64'h0000000011115551)) 
    ram_reg_i_27__1
       (.I0(ram_reg_i_70_n_222),
        .I1(ram_reg_i_71__0_n_222),
        .I2(ram_reg_i_72_n_222),
        .I3(ram_reg_i_73_n_222),
        .I4(ram_reg_i_74__0_n_222),
        .I5(ram_reg_0),
        .O(\ap_CS_fsm_reg[101]_0 [6]));
  LUT6 #(
    .INIT(64'h0000000011115551)) 
    ram_reg_i_27__2
       (.I0(ram_reg_i_70_n_222),
        .I1(ram_reg_i_71__0_n_222),
        .I2(ram_reg_i_72_n_222),
        .I3(ram_reg_i_73_n_222),
        .I4(ram_reg_i_74__0_n_222),
        .I5(p_0_in__0_1),
        .O(\ap_CS_fsm_reg[101]_1 [6]));
  LUT6 #(
    .INIT(64'h00000000EAEEEAEA)) 
    ram_reg_i_28
       (.I0(ram_reg_i_105_n_222),
        .I1(ram_reg_i_81__0_n_222),
        .I2(ram_reg_i_106_n_222),
        .I3(ram_reg_i_107__0_n_222),
        .I4(ram_reg_i_84_n_222),
        .I5(p_0_in__0),
        .O(DIADI[4]));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFEFEFE)) 
    ram_reg_i_280
       (.I0(ram_reg_i_625_n_222),
        .I1(ap_CS_fsm_state107),
        .I2(ap_CS_fsm_state108),
        .I3(ram_reg_i_174_n_222),
        .I4(ap_CS_fsm_state103),
        .I5(ap_CS_fsm_state104),
        .O(ram_reg_i_280_n_222));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_280__0
       (.I0(ap_CS_fsm_state65),
        .I1(ap_CS_fsm_state66),
        .I2(ap_CS_fsm_state63),
        .I3(ap_CS_fsm_state64),
        .O(ram_reg_i_280__0_n_222));
  LUT6 #(
    .INIT(64'h7777555777777777)) 
    ram_reg_i_281
       (.I0(ram_reg_i_72__0_n_222),
        .I1(ram_reg_i_626_n_222),
        .I2(ap_CS_fsm_state96),
        .I3(ap_CS_fsm_state95),
        .I4(ap_CS_fsm_state97),
        .I5(ram_reg_i_396__0_n_222),
        .O(ram_reg_i_281_n_222));
  LUT6 #(
    .INIT(64'h88888088AAAAAAAA)) 
    ram_reg_i_281__0
       (.I0(ram_reg_i_162__0_n_222),
        .I1(ram_reg_i_499_n_222),
        .I2(ram_reg_i_500__0_n_222),
        .I3(ram_reg_i_501_n_222),
        .I4(ap_CS_fsm_state52),
        .I5(ram_reg_i_502_n_222),
        .O(ram_reg_i_281__0_n_222));
  LUT6 #(
    .INIT(64'h000054FF54FF54FF)) 
    ram_reg_i_282
       (.I0(ram_reg_i_627_n_222),
        .I1(ram_reg_i_188__0_n_222),
        .I2(ap_CS_fsm_state90),
        .I3(ram_reg_i_236__0_n_222),
        .I4(ap_CS_fsm_state99),
        .I5(ram_reg_i_72__0_n_222),
        .O(ram_reg_i_282_n_222));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_282__0
       (.I0(ap_CS_fsm_state77),
        .I1(ap_CS_fsm_state78),
        .I2(ap_CS_fsm_state75),
        .I3(ap_CS_fsm_state76),
        .O(ram_reg_i_282__0_n_222));
  LUT6 #(
    .INIT(64'hAAAAAAA2AAAAAAAA)) 
    ram_reg_i_283
       (.I0(ram_reg_i_255__0_n_222),
        .I1(ram_reg_i_115_n_222),
        .I2(ap_CS_fsm_state117),
        .I3(ap_CS_fsm_state116),
        .I4(ap_CS_fsm_state115),
        .I5(ram_reg_i_266__0_n_222),
        .O(ram_reg_i_283_n_222));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_283__0
       (.I0(ap_CS_fsm_state82),
        .I1(ap_CS_fsm_state90),
        .I2(ap_CS_fsm_state88),
        .I3(ap_CS_fsm_state89),
        .O(ram_reg_i_283__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_284
       (.I0(ap_CS_fsm_state24),
        .I1(ap_CS_fsm_state23),
        .I2(ap_CS_fsm_state22),
        .I3(ap_CS_fsm_state27),
        .I4(ap_CS_fsm_state28),
        .I5(ap_CS_fsm_state29),
        .O(ram_reg_i_284_n_222));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_284__0
       (.I0(ap_CS_fsm_state118),
        .I1(ram_reg_i_478__0_n_222),
        .I2(ap_CS_fsm_state122),
        .I3(ap_CS_fsm_state121),
        .I4(ap_CS_fsm_state119),
        .I5(ap_CS_fsm_state120),
        .O(ram_reg_i_284__0_n_222));
  LUT6 #(
    .INIT(64'h5500550155015501)) 
    ram_reg_i_285
       (.I0(ram_reg_i_628__0_n_222),
        .I1(ap_CS_fsm_state115),
        .I2(ap_CS_fsm_state116),
        .I3(ap_CS_fsm_state117),
        .I4(ap_CS_fsm_state111),
        .I5(ram_reg_i_268__0_n_222),
        .O(ram_reg_i_285_n_222));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    ram_reg_i_285__0
       (.I0(ram_reg_i_279_n_222),
        .I1(ram_reg_i_503_n_222),
        .I2(ram_reg_i_556_n_222),
        .I3(ram_reg_i_504__0_n_222),
        .I4(ap_CS_fsm_state38),
        .I5(ap_CS_fsm_state35),
        .O(ram_reg_i_285__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFDFFFFFFF)) 
    ram_reg_i_286
       (.I0(ram_reg_i_502_n_222),
        .I1(ram_reg_i_505__0_n_222),
        .I2(ram_reg_i_367_n_222),
        .I3(ram_reg_i_526_n_222),
        .I4(ram_reg_i_506__0_n_222),
        .I5(ram_reg_i_507__0_n_222),
        .O(ram_reg_i_286_n_222));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_286__0
       (.I0(ap_CS_fsm_state121),
        .I1(ap_CS_fsm_state120),
        .O(ram_reg_i_286__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    ram_reg_i_287
       (.I0(ap_CS_fsm_state97),
        .I1(ap_CS_fsm_state99),
        .I2(ap_CS_fsm_state98),
        .I3(ap_CS_fsm_state100),
        .I4(ram_reg_i_293_n_222),
        .O(ram_reg_i_287_n_222));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_287__0
       (.I0(ap_CS_fsm_state125),
        .I1(ap_CS_fsm_state124),
        .I2(ap_CS_fsm_state126),
        .O(ram_reg_i_287__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_288
       (.I0(ap_CS_fsm_state100),
        .I1(ap_CS_fsm_state98),
        .I2(ap_CS_fsm_state99),
        .I3(ap_CS_fsm_state97),
        .O(ram_reg_i_288_n_222));
  LUT6 #(
    .INIT(64'h0000FFBB0000FFBA)) 
    ram_reg_i_288__0
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state32),
        .I2(ap_CS_fsm_state31),
        .I3(ap_CS_fsm_state33),
        .I4(ram_reg_i_322__0_n_222),
        .I5(ap_CS_fsm_state30),
        .O(ram_reg_i_288__0_n_222));
  LUT5 #(
    .INIT(32'hAAA8AAAA)) 
    ram_reg_i_289
       (.I0(ram_reg_i_604_n_222),
        .I1(ap_CS_fsm_state30),
        .I2(ap_CS_fsm_state29),
        .I3(ap_CS_fsm_state28),
        .I4(ram_reg_i_588_n_222),
        .O(ram_reg_i_289_n_222));
  LUT6 #(
    .INIT(64'hFFFFE0FFFFFFFFFF)) 
    ram_reg_i_289__0
       (.I0(ap_CS_fsm_state80),
        .I1(ap_CS_fsm_state79),
        .I2(ram_reg_i_193__0_n_222),
        .I3(ram_reg_i_624_n_222),
        .I4(ap_CS_fsm_state83),
        .I5(ram_reg_i_623__0_n_222),
        .O(ram_reg_i_289__0_n_222));
  LUT6 #(
    .INIT(64'h00000000EAEEEAEA)) 
    ram_reg_i_28__0
       (.I0(ram_reg_i_105_n_222),
        .I1(ram_reg_i_81__0_n_222),
        .I2(ram_reg_i_106_n_222),
        .I3(ram_reg_i_107__0_n_222),
        .I4(ram_reg_i_84_n_222),
        .I5(ram_reg),
        .O(\tptr_reg[0] [4]));
  LUT6 #(
    .INIT(64'h0000000055551110)) 
    ram_reg_i_28__1
       (.I0(ram_reg_i_75__0_n_222),
        .I1(ram_reg_i_76_n_222),
        .I2(ram_reg_i_77_n_222),
        .I3(ram_reg_i_78__0_n_222),
        .I4(ram_reg_i_79__0_n_222),
        .I5(ram_reg_0),
        .O(\ap_CS_fsm_reg[101]_0 [5]));
  LUT6 #(
    .INIT(64'h0000000055551110)) 
    ram_reg_i_28__2
       (.I0(ram_reg_i_75__0_n_222),
        .I1(ram_reg_i_76_n_222),
        .I2(ram_reg_i_77_n_222),
        .I3(ram_reg_i_78__0_n_222),
        .I4(ram_reg_i_79__0_n_222),
        .I5(p_0_in__0_1),
        .O(\ap_CS_fsm_reg[101]_1 [5]));
  LUT6 #(
    .INIT(64'h0000000055454444)) 
    ram_reg_i_29
       (.I0(ram_reg_i_80__0_n_222),
        .I1(ram_reg_i_81_n_222),
        .I2(ram_reg_i_82_n_222),
        .I3(ram_reg_i_83_n_222),
        .I4(ram_reg_i_84__0_n_222),
        .I5(ram_reg_0),
        .O(\ap_CS_fsm_reg[101]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551110)) 
    ram_reg_i_290
       (.I0(ram_reg_i_508__0_n_222),
        .I1(ram_reg_i_509_n_222),
        .I2(ram_reg_i_510_n_222),
        .I3(ram_reg_i_511__0_n_222),
        .I4(ram_reg_i_512_n_222),
        .I5(ram_reg_i_513__0_n_222),
        .O(ram_reg_i_290_n_222));
  LUT6 #(
    .INIT(64'hFFFFF0F0FFFFFFF1)) 
    ram_reg_i_290__0
       (.I0(ram_reg_i_629__0_n_222),
        .I1(ap_CS_fsm_state51),
        .I2(ram_reg_i_630_n_222),
        .I3(ap_CS_fsm_state52),
        .I4(ap_CS_fsm_state54),
        .I5(ap_CS_fsm_state53),
        .O(ram_reg_i_290__0_n_222));
  LUT6 #(
    .INIT(64'hA8AAA8A8A8A8A8A8)) 
    ram_reg_i_291
       (.I0(ram_reg_i_246__0_n_222),
        .I1(ram_reg_i_631__0_n_222),
        .I2(ap_CS_fsm_state45),
        .I3(ram_reg_i_632_n_222),
        .I4(ram_reg_i_633_n_222),
        .I5(ram_reg_i_634__0_n_222),
        .O(ram_reg_i_291_n_222));
  LUT6 #(
    .INIT(64'hFDFFFDFFFDFFFDFD)) 
    ram_reg_i_291__0
       (.I0(ram_reg_i_193__0_n_222),
        .I1(ap_CS_fsm_state78),
        .I2(ap_CS_fsm_state77),
        .I3(ram_reg_i_563_n_222),
        .I4(ap_CS_fsm_state74),
        .I5(ap_CS_fsm_state73),
        .O(ram_reg_i_291__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF70)) 
    ram_reg_i_292
       (.I0(ram_reg_i_635_n_222),
        .I1(ram_reg_i_636_n_222),
        .I2(ram_reg_i_304__0_n_222),
        .I3(ram_reg_i_637_n_222),
        .I4(ram_reg_i_376_n_222),
        .I5(ram_reg_i_423_n_222),
        .O(ram_reg_i_292_n_222));
  LUT6 #(
    .INIT(64'h0000000EFFFFFFFF)) 
    ram_reg_i_292__0
       (.I0(ap_CS_fsm_state87),
        .I1(ap_CS_fsm_state86),
        .I2(ap_CS_fsm_state89),
        .I3(ap_CS_fsm_state88),
        .I4(ap_CS_fsm_state90),
        .I5(ram_reg_i_526_n_222),
        .O(ram_reg_i_292__0_n_222));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_293
       (.I0(ap_CS_fsm_state94),
        .I1(ap_CS_fsm_state95),
        .I2(ap_CS_fsm_state96),
        .O(ram_reg_i_293_n_222));
  LUT6 #(
    .INIT(64'hAAAAAAAA00000080)) 
    ram_reg_i_293__0
       (.I0(ram_reg_i_262_n_222),
        .I1(ram_reg_i_638__0_n_222),
        .I2(ap_CS_fsm_state10),
        .I3(ap_CS_fsm_state11),
        .I4(ap_CS_fsm_state12),
        .I5(ap_CS_fsm_state18),
        .O(ram_reg_i_293__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    ram_reg_i_294
       (.I0(ram_reg_i_514_n_222),
        .I1(ram_reg_i_515__0_n_222),
        .I2(ap_CS_fsm_state91),
        .I3(ap_CS_fsm_state109),
        .I4(ram_reg_i_174_n_222),
        .I5(ram_reg_i_516_n_222),
        .O(ram_reg_i_294_n_222));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_294__0
       (.I0(ap_CS_fsm_state17),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state15),
        .O(ram_reg_i_294__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    ram_reg_i_295
       (.I0(ram_reg_i_582__0_n_222),
        .I1(ram_reg_i_513_n_222),
        .I2(ap_CS_fsm_state65),
        .I3(ap_CS_fsm_state63),
        .I4(ap_CS_fsm_state97),
        .I5(ap_CS_fsm_state94),
        .O(ram_reg_i_295_n_222));
  LUT6 #(
    .INIT(64'h000000000000FFA2)) 
    ram_reg_i_295__0
       (.I0(ram_reg_i_639__0_n_222),
        .I1(ram_reg_i_640__0_n_222),
        .I2(ap_CS_fsm_state24),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(ap_CS_fsm_state27),
        .O(ram_reg_i_295__0_n_222));
  LUT6 #(
    .INIT(64'hF0FFF0F800000000)) 
    ram_reg_i_296
       (.I0(ap_CS_fsm_state91),
        .I1(\ap_CS_fsm[121]_i_10_n_222 ),
        .I2(ap_CS_fsm_state96),
        .I3(ap_CS_fsm_state95),
        .I4(ap_CS_fsm_state94),
        .I5(ram_reg_i_180__0_n_222),
        .O(ram_reg_i_296_n_222));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_i_296__0
       (.I0(ap_CS_fsm_state50),
        .I1(ap_CS_fsm_state52),
        .I2(ram_reg_i_233__0_n_222),
        .I3(ram_reg_i_684__0_n_222),
        .I4(ap_CS_fsm_state71),
        .I5(ap_CS_fsm_state73),
        .O(ram_reg_i_296__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_297
       (.I0(ap_CS_fsm_state101),
        .I1(ap_CS_fsm_state104),
        .I2(ram_reg_i_503__0_n_222),
        .I3(ap_CS_fsm_state77),
        .I4(ap_CS_fsm_state75),
        .I5(ram_reg_i_317__0_n_222),
        .O(ram_reg_i_297_n_222));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA2)) 
    ram_reg_i_297__0
       (.I0(ram_reg_i_641__0_n_222),
        .I1(ap_CS_fsm_state104),
        .I2(ap_CS_fsm_state107),
        .I3(ap_CS_fsm_state106),
        .I4(ap_CS_fsm_state105),
        .O(ram_reg_i_297__0_n_222));
  LUT6 #(
    .INIT(64'h88A8AAAA00000000)) 
    ram_reg_i_298
       (.I0(ram_reg_i_283_n_222),
        .I1(ram_reg_i_344_n_222),
        .I2(ap_CS_fsm_state116),
        .I3(ap_CS_fsm_state117),
        .I4(ram_reg_i_284__0_n_222),
        .I5(ram_reg_i_334_n_222),
        .O(ram_reg_i_298_n_222));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_298__0
       (.I0(ap_CS_fsm_state44),
        .I1(ap_CS_fsm_state47),
        .I2(ap_CS_fsm_state40),
        .I3(ap_CS_fsm_state41),
        .O(ram_reg_i_298__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h000000F1)) 
    ram_reg_i_299
       (.I0(ap_CS_fsm_state100),
        .I1(ap_CS_fsm_state99),
        .I2(ap_CS_fsm_state101),
        .I3(ap_CS_fsm_state102),
        .I4(ap_CS_fsm_state103),
        .O(ram_reg_i_299_n_222));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    ram_reg_i_299__0
       (.I0(ram_reg_i_234__0_n_222),
        .I1(ap_CS_fsm_state85),
        .I2(ap_CS_fsm_state87),
        .I3(ram_reg_i_233__0_n_222),
        .I4(ap_CS_fsm_state84),
        .I5(ap_CS_fsm_state83),
        .O(ram_reg_i_299__0_n_222));
  LUT6 #(
    .INIT(64'h0000000055454444)) 
    ram_reg_i_29__0
       (.I0(ram_reg_i_80__0_n_222),
        .I1(ram_reg_i_81_n_222),
        .I2(ram_reg_i_82_n_222),
        .I3(ram_reg_i_83_n_222),
        .I4(ram_reg_i_84__0_n_222),
        .I5(p_0_in__0_1),
        .O(\ap_CS_fsm_reg[101]_1 [4]));
  LUT6 #(
    .INIT(64'h00000000EEEAEEEE)) 
    ram_reg_i_29__1
       (.I0(ram_reg_i_108_n_222),
        .I1(ram_reg_i_81__0_n_222),
        .I2(ram_reg_i_109__0_n_222),
        .I3(ram_reg_i_110_n_222),
        .I4(ram_reg_i_111__0_n_222),
        .I5(p_0_in__0),
        .O(DIADI[3]));
  LUT6 #(
    .INIT(64'h00000000EEEAEEEE)) 
    ram_reg_i_29__2
       (.I0(ram_reg_i_108_n_222),
        .I1(ram_reg_i_81__0_n_222),
        .I2(ram_reg_i_109__0_n_222),
        .I3(ram_reg_i_110_n_222),
        .I4(ram_reg_i_111__0_n_222),
        .I5(ram_reg),
        .O(\tptr_reg[0] [3]));
  LUT6 #(
    .INIT(64'h00000000EEEEEAEE)) 
    ram_reg_i_30
       (.I0(ram_reg_i_112_n_222),
        .I1(ram_reg_i_81__0_n_222),
        .I2(ram_reg_i_113__0_n_222),
        .I3(ram_reg_i_114__0_n_222),
        .I4(ram_reg_i_115__0_n_222),
        .I5(p_0_in__0),
        .O(DIADI[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA80FFFF)) 
    ram_reg_i_300
       (.I0(ram_reg_i_750__0_n_222),
        .I1(\ap_CS_fsm[121]_i_10_n_222 ),
        .I2(ap_CS_fsm_state91),
        .I3(ap_CS_fsm_state94),
        .I4(ram_reg_i_427__0_n_222),
        .I5(ap_CS_fsm_state101),
        .O(ram_reg_i_300_n_222));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_300__0
       (.I0(ap_CS_fsm_state89),
        .I1(ap_CS_fsm_state90),
        .O(ram_reg_i_300__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4FFFF)) 
    ram_reg_i_301
       (.I0(ap_CS_fsm_state82),
        .I1(ram_reg_i_718_n_222),
        .I2(ap_CS_fsm_state83),
        .I3(ap_CS_fsm_state89),
        .I4(ram_reg_i_233__0_n_222),
        .I5(ap_CS_fsm_state84),
        .O(ram_reg_i_301_n_222));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    ram_reg_i_301__0
       (.I0(ap_CS_fsm_state88),
        .I1(ap_CS_fsm_state87),
        .I2(ap_CS_fsm_state90),
        .I3(ap_CS_fsm_state89),
        .I4(ap_CS_fsm_state86),
        .O(ram_reg_i_301__0_n_222));
  LUT6 #(
    .INIT(64'h0000000000EFFFFF)) 
    ram_reg_i_302
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state8),
        .I2(ap_CS_fsm_state7),
        .I3(ram_reg_i_451_n_222),
        .I4(ram_reg_i_230__0_n_222),
        .I5(ram_reg_i_642_n_222),
        .O(ram_reg_i_302_n_222));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    ram_reg_i_302__0
       (.I0(ram_reg_i_517__0_n_222),
        .I1(ram_reg_i_518__0_n_222),
        .I2(ram_reg_i_519_n_222),
        .I3(ram_reg_i_520__0_n_222),
        .I4(ram_reg_i_521__0_n_222),
        .I5(ram_reg_i_522_n_222),
        .O(ram_reg_i_302__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAEEFE)) 
    ram_reg_i_303
       (.I0(ap_CS_fsm_state78),
        .I1(ap_CS_fsm_state76),
        .I2(ap_CS_fsm_state74),
        .I3(ap_CS_fsm_state75),
        .I4(ap_CS_fsm_state77),
        .I5(ram_reg_i_580_n_222),
        .O(ram_reg_i_303_n_222));
  LUT6 #(
    .INIT(64'hBBBBBBBBAAAAAAAB)) 
    ram_reg_i_303__0
       (.I0(ram_reg_i_241__0_n_222),
        .I1(ap_CS_fsm_state81),
        .I2(ap_CS_fsm_state79),
        .I3(ram_reg_i_643__0_n_222),
        .I4(ap_CS_fsm_state78),
        .I5(ap_CS_fsm_state80),
        .O(ram_reg_i_303__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFCE00)) 
    ram_reg_i_304
       (.I0(ap_CS_fsm_state85),
        .I1(ap_CS_fsm_state87),
        .I2(ap_CS_fsm_state86),
        .I3(ram_reg_i_188__0_n_222),
        .I4(ram_reg_i_523_n_222),
        .I5(ap_CS_fsm_state90),
        .O(ram_reg_i_304_n_222));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_304__0
       (.I0(ap_CS_fsm_state81),
        .I1(ap_CS_fsm_state80),
        .I2(ap_CS_fsm_state77),
        .I3(ap_CS_fsm_state78),
        .I4(ap_CS_fsm_state79),
        .I5(\ap_CS_fsm[121]_i_5_n_222 ),
        .O(ram_reg_i_304__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_305
       (.I0(ap_CS_fsm_state92),
        .I1(ap_CS_fsm_state91),
        .I2(ap_CS_fsm_state97),
        .I3(ap_CS_fsm_state95),
        .I4(ram_reg_i_524__0_n_222),
        .I5(ap_CS_fsm_state94),
        .O(ram_reg_i_305_n_222));
  LUT6 #(
    .INIT(64'h0001000100010000)) 
    ram_reg_i_305__0
       (.I0(ap_CS_fsm_state71),
        .I1(ap_CS_fsm_state72),
        .I2(ap_CS_fsm_state70),
        .I3(ap_CS_fsm_state69),
        .I4(ap_CS_fsm_state67),
        .I5(ap_CS_fsm_state68),
        .O(ram_reg_i_305__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFDDDFDDDDDDDD)) 
    ram_reg_i_306
       (.I0(ram_reg_i_561_n_222),
        .I1(ap_CS_fsm_state62),
        .I2(ram_reg_i_525__0_n_222),
        .I3(ram_reg_i_526__0_n_222),
        .I4(ram_reg_i_527__0_n_222),
        .I5(ram_reg_i_528__0_n_222),
        .O(ram_reg_i_306_n_222));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h32323233)) 
    ram_reg_i_306__0
       (.I0(ram_reg_i_181_n_222),
        .I1(ap_CS_fsm_state72),
        .I2(ap_CS_fsm_state71),
        .I3(ap_CS_fsm_state66),
        .I4(ap_CS_fsm_state65),
        .O(ram_reg_i_306__0_n_222));
  LUT6 #(
    .INIT(64'h5D5D5D5DDDDDDD5D)) 
    ram_reg_i_307
       (.I0(ram_reg_i_644__0_n_222),
        .I1(ram_reg_i_522__0_n_222),
        .I2(ram_reg_i_645_n_222),
        .I3(ap_CS_fsm_state39),
        .I4(ap_CS_fsm_state38),
        .I5(ap_CS_fsm_state40),
        .O(ram_reg_i_307_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_307__0
       (.I0(\ap_CS_fsm[121]_i_11_n_222 ),
        .I1(\ap_CS_fsm[121]_i_5_n_222 ),
        .I2(ap_CS_fsm_state77),
        .I3(ap_CS_fsm_state78),
        .I4(ap_CS_fsm_state79),
        .I5(ap_CS_fsm_state80),
        .O(ram_reg_i_307__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_308
       (.I0(ap_CS_fsm_state54),
        .I1(ap_CS_fsm_state51),
        .I2(ap_CS_fsm_state53),
        .I3(ap_CS_fsm_state50),
        .I4(ap_CS_fsm_state52),
        .O(ram_reg_i_308_n_222));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_308__0
       (.I0(ap_CS_fsm_state81),
        .I1(ap_CS_fsm_state83),
        .I2(ap_CS_fsm_state82),
        .O(ram_reg_i_308__0_n_222));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAFE)) 
    ram_reg_i_309
       (.I0(ram_reg_i_646__0_n_222),
        .I1(ap_CS_fsm_state33),
        .I2(ap_CS_fsm_state32),
        .I3(ap_CS_fsm_state34),
        .I4(ap_CS_fsm_state35),
        .I5(ap_CS_fsm_state36),
        .O(ram_reg_i_309_n_222));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_309__0
       (.I0(ap_CS_fsm_state84),
        .I1(ap_CS_fsm_state85),
        .I2(ap_CS_fsm_state86),
        .I3(ap_CS_fsm_state90),
        .I4(ap_CS_fsm_state89),
        .O(ram_reg_i_309__0_n_222));
  LUT6 #(
    .INIT(64'h00000000EEEEEAEE)) 
    ram_reg_i_30__0
       (.I0(ram_reg_i_112_n_222),
        .I1(ram_reg_i_81__0_n_222),
        .I2(ram_reg_i_113__0_n_222),
        .I3(ram_reg_i_114__0_n_222),
        .I4(ram_reg_i_115__0_n_222),
        .I5(ram_reg),
        .O(\tptr_reg[0] [2]));
  LUT6 #(
    .INIT(64'h0000000055551110)) 
    ram_reg_i_30__1
       (.I0(ram_reg_i_85_n_222),
        .I1(ram_reg_i_86_n_222),
        .I2(ram_reg_i_87__0_n_222),
        .I3(ram_reg_i_88__0_n_222),
        .I4(ram_reg_i_89__0_n_222),
        .I5(ram_reg_0),
        .O(\ap_CS_fsm_reg[101]_0 [3]));
  LUT6 #(
    .INIT(64'h0000000055551110)) 
    ram_reg_i_30__2
       (.I0(ram_reg_i_85_n_222),
        .I1(ram_reg_i_86_n_222),
        .I2(ram_reg_i_87__0_n_222),
        .I3(ram_reg_i_88__0_n_222),
        .I4(ram_reg_i_89__0_n_222),
        .I5(p_0_in__0_1),
        .O(\ap_CS_fsm_reg[101]_1 [3]));
  LUT6 #(
    .INIT(64'h00000000FFFD0000)) 
    ram_reg_i_31
       (.I0(ram_reg_i_116__0_n_222),
        .I1(ram_reg_i_117_n_222),
        .I2(ram_reg_i_118_n_222),
        .I3(ram_reg_i_119__0_n_222),
        .I4(ram_reg_i_120_n_222),
        .I5(p_0_in__0),
        .O(DIADI[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0004)) 
    ram_reg_i_310
       (.I0(ap_CS_fsm_state94),
        .I1(ap_CS_fsm_state93),
        .I2(ap_CS_fsm_state97),
        .I3(ap_CS_fsm_state95),
        .I4(ram_reg_i_529__0_n_222),
        .I5(ram_reg_i_530_n_222),
        .O(ram_reg_i_310_n_222));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_310__0
       (.I0(ap_CS_fsm_state35),
        .I1(ap_CS_fsm_state36),
        .O(ram_reg_i_310__0_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_311
       (.I0(ap_CS_fsm_state125),
        .I1(ap_CS_fsm_state126),
        .O(ram_reg_i_311_n_222));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_311__0
       (.I0(ap_CS_fsm_state99),
        .I1(ap_CS_fsm_state100),
        .O(ram_reg_i_311__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_312
       (.I0(ap_CS_fsm_state124),
        .I1(ap_CS_fsm_state123),
        .I2(ap_CS_fsm_state122),
        .O(ram_reg_i_312_n_222));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_312__0
       (.I0(ap_CS_fsm_state109),
        .I1(ap_CS_fsm_state107),
        .I2(ap_CS_fsm_state105),
        .O(ram_reg_i_312__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hFDFDFDFC)) 
    ram_reg_i_313
       (.I0(ap_CS_fsm_state121),
        .I1(ap_CS_fsm_state122),
        .I2(ap_CS_fsm_state123),
        .I3(ap_CS_fsm_state120),
        .I4(ap_CS_fsm_state119),
        .O(ram_reg_i_313_n_222));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h0002AAAA)) 
    ram_reg_i_313__0
       (.I0(ram_reg_i_284__0_n_222),
        .I1(ap_CS_fsm_state110),
        .I2(ap_CS_fsm_state109),
        .I3(ap_CS_fsm_state111),
        .I4(ram_reg_i_430_n_222),
        .O(ram_reg_i_313__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF0E)) 
    ram_reg_i_314
       (.I0(ap_CS_fsm_state109),
        .I1(ap_CS_fsm_state110),
        .I2(ap_CS_fsm_state111),
        .I3(ap_CS_fsm_state117),
        .I4(ap_CS_fsm_state115),
        .I5(ram_reg_i_342__0_n_222),
        .O(ram_reg_i_314_n_222));
  LUT6 #(
    .INIT(64'h0044004400440444)) 
    ram_reg_i_314__0
       (.I0(ram_reg_i_647__0_n_222),
        .I1(ram_reg_i_55__0_n_222),
        .I2(ram_reg_i_235_n_222),
        .I3(ram_reg_i_127_n_222),
        .I4(ram_reg_i_264__0_n_222),
        .I5(ap_CS_fsm_state90),
        .O(ram_reg_i_314__0_n_222));
  LUT6 #(
    .INIT(64'h55555555FFFF7775)) 
    ram_reg_i_315
       (.I0(ram_reg_i_324__0_n_222),
        .I1(ram_reg_i_531__0_n_222),
        .I2(ram_reg_i_532__0_n_222),
        .I3(ram_reg_i_533_n_222),
        .I4(ram_reg_i_534_n_222),
        .I5(ram_reg_i_535__0_n_222),
        .O(ram_reg_i_315_n_222));
  LUT6 #(
    .INIT(64'hAAAA000AAAAA0002)) 
    ram_reg_i_315__0
       (.I0(ram_reg_i_230__0_n_222),
        .I1(\ap_CS_fsm[121]_i_21_n_222 ),
        .I2(ap_CS_fsm_state6),
        .I3(ap_CS_fsm_state7),
        .I4(ram_reg_i_513_n_222),
        .I5(ram_reg_i_503__0_n_222),
        .O(ram_reg_i_315__0_n_222));
  LUT6 #(
    .INIT(64'hAAABAAABAAABAAAA)) 
    ram_reg_i_316
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state22),
        .I2(ap_CS_fsm_state23),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state20),
        .I5(ap_CS_fsm_state21),
        .O(ram_reg_i_316_n_222));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_316__0
       (.I0(ap_CS_fsm_state108),
        .I1(ap_CS_fsm_state111),
        .I2(ap_CS_fsm_state105),
        .I3(ap_CS_fsm_state106),
        .I4(ap_CS_fsm_state107),
        .O(ram_reg_i_316__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFFAE)) 
    ram_reg_i_317
       (.I0(ap_CS_fsm_state121),
        .I1(ap_CS_fsm_state114),
        .I2(ap_CS_fsm_state115),
        .I3(ap_CS_fsm_state116),
        .I4(ap_CS_fsm_state117),
        .I5(ap_CS_fsm_state118),
        .O(ram_reg_i_317_n_222));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_317__0
       (.I0(ap_CS_fsm_state26),
        .I1(ap_CS_fsm_state27),
        .O(ram_reg_i_317__0_n_222));
  LUT6 #(
    .INIT(64'hDFDDDDDDDDDDDDDD)) 
    ram_reg_i_318
       (.I0(ram_reg_i_161__0_n_222),
        .I1(ap_CS_fsm_state124),
        .I2(ram_reg_i_536_n_222),
        .I3(ram_reg_i_537__0_n_222),
        .I4(ram_reg_i_538_n_222),
        .I5(ram_reg_i_539__0_n_222),
        .O(ram_reg_i_318_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFF55554044)) 
    ram_reg_i_318__0
       (.I0(ap_CS_fsm_state17),
        .I1(ram_reg_i_648__0_n_222),
        .I2(ram_reg_i_649__0_n_222),
        .I3(ap_CS_fsm_state11),
        .I4(ap_CS_fsm_state16),
        .I5(ap_CS_fsm_state18),
        .O(ram_reg_i_318__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0EFF)) 
    ram_reg_i_319
       (.I0(ap_CS_fsm_state95),
        .I1(ap_CS_fsm_state94),
        .I2(ap_CS_fsm_state96),
        .I3(ram_reg_i_324__0_n_222),
        .I4(ap_CS_fsm_state98),
        .I5(ap_CS_fsm_state97),
        .O(ram_reg_i_319_n_222));
  LUT6 #(
    .INIT(64'h00000100FFFFFFFF)) 
    ram_reg_i_319__0
       (.I0(ap_CS_fsm_state57),
        .I1(ap_CS_fsm_state55),
        .I2(ap_CS_fsm_state56),
        .I3(ram_reg_i_560_n_222),
        .I4(ap_CS_fsm_state58),
        .I5(ram_reg_i_490_n_222),
        .O(ram_reg_i_319__0_n_222));
  LUT6 #(
    .INIT(64'h00000000FFFD0000)) 
    ram_reg_i_31__0
       (.I0(ram_reg_i_116__0_n_222),
        .I1(ram_reg_i_117_n_222),
        .I2(ram_reg_i_118_n_222),
        .I3(ram_reg_i_119__0_n_222),
        .I4(ram_reg_i_120_n_222),
        .I5(ram_reg),
        .O(\tptr_reg[0] [1]));
  LUT6 #(
    .INIT(64'h00000000FFFF00FB)) 
    ram_reg_i_31__1
       (.I0(ap_CS_fsm_state119),
        .I1(ram_reg_i_90__0_n_222),
        .I2(ram_reg_i_91_n_222),
        .I3(ram_reg_i_92_n_222),
        .I4(ram_reg_i_93__0_n_222),
        .I5(ram_reg_0),
        .O(\ap_CS_fsm_reg[101]_0 [2]));
  LUT6 #(
    .INIT(64'h00000000FFFF00FB)) 
    ram_reg_i_31__2
       (.I0(ap_CS_fsm_state119),
        .I1(ram_reg_i_90__0_n_222),
        .I2(ram_reg_i_91_n_222),
        .I3(ram_reg_i_92_n_222),
        .I4(ram_reg_i_93__0_n_222),
        .I5(p_0_in__0_1),
        .O(\ap_CS_fsm_reg[101]_1 [2]));
  LUT6 #(
    .INIT(64'h00000000FFF20000)) 
    ram_reg_i_32
       (.I0(ram_reg_i_84_n_222),
        .I1(ram_reg_i_121__0_n_222),
        .I2(ram_reg_i_122_n_222),
        .I3(ram_reg_i_123__0_n_222),
        .I4(ram_reg_i_124_n_222),
        .I5(p_0_in__0),
        .O(DIADI[0]));
  LUT6 #(
    .INIT(64'hFFFFFBFFFBFBFBFB)) 
    ram_reg_i_320
       (.I0(ram_reg_i_650_n_222),
        .I1(ram_reg_i_608__0_n_222),
        .I2(ram_reg_i_637_n_222),
        .I3(ram_reg_i_306__0_n_222),
        .I4(ram_reg_i_651__0_n_222),
        .I5(ram_reg_i_242__0_n_222),
        .O(ram_reg_i_320_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_320__0
       (.I0(ap_CS_fsm_state85),
        .I1(ap_CS_fsm_state87),
        .I2(ap_CS_fsm_state86),
        .I3(ap_CS_fsm_state90),
        .I4(ap_CS_fsm_state92),
        .I5(ap_CS_fsm_state91),
        .O(ram_reg_i_320__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555100)) 
    ram_reg_i_321
       (.I0(ram_reg_i_540__0_n_222),
        .I1(ram_reg_i_541_n_222),
        .I2(ram_reg_i_542_n_222),
        .I3(ram_reg_i_543__0_n_222),
        .I4(ram_reg_i_544_n_222),
        .I5(ram_reg_i_545__0_n_222),
        .O(ram_reg_i_321_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFBFB)) 
    ram_reg_i_321__0
       (.I0(ram_reg_i_652_n_222),
        .I1(ram_reg_i_401__0_n_222),
        .I2(ram_reg_i_291_n_222),
        .I3(ram_reg_i_653_n_222),
        .I4(ram_reg_i_654__0_n_222),
        .I5(ram_reg_i_655_n_222),
        .O(ram_reg_i_321__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    ram_reg_i_322
       (.I0(ap_CS_fsm_state82),
        .I1(ap_CS_fsm_state81),
        .I2(ap_CS_fsm_state83),
        .I3(ap_CS_fsm_state84),
        .O(ram_reg_i_322_n_222));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_322__0
       (.I0(ap_CS_fsm_state36),
        .I1(ap_CS_fsm_state35),
        .O(ram_reg_i_322__0_n_222));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEF)) 
    ram_reg_i_323
       (.I0(ap_CS_fsm_state93),
        .I1(ap_CS_fsm_state96),
        .I2(ap_CS_fsm_state92),
        .I3(ap_CS_fsm_state91),
        .I4(ap_CS_fsm_state90),
        .I5(ram_reg_i_188__0_n_222),
        .O(ram_reg_i_323_n_222));
  LUT6 #(
    .INIT(64'h0000080008080808)) 
    ram_reg_i_323__0
       (.I0(ram_reg_i_55__0_n_222),
        .I1(ram_reg_i_232__0_n_222),
        .I2(ram_reg_i_229__0_n_222),
        .I3(ap_CS_fsm_state89),
        .I4(ap_CS_fsm_state90),
        .I5(ram_reg_i_656_n_222),
        .O(ram_reg_i_323__0_n_222));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFEFEFE)) 
    ram_reg_i_324
       (.I0(ap_CS_fsm_state109),
        .I1(ap_CS_fsm_state106),
        .I2(ap_CS_fsm_state105),
        .I3(ram_reg_i_324__0_n_222),
        .I4(ap_CS_fsm_state100),
        .I5(ap_CS_fsm_state99),
        .O(ram_reg_i_324_n_222));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_324__0
       (.I0(ap_CS_fsm_state101),
        .I1(ap_CS_fsm_state102),
        .I2(ap_CS_fsm_state103),
        .I3(ap_CS_fsm_state104),
        .O(ram_reg_i_324__0_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_325
       (.I0(ap_CS_fsm_state108),
        .I1(ap_CS_fsm_state107),
        .O(ram_reg_i_325_n_222));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_325__0
       (.I0(ap_CS_fsm_state107),
        .I1(ap_CS_fsm_state106),
        .I2(ap_CS_fsm_state105),
        .O(ram_reg_i_325__0_n_222));
  LUT6 #(
    .INIT(64'hAA00AAA0AA20AAA0)) 
    ram_reg_i_326
       (.I0(ram_reg_i_255__0_n_222),
        .I1(ram_reg_i_240__0_n_222),
        .I2(ram_reg_i_374_n_222),
        .I3(ap_CS_fsm_state126),
        .I4(ram_reg_i_71__0_n_222),
        .I5(ram_reg_i_286__0_n_222),
        .O(ram_reg_i_326_n_222));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h45)) 
    ram_reg_i_326__0
       (.I0(ap_CS_fsm_state108),
        .I1(ap_CS_fsm_state107),
        .I2(ap_CS_fsm_state106),
        .O(ram_reg_i_326__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_327
       (.I0(ap_CS_fsm_state110),
        .I1(ap_CS_fsm_state109),
        .I2(ap_CS_fsm_state111),
        .O(ram_reg_i_327_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFCFCFCCCD)) 
    ram_reg_i_327__0
       (.I0(ap_CS_fsm_state30),
        .I1(ram_reg_i_322__0_n_222),
        .I2(ap_CS_fsm_state33),
        .I3(ap_CS_fsm_state31),
        .I4(ap_CS_fsm_state32),
        .I5(ap_CS_fsm_state34),
        .O(ram_reg_i_327__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_328
       (.I0(ap_CS_fsm_state120),
        .I1(ap_CS_fsm_state115),
        .I2(ap_CS_fsm_state116),
        .I3(ap_CS_fsm_state117),
        .I4(ap_CS_fsm_state118),
        .I5(ap_CS_fsm_state114),
        .O(ram_reg_i_328_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFBBBBBBBA)) 
    ram_reg_i_328__0
       (.I0(ram_reg_i_657_n_222),
        .I1(ram_reg_i_369__0_n_222),
        .I2(ap_CS_fsm_state51),
        .I3(ram_reg_i_658__0_n_222),
        .I4(ap_CS_fsm_state54),
        .I5(ram_reg_i_630_n_222),
        .O(ram_reg_i_328__0_n_222));
  LUT5 #(
    .INIT(32'h10101011)) 
    ram_reg_i_329
       (.I0(ap_CS_fsm_state100),
        .I1(ap_CS_fsm_state98),
        .I2(ram_reg_i_348__0_n_222),
        .I3(ap_CS_fsm_state94),
        .I4(ap_CS_fsm_state93),
        .O(ram_reg_i_329_n_222));
  LUT6 #(
    .INIT(64'hFFFEFEFEFFFEFFFE)) 
    ram_reg_i_329__0
       (.I0(ram_reg_i_390__0_n_222),
        .I1(ram_reg_i_659_n_222),
        .I2(ram_reg_i_660__0_n_222),
        .I3(ram_reg_i_239_n_222),
        .I4(ram_reg_i_240_n_222),
        .I5(ram_reg_i_353_n_222),
        .O(ram_reg_i_329__0_n_222));
  LUT6 #(
    .INIT(64'h00000000FFF20000)) 
    ram_reg_i_32__0
       (.I0(ram_reg_i_84_n_222),
        .I1(ram_reg_i_121__0_n_222),
        .I2(ram_reg_i_122_n_222),
        .I3(ram_reg_i_123__0_n_222),
        .I4(ram_reg_i_124_n_222),
        .I5(ram_reg),
        .O(\tptr_reg[0] [0]));
  LUT6 #(
    .INIT(64'h0000000055555100)) 
    ram_reg_i_32__1
       (.I0(ram_reg_i_94__0_n_222),
        .I1(ram_reg_i_95_n_222),
        .I2(ram_reg_i_96_n_222),
        .I3(ram_reg_i_97__0_n_222),
        .I4(ram_reg_i_98__0_n_222),
        .I5(ram_reg_0),
        .O(\ap_CS_fsm_reg[101]_0 [1]));
  LUT6 #(
    .INIT(64'h0000000055555100)) 
    ram_reg_i_32__2
       (.I0(ram_reg_i_94__0_n_222),
        .I1(ram_reg_i_95_n_222),
        .I2(ram_reg_i_96_n_222),
        .I3(ram_reg_i_97__0_n_222),
        .I4(ram_reg_i_98__0_n_222),
        .I5(p_0_in__0_1),
        .O(\ap_CS_fsm_reg[101]_1 [1]));
  LUT6 #(
    .INIT(64'h0000000055551110)) 
    ram_reg_i_33
       (.I0(ram_reg_i_99_n_222),
        .I1(ram_reg_i_100_n_222),
        .I2(ram_reg_i_101__0_n_222),
        .I3(ram_reg_i_102__0_n_222),
        .I4(ram_reg_i_103__0_n_222),
        .I5(ram_reg_0),
        .O(\ap_CS_fsm_reg[101]_0 [0]));
  LUT5 #(
    .INIT(32'h0000000E)) 
    ram_reg_i_330
       (.I0(ap_CS_fsm_state23),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state26),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state27),
        .O(ram_reg_i_330_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF000E)) 
    ram_reg_i_330__0
       (.I0(ap_CS_fsm_state88),
        .I1(ap_CS_fsm_state89),
        .I2(ap_CS_fsm_state91),
        .I3(ap_CS_fsm_state90),
        .I4(ram_reg_i_348__0_n_222),
        .I5(ap_CS_fsm_state92),
        .O(ram_reg_i_330__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hA2A0)) 
    ram_reg_i_331
       (.I0(ram_reg_i_263__0_n_222),
        .I1(ap_CS_fsm_state20),
        .I2(ap_CS_fsm_state21),
        .I3(ap_CS_fsm_state19),
        .O(ram_reg_i_331_n_222));
  LUT6 #(
    .INIT(64'hFFFDFFFDFFFFFFFD)) 
    ram_reg_i_331__0
       (.I0(ram_reg_i_586_n_222),
        .I1(ap_CS_fsm_state85),
        .I2(ap_CS_fsm_state83),
        .I3(ap_CS_fsm_state82),
        .I4(ap_CS_fsm_state77),
        .I5(ap_CS_fsm_state78),
        .O(ram_reg_i_331__0_n_222));
  LUT6 #(
    .INIT(64'hFF450000FFFFFFFF)) 
    ram_reg_i_332
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state7),
        .I2(ap_CS_fsm_state6),
        .I3(ap_CS_fsm_state9),
        .I4(ram_reg_i_463__0_n_222),
        .I5(ram_reg_i_230__0_n_222),
        .O(ram_reg_i_332_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF000E)) 
    ram_reg_i_332__0
       (.I0(ap_CS_fsm_state73),
        .I1(ap_CS_fsm_state72),
        .I2(ap_CS_fsm_state75),
        .I3(ap_CS_fsm_state74),
        .I4(ap_CS_fsm_state76),
        .I5(ap_CS_fsm_state78),
        .O(ram_reg_i_332__0_n_222));
  LUT6 #(
    .INIT(64'hA8A8A8AAA8A8A8A8)) 
    ram_reg_i_333
       (.I0(ram_reg_i_266__0_n_222),
        .I1(ram_reg_i_661_n_222),
        .I2(ram_reg_i_239__0_n_222),
        .I3(ap_CS_fsm_state116),
        .I4(ap_CS_fsm_state117),
        .I5(ap_CS_fsm_state115),
        .O(ram_reg_i_333_n_222));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    ram_reg_i_333__0
       (.I0(ram_reg_i_546__0_n_222),
        .I1(ram_reg_i_547_n_222),
        .I2(ram_reg_i_548__0_n_222),
        .I3(ram_reg_i_549__0_n_222),
        .I4(ram_reg_i_550_n_222),
        .I5(ram_reg_i_551_n_222),
        .O(ram_reg_i_333__0_n_222));
  LUT6 #(
    .INIT(64'hAAAAAAAA02000202)) 
    ram_reg_i_334
       (.I0(ram_reg_i_662__0_n_222),
        .I1(ap_CS_fsm_state125),
        .I2(ap_CS_fsm_state124),
        .I3(ap_CS_fsm_state123),
        .I4(ap_CS_fsm_state122),
        .I5(ap_CS_fsm_state126),
        .O(ram_reg_i_334_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFE)) 
    ram_reg_i_334__0
       (.I0(ap_CS_fsm_state90),
        .I1(ap_CS_fsm_state91),
        .I2(ap_CS_fsm_state84),
        .I3(ap_CS_fsm_state85),
        .I4(ap_CS_fsm_state87),
        .I5(ap_CS_fsm_state86),
        .O(ram_reg_i_334__0_n_222));
  LUT6 #(
    .INIT(64'h0000005700570057)) 
    ram_reg_i_335
       (.I0(ram_reg_i_72__0_n_222),
        .I1(ram_reg_i_296_n_222),
        .I2(ap_CS_fsm_state99),
        .I3(ram_reg_i_663_n_222),
        .I4(ram_reg_i_127_n_222),
        .I5(ram_reg_i_235_n_222),
        .O(ram_reg_i_335_n_222));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h45)) 
    ram_reg_i_335__0
       (.I0(ap_CS_fsm_state101),
        .I1(ap_CS_fsm_state100),
        .I2(ap_CS_fsm_state99),
        .O(ram_reg_i_335__0_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_336
       (.I0(ap_CS_fsm_state102),
        .I1(ap_CS_fsm_state103),
        .O(ram_reg_i_336_n_222));
  LUT6 #(
    .INIT(64'h00000000000054FF)) 
    ram_reg_i_336__0
       (.I0(ram_reg_i_606_n_222),
        .I1(ram_reg_i_664_n_222),
        .I2(ap_CS_fsm_state36),
        .I3(ram_reg_i_289_n_222),
        .I4(ram_reg_i_665_n_222),
        .I5(ram_reg_i_466__0_n_222),
        .O(ram_reg_i_336__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    ram_reg_i_337
       (.I0(ram_reg_i_552__0_n_222),
        .I1(ram_reg_i_553__0_n_222),
        .I2(ap_CS_fsm_state83),
        .I3(ap_CS_fsm_state89),
        .I4(ram_reg_i_233__0_n_222),
        .I5(ram_reg_i_224_n_222),
        .O(ram_reg_i_337_n_222));
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_i_337__0
       (.I0(ram_reg_i_242__0_n_222),
        .I1(ap_CS_fsm_state72),
        .I2(ap_CS_fsm_state71),
        .O(ram_reg_i_337__0_n_222));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA2)) 
    ram_reg_i_338
       (.I0(ram_reg_i_239_n_222),
        .I1(ram_reg_i_666__0_n_222),
        .I2(ap_CS_fsm_state60),
        .I3(ap_CS_fsm_state61),
        .I4(ap_CS_fsm_state62),
        .I5(ap_CS_fsm_state63),
        .O(ram_reg_i_338_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_338__0
       (.I0(ram_reg_i_554__0_n_222),
        .I1(ram_reg_i_366_n_222),
        .I2(ap_CS_fsm_state61),
        .I3(ap_CS_fsm_state73),
        .I4(ap_CS_fsm_state18),
        .I5(ram_reg_i_555__0_n_222),
        .O(ram_reg_i_338__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAA)) 
    ram_reg_i_339
       (.I0(ap_CS_fsm_state81),
        .I1(ap_CS_fsm_state78),
        .I2(ap_CS_fsm_state77),
        .I3(ram_reg_i_586_n_222),
        .I4(ram_reg_i_362__0_n_222),
        .I5(ram_reg_i_667__0_n_222),
        .O(ram_reg_i_339_n_222));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_339__0
       (.I0(ap_CS_fsm_state38),
        .I1(ap_CS_fsm_state40),
        .I2(ram_reg_i_556__0_n_222),
        .I3(ram_reg_i_557__0_n_222),
        .I4(ap_CS_fsm_state70),
        .I5(ap_CS_fsm_state72),
        .O(ram_reg_i_339__0_n_222));
  LUT6 #(
    .INIT(64'h0000000055551110)) 
    ram_reg_i_33__0
       (.I0(ram_reg_i_99_n_222),
        .I1(ram_reg_i_100_n_222),
        .I2(ram_reg_i_101__0_n_222),
        .I3(ram_reg_i_102__0_n_222),
        .I4(ram_reg_i_103__0_n_222),
        .I5(p_0_in__0_1),
        .O(\ap_CS_fsm_reg[101]_1 [0]));
  LUT6 #(
    .INIT(64'h00000000FFFF08AA)) 
    ram_reg_i_33__1
       (.I0(ram_reg_i_67__0_n_222),
        .I1(ram_reg_i_125__0_n_222),
        .I2(ram_reg_i_126__0_n_222),
        .I3(ram_reg_i_69__0_n_222),
        .I4(ram_reg_i_66__0_n_222),
        .I5(p_0_in__0),
        .O(DIBDI[13]));
  LUT6 #(
    .INIT(64'h00000000FFFF08AA)) 
    ram_reg_i_33__2
       (.I0(ram_reg_i_67__0_n_222),
        .I1(ram_reg_i_125__0_n_222),
        .I2(ram_reg_i_126__0_n_222),
        .I3(ram_reg_i_69__0_n_222),
        .I4(ram_reg_i_66__0_n_222),
        .I5(ram_reg),
        .O(\ap_CS_fsm_reg[88]_0 [13]));
  LUT6 #(
    .INIT(64'h00000000FFFF08AA)) 
    ram_reg_i_34
       (.I0(ram_reg_i_70__0_n_222),
        .I1(ram_reg_i_127_n_222),
        .I2(ram_reg_i_125__0_n_222),
        .I3(ram_reg_i_128__0_n_222),
        .I4(ram_reg_i_74_n_222),
        .I5(p_0_in__0),
        .O(DIBDI[12]));
  LUT6 #(
    .INIT(64'h00000000004F4F4F)) 
    ram_reg_i_340
       (.I0(ram_reg_i_668__0_n_222),
        .I1(ram_reg_i_511_n_222),
        .I2(ram_reg_i_262_n_222),
        .I3(ram_reg_i_263__0_n_222),
        .I4(ram_reg_i_669__0_n_222),
        .I5(ram_reg_i_670_n_222),
        .O(ram_reg_i_340_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    ram_reg_i_340__0
       (.I0(ap_CS_fsm_state118),
        .I1(ap_CS_fsm_state57),
        .I2(ap_CS_fsm_state114),
        .I3(ap_CS_fsm_state20),
        .I4(ram_reg_i_558__0_n_222),
        .I5(ram_reg_i_559__0_n_222),
        .O(ram_reg_i_340__0_n_222));
  LUT6 #(
    .INIT(64'h000000000000FE00)) 
    ram_reg_i_341
       (.I0(Q[0]),
        .I1(ap_CS_fsm_state2),
        .I2(ap_CS_fsm_state3),
        .I3(ram_reg_i_386_n_222),
        .I4(ap_CS_fsm_state4),
        .I5(ap_CS_fsm_state5),
        .O(ram_reg_i_341_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    ram_reg_i_341__0
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state127),
        .I3(ap_CS_fsm_state79),
        .I4(ram_reg_i_561_n_222),
        .I5(ram_reg_i_560__0_n_222),
        .O(ram_reg_i_341__0_n_222));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_342
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state7),
        .O(ram_reg_i_342_n_222));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_342__0
       (.I0(ap_CS_fsm_state112),
        .I1(ap_CS_fsm_state113),
        .O(ram_reg_i_342__0_n_222));
  LUT6 #(
    .INIT(64'h00000000000000A2)) 
    ram_reg_i_343
       (.I0(ram_reg_i_671_n_222),
        .I1(ram_reg_i_236__0_n_222),
        .I2(ram_reg_i_413_n_222),
        .I3(ram_reg_i_672__0_n_222),
        .I4(ram_reg_i_625_n_222),
        .I5(ap_CS_fsm_state108),
        .O(ram_reg_i_343_n_222));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_343__0
       (.I0(ap_CS_fsm_state117),
        .I1(ap_CS_fsm_state115),
        .O(ram_reg_i_343__0_n_222));
  LUT6 #(
    .INIT(64'hF0FFF0F200000000)) 
    ram_reg_i_344
       (.I0(ap_CS_fsm_state110),
        .I1(ap_CS_fsm_state111),
        .I2(ap_CS_fsm_state114),
        .I3(ap_CS_fsm_state113),
        .I4(ap_CS_fsm_state112),
        .I5(ram_reg_i_267_n_222),
        .O(ram_reg_i_344_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA00FFFF)) 
    ram_reg_i_344__0
       (.I0(ap_CS_fsm_state83),
        .I1(ap_CS_fsm_state80),
        .I2(ap_CS_fsm_state79),
        .I3(ram_reg_i_561__0_n_222),
        .I4(ram_reg_i_233__0_n_222),
        .I5(ram_reg_i_562__0_n_222),
        .O(ram_reg_i_344__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h54)) 
    ram_reg_i_345
       (.I0(ap_CS_fsm_state117),
        .I1(ap_CS_fsm_state115),
        .I2(ap_CS_fsm_state116),
        .O(ram_reg_i_345_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFF40444040)) 
    ram_reg_i_345__0
       (.I0(ram_reg_i_563__0_n_222),
        .I1(ram_reg_i_163__0_n_222),
        .I2(ap_CS_fsm_state57),
        .I3(ram_reg_i_564_n_222),
        .I4(\ap_CS_fsm[121]_i_15_n_222 ),
        .I5(ram_reg_i_565_n_222),
        .O(ram_reg_i_345__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFF000A000E)) 
    ram_reg_i_346
       (.I0(ap_CS_fsm_state71),
        .I1(ram_reg_i_222__0_n_222),
        .I2(ap_CS_fsm_state72),
        .I3(ap_CS_fsm_state73),
        .I4(ap_CS_fsm_state70),
        .I5(ram_reg_i_566_n_222),
        .O(ram_reg_i_346_n_222));
  LUT6 #(
    .INIT(64'hFFFE000000300000)) 
    ram_reg_i_346__0
       (.I0(ram_reg_i_589__0_n_222),
        .I1(ap_CS_fsm_state44),
        .I2(ap_CS_fsm_state43),
        .I3(ap_CS_fsm_state45),
        .I4(ram_reg_i_246__0_n_222),
        .I5(ram_reg_i_673__0_n_222),
        .O(ram_reg_i_346__0_n_222));
  LUT6 #(
    .INIT(64'hEEEEEFEEAAAAAAAA)) 
    ram_reg_i_347
       (.I0(ap_CS_fsm_state94),
        .I1(ap_CS_fsm_state90),
        .I2(ap_CS_fsm_state89),
        .I3(ap_CS_fsm_state87),
        .I4(ap_CS_fsm_state88),
        .I5(ram_reg_i_526_n_222),
        .O(ram_reg_i_347_n_222));
  LUT6 #(
    .INIT(64'h0001000100010000)) 
    ram_reg_i_347__0
       (.I0(ap_CS_fsm_state51),
        .I1(ap_CS_fsm_state52),
        .I2(ap_CS_fsm_state54),
        .I3(ap_CS_fsm_state53),
        .I4(ap_CS_fsm_state49),
        .I5(ap_CS_fsm_state50),
        .O(ram_reg_i_347__0_n_222));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_348
       (.I0(ap_CS_fsm_state54),
        .I1(ap_CS_fsm_state52),
        .I2(ap_CS_fsm_state53),
        .I3(ap_CS_fsm_state51),
        .I4(ap_CS_fsm_state50),
        .I5(ap_CS_fsm_state49),
        .O(ram_reg_i_348_n_222));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_348__0
       (.I0(ap_CS_fsm_state96),
        .I1(ap_CS_fsm_state95),
        .I2(ap_CS_fsm_state97),
        .O(ram_reg_i_348__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    ram_reg_i_349
       (.I0(ram_reg_i_325__0_n_222),
        .I1(ap_CS_fsm_state99),
        .I2(ap_CS_fsm_state100),
        .I3(ap_CS_fsm_state98),
        .I4(ap_CS_fsm_state102),
        .I5(ap_CS_fsm_state103),
        .O(ram_reg_i_349_n_222));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_349__0
       (.I0(ap_CS_fsm_state48),
        .I1(ap_CS_fsm_state47),
        .I2(ap_CS_fsm_state46),
        .O(ram_reg_i_349__0_n_222));
  LUT6 #(
    .INIT(64'h00000000FFFF08AA)) 
    ram_reg_i_34__0
       (.I0(ram_reg_i_70__0_n_222),
        .I1(ram_reg_i_127_n_222),
        .I2(ram_reg_i_125__0_n_222),
        .I3(ram_reg_i_128__0_n_222),
        .I4(ram_reg_i_74_n_222),
        .I5(ram_reg),
        .O(\ap_CS_fsm_reg[88]_0 [12]));
  LUT6 #(
    .INIT(64'h00000000D0DDD0D0)) 
    ram_reg_i_35
       (.I0(ram_reg_i_75_n_222),
        .I1(ram_reg_i_76__0_n_222),
        .I2(ram_reg_i_77__0_n_222),
        .I3(ram_reg_i_129__0_n_222),
        .I4(ram_reg_i_70__0_n_222),
        .I5(p_0_in__0),
        .O(DIBDI[11]));
  LUT6 #(
    .INIT(64'h5F5F5F5F5F5F5F57)) 
    ram_reg_i_350
       (.I0(ram_reg_i_289_n_222),
        .I1(ap_CS_fsm_state32),
        .I2(ap_CS_fsm_state36),
        .I3(ap_CS_fsm_state35),
        .I4(ap_CS_fsm_state33),
        .I5(ap_CS_fsm_state34),
        .O(ram_reg_i_350_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    ram_reg_i_350__0
       (.I0(ram_reg_i_264__0_n_222),
        .I1(ap_CS_fsm_state90),
        .I2(ap_CS_fsm_state91),
        .I3(ap_CS_fsm_state92),
        .I4(ap_CS_fsm_state99),
        .I5(ram_reg_i_181__0_n_222),
        .O(ram_reg_i_350__0_n_222));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    ram_reg_i_351
       (.I0(ram_reg_i_239_n_222),
        .I1(ap_CS_fsm_state58),
        .I2(ram_reg_i_560_n_222),
        .I3(ap_CS_fsm_state56),
        .I4(ap_CS_fsm_state57),
        .I5(ap_CS_fsm_state55),
        .O(ram_reg_i_351_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFFFFFFF)) 
    ram_reg_i_351__0
       (.I0(ram_reg_i_755__0_n_222),
        .I1(ram_reg_i_226__0_n_222),
        .I2(ram_reg_i_567_n_222),
        .I3(ap_CS_fsm_state76),
        .I4(ram_reg_i_581__0_n_222),
        .I5(ram_reg_i_536__0_n_222),
        .O(ram_reg_i_351__0_n_222));
  LUT6 #(
    .INIT(64'h00000000AAAABBBF)) 
    ram_reg_i_352
       (.I0(ram_reg_i_568__0_n_222),
        .I1(ram_reg_i_569__0_n_222),
        .I2(ram_reg_i_570__0_n_222),
        .I3(ram_reg_i_571__0_n_222),
        .I4(ram_reg_i_572__0_n_222),
        .I5(ram_reg_i_573_n_222),
        .O(ram_reg_i_352_n_222));
  LUT6 #(
    .INIT(64'h4FFF4F4F44444444)) 
    ram_reg_i_352__0
       (.I0(ram_reg_i_674__0_n_222),
        .I1(ram_reg_i_242__0_n_222),
        .I2(ram_reg_i_675_n_222),
        .I3(ram_reg_i_563_n_222),
        .I4(ap_CS_fsm_state74),
        .I5(ram_reg_i_608__0_n_222),
        .O(ram_reg_i_352__0_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_353
       (.I0(ap_CS_fsm_state62),
        .I1(ap_CS_fsm_state63),
        .O(ram_reg_i_353_n_222));
  LUT6 #(
    .INIT(64'hFFFF55D5FFFFFFFF)) 
    ram_reg_i_353__0
       (.I0(ram_reg_i_574__0_n_222),
        .I1(ram_reg_i_692_n_222),
        .I2(ap_CS_fsm_state63),
        .I3(ram_reg_i_575_n_222),
        .I4(ap_CS_fsm_state75),
        .I5(ram_reg_i_516__0_n_222),
        .O(ram_reg_i_353__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_354
       (.I0(ap_CS_fsm_state59),
        .I1(ap_CS_fsm_state60),
        .I2(ap_CS_fsm_state58),
        .O(ram_reg_i_354_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFCE)) 
    ram_reg_i_354__0
       (.I0(ap_CS_fsm_state82),
        .I1(ap_CS_fsm_state84),
        .I2(ap_CS_fsm_state83),
        .I3(ap_CS_fsm_state88),
        .I4(ap_CS_fsm_state85),
        .I5(ap_CS_fsm_state89),
        .O(ram_reg_i_354__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE0)) 
    ram_reg_i_355
       (.I0(ap_CS_fsm_state9),
        .I1(ram_reg_i_676_n_222),
        .I2(ram_reg_i_230__0_n_222),
        .I3(ram_reg_i_677_n_222),
        .I4(ap_CS_fsm_state26),
        .I5(ap_CS_fsm_state27),
        .O(ram_reg_i_355_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF0E)) 
    ram_reg_i_355__0
       (.I0(ap_CS_fsm_state98),
        .I1(ap_CS_fsm_state97),
        .I2(ap_CS_fsm_state99),
        .I3(ap_CS_fsm_state100),
        .I4(ap_CS_fsm_state103),
        .I5(ap_CS_fsm_state102),
        .O(ram_reg_i_355__0_n_222));
  LUT6 #(
    .INIT(64'h0000030300000301)) 
    ram_reg_i_356
       (.I0(ram_reg_i_582__0_n_222),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state18),
        .I3(ap_CS_fsm_state15),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state12),
        .O(ram_reg_i_356_n_222));
  LUT6 #(
    .INIT(64'hEFEEEFEFEFEEEFEE)) 
    ram_reg_i_356__0
       (.I0(ap_CS_fsm_state103),
        .I1(ap_CS_fsm_state100),
        .I2(ram_reg_i_576__0_n_222),
        .I3(ap_CS_fsm_state94),
        .I4(ap_CS_fsm_state93),
        .I5(ap_CS_fsm_state92),
        .O(ram_reg_i_356__0_n_222));
  LUT6 #(
    .INIT(64'h0000000000008A00)) 
    ram_reg_i_357
       (.I0(ram_reg_i_599_n_222),
        .I1(ram_reg_i_678__0_n_222),
        .I2(ram_reg_i_236__0_n_222),
        .I3(ram_reg_i_641__0_n_222),
        .I4(ram_reg_i_679__0_n_222),
        .I5(ram_reg_i_680__0_n_222),
        .O(ram_reg_i_357_n_222));
  LUT6 #(
    .INIT(64'hAABBFFFFAABAFFFF)) 
    ram_reg_i_357__0
       (.I0(ram_reg_i_283__0_n_222),
        .I1(ap_CS_fsm_state81),
        .I2(ap_CS_fsm_state79),
        .I3(ap_CS_fsm_state80),
        .I4(ram_reg_i_577__0_n_222),
        .I5(ram_reg_i_578__0_n_222),
        .O(ram_reg_i_357__0_n_222));
  LUT6 #(
    .INIT(64'h5500555555005545)) 
    ram_reg_i_358
       (.I0(ram_reg_i_628__0_n_222),
        .I1(ram_reg_i_327_n_222),
        .I2(ram_reg_i_268__0_n_222),
        .I3(ap_CS_fsm_state117),
        .I4(ap_CS_fsm_state116),
        .I5(ap_CS_fsm_state115),
        .O(ram_reg_i_358_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFF11110100)) 
    ram_reg_i_358__0
       (.I0(ram_reg_i_579__0_n_222),
        .I1(ram_reg_i_580__0_n_222),
        .I2(ram_reg_i_581_n_222),
        .I3(ram_reg_i_582_n_222),
        .I4(ram_reg_i_583_n_222),
        .I5(ram_reg_i_584__0_n_222),
        .O(ram_reg_i_358__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF01FFFF)) 
    ram_reg_i_359
       (.I0(ram_reg_i_180_n_222),
        .I1(ap_CS_fsm_state74),
        .I2(ap_CS_fsm_state73),
        .I3(ap_CS_fsm_state78),
        .I4(ram_reg_i_608__0_n_222),
        .I5(ram_reg_i_563_n_222),
        .O(ram_reg_i_359_n_222));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_359__0
       (.I0(ram_reg_i_490_n_222),
        .I1(ap_CS_fsm_state57),
        .I2(ap_CS_fsm_state55),
        .I3(ap_CS_fsm_state56),
        .I4(ram_reg_i_354_n_222),
        .I5(ram_reg_i_584_n_222),
        .O(ram_reg_i_359__0_n_222));
  LUT6 #(
    .INIT(64'h00000000D0DDD0D0)) 
    ram_reg_i_35__0
       (.I0(ram_reg_i_75_n_222),
        .I1(ram_reg_i_76__0_n_222),
        .I2(ram_reg_i_77__0_n_222),
        .I3(ram_reg_i_129__0_n_222),
        .I4(ram_reg_i_70__0_n_222),
        .I5(ram_reg),
        .O(\ap_CS_fsm_reg[88]_0 [11]));
  LUT5 #(
    .INIT(32'h2A002A2A)) 
    ram_reg_i_35__1
       (.I0(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d0[4]),
        .I1(ram_reg_i_105__0_n_222),
        .I2(ram_reg_i_106__0_n_222),
        .I3(tptr_2),
        .I4(twid_rom_M_imag_V_t_empty_n),
        .O(\tptr_reg[0]_0 [10]));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_i_35__2
       (.I0(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d0[4]),
        .I1(ram_reg_i_105__0_n_222),
        .I2(ram_reg_i_106__0_n_222),
        .I3(twid_rom_M_imag_V_t_empty_n),
        .I4(tptr_2),
        .O(empty_n_reg[10]));
  LUT6 #(
    .INIT(64'h8888A88888888888)) 
    ram_reg_i_360
       (.I0(ram_reg_i_242__0_n_222),
        .I1(ap_CS_fsm_state72),
        .I2(ram_reg_i_681_n_222),
        .I3(ap_CS_fsm_state66),
        .I4(ap_CS_fsm_state67),
        .I5(ram_reg_i_682__0_n_222),
        .O(ram_reg_i_360_n_222));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    ram_reg_i_360__0
       (.I0(ram_reg_i_235_n_222),
        .I1(ap_CS_fsm_state93),
        .I2(ap_CS_fsm_state96),
        .I3(ram_reg_i_396__0_n_222),
        .I4(ap_CS_fsm_state91),
        .I5(ram_reg_i_585_n_222),
        .O(ram_reg_i_360__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBBBA)) 
    ram_reg_i_361
       (.I0(ram_reg_i_362_n_222),
        .I1(ap_CS_fsm_state103),
        .I2(ap_CS_fsm_state101),
        .I3(ap_CS_fsm_state102),
        .I4(ap_CS_fsm_state105),
        .I5(ap_CS_fsm_state104),
        .O(ram_reg_i_361_n_222));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'hFF0FFF02)) 
    ram_reg_i_361__0
       (.I0(ap_CS_fsm_state77),
        .I1(ap_CS_fsm_state78),
        .I2(ap_CS_fsm_state80),
        .I3(ap_CS_fsm_state81),
        .I4(ap_CS_fsm_state79),
        .O(ram_reg_i_361__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_362
       (.I0(ap_CS_fsm_state112),
        .I1(ap_CS_fsm_state109),
        .I2(ap_CS_fsm_state110),
        .I3(ap_CS_fsm_state108),
        .I4(ap_CS_fsm_state107),
        .O(ram_reg_i_362_n_222));
  LUT6 #(
    .INIT(64'h0008000800080000)) 
    ram_reg_i_362__0
       (.I0(ram_reg_i_608__0_n_222),
        .I1(ram_reg_i_683_n_222),
        .I2(ap_CS_fsm_state79),
        .I3(ram_reg_i_563_n_222),
        .I4(ap_CS_fsm_state74),
        .I5(ap_CS_fsm_state73),
        .O(ram_reg_i_362__0_n_222));
  LUT6 #(
    .INIT(64'h0000FFFF000000BA)) 
    ram_reg_i_363
       (.I0(ap_CS_fsm_state60),
        .I1(ap_CS_fsm_state59),
        .I2(ap_CS_fsm_state58),
        .I3(ap_CS_fsm_state61),
        .I4(ap_CS_fsm_state63),
        .I5(ap_CS_fsm_state62),
        .O(ram_reg_i_363_n_222));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_363__0
       (.I0(ap_CS_fsm_state116),
        .I1(ap_CS_fsm_state114),
        .O(ram_reg_i_363__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAB00)) 
    ram_reg_i_364
       (.I0(ap_CS_fsm_state18),
        .I1(ram_reg_i_583__0_n_222),
        .I2(ram_reg_i_582__0_n_222),
        .I3(ram_reg_i_262_n_222),
        .I4(ram_reg_i_449__0_n_222),
        .I5(ram_reg_i_330_n_222),
        .O(ram_reg_i_364_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    ram_reg_i_364__0
       (.I0(ram_reg_i_732_n_222),
        .I1(ram_reg_i_529__0_n_222),
        .I2(ram_reg_i_468__0_n_222),
        .I3(ram_reg_i_586__0_n_222),
        .I4(ram_reg_i_587_n_222),
        .I5(ram_reg_i_588__0_n_222),
        .O(ram_reg_i_364__0_n_222));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    ram_reg_i_365
       (.I0(ap_CS_fsm_state73),
        .I1(ap_CS_fsm_state71),
        .I2(ap_CS_fsm_state86),
        .I3(ap_CS_fsm_state85),
        .I4(ram_reg_i_479_n_222),
        .I5(ram_reg_i_589_n_222),
        .O(ram_reg_i_365_n_222));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_365__0
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state7),
        .I2(ap_CS_fsm_state6),
        .I3(ap_CS_fsm_state5),
        .I4(ap_CS_fsm_state9),
        .O(ram_reg_i_365__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_366
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state4),
        .I2(ap_CS_fsm_state3),
        .I3(ap_CS_fsm_state2),
        .O(ram_reg_i_366_n_222));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_366__0
       (.I0(ap_CS_fsm_state30),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state26),
        .I4(ap_CS_fsm_state27),
        .O(ram_reg_i_366__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_367
       (.I0(ap_CS_fsm_state65),
        .I1(ap_CS_fsm_state64),
        .I2(ap_CS_fsm_state63),
        .O(ram_reg_i_367_n_222));
  LUT5 #(
    .INIT(32'h00200000)) 
    ram_reg_i_367__0
       (.I0(ram_reg_i_246__0_n_222),
        .I1(ram_reg_i_684__0_n_222),
        .I2(ram_reg_i_685__0_n_222),
        .I3(ap_CS_fsm_state39),
        .I4(ram_reg_i_686__0_n_222),
        .O(ram_reg_i_367__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFCE00CE00CE00)) 
    ram_reg_i_368
       (.I0(ap_CS_fsm_state46),
        .I1(ap_CS_fsm_state48),
        .I2(ap_CS_fsm_state47),
        .I3(ram_reg_i_348_n_222),
        .I4(ram_reg_i_658__0_n_222),
        .I5(ram_reg_i_687_n_222),
        .O(ram_reg_i_368_n_222));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_368__0
       (.I0(ap_CS_fsm_state97),
        .I1(ap_CS_fsm_state96),
        .I2(ap_CS_fsm_state98),
        .O(ram_reg_i_368__0_n_222));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    ram_reg_i_369
       (.I0(ap_CS_fsm_state95),
        .I1(ap_CS_fsm_state94),
        .I2(ap_CS_fsm_state91),
        .I3(ap_CS_fsm_state93),
        .I4(ap_CS_fsm_state92),
        .I5(ram_reg_i_234__0_n_222),
        .O(ram_reg_i_369_n_222));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h54)) 
    ram_reg_i_369__0
       (.I0(ap_CS_fsm_state54),
        .I1(ap_CS_fsm_state53),
        .I2(ap_CS_fsm_state52),
        .O(ram_reg_i_369__0_n_222));
  LUT6 #(
    .INIT(64'h00000000FFFFA8AA)) 
    ram_reg_i_37
       (.I0(ram_reg_i_81__0_n_222),
        .I1(ram_reg_i_131__0_n_222),
        .I2(ram_reg_i_132__0_n_222),
        .I3(ram_reg_i_133__0_n_222),
        .I4(ram_reg_i_134_n_222),
        .I5(p_0_in__0),
        .O(DIBDI[10]));
  LUT6 #(
    .INIT(64'h00000000FFFF00AE)) 
    ram_reg_i_370
       (.I0(ram_reg_i_590__0_n_222),
        .I1(ram_reg_i_591__0_n_222),
        .I2(ram_reg_i_592__0_n_222),
        .I3(ram_reg_i_593_n_222),
        .I4(ram_reg_i_594__0_n_222),
        .I5(ram_reg_i_595__0_n_222),
        .O(ram_reg_i_370_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFF11111110)) 
    ram_reg_i_370__0
       (.I0(ap_CS_fsm_state36),
        .I1(ap_CS_fsm_state35),
        .I2(ap_CS_fsm_state34),
        .I3(ap_CS_fsm_state32),
        .I4(ap_CS_fsm_state33),
        .I5(ram_reg_i_646__0_n_222),
        .O(ram_reg_i_370__0_n_222));
  LUT6 #(
    .INIT(64'hDFDFDFDFDFFFDFDF)) 
    ram_reg_i_371
       (.I0(ram_reg_i_526_n_222),
        .I1(ap_CS_fsm_state94),
        .I2(ram_reg_i_596_n_222),
        .I3(ap_CS_fsm_state85),
        .I4(ap_CS_fsm_state84),
        .I5(ap_CS_fsm_state86),
        .O(ram_reg_i_371_n_222));
  LUT6 #(
    .INIT(64'h000000000000FF01)) 
    ram_reg_i_371__0
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state15),
        .I3(ap_CS_fsm_state16),
        .I4(ap_CS_fsm_state18),
        .I5(ap_CS_fsm_state17),
        .O(ram_reg_i_371__0_n_222));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    ram_reg_i_372
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state15),
        .I3(ap_CS_fsm_state18),
        .I4(ap_CS_fsm_state16),
        .I5(ram_reg_i_582__0_n_222),
        .O(ram_reg_i_372_n_222));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_372__0
       (.I0(ap_CS_fsm_state99),
        .I1(ap_CS_fsm_state100),
        .I2(ap_CS_fsm_state103),
        .I3(ap_CS_fsm_state101),
        .O(ram_reg_i_372__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFDDFDFFFFFFFF)) 
    ram_reg_i_373
       (.I0(ram_reg_i_475__0_n_222),
        .I1(ram_reg_i_597__0_n_222),
        .I2(ap_CS_fsm_state102),
        .I3(ap_CS_fsm_state103),
        .I4(ap_CS_fsm_state115),
        .I5(ram_reg_i_598_n_222),
        .O(ram_reg_i_373_n_222));
  LUT6 #(
    .INIT(64'hF0FFF0FFF0FFF0F4)) 
    ram_reg_i_373__0
       (.I0(ap_CS_fsm_state21),
        .I1(ram_reg_i_406_n_222),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state26),
        .I4(ap_CS_fsm_state25),
        .I5(ram_reg_i_616__0_n_222),
        .O(ram_reg_i_373__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_374
       (.I0(ap_CS_fsm_state124),
        .I1(ap_CS_fsm_state125),
        .O(ram_reg_i_374_n_222));
  LUT6 #(
    .INIT(64'h55550051FFFFFFFF)) 
    ram_reg_i_374__0
       (.I0(ram_reg_i_688_n_222),
        .I1(ap_CS_fsm_state5),
        .I2(ap_CS_fsm_state6),
        .I3(ap_CS_fsm_state7),
        .I4(ram_reg_i_513_n_222),
        .I5(ram_reg_i_230__0_n_222),
        .O(ram_reg_i_374__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_375
       (.I0(ap_CS_fsm_state64),
        .I1(ap_CS_fsm_state63),
        .I2(ap_CS_fsm_state66),
        .I3(ap_CS_fsm_state65),
        .I4(ram_reg_i_181_n_222),
        .O(ram_reg_i_375_n_222));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ram_reg_i_375__0
       (.I0(ap_CS_fsm_state60),
        .I1(ap_CS_fsm_state59),
        .I2(ap_CS_fsm_state58),
        .O(ram_reg_i_375__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h0000EEFE)) 
    ram_reg_i_376
       (.I0(ap_CS_fsm_state80),
        .I1(ap_CS_fsm_state79),
        .I2(ap_CS_fsm_state77),
        .I3(ap_CS_fsm_state78),
        .I4(ap_CS_fsm_state81),
        .O(ram_reg_i_376_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_376__0
       (.I0(ap_CS_fsm_state125),
        .I1(ap_CS_fsm_state126),
        .I2(ap_CS_fsm_state123),
        .I3(ap_CS_fsm_state124),
        .I4(ap_CS_fsm_state127),
        .I5(Q[1]),
        .O(ram_reg_i_376__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    ram_reg_i_377
       (.I0(ap_CS_fsm_state68),
        .I1(ap_CS_fsm_state69),
        .I2(ap_CS_fsm_state67),
        .I3(ap_CS_fsm_state66),
        .I4(ap_CS_fsm_state65),
        .O(ram_reg_i_377_n_222));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_377__0
       (.I0(ap_CS_fsm_state44),
        .I1(ap_CS_fsm_state46),
        .I2(ap_CS_fsm_state45),
        .O(ram_reg_i_377__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h00001101)) 
    ram_reg_i_378
       (.I0(ap_CS_fsm_state72),
        .I1(ap_CS_fsm_state71),
        .I2(ap_CS_fsm_state68),
        .I3(ap_CS_fsm_state69),
        .I4(ap_CS_fsm_state70),
        .O(ram_reg_i_378_n_222));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_378__0
       (.I0(ap_CS_fsm_state92),
        .I1(ap_CS_fsm_state91),
        .O(ram_reg_i_378__0_n_222));
  LUT5 #(
    .INIT(32'hFFFFFFD0)) 
    ram_reg_i_379
       (.I0(ram_reg_i_689__0_n_222),
        .I1(ram_reg_i_673__0_n_222),
        .I2(ram_reg_i_246__0_n_222),
        .I3(ram_reg_i_257__0_n_222),
        .I4(ap_CS_fsm_state51),
        .O(ram_reg_i_379_n_222));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ram_reg_i_379__0
       (.I0(ram_reg_i_492_n_222),
        .I1(ap_CS_fsm_state31),
        .I2(ap_CS_fsm_state30),
        .I3(ap_CS_fsm_state29),
        .I4(ap_CS_fsm_state28),
        .I5(ap_CS_fsm_state27),
        .O(ram_reg_i_379__0_n_222));
  LUT6 #(
    .INIT(64'h00000000FFFFA8AA)) 
    ram_reg_i_37__0
       (.I0(ram_reg_i_81__0_n_222),
        .I1(ram_reg_i_131__0_n_222),
        .I2(ram_reg_i_132__0_n_222),
        .I3(ram_reg_i_133__0_n_222),
        .I4(ram_reg_i_134_n_222),
        .I5(ram_reg),
        .O(\ap_CS_fsm_reg[88]_0 [10]));
  LUT6 #(
    .INIT(64'h00000000F4F4FFF4)) 
    ram_reg_i_38
       (.I0(ram_reg_i_135_n_222),
        .I1(ram_reg_i_70__0_n_222),
        .I2(ram_reg_i_136_n_222),
        .I3(ram_reg_i_81__0_n_222),
        .I4(ram_reg_i_137__0_n_222),
        .I5(p_0_in__0),
        .O(DIBDI[9]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h000E)) 
    ram_reg_i_380
       (.I0(ap_CS_fsm_state32),
        .I1(ap_CS_fsm_state31),
        .I2(ap_CS_fsm_state34),
        .I3(ap_CS_fsm_state33),
        .O(ram_reg_i_380_n_222));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    ram_reg_i_380__0
       (.I0(\ap_CS_fsm[121]_i_25_n_222 ),
        .I1(ap_CS_fsm_state11),
        .I2(ap_CS_fsm_state12),
        .I3(ram_reg_i_582__0_n_222),
        .I4(ram_reg_i_556_n_222),
        .I5(ram_reg_i_669__0_n_222),
        .O(ram_reg_i_380__0_n_222));
  LUT6 #(
    .INIT(64'hFF7F000000000000)) 
    ram_reg_i_381
       (.I0(ram_reg_i_163__0_n_222),
        .I1(ram_reg_i_617__0_n_222),
        .I2(ram_reg_i_162__0_n_222),
        .I3(ram_reg_i_599__0_n_222),
        .I4(ram_reg_i_280__0_n_222),
        .I5(ram_reg_i_692_n_222),
        .O(ram_reg_i_381_n_222));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    ram_reg_i_381__0
       (.I0(ram_reg_i_588_n_222),
        .I1(ap_CS_fsm_state30),
        .I2(ap_CS_fsm_state29),
        .I3(ap_CS_fsm_state28),
        .O(ram_reg_i_381__0_n_222));
  LUT6 #(
    .INIT(64'h0000000007070777)) 
    ram_reg_i_382
       (.I0(ram_reg_i_690__0_n_222),
        .I1(ram_reg_i_128__0_n_222),
        .I2(ram_reg_i_72__0_n_222),
        .I3(ram_reg_i_691_n_222),
        .I4(ram_reg_i_626_n_222),
        .I5(ram_reg_i_679__0_n_222),
        .O(ram_reg_i_382_n_222));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_382__0
       (.I0(ap_CS_fsm_state57),
        .I1(ap_CS_fsm_state56),
        .I2(ap_CS_fsm_state58),
        .O(ram_reg_i_382__0_n_222));
  LUT6 #(
    .INIT(64'h5F5D5F5F5F5D5F5D)) 
    ram_reg_i_383
       (.I0(ram_reg_i_313__0_n_222),
        .I1(ap_CS_fsm_state115),
        .I2(ap_CS_fsm_state117),
        .I3(ap_CS_fsm_state116),
        .I4(ap_CS_fsm_state114),
        .I5(ap_CS_fsm_state113),
        .O(ram_reg_i_383_n_222));
  LUT6 #(
    .INIT(64'h80808088AAAAAAAA)) 
    ram_reg_i_383__0
       (.I0(ram_reg_i_600_n_222),
        .I1(ram_reg_i_601_n_222),
        .I2(ram_reg_i_602__0_n_222),
        .I3(ram_reg_i_603_n_222),
        .I4(ram_reg_i_604__0_n_222),
        .I5(ram_reg_i_605__0_n_222),
        .O(ram_reg_i_383__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_384
       (.I0(ap_CS_fsm_state53),
        .I1(ap_CS_fsm_state54),
        .I2(ap_CS_fsm_state55),
        .O(ram_reg_i_384_n_222));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hCE)) 
    ram_reg_i_384__0
       (.I0(ap_CS_fsm_state124),
        .I1(ap_CS_fsm_state126),
        .I2(ap_CS_fsm_state125),
        .O(ram_reg_i_384__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0EFF)) 
    ram_reg_i_385
       (.I0(ap_CS_fsm_state49),
        .I1(ap_CS_fsm_state48),
        .I2(ap_CS_fsm_state50),
        .I3(ram_reg_i_606__0_n_222),
        .I4(ap_CS_fsm_state51),
        .I5(ap_CS_fsm_state52),
        .O(ram_reg_i_385_n_222));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    ram_reg_i_385__0
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state5),
        .I2(ap_CS_fsm_state6),
        .I3(ap_CS_fsm_state7),
        .I4(ap_CS_fsm_state8),
        .I5(ap_CS_fsm_state4),
        .O(ram_reg_i_385__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_386
       (.I0(ap_CS_fsm_state6),
        .I1(ap_CS_fsm_state7),
        .I2(ap_CS_fsm_state8),
        .I3(ap_CS_fsm_state9),
        .O(ram_reg_i_386_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7F77)) 
    ram_reg_i_386__0
       (.I0(ram_reg_i_767__0_n_222),
        .I1(ram_reg_i_607_n_222),
        .I2(ap_CS_fsm_state38),
        .I3(ram_reg_i_608_n_222),
        .I4(ap_CS_fsm_state39),
        .I5(ap_CS_fsm_state40),
        .O(ram_reg_i_386__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFAEAEAEAA)) 
    ram_reg_i_387
       (.I0(ram_reg_i_293__0_n_222),
        .I1(ram_reg_i_425__0_n_222),
        .I2(ram_reg_i_583__0_n_222),
        .I3(ap_CS_fsm_state13),
        .I4(ap_CS_fsm_state14),
        .I5(ram_reg_i_449__0_n_222),
        .O(ram_reg_i_387_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFF0E0E0E0C)) 
    ram_reg_i_387__0
       (.I0(ram_reg_i_609__0_n_222),
        .I1(ap_CS_fsm_state26),
        .I2(ram_reg_i_610_n_222),
        .I3(ram_reg_i_611__0_n_222),
        .I4(ap_CS_fsm_state23),
        .I5(ram_reg_i_612__0_n_222),
        .O(ram_reg_i_387__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'hFFFFFF0E)) 
    ram_reg_i_388
       (.I0(ap_CS_fsm_state33),
        .I1(ap_CS_fsm_state32),
        .I2(ap_CS_fsm_state34),
        .I3(ap_CS_fsm_state38),
        .I4(ap_CS_fsm_state35),
        .O(ram_reg_i_388_n_222));
  LUT6 #(
    .INIT(64'hFFFF00FFCEFF00FF)) 
    ram_reg_i_388__0
       (.I0(ap_CS_fsm_state73),
        .I1(ap_CS_fsm_state75),
        .I2(ap_CS_fsm_state74),
        .I3(ram_reg_i_586_n_222),
        .I4(ram_reg_i_683_n_222),
        .I5(ap_CS_fsm_state76),
        .O(ram_reg_i_388__0_n_222));
  LUT6 #(
    .INIT(64'h0001555555555555)) 
    ram_reg_i_389
       (.I0(ap_CS_fsm_state63),
        .I1(ap_CS_fsm_state56),
        .I2(ap_CS_fsm_state57),
        .I3(ap_CS_fsm_state58),
        .I4(ram_reg_i_560_n_222),
        .I5(ram_reg_i_490_n_222),
        .O(ram_reg_i_389_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    ram_reg_i_389__0
       (.I0(ap_CS_fsm_state43),
        .I1(ap_CS_fsm_state42),
        .I2(ap_CS_fsm_state45),
        .I3(ap_CS_fsm_state46),
        .I4(ap_CS_fsm_state41),
        .I5(ram_reg_i_613__0_n_222),
        .O(ram_reg_i_389__0_n_222));
  LUT6 #(
    .INIT(64'h00000000F4F4FFF4)) 
    ram_reg_i_38__0
       (.I0(ram_reg_i_135_n_222),
        .I1(ram_reg_i_70__0_n_222),
        .I2(ram_reg_i_136_n_222),
        .I3(ram_reg_i_81__0_n_222),
        .I4(ram_reg_i_137__0_n_222),
        .I5(ram_reg),
        .O(\ap_CS_fsm_reg[88]_0 [9]));
  LUT6 #(
    .INIT(64'h00000000EEEAEAEA)) 
    ram_reg_i_39
       (.I0(ram_reg_i_138_n_222),
        .I1(ram_reg_i_81__0_n_222),
        .I2(ram_reg_i_139__0_n_222),
        .I3(ram_reg_i_84_n_222),
        .I4(ram_reg_i_140_n_222),
        .I5(p_0_in__0),
        .O(DIBDI[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF04FF)) 
    ram_reg_i_390
       (.I0(ap_CS_fsm_state55),
        .I1(ap_CS_fsm_state53),
        .I2(ap_CS_fsm_state54),
        .I3(ram_reg_i_560_n_222),
        .I4(ap_CS_fsm_state57),
        .I5(ap_CS_fsm_state56),
        .O(ram_reg_i_390_n_222));
  LUT6 #(
    .INIT(64'h8888888800800000)) 
    ram_reg_i_390__0
       (.I0(ram_reg_i_180_n_222),
        .I1(ram_reg_i_242__0_n_222),
        .I2(ram_reg_i_692_n_222),
        .I3(ap_CS_fsm_state66),
        .I4(ap_CS_fsm_state65),
        .I5(ap_CS_fsm_state70),
        .O(ram_reg_i_390__0_n_222));
  LUT6 #(
    .INIT(64'hFBFFFBFBFBFBFBFB)) 
    ram_reg_i_391
       (.I0(ram_reg_i_347__0_n_222),
        .I1(ram_reg_i_444_n_222),
        .I2(ram_reg_i_468_n_222),
        .I3(ram_reg_i_308_n_222),
        .I4(ram_reg_i_522__0_n_222),
        .I5(ram_reg_i_693__0_n_222),
        .O(ram_reg_i_391_n_222));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h00100011)) 
    ram_reg_i_391__0
       (.I0(ap_CS_fsm_state94),
        .I1(ap_CS_fsm_state97),
        .I2(ap_CS_fsm_state92),
        .I3(ap_CS_fsm_state93),
        .I4(ap_CS_fsm_state91),
        .O(ram_reg_i_391__0_n_222));
  LUT6 #(
    .INIT(64'h00007F0000007F7F)) 
    ram_reg_i_392
       (.I0(ap_CS_fsm_state28),
        .I1(ram_reg_i_694__0_n_222),
        .I2(ram_reg_i_588_n_222),
        .I3(ap_CS_fsm_state35),
        .I4(ap_CS_fsm_state36),
        .I5(ap_CS_fsm_state34),
        .O(ram_reg_i_392_n_222));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'hFFFFEEFE)) 
    ram_reg_i_392__0
       (.I0(ap_CS_fsm_state90),
        .I1(ap_CS_fsm_state92),
        .I2(ap_CS_fsm_state87),
        .I3(ap_CS_fsm_state88),
        .I4(ap_CS_fsm_state89),
        .O(ram_reg_i_392__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFE)) 
    ram_reg_i_393
       (.I0(ap_CS_fsm_state80),
        .I1(ap_CS_fsm_state79),
        .I2(ap_CS_fsm_state77),
        .I3(ap_CS_fsm_state78),
        .I4(ap_CS_fsm_state84),
        .I5(ap_CS_fsm_state82),
        .O(ram_reg_i_393_n_222));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_393__0
       (.I0(ap_CS_fsm_state35),
        .I1(ap_CS_fsm_state36),
        .I2(ap_CS_fsm_state34),
        .I3(ap_CS_fsm_state32),
        .I4(ap_CS_fsm_state33),
        .O(ram_reg_i_393__0_n_222));
  LUT6 #(
    .INIT(64'hF1F1F100F1F1F1F1)) 
    ram_reg_i_394
       (.I0(ram_reg_i_207_n_222),
        .I1(ram_reg_i_695_n_222),
        .I2(ram_reg_i_696_n_222),
        .I3(ram_reg_i_697__0_n_222),
        .I4(ram_reg_i_432__0_n_222),
        .I5(ram_reg_i_284__0_n_222),
        .O(ram_reg_i_394_n_222));
  LUT6 #(
    .INIT(64'h00000000AAAAFFAE)) 
    ram_reg_i_394__0
       (.I0(ram_reg_i_614__0_n_222),
        .I1(ram_reg_i_615_n_222),
        .I2(ram_reg_i_616_n_222),
        .I3(ram_reg_i_617_n_222),
        .I4(ram_reg_i_618__0_n_222),
        .I5(ram_reg_i_619__0_n_222),
        .O(ram_reg_i_394__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFEEEFEEEEEEEE)) 
    ram_reg_i_395
       (.I0(ram_reg_i_698__0_n_222),
        .I1(ram_reg_i_699_n_222),
        .I2(ram_reg_i_454__0_n_222),
        .I3(ap_CS_fsm_state98),
        .I4(ram_reg_i_626_n_222),
        .I5(ram_reg_i_72__0_n_222),
        .O(ram_reg_i_395_n_222));
  LUT6 #(
    .INIT(64'hFFF0FFF0FFFFFFF2)) 
    ram_reg_i_395__0
       (.I0(ap_CS_fsm_state72),
        .I1(ap_CS_fsm_state73),
        .I2(ap_CS_fsm_state78),
        .I3(ap_CS_fsm_state76),
        .I4(ap_CS_fsm_state74),
        .I5(ap_CS_fsm_state75),
        .O(ram_reg_i_395__0_n_222));
  LUT6 #(
    .INIT(64'hF0FFF0FFFFFFF2FF)) 
    ram_reg_i_396
       (.I0(ap_CS_fsm_state81),
        .I1(ap_CS_fsm_state82),
        .I2(ap_CS_fsm_state85),
        .I3(ram_reg_i_233__0_n_222),
        .I4(ap_CS_fsm_state83),
        .I5(ap_CS_fsm_state84),
        .O(ram_reg_i_396_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_396__0
       (.I0(ap_CS_fsm_state98),
        .I1(ap_CS_fsm_state99),
        .O(ram_reg_i_396__0_n_222));
  LUT6 #(
    .INIT(64'hC000C0C0CC4CCCCC)) 
    ram_reg_i_397
       (.I0(ram_reg_i_244__0_n_222),
        .I1(ram_reg_i_245_n_222),
        .I2(ram_reg_i_246__0_n_222),
        .I3(ap_CS_fsm_state45),
        .I4(ram_reg_i_633_n_222),
        .I5(ram_reg_i_595_n_222),
        .O(ram_reg_i_397_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFF1110FFFF)) 
    ram_reg_i_397__0
       (.I0(ap_CS_fsm_state57),
        .I1(ap_CS_fsm_state56),
        .I2(ap_CS_fsm_state54),
        .I3(ap_CS_fsm_state55),
        .I4(ram_reg_i_560_n_222),
        .I5(ap_CS_fsm_state58),
        .O(ram_reg_i_397__0_n_222));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0FFF0F8)) 
    ram_reg_i_398
       (.I0(ap_CS_fsm_state46),
        .I1(\ap_CS_fsm[121]_i_13_n_222 ),
        .I2(ram_reg_i_620_n_222),
        .I3(ap_CS_fsm_state50),
        .I4(ap_CS_fsm_state49),
        .I5(ap_CS_fsm_state51),
        .O(ram_reg_i_398_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    ram_reg_i_398__0
       (.I0(ram_reg_i_528_n_222),
        .I1(ram_reg_i_239_n_222),
        .I2(ram_reg_i_700__0_n_222),
        .I3(ram_reg_i_701_n_222),
        .I4(ram_reg_i_607__0_n_222),
        .I5(ram_reg_i_667__0_n_222),
        .O(ram_reg_i_398__0_n_222));
  LUT6 #(
    .INIT(64'h000000000000DD0D)) 
    ram_reg_i_399
       (.I0(ram_reg_i_72__0_n_222),
        .I1(ram_reg_i_396__0_n_222),
        .I2(ram_reg_i_236__0_n_222),
        .I3(ram_reg_i_125__0_n_222),
        .I4(ram_reg_i_702_n_222),
        .I5(ram_reg_i_703_n_222),
        .O(ram_reg_i_399_n_222));
  LUT6 #(
    .INIT(64'hDFDDDFDDDFDDDDDD)) 
    ram_reg_i_399__0
       (.I0(ram_reg_i_773__0_n_222),
        .I1(ap_CS_fsm_state43),
        .I2(ram_reg_i_218__0_n_222),
        .I3(ram_reg_i_621__0_n_222),
        .I4(ram_reg_i_622__0_n_222),
        .I5(ram_reg_i_623_n_222),
        .O(ram_reg_i_399__0_n_222));
  LUT6 #(
    .INIT(64'h00000000EEEAEAEA)) 
    ram_reg_i_39__0
       (.I0(ram_reg_i_138_n_222),
        .I1(ram_reg_i_81__0_n_222),
        .I2(ram_reg_i_139__0_n_222),
        .I3(ram_reg_i_84_n_222),
        .I4(ram_reg_i_140_n_222),
        .I5(ram_reg),
        .O(\ap_CS_fsm_reg[88]_0 [8]));
  LUT6 #(
    .INIT(64'h00000000FFFF00F2)) 
    ram_reg_i_39__1
       (.I0(ram_reg_i_110__0_n_222),
        .I1(ram_reg_i_111_n_222),
        .I2(ram_reg_i_112__0_n_222),
        .I3(ram_reg_i_113_n_222),
        .I4(ram_reg_i_114_n_222),
        .I5(p_0_in__0_1),
        .O(empty_n_reg[9]));
  LUT6 #(
    .INIT(64'h00000000FFFF00F2)) 
    ram_reg_i_39__2
       (.I0(ram_reg_i_110__0_n_222),
        .I1(ram_reg_i_111_n_222),
        .I2(ram_reg_i_112__0_n_222),
        .I3(ram_reg_i_113_n_222),
        .I4(ram_reg_i_114_n_222),
        .I5(ram_reg_0),
        .O(\tptr_reg[0]_0 [9]));
  LUT5 #(
    .INIT(32'h7777F077)) 
    ram_reg_i_3__2
       (.I0(ram_reg_i_50_n_222),
        .I1(ram_reg_i_51_n_222),
        .I2(i_2_reg_814_pp0_iter3_reg[2]),
        .I3(twid_rom_M_imag_V_t_empty_n),
        .I4(tptr_2),
        .O(\i_2_reg_814_pp0_iter3_reg_reg[7]_1 [2]));
  LUT5 #(
    .INIT(32'hF0777777)) 
    ram_reg_i_3__3
       (.I0(ram_reg_i_50_n_222),
        .I1(ram_reg_i_51_n_222),
        .I2(i_2_reg_814_pp0_iter3_reg[2]),
        .I3(tptr_2),
        .I4(twid_rom_M_imag_V_t_empty_n),
        .O(\i_2_reg_814_pp0_iter3_reg_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'h7777F077)) 
    ram_reg_i_3__4
       (.I0(ram_reg_i_50_n_222),
        .I1(ram_reg_i_51_n_222),
        .I2(i_2_reg_814_pp0_iter3_reg[2]),
        .I3(twid_rom_M_real_V_t_empty_n),
        .I4(tptr),
        .O(\i_2_reg_814_pp0_iter3_reg_reg[7] [2]));
  LUT5 #(
    .INIT(32'hF0777777)) 
    ram_reg_i_3__5
       (.I0(ram_reg_i_50_n_222),
        .I1(ram_reg_i_51_n_222),
        .I2(i_2_reg_814_pp0_iter3_reg[2]),
        .I3(tptr),
        .I4(twid_rom_M_real_V_t_empty_n),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'h00000000FEEEFEFE)) 
    ram_reg_i_40
       (.I0(ram_reg_i_141__0_n_222),
        .I1(ram_reg_i_142_n_222),
        .I2(ram_reg_i_81__0_n_222),
        .I3(ram_reg_i_143__0_n_222),
        .I4(ram_reg_i_144__0_n_222),
        .I5(p_0_in__0),
        .O(DIBDI[7]));
  LUT6 #(
    .INIT(64'h7FFF7FFF7FFF7F7F)) 
    ram_reg_i_400
       (.I0(\ap_CS_fsm[121]_i_13_n_222 ),
        .I1(ram_reg_i_503_n_222),
        .I2(ram_reg_i_501_n_222),
        .I3(ap_CS_fsm_state43),
        .I4(ap_CS_fsm_state41),
        .I5(ap_CS_fsm_state42),
        .O(ram_reg_i_400_n_222));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_400__0
       (.I0(ap_CS_fsm_state44),
        .I1(ap_CS_fsm_state43),
        .I2(ap_CS_fsm_state45),
        .O(ram_reg_i_400__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_401
       (.I0(ap_CS_fsm_state61),
        .I1(ap_CS_fsm_state62),
        .I2(ap_CS_fsm_state63),
        .I3(ap_CS_fsm_state64),
        .O(ram_reg_i_401_n_222));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_401__0
       (.I0(ap_CS_fsm_state53),
        .I1(ap_CS_fsm_state52),
        .I2(ap_CS_fsm_state54),
        .O(ram_reg_i_401__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_402
       (.I0(ap_CS_fsm_state77),
        .I1(ap_CS_fsm_state78),
        .I2(ap_CS_fsm_state79),
        .I3(\ap_CS_fsm[121]_i_5_n_222 ),
        .I4(\ap_CS_fsm[121]_i_11_n_222 ),
        .O(ram_reg_i_402_n_222));
  LUT6 #(
    .INIT(64'h000000000000000E)) 
    ram_reg_i_402__0
       (.I0(ap_CS_fsm_state46),
        .I1(ap_CS_fsm_state47),
        .I2(ap_CS_fsm_state50),
        .I3(ap_CS_fsm_state49),
        .I4(ap_CS_fsm_state51),
        .I5(ap_CS_fsm_state48),
        .O(ram_reg_i_402__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_403
       (.I0(ap_CS_fsm_state91),
        .I1(ap_CS_fsm_state90),
        .O(ram_reg_i_403_n_222));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_403__0
       (.I0(ap_CS_fsm_state78),
        .I1(ap_CS_fsm_state79),
        .I2(ap_CS_fsm_state80),
        .O(ram_reg_i_403__0_n_222));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_404
       (.I0(ap_CS_fsm_state74),
        .I1(ap_CS_fsm_state75),
        .I2(ap_CS_fsm_state77),
        .I3(ap_CS_fsm_state76),
        .O(ram_reg_i_404_n_222));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_404__0
       (.I0(ap_CS_fsm_state108),
        .I1(ap_CS_fsm_state110),
        .O(ram_reg_i_404__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_405
       (.I0(ap_CS_fsm_state69),
        .I1(ap_CS_fsm_state70),
        .I2(ap_CS_fsm_state68),
        .O(ram_reg_i_405_n_222));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_405__0
       (.I0(ap_CS_fsm_state105),
        .I1(ap_CS_fsm_state107),
        .O(ram_reg_i_405__0_n_222));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_406
       (.I0(ap_CS_fsm_state20),
        .I1(ap_CS_fsm_state19),
        .O(ram_reg_i_406_n_222));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_406__0
       (.I0(ap_CS_fsm_state33),
        .I1(ap_CS_fsm_state65),
        .I2(ap_CS_fsm_state5),
        .I3(ap_CS_fsm_state61),
        .I4(ram_reg_i_624__0_n_222),
        .O(ram_reg_i_406__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h77777775)) 
    ram_reg_i_407
       (.I0(ram_reg_i_313__0_n_222),
        .I1(ap_CS_fsm_state117),
        .I2(ap_CS_fsm_state116),
        .I3(ap_CS_fsm_state115),
        .I4(ap_CS_fsm_state114),
        .O(ram_reg_i_407_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
    ram_reg_i_407__0
       (.I0(ram_reg_i_625__0_n_222),
        .I1(ram_reg_i_343__0_n_222),
        .I2(ap_CS_fsm_state79),
        .I3(ap_CS_fsm_state78),
        .I4(ram_reg_i_626__0_n_222),
        .I5(ram_reg_i_627__0_n_222),
        .O(ram_reg_i_407__0_n_222));
  LUT6 #(
    .INIT(64'hFFA8000000000000)) 
    ram_reg_i_408
       (.I0(ram_reg_i_279__0_n_222),
        .I1(ram_reg_i_704_n_222),
        .I2(ap_CS_fsm_state90),
        .I3(ram_reg_i_705_n_222),
        .I4(ram_reg_i_706_n_222),
        .I5(ram_reg_i_55__0_n_222),
        .O(ram_reg_i_408_n_222));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_408__0
       (.I0(ap_CS_fsm_state66),
        .I1(ap_CS_fsm_state67),
        .O(ram_reg_i_408__0_n_222));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFEFEFE)) 
    ram_reg_i_409
       (.I0(ap_CS_fsm_state82),
        .I1(ap_CS_fsm_state83),
        .I2(ap_CS_fsm_state85),
        .I3(ram_reg_i_608__0_n_222),
        .I4(ap_CS_fsm_state78),
        .I5(ap_CS_fsm_state79),
        .O(ram_reg_i_409_n_222));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    ram_reg_i_409__0
       (.I0(ap_CS_fsm_state110),
        .I1(ap_CS_fsm_state109),
        .I2(ap_CS_fsm_state111),
        .I3(ram_reg_i_268__0_n_222),
        .I4(ram_reg_i_267_n_222),
        .O(ram_reg_i_409__0_n_222));
  LUT6 #(
    .INIT(64'h00000000FEEEFEFE)) 
    ram_reg_i_40__0
       (.I0(ram_reg_i_141__0_n_222),
        .I1(ram_reg_i_142_n_222),
        .I2(ram_reg_i_81__0_n_222),
        .I3(ram_reg_i_143__0_n_222),
        .I4(ram_reg_i_144__0_n_222),
        .I5(ram_reg),
        .O(\ap_CS_fsm_reg[88]_0 [7]));
  LUT6 #(
    .INIT(64'h00000000FD550000)) 
    ram_reg_i_40__1
       (.I0(ram_reg_i_115_n_222),
        .I1(ram_reg_i_116_n_222),
        .I2(ram_reg_i_117__0_n_222),
        .I3(ram_reg_i_118__0_n_222),
        .I4(ram_reg_i_63_n_222),
        .I5(p_0_in__0_1),
        .O(empty_n_reg[8]));
  LUT6 #(
    .INIT(64'h00000000FD550000)) 
    ram_reg_i_40__2
       (.I0(ram_reg_i_115_n_222),
        .I1(ram_reg_i_116_n_222),
        .I2(ram_reg_i_117__0_n_222),
        .I3(ram_reg_i_118__0_n_222),
        .I4(ram_reg_i_63_n_222),
        .I5(ram_reg_0),
        .O(\tptr_reg[0]_0 [8]));
  LUT6 #(
    .INIT(64'h0000000011105555)) 
    ram_reg_i_41
       (.I0(ram_reg_i_119_n_222),
        .I1(ram_reg_i_120__0_n_222),
        .I2(ram_reg_i_121_n_222),
        .I3(ram_reg_i_122__0_n_222),
        .I4(ram_reg_i_123_n_222),
        .I5(p_0_in__0_1),
        .O(empty_n_reg[7]));
  LUT5 #(
    .INIT(32'h00000155)) 
    ram_reg_i_410
       (.I0(ram_reg_i_625_n_222),
        .I1(ap_CS_fsm_state104),
        .I2(ap_CS_fsm_state105),
        .I3(ram_reg_i_707__0_n_222),
        .I4(ram_reg_i_55__0_n_222),
        .O(ram_reg_i_410_n_222));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEFEFEFF)) 
    ram_reg_i_410__0
       (.I0(ap_CS_fsm_state67),
        .I1(ap_CS_fsm_state66),
        .I2(ap_CS_fsm_state65),
        .I3(ap_CS_fsm_state64),
        .I4(ap_CS_fsm_state63),
        .I5(ram_reg_i_447__0_n_222),
        .O(ram_reg_i_410__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555554)) 
    ram_reg_i_411
       (.I0(ram_reg_i_628_n_222),
        .I1(ram_reg_i_629_n_222),
        .I2(ap_CS_fsm_state47),
        .I3(ap_CS_fsm_state44),
        .I4(ram_reg_i_630__0_n_222),
        .I5(ram_reg_i_631_n_222),
        .O(ram_reg_i_411_n_222));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hFFFFFF20)) 
    ram_reg_i_411__0
       (.I0(ram_reg_i_293_n_222),
        .I1(ap_CS_fsm_state97),
        .I2(ap_CS_fsm_state93),
        .I3(ap_CS_fsm_state99),
        .I4(ap_CS_fsm_state98),
        .O(ram_reg_i_411__0_n_222));
  LUT6 #(
    .INIT(64'h0000000000FFF8FF)) 
    ram_reg_i_412
       (.I0(ram_reg_i_336_n_222),
        .I1(ap_CS_fsm_state101),
        .I2(ap_CS_fsm_state104),
        .I3(ram_reg_i_708_n_222),
        .I4(ap_CS_fsm_state105),
        .I5(ap_CS_fsm_state108),
        .O(ram_reg_i_412_n_222));
  LUT6 #(
    .INIT(64'hEFCFEFCFFFCFEFCF)) 
    ram_reg_i_412__0
       (.I0(ap_CS_fsm_state57),
        .I1(ap_CS_fsm_state60),
        .I2(ram_reg_i_561_n_222),
        .I3(ram_reg_i_163__0_n_222),
        .I4(ap_CS_fsm_state55),
        .I5(ap_CS_fsm_state56),
        .O(ram_reg_i_412__0_n_222));
  LUT6 #(
    .INIT(64'hFFFF00EFFFFFFFFF)) 
    ram_reg_i_413
       (.I0(ap_CS_fsm_state86),
        .I1(ap_CS_fsm_state85),
        .I2(ap_CS_fsm_state84),
        .I3(ap_CS_fsm_state87),
        .I4(ap_CS_fsm_state88),
        .I5(ram_reg_i_234__0_n_222),
        .O(ram_reg_i_413_n_222));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    ram_reg_i_413__0
       (.I0(ap_CS_fsm_state81),
        .I1(ap_CS_fsm_state80),
        .I2(ap_CS_fsm_state69),
        .I3(ap_CS_fsm_state68),
        .I4(ram_reg_i_169_n_222),
        .O(ram_reg_i_413__0_n_222));
  LUT6 #(
    .INIT(64'hAA8AAA8AAA8A0000)) 
    ram_reg_i_414
       (.I0(ram_reg_i_283_n_222),
        .I1(ram_reg_i_247_n_222),
        .I2(ram_reg_i_90__0_n_222),
        .I3(ram_reg_i_709_n_222),
        .I4(ram_reg_i_710__0_n_222),
        .I5(ram_reg_i_696_n_222),
        .O(ram_reg_i_414_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF2)) 
    ram_reg_i_414__0
       (.I0(ap_CS_fsm_state84),
        .I1(ap_CS_fsm_state85),
        .I2(ap_CS_fsm_state86),
        .I3(ap_CS_fsm_state92),
        .I4(ap_CS_fsm_state90),
        .I5(ram_reg_i_632__0_n_222),
        .O(ram_reg_i_414__0_n_222));
  LUT6 #(
    .INIT(64'h0000000100010001)) 
    ram_reg_i_415
       (.I0(ram_reg_i_652_n_222),
        .I1(ram_reg_i_369__0_n_222),
        .I2(ram_reg_i_445__0_n_222),
        .I3(ram_reg_i_711__0_n_222),
        .I4(ram_reg_i_606_n_222),
        .I5(ram_reg_i_289_n_222),
        .O(ram_reg_i_415_n_222));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hFEFEFEFF)) 
    ram_reg_i_415__0
       (.I0(ap_CS_fsm_state68),
        .I1(ap_CS_fsm_state65),
        .I2(ap_CS_fsm_state69),
        .I3(ram_reg_i_633__0_n_222),
        .I4(ap_CS_fsm_state64),
        .O(ram_reg_i_415__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFD0)) 
    ram_reg_i_416
       (.I0(ram_reg_i_636_n_222),
        .I1(ram_reg_i_712__0_n_222),
        .I2(ram_reg_i_304__0_n_222),
        .I3(ap_CS_fsm_state81),
        .I4(ram_reg_i_713__0_n_222),
        .I5(ram_reg_i_607__0_n_222),
        .O(ram_reg_i_416_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    ram_reg_i_416__0
       (.I0(\ap_CS_fsm[121]_i_13_n_222 ),
        .I1(ap_CS_fsm_state46),
        .I2(ram_reg_i_634_n_222),
        .I3(ram_reg_i_780_n_222),
        .I4(ap_CS_fsm_state49),
        .I5(ap_CS_fsm_state51),
        .O(ram_reg_i_416__0_n_222));
  LUT6 #(
    .INIT(64'hCCDDCCDFCCDDCCDD)) 
    ram_reg_i_417
       (.I0(ram_reg_i_635__0_n_222),
        .I1(ram_reg_i_636__0_n_222),
        .I2(ram_reg_i_637__0_n_222),
        .I3(ap_CS_fsm_state40),
        .I4(ap_CS_fsm_state37),
        .I5(ram_reg_i_638_n_222),
        .O(ram_reg_i_417_n_222));
  LUT6 #(
    .INIT(64'h0E0E000E0E0E0E0E)) 
    ram_reg_i_417__0
       (.I0(ap_CS_fsm_state27),
        .I1(ram_reg_i_492_n_222),
        .I2(ram_reg_i_261__0_n_222),
        .I3(ram_reg_i_556_n_222),
        .I4(ap_CS_fsm_state16),
        .I5(ram_reg_i_262_n_222),
        .O(ram_reg_i_417__0_n_222));
  LUT6 #(
    .INIT(64'h88888808AAAAAAAA)) 
    ram_reg_i_418
       (.I0(ram_reg_i_714_n_222),
        .I1(ram_reg_i_656_n_222),
        .I2(ap_CS_fsm_state88),
        .I3(ap_CS_fsm_state90),
        .I4(ap_CS_fsm_state89),
        .I5(ram_reg_i_127_n_222),
        .O(ram_reg_i_418_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    ram_reg_i_418__0
       (.I0(ap_CS_fsm_state43),
        .I1(ap_CS_fsm_state42),
        .I2(ap_CS_fsm_state47),
        .I3(ap_CS_fsm_state48),
        .I4(ap_CS_fsm_state45),
        .I5(ap_CS_fsm_state44),
        .O(ram_reg_i_418__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF1)) 
    ram_reg_i_419
       (.I0(ram_reg_i_634_n_222),
        .I1(ram_reg_i_444_n_222),
        .I2(ap_CS_fsm_state64),
        .I3(ap_CS_fsm_state62),
        .I4(ap_CS_fsm_state60),
        .I5(ap_CS_fsm_state59),
        .O(ram_reg_i_419_n_222));
  LUT6 #(
    .INIT(64'h000000000000E000)) 
    ram_reg_i_419__0
       (.I0(ap_CS_fsm_state118),
        .I1(ap_CS_fsm_state119),
        .I2(ram_reg_i_287__0_n_222),
        .I3(ram_reg_i_71__0_n_222),
        .I4(ap_CS_fsm_state121),
        .I5(ap_CS_fsm_state120),
        .O(ram_reg_i_419__0_n_222));
  LUT6 #(
    .INIT(64'h0000000011105555)) 
    ram_reg_i_41__0
       (.I0(ram_reg_i_119_n_222),
        .I1(ram_reg_i_120__0_n_222),
        .I2(ram_reg_i_121_n_222),
        .I3(ram_reg_i_122__0_n_222),
        .I4(ram_reg_i_123_n_222),
        .I5(ram_reg_0),
        .O(\tptr_reg[0]_0 [7]));
  LUT6 #(
    .INIT(64'h0000000054545554)) 
    ram_reg_i_41__1
       (.I0(ram_reg_i_145_n_222),
        .I1(ram_reg_i_146__0_n_222),
        .I2(ram_reg_i_147_n_222),
        .I3(ram_reg_i_84_n_222),
        .I4(ram_reg_i_148__0_n_222),
        .I5(p_0_in__0),
        .O(DIBDI[6]));
  LUT6 #(
    .INIT(64'h0000000054545554)) 
    ram_reg_i_41__2
       (.I0(ram_reg_i_145_n_222),
        .I1(ram_reg_i_146__0_n_222),
        .I2(ram_reg_i_147_n_222),
        .I3(ram_reg_i_84_n_222),
        .I4(ram_reg_i_148__0_n_222),
        .I5(ram_reg),
        .O(\ap_CS_fsm_reg[88]_0 [6]));
  LUT6 #(
    .INIT(64'h0000000055551110)) 
    ram_reg_i_42
       (.I0(ram_reg_i_124__0_n_222),
        .I1(ram_reg_i_125_n_222),
        .I2(ram_reg_i_126_n_222),
        .I3(ram_reg_i_127__0_n_222),
        .I4(ram_reg_i_128_n_222),
        .I5(p_0_in__0_1),
        .O(empty_n_reg[6]));
  LUT6 #(
    .INIT(64'h55555555FD55FDFD)) 
    ram_reg_i_420
       (.I0(ram_reg_i_289_n_222),
        .I1(ram_reg_i_715_n_222),
        .I2(ap_CS_fsm_state36),
        .I3(ram_reg_i_393__0_n_222),
        .I4(ap_CS_fsm_state31),
        .I5(ram_reg_i_646__0_n_222),
        .O(ram_reg_i_420_n_222));
  LUT6 #(
    .INIT(64'hFFFFE0FFFFFFFFFF)) 
    ram_reg_i_420__0
       (.I0(ap_CS_fsm_state66),
        .I1(ap_CS_fsm_state67),
        .I2(ram_reg_i_682__0_n_222),
        .I3(ram_reg_i_515_n_222),
        .I4(ap_CS_fsm_state78),
        .I5(ram_reg_i_179__0_n_222),
        .O(ram_reg_i_420__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    ram_reg_i_421
       (.I0(ram_reg_i_716__0_n_222),
        .I1(ram_reg_i_469__0_n_222),
        .I2(ap_CS_fsm_state50),
        .I3(ram_reg_i_687_n_222),
        .I4(ram_reg_i_348_n_222),
        .I5(ap_CS_fsm_state48),
        .O(ram_reg_i_421_n_222));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_421__0
       (.I0(ap_CS_fsm_state19),
        .I1(ap_CS_fsm_state18),
        .I2(ap_CS_fsm_state23),
        .I3(ap_CS_fsm_state22),
        .O(ram_reg_i_421__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFD0)) 
    ram_reg_i_422
       (.I0(ram_reg_i_717_n_222),
        .I1(ram_reg_i_226__0_n_222),
        .I2(ram_reg_i_304__0_n_222),
        .I3(ram_reg_i_609_n_222),
        .I4(ram_reg_i_718_n_222),
        .I5(ram_reg_i_362__0_n_222),
        .O(ram_reg_i_422_n_222));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_422__0
       (.I0(ap_CS_fsm_state74),
        .I1(ap_CS_fsm_state75),
        .I2(ap_CS_fsm_state70),
        .I3(ap_CS_fsm_state71),
        .O(ram_reg_i_422__0_n_222));
  LUT6 #(
    .INIT(64'h00000000FFFF0F02)) 
    ram_reg_i_423
       (.I0(ram_reg_i_375__0_n_222),
        .I1(ap_CS_fsm_state61),
        .I2(ap_CS_fsm_state63),
        .I3(ap_CS_fsm_state62),
        .I4(ram_reg_i_719__0_n_222),
        .I5(ram_reg_i_584_n_222),
        .O(ram_reg_i_423_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_423__0
       (.I0(ap_CS_fsm_state87),
        .I1(ap_CS_fsm_state88),
        .I2(ap_CS_fsm_state89),
        .I3(ap_CS_fsm_state31),
        .I4(ap_CS_fsm_state57),
        .I5(ap_CS_fsm_state77),
        .O(ram_reg_i_423__0_n_222));
  LUT6 #(
    .INIT(64'h000000000000000E)) 
    ram_reg_i_424
       (.I0(ap_CS_fsm_state23),
        .I1(ap_CS_fsm_state22),
        .I2(ap_CS_fsm_state24),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(ap_CS_fsm_state27),
        .O(ram_reg_i_424_n_222));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_424__0
       (.I0(ap_CS_fsm_state66),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state61),
        .I3(ap_CS_fsm_state15),
        .O(ram_reg_i_424__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    ram_reg_i_425
       (.I0(ram_reg_i_639_n_222),
        .I1(ram_reg_i_608_n_222),
        .I2(ram_reg_i_427__0_n_222),
        .I3(ap_CS_fsm_state58),
        .I4(ap_CS_fsm_state60),
        .I5(ram_reg_i_640_n_222),
        .O(ram_reg_i_425_n_222));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_425__0
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(ap_CS_fsm_state21),
        .I3(ap_CS_fsm_state19),
        .I4(ap_CS_fsm_state20),
        .I5(ram_reg_i_224__0_n_222),
        .O(ram_reg_i_425__0_n_222));
  LUT6 #(
    .INIT(64'h0001000100010000)) 
    ram_reg_i_426
       (.I0(ap_CS_fsm_state13),
        .I1(ap_CS_fsm_state12),
        .I2(ap_CS_fsm_state15),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state10),
        .I5(ap_CS_fsm_state11),
        .O(ram_reg_i_426_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    ram_reg_i_426__0
       (.I0(ram_reg_i_374_n_222),
        .I1(ap_CS_fsm_state50),
        .I2(ap_CS_fsm_state54),
        .I3(ram_reg_i_641_n_222),
        .I4(ap_CS_fsm_state47),
        .I5(ap_CS_fsm_state49),
        .O(ram_reg_i_426__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_427
       (.I0(ap_CS_fsm_state18),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state16),
        .O(ram_reg_i_427_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_427__0
       (.I0(ap_CS_fsm_state98),
        .I1(ap_CS_fsm_state97),
        .O(ram_reg_i_427__0_n_222));
  LUT6 #(
    .INIT(64'h0031000000310031)) 
    ram_reg_i_428
       (.I0(ap_CS_fsm_state88),
        .I1(ap_CS_fsm_state90),
        .I2(ap_CS_fsm_state89),
        .I3(ram_reg_i_68__0_n_222),
        .I4(ram_reg_i_177_n_222),
        .I5(ap_CS_fsm_state82),
        .O(ram_reg_i_428_n_222));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hCE)) 
    ram_reg_i_428__0
       (.I0(ap_CS_fsm_state91),
        .I1(ap_CS_fsm_state93),
        .I2(ap_CS_fsm_state92),
        .O(ram_reg_i_428__0_n_222));
  LUT6 #(
    .INIT(64'h00000000CCCCCFCD)) 
    ram_reg_i_429
       (.I0(ap_CS_fsm_state95),
        .I1(ap_CS_fsm_state99),
        .I2(ap_CS_fsm_state97),
        .I3(ap_CS_fsm_state96),
        .I4(ap_CS_fsm_state98),
        .I5(ram_reg_i_481_n_222),
        .O(ram_reg_i_429_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    ram_reg_i_429__0
       (.I0(ap_CS_fsm_state64),
        .I1(ap_CS_fsm_state65),
        .I2(ram_reg_i_353_n_222),
        .I3(ap_CS_fsm_state68),
        .I4(ap_CS_fsm_state69),
        .I5(ap_CS_fsm_state67),
        .O(ram_reg_i_429__0_n_222));
  LUT6 #(
    .INIT(64'h0000000055551110)) 
    ram_reg_i_42__0
       (.I0(ram_reg_i_124__0_n_222),
        .I1(ram_reg_i_125_n_222),
        .I2(ram_reg_i_126_n_222),
        .I3(ram_reg_i_127__0_n_222),
        .I4(ram_reg_i_128_n_222),
        .I5(ram_reg_0),
        .O(\tptr_reg[0]_0 [6]));
  LUT6 #(
    .INIT(64'h00000000EEEAEEEE)) 
    ram_reg_i_42__1
       (.I0(ram_reg_i_149__0_n_222),
        .I1(ram_reg_i_81__0_n_222),
        .I2(ram_reg_i_150_n_222),
        .I3(ram_reg_i_151__0_n_222),
        .I4(ram_reg_i_152__0_n_222),
        .I5(p_0_in__0),
        .O(DIBDI[5]));
  LUT6 #(
    .INIT(64'h00000000EEEAEEEE)) 
    ram_reg_i_42__2
       (.I0(ram_reg_i_149__0_n_222),
        .I1(ram_reg_i_81__0_n_222),
        .I2(ram_reg_i_150_n_222),
        .I3(ram_reg_i_151__0_n_222),
        .I4(ram_reg_i_152__0_n_222),
        .I5(ram_reg),
        .O(\ap_CS_fsm_reg[88]_0 [5]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_430
       (.I0(ap_CS_fsm_state112),
        .I1(ap_CS_fsm_state113),
        .I2(ap_CS_fsm_state114),
        .I3(ap_CS_fsm_state117),
        .I4(ap_CS_fsm_state116),
        .I5(ap_CS_fsm_state115),
        .O(ram_reg_i_430_n_222));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFEFEFE)) 
    ram_reg_i_430__0
       (.I0(ap_CS_fsm_state56),
        .I1(ap_CS_fsm_state59),
        .I2(ap_CS_fsm_state55),
        .I3(ram_reg_i_444_n_222),
        .I4(ap_CS_fsm_state51),
        .I5(ap_CS_fsm_state52),
        .O(ram_reg_i_430__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFF55550100)) 
    ram_reg_i_431
       (.I0(ram_reg_i_642__0_n_222),
        .I1(ram_reg_i_556__0_n_222),
        .I2(ram_reg_i_643_n_222),
        .I3(ram_reg_i_644_n_222),
        .I4(ram_reg_i_645__0_n_222),
        .I5(ram_reg_i_646_n_222),
        .O(ram_reg_i_431_n_222));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_431__0
       (.I0(ap_CS_fsm_state110),
        .I1(ap_CS_fsm_state111),
        .O(ram_reg_i_431__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFE)) 
    ram_reg_i_432
       (.I0(ap_CS_fsm_state53),
        .I1(ap_CS_fsm_state54),
        .I2(ap_CS_fsm_state47),
        .I3(ap_CS_fsm_state48),
        .I4(ap_CS_fsm_state50),
        .I5(ap_CS_fsm_state49),
        .O(ram_reg_i_432_n_222));
  LUT6 #(
    .INIT(64'hFFFF00FFFFFF0054)) 
    ram_reg_i_432__0
       (.I0(ap_CS_fsm_state114),
        .I1(ap_CS_fsm_state112),
        .I2(ap_CS_fsm_state113),
        .I3(ap_CS_fsm_state116),
        .I4(ap_CS_fsm_state117),
        .I5(ap_CS_fsm_state115),
        .O(ram_reg_i_432__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'hEEEEFFFE)) 
    ram_reg_i_433
       (.I0(ap_CS_fsm_state60),
        .I1(ap_CS_fsm_state61),
        .I2(ap_CS_fsm_state58),
        .I3(ap_CS_fsm_state57),
        .I4(ap_CS_fsm_state59),
        .O(ram_reg_i_433_n_222));
  LUT6 #(
    .INIT(64'h000000000000F0FE)) 
    ram_reg_i_433__0
       (.I0(ap_CS_fsm_state32),
        .I1(ram_reg_i_720__0_n_222),
        .I2(ap_CS_fsm_state34),
        .I3(ap_CS_fsm_state33),
        .I4(ap_CS_fsm_state35),
        .I5(ap_CS_fsm_state36),
        .O(ram_reg_i_433__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFEFFFEFEFEFE)) 
    ram_reg_i_434
       (.I0(ap_CS_fsm_state51),
        .I1(ap_CS_fsm_state50),
        .I2(ram_reg_i_257__0_n_222),
        .I3(ram_reg_i_721_n_222),
        .I4(ram_reg_i_722_n_222),
        .I5(ram_reg_i_246__0_n_222),
        .O(ram_reg_i_434_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF20FF)) 
    ram_reg_i_434__0
       (.I0(ap_CS_fsm_state66),
        .I1(ap_CS_fsm_state67),
        .I2(ram_reg_i_682__0_n_222),
        .I3(ram_reg_i_681_n_222),
        .I4(ap_CS_fsm_state75),
        .I5(ap_CS_fsm_state74),
        .O(ram_reg_i_434__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEAEEEAA)) 
    ram_reg_i_435
       (.I0(ram_reg_i_239_n_222),
        .I1(ram_reg_i_586_n_222),
        .I2(ap_CS_fsm_state77),
        .I3(ap_CS_fsm_state78),
        .I4(ap_CS_fsm_state76),
        .I5(ram_reg_i_723_n_222),
        .O(ram_reg_i_435_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    ram_reg_i_435__0
       (.I0(ap_CS_fsm_state106),
        .I1(ap_CS_fsm_state105),
        .I2(ap_CS_fsm_state108),
        .I3(ap_CS_fsm_state107),
        .I4(ap_CS_fsm_state110),
        .I5(ap_CS_fsm_state109),
        .O(ram_reg_i_435__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    ram_reg_i_436
       (.I0(ap_CS_fsm_state77),
        .I1(ap_CS_fsm_state75),
        .I2(ap_CS_fsm_state73),
        .I3(ram_reg_i_590_n_222),
        .I4(ram_reg_i_557_n_222),
        .I5(ram_reg_i_317__0_n_222),
        .O(ram_reg_i_436_n_222));
  LUT6 #(
    .INIT(64'h88888888AAAAAAA8)) 
    ram_reg_i_436__0
       (.I0(ram_reg_i_304__0_n_222),
        .I1(ram_reg_i_724__0_n_222),
        .I2(ap_CS_fsm_state69),
        .I3(ap_CS_fsm_state71),
        .I4(ap_CS_fsm_state70),
        .I5(ap_CS_fsm_state72),
        .O(ram_reg_i_436__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE0)) 
    ram_reg_i_437
       (.I0(ram_reg_i_451_n_222),
        .I1(ram_reg_i_725_n_222),
        .I2(ram_reg_i_230__0_n_222),
        .I3(ap_CS_fsm_state27),
        .I4(ram_reg_i_670_n_222),
        .I5(ram_reg_i_726_n_222),
        .O(ram_reg_i_437_n_222));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    ram_reg_i_437__0
       (.I0(ap_CS_fsm_state68),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state72),
        .I3(ap_CS_fsm_state84),
        .I4(ram_reg_i_647_n_222),
        .I5(ram_reg_i_648_n_222),
        .O(ram_reg_i_437__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF7FFFF)) 
    ram_reg_i_438
       (.I0(ram_reg_i_695_n_222),
        .I1(ram_reg_i_649_n_222),
        .I2(ap_CS_fsm_state9),
        .I3(ap_CS_fsm_state10),
        .I4(ram_reg_i_756_n_222),
        .I5(ram_reg_i_443__0_n_222),
        .O(ram_reg_i_438_n_222));
  LUT6 #(
    .INIT(64'h00EE00EE00EF00EE)) 
    ram_reg_i_438__0
       (.I0(ap_CS_fsm_state17),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state15),
        .I3(ap_CS_fsm_state18),
        .I4(ap_CS_fsm_state13),
        .I5(ap_CS_fsm_state14),
        .O(ram_reg_i_438__0_n_222));
  LUT6 #(
    .INIT(64'h0001FFFFFFFFFFFF)) 
    ram_reg_i_439
       (.I0(ap_CS_fsm_state97),
        .I1(ap_CS_fsm_state96),
        .I2(ap_CS_fsm_state95),
        .I3(ap_CS_fsm_state94),
        .I4(ram_reg_i_396__0_n_222),
        .I5(ram_reg_i_72__0_n_222),
        .O(ram_reg_i_439_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    ram_reg_i_439__0
       (.I0(ap_CS_fsm_state98),
        .I1(ap_CS_fsm_state96),
        .I2(ram_reg_i_342_n_222),
        .I3(ram_reg_i_240__0_n_222),
        .I4(ap_CS_fsm_state95),
        .I5(ap_CS_fsm_state94),
        .O(ram_reg_i_439__0_n_222));
  LUT6 #(
    .INIT(64'h0000000055555510)) 
    ram_reg_i_43__1
       (.I0(ram_reg_i_153__0_n_222),
        .I1(ram_reg_i_154_n_222),
        .I2(ram_reg_i_155__0_n_222),
        .I3(ram_reg_i_156_n_222),
        .I4(ram_reg_i_157__0_n_222),
        .I5(p_0_in__0),
        .O(DIBDI[4]));
  LUT6 #(
    .INIT(64'h0000000055555510)) 
    ram_reg_i_43__2
       (.I0(ram_reg_i_153__0_n_222),
        .I1(ram_reg_i_154_n_222),
        .I2(ram_reg_i_155__0_n_222),
        .I3(ram_reg_i_156_n_222),
        .I4(ram_reg_i_157__0_n_222),
        .I5(ram_reg),
        .O(\ap_CS_fsm_reg[88]_0 [4]));
  LUT6 #(
    .INIT(64'h00000000FFFFFBAA)) 
    ram_reg_i_44
       (.I0(ram_reg_i_158_n_222),
        .I1(ram_reg_i_159_n_222),
        .I2(ram_reg_i_160_n_222),
        .I3(ram_reg_i_161__0_n_222),
        .I4(ram_reg_i_162_n_222),
        .I5(p_0_in__0),
        .O(DIBDI[3]));
  LUT6 #(
    .INIT(64'h00E000E000E0E0E0)) 
    ram_reg_i_440
       (.I0(ram_reg_i_247_n_222),
        .I1(ram_reg_i_524_n_222),
        .I2(ram_reg_i_255__0_n_222),
        .I3(ram_reg_i_727_n_222),
        .I4(ram_reg_i_374_n_222),
        .I5(ap_CS_fsm_state126),
        .O(ram_reg_i_440_n_222));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    ram_reg_i_440__0
       (.I0(ap_CS_fsm_state78),
        .I1(ap_CS_fsm_state76),
        .I2(ap_CS_fsm_state123),
        .I3(ap_CS_fsm_state5),
        .I4(ram_reg_i_560_n_222),
        .I5(ram_reg_i_444_n_222),
        .O(ram_reg_i_440__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
    ram_reg_i_441
       (.I0(ram_reg_i_342__0_n_222),
        .I1(ram_reg_i_650__0_n_222),
        .I2(ap_CS_fsm_state56),
        .I3(ap_CS_fsm_state58),
        .I4(ram_reg_i_468__0_n_222),
        .I5(ram_reg_i_651_n_222),
        .O(ram_reg_i_441_n_222));
  LUT6 #(
    .INIT(64'h8880888088808888)) 
    ram_reg_i_441__0
       (.I0(ram_reg_i_279__0_n_222),
        .I1(ram_reg_i_234__0_n_222),
        .I2(ap_CS_fsm_state87),
        .I3(ap_CS_fsm_state88),
        .I4(ap_CS_fsm_state86),
        .I5(ap_CS_fsm_state85),
        .O(ram_reg_i_441__0_n_222));
  LUT3 #(
    .INIT(8'hA8)) 
    ram_reg_i_442
       (.I0(ram_reg_i_289_n_222),
        .I1(ram_reg_i_606_n_222),
        .I2(ap_CS_fsm_state36),
        .O(ram_reg_i_442_n_222));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_442__0
       (.I0(ap_CS_fsm_state69),
        .I1(ap_CS_fsm_state66),
        .I2(ap_CS_fsm_state67),
        .I3(ap_CS_fsm_state71),
        .I4(ap_CS_fsm_state70),
        .O(ram_reg_i_442__0_n_222));
  LUT6 #(
    .INIT(64'h00000200AAAAAAAA)) 
    ram_reg_i_443
       (.I0(ram_reg_i_246__0_n_222),
        .I1(ap_CS_fsm_state42),
        .I2(ap_CS_fsm_state40),
        .I3(ap_CS_fsm_state39),
        .I4(ram_reg_i_728__0_n_222),
        .I5(ram_reg_i_689__0_n_222),
        .O(ram_reg_i_443_n_222));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_443__0
       (.I0(ap_CS_fsm_state63),
        .I1(ap_CS_fsm_state62),
        .I2(ap_CS_fsm_state65),
        .I3(ap_CS_fsm_state64),
        .O(ram_reg_i_443__0_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_444
       (.I0(ap_CS_fsm_state54),
        .I1(ap_CS_fsm_state53),
        .O(ram_reg_i_444_n_222));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'hAAAAAAAE)) 
    ram_reg_i_444__0
       (.I0(ap_CS_fsm_state61),
        .I1(ap_CS_fsm_state57),
        .I2(ap_CS_fsm_state59),
        .I3(ap_CS_fsm_state60),
        .I4(ap_CS_fsm_state58),
        .O(ram_reg_i_444__0_n_222));
  LUT6 #(
    .INIT(64'h8A8A8A8AAA8AAAAA)) 
    ram_reg_i_445
       (.I0(ram_reg_i_652__0_n_222),
        .I1(ram_reg_i_653__0_n_222),
        .I2(ram_reg_i_590_n_222),
        .I3(ram_reg_i_654_n_222),
        .I4(ram_reg_i_655__0_n_222),
        .I5(ram_reg_i_656__0_n_222),
        .O(ram_reg_i_445_n_222));
  LUT6 #(
    .INIT(64'h0202020202020200)) 
    ram_reg_i_445__0
       (.I0(ram_reg_i_604_n_222),
        .I1(ap_CS_fsm_state34),
        .I2(ram_reg_i_322__0_n_222),
        .I3(ap_CS_fsm_state33),
        .I4(ap_CS_fsm_state32),
        .I5(ap_CS_fsm_state31),
        .O(ram_reg_i_445__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEEF)) 
    ram_reg_i_446
       (.I0(ap_CS_fsm_state58),
        .I1(ap_CS_fsm_state60),
        .I2(ap_CS_fsm_state55),
        .I3(ram_reg_i_444_n_222),
        .I4(ap_CS_fsm_state59),
        .I5(ap_CS_fsm_state56),
        .O(ram_reg_i_446_n_222));
  LUT6 #(
    .INIT(64'hEEFEEEEEFEFEFEFE)) 
    ram_reg_i_446__0
       (.I0(ram_reg_i_729__0_n_222),
        .I1(ram_reg_i_360_n_222),
        .I2(ram_reg_i_242__0_n_222),
        .I3(ap_CS_fsm_state71),
        .I4(ap_CS_fsm_state70),
        .I5(ram_reg_i_635_n_222),
        .O(ram_reg_i_446__0_n_222));
  LUT6 #(
    .INIT(64'hFF20FFFFFFFFFFFF)) 
    ram_reg_i_447
       (.I0(ram_reg_i_681_n_222),
        .I1(ap_CS_fsm_state69),
        .I2(ap_CS_fsm_state68),
        .I3(ap_CS_fsm_state72),
        .I4(ram_reg_i_755__0_n_222),
        .I5(ram_reg_i_514__0_n_222),
        .O(ram_reg_i_447_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_447__0
       (.I0(ap_CS_fsm_state62),
        .I1(ap_CS_fsm_state61),
        .O(ram_reg_i_447__0_n_222));
  LUT6 #(
    .INIT(64'h0000CCFDFFFFFFFF)) 
    ram_reg_i_448
       (.I0(ap_CS_fsm_state12),
        .I1(ram_reg_i_583__0_n_222),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state14),
        .I4(ram_reg_i_668__0_n_222),
        .I5(ram_reg_i_262_n_222),
        .O(ram_reg_i_448_n_222));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_i_448__0
       (.I0(ap_CS_fsm_state74),
        .I1(ap_CS_fsm_state75),
        .I2(ap_CS_fsm_state77),
        .O(ram_reg_i_448__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_449
       (.I0(ap_CS_fsm_state103),
        .I1(ap_CS_fsm_state102),
        .I2(ap_CS_fsm_state104),
        .O(ram_reg_i_449_n_222));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    ram_reg_i_449__0
       (.I0(ap_CS_fsm_state19),
        .I1(ram_reg_i_263__0_n_222),
        .I2(ap_CS_fsm_state21),
        .I3(ap_CS_fsm_state20),
        .O(ram_reg_i_449__0_n_222));
  LUT6 #(
    .INIT(64'h00000000FFFFFBAA)) 
    ram_reg_i_44__0
       (.I0(ram_reg_i_158_n_222),
        .I1(ram_reg_i_159_n_222),
        .I2(ram_reg_i_160_n_222),
        .I3(ram_reg_i_161__0_n_222),
        .I4(ram_reg_i_162_n_222),
        .I5(ram_reg),
        .O(\ap_CS_fsm_reg[88]_0 [3]));
  LUT6 #(
    .INIT(64'h0000000000007775)) 
    ram_reg_i_44__1
       (.I0(ram_reg_i_130__0_n_222),
        .I1(ram_reg_i_131_n_222),
        .I2(ram_reg_i_132_n_222),
        .I3(ram_reg_i_133_n_222),
        .I4(ram_reg_i_134__0_n_222),
        .I5(p_0_in__0_1),
        .O(empty_n_reg[5]));
  LUT6 #(
    .INIT(64'h0000000000007775)) 
    ram_reg_i_44__2
       (.I0(ram_reg_i_130__0_n_222),
        .I1(ram_reg_i_131_n_222),
        .I2(ram_reg_i_132_n_222),
        .I3(ram_reg_i_133_n_222),
        .I4(ram_reg_i_134__0_n_222),
        .I5(ram_reg_0),
        .O(\tptr_reg[0]_0 [5]));
  LUT6 #(
    .INIT(64'h00000000EAEEEAEA)) 
    ram_reg_i_45
       (.I0(ram_reg_i_163_n_222),
        .I1(ram_reg_i_81__0_n_222),
        .I2(ram_reg_i_164_n_222),
        .I3(ram_reg_i_165_n_222),
        .I4(ram_reg_i_84_n_222),
        .I5(p_0_in__0),
        .O(DIBDI[2]));
  LUT6 #(
    .INIT(64'hFFFFFF00FFFFFF01)) 
    ram_reg_i_450
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(ap_CS_fsm_state24),
        .I3(ap_CS_fsm_state26),
        .I4(ap_CS_fsm_state27),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_i_450_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAFE)) 
    ram_reg_i_450__0
       (.I0(ram_reg_i_657__0_n_222),
        .I1(ap_CS_fsm_state79),
        .I2(ap_CS_fsm_state78),
        .I3(ap_CS_fsm_state81),
        .I4(ap_CS_fsm_state80),
        .I5(ap_CS_fsm_state82),
        .O(ram_reg_i_450__0_n_222));
  LUT6 #(
    .INIT(64'h0101010001010101)) 
    ram_reg_i_451
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state7),
        .I2(ap_CS_fsm_state9),
        .I3(ap_CS_fsm_state6),
        .I4(ram_reg_i_503__0_n_222),
        .I5(\ap_CS_fsm[121]_i_21_n_222 ),
        .O(ram_reg_i_451_n_222));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    ram_reg_i_451__0
       (.I0(ap_CS_fsm_state71),
        .I1(ap_CS_fsm_state70),
        .I2(ap_CS_fsm_state73),
        .I3(ap_CS_fsm_state72),
        .I4(ap_CS_fsm_state75),
        .O(ram_reg_i_451__0_n_222));
  LUT6 #(
    .INIT(64'hEEEEFEFFEEEEEEEE)) 
    ram_reg_i_452
       (.I0(ram_reg_i_326_n_222),
        .I1(ram_reg_i_274__0_n_222),
        .I2(ap_CS_fsm_state115),
        .I3(ram_reg_i_479_n_222),
        .I4(ram_reg_i_270__0_n_222),
        .I5(ram_reg_i_266__0_n_222),
        .O(ram_reg_i_452_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFF77750000)) 
    ram_reg_i_452__0
       (.I0(ram_reg_i_658_n_222),
        .I1(ram_reg_i_659__0_n_222),
        .I2(ram_reg_i_660_n_222),
        .I3(ram_reg_i_661__0_n_222),
        .I4(ram_reg_i_585__0_n_222),
        .I5(ram_reg_i_662_n_222),
        .O(ram_reg_i_452__0_n_222));
  LUT6 #(
    .INIT(64'hFF01FF01FF010101)) 
    ram_reg_i_453
       (.I0(ap_CS_fsm_state108),
        .I1(ram_reg_i_55__0_n_222),
        .I2(ram_reg_i_730_n_222),
        .I3(ram_reg_i_236__0_n_222),
        .I4(ram_reg_i_235_n_222),
        .I5(ram_reg_i_731__0_n_222),
        .O(ram_reg_i_453_n_222));
  LUT6 #(
    .INIT(64'hEEFEFFFFEEFEEEFE)) 
    ram_reg_i_453__0
       (.I0(ap_CS_fsm_state71),
        .I1(ap_CS_fsm_state69),
        .I2(ap_CS_fsm_state67),
        .I3(ap_CS_fsm_state68),
        .I4(ram_reg_i_663__0_n_222),
        .I5(ap_CS_fsm_state63),
        .O(ram_reg_i_453__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFE)) 
    ram_reg_i_454
       (.I0(ap_CS_fsm_state77),
        .I1(ap_CS_fsm_state76),
        .I2(ap_CS_fsm_state74),
        .I3(ap_CS_fsm_state75),
        .I4(ap_CS_fsm_state80),
        .I5(ap_CS_fsm_state81),
        .O(ram_reg_i_454_n_222));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_454__0
       (.I0(ap_CS_fsm_state97),
        .I1(ap_CS_fsm_state96),
        .O(ram_reg_i_454__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_455
       (.I0(ram_reg_i_299__0_n_222),
        .I1(ap_CS_fsm_state92),
        .I2(ap_CS_fsm_state91),
        .I3(ap_CS_fsm_state96),
        .I4(ap_CS_fsm_state95),
        .I5(ap_CS_fsm_state97),
        .O(ram_reg_i_455_n_222));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_455__0
       (.I0(ram_reg_i_55__0_n_222),
        .I1(ram_reg_i_232__0_n_222),
        .I2(ap_CS_fsm_state99),
        .I3(ap_CS_fsm_state98),
        .O(ram_reg_i_455__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF7F)) 
    ram_reg_i_456
       (.I0(ram_reg_i_248_n_222),
        .I1(ram_reg_i_734_n_222),
        .I2(ram_reg_i_633_n_222),
        .I3(ap_CS_fsm_state21),
        .I4(ram_reg_i_640__0_n_222),
        .I5(ram_reg_i_774__0_n_222),
        .O(ram_reg_i_456_n_222));
  LUT5 #(
    .INIT(32'h22200000)) 
    ram_reg_i_456__0
       (.I0(ram_reg_i_55__0_n_222),
        .I1(ram_reg_i_232__0_n_222),
        .I2(ap_CS_fsm_state92),
        .I3(ap_CS_fsm_state93),
        .I4(ram_reg_i_612_n_222),
        .O(ram_reg_i_456__0_n_222));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    ram_reg_i_457
       (.I0(ram_reg_i_664__0_n_222),
        .I1(ram_reg_i_444_n_222),
        .I2(ram_reg_i_665__0_n_222),
        .I3(ap_CS_fsm_state40),
        .I4(ap_CS_fsm_state38),
        .I5(ram_reg_i_666_n_222),
        .O(ram_reg_i_457_n_222));
  LUT6 #(
    .INIT(64'hF8FFF8FFF8FFF8F8)) 
    ram_reg_i_457__0
       (.I0(ram_reg_i_651__0_n_222),
        .I1(ram_reg_i_242__0_n_222),
        .I2(ram_reg_i_499__0_n_222),
        .I3(ap_CS_fsm_state81),
        .I4(ap_CS_fsm_state79),
        .I5(ap_CS_fsm_state80),
        .O(ram_reg_i_457__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF70)) 
    ram_reg_i_458
       (.I0(ap_CS_fsm_state37),
        .I1(ram_reg_i_732_n_222),
        .I2(ram_reg_i_733_n_222),
        .I3(ap_CS_fsm_state45),
        .I4(ap_CS_fsm_state43),
        .I5(ap_CS_fsm_state44),
        .O(ram_reg_i_458_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_458__0
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state25),
        .I2(ap_CS_fsm_state89),
        .I3(ap_CS_fsm_state108),
        .I4(ram_reg_i_667_n_222),
        .I5(ram_reg_i_668_n_222),
        .O(ram_reg_i_458__0_n_222));
  LUT6 #(
    .INIT(64'h0505000505050004)) 
    ram_reg_i_459
       (.I0(ap_CS_fsm_state52),
        .I1(ap_CS_fsm_state48),
        .I2(ap_CS_fsm_state51),
        .I3(ap_CS_fsm_state49),
        .I4(ap_CS_fsm_state50),
        .I5(ram_reg_i_734_n_222),
        .O(ram_reg_i_459_n_222));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_459__0
       (.I0(ap_CS_fsm_state120),
        .I1(ap_CS_fsm_state121),
        .I2(ap_CS_fsm_state119),
        .I3(ap_CS_fsm_state118),
        .O(ram_reg_i_459__0_n_222));
  LUT6 #(
    .INIT(64'h00000000EAEEEAEA)) 
    ram_reg_i_45__0
       (.I0(ram_reg_i_163_n_222),
        .I1(ram_reg_i_81__0_n_222),
        .I2(ram_reg_i_164_n_222),
        .I3(ram_reg_i_165_n_222),
        .I4(ram_reg_i_84_n_222),
        .I5(ram_reg),
        .O(\ap_CS_fsm_reg[88]_0 [2]));
  LUT6 #(
    .INIT(64'h0000000055551110)) 
    ram_reg_i_45__1
       (.I0(ram_reg_i_135__0_n_222),
        .I1(ram_reg_i_136__0_n_222),
        .I2(ram_reg_i_137_n_222),
        .I3(ram_reg_i_138__0_n_222),
        .I4(ram_reg_i_139_n_222),
        .I5(p_0_in__0_1),
        .O(empty_n_reg[4]));
  LUT6 #(
    .INIT(64'h0000000055551110)) 
    ram_reg_i_45__2
       (.I0(ram_reg_i_135__0_n_222),
        .I1(ram_reg_i_136__0_n_222),
        .I2(ram_reg_i_137_n_222),
        .I3(ram_reg_i_138__0_n_222),
        .I4(ram_reg_i_139_n_222),
        .I5(ram_reg_0),
        .O(\tptr_reg[0]_0 [4]));
  LUT6 #(
    .INIT(64'h00000000FEEEFEFE)) 
    ram_reg_i_46
       (.I0(ram_reg_i_166_n_222),
        .I1(ram_reg_i_167_n_222),
        .I2(ram_reg_i_81__0_n_222),
        .I3(ram_reg_i_168_n_222),
        .I4(ram_reg_i_169__0_n_222),
        .I5(p_0_in__0),
        .O(DIBDI[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF5555FFFD)) 
    ram_reg_i_460
       (.I0(ram_reg_i_289_n_222),
        .I1(ram_reg_i_735_n_222),
        .I2(ap_CS_fsm_state33),
        .I3(ap_CS_fsm_state32),
        .I4(ap_CS_fsm_state34),
        .I5(ram_reg_i_322__0_n_222),
        .O(ram_reg_i_460_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    ram_reg_i_460__0
       (.I0(ram_reg_i_669_n_222),
        .I1(ap_CS_fsm_state62),
        .I2(ap_CS_fsm_state60),
        .I3(ap_CS_fsm_state123),
        .I4(ap_CS_fsm_state5),
        .I5(ram_reg_i_670__0_n_222),
        .O(ram_reg_i_460__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAFE)) 
    ram_reg_i_461
       (.I0(ram_reg_i_293__0_n_222),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state26),
        .I4(ap_CS_fsm_state27),
        .I5(ram_reg_i_331_n_222),
        .O(ram_reg_i_461_n_222));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_461__0
       (.I0(ap_CS_fsm_state36),
        .I1(ap_CS_fsm_state31),
        .I2(ap_CS_fsm_state32),
        .I3(ap_CS_fsm_state33),
        .O(ram_reg_i_461__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_i_462
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state8),
        .I2(ap_CS_fsm_state9),
        .O(ram_reg_i_462_n_222));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h45)) 
    ram_reg_i_462__0
       (.I0(ap_CS_fsm_state89),
        .I1(ap_CS_fsm_state88),
        .I2(ap_CS_fsm_state87),
        .O(ram_reg_i_462__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDDFD)) 
    ram_reg_i_463
       (.I0(ram_reg_i_353_n_222),
        .I1(ap_CS_fsm_state66),
        .I2(ap_CS_fsm_state60),
        .I3(ap_CS_fsm_state61),
        .I4(ap_CS_fsm_state68),
        .I5(ap_CS_fsm_state65),
        .O(ram_reg_i_463_n_222));
  LUT6 #(
    .INIT(64'h5555555555555551)) 
    ram_reg_i_463__0
       (.I0(ram_reg_i_341_n_222),
        .I1(ap_CS_fsm_state4),
        .I2(ram_reg_i_342_n_222),
        .I3(ap_CS_fsm_state6),
        .I4(ap_CS_fsm_state5),
        .I5(ap_CS_fsm_state9),
        .O(ram_reg_i_463__0_n_222));
  LUT6 #(
    .INIT(64'hAAAA2222AAA02222)) 
    ram_reg_i_464
       (.I0(ram_reg_i_255__0_n_222),
        .I1(ram_reg_i_736__0_n_222),
        .I2(ram_reg_i_737__0_n_222),
        .I3(ram_reg_i_738__0_n_222),
        .I4(ram_reg_i_284__0_n_222),
        .I5(ram_reg_i_739_n_222),
        .O(ram_reg_i_464_n_222));
  LUT6 #(
    .INIT(64'h000000A8AAAAAAAA)) 
    ram_reg_i_464__0
       (.I0(ram_reg_i_658_n_222),
        .I1(ram_reg_i_671__0_n_222),
        .I2(ram_reg_i_672_n_222),
        .I3(ram_reg_i_673_n_222),
        .I4(ram_reg_i_674_n_222),
        .I5(ram_reg_i_675__0_n_222),
        .O(ram_reg_i_464__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFF2FFF2F2F2F2)) 
    ram_reg_i_465
       (.I0(ram_reg_i_72__0_n_222),
        .I1(ram_reg_i_740_n_222),
        .I2(ram_reg_i_480_n_222),
        .I3(ram_reg_i_741__0_n_222),
        .I4(ram_reg_i_299__0_n_222),
        .I5(ram_reg_i_127_n_222),
        .O(ram_reg_i_465_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_465__0
       (.I0(ap_CS_fsm_state59),
        .I1(ap_CS_fsm_state56),
        .I2(ap_CS_fsm_state58),
        .I3(ap_CS_fsm_state57),
        .I4(ap_CS_fsm_state55),
        .I5(ap_CS_fsm_state61),
        .O(ram_reg_i_465__0_n_222));
  LUT6 #(
    .INIT(64'hEEFEEEFFEEFEEEFE)) 
    ram_reg_i_466
       (.I0(ap_CS_fsm_state71),
        .I1(ap_CS_fsm_state69),
        .I2(ap_CS_fsm_state67),
        .I3(ap_CS_fsm_state68),
        .I4(ap_CS_fsm_state66),
        .I5(ram_reg_i_676__0_n_222),
        .O(ram_reg_i_466_n_222));
  LUT6 #(
    .INIT(64'hFFFE000000FC0000)) 
    ram_reg_i_466__0
       (.I0(ram_reg_i_589__0_n_222),
        .I1(ap_CS_fsm_state44),
        .I2(ap_CS_fsm_state43),
        .I3(ap_CS_fsm_state45),
        .I4(ram_reg_i_246__0_n_222),
        .I5(ram_reg_i_631__0_n_222),
        .O(ram_reg_i_466__0_n_222));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    ram_reg_i_467
       (.I0(ram_reg_i_742_n_222),
        .I1(ap_CS_fsm_state41),
        .I2(ap_CS_fsm_state42),
        .I3(ap_CS_fsm_state45),
        .I4(ram_reg_i_633_n_222),
        .I5(ap_CS_fsm_state40),
        .O(ram_reg_i_467_n_222));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    ram_reg_i_467__0
       (.I0(ap_CS_fsm_state74),
        .I1(ap_CS_fsm_state70),
        .I2(ap_CS_fsm_state71),
        .I3(ap_CS_fsm_state73),
        .I4(ap_CS_fsm_state72),
        .O(ram_reg_i_467__0_n_222));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    ram_reg_i_468
       (.I0(ap_CS_fsm_state46),
        .I1(ram_reg_i_687_n_222),
        .I2(ap_CS_fsm_state49),
        .I3(ap_CS_fsm_state47),
        .I4(ap_CS_fsm_state48),
        .I5(ap_CS_fsm_state50),
        .O(ram_reg_i_468_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_468__0
       (.I0(ap_CS_fsm_state100),
        .I1(ap_CS_fsm_state99),
        .O(ram_reg_i_468__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_469
       (.I0(ap_CS_fsm_state110),
        .I1(ap_CS_fsm_state109),
        .I2(ap_CS_fsm_state111),
        .I3(ap_CS_fsm_state112),
        .O(ram_reg_i_469_n_222));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hCE)) 
    ram_reg_i_469__0
       (.I0(ap_CS_fsm_state52),
        .I1(ap_CS_fsm_state54),
        .I2(ap_CS_fsm_state53),
        .O(ram_reg_i_469__0_n_222));
  LUT6 #(
    .INIT(64'h00000000FEEEFEFE)) 
    ram_reg_i_46__0
       (.I0(ram_reg_i_166_n_222),
        .I1(ram_reg_i_167_n_222),
        .I2(ram_reg_i_81__0_n_222),
        .I3(ram_reg_i_168_n_222),
        .I4(ram_reg_i_169__0_n_222),
        .I5(ram_reg),
        .O(\ap_CS_fsm_reg[88]_0 [1]));
  LUT6 #(
    .INIT(64'h0000000055551110)) 
    ram_reg_i_46__1
       (.I0(ram_reg_i_140__0_n_222),
        .I1(ram_reg_i_141_n_222),
        .I2(ram_reg_i_142__0_n_222),
        .I3(ram_reg_i_143_n_222),
        .I4(ram_reg_i_144_n_222),
        .I5(p_0_in__0_1),
        .O(empty_n_reg[3]));
  LUT6 #(
    .INIT(64'h0000000055551110)) 
    ram_reg_i_46__2
       (.I0(ram_reg_i_140__0_n_222),
        .I1(ram_reg_i_141_n_222),
        .I2(ram_reg_i_142__0_n_222),
        .I3(ram_reg_i_143_n_222),
        .I4(ram_reg_i_144_n_222),
        .I5(ram_reg_0),
        .O(\tptr_reg[0]_0 [3]));
  LUT6 #(
    .INIT(64'h00000000FFFF00F2)) 
    ram_reg_i_47
       (.I0(ram_reg_i_145__0_n_222),
        .I1(ram_reg_i_146_n_222),
        .I2(ram_reg_i_147__0_n_222),
        .I3(ram_reg_i_148_n_222),
        .I4(ram_reg_i_149_n_222),
        .I5(p_0_in__0_1),
        .O(empty_n_reg[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    ram_reg_i_470
       (.I0(ram_reg_i_605_n_222),
        .I1(ram_reg_i_587_n_222),
        .I2(ap_CS_fsm_state42),
        .I3(ap_CS_fsm_state38),
        .I4(ap_CS_fsm_state39),
        .I5(ram_reg_i_562_n_222),
        .O(ram_reg_i_470_n_222));
  LUT6 #(
    .INIT(64'hAAA8AAAA00000000)) 
    ram_reg_i_470__0
       (.I0(ram_reg_i_604_n_222),
        .I1(ap_CS_fsm_state30),
        .I2(ap_CS_fsm_state29),
        .I3(ap_CS_fsm_state28),
        .I4(ram_reg_i_588_n_222),
        .I5(ram_reg_i_606_n_222),
        .O(ram_reg_i_470__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFF8F8FFFFFFF8)) 
    ram_reg_i_471
       (.I0(ram_reg_i_226__0_n_222),
        .I1(ram_reg_i_242__0_n_222),
        .I2(ram_reg_i_499__0_n_222),
        .I3(ap_CS_fsm_state79),
        .I4(ap_CS_fsm_state81),
        .I5(ap_CS_fsm_state80),
        .O(ram_reg_i_471_n_222));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_471__0
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state96),
        .I2(ap_CS_fsm_state47),
        .I3(ap_CS_fsm_state70),
        .O(ram_reg_i_471__0_n_222));
  LUT6 #(
    .INIT(64'hAAAAAAAA00000002)) 
    ram_reg_i_472
       (.I0(ram_reg_i_242__0_n_222),
        .I1(ram_reg_i_682__0_n_222),
        .I2(ap_CS_fsm_state71),
        .I3(ap_CS_fsm_state70),
        .I4(ap_CS_fsm_state72),
        .I5(ram_reg_i_618_n_222),
        .O(ram_reg_i_472_n_222));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_472__0
       (.I0(ap_CS_fsm_state20),
        .I1(ap_CS_fsm_state21),
        .O(ram_reg_i_472__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    ram_reg_i_473
       (.I0(ap_CS_fsm_state46),
        .I1(ap_CS_fsm_state45),
        .I2(ram_reg_i_90__0_n_222),
        .I3(ram_reg_i_624_n_222),
        .I4(ap_CS_fsm_state112),
        .I5(ap_CS_fsm_state113),
        .O(ram_reg_i_473_n_222));
  LUT6 #(
    .INIT(64'h3030313130313131)) 
    ram_reg_i_473__0
       (.I0(ap_CS_fsm_state61),
        .I1(ap_CS_fsm_state63),
        .I2(ap_CS_fsm_state62),
        .I3(ap_CS_fsm_state58),
        .I4(ram_reg_i_560_n_222),
        .I5(ap_CS_fsm_state57),
        .O(ram_reg_i_473__0_n_222));
  LUT6 #(
    .INIT(64'h44444444F4FFF4F4)) 
    ram_reg_i_474
       (.I0(ram_reg_i_743__0_n_222),
        .I1(ram_reg_i_262_n_222),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state23),
        .I5(ram_reg_i_317__0_n_222),
        .O(ram_reg_i_474_n_222));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_474__0
       (.I0(ap_CS_fsm_state97),
        .I1(ap_CS_fsm_state94),
        .O(ram_reg_i_474__0_n_222));
  LUT6 #(
    .INIT(64'h000000000000B0FF)) 
    ram_reg_i_475
       (.I0(ap_CS_fsm_state16),
        .I1(ram_reg_i_426_n_222),
        .I2(ram_reg_i_371__0_n_222),
        .I3(ram_reg_i_262_n_222),
        .I4(ram_reg_i_744_n_222),
        .I5(ram_reg_i_745_n_222),
        .O(ram_reg_i_475_n_222));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_475__0
       (.I0(ap_CS_fsm_state108),
        .I1(ap_CS_fsm_state109),
        .I2(ap_CS_fsm_state106),
        .I3(ap_CS_fsm_state107),
        .I4(ap_CS_fsm_state105),
        .I5(ap_CS_fsm_state104),
        .O(ram_reg_i_475__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0D0D0FF)) 
    ram_reg_i_476
       (.I0(ram_reg_i_378_n_222),
        .I1(ram_reg_i_618_n_222),
        .I2(ram_reg_i_304__0_n_222),
        .I3(ram_reg_i_584_n_222),
        .I4(ram_reg_i_746_n_222),
        .I5(ram_reg_i_619_n_222),
        .O(ram_reg_i_476_n_222));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_476__0
       (.I0(ap_CS_fsm_state71),
        .I1(ap_CS_fsm_state72),
        .I2(ap_CS_fsm_state73),
        .I3(ap_CS_fsm_state75),
        .I4(ap_CS_fsm_state76),
        .O(ram_reg_i_476__0_n_222));
  LUT6 #(
    .INIT(64'h00000000000001FF)) 
    ram_reg_i_477
       (.I0(ram_reg_i_646__0_n_222),
        .I1(ram_reg_i_620__0_n_222),
        .I2(ap_CS_fsm_state36),
        .I3(ram_reg_i_289_n_222),
        .I4(ram_reg_i_747__0_n_222),
        .I5(ram_reg_i_716__0_n_222),
        .O(ram_reg_i_477_n_222));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    ram_reg_i_477__0
       (.I0(ap_CS_fsm_state64),
        .I1(ap_CS_fsm_state66),
        .I2(ram_reg_i_528_n_222),
        .I3(ap_CS_fsm_state59),
        .I4(ram_reg_i_719__0_n_222),
        .O(ram_reg_i_477__0_n_222));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    ram_reg_i_478
       (.I0(ram_reg_i_677__0_n_222),
        .I1(ram_reg_i_678_n_222),
        .I2(ram_reg_i_679_n_222),
        .I3(ram_reg_i_680_n_222),
        .I4(ram_reg_i_681__0_n_222),
        .I5(ram_reg_i_682_n_222),
        .O(ram_reg_i_478_n_222));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_478__0
       (.I0(ap_CS_fsm_state124),
        .I1(ap_CS_fsm_state123),
        .I2(ap_CS_fsm_state126),
        .I3(ap_CS_fsm_state125),
        .O(ram_reg_i_478__0_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_479
       (.I0(ap_CS_fsm_state114),
        .I1(ap_CS_fsm_state113),
        .O(ram_reg_i_479_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    ram_reg_i_479__0
       (.I0(ram_reg_i_552_n_222),
        .I1(ap_CS_fsm_state58),
        .I2(ap_CS_fsm_state57),
        .I3(ram_reg_i_353_n_222),
        .I4(ap_CS_fsm_state60),
        .I5(ap_CS_fsm_state61),
        .O(ram_reg_i_479__0_n_222));
  LUT6 #(
    .INIT(64'h00000000FFFF00F2)) 
    ram_reg_i_47__0
       (.I0(ram_reg_i_145__0_n_222),
        .I1(ram_reg_i_146_n_222),
        .I2(ram_reg_i_147__0_n_222),
        .I3(ram_reg_i_148_n_222),
        .I4(ram_reg_i_149_n_222),
        .I5(ram_reg_0),
        .O(\tptr_reg[0]_0 [2]));
  LUT6 #(
    .INIT(64'h0000000054545554)) 
    ram_reg_i_47__1
       (.I0(ram_reg_i_170_n_222),
        .I1(ram_reg_i_171__0_n_222),
        .I2(ram_reg_i_172_n_222),
        .I3(ram_reg_i_84_n_222),
        .I4(ram_reg_i_173__0_n_222),
        .I5(p_0_in__0),
        .O(DIBDI[0]));
  LUT6 #(
    .INIT(64'h0000000054545554)) 
    ram_reg_i_47__2
       (.I0(ram_reg_i_170_n_222),
        .I1(ram_reg_i_171__0_n_222),
        .I2(ram_reg_i_172_n_222),
        .I3(ram_reg_i_84_n_222),
        .I4(ram_reg_i_173__0_n_222),
        .I5(ram_reg),
        .O(\ap_CS_fsm_reg[88]_0 [0]));
  LUT6 #(
    .INIT(64'h00000000FFFF888A)) 
    ram_reg_i_48
       (.I0(ram_reg_i_150__0_n_222),
        .I1(ram_reg_i_151_n_222),
        .I2(ram_reg_i_152_n_222),
        .I3(ram_reg_i_153_n_222),
        .I4(ram_reg_i_154__0_n_222),
        .I5(p_0_in__0_1),
        .O(empty_n_reg[1]));
  LUT6 #(
    .INIT(64'hABABABAAAAAAAAAA)) 
    ram_reg_i_480
       (.I0(ap_CS_fsm_state108),
        .I1(ap_CS_fsm_state103),
        .I2(ap_CS_fsm_state102),
        .I3(ap_CS_fsm_state101),
        .I4(ap_CS_fsm_state100),
        .I5(ram_reg_i_118__0_n_222),
        .O(ram_reg_i_480_n_222));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFEFFFE)) 
    ram_reg_i_480__0
       (.I0(ap_CS_fsm_state70),
        .I1(ap_CS_fsm_state69),
        .I2(ap_CS_fsm_state68),
        .I3(ap_CS_fsm_state67),
        .I4(ap_CS_fsm_state66),
        .I5(ap_CS_fsm_state65),
        .O(ram_reg_i_480__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hA2A0)) 
    ram_reg_i_481
       (.I0(ram_reg_i_612_n_222),
        .I1(ap_CS_fsm_state92),
        .I2(ap_CS_fsm_state93),
        .I3(ap_CS_fsm_state91),
        .O(ram_reg_i_481_n_222));
  LUT6 #(
    .INIT(64'hFDFDFDFFFDFDFDFD)) 
    ram_reg_i_481__0
       (.I0(ram_reg_i_193__0_n_222),
        .I1(ap_CS_fsm_state78),
        .I2(ap_CS_fsm_state77),
        .I3(ap_CS_fsm_state76),
        .I4(ap_CS_fsm_state75),
        .I5(ap_CS_fsm_state74),
        .O(ram_reg_i_481__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h0000000E)) 
    ram_reg_i_482
       (.I0(ap_CS_fsm_state104),
        .I1(ap_CS_fsm_state105),
        .I2(ap_CS_fsm_state106),
        .I3(ap_CS_fsm_state108),
        .I4(ap_CS_fsm_state107),
        .O(ram_reg_i_482_n_222));
  LUT6 #(
    .INIT(64'h5555555D55555555)) 
    ram_reg_i_482__0
       (.I0(ram_reg_i_208__0_n_222),
        .I1(ram_reg_i_683__0_n_222),
        .I2(ap_CS_fsm_state103),
        .I3(ap_CS_fsm_state102),
        .I4(ap_CS_fsm_state104),
        .I5(ap_CS_fsm_state101),
        .O(ram_reg_i_482__0_n_222));
  LUT6 #(
    .INIT(64'h00000888AAAAAAAA)) 
    ram_reg_i_483
       (.I0(ram_reg_i_439_n_222),
        .I1(ram_reg_i_279__0_n_222),
        .I2(ram_reg_i_234__0_n_222),
        .I3(ap_CS_fsm_state88),
        .I4(ram_reg_i_68__0_n_222),
        .I5(ram_reg_i_127_n_222),
        .O(ram_reg_i_483_n_222));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_483__0
       (.I0(ap_CS_fsm_state52),
        .I1(ap_CS_fsm_state50),
        .I2(ap_CS_fsm_state53),
        .I3(ap_CS_fsm_state51),
        .O(ram_reg_i_483__0_n_222));
  LUT6 #(
    .INIT(64'h0000000000002202)) 
    ram_reg_i_484
       (.I0(ram_reg_i_671_n_222),
        .I1(ram_reg_i_323__0_n_222),
        .I2(ap_CS_fsm_state101),
        .I3(ram_reg_i_748__0_n_222),
        .I4(ram_reg_i_610__0_n_222),
        .I5(ram_reg_i_680__0_n_222),
        .O(ram_reg_i_484_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7FFFFFF)) 
    ram_reg_i_484__0
       (.I0(ram_reg_i_233__0_n_222),
        .I1(ram_reg_i_617__0_n_222),
        .I2(ram_reg_i_632__0_n_222),
        .I3(ram_reg_i_163__0_n_222),
        .I4(ram_reg_i_590_n_222),
        .I5(ram_reg_i_443__0_n_222),
        .O(ram_reg_i_484__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_485
       (.I0(ap_CS_fsm_state39),
        .I1(ap_CS_fsm_state37),
        .I2(ap_CS_fsm_state38),
        .I3(ap_CS_fsm_state40),
        .I4(ap_CS_fsm_state41),
        .O(ram_reg_i_485_n_222));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFF0D)) 
    ram_reg_i_485__0
       (.I0(ap_CS_fsm_state114),
        .I1(ap_CS_fsm_state115),
        .I2(ap_CS_fsm_state116),
        .I3(ap_CS_fsm_state117),
        .O(ram_reg_i_485__0_n_222));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    ram_reg_i_486
       (.I0(ap_CS_fsm_state61),
        .I1(ap_CS_fsm_state60),
        .I2(ram_reg_i_626__0_n_222),
        .I3(ap_CS_fsm_state54),
        .I4(ap_CS_fsm_state55),
        .I5(ram_reg_i_624_n_222),
        .O(ram_reg_i_486_n_222));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_486__0
       (.I0(ap_CS_fsm_state125),
        .I1(ap_CS_fsm_state126),
        .I2(ap_CS_fsm_state127),
        .O(ram_reg_i_486__0_n_222));
  LUT6 #(
    .INIT(64'h0000000000000700)) 
    ram_reg_i_487
       (.I0(ram_reg_i_749_n_222),
        .I1(ram_reg_i_289_n_222),
        .I2(ram_reg_i_467_n_222),
        .I3(ram_reg_i_348_n_222),
        .I4(ram_reg_i_630_n_222),
        .I5(ram_reg_i_711__0_n_222),
        .O(ram_reg_i_487_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_487__0
       (.I0(ap_CS_fsm_state28),
        .I1(ap_CS_fsm_state29),
        .O(ram_reg_i_487__0_n_222));
  LUT6 #(
    .INIT(64'hFFF4F4F4F4F4F4F4)) 
    ram_reg_i_488
       (.I0(ram_reg_i_717_n_222),
        .I1(ram_reg_i_242__0_n_222),
        .I2(ram_reg_i_361__0_n_222),
        .I3(ap_CS_fsm_state75),
        .I4(ram_reg_i_586_n_222),
        .I5(ram_reg_i_514__0_n_222),
        .O(ram_reg_i_488_n_222));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_488__0
       (.I0(ap_CS_fsm_state99),
        .I1(ap_CS_fsm_state98),
        .I2(ap_CS_fsm_state101),
        .I3(ap_CS_fsm_state100),
        .O(ram_reg_i_488__0_n_222));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAE)) 
    ram_reg_i_489
       (.I0(ram_reg_i_719__0_n_222),
        .I1(ap_CS_fsm_state59),
        .I2(ap_CS_fsm_state63),
        .I3(ap_CS_fsm_state62),
        .I4(ap_CS_fsm_state60),
        .I5(ap_CS_fsm_state61),
        .O(ram_reg_i_489_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_489__0
       (.I0(ap_CS_fsm_state17),
        .I1(ap_CS_fsm_state16),
        .O(ram_reg_i_489__0_n_222));
  LUT6 #(
    .INIT(64'h00000000FFFF888A)) 
    ram_reg_i_48__0
       (.I0(ram_reg_i_150__0_n_222),
        .I1(ram_reg_i_151_n_222),
        .I2(ram_reg_i_152_n_222),
        .I3(ram_reg_i_153_n_222),
        .I4(ram_reg_i_154__0_n_222),
        .I5(ram_reg_0),
        .O(\tptr_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEFFFFF)) 
    ram_reg_i_49
       (.I0(ram_reg_i_174__0_n_222),
        .I1(ram_reg_i_175__0_n_222),
        .I2(ram_reg_i_176_n_222),
        .I3(ram_reg_i_177_n_222),
        .I4(ram_reg_i_178_n_222),
        .I5(ram_reg_i_179_n_222),
        .O(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_ce0));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_490
       (.I0(ap_CS_fsm_state63),
        .I1(ap_CS_fsm_state62),
        .I2(ap_CS_fsm_state61),
        .O(ram_reg_i_490_n_222));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_490__0
       (.I0(ap_CS_fsm_state21),
        .I1(ap_CS_fsm_state20),
        .I2(ap_CS_fsm_state19),
        .I3(ap_CS_fsm_state18),
        .O(ram_reg_i_490__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_491
       (.I0(ap_CS_fsm_state37),
        .I1(ap_CS_fsm_state36),
        .I2(ap_CS_fsm_state35),
        .I3(ap_CS_fsm_state33),
        .I4(ap_CS_fsm_state34),
        .O(ram_reg_i_491_n_222));
  LUT6 #(
    .INIT(64'hFFCCFFCDFFCCFFCC)) 
    ram_reg_i_491__0
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state15),
        .I3(ap_CS_fsm_state18),
        .I4(ap_CS_fsm_state16),
        .I5(ram_reg_i_582__0_n_222),
        .O(ram_reg_i_491__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_492
       (.I0(ap_CS_fsm_state24),
        .I1(ap_CS_fsm_state23),
        .I2(ap_CS_fsm_state22),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_i_492_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_492__0
       (.I0(ram_reg_i_759_n_222),
        .I1(ap_CS_fsm_state22),
        .I2(ap_CS_fsm_state31),
        .I3(ap_CS_fsm_state32),
        .I4(ap_CS_fsm_state30),
        .I5(ap_CS_fsm_state29),
        .O(ram_reg_i_492__0_n_222));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ram_reg_i_493
       (.I0(ram_reg_i_444_n_222),
        .I1(ap_CS_fsm_state50),
        .I2(ap_CS_fsm_state51),
        .I3(ap_CS_fsm_state55),
        .I4(ap_CS_fsm_state52),
        .I5(ap_CS_fsm_state56),
        .O(ram_reg_i_493_n_222));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h4445)) 
    ram_reg_i_493__0
       (.I0(ram_reg_i_341_n_222),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state8),
        .I3(ap_CS_fsm_state7),
        .O(ram_reg_i_493__0_n_222));
  LUT6 #(
    .INIT(64'h4444440044444404)) 
    ram_reg_i_494
       (.I0(ram_reg_i_628__0_n_222),
        .I1(ram_reg_i_284__0_n_222),
        .I2(ram_reg_i_245__0_n_222),
        .I3(ap_CS_fsm_state117),
        .I4(ap_CS_fsm_state116),
        .I5(ap_CS_fsm_state115),
        .O(ram_reg_i_494_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    ram_reg_i_494__0
       (.I0(ap_CS_fsm_state32),
        .I1(ap_CS_fsm_state56),
        .I2(ap_CS_fsm_state55),
        .I3(ram_reg_i_684_n_222),
        .I4(ram_reg_i_377__0_n_222),
        .I5(ram_reg_i_517_n_222),
        .O(ram_reg_i_494__0_n_222));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA2A)) 
    ram_reg_i_495
       (.I0(ram_reg_i_287__0_n_222),
        .I1(ram_reg_i_62_n_222),
        .I2(ap_CS_fsm_state118),
        .I3(ap_CS_fsm_state122),
        .I4(ap_CS_fsm_state123),
        .I5(ap_CS_fsm_state121),
        .O(ram_reg_i_495_n_222));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_i_495__0
       (.I0(ram_reg_i_386_n_222),
        .I1(ap_CS_fsm_state2),
        .I2(ap_CS_fsm_state3),
        .I3(ap_CS_fsm_state4),
        .I4(ap_CS_fsm_state5),
        .O(ram_reg_i_495__0_n_222));
  LUT6 #(
    .INIT(64'h00000000AAAB0000)) 
    ram_reg_i_496
       (.I0(ap_CS_fsm_state88),
        .I1(ap_CS_fsm_state85),
        .I2(ap_CS_fsm_state87),
        .I3(ap_CS_fsm_state86),
        .I4(ram_reg_i_234__0_n_222),
        .I5(ram_reg_i_299__0_n_222),
        .O(ram_reg_i_496_n_222));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_496__0
       (.I0(ap_CS_fsm_state65),
        .I1(ap_CS_fsm_state66),
        .I2(ap_CS_fsm_state70),
        .I3(ap_CS_fsm_state69),
        .I4(ap_CS_fsm_state68),
        .I5(ap_CS_fsm_state67),
        .O(ram_reg_i_496__0_n_222));
  LUT6 #(
    .INIT(64'hF0F0F0F2F0F0F0FA)) 
    ram_reg_i_497
       (.I0(ram_reg_i_750__0_n_222),
        .I1(ram_reg_i_293_n_222),
        .I2(ap_CS_fsm_state99),
        .I3(ap_CS_fsm_state98),
        .I4(ap_CS_fsm_state97),
        .I5(ap_CS_fsm_state93),
        .O(ram_reg_i_497_n_222));
  LUT6 #(
    .INIT(64'hF200F3000000F300)) 
    ram_reg_i_497__0
       (.I0(ram_reg_i_685_n_222),
        .I1(ram_reg_i_686_n_222),
        .I2(ram_reg_i_491_n_222),
        .I3(ram_reg_i_271__0_n_222),
        .I4(ram_reg_i_492_n_222),
        .I5(ram_reg_i_687__0_n_222),
        .O(ram_reg_i_497__0_n_222));
  LUT6 #(
    .INIT(64'h0000005151515151)) 
    ram_reg_i_498
       (.I0(ram_reg_i_751__0_n_222),
        .I1(ram_reg_i_246__0_n_222),
        .I2(ram_reg_i_752__0_n_222),
        .I3(ap_CS_fsm_state36),
        .I4(ram_reg_i_606_n_222),
        .I5(ram_reg_i_289_n_222),
        .O(ram_reg_i_498_n_222));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_498__0
       (.I0(ap_CS_fsm_state60),
        .I1(ap_CS_fsm_state62),
        .I2(ap_CS_fsm_state61),
        .I3(ap_CS_fsm_state57),
        .I4(ap_CS_fsm_state58),
        .I5(ap_CS_fsm_state59),
        .O(ram_reg_i_498__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_499
       (.I0(ap_CS_fsm_state53),
        .I1(ap_CS_fsm_state54),
        .I2(ap_CS_fsm_state56),
        .I3(ap_CS_fsm_state55),
        .O(ram_reg_i_499_n_222));
  LUT6 #(
    .INIT(64'h00FEFFFF00000000)) 
    ram_reg_i_499__0
       (.I0(ap_CS_fsm_state73),
        .I1(ap_CS_fsm_state75),
        .I2(ap_CS_fsm_state74),
        .I3(ap_CS_fsm_state76),
        .I4(ram_reg_i_683_n_222),
        .I5(ram_reg_i_586_n_222),
        .O(ram_reg_i_499__0_n_222));
  LUT6 #(
    .INIT(64'h0000000044445545)) 
    ram_reg_i_49__0
       (.I0(ram_reg_i_155_n_222),
        .I1(ap_CS_fsm_state127),
        .I2(ram_reg_i_156__0_n_222),
        .I3(ram_reg_i_157_n_222),
        .I4(ram_reg_i_158__0_n_222),
        .I5(p_0_in__0_1),
        .O(empty_n_reg[0]));
  LUT6 #(
    .INIT(64'h0000000044445545)) 
    ram_reg_i_49__1
       (.I0(ram_reg_i_155_n_222),
        .I1(ap_CS_fsm_state127),
        .I2(ram_reg_i_156__0_n_222),
        .I3(ram_reg_i_157_n_222),
        .I4(ram_reg_i_158__0_n_222),
        .I5(ram_reg_0),
        .O(\tptr_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    ram_reg_i_50
       (.I0(ap_CS_fsm_state73),
        .I1(ram_reg_i_180_n_222),
        .I2(ap_CS_fsm_state65),
        .I3(ap_CS_fsm_state66),
        .I4(ram_reg_i_181_n_222),
        .I5(ram_reg_i_182__0_n_222),
        .O(ram_reg_i_50_n_222));
  LUT6 #(
    .INIT(64'hCCCCCCCDCCCDCCCD)) 
    ram_reg_i_500
       (.I0(ram_reg_i_377_n_222),
        .I1(ap_CS_fsm_state72),
        .I2(ap_CS_fsm_state70),
        .I3(ap_CS_fsm_state71),
        .I4(ram_reg_i_682__0_n_222),
        .I5(ap_CS_fsm_state67),
        .O(ram_reg_i_500_n_222));
  LUT6 #(
    .INIT(64'h0888888800880088)) 
    ram_reg_i_500__0
       (.I0(ram_reg_i_688__0_n_222),
        .I1(ram_reg_i_605__0_n_222),
        .I2(ram_reg_i_732_n_222),
        .I3(ram_reg_i_377__0_n_222),
        .I4(ram_reg_i_608_n_222),
        .I5(ram_reg_i_645_n_222),
        .O(ram_reg_i_500__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_501
       (.I0(ap_CS_fsm_state51),
        .I1(ap_CS_fsm_state50),
        .O(ram_reg_i_501_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEFEEEE)) 
    ram_reg_i_501__0
       (.I0(ram_reg_i_753_n_222),
        .I1(ap_CS_fsm_state27),
        .I2(ap_CS_fsm_state26),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state24),
        .I5(ram_reg_i_449__0_n_222),
        .O(ram_reg_i_501__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_502
       (.I0(ap_CS_fsm_state59),
        .I1(ap_CS_fsm_state58),
        .I2(ap_CS_fsm_state57),
        .O(ram_reg_i_502_n_222));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    ram_reg_i_502__0
       (.I0(ram_reg_i_386_n_222),
        .I1(ap_CS_fsm_state5),
        .I2(ap_CS_fsm_state4),
        .I3(ap_CS_fsm_state3),
        .I4(ap_CS_fsm_state2),
        .I5(Q[0]),
        .O(ram_reg_i_502__0_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_503
       (.I0(ap_CS_fsm_state45),
        .I1(ap_CS_fsm_state44),
        .O(ram_reg_i_503_n_222));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_503__0
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_state5),
        .O(ram_reg_i_503__0_n_222));
  LUT6 #(
    .INIT(64'h5555555577FF777F)) 
    ram_reg_i_504
       (.I0(ram_reg_i_127_n_222),
        .I1(ram_reg_i_185__0_n_222),
        .I2(ap_CS_fsm_state82),
        .I3(ap_CS_fsm_state84),
        .I4(ap_CS_fsm_state83),
        .I5(ram_reg_i_264__0_n_222),
        .O(ram_reg_i_504_n_222));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_504__0
       (.I0(ap_CS_fsm_state33),
        .I1(ap_CS_fsm_state34),
        .O(ram_reg_i_504__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFD500FFFF)) 
    ram_reg_i_505
       (.I0(ram_reg_i_180__0_n_222),
        .I1(ap_CS_fsm_state94),
        .I2(ram_reg_i_750__0_n_222),
        .I3(ram_reg_i_72__0_n_222),
        .I4(ram_reg_i_325_n_222),
        .I5(ram_reg_i_699_n_222),
        .O(ram_reg_i_505_n_222));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_505__0
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state8),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state13),
        .O(ram_reg_i_505__0_n_222));
  LUT6 #(
    .INIT(64'hF8F8F8FFF8F8F8F8)) 
    ram_reg_i_506
       (.I0(ram_reg_i_313__0_n_222),
        .I1(ram_reg_i_485__0_n_222),
        .I2(ap_CS_fsm_state126),
        .I3(ap_CS_fsm_state125),
        .I4(ap_CS_fsm_state124),
        .I5(ap_CS_fsm_state123),
        .O(ram_reg_i_506_n_222));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_506__0
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state2),
        .I2(ap_CS_fsm_state79),
        .I3(ap_CS_fsm_state80),
        .O(ram_reg_i_506__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFF04FF04FF04)) 
    ram_reg_i_507
       (.I0(ap_CS_fsm_state50),
        .I1(ap_CS_fsm_state49),
        .I2(ap_CS_fsm_state51),
        .I3(ram_reg_i_257__0_n_222),
        .I4(ram_reg_i_754_n_222),
        .I5(ram_reg_i_653_n_222),
        .O(ram_reg_i_507_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    ram_reg_i_507__0
       (.I0(ap_CS_fsm_state50),
        .I1(ap_CS_fsm_state46),
        .I2(ap_CS_fsm_state81),
        .I3(ap_CS_fsm_state66),
        .I4(ram_reg_i_769_n_222),
        .I5(ram_reg_i_689_n_222),
        .O(ram_reg_i_507__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h01010100)) 
    ram_reg_i_508
       (.I0(ap_CS_fsm_state36),
        .I1(ap_CS_fsm_state35),
        .I2(ap_CS_fsm_state34),
        .I3(ap_CS_fsm_state32),
        .I4(ap_CS_fsm_state33),
        .O(ram_reg_i_508_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    ram_reg_i_508__0
       (.I0(ap_CS_fsm_state62),
        .I1(ram_reg_i_561_n_222),
        .I2(ap_CS_fsm_state70),
        .I3(ap_CS_fsm_state69),
        .I4(ap_CS_fsm_state66),
        .I5(ap_CS_fsm_state65),
        .O(ram_reg_i_508__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    ram_reg_i_509
       (.I0(ap_CS_fsm_state52),
        .I1(ram_reg_i_444_n_222),
        .I2(ap_CS_fsm_state55),
        .I3(ap_CS_fsm_state56),
        .I4(ap_CS_fsm_state58),
        .I5(ap_CS_fsm_state59),
        .O(ram_reg_i_509_n_222));
  LUT6 #(
    .INIT(64'h0000F0FD0000F0FF)) 
    ram_reg_i_509__0
       (.I0(ram_reg_i_755__0_n_222),
        .I1(ap_CS_fsm_state74),
        .I2(ap_CS_fsm_state80),
        .I3(ap_CS_fsm_state79),
        .I4(ap_CS_fsm_state81),
        .I5(ram_reg_i_514__0_n_222),
        .O(ram_reg_i_509__0_n_222));
  LUT5 #(
    .INIT(32'h00080000)) 
    ram_reg_i_51
       (.I0(ram_reg_i_183__0_n_222),
        .I1(ram_reg_i_184__0_n_222),
        .I2(ap_CS_fsm_state83),
        .I3(ap_CS_fsm_state84),
        .I4(ram_reg_i_185__0_n_222),
        .O(ram_reg_i_51_n_222));
  LUT6 #(
    .INIT(64'h00000000AAAAAAAE)) 
    ram_reg_i_510
       (.I0(ram_reg_i_690_n_222),
        .I1(ram_reg_i_691__0_n_222),
        .I2(ram_reg_i_556__0_n_222),
        .I3(ram_reg_i_692__0_n_222),
        .I4(ram_reg_i_586__0_n_222),
        .I5(ram_reg_i_693_n_222),
        .O(ram_reg_i_510_n_222));
  LUT6 #(
    .INIT(64'h50505051FFFFFFFF)) 
    ram_reg_i_510__0
       (.I0(ram_reg_i_719__0_n_222),
        .I1(ram_reg_i_375__0_n_222),
        .I2(ap_CS_fsm_state63),
        .I3(ap_CS_fsm_state62),
        .I4(ap_CS_fsm_state61),
        .I5(ram_reg_i_239_n_222),
        .O(ram_reg_i_510__0_n_222));
  LUT6 #(
    .INIT(64'hFFFBFFFAFFFAFFFA)) 
    ram_reg_i_511
       (.I0(ap_CS_fsm_state17),
        .I1(ap_CS_fsm_state15),
        .I2(ap_CS_fsm_state18),
        .I3(ap_CS_fsm_state16),
        .I4(ram_reg_i_582__0_n_222),
        .I5(ram_reg_i_756_n_222),
        .O(ram_reg_i_511_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF1)) 
    ram_reg_i_511__0
       (.I0(\ap_CS_fsm[121]_i_13_n_222 ),
        .I1(ap_CS_fsm_state49),
        .I2(ap_CS_fsm_state50),
        .I3(ap_CS_fsm_state54),
        .I4(ap_CS_fsm_state51),
        .I5(ap_CS_fsm_state53),
        .O(ram_reg_i_511__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF02FF)) 
    ram_reg_i_512
       (.I0(ap_CS_fsm_state57),
        .I1(ap_CS_fsm_state58),
        .I2(ap_CS_fsm_state59),
        .I3(ram_reg_i_561_n_222),
        .I4(ap_CS_fsm_state61),
        .I5(ap_CS_fsm_state60),
        .O(ram_reg_i_512_n_222));
  LUT6 #(
    .INIT(64'h8888AAAA8888A888)) 
    ram_reg_i_512__0
       (.I0(ram_reg_i_230__0_n_222),
        .I1(ram_reg_i_688_n_222),
        .I2(ap_CS_fsm_state4),
        .I3(ram_reg_i_757__0_n_222),
        .I4(ap_CS_fsm_state9),
        .I5(ram_reg_i_342_n_222),
        .O(ram_reg_i_512__0_n_222));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_513
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state8),
        .O(ram_reg_i_513_n_222));
  LUT6 #(
    .INIT(64'hABABABAAFFFFFFFF)) 
    ram_reg_i_513__0
       (.I0(ram_reg_i_563_n_222),
        .I1(ap_CS_fsm_state69),
        .I2(ap_CS_fsm_state70),
        .I3(ap_CS_fsm_state67),
        .I4(ap_CS_fsm_state68),
        .I5(ram_reg_i_180_n_222),
        .O(ram_reg_i_513__0_n_222));
  LUT6 #(
    .INIT(64'hFFDFFFFFFFFFFFFF)) 
    ram_reg_i_514
       (.I0(ram_reg_i_123_n_222),
        .I1(ram_reg_i_504__0_n_222),
        .I2(ram_reg_i_735_n_222),
        .I3(ram_reg_i_421__0_n_222),
        .I4(ram_reg_i_694_n_222),
        .I5(ram_reg_i_520_n_222),
        .O(ram_reg_i_514_n_222));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_514__0
       (.I0(ap_CS_fsm_state77),
        .I1(ap_CS_fsm_state78),
        .I2(ap_CS_fsm_state76),
        .O(ram_reg_i_514__0_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_515
       (.I0(ap_CS_fsm_state75),
        .I1(ap_CS_fsm_state74),
        .O(ram_reg_i_515_n_222));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_515__0
       (.I0(ap_CS_fsm_state89),
        .I1(ap_CS_fsm_state98),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state10),
        .O(ram_reg_i_515__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    ram_reg_i_516
       (.I0(ram_reg_i_695__0_n_222),
        .I1(ap_CS_fsm_state69),
        .I2(ap_CS_fsm_state67),
        .I3(ram_reg_i_208__0_n_222),
        .I4(ap_CS_fsm_state60),
        .I5(ap_CS_fsm_state58),
        .O(ram_reg_i_516_n_222));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_516__0
       (.I0(ap_CS_fsm_state73),
        .I1(ap_CS_fsm_state72),
        .O(ram_reg_i_516__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_517
       (.I0(ap_CS_fsm_state31),
        .I1(ap_CS_fsm_state30),
        .I2(ap_CS_fsm_state29),
        .I3(ap_CS_fsm_state28),
        .O(ram_reg_i_517_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCCEEFE)) 
    ram_reg_i_517__0
       (.I0(ap_CS_fsm_state66),
        .I1(ram_reg_i_696__0_n_222),
        .I2(ap_CS_fsm_state64),
        .I3(ap_CS_fsm_state65),
        .I4(ap_CS_fsm_state67),
        .I5(ap_CS_fsm_state68),
        .O(ram_reg_i_517__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFFFFFF)) 
    ram_reg_i_518
       (.I0(ram_reg_i_758__0_n_222),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state7),
        .I3(ram_reg_i_681_n_222),
        .I4(ram_reg_i_248_n_222),
        .I5(ram_reg_i_366_n_222),
        .O(ram_reg_i_518_n_222));
  LUT6 #(
    .INIT(64'hFEFFFEFFFFFFFEFF)) 
    ram_reg_i_518__0
       (.I0(ap_CS_fsm_state59),
        .I1(ap_CS_fsm_state56),
        .I2(ap_CS_fsm_state57),
        .I3(ram_reg_i_447__0_n_222),
        .I4(ap_CS_fsm_state54),
        .I5(ap_CS_fsm_state55),
        .O(ram_reg_i_518__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5510)) 
    ram_reg_i_519
       (.I0(ram_reg_i_697_n_222),
        .I1(ram_reg_i_698_n_222),
        .I2(ram_reg_i_699__0_n_222),
        .I3(ram_reg_i_700_n_222),
        .I4(ram_reg_i_701__0_n_222),
        .I5(ram_reg_i_702__0_n_222),
        .O(ram_reg_i_519_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_519__0
       (.I0(ap_CS_fsm_state33),
        .I1(ap_CS_fsm_state32),
        .O(ram_reg_i_519__0_n_222));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    ram_reg_i_51__0
       (.I0(ram_reg_i_159__0_n_222),
        .I1(ram_reg_i_160__0_n_222),
        .I2(ram_reg_i_161_n_222),
        .I3(ram_reg_i_162__0_n_222),
        .I4(ram_reg_i_163__0_n_222),
        .I5(ram_reg_i_164__0_n_222),
        .O(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d0[4]));
  LUT6 #(
    .INIT(64'h0000EFFFFFFFFFFF)) 
    ram_reg_i_52
       (.I0(ap_CS_fsm_state37),
        .I1(ram_reg_i_186__0_n_222),
        .I2(ram_reg_i_187_n_222),
        .I3(ram_reg_i_188_n_222),
        .I4(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_address0),
        .I5(ram_reg_i_190_n_222),
        .O(\ap_CS_fsm_reg[36]_0 [3]));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_520
       (.I0(ap_CS_fsm_state84),
        .I1(ap_CS_fsm_state83),
        .O(ram_reg_i_520_n_222));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_520__0
       (.I0(ram_reg_i_703__0_n_222),
        .I1(ap_CS_fsm_state55),
        .I2(ap_CS_fsm_state53),
        .O(ram_reg_i_520__0_n_222));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    ram_reg_i_521
       (.I0(ram_reg_i_184__0_n_222),
        .I1(ap_CS_fsm_state104),
        .I2(ap_CS_fsm_state105),
        .I3(ap_CS_fsm_state106),
        .I4(ap_CS_fsm_state101),
        .I5(ram_reg_i_336_n_222),
        .O(ram_reg_i_521_n_222));
  LUT6 #(
    .INIT(64'hFEFEFEFFFEFEFEFE)) 
    ram_reg_i_521__0
       (.I0(ap_CS_fsm_state67),
        .I1(ap_CS_fsm_state65),
        .I2(ap_CS_fsm_state63),
        .I3(ap_CS_fsm_state62),
        .I4(ap_CS_fsm_state61),
        .I5(ram_reg_i_375__0_n_222),
        .O(ram_reg_i_521__0_n_222));
  LUT6 #(
    .INIT(64'hEFEFEEEEEFEFEFEE)) 
    ram_reg_i_522
       (.I0(ram_reg_i_704__0_n_222),
        .I1(ap_CS_fsm_state73),
        .I2(ap_CS_fsm_state72),
        .I3(ap_CS_fsm_state69),
        .I4(ap_CS_fsm_state71),
        .I5(ap_CS_fsm_state70),
        .O(ram_reg_i_522_n_222));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_522__0
       (.I0(ap_CS_fsm_state47),
        .I1(ap_CS_fsm_state46),
        .I2(ap_CS_fsm_state49),
        .I3(ap_CS_fsm_state48),
        .I4(ap_CS_fsm_state44),
        .I5(ap_CS_fsm_state45),
        .O(ram_reg_i_522__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_523
       (.I0(ap_CS_fsm_state92),
        .I1(ap_CS_fsm_state93),
        .I2(ap_CS_fsm_state95),
        .I3(ap_CS_fsm_state96),
        .O(ram_reg_i_523_n_222));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_523__0
       (.I0(ap_CS_fsm_state52),
        .I1(ap_CS_fsm_state55),
        .I2(ap_CS_fsm_state51),
        .I3(ap_CS_fsm_state50),
        .I4(ap_CS_fsm_state53),
        .I5(ap_CS_fsm_state54),
        .O(ram_reg_i_523__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_524
       (.I0(ap_CS_fsm_state117),
        .I1(ap_CS_fsm_state118),
        .I2(ap_CS_fsm_state114),
        .I3(ap_CS_fsm_state113),
        .I4(ap_CS_fsm_state116),
        .I5(ap_CS_fsm_state115),
        .O(ram_reg_i_524_n_222));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h1110)) 
    ram_reg_i_524__0
       (.I0(ap_CS_fsm_state89),
        .I1(ap_CS_fsm_state90),
        .I2(ap_CS_fsm_state87),
        .I3(ap_CS_fsm_state88),
        .O(ram_reg_i_524__0_n_222));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_525
       (.I0(ram_reg_i_252__0_n_222),
        .I1(ap_CS_fsm_state109),
        .I2(ap_CS_fsm_state108),
        .I3(ap_CS_fsm_state102),
        .I4(ap_CS_fsm_state103),
        .I5(ap_CS_fsm_state101),
        .O(ram_reg_i_525_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_525__0
       (.I0(ram_reg_i_705__0_n_222),
        .I1(ap_CS_fsm_state54),
        .I2(ap_CS_fsm_state56),
        .I3(ap_CS_fsm_state51),
        .I4(ap_CS_fsm_state55),
        .I5(ap_CS_fsm_state52),
        .O(ram_reg_i_525__0_n_222));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_526
       (.I0(ap_CS_fsm_state92),
        .I1(ap_CS_fsm_state93),
        .I2(ap_CS_fsm_state91),
        .O(ram_reg_i_526_n_222));
  LUT6 #(
    .INIT(64'h00000000AAAAAAAE)) 
    ram_reg_i_526__0
       (.I0(ram_reg_i_706__0_n_222),
        .I1(ram_reg_i_707_n_222),
        .I2(ap_CS_fsm_state38),
        .I3(ram_reg_i_708__0_n_222),
        .I4(ram_reg_i_709__0_n_222),
        .I5(ram_reg_i_710_n_222),
        .O(ram_reg_i_526__0_n_222));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    ram_reg_i_527
       (.I0(ram_reg_i_732_n_222),
        .I1(ap_CS_fsm_state46),
        .I2(ap_CS_fsm_state45),
        .I3(ap_CS_fsm_state41),
        .I4(ap_CS_fsm_state42),
        .I5(ram_reg_i_633_n_222),
        .O(ram_reg_i_527_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0010)) 
    ram_reg_i_527__0
       (.I0(ap_CS_fsm_state55),
        .I1(ap_CS_fsm_state56),
        .I2(ap_CS_fsm_state53),
        .I3(ap_CS_fsm_state54),
        .I4(ap_CS_fsm_state57),
        .I5(ap_CS_fsm_state58),
        .O(ram_reg_i_527__0_n_222));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_528
       (.I0(ap_CS_fsm_state63),
        .I1(ap_CS_fsm_state62),
        .I2(ap_CS_fsm_state60),
        .I3(ap_CS_fsm_state61),
        .O(ram_reg_i_528_n_222));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_528__0
       (.I0(ap_CS_fsm_state59),
        .I1(ap_CS_fsm_state60),
        .I2(ap_CS_fsm_state61),
        .O(ram_reg_i_528__0_n_222));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    ram_reg_i_529
       (.I0(ram_reg_i_491_n_222),
        .I1(ram_reg_i_187_n_222),
        .I2(ap_CS_fsm_state31),
        .I3(ap_CS_fsm_state32),
        .I4(ap_CS_fsm_state30),
        .I5(ap_CS_fsm_state29),
        .O(ram_reg_i_529_n_222));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_529__0
       (.I0(ap_CS_fsm_state101),
        .I1(ap_CS_fsm_state103),
        .O(ram_reg_i_529__0_n_222));
  LUT5 #(
    .INIT(32'h000E0000)) 
    ram_reg_i_52__0
       (.I0(ram_reg_i_106__0_n_222),
        .I1(ram_reg_i_179_n_222),
        .I2(ram_reg_i_165__0_n_222),
        .I3(ram_reg_i_166__0_n_222),
        .I4(ram_reg_i_183__0_n_222),
        .O(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d0[3]));
  LUT6 #(
    .INIT(64'hE0EEEEEEEEEEEEEE)) 
    ram_reg_i_53
       (.I0(ram_reg_i_190_n_222),
        .I1(ram_reg_i_191_n_222),
        .I2(ram_reg_i_192__0_n_222),
        .I3(ram_reg_i_51_n_222),
        .I4(ram_reg_i_193__0_n_222),
        .I5(ram_reg_i_194__0_n_222),
        .O(\ap_CS_fsm_reg[36]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hEFEE)) 
    ram_reg_i_530
       (.I0(ap_CS_fsm_state100),
        .I1(ap_CS_fsm_state98),
        .I2(ap_CS_fsm_state97),
        .I3(ap_CS_fsm_state96),
        .O(ram_reg_i_530_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    ram_reg_i_530__0
       (.I0(ap_CS_fsm_state50),
        .I1(ap_CS_fsm_state49),
        .I2(ram_reg_i_444_n_222),
        .I3(ap_CS_fsm_state52),
        .I4(ap_CS_fsm_state55),
        .I5(ap_CS_fsm_state51),
        .O(ram_reg_i_530__0_n_222));
  LUT5 #(
    .INIT(32'h00020000)) 
    ram_reg_i_531
       (.I0(ram_reg_i_187_n_222),
        .I1(ap_CS_fsm_state31),
        .I2(ap_CS_fsm_state29),
        .I3(ap_CS_fsm_state30),
        .I4(ram_reg_i_573__0_n_222),
        .O(ram_reg_i_531_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEEF)) 
    ram_reg_i_531__0
       (.I0(ap_CS_fsm_state89),
        .I1(ap_CS_fsm_state87),
        .I2(ap_CS_fsm_state83),
        .I3(ram_reg_i_193__0_n_222),
        .I4(ap_CS_fsm_state85),
        .I5(ap_CS_fsm_state84),
        .O(ram_reg_i_531__0_n_222));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_532
       (.I0(ram_reg_i_759_n_222),
        .I1(ap_CS_fsm_state22),
        .I2(ap_CS_fsm_state21),
        .I3(ap_CS_fsm_state20),
        .O(ram_reg_i_532_n_222));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_532__0
       (.I0(ap_CS_fsm_state83),
        .I1(ap_CS_fsm_state80),
        .I2(ap_CS_fsm_state79),
        .I3(ap_CS_fsm_state78),
        .O(ram_reg_i_532__0_n_222));
  LUT6 #(
    .INIT(64'h0000AA08AAAAAAAA)) 
    ram_reg_i_533
       (.I0(ram_reg_i_711_n_222),
        .I1(ram_reg_i_712_n_222),
        .I2(ram_reg_i_713_n_222),
        .I3(ap_CS_fsm_state59),
        .I4(ram_reg_i_714__0_n_222),
        .I5(ram_reg_i_715__0_n_222),
        .O(ram_reg_i_533_n_222));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_533__0
       (.I0(ap_CS_fsm_state18),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state19),
        .O(ram_reg_i_533__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF3302)) 
    ram_reg_i_534
       (.I0(ap_CS_fsm_state86),
        .I1(ap_CS_fsm_state89),
        .I2(ap_CS_fsm_state87),
        .I3(ap_CS_fsm_state88),
        .I4(ap_CS_fsm_state90),
        .I5(ram_reg_i_523_n_222),
        .O(ram_reg_i_534_n_222));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h33320000)) 
    ram_reg_i_534__0
       (.I0(\ap_CS_fsm[121]_i_9_n_222 ),
        .I1(ap_CS_fsm_state49),
        .I2(ap_CS_fsm_state48),
        .I3(ap_CS_fsm_state47),
        .I4(ram_reg_i_523__0_n_222),
        .O(ram_reg_i_534__0_n_222));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ram_reg_i_535
       (.I0(ram_reg_i_556_n_222),
        .I1(ap_CS_fsm_state20),
        .I2(ap_CS_fsm_state19),
        .I3(ap_CS_fsm_state21),
        .I4(ram_reg_i_616__0_n_222),
        .I5(\ap_CS_fsm[121]_i_19_n_222 ),
        .O(ram_reg_i_535_n_222));
  LUT6 #(
    .INIT(64'h11111000FFFFFFFF)) 
    ram_reg_i_535__0
       (.I0(ap_CS_fsm_state95),
        .I1(ap_CS_fsm_state96),
        .I2(\ap_CS_fsm[121]_i_10_n_222 ),
        .I3(ap_CS_fsm_state91),
        .I4(ap_CS_fsm_state94),
        .I5(ram_reg_i_288_n_222),
        .O(ram_reg_i_535__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEFFFFF)) 
    ram_reg_i_536
       (.I0(ram_reg_i_686_n_222),
        .I1(ram_reg_i_716_n_222),
        .I2(ram_reg_i_506__0_n_222),
        .I3(ram_reg_i_717__0_n_222),
        .I4(ram_reg_i_718__0_n_222),
        .I5(ram_reg_i_778_n_222),
        .O(ram_reg_i_536_n_222));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_536__0
       (.I0(ap_CS_fsm_state77),
        .I1(ap_CS_fsm_state78),
        .I2(ap_CS_fsm_state79),
        .I3(ap_CS_fsm_state80),
        .O(ram_reg_i_536__0_n_222));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_537
       (.I0(ap_CS_fsm_state119),
        .I1(ap_CS_fsm_state120),
        .I2(ap_CS_fsm_state125),
        .I3(ap_CS_fsm_state126),
        .I4(ap_CS_fsm_state127),
        .I5(ram_reg_i_224_n_222),
        .O(ram_reg_i_537_n_222));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_537__0
       (.I0(ram_reg_i_523_n_222),
        .I1(ap_CS_fsm_state49),
        .I2(ap_CS_fsm_state51),
        .I3(ap_CS_fsm_state38),
        .I4(ap_CS_fsm_state37),
        .I5(ram_reg_i_719_n_222),
        .O(ram_reg_i_537__0_n_222));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_i_538
       (.I0(ap_CS_fsm_state55),
        .I1(ap_CS_fsm_state57),
        .I2(ram_reg_i_607_n_222),
        .I3(ram_reg_i_444_n_222),
        .I4(ap_CS_fsm_state104),
        .I5(ap_CS_fsm_state103),
        .O(ram_reg_i_538_n_222));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_538__0
       (.I0(ap_CS_fsm_state108),
        .I1(ap_CS_fsm_state106),
        .I2(ap_CS_fsm_state107),
        .I3(ap_CS_fsm_state105),
        .O(ram_reg_i_538__0_n_222));
  LUT6 #(
    .INIT(64'hFEFFFFFFFEFEFEFE)) 
    ram_reg_i_539
       (.I0(ap_CS_fsm_state123),
        .I1(ap_CS_fsm_state124),
        .I2(ram_reg_i_760_n_222),
        .I3(ram_reg_i_202_n_222),
        .I4(ram_reg_i_479_n_222),
        .I5(ram_reg_i_90__0_n_222),
        .O(ram_reg_i_539_n_222));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_539__0
       (.I0(ap_CS_fsm_state20),
        .I1(ap_CS_fsm_state19),
        .I2(ap_CS_fsm_state21),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_i_539__0_n_222));
  LUT6 #(
    .INIT(64'hA8AAA8AAA8AAAAAA)) 
    ram_reg_i_53__0
       (.I0(ram_reg_i_167__0_n_222),
        .I1(ram_reg_i_168__0_n_222),
        .I2(ap_CS_fsm_state78),
        .I3(ram_reg_i_169_n_222),
        .I4(ram_reg_i_170__0_n_222),
        .I5(ram_reg_i_171_n_222),
        .O(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d0[2]));
  LUT6 #(
    .INIT(64'hEFEFEFE0EFE0EFE0)) 
    ram_reg_i_54
       (.I0(ram_reg_i_195_n_222),
        .I1(ram_reg_i_196__0_n_222),
        .I2(ram_reg_i_51_n_222),
        .I3(ram_reg_i_197_n_222),
        .I4(ram_reg_i_198_n_222),
        .I5(ram_reg_i_199_n_222),
        .O(\ap_CS_fsm_reg[36]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFF4F4FFFFFFF4F)) 
    ram_reg_i_540
       (.I0(ram_reg_i_761_n_222),
        .I1(ram_reg_i_475__0_n_222),
        .I2(ram_reg_i_548_n_222),
        .I3(ap_CS_fsm_state104),
        .I4(ap_CS_fsm_state109),
        .I5(ram_reg_i_538__0_n_222),
        .O(ram_reg_i_540_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000010)) 
    ram_reg_i_540__0
       (.I0(ap_CS_fsm_state69),
        .I1(ap_CS_fsm_state65),
        .I2(ap_CS_fsm_state64),
        .I3(ap_CS_fsm_state66),
        .I4(ap_CS_fsm_state68),
        .I5(ram_reg_i_720_n_222),
        .O(ram_reg_i_540__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFF55550010)) 
    ram_reg_i_541
       (.I0(ram_reg_i_721__0_n_222),
        .I1(ram_reg_i_722__0_n_222),
        .I2(\ap_CS_fsm[121]_i_4_n_222 ),
        .I3(ram_reg_i_322__0_n_222),
        .I4(ram_reg_i_723__0_n_222),
        .I5(ram_reg_i_724_n_222),
        .O(ram_reg_i_541_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF02)) 
    ram_reg_i_541__0
       (.I0(ram_reg_i_180_n_222),
        .I1(ap_CS_fsm_state70),
        .I2(ap_CS_fsm_state69),
        .I3(ram_reg_i_762_n_222),
        .I4(ram_reg_i_182__0_n_222),
        .I5(ap_CS_fsm_state73),
        .O(ram_reg_i_541__0_n_222));
  LUT6 #(
    .INIT(64'hAAABAAABAAABAAAA)) 
    ram_reg_i_542
       (.I0(ap_CS_fsm_state54),
        .I1(ram_reg_i_780_n_222),
        .I2(ap_CS_fsm_state53),
        .I3(ap_CS_fsm_state51),
        .I4(ap_CS_fsm_state49),
        .I5(ap_CS_fsm_state48),
        .O(ram_reg_i_542_n_222));
  LUT6 #(
    .INIT(64'hF0D00000F0F00000)) 
    ram_reg_i_542__0
       (.I0(ram_reg_i_163__0_n_222),
        .I1(ap_CS_fsm_state57),
        .I2(ram_reg_i_447__0_n_222),
        .I3(ap_CS_fsm_state60),
        .I4(ram_reg_i_561_n_222),
        .I5(ap_CS_fsm_state56),
        .O(ram_reg_i_542__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_543
       (.I0(ap_CS_fsm_state24),
        .I1(ap_CS_fsm_state22),
        .O(ram_reg_i_543_n_222));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_543__0
       (.I0(ap_CS_fsm_state61),
        .I1(ap_CS_fsm_state55),
        .I2(ap_CS_fsm_state57),
        .I3(ap_CS_fsm_state58),
        .I4(ap_CS_fsm_state56),
        .O(ram_reg_i_543__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF1FF)) 
    ram_reg_i_544
       (.I0(ram_reg_i_560_n_222),
        .I1(ap_CS_fsm_state61),
        .I2(ap_CS_fsm_state66),
        .I3(ram_reg_i_353_n_222),
        .I4(ap_CS_fsm_state69),
        .I5(ram_reg_i_725__0_n_222),
        .O(ram_reg_i_544_n_222));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA08AA)) 
    ram_reg_i_544__0
       (.I0(ram_reg_i_763__0_n_222),
        .I1(\ap_CS_fsm[121]_i_19_n_222 ),
        .I2(ram_reg_i_764__0_n_222),
        .I3(ram_reg_i_582__0_n_222),
        .I4(ap_CS_fsm_state16),
        .I5(ap_CS_fsm_state15),
        .O(ram_reg_i_544__0_n_222));
  LUT6 #(
    .INIT(64'h08AAAAAA08AA08AA)) 
    ram_reg_i_545
       (.I0(ram_reg_i_765__0_n_222),
        .I1(ram_reg_i_527_n_222),
        .I2(ram_reg_i_766__0_n_222),
        .I3(ram_reg_i_767__0_n_222),
        .I4(ap_CS_fsm_state44),
        .I5(ram_reg_i_768_n_222),
        .O(ram_reg_i_545_n_222));
  LUT6 #(
    .INIT(64'hEEEFEEEFEEEFEEEE)) 
    ram_reg_i_545__0
       (.I0(ap_CS_fsm_state82),
        .I1(ap_CS_fsm_state80),
        .I2(ap_CS_fsm_state79),
        .I3(ap_CS_fsm_state78),
        .I4(ap_CS_fsm_state77),
        .I5(ap_CS_fsm_state76),
        .O(ram_reg_i_545__0_n_222));
  LUT6 #(
    .INIT(64'h00000000FEFF00FF)) 
    ram_reg_i_546
       (.I0(ap_CS_fsm_state86),
        .I1(ap_CS_fsm_state85),
        .I2(ram_reg_i_520_n_222),
        .I3(ram_reg_i_234__0_n_222),
        .I4(ram_reg_i_596_n_222),
        .I5(ap_CS_fsm_state91),
        .O(ram_reg_i_546_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE0)) 
    ram_reg_i_546__0
       (.I0(ap_CS_fsm_state62),
        .I1(ap_CS_fsm_state61),
        .I2(ram_reg_i_367_n_222),
        .I3(ap_CS_fsm_state66),
        .I4(ap_CS_fsm_state67),
        .I5(ap_CS_fsm_state69),
        .O(ram_reg_i_546__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_547
       (.I0(ram_reg_i_726__0_n_222),
        .I1(ap_CS_fsm_state53),
        .I2(ap_CS_fsm_state51),
        .I3(ram_reg_i_658__0_n_222),
        .I4(ap_CS_fsm_state52),
        .I5(ap_CS_fsm_state55),
        .O(ram_reg_i_547_n_222));
  LUT6 #(
    .INIT(64'h02FF0000FFFFFFFF)) 
    ram_reg_i_547__0
       (.I0(ap_CS_fsm_state92),
        .I1(ap_CS_fsm_state93),
        .I2(ap_CS_fsm_state94),
        .I3(ram_reg_i_750__0_n_222),
        .I4(ram_reg_i_427__0_n_222),
        .I5(ram_reg_i_468__0_n_222),
        .O(ram_reg_i_547__0_n_222));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_548
       (.I0(ap_CS_fsm_state110),
        .I1(ap_CS_fsm_state112),
        .I2(ap_CS_fsm_state111),
        .I3(ram_reg_i_524_n_222),
        .O(ram_reg_i_548_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFF55550051)) 
    ram_reg_i_548__0
       (.I0(ram_reg_i_727__0_n_222),
        .I1(ram_reg_i_728_n_222),
        .I2(ram_reg_i_729_n_222),
        .I3(ram_reg_i_759_n_222),
        .I4(ram_reg_i_730__0_n_222),
        .I5(ram_reg_i_731_n_222),
        .O(ram_reg_i_548__0_n_222));
  LUT6 #(
    .INIT(64'h1130110033333333)) 
    ram_reg_i_549
       (.I0(ram_reg_i_538__0_n_222),
        .I1(ap_CS_fsm_state109),
        .I2(ram_reg_i_174_n_222),
        .I3(ap_CS_fsm_state104),
        .I4(ap_CS_fsm_state103),
        .I5(ram_reg_i_325_n_222),
        .O(ram_reg_i_549_n_222));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'hEEEEFFFE)) 
    ram_reg_i_549__0
       (.I0(ap_CS_fsm_state48),
        .I1(ap_CS_fsm_state50),
        .I2(ap_CS_fsm_state46),
        .I3(ap_CS_fsm_state45),
        .I4(ap_CS_fsm_state47),
        .O(ram_reg_i_549__0_n_222));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    ram_reg_i_54__0
       (.I0(ram_reg_i_172__0_n_222),
        .I1(ram_reg_i_173_n_222),
        .I2(ap_CS_fsm_state104),
        .I3(ram_reg_i_174_n_222),
        .I4(ram_reg_i_63_n_222),
        .I5(ram_reg_i_175_n_222),
        .O(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d0[1]));
  LUT6 #(
    .INIT(64'hAABAAAAABABABABA)) 
    ram_reg_i_55
       (.I0(ram_reg_i_200_n_222),
        .I1(ram_reg_i_201_n_222),
        .I2(ram_reg_i_51_n_222),
        .I3(ram_reg_i_202__0_n_222),
        .I4(ram_reg_i_203__0_n_222),
        .I5(ram_reg_i_204__0_n_222),
        .O(\ap_CS_fsm_reg[36]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF04FF)) 
    ram_reg_i_550
       (.I0(ram_reg_i_726__0_n_222),
        .I1(ap_CS_fsm_state54),
        .I2(ap_CS_fsm_state55),
        .I3(ram_reg_i_732__0_n_222),
        .I4(ap_CS_fsm_state63),
        .I5(ram_reg_i_375__0_n_222),
        .O(ram_reg_i_550_n_222));
  LUT6 #(
    .INIT(64'h1110111011101111)) 
    ram_reg_i_550__0
       (.I0(ap_CS_fsm_state35),
        .I1(ap_CS_fsm_state36),
        .I2(ap_CS_fsm_state33),
        .I3(ap_CS_fsm_state34),
        .I4(ap_CS_fsm_state31),
        .I5(ap_CS_fsm_state32),
        .O(ram_reg_i_550__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    ram_reg_i_551
       (.I0(ap_CS_fsm_state69),
        .I1(ap_CS_fsm_state68),
        .I2(ap_CS_fsm_state71),
        .I3(ap_CS_fsm_state70),
        .I4(ap_CS_fsm_state75),
        .I5(ap_CS_fsm_state74),
        .O(ram_reg_i_551_n_222));
  LUT6 #(
    .INIT(64'hE000F000E000E000)) 
    ram_reg_i_551__0
       (.I0(ap_CS_fsm_state43),
        .I1(ap_CS_fsm_state44),
        .I2(ram_reg_i_765__0_n_222),
        .I3(ram_reg_i_767__0_n_222),
        .I4(ram_reg_i_769_n_222),
        .I5(ram_reg_i_733_n_222),
        .O(ram_reg_i_551__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'hFFFF000E)) 
    ram_reg_i_552
       (.I0(ap_CS_fsm_state52),
        .I1(ap_CS_fsm_state51),
        .I2(ap_CS_fsm_state54),
        .I3(ap_CS_fsm_state53),
        .I4(ap_CS_fsm_state55),
        .O(ram_reg_i_552_n_222));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_552__0
       (.I0(ap_CS_fsm_state95),
        .I1(ap_CS_fsm_state97),
        .I2(ap_CS_fsm_state91),
        .I3(ap_CS_fsm_state92),
        .O(ram_reg_i_552__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    ram_reg_i_553
       (.I0(ram_reg_i_523__0_n_222),
        .I1(ap_CS_fsm_state47),
        .I2(ap_CS_fsm_state48),
        .I3(ap_CS_fsm_state49),
        .O(ram_reg_i_553_n_222));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_553__0
       (.I0(ap_CS_fsm_state23),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state28),
        .I3(ap_CS_fsm_state27),
        .O(ram_reg_i_553__0_n_222));
  LUT6 #(
    .INIT(64'h000000000000EEEF)) 
    ram_reg_i_554
       (.I0(ap_CS_fsm_state6),
        .I1(ap_CS_fsm_state5),
        .I2(ap_CS_fsm_state4),
        .I3(ap_CS_fsm_state3),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_i_554_n_222));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_554__0
       (.I0(ap_CS_fsm_state65),
        .I1(ap_CS_fsm_state67),
        .I2(ap_CS_fsm_state68),
        .I3(ap_CS_fsm_state69),
        .O(ram_reg_i_554__0_n_222));
  LUT6 #(
    .INIT(64'h1111111111110001)) 
    ram_reg_i_555
       (.I0(ap_CS_fsm_state16),
        .I1(ap_CS_fsm_state15),
        .I2(ap_CS_fsm_state11),
        .I3(ap_CS_fsm_state12),
        .I4(ap_CS_fsm_state13),
        .I5(ap_CS_fsm_state14),
        .O(ram_reg_i_555_n_222));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_555__0
       (.I0(ap_CS_fsm_state43),
        .I1(ap_CS_fsm_state41),
        .I2(ap_CS_fsm_state44),
        .I3(ap_CS_fsm_state46),
        .O(ram_reg_i_555__0_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_556
       (.I0(ap_CS_fsm_state17),
        .I1(ap_CS_fsm_state18),
        .O(ram_reg_i_556_n_222));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_556__0
       (.I0(ap_CS_fsm_state31),
        .I1(ap_CS_fsm_state32),
        .O(ram_reg_i_556__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_557
       (.I0(ap_CS_fsm_state24),
        .I1(ap_CS_fsm_state23),
        .O(ram_reg_i_557_n_222));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_557__0
       (.I0(ap_CS_fsm_state111),
        .I1(ap_CS_fsm_state108),
        .O(ram_reg_i_557__0_n_222));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_558
       (.I0(ap_CS_fsm_state27),
        .I1(ap_CS_fsm_state28),
        .O(ram_reg_i_558_n_222));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_558__0
       (.I0(ap_CS_fsm_state51),
        .I1(ap_CS_fsm_state54),
        .O(ram_reg_i_558__0_n_222));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_559
       (.I0(ap_CS_fsm_state26),
        .I1(ap_CS_fsm_state25),
        .O(ram_reg_i_559_n_222));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_559__0
       (.I0(ap_CS_fsm_state96),
        .I1(ap_CS_fsm_state93),
        .O(ram_reg_i_559__0_n_222));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_55__0
       (.I0(ram_reg_i_237_n_222),
        .I1(ap_CS_fsm_state102),
        .I2(ap_CS_fsm_state100),
        .I3(ap_CS_fsm_state101),
        .O(ram_reg_i_55__0_n_222));
  LUT6 #(
    .INIT(64'hFF22FF22FF220020)) 
    ram_reg_i_56
       (.I0(ram_reg_i_205_n_222),
        .I1(ram_reg_i_206_n_222),
        .I2(ram_reg_i_62_n_222),
        .I3(ram_reg_i_63__0_n_222),
        .I4(ap_CS_fsm_state127),
        .I5(ram_reg_i_207_n_222),
        .O(ram_reg_i_56_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_560
       (.I0(ap_CS_fsm_state60),
        .I1(ap_CS_fsm_state59),
        .O(ram_reg_i_560_n_222));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_560__0
       (.I0(ap_CS_fsm_state101),
        .I1(ap_CS_fsm_state104),
        .O(ram_reg_i_560__0_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_561
       (.I0(ap_CS_fsm_state64),
        .I1(ap_CS_fsm_state63),
        .O(ram_reg_i_561_n_222));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h11110001)) 
    ram_reg_i_561__0
       (.I0(ap_CS_fsm_state84),
        .I1(ap_CS_fsm_state85),
        .I2(ap_CS_fsm_state82),
        .I3(ap_CS_fsm_state81),
        .I4(ap_CS_fsm_state83),
        .O(ram_reg_i_561__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_562
       (.I0(ap_CS_fsm_state77),
        .I1(ap_CS_fsm_state78),
        .I2(ap_CS_fsm_state81),
        .I3(ap_CS_fsm_state82),
        .O(ram_reg_i_562_n_222));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_562__0
       (.I0(ap_CS_fsm_state89),
        .I1(ap_CS_fsm_state91),
        .I2(ap_CS_fsm_state93),
        .I3(ap_CS_fsm_state92),
        .O(ram_reg_i_562__0_n_222));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_563
       (.I0(ap_CS_fsm_state76),
        .I1(ap_CS_fsm_state75),
        .O(ram_reg_i_563_n_222));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_563__0
       (.I0(ap_CS_fsm_state62),
        .I1(ap_CS_fsm_state60),
        .O(ram_reg_i_563__0_n_222));
  LUT6 #(
    .INIT(64'h1155105511551155)) 
    ram_reg_i_564
       (.I0(ap_CS_fsm_state54),
        .I1(ap_CS_fsm_state51),
        .I2(ram_reg_i_733__0_n_222),
        .I3(ram_reg_i_734__0_n_222),
        .I4(ram_reg_i_735__0_n_222),
        .I5(ram_reg_i_736_n_222),
        .O(ram_reg_i_564_n_222));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h1110)) 
    ram_reg_i_564__0
       (.I0(ap_CS_fsm_state81),
        .I1(ap_CS_fsm_state82),
        .I2(ap_CS_fsm_state79),
        .I3(ap_CS_fsm_state80),
        .O(ram_reg_i_564__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    ram_reg_i_565
       (.I0(ram_reg_i_181_n_222),
        .I1(ap_CS_fsm_state72),
        .I2(ap_CS_fsm_state73),
        .I3(ap_CS_fsm_state65),
        .I4(ap_CS_fsm_state64),
        .I5(ram_reg_i_633__0_n_222),
        .O(ram_reg_i_565_n_222));
  LUT6 #(
    .INIT(64'h1111111111110001)) 
    ram_reg_i_565__0
       (.I0(ap_CS_fsm_state72),
        .I1(ap_CS_fsm_state71),
        .I2(ap_CS_fsm_state68),
        .I3(ap_CS_fsm_state67),
        .I4(ap_CS_fsm_state70),
        .I5(ap_CS_fsm_state69),
        .O(ram_reg_i_565__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFDFFFFFFFFF)) 
    ram_reg_i_566
       (.I0(ram_reg_i_514__0_n_222),
        .I1(ap_CS_fsm_state81),
        .I2(ram_reg_i_624_n_222),
        .I3(ap_CS_fsm_state82),
        .I4(ap_CS_fsm_state80),
        .I5(ram_reg_i_515_n_222),
        .O(ram_reg_i_566_n_222));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h45)) 
    ram_reg_i_566__0
       (.I0(ap_CS_fsm_state124),
        .I1(ap_CS_fsm_state123),
        .I2(ap_CS_fsm_state122),
        .O(ram_reg_i_566__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_567
       (.I0(ap_CS_fsm_state81),
        .I1(ap_CS_fsm_state83),
        .O(ram_reg_i_567_n_222));
  LUT6 #(
    .INIT(64'h5555050555550001)) 
    ram_reg_i_567__0
       (.I0(ap_CS_fsm_state90),
        .I1(ap_CS_fsm_state86),
        .I2(ap_CS_fsm_state88),
        .I3(ram_reg_i_770__0_n_222),
        .I4(ap_CS_fsm_state89),
        .I5(ap_CS_fsm_state87),
        .O(ram_reg_i_567__0_n_222));
  LUT6 #(
    .INIT(64'h00000000FFFF00F2)) 
    ram_reg_i_568
       (.I0(ap_CS_fsm_state92),
        .I1(ap_CS_fsm_state93),
        .I2(ap_CS_fsm_state94),
        .I3(ram_reg_i_348__0_n_222),
        .I4(ram_reg_i_530_n_222),
        .I5(ram_reg_i_311__0_n_222),
        .O(ram_reg_i_568_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    ram_reg_i_568__0
       (.I0(ap_CS_fsm_state60),
        .I1(ram_reg_i_163__0_n_222),
        .I2(ap_CS_fsm_state57),
        .I3(ram_reg_i_703__0_n_222),
        .I4(ap_CS_fsm_state54),
        .I5(ap_CS_fsm_state56),
        .O(ram_reg_i_568__0_n_222));
  LUT6 #(
    .INIT(64'hF5F1F5F0F5F1F5F1)) 
    ram_reg_i_569
       (.I0(ap_CS_fsm_state108),
        .I1(ap_CS_fsm_state106),
        .I2(ap_CS_fsm_state109),
        .I3(ap_CS_fsm_state107),
        .I4(ap_CS_fsm_state105),
        .I5(ram_reg_i_771__0_n_222),
        .O(ram_reg_i_569_n_222));
  LUT6 #(
    .INIT(64'h0000000011101111)) 
    ram_reg_i_569__0
       (.I0(ap_CS_fsm_state44),
        .I1(ap_CS_fsm_state42),
        .I2(ap_CS_fsm_state38),
        .I3(ap_CS_fsm_state39),
        .I4(ap_CS_fsm_state37),
        .I5(ap_CS_fsm_state40),
        .O(ram_reg_i_569__0_n_222));
  LUT6 #(
    .INIT(64'hDDDD5DDD5D5D5D5D)) 
    ram_reg_i_56__0
       (.I0(ram_reg_i_110__0_n_222),
        .I1(ram_reg_i_176__0_n_222),
        .I2(ram_reg_i_404_n_222),
        .I3(ram_reg_i_177__0_n_222),
        .I4(ram_reg_i_178__0_n_222),
        .I5(ram_reg_i_179__0_n_222),
        .O(ram_reg_i_56__0_n_222));
  LUT6 #(
    .INIT(64'hAE00AE000000AE00)) 
    ram_reg_i_57
       (.I0(ram_reg_i_208_n_222),
        .I1(ram_reg_i_209_n_222),
        .I2(ram_reg_i_210__0_n_222),
        .I3(ram_reg_i_51_n_222),
        .I4(ram_reg_i_211_n_222),
        .I5(ram_reg_i_212_n_222),
        .O(ram_reg_i_57_n_222));
  LUT6 #(
    .INIT(64'h44FF44FF444444F4)) 
    ram_reg_i_570
       (.I0(ram_reg_i_530__0_n_222),
        .I1(ap_CS_fsm_state48),
        .I2(ram_reg_i_772__0_n_222),
        .I3(ap_CS_fsm_state55),
        .I4(ap_CS_fsm_state53),
        .I5(ap_CS_fsm_state54),
        .O(ram_reg_i_570_n_222));
  LUT6 #(
    .INIT(64'h8F008F0000008F00)) 
    ram_reg_i_570__0
       (.I0(ram_reg_i_737_n_222),
        .I1(ram_reg_i_738_n_222),
        .I2(ram_reg_i_739__0_n_222),
        .I3(ram_reg_i_735_n_222),
        .I4(ap_CS_fsm_state33),
        .I5(ap_CS_fsm_state34),
        .O(ram_reg_i_570__0_n_222));
  LUT5 #(
    .INIT(32'h00000100)) 
    ram_reg_i_571
       (.I0(ap_CS_fsm_state48),
        .I1(ap_CS_fsm_state49),
        .I2(ap_CS_fsm_state47),
        .I3(ram_reg_i_523__0_n_222),
        .I4(ram_reg_i_527_n_222),
        .O(ram_reg_i_571_n_222));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    ram_reg_i_571__0
       (.I0(ap_CS_fsm_state36),
        .I1(ap_CS_fsm_state39),
        .I2(ap_CS_fsm_state35),
        .I3(ap_CS_fsm_state38),
        .I4(ram_reg_i_740__0_n_222),
        .O(ram_reg_i_571__0_n_222));
  LUT6 #(
    .INIT(64'h000F000F0000000E)) 
    ram_reg_i_572
       (.I0(ram_reg_i_773__0_n_222),
        .I1(ap_CS_fsm_state41),
        .I2(ap_CS_fsm_state46),
        .I3(ap_CS_fsm_state44),
        .I4(ap_CS_fsm_state42),
        .I5(ap_CS_fsm_state43),
        .O(ram_reg_i_572_n_222));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    ram_reg_i_572__0
       (.I0(ap_CS_fsm_state51),
        .I1(ap_CS_fsm_state48),
        .I2(ap_CS_fsm_state46),
        .I3(ap_CS_fsm_state49),
        .I4(ram_reg_i_689__0_n_222),
        .O(ram_reg_i_572__0_n_222));
  LUT6 #(
    .INIT(64'hFDFFFDFDDDDDDDDD)) 
    ram_reg_i_573
       (.I0(ram_reg_i_682__0_n_222),
        .I1(ram_reg_i_580__0_n_222),
        .I2(ap_CS_fsm_state55),
        .I3(ap_CS_fsm_state54),
        .I4(ap_CS_fsm_state53),
        .I5(ram_reg_i_741_n_222),
        .O(ram_reg_i_573_n_222));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_573__0
       (.I0(ap_CS_fsm_state33),
        .I1(ap_CS_fsm_state32),
        .I2(ap_CS_fsm_state35),
        .I3(ap_CS_fsm_state34),
        .I4(ap_CS_fsm_state36),
        .I5(ap_CS_fsm_state37),
        .O(ram_reg_i_573__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_574
       (.I0(ap_CS_fsm_state30),
        .I1(ap_CS_fsm_state31),
        .O(ram_reg_i_574_n_222));
  LUT6 #(
    .INIT(64'h5555555555555551)) 
    ram_reg_i_574__0
       (.I0(ap_CS_fsm_state70),
        .I1(ap_CS_fsm_state65),
        .I2(ap_CS_fsm_state66),
        .I3(ap_CS_fsm_state67),
        .I4(ap_CS_fsm_state69),
        .I5(ap_CS_fsm_state68),
        .O(ram_reg_i_574__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_575
       (.I0(ap_CS_fsm_state66),
        .I1(ap_CS_fsm_state64),
        .O(ram_reg_i_575_n_222));
  LUT6 #(
    .INIT(64'hFFF0FFFFFFF0FFF1)) 
    ram_reg_i_575__0
       (.I0(ap_CS_fsm_state5),
        .I1(ram_reg_i_774__0_n_222),
        .I2(ap_CS_fsm_state10),
        .I3(ap_CS_fsm_state8),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state6),
        .O(ram_reg_i_575__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_576
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state10),
        .O(ram_reg_i_576_n_222));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_576__0
       (.I0(ap_CS_fsm_state97),
        .I1(ap_CS_fsm_state95),
        .I2(ap_CS_fsm_state96),
        .I3(ap_CS_fsm_state99),
        .I4(ap_CS_fsm_state98),
        .O(ram_reg_i_576__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_577
       (.I0(ap_CS_fsm_state13),
        .I1(ap_CS_fsm_state11),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state15),
        .I5(ap_CS_fsm_state16),
        .O(ram_reg_i_577_n_222));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_577__0
       (.I0(ap_CS_fsm_state86),
        .I1(ap_CS_fsm_state87),
        .I2(ap_CS_fsm_state85),
        .O(ram_reg_i_577__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFF0A0E0A0F)) 
    ram_reg_i_578
       (.I0(ap_CS_fsm_state17),
        .I1(ap_CS_fsm_state15),
        .I2(ap_CS_fsm_state18),
        .I3(ap_CS_fsm_state16),
        .I4(ram_reg_i_775__0_n_222),
        .I5(ap_CS_fsm_state19),
        .O(ram_reg_i_578_n_222));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_578__0
       (.I0(ap_CS_fsm_state77),
        .I1(ap_CS_fsm_state78),
        .O(ram_reg_i_578__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hFF55FF04)) 
    ram_reg_i_579
       (.I0(ap_CS_fsm_state23),
        .I1(ap_CS_fsm_state20),
        .I2(ap_CS_fsm_state21),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_i_579_n_222));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_i_579__0
       (.I0(ap_CS_fsm_state58),
        .I1(ap_CS_fsm_state59),
        .I2(ap_CS_fsm_state60),
        .O(ram_reg_i_579__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_57__0
       (.I0(ap_CS_fsm_state92),
        .I1(ap_CS_fsm_state91),
        .I2(ap_CS_fsm_state90),
        .I3(ap_CS_fsm_state88),
        .I4(ap_CS_fsm_state89),
        .O(ram_reg_i_57__0_n_222));
  LUT4 #(
    .INIT(16'hBBBA)) 
    ram_reg_i_58
       (.I0(Q[1]),
        .I1(ram_reg_i_63__0_n_222),
        .I2(ap_CS_fsm_state120),
        .I3(ap_CS_fsm_state119),
        .O(ram_reg_i_58_n_222));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_580
       (.I0(ap_CS_fsm_state80),
        .I1(ap_CS_fsm_state82),
        .O(ram_reg_i_580_n_222));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_580__0
       (.I0(ap_CS_fsm_state66),
        .I1(ap_CS_fsm_state64),
        .I2(ap_CS_fsm_state67),
        .I3(ap_CS_fsm_state61),
        .I4(ap_CS_fsm_state62),
        .O(ram_reg_i_580__0_n_222));
  LUT6 #(
    .INIT(64'hFFFF3F3FFFFFFFBF)) 
    ram_reg_i_581
       (.I0(ram_reg_i_754_n_222),
        .I1(ram_reg_i_629__0_n_222),
        .I2(ram_reg_i_558__0_n_222),
        .I3(ap_CS_fsm_state46),
        .I4(ap_CS_fsm_state48),
        .I5(ap_CS_fsm_state47),
        .O(ram_reg_i_581_n_222));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_581__0
       (.I0(ap_CS_fsm_state74),
        .I1(ap_CS_fsm_state75),
        .O(ram_reg_i_581__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7500)) 
    ram_reg_i_582
       (.I0(ram_reg_i_649_n_222),
        .I1(ram_reg_i_742__0_n_222),
        .I2(ram_reg_i_743_n_222),
        .I3(ram_reg_i_744__0_n_222),
        .I4(ram_reg_i_745__0_n_222),
        .I5(ram_reg_i_728__0_n_222),
        .O(ram_reg_i_582_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_582__0
       (.I0(ap_CS_fsm_state13),
        .I1(ap_CS_fsm_state14),
        .O(ram_reg_i_582__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_583
       (.I0(ap_CS_fsm_state56),
        .I1(ap_CS_fsm_state55),
        .I2(ap_CS_fsm_state57),
        .I3(ram_reg_i_369__0_n_222),
        .I4(ap_CS_fsm_state60),
        .I5(ap_CS_fsm_state59),
        .O(ram_reg_i_583_n_222));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_583__0
       (.I0(ap_CS_fsm_state17),
        .I1(ap_CS_fsm_state15),
        .I2(ap_CS_fsm_state18),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_i_583__0_n_222));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    ram_reg_i_584
       (.I0(ram_reg_i_304__0_n_222),
        .I1(ram_reg_i_587__0_n_222),
        .I2(ap_CS_fsm_state65),
        .I3(ap_CS_fsm_state64),
        .I4(ap_CS_fsm_state66),
        .O(ram_reg_i_584_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFF00500054)) 
    ram_reg_i_584__0
       (.I0(ap_CS_fsm_state67),
        .I1(ap_CS_fsm_state63),
        .I2(ap_CS_fsm_state65),
        .I3(ap_CS_fsm_state66),
        .I4(ap_CS_fsm_state64),
        .I5(ram_reg_i_746__0_n_222),
        .O(ram_reg_i_584__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_585
       (.I0(ap_CS_fsm_state97),
        .I1(ap_CS_fsm_state95),
        .O(ram_reg_i_585_n_222));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_585__0
       (.I0(ap_CS_fsm_state57),
        .I1(ap_CS_fsm_state55),
        .I2(ap_CS_fsm_state56),
        .O(ram_reg_i_585__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_586
       (.I0(ap_CS_fsm_state81),
        .I1(ap_CS_fsm_state79),
        .I2(ap_CS_fsm_state80),
        .O(ram_reg_i_586_n_222));
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_586__0
       (.I0(ap_CS_fsm_state37),
        .I1(ap_CS_fsm_state34),
        .I2(ap_CS_fsm_state35),
        .O(ram_reg_i_586__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_587
       (.I0(ap_CS_fsm_state90),
        .I1(ap_CS_fsm_state124),
        .I2(ap_CS_fsm_state51),
        .I3(ap_CS_fsm_state15),
        .O(ram_reg_i_587_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_587__0
       (.I0(ap_CS_fsm_state70),
        .I1(ap_CS_fsm_state69),
        .I2(ap_CS_fsm_state68),
        .I3(ap_CS_fsm_state67),
        .I4(ap_CS_fsm_state72),
        .I5(ap_CS_fsm_state71),
        .O(ram_reg_i_587__0_n_222));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_588
       (.I0(ap_CS_fsm_state36),
        .I1(ap_CS_fsm_state35),
        .I2(ap_CS_fsm_state34),
        .I3(ap_CS_fsm_state31),
        .I4(ap_CS_fsm_state32),
        .I5(ap_CS_fsm_state33),
        .O(ram_reg_i_588_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_588__0
       (.I0(ram_reg_i_747_n_222),
        .I1(ram_reg_i_748_n_222),
        .I2(ap_CS_fsm_state125),
        .I3(ap_CS_fsm_state7),
        .I4(ap_CS_fsm_state60),
        .I5(ap_CS_fsm_state41),
        .O(ram_reg_i_588__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_589
       (.I0(ap_CS_fsm_state2),
        .I1(ap_CS_fsm_state3),
        .I2(ram_reg_i_580_n_222),
        .I3(ap_CS_fsm_state42),
        .I4(ap_CS_fsm_state45),
        .I5(ram_reg_i_286__0_n_222),
        .O(ram_reg_i_589_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_589__0
       (.I0(ap_CS_fsm_state42),
        .I1(ap_CS_fsm_state41),
        .I2(ap_CS_fsm_state40),
        .I3(ap_CS_fsm_state38),
        .I4(ap_CS_fsm_state37),
        .I5(ap_CS_fsm_state39),
        .O(ram_reg_i_589__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    ram_reg_i_58__0
       (.I0(ap_CS_fsm_state94),
        .I1(ap_CS_fsm_state93),
        .I2(ap_CS_fsm_state96),
        .I3(ap_CS_fsm_state95),
        .I4(ram_reg_i_180__0_n_222),
        .O(ram_reg_i_58__0_n_222));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFAAEF)) 
    ram_reg_i_59
       (.I0(ram_reg_i_213_n_222),
        .I1(ram_reg_i_214_n_222),
        .I2(ram_reg_i_215_n_222),
        .I3(ap_CS_fsm_state119),
        .I4(ap_CS_fsm_state120),
        .I5(ram_reg_i_63__0_n_222),
        .O(ram_reg_i_59_n_222));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_590
       (.I0(ap_CS_fsm_state48),
        .I1(ap_CS_fsm_state49),
        .I2(ap_CS_fsm_state46),
        .I3(ap_CS_fsm_state47),
        .O(ram_reg_i_590_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF2FFFF)) 
    ram_reg_i_590__0
       (.I0(ap_CS_fsm_state66),
        .I1(ap_CS_fsm_state67),
        .I2(ap_CS_fsm_state70),
        .I3(ap_CS_fsm_state72),
        .I4(ram_reg_i_682__0_n_222),
        .I5(ap_CS_fsm_state74),
        .O(ram_reg_i_590__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    ram_reg_i_591
       (.I0(ram_reg_i_237_n_222),
        .I1(ap_CS_fsm_state102),
        .I2(ap_CS_fsm_state100),
        .I3(ap_CS_fsm_state101),
        .O(ram_reg_i_591_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5510)) 
    ram_reg_i_591__0
       (.I0(ram_reg_i_749__0_n_222),
        .I1(ram_reg_i_750_n_222),
        .I2(ram_reg_i_751_n_222),
        .I3(ram_reg_i_752_n_222),
        .I4(ram_reg_i_753__0_n_222),
        .I5(ram_reg_i_620_n_222),
        .O(ram_reg_i_591__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    ram_reg_i_592
       (.I0(ram_reg_i_612_n_222),
        .I1(ap_CS_fsm_state93),
        .I2(ap_CS_fsm_state92),
        .I3(ap_CS_fsm_state91),
        .O(ram_reg_i_592_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF04FF)) 
    ram_reg_i_592__0
       (.I0(ap_CS_fsm_state62),
        .I1(ap_CS_fsm_state60),
        .I2(ap_CS_fsm_state61),
        .I3(ram_reg_i_732__0_n_222),
        .I4(ap_CS_fsm_state63),
        .I5(ap_CS_fsm_state67),
        .O(ram_reg_i_592__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'hFF00FFAE)) 
    ram_reg_i_593
       (.I0(ap_CS_fsm_state73),
        .I1(ap_CS_fsm_state71),
        .I2(ap_CS_fsm_state72),
        .I3(ap_CS_fsm_state75),
        .I4(ap_CS_fsm_state74),
        .O(ram_reg_i_593_n_222));
  LUT6 #(
    .INIT(64'h0001000055555555)) 
    ram_reg_i_593__0
       (.I0(ap_CS_fsm_state108),
        .I1(ap_CS_fsm_state87),
        .I2(ap_CS_fsm_state88),
        .I3(ap_CS_fsm_state86),
        .I4(ram_reg_i_234__0_n_222),
        .I5(ram_reg_i_236__0_n_222),
        .O(ram_reg_i_593__0_n_222));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    ram_reg_i_594
       (.I0(ap_CS_fsm_state82),
        .I1(ap_CS_fsm_state90),
        .I2(ap_CS_fsm_state88),
        .I3(ap_CS_fsm_state89),
        .I4(ram_reg_i_110__0_n_222),
        .I5(ram_reg_i_128__0_n_222),
        .O(ram_reg_i_594_n_222));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_594__0
       (.I0(ap_CS_fsm_state81),
        .I1(ap_CS_fsm_state76),
        .I2(ap_CS_fsm_state78),
        .I3(ap_CS_fsm_state77),
        .O(ram_reg_i_594__0_n_222));
  LUT6 #(
    .INIT(64'hAAAA222AAAAAAAAA)) 
    ram_reg_i_595
       (.I0(ram_reg_i_644__0_n_222),
        .I1(ram_reg_i_588_n_222),
        .I2(ap_CS_fsm_state28),
        .I3(ap_CS_fsm_state29),
        .I4(ap_CS_fsm_state30),
        .I5(ram_reg_i_604_n_222),
        .O(ram_reg_i_595_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0EFF)) 
    ram_reg_i_595__0
       (.I0(ap_CS_fsm_state80),
        .I1(ap_CS_fsm_state79),
        .I2(ap_CS_fsm_state81),
        .I3(ram_reg_i_626__0_n_222),
        .I4(ap_CS_fsm_state85),
        .I5(ap_CS_fsm_state86),
        .O(ram_reg_i_595__0_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_596
       (.I0(ap_CS_fsm_state88),
        .I1(ap_CS_fsm_state87),
        .O(ram_reg_i_596_n_222));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_596__0
       (.I0(ap_CS_fsm_state65),
        .I1(ap_CS_fsm_state64),
        .I2(ap_CS_fsm_state66),
        .O(ram_reg_i_596__0_n_222));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAFFAAFB)) 
    ram_reg_i_597
       (.I0(ram_reg_i_607__0_n_222),
        .I1(ram_reg_i_683_n_222),
        .I2(ap_CS_fsm_state76),
        .I3(ap_CS_fsm_state81),
        .I4(ap_CS_fsm_state79),
        .I5(ap_CS_fsm_state80),
        .O(ram_reg_i_597_n_222));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_597__0
       (.I0(ap_CS_fsm_state117),
        .I1(ap_CS_fsm_state116),
        .I2(ap_CS_fsm_state119),
        .I3(ap_CS_fsm_state118),
        .O(ram_reg_i_597__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_598
       (.I0(ap_CS_fsm_state111),
        .I1(ap_CS_fsm_state112),
        .I2(ap_CS_fsm_state110),
        .O(ram_reg_i_598_n_222));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    ram_reg_i_598__0
       (.I0(ram_reg_i_244__0_n_222),
        .I1(ram_reg_i_246__0_n_222),
        .I2(ap_CS_fsm_state44),
        .I3(ap_CS_fsm_state43),
        .I4(ap_CS_fsm_state45),
        .O(ram_reg_i_598__0_n_222));
  LUT6 #(
    .INIT(64'h01FF01FF01FF11FF)) 
    ram_reg_i_599
       (.I0(ap_CS_fsm_state98),
        .I1(ap_CS_fsm_state99),
        .I2(ram_reg_i_612_n_222),
        .I3(ram_reg_i_72__0_n_222),
        .I4(ap_CS_fsm_state93),
        .I5(ap_CS_fsm_state92),
        .O(ram_reg_i_599_n_222));
  LUT6 #(
    .INIT(64'h00088888AAAAAAAA)) 
    ram_reg_i_599__0
       (.I0(ram_reg_i_523__0_n_222),
        .I1(ram_reg_i_271__0_n_222),
        .I2(ram_reg_i_754__0_n_222),
        .I3(ram_reg_i_755_n_222),
        .I4(ram_reg_i_573__0_n_222),
        .I5(ram_reg_i_522__0_n_222),
        .O(ram_reg_i_599__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'hDDD5FFFF)) 
    ram_reg_i_59__0
       (.I0(ram_reg_i_180__0_n_222),
        .I1(ram_reg_i_181__0_n_222),
        .I2(ap_CS_fsm_state91),
        .I3(ap_CS_fsm_state92),
        .I4(ram_reg_i_118__0_n_222),
        .O(ram_reg_i_59__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551110)) 
    ram_reg_i_60
       (.I0(ram_reg_i_182_n_222),
        .I1(ram_reg_i_183_n_222),
        .I2(ram_reg_i_184_n_222),
        .I3(ram_reg_i_185_n_222),
        .I4(ram_reg_i_186_n_222),
        .I5(ram_reg_i_187__0_n_222),
        .O(ram_reg_i_60_n_222));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_600
       (.I0(ap_CS_fsm_state50),
        .I1(ap_CS_fsm_state51),
        .I2(ap_CS_fsm_state52),
        .O(ram_reg_i_600_n_222));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_600__0
       (.I0(ap_CS_fsm_state86),
        .I1(ap_CS_fsm_state88),
        .I2(ap_CS_fsm_state87),
        .O(ram_reg_i_600__0_n_222));
  LUT6 #(
    .INIT(64'h0101010101000101)) 
    ram_reg_i_601
       (.I0(ap_CS_fsm_state45),
        .I1(ap_CS_fsm_state46),
        .I2(ap_CS_fsm_state44),
        .I3(ram_reg_i_732_n_222),
        .I4(ram_reg_i_607_n_222),
        .I5(ap_CS_fsm_state41),
        .O(ram_reg_i_601_n_222));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    ram_reg_i_601__0
       (.I0(ap_CS_fsm_state82),
        .I1(ram_reg_i_185__0_n_222),
        .I2(ap_CS_fsm_state84),
        .I3(ap_CS_fsm_state83),
        .O(ram_reg_i_601__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFA8FFA8FFA8)) 
    ram_reg_i_602
       (.I0(ram_reg_i_707__0_n_222),
        .I1(ram_reg_i_776__0_n_222),
        .I2(ap_CS_fsm_state105),
        .I3(ap_CS_fsm_state108),
        .I4(ram_reg_i_777__0_n_222),
        .I5(ram_reg_i_72__0_n_222),
        .O(ram_reg_i_602_n_222));
  LUT6 #(
    .INIT(64'hFFFFFF54FFFFFFFF)) 
    ram_reg_i_602__0
       (.I0(ram_reg_i_756__0_n_222),
        .I1(ap_CS_fsm_state30),
        .I2(ap_CS_fsm_state31),
        .I3(ap_CS_fsm_state35),
        .I4(ram_reg_i_608_n_222),
        .I5(ram_reg_i_645_n_222),
        .O(ram_reg_i_602__0_n_222));
  LUT6 #(
    .INIT(64'h000000000000005D)) 
    ram_reg_i_603
       (.I0(ram_reg_i_427_n_222),
        .I1(ram_reg_i_757_n_222),
        .I2(ram_reg_i_758_n_222),
        .I3(ap_CS_fsm_state24),
        .I4(ram_reg_i_559_n_222),
        .I5(ram_reg_i_669__0_n_222),
        .O(ram_reg_i_603_n_222));
  LUT6 #(
    .INIT(64'h000000000000000E)) 
    ram_reg_i_603__0
       (.I0(ap_CS_fsm_state110),
        .I1(ap_CS_fsm_state109),
        .I2(ap_CS_fsm_state112),
        .I3(ap_CS_fsm_state111),
        .I4(ap_CS_fsm_state114),
        .I5(ap_CS_fsm_state113),
        .O(ram_reg_i_603__0_n_222));
  LUT5 #(
    .INIT(32'h00000004)) 
    ram_reg_i_604
       (.I0(ram_reg_i_589__0_n_222),
        .I1(ram_reg_i_246__0_n_222),
        .I2(ap_CS_fsm_state44),
        .I3(ap_CS_fsm_state43),
        .I4(ap_CS_fsm_state45),
        .O(ram_reg_i_604_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF10FF)) 
    ram_reg_i_604__0
       (.I0(ap_CS_fsm_state24),
        .I1(ram_reg_i_559_n_222),
        .I2(ram_reg_i_640__0_n_222),
        .I3(ram_reg_i_487__0_n_222),
        .I4(ap_CS_fsm_state27),
        .I5(ram_reg_i_756__0_n_222),
        .O(ram_reg_i_604__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_605
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state35),
        .I2(ap_CS_fsm_state36),
        .O(ram_reg_i_605_n_222));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_605__0
       (.I0(ap_CS_fsm_state48),
        .I1(ap_CS_fsm_state49),
        .I2(ap_CS_fsm_state47),
        .O(ram_reg_i_605__0_n_222));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    ram_reg_i_606
       (.I0(ap_CS_fsm_state31),
        .I1(ap_CS_fsm_state30),
        .I2(ap_CS_fsm_state33),
        .I3(ap_CS_fsm_state32),
        .I4(ap_CS_fsm_state34),
        .I5(ram_reg_i_322__0_n_222),
        .O(ram_reg_i_606_n_222));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_606__0
       (.I0(ap_CS_fsm_state54),
        .I1(ap_CS_fsm_state55),
        .O(ram_reg_i_606__0_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_607
       (.I0(ap_CS_fsm_state42),
        .I1(ap_CS_fsm_state43),
        .O(ram_reg_i_607_n_222));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    ram_reg_i_607__0
       (.I0(ap_CS_fsm_state78),
        .I1(ap_CS_fsm_state79),
        .I2(ram_reg_i_608__0_n_222),
        .I3(ram_reg_i_515_n_222),
        .I4(ap_CS_fsm_state76),
        .I5(ap_CS_fsm_state77),
        .O(ram_reg_i_607__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_608
       (.I0(ap_CS_fsm_state37),
        .I1(ap_CS_fsm_state36),
        .O(ram_reg_i_608_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_608__0
       (.I0(ap_CS_fsm_state80),
        .I1(ap_CS_fsm_state81),
        .O(ram_reg_i_608__0_n_222));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    ram_reg_i_609
       (.I0(ap_CS_fsm_state80),
        .I1(ap_CS_fsm_state79),
        .I2(ap_CS_fsm_state81),
        .I3(ap_CS_fsm_state76),
        .I4(ap_CS_fsm_state78),
        .I5(ap_CS_fsm_state77),
        .O(ram_reg_i_609_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_609__0
       (.I0(ap_CS_fsm_state24),
        .I1(ap_CS_fsm_state25),
        .O(ram_reg_i_609__0_n_222));
  LUT6 #(
    .INIT(64'h45FF45FFFFFF45FF)) 
    ram_reg_i_60__0
       (.I0(ram_reg_i_216__0_n_222),
        .I1(ram_reg_i_217_n_222),
        .I2(ram_reg_i_218__0_n_222),
        .I3(ram_reg_i_204__0_n_222),
        .I4(ram_reg_i_219__0_n_222),
        .I5(ram_reg_i_220_n_222),
        .O(ram_reg_i_60__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFF5F40000)) 
    ram_reg_i_61
       (.I0(ap_CS_fsm_state71),
        .I1(ram_reg_i_221__0_n_222),
        .I2(ap_CS_fsm_state72),
        .I3(ram_reg_i_222__0_n_222),
        .I4(ram_reg_i_223__0_n_222),
        .I5(ram_reg_i_65__0_n_222),
        .O(ram_reg_i_61_n_222));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_610
       (.I0(ap_CS_fsm_state27),
        .I1(ap_CS_fsm_state30),
        .O(ram_reg_i_610_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FF04)) 
    ram_reg_i_610__0
       (.I0(ap_CS_fsm_state105),
        .I1(ap_CS_fsm_state103),
        .I2(ap_CS_fsm_state104),
        .I3(ap_CS_fsm_state106),
        .I4(ap_CS_fsm_state107),
        .I5(ap_CS_fsm_state108),
        .O(ram_reg_i_610__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h000000A8)) 
    ram_reg_i_611
       (.I0(ram_reg_i_118__0_n_222),
        .I1(ap_CS_fsm_state100),
        .I2(ap_CS_fsm_state101),
        .I3(ap_CS_fsm_state102),
        .I4(ap_CS_fsm_state103),
        .O(ram_reg_i_611_n_222));
  LUT6 #(
    .INIT(64'h00000000FFFF000E)) 
    ram_reg_i_611__0
       (.I0(ram_reg_i_759__0_n_222),
        .I1(ram_reg_i_760__0_n_222),
        .I2(ram_reg_i_761__0_n_222),
        .I3(ap_CS_fsm_state19),
        .I4(ram_reg_i_472__0_n_222),
        .I5(ap_CS_fsm_state22),
        .O(ram_reg_i_611__0_n_222));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_612
       (.I0(ap_CS_fsm_state96),
        .I1(ap_CS_fsm_state95),
        .I2(ap_CS_fsm_state94),
        .I3(ap_CS_fsm_state99),
        .I4(ap_CS_fsm_state98),
        .I5(ap_CS_fsm_state97),
        .O(ram_reg_i_612_n_222));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hFFFFFF0E)) 
    ram_reg_i_612__0
       (.I0(ap_CS_fsm_state28),
        .I1(ap_CS_fsm_state29),
        .I2(ap_CS_fsm_state30),
        .I3(ap_CS_fsm_state34),
        .I4(ap_CS_fsm_state31),
        .O(ram_reg_i_612__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h00FF0002)) 
    ram_reg_i_613
       (.I0(ap_CS_fsm_state95),
        .I1(ap_CS_fsm_state97),
        .I2(ap_CS_fsm_state96),
        .I3(ap_CS_fsm_state99),
        .I4(ap_CS_fsm_state98),
        .O(ram_reg_i_613_n_222));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hEEEEEFEE)) 
    ram_reg_i_613__0
       (.I0(ap_CS_fsm_state47),
        .I1(ap_CS_fsm_state50),
        .I2(ap_CS_fsm_state46),
        .I3(ap_CS_fsm_state44),
        .I4(ap_CS_fsm_state45),
        .O(ram_reg_i_613__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_614
       (.I0(ap_CS_fsm_state121),
        .I1(ap_CS_fsm_state122),
        .O(ram_reg_i_614_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF01)) 
    ram_reg_i_614__0
       (.I0(ram_reg_i_633__0_n_222),
        .I1(ap_CS_fsm_state64),
        .I2(ap_CS_fsm_state65),
        .I3(ap_CS_fsm_state68),
        .I4(ap_CS_fsm_state66),
        .I5(ap_CS_fsm_state70),
        .O(ram_reg_i_614__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551110)) 
    ram_reg_i_615
       (.I0(ram_reg_i_762__0_n_222),
        .I1(ram_reg_i_763_n_222),
        .I2(ram_reg_i_764_n_222),
        .I3(ram_reg_i_765_n_222),
        .I4(ram_reg_i_766_n_222),
        .I5(ram_reg_i_767_n_222),
        .O(ram_reg_i_615_n_222));
  LUT6 #(
    .INIT(64'h4444444044444444)) 
    ram_reg_i_615__0
       (.I0(ram_reg_i_583__0_n_222),
        .I1(ram_reg_i_425__0_n_222),
        .I2(ram_reg_i_778_n_222),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state13),
        .I5(ram_reg_i_231__0_n_222),
        .O(ram_reg_i_615__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hEEEEFFFE)) 
    ram_reg_i_616
       (.I0(ap_CS_fsm_state55),
        .I1(ap_CS_fsm_state52),
        .I2(ap_CS_fsm_state50),
        .I3(ap_CS_fsm_state49),
        .I4(ap_CS_fsm_state51),
        .O(ram_reg_i_616_n_222));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_616__0
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(ap_CS_fsm_state24),
        .O(ram_reg_i_616__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hEEEEFFFE)) 
    ram_reg_i_617
       (.I0(ap_CS_fsm_state56),
        .I1(ap_CS_fsm_state59),
        .I2(ap_CS_fsm_state54),
        .I3(ap_CS_fsm_state53),
        .I4(ap_CS_fsm_state55),
        .O(ram_reg_i_617_n_222));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_617__0
       (.I0(ap_CS_fsm_state57),
        .I1(ap_CS_fsm_state56),
        .O(ram_reg_i_617__0_n_222));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    ram_reg_i_618
       (.I0(ram_reg_i_181_n_222),
        .I1(ap_CS_fsm_state72),
        .I2(ap_CS_fsm_state71),
        .I3(ap_CS_fsm_state66),
        .I4(ap_CS_fsm_state65),
        .I5(ap_CS_fsm_state64),
        .O(ram_reg_i_618_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0EFF)) 
    ram_reg_i_618__0
       (.I0(ap_CS_fsm_state58),
        .I1(ap_CS_fsm_state57),
        .I2(ap_CS_fsm_state59),
        .I3(ram_reg_i_732__0_n_222),
        .I4(ap_CS_fsm_state62),
        .I5(ap_CS_fsm_state60),
        .O(ram_reg_i_618__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAAFFFE)) 
    ram_reg_i_619
       (.I0(ram_reg_i_607__0_n_222),
        .I1(ap_CS_fsm_state78),
        .I2(ap_CS_fsm_state77),
        .I3(ap_CS_fsm_state81),
        .I4(ap_CS_fsm_state79),
        .I5(ap_CS_fsm_state80),
        .O(ram_reg_i_619_n_222));
  LUT6 #(
    .INIT(64'hAFAFAFAFEFFFEFEF)) 
    ram_reg_i_619__0
       (.I0(ap_CS_fsm_state71),
        .I1(ap_CS_fsm_state69),
        .I2(ram_reg_i_755__0_n_222),
        .I3(ap_CS_fsm_state68),
        .I4(ap_CS_fsm_state67),
        .I5(ap_CS_fsm_state70),
        .O(ram_reg_i_619__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    ram_reg_i_61__0
       (.I0(ap_CS_fsm_state90),
        .I1(ram_reg_i_188__0_n_222),
        .I2(ap_CS_fsm_state94),
        .I3(ap_CS_fsm_state93),
        .I4(ap_CS_fsm_state96),
        .I5(ap_CS_fsm_state95),
        .O(ram_reg_i_61__0_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_62
       (.I0(ap_CS_fsm_state120),
        .I1(ap_CS_fsm_state119),
        .O(ram_reg_i_62_n_222));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_620
       (.I0(ap_CS_fsm_state56),
        .I1(ap_CS_fsm_state57),
        .I2(ap_CS_fsm_state53),
        .I3(ap_CS_fsm_state52),
        .O(ram_reg_i_620_n_222));
  LUT6 #(
    .INIT(64'h0000000000001110)) 
    ram_reg_i_620__0
       (.I0(ap_CS_fsm_state33),
        .I1(ap_CS_fsm_state34),
        .I2(ap_CS_fsm_state31),
        .I3(ap_CS_fsm_state32),
        .I4(ap_CS_fsm_state35),
        .I5(ap_CS_fsm_state36),
        .O(ram_reg_i_620__0_n_222));
  LUT6 #(
    .INIT(64'h0100010001000000)) 
    ram_reg_i_621
       (.I0(ap_CS_fsm_state49),
        .I1(ap_CS_fsm_state50),
        .I2(ap_CS_fsm_state51),
        .I3(ram_reg_i_401__0_n_222),
        .I4(ap_CS_fsm_state48),
        .I5(ap_CS_fsm_state47),
        .O(ram_reg_i_621_n_222));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_621__0
       (.I0(ap_CS_fsm_state37),
        .I1(ap_CS_fsm_state39),
        .O(ram_reg_i_621__0_n_222));
  LUT6 #(
    .INIT(64'h0000AAAA0000AAA8)) 
    ram_reg_i_622
       (.I0(ram_reg_i_653_n_222),
        .I1(ap_CS_fsm_state42),
        .I2(ap_CS_fsm_state43),
        .I3(ap_CS_fsm_state44),
        .I4(ap_CS_fsm_state45),
        .I5(ram_reg_i_779_n_222),
        .O(ram_reg_i_622_n_222));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    ram_reg_i_622__0
       (.I0(ram_reg_i_768__0_n_222),
        .I1(ap_CS_fsm_state21),
        .I2(ap_CS_fsm_state19),
        .I3(ap_CS_fsm_state23),
        .I4(ram_reg_i_769__0_n_222),
        .I5(ram_reg_i_770_n_222),
        .O(ram_reg_i_622__0_n_222));
  LUT6 #(
    .INIT(64'hFFFDFFFDFFFFFFFD)) 
    ram_reg_i_623
       (.I0(ram_reg_i_739__0_n_222),
        .I1(ram_reg_i_310__0_n_222),
        .I2(ap_CS_fsm_state33),
        .I3(ap_CS_fsm_state31),
        .I4(ap_CS_fsm_state25),
        .I5(ram_reg_i_771_n_222),
        .O(ram_reg_i_623_n_222));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_623__0
       (.I0(ap_CS_fsm_state89),
        .I1(ap_CS_fsm_state88),
        .I2(ap_CS_fsm_state90),
        .O(ram_reg_i_623__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_624
       (.I0(ap_CS_fsm_state85),
        .I1(ap_CS_fsm_state84),
        .O(ram_reg_i_624_n_222));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_624__0
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state36),
        .I2(ap_CS_fsm_state47),
        .I3(ap_CS_fsm_state110),
        .O(ram_reg_i_624__0_n_222));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    ram_reg_i_625
       (.I0(ap_CS_fsm_state103),
        .I1(ap_CS_fsm_state102),
        .I2(ram_reg_i_252__0_n_222),
        .I3(ap_CS_fsm_state108),
        .I4(ap_CS_fsm_state100),
        .I5(ap_CS_fsm_state101),
        .O(ram_reg_i_625_n_222));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_625__0
       (.I0(ap_CS_fsm_state58),
        .I1(ap_CS_fsm_state56),
        .O(ram_reg_i_625__0_n_222));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    ram_reg_i_626
       (.I0(ap_CS_fsm_state92),
        .I1(ram_reg_i_180__0_n_222),
        .I2(ap_CS_fsm_state95),
        .I3(ap_CS_fsm_state96),
        .I4(ap_CS_fsm_state93),
        .I5(ap_CS_fsm_state94),
        .O(ram_reg_i_626_n_222));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_626__0
       (.I0(ap_CS_fsm_state82),
        .I1(ap_CS_fsm_state83),
        .O(ram_reg_i_626__0_n_222));
  LUT6 #(
    .INIT(64'h0001000100010000)) 
    ram_reg_i_627
       (.I0(ap_CS_fsm_state88),
        .I1(ap_CS_fsm_state87),
        .I2(ap_CS_fsm_state90),
        .I3(ap_CS_fsm_state89),
        .I4(ap_CS_fsm_state86),
        .I5(ap_CS_fsm_state85),
        .O(ram_reg_i_627_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    ram_reg_i_627__0
       (.I0(ram_reg_i_474__0_n_222),
        .I1(ap_CS_fsm_state88),
        .I2(ap_CS_fsm_state85),
        .I3(ap_CS_fsm_state62),
        .I4(ap_CS_fsm_state59),
        .I5(ram_reg_i_772_n_222),
        .O(ram_reg_i_627__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF1)) 
    ram_reg_i_628
       (.I0(ram_reg_i_767__0_n_222),
        .I1(ap_CS_fsm_state47),
        .I2(ap_CS_fsm_state49),
        .I3(ap_CS_fsm_state48),
        .I4(ap_CS_fsm_state51),
        .I5(ap_CS_fsm_state53),
        .O(ram_reg_i_628_n_222));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    ram_reg_i_628__0
       (.I0(ap_CS_fsm_state116),
        .I1(ap_CS_fsm_state114),
        .I2(ap_CS_fsm_state117),
        .I3(ap_CS_fsm_state115),
        .I4(ap_CS_fsm_state113),
        .I5(ap_CS_fsm_state112),
        .O(ram_reg_i_628__0_n_222));
  LUT6 #(
    .INIT(64'hAAAAAAAA88808888)) 
    ram_reg_i_629
       (.I0(ram_reg_i_773_n_222),
        .I1(ram_reg_i_774_n_222),
        .I2(ram_reg_i_649__0_n_222),
        .I3(ram_reg_i_294__0_n_222),
        .I4(ram_reg_i_775_n_222),
        .I5(ram_reg_i_186__0_n_222),
        .O(ram_reg_i_629_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_629__0
       (.I0(ap_CS_fsm_state50),
        .I1(ap_CS_fsm_state49),
        .O(ram_reg_i_629__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFF4FFFFFFFF)) 
    ram_reg_i_62__0
       (.I0(ram_reg_i_173_n_222),
        .I1(ram_reg_i_118__0_n_222),
        .I2(ap_CS_fsm_state110),
        .I3(ap_CS_fsm_state109),
        .I4(ap_CS_fsm_state111),
        .I5(ram_reg_i_268__0_n_222),
        .O(ram_reg_i_62__0_n_222));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    ram_reg_i_63
       (.I0(ram_reg_i_161_n_222),
        .I1(ram_reg_i_255__0_n_222),
        .I2(ap_CS_fsm_state124),
        .I3(ap_CS_fsm_state123),
        .I4(ap_CS_fsm_state126),
        .I5(ap_CS_fsm_state125),
        .O(ram_reg_i_63_n_222));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    ram_reg_i_630
       (.I0(ap_CS_fsm_state47),
        .I1(ap_CS_fsm_state48),
        .I2(ap_CS_fsm_state51),
        .I3(ap_CS_fsm_state49),
        .I4(ram_reg_i_444_n_222),
        .I5(ram_reg_i_780_n_222),
        .O(ram_reg_i_630_n_222));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h1110)) 
    ram_reg_i_630__0
       (.I0(ap_CS_fsm_state43),
        .I1(ap_CS_fsm_state42),
        .I2(ap_CS_fsm_state40),
        .I3(ap_CS_fsm_state41),
        .O(ram_reg_i_630__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    ram_reg_i_631
       (.I0(ap_CS_fsm_state53),
        .I1(ram_reg_i_772__0_n_222),
        .I2(ap_CS_fsm_state58),
        .I3(ap_CS_fsm_state59),
        .I4(ap_CS_fsm_state54),
        .I5(ap_CS_fsm_state56),
        .O(ram_reg_i_631_n_222));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h11011100)) 
    ram_reg_i_631__0
       (.I0(ram_reg_i_781_n_222),
        .I1(ap_CS_fsm_state40),
        .I2(ap_CS_fsm_state38),
        .I3(ap_CS_fsm_state39),
        .I4(ap_CS_fsm_state37),
        .O(ram_reg_i_631__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_632
       (.I0(ap_CS_fsm_state41),
        .I1(ap_CS_fsm_state42),
        .O(ram_reg_i_632_n_222));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_632__0
       (.I0(ap_CS_fsm_state87),
        .I1(ap_CS_fsm_state89),
        .O(ram_reg_i_632__0_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_633
       (.I0(ap_CS_fsm_state43),
        .I1(ap_CS_fsm_state44),
        .O(ram_reg_i_633_n_222));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h45)) 
    ram_reg_i_633__0
       (.I0(ap_CS_fsm_state63),
        .I1(ap_CS_fsm_state62),
        .I2(ap_CS_fsm_state61),
        .O(ram_reg_i_633__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_634
       (.I0(ap_CS_fsm_state56),
        .I1(ap_CS_fsm_state58),
        .I2(ap_CS_fsm_state57),
        .I3(ap_CS_fsm_state55),
        .O(ram_reg_i_634_n_222));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_634__0
       (.I0(ap_CS_fsm_state42),
        .I1(ap_CS_fsm_state40),
        .O(ram_reg_i_634__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFCFCD)) 
    ram_reg_i_635
       (.I0(ap_CS_fsm_state67),
        .I1(ap_CS_fsm_state70),
        .I2(ap_CS_fsm_state69),
        .I3(ap_CS_fsm_state68),
        .I4(ap_CS_fsm_state71),
        .I5(ap_CS_fsm_state72),
        .O(ram_reg_i_635_n_222));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_635__0
       (.I0(ap_CS_fsm_state39),
        .I1(ap_CS_fsm_state38),
        .O(ram_reg_i_635__0_n_222));
  LUT6 #(
    .INIT(64'h000000FF000000F1)) 
    ram_reg_i_636
       (.I0(ap_CS_fsm_state64),
        .I1(ap_CS_fsm_state65),
        .I2(ap_CS_fsm_state66),
        .I3(ap_CS_fsm_state71),
        .I4(ap_CS_fsm_state72),
        .I5(ram_reg_i_181_n_222),
        .O(ram_reg_i_636_n_222));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_636__0
       (.I0(ap_CS_fsm_state41),
        .I1(ap_CS_fsm_state43),
        .O(ram_reg_i_636__0_n_222));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    ram_reg_i_637
       (.I0(ram_reg_i_608__0_n_222),
        .I1(ap_CS_fsm_state77),
        .I2(ap_CS_fsm_state78),
        .I3(ap_CS_fsm_state79),
        .I4(ram_reg_i_563_n_222),
        .I5(ap_CS_fsm_state74),
        .O(ram_reg_i_637_n_222));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h000E)) 
    ram_reg_i_637__0
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state33),
        .I2(ap_CS_fsm_state35),
        .I3(ap_CS_fsm_state36),
        .O(ram_reg_i_637__0_n_222));
  LUT6 #(
    .INIT(64'h55555555DDDDFFDF)) 
    ram_reg_i_638
       (.I0(ram_reg_i_776_n_222),
        .I1(ram_reg_i_490__0_n_222),
        .I2(ram_reg_i_777_n_222),
        .I3(ram_reg_i_649__0_n_222),
        .I4(ram_reg_i_294__0_n_222),
        .I5(ram_reg_i_643_n_222),
        .O(ram_reg_i_638_n_222));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_638__0
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state18),
        .I4(ap_CS_fsm_state15),
        .I5(ap_CS_fsm_state17),
        .O(ram_reg_i_638__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    ram_reg_i_639
       (.I0(ram_reg_i_520_n_222),
        .I1(ap_CS_fsm_state106),
        .I2(ap_CS_fsm_state104),
        .I3(ap_CS_fsm_state93),
        .I4(ap_CS_fsm_state91),
        .I5(ram_reg_i_769_n_222),
        .O(ram_reg_i_639_n_222));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    ram_reg_i_639__0
       (.I0(ap_CS_fsm_state24),
        .I1(ap_CS_fsm_state23),
        .I2(ap_CS_fsm_state22),
        .I3(ap_CS_fsm_state21),
        .O(ram_reg_i_639__0_n_222));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_63__0
       (.I0(ram_reg_i_224_n_222),
        .I1(ap_CS_fsm_state127),
        .I2(ap_CS_fsm_state126),
        .I3(ap_CS_fsm_state125),
        .O(ram_reg_i_63__0_n_222));
  LUT6 #(
    .INIT(64'h4444444454545455)) 
    ram_reg_i_64
       (.I0(ram_reg_i_189_n_222),
        .I1(ram_reg_i_190__0_n_222),
        .I2(ram_reg_i_191__0_n_222),
        .I3(ram_reg_i_192_n_222),
        .I4(ram_reg_i_193_n_222),
        .I5(ram_reg_i_194_n_222),
        .O(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d0[0]));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_640
       (.I0(ap_CS_fsm_state13),
        .I1(ap_CS_fsm_state12),
        .O(ram_reg_i_640_n_222));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_640__0
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .O(ram_reg_i_640__0_n_222));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_641
       (.I0(ap_CS_fsm_state2),
        .I1(ap_CS_fsm_state3),
        .O(ram_reg_i_641_n_222));
  LUT6 #(
    .INIT(64'hAA00AAA2AAAAAAAA)) 
    ram_reg_i_641__0
       (.I0(ram_reg_i_326__0_n_222),
        .I1(ap_CS_fsm_state100),
        .I2(ap_CS_fsm_state101),
        .I3(ap_CS_fsm_state103),
        .I4(ap_CS_fsm_state102),
        .I5(ram_reg_i_118__0_n_222),
        .O(ram_reg_i_641__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8F88)) 
    ram_reg_i_642
       (.I0(ram_reg_i_262_n_222),
        .I1(ram_reg_i_782__0_n_222),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state26),
        .I4(ram_reg_i_670_n_222),
        .I5(ram_reg_i_331_n_222),
        .O(ram_reg_i_642_n_222));
  LUT6 #(
    .INIT(64'hFFFFDFDFFFFFFFDF)) 
    ram_reg_i_642__0
       (.I0(ram_reg_i_647_n_222),
        .I1(ap_CS_fsm_state42),
        .I2(ram_reg_i_621__0_n_222),
        .I3(ap_CS_fsm_state34),
        .I4(ap_CS_fsm_state36),
        .I5(ap_CS_fsm_state35),
        .O(ram_reg_i_642__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_643
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(ap_CS_fsm_state24),
        .I3(ap_CS_fsm_state28),
        .I4(ap_CS_fsm_state27),
        .I5(ram_reg_i_559_n_222),
        .O(ram_reg_i_643_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_643__0
       (.I0(ap_CS_fsm_state76),
        .I1(ap_CS_fsm_state77),
        .O(ram_reg_i_643__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFF0044004F)) 
    ram_reg_i_644
       (.I0(ram_reg_i_759__0_n_222),
        .I1(ram_reg_i_778__0_n_222),
        .I2(ram_reg_i_489__0_n_222),
        .I3(ap_CS_fsm_state19),
        .I4(ap_CS_fsm_state18),
        .I5(ram_reg_i_472__0_n_222),
        .O(ram_reg_i_644_n_222));
  LUT6 #(
    .INIT(64'h00000100FFFFFFFF)) 
    ram_reg_i_644__0
       (.I0(ap_CS_fsm_state48),
        .I1(ap_CS_fsm_state47),
        .I2(ap_CS_fsm_state46),
        .I3(ram_reg_i_629__0_n_222),
        .I4(ap_CS_fsm_state51),
        .I5(ram_reg_i_401__0_n_222),
        .O(ram_reg_i_644__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_645
       (.I0(ap_CS_fsm_state43),
        .I1(ap_CS_fsm_state42),
        .I2(ap_CS_fsm_state41),
        .O(ram_reg_i_645_n_222));
  LUT6 #(
    .INIT(64'hEEEFEEEFEEEFEEEE)) 
    ram_reg_i_645__0
       (.I0(ap_CS_fsm_state33),
        .I1(ap_CS_fsm_state35),
        .I2(ap_CS_fsm_state31),
        .I3(ap_CS_fsm_state32),
        .I4(ap_CS_fsm_state30),
        .I5(ap_CS_fsm_state29),
        .O(ram_reg_i_645__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFF2000FFFF)) 
    ram_reg_i_646
       (.I0(ram_reg_i_607_n_222),
        .I1(ap_CS_fsm_state39),
        .I2(ap_CS_fsm_state38),
        .I3(ram_reg_i_779__0_n_222),
        .I4(ram_reg_i_767__0_n_222),
        .I5(ap_CS_fsm_state48),
        .O(ram_reg_i_646_n_222));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hA2A0)) 
    ram_reg_i_646__0
       (.I0(ram_reg_i_588_n_222),
        .I1(ap_CS_fsm_state29),
        .I2(ap_CS_fsm_state30),
        .I3(ap_CS_fsm_state28),
        .O(ram_reg_i_646__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_647
       (.I0(ap_CS_fsm_state44),
        .I1(ap_CS_fsm_state43),
        .I2(ap_CS_fsm_state40),
        .I3(ap_CS_fsm_state41),
        .O(ram_reg_i_647_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE0)) 
    ram_reg_i_647__0
       (.I0(ap_CS_fsm_state92),
        .I1(ap_CS_fsm_state91),
        .I2(ram_reg_i_181__0_n_222),
        .I3(ap_CS_fsm_state99),
        .I4(ap_CS_fsm_state98),
        .I5(ap_CS_fsm_state97),
        .O(ram_reg_i_647__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    ram_reg_i_648
       (.I0(ram_reg_i_669_n_222),
        .I1(ap_CS_fsm_state101),
        .I2(ap_CS_fsm_state104),
        .I3(ram_reg_i_188__0_n_222),
        .I4(ap_CS_fsm_state36),
        .I5(ap_CS_fsm_state39),
        .O(ram_reg_i_648_n_222));
  LUT3 #(
    .INIT(8'h45)) 
    ram_reg_i_648__0
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state13),
        .O(ram_reg_i_648__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_649
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state35),
        .I2(ap_CS_fsm_state32),
        .I3(ap_CS_fsm_state33),
        .O(ram_reg_i_649_n_222));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_649__0
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state13),
        .O(ram_reg_i_649__0_n_222));
  LUT6 #(
    .INIT(64'h00000000AAAA22A2)) 
    ram_reg_i_64__0
       (.I0(ram_reg_i_223__0_n_222),
        .I1(ram_reg_i_225__0_n_222),
        .I2(ap_CS_fsm_state68),
        .I3(ap_CS_fsm_state69),
        .I4(ap_CS_fsm_state70),
        .I5(ram_reg_i_226__0_n_222),
        .O(ram_reg_i_64__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_65
       (.I0(ap_CS_fsm_state119),
        .I1(ap_CS_fsm_state120),
        .I2(ap_CS_fsm_state121),
        .O(ram_reg_i_65_n_222));
  LUT6 #(
    .INIT(64'h0101000101010000)) 
    ram_reg_i_650
       (.I0(ap_CS_fsm_state80),
        .I1(ap_CS_fsm_state79),
        .I2(ap_CS_fsm_state81),
        .I3(ap_CS_fsm_state77),
        .I4(ap_CS_fsm_state78),
        .I5(ap_CS_fsm_state76),
        .O(ram_reg_i_650_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_650__0
       (.I0(ap_CS_fsm_state16),
        .I1(ap_CS_fsm_state18),
        .O(ram_reg_i_650__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    ram_reg_i_651
       (.I0(ram_reg_i_780__0_n_222),
        .I1(ap_CS_fsm_state22),
        .I2(ap_CS_fsm_state20),
        .I3(ap_CS_fsm_state110),
        .I4(ap_CS_fsm_state107),
        .I5(ram_reg_i_174_n_222),
        .O(ram_reg_i_651_n_222));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    ram_reg_i_651__0
       (.I0(ap_CS_fsm_state70),
        .I1(ap_CS_fsm_state71),
        .I2(ap_CS_fsm_state72),
        .I3(ap_CS_fsm_state69),
        .O(ram_reg_i_651__0_n_222));
  LUT6 #(
    .INIT(64'h0000000010101000)) 
    ram_reg_i_652
       (.I0(ap_CS_fsm_state51),
        .I1(ap_CS_fsm_state52),
        .I2(ram_reg_i_444_n_222),
        .I3(ap_CS_fsm_state49),
        .I4(ap_CS_fsm_state48),
        .I5(ap_CS_fsm_state50),
        .O(ram_reg_i_652_n_222));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_652__0
       (.I0(ap_CS_fsm_state50),
        .I1(ap_CS_fsm_state51),
        .I2(ap_CS_fsm_state55),
        .I3(ap_CS_fsm_state52),
        .O(ram_reg_i_652__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    ram_reg_i_653
       (.I0(ram_reg_i_589__0_n_222),
        .I1(ap_CS_fsm_state44),
        .I2(ap_CS_fsm_state43),
        .I3(ap_CS_fsm_state45),
        .I4(ram_reg_i_246__0_n_222),
        .O(ram_reg_i_653_n_222));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h54)) 
    ram_reg_i_653__0
       (.I0(ap_CS_fsm_state45),
        .I1(ap_CS_fsm_state44),
        .I2(ap_CS_fsm_state43),
        .O(ram_reg_i_653__0_n_222));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFFFFFE)) 
    ram_reg_i_654
       (.I0(ram_reg_i_393__0_n_222),
        .I1(ap_CS_fsm_state39),
        .I2(ap_CS_fsm_state40),
        .I3(ap_CS_fsm_state41),
        .I4(ap_CS_fsm_state30),
        .I5(ap_CS_fsm_state31),
        .O(ram_reg_i_654_n_222));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_654__0
       (.I0(ap_CS_fsm_state43),
        .I1(ap_CS_fsm_state44),
        .O(ram_reg_i_654__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h22200000)) 
    ram_reg_i_655
       (.I0(ram_reg_i_604_n_222),
        .I1(ap_CS_fsm_state30),
        .I2(ap_CS_fsm_state29),
        .I3(ap_CS_fsm_state28),
        .I4(ram_reg_i_588_n_222),
        .O(ram_reg_i_655_n_222));
  LUT6 #(
    .INIT(64'hABABAAABABABABAB)) 
    ram_reg_i_655__0
       (.I0(ram_reg_i_781__0_n_222),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_i_317__0_n_222),
        .I3(ram_reg_i_639__0_n_222),
        .I4(ap_CS_fsm_state25),
        .I5(ram_reg_i_782_n_222),
        .O(ram_reg_i_655__0_n_222));
  LUT6 #(
    .INIT(64'h000031FF31FF31FF)) 
    ram_reg_i_656
       (.I0(ap_CS_fsm_state85),
        .I1(ap_CS_fsm_state87),
        .I2(ap_CS_fsm_state86),
        .I3(ram_reg_i_623__0_n_222),
        .I4(ram_reg_i_783__0_n_222),
        .I5(ram_reg_i_185__0_n_222),
        .O(ram_reg_i_656_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4440)) 
    ram_reg_i_656__0
       (.I0(ap_CS_fsm_state39),
        .I1(ram_reg_i_685__0_n_222),
        .I2(ap_CS_fsm_state37),
        .I3(ap_CS_fsm_state38),
        .I4(ap_CS_fsm_state45),
        .I5(ap_CS_fsm_state42),
        .O(ram_reg_i_656__0_n_222));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAA8AAA8)) 
    ram_reg_i_657
       (.I0(ram_reg_i_246__0_n_222),
        .I1(ap_CS_fsm_state45),
        .I2(ap_CS_fsm_state43),
        .I3(ap_CS_fsm_state44),
        .I4(ram_reg_i_784__0_n_222),
        .I5(ram_reg_i_733_n_222),
        .O(ram_reg_i_657_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    ram_reg_i_657__0
       (.I0(ap_CS_fsm_state85),
        .I1(ap_CS_fsm_state84),
        .I2(ap_CS_fsm_state87),
        .I3(ap_CS_fsm_state86),
        .I4(ap_CS_fsm_state90),
        .I5(ram_reg_i_188__0_n_222),
        .O(ram_reg_i_657__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h1011)) 
    ram_reg_i_658
       (.I0(ap_CS_fsm_state53),
        .I1(ap_CS_fsm_state54),
        .I2(ap_CS_fsm_state52),
        .I3(ap_CS_fsm_state51),
        .O(ram_reg_i_658_n_222));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_658__0
       (.I0(ap_CS_fsm_state49),
        .I1(ap_CS_fsm_state50),
        .O(ram_reg_i_658__0_n_222));
  LUT6 #(
    .INIT(64'h0000880800008800)) 
    ram_reg_i_659
       (.I0(ram_reg_i_242__0_n_222),
        .I1(ram_reg_i_180_n_222),
        .I2(ap_CS_fsm_state68),
        .I3(ap_CS_fsm_state69),
        .I4(ap_CS_fsm_state70),
        .I5(ap_CS_fsm_state67),
        .O(ram_reg_i_659_n_222));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hEEEEFFFE)) 
    ram_reg_i_659__0
       (.I0(ap_CS_fsm_state52),
        .I1(ap_CS_fsm_state50),
        .I2(ap_CS_fsm_state47),
        .I3(ap_CS_fsm_state48),
        .I4(ap_CS_fsm_state49),
        .O(ram_reg_i_659__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFD0D0D0D0D0)) 
    ram_reg_i_65__0
       (.I0(ap_CS_fsm_state81),
        .I1(ap_CS_fsm_state82),
        .I2(ram_reg_i_227__0_n_222),
        .I3(ap_CS_fsm_state64),
        .I4(ram_reg_i_228_n_222),
        .I5(ram_reg_i_50_n_222),
        .O(ram_reg_i_65__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551110)) 
    ram_reg_i_66
       (.I0(ram_reg_i_195__0_n_222),
        .I1(ram_reg_i_196_n_222),
        .I2(ram_reg_i_197__0_n_222),
        .I3(ram_reg_i_198__0_n_222),
        .I4(ram_reg_i_199__0_n_222),
        .I5(ram_reg_i_200__0_n_222),
        .O(ram_reg_i_66_n_222));
  LUT6 #(
    .INIT(64'h00000000AAAAFFAE)) 
    ram_reg_i_660
       (.I0(ram_reg_i_783_n_222),
        .I1(ram_reg_i_784_n_222),
        .I2(ram_reg_i_785_n_222),
        .I3(ram_reg_i_786_n_222),
        .I4(ram_reg_i_787__0_n_222),
        .I5(ram_reg_i_788__0_n_222),
        .O(ram_reg_i_660_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFF000000C8)) 
    ram_reg_i_660__0
       (.I0(ap_CS_fsm_state75),
        .I1(ram_reg_i_586_n_222),
        .I2(ap_CS_fsm_state76),
        .I3(ap_CS_fsm_state78),
        .I4(ap_CS_fsm_state77),
        .I5(ap_CS_fsm_state81),
        .O(ram_reg_i_660__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    ram_reg_i_661
       (.I0(ram_reg_i_430_n_222),
        .I1(ap_CS_fsm_state111),
        .I2(ap_CS_fsm_state110),
        .I3(ap_CS_fsm_state109),
        .O(ram_reg_i_661_n_222));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_661__0
       (.I0(ap_CS_fsm_state49),
        .I1(ap_CS_fsm_state46),
        .I2(ap_CS_fsm_state44),
        .I3(ap_CS_fsm_state45),
        .O(ram_reg_i_661__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    ram_reg_i_662
       (.I0(ram_reg_i_163__0_n_222),
        .I1(ram_reg_i_162__0_n_222),
        .I2(ap_CS_fsm_state68),
        .I3(ap_CS_fsm_state65),
        .I4(ap_CS_fsm_state66),
        .I5(ap_CS_fsm_state64),
        .O(ram_reg_i_662_n_222));
  LUT5 #(
    .INIT(32'h0DFFFFFF)) 
    ram_reg_i_662__0
       (.I0(ap_CS_fsm_state118),
        .I1(ap_CS_fsm_state119),
        .I2(ap_CS_fsm_state120),
        .I3(ram_reg_i_84__0_n_222),
        .I4(ram_reg_i_287__0_n_222),
        .O(ram_reg_i_662__0_n_222));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F0F4)) 
    ram_reg_i_663
       (.I0(ap_CS_fsm_state101),
        .I1(ap_CS_fsm_state100),
        .I2(ap_CS_fsm_state108),
        .I3(ram_reg_i_252__0_n_222),
        .I4(ap_CS_fsm_state102),
        .I5(ap_CS_fsm_state103),
        .O(ram_reg_i_663_n_222));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_663__0
       (.I0(ap_CS_fsm_state64),
        .I1(ap_CS_fsm_state66),
        .I2(ap_CS_fsm_state65),
        .I3(ap_CS_fsm_state68),
        .O(ram_reg_i_663__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_664
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state35),
        .I2(ap_CS_fsm_state33),
        .O(ram_reg_i_664_n_222));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_664__0
       (.I0(ap_CS_fsm_state51),
        .I1(ap_CS_fsm_state48),
        .O(ram_reg_i_664__0_n_222));
  LUT6 #(
    .INIT(64'h3303330133033303)) 
    ram_reg_i_665
       (.I0(\ap_CS_fsm[121]_i_13_n_222 ),
        .I1(ap_CS_fsm_state54),
        .I2(ap_CS_fsm_state52),
        .I3(ap_CS_fsm_state53),
        .I4(ap_CS_fsm_state51),
        .I5(ram_reg_i_629__0_n_222),
        .O(ram_reg_i_665_n_222));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_665__0
       (.I0(ap_CS_fsm_state74),
        .I1(ap_CS_fsm_state73),
        .O(ram_reg_i_665__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_666
       (.I0(ap_CS_fsm_state42),
        .I1(ap_CS_fsm_state39),
        .I2(ap_CS_fsm_state65),
        .I3(ap_CS_fsm_state63),
        .I4(ram_reg_i_789__0_n_222),
        .I5(ram_reg_i_696__0_n_222),
        .O(ram_reg_i_666_n_222));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF1)) 
    ram_reg_i_666__0
       (.I0(ap_CS_fsm_state56),
        .I1(ap_CS_fsm_state57),
        .I2(ap_CS_fsm_state58),
        .I3(ap_CS_fsm_state60),
        .I4(ap_CS_fsm_state59),
        .O(ram_reg_i_666__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_667
       (.I0(ap_CS_fsm_state30),
        .I1(ap_CS_fsm_state27),
        .I2(ap_CS_fsm_state29),
        .I3(ap_CS_fsm_state28),
        .O(ram_reg_i_667_n_222));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    ram_reg_i_667__0
       (.I0(ap_CS_fsm_state71),
        .I1(ap_CS_fsm_state72),
        .I2(ram_reg_i_242__0_n_222),
        .I3(ap_CS_fsm_state70),
        .I4(ap_CS_fsm_state69),
        .I5(ap_CS_fsm_state68),
        .O(ram_reg_i_667__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    ram_reg_i_668
       (.I0(ram_reg_i_311_n_222),
        .I1(ap_CS_fsm_state15),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state99),
        .I4(ap_CS_fsm_state113),
        .I5(ram_reg_i_750__0_n_222),
        .O(ram_reg_i_668_n_222));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_i_668__0
       (.I0(ap_CS_fsm_state17),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state18),
        .O(ram_reg_i_668__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_669
       (.I0(ap_CS_fsm_state87),
        .I1(ap_CS_fsm_state85),
        .O(ram_reg_i_669_n_222));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_669__0
       (.I0(ap_CS_fsm_state21),
        .I1(ap_CS_fsm_state19),
        .I2(ap_CS_fsm_state20),
        .O(ram_reg_i_669__0_n_222));
  LUT6 #(
    .INIT(64'h0080808080808080)) 
    ram_reg_i_66__0
       (.I0(ram_reg_i_86__0_n_222),
        .I1(ram_reg_i_128__0_n_222),
        .I2(ram_reg_i_229__0_n_222),
        .I3(ram_reg_i_230__0_n_222),
        .I4(ram_reg_i_231__0_n_222),
        .I5(ram_reg_i_84_n_222),
        .O(ram_reg_i_66__0_n_222));
  LUT6 #(
    .INIT(64'h0FFF0FFFFFFF4FFF)) 
    ram_reg_i_67
       (.I0(ap_CS_fsm_state108),
        .I1(ram_reg_i_201__0_n_222),
        .I2(ram_reg_i_202_n_222),
        .I3(ram_reg_i_203_n_222),
        .I4(ap_CS_fsm_state109),
        .I5(ap_CS_fsm_state110),
        .O(ram_reg_i_67_n_222));
  LUT6 #(
    .INIT(64'h00000000000000DC)) 
    ram_reg_i_670
       (.I0(ap_CS_fsm_state23),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state22),
        .I3(ap_CS_fsm_state26),
        .I4(ap_CS_fsm_state25),
        .I5(ap_CS_fsm_state27),
        .O(ram_reg_i_670_n_222));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_670__0
       (.I0(ap_CS_fsm_state100),
        .I1(ap_CS_fsm_state103),
        .O(ram_reg_i_670__0_n_222));
  LUT6 #(
    .INIT(64'hFFAEFFFFFFAFFFFF)) 
    ram_reg_i_671
       (.I0(ram_reg_i_232__0_n_222),
        .I1(ap_CS_fsm_state97),
        .I2(ap_CS_fsm_state98),
        .I3(ap_CS_fsm_state99),
        .I4(ram_reg_i_55__0_n_222),
        .I5(ram_reg_i_785__0_n_222),
        .O(ram_reg_i_671_n_222));
  LUT6 #(
    .INIT(64'hDFDDDFDFDFDDDFDD)) 
    ram_reg_i_671__0
       (.I0(ram_reg_i_715_n_222),
        .I1(ap_CS_fsm_state37),
        .I2(ram_reg_i_790__0_n_222),
        .I3(ap_CS_fsm_state26),
        .I4(ap_CS_fsm_state25),
        .I5(ap_CS_fsm_state24),
        .O(ram_reg_i_671__0_n_222));
  LUT6 #(
    .INIT(64'h00000000000000FE)) 
    ram_reg_i_672
       (.I0(ap_CS_fsm_state18),
        .I1(ram_reg_i_406_n_222),
        .I2(ram_reg_i_791_n_222),
        .I3(ap_CS_fsm_state25),
        .I4(ram_reg_i_792_n_222),
        .I5(ram_reg_i_790__0_n_222),
        .O(ram_reg_i_672_n_222));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    ram_reg_i_672__0
       (.I0(ap_CS_fsm_state105),
        .I1(ap_CS_fsm_state106),
        .I2(ap_CS_fsm_state107),
        .I3(ap_CS_fsm_state104),
        .O(ram_reg_i_672__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    ram_reg_i_673
       (.I0(ap_CS_fsm_state46),
        .I1(ap_CS_fsm_state47),
        .I2(ap_CS_fsm_state48),
        .I3(ap_CS_fsm_state42),
        .I4(ap_CS_fsm_state40),
        .I5(ram_reg_i_633_n_222),
        .O(ram_reg_i_673_n_222));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h00005554)) 
    ram_reg_i_673__0
       (.I0(ram_reg_i_781_n_222),
        .I1(ap_CS_fsm_state38),
        .I2(ap_CS_fsm_state37),
        .I3(ap_CS_fsm_state39),
        .I4(ap_CS_fsm_state40),
        .O(ram_reg_i_673__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    ram_reg_i_674
       (.I0(ap_CS_fsm_state37),
        .I1(ap_CS_fsm_state36),
        .I2(ap_CS_fsm_state39),
        .I3(ap_CS_fsm_state38),
        .O(ram_reg_i_674_n_222));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h55555551)) 
    ram_reg_i_674__0
       (.I0(ap_CS_fsm_state72),
        .I1(ap_CS_fsm_state68),
        .I2(ap_CS_fsm_state69),
        .I3(ap_CS_fsm_state71),
        .I4(ap_CS_fsm_state70),
        .O(ram_reg_i_674__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_675
       (.I0(ap_CS_fsm_state77),
        .I1(ap_CS_fsm_state78),
        .I2(ap_CS_fsm_state79),
        .O(ram_reg_i_675_n_222));
  LUT6 #(
    .INIT(64'h000000005D5F0000)) 
    ram_reg_i_675__0
       (.I0(ram_reg_i_349__0_n_222),
        .I1(ap_CS_fsm_state43),
        .I2(ap_CS_fsm_state45),
        .I3(ram_reg_i_793_n_222),
        .I4(ram_reg_i_629__0_n_222),
        .I5(ap_CS_fsm_state52),
        .O(ram_reg_i_675__0_n_222));
  LUT6 #(
    .INIT(64'hFFFF003200000000)) 
    ram_reg_i_676
       (.I0(Q[0]),
        .I1(ap_CS_fsm_state3),
        .I2(ap_CS_fsm_state2),
        .I3(ap_CS_fsm_state4),
        .I4(ap_CS_fsm_state5),
        .I5(ram_reg_i_386_n_222),
        .O(ram_reg_i_676_n_222));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_676__0
       (.I0(ap_CS_fsm_state64),
        .I1(ap_CS_fsm_state65),
        .O(ram_reg_i_676__0_n_222));
  LUT6 #(
    .INIT(64'h0000000000000054)) 
    ram_reg_i_677
       (.I0(ram_reg_i_616__0_n_222),
        .I1(ap_CS_fsm_state20),
        .I2(ap_CS_fsm_state21),
        .I3(ap_CS_fsm_state26),
        .I4(ap_CS_fsm_state25),
        .I5(ap_CS_fsm_state27),
        .O(ram_reg_i_677_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFABAA)) 
    ram_reg_i_677__0
       (.I0(ap_CS_fsm_state45),
        .I1(ap_CS_fsm_state44),
        .I2(ap_CS_fsm_state43),
        .I3(ap_CS_fsm_state42),
        .I4(ap_CS_fsm_state46),
        .I5(ap_CS_fsm_state47),
        .O(ram_reg_i_677__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_678
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state35),
        .I2(ap_CS_fsm_state36),
        .I3(ram_reg_i_709__0_n_222),
        .I4(ap_CS_fsm_state38),
        .I5(ap_CS_fsm_state39),
        .O(ram_reg_i_678_n_222));
  LUT6 #(
    .INIT(64'h00000000F0F4F0F5)) 
    ram_reg_i_678__0
       (.I0(ap_CS_fsm_state88),
        .I1(ap_CS_fsm_state87),
        .I2(ap_CS_fsm_state90),
        .I3(ap_CS_fsm_state89),
        .I4(ap_CS_fsm_state86),
        .I5(ram_reg_i_601__0_n_222),
        .O(ram_reg_i_678__0_n_222));
  LUT6 #(
    .INIT(64'hCCCCEEFECCCCEEEE)) 
    ram_reg_i_679
       (.I0(ram_reg_i_472__0_n_222),
        .I1(ap_CS_fsm_state25),
        .I2(ram_reg_i_489__0_n_222),
        .I3(ram_reg_i_794_n_222),
        .I4(ram_reg_i_616__0_n_222),
        .I5(ram_reg_i_795_n_222),
        .O(ram_reg_i_679_n_222));
  LUT6 #(
    .INIT(64'h0101010100000100)) 
    ram_reg_i_679__0
       (.I0(ap_CS_fsm_state106),
        .I1(ap_CS_fsm_state108),
        .I2(ap_CS_fsm_state107),
        .I3(ap_CS_fsm_state103),
        .I4(ap_CS_fsm_state104),
        .I5(ap_CS_fsm_state105),
        .O(ram_reg_i_679__0_n_222));
  LUT4 #(
    .INIT(16'h0800)) 
    ram_reg_i_67__0
       (.I0(ram_reg_i_55__0_n_222),
        .I1(ram_reg_i_232__0_n_222),
        .I2(ram_reg_i_229__0_n_222),
        .I3(ram_reg_i_86__0_n_222),
        .O(ram_reg_i_67__0_n_222));
  LUT6 #(
    .INIT(64'h000000000000EEEF)) 
    ram_reg_i_68
       (.I0(ap_CS_fsm_state116),
        .I1(ap_CS_fsm_state115),
        .I2(ap_CS_fsm_state114),
        .I3(ap_CS_fsm_state113),
        .I4(ap_CS_fsm_state118),
        .I5(ap_CS_fsm_state117),
        .O(ram_reg_i_68_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_680
       (.I0(ap_CS_fsm_state30),
        .I1(ap_CS_fsm_state27),
        .I2(ap_CS_fsm_state33),
        .I3(ap_CS_fsm_state32),
        .I4(ap_CS_fsm_state26),
        .I5(ap_CS_fsm_state28),
        .O(ram_reg_i_680_n_222));
  LUT5 #(
    .INIT(32'hFE000000)) 
    ram_reg_i_680__0
       (.I0(ap_CS_fsm_state96),
        .I1(ap_CS_fsm_state95),
        .I2(ap_CS_fsm_state94),
        .I3(ram_reg_i_180__0_n_222),
        .I4(ram_reg_i_55__0_n_222),
        .O(ram_reg_i_680__0_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_681
       (.I0(ap_CS_fsm_state71),
        .I1(ap_CS_fsm_state70),
        .O(ram_reg_i_681_n_222));
  LUT6 #(
    .INIT(64'hFFFFFF02FFFFFFFF)) 
    ram_reg_i_681__0
       (.I0(ap_CS_fsm_state37),
        .I1(ap_CS_fsm_state39),
        .I2(ap_CS_fsm_state38),
        .I3(ap_CS_fsm_state41),
        .I4(ap_CS_fsm_state40),
        .I5(ram_reg_i_633_n_222),
        .O(ram_reg_i_681__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_682
       (.I0(ap_CS_fsm_state48),
        .I1(ap_CS_fsm_state50),
        .I2(ap_CS_fsm_state49),
        .I3(ap_CS_fsm_state54),
        .I4(ap_CS_fsm_state53),
        .O(ram_reg_i_682_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_682__0
       (.I0(ap_CS_fsm_state69),
        .I1(ap_CS_fsm_state68),
        .O(ram_reg_i_682__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_683
       (.I0(ap_CS_fsm_state78),
        .I1(ap_CS_fsm_state77),
        .O(ram_reg_i_683_n_222));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_683__0
       (.I0(ap_CS_fsm_state109),
        .I1(ap_CS_fsm_state105),
        .I2(ap_CS_fsm_state107),
        .I3(ap_CS_fsm_state106),
        .I4(ap_CS_fsm_state108),
        .O(ram_reg_i_683__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_684
       (.I0(ap_CS_fsm_state11),
        .I1(ap_CS_fsm_state10),
        .O(ram_reg_i_684_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_684__0
       (.I0(ap_CS_fsm_state37),
        .I1(ap_CS_fsm_state38),
        .O(ram_reg_i_684__0_n_222));
  LUT6 #(
    .INIT(64'h0101010101000101)) 
    ram_reg_i_685
       (.I0(ram_reg_i_669__0_n_222),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state18),
        .I3(ram_reg_i_796_n_222),
        .I4(ram_reg_i_797_n_222),
        .I5(ap_CS_fsm_state16),
        .O(ram_reg_i_685_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_685__0
       (.I0(ap_CS_fsm_state41),
        .I1(ap_CS_fsm_state40),
        .O(ram_reg_i_685__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_686
       (.I0(ap_CS_fsm_state28),
        .I1(ap_CS_fsm_state27),
        .I2(ap_CS_fsm_state31),
        .I3(ap_CS_fsm_state32),
        .I4(ap_CS_fsm_state30),
        .I5(ap_CS_fsm_state29),
        .O(ram_reg_i_686_n_222));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_686__0
       (.I0(ap_CS_fsm_state45),
        .I1(ap_CS_fsm_state43),
        .I2(ap_CS_fsm_state44),
        .I3(ap_CS_fsm_state42),
        .O(ram_reg_i_686__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_687
       (.I0(ap_CS_fsm_state53),
        .I1(ap_CS_fsm_state54),
        .I2(ap_CS_fsm_state52),
        .I3(ap_CS_fsm_state51),
        .O(ram_reg_i_687_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_687__0
       (.I0(ap_CS_fsm_state13),
        .I1(ap_CS_fsm_state33),
        .I2(ap_CS_fsm_state6),
        .I3(ram_reg_i_798_n_222),
        .I4(ram_reg_i_799_n_222),
        .I5(ram_reg_i_366_n_222),
        .O(ram_reg_i_687__0_n_222));
  LUT6 #(
    .INIT(64'h0000020200000200)) 
    ram_reg_i_688
       (.I0(ram_reg_i_386_n_222),
        .I1(ap_CS_fsm_state4),
        .I2(ap_CS_fsm_state5),
        .I3(ap_CS_fsm_state2),
        .I4(ap_CS_fsm_state3),
        .I5(Q[0]),
        .O(ram_reg_i_688_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFF44445545)) 
    ram_reg_i_688__0
       (.I0(ram_reg_i_800_n_222),
        .I1(ram_reg_i_284_n_222),
        .I2(ram_reg_i_556_n_222),
        .I3(ram_reg_i_801_n_222),
        .I4(ram_reg_i_669__0_n_222),
        .I5(ram_reg_i_802_n_222),
        .O(ram_reg_i_688__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_689
       (.I0(ap_CS_fsm_state51),
        .I1(ap_CS_fsm_state52),
        .O(ram_reg_i_689_n_222));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h0000FF0D)) 
    ram_reg_i_689__0
       (.I0(ap_CS_fsm_state41),
        .I1(ap_CS_fsm_state42),
        .I2(ap_CS_fsm_state43),
        .I3(ap_CS_fsm_state44),
        .I4(ap_CS_fsm_state45),
        .O(ram_reg_i_689__0_n_222));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    ram_reg_i_68__0
       (.I0(ap_CS_fsm_state90),
        .I1(ap_CS_fsm_state89),
        .I2(ap_CS_fsm_state86),
        .I3(ap_CS_fsm_state88),
        .I4(ap_CS_fsm_state87),
        .I5(ap_CS_fsm_state85),
        .O(ram_reg_i_68__0_n_222));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ram_reg_i_69
       (.I0(ram_reg_i_255__0_n_222),
        .I1(ap_CS_fsm_state125),
        .I2(ap_CS_fsm_state126),
        .I3(ap_CS_fsm_state122),
        .I4(ap_CS_fsm_state123),
        .I5(ap_CS_fsm_state124),
        .O(ram_reg_i_69_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFAEFFFFFFFF)) 
    ram_reg_i_690
       (.I0(ram_reg_i_674_n_222),
        .I1(ap_CS_fsm_state33),
        .I2(ram_reg_i_586__0_n_222),
        .I3(ap_CS_fsm_state41),
        .I4(ap_CS_fsm_state42),
        .I5(ram_reg_i_503_n_222),
        .O(ram_reg_i_690_n_222));
  LUT6 #(
    .INIT(64'hFFFFABAAABAAABAA)) 
    ram_reg_i_690__0
       (.I0(ram_reg_i_229__0_n_222),
        .I1(ap_CS_fsm_state89),
        .I2(ap_CS_fsm_state90),
        .I3(ap_CS_fsm_state88),
        .I4(ap_CS_fsm_state84),
        .I5(ram_reg_i_185__0_n_222),
        .O(ram_reg_i_690__0_n_222));
  LUT6 #(
    .INIT(64'h0000000001010100)) 
    ram_reg_i_691
       (.I0(ap_CS_fsm_state99),
        .I1(ap_CS_fsm_state98),
        .I2(ap_CS_fsm_state97),
        .I3(ap_CS_fsm_state95),
        .I4(ap_CS_fsm_state94),
        .I5(ap_CS_fsm_state96),
        .O(ram_reg_i_691_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF54FF)) 
    ram_reg_i_691__0
       (.I0(ram_reg_i_803_n_222),
        .I1(ram_reg_i_804_n_222),
        .I2(ram_reg_i_805_n_222),
        .I3(ram_reg_i_806_n_222),
        .I4(ap_CS_fsm_state27),
        .I5(ap_CS_fsm_state30),
        .O(ram_reg_i_691__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_692
       (.I0(ap_CS_fsm_state67),
        .I1(ap_CS_fsm_state69),
        .I2(ap_CS_fsm_state68),
        .O(ram_reg_i_692_n_222));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_692__0
       (.I0(ap_CS_fsm_state29),
        .I1(ap_CS_fsm_state30),
        .O(ram_reg_i_692__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000F08)) 
    ram_reg_i_693
       (.I0(ram_reg_i_733_n_222),
        .I1(ap_CS_fsm_state40),
        .I2(ap_CS_fsm_state44),
        .I3(ap_CS_fsm_state43),
        .I4(ap_CS_fsm_state45),
        .I5(ram_reg_i_807_n_222),
        .O(ram_reg_i_693_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF0E)) 
    ram_reg_i_693__0
       (.I0(ap_CS_fsm_state37),
        .I1(ap_CS_fsm_state38),
        .I2(ap_CS_fsm_state39),
        .I3(ram_reg_i_634__0_n_222),
        .I4(ap_CS_fsm_state41),
        .I5(ap_CS_fsm_state43),
        .O(ram_reg_i_693__0_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_694
       (.I0(ap_CS_fsm_state79),
        .I1(ap_CS_fsm_state81),
        .O(ram_reg_i_694_n_222));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_694__0
       (.I0(ap_CS_fsm_state30),
        .I1(ap_CS_fsm_state29),
        .O(ram_reg_i_694__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_695
       (.I0(ap_CS_fsm_state126),
        .I1(ap_CS_fsm_state125),
        .I2(ap_CS_fsm_state122),
        .I3(ap_CS_fsm_state121),
        .O(ram_reg_i_695_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_695__0
       (.I0(ap_CS_fsm_state53),
        .I1(ap_CS_fsm_state55),
        .O(ram_reg_i_695__0_n_222));
  LUT6 #(
    .INIT(64'h0000010001000100)) 
    ram_reg_i_696
       (.I0(ap_CS_fsm_state122),
        .I1(ap_CS_fsm_state123),
        .I2(ap_CS_fsm_state121),
        .I3(ram_reg_i_287__0_n_222),
        .I4(ap_CS_fsm_state118),
        .I5(ram_reg_i_62_n_222),
        .O(ram_reg_i_696_n_222));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_696__0
       (.I0(ap_CS_fsm_state70),
        .I1(ap_CS_fsm_state72),
        .O(ram_reg_i_696__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF0E)) 
    ram_reg_i_697
       (.I0(ap_CS_fsm_state37),
        .I1(ap_CS_fsm_state38),
        .I2(ap_CS_fsm_state39),
        .I3(ap_CS_fsm_state41),
        .I4(ap_CS_fsm_state44),
        .I5(ap_CS_fsm_state40),
        .O(ram_reg_i_697_n_222));
  LUT6 #(
    .INIT(64'h0000000E00000000)) 
    ram_reg_i_697__0
       (.I0(ap_CS_fsm_state111),
        .I1(ap_CS_fsm_state110),
        .I2(ap_CS_fsm_state114),
        .I3(ap_CS_fsm_state113),
        .I4(ap_CS_fsm_state112),
        .I5(ram_reg_i_267_n_222),
        .O(ram_reg_i_697__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF02)) 
    ram_reg_i_698
       (.I0(ram_reg_i_317__0_n_222),
        .I1(ap_CS_fsm_state28),
        .I2(ap_CS_fsm_state29),
        .I3(ap_CS_fsm_state30),
        .I4(ap_CS_fsm_state31),
        .I5(ram_reg_i_504__0_n_222),
        .O(ram_reg_i_698_n_222));
  LUT6 #(
    .INIT(64'h0000FFFF0000FFBA)) 
    ram_reg_i_698__0
       (.I0(ap_CS_fsm_state105),
        .I1(ap_CS_fsm_state104),
        .I2(ap_CS_fsm_state103),
        .I3(ap_CS_fsm_state107),
        .I4(ap_CS_fsm_state108),
        .I5(ap_CS_fsm_state106),
        .O(ram_reg_i_698__0_n_222));
  LUT6 #(
    .INIT(64'h1000100010000000)) 
    ram_reg_i_699
       (.I0(ap_CS_fsm_state103),
        .I1(ap_CS_fsm_state104),
        .I2(ram_reg_i_325_n_222),
        .I3(ram_reg_i_174_n_222),
        .I4(ap_CS_fsm_state101),
        .I5(ap_CS_fsm_state102),
        .O(ram_reg_i_699_n_222));
  LUT6 #(
    .INIT(64'hFFFFFF54FFFFFFFF)) 
    ram_reg_i_699__0
       (.I0(ram_reg_i_640__0_n_222),
        .I1(ram_reg_i_472__0_n_222),
        .I2(ram_reg_i_808_n_222),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state25),
        .I5(ram_reg_i_487__0_n_222),
        .O(ram_reg_i_699__0_n_222));
  LUT6 #(
    .INIT(64'h00000000FDFFFFFF)) 
    ram_reg_i_69__0
       (.I0(ram_reg_i_233__0_n_222),
        .I1(ap_CS_fsm_state87),
        .I2(ap_CS_fsm_state85),
        .I3(ram_reg_i_234__0_n_222),
        .I4(ap_CS_fsm_state82),
        .I5(ram_reg_i_235_n_222),
        .O(ram_reg_i_69__0_n_222));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDDDFDD)) 
    ram_reg_i_70
       (.I0(ram_reg_i_161__0_n_222),
        .I1(ap_CS_fsm_state124),
        .I2(ram_reg_i_204_n_222),
        .I3(ram_reg_i_205__0_n_222),
        .I4(ram_reg_i_206__0_n_222),
        .I5(ram_reg_i_207__0_n_222),
        .O(ram_reg_i_70_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF02)) 
    ram_reg_i_700
       (.I0(ap_CS_fsm_state32),
        .I1(ap_CS_fsm_state33),
        .I2(ap_CS_fsm_state34),
        .I3(ap_CS_fsm_state36),
        .I4(ap_CS_fsm_state35),
        .I5(ap_CS_fsm_state39),
        .O(ram_reg_i_700_n_222));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h54)) 
    ram_reg_i_700__0
       (.I0(ap_CS_fsm_state81),
        .I1(ap_CS_fsm_state79),
        .I2(ap_CS_fsm_state80),
        .O(ram_reg_i_700__0_n_222));
  LUT6 #(
    .INIT(64'h0101010101010100)) 
    ram_reg_i_701
       (.I0(ap_CS_fsm_state80),
        .I1(ap_CS_fsm_state79),
        .I2(ap_CS_fsm_state81),
        .I3(ap_CS_fsm_state76),
        .I4(ap_CS_fsm_state78),
        .I5(ap_CS_fsm_state77),
        .O(ram_reg_i_701_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    ram_reg_i_701__0
       (.I0(ap_CS_fsm_state44),
        .I1(ap_CS_fsm_state42),
        .I2(ap_CS_fsm_state51),
        .I3(ap_CS_fsm_state48),
        .I4(ap_CS_fsm_state46),
        .I5(ap_CS_fsm_state49),
        .O(ram_reg_i_701__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    ram_reg_i_702
       (.I0(ram_reg_i_118__0_n_222),
        .I1(ap_CS_fsm_state100),
        .I2(ap_CS_fsm_state101),
        .I3(ap_CS_fsm_state102),
        .I4(ap_CS_fsm_state103),
        .O(ram_reg_i_702_n_222));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ram_reg_i_702__0
       (.I0(ap_CS_fsm_state45),
        .I1(ap_CS_fsm_state44),
        .I2(ap_CS_fsm_state43),
        .O(ram_reg_i_702__0_n_222));
  LUT6 #(
    .INIT(64'h00000000E0000000)) 
    ram_reg_i_703
       (.I0(ap_CS_fsm_state92),
        .I1(ap_CS_fsm_state91),
        .I2(ram_reg_i_181__0_n_222),
        .I3(ram_reg_i_55__0_n_222),
        .I4(ram_reg_i_180__0_n_222),
        .I5(ram_reg_i_232__0_n_222),
        .O(ram_reg_i_703_n_222));
  LUT6 #(
    .INIT(64'hAAAAEEEEAAAAEEFE)) 
    ram_reg_i_703__0
       (.I0(ap_CS_fsm_state52),
        .I1(ap_CS_fsm_state50),
        .I2(ap_CS_fsm_state47),
        .I3(ap_CS_fsm_state48),
        .I4(ap_CS_fsm_state51),
        .I5(ap_CS_fsm_state49),
        .O(ram_reg_i_703__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_704
       (.I0(ap_CS_fsm_state89),
        .I1(ap_CS_fsm_state88),
        .I2(ap_CS_fsm_state87),
        .O(ram_reg_i_704_n_222));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_704__0
       (.I0(ap_CS_fsm_state77),
        .I1(ap_CS_fsm_state75),
        .O(ram_reg_i_704__0_n_222));
  LUT6 #(
    .INIT(64'h00010000FFFFFFFF)) 
    ram_reg_i_705
       (.I0(ap_CS_fsm_state82),
        .I1(ap_CS_fsm_state90),
        .I2(ap_CS_fsm_state88),
        .I3(ap_CS_fsm_state89),
        .I4(ram_reg_i_110__0_n_222),
        .I5(ram_reg_i_232__0_n_222),
        .O(ram_reg_i_705_n_222));
  LUT6 #(
    .INIT(64'h0303030300000100)) 
    ram_reg_i_705__0
       (.I0(ap_CS_fsm_state47),
        .I1(ap_CS_fsm_state50),
        .I2(ap_CS_fsm_state49),
        .I3(ap_CS_fsm_state45),
        .I4(ap_CS_fsm_state46),
        .I5(ap_CS_fsm_state48),
        .O(ram_reg_i_705__0_n_222));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA0A2A)) 
    ram_reg_i_706
       (.I0(ram_reg_i_396__0_n_222),
        .I1(ap_CS_fsm_state93),
        .I2(ram_reg_i_180__0_n_222),
        .I3(ap_CS_fsm_state94),
        .I4(ap_CS_fsm_state95),
        .I5(ap_CS_fsm_state96),
        .O(ram_reg_i_706_n_222));
  LUT6 #(
    .INIT(64'hFFEFFFEFFFEFFFEE)) 
    ram_reg_i_706__0
       (.I0(ap_CS_fsm_state40),
        .I1(ap_CS_fsm_state42),
        .I2(ap_CS_fsm_state38),
        .I3(ap_CS_fsm_state39),
        .I4(ram_reg_i_310__0_n_222),
        .I5(ap_CS_fsm_state37),
        .O(ram_reg_i_706__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555545)) 
    ram_reg_i_707
       (.I0(ram_reg_i_809_n_222),
        .I1(ram_reg_i_810_n_222),
        .I2(ram_reg_i_811_n_222),
        .I3(ap_CS_fsm_state22),
        .I4(ap_CS_fsm_state20),
        .I5(ram_reg_i_812_n_222),
        .O(ram_reg_i_707_n_222));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_707__0
       (.I0(ap_CS_fsm_state107),
        .I1(ap_CS_fsm_state108),
        .I2(ap_CS_fsm_state106),
        .O(ram_reg_i_707__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_708
       (.I0(ap_CS_fsm_state106),
        .I1(ap_CS_fsm_state107),
        .O(ram_reg_i_708_n_222));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_708__0
       (.I0(ap_CS_fsm_state36),
        .I1(ap_CS_fsm_state34),
        .O(ram_reg_i_708__0_n_222));
  LUT6 #(
    .INIT(64'hFFFF00F800000000)) 
    ram_reg_i_709
       (.I0(ap_CS_fsm_state109),
        .I1(ram_reg_i_208__0_n_222),
        .I2(ap_CS_fsm_state112),
        .I3(ap_CS_fsm_state113),
        .I4(ap_CS_fsm_state114),
        .I5(ram_reg_i_267_n_222),
        .O(ram_reg_i_709_n_222));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h10101110)) 
    ram_reg_i_709__0
       (.I0(ap_CS_fsm_state32),
        .I1(ap_CS_fsm_state33),
        .I2(ap_CS_fsm_state31),
        .I3(ap_CS_fsm_state29),
        .I4(ap_CS_fsm_state30),
        .O(ram_reg_i_709__0_n_222));
  LUT4 #(
    .INIT(16'h70F0)) 
    ram_reg_i_70__0
       (.I0(ram_reg_i_55__0_n_222),
        .I1(ram_reg_i_232__0_n_222),
        .I2(ram_reg_i_86__0_n_222),
        .I3(ram_reg_i_229__0_n_222),
        .O(ram_reg_i_70__0_n_222));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    ram_reg_i_71
       (.I0(ram_reg_i_236__0_n_222),
        .I1(ap_CS_fsm_state90),
        .I2(ap_CS_fsm_state89),
        .I3(ap_CS_fsm_state86),
        .I4(ap_CS_fsm_state88),
        .I5(ap_CS_fsm_state87),
        .O(ram_reg_i_71_n_222));
  LUT6 #(
    .INIT(64'hFDFFFDFFFFFFFDFF)) 
    ram_reg_i_710
       (.I0(ram_reg_i_633_n_222),
        .I1(ap_CS_fsm_state47),
        .I2(ap_CS_fsm_state46),
        .I3(ram_reg_i_629__0_n_222),
        .I4(ap_CS_fsm_state41),
        .I5(ap_CS_fsm_state42),
        .O(ram_reg_i_710_n_222));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h55555504)) 
    ram_reg_i_710__0
       (.I0(ap_CS_fsm_state126),
        .I1(ap_CS_fsm_state122),
        .I2(ap_CS_fsm_state123),
        .I3(ap_CS_fsm_state124),
        .I4(ap_CS_fsm_state125),
        .O(ram_reg_i_710__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_i_711
       (.I0(ram_reg_i_169_n_222),
        .I1(ap_CS_fsm_state68),
        .I2(ap_CS_fsm_state69),
        .O(ram_reg_i_711_n_222));
  LUT6 #(
    .INIT(64'hFFFE000000FC0000)) 
    ram_reg_i_711__0
       (.I0(ram_reg_i_589__0_n_222),
        .I1(ap_CS_fsm_state44),
        .I2(ap_CS_fsm_state43),
        .I3(ap_CS_fsm_state45),
        .I4(ram_reg_i_246__0_n_222),
        .I5(ram_reg_i_673__0_n_222),
        .O(ram_reg_i_711__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFF11115515)) 
    ram_reg_i_712
       (.I0(ram_reg_i_813_n_222),
        .I1(ram_reg_i_773_n_222),
        .I2(ram_reg_i_774_n_222),
        .I3(ram_reg_i_814_n_222),
        .I4(ram_reg_i_186__0_n_222),
        .I5(ram_reg_i_815_n_222),
        .O(ram_reg_i_712_n_222));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    ram_reg_i_712__0
       (.I0(ap_CS_fsm_state70),
        .I1(ap_CS_fsm_state71),
        .I2(ap_CS_fsm_state69),
        .I3(ap_CS_fsm_state68),
        .O(ram_reg_i_712__0_n_222));
  LUT6 #(
    .INIT(64'hCCCCCCCCEEEEFEEE)) 
    ram_reg_i_713
       (.I0(ap_CS_fsm_state56),
        .I1(ap_CS_fsm_state58),
        .I2(ram_reg_i_444_n_222),
        .I3(ap_CS_fsm_state52),
        .I4(ap_CS_fsm_state55),
        .I5(ap_CS_fsm_state57),
        .O(ram_reg_i_713_n_222));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    ram_reg_i_713__0
       (.I0(ap_CS_fsm_state81),
        .I1(ap_CS_fsm_state80),
        .I2(ap_CS_fsm_state79),
        .I3(ap_CS_fsm_state78),
        .O(ram_reg_i_713__0_n_222));
  LUT6 #(
    .INIT(64'h00000000000001FF)) 
    ram_reg_i_714
       (.I0(ram_reg_i_592_n_222),
        .I1(ram_reg_i_691_n_222),
        .I2(ram_reg_i_786__0_n_222),
        .I3(ram_reg_i_72__0_n_222),
        .I4(ram_reg_i_699_n_222),
        .I5(ram_reg_i_787_n_222),
        .O(ram_reg_i_714_n_222));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_714__0
       (.I0(ap_CS_fsm_state60),
        .I1(ap_CS_fsm_state61),
        .I2(ap_CS_fsm_state63),
        .I3(ap_CS_fsm_state64),
        .O(ram_reg_i_714__0_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_715
       (.I0(ap_CS_fsm_state35),
        .I1(ap_CS_fsm_state34),
        .O(ram_reg_i_715_n_222));
  LUT6 #(
    .INIT(64'h0101010101010001)) 
    ram_reg_i_715__0
       (.I0(ap_CS_fsm_state67),
        .I1(ap_CS_fsm_state66),
        .I2(ap_CS_fsm_state65),
        .I3(ap_CS_fsm_state62),
        .I4(ap_CS_fsm_state64),
        .I5(ap_CS_fsm_state63),
        .O(ram_reg_i_715__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_716
       (.I0(ram_reg_i_816_n_222),
        .I1(ap_CS_fsm_state46),
        .I2(ap_CS_fsm_state9),
        .I3(ap_CS_fsm_state62),
        .I4(ap_CS_fsm_state4),
        .I5(ram_reg_i_817_n_222),
        .O(ram_reg_i_716_n_222));
  LUT6 #(
    .INIT(64'hAAAA0A08AAAA0A00)) 
    ram_reg_i_716__0
       (.I0(ram_reg_i_246__0_n_222),
        .I1(ap_CS_fsm_state40),
        .I2(ap_CS_fsm_state44),
        .I3(ap_CS_fsm_state43),
        .I4(ap_CS_fsm_state45),
        .I5(ram_reg_i_733_n_222),
        .O(ram_reg_i_716__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h0000FF45)) 
    ram_reg_i_717
       (.I0(ap_CS_fsm_state66),
        .I1(ap_CS_fsm_state65),
        .I2(ap_CS_fsm_state64),
        .I3(ram_reg_i_587__0_n_222),
        .I4(ram_reg_i_788_n_222),
        .O(ram_reg_i_717_n_222));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_717__0
       (.I0(ap_CS_fsm_state113),
        .I1(ap_CS_fsm_state112),
        .I2(ap_CS_fsm_state115),
        .I3(ap_CS_fsm_state117),
        .O(ram_reg_i_717__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hCE)) 
    ram_reg_i_718
       (.I0(ap_CS_fsm_state79),
        .I1(ap_CS_fsm_state81),
        .I2(ap_CS_fsm_state80),
        .O(ram_reg_i_718_n_222));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_718__0
       (.I0(ap_CS_fsm_state65),
        .I1(ap_CS_fsm_state66),
        .I2(ap_CS_fsm_state67),
        .O(ram_reg_i_718__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    ram_reg_i_719
       (.I0(ram_reg_i_253_n_222),
        .I1(ap_CS_fsm_state88),
        .I2(ap_CS_fsm_state90),
        .I3(ram_reg_i_609__0_n_222),
        .I4(ap_CS_fsm_state86),
        .I5(ap_CS_fsm_state83),
        .O(ram_reg_i_719_n_222));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    ram_reg_i_719__0
       (.I0(ap_CS_fsm_state57),
        .I1(ap_CS_fsm_state56),
        .I2(ap_CS_fsm_state59),
        .I3(ap_CS_fsm_state60),
        .I4(ap_CS_fsm_state58),
        .I5(ram_reg_i_490_n_222),
        .O(ram_reg_i_719__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_71__0
       (.I0(ap_CS_fsm_state122),
        .I1(ap_CS_fsm_state123),
        .O(ram_reg_i_71__0_n_222));
  LUT6 #(
    .INIT(64'h000000007777FFF7)) 
    ram_reg_i_72
       (.I0(ram_reg_i_208__0_n_222),
        .I1(ram_reg_i_325__0_n_222),
        .I2(ram_reg_i_209__0_n_222),
        .I3(ram_reg_i_210_n_222),
        .I4(ram_reg_i_211__0_n_222),
        .I5(ram_reg_i_212__0_n_222),
        .O(ram_reg_i_72_n_222));
  LUT6 #(
    .INIT(64'hFFFFFEFFFEFFFEFF)) 
    ram_reg_i_720
       (.I0(ram_reg_i_818_n_222),
        .I1(ap_CS_fsm_state79),
        .I2(ap_CS_fsm_state78),
        .I3(ram_reg_i_681_n_222),
        .I4(ap_CS_fsm_state67),
        .I5(ram_reg_i_682__0_n_222),
        .O(ram_reg_i_720_n_222));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h000E)) 
    ram_reg_i_720__0
       (.I0(ap_CS_fsm_state29),
        .I1(ap_CS_fsm_state30),
        .I2(ap_CS_fsm_state32),
        .I3(ap_CS_fsm_state31),
        .O(ram_reg_i_720__0_n_222));
  LUT6 #(
    .INIT(64'h1111111111110001)) 
    ram_reg_i_721
       (.I0(ap_CS_fsm_state44),
        .I1(ap_CS_fsm_state45),
        .I2(ap_CS_fsm_state41),
        .I3(ap_CS_fsm_state40),
        .I4(ap_CS_fsm_state42),
        .I5(ap_CS_fsm_state43),
        .O(ram_reg_i_721_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00F4)) 
    ram_reg_i_721__0
       (.I0(ap_CS_fsm_state40),
        .I1(ap_CS_fsm_state39),
        .I2(ap_CS_fsm_state41),
        .I3(ap_CS_fsm_state42),
        .I4(ap_CS_fsm_state43),
        .I5(ap_CS_fsm_state45),
        .O(ram_reg_i_721__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    ram_reg_i_722
       (.I0(ram_reg_i_781_n_222),
        .I1(ap_CS_fsm_state40),
        .I2(ap_CS_fsm_state39),
        .I3(ap_CS_fsm_state38),
        .I4(ap_CS_fsm_state37),
        .O(ram_reg_i_722_n_222));
  LUT6 #(
    .INIT(64'h5454545454545455)) 
    ram_reg_i_722__0
       (.I0(ram_reg_i_759_n_222),
        .I1(ap_CS_fsm_state22),
        .I2(ram_reg_i_490__0_n_222),
        .I3(ram_reg_i_819_n_222),
        .I4(ram_reg_i_294__0_n_222),
        .I5(ram_reg_i_820_n_222),
        .O(ram_reg_i_722__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hFF04)) 
    ram_reg_i_723
       (.I0(ap_CS_fsm_state81),
        .I1(ap_CS_fsm_state79),
        .I2(ap_CS_fsm_state80),
        .I3(ram_reg_i_607__0_n_222),
        .O(ram_reg_i_723_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    ram_reg_i_723__0
       (.I0(ram_reg_i_322__0_n_222),
        .I1(ram_reg_i_504__0_n_222),
        .I2(ap_CS_fsm_state37),
        .I3(ap_CS_fsm_state38),
        .I4(ap_CS_fsm_state42),
        .I5(ap_CS_fsm_state40),
        .O(ram_reg_i_723__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hFEFEFFFE)) 
    ram_reg_i_724
       (.I0(ram_reg_i_483__0_n_222),
        .I1(ap_CS_fsm_state47),
        .I2(ap_CS_fsm_state46),
        .I3(ap_CS_fsm_state44),
        .I4(ap_CS_fsm_state45),
        .O(ram_reg_i_724_n_222));
  LUT6 #(
    .INIT(64'h0001000100010000)) 
    ram_reg_i_724__0
       (.I0(ram_reg_i_181_n_222),
        .I1(ap_CS_fsm_state72),
        .I2(ap_CS_fsm_state71),
        .I3(ap_CS_fsm_state66),
        .I4(ap_CS_fsm_state65),
        .I5(ap_CS_fsm_state64),
        .O(ram_reg_i_724__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    ram_reg_i_725
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state8),
        .I2(ap_CS_fsm_state9),
        .O(ram_reg_i_725_n_222));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_725__0
       (.I0(ap_CS_fsm_state68),
        .I1(ap_CS_fsm_state65),
        .O(ram_reg_i_725__0_n_222));
  LUT4 #(
    .INIT(16'h00A8)) 
    ram_reg_i_726
       (.I0(ram_reg_i_263__0_n_222),
        .I1(ap_CS_fsm_state20),
        .I2(ap_CS_fsm_state19),
        .I3(ap_CS_fsm_state21),
        .O(ram_reg_i_726_n_222));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_726__0
       (.I0(ap_CS_fsm_state57),
        .I1(ap_CS_fsm_state56),
        .I2(ap_CS_fsm_state59),
        .O(ram_reg_i_726__0_n_222));
  LUT6 #(
    .INIT(64'h5555555555555501)) 
    ram_reg_i_727
       (.I0(ram_reg_i_284__0_n_222),
        .I1(ap_CS_fsm_state122),
        .I2(ap_CS_fsm_state123),
        .I3(ap_CS_fsm_state125),
        .I4(ap_CS_fsm_state124),
        .I5(ap_CS_fsm_state126),
        .O(ram_reg_i_727_n_222));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF1)) 
    ram_reg_i_727__0
       (.I0(ram_reg_i_740__0_n_222),
        .I1(ap_CS_fsm_state35),
        .I2(ap_CS_fsm_state36),
        .I3(ap_CS_fsm_state39),
        .I4(ap_CS_fsm_state38),
        .O(ram_reg_i_727__0_n_222));
  LUT6 #(
    .INIT(64'hF7F7F7FFF7F7F7F7)) 
    ram_reg_i_728
       (.I0(ram_reg_i_648__0_n_222),
        .I1(ram_reg_i_650__0_n_222),
        .I2(ap_CS_fsm_state19),
        .I3(ap_CS_fsm_state12),
        .I4(ap_CS_fsm_state14),
        .I5(ram_reg_i_821_n_222),
        .O(ram_reg_i_728_n_222));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_728__0
       (.I0(ap_CS_fsm_state44),
        .I1(ap_CS_fsm_state41),
        .I2(ap_CS_fsm_state45),
        .I3(ap_CS_fsm_state43),
        .O(ram_reg_i_728__0_n_222));
  LUT6 #(
    .INIT(64'hFEFEFEFFFEFEFEFE)) 
    ram_reg_i_729
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state21),
        .I2(ap_CS_fsm_state20),
        .I3(ap_CS_fsm_state18),
        .I4(ap_CS_fsm_state19),
        .I5(ap_CS_fsm_state17),
        .O(ram_reg_i_729_n_222));
  LUT6 #(
    .INIT(64'h0F000F0F0F000F02)) 
    ram_reg_i_729__0
       (.I0(ram_reg_i_789_n_222),
        .I1(ap_CS_fsm_state77),
        .I2(ap_CS_fsm_state81),
        .I3(ap_CS_fsm_state80),
        .I4(ap_CS_fsm_state79),
        .I5(ap_CS_fsm_state78),
        .O(ram_reg_i_729__0_n_222));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_i_72__0
       (.I0(ram_reg_i_237_n_222),
        .I1(ap_CS_fsm_state102),
        .I2(ap_CS_fsm_state100),
        .I3(ap_CS_fsm_state101),
        .I4(ram_reg_i_232__0_n_222),
        .O(ram_reg_i_72__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00FFF4)) 
    ram_reg_i_73
       (.I0(ap_CS_fsm_state114),
        .I1(ap_CS_fsm_state113),
        .I2(ap_CS_fsm_state115),
        .I3(ap_CS_fsm_state117),
        .I4(ap_CS_fsm_state116),
        .I5(ap_CS_fsm_state119),
        .O(ram_reg_i_73_n_222));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_730
       (.I0(ap_CS_fsm_state103),
        .I1(ap_CS_fsm_state102),
        .I2(ap_CS_fsm_state106),
        .I3(ap_CS_fsm_state107),
        .I4(ap_CS_fsm_state105),
        .I5(ap_CS_fsm_state104),
        .O(ram_reg_i_730_n_222));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_730__0
       (.I0(ap_CS_fsm_state33),
        .I1(ap_CS_fsm_state35),
        .I2(ap_CS_fsm_state30),
        .I3(ap_CS_fsm_state29),
        .I4(ap_CS_fsm_state31),
        .O(ram_reg_i_730__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    ram_reg_i_731
       (.I0(ap_CS_fsm_state41),
        .I1(ap_CS_fsm_state40),
        .I2(ap_CS_fsm_state47),
        .I3(ap_CS_fsm_state44),
        .I4(ram_reg_i_607_n_222),
        .I5(ram_reg_i_822_n_222),
        .O(ram_reg_i_731_n_222));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hAAEFAAEE)) 
    ram_reg_i_731__0
       (.I0(ap_CS_fsm_state90),
        .I1(ap_CS_fsm_state88),
        .I2(ap_CS_fsm_state87),
        .I3(ap_CS_fsm_state89),
        .I4(ap_CS_fsm_state86),
        .O(ram_reg_i_731__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_732
       (.I0(ap_CS_fsm_state40),
        .I1(ap_CS_fsm_state39),
        .I2(ap_CS_fsm_state38),
        .O(ram_reg_i_732_n_222));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_732__0
       (.I0(ap_CS_fsm_state64),
        .I1(ap_CS_fsm_state65),
        .O(ram_reg_i_732__0_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_733
       (.I0(ap_CS_fsm_state42),
        .I1(ap_CS_fsm_state41),
        .O(ram_reg_i_733_n_222));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h00AA00AE)) 
    ram_reg_i_733__0
       (.I0(ap_CS_fsm_state45),
        .I1(ap_CS_fsm_state42),
        .I2(ap_CS_fsm_state43),
        .I3(ap_CS_fsm_state46),
        .I4(ap_CS_fsm_state44),
        .O(ram_reg_i_733__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_734
       (.I0(ap_CS_fsm_state47),
        .I1(ap_CS_fsm_state46),
        .O(ram_reg_i_734_n_222));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_734__0
       (.I0(ap_CS_fsm_state52),
        .I1(ap_CS_fsm_state53),
        .O(ram_reg_i_734__0_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_735
       (.I0(ap_CS_fsm_state30),
        .I1(ap_CS_fsm_state31),
        .O(ram_reg_i_735_n_222));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_735__0
       (.I0(ap_CS_fsm_state49),
        .I1(ap_CS_fsm_state47),
        .I2(ap_CS_fsm_state48),
        .I3(ap_CS_fsm_state50),
        .O(ram_reg_i_735__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFF5510FFFF)) 
    ram_reg_i_736
       (.I0(ram_reg_i_823_n_222),
        .I1(ram_reg_i_824_n_222),
        .I2(ram_reg_i_825_n_222),
        .I3(ram_reg_i_826_n_222),
        .I4(ram_reg_i_773__0_n_222),
        .I5(ram_reg_i_555__0_n_222),
        .O(ram_reg_i_736_n_222));
  LUT6 #(
    .INIT(64'h00A000A000AA00A2)) 
    ram_reg_i_736__0
       (.I0(ram_reg_i_662__0_n_222),
        .I1(ap_CS_fsm_state122),
        .I2(ap_CS_fsm_state125),
        .I3(ap_CS_fsm_state126),
        .I4(ap_CS_fsm_state123),
        .I5(ap_CS_fsm_state124),
        .O(ram_reg_i_736__0_n_222));
  LUT6 #(
    .INIT(64'hEEEEFFFEEEEEEEEE)) 
    ram_reg_i_737
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state24),
        .I2(ram_reg_i_827_n_222),
        .I3(ram_reg_i_828_n_222),
        .I4(ram_reg_i_490__0_n_222),
        .I5(ram_reg_i_829_n_222),
        .O(ram_reg_i_737_n_222));
  LUT6 #(
    .INIT(64'h0202020000000000)) 
    ram_reg_i_737__0
       (.I0(ram_reg_i_479_n_222),
        .I1(ap_CS_fsm_state111),
        .I2(ap_CS_fsm_state112),
        .I3(ap_CS_fsm_state109),
        .I4(ap_CS_fsm_state110),
        .I5(ram_reg_i_267_n_222),
        .O(ram_reg_i_737__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h0000000D)) 
    ram_reg_i_738
       (.I0(ap_CS_fsm_state23),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state28),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_i_738_n_222));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    ram_reg_i_738__0
       (.I0(ap_CS_fsm_state115),
        .I1(ap_CS_fsm_state117),
        .I2(ap_CS_fsm_state116),
        .I3(ap_CS_fsm_state114),
        .I4(ap_CS_fsm_state113),
        .O(ram_reg_i_738__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_739
       (.I0(ap_CS_fsm_state116),
        .I1(ap_CS_fsm_state117),
        .O(ram_reg_i_739_n_222));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    ram_reg_i_739__0
       (.I0(ap_CS_fsm_state27),
        .I1(ap_CS_fsm_state28),
        .I2(ap_CS_fsm_state29),
        .O(ram_reg_i_739__0_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_73__0
       (.I0(ap_CS_fsm_state108),
        .I1(ram_reg_i_55__0_n_222),
        .O(ram_reg_i_73__0_n_222));
  LUT6 #(
    .INIT(64'hAAAAAA08AA08AA08)) 
    ram_reg_i_74
       (.I0(ram_reg_i_81__0_n_222),
        .I1(ram_reg_i_84_n_222),
        .I2(ram_reg_i_238_n_222),
        .I3(ram_reg_i_155__0_n_222),
        .I4(ram_reg_i_239_n_222),
        .I5(ram_reg_i_240_n_222),
        .O(ram_reg_i_74_n_222));
  LUT6 #(
    .INIT(64'h0000000033330301)) 
    ram_reg_i_740
       (.I0(ap_CS_fsm_state95),
        .I1(ap_CS_fsm_state99),
        .I2(ap_CS_fsm_state97),
        .I3(ap_CS_fsm_state96),
        .I4(ap_CS_fsm_state98),
        .I5(ram_reg_i_790_n_222),
        .O(ram_reg_i_740_n_222));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h31)) 
    ram_reg_i_740__0
       (.I0(ap_CS_fsm_state32),
        .I1(ap_CS_fsm_state34),
        .I2(ap_CS_fsm_state33),
        .O(ram_reg_i_740__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_741
       (.I0(ap_CS_fsm_state58),
        .I1(ap_CS_fsm_state60),
        .I2(ap_CS_fsm_state59),
        .I3(ap_CS_fsm_state56),
        .I4(ap_CS_fsm_state57),
        .O(ram_reg_i_741_n_222));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_741__0
       (.I0(ap_CS_fsm_state87),
        .I1(ap_CS_fsm_state88),
        .I2(ap_CS_fsm_state86),
        .I3(ap_CS_fsm_state89),
        .I4(ap_CS_fsm_state90),
        .O(ram_reg_i_741__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000000)) 
    ram_reg_i_742
       (.I0(ap_CS_fsm_state39),
        .I1(ap_CS_fsm_state37),
        .I2(ap_CS_fsm_state38),
        .I3(ram_reg_i_685__0_n_222),
        .I4(ap_CS_fsm_state42),
        .I5(ram_reg_i_246__0_n_222),
        .O(ram_reg_i_742_n_222));
  LUT6 #(
    .INIT(64'h0000F200FFFFFFFF)) 
    ram_reg_i_742__0
       (.I0(ap_CS_fsm_state21),
        .I1(ram_reg_i_616__0_n_222),
        .I2(ram_reg_i_559_n_222),
        .I3(ram_reg_i_487__0_n_222),
        .I4(ap_CS_fsm_state27),
        .I5(ram_reg_i_735_n_222),
        .O(ram_reg_i_742__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    ram_reg_i_743
       (.I0(ram_reg_i_830_n_222),
        .I1(ram_reg_i_406_n_222),
        .I2(ap_CS_fsm_state18),
        .I3(ram_reg_i_489__0_n_222),
        .I4(ap_CS_fsm_state15),
        .I5(ram_reg_i_284_n_222),
        .O(ram_reg_i_743_n_222));
  LUT6 #(
    .INIT(64'h00000000AAFBAAAA)) 
    ram_reg_i_743__0
       (.I0(ap_CS_fsm_state17),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state11),
        .I3(ap_CS_fsm_state12),
        .I4(ram_reg_i_791__0_n_222),
        .I5(ap_CS_fsm_state18),
        .O(ram_reg_i_743__0_n_222));
  LUT6 #(
    .INIT(64'hF0FFF0FFF0FFF0F2)) 
    ram_reg_i_744
       (.I0(ram_reg_i_472__0_n_222),
        .I1(ap_CS_fsm_state22),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state26),
        .I4(ap_CS_fsm_state25),
        .I5(ram_reg_i_557_n_222),
        .O(ram_reg_i_744_n_222));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_744__0
       (.I0(ap_CS_fsm_state38),
        .I1(ap_CS_fsm_state39),
        .I2(ap_CS_fsm_state36),
        .O(ram_reg_i_744__0_n_222));
  LUT6 #(
    .INIT(64'h8080888880808880)) 
    ram_reg_i_745
       (.I0(ram_reg_i_230__0_n_222),
        .I1(ram_reg_i_386_n_222),
        .I2(ram_reg_i_503__0_n_222),
        .I3(ap_CS_fsm_state2),
        .I4(ap_CS_fsm_state3),
        .I5(Q[0]),
        .O(ram_reg_i_745_n_222));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hFFFFABAA)) 
    ram_reg_i_745__0
       (.I0(ap_CS_fsm_state47),
        .I1(ap_CS_fsm_state38),
        .I2(ap_CS_fsm_state39),
        .I3(ap_CS_fsm_state37),
        .I4(ap_CS_fsm_state40),
        .O(ram_reg_i_745__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0DFF)) 
    ram_reg_i_746
       (.I0(ram_reg_i_502_n_222),
        .I1(\ap_CS_fsm[121]_i_15_n_222 ),
        .I2(ap_CS_fsm_state59),
        .I3(ram_reg_i_353_n_222),
        .I4(ap_CS_fsm_state60),
        .I5(ap_CS_fsm_state61),
        .O(ram_reg_i_746_n_222));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_746__0
       (.I0(ap_CS_fsm_state73),
        .I1(ap_CS_fsm_state74),
        .I2(ap_CS_fsm_state68),
        .I3(ap_CS_fsm_state70),
        .I4(ap_CS_fsm_state69),
        .O(ram_reg_i_746__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    ram_reg_i_747
       (.I0(ram_reg_i_556_n_222),
        .I1(ap_CS_fsm_state127),
        .I2(ap_CS_fsm_state79),
        .I3(ap_CS_fsm_state89),
        .I4(ap_CS_fsm_state83),
        .I5(ram_reg_i_831_n_222),
        .O(ram_reg_i_747_n_222));
  LUT6 #(
    .INIT(64'h00FFCEFF00FFFFFF)) 
    ram_reg_i_747__0
       (.I0(ap_CS_fsm_state46),
        .I1(ap_CS_fsm_state48),
        .I2(ap_CS_fsm_state47),
        .I3(ram_reg_i_401__0_n_222),
        .I4(ap_CS_fsm_state51),
        .I5(ram_reg_i_629__0_n_222),
        .O(ram_reg_i_747__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_748
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_state95),
        .I2(ap_CS_fsm_state75),
        .I3(ap_CS_fsm_state13),
        .O(ram_reg_i_748_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    ram_reg_i_748__0
       (.I0(ap_CS_fsm_state108),
        .I1(ap_CS_fsm_state104),
        .I2(ap_CS_fsm_state105),
        .I3(ap_CS_fsm_state107),
        .I4(ap_CS_fsm_state106),
        .I5(ram_reg_i_336_n_222),
        .O(ram_reg_i_748__0_n_222));
  LUT6 #(
    .INIT(64'h000000F4FFFFFFFF)) 
    ram_reg_i_749
       (.I0(ap_CS_fsm_state30),
        .I1(ap_CS_fsm_state29),
        .I2(ap_CS_fsm_state31),
        .I3(ap_CS_fsm_state33),
        .I4(ap_CS_fsm_state32),
        .I5(ram_reg_i_605_n_222),
        .O(ram_reg_i_749_n_222));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'hCECFCECE)) 
    ram_reg_i_749__0
       (.I0(ap_CS_fsm_state49),
        .I1(ap_CS_fsm_state51),
        .I2(ap_CS_fsm_state50),
        .I3(ap_CS_fsm_state48),
        .I4(ap_CS_fsm_state47),
        .O(ram_reg_i_749__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hEFEE)) 
    ram_reg_i_74__0
       (.I0(ap_CS_fsm_state120),
        .I1(ap_CS_fsm_state121),
        .I2(ap_CS_fsm_state119),
        .I3(ap_CS_fsm_state118),
        .O(ram_reg_i_74__0_n_222));
  LUT6 #(
    .INIT(64'h00000000000000D0)) 
    ram_reg_i_75
       (.I0(ram_reg_i_84_n_222),
        .I1(ram_reg_i_238_n_222),
        .I2(ram_reg_i_81__0_n_222),
        .I3(ram_reg_i_241__0_n_222),
        .I4(ram_reg_i_242__0_n_222),
        .I5(ram_reg_i_243__0_n_222),
        .O(ram_reg_i_75_n_222));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFFFEFE)) 
    ram_reg_i_750
       (.I0(ram_reg_i_485_n_222),
        .I1(ap_CS_fsm_state42),
        .I2(ap_CS_fsm_state45),
        .I3(ap_CS_fsm_state36),
        .I4(ap_CS_fsm_state34),
        .I5(ap_CS_fsm_state35),
        .O(ram_reg_i_750_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_750__0
       (.I0(ap_CS_fsm_state96),
        .I1(ap_CS_fsm_state95),
        .O(ram_reg_i_750__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFF000D00FF)) 
    ram_reg_i_751
       (.I0(ram_reg_i_539__0_n_222),
        .I1(ram_reg_i_832_n_222),
        .I2(ram_reg_i_224__0_n_222),
        .I3(ap_CS_fsm_state30),
        .I4(ram_reg_i_487__0_n_222),
        .I5(ram_reg_i_461__0_n_222),
        .O(ram_reg_i_751_n_222));
  LUT6 #(
    .INIT(64'h00FF000F00FF0008)) 
    ram_reg_i_751__0
       (.I0(ap_CS_fsm_state48),
        .I1(ram_reg_i_629__0_n_222),
        .I2(ap_CS_fsm_state52),
        .I3(ap_CS_fsm_state54),
        .I4(ap_CS_fsm_state53),
        .I5(ap_CS_fsm_state51),
        .O(ram_reg_i_751__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF0E)) 
    ram_reg_i_752
       (.I0(ap_CS_fsm_state43),
        .I1(ap_CS_fsm_state44),
        .I2(ap_CS_fsm_state45),
        .I3(ap_CS_fsm_state50),
        .I4(ap_CS_fsm_state48),
        .I5(ap_CS_fsm_state46),
        .O(ram_reg_i_752_n_222));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h000D)) 
    ram_reg_i_752__0
       (.I0(ap_CS_fsm_state38),
        .I1(ap_CS_fsm_state39),
        .I2(ap_CS_fsm_state40),
        .I3(ram_reg_i_781_n_222),
        .O(ram_reg_i_752__0_n_222));
  LUT6 #(
    .INIT(64'h00AA00AA00A000A8)) 
    ram_reg_i_753
       (.I0(ram_reg_i_262_n_222),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state18),
        .I4(ap_CS_fsm_state15),
        .I5(ap_CS_fsm_state17),
        .O(ram_reg_i_753_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_753__0
       (.I0(ap_CS_fsm_state58),
        .I1(ap_CS_fsm_state59),
        .I2(ap_CS_fsm_state62),
        .I3(ap_CS_fsm_state61),
        .I4(ap_CS_fsm_state55),
        .I5(ap_CS_fsm_state54),
        .O(ram_reg_i_753__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    ram_reg_i_754
       (.I0(ap_CS_fsm_state44),
        .I1(ap_CS_fsm_state45),
        .I2(ap_CS_fsm_state43),
        .I3(ap_CS_fsm_state42),
        .O(ram_reg_i_754_n_222));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_754__0
       (.I0(ap_CS_fsm_state27),
        .I1(ap_CS_fsm_state28),
        .I2(ap_CS_fsm_state29),
        .I3(ap_CS_fsm_state30),
        .I4(ap_CS_fsm_state31),
        .O(ram_reg_i_754__0_n_222));
  LUT6 #(
    .INIT(64'hAAAAAAAA0000A200)) 
    ram_reg_i_755
       (.I0(ram_reg_i_492_n_222),
        .I1(ram_reg_i_386_n_222),
        .I2(ap_CS_fsm_state10),
        .I3(ram_reg_i_797_n_222),
        .I4(ap_CS_fsm_state11),
        .I5(ram_reg_i_833_n_222),
        .O(ram_reg_i_755_n_222));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_755__0
       (.I0(ap_CS_fsm_state75),
        .I1(ap_CS_fsm_state73),
        .O(ram_reg_i_755__0_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_756
       (.I0(ap_CS_fsm_state11),
        .I1(ap_CS_fsm_state12),
        .O(ram_reg_i_756_n_222));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_756__0
       (.I0(ap_CS_fsm_state33),
        .I1(ap_CS_fsm_state32),
        .I2(ap_CS_fsm_state34),
        .O(ram_reg_i_756__0_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_757
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state14),
        .O(ram_reg_i_757_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_757__0
       (.I0(ap_CS_fsm_state6),
        .I1(ap_CS_fsm_state5),
        .O(ram_reg_i_757__0_n_222));
  LUT6 #(
    .INIT(64'h0000004044444444)) 
    ram_reg_i_758
       (.I0(ap_CS_fsm_state13),
        .I1(ram_reg_i_756_n_222),
        .I2(ram_reg_i_503__0_n_222),
        .I3(ram_reg_i_342_n_222),
        .I4(ap_CS_fsm_state6),
        .I5(\ap_CS_fsm[121]_i_24_n_222 ),
        .O(ram_reg_i_758_n_222));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_758__0
       (.I0(ap_CS_fsm_state123),
        .I1(ap_CS_fsm_state124),
        .O(ram_reg_i_758__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_759
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state26),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state28),
        .I4(ap_CS_fsm_state24),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_i_759_n_222));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'hEEEEFFFE)) 
    ram_reg_i_759__0
       (.I0(ap_CS_fsm_state18),
        .I1(ap_CS_fsm_state15),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state12),
        .I4(ap_CS_fsm_state14),
        .O(ram_reg_i_759__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h4544FFFF)) 
    ram_reg_i_75__0
       (.I0(ap_CS_fsm_state124),
        .I1(ap_CS_fsm_state123),
        .I2(ap_CS_fsm_state122),
        .I3(ap_CS_fsm_state121),
        .I4(ram_reg_i_161__0_n_222),
        .O(ram_reg_i_75__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBBBA)) 
    ram_reg_i_76
       (.I0(ram_reg_i_213__0_n_222),
        .I1(ap_CS_fsm_state107),
        .I2(ap_CS_fsm_state105),
        .I3(ap_CS_fsm_state106),
        .I4(ap_CS_fsm_state108),
        .I5(ap_CS_fsm_state110),
        .O(ram_reg_i_76_n_222));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_760
       (.I0(ap_CS_fsm_state122),
        .I1(ap_CS_fsm_state121),
        .I2(ap_CS_fsm_state119),
        .I3(ap_CS_fsm_state120),
        .O(ram_reg_i_760_n_222));
  LUT6 #(
    .INIT(64'h000F000F0000000E)) 
    ram_reg_i_760__0
       (.I0(ap_CS_fsm_state8),
        .I1(ram_reg_i_834_n_222),
        .I2(ap_CS_fsm_state11),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state9),
        .I5(ap_CS_fsm_state10),
        .O(ram_reg_i_760__0_n_222));
  LUT6 #(
    .INIT(64'h00000000F7F700F7)) 
    ram_reg_i_761
       (.I0(ram_reg_i_234__0_n_222),
        .I1(ram_reg_i_184__0_n_222),
        .I2(\ap_CS_fsm[121]_i_17_n_222 ),
        .I3(ram_reg_i_288_n_222),
        .I4(ram_reg_i_181__0_n_222),
        .I5(ram_reg_i_116_n_222),
        .O(ram_reg_i_761_n_222));
  LUT3 #(
    .INIT(8'h54)) 
    ram_reg_i_761__0
       (.I0(ap_CS_fsm_state18),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state17),
        .O(ram_reg_i_761__0_n_222));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_762
       (.I0(ram_reg_i_181_n_222),
        .I1(ap_CS_fsm_state66),
        .I2(ap_CS_fsm_state65),
        .I3(ap_CS_fsm_state71),
        .I4(ap_CS_fsm_state72),
        .I5(ap_CS_fsm_state73),
        .O(ram_reg_i_762_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAAAE)) 
    ram_reg_i_762__0
       (.I0(ap_CS_fsm_state40),
        .I1(ap_CS_fsm_state37),
        .I2(ap_CS_fsm_state39),
        .I3(ap_CS_fsm_state38),
        .I4(ap_CS_fsm_state47),
        .I5(ram_reg_i_555__0_n_222),
        .O(ram_reg_i_762__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF10)) 
    ram_reg_i_763
       (.I0(ap_CS_fsm_state27),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_i_559_n_222),
        .I3(ap_CS_fsm_state30),
        .I4(ap_CS_fsm_state29),
        .I5(ram_reg_i_504__0_n_222),
        .O(ram_reg_i_763_n_222));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_763__0
       (.I0(ap_CS_fsm_state19),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state18),
        .I3(ram_reg_i_532_n_222),
        .O(ram_reg_i_763__0_n_222));
  LUT6 #(
    .INIT(64'h00FF00FF00FE0000)) 
    ram_reg_i_764
       (.I0(ram_reg_i_835_n_222),
        .I1(ram_reg_i_778_n_222),
        .I2(ram_reg_i_836_n_222),
        .I3(ram_reg_i_837_n_222),
        .I4(ram_reg_i_582__0_n_222),
        .I5(\ap_CS_fsm[121]_i_25_n_222 ),
        .O(ram_reg_i_764_n_222));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_764__0
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state7),
        .I3(ap_CS_fsm_state8),
        .O(ram_reg_i_764__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hABABABAA)) 
    ram_reg_i_765
       (.I0(ram_reg_i_553__0_n_222),
        .I1(ap_CS_fsm_state22),
        .I2(ap_CS_fsm_state21),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state19),
        .O(ram_reg_i_765_n_222));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_765__0
       (.I0(ram_reg_i_523__0_n_222),
        .I1(ap_CS_fsm_state47),
        .I2(ap_CS_fsm_state49),
        .I3(ap_CS_fsm_state48),
        .O(ram_reg_i_765__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    ram_reg_i_766
       (.I0(ram_reg_i_504__0_n_222),
        .I1(ram_reg_i_556__0_n_222),
        .I2(ap_CS_fsm_state36),
        .I3(ap_CS_fsm_state39),
        .I4(ap_CS_fsm_state35),
        .I5(ap_CS_fsm_state38),
        .O(ram_reg_i_766_n_222));
  LUT5 #(
    .INIT(32'h55545555)) 
    ram_reg_i_766__0
       (.I0(ap_CS_fsm_state37),
        .I1(ap_CS_fsm_state31),
        .I2(ap_CS_fsm_state29),
        .I3(ap_CS_fsm_state30),
        .I4(ram_reg_i_573__0_n_222),
        .O(ram_reg_i_766__0_n_222));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEEEEEEE)) 
    ram_reg_i_767
       (.I0(ap_CS_fsm_state48),
        .I1(ap_CS_fsm_state51),
        .I2(ram_reg_i_734_n_222),
        .I3(ap_CS_fsm_state42),
        .I4(ram_reg_i_633_n_222),
        .I5(ap_CS_fsm_state45),
        .O(ram_reg_i_767_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_767__0
       (.I0(ap_CS_fsm_state46),
        .I1(ap_CS_fsm_state45),
        .O(ram_reg_i_767__0_n_222));
  LUT6 #(
    .INIT(64'h0101010101010100)) 
    ram_reg_i_768
       (.I0(ap_CS_fsm_state41),
        .I1(ap_CS_fsm_state42),
        .I2(ap_CS_fsm_state43),
        .I3(ap_CS_fsm_state38),
        .I4(ap_CS_fsm_state39),
        .I5(ap_CS_fsm_state40),
        .O(ram_reg_i_768_n_222));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h5054)) 
    ram_reg_i_768__0
       (.I0(ap_CS_fsm_state18),
        .I1(ap_CS_fsm_state15),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_i_768__0_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_769
       (.I0(ap_CS_fsm_state39),
        .I1(ap_CS_fsm_state40),
        .O(ram_reg_i_769_n_222));
  LUT6 #(
    .INIT(64'h00000000AAAAAAAE)) 
    ram_reg_i_769__0
       (.I0(ram_reg_i_838_n_222),
        .I1(ram_reg_i_774__0_n_222),
        .I2(ap_CS_fsm_state7),
        .I3(ap_CS_fsm_state5),
        .I4(ap_CS_fsm_state9),
        .I5(ram_reg_i_839_n_222),
        .O(ram_reg_i_769__0_n_222));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    ram_reg_i_76__0
       (.I0(ram_reg_i_244__0_n_222),
        .I1(ram_reg_i_245_n_222),
        .I2(ap_CS_fsm_state45),
        .I3(ap_CS_fsm_state43),
        .I4(ap_CS_fsm_state44),
        .I5(ram_reg_i_246__0_n_222),
        .O(ram_reg_i_76__0_n_222));
  LUT6 #(
    .INIT(64'h00000000AAFE0000)) 
    ram_reg_i_77
       (.I0(ram_reg_i_214__0_n_222),
        .I1(ram_reg_i_215__0_n_222),
        .I2(ram_reg_i_216_n_222),
        .I3(ram_reg_i_217__0_n_222),
        .I4(ram_reg_i_396__0_n_222),
        .I5(ram_reg_i_218_n_222),
        .O(ram_reg_i_77_n_222));
  LUT6 #(
    .INIT(64'hFAFAFAFAFEFFFEFE)) 
    ram_reg_i_770
       (.I0(ram_reg_i_771_n_222),
        .I1(ap_CS_fsm_state22),
        .I2(ap_CS_fsm_state24),
        .I3(ap_CS_fsm_state21),
        .I4(ap_CS_fsm_state20),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_i_770_n_222));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_770__0
       (.I0(ap_CS_fsm_state84),
        .I1(ap_CS_fsm_state85),
        .O(ram_reg_i_770__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_771
       (.I0(ap_CS_fsm_state26),
        .I1(ap_CS_fsm_state28),
        .O(ram_reg_i_771_n_222));
  LUT3 #(
    .INIT(8'hBA)) 
    ram_reg_i_771__0
       (.I0(ap_CS_fsm_state104),
        .I1(ap_CS_fsm_state103),
        .I2(ap_CS_fsm_state102),
        .O(ram_reg_i_771__0_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_772
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state6),
        .O(ram_reg_i_772_n_222));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hCE)) 
    ram_reg_i_772__0
       (.I0(ap_CS_fsm_state50),
        .I1(ap_CS_fsm_state52),
        .I2(ap_CS_fsm_state51),
        .O(ram_reg_i_772__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_773
       (.I0(ap_CS_fsm_state39),
        .I1(ap_CS_fsm_state37),
        .I2(ap_CS_fsm_state38),
        .I3(ap_CS_fsm_state43),
        .I4(ap_CS_fsm_state42),
        .O(ram_reg_i_773_n_222));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h45)) 
    ram_reg_i_773__0
       (.I0(ap_CS_fsm_state40),
        .I1(ap_CS_fsm_state39),
        .I2(ap_CS_fsm_state38),
        .O(ram_reg_i_773__0_n_222));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_774
       (.I0(ram_reg_i_490__0_n_222),
        .I1(ap_CS_fsm_state29),
        .I2(ap_CS_fsm_state30),
        .I3(ram_reg_i_556__0_n_222),
        .I4(ap_CS_fsm_state22),
        .I5(ram_reg_i_759_n_222),
        .O(ram_reg_i_774_n_222));
  LUT3 #(
    .INIT(8'h45)) 
    ram_reg_i_774__0
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_state3),
        .I2(ap_CS_fsm_state2),
        .O(ram_reg_i_774__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_775
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state11),
        .I2(ap_CS_fsm_state8),
        .I3(ap_CS_fsm_state9),
        .O(ram_reg_i_775_n_222));
  LUT3 #(
    .INIT(8'hCE)) 
    ram_reg_i_775__0
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state13),
        .O(ram_reg_i_775__0_n_222));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_776
       (.I0(ap_CS_fsm_state31),
        .I1(ap_CS_fsm_state32),
        .I2(ap_CS_fsm_state30),
        .I3(ap_CS_fsm_state29),
        .I4(ap_CS_fsm_state35),
        .I5(ap_CS_fsm_state36),
        .O(ram_reg_i_776_n_222));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_776__0
       (.I0(ap_CS_fsm_state104),
        .I1(ap_CS_fsm_state103),
        .O(ram_reg_i_776__0_n_222));
  LUT6 #(
    .INIT(64'hCCDFCCDFCCDFCCDD)) 
    ram_reg_i_777
       (.I0(ram_reg_i_772_n_222),
        .I1(ram_reg_i_684_n_222),
        .I2(ap_CS_fsm_state5),
        .I3(ram_reg_i_513_n_222),
        .I4(ap_CS_fsm_state4),
        .I5(ap_CS_fsm_state3),
        .O(ram_reg_i_777_n_222));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    ram_reg_i_777__0
       (.I0(ap_CS_fsm_state99),
        .I1(ap_CS_fsm_state98),
        .I2(ap_CS_fsm_state97),
        .I3(ap_CS_fsm_state94),
        .I4(ap_CS_fsm_state96),
        .I5(ap_CS_fsm_state95),
        .O(ram_reg_i_777__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_778
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state11),
        .O(ram_reg_i_778_n_222));
  LUT6 #(
    .INIT(64'hBBABBBABBBABBBAA)) 
    ram_reg_i_778__0
       (.I0(ram_reg_i_840_n_222),
        .I1(ram_reg_i_841_n_222),
        .I2(ap_CS_fsm_state6),
        .I3(ap_CS_fsm_state7),
        .I4(ap_CS_fsm_state5),
        .I5(ap_CS_fsm_state4),
        .O(ram_reg_i_778__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h0000000E)) 
    ram_reg_i_779
       (.I0(ap_CS_fsm_state38),
        .I1(ap_CS_fsm_state37),
        .I2(ap_CS_fsm_state41),
        .I3(ap_CS_fsm_state40),
        .I4(ap_CS_fsm_state39),
        .O(ram_reg_i_779_n_222));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_779__0
       (.I0(ap_CS_fsm_state40),
        .I1(ap_CS_fsm_state44),
        .I2(ap_CS_fsm_state41),
        .O(ram_reg_i_779__0_n_222));
  LUT6 #(
    .INIT(64'h80808080808080D5)) 
    ram_reg_i_77__0
       (.I0(ram_reg_i_86__0_n_222),
        .I1(ram_reg_i_128__0_n_222),
        .I2(ram_reg_i_229__0_n_222),
        .I3(ram_reg_i_247_n_222),
        .I4(ap_CS_fsm_state127),
        .I5(Q[1]),
        .O(ram_reg_i_77__0_n_222));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA0008)) 
    ram_reg_i_78
       (.I0(ram_reg_i_70__0_n_222),
        .I1(ram_reg_i_72__0_n_222),
        .I2(ap_CS_fsm_state99),
        .I3(ap_CS_fsm_state98),
        .I4(ap_CS_fsm_state108),
        .I5(ram_reg_i_71_n_222),
        .O(ram_reg_i_78_n_222));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_780
       (.I0(ap_CS_fsm_state50),
        .I1(ap_CS_fsm_state52),
        .O(ram_reg_i_780_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_780__0
       (.I0(ap_CS_fsm_state30),
        .I1(ap_CS_fsm_state28),
        .O(ram_reg_i_780__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_781
       (.I0(ap_CS_fsm_state41),
        .I1(ap_CS_fsm_state42),
        .I2(ap_CS_fsm_state45),
        .I3(ap_CS_fsm_state43),
        .I4(ap_CS_fsm_state44),
        .O(ram_reg_i_781_n_222));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_781__0
       (.I0(ap_CS_fsm_state31),
        .I1(ap_CS_fsm_state29),
        .O(ram_reg_i_781__0_n_222));
  LUT6 #(
    .INIT(64'hFFF0FFF0FFFFFFF4)) 
    ram_reg_i_782
       (.I0(ap_CS_fsm_state17),
        .I1(ram_reg_i_842_n_222),
        .I2(ram_reg_i_557_n_222),
        .I3(ram_reg_i_843_n_222),
        .I4(ap_CS_fsm_state18),
        .I5(ap_CS_fsm_state19),
        .O(ram_reg_i_782_n_222));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8880)) 
    ram_reg_i_782__0
       (.I0(ram_reg_i_556_n_222),
        .I1(ram_reg_i_582__0_n_222),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state11),
        .I4(ap_CS_fsm_state15),
        .I5(ap_CS_fsm_state16),
        .O(ram_reg_i_782__0_n_222));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDDDFDD)) 
    ram_reg_i_783
       (.I0(ram_reg_i_635__0_n_222),
        .I1(ap_CS_fsm_state42),
        .I2(ram_reg_i_504__0_n_222),
        .I3(ap_CS_fsm_state32),
        .I4(ap_CS_fsm_state35),
        .I5(ram_reg_i_608_n_222),
        .O(ram_reg_i_783_n_222));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    ram_reg_i_783__0
       (.I0(ap_CS_fsm_state83),
        .I1(ap_CS_fsm_state84),
        .I2(ap_CS_fsm_state82),
        .O(ram_reg_i_783__0_n_222));
  LUT6 #(
    .INIT(64'h000000000000AA8A)) 
    ram_reg_i_784
       (.I0(ram_reg_i_844_n_222),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state13),
        .I3(\ap_CS_fsm[121]_i_25_n_222 ),
        .I4(ram_reg_i_557_n_222),
        .I5(ram_reg_i_317__0_n_222),
        .O(ram_reg_i_784_n_222));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h54)) 
    ram_reg_i_784__0
       (.I0(ap_CS_fsm_state40),
        .I1(ap_CS_fsm_state38),
        .I2(ap_CS_fsm_state39),
        .O(ram_reg_i_784__0_n_222));
  LUT6 #(
    .INIT(64'h00000000000000A8)) 
    ram_reg_i_785
       (.I0(ram_reg_i_796_n_222),
        .I1(ap_CS_fsm_state3),
        .I2(ap_CS_fsm_state4),
        .I3(ap_CS_fsm_state5),
        .I4(ap_CS_fsm_state6),
        .I5(ram_reg_i_799_n_222),
        .O(ram_reg_i_785_n_222));
  LUT6 #(
    .INIT(64'h0001000100010000)) 
    ram_reg_i_785__0
       (.I0(ap_CS_fsm_state94),
        .I1(ap_CS_fsm_state93),
        .I2(ap_CS_fsm_state96),
        .I3(ap_CS_fsm_state95),
        .I4(ap_CS_fsm_state91),
        .I5(ap_CS_fsm_state92),
        .O(ram_reg_i_785__0_n_222));
  LUT6 #(
    .INIT(64'hCDCCCDCDCDCCCDCC)) 
    ram_reg_i_786
       (.I0(ap_CS_fsm_state27),
        .I1(ap_CS_fsm_state28),
        .I2(ap_CS_fsm_state26),
        .I3(ap_CS_fsm_state25),
        .I4(ram_reg_i_557_n_222),
        .I5(ap_CS_fsm_state22),
        .O(ram_reg_i_786_n_222));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_786__0
       (.I0(ap_CS_fsm_state98),
        .I1(ap_CS_fsm_state99),
        .O(ram_reg_i_786__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h1110)) 
    ram_reg_i_787
       (.I0(ap_CS_fsm_state107),
        .I1(ap_CS_fsm_state108),
        .I2(ap_CS_fsm_state105),
        .I3(ap_CS_fsm_state106),
        .O(ram_reg_i_787_n_222));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_787__0
       (.I0(ram_reg_i_186__0_n_222),
        .I1(ap_CS_fsm_state37),
        .I2(ap_CS_fsm_state30),
        .I3(ap_CS_fsm_state29),
        .I4(ap_CS_fsm_state31),
        .O(ram_reg_i_787__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h0000000E)) 
    ram_reg_i_788
       (.I0(ap_CS_fsm_state69),
        .I1(ap_CS_fsm_state68),
        .I2(ap_CS_fsm_state71),
        .I3(ap_CS_fsm_state70),
        .I4(ap_CS_fsm_state72),
        .O(ram_reg_i_788_n_222));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'hAAFE)) 
    ram_reg_i_788__0
       (.I0(ap_CS_fsm_state43),
        .I1(ap_CS_fsm_state41),
        .I2(ap_CS_fsm_state40),
        .I3(ap_CS_fsm_state42),
        .O(ram_reg_i_788__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_i_789
       (.I0(ap_CS_fsm_state74),
        .I1(ap_CS_fsm_state75),
        .I2(ap_CS_fsm_state76),
        .O(ram_reg_i_789_n_222));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_789__0
       (.I0(ap_CS_fsm_state68),
        .I1(ap_CS_fsm_state66),
        .O(ram_reg_i_789__0_n_222));
  LUT6 #(
    .INIT(64'hAAAABBBBAAAAAABA)) 
    ram_reg_i_78__0
       (.I0(ram_reg_i_219_n_222),
        .I1(ap_CS_fsm_state99),
        .I2(ap_CS_fsm_state95),
        .I3(ap_CS_fsm_state96),
        .I4(ap_CS_fsm_state98),
        .I5(ap_CS_fsm_state97),
        .O(ram_reg_i_78__0_n_222));
  LUT6 #(
    .INIT(64'h7777070077777777)) 
    ram_reg_i_79
       (.I0(ram_reg_i_248__0_n_222),
        .I1(ram_reg_i_249_n_222),
        .I2(ram_reg_i_250__0_n_222),
        .I3(ram_reg_i_155__0_n_222),
        .I4(ram_reg_i_251__0_n_222),
        .I5(ram_reg_i_252_n_222),
        .O(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    ram_reg_i_790
       (.I0(ap_CS_fsm_state93),
        .I1(ram_reg_i_180__0_n_222),
        .I2(ap_CS_fsm_state94),
        .I3(ap_CS_fsm_state95),
        .I4(ap_CS_fsm_state96),
        .O(ram_reg_i_790_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_790__0
       (.I0(ram_reg_i_556__0_n_222),
        .I1(ap_CS_fsm_state33),
        .I2(ap_CS_fsm_state28),
        .I3(ap_CS_fsm_state29),
        .I4(ap_CS_fsm_state27),
        .I5(ap_CS_fsm_state30),
        .O(ram_reg_i_790__0_n_222));
  LUT6 #(
    .INIT(64'hAAA8AAA8AAA8AAAA)) 
    ram_reg_i_791
       (.I0(ram_reg_i_829_n_222),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state12),
        .I5(ram_reg_i_845_n_222),
        .O(ram_reg_i_791_n_222));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_791__0
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state15),
        .O(ram_reg_i_791__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_792
       (.I0(ap_CS_fsm_state21),
        .I1(ap_CS_fsm_state23),
        .I2(ap_CS_fsm_state22),
        .O(ram_reg_i_792_n_222));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_i_793
       (.I0(ap_CS_fsm_state42),
        .I1(ap_CS_fsm_state41),
        .I2(ap_CS_fsm_state44),
        .O(ram_reg_i_793_n_222));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_794
       (.I0(ap_CS_fsm_state18),
        .I1(ap_CS_fsm_state19),
        .O(ram_reg_i_794_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FF54)) 
    ram_reg_i_795
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state11),
        .I2(ram_reg_i_846_n_222),
        .I3(ap_CS_fsm_state13),
        .I4(ap_CS_fsm_state14),
        .I5(ap_CS_fsm_state15),
        .O(ram_reg_i_795_n_222));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_796
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state8),
        .I3(ap_CS_fsm_state11),
        .I4(ap_CS_fsm_state10),
        .O(ram_reg_i_796_n_222));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_797
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state15),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state13),
        .O(ram_reg_i_797_n_222));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_798
       (.I0(ap_CS_fsm_state36),
        .I1(ap_CS_fsm_state37),
        .I2(ap_CS_fsm_state34),
        .I3(ap_CS_fsm_state35),
        .O(ram_reg_i_798_n_222));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_799
       (.I0(ap_CS_fsm_state16),
        .I1(ap_CS_fsm_state15),
        .I2(ap_CS_fsm_state14),
        .I3(ap_CS_fsm_state12),
        .O(ram_reg_i_799_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF54)) 
    ram_reg_i_79__0
       (.I0(ram_reg_i_213__0_n_222),
        .I1(ap_CS_fsm_state111),
        .I2(ram_reg_i_220__0_n_222),
        .I3(ap_CS_fsm_state122),
        .I4(ap_CS_fsm_state124),
        .I5(ap_CS_fsm_state120),
        .O(ram_reg_i_79__0_n_222));
  LUT6 #(
    .INIT(64'hBFBFBFBFBFBFBF80)) 
    ram_reg_i_8
       (.I0(i_2_reg_814_pp0_iter3_reg[1]),
        .I1(tptr),
        .I2(twid_rom_M_real_V_t_empty_n),
        .I3(ram_reg_i_56_n_222),
        .I4(ram_reg_i_57_n_222),
        .I5(ram_reg_i_58_n_222),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'hF4F4F4F4FFF4F4F4)) 
    ram_reg_i_80
       (.I0(ram_reg_i_253__0_n_222),
        .I1(ram_reg_i_70__0_n_222),
        .I2(ram_reg_i_254_n_222),
        .I3(ram_reg_i_81_n_222),
        .I4(ram_reg_i_255__0_n_222),
        .I5(ap_CS_fsm_state126),
        .O(ram_reg_i_80_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0004)) 
    ram_reg_i_800
       (.I0(ap_CS_fsm_state29),
        .I1(ram_reg_i_559_n_222),
        .I2(ap_CS_fsm_state28),
        .I3(ap_CS_fsm_state27),
        .I4(ram_reg_i_556__0_n_222),
        .I5(ap_CS_fsm_state30),
        .O(ram_reg_i_800_n_222));
  LUT6 #(
    .INIT(64'h000000000000EF0F)) 
    ram_reg_i_801
       (.I0(ram_reg_i_342_n_222),
        .I1(ram_reg_i_847_n_222),
        .I2(ram_reg_i_640_n_222),
        .I3(ram_reg_i_848_n_222),
        .I4(ap_CS_fsm_state14),
        .I5(\ap_CS_fsm[121]_i_25_n_222 ),
        .O(ram_reg_i_801_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    ram_reg_i_802
       (.I0(ram_reg_i_732_n_222),
        .I1(ram_reg_i_715_n_222),
        .I2(ap_CS_fsm_state33),
        .I3(ap_CS_fsm_state44),
        .I4(ap_CS_fsm_state46),
        .I5(ap_CS_fsm_state45),
        .O(ram_reg_i_802_n_222));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_803
       (.I0(ram_reg_i_849_n_222),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state26),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state21),
        .O(ram_reg_i_803_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDC)) 
    ram_reg_i_804
       (.I0(ap_CS_fsm_state13),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state15),
        .I4(ap_CS_fsm_state17),
        .I5(ram_reg_i_406_n_222),
        .O(ram_reg_i_804_n_222));
  LUT6 #(
    .INIT(64'h000000000F000F0E)) 
    ram_reg_i_805
       (.I0(ap_CS_fsm_state7),
        .I1(ram_reg_i_850_n_222),
        .I2(ap_CS_fsm_state10),
        .I3(ap_CS_fsm_state9),
        .I4(ap_CS_fsm_state8),
        .I5(ram_reg_i_851_n_222),
        .O(ram_reg_i_805_n_222));
  LUT6 #(
    .INIT(64'h00000000FFFF00FD)) 
    ram_reg_i_806
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state23),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(ap_CS_fsm_state28),
        .O(ram_reg_i_806_n_222));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_807
       (.I0(ap_CS_fsm_state46),
        .I1(ap_CS_fsm_state49),
        .O(ram_reg_i_807_n_222));
  LUT6 #(
    .INIT(64'h00000080AAAAAAAA)) 
    ram_reg_i_808
       (.I0(ram_reg_i_533__0_n_222),
        .I1(ram_reg_i_582__0_n_222),
        .I2(\ap_CS_fsm[121]_i_24_n_222 ),
        .I3(ram_reg_i_772_n_222),
        .I4(ap_CS_fsm_state8),
        .I5(ram_reg_i_555_n_222),
        .O(ram_reg_i_808_n_222));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    ram_reg_i_809
       (.I0(ap_CS_fsm_state22),
        .I1(ram_reg_i_852_n_222),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state27),
        .I4(ap_CS_fsm_state23),
        .O(ram_reg_i_809_n_222));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDFDDDD)) 
    ram_reg_i_80__0
       (.I0(ram_reg_i_255__0_n_222),
        .I1(ap_CS_fsm_state126),
        .I2(ram_reg_i_221_n_222),
        .I3(ram_reg_i_222_n_222),
        .I4(ram_reg_i_223_n_222),
        .I5(ram_reg_i_224__0_n_222),
        .O(ram_reg_i_80__0_n_222));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEF)) 
    ram_reg_i_81
       (.I0(ap_CS_fsm_state125),
        .I1(ap_CS_fsm_state124),
        .I2(ap_CS_fsm_state122),
        .I3(ap_CS_fsm_state123),
        .I4(ap_CS_fsm_state121),
        .I5(ram_reg_i_62_n_222),
        .O(ram_reg_i_81_n_222));
  LUT6 #(
    .INIT(64'h000000000000EEEF)) 
    ram_reg_i_810
       (.I0(ap_CS_fsm_state11),
        .I1(ram_reg_i_513_n_222),
        .I2(ap_CS_fsm_state7),
        .I3(ram_reg_i_853_n_222),
        .I4(ram_reg_i_854_n_222),
        .I5(ram_reg_i_827_n_222),
        .O(ram_reg_i_810_n_222));
  LUT6 #(
    .INIT(64'h1111111101000101)) 
    ram_reg_i_811
       (.I0(ap_CS_fsm_state18),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state15),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state13),
        .I5(ap_CS_fsm_state16),
        .O(ram_reg_i_811_n_222));
  LUT6 #(
    .INIT(64'h4544FFFFFFFFFFFF)) 
    ram_reg_i_812
       (.I0(ap_CS_fsm_state27),
        .I1(ap_CS_fsm_state26),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state24),
        .I4(ram_reg_i_519__0_n_222),
        .I5(ram_reg_i_780__0_n_222),
        .O(ram_reg_i_812_n_222));
  LUT6 #(
    .INIT(64'hFEFEFFFEFFFFFFFF)) 
    ram_reg_i_813
       (.I0(ap_CS_fsm_state50),
        .I1(ap_CS_fsm_state48),
        .I2(ap_CS_fsm_state47),
        .I3(ram_reg_i_607_n_222),
        .I4(ram_reg_i_685__0_n_222),
        .I5(ram_reg_i_503_n_222),
        .O(ram_reg_i_813_n_222));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    ram_reg_i_814
       (.I0(ram_reg_i_205__0_n_222),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state10),
        .I3(ap_CS_fsm_state12),
        .I4(ap_CS_fsm_state11),
        .I5(ram_reg_i_764__0_n_222),
        .O(ram_reg_i_814_n_222));
  LUT6 #(
    .INIT(64'hFFFF10FFFFFFFFFF)) 
    ram_reg_i_815
       (.I0(ap_CS_fsm_state47),
        .I1(ram_reg_i_855_n_222),
        .I2(ap_CS_fsm_state46),
        .I3(ram_reg_i_695__0_n_222),
        .I4(ap_CS_fsm_state57),
        .I5(ram_reg_i_856_n_222),
        .O(ram_reg_i_815_n_222));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_816
       (.I0(ap_CS_fsm_state101),
        .I1(ap_CS_fsm_state102),
        .I2(ap_CS_fsm_state59),
        .I3(ap_CS_fsm_state39),
        .O(ram_reg_i_816_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    ram_reg_i_817
       (.I0(ap_CS_fsm_state122),
        .I1(ap_CS_fsm_state123),
        .I2(ram_reg_i_62_n_222),
        .I3(ap_CS_fsm_state26),
        .I4(ap_CS_fsm_state78),
        .I5(ap_CS_fsm_state18),
        .O(ram_reg_i_817_n_222));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_818
       (.I0(ap_CS_fsm_state72),
        .I1(ap_CS_fsm_state73),
        .I2(ap_CS_fsm_state74),
        .I3(ap_CS_fsm_state75),
        .O(ram_reg_i_818_n_222));
  LUT6 #(
    .INIT(64'h0000020002020202)) 
    ram_reg_i_819
       (.I0(ram_reg_i_582__0_n_222),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state9),
        .I3(ram_reg_i_757__0_n_222),
        .I4(ap_CS_fsm_state2),
        .I5(ram_reg_i_554_n_222),
        .O(ram_reg_i_819_n_222));
  LUT4 #(
    .INIT(16'h8000)) 
    ram_reg_i_81__0
       (.I0(ram_reg_i_55__0_n_222),
        .I1(ram_reg_i_232__0_n_222),
        .I2(ram_reg_i_86__0_n_222),
        .I3(ram_reg_i_229__0_n_222),
        .O(ram_reg_i_81__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551110)) 
    ram_reg_i_82
       (.I0(ram_reg_i_225_n_222),
        .I1(ram_reg_i_226_n_222),
        .I2(ram_reg_i_227_n_222),
        .I3(ram_reg_i_228__0_n_222),
        .I4(ram_reg_i_229_n_222),
        .I5(ram_reg_i_230_n_222),
        .O(ram_reg_i_82_n_222));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h1110)) 
    ram_reg_i_820
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state11),
        .O(ram_reg_i_820_n_222));
  LUT6 #(
    .INIT(64'hBABBBABBBABBBABA)) 
    ram_reg_i_821
       (.I0(ap_CS_fsm_state11),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state9),
        .I3(ap_CS_fsm_state8),
        .I4(ram_reg_i_853_n_222),
        .I5(ap_CS_fsm_state7),
        .O(ram_reg_i_821_n_222));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h10)) 
    ram_reg_i_822
       (.I0(ap_CS_fsm_state38),
        .I1(ap_CS_fsm_state39),
        .I2(ap_CS_fsm_state37),
        .O(ram_reg_i_822_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_823
       (.I0(ram_reg_i_720__0_n_222),
        .I1(ram_reg_i_322__0_n_222),
        .I2(ap_CS_fsm_state39),
        .I3(ap_CS_fsm_state37),
        .I4(ap_CS_fsm_state33),
        .I5(ap_CS_fsm_state34),
        .O(ram_reg_i_823_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDC)) 
    ram_reg_i_824
       (.I0(ap_CS_fsm_state20),
        .I1(ap_CS_fsm_state21),
        .I2(ap_CS_fsm_state19),
        .I3(ap_CS_fsm_state26),
        .I4(ap_CS_fsm_state25),
        .I5(ap_CS_fsm_state22),
        .O(ram_reg_i_824_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFE0C0)) 
    ram_reg_i_825
       (.I0(ram_reg_i_640_n_222),
        .I1(ap_CS_fsm_state14),
        .I2(ram_reg_i_489__0_n_222),
        .I3(ram_reg_i_845_n_222),
        .I4(ram_reg_i_857_n_222),
        .I5(ap_CS_fsm_state20),
        .O(ram_reg_i_825_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF54)) 
    ram_reg_i_826
       (.I0(ram_reg_i_559_n_222),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state23),
        .I3(ap_CS_fsm_state27),
        .I4(ap_CS_fsm_state28),
        .I5(ram_reg_i_556__0_n_222),
        .O(ram_reg_i_826_n_222));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_827
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state16),
        .O(ram_reg_i_827_n_222));
  LUT6 #(
    .INIT(64'h0200020000000200)) 
    ram_reg_i_828
       (.I0(ram_reg_i_846_n_222),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state13),
        .I3(ram_reg_i_756_n_222),
        .I4(ram_reg_i_641_n_222),
        .I5(ram_reg_i_503__0_n_222),
        .O(ram_reg_i_828_n_222));
  LUT3 #(
    .INIT(8'h23)) 
    ram_reg_i_829
       (.I0(ap_CS_fsm_state16),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state15),
        .O(ram_reg_i_829_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFD00)) 
    ram_reg_i_82__0
       (.I0(ram_reg_i_256_n_222),
        .I1(ram_reg_i_257__0_n_222),
        .I2(ram_reg_i_258_n_222),
        .I3(ram_reg_i_155__0_n_222),
        .I4(ram_reg_i_259__0_n_222),
        .I5(ram_reg_i_260_n_222),
        .O(ram_reg_i_82__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h10101000)) 
    ram_reg_i_83
       (.I0(ap_CS_fsm_state113),
        .I1(ap_CS_fsm_state114),
        .I2(ram_reg_i_123_n_222),
        .I3(ap_CS_fsm_state112),
        .I4(ap_CS_fsm_state111),
        .O(ram_reg_i_83_n_222));
  LUT6 #(
    .INIT(64'h0400040444444444)) 
    ram_reg_i_830
       (.I0(ram_reg_i_649__0_n_222),
        .I1(ram_reg_i_489__0_n_222),
        .I2(ap_CS_fsm_state6),
        .I3(ram_reg_i_503__0_n_222),
        .I4(ap_CS_fsm_state3),
        .I5(ram_reg_i_796_n_222),
        .O(ram_reg_i_830_n_222));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_831
       (.I0(ap_CS_fsm_state47),
        .I1(ap_CS_fsm_state49),
        .O(ram_reg_i_831_n_222));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA888A)) 
    ram_reg_i_832
       (.I0(ram_reg_i_811_n_222),
        .I1(ram_reg_i_778_n_222),
        .I2(ram_reg_i_757__0_n_222),
        .I3(ap_CS_fsm_state7),
        .I4(ram_reg_i_827_n_222),
        .I5(ram_reg_i_513_n_222),
        .O(ram_reg_i_832_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_833
       (.I0(ap_CS_fsm_state18),
        .I1(ap_CS_fsm_state19),
        .I2(ap_CS_fsm_state20),
        .I3(ap_CS_fsm_state21),
        .I4(ap_CS_fsm_state16),
        .I5(ap_CS_fsm_state17),
        .O(ram_reg_i_833_n_222));
  LUT6 #(
    .INIT(64'hFFFF5555FFFF1110)) 
    ram_reg_i_834
       (.I0(ap_CS_fsm_state6),
        .I1(ap_CS_fsm_state4),
        .I2(ap_CS_fsm_state3),
        .I3(ap_CS_fsm_state2),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state5),
        .O(ram_reg_i_834_n_222));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h000E)) 
    ram_reg_i_835
       (.I0(ap_CS_fsm_state6),
        .I1(ap_CS_fsm_state7),
        .I2(ap_CS_fsm_state8),
        .I3(ap_CS_fsm_state9),
        .O(ram_reg_i_835_n_222));
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_836
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state4),
        .I2(ap_CS_fsm_state9),
        .I3(ap_CS_fsm_state8),
        .I4(ap_CS_fsm_state5),
        .O(ram_reg_i_836_n_222));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_837
       (.I0(ap_CS_fsm_state21),
        .I1(ap_CS_fsm_state22),
        .I2(ap_CS_fsm_state18),
        .I3(ap_CS_fsm_state17),
        .O(ram_reg_i_837_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFCECECFCE)) 
    ram_reg_i_838
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state9),
        .I3(ap_CS_fsm_state6),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state13),
        .O(ram_reg_i_838_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF0E)) 
    ram_reg_i_839
       (.I0(ap_CS_fsm_state11),
        .I1(ap_CS_fsm_state12),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state16),
        .I5(ap_CS_fsm_state18),
        .O(ram_reg_i_839_n_222));
  LUT6 #(
    .INIT(64'h1010101111111111)) 
    ram_reg_i_83__0
       (.I0(ram_reg_i_261__0_n_222),
        .I1(ram_reg_i_262_n_222),
        .I2(ap_CS_fsm_state21),
        .I3(ap_CS_fsm_state19),
        .I4(ap_CS_fsm_state20),
        .I5(ram_reg_i_263__0_n_222),
        .O(ram_reg_i_83__0_n_222));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    ram_reg_i_84
       (.I0(ram_reg_i_245_n_222),
        .I1(ap_CS_fsm_state45),
        .I2(ap_CS_fsm_state43),
        .I3(ap_CS_fsm_state44),
        .I4(ram_reg_i_246__0_n_222),
        .I5(ram_reg_i_244__0_n_222),
        .O(ram_reg_i_84_n_222));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    ram_reg_i_840
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state14),
        .I3(ap_CS_fsm_state11),
        .O(ram_reg_i_840_n_222));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ram_reg_i_841
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state8),
        .O(ram_reg_i_841_n_222));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hAAAB)) 
    ram_reg_i_842
       (.I0(ap_CS_fsm_state16),
        .I1(ap_CS_fsm_state15),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state14),
        .O(ram_reg_i_842_n_222));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_843
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state20),
        .O(ram_reg_i_843_n_222));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_844
       (.I0(ap_CS_fsm_state18),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state20),
        .I3(ap_CS_fsm_state19),
        .I4(ap_CS_fsm_state21),
        .O(ram_reg_i_844_n_222));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_845
       (.I0(ap_CS_fsm_state11),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state9),
        .I3(ap_CS_fsm_state8),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state6),
        .O(ram_reg_i_845_n_222));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_846
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state7),
        .I3(ap_CS_fsm_state8),
        .O(ram_reg_i_846_n_222));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_847
       (.I0(ap_CS_fsm_state6),
        .I1(ap_CS_fsm_state5),
        .I2(ap_CS_fsm_state4),
        .O(ram_reg_i_847_n_222));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_848
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state11),
        .O(ram_reg_i_848_n_222));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h03030100)) 
    ram_reg_i_849
       (.I0(ap_CS_fsm_state17),
        .I1(ap_CS_fsm_state20),
        .I2(ap_CS_fsm_state19),
        .I3(ap_CS_fsm_state16),
        .I4(ap_CS_fsm_state18),
        .O(ram_reg_i_849_n_222));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_84__0
       (.I0(ap_CS_fsm_state122),
        .I1(ap_CS_fsm_state123),
        .I2(ap_CS_fsm_state121),
        .O(ram_reg_i_84__0_n_222));
  LUT6 #(
    .INIT(64'hEAFFEAFFFFFFEAFF)) 
    ram_reg_i_85
       (.I0(ram_reg_i_231_n_222),
        .I1(ap_CS_fsm_state124),
        .I2(ram_reg_i_311_n_222),
        .I3(ram_reg_i_255__0_n_222),
        .I4(ap_CS_fsm_state120),
        .I5(ram_reg_i_232_n_222),
        .O(ram_reg_i_85_n_222));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h11110010)) 
    ram_reg_i_850
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state2),
        .I3(ap_CS_fsm_state3),
        .I4(ap_CS_fsm_state4),
        .O(ram_reg_i_850_n_222));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_851
       (.I0(ap_CS_fsm_state11),
        .I1(ap_CS_fsm_state13),
        .O(ram_reg_i_851_n_222));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hCE)) 
    ram_reg_i_852
       (.I0(ap_CS_fsm_state19),
        .I1(ap_CS_fsm_state21),
        .I2(ap_CS_fsm_state20),
        .O(ram_reg_i_852_n_222));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h5504)) 
    ram_reg_i_853
       (.I0(ap_CS_fsm_state6),
        .I1(ap_CS_fsm_state3),
        .I2(ap_CS_fsm_state4),
        .I3(ap_CS_fsm_state5),
        .O(ram_reg_i_853_n_222));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    ram_reg_i_854
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state11),
        .I2(ap_CS_fsm_state12),
        .O(ram_reg_i_854_n_222));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_855
       (.I0(ap_CS_fsm_state50),
        .I1(ap_CS_fsm_state48),
        .O(ram_reg_i_855_n_222));
  LUT4 #(
    .INIT(16'h0051)) 
    ram_reg_i_856
       (.I0(ap_CS_fsm_state54),
        .I1(ap_CS_fsm_state49),
        .I2(ap_CS_fsm_state50),
        .I3(ap_CS_fsm_state51),
        .O(ram_reg_i_856_n_222));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hFF02)) 
    ram_reg_i_857
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state18),
        .O(ram_reg_i_857_n_222));
  LUT6 #(
    .INIT(64'h000000000001FFFF)) 
    ram_reg_i_85__0
       (.I0(ram_reg_i_235_n_222),
        .I1(ap_CS_fsm_state90),
        .I2(ap_CS_fsm_state89),
        .I3(ram_reg_i_264__0_n_222),
        .I4(ram_reg_i_128__0_n_222),
        .I5(ram_reg_i_265_n_222),
        .O(ram_reg_i_85__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hFFFF7775)) 
    ram_reg_i_86
       (.I0(ram_reg_i_97__0_n_222),
        .I1(ap_CS_fsm_state110),
        .I2(ap_CS_fsm_state109),
        .I3(ap_CS_fsm_state108),
        .I4(ap_CS_fsm_state111),
        .O(ram_reg_i_86_n_222));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    ram_reg_i_86__0
       (.I0(ram_reg_i_266__0_n_222),
        .I1(ram_reg_i_267_n_222),
        .I2(ram_reg_i_268__0_n_222),
        .I3(ap_CS_fsm_state111),
        .I4(ap_CS_fsm_state109),
        .I5(ap_CS_fsm_state110),
        .O(ram_reg_i_86__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFE00)) 
    ram_reg_i_87
       (.I0(ram_reg_i_269__0_n_222),
        .I1(ram_reg_i_270__0_n_222),
        .I2(ram_reg_i_271_n_222),
        .I3(ram_reg_i_272__0_n_222),
        .I4(ram_reg_i_273_n_222),
        .I5(ram_reg_i_274__0_n_222),
        .O(ram_reg_i_87_n_222));
  LUT6 #(
    .INIT(64'h00000000BABABABB)) 
    ram_reg_i_87__0
       (.I0(ram_reg_i_233_n_222),
        .I1(ram_reg_i_234_n_222),
        .I2(ram_reg_i_235__0_n_222),
        .I3(ram_reg_i_236_n_222),
        .I4(ram_reg_i_237__0_n_222),
        .I5(ram_reg_i_238__0_n_222),
        .O(ram_reg_i_87__0_n_222));
  LUT6 #(
    .INIT(64'h0007000700000007)) 
    ram_reg_i_88
       (.I0(ram_reg_i_275_n_222),
        .I1(ram_reg_i_84_n_222),
        .I2(ram_reg_i_276_n_222),
        .I3(ram_reg_i_277_n_222),
        .I4(ram_reg_i_155__0_n_222),
        .I5(ram_reg_i_278__0_n_222),
        .O(ram_reg_i_88_n_222));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_88__0
       (.I0(ap_CS_fsm_state110),
        .I1(ap_CS_fsm_state106),
        .I2(ap_CS_fsm_state107),
        .I3(ap_CS_fsm_state105),
        .I4(ap_CS_fsm_state104),
        .O(ram_reg_i_88__0_n_222));
  LUT6 #(
    .INIT(64'hAA08AAAAAAAAAAAA)) 
    ram_reg_i_89
       (.I0(ram_reg_i_70__0_n_222),
        .I1(ram_reg_i_127_n_222),
        .I2(ram_reg_i_279__0_n_222),
        .I3(ram_reg_i_280_n_222),
        .I4(ram_reg_i_281_n_222),
        .I5(ram_reg_i_282_n_222),
        .O(ram_reg_i_89_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    ram_reg_i_89__0
       (.I0(ram_reg_i_239__0_n_222),
        .I1(ram_reg_i_240__0_n_222),
        .I2(ap_CS_fsm_state123),
        .I3(ap_CS_fsm_state121),
        .I4(ap_CS_fsm_state122),
        .I5(ram_reg_i_311_n_222),
        .O(ram_reg_i_89__0_n_222));
  LUT6 #(
    .INIT(64'hFBFBFBFBFBFBFB08)) 
    ram_reg_i_8__0
       (.I0(i_2_reg_814_pp0_iter3_reg[1]),
        .I1(twid_rom_M_real_V_t_empty_n),
        .I2(tptr),
        .I3(ram_reg_i_56_n_222),
        .I4(ram_reg_i_57_n_222),
        .I5(ram_reg_i_58_n_222),
        .O(\i_2_reg_814_pp0_iter3_reg_reg[7] [1]));
  LUT6 #(
    .INIT(64'hBFBFBFBFBFBFBF80)) 
    ram_reg_i_8__1
       (.I0(i_2_reg_814_pp0_iter3_reg[1]),
        .I1(tptr_2),
        .I2(twid_rom_M_imag_V_t_empty_n),
        .I3(ram_reg_i_56_n_222),
        .I4(ram_reg_i_57_n_222),
        .I5(ram_reg_i_58_n_222),
        .O(\i_2_reg_814_pp0_iter3_reg_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'hFBFBFBFBFBFBFB08)) 
    ram_reg_i_8__2
       (.I0(i_2_reg_814_pp0_iter3_reg[1]),
        .I1(twid_rom_M_imag_V_t_empty_n),
        .I2(tptr_2),
        .I3(ram_reg_i_56_n_222),
        .I4(ram_reg_i_57_n_222),
        .I5(ram_reg_i_58_n_222),
        .O(\i_2_reg_814_pp0_iter3_reg_reg[7]_1 [1]));
  LUT6 #(
    .INIT(64'hBBBBB8BBB8B8B8B8)) 
    ram_reg_i_9
       (.I0(i_2_reg_814_pp0_iter3_reg[0]),
        .I1(p_0_in__0),
        .I2(ram_reg_i_59_n_222),
        .I3(ram_reg_i_60__0_n_222),
        .I4(ram_reg_i_61_n_222),
        .I5(ram_reg_i_51_n_222),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'h2A082A2A08082A2A)) 
    ram_reg_i_90
       (.I0(ram_reg_i_283_n_222),
        .I1(ram_reg_i_284__0_n_222),
        .I2(ram_reg_i_285_n_222),
        .I3(ram_reg_i_286__0_n_222),
        .I4(ram_reg_i_287__0_n_222),
        .I5(ram_reg_i_71__0_n_222),
        .O(ram_reg_i_90_n_222));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_90__0
       (.I0(ap_CS_fsm_state118),
        .I1(ap_CS_fsm_state117),
        .O(ram_reg_i_90__0_n_222));
  LUT6 #(
    .INIT(64'h00000000AAFE0000)) 
    ram_reg_i_91
       (.I0(ram_reg_i_241_n_222),
        .I1(ram_reg_i_242_n_222),
        .I2(ram_reg_i_243_n_222),
        .I3(ram_reg_i_244_n_222),
        .I4(ram_reg_i_202_n_222),
        .I5(ram_reg_i_245__0_n_222),
        .O(ram_reg_i_91_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF80000)) 
    ram_reg_i_91__0
       (.I0(ram_reg_i_288__0_n_222),
        .I1(ram_reg_i_289_n_222),
        .I2(ram_reg_i_290__0_n_222),
        .I3(ram_reg_i_291_n_222),
        .I4(ram_reg_i_155__0_n_222),
        .I5(ram_reg_i_292_n_222),
        .O(ram_reg_i_91__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_92
       (.I0(ap_CS_fsm_state122),
        .I1(ap_CS_fsm_state124),
        .I2(ap_CS_fsm_state121),
        .I3(ap_CS_fsm_state123),
        .I4(ap_CS_fsm_state120),
        .I5(Q[1]),
        .O(ram_reg_i_92_n_222));
  LUT6 #(
    .INIT(64'h00001500FFFFFFFF)) 
    ram_reg_i_92__0
       (.I0(ram_reg_i_293__0_n_222),
        .I1(ram_reg_i_294__0_n_222),
        .I2(ram_reg_i_262_n_222),
        .I3(ram_reg_i_295__0_n_222),
        .I4(ram_reg_i_261__0_n_222),
        .I5(ram_reg_i_84_n_222),
        .O(ram_reg_i_92__0_n_222));
  LUT6 #(
    .INIT(64'h80808880AAAAAAAA)) 
    ram_reg_i_93
       (.I0(ram_reg_i_70__0_n_222),
        .I1(ram_reg_i_72__0_n_222),
        .I2(ram_reg_i_296_n_222),
        .I3(ap_CS_fsm_state98),
        .I4(ap_CS_fsm_state99),
        .I5(ram_reg_i_297__0_n_222),
        .O(ram_reg_i_93_n_222));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    ram_reg_i_93__0
       (.I0(Q[1]),
        .I1(ap_CS_fsm_state127),
        .I2(ap_CS_fsm_state126),
        .I3(ap_CS_fsm_state125),
        .O(ram_reg_i_93__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEEEA)) 
    ram_reg_i_94
       (.I0(ram_reg_i_298_n_222),
        .I1(ram_reg_i_67__0_n_222),
        .I2(ram_reg_i_299__0_n_222),
        .I3(ram_reg_i_300__0_n_222),
        .I4(ram_reg_i_301__0_n_222),
        .I5(Q[1]),
        .O(ram_reg_i_94_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDDD55D5)) 
    ram_reg_i_94__0
       (.I0(ram_reg_i_255__0_n_222),
        .I1(ram_reg_i_311_n_222),
        .I2(ap_CS_fsm_state122),
        .I3(ap_CS_fsm_state123),
        .I4(ap_CS_fsm_state124),
        .I5(ram_reg_i_246_n_222),
        .O(ram_reg_i_94__0_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551000)) 
    ram_reg_i_95
       (.I0(ram_reg_i_247__0_n_222),
        .I1(ap_CS_fsm_state85),
        .I2(ram_reg_i_248_n_222),
        .I3(ram_reg_i_249__0_n_222),
        .I4(ram_reg_i_250_n_222),
        .I5(ram_reg_i_251_n_222),
        .O(ram_reg_i_95_n_222));
  LUT6 #(
    .INIT(64'hFFF4F4F4FFF4FFF4)) 
    ram_reg_i_95__0
       (.I0(ram_reg_i_302_n_222),
        .I1(ram_reg_i_84_n_222),
        .I2(ram_reg_i_303__0_n_222),
        .I3(ram_reg_i_304__0_n_222),
        .I4(ram_reg_i_305__0_n_222),
        .I5(ram_reg_i_306__0_n_222),
        .O(ram_reg_i_95__0_n_222));
  LUT6 #(
    .INIT(64'hFFAEAAAAAAAAAAAA)) 
    ram_reg_i_96
       (.I0(ap_CS_fsm_state113),
        .I1(ap_CS_fsm_state103),
        .I2(ram_reg_i_252__0_n_222),
        .I3(ap_CS_fsm_state108),
        .I4(ram_reg_i_253_n_222),
        .I5(ram_reg_i_203_n_222),
        .O(ram_reg_i_96_n_222));
  LUT6 #(
    .INIT(64'h0D0D0DDDFFFFFFFF)) 
    ram_reg_i_96__0
       (.I0(ram_reg_i_307_n_222),
        .I1(ram_reg_i_308_n_222),
        .I2(ram_reg_i_289_n_222),
        .I3(ram_reg_i_309_n_222),
        .I4(ram_reg_i_310__0_n_222),
        .I5(ram_reg_i_155__0_n_222),
        .O(ram_reg_i_96__0_n_222));
  LUT6 #(
    .INIT(64'h55F7FFFF55F755F7)) 
    ram_reg_i_97
       (.I0(ram_reg_i_255__0_n_222),
        .I1(ram_reg_i_311_n_222),
        .I2(ram_reg_i_312_n_222),
        .I3(ram_reg_i_313__0_n_222),
        .I4(ram_reg_i_314__0_n_222),
        .I5(ram_reg_i_70__0_n_222),
        .O(ram_reg_i_97_n_222));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_97__0
       (.I0(ap_CS_fsm_state115),
        .I1(ap_CS_fsm_state117),
        .I2(ap_CS_fsm_state114),
        .I3(ap_CS_fsm_state116),
        .O(ram_reg_i_97__0_n_222));
  LUT6 #(
    .INIT(64'hAAA8AAAAAAA8AAA8)) 
    ram_reg_i_98
       (.I0(ram_reg_i_84_n_222),
        .I1(ram_reg_i_315__0_n_222),
        .I2(ram_reg_i_316_n_222),
        .I3(ram_reg_i_317__0_n_222),
        .I4(ram_reg_i_318__0_n_222),
        .I5(ram_reg_i_262_n_222),
        .O(ram_reg_i_98_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    ram_reg_i_98__0
       (.I0(ram_reg_i_311_n_222),
        .I1(ap_CS_fsm_state123),
        .I2(ap_CS_fsm_state118),
        .I3(ap_CS_fsm_state119),
        .I4(ap_CS_fsm_state121),
        .I5(ap_CS_fsm_state120),
        .O(ram_reg_i_98__0_n_222));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    ram_reg_i_99
       (.I0(Q[1]),
        .I1(ram_reg_i_254__0_n_222),
        .I2(ram_reg_i_255_n_222),
        .I3(ram_reg_i_256__0_n_222),
        .I4(ram_reg_i_257_n_222),
        .I5(ram_reg_i_258__0_n_222),
        .O(ram_reg_i_99_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFF555D0000)) 
    ram_reg_i_99__0
       (.I0(ram_reg_i_319__0_n_222),
        .I1(ap_CS_fsm_state61),
        .I2(ap_CS_fsm_state62),
        .I3(ap_CS_fsm_state63),
        .I4(ram_reg_i_239_n_222),
        .I5(ram_reg_i_320_n_222),
        .O(ram_reg_i_99__0_n_222));
  LUT6 #(
    .INIT(64'hBBBBB8BBB8B8B8B8)) 
    ram_reg_i_9__0
       (.I0(i_2_reg_814_pp0_iter3_reg[0]),
        .I1(ram_reg),
        .I2(ram_reg_i_59_n_222),
        .I3(ram_reg_i_60__0_n_222),
        .I4(ram_reg_i_61_n_222),
        .I5(ram_reg_i_51_n_222),
        .O(\i_2_reg_814_pp0_iter3_reg_reg[7] [0]));
  LUT6 #(
    .INIT(64'hBBBBB8BBB8B8B8B8)) 
    ram_reg_i_9__1
       (.I0(i_2_reg_814_pp0_iter3_reg[0]),
        .I1(p_0_in__0_1),
        .I2(ram_reg_i_59_n_222),
        .I3(ram_reg_i_60__0_n_222),
        .I4(ram_reg_i_61_n_222),
        .I5(ram_reg_i_51_n_222),
        .O(\i_2_reg_814_pp0_iter3_reg_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'hBBBBB8BBB8B8B8B8)) 
    ram_reg_i_9__2
       (.I0(i_2_reg_814_pp0_iter3_reg[0]),
        .I1(ram_reg_0),
        .I2(ram_reg_i_59_n_222),
        .I3(ram_reg_i_60__0_n_222),
        .I4(ram_reg_i_61_n_222),
        .I5(ram_reg_i_51_n_222),
        .O(\i_2_reg_814_pp0_iter3_reg_reg[7]_1 [0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_Loop_realfft_be_buffer_proc1
   (\B_V_data_1_state_reg[1] ,
    Q,
    Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0,
    \ap_CS_fsm_reg[0]_0 ,
    Loop_realfft_be_buffer_proc1_U0_ap_done,
    ap_sync_reg_channel_write_descramble_buf_M_real_V_1,
    ap_sync_channel_write_descramble_buf_M_imag_V_1,
    ap_sync_channel_write_descramble_buf_M_real_V,
    ap_sync_Loop_realfft_be_buffer_proc1_U0_ap_ready,
    Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_we0,
    Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_we0,
    DIADI,
    \B_V_data_1_payload_B_reg[31] ,
    SS,
    ap_clk,
    ap_start,
    ram_reg,
    descramble_buf_M_imag_V_1_i_full_n,
    ap_sync_reg_channel_write_descramble_buf_M_imag_V_1,
    ap_rst_n,
    descramble_buf_M_real_V_1_i_full_n,
    ap_sync_reg_channel_write_descramble_buf_M_real_V_1_reg,
    descramble_buf_M_imag_V_i_full_n,
    ap_sync_reg_channel_write_descramble_buf_M_imag_V,
    descramble_buf_M_real_V_i_full_n,
    ap_sync_reg_channel_write_descramble_buf_M_real_V,
    din_TVALID,
    din_TDATA);
  output \B_V_data_1_state_reg[1] ;
  output [7:0]Q;
  output Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output Loop_realfft_be_buffer_proc1_U0_ap_done;
  output ap_sync_reg_channel_write_descramble_buf_M_real_V_1;
  output ap_sync_channel_write_descramble_buf_M_imag_V_1;
  output ap_sync_channel_write_descramble_buf_M_real_V;
  output ap_sync_Loop_realfft_be_buffer_proc1_U0_ap_ready;
  output Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_we0;
  output Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_we0;
  output [15:0]DIADI;
  output [15:0]\B_V_data_1_payload_B_reg[31] ;
  input [0:0]SS;
  input ap_clk;
  input ap_start;
  input ram_reg;
  input descramble_buf_M_imag_V_1_i_full_n;
  input ap_sync_reg_channel_write_descramble_buf_M_imag_V_1;
  input ap_rst_n;
  input descramble_buf_M_real_V_1_i_full_n;
  input ap_sync_reg_channel_write_descramble_buf_M_real_V_1_reg;
  input descramble_buf_M_imag_V_i_full_n;
  input ap_sync_reg_channel_write_descramble_buf_M_imag_V;
  input descramble_buf_M_real_V_i_full_n;
  input ap_sync_reg_channel_write_descramble_buf_M_real_V;
  input din_TVALID;
  input [31:0]din_TDATA;

  wire [15:0]\B_V_data_1_payload_B_reg[31] ;
  wire \B_V_data_1_state_reg[1] ;
  wire [15:0]DIADI;
  wire Loop_realfft_be_buffer_proc1_U0_ap_done;
  wire Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0;
  wire Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_we0;
  wire Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_we0;
  wire [7:0]Q;
  wire [0:0]SS;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire ap_CS_fsm_state2;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_Loop_realfft_be_buffer_proc1_U0_ap_ready;
  wire ap_sync_channel_write_descramble_buf_M_imag_V_1;
  wire ap_sync_channel_write_descramble_buf_M_real_V;
  wire ap_sync_reg_channel_write_descramble_buf_M_imag_V;
  wire ap_sync_reg_channel_write_descramble_buf_M_imag_V_1;
  wire ap_sync_reg_channel_write_descramble_buf_M_real_V;
  wire ap_sync_reg_channel_write_descramble_buf_M_real_V_1;
  wire ap_sync_reg_channel_write_descramble_buf_M_real_V_1_reg;
  wire descramble_buf_M_imag_V_1_i_full_n;
  wire descramble_buf_M_imag_V_i_full_n;
  wire descramble_buf_M_real_V_1_i_full_n;
  wire descramble_buf_M_real_V_i_full_n;
  wire [31:0]din_TDATA;
  wire din_TVALID;
  wire i_221_reg_112;
  wire i_221_reg_1120;
  wire \i_221_reg_112[8]_i_4_n_222 ;
  wire [0:0]i_221_reg_112_reg;
  wire [8:0]i_fu_166_p2;
  wire icmp_ln79_fu_172_p2__7;
  wire ram_reg;
  wire regslice_both_din_U_n_225;

  LUT5 #(
    .INIT(32'h0000FFDF)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(ap_done_reg),
        .I2(ap_start),
        .I3(ram_reg),
        .I4(ap_CS_fsm_state2),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'h04FF)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ram_reg),
        .I1(ap_start),
        .I2(ap_done_reg),
        .I3(\ap_CS_fsm_reg[0]_0 ),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[0]_0 ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_din_U_n_225),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    ap_ready_INST_0_i_2
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(\i_221_reg_112[8]_i_4_n_222 ),
        .O(icmp_ln79_fu_172_p2__7));
  LUT1 #(
    .INIT(2'h1)) 
    \i_221_reg_112[0]_i_1 
       (.I0(i_221_reg_112_reg),
        .O(i_fu_166_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_221_reg_112[1]_i_1 
       (.I0(i_221_reg_112_reg),
        .I1(Q[0]),
        .O(i_fu_166_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_221_reg_112[2]_i_1 
       (.I0(i_221_reg_112_reg),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(i_fu_166_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_221_reg_112[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(i_221_reg_112_reg),
        .I3(Q[2]),
        .O(i_fu_166_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_221_reg_112[4]_i_1 
       (.I0(Q[2]),
        .I1(i_221_reg_112_reg),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(i_fu_166_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_221_reg_112[5]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(i_221_reg_112_reg),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(i_fu_166_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \i_221_reg_112[6]_i_1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(\i_221_reg_112[8]_i_4_n_222 ),
        .I3(Q[5]),
        .O(i_fu_166_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \i_221_reg_112[7]_i_1 
       (.I0(Q[5]),
        .I1(\i_221_reg_112[8]_i_4_n_222 ),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[6]),
        .O(i_fu_166_p2[7]));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    \i_221_reg_112[8]_i_3 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\i_221_reg_112[8]_i_4_n_222 ),
        .I4(Q[5]),
        .I5(Q[7]),
        .O(i_fu_166_p2[8]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \i_221_reg_112[8]_i_4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(i_221_reg_112_reg),
        .I3(Q[2]),
        .O(\i_221_reg_112[8]_i_4_n_222 ));
  FDRE \i_221_reg_112_reg[0] 
       (.C(ap_clk),
        .CE(i_221_reg_1120),
        .D(i_fu_166_p2[0]),
        .Q(i_221_reg_112_reg),
        .R(i_221_reg_112));
  FDRE \i_221_reg_112_reg[1] 
       (.C(ap_clk),
        .CE(i_221_reg_1120),
        .D(i_fu_166_p2[1]),
        .Q(Q[0]),
        .R(i_221_reg_112));
  FDRE \i_221_reg_112_reg[2] 
       (.C(ap_clk),
        .CE(i_221_reg_1120),
        .D(i_fu_166_p2[2]),
        .Q(Q[1]),
        .R(i_221_reg_112));
  FDRE \i_221_reg_112_reg[3] 
       (.C(ap_clk),
        .CE(i_221_reg_1120),
        .D(i_fu_166_p2[3]),
        .Q(Q[2]),
        .R(i_221_reg_112));
  FDRE \i_221_reg_112_reg[4] 
       (.C(ap_clk),
        .CE(i_221_reg_1120),
        .D(i_fu_166_p2[4]),
        .Q(Q[3]),
        .R(i_221_reg_112));
  FDRE \i_221_reg_112_reg[5] 
       (.C(ap_clk),
        .CE(i_221_reg_1120),
        .D(i_fu_166_p2[5]),
        .Q(Q[4]),
        .R(i_221_reg_112));
  FDRE \i_221_reg_112_reg[6] 
       (.C(ap_clk),
        .CE(i_221_reg_1120),
        .D(i_fu_166_p2[6]),
        .Q(Q[5]),
        .R(i_221_reg_112));
  FDRE \i_221_reg_112_reg[7] 
       (.C(ap_clk),
        .CE(i_221_reg_1120),
        .D(i_fu_166_p2[7]),
        .Q(Q[6]),
        .R(i_221_reg_112));
  FDRE \i_221_reg_112_reg[8] 
       (.C(ap_clk),
        .CE(i_221_reg_1120),
        .D(i_fu_166_p2[8]),
        .Q(Q[7]),
        .R(i_221_reg_112));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_regslice_both_14 regslice_both_din_U
       (.\B_V_data_1_payload_B_reg[31]_0 (\B_V_data_1_payload_B_reg[31] ),
        .\B_V_data_1_state_reg[0]_0 (Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0),
        .\B_V_data_1_state_reg[0]_1 (Loop_realfft_be_buffer_proc1_U0_ap_done),
        .\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1] ),
        .DIADI(DIADI),
        .E(i_221_reg_1120),
        .Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_we0(Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_we0),
        .Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_we0(Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_we0),
        .Q({ap_CS_fsm_state2,\ap_CS_fsm_reg[0]_0 }),
        .SR(i_221_reg_112),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_Loop_realfft_be_buffer_proc1_U0_ap_ready(ap_sync_Loop_realfft_be_buffer_proc1_U0_ap_ready),
        .ap_sync_channel_write_descramble_buf_M_imag_V_1(ap_sync_channel_write_descramble_buf_M_imag_V_1),
        .ap_sync_channel_write_descramble_buf_M_real_V(ap_sync_channel_write_descramble_buf_M_real_V),
        .ap_sync_reg_channel_write_descramble_buf_M_imag_V(ap_sync_reg_channel_write_descramble_buf_M_imag_V),
        .ap_sync_reg_channel_write_descramble_buf_M_imag_V_1(ap_sync_reg_channel_write_descramble_buf_M_imag_V_1),
        .ap_sync_reg_channel_write_descramble_buf_M_real_V(ap_sync_reg_channel_write_descramble_buf_M_real_V),
        .ap_sync_reg_channel_write_descramble_buf_M_real_V_1(ap_sync_reg_channel_write_descramble_buf_M_real_V_1),
        .ap_sync_reg_channel_write_descramble_buf_M_real_V_1_reg(ap_sync_reg_channel_write_descramble_buf_M_real_V_1_reg),
        .descramble_buf_M_imag_V_1_i_full_n(descramble_buf_M_imag_V_1_i_full_n),
        .descramble_buf_M_imag_V_i_full_n(descramble_buf_M_imag_V_i_full_n),
        .descramble_buf_M_real_V_1_i_full_n(descramble_buf_M_real_V_1_i_full_n),
        .descramble_buf_M_real_V_i_full_n(descramble_buf_M_real_V_i_full_n),
        .din_TDATA(din_TDATA),
        .din_TVALID(din_TVALID),
        .full_n_reg(regslice_both_din_U_n_225),
        .icmp_ln79_fu_172_p2__7(icmp_ln79_fu_172_p2__7),
        .ram_reg(ram_reg),
        .ram_reg_0(i_221_reg_112_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_Loop_realfft_be_descramble_proc2
   (ap_enable_reg_pp0_iter16,
    tmp_reg_953,
    icmp_ln92_reg_883_pp0_iter12_reg,
    tmp_2_reg_928,
    ADDRBWRADDR,
    \zext_ln90_reg_851_reg[7] ,
    trunc_ln1201_3_reg_978,
    start_once_reg,
    ap_done_reg,
    ADDRARDADDR,
    \i_2_reg_814_pp0_iter3_reg_reg[7] ,
    \buf_ce0[1]_0 ,
    \buf_ce0[0]_1 ,
    \buf_ce0[1]_2 ,
    \buf_ce0[0]_3 ,
    shiftReg_ce,
    Q,
    ap_enable_reg_pp0_iter16_reg,
    \ap_CS_fsm_reg[4]_0 ,
    mOutPtr110_out,
    Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_1_ce0,
    Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_1_ce0,
    Loop_realfft_be_descramble_proc2_U0_ap_ready,
    pop_buf,
    pop_buf_4,
    Loop_realfft_be_descramble_proc2_U0_ap_done,
    pop_buf_5,
    pop_buf_6,
    pop_buf_7,
    pop_buf_8,
    ap_enable_reg_pp0_iter5_reg,
    ap_enable_reg_pp0_iter5_reg_0,
    Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_ce0,
    Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_ce0,
    icmp_ln88_fu_215_p2__7,
    \zext_ln712_reg_839_pp0_iter2_reg_reg[7] ,
    \sub_ln712_4_reg_834_reg[7] ,
    ap_rst_n_0,
    ap_rst_n_1,
    ap_done_reg_reg_0,
    ap_done_reg_reg_1,
    ap_enable_reg_pp0_iter5_reg_1,
    ap_enable_reg_pp0_iter5_reg_2,
    in,
    \select_ln1201_4_reg_1166_reg[15] ,
    \select_ln1201_5_reg_1171_reg[15] ,
    SS,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    D,
    A,
    E,
    p_0_in__0,
    WEA,
    ram_reg,
    ram_reg_0,
    p_0_in__0_9,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    real_spectrum_lo_i_full_n,
    real_spectrum_lo_i_empty_n,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    start_once_reg_reg_0,
    twid_rom_M_imag_V_t_empty_n,
    twid_rom_M_real_V_t_empty_n,
    ap_rst_n,
    real_spectrum_hi_buf_M_real_V_i_full_n,
    ap_done_reg_reg_2,
    real_spectrum_hi_buf_M_imag_V_i_full_n,
    ap_sync_reg_channel_write_real_spectrum_hi_buf_M_imag_V,
    descramble_buf_M_imag_V_1_t_empty_n,
    descramble_buf_M_imag_V_t_empty_n,
    descramble_buf_M_real_V_1_t_empty_n,
    descramble_buf_M_real_V_t_empty_n,
    reg_valid0,
    reg_valid0_10,
    \iptr_reg[0] ,
    \iptr_reg[0]_0 ,
    \descramble_buf_M_real_V_load_reg_906_reg[15] ,
    \descramble_buf_M_real_V_1_load_1_reg_913_reg[15] ,
    \trunc_ln1201_1_reg_993_reg[0] ,
    \descramble_buf_M_imag_V_load_reg_876_reg[15] ,
    \descramble_buf_M_imag_V_1_load_1_reg_866_reg[15] ,
    \trunc_ln1201_s_reg_1010_reg[0] ,
    \sub_ln712_3_reg_1086_reg[0] ,
    \sub_ln712_reg_1071_reg[0] ,
    \trunc_ln1201_4_reg_963_reg[0] );
  output ap_enable_reg_pp0_iter16;
  output tmp_reg_953;
  output icmp_ln92_reg_883_pp0_iter12_reg;
  output tmp_2_reg_928;
  output [7:0]ADDRBWRADDR;
  output [7:0]\zext_ln90_reg_851_reg[7] ;
  output [0:0]trunc_ln1201_3_reg_978;
  output start_once_reg;
  output ap_done_reg;
  output [7:0]ADDRARDADDR;
  output [7:0]\i_2_reg_814_pp0_iter3_reg_reg[7] ;
  output \buf_ce0[1]_0 ;
  output \buf_ce0[0]_1 ;
  output \buf_ce0[1]_2 ;
  output \buf_ce0[0]_3 ;
  output shiftReg_ce;
  output [1:0]Q;
  output [0:0]ap_enable_reg_pp0_iter16_reg;
  output \ap_CS_fsm_reg[4]_0 ;
  output mOutPtr110_out;
  output Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_1_ce0;
  output Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_1_ce0;
  output Loop_realfft_be_descramble_proc2_U0_ap_ready;
  output pop_buf;
  output pop_buf_4;
  output Loop_realfft_be_descramble_proc2_U0_ap_done;
  output pop_buf_5;
  output pop_buf_6;
  output pop_buf_7;
  output pop_buf_8;
  output [0:0]ap_enable_reg_pp0_iter5_reg;
  output [0:0]ap_enable_reg_pp0_iter5_reg_0;
  output Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_ce0;
  output Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_ce0;
  output icmp_ln88_fu_215_p2__7;
  output [7:0]\zext_ln712_reg_839_pp0_iter2_reg_reg[7] ;
  output [7:0]\sub_ln712_4_reg_834_reg[7] ;
  output ap_rst_n_0;
  output ap_rst_n_1;
  output ap_done_reg_reg_0;
  output ap_done_reg_reg_1;
  output ap_enable_reg_pp0_iter5_reg_1;
  output ap_enable_reg_pp0_iter5_reg_2;
  output [31:0]in;
  output [15:0]\select_ln1201_4_reg_1166_reg[15] ;
  output [15:0]\select_ln1201_5_reg_1171_reg[15] ;
  input [0:0]SS;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [14:0]D;
  input [15:0]A;
  input [0:0]E;
  input p_0_in__0;
  input [0:0]WEA;
  input ram_reg;
  input [0:0]ram_reg_0;
  input p_0_in__0_9;
  input [0:0]ram_reg_1;
  input ram_reg_2;
  input [0:0]ram_reg_3;
  input real_spectrum_lo_i_full_n;
  input real_spectrum_lo_i_empty_n;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input start_once_reg_reg_0;
  input twid_rom_M_imag_V_t_empty_n;
  input twid_rom_M_real_V_t_empty_n;
  input ap_rst_n;
  input real_spectrum_hi_buf_M_real_V_i_full_n;
  input ap_done_reg_reg_2;
  input real_spectrum_hi_buf_M_imag_V_i_full_n;
  input ap_sync_reg_channel_write_real_spectrum_hi_buf_M_imag_V;
  input descramble_buf_M_imag_V_1_t_empty_n;
  input descramble_buf_M_imag_V_t_empty_n;
  input descramble_buf_M_real_V_1_t_empty_n;
  input descramble_buf_M_real_V_t_empty_n;
  input reg_valid0;
  input reg_valid0_10;
  input [0:0]\iptr_reg[0] ;
  input [0:0]\iptr_reg[0]_0 ;
  input [15:0]\descramble_buf_M_real_V_load_reg_906_reg[15] ;
  input [15:0]\descramble_buf_M_real_V_1_load_1_reg_913_reg[15] ;
  input [0:0]\trunc_ln1201_1_reg_993_reg[0] ;
  input [15:0]\descramble_buf_M_imag_V_load_reg_876_reg[15] ;
  input [15:0]\descramble_buf_M_imag_V_1_load_1_reg_866_reg[15] ;
  input [0:0]\trunc_ln1201_s_reg_1010_reg[0] ;
  input [0:0]\sub_ln712_3_reg_1086_reg[0] ;
  input [0:0]\sub_ln712_reg_1071_reg[0] ;
  input [0:0]\trunc_ln1201_4_reg_963_reg[0] ;

  wire [15:0]A;
  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [14:0]D;
  wire [0:0]E;
  wire Loop_realfft_be_descramble_proc2_U0_ap_done;
  wire Loop_realfft_be_descramble_proc2_U0_ap_ready;
  wire Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_1_ce0;
  wire Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_ce0;
  wire Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_1_ce0;
  wire Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_ce0;
  wire [1:0]Q;
  wire [0:0]SS;
  wire [0:0]WEA;
  wire \ap_CS_fsm[1]_i_2_n_222 ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [4:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;
  wire ap_done_reg_reg_1;
  wire ap_done_reg_reg_2;
  wire ap_enable_reg_pp0_iter16;
  wire [0:0]ap_enable_reg_pp0_iter16_reg;
  wire [0:0]ap_enable_reg_pp0_iter5_reg;
  wire [0:0]ap_enable_reg_pp0_iter5_reg_0;
  wire ap_enable_reg_pp0_iter5_reg_1;
  wire ap_enable_reg_pp0_iter5_reg_2;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_sync_reg_channel_write_real_spectrum_hi_buf_M_imag_V;
  wire \buf_ce0[0]_1 ;
  wire \buf_ce0[0]_3 ;
  wire \buf_ce0[1]_0 ;
  wire \buf_ce0[1]_2 ;
  wire [15:0]\descramble_buf_M_imag_V_1_load_1_reg_866_reg[15] ;
  wire [15:0]descramble_buf_M_imag_V_1_load_reg_99;
  wire descramble_buf_M_imag_V_1_t_empty_n;
  wire [15:0]\descramble_buf_M_imag_V_load_reg_876_reg[15] ;
  wire descramble_buf_M_imag_V_t_empty_n;
  wire [15:0]\descramble_buf_M_real_V_1_load_1_reg_913_reg[15] ;
  wire [15:0]descramble_buf_M_real_V_1_load_reg_94;
  wire descramble_buf_M_real_V_1_t_empty_n;
  wire [15:0]\descramble_buf_M_real_V_load_reg_906_reg[15] ;
  wire descramble_buf_M_real_V_t_empty_n;
  wire grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg;
  wire grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_n_273;
  wire grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_n_300;
  wire grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_n_307;
  wire [7:0]\i_2_reg_814_pp0_iter3_reg_reg[7] ;
  wire icmp_ln88_fu_215_p2__7;
  wire icmp_ln92_reg_883_pp0_iter12_reg;
  wire [31:0]in;
  wire [0:0]\iptr_reg[0] ;
  wire [0:0]\iptr_reg[0]_0 ;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire p_0_in__0;
  wire p_0_in__0_9;
  wire pop_buf;
  wire pop_buf_4;
  wire pop_buf_5;
  wire pop_buf_6;
  wire pop_buf_7;
  wire pop_buf_8;
  wire ram_reg;
  wire [0:0]ram_reg_0;
  wire [0:0]ram_reg_1;
  wire ram_reg_2;
  wire [0:0]ram_reg_3;
  wire ram_reg_i_11_n_222;
  wire real_spectrum_hi_buf_M_imag_V_i_full_n;
  wire real_spectrum_hi_buf_M_real_V_i_full_n;
  wire real_spectrum_lo_i_empty_n;
  wire real_spectrum_lo_i_full_n;
  wire reg_valid0;
  wire reg_valid0_10;
  wire [15:0]\select_ln1201_4_reg_1166_reg[15] ;
  wire [15:0]\select_ln1201_5_reg_1171_reg[15] ;
  wire shiftReg_ce;
  wire start_once_reg;
  wire start_once_reg_reg_0;
  wire [0:0]\sub_ln712_3_reg_1086_reg[0] ;
  wire [7:0]\sub_ln712_4_reg_834_reg[7] ;
  wire [0:0]\sub_ln712_reg_1071_reg[0] ;
  wire tmp_2_reg_928;
  wire tmp_reg_953;
  wire [0:0]\trunc_ln1201_1_reg_993_reg[0] ;
  wire [0:0]trunc_ln1201_3_reg_978;
  wire [0:0]\trunc_ln1201_4_reg_963_reg[0] ;
  wire [0:0]\trunc_ln1201_s_reg_1010_reg[0] ;
  wire twid_rom_M_imag_V_t_empty_n;
  wire twid_rom_M_real_V_t_empty_n;
  wire [7:0]\zext_ln712_reg_839_pp0_iter2_reg_reg[7] ;
  wire [7:0]\zext_ln90_reg_851_reg[7] ;

  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(ap_CS_fsm_state3),
        .I2(Q[1]),
        .I3(ap_CS_fsm_state4),
        .I4(Q[0]),
        .I5(\ap_CS_fsm[1]_i_2_n_222 ),
        .O(ap_NS_fsm[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(ap_done_reg),
        .I1(start_once_reg_reg_0),
        .O(\ap_CS_fsm[1]_i_2_n_222 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(ap_CS_fsm_state3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(Q[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_n_273),
        .Q(ap_done_reg),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_1_load_reg_99_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\descramble_buf_M_imag_V_1_load_1_reg_866_reg[15] [0]),
        .Q(descramble_buf_M_imag_V_1_load_reg_99[0]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_1_load_reg_99_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\descramble_buf_M_imag_V_1_load_1_reg_866_reg[15] [10]),
        .Q(descramble_buf_M_imag_V_1_load_reg_99[10]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_1_load_reg_99_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\descramble_buf_M_imag_V_1_load_1_reg_866_reg[15] [11]),
        .Q(descramble_buf_M_imag_V_1_load_reg_99[11]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_1_load_reg_99_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\descramble_buf_M_imag_V_1_load_1_reg_866_reg[15] [12]),
        .Q(descramble_buf_M_imag_V_1_load_reg_99[12]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_1_load_reg_99_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\descramble_buf_M_imag_V_1_load_1_reg_866_reg[15] [13]),
        .Q(descramble_buf_M_imag_V_1_load_reg_99[13]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_1_load_reg_99_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\descramble_buf_M_imag_V_1_load_1_reg_866_reg[15] [14]),
        .Q(descramble_buf_M_imag_V_1_load_reg_99[14]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_1_load_reg_99_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\descramble_buf_M_imag_V_1_load_1_reg_866_reg[15] [15]),
        .Q(descramble_buf_M_imag_V_1_load_reg_99[15]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_1_load_reg_99_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\descramble_buf_M_imag_V_1_load_1_reg_866_reg[15] [1]),
        .Q(descramble_buf_M_imag_V_1_load_reg_99[1]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_1_load_reg_99_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\descramble_buf_M_imag_V_1_load_1_reg_866_reg[15] [2]),
        .Q(descramble_buf_M_imag_V_1_load_reg_99[2]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_1_load_reg_99_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\descramble_buf_M_imag_V_1_load_1_reg_866_reg[15] [3]),
        .Q(descramble_buf_M_imag_V_1_load_reg_99[3]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_1_load_reg_99_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\descramble_buf_M_imag_V_1_load_1_reg_866_reg[15] [4]),
        .Q(descramble_buf_M_imag_V_1_load_reg_99[4]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_1_load_reg_99_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\descramble_buf_M_imag_V_1_load_1_reg_866_reg[15] [5]),
        .Q(descramble_buf_M_imag_V_1_load_reg_99[5]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_1_load_reg_99_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\descramble_buf_M_imag_V_1_load_1_reg_866_reg[15] [6]),
        .Q(descramble_buf_M_imag_V_1_load_reg_99[6]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_1_load_reg_99_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\descramble_buf_M_imag_V_1_load_1_reg_866_reg[15] [7]),
        .Q(descramble_buf_M_imag_V_1_load_reg_99[7]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_1_load_reg_99_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\descramble_buf_M_imag_V_1_load_1_reg_866_reg[15] [8]),
        .Q(descramble_buf_M_imag_V_1_load_reg_99[8]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_1_load_reg_99_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\descramble_buf_M_imag_V_1_load_1_reg_866_reg[15] [9]),
        .Q(descramble_buf_M_imag_V_1_load_reg_99[9]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_1_load_reg_94_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\descramble_buf_M_real_V_1_load_1_reg_913_reg[15] [0]),
        .Q(descramble_buf_M_real_V_1_load_reg_94[0]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_1_load_reg_94_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\descramble_buf_M_real_V_1_load_1_reg_913_reg[15] [10]),
        .Q(descramble_buf_M_real_V_1_load_reg_94[10]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_1_load_reg_94_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\descramble_buf_M_real_V_1_load_1_reg_913_reg[15] [11]),
        .Q(descramble_buf_M_real_V_1_load_reg_94[11]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_1_load_reg_94_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\descramble_buf_M_real_V_1_load_1_reg_913_reg[15] [12]),
        .Q(descramble_buf_M_real_V_1_load_reg_94[12]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_1_load_reg_94_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\descramble_buf_M_real_V_1_load_1_reg_913_reg[15] [13]),
        .Q(descramble_buf_M_real_V_1_load_reg_94[13]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_1_load_reg_94_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\descramble_buf_M_real_V_1_load_1_reg_913_reg[15] [14]),
        .Q(descramble_buf_M_real_V_1_load_reg_94[14]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_1_load_reg_94_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\descramble_buf_M_real_V_1_load_1_reg_913_reg[15] [15]),
        .Q(descramble_buf_M_real_V_1_load_reg_94[15]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_1_load_reg_94_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\descramble_buf_M_real_V_1_load_1_reg_913_reg[15] [1]),
        .Q(descramble_buf_M_real_V_1_load_reg_94[1]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_1_load_reg_94_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\descramble_buf_M_real_V_1_load_1_reg_913_reg[15] [2]),
        .Q(descramble_buf_M_real_V_1_load_reg_94[2]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_1_load_reg_94_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\descramble_buf_M_real_V_1_load_1_reg_913_reg[15] [3]),
        .Q(descramble_buf_M_real_V_1_load_reg_94[3]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_1_load_reg_94_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\descramble_buf_M_real_V_1_load_1_reg_913_reg[15] [4]),
        .Q(descramble_buf_M_real_V_1_load_reg_94[4]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_1_load_reg_94_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\descramble_buf_M_real_V_1_load_1_reg_913_reg[15] [5]),
        .Q(descramble_buf_M_real_V_1_load_reg_94[5]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_1_load_reg_94_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\descramble_buf_M_real_V_1_load_1_reg_913_reg[15] [6]),
        .Q(descramble_buf_M_real_V_1_load_reg_94[6]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_1_load_reg_94_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\descramble_buf_M_real_V_1_load_1_reg_913_reg[15] [7]),
        .Q(descramble_buf_M_real_V_1_load_reg_94[7]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_1_load_reg_94_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\descramble_buf_M_real_V_1_load_1_reg_913_reg[15] [8]),
        .Q(descramble_buf_M_real_V_1_load_reg_94[8]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_1_load_reg_94_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\descramble_buf_M_real_V_1_load_1_reg_913_reg[15] [9]),
        .Q(descramble_buf_M_real_V_1_load_reg_94[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .E(E),
        .Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_1_ce0(Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_1_ce0),
        .Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_ce0(Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_ce0),
        .Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_1_ce0(Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_1_ce0),
        .Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_ce0(Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_ce0),
        .Q({Q[1],ap_CS_fsm_state4,Q[0]}),
        .SS(SS),
        .WEA(WEA),
        .\add_ln88_reg_824_reg[5]_0 (icmp_ln88_fu_215_p2__7),
        .\ap_CS_fsm_reg[0] (ap_done_reg),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_done_cache_reg({ap_NS_fsm[4],ap_NS_fsm[0]}),
        .ap_done_cache_reg_0(Loop_realfft_be_descramble_proc2_U0_ap_ready),
        .ap_done_reg_reg(ap_done_reg_reg_0),
        .ap_done_reg_reg_0(ap_done_reg_reg_1),
        .ap_done_reg_reg_1(ap_done_reg_reg_2),
        .ap_enable_reg_pp0_iter16_reg_0(ap_enable_reg_pp0_iter16),
        .ap_enable_reg_pp0_iter16_reg_1(ap_enable_reg_pp0_iter16_reg),
        .ap_enable_reg_pp0_iter5_reg_0(ap_enable_reg_pp0_iter5_reg),
        .ap_enable_reg_pp0_iter5_reg_1(ap_enable_reg_pp0_iter5_reg_0),
        .ap_enable_reg_pp0_iter5_reg_2(ap_enable_reg_pp0_iter5_reg_1),
        .ap_enable_reg_pp0_iter5_reg_3(ap_enable_reg_pp0_iter5_reg_2),
        .ap_loop_exit_ready_pp0_iter15_reg_reg_0(Loop_realfft_be_descramble_proc2_U0_ap_done),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_n_273),
        .ap_rst_n_1(ap_rst_n_0),
        .ap_rst_n_2(ap_rst_n_1),
        .ap_sync_reg_channel_write_real_spectrum_hi_buf_M_imag_V(ap_sync_reg_channel_write_real_spectrum_hi_buf_M_imag_V),
        .\buf_ce0[0]_1 (\buf_ce0[0]_1 ),
        .\buf_ce0[0]_3 (\buf_ce0[0]_3 ),
        .\buf_ce0[1]_0 (\buf_ce0[1]_0 ),
        .\buf_ce0[1]_2 (\buf_ce0[1]_2 ),
        .\descramble_buf_M_imag_V_1_load_1_reg_866_reg[15]_0 (\descramble_buf_M_imag_V_1_load_1_reg_866_reg[15] ),
        .descramble_buf_M_imag_V_1_t_empty_n(descramble_buf_M_imag_V_1_t_empty_n),
        .\descramble_buf_M_imag_V_load_reg_876_reg[15]_0 (\descramble_buf_M_imag_V_load_reg_876_reg[15] ),
        .descramble_buf_M_imag_V_t_empty_n(descramble_buf_M_imag_V_t_empty_n),
        .\descramble_buf_M_real_V_1_load_1_reg_913_reg[15]_0 (\descramble_buf_M_real_V_1_load_1_reg_913_reg[15] ),
        .descramble_buf_M_real_V_1_t_empty_n(descramble_buf_M_real_V_1_t_empty_n),
        .\descramble_buf_M_real_V_load_reg_906_reg[15]_0 (\descramble_buf_M_real_V_load_reg_906_reg[15] ),
        .descramble_buf_M_real_V_t_empty_n(descramble_buf_M_real_V_t_empty_n),
        .grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg),
        .grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg_reg(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_n_307),
        .\i_2_reg_814_pp0_iter3_reg_reg[7]_0 (\i_2_reg_814_pp0_iter3_reg_reg[7] ),
        .icmp_ln92_reg_883_pp0_iter12_reg(icmp_ln92_reg_883_pp0_iter12_reg),
        .in(in),
        .\iptr_reg[0] (\iptr_reg[0] ),
        .\iptr_reg[0]_0 (\iptr_reg[0]_0 ),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0] (\ap_CS_fsm_reg[4]_0 ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_1 (\mOutPtr_reg[0]_0 ),
        .p_0_in__0(p_0_in__0),
        .p_0_in__0_9(p_0_in__0_9),
        .pop_buf(pop_buf),
        .pop_buf_4(pop_buf_4),
        .pop_buf_5(pop_buf_5),
        .pop_buf_6(pop_buf_6),
        .pop_buf_7(pop_buf_7),
        .pop_buf_8(pop_buf_8),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_2(ram_reg_2),
        .ram_reg_3(ram_reg_3),
        .ram_reg_4(ram_reg_i_11_n_222),
        .real_spectrum_hi_buf_M_imag_V_i_full_n(real_spectrum_hi_buf_M_imag_V_i_full_n),
        .real_spectrum_hi_buf_M_real_V_i_full_n(real_spectrum_hi_buf_M_real_V_i_full_n),
        .real_spectrum_lo_i_empty_n(real_spectrum_lo_i_empty_n),
        .real_spectrum_lo_i_full_n(real_spectrum_lo_i_full_n),
        .reg_valid0(reg_valid0),
        .reg_valid0_10(reg_valid0_10),
        .\select_ln1201_4_reg_1166_reg[15]_0 (\select_ln1201_4_reg_1166_reg[15] ),
        .\select_ln1201_5_reg_1171_reg[15]_0 (\select_ln1201_5_reg_1171_reg[15] ),
        .shiftReg_ce(shiftReg_ce),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_n_300),
        .start_once_reg_reg_0(start_once_reg_reg_0),
        .\sub_ln712_3_reg_1086_reg[0]_0 (\sub_ln712_3_reg_1086_reg[0] ),
        .\sub_ln712_4_reg_834_reg[7]_0 (\sub_ln712_4_reg_834_reg[7] ),
        .\sub_ln712_reg_1071_reg[0]_0 (\sub_ln712_reg_1071_reg[0] ),
        .tmp_2_reg_928(tmp_2_reg_928),
        .\tmp_7_reg_1126_reg[0]_0 (descramble_buf_M_real_V_1_load_reg_94),
        .\tmp_8_reg_1141_reg[0]_0 (descramble_buf_M_imag_V_1_load_reg_99),
        .tmp_reg_953(tmp_reg_953),
        .\trunc_ln1201_1_reg_993_reg[0]_0 (\trunc_ln1201_1_reg_993_reg[0] ),
        .trunc_ln1201_3_reg_978(trunc_ln1201_3_reg_978),
        .\trunc_ln1201_4_reg_963_reg[0]_0 (\trunc_ln1201_4_reg_963_reg[0] ),
        .\trunc_ln1201_s_reg_1010_reg[0]_0 (\trunc_ln1201_s_reg_1010_reg[0] ),
        .twid_rom_M_imag_V_t_empty_n(twid_rom_M_imag_V_t_empty_n),
        .twid_rom_M_real_V_t_empty_n(twid_rom_M_real_V_t_empty_n),
        .\zext_ln712_reg_839_pp0_iter2_reg_reg[7]_0 (\zext_ln712_reg_839_pp0_iter2_reg_reg[7] ),
        .\zext_ln90_reg_851_reg[7]_0 (\zext_ln90_reg_851_reg[7] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_n_307),
        .Q(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg),
        .R(SS));
  LUT2 #(
    .INIT(4'h7)) 
    \mOutPtr[3]_i_3 
       (.I0(Q[1]),
        .I1(ap_block_pp0_stage0_subdone),
        .O(\ap_CS_fsm_reg[4]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF40)) 
    ram_reg_i_11
       (.I0(ap_done_reg),
        .I1(start_once_reg_reg_0),
        .I2(Q[0]),
        .I3(ap_CS_fsm_state3),
        .I4(ap_CS_fsm_state2),
        .O(ram_reg_i_11_n_222));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_n_300),
        .Q(start_once_reg),
        .R(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble
   (ap_enable_reg_pp0_iter16_reg_0,
    tmp_reg_953,
    icmp_ln92_reg_883_pp0_iter12_reg,
    tmp_2_reg_928,
    ADDRBWRADDR,
    \zext_ln90_reg_851_reg[7]_0 ,
    trunc_ln1201_3_reg_978,
    ADDRARDADDR,
    \i_2_reg_814_pp0_iter3_reg_reg[7]_0 ,
    \buf_ce0[1]_0 ,
    \buf_ce0[0]_1 ,
    \buf_ce0[1]_2 ,
    \buf_ce0[0]_3 ,
    shiftReg_ce,
    ap_enable_reg_pp0_iter16_reg_1,
    mOutPtr110_out,
    Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_1_ce0,
    Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_1_ce0,
    ap_done_cache_reg,
    ap_done_cache_reg_0,
    pop_buf,
    pop_buf_4,
    ap_rst_n_0,
    ap_loop_exit_ready_pp0_iter15_reg_reg_0,
    pop_buf_5,
    pop_buf_6,
    pop_buf_7,
    pop_buf_8,
    ap_enable_reg_pp0_iter5_reg_0,
    ap_enable_reg_pp0_iter5_reg_1,
    Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_ce0,
    Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_ce0,
    \add_ln88_reg_824_reg[5]_0 ,
    \zext_ln712_reg_839_pp0_iter2_reg_reg[7]_0 ,
    \sub_ln712_4_reg_834_reg[7]_0 ,
    start_once_reg_reg,
    ap_rst_n_1,
    ap_rst_n_2,
    ap_done_reg_reg,
    ap_done_reg_reg_0,
    ap_enable_reg_pp0_iter5_reg_2,
    ap_enable_reg_pp0_iter5_reg_3,
    grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg_reg,
    in,
    \select_ln1201_4_reg_1166_reg[15]_0 ,
    \select_ln1201_5_reg_1171_reg[15]_0 ,
    SS,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    D,
    A,
    E,
    p_0_in__0,
    WEA,
    ram_reg,
    ram_reg_0,
    p_0_in__0_9,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    Q,
    real_spectrum_lo_i_full_n,
    \mOutPtr_reg[0] ,
    real_spectrum_lo_i_empty_n,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    ram_reg_4,
    \ap_CS_fsm_reg[0] ,
    start_once_reg_reg_0,
    grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg,
    twid_rom_M_imag_V_t_empty_n,
    twid_rom_M_real_V_t_empty_n,
    ap_rst_n,
    real_spectrum_hi_buf_M_real_V_i_full_n,
    ap_done_reg_reg_1,
    real_spectrum_hi_buf_M_imag_V_i_full_n,
    ap_sync_reg_channel_write_real_spectrum_hi_buf_M_imag_V,
    descramble_buf_M_imag_V_1_t_empty_n,
    descramble_buf_M_imag_V_t_empty_n,
    descramble_buf_M_real_V_1_t_empty_n,
    descramble_buf_M_real_V_t_empty_n,
    reg_valid0,
    reg_valid0_10,
    start_once_reg,
    \iptr_reg[0] ,
    \iptr_reg[0]_0 ,
    \descramble_buf_M_real_V_load_reg_906_reg[15]_0 ,
    \descramble_buf_M_real_V_1_load_1_reg_913_reg[15]_0 ,
    \trunc_ln1201_1_reg_993_reg[0]_0 ,
    \descramble_buf_M_imag_V_load_reg_876_reg[15]_0 ,
    \descramble_buf_M_imag_V_1_load_1_reg_866_reg[15]_0 ,
    \trunc_ln1201_s_reg_1010_reg[0]_0 ,
    \sub_ln712_3_reg_1086_reg[0]_0 ,
    \sub_ln712_reg_1071_reg[0]_0 ,
    \trunc_ln1201_4_reg_963_reg[0]_0 ,
    \tmp_7_reg_1126_reg[0]_0 ,
    \tmp_8_reg_1141_reg[0]_0 );
  output ap_enable_reg_pp0_iter16_reg_0;
  output tmp_reg_953;
  output icmp_ln92_reg_883_pp0_iter12_reg;
  output tmp_2_reg_928;
  output [7:0]ADDRBWRADDR;
  output [7:0]\zext_ln90_reg_851_reg[7]_0 ;
  output [0:0]trunc_ln1201_3_reg_978;
  output [7:0]ADDRARDADDR;
  output [7:0]\i_2_reg_814_pp0_iter3_reg_reg[7]_0 ;
  output \buf_ce0[1]_0 ;
  output \buf_ce0[0]_1 ;
  output \buf_ce0[1]_2 ;
  output \buf_ce0[0]_3 ;
  output shiftReg_ce;
  output [0:0]ap_enable_reg_pp0_iter16_reg_1;
  output mOutPtr110_out;
  output Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_1_ce0;
  output Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_1_ce0;
  output [1:0]ap_done_cache_reg;
  output ap_done_cache_reg_0;
  output pop_buf;
  output pop_buf_4;
  output ap_rst_n_0;
  output ap_loop_exit_ready_pp0_iter15_reg_reg_0;
  output pop_buf_5;
  output pop_buf_6;
  output pop_buf_7;
  output pop_buf_8;
  output [0:0]ap_enable_reg_pp0_iter5_reg_0;
  output [0:0]ap_enable_reg_pp0_iter5_reg_1;
  output Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_ce0;
  output Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_ce0;
  output \add_ln88_reg_824_reg[5]_0 ;
  output [7:0]\zext_ln712_reg_839_pp0_iter2_reg_reg[7]_0 ;
  output [7:0]\sub_ln712_4_reg_834_reg[7]_0 ;
  output start_once_reg_reg;
  output ap_rst_n_1;
  output ap_rst_n_2;
  output ap_done_reg_reg;
  output ap_done_reg_reg_0;
  output ap_enable_reg_pp0_iter5_reg_2;
  output ap_enable_reg_pp0_iter5_reg_3;
  output grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg_reg;
  output [31:0]in;
  output [15:0]\select_ln1201_4_reg_1166_reg[15]_0 ;
  output [15:0]\select_ln1201_5_reg_1171_reg[15]_0 ;
  input [0:0]SS;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [14:0]D;
  input [15:0]A;
  input [0:0]E;
  input p_0_in__0;
  input [0:0]WEA;
  input ram_reg;
  input [0:0]ram_reg_0;
  input p_0_in__0_9;
  input [0:0]ram_reg_1;
  input ram_reg_2;
  input [0:0]ram_reg_3;
  input [2:0]Q;
  input real_spectrum_lo_i_full_n;
  input \mOutPtr_reg[0] ;
  input real_spectrum_lo_i_empty_n;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input ram_reg_4;
  input \ap_CS_fsm_reg[0] ;
  input start_once_reg_reg_0;
  input grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg;
  input twid_rom_M_imag_V_t_empty_n;
  input twid_rom_M_real_V_t_empty_n;
  input ap_rst_n;
  input real_spectrum_hi_buf_M_real_V_i_full_n;
  input ap_done_reg_reg_1;
  input real_spectrum_hi_buf_M_imag_V_i_full_n;
  input ap_sync_reg_channel_write_real_spectrum_hi_buf_M_imag_V;
  input descramble_buf_M_imag_V_1_t_empty_n;
  input descramble_buf_M_imag_V_t_empty_n;
  input descramble_buf_M_real_V_1_t_empty_n;
  input descramble_buf_M_real_V_t_empty_n;
  input reg_valid0;
  input reg_valid0_10;
  input start_once_reg;
  input [0:0]\iptr_reg[0] ;
  input [0:0]\iptr_reg[0]_0 ;
  input [15:0]\descramble_buf_M_real_V_load_reg_906_reg[15]_0 ;
  input [15:0]\descramble_buf_M_real_V_1_load_1_reg_913_reg[15]_0 ;
  input [0:0]\trunc_ln1201_1_reg_993_reg[0]_0 ;
  input [15:0]\descramble_buf_M_imag_V_load_reg_876_reg[15]_0 ;
  input [15:0]\descramble_buf_M_imag_V_1_load_1_reg_866_reg[15]_0 ;
  input [0:0]\trunc_ln1201_s_reg_1010_reg[0]_0 ;
  input [0:0]\sub_ln712_3_reg_1086_reg[0]_0 ;
  input [0:0]\sub_ln712_reg_1071_reg[0]_0 ;
  input [0:0]\trunc_ln1201_4_reg_963_reg[0]_0 ;
  input [15:0]\tmp_7_reg_1126_reg[0]_0 ;
  input [15:0]\tmp_8_reg_1141_reg[0]_0 ;

  wire [15:0]A;
  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [14:0]D;
  wire [0:0]E;
  wire Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_1_ce0;
  wire Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_ce0;
  wire Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_1_ce0;
  wire Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_ce0;
  wire [2:0]Q;
  wire [0:0]SS;
  wire [0:0]WEA;
  wire [15:0]add_ln712_fu_508_p2;
  wire add_ln712_fu_508_p2_carry__0_i_1_n_222;
  wire add_ln712_fu_508_p2_carry__0_i_2_n_222;
  wire add_ln712_fu_508_p2_carry__0_i_3_n_222;
  wire add_ln712_fu_508_p2_carry__0_i_4_n_222;
  wire add_ln712_fu_508_p2_carry__0_n_222;
  wire add_ln712_fu_508_p2_carry__0_n_223;
  wire add_ln712_fu_508_p2_carry__0_n_224;
  wire add_ln712_fu_508_p2_carry__0_n_225;
  wire add_ln712_fu_508_p2_carry__1_i_1_n_222;
  wire add_ln712_fu_508_p2_carry__1_i_2_n_222;
  wire add_ln712_fu_508_p2_carry__1_i_3_n_222;
  wire add_ln712_fu_508_p2_carry__1_i_4_n_222;
  wire add_ln712_fu_508_p2_carry__1_n_222;
  wire add_ln712_fu_508_p2_carry__1_n_223;
  wire add_ln712_fu_508_p2_carry__1_n_224;
  wire add_ln712_fu_508_p2_carry__1_n_225;
  wire add_ln712_fu_508_p2_carry__2_i_1_n_222;
  wire add_ln712_fu_508_p2_carry__2_i_2_n_222;
  wire add_ln712_fu_508_p2_carry__2_i_3_n_222;
  wire add_ln712_fu_508_p2_carry__2_i_4_n_222;
  wire add_ln712_fu_508_p2_carry__2_n_223;
  wire add_ln712_fu_508_p2_carry__2_n_224;
  wire add_ln712_fu_508_p2_carry__2_n_225;
  wire add_ln712_fu_508_p2_carry_i_1_n_222;
  wire add_ln712_fu_508_p2_carry_i_2_n_222;
  wire add_ln712_fu_508_p2_carry_i_3_n_222;
  wire add_ln712_fu_508_p2_carry_i_4_n_222;
  wire add_ln712_fu_508_p2_carry_n_222;
  wire add_ln712_fu_508_p2_carry_n_223;
  wire add_ln712_fu_508_p2_carry_n_224;
  wire add_ln712_fu_508_p2_carry_n_225;
  wire [15:0]add_ln712_reg_1066;
  wire [8:0]add_ln88_fu_221_p2;
  wire [8:0]add_ln88_reg_824;
  wire \add_ln88_reg_824_reg[5]_0 ;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [1:0]ap_done_cache_reg;
  wire ap_done_cache_reg_0;
  wire ap_done_reg_reg;
  wire ap_done_reg_reg_0;
  wire ap_done_reg_reg_1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter12;
  wire ap_enable_reg_pp0_iter13;
  wire ap_enable_reg_pp0_iter14;
  wire ap_enable_reg_pp0_iter15;
  wire ap_enable_reg_pp0_iter16_reg_0;
  wire [0:0]ap_enable_reg_pp0_iter16_reg_1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire [0:0]ap_enable_reg_pp0_iter5_reg_0;
  wire [0:0]ap_enable_reg_pp0_iter5_reg_1;
  wire ap_enable_reg_pp0_iter5_reg_2;
  wire ap_enable_reg_pp0_iter5_reg_3;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire ap_loop_exit_ready_pp0_iter14_reg_reg_srl14_n_222;
  wire ap_loop_exit_ready_pp0_iter15_reg;
  wire ap_loop_exit_ready_pp0_iter15_reg_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_2;
  wire ap_sync_reg_channel_write_real_spectrum_hi_buf_M_imag_V;
  wire \buf_ce0[0]_1 ;
  wire \buf_ce0[0]_3 ;
  wire \buf_ce0[1]_0 ;
  wire \buf_ce0[1]_2 ;
  wire [15:0]descramble_buf_M_imag_V_1_load_1_reg_866;
  wire [15:0]\descramble_buf_M_imag_V_1_load_1_reg_866_reg[15]_0 ;
  wire descramble_buf_M_imag_V_1_t_empty_n;
  wire [15:0]descramble_buf_M_imag_V_load_reg_876;
  wire \descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[0]_srl7_n_222 ;
  wire \descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[10]_srl7_n_222 ;
  wire \descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[11]_srl7_n_222 ;
  wire \descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[12]_srl7_n_222 ;
  wire \descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[13]_srl7_n_222 ;
  wire \descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[14]_srl7_n_222 ;
  wire \descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[15]_srl7_n_222 ;
  wire \descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[1]_srl7_n_222 ;
  wire \descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[2]_srl7_n_222 ;
  wire \descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[3]_srl7_n_222 ;
  wire \descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[4]_srl7_n_222 ;
  wire \descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[5]_srl7_n_222 ;
  wire \descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[6]_srl7_n_222 ;
  wire \descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[7]_srl7_n_222 ;
  wire \descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[8]_srl7_n_222 ;
  wire \descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[9]_srl7_n_222 ;
  wire [15:0]descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg;
  wire [15:0]\descramble_buf_M_imag_V_load_reg_876_reg[15]_0 ;
  wire descramble_buf_M_imag_V_t_empty_n;
  wire [15:0]descramble_buf_M_real_V_1_load_1_reg_913;
  wire [15:0]\descramble_buf_M_real_V_1_load_1_reg_913_reg[15]_0 ;
  wire descramble_buf_M_real_V_1_t_empty_n;
  wire [15:0]descramble_buf_M_real_V_load_reg_906;
  wire \descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[0]_srl6_n_222 ;
  wire \descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[10]_srl6_n_222 ;
  wire \descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[11]_srl6_n_222 ;
  wire \descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[12]_srl6_n_222 ;
  wire \descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[13]_srl6_n_222 ;
  wire \descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[14]_srl6_n_222 ;
  wire \descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[15]_srl6_n_222 ;
  wire \descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[1]_srl6_n_222 ;
  wire \descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[2]_srl6_n_222 ;
  wire \descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[3]_srl6_n_222 ;
  wire \descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[4]_srl6_n_222 ;
  wire \descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[5]_srl6_n_222 ;
  wire \descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[6]_srl6_n_222 ;
  wire \descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[7]_srl6_n_222 ;
  wire \descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[8]_srl6_n_222 ;
  wire \descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[9]_srl6_n_222 ;
  wire [15:0]descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg;
  wire [15:0]\descramble_buf_M_real_V_load_reg_906_reg[15]_0 ;
  wire descramble_buf_M_real_V_t_empty_n;
  wire [14:0]f_M_imag_V_fu_435_p3;
  wire \f_M_imag_V_reg_998_pp0_iter11_reg_reg[0]_srl5_n_222 ;
  wire \f_M_imag_V_reg_998_pp0_iter11_reg_reg[10]_srl5_n_222 ;
  wire \f_M_imag_V_reg_998_pp0_iter11_reg_reg[11]_srl5_n_222 ;
  wire \f_M_imag_V_reg_998_pp0_iter11_reg_reg[12]_srl5_i_2_n_222 ;
  wire \f_M_imag_V_reg_998_pp0_iter11_reg_reg[12]_srl5_i_2_n_223 ;
  wire \f_M_imag_V_reg_998_pp0_iter11_reg_reg[12]_srl5_i_2_n_224 ;
  wire \f_M_imag_V_reg_998_pp0_iter11_reg_reg[12]_srl5_i_2_n_225 ;
  wire \f_M_imag_V_reg_998_pp0_iter11_reg_reg[12]_srl5_i_3_n_222 ;
  wire \f_M_imag_V_reg_998_pp0_iter11_reg_reg[12]_srl5_i_4_n_222 ;
  wire \f_M_imag_V_reg_998_pp0_iter11_reg_reg[12]_srl5_i_5_n_222 ;
  wire \f_M_imag_V_reg_998_pp0_iter11_reg_reg[12]_srl5_i_6_n_222 ;
  wire \f_M_imag_V_reg_998_pp0_iter11_reg_reg[12]_srl5_n_222 ;
  wire \f_M_imag_V_reg_998_pp0_iter11_reg_reg[13]_srl5_n_222 ;
  wire \f_M_imag_V_reg_998_pp0_iter11_reg_reg[14]_srl5_n_222 ;
  wire \f_M_imag_V_reg_998_pp0_iter11_reg_reg[15]_srl5_i_1_n_222 ;
  wire \f_M_imag_V_reg_998_pp0_iter11_reg_reg[15]_srl5_i_2_n_224 ;
  wire \f_M_imag_V_reg_998_pp0_iter11_reg_reg[15]_srl5_i_2_n_225 ;
  wire \f_M_imag_V_reg_998_pp0_iter11_reg_reg[15]_srl5_i_3_n_222 ;
  wire \f_M_imag_V_reg_998_pp0_iter11_reg_reg[15]_srl5_i_4_n_222 ;
  wire \f_M_imag_V_reg_998_pp0_iter11_reg_reg[15]_srl5_i_5_n_222 ;
  wire \f_M_imag_V_reg_998_pp0_iter11_reg_reg[15]_srl5_n_222 ;
  wire \f_M_imag_V_reg_998_pp0_iter11_reg_reg[1]_srl5_n_222 ;
  wire \f_M_imag_V_reg_998_pp0_iter11_reg_reg[2]_srl5_n_222 ;
  wire \f_M_imag_V_reg_998_pp0_iter11_reg_reg[3]_srl5_n_222 ;
  wire \f_M_imag_V_reg_998_pp0_iter11_reg_reg[4]_srl5_i_2_n_222 ;
  wire \f_M_imag_V_reg_998_pp0_iter11_reg_reg[4]_srl5_i_2_n_223 ;
  wire \f_M_imag_V_reg_998_pp0_iter11_reg_reg[4]_srl5_i_2_n_224 ;
  wire \f_M_imag_V_reg_998_pp0_iter11_reg_reg[4]_srl5_i_2_n_225 ;
  wire \f_M_imag_V_reg_998_pp0_iter11_reg_reg[4]_srl5_i_3_n_222 ;
  wire \f_M_imag_V_reg_998_pp0_iter11_reg_reg[4]_srl5_i_4_n_222 ;
  wire \f_M_imag_V_reg_998_pp0_iter11_reg_reg[4]_srl5_i_5_n_222 ;
  wire \f_M_imag_V_reg_998_pp0_iter11_reg_reg[4]_srl5_i_6_n_222 ;
  wire \f_M_imag_V_reg_998_pp0_iter11_reg_reg[4]_srl5_i_7_n_222 ;
  wire \f_M_imag_V_reg_998_pp0_iter11_reg_reg[4]_srl5_n_222 ;
  wire \f_M_imag_V_reg_998_pp0_iter11_reg_reg[5]_srl5_n_222 ;
  wire \f_M_imag_V_reg_998_pp0_iter11_reg_reg[6]_srl5_n_222 ;
  wire \f_M_imag_V_reg_998_pp0_iter11_reg_reg[7]_srl5_n_222 ;
  wire \f_M_imag_V_reg_998_pp0_iter11_reg_reg[8]_srl5_i_2_n_222 ;
  wire \f_M_imag_V_reg_998_pp0_iter11_reg_reg[8]_srl5_i_2_n_223 ;
  wire \f_M_imag_V_reg_998_pp0_iter11_reg_reg[8]_srl5_i_2_n_224 ;
  wire \f_M_imag_V_reg_998_pp0_iter11_reg_reg[8]_srl5_i_2_n_225 ;
  wire \f_M_imag_V_reg_998_pp0_iter11_reg_reg[8]_srl5_i_3_n_222 ;
  wire \f_M_imag_V_reg_998_pp0_iter11_reg_reg[8]_srl5_i_4_n_222 ;
  wire \f_M_imag_V_reg_998_pp0_iter11_reg_reg[8]_srl5_i_5_n_222 ;
  wire \f_M_imag_V_reg_998_pp0_iter11_reg_reg[8]_srl5_i_6_n_222 ;
  wire \f_M_imag_V_reg_998_pp0_iter11_reg_reg[8]_srl5_n_222 ;
  wire \f_M_imag_V_reg_998_pp0_iter11_reg_reg[9]_srl5_n_222 ;
  wire [15:0]f_M_imag_V_reg_998_pp0_iter12_reg;
  wire [14:0]f_M_real_V_fu_470_p3;
  wire \f_M_real_V_reg_1027_pp0_iter11_reg_reg[0]_srl4_n_222 ;
  wire \f_M_real_V_reg_1027_pp0_iter11_reg_reg[10]_srl4_n_222 ;
  wire \f_M_real_V_reg_1027_pp0_iter11_reg_reg[11]_srl4_n_222 ;
  wire \f_M_real_V_reg_1027_pp0_iter11_reg_reg[12]_srl4_i_2_n_222 ;
  wire \f_M_real_V_reg_1027_pp0_iter11_reg_reg[12]_srl4_i_2_n_223 ;
  wire \f_M_real_V_reg_1027_pp0_iter11_reg_reg[12]_srl4_i_2_n_224 ;
  wire \f_M_real_V_reg_1027_pp0_iter11_reg_reg[12]_srl4_i_2_n_225 ;
  wire \f_M_real_V_reg_1027_pp0_iter11_reg_reg[12]_srl4_i_3_n_222 ;
  wire \f_M_real_V_reg_1027_pp0_iter11_reg_reg[12]_srl4_i_4_n_222 ;
  wire \f_M_real_V_reg_1027_pp0_iter11_reg_reg[12]_srl4_i_5_n_222 ;
  wire \f_M_real_V_reg_1027_pp0_iter11_reg_reg[12]_srl4_i_6_n_222 ;
  wire \f_M_real_V_reg_1027_pp0_iter11_reg_reg[12]_srl4_n_222 ;
  wire \f_M_real_V_reg_1027_pp0_iter11_reg_reg[13]_srl4_n_222 ;
  wire \f_M_real_V_reg_1027_pp0_iter11_reg_reg[14]_srl4_n_222 ;
  wire \f_M_real_V_reg_1027_pp0_iter11_reg_reg[15]_srl4_i_1_n_222 ;
  wire \f_M_real_V_reg_1027_pp0_iter11_reg_reg[15]_srl4_i_2_n_224 ;
  wire \f_M_real_V_reg_1027_pp0_iter11_reg_reg[15]_srl4_i_2_n_225 ;
  wire \f_M_real_V_reg_1027_pp0_iter11_reg_reg[15]_srl4_i_3_n_222 ;
  wire \f_M_real_V_reg_1027_pp0_iter11_reg_reg[15]_srl4_i_4_n_222 ;
  wire \f_M_real_V_reg_1027_pp0_iter11_reg_reg[15]_srl4_i_5_n_222 ;
  wire \f_M_real_V_reg_1027_pp0_iter11_reg_reg[15]_srl4_n_222 ;
  wire \f_M_real_V_reg_1027_pp0_iter11_reg_reg[1]_srl4_n_222 ;
  wire \f_M_real_V_reg_1027_pp0_iter11_reg_reg[2]_srl4_n_222 ;
  wire \f_M_real_V_reg_1027_pp0_iter11_reg_reg[3]_srl4_n_222 ;
  wire \f_M_real_V_reg_1027_pp0_iter11_reg_reg[4]_srl4_i_2_n_222 ;
  wire \f_M_real_V_reg_1027_pp0_iter11_reg_reg[4]_srl4_i_2_n_223 ;
  wire \f_M_real_V_reg_1027_pp0_iter11_reg_reg[4]_srl4_i_2_n_224 ;
  wire \f_M_real_V_reg_1027_pp0_iter11_reg_reg[4]_srl4_i_2_n_225 ;
  wire \f_M_real_V_reg_1027_pp0_iter11_reg_reg[4]_srl4_i_3_n_222 ;
  wire \f_M_real_V_reg_1027_pp0_iter11_reg_reg[4]_srl4_i_4_n_222 ;
  wire \f_M_real_V_reg_1027_pp0_iter11_reg_reg[4]_srl4_i_5_n_222 ;
  wire \f_M_real_V_reg_1027_pp0_iter11_reg_reg[4]_srl4_i_6_n_222 ;
  wire \f_M_real_V_reg_1027_pp0_iter11_reg_reg[4]_srl4_i_7_n_222 ;
  wire \f_M_real_V_reg_1027_pp0_iter11_reg_reg[4]_srl4_n_222 ;
  wire \f_M_real_V_reg_1027_pp0_iter11_reg_reg[5]_srl4_n_222 ;
  wire \f_M_real_V_reg_1027_pp0_iter11_reg_reg[6]_srl4_n_222 ;
  wire \f_M_real_V_reg_1027_pp0_iter11_reg_reg[7]_srl4_n_222 ;
  wire \f_M_real_V_reg_1027_pp0_iter11_reg_reg[8]_srl4_i_2_n_222 ;
  wire \f_M_real_V_reg_1027_pp0_iter11_reg_reg[8]_srl4_i_2_n_223 ;
  wire \f_M_real_V_reg_1027_pp0_iter11_reg_reg[8]_srl4_i_2_n_224 ;
  wire \f_M_real_V_reg_1027_pp0_iter11_reg_reg[8]_srl4_i_2_n_225 ;
  wire \f_M_real_V_reg_1027_pp0_iter11_reg_reg[8]_srl4_i_3_n_222 ;
  wire \f_M_real_V_reg_1027_pp0_iter11_reg_reg[8]_srl4_i_4_n_222 ;
  wire \f_M_real_V_reg_1027_pp0_iter11_reg_reg[8]_srl4_i_5_n_222 ;
  wire \f_M_real_V_reg_1027_pp0_iter11_reg_reg[8]_srl4_i_6_n_222 ;
  wire \f_M_real_V_reg_1027_pp0_iter11_reg_reg[8]_srl4_n_222 ;
  wire \f_M_real_V_reg_1027_pp0_iter11_reg_reg[9]_srl4_n_222 ;
  wire [15:0]f_M_real_V_reg_1027_pp0_iter12_reg;
  wire flow_control_loop_pipe_sequential_init_U_n_234;
  wire flow_control_loop_pipe_sequential_init_U_n_235;
  wire flow_control_loop_pipe_sequential_init_U_n_236;
  wire flow_control_loop_pipe_sequential_init_U_n_237;
  wire flow_control_loop_pipe_sequential_init_U_n_238;
  wire flow_control_loop_pipe_sequential_init_U_n_248;
  wire flow_control_loop_pipe_sequential_init_U_n_249;
  wire flow_control_loop_pipe_sequential_init_U_n_250;
  wire flow_control_loop_pipe_sequential_init_U_n_251;
  wire flow_control_loop_pipe_sequential_init_U_n_252;
  wire flow_control_loop_pipe_sequential_init_U_n_253;
  wire flow_control_loop_pipe_sequential_init_U_n_254;
  wire flow_control_loop_pipe_sequential_init_U_n_255;
  wire flow_control_loop_pipe_sequential_init_U_n_256;
  wire flow_control_loop_pipe_sequential_init_U_n_257;
  wire flow_control_loop_pipe_sequential_init_U_n_264;
  wire [14:0]g_M_imag_V_fu_481_p3;
  wire [15:0]g_M_real_V_fu_389_p3;
  wire grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_ready;
  wire grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg;
  wire grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg_reg;
  wire \i_2_reg_814_pp0_iter2_reg_reg[0]_srl2_n_222 ;
  wire \i_2_reg_814_pp0_iter2_reg_reg[1]_srl2_n_222 ;
  wire \i_2_reg_814_pp0_iter2_reg_reg[2]_srl2_n_222 ;
  wire \i_2_reg_814_pp0_iter2_reg_reg[3]_srl2_n_222 ;
  wire \i_2_reg_814_pp0_iter2_reg_reg[4]_srl2_n_222 ;
  wire \i_2_reg_814_pp0_iter2_reg_reg[5]_srl2_n_222 ;
  wire \i_2_reg_814_pp0_iter2_reg_reg[6]_srl2_n_222 ;
  wire \i_2_reg_814_pp0_iter2_reg_reg[7]_srl2_n_222 ;
  wire \i_2_reg_814_pp0_iter2_reg_reg[8]_srl2_n_222 ;
  wire [8:8]i_2_reg_814_pp0_iter3_reg;
  wire [7:0]\i_2_reg_814_pp0_iter3_reg_reg[7]_0 ;
  wire [8:0]i_fu_80;
  wire \icmp_ln92_reg_883[0]_i_1_n_222 ;
  wire \icmp_ln92_reg_883[0]_i_2_n_222 ;
  wire \icmp_ln92_reg_883[0]_i_3_n_222 ;
  wire \icmp_ln92_reg_883_pp0_iter11_reg_reg[0]_srl7_n_222 ;
  wire icmp_ln92_reg_883_pp0_iter12_reg;
  wire icmp_ln92_reg_883_pp0_iter13_reg;
  wire \icmp_ln92_reg_883_reg_n_222_[0] ;
  wire [31:0]in;
  wire [0:0]\iptr_reg[0] ;
  wire [0:0]\iptr_reg[0]_0 ;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire mac_muladd_16s_15ns_31s_31_4_1_U11_n_222;
  wire mac_muladd_16s_15ns_31s_31_4_1_U11_n_223;
  wire mac_muladd_16s_15ns_31s_31_4_1_U11_n_224;
  wire mac_muladd_16s_15ns_31s_31_4_1_U11_n_225;
  wire mac_muladd_16s_15ns_31s_31_4_1_U11_n_226;
  wire mac_muladd_16s_15ns_31s_31_4_1_U11_n_227;
  wire mac_muladd_16s_15ns_31s_31_4_1_U11_n_228;
  wire mac_muladd_16s_15ns_31s_31_4_1_U11_n_229;
  wire mac_muladd_16s_15ns_31s_31_4_1_U11_n_230;
  wire mac_muladd_16s_15ns_31s_31_4_1_U11_n_231;
  wire mac_muladd_16s_15ns_31s_31_4_1_U11_n_232;
  wire mac_muladd_16s_15ns_31s_31_4_1_U11_n_233;
  wire mac_muladd_16s_15ns_31s_31_4_1_U11_n_234;
  wire mac_muladd_16s_15ns_31s_31_4_1_U11_n_235;
  wire mac_muladd_16s_15ns_31s_31_4_1_U11_n_236;
  wire mac_muladd_16s_15ns_31s_31_4_1_U11_n_237;
  wire mac_mulsub_16s_16s_31s_31_4_1_U12_n_222;
  wire mac_mulsub_16s_16s_31s_31_4_1_U12_n_223;
  wire mac_mulsub_16s_16s_31s_31_4_1_U12_n_224;
  wire mac_mulsub_16s_16s_31s_31_4_1_U12_n_225;
  wire mac_mulsub_16s_16s_31s_31_4_1_U12_n_226;
  wire mac_mulsub_16s_16s_31s_31_4_1_U12_n_227;
  wire mac_mulsub_16s_16s_31s_31_4_1_U12_n_228;
  wire mac_mulsub_16s_16s_31s_31_4_1_U12_n_229;
  wire mac_mulsub_16s_16s_31s_31_4_1_U12_n_230;
  wire mac_mulsub_16s_16s_31s_31_4_1_U12_n_231;
  wire mac_mulsub_16s_16s_31s_31_4_1_U12_n_232;
  wire mac_mulsub_16s_16s_31s_31_4_1_U12_n_233;
  wire mac_mulsub_16s_16s_31s_31_4_1_U12_n_234;
  wire mac_mulsub_16s_16s_31s_31_4_1_U12_n_235;
  wire mac_mulsub_16s_16s_31s_31_4_1_U12_n_236;
  wire mac_mulsub_16s_16s_31s_31_4_1_U12_n_237;
  wire mac_mulsub_16s_16s_31s_31_4_1_U12_n_238;
  wire mul_mul_16s_15ns_31_4_1_U9_n_222;
  wire mul_mul_16s_15ns_31_4_1_U9_n_223;
  wire mul_mul_16s_15ns_31_4_1_U9_n_224;
  wire mul_mul_16s_15ns_31_4_1_U9_n_225;
  wire mul_mul_16s_15ns_31_4_1_U9_n_226;
  wire mul_mul_16s_15ns_31_4_1_U9_n_227;
  wire mul_mul_16s_15ns_31_4_1_U9_n_228;
  wire mul_mul_16s_15ns_31_4_1_U9_n_229;
  wire mul_mul_16s_15ns_31_4_1_U9_n_230;
  wire mul_mul_16s_15ns_31_4_1_U9_n_231;
  wire mul_mul_16s_15ns_31_4_1_U9_n_232;
  wire mul_mul_16s_15ns_31_4_1_U9_n_233;
  wire mul_mul_16s_15ns_31_4_1_U9_n_234;
  wire mul_mul_16s_15ns_31_4_1_U9_n_235;
  wire mul_mul_16s_15ns_31_4_1_U9_n_236;
  wire mul_mul_16s_15ns_31_4_1_U9_n_237;
  wire mul_mul_16s_15ns_31_4_1_U9_n_238;
  wire mul_mul_16s_15ns_31_4_1_U9_n_239;
  wire mul_mul_16s_15ns_31_4_1_U9_n_240;
  wire mul_mul_16s_15ns_31_4_1_U9_n_241;
  wire mul_mul_16s_15ns_31_4_1_U9_n_242;
  wire mul_mul_16s_15ns_31_4_1_U9_n_243;
  wire mul_mul_16s_15ns_31_4_1_U9_n_244;
  wire mul_mul_16s_15ns_31_4_1_U9_n_245;
  wire mul_mul_16s_15ns_31_4_1_U9_n_246;
  wire mul_mul_16s_15ns_31_4_1_U9_n_247;
  wire mul_mul_16s_15ns_31_4_1_U9_n_248;
  wire mul_mul_16s_15ns_31_4_1_U9_n_249;
  wire mul_mul_16s_15ns_31_4_1_U9_n_250;
  wire mul_mul_16s_15ns_31_4_1_U9_n_251;
  wire mul_mul_16s_15ns_31_4_1_U9_n_252;
  wire mul_mul_16s_16s_31_4_1_U10_n_222;
  wire mul_mul_16s_16s_31_4_1_U10_n_223;
  wire mul_mul_16s_16s_31_4_1_U10_n_224;
  wire mul_mul_16s_16s_31_4_1_U10_n_225;
  wire mul_mul_16s_16s_31_4_1_U10_n_226;
  wire mul_mul_16s_16s_31_4_1_U10_n_227;
  wire mul_mul_16s_16s_31_4_1_U10_n_228;
  wire mul_mul_16s_16s_31_4_1_U10_n_229;
  wire mul_mul_16s_16s_31_4_1_U10_n_230;
  wire mul_mul_16s_16s_31_4_1_U10_n_231;
  wire mul_mul_16s_16s_31_4_1_U10_n_232;
  wire mul_mul_16s_16s_31_4_1_U10_n_233;
  wire mul_mul_16s_16s_31_4_1_U10_n_234;
  wire mul_mul_16s_16s_31_4_1_U10_n_235;
  wire mul_mul_16s_16s_31_4_1_U10_n_236;
  wire mul_mul_16s_16s_31_4_1_U10_n_237;
  wire mul_mul_16s_16s_31_4_1_U10_n_238;
  wire mul_mul_16s_16s_31_4_1_U10_n_239;
  wire mul_mul_16s_16s_31_4_1_U10_n_240;
  wire mul_mul_16s_16s_31_4_1_U10_n_241;
  wire mul_mul_16s_16s_31_4_1_U10_n_242;
  wire mul_mul_16s_16s_31_4_1_U10_n_243;
  wire mul_mul_16s_16s_31_4_1_U10_n_244;
  wire mul_mul_16s_16s_31_4_1_U10_n_245;
  wire mul_mul_16s_16s_31_4_1_U10_n_246;
  wire mul_mul_16s_16s_31_4_1_U10_n_247;
  wire mul_mul_16s_16s_31_4_1_U10_n_248;
  wire mul_mul_16s_16s_31_4_1_U10_n_249;
  wire mul_mul_16s_16s_31_4_1_U10_n_250;
  wire mul_mul_16s_16s_31_4_1_U10_n_251;
  wire mul_mul_16s_16s_31_4_1_U10_n_252;
  wire p_0_in1_in;
  wire p_0_in__0;
  wire p_0_in__0_9;
  wire [15:0]p_r_M_imag_V_1_fu_528_p2;
  wire p_r_M_imag_V_1_fu_528_p2_carry__0_i_1_n_222;
  wire p_r_M_imag_V_1_fu_528_p2_carry__0_i_2_n_222;
  wire p_r_M_imag_V_1_fu_528_p2_carry__0_i_3_n_222;
  wire p_r_M_imag_V_1_fu_528_p2_carry__0_i_4_n_222;
  wire p_r_M_imag_V_1_fu_528_p2_carry__0_n_222;
  wire p_r_M_imag_V_1_fu_528_p2_carry__0_n_223;
  wire p_r_M_imag_V_1_fu_528_p2_carry__0_n_224;
  wire p_r_M_imag_V_1_fu_528_p2_carry__0_n_225;
  wire p_r_M_imag_V_1_fu_528_p2_carry__1_i_1_n_222;
  wire p_r_M_imag_V_1_fu_528_p2_carry__1_i_2_n_222;
  wire p_r_M_imag_V_1_fu_528_p2_carry__1_i_3_n_222;
  wire p_r_M_imag_V_1_fu_528_p2_carry__1_i_4_n_222;
  wire p_r_M_imag_V_1_fu_528_p2_carry__1_n_222;
  wire p_r_M_imag_V_1_fu_528_p2_carry__1_n_223;
  wire p_r_M_imag_V_1_fu_528_p2_carry__1_n_224;
  wire p_r_M_imag_V_1_fu_528_p2_carry__1_n_225;
  wire p_r_M_imag_V_1_fu_528_p2_carry__2_i_1_n_222;
  wire p_r_M_imag_V_1_fu_528_p2_carry__2_i_2_n_222;
  wire p_r_M_imag_V_1_fu_528_p2_carry__2_i_3_n_222;
  wire p_r_M_imag_V_1_fu_528_p2_carry__2_i_4_n_222;
  wire p_r_M_imag_V_1_fu_528_p2_carry__2_n_223;
  wire p_r_M_imag_V_1_fu_528_p2_carry__2_n_224;
  wire p_r_M_imag_V_1_fu_528_p2_carry__2_n_225;
  wire p_r_M_imag_V_1_fu_528_p2_carry_i_1_n_222;
  wire p_r_M_imag_V_1_fu_528_p2_carry_i_2_n_222;
  wire p_r_M_imag_V_1_fu_528_p2_carry_i_3_n_222;
  wire p_r_M_imag_V_1_fu_528_p2_carry_i_4_n_222;
  wire p_r_M_imag_V_1_fu_528_p2_carry_n_222;
  wire p_r_M_imag_V_1_fu_528_p2_carry_n_223;
  wire p_r_M_imag_V_1_fu_528_p2_carry_n_224;
  wire p_r_M_imag_V_1_fu_528_p2_carry_n_225;
  wire [15:0]p_r_M_imag_V_1_reg_1091;
  wire [15:0]p_r_M_real_V_1_fu_520_p2;
  wire p_r_M_real_V_1_fu_520_p2_carry__0_i_1_n_222;
  wire p_r_M_real_V_1_fu_520_p2_carry__0_i_2_n_222;
  wire p_r_M_real_V_1_fu_520_p2_carry__0_i_3_n_222;
  wire p_r_M_real_V_1_fu_520_p2_carry__0_i_4_n_222;
  wire p_r_M_real_V_1_fu_520_p2_carry__0_n_222;
  wire p_r_M_real_V_1_fu_520_p2_carry__0_n_223;
  wire p_r_M_real_V_1_fu_520_p2_carry__0_n_224;
  wire p_r_M_real_V_1_fu_520_p2_carry__0_n_225;
  wire p_r_M_real_V_1_fu_520_p2_carry__1_i_1_n_222;
  wire p_r_M_real_V_1_fu_520_p2_carry__1_i_2_n_222;
  wire p_r_M_real_V_1_fu_520_p2_carry__1_i_3_n_222;
  wire p_r_M_real_V_1_fu_520_p2_carry__1_i_4_n_222;
  wire p_r_M_real_V_1_fu_520_p2_carry__1_n_222;
  wire p_r_M_real_V_1_fu_520_p2_carry__1_n_223;
  wire p_r_M_real_V_1_fu_520_p2_carry__1_n_224;
  wire p_r_M_real_V_1_fu_520_p2_carry__1_n_225;
  wire p_r_M_real_V_1_fu_520_p2_carry__2_i_1_n_222;
  wire p_r_M_real_V_1_fu_520_p2_carry__2_i_2_n_222;
  wire p_r_M_real_V_1_fu_520_p2_carry__2_i_3_n_222;
  wire p_r_M_real_V_1_fu_520_p2_carry__2_i_4_n_222;
  wire p_r_M_real_V_1_fu_520_p2_carry__2_n_223;
  wire p_r_M_real_V_1_fu_520_p2_carry__2_n_224;
  wire p_r_M_real_V_1_fu_520_p2_carry__2_n_225;
  wire p_r_M_real_V_1_fu_520_p2_carry_i_1_n_222;
  wire p_r_M_real_V_1_fu_520_p2_carry_i_2_n_222;
  wire p_r_M_real_V_1_fu_520_p2_carry_i_3_n_222;
  wire p_r_M_real_V_1_fu_520_p2_carry_i_4_n_222;
  wire p_r_M_real_V_1_fu_520_p2_carry_n_222;
  wire p_r_M_real_V_1_fu_520_p2_carry_n_223;
  wire p_r_M_real_V_1_fu_520_p2_carry_n_224;
  wire p_r_M_real_V_1_fu_520_p2_carry_n_225;
  wire [15:0]p_r_M_real_V_1_reg_1081;
  wire [15:0]p_r_V_reg_1054;
  wire p_reg_reg_i_17__0_n_224;
  wire p_reg_reg_i_17__0_n_225;
  wire p_reg_reg_i_18__0_n_222;
  wire p_reg_reg_i_18__0_n_223;
  wire p_reg_reg_i_18__0_n_224;
  wire p_reg_reg_i_18__0_n_225;
  wire p_reg_reg_i_19__0_n_222;
  wire p_reg_reg_i_19__0_n_223;
  wire p_reg_reg_i_19__0_n_224;
  wire p_reg_reg_i_19__0_n_225;
  wire p_reg_reg_i_20__0_n_222;
  wire p_reg_reg_i_20__0_n_223;
  wire p_reg_reg_i_20__0_n_224;
  wire p_reg_reg_i_20__0_n_225;
  wire p_reg_reg_i_21_n_222;
  wire p_reg_reg_i_22_n_222;
  wire p_reg_reg_i_23_n_222;
  wire p_reg_reg_i_24_n_222;
  wire p_reg_reg_i_25_n_222;
  wire p_reg_reg_i_26_n_222;
  wire p_reg_reg_i_27_n_222;
  wire p_reg_reg_i_28_n_222;
  wire p_reg_reg_i_29_n_222;
  wire p_reg_reg_i_30_n_222;
  wire p_reg_reg_i_31_n_222;
  wire p_reg_reg_i_32__0_n_222;
  wire p_reg_reg_i_33__0_n_222;
  wire p_reg_reg_i_34__0_n_222;
  wire p_reg_reg_i_35__0_n_222;
  wire p_reg_reg_i_36__0_n_222;
  wire pop_buf;
  wire pop_buf_4;
  wire pop_buf_5;
  wire pop_buf_6;
  wire pop_buf_7;
  wire pop_buf_8;
  wire [16:1]r_V_5_fu_361_p2;
  wire ram_reg;
  wire [0:0]ram_reg_0;
  wire [0:0]ram_reg_1;
  wire ram_reg_2;
  wire [0:0]ram_reg_3;
  wire ram_reg_4;
  wire real_spectrum_hi_buf_M_imag_V_i_full_n;
  wire real_spectrum_hi_buf_M_real_V_i_full_n;
  wire real_spectrum_lo_i_empty_n;
  wire real_spectrum_lo_i_full_n;
  wire reg_valid0;
  wire reg_valid0_10;
  wire ret_V_6_fu_322_p2_carry__0_i_1_n_222;
  wire ret_V_6_fu_322_p2_carry__0_i_2_n_222;
  wire ret_V_6_fu_322_p2_carry__0_i_3_n_222;
  wire ret_V_6_fu_322_p2_carry__0_i_4_n_222;
  wire ret_V_6_fu_322_p2_carry__0_n_222;
  wire ret_V_6_fu_322_p2_carry__0_n_223;
  wire ret_V_6_fu_322_p2_carry__0_n_224;
  wire ret_V_6_fu_322_p2_carry__0_n_225;
  wire ret_V_6_fu_322_p2_carry__0_n_226;
  wire ret_V_6_fu_322_p2_carry__0_n_227;
  wire ret_V_6_fu_322_p2_carry__0_n_228;
  wire ret_V_6_fu_322_p2_carry__0_n_229;
  wire ret_V_6_fu_322_p2_carry__1_i_1_n_222;
  wire ret_V_6_fu_322_p2_carry__1_i_2_n_222;
  wire ret_V_6_fu_322_p2_carry__1_i_3_n_222;
  wire ret_V_6_fu_322_p2_carry__1_i_4_n_222;
  wire ret_V_6_fu_322_p2_carry__1_n_222;
  wire ret_V_6_fu_322_p2_carry__1_n_223;
  wire ret_V_6_fu_322_p2_carry__1_n_224;
  wire ret_V_6_fu_322_p2_carry__1_n_225;
  wire ret_V_6_fu_322_p2_carry__1_n_226;
  wire ret_V_6_fu_322_p2_carry__1_n_227;
  wire ret_V_6_fu_322_p2_carry__1_n_228;
  wire ret_V_6_fu_322_p2_carry__1_n_229;
  wire ret_V_6_fu_322_p2_carry__2_i_1_n_222;
  wire ret_V_6_fu_322_p2_carry__2_i_2_n_222;
  wire ret_V_6_fu_322_p2_carry__2_i_3_n_222;
  wire ret_V_6_fu_322_p2_carry__2_i_4_n_222;
  wire ret_V_6_fu_322_p2_carry__2_i_5_n_222;
  wire ret_V_6_fu_322_p2_carry__2_n_222;
  wire ret_V_6_fu_322_p2_carry__2_n_223;
  wire ret_V_6_fu_322_p2_carry__2_n_224;
  wire ret_V_6_fu_322_p2_carry__2_n_225;
  wire ret_V_6_fu_322_p2_carry__2_n_226;
  wire ret_V_6_fu_322_p2_carry__2_n_227;
  wire ret_V_6_fu_322_p2_carry__2_n_228;
  wire ret_V_6_fu_322_p2_carry__2_n_229;
  wire ret_V_6_fu_322_p2_carry_i_1_n_222;
  wire ret_V_6_fu_322_p2_carry_i_2_n_222;
  wire ret_V_6_fu_322_p2_carry_i_3_n_222;
  wire ret_V_6_fu_322_p2_carry_i_4_n_222;
  wire ret_V_6_fu_322_p2_carry_n_222;
  wire ret_V_6_fu_322_p2_carry_n_223;
  wire ret_V_6_fu_322_p2_carry_n_224;
  wire ret_V_6_fu_322_p2_carry_n_225;
  wire ret_V_6_fu_322_p2_carry_n_226;
  wire ret_V_6_fu_322_p2_carry_n_227;
  wire ret_V_6_fu_322_p2_carry_n_228;
  wire ret_V_6_fu_322_p2_carry_n_229;
  wire [14:0]ret_V_6_reg_948;
  wire [16:0]ret_V_7_fu_276_p2;
  wire ret_V_7_fu_276_p2_carry__0_i_1_n_222;
  wire ret_V_7_fu_276_p2_carry__0_i_2_n_222;
  wire ret_V_7_fu_276_p2_carry__0_i_3_n_222;
  wire ret_V_7_fu_276_p2_carry__0_i_4_n_222;
  wire ret_V_7_fu_276_p2_carry__0_n_222;
  wire ret_V_7_fu_276_p2_carry__0_n_223;
  wire ret_V_7_fu_276_p2_carry__0_n_224;
  wire ret_V_7_fu_276_p2_carry__0_n_225;
  wire ret_V_7_fu_276_p2_carry__1_i_1_n_222;
  wire ret_V_7_fu_276_p2_carry__1_i_2_n_222;
  wire ret_V_7_fu_276_p2_carry__1_i_3_n_222;
  wire ret_V_7_fu_276_p2_carry__1_i_4_n_222;
  wire ret_V_7_fu_276_p2_carry__1_n_222;
  wire ret_V_7_fu_276_p2_carry__1_n_223;
  wire ret_V_7_fu_276_p2_carry__1_n_224;
  wire ret_V_7_fu_276_p2_carry__1_n_225;
  wire ret_V_7_fu_276_p2_carry__2_i_1_n_222;
  wire ret_V_7_fu_276_p2_carry__2_i_2_n_222;
  wire ret_V_7_fu_276_p2_carry__2_i_3_n_222;
  wire ret_V_7_fu_276_p2_carry__2_i_4_n_222;
  wire ret_V_7_fu_276_p2_carry__2_i_5_n_222;
  wire ret_V_7_fu_276_p2_carry__2_n_222;
  wire ret_V_7_fu_276_p2_carry__2_n_223;
  wire ret_V_7_fu_276_p2_carry__2_n_224;
  wire ret_V_7_fu_276_p2_carry__2_n_225;
  wire ret_V_7_fu_276_p2_carry_i_1_n_222;
  wire ret_V_7_fu_276_p2_carry_i_2_n_222;
  wire ret_V_7_fu_276_p2_carry_i_3_n_222;
  wire ret_V_7_fu_276_p2_carry_i_4_n_222;
  wire ret_V_7_fu_276_p2_carry_n_222;
  wire ret_V_7_fu_276_p2_carry_n_223;
  wire ret_V_7_fu_276_p2_carry_n_224;
  wire ret_V_7_fu_276_p2_carry_n_225;
  wire [14:0]ret_V_7_reg_923;
  wire [16:0]ret_V_8_fu_270_p2;
  wire ret_V_8_fu_270_p2_carry__0_i_1_n_222;
  wire ret_V_8_fu_270_p2_carry__0_i_2_n_222;
  wire ret_V_8_fu_270_p2_carry__0_i_3_n_222;
  wire ret_V_8_fu_270_p2_carry__0_i_4_n_222;
  wire ret_V_8_fu_270_p2_carry__0_n_222;
  wire ret_V_8_fu_270_p2_carry__0_n_223;
  wire ret_V_8_fu_270_p2_carry__0_n_224;
  wire ret_V_8_fu_270_p2_carry__0_n_225;
  wire ret_V_8_fu_270_p2_carry__1_i_1_n_222;
  wire ret_V_8_fu_270_p2_carry__1_i_2_n_222;
  wire ret_V_8_fu_270_p2_carry__1_i_3_n_222;
  wire ret_V_8_fu_270_p2_carry__1_i_4_n_222;
  wire ret_V_8_fu_270_p2_carry__1_n_222;
  wire ret_V_8_fu_270_p2_carry__1_n_223;
  wire ret_V_8_fu_270_p2_carry__1_n_224;
  wire ret_V_8_fu_270_p2_carry__1_n_225;
  wire ret_V_8_fu_270_p2_carry__2_i_1_n_222;
  wire ret_V_8_fu_270_p2_carry__2_i_2_n_222;
  wire ret_V_8_fu_270_p2_carry__2_i_3_n_222;
  wire ret_V_8_fu_270_p2_carry__2_i_4_n_222;
  wire ret_V_8_fu_270_p2_carry__2_n_222;
  wire ret_V_8_fu_270_p2_carry__2_n_223;
  wire ret_V_8_fu_270_p2_carry__2_n_224;
  wire ret_V_8_fu_270_p2_carry__2_n_225;
  wire ret_V_8_fu_270_p2_carry_i_1_n_222;
  wire ret_V_8_fu_270_p2_carry_i_2_n_222;
  wire ret_V_8_fu_270_p2_carry_i_3_n_222;
  wire ret_V_8_fu_270_p2_carry_i_4_n_222;
  wire ret_V_8_fu_270_p2_carry_n_222;
  wire ret_V_8_fu_270_p2_carry_n_223;
  wire ret_V_8_fu_270_p2_carry_n_224;
  wire ret_V_8_fu_270_p2_carry_n_225;
  wire [16:0]ret_V_8_reg_918;
  wire [16:0]ret_V_9_fu_316_p2;
  wire ret_V_9_fu_316_p2_carry__0_i_1_n_222;
  wire ret_V_9_fu_316_p2_carry__0_i_2_n_222;
  wire ret_V_9_fu_316_p2_carry__0_i_3_n_222;
  wire ret_V_9_fu_316_p2_carry__0_i_4_n_222;
  wire ret_V_9_fu_316_p2_carry__0_n_222;
  wire ret_V_9_fu_316_p2_carry__0_n_223;
  wire ret_V_9_fu_316_p2_carry__0_n_224;
  wire ret_V_9_fu_316_p2_carry__0_n_225;
  wire ret_V_9_fu_316_p2_carry__1_i_1_n_222;
  wire ret_V_9_fu_316_p2_carry__1_i_2_n_222;
  wire ret_V_9_fu_316_p2_carry__1_i_3_n_222;
  wire ret_V_9_fu_316_p2_carry__1_i_4_n_222;
  wire ret_V_9_fu_316_p2_carry__1_n_222;
  wire ret_V_9_fu_316_p2_carry__1_n_223;
  wire ret_V_9_fu_316_p2_carry__1_n_224;
  wire ret_V_9_fu_316_p2_carry__1_n_225;
  wire ret_V_9_fu_316_p2_carry__2_i_1_n_222;
  wire ret_V_9_fu_316_p2_carry__2_i_2_n_222;
  wire ret_V_9_fu_316_p2_carry__2_i_3_n_222;
  wire ret_V_9_fu_316_p2_carry__2_i_4_n_222;
  wire ret_V_9_fu_316_p2_carry__2_n_222;
  wire ret_V_9_fu_316_p2_carry__2_n_223;
  wire ret_V_9_fu_316_p2_carry__2_n_224;
  wire ret_V_9_fu_316_p2_carry__2_n_225;
  wire ret_V_9_fu_316_p2_carry_i_1_n_222;
  wire ret_V_9_fu_316_p2_carry_i_2_n_222;
  wire ret_V_9_fu_316_p2_carry_i_3_n_222;
  wire ret_V_9_fu_316_p2_carry_i_4_n_222;
  wire ret_V_9_fu_316_p2_carry_n_222;
  wire ret_V_9_fu_316_p2_carry_n_223;
  wire ret_V_9_fu_316_p2_carry_n_224;
  wire ret_V_9_fu_316_p2_carry_n_225;
  wire [15:0]ret_V_9_reg_943;
  wire [15:0]select_ln1201_3_fu_727_p3;
  wire \select_ln1201_3_reg_1161[12]_i_3_n_222 ;
  wire \select_ln1201_3_reg_1161[12]_i_4_n_222 ;
  wire \select_ln1201_3_reg_1161[12]_i_5_n_222 ;
  wire \select_ln1201_3_reg_1161[12]_i_6_n_222 ;
  wire \select_ln1201_3_reg_1161[15]_i_3_n_222 ;
  wire \select_ln1201_3_reg_1161[15]_i_4_n_222 ;
  wire \select_ln1201_3_reg_1161[15]_i_5_n_222 ;
  wire \select_ln1201_3_reg_1161[4]_i_3_n_222 ;
  wire \select_ln1201_3_reg_1161[4]_i_4_n_222 ;
  wire \select_ln1201_3_reg_1161[4]_i_5_n_222 ;
  wire \select_ln1201_3_reg_1161[4]_i_6_n_222 ;
  wire \select_ln1201_3_reg_1161[4]_i_7_n_222 ;
  wire \select_ln1201_3_reg_1161[8]_i_3_n_222 ;
  wire \select_ln1201_3_reg_1161[8]_i_4_n_222 ;
  wire \select_ln1201_3_reg_1161[8]_i_5_n_222 ;
  wire \select_ln1201_3_reg_1161[8]_i_6_n_222 ;
  wire \select_ln1201_3_reg_1161_reg[12]_i_2_n_222 ;
  wire \select_ln1201_3_reg_1161_reg[12]_i_2_n_223 ;
  wire \select_ln1201_3_reg_1161_reg[12]_i_2_n_224 ;
  wire \select_ln1201_3_reg_1161_reg[12]_i_2_n_225 ;
  wire \select_ln1201_3_reg_1161_reg[15]_i_2_n_224 ;
  wire \select_ln1201_3_reg_1161_reg[15]_i_2_n_225 ;
  wire \select_ln1201_3_reg_1161_reg[4]_i_2_n_222 ;
  wire \select_ln1201_3_reg_1161_reg[4]_i_2_n_223 ;
  wire \select_ln1201_3_reg_1161_reg[4]_i_2_n_224 ;
  wire \select_ln1201_3_reg_1161_reg[4]_i_2_n_225 ;
  wire \select_ln1201_3_reg_1161_reg[8]_i_2_n_222 ;
  wire \select_ln1201_3_reg_1161_reg[8]_i_2_n_223 ;
  wire \select_ln1201_3_reg_1161_reg[8]_i_2_n_224 ;
  wire \select_ln1201_3_reg_1161_reg[8]_i_2_n_225 ;
  wire [15:0]select_ln1201_4_fu_742_p3;
  wire \select_ln1201_4_reg_1166[12]_i_3_n_222 ;
  wire \select_ln1201_4_reg_1166[12]_i_4_n_222 ;
  wire \select_ln1201_4_reg_1166[12]_i_5_n_222 ;
  wire \select_ln1201_4_reg_1166[12]_i_6_n_222 ;
  wire \select_ln1201_4_reg_1166[15]_i_3_n_222 ;
  wire \select_ln1201_4_reg_1166[15]_i_4_n_222 ;
  wire \select_ln1201_4_reg_1166[15]_i_5_n_222 ;
  wire \select_ln1201_4_reg_1166[4]_i_3_n_222 ;
  wire \select_ln1201_4_reg_1166[4]_i_4_n_222 ;
  wire \select_ln1201_4_reg_1166[4]_i_5_n_222 ;
  wire \select_ln1201_4_reg_1166[4]_i_6_n_222 ;
  wire \select_ln1201_4_reg_1166[4]_i_7_n_222 ;
  wire \select_ln1201_4_reg_1166[8]_i_3_n_222 ;
  wire \select_ln1201_4_reg_1166[8]_i_4_n_222 ;
  wire \select_ln1201_4_reg_1166[8]_i_5_n_222 ;
  wire \select_ln1201_4_reg_1166[8]_i_6_n_222 ;
  wire \select_ln1201_4_reg_1166_reg[12]_i_2_n_222 ;
  wire \select_ln1201_4_reg_1166_reg[12]_i_2_n_223 ;
  wire \select_ln1201_4_reg_1166_reg[12]_i_2_n_224 ;
  wire \select_ln1201_4_reg_1166_reg[12]_i_2_n_225 ;
  wire [15:0]\select_ln1201_4_reg_1166_reg[15]_0 ;
  wire \select_ln1201_4_reg_1166_reg[15]_i_2_n_224 ;
  wire \select_ln1201_4_reg_1166_reg[15]_i_2_n_225 ;
  wire \select_ln1201_4_reg_1166_reg[4]_i_2_n_222 ;
  wire \select_ln1201_4_reg_1166_reg[4]_i_2_n_223 ;
  wire \select_ln1201_4_reg_1166_reg[4]_i_2_n_224 ;
  wire \select_ln1201_4_reg_1166_reg[4]_i_2_n_225 ;
  wire \select_ln1201_4_reg_1166_reg[8]_i_2_n_222 ;
  wire \select_ln1201_4_reg_1166_reg[8]_i_2_n_223 ;
  wire \select_ln1201_4_reg_1166_reg[8]_i_2_n_224 ;
  wire \select_ln1201_4_reg_1166_reg[8]_i_2_n_225 ;
  wire [15:0]select_ln1201_5_fu_757_p3;
  wire \select_ln1201_5_reg_1171[12]_i_3_n_222 ;
  wire \select_ln1201_5_reg_1171[12]_i_4_n_222 ;
  wire \select_ln1201_5_reg_1171[12]_i_5_n_222 ;
  wire \select_ln1201_5_reg_1171[12]_i_6_n_222 ;
  wire \select_ln1201_5_reg_1171[15]_i_3_n_222 ;
  wire \select_ln1201_5_reg_1171[15]_i_4_n_222 ;
  wire \select_ln1201_5_reg_1171[15]_i_5_n_222 ;
  wire \select_ln1201_5_reg_1171[4]_i_3_n_222 ;
  wire \select_ln1201_5_reg_1171[4]_i_4_n_222 ;
  wire \select_ln1201_5_reg_1171[4]_i_5_n_222 ;
  wire \select_ln1201_5_reg_1171[4]_i_6_n_222 ;
  wire \select_ln1201_5_reg_1171[4]_i_7_n_222 ;
  wire \select_ln1201_5_reg_1171[8]_i_3_n_222 ;
  wire \select_ln1201_5_reg_1171[8]_i_4_n_222 ;
  wire \select_ln1201_5_reg_1171[8]_i_5_n_222 ;
  wire \select_ln1201_5_reg_1171[8]_i_6_n_222 ;
  wire \select_ln1201_5_reg_1171_reg[12]_i_2_n_222 ;
  wire \select_ln1201_5_reg_1171_reg[12]_i_2_n_223 ;
  wire \select_ln1201_5_reg_1171_reg[12]_i_2_n_224 ;
  wire \select_ln1201_5_reg_1171_reg[12]_i_2_n_225 ;
  wire [15:0]\select_ln1201_5_reg_1171_reg[15]_0 ;
  wire \select_ln1201_5_reg_1171_reg[15]_i_2_n_224 ;
  wire \select_ln1201_5_reg_1171_reg[15]_i_2_n_225 ;
  wire \select_ln1201_5_reg_1171_reg[4]_i_2_n_222 ;
  wire \select_ln1201_5_reg_1171_reg[4]_i_2_n_223 ;
  wire \select_ln1201_5_reg_1171_reg[4]_i_2_n_224 ;
  wire \select_ln1201_5_reg_1171_reg[4]_i_2_n_225 ;
  wire \select_ln1201_5_reg_1171_reg[8]_i_2_n_222 ;
  wire \select_ln1201_5_reg_1171_reg[8]_i_2_n_223 ;
  wire \select_ln1201_5_reg_1171_reg[8]_i_2_n_224 ;
  wire \select_ln1201_5_reg_1171_reg[8]_i_2_n_225 ;
  wire [15:0]select_ln1201_fu_712_p3;
  wire \select_ln1201_reg_1156[12]_i_3_n_222 ;
  wire \select_ln1201_reg_1156[12]_i_4_n_222 ;
  wire \select_ln1201_reg_1156[12]_i_5_n_222 ;
  wire \select_ln1201_reg_1156[12]_i_6_n_222 ;
  wire \select_ln1201_reg_1156[15]_i_3_n_222 ;
  wire \select_ln1201_reg_1156[15]_i_4_n_222 ;
  wire \select_ln1201_reg_1156[15]_i_5_n_222 ;
  wire \select_ln1201_reg_1156[4]_i_3_n_222 ;
  wire \select_ln1201_reg_1156[4]_i_4_n_222 ;
  wire \select_ln1201_reg_1156[4]_i_5_n_222 ;
  wire \select_ln1201_reg_1156[4]_i_6_n_222 ;
  wire \select_ln1201_reg_1156[4]_i_7_n_222 ;
  wire \select_ln1201_reg_1156[8]_i_3_n_222 ;
  wire \select_ln1201_reg_1156[8]_i_4_n_222 ;
  wire \select_ln1201_reg_1156[8]_i_5_n_222 ;
  wire \select_ln1201_reg_1156[8]_i_6_n_222 ;
  wire \select_ln1201_reg_1156_reg[12]_i_2_n_222 ;
  wire \select_ln1201_reg_1156_reg[12]_i_2_n_223 ;
  wire \select_ln1201_reg_1156_reg[12]_i_2_n_224 ;
  wire \select_ln1201_reg_1156_reg[12]_i_2_n_225 ;
  wire \select_ln1201_reg_1156_reg[15]_i_2_n_224 ;
  wire \select_ln1201_reg_1156_reg[15]_i_2_n_225 ;
  wire \select_ln1201_reg_1156_reg[4]_i_2_n_222 ;
  wire \select_ln1201_reg_1156_reg[4]_i_2_n_223 ;
  wire \select_ln1201_reg_1156_reg[4]_i_2_n_224 ;
  wire \select_ln1201_reg_1156_reg[4]_i_2_n_225 ;
  wire \select_ln1201_reg_1156_reg[8]_i_2_n_222 ;
  wire \select_ln1201_reg_1156_reg[8]_i_2_n_223 ;
  wire \select_ln1201_reg_1156_reg[8]_i_2_n_224 ;
  wire \select_ln1201_reg_1156_reg[8]_i_2_n_225 ;
  wire [15:0]sext_ln1171_2_reg_1021;
  wire [15:1]sext_ln1201_2_fu_560_p1;
  wire [0:0]sext_ln1201_2_fu_560_p1__0;
  wire [15:1]sext_ln1201_4_fu_556_p1;
  wire [0:0]sext_ln1201_4_fu_556_p1__0;
  wire [15:1]sext_ln1201_6_fu_552_p1;
  wire [0:0]sext_ln1201_6_fu_552_p1__0;
  wire [15:1]sext_ln1201_fu_564_p1;
  wire [0:0]sext_ln1201_fu_564_p1__0;
  wire shiftReg_ce;
  wire start_once_reg;
  wire start_once_reg_reg;
  wire start_once_reg_reg_0;
  wire [15:1]sub_ln1201_10_fu_722_p2;
  wire [16:1]sub_ln1201_11_fu_644_p2;
  wire sub_ln1201_11_fu_644_p2_carry__0_i_1_n_222;
  wire sub_ln1201_11_fu_644_p2_carry__0_i_2_n_222;
  wire sub_ln1201_11_fu_644_p2_carry__0_i_3_n_222;
  wire sub_ln1201_11_fu_644_p2_carry__0_i_4_n_222;
  wire sub_ln1201_11_fu_644_p2_carry__0_n_222;
  wire sub_ln1201_11_fu_644_p2_carry__0_n_223;
  wire sub_ln1201_11_fu_644_p2_carry__0_n_224;
  wire sub_ln1201_11_fu_644_p2_carry__0_n_225;
  wire sub_ln1201_11_fu_644_p2_carry__1_i_1_n_222;
  wire sub_ln1201_11_fu_644_p2_carry__1_i_2_n_222;
  wire sub_ln1201_11_fu_644_p2_carry__1_i_3_n_222;
  wire sub_ln1201_11_fu_644_p2_carry__1_i_4_n_222;
  wire sub_ln1201_11_fu_644_p2_carry__1_n_222;
  wire sub_ln1201_11_fu_644_p2_carry__1_n_223;
  wire sub_ln1201_11_fu_644_p2_carry__1_n_224;
  wire sub_ln1201_11_fu_644_p2_carry__1_n_225;
  wire sub_ln1201_11_fu_644_p2_carry__2_i_1_n_222;
  wire sub_ln1201_11_fu_644_p2_carry__2_i_2_n_222;
  wire sub_ln1201_11_fu_644_p2_carry__2_i_3_n_222;
  wire sub_ln1201_11_fu_644_p2_carry__2_i_4_n_222;
  wire sub_ln1201_11_fu_644_p2_carry__2_n_222;
  wire sub_ln1201_11_fu_644_p2_carry__2_n_223;
  wire sub_ln1201_11_fu_644_p2_carry__2_n_224;
  wire sub_ln1201_11_fu_644_p2_carry__2_n_225;
  wire sub_ln1201_11_fu_644_p2_carry_i_1_n_222;
  wire sub_ln1201_11_fu_644_p2_carry_i_2_n_222;
  wire sub_ln1201_11_fu_644_p2_carry_i_3_n_222;
  wire sub_ln1201_11_fu_644_p2_carry_n_222;
  wire sub_ln1201_11_fu_644_p2_carry_n_223;
  wire sub_ln1201_11_fu_644_p2_carry_n_224;
  wire sub_ln1201_11_fu_644_p2_carry_n_225;
  wire [15:1]sub_ln1201_12_fu_737_p2;
  wire [16:1]sub_ln1201_13_fu_678_p2;
  wire sub_ln1201_13_fu_678_p2_carry__0_i_1_n_222;
  wire sub_ln1201_13_fu_678_p2_carry__0_i_2_n_222;
  wire sub_ln1201_13_fu_678_p2_carry__0_i_3_n_222;
  wire sub_ln1201_13_fu_678_p2_carry__0_i_4_n_222;
  wire sub_ln1201_13_fu_678_p2_carry__0_n_222;
  wire sub_ln1201_13_fu_678_p2_carry__0_n_223;
  wire sub_ln1201_13_fu_678_p2_carry__0_n_224;
  wire sub_ln1201_13_fu_678_p2_carry__0_n_225;
  wire sub_ln1201_13_fu_678_p2_carry__1_i_1_n_222;
  wire sub_ln1201_13_fu_678_p2_carry__1_i_2_n_222;
  wire sub_ln1201_13_fu_678_p2_carry__1_i_3_n_222;
  wire sub_ln1201_13_fu_678_p2_carry__1_i_4_n_222;
  wire sub_ln1201_13_fu_678_p2_carry__1_n_222;
  wire sub_ln1201_13_fu_678_p2_carry__1_n_223;
  wire sub_ln1201_13_fu_678_p2_carry__1_n_224;
  wire sub_ln1201_13_fu_678_p2_carry__1_n_225;
  wire sub_ln1201_13_fu_678_p2_carry__2_i_1_n_222;
  wire sub_ln1201_13_fu_678_p2_carry__2_i_2_n_222;
  wire sub_ln1201_13_fu_678_p2_carry__2_i_3_n_222;
  wire sub_ln1201_13_fu_678_p2_carry__2_i_4_n_222;
  wire sub_ln1201_13_fu_678_p2_carry__2_n_222;
  wire sub_ln1201_13_fu_678_p2_carry__2_n_223;
  wire sub_ln1201_13_fu_678_p2_carry__2_n_224;
  wire sub_ln1201_13_fu_678_p2_carry__2_n_225;
  wire sub_ln1201_13_fu_678_p2_carry_i_1_n_222;
  wire sub_ln1201_13_fu_678_p2_carry_i_2_n_222;
  wire sub_ln1201_13_fu_678_p2_carry_i_3_n_222;
  wire sub_ln1201_13_fu_678_p2_carry_n_222;
  wire sub_ln1201_13_fu_678_p2_carry_n_223;
  wire sub_ln1201_13_fu_678_p2_carry_n_224;
  wire sub_ln1201_13_fu_678_p2_carry_n_225;
  wire [15:1]sub_ln1201_14_fu_752_p2;
  wire [15:1]sub_ln1201_1_fu_465_p2;
  wire [16:1]sub_ln1201_2_fu_346_p2;
  wire sub_ln1201_2_fu_346_p2_carry__0_i_1_n_222;
  wire sub_ln1201_2_fu_346_p2_carry__0_i_2_n_222;
  wire sub_ln1201_2_fu_346_p2_carry__0_i_3_n_222;
  wire sub_ln1201_2_fu_346_p2_carry__0_i_4_n_222;
  wire sub_ln1201_2_fu_346_p2_carry__0_n_222;
  wire sub_ln1201_2_fu_346_p2_carry__0_n_223;
  wire sub_ln1201_2_fu_346_p2_carry__0_n_224;
  wire sub_ln1201_2_fu_346_p2_carry__0_n_225;
  wire sub_ln1201_2_fu_346_p2_carry__1_i_1_n_222;
  wire sub_ln1201_2_fu_346_p2_carry__1_i_2_n_222;
  wire sub_ln1201_2_fu_346_p2_carry__1_i_3_n_222;
  wire sub_ln1201_2_fu_346_p2_carry__1_i_4_n_222;
  wire sub_ln1201_2_fu_346_p2_carry__1_n_222;
  wire sub_ln1201_2_fu_346_p2_carry__1_n_223;
  wire sub_ln1201_2_fu_346_p2_carry__1_n_224;
  wire sub_ln1201_2_fu_346_p2_carry__1_n_225;
  wire sub_ln1201_2_fu_346_p2_carry__2_i_1_n_222;
  wire sub_ln1201_2_fu_346_p2_carry__2_i_2_n_222;
  wire sub_ln1201_2_fu_346_p2_carry__2_i_3_n_222;
  wire sub_ln1201_2_fu_346_p2_carry__2_i_4_n_222;
  wire sub_ln1201_2_fu_346_p2_carry__2_n_222;
  wire sub_ln1201_2_fu_346_p2_carry__2_n_223;
  wire sub_ln1201_2_fu_346_p2_carry__2_n_224;
  wire sub_ln1201_2_fu_346_p2_carry__2_n_225;
  wire sub_ln1201_2_fu_346_p2_carry__3_i_1_n_222;
  wire sub_ln1201_2_fu_346_p2_carry_i_1_n_222;
  wire sub_ln1201_2_fu_346_p2_carry_i_2_n_222;
  wire sub_ln1201_2_fu_346_p2_carry_i_3_n_222;
  wire sub_ln1201_2_fu_346_p2_carry_n_222;
  wire sub_ln1201_2_fu_346_p2_carry_n_223;
  wire sub_ln1201_2_fu_346_p2_carry_n_224;
  wire sub_ln1201_2_fu_346_p2_carry_n_225;
  wire [15:1]sub_ln1201_3_fu_430_p2;
  wire [15:1]sub_ln1201_4_fu_374_p2;
  wire [16:1]sub_ln1201_5_fu_444_p2;
  wire sub_ln1201_5_fu_444_p2_carry__0_i_1_n_222;
  wire sub_ln1201_5_fu_444_p2_carry__0_i_2_n_222;
  wire sub_ln1201_5_fu_444_p2_carry__0_i_3_n_222;
  wire sub_ln1201_5_fu_444_p2_carry__0_i_4_n_222;
  wire sub_ln1201_5_fu_444_p2_carry__0_n_222;
  wire sub_ln1201_5_fu_444_p2_carry__0_n_223;
  wire sub_ln1201_5_fu_444_p2_carry__0_n_224;
  wire sub_ln1201_5_fu_444_p2_carry__0_n_225;
  wire sub_ln1201_5_fu_444_p2_carry__1_i_1_n_222;
  wire sub_ln1201_5_fu_444_p2_carry__1_i_2_n_222;
  wire sub_ln1201_5_fu_444_p2_carry__1_i_3_n_222;
  wire sub_ln1201_5_fu_444_p2_carry__1_i_4_n_222;
  wire sub_ln1201_5_fu_444_p2_carry__1_n_222;
  wire sub_ln1201_5_fu_444_p2_carry__1_n_223;
  wire sub_ln1201_5_fu_444_p2_carry__1_n_224;
  wire sub_ln1201_5_fu_444_p2_carry__1_n_225;
  wire sub_ln1201_5_fu_444_p2_carry__2_i_1_n_222;
  wire sub_ln1201_5_fu_444_p2_carry__2_i_2_n_222;
  wire sub_ln1201_5_fu_444_p2_carry__2_i_3_n_222;
  wire sub_ln1201_5_fu_444_p2_carry__2_i_4_n_222;
  wire sub_ln1201_5_fu_444_p2_carry__2_n_222;
  wire sub_ln1201_5_fu_444_p2_carry__2_n_223;
  wire sub_ln1201_5_fu_444_p2_carry__2_n_224;
  wire sub_ln1201_5_fu_444_p2_carry__2_n_225;
  wire sub_ln1201_5_fu_444_p2_carry__3_i_1_n_222;
  wire sub_ln1201_5_fu_444_p2_carry_i_1_n_222;
  wire sub_ln1201_5_fu_444_p2_carry_i_2_n_222;
  wire sub_ln1201_5_fu_444_p2_carry_i_3_n_222;
  wire sub_ln1201_5_fu_444_p2_carry_n_222;
  wire sub_ln1201_5_fu_444_p2_carry_n_223;
  wire sub_ln1201_5_fu_444_p2_carry_n_224;
  wire sub_ln1201_5_fu_444_p2_carry_n_225;
  wire [15:1]sub_ln1201_6_fu_476_p2;
  wire [16:1]sub_ln1201_7_fu_576_p2;
  wire sub_ln1201_7_fu_576_p2_carry__0_i_1_n_222;
  wire sub_ln1201_7_fu_576_p2_carry__0_i_2_n_222;
  wire sub_ln1201_7_fu_576_p2_carry__0_i_3_n_222;
  wire sub_ln1201_7_fu_576_p2_carry__0_i_4_n_222;
  wire sub_ln1201_7_fu_576_p2_carry__0_n_222;
  wire sub_ln1201_7_fu_576_p2_carry__0_n_223;
  wire sub_ln1201_7_fu_576_p2_carry__0_n_224;
  wire sub_ln1201_7_fu_576_p2_carry__0_n_225;
  wire sub_ln1201_7_fu_576_p2_carry__1_i_1_n_222;
  wire sub_ln1201_7_fu_576_p2_carry__1_i_2_n_222;
  wire sub_ln1201_7_fu_576_p2_carry__1_i_3_n_222;
  wire sub_ln1201_7_fu_576_p2_carry__1_i_4_n_222;
  wire sub_ln1201_7_fu_576_p2_carry__1_n_222;
  wire sub_ln1201_7_fu_576_p2_carry__1_n_223;
  wire sub_ln1201_7_fu_576_p2_carry__1_n_224;
  wire sub_ln1201_7_fu_576_p2_carry__1_n_225;
  wire sub_ln1201_7_fu_576_p2_carry__2_i_1_n_222;
  wire sub_ln1201_7_fu_576_p2_carry__2_i_2_n_222;
  wire sub_ln1201_7_fu_576_p2_carry__2_i_3_n_222;
  wire sub_ln1201_7_fu_576_p2_carry__2_i_4_n_222;
  wire sub_ln1201_7_fu_576_p2_carry__2_n_222;
  wire sub_ln1201_7_fu_576_p2_carry__2_n_223;
  wire sub_ln1201_7_fu_576_p2_carry__2_n_224;
  wire sub_ln1201_7_fu_576_p2_carry__2_n_225;
  wire sub_ln1201_7_fu_576_p2_carry_i_1_n_222;
  wire sub_ln1201_7_fu_576_p2_carry_i_2_n_222;
  wire sub_ln1201_7_fu_576_p2_carry_i_3_n_222;
  wire sub_ln1201_7_fu_576_p2_carry_n_222;
  wire sub_ln1201_7_fu_576_p2_carry_n_223;
  wire sub_ln1201_7_fu_576_p2_carry_n_224;
  wire sub_ln1201_7_fu_576_p2_carry_n_225;
  wire [15:1]sub_ln1201_8_fu_707_p2;
  wire [16:1]sub_ln1201_9_fu_610_p2;
  wire sub_ln1201_9_fu_610_p2_carry__0_i_1_n_222;
  wire sub_ln1201_9_fu_610_p2_carry__0_i_2_n_222;
  wire sub_ln1201_9_fu_610_p2_carry__0_i_3_n_222;
  wire sub_ln1201_9_fu_610_p2_carry__0_i_4_n_222;
  wire sub_ln1201_9_fu_610_p2_carry__0_n_222;
  wire sub_ln1201_9_fu_610_p2_carry__0_n_223;
  wire sub_ln1201_9_fu_610_p2_carry__0_n_224;
  wire sub_ln1201_9_fu_610_p2_carry__0_n_225;
  wire sub_ln1201_9_fu_610_p2_carry__1_i_1_n_222;
  wire sub_ln1201_9_fu_610_p2_carry__1_i_2_n_222;
  wire sub_ln1201_9_fu_610_p2_carry__1_i_3_n_222;
  wire sub_ln1201_9_fu_610_p2_carry__1_i_4_n_222;
  wire sub_ln1201_9_fu_610_p2_carry__1_n_222;
  wire sub_ln1201_9_fu_610_p2_carry__1_n_223;
  wire sub_ln1201_9_fu_610_p2_carry__1_n_224;
  wire sub_ln1201_9_fu_610_p2_carry__1_n_225;
  wire sub_ln1201_9_fu_610_p2_carry__2_i_1_n_222;
  wire sub_ln1201_9_fu_610_p2_carry__2_i_2_n_222;
  wire sub_ln1201_9_fu_610_p2_carry__2_i_3_n_222;
  wire sub_ln1201_9_fu_610_p2_carry__2_i_4_n_222;
  wire sub_ln1201_9_fu_610_p2_carry__2_n_222;
  wire sub_ln1201_9_fu_610_p2_carry__2_n_223;
  wire sub_ln1201_9_fu_610_p2_carry__2_n_224;
  wire sub_ln1201_9_fu_610_p2_carry__2_n_225;
  wire sub_ln1201_9_fu_610_p2_carry_i_1_n_222;
  wire sub_ln1201_9_fu_610_p2_carry_i_2_n_222;
  wire sub_ln1201_9_fu_610_p2_carry_i_3_n_222;
  wire sub_ln1201_9_fu_610_p2_carry_n_222;
  wire sub_ln1201_9_fu_610_p2_carry_n_223;
  wire sub_ln1201_9_fu_610_p2_carry_n_224;
  wire sub_ln1201_9_fu_610_p2_carry_n_225;
  wire [16:1]sub_ln1201_fu_415_p2;
  wire sub_ln1201_fu_415_p2_carry__0_i_1_n_222;
  wire sub_ln1201_fu_415_p2_carry__0_i_2_n_222;
  wire sub_ln1201_fu_415_p2_carry__0_i_3_n_222;
  wire sub_ln1201_fu_415_p2_carry__0_i_4_n_222;
  wire sub_ln1201_fu_415_p2_carry__0_n_222;
  wire sub_ln1201_fu_415_p2_carry__0_n_223;
  wire sub_ln1201_fu_415_p2_carry__0_n_224;
  wire sub_ln1201_fu_415_p2_carry__0_n_225;
  wire sub_ln1201_fu_415_p2_carry__1_i_1_n_222;
  wire sub_ln1201_fu_415_p2_carry__1_i_2_n_222;
  wire sub_ln1201_fu_415_p2_carry__1_i_3_n_222;
  wire sub_ln1201_fu_415_p2_carry__1_i_4_n_222;
  wire sub_ln1201_fu_415_p2_carry__1_n_222;
  wire sub_ln1201_fu_415_p2_carry__1_n_223;
  wire sub_ln1201_fu_415_p2_carry__1_n_224;
  wire sub_ln1201_fu_415_p2_carry__1_n_225;
  wire sub_ln1201_fu_415_p2_carry__2_i_1_n_222;
  wire sub_ln1201_fu_415_p2_carry__2_i_2_n_222;
  wire sub_ln1201_fu_415_p2_carry__2_i_3_n_222;
  wire sub_ln1201_fu_415_p2_carry__2_i_4_n_222;
  wire sub_ln1201_fu_415_p2_carry__2_n_222;
  wire sub_ln1201_fu_415_p2_carry__2_n_223;
  wire sub_ln1201_fu_415_p2_carry__2_n_224;
  wire sub_ln1201_fu_415_p2_carry__2_n_225;
  wire sub_ln1201_fu_415_p2_carry__3_i_1_n_222;
  wire sub_ln1201_fu_415_p2_carry_i_1_n_222;
  wire sub_ln1201_fu_415_p2_carry_i_2_n_222;
  wire sub_ln1201_fu_415_p2_carry_i_3_n_222;
  wire sub_ln1201_fu_415_p2_carry_n_222;
  wire sub_ln1201_fu_415_p2_carry_n_223;
  wire sub_ln1201_fu_415_p2_carry_n_224;
  wire sub_ln1201_fu_415_p2_carry_n_225;
  wire [15:0]sub_ln712_1_reg_891;
  wire \sub_ln712_1_reg_891[11]_i_2_n_222 ;
  wire \sub_ln712_1_reg_891[11]_i_3_n_222 ;
  wire \sub_ln712_1_reg_891[11]_i_4_n_222 ;
  wire \sub_ln712_1_reg_891[11]_i_5_n_222 ;
  wire \sub_ln712_1_reg_891[15]_i_2_n_222 ;
  wire \sub_ln712_1_reg_891[15]_i_3_n_222 ;
  wire \sub_ln712_1_reg_891[15]_i_4_n_222 ;
  wire \sub_ln712_1_reg_891[15]_i_5_n_222 ;
  wire \sub_ln712_1_reg_891[3]_i_2_n_222 ;
  wire \sub_ln712_1_reg_891[3]_i_3_n_222 ;
  wire \sub_ln712_1_reg_891[3]_i_4_n_222 ;
  wire \sub_ln712_1_reg_891[7]_i_2_n_222 ;
  wire \sub_ln712_1_reg_891[7]_i_3_n_222 ;
  wire \sub_ln712_1_reg_891[7]_i_4_n_222 ;
  wire \sub_ln712_1_reg_891[7]_i_5_n_222 ;
  wire \sub_ln712_1_reg_891_reg[11]_i_1_n_222 ;
  wire \sub_ln712_1_reg_891_reg[11]_i_1_n_223 ;
  wire \sub_ln712_1_reg_891_reg[11]_i_1_n_224 ;
  wire \sub_ln712_1_reg_891_reg[11]_i_1_n_225 ;
  wire \sub_ln712_1_reg_891_reg[11]_i_1_n_226 ;
  wire \sub_ln712_1_reg_891_reg[11]_i_1_n_227 ;
  wire \sub_ln712_1_reg_891_reg[11]_i_1_n_228 ;
  wire \sub_ln712_1_reg_891_reg[11]_i_1_n_229 ;
  wire \sub_ln712_1_reg_891_reg[15]_i_1_n_223 ;
  wire \sub_ln712_1_reg_891_reg[15]_i_1_n_224 ;
  wire \sub_ln712_1_reg_891_reg[15]_i_1_n_225 ;
  wire \sub_ln712_1_reg_891_reg[15]_i_1_n_226 ;
  wire \sub_ln712_1_reg_891_reg[15]_i_1_n_227 ;
  wire \sub_ln712_1_reg_891_reg[15]_i_1_n_228 ;
  wire \sub_ln712_1_reg_891_reg[15]_i_1_n_229 ;
  wire \sub_ln712_1_reg_891_reg[3]_i_1_n_222 ;
  wire \sub_ln712_1_reg_891_reg[3]_i_1_n_223 ;
  wire \sub_ln712_1_reg_891_reg[3]_i_1_n_224 ;
  wire \sub_ln712_1_reg_891_reg[3]_i_1_n_225 ;
  wire \sub_ln712_1_reg_891_reg[3]_i_1_n_226 ;
  wire \sub_ln712_1_reg_891_reg[3]_i_1_n_227 ;
  wire \sub_ln712_1_reg_891_reg[3]_i_1_n_228 ;
  wire \sub_ln712_1_reg_891_reg[3]_i_1_n_229 ;
  wire \sub_ln712_1_reg_891_reg[7]_i_1_n_222 ;
  wire \sub_ln712_1_reg_891_reg[7]_i_1_n_223 ;
  wire \sub_ln712_1_reg_891_reg[7]_i_1_n_224 ;
  wire \sub_ln712_1_reg_891_reg[7]_i_1_n_225 ;
  wire \sub_ln712_1_reg_891_reg[7]_i_1_n_226 ;
  wire \sub_ln712_1_reg_891_reg[7]_i_1_n_227 ;
  wire \sub_ln712_1_reg_891_reg[7]_i_1_n_228 ;
  wire \sub_ln712_1_reg_891_reg[7]_i_1_n_229 ;
  wire [15:0]sub_ln712_2_fu_516_p21_out;
  wire sub_ln712_2_fu_516_p2_carry__0_i_1_n_222;
  wire sub_ln712_2_fu_516_p2_carry__0_i_2_n_222;
  wire sub_ln712_2_fu_516_p2_carry__0_i_3_n_222;
  wire sub_ln712_2_fu_516_p2_carry__0_i_4_n_222;
  wire sub_ln712_2_fu_516_p2_carry__0_n_222;
  wire sub_ln712_2_fu_516_p2_carry__0_n_223;
  wire sub_ln712_2_fu_516_p2_carry__0_n_224;
  wire sub_ln712_2_fu_516_p2_carry__0_n_225;
  wire sub_ln712_2_fu_516_p2_carry__1_i_1_n_222;
  wire sub_ln712_2_fu_516_p2_carry__1_i_2_n_222;
  wire sub_ln712_2_fu_516_p2_carry__1_i_3_n_222;
  wire sub_ln712_2_fu_516_p2_carry__1_i_4_n_222;
  wire sub_ln712_2_fu_516_p2_carry__1_n_222;
  wire sub_ln712_2_fu_516_p2_carry__1_n_223;
  wire sub_ln712_2_fu_516_p2_carry__1_n_224;
  wire sub_ln712_2_fu_516_p2_carry__1_n_225;
  wire sub_ln712_2_fu_516_p2_carry__2_i_1_n_222;
  wire sub_ln712_2_fu_516_p2_carry__2_i_2_n_222;
  wire sub_ln712_2_fu_516_p2_carry__2_i_3_n_222;
  wire sub_ln712_2_fu_516_p2_carry__2_i_4_n_222;
  wire sub_ln712_2_fu_516_p2_carry__2_n_223;
  wire sub_ln712_2_fu_516_p2_carry__2_n_224;
  wire sub_ln712_2_fu_516_p2_carry__2_n_225;
  wire sub_ln712_2_fu_516_p2_carry_i_1_n_222;
  wire sub_ln712_2_fu_516_p2_carry_i_2_n_222;
  wire sub_ln712_2_fu_516_p2_carry_i_3_n_222;
  wire sub_ln712_2_fu_516_p2_carry_i_4_n_222;
  wire sub_ln712_2_fu_516_p2_carry_n_222;
  wire sub_ln712_2_fu_516_p2_carry_n_223;
  wire sub_ln712_2_fu_516_p2_carry_n_224;
  wire sub_ln712_2_fu_516_p2_carry_n_225;
  wire [15:0]sub_ln712_2_reg_1076;
  wire [15:0]sub_ln712_3_fu_524_p20_out;
  wire sub_ln712_3_fu_524_p2_carry__0_i_1_n_222;
  wire sub_ln712_3_fu_524_p2_carry__0_i_2_n_222;
  wire sub_ln712_3_fu_524_p2_carry__0_i_3_n_222;
  wire sub_ln712_3_fu_524_p2_carry__0_i_4_n_222;
  wire sub_ln712_3_fu_524_p2_carry__0_n_222;
  wire sub_ln712_3_fu_524_p2_carry__0_n_223;
  wire sub_ln712_3_fu_524_p2_carry__0_n_224;
  wire sub_ln712_3_fu_524_p2_carry__0_n_225;
  wire sub_ln712_3_fu_524_p2_carry__1_i_1_n_222;
  wire sub_ln712_3_fu_524_p2_carry__1_i_2_n_222;
  wire sub_ln712_3_fu_524_p2_carry__1_i_3_n_222;
  wire sub_ln712_3_fu_524_p2_carry__1_i_4_n_222;
  wire sub_ln712_3_fu_524_p2_carry__1_n_222;
  wire sub_ln712_3_fu_524_p2_carry__1_n_223;
  wire sub_ln712_3_fu_524_p2_carry__1_n_224;
  wire sub_ln712_3_fu_524_p2_carry__1_n_225;
  wire sub_ln712_3_fu_524_p2_carry__2_i_1_n_222;
  wire sub_ln712_3_fu_524_p2_carry__2_i_2_n_222;
  wire sub_ln712_3_fu_524_p2_carry__2_i_3_n_222;
  wire sub_ln712_3_fu_524_p2_carry__2_i_4_n_222;
  wire sub_ln712_3_fu_524_p2_carry__2_n_223;
  wire sub_ln712_3_fu_524_p2_carry__2_n_224;
  wire sub_ln712_3_fu_524_p2_carry__2_n_225;
  wire sub_ln712_3_fu_524_p2_carry_i_1_n_222;
  wire sub_ln712_3_fu_524_p2_carry_i_2_n_222;
  wire sub_ln712_3_fu_524_p2_carry_i_3_n_222;
  wire sub_ln712_3_fu_524_p2_carry_i_4_n_222;
  wire sub_ln712_3_fu_524_p2_carry_n_222;
  wire sub_ln712_3_fu_524_p2_carry_n_223;
  wire sub_ln712_3_fu_524_p2_carry_n_224;
  wire sub_ln712_3_fu_524_p2_carry_n_225;
  wire [15:0]sub_ln712_3_reg_1086;
  wire [0:0]\sub_ln712_3_reg_1086_reg[0]_0 ;
  wire [7:0]sub_ln712_4_reg_834;
  wire [7:0]\sub_ln712_4_reg_834_reg[7]_0 ;
  wire [15:0]sub_ln712_fu_512_p2;
  wire sub_ln712_fu_512_p2_carry__0_i_1_n_222;
  wire sub_ln712_fu_512_p2_carry__0_i_2_n_222;
  wire sub_ln712_fu_512_p2_carry__0_i_3_n_222;
  wire sub_ln712_fu_512_p2_carry__0_i_4_n_222;
  wire sub_ln712_fu_512_p2_carry__0_n_222;
  wire sub_ln712_fu_512_p2_carry__0_n_223;
  wire sub_ln712_fu_512_p2_carry__0_n_224;
  wire sub_ln712_fu_512_p2_carry__0_n_225;
  wire sub_ln712_fu_512_p2_carry__1_i_1_n_222;
  wire sub_ln712_fu_512_p2_carry__1_i_2_n_222;
  wire sub_ln712_fu_512_p2_carry__1_i_3_n_222;
  wire sub_ln712_fu_512_p2_carry__1_i_4_n_222;
  wire sub_ln712_fu_512_p2_carry__1_n_222;
  wire sub_ln712_fu_512_p2_carry__1_n_223;
  wire sub_ln712_fu_512_p2_carry__1_n_224;
  wire sub_ln712_fu_512_p2_carry__1_n_225;
  wire sub_ln712_fu_512_p2_carry__2_i_1_n_222;
  wire sub_ln712_fu_512_p2_carry__2_i_2_n_222;
  wire sub_ln712_fu_512_p2_carry__2_i_3_n_222;
  wire sub_ln712_fu_512_p2_carry__2_i_4_n_222;
  wire sub_ln712_fu_512_p2_carry__2_n_223;
  wire sub_ln712_fu_512_p2_carry__2_n_224;
  wire sub_ln712_fu_512_p2_carry__2_n_225;
  wire sub_ln712_fu_512_p2_carry_i_1_n_222;
  wire sub_ln712_fu_512_p2_carry_i_2_n_222;
  wire sub_ln712_fu_512_p2_carry_i_3_n_222;
  wire sub_ln712_fu_512_p2_carry_i_4_n_222;
  wire sub_ln712_fu_512_p2_carry_n_222;
  wire sub_ln712_fu_512_p2_carry_n_223;
  wire sub_ln712_fu_512_p2_carry_n_224;
  wire sub_ln712_fu_512_p2_carry_n_225;
  wire [15:0]sub_ln712_reg_1071;
  wire [0:0]\sub_ln712_reg_1071_reg[0]_0 ;
  wire tmp_2_reg_928;
  wire tmp_2_reg_928_pp0_iter6_reg;
  wire tmp_5_reg_1096;
  wire tmp_6_reg_1111;
  wire tmp_7_reg_1126;
  wire [15:0]\tmp_7_reg_1126_reg[0]_0 ;
  wire tmp_8_reg_1141;
  wire [15:0]\tmp_8_reg_1141_reg[0]_0 ;
  wire tmp_reg_953;
  wire tmp_reg_953_pp0_iter7_reg;
  wire [15:0]trunc_ln1201_10_reg_1116;
  wire [13:0]trunc_ln1201_11_reg_1121;
  wire [15:0]trunc_ln1201_12_reg_1131;
  wire [13:0]trunc_ln1201_13_reg_1136;
  wire [15:0]trunc_ln1201_14_reg_1146;
  wire [13:0]trunc_ln1201_15_reg_1151;
  wire [15:0]trunc_ln1201_1_reg_993;
  wire [0:0]\trunc_ln1201_1_reg_993_reg[0]_0 ;
  wire [14:14]trunc_ln1201_2_reg_958;
  wire [14:0]trunc_ln1201_2_reg_958_pp0_iter7_reg;
  wire [0:0]trunc_ln1201_3_reg_978;
  wire [15:0]trunc_ln1201_3_reg_978_pp0_iter7_reg;
  wire [15:0]trunc_ln1201_4_reg_963;
  wire [0:0]\trunc_ln1201_4_reg_963_reg[0]_0 ;
  wire [14:14]trunc_ln1201_5_reg_933;
  wire [14:0]trunc_ln1201_5_reg_933_pp0_iter6_reg;
  wire [15:0]trunc_ln1201_6_reg_1101;
  wire [13:0]trunc_ln1201_9_reg_1106;
  wire [15:0]trunc_ln1201_s_reg_1010;
  wire [0:0]\trunc_ln1201_s_reg_1010_reg[0]_0 ;
  wire [15:0]trunc_ln2_reg_1060;
  wire [7:1]trunc_ln88_reg_829;
  wire twid_rom_M_imag_V_t_empty_n;
  wire twid_rom_M_real_V_t_empty_n;
  wire [15:0]w_M_imag_V_reg_988;
  wire [14:0]w_M_real_V_reg_983;
  wire [14:0]zext_ln1168_reg_1015_reg;
  wire \zext_ln712_reg_839_pp0_iter14_reg_reg[0]_srl12_n_222 ;
  wire \zext_ln712_reg_839_pp0_iter14_reg_reg[1]_srl12_n_222 ;
  wire \zext_ln712_reg_839_pp0_iter14_reg_reg[2]_srl12_n_222 ;
  wire \zext_ln712_reg_839_pp0_iter14_reg_reg[3]_srl12_n_222 ;
  wire \zext_ln712_reg_839_pp0_iter14_reg_reg[4]_srl12_n_222 ;
  wire \zext_ln712_reg_839_pp0_iter14_reg_reg[5]_srl12_n_222 ;
  wire \zext_ln712_reg_839_pp0_iter14_reg_reg[6]_srl12_n_222 ;
  wire \zext_ln712_reg_839_pp0_iter14_reg_reg[7]_srl12_n_222 ;
  wire [7:1]zext_ln712_reg_839_pp0_iter2_reg_reg;
  wire [7:0]\zext_ln712_reg_839_pp0_iter2_reg_reg[7]_0 ;
  wire [7:1]zext_ln712_reg_839_reg;
  wire [7:0]\zext_ln90_reg_851_reg[7]_0 ;
  wire [3:3]NLW_add_ln712_fu_508_p2_carry__2_CO_UNCONNECTED;
  wire [3:2]\NLW_f_M_imag_V_reg_998_pp0_iter11_reg_reg[15]_srl5_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_f_M_imag_V_reg_998_pp0_iter11_reg_reg[15]_srl5_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_f_M_real_V_reg_1027_pp0_iter11_reg_reg[15]_srl4_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_f_M_real_V_reg_1027_pp0_iter11_reg_reg[15]_srl4_i_2_O_UNCONNECTED ;
  wire [3:3]NLW_p_r_M_imag_V_1_fu_528_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_p_r_M_real_V_1_fu_520_p2_carry__2_CO_UNCONNECTED;
  wire [3:2]NLW_p_reg_reg_i_17__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_reg_reg_i_17__0_O_UNCONNECTED;
  wire [3:0]NLW_ret_V_6_fu_322_p2_carry__3_CO_UNCONNECTED;
  wire [3:1]NLW_ret_V_6_fu_322_p2_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_ret_V_7_fu_276_p2_carry__3_CO_UNCONNECTED;
  wire [3:1]NLW_ret_V_7_fu_276_p2_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_ret_V_8_fu_270_p2_carry__3_CO_UNCONNECTED;
  wire [3:1]NLW_ret_V_8_fu_270_p2_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_ret_V_9_fu_316_p2_carry__3_CO_UNCONNECTED;
  wire [3:1]NLW_ret_V_9_fu_316_p2_carry__3_O_UNCONNECTED;
  wire [3:2]\NLW_select_ln1201_3_reg_1161_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_select_ln1201_3_reg_1161_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_select_ln1201_4_reg_1166_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_select_ln1201_4_reg_1166_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_select_ln1201_5_reg_1171_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_select_ln1201_5_reg_1171_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_select_ln1201_reg_1156_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_select_ln1201_reg_1156_reg[15]_i_2_O_UNCONNECTED ;
  wire [0:0]NLW_sub_ln1201_11_fu_644_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_sub_ln1201_11_fu_644_p2_carry__3_CO_UNCONNECTED;
  wire [3:1]NLW_sub_ln1201_11_fu_644_p2_carry__3_O_UNCONNECTED;
  wire [0:0]NLW_sub_ln1201_13_fu_678_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_sub_ln1201_13_fu_678_p2_carry__3_CO_UNCONNECTED;
  wire [3:1]NLW_sub_ln1201_13_fu_678_p2_carry__3_O_UNCONNECTED;
  wire [0:0]NLW_sub_ln1201_2_fu_346_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_sub_ln1201_2_fu_346_p2_carry__3_CO_UNCONNECTED;
  wire [3:1]NLW_sub_ln1201_2_fu_346_p2_carry__3_O_UNCONNECTED;
  wire [0:0]NLW_sub_ln1201_5_fu_444_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_sub_ln1201_5_fu_444_p2_carry__3_CO_UNCONNECTED;
  wire [3:1]NLW_sub_ln1201_5_fu_444_p2_carry__3_O_UNCONNECTED;
  wire [0:0]NLW_sub_ln1201_7_fu_576_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_sub_ln1201_7_fu_576_p2_carry__3_CO_UNCONNECTED;
  wire [3:1]NLW_sub_ln1201_7_fu_576_p2_carry__3_O_UNCONNECTED;
  wire [0:0]NLW_sub_ln1201_9_fu_610_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_sub_ln1201_9_fu_610_p2_carry__3_CO_UNCONNECTED;
  wire [3:1]NLW_sub_ln1201_9_fu_610_p2_carry__3_O_UNCONNECTED;
  wire [0:0]NLW_sub_ln1201_fu_415_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_sub_ln1201_fu_415_p2_carry__3_CO_UNCONNECTED;
  wire [3:1]NLW_sub_ln1201_fu_415_p2_carry__3_O_UNCONNECTED;
  wire [3:3]\NLW_sub_ln712_1_reg_891_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]NLW_sub_ln712_2_fu_516_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_sub_ln712_3_fu_524_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_sub_ln712_fu_512_p2_carry__2_CO_UNCONNECTED;

  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG_reg[7][0]_srl8_i_1 
       (.I0(Q[2]),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(real_spectrum_lo_i_full_n),
        .I3(ap_enable_reg_pp0_iter16_reg_0),
        .O(shiftReg_ce));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln712_fu_508_p2_carry
       (.CI(1'b0),
        .CO({add_ln712_fu_508_p2_carry_n_222,add_ln712_fu_508_p2_carry_n_223,add_ln712_fu_508_p2_carry_n_224,add_ln712_fu_508_p2_carry_n_225}),
        .CYINIT(1'b0),
        .DI(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[3:0]),
        .O(add_ln712_fu_508_p2[3:0]),
        .S({add_ln712_fu_508_p2_carry_i_1_n_222,add_ln712_fu_508_p2_carry_i_2_n_222,add_ln712_fu_508_p2_carry_i_3_n_222,add_ln712_fu_508_p2_carry_i_4_n_222}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln712_fu_508_p2_carry__0
       (.CI(add_ln712_fu_508_p2_carry_n_222),
        .CO({add_ln712_fu_508_p2_carry__0_n_222,add_ln712_fu_508_p2_carry__0_n_223,add_ln712_fu_508_p2_carry__0_n_224,add_ln712_fu_508_p2_carry__0_n_225}),
        .CYINIT(1'b0),
        .DI(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[7:4]),
        .O(add_ln712_fu_508_p2[7:4]),
        .S({add_ln712_fu_508_p2_carry__0_i_1_n_222,add_ln712_fu_508_p2_carry__0_i_2_n_222,add_ln712_fu_508_p2_carry__0_i_3_n_222,add_ln712_fu_508_p2_carry__0_i_4_n_222}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln712_fu_508_p2_carry__0_i_1
       (.I0(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[7]),
        .I1(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[7]),
        .O(add_ln712_fu_508_p2_carry__0_i_1_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln712_fu_508_p2_carry__0_i_2
       (.I0(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[6]),
        .I1(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[6]),
        .O(add_ln712_fu_508_p2_carry__0_i_2_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln712_fu_508_p2_carry__0_i_3
       (.I0(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[5]),
        .I1(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[5]),
        .O(add_ln712_fu_508_p2_carry__0_i_3_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln712_fu_508_p2_carry__0_i_4
       (.I0(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[4]),
        .I1(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[4]),
        .O(add_ln712_fu_508_p2_carry__0_i_4_n_222));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln712_fu_508_p2_carry__1
       (.CI(add_ln712_fu_508_p2_carry__0_n_222),
        .CO({add_ln712_fu_508_p2_carry__1_n_222,add_ln712_fu_508_p2_carry__1_n_223,add_ln712_fu_508_p2_carry__1_n_224,add_ln712_fu_508_p2_carry__1_n_225}),
        .CYINIT(1'b0),
        .DI(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[11:8]),
        .O(add_ln712_fu_508_p2[11:8]),
        .S({add_ln712_fu_508_p2_carry__1_i_1_n_222,add_ln712_fu_508_p2_carry__1_i_2_n_222,add_ln712_fu_508_p2_carry__1_i_3_n_222,add_ln712_fu_508_p2_carry__1_i_4_n_222}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln712_fu_508_p2_carry__1_i_1
       (.I0(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[11]),
        .I1(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[11]),
        .O(add_ln712_fu_508_p2_carry__1_i_1_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln712_fu_508_p2_carry__1_i_2
       (.I0(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[10]),
        .I1(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[10]),
        .O(add_ln712_fu_508_p2_carry__1_i_2_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln712_fu_508_p2_carry__1_i_3
       (.I0(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[9]),
        .I1(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[9]),
        .O(add_ln712_fu_508_p2_carry__1_i_3_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln712_fu_508_p2_carry__1_i_4
       (.I0(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[8]),
        .I1(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[8]),
        .O(add_ln712_fu_508_p2_carry__1_i_4_n_222));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln712_fu_508_p2_carry__2
       (.CI(add_ln712_fu_508_p2_carry__1_n_222),
        .CO({NLW_add_ln712_fu_508_p2_carry__2_CO_UNCONNECTED[3],add_ln712_fu_508_p2_carry__2_n_223,add_ln712_fu_508_p2_carry__2_n_224,add_ln712_fu_508_p2_carry__2_n_225}),
        .CYINIT(1'b0),
        .DI({1'b0,descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[14:12]}),
        .O(add_ln712_fu_508_p2[15:12]),
        .S({add_ln712_fu_508_p2_carry__2_i_1_n_222,add_ln712_fu_508_p2_carry__2_i_2_n_222,add_ln712_fu_508_p2_carry__2_i_3_n_222,add_ln712_fu_508_p2_carry__2_i_4_n_222}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln712_fu_508_p2_carry__2_i_1
       (.I0(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[15]),
        .I1(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[15]),
        .O(add_ln712_fu_508_p2_carry__2_i_1_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln712_fu_508_p2_carry__2_i_2
       (.I0(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[14]),
        .I1(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[14]),
        .O(add_ln712_fu_508_p2_carry__2_i_2_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln712_fu_508_p2_carry__2_i_3
       (.I0(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[13]),
        .I1(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[13]),
        .O(add_ln712_fu_508_p2_carry__2_i_3_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln712_fu_508_p2_carry__2_i_4
       (.I0(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[12]),
        .I1(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[12]),
        .O(add_ln712_fu_508_p2_carry__2_i_4_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln712_fu_508_p2_carry_i_1
       (.I0(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[3]),
        .I1(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[3]),
        .O(add_ln712_fu_508_p2_carry_i_1_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln712_fu_508_p2_carry_i_2
       (.I0(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[2]),
        .I1(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[2]),
        .O(add_ln712_fu_508_p2_carry_i_2_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln712_fu_508_p2_carry_i_3
       (.I0(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[1]),
        .I1(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[1]),
        .O(add_ln712_fu_508_p2_carry_i_3_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln712_fu_508_p2_carry_i_4
       (.I0(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[0]),
        .I1(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[0]),
        .O(add_ln712_fu_508_p2_carry_i_4_n_222));
  FDRE \add_ln712_reg_1066_reg[0] 
       (.C(ap_clk),
        .CE(\sub_ln712_reg_1071_reg[0]_0 ),
        .D(add_ln712_fu_508_p2[0]),
        .Q(add_ln712_reg_1066[0]),
        .R(1'b0));
  FDRE \add_ln712_reg_1066_reg[10] 
       (.C(ap_clk),
        .CE(\sub_ln712_reg_1071_reg[0]_0 ),
        .D(add_ln712_fu_508_p2[10]),
        .Q(add_ln712_reg_1066[10]),
        .R(1'b0));
  FDRE \add_ln712_reg_1066_reg[11] 
       (.C(ap_clk),
        .CE(\sub_ln712_reg_1071_reg[0]_0 ),
        .D(add_ln712_fu_508_p2[11]),
        .Q(add_ln712_reg_1066[11]),
        .R(1'b0));
  FDRE \add_ln712_reg_1066_reg[12] 
       (.C(ap_clk),
        .CE(\sub_ln712_reg_1071_reg[0]_0 ),
        .D(add_ln712_fu_508_p2[12]),
        .Q(add_ln712_reg_1066[12]),
        .R(1'b0));
  FDRE \add_ln712_reg_1066_reg[13] 
       (.C(ap_clk),
        .CE(\sub_ln712_reg_1071_reg[0]_0 ),
        .D(add_ln712_fu_508_p2[13]),
        .Q(add_ln712_reg_1066[13]),
        .R(1'b0));
  FDRE \add_ln712_reg_1066_reg[14] 
       (.C(ap_clk),
        .CE(\sub_ln712_reg_1071_reg[0]_0 ),
        .D(add_ln712_fu_508_p2[14]),
        .Q(add_ln712_reg_1066[14]),
        .R(1'b0));
  FDRE \add_ln712_reg_1066_reg[15] 
       (.C(ap_clk),
        .CE(\sub_ln712_reg_1071_reg[0]_0 ),
        .D(add_ln712_fu_508_p2[15]),
        .Q(add_ln712_reg_1066[15]),
        .R(1'b0));
  FDRE \add_ln712_reg_1066_reg[1] 
       (.C(ap_clk),
        .CE(\sub_ln712_reg_1071_reg[0]_0 ),
        .D(add_ln712_fu_508_p2[1]),
        .Q(add_ln712_reg_1066[1]),
        .R(1'b0));
  FDRE \add_ln712_reg_1066_reg[2] 
       (.C(ap_clk),
        .CE(\sub_ln712_reg_1071_reg[0]_0 ),
        .D(add_ln712_fu_508_p2[2]),
        .Q(add_ln712_reg_1066[2]),
        .R(1'b0));
  FDRE \add_ln712_reg_1066_reg[3] 
       (.C(ap_clk),
        .CE(\sub_ln712_reg_1071_reg[0]_0 ),
        .D(add_ln712_fu_508_p2[3]),
        .Q(add_ln712_reg_1066[3]),
        .R(1'b0));
  FDRE \add_ln712_reg_1066_reg[4] 
       (.C(ap_clk),
        .CE(\sub_ln712_reg_1071_reg[0]_0 ),
        .D(add_ln712_fu_508_p2[4]),
        .Q(add_ln712_reg_1066[4]),
        .R(1'b0));
  FDRE \add_ln712_reg_1066_reg[5] 
       (.C(ap_clk),
        .CE(\sub_ln712_reg_1071_reg[0]_0 ),
        .D(add_ln712_fu_508_p2[5]),
        .Q(add_ln712_reg_1066[5]),
        .R(1'b0));
  FDRE \add_ln712_reg_1066_reg[6] 
       (.C(ap_clk),
        .CE(\sub_ln712_reg_1071_reg[0]_0 ),
        .D(add_ln712_fu_508_p2[6]),
        .Q(add_ln712_reg_1066[6]),
        .R(1'b0));
  FDRE \add_ln712_reg_1066_reg[7] 
       (.C(ap_clk),
        .CE(\sub_ln712_reg_1071_reg[0]_0 ),
        .D(add_ln712_fu_508_p2[7]),
        .Q(add_ln712_reg_1066[7]),
        .R(1'b0));
  FDRE \add_ln712_reg_1066_reg[8] 
       (.C(ap_clk),
        .CE(\sub_ln712_reg_1071_reg[0]_0 ),
        .D(add_ln712_fu_508_p2[8]),
        .Q(add_ln712_reg_1066[8]),
        .R(1'b0));
  FDRE \add_ln712_reg_1066_reg[9] 
       (.C(ap_clk),
        .CE(\sub_ln712_reg_1071_reg[0]_0 ),
        .D(add_ln712_fu_508_p2[9]),
        .Q(add_ln712_reg_1066[9]),
        .R(1'b0));
  FDRE \add_ln88_reg_824_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln88_fu_221_p2[0]),
        .Q(add_ln88_reg_824[0]),
        .R(1'b0));
  FDRE \add_ln88_reg_824_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln88_fu_221_p2[1]),
        .Q(add_ln88_reg_824[1]),
        .R(1'b0));
  FDRE \add_ln88_reg_824_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln88_fu_221_p2[2]),
        .Q(add_ln88_reg_824[2]),
        .R(1'b0));
  FDRE \add_ln88_reg_824_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln88_fu_221_p2[3]),
        .Q(add_ln88_reg_824[3]),
        .R(1'b0));
  FDRE \add_ln88_reg_824_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln88_fu_221_p2[4]),
        .Q(add_ln88_reg_824[4]),
        .R(1'b0));
  FDRE \add_ln88_reg_824_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln88_fu_221_p2[5]),
        .Q(add_ln88_reg_824[5]),
        .R(1'b0));
  FDRE \add_ln88_reg_824_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln88_fu_221_p2[6]),
        .Q(add_ln88_reg_824[6]),
        .R(1'b0));
  FDRE \add_ln88_reg_824_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln88_fu_221_p2[7]),
        .Q(add_ln88_reg_824[7]),
        .R(1'b0));
  FDRE \add_ln88_reg_824_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln88_fu_221_p2[8]),
        .Q(add_ln88_reg_824[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter9),
        .Q(ap_enable_reg_pp0_iter10),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter11_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter10),
        .Q(ap_enable_reg_pp0_iter11),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter12_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter11),
        .Q(ap_enable_reg_pp0_iter12),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter13_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter12),
        .Q(ap_enable_reg_pp0_iter13),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter14_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter13),
        .Q(ap_enable_reg_pp0_iter14),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter15_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter14),
        .Q(ap_enable_reg_pp0_iter15),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter16_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter15),
        .Q(ap_enable_reg_pp0_iter16_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_264),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(SS));
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/ap_loop_exit_ready_pp0_iter14_reg_reg_srl14 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter14_reg_reg_srl14
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter14_reg_reg_srl14_n_222));
  FDRE ap_loop_exit_ready_pp0_iter15_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter14_reg_reg_srl14_n_222),
        .Q(ap_loop_exit_ready_pp0_iter15_reg),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_1_load_1_reg_866_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_imag_V_1_load_1_reg_866_reg[15]_0 [0]),
        .Q(descramble_buf_M_imag_V_1_load_1_reg_866[0]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_1_load_1_reg_866_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_imag_V_1_load_1_reg_866_reg[15]_0 [10]),
        .Q(descramble_buf_M_imag_V_1_load_1_reg_866[10]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_1_load_1_reg_866_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_imag_V_1_load_1_reg_866_reg[15]_0 [11]),
        .Q(descramble_buf_M_imag_V_1_load_1_reg_866[11]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_1_load_1_reg_866_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_imag_V_1_load_1_reg_866_reg[15]_0 [12]),
        .Q(descramble_buf_M_imag_V_1_load_1_reg_866[12]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_1_load_1_reg_866_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_imag_V_1_load_1_reg_866_reg[15]_0 [13]),
        .Q(descramble_buf_M_imag_V_1_load_1_reg_866[13]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_1_load_1_reg_866_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_imag_V_1_load_1_reg_866_reg[15]_0 [14]),
        .Q(descramble_buf_M_imag_V_1_load_1_reg_866[14]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_1_load_1_reg_866_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_imag_V_1_load_1_reg_866_reg[15]_0 [15]),
        .Q(descramble_buf_M_imag_V_1_load_1_reg_866[15]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_1_load_1_reg_866_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_imag_V_1_load_1_reg_866_reg[15]_0 [1]),
        .Q(descramble_buf_M_imag_V_1_load_1_reg_866[1]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_1_load_1_reg_866_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_imag_V_1_load_1_reg_866_reg[15]_0 [2]),
        .Q(descramble_buf_M_imag_V_1_load_1_reg_866[2]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_1_load_1_reg_866_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_imag_V_1_load_1_reg_866_reg[15]_0 [3]),
        .Q(descramble_buf_M_imag_V_1_load_1_reg_866[3]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_1_load_1_reg_866_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_imag_V_1_load_1_reg_866_reg[15]_0 [4]),
        .Q(descramble_buf_M_imag_V_1_load_1_reg_866[4]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_1_load_1_reg_866_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_imag_V_1_load_1_reg_866_reg[15]_0 [5]),
        .Q(descramble_buf_M_imag_V_1_load_1_reg_866[5]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_1_load_1_reg_866_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_imag_V_1_load_1_reg_866_reg[15]_0 [6]),
        .Q(descramble_buf_M_imag_V_1_load_1_reg_866[6]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_1_load_1_reg_866_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_imag_V_1_load_1_reg_866_reg[15]_0 [7]),
        .Q(descramble_buf_M_imag_V_1_load_1_reg_866[7]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_1_load_1_reg_866_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_imag_V_1_load_1_reg_866_reg[15]_0 [8]),
        .Q(descramble_buf_M_imag_V_1_load_1_reg_866[8]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_1_load_1_reg_866_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_imag_V_1_load_1_reg_866_reg[15]_0 [9]),
        .Q(descramble_buf_M_imag_V_1_load_1_reg_866[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[0]_srl7 " *) 
  SRL16E \descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(descramble_buf_M_imag_V_load_reg_876[0]),
        .Q(\descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[0]_srl7_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[10]_srl7 " *) 
  SRL16E \descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[10]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(descramble_buf_M_imag_V_load_reg_876[10]),
        .Q(\descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[10]_srl7_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[11]_srl7 " *) 
  SRL16E \descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[11]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(descramble_buf_M_imag_V_load_reg_876[11]),
        .Q(\descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[11]_srl7_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[12]_srl7 " *) 
  SRL16E \descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[12]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(descramble_buf_M_imag_V_load_reg_876[12]),
        .Q(\descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[12]_srl7_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[13]_srl7 " *) 
  SRL16E \descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[13]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(descramble_buf_M_imag_V_load_reg_876[13]),
        .Q(\descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[13]_srl7_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[14]_srl7 " *) 
  SRL16E \descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[14]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(descramble_buf_M_imag_V_load_reg_876[14]),
        .Q(\descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[14]_srl7_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[15]_srl7 " *) 
  SRL16E \descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[15]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(descramble_buf_M_imag_V_load_reg_876[15]),
        .Q(\descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[15]_srl7_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[1]_srl7 " *) 
  SRL16E \descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(descramble_buf_M_imag_V_load_reg_876[1]),
        .Q(\descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[1]_srl7_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[2]_srl7 " *) 
  SRL16E \descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(descramble_buf_M_imag_V_load_reg_876[2]),
        .Q(\descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[2]_srl7_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[3]_srl7 " *) 
  SRL16E \descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(descramble_buf_M_imag_V_load_reg_876[3]),
        .Q(\descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[3]_srl7_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[4]_srl7 " *) 
  SRL16E \descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(descramble_buf_M_imag_V_load_reg_876[4]),
        .Q(\descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[4]_srl7_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[5]_srl7 " *) 
  SRL16E \descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(descramble_buf_M_imag_V_load_reg_876[5]),
        .Q(\descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[5]_srl7_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[6]_srl7 " *) 
  SRL16E \descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(descramble_buf_M_imag_V_load_reg_876[6]),
        .Q(\descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[6]_srl7_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[7]_srl7 " *) 
  SRL16E \descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(descramble_buf_M_imag_V_load_reg_876[7]),
        .Q(\descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[7]_srl7_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[8]_srl7 " *) 
  SRL16E \descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[8]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(descramble_buf_M_imag_V_load_reg_876[8]),
        .Q(\descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[8]_srl7_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[9]_srl7 " *) 
  SRL16E \descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[9]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(descramble_buf_M_imag_V_load_reg_876[9]),
        .Q(\descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[9]_srl7_n_222 ));
  FDRE \descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[0]_srl7_n_222 ),
        .Q(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[0]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[10]_srl7_n_222 ),
        .Q(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[10]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[11]_srl7_n_222 ),
        .Q(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[11]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[12]_srl7_n_222 ),
        .Q(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[12]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[13]_srl7_n_222 ),
        .Q(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[13]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[14]_srl7_n_222 ),
        .Q(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[14]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[15]_srl7_n_222 ),
        .Q(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[15]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[1]_srl7_n_222 ),
        .Q(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[1]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[2]_srl7_n_222 ),
        .Q(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[2]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[3]_srl7_n_222 ),
        .Q(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[3]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[4]_srl7_n_222 ),
        .Q(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[4]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[5]_srl7_n_222 ),
        .Q(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[5]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[6]_srl7_n_222 ),
        .Q(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[6]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[7]_srl7_n_222 ),
        .Q(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[7]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[8]_srl7_n_222 ),
        .Q(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[8]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_imag_V_load_reg_876_pp0_iter11_reg_reg[9]_srl7_n_222 ),
        .Q(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[9]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_load_reg_876_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_imag_V_load_reg_876_reg[15]_0 [0]),
        .Q(descramble_buf_M_imag_V_load_reg_876[0]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_load_reg_876_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_imag_V_load_reg_876_reg[15]_0 [10]),
        .Q(descramble_buf_M_imag_V_load_reg_876[10]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_load_reg_876_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_imag_V_load_reg_876_reg[15]_0 [11]),
        .Q(descramble_buf_M_imag_V_load_reg_876[11]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_load_reg_876_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_imag_V_load_reg_876_reg[15]_0 [12]),
        .Q(descramble_buf_M_imag_V_load_reg_876[12]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_load_reg_876_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_imag_V_load_reg_876_reg[15]_0 [13]),
        .Q(descramble_buf_M_imag_V_load_reg_876[13]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_load_reg_876_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_imag_V_load_reg_876_reg[15]_0 [14]),
        .Q(descramble_buf_M_imag_V_load_reg_876[14]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_load_reg_876_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_imag_V_load_reg_876_reg[15]_0 [15]),
        .Q(descramble_buf_M_imag_V_load_reg_876[15]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_load_reg_876_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_imag_V_load_reg_876_reg[15]_0 [1]),
        .Q(descramble_buf_M_imag_V_load_reg_876[1]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_load_reg_876_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_imag_V_load_reg_876_reg[15]_0 [2]),
        .Q(descramble_buf_M_imag_V_load_reg_876[2]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_load_reg_876_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_imag_V_load_reg_876_reg[15]_0 [3]),
        .Q(descramble_buf_M_imag_V_load_reg_876[3]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_load_reg_876_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_imag_V_load_reg_876_reg[15]_0 [4]),
        .Q(descramble_buf_M_imag_V_load_reg_876[4]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_load_reg_876_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_imag_V_load_reg_876_reg[15]_0 [5]),
        .Q(descramble_buf_M_imag_V_load_reg_876[5]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_load_reg_876_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_imag_V_load_reg_876_reg[15]_0 [6]),
        .Q(descramble_buf_M_imag_V_load_reg_876[6]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_load_reg_876_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_imag_V_load_reg_876_reg[15]_0 [7]),
        .Q(descramble_buf_M_imag_V_load_reg_876[7]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_load_reg_876_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_imag_V_load_reg_876_reg[15]_0 [8]),
        .Q(descramble_buf_M_imag_V_load_reg_876[8]),
        .R(1'b0));
  FDRE \descramble_buf_M_imag_V_load_reg_876_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_imag_V_load_reg_876_reg[15]_0 [9]),
        .Q(descramble_buf_M_imag_V_load_reg_876[9]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_1_load_1_reg_913_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_real_V_1_load_1_reg_913_reg[15]_0 [0]),
        .Q(descramble_buf_M_real_V_1_load_1_reg_913[0]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_1_load_1_reg_913_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_real_V_1_load_1_reg_913_reg[15]_0 [10]),
        .Q(descramble_buf_M_real_V_1_load_1_reg_913[10]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_1_load_1_reg_913_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_real_V_1_load_1_reg_913_reg[15]_0 [11]),
        .Q(descramble_buf_M_real_V_1_load_1_reg_913[11]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_1_load_1_reg_913_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_real_V_1_load_1_reg_913_reg[15]_0 [12]),
        .Q(descramble_buf_M_real_V_1_load_1_reg_913[12]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_1_load_1_reg_913_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_real_V_1_load_1_reg_913_reg[15]_0 [13]),
        .Q(descramble_buf_M_real_V_1_load_1_reg_913[13]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_1_load_1_reg_913_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_real_V_1_load_1_reg_913_reg[15]_0 [14]),
        .Q(descramble_buf_M_real_V_1_load_1_reg_913[14]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_1_load_1_reg_913_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_real_V_1_load_1_reg_913_reg[15]_0 [15]),
        .Q(descramble_buf_M_real_V_1_load_1_reg_913[15]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_1_load_1_reg_913_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_real_V_1_load_1_reg_913_reg[15]_0 [1]),
        .Q(descramble_buf_M_real_V_1_load_1_reg_913[1]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_1_load_1_reg_913_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_real_V_1_load_1_reg_913_reg[15]_0 [2]),
        .Q(descramble_buf_M_real_V_1_load_1_reg_913[2]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_1_load_1_reg_913_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_real_V_1_load_1_reg_913_reg[15]_0 [3]),
        .Q(descramble_buf_M_real_V_1_load_1_reg_913[3]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_1_load_1_reg_913_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_real_V_1_load_1_reg_913_reg[15]_0 [4]),
        .Q(descramble_buf_M_real_V_1_load_1_reg_913[4]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_1_load_1_reg_913_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_real_V_1_load_1_reg_913_reg[15]_0 [5]),
        .Q(descramble_buf_M_real_V_1_load_1_reg_913[5]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_1_load_1_reg_913_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_real_V_1_load_1_reg_913_reg[15]_0 [6]),
        .Q(descramble_buf_M_real_V_1_load_1_reg_913[6]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_1_load_1_reg_913_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_real_V_1_load_1_reg_913_reg[15]_0 [7]),
        .Q(descramble_buf_M_real_V_1_load_1_reg_913[7]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_1_load_1_reg_913_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_real_V_1_load_1_reg_913_reg[15]_0 [8]),
        .Q(descramble_buf_M_real_V_1_load_1_reg_913[8]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_1_load_1_reg_913_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_real_V_1_load_1_reg_913_reg[15]_0 [9]),
        .Q(descramble_buf_M_real_V_1_load_1_reg_913[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[0]_srl6 " *) 
  SRL16E \descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(descramble_buf_M_real_V_load_reg_906[0]),
        .Q(\descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[0]_srl6_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[10]_srl6 " *) 
  SRL16E \descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[10]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(descramble_buf_M_real_V_load_reg_906[10]),
        .Q(\descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[10]_srl6_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[11]_srl6 " *) 
  SRL16E \descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[11]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(descramble_buf_M_real_V_load_reg_906[11]),
        .Q(\descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[11]_srl6_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[12]_srl6 " *) 
  SRL16E \descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[12]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(descramble_buf_M_real_V_load_reg_906[12]),
        .Q(\descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[12]_srl6_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[13]_srl6 " *) 
  SRL16E \descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[13]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(descramble_buf_M_real_V_load_reg_906[13]),
        .Q(\descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[13]_srl6_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[14]_srl6 " *) 
  SRL16E \descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[14]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(descramble_buf_M_real_V_load_reg_906[14]),
        .Q(\descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[14]_srl6_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[15]_srl6 " *) 
  SRL16E \descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[15]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(descramble_buf_M_real_V_load_reg_906[15]),
        .Q(\descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[15]_srl6_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[1]_srl6 " *) 
  SRL16E \descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(descramble_buf_M_real_V_load_reg_906[1]),
        .Q(\descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[1]_srl6_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[2]_srl6 " *) 
  SRL16E \descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(descramble_buf_M_real_V_load_reg_906[2]),
        .Q(\descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[2]_srl6_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[3]_srl6 " *) 
  SRL16E \descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(descramble_buf_M_real_V_load_reg_906[3]),
        .Q(\descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[3]_srl6_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[4]_srl6 " *) 
  SRL16E \descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(descramble_buf_M_real_V_load_reg_906[4]),
        .Q(\descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[4]_srl6_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[5]_srl6 " *) 
  SRL16E \descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(descramble_buf_M_real_V_load_reg_906[5]),
        .Q(\descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[5]_srl6_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[6]_srl6 " *) 
  SRL16E \descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(descramble_buf_M_real_V_load_reg_906[6]),
        .Q(\descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[6]_srl6_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[7]_srl6 " *) 
  SRL16E \descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(descramble_buf_M_real_V_load_reg_906[7]),
        .Q(\descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[7]_srl6_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[8]_srl6 " *) 
  SRL16E \descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[8]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(descramble_buf_M_real_V_load_reg_906[8]),
        .Q(\descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[8]_srl6_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[9]_srl6 " *) 
  SRL16E \descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[9]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(descramble_buf_M_real_V_load_reg_906[9]),
        .Q(\descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[9]_srl6_n_222 ));
  FDRE \descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[0]_srl6_n_222 ),
        .Q(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[0]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[10]_srl6_n_222 ),
        .Q(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[10]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[11]_srl6_n_222 ),
        .Q(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[11]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[12]_srl6_n_222 ),
        .Q(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[12]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[13]_srl6_n_222 ),
        .Q(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[13]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[14]_srl6_n_222 ),
        .Q(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[14]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[15]_srl6_n_222 ),
        .Q(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[15]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[1]_srl6_n_222 ),
        .Q(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[1]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[2]_srl6_n_222 ),
        .Q(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[2]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[3]_srl6_n_222 ),
        .Q(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[3]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[4]_srl6_n_222 ),
        .Q(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[4]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[5]_srl6_n_222 ),
        .Q(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[5]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[6]_srl6_n_222 ),
        .Q(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[6]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[7]_srl6_n_222 ),
        .Q(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[7]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[8]_srl6_n_222 ),
        .Q(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[8]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_real_V_load_reg_906_pp0_iter11_reg_reg[9]_srl6_n_222 ),
        .Q(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[9]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_load_reg_906_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_real_V_load_reg_906_reg[15]_0 [0]),
        .Q(descramble_buf_M_real_V_load_reg_906[0]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_load_reg_906_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_real_V_load_reg_906_reg[15]_0 [10]),
        .Q(descramble_buf_M_real_V_load_reg_906[10]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_load_reg_906_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_real_V_load_reg_906_reg[15]_0 [11]),
        .Q(descramble_buf_M_real_V_load_reg_906[11]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_load_reg_906_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_real_V_load_reg_906_reg[15]_0 [12]),
        .Q(descramble_buf_M_real_V_load_reg_906[12]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_load_reg_906_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_real_V_load_reg_906_reg[15]_0 [13]),
        .Q(descramble_buf_M_real_V_load_reg_906[13]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_load_reg_906_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_real_V_load_reg_906_reg[15]_0 [14]),
        .Q(descramble_buf_M_real_V_load_reg_906[14]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_load_reg_906_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_real_V_load_reg_906_reg[15]_0 [15]),
        .Q(descramble_buf_M_real_V_load_reg_906[15]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_load_reg_906_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_real_V_load_reg_906_reg[15]_0 [1]),
        .Q(descramble_buf_M_real_V_load_reg_906[1]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_load_reg_906_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_real_V_load_reg_906_reg[15]_0 [2]),
        .Q(descramble_buf_M_real_V_load_reg_906[2]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_load_reg_906_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_real_V_load_reg_906_reg[15]_0 [3]),
        .Q(descramble_buf_M_real_V_load_reg_906[3]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_load_reg_906_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_real_V_load_reg_906_reg[15]_0 [4]),
        .Q(descramble_buf_M_real_V_load_reg_906[4]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_load_reg_906_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_real_V_load_reg_906_reg[15]_0 [5]),
        .Q(descramble_buf_M_real_V_load_reg_906[5]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_load_reg_906_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_real_V_load_reg_906_reg[15]_0 [6]),
        .Q(descramble_buf_M_real_V_load_reg_906[6]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_load_reg_906_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_real_V_load_reg_906_reg[15]_0 [7]),
        .Q(descramble_buf_M_real_V_load_reg_906[7]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_load_reg_906_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_real_V_load_reg_906_reg[15]_0 [8]),
        .Q(descramble_buf_M_real_V_load_reg_906[8]),
        .R(1'b0));
  FDRE \descramble_buf_M_real_V_load_reg_906_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\descramble_buf_M_real_V_load_reg_906_reg[15]_0 [9]),
        .Q(descramble_buf_M_real_V_load_reg_906[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_imag_V_reg_998_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_imag_V_reg_998_pp0_iter11_reg_reg[0]_srl5 " *) 
  SRL16E \f_M_imag_V_reg_998_pp0_iter11_reg_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(f_M_imag_V_fu_435_p3[0]),
        .Q(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[0]_srl5_n_222 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \f_M_imag_V_reg_998_pp0_iter11_reg_reg[0]_srl5_i_1 
       (.I0(trunc_ln1201_4_reg_963[0]),
        .I1(trunc_ln1201_5_reg_933_pp0_iter6_reg[0]),
        .I2(tmp_2_reg_928_pp0_iter6_reg),
        .O(f_M_imag_V_fu_435_p3[0]));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_imag_V_reg_998_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_imag_V_reg_998_pp0_iter11_reg_reg[10]_srl5 " *) 
  SRL16E \f_M_imag_V_reg_998_pp0_iter11_reg_reg[10]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(f_M_imag_V_fu_435_p3[10]),
        .Q(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[10]_srl5_n_222 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \f_M_imag_V_reg_998_pp0_iter11_reg_reg[10]_srl5_i_1 
       (.I0(sub_ln1201_3_fu_430_p2[10]),
        .I1(trunc_ln1201_5_reg_933_pp0_iter6_reg[10]),
        .I2(tmp_2_reg_928_pp0_iter6_reg),
        .O(f_M_imag_V_fu_435_p3[10]));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_imag_V_reg_998_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_imag_V_reg_998_pp0_iter11_reg_reg[11]_srl5 " *) 
  SRL16E \f_M_imag_V_reg_998_pp0_iter11_reg_reg[11]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(f_M_imag_V_fu_435_p3[11]),
        .Q(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[11]_srl5_n_222 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \f_M_imag_V_reg_998_pp0_iter11_reg_reg[11]_srl5_i_1 
       (.I0(sub_ln1201_3_fu_430_p2[11]),
        .I1(trunc_ln1201_5_reg_933_pp0_iter6_reg[11]),
        .I2(tmp_2_reg_928_pp0_iter6_reg),
        .O(f_M_imag_V_fu_435_p3[11]));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_imag_V_reg_998_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_imag_V_reg_998_pp0_iter11_reg_reg[12]_srl5 " *) 
  SRL16E \f_M_imag_V_reg_998_pp0_iter11_reg_reg[12]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(f_M_imag_V_fu_435_p3[12]),
        .Q(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[12]_srl5_n_222 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \f_M_imag_V_reg_998_pp0_iter11_reg_reg[12]_srl5_i_1 
       (.I0(sub_ln1201_3_fu_430_p2[12]),
        .I1(trunc_ln1201_5_reg_933_pp0_iter6_reg[12]),
        .I2(tmp_2_reg_928_pp0_iter6_reg),
        .O(f_M_imag_V_fu_435_p3[12]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \f_M_imag_V_reg_998_pp0_iter11_reg_reg[12]_srl5_i_2 
       (.CI(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[8]_srl5_i_2_n_222 ),
        .CO({\f_M_imag_V_reg_998_pp0_iter11_reg_reg[12]_srl5_i_2_n_222 ,\f_M_imag_V_reg_998_pp0_iter11_reg_reg[12]_srl5_i_2_n_223 ,\f_M_imag_V_reg_998_pp0_iter11_reg_reg[12]_srl5_i_2_n_224 ,\f_M_imag_V_reg_998_pp0_iter11_reg_reg[12]_srl5_i_2_n_225 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_3_fu_430_p2[12:9]),
        .S({\f_M_imag_V_reg_998_pp0_iter11_reg_reg[12]_srl5_i_3_n_222 ,\f_M_imag_V_reg_998_pp0_iter11_reg_reg[12]_srl5_i_4_n_222 ,\f_M_imag_V_reg_998_pp0_iter11_reg_reg[12]_srl5_i_5_n_222 ,\f_M_imag_V_reg_998_pp0_iter11_reg_reg[12]_srl5_i_6_n_222 }));
  LUT1 #(
    .INIT(2'h1)) 
    \f_M_imag_V_reg_998_pp0_iter11_reg_reg[12]_srl5_i_3 
       (.I0(trunc_ln1201_4_reg_963[12]),
        .O(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[12]_srl5_i_3_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \f_M_imag_V_reg_998_pp0_iter11_reg_reg[12]_srl5_i_4 
       (.I0(trunc_ln1201_4_reg_963[11]),
        .O(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[12]_srl5_i_4_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \f_M_imag_V_reg_998_pp0_iter11_reg_reg[12]_srl5_i_5 
       (.I0(trunc_ln1201_4_reg_963[10]),
        .O(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[12]_srl5_i_5_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \f_M_imag_V_reg_998_pp0_iter11_reg_reg[12]_srl5_i_6 
       (.I0(trunc_ln1201_4_reg_963[9]),
        .O(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[12]_srl5_i_6_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_imag_V_reg_998_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_imag_V_reg_998_pp0_iter11_reg_reg[13]_srl5 " *) 
  SRL16E \f_M_imag_V_reg_998_pp0_iter11_reg_reg[13]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(f_M_imag_V_fu_435_p3[13]),
        .Q(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[13]_srl5_n_222 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \f_M_imag_V_reg_998_pp0_iter11_reg_reg[13]_srl5_i_1 
       (.I0(sub_ln1201_3_fu_430_p2[13]),
        .I1(trunc_ln1201_5_reg_933_pp0_iter6_reg[13]),
        .I2(tmp_2_reg_928_pp0_iter6_reg),
        .O(f_M_imag_V_fu_435_p3[13]));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_imag_V_reg_998_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_imag_V_reg_998_pp0_iter11_reg_reg[14]_srl5 " *) 
  SRL16E \f_M_imag_V_reg_998_pp0_iter11_reg_reg[14]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(f_M_imag_V_fu_435_p3[14]),
        .Q(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[14]_srl5_n_222 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \f_M_imag_V_reg_998_pp0_iter11_reg_reg[14]_srl5_i_1 
       (.I0(sub_ln1201_3_fu_430_p2[14]),
        .I1(trunc_ln1201_5_reg_933_pp0_iter6_reg[14]),
        .I2(tmp_2_reg_928_pp0_iter6_reg),
        .O(f_M_imag_V_fu_435_p3[14]));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_imag_V_reg_998_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_imag_V_reg_998_pp0_iter11_reg_reg[15]_srl5 " *) 
  SRL16E \f_M_imag_V_reg_998_pp0_iter11_reg_reg[15]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[15]_srl5_i_1_n_222 ),
        .Q(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[15]_srl5_n_222 ));
  LUT2 #(
    .INIT(4'h8)) 
    \f_M_imag_V_reg_998_pp0_iter11_reg_reg[15]_srl5_i_1 
       (.I0(sub_ln1201_3_fu_430_p2[15]),
        .I1(tmp_2_reg_928_pp0_iter6_reg),
        .O(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[15]_srl5_i_1_n_222 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \f_M_imag_V_reg_998_pp0_iter11_reg_reg[15]_srl5_i_2 
       (.CI(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[12]_srl5_i_2_n_222 ),
        .CO({\NLW_f_M_imag_V_reg_998_pp0_iter11_reg_reg[15]_srl5_i_2_CO_UNCONNECTED [3:2],\f_M_imag_V_reg_998_pp0_iter11_reg_reg[15]_srl5_i_2_n_224 ,\f_M_imag_V_reg_998_pp0_iter11_reg_reg[15]_srl5_i_2_n_225 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_f_M_imag_V_reg_998_pp0_iter11_reg_reg[15]_srl5_i_2_O_UNCONNECTED [3],sub_ln1201_3_fu_430_p2[15:13]}),
        .S({1'b0,\f_M_imag_V_reg_998_pp0_iter11_reg_reg[15]_srl5_i_3_n_222 ,\f_M_imag_V_reg_998_pp0_iter11_reg_reg[15]_srl5_i_4_n_222 ,\f_M_imag_V_reg_998_pp0_iter11_reg_reg[15]_srl5_i_5_n_222 }));
  LUT1 #(
    .INIT(2'h1)) 
    \f_M_imag_V_reg_998_pp0_iter11_reg_reg[15]_srl5_i_3 
       (.I0(trunc_ln1201_4_reg_963[15]),
        .O(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[15]_srl5_i_3_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \f_M_imag_V_reg_998_pp0_iter11_reg_reg[15]_srl5_i_4 
       (.I0(trunc_ln1201_4_reg_963[14]),
        .O(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[15]_srl5_i_4_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \f_M_imag_V_reg_998_pp0_iter11_reg_reg[15]_srl5_i_5 
       (.I0(trunc_ln1201_4_reg_963[13]),
        .O(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[15]_srl5_i_5_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_imag_V_reg_998_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_imag_V_reg_998_pp0_iter11_reg_reg[1]_srl5 " *) 
  SRL16E \f_M_imag_V_reg_998_pp0_iter11_reg_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(f_M_imag_V_fu_435_p3[1]),
        .Q(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[1]_srl5_n_222 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \f_M_imag_V_reg_998_pp0_iter11_reg_reg[1]_srl5_i_1 
       (.I0(sub_ln1201_3_fu_430_p2[1]),
        .I1(trunc_ln1201_5_reg_933_pp0_iter6_reg[1]),
        .I2(tmp_2_reg_928_pp0_iter6_reg),
        .O(f_M_imag_V_fu_435_p3[1]));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_imag_V_reg_998_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_imag_V_reg_998_pp0_iter11_reg_reg[2]_srl5 " *) 
  SRL16E \f_M_imag_V_reg_998_pp0_iter11_reg_reg[2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(f_M_imag_V_fu_435_p3[2]),
        .Q(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[2]_srl5_n_222 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \f_M_imag_V_reg_998_pp0_iter11_reg_reg[2]_srl5_i_1 
       (.I0(sub_ln1201_3_fu_430_p2[2]),
        .I1(trunc_ln1201_5_reg_933_pp0_iter6_reg[2]),
        .I2(tmp_2_reg_928_pp0_iter6_reg),
        .O(f_M_imag_V_fu_435_p3[2]));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_imag_V_reg_998_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_imag_V_reg_998_pp0_iter11_reg_reg[3]_srl5 " *) 
  SRL16E \f_M_imag_V_reg_998_pp0_iter11_reg_reg[3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(f_M_imag_V_fu_435_p3[3]),
        .Q(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[3]_srl5_n_222 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \f_M_imag_V_reg_998_pp0_iter11_reg_reg[3]_srl5_i_1 
       (.I0(sub_ln1201_3_fu_430_p2[3]),
        .I1(trunc_ln1201_5_reg_933_pp0_iter6_reg[3]),
        .I2(tmp_2_reg_928_pp0_iter6_reg),
        .O(f_M_imag_V_fu_435_p3[3]));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_imag_V_reg_998_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_imag_V_reg_998_pp0_iter11_reg_reg[4]_srl5 " *) 
  SRL16E \f_M_imag_V_reg_998_pp0_iter11_reg_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(f_M_imag_V_fu_435_p3[4]),
        .Q(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[4]_srl5_n_222 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \f_M_imag_V_reg_998_pp0_iter11_reg_reg[4]_srl5_i_1 
       (.I0(sub_ln1201_3_fu_430_p2[4]),
        .I1(trunc_ln1201_5_reg_933_pp0_iter6_reg[4]),
        .I2(tmp_2_reg_928_pp0_iter6_reg),
        .O(f_M_imag_V_fu_435_p3[4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \f_M_imag_V_reg_998_pp0_iter11_reg_reg[4]_srl5_i_2 
       (.CI(1'b0),
        .CO({\f_M_imag_V_reg_998_pp0_iter11_reg_reg[4]_srl5_i_2_n_222 ,\f_M_imag_V_reg_998_pp0_iter11_reg_reg[4]_srl5_i_2_n_223 ,\f_M_imag_V_reg_998_pp0_iter11_reg_reg[4]_srl5_i_2_n_224 ,\f_M_imag_V_reg_998_pp0_iter11_reg_reg[4]_srl5_i_2_n_225 }),
        .CYINIT(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[4]_srl5_i_3_n_222 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_3_fu_430_p2[4:1]),
        .S({\f_M_imag_V_reg_998_pp0_iter11_reg_reg[4]_srl5_i_4_n_222 ,\f_M_imag_V_reg_998_pp0_iter11_reg_reg[4]_srl5_i_5_n_222 ,\f_M_imag_V_reg_998_pp0_iter11_reg_reg[4]_srl5_i_6_n_222 ,\f_M_imag_V_reg_998_pp0_iter11_reg_reg[4]_srl5_i_7_n_222 }));
  LUT1 #(
    .INIT(2'h1)) 
    \f_M_imag_V_reg_998_pp0_iter11_reg_reg[4]_srl5_i_3 
       (.I0(trunc_ln1201_4_reg_963[0]),
        .O(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[4]_srl5_i_3_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \f_M_imag_V_reg_998_pp0_iter11_reg_reg[4]_srl5_i_4 
       (.I0(trunc_ln1201_4_reg_963[4]),
        .O(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[4]_srl5_i_4_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \f_M_imag_V_reg_998_pp0_iter11_reg_reg[4]_srl5_i_5 
       (.I0(trunc_ln1201_4_reg_963[3]),
        .O(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[4]_srl5_i_5_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \f_M_imag_V_reg_998_pp0_iter11_reg_reg[4]_srl5_i_6 
       (.I0(trunc_ln1201_4_reg_963[2]),
        .O(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[4]_srl5_i_6_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \f_M_imag_V_reg_998_pp0_iter11_reg_reg[4]_srl5_i_7 
       (.I0(trunc_ln1201_4_reg_963[1]),
        .O(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[4]_srl5_i_7_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_imag_V_reg_998_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_imag_V_reg_998_pp0_iter11_reg_reg[5]_srl5 " *) 
  SRL16E \f_M_imag_V_reg_998_pp0_iter11_reg_reg[5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(f_M_imag_V_fu_435_p3[5]),
        .Q(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[5]_srl5_n_222 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \f_M_imag_V_reg_998_pp0_iter11_reg_reg[5]_srl5_i_1 
       (.I0(sub_ln1201_3_fu_430_p2[5]),
        .I1(trunc_ln1201_5_reg_933_pp0_iter6_reg[5]),
        .I2(tmp_2_reg_928_pp0_iter6_reg),
        .O(f_M_imag_V_fu_435_p3[5]));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_imag_V_reg_998_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_imag_V_reg_998_pp0_iter11_reg_reg[6]_srl5 " *) 
  SRL16E \f_M_imag_V_reg_998_pp0_iter11_reg_reg[6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(f_M_imag_V_fu_435_p3[6]),
        .Q(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[6]_srl5_n_222 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \f_M_imag_V_reg_998_pp0_iter11_reg_reg[6]_srl5_i_1 
       (.I0(sub_ln1201_3_fu_430_p2[6]),
        .I1(trunc_ln1201_5_reg_933_pp0_iter6_reg[6]),
        .I2(tmp_2_reg_928_pp0_iter6_reg),
        .O(f_M_imag_V_fu_435_p3[6]));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_imag_V_reg_998_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_imag_V_reg_998_pp0_iter11_reg_reg[7]_srl5 " *) 
  SRL16E \f_M_imag_V_reg_998_pp0_iter11_reg_reg[7]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(f_M_imag_V_fu_435_p3[7]),
        .Q(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[7]_srl5_n_222 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \f_M_imag_V_reg_998_pp0_iter11_reg_reg[7]_srl5_i_1 
       (.I0(sub_ln1201_3_fu_430_p2[7]),
        .I1(trunc_ln1201_5_reg_933_pp0_iter6_reg[7]),
        .I2(tmp_2_reg_928_pp0_iter6_reg),
        .O(f_M_imag_V_fu_435_p3[7]));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_imag_V_reg_998_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_imag_V_reg_998_pp0_iter11_reg_reg[8]_srl5 " *) 
  SRL16E \f_M_imag_V_reg_998_pp0_iter11_reg_reg[8]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(f_M_imag_V_fu_435_p3[8]),
        .Q(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[8]_srl5_n_222 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \f_M_imag_V_reg_998_pp0_iter11_reg_reg[8]_srl5_i_1 
       (.I0(sub_ln1201_3_fu_430_p2[8]),
        .I1(trunc_ln1201_5_reg_933_pp0_iter6_reg[8]),
        .I2(tmp_2_reg_928_pp0_iter6_reg),
        .O(f_M_imag_V_fu_435_p3[8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \f_M_imag_V_reg_998_pp0_iter11_reg_reg[8]_srl5_i_2 
       (.CI(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[4]_srl5_i_2_n_222 ),
        .CO({\f_M_imag_V_reg_998_pp0_iter11_reg_reg[8]_srl5_i_2_n_222 ,\f_M_imag_V_reg_998_pp0_iter11_reg_reg[8]_srl5_i_2_n_223 ,\f_M_imag_V_reg_998_pp0_iter11_reg_reg[8]_srl5_i_2_n_224 ,\f_M_imag_V_reg_998_pp0_iter11_reg_reg[8]_srl5_i_2_n_225 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_3_fu_430_p2[8:5]),
        .S({\f_M_imag_V_reg_998_pp0_iter11_reg_reg[8]_srl5_i_3_n_222 ,\f_M_imag_V_reg_998_pp0_iter11_reg_reg[8]_srl5_i_4_n_222 ,\f_M_imag_V_reg_998_pp0_iter11_reg_reg[8]_srl5_i_5_n_222 ,\f_M_imag_V_reg_998_pp0_iter11_reg_reg[8]_srl5_i_6_n_222 }));
  LUT1 #(
    .INIT(2'h1)) 
    \f_M_imag_V_reg_998_pp0_iter11_reg_reg[8]_srl5_i_3 
       (.I0(trunc_ln1201_4_reg_963[8]),
        .O(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[8]_srl5_i_3_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \f_M_imag_V_reg_998_pp0_iter11_reg_reg[8]_srl5_i_4 
       (.I0(trunc_ln1201_4_reg_963[7]),
        .O(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[8]_srl5_i_4_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \f_M_imag_V_reg_998_pp0_iter11_reg_reg[8]_srl5_i_5 
       (.I0(trunc_ln1201_4_reg_963[6]),
        .O(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[8]_srl5_i_5_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \f_M_imag_V_reg_998_pp0_iter11_reg_reg[8]_srl5_i_6 
       (.I0(trunc_ln1201_4_reg_963[5]),
        .O(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[8]_srl5_i_6_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_imag_V_reg_998_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_imag_V_reg_998_pp0_iter11_reg_reg[9]_srl5 " *) 
  SRL16E \f_M_imag_V_reg_998_pp0_iter11_reg_reg[9]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(f_M_imag_V_fu_435_p3[9]),
        .Q(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[9]_srl5_n_222 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \f_M_imag_V_reg_998_pp0_iter11_reg_reg[9]_srl5_i_1 
       (.I0(sub_ln1201_3_fu_430_p2[9]),
        .I1(trunc_ln1201_5_reg_933_pp0_iter6_reg[9]),
        .I2(tmp_2_reg_928_pp0_iter6_reg),
        .O(f_M_imag_V_fu_435_p3[9]));
  FDRE \f_M_imag_V_reg_998_pp0_iter12_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[0]_srl5_n_222 ),
        .Q(f_M_imag_V_reg_998_pp0_iter12_reg[0]),
        .R(1'b0));
  FDRE \f_M_imag_V_reg_998_pp0_iter12_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[10]_srl5_n_222 ),
        .Q(f_M_imag_V_reg_998_pp0_iter12_reg[10]),
        .R(1'b0));
  FDRE \f_M_imag_V_reg_998_pp0_iter12_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[11]_srl5_n_222 ),
        .Q(f_M_imag_V_reg_998_pp0_iter12_reg[11]),
        .R(1'b0));
  FDRE \f_M_imag_V_reg_998_pp0_iter12_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[12]_srl5_n_222 ),
        .Q(f_M_imag_V_reg_998_pp0_iter12_reg[12]),
        .R(1'b0));
  FDRE \f_M_imag_V_reg_998_pp0_iter12_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[13]_srl5_n_222 ),
        .Q(f_M_imag_V_reg_998_pp0_iter12_reg[13]),
        .R(1'b0));
  FDRE \f_M_imag_V_reg_998_pp0_iter12_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[14]_srl5_n_222 ),
        .Q(f_M_imag_V_reg_998_pp0_iter12_reg[14]),
        .R(1'b0));
  FDRE \f_M_imag_V_reg_998_pp0_iter12_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[15]_srl5_n_222 ),
        .Q(f_M_imag_V_reg_998_pp0_iter12_reg[15]),
        .R(1'b0));
  FDRE \f_M_imag_V_reg_998_pp0_iter12_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[1]_srl5_n_222 ),
        .Q(f_M_imag_V_reg_998_pp0_iter12_reg[1]),
        .R(1'b0));
  FDRE \f_M_imag_V_reg_998_pp0_iter12_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[2]_srl5_n_222 ),
        .Q(f_M_imag_V_reg_998_pp0_iter12_reg[2]),
        .R(1'b0));
  FDRE \f_M_imag_V_reg_998_pp0_iter12_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[3]_srl5_n_222 ),
        .Q(f_M_imag_V_reg_998_pp0_iter12_reg[3]),
        .R(1'b0));
  FDRE \f_M_imag_V_reg_998_pp0_iter12_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[4]_srl5_n_222 ),
        .Q(f_M_imag_V_reg_998_pp0_iter12_reg[4]),
        .R(1'b0));
  FDRE \f_M_imag_V_reg_998_pp0_iter12_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[5]_srl5_n_222 ),
        .Q(f_M_imag_V_reg_998_pp0_iter12_reg[5]),
        .R(1'b0));
  FDRE \f_M_imag_V_reg_998_pp0_iter12_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[6]_srl5_n_222 ),
        .Q(f_M_imag_V_reg_998_pp0_iter12_reg[6]),
        .R(1'b0));
  FDRE \f_M_imag_V_reg_998_pp0_iter12_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[7]_srl5_n_222 ),
        .Q(f_M_imag_V_reg_998_pp0_iter12_reg[7]),
        .R(1'b0));
  FDRE \f_M_imag_V_reg_998_pp0_iter12_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[8]_srl5_n_222 ),
        .Q(f_M_imag_V_reg_998_pp0_iter12_reg[8]),
        .R(1'b0));
  FDRE \f_M_imag_V_reg_998_pp0_iter12_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\f_M_imag_V_reg_998_pp0_iter11_reg_reg[9]_srl5_n_222 ),
        .Q(f_M_imag_V_reg_998_pp0_iter12_reg[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_real_V_reg_1027_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_real_V_reg_1027_pp0_iter11_reg_reg[0]_srl4 " *) 
  SRL16E \f_M_real_V_reg_1027_pp0_iter11_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(f_M_real_V_fu_470_p3[0]),
        .Q(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[0]_srl4_n_222 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \f_M_real_V_reg_1027_pp0_iter11_reg_reg[0]_srl4_i_1 
       (.I0(trunc_ln1201_1_reg_993[0]),
        .I1(trunc_ln1201_2_reg_958_pp0_iter7_reg[0]),
        .I2(tmp_reg_953_pp0_iter7_reg),
        .O(f_M_real_V_fu_470_p3[0]));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_real_V_reg_1027_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_real_V_reg_1027_pp0_iter11_reg_reg[10]_srl4 " *) 
  SRL16E \f_M_real_V_reg_1027_pp0_iter11_reg_reg[10]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(f_M_real_V_fu_470_p3[10]),
        .Q(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[10]_srl4_n_222 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \f_M_real_V_reg_1027_pp0_iter11_reg_reg[10]_srl4_i_1 
       (.I0(sub_ln1201_1_fu_465_p2[10]),
        .I1(trunc_ln1201_2_reg_958_pp0_iter7_reg[10]),
        .I2(tmp_reg_953_pp0_iter7_reg),
        .O(f_M_real_V_fu_470_p3[10]));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_real_V_reg_1027_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_real_V_reg_1027_pp0_iter11_reg_reg[11]_srl4 " *) 
  SRL16E \f_M_real_V_reg_1027_pp0_iter11_reg_reg[11]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(f_M_real_V_fu_470_p3[11]),
        .Q(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[11]_srl4_n_222 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \f_M_real_V_reg_1027_pp0_iter11_reg_reg[11]_srl4_i_1 
       (.I0(sub_ln1201_1_fu_465_p2[11]),
        .I1(trunc_ln1201_2_reg_958_pp0_iter7_reg[11]),
        .I2(tmp_reg_953_pp0_iter7_reg),
        .O(f_M_real_V_fu_470_p3[11]));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_real_V_reg_1027_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_real_V_reg_1027_pp0_iter11_reg_reg[12]_srl4 " *) 
  SRL16E \f_M_real_V_reg_1027_pp0_iter11_reg_reg[12]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(f_M_real_V_fu_470_p3[12]),
        .Q(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[12]_srl4_n_222 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \f_M_real_V_reg_1027_pp0_iter11_reg_reg[12]_srl4_i_1 
       (.I0(sub_ln1201_1_fu_465_p2[12]),
        .I1(trunc_ln1201_2_reg_958_pp0_iter7_reg[12]),
        .I2(tmp_reg_953_pp0_iter7_reg),
        .O(f_M_real_V_fu_470_p3[12]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \f_M_real_V_reg_1027_pp0_iter11_reg_reg[12]_srl4_i_2 
       (.CI(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[8]_srl4_i_2_n_222 ),
        .CO({\f_M_real_V_reg_1027_pp0_iter11_reg_reg[12]_srl4_i_2_n_222 ,\f_M_real_V_reg_1027_pp0_iter11_reg_reg[12]_srl4_i_2_n_223 ,\f_M_real_V_reg_1027_pp0_iter11_reg_reg[12]_srl4_i_2_n_224 ,\f_M_real_V_reg_1027_pp0_iter11_reg_reg[12]_srl4_i_2_n_225 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_1_fu_465_p2[12:9]),
        .S({\f_M_real_V_reg_1027_pp0_iter11_reg_reg[12]_srl4_i_3_n_222 ,\f_M_real_V_reg_1027_pp0_iter11_reg_reg[12]_srl4_i_4_n_222 ,\f_M_real_V_reg_1027_pp0_iter11_reg_reg[12]_srl4_i_5_n_222 ,\f_M_real_V_reg_1027_pp0_iter11_reg_reg[12]_srl4_i_6_n_222 }));
  LUT1 #(
    .INIT(2'h1)) 
    \f_M_real_V_reg_1027_pp0_iter11_reg_reg[12]_srl4_i_3 
       (.I0(trunc_ln1201_1_reg_993[12]),
        .O(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[12]_srl4_i_3_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \f_M_real_V_reg_1027_pp0_iter11_reg_reg[12]_srl4_i_4 
       (.I0(trunc_ln1201_1_reg_993[11]),
        .O(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[12]_srl4_i_4_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \f_M_real_V_reg_1027_pp0_iter11_reg_reg[12]_srl4_i_5 
       (.I0(trunc_ln1201_1_reg_993[10]),
        .O(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[12]_srl4_i_5_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \f_M_real_V_reg_1027_pp0_iter11_reg_reg[12]_srl4_i_6 
       (.I0(trunc_ln1201_1_reg_993[9]),
        .O(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[12]_srl4_i_6_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_real_V_reg_1027_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_real_V_reg_1027_pp0_iter11_reg_reg[13]_srl4 " *) 
  SRL16E \f_M_real_V_reg_1027_pp0_iter11_reg_reg[13]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(f_M_real_V_fu_470_p3[13]),
        .Q(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[13]_srl4_n_222 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \f_M_real_V_reg_1027_pp0_iter11_reg_reg[13]_srl4_i_1 
       (.I0(sub_ln1201_1_fu_465_p2[13]),
        .I1(trunc_ln1201_2_reg_958_pp0_iter7_reg[13]),
        .I2(tmp_reg_953_pp0_iter7_reg),
        .O(f_M_real_V_fu_470_p3[13]));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_real_V_reg_1027_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_real_V_reg_1027_pp0_iter11_reg_reg[14]_srl4 " *) 
  SRL16E \f_M_real_V_reg_1027_pp0_iter11_reg_reg[14]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(f_M_real_V_fu_470_p3[14]),
        .Q(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[14]_srl4_n_222 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \f_M_real_V_reg_1027_pp0_iter11_reg_reg[14]_srl4_i_1 
       (.I0(sub_ln1201_1_fu_465_p2[14]),
        .I1(trunc_ln1201_2_reg_958_pp0_iter7_reg[14]),
        .I2(tmp_reg_953_pp0_iter7_reg),
        .O(f_M_real_V_fu_470_p3[14]));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_real_V_reg_1027_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_real_V_reg_1027_pp0_iter11_reg_reg[15]_srl4 " *) 
  SRL16E \f_M_real_V_reg_1027_pp0_iter11_reg_reg[15]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[15]_srl4_i_1_n_222 ),
        .Q(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[15]_srl4_n_222 ));
  LUT2 #(
    .INIT(4'h8)) 
    \f_M_real_V_reg_1027_pp0_iter11_reg_reg[15]_srl4_i_1 
       (.I0(sub_ln1201_1_fu_465_p2[15]),
        .I1(tmp_reg_953_pp0_iter7_reg),
        .O(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[15]_srl4_i_1_n_222 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \f_M_real_V_reg_1027_pp0_iter11_reg_reg[15]_srl4_i_2 
       (.CI(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[12]_srl4_i_2_n_222 ),
        .CO({\NLW_f_M_real_V_reg_1027_pp0_iter11_reg_reg[15]_srl4_i_2_CO_UNCONNECTED [3:2],\f_M_real_V_reg_1027_pp0_iter11_reg_reg[15]_srl4_i_2_n_224 ,\f_M_real_V_reg_1027_pp0_iter11_reg_reg[15]_srl4_i_2_n_225 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_f_M_real_V_reg_1027_pp0_iter11_reg_reg[15]_srl4_i_2_O_UNCONNECTED [3],sub_ln1201_1_fu_465_p2[15:13]}),
        .S({1'b0,\f_M_real_V_reg_1027_pp0_iter11_reg_reg[15]_srl4_i_3_n_222 ,\f_M_real_V_reg_1027_pp0_iter11_reg_reg[15]_srl4_i_4_n_222 ,\f_M_real_V_reg_1027_pp0_iter11_reg_reg[15]_srl4_i_5_n_222 }));
  LUT1 #(
    .INIT(2'h1)) 
    \f_M_real_V_reg_1027_pp0_iter11_reg_reg[15]_srl4_i_3 
       (.I0(trunc_ln1201_1_reg_993[15]),
        .O(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[15]_srl4_i_3_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \f_M_real_V_reg_1027_pp0_iter11_reg_reg[15]_srl4_i_4 
       (.I0(trunc_ln1201_1_reg_993[14]),
        .O(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[15]_srl4_i_4_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \f_M_real_V_reg_1027_pp0_iter11_reg_reg[15]_srl4_i_5 
       (.I0(trunc_ln1201_1_reg_993[13]),
        .O(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[15]_srl4_i_5_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_real_V_reg_1027_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_real_V_reg_1027_pp0_iter11_reg_reg[1]_srl4 " *) 
  SRL16E \f_M_real_V_reg_1027_pp0_iter11_reg_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(f_M_real_V_fu_470_p3[1]),
        .Q(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[1]_srl4_n_222 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \f_M_real_V_reg_1027_pp0_iter11_reg_reg[1]_srl4_i_1 
       (.I0(sub_ln1201_1_fu_465_p2[1]),
        .I1(trunc_ln1201_2_reg_958_pp0_iter7_reg[1]),
        .I2(tmp_reg_953_pp0_iter7_reg),
        .O(f_M_real_V_fu_470_p3[1]));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_real_V_reg_1027_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_real_V_reg_1027_pp0_iter11_reg_reg[2]_srl4 " *) 
  SRL16E \f_M_real_V_reg_1027_pp0_iter11_reg_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(f_M_real_V_fu_470_p3[2]),
        .Q(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[2]_srl4_n_222 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \f_M_real_V_reg_1027_pp0_iter11_reg_reg[2]_srl4_i_1 
       (.I0(sub_ln1201_1_fu_465_p2[2]),
        .I1(trunc_ln1201_2_reg_958_pp0_iter7_reg[2]),
        .I2(tmp_reg_953_pp0_iter7_reg),
        .O(f_M_real_V_fu_470_p3[2]));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_real_V_reg_1027_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_real_V_reg_1027_pp0_iter11_reg_reg[3]_srl4 " *) 
  SRL16E \f_M_real_V_reg_1027_pp0_iter11_reg_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(f_M_real_V_fu_470_p3[3]),
        .Q(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[3]_srl4_n_222 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \f_M_real_V_reg_1027_pp0_iter11_reg_reg[3]_srl4_i_1 
       (.I0(sub_ln1201_1_fu_465_p2[3]),
        .I1(trunc_ln1201_2_reg_958_pp0_iter7_reg[3]),
        .I2(tmp_reg_953_pp0_iter7_reg),
        .O(f_M_real_V_fu_470_p3[3]));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_real_V_reg_1027_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_real_V_reg_1027_pp0_iter11_reg_reg[4]_srl4 " *) 
  SRL16E \f_M_real_V_reg_1027_pp0_iter11_reg_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(f_M_real_V_fu_470_p3[4]),
        .Q(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[4]_srl4_n_222 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \f_M_real_V_reg_1027_pp0_iter11_reg_reg[4]_srl4_i_1 
       (.I0(sub_ln1201_1_fu_465_p2[4]),
        .I1(trunc_ln1201_2_reg_958_pp0_iter7_reg[4]),
        .I2(tmp_reg_953_pp0_iter7_reg),
        .O(f_M_real_V_fu_470_p3[4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \f_M_real_V_reg_1027_pp0_iter11_reg_reg[4]_srl4_i_2 
       (.CI(1'b0),
        .CO({\f_M_real_V_reg_1027_pp0_iter11_reg_reg[4]_srl4_i_2_n_222 ,\f_M_real_V_reg_1027_pp0_iter11_reg_reg[4]_srl4_i_2_n_223 ,\f_M_real_V_reg_1027_pp0_iter11_reg_reg[4]_srl4_i_2_n_224 ,\f_M_real_V_reg_1027_pp0_iter11_reg_reg[4]_srl4_i_2_n_225 }),
        .CYINIT(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[4]_srl4_i_3_n_222 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_1_fu_465_p2[4:1]),
        .S({\f_M_real_V_reg_1027_pp0_iter11_reg_reg[4]_srl4_i_4_n_222 ,\f_M_real_V_reg_1027_pp0_iter11_reg_reg[4]_srl4_i_5_n_222 ,\f_M_real_V_reg_1027_pp0_iter11_reg_reg[4]_srl4_i_6_n_222 ,\f_M_real_V_reg_1027_pp0_iter11_reg_reg[4]_srl4_i_7_n_222 }));
  LUT1 #(
    .INIT(2'h1)) 
    \f_M_real_V_reg_1027_pp0_iter11_reg_reg[4]_srl4_i_3 
       (.I0(trunc_ln1201_1_reg_993[0]),
        .O(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[4]_srl4_i_3_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \f_M_real_V_reg_1027_pp0_iter11_reg_reg[4]_srl4_i_4 
       (.I0(trunc_ln1201_1_reg_993[4]),
        .O(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[4]_srl4_i_4_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \f_M_real_V_reg_1027_pp0_iter11_reg_reg[4]_srl4_i_5 
       (.I0(trunc_ln1201_1_reg_993[3]),
        .O(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[4]_srl4_i_5_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \f_M_real_V_reg_1027_pp0_iter11_reg_reg[4]_srl4_i_6 
       (.I0(trunc_ln1201_1_reg_993[2]),
        .O(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[4]_srl4_i_6_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \f_M_real_V_reg_1027_pp0_iter11_reg_reg[4]_srl4_i_7 
       (.I0(trunc_ln1201_1_reg_993[1]),
        .O(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[4]_srl4_i_7_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_real_V_reg_1027_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_real_V_reg_1027_pp0_iter11_reg_reg[5]_srl4 " *) 
  SRL16E \f_M_real_V_reg_1027_pp0_iter11_reg_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(f_M_real_V_fu_470_p3[5]),
        .Q(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[5]_srl4_n_222 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \f_M_real_V_reg_1027_pp0_iter11_reg_reg[5]_srl4_i_1 
       (.I0(sub_ln1201_1_fu_465_p2[5]),
        .I1(trunc_ln1201_2_reg_958_pp0_iter7_reg[5]),
        .I2(tmp_reg_953_pp0_iter7_reg),
        .O(f_M_real_V_fu_470_p3[5]));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_real_V_reg_1027_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_real_V_reg_1027_pp0_iter11_reg_reg[6]_srl4 " *) 
  SRL16E \f_M_real_V_reg_1027_pp0_iter11_reg_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(f_M_real_V_fu_470_p3[6]),
        .Q(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[6]_srl4_n_222 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \f_M_real_V_reg_1027_pp0_iter11_reg_reg[6]_srl4_i_1 
       (.I0(sub_ln1201_1_fu_465_p2[6]),
        .I1(trunc_ln1201_2_reg_958_pp0_iter7_reg[6]),
        .I2(tmp_reg_953_pp0_iter7_reg),
        .O(f_M_real_V_fu_470_p3[6]));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_real_V_reg_1027_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_real_V_reg_1027_pp0_iter11_reg_reg[7]_srl4 " *) 
  SRL16E \f_M_real_V_reg_1027_pp0_iter11_reg_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(f_M_real_V_fu_470_p3[7]),
        .Q(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[7]_srl4_n_222 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \f_M_real_V_reg_1027_pp0_iter11_reg_reg[7]_srl4_i_1 
       (.I0(sub_ln1201_1_fu_465_p2[7]),
        .I1(trunc_ln1201_2_reg_958_pp0_iter7_reg[7]),
        .I2(tmp_reg_953_pp0_iter7_reg),
        .O(f_M_real_V_fu_470_p3[7]));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_real_V_reg_1027_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_real_V_reg_1027_pp0_iter11_reg_reg[8]_srl4 " *) 
  SRL16E \f_M_real_V_reg_1027_pp0_iter11_reg_reg[8]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(f_M_real_V_fu_470_p3[8]),
        .Q(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[8]_srl4_n_222 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \f_M_real_V_reg_1027_pp0_iter11_reg_reg[8]_srl4_i_1 
       (.I0(sub_ln1201_1_fu_465_p2[8]),
        .I1(trunc_ln1201_2_reg_958_pp0_iter7_reg[8]),
        .I2(tmp_reg_953_pp0_iter7_reg),
        .O(f_M_real_V_fu_470_p3[8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \f_M_real_V_reg_1027_pp0_iter11_reg_reg[8]_srl4_i_2 
       (.CI(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[4]_srl4_i_2_n_222 ),
        .CO({\f_M_real_V_reg_1027_pp0_iter11_reg_reg[8]_srl4_i_2_n_222 ,\f_M_real_V_reg_1027_pp0_iter11_reg_reg[8]_srl4_i_2_n_223 ,\f_M_real_V_reg_1027_pp0_iter11_reg_reg[8]_srl4_i_2_n_224 ,\f_M_real_V_reg_1027_pp0_iter11_reg_reg[8]_srl4_i_2_n_225 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_1_fu_465_p2[8:5]),
        .S({\f_M_real_V_reg_1027_pp0_iter11_reg_reg[8]_srl4_i_3_n_222 ,\f_M_real_V_reg_1027_pp0_iter11_reg_reg[8]_srl4_i_4_n_222 ,\f_M_real_V_reg_1027_pp0_iter11_reg_reg[8]_srl4_i_5_n_222 ,\f_M_real_V_reg_1027_pp0_iter11_reg_reg[8]_srl4_i_6_n_222 }));
  LUT1 #(
    .INIT(2'h1)) 
    \f_M_real_V_reg_1027_pp0_iter11_reg_reg[8]_srl4_i_3 
       (.I0(trunc_ln1201_1_reg_993[8]),
        .O(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[8]_srl4_i_3_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \f_M_real_V_reg_1027_pp0_iter11_reg_reg[8]_srl4_i_4 
       (.I0(trunc_ln1201_1_reg_993[7]),
        .O(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[8]_srl4_i_4_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \f_M_real_V_reg_1027_pp0_iter11_reg_reg[8]_srl4_i_5 
       (.I0(trunc_ln1201_1_reg_993[6]),
        .O(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[8]_srl4_i_5_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \f_M_real_V_reg_1027_pp0_iter11_reg_reg[8]_srl4_i_6 
       (.I0(trunc_ln1201_1_reg_993[5]),
        .O(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[8]_srl4_i_6_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_real_V_reg_1027_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/f_M_real_V_reg_1027_pp0_iter11_reg_reg[9]_srl4 " *) 
  SRL16E \f_M_real_V_reg_1027_pp0_iter11_reg_reg[9]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(f_M_real_V_fu_470_p3[9]),
        .Q(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[9]_srl4_n_222 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \f_M_real_V_reg_1027_pp0_iter11_reg_reg[9]_srl4_i_1 
       (.I0(sub_ln1201_1_fu_465_p2[9]),
        .I1(trunc_ln1201_2_reg_958_pp0_iter7_reg[9]),
        .I2(tmp_reg_953_pp0_iter7_reg),
        .O(f_M_real_V_fu_470_p3[9]));
  FDRE \f_M_real_V_reg_1027_pp0_iter12_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[0]_srl4_n_222 ),
        .Q(f_M_real_V_reg_1027_pp0_iter12_reg[0]),
        .R(1'b0));
  FDRE \f_M_real_V_reg_1027_pp0_iter12_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[10]_srl4_n_222 ),
        .Q(f_M_real_V_reg_1027_pp0_iter12_reg[10]),
        .R(1'b0));
  FDRE \f_M_real_V_reg_1027_pp0_iter12_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[11]_srl4_n_222 ),
        .Q(f_M_real_V_reg_1027_pp0_iter12_reg[11]),
        .R(1'b0));
  FDRE \f_M_real_V_reg_1027_pp0_iter12_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[12]_srl4_n_222 ),
        .Q(f_M_real_V_reg_1027_pp0_iter12_reg[12]),
        .R(1'b0));
  FDRE \f_M_real_V_reg_1027_pp0_iter12_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[13]_srl4_n_222 ),
        .Q(f_M_real_V_reg_1027_pp0_iter12_reg[13]),
        .R(1'b0));
  FDRE \f_M_real_V_reg_1027_pp0_iter12_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[14]_srl4_n_222 ),
        .Q(f_M_real_V_reg_1027_pp0_iter12_reg[14]),
        .R(1'b0));
  FDRE \f_M_real_V_reg_1027_pp0_iter12_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[15]_srl4_n_222 ),
        .Q(f_M_real_V_reg_1027_pp0_iter12_reg[15]),
        .R(1'b0));
  FDRE \f_M_real_V_reg_1027_pp0_iter12_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[1]_srl4_n_222 ),
        .Q(f_M_real_V_reg_1027_pp0_iter12_reg[1]),
        .R(1'b0));
  FDRE \f_M_real_V_reg_1027_pp0_iter12_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[2]_srl4_n_222 ),
        .Q(f_M_real_V_reg_1027_pp0_iter12_reg[2]),
        .R(1'b0));
  FDRE \f_M_real_V_reg_1027_pp0_iter12_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[3]_srl4_n_222 ),
        .Q(f_M_real_V_reg_1027_pp0_iter12_reg[3]),
        .R(1'b0));
  FDRE \f_M_real_V_reg_1027_pp0_iter12_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[4]_srl4_n_222 ),
        .Q(f_M_real_V_reg_1027_pp0_iter12_reg[4]),
        .R(1'b0));
  FDRE \f_M_real_V_reg_1027_pp0_iter12_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[5]_srl4_n_222 ),
        .Q(f_M_real_V_reg_1027_pp0_iter12_reg[5]),
        .R(1'b0));
  FDRE \f_M_real_V_reg_1027_pp0_iter12_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[6]_srl4_n_222 ),
        .Q(f_M_real_V_reg_1027_pp0_iter12_reg[6]),
        .R(1'b0));
  FDRE \f_M_real_V_reg_1027_pp0_iter12_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[7]_srl4_n_222 ),
        .Q(f_M_real_V_reg_1027_pp0_iter12_reg[7]),
        .R(1'b0));
  FDRE \f_M_real_V_reg_1027_pp0_iter12_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[8]_srl4_n_222 ),
        .Q(f_M_real_V_reg_1027_pp0_iter12_reg[8]),
        .R(1'b0));
  FDRE \f_M_real_V_reg_1027_pp0_iter12_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\f_M_real_V_reg_1027_pp0_iter11_reg_reg[9]_srl4_n_222 ),
        .Q(f_M_real_V_reg_1027_pp0_iter12_reg[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.D(add_ln88_fu_221_p2),
        .Q(Q),
        .SS(SS),
        .\add_ln88_reg_824_reg[0] (flow_control_loop_pipe_sequential_init_U_n_249),
        .\add_ln88_reg_824_reg[1] (flow_control_loop_pipe_sequential_init_U_n_250),
        .\add_ln88_reg_824_reg[2] (flow_control_loop_pipe_sequential_init_U_n_251),
        .\add_ln88_reg_824_reg[3] (flow_control_loop_pipe_sequential_init_U_n_248),
        .\add_ln88_reg_824_reg[4] (flow_control_loop_pipe_sequential_init_U_n_237),
        .\add_ln88_reg_824_reg[5] (\add_ln88_reg_824_reg[5]_0 ),
        .\add_ln88_reg_824_reg[5]_0 (flow_control_loop_pipe_sequential_init_U_n_234),
        .\add_ln88_reg_824_reg[6] (flow_control_loop_pipe_sequential_init_U_n_236),
        .\add_ln88_reg_824_reg[6]_0 ({flow_control_loop_pipe_sequential_init_U_n_252,flow_control_loop_pipe_sequential_init_U_n_253,flow_control_loop_pipe_sequential_init_U_n_254,flow_control_loop_pipe_sequential_init_U_n_255,flow_control_loop_pipe_sequential_init_U_n_256,flow_control_loop_pipe_sequential_init_U_n_257}),
        .\add_ln88_reg_824_reg[7] (flow_control_loop_pipe_sequential_init_U_n_235),
        .\add_ln88_reg_824_reg[8] (flow_control_loop_pipe_sequential_init_U_n_238),
        .\add_ln88_reg_824_reg[8]_0 (add_ln88_reg_824),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm_reg[0] ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_done_cache_reg_1(ap_done_cache_reg_0),
        .ap_done_reg_reg(ap_done_reg_reg),
        .ap_done_reg_reg_0(ap_done_reg_reg_0),
        .ap_done_reg_reg_1(ap_done_reg_reg_1),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_exit_ready_pp0_iter15_reg(ap_loop_exit_ready_pp0_iter15_reg),
        .ap_loop_exit_ready_pp0_iter15_reg_reg(ap_loop_exit_ready_pp0_iter15_reg_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_rst_n_1(ap_rst_n_1),
        .ap_rst_n_2(ap_rst_n_2),
        .ap_sync_reg_channel_write_real_spectrum_hi_buf_M_imag_V(ap_sync_reg_channel_write_real_spectrum_hi_buf_M_imag_V),
        .descramble_buf_M_imag_V_1_t_empty_n(descramble_buf_M_imag_V_1_t_empty_n),
        .descramble_buf_M_imag_V_t_empty_n(descramble_buf_M_imag_V_t_empty_n),
        .descramble_buf_M_real_V_1_t_empty_n(descramble_buf_M_real_V_1_t_empty_n),
        .descramble_buf_M_real_V_t_empty_n(descramble_buf_M_real_V_t_empty_n),
        .grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_ready(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_ready),
        .grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg),
        .grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_264),
        .grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg_reg_0(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg_reg),
        .i_fu_80(i_fu_80),
        .\iptr_reg[0] (\iptr_reg[0] ),
        .\iptr_reg[0]_0 (\iptr_reg[0]_0 ),
        .pop_buf(pop_buf),
        .pop_buf_4(pop_buf_4),
        .pop_buf_5(pop_buf_5),
        .pop_buf_6(pop_buf_6),
        .pop_buf_7(pop_buf_7),
        .pop_buf_8(pop_buf_8),
        .real_spectrum_hi_buf_M_imag_V_i_full_n(real_spectrum_hi_buf_M_imag_V_i_full_n),
        .real_spectrum_hi_buf_M_real_V_i_full_n(real_spectrum_hi_buf_M_real_V_i_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(start_once_reg_reg),
        .start_once_reg_reg_0(start_once_reg_reg_0),
        .twid_rom_M_imag_V_t_empty_n(twid_rom_M_imag_V_t_empty_n),
        .twid_rom_M_real_V_t_empty_n(twid_rom_M_real_V_t_empty_n));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/i_2_reg_814_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/i_2_reg_814_pp0_iter2_reg_reg[0]_srl2 " *) 
  SRL16E \i_2_reg_814_pp0_iter2_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(i_fu_80[0]),
        .Q(\i_2_reg_814_pp0_iter2_reg_reg[0]_srl2_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/i_2_reg_814_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/i_2_reg_814_pp0_iter2_reg_reg[1]_srl2 " *) 
  SRL16E \i_2_reg_814_pp0_iter2_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(i_fu_80[1]),
        .Q(\i_2_reg_814_pp0_iter2_reg_reg[1]_srl2_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/i_2_reg_814_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/i_2_reg_814_pp0_iter2_reg_reg[2]_srl2 " *) 
  SRL16E \i_2_reg_814_pp0_iter2_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(i_fu_80[2]),
        .Q(\i_2_reg_814_pp0_iter2_reg_reg[2]_srl2_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/i_2_reg_814_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/i_2_reg_814_pp0_iter2_reg_reg[3]_srl2 " *) 
  SRL16E \i_2_reg_814_pp0_iter2_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(i_fu_80[3]),
        .Q(\i_2_reg_814_pp0_iter2_reg_reg[3]_srl2_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/i_2_reg_814_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/i_2_reg_814_pp0_iter2_reg_reg[4]_srl2 " *) 
  SRL16E \i_2_reg_814_pp0_iter2_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(i_fu_80[4]),
        .Q(\i_2_reg_814_pp0_iter2_reg_reg[4]_srl2_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/i_2_reg_814_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/i_2_reg_814_pp0_iter2_reg_reg[5]_srl2 " *) 
  SRL16E \i_2_reg_814_pp0_iter2_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(i_fu_80[5]),
        .Q(\i_2_reg_814_pp0_iter2_reg_reg[5]_srl2_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/i_2_reg_814_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/i_2_reg_814_pp0_iter2_reg_reg[6]_srl2 " *) 
  SRL16E \i_2_reg_814_pp0_iter2_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(i_fu_80[6]),
        .Q(\i_2_reg_814_pp0_iter2_reg_reg[6]_srl2_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/i_2_reg_814_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/i_2_reg_814_pp0_iter2_reg_reg[7]_srl2 " *) 
  SRL16E \i_2_reg_814_pp0_iter2_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(i_fu_80[7]),
        .Q(\i_2_reg_814_pp0_iter2_reg_reg[7]_srl2_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/i_2_reg_814_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/i_2_reg_814_pp0_iter2_reg_reg[8]_srl2 " *) 
  SRL16E \i_2_reg_814_pp0_iter2_reg_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(i_fu_80[8]),
        .Q(\i_2_reg_814_pp0_iter2_reg_reg[8]_srl2_n_222 ));
  FDRE \i_2_reg_814_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_2_reg_814_pp0_iter2_reg_reg[0]_srl2_n_222 ),
        .Q(\i_2_reg_814_pp0_iter3_reg_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \i_2_reg_814_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_2_reg_814_pp0_iter2_reg_reg[1]_srl2_n_222 ),
        .Q(\i_2_reg_814_pp0_iter3_reg_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \i_2_reg_814_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_2_reg_814_pp0_iter2_reg_reg[2]_srl2_n_222 ),
        .Q(\i_2_reg_814_pp0_iter3_reg_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \i_2_reg_814_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_2_reg_814_pp0_iter2_reg_reg[3]_srl2_n_222 ),
        .Q(\i_2_reg_814_pp0_iter3_reg_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \i_2_reg_814_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_2_reg_814_pp0_iter2_reg_reg[4]_srl2_n_222 ),
        .Q(\i_2_reg_814_pp0_iter3_reg_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \i_2_reg_814_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_2_reg_814_pp0_iter2_reg_reg[5]_srl2_n_222 ),
        .Q(\i_2_reg_814_pp0_iter3_reg_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \i_2_reg_814_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_2_reg_814_pp0_iter2_reg_reg[6]_srl2_n_222 ),
        .Q(\i_2_reg_814_pp0_iter3_reg_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \i_2_reg_814_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_2_reg_814_pp0_iter2_reg_reg[7]_srl2_n_222 ),
        .Q(\i_2_reg_814_pp0_iter3_reg_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \i_2_reg_814_pp0_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_2_reg_814_pp0_iter2_reg_reg[8]_srl2_n_222 ),
        .Q(i_2_reg_814_pp0_iter3_reg),
        .R(1'b0));
  FDRE \i_fu_80_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(flow_control_loop_pipe_sequential_init_U_n_249),
        .Q(i_fu_80[0]),
        .R(1'b0));
  FDRE \i_fu_80_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(flow_control_loop_pipe_sequential_init_U_n_250),
        .Q(i_fu_80[1]),
        .R(1'b0));
  FDRE \i_fu_80_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(flow_control_loop_pipe_sequential_init_U_n_251),
        .Q(i_fu_80[2]),
        .R(1'b0));
  FDRE \i_fu_80_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(flow_control_loop_pipe_sequential_init_U_n_248),
        .Q(i_fu_80[3]),
        .R(1'b0));
  FDRE \i_fu_80_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(flow_control_loop_pipe_sequential_init_U_n_237),
        .Q(i_fu_80[4]),
        .R(1'b0));
  FDRE \i_fu_80_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(flow_control_loop_pipe_sequential_init_U_n_234),
        .Q(i_fu_80[5]),
        .R(1'b0));
  FDRE \i_fu_80_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(flow_control_loop_pipe_sequential_init_U_n_236),
        .Q(i_fu_80[6]),
        .R(1'b0));
  FDRE \i_fu_80_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(flow_control_loop_pipe_sequential_init_U_n_235),
        .Q(i_fu_80[7]),
        .R(1'b0));
  FDRE \i_fu_80_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(flow_control_loop_pipe_sequential_init_U_n_238),
        .Q(i_fu_80[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0200FFFF02000000)) 
    \icmp_ln92_reg_883[0]_i_1 
       (.I0(\icmp_ln92_reg_883[0]_i_2_n_222 ),
        .I1(\i_2_reg_814_pp0_iter3_reg_reg[7]_0 [7]),
        .I2(i_2_reg_814_pp0_iter3_reg),
        .I3(\icmp_ln92_reg_883[0]_i_3_n_222 ),
        .I4(ap_block_pp0_stage0_subdone),
        .I5(\icmp_ln92_reg_883_reg_n_222_[0] ),
        .O(\icmp_ln92_reg_883[0]_i_1_n_222 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln92_reg_883[0]_i_2 
       (.I0(\i_2_reg_814_pp0_iter3_reg_reg[7]_0 [2]),
        .I1(\i_2_reg_814_pp0_iter3_reg_reg[7]_0 [1]),
        .I2(\i_2_reg_814_pp0_iter3_reg_reg[7]_0 [0]),
        .O(\icmp_ln92_reg_883[0]_i_2_n_222 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln92_reg_883[0]_i_3 
       (.I0(\i_2_reg_814_pp0_iter3_reg_reg[7]_0 [6]),
        .I1(\i_2_reg_814_pp0_iter3_reg_reg[7]_0 [5]),
        .I2(\i_2_reg_814_pp0_iter3_reg_reg[7]_0 [4]),
        .I3(\i_2_reg_814_pp0_iter3_reg_reg[7]_0 [3]),
        .O(\icmp_ln92_reg_883[0]_i_3_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/icmp_ln92_reg_883_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/icmp_ln92_reg_883_pp0_iter11_reg_reg[0]_srl7 " *) 
  SRL16E \icmp_ln92_reg_883_pp0_iter11_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\icmp_ln92_reg_883_reg_n_222_[0] ),
        .Q(\icmp_ln92_reg_883_pp0_iter11_reg_reg[0]_srl7_n_222 ));
  FDRE \icmp_ln92_reg_883_pp0_iter12_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln92_reg_883_pp0_iter11_reg_reg[0]_srl7_n_222 ),
        .Q(icmp_ln92_reg_883_pp0_iter12_reg),
        .R(1'b0));
  FDRE \icmp_ln92_reg_883_pp0_iter13_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln92_reg_883_pp0_iter12_reg),
        .Q(icmp_ln92_reg_883_pp0_iter13_reg),
        .R(1'b0));
  FDRE \icmp_ln92_reg_883_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln92_reg_883[0]_i_1_n_222 ),
        .Q(\icmp_ln92_reg_883_reg_n_222_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h080808080808F708)) 
    \mOutPtr[3]_i_1 
       (.I0(ap_enable_reg_pp0_iter16_reg_0),
        .I1(real_spectrum_lo_i_full_n),
        .I2(\mOutPtr_reg[0] ),
        .I3(real_spectrum_lo_i_empty_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(\mOutPtr_reg[0]_1 ),
        .O(ap_enable_reg_pp0_iter16_reg_1));
  LUT6 #(
    .INIT(64'h000000BF00000000)) 
    \mOutPtr[3]_i_5 
       (.I0(\mOutPtr_reg[0] ),
        .I1(real_spectrum_lo_i_full_n),
        .I2(ap_enable_reg_pp0_iter16_reg_0),
        .I3(\mOutPtr_reg[0]_1 ),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(real_spectrum_lo_i_empty_n),
        .O(mOutPtr110_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_mac_muladd_16s_15ns_31s_31_4_1 mac_muladd_16s_15ns_31s_31_4_1_U11
       (.B({mac_mulsub_16s_16s_31s_31_4_1_U12_n_238,g_M_imag_V_fu_481_p3}),
        .D({mac_muladd_16s_15ns_31s_31_4_1_U11_n_222,mac_muladd_16s_15ns_31s_31_4_1_U11_n_223,mac_muladd_16s_15ns_31s_31_4_1_U11_n_224,mac_muladd_16s_15ns_31s_31_4_1_U11_n_225,mac_muladd_16s_15ns_31s_31_4_1_U11_n_226,mac_muladd_16s_15ns_31s_31_4_1_U11_n_227,mac_muladd_16s_15ns_31s_31_4_1_U11_n_228,mac_muladd_16s_15ns_31s_31_4_1_U11_n_229,mac_muladd_16s_15ns_31s_31_4_1_U11_n_230,mac_muladd_16s_15ns_31s_31_4_1_U11_n_231,mac_muladd_16s_15ns_31s_31_4_1_U11_n_232,mac_muladd_16s_15ns_31s_31_4_1_U11_n_233,mac_muladd_16s_15ns_31s_31_4_1_U11_n_234,mac_muladd_16s_15ns_31s_31_4_1_U11_n_235,mac_muladd_16s_15ns_31s_31_4_1_U11_n_236,mac_muladd_16s_15ns_31s_31_4_1_U11_n_237}),
        .P({mul_mul_16s_16s_31_4_1_U10_n_222,mul_mul_16s_16s_31_4_1_U10_n_223,mul_mul_16s_16s_31_4_1_U10_n_224,mul_mul_16s_16s_31_4_1_U10_n_225,mul_mul_16s_16s_31_4_1_U10_n_226,mul_mul_16s_16s_31_4_1_U10_n_227,mul_mul_16s_16s_31_4_1_U10_n_228,mul_mul_16s_16s_31_4_1_U10_n_229,mul_mul_16s_16s_31_4_1_U10_n_230,mul_mul_16s_16s_31_4_1_U10_n_231,mul_mul_16s_16s_31_4_1_U10_n_232,mul_mul_16s_16s_31_4_1_U10_n_233,mul_mul_16s_16s_31_4_1_U10_n_234,mul_mul_16s_16s_31_4_1_U10_n_235,mul_mul_16s_16s_31_4_1_U10_n_236,mul_mul_16s_16s_31_4_1_U10_n_237,mul_mul_16s_16s_31_4_1_U10_n_238,mul_mul_16s_16s_31_4_1_U10_n_239,mul_mul_16s_16s_31_4_1_U10_n_240,mul_mul_16s_16s_31_4_1_U10_n_241,mul_mul_16s_16s_31_4_1_U10_n_242,mul_mul_16s_16s_31_4_1_U10_n_243,mul_mul_16s_16s_31_4_1_U10_n_244,mul_mul_16s_16s_31_4_1_U10_n_245,mul_mul_16s_16s_31_4_1_U10_n_246,mul_mul_16s_16s_31_4_1_U10_n_247,mul_mul_16s_16s_31_4_1_U10_n_248,mul_mul_16s_16s_31_4_1_U10_n_249,mul_mul_16s_16s_31_4_1_U10_n_250,mul_mul_16s_16s_31_4_1_U10_n_251,mul_mul_16s_16s_31_4_1_U10_n_252}),
        .Q(zext_ln1168_reg_1015_reg),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_mac_mulsub_16s_16s_31s_31_4_1 mac_mulsub_16s_16s_31s_31_4_1_U12
       (.B(mac_mulsub_16s_16s_31s_31_4_1_U12_n_238),
        .D({mac_mulsub_16s_16s_31s_31_4_1_U12_n_222,mac_mulsub_16s_16s_31s_31_4_1_U12_n_223,mac_mulsub_16s_16s_31s_31_4_1_U12_n_224,mac_mulsub_16s_16s_31s_31_4_1_U12_n_225,mac_mulsub_16s_16s_31s_31_4_1_U12_n_226,mac_mulsub_16s_16s_31s_31_4_1_U12_n_227,mac_mulsub_16s_16s_31s_31_4_1_U12_n_228,mac_mulsub_16s_16s_31s_31_4_1_U12_n_229,mac_mulsub_16s_16s_31s_31_4_1_U12_n_230,mac_mulsub_16s_16s_31s_31_4_1_U12_n_231,mac_mulsub_16s_16s_31s_31_4_1_U12_n_232,mac_mulsub_16s_16s_31s_31_4_1_U12_n_233,mac_mulsub_16s_16s_31s_31_4_1_U12_n_234,mac_mulsub_16s_16s_31s_31_4_1_U12_n_235,mac_mulsub_16s_16s_31s_31_4_1_U12_n_236,mac_mulsub_16s_16s_31s_31_4_1_U12_n_237}),
        .O(sub_ln1201_6_fu_476_p2[15]),
        .P({mul_mul_16s_15ns_31_4_1_U9_n_222,mul_mul_16s_15ns_31_4_1_U9_n_223,mul_mul_16s_15ns_31_4_1_U9_n_224,mul_mul_16s_15ns_31_4_1_U9_n_225,mul_mul_16s_15ns_31_4_1_U9_n_226,mul_mul_16s_15ns_31_4_1_U9_n_227,mul_mul_16s_15ns_31_4_1_U9_n_228,mul_mul_16s_15ns_31_4_1_U9_n_229,mul_mul_16s_15ns_31_4_1_U9_n_230,mul_mul_16s_15ns_31_4_1_U9_n_231,mul_mul_16s_15ns_31_4_1_U9_n_232,mul_mul_16s_15ns_31_4_1_U9_n_233,mul_mul_16s_15ns_31_4_1_U9_n_234,mul_mul_16s_15ns_31_4_1_U9_n_235,mul_mul_16s_15ns_31_4_1_U9_n_236,mul_mul_16s_15ns_31_4_1_U9_n_237,mul_mul_16s_15ns_31_4_1_U9_n_238,mul_mul_16s_15ns_31_4_1_U9_n_239,mul_mul_16s_15ns_31_4_1_U9_n_240,mul_mul_16s_15ns_31_4_1_U9_n_241,mul_mul_16s_15ns_31_4_1_U9_n_242,mul_mul_16s_15ns_31_4_1_U9_n_243,mul_mul_16s_15ns_31_4_1_U9_n_244,mul_mul_16s_15ns_31_4_1_U9_n_245,mul_mul_16s_15ns_31_4_1_U9_n_246,mul_mul_16s_15ns_31_4_1_U9_n_247,mul_mul_16s_15ns_31_4_1_U9_n_248,mul_mul_16s_15ns_31_4_1_U9_n_249,mul_mul_16s_15ns_31_4_1_U9_n_250,mul_mul_16s_15ns_31_4_1_U9_n_251,mul_mul_16s_15ns_31_4_1_U9_n_252}),
        .Q(sext_ln1171_2_reg_1021),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_reg_reg(g_M_imag_V_fu_481_p3),
        .trunc_ln1201_3_reg_978_pp0_iter7_reg(trunc_ln1201_3_reg_978_pp0_iter7_reg[15]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_mul_mul_16s_15ns_31_4_1 mul_mul_16s_15ns_31_4_1_U9
       (.B(g_M_real_V_fu_389_p3),
        .D(D),
        .P({mul_mul_16s_15ns_31_4_1_U9_n_222,mul_mul_16s_15ns_31_4_1_U9_n_223,mul_mul_16s_15ns_31_4_1_U9_n_224,mul_mul_16s_15ns_31_4_1_U9_n_225,mul_mul_16s_15ns_31_4_1_U9_n_226,mul_mul_16s_15ns_31_4_1_U9_n_227,mul_mul_16s_15ns_31_4_1_U9_n_228,mul_mul_16s_15ns_31_4_1_U9_n_229,mul_mul_16s_15ns_31_4_1_U9_n_230,mul_mul_16s_15ns_31_4_1_U9_n_231,mul_mul_16s_15ns_31_4_1_U9_n_232,mul_mul_16s_15ns_31_4_1_U9_n_233,mul_mul_16s_15ns_31_4_1_U9_n_234,mul_mul_16s_15ns_31_4_1_U9_n_235,mul_mul_16s_15ns_31_4_1_U9_n_236,mul_mul_16s_15ns_31_4_1_U9_n_237,mul_mul_16s_15ns_31_4_1_U9_n_238,mul_mul_16s_15ns_31_4_1_U9_n_239,mul_mul_16s_15ns_31_4_1_U9_n_240,mul_mul_16s_15ns_31_4_1_U9_n_241,mul_mul_16s_15ns_31_4_1_U9_n_242,mul_mul_16s_15ns_31_4_1_U9_n_243,mul_mul_16s_15ns_31_4_1_U9_n_244,mul_mul_16s_15ns_31_4_1_U9_n_245,mul_mul_16s_15ns_31_4_1_U9_n_246,mul_mul_16s_15ns_31_4_1_U9_n_247,mul_mul_16s_15ns_31_4_1_U9_n_248,mul_mul_16s_15ns_31_4_1_U9_n_249,mul_mul_16s_15ns_31_4_1_U9_n_250,mul_mul_16s_15ns_31_4_1_U9_n_251,mul_mul_16s_15ns_31_4_1_U9_n_252}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_mul_mul_16s_16s_31_4_1 mul_mul_16s_16s_31_4_1_U10
       (.A(A),
        .B(g_M_real_V_fu_389_p3),
        .P({mul_mul_16s_16s_31_4_1_U10_n_222,mul_mul_16s_16s_31_4_1_U10_n_223,mul_mul_16s_16s_31_4_1_U10_n_224,mul_mul_16s_16s_31_4_1_U10_n_225,mul_mul_16s_16s_31_4_1_U10_n_226,mul_mul_16s_16s_31_4_1_U10_n_227,mul_mul_16s_16s_31_4_1_U10_n_228,mul_mul_16s_16s_31_4_1_U10_n_229,mul_mul_16s_16s_31_4_1_U10_n_230,mul_mul_16s_16s_31_4_1_U10_n_231,mul_mul_16s_16s_31_4_1_U10_n_232,mul_mul_16s_16s_31_4_1_U10_n_233,mul_mul_16s_16s_31_4_1_U10_n_234,mul_mul_16s_16s_31_4_1_U10_n_235,mul_mul_16s_16s_31_4_1_U10_n_236,mul_mul_16s_16s_31_4_1_U10_n_237,mul_mul_16s_16s_31_4_1_U10_n_238,mul_mul_16s_16s_31_4_1_U10_n_239,mul_mul_16s_16s_31_4_1_U10_n_240,mul_mul_16s_16s_31_4_1_U10_n_241,mul_mul_16s_16s_31_4_1_U10_n_242,mul_mul_16s_16s_31_4_1_U10_n_243,mul_mul_16s_16s_31_4_1_U10_n_244,mul_mul_16s_16s_31_4_1_U10_n_245,mul_mul_16s_16s_31_4_1_U10_n_246,mul_mul_16s_16s_31_4_1_U10_n_247,mul_mul_16s_16s_31_4_1_U10_n_248,mul_mul_16s_16s_31_4_1_U10_n_249,mul_mul_16s_16s_31_4_1_U10_n_250,mul_mul_16s_16s_31_4_1_U10_n_251,mul_mul_16s_16s_31_4_1_U10_n_252}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .r_V_5_fu_361_p2(r_V_5_fu_361_p2),
        .ret_V_8_reg_918(ret_V_8_reg_918),
        .sub_ln1201_4_fu_374_p2(sub_ln1201_4_fu_374_p2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_r_M_imag_V_1_fu_528_p2_carry
       (.CI(1'b0),
        .CO({p_r_M_imag_V_1_fu_528_p2_carry_n_222,p_r_M_imag_V_1_fu_528_p2_carry_n_223,p_r_M_imag_V_1_fu_528_p2_carry_n_224,p_r_M_imag_V_1_fu_528_p2_carry_n_225}),
        .CYINIT(1'b0),
        .DI(trunc_ln2_reg_1060[3:0]),
        .O(p_r_M_imag_V_1_fu_528_p2[3:0]),
        .S({p_r_M_imag_V_1_fu_528_p2_carry_i_1_n_222,p_r_M_imag_V_1_fu_528_p2_carry_i_2_n_222,p_r_M_imag_V_1_fu_528_p2_carry_i_3_n_222,p_r_M_imag_V_1_fu_528_p2_carry_i_4_n_222}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_r_M_imag_V_1_fu_528_p2_carry__0
       (.CI(p_r_M_imag_V_1_fu_528_p2_carry_n_222),
        .CO({p_r_M_imag_V_1_fu_528_p2_carry__0_n_222,p_r_M_imag_V_1_fu_528_p2_carry__0_n_223,p_r_M_imag_V_1_fu_528_p2_carry__0_n_224,p_r_M_imag_V_1_fu_528_p2_carry__0_n_225}),
        .CYINIT(1'b0),
        .DI(trunc_ln2_reg_1060[7:4]),
        .O(p_r_M_imag_V_1_fu_528_p2[7:4]),
        .S({p_r_M_imag_V_1_fu_528_p2_carry__0_i_1_n_222,p_r_M_imag_V_1_fu_528_p2_carry__0_i_2_n_222,p_r_M_imag_V_1_fu_528_p2_carry__0_i_3_n_222,p_r_M_imag_V_1_fu_528_p2_carry__0_i_4_n_222}));
  LUT2 #(
    .INIT(4'h6)) 
    p_r_M_imag_V_1_fu_528_p2_carry__0_i_1
       (.I0(trunc_ln2_reg_1060[7]),
        .I1(f_M_imag_V_reg_998_pp0_iter12_reg[7]),
        .O(p_r_M_imag_V_1_fu_528_p2_carry__0_i_1_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    p_r_M_imag_V_1_fu_528_p2_carry__0_i_2
       (.I0(trunc_ln2_reg_1060[6]),
        .I1(f_M_imag_V_reg_998_pp0_iter12_reg[6]),
        .O(p_r_M_imag_V_1_fu_528_p2_carry__0_i_2_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    p_r_M_imag_V_1_fu_528_p2_carry__0_i_3
       (.I0(trunc_ln2_reg_1060[5]),
        .I1(f_M_imag_V_reg_998_pp0_iter12_reg[5]),
        .O(p_r_M_imag_V_1_fu_528_p2_carry__0_i_3_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    p_r_M_imag_V_1_fu_528_p2_carry__0_i_4
       (.I0(trunc_ln2_reg_1060[4]),
        .I1(f_M_imag_V_reg_998_pp0_iter12_reg[4]),
        .O(p_r_M_imag_V_1_fu_528_p2_carry__0_i_4_n_222));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_r_M_imag_V_1_fu_528_p2_carry__1
       (.CI(p_r_M_imag_V_1_fu_528_p2_carry__0_n_222),
        .CO({p_r_M_imag_V_1_fu_528_p2_carry__1_n_222,p_r_M_imag_V_1_fu_528_p2_carry__1_n_223,p_r_M_imag_V_1_fu_528_p2_carry__1_n_224,p_r_M_imag_V_1_fu_528_p2_carry__1_n_225}),
        .CYINIT(1'b0),
        .DI(trunc_ln2_reg_1060[11:8]),
        .O(p_r_M_imag_V_1_fu_528_p2[11:8]),
        .S({p_r_M_imag_V_1_fu_528_p2_carry__1_i_1_n_222,p_r_M_imag_V_1_fu_528_p2_carry__1_i_2_n_222,p_r_M_imag_V_1_fu_528_p2_carry__1_i_3_n_222,p_r_M_imag_V_1_fu_528_p2_carry__1_i_4_n_222}));
  LUT2 #(
    .INIT(4'h6)) 
    p_r_M_imag_V_1_fu_528_p2_carry__1_i_1
       (.I0(trunc_ln2_reg_1060[11]),
        .I1(f_M_imag_V_reg_998_pp0_iter12_reg[11]),
        .O(p_r_M_imag_V_1_fu_528_p2_carry__1_i_1_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    p_r_M_imag_V_1_fu_528_p2_carry__1_i_2
       (.I0(trunc_ln2_reg_1060[10]),
        .I1(f_M_imag_V_reg_998_pp0_iter12_reg[10]),
        .O(p_r_M_imag_V_1_fu_528_p2_carry__1_i_2_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    p_r_M_imag_V_1_fu_528_p2_carry__1_i_3
       (.I0(trunc_ln2_reg_1060[9]),
        .I1(f_M_imag_V_reg_998_pp0_iter12_reg[9]),
        .O(p_r_M_imag_V_1_fu_528_p2_carry__1_i_3_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    p_r_M_imag_V_1_fu_528_p2_carry__1_i_4
       (.I0(trunc_ln2_reg_1060[8]),
        .I1(f_M_imag_V_reg_998_pp0_iter12_reg[8]),
        .O(p_r_M_imag_V_1_fu_528_p2_carry__1_i_4_n_222));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_r_M_imag_V_1_fu_528_p2_carry__2
       (.CI(p_r_M_imag_V_1_fu_528_p2_carry__1_n_222),
        .CO({NLW_p_r_M_imag_V_1_fu_528_p2_carry__2_CO_UNCONNECTED[3],p_r_M_imag_V_1_fu_528_p2_carry__2_n_223,p_r_M_imag_V_1_fu_528_p2_carry__2_n_224,p_r_M_imag_V_1_fu_528_p2_carry__2_n_225}),
        .CYINIT(1'b0),
        .DI({1'b0,trunc_ln2_reg_1060[14:12]}),
        .O(p_r_M_imag_V_1_fu_528_p2[15:12]),
        .S({p_r_M_imag_V_1_fu_528_p2_carry__2_i_1_n_222,p_r_M_imag_V_1_fu_528_p2_carry__2_i_2_n_222,p_r_M_imag_V_1_fu_528_p2_carry__2_i_3_n_222,p_r_M_imag_V_1_fu_528_p2_carry__2_i_4_n_222}));
  LUT2 #(
    .INIT(4'h6)) 
    p_r_M_imag_V_1_fu_528_p2_carry__2_i_1
       (.I0(trunc_ln2_reg_1060[15]),
        .I1(f_M_imag_V_reg_998_pp0_iter12_reg[15]),
        .O(p_r_M_imag_V_1_fu_528_p2_carry__2_i_1_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    p_r_M_imag_V_1_fu_528_p2_carry__2_i_2
       (.I0(trunc_ln2_reg_1060[14]),
        .I1(f_M_imag_V_reg_998_pp0_iter12_reg[14]),
        .O(p_r_M_imag_V_1_fu_528_p2_carry__2_i_2_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    p_r_M_imag_V_1_fu_528_p2_carry__2_i_3
       (.I0(trunc_ln2_reg_1060[13]),
        .I1(f_M_imag_V_reg_998_pp0_iter12_reg[13]),
        .O(p_r_M_imag_V_1_fu_528_p2_carry__2_i_3_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    p_r_M_imag_V_1_fu_528_p2_carry__2_i_4
       (.I0(trunc_ln2_reg_1060[12]),
        .I1(f_M_imag_V_reg_998_pp0_iter12_reg[12]),
        .O(p_r_M_imag_V_1_fu_528_p2_carry__2_i_4_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    p_r_M_imag_V_1_fu_528_p2_carry_i_1
       (.I0(trunc_ln2_reg_1060[3]),
        .I1(f_M_imag_V_reg_998_pp0_iter12_reg[3]),
        .O(p_r_M_imag_V_1_fu_528_p2_carry_i_1_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    p_r_M_imag_V_1_fu_528_p2_carry_i_2
       (.I0(trunc_ln2_reg_1060[2]),
        .I1(f_M_imag_V_reg_998_pp0_iter12_reg[2]),
        .O(p_r_M_imag_V_1_fu_528_p2_carry_i_2_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    p_r_M_imag_V_1_fu_528_p2_carry_i_3
       (.I0(trunc_ln2_reg_1060[1]),
        .I1(f_M_imag_V_reg_998_pp0_iter12_reg[1]),
        .O(p_r_M_imag_V_1_fu_528_p2_carry_i_3_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    p_r_M_imag_V_1_fu_528_p2_carry_i_4
       (.I0(trunc_ln2_reg_1060[0]),
        .I1(f_M_imag_V_reg_998_pp0_iter12_reg[0]),
        .O(p_r_M_imag_V_1_fu_528_p2_carry_i_4_n_222));
  FDRE \p_r_M_imag_V_1_reg_1091_reg[0] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(p_r_M_imag_V_1_fu_528_p2[0]),
        .Q(p_r_M_imag_V_1_reg_1091[0]),
        .R(1'b0));
  FDRE \p_r_M_imag_V_1_reg_1091_reg[10] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(p_r_M_imag_V_1_fu_528_p2[10]),
        .Q(p_r_M_imag_V_1_reg_1091[10]),
        .R(1'b0));
  FDRE \p_r_M_imag_V_1_reg_1091_reg[11] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(p_r_M_imag_V_1_fu_528_p2[11]),
        .Q(p_r_M_imag_V_1_reg_1091[11]),
        .R(1'b0));
  FDRE \p_r_M_imag_V_1_reg_1091_reg[12] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(p_r_M_imag_V_1_fu_528_p2[12]),
        .Q(p_r_M_imag_V_1_reg_1091[12]),
        .R(1'b0));
  FDRE \p_r_M_imag_V_1_reg_1091_reg[13] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(p_r_M_imag_V_1_fu_528_p2[13]),
        .Q(p_r_M_imag_V_1_reg_1091[13]),
        .R(1'b0));
  FDRE \p_r_M_imag_V_1_reg_1091_reg[14] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(p_r_M_imag_V_1_fu_528_p2[14]),
        .Q(p_r_M_imag_V_1_reg_1091[14]),
        .R(1'b0));
  FDRE \p_r_M_imag_V_1_reg_1091_reg[15] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(p_r_M_imag_V_1_fu_528_p2[15]),
        .Q(p_r_M_imag_V_1_reg_1091[15]),
        .R(1'b0));
  FDRE \p_r_M_imag_V_1_reg_1091_reg[1] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(p_r_M_imag_V_1_fu_528_p2[1]),
        .Q(p_r_M_imag_V_1_reg_1091[1]),
        .R(1'b0));
  FDRE \p_r_M_imag_V_1_reg_1091_reg[2] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(p_r_M_imag_V_1_fu_528_p2[2]),
        .Q(p_r_M_imag_V_1_reg_1091[2]),
        .R(1'b0));
  FDRE \p_r_M_imag_V_1_reg_1091_reg[3] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(p_r_M_imag_V_1_fu_528_p2[3]),
        .Q(p_r_M_imag_V_1_reg_1091[3]),
        .R(1'b0));
  FDRE \p_r_M_imag_V_1_reg_1091_reg[4] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(p_r_M_imag_V_1_fu_528_p2[4]),
        .Q(p_r_M_imag_V_1_reg_1091[4]),
        .R(1'b0));
  FDRE \p_r_M_imag_V_1_reg_1091_reg[5] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(p_r_M_imag_V_1_fu_528_p2[5]),
        .Q(p_r_M_imag_V_1_reg_1091[5]),
        .R(1'b0));
  FDRE \p_r_M_imag_V_1_reg_1091_reg[6] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(p_r_M_imag_V_1_fu_528_p2[6]),
        .Q(p_r_M_imag_V_1_reg_1091[6]),
        .R(1'b0));
  FDRE \p_r_M_imag_V_1_reg_1091_reg[7] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(p_r_M_imag_V_1_fu_528_p2[7]),
        .Q(p_r_M_imag_V_1_reg_1091[7]),
        .R(1'b0));
  FDRE \p_r_M_imag_V_1_reg_1091_reg[8] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(p_r_M_imag_V_1_fu_528_p2[8]),
        .Q(p_r_M_imag_V_1_reg_1091[8]),
        .R(1'b0));
  FDRE \p_r_M_imag_V_1_reg_1091_reg[9] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(p_r_M_imag_V_1_fu_528_p2[9]),
        .Q(p_r_M_imag_V_1_reg_1091[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_r_M_real_V_1_fu_520_p2_carry
       (.CI(1'b0),
        .CO({p_r_M_real_V_1_fu_520_p2_carry_n_222,p_r_M_real_V_1_fu_520_p2_carry_n_223,p_r_M_real_V_1_fu_520_p2_carry_n_224,p_r_M_real_V_1_fu_520_p2_carry_n_225}),
        .CYINIT(1'b0),
        .DI(p_r_V_reg_1054[3:0]),
        .O(p_r_M_real_V_1_fu_520_p2[3:0]),
        .S({p_r_M_real_V_1_fu_520_p2_carry_i_1_n_222,p_r_M_real_V_1_fu_520_p2_carry_i_2_n_222,p_r_M_real_V_1_fu_520_p2_carry_i_3_n_222,p_r_M_real_V_1_fu_520_p2_carry_i_4_n_222}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_r_M_real_V_1_fu_520_p2_carry__0
       (.CI(p_r_M_real_V_1_fu_520_p2_carry_n_222),
        .CO({p_r_M_real_V_1_fu_520_p2_carry__0_n_222,p_r_M_real_V_1_fu_520_p2_carry__0_n_223,p_r_M_real_V_1_fu_520_p2_carry__0_n_224,p_r_M_real_V_1_fu_520_p2_carry__0_n_225}),
        .CYINIT(1'b0),
        .DI(p_r_V_reg_1054[7:4]),
        .O(p_r_M_real_V_1_fu_520_p2[7:4]),
        .S({p_r_M_real_V_1_fu_520_p2_carry__0_i_1_n_222,p_r_M_real_V_1_fu_520_p2_carry__0_i_2_n_222,p_r_M_real_V_1_fu_520_p2_carry__0_i_3_n_222,p_r_M_real_V_1_fu_520_p2_carry__0_i_4_n_222}));
  LUT2 #(
    .INIT(4'h6)) 
    p_r_M_real_V_1_fu_520_p2_carry__0_i_1
       (.I0(p_r_V_reg_1054[7]),
        .I1(f_M_real_V_reg_1027_pp0_iter12_reg[7]),
        .O(p_r_M_real_V_1_fu_520_p2_carry__0_i_1_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    p_r_M_real_V_1_fu_520_p2_carry__0_i_2
       (.I0(p_r_V_reg_1054[6]),
        .I1(f_M_real_V_reg_1027_pp0_iter12_reg[6]),
        .O(p_r_M_real_V_1_fu_520_p2_carry__0_i_2_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    p_r_M_real_V_1_fu_520_p2_carry__0_i_3
       (.I0(p_r_V_reg_1054[5]),
        .I1(f_M_real_V_reg_1027_pp0_iter12_reg[5]),
        .O(p_r_M_real_V_1_fu_520_p2_carry__0_i_3_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    p_r_M_real_V_1_fu_520_p2_carry__0_i_4
       (.I0(p_r_V_reg_1054[4]),
        .I1(f_M_real_V_reg_1027_pp0_iter12_reg[4]),
        .O(p_r_M_real_V_1_fu_520_p2_carry__0_i_4_n_222));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_r_M_real_V_1_fu_520_p2_carry__1
       (.CI(p_r_M_real_V_1_fu_520_p2_carry__0_n_222),
        .CO({p_r_M_real_V_1_fu_520_p2_carry__1_n_222,p_r_M_real_V_1_fu_520_p2_carry__1_n_223,p_r_M_real_V_1_fu_520_p2_carry__1_n_224,p_r_M_real_V_1_fu_520_p2_carry__1_n_225}),
        .CYINIT(1'b0),
        .DI(p_r_V_reg_1054[11:8]),
        .O(p_r_M_real_V_1_fu_520_p2[11:8]),
        .S({p_r_M_real_V_1_fu_520_p2_carry__1_i_1_n_222,p_r_M_real_V_1_fu_520_p2_carry__1_i_2_n_222,p_r_M_real_V_1_fu_520_p2_carry__1_i_3_n_222,p_r_M_real_V_1_fu_520_p2_carry__1_i_4_n_222}));
  LUT2 #(
    .INIT(4'h6)) 
    p_r_M_real_V_1_fu_520_p2_carry__1_i_1
       (.I0(p_r_V_reg_1054[11]),
        .I1(f_M_real_V_reg_1027_pp0_iter12_reg[11]),
        .O(p_r_M_real_V_1_fu_520_p2_carry__1_i_1_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    p_r_M_real_V_1_fu_520_p2_carry__1_i_2
       (.I0(p_r_V_reg_1054[10]),
        .I1(f_M_real_V_reg_1027_pp0_iter12_reg[10]),
        .O(p_r_M_real_V_1_fu_520_p2_carry__1_i_2_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    p_r_M_real_V_1_fu_520_p2_carry__1_i_3
       (.I0(p_r_V_reg_1054[9]),
        .I1(f_M_real_V_reg_1027_pp0_iter12_reg[9]),
        .O(p_r_M_real_V_1_fu_520_p2_carry__1_i_3_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    p_r_M_real_V_1_fu_520_p2_carry__1_i_4
       (.I0(p_r_V_reg_1054[8]),
        .I1(f_M_real_V_reg_1027_pp0_iter12_reg[8]),
        .O(p_r_M_real_V_1_fu_520_p2_carry__1_i_4_n_222));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_r_M_real_V_1_fu_520_p2_carry__2
       (.CI(p_r_M_real_V_1_fu_520_p2_carry__1_n_222),
        .CO({NLW_p_r_M_real_V_1_fu_520_p2_carry__2_CO_UNCONNECTED[3],p_r_M_real_V_1_fu_520_p2_carry__2_n_223,p_r_M_real_V_1_fu_520_p2_carry__2_n_224,p_r_M_real_V_1_fu_520_p2_carry__2_n_225}),
        .CYINIT(1'b0),
        .DI({1'b0,p_r_V_reg_1054[14:12]}),
        .O(p_r_M_real_V_1_fu_520_p2[15:12]),
        .S({p_r_M_real_V_1_fu_520_p2_carry__2_i_1_n_222,p_r_M_real_V_1_fu_520_p2_carry__2_i_2_n_222,p_r_M_real_V_1_fu_520_p2_carry__2_i_3_n_222,p_r_M_real_V_1_fu_520_p2_carry__2_i_4_n_222}));
  LUT2 #(
    .INIT(4'h6)) 
    p_r_M_real_V_1_fu_520_p2_carry__2_i_1
       (.I0(p_r_V_reg_1054[15]),
        .I1(f_M_real_V_reg_1027_pp0_iter12_reg[15]),
        .O(p_r_M_real_V_1_fu_520_p2_carry__2_i_1_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    p_r_M_real_V_1_fu_520_p2_carry__2_i_2
       (.I0(p_r_V_reg_1054[14]),
        .I1(f_M_real_V_reg_1027_pp0_iter12_reg[14]),
        .O(p_r_M_real_V_1_fu_520_p2_carry__2_i_2_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    p_r_M_real_V_1_fu_520_p2_carry__2_i_3
       (.I0(p_r_V_reg_1054[13]),
        .I1(f_M_real_V_reg_1027_pp0_iter12_reg[13]),
        .O(p_r_M_real_V_1_fu_520_p2_carry__2_i_3_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    p_r_M_real_V_1_fu_520_p2_carry__2_i_4
       (.I0(p_r_V_reg_1054[12]),
        .I1(f_M_real_V_reg_1027_pp0_iter12_reg[12]),
        .O(p_r_M_real_V_1_fu_520_p2_carry__2_i_4_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    p_r_M_real_V_1_fu_520_p2_carry_i_1
       (.I0(p_r_V_reg_1054[3]),
        .I1(f_M_real_V_reg_1027_pp0_iter12_reg[3]),
        .O(p_r_M_real_V_1_fu_520_p2_carry_i_1_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    p_r_M_real_V_1_fu_520_p2_carry_i_2
       (.I0(p_r_V_reg_1054[2]),
        .I1(f_M_real_V_reg_1027_pp0_iter12_reg[2]),
        .O(p_r_M_real_V_1_fu_520_p2_carry_i_2_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    p_r_M_real_V_1_fu_520_p2_carry_i_3
       (.I0(p_r_V_reg_1054[1]),
        .I1(f_M_real_V_reg_1027_pp0_iter12_reg[1]),
        .O(p_r_M_real_V_1_fu_520_p2_carry_i_3_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    p_r_M_real_V_1_fu_520_p2_carry_i_4
       (.I0(p_r_V_reg_1054[0]),
        .I1(f_M_real_V_reg_1027_pp0_iter12_reg[0]),
        .O(p_r_M_real_V_1_fu_520_p2_carry_i_4_n_222));
  FDRE \p_r_M_real_V_1_reg_1081_reg[0] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(p_r_M_real_V_1_fu_520_p2[0]),
        .Q(p_r_M_real_V_1_reg_1081[0]),
        .R(1'b0));
  FDRE \p_r_M_real_V_1_reg_1081_reg[10] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(p_r_M_real_V_1_fu_520_p2[10]),
        .Q(p_r_M_real_V_1_reg_1081[10]),
        .R(1'b0));
  FDRE \p_r_M_real_V_1_reg_1081_reg[11] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(p_r_M_real_V_1_fu_520_p2[11]),
        .Q(p_r_M_real_V_1_reg_1081[11]),
        .R(1'b0));
  FDRE \p_r_M_real_V_1_reg_1081_reg[12] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(p_r_M_real_V_1_fu_520_p2[12]),
        .Q(p_r_M_real_V_1_reg_1081[12]),
        .R(1'b0));
  FDRE \p_r_M_real_V_1_reg_1081_reg[13] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(p_r_M_real_V_1_fu_520_p2[13]),
        .Q(p_r_M_real_V_1_reg_1081[13]),
        .R(1'b0));
  FDRE \p_r_M_real_V_1_reg_1081_reg[14] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(p_r_M_real_V_1_fu_520_p2[14]),
        .Q(p_r_M_real_V_1_reg_1081[14]),
        .R(1'b0));
  FDRE \p_r_M_real_V_1_reg_1081_reg[15] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(p_r_M_real_V_1_fu_520_p2[15]),
        .Q(p_r_M_real_V_1_reg_1081[15]),
        .R(1'b0));
  FDRE \p_r_M_real_V_1_reg_1081_reg[1] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(p_r_M_real_V_1_fu_520_p2[1]),
        .Q(p_r_M_real_V_1_reg_1081[1]),
        .R(1'b0));
  FDRE \p_r_M_real_V_1_reg_1081_reg[2] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(p_r_M_real_V_1_fu_520_p2[2]),
        .Q(p_r_M_real_V_1_reg_1081[2]),
        .R(1'b0));
  FDRE \p_r_M_real_V_1_reg_1081_reg[3] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(p_r_M_real_V_1_fu_520_p2[3]),
        .Q(p_r_M_real_V_1_reg_1081[3]),
        .R(1'b0));
  FDRE \p_r_M_real_V_1_reg_1081_reg[4] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(p_r_M_real_V_1_fu_520_p2[4]),
        .Q(p_r_M_real_V_1_reg_1081[4]),
        .R(1'b0));
  FDRE \p_r_M_real_V_1_reg_1081_reg[5] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(p_r_M_real_V_1_fu_520_p2[5]),
        .Q(p_r_M_real_V_1_reg_1081[5]),
        .R(1'b0));
  FDRE \p_r_M_real_V_1_reg_1081_reg[6] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(p_r_M_real_V_1_fu_520_p2[6]),
        .Q(p_r_M_real_V_1_reg_1081[6]),
        .R(1'b0));
  FDRE \p_r_M_real_V_1_reg_1081_reg[7] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(p_r_M_real_V_1_fu_520_p2[7]),
        .Q(p_r_M_real_V_1_reg_1081[7]),
        .R(1'b0));
  FDRE \p_r_M_real_V_1_reg_1081_reg[8] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(p_r_M_real_V_1_fu_520_p2[8]),
        .Q(p_r_M_real_V_1_reg_1081[8]),
        .R(1'b0));
  FDRE \p_r_M_real_V_1_reg_1081_reg[9] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(p_r_M_real_V_1_fu_520_p2[9]),
        .Q(p_r_M_real_V_1_reg_1081[9]),
        .R(1'b0));
  FDRE \p_r_V_reg_1054_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_mulsub_16s_16s_31s_31_4_1_U12_n_237),
        .Q(p_r_V_reg_1054[0]),
        .R(1'b0));
  FDRE \p_r_V_reg_1054_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_mulsub_16s_16s_31s_31_4_1_U12_n_227),
        .Q(p_r_V_reg_1054[10]),
        .R(1'b0));
  FDRE \p_r_V_reg_1054_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_mulsub_16s_16s_31s_31_4_1_U12_n_226),
        .Q(p_r_V_reg_1054[11]),
        .R(1'b0));
  FDRE \p_r_V_reg_1054_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_mulsub_16s_16s_31s_31_4_1_U12_n_225),
        .Q(p_r_V_reg_1054[12]),
        .R(1'b0));
  FDRE \p_r_V_reg_1054_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_mulsub_16s_16s_31s_31_4_1_U12_n_224),
        .Q(p_r_V_reg_1054[13]),
        .R(1'b0));
  FDRE \p_r_V_reg_1054_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_mulsub_16s_16s_31s_31_4_1_U12_n_223),
        .Q(p_r_V_reg_1054[14]),
        .R(1'b0));
  FDRE \p_r_V_reg_1054_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_mulsub_16s_16s_31s_31_4_1_U12_n_222),
        .Q(p_r_V_reg_1054[15]),
        .R(1'b0));
  FDRE \p_r_V_reg_1054_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_mulsub_16s_16s_31s_31_4_1_U12_n_236),
        .Q(p_r_V_reg_1054[1]),
        .R(1'b0));
  FDRE \p_r_V_reg_1054_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_mulsub_16s_16s_31s_31_4_1_U12_n_235),
        .Q(p_r_V_reg_1054[2]),
        .R(1'b0));
  FDRE \p_r_V_reg_1054_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_mulsub_16s_16s_31s_31_4_1_U12_n_234),
        .Q(p_r_V_reg_1054[3]),
        .R(1'b0));
  FDRE \p_r_V_reg_1054_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_mulsub_16s_16s_31s_31_4_1_U12_n_233),
        .Q(p_r_V_reg_1054[4]),
        .R(1'b0));
  FDRE \p_r_V_reg_1054_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_mulsub_16s_16s_31s_31_4_1_U12_n_232),
        .Q(p_r_V_reg_1054[5]),
        .R(1'b0));
  FDRE \p_r_V_reg_1054_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_mulsub_16s_16s_31s_31_4_1_U12_n_231),
        .Q(p_r_V_reg_1054[6]),
        .R(1'b0));
  FDRE \p_r_V_reg_1054_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_mulsub_16s_16s_31s_31_4_1_U12_n_230),
        .Q(p_r_V_reg_1054[7]),
        .R(1'b0));
  FDRE \p_r_V_reg_1054_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_mulsub_16s_16s_31s_31_4_1_U12_n_229),
        .Q(p_r_V_reg_1054[8]),
        .R(1'b0));
  FDRE \p_r_V_reg_1054_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_mulsub_16s_16s_31s_31_4_1_U12_n_228),
        .Q(p_r_V_reg_1054[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_10
       (.I0(sub_ln1201_4_fu_374_p2[6]),
        .I1(r_V_5_fu_361_p2[16]),
        .I2(r_V_5_fu_361_p2[7]),
        .O(g_M_real_V_fu_389_p3[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_10__0
       (.I0(sub_ln1201_6_fu_476_p2[6]),
        .I1(trunc_ln1201_3_reg_978_pp0_iter7_reg[6]),
        .I2(trunc_ln1201_3_reg_978_pp0_iter7_reg[15]),
        .O(g_M_imag_V_fu_481_p3[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_11
       (.I0(sub_ln1201_4_fu_374_p2[5]),
        .I1(r_V_5_fu_361_p2[16]),
        .I2(r_V_5_fu_361_p2[6]),
        .O(g_M_real_V_fu_389_p3[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_11__0
       (.I0(sub_ln1201_6_fu_476_p2[5]),
        .I1(trunc_ln1201_3_reg_978_pp0_iter7_reg[5]),
        .I2(trunc_ln1201_3_reg_978_pp0_iter7_reg[15]),
        .O(g_M_imag_V_fu_481_p3[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_12
       (.I0(sub_ln1201_4_fu_374_p2[4]),
        .I1(r_V_5_fu_361_p2[16]),
        .I2(r_V_5_fu_361_p2[5]),
        .O(g_M_real_V_fu_389_p3[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_12__0
       (.I0(sub_ln1201_6_fu_476_p2[4]),
        .I1(trunc_ln1201_3_reg_978_pp0_iter7_reg[4]),
        .I2(trunc_ln1201_3_reg_978_pp0_iter7_reg[15]),
        .O(g_M_imag_V_fu_481_p3[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_13
       (.I0(sub_ln1201_4_fu_374_p2[3]),
        .I1(r_V_5_fu_361_p2[16]),
        .I2(r_V_5_fu_361_p2[4]),
        .O(g_M_real_V_fu_389_p3[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_13__0
       (.I0(sub_ln1201_6_fu_476_p2[3]),
        .I1(trunc_ln1201_3_reg_978_pp0_iter7_reg[3]),
        .I2(trunc_ln1201_3_reg_978_pp0_iter7_reg[15]),
        .O(g_M_imag_V_fu_481_p3[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_14
       (.I0(sub_ln1201_4_fu_374_p2[2]),
        .I1(r_V_5_fu_361_p2[16]),
        .I2(r_V_5_fu_361_p2[3]),
        .O(g_M_real_V_fu_389_p3[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_14__0
       (.I0(sub_ln1201_6_fu_476_p2[2]),
        .I1(trunc_ln1201_3_reg_978_pp0_iter7_reg[2]),
        .I2(trunc_ln1201_3_reg_978_pp0_iter7_reg[15]),
        .O(g_M_imag_V_fu_481_p3[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_15
       (.I0(sub_ln1201_4_fu_374_p2[1]),
        .I1(r_V_5_fu_361_p2[16]),
        .I2(r_V_5_fu_361_p2[2]),
        .O(g_M_real_V_fu_389_p3[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_15__0
       (.I0(sub_ln1201_6_fu_476_p2[1]),
        .I1(trunc_ln1201_3_reg_978_pp0_iter7_reg[1]),
        .I2(trunc_ln1201_3_reg_978_pp0_iter7_reg[15]),
        .O(g_M_imag_V_fu_481_p3[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_16
       (.I0(ret_V_8_reg_918[1]),
        .I1(r_V_5_fu_361_p2[16]),
        .I2(r_V_5_fu_361_p2[1]),
        .O(g_M_real_V_fu_389_p3[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_16__0
       (.I0(trunc_ln1201_s_reg_1010[0]),
        .I1(trunc_ln1201_3_reg_978_pp0_iter7_reg[0]),
        .I2(trunc_ln1201_3_reg_978_pp0_iter7_reg[15]),
        .O(g_M_imag_V_fu_481_p3[0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_17__0
       (.CI(p_reg_reg_i_18__0_n_222),
        .CO({NLW_p_reg_reg_i_17__0_CO_UNCONNECTED[3:2],p_reg_reg_i_17__0_n_224,p_reg_reg_i_17__0_n_225}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_reg_reg_i_17__0_O_UNCONNECTED[3],sub_ln1201_6_fu_476_p2[15:13]}),
        .S({1'b0,p_reg_reg_i_21_n_222,p_reg_reg_i_22_n_222,p_reg_reg_i_23_n_222}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_18__0
       (.CI(p_reg_reg_i_19__0_n_222),
        .CO({p_reg_reg_i_18__0_n_222,p_reg_reg_i_18__0_n_223,p_reg_reg_i_18__0_n_224,p_reg_reg_i_18__0_n_225}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_6_fu_476_p2[12:9]),
        .S({p_reg_reg_i_24_n_222,p_reg_reg_i_25_n_222,p_reg_reg_i_26_n_222,p_reg_reg_i_27_n_222}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_19__0
       (.CI(p_reg_reg_i_20__0_n_222),
        .CO({p_reg_reg_i_19__0_n_222,p_reg_reg_i_19__0_n_223,p_reg_reg_i_19__0_n_224,p_reg_reg_i_19__0_n_225}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_6_fu_476_p2[8:5]),
        .S({p_reg_reg_i_28_n_222,p_reg_reg_i_29_n_222,p_reg_reg_i_30_n_222,p_reg_reg_i_31_n_222}));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1__0
       (.I0(r_V_5_fu_361_p2[16]),
        .I1(sub_ln1201_4_fu_374_p2[15]),
        .O(g_M_real_V_fu_389_p3[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_2
       (.I0(sub_ln1201_4_fu_374_p2[14]),
        .I1(r_V_5_fu_361_p2[16]),
        .I2(r_V_5_fu_361_p2[15]),
        .O(g_M_real_V_fu_389_p3[14]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_20__0
       (.CI(1'b0),
        .CO({p_reg_reg_i_20__0_n_222,p_reg_reg_i_20__0_n_223,p_reg_reg_i_20__0_n_224,p_reg_reg_i_20__0_n_225}),
        .CYINIT(p_reg_reg_i_32__0_n_222),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_6_fu_476_p2[4:1]),
        .S({p_reg_reg_i_33__0_n_222,p_reg_reg_i_34__0_n_222,p_reg_reg_i_35__0_n_222,p_reg_reg_i_36__0_n_222}));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_21
       (.I0(trunc_ln1201_s_reg_1010[15]),
        .O(p_reg_reg_i_21_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_22
       (.I0(trunc_ln1201_s_reg_1010[14]),
        .O(p_reg_reg_i_22_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_23
       (.I0(trunc_ln1201_s_reg_1010[13]),
        .O(p_reg_reg_i_23_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_24
       (.I0(trunc_ln1201_s_reg_1010[12]),
        .O(p_reg_reg_i_24_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_25
       (.I0(trunc_ln1201_s_reg_1010[11]),
        .O(p_reg_reg_i_25_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_26
       (.I0(trunc_ln1201_s_reg_1010[10]),
        .O(p_reg_reg_i_26_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_27
       (.I0(trunc_ln1201_s_reg_1010[9]),
        .O(p_reg_reg_i_27_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_28
       (.I0(trunc_ln1201_s_reg_1010[8]),
        .O(p_reg_reg_i_28_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_29
       (.I0(trunc_ln1201_s_reg_1010[7]),
        .O(p_reg_reg_i_29_n_222));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__0
       (.I0(sub_ln1201_6_fu_476_p2[14]),
        .I1(trunc_ln1201_3_reg_978_pp0_iter7_reg[14]),
        .I2(trunc_ln1201_3_reg_978_pp0_iter7_reg[15]),
        .O(g_M_imag_V_fu_481_p3[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_3
       (.I0(sub_ln1201_4_fu_374_p2[13]),
        .I1(r_V_5_fu_361_p2[16]),
        .I2(r_V_5_fu_361_p2[14]),
        .O(g_M_real_V_fu_389_p3[13]));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_30
       (.I0(trunc_ln1201_s_reg_1010[6]),
        .O(p_reg_reg_i_30_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_31
       (.I0(trunc_ln1201_s_reg_1010[5]),
        .O(p_reg_reg_i_31_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_32__0
       (.I0(trunc_ln1201_s_reg_1010[0]),
        .O(p_reg_reg_i_32__0_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_33__0
       (.I0(trunc_ln1201_s_reg_1010[4]),
        .O(p_reg_reg_i_33__0_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_34__0
       (.I0(trunc_ln1201_s_reg_1010[3]),
        .O(p_reg_reg_i_34__0_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_35__0
       (.I0(trunc_ln1201_s_reg_1010[2]),
        .O(p_reg_reg_i_35__0_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_36__0
       (.I0(trunc_ln1201_s_reg_1010[1]),
        .O(p_reg_reg_i_36__0_n_222));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__0
       (.I0(sub_ln1201_6_fu_476_p2[13]),
        .I1(trunc_ln1201_3_reg_978_pp0_iter7_reg[13]),
        .I2(trunc_ln1201_3_reg_978_pp0_iter7_reg[15]),
        .O(g_M_imag_V_fu_481_p3[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_4
       (.I0(sub_ln1201_4_fu_374_p2[12]),
        .I1(r_V_5_fu_361_p2[16]),
        .I2(r_V_5_fu_361_p2[13]),
        .O(g_M_real_V_fu_389_p3[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__0
       (.I0(sub_ln1201_6_fu_476_p2[12]),
        .I1(trunc_ln1201_3_reg_978_pp0_iter7_reg[12]),
        .I2(trunc_ln1201_3_reg_978_pp0_iter7_reg[15]),
        .O(g_M_imag_V_fu_481_p3[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_5
       (.I0(sub_ln1201_4_fu_374_p2[11]),
        .I1(r_V_5_fu_361_p2[16]),
        .I2(r_V_5_fu_361_p2[12]),
        .O(g_M_real_V_fu_389_p3[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__0
       (.I0(sub_ln1201_6_fu_476_p2[11]),
        .I1(trunc_ln1201_3_reg_978_pp0_iter7_reg[11]),
        .I2(trunc_ln1201_3_reg_978_pp0_iter7_reg[15]),
        .O(g_M_imag_V_fu_481_p3[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_6
       (.I0(sub_ln1201_4_fu_374_p2[10]),
        .I1(r_V_5_fu_361_p2[16]),
        .I2(r_V_5_fu_361_p2[11]),
        .O(g_M_real_V_fu_389_p3[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__0
       (.I0(sub_ln1201_6_fu_476_p2[10]),
        .I1(trunc_ln1201_3_reg_978_pp0_iter7_reg[10]),
        .I2(trunc_ln1201_3_reg_978_pp0_iter7_reg[15]),
        .O(g_M_imag_V_fu_481_p3[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_7
       (.I0(sub_ln1201_4_fu_374_p2[9]),
        .I1(r_V_5_fu_361_p2[16]),
        .I2(r_V_5_fu_361_p2[10]),
        .O(g_M_real_V_fu_389_p3[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__0
       (.I0(sub_ln1201_6_fu_476_p2[9]),
        .I1(trunc_ln1201_3_reg_978_pp0_iter7_reg[9]),
        .I2(trunc_ln1201_3_reg_978_pp0_iter7_reg[15]),
        .O(g_M_imag_V_fu_481_p3[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_8
       (.I0(sub_ln1201_4_fu_374_p2[8]),
        .I1(r_V_5_fu_361_p2[16]),
        .I2(r_V_5_fu_361_p2[9]),
        .O(g_M_real_V_fu_389_p3[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__0
       (.I0(sub_ln1201_6_fu_476_p2[8]),
        .I1(trunc_ln1201_3_reg_978_pp0_iter7_reg[8]),
        .I2(trunc_ln1201_3_reg_978_pp0_iter7_reg[15]),
        .O(g_M_imag_V_fu_481_p3[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_9
       (.I0(sub_ln1201_4_fu_374_p2[7]),
        .I1(r_V_5_fu_361_p2[16]),
        .I2(r_V_5_fu_361_p2[8]),
        .O(g_M_real_V_fu_389_p3[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_9__0
       (.I0(sub_ln1201_6_fu_476_p2[7]),
        .I1(trunc_ln1201_3_reg_978_pp0_iter7_reg[7]),
        .I2(trunc_ln1201_3_reg_978_pp0_iter7_reg[15]),
        .O(g_M_imag_V_fu_481_p3[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA0A0A080)) 
    ram_reg_i_1
       (.I0(p_0_in__0),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(ap_enable_reg_pp0_iter5),
        .I5(WEA),
        .O(\buf_ce0[1]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_10__0
       (.I0(\zext_ln90_reg_851_reg[7]_0 [0]),
        .I1(Q[0]),
        .O(\zext_ln712_reg_839_pp0_iter2_reg_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA0A0A080)) 
    ram_reg_i_1__0
       (.I0(ram_reg),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(ap_enable_reg_pp0_iter5),
        .I5(ram_reg_0),
        .O(\buf_ce0[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFA0A0A080)) 
    ram_reg_i_1__1
       (.I0(p_0_in__0_9),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(ap_enable_reg_pp0_iter5),
        .I5(ram_reg_1),
        .O(\buf_ce0[1]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFA0A0A080)) 
    ram_reg_i_1__2
       (.I0(ram_reg_2),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(ap_enable_reg_pp0_iter5),
        .I5(ram_reg_3),
        .O(\buf_ce0[0]_3 ));
  LUT6 #(
    .INIT(64'hFFAAAAAAFEAAAAAA)) 
    ram_reg_i_1__5
       (.I0(ram_reg_4),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[2]),
        .I4(ap_block_pp0_stage0_subdone),
        .I5(ap_enable_reg_pp0_iter1),
        .O(Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_1_ce0));
  LUT4 #(
    .INIT(16'hCCC8)) 
    ram_reg_i_1__7
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_enable_reg_pp0_iter3),
        .O(Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_ce0));
  LUT6 #(
    .INIT(64'hFFFFFFFF88888880)) 
    ram_reg_i_2__3
       (.I0(Q[2]),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(ram_reg_4),
        .O(Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_1_ce0));
  LUT4 #(
    .INIT(16'hFE00)) 
    ram_reg_i_2__4
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(ap_block_pp0_stage0_subdone),
        .O(Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_ce0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_2__6
       (.I0(sub_ln712_4_reg_834[7]),
        .I1(Q[0]),
        .O(\sub_ln712_4_reg_834_reg[7]_0 [7]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_3__0
       (.I0(zext_ln712_reg_839_pp0_iter2_reg_reg[7]),
        .I1(Q[0]),
        .O(\zext_ln712_reg_839_pp0_iter2_reg_reg[7]_0 [7]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_3__1
       (.I0(sub_ln712_4_reg_834[6]),
        .I1(Q[0]),
        .O(\sub_ln712_4_reg_834_reg[7]_0 [6]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_4__4
       (.I0(zext_ln712_reg_839_pp0_iter2_reg_reg[6]),
        .I1(Q[0]),
        .O(\zext_ln712_reg_839_pp0_iter2_reg_reg[7]_0 [6]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_4__5
       (.I0(sub_ln712_4_reg_834[5]),
        .I1(Q[0]),
        .O(\sub_ln712_4_reg_834_reg[7]_0 [5]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_5__4
       (.I0(zext_ln712_reg_839_pp0_iter2_reg_reg[5]),
        .I1(Q[0]),
        .O(\zext_ln712_reg_839_pp0_iter2_reg_reg[7]_0 [5]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_5__5
       (.I0(sub_ln712_4_reg_834[4]),
        .I1(Q[0]),
        .O(\sub_ln712_4_reg_834_reg[7]_0 [4]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_6__4
       (.I0(zext_ln712_reg_839_pp0_iter2_reg_reg[4]),
        .I1(Q[0]),
        .O(\zext_ln712_reg_839_pp0_iter2_reg_reg[7]_0 [4]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_6__5
       (.I0(sub_ln712_4_reg_834[3]),
        .I1(Q[0]),
        .O(\sub_ln712_4_reg_834_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_7__4
       (.I0(zext_ln712_reg_839_pp0_iter2_reg_reg[3]),
        .I1(Q[0]),
        .O(\zext_ln712_reg_839_pp0_iter2_reg_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_7__5
       (.I0(sub_ln712_4_reg_834[2]),
        .I1(Q[0]),
        .O(\sub_ln712_4_reg_834_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_8__4
       (.I0(zext_ln712_reg_839_pp0_iter2_reg_reg[2]),
        .I1(Q[0]),
        .O(\zext_ln712_reg_839_pp0_iter2_reg_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_8__5
       (.I0(sub_ln712_4_reg_834[1]),
        .I1(Q[0]),
        .O(\sub_ln712_4_reg_834_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_9__4
       (.I0(zext_ln712_reg_839_pp0_iter2_reg_reg[1]),
        .I1(Q[0]),
        .O(\zext_ln712_reg_839_pp0_iter2_reg_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_9__5
       (.I0(sub_ln712_4_reg_834[0]),
        .I1(Q[0]),
        .O(\sub_ln712_4_reg_834_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h00000F1F)) 
    \reg_q0[14]_i_1 
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_enable_reg_pp0_iter6),
        .I4(reg_valid0_10),
        .O(ap_enable_reg_pp0_iter5_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h00000F1F)) 
    \reg_q0[15]_i_1 
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_enable_reg_pp0_iter6),
        .I4(reg_valid0),
        .O(ap_enable_reg_pp0_iter5_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h0F1F)) 
    reg_valid0_i_1
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_enable_reg_pp0_iter6),
        .O(ap_enable_reg_pp0_iter5_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h0F1F)) 
    reg_valid0_i_1__0
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_enable_reg_pp0_iter6),
        .O(ap_enable_reg_pp0_iter5_reg_3));
  CARRY4 ret_V_6_fu_322_p2_carry
       (.CI(1'b0),
        .CO({ret_V_6_fu_322_p2_carry_n_222,ret_V_6_fu_322_p2_carry_n_223,ret_V_6_fu_322_p2_carry_n_224,ret_V_6_fu_322_p2_carry_n_225}),
        .CYINIT(1'b0),
        .DI(descramble_buf_M_real_V_1_load_1_reg_913[3:0]),
        .O({ret_V_6_fu_322_p2_carry_n_226,ret_V_6_fu_322_p2_carry_n_227,ret_V_6_fu_322_p2_carry_n_228,ret_V_6_fu_322_p2_carry_n_229}),
        .S({ret_V_6_fu_322_p2_carry_i_1_n_222,ret_V_6_fu_322_p2_carry_i_2_n_222,ret_V_6_fu_322_p2_carry_i_3_n_222,ret_V_6_fu_322_p2_carry_i_4_n_222}));
  CARRY4 ret_V_6_fu_322_p2_carry__0
       (.CI(ret_V_6_fu_322_p2_carry_n_222),
        .CO({ret_V_6_fu_322_p2_carry__0_n_222,ret_V_6_fu_322_p2_carry__0_n_223,ret_V_6_fu_322_p2_carry__0_n_224,ret_V_6_fu_322_p2_carry__0_n_225}),
        .CYINIT(1'b0),
        .DI(descramble_buf_M_real_V_1_load_1_reg_913[7:4]),
        .O({ret_V_6_fu_322_p2_carry__0_n_226,ret_V_6_fu_322_p2_carry__0_n_227,ret_V_6_fu_322_p2_carry__0_n_228,ret_V_6_fu_322_p2_carry__0_n_229}),
        .S({ret_V_6_fu_322_p2_carry__0_i_1_n_222,ret_V_6_fu_322_p2_carry__0_i_2_n_222,ret_V_6_fu_322_p2_carry__0_i_3_n_222,ret_V_6_fu_322_p2_carry__0_i_4_n_222}));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_6_fu_322_p2_carry__0_i_1
       (.I0(descramble_buf_M_real_V_load_reg_906[7]),
        .I1(descramble_buf_M_real_V_1_load_1_reg_913[7]),
        .O(ret_V_6_fu_322_p2_carry__0_i_1_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_6_fu_322_p2_carry__0_i_2
       (.I0(descramble_buf_M_real_V_load_reg_906[6]),
        .I1(descramble_buf_M_real_V_1_load_1_reg_913[6]),
        .O(ret_V_6_fu_322_p2_carry__0_i_2_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_6_fu_322_p2_carry__0_i_3
       (.I0(descramble_buf_M_real_V_load_reg_906[5]),
        .I1(descramble_buf_M_real_V_1_load_1_reg_913[5]),
        .O(ret_V_6_fu_322_p2_carry__0_i_3_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_6_fu_322_p2_carry__0_i_4
       (.I0(descramble_buf_M_real_V_load_reg_906[4]),
        .I1(descramble_buf_M_real_V_1_load_1_reg_913[4]),
        .O(ret_V_6_fu_322_p2_carry__0_i_4_n_222));
  CARRY4 ret_V_6_fu_322_p2_carry__1
       (.CI(ret_V_6_fu_322_p2_carry__0_n_222),
        .CO({ret_V_6_fu_322_p2_carry__1_n_222,ret_V_6_fu_322_p2_carry__1_n_223,ret_V_6_fu_322_p2_carry__1_n_224,ret_V_6_fu_322_p2_carry__1_n_225}),
        .CYINIT(1'b0),
        .DI(descramble_buf_M_real_V_1_load_1_reg_913[11:8]),
        .O({ret_V_6_fu_322_p2_carry__1_n_226,ret_V_6_fu_322_p2_carry__1_n_227,ret_V_6_fu_322_p2_carry__1_n_228,ret_V_6_fu_322_p2_carry__1_n_229}),
        .S({ret_V_6_fu_322_p2_carry__1_i_1_n_222,ret_V_6_fu_322_p2_carry__1_i_2_n_222,ret_V_6_fu_322_p2_carry__1_i_3_n_222,ret_V_6_fu_322_p2_carry__1_i_4_n_222}));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_6_fu_322_p2_carry__1_i_1
       (.I0(descramble_buf_M_real_V_load_reg_906[11]),
        .I1(descramble_buf_M_real_V_1_load_1_reg_913[11]),
        .O(ret_V_6_fu_322_p2_carry__1_i_1_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_6_fu_322_p2_carry__1_i_2
       (.I0(descramble_buf_M_real_V_load_reg_906[10]),
        .I1(descramble_buf_M_real_V_1_load_1_reg_913[10]),
        .O(ret_V_6_fu_322_p2_carry__1_i_2_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_6_fu_322_p2_carry__1_i_3
       (.I0(descramble_buf_M_real_V_load_reg_906[9]),
        .I1(descramble_buf_M_real_V_1_load_1_reg_913[9]),
        .O(ret_V_6_fu_322_p2_carry__1_i_3_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_6_fu_322_p2_carry__1_i_4
       (.I0(descramble_buf_M_real_V_load_reg_906[8]),
        .I1(descramble_buf_M_real_V_1_load_1_reg_913[8]),
        .O(ret_V_6_fu_322_p2_carry__1_i_4_n_222));
  CARRY4 ret_V_6_fu_322_p2_carry__2
       (.CI(ret_V_6_fu_322_p2_carry__1_n_222),
        .CO({ret_V_6_fu_322_p2_carry__2_n_222,ret_V_6_fu_322_p2_carry__2_n_223,ret_V_6_fu_322_p2_carry__2_n_224,ret_V_6_fu_322_p2_carry__2_n_225}),
        .CYINIT(1'b0),
        .DI({ret_V_6_fu_322_p2_carry__2_i_1_n_222,descramble_buf_M_real_V_1_load_1_reg_913[14:12]}),
        .O({ret_V_6_fu_322_p2_carry__2_n_226,ret_V_6_fu_322_p2_carry__2_n_227,ret_V_6_fu_322_p2_carry__2_n_228,ret_V_6_fu_322_p2_carry__2_n_229}),
        .S({ret_V_6_fu_322_p2_carry__2_i_2_n_222,ret_V_6_fu_322_p2_carry__2_i_3_n_222,ret_V_6_fu_322_p2_carry__2_i_4_n_222,ret_V_6_fu_322_p2_carry__2_i_5_n_222}));
  LUT1 #(
    .INIT(2'h1)) 
    ret_V_6_fu_322_p2_carry__2_i_1
       (.I0(descramble_buf_M_real_V_1_load_1_reg_913[15]),
        .O(ret_V_6_fu_322_p2_carry__2_i_1_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_6_fu_322_p2_carry__2_i_2
       (.I0(descramble_buf_M_real_V_load_reg_906[15]),
        .I1(descramble_buf_M_real_V_1_load_1_reg_913[15]),
        .O(ret_V_6_fu_322_p2_carry__2_i_2_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_6_fu_322_p2_carry__2_i_3
       (.I0(descramble_buf_M_real_V_load_reg_906[14]),
        .I1(descramble_buf_M_real_V_1_load_1_reg_913[14]),
        .O(ret_V_6_fu_322_p2_carry__2_i_3_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_6_fu_322_p2_carry__2_i_4
       (.I0(descramble_buf_M_real_V_load_reg_906[13]),
        .I1(descramble_buf_M_real_V_1_load_1_reg_913[13]),
        .O(ret_V_6_fu_322_p2_carry__2_i_4_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_6_fu_322_p2_carry__2_i_5
       (.I0(descramble_buf_M_real_V_load_reg_906[12]),
        .I1(descramble_buf_M_real_V_1_load_1_reg_913[12]),
        .O(ret_V_6_fu_322_p2_carry__2_i_5_n_222));
  CARRY4 ret_V_6_fu_322_p2_carry__3
       (.CI(ret_V_6_fu_322_p2_carry__2_n_222),
        .CO(NLW_ret_V_6_fu_322_p2_carry__3_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ret_V_6_fu_322_p2_carry__3_O_UNCONNECTED[3:1],p_0_in1_in}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_6_fu_322_p2_carry_i_1
       (.I0(descramble_buf_M_real_V_load_reg_906[3]),
        .I1(descramble_buf_M_real_V_1_load_1_reg_913[3]),
        .O(ret_V_6_fu_322_p2_carry_i_1_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_6_fu_322_p2_carry_i_2
       (.I0(descramble_buf_M_real_V_load_reg_906[2]),
        .I1(descramble_buf_M_real_V_1_load_1_reg_913[2]),
        .O(ret_V_6_fu_322_p2_carry_i_2_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_6_fu_322_p2_carry_i_3
       (.I0(descramble_buf_M_real_V_load_reg_906[1]),
        .I1(descramble_buf_M_real_V_1_load_1_reg_913[1]),
        .O(ret_V_6_fu_322_p2_carry_i_3_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_6_fu_322_p2_carry_i_4
       (.I0(descramble_buf_M_real_V_load_reg_906[0]),
        .I1(descramble_buf_M_real_V_1_load_1_reg_913[0]),
        .O(ret_V_6_fu_322_p2_carry_i_4_n_222));
  FDRE \ret_V_6_reg_948_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_6_fu_322_p2_carry_n_229),
        .Q(ret_V_6_reg_948[0]),
        .R(1'b0));
  FDRE \ret_V_6_reg_948_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_6_fu_322_p2_carry__1_n_227),
        .Q(ret_V_6_reg_948[10]),
        .R(1'b0));
  FDRE \ret_V_6_reg_948_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_6_fu_322_p2_carry__1_n_226),
        .Q(ret_V_6_reg_948[11]),
        .R(1'b0));
  FDRE \ret_V_6_reg_948_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_6_fu_322_p2_carry__2_n_229),
        .Q(ret_V_6_reg_948[12]),
        .R(1'b0));
  FDRE \ret_V_6_reg_948_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_6_fu_322_p2_carry__2_n_228),
        .Q(ret_V_6_reg_948[13]),
        .R(1'b0));
  FDRE \ret_V_6_reg_948_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_6_fu_322_p2_carry__2_n_227),
        .Q(ret_V_6_reg_948[14]),
        .R(1'b0));
  FDRE \ret_V_6_reg_948_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_6_fu_322_p2_carry_n_228),
        .Q(ret_V_6_reg_948[1]),
        .R(1'b0));
  FDRE \ret_V_6_reg_948_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_6_fu_322_p2_carry_n_227),
        .Q(ret_V_6_reg_948[2]),
        .R(1'b0));
  FDRE \ret_V_6_reg_948_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_6_fu_322_p2_carry_n_226),
        .Q(ret_V_6_reg_948[3]),
        .R(1'b0));
  FDRE \ret_V_6_reg_948_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_6_fu_322_p2_carry__0_n_229),
        .Q(ret_V_6_reg_948[4]),
        .R(1'b0));
  FDRE \ret_V_6_reg_948_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_6_fu_322_p2_carry__0_n_228),
        .Q(ret_V_6_reg_948[5]),
        .R(1'b0));
  FDRE \ret_V_6_reg_948_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_6_fu_322_p2_carry__0_n_227),
        .Q(ret_V_6_reg_948[6]),
        .R(1'b0));
  FDRE \ret_V_6_reg_948_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_6_fu_322_p2_carry__0_n_226),
        .Q(ret_V_6_reg_948[7]),
        .R(1'b0));
  FDRE \ret_V_6_reg_948_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_6_fu_322_p2_carry__1_n_229),
        .Q(ret_V_6_reg_948[8]),
        .R(1'b0));
  FDRE \ret_V_6_reg_948_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_6_fu_322_p2_carry__1_n_228),
        .Q(ret_V_6_reg_948[9]),
        .R(1'b0));
  CARRY4 ret_V_7_fu_276_p2_carry
       (.CI(1'b0),
        .CO({ret_V_7_fu_276_p2_carry_n_222,ret_V_7_fu_276_p2_carry_n_223,ret_V_7_fu_276_p2_carry_n_224,ret_V_7_fu_276_p2_carry_n_225}),
        .CYINIT(1'b0),
        .DI(sub_ln712_1_reg_891[3:0]),
        .O(ret_V_7_fu_276_p2[3:0]),
        .S({ret_V_7_fu_276_p2_carry_i_1_n_222,ret_V_7_fu_276_p2_carry_i_2_n_222,ret_V_7_fu_276_p2_carry_i_3_n_222,ret_V_7_fu_276_p2_carry_i_4_n_222}));
  CARRY4 ret_V_7_fu_276_p2_carry__0
       (.CI(ret_V_7_fu_276_p2_carry_n_222),
        .CO({ret_V_7_fu_276_p2_carry__0_n_222,ret_V_7_fu_276_p2_carry__0_n_223,ret_V_7_fu_276_p2_carry__0_n_224,ret_V_7_fu_276_p2_carry__0_n_225}),
        .CYINIT(1'b0),
        .DI(sub_ln712_1_reg_891[7:4]),
        .O(ret_V_7_fu_276_p2[7:4]),
        .S({ret_V_7_fu_276_p2_carry__0_i_1_n_222,ret_V_7_fu_276_p2_carry__0_i_2_n_222,ret_V_7_fu_276_p2_carry__0_i_3_n_222,ret_V_7_fu_276_p2_carry__0_i_4_n_222}));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_7_fu_276_p2_carry__0_i_1
       (.I0(descramble_buf_M_imag_V_load_reg_876[7]),
        .I1(sub_ln712_1_reg_891[7]),
        .O(ret_V_7_fu_276_p2_carry__0_i_1_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_7_fu_276_p2_carry__0_i_2
       (.I0(descramble_buf_M_imag_V_load_reg_876[6]),
        .I1(sub_ln712_1_reg_891[6]),
        .O(ret_V_7_fu_276_p2_carry__0_i_2_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_7_fu_276_p2_carry__0_i_3
       (.I0(descramble_buf_M_imag_V_load_reg_876[5]),
        .I1(sub_ln712_1_reg_891[5]),
        .O(ret_V_7_fu_276_p2_carry__0_i_3_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_7_fu_276_p2_carry__0_i_4
       (.I0(descramble_buf_M_imag_V_load_reg_876[4]),
        .I1(sub_ln712_1_reg_891[4]),
        .O(ret_V_7_fu_276_p2_carry__0_i_4_n_222));
  CARRY4 ret_V_7_fu_276_p2_carry__1
       (.CI(ret_V_7_fu_276_p2_carry__0_n_222),
        .CO({ret_V_7_fu_276_p2_carry__1_n_222,ret_V_7_fu_276_p2_carry__1_n_223,ret_V_7_fu_276_p2_carry__1_n_224,ret_V_7_fu_276_p2_carry__1_n_225}),
        .CYINIT(1'b0),
        .DI(sub_ln712_1_reg_891[11:8]),
        .O(ret_V_7_fu_276_p2[11:8]),
        .S({ret_V_7_fu_276_p2_carry__1_i_1_n_222,ret_V_7_fu_276_p2_carry__1_i_2_n_222,ret_V_7_fu_276_p2_carry__1_i_3_n_222,ret_V_7_fu_276_p2_carry__1_i_4_n_222}));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_7_fu_276_p2_carry__1_i_1
       (.I0(descramble_buf_M_imag_V_load_reg_876[11]),
        .I1(sub_ln712_1_reg_891[11]),
        .O(ret_V_7_fu_276_p2_carry__1_i_1_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_7_fu_276_p2_carry__1_i_2
       (.I0(descramble_buf_M_imag_V_load_reg_876[10]),
        .I1(sub_ln712_1_reg_891[10]),
        .O(ret_V_7_fu_276_p2_carry__1_i_2_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_7_fu_276_p2_carry__1_i_3
       (.I0(descramble_buf_M_imag_V_load_reg_876[9]),
        .I1(sub_ln712_1_reg_891[9]),
        .O(ret_V_7_fu_276_p2_carry__1_i_3_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_7_fu_276_p2_carry__1_i_4
       (.I0(descramble_buf_M_imag_V_load_reg_876[8]),
        .I1(sub_ln712_1_reg_891[8]),
        .O(ret_V_7_fu_276_p2_carry__1_i_4_n_222));
  CARRY4 ret_V_7_fu_276_p2_carry__2
       (.CI(ret_V_7_fu_276_p2_carry__1_n_222),
        .CO({ret_V_7_fu_276_p2_carry__2_n_222,ret_V_7_fu_276_p2_carry__2_n_223,ret_V_7_fu_276_p2_carry__2_n_224,ret_V_7_fu_276_p2_carry__2_n_225}),
        .CYINIT(1'b0),
        .DI({ret_V_7_fu_276_p2_carry__2_i_1_n_222,sub_ln712_1_reg_891[14:12]}),
        .O(ret_V_7_fu_276_p2[15:12]),
        .S({ret_V_7_fu_276_p2_carry__2_i_2_n_222,ret_V_7_fu_276_p2_carry__2_i_3_n_222,ret_V_7_fu_276_p2_carry__2_i_4_n_222,ret_V_7_fu_276_p2_carry__2_i_5_n_222}));
  LUT1 #(
    .INIT(2'h1)) 
    ret_V_7_fu_276_p2_carry__2_i_1
       (.I0(sub_ln712_1_reg_891[15]),
        .O(ret_V_7_fu_276_p2_carry__2_i_1_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_7_fu_276_p2_carry__2_i_2
       (.I0(descramble_buf_M_imag_V_load_reg_876[15]),
        .I1(sub_ln712_1_reg_891[15]),
        .O(ret_V_7_fu_276_p2_carry__2_i_2_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_7_fu_276_p2_carry__2_i_3
       (.I0(descramble_buf_M_imag_V_load_reg_876[14]),
        .I1(sub_ln712_1_reg_891[14]),
        .O(ret_V_7_fu_276_p2_carry__2_i_3_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_7_fu_276_p2_carry__2_i_4
       (.I0(descramble_buf_M_imag_V_load_reg_876[13]),
        .I1(sub_ln712_1_reg_891[13]),
        .O(ret_V_7_fu_276_p2_carry__2_i_4_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_7_fu_276_p2_carry__2_i_5
       (.I0(descramble_buf_M_imag_V_load_reg_876[12]),
        .I1(sub_ln712_1_reg_891[12]),
        .O(ret_V_7_fu_276_p2_carry__2_i_5_n_222));
  CARRY4 ret_V_7_fu_276_p2_carry__3
       (.CI(ret_V_7_fu_276_p2_carry__2_n_222),
        .CO(NLW_ret_V_7_fu_276_p2_carry__3_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ret_V_7_fu_276_p2_carry__3_O_UNCONNECTED[3:1],ret_V_7_fu_276_p2[16]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_7_fu_276_p2_carry_i_1
       (.I0(descramble_buf_M_imag_V_load_reg_876[3]),
        .I1(sub_ln712_1_reg_891[3]),
        .O(ret_V_7_fu_276_p2_carry_i_1_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_7_fu_276_p2_carry_i_2
       (.I0(descramble_buf_M_imag_V_load_reg_876[2]),
        .I1(sub_ln712_1_reg_891[2]),
        .O(ret_V_7_fu_276_p2_carry_i_2_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_7_fu_276_p2_carry_i_3
       (.I0(descramble_buf_M_imag_V_load_reg_876[1]),
        .I1(sub_ln712_1_reg_891[1]),
        .O(ret_V_7_fu_276_p2_carry_i_3_n_222));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_7_fu_276_p2_carry_i_4
       (.I0(descramble_buf_M_imag_V_load_reg_876[0]),
        .I1(sub_ln712_1_reg_891[0]),
        .O(ret_V_7_fu_276_p2_carry_i_4_n_222));
  FDRE \ret_V_7_reg_923_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_7_fu_276_p2[0]),
        .Q(ret_V_7_reg_923[0]),
        .R(1'b0));
  FDRE \ret_V_7_reg_923_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_7_fu_276_p2[10]),
        .Q(ret_V_7_reg_923[10]),
        .R(1'b0));
  FDRE \ret_V_7_reg_923_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_7_fu_276_p2[11]),
        .Q(ret_V_7_reg_923[11]),
        .R(1'b0));
  FDRE \ret_V_7_reg_923_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_7_fu_276_p2[12]),
        .Q(ret_V_7_reg_923[12]),
        .R(1'b0));
  FDRE \ret_V_7_reg_923_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_7_fu_276_p2[13]),
        .Q(ret_V_7_reg_923[13]),
        .R(1'b0));
  FDRE \ret_V_7_reg_923_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_7_fu_276_p2[14]),
        .Q(ret_V_7_reg_923[14]),
        .R(1'b0));
  FDRE \ret_V_7_reg_923_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_7_fu_276_p2[1]),
        .Q(ret_V_7_reg_923[1]),
        .R(1'b0));
  FDRE \ret_V_7_reg_923_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_7_fu_276_p2[2]),
        .Q(ret_V_7_reg_923[2]),
        .R(1'b0));
  FDRE \ret_V_7_reg_923_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_7_fu_276_p2[3]),
        .Q(ret_V_7_reg_923[3]),
        .R(1'b0));
  FDRE \ret_V_7_reg_923_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_7_fu_276_p2[4]),
        .Q(ret_V_7_reg_923[4]),
        .R(1'b0));
  FDRE \ret_V_7_reg_923_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_7_fu_276_p2[5]),
        .Q(ret_V_7_reg_923[5]),
        .R(1'b0));
  FDRE \ret_V_7_reg_923_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_7_fu_276_p2[6]),
        .Q(ret_V_7_reg_923[6]),
        .R(1'b0));
  FDRE \ret_V_7_reg_923_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_7_fu_276_p2[7]),
        .Q(ret_V_7_reg_923[7]),
        .R(1'b0));
  FDRE \ret_V_7_reg_923_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_7_fu_276_p2[8]),
        .Q(ret_V_7_reg_923[8]),
        .R(1'b0));
  FDRE \ret_V_7_reg_923_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_7_fu_276_p2[9]),
        .Q(ret_V_7_reg_923[9]),
        .R(1'b0));
  CARRY4 ret_V_8_fu_270_p2_carry
       (.CI(1'b0),
        .CO({ret_V_8_fu_270_p2_carry_n_222,ret_V_8_fu_270_p2_carry_n_223,ret_V_8_fu_270_p2_carry_n_224,ret_V_8_fu_270_p2_carry_n_225}),
        .CYINIT(1'b1),
        .DI(sub_ln712_1_reg_891[3:0]),
        .O(ret_V_8_fu_270_p2[3:0]),
        .S({ret_V_8_fu_270_p2_carry_i_1_n_222,ret_V_8_fu_270_p2_carry_i_2_n_222,ret_V_8_fu_270_p2_carry_i_3_n_222,ret_V_8_fu_270_p2_carry_i_4_n_222}));
  CARRY4 ret_V_8_fu_270_p2_carry__0
       (.CI(ret_V_8_fu_270_p2_carry_n_222),
        .CO({ret_V_8_fu_270_p2_carry__0_n_222,ret_V_8_fu_270_p2_carry__0_n_223,ret_V_8_fu_270_p2_carry__0_n_224,ret_V_8_fu_270_p2_carry__0_n_225}),
        .CYINIT(1'b0),
        .DI(sub_ln712_1_reg_891[7:4]),
        .O(ret_V_8_fu_270_p2[7:4]),
        .S({ret_V_8_fu_270_p2_carry__0_i_1_n_222,ret_V_8_fu_270_p2_carry__0_i_2_n_222,ret_V_8_fu_270_p2_carry__0_i_3_n_222,ret_V_8_fu_270_p2_carry__0_i_4_n_222}));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_8_fu_270_p2_carry__0_i_1
       (.I0(sub_ln712_1_reg_891[7]),
        .I1(descramble_buf_M_imag_V_load_reg_876[7]),
        .O(ret_V_8_fu_270_p2_carry__0_i_1_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_8_fu_270_p2_carry__0_i_2
       (.I0(sub_ln712_1_reg_891[6]),
        .I1(descramble_buf_M_imag_V_load_reg_876[6]),
        .O(ret_V_8_fu_270_p2_carry__0_i_2_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_8_fu_270_p2_carry__0_i_3
       (.I0(sub_ln712_1_reg_891[5]),
        .I1(descramble_buf_M_imag_V_load_reg_876[5]),
        .O(ret_V_8_fu_270_p2_carry__0_i_3_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_8_fu_270_p2_carry__0_i_4
       (.I0(sub_ln712_1_reg_891[4]),
        .I1(descramble_buf_M_imag_V_load_reg_876[4]),
        .O(ret_V_8_fu_270_p2_carry__0_i_4_n_222));
  CARRY4 ret_V_8_fu_270_p2_carry__1
       (.CI(ret_V_8_fu_270_p2_carry__0_n_222),
        .CO({ret_V_8_fu_270_p2_carry__1_n_222,ret_V_8_fu_270_p2_carry__1_n_223,ret_V_8_fu_270_p2_carry__1_n_224,ret_V_8_fu_270_p2_carry__1_n_225}),
        .CYINIT(1'b0),
        .DI(sub_ln712_1_reg_891[11:8]),
        .O(ret_V_8_fu_270_p2[11:8]),
        .S({ret_V_8_fu_270_p2_carry__1_i_1_n_222,ret_V_8_fu_270_p2_carry__1_i_2_n_222,ret_V_8_fu_270_p2_carry__1_i_3_n_222,ret_V_8_fu_270_p2_carry__1_i_4_n_222}));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_8_fu_270_p2_carry__1_i_1
       (.I0(sub_ln712_1_reg_891[11]),
        .I1(descramble_buf_M_imag_V_load_reg_876[11]),
        .O(ret_V_8_fu_270_p2_carry__1_i_1_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_8_fu_270_p2_carry__1_i_2
       (.I0(sub_ln712_1_reg_891[10]),
        .I1(descramble_buf_M_imag_V_load_reg_876[10]),
        .O(ret_V_8_fu_270_p2_carry__1_i_2_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_8_fu_270_p2_carry__1_i_3
       (.I0(sub_ln712_1_reg_891[9]),
        .I1(descramble_buf_M_imag_V_load_reg_876[9]),
        .O(ret_V_8_fu_270_p2_carry__1_i_3_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_8_fu_270_p2_carry__1_i_4
       (.I0(sub_ln712_1_reg_891[8]),
        .I1(descramble_buf_M_imag_V_load_reg_876[8]),
        .O(ret_V_8_fu_270_p2_carry__1_i_4_n_222));
  CARRY4 ret_V_8_fu_270_p2_carry__2
       (.CI(ret_V_8_fu_270_p2_carry__1_n_222),
        .CO({ret_V_8_fu_270_p2_carry__2_n_222,ret_V_8_fu_270_p2_carry__2_n_223,ret_V_8_fu_270_p2_carry__2_n_224,ret_V_8_fu_270_p2_carry__2_n_225}),
        .CYINIT(1'b0),
        .DI({descramble_buf_M_imag_V_load_reg_876[15],sub_ln712_1_reg_891[14:12]}),
        .O(ret_V_8_fu_270_p2[15:12]),
        .S({ret_V_8_fu_270_p2_carry__2_i_1_n_222,ret_V_8_fu_270_p2_carry__2_i_2_n_222,ret_V_8_fu_270_p2_carry__2_i_3_n_222,ret_V_8_fu_270_p2_carry__2_i_4_n_222}));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_8_fu_270_p2_carry__2_i_1
       (.I0(sub_ln712_1_reg_891[15]),
        .I1(descramble_buf_M_imag_V_load_reg_876[15]),
        .O(ret_V_8_fu_270_p2_carry__2_i_1_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_8_fu_270_p2_carry__2_i_2
       (.I0(sub_ln712_1_reg_891[14]),
        .I1(descramble_buf_M_imag_V_load_reg_876[14]),
        .O(ret_V_8_fu_270_p2_carry__2_i_2_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_8_fu_270_p2_carry__2_i_3
       (.I0(sub_ln712_1_reg_891[13]),
        .I1(descramble_buf_M_imag_V_load_reg_876[13]),
        .O(ret_V_8_fu_270_p2_carry__2_i_3_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_8_fu_270_p2_carry__2_i_4
       (.I0(sub_ln712_1_reg_891[12]),
        .I1(descramble_buf_M_imag_V_load_reg_876[12]),
        .O(ret_V_8_fu_270_p2_carry__2_i_4_n_222));
  CARRY4 ret_V_8_fu_270_p2_carry__3
       (.CI(ret_V_8_fu_270_p2_carry__2_n_222),
        .CO(NLW_ret_V_8_fu_270_p2_carry__3_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ret_V_8_fu_270_p2_carry__3_O_UNCONNECTED[3:1],ret_V_8_fu_270_p2[16]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_8_fu_270_p2_carry_i_1
       (.I0(sub_ln712_1_reg_891[3]),
        .I1(descramble_buf_M_imag_V_load_reg_876[3]),
        .O(ret_V_8_fu_270_p2_carry_i_1_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_8_fu_270_p2_carry_i_2
       (.I0(sub_ln712_1_reg_891[2]),
        .I1(descramble_buf_M_imag_V_load_reg_876[2]),
        .O(ret_V_8_fu_270_p2_carry_i_2_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_8_fu_270_p2_carry_i_3
       (.I0(sub_ln712_1_reg_891[1]),
        .I1(descramble_buf_M_imag_V_load_reg_876[1]),
        .O(ret_V_8_fu_270_p2_carry_i_3_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_8_fu_270_p2_carry_i_4
       (.I0(sub_ln712_1_reg_891[0]),
        .I1(descramble_buf_M_imag_V_load_reg_876[0]),
        .O(ret_V_8_fu_270_p2_carry_i_4_n_222));
  FDRE \ret_V_8_reg_918_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_8_fu_270_p2[0]),
        .Q(ret_V_8_reg_918[0]),
        .R(1'b0));
  FDRE \ret_V_8_reg_918_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_8_fu_270_p2[10]),
        .Q(ret_V_8_reg_918[10]),
        .R(1'b0));
  FDRE \ret_V_8_reg_918_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_8_fu_270_p2[11]),
        .Q(ret_V_8_reg_918[11]),
        .R(1'b0));
  FDRE \ret_V_8_reg_918_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_8_fu_270_p2[12]),
        .Q(ret_V_8_reg_918[12]),
        .R(1'b0));
  FDRE \ret_V_8_reg_918_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_8_fu_270_p2[13]),
        .Q(ret_V_8_reg_918[13]),
        .R(1'b0));
  FDRE \ret_V_8_reg_918_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_8_fu_270_p2[14]),
        .Q(ret_V_8_reg_918[14]),
        .R(1'b0));
  FDRE \ret_V_8_reg_918_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_8_fu_270_p2[15]),
        .Q(ret_V_8_reg_918[15]),
        .R(1'b0));
  FDRE \ret_V_8_reg_918_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_8_fu_270_p2[16]),
        .Q(ret_V_8_reg_918[16]),
        .R(1'b0));
  FDRE \ret_V_8_reg_918_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_8_fu_270_p2[1]),
        .Q(ret_V_8_reg_918[1]),
        .R(1'b0));
  FDRE \ret_V_8_reg_918_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_8_fu_270_p2[2]),
        .Q(ret_V_8_reg_918[2]),
        .R(1'b0));
  FDRE \ret_V_8_reg_918_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_8_fu_270_p2[3]),
        .Q(ret_V_8_reg_918[3]),
        .R(1'b0));
  FDRE \ret_V_8_reg_918_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_8_fu_270_p2[4]),
        .Q(ret_V_8_reg_918[4]),
        .R(1'b0));
  FDRE \ret_V_8_reg_918_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_8_fu_270_p2[5]),
        .Q(ret_V_8_reg_918[5]),
        .R(1'b0));
  FDRE \ret_V_8_reg_918_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_8_fu_270_p2[6]),
        .Q(ret_V_8_reg_918[6]),
        .R(1'b0));
  FDRE \ret_V_8_reg_918_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_8_fu_270_p2[7]),
        .Q(ret_V_8_reg_918[7]),
        .R(1'b0));
  FDRE \ret_V_8_reg_918_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_8_fu_270_p2[8]),
        .Q(ret_V_8_reg_918[8]),
        .R(1'b0));
  FDRE \ret_V_8_reg_918_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_8_fu_270_p2[9]),
        .Q(ret_V_8_reg_918[9]),
        .R(1'b0));
  CARRY4 ret_V_9_fu_316_p2_carry
       (.CI(1'b0),
        .CO({ret_V_9_fu_316_p2_carry_n_222,ret_V_9_fu_316_p2_carry_n_223,ret_V_9_fu_316_p2_carry_n_224,ret_V_9_fu_316_p2_carry_n_225}),
        .CYINIT(1'b1),
        .DI(descramble_buf_M_real_V_1_load_1_reg_913[3:0]),
        .O(ret_V_9_fu_316_p2[3:0]),
        .S({ret_V_9_fu_316_p2_carry_i_1_n_222,ret_V_9_fu_316_p2_carry_i_2_n_222,ret_V_9_fu_316_p2_carry_i_3_n_222,ret_V_9_fu_316_p2_carry_i_4_n_222}));
  CARRY4 ret_V_9_fu_316_p2_carry__0
       (.CI(ret_V_9_fu_316_p2_carry_n_222),
        .CO({ret_V_9_fu_316_p2_carry__0_n_222,ret_V_9_fu_316_p2_carry__0_n_223,ret_V_9_fu_316_p2_carry__0_n_224,ret_V_9_fu_316_p2_carry__0_n_225}),
        .CYINIT(1'b0),
        .DI(descramble_buf_M_real_V_1_load_1_reg_913[7:4]),
        .O(ret_V_9_fu_316_p2[7:4]),
        .S({ret_V_9_fu_316_p2_carry__0_i_1_n_222,ret_V_9_fu_316_p2_carry__0_i_2_n_222,ret_V_9_fu_316_p2_carry__0_i_3_n_222,ret_V_9_fu_316_p2_carry__0_i_4_n_222}));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_9_fu_316_p2_carry__0_i_1
       (.I0(descramble_buf_M_real_V_1_load_1_reg_913[7]),
        .I1(descramble_buf_M_real_V_load_reg_906[7]),
        .O(ret_V_9_fu_316_p2_carry__0_i_1_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_9_fu_316_p2_carry__0_i_2
       (.I0(descramble_buf_M_real_V_1_load_1_reg_913[6]),
        .I1(descramble_buf_M_real_V_load_reg_906[6]),
        .O(ret_V_9_fu_316_p2_carry__0_i_2_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_9_fu_316_p2_carry__0_i_3
       (.I0(descramble_buf_M_real_V_1_load_1_reg_913[5]),
        .I1(descramble_buf_M_real_V_load_reg_906[5]),
        .O(ret_V_9_fu_316_p2_carry__0_i_3_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_9_fu_316_p2_carry__0_i_4
       (.I0(descramble_buf_M_real_V_1_load_1_reg_913[4]),
        .I1(descramble_buf_M_real_V_load_reg_906[4]),
        .O(ret_V_9_fu_316_p2_carry__0_i_4_n_222));
  CARRY4 ret_V_9_fu_316_p2_carry__1
       (.CI(ret_V_9_fu_316_p2_carry__0_n_222),
        .CO({ret_V_9_fu_316_p2_carry__1_n_222,ret_V_9_fu_316_p2_carry__1_n_223,ret_V_9_fu_316_p2_carry__1_n_224,ret_V_9_fu_316_p2_carry__1_n_225}),
        .CYINIT(1'b0),
        .DI(descramble_buf_M_real_V_1_load_1_reg_913[11:8]),
        .O(ret_V_9_fu_316_p2[11:8]),
        .S({ret_V_9_fu_316_p2_carry__1_i_1_n_222,ret_V_9_fu_316_p2_carry__1_i_2_n_222,ret_V_9_fu_316_p2_carry__1_i_3_n_222,ret_V_9_fu_316_p2_carry__1_i_4_n_222}));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_9_fu_316_p2_carry__1_i_1
       (.I0(descramble_buf_M_real_V_1_load_1_reg_913[11]),
        .I1(descramble_buf_M_real_V_load_reg_906[11]),
        .O(ret_V_9_fu_316_p2_carry__1_i_1_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_9_fu_316_p2_carry__1_i_2
       (.I0(descramble_buf_M_real_V_1_load_1_reg_913[10]),
        .I1(descramble_buf_M_real_V_load_reg_906[10]),
        .O(ret_V_9_fu_316_p2_carry__1_i_2_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_9_fu_316_p2_carry__1_i_3
       (.I0(descramble_buf_M_real_V_1_load_1_reg_913[9]),
        .I1(descramble_buf_M_real_V_load_reg_906[9]),
        .O(ret_V_9_fu_316_p2_carry__1_i_3_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_9_fu_316_p2_carry__1_i_4
       (.I0(descramble_buf_M_real_V_1_load_1_reg_913[8]),
        .I1(descramble_buf_M_real_V_load_reg_906[8]),
        .O(ret_V_9_fu_316_p2_carry__1_i_4_n_222));
  CARRY4 ret_V_9_fu_316_p2_carry__2
       (.CI(ret_V_9_fu_316_p2_carry__1_n_222),
        .CO({ret_V_9_fu_316_p2_carry__2_n_222,ret_V_9_fu_316_p2_carry__2_n_223,ret_V_9_fu_316_p2_carry__2_n_224,ret_V_9_fu_316_p2_carry__2_n_225}),
        .CYINIT(1'b0),
        .DI({descramble_buf_M_real_V_load_reg_906[15],descramble_buf_M_real_V_1_load_1_reg_913[14:12]}),
        .O(ret_V_9_fu_316_p2[15:12]),
        .S({ret_V_9_fu_316_p2_carry__2_i_1_n_222,ret_V_9_fu_316_p2_carry__2_i_2_n_222,ret_V_9_fu_316_p2_carry__2_i_3_n_222,ret_V_9_fu_316_p2_carry__2_i_4_n_222}));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_9_fu_316_p2_carry__2_i_1
       (.I0(descramble_buf_M_real_V_1_load_1_reg_913[15]),
        .I1(descramble_buf_M_real_V_load_reg_906[15]),
        .O(ret_V_9_fu_316_p2_carry__2_i_1_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_9_fu_316_p2_carry__2_i_2
       (.I0(descramble_buf_M_real_V_1_load_1_reg_913[14]),
        .I1(descramble_buf_M_real_V_load_reg_906[14]),
        .O(ret_V_9_fu_316_p2_carry__2_i_2_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_9_fu_316_p2_carry__2_i_3
       (.I0(descramble_buf_M_real_V_1_load_1_reg_913[13]),
        .I1(descramble_buf_M_real_V_load_reg_906[13]),
        .O(ret_V_9_fu_316_p2_carry__2_i_3_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_9_fu_316_p2_carry__2_i_4
       (.I0(descramble_buf_M_real_V_1_load_1_reg_913[12]),
        .I1(descramble_buf_M_real_V_load_reg_906[12]),
        .O(ret_V_9_fu_316_p2_carry__2_i_4_n_222));
  CARRY4 ret_V_9_fu_316_p2_carry__3
       (.CI(ret_V_9_fu_316_p2_carry__2_n_222),
        .CO(NLW_ret_V_9_fu_316_p2_carry__3_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ret_V_9_fu_316_p2_carry__3_O_UNCONNECTED[3:1],ret_V_9_fu_316_p2[16]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_9_fu_316_p2_carry_i_1
       (.I0(descramble_buf_M_real_V_1_load_1_reg_913[3]),
        .I1(descramble_buf_M_real_V_load_reg_906[3]),
        .O(ret_V_9_fu_316_p2_carry_i_1_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_9_fu_316_p2_carry_i_2
       (.I0(descramble_buf_M_real_V_1_load_1_reg_913[2]),
        .I1(descramble_buf_M_real_V_load_reg_906[2]),
        .O(ret_V_9_fu_316_p2_carry_i_2_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_9_fu_316_p2_carry_i_3
       (.I0(descramble_buf_M_real_V_1_load_1_reg_913[1]),
        .I1(descramble_buf_M_real_V_load_reg_906[1]),
        .O(ret_V_9_fu_316_p2_carry_i_3_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_9_fu_316_p2_carry_i_4
       (.I0(descramble_buf_M_real_V_1_load_1_reg_913[0]),
        .I1(descramble_buf_M_real_V_load_reg_906[0]),
        .O(ret_V_9_fu_316_p2_carry_i_4_n_222));
  FDRE \ret_V_9_reg_943_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_9_fu_316_p2[0]),
        .Q(ret_V_9_reg_943[0]),
        .R(1'b0));
  FDRE \ret_V_9_reg_943_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_9_fu_316_p2[10]),
        .Q(ret_V_9_reg_943[10]),
        .R(1'b0));
  FDRE \ret_V_9_reg_943_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_9_fu_316_p2[11]),
        .Q(ret_V_9_reg_943[11]),
        .R(1'b0));
  FDRE \ret_V_9_reg_943_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_9_fu_316_p2[12]),
        .Q(ret_V_9_reg_943[12]),
        .R(1'b0));
  FDRE \ret_V_9_reg_943_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_9_fu_316_p2[13]),
        .Q(ret_V_9_reg_943[13]),
        .R(1'b0));
  FDRE \ret_V_9_reg_943_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_9_fu_316_p2[14]),
        .Q(ret_V_9_reg_943[14]),
        .R(1'b0));
  FDRE \ret_V_9_reg_943_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_9_fu_316_p2[15]),
        .Q(ret_V_9_reg_943[15]),
        .R(1'b0));
  FDRE \ret_V_9_reg_943_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_9_fu_316_p2[1]),
        .Q(ret_V_9_reg_943[1]),
        .R(1'b0));
  FDRE \ret_V_9_reg_943_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_9_fu_316_p2[2]),
        .Q(ret_V_9_reg_943[2]),
        .R(1'b0));
  FDRE \ret_V_9_reg_943_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_9_fu_316_p2[3]),
        .Q(ret_V_9_reg_943[3]),
        .R(1'b0));
  FDRE \ret_V_9_reg_943_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_9_fu_316_p2[4]),
        .Q(ret_V_9_reg_943[4]),
        .R(1'b0));
  FDRE \ret_V_9_reg_943_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_9_fu_316_p2[5]),
        .Q(ret_V_9_reg_943[5]),
        .R(1'b0));
  FDRE \ret_V_9_reg_943_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_9_fu_316_p2[6]),
        .Q(ret_V_9_reg_943[6]),
        .R(1'b0));
  FDRE \ret_V_9_reg_943_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_9_fu_316_p2[7]),
        .Q(ret_V_9_reg_943[7]),
        .R(1'b0));
  FDRE \ret_V_9_reg_943_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_9_fu_316_p2[8]),
        .Q(ret_V_9_reg_943[8]),
        .R(1'b0));
  FDRE \ret_V_9_reg_943_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_9_fu_316_p2[9]),
        .Q(ret_V_9_reg_943[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_3_reg_1161[0]_i_1 
       (.I0(trunc_ln1201_10_reg_1116[0]),
        .I1(tmp_6_reg_1111),
        .I2(trunc_ln1201_11_reg_1121[0]),
        .O(select_ln1201_3_fu_727_p3[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_3_reg_1161[10]_i_1 
       (.I0(sub_ln1201_10_fu_722_p2[10]),
        .I1(tmp_6_reg_1111),
        .I2(trunc_ln1201_11_reg_1121[10]),
        .O(select_ln1201_3_fu_727_p3[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_3_reg_1161[11]_i_1 
       (.I0(sub_ln1201_10_fu_722_p2[11]),
        .I1(tmp_6_reg_1111),
        .I2(trunc_ln1201_11_reg_1121[11]),
        .O(select_ln1201_3_fu_727_p3[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_3_reg_1161[12]_i_1 
       (.I0(sub_ln1201_10_fu_722_p2[12]),
        .I1(tmp_6_reg_1111),
        .I2(trunc_ln1201_11_reg_1121[12]),
        .O(select_ln1201_3_fu_727_p3[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_3_reg_1161[12]_i_3 
       (.I0(trunc_ln1201_10_reg_1116[12]),
        .O(\select_ln1201_3_reg_1161[12]_i_3_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_3_reg_1161[12]_i_4 
       (.I0(trunc_ln1201_10_reg_1116[11]),
        .O(\select_ln1201_3_reg_1161[12]_i_4_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_3_reg_1161[12]_i_5 
       (.I0(trunc_ln1201_10_reg_1116[10]),
        .O(\select_ln1201_3_reg_1161[12]_i_5_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_3_reg_1161[12]_i_6 
       (.I0(trunc_ln1201_10_reg_1116[9]),
        .O(\select_ln1201_3_reg_1161[12]_i_6_n_222 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_3_reg_1161[13]_i_1 
       (.I0(sub_ln1201_10_fu_722_p2[13]),
        .I1(tmp_6_reg_1111),
        .I2(trunc_ln1201_11_reg_1121[13]),
        .O(select_ln1201_3_fu_727_p3[13]));
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln1201_3_reg_1161[14]_i_1 
       (.I0(tmp_6_reg_1111),
        .I1(sub_ln1201_10_fu_722_p2[14]),
        .O(select_ln1201_3_fu_727_p3[14]));
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln1201_3_reg_1161[15]_i_1 
       (.I0(tmp_6_reg_1111),
        .I1(sub_ln1201_10_fu_722_p2[15]),
        .O(select_ln1201_3_fu_727_p3[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_3_reg_1161[15]_i_3 
       (.I0(trunc_ln1201_10_reg_1116[15]),
        .O(\select_ln1201_3_reg_1161[15]_i_3_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_3_reg_1161[15]_i_4 
       (.I0(trunc_ln1201_10_reg_1116[14]),
        .O(\select_ln1201_3_reg_1161[15]_i_4_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_3_reg_1161[15]_i_5 
       (.I0(trunc_ln1201_10_reg_1116[13]),
        .O(\select_ln1201_3_reg_1161[15]_i_5_n_222 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_3_reg_1161[1]_i_1 
       (.I0(sub_ln1201_10_fu_722_p2[1]),
        .I1(tmp_6_reg_1111),
        .I2(trunc_ln1201_11_reg_1121[1]),
        .O(select_ln1201_3_fu_727_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_3_reg_1161[2]_i_1 
       (.I0(sub_ln1201_10_fu_722_p2[2]),
        .I1(tmp_6_reg_1111),
        .I2(trunc_ln1201_11_reg_1121[2]),
        .O(select_ln1201_3_fu_727_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_3_reg_1161[3]_i_1 
       (.I0(sub_ln1201_10_fu_722_p2[3]),
        .I1(tmp_6_reg_1111),
        .I2(trunc_ln1201_11_reg_1121[3]),
        .O(select_ln1201_3_fu_727_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_3_reg_1161[4]_i_1 
       (.I0(sub_ln1201_10_fu_722_p2[4]),
        .I1(tmp_6_reg_1111),
        .I2(trunc_ln1201_11_reg_1121[4]),
        .O(select_ln1201_3_fu_727_p3[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_3_reg_1161[4]_i_3 
       (.I0(trunc_ln1201_10_reg_1116[0]),
        .O(\select_ln1201_3_reg_1161[4]_i_3_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_3_reg_1161[4]_i_4 
       (.I0(trunc_ln1201_10_reg_1116[4]),
        .O(\select_ln1201_3_reg_1161[4]_i_4_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_3_reg_1161[4]_i_5 
       (.I0(trunc_ln1201_10_reg_1116[3]),
        .O(\select_ln1201_3_reg_1161[4]_i_5_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_3_reg_1161[4]_i_6 
       (.I0(trunc_ln1201_10_reg_1116[2]),
        .O(\select_ln1201_3_reg_1161[4]_i_6_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_3_reg_1161[4]_i_7 
       (.I0(trunc_ln1201_10_reg_1116[1]),
        .O(\select_ln1201_3_reg_1161[4]_i_7_n_222 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_3_reg_1161[5]_i_1 
       (.I0(sub_ln1201_10_fu_722_p2[5]),
        .I1(tmp_6_reg_1111),
        .I2(trunc_ln1201_11_reg_1121[5]),
        .O(select_ln1201_3_fu_727_p3[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_3_reg_1161[6]_i_1 
       (.I0(sub_ln1201_10_fu_722_p2[6]),
        .I1(tmp_6_reg_1111),
        .I2(trunc_ln1201_11_reg_1121[6]),
        .O(select_ln1201_3_fu_727_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_3_reg_1161[7]_i_1 
       (.I0(sub_ln1201_10_fu_722_p2[7]),
        .I1(tmp_6_reg_1111),
        .I2(trunc_ln1201_11_reg_1121[7]),
        .O(select_ln1201_3_fu_727_p3[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_3_reg_1161[8]_i_1 
       (.I0(sub_ln1201_10_fu_722_p2[8]),
        .I1(tmp_6_reg_1111),
        .I2(trunc_ln1201_11_reg_1121[8]),
        .O(select_ln1201_3_fu_727_p3[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_3_reg_1161[8]_i_3 
       (.I0(trunc_ln1201_10_reg_1116[8]),
        .O(\select_ln1201_3_reg_1161[8]_i_3_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_3_reg_1161[8]_i_4 
       (.I0(trunc_ln1201_10_reg_1116[7]),
        .O(\select_ln1201_3_reg_1161[8]_i_4_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_3_reg_1161[8]_i_5 
       (.I0(trunc_ln1201_10_reg_1116[6]),
        .O(\select_ln1201_3_reg_1161[8]_i_5_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_3_reg_1161[8]_i_6 
       (.I0(trunc_ln1201_10_reg_1116[5]),
        .O(\select_ln1201_3_reg_1161[8]_i_6_n_222 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_3_reg_1161[9]_i_1 
       (.I0(sub_ln1201_10_fu_722_p2[9]),
        .I1(tmp_6_reg_1111),
        .I2(trunc_ln1201_11_reg_1121[9]),
        .O(select_ln1201_3_fu_727_p3[9]));
  FDRE \select_ln1201_3_reg_1161_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_3_fu_727_p3[0]),
        .Q(in[16]),
        .R(1'b0));
  FDRE \select_ln1201_3_reg_1161_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_3_fu_727_p3[10]),
        .Q(in[26]),
        .R(1'b0));
  FDRE \select_ln1201_3_reg_1161_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_3_fu_727_p3[11]),
        .Q(in[27]),
        .R(1'b0));
  FDRE \select_ln1201_3_reg_1161_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_3_fu_727_p3[12]),
        .Q(in[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln1201_3_reg_1161_reg[12]_i_2 
       (.CI(\select_ln1201_3_reg_1161_reg[8]_i_2_n_222 ),
        .CO({\select_ln1201_3_reg_1161_reg[12]_i_2_n_222 ,\select_ln1201_3_reg_1161_reg[12]_i_2_n_223 ,\select_ln1201_3_reg_1161_reg[12]_i_2_n_224 ,\select_ln1201_3_reg_1161_reg[12]_i_2_n_225 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_10_fu_722_p2[12:9]),
        .S({\select_ln1201_3_reg_1161[12]_i_3_n_222 ,\select_ln1201_3_reg_1161[12]_i_4_n_222 ,\select_ln1201_3_reg_1161[12]_i_5_n_222 ,\select_ln1201_3_reg_1161[12]_i_6_n_222 }));
  FDRE \select_ln1201_3_reg_1161_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_3_fu_727_p3[13]),
        .Q(in[29]),
        .R(1'b0));
  FDRE \select_ln1201_3_reg_1161_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_3_fu_727_p3[14]),
        .Q(in[30]),
        .R(1'b0));
  FDRE \select_ln1201_3_reg_1161_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_3_fu_727_p3[15]),
        .Q(in[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln1201_3_reg_1161_reg[15]_i_2 
       (.CI(\select_ln1201_3_reg_1161_reg[12]_i_2_n_222 ),
        .CO({\NLW_select_ln1201_3_reg_1161_reg[15]_i_2_CO_UNCONNECTED [3:2],\select_ln1201_3_reg_1161_reg[15]_i_2_n_224 ,\select_ln1201_3_reg_1161_reg[15]_i_2_n_225 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_select_ln1201_3_reg_1161_reg[15]_i_2_O_UNCONNECTED [3],sub_ln1201_10_fu_722_p2[15:13]}),
        .S({1'b0,\select_ln1201_3_reg_1161[15]_i_3_n_222 ,\select_ln1201_3_reg_1161[15]_i_4_n_222 ,\select_ln1201_3_reg_1161[15]_i_5_n_222 }));
  FDRE \select_ln1201_3_reg_1161_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_3_fu_727_p3[1]),
        .Q(in[17]),
        .R(1'b0));
  FDRE \select_ln1201_3_reg_1161_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_3_fu_727_p3[2]),
        .Q(in[18]),
        .R(1'b0));
  FDRE \select_ln1201_3_reg_1161_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_3_fu_727_p3[3]),
        .Q(in[19]),
        .R(1'b0));
  FDRE \select_ln1201_3_reg_1161_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_3_fu_727_p3[4]),
        .Q(in[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln1201_3_reg_1161_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\select_ln1201_3_reg_1161_reg[4]_i_2_n_222 ,\select_ln1201_3_reg_1161_reg[4]_i_2_n_223 ,\select_ln1201_3_reg_1161_reg[4]_i_2_n_224 ,\select_ln1201_3_reg_1161_reg[4]_i_2_n_225 }),
        .CYINIT(\select_ln1201_3_reg_1161[4]_i_3_n_222 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_10_fu_722_p2[4:1]),
        .S({\select_ln1201_3_reg_1161[4]_i_4_n_222 ,\select_ln1201_3_reg_1161[4]_i_5_n_222 ,\select_ln1201_3_reg_1161[4]_i_6_n_222 ,\select_ln1201_3_reg_1161[4]_i_7_n_222 }));
  FDRE \select_ln1201_3_reg_1161_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_3_fu_727_p3[5]),
        .Q(in[21]),
        .R(1'b0));
  FDRE \select_ln1201_3_reg_1161_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_3_fu_727_p3[6]),
        .Q(in[22]),
        .R(1'b0));
  FDRE \select_ln1201_3_reg_1161_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_3_fu_727_p3[7]),
        .Q(in[23]),
        .R(1'b0));
  FDRE \select_ln1201_3_reg_1161_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_3_fu_727_p3[8]),
        .Q(in[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln1201_3_reg_1161_reg[8]_i_2 
       (.CI(\select_ln1201_3_reg_1161_reg[4]_i_2_n_222 ),
        .CO({\select_ln1201_3_reg_1161_reg[8]_i_2_n_222 ,\select_ln1201_3_reg_1161_reg[8]_i_2_n_223 ,\select_ln1201_3_reg_1161_reg[8]_i_2_n_224 ,\select_ln1201_3_reg_1161_reg[8]_i_2_n_225 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_10_fu_722_p2[8:5]),
        .S({\select_ln1201_3_reg_1161[8]_i_3_n_222 ,\select_ln1201_3_reg_1161[8]_i_4_n_222 ,\select_ln1201_3_reg_1161[8]_i_5_n_222 ,\select_ln1201_3_reg_1161[8]_i_6_n_222 }));
  FDRE \select_ln1201_3_reg_1161_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_3_fu_727_p3[9]),
        .Q(in[25]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_4_reg_1166[0]_i_1 
       (.I0(trunc_ln1201_12_reg_1131[0]),
        .I1(tmp_7_reg_1126),
        .I2(trunc_ln1201_13_reg_1136[0]),
        .O(select_ln1201_4_fu_742_p3[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_4_reg_1166[10]_i_1 
       (.I0(sub_ln1201_12_fu_737_p2[10]),
        .I1(tmp_7_reg_1126),
        .I2(trunc_ln1201_13_reg_1136[10]),
        .O(select_ln1201_4_fu_742_p3[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_4_reg_1166[11]_i_1 
       (.I0(sub_ln1201_12_fu_737_p2[11]),
        .I1(tmp_7_reg_1126),
        .I2(trunc_ln1201_13_reg_1136[11]),
        .O(select_ln1201_4_fu_742_p3[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_4_reg_1166[12]_i_1 
       (.I0(sub_ln1201_12_fu_737_p2[12]),
        .I1(tmp_7_reg_1126),
        .I2(trunc_ln1201_13_reg_1136[12]),
        .O(select_ln1201_4_fu_742_p3[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_4_reg_1166[12]_i_3 
       (.I0(trunc_ln1201_12_reg_1131[12]),
        .O(\select_ln1201_4_reg_1166[12]_i_3_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_4_reg_1166[12]_i_4 
       (.I0(trunc_ln1201_12_reg_1131[11]),
        .O(\select_ln1201_4_reg_1166[12]_i_4_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_4_reg_1166[12]_i_5 
       (.I0(trunc_ln1201_12_reg_1131[10]),
        .O(\select_ln1201_4_reg_1166[12]_i_5_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_4_reg_1166[12]_i_6 
       (.I0(trunc_ln1201_12_reg_1131[9]),
        .O(\select_ln1201_4_reg_1166[12]_i_6_n_222 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_4_reg_1166[13]_i_1 
       (.I0(sub_ln1201_12_fu_737_p2[13]),
        .I1(tmp_7_reg_1126),
        .I2(trunc_ln1201_13_reg_1136[13]),
        .O(select_ln1201_4_fu_742_p3[13]));
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln1201_4_reg_1166[14]_i_1 
       (.I0(tmp_7_reg_1126),
        .I1(sub_ln1201_12_fu_737_p2[14]),
        .O(select_ln1201_4_fu_742_p3[14]));
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln1201_4_reg_1166[15]_i_1 
       (.I0(tmp_7_reg_1126),
        .I1(sub_ln1201_12_fu_737_p2[15]),
        .O(select_ln1201_4_fu_742_p3[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_4_reg_1166[15]_i_3 
       (.I0(trunc_ln1201_12_reg_1131[15]),
        .O(\select_ln1201_4_reg_1166[15]_i_3_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_4_reg_1166[15]_i_4 
       (.I0(trunc_ln1201_12_reg_1131[14]),
        .O(\select_ln1201_4_reg_1166[15]_i_4_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_4_reg_1166[15]_i_5 
       (.I0(trunc_ln1201_12_reg_1131[13]),
        .O(\select_ln1201_4_reg_1166[15]_i_5_n_222 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_4_reg_1166[1]_i_1 
       (.I0(sub_ln1201_12_fu_737_p2[1]),
        .I1(tmp_7_reg_1126),
        .I2(trunc_ln1201_13_reg_1136[1]),
        .O(select_ln1201_4_fu_742_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_4_reg_1166[2]_i_1 
       (.I0(sub_ln1201_12_fu_737_p2[2]),
        .I1(tmp_7_reg_1126),
        .I2(trunc_ln1201_13_reg_1136[2]),
        .O(select_ln1201_4_fu_742_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_4_reg_1166[3]_i_1 
       (.I0(sub_ln1201_12_fu_737_p2[3]),
        .I1(tmp_7_reg_1126),
        .I2(trunc_ln1201_13_reg_1136[3]),
        .O(select_ln1201_4_fu_742_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_4_reg_1166[4]_i_1 
       (.I0(sub_ln1201_12_fu_737_p2[4]),
        .I1(tmp_7_reg_1126),
        .I2(trunc_ln1201_13_reg_1136[4]),
        .O(select_ln1201_4_fu_742_p3[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_4_reg_1166[4]_i_3 
       (.I0(trunc_ln1201_12_reg_1131[0]),
        .O(\select_ln1201_4_reg_1166[4]_i_3_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_4_reg_1166[4]_i_4 
       (.I0(trunc_ln1201_12_reg_1131[4]),
        .O(\select_ln1201_4_reg_1166[4]_i_4_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_4_reg_1166[4]_i_5 
       (.I0(trunc_ln1201_12_reg_1131[3]),
        .O(\select_ln1201_4_reg_1166[4]_i_5_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_4_reg_1166[4]_i_6 
       (.I0(trunc_ln1201_12_reg_1131[2]),
        .O(\select_ln1201_4_reg_1166[4]_i_6_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_4_reg_1166[4]_i_7 
       (.I0(trunc_ln1201_12_reg_1131[1]),
        .O(\select_ln1201_4_reg_1166[4]_i_7_n_222 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_4_reg_1166[5]_i_1 
       (.I0(sub_ln1201_12_fu_737_p2[5]),
        .I1(tmp_7_reg_1126),
        .I2(trunc_ln1201_13_reg_1136[5]),
        .O(select_ln1201_4_fu_742_p3[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_4_reg_1166[6]_i_1 
       (.I0(sub_ln1201_12_fu_737_p2[6]),
        .I1(tmp_7_reg_1126),
        .I2(trunc_ln1201_13_reg_1136[6]),
        .O(select_ln1201_4_fu_742_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_4_reg_1166[7]_i_1 
       (.I0(sub_ln1201_12_fu_737_p2[7]),
        .I1(tmp_7_reg_1126),
        .I2(trunc_ln1201_13_reg_1136[7]),
        .O(select_ln1201_4_fu_742_p3[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_4_reg_1166[8]_i_1 
       (.I0(sub_ln1201_12_fu_737_p2[8]),
        .I1(tmp_7_reg_1126),
        .I2(trunc_ln1201_13_reg_1136[8]),
        .O(select_ln1201_4_fu_742_p3[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_4_reg_1166[8]_i_3 
       (.I0(trunc_ln1201_12_reg_1131[8]),
        .O(\select_ln1201_4_reg_1166[8]_i_3_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_4_reg_1166[8]_i_4 
       (.I0(trunc_ln1201_12_reg_1131[7]),
        .O(\select_ln1201_4_reg_1166[8]_i_4_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_4_reg_1166[8]_i_5 
       (.I0(trunc_ln1201_12_reg_1131[6]),
        .O(\select_ln1201_4_reg_1166[8]_i_5_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_4_reg_1166[8]_i_6 
       (.I0(trunc_ln1201_12_reg_1131[5]),
        .O(\select_ln1201_4_reg_1166[8]_i_6_n_222 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_4_reg_1166[9]_i_1 
       (.I0(sub_ln1201_12_fu_737_p2[9]),
        .I1(tmp_7_reg_1126),
        .I2(trunc_ln1201_13_reg_1136[9]),
        .O(select_ln1201_4_fu_742_p3[9]));
  FDRE \select_ln1201_4_reg_1166_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_4_fu_742_p3[0]),
        .Q(\select_ln1201_4_reg_1166_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \select_ln1201_4_reg_1166_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_4_fu_742_p3[10]),
        .Q(\select_ln1201_4_reg_1166_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \select_ln1201_4_reg_1166_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_4_fu_742_p3[11]),
        .Q(\select_ln1201_4_reg_1166_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \select_ln1201_4_reg_1166_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_4_fu_742_p3[12]),
        .Q(\select_ln1201_4_reg_1166_reg[15]_0 [12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln1201_4_reg_1166_reg[12]_i_2 
       (.CI(\select_ln1201_4_reg_1166_reg[8]_i_2_n_222 ),
        .CO({\select_ln1201_4_reg_1166_reg[12]_i_2_n_222 ,\select_ln1201_4_reg_1166_reg[12]_i_2_n_223 ,\select_ln1201_4_reg_1166_reg[12]_i_2_n_224 ,\select_ln1201_4_reg_1166_reg[12]_i_2_n_225 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_12_fu_737_p2[12:9]),
        .S({\select_ln1201_4_reg_1166[12]_i_3_n_222 ,\select_ln1201_4_reg_1166[12]_i_4_n_222 ,\select_ln1201_4_reg_1166[12]_i_5_n_222 ,\select_ln1201_4_reg_1166[12]_i_6_n_222 }));
  FDRE \select_ln1201_4_reg_1166_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_4_fu_742_p3[13]),
        .Q(\select_ln1201_4_reg_1166_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \select_ln1201_4_reg_1166_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_4_fu_742_p3[14]),
        .Q(\select_ln1201_4_reg_1166_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \select_ln1201_4_reg_1166_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_4_fu_742_p3[15]),
        .Q(\select_ln1201_4_reg_1166_reg[15]_0 [15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln1201_4_reg_1166_reg[15]_i_2 
       (.CI(\select_ln1201_4_reg_1166_reg[12]_i_2_n_222 ),
        .CO({\NLW_select_ln1201_4_reg_1166_reg[15]_i_2_CO_UNCONNECTED [3:2],\select_ln1201_4_reg_1166_reg[15]_i_2_n_224 ,\select_ln1201_4_reg_1166_reg[15]_i_2_n_225 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_select_ln1201_4_reg_1166_reg[15]_i_2_O_UNCONNECTED [3],sub_ln1201_12_fu_737_p2[15:13]}),
        .S({1'b0,\select_ln1201_4_reg_1166[15]_i_3_n_222 ,\select_ln1201_4_reg_1166[15]_i_4_n_222 ,\select_ln1201_4_reg_1166[15]_i_5_n_222 }));
  FDRE \select_ln1201_4_reg_1166_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_4_fu_742_p3[1]),
        .Q(\select_ln1201_4_reg_1166_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \select_ln1201_4_reg_1166_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_4_fu_742_p3[2]),
        .Q(\select_ln1201_4_reg_1166_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \select_ln1201_4_reg_1166_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_4_fu_742_p3[3]),
        .Q(\select_ln1201_4_reg_1166_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \select_ln1201_4_reg_1166_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_4_fu_742_p3[4]),
        .Q(\select_ln1201_4_reg_1166_reg[15]_0 [4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln1201_4_reg_1166_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\select_ln1201_4_reg_1166_reg[4]_i_2_n_222 ,\select_ln1201_4_reg_1166_reg[4]_i_2_n_223 ,\select_ln1201_4_reg_1166_reg[4]_i_2_n_224 ,\select_ln1201_4_reg_1166_reg[4]_i_2_n_225 }),
        .CYINIT(\select_ln1201_4_reg_1166[4]_i_3_n_222 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_12_fu_737_p2[4:1]),
        .S({\select_ln1201_4_reg_1166[4]_i_4_n_222 ,\select_ln1201_4_reg_1166[4]_i_5_n_222 ,\select_ln1201_4_reg_1166[4]_i_6_n_222 ,\select_ln1201_4_reg_1166[4]_i_7_n_222 }));
  FDRE \select_ln1201_4_reg_1166_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_4_fu_742_p3[5]),
        .Q(\select_ln1201_4_reg_1166_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \select_ln1201_4_reg_1166_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_4_fu_742_p3[6]),
        .Q(\select_ln1201_4_reg_1166_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \select_ln1201_4_reg_1166_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_4_fu_742_p3[7]),
        .Q(\select_ln1201_4_reg_1166_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \select_ln1201_4_reg_1166_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_4_fu_742_p3[8]),
        .Q(\select_ln1201_4_reg_1166_reg[15]_0 [8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln1201_4_reg_1166_reg[8]_i_2 
       (.CI(\select_ln1201_4_reg_1166_reg[4]_i_2_n_222 ),
        .CO({\select_ln1201_4_reg_1166_reg[8]_i_2_n_222 ,\select_ln1201_4_reg_1166_reg[8]_i_2_n_223 ,\select_ln1201_4_reg_1166_reg[8]_i_2_n_224 ,\select_ln1201_4_reg_1166_reg[8]_i_2_n_225 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_12_fu_737_p2[8:5]),
        .S({\select_ln1201_4_reg_1166[8]_i_3_n_222 ,\select_ln1201_4_reg_1166[8]_i_4_n_222 ,\select_ln1201_4_reg_1166[8]_i_5_n_222 ,\select_ln1201_4_reg_1166[8]_i_6_n_222 }));
  FDRE \select_ln1201_4_reg_1166_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_4_fu_742_p3[9]),
        .Q(\select_ln1201_4_reg_1166_reg[15]_0 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_5_reg_1171[0]_i_1 
       (.I0(trunc_ln1201_14_reg_1146[0]),
        .I1(tmp_8_reg_1141),
        .I2(trunc_ln1201_15_reg_1151[0]),
        .O(select_ln1201_5_fu_757_p3[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_5_reg_1171[10]_i_1 
       (.I0(sub_ln1201_14_fu_752_p2[10]),
        .I1(tmp_8_reg_1141),
        .I2(trunc_ln1201_15_reg_1151[10]),
        .O(select_ln1201_5_fu_757_p3[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_5_reg_1171[11]_i_1 
       (.I0(sub_ln1201_14_fu_752_p2[11]),
        .I1(tmp_8_reg_1141),
        .I2(trunc_ln1201_15_reg_1151[11]),
        .O(select_ln1201_5_fu_757_p3[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_5_reg_1171[12]_i_1 
       (.I0(sub_ln1201_14_fu_752_p2[12]),
        .I1(tmp_8_reg_1141),
        .I2(trunc_ln1201_15_reg_1151[12]),
        .O(select_ln1201_5_fu_757_p3[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_5_reg_1171[12]_i_3 
       (.I0(trunc_ln1201_14_reg_1146[12]),
        .O(\select_ln1201_5_reg_1171[12]_i_3_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_5_reg_1171[12]_i_4 
       (.I0(trunc_ln1201_14_reg_1146[11]),
        .O(\select_ln1201_5_reg_1171[12]_i_4_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_5_reg_1171[12]_i_5 
       (.I0(trunc_ln1201_14_reg_1146[10]),
        .O(\select_ln1201_5_reg_1171[12]_i_5_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_5_reg_1171[12]_i_6 
       (.I0(trunc_ln1201_14_reg_1146[9]),
        .O(\select_ln1201_5_reg_1171[12]_i_6_n_222 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_5_reg_1171[13]_i_1 
       (.I0(sub_ln1201_14_fu_752_p2[13]),
        .I1(tmp_8_reg_1141),
        .I2(trunc_ln1201_15_reg_1151[13]),
        .O(select_ln1201_5_fu_757_p3[13]));
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln1201_5_reg_1171[14]_i_1 
       (.I0(tmp_8_reg_1141),
        .I1(sub_ln1201_14_fu_752_p2[14]),
        .O(select_ln1201_5_fu_757_p3[14]));
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln1201_5_reg_1171[15]_i_1 
       (.I0(tmp_8_reg_1141),
        .I1(sub_ln1201_14_fu_752_p2[15]),
        .O(select_ln1201_5_fu_757_p3[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_5_reg_1171[15]_i_3 
       (.I0(trunc_ln1201_14_reg_1146[15]),
        .O(\select_ln1201_5_reg_1171[15]_i_3_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_5_reg_1171[15]_i_4 
       (.I0(trunc_ln1201_14_reg_1146[14]),
        .O(\select_ln1201_5_reg_1171[15]_i_4_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_5_reg_1171[15]_i_5 
       (.I0(trunc_ln1201_14_reg_1146[13]),
        .O(\select_ln1201_5_reg_1171[15]_i_5_n_222 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_5_reg_1171[1]_i_1 
       (.I0(sub_ln1201_14_fu_752_p2[1]),
        .I1(tmp_8_reg_1141),
        .I2(trunc_ln1201_15_reg_1151[1]),
        .O(select_ln1201_5_fu_757_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_5_reg_1171[2]_i_1 
       (.I0(sub_ln1201_14_fu_752_p2[2]),
        .I1(tmp_8_reg_1141),
        .I2(trunc_ln1201_15_reg_1151[2]),
        .O(select_ln1201_5_fu_757_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_5_reg_1171[3]_i_1 
       (.I0(sub_ln1201_14_fu_752_p2[3]),
        .I1(tmp_8_reg_1141),
        .I2(trunc_ln1201_15_reg_1151[3]),
        .O(select_ln1201_5_fu_757_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_5_reg_1171[4]_i_1 
       (.I0(sub_ln1201_14_fu_752_p2[4]),
        .I1(tmp_8_reg_1141),
        .I2(trunc_ln1201_15_reg_1151[4]),
        .O(select_ln1201_5_fu_757_p3[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_5_reg_1171[4]_i_3 
       (.I0(trunc_ln1201_14_reg_1146[0]),
        .O(\select_ln1201_5_reg_1171[4]_i_3_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_5_reg_1171[4]_i_4 
       (.I0(trunc_ln1201_14_reg_1146[4]),
        .O(\select_ln1201_5_reg_1171[4]_i_4_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_5_reg_1171[4]_i_5 
       (.I0(trunc_ln1201_14_reg_1146[3]),
        .O(\select_ln1201_5_reg_1171[4]_i_5_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_5_reg_1171[4]_i_6 
       (.I0(trunc_ln1201_14_reg_1146[2]),
        .O(\select_ln1201_5_reg_1171[4]_i_6_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_5_reg_1171[4]_i_7 
       (.I0(trunc_ln1201_14_reg_1146[1]),
        .O(\select_ln1201_5_reg_1171[4]_i_7_n_222 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_5_reg_1171[5]_i_1 
       (.I0(sub_ln1201_14_fu_752_p2[5]),
        .I1(tmp_8_reg_1141),
        .I2(trunc_ln1201_15_reg_1151[5]),
        .O(select_ln1201_5_fu_757_p3[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_5_reg_1171[6]_i_1 
       (.I0(sub_ln1201_14_fu_752_p2[6]),
        .I1(tmp_8_reg_1141),
        .I2(trunc_ln1201_15_reg_1151[6]),
        .O(select_ln1201_5_fu_757_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_5_reg_1171[7]_i_1 
       (.I0(sub_ln1201_14_fu_752_p2[7]),
        .I1(tmp_8_reg_1141),
        .I2(trunc_ln1201_15_reg_1151[7]),
        .O(select_ln1201_5_fu_757_p3[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_5_reg_1171[8]_i_1 
       (.I0(sub_ln1201_14_fu_752_p2[8]),
        .I1(tmp_8_reg_1141),
        .I2(trunc_ln1201_15_reg_1151[8]),
        .O(select_ln1201_5_fu_757_p3[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_5_reg_1171[8]_i_3 
       (.I0(trunc_ln1201_14_reg_1146[8]),
        .O(\select_ln1201_5_reg_1171[8]_i_3_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_5_reg_1171[8]_i_4 
       (.I0(trunc_ln1201_14_reg_1146[7]),
        .O(\select_ln1201_5_reg_1171[8]_i_4_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_5_reg_1171[8]_i_5 
       (.I0(trunc_ln1201_14_reg_1146[6]),
        .O(\select_ln1201_5_reg_1171[8]_i_5_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_5_reg_1171[8]_i_6 
       (.I0(trunc_ln1201_14_reg_1146[5]),
        .O(\select_ln1201_5_reg_1171[8]_i_6_n_222 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_5_reg_1171[9]_i_1 
       (.I0(sub_ln1201_14_fu_752_p2[9]),
        .I1(tmp_8_reg_1141),
        .I2(trunc_ln1201_15_reg_1151[9]),
        .O(select_ln1201_5_fu_757_p3[9]));
  FDRE \select_ln1201_5_reg_1171_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_5_fu_757_p3[0]),
        .Q(\select_ln1201_5_reg_1171_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \select_ln1201_5_reg_1171_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_5_fu_757_p3[10]),
        .Q(\select_ln1201_5_reg_1171_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \select_ln1201_5_reg_1171_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_5_fu_757_p3[11]),
        .Q(\select_ln1201_5_reg_1171_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \select_ln1201_5_reg_1171_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_5_fu_757_p3[12]),
        .Q(\select_ln1201_5_reg_1171_reg[15]_0 [12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln1201_5_reg_1171_reg[12]_i_2 
       (.CI(\select_ln1201_5_reg_1171_reg[8]_i_2_n_222 ),
        .CO({\select_ln1201_5_reg_1171_reg[12]_i_2_n_222 ,\select_ln1201_5_reg_1171_reg[12]_i_2_n_223 ,\select_ln1201_5_reg_1171_reg[12]_i_2_n_224 ,\select_ln1201_5_reg_1171_reg[12]_i_2_n_225 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_14_fu_752_p2[12:9]),
        .S({\select_ln1201_5_reg_1171[12]_i_3_n_222 ,\select_ln1201_5_reg_1171[12]_i_4_n_222 ,\select_ln1201_5_reg_1171[12]_i_5_n_222 ,\select_ln1201_5_reg_1171[12]_i_6_n_222 }));
  FDRE \select_ln1201_5_reg_1171_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_5_fu_757_p3[13]),
        .Q(\select_ln1201_5_reg_1171_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \select_ln1201_5_reg_1171_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_5_fu_757_p3[14]),
        .Q(\select_ln1201_5_reg_1171_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \select_ln1201_5_reg_1171_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_5_fu_757_p3[15]),
        .Q(\select_ln1201_5_reg_1171_reg[15]_0 [15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln1201_5_reg_1171_reg[15]_i_2 
       (.CI(\select_ln1201_5_reg_1171_reg[12]_i_2_n_222 ),
        .CO({\NLW_select_ln1201_5_reg_1171_reg[15]_i_2_CO_UNCONNECTED [3:2],\select_ln1201_5_reg_1171_reg[15]_i_2_n_224 ,\select_ln1201_5_reg_1171_reg[15]_i_2_n_225 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_select_ln1201_5_reg_1171_reg[15]_i_2_O_UNCONNECTED [3],sub_ln1201_14_fu_752_p2[15:13]}),
        .S({1'b0,\select_ln1201_5_reg_1171[15]_i_3_n_222 ,\select_ln1201_5_reg_1171[15]_i_4_n_222 ,\select_ln1201_5_reg_1171[15]_i_5_n_222 }));
  FDRE \select_ln1201_5_reg_1171_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_5_fu_757_p3[1]),
        .Q(\select_ln1201_5_reg_1171_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \select_ln1201_5_reg_1171_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_5_fu_757_p3[2]),
        .Q(\select_ln1201_5_reg_1171_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \select_ln1201_5_reg_1171_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_5_fu_757_p3[3]),
        .Q(\select_ln1201_5_reg_1171_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \select_ln1201_5_reg_1171_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_5_fu_757_p3[4]),
        .Q(\select_ln1201_5_reg_1171_reg[15]_0 [4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln1201_5_reg_1171_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\select_ln1201_5_reg_1171_reg[4]_i_2_n_222 ,\select_ln1201_5_reg_1171_reg[4]_i_2_n_223 ,\select_ln1201_5_reg_1171_reg[4]_i_2_n_224 ,\select_ln1201_5_reg_1171_reg[4]_i_2_n_225 }),
        .CYINIT(\select_ln1201_5_reg_1171[4]_i_3_n_222 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_14_fu_752_p2[4:1]),
        .S({\select_ln1201_5_reg_1171[4]_i_4_n_222 ,\select_ln1201_5_reg_1171[4]_i_5_n_222 ,\select_ln1201_5_reg_1171[4]_i_6_n_222 ,\select_ln1201_5_reg_1171[4]_i_7_n_222 }));
  FDRE \select_ln1201_5_reg_1171_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_5_fu_757_p3[5]),
        .Q(\select_ln1201_5_reg_1171_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \select_ln1201_5_reg_1171_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_5_fu_757_p3[6]),
        .Q(\select_ln1201_5_reg_1171_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \select_ln1201_5_reg_1171_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_5_fu_757_p3[7]),
        .Q(\select_ln1201_5_reg_1171_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \select_ln1201_5_reg_1171_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_5_fu_757_p3[8]),
        .Q(\select_ln1201_5_reg_1171_reg[15]_0 [8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln1201_5_reg_1171_reg[8]_i_2 
       (.CI(\select_ln1201_5_reg_1171_reg[4]_i_2_n_222 ),
        .CO({\select_ln1201_5_reg_1171_reg[8]_i_2_n_222 ,\select_ln1201_5_reg_1171_reg[8]_i_2_n_223 ,\select_ln1201_5_reg_1171_reg[8]_i_2_n_224 ,\select_ln1201_5_reg_1171_reg[8]_i_2_n_225 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_14_fu_752_p2[8:5]),
        .S({\select_ln1201_5_reg_1171[8]_i_3_n_222 ,\select_ln1201_5_reg_1171[8]_i_4_n_222 ,\select_ln1201_5_reg_1171[8]_i_5_n_222 ,\select_ln1201_5_reg_1171[8]_i_6_n_222 }));
  FDRE \select_ln1201_5_reg_1171_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_5_fu_757_p3[9]),
        .Q(\select_ln1201_5_reg_1171_reg[15]_0 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_reg_1156[0]_i_1 
       (.I0(trunc_ln1201_6_reg_1101[0]),
        .I1(tmp_5_reg_1096),
        .I2(trunc_ln1201_9_reg_1106[0]),
        .O(select_ln1201_fu_712_p3[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_reg_1156[10]_i_1 
       (.I0(sub_ln1201_8_fu_707_p2[10]),
        .I1(tmp_5_reg_1096),
        .I2(trunc_ln1201_9_reg_1106[10]),
        .O(select_ln1201_fu_712_p3[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_reg_1156[11]_i_1 
       (.I0(sub_ln1201_8_fu_707_p2[11]),
        .I1(tmp_5_reg_1096),
        .I2(trunc_ln1201_9_reg_1106[11]),
        .O(select_ln1201_fu_712_p3[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_reg_1156[12]_i_1 
       (.I0(sub_ln1201_8_fu_707_p2[12]),
        .I1(tmp_5_reg_1096),
        .I2(trunc_ln1201_9_reg_1106[12]),
        .O(select_ln1201_fu_712_p3[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_reg_1156[12]_i_3 
       (.I0(trunc_ln1201_6_reg_1101[12]),
        .O(\select_ln1201_reg_1156[12]_i_3_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_reg_1156[12]_i_4 
       (.I0(trunc_ln1201_6_reg_1101[11]),
        .O(\select_ln1201_reg_1156[12]_i_4_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_reg_1156[12]_i_5 
       (.I0(trunc_ln1201_6_reg_1101[10]),
        .O(\select_ln1201_reg_1156[12]_i_5_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_reg_1156[12]_i_6 
       (.I0(trunc_ln1201_6_reg_1101[9]),
        .O(\select_ln1201_reg_1156[12]_i_6_n_222 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_reg_1156[13]_i_1 
       (.I0(sub_ln1201_8_fu_707_p2[13]),
        .I1(tmp_5_reg_1096),
        .I2(trunc_ln1201_9_reg_1106[13]),
        .O(select_ln1201_fu_712_p3[13]));
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln1201_reg_1156[14]_i_1 
       (.I0(tmp_5_reg_1096),
        .I1(sub_ln1201_8_fu_707_p2[14]),
        .O(select_ln1201_fu_712_p3[14]));
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln1201_reg_1156[15]_i_1 
       (.I0(tmp_5_reg_1096),
        .I1(sub_ln1201_8_fu_707_p2[15]),
        .O(select_ln1201_fu_712_p3[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_reg_1156[15]_i_3 
       (.I0(trunc_ln1201_6_reg_1101[15]),
        .O(\select_ln1201_reg_1156[15]_i_3_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_reg_1156[15]_i_4 
       (.I0(trunc_ln1201_6_reg_1101[14]),
        .O(\select_ln1201_reg_1156[15]_i_4_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_reg_1156[15]_i_5 
       (.I0(trunc_ln1201_6_reg_1101[13]),
        .O(\select_ln1201_reg_1156[15]_i_5_n_222 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_reg_1156[1]_i_1 
       (.I0(sub_ln1201_8_fu_707_p2[1]),
        .I1(tmp_5_reg_1096),
        .I2(trunc_ln1201_9_reg_1106[1]),
        .O(select_ln1201_fu_712_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_reg_1156[2]_i_1 
       (.I0(sub_ln1201_8_fu_707_p2[2]),
        .I1(tmp_5_reg_1096),
        .I2(trunc_ln1201_9_reg_1106[2]),
        .O(select_ln1201_fu_712_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_reg_1156[3]_i_1 
       (.I0(sub_ln1201_8_fu_707_p2[3]),
        .I1(tmp_5_reg_1096),
        .I2(trunc_ln1201_9_reg_1106[3]),
        .O(select_ln1201_fu_712_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_reg_1156[4]_i_1 
       (.I0(sub_ln1201_8_fu_707_p2[4]),
        .I1(tmp_5_reg_1096),
        .I2(trunc_ln1201_9_reg_1106[4]),
        .O(select_ln1201_fu_712_p3[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_reg_1156[4]_i_3 
       (.I0(trunc_ln1201_6_reg_1101[0]),
        .O(\select_ln1201_reg_1156[4]_i_3_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_reg_1156[4]_i_4 
       (.I0(trunc_ln1201_6_reg_1101[4]),
        .O(\select_ln1201_reg_1156[4]_i_4_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_reg_1156[4]_i_5 
       (.I0(trunc_ln1201_6_reg_1101[3]),
        .O(\select_ln1201_reg_1156[4]_i_5_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_reg_1156[4]_i_6 
       (.I0(trunc_ln1201_6_reg_1101[2]),
        .O(\select_ln1201_reg_1156[4]_i_6_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_reg_1156[4]_i_7 
       (.I0(trunc_ln1201_6_reg_1101[1]),
        .O(\select_ln1201_reg_1156[4]_i_7_n_222 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_reg_1156[5]_i_1 
       (.I0(sub_ln1201_8_fu_707_p2[5]),
        .I1(tmp_5_reg_1096),
        .I2(trunc_ln1201_9_reg_1106[5]),
        .O(select_ln1201_fu_712_p3[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_reg_1156[6]_i_1 
       (.I0(sub_ln1201_8_fu_707_p2[6]),
        .I1(tmp_5_reg_1096),
        .I2(trunc_ln1201_9_reg_1106[6]),
        .O(select_ln1201_fu_712_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_reg_1156[7]_i_1 
       (.I0(sub_ln1201_8_fu_707_p2[7]),
        .I1(tmp_5_reg_1096),
        .I2(trunc_ln1201_9_reg_1106[7]),
        .O(select_ln1201_fu_712_p3[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_reg_1156[8]_i_1 
       (.I0(sub_ln1201_8_fu_707_p2[8]),
        .I1(tmp_5_reg_1096),
        .I2(trunc_ln1201_9_reg_1106[8]),
        .O(select_ln1201_fu_712_p3[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_reg_1156[8]_i_3 
       (.I0(trunc_ln1201_6_reg_1101[8]),
        .O(\select_ln1201_reg_1156[8]_i_3_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_reg_1156[8]_i_4 
       (.I0(trunc_ln1201_6_reg_1101[7]),
        .O(\select_ln1201_reg_1156[8]_i_4_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_reg_1156[8]_i_5 
       (.I0(trunc_ln1201_6_reg_1101[6]),
        .O(\select_ln1201_reg_1156[8]_i_5_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln1201_reg_1156[8]_i_6 
       (.I0(trunc_ln1201_6_reg_1101[5]),
        .O(\select_ln1201_reg_1156[8]_i_6_n_222 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1201_reg_1156[9]_i_1 
       (.I0(sub_ln1201_8_fu_707_p2[9]),
        .I1(tmp_5_reg_1096),
        .I2(trunc_ln1201_9_reg_1106[9]),
        .O(select_ln1201_fu_712_p3[9]));
  FDRE \select_ln1201_reg_1156_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_fu_712_p3[0]),
        .Q(in[0]),
        .R(1'b0));
  FDRE \select_ln1201_reg_1156_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_fu_712_p3[10]),
        .Q(in[10]),
        .R(1'b0));
  FDRE \select_ln1201_reg_1156_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_fu_712_p3[11]),
        .Q(in[11]),
        .R(1'b0));
  FDRE \select_ln1201_reg_1156_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_fu_712_p3[12]),
        .Q(in[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln1201_reg_1156_reg[12]_i_2 
       (.CI(\select_ln1201_reg_1156_reg[8]_i_2_n_222 ),
        .CO({\select_ln1201_reg_1156_reg[12]_i_2_n_222 ,\select_ln1201_reg_1156_reg[12]_i_2_n_223 ,\select_ln1201_reg_1156_reg[12]_i_2_n_224 ,\select_ln1201_reg_1156_reg[12]_i_2_n_225 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_8_fu_707_p2[12:9]),
        .S({\select_ln1201_reg_1156[12]_i_3_n_222 ,\select_ln1201_reg_1156[12]_i_4_n_222 ,\select_ln1201_reg_1156[12]_i_5_n_222 ,\select_ln1201_reg_1156[12]_i_6_n_222 }));
  FDRE \select_ln1201_reg_1156_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_fu_712_p3[13]),
        .Q(in[13]),
        .R(1'b0));
  FDRE \select_ln1201_reg_1156_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_fu_712_p3[14]),
        .Q(in[14]),
        .R(1'b0));
  FDRE \select_ln1201_reg_1156_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_fu_712_p3[15]),
        .Q(in[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln1201_reg_1156_reg[15]_i_2 
       (.CI(\select_ln1201_reg_1156_reg[12]_i_2_n_222 ),
        .CO({\NLW_select_ln1201_reg_1156_reg[15]_i_2_CO_UNCONNECTED [3:2],\select_ln1201_reg_1156_reg[15]_i_2_n_224 ,\select_ln1201_reg_1156_reg[15]_i_2_n_225 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_select_ln1201_reg_1156_reg[15]_i_2_O_UNCONNECTED [3],sub_ln1201_8_fu_707_p2[15:13]}),
        .S({1'b0,\select_ln1201_reg_1156[15]_i_3_n_222 ,\select_ln1201_reg_1156[15]_i_4_n_222 ,\select_ln1201_reg_1156[15]_i_5_n_222 }));
  FDRE \select_ln1201_reg_1156_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_fu_712_p3[1]),
        .Q(in[1]),
        .R(1'b0));
  FDRE \select_ln1201_reg_1156_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_fu_712_p3[2]),
        .Q(in[2]),
        .R(1'b0));
  FDRE \select_ln1201_reg_1156_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_fu_712_p3[3]),
        .Q(in[3]),
        .R(1'b0));
  FDRE \select_ln1201_reg_1156_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_fu_712_p3[4]),
        .Q(in[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln1201_reg_1156_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\select_ln1201_reg_1156_reg[4]_i_2_n_222 ,\select_ln1201_reg_1156_reg[4]_i_2_n_223 ,\select_ln1201_reg_1156_reg[4]_i_2_n_224 ,\select_ln1201_reg_1156_reg[4]_i_2_n_225 }),
        .CYINIT(\select_ln1201_reg_1156[4]_i_3_n_222 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_8_fu_707_p2[4:1]),
        .S({\select_ln1201_reg_1156[4]_i_4_n_222 ,\select_ln1201_reg_1156[4]_i_5_n_222 ,\select_ln1201_reg_1156[4]_i_6_n_222 ,\select_ln1201_reg_1156[4]_i_7_n_222 }));
  FDRE \select_ln1201_reg_1156_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_fu_712_p3[5]),
        .Q(in[5]),
        .R(1'b0));
  FDRE \select_ln1201_reg_1156_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_fu_712_p3[6]),
        .Q(in[6]),
        .R(1'b0));
  FDRE \select_ln1201_reg_1156_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_fu_712_p3[7]),
        .Q(in[7]),
        .R(1'b0));
  FDRE \select_ln1201_reg_1156_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_fu_712_p3[8]),
        .Q(in[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln1201_reg_1156_reg[8]_i_2 
       (.CI(\select_ln1201_reg_1156_reg[4]_i_2_n_222 ),
        .CO({\select_ln1201_reg_1156_reg[8]_i_2_n_222 ,\select_ln1201_reg_1156_reg[8]_i_2_n_223 ,\select_ln1201_reg_1156_reg[8]_i_2_n_224 ,\select_ln1201_reg_1156_reg[8]_i_2_n_225 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_8_fu_707_p2[8:5]),
        .S({\select_ln1201_reg_1156[8]_i_3_n_222 ,\select_ln1201_reg_1156[8]_i_4_n_222 ,\select_ln1201_reg_1156[8]_i_5_n_222 ,\select_ln1201_reg_1156[8]_i_6_n_222 }));
  FDRE \select_ln1201_reg_1156_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1201_fu_712_p3[9]),
        .Q(in[9]),
        .R(1'b0));
  FDRE \sext_ln1171_2_reg_1021_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(w_M_imag_V_reg_988[0]),
        .Q(sext_ln1171_2_reg_1021[0]),
        .R(1'b0));
  FDRE \sext_ln1171_2_reg_1021_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(w_M_imag_V_reg_988[10]),
        .Q(sext_ln1171_2_reg_1021[10]),
        .R(1'b0));
  FDRE \sext_ln1171_2_reg_1021_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(w_M_imag_V_reg_988[11]),
        .Q(sext_ln1171_2_reg_1021[11]),
        .R(1'b0));
  FDRE \sext_ln1171_2_reg_1021_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(w_M_imag_V_reg_988[12]),
        .Q(sext_ln1171_2_reg_1021[12]),
        .R(1'b0));
  FDRE \sext_ln1171_2_reg_1021_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(w_M_imag_V_reg_988[13]),
        .Q(sext_ln1171_2_reg_1021[13]),
        .R(1'b0));
  FDRE \sext_ln1171_2_reg_1021_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(w_M_imag_V_reg_988[14]),
        .Q(sext_ln1171_2_reg_1021[14]),
        .R(1'b0));
  FDRE \sext_ln1171_2_reg_1021_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(w_M_imag_V_reg_988[15]),
        .Q(sext_ln1171_2_reg_1021[15]),
        .R(1'b0));
  FDRE \sext_ln1171_2_reg_1021_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(w_M_imag_V_reg_988[1]),
        .Q(sext_ln1171_2_reg_1021[1]),
        .R(1'b0));
  FDRE \sext_ln1171_2_reg_1021_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(w_M_imag_V_reg_988[2]),
        .Q(sext_ln1171_2_reg_1021[2]),
        .R(1'b0));
  FDRE \sext_ln1171_2_reg_1021_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(w_M_imag_V_reg_988[3]),
        .Q(sext_ln1171_2_reg_1021[3]),
        .R(1'b0));
  FDRE \sext_ln1171_2_reg_1021_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(w_M_imag_V_reg_988[4]),
        .Q(sext_ln1171_2_reg_1021[4]),
        .R(1'b0));
  FDRE \sext_ln1171_2_reg_1021_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(w_M_imag_V_reg_988[5]),
        .Q(sext_ln1171_2_reg_1021[5]),
        .R(1'b0));
  FDRE \sext_ln1171_2_reg_1021_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(w_M_imag_V_reg_988[6]),
        .Q(sext_ln1171_2_reg_1021[6]),
        .R(1'b0));
  FDRE \sext_ln1171_2_reg_1021_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(w_M_imag_V_reg_988[7]),
        .Q(sext_ln1171_2_reg_1021[7]),
        .R(1'b0));
  FDRE \sext_ln1171_2_reg_1021_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(w_M_imag_V_reg_988[8]),
        .Q(sext_ln1171_2_reg_1021[8]),
        .R(1'b0));
  FDRE \sext_ln1171_2_reg_1021_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(w_M_imag_V_reg_988[9]),
        .Q(sext_ln1171_2_reg_1021[9]),
        .R(1'b0));
  CARRY4 sub_ln1201_11_fu_644_p2_carry
       (.CI(1'b0),
        .CO({sub_ln1201_11_fu_644_p2_carry_n_222,sub_ln1201_11_fu_644_p2_carry_n_223,sub_ln1201_11_fu_644_p2_carry_n_224,sub_ln1201_11_fu_644_p2_carry_n_225}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({sub_ln1201_11_fu_644_p2[3:1],NLW_sub_ln1201_11_fu_644_p2_carry_O_UNCONNECTED[0]}),
        .S({sub_ln1201_11_fu_644_p2_carry_i_1_n_222,sub_ln1201_11_fu_644_p2_carry_i_2_n_222,sub_ln1201_11_fu_644_p2_carry_i_3_n_222,sext_ln1201_4_fu_556_p1__0}));
  CARRY4 sub_ln1201_11_fu_644_p2_carry__0
       (.CI(sub_ln1201_11_fu_644_p2_carry_n_222),
        .CO({sub_ln1201_11_fu_644_p2_carry__0_n_222,sub_ln1201_11_fu_644_p2_carry__0_n_223,sub_ln1201_11_fu_644_p2_carry__0_n_224,sub_ln1201_11_fu_644_p2_carry__0_n_225}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_11_fu_644_p2[7:4]),
        .S({sub_ln1201_11_fu_644_p2_carry__0_i_1_n_222,sub_ln1201_11_fu_644_p2_carry__0_i_2_n_222,sub_ln1201_11_fu_644_p2_carry__0_i_3_n_222,sub_ln1201_11_fu_644_p2_carry__0_i_4_n_222}));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_11_fu_644_p2_carry__0_i_1
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(sub_ln712_2_reg_1076[7]),
        .I2(\tmp_7_reg_1126_reg[0]_0 [7]),
        .O(sub_ln1201_11_fu_644_p2_carry__0_i_1_n_222));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_11_fu_644_p2_carry__0_i_2
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(sub_ln712_2_reg_1076[6]),
        .I2(\tmp_7_reg_1126_reg[0]_0 [6]),
        .O(sub_ln1201_11_fu_644_p2_carry__0_i_2_n_222));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_11_fu_644_p2_carry__0_i_3
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(sub_ln712_2_reg_1076[5]),
        .I2(\tmp_7_reg_1126_reg[0]_0 [5]),
        .O(sub_ln1201_11_fu_644_p2_carry__0_i_3_n_222));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_11_fu_644_p2_carry__0_i_4
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(sub_ln712_2_reg_1076[4]),
        .I2(\tmp_7_reg_1126_reg[0]_0 [4]),
        .O(sub_ln1201_11_fu_644_p2_carry__0_i_4_n_222));
  CARRY4 sub_ln1201_11_fu_644_p2_carry__1
       (.CI(sub_ln1201_11_fu_644_p2_carry__0_n_222),
        .CO({sub_ln1201_11_fu_644_p2_carry__1_n_222,sub_ln1201_11_fu_644_p2_carry__1_n_223,sub_ln1201_11_fu_644_p2_carry__1_n_224,sub_ln1201_11_fu_644_p2_carry__1_n_225}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_11_fu_644_p2[11:8]),
        .S({sub_ln1201_11_fu_644_p2_carry__1_i_1_n_222,sub_ln1201_11_fu_644_p2_carry__1_i_2_n_222,sub_ln1201_11_fu_644_p2_carry__1_i_3_n_222,sub_ln1201_11_fu_644_p2_carry__1_i_4_n_222}));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_11_fu_644_p2_carry__1_i_1
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(sub_ln712_2_reg_1076[11]),
        .I2(\tmp_7_reg_1126_reg[0]_0 [11]),
        .O(sub_ln1201_11_fu_644_p2_carry__1_i_1_n_222));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_11_fu_644_p2_carry__1_i_2
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(sub_ln712_2_reg_1076[10]),
        .I2(\tmp_7_reg_1126_reg[0]_0 [10]),
        .O(sub_ln1201_11_fu_644_p2_carry__1_i_2_n_222));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_11_fu_644_p2_carry__1_i_3
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(sub_ln712_2_reg_1076[9]),
        .I2(\tmp_7_reg_1126_reg[0]_0 [9]),
        .O(sub_ln1201_11_fu_644_p2_carry__1_i_3_n_222));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_11_fu_644_p2_carry__1_i_4
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(sub_ln712_2_reg_1076[8]),
        .I2(\tmp_7_reg_1126_reg[0]_0 [8]),
        .O(sub_ln1201_11_fu_644_p2_carry__1_i_4_n_222));
  CARRY4 sub_ln1201_11_fu_644_p2_carry__2
       (.CI(sub_ln1201_11_fu_644_p2_carry__1_n_222),
        .CO({sub_ln1201_11_fu_644_p2_carry__2_n_222,sub_ln1201_11_fu_644_p2_carry__2_n_223,sub_ln1201_11_fu_644_p2_carry__2_n_224,sub_ln1201_11_fu_644_p2_carry__2_n_225}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_11_fu_644_p2[15:12]),
        .S({sub_ln1201_11_fu_644_p2_carry__2_i_1_n_222,sub_ln1201_11_fu_644_p2_carry__2_i_2_n_222,sub_ln1201_11_fu_644_p2_carry__2_i_3_n_222,sub_ln1201_11_fu_644_p2_carry__2_i_4_n_222}));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_11_fu_644_p2_carry__2_i_1
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(sub_ln712_2_reg_1076[15]),
        .I2(\tmp_7_reg_1126_reg[0]_0 [15]),
        .O(sub_ln1201_11_fu_644_p2_carry__2_i_1_n_222));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_11_fu_644_p2_carry__2_i_2
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(sub_ln712_2_reg_1076[14]),
        .I2(\tmp_7_reg_1126_reg[0]_0 [14]),
        .O(sub_ln1201_11_fu_644_p2_carry__2_i_2_n_222));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_11_fu_644_p2_carry__2_i_3
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(sub_ln712_2_reg_1076[13]),
        .I2(\tmp_7_reg_1126_reg[0]_0 [13]),
        .O(sub_ln1201_11_fu_644_p2_carry__2_i_3_n_222));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_11_fu_644_p2_carry__2_i_4
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(sub_ln712_2_reg_1076[12]),
        .I2(\tmp_7_reg_1126_reg[0]_0 [12]),
        .O(sub_ln1201_11_fu_644_p2_carry__2_i_4_n_222));
  CARRY4 sub_ln1201_11_fu_644_p2_carry__3
       (.CI(sub_ln1201_11_fu_644_p2_carry__2_n_222),
        .CO(NLW_sub_ln1201_11_fu_644_p2_carry__3_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sub_ln1201_11_fu_644_p2_carry__3_O_UNCONNECTED[3:1],sub_ln1201_11_fu_644_p2[16]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_11_fu_644_p2_carry_i_1
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(sub_ln712_2_reg_1076[3]),
        .I2(\tmp_7_reg_1126_reg[0]_0 [3]),
        .O(sub_ln1201_11_fu_644_p2_carry_i_1_n_222));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_11_fu_644_p2_carry_i_2
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(sub_ln712_2_reg_1076[2]),
        .I2(\tmp_7_reg_1126_reg[0]_0 [2]),
        .O(sub_ln1201_11_fu_644_p2_carry_i_2_n_222));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_11_fu_644_p2_carry_i_3
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(sub_ln712_2_reg_1076[1]),
        .I2(\tmp_7_reg_1126_reg[0]_0 [1]),
        .O(sub_ln1201_11_fu_644_p2_carry_i_3_n_222));
  LUT3 #(
    .INIT(8'hAC)) 
    sub_ln1201_11_fu_644_p2_carry_i_4
       (.I0(\tmp_7_reg_1126_reg[0]_0 [0]),
        .I1(sub_ln712_2_reg_1076[0]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_4_fu_556_p1__0));
  CARRY4 sub_ln1201_13_fu_678_p2_carry
       (.CI(1'b0),
        .CO({sub_ln1201_13_fu_678_p2_carry_n_222,sub_ln1201_13_fu_678_p2_carry_n_223,sub_ln1201_13_fu_678_p2_carry_n_224,sub_ln1201_13_fu_678_p2_carry_n_225}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({sub_ln1201_13_fu_678_p2[3:1],NLW_sub_ln1201_13_fu_678_p2_carry_O_UNCONNECTED[0]}),
        .S({sub_ln1201_13_fu_678_p2_carry_i_1_n_222,sub_ln1201_13_fu_678_p2_carry_i_2_n_222,sub_ln1201_13_fu_678_p2_carry_i_3_n_222,sext_ln1201_6_fu_552_p1__0}));
  CARRY4 sub_ln1201_13_fu_678_p2_carry__0
       (.CI(sub_ln1201_13_fu_678_p2_carry_n_222),
        .CO({sub_ln1201_13_fu_678_p2_carry__0_n_222,sub_ln1201_13_fu_678_p2_carry__0_n_223,sub_ln1201_13_fu_678_p2_carry__0_n_224,sub_ln1201_13_fu_678_p2_carry__0_n_225}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_13_fu_678_p2[7:4]),
        .S({sub_ln1201_13_fu_678_p2_carry__0_i_1_n_222,sub_ln1201_13_fu_678_p2_carry__0_i_2_n_222,sub_ln1201_13_fu_678_p2_carry__0_i_3_n_222,sub_ln1201_13_fu_678_p2_carry__0_i_4_n_222}));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_13_fu_678_p2_carry__0_i_1
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(sub_ln712_3_reg_1086[7]),
        .I2(\tmp_8_reg_1141_reg[0]_0 [7]),
        .O(sub_ln1201_13_fu_678_p2_carry__0_i_1_n_222));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_13_fu_678_p2_carry__0_i_2
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(sub_ln712_3_reg_1086[6]),
        .I2(\tmp_8_reg_1141_reg[0]_0 [6]),
        .O(sub_ln1201_13_fu_678_p2_carry__0_i_2_n_222));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_13_fu_678_p2_carry__0_i_3
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(sub_ln712_3_reg_1086[5]),
        .I2(\tmp_8_reg_1141_reg[0]_0 [5]),
        .O(sub_ln1201_13_fu_678_p2_carry__0_i_3_n_222));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_13_fu_678_p2_carry__0_i_4
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(sub_ln712_3_reg_1086[4]),
        .I2(\tmp_8_reg_1141_reg[0]_0 [4]),
        .O(sub_ln1201_13_fu_678_p2_carry__0_i_4_n_222));
  CARRY4 sub_ln1201_13_fu_678_p2_carry__1
       (.CI(sub_ln1201_13_fu_678_p2_carry__0_n_222),
        .CO({sub_ln1201_13_fu_678_p2_carry__1_n_222,sub_ln1201_13_fu_678_p2_carry__1_n_223,sub_ln1201_13_fu_678_p2_carry__1_n_224,sub_ln1201_13_fu_678_p2_carry__1_n_225}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_13_fu_678_p2[11:8]),
        .S({sub_ln1201_13_fu_678_p2_carry__1_i_1_n_222,sub_ln1201_13_fu_678_p2_carry__1_i_2_n_222,sub_ln1201_13_fu_678_p2_carry__1_i_3_n_222,sub_ln1201_13_fu_678_p2_carry__1_i_4_n_222}));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_13_fu_678_p2_carry__1_i_1
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(sub_ln712_3_reg_1086[11]),
        .I2(\tmp_8_reg_1141_reg[0]_0 [11]),
        .O(sub_ln1201_13_fu_678_p2_carry__1_i_1_n_222));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_13_fu_678_p2_carry__1_i_2
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(sub_ln712_3_reg_1086[10]),
        .I2(\tmp_8_reg_1141_reg[0]_0 [10]),
        .O(sub_ln1201_13_fu_678_p2_carry__1_i_2_n_222));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_13_fu_678_p2_carry__1_i_3
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(sub_ln712_3_reg_1086[9]),
        .I2(\tmp_8_reg_1141_reg[0]_0 [9]),
        .O(sub_ln1201_13_fu_678_p2_carry__1_i_3_n_222));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_13_fu_678_p2_carry__1_i_4
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(sub_ln712_3_reg_1086[8]),
        .I2(\tmp_8_reg_1141_reg[0]_0 [8]),
        .O(sub_ln1201_13_fu_678_p2_carry__1_i_4_n_222));
  CARRY4 sub_ln1201_13_fu_678_p2_carry__2
       (.CI(sub_ln1201_13_fu_678_p2_carry__1_n_222),
        .CO({sub_ln1201_13_fu_678_p2_carry__2_n_222,sub_ln1201_13_fu_678_p2_carry__2_n_223,sub_ln1201_13_fu_678_p2_carry__2_n_224,sub_ln1201_13_fu_678_p2_carry__2_n_225}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_13_fu_678_p2[15:12]),
        .S({sub_ln1201_13_fu_678_p2_carry__2_i_1_n_222,sub_ln1201_13_fu_678_p2_carry__2_i_2_n_222,sub_ln1201_13_fu_678_p2_carry__2_i_3_n_222,sub_ln1201_13_fu_678_p2_carry__2_i_4_n_222}));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_13_fu_678_p2_carry__2_i_1
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(sub_ln712_3_reg_1086[15]),
        .I2(\tmp_8_reg_1141_reg[0]_0 [15]),
        .O(sub_ln1201_13_fu_678_p2_carry__2_i_1_n_222));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_13_fu_678_p2_carry__2_i_2
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(sub_ln712_3_reg_1086[14]),
        .I2(\tmp_8_reg_1141_reg[0]_0 [14]),
        .O(sub_ln1201_13_fu_678_p2_carry__2_i_2_n_222));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_13_fu_678_p2_carry__2_i_3
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(sub_ln712_3_reg_1086[13]),
        .I2(\tmp_8_reg_1141_reg[0]_0 [13]),
        .O(sub_ln1201_13_fu_678_p2_carry__2_i_3_n_222));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_13_fu_678_p2_carry__2_i_4
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(sub_ln712_3_reg_1086[12]),
        .I2(\tmp_8_reg_1141_reg[0]_0 [12]),
        .O(sub_ln1201_13_fu_678_p2_carry__2_i_4_n_222));
  CARRY4 sub_ln1201_13_fu_678_p2_carry__3
       (.CI(sub_ln1201_13_fu_678_p2_carry__2_n_222),
        .CO(NLW_sub_ln1201_13_fu_678_p2_carry__3_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sub_ln1201_13_fu_678_p2_carry__3_O_UNCONNECTED[3:1],sub_ln1201_13_fu_678_p2[16]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_13_fu_678_p2_carry_i_1
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(sub_ln712_3_reg_1086[3]),
        .I2(\tmp_8_reg_1141_reg[0]_0 [3]),
        .O(sub_ln1201_13_fu_678_p2_carry_i_1_n_222));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_13_fu_678_p2_carry_i_2
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(sub_ln712_3_reg_1086[2]),
        .I2(\tmp_8_reg_1141_reg[0]_0 [2]),
        .O(sub_ln1201_13_fu_678_p2_carry_i_2_n_222));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_13_fu_678_p2_carry_i_3
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(sub_ln712_3_reg_1086[1]),
        .I2(\tmp_8_reg_1141_reg[0]_0 [1]),
        .O(sub_ln1201_13_fu_678_p2_carry_i_3_n_222));
  LUT3 #(
    .INIT(8'hAC)) 
    sub_ln1201_13_fu_678_p2_carry_i_4
       (.I0(\tmp_8_reg_1141_reg[0]_0 [0]),
        .I1(sub_ln712_3_reg_1086[0]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_6_fu_552_p1__0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln1201_2_fu_346_p2_carry
       (.CI(1'b0),
        .CO({sub_ln1201_2_fu_346_p2_carry_n_222,sub_ln1201_2_fu_346_p2_carry_n_223,sub_ln1201_2_fu_346_p2_carry_n_224,sub_ln1201_2_fu_346_p2_carry_n_225}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({sub_ln1201_2_fu_346_p2[3:1],NLW_sub_ln1201_2_fu_346_p2_carry_O_UNCONNECTED[0]}),
        .S({sub_ln1201_2_fu_346_p2_carry_i_1_n_222,sub_ln1201_2_fu_346_p2_carry_i_2_n_222,sub_ln1201_2_fu_346_p2_carry_i_3_n_222,ret_V_7_reg_923[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln1201_2_fu_346_p2_carry__0
       (.CI(sub_ln1201_2_fu_346_p2_carry_n_222),
        .CO({sub_ln1201_2_fu_346_p2_carry__0_n_222,sub_ln1201_2_fu_346_p2_carry__0_n_223,sub_ln1201_2_fu_346_p2_carry__0_n_224,sub_ln1201_2_fu_346_p2_carry__0_n_225}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_2_fu_346_p2[7:4]),
        .S({sub_ln1201_2_fu_346_p2_carry__0_i_1_n_222,sub_ln1201_2_fu_346_p2_carry__0_i_2_n_222,sub_ln1201_2_fu_346_p2_carry__0_i_3_n_222,sub_ln1201_2_fu_346_p2_carry__0_i_4_n_222}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1201_2_fu_346_p2_carry__0_i_1
       (.I0(ret_V_7_reg_923[7]),
        .O(sub_ln1201_2_fu_346_p2_carry__0_i_1_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1201_2_fu_346_p2_carry__0_i_2
       (.I0(ret_V_7_reg_923[6]),
        .O(sub_ln1201_2_fu_346_p2_carry__0_i_2_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1201_2_fu_346_p2_carry__0_i_3
       (.I0(ret_V_7_reg_923[5]),
        .O(sub_ln1201_2_fu_346_p2_carry__0_i_3_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1201_2_fu_346_p2_carry__0_i_4
       (.I0(ret_V_7_reg_923[4]),
        .O(sub_ln1201_2_fu_346_p2_carry__0_i_4_n_222));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln1201_2_fu_346_p2_carry__1
       (.CI(sub_ln1201_2_fu_346_p2_carry__0_n_222),
        .CO({sub_ln1201_2_fu_346_p2_carry__1_n_222,sub_ln1201_2_fu_346_p2_carry__1_n_223,sub_ln1201_2_fu_346_p2_carry__1_n_224,sub_ln1201_2_fu_346_p2_carry__1_n_225}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_2_fu_346_p2[11:8]),
        .S({sub_ln1201_2_fu_346_p2_carry__1_i_1_n_222,sub_ln1201_2_fu_346_p2_carry__1_i_2_n_222,sub_ln1201_2_fu_346_p2_carry__1_i_3_n_222,sub_ln1201_2_fu_346_p2_carry__1_i_4_n_222}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1201_2_fu_346_p2_carry__1_i_1
       (.I0(ret_V_7_reg_923[11]),
        .O(sub_ln1201_2_fu_346_p2_carry__1_i_1_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1201_2_fu_346_p2_carry__1_i_2
       (.I0(ret_V_7_reg_923[10]),
        .O(sub_ln1201_2_fu_346_p2_carry__1_i_2_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1201_2_fu_346_p2_carry__1_i_3
       (.I0(ret_V_7_reg_923[9]),
        .O(sub_ln1201_2_fu_346_p2_carry__1_i_3_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1201_2_fu_346_p2_carry__1_i_4
       (.I0(ret_V_7_reg_923[8]),
        .O(sub_ln1201_2_fu_346_p2_carry__1_i_4_n_222));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln1201_2_fu_346_p2_carry__2
       (.CI(sub_ln1201_2_fu_346_p2_carry__1_n_222),
        .CO({sub_ln1201_2_fu_346_p2_carry__2_n_222,sub_ln1201_2_fu_346_p2_carry__2_n_223,sub_ln1201_2_fu_346_p2_carry__2_n_224,sub_ln1201_2_fu_346_p2_carry__2_n_225}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_2_fu_346_p2[15:12]),
        .S({sub_ln1201_2_fu_346_p2_carry__2_i_1_n_222,sub_ln1201_2_fu_346_p2_carry__2_i_2_n_222,sub_ln1201_2_fu_346_p2_carry__2_i_3_n_222,sub_ln1201_2_fu_346_p2_carry__2_i_4_n_222}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1201_2_fu_346_p2_carry__2_i_1
       (.I0(trunc_ln1201_5_reg_933),
        .O(sub_ln1201_2_fu_346_p2_carry__2_i_1_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1201_2_fu_346_p2_carry__2_i_2
       (.I0(ret_V_7_reg_923[14]),
        .O(sub_ln1201_2_fu_346_p2_carry__2_i_2_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1201_2_fu_346_p2_carry__2_i_3
       (.I0(ret_V_7_reg_923[13]),
        .O(sub_ln1201_2_fu_346_p2_carry__2_i_3_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1201_2_fu_346_p2_carry__2_i_4
       (.I0(ret_V_7_reg_923[12]),
        .O(sub_ln1201_2_fu_346_p2_carry__2_i_4_n_222));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln1201_2_fu_346_p2_carry__3
       (.CI(sub_ln1201_2_fu_346_p2_carry__2_n_222),
        .CO(NLW_sub_ln1201_2_fu_346_p2_carry__3_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sub_ln1201_2_fu_346_p2_carry__3_O_UNCONNECTED[3:1],sub_ln1201_2_fu_346_p2[16]}),
        .S({1'b0,1'b0,1'b0,sub_ln1201_2_fu_346_p2_carry__3_i_1_n_222}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1201_2_fu_346_p2_carry__3_i_1
       (.I0(tmp_2_reg_928),
        .O(sub_ln1201_2_fu_346_p2_carry__3_i_1_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1201_2_fu_346_p2_carry_i_1
       (.I0(ret_V_7_reg_923[3]),
        .O(sub_ln1201_2_fu_346_p2_carry_i_1_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1201_2_fu_346_p2_carry_i_2
       (.I0(ret_V_7_reg_923[2]),
        .O(sub_ln1201_2_fu_346_p2_carry_i_2_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1201_2_fu_346_p2_carry_i_3
       (.I0(ret_V_7_reg_923[1]),
        .O(sub_ln1201_2_fu_346_p2_carry_i_3_n_222));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln1201_5_fu_444_p2_carry
       (.CI(1'b0),
        .CO({sub_ln1201_5_fu_444_p2_carry_n_222,sub_ln1201_5_fu_444_p2_carry_n_223,sub_ln1201_5_fu_444_p2_carry_n_224,sub_ln1201_5_fu_444_p2_carry_n_225}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({sub_ln1201_5_fu_444_p2[3:1],NLW_sub_ln1201_5_fu_444_p2_carry_O_UNCONNECTED[0]}),
        .S({sub_ln1201_5_fu_444_p2_carry_i_1_n_222,sub_ln1201_5_fu_444_p2_carry_i_2_n_222,sub_ln1201_5_fu_444_p2_carry_i_3_n_222,ret_V_9_reg_943[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln1201_5_fu_444_p2_carry__0
       (.CI(sub_ln1201_5_fu_444_p2_carry_n_222),
        .CO({sub_ln1201_5_fu_444_p2_carry__0_n_222,sub_ln1201_5_fu_444_p2_carry__0_n_223,sub_ln1201_5_fu_444_p2_carry__0_n_224,sub_ln1201_5_fu_444_p2_carry__0_n_225}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_5_fu_444_p2[7:4]),
        .S({sub_ln1201_5_fu_444_p2_carry__0_i_1_n_222,sub_ln1201_5_fu_444_p2_carry__0_i_2_n_222,sub_ln1201_5_fu_444_p2_carry__0_i_3_n_222,sub_ln1201_5_fu_444_p2_carry__0_i_4_n_222}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1201_5_fu_444_p2_carry__0_i_1
       (.I0(ret_V_9_reg_943[7]),
        .O(sub_ln1201_5_fu_444_p2_carry__0_i_1_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1201_5_fu_444_p2_carry__0_i_2
       (.I0(ret_V_9_reg_943[6]),
        .O(sub_ln1201_5_fu_444_p2_carry__0_i_2_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1201_5_fu_444_p2_carry__0_i_3
       (.I0(ret_V_9_reg_943[5]),
        .O(sub_ln1201_5_fu_444_p2_carry__0_i_3_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1201_5_fu_444_p2_carry__0_i_4
       (.I0(ret_V_9_reg_943[4]),
        .O(sub_ln1201_5_fu_444_p2_carry__0_i_4_n_222));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln1201_5_fu_444_p2_carry__1
       (.CI(sub_ln1201_5_fu_444_p2_carry__0_n_222),
        .CO({sub_ln1201_5_fu_444_p2_carry__1_n_222,sub_ln1201_5_fu_444_p2_carry__1_n_223,sub_ln1201_5_fu_444_p2_carry__1_n_224,sub_ln1201_5_fu_444_p2_carry__1_n_225}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_5_fu_444_p2[11:8]),
        .S({sub_ln1201_5_fu_444_p2_carry__1_i_1_n_222,sub_ln1201_5_fu_444_p2_carry__1_i_2_n_222,sub_ln1201_5_fu_444_p2_carry__1_i_3_n_222,sub_ln1201_5_fu_444_p2_carry__1_i_4_n_222}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1201_5_fu_444_p2_carry__1_i_1
       (.I0(ret_V_9_reg_943[11]),
        .O(sub_ln1201_5_fu_444_p2_carry__1_i_1_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1201_5_fu_444_p2_carry__1_i_2
       (.I0(ret_V_9_reg_943[10]),
        .O(sub_ln1201_5_fu_444_p2_carry__1_i_2_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1201_5_fu_444_p2_carry__1_i_3
       (.I0(ret_V_9_reg_943[9]),
        .O(sub_ln1201_5_fu_444_p2_carry__1_i_3_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1201_5_fu_444_p2_carry__1_i_4
       (.I0(ret_V_9_reg_943[8]),
        .O(sub_ln1201_5_fu_444_p2_carry__1_i_4_n_222));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln1201_5_fu_444_p2_carry__2
       (.CI(sub_ln1201_5_fu_444_p2_carry__1_n_222),
        .CO({sub_ln1201_5_fu_444_p2_carry__2_n_222,sub_ln1201_5_fu_444_p2_carry__2_n_223,sub_ln1201_5_fu_444_p2_carry__2_n_224,sub_ln1201_5_fu_444_p2_carry__2_n_225}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_5_fu_444_p2[15:12]),
        .S({sub_ln1201_5_fu_444_p2_carry__2_i_1_n_222,sub_ln1201_5_fu_444_p2_carry__2_i_2_n_222,sub_ln1201_5_fu_444_p2_carry__2_i_3_n_222,sub_ln1201_5_fu_444_p2_carry__2_i_4_n_222}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1201_5_fu_444_p2_carry__2_i_1
       (.I0(ret_V_9_reg_943[15]),
        .O(sub_ln1201_5_fu_444_p2_carry__2_i_1_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1201_5_fu_444_p2_carry__2_i_2
       (.I0(ret_V_9_reg_943[14]),
        .O(sub_ln1201_5_fu_444_p2_carry__2_i_2_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1201_5_fu_444_p2_carry__2_i_3
       (.I0(ret_V_9_reg_943[13]),
        .O(sub_ln1201_5_fu_444_p2_carry__2_i_3_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1201_5_fu_444_p2_carry__2_i_4
       (.I0(ret_V_9_reg_943[12]),
        .O(sub_ln1201_5_fu_444_p2_carry__2_i_4_n_222));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln1201_5_fu_444_p2_carry__3
       (.CI(sub_ln1201_5_fu_444_p2_carry__2_n_222),
        .CO(NLW_sub_ln1201_5_fu_444_p2_carry__3_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sub_ln1201_5_fu_444_p2_carry__3_O_UNCONNECTED[3:1],sub_ln1201_5_fu_444_p2[16]}),
        .S({1'b0,1'b0,1'b0,sub_ln1201_5_fu_444_p2_carry__3_i_1_n_222}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1201_5_fu_444_p2_carry__3_i_1
       (.I0(trunc_ln1201_3_reg_978),
        .O(sub_ln1201_5_fu_444_p2_carry__3_i_1_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1201_5_fu_444_p2_carry_i_1
       (.I0(ret_V_9_reg_943[3]),
        .O(sub_ln1201_5_fu_444_p2_carry_i_1_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1201_5_fu_444_p2_carry_i_2
       (.I0(ret_V_9_reg_943[2]),
        .O(sub_ln1201_5_fu_444_p2_carry_i_2_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1201_5_fu_444_p2_carry_i_3
       (.I0(ret_V_9_reg_943[1]),
        .O(sub_ln1201_5_fu_444_p2_carry_i_3_n_222));
  CARRY4 sub_ln1201_7_fu_576_p2_carry
       (.CI(1'b0),
        .CO({sub_ln1201_7_fu_576_p2_carry_n_222,sub_ln1201_7_fu_576_p2_carry_n_223,sub_ln1201_7_fu_576_p2_carry_n_224,sub_ln1201_7_fu_576_p2_carry_n_225}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({sub_ln1201_7_fu_576_p2[3:1],NLW_sub_ln1201_7_fu_576_p2_carry_O_UNCONNECTED[0]}),
        .S({sub_ln1201_7_fu_576_p2_carry_i_1_n_222,sub_ln1201_7_fu_576_p2_carry_i_2_n_222,sub_ln1201_7_fu_576_p2_carry_i_3_n_222,sext_ln1201_fu_564_p1__0}));
  CARRY4 sub_ln1201_7_fu_576_p2_carry__0
       (.CI(sub_ln1201_7_fu_576_p2_carry_n_222),
        .CO({sub_ln1201_7_fu_576_p2_carry__0_n_222,sub_ln1201_7_fu_576_p2_carry__0_n_223,sub_ln1201_7_fu_576_p2_carry__0_n_224,sub_ln1201_7_fu_576_p2_carry__0_n_225}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_7_fu_576_p2[7:4]),
        .S({sub_ln1201_7_fu_576_p2_carry__0_i_1_n_222,sub_ln1201_7_fu_576_p2_carry__0_i_2_n_222,sub_ln1201_7_fu_576_p2_carry__0_i_3_n_222,sub_ln1201_7_fu_576_p2_carry__0_i_4_n_222}));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_7_fu_576_p2_carry__0_i_1
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(p_r_M_real_V_1_reg_1081[7]),
        .I2(add_ln712_reg_1066[7]),
        .O(sub_ln1201_7_fu_576_p2_carry__0_i_1_n_222));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_7_fu_576_p2_carry__0_i_2
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(p_r_M_real_V_1_reg_1081[6]),
        .I2(add_ln712_reg_1066[6]),
        .O(sub_ln1201_7_fu_576_p2_carry__0_i_2_n_222));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_7_fu_576_p2_carry__0_i_3
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(p_r_M_real_V_1_reg_1081[5]),
        .I2(add_ln712_reg_1066[5]),
        .O(sub_ln1201_7_fu_576_p2_carry__0_i_3_n_222));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_7_fu_576_p2_carry__0_i_4
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(p_r_M_real_V_1_reg_1081[4]),
        .I2(add_ln712_reg_1066[4]),
        .O(sub_ln1201_7_fu_576_p2_carry__0_i_4_n_222));
  CARRY4 sub_ln1201_7_fu_576_p2_carry__1
       (.CI(sub_ln1201_7_fu_576_p2_carry__0_n_222),
        .CO({sub_ln1201_7_fu_576_p2_carry__1_n_222,sub_ln1201_7_fu_576_p2_carry__1_n_223,sub_ln1201_7_fu_576_p2_carry__1_n_224,sub_ln1201_7_fu_576_p2_carry__1_n_225}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_7_fu_576_p2[11:8]),
        .S({sub_ln1201_7_fu_576_p2_carry__1_i_1_n_222,sub_ln1201_7_fu_576_p2_carry__1_i_2_n_222,sub_ln1201_7_fu_576_p2_carry__1_i_3_n_222,sub_ln1201_7_fu_576_p2_carry__1_i_4_n_222}));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_7_fu_576_p2_carry__1_i_1
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(p_r_M_real_V_1_reg_1081[11]),
        .I2(add_ln712_reg_1066[11]),
        .O(sub_ln1201_7_fu_576_p2_carry__1_i_1_n_222));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_7_fu_576_p2_carry__1_i_2
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(p_r_M_real_V_1_reg_1081[10]),
        .I2(add_ln712_reg_1066[10]),
        .O(sub_ln1201_7_fu_576_p2_carry__1_i_2_n_222));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_7_fu_576_p2_carry__1_i_3
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(p_r_M_real_V_1_reg_1081[9]),
        .I2(add_ln712_reg_1066[9]),
        .O(sub_ln1201_7_fu_576_p2_carry__1_i_3_n_222));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_7_fu_576_p2_carry__1_i_4
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(p_r_M_real_V_1_reg_1081[8]),
        .I2(add_ln712_reg_1066[8]),
        .O(sub_ln1201_7_fu_576_p2_carry__1_i_4_n_222));
  CARRY4 sub_ln1201_7_fu_576_p2_carry__2
       (.CI(sub_ln1201_7_fu_576_p2_carry__1_n_222),
        .CO({sub_ln1201_7_fu_576_p2_carry__2_n_222,sub_ln1201_7_fu_576_p2_carry__2_n_223,sub_ln1201_7_fu_576_p2_carry__2_n_224,sub_ln1201_7_fu_576_p2_carry__2_n_225}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_7_fu_576_p2[15:12]),
        .S({sub_ln1201_7_fu_576_p2_carry__2_i_1_n_222,sub_ln1201_7_fu_576_p2_carry__2_i_2_n_222,sub_ln1201_7_fu_576_p2_carry__2_i_3_n_222,sub_ln1201_7_fu_576_p2_carry__2_i_4_n_222}));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_7_fu_576_p2_carry__2_i_1
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(p_r_M_real_V_1_reg_1081[15]),
        .I2(add_ln712_reg_1066[15]),
        .O(sub_ln1201_7_fu_576_p2_carry__2_i_1_n_222));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_7_fu_576_p2_carry__2_i_2
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(p_r_M_real_V_1_reg_1081[14]),
        .I2(add_ln712_reg_1066[14]),
        .O(sub_ln1201_7_fu_576_p2_carry__2_i_2_n_222));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_7_fu_576_p2_carry__2_i_3
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(p_r_M_real_V_1_reg_1081[13]),
        .I2(add_ln712_reg_1066[13]),
        .O(sub_ln1201_7_fu_576_p2_carry__2_i_3_n_222));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_7_fu_576_p2_carry__2_i_4
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(p_r_M_real_V_1_reg_1081[12]),
        .I2(add_ln712_reg_1066[12]),
        .O(sub_ln1201_7_fu_576_p2_carry__2_i_4_n_222));
  CARRY4 sub_ln1201_7_fu_576_p2_carry__3
       (.CI(sub_ln1201_7_fu_576_p2_carry__2_n_222),
        .CO(NLW_sub_ln1201_7_fu_576_p2_carry__3_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sub_ln1201_7_fu_576_p2_carry__3_O_UNCONNECTED[3:1],sub_ln1201_7_fu_576_p2[16]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_7_fu_576_p2_carry_i_1
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(p_r_M_real_V_1_reg_1081[3]),
        .I2(add_ln712_reg_1066[3]),
        .O(sub_ln1201_7_fu_576_p2_carry_i_1_n_222));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_7_fu_576_p2_carry_i_2
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(p_r_M_real_V_1_reg_1081[2]),
        .I2(add_ln712_reg_1066[2]),
        .O(sub_ln1201_7_fu_576_p2_carry_i_2_n_222));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_7_fu_576_p2_carry_i_3
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(p_r_M_real_V_1_reg_1081[1]),
        .I2(add_ln712_reg_1066[1]),
        .O(sub_ln1201_7_fu_576_p2_carry_i_3_n_222));
  LUT3 #(
    .INIT(8'hAC)) 
    sub_ln1201_7_fu_576_p2_carry_i_4
       (.I0(add_ln712_reg_1066[0]),
        .I1(p_r_M_real_V_1_reg_1081[0]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_fu_564_p1__0));
  CARRY4 sub_ln1201_9_fu_610_p2_carry
       (.CI(1'b0),
        .CO({sub_ln1201_9_fu_610_p2_carry_n_222,sub_ln1201_9_fu_610_p2_carry_n_223,sub_ln1201_9_fu_610_p2_carry_n_224,sub_ln1201_9_fu_610_p2_carry_n_225}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({sub_ln1201_9_fu_610_p2[3:1],NLW_sub_ln1201_9_fu_610_p2_carry_O_UNCONNECTED[0]}),
        .S({sub_ln1201_9_fu_610_p2_carry_i_1_n_222,sub_ln1201_9_fu_610_p2_carry_i_2_n_222,sub_ln1201_9_fu_610_p2_carry_i_3_n_222,sext_ln1201_2_fu_560_p1__0}));
  CARRY4 sub_ln1201_9_fu_610_p2_carry__0
       (.CI(sub_ln1201_9_fu_610_p2_carry_n_222),
        .CO({sub_ln1201_9_fu_610_p2_carry__0_n_222,sub_ln1201_9_fu_610_p2_carry__0_n_223,sub_ln1201_9_fu_610_p2_carry__0_n_224,sub_ln1201_9_fu_610_p2_carry__0_n_225}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_9_fu_610_p2[7:4]),
        .S({sub_ln1201_9_fu_610_p2_carry__0_i_1_n_222,sub_ln1201_9_fu_610_p2_carry__0_i_2_n_222,sub_ln1201_9_fu_610_p2_carry__0_i_3_n_222,sub_ln1201_9_fu_610_p2_carry__0_i_4_n_222}));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_9_fu_610_p2_carry__0_i_1
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(p_r_M_imag_V_1_reg_1091[7]),
        .I2(sub_ln712_reg_1071[7]),
        .O(sub_ln1201_9_fu_610_p2_carry__0_i_1_n_222));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_9_fu_610_p2_carry__0_i_2
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(p_r_M_imag_V_1_reg_1091[6]),
        .I2(sub_ln712_reg_1071[6]),
        .O(sub_ln1201_9_fu_610_p2_carry__0_i_2_n_222));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_9_fu_610_p2_carry__0_i_3
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(p_r_M_imag_V_1_reg_1091[5]),
        .I2(sub_ln712_reg_1071[5]),
        .O(sub_ln1201_9_fu_610_p2_carry__0_i_3_n_222));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_9_fu_610_p2_carry__0_i_4
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(p_r_M_imag_V_1_reg_1091[4]),
        .I2(sub_ln712_reg_1071[4]),
        .O(sub_ln1201_9_fu_610_p2_carry__0_i_4_n_222));
  CARRY4 sub_ln1201_9_fu_610_p2_carry__1
       (.CI(sub_ln1201_9_fu_610_p2_carry__0_n_222),
        .CO({sub_ln1201_9_fu_610_p2_carry__1_n_222,sub_ln1201_9_fu_610_p2_carry__1_n_223,sub_ln1201_9_fu_610_p2_carry__1_n_224,sub_ln1201_9_fu_610_p2_carry__1_n_225}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_9_fu_610_p2[11:8]),
        .S({sub_ln1201_9_fu_610_p2_carry__1_i_1_n_222,sub_ln1201_9_fu_610_p2_carry__1_i_2_n_222,sub_ln1201_9_fu_610_p2_carry__1_i_3_n_222,sub_ln1201_9_fu_610_p2_carry__1_i_4_n_222}));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_9_fu_610_p2_carry__1_i_1
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(p_r_M_imag_V_1_reg_1091[11]),
        .I2(sub_ln712_reg_1071[11]),
        .O(sub_ln1201_9_fu_610_p2_carry__1_i_1_n_222));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_9_fu_610_p2_carry__1_i_2
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(p_r_M_imag_V_1_reg_1091[10]),
        .I2(sub_ln712_reg_1071[10]),
        .O(sub_ln1201_9_fu_610_p2_carry__1_i_2_n_222));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_9_fu_610_p2_carry__1_i_3
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(p_r_M_imag_V_1_reg_1091[9]),
        .I2(sub_ln712_reg_1071[9]),
        .O(sub_ln1201_9_fu_610_p2_carry__1_i_3_n_222));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_9_fu_610_p2_carry__1_i_4
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(p_r_M_imag_V_1_reg_1091[8]),
        .I2(sub_ln712_reg_1071[8]),
        .O(sub_ln1201_9_fu_610_p2_carry__1_i_4_n_222));
  CARRY4 sub_ln1201_9_fu_610_p2_carry__2
       (.CI(sub_ln1201_9_fu_610_p2_carry__1_n_222),
        .CO({sub_ln1201_9_fu_610_p2_carry__2_n_222,sub_ln1201_9_fu_610_p2_carry__2_n_223,sub_ln1201_9_fu_610_p2_carry__2_n_224,sub_ln1201_9_fu_610_p2_carry__2_n_225}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_9_fu_610_p2[15:12]),
        .S({sub_ln1201_9_fu_610_p2_carry__2_i_1_n_222,sub_ln1201_9_fu_610_p2_carry__2_i_2_n_222,sub_ln1201_9_fu_610_p2_carry__2_i_3_n_222,sub_ln1201_9_fu_610_p2_carry__2_i_4_n_222}));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_9_fu_610_p2_carry__2_i_1
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(p_r_M_imag_V_1_reg_1091[15]),
        .I2(sub_ln712_reg_1071[15]),
        .O(sub_ln1201_9_fu_610_p2_carry__2_i_1_n_222));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_9_fu_610_p2_carry__2_i_2
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(p_r_M_imag_V_1_reg_1091[14]),
        .I2(sub_ln712_reg_1071[14]),
        .O(sub_ln1201_9_fu_610_p2_carry__2_i_2_n_222));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_9_fu_610_p2_carry__2_i_3
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(p_r_M_imag_V_1_reg_1091[13]),
        .I2(sub_ln712_reg_1071[13]),
        .O(sub_ln1201_9_fu_610_p2_carry__2_i_3_n_222));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_9_fu_610_p2_carry__2_i_4
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(p_r_M_imag_V_1_reg_1091[12]),
        .I2(sub_ln712_reg_1071[12]),
        .O(sub_ln1201_9_fu_610_p2_carry__2_i_4_n_222));
  CARRY4 sub_ln1201_9_fu_610_p2_carry__3
       (.CI(sub_ln1201_9_fu_610_p2_carry__2_n_222),
        .CO(NLW_sub_ln1201_9_fu_610_p2_carry__3_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sub_ln1201_9_fu_610_p2_carry__3_O_UNCONNECTED[3:1],sub_ln1201_9_fu_610_p2[16]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_9_fu_610_p2_carry_i_1
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(p_r_M_imag_V_1_reg_1091[3]),
        .I2(sub_ln712_reg_1071[3]),
        .O(sub_ln1201_9_fu_610_p2_carry_i_1_n_222));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_9_fu_610_p2_carry_i_2
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(p_r_M_imag_V_1_reg_1091[2]),
        .I2(sub_ln712_reg_1071[2]),
        .O(sub_ln1201_9_fu_610_p2_carry_i_2_n_222));
  LUT3 #(
    .INIT(8'h1B)) 
    sub_ln1201_9_fu_610_p2_carry_i_3
       (.I0(icmp_ln92_reg_883_pp0_iter13_reg),
        .I1(p_r_M_imag_V_1_reg_1091[1]),
        .I2(sub_ln712_reg_1071[1]),
        .O(sub_ln1201_9_fu_610_p2_carry_i_3_n_222));
  LUT3 #(
    .INIT(8'hAC)) 
    sub_ln1201_9_fu_610_p2_carry_i_4
       (.I0(sub_ln712_reg_1071[0]),
        .I1(p_r_M_imag_V_1_reg_1091[0]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_2_fu_560_p1__0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln1201_fu_415_p2_carry
       (.CI(1'b0),
        .CO({sub_ln1201_fu_415_p2_carry_n_222,sub_ln1201_fu_415_p2_carry_n_223,sub_ln1201_fu_415_p2_carry_n_224,sub_ln1201_fu_415_p2_carry_n_225}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({sub_ln1201_fu_415_p2[3:1],NLW_sub_ln1201_fu_415_p2_carry_O_UNCONNECTED[0]}),
        .S({sub_ln1201_fu_415_p2_carry_i_1_n_222,sub_ln1201_fu_415_p2_carry_i_2_n_222,sub_ln1201_fu_415_p2_carry_i_3_n_222,ret_V_6_reg_948[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln1201_fu_415_p2_carry__0
       (.CI(sub_ln1201_fu_415_p2_carry_n_222),
        .CO({sub_ln1201_fu_415_p2_carry__0_n_222,sub_ln1201_fu_415_p2_carry__0_n_223,sub_ln1201_fu_415_p2_carry__0_n_224,sub_ln1201_fu_415_p2_carry__0_n_225}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_fu_415_p2[7:4]),
        .S({sub_ln1201_fu_415_p2_carry__0_i_1_n_222,sub_ln1201_fu_415_p2_carry__0_i_2_n_222,sub_ln1201_fu_415_p2_carry__0_i_3_n_222,sub_ln1201_fu_415_p2_carry__0_i_4_n_222}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1201_fu_415_p2_carry__0_i_1
       (.I0(ret_V_6_reg_948[7]),
        .O(sub_ln1201_fu_415_p2_carry__0_i_1_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1201_fu_415_p2_carry__0_i_2
       (.I0(ret_V_6_reg_948[6]),
        .O(sub_ln1201_fu_415_p2_carry__0_i_2_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1201_fu_415_p2_carry__0_i_3
       (.I0(ret_V_6_reg_948[5]),
        .O(sub_ln1201_fu_415_p2_carry__0_i_3_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1201_fu_415_p2_carry__0_i_4
       (.I0(ret_V_6_reg_948[4]),
        .O(sub_ln1201_fu_415_p2_carry__0_i_4_n_222));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln1201_fu_415_p2_carry__1
       (.CI(sub_ln1201_fu_415_p2_carry__0_n_222),
        .CO({sub_ln1201_fu_415_p2_carry__1_n_222,sub_ln1201_fu_415_p2_carry__1_n_223,sub_ln1201_fu_415_p2_carry__1_n_224,sub_ln1201_fu_415_p2_carry__1_n_225}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_fu_415_p2[11:8]),
        .S({sub_ln1201_fu_415_p2_carry__1_i_1_n_222,sub_ln1201_fu_415_p2_carry__1_i_2_n_222,sub_ln1201_fu_415_p2_carry__1_i_3_n_222,sub_ln1201_fu_415_p2_carry__1_i_4_n_222}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1201_fu_415_p2_carry__1_i_1
       (.I0(ret_V_6_reg_948[11]),
        .O(sub_ln1201_fu_415_p2_carry__1_i_1_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1201_fu_415_p2_carry__1_i_2
       (.I0(ret_V_6_reg_948[10]),
        .O(sub_ln1201_fu_415_p2_carry__1_i_2_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1201_fu_415_p2_carry__1_i_3
       (.I0(ret_V_6_reg_948[9]),
        .O(sub_ln1201_fu_415_p2_carry__1_i_3_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1201_fu_415_p2_carry__1_i_4
       (.I0(ret_V_6_reg_948[8]),
        .O(sub_ln1201_fu_415_p2_carry__1_i_4_n_222));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln1201_fu_415_p2_carry__2
       (.CI(sub_ln1201_fu_415_p2_carry__1_n_222),
        .CO({sub_ln1201_fu_415_p2_carry__2_n_222,sub_ln1201_fu_415_p2_carry__2_n_223,sub_ln1201_fu_415_p2_carry__2_n_224,sub_ln1201_fu_415_p2_carry__2_n_225}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_fu_415_p2[15:12]),
        .S({sub_ln1201_fu_415_p2_carry__2_i_1_n_222,sub_ln1201_fu_415_p2_carry__2_i_2_n_222,sub_ln1201_fu_415_p2_carry__2_i_3_n_222,sub_ln1201_fu_415_p2_carry__2_i_4_n_222}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1201_fu_415_p2_carry__2_i_1
       (.I0(trunc_ln1201_2_reg_958),
        .O(sub_ln1201_fu_415_p2_carry__2_i_1_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1201_fu_415_p2_carry__2_i_2
       (.I0(ret_V_6_reg_948[14]),
        .O(sub_ln1201_fu_415_p2_carry__2_i_2_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1201_fu_415_p2_carry__2_i_3
       (.I0(ret_V_6_reg_948[13]),
        .O(sub_ln1201_fu_415_p2_carry__2_i_3_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1201_fu_415_p2_carry__2_i_4
       (.I0(ret_V_6_reg_948[12]),
        .O(sub_ln1201_fu_415_p2_carry__2_i_4_n_222));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln1201_fu_415_p2_carry__3
       (.CI(sub_ln1201_fu_415_p2_carry__2_n_222),
        .CO(NLW_sub_ln1201_fu_415_p2_carry__3_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sub_ln1201_fu_415_p2_carry__3_O_UNCONNECTED[3:1],sub_ln1201_fu_415_p2[16]}),
        .S({1'b0,1'b0,1'b0,sub_ln1201_fu_415_p2_carry__3_i_1_n_222}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1201_fu_415_p2_carry__3_i_1
       (.I0(tmp_reg_953),
        .O(sub_ln1201_fu_415_p2_carry__3_i_1_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1201_fu_415_p2_carry_i_1
       (.I0(ret_V_6_reg_948[3]),
        .O(sub_ln1201_fu_415_p2_carry_i_1_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1201_fu_415_p2_carry_i_2
       (.I0(ret_V_6_reg_948[2]),
        .O(sub_ln1201_fu_415_p2_carry_i_2_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1201_fu_415_p2_carry_i_3
       (.I0(ret_V_6_reg_948[1]),
        .O(sub_ln1201_fu_415_p2_carry_i_3_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln712_1_reg_891[11]_i_2 
       (.I0(descramble_buf_M_imag_V_1_load_1_reg_866[11]),
        .O(\sub_ln712_1_reg_891[11]_i_2_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln712_1_reg_891[11]_i_3 
       (.I0(descramble_buf_M_imag_V_1_load_1_reg_866[10]),
        .O(\sub_ln712_1_reg_891[11]_i_3_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln712_1_reg_891[11]_i_4 
       (.I0(descramble_buf_M_imag_V_1_load_1_reg_866[9]),
        .O(\sub_ln712_1_reg_891[11]_i_4_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln712_1_reg_891[11]_i_5 
       (.I0(descramble_buf_M_imag_V_1_load_1_reg_866[8]),
        .O(\sub_ln712_1_reg_891[11]_i_5_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln712_1_reg_891[15]_i_2 
       (.I0(descramble_buf_M_imag_V_1_load_1_reg_866[15]),
        .O(\sub_ln712_1_reg_891[15]_i_2_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln712_1_reg_891[15]_i_3 
       (.I0(descramble_buf_M_imag_V_1_load_1_reg_866[14]),
        .O(\sub_ln712_1_reg_891[15]_i_3_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln712_1_reg_891[15]_i_4 
       (.I0(descramble_buf_M_imag_V_1_load_1_reg_866[13]),
        .O(\sub_ln712_1_reg_891[15]_i_4_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln712_1_reg_891[15]_i_5 
       (.I0(descramble_buf_M_imag_V_1_load_1_reg_866[12]),
        .O(\sub_ln712_1_reg_891[15]_i_5_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln712_1_reg_891[3]_i_2 
       (.I0(descramble_buf_M_imag_V_1_load_1_reg_866[3]),
        .O(\sub_ln712_1_reg_891[3]_i_2_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln712_1_reg_891[3]_i_3 
       (.I0(descramble_buf_M_imag_V_1_load_1_reg_866[2]),
        .O(\sub_ln712_1_reg_891[3]_i_3_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln712_1_reg_891[3]_i_4 
       (.I0(descramble_buf_M_imag_V_1_load_1_reg_866[1]),
        .O(\sub_ln712_1_reg_891[3]_i_4_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln712_1_reg_891[7]_i_2 
       (.I0(descramble_buf_M_imag_V_1_load_1_reg_866[7]),
        .O(\sub_ln712_1_reg_891[7]_i_2_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln712_1_reg_891[7]_i_3 
       (.I0(descramble_buf_M_imag_V_1_load_1_reg_866[6]),
        .O(\sub_ln712_1_reg_891[7]_i_3_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln712_1_reg_891[7]_i_4 
       (.I0(descramble_buf_M_imag_V_1_load_1_reg_866[5]),
        .O(\sub_ln712_1_reg_891[7]_i_4_n_222 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln712_1_reg_891[7]_i_5 
       (.I0(descramble_buf_M_imag_V_1_load_1_reg_866[4]),
        .O(\sub_ln712_1_reg_891[7]_i_5_n_222 ));
  FDRE \sub_ln712_1_reg_891_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln712_1_reg_891_reg[3]_i_1_n_229 ),
        .Q(sub_ln712_1_reg_891[0]),
        .R(1'b0));
  FDRE \sub_ln712_1_reg_891_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln712_1_reg_891_reg[11]_i_1_n_227 ),
        .Q(sub_ln712_1_reg_891[10]),
        .R(1'b0));
  FDRE \sub_ln712_1_reg_891_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln712_1_reg_891_reg[11]_i_1_n_226 ),
        .Q(sub_ln712_1_reg_891[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln712_1_reg_891_reg[11]_i_1 
       (.CI(\sub_ln712_1_reg_891_reg[7]_i_1_n_222 ),
        .CO({\sub_ln712_1_reg_891_reg[11]_i_1_n_222 ,\sub_ln712_1_reg_891_reg[11]_i_1_n_223 ,\sub_ln712_1_reg_891_reg[11]_i_1_n_224 ,\sub_ln712_1_reg_891_reg[11]_i_1_n_225 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sub_ln712_1_reg_891_reg[11]_i_1_n_226 ,\sub_ln712_1_reg_891_reg[11]_i_1_n_227 ,\sub_ln712_1_reg_891_reg[11]_i_1_n_228 ,\sub_ln712_1_reg_891_reg[11]_i_1_n_229 }),
        .S({\sub_ln712_1_reg_891[11]_i_2_n_222 ,\sub_ln712_1_reg_891[11]_i_3_n_222 ,\sub_ln712_1_reg_891[11]_i_4_n_222 ,\sub_ln712_1_reg_891[11]_i_5_n_222 }));
  FDRE \sub_ln712_1_reg_891_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln712_1_reg_891_reg[15]_i_1_n_229 ),
        .Q(sub_ln712_1_reg_891[12]),
        .R(1'b0));
  FDRE \sub_ln712_1_reg_891_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln712_1_reg_891_reg[15]_i_1_n_228 ),
        .Q(sub_ln712_1_reg_891[13]),
        .R(1'b0));
  FDRE \sub_ln712_1_reg_891_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln712_1_reg_891_reg[15]_i_1_n_227 ),
        .Q(sub_ln712_1_reg_891[14]),
        .R(1'b0));
  FDRE \sub_ln712_1_reg_891_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln712_1_reg_891_reg[15]_i_1_n_226 ),
        .Q(sub_ln712_1_reg_891[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln712_1_reg_891_reg[15]_i_1 
       (.CI(\sub_ln712_1_reg_891_reg[11]_i_1_n_222 ),
        .CO({\NLW_sub_ln712_1_reg_891_reg[15]_i_1_CO_UNCONNECTED [3],\sub_ln712_1_reg_891_reg[15]_i_1_n_223 ,\sub_ln712_1_reg_891_reg[15]_i_1_n_224 ,\sub_ln712_1_reg_891_reg[15]_i_1_n_225 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sub_ln712_1_reg_891_reg[15]_i_1_n_226 ,\sub_ln712_1_reg_891_reg[15]_i_1_n_227 ,\sub_ln712_1_reg_891_reg[15]_i_1_n_228 ,\sub_ln712_1_reg_891_reg[15]_i_1_n_229 }),
        .S({\sub_ln712_1_reg_891[15]_i_2_n_222 ,\sub_ln712_1_reg_891[15]_i_3_n_222 ,\sub_ln712_1_reg_891[15]_i_4_n_222 ,\sub_ln712_1_reg_891[15]_i_5_n_222 }));
  FDRE \sub_ln712_1_reg_891_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln712_1_reg_891_reg[3]_i_1_n_228 ),
        .Q(sub_ln712_1_reg_891[1]),
        .R(1'b0));
  FDRE \sub_ln712_1_reg_891_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln712_1_reg_891_reg[3]_i_1_n_227 ),
        .Q(sub_ln712_1_reg_891[2]),
        .R(1'b0));
  FDRE \sub_ln712_1_reg_891_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln712_1_reg_891_reg[3]_i_1_n_226 ),
        .Q(sub_ln712_1_reg_891[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln712_1_reg_891_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sub_ln712_1_reg_891_reg[3]_i_1_n_222 ,\sub_ln712_1_reg_891_reg[3]_i_1_n_223 ,\sub_ln712_1_reg_891_reg[3]_i_1_n_224 ,\sub_ln712_1_reg_891_reg[3]_i_1_n_225 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\sub_ln712_1_reg_891_reg[3]_i_1_n_226 ,\sub_ln712_1_reg_891_reg[3]_i_1_n_227 ,\sub_ln712_1_reg_891_reg[3]_i_1_n_228 ,\sub_ln712_1_reg_891_reg[3]_i_1_n_229 }),
        .S({\sub_ln712_1_reg_891[3]_i_2_n_222 ,\sub_ln712_1_reg_891[3]_i_3_n_222 ,\sub_ln712_1_reg_891[3]_i_4_n_222 ,descramble_buf_M_imag_V_1_load_1_reg_866[0]}));
  FDRE \sub_ln712_1_reg_891_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln712_1_reg_891_reg[7]_i_1_n_229 ),
        .Q(sub_ln712_1_reg_891[4]),
        .R(1'b0));
  FDRE \sub_ln712_1_reg_891_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln712_1_reg_891_reg[7]_i_1_n_228 ),
        .Q(sub_ln712_1_reg_891[5]),
        .R(1'b0));
  FDRE \sub_ln712_1_reg_891_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln712_1_reg_891_reg[7]_i_1_n_227 ),
        .Q(sub_ln712_1_reg_891[6]),
        .R(1'b0));
  FDRE \sub_ln712_1_reg_891_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln712_1_reg_891_reg[7]_i_1_n_226 ),
        .Q(sub_ln712_1_reg_891[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln712_1_reg_891_reg[7]_i_1 
       (.CI(\sub_ln712_1_reg_891_reg[3]_i_1_n_222 ),
        .CO({\sub_ln712_1_reg_891_reg[7]_i_1_n_222 ,\sub_ln712_1_reg_891_reg[7]_i_1_n_223 ,\sub_ln712_1_reg_891_reg[7]_i_1_n_224 ,\sub_ln712_1_reg_891_reg[7]_i_1_n_225 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sub_ln712_1_reg_891_reg[7]_i_1_n_226 ,\sub_ln712_1_reg_891_reg[7]_i_1_n_227 ,\sub_ln712_1_reg_891_reg[7]_i_1_n_228 ,\sub_ln712_1_reg_891_reg[7]_i_1_n_229 }),
        .S({\sub_ln712_1_reg_891[7]_i_2_n_222 ,\sub_ln712_1_reg_891[7]_i_3_n_222 ,\sub_ln712_1_reg_891[7]_i_4_n_222 ,\sub_ln712_1_reg_891[7]_i_5_n_222 }));
  FDRE \sub_ln712_1_reg_891_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln712_1_reg_891_reg[11]_i_1_n_229 ),
        .Q(sub_ln712_1_reg_891[8]),
        .R(1'b0));
  FDRE \sub_ln712_1_reg_891_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln712_1_reg_891_reg[11]_i_1_n_228 ),
        .Q(sub_ln712_1_reg_891[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln712_2_fu_516_p2_carry
       (.CI(1'b0),
        .CO({sub_ln712_2_fu_516_p2_carry_n_222,sub_ln712_2_fu_516_p2_carry_n_223,sub_ln712_2_fu_516_p2_carry_n_224,sub_ln712_2_fu_516_p2_carry_n_225}),
        .CYINIT(1'b1),
        .DI(f_M_real_V_reg_1027_pp0_iter12_reg[3:0]),
        .O(sub_ln712_2_fu_516_p21_out[3:0]),
        .S({sub_ln712_2_fu_516_p2_carry_i_1_n_222,sub_ln712_2_fu_516_p2_carry_i_2_n_222,sub_ln712_2_fu_516_p2_carry_i_3_n_222,sub_ln712_2_fu_516_p2_carry_i_4_n_222}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln712_2_fu_516_p2_carry__0
       (.CI(sub_ln712_2_fu_516_p2_carry_n_222),
        .CO({sub_ln712_2_fu_516_p2_carry__0_n_222,sub_ln712_2_fu_516_p2_carry__0_n_223,sub_ln712_2_fu_516_p2_carry__0_n_224,sub_ln712_2_fu_516_p2_carry__0_n_225}),
        .CYINIT(1'b0),
        .DI(f_M_real_V_reg_1027_pp0_iter12_reg[7:4]),
        .O(sub_ln712_2_fu_516_p21_out[7:4]),
        .S({sub_ln712_2_fu_516_p2_carry__0_i_1_n_222,sub_ln712_2_fu_516_p2_carry__0_i_2_n_222,sub_ln712_2_fu_516_p2_carry__0_i_3_n_222,sub_ln712_2_fu_516_p2_carry__0_i_4_n_222}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln712_2_fu_516_p2_carry__0_i_1
       (.I0(f_M_real_V_reg_1027_pp0_iter12_reg[7]),
        .I1(p_r_V_reg_1054[7]),
        .O(sub_ln712_2_fu_516_p2_carry__0_i_1_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln712_2_fu_516_p2_carry__0_i_2
       (.I0(f_M_real_V_reg_1027_pp0_iter12_reg[6]),
        .I1(p_r_V_reg_1054[6]),
        .O(sub_ln712_2_fu_516_p2_carry__0_i_2_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln712_2_fu_516_p2_carry__0_i_3
       (.I0(f_M_real_V_reg_1027_pp0_iter12_reg[5]),
        .I1(p_r_V_reg_1054[5]),
        .O(sub_ln712_2_fu_516_p2_carry__0_i_3_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln712_2_fu_516_p2_carry__0_i_4
       (.I0(f_M_real_V_reg_1027_pp0_iter12_reg[4]),
        .I1(p_r_V_reg_1054[4]),
        .O(sub_ln712_2_fu_516_p2_carry__0_i_4_n_222));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln712_2_fu_516_p2_carry__1
       (.CI(sub_ln712_2_fu_516_p2_carry__0_n_222),
        .CO({sub_ln712_2_fu_516_p2_carry__1_n_222,sub_ln712_2_fu_516_p2_carry__1_n_223,sub_ln712_2_fu_516_p2_carry__1_n_224,sub_ln712_2_fu_516_p2_carry__1_n_225}),
        .CYINIT(1'b0),
        .DI(f_M_real_V_reg_1027_pp0_iter12_reg[11:8]),
        .O(sub_ln712_2_fu_516_p21_out[11:8]),
        .S({sub_ln712_2_fu_516_p2_carry__1_i_1_n_222,sub_ln712_2_fu_516_p2_carry__1_i_2_n_222,sub_ln712_2_fu_516_p2_carry__1_i_3_n_222,sub_ln712_2_fu_516_p2_carry__1_i_4_n_222}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln712_2_fu_516_p2_carry__1_i_1
       (.I0(f_M_real_V_reg_1027_pp0_iter12_reg[11]),
        .I1(p_r_V_reg_1054[11]),
        .O(sub_ln712_2_fu_516_p2_carry__1_i_1_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln712_2_fu_516_p2_carry__1_i_2
       (.I0(f_M_real_V_reg_1027_pp0_iter12_reg[10]),
        .I1(p_r_V_reg_1054[10]),
        .O(sub_ln712_2_fu_516_p2_carry__1_i_2_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln712_2_fu_516_p2_carry__1_i_3
       (.I0(f_M_real_V_reg_1027_pp0_iter12_reg[9]),
        .I1(p_r_V_reg_1054[9]),
        .O(sub_ln712_2_fu_516_p2_carry__1_i_3_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln712_2_fu_516_p2_carry__1_i_4
       (.I0(f_M_real_V_reg_1027_pp0_iter12_reg[8]),
        .I1(p_r_V_reg_1054[8]),
        .O(sub_ln712_2_fu_516_p2_carry__1_i_4_n_222));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln712_2_fu_516_p2_carry__2
       (.CI(sub_ln712_2_fu_516_p2_carry__1_n_222),
        .CO({NLW_sub_ln712_2_fu_516_p2_carry__2_CO_UNCONNECTED[3],sub_ln712_2_fu_516_p2_carry__2_n_223,sub_ln712_2_fu_516_p2_carry__2_n_224,sub_ln712_2_fu_516_p2_carry__2_n_225}),
        .CYINIT(1'b0),
        .DI({1'b0,f_M_real_V_reg_1027_pp0_iter12_reg[14:12]}),
        .O(sub_ln712_2_fu_516_p21_out[15:12]),
        .S({sub_ln712_2_fu_516_p2_carry__2_i_1_n_222,sub_ln712_2_fu_516_p2_carry__2_i_2_n_222,sub_ln712_2_fu_516_p2_carry__2_i_3_n_222,sub_ln712_2_fu_516_p2_carry__2_i_4_n_222}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln712_2_fu_516_p2_carry__2_i_1
       (.I0(f_M_real_V_reg_1027_pp0_iter12_reg[15]),
        .I1(p_r_V_reg_1054[15]),
        .O(sub_ln712_2_fu_516_p2_carry__2_i_1_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln712_2_fu_516_p2_carry__2_i_2
       (.I0(f_M_real_V_reg_1027_pp0_iter12_reg[14]),
        .I1(p_r_V_reg_1054[14]),
        .O(sub_ln712_2_fu_516_p2_carry__2_i_2_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln712_2_fu_516_p2_carry__2_i_3
       (.I0(f_M_real_V_reg_1027_pp0_iter12_reg[13]),
        .I1(p_r_V_reg_1054[13]),
        .O(sub_ln712_2_fu_516_p2_carry__2_i_3_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln712_2_fu_516_p2_carry__2_i_4
       (.I0(f_M_real_V_reg_1027_pp0_iter12_reg[12]),
        .I1(p_r_V_reg_1054[12]),
        .O(sub_ln712_2_fu_516_p2_carry__2_i_4_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln712_2_fu_516_p2_carry_i_1
       (.I0(f_M_real_V_reg_1027_pp0_iter12_reg[3]),
        .I1(p_r_V_reg_1054[3]),
        .O(sub_ln712_2_fu_516_p2_carry_i_1_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln712_2_fu_516_p2_carry_i_2
       (.I0(f_M_real_V_reg_1027_pp0_iter12_reg[2]),
        .I1(p_r_V_reg_1054[2]),
        .O(sub_ln712_2_fu_516_p2_carry_i_2_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln712_2_fu_516_p2_carry_i_3
       (.I0(f_M_real_V_reg_1027_pp0_iter12_reg[1]),
        .I1(p_r_V_reg_1054[1]),
        .O(sub_ln712_2_fu_516_p2_carry_i_3_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln712_2_fu_516_p2_carry_i_4
       (.I0(f_M_real_V_reg_1027_pp0_iter12_reg[0]),
        .I1(p_r_V_reg_1054[0]),
        .O(sub_ln712_2_fu_516_p2_carry_i_4_n_222));
  FDRE \sub_ln712_2_reg_1076_reg[0] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(sub_ln712_2_fu_516_p21_out[0]),
        .Q(sub_ln712_2_reg_1076[0]),
        .R(1'b0));
  FDRE \sub_ln712_2_reg_1076_reg[10] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(sub_ln712_2_fu_516_p21_out[10]),
        .Q(sub_ln712_2_reg_1076[10]),
        .R(1'b0));
  FDRE \sub_ln712_2_reg_1076_reg[11] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(sub_ln712_2_fu_516_p21_out[11]),
        .Q(sub_ln712_2_reg_1076[11]),
        .R(1'b0));
  FDRE \sub_ln712_2_reg_1076_reg[12] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(sub_ln712_2_fu_516_p21_out[12]),
        .Q(sub_ln712_2_reg_1076[12]),
        .R(1'b0));
  FDRE \sub_ln712_2_reg_1076_reg[13] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(sub_ln712_2_fu_516_p21_out[13]),
        .Q(sub_ln712_2_reg_1076[13]),
        .R(1'b0));
  FDRE \sub_ln712_2_reg_1076_reg[14] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(sub_ln712_2_fu_516_p21_out[14]),
        .Q(sub_ln712_2_reg_1076[14]),
        .R(1'b0));
  FDRE \sub_ln712_2_reg_1076_reg[15] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(sub_ln712_2_fu_516_p21_out[15]),
        .Q(sub_ln712_2_reg_1076[15]),
        .R(1'b0));
  FDRE \sub_ln712_2_reg_1076_reg[1] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(sub_ln712_2_fu_516_p21_out[1]),
        .Q(sub_ln712_2_reg_1076[1]),
        .R(1'b0));
  FDRE \sub_ln712_2_reg_1076_reg[2] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(sub_ln712_2_fu_516_p21_out[2]),
        .Q(sub_ln712_2_reg_1076[2]),
        .R(1'b0));
  FDRE \sub_ln712_2_reg_1076_reg[3] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(sub_ln712_2_fu_516_p21_out[3]),
        .Q(sub_ln712_2_reg_1076[3]),
        .R(1'b0));
  FDRE \sub_ln712_2_reg_1076_reg[4] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(sub_ln712_2_fu_516_p21_out[4]),
        .Q(sub_ln712_2_reg_1076[4]),
        .R(1'b0));
  FDRE \sub_ln712_2_reg_1076_reg[5] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(sub_ln712_2_fu_516_p21_out[5]),
        .Q(sub_ln712_2_reg_1076[5]),
        .R(1'b0));
  FDRE \sub_ln712_2_reg_1076_reg[6] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(sub_ln712_2_fu_516_p21_out[6]),
        .Q(sub_ln712_2_reg_1076[6]),
        .R(1'b0));
  FDRE \sub_ln712_2_reg_1076_reg[7] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(sub_ln712_2_fu_516_p21_out[7]),
        .Q(sub_ln712_2_reg_1076[7]),
        .R(1'b0));
  FDRE \sub_ln712_2_reg_1076_reg[8] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(sub_ln712_2_fu_516_p21_out[8]),
        .Q(sub_ln712_2_reg_1076[8]),
        .R(1'b0));
  FDRE \sub_ln712_2_reg_1076_reg[9] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(sub_ln712_2_fu_516_p21_out[9]),
        .Q(sub_ln712_2_reg_1076[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln712_3_fu_524_p2_carry
       (.CI(1'b0),
        .CO({sub_ln712_3_fu_524_p2_carry_n_222,sub_ln712_3_fu_524_p2_carry_n_223,sub_ln712_3_fu_524_p2_carry_n_224,sub_ln712_3_fu_524_p2_carry_n_225}),
        .CYINIT(1'b1),
        .DI(trunc_ln2_reg_1060[3:0]),
        .O(sub_ln712_3_fu_524_p20_out[3:0]),
        .S({sub_ln712_3_fu_524_p2_carry_i_1_n_222,sub_ln712_3_fu_524_p2_carry_i_2_n_222,sub_ln712_3_fu_524_p2_carry_i_3_n_222,sub_ln712_3_fu_524_p2_carry_i_4_n_222}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln712_3_fu_524_p2_carry__0
       (.CI(sub_ln712_3_fu_524_p2_carry_n_222),
        .CO({sub_ln712_3_fu_524_p2_carry__0_n_222,sub_ln712_3_fu_524_p2_carry__0_n_223,sub_ln712_3_fu_524_p2_carry__0_n_224,sub_ln712_3_fu_524_p2_carry__0_n_225}),
        .CYINIT(1'b0),
        .DI(trunc_ln2_reg_1060[7:4]),
        .O(sub_ln712_3_fu_524_p20_out[7:4]),
        .S({sub_ln712_3_fu_524_p2_carry__0_i_1_n_222,sub_ln712_3_fu_524_p2_carry__0_i_2_n_222,sub_ln712_3_fu_524_p2_carry__0_i_3_n_222,sub_ln712_3_fu_524_p2_carry__0_i_4_n_222}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln712_3_fu_524_p2_carry__0_i_1
       (.I0(f_M_imag_V_reg_998_pp0_iter12_reg[7]),
        .I1(trunc_ln2_reg_1060[7]),
        .O(sub_ln712_3_fu_524_p2_carry__0_i_1_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln712_3_fu_524_p2_carry__0_i_2
       (.I0(f_M_imag_V_reg_998_pp0_iter12_reg[6]),
        .I1(trunc_ln2_reg_1060[6]),
        .O(sub_ln712_3_fu_524_p2_carry__0_i_2_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln712_3_fu_524_p2_carry__0_i_3
       (.I0(f_M_imag_V_reg_998_pp0_iter12_reg[5]),
        .I1(trunc_ln2_reg_1060[5]),
        .O(sub_ln712_3_fu_524_p2_carry__0_i_3_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln712_3_fu_524_p2_carry__0_i_4
       (.I0(f_M_imag_V_reg_998_pp0_iter12_reg[4]),
        .I1(trunc_ln2_reg_1060[4]),
        .O(sub_ln712_3_fu_524_p2_carry__0_i_4_n_222));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln712_3_fu_524_p2_carry__1
       (.CI(sub_ln712_3_fu_524_p2_carry__0_n_222),
        .CO({sub_ln712_3_fu_524_p2_carry__1_n_222,sub_ln712_3_fu_524_p2_carry__1_n_223,sub_ln712_3_fu_524_p2_carry__1_n_224,sub_ln712_3_fu_524_p2_carry__1_n_225}),
        .CYINIT(1'b0),
        .DI(trunc_ln2_reg_1060[11:8]),
        .O(sub_ln712_3_fu_524_p20_out[11:8]),
        .S({sub_ln712_3_fu_524_p2_carry__1_i_1_n_222,sub_ln712_3_fu_524_p2_carry__1_i_2_n_222,sub_ln712_3_fu_524_p2_carry__1_i_3_n_222,sub_ln712_3_fu_524_p2_carry__1_i_4_n_222}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln712_3_fu_524_p2_carry__1_i_1
       (.I0(f_M_imag_V_reg_998_pp0_iter12_reg[11]),
        .I1(trunc_ln2_reg_1060[11]),
        .O(sub_ln712_3_fu_524_p2_carry__1_i_1_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln712_3_fu_524_p2_carry__1_i_2
       (.I0(f_M_imag_V_reg_998_pp0_iter12_reg[10]),
        .I1(trunc_ln2_reg_1060[10]),
        .O(sub_ln712_3_fu_524_p2_carry__1_i_2_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln712_3_fu_524_p2_carry__1_i_3
       (.I0(f_M_imag_V_reg_998_pp0_iter12_reg[9]),
        .I1(trunc_ln2_reg_1060[9]),
        .O(sub_ln712_3_fu_524_p2_carry__1_i_3_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln712_3_fu_524_p2_carry__1_i_4
       (.I0(f_M_imag_V_reg_998_pp0_iter12_reg[8]),
        .I1(trunc_ln2_reg_1060[8]),
        .O(sub_ln712_3_fu_524_p2_carry__1_i_4_n_222));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln712_3_fu_524_p2_carry__2
       (.CI(sub_ln712_3_fu_524_p2_carry__1_n_222),
        .CO({NLW_sub_ln712_3_fu_524_p2_carry__2_CO_UNCONNECTED[3],sub_ln712_3_fu_524_p2_carry__2_n_223,sub_ln712_3_fu_524_p2_carry__2_n_224,sub_ln712_3_fu_524_p2_carry__2_n_225}),
        .CYINIT(1'b0),
        .DI({1'b0,trunc_ln2_reg_1060[14:12]}),
        .O(sub_ln712_3_fu_524_p20_out[15:12]),
        .S({sub_ln712_3_fu_524_p2_carry__2_i_1_n_222,sub_ln712_3_fu_524_p2_carry__2_i_2_n_222,sub_ln712_3_fu_524_p2_carry__2_i_3_n_222,sub_ln712_3_fu_524_p2_carry__2_i_4_n_222}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln712_3_fu_524_p2_carry__2_i_1
       (.I0(f_M_imag_V_reg_998_pp0_iter12_reg[15]),
        .I1(trunc_ln2_reg_1060[15]),
        .O(sub_ln712_3_fu_524_p2_carry__2_i_1_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln712_3_fu_524_p2_carry__2_i_2
       (.I0(f_M_imag_V_reg_998_pp0_iter12_reg[14]),
        .I1(trunc_ln2_reg_1060[14]),
        .O(sub_ln712_3_fu_524_p2_carry__2_i_2_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln712_3_fu_524_p2_carry__2_i_3
       (.I0(f_M_imag_V_reg_998_pp0_iter12_reg[13]),
        .I1(trunc_ln2_reg_1060[13]),
        .O(sub_ln712_3_fu_524_p2_carry__2_i_3_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln712_3_fu_524_p2_carry__2_i_4
       (.I0(f_M_imag_V_reg_998_pp0_iter12_reg[12]),
        .I1(trunc_ln2_reg_1060[12]),
        .O(sub_ln712_3_fu_524_p2_carry__2_i_4_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln712_3_fu_524_p2_carry_i_1
       (.I0(f_M_imag_V_reg_998_pp0_iter12_reg[3]),
        .I1(trunc_ln2_reg_1060[3]),
        .O(sub_ln712_3_fu_524_p2_carry_i_1_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln712_3_fu_524_p2_carry_i_2
       (.I0(f_M_imag_V_reg_998_pp0_iter12_reg[2]),
        .I1(trunc_ln2_reg_1060[2]),
        .O(sub_ln712_3_fu_524_p2_carry_i_2_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln712_3_fu_524_p2_carry_i_3
       (.I0(f_M_imag_V_reg_998_pp0_iter12_reg[1]),
        .I1(trunc_ln2_reg_1060[1]),
        .O(sub_ln712_3_fu_524_p2_carry_i_3_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln712_3_fu_524_p2_carry_i_4
       (.I0(f_M_imag_V_reg_998_pp0_iter12_reg[0]),
        .I1(trunc_ln2_reg_1060[0]),
        .O(sub_ln712_3_fu_524_p2_carry_i_4_n_222));
  FDRE \sub_ln712_3_reg_1086_reg[0] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(sub_ln712_3_fu_524_p20_out[0]),
        .Q(sub_ln712_3_reg_1086[0]),
        .R(1'b0));
  FDRE \sub_ln712_3_reg_1086_reg[10] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(sub_ln712_3_fu_524_p20_out[10]),
        .Q(sub_ln712_3_reg_1086[10]),
        .R(1'b0));
  FDRE \sub_ln712_3_reg_1086_reg[11] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(sub_ln712_3_fu_524_p20_out[11]),
        .Q(sub_ln712_3_reg_1086[11]),
        .R(1'b0));
  FDRE \sub_ln712_3_reg_1086_reg[12] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(sub_ln712_3_fu_524_p20_out[12]),
        .Q(sub_ln712_3_reg_1086[12]),
        .R(1'b0));
  FDRE \sub_ln712_3_reg_1086_reg[13] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(sub_ln712_3_fu_524_p20_out[13]),
        .Q(sub_ln712_3_reg_1086[13]),
        .R(1'b0));
  FDRE \sub_ln712_3_reg_1086_reg[14] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(sub_ln712_3_fu_524_p20_out[14]),
        .Q(sub_ln712_3_reg_1086[14]),
        .R(1'b0));
  FDRE \sub_ln712_3_reg_1086_reg[15] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(sub_ln712_3_fu_524_p20_out[15]),
        .Q(sub_ln712_3_reg_1086[15]),
        .R(1'b0));
  FDRE \sub_ln712_3_reg_1086_reg[1] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(sub_ln712_3_fu_524_p20_out[1]),
        .Q(sub_ln712_3_reg_1086[1]),
        .R(1'b0));
  FDRE \sub_ln712_3_reg_1086_reg[2] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(sub_ln712_3_fu_524_p20_out[2]),
        .Q(sub_ln712_3_reg_1086[2]),
        .R(1'b0));
  FDRE \sub_ln712_3_reg_1086_reg[3] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(sub_ln712_3_fu_524_p20_out[3]),
        .Q(sub_ln712_3_reg_1086[3]),
        .R(1'b0));
  FDRE \sub_ln712_3_reg_1086_reg[4] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(sub_ln712_3_fu_524_p20_out[4]),
        .Q(sub_ln712_3_reg_1086[4]),
        .R(1'b0));
  FDRE \sub_ln712_3_reg_1086_reg[5] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(sub_ln712_3_fu_524_p20_out[5]),
        .Q(sub_ln712_3_reg_1086[5]),
        .R(1'b0));
  FDRE \sub_ln712_3_reg_1086_reg[6] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(sub_ln712_3_fu_524_p20_out[6]),
        .Q(sub_ln712_3_reg_1086[6]),
        .R(1'b0));
  FDRE \sub_ln712_3_reg_1086_reg[7] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(sub_ln712_3_fu_524_p20_out[7]),
        .Q(sub_ln712_3_reg_1086[7]),
        .R(1'b0));
  FDRE \sub_ln712_3_reg_1086_reg[8] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(sub_ln712_3_fu_524_p20_out[8]),
        .Q(sub_ln712_3_reg_1086[8]),
        .R(1'b0));
  FDRE \sub_ln712_3_reg_1086_reg[9] 
       (.C(ap_clk),
        .CE(\sub_ln712_3_reg_1086_reg[0]_0 ),
        .D(sub_ln712_3_fu_524_p20_out[9]),
        .Q(sub_ln712_3_reg_1086[9]),
        .R(1'b0));
  FDRE \sub_ln712_4_reg_834_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(flow_control_loop_pipe_sequential_init_U_n_249),
        .Q(sub_ln712_4_reg_834[0]),
        .R(1'b0));
  FDRE \sub_ln712_4_reg_834_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln88_fu_221_p2[1]),
        .Q(sub_ln712_4_reg_834[1]),
        .R(1'b0));
  FDRE \sub_ln712_4_reg_834_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(flow_control_loop_pipe_sequential_init_U_n_257),
        .Q(sub_ln712_4_reg_834[2]),
        .R(1'b0));
  FDRE \sub_ln712_4_reg_834_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(flow_control_loop_pipe_sequential_init_U_n_256),
        .Q(sub_ln712_4_reg_834[3]),
        .R(1'b0));
  FDRE \sub_ln712_4_reg_834_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(flow_control_loop_pipe_sequential_init_U_n_255),
        .Q(sub_ln712_4_reg_834[4]),
        .R(1'b0));
  FDRE \sub_ln712_4_reg_834_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(flow_control_loop_pipe_sequential_init_U_n_254),
        .Q(sub_ln712_4_reg_834[5]),
        .R(1'b0));
  FDRE \sub_ln712_4_reg_834_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(flow_control_loop_pipe_sequential_init_U_n_253),
        .Q(sub_ln712_4_reg_834[6]),
        .R(1'b0));
  FDRE \sub_ln712_4_reg_834_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(flow_control_loop_pipe_sequential_init_U_n_252),
        .Q(sub_ln712_4_reg_834[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln712_fu_512_p2_carry
       (.CI(1'b0),
        .CO({sub_ln712_fu_512_p2_carry_n_222,sub_ln712_fu_512_p2_carry_n_223,sub_ln712_fu_512_p2_carry_n_224,sub_ln712_fu_512_p2_carry_n_225}),
        .CYINIT(1'b1),
        .DI(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[3:0]),
        .O(sub_ln712_fu_512_p2[3:0]),
        .S({sub_ln712_fu_512_p2_carry_i_1_n_222,sub_ln712_fu_512_p2_carry_i_2_n_222,sub_ln712_fu_512_p2_carry_i_3_n_222,sub_ln712_fu_512_p2_carry_i_4_n_222}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln712_fu_512_p2_carry__0
       (.CI(sub_ln712_fu_512_p2_carry_n_222),
        .CO({sub_ln712_fu_512_p2_carry__0_n_222,sub_ln712_fu_512_p2_carry__0_n_223,sub_ln712_fu_512_p2_carry__0_n_224,sub_ln712_fu_512_p2_carry__0_n_225}),
        .CYINIT(1'b0),
        .DI(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[7:4]),
        .O(sub_ln712_fu_512_p2[7:4]),
        .S({sub_ln712_fu_512_p2_carry__0_i_1_n_222,sub_ln712_fu_512_p2_carry__0_i_2_n_222,sub_ln712_fu_512_p2_carry__0_i_3_n_222,sub_ln712_fu_512_p2_carry__0_i_4_n_222}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln712_fu_512_p2_carry__0_i_1
       (.I0(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[7]),
        .I1(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[7]),
        .O(sub_ln712_fu_512_p2_carry__0_i_1_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln712_fu_512_p2_carry__0_i_2
       (.I0(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[6]),
        .I1(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[6]),
        .O(sub_ln712_fu_512_p2_carry__0_i_2_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln712_fu_512_p2_carry__0_i_3
       (.I0(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[5]),
        .I1(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[5]),
        .O(sub_ln712_fu_512_p2_carry__0_i_3_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln712_fu_512_p2_carry__0_i_4
       (.I0(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[4]),
        .I1(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[4]),
        .O(sub_ln712_fu_512_p2_carry__0_i_4_n_222));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln712_fu_512_p2_carry__1
       (.CI(sub_ln712_fu_512_p2_carry__0_n_222),
        .CO({sub_ln712_fu_512_p2_carry__1_n_222,sub_ln712_fu_512_p2_carry__1_n_223,sub_ln712_fu_512_p2_carry__1_n_224,sub_ln712_fu_512_p2_carry__1_n_225}),
        .CYINIT(1'b0),
        .DI(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[11:8]),
        .O(sub_ln712_fu_512_p2[11:8]),
        .S({sub_ln712_fu_512_p2_carry__1_i_1_n_222,sub_ln712_fu_512_p2_carry__1_i_2_n_222,sub_ln712_fu_512_p2_carry__1_i_3_n_222,sub_ln712_fu_512_p2_carry__1_i_4_n_222}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln712_fu_512_p2_carry__1_i_1
       (.I0(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[11]),
        .I1(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[11]),
        .O(sub_ln712_fu_512_p2_carry__1_i_1_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln712_fu_512_p2_carry__1_i_2
       (.I0(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[10]),
        .I1(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[10]),
        .O(sub_ln712_fu_512_p2_carry__1_i_2_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln712_fu_512_p2_carry__1_i_3
       (.I0(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[9]),
        .I1(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[9]),
        .O(sub_ln712_fu_512_p2_carry__1_i_3_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln712_fu_512_p2_carry__1_i_4
       (.I0(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[8]),
        .I1(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[8]),
        .O(sub_ln712_fu_512_p2_carry__1_i_4_n_222));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln712_fu_512_p2_carry__2
       (.CI(sub_ln712_fu_512_p2_carry__1_n_222),
        .CO({NLW_sub_ln712_fu_512_p2_carry__2_CO_UNCONNECTED[3],sub_ln712_fu_512_p2_carry__2_n_223,sub_ln712_fu_512_p2_carry__2_n_224,sub_ln712_fu_512_p2_carry__2_n_225}),
        .CYINIT(1'b0),
        .DI({1'b0,descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[14:12]}),
        .O(sub_ln712_fu_512_p2[15:12]),
        .S({sub_ln712_fu_512_p2_carry__2_i_1_n_222,sub_ln712_fu_512_p2_carry__2_i_2_n_222,sub_ln712_fu_512_p2_carry__2_i_3_n_222,sub_ln712_fu_512_p2_carry__2_i_4_n_222}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln712_fu_512_p2_carry__2_i_1
       (.I0(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[15]),
        .I1(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[15]),
        .O(sub_ln712_fu_512_p2_carry__2_i_1_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln712_fu_512_p2_carry__2_i_2
       (.I0(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[14]),
        .I1(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[14]),
        .O(sub_ln712_fu_512_p2_carry__2_i_2_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln712_fu_512_p2_carry__2_i_3
       (.I0(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[13]),
        .I1(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[13]),
        .O(sub_ln712_fu_512_p2_carry__2_i_3_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln712_fu_512_p2_carry__2_i_4
       (.I0(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[12]),
        .I1(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[12]),
        .O(sub_ln712_fu_512_p2_carry__2_i_4_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln712_fu_512_p2_carry_i_1
       (.I0(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[3]),
        .I1(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[3]),
        .O(sub_ln712_fu_512_p2_carry_i_1_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln712_fu_512_p2_carry_i_2
       (.I0(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[2]),
        .I1(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[2]),
        .O(sub_ln712_fu_512_p2_carry_i_2_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln712_fu_512_p2_carry_i_3
       (.I0(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[1]),
        .I1(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[1]),
        .O(sub_ln712_fu_512_p2_carry_i_3_n_222));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln712_fu_512_p2_carry_i_4
       (.I0(descramble_buf_M_real_V_load_reg_906_pp0_iter12_reg[0]),
        .I1(descramble_buf_M_imag_V_load_reg_876_pp0_iter12_reg[0]),
        .O(sub_ln712_fu_512_p2_carry_i_4_n_222));
  FDRE \sub_ln712_reg_1071_reg[0] 
       (.C(ap_clk),
        .CE(\sub_ln712_reg_1071_reg[0]_0 ),
        .D(sub_ln712_fu_512_p2[0]),
        .Q(sub_ln712_reg_1071[0]),
        .R(1'b0));
  FDRE \sub_ln712_reg_1071_reg[10] 
       (.C(ap_clk),
        .CE(\sub_ln712_reg_1071_reg[0]_0 ),
        .D(sub_ln712_fu_512_p2[10]),
        .Q(sub_ln712_reg_1071[10]),
        .R(1'b0));
  FDRE \sub_ln712_reg_1071_reg[11] 
       (.C(ap_clk),
        .CE(\sub_ln712_reg_1071_reg[0]_0 ),
        .D(sub_ln712_fu_512_p2[11]),
        .Q(sub_ln712_reg_1071[11]),
        .R(1'b0));
  FDRE \sub_ln712_reg_1071_reg[12] 
       (.C(ap_clk),
        .CE(\sub_ln712_reg_1071_reg[0]_0 ),
        .D(sub_ln712_fu_512_p2[12]),
        .Q(sub_ln712_reg_1071[12]),
        .R(1'b0));
  FDRE \sub_ln712_reg_1071_reg[13] 
       (.C(ap_clk),
        .CE(\sub_ln712_reg_1071_reg[0]_0 ),
        .D(sub_ln712_fu_512_p2[13]),
        .Q(sub_ln712_reg_1071[13]),
        .R(1'b0));
  FDRE \sub_ln712_reg_1071_reg[14] 
       (.C(ap_clk),
        .CE(\sub_ln712_reg_1071_reg[0]_0 ),
        .D(sub_ln712_fu_512_p2[14]),
        .Q(sub_ln712_reg_1071[14]),
        .R(1'b0));
  FDRE \sub_ln712_reg_1071_reg[15] 
       (.C(ap_clk),
        .CE(\sub_ln712_reg_1071_reg[0]_0 ),
        .D(sub_ln712_fu_512_p2[15]),
        .Q(sub_ln712_reg_1071[15]),
        .R(1'b0));
  FDRE \sub_ln712_reg_1071_reg[1] 
       (.C(ap_clk),
        .CE(\sub_ln712_reg_1071_reg[0]_0 ),
        .D(sub_ln712_fu_512_p2[1]),
        .Q(sub_ln712_reg_1071[1]),
        .R(1'b0));
  FDRE \sub_ln712_reg_1071_reg[2] 
       (.C(ap_clk),
        .CE(\sub_ln712_reg_1071_reg[0]_0 ),
        .D(sub_ln712_fu_512_p2[2]),
        .Q(sub_ln712_reg_1071[2]),
        .R(1'b0));
  FDRE \sub_ln712_reg_1071_reg[3] 
       (.C(ap_clk),
        .CE(\sub_ln712_reg_1071_reg[0]_0 ),
        .D(sub_ln712_fu_512_p2[3]),
        .Q(sub_ln712_reg_1071[3]),
        .R(1'b0));
  FDRE \sub_ln712_reg_1071_reg[4] 
       (.C(ap_clk),
        .CE(\sub_ln712_reg_1071_reg[0]_0 ),
        .D(sub_ln712_fu_512_p2[4]),
        .Q(sub_ln712_reg_1071[4]),
        .R(1'b0));
  FDRE \sub_ln712_reg_1071_reg[5] 
       (.C(ap_clk),
        .CE(\sub_ln712_reg_1071_reg[0]_0 ),
        .D(sub_ln712_fu_512_p2[5]),
        .Q(sub_ln712_reg_1071[5]),
        .R(1'b0));
  FDRE \sub_ln712_reg_1071_reg[6] 
       (.C(ap_clk),
        .CE(\sub_ln712_reg_1071_reg[0]_0 ),
        .D(sub_ln712_fu_512_p2[6]),
        .Q(sub_ln712_reg_1071[6]),
        .R(1'b0));
  FDRE \sub_ln712_reg_1071_reg[7] 
       (.C(ap_clk),
        .CE(\sub_ln712_reg_1071_reg[0]_0 ),
        .D(sub_ln712_fu_512_p2[7]),
        .Q(sub_ln712_reg_1071[7]),
        .R(1'b0));
  FDRE \sub_ln712_reg_1071_reg[8] 
       (.C(ap_clk),
        .CE(\sub_ln712_reg_1071_reg[0]_0 ),
        .D(sub_ln712_fu_512_p2[8]),
        .Q(sub_ln712_reg_1071[8]),
        .R(1'b0));
  FDRE \sub_ln712_reg_1071_reg[9] 
       (.C(ap_clk),
        .CE(\sub_ln712_reg_1071_reg[0]_0 ),
        .D(sub_ln712_fu_512_p2[9]),
        .Q(sub_ln712_reg_1071[9]),
        .R(1'b0));
  FDRE \tmp_2_reg_928_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_2_reg_928),
        .Q(tmp_2_reg_928_pp0_iter6_reg),
        .R(1'b0));
  FDRE \tmp_2_reg_928_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_7_fu_276_p2[16]),
        .Q(tmp_2_reg_928),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_5_reg_1096[0]_i_1 
       (.I0(add_ln712_reg_1066[15]),
        .I1(p_r_M_real_V_1_reg_1081[15]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_fu_564_p1[15]));
  FDRE \tmp_5_reg_1096_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_fu_564_p1[15]),
        .Q(tmp_5_reg_1096),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_6_reg_1111[0]_i_1 
       (.I0(sub_ln712_reg_1071[15]),
        .I1(p_r_M_imag_V_1_reg_1091[15]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_2_fu_560_p1[15]));
  FDRE \tmp_6_reg_1111_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_2_fu_560_p1[15]),
        .Q(tmp_6_reg_1111),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_7_reg_1126[0]_i_1 
       (.I0(\tmp_7_reg_1126_reg[0]_0 [15]),
        .I1(sub_ln712_2_reg_1076[15]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_4_fu_556_p1[15]));
  FDRE \tmp_7_reg_1126_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_4_fu_556_p1[15]),
        .Q(tmp_7_reg_1126),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_8_reg_1141[0]_i_1 
       (.I0(\tmp_8_reg_1141_reg[0]_0 [15]),
        .I1(sub_ln712_3_reg_1086[15]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_6_fu_552_p1[15]));
  FDRE \tmp_8_reg_1141_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_6_fu_552_p1[15]),
        .Q(tmp_8_reg_1141),
        .R(1'b0));
  FDRE \tmp_reg_953_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_reg_953),
        .Q(tmp_reg_953_pp0_iter7_reg),
        .R(1'b0));
  FDRE \tmp_reg_953_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in1_in),
        .Q(tmp_reg_953),
        .R(1'b0));
  FDRE \trunc_ln1201_10_reg_1116_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_9_fu_610_p2[1]),
        .Q(trunc_ln1201_10_reg_1116[0]),
        .R(1'b0));
  FDRE \trunc_ln1201_10_reg_1116_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_9_fu_610_p2[11]),
        .Q(trunc_ln1201_10_reg_1116[10]),
        .R(1'b0));
  FDRE \trunc_ln1201_10_reg_1116_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_9_fu_610_p2[12]),
        .Q(trunc_ln1201_10_reg_1116[11]),
        .R(1'b0));
  FDRE \trunc_ln1201_10_reg_1116_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_9_fu_610_p2[13]),
        .Q(trunc_ln1201_10_reg_1116[12]),
        .R(1'b0));
  FDRE \trunc_ln1201_10_reg_1116_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_9_fu_610_p2[14]),
        .Q(trunc_ln1201_10_reg_1116[13]),
        .R(1'b0));
  FDRE \trunc_ln1201_10_reg_1116_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_9_fu_610_p2[15]),
        .Q(trunc_ln1201_10_reg_1116[14]),
        .R(1'b0));
  FDRE \trunc_ln1201_10_reg_1116_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_9_fu_610_p2[16]),
        .Q(trunc_ln1201_10_reg_1116[15]),
        .R(1'b0));
  FDRE \trunc_ln1201_10_reg_1116_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_9_fu_610_p2[2]),
        .Q(trunc_ln1201_10_reg_1116[1]),
        .R(1'b0));
  FDRE \trunc_ln1201_10_reg_1116_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_9_fu_610_p2[3]),
        .Q(trunc_ln1201_10_reg_1116[2]),
        .R(1'b0));
  FDRE \trunc_ln1201_10_reg_1116_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_9_fu_610_p2[4]),
        .Q(trunc_ln1201_10_reg_1116[3]),
        .R(1'b0));
  FDRE \trunc_ln1201_10_reg_1116_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_9_fu_610_p2[5]),
        .Q(trunc_ln1201_10_reg_1116[4]),
        .R(1'b0));
  FDRE \trunc_ln1201_10_reg_1116_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_9_fu_610_p2[6]),
        .Q(trunc_ln1201_10_reg_1116[5]),
        .R(1'b0));
  FDRE \trunc_ln1201_10_reg_1116_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_9_fu_610_p2[7]),
        .Q(trunc_ln1201_10_reg_1116[6]),
        .R(1'b0));
  FDRE \trunc_ln1201_10_reg_1116_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_9_fu_610_p2[8]),
        .Q(trunc_ln1201_10_reg_1116[7]),
        .R(1'b0));
  FDRE \trunc_ln1201_10_reg_1116_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_9_fu_610_p2[9]),
        .Q(trunc_ln1201_10_reg_1116[8]),
        .R(1'b0));
  FDRE \trunc_ln1201_10_reg_1116_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_9_fu_610_p2[10]),
        .Q(trunc_ln1201_10_reg_1116[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_11_reg_1121[0]_i_1 
       (.I0(sub_ln712_reg_1071[1]),
        .I1(p_r_M_imag_V_1_reg_1091[1]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_2_fu_560_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_11_reg_1121[10]_i_1 
       (.I0(sub_ln712_reg_1071[11]),
        .I1(p_r_M_imag_V_1_reg_1091[11]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_2_fu_560_p1[11]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_11_reg_1121[11]_i_1 
       (.I0(sub_ln712_reg_1071[12]),
        .I1(p_r_M_imag_V_1_reg_1091[12]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_2_fu_560_p1[12]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_11_reg_1121[12]_i_1 
       (.I0(sub_ln712_reg_1071[13]),
        .I1(p_r_M_imag_V_1_reg_1091[13]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_2_fu_560_p1[13]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_11_reg_1121[13]_i_1 
       (.I0(sub_ln712_reg_1071[14]),
        .I1(p_r_M_imag_V_1_reg_1091[14]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_2_fu_560_p1[14]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_11_reg_1121[1]_i_1 
       (.I0(sub_ln712_reg_1071[2]),
        .I1(p_r_M_imag_V_1_reg_1091[2]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_2_fu_560_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_11_reg_1121[2]_i_1 
       (.I0(sub_ln712_reg_1071[3]),
        .I1(p_r_M_imag_V_1_reg_1091[3]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_2_fu_560_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_11_reg_1121[3]_i_1 
       (.I0(sub_ln712_reg_1071[4]),
        .I1(p_r_M_imag_V_1_reg_1091[4]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_2_fu_560_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_11_reg_1121[4]_i_1 
       (.I0(sub_ln712_reg_1071[5]),
        .I1(p_r_M_imag_V_1_reg_1091[5]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_2_fu_560_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_11_reg_1121[5]_i_1 
       (.I0(sub_ln712_reg_1071[6]),
        .I1(p_r_M_imag_V_1_reg_1091[6]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_2_fu_560_p1[6]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_11_reg_1121[6]_i_1 
       (.I0(sub_ln712_reg_1071[7]),
        .I1(p_r_M_imag_V_1_reg_1091[7]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_2_fu_560_p1[7]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_11_reg_1121[7]_i_1 
       (.I0(sub_ln712_reg_1071[8]),
        .I1(p_r_M_imag_V_1_reg_1091[8]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_2_fu_560_p1[8]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_11_reg_1121[8]_i_1 
       (.I0(sub_ln712_reg_1071[9]),
        .I1(p_r_M_imag_V_1_reg_1091[9]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_2_fu_560_p1[9]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_11_reg_1121[9]_i_1 
       (.I0(sub_ln712_reg_1071[10]),
        .I1(p_r_M_imag_V_1_reg_1091[10]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_2_fu_560_p1[10]));
  FDRE \trunc_ln1201_11_reg_1121_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_2_fu_560_p1[1]),
        .Q(trunc_ln1201_11_reg_1121[0]),
        .R(1'b0));
  FDRE \trunc_ln1201_11_reg_1121_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_2_fu_560_p1[11]),
        .Q(trunc_ln1201_11_reg_1121[10]),
        .R(1'b0));
  FDRE \trunc_ln1201_11_reg_1121_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_2_fu_560_p1[12]),
        .Q(trunc_ln1201_11_reg_1121[11]),
        .R(1'b0));
  FDRE \trunc_ln1201_11_reg_1121_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_2_fu_560_p1[13]),
        .Q(trunc_ln1201_11_reg_1121[12]),
        .R(1'b0));
  FDRE \trunc_ln1201_11_reg_1121_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_2_fu_560_p1[14]),
        .Q(trunc_ln1201_11_reg_1121[13]),
        .R(1'b0));
  FDRE \trunc_ln1201_11_reg_1121_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_2_fu_560_p1[2]),
        .Q(trunc_ln1201_11_reg_1121[1]),
        .R(1'b0));
  FDRE \trunc_ln1201_11_reg_1121_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_2_fu_560_p1[3]),
        .Q(trunc_ln1201_11_reg_1121[2]),
        .R(1'b0));
  FDRE \trunc_ln1201_11_reg_1121_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_2_fu_560_p1[4]),
        .Q(trunc_ln1201_11_reg_1121[3]),
        .R(1'b0));
  FDRE \trunc_ln1201_11_reg_1121_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_2_fu_560_p1[5]),
        .Q(trunc_ln1201_11_reg_1121[4]),
        .R(1'b0));
  FDRE \trunc_ln1201_11_reg_1121_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_2_fu_560_p1[6]),
        .Q(trunc_ln1201_11_reg_1121[5]),
        .R(1'b0));
  FDRE \trunc_ln1201_11_reg_1121_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_2_fu_560_p1[7]),
        .Q(trunc_ln1201_11_reg_1121[6]),
        .R(1'b0));
  FDRE \trunc_ln1201_11_reg_1121_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_2_fu_560_p1[8]),
        .Q(trunc_ln1201_11_reg_1121[7]),
        .R(1'b0));
  FDRE \trunc_ln1201_11_reg_1121_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_2_fu_560_p1[9]),
        .Q(trunc_ln1201_11_reg_1121[8]),
        .R(1'b0));
  FDRE \trunc_ln1201_11_reg_1121_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_2_fu_560_p1[10]),
        .Q(trunc_ln1201_11_reg_1121[9]),
        .R(1'b0));
  FDRE \trunc_ln1201_12_reg_1131_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_11_fu_644_p2[1]),
        .Q(trunc_ln1201_12_reg_1131[0]),
        .R(1'b0));
  FDRE \trunc_ln1201_12_reg_1131_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_11_fu_644_p2[11]),
        .Q(trunc_ln1201_12_reg_1131[10]),
        .R(1'b0));
  FDRE \trunc_ln1201_12_reg_1131_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_11_fu_644_p2[12]),
        .Q(trunc_ln1201_12_reg_1131[11]),
        .R(1'b0));
  FDRE \trunc_ln1201_12_reg_1131_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_11_fu_644_p2[13]),
        .Q(trunc_ln1201_12_reg_1131[12]),
        .R(1'b0));
  FDRE \trunc_ln1201_12_reg_1131_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_11_fu_644_p2[14]),
        .Q(trunc_ln1201_12_reg_1131[13]),
        .R(1'b0));
  FDRE \trunc_ln1201_12_reg_1131_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_11_fu_644_p2[15]),
        .Q(trunc_ln1201_12_reg_1131[14]),
        .R(1'b0));
  FDRE \trunc_ln1201_12_reg_1131_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_11_fu_644_p2[16]),
        .Q(trunc_ln1201_12_reg_1131[15]),
        .R(1'b0));
  FDRE \trunc_ln1201_12_reg_1131_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_11_fu_644_p2[2]),
        .Q(trunc_ln1201_12_reg_1131[1]),
        .R(1'b0));
  FDRE \trunc_ln1201_12_reg_1131_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_11_fu_644_p2[3]),
        .Q(trunc_ln1201_12_reg_1131[2]),
        .R(1'b0));
  FDRE \trunc_ln1201_12_reg_1131_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_11_fu_644_p2[4]),
        .Q(trunc_ln1201_12_reg_1131[3]),
        .R(1'b0));
  FDRE \trunc_ln1201_12_reg_1131_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_11_fu_644_p2[5]),
        .Q(trunc_ln1201_12_reg_1131[4]),
        .R(1'b0));
  FDRE \trunc_ln1201_12_reg_1131_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_11_fu_644_p2[6]),
        .Q(trunc_ln1201_12_reg_1131[5]),
        .R(1'b0));
  FDRE \trunc_ln1201_12_reg_1131_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_11_fu_644_p2[7]),
        .Q(trunc_ln1201_12_reg_1131[6]),
        .R(1'b0));
  FDRE \trunc_ln1201_12_reg_1131_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_11_fu_644_p2[8]),
        .Q(trunc_ln1201_12_reg_1131[7]),
        .R(1'b0));
  FDRE \trunc_ln1201_12_reg_1131_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_11_fu_644_p2[9]),
        .Q(trunc_ln1201_12_reg_1131[8]),
        .R(1'b0));
  FDRE \trunc_ln1201_12_reg_1131_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_11_fu_644_p2[10]),
        .Q(trunc_ln1201_12_reg_1131[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_13_reg_1136[0]_i_1 
       (.I0(\tmp_7_reg_1126_reg[0]_0 [1]),
        .I1(sub_ln712_2_reg_1076[1]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_4_fu_556_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_13_reg_1136[10]_i_1 
       (.I0(\tmp_7_reg_1126_reg[0]_0 [11]),
        .I1(sub_ln712_2_reg_1076[11]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_4_fu_556_p1[11]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_13_reg_1136[11]_i_1 
       (.I0(\tmp_7_reg_1126_reg[0]_0 [12]),
        .I1(sub_ln712_2_reg_1076[12]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_4_fu_556_p1[12]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_13_reg_1136[12]_i_1 
       (.I0(\tmp_7_reg_1126_reg[0]_0 [13]),
        .I1(sub_ln712_2_reg_1076[13]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_4_fu_556_p1[13]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_13_reg_1136[13]_i_1 
       (.I0(\tmp_7_reg_1126_reg[0]_0 [14]),
        .I1(sub_ln712_2_reg_1076[14]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_4_fu_556_p1[14]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_13_reg_1136[1]_i_1 
       (.I0(\tmp_7_reg_1126_reg[0]_0 [2]),
        .I1(sub_ln712_2_reg_1076[2]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_4_fu_556_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_13_reg_1136[2]_i_1 
       (.I0(\tmp_7_reg_1126_reg[0]_0 [3]),
        .I1(sub_ln712_2_reg_1076[3]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_4_fu_556_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_13_reg_1136[3]_i_1 
       (.I0(\tmp_7_reg_1126_reg[0]_0 [4]),
        .I1(sub_ln712_2_reg_1076[4]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_4_fu_556_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_13_reg_1136[4]_i_1 
       (.I0(\tmp_7_reg_1126_reg[0]_0 [5]),
        .I1(sub_ln712_2_reg_1076[5]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_4_fu_556_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_13_reg_1136[5]_i_1 
       (.I0(\tmp_7_reg_1126_reg[0]_0 [6]),
        .I1(sub_ln712_2_reg_1076[6]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_4_fu_556_p1[6]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_13_reg_1136[6]_i_1 
       (.I0(\tmp_7_reg_1126_reg[0]_0 [7]),
        .I1(sub_ln712_2_reg_1076[7]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_4_fu_556_p1[7]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_13_reg_1136[7]_i_1 
       (.I0(\tmp_7_reg_1126_reg[0]_0 [8]),
        .I1(sub_ln712_2_reg_1076[8]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_4_fu_556_p1[8]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_13_reg_1136[8]_i_1 
       (.I0(\tmp_7_reg_1126_reg[0]_0 [9]),
        .I1(sub_ln712_2_reg_1076[9]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_4_fu_556_p1[9]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_13_reg_1136[9]_i_1 
       (.I0(\tmp_7_reg_1126_reg[0]_0 [10]),
        .I1(sub_ln712_2_reg_1076[10]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_4_fu_556_p1[10]));
  FDRE \trunc_ln1201_13_reg_1136_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_4_fu_556_p1[1]),
        .Q(trunc_ln1201_13_reg_1136[0]),
        .R(1'b0));
  FDRE \trunc_ln1201_13_reg_1136_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_4_fu_556_p1[11]),
        .Q(trunc_ln1201_13_reg_1136[10]),
        .R(1'b0));
  FDRE \trunc_ln1201_13_reg_1136_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_4_fu_556_p1[12]),
        .Q(trunc_ln1201_13_reg_1136[11]),
        .R(1'b0));
  FDRE \trunc_ln1201_13_reg_1136_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_4_fu_556_p1[13]),
        .Q(trunc_ln1201_13_reg_1136[12]),
        .R(1'b0));
  FDRE \trunc_ln1201_13_reg_1136_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_4_fu_556_p1[14]),
        .Q(trunc_ln1201_13_reg_1136[13]),
        .R(1'b0));
  FDRE \trunc_ln1201_13_reg_1136_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_4_fu_556_p1[2]),
        .Q(trunc_ln1201_13_reg_1136[1]),
        .R(1'b0));
  FDRE \trunc_ln1201_13_reg_1136_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_4_fu_556_p1[3]),
        .Q(trunc_ln1201_13_reg_1136[2]),
        .R(1'b0));
  FDRE \trunc_ln1201_13_reg_1136_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_4_fu_556_p1[4]),
        .Q(trunc_ln1201_13_reg_1136[3]),
        .R(1'b0));
  FDRE \trunc_ln1201_13_reg_1136_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_4_fu_556_p1[5]),
        .Q(trunc_ln1201_13_reg_1136[4]),
        .R(1'b0));
  FDRE \trunc_ln1201_13_reg_1136_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_4_fu_556_p1[6]),
        .Q(trunc_ln1201_13_reg_1136[5]),
        .R(1'b0));
  FDRE \trunc_ln1201_13_reg_1136_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_4_fu_556_p1[7]),
        .Q(trunc_ln1201_13_reg_1136[6]),
        .R(1'b0));
  FDRE \trunc_ln1201_13_reg_1136_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_4_fu_556_p1[8]),
        .Q(trunc_ln1201_13_reg_1136[7]),
        .R(1'b0));
  FDRE \trunc_ln1201_13_reg_1136_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_4_fu_556_p1[9]),
        .Q(trunc_ln1201_13_reg_1136[8]),
        .R(1'b0));
  FDRE \trunc_ln1201_13_reg_1136_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_4_fu_556_p1[10]),
        .Q(trunc_ln1201_13_reg_1136[9]),
        .R(1'b0));
  FDRE \trunc_ln1201_14_reg_1146_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_13_fu_678_p2[1]),
        .Q(trunc_ln1201_14_reg_1146[0]),
        .R(1'b0));
  FDRE \trunc_ln1201_14_reg_1146_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_13_fu_678_p2[11]),
        .Q(trunc_ln1201_14_reg_1146[10]),
        .R(1'b0));
  FDRE \trunc_ln1201_14_reg_1146_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_13_fu_678_p2[12]),
        .Q(trunc_ln1201_14_reg_1146[11]),
        .R(1'b0));
  FDRE \trunc_ln1201_14_reg_1146_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_13_fu_678_p2[13]),
        .Q(trunc_ln1201_14_reg_1146[12]),
        .R(1'b0));
  FDRE \trunc_ln1201_14_reg_1146_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_13_fu_678_p2[14]),
        .Q(trunc_ln1201_14_reg_1146[13]),
        .R(1'b0));
  FDRE \trunc_ln1201_14_reg_1146_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_13_fu_678_p2[15]),
        .Q(trunc_ln1201_14_reg_1146[14]),
        .R(1'b0));
  FDRE \trunc_ln1201_14_reg_1146_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_13_fu_678_p2[16]),
        .Q(trunc_ln1201_14_reg_1146[15]),
        .R(1'b0));
  FDRE \trunc_ln1201_14_reg_1146_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_13_fu_678_p2[2]),
        .Q(trunc_ln1201_14_reg_1146[1]),
        .R(1'b0));
  FDRE \trunc_ln1201_14_reg_1146_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_13_fu_678_p2[3]),
        .Q(trunc_ln1201_14_reg_1146[2]),
        .R(1'b0));
  FDRE \trunc_ln1201_14_reg_1146_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_13_fu_678_p2[4]),
        .Q(trunc_ln1201_14_reg_1146[3]),
        .R(1'b0));
  FDRE \trunc_ln1201_14_reg_1146_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_13_fu_678_p2[5]),
        .Q(trunc_ln1201_14_reg_1146[4]),
        .R(1'b0));
  FDRE \trunc_ln1201_14_reg_1146_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_13_fu_678_p2[6]),
        .Q(trunc_ln1201_14_reg_1146[5]),
        .R(1'b0));
  FDRE \trunc_ln1201_14_reg_1146_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_13_fu_678_p2[7]),
        .Q(trunc_ln1201_14_reg_1146[6]),
        .R(1'b0));
  FDRE \trunc_ln1201_14_reg_1146_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_13_fu_678_p2[8]),
        .Q(trunc_ln1201_14_reg_1146[7]),
        .R(1'b0));
  FDRE \trunc_ln1201_14_reg_1146_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_13_fu_678_p2[9]),
        .Q(trunc_ln1201_14_reg_1146[8]),
        .R(1'b0));
  FDRE \trunc_ln1201_14_reg_1146_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_13_fu_678_p2[10]),
        .Q(trunc_ln1201_14_reg_1146[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_15_reg_1151[0]_i_1 
       (.I0(\tmp_8_reg_1141_reg[0]_0 [1]),
        .I1(sub_ln712_3_reg_1086[1]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_6_fu_552_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_15_reg_1151[10]_i_1 
       (.I0(\tmp_8_reg_1141_reg[0]_0 [11]),
        .I1(sub_ln712_3_reg_1086[11]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_6_fu_552_p1[11]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_15_reg_1151[11]_i_1 
       (.I0(\tmp_8_reg_1141_reg[0]_0 [12]),
        .I1(sub_ln712_3_reg_1086[12]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_6_fu_552_p1[12]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_15_reg_1151[12]_i_1 
       (.I0(\tmp_8_reg_1141_reg[0]_0 [13]),
        .I1(sub_ln712_3_reg_1086[13]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_6_fu_552_p1[13]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_15_reg_1151[13]_i_1 
       (.I0(\tmp_8_reg_1141_reg[0]_0 [14]),
        .I1(sub_ln712_3_reg_1086[14]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_6_fu_552_p1[14]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_15_reg_1151[1]_i_1 
       (.I0(\tmp_8_reg_1141_reg[0]_0 [2]),
        .I1(sub_ln712_3_reg_1086[2]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_6_fu_552_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_15_reg_1151[2]_i_1 
       (.I0(\tmp_8_reg_1141_reg[0]_0 [3]),
        .I1(sub_ln712_3_reg_1086[3]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_6_fu_552_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_15_reg_1151[3]_i_1 
       (.I0(\tmp_8_reg_1141_reg[0]_0 [4]),
        .I1(sub_ln712_3_reg_1086[4]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_6_fu_552_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_15_reg_1151[4]_i_1 
       (.I0(\tmp_8_reg_1141_reg[0]_0 [5]),
        .I1(sub_ln712_3_reg_1086[5]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_6_fu_552_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_15_reg_1151[5]_i_1 
       (.I0(\tmp_8_reg_1141_reg[0]_0 [6]),
        .I1(sub_ln712_3_reg_1086[6]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_6_fu_552_p1[6]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_15_reg_1151[6]_i_1 
       (.I0(\tmp_8_reg_1141_reg[0]_0 [7]),
        .I1(sub_ln712_3_reg_1086[7]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_6_fu_552_p1[7]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_15_reg_1151[7]_i_1 
       (.I0(\tmp_8_reg_1141_reg[0]_0 [8]),
        .I1(sub_ln712_3_reg_1086[8]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_6_fu_552_p1[8]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_15_reg_1151[8]_i_1 
       (.I0(\tmp_8_reg_1141_reg[0]_0 [9]),
        .I1(sub_ln712_3_reg_1086[9]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_6_fu_552_p1[9]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_15_reg_1151[9]_i_1 
       (.I0(\tmp_8_reg_1141_reg[0]_0 [10]),
        .I1(sub_ln712_3_reg_1086[10]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_6_fu_552_p1[10]));
  FDRE \trunc_ln1201_15_reg_1151_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_6_fu_552_p1[1]),
        .Q(trunc_ln1201_15_reg_1151[0]),
        .R(1'b0));
  FDRE \trunc_ln1201_15_reg_1151_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_6_fu_552_p1[11]),
        .Q(trunc_ln1201_15_reg_1151[10]),
        .R(1'b0));
  FDRE \trunc_ln1201_15_reg_1151_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_6_fu_552_p1[12]),
        .Q(trunc_ln1201_15_reg_1151[11]),
        .R(1'b0));
  FDRE \trunc_ln1201_15_reg_1151_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_6_fu_552_p1[13]),
        .Q(trunc_ln1201_15_reg_1151[12]),
        .R(1'b0));
  FDRE \trunc_ln1201_15_reg_1151_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_6_fu_552_p1[14]),
        .Q(trunc_ln1201_15_reg_1151[13]),
        .R(1'b0));
  FDRE \trunc_ln1201_15_reg_1151_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_6_fu_552_p1[2]),
        .Q(trunc_ln1201_15_reg_1151[1]),
        .R(1'b0));
  FDRE \trunc_ln1201_15_reg_1151_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_6_fu_552_p1[3]),
        .Q(trunc_ln1201_15_reg_1151[2]),
        .R(1'b0));
  FDRE \trunc_ln1201_15_reg_1151_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_6_fu_552_p1[4]),
        .Q(trunc_ln1201_15_reg_1151[3]),
        .R(1'b0));
  FDRE \trunc_ln1201_15_reg_1151_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_6_fu_552_p1[5]),
        .Q(trunc_ln1201_15_reg_1151[4]),
        .R(1'b0));
  FDRE \trunc_ln1201_15_reg_1151_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_6_fu_552_p1[6]),
        .Q(trunc_ln1201_15_reg_1151[5]),
        .R(1'b0));
  FDRE \trunc_ln1201_15_reg_1151_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_6_fu_552_p1[7]),
        .Q(trunc_ln1201_15_reg_1151[6]),
        .R(1'b0));
  FDRE \trunc_ln1201_15_reg_1151_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_6_fu_552_p1[8]),
        .Q(trunc_ln1201_15_reg_1151[7]),
        .R(1'b0));
  FDRE \trunc_ln1201_15_reg_1151_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_6_fu_552_p1[9]),
        .Q(trunc_ln1201_15_reg_1151[8]),
        .R(1'b0));
  FDRE \trunc_ln1201_15_reg_1151_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_6_fu_552_p1[10]),
        .Q(trunc_ln1201_15_reg_1151[9]),
        .R(1'b0));
  FDRE \trunc_ln1201_1_reg_993_reg[0] 
       (.C(ap_clk),
        .CE(\trunc_ln1201_1_reg_993_reg[0]_0 ),
        .D(sub_ln1201_fu_415_p2[1]),
        .Q(trunc_ln1201_1_reg_993[0]),
        .R(1'b0));
  FDRE \trunc_ln1201_1_reg_993_reg[10] 
       (.C(ap_clk),
        .CE(\trunc_ln1201_1_reg_993_reg[0]_0 ),
        .D(sub_ln1201_fu_415_p2[11]),
        .Q(trunc_ln1201_1_reg_993[10]),
        .R(1'b0));
  FDRE \trunc_ln1201_1_reg_993_reg[11] 
       (.C(ap_clk),
        .CE(\trunc_ln1201_1_reg_993_reg[0]_0 ),
        .D(sub_ln1201_fu_415_p2[12]),
        .Q(trunc_ln1201_1_reg_993[11]),
        .R(1'b0));
  FDRE \trunc_ln1201_1_reg_993_reg[12] 
       (.C(ap_clk),
        .CE(\trunc_ln1201_1_reg_993_reg[0]_0 ),
        .D(sub_ln1201_fu_415_p2[13]),
        .Q(trunc_ln1201_1_reg_993[12]),
        .R(1'b0));
  FDRE \trunc_ln1201_1_reg_993_reg[13] 
       (.C(ap_clk),
        .CE(\trunc_ln1201_1_reg_993_reg[0]_0 ),
        .D(sub_ln1201_fu_415_p2[14]),
        .Q(trunc_ln1201_1_reg_993[13]),
        .R(1'b0));
  FDRE \trunc_ln1201_1_reg_993_reg[14] 
       (.C(ap_clk),
        .CE(\trunc_ln1201_1_reg_993_reg[0]_0 ),
        .D(sub_ln1201_fu_415_p2[15]),
        .Q(trunc_ln1201_1_reg_993[14]),
        .R(1'b0));
  FDRE \trunc_ln1201_1_reg_993_reg[15] 
       (.C(ap_clk),
        .CE(\trunc_ln1201_1_reg_993_reg[0]_0 ),
        .D(sub_ln1201_fu_415_p2[16]),
        .Q(trunc_ln1201_1_reg_993[15]),
        .R(1'b0));
  FDRE \trunc_ln1201_1_reg_993_reg[1] 
       (.C(ap_clk),
        .CE(\trunc_ln1201_1_reg_993_reg[0]_0 ),
        .D(sub_ln1201_fu_415_p2[2]),
        .Q(trunc_ln1201_1_reg_993[1]),
        .R(1'b0));
  FDRE \trunc_ln1201_1_reg_993_reg[2] 
       (.C(ap_clk),
        .CE(\trunc_ln1201_1_reg_993_reg[0]_0 ),
        .D(sub_ln1201_fu_415_p2[3]),
        .Q(trunc_ln1201_1_reg_993[2]),
        .R(1'b0));
  FDRE \trunc_ln1201_1_reg_993_reg[3] 
       (.C(ap_clk),
        .CE(\trunc_ln1201_1_reg_993_reg[0]_0 ),
        .D(sub_ln1201_fu_415_p2[4]),
        .Q(trunc_ln1201_1_reg_993[3]),
        .R(1'b0));
  FDRE \trunc_ln1201_1_reg_993_reg[4] 
       (.C(ap_clk),
        .CE(\trunc_ln1201_1_reg_993_reg[0]_0 ),
        .D(sub_ln1201_fu_415_p2[5]),
        .Q(trunc_ln1201_1_reg_993[4]),
        .R(1'b0));
  FDRE \trunc_ln1201_1_reg_993_reg[5] 
       (.C(ap_clk),
        .CE(\trunc_ln1201_1_reg_993_reg[0]_0 ),
        .D(sub_ln1201_fu_415_p2[6]),
        .Q(trunc_ln1201_1_reg_993[5]),
        .R(1'b0));
  FDRE \trunc_ln1201_1_reg_993_reg[6] 
       (.C(ap_clk),
        .CE(\trunc_ln1201_1_reg_993_reg[0]_0 ),
        .D(sub_ln1201_fu_415_p2[7]),
        .Q(trunc_ln1201_1_reg_993[6]),
        .R(1'b0));
  FDRE \trunc_ln1201_1_reg_993_reg[7] 
       (.C(ap_clk),
        .CE(\trunc_ln1201_1_reg_993_reg[0]_0 ),
        .D(sub_ln1201_fu_415_p2[8]),
        .Q(trunc_ln1201_1_reg_993[7]),
        .R(1'b0));
  FDRE \trunc_ln1201_1_reg_993_reg[8] 
       (.C(ap_clk),
        .CE(\trunc_ln1201_1_reg_993_reg[0]_0 ),
        .D(sub_ln1201_fu_415_p2[9]),
        .Q(trunc_ln1201_1_reg_993[8]),
        .R(1'b0));
  FDRE \trunc_ln1201_1_reg_993_reg[9] 
       (.C(ap_clk),
        .CE(\trunc_ln1201_1_reg_993_reg[0]_0 ),
        .D(sub_ln1201_fu_415_p2[10]),
        .Q(trunc_ln1201_1_reg_993[9]),
        .R(1'b0));
  FDRE \trunc_ln1201_2_reg_958_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_6_reg_948[1]),
        .Q(trunc_ln1201_2_reg_958_pp0_iter7_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln1201_2_reg_958_pp0_iter7_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_6_reg_948[11]),
        .Q(trunc_ln1201_2_reg_958_pp0_iter7_reg[10]),
        .R(1'b0));
  FDRE \trunc_ln1201_2_reg_958_pp0_iter7_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_6_reg_948[12]),
        .Q(trunc_ln1201_2_reg_958_pp0_iter7_reg[11]),
        .R(1'b0));
  FDRE \trunc_ln1201_2_reg_958_pp0_iter7_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_6_reg_948[13]),
        .Q(trunc_ln1201_2_reg_958_pp0_iter7_reg[12]),
        .R(1'b0));
  FDRE \trunc_ln1201_2_reg_958_pp0_iter7_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_6_reg_948[14]),
        .Q(trunc_ln1201_2_reg_958_pp0_iter7_reg[13]),
        .R(1'b0));
  FDRE \trunc_ln1201_2_reg_958_pp0_iter7_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln1201_2_reg_958),
        .Q(trunc_ln1201_2_reg_958_pp0_iter7_reg[14]),
        .R(1'b0));
  FDRE \trunc_ln1201_2_reg_958_pp0_iter7_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_6_reg_948[2]),
        .Q(trunc_ln1201_2_reg_958_pp0_iter7_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln1201_2_reg_958_pp0_iter7_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_6_reg_948[3]),
        .Q(trunc_ln1201_2_reg_958_pp0_iter7_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln1201_2_reg_958_pp0_iter7_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_6_reg_948[4]),
        .Q(trunc_ln1201_2_reg_958_pp0_iter7_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln1201_2_reg_958_pp0_iter7_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_6_reg_948[5]),
        .Q(trunc_ln1201_2_reg_958_pp0_iter7_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln1201_2_reg_958_pp0_iter7_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_6_reg_948[6]),
        .Q(trunc_ln1201_2_reg_958_pp0_iter7_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln1201_2_reg_958_pp0_iter7_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_6_reg_948[7]),
        .Q(trunc_ln1201_2_reg_958_pp0_iter7_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln1201_2_reg_958_pp0_iter7_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_6_reg_948[8]),
        .Q(trunc_ln1201_2_reg_958_pp0_iter7_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln1201_2_reg_958_pp0_iter7_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_6_reg_948[9]),
        .Q(trunc_ln1201_2_reg_958_pp0_iter7_reg[8]),
        .R(1'b0));
  FDRE \trunc_ln1201_2_reg_958_pp0_iter7_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_6_reg_948[10]),
        .Q(trunc_ln1201_2_reg_958_pp0_iter7_reg[9]),
        .R(1'b0));
  FDRE \trunc_ln1201_2_reg_958_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_6_fu_322_p2_carry__2_n_226),
        .Q(trunc_ln1201_2_reg_958),
        .R(1'b0));
  FDRE \trunc_ln1201_3_reg_978_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_9_reg_943[1]),
        .Q(trunc_ln1201_3_reg_978_pp0_iter7_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln1201_3_reg_978_pp0_iter7_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_9_reg_943[11]),
        .Q(trunc_ln1201_3_reg_978_pp0_iter7_reg[10]),
        .R(1'b0));
  FDRE \trunc_ln1201_3_reg_978_pp0_iter7_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_9_reg_943[12]),
        .Q(trunc_ln1201_3_reg_978_pp0_iter7_reg[11]),
        .R(1'b0));
  FDRE \trunc_ln1201_3_reg_978_pp0_iter7_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_9_reg_943[13]),
        .Q(trunc_ln1201_3_reg_978_pp0_iter7_reg[12]),
        .R(1'b0));
  FDRE \trunc_ln1201_3_reg_978_pp0_iter7_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_9_reg_943[14]),
        .Q(trunc_ln1201_3_reg_978_pp0_iter7_reg[13]),
        .R(1'b0));
  FDRE \trunc_ln1201_3_reg_978_pp0_iter7_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_9_reg_943[15]),
        .Q(trunc_ln1201_3_reg_978_pp0_iter7_reg[14]),
        .R(1'b0));
  FDRE \trunc_ln1201_3_reg_978_pp0_iter7_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln1201_3_reg_978),
        .Q(trunc_ln1201_3_reg_978_pp0_iter7_reg[15]),
        .R(1'b0));
  FDRE \trunc_ln1201_3_reg_978_pp0_iter7_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_9_reg_943[2]),
        .Q(trunc_ln1201_3_reg_978_pp0_iter7_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln1201_3_reg_978_pp0_iter7_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_9_reg_943[3]),
        .Q(trunc_ln1201_3_reg_978_pp0_iter7_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln1201_3_reg_978_pp0_iter7_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_9_reg_943[4]),
        .Q(trunc_ln1201_3_reg_978_pp0_iter7_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln1201_3_reg_978_pp0_iter7_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_9_reg_943[5]),
        .Q(trunc_ln1201_3_reg_978_pp0_iter7_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln1201_3_reg_978_pp0_iter7_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_9_reg_943[6]),
        .Q(trunc_ln1201_3_reg_978_pp0_iter7_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln1201_3_reg_978_pp0_iter7_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_9_reg_943[7]),
        .Q(trunc_ln1201_3_reg_978_pp0_iter7_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln1201_3_reg_978_pp0_iter7_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_9_reg_943[8]),
        .Q(trunc_ln1201_3_reg_978_pp0_iter7_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln1201_3_reg_978_pp0_iter7_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_9_reg_943[9]),
        .Q(trunc_ln1201_3_reg_978_pp0_iter7_reg[8]),
        .R(1'b0));
  FDRE \trunc_ln1201_3_reg_978_pp0_iter7_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_9_reg_943[10]),
        .Q(trunc_ln1201_3_reg_978_pp0_iter7_reg[9]),
        .R(1'b0));
  FDRE \trunc_ln1201_3_reg_978_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_9_fu_316_p2[16]),
        .Q(trunc_ln1201_3_reg_978),
        .R(1'b0));
  FDRE \trunc_ln1201_4_reg_963_reg[0] 
       (.C(ap_clk),
        .CE(\trunc_ln1201_4_reg_963_reg[0]_0 ),
        .D(sub_ln1201_2_fu_346_p2[1]),
        .Q(trunc_ln1201_4_reg_963[0]),
        .R(1'b0));
  FDRE \trunc_ln1201_4_reg_963_reg[10] 
       (.C(ap_clk),
        .CE(\trunc_ln1201_4_reg_963_reg[0]_0 ),
        .D(sub_ln1201_2_fu_346_p2[11]),
        .Q(trunc_ln1201_4_reg_963[10]),
        .R(1'b0));
  FDRE \trunc_ln1201_4_reg_963_reg[11] 
       (.C(ap_clk),
        .CE(\trunc_ln1201_4_reg_963_reg[0]_0 ),
        .D(sub_ln1201_2_fu_346_p2[12]),
        .Q(trunc_ln1201_4_reg_963[11]),
        .R(1'b0));
  FDRE \trunc_ln1201_4_reg_963_reg[12] 
       (.C(ap_clk),
        .CE(\trunc_ln1201_4_reg_963_reg[0]_0 ),
        .D(sub_ln1201_2_fu_346_p2[13]),
        .Q(trunc_ln1201_4_reg_963[12]),
        .R(1'b0));
  FDRE \trunc_ln1201_4_reg_963_reg[13] 
       (.C(ap_clk),
        .CE(\trunc_ln1201_4_reg_963_reg[0]_0 ),
        .D(sub_ln1201_2_fu_346_p2[14]),
        .Q(trunc_ln1201_4_reg_963[13]),
        .R(1'b0));
  FDRE \trunc_ln1201_4_reg_963_reg[14] 
       (.C(ap_clk),
        .CE(\trunc_ln1201_4_reg_963_reg[0]_0 ),
        .D(sub_ln1201_2_fu_346_p2[15]),
        .Q(trunc_ln1201_4_reg_963[14]),
        .R(1'b0));
  FDRE \trunc_ln1201_4_reg_963_reg[15] 
       (.C(ap_clk),
        .CE(\trunc_ln1201_4_reg_963_reg[0]_0 ),
        .D(sub_ln1201_2_fu_346_p2[16]),
        .Q(trunc_ln1201_4_reg_963[15]),
        .R(1'b0));
  FDRE \trunc_ln1201_4_reg_963_reg[1] 
       (.C(ap_clk),
        .CE(\trunc_ln1201_4_reg_963_reg[0]_0 ),
        .D(sub_ln1201_2_fu_346_p2[2]),
        .Q(trunc_ln1201_4_reg_963[1]),
        .R(1'b0));
  FDRE \trunc_ln1201_4_reg_963_reg[2] 
       (.C(ap_clk),
        .CE(\trunc_ln1201_4_reg_963_reg[0]_0 ),
        .D(sub_ln1201_2_fu_346_p2[3]),
        .Q(trunc_ln1201_4_reg_963[2]),
        .R(1'b0));
  FDRE \trunc_ln1201_4_reg_963_reg[3] 
       (.C(ap_clk),
        .CE(\trunc_ln1201_4_reg_963_reg[0]_0 ),
        .D(sub_ln1201_2_fu_346_p2[4]),
        .Q(trunc_ln1201_4_reg_963[3]),
        .R(1'b0));
  FDRE \trunc_ln1201_4_reg_963_reg[4] 
       (.C(ap_clk),
        .CE(\trunc_ln1201_4_reg_963_reg[0]_0 ),
        .D(sub_ln1201_2_fu_346_p2[5]),
        .Q(trunc_ln1201_4_reg_963[4]),
        .R(1'b0));
  FDRE \trunc_ln1201_4_reg_963_reg[5] 
       (.C(ap_clk),
        .CE(\trunc_ln1201_4_reg_963_reg[0]_0 ),
        .D(sub_ln1201_2_fu_346_p2[6]),
        .Q(trunc_ln1201_4_reg_963[5]),
        .R(1'b0));
  FDRE \trunc_ln1201_4_reg_963_reg[6] 
       (.C(ap_clk),
        .CE(\trunc_ln1201_4_reg_963_reg[0]_0 ),
        .D(sub_ln1201_2_fu_346_p2[7]),
        .Q(trunc_ln1201_4_reg_963[6]),
        .R(1'b0));
  FDRE \trunc_ln1201_4_reg_963_reg[7] 
       (.C(ap_clk),
        .CE(\trunc_ln1201_4_reg_963_reg[0]_0 ),
        .D(sub_ln1201_2_fu_346_p2[8]),
        .Q(trunc_ln1201_4_reg_963[7]),
        .R(1'b0));
  FDRE \trunc_ln1201_4_reg_963_reg[8] 
       (.C(ap_clk),
        .CE(\trunc_ln1201_4_reg_963_reg[0]_0 ),
        .D(sub_ln1201_2_fu_346_p2[9]),
        .Q(trunc_ln1201_4_reg_963[8]),
        .R(1'b0));
  FDRE \trunc_ln1201_4_reg_963_reg[9] 
       (.C(ap_clk),
        .CE(\trunc_ln1201_4_reg_963_reg[0]_0 ),
        .D(sub_ln1201_2_fu_346_p2[10]),
        .Q(trunc_ln1201_4_reg_963[9]),
        .R(1'b0));
  FDRE \trunc_ln1201_5_reg_933_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_7_reg_923[1]),
        .Q(trunc_ln1201_5_reg_933_pp0_iter6_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln1201_5_reg_933_pp0_iter6_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_7_reg_923[11]),
        .Q(trunc_ln1201_5_reg_933_pp0_iter6_reg[10]),
        .R(1'b0));
  FDRE \trunc_ln1201_5_reg_933_pp0_iter6_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_7_reg_923[12]),
        .Q(trunc_ln1201_5_reg_933_pp0_iter6_reg[11]),
        .R(1'b0));
  FDRE \trunc_ln1201_5_reg_933_pp0_iter6_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_7_reg_923[13]),
        .Q(trunc_ln1201_5_reg_933_pp0_iter6_reg[12]),
        .R(1'b0));
  FDRE \trunc_ln1201_5_reg_933_pp0_iter6_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_7_reg_923[14]),
        .Q(trunc_ln1201_5_reg_933_pp0_iter6_reg[13]),
        .R(1'b0));
  FDRE \trunc_ln1201_5_reg_933_pp0_iter6_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln1201_5_reg_933),
        .Q(trunc_ln1201_5_reg_933_pp0_iter6_reg[14]),
        .R(1'b0));
  FDRE \trunc_ln1201_5_reg_933_pp0_iter6_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_7_reg_923[2]),
        .Q(trunc_ln1201_5_reg_933_pp0_iter6_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln1201_5_reg_933_pp0_iter6_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_7_reg_923[3]),
        .Q(trunc_ln1201_5_reg_933_pp0_iter6_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln1201_5_reg_933_pp0_iter6_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_7_reg_923[4]),
        .Q(trunc_ln1201_5_reg_933_pp0_iter6_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln1201_5_reg_933_pp0_iter6_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_7_reg_923[5]),
        .Q(trunc_ln1201_5_reg_933_pp0_iter6_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln1201_5_reg_933_pp0_iter6_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_7_reg_923[6]),
        .Q(trunc_ln1201_5_reg_933_pp0_iter6_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln1201_5_reg_933_pp0_iter6_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_7_reg_923[7]),
        .Q(trunc_ln1201_5_reg_933_pp0_iter6_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln1201_5_reg_933_pp0_iter6_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_7_reg_923[8]),
        .Q(trunc_ln1201_5_reg_933_pp0_iter6_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln1201_5_reg_933_pp0_iter6_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_7_reg_923[9]),
        .Q(trunc_ln1201_5_reg_933_pp0_iter6_reg[8]),
        .R(1'b0));
  FDRE \trunc_ln1201_5_reg_933_pp0_iter6_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_7_reg_923[10]),
        .Q(trunc_ln1201_5_reg_933_pp0_iter6_reg[9]),
        .R(1'b0));
  FDRE \trunc_ln1201_5_reg_933_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ret_V_7_fu_276_p2[15]),
        .Q(trunc_ln1201_5_reg_933),
        .R(1'b0));
  FDRE \trunc_ln1201_6_reg_1101_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_7_fu_576_p2[1]),
        .Q(trunc_ln1201_6_reg_1101[0]),
        .R(1'b0));
  FDRE \trunc_ln1201_6_reg_1101_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_7_fu_576_p2[11]),
        .Q(trunc_ln1201_6_reg_1101[10]),
        .R(1'b0));
  FDRE \trunc_ln1201_6_reg_1101_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_7_fu_576_p2[12]),
        .Q(trunc_ln1201_6_reg_1101[11]),
        .R(1'b0));
  FDRE \trunc_ln1201_6_reg_1101_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_7_fu_576_p2[13]),
        .Q(trunc_ln1201_6_reg_1101[12]),
        .R(1'b0));
  FDRE \trunc_ln1201_6_reg_1101_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_7_fu_576_p2[14]),
        .Q(trunc_ln1201_6_reg_1101[13]),
        .R(1'b0));
  FDRE \trunc_ln1201_6_reg_1101_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_7_fu_576_p2[15]),
        .Q(trunc_ln1201_6_reg_1101[14]),
        .R(1'b0));
  FDRE \trunc_ln1201_6_reg_1101_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_7_fu_576_p2[16]),
        .Q(trunc_ln1201_6_reg_1101[15]),
        .R(1'b0));
  FDRE \trunc_ln1201_6_reg_1101_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_7_fu_576_p2[2]),
        .Q(trunc_ln1201_6_reg_1101[1]),
        .R(1'b0));
  FDRE \trunc_ln1201_6_reg_1101_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_7_fu_576_p2[3]),
        .Q(trunc_ln1201_6_reg_1101[2]),
        .R(1'b0));
  FDRE \trunc_ln1201_6_reg_1101_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_7_fu_576_p2[4]),
        .Q(trunc_ln1201_6_reg_1101[3]),
        .R(1'b0));
  FDRE \trunc_ln1201_6_reg_1101_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_7_fu_576_p2[5]),
        .Q(trunc_ln1201_6_reg_1101[4]),
        .R(1'b0));
  FDRE \trunc_ln1201_6_reg_1101_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_7_fu_576_p2[6]),
        .Q(trunc_ln1201_6_reg_1101[5]),
        .R(1'b0));
  FDRE \trunc_ln1201_6_reg_1101_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_7_fu_576_p2[7]),
        .Q(trunc_ln1201_6_reg_1101[6]),
        .R(1'b0));
  FDRE \trunc_ln1201_6_reg_1101_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_7_fu_576_p2[8]),
        .Q(trunc_ln1201_6_reg_1101[7]),
        .R(1'b0));
  FDRE \trunc_ln1201_6_reg_1101_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_7_fu_576_p2[9]),
        .Q(trunc_ln1201_6_reg_1101[8]),
        .R(1'b0));
  FDRE \trunc_ln1201_6_reg_1101_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1201_7_fu_576_p2[10]),
        .Q(trunc_ln1201_6_reg_1101[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_9_reg_1106[0]_i_1 
       (.I0(add_ln712_reg_1066[1]),
        .I1(p_r_M_real_V_1_reg_1081[1]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_fu_564_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_9_reg_1106[10]_i_1 
       (.I0(add_ln712_reg_1066[11]),
        .I1(p_r_M_real_V_1_reg_1081[11]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_fu_564_p1[11]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_9_reg_1106[11]_i_1 
       (.I0(add_ln712_reg_1066[12]),
        .I1(p_r_M_real_V_1_reg_1081[12]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_fu_564_p1[12]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_9_reg_1106[12]_i_1 
       (.I0(add_ln712_reg_1066[13]),
        .I1(p_r_M_real_V_1_reg_1081[13]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_fu_564_p1[13]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_9_reg_1106[13]_i_1 
       (.I0(add_ln712_reg_1066[14]),
        .I1(p_r_M_real_V_1_reg_1081[14]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_fu_564_p1[14]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_9_reg_1106[1]_i_1 
       (.I0(add_ln712_reg_1066[2]),
        .I1(p_r_M_real_V_1_reg_1081[2]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_fu_564_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_9_reg_1106[2]_i_1 
       (.I0(add_ln712_reg_1066[3]),
        .I1(p_r_M_real_V_1_reg_1081[3]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_fu_564_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_9_reg_1106[3]_i_1 
       (.I0(add_ln712_reg_1066[4]),
        .I1(p_r_M_real_V_1_reg_1081[4]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_fu_564_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_9_reg_1106[4]_i_1 
       (.I0(add_ln712_reg_1066[5]),
        .I1(p_r_M_real_V_1_reg_1081[5]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_fu_564_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_9_reg_1106[5]_i_1 
       (.I0(add_ln712_reg_1066[6]),
        .I1(p_r_M_real_V_1_reg_1081[6]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_fu_564_p1[6]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_9_reg_1106[6]_i_1 
       (.I0(add_ln712_reg_1066[7]),
        .I1(p_r_M_real_V_1_reg_1081[7]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_fu_564_p1[7]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_9_reg_1106[7]_i_1 
       (.I0(add_ln712_reg_1066[8]),
        .I1(p_r_M_real_V_1_reg_1081[8]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_fu_564_p1[8]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_9_reg_1106[8]_i_1 
       (.I0(add_ln712_reg_1066[9]),
        .I1(p_r_M_real_V_1_reg_1081[9]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_fu_564_p1[9]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln1201_9_reg_1106[9]_i_1 
       (.I0(add_ln712_reg_1066[10]),
        .I1(p_r_M_real_V_1_reg_1081[10]),
        .I2(icmp_ln92_reg_883_pp0_iter13_reg),
        .O(sext_ln1201_fu_564_p1[10]));
  FDRE \trunc_ln1201_9_reg_1106_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_fu_564_p1[1]),
        .Q(trunc_ln1201_9_reg_1106[0]),
        .R(1'b0));
  FDRE \trunc_ln1201_9_reg_1106_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_fu_564_p1[11]),
        .Q(trunc_ln1201_9_reg_1106[10]),
        .R(1'b0));
  FDRE \trunc_ln1201_9_reg_1106_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_fu_564_p1[12]),
        .Q(trunc_ln1201_9_reg_1106[11]),
        .R(1'b0));
  FDRE \trunc_ln1201_9_reg_1106_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_fu_564_p1[13]),
        .Q(trunc_ln1201_9_reg_1106[12]),
        .R(1'b0));
  FDRE \trunc_ln1201_9_reg_1106_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_fu_564_p1[14]),
        .Q(trunc_ln1201_9_reg_1106[13]),
        .R(1'b0));
  FDRE \trunc_ln1201_9_reg_1106_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_fu_564_p1[2]),
        .Q(trunc_ln1201_9_reg_1106[1]),
        .R(1'b0));
  FDRE \trunc_ln1201_9_reg_1106_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_fu_564_p1[3]),
        .Q(trunc_ln1201_9_reg_1106[2]),
        .R(1'b0));
  FDRE \trunc_ln1201_9_reg_1106_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_fu_564_p1[4]),
        .Q(trunc_ln1201_9_reg_1106[3]),
        .R(1'b0));
  FDRE \trunc_ln1201_9_reg_1106_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_fu_564_p1[5]),
        .Q(trunc_ln1201_9_reg_1106[4]),
        .R(1'b0));
  FDRE \trunc_ln1201_9_reg_1106_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_fu_564_p1[6]),
        .Q(trunc_ln1201_9_reg_1106[5]),
        .R(1'b0));
  FDRE \trunc_ln1201_9_reg_1106_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_fu_564_p1[7]),
        .Q(trunc_ln1201_9_reg_1106[6]),
        .R(1'b0));
  FDRE \trunc_ln1201_9_reg_1106_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_fu_564_p1[8]),
        .Q(trunc_ln1201_9_reg_1106[7]),
        .R(1'b0));
  FDRE \trunc_ln1201_9_reg_1106_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_fu_564_p1[9]),
        .Q(trunc_ln1201_9_reg_1106[8]),
        .R(1'b0));
  FDRE \trunc_ln1201_9_reg_1106_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sext_ln1201_fu_564_p1[10]),
        .Q(trunc_ln1201_9_reg_1106[9]),
        .R(1'b0));
  FDRE \trunc_ln1201_s_reg_1010_reg[0] 
       (.C(ap_clk),
        .CE(\trunc_ln1201_s_reg_1010_reg[0]_0 ),
        .D(sub_ln1201_5_fu_444_p2[1]),
        .Q(trunc_ln1201_s_reg_1010[0]),
        .R(1'b0));
  FDRE \trunc_ln1201_s_reg_1010_reg[10] 
       (.C(ap_clk),
        .CE(\trunc_ln1201_s_reg_1010_reg[0]_0 ),
        .D(sub_ln1201_5_fu_444_p2[11]),
        .Q(trunc_ln1201_s_reg_1010[10]),
        .R(1'b0));
  FDRE \trunc_ln1201_s_reg_1010_reg[11] 
       (.C(ap_clk),
        .CE(\trunc_ln1201_s_reg_1010_reg[0]_0 ),
        .D(sub_ln1201_5_fu_444_p2[12]),
        .Q(trunc_ln1201_s_reg_1010[11]),
        .R(1'b0));
  FDRE \trunc_ln1201_s_reg_1010_reg[12] 
       (.C(ap_clk),
        .CE(\trunc_ln1201_s_reg_1010_reg[0]_0 ),
        .D(sub_ln1201_5_fu_444_p2[13]),
        .Q(trunc_ln1201_s_reg_1010[12]),
        .R(1'b0));
  FDRE \trunc_ln1201_s_reg_1010_reg[13] 
       (.C(ap_clk),
        .CE(\trunc_ln1201_s_reg_1010_reg[0]_0 ),
        .D(sub_ln1201_5_fu_444_p2[14]),
        .Q(trunc_ln1201_s_reg_1010[13]),
        .R(1'b0));
  FDRE \trunc_ln1201_s_reg_1010_reg[14] 
       (.C(ap_clk),
        .CE(\trunc_ln1201_s_reg_1010_reg[0]_0 ),
        .D(sub_ln1201_5_fu_444_p2[15]),
        .Q(trunc_ln1201_s_reg_1010[14]),
        .R(1'b0));
  FDRE \trunc_ln1201_s_reg_1010_reg[15] 
       (.C(ap_clk),
        .CE(\trunc_ln1201_s_reg_1010_reg[0]_0 ),
        .D(sub_ln1201_5_fu_444_p2[16]),
        .Q(trunc_ln1201_s_reg_1010[15]),
        .R(1'b0));
  FDRE \trunc_ln1201_s_reg_1010_reg[1] 
       (.C(ap_clk),
        .CE(\trunc_ln1201_s_reg_1010_reg[0]_0 ),
        .D(sub_ln1201_5_fu_444_p2[2]),
        .Q(trunc_ln1201_s_reg_1010[1]),
        .R(1'b0));
  FDRE \trunc_ln1201_s_reg_1010_reg[2] 
       (.C(ap_clk),
        .CE(\trunc_ln1201_s_reg_1010_reg[0]_0 ),
        .D(sub_ln1201_5_fu_444_p2[3]),
        .Q(trunc_ln1201_s_reg_1010[2]),
        .R(1'b0));
  FDRE \trunc_ln1201_s_reg_1010_reg[3] 
       (.C(ap_clk),
        .CE(\trunc_ln1201_s_reg_1010_reg[0]_0 ),
        .D(sub_ln1201_5_fu_444_p2[4]),
        .Q(trunc_ln1201_s_reg_1010[3]),
        .R(1'b0));
  FDRE \trunc_ln1201_s_reg_1010_reg[4] 
       (.C(ap_clk),
        .CE(\trunc_ln1201_s_reg_1010_reg[0]_0 ),
        .D(sub_ln1201_5_fu_444_p2[5]),
        .Q(trunc_ln1201_s_reg_1010[4]),
        .R(1'b0));
  FDRE \trunc_ln1201_s_reg_1010_reg[5] 
       (.C(ap_clk),
        .CE(\trunc_ln1201_s_reg_1010_reg[0]_0 ),
        .D(sub_ln1201_5_fu_444_p2[6]),
        .Q(trunc_ln1201_s_reg_1010[5]),
        .R(1'b0));
  FDRE \trunc_ln1201_s_reg_1010_reg[6] 
       (.C(ap_clk),
        .CE(\trunc_ln1201_s_reg_1010_reg[0]_0 ),
        .D(sub_ln1201_5_fu_444_p2[7]),
        .Q(trunc_ln1201_s_reg_1010[6]),
        .R(1'b0));
  FDRE \trunc_ln1201_s_reg_1010_reg[7] 
       (.C(ap_clk),
        .CE(\trunc_ln1201_s_reg_1010_reg[0]_0 ),
        .D(sub_ln1201_5_fu_444_p2[8]),
        .Q(trunc_ln1201_s_reg_1010[7]),
        .R(1'b0));
  FDRE \trunc_ln1201_s_reg_1010_reg[8] 
       (.C(ap_clk),
        .CE(\trunc_ln1201_s_reg_1010_reg[0]_0 ),
        .D(sub_ln1201_5_fu_444_p2[9]),
        .Q(trunc_ln1201_s_reg_1010[8]),
        .R(1'b0));
  FDRE \trunc_ln1201_s_reg_1010_reg[9] 
       (.C(ap_clk),
        .CE(\trunc_ln1201_s_reg_1010_reg[0]_0 ),
        .D(sub_ln1201_5_fu_444_p2[10]),
        .Q(trunc_ln1201_s_reg_1010[9]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_1060_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_15ns_31s_31_4_1_U11_n_237),
        .Q(trunc_ln2_reg_1060[0]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_1060_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_15ns_31s_31_4_1_U11_n_227),
        .Q(trunc_ln2_reg_1060[10]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_1060_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_15ns_31s_31_4_1_U11_n_226),
        .Q(trunc_ln2_reg_1060[11]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_1060_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_15ns_31s_31_4_1_U11_n_225),
        .Q(trunc_ln2_reg_1060[12]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_1060_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_15ns_31s_31_4_1_U11_n_224),
        .Q(trunc_ln2_reg_1060[13]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_1060_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_15ns_31s_31_4_1_U11_n_223),
        .Q(trunc_ln2_reg_1060[14]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_1060_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_15ns_31s_31_4_1_U11_n_222),
        .Q(trunc_ln2_reg_1060[15]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_1060_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_15ns_31s_31_4_1_U11_n_236),
        .Q(trunc_ln2_reg_1060[1]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_1060_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_15ns_31s_31_4_1_U11_n_235),
        .Q(trunc_ln2_reg_1060[2]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_1060_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_15ns_31s_31_4_1_U11_n_234),
        .Q(trunc_ln2_reg_1060[3]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_1060_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_15ns_31s_31_4_1_U11_n_233),
        .Q(trunc_ln2_reg_1060[4]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_1060_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_15ns_31s_31_4_1_U11_n_232),
        .Q(trunc_ln2_reg_1060[5]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_1060_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_15ns_31s_31_4_1_U11_n_231),
        .Q(trunc_ln2_reg_1060[6]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_1060_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_15ns_31s_31_4_1_U11_n_230),
        .Q(trunc_ln2_reg_1060[7]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_1060_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_15ns_31s_31_4_1_U11_n_229),
        .Q(trunc_ln2_reg_1060[8]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_1060_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_16s_15ns_31s_31_4_1_U11_n_228),
        .Q(trunc_ln2_reg_1060[9]),
        .R(1'b0));
  FDRE \trunc_ln88_reg_829_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln88_reg_829[1]),
        .Q(ADDRBWRADDR[1]),
        .R(1'b0));
  FDRE \trunc_ln88_reg_829_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln88_reg_829[2]),
        .Q(ADDRBWRADDR[2]),
        .R(1'b0));
  FDRE \trunc_ln88_reg_829_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln88_reg_829[3]),
        .Q(ADDRBWRADDR[3]),
        .R(1'b0));
  FDRE \trunc_ln88_reg_829_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln88_reg_829[4]),
        .Q(ADDRBWRADDR[4]),
        .R(1'b0));
  FDRE \trunc_ln88_reg_829_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln88_reg_829[5]),
        .Q(ADDRBWRADDR[5]),
        .R(1'b0));
  FDRE \trunc_ln88_reg_829_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln88_reg_829[6]),
        .Q(ADDRBWRADDR[6]),
        .R(1'b0));
  FDRE \trunc_ln88_reg_829_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln88_reg_829[7]),
        .Q(ADDRBWRADDR[7]),
        .R(1'b0));
  FDRE \trunc_ln88_reg_829_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(flow_control_loop_pipe_sequential_init_U_n_250),
        .Q(trunc_ln88_reg_829[1]),
        .R(1'b0));
  FDRE \trunc_ln88_reg_829_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(flow_control_loop_pipe_sequential_init_U_n_251),
        .Q(trunc_ln88_reg_829[2]),
        .R(1'b0));
  FDRE \trunc_ln88_reg_829_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(flow_control_loop_pipe_sequential_init_U_n_248),
        .Q(trunc_ln88_reg_829[3]),
        .R(1'b0));
  FDRE \trunc_ln88_reg_829_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(flow_control_loop_pipe_sequential_init_U_n_237),
        .Q(trunc_ln88_reg_829[4]),
        .R(1'b0));
  FDRE \trunc_ln88_reg_829_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(flow_control_loop_pipe_sequential_init_U_n_234),
        .Q(trunc_ln88_reg_829[5]),
        .R(1'b0));
  FDRE \trunc_ln88_reg_829_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(flow_control_loop_pipe_sequential_init_U_n_236),
        .Q(trunc_ln88_reg_829[6]),
        .R(1'b0));
  FDRE \trunc_ln88_reg_829_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(flow_control_loop_pipe_sequential_init_U_n_235),
        .Q(trunc_ln88_reg_829[7]),
        .R(1'b0));
  FDRE \w_M_imag_V_reg_988_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(A[0]),
        .Q(w_M_imag_V_reg_988[0]),
        .R(1'b0));
  FDRE \w_M_imag_V_reg_988_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(A[10]),
        .Q(w_M_imag_V_reg_988[10]),
        .R(1'b0));
  FDRE \w_M_imag_V_reg_988_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(A[11]),
        .Q(w_M_imag_V_reg_988[11]),
        .R(1'b0));
  FDRE \w_M_imag_V_reg_988_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(A[12]),
        .Q(w_M_imag_V_reg_988[12]),
        .R(1'b0));
  FDRE \w_M_imag_V_reg_988_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(A[13]),
        .Q(w_M_imag_V_reg_988[13]),
        .R(1'b0));
  FDRE \w_M_imag_V_reg_988_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(A[14]),
        .Q(w_M_imag_V_reg_988[14]),
        .R(1'b0));
  FDRE \w_M_imag_V_reg_988_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(A[15]),
        .Q(w_M_imag_V_reg_988[15]),
        .R(1'b0));
  FDRE \w_M_imag_V_reg_988_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(A[1]),
        .Q(w_M_imag_V_reg_988[1]),
        .R(1'b0));
  FDRE \w_M_imag_V_reg_988_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(A[2]),
        .Q(w_M_imag_V_reg_988[2]),
        .R(1'b0));
  FDRE \w_M_imag_V_reg_988_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(A[3]),
        .Q(w_M_imag_V_reg_988[3]),
        .R(1'b0));
  FDRE \w_M_imag_V_reg_988_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(A[4]),
        .Q(w_M_imag_V_reg_988[4]),
        .R(1'b0));
  FDRE \w_M_imag_V_reg_988_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(A[5]),
        .Q(w_M_imag_V_reg_988[5]),
        .R(1'b0));
  FDRE \w_M_imag_V_reg_988_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(A[6]),
        .Q(w_M_imag_V_reg_988[6]),
        .R(1'b0));
  FDRE \w_M_imag_V_reg_988_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(A[7]),
        .Q(w_M_imag_V_reg_988[7]),
        .R(1'b0));
  FDRE \w_M_imag_V_reg_988_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(A[8]),
        .Q(w_M_imag_V_reg_988[8]),
        .R(1'b0));
  FDRE \w_M_imag_V_reg_988_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(A[9]),
        .Q(w_M_imag_V_reg_988[9]),
        .R(1'b0));
  FDRE \w_M_real_V_reg_983_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[0]),
        .Q(w_M_real_V_reg_983[0]),
        .R(1'b0));
  FDRE \w_M_real_V_reg_983_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[10]),
        .Q(w_M_real_V_reg_983[10]),
        .R(1'b0));
  FDRE \w_M_real_V_reg_983_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[11]),
        .Q(w_M_real_V_reg_983[11]),
        .R(1'b0));
  FDRE \w_M_real_V_reg_983_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[12]),
        .Q(w_M_real_V_reg_983[12]),
        .R(1'b0));
  FDRE \w_M_real_V_reg_983_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[13]),
        .Q(w_M_real_V_reg_983[13]),
        .R(1'b0));
  FDRE \w_M_real_V_reg_983_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[14]),
        .Q(w_M_real_V_reg_983[14]),
        .R(1'b0));
  FDRE \w_M_real_V_reg_983_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[1]),
        .Q(w_M_real_V_reg_983[1]),
        .R(1'b0));
  FDRE \w_M_real_V_reg_983_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[2]),
        .Q(w_M_real_V_reg_983[2]),
        .R(1'b0));
  FDRE \w_M_real_V_reg_983_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[3]),
        .Q(w_M_real_V_reg_983[3]),
        .R(1'b0));
  FDRE \w_M_real_V_reg_983_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[4]),
        .Q(w_M_real_V_reg_983[4]),
        .R(1'b0));
  FDRE \w_M_real_V_reg_983_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[5]),
        .Q(w_M_real_V_reg_983[5]),
        .R(1'b0));
  FDRE \w_M_real_V_reg_983_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[6]),
        .Q(w_M_real_V_reg_983[6]),
        .R(1'b0));
  FDRE \w_M_real_V_reg_983_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[7]),
        .Q(w_M_real_V_reg_983[7]),
        .R(1'b0));
  FDRE \w_M_real_V_reg_983_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[8]),
        .Q(w_M_real_V_reg_983[8]),
        .R(1'b0));
  FDRE \w_M_real_V_reg_983_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[9]),
        .Q(w_M_real_V_reg_983[9]),
        .R(1'b0));
  FDRE \zext_ln1168_reg_1015_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(w_M_real_V_reg_983[0]),
        .Q(zext_ln1168_reg_1015_reg[0]),
        .R(1'b0));
  FDRE \zext_ln1168_reg_1015_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(w_M_real_V_reg_983[10]),
        .Q(zext_ln1168_reg_1015_reg[10]),
        .R(1'b0));
  FDRE \zext_ln1168_reg_1015_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(w_M_real_V_reg_983[11]),
        .Q(zext_ln1168_reg_1015_reg[11]),
        .R(1'b0));
  FDRE \zext_ln1168_reg_1015_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(w_M_real_V_reg_983[12]),
        .Q(zext_ln1168_reg_1015_reg[12]),
        .R(1'b0));
  FDRE \zext_ln1168_reg_1015_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(w_M_real_V_reg_983[13]),
        .Q(zext_ln1168_reg_1015_reg[13]),
        .R(1'b0));
  FDRE \zext_ln1168_reg_1015_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(w_M_real_V_reg_983[14]),
        .Q(zext_ln1168_reg_1015_reg[14]),
        .R(1'b0));
  FDRE \zext_ln1168_reg_1015_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(w_M_real_V_reg_983[1]),
        .Q(zext_ln1168_reg_1015_reg[1]),
        .R(1'b0));
  FDRE \zext_ln1168_reg_1015_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(w_M_real_V_reg_983[2]),
        .Q(zext_ln1168_reg_1015_reg[2]),
        .R(1'b0));
  FDRE \zext_ln1168_reg_1015_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(w_M_real_V_reg_983[3]),
        .Q(zext_ln1168_reg_1015_reg[3]),
        .R(1'b0));
  FDRE \zext_ln1168_reg_1015_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(w_M_real_V_reg_983[4]),
        .Q(zext_ln1168_reg_1015_reg[4]),
        .R(1'b0));
  FDRE \zext_ln1168_reg_1015_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(w_M_real_V_reg_983[5]),
        .Q(zext_ln1168_reg_1015_reg[5]),
        .R(1'b0));
  FDRE \zext_ln1168_reg_1015_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(w_M_real_V_reg_983[6]),
        .Q(zext_ln1168_reg_1015_reg[6]),
        .R(1'b0));
  FDRE \zext_ln1168_reg_1015_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(w_M_real_V_reg_983[7]),
        .Q(zext_ln1168_reg_1015_reg[7]),
        .R(1'b0));
  FDRE \zext_ln1168_reg_1015_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(w_M_real_V_reg_983[8]),
        .Q(zext_ln1168_reg_1015_reg[8]),
        .R(1'b0));
  FDRE \zext_ln1168_reg_1015_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(w_M_real_V_reg_983[9]),
        .Q(zext_ln1168_reg_1015_reg[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/zext_ln712_reg_839_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/zext_ln712_reg_839_pp0_iter14_reg_reg[0]_srl12 " *) 
  SRL16E \zext_ln712_reg_839_pp0_iter14_reg_reg[0]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\zext_ln90_reg_851_reg[7]_0 [0]),
        .Q(\zext_ln712_reg_839_pp0_iter14_reg_reg[0]_srl12_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/zext_ln712_reg_839_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/zext_ln712_reg_839_pp0_iter14_reg_reg[1]_srl12 " *) 
  SRL16E \zext_ln712_reg_839_pp0_iter14_reg_reg[1]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(zext_ln712_reg_839_pp0_iter2_reg_reg[1]),
        .Q(\zext_ln712_reg_839_pp0_iter14_reg_reg[1]_srl12_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/zext_ln712_reg_839_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/zext_ln712_reg_839_pp0_iter14_reg_reg[2]_srl12 " *) 
  SRL16E \zext_ln712_reg_839_pp0_iter14_reg_reg[2]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(zext_ln712_reg_839_pp0_iter2_reg_reg[2]),
        .Q(\zext_ln712_reg_839_pp0_iter14_reg_reg[2]_srl12_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/zext_ln712_reg_839_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/zext_ln712_reg_839_pp0_iter14_reg_reg[3]_srl12 " *) 
  SRL16E \zext_ln712_reg_839_pp0_iter14_reg_reg[3]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(zext_ln712_reg_839_pp0_iter2_reg_reg[3]),
        .Q(\zext_ln712_reg_839_pp0_iter14_reg_reg[3]_srl12_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/zext_ln712_reg_839_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/zext_ln712_reg_839_pp0_iter14_reg_reg[4]_srl12 " *) 
  SRL16E \zext_ln712_reg_839_pp0_iter14_reg_reg[4]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(zext_ln712_reg_839_pp0_iter2_reg_reg[4]),
        .Q(\zext_ln712_reg_839_pp0_iter14_reg_reg[4]_srl12_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/zext_ln712_reg_839_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/zext_ln712_reg_839_pp0_iter14_reg_reg[5]_srl12 " *) 
  SRL16E \zext_ln712_reg_839_pp0_iter14_reg_reg[5]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(zext_ln712_reg_839_pp0_iter2_reg_reg[5]),
        .Q(\zext_ln712_reg_839_pp0_iter14_reg_reg[5]_srl12_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/zext_ln712_reg_839_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/zext_ln712_reg_839_pp0_iter14_reg_reg[6]_srl12 " *) 
  SRL16E \zext_ln712_reg_839_pp0_iter14_reg_reg[6]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(zext_ln712_reg_839_pp0_iter2_reg_reg[6]),
        .Q(\zext_ln712_reg_839_pp0_iter14_reg_reg[6]_srl12_n_222 ));
  (* srl_bus_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/zext_ln712_reg_839_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\Loop_realfft_be_descramble_proc2_U0/grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60/zext_ln712_reg_839_pp0_iter14_reg_reg[7]_srl12 " *) 
  SRL16E \zext_ln712_reg_839_pp0_iter14_reg_reg[7]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(zext_ln712_reg_839_pp0_iter2_reg_reg[7]),
        .Q(\zext_ln712_reg_839_pp0_iter14_reg_reg[7]_srl12_n_222 ));
  FDRE \zext_ln712_reg_839_pp0_iter15_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln712_reg_839_pp0_iter14_reg_reg[0]_srl12_n_222 ),
        .Q(ADDRARDADDR[0]),
        .R(1'b0));
  FDRE \zext_ln712_reg_839_pp0_iter15_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln712_reg_839_pp0_iter14_reg_reg[1]_srl12_n_222 ),
        .Q(ADDRARDADDR[1]),
        .R(1'b0));
  FDRE \zext_ln712_reg_839_pp0_iter15_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln712_reg_839_pp0_iter14_reg_reg[2]_srl12_n_222 ),
        .Q(ADDRARDADDR[2]),
        .R(1'b0));
  FDRE \zext_ln712_reg_839_pp0_iter15_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln712_reg_839_pp0_iter14_reg_reg[3]_srl12_n_222 ),
        .Q(ADDRARDADDR[3]),
        .R(1'b0));
  FDRE \zext_ln712_reg_839_pp0_iter15_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln712_reg_839_pp0_iter14_reg_reg[4]_srl12_n_222 ),
        .Q(ADDRARDADDR[4]),
        .R(1'b0));
  FDRE \zext_ln712_reg_839_pp0_iter15_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln712_reg_839_pp0_iter14_reg_reg[5]_srl12_n_222 ),
        .Q(ADDRARDADDR[5]),
        .R(1'b0));
  FDRE \zext_ln712_reg_839_pp0_iter15_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln712_reg_839_pp0_iter14_reg_reg[6]_srl12_n_222 ),
        .Q(ADDRARDADDR[6]),
        .R(1'b0));
  FDRE \zext_ln712_reg_839_pp0_iter15_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln712_reg_839_pp0_iter14_reg_reg[7]_srl12_n_222 ),
        .Q(ADDRARDADDR[7]),
        .R(1'b0));
  FDRE \zext_ln712_reg_839_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ADDRBWRADDR[0]),
        .Q(\zext_ln90_reg_851_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \zext_ln712_reg_839_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln712_reg_839_reg[1]),
        .Q(zext_ln712_reg_839_pp0_iter2_reg_reg[1]),
        .R(1'b0));
  FDRE \zext_ln712_reg_839_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln712_reg_839_reg[2]),
        .Q(zext_ln712_reg_839_pp0_iter2_reg_reg[2]),
        .R(1'b0));
  FDRE \zext_ln712_reg_839_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln712_reg_839_reg[3]),
        .Q(zext_ln712_reg_839_pp0_iter2_reg_reg[3]),
        .R(1'b0));
  FDRE \zext_ln712_reg_839_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln712_reg_839_reg[4]),
        .Q(zext_ln712_reg_839_pp0_iter2_reg_reg[4]),
        .R(1'b0));
  FDRE \zext_ln712_reg_839_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln712_reg_839_reg[5]),
        .Q(zext_ln712_reg_839_pp0_iter2_reg_reg[5]),
        .R(1'b0));
  FDRE \zext_ln712_reg_839_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln712_reg_839_reg[6]),
        .Q(zext_ln712_reg_839_pp0_iter2_reg_reg[6]),
        .R(1'b0));
  FDRE \zext_ln712_reg_839_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln712_reg_839_reg[7]),
        .Q(zext_ln712_reg_839_pp0_iter2_reg_reg[7]),
        .R(1'b0));
  FDRE \zext_ln712_reg_839_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln712_4_reg_834[0]),
        .Q(ADDRBWRADDR[0]),
        .R(1'b0));
  FDRE \zext_ln712_reg_839_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln712_4_reg_834[1]),
        .Q(zext_ln712_reg_839_reg[1]),
        .R(1'b0));
  FDRE \zext_ln712_reg_839_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln712_4_reg_834[2]),
        .Q(zext_ln712_reg_839_reg[2]),
        .R(1'b0));
  FDRE \zext_ln712_reg_839_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln712_4_reg_834[3]),
        .Q(zext_ln712_reg_839_reg[3]),
        .R(1'b0));
  FDRE \zext_ln712_reg_839_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln712_4_reg_834[4]),
        .Q(zext_ln712_reg_839_reg[4]),
        .R(1'b0));
  FDRE \zext_ln712_reg_839_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln712_4_reg_834[5]),
        .Q(zext_ln712_reg_839_reg[5]),
        .R(1'b0));
  FDRE \zext_ln712_reg_839_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln712_4_reg_834[6]),
        .Q(zext_ln712_reg_839_reg[6]),
        .R(1'b0));
  FDRE \zext_ln712_reg_839_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln712_4_reg_834[7]),
        .Q(zext_ln712_reg_839_reg[7]),
        .R(1'b0));
  FDRE \zext_ln90_reg_851_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ADDRBWRADDR[1]),
        .Q(\zext_ln90_reg_851_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \zext_ln90_reg_851_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ADDRBWRADDR[2]),
        .Q(\zext_ln90_reg_851_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \zext_ln90_reg_851_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ADDRBWRADDR[3]),
        .Q(\zext_ln90_reg_851_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \zext_ln90_reg_851_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ADDRBWRADDR[4]),
        .Q(\zext_ln90_reg_851_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \zext_ln90_reg_851_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ADDRBWRADDR[5]),
        .Q(\zext_ln90_reg_851_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \zext_ln90_reg_851_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ADDRBWRADDR[6]),
        .Q(\zext_ln90_reg_851_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \zext_ln90_reg_851_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ADDRBWRADDR[7]),
        .Q(\zext_ln90_reg_851_reg[7]_0 [7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_Loop_realfft_be_rev_real_hi_proc3
   (ap_enable_reg_pp0_iter3,
    ap_idle,
    Loop_realfft_be_rev_real_hi_proc3_U0_ap_ready,
    \add_ln116_reg_125_reg[1]_0 ,
    \add_ln116_reg_125_reg[4]_0 ,
    \add_ln116_reg_125_reg[2]_0 ,
    \add_ln116_reg_125_reg[3]_0 ,
    \add_ln116_reg_125_reg[6]_0 ,
    \add_ln116_reg_125_reg[5]_0 ,
    \add_ln116_reg_125_reg[7]_0 ,
    \add_ln116_reg_125_reg[0]_0 ,
    Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_buf_M_imag_V_ce0,
    in,
    ap_clk,
    SS,
    ap_idle_0,
    real_spectrum_hi_buf_M_real_V_t_empty_n,
    real_spectrum_hi_buf_M_imag_V_t_empty_n,
    ap_idle_1,
    ap_rst_n,
    E,
    real_spectrum_hi_i_full_n,
    D,
    \real_spectrum_hi_buf_M_imag_V_load_reg_145_reg[15]_0 );
  output ap_enable_reg_pp0_iter3;
  output ap_idle;
  output Loop_realfft_be_rev_real_hi_proc3_U0_ap_ready;
  output \add_ln116_reg_125_reg[1]_0 ;
  output \add_ln116_reg_125_reg[4]_0 ;
  output \add_ln116_reg_125_reg[2]_0 ;
  output \add_ln116_reg_125_reg[3]_0 ;
  output \add_ln116_reg_125_reg[6]_0 ;
  output \add_ln116_reg_125_reg[5]_0 ;
  output \add_ln116_reg_125_reg[7]_0 ;
  output \add_ln116_reg_125_reg[0]_0 ;
  output Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_buf_M_imag_V_ce0;
  output [31:0]in;
  input ap_clk;
  input [0:0]SS;
  input ap_idle_0;
  input real_spectrum_hi_buf_M_real_V_t_empty_n;
  input real_spectrum_hi_buf_M_imag_V_t_empty_n;
  input ap_idle_1;
  input ap_rst_n;
  input [0:0]E;
  input real_spectrum_hi_i_full_n;
  input [15:0]D;
  input [15:0]\real_spectrum_hi_buf_M_imag_V_load_reg_145_reg[15]_0 ;

  wire [15:0]D;
  wire [0:0]E;
  wire Loop_realfft_be_rev_real_hi_proc3_U0_ap_ready;
  wire Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_buf_M_imag_V_ce0;
  wire [0:0]SS;
  wire [8:0]add_ln116_fu_91_p2;
  wire [8:0]add_ln116_reg_125;
  wire \add_ln116_reg_125_reg[0]_0 ;
  wire \add_ln116_reg_125_reg[1]_0 ;
  wire \add_ln116_reg_125_reg[2]_0 ;
  wire \add_ln116_reg_125_reg[3]_0 ;
  wire \add_ln116_reg_125_reg[4]_0 ;
  wire \add_ln116_reg_125_reg[5]_0 ;
  wire \add_ln116_reg_125_reg[6]_0 ;
  wire \add_ln116_reg_125_reg[7]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_222;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1__0_n_222;
  wire ap_idle;
  wire ap_idle_0;
  wire ap_idle_1;
  wire ap_rst_n;
  wire flow_control_loop_pipe_U_n_222;
  wire flow_control_loop_pipe_U_n_224;
  wire [8:0]i_fu_40;
  wire [31:0]in;
  wire [15:0]\real_spectrum_hi_buf_M_imag_V_load_reg_145_reg[15]_0 ;
  wire real_spectrum_hi_buf_M_imag_V_t_empty_n;
  wire real_spectrum_hi_buf_M_real_V_t_empty_n;
  wire real_spectrum_hi_i_full_n;

  FDRE \add_ln116_reg_125_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln116_fu_91_p2[0]),
        .Q(add_ln116_reg_125[0]),
        .R(1'b0));
  FDRE \add_ln116_reg_125_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln116_fu_91_p2[1]),
        .Q(add_ln116_reg_125[1]),
        .R(1'b0));
  FDRE \add_ln116_reg_125_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln116_fu_91_p2[2]),
        .Q(add_ln116_reg_125[2]),
        .R(1'b0));
  FDRE \add_ln116_reg_125_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln116_fu_91_p2[3]),
        .Q(add_ln116_reg_125[3]),
        .R(1'b0));
  FDRE \add_ln116_reg_125_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln116_fu_91_p2[4]),
        .Q(add_ln116_reg_125[4]),
        .R(1'b0));
  FDRE \add_ln116_reg_125_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln116_fu_91_p2[5]),
        .Q(add_ln116_reg_125[5]),
        .R(1'b0));
  FDRE \add_ln116_reg_125_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln116_fu_91_p2[6]),
        .Q(add_ln116_reg_125[6]),
        .R(1'b0));
  FDRE \add_ln116_reg_125_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln116_fu_91_p2[7]),
        .Q(add_ln116_reg_125[7]),
        .R(1'b0));
  FDRE \add_ln116_reg_125_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln116_fu_91_p2[8]),
        .Q(add_ln116_reg_125[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_U_n_222),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(real_spectrum_hi_i_full_n),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1_n_222));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_222),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ap_enable_reg_pp0_iter3_i_1__0
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(real_spectrum_hi_i_full_n),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1__0_n_222));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1__0_n_222),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  LUT6 #(
    .INIT(64'h0000001500000000)) 
    ap_idle_INST_0
       (.I0(ap_idle_0),
        .I1(real_spectrum_hi_buf_M_real_V_t_empty_n),
        .I2(real_spectrum_hi_buf_M_imag_V_t_empty_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ap_idle_1),
        .O(ap_idle));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_flow_control_loop_pipe flow_control_loop_pipe_U
       (.D({flow_control_loop_pipe_U_n_224,\add_ln116_reg_125_reg[7]_0 ,\add_ln116_reg_125_reg[6]_0 ,\add_ln116_reg_125_reg[5]_0 ,\add_ln116_reg_125_reg[4]_0 ,\add_ln116_reg_125_reg[3]_0 ,\add_ln116_reg_125_reg[2]_0 ,\add_ln116_reg_125_reg[1]_0 ,\add_ln116_reg_125_reg[0]_0 }),
        .E(E),
        .Loop_realfft_be_rev_real_hi_proc3_U0_ap_ready(Loop_realfft_be_rev_real_hi_proc3_U0_ap_ready),
        .Q(i_fu_40),
        .\add_ln116_reg_125_reg[8] (add_ln116_reg_125),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_i_3_0(ap_enable_reg_pp0_iter3),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_U_n_222),
        .\i_fu_40_reg[8] (add_ln116_fu_91_p2),
        .real_spectrum_hi_buf_M_imag_V_t_empty_n(real_spectrum_hi_buf_M_imag_V_t_empty_n),
        .real_spectrum_hi_buf_M_real_V_t_empty_n(real_spectrum_hi_buf_M_real_V_t_empty_n),
        .real_spectrum_hi_i_full_n(real_spectrum_hi_i_full_n));
  FDRE \i_fu_40_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln116_reg_125_reg[0]_0 ),
        .Q(i_fu_40[0]),
        .R(1'b0));
  FDRE \i_fu_40_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln116_reg_125_reg[1]_0 ),
        .Q(i_fu_40[1]),
        .R(1'b0));
  FDRE \i_fu_40_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln116_reg_125_reg[2]_0 ),
        .Q(i_fu_40[2]),
        .R(1'b0));
  FDRE \i_fu_40_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln116_reg_125_reg[3]_0 ),
        .Q(i_fu_40[3]),
        .R(1'b0));
  FDRE \i_fu_40_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln116_reg_125_reg[4]_0 ),
        .Q(i_fu_40[4]),
        .R(1'b0));
  FDRE \i_fu_40_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln116_reg_125_reg[5]_0 ),
        .Q(i_fu_40[5]),
        .R(1'b0));
  FDRE \i_fu_40_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln116_reg_125_reg[6]_0 ),
        .Q(i_fu_40[6]),
        .R(1'b0));
  FDRE \i_fu_40_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln116_reg_125_reg[7]_0 ),
        .Q(i_fu_40[7]),
        .R(1'b0));
  FDRE \i_fu_40_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(flow_control_loop_pipe_U_n_224),
        .Q(i_fu_40[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEEEFEEE0000FEEE)) 
    ram_reg_i_2__5
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(real_spectrum_hi_buf_M_imag_V_t_empty_n),
        .I3(real_spectrum_hi_buf_M_real_V_t_empty_n),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(real_spectrum_hi_i_full_n),
        .O(Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_buf_M_imag_V_ce0));
  FDRE \real_spectrum_hi_buf_M_imag_V_load_reg_145_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\real_spectrum_hi_buf_M_imag_V_load_reg_145_reg[15]_0 [0]),
        .Q(in[16]),
        .R(1'b0));
  FDRE \real_spectrum_hi_buf_M_imag_V_load_reg_145_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\real_spectrum_hi_buf_M_imag_V_load_reg_145_reg[15]_0 [10]),
        .Q(in[26]),
        .R(1'b0));
  FDRE \real_spectrum_hi_buf_M_imag_V_load_reg_145_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\real_spectrum_hi_buf_M_imag_V_load_reg_145_reg[15]_0 [11]),
        .Q(in[27]),
        .R(1'b0));
  FDRE \real_spectrum_hi_buf_M_imag_V_load_reg_145_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\real_spectrum_hi_buf_M_imag_V_load_reg_145_reg[15]_0 [12]),
        .Q(in[28]),
        .R(1'b0));
  FDRE \real_spectrum_hi_buf_M_imag_V_load_reg_145_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\real_spectrum_hi_buf_M_imag_V_load_reg_145_reg[15]_0 [13]),
        .Q(in[29]),
        .R(1'b0));
  FDRE \real_spectrum_hi_buf_M_imag_V_load_reg_145_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\real_spectrum_hi_buf_M_imag_V_load_reg_145_reg[15]_0 [14]),
        .Q(in[30]),
        .R(1'b0));
  FDRE \real_spectrum_hi_buf_M_imag_V_load_reg_145_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\real_spectrum_hi_buf_M_imag_V_load_reg_145_reg[15]_0 [15]),
        .Q(in[31]),
        .R(1'b0));
  FDRE \real_spectrum_hi_buf_M_imag_V_load_reg_145_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\real_spectrum_hi_buf_M_imag_V_load_reg_145_reg[15]_0 [1]),
        .Q(in[17]),
        .R(1'b0));
  FDRE \real_spectrum_hi_buf_M_imag_V_load_reg_145_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\real_spectrum_hi_buf_M_imag_V_load_reg_145_reg[15]_0 [2]),
        .Q(in[18]),
        .R(1'b0));
  FDRE \real_spectrum_hi_buf_M_imag_V_load_reg_145_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\real_spectrum_hi_buf_M_imag_V_load_reg_145_reg[15]_0 [3]),
        .Q(in[19]),
        .R(1'b0));
  FDRE \real_spectrum_hi_buf_M_imag_V_load_reg_145_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\real_spectrum_hi_buf_M_imag_V_load_reg_145_reg[15]_0 [4]),
        .Q(in[20]),
        .R(1'b0));
  FDRE \real_spectrum_hi_buf_M_imag_V_load_reg_145_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\real_spectrum_hi_buf_M_imag_V_load_reg_145_reg[15]_0 [5]),
        .Q(in[21]),
        .R(1'b0));
  FDRE \real_spectrum_hi_buf_M_imag_V_load_reg_145_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\real_spectrum_hi_buf_M_imag_V_load_reg_145_reg[15]_0 [6]),
        .Q(in[22]),
        .R(1'b0));
  FDRE \real_spectrum_hi_buf_M_imag_V_load_reg_145_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\real_spectrum_hi_buf_M_imag_V_load_reg_145_reg[15]_0 [7]),
        .Q(in[23]),
        .R(1'b0));
  FDRE \real_spectrum_hi_buf_M_imag_V_load_reg_145_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\real_spectrum_hi_buf_M_imag_V_load_reg_145_reg[15]_0 [8]),
        .Q(in[24]),
        .R(1'b0));
  FDRE \real_spectrum_hi_buf_M_imag_V_load_reg_145_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\real_spectrum_hi_buf_M_imag_V_load_reg_145_reg[15]_0 [9]),
        .Q(in[25]),
        .R(1'b0));
  FDRE \real_spectrum_hi_buf_M_real_V_load_reg_140_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(in[0]),
        .R(1'b0));
  FDRE \real_spectrum_hi_buf_M_real_V_load_reg_140_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(in[10]),
        .R(1'b0));
  FDRE \real_spectrum_hi_buf_M_real_V_load_reg_140_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(in[11]),
        .R(1'b0));
  FDRE \real_spectrum_hi_buf_M_real_V_load_reg_140_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(in[12]),
        .R(1'b0));
  FDRE \real_spectrum_hi_buf_M_real_V_load_reg_140_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(in[13]),
        .R(1'b0));
  FDRE \real_spectrum_hi_buf_M_real_V_load_reg_140_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(in[14]),
        .R(1'b0));
  FDRE \real_spectrum_hi_buf_M_real_V_load_reg_140_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(in[15]),
        .R(1'b0));
  FDRE \real_spectrum_hi_buf_M_real_V_load_reg_140_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(in[1]),
        .R(1'b0));
  FDRE \real_spectrum_hi_buf_M_real_V_load_reg_140_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(in[2]),
        .R(1'b0));
  FDRE \real_spectrum_hi_buf_M_real_V_load_reg_140_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(in[3]),
        .R(1'b0));
  FDRE \real_spectrum_hi_buf_M_real_V_load_reg_140_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(in[4]),
        .R(1'b0));
  FDRE \real_spectrum_hi_buf_M_real_V_load_reg_140_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(in[5]),
        .R(1'b0));
  FDRE \real_spectrum_hi_buf_M_real_V_load_reg_140_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(in[6]),
        .R(1'b0));
  FDRE \real_spectrum_hi_buf_M_real_V_load_reg_140_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(in[7]),
        .R(1'b0));
  FDRE \real_spectrum_hi_buf_M_real_V_load_reg_140_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(in[8]),
        .R(1'b0));
  FDRE \real_spectrum_hi_buf_M_real_V_load_reg_140_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(in[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_Loop_realfft_be_stream_output_proc4
   (dout_val_last_V_fu_104_p2,
    \tmp_1_reg_124_reg[0]_0 ,
    \B_V_data_1_state_reg[0] ,
    \ap_CS_fsm_reg[0]_0 ,
    mOutPtr0__1,
    ap_enable_reg_pp0_iter1_reg_0,
    E,
    \ap_CS_fsm_reg[1]_0 ,
    mOutPtr110_out,
    mOutPtr0__1_0,
    mOutPtr0__13,
    ap_done,
    dout_TDATA,
    SS,
    ap_clk,
    Q,
    ap_sync_reg_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_ready,
    ap_start,
    ap_enable_reg_pp0_iter3,
    Loop_realfft_be_stream_output_proc4_U0_ap_start,
    ap_rst_n,
    real_spectrum_lo_i_empty_n,
    internal_full_n_reg,
    real_spectrum_lo_i_full_n,
    ap_enable_reg_pp0_iter16,
    real_spectrum_hi_i_full_n,
    real_spectrum_hi_i_empty_n,
    internal_empty_n_reg,
    start_once_reg,
    start_for_Loop_realfft_be_stream_output_proc4_U0_full_n,
    dout_TREADY,
    \i_reg_128_reg[0]_0 ,
    out,
    \real_spectrum_hi_i_read_reg_143_reg[31]_0 );
  output dout_val_last_V_fu_104_p2;
  output \tmp_1_reg_124_reg[0]_0 ;
  output \B_V_data_1_state_reg[0] ;
  output \ap_CS_fsm_reg[0]_0 ;
  output mOutPtr0__1;
  output ap_enable_reg_pp0_iter1_reg_0;
  output [0:0]E;
  output \ap_CS_fsm_reg[1]_0 ;
  output mOutPtr110_out;
  output mOutPtr0__1_0;
  output mOutPtr0__13;
  output ap_done;
  output [32:0]dout_TDATA;
  input [0:0]SS;
  input ap_clk;
  input [0:0]Q;
  input ap_sync_reg_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_ready;
  input ap_start;
  input ap_enable_reg_pp0_iter3;
  input Loop_realfft_be_stream_output_proc4_U0_ap_start;
  input ap_rst_n;
  input real_spectrum_lo_i_empty_n;
  input internal_full_n_reg;
  input real_spectrum_lo_i_full_n;
  input ap_enable_reg_pp0_iter16;
  input real_spectrum_hi_i_full_n;
  input real_spectrum_hi_i_empty_n;
  input internal_empty_n_reg;
  input start_once_reg;
  input start_for_Loop_realfft_be_stream_output_proc4_U0_full_n;
  input dout_TREADY;
  input [0:0]\i_reg_128_reg[0]_0 ;
  input [31:0]out;
  input [31:0]\real_spectrum_hi_i_read_reg_143_reg[31]_0 ;

  wire \B_V_data_1_state_reg[0] ;
  wire [0:0]E;
  wire Loop_realfft_be_stream_output_proc4_U0_ap_start;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg_n_222_[0] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_condition_91__0;
  wire ap_done;
  wire ap_enable_reg_pp0_iter16;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_n_222;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_reg_n_222;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_reg_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_ready;
  wire [32:0]data_in;
  wire [32:0]dout_TDATA;
  wire dout_TREADY;
  wire dout_val_last_V_fu_104_p2;
  wire dout_val_last_V_reg_133;
  wire dout_val_last_V_reg_1330;
  wire \dout_val_last_V_reg_133[0]_i_4_n_222 ;
  wire \dout_val_last_V_reg_133[0]_i_5_n_222 ;
  wire \dout_val_last_V_reg_133[0]_i_6_n_222 ;
  wire \dout_val_last_V_reg_133[0]_i_7_n_222 ;
  wire \dout_val_last_V_reg_133[0]_i_8_n_222 ;
  wire dout_val_last_V_reg_133_pp0_iter2_reg;
  wire [8:0]i1_reg_67;
  wire i1_reg_670;
  wire i1_reg_67_0;
  wire [8:0]i_fu_98_p2;
  wire [8:0]i_reg_128;
  wire \i_reg_128[2]_i_2_n_222 ;
  wire \i_reg_128[3]_i_2_n_222 ;
  wire \i_reg_128[5]_i_2_n_222 ;
  wire \i_reg_128[8]_i_3_n_222 ;
  wire [0:0]\i_reg_128_reg[0]_0 ;
  wire internal_empty_n_reg;
  wire internal_full_n_reg;
  wire mOutPtr0__1;
  wire mOutPtr0__13;
  wire mOutPtr0__1_0;
  wire mOutPtr110_out;
  wire [31:0]out;
  wire real_spectrum_hi_i_empty_n;
  wire real_spectrum_hi_i_full_n;
  wire [31:0]real_spectrum_hi_i_read_reg_143;
  wire real_spectrum_hi_i_read_reg_1430;
  wire [31:0]\real_spectrum_hi_i_read_reg_143_reg[31]_0 ;
  wire real_spectrum_lo_i_empty_n;
  wire real_spectrum_lo_i_full_n;
  wire [31:0]real_spectrum_lo_i_read_reg_138;
  wire real_spectrum_lo_i_read_reg_1380;
  wire regslice_both_dout_U_n_223;
  wire regslice_both_dout_U_n_239;
  wire regslice_both_dout_U_n_240;
  wire regslice_both_dout_U_n_241;
  wire start_for_Loop_realfft_be_stream_output_proc4_U0_full_n;
  wire start_once_reg;
  wire \tmp_1_reg_124[0]_i_1_n_222 ;
  wire tmp_1_reg_124_pp0_iter1_reg;
  wire \tmp_1_reg_124_reg[0]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(real_spectrum_hi_i_read_reg_143[0]),
        .I1(real_spectrum_lo_i_read_reg_138[0]),
        .I2(tmp_1_reg_124_pp0_iter1_reg),
        .O(data_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[10]_i_1 
       (.I0(real_spectrum_hi_i_read_reg_143[10]),
        .I1(real_spectrum_lo_i_read_reg_138[10]),
        .I2(tmp_1_reg_124_pp0_iter1_reg),
        .O(data_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[11]_i_1 
       (.I0(real_spectrum_hi_i_read_reg_143[11]),
        .I1(real_spectrum_lo_i_read_reg_138[11]),
        .I2(tmp_1_reg_124_pp0_iter1_reg),
        .O(data_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[12]_i_1 
       (.I0(real_spectrum_hi_i_read_reg_143[12]),
        .I1(real_spectrum_lo_i_read_reg_138[12]),
        .I2(tmp_1_reg_124_pp0_iter1_reg),
        .O(data_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[13]_i_1 
       (.I0(real_spectrum_hi_i_read_reg_143[13]),
        .I1(real_spectrum_lo_i_read_reg_138[13]),
        .I2(tmp_1_reg_124_pp0_iter1_reg),
        .O(data_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[14]_i_1 
       (.I0(real_spectrum_hi_i_read_reg_143[14]),
        .I1(real_spectrum_lo_i_read_reg_138[14]),
        .I2(tmp_1_reg_124_pp0_iter1_reg),
        .O(data_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[15]_i_1 
       (.I0(real_spectrum_hi_i_read_reg_143[15]),
        .I1(real_spectrum_lo_i_read_reg_138[15]),
        .I2(tmp_1_reg_124_pp0_iter1_reg),
        .O(data_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[16]_i_1 
       (.I0(real_spectrum_hi_i_read_reg_143[16]),
        .I1(real_spectrum_lo_i_read_reg_138[16]),
        .I2(tmp_1_reg_124_pp0_iter1_reg),
        .O(data_in[16]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[17]_i_1 
       (.I0(real_spectrum_hi_i_read_reg_143[17]),
        .I1(real_spectrum_lo_i_read_reg_138[17]),
        .I2(tmp_1_reg_124_pp0_iter1_reg),
        .O(data_in[17]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[18]_i_1 
       (.I0(real_spectrum_hi_i_read_reg_143[18]),
        .I1(real_spectrum_lo_i_read_reg_138[18]),
        .I2(tmp_1_reg_124_pp0_iter1_reg),
        .O(data_in[18]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[19]_i_1 
       (.I0(real_spectrum_hi_i_read_reg_143[19]),
        .I1(real_spectrum_lo_i_read_reg_138[19]),
        .I2(tmp_1_reg_124_pp0_iter1_reg),
        .O(data_in[19]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[1]_i_1 
       (.I0(real_spectrum_hi_i_read_reg_143[1]),
        .I1(real_spectrum_lo_i_read_reg_138[1]),
        .I2(tmp_1_reg_124_pp0_iter1_reg),
        .O(data_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[20]_i_1 
       (.I0(real_spectrum_hi_i_read_reg_143[20]),
        .I1(real_spectrum_lo_i_read_reg_138[20]),
        .I2(tmp_1_reg_124_pp0_iter1_reg),
        .O(data_in[20]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[21]_i_1 
       (.I0(real_spectrum_hi_i_read_reg_143[21]),
        .I1(real_spectrum_lo_i_read_reg_138[21]),
        .I2(tmp_1_reg_124_pp0_iter1_reg),
        .O(data_in[21]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[22]_i_1 
       (.I0(real_spectrum_hi_i_read_reg_143[22]),
        .I1(real_spectrum_lo_i_read_reg_138[22]),
        .I2(tmp_1_reg_124_pp0_iter1_reg),
        .O(data_in[22]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(real_spectrum_hi_i_read_reg_143[23]),
        .I1(real_spectrum_lo_i_read_reg_138[23]),
        .I2(tmp_1_reg_124_pp0_iter1_reg),
        .O(data_in[23]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[24]_i_1 
       (.I0(real_spectrum_hi_i_read_reg_143[24]),
        .I1(real_spectrum_lo_i_read_reg_138[24]),
        .I2(tmp_1_reg_124_pp0_iter1_reg),
        .O(data_in[24]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[25]_i_1 
       (.I0(real_spectrum_hi_i_read_reg_143[25]),
        .I1(real_spectrum_lo_i_read_reg_138[25]),
        .I2(tmp_1_reg_124_pp0_iter1_reg),
        .O(data_in[25]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[26]_i_1 
       (.I0(real_spectrum_hi_i_read_reg_143[26]),
        .I1(real_spectrum_lo_i_read_reg_138[26]),
        .I2(tmp_1_reg_124_pp0_iter1_reg),
        .O(data_in[26]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[27]_i_1 
       (.I0(real_spectrum_hi_i_read_reg_143[27]),
        .I1(real_spectrum_lo_i_read_reg_138[27]),
        .I2(tmp_1_reg_124_pp0_iter1_reg),
        .O(data_in[27]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[28]_i_1 
       (.I0(real_spectrum_hi_i_read_reg_143[28]),
        .I1(real_spectrum_lo_i_read_reg_138[28]),
        .I2(tmp_1_reg_124_pp0_iter1_reg),
        .O(data_in[28]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[29]_i_1 
       (.I0(real_spectrum_hi_i_read_reg_143[29]),
        .I1(real_spectrum_lo_i_read_reg_138[29]),
        .I2(tmp_1_reg_124_pp0_iter1_reg),
        .O(data_in[29]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[2]_i_1 
       (.I0(real_spectrum_hi_i_read_reg_143[2]),
        .I1(real_spectrum_lo_i_read_reg_138[2]),
        .I2(tmp_1_reg_124_pp0_iter1_reg),
        .O(data_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[30]_i_1 
       (.I0(real_spectrum_hi_i_read_reg_143[30]),
        .I1(real_spectrum_lo_i_read_reg_138[30]),
        .I2(tmp_1_reg_124_pp0_iter1_reg),
        .O(data_in[30]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[31]_i_1 
       (.I0(real_spectrum_hi_i_read_reg_143[31]),
        .I1(real_spectrum_lo_i_read_reg_138[31]),
        .I2(tmp_1_reg_124_pp0_iter1_reg),
        .O(data_in[31]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[3]_i_1 
       (.I0(real_spectrum_hi_i_read_reg_143[3]),
        .I1(real_spectrum_lo_i_read_reg_138[3]),
        .I2(tmp_1_reg_124_pp0_iter1_reg),
        .O(data_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[4]_i_1 
       (.I0(real_spectrum_hi_i_read_reg_143[4]),
        .I1(real_spectrum_lo_i_read_reg_138[4]),
        .I2(tmp_1_reg_124_pp0_iter1_reg),
        .O(data_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[5]_i_1 
       (.I0(real_spectrum_hi_i_read_reg_143[5]),
        .I1(real_spectrum_lo_i_read_reg_138[5]),
        .I2(tmp_1_reg_124_pp0_iter1_reg),
        .O(data_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[6]_i_1 
       (.I0(real_spectrum_hi_i_read_reg_143[6]),
        .I1(real_spectrum_lo_i_read_reg_138[6]),
        .I2(tmp_1_reg_124_pp0_iter1_reg),
        .O(data_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[7]_i_1 
       (.I0(real_spectrum_hi_i_read_reg_143[7]),
        .I1(real_spectrum_lo_i_read_reg_138[7]),
        .I2(tmp_1_reg_124_pp0_iter1_reg),
        .O(data_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[8]_i_1 
       (.I0(real_spectrum_hi_i_read_reg_143[8]),
        .I1(real_spectrum_lo_i_read_reg_138[8]),
        .I2(tmp_1_reg_124_pp0_iter1_reg),
        .O(data_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[9]_i_1 
       (.I0(real_spectrum_hi_i_read_reg_143[9]),
        .I1(real_spectrum_lo_i_read_reg_138[9]),
        .I2(tmp_1_reg_124_pp0_iter1_reg),
        .O(data_in[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_222_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_dout_U_n_239),
        .Q(ap_enable_reg_pp0_iter1_reg_n_222),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_dout_U_n_241),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_dout_U_n_223),
        .Q(ap_enable_reg_pp0_iter3_reg_n_222),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000008088)) 
    ap_idle_INST_0_i_4
       (.I0(\ap_CS_fsm_reg_n_222_[0] ),
        .I1(Q),
        .I2(ap_sync_reg_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(Loop_realfft_be_stream_output_proc4_U0_ap_start),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \dout_val_last_V_reg_133[0]_i_2 
       (.I0(\tmp_1_reg_124[0]_i_1_n_222 ),
        .I1(\dout_val_last_V_reg_133[0]_i_4_n_222 ),
        .I2(\dout_val_last_V_reg_133[0]_i_5_n_222 ),
        .I3(\dout_val_last_V_reg_133[0]_i_6_n_222 ),
        .I4(\dout_val_last_V_reg_133[0]_i_7_n_222 ),
        .I5(\dout_val_last_V_reg_133[0]_i_8_n_222 ),
        .O(dout_val_last_V_fu_104_p2));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    \dout_val_last_V_reg_133[0]_i_4 
       (.I0(i_reg_128[6]),
        .I1(dout_val_last_V_reg_133),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_222),
        .I4(i1_reg_67[6]),
        .O(\dout_val_last_V_reg_133[0]_i_4_n_222 ));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    \dout_val_last_V_reg_133[0]_i_5 
       (.I0(i_reg_128[4]),
        .I1(dout_val_last_V_reg_133),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_222),
        .I4(i1_reg_67[4]),
        .O(\dout_val_last_V_reg_133[0]_i_5_n_222 ));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    \dout_val_last_V_reg_133[0]_i_6 
       (.I0(i_reg_128[5]),
        .I1(dout_val_last_V_reg_133),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_222),
        .I4(i1_reg_67[5]),
        .O(\dout_val_last_V_reg_133[0]_i_6_n_222 ));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    \dout_val_last_V_reg_133[0]_i_7 
       (.I0(i_reg_128[7]),
        .I1(dout_val_last_V_reg_133),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_222),
        .I4(i1_reg_67[7]),
        .O(\dout_val_last_V_reg_133[0]_i_7_n_222 ));
  LUT6 #(
    .INIT(64'hFBBBABBBFBBBFBBB)) 
    \dout_val_last_V_reg_133[0]_i_8 
       (.I0(\i_reg_128[3]_i_2_n_222 ),
        .I1(i1_reg_67[3]),
        .I2(ap_enable_reg_pp0_iter1_reg_n_222),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(dout_val_last_V_reg_133),
        .I5(i_reg_128[3]),
        .O(\dout_val_last_V_reg_133[0]_i_8_n_222 ));
  FDRE \dout_val_last_V_reg_133_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(dout_val_last_V_reg_1330),
        .D(dout_val_last_V_reg_133),
        .Q(data_in[32]),
        .R(1'b0));
  FDRE \dout_val_last_V_reg_133_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_dout_U_n_240),
        .Q(dout_val_last_V_reg_133_pp0_iter2_reg),
        .R(1'b0));
  FDRE \dout_val_last_V_reg_133_reg[0] 
       (.C(ap_clk),
        .CE(dout_val_last_V_reg_1330),
        .D(dout_val_last_V_fu_104_p2),
        .Q(dout_val_last_V_reg_133),
        .R(1'b0));
  FDRE \i1_reg_67_reg[0] 
       (.C(ap_clk),
        .CE(i1_reg_670),
        .D(i_reg_128[0]),
        .Q(i1_reg_67[0]),
        .R(i1_reg_67_0));
  FDRE \i1_reg_67_reg[1] 
       (.C(ap_clk),
        .CE(i1_reg_670),
        .D(i_reg_128[1]),
        .Q(i1_reg_67[1]),
        .R(i1_reg_67_0));
  FDRE \i1_reg_67_reg[2] 
       (.C(ap_clk),
        .CE(i1_reg_670),
        .D(i_reg_128[2]),
        .Q(i1_reg_67[2]),
        .R(i1_reg_67_0));
  FDRE \i1_reg_67_reg[3] 
       (.C(ap_clk),
        .CE(i1_reg_670),
        .D(i_reg_128[3]),
        .Q(i1_reg_67[3]),
        .R(i1_reg_67_0));
  FDRE \i1_reg_67_reg[4] 
       (.C(ap_clk),
        .CE(i1_reg_670),
        .D(i_reg_128[4]),
        .Q(i1_reg_67[4]),
        .R(i1_reg_67_0));
  FDRE \i1_reg_67_reg[5] 
       (.C(ap_clk),
        .CE(i1_reg_670),
        .D(i_reg_128[5]),
        .Q(i1_reg_67[5]),
        .R(i1_reg_67_0));
  FDRE \i1_reg_67_reg[6] 
       (.C(ap_clk),
        .CE(i1_reg_670),
        .D(i_reg_128[6]),
        .Q(i1_reg_67[6]),
        .R(i1_reg_67_0));
  FDRE \i1_reg_67_reg[7] 
       (.C(ap_clk),
        .CE(i1_reg_670),
        .D(i_reg_128[7]),
        .Q(i1_reg_67[7]),
        .R(i1_reg_67_0));
  FDRE \i1_reg_67_reg[8] 
       (.C(ap_clk),
        .CE(i1_reg_670),
        .D(i_reg_128[8]),
        .Q(i1_reg_67[8]),
        .R(i1_reg_67_0));
  LUT5 #(
    .INIT(32'hD515D5D5)) 
    \i_reg_128[0]_i_1 
       (.I0(i1_reg_67[0]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_222),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(dout_val_last_V_reg_133),
        .I4(i_reg_128[0]),
        .O(i_fu_98_p2[0]));
  LUT6 #(
    .INIT(64'h005A335A005ACC5A)) 
    \i_reg_128[1]_i_1 
       (.I0(i1_reg_67[0]),
        .I1(i_reg_128[0]),
        .I2(i1_reg_67[1]),
        .I3(ap_condition_91__0),
        .I4(dout_val_last_V_reg_133),
        .I5(i_reg_128[1]),
        .O(i_fu_98_p2[1]));
  LUT6 #(
    .INIT(64'h5999A99959995999)) 
    \i_reg_128[2]_i_1 
       (.I0(\i_reg_128[2]_i_2_n_222 ),
        .I1(i1_reg_67[2]),
        .I2(ap_enable_reg_pp0_iter1_reg_n_222),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(dout_val_last_V_reg_133),
        .I5(i_reg_128[2]),
        .O(i_fu_98_p2[2]));
  LUT6 #(
    .INIT(64'hFF5F335FFF5FFF5F)) 
    \i_reg_128[2]_i_2 
       (.I0(i1_reg_67[1]),
        .I1(i_reg_128[1]),
        .I2(i1_reg_67[0]),
        .I3(ap_condition_91__0),
        .I4(dout_val_last_V_reg_133),
        .I5(i_reg_128[0]),
        .O(\i_reg_128[2]_i_2_n_222 ));
  LUT6 #(
    .INIT(64'h5999A99959995999)) 
    \i_reg_128[3]_i_1 
       (.I0(\i_reg_128[3]_i_2_n_222 ),
        .I1(i1_reg_67[3]),
        .I2(ap_enable_reg_pp0_iter1_reg_n_222),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(dout_val_last_V_reg_133),
        .I5(i_reg_128[3]),
        .O(i_fu_98_p2[3]));
  LUT6 #(
    .INIT(64'hFBBBABBBFBBBFBBB)) 
    \i_reg_128[3]_i_2 
       (.I0(\i_reg_128[2]_i_2_n_222 ),
        .I1(i1_reg_67[2]),
        .I2(ap_enable_reg_pp0_iter1_reg_n_222),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(dout_val_last_V_reg_133),
        .I5(i_reg_128[2]),
        .O(\i_reg_128[3]_i_2_n_222 ));
  LUT6 #(
    .INIT(64'h5999A99959995999)) 
    \i_reg_128[4]_i_1 
       (.I0(\dout_val_last_V_reg_133[0]_i_8_n_222 ),
        .I1(i1_reg_67[4]),
        .I2(ap_enable_reg_pp0_iter1_reg_n_222),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(dout_val_last_V_reg_133),
        .I5(i_reg_128[4]),
        .O(i_fu_98_p2[4]));
  LUT6 #(
    .INIT(64'hA6665666A666A666)) 
    \i_reg_128[5]_i_1 
       (.I0(\i_reg_128[5]_i_2_n_222 ),
        .I1(i1_reg_67[5]),
        .I2(ap_enable_reg_pp0_iter1_reg_n_222),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(dout_val_last_V_reg_133),
        .I5(i_reg_128[5]),
        .O(i_fu_98_p2[5]));
  LUT6 #(
    .INIT(64'h000000002AEA2A2A)) 
    \i_reg_128[5]_i_2 
       (.I0(i1_reg_67[4]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_222),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(dout_val_last_V_reg_133),
        .I4(i_reg_128[4]),
        .I5(\dout_val_last_V_reg_133[0]_i_8_n_222 ),
        .O(\i_reg_128[5]_i_2_n_222 ));
  LUT6 #(
    .INIT(64'h5999A99959995999)) 
    \i_reg_128[6]_i_1 
       (.I0(\i_reg_128[8]_i_3_n_222 ),
        .I1(i1_reg_67[6]),
        .I2(ap_enable_reg_pp0_iter1_reg_n_222),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(dout_val_last_V_reg_133),
        .I5(i_reg_128[6]),
        .O(i_fu_98_p2[6]));
  LUT6 #(
    .INIT(64'hFFFFD0DF00002F20)) 
    \i_reg_128[7]_i_1 
       (.I0(i_reg_128[6]),
        .I1(dout_val_last_V_reg_133),
        .I2(ap_condition_91__0),
        .I3(i1_reg_67[6]),
        .I4(\i_reg_128[8]_i_3_n_222 ),
        .I5(\dout_val_last_V_reg_133[0]_i_7_n_222 ),
        .O(i_fu_98_p2[7]));
  LUT2 #(
    .INIT(4'h8)) 
    \i_reg_128[7]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_222),
        .O(ap_condition_91__0));
  LUT4 #(
    .INIT(16'hDF20)) 
    \i_reg_128[8]_i_2 
       (.I0(\dout_val_last_V_reg_133[0]_i_7_n_222 ),
        .I1(\i_reg_128[8]_i_3_n_222 ),
        .I2(\dout_val_last_V_reg_133[0]_i_4_n_222 ),
        .I3(\tmp_1_reg_124[0]_i_1_n_222 ),
        .O(i_fu_98_p2[8]));
  LUT6 #(
    .INIT(64'hF7775777F777F777)) 
    \i_reg_128[8]_i_3 
       (.I0(\i_reg_128[5]_i_2_n_222 ),
        .I1(i1_reg_67[5]),
        .I2(ap_enable_reg_pp0_iter1_reg_n_222),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(dout_val_last_V_reg_133),
        .I5(i_reg_128[5]),
        .O(\i_reg_128[8]_i_3_n_222 ));
  FDRE \i_reg_128_reg[0] 
       (.C(ap_clk),
        .CE(\i_reg_128_reg[0]_0 ),
        .D(i_fu_98_p2[0]),
        .Q(i_reg_128[0]),
        .R(1'b0));
  FDRE \i_reg_128_reg[1] 
       (.C(ap_clk),
        .CE(\i_reg_128_reg[0]_0 ),
        .D(i_fu_98_p2[1]),
        .Q(i_reg_128[1]),
        .R(1'b0));
  FDRE \i_reg_128_reg[2] 
       (.C(ap_clk),
        .CE(\i_reg_128_reg[0]_0 ),
        .D(i_fu_98_p2[2]),
        .Q(i_reg_128[2]),
        .R(1'b0));
  FDRE \i_reg_128_reg[3] 
       (.C(ap_clk),
        .CE(\i_reg_128_reg[0]_0 ),
        .D(i_fu_98_p2[3]),
        .Q(i_reg_128[3]),
        .R(1'b0));
  FDRE \i_reg_128_reg[4] 
       (.C(ap_clk),
        .CE(\i_reg_128_reg[0]_0 ),
        .D(i_fu_98_p2[4]),
        .Q(i_reg_128[4]),
        .R(1'b0));
  FDRE \i_reg_128_reg[5] 
       (.C(ap_clk),
        .CE(\i_reg_128_reg[0]_0 ),
        .D(i_fu_98_p2[5]),
        .Q(i_reg_128[5]),
        .R(1'b0));
  FDRE \i_reg_128_reg[6] 
       (.C(ap_clk),
        .CE(\i_reg_128_reg[0]_0 ),
        .D(i_fu_98_p2[6]),
        .Q(i_reg_128[6]),
        .R(1'b0));
  FDRE \i_reg_128_reg[7] 
       (.C(ap_clk),
        .CE(\i_reg_128_reg[0]_0 ),
        .D(i_fu_98_p2[7]),
        .Q(i_reg_128[7]),
        .R(1'b0));
  FDRE \i_reg_128_reg[8] 
       (.C(ap_clk),
        .CE(\i_reg_128_reg[0]_0 ),
        .D(i_fu_98_p2[8]),
        .Q(i_reg_128[8]),
        .R(1'b0));
  FDRE \real_spectrum_hi_i_read_reg_143_reg[0] 
       (.C(ap_clk),
        .CE(real_spectrum_hi_i_read_reg_1430),
        .D(\real_spectrum_hi_i_read_reg_143_reg[31]_0 [0]),
        .Q(real_spectrum_hi_i_read_reg_143[0]),
        .R(1'b0));
  FDRE \real_spectrum_hi_i_read_reg_143_reg[10] 
       (.C(ap_clk),
        .CE(real_spectrum_hi_i_read_reg_1430),
        .D(\real_spectrum_hi_i_read_reg_143_reg[31]_0 [10]),
        .Q(real_spectrum_hi_i_read_reg_143[10]),
        .R(1'b0));
  FDRE \real_spectrum_hi_i_read_reg_143_reg[11] 
       (.C(ap_clk),
        .CE(real_spectrum_hi_i_read_reg_1430),
        .D(\real_spectrum_hi_i_read_reg_143_reg[31]_0 [11]),
        .Q(real_spectrum_hi_i_read_reg_143[11]),
        .R(1'b0));
  FDRE \real_spectrum_hi_i_read_reg_143_reg[12] 
       (.C(ap_clk),
        .CE(real_spectrum_hi_i_read_reg_1430),
        .D(\real_spectrum_hi_i_read_reg_143_reg[31]_0 [12]),
        .Q(real_spectrum_hi_i_read_reg_143[12]),
        .R(1'b0));
  FDRE \real_spectrum_hi_i_read_reg_143_reg[13] 
       (.C(ap_clk),
        .CE(real_spectrum_hi_i_read_reg_1430),
        .D(\real_spectrum_hi_i_read_reg_143_reg[31]_0 [13]),
        .Q(real_spectrum_hi_i_read_reg_143[13]),
        .R(1'b0));
  FDRE \real_spectrum_hi_i_read_reg_143_reg[14] 
       (.C(ap_clk),
        .CE(real_spectrum_hi_i_read_reg_1430),
        .D(\real_spectrum_hi_i_read_reg_143_reg[31]_0 [14]),
        .Q(real_spectrum_hi_i_read_reg_143[14]),
        .R(1'b0));
  FDRE \real_spectrum_hi_i_read_reg_143_reg[15] 
       (.C(ap_clk),
        .CE(real_spectrum_hi_i_read_reg_1430),
        .D(\real_spectrum_hi_i_read_reg_143_reg[31]_0 [15]),
        .Q(real_spectrum_hi_i_read_reg_143[15]),
        .R(1'b0));
  FDRE \real_spectrum_hi_i_read_reg_143_reg[16] 
       (.C(ap_clk),
        .CE(real_spectrum_hi_i_read_reg_1430),
        .D(\real_spectrum_hi_i_read_reg_143_reg[31]_0 [16]),
        .Q(real_spectrum_hi_i_read_reg_143[16]),
        .R(1'b0));
  FDRE \real_spectrum_hi_i_read_reg_143_reg[17] 
       (.C(ap_clk),
        .CE(real_spectrum_hi_i_read_reg_1430),
        .D(\real_spectrum_hi_i_read_reg_143_reg[31]_0 [17]),
        .Q(real_spectrum_hi_i_read_reg_143[17]),
        .R(1'b0));
  FDRE \real_spectrum_hi_i_read_reg_143_reg[18] 
       (.C(ap_clk),
        .CE(real_spectrum_hi_i_read_reg_1430),
        .D(\real_spectrum_hi_i_read_reg_143_reg[31]_0 [18]),
        .Q(real_spectrum_hi_i_read_reg_143[18]),
        .R(1'b0));
  FDRE \real_spectrum_hi_i_read_reg_143_reg[19] 
       (.C(ap_clk),
        .CE(real_spectrum_hi_i_read_reg_1430),
        .D(\real_spectrum_hi_i_read_reg_143_reg[31]_0 [19]),
        .Q(real_spectrum_hi_i_read_reg_143[19]),
        .R(1'b0));
  FDRE \real_spectrum_hi_i_read_reg_143_reg[1] 
       (.C(ap_clk),
        .CE(real_spectrum_hi_i_read_reg_1430),
        .D(\real_spectrum_hi_i_read_reg_143_reg[31]_0 [1]),
        .Q(real_spectrum_hi_i_read_reg_143[1]),
        .R(1'b0));
  FDRE \real_spectrum_hi_i_read_reg_143_reg[20] 
       (.C(ap_clk),
        .CE(real_spectrum_hi_i_read_reg_1430),
        .D(\real_spectrum_hi_i_read_reg_143_reg[31]_0 [20]),
        .Q(real_spectrum_hi_i_read_reg_143[20]),
        .R(1'b0));
  FDRE \real_spectrum_hi_i_read_reg_143_reg[21] 
       (.C(ap_clk),
        .CE(real_spectrum_hi_i_read_reg_1430),
        .D(\real_spectrum_hi_i_read_reg_143_reg[31]_0 [21]),
        .Q(real_spectrum_hi_i_read_reg_143[21]),
        .R(1'b0));
  FDRE \real_spectrum_hi_i_read_reg_143_reg[22] 
       (.C(ap_clk),
        .CE(real_spectrum_hi_i_read_reg_1430),
        .D(\real_spectrum_hi_i_read_reg_143_reg[31]_0 [22]),
        .Q(real_spectrum_hi_i_read_reg_143[22]),
        .R(1'b0));
  FDRE \real_spectrum_hi_i_read_reg_143_reg[23] 
       (.C(ap_clk),
        .CE(real_spectrum_hi_i_read_reg_1430),
        .D(\real_spectrum_hi_i_read_reg_143_reg[31]_0 [23]),
        .Q(real_spectrum_hi_i_read_reg_143[23]),
        .R(1'b0));
  FDRE \real_spectrum_hi_i_read_reg_143_reg[24] 
       (.C(ap_clk),
        .CE(real_spectrum_hi_i_read_reg_1430),
        .D(\real_spectrum_hi_i_read_reg_143_reg[31]_0 [24]),
        .Q(real_spectrum_hi_i_read_reg_143[24]),
        .R(1'b0));
  FDRE \real_spectrum_hi_i_read_reg_143_reg[25] 
       (.C(ap_clk),
        .CE(real_spectrum_hi_i_read_reg_1430),
        .D(\real_spectrum_hi_i_read_reg_143_reg[31]_0 [25]),
        .Q(real_spectrum_hi_i_read_reg_143[25]),
        .R(1'b0));
  FDRE \real_spectrum_hi_i_read_reg_143_reg[26] 
       (.C(ap_clk),
        .CE(real_spectrum_hi_i_read_reg_1430),
        .D(\real_spectrum_hi_i_read_reg_143_reg[31]_0 [26]),
        .Q(real_spectrum_hi_i_read_reg_143[26]),
        .R(1'b0));
  FDRE \real_spectrum_hi_i_read_reg_143_reg[27] 
       (.C(ap_clk),
        .CE(real_spectrum_hi_i_read_reg_1430),
        .D(\real_spectrum_hi_i_read_reg_143_reg[31]_0 [27]),
        .Q(real_spectrum_hi_i_read_reg_143[27]),
        .R(1'b0));
  FDRE \real_spectrum_hi_i_read_reg_143_reg[28] 
       (.C(ap_clk),
        .CE(real_spectrum_hi_i_read_reg_1430),
        .D(\real_spectrum_hi_i_read_reg_143_reg[31]_0 [28]),
        .Q(real_spectrum_hi_i_read_reg_143[28]),
        .R(1'b0));
  FDRE \real_spectrum_hi_i_read_reg_143_reg[29] 
       (.C(ap_clk),
        .CE(real_spectrum_hi_i_read_reg_1430),
        .D(\real_spectrum_hi_i_read_reg_143_reg[31]_0 [29]),
        .Q(real_spectrum_hi_i_read_reg_143[29]),
        .R(1'b0));
  FDRE \real_spectrum_hi_i_read_reg_143_reg[2] 
       (.C(ap_clk),
        .CE(real_spectrum_hi_i_read_reg_1430),
        .D(\real_spectrum_hi_i_read_reg_143_reg[31]_0 [2]),
        .Q(real_spectrum_hi_i_read_reg_143[2]),
        .R(1'b0));
  FDRE \real_spectrum_hi_i_read_reg_143_reg[30] 
       (.C(ap_clk),
        .CE(real_spectrum_hi_i_read_reg_1430),
        .D(\real_spectrum_hi_i_read_reg_143_reg[31]_0 [30]),
        .Q(real_spectrum_hi_i_read_reg_143[30]),
        .R(1'b0));
  FDRE \real_spectrum_hi_i_read_reg_143_reg[31] 
       (.C(ap_clk),
        .CE(real_spectrum_hi_i_read_reg_1430),
        .D(\real_spectrum_hi_i_read_reg_143_reg[31]_0 [31]),
        .Q(real_spectrum_hi_i_read_reg_143[31]),
        .R(1'b0));
  FDRE \real_spectrum_hi_i_read_reg_143_reg[3] 
       (.C(ap_clk),
        .CE(real_spectrum_hi_i_read_reg_1430),
        .D(\real_spectrum_hi_i_read_reg_143_reg[31]_0 [3]),
        .Q(real_spectrum_hi_i_read_reg_143[3]),
        .R(1'b0));
  FDRE \real_spectrum_hi_i_read_reg_143_reg[4] 
       (.C(ap_clk),
        .CE(real_spectrum_hi_i_read_reg_1430),
        .D(\real_spectrum_hi_i_read_reg_143_reg[31]_0 [4]),
        .Q(real_spectrum_hi_i_read_reg_143[4]),
        .R(1'b0));
  FDRE \real_spectrum_hi_i_read_reg_143_reg[5] 
       (.C(ap_clk),
        .CE(real_spectrum_hi_i_read_reg_1430),
        .D(\real_spectrum_hi_i_read_reg_143_reg[31]_0 [5]),
        .Q(real_spectrum_hi_i_read_reg_143[5]),
        .R(1'b0));
  FDRE \real_spectrum_hi_i_read_reg_143_reg[6] 
       (.C(ap_clk),
        .CE(real_spectrum_hi_i_read_reg_1430),
        .D(\real_spectrum_hi_i_read_reg_143_reg[31]_0 [6]),
        .Q(real_spectrum_hi_i_read_reg_143[6]),
        .R(1'b0));
  FDRE \real_spectrum_hi_i_read_reg_143_reg[7] 
       (.C(ap_clk),
        .CE(real_spectrum_hi_i_read_reg_1430),
        .D(\real_spectrum_hi_i_read_reg_143_reg[31]_0 [7]),
        .Q(real_spectrum_hi_i_read_reg_143[7]),
        .R(1'b0));
  FDRE \real_spectrum_hi_i_read_reg_143_reg[8] 
       (.C(ap_clk),
        .CE(real_spectrum_hi_i_read_reg_1430),
        .D(\real_spectrum_hi_i_read_reg_143_reg[31]_0 [8]),
        .Q(real_spectrum_hi_i_read_reg_143[8]),
        .R(1'b0));
  FDRE \real_spectrum_hi_i_read_reg_143_reg[9] 
       (.C(ap_clk),
        .CE(real_spectrum_hi_i_read_reg_1430),
        .D(\real_spectrum_hi_i_read_reg_143_reg[31]_0 [9]),
        .Q(real_spectrum_hi_i_read_reg_143[9]),
        .R(1'b0));
  FDRE \real_spectrum_lo_i_read_reg_138_reg[0] 
       (.C(ap_clk),
        .CE(real_spectrum_lo_i_read_reg_1380),
        .D(out[0]),
        .Q(real_spectrum_lo_i_read_reg_138[0]),
        .R(1'b0));
  FDRE \real_spectrum_lo_i_read_reg_138_reg[10] 
       (.C(ap_clk),
        .CE(real_spectrum_lo_i_read_reg_1380),
        .D(out[10]),
        .Q(real_spectrum_lo_i_read_reg_138[10]),
        .R(1'b0));
  FDRE \real_spectrum_lo_i_read_reg_138_reg[11] 
       (.C(ap_clk),
        .CE(real_spectrum_lo_i_read_reg_1380),
        .D(out[11]),
        .Q(real_spectrum_lo_i_read_reg_138[11]),
        .R(1'b0));
  FDRE \real_spectrum_lo_i_read_reg_138_reg[12] 
       (.C(ap_clk),
        .CE(real_spectrum_lo_i_read_reg_1380),
        .D(out[12]),
        .Q(real_spectrum_lo_i_read_reg_138[12]),
        .R(1'b0));
  FDRE \real_spectrum_lo_i_read_reg_138_reg[13] 
       (.C(ap_clk),
        .CE(real_spectrum_lo_i_read_reg_1380),
        .D(out[13]),
        .Q(real_spectrum_lo_i_read_reg_138[13]),
        .R(1'b0));
  FDRE \real_spectrum_lo_i_read_reg_138_reg[14] 
       (.C(ap_clk),
        .CE(real_spectrum_lo_i_read_reg_1380),
        .D(out[14]),
        .Q(real_spectrum_lo_i_read_reg_138[14]),
        .R(1'b0));
  FDRE \real_spectrum_lo_i_read_reg_138_reg[15] 
       (.C(ap_clk),
        .CE(real_spectrum_lo_i_read_reg_1380),
        .D(out[15]),
        .Q(real_spectrum_lo_i_read_reg_138[15]),
        .R(1'b0));
  FDRE \real_spectrum_lo_i_read_reg_138_reg[16] 
       (.C(ap_clk),
        .CE(real_spectrum_lo_i_read_reg_1380),
        .D(out[16]),
        .Q(real_spectrum_lo_i_read_reg_138[16]),
        .R(1'b0));
  FDRE \real_spectrum_lo_i_read_reg_138_reg[17] 
       (.C(ap_clk),
        .CE(real_spectrum_lo_i_read_reg_1380),
        .D(out[17]),
        .Q(real_spectrum_lo_i_read_reg_138[17]),
        .R(1'b0));
  FDRE \real_spectrum_lo_i_read_reg_138_reg[18] 
       (.C(ap_clk),
        .CE(real_spectrum_lo_i_read_reg_1380),
        .D(out[18]),
        .Q(real_spectrum_lo_i_read_reg_138[18]),
        .R(1'b0));
  FDRE \real_spectrum_lo_i_read_reg_138_reg[19] 
       (.C(ap_clk),
        .CE(real_spectrum_lo_i_read_reg_1380),
        .D(out[19]),
        .Q(real_spectrum_lo_i_read_reg_138[19]),
        .R(1'b0));
  FDRE \real_spectrum_lo_i_read_reg_138_reg[1] 
       (.C(ap_clk),
        .CE(real_spectrum_lo_i_read_reg_1380),
        .D(out[1]),
        .Q(real_spectrum_lo_i_read_reg_138[1]),
        .R(1'b0));
  FDRE \real_spectrum_lo_i_read_reg_138_reg[20] 
       (.C(ap_clk),
        .CE(real_spectrum_lo_i_read_reg_1380),
        .D(out[20]),
        .Q(real_spectrum_lo_i_read_reg_138[20]),
        .R(1'b0));
  FDRE \real_spectrum_lo_i_read_reg_138_reg[21] 
       (.C(ap_clk),
        .CE(real_spectrum_lo_i_read_reg_1380),
        .D(out[21]),
        .Q(real_spectrum_lo_i_read_reg_138[21]),
        .R(1'b0));
  FDRE \real_spectrum_lo_i_read_reg_138_reg[22] 
       (.C(ap_clk),
        .CE(real_spectrum_lo_i_read_reg_1380),
        .D(out[22]),
        .Q(real_spectrum_lo_i_read_reg_138[22]),
        .R(1'b0));
  FDRE \real_spectrum_lo_i_read_reg_138_reg[23] 
       (.C(ap_clk),
        .CE(real_spectrum_lo_i_read_reg_1380),
        .D(out[23]),
        .Q(real_spectrum_lo_i_read_reg_138[23]),
        .R(1'b0));
  FDRE \real_spectrum_lo_i_read_reg_138_reg[24] 
       (.C(ap_clk),
        .CE(real_spectrum_lo_i_read_reg_1380),
        .D(out[24]),
        .Q(real_spectrum_lo_i_read_reg_138[24]),
        .R(1'b0));
  FDRE \real_spectrum_lo_i_read_reg_138_reg[25] 
       (.C(ap_clk),
        .CE(real_spectrum_lo_i_read_reg_1380),
        .D(out[25]),
        .Q(real_spectrum_lo_i_read_reg_138[25]),
        .R(1'b0));
  FDRE \real_spectrum_lo_i_read_reg_138_reg[26] 
       (.C(ap_clk),
        .CE(real_spectrum_lo_i_read_reg_1380),
        .D(out[26]),
        .Q(real_spectrum_lo_i_read_reg_138[26]),
        .R(1'b0));
  FDRE \real_spectrum_lo_i_read_reg_138_reg[27] 
       (.C(ap_clk),
        .CE(real_spectrum_lo_i_read_reg_1380),
        .D(out[27]),
        .Q(real_spectrum_lo_i_read_reg_138[27]),
        .R(1'b0));
  FDRE \real_spectrum_lo_i_read_reg_138_reg[28] 
       (.C(ap_clk),
        .CE(real_spectrum_lo_i_read_reg_1380),
        .D(out[28]),
        .Q(real_spectrum_lo_i_read_reg_138[28]),
        .R(1'b0));
  FDRE \real_spectrum_lo_i_read_reg_138_reg[29] 
       (.C(ap_clk),
        .CE(real_spectrum_lo_i_read_reg_1380),
        .D(out[29]),
        .Q(real_spectrum_lo_i_read_reg_138[29]),
        .R(1'b0));
  FDRE \real_spectrum_lo_i_read_reg_138_reg[2] 
       (.C(ap_clk),
        .CE(real_spectrum_lo_i_read_reg_1380),
        .D(out[2]),
        .Q(real_spectrum_lo_i_read_reg_138[2]),
        .R(1'b0));
  FDRE \real_spectrum_lo_i_read_reg_138_reg[30] 
       (.C(ap_clk),
        .CE(real_spectrum_lo_i_read_reg_1380),
        .D(out[30]),
        .Q(real_spectrum_lo_i_read_reg_138[30]),
        .R(1'b0));
  FDRE \real_spectrum_lo_i_read_reg_138_reg[31] 
       (.C(ap_clk),
        .CE(real_spectrum_lo_i_read_reg_1380),
        .D(out[31]),
        .Q(real_spectrum_lo_i_read_reg_138[31]),
        .R(1'b0));
  FDRE \real_spectrum_lo_i_read_reg_138_reg[3] 
       (.C(ap_clk),
        .CE(real_spectrum_lo_i_read_reg_1380),
        .D(out[3]),
        .Q(real_spectrum_lo_i_read_reg_138[3]),
        .R(1'b0));
  FDRE \real_spectrum_lo_i_read_reg_138_reg[4] 
       (.C(ap_clk),
        .CE(real_spectrum_lo_i_read_reg_1380),
        .D(out[4]),
        .Q(real_spectrum_lo_i_read_reg_138[4]),
        .R(1'b0));
  FDRE \real_spectrum_lo_i_read_reg_138_reg[5] 
       (.C(ap_clk),
        .CE(real_spectrum_lo_i_read_reg_1380),
        .D(out[5]),
        .Q(real_spectrum_lo_i_read_reg_138[5]),
        .R(1'b0));
  FDRE \real_spectrum_lo_i_read_reg_138_reg[6] 
       (.C(ap_clk),
        .CE(real_spectrum_lo_i_read_reg_1380),
        .D(out[6]),
        .Q(real_spectrum_lo_i_read_reg_138[6]),
        .R(1'b0));
  FDRE \real_spectrum_lo_i_read_reg_138_reg[7] 
       (.C(ap_clk),
        .CE(real_spectrum_lo_i_read_reg_1380),
        .D(out[7]),
        .Q(real_spectrum_lo_i_read_reg_138[7]),
        .R(1'b0));
  FDRE \real_spectrum_lo_i_read_reg_138_reg[8] 
       (.C(ap_clk),
        .CE(real_spectrum_lo_i_read_reg_1380),
        .D(out[8]),
        .Q(real_spectrum_lo_i_read_reg_138[8]),
        .R(1'b0));
  FDRE \real_spectrum_lo_i_read_reg_138_reg[9] 
       (.C(ap_clk),
        .CE(real_spectrum_lo_i_read_reg_1380),
        .D(out[9]),
        .Q(real_spectrum_lo_i_read_reg_138[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_regslice_both regslice_both_dout_U
       (.\B_V_data_1_payload_A_reg[32]_0 (data_in),
        .\B_V_data_1_state_reg[0]_0 (\B_V_data_1_state_reg[0] ),
        .D(ap_NS_fsm),
        .E(E),
        .Loop_realfft_be_stream_output_proc4_U0_ap_start(Loop_realfft_be_stream_output_proc4_U0_ap_start),
        .Q({ap_CS_fsm_pp0_stage0,\ap_CS_fsm_reg_n_222_[0] }),
        .SR(i1_reg_67_0),
        .SS(SS),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1]_0 ),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_enable_reg_pp0_iter16(ap_enable_reg_pp0_iter16),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_0),
        .ap_enable_reg_pp0_iter1_reg_0(i1_reg_670),
        .ap_enable_reg_pp0_iter1_reg_1(regslice_both_dout_U_n_241),
        .ap_enable_reg_pp0_iter1_reg_2(ap_enable_reg_pp0_iter1_reg_n_222),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter3_reg(ap_enable_reg_pp0_iter3_reg_n_222),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(regslice_both_dout_U_n_223),
        .dout_TDATA(dout_TDATA),
        .dout_TREADY(dout_TREADY),
        .dout_val_last_V_fu_104_p2(dout_val_last_V_fu_104_p2),
        .dout_val_last_V_reg_133(dout_val_last_V_reg_133),
        .dout_val_last_V_reg_1330(dout_val_last_V_reg_1330),
        .\dout_val_last_V_reg_133_pp0_iter1_reg_reg[0] (regslice_both_dout_U_n_240),
        .dout_val_last_V_reg_133_pp0_iter2_reg(dout_val_last_V_reg_133_pp0_iter2_reg),
        .internal_empty_n_reg(regslice_both_dout_U_n_239),
        .internal_empty_n_reg_0(internal_empty_n_reg),
        .internal_full_n_reg(internal_full_n_reg),
        .mOutPtr0__1(mOutPtr0__1),
        .mOutPtr0__13(mOutPtr0__13),
        .mOutPtr0__1_0(mOutPtr0__1_0),
        .mOutPtr110_out(mOutPtr110_out),
        .real_spectrum_hi_i_empty_n(real_spectrum_hi_i_empty_n),
        .real_spectrum_hi_i_full_n(real_spectrum_hi_i_full_n),
        .real_spectrum_lo_i_empty_n(real_spectrum_lo_i_empty_n),
        .real_spectrum_lo_i_full_n(real_spectrum_lo_i_full_n),
        .\real_spectrum_lo_i_read_reg_138_reg[0] (\tmp_1_reg_124_reg[0]_0 ),
        .start_for_Loop_realfft_be_stream_output_proc4_U0_full_n(start_for_Loop_realfft_be_stream_output_proc4_U0_full_n),
        .start_once_reg(start_once_reg),
        .\tmp_1_reg_124_reg[0] (real_spectrum_hi_i_read_reg_1430),
        .\tmp_1_reg_124_reg[0]_0 (real_spectrum_lo_i_read_reg_1380));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    \tmp_1_reg_124[0]_i_1 
       (.I0(i_reg_128[8]),
        .I1(dout_val_last_V_reg_133),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_222),
        .I4(i1_reg_67[8]),
        .O(\tmp_1_reg_124[0]_i_1_n_222 ));
  FDRE \tmp_1_reg_124_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(dout_val_last_V_reg_1330),
        .D(\tmp_1_reg_124_reg[0]_0 ),
        .Q(tmp_1_reg_124_pp0_iter1_reg),
        .R(1'b0));
  FDRE \tmp_1_reg_124_reg[0] 
       (.C(ap_clk),
        .CE(dout_val_last_V_reg_1330),
        .D(\tmp_1_reg_124[0]_i_1_n_222 ),
        .Q(\tmp_1_reg_124_reg[0]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W
   (ram_reg,
    descramble_buf_M_imag_V_1_t_empty_n,
    descramble_buf_M_imag_V_1_i_full_n,
    ap_clk,
    Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_we0,
    Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_1_ce0,
    Q,
    ram_reg_0,
    ram_reg_1,
    Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0,
    SS,
    Loop_realfft_be_descramble_proc2_U0_ap_ready,
    pop_buf,
    Loop_realfft_be_buffer_proc1_U0_ap_done,
    ap_sync_reg_channel_write_descramble_buf_M_imag_V_1,
    ap_rst_n);
  output [15:0]ram_reg;
  output descramble_buf_M_imag_V_1_t_empty_n;
  output descramble_buf_M_imag_V_1_i_full_n;
  input ap_clk;
  input Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_we0;
  input Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_1_ce0;
  input [7:0]Q;
  input [7:0]ram_reg_0;
  input [15:0]ram_reg_1;
  input Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0;
  input [0:0]SS;
  input Loop_realfft_be_descramble_proc2_U0_ap_ready;
  input pop_buf;
  input Loop_realfft_be_buffer_proc1_U0_ap_done;
  input ap_sync_reg_channel_write_descramble_buf_M_imag_V_1;
  input ap_rst_n;

  wire Loop_realfft_be_buffer_proc1_U0_ap_done;
  wire Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0;
  wire Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_we0;
  wire Loop_realfft_be_descramble_proc2_U0_ap_ready;
  wire Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_1_ce0;
  wire [7:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_sync_reg_channel_write_descramble_buf_M_imag_V_1;
  wire [1:0]count;
  wire \count[0]_i_1_n_222 ;
  wire \count[1]_i_1_n_222 ;
  wire descramble_buf_M_imag_V_1_i_full_n;
  wire descramble_buf_M_imag_V_1_t_empty_n;
  wire empty_n_i_1__6_n_222;
  wire empty_n_i_2__3_n_222;
  wire full_n_i_1__4_n_222;
  wire \iptr[0]_i_1__1_n_222 ;
  wire [0:0]memcore_iaddr;
  wire pop_buf;
  wire [15:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [15:0]ram_reg_1;
  wire \tptr[0]_i_1__1_n_222 ;
  wire \tptr_reg_n_222_[0] ;

  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \count[0]_i_1 
       (.I0(Loop_realfft_be_descramble_proc2_U0_ap_ready),
        .I1(descramble_buf_M_imag_V_1_t_empty_n),
        .I2(Loop_realfft_be_buffer_proc1_U0_ap_done),
        .I3(descramble_buf_M_imag_V_1_i_full_n),
        .I4(ap_sync_reg_channel_write_descramble_buf_M_imag_V_1),
        .I5(count[0]),
        .O(\count[0]_i_1_n_222 ));
  LUT6 #(
    .INIT(64'hBAAADFFF45552000)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(ap_sync_reg_channel_write_descramble_buf_M_imag_V_1),
        .I2(descramble_buf_M_imag_V_1_i_full_n),
        .I3(Loop_realfft_be_buffer_proc1_U0_ap_done),
        .I4(pop_buf),
        .I5(count[1]),
        .O(\count[1]_i_1_n_222 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_222 ),
        .Q(count[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_222 ),
        .Q(count[1]),
        .R(SS));
  LUT6 #(
    .INIT(64'hF2F2220000000000)) 
    empty_n_i_1__6
       (.I0(Loop_realfft_be_buffer_proc1_U0_ap_done),
        .I1(ap_sync_reg_channel_write_descramble_buf_M_imag_V_1),
        .I2(descramble_buf_M_imag_V_1_t_empty_n),
        .I3(count[0]),
        .I4(empty_n_i_2__3_n_222),
        .I5(ap_rst_n),
        .O(empty_n_i_1__6_n_222));
  LUT3 #(
    .INIT(8'hBF)) 
    empty_n_i_2__3
       (.I0(count[1]),
        .I1(Loop_realfft_be_descramble_proc2_U0_ap_ready),
        .I2(descramble_buf_M_imag_V_1_t_empty_n),
        .O(empty_n_i_2__3_n_222));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__6_n_222),
        .Q(descramble_buf_M_imag_V_1_t_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFAFAFAFAFAFAFABA)) 
    full_n_i_1__4
       (.I0(pop_buf),
        .I1(Loop_realfft_be_buffer_proc1_U0_ap_done),
        .I2(descramble_buf_M_imag_V_1_i_full_n),
        .I3(ap_sync_reg_channel_write_descramble_buf_M_imag_V_1),
        .I4(count[0]),
        .I5(count[1]),
        .O(full_n_i_1__4_n_222));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_222),
        .Q(descramble_buf_M_imag_V_1_i_full_n),
        .S(SS));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_memcore_13 hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_memcore_U
       (.ADDRARDADDR({Q[0],Q[1],Q[2],Q[3],Q[4],Q[5],Q[6],Q[7],memcore_iaddr}),
        .ADDRBWRADDR({ram_reg_0,\tptr_reg_n_222_[0] }),
        .Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0(Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0),
        .Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_we0(Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_we0),
        .Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_1_ce0(Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_1_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_1));
  LUT4 #(
    .INIT(16'hF708)) 
    \iptr[0]_i_1__1 
       (.I0(Loop_realfft_be_buffer_proc1_U0_ap_done),
        .I1(descramble_buf_M_imag_V_1_i_full_n),
        .I2(ap_sync_reg_channel_write_descramble_buf_M_imag_V_1),
        .I3(memcore_iaddr),
        .O(\iptr[0]_i_1__1_n_222 ));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr[0]_i_1__1_n_222 ),
        .Q(memcore_iaddr),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1__1 
       (.I0(Loop_realfft_be_descramble_proc2_U0_ap_ready),
        .I1(descramble_buf_M_imag_V_1_t_empty_n),
        .I2(\tptr_reg_n_222_[0] ),
        .O(\tptr[0]_i_1__1_n_222 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__1_n_222 ),
        .Q(\tptr_reg_n_222_[0] ),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_0
   (ram_reg,
    descramble_buf_M_imag_V_t_empty_n,
    descramble_buf_M_imag_V_i_full_n,
    ap_sync_channel_write_descramble_buf_M_imag_V,
    empty_n_reg_0,
    ap_clk,
    Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_we0,
    Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_ce0,
    Q,
    ADDRBWRADDR,
    ram_reg_0,
    Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0,
    SS,
    ap_sync_reg_channel_write_descramble_buf_M_imag_V,
    Loop_realfft_be_buffer_proc1_U0_ap_done,
    Loop_realfft_be_descramble_proc2_U0_ap_ready,
    descramble_buf_M_imag_V_1_t_empty_n,
    real_spectrum_hi_buf_M_real_V_t_empty_n,
    real_spectrum_hi_buf_M_imag_V_t_empty_n,
    pop_buf,
    ap_rst_n);
  output [15:0]ram_reg;
  output descramble_buf_M_imag_V_t_empty_n;
  output descramble_buf_M_imag_V_i_full_n;
  output ap_sync_channel_write_descramble_buf_M_imag_V;
  output empty_n_reg_0;
  input ap_clk;
  input Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_we0;
  input Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_ce0;
  input [7:0]Q;
  input [7:0]ADDRBWRADDR;
  input [15:0]ram_reg_0;
  input Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0;
  input [0:0]SS;
  input ap_sync_reg_channel_write_descramble_buf_M_imag_V;
  input Loop_realfft_be_buffer_proc1_U0_ap_done;
  input Loop_realfft_be_descramble_proc2_U0_ap_ready;
  input descramble_buf_M_imag_V_1_t_empty_n;
  input real_spectrum_hi_buf_M_real_V_t_empty_n;
  input real_spectrum_hi_buf_M_imag_V_t_empty_n;
  input pop_buf;
  input ap_rst_n;

  wire [7:0]ADDRBWRADDR;
  wire Loop_realfft_be_buffer_proc1_U0_ap_done;
  wire Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0;
  wire Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_we0;
  wire Loop_realfft_be_descramble_proc2_U0_ap_ready;
  wire Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_ce0;
  wire [7:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_sync_channel_write_descramble_buf_M_imag_V;
  wire ap_sync_reg_channel_write_descramble_buf_M_imag_V;
  wire [1:0]count;
  wire \count[0]_i_1_n_222 ;
  wire \count[1]_i_1_n_222 ;
  wire descramble_buf_M_imag_V_1_t_empty_n;
  wire descramble_buf_M_imag_V_i_full_n;
  wire descramble_buf_M_imag_V_t_empty_n;
  wire empty_n_i_1__5_n_222;
  wire empty_n_i_2__4_n_222;
  wire empty_n_reg_0;
  wire full_n_i_1__3_n_222;
  wire \iptr[0]_i_1__2_n_222 ;
  wire [0:0]memcore_iaddr;
  wire [0:0]memcore_taddr;
  wire pop_buf;
  wire [15:0]ram_reg;
  wire [15:0]ram_reg_0;
  wire real_spectrum_hi_buf_M_imag_V_t_empty_n;
  wire real_spectrum_hi_buf_M_real_V_t_empty_n;
  wire \tptr[0]_i_1__2_n_222 ;

  LUT4 #(
    .INIT(16'h0001)) 
    ap_idle_INST_0_i_6
       (.I0(descramble_buf_M_imag_V_t_empty_n),
        .I1(descramble_buf_M_imag_V_1_t_empty_n),
        .I2(real_spectrum_hi_buf_M_real_V_t_empty_n),
        .I3(real_spectrum_hi_buf_M_imag_V_t_empty_n),
        .O(empty_n_reg_0));
  LUT3 #(
    .INIT(8'hEA)) 
    ap_sync_reg_channel_write_descramble_buf_M_imag_V_i_1
       (.I0(ap_sync_reg_channel_write_descramble_buf_M_imag_V),
        .I1(descramble_buf_M_imag_V_i_full_n),
        .I2(Loop_realfft_be_buffer_proc1_U0_ap_done),
        .O(ap_sync_channel_write_descramble_buf_M_imag_V));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \count[0]_i_1 
       (.I0(Loop_realfft_be_descramble_proc2_U0_ap_ready),
        .I1(descramble_buf_M_imag_V_t_empty_n),
        .I2(Loop_realfft_be_buffer_proc1_U0_ap_done),
        .I3(descramble_buf_M_imag_V_i_full_n),
        .I4(ap_sync_reg_channel_write_descramble_buf_M_imag_V),
        .I5(count[0]),
        .O(\count[0]_i_1_n_222 ));
  LUT6 #(
    .INIT(64'hBAAADFFF45552000)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(ap_sync_reg_channel_write_descramble_buf_M_imag_V),
        .I2(descramble_buf_M_imag_V_i_full_n),
        .I3(Loop_realfft_be_buffer_proc1_U0_ap_done),
        .I4(pop_buf),
        .I5(count[1]),
        .O(\count[1]_i_1_n_222 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_222 ),
        .Q(count[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_222 ),
        .Q(count[1]),
        .R(SS));
  LUT6 #(
    .INIT(64'hF2F2220000000000)) 
    empty_n_i_1__5
       (.I0(Loop_realfft_be_buffer_proc1_U0_ap_done),
        .I1(ap_sync_reg_channel_write_descramble_buf_M_imag_V),
        .I2(descramble_buf_M_imag_V_t_empty_n),
        .I3(count[0]),
        .I4(empty_n_i_2__4_n_222),
        .I5(ap_rst_n),
        .O(empty_n_i_1__5_n_222));
  LUT3 #(
    .INIT(8'hBF)) 
    empty_n_i_2__4
       (.I0(count[1]),
        .I1(Loop_realfft_be_descramble_proc2_U0_ap_ready),
        .I2(descramble_buf_M_imag_V_t_empty_n),
        .O(empty_n_i_2__4_n_222));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__5_n_222),
        .Q(descramble_buf_M_imag_V_t_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFAFAFAFAFAFAFABA)) 
    full_n_i_1__3
       (.I0(pop_buf),
        .I1(Loop_realfft_be_buffer_proc1_U0_ap_done),
        .I2(descramble_buf_M_imag_V_i_full_n),
        .I3(ap_sync_reg_channel_write_descramble_buf_M_imag_V),
        .I4(count[0]),
        .I5(count[1]),
        .O(full_n_i_1__3_n_222));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_222),
        .Q(descramble_buf_M_imag_V_i_full_n),
        .S(SS));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_memcore_12 hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_memcore_U
       (.ADDRARDADDR({Q[0],Q[1],Q[2],Q[3],Q[4],Q[5],Q[6],Q[7],memcore_iaddr}),
        .ADDRBWRADDR({ADDRBWRADDR,memcore_taddr}),
        .Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0(Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0),
        .Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_we0(Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_we0),
        .Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_ce0(Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0));
  LUT4 #(
    .INIT(16'hF708)) 
    \iptr[0]_i_1__2 
       (.I0(Loop_realfft_be_buffer_proc1_U0_ap_done),
        .I1(descramble_buf_M_imag_V_i_full_n),
        .I2(ap_sync_reg_channel_write_descramble_buf_M_imag_V),
        .I3(memcore_iaddr),
        .O(\iptr[0]_i_1__2_n_222 ));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr[0]_i_1__2_n_222 ),
        .Q(memcore_iaddr),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1__2 
       (.I0(Loop_realfft_be_descramble_proc2_U0_ap_ready),
        .I1(descramble_buf_M_imag_V_t_empty_n),
        .I2(memcore_taddr),
        .O(\tptr[0]_i_1__2_n_222 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__2_n_222 ),
        .Q(memcore_taddr),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_1
   (ram_reg,
    descramble_buf_M_real_V_1_t_empty_n,
    descramble_buf_M_real_V_1_i_full_n,
    ap_sync_channel_write_descramble_buf_M_real_V_1,
    empty_n_reg_0,
    empty_n_reg_1,
    ap_clk,
    Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_we0,
    Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_1_ce0,
    Q,
    ram_reg_0,
    DIADI,
    Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0,
    SS,
    \count_reg[1]_0 ,
    Loop_realfft_be_buffer_proc1_U0_ap_done,
    descramble_buf_M_real_V_t_empty_n,
    ap_idle_INST_0_i_2,
    ap_start,
    ap_idle_INST_0_i_2_0,
    Loop_realfft_be_descramble_proc2_U0_ap_ready,
    start_for_Loop_realfft_be_stream_output_proc4_U0_full_n,
    start_once_reg,
    ap_idle,
    pop_buf,
    ap_rst_n);
  output [15:0]ram_reg;
  output descramble_buf_M_real_V_1_t_empty_n;
  output descramble_buf_M_real_V_1_i_full_n;
  output ap_sync_channel_write_descramble_buf_M_real_V_1;
  output empty_n_reg_0;
  output empty_n_reg_1;
  input ap_clk;
  input Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_we0;
  input Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_1_ce0;
  input [7:0]Q;
  input [7:0]ram_reg_0;
  input [15:0]DIADI;
  input Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0;
  input [0:0]SS;
  input \count_reg[1]_0 ;
  input Loop_realfft_be_buffer_proc1_U0_ap_done;
  input descramble_buf_M_real_V_t_empty_n;
  input ap_idle_INST_0_i_2;
  input ap_start;
  input ap_idle_INST_0_i_2_0;
  input Loop_realfft_be_descramble_proc2_U0_ap_ready;
  input start_for_Loop_realfft_be_stream_output_proc4_U0_full_n;
  input start_once_reg;
  input ap_idle;
  input pop_buf;
  input ap_rst_n;

  wire [15:0]DIADI;
  wire Loop_realfft_be_buffer_proc1_U0_ap_done;
  wire Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0;
  wire Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_we0;
  wire Loop_realfft_be_descramble_proc2_U0_ap_ready;
  wire Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_1_ce0;
  wire [7:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_idle;
  wire ap_idle_INST_0_i_2;
  wire ap_idle_INST_0_i_2_0;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_channel_write_descramble_buf_M_real_V_1;
  wire [1:0]count;
  wire \count[0]_i_1_n_222 ;
  wire \count[1]_i_1_n_222 ;
  wire \count_reg[1]_0 ;
  wire descramble_buf_M_real_V_1_i_full_n;
  wire descramble_buf_M_real_V_1_t_empty_n;
  wire descramble_buf_M_real_V_t_empty_n;
  wire empty_n_i_1__3_n_222;
  wire empty_n_i_2__5_n_222;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire full_n_i_1__2_n_222;
  wire \iptr[0]_i_1__3_n_222 ;
  wire [0:0]memcore_iaddr;
  wire pop_buf;
  wire [15:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire start_for_Loop_realfft_be_stream_output_proc4_U0_full_n;
  wire start_once_reg;
  wire \tptr[0]_i_1__3_n_222 ;
  wire \tptr_reg_n_222_[0] ;

  LUT5 #(
    .INIT(32'h88800000)) 
    ap_idle_INST_0_i_1
       (.I0(descramble_buf_M_real_V_1_t_empty_n),
        .I1(descramble_buf_M_real_V_t_empty_n),
        .I2(start_for_Loop_realfft_be_stream_output_proc4_U0_full_n),
        .I3(start_once_reg),
        .I4(ap_idle),
        .O(empty_n_reg_1));
  LUT5 #(
    .INIT(32'h10110000)) 
    ap_idle_INST_0_i_5
       (.I0(descramble_buf_M_real_V_1_t_empty_n),
        .I1(descramble_buf_M_real_V_t_empty_n),
        .I2(ap_idle_INST_0_i_2),
        .I3(ap_start),
        .I4(ap_idle_INST_0_i_2_0),
        .O(empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    ap_sync_reg_channel_write_descramble_buf_M_real_V_1_i_1
       (.I0(\count_reg[1]_0 ),
        .I1(descramble_buf_M_real_V_1_i_full_n),
        .I2(Loop_realfft_be_buffer_proc1_U0_ap_done),
        .O(ap_sync_channel_write_descramble_buf_M_real_V_1));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \count[0]_i_1 
       (.I0(Loop_realfft_be_descramble_proc2_U0_ap_ready),
        .I1(descramble_buf_M_real_V_1_t_empty_n),
        .I2(Loop_realfft_be_buffer_proc1_U0_ap_done),
        .I3(descramble_buf_M_real_V_1_i_full_n),
        .I4(\count_reg[1]_0 ),
        .I5(count[0]),
        .O(\count[0]_i_1_n_222 ));
  LUT6 #(
    .INIT(64'hBAAADFFF45552000)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(\count_reg[1]_0 ),
        .I2(descramble_buf_M_real_V_1_i_full_n),
        .I3(Loop_realfft_be_buffer_proc1_U0_ap_done),
        .I4(pop_buf),
        .I5(count[1]),
        .O(\count[1]_i_1_n_222 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_222 ),
        .Q(count[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_222 ),
        .Q(count[1]),
        .R(SS));
  LUT6 #(
    .INIT(64'hF2F2220000000000)) 
    empty_n_i_1__3
       (.I0(Loop_realfft_be_buffer_proc1_U0_ap_done),
        .I1(\count_reg[1]_0 ),
        .I2(descramble_buf_M_real_V_1_t_empty_n),
        .I3(count[0]),
        .I4(empty_n_i_2__5_n_222),
        .I5(ap_rst_n),
        .O(empty_n_i_1__3_n_222));
  LUT3 #(
    .INIT(8'hBF)) 
    empty_n_i_2__5
       (.I0(count[1]),
        .I1(Loop_realfft_be_descramble_proc2_U0_ap_ready),
        .I2(descramble_buf_M_real_V_1_t_empty_n),
        .O(empty_n_i_2__5_n_222));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_222),
        .Q(descramble_buf_M_real_V_1_t_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFAFAFAFAFAFAFABA)) 
    full_n_i_1__2
       (.I0(pop_buf),
        .I1(Loop_realfft_be_buffer_proc1_U0_ap_done),
        .I2(descramble_buf_M_real_V_1_i_full_n),
        .I3(\count_reg[1]_0 ),
        .I4(count[0]),
        .I5(count[1]),
        .O(full_n_i_1__2_n_222));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_222),
        .Q(descramble_buf_M_real_V_1_i_full_n),
        .S(SS));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_memcore_11 hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_memcore_U
       (.ADDRARDADDR({Q[0],Q[1],Q[2],Q[3],Q[4],Q[5],Q[6],Q[7],memcore_iaddr}),
        .ADDRBWRADDR({ram_reg_0,\tptr_reg_n_222_[0] }),
        .DIADI(DIADI),
        .Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0(Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0),
        .Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_we0(Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_we0),
        .Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_1_ce0(Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_1_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \iptr[0]_i_1__3 
       (.I0(Loop_realfft_be_buffer_proc1_U0_ap_done),
        .I1(descramble_buf_M_real_V_1_i_full_n),
        .I2(\count_reg[1]_0 ),
        .I3(memcore_iaddr),
        .O(\iptr[0]_i_1__3_n_222 ));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr[0]_i_1__3_n_222 ),
        .Q(memcore_iaddr),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1__3 
       (.I0(Loop_realfft_be_descramble_proc2_U0_ap_ready),
        .I1(descramble_buf_M_real_V_1_t_empty_n),
        .I2(\tptr_reg_n_222_[0] ),
        .O(\tptr[0]_i_1__3_n_222 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__3_n_222 ),
        .Q(\tptr_reg_n_222_[0] ),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_2
   (ram_reg,
    descramble_buf_M_real_V_t_empty_n,
    descramble_buf_M_real_V_i_full_n,
    ap_clk,
    Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_we0,
    Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_ce0,
    Q,
    ram_reg_0,
    DIADI,
    Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0,
    SS,
    Loop_realfft_be_descramble_proc2_U0_ap_ready,
    pop_buf,
    Loop_realfft_be_buffer_proc1_U0_ap_done,
    ap_sync_reg_channel_write_descramble_buf_M_real_V,
    ap_rst_n);
  output [15:0]ram_reg;
  output descramble_buf_M_real_V_t_empty_n;
  output descramble_buf_M_real_V_i_full_n;
  input ap_clk;
  input Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_we0;
  input Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_ce0;
  input [7:0]Q;
  input [7:0]ram_reg_0;
  input [15:0]DIADI;
  input Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0;
  input [0:0]SS;
  input Loop_realfft_be_descramble_proc2_U0_ap_ready;
  input pop_buf;
  input Loop_realfft_be_buffer_proc1_U0_ap_done;
  input ap_sync_reg_channel_write_descramble_buf_M_real_V;
  input ap_rst_n;

  wire [15:0]DIADI;
  wire Loop_realfft_be_buffer_proc1_U0_ap_done;
  wire Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0;
  wire Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_we0;
  wire Loop_realfft_be_descramble_proc2_U0_ap_ready;
  wire Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_ce0;
  wire [7:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_sync_reg_channel_write_descramble_buf_M_real_V;
  wire [1:0]count;
  wire \count[0]_i_1_n_222 ;
  wire \count[1]_i_1_n_222 ;
  wire descramble_buf_M_real_V_i_full_n;
  wire descramble_buf_M_real_V_t_empty_n;
  wire empty_n_i_1__4_n_222;
  wire empty_n_i_2__6_n_222;
  wire full_n_i_1__1_n_222;
  wire \iptr[0]_i_1__4_n_222 ;
  wire [0:0]memcore_iaddr;
  wire [0:0]memcore_taddr;
  wire pop_buf;
  wire [15:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire \tptr[0]_i_1__4_n_222 ;

  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \count[0]_i_1 
       (.I0(Loop_realfft_be_descramble_proc2_U0_ap_ready),
        .I1(descramble_buf_M_real_V_t_empty_n),
        .I2(Loop_realfft_be_buffer_proc1_U0_ap_done),
        .I3(descramble_buf_M_real_V_i_full_n),
        .I4(ap_sync_reg_channel_write_descramble_buf_M_real_V),
        .I5(count[0]),
        .O(\count[0]_i_1_n_222 ));
  LUT6 #(
    .INIT(64'hBAAADFFF45552000)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(ap_sync_reg_channel_write_descramble_buf_M_real_V),
        .I2(descramble_buf_M_real_V_i_full_n),
        .I3(Loop_realfft_be_buffer_proc1_U0_ap_done),
        .I4(pop_buf),
        .I5(count[1]),
        .O(\count[1]_i_1_n_222 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_222 ),
        .Q(count[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_222 ),
        .Q(count[1]),
        .R(SS));
  LUT6 #(
    .INIT(64'hF2F2220000000000)) 
    empty_n_i_1__4
       (.I0(Loop_realfft_be_buffer_proc1_U0_ap_done),
        .I1(ap_sync_reg_channel_write_descramble_buf_M_real_V),
        .I2(descramble_buf_M_real_V_t_empty_n),
        .I3(count[0]),
        .I4(empty_n_i_2__6_n_222),
        .I5(ap_rst_n),
        .O(empty_n_i_1__4_n_222));
  LUT3 #(
    .INIT(8'hBF)) 
    empty_n_i_2__6
       (.I0(count[1]),
        .I1(Loop_realfft_be_descramble_proc2_U0_ap_ready),
        .I2(descramble_buf_M_real_V_t_empty_n),
        .O(empty_n_i_2__6_n_222));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__4_n_222),
        .Q(descramble_buf_M_real_V_t_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFAFAFAFAFAFAFABA)) 
    full_n_i_1__1
       (.I0(pop_buf),
        .I1(Loop_realfft_be_buffer_proc1_U0_ap_done),
        .I2(descramble_buf_M_real_V_i_full_n),
        .I3(ap_sync_reg_channel_write_descramble_buf_M_real_V),
        .I4(count[0]),
        .I5(count[1]),
        .O(full_n_i_1__1_n_222));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_222),
        .Q(descramble_buf_M_real_V_i_full_n),
        .S(SS));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_memcore_10 hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_memcore_U
       (.ADDRARDADDR({Q[0],Q[1],Q[2],Q[3],Q[4],Q[5],Q[6],Q[7],memcore_iaddr}),
        .ADDRBWRADDR({ram_reg_0,memcore_taddr}),
        .DIADI(DIADI),
        .Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0(Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0),
        .Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_we0(Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_we0),
        .Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_ce0(Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg));
  LUT4 #(
    .INIT(16'hF708)) 
    \iptr[0]_i_1__4 
       (.I0(Loop_realfft_be_buffer_proc1_U0_ap_done),
        .I1(descramble_buf_M_real_V_i_full_n),
        .I2(ap_sync_reg_channel_write_descramble_buf_M_real_V),
        .I3(memcore_iaddr),
        .O(\iptr[0]_i_1__4_n_222 ));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr[0]_i_1__4_n_222 ),
        .Q(memcore_iaddr),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1__4 
       (.I0(Loop_realfft_be_descramble_proc2_U0_ap_ready),
        .I1(descramble_buf_M_real_V_t_empty_n),
        .I2(memcore_taddr),
        .O(\tptr[0]_i_1__4_n_222 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__4_n_222 ),
        .Q(memcore_taddr),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_3
   (ram_reg,
    \iptr_reg[0]_0 ,
    real_spectrum_hi_buf_M_imag_V_t_empty_n,
    real_spectrum_hi_buf_M_imag_V_i_full_n,
    ap_clk,
    Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_we0,
    Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_buf_M_imag_V_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_0,
    SS,
    \iptr_reg[0]_1 ,
    ap_rst_n,
    Loop_realfft_be_descramble_proc2_U0_ap_done,
    ap_sync_reg_channel_write_real_spectrum_hi_buf_M_imag_V,
    Loop_realfft_be_descramble_proc2_U0_ap_ready,
    ap_done_reg,
    Loop_realfft_be_rev_real_hi_proc3_U0_ap_ready);
  output [15:0]ram_reg;
  output [0:0]\iptr_reg[0]_0 ;
  output real_spectrum_hi_buf_M_imag_V_t_empty_n;
  output real_spectrum_hi_buf_M_imag_V_i_full_n;
  input ap_clk;
  input Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_we0;
  input Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_buf_M_imag_V_ce0;
  input [7:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [15:0]ram_reg_0;
  input [0:0]SS;
  input \iptr_reg[0]_1 ;
  input ap_rst_n;
  input Loop_realfft_be_descramble_proc2_U0_ap_done;
  input ap_sync_reg_channel_write_real_spectrum_hi_buf_M_imag_V;
  input Loop_realfft_be_descramble_proc2_U0_ap_ready;
  input ap_done_reg;
  input Loop_realfft_be_rev_real_hi_proc3_U0_ap_ready;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire Loop_realfft_be_descramble_proc2_U0_ap_done;
  wire Loop_realfft_be_descramble_proc2_U0_ap_ready;
  wire Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_we0;
  wire Loop_realfft_be_rev_real_hi_proc3_U0_ap_ready;
  wire Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_buf_M_imag_V_ce0;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_sync_reg_channel_write_real_spectrum_hi_buf_M_imag_V;
  wire [1:0]count;
  wire \count[0]_i_1_n_222 ;
  wire \count[1]_i_1_n_222 ;
  wire empty_n_i_1__1_n_222;
  wire empty_n_i_2__1_n_222;
  wire full_n_i_1__6_n_222;
  wire [0:0]\iptr_reg[0]_0 ;
  wire \iptr_reg[0]_1 ;
  wire [0:0]memcore_taddr;
  wire pop_buf;
  wire [15:0]ram_reg;
  wire [15:0]ram_reg_0;
  wire real_spectrum_hi_buf_M_imag_V_i_full_n;
  wire real_spectrum_hi_buf_M_imag_V_t_empty_n;
  wire \tptr[0]_i_1__5_n_222 ;

  LUT6 #(
    .INIT(64'h5555A955AAAA56AA)) 
    \count[0]_i_1 
       (.I0(pop_buf),
        .I1(Loop_realfft_be_descramble_proc2_U0_ap_ready),
        .I2(ap_done_reg),
        .I3(real_spectrum_hi_buf_M_imag_V_i_full_n),
        .I4(ap_sync_reg_channel_write_real_spectrum_hi_buf_M_imag_V),
        .I5(count[0]),
        .O(\count[0]_i_1_n_222 ));
  LUT6 #(
    .INIT(64'hBAAADFFF45552000)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(ap_sync_reg_channel_write_real_spectrum_hi_buf_M_imag_V),
        .I2(real_spectrum_hi_buf_M_imag_V_i_full_n),
        .I3(Loop_realfft_be_descramble_proc2_U0_ap_done),
        .I4(pop_buf),
        .I5(count[1]),
        .O(\count[1]_i_1_n_222 ));
  LUT2 #(
    .INIT(4'h8)) 
    \count[1]_i_2__6 
       (.I0(real_spectrum_hi_buf_M_imag_V_t_empty_n),
        .I1(Loop_realfft_be_rev_real_hi_proc3_U0_ap_ready),
        .O(pop_buf));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_222 ),
        .Q(count[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_222 ),
        .Q(count[1]),
        .R(SS));
  LUT6 #(
    .INIT(64'hAAAA002000000000)) 
    empty_n_i_1__1
       (.I0(ap_rst_n),
        .I1(pop_buf),
        .I2(Loop_realfft_be_descramble_proc2_U0_ap_done),
        .I3(ap_sync_reg_channel_write_real_spectrum_hi_buf_M_imag_V),
        .I4(real_spectrum_hi_buf_M_imag_V_t_empty_n),
        .I5(empty_n_i_2__1_n_222),
        .O(empty_n_i_1__1_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFF00E0FFFF)) 
    empty_n_i_2__1
       (.I0(Loop_realfft_be_descramble_proc2_U0_ap_ready),
        .I1(ap_done_reg),
        .I2(count[0]),
        .I3(ap_sync_reg_channel_write_real_spectrum_hi_buf_M_imag_V),
        .I4(pop_buf),
        .I5(count[1]),
        .O(empty_n_i_2__1_n_222));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_222),
        .Q(real_spectrum_hi_buf_M_imag_V_t_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFAFAFAFAFAFAFABA)) 
    full_n_i_1__6
       (.I0(pop_buf),
        .I1(Loop_realfft_be_descramble_proc2_U0_ap_done),
        .I2(real_spectrum_hi_buf_M_imag_V_i_full_n),
        .I3(ap_sync_reg_channel_write_real_spectrum_hi_buf_M_imag_V),
        .I4(count[0]),
        .I5(count[1]),
        .O(full_n_i_1__6_n_222));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_222),
        .Q(real_spectrum_hi_buf_M_imag_V_i_full_n),
        .S(SS));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_memcore_9 hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_memcore_U
       (.ADDRARDADDR({ADDRARDADDR,\iptr_reg[0]_0 }),
        .ADDRBWRADDR({ADDRBWRADDR,memcore_taddr}),
        .Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_we0(Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_we0),
        .Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_buf_M_imag_V_ce0(Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_buf_M_imag_V_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr_reg[0]_1 ),
        .Q(\iptr_reg[0]_0 ),
        .R(SS));
  LUT2 #(
    .INIT(4'h6)) 
    \tptr[0]_i_1__5 
       (.I0(pop_buf),
        .I1(memcore_taddr),
        .O(\tptr[0]_i_1__5_n_222 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__5_n_222 ),
        .Q(memcore_taddr),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_4
   (D,
    \iptr_reg[0]_0 ,
    real_spectrum_hi_buf_M_real_V_t_empty_n,
    real_spectrum_hi_buf_M_real_V_i_full_n,
    ap_clk,
    Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_we0,
    Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_buf_M_imag_V_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg,
    SS,
    \iptr_reg[0]_1 ,
    ap_rst_n,
    Loop_realfft_be_descramble_proc2_U0_ap_done,
    \count_reg[1]_0 ,
    Loop_realfft_be_descramble_proc2_U0_ap_ready,
    ap_done_reg,
    Loop_realfft_be_rev_real_hi_proc3_U0_ap_ready);
  output [15:0]D;
  output [0:0]\iptr_reg[0]_0 ;
  output real_spectrum_hi_buf_M_real_V_t_empty_n;
  output real_spectrum_hi_buf_M_real_V_i_full_n;
  input ap_clk;
  input Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_we0;
  input Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_buf_M_imag_V_ce0;
  input [7:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [15:0]ram_reg;
  input [0:0]SS;
  input \iptr_reg[0]_1 ;
  input ap_rst_n;
  input Loop_realfft_be_descramble_proc2_U0_ap_done;
  input \count_reg[1]_0 ;
  input Loop_realfft_be_descramble_proc2_U0_ap_ready;
  input ap_done_reg;
  input Loop_realfft_be_rev_real_hi_proc3_U0_ap_ready;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [15:0]D;
  wire Loop_realfft_be_descramble_proc2_U0_ap_done;
  wire Loop_realfft_be_descramble_proc2_U0_ap_ready;
  wire Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_we0;
  wire Loop_realfft_be_rev_real_hi_proc3_U0_ap_ready;
  wire Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_buf_M_imag_V_ce0;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire [1:0]count;
  wire \count[0]_i_1_n_222 ;
  wire \count[1]_i_1_n_222 ;
  wire \count_reg[1]_0 ;
  wire empty_n_i_1__2_n_222;
  wire empty_n_i_2__2_n_222;
  wire full_n_i_1__5_n_222;
  wire [0:0]\iptr_reg[0]_0 ;
  wire \iptr_reg[0]_1 ;
  wire [0:0]memcore_taddr;
  wire pop_buf;
  wire [15:0]ram_reg;
  wire real_spectrum_hi_buf_M_real_V_i_full_n;
  wire real_spectrum_hi_buf_M_real_V_t_empty_n;
  wire \tptr[0]_i_1__6_n_222 ;

  LUT6 #(
    .INIT(64'h5555A955AAAA56AA)) 
    \count[0]_i_1 
       (.I0(pop_buf),
        .I1(Loop_realfft_be_descramble_proc2_U0_ap_ready),
        .I2(ap_done_reg),
        .I3(real_spectrum_hi_buf_M_real_V_i_full_n),
        .I4(\count_reg[1]_0 ),
        .I5(count[0]),
        .O(\count[0]_i_1_n_222 ));
  LUT6 #(
    .INIT(64'hBAAADFFF45552000)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(\count_reg[1]_0 ),
        .I2(real_spectrum_hi_buf_M_real_V_i_full_n),
        .I3(Loop_realfft_be_descramble_proc2_U0_ap_done),
        .I4(pop_buf),
        .I5(count[1]),
        .O(\count[1]_i_1_n_222 ));
  LUT2 #(
    .INIT(4'h8)) 
    \count[1]_i_3__0 
       (.I0(real_spectrum_hi_buf_M_real_V_t_empty_n),
        .I1(Loop_realfft_be_rev_real_hi_proc3_U0_ap_ready),
        .O(pop_buf));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_222 ),
        .Q(count[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_222 ),
        .Q(count[1]),
        .R(SS));
  LUT6 #(
    .INIT(64'hAAAA002000000000)) 
    empty_n_i_1__2
       (.I0(ap_rst_n),
        .I1(pop_buf),
        .I2(Loop_realfft_be_descramble_proc2_U0_ap_done),
        .I3(\count_reg[1]_0 ),
        .I4(real_spectrum_hi_buf_M_real_V_t_empty_n),
        .I5(empty_n_i_2__2_n_222),
        .O(empty_n_i_1__2_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFF00E0FFFF)) 
    empty_n_i_2__2
       (.I0(Loop_realfft_be_descramble_proc2_U0_ap_ready),
        .I1(ap_done_reg),
        .I2(count[0]),
        .I3(\count_reg[1]_0 ),
        .I4(pop_buf),
        .I5(count[1]),
        .O(empty_n_i_2__2_n_222));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_222),
        .Q(real_spectrum_hi_buf_M_real_V_t_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFAFAFAFAFAFAFABA)) 
    full_n_i_1__5
       (.I0(pop_buf),
        .I1(Loop_realfft_be_descramble_proc2_U0_ap_done),
        .I2(real_spectrum_hi_buf_M_real_V_i_full_n),
        .I3(\count_reg[1]_0 ),
        .I4(count[0]),
        .I5(count[1]),
        .O(full_n_i_1__5_n_222));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_222),
        .Q(real_spectrum_hi_buf_M_real_V_i_full_n),
        .S(SS));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_memcore hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_memcore_U
       (.ADDRARDADDR({ADDRARDADDR,\iptr_reg[0]_0 }),
        .ADDRBWRADDR({ADDRBWRADDR,memcore_taddr}),
        .D(D),
        .Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_we0(Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_we0),
        .Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_buf_M_imag_V_ce0(Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_buf_M_imag_V_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr_reg[0]_1 ),
        .Q(\iptr_reg[0]_0 ),
        .R(SS));
  LUT2 #(
    .INIT(4'h6)) 
    \tptr[0]_i_1__6 
       (.I0(pop_buf),
        .I1(memcore_taddr),
        .O(\tptr[0]_i_1__6_n_222 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__6_n_222 ),
        .Q(memcore_taddr),
        .R(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_memcore
   (D,
    ap_clk,
    Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_we0,
    Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_buf_M_imag_V_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_0);
  output [15:0]D;
  input ap_clk;
  input Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_we0;
  input Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_buf_M_imag_V_ce0;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]ram_reg_0;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]D;
  wire Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_we0;
  wire Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_buf_M_imag_V_ce0;
  wire ap_clk;
  wire [15:0]ram_reg_0;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "real_spectrum_hi_buf_M_real_V_U/hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_memcore_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "512" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(ram_reg_0),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(D),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_we0),
        .ENBWREN(Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_buf_M_imag_V_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_buf_M_imag_V_ce0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_memcore" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_memcore_10
   (ram_reg_0,
    ap_clk,
    Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_we0,
    Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0);
  output [15:0]ram_reg_0;
  input ap_clk;
  input Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_we0;
  input Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_ce0;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0;
  wire Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_we0;
  wire Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_ce0;
  wire ap_clk;
  wire [15:0]ram_reg_0;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "descramble_buf_M_real_V_U/hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_memcore_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "512" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(ram_reg_0),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_we0),
        .ENBWREN(Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_ce0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0,Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_memcore" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_memcore_11
   (ram_reg_0,
    ap_clk,
    Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_we0,
    Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_1_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0);
  output [15:0]ram_reg_0;
  input ap_clk;
  input Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_we0;
  input Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_1_ce0;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0;
  wire Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_we0;
  wire Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_1_ce0;
  wire ap_clk;
  wire [15:0]ram_reg_0;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "descramble_buf_M_real_V_1_U/hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_memcore_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "512" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(ram_reg_0),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_we0),
        .ENBWREN(Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_1_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_1_ce0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0,Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_memcore" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_memcore_12
   (ram_reg_0,
    ap_clk,
    Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_we0,
    Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_1,
    Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0);
  output [15:0]ram_reg_0;
  input ap_clk;
  input Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_we0;
  input Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_ce0;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]ram_reg_1;
  input Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0;
  wire Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_we0;
  wire Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_ce0;
  wire ap_clk;
  wire [15:0]ram_reg_0;
  wire [15:0]ram_reg_1;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "descramble_buf_M_imag_V_U/hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_memcore_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "512" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(ram_reg_1),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(ram_reg_0),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_we0),
        .ENBWREN(Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_ce0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0,Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_memcore" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_memcore_13
   (ram_reg_0,
    ap_clk,
    Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_we0,
    Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_1_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_1,
    Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0);
  output [15:0]ram_reg_0;
  input ap_clk;
  input Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_we0;
  input Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_1_ce0;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]ram_reg_1;
  input Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0;
  wire Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_we0;
  wire Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_1_ce0;
  wire ap_clk;
  wire [15:0]ram_reg_0;
  wire [15:0]ram_reg_1;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "descramble_buf_M_imag_V_1_U/hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_memcore_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "512" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(ram_reg_1),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(ram_reg_0),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_we0),
        .ENBWREN(Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_1_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_1_ce0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0,Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_memcore" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_memcore_9
   (ram_reg_0,
    ap_clk,
    Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_we0,
    Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_buf_M_imag_V_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_1);
  output [15:0]ram_reg_0;
  input ap_clk;
  input Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_we0;
  input Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_buf_M_imag_V_ce0;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]ram_reg_1;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_we0;
  wire Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_buf_M_imag_V_ce0;
  wire ap_clk;
  wire [15:0]ram_reg_0;
  wire [15:0]ram_reg_1;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "real_spectrum_hi_buf_M_imag_V_U/hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_memcore_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "512" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(ram_reg_1),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(ram_reg_0),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_we0),
        .ENBWREN(Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_buf_M_imag_V_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_buf_M_imag_V_ce0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_fifo_w32_d8_S
   (real_spectrum_hi_i_full_n,
    real_spectrum_hi_i_empty_n,
    E,
    out,
    ap_clk,
    ap_enable_reg_pp0_iter3,
    ap_rst_n,
    mOutPtr0__1,
    mOutPtr110_out,
    in,
    SS,
    \mOutPtr_reg[0]_0 );
  output real_spectrum_hi_i_full_n;
  output real_spectrum_hi_i_empty_n;
  output [0:0]E;
  output [31:0]out;
  input ap_clk;
  input ap_enable_reg_pp0_iter3;
  input ap_rst_n;
  input mOutPtr0__1;
  input mOutPtr110_out;
  input [31:0]in;
  input [0:0]SS;
  input [0:0]\mOutPtr_reg[0]_0 ;

  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire ap_rst_n;
  wire [31:0]in;
  wire internal_empty_n_i_1__0_n_222;
  wire internal_empty_n_i_2__0_n_222;
  wire internal_full_n_i_1__0_n_222;
  wire internal_full_n_i_3__1_n_222;
  wire mOutPtr0__1;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__0_n_222 ;
  wire \mOutPtr[1]_i_1__0_n_222 ;
  wire \mOutPtr[2]_i_1__0_n_222 ;
  wire \mOutPtr[3]_i_2__0_n_222 ;
  wire [3:0]mOutPtr_reg;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire [31:0]out;
  wire real_spectrum_hi_i_empty_n;
  wire real_spectrum_hi_i_full_n;
  wire [2:2]shiftReg_addr;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_fifo_w32_d8_S_shiftReg_8 U_hls_xfft2real_fifo_w32_d8_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .in(in),
        .\mOutPtr_reg[2] (shiftReg_addr),
        .out(out),
        .\real_spectrum_hi_i_read_reg_143_reg[0] (real_spectrum_hi_i_full_n));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \add_ln116_reg_125[8]_i_1 
       (.I0(real_spectrum_hi_i_full_n),
        .I1(ap_enable_reg_pp0_iter3),
        .O(E));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA2)) 
    internal_empty_n_i_1__0
       (.I0(internal_empty_n_i_2__0_n_222),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr_reg[2]),
        .I5(mOutPtr_reg[3]),
        .O(internal_empty_n_i_1__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'hEA00)) 
    internal_empty_n_i_2__0
       (.I0(real_spectrum_hi_i_empty_n),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(real_spectrum_hi_i_full_n),
        .I3(ap_rst_n),
        .O(internal_empty_n_i_2__0_n_222));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_222),
        .Q(real_spectrum_hi_i_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF5DDDDDDD)) 
    internal_full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(real_spectrum_hi_i_full_n),
        .I2(mOutPtr0__1),
        .I3(internal_full_n_i_3__1_n_222),
        .I4(shiftReg_addr),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__0_n_222));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h2)) 
    internal_full_n_i_3__1
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .O(internal_full_n_i_3__1_n_222));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_222),
        .Q(real_spectrum_hi_i_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__0_n_222 ));
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__0 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__0_n_222 ));
  LUT4 #(
    .INIT(16'hA69A)) 
    \mOutPtr[2]_i_1__0 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr110_out),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__0_n_222 ));
  LUT5 #(
    .INIT(32'hA6AAAA9A)) 
    \mOutPtr[3]_i_2__0 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr110_out),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__0_n_222 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[0]_i_1__0_n_222 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[1]_i_1__0_n_222 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[2]_i_1__0_n_222 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[3]_i_2__0_n_222 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "hls_xfft2real_fifo_w32_d8_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_fifo_w32_d8_S_5
   (real_spectrum_lo_i_full_n,
    real_spectrum_lo_i_empty_n,
    \icmp_ln92_reg_883_pp0_iter12_reg_reg[0] ,
    ap_block_pp0_stage0_subdone,
    \tmp_reg_953_reg[0] ,
    \icmp_ln92_reg_883_pp0_iter12_reg_reg[0]_0 ,
    \tmp_2_reg_928_reg[0] ,
    Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_we0,
    E,
    \trunc_ln1201_3_reg_978_reg[15] ,
    out,
    ap_clk,
    ap_rst_n,
    mOutPtr0__1,
    mOutPtr110_out,
    icmp_ln92_reg_883_pp0_iter12_reg,
    tmp_reg_953,
    tmp_2_reg_928,
    ap_enable_reg_pp0_iter16,
    icmp_ln88_fu_215_p2__7,
    trunc_ln1201_3_reg_978,
    Q,
    shiftReg_ce,
    in,
    SS,
    \mOutPtr_reg[0]_0 );
  output real_spectrum_lo_i_full_n;
  output real_spectrum_lo_i_empty_n;
  output [0:0]\icmp_ln92_reg_883_pp0_iter12_reg_reg[0] ;
  output ap_block_pp0_stage0_subdone;
  output [0:0]\tmp_reg_953_reg[0] ;
  output [0:0]\icmp_ln92_reg_883_pp0_iter12_reg_reg[0]_0 ;
  output [0:0]\tmp_2_reg_928_reg[0] ;
  output Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_we0;
  output [0:0]E;
  output [0:0]\trunc_ln1201_3_reg_978_reg[15] ;
  output [31:0]out;
  input ap_clk;
  input ap_rst_n;
  input mOutPtr0__1;
  input mOutPtr110_out;
  input icmp_ln92_reg_883_pp0_iter12_reg;
  input tmp_reg_953;
  input tmp_2_reg_928;
  input ap_enable_reg_pp0_iter16;
  input icmp_ln88_fu_215_p2__7;
  input [0:0]trunc_ln1201_3_reg_978;
  input [0:0]Q;
  input shiftReg_ce;
  input [31:0]in;
  input [0:0]SS;
  input [0:0]\mOutPtr_reg[0]_0 ;

  wire [0:0]E;
  wire Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_we0;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter16;
  wire ap_rst_n;
  wire icmp_ln88_fu_215_p2__7;
  wire icmp_ln92_reg_883_pp0_iter12_reg;
  wire [0:0]\icmp_ln92_reg_883_pp0_iter12_reg_reg[0] ;
  wire [0:0]\icmp_ln92_reg_883_pp0_iter12_reg_reg[0]_0 ;
  wire [31:0]in;
  wire internal_empty_n_i_1_n_222;
  wire internal_empty_n_i_2__1_n_222;
  wire internal_full_n_i_1_n_222;
  wire internal_full_n_i_3__0_n_222;
  wire mOutPtr0__1;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_222 ;
  wire \mOutPtr[1]_i_1_n_222 ;
  wire \mOutPtr[2]_i_1_n_222 ;
  wire \mOutPtr[3]_i_2_n_222 ;
  wire [3:0]mOutPtr_reg;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire [31:0]out;
  wire real_spectrum_lo_i_empty_n;
  wire real_spectrum_lo_i_full_n;
  wire [2:2]shiftReg_addr;
  wire shiftReg_ce;
  wire tmp_2_reg_928;
  wire [0:0]\tmp_2_reg_928_reg[0] ;
  wire tmp_reg_953;
  wire [0:0]\tmp_reg_953_reg[0] ;
  wire [0:0]trunc_ln1201_3_reg_978;
  wire [0:0]\trunc_ln1201_3_reg_978_reg[15] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_fifo_w32_d8_S_shiftReg U_hls_xfft2real_fifo_w32_d8_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .\mOutPtr_reg[2] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln712_reg_1066[15]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(icmp_ln92_reg_883_pp0_iter12_reg),
        .O(\icmp_ln92_reg_883_pp0_iter12_reg_reg[0]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \add_ln88_reg_824[8]_i_1 
       (.I0(real_spectrum_lo_i_full_n),
        .I1(ap_enable_reg_pp0_iter16),
        .O(ap_block_pp0_stage0_subdone));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA2)) 
    internal_empty_n_i_1
       (.I0(internal_empty_n_i_2__1_n_222),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr_reg[2]),
        .I5(mOutPtr_reg[3]),
        .O(internal_empty_n_i_1_n_222));
  LUT6 #(
    .INIT(64'hFFFF800000000000)) 
    internal_empty_n_i_2__1
       (.I0(ap_enable_reg_pp0_iter16),
        .I1(real_spectrum_lo_i_full_n),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(Q),
        .I4(real_spectrum_lo_i_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_2__1_n_222));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_222),
        .Q(real_spectrum_lo_i_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF5DDDDDDD)) 
    internal_full_n_i_1
       (.I0(ap_rst_n),
        .I1(real_spectrum_lo_i_full_n),
        .I2(mOutPtr0__1),
        .I3(internal_full_n_i_3__0_n_222),
        .I4(shiftReg_addr),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1_n_222));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h2)) 
    internal_full_n_i_3__0
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .O(internal_full_n_i_3__0_n_222));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_222),
        .Q(real_spectrum_lo_i_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1_n_222 ));
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1_n_222 ));
  LUT4 #(
    .INIT(16'hA69A)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr110_out),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1_n_222 ));
  LUT5 #(
    .INIT(32'hA6AAAA9A)) 
    \mOutPtr[3]_i_2 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr110_out),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2_n_222 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[0]_i_1_n_222 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[1]_i_1_n_222 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[2]_i_1_n_222 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[3]_i_2_n_222 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
  LUT2 #(
    .INIT(4'h2)) 
    \p_r_M_real_V_1_reg_1081[15]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(icmp_ln92_reg_883_pp0_iter12_reg),
        .O(\icmp_ln92_reg_883_pp0_iter12_reg_reg[0] ));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_1__6
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter16),
        .O(Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_we0));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln1201_1_reg_993[15]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(tmp_reg_953),
        .O(\tmp_reg_953_reg[0] ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln1201_4_reg_963[15]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(tmp_2_reg_928),
        .O(\tmp_2_reg_928_reg[0] ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln1201_s_reg_1010[15]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(trunc_ln1201_3_reg_978),
        .O(\trunc_ln1201_3_reg_978_reg[15] ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln88_reg_829[7]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(icmp_ln88_fu_215_p2__7),
        .O(E));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_fifo_w32_d8_S_shiftReg
   (\mOutPtr_reg[2] ,
    out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[2] ;
  output [31:0]out;
  input [3:0]Q;
  input shiftReg_ce;
  input [31:0]in;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [31:0]in;
  wire [0:0]\mOutPtr_reg[2] ;
  wire [31:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][0]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][0]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[7][0]_srl8_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[7][0]_srl8_i_3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[7][0]_srl8_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\mOutPtr_reg[2] ));
  (* srl_bus_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][10]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][10]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][11]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][11]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][12]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][12]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][13]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][13]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][14]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][14]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][15]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][15]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][16]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][16]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][17]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][17]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][18]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][18]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][19]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][19]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][1]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][1]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][20]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][20]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][21]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][21]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][22]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][22]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][23]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][23]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][24]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][24]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][25]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][25]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][26]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][26]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][27]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][27]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][28]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][28]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][29]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][29]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][2]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][2]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][30]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][30]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][31]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][31]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][3]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][3]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][4]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][4]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][5]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][5]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][6]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][6]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][7]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][7]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][8]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][8]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_lo_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][9]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][9]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "hls_xfft2real_fifo_w32_d8_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_fifo_w32_d8_S_shiftReg_8
   (\mOutPtr_reg[2] ,
    out,
    \real_spectrum_hi_i_read_reg_143_reg[0] ,
    ap_enable_reg_pp0_iter3,
    Q,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[2] ;
  output [31:0]out;
  input \real_spectrum_hi_i_read_reg_143_reg[0] ;
  input ap_enable_reg_pp0_iter3;
  input [3:0]Q;
  input [31:0]in;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire [31:0]in;
  wire [0:0]\mOutPtr_reg[2] ;
  wire [31:0]out;
  wire \real_spectrum_hi_i_read_reg_143_reg[0] ;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][0]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][0]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[7][0]_srl8_i_1__0 
       (.I0(\real_spectrum_hi_i_read_reg_143_reg[0] ),
        .I1(ap_enable_reg_pp0_iter3),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[7][0]_srl8_i_2__0 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[7][0]_srl8_i_3__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[7][0]_srl8_i_4__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\mOutPtr_reg[2] ));
  (* srl_bus_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][10]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][10]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][11]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][11]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][12]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][12]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][13]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][13]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][14]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][14]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][15]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][15]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][16]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][16]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][17]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][17]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][18]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][18]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][19]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][19]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][1]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][1]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][20]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][20]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][21]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][21]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][22]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][22]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][23]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][23]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][24]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][24]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][25]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][25]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][26]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][26]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][27]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][27]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][28]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][28]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][29]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][29]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][2]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][2]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][30]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][30]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][31]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][31]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][3]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][3]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][4]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][4]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][5]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][5]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][6]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][6]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][7]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][7]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][8]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][8]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\real_spectrum_hi_i_U/U_hls_xfft2real_fifo_w32_d8_S_ram/SRL_SIG_reg[7][9]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][9]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_flow_control_loop_pipe
   (ap_rst_n_0,
    Loop_realfft_be_rev_real_hi_proc3_U0_ap_ready,
    D,
    \i_fu_40_reg[8] ,
    ap_clk,
    ap_rst_n,
    real_spectrum_hi_buf_M_real_V_t_empty_n,
    real_spectrum_hi_buf_M_imag_V_t_empty_n,
    E,
    ap_enable_reg_pp0_iter1,
    Q,
    \add_ln116_reg_125_reg[8] ,
    ap_enable_reg_pp0_iter1_i_3_0,
    real_spectrum_hi_i_full_n);
  output ap_rst_n_0;
  output Loop_realfft_be_rev_real_hi_proc3_U0_ap_ready;
  output [8:0]D;
  output [8:0]\i_fu_40_reg[8] ;
  input ap_clk;
  input ap_rst_n;
  input real_spectrum_hi_buf_M_real_V_t_empty_n;
  input real_spectrum_hi_buf_M_imag_V_t_empty_n;
  input [0:0]E;
  input ap_enable_reg_pp0_iter1;
  input [8:0]Q;
  input [8:0]\add_ln116_reg_125_reg[8] ;
  input ap_enable_reg_pp0_iter1_i_3_0;
  input real_spectrum_hi_i_full_n;

  wire [8:0]D;
  wire [0:0]E;
  wire Loop_realfft_be_rev_real_hi_proc3_U0_ap_ready;
  wire [8:0]Q;
  wire \add_ln116_reg_125[6]_i_2_n_222 ;
  wire \add_ln116_reg_125[8]_i_3_n_222 ;
  wire \add_ln116_reg_125[8]_i_4_n_222 ;
  wire \add_ln116_reg_125[8]_i_5_n_222 ;
  wire [8:0]\add_ln116_reg_125_reg[8] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_3_0;
  wire ap_enable_reg_pp0_iter1_i_3_n_222;
  wire ap_enable_reg_pp0_iter1_i_4_n_222;
  wire ap_loop_init;
  wire ap_loop_init_i_1_n_222;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [8:0]\i_fu_40_reg[8] ;
  wire real_spectrum_hi_buf_M_imag_V_t_empty_n;
  wire real_spectrum_hi_buf_M_real_V_t_empty_n;
  wire real_spectrum_hi_i_full_n;

  LUT6 #(
    .INIT(64'hC000D555EAAAFFFF)) 
    \add_ln116_reg_125[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(real_spectrum_hi_buf_M_imag_V_t_empty_n),
        .I2(real_spectrum_hi_buf_M_real_V_t_empty_n),
        .I3(ap_loop_init),
        .I4(Q[0]),
        .I5(\add_ln116_reg_125_reg[8] [0]),
        .O(\i_fu_40_reg[8] [0]));
  LUT6 #(
    .INIT(64'h131350A01CEC50A0)) 
    \add_ln116_reg_125[1]_i_1 
       (.I0(Q[0]),
        .I1(\add_ln116_reg_125_reg[8] [0]),
        .I2(\add_ln116_reg_125[8]_i_4_n_222 ),
        .I3(Q[1]),
        .I4(\add_ln116_reg_125[8]_i_5_n_222 ),
        .I5(\add_ln116_reg_125_reg[8] [1]),
        .O(\i_fu_40_reg[8] [1]));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln116_reg_125[2]_i_1 
       (.I0(D[0]),
        .I1(D[1]),
        .I2(D[2]),
        .O(\i_fu_40_reg[8] [2]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln116_reg_125[3]_i_1 
       (.I0(D[2]),
        .I1(D[1]),
        .I2(D[0]),
        .I3(D[3]),
        .O(\i_fu_40_reg[8] [3]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \add_ln116_reg_125[4]_i_1 
       (.I0(D[3]),
        .I1(D[0]),
        .I2(D[1]),
        .I3(D[2]),
        .I4(D[4]),
        .O(\i_fu_40_reg[8] [4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \add_ln116_reg_125[5]_i_1 
       (.I0(D[2]),
        .I1(D[1]),
        .I2(D[0]),
        .I3(D[3]),
        .I4(D[4]),
        .I5(D[5]),
        .O(\i_fu_40_reg[8] [5]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln116_reg_125[6]_i_1 
       (.I0(\add_ln116_reg_125[6]_i_2_n_222 ),
        .I1(D[6]),
        .O(\i_fu_40_reg[8] [6]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \add_ln116_reg_125[6]_i_2 
       (.I0(D[2]),
        .I1(D[1]),
        .I2(D[0]),
        .I3(D[3]),
        .I4(D[4]),
        .I5(D[5]),
        .O(\add_ln116_reg_125[6]_i_2_n_222 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln116_reg_125[7]_i_1 
       (.I0(\add_ln116_reg_125[8]_i_3_n_222 ),
        .I1(D[7]),
        .O(\i_fu_40_reg[8] [7]));
  LUT6 #(
    .INIT(64'hDDDDD222D222D222)) 
    \add_ln116_reg_125[8]_i_2 
       (.I0(D[7]),
        .I1(\add_ln116_reg_125[8]_i_3_n_222 ),
        .I2(\add_ln116_reg_125[8]_i_4_n_222 ),
        .I3(Q[8]),
        .I4(\add_ln116_reg_125[8]_i_5_n_222 ),
        .I5(\add_ln116_reg_125_reg[8] [8]),
        .O(\i_fu_40_reg[8] [8]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \add_ln116_reg_125[8]_i_3 
       (.I0(\add_ln116_reg_125[6]_i_2_n_222 ),
        .I1(D[6]),
        .O(\add_ln116_reg_125[8]_i_3_n_222 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h007F)) 
    \add_ln116_reg_125[8]_i_4 
       (.I0(ap_loop_init),
        .I1(real_spectrum_hi_buf_M_real_V_t_empty_n),
        .I2(real_spectrum_hi_buf_M_imag_V_t_empty_n),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\add_ln116_reg_125[8]_i_4_n_222 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h7F00)) 
    \add_ln116_reg_125[8]_i_5 
       (.I0(ap_loop_init),
        .I1(real_spectrum_hi_buf_M_real_V_t_empty_n),
        .I2(real_spectrum_hi_buf_M_imag_V_t_empty_n),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\add_ln116_reg_125[8]_i_5_n_222 ));
  LUT6 #(
    .INIT(64'h0000000080AA8000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(real_spectrum_hi_buf_M_real_V_t_empty_n),
        .I2(real_spectrum_hi_buf_M_imag_V_t_empty_n),
        .I3(E),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(Loop_realfft_be_rev_real_hi_proc3_U0_ap_ready),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'h00000200)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(ap_enable_reg_pp0_iter1_i_3_n_222),
        .I1(D[1]),
        .I2(D[4]),
        .I3(D[8]),
        .I4(D[2]),
        .O(Loop_realfft_be_rev_real_hi_proc3_U0_ap_ready));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    ap_enable_reg_pp0_iter1_i_3
       (.I0(D[3]),
        .I1(D[6]),
        .I2(D[5]),
        .I3(D[7]),
        .I4(D[0]),
        .I5(ap_enable_reg_pp0_iter1_i_4_n_222),
        .O(ap_enable_reg_pp0_iter1_i_3_n_222));
  LUT4 #(
    .INIT(16'hD000)) 
    ap_enable_reg_pp0_iter1_i_4
       (.I0(ap_enable_reg_pp0_iter1_i_3_0),
        .I1(real_spectrum_hi_i_full_n),
        .I2(real_spectrum_hi_buf_M_imag_V_t_empty_n),
        .I3(real_spectrum_hi_buf_M_real_V_t_empty_n),
        .O(ap_enable_reg_pp0_iter1_i_4_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFF5DDDDDDD)) 
    ap_loop_init_i_1
       (.I0(ap_rst_n),
        .I1(ap_loop_init),
        .I2(E),
        .I3(real_spectrum_hi_buf_M_real_V_t_empty_n),
        .I4(real_spectrum_hi_buf_M_imag_V_t_empty_n),
        .I5(Loop_realfft_be_rev_real_hi_proc3_U0_ap_ready),
        .O(ap_loop_init_i_1_n_222));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_i_1_n_222),
        .Q(ap_loop_init),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0AAAAAAA0CCCCCCC)) 
    \i_fu_40[8]_i_1 
       (.I0(\add_ln116_reg_125_reg[8] [8]),
        .I1(Q[8]),
        .I2(ap_loop_init),
        .I3(real_spectrum_hi_buf_M_real_V_t_empty_n),
        .I4(real_spectrum_hi_buf_M_imag_V_t_empty_n),
        .I5(ap_enable_reg_pp0_iter1),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h0AAAAAAA0CCCCCCC)) 
    ram_reg_i_10
       (.I0(\add_ln116_reg_125_reg[8] [0]),
        .I1(Q[0]),
        .I2(ap_loop_init),
        .I3(real_spectrum_hi_buf_M_real_V_t_empty_n),
        .I4(real_spectrum_hi_buf_M_imag_V_t_empty_n),
        .I5(ap_enable_reg_pp0_iter1),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0AAAAAAA0CCCCCCC)) 
    ram_reg_i_3
       (.I0(\add_ln116_reg_125_reg[8] [7]),
        .I1(Q[7]),
        .I2(ap_loop_init),
        .I3(real_spectrum_hi_buf_M_real_V_t_empty_n),
        .I4(real_spectrum_hi_buf_M_imag_V_t_empty_n),
        .I5(ap_enable_reg_pp0_iter1),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h0AAAAAAA0CCCCCCC)) 
    ram_reg_i_4__3
       (.I0(\add_ln116_reg_125_reg[8] [6]),
        .I1(Q[6]),
        .I2(ap_loop_init),
        .I3(real_spectrum_hi_buf_M_real_V_t_empty_n),
        .I4(real_spectrum_hi_buf_M_imag_V_t_empty_n),
        .I5(ap_enable_reg_pp0_iter1),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h0AAAAAAA0CCCCCCC)) 
    ram_reg_i_5__3
       (.I0(\add_ln116_reg_125_reg[8] [5]),
        .I1(Q[5]),
        .I2(ap_loop_init),
        .I3(real_spectrum_hi_buf_M_real_V_t_empty_n),
        .I4(real_spectrum_hi_buf_M_imag_V_t_empty_n),
        .I5(ap_enable_reg_pp0_iter1),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h0AAAAAAA0CCCCCCC)) 
    ram_reg_i_6__3
       (.I0(\add_ln116_reg_125_reg[8] [4]),
        .I1(Q[4]),
        .I2(ap_loop_init),
        .I3(real_spectrum_hi_buf_M_real_V_t_empty_n),
        .I4(real_spectrum_hi_buf_M_imag_V_t_empty_n),
        .I5(ap_enable_reg_pp0_iter1),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h0AAAAAAA0CCCCCCC)) 
    ram_reg_i_7__3
       (.I0(\add_ln116_reg_125_reg[8] [3]),
        .I1(Q[3]),
        .I2(ap_loop_init),
        .I3(real_spectrum_hi_buf_M_real_V_t_empty_n),
        .I4(real_spectrum_hi_buf_M_imag_V_t_empty_n),
        .I5(ap_enable_reg_pp0_iter1),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h0AAAAAAA0CCCCCCC)) 
    ram_reg_i_8__3
       (.I0(\add_ln116_reg_125_reg[8] [2]),
        .I1(Q[2]),
        .I2(ap_loop_init),
        .I3(real_spectrum_hi_buf_M_real_V_t_empty_n),
        .I4(real_spectrum_hi_buf_M_imag_V_t_empty_n),
        .I5(ap_enable_reg_pp0_iter1),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h0AAAAAAA0CCCCCCC)) 
    ram_reg_i_9__3
       (.I0(\add_ln116_reg_125_reg[8] [1]),
        .I1(Q[1]),
        .I2(ap_loop_init),
        .I3(real_spectrum_hi_buf_M_real_V_t_empty_n),
        .I4(real_spectrum_hi_buf_M_imag_V_t_empty_n),
        .I5(ap_enable_reg_pp0_iter1),
        .O(D[1]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_flow_control_loop_pipe_sequential_init
   (ap_done_cache_reg_0,
    ap_done_cache_reg_1,
    pop_buf,
    pop_buf_4,
    ap_rst_n_0,
    ap_loop_exit_ready_pp0_iter15_reg_reg,
    pop_buf_5,
    pop_buf_6,
    pop_buf_7,
    pop_buf_8,
    \add_ln88_reg_824_reg[5] ,
    \add_ln88_reg_824_reg[5]_0 ,
    \add_ln88_reg_824_reg[7] ,
    \add_ln88_reg_824_reg[6] ,
    \add_ln88_reg_824_reg[4] ,
    \add_ln88_reg_824_reg[8] ,
    D,
    \add_ln88_reg_824_reg[3] ,
    \add_ln88_reg_824_reg[0] ,
    \add_ln88_reg_824_reg[1] ,
    \add_ln88_reg_824_reg[2] ,
    \add_ln88_reg_824_reg[6]_0 ,
    start_once_reg_reg,
    ap_rst_n_1,
    ap_rst_n_2,
    ap_done_reg_reg,
    ap_done_reg_reg_0,
    grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_ready,
    grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg_reg,
    grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg_reg_0,
    SS,
    ap_clk,
    Q,
    \ap_CS_fsm_reg[0] ,
    start_once_reg_reg_0,
    grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg,
    ap_block_pp0_stage0_subdone,
    ap_loop_exit_ready_pp0_iter15_reg,
    twid_rom_M_imag_V_t_empty_n,
    twid_rom_M_real_V_t_empty_n,
    ap_rst_n,
    real_spectrum_hi_buf_M_real_V_i_full_n,
    ap_done_reg_reg_1,
    real_spectrum_hi_buf_M_imag_V_i_full_n,
    ap_sync_reg_channel_write_real_spectrum_hi_buf_M_imag_V,
    descramble_buf_M_imag_V_1_t_empty_n,
    descramble_buf_M_imag_V_t_empty_n,
    descramble_buf_M_real_V_1_t_empty_n,
    descramble_buf_M_real_V_t_empty_n,
    ap_enable_reg_pp0_iter1,
    i_fu_80,
    \add_ln88_reg_824_reg[8]_0 ,
    start_once_reg,
    \iptr_reg[0] ,
    \iptr_reg[0]_0 );
  output [1:0]ap_done_cache_reg_0;
  output ap_done_cache_reg_1;
  output pop_buf;
  output pop_buf_4;
  output ap_rst_n_0;
  output ap_loop_exit_ready_pp0_iter15_reg_reg;
  output pop_buf_5;
  output pop_buf_6;
  output pop_buf_7;
  output pop_buf_8;
  output \add_ln88_reg_824_reg[5] ;
  output \add_ln88_reg_824_reg[5]_0 ;
  output \add_ln88_reg_824_reg[7] ;
  output \add_ln88_reg_824_reg[6] ;
  output \add_ln88_reg_824_reg[4] ;
  output \add_ln88_reg_824_reg[8] ;
  output [8:0]D;
  output \add_ln88_reg_824_reg[3] ;
  output \add_ln88_reg_824_reg[0] ;
  output \add_ln88_reg_824_reg[1] ;
  output \add_ln88_reg_824_reg[2] ;
  output [5:0]\add_ln88_reg_824_reg[6]_0 ;
  output start_once_reg_reg;
  output ap_rst_n_1;
  output ap_rst_n_2;
  output ap_done_reg_reg;
  output ap_done_reg_reg_0;
  output grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_ready;
  output grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg_reg;
  output grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg_reg_0;
  input [0:0]SS;
  input ap_clk;
  input [2:0]Q;
  input \ap_CS_fsm_reg[0] ;
  input start_once_reg_reg_0;
  input grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg;
  input ap_block_pp0_stage0_subdone;
  input ap_loop_exit_ready_pp0_iter15_reg;
  input twid_rom_M_imag_V_t_empty_n;
  input twid_rom_M_real_V_t_empty_n;
  input ap_rst_n;
  input real_spectrum_hi_buf_M_real_V_i_full_n;
  input ap_done_reg_reg_1;
  input real_spectrum_hi_buf_M_imag_V_i_full_n;
  input ap_sync_reg_channel_write_real_spectrum_hi_buf_M_imag_V;
  input descramble_buf_M_imag_V_1_t_empty_n;
  input descramble_buf_M_imag_V_t_empty_n;
  input descramble_buf_M_real_V_1_t_empty_n;
  input descramble_buf_M_real_V_t_empty_n;
  input ap_enable_reg_pp0_iter1;
  input [8:0]i_fu_80;
  input [8:0]\add_ln88_reg_824_reg[8]_0 ;
  input start_once_reg;
  input [0:0]\iptr_reg[0] ;
  input [0:0]\iptr_reg[0]_0 ;

  wire [8:0]D;
  wire [2:0]Q;
  wire [0:0]SS;
  wire \add_ln88_reg_824[5]_i_2_n_222 ;
  wire \add_ln88_reg_824[6]_i_2_n_222 ;
  wire \add_ln88_reg_824[8]_i_3_n_222 ;
  wire \add_ln88_reg_824[8]_i_4_n_222 ;
  wire \add_ln88_reg_824[8]_i_5_n_222 ;
  wire \add_ln88_reg_824_reg[0] ;
  wire \add_ln88_reg_824_reg[1] ;
  wire \add_ln88_reg_824_reg[2] ;
  wire \add_ln88_reg_824_reg[3] ;
  wire \add_ln88_reg_824_reg[4] ;
  wire \add_ln88_reg_824_reg[5] ;
  wire \add_ln88_reg_824_reg[5]_0 ;
  wire \add_ln88_reg_824_reg[6] ;
  wire [5:0]\add_ln88_reg_824_reg[6]_0 ;
  wire \add_ln88_reg_824_reg[7] ;
  wire \add_ln88_reg_824_reg[8] ;
  wire [8:0]\add_ln88_reg_824_reg[8]_0 ;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_222;
  wire [1:0]ap_done_cache_reg_0;
  wire ap_done_cache_reg_1;
  wire ap_done_reg_reg;
  wire ap_done_reg_reg_0;
  wire ap_done_reg_reg_1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_exit_ready_pp0_iter15_reg;
  wire ap_loop_exit_ready_pp0_iter15_reg_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_222;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_2;
  wire ap_sync_reg_channel_write_real_spectrum_hi_buf_M_imag_V;
  wire descramble_buf_M_imag_V_1_t_empty_n;
  wire descramble_buf_M_imag_V_t_empty_n;
  wire descramble_buf_M_real_V_1_t_empty_n;
  wire descramble_buf_M_real_V_t_empty_n;
  wire grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_ready;
  wire grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg;
  wire grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg_reg;
  wire grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg_reg_0;
  wire [8:0]i_fu_80;
  wire [0:0]\iptr_reg[0] ;
  wire [0:0]\iptr_reg[0]_0 ;
  wire pop_buf;
  wire pop_buf_4;
  wire pop_buf_5;
  wire pop_buf_6;
  wire pop_buf_7;
  wire pop_buf_8;
  wire real_spectrum_hi_buf_M_imag_V_i_full_n;
  wire real_spectrum_hi_buf_M_real_V_i_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;
  wire start_once_reg_reg_0;
  wire \sub_ln712_4_reg_834[5]_i_2_n_222 ;
  wire \sub_ln712_4_reg_834[6]_i_2_n_222 ;
  wire \sub_ln712_4_reg_834[7]_i_2_n_222 ;
  wire twid_rom_M_imag_V_t_empty_n;
  wire twid_rom_M_real_V_t_empty_n;

  LUT5 #(
    .INIT(32'hC0D5EAFF)) 
    \add_ln88_reg_824[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_loop_init_int),
        .I2(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg),
        .I3(i_fu_80[0]),
        .I4(\add_ln88_reg_824_reg[8]_0 [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hC0D5EAFF3F2A1500)) 
    \add_ln88_reg_824[1]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_loop_init_int),
        .I2(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg),
        .I3(i_fu_80[1]),
        .I4(\add_ln88_reg_824_reg[8]_0 [1]),
        .I5(\add_ln88_reg_824_reg[0] ),
        .O(D[1]));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln88_reg_824[2]_i_1 
       (.I0(\add_ln88_reg_824_reg[0] ),
        .I1(\add_ln88_reg_824_reg[1] ),
        .I2(\add_ln88_reg_824_reg[2] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln88_reg_824[3]_i_1 
       (.I0(\add_ln88_reg_824_reg[2] ),
        .I1(\add_ln88_reg_824_reg[1] ),
        .I2(\add_ln88_reg_824_reg[0] ),
        .I3(\add_ln88_reg_824_reg[3] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \add_ln88_reg_824[4]_i_1 
       (.I0(\add_ln88_reg_824_reg[3] ),
        .I1(\add_ln88_reg_824_reg[0] ),
        .I2(\add_ln88_reg_824_reg[1] ),
        .I3(\add_ln88_reg_824_reg[2] ),
        .I4(\add_ln88_reg_824_reg[4] ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hA555A666A999AAAA)) 
    \add_ln88_reg_824[5]_i_1 
       (.I0(\add_ln88_reg_824[5]_i_2_n_222 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg),
        .I4(i_fu_80[5]),
        .I5(\add_ln88_reg_824_reg[8]_0 [5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \add_ln88_reg_824[5]_i_2 
       (.I0(\add_ln88_reg_824_reg[4] ),
        .I1(\add_ln88_reg_824_reg[3] ),
        .I2(\add_ln88_reg_824_reg[0] ),
        .I3(\add_ln88_reg_824_reg[1] ),
        .I4(\add_ln88_reg_824_reg[2] ),
        .O(\add_ln88_reg_824[5]_i_2_n_222 ));
  LUT6 #(
    .INIT(64'h5AAA599956665555)) 
    \add_ln88_reg_824[6]_i_1 
       (.I0(\add_ln88_reg_824[6]_i_2_n_222 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg),
        .I4(i_fu_80[6]),
        .I5(\add_ln88_reg_824_reg[8]_0 [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hF555F777FDDDFFFF)) 
    \add_ln88_reg_824[6]_i_2 
       (.I0(\add_ln88_reg_824[5]_i_2_n_222 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg),
        .I4(i_fu_80[5]),
        .I5(\add_ln88_reg_824_reg[8]_0 [5]),
        .O(\add_ln88_reg_824[6]_i_2_n_222 ));
  LUT6 #(
    .INIT(64'h5AAA599956665555)) 
    \add_ln88_reg_824[7]_i_1 
       (.I0(\add_ln88_reg_824[8]_i_3_n_222 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg),
        .I4(i_fu_80[7]),
        .I5(\add_ln88_reg_824_reg[8]_0 [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hDDDDD222D222D222)) 
    \add_ln88_reg_824[8]_i_2 
       (.I0(\add_ln88_reg_824_reg[7] ),
        .I1(\add_ln88_reg_824[8]_i_3_n_222 ),
        .I2(\add_ln88_reg_824[8]_i_4_n_222 ),
        .I3(i_fu_80[8]),
        .I4(\add_ln88_reg_824[8]_i_5_n_222 ),
        .I5(\add_ln88_reg_824_reg[8]_0 [8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFAAAFBBBFEEEFFFF)) 
    \add_ln88_reg_824[8]_i_3 
       (.I0(\add_ln88_reg_824[6]_i_2_n_222 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg),
        .I4(i_fu_80[6]),
        .I5(\add_ln88_reg_824_reg[8]_0 [6]),
        .O(\add_ln88_reg_824[8]_i_3_n_222 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \add_ln88_reg_824[8]_i_4 
       (.I0(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter1),
        .O(\add_ln88_reg_824[8]_i_4_n_222 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \add_ln88_reg_824[8]_i_5 
       (.I0(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter1),
        .O(\add_ln88_reg_824[8]_i_5_n_222 ));
  LUT5 #(
    .INIT(32'hF888F8F8)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(Q[2]),
        .I1(ap_done_cache_reg_1),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[0] ),
        .I4(start_once_reg_reg_0),
        .O(ap_done_cache_reg_0[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00D0D0D0)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg),
        .I2(Q[2]),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_loop_exit_ready_pp0_iter15_reg),
        .I5(Q[1]),
        .O(ap_done_cache_reg_0[1]));
  LUT4 #(
    .INIT(16'h8F88)) 
    ap_done_cache_i_1
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_loop_exit_ready_pp0_iter15_reg),
        .I2(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1_n_222));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_222),
        .Q(ap_done_cache),
        .R(SS));
  LUT6 #(
    .INIT(64'h0008000800088888)) 
    ap_done_reg_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_loop_exit_ready_pp0_iter15_reg_reg),
        .I2(real_spectrum_hi_buf_M_real_V_i_full_n),
        .I3(ap_done_reg_reg_1),
        .I4(real_spectrum_hi_buf_M_imag_V_i_full_n),
        .I5(ap_sync_reg_channel_write_real_spectrum_hi_buf_M_imag_V),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'h5D000800)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg),
        .I2(\add_ln88_reg_824_reg[5] ),
        .I3(ap_rst_n),
        .I4(ap_enable_reg_pp0_iter1),
        .O(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg_reg));
  LUT3 #(
    .INIT(8'h80)) 
    ap_loop_exit_ready_pp0_iter14_reg_reg_srl14_i_1
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg),
        .I2(\add_ln88_reg_824_reg[5] ),
        .O(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_ready));
  LUT5 #(
    .INIT(32'hFFF575F5)) 
    ap_loop_init_int_i_1
       (.I0(ap_rst_n),
        .I1(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_loop_exit_ready_pp0_iter15_reg),
        .O(ap_loop_init_int_i_1_n_222));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_222),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h222A222A00080000)) 
    ap_sync_reg_channel_write_real_spectrum_hi_buf_M_imag_V_i_1
       (.I0(ap_rst_n),
        .I1(ap_loop_exit_ready_pp0_iter15_reg_reg),
        .I2(real_spectrum_hi_buf_M_real_V_i_full_n),
        .I3(ap_done_reg_reg_1),
        .I4(real_spectrum_hi_buf_M_imag_V_i_full_n),
        .I5(ap_sync_reg_channel_write_real_spectrum_hi_buf_M_imag_V),
        .O(ap_rst_n_2));
  LUT6 #(
    .INIT(64'h220022002200AA80)) 
    ap_sync_reg_channel_write_real_spectrum_hi_buf_M_real_V_i_1
       (.I0(ap_rst_n),
        .I1(ap_loop_exit_ready_pp0_iter15_reg_reg),
        .I2(real_spectrum_hi_buf_M_real_V_i_full_n),
        .I3(ap_done_reg_reg_1),
        .I4(real_spectrum_hi_buf_M_imag_V_i_full_n),
        .I5(ap_sync_reg_channel_write_real_spectrum_hi_buf_M_imag_V),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'h8000AA0080008000)) 
    \count[0]_i_2 
       (.I0(twid_rom_M_imag_V_t_empty_n),
        .I1(ap_loop_exit_ready_pp0_iter15_reg),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(Q[2]),
        .I4(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg),
        .I5(ap_done_cache),
        .O(pop_buf));
  LUT6 #(
    .INIT(64'h8000AA0080008000)) 
    \count[0]_i_2__0 
       (.I0(twid_rom_M_real_V_t_empty_n),
        .I1(ap_loop_exit_ready_pp0_iter15_reg),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(Q[2]),
        .I4(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg),
        .I5(ap_done_cache),
        .O(pop_buf_4));
  LUT5 #(
    .INIT(32'hF0202020)) 
    \count[0]_i_2__1 
       (.I0(ap_done_cache),
        .I1(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg),
        .I2(Q[2]),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_loop_exit_ready_pp0_iter15_reg),
        .O(ap_done_cache_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF80F08080)) 
    \count[1]_i_2__2 
       (.I0(ap_loop_exit_ready_pp0_iter15_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(Q[2]),
        .I3(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg),
        .I4(ap_done_cache),
        .I5(\ap_CS_fsm_reg[0] ),
        .O(ap_loop_exit_ready_pp0_iter15_reg_reg));
  LUT6 #(
    .INIT(64'h8000AA0080008000)) 
    \count[1]_i_2__3 
       (.I0(descramble_buf_M_imag_V_1_t_empty_n),
        .I1(ap_loop_exit_ready_pp0_iter15_reg),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(Q[2]),
        .I4(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg),
        .I5(ap_done_cache),
        .O(pop_buf_5));
  LUT6 #(
    .INIT(64'h8000AA0080008000)) 
    \count[1]_i_2__4 
       (.I0(descramble_buf_M_imag_V_t_empty_n),
        .I1(ap_loop_exit_ready_pp0_iter15_reg),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(Q[2]),
        .I4(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg),
        .I5(ap_done_cache),
        .O(pop_buf_6));
  LUT6 #(
    .INIT(64'h8000AA0080008000)) 
    \count[1]_i_2__5 
       (.I0(descramble_buf_M_real_V_1_t_empty_n),
        .I1(ap_loop_exit_ready_pp0_iter15_reg),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(Q[2]),
        .I4(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg),
        .I5(ap_done_cache),
        .O(pop_buf_7));
  LUT6 #(
    .INIT(64'h8000AA0080008000)) 
    \count[1]_i_3 
       (.I0(descramble_buf_M_real_V_t_empty_n),
        .I1(ap_loop_exit_ready_pp0_iter15_reg),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(Q[2]),
        .I4(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg),
        .I5(ap_done_cache),
        .O(pop_buf_8));
  LUT4 #(
    .INIT(16'hFF4C)) 
    grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg_i_1
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg),
        .I2(\add_ln88_reg_824_reg[5] ),
        .I3(Q[1]),
        .O(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg_reg_0));
  LUT5 #(
    .INIT(32'h0AAA0CCC)) 
    \i_fu_80[8]_i_1 
       (.I0(\add_ln88_reg_824_reg[8]_0 [8]),
        .I1(i_fu_80[8]),
        .I2(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\add_ln88_reg_824_reg[8] ));
  LUT5 #(
    .INIT(32'hFF1F00E0)) 
    \iptr[0]_i_1__5 
       (.I0(ap_done_cache_reg_1),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(real_spectrum_hi_buf_M_imag_V_i_full_n),
        .I3(ap_sync_reg_channel_write_real_spectrum_hi_buf_M_imag_V),
        .I4(\iptr_reg[0] ),
        .O(ap_done_reg_reg));
  LUT5 #(
    .INIT(32'hFF1F00E0)) 
    \iptr[0]_i_1__6 
       (.I0(ap_done_cache_reg_1),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(real_spectrum_hi_buf_M_real_V_i_full_n),
        .I3(ap_done_reg_reg_1),
        .I4(\iptr_reg[0]_0 ),
        .O(ap_done_reg_reg_0));
  LUT3 #(
    .INIT(8'h54)) 
    start_once_reg_i_1
       (.I0(ap_done_cache_reg_1),
        .I1(start_once_reg_reg_0),
        .I2(start_once_reg),
        .O(start_once_reg_reg));
  LUT5 #(
    .INIT(32'h0AAA0CCC)) 
    \sub_ln712_4_reg_834[0]_i_1 
       (.I0(\add_ln88_reg_824_reg[8]_0 [0]),
        .I1(i_fu_80[0]),
        .I2(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\add_ln88_reg_824_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sub_ln712_4_reg_834[2]_i_1 
       (.I0(\add_ln88_reg_824_reg[0] ),
        .I1(\add_ln88_reg_824_reg[1] ),
        .I2(\add_ln88_reg_824_reg[2] ),
        .O(\add_ln88_reg_824_reg[6]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \sub_ln712_4_reg_834[3]_i_1 
       (.I0(\add_ln88_reg_824_reg[2] ),
        .I1(\add_ln88_reg_824_reg[1] ),
        .I2(\add_ln88_reg_824_reg[0] ),
        .I3(\add_ln88_reg_824_reg[3] ),
        .O(\add_ln88_reg_824_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'hA555A666A999AAAA)) 
    \sub_ln712_4_reg_834[4]_i_1 
       (.I0(\sub_ln712_4_reg_834[7]_i_2_n_222 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg),
        .I4(i_fu_80[4]),
        .I5(\add_ln88_reg_824_reg[8]_0 [4]),
        .O(\add_ln88_reg_824_reg[6]_0 [2]));
  LUT6 #(
    .INIT(64'h5AAA599956665555)) 
    \sub_ln712_4_reg_834[5]_i_1 
       (.I0(\sub_ln712_4_reg_834[5]_i_2_n_222 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg),
        .I4(i_fu_80[5]),
        .I5(\add_ln88_reg_824_reg[8]_0 [5]),
        .O(\add_ln88_reg_824_reg[6]_0 [3]));
  LUT6 #(
    .INIT(64'h5000511154445555)) 
    \sub_ln712_4_reg_834[5]_i_2 
       (.I0(\sub_ln712_4_reg_834[7]_i_2_n_222 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg),
        .I4(i_fu_80[4]),
        .I5(\add_ln88_reg_824_reg[8]_0 [4]),
        .O(\sub_ln712_4_reg_834[5]_i_2_n_222 ));
  LUT6 #(
    .INIT(64'hA555A666A999AAAA)) 
    \sub_ln712_4_reg_834[6]_i_1 
       (.I0(\sub_ln712_4_reg_834[6]_i_2_n_222 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg),
        .I4(i_fu_80[6]),
        .I5(\add_ln88_reg_824_reg[8]_0 [6]),
        .O(\add_ln88_reg_824_reg[6]_0 [4]));
  LUT6 #(
    .INIT(64'h3F2A1500FFFFFFFF)) 
    \sub_ln712_4_reg_834[6]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_loop_init_int),
        .I2(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg),
        .I3(i_fu_80[5]),
        .I4(\add_ln88_reg_824_reg[8]_0 [5]),
        .I5(\sub_ln712_4_reg_834[5]_i_2_n_222 ),
        .O(\sub_ln712_4_reg_834[6]_i_2_n_222 ));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \sub_ln712_4_reg_834[7]_i_1 
       (.I0(\add_ln88_reg_824_reg[6] ),
        .I1(\add_ln88_reg_824_reg[5]_0 ),
        .I2(\add_ln88_reg_824_reg[4] ),
        .I3(\sub_ln712_4_reg_834[7]_i_2_n_222 ),
        .I4(\add_ln88_reg_824_reg[7] ),
        .O(\add_ln88_reg_824_reg[6]_0 [5]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sub_ln712_4_reg_834[7]_i_2 
       (.I0(\add_ln88_reg_824_reg[2] ),
        .I1(\add_ln88_reg_824_reg[1] ),
        .I2(\add_ln88_reg_824_reg[0] ),
        .I3(\add_ln88_reg_824_reg[3] ),
        .O(\sub_ln712_4_reg_834[7]_i_2_n_222 ));
  LUT5 #(
    .INIT(32'h0AAA0CCC)) 
    \trunc_ln88_reg_829[1]_i_1 
       (.I0(\add_ln88_reg_824_reg[8]_0 [1]),
        .I1(i_fu_80[1]),
        .I2(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\add_ln88_reg_824_reg[1] ));
  LUT5 #(
    .INIT(32'h0AAA0CCC)) 
    \trunc_ln88_reg_829[2]_i_1 
       (.I0(\add_ln88_reg_824_reg[8]_0 [2]),
        .I1(i_fu_80[2]),
        .I2(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\add_ln88_reg_824_reg[2] ));
  LUT5 #(
    .INIT(32'h0AAA0CCC)) 
    \trunc_ln88_reg_829[3]_i_1 
       (.I0(\add_ln88_reg_824_reg[8]_0 [3]),
        .I1(i_fu_80[3]),
        .I2(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\add_ln88_reg_824_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'h0AAA0CCC)) 
    \trunc_ln88_reg_829[4]_i_1 
       (.I0(\add_ln88_reg_824_reg[8]_0 [4]),
        .I1(i_fu_80[4]),
        .I2(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\add_ln88_reg_824_reg[4] ));
  LUT5 #(
    .INIT(32'h0AAA0CCC)) 
    \trunc_ln88_reg_829[5]_i_1 
       (.I0(\add_ln88_reg_824_reg[8]_0 [5]),
        .I1(i_fu_80[5]),
        .I2(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\add_ln88_reg_824_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'h0AAA0CCC)) 
    \trunc_ln88_reg_829[6]_i_1 
       (.I0(\add_ln88_reg_824_reg[8]_0 [6]),
        .I1(i_fu_80[6]),
        .I2(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\add_ln88_reg_824_reg[6] ));
  LUT5 #(
    .INIT(32'h0AAA0CCC)) 
    \trunc_ln88_reg_829[7]_i_2 
       (.I0(\add_ln88_reg_824_reg[8]_0 [7]),
        .I1(i_fu_80[7]),
        .I2(grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\add_ln88_reg_824_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \trunc_ln88_reg_829[7]_i_3 
       (.I0(\add_ln88_reg_824_reg[5]_0 ),
        .I1(\add_ln88_reg_824_reg[7] ),
        .I2(\add_ln88_reg_824_reg[6] ),
        .I3(\add_ln88_reg_824_reg[4] ),
        .I4(\add_ln88_reg_824_reg[8] ),
        .I5(\sub_ln712_4_reg_834[7]_i_2_n_222 ),
        .O(\add_ln88_reg_824_reg[5] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_mac_muladd_16s_15ns_31s_31_4_1
   (D,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    B,
    Q,
    P);
  output [15:0]D;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]B;
  input [14:0]Q;
  input [30:0]P;

  wire [15:0]B;
  wire [15:0]D;
  wire [30:0]P;
  wire [14:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_mac_muladd_16s_15ns_31s_31_4_1_DSP48_2 hls_xfft2real_mac_muladd_16s_15ns_31s_31_4_1_DSP48_2_U
       (.B(B),
        .D(D),
        .P(P),
        .Q(Q),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_mac_muladd_16s_15ns_31s_31_4_1_DSP48_2
   (D,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    B,
    Q,
    P);
  output [15:0]D;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]B;
  input [14:0]Q;
  input [30:0]P;

  wire [15:0]B;
  wire [15:0]D;
  wire [30:0]P;
  wire [14:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire p_reg_reg_n_313;
  wire p_reg_reg_n_314;
  wire p_reg_reg_n_315;
  wire p_reg_reg_n_316;
  wire p_reg_reg_n_317;
  wire p_reg_reg_n_318;
  wire p_reg_reg_n_319;
  wire p_reg_reg_n_320;
  wire p_reg_reg_n_321;
  wire p_reg_reg_n_322;
  wire p_reg_reg_n_323;
  wire p_reg_reg_n_324;
  wire p_reg_reg_n_325;
  wire p_reg_reg_n_326;
  wire p_reg_reg_n_327;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[30],P[30],P[30],P[30],P[30],P[30],P[30],P[30],P[30],P[30],P[30],P[30],P[30],P[30],P[30],P[30],P[30],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage0_subdone),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(ap_block_pp0_stage0_subdone),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:31],D,p_reg_reg_n_313,p_reg_reg_n_314,p_reg_reg_n_315,p_reg_reg_n_316,p_reg_reg_n_317,p_reg_reg_n_318,p_reg_reg_n_319,p_reg_reg_n_320,p_reg_reg_n_321,p_reg_reg_n_322,p_reg_reg_n_323,p_reg_reg_n_324,p_reg_reg_n_325,p_reg_reg_n_326,p_reg_reg_n_327}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_mac_mulsub_16s_16s_31s_31_4_1
   (D,
    B,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    p_reg_reg,
    Q,
    P,
    O,
    trunc_ln1201_3_reg_978_pp0_iter7_reg);
  output [15:0]D;
  output [0:0]B;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [14:0]p_reg_reg;
  input [15:0]Q;
  input [30:0]P;
  input [0:0]O;
  input [0:0]trunc_ln1201_3_reg_978_pp0_iter7_reg;

  wire [0:0]B;
  wire [15:0]D;
  wire [0:0]O;
  wire [30:0]P;
  wire [15:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [14:0]p_reg_reg;
  wire [0:0]trunc_ln1201_3_reg_978_pp0_iter7_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_mac_mulsub_16s_16s_31s_31_4_1_DSP48_3 hls_xfft2real_mac_mulsub_16s_16s_31s_31_4_1_DSP48_3_U
       (.B(B),
        .D(D),
        .O(O),
        .P(P),
        .Q(Q),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .trunc_ln1201_3_reg_978_pp0_iter7_reg(trunc_ln1201_3_reg_978_pp0_iter7_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_mac_mulsub_16s_16s_31s_31_4_1_DSP48_3
   (D,
    B,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    p_reg_reg_0,
    Q,
    P,
    O,
    trunc_ln1201_3_reg_978_pp0_iter7_reg);
  output [15:0]D;
  output [0:0]B;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [14:0]p_reg_reg_0;
  input [15:0]Q;
  input [30:0]P;
  input [0:0]O;
  input [0:0]trunc_ln1201_3_reg_978_pp0_iter7_reg;

  wire [0:0]B;
  wire [15:0]D;
  wire [0:0]O;
  wire [30:0]P;
  wire [15:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [14:0]p_reg_reg_0;
  wire p_reg_reg_n_313;
  wire p_reg_reg_n_314;
  wire p_reg_reg_n_315;
  wire p_reg_reg_n_316;
  wire p_reg_reg_n_317;
  wire p_reg_reg_n_318;
  wire p_reg_reg_n_319;
  wire p_reg_reg_n_320;
  wire p_reg_reg_n_321;
  wire p_reg_reg_n_322;
  wire p_reg_reg_n_323;
  wire p_reg_reg_n_324;
  wire p_reg_reg_n_325;
  wire p_reg_reg_n_326;
  wire p_reg_reg_n_327;
  wire [0:0]trunc_ln1201_3_reg_978_pp0_iter7_reg;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B({B,B,B,p_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[30],P[30],P[30],P[30],P[30],P[30],P[30],P[30],P[30],P[30],P[30],P[30],P[30],P[30],P[30],P[30],P[30],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage0_subdone),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(ap_block_pp0_stage0_subdone),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:31],D,p_reg_reg_n_313,p_reg_reg_n_314,p_reg_reg_n_315,p_reg_reg_n_316,p_reg_reg_n_317,p_reg_reg_n_318,p_reg_reg_n_319,p_reg_reg_n_320,p_reg_reg_n_321,p_reg_reg_n_322,p_reg_reg_n_323,p_reg_reg_n_324,p_reg_reg_n_325,p_reg_reg_n_326,p_reg_reg_n_327}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1
       (.I0(O),
        .I1(trunc_ln1201_3_reg_978_pp0_iter7_reg),
        .O(B));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_mul_mul_16s_15ns_31_4_1
   (P,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    B,
    D);
  output [30:0]P;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]B;
  input [14:0]D;

  wire [15:0]B;
  wire [14:0]D;
  wire [30:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_mul_mul_16s_15ns_31_4_1_DSP48_0 hls_xfft2real_mul_mul_16s_15ns_31_4_1_DSP48_0_U
       (.B(B),
        .D(D),
        .P(P),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_mul_mul_16s_15ns_31_4_1_DSP48_0
   (P,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    B,
    D);
  output [30:0]P;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]B;
  input [14:0]D;

  wire [15:0]B;
  wire [14:0]D;
  wire [30:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage0_subdone),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:31],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_mul_mul_16s_16s_31_4_1
   (P,
    r_V_5_fu_361_p2,
    sub_ln1201_4_fu_374_p2,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    B,
    A,
    ret_V_8_reg_918);
  output [30:0]P;
  output [15:0]r_V_5_fu_361_p2;
  output [14:0]sub_ln1201_4_fu_374_p2;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]B;
  input [15:0]A;
  input [16:0]ret_V_8_reg_918;

  wire [15:0]A;
  wire [15:0]B;
  wire [30:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [15:0]r_V_5_fu_361_p2;
  wire [16:0]ret_V_8_reg_918;
  wire [14:0]sub_ln1201_4_fu_374_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_mul_mul_16s_16s_31_4_1_DSP48_1 hls_xfft2real_mul_mul_16s_16s_31_4_1_DSP48_1_U
       (.A(A),
        .B(B),
        .P(P),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .r_V_5_fu_361_p2(r_V_5_fu_361_p2),
        .ret_V_8_reg_918(ret_V_8_reg_918),
        .sub_ln1201_4_fu_374_p2(sub_ln1201_4_fu_374_p2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_mul_mul_16s_16s_31_4_1_DSP48_1
   (P,
    r_V_5_fu_361_p2,
    sub_ln1201_4_fu_374_p2,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    B,
    A,
    ret_V_8_reg_918);
  output [30:0]P;
  output [15:0]r_V_5_fu_361_p2;
  output [14:0]sub_ln1201_4_fu_374_p2;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]B;
  input [15:0]A;
  input [16:0]ret_V_8_reg_918;

  wire [15:0]A;
  wire [15:0]B;
  wire [30:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire p_reg_reg_i_33_n_224;
  wire p_reg_reg_i_33_n_225;
  wire p_reg_reg_i_34_n_222;
  wire p_reg_reg_i_34_n_223;
  wire p_reg_reg_i_34_n_224;
  wire p_reg_reg_i_34_n_225;
  wire p_reg_reg_i_35_n_222;
  wire p_reg_reg_i_35_n_223;
  wire p_reg_reg_i_35_n_224;
  wire p_reg_reg_i_35_n_225;
  wire p_reg_reg_i_36_n_222;
  wire p_reg_reg_i_36_n_223;
  wire p_reg_reg_i_36_n_224;
  wire p_reg_reg_i_36_n_225;
  wire p_reg_reg_i_37_n_222;
  wire p_reg_reg_i_37_n_223;
  wire p_reg_reg_i_37_n_224;
  wire p_reg_reg_i_37_n_225;
  wire p_reg_reg_i_38_n_222;
  wire p_reg_reg_i_38_n_223;
  wire p_reg_reg_i_38_n_224;
  wire p_reg_reg_i_38_n_225;
  wire p_reg_reg_i_39_n_222;
  wire p_reg_reg_i_39_n_223;
  wire p_reg_reg_i_39_n_224;
  wire p_reg_reg_i_39_n_225;
  wire p_reg_reg_i_40_n_222;
  wire p_reg_reg_i_40_n_223;
  wire p_reg_reg_i_40_n_224;
  wire p_reg_reg_i_40_n_225;
  wire p_reg_reg_i_41_n_222;
  wire p_reg_reg_i_42_n_222;
  wire p_reg_reg_i_43_n_222;
  wire p_reg_reg_i_44_n_222;
  wire p_reg_reg_i_45_n_222;
  wire p_reg_reg_i_46_n_222;
  wire p_reg_reg_i_47_n_222;
  wire p_reg_reg_i_48_n_222;
  wire p_reg_reg_i_49_n_222;
  wire p_reg_reg_i_50_n_222;
  wire p_reg_reg_i_51_n_222;
  wire p_reg_reg_i_52_n_222;
  wire p_reg_reg_i_53_n_222;
  wire p_reg_reg_i_54_n_222;
  wire p_reg_reg_i_55_n_222;
  wire p_reg_reg_i_56_n_222;
  wire p_reg_reg_i_57_n_222;
  wire p_reg_reg_i_58_n_222;
  wire p_reg_reg_i_59_n_222;
  wire p_reg_reg_i_60_n_222;
  wire p_reg_reg_i_61_n_222;
  wire p_reg_reg_i_62_n_222;
  wire p_reg_reg_i_63_n_222;
  wire p_reg_reg_i_64_n_222;
  wire p_reg_reg_i_65_n_222;
  wire p_reg_reg_i_66_n_222;
  wire p_reg_reg_i_67_n_222;
  wire p_reg_reg_i_68_n_222;
  wire p_reg_reg_i_69_n_222;
  wire p_reg_reg_i_70_n_222;
  wire p_reg_reg_i_71_n_222;
  wire p_reg_reg_i_72_n_222;
  wire [15:0]r_V_5_fu_361_p2;
  wire [16:0]ret_V_8_reg_918;
  wire [14:0]sub_ln1201_4_fu_374_p2;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_i_32_CO_UNCONNECTED;
  wire [3:1]NLW_p_reg_reg_i_32_O_UNCONNECTED;
  wire [3:2]NLW_p_reg_reg_i_33_CO_UNCONNECTED;
  wire [3:3]NLW_p_reg_reg_i_33_O_UNCONNECTED;
  wire [0:0]NLW_p_reg_reg_i_40_O_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage0_subdone),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:31],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_32
       (.CI(p_reg_reg_i_34_n_222),
        .CO(NLW_p_reg_reg_i_32_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_reg_reg_i_32_O_UNCONNECTED[3:1],r_V_5_fu_361_p2[15]}),
        .S({1'b0,1'b0,1'b0,p_reg_reg_i_41_n_222}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_33
       (.CI(p_reg_reg_i_35_n_222),
        .CO({NLW_p_reg_reg_i_33_CO_UNCONNECTED[3:2],p_reg_reg_i_33_n_224,p_reg_reg_i_33_n_225}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_reg_reg_i_33_O_UNCONNECTED[3],sub_ln1201_4_fu_374_p2[14:12]}),
        .S({1'b0,p_reg_reg_i_42_n_222,p_reg_reg_i_43_n_222,p_reg_reg_i_44_n_222}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_34
       (.CI(p_reg_reg_i_36_n_222),
        .CO({p_reg_reg_i_34_n_222,p_reg_reg_i_34_n_223,p_reg_reg_i_34_n_224,p_reg_reg_i_34_n_225}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(r_V_5_fu_361_p2[14:11]),
        .S({p_reg_reg_i_45_n_222,p_reg_reg_i_46_n_222,p_reg_reg_i_47_n_222,p_reg_reg_i_48_n_222}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_35
       (.CI(p_reg_reg_i_37_n_222),
        .CO({p_reg_reg_i_35_n_222,p_reg_reg_i_35_n_223,p_reg_reg_i_35_n_224,p_reg_reg_i_35_n_225}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_4_fu_374_p2[11:8]),
        .S({p_reg_reg_i_49_n_222,p_reg_reg_i_50_n_222,p_reg_reg_i_51_n_222,p_reg_reg_i_52_n_222}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_36
       (.CI(p_reg_reg_i_38_n_222),
        .CO({p_reg_reg_i_36_n_222,p_reg_reg_i_36_n_223,p_reg_reg_i_36_n_224,p_reg_reg_i_36_n_225}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(r_V_5_fu_361_p2[10:7]),
        .S({p_reg_reg_i_53_n_222,p_reg_reg_i_54_n_222,p_reg_reg_i_55_n_222,p_reg_reg_i_56_n_222}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_37
       (.CI(p_reg_reg_i_39_n_222),
        .CO({p_reg_reg_i_37_n_222,p_reg_reg_i_37_n_223,p_reg_reg_i_37_n_224,p_reg_reg_i_37_n_225}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_4_fu_374_p2[7:4]),
        .S({p_reg_reg_i_57_n_222,p_reg_reg_i_58_n_222,p_reg_reg_i_59_n_222,p_reg_reg_i_60_n_222}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_38
       (.CI(p_reg_reg_i_40_n_222),
        .CO({p_reg_reg_i_38_n_222,p_reg_reg_i_38_n_223,p_reg_reg_i_38_n_224,p_reg_reg_i_38_n_225}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(r_V_5_fu_361_p2[6:3]),
        .S({p_reg_reg_i_61_n_222,p_reg_reg_i_62_n_222,p_reg_reg_i_63_n_222,p_reg_reg_i_64_n_222}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_39
       (.CI(1'b0),
        .CO({p_reg_reg_i_39_n_222,p_reg_reg_i_39_n_223,p_reg_reg_i_39_n_224,p_reg_reg_i_39_n_225}),
        .CYINIT(p_reg_reg_i_65_n_222),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_4_fu_374_p2[3:0]),
        .S({p_reg_reg_i_66_n_222,p_reg_reg_i_67_n_222,p_reg_reg_i_68_n_222,p_reg_reg_i_69_n_222}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_40
       (.CI(1'b0),
        .CO({p_reg_reg_i_40_n_222,p_reg_reg_i_40_n_223,p_reg_reg_i_40_n_224,p_reg_reg_i_40_n_225}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({r_V_5_fu_361_p2[2:0],NLW_p_reg_reg_i_40_O_UNCONNECTED[0]}),
        .S({p_reg_reg_i_70_n_222,p_reg_reg_i_71_n_222,p_reg_reg_i_72_n_222,ret_V_8_reg_918[0]}));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_41
       (.I0(ret_V_8_reg_918[16]),
        .O(p_reg_reg_i_41_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_42
       (.I0(ret_V_8_reg_918[16]),
        .O(p_reg_reg_i_42_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_43
       (.I0(ret_V_8_reg_918[15]),
        .O(p_reg_reg_i_43_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_44
       (.I0(ret_V_8_reg_918[14]),
        .O(p_reg_reg_i_44_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_45
       (.I0(ret_V_8_reg_918[15]),
        .O(p_reg_reg_i_45_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_46
       (.I0(ret_V_8_reg_918[14]),
        .O(p_reg_reg_i_46_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_47
       (.I0(ret_V_8_reg_918[13]),
        .O(p_reg_reg_i_47_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_48
       (.I0(ret_V_8_reg_918[12]),
        .O(p_reg_reg_i_48_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_49
       (.I0(ret_V_8_reg_918[13]),
        .O(p_reg_reg_i_49_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_50
       (.I0(ret_V_8_reg_918[12]),
        .O(p_reg_reg_i_50_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_51
       (.I0(ret_V_8_reg_918[11]),
        .O(p_reg_reg_i_51_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_52
       (.I0(ret_V_8_reg_918[10]),
        .O(p_reg_reg_i_52_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_53
       (.I0(ret_V_8_reg_918[11]),
        .O(p_reg_reg_i_53_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_54
       (.I0(ret_V_8_reg_918[10]),
        .O(p_reg_reg_i_54_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_55
       (.I0(ret_V_8_reg_918[9]),
        .O(p_reg_reg_i_55_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_56
       (.I0(ret_V_8_reg_918[8]),
        .O(p_reg_reg_i_56_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_57
       (.I0(ret_V_8_reg_918[9]),
        .O(p_reg_reg_i_57_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_58
       (.I0(ret_V_8_reg_918[8]),
        .O(p_reg_reg_i_58_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_59
       (.I0(ret_V_8_reg_918[7]),
        .O(p_reg_reg_i_59_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_60
       (.I0(ret_V_8_reg_918[6]),
        .O(p_reg_reg_i_60_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_61
       (.I0(ret_V_8_reg_918[7]),
        .O(p_reg_reg_i_61_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_62
       (.I0(ret_V_8_reg_918[6]),
        .O(p_reg_reg_i_62_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_63
       (.I0(ret_V_8_reg_918[5]),
        .O(p_reg_reg_i_63_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_64
       (.I0(ret_V_8_reg_918[4]),
        .O(p_reg_reg_i_64_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_65
       (.I0(ret_V_8_reg_918[1]),
        .O(p_reg_reg_i_65_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_66
       (.I0(ret_V_8_reg_918[5]),
        .O(p_reg_reg_i_66_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_67
       (.I0(ret_V_8_reg_918[4]),
        .O(p_reg_reg_i_67_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_68
       (.I0(ret_V_8_reg_918[3]),
        .O(p_reg_reg_i_68_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_69
       (.I0(ret_V_8_reg_918[2]),
        .O(p_reg_reg_i_69_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_70
       (.I0(ret_V_8_reg_918[3]),
        .O(p_reg_reg_i_70_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_71
       (.I0(ret_V_8_reg_918[2]),
        .O(p_reg_reg_i_71_n_222));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_72
       (.I0(ret_V_8_reg_918[1]),
        .O(p_reg_reg_i_72_n_222));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_regslice_both
   (\B_V_data_1_state_reg[0]_0 ,
    ap_rst_n_0,
    mOutPtr0__1,
    ap_enable_reg_pp0_iter1_reg,
    E,
    \ap_CS_fsm_reg[1] ,
    mOutPtr110_out,
    mOutPtr0__1_0,
    mOutPtr0__13,
    ap_done,
    D,
    \tmp_1_reg_124_reg[0] ,
    \tmp_1_reg_124_reg[0]_0 ,
    SR,
    ap_enable_reg_pp0_iter1_reg_0,
    dout_val_last_V_reg_1330,
    internal_empty_n_reg,
    \dout_val_last_V_reg_133_pp0_iter1_reg_reg[0] ,
    ap_enable_reg_pp0_iter1_reg_1,
    dout_TDATA,
    SS,
    ap_clk,
    ap_rst_n,
    ap_enable_reg_pp0_iter3_reg,
    ap_enable_reg_pp0_iter2,
    Q,
    Loop_realfft_be_stream_output_proc4_U0_ap_start,
    \real_spectrum_lo_i_read_reg_138_reg[0] ,
    real_spectrum_lo_i_empty_n,
    internal_full_n_reg,
    real_spectrum_lo_i_full_n,
    ap_enable_reg_pp0_iter16,
    ap_enable_reg_pp0_iter3,
    real_spectrum_hi_i_full_n,
    real_spectrum_hi_i_empty_n,
    ap_enable_reg_pp0_iter1_reg_2,
    dout_val_last_V_fu_104_p2,
    internal_empty_n_reg_0,
    start_once_reg,
    start_for_Loop_realfft_be_stream_output_proc4_U0_full_n,
    dout_val_last_V_reg_133_pp0_iter2_reg,
    dout_val_last_V_reg_133,
    dout_TREADY,
    \B_V_data_1_payload_A_reg[32]_0 );
  output \B_V_data_1_state_reg[0]_0 ;
  output ap_rst_n_0;
  output mOutPtr0__1;
  output ap_enable_reg_pp0_iter1_reg;
  output [0:0]E;
  output \ap_CS_fsm_reg[1] ;
  output mOutPtr110_out;
  output mOutPtr0__1_0;
  output mOutPtr0__13;
  output ap_done;
  output [1:0]D;
  output [0:0]\tmp_1_reg_124_reg[0] ;
  output [0:0]\tmp_1_reg_124_reg[0]_0 ;
  output [0:0]SR;
  output [0:0]ap_enable_reg_pp0_iter1_reg_0;
  output dout_val_last_V_reg_1330;
  output internal_empty_n_reg;
  output \dout_val_last_V_reg_133_pp0_iter1_reg_reg[0] ;
  output ap_enable_reg_pp0_iter1_reg_1;
  output [32:0]dout_TDATA;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter3_reg;
  input ap_enable_reg_pp0_iter2;
  input [1:0]Q;
  input Loop_realfft_be_stream_output_proc4_U0_ap_start;
  input \real_spectrum_lo_i_read_reg_138_reg[0] ;
  input real_spectrum_lo_i_empty_n;
  input internal_full_n_reg;
  input real_spectrum_lo_i_full_n;
  input ap_enable_reg_pp0_iter16;
  input ap_enable_reg_pp0_iter3;
  input real_spectrum_hi_i_full_n;
  input real_spectrum_hi_i_empty_n;
  input ap_enable_reg_pp0_iter1_reg_2;
  input dout_val_last_V_fu_104_p2;
  input internal_empty_n_reg_0;
  input start_once_reg;
  input start_for_Loop_realfft_be_stream_output_proc4_U0_full_n;
  input dout_val_last_V_reg_133_pp0_iter2_reg;
  input dout_val_last_V_reg_133;
  input dout_TREADY;
  input [32:0]\B_V_data_1_payload_A_reg[32]_0 ;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire [32:0]\B_V_data_1_payload_A_reg[32]_0 ;
  wire \B_V_data_1_payload_A_reg_n_222_[0] ;
  wire \B_V_data_1_payload_A_reg_n_222_[10] ;
  wire \B_V_data_1_payload_A_reg_n_222_[11] ;
  wire \B_V_data_1_payload_A_reg_n_222_[12] ;
  wire \B_V_data_1_payload_A_reg_n_222_[13] ;
  wire \B_V_data_1_payload_A_reg_n_222_[14] ;
  wire \B_V_data_1_payload_A_reg_n_222_[15] ;
  wire \B_V_data_1_payload_A_reg_n_222_[16] ;
  wire \B_V_data_1_payload_A_reg_n_222_[17] ;
  wire \B_V_data_1_payload_A_reg_n_222_[18] ;
  wire \B_V_data_1_payload_A_reg_n_222_[19] ;
  wire \B_V_data_1_payload_A_reg_n_222_[1] ;
  wire \B_V_data_1_payload_A_reg_n_222_[20] ;
  wire \B_V_data_1_payload_A_reg_n_222_[21] ;
  wire \B_V_data_1_payload_A_reg_n_222_[22] ;
  wire \B_V_data_1_payload_A_reg_n_222_[23] ;
  wire \B_V_data_1_payload_A_reg_n_222_[24] ;
  wire \B_V_data_1_payload_A_reg_n_222_[25] ;
  wire \B_V_data_1_payload_A_reg_n_222_[26] ;
  wire \B_V_data_1_payload_A_reg_n_222_[27] ;
  wire \B_V_data_1_payload_A_reg_n_222_[28] ;
  wire \B_V_data_1_payload_A_reg_n_222_[29] ;
  wire \B_V_data_1_payload_A_reg_n_222_[2] ;
  wire \B_V_data_1_payload_A_reg_n_222_[30] ;
  wire \B_V_data_1_payload_A_reg_n_222_[31] ;
  wire \B_V_data_1_payload_A_reg_n_222_[32] ;
  wire \B_V_data_1_payload_A_reg_n_222_[3] ;
  wire \B_V_data_1_payload_A_reg_n_222_[4] ;
  wire \B_V_data_1_payload_A_reg_n_222_[5] ;
  wire \B_V_data_1_payload_A_reg_n_222_[6] ;
  wire \B_V_data_1_payload_A_reg_n_222_[7] ;
  wire \B_V_data_1_payload_A_reg_n_222_[8] ;
  wire \B_V_data_1_payload_A_reg_n_222_[9] ;
  wire \B_V_data_1_payload_B_reg_n_222_[0] ;
  wire \B_V_data_1_payload_B_reg_n_222_[10] ;
  wire \B_V_data_1_payload_B_reg_n_222_[11] ;
  wire \B_V_data_1_payload_B_reg_n_222_[12] ;
  wire \B_V_data_1_payload_B_reg_n_222_[13] ;
  wire \B_V_data_1_payload_B_reg_n_222_[14] ;
  wire \B_V_data_1_payload_B_reg_n_222_[15] ;
  wire \B_V_data_1_payload_B_reg_n_222_[16] ;
  wire \B_V_data_1_payload_B_reg_n_222_[17] ;
  wire \B_V_data_1_payload_B_reg_n_222_[18] ;
  wire \B_V_data_1_payload_B_reg_n_222_[19] ;
  wire \B_V_data_1_payload_B_reg_n_222_[1] ;
  wire \B_V_data_1_payload_B_reg_n_222_[20] ;
  wire \B_V_data_1_payload_B_reg_n_222_[21] ;
  wire \B_V_data_1_payload_B_reg_n_222_[22] ;
  wire \B_V_data_1_payload_B_reg_n_222_[23] ;
  wire \B_V_data_1_payload_B_reg_n_222_[24] ;
  wire \B_V_data_1_payload_B_reg_n_222_[25] ;
  wire \B_V_data_1_payload_B_reg_n_222_[26] ;
  wire \B_V_data_1_payload_B_reg_n_222_[27] ;
  wire \B_V_data_1_payload_B_reg_n_222_[28] ;
  wire \B_V_data_1_payload_B_reg_n_222_[29] ;
  wire \B_V_data_1_payload_B_reg_n_222_[2] ;
  wire \B_V_data_1_payload_B_reg_n_222_[30] ;
  wire \B_V_data_1_payload_B_reg_n_222_[31] ;
  wire \B_V_data_1_payload_B_reg_n_222_[32] ;
  wire \B_V_data_1_payload_B_reg_n_222_[3] ;
  wire \B_V_data_1_payload_B_reg_n_222_[4] ;
  wire \B_V_data_1_payload_B_reg_n_222_[5] ;
  wire \B_V_data_1_payload_B_reg_n_222_[6] ;
  wire \B_V_data_1_payload_B_reg_n_222_[7] ;
  wire \B_V_data_1_payload_B_reg_n_222_[8] ;
  wire \B_V_data_1_payload_B_reg_n_222_[9] ;
  wire B_V_data_1_sel_rd_i_1__0_n_222;
  wire B_V_data_1_sel_rd_reg_n_222;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_222;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_222 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg_n_222_[1] ;
  wire [1:0]D;
  wire [0:0]E;
  wire Loop_realfft_be_stream_output_proc4_U0_ap_start;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_done;
  wire ap_done_INST_0_i_2_n_222;
  wire ap_enable_reg_pp0_iter16;
  wire ap_enable_reg_pp0_iter1_reg;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_1;
  wire ap_enable_reg_pp0_iter1_reg_2;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_reg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [32:0]dout_TDATA;
  wire dout_TREADY;
  wire dout_val_last_V_fu_104_p2;
  wire dout_val_last_V_reg_133;
  wire dout_val_last_V_reg_1330;
  wire \dout_val_last_V_reg_133_pp0_iter1_reg_reg[0] ;
  wire dout_val_last_V_reg_133_pp0_iter2_reg;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_full_n_reg;
  wire mOutPtr0__1;
  wire mOutPtr0__13;
  wire mOutPtr0__1_0;
  wire mOutPtr110_out;
  wire real_spectrum_hi_i_empty_n;
  wire real_spectrum_hi_i_full_n;
  wire real_spectrum_lo_i_empty_n;
  wire real_spectrum_lo_i_full_n;
  wire \real_spectrum_lo_i_read_reg_138_reg[0] ;
  wire start_for_Loop_realfft_be_stream_output_proc4_U0_full_n;
  wire start_once_reg;
  wire [0:0]\tmp_1_reg_124_reg[0] ;
  wire [0:0]\tmp_1_reg_124_reg[0]_0 ;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[32]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg_n_222_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[32]_0 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_222_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[32]_0 [10]),
        .Q(\B_V_data_1_payload_A_reg_n_222_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[32]_0 [11]),
        .Q(\B_V_data_1_payload_A_reg_n_222_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[32]_0 [12]),
        .Q(\B_V_data_1_payload_A_reg_n_222_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[32]_0 [13]),
        .Q(\B_V_data_1_payload_A_reg_n_222_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[32]_0 [14]),
        .Q(\B_V_data_1_payload_A_reg_n_222_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[32]_0 [15]),
        .Q(\B_V_data_1_payload_A_reg_n_222_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[32]_0 [16]),
        .Q(\B_V_data_1_payload_A_reg_n_222_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[32]_0 [17]),
        .Q(\B_V_data_1_payload_A_reg_n_222_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[32]_0 [18]),
        .Q(\B_V_data_1_payload_A_reg_n_222_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[32]_0 [19]),
        .Q(\B_V_data_1_payload_A_reg_n_222_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[32]_0 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_222_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[32]_0 [20]),
        .Q(\B_V_data_1_payload_A_reg_n_222_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[32]_0 [21]),
        .Q(\B_V_data_1_payload_A_reg_n_222_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[32]_0 [22]),
        .Q(\B_V_data_1_payload_A_reg_n_222_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[32]_0 [23]),
        .Q(\B_V_data_1_payload_A_reg_n_222_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[32]_0 [24]),
        .Q(\B_V_data_1_payload_A_reg_n_222_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[32]_0 [25]),
        .Q(\B_V_data_1_payload_A_reg_n_222_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[32]_0 [26]),
        .Q(\B_V_data_1_payload_A_reg_n_222_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[32]_0 [27]),
        .Q(\B_V_data_1_payload_A_reg_n_222_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[32]_0 [28]),
        .Q(\B_V_data_1_payload_A_reg_n_222_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[32]_0 [29]),
        .Q(\B_V_data_1_payload_A_reg_n_222_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[32]_0 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_222_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[32]_0 [30]),
        .Q(\B_V_data_1_payload_A_reg_n_222_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[32]_0 [31]),
        .Q(\B_V_data_1_payload_A_reg_n_222_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[32]_0 [32]),
        .Q(\B_V_data_1_payload_A_reg_n_222_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[32]_0 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_222_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[32]_0 [4]),
        .Q(\B_V_data_1_payload_A_reg_n_222_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[32]_0 [5]),
        .Q(\B_V_data_1_payload_A_reg_n_222_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[32]_0 [6]),
        .Q(\B_V_data_1_payload_A_reg_n_222_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[32]_0 [7]),
        .Q(\B_V_data_1_payload_A_reg_n_222_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[32]_0 [8]),
        .Q(\B_V_data_1_payload_A_reg_n_222_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[32]_0 [9]),
        .Q(\B_V_data_1_payload_A_reg_n_222_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \B_V_data_1_payload_B[32]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg_n_222_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[32]_0 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_222_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[32]_0 [10]),
        .Q(\B_V_data_1_payload_B_reg_n_222_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[32]_0 [11]),
        .Q(\B_V_data_1_payload_B_reg_n_222_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[32]_0 [12]),
        .Q(\B_V_data_1_payload_B_reg_n_222_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[32]_0 [13]),
        .Q(\B_V_data_1_payload_B_reg_n_222_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[32]_0 [14]),
        .Q(\B_V_data_1_payload_B_reg_n_222_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[32]_0 [15]),
        .Q(\B_V_data_1_payload_B_reg_n_222_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[32]_0 [16]),
        .Q(\B_V_data_1_payload_B_reg_n_222_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[32]_0 [17]),
        .Q(\B_V_data_1_payload_B_reg_n_222_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[32]_0 [18]),
        .Q(\B_V_data_1_payload_B_reg_n_222_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[32]_0 [19]),
        .Q(\B_V_data_1_payload_B_reg_n_222_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[32]_0 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_222_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[32]_0 [20]),
        .Q(\B_V_data_1_payload_B_reg_n_222_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[32]_0 [21]),
        .Q(\B_V_data_1_payload_B_reg_n_222_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[32]_0 [22]),
        .Q(\B_V_data_1_payload_B_reg_n_222_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[32]_0 [23]),
        .Q(\B_V_data_1_payload_B_reg_n_222_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[32]_0 [24]),
        .Q(\B_V_data_1_payload_B_reg_n_222_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[32]_0 [25]),
        .Q(\B_V_data_1_payload_B_reg_n_222_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[32]_0 [26]),
        .Q(\B_V_data_1_payload_B_reg_n_222_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[32]_0 [27]),
        .Q(\B_V_data_1_payload_B_reg_n_222_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[32]_0 [28]),
        .Q(\B_V_data_1_payload_B_reg_n_222_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[32]_0 [29]),
        .Q(\B_V_data_1_payload_B_reg_n_222_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[32]_0 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_222_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[32]_0 [30]),
        .Q(\B_V_data_1_payload_B_reg_n_222_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[32]_0 [31]),
        .Q(\B_V_data_1_payload_B_reg_n_222_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[32]_0 [32]),
        .Q(\B_V_data_1_payload_B_reg_n_222_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[32]_0 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_222_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[32]_0 [4]),
        .Q(\B_V_data_1_payload_B_reg_n_222_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[32]_0 [5]),
        .Q(\B_V_data_1_payload_B_reg_n_222_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[32]_0 [6]),
        .Q(\B_V_data_1_payload_B_reg_n_222_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[32]_0 [7]),
        .Q(\B_V_data_1_payload_B_reg_n_222_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[32]_0 [8]),
        .Q(\B_V_data_1_payload_B_reg_n_222_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[32]_0 [9]),
        .Q(\B_V_data_1_payload_B_reg_n_222_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(dout_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel_rd_reg_n_222),
        .O(B_V_data_1_sel_rd_i_1__0_n_222));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_222),
        .Q(B_V_data_1_sel_rd_reg_n_222),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    B_V_data_1_sel_wr_i_1
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\B_V_data_1_state_reg_n_222_[1] ),
        .I3(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_222));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_222),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT6 #(
    .INIT(64'h20A020A0A8A820A0)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg_n_222_[1] ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(dout_TREADY),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ap_block_pp0_stage0_11001__0),
        .O(\B_V_data_1_state[0]_i_1__0_n_222 ));
  LUT5 #(
    .INIT(32'hFBBBFBFB)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(dout_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg_n_222_[1] ),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(ap_enable_reg_pp0_iter2),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_222 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_222_[1] ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'h0000FF01)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(ap_enable_reg_pp0_iter1_reg_2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(Q[0]),
        .I4(Loop_realfft_be_stream_output_proc4_U0_ap_start),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'hBBBBBBBA)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(Loop_realfft_be_stream_output_proc4_U0_ap_start),
        .I1(Q[0]),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_enable_reg_pp0_iter1_reg_2),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ap_done_INST_0
       (.I0(ap_enable_reg_pp0_iter3_reg),
        .I1(dout_val_last_V_reg_133_pp0_iter2_reg),
        .I2(ap_block_pp0_stage0_11001__0),
        .O(ap_done));
  LUT5 #(
    .INIT(32'hAABAFABA)) 
    ap_done_INST_0_i_1
       (.I0(ap_done_INST_0_i_2_n_222),
        .I1(real_spectrum_lo_i_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_2),
        .I3(\real_spectrum_lo_i_read_reg_138_reg[0] ),
        .I4(real_spectrum_hi_i_empty_n),
        .O(ap_block_pp0_stage0_11001__0));
  LUT5 #(
    .INIT(32'h3F332222)) 
    ap_done_INST_0_i_2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\B_V_data_1_state_reg_n_222_[1] ),
        .I2(dout_TREADY),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .O(ap_done_INST_0_i_2_n_222));
  LUT4 #(
    .INIT(16'h7A0A)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(Loop_realfft_be_stream_output_proc4_U0_ap_start),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(ap_enable_reg_pp0_iter1_reg_2),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_enable_reg_pp0_iter1_reg_2),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter1_reg_1));
  LUT6 #(
    .INIT(64'h00A088A088A088A0)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(Q[0]),
        .I5(Loop_realfft_be_stream_output_proc4_U0_ap_start),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_TDATA[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_222_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_222_[0] ),
        .I2(B_V_data_1_sel_rd_reg_n_222),
        .O(dout_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_TDATA[10]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_222_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_222_[10] ),
        .I2(B_V_data_1_sel_rd_reg_n_222),
        .O(dout_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_TDATA[11]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_222_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_222_[11] ),
        .I2(B_V_data_1_sel_rd_reg_n_222),
        .O(dout_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_TDATA[12]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_222_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_222_[12] ),
        .I2(B_V_data_1_sel_rd_reg_n_222),
        .O(dout_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_TDATA[13]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_222_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_222_[13] ),
        .I2(B_V_data_1_sel_rd_reg_n_222),
        .O(dout_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_TDATA[14]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_222_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_222_[14] ),
        .I2(B_V_data_1_sel_rd_reg_n_222),
        .O(dout_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_TDATA[15]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_222_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_222_[15] ),
        .I2(B_V_data_1_sel_rd_reg_n_222),
        .O(dout_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_TDATA[16]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_222_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_222_[16] ),
        .I2(B_V_data_1_sel_rd_reg_n_222),
        .O(dout_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_TDATA[17]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_222_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_222_[17] ),
        .I2(B_V_data_1_sel_rd_reg_n_222),
        .O(dout_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_TDATA[18]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_222_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_222_[18] ),
        .I2(B_V_data_1_sel_rd_reg_n_222),
        .O(dout_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_TDATA[19]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_222_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_222_[19] ),
        .I2(B_V_data_1_sel_rd_reg_n_222),
        .O(dout_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_TDATA[1]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_222_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_222_[1] ),
        .I2(B_V_data_1_sel_rd_reg_n_222),
        .O(dout_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_TDATA[20]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_222_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_222_[20] ),
        .I2(B_V_data_1_sel_rd_reg_n_222),
        .O(dout_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_TDATA[21]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_222_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_222_[21] ),
        .I2(B_V_data_1_sel_rd_reg_n_222),
        .O(dout_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_TDATA[22]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_222_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_222_[22] ),
        .I2(B_V_data_1_sel_rd_reg_n_222),
        .O(dout_TDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_TDATA[23]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_222_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_222_[23] ),
        .I2(B_V_data_1_sel_rd_reg_n_222),
        .O(dout_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_TDATA[24]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_222_[24] ),
        .I1(\B_V_data_1_payload_A_reg_n_222_[24] ),
        .I2(B_V_data_1_sel_rd_reg_n_222),
        .O(dout_TDATA[24]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_TDATA[25]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_222_[25] ),
        .I1(\B_V_data_1_payload_A_reg_n_222_[25] ),
        .I2(B_V_data_1_sel_rd_reg_n_222),
        .O(dout_TDATA[25]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_TDATA[26]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_222_[26] ),
        .I1(\B_V_data_1_payload_A_reg_n_222_[26] ),
        .I2(B_V_data_1_sel_rd_reg_n_222),
        .O(dout_TDATA[26]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_TDATA[27]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_222_[27] ),
        .I1(\B_V_data_1_payload_A_reg_n_222_[27] ),
        .I2(B_V_data_1_sel_rd_reg_n_222),
        .O(dout_TDATA[27]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_TDATA[28]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_222_[28] ),
        .I1(\B_V_data_1_payload_A_reg_n_222_[28] ),
        .I2(B_V_data_1_sel_rd_reg_n_222),
        .O(dout_TDATA[28]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_TDATA[29]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_222_[29] ),
        .I1(\B_V_data_1_payload_A_reg_n_222_[29] ),
        .I2(B_V_data_1_sel_rd_reg_n_222),
        .O(dout_TDATA[29]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_TDATA[2]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_222_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_222_[2] ),
        .I2(B_V_data_1_sel_rd_reg_n_222),
        .O(dout_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_TDATA[30]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_222_[30] ),
        .I1(\B_V_data_1_payload_A_reg_n_222_[30] ),
        .I2(B_V_data_1_sel_rd_reg_n_222),
        .O(dout_TDATA[30]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_TDATA[31]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_222_[31] ),
        .I1(\B_V_data_1_payload_A_reg_n_222_[31] ),
        .I2(B_V_data_1_sel_rd_reg_n_222),
        .O(dout_TDATA[31]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_TDATA[32]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_222_[32] ),
        .I1(\B_V_data_1_payload_A_reg_n_222_[32] ),
        .I2(B_V_data_1_sel_rd_reg_n_222),
        .O(dout_TDATA[32]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_TDATA[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_222_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_222_[3] ),
        .I2(B_V_data_1_sel_rd_reg_n_222),
        .O(dout_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_TDATA[4]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_222_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_222_[4] ),
        .I2(B_V_data_1_sel_rd_reg_n_222),
        .O(dout_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_TDATA[5]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_222_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_222_[5] ),
        .I2(B_V_data_1_sel_rd_reg_n_222),
        .O(dout_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_TDATA[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_222_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_222_[6] ),
        .I2(B_V_data_1_sel_rd_reg_n_222),
        .O(dout_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_TDATA[7]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_222_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_222_[7] ),
        .I2(B_V_data_1_sel_rd_reg_n_222),
        .O(dout_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_TDATA[8]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_222_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_222_[8] ),
        .I2(B_V_data_1_sel_rd_reg_n_222),
        .O(dout_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_TDATA[9]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_222_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_222_[9] ),
        .I2(B_V_data_1_sel_rd_reg_n_222),
        .O(dout_TDATA[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \dout_val_last_V_reg_133[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .O(dout_val_last_V_reg_1330));
  LUT2 #(
    .INIT(4'hB)) 
    \dout_val_last_V_reg_133[0]_i_3 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(Q[1]),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \dout_val_last_V_reg_133_pp0_iter2_reg[0]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[32]_0 [32]),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(dout_val_last_V_reg_133_pp0_iter2_reg),
        .O(\dout_val_last_V_reg_133_pp0_iter1_reg_reg[0] ));
  LUT5 #(
    .INIT(32'hFD202020)) 
    \i1_reg_67[8]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_2),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(dout_val_last_V_reg_133),
        .I3(Q[0]),
        .I4(Loop_realfft_be_stream_output_proc4_U0_ap_start),
        .O(SR));
  LUT3 #(
    .INIT(8'h02)) 
    \i1_reg_67[8]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_2),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(dout_val_last_V_reg_133),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  LUT6 #(
    .INIT(64'h00EF000000000000)) 
    internal_full_n_i_2
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(\real_spectrum_lo_i_read_reg_138_reg[0] ),
        .I2(real_spectrum_lo_i_empty_n),
        .I3(internal_full_n_reg),
        .I4(real_spectrum_lo_i_full_n),
        .I5(ap_enable_reg_pp0_iter16),
        .O(mOutPtr0__1));
  LUT6 #(
    .INIT(64'hBFFF000000000000)) 
    internal_full_n_i_2__0
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(ap_enable_reg_pp0_iter1_reg_2),
        .I2(real_spectrum_hi_i_empty_n),
        .I3(\real_spectrum_lo_i_read_reg_138_reg[0] ),
        .I4(real_spectrum_hi_i_full_n),
        .I5(ap_enable_reg_pp0_iter3),
        .O(mOutPtr0__1_0));
  LUT6 #(
    .INIT(64'h0000DF0000000000)) 
    internal_full_n_i_2__1
       (.I0(dout_val_last_V_fu_104_p2),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(Loop_realfft_be_stream_output_proc4_U0_ap_start),
        .I3(internal_empty_n_reg_0),
        .I4(start_once_reg),
        .I5(start_for_Loop_realfft_be_stream_output_proc4_U0_full_n),
        .O(mOutPtr0__13));
  LUT6 #(
    .INIT(64'h8888888878888888)) 
    \mOutPtr[3]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(real_spectrum_hi_i_full_n),
        .I2(\real_spectrum_lo_i_read_reg_138_reg[0] ),
        .I3(real_spectrum_hi_i_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg_2),
        .I5(\ap_CS_fsm_reg[1] ),
        .O(E));
  LUT6 #(
    .INIT(64'h0700000000000000)) 
    \mOutPtr[3]_i_3__0 
       (.I0(real_spectrum_hi_i_full_n),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(ap_enable_reg_pp0_iter1_reg_2),
        .I4(real_spectrum_hi_i_empty_n),
        .I5(\real_spectrum_lo_i_read_reg_138_reg[0] ),
        .O(mOutPtr110_out));
  LUT2 #(
    .INIT(4'hB)) 
    \mOutPtr[3]_i_4 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(ap_enable_reg_pp0_iter1_reg_2),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \real_spectrum_hi_i_read_reg_143[31]_i_1 
       (.I0(\real_spectrum_lo_i_read_reg_138_reg[0] ),
        .I1(\ap_CS_fsm_reg[1] ),
        .O(\tmp_1_reg_124_reg[0] ));
  LUT2 #(
    .INIT(4'h1)) 
    \real_spectrum_lo_i_read_reg_138[31]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\real_spectrum_lo_i_read_reg_138_reg[0] ),
        .O(\tmp_1_reg_124_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "hls_xfft2real_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_regslice_both_14
   (\B_V_data_1_state_reg[1]_0 ,
    SR,
    \B_V_data_1_state_reg[0]_0 ,
    full_n_reg,
    \B_V_data_1_state_reg[0]_1 ,
    ap_sync_reg_channel_write_descramble_buf_M_real_V_1,
    ap_sync_channel_write_descramble_buf_M_imag_V_1,
    ap_sync_channel_write_descramble_buf_M_real_V,
    ap_sync_Loop_realfft_be_buffer_proc1_U0_ap_ready,
    E,
    Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_we0,
    Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_we0,
    DIADI,
    \B_V_data_1_payload_B_reg[31]_0 ,
    SS,
    ap_clk,
    icmp_ln79_fu_172_p2__7,
    Q,
    ap_done_reg,
    ap_start,
    ram_reg,
    descramble_buf_M_imag_V_1_i_full_n,
    ap_sync_reg_channel_write_descramble_buf_M_imag_V_1,
    ap_rst_n,
    descramble_buf_M_real_V_1_i_full_n,
    ap_sync_reg_channel_write_descramble_buf_M_real_V_1_reg,
    descramble_buf_M_imag_V_i_full_n,
    ap_sync_reg_channel_write_descramble_buf_M_imag_V,
    descramble_buf_M_real_V_i_full_n,
    ap_sync_reg_channel_write_descramble_buf_M_real_V,
    ram_reg_0,
    din_TVALID,
    din_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output [0:0]SR;
  output \B_V_data_1_state_reg[0]_0 ;
  output full_n_reg;
  output \B_V_data_1_state_reg[0]_1 ;
  output ap_sync_reg_channel_write_descramble_buf_M_real_V_1;
  output ap_sync_channel_write_descramble_buf_M_imag_V_1;
  output ap_sync_channel_write_descramble_buf_M_real_V;
  output ap_sync_Loop_realfft_be_buffer_proc1_U0_ap_ready;
  output [0:0]E;
  output Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_we0;
  output Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_we0;
  output [15:0]DIADI;
  output [15:0]\B_V_data_1_payload_B_reg[31]_0 ;
  input [0:0]SS;
  input ap_clk;
  input icmp_ln79_fu_172_p2__7;
  input [1:0]Q;
  input ap_done_reg;
  input ap_start;
  input ram_reg;
  input descramble_buf_M_imag_V_1_i_full_n;
  input ap_sync_reg_channel_write_descramble_buf_M_imag_V_1;
  input ap_rst_n;
  input descramble_buf_M_real_V_1_i_full_n;
  input ap_sync_reg_channel_write_descramble_buf_M_real_V_1_reg;
  input descramble_buf_M_imag_V_i_full_n;
  input ap_sync_reg_channel_write_descramble_buf_M_imag_V;
  input descramble_buf_M_real_V_i_full_n;
  input ap_sync_reg_channel_write_descramble_buf_M_real_V;
  input [0:0]ram_reg_0;
  input din_TVALID;
  input [31:0]din_TDATA;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire [31:0]B_V_data_1_payload_A;
  wire [31:0]B_V_data_1_payload_B;
  wire [15:0]\B_V_data_1_payload_B_reg[31]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_222;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_222;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_222 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg_n_222_[0] ;
  wire [15:0]DIADI;
  wire [0:0]E;
  wire Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_we0;
  wire Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_we0;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_Loop_realfft_be_buffer_proc1_U0_ap_ready;
  wire ap_sync_channel_write_descramble_buf_M_imag_V_1;
  wire ap_sync_channel_write_descramble_buf_M_real_V;
  wire ap_sync_reg_channel_write_descramble_buf_M_imag_V;
  wire ap_sync_reg_channel_write_descramble_buf_M_imag_V_1;
  wire ap_sync_reg_channel_write_descramble_buf_M_real_V;
  wire ap_sync_reg_channel_write_descramble_buf_M_real_V_1;
  wire ap_sync_reg_channel_write_descramble_buf_M_real_V_1_reg;
  wire ap_sync_reg_channel_write_descramble_buf_M_real_V_i_3_n_222;
  wire descramble_buf_M_imag_V_1_i_full_n;
  wire descramble_buf_M_imag_V_i_full_n;
  wire descramble_buf_M_real_V_1_i_full_n;
  wire descramble_buf_M_real_V_i_full_n;
  wire [31:0]din_TDATA;
  wire din_TVALID;
  wire full_n_reg;
  wire icmp_ln79_fu_172_p2__7;
  wire ram_reg;
  wire [0:0]ram_reg_0;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[31]_i_1 
       (.I0(\B_V_data_1_state_reg_n_222_[0] ),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(din_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(din_TDATA[10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(din_TDATA[11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(din_TDATA[12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(din_TDATA[13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(din_TDATA[14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(din_TDATA[15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(din_TDATA[16]),
        .Q(B_V_data_1_payload_A[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(din_TDATA[17]),
        .Q(B_V_data_1_payload_A[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(din_TDATA[18]),
        .Q(B_V_data_1_payload_A[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(din_TDATA[19]),
        .Q(B_V_data_1_payload_A[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(din_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(din_TDATA[20]),
        .Q(B_V_data_1_payload_A[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(din_TDATA[21]),
        .Q(B_V_data_1_payload_A[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(din_TDATA[22]),
        .Q(B_V_data_1_payload_A[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(din_TDATA[23]),
        .Q(B_V_data_1_payload_A[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(din_TDATA[24]),
        .Q(B_V_data_1_payload_A[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(din_TDATA[25]),
        .Q(B_V_data_1_payload_A[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(din_TDATA[26]),
        .Q(B_V_data_1_payload_A[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(din_TDATA[27]),
        .Q(B_V_data_1_payload_A[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(din_TDATA[28]),
        .Q(B_V_data_1_payload_A[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(din_TDATA[29]),
        .Q(B_V_data_1_payload_A[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(din_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(din_TDATA[30]),
        .Q(B_V_data_1_payload_A[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(din_TDATA[31]),
        .Q(B_V_data_1_payload_A[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(din_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(din_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(din_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(din_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(din_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(din_TDATA[8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(din_TDATA[9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \B_V_data_1_payload_B[31]_i_1 
       (.I0(\B_V_data_1_state_reg_n_222_[0] ),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(din_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(din_TDATA[10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(din_TDATA[11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(din_TDATA[12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(din_TDATA[13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(din_TDATA[14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(din_TDATA[15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(din_TDATA[16]),
        .Q(B_V_data_1_payload_B[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(din_TDATA[17]),
        .Q(B_V_data_1_payload_B[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(din_TDATA[18]),
        .Q(B_V_data_1_payload_B[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(din_TDATA[19]),
        .Q(B_V_data_1_payload_B[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(din_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(din_TDATA[20]),
        .Q(B_V_data_1_payload_B[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(din_TDATA[21]),
        .Q(B_V_data_1_payload_B[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(din_TDATA[22]),
        .Q(B_V_data_1_payload_B[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(din_TDATA[23]),
        .Q(B_V_data_1_payload_B[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(din_TDATA[24]),
        .Q(B_V_data_1_payload_B[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(din_TDATA[25]),
        .Q(B_V_data_1_payload_B[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(din_TDATA[26]),
        .Q(B_V_data_1_payload_B[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(din_TDATA[27]),
        .Q(B_V_data_1_payload_B[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(din_TDATA[28]),
        .Q(B_V_data_1_payload_B[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(din_TDATA[29]),
        .Q(B_V_data_1_payload_B[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(din_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(din_TDATA[30]),
        .Q(B_V_data_1_payload_B[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(din_TDATA[31]),
        .Q(B_V_data_1_payload_B[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(din_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(din_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(din_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(din_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(din_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(din_TDATA[8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(din_TDATA[9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF7FF00000800)) 
    B_V_data_1_sel_rd_i_1
       (.I0(\B_V_data_1_state_reg_n_222_[0] ),
        .I1(Q[1]),
        .I2(ram_reg),
        .I3(ap_start),
        .I4(ap_done_reg),
        .I5(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_222));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_222),
        .Q(B_V_data_1_sel),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(din_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_222));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_222),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hA8A820A0)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg_n_222_[0] ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(din_TVALID),
        .O(\B_V_data_1_state[0]_i_1_n_222 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg_n_222_[0] ),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(din_TVALID),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_222 ),
        .Q(\B_V_data_1_state_reg_n_222_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(SS));
  LUT5 #(
    .INIT(32'h888C0000)) 
    ap_done_reg_i_1__0
       (.I0(ap_sync_reg_channel_write_descramble_buf_M_real_V_i_3_n_222),
        .I1(\B_V_data_1_state_reg[0]_1 ),
        .I2(descramble_buf_M_imag_V_1_i_full_n),
        .I3(ap_sync_reg_channel_write_descramble_buf_M_imag_V_1),
        .I4(ap_rst_n),
        .O(full_n_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008000)) 
    ap_ready_INST_0_i_1
       (.I0(icmp_ln79_fu_172_p2__7),
        .I1(\B_V_data_1_state_reg_n_222_[0] ),
        .I2(Q[1]),
        .I3(ap_start),
        .I4(ap_done_reg),
        .I5(ram_reg),
        .O(ap_sync_Loop_realfft_be_buffer_proc1_U0_ap_ready));
  LUT3 #(
    .INIT(8'hF8)) 
    ap_sync_reg_channel_write_descramble_buf_M_imag_V_1_i_1
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(descramble_buf_M_imag_V_1_i_full_n),
        .I2(ap_sync_reg_channel_write_descramble_buf_M_imag_V_1),
        .O(ap_sync_channel_write_descramble_buf_M_imag_V_1));
  LUT5 #(
    .INIT(32'h5400FFFF)) 
    ap_sync_reg_channel_write_descramble_buf_M_real_V_i_1
       (.I0(ap_sync_reg_channel_write_descramble_buf_M_real_V_i_3_n_222),
        .I1(ap_sync_reg_channel_write_descramble_buf_M_imag_V_1),
        .I2(descramble_buf_M_imag_V_1_i_full_n),
        .I3(\B_V_data_1_state_reg[0]_1 ),
        .I4(ap_rst_n),
        .O(ap_sync_reg_channel_write_descramble_buf_M_real_V_1));
  LUT3 #(
    .INIT(8'hF8)) 
    ap_sync_reg_channel_write_descramble_buf_M_real_V_i_2
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(descramble_buf_M_real_V_i_full_n),
        .I2(ap_sync_reg_channel_write_descramble_buf_M_real_V),
        .O(ap_sync_channel_write_descramble_buf_M_real_V));
  LUT6 #(
    .INIT(64'h070757FFFFFFFFFF)) 
    ap_sync_reg_channel_write_descramble_buf_M_real_V_i_3
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(descramble_buf_M_real_V_1_i_full_n),
        .I2(ap_sync_reg_channel_write_descramble_buf_M_real_V_1_reg),
        .I3(descramble_buf_M_imag_V_i_full_n),
        .I4(ap_sync_reg_channel_write_descramble_buf_M_imag_V),
        .I5(ap_sync_channel_write_descramble_buf_M_real_V),
        .O(ap_sync_reg_channel_write_descramble_buf_M_real_V_i_3_n_222));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \count[1]_i_2__1 
       (.I0(icmp_ln79_fu_172_p2__7),
        .I1(\B_V_data_1_state_reg_n_222_[0] ),
        .I2(Q[1]),
        .I3(ram_reg),
        .I4(ap_start),
        .I5(ap_done_reg),
        .O(\B_V_data_1_state_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h8888888888B88888)) 
    \i_221_reg_112[8]_i_1 
       (.I0(icmp_ln79_fu_172_p2__7),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(Q[0]),
        .I3(ap_done_reg),
        .I4(ap_start),
        .I5(ram_reg),
        .O(SR));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \i_221_reg_112[8]_i_2 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ram_reg),
        .I3(Q[1]),
        .I4(\B_V_data_1_state_reg_n_222_[0] ),
        .I5(icmp_ln79_fu_172_p2__7),
        .O(E));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_10
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .O(DIADI[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_10__0
       (.I0(B_V_data_1_payload_B[23]),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_11
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(DIADI[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_11__0
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_12
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(DIADI[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_12__0
       (.I0(B_V_data_1_payload_B[21]),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_13
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(DIADI[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_13__0
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_14
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(DIADI[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_14__0
       (.I0(B_V_data_1_payload_B[19]),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_15
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(DIADI[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_15__0
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_16
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(DIADI[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_16__0
       (.I0(B_V_data_1_payload_B[17]),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_17
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(DIADI[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_17__0
       (.I0(B_V_data_1_payload_B[16]),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_18
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(DIADI[0]));
  LUT5 #(
    .INIT(32'h00000800)) 
    ram_reg_i_19__3
       (.I0(\B_V_data_1_state_reg_n_222_[0] ),
        .I1(Q[1]),
        .I2(ram_reg),
        .I3(ap_start),
        .I4(ap_done_reg),
        .O(\B_V_data_1_state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    ram_reg_i_1__3
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ram_reg),
        .I3(Q[1]),
        .I4(\B_V_data_1_state_reg_n_222_[0] ),
        .I5(ram_reg_0),
        .O(Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_we0));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    ram_reg_i_1__4
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ram_reg),
        .I3(Q[1]),
        .I4(\B_V_data_1_state_reg_n_222_[0] ),
        .I5(ram_reg_0),
        .O(Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_we0));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_2
       (.I0(B_V_data_1_payload_B[31]),
        .I1(B_V_data_1_payload_A[31]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [15]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_3
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .O(DIADI[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_3__0
       (.I0(B_V_data_1_payload_B[30]),
        .I1(B_V_data_1_payload_A[30]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [14]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_4
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .O(DIADI[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_4__0
       (.I0(B_V_data_1_payload_B[29]),
        .I1(B_V_data_1_payload_A[29]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [13]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_5
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .O(DIADI[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_5__0
       (.I0(B_V_data_1_payload_B[28]),
        .I1(B_V_data_1_payload_A[28]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [12]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_6
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .O(DIADI[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_6__0
       (.I0(B_V_data_1_payload_B[27]),
        .I1(B_V_data_1_payload_A[27]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [11]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_7
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .O(DIADI[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_7__0
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [10]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_8
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .O(DIADI[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_8__0
       (.I0(B_V_data_1_payload_B[25]),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [9]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_9
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .O(DIADI[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_9__0
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [8]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_start_for_Loop_realfft_be_stream_output_proc4_U0
   (start_for_Loop_realfft_be_stream_output_proc4_U0_full_n,
    Loop_realfft_be_stream_output_proc4_U0_ap_start,
    internal_empty_n_reg_0,
    ap_clk,
    ap_rst_n,
    mOutPtr0__13,
    start_once_reg,
    \mOutPtr_reg[0]_0 ,
    \i_reg_128_reg[0] ,
    dout_val_last_V_fu_104_p2,
    SS);
  output start_for_Loop_realfft_be_stream_output_proc4_U0_full_n;
  output Loop_realfft_be_stream_output_proc4_U0_ap_start;
  output [0:0]internal_empty_n_reg_0;
  input ap_clk;
  input ap_rst_n;
  input mOutPtr0__13;
  input start_once_reg;
  input \mOutPtr_reg[0]_0 ;
  input \i_reg_128_reg[0] ;
  input dout_val_last_V_fu_104_p2;
  input [0:0]SS;

  wire Loop_realfft_be_stream_output_proc4_U0_ap_start;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire dout_val_last_V_fu_104_p2;
  wire \i_reg_128_reg[0] ;
  wire internal_empty_n_i_1__1_n_222;
  wire internal_empty_n_i_2_n_222;
  wire [0:0]internal_empty_n_reg_0;
  wire internal_full_n_i_1__1_n_222;
  wire internal_full_n_i_3_n_222;
  wire [2:0]mOutPtr;
  wire mOutPtr0__13;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_222 ;
  wire \mOutPtr[1]_i_1_n_222 ;
  wire \mOutPtr[2]_i_1_n_222 ;
  wire \mOutPtr[2]_i_3_n_222 ;
  wire \mOutPtr_reg[0]_0 ;
  wire start_for_Loop_realfft_be_stream_output_proc4_U0_full_n;
  wire start_once_reg;

  LUT2 #(
    .INIT(4'h2)) 
    \i_reg_128[8]_i_1 
       (.I0(Loop_realfft_be_stream_output_proc4_U0_ap_start),
        .I1(\i_reg_128_reg[0] ),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hA0A0A000A8A8A8A8)) 
    internal_empty_n_i_1__1
       (.I0(ap_rst_n),
        .I1(mOutPtr0__13),
        .I2(Loop_realfft_be_stream_output_proc4_U0_ap_start),
        .I3(mOutPtr[2]),
        .I4(internal_empty_n_i_2_n_222),
        .I5(mOutPtr110_out),
        .O(internal_empty_n_i_1__1_n_222));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .O(internal_empty_n_i_2_n_222));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_222),
        .Q(Loop_realfft_be_stream_output_proc4_U0_ap_start),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF5DDD)) 
    internal_full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(start_for_Loop_realfft_be_stream_output_proc4_U0_full_n),
        .I2(mOutPtr0__13),
        .I3(internal_full_n_i_3_n_222),
        .I4(mOutPtr110_out),
        .O(internal_full_n_i_1__1_n_222));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'h10)) 
    internal_full_n_i_3
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .O(internal_full_n_i_3_n_222));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_222),
        .Q(start_for_Loop_realfft_be_stream_output_proc4_U0_full_n),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr[2]_i_3_n_222 ),
        .I1(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_222 ));
  LUT4 #(
    .INIT(16'h9F60)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr[2]_i_3_n_222 ),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_222 ));
  LUT5 #(
    .INIT(32'hE7FF1800)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr110_out),
        .I3(\mOutPtr[2]_i_3_n_222 ),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_222 ));
  LUT6 #(
    .INIT(64'h0000DF0000000000)) 
    \mOutPtr[2]_i_2 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(start_once_reg),
        .I2(start_for_Loop_realfft_be_stream_output_proc4_U0_full_n),
        .I3(dout_val_last_V_fu_104_p2),
        .I4(\i_reg_128_reg[0] ),
        .I5(Loop_realfft_be_stream_output_proc4_U0_ap_start),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'h2020DF2020202020)) 
    \mOutPtr[2]_i_3 
       (.I0(start_for_Loop_realfft_be_stream_output_proc4_U0_full_n),
        .I1(start_once_reg),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(Loop_realfft_be_stream_output_proc4_U0_ap_start),
        .I4(\i_reg_128_reg[0] ),
        .I5(dout_val_last_V_fu_104_p2),
        .O(\mOutPtr[2]_i_3_n_222 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_222 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_222 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_222 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W
   (\iptr_reg[0]_0 ,
    \iptr_reg[0]_1 ,
    tptr,
    twid_rom_M_imag_V_t_empty_n,
    twid_rom_M_imag_V_i_full_n,
    iptr,
    reg_valid0,
    ap_rst_n_0,
    p_0_in__0,
    empty_n_reg_0,
    A,
    ap_clk,
    \buf_ce0[0]_0 ,
    ram_reg,
    ADDRBWRADDR,
    ram_reg_0,
    ram_reg_1,
    \buf_ce0[1]_1 ,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    SS,
    \iptr_reg[0]_2 ,
    reg_valid0_reg_0,
    ap_rst_n,
    ap_sync_reg_channel_write_twid_rom_M_imag_V,
    ap_done_reg_reg,
    Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_done,
    twid_rom_M_real_V_i_full_n,
    Loop_realfft_be_descramble_proc2_U0_ap_ready,
    empty_n_reg_1,
    ram_reg_6,
    ram_reg_7,
    Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d0,
    Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d1,
    Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_ce0,
    ram_reg_8,
    push_buf,
    pop_buf,
    ap_done_reg,
    Q,
    E);
  output [0:0]\iptr_reg[0]_0 ;
  output [0:0]\iptr_reg[0]_1 ;
  output tptr;
  output twid_rom_M_imag_V_t_empty_n;
  output twid_rom_M_imag_V_i_full_n;
  output iptr;
  output reg_valid0;
  output ap_rst_n_0;
  output p_0_in__0;
  output empty_n_reg_0;
  output [15:0]A;
  input ap_clk;
  input \buf_ce0[0]_0 ;
  input [2:0]ram_reg;
  input [2:0]ADDRBWRADDR;
  input [9:0]ram_reg_0;
  input [10:0]ram_reg_1;
  input \buf_ce0[1]_1 ;
  input [2:0]ram_reg_2;
  input [2:0]ram_reg_3;
  input [9:0]ram_reg_4;
  input [10:0]ram_reg_5;
  input [0:0]SS;
  input \iptr_reg[0]_2 ;
  input reg_valid0_reg_0;
  input ap_rst_n;
  input ap_sync_reg_channel_write_twid_rom_M_imag_V;
  input ap_done_reg_reg;
  input Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_done;
  input twid_rom_M_real_V_i_full_n;
  input Loop_realfft_be_descramble_proc2_U0_ap_ready;
  input empty_n_reg_1;
  input [4:0]ram_reg_6;
  input [3:0]ram_reg_7;
  input [4:0]Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d0;
  input [3:0]Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d1;
  input Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_ce0;
  input ram_reg_8;
  input push_buf;
  input pop_buf;
  input ap_done_reg;
  input [0:0]Q;
  input [0:0]E;

  wire [15:0]A;
  wire [2:0]ADDRBWRADDR;
  wire Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_done;
  wire Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_ce0;
  wire [4:0]Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d0;
  wire [3:0]Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d1;
  wire [0:0]E;
  wire Loop_realfft_be_descramble_proc2_U0_ap_ready;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_sync_reg_channel_write_twid_rom_M_imag_V;
  wire \buf_ce0[0]_0 ;
  wire \buf_ce0[1]_1 ;
  wire [1:0]count;
  wire \count[0]_i_1_n_222 ;
  wire \count[1]_i_1_n_222 ;
  wire empty_n_i_1__0_n_222;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire full_n_i_1_n_222;
  wire \gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U_n_240 ;
  wire \gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U_n_241 ;
  wire \gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U_n_242 ;
  wire \gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U_n_243 ;
  wire \gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U_n_244 ;
  wire \gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U_n_245 ;
  wire \gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U_n_246 ;
  wire \gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U_n_247 ;
  wire \gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U_n_248 ;
  wire \gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U_n_249 ;
  wire \gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U_n_250 ;
  wire \gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U_n_251 ;
  wire \gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U_n_252 ;
  wire \gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U_n_253 ;
  wire \gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U_n_254 ;
  wire \gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U_n_255 ;
  wire iptr;
  wire [0:0]\iptr_reg[0]_0 ;
  wire [0:0]\iptr_reg[0]_1 ;
  wire \iptr_reg[0]_2 ;
  wire p_0_in__0;
  wire pop_buf;
  wire \prev_tptr_reg_n_222_[0] ;
  wire push_buf;
  wire [15:0]q0_t0;
  wire [15:0]q0_t0_0;
  wire [2:0]ram_reg;
  wire [9:0]ram_reg_0;
  wire [10:0]ram_reg_1;
  wire [2:0]ram_reg_2;
  wire [2:0]ram_reg_3;
  wire [9:0]ram_reg_4;
  wire [10:0]ram_reg_5;
  wire [4:0]ram_reg_6;
  wire [3:0]ram_reg_7;
  wire ram_reg_8;
  wire \reg_q0_reg_n_222_[0] ;
  wire \reg_q0_reg_n_222_[10] ;
  wire \reg_q0_reg_n_222_[11] ;
  wire \reg_q0_reg_n_222_[12] ;
  wire \reg_q0_reg_n_222_[13] ;
  wire \reg_q0_reg_n_222_[14] ;
  wire \reg_q0_reg_n_222_[15] ;
  wire \reg_q0_reg_n_222_[1] ;
  wire \reg_q0_reg_n_222_[2] ;
  wire \reg_q0_reg_n_222_[3] ;
  wire \reg_q0_reg_n_222_[4] ;
  wire \reg_q0_reg_n_222_[5] ;
  wire \reg_q0_reg_n_222_[6] ;
  wire \reg_q0_reg_n_222_[7] ;
  wire \reg_q0_reg_n_222_[8] ;
  wire \reg_q0_reg_n_222_[9] ;
  wire reg_valid0;
  wire reg_valid0_reg_0;
  wire tptr;
  wire \tptr[0]_i_1_n_222 ;
  wire twid_rom_M_imag_V_i_full_n;
  wire twid_rom_M_imag_V_t_empty_n;
  wire twid_rom_M_real_V_i_full_n;

  LUT6 #(
    .INIT(64'h0202000002AA0000)) 
    ap_done_reg_i_1
       (.I0(ap_rst_n),
        .I1(ap_sync_reg_channel_write_twid_rom_M_imag_V),
        .I2(twid_rom_M_imag_V_i_full_n),
        .I3(ap_done_reg_reg),
        .I4(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_done),
        .I5(twid_rom_M_real_V_i_full_n),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h66655555999AAAAA)) 
    \count[0]_i_1 
       (.I0(pop_buf),
        .I1(ap_sync_reg_channel_write_twid_rom_M_imag_V),
        .I2(ap_done_reg),
        .I3(Q),
        .I4(twid_rom_M_imag_V_i_full_n),
        .I5(count[0]),
        .O(\count[0]_i_1_n_222 ));
  LUT5 #(
    .INIT(32'hE7771888)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(push_buf),
        .I2(twid_rom_M_imag_V_t_empty_n),
        .I3(Loop_realfft_be_descramble_proc2_U0_ap_ready),
        .I4(count[1]),
        .O(\count[1]_i_1_n_222 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_222 ),
        .Q(count[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_222 ),
        .Q(count[1]),
        .R(SS));
  LUT6 #(
    .INIT(64'hAAAA8A008AAA8A00)) 
    empty_n_i_1__0
       (.I0(ap_rst_n),
        .I1(count[1]),
        .I2(Loop_realfft_be_descramble_proc2_U0_ap_ready),
        .I3(twid_rom_M_imag_V_t_empty_n),
        .I4(empty_n_reg_1),
        .I5(count[0]),
        .O(empty_n_i_1__0_n_222));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_222),
        .Q(twid_rom_M_imag_V_t_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFF8F08080808)) 
    full_n_i_1
       (.I0(Loop_realfft_be_descramble_proc2_U0_ap_ready),
        .I1(twid_rom_M_imag_V_t_empty_n),
        .I2(push_buf),
        .I3(count[0]),
        .I4(count[1]),
        .I5(twid_rom_M_imag_V_i_full_n),
        .O(full_n_i_1_n_222));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_222),
        .Q(twid_rom_M_imag_V_i_full_n),
        .S(SS));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore \gen_buffer[0].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U 
       (.A(A),
        .ADDRBWRADDR(ADDRBWRADDR),
        .Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_ce0(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_ce0),
        .Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d0(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d0),
        .Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d1(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d1),
        .DOADO(q0_t0),
        .Q({\reg_q0_reg_n_222_[15] ,\reg_q0_reg_n_222_[14] ,\reg_q0_reg_n_222_[13] ,\reg_q0_reg_n_222_[12] ,\reg_q0_reg_n_222_[11] ,\reg_q0_reg_n_222_[10] ,\reg_q0_reg_n_222_[9] ,\reg_q0_reg_n_222_[8] ,\reg_q0_reg_n_222_[7] ,\reg_q0_reg_n_222_[6] ,\reg_q0_reg_n_222_[5] ,\reg_q0_reg_n_222_[4] ,\reg_q0_reg_n_222_[3] ,\reg_q0_reg_n_222_[2] ,\reg_q0_reg_n_222_[1] ,\reg_q0_reg_n_222_[0] }),
        .WEBWE(\iptr_reg[0]_0 ),
        .ap_clk(ap_clk),
        .\buf_ce0[0]_0 (\buf_ce0[0]_0 ),
        .empty_n_reg(empty_n_reg_0),
        .iptr(iptr),
        .p_reg_reg(\prev_tptr_reg_n_222_[0] ),
        .p_reg_reg_0(q0_t0_0),
        .p_reg_reg_1(reg_valid0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_6),
        .ram_reg_4(twid_rom_M_imag_V_t_empty_n),
        .ram_reg_5(tptr),
        .ram_reg_6(ram_reg_7),
        .ram_reg_7(ram_reg_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_7 \gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U 
       (.Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_ce0(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_ce0),
        .Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d0(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d0),
        .Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d1(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d1),
        .D({\gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U_n_240 ,\gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U_n_241 ,\gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U_n_242 ,\gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U_n_243 ,\gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U_n_244 ,\gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U_n_245 ,\gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U_n_246 ,\gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U_n_247 ,\gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U_n_248 ,\gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U_n_249 ,\gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U_n_250 ,\gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U_n_251 ,\gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U_n_252 ,\gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U_n_253 ,\gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U_n_254 ,\gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U_n_255 }),
        .DOADO(q0_t0),
        .WEBWE(\iptr_reg[0]_1 ),
        .ap_clk(ap_clk),
        .\buf_ce0[1]_1 (\buf_ce0[1]_1 ),
        .iptr(iptr),
        .p_0_in__0(p_0_in__0),
        .ram_reg_0(q0_t0_0),
        .ram_reg_1(ram_reg_2),
        .ram_reg_2(ram_reg_3),
        .ram_reg_3(ram_reg_4),
        .ram_reg_4(ram_reg_5),
        .ram_reg_5(ram_reg_6),
        .ram_reg_6(tptr),
        .ram_reg_7(twid_rom_M_imag_V_t_empty_n),
        .ram_reg_8(ram_reg_7),
        .ram_reg_9(ram_reg_8),
        .\reg_q0_reg[15] (\prev_tptr_reg_n_222_[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr_reg[0]_2 ),
        .Q(iptr),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \prev_tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tptr),
        .Q(\prev_tptr_reg_n_222_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U_n_255 ),
        .Q(\reg_q0_reg_n_222_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U_n_245 ),
        .Q(\reg_q0_reg_n_222_[10] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U_n_244 ),
        .Q(\reg_q0_reg_n_222_[11] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U_n_243 ),
        .Q(\reg_q0_reg_n_222_[12] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U_n_242 ),
        .Q(\reg_q0_reg_n_222_[13] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U_n_241 ),
        .Q(\reg_q0_reg_n_222_[14] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U_n_240 ),
        .Q(\reg_q0_reg_n_222_[15] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U_n_254 ),
        .Q(\reg_q0_reg_n_222_[1] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U_n_253 ),
        .Q(\reg_q0_reg_n_222_[2] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U_n_252 ),
        .Q(\reg_q0_reg_n_222_[3] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U_n_251 ),
        .Q(\reg_q0_reg_n_222_[4] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U_n_250 ),
        .Q(\reg_q0_reg_n_222_[5] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U_n_249 ),
        .Q(\reg_q0_reg_n_222_[6] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U_n_248 ),
        .Q(\reg_q0_reg_n_222_[7] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U_n_247 ),
        .Q(\reg_q0_reg_n_222_[8] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U_n_246 ),
        .Q(\reg_q0_reg_n_222_[9] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    reg_valid0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(reg_valid0_reg_0),
        .Q(reg_valid0),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1 
       (.I0(Loop_realfft_be_descramble_proc2_U0_ap_ready),
        .I1(twid_rom_M_imag_V_t_empty_n),
        .I2(tptr),
        .O(\tptr[0]_i_1_n_222 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1_n_222 ),
        .Q(tptr),
        .R(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore
   (DOADO,
    WEBWE,
    empty_n_reg,
    A,
    ap_clk,
    \buf_ce0[0]_0 ,
    ram_reg_0,
    ADDRBWRADDR,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d0,
    Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d1,
    iptr,
    Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_ce0,
    ram_reg_7,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    Q);
  output [15:0]DOADO;
  output [0:0]WEBWE;
  output empty_n_reg;
  output [15:0]A;
  input ap_clk;
  input \buf_ce0[0]_0 ;
  input [2:0]ram_reg_0;
  input [2:0]ADDRBWRADDR;
  input [9:0]ram_reg_1;
  input [10:0]ram_reg_2;
  input [4:0]ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input [3:0]ram_reg_6;
  input [4:0]Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d0;
  input [3:0]Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d1;
  input iptr;
  input Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_ce0;
  input ram_reg_7;
  input p_reg_reg;
  input [15:0]p_reg_reg_0;
  input p_reg_reg_1;
  input [15:0]Q;

  wire [15:0]A;
  wire [2:0]ADDRBWRADDR;
  wire Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_ce0;
  wire [4:0]Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d0;
  wire [3:0]Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d1;
  wire [15:0]DOADO;
  wire [15:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire [6:3]\buf_a0[0]_1 ;
  wire [6:3]\buf_a1[0]_2 ;
  wire \buf_ce0[0]_0 ;
  wire [15:8]\buf_d0[0]_4 ;
  wire [15:6]\buf_d1[0]_7 ;
  wire empty_n_reg;
  wire iptr;
  wire p_reg_reg;
  wire [15:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire [2:0]ram_reg_0;
  wire [9:0]ram_reg_1;
  wire [10:0]ram_reg_2;
  wire [4:0]ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire [3:0]ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_i_10__4_n_222;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "twid_rom_M_imag_V_U/gen_buffer[0].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,ram_reg_0[2],\buf_a0[0]_1 ,ram_reg_0[1:0],ram_reg_i_10__4_n_222,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ADDRBWRADDR[2],\buf_a1[0]_2 ,ADDRBWRADDR[1:0],1'b0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({\buf_d0[0]_4 [15:11],ram_reg_1[9:8],\buf_d0[0]_4 [8],ram_reg_1[7:0]}),
        .DIBDI({\buf_d1[0]_7 [15],ram_reg_2[10],\buf_d1[0]_7 [13:11],ram_reg_2[9:6],\buf_d1[0]_7 [6],ram_reg_2[5:0]}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\buf_ce0[0]_0 ),
        .ENBWREN(WEBWE),
        .REGCEAREGCE(\buf_ce0[0]_0 ),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEBWE,WEBWE}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
  LUT3 #(
    .INIT(8'hEF)) 
    ram_reg_i_10__4
       (.I0(ram_reg_3[0]),
        .I1(ram_reg_5),
        .I2(ram_reg_4),
        .O(ram_reg_i_10__4_n_222));
  LUT3 #(
    .INIT(8'h8A)) 
    ram_reg_i_12
       (.I0(ram_reg_6[3]),
        .I1(ram_reg_5),
        .I2(ram_reg_4),
        .O(\buf_a1[0]_2 [6]));
  LUT3 #(
    .INIT(8'h8A)) 
    ram_reg_i_13
       (.I0(ram_reg_6[2]),
        .I1(ram_reg_5),
        .I2(ram_reg_4),
        .O(\buf_a1[0]_2 [5]));
  LUT3 #(
    .INIT(8'h8A)) 
    ram_reg_i_14
       (.I0(ram_reg_6[1]),
        .I1(ram_reg_5),
        .I2(ram_reg_4),
        .O(\buf_a1[0]_2 [4]));
  LUT3 #(
    .INIT(8'h8A)) 
    ram_reg_i_15
       (.I0(ram_reg_6[0]),
        .I1(ram_reg_5),
        .I2(ram_reg_4),
        .O(\buf_a1[0]_2 [3]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_18__2
       (.I0(ram_reg_5),
        .I1(ram_reg_4),
        .O(\buf_d0[0]_4 [15]));
  LUT3 #(
    .INIT(8'h8A)) 
    ram_reg_i_19__1
       (.I0(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d0[4]),
        .I1(ram_reg_5),
        .I2(ram_reg_4),
        .O(\buf_d0[0]_4 [14]));
  LUT3 #(
    .INIT(8'h8A)) 
    ram_reg_i_20
       (.I0(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d0[3]),
        .I1(ram_reg_5),
        .I2(ram_reg_4),
        .O(\buf_d0[0]_4 [13]));
  LUT3 #(
    .INIT(8'h8A)) 
    ram_reg_i_21__1
       (.I0(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d0[2]),
        .I1(ram_reg_5),
        .I2(ram_reg_4),
        .O(\buf_d0[0]_4 [12]));
  LUT3 #(
    .INIT(8'h8A)) 
    ram_reg_i_22__1
       (.I0(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d0[1]),
        .I1(ram_reg_5),
        .I2(ram_reg_4),
        .O(\buf_d0[0]_4 [11]));
  LUT3 #(
    .INIT(8'h8A)) 
    ram_reg_i_25
       (.I0(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d0[0]),
        .I1(ram_reg_5),
        .I2(ram_reg_4),
        .O(\buf_d0[0]_4 [8]));
  LUT4 #(
    .INIT(16'h4044)) 
    ram_reg_i_2__2
       (.I0(iptr),
        .I1(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_ce0),
        .I2(ram_reg_5),
        .I3(ram_reg_4),
        .O(WEBWE));
  LUT3 #(
    .INIT(8'h8A)) 
    ram_reg_i_34__1
       (.I0(ram_reg_7),
        .I1(ram_reg_5),
        .I2(ram_reg_4),
        .O(\buf_d1[0]_7 [15]));
  LUT3 #(
    .INIT(8'h8A)) 
    ram_reg_i_36__2
       (.I0(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d1[3]),
        .I1(ram_reg_5),
        .I2(ram_reg_4),
        .O(\buf_d1[0]_7 [13]));
  LUT3 #(
    .INIT(8'h8A)) 
    ram_reg_i_37__2
       (.I0(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d1[2]),
        .I1(ram_reg_5),
        .I2(ram_reg_4),
        .O(\buf_d1[0]_7 [12]));
  LUT3 #(
    .INIT(8'h8A)) 
    ram_reg_i_38__2
       (.I0(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d1[1]),
        .I1(ram_reg_5),
        .I2(ram_reg_4),
        .O(\buf_d1[0]_7 [11]));
  LUT3 #(
    .INIT(8'h8A)) 
    ram_reg_i_43__0
       (.I0(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d1[0]),
        .I1(ram_reg_5),
        .I2(ram_reg_4),
        .O(\buf_d1[0]_7 [6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_4__2
       (.I0(ram_reg_3[4]),
        .I1(ram_reg_4),
        .I2(ram_reg_5),
        .I3(ram_reg_6[3]),
        .O(\buf_a0[0]_1 [6]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_50__1
       (.I0(ram_reg_4),
        .I1(ram_reg_5),
        .O(empty_n_reg));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_5__2
       (.I0(ram_reg_3[3]),
        .I1(ram_reg_4),
        .I2(ram_reg_5),
        .I3(ram_reg_6[2]),
        .O(\buf_a0[0]_1 [5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_6__2
       (.I0(ram_reg_3[2]),
        .I1(ram_reg_4),
        .I2(ram_reg_5),
        .I3(ram_reg_6[1]),
        .O(\buf_a0[0]_1 [4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_7__2
       (.I0(ram_reg_3[1]),
        .I1(ram_reg_4),
        .I2(ram_reg_5),
        .I3(ram_reg_6[0]),
        .O(\buf_a0[0]_1 [3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \w_M_imag_V_reg_988[0]_i_1 
       (.I0(p_reg_reg),
        .I1(DOADO[0]),
        .I2(p_reg_reg_0[0]),
        .I3(p_reg_reg_1),
        .I4(Q[0]),
        .O(A[0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \w_M_imag_V_reg_988[10]_i_1 
       (.I0(p_reg_reg),
        .I1(DOADO[10]),
        .I2(p_reg_reg_0[10]),
        .I3(p_reg_reg_1),
        .I4(Q[10]),
        .O(A[10]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \w_M_imag_V_reg_988[11]_i_1 
       (.I0(p_reg_reg),
        .I1(DOADO[11]),
        .I2(p_reg_reg_0[11]),
        .I3(p_reg_reg_1),
        .I4(Q[11]),
        .O(A[11]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \w_M_imag_V_reg_988[12]_i_1 
       (.I0(p_reg_reg),
        .I1(DOADO[12]),
        .I2(p_reg_reg_0[12]),
        .I3(p_reg_reg_1),
        .I4(Q[12]),
        .O(A[12]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \w_M_imag_V_reg_988[13]_i_1 
       (.I0(p_reg_reg),
        .I1(DOADO[13]),
        .I2(p_reg_reg_0[13]),
        .I3(p_reg_reg_1),
        .I4(Q[13]),
        .O(A[13]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \w_M_imag_V_reg_988[14]_i_1 
       (.I0(p_reg_reg),
        .I1(DOADO[14]),
        .I2(p_reg_reg_0[14]),
        .I3(p_reg_reg_1),
        .I4(Q[14]),
        .O(A[14]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \w_M_imag_V_reg_988[15]_i_1 
       (.I0(p_reg_reg),
        .I1(DOADO[15]),
        .I2(p_reg_reg_0[15]),
        .I3(p_reg_reg_1),
        .I4(Q[15]),
        .O(A[15]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \w_M_imag_V_reg_988[1]_i_1 
       (.I0(p_reg_reg),
        .I1(DOADO[1]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_1),
        .I4(Q[1]),
        .O(A[1]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \w_M_imag_V_reg_988[2]_i_1 
       (.I0(p_reg_reg),
        .I1(DOADO[2]),
        .I2(p_reg_reg_0[2]),
        .I3(p_reg_reg_1),
        .I4(Q[2]),
        .O(A[2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \w_M_imag_V_reg_988[3]_i_1 
       (.I0(p_reg_reg),
        .I1(DOADO[3]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_1),
        .I4(Q[3]),
        .O(A[3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \w_M_imag_V_reg_988[4]_i_1 
       (.I0(p_reg_reg),
        .I1(DOADO[4]),
        .I2(p_reg_reg_0[4]),
        .I3(p_reg_reg_1),
        .I4(Q[4]),
        .O(A[4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \w_M_imag_V_reg_988[5]_i_1 
       (.I0(p_reg_reg),
        .I1(DOADO[5]),
        .I2(p_reg_reg_0[5]),
        .I3(p_reg_reg_1),
        .I4(Q[5]),
        .O(A[5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \w_M_imag_V_reg_988[6]_i_1 
       (.I0(p_reg_reg),
        .I1(DOADO[6]),
        .I2(p_reg_reg_0[6]),
        .I3(p_reg_reg_1),
        .I4(Q[6]),
        .O(A[6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \w_M_imag_V_reg_988[7]_i_1 
       (.I0(p_reg_reg),
        .I1(DOADO[7]),
        .I2(p_reg_reg_0[7]),
        .I3(p_reg_reg_1),
        .I4(Q[7]),
        .O(A[7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \w_M_imag_V_reg_988[8]_i_1 
       (.I0(p_reg_reg),
        .I1(DOADO[8]),
        .I2(p_reg_reg_0[8]),
        .I3(p_reg_reg_1),
        .I4(Q[8]),
        .O(A[8]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \w_M_imag_V_reg_988[9]_i_1 
       (.I0(p_reg_reg),
        .I1(DOADO[9]),
        .I2(p_reg_reg_0[9]),
        .I3(p_reg_reg_1),
        .I4(Q[9]),
        .O(A[9]));
endmodule

(* ORIG_REF_NAME = "hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_7
   (ram_reg_0,
    WEBWE,
    p_0_in__0,
    D,
    ap_clk,
    \buf_ce0[1]_1 ,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d0,
    Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d1,
    Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_ce0,
    iptr,
    ram_reg_9,
    \reg_q0_reg[15] ,
    DOADO);
  output [15:0]ram_reg_0;
  output [0:0]WEBWE;
  output p_0_in__0;
  output [15:0]D;
  input ap_clk;
  input \buf_ce0[1]_1 ;
  input [2:0]ram_reg_1;
  input [2:0]ram_reg_2;
  input [9:0]ram_reg_3;
  input [10:0]ram_reg_4;
  input [4:0]ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input [3:0]ram_reg_8;
  input [4:0]Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d0;
  input [3:0]Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d1;
  input Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_ce0;
  input iptr;
  input ram_reg_9;
  input \reg_q0_reg[15] ;
  input [15:0]DOADO;

  wire Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_ce0;
  wire [4:0]Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d0;
  wire [3:0]Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d1;
  wire [15:0]D;
  wire [15:0]DOADO;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire [6:3]\buf_a0[1]_0 ;
  wire [6:3]\buf_a1[1]_3 ;
  wire \buf_ce0[1]_1 ;
  wire [15:8]\buf_d0[1]_5 ;
  wire [15:6]\buf_d1[1]_6 ;
  wire iptr;
  wire p_0_in__0;
  wire [15:0]ram_reg_0;
  wire [2:0]ram_reg_1;
  wire [2:0]ram_reg_2;
  wire [9:0]ram_reg_3;
  wire [10:0]ram_reg_4;
  wire [4:0]ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire [3:0]ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_10__3_n_222;
  wire \reg_q0_reg[15] ;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "twid_rom_M_imag_V_U/gen_buffer[1].hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,ram_reg_1[2],\buf_a0[1]_0 ,ram_reg_1[1:0],ram_reg_i_10__3_n_222,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ram_reg_2[2],\buf_a1[1]_3 ,ram_reg_2[1:0],1'b0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({\buf_d0[1]_5 [15:11],ram_reg_3[9:8],\buf_d0[1]_5 [8],ram_reg_3[7:0]}),
        .DIBDI({\buf_d1[1]_6 [15],ram_reg_4[10],\buf_d1[1]_6 [13:11],ram_reg_4[9:6],\buf_d1[1]_6 [6],ram_reg_4[5:0]}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(ram_reg_0),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\buf_ce0[1]_1 ),
        .ENBWREN(WEBWE),
        .REGCEAREGCE(\buf_ce0[1]_1 ),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEBWE,WEBWE}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
  LUT3 #(
    .INIT(8'hBF)) 
    ram_reg_i_10__3
       (.I0(ram_reg_5[0]),
        .I1(ram_reg_7),
        .I2(ram_reg_6),
        .O(ram_reg_i_10__3_n_222));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_12__0
       (.I0(ram_reg_8[3]),
        .I1(ram_reg_7),
        .I2(ram_reg_6),
        .O(\buf_a1[1]_3 [6]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_13__0
       (.I0(ram_reg_8[2]),
        .I1(ram_reg_7),
        .I2(ram_reg_6),
        .O(\buf_a1[1]_3 [5]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_14__0
       (.I0(ram_reg_8[1]),
        .I1(ram_reg_7),
        .I2(ram_reg_6),
        .O(\buf_a1[1]_3 [4]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_15__0
       (.I0(ram_reg_8[0]),
        .I1(ram_reg_7),
        .I2(ram_reg_6),
        .O(\buf_a1[1]_3 [3]));
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_i_18__1
       (.I0(ram_reg_7),
        .I1(ram_reg_6),
        .O(\buf_d0[1]_5 [15]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_19__2
       (.I0(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d0[4]),
        .I1(ram_reg_7),
        .I2(ram_reg_6),
        .O(\buf_d0[1]_5 [14]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_20__0
       (.I0(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d0[3]),
        .I1(ram_reg_7),
        .I2(ram_reg_6),
        .O(\buf_d0[1]_5 [13]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_21__2
       (.I0(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d0[2]),
        .I1(ram_reg_7),
        .I2(ram_reg_6),
        .O(\buf_d0[1]_5 [12]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_22__2
       (.I0(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d0[1]),
        .I1(ram_reg_7),
        .I2(ram_reg_6),
        .O(\buf_d0[1]_5 [11]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_25__0
       (.I0(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d0[0]),
        .I1(ram_reg_7),
        .I2(ram_reg_6),
        .O(\buf_d0[1]_5 [8]));
  LUT4 #(
    .INIT(16'h0888)) 
    ram_reg_i_2__1
       (.I0(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_ce0),
        .I1(iptr),
        .I2(ram_reg_7),
        .I3(ram_reg_6),
        .O(WEBWE));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_34__2
       (.I0(ram_reg_9),
        .I1(ram_reg_7),
        .I2(ram_reg_6),
        .O(\buf_d1[1]_6 [15]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_36__1
       (.I0(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d1[3]),
        .I1(ram_reg_7),
        .I2(ram_reg_6),
        .O(\buf_d1[1]_6 [13]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_37__1
       (.I0(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d1[2]),
        .I1(ram_reg_7),
        .I2(ram_reg_6),
        .O(\buf_d1[1]_6 [12]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_38__1
       (.I0(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d1[1]),
        .I1(ram_reg_7),
        .I2(ram_reg_6),
        .O(\buf_d1[1]_6 [11]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_43
       (.I0(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d1[0]),
        .I1(ram_reg_7),
        .I2(ram_reg_6),
        .O(\buf_d1[1]_6 [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_4__1
       (.I0(ram_reg_5[4]),
        .I1(ram_reg_6),
        .I2(ram_reg_7),
        .I3(ram_reg_8[3]),
        .O(\buf_a0[1]_0 [6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_50__0
       (.I0(ram_reg_6),
        .I1(ram_reg_7),
        .O(p_0_in__0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_5__1
       (.I0(ram_reg_5[3]),
        .I1(ram_reg_6),
        .I2(ram_reg_7),
        .I3(ram_reg_8[2]),
        .O(\buf_a0[1]_0 [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_6__1
       (.I0(ram_reg_5[2]),
        .I1(ram_reg_6),
        .I2(ram_reg_7),
        .I3(ram_reg_8[1]),
        .O(\buf_a0[1]_0 [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_7__1
       (.I0(ram_reg_5[1]),
        .I1(ram_reg_6),
        .I2(ram_reg_7),
        .I3(ram_reg_8[0]),
        .O(\buf_a0[1]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[0]_i_1 
       (.I0(ram_reg_0[0]),
        .I1(\reg_q0_reg[15] ),
        .I2(DOADO[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[10]_i_1 
       (.I0(ram_reg_0[10]),
        .I1(\reg_q0_reg[15] ),
        .I2(DOADO[10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[11]_i_1 
       (.I0(ram_reg_0[11]),
        .I1(\reg_q0_reg[15] ),
        .I2(DOADO[11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[12]_i_1 
       (.I0(ram_reg_0[12]),
        .I1(\reg_q0_reg[15] ),
        .I2(DOADO[12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[13]_i_1 
       (.I0(ram_reg_0[13]),
        .I1(\reg_q0_reg[15] ),
        .I2(DOADO[13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[14]_i_1__0 
       (.I0(ram_reg_0[14]),
        .I1(\reg_q0_reg[15] ),
        .I2(DOADO[14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[15]_i_2 
       (.I0(ram_reg_0[15]),
        .I1(\reg_q0_reg[15] ),
        .I2(DOADO[15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[1]_i_1 
       (.I0(ram_reg_0[1]),
        .I1(\reg_q0_reg[15] ),
        .I2(DOADO[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[2]_i_1 
       (.I0(ram_reg_0[2]),
        .I1(\reg_q0_reg[15] ),
        .I2(DOADO[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[3]_i_1 
       (.I0(ram_reg_0[3]),
        .I1(\reg_q0_reg[15] ),
        .I2(DOADO[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[4]_i_1 
       (.I0(ram_reg_0[4]),
        .I1(\reg_q0_reg[15] ),
        .I2(DOADO[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[5]_i_1 
       (.I0(ram_reg_0[5]),
        .I1(\reg_q0_reg[15] ),
        .I2(DOADO[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[6]_i_1 
       (.I0(ram_reg_0[6]),
        .I1(\reg_q0_reg[15] ),
        .I2(DOADO[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[7]_i_1 
       (.I0(ram_reg_0[7]),
        .I1(\reg_q0_reg[15] ),
        .I2(DOADO[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[8]_i_1 
       (.I0(ram_reg_0[8]),
        .I1(\reg_q0_reg[15] ),
        .I2(DOADO[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[9]_i_1 
       (.I0(ram_reg_0[9]),
        .I1(\reg_q0_reg[15] ),
        .I2(DOADO[9]),
        .O(D[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_twid_rom_M_real_V_RAM_AUTO_2R1W
   (\iptr_reg[0]_0 ,
    WEA,
    tptr,
    twid_rom_M_real_V_t_empty_n,
    twid_rom_M_real_V_i_full_n,
    reg_valid0,
    empty_n_reg_0,
    p_0_in__0,
    empty_n_reg_1,
    empty_n_reg_2,
    D,
    ap_rst_n_0,
    ap_rst_n_1,
    ap_clk,
    \buf_ce0[0]_0 ,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    \buf_ce0[1]_1 ,
    ADDRARDADDR,
    ram_reg_3,
    DIADI,
    DIBDI,
    SS,
    reg_valid0_reg_0,
    ap_rst_n,
    Loop_realfft_be_descramble_proc2_U0_ap_ready,
    empty_n_reg_3,
    twid_rom_M_imag_V_t_empty_n,
    ap_idle,
    Q,
    ap_idle_0,
    ap_idle_1,
    Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d1,
    Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d0,
    ram_reg_4,
    ram_reg_5,
    Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_ce0,
    descramble_buf_M_imag_V_t_empty_n,
    descramble_buf_M_imag_V_1_t_empty_n,
    ap_sync_reg_channel_write_twid_rom_M_imag_V_reg,
    ap_sync_reg_channel_write_twid_rom_M_imag_V,
    twid_rom_M_imag_V_i_full_n,
    Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_done,
    push_buf,
    ap_done_reg,
    \count_reg[0]_0 ,
    pop_buf,
    E);
  output [0:0]\iptr_reg[0]_0 ;
  output [0:0]WEA;
  output tptr;
  output twid_rom_M_real_V_t_empty_n;
  output twid_rom_M_real_V_i_full_n;
  output reg_valid0;
  output empty_n_reg_0;
  output p_0_in__0;
  output empty_n_reg_1;
  output empty_n_reg_2;
  output [14:0]D;
  output ap_rst_n_0;
  output ap_rst_n_1;
  input ap_clk;
  input \buf_ce0[0]_0 ;
  input [2:0]ram_reg;
  input [2:0]ram_reg_0;
  input [13:0]ram_reg_1;
  input [13:0]ram_reg_2;
  input \buf_ce0[1]_1 ;
  input [2:0]ADDRARDADDR;
  input [2:0]ram_reg_3;
  input [13:0]DIADI;
  input [13:0]DIBDI;
  input [0:0]SS;
  input reg_valid0_reg_0;
  input ap_rst_n;
  input Loop_realfft_be_descramble_proc2_U0_ap_ready;
  input empty_n_reg_3;
  input twid_rom_M_imag_V_t_empty_n;
  input [0:0]ap_idle;
  input [0:0]Q;
  input ap_idle_0;
  input ap_idle_1;
  input [0:0]Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d1;
  input [0:0]Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d0;
  input [4:0]ram_reg_4;
  input [3:0]ram_reg_5;
  input Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_ce0;
  input descramble_buf_M_imag_V_t_empty_n;
  input descramble_buf_M_imag_V_1_t_empty_n;
  input ap_sync_reg_channel_write_twid_rom_M_imag_V_reg;
  input ap_sync_reg_channel_write_twid_rom_M_imag_V;
  input twid_rom_M_imag_V_i_full_n;
  input Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_done;
  input push_buf;
  input ap_done_reg;
  input [0:0]\count_reg[0]_0 ;
  input pop_buf;
  input [0:0]E;

  wire [2:0]ADDRARDADDR;
  wire Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_done;
  wire Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_ce0;
  wire [0:0]Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d0;
  wire [0:0]Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d1;
  wire [14:0]D;
  wire [13:0]DIADI;
  wire [13:0]DIBDI;
  wire [0:0]E;
  wire Loop_realfft_be_descramble_proc2_U0_ap_ready;
  wire [0:0]Q;
  wire [0:0]SS;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_done_reg;
  wire [0:0]ap_idle;
  wire ap_idle_0;
  wire ap_idle_1;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_sync_reg_channel_write_twid_rom_M_imag_V;
  wire ap_sync_reg_channel_write_twid_rom_M_imag_V_reg;
  wire \buf_ce0[0]_0 ;
  wire \buf_ce0[1]_1 ;
  wire [14:0]buf_q0;
  wire [1:0]count;
  wire \count[0]_i_1_n_222 ;
  wire \count[1]_i_1_n_222 ;
  wire [0:0]\count_reg[0]_0 ;
  wire descramble_buf_M_imag_V_1_t_empty_n;
  wire descramble_buf_M_imag_V_t_empty_n;
  wire empty_n_i_1_n_222;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_2;
  wire empty_n_reg_3;
  wire full_n_i_1__0_n_222;
  wire iptr;
  wire \iptr[0]_i_1__0_n_222 ;
  wire [0:0]\iptr_reg[0]_0 ;
  wire p_0_in__0;
  wire pop_buf;
  wire prev_tptr;
  wire push_buf;
  wire [14:0]q0_t0;
  wire [14:0]q0_t1;
  wire [2:0]ram_reg;
  wire [2:0]ram_reg_0;
  wire [13:0]ram_reg_1;
  wire [13:0]ram_reg_2;
  wire [2:0]ram_reg_3;
  wire [4:0]ram_reg_4;
  wire [3:0]ram_reg_5;
  wire [14:0]reg_q0;
  wire reg_valid0;
  wire reg_valid0_reg_0;
  wire tptr;
  wire \tptr[0]_i_1__0_n_222 ;
  wire twid_rom_M_imag_V_i_full_n;
  wire twid_rom_M_imag_V_t_empty_n;
  wire twid_rom_M_real_V_i_full_n;
  wire twid_rom_M_real_V_t_empty_n;

  LUT6 #(
    .INIT(64'h1000000000000000)) 
    ap_idle_INST_0_i_2
       (.I0(twid_rom_M_real_V_t_empty_n),
        .I1(twid_rom_M_imag_V_t_empty_n),
        .I2(ap_idle),
        .I3(Q),
        .I4(ap_idle_0),
        .I5(ap_idle_1),
        .O(empty_n_reg_0));
  LUT4 #(
    .INIT(16'h8000)) 
    ap_idle_INST_0_i_3
       (.I0(twid_rom_M_real_V_t_empty_n),
        .I1(twid_rom_M_imag_V_t_empty_n),
        .I2(descramble_buf_M_imag_V_t_empty_n),
        .I3(descramble_buf_M_imag_V_1_t_empty_n),
        .O(empty_n_reg_2));
  LUT6 #(
    .INIT(64'h02020200AA00AA00)) 
    ap_sync_reg_channel_write_twid_rom_M_imag_V_i_1
       (.I0(ap_rst_n),
        .I1(twid_rom_M_real_V_i_full_n),
        .I2(ap_sync_reg_channel_write_twid_rom_M_imag_V_reg),
        .I3(ap_sync_reg_channel_write_twid_rom_M_imag_V),
        .I4(twid_rom_M_imag_V_i_full_n),
        .I5(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_done),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h000000A8A0A0A0A0)) 
    ap_sync_reg_channel_write_twid_rom_M_real_V_i_1
       (.I0(ap_rst_n),
        .I1(twid_rom_M_real_V_i_full_n),
        .I2(ap_sync_reg_channel_write_twid_rom_M_imag_V_reg),
        .I3(ap_sync_reg_channel_write_twid_rom_M_imag_V),
        .I4(twid_rom_M_imag_V_i_full_n),
        .I5(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_done),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'h55559995AAAA666A)) 
    \count[0]_i_1 
       (.I0(pop_buf),
        .I1(twid_rom_M_real_V_i_full_n),
        .I2(ap_done_reg),
        .I3(\count_reg[0]_0 ),
        .I4(ap_sync_reg_channel_write_twid_rom_M_imag_V_reg),
        .I5(count[0]),
        .O(\count[0]_i_1_n_222 ));
  LUT5 #(
    .INIT(32'hE7771888)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(push_buf),
        .I2(twid_rom_M_real_V_t_empty_n),
        .I3(Loop_realfft_be_descramble_proc2_U0_ap_ready),
        .I4(count[1]),
        .O(\count[1]_i_1_n_222 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_222 ),
        .Q(count[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_222 ),
        .Q(count[1]),
        .R(SS));
  LUT6 #(
    .INIT(64'hAAAA8A008AAA8A00)) 
    empty_n_i_1
       (.I0(ap_rst_n),
        .I1(count[1]),
        .I2(Loop_realfft_be_descramble_proc2_U0_ap_ready),
        .I3(twid_rom_M_real_V_t_empty_n),
        .I4(empty_n_reg_3),
        .I5(count[0]),
        .O(empty_n_i_1_n_222));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_222),
        .Q(twid_rom_M_real_V_t_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFF8F08080808)) 
    full_n_i_1__0
       (.I0(Loop_realfft_be_descramble_proc2_U0_ap_ready),
        .I1(twid_rom_M_real_V_t_empty_n),
        .I2(push_buf),
        .I3(count[0]),
        .I4(count[1]),
        .I5(twid_rom_M_real_V_i_full_n),
        .O(full_n_i_1__0_n_222));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_222),
        .Q(twid_rom_M_real_V_i_full_n),
        .S(SS));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_twid_rom_M_real_V_RAM_AUTO_2R1W_memcore \gen_buffer[0].hls_xfft2real_twid_rom_M_real_V_RAM_AUTO_2R1W_memcore_U 
       (.Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_ce0(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_ce0),
        .Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d0(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d0),
        .Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d1(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d1),
        .D(D),
        .DOADO(q0_t1),
        .Q(reg_q0),
        .WEBWE(\iptr_reg[0]_0 ),
        .ap_clk(ap_clk),
        .\buf_ce0[0]_0 (\buf_ce0[0]_0 ),
        .empty_n_reg(empty_n_reg_1),
        .iptr(iptr),
        .p_reg_reg(q0_t0),
        .p_reg_reg_0(reg_valid0),
        .prev_tptr(prev_tptr),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(tptr),
        .ram_reg_5(twid_rom_M_real_V_t_empty_n),
        .ram_reg_6(ram_reg_4),
        .ram_reg_7(ram_reg_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_twid_rom_M_real_V_RAM_AUTO_2R1W_memcore_6 \gen_buffer[1].hls_xfft2real_twid_rom_M_real_V_RAM_AUTO_2R1W_memcore_U 
       (.ADDRARDADDR(ADDRARDADDR),
        .Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_ce0(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_ce0),
        .Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d0(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d0),
        .Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d1(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d1),
        .D(buf_q0),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .DOADO(q0_t1),
        .WEBWE(WEA),
        .ap_clk(ap_clk),
        .\buf_ce0[1]_1 (\buf_ce0[1]_1 ),
        .iptr(iptr),
        .p_0_in__0(p_0_in__0),
        .prev_tptr(prev_tptr),
        .ram_reg_0(q0_t0),
        .ram_reg_1(ram_reg_3),
        .ram_reg_2(twid_rom_M_real_V_t_empty_n),
        .ram_reg_3(tptr),
        .ram_reg_4(ram_reg_4),
        .ram_reg_5(ram_reg_5));
  LUT5 #(
    .INIT(32'hFF5700A8)) 
    \iptr[0]_i_1__0 
       (.I0(twid_rom_M_real_V_i_full_n),
        .I1(ap_done_reg),
        .I2(\count_reg[0]_0 ),
        .I3(ap_sync_reg_channel_write_twid_rom_M_imag_V_reg),
        .I4(iptr),
        .O(\iptr[0]_i_1__0_n_222 ));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr[0]_i_1__0_n_222 ),
        .Q(iptr),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \prev_tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tptr),
        .Q(prev_tptr),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[0]),
        .Q(reg_q0[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[10]),
        .Q(reg_q0[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[11]),
        .Q(reg_q0[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[12]),
        .Q(reg_q0[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[13]),
        .Q(reg_q0[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[14]),
        .Q(reg_q0[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[1]),
        .Q(reg_q0[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[2]),
        .Q(reg_q0[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[3]),
        .Q(reg_q0[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[4]),
        .Q(reg_q0[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[5]),
        .Q(reg_q0[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[6]),
        .Q(reg_q0[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[7]),
        .Q(reg_q0[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[8]),
        .Q(reg_q0[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[9]),
        .Q(reg_q0[9]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    reg_valid0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(reg_valid0_reg_0),
        .Q(reg_valid0),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1__0 
       (.I0(Loop_realfft_be_descramble_proc2_U0_ap_ready),
        .I1(twid_rom_M_real_V_t_empty_n),
        .I2(tptr),
        .O(\tptr[0]_i_1__0_n_222 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__0_n_222 ),
        .Q(tptr),
        .R(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_twid_rom_M_real_V_RAM_AUTO_2R1W_memcore
   (DOADO,
    WEBWE,
    empty_n_reg,
    D,
    ap_clk,
    \buf_ce0[0]_0 ,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d1,
    ram_reg_4,
    ram_reg_5,
    Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d0,
    ram_reg_6,
    ram_reg_7,
    iptr,
    Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_ce0,
    prev_tptr,
    p_reg_reg,
    p_reg_reg_0,
    Q);
  output [14:0]DOADO;
  output [0:0]WEBWE;
  output empty_n_reg;
  output [14:0]D;
  input ap_clk;
  input \buf_ce0[0]_0 ;
  input [2:0]ram_reg_0;
  input [2:0]ram_reg_1;
  input [13:0]ram_reg_2;
  input [13:0]ram_reg_3;
  input [0:0]Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d1;
  input ram_reg_4;
  input ram_reg_5;
  input [0:0]Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d0;
  input [4:0]ram_reg_6;
  input [3:0]ram_reg_7;
  input iptr;
  input Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_ce0;
  input prev_tptr;
  input [14:0]p_reg_reg;
  input p_reg_reg_0;
  input [14:0]Q;

  wire Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_ce0;
  wire [0:0]Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d0;
  wire [0:0]Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d1;
  wire [14:0]D;
  wire [14:0]DOADO;
  wire [14:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire [6:3]\buf_a0[0]_5 ;
  wire [6:3]\buf_a1[0]_6 ;
  wire \buf_ce0[0]_0 ;
  wire [11:11]\buf_d0[0]_3 ;
  wire [11:11]\buf_d1[0]_1 ;
  wire empty_n_reg;
  wire iptr;
  wire [14:0]p_reg_reg;
  wire p_reg_reg_0;
  wire prev_tptr;
  wire [2:0]ram_reg_0;
  wire [2:0]ram_reg_1;
  wire [13:0]ram_reg_2;
  wire [13:0]ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire [4:0]ram_reg_6;
  wire [3:0]ram_reg_7;
  wire ram_reg_i_10__2_n_222;
  wire [15:15]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFFE400E4)) 
    p_reg_reg_i_17
       (.I0(prev_tptr),
        .I1(DOADO[14]),
        .I2(p_reg_reg[14]),
        .I3(p_reg_reg_0),
        .I4(Q[14]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    p_reg_reg_i_18
       (.I0(prev_tptr),
        .I1(DOADO[13]),
        .I2(p_reg_reg[13]),
        .I3(p_reg_reg_0),
        .I4(Q[13]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    p_reg_reg_i_19
       (.I0(prev_tptr),
        .I1(DOADO[12]),
        .I2(p_reg_reg[12]),
        .I3(p_reg_reg_0),
        .I4(Q[12]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    p_reg_reg_i_20
       (.I0(prev_tptr),
        .I1(DOADO[11]),
        .I2(p_reg_reg[11]),
        .I3(p_reg_reg_0),
        .I4(Q[11]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    p_reg_reg_i_21
       (.I0(prev_tptr),
        .I1(DOADO[10]),
        .I2(p_reg_reg[10]),
        .I3(p_reg_reg_0),
        .I4(Q[10]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    p_reg_reg_i_22
       (.I0(prev_tptr),
        .I1(DOADO[9]),
        .I2(p_reg_reg[9]),
        .I3(p_reg_reg_0),
        .I4(Q[9]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    p_reg_reg_i_23
       (.I0(prev_tptr),
        .I1(DOADO[8]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg_0),
        .I4(Q[8]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    p_reg_reg_i_24
       (.I0(prev_tptr),
        .I1(DOADO[7]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg_0),
        .I4(Q[7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    p_reg_reg_i_25
       (.I0(prev_tptr),
        .I1(DOADO[6]),
        .I2(p_reg_reg[6]),
        .I3(p_reg_reg_0),
        .I4(Q[6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    p_reg_reg_i_26
       (.I0(prev_tptr),
        .I1(DOADO[5]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg_0),
        .I4(Q[5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    p_reg_reg_i_27
       (.I0(prev_tptr),
        .I1(DOADO[4]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg_0),
        .I4(Q[4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    p_reg_reg_i_28
       (.I0(prev_tptr),
        .I1(DOADO[3]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg_0),
        .I4(Q[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    p_reg_reg_i_29
       (.I0(prev_tptr),
        .I1(DOADO[2]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg_0),
        .I4(Q[2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    p_reg_reg_i_30
       (.I0(prev_tptr),
        .I1(DOADO[1]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg_0),
        .I4(Q[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    p_reg_reg_i_31
       (.I0(prev_tptr),
        .I1(DOADO[0]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg_0),
        .I4(Q[0]),
        .O(D[0]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d15" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d15" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "3840" *) 
  (* RTL_RAM_NAME = "twid_rom_M_real_V_U/gen_buffer[0].hls_xfft2real_twid_rom_M_real_V_RAM_AUTO_2R1W_memcore_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "14" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,ram_reg_0[2],\buf_a0[0]_5 ,ram_reg_0[1:0],ram_reg_i_10__2_n_222,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ram_reg_1[2],\buf_a1[0]_6 ,ram_reg_1[1:0],1'b0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,ram_reg_2[13:11],\buf_d0[0]_3 ,ram_reg_2[10:0]}),
        .DIBDI({1'b0,ram_reg_3[13:11],\buf_d1[0]_1 ,ram_reg_3[10:0]}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15],DOADO}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\buf_ce0[0]_0 ),
        .ENBWREN(WEBWE),
        .REGCEAREGCE(\buf_ce0[0]_0 ),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEBWE,WEBWE}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
  LUT3 #(
    .INIT(8'hEF)) 
    ram_reg_i_10__2
       (.I0(ram_reg_6[0]),
        .I1(ram_reg_4),
        .I2(ram_reg_5),
        .O(ram_reg_i_10__2_n_222));
  LUT3 #(
    .INIT(8'h8A)) 
    ram_reg_i_12__1
       (.I0(ram_reg_7[3]),
        .I1(ram_reg_4),
        .I2(ram_reg_5),
        .O(\buf_a1[0]_6 [6]));
  LUT3 #(
    .INIT(8'h8A)) 
    ram_reg_i_13__1
       (.I0(ram_reg_7[2]),
        .I1(ram_reg_4),
        .I2(ram_reg_5),
        .O(\buf_a1[0]_6 [5]));
  LUT3 #(
    .INIT(8'h8A)) 
    ram_reg_i_14__1
       (.I0(ram_reg_7[1]),
        .I1(ram_reg_4),
        .I2(ram_reg_5),
        .O(\buf_a1[0]_6 [4]));
  LUT3 #(
    .INIT(8'h8A)) 
    ram_reg_i_15__1
       (.I0(ram_reg_7[0]),
        .I1(ram_reg_4),
        .I2(ram_reg_5),
        .O(\buf_a1[0]_6 [3]));
  LUT3 #(
    .INIT(8'h8A)) 
    ram_reg_i_21__0
       (.I0(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d0),
        .I1(ram_reg_4),
        .I2(ram_reg_5),
        .O(\buf_d0[0]_3 ));
  LUT4 #(
    .INIT(16'h4044)) 
    ram_reg_i_2__0
       (.I0(iptr),
        .I1(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_ce0),
        .I2(ram_reg_4),
        .I3(ram_reg_5),
        .O(WEBWE));
  LUT3 #(
    .INIT(8'h8A)) 
    ram_reg_i_36__0
       (.I0(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d1),
        .I1(ram_reg_4),
        .I2(ram_reg_5),
        .O(\buf_d1[0]_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_48__2
       (.I0(ram_reg_5),
        .I1(ram_reg_4),
        .O(empty_n_reg));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_4__0
       (.I0(ram_reg_6[4]),
        .I1(ram_reg_5),
        .I2(ram_reg_4),
        .I3(ram_reg_7[3]),
        .O(\buf_a0[0]_5 [6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_5__0
       (.I0(ram_reg_6[3]),
        .I1(ram_reg_5),
        .I2(ram_reg_4),
        .I3(ram_reg_7[2]),
        .O(\buf_a0[0]_5 [5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_6__0
       (.I0(ram_reg_6[2]),
        .I1(ram_reg_5),
        .I2(ram_reg_4),
        .I3(ram_reg_7[1]),
        .O(\buf_a0[0]_5 [4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_7__0
       (.I0(ram_reg_6[1]),
        .I1(ram_reg_5),
        .I2(ram_reg_4),
        .I3(ram_reg_7[0]),
        .O(\buf_a0[0]_5 [3]));
endmodule

(* ORIG_REF_NAME = "hls_xfft2real_twid_rom_M_real_V_RAM_AUTO_2R1W_memcore" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_twid_rom_M_real_V_RAM_AUTO_2R1W_memcore_6
   (ram_reg_0,
    WEBWE,
    p_0_in__0,
    D,
    ap_clk,
    \buf_ce0[1]_1 ,
    ADDRARDADDR,
    ram_reg_1,
    DIADI,
    DIBDI,
    Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d1,
    ram_reg_2,
    ram_reg_3,
    Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d0,
    ram_reg_4,
    ram_reg_5,
    Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_ce0,
    iptr,
    prev_tptr,
    DOADO);
  output [14:0]ram_reg_0;
  output [0:0]WEBWE;
  output p_0_in__0;
  output [14:0]D;
  input ap_clk;
  input \buf_ce0[1]_1 ;
  input [2:0]ADDRARDADDR;
  input [2:0]ram_reg_1;
  input [13:0]DIADI;
  input [13:0]DIBDI;
  input [0:0]Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d1;
  input ram_reg_2;
  input ram_reg_3;
  input [0:0]Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d0;
  input [4:0]ram_reg_4;
  input [3:0]ram_reg_5;
  input Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_ce0;
  input iptr;
  input prev_tptr;
  input [14:0]DOADO;

  wire [2:0]ADDRARDADDR;
  wire Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_ce0;
  wire [0:0]Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d0;
  wire [0:0]Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d1;
  wire [14:0]D;
  wire [13:0]DIADI;
  wire [13:0]DIBDI;
  wire [14:0]DOADO;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire [6:3]\buf_a0[1]_4 ;
  wire [6:3]\buf_a1[1]_7 ;
  wire \buf_ce0[1]_1 ;
  wire [11:11]\buf_d0[1]_2 ;
  wire [11:11]\buf_d1[1]_0 ;
  wire iptr;
  wire p_0_in__0;
  wire prev_tptr;
  wire [14:0]ram_reg_0;
  wire [2:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [4:0]ram_reg_4;
  wire [3:0]ram_reg_5;
  wire ram_reg_i_10__1_n_222;
  wire [15:15]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d15" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d15" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "3840" *) 
  (* RTL_RAM_NAME = "twid_rom_M_real_V_U/gen_buffer[1].hls_xfft2real_twid_rom_M_real_V_RAM_AUTO_2R1W_memcore_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "14" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,ADDRARDADDR[2],\buf_a0[1]_4 ,ADDRARDADDR[1:0],ram_reg_i_10__1_n_222,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ram_reg_1[2],\buf_a1[1]_7 ,ram_reg_1[1:0],1'b0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,DIADI[13:11],\buf_d0[1]_2 ,DIADI[10:0]}),
        .DIBDI({1'b0,DIBDI[13:11],\buf_d1[1]_0 ,DIBDI[10:0]}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15],ram_reg_0}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\buf_ce0[1]_1 ),
        .ENBWREN(WEBWE),
        .REGCEAREGCE(\buf_ce0[1]_1 ),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEBWE,WEBWE}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
  LUT3 #(
    .INIT(8'hBF)) 
    ram_reg_i_10__1
       (.I0(ram_reg_4[0]),
        .I1(ram_reg_2),
        .I2(ram_reg_3),
        .O(ram_reg_i_10__1_n_222));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_12__2
       (.I0(ram_reg_5[3]),
        .I1(ram_reg_2),
        .I2(ram_reg_3),
        .O(\buf_a1[1]_7 [6]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_13__2
       (.I0(ram_reg_5[2]),
        .I1(ram_reg_2),
        .I2(ram_reg_3),
        .O(\buf_a1[1]_7 [5]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_14__2
       (.I0(ram_reg_5[1]),
        .I1(ram_reg_2),
        .I2(ram_reg_3),
        .O(\buf_a1[1]_7 [4]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_15__2
       (.I0(ram_reg_5[0]),
        .I1(ram_reg_2),
        .I2(ram_reg_3),
        .O(\buf_a1[1]_7 [3]));
  LUT4 #(
    .INIT(16'h0888)) 
    ram_reg_i_2
       (.I0(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_ce0),
        .I1(iptr),
        .I2(ram_reg_2),
        .I3(ram_reg_3),
        .O(WEBWE));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_21
       (.I0(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d0),
        .I1(ram_reg_2),
        .I2(ram_reg_3),
        .O(\buf_d0[1]_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_36
       (.I0(Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d1),
        .I1(ram_reg_2),
        .I2(ram_reg_3),
        .O(\buf_d1[1]_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_4
       (.I0(ram_reg_4[4]),
        .I1(ram_reg_3),
        .I2(ram_reg_2),
        .I3(ram_reg_5[3]),
        .O(\buf_a0[1]_4 [6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_48__1
       (.I0(ram_reg_3),
        .I1(ram_reg_2),
        .O(p_0_in__0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_5
       (.I0(ram_reg_4[3]),
        .I1(ram_reg_3),
        .I2(ram_reg_2),
        .I3(ram_reg_5[2]),
        .O(\buf_a0[1]_4 [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_6
       (.I0(ram_reg_4[2]),
        .I1(ram_reg_3),
        .I2(ram_reg_2),
        .I3(ram_reg_5[1]),
        .O(\buf_a0[1]_4 [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_7
       (.I0(ram_reg_4[1]),
        .I1(ram_reg_3),
        .I2(ram_reg_2),
        .I3(ram_reg_5[0]),
        .O(\buf_a0[1]_4 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[0]_i_1__0 
       (.I0(ram_reg_0[0]),
        .I1(prev_tptr),
        .I2(DOADO[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[10]_i_1__0 
       (.I0(ram_reg_0[10]),
        .I1(prev_tptr),
        .I2(DOADO[10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[11]_i_1__0 
       (.I0(ram_reg_0[11]),
        .I1(prev_tptr),
        .I2(DOADO[11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[12]_i_1__0 
       (.I0(ram_reg_0[12]),
        .I1(prev_tptr),
        .I2(DOADO[12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[13]_i_1__0 
       (.I0(ram_reg_0[13]),
        .I1(prev_tptr),
        .I2(DOADO[13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[14]_i_2 
       (.I0(ram_reg_0[14]),
        .I1(prev_tptr),
        .I2(DOADO[14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[1]_i_1__0 
       (.I0(ram_reg_0[1]),
        .I1(prev_tptr),
        .I2(DOADO[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[2]_i_1__0 
       (.I0(ram_reg_0[2]),
        .I1(prev_tptr),
        .I2(DOADO[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[3]_i_1__0 
       (.I0(ram_reg_0[3]),
        .I1(prev_tptr),
        .I2(DOADO[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[4]_i_1__0 
       (.I0(ram_reg_0[4]),
        .I1(prev_tptr),
        .I2(DOADO[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[5]_i_1__0 
       (.I0(ram_reg_0[5]),
        .I1(prev_tptr),
        .I2(DOADO[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[6]_i_1__0 
       (.I0(ram_reg_0[6]),
        .I1(prev_tptr),
        .I2(DOADO[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[7]_i_1__0 
       (.I0(ram_reg_0[7]),
        .I1(prev_tptr),
        .I2(DOADO[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[8]_i_1__0 
       (.I0(ram_reg_0[8]),
        .I1(prev_tptr),
        .I2(DOADO[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[9]_i_1__0 
       (.I0(ram_reg_0[9]),
        .I1(prev_tptr),
        .I2(DOADO[9]),
        .O(D[9]));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
