/// Auto-generated bit field definitions for TIM1
/// Family: stm32g0
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32g0::tim1 {

using namespace alloy::hal::bitfields;

// ============================================================================
// TIM1 Bit Field Definitions
// ============================================================================

/// TIM1_CR1 - control register 1
namespace tim1_cr1 {
    /// Counter enable Note: External clock, gated mode and encoder mode can work only if the CEN bit has been previously set by software. However trigger mode can set the CEN bit automatically by hardware.
    /// Position: 0, Width: 1
    /// Access: read-write
    using CEN = BitField<0, 1>;
    constexpr uint32_t CEN_Pos = 0;
    constexpr uint32_t CEN_Msk = CEN::mask;
    /// Enumerated values for CEN
    namespace cen {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Update disable This bit is set and cleared by software to enable/disable UEV event generation. Counter overflow/underflow Setting the UG bit Update generation through the slave mode controller Buffered registers are then loaded with their preload values.
    /// Position: 1, Width: 1
    /// Access: read-write
    using UDIS = BitField<1, 1>;
    constexpr uint32_t UDIS_Pos = 1;
    constexpr uint32_t UDIS_Msk = UDIS::mask;
    /// Enumerated values for UDIS
    namespace udis {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Update request source This bit is set and cleared by software to select the UEV event sources. Counter overflow/underflow Setting the UG bit Update generation through the slave mode controller
    /// Position: 2, Width: 1
    /// Access: read-write
    using URS = BitField<2, 1>;
    constexpr uint32_t URS_Pos = 2;
    constexpr uint32_t URS_Msk = URS::mask;
    /// Enumerated values for URS
    namespace urs {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// One pulse mode
    /// Position: 3, Width: 1
    /// Access: read-write
    using OPM = BitField<3, 1>;
    constexpr uint32_t OPM_Pos = 3;
    constexpr uint32_t OPM_Msk = OPM::mask;
    /// Enumerated values for OPM
    namespace opm {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Direction Note: This bit is read only when the timer is configured in Center-aligned mode or Encoder mode.
    /// Position: 4, Width: 1
    /// Access: read-write
    using DIR = BitField<4, 1>;
    constexpr uint32_t DIR_Pos = 4;
    constexpr uint32_t DIR_Msk = DIR::mask;
    /// Enumerated values for DIR
    namespace dir {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Center-aligned mode selection Note: Switch from edge-aligned mode to center-aligned mode as long as the counter is enabled (CEN=1) is not allowed
    /// Position: 5, Width: 2
    /// Access: read-write
    using CMS = BitField<5, 2>;
    constexpr uint32_t CMS_Pos = 5;
    constexpr uint32_t CMS_Msk = CMS::mask;
    /// Enumerated values for CMS
    namespace cms {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
    }

    /// Auto-reload preload enable
    /// Position: 7, Width: 1
    /// Access: read-write
    using ARPE = BitField<7, 1>;
    constexpr uint32_t ARPE_Pos = 7;
    constexpr uint32_t ARPE_Msk = ARPE::mask;
    /// Enumerated values for ARPE
    namespace arpe {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Clock division This bit-field indicates the division ratio between the timer clock (CK_INT) frequency and the dead-time and sampling clock (tDTS)used by the dead-time generators and the digital filters (ETR, TIx): Note: tDTS = 1/fDTS, tCK_INT = 1/fCK_INT.
    /// Position: 8, Width: 2
    /// Access: read-write
    using CKD = BitField<8, 2>;
    constexpr uint32_t CKD_Pos = 8;
    constexpr uint32_t CKD_Msk = CKD::mask;
    /// Enumerated values for CKD
    namespace ckd {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
    }

    /// UIF status bit remapping
    /// Position: 11, Width: 1
    /// Access: read-write
    using UIFREMAP = BitField<11, 1>;
    constexpr uint32_t UIFREMAP_Pos = 11;
    constexpr uint32_t UIFREMAP_Msk = UIFREMAP::mask;
    /// Enumerated values for UIFREMAP
    namespace uifremap {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

}  // namespace tim1_cr1

/// TIM1_CR2 - control register 2
namespace tim1_cr2 {
    /// Capture/compare preloaded control Note: This bit acts only on channels that have a complementary output.
    /// Position: 0, Width: 1
    /// Access: read-write
    using CCPC = BitField<0, 1>;
    constexpr uint32_t CCPC_Pos = 0;
    constexpr uint32_t CCPC_Msk = CCPC::mask;
    /// Enumerated values for CCPC
    namespace ccpc {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Capture/compare control update selection Note: This bit acts only on channels that have a complementary output.
    /// Position: 2, Width: 1
    /// Access: read-write
    using CCUS = BitField<2, 1>;
    constexpr uint32_t CCUS_Pos = 2;
    constexpr uint32_t CCUS_Msk = CCUS::mask;
    /// Enumerated values for CCUS
    namespace ccus {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Capture/compare DMA selection
    /// Position: 3, Width: 1
    /// Access: read-write
    using CCDS = BitField<3, 1>;
    constexpr uint32_t CCDS_Pos = 3;
    constexpr uint32_t CCDS_Msk = CCDS::mask;
    /// Enumerated values for CCDS
    namespace ccds {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Master mode selection These bits allow selected information to be sent in master mode to slave timers for synchronization (TRGO). The combination is as follows: Note: The clock of the slave timer or ADC must be enabled prior to receive events from the master timer, and must not be changed on-the-fly while triggers are received from the master timer.
    /// Position: 4, Width: 3
    /// Access: read-write
    using MMS = BitField<4, 3>;
    constexpr uint32_t MMS_Pos = 4;
    constexpr uint32_t MMS_Msk = MMS::mask;
    /// Enumerated values for MMS
    namespace mms {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
        constexpr uint32_t B_0x4 = 4;
        constexpr uint32_t B_0x5 = 5;
        constexpr uint32_t B_0x6 = 6;
        constexpr uint32_t B_0x7 = 7;
    }

    /// TI1 selection
    /// Position: 7, Width: 1
    /// Access: read-write
    using TI1S = BitField<7, 1>;
    constexpr uint32_t TI1S_Pos = 7;
    constexpr uint32_t TI1S_Msk = TI1S::mask;
    /// Enumerated values for TI1S
    namespace ti1s {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Output Idle state 1 (OC1 output) Note: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register).
    /// Position: 8, Width: 1
    /// Access: read-write
    using OIS1 = BitField<8, 1>;
    constexpr uint32_t OIS1_Pos = 8;
    constexpr uint32_t OIS1_Msk = OIS1::mask;
    /// Enumerated values for OIS1
    namespace ois1 {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Output Idle state 1 (OC1N output) Note: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register).
    /// Position: 9, Width: 1
    /// Access: read-write
    using OIS1N = BitField<9, 1>;
    constexpr uint32_t OIS1N_Pos = 9;
    constexpr uint32_t OIS1N_Msk = OIS1N::mask;
    /// Enumerated values for OIS1N
    namespace ois1n {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Output Idle state 2 (OC2 output) Refer to OIS1 bit
    /// Position: 10, Width: 1
    /// Access: read-write
    using OIS2 = BitField<10, 1>;
    constexpr uint32_t OIS2_Pos = 10;
    constexpr uint32_t OIS2_Msk = OIS2::mask;

    /// Output Idle state 2 (OC2N output) Refer to OIS1N bit
    /// Position: 11, Width: 1
    /// Access: read-write
    using OIS2N = BitField<11, 1>;
    constexpr uint32_t OIS2N_Pos = 11;
    constexpr uint32_t OIS2N_Msk = OIS2N::mask;

    /// Output Idle state 3 (OC3 output) Refer to OIS1 bit
    /// Position: 12, Width: 1
    /// Access: read-write
    using OIS3 = BitField<12, 1>;
    constexpr uint32_t OIS3_Pos = 12;
    constexpr uint32_t OIS3_Msk = OIS3::mask;

    /// Output Idle state 3 (OC3N output) Refer to OIS1N bit
    /// Position: 13, Width: 1
    /// Access: read-write
    using OIS3N = BitField<13, 1>;
    constexpr uint32_t OIS3N_Pos = 13;
    constexpr uint32_t OIS3N_Msk = OIS3N::mask;

    /// Output Idle state 4 (OC4 output) Refer to OIS1 bit
    /// Position: 14, Width: 1
    /// Access: read-write
    using OIS4 = BitField<14, 1>;
    constexpr uint32_t OIS4_Pos = 14;
    constexpr uint32_t OIS4_Msk = OIS4::mask;

    /// Output Idle state 5 (OC5 output) Refer to OIS1 bit
    /// Position: 16, Width: 1
    /// Access: read-write
    using OIS5 = BitField<16, 1>;
    constexpr uint32_t OIS5_Pos = 16;
    constexpr uint32_t OIS5_Msk = OIS5::mask;

    /// Output Idle state 6 (OC6 output) Refer to OIS1 bit
    /// Position: 18, Width: 1
    /// Access: read-write
    using OIS6 = BitField<18, 1>;
    constexpr uint32_t OIS6_Pos = 18;
    constexpr uint32_t OIS6_Msk = OIS6::mask;

    /// Master mode selection 2 These bits allow the information to be sent to ADC for synchronization (TRGO2) to be selected. The combination is as follows: Note: The clock of the slave timer or ADC must be enabled prior to receive events from the master timer, and must not be changed on-the-fly while triggers are received from the master timer.
    /// Position: 20, Width: 4
    /// Access: read-write
    using MMS2 = BitField<20, 4>;
    constexpr uint32_t MMS2_Pos = 20;
    constexpr uint32_t MMS2_Msk = MMS2::mask;
    /// Enumerated values for MMS2
    namespace mms2 {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
        constexpr uint32_t B_0x4 = 4;
        constexpr uint32_t B_0x5 = 5;
        constexpr uint32_t B_0x6 = 6;
        constexpr uint32_t B_0x7 = 7;
        constexpr uint32_t B_0x8 = 8;
        constexpr uint32_t B_0x9 = 9;
        constexpr uint32_t B_0xA = 10;
        constexpr uint32_t B_0xB = 11;
        constexpr uint32_t B_0xC = 12;
        constexpr uint32_t B_0xD = 13;
        constexpr uint32_t B_0xE = 14;
        constexpr uint32_t B_0xF = 15;
    }

}  // namespace tim1_cr2

/// TIM1_SMCR - slave mode control register
namespace tim1_smcr {
    /// Slave mode selection When external signals are selected the active edge of the trigger signal (TRGI) is linked to the polarity selected on the external input (see Input Control register and Control Register description. Note: The gated mode must not be used if TI1F_ED is selected as the trigger input (TS=00100). Indeed, TI1F_ED outputs 1 pulse for each transition on TI1F, whereas the gated mode checks the level of the trigger signal. Note: The clock of the slave peripherals (timer, ADC, ...) receiving the TRGO or the TRGO2 signals must be enabled prior to receive events from the master timer, and the clock frequency (prescaler) must not be changed on-the-fly while triggers are received from the master timer.
    /// Position: 0, Width: 3
    /// Access: read-write
    using SMS1 = BitField<0, 3>;
    constexpr uint32_t SMS1_Pos = 0;
    constexpr uint32_t SMS1_Msk = SMS1::mask;
    /// Enumerated values for SMS1
    namespace sms1 {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
        constexpr uint32_t B_0x4 = 4;
        constexpr uint32_t B_0x5 = 5;
        constexpr uint32_t B_0x6 = 6;
        constexpr uint32_t B_0x7 = 7;
        constexpr uint32_t B_0x8 = 8;
    }

    /// OCREF clear selection This bit is used to select the OCREF clear source.
    /// Position: 3, Width: 1
    /// Access: read-write
    using OCCS = BitField<3, 1>;
    constexpr uint32_t OCCS_Pos = 3;
    constexpr uint32_t OCCS_Msk = OCCS::mask;
    /// Enumerated values for OCCS
    namespace occs {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Trigger selection This bit-field selects the trigger input to be used to synchronize the counter. Others: Reserved See for more details on ITRx meaning for each Timer. Note: These bits must be changed only when they are not used (e.g. when SMS=000) to avoid wrong edge detections at the transition.
    /// Position: 4, Width: 3
    /// Access: read-write
    using TS1 = BitField<4, 3>;
    constexpr uint32_t TS1_Pos = 4;
    constexpr uint32_t TS1_Msk = TS1::mask;
    /// Enumerated values for TS1
    namespace ts1 {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
        constexpr uint32_t B_0x4 = 4;
        constexpr uint32_t B_0x5 = 5;
        constexpr uint32_t B_0x6 = 6;
        constexpr uint32_t B_0x7 = 7;
    }

    /// Master/slave mode
    /// Position: 7, Width: 1
    /// Access: read-write
    using MSM = BitField<7, 1>;
    constexpr uint32_t MSM_Pos = 7;
    constexpr uint32_t MSM_Msk = MSM::mask;
    /// Enumerated values for MSM
    namespace msm {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// External trigger filter This bit-field then defines the frequency used to sample ETRP signal and the length of the digital filter applied to ETRP. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:
    /// Position: 8, Width: 4
    /// Access: read-write
    using ETF = BitField<8, 4>;
    constexpr uint32_t ETF_Pos = 8;
    constexpr uint32_t ETF_Msk = ETF::mask;
    /// Enumerated values for ETF
    namespace etf {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
        constexpr uint32_t B_0x4 = 4;
        constexpr uint32_t B_0x5 = 5;
        constexpr uint32_t B_0x6 = 6;
        constexpr uint32_t B_0x7 = 7;
        constexpr uint32_t B_0x8 = 8;
        constexpr uint32_t B_0x9 = 9;
        constexpr uint32_t B_0xA = 10;
        constexpr uint32_t B_0xB = 11;
        constexpr uint32_t B_0xC = 12;
        constexpr uint32_t B_0xD = 13;
        constexpr uint32_t B_0xE = 14;
        constexpr uint32_t B_0xF = 15;
    }

    /// External trigger prescaler External trigger signal ETRP frequency must be at most 1/4 of fCK_INT frequency. A prescaler can be enabled to reduce ETRP frequency. It is useful when inputting fast external clocks.
    /// Position: 12, Width: 2
    /// Access: read-write
    using ETPS = BitField<12, 2>;
    constexpr uint32_t ETPS_Pos = 12;
    constexpr uint32_t ETPS_Msk = ETPS::mask;
    /// Enumerated values for ETPS
    namespace etps {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
    }

    /// External clock enable This bit enables External clock mode 2. Note: Setting the ECE bit has the same effect as selecting external clock mode 1 with TRGI connected to ETRF (SMS=111 and TS=00111). It is possible to simultaneously use external clock mode 2 with the following slave modes: reset mode, gated mode and trigger mode. Nevertheless, TRGI must not be connected to ETRF in this case (TS bits must not be 00111). If external clock mode 1 and external clock mode 2 are enabled at the same time, the external clock input is ETRF.
    /// Position: 14, Width: 1
    /// Access: read-write
    using ECE = BitField<14, 1>;
    constexpr uint32_t ECE_Pos = 14;
    constexpr uint32_t ECE_Msk = ECE::mask;
    /// Enumerated values for ECE
    namespace ece {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// External trigger polarity This bit selects whether ETR or ETR is used for trigger operations
    /// Position: 15, Width: 1
    /// Access: read-write
    using ETP = BitField<15, 1>;
    constexpr uint32_t ETP_Pos = 15;
    constexpr uint32_t ETP_Msk = ETP::mask;
    /// Enumerated values for ETP
    namespace etp {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Slave mode selection When external signals are selected the active edge of the trigger signal (TRGI) is linked to the polarity selected on the external input (see Input Control register and Control Register description. Note: The gated mode must not be used if TI1F_ED is selected as the trigger input (TS=00100). Indeed, TI1F_ED outputs 1 pulse for each transition on TI1F, whereas the gated mode checks the level of the trigger signal. Note: The clock of the slave peripherals (timer, ADC, ...) receiving the TRGO or the TRGO2 signals must be enabled prior to receive events from the master timer, and the clock frequency (prescaler) must not be changed on-the-fly while triggers are received from the master timer.
    /// Position: 16, Width: 1
    /// Access: read-write
    using SMS2 = BitField<16, 1>;
    constexpr uint32_t SMS2_Pos = 16;
    constexpr uint32_t SMS2_Msk = SMS2::mask;
    /// Enumerated values for SMS2
    namespace sms2 {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
        constexpr uint32_t B_0x4 = 4;
        constexpr uint32_t B_0x5 = 5;
        constexpr uint32_t B_0x6 = 6;
        constexpr uint32_t B_0x7 = 7;
        constexpr uint32_t B_0x8 = 8;
    }

    /// Trigger selection This bit-field selects the trigger input to be used to synchronize the counter. Others: Reserved See for more details on ITRx meaning for each Timer. Note: These bits must be changed only when they are not used (e.g. when SMS=000) to avoid wrong edge detections at the transition.
    /// Position: 20, Width: 2
    /// Access: read-write
    using TS2 = BitField<20, 2>;
    constexpr uint32_t TS2_Pos = 20;
    constexpr uint32_t TS2_Msk = TS2::mask;
    /// Enumerated values for TS2
    namespace ts2 {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
        constexpr uint32_t B_0x4 = 4;
        constexpr uint32_t B_0x5 = 5;
        constexpr uint32_t B_0x6 = 6;
        constexpr uint32_t B_0x7 = 7;
    }

}  // namespace tim1_smcr

/// TIM1_DIER - DMA/Interrupt enable register
namespace tim1_dier {
    /// Update interrupt enable
    /// Position: 0, Width: 1
    /// Access: read-write
    using UIE = BitField<0, 1>;
    constexpr uint32_t UIE_Pos = 0;
    constexpr uint32_t UIE_Msk = UIE::mask;
    /// Enumerated values for UIE
    namespace uie {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Capture/Compare 1 interrupt enable
    /// Position: 1, Width: 1
    /// Access: read-write
    using CC1IE = BitField<1, 1>;
    constexpr uint32_t CC1IE_Pos = 1;
    constexpr uint32_t CC1IE_Msk = CC1IE::mask;
    /// Enumerated values for CC1IE
    namespace cc1ie {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Capture/Compare 2 interrupt enable
    /// Position: 2, Width: 1
    /// Access: read-write
    using CC2IE = BitField<2, 1>;
    constexpr uint32_t CC2IE_Pos = 2;
    constexpr uint32_t CC2IE_Msk = CC2IE::mask;
    /// Enumerated values for CC2IE
    namespace cc2ie {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Capture/Compare 3 interrupt enable
    /// Position: 3, Width: 1
    /// Access: read-write
    using CC3IE = BitField<3, 1>;
    constexpr uint32_t CC3IE_Pos = 3;
    constexpr uint32_t CC3IE_Msk = CC3IE::mask;
    /// Enumerated values for CC3IE
    namespace cc3ie {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Capture/Compare 4 interrupt enable
    /// Position: 4, Width: 1
    /// Access: read-write
    using CC4IE = BitField<4, 1>;
    constexpr uint32_t CC4IE_Pos = 4;
    constexpr uint32_t CC4IE_Msk = CC4IE::mask;
    /// Enumerated values for CC4IE
    namespace cc4ie {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// COM interrupt enable
    /// Position: 5, Width: 1
    /// Access: read-write
    using COMIE = BitField<5, 1>;
    constexpr uint32_t COMIE_Pos = 5;
    constexpr uint32_t COMIE_Msk = COMIE::mask;
    /// Enumerated values for COMIE
    namespace comie {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Trigger interrupt enable
    /// Position: 6, Width: 1
    /// Access: read-write
    using TIE = BitField<6, 1>;
    constexpr uint32_t TIE_Pos = 6;
    constexpr uint32_t TIE_Msk = TIE::mask;
    /// Enumerated values for TIE
    namespace tie {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Break interrupt enable
    /// Position: 7, Width: 1
    /// Access: read-write
    using BIE = BitField<7, 1>;
    constexpr uint32_t BIE_Pos = 7;
    constexpr uint32_t BIE_Msk = BIE::mask;
    /// Enumerated values for BIE
    namespace bie {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Update DMA request enable
    /// Position: 8, Width: 1
    /// Access: read-write
    using UDE = BitField<8, 1>;
    constexpr uint32_t UDE_Pos = 8;
    constexpr uint32_t UDE_Msk = UDE::mask;
    /// Enumerated values for UDE
    namespace ude {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Capture/Compare 1 DMA request enable
    /// Position: 9, Width: 1
    /// Access: read-write
    using CC1DE = BitField<9, 1>;
    constexpr uint32_t CC1DE_Pos = 9;
    constexpr uint32_t CC1DE_Msk = CC1DE::mask;
    /// Enumerated values for CC1DE
    namespace cc1de {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Capture/Compare 2 DMA request enable
    /// Position: 10, Width: 1
    /// Access: read-write
    using CC2DE = BitField<10, 1>;
    constexpr uint32_t CC2DE_Pos = 10;
    constexpr uint32_t CC2DE_Msk = CC2DE::mask;
    /// Enumerated values for CC2DE
    namespace cc2de {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Capture/Compare 3 DMA request enable
    /// Position: 11, Width: 1
    /// Access: read-write
    using CC3DE = BitField<11, 1>;
    constexpr uint32_t CC3DE_Pos = 11;
    constexpr uint32_t CC3DE_Msk = CC3DE::mask;
    /// Enumerated values for CC3DE
    namespace cc3de {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Capture/Compare 4 DMA request enable
    /// Position: 12, Width: 1
    /// Access: read-write
    using CC4DE = BitField<12, 1>;
    constexpr uint32_t CC4DE_Pos = 12;
    constexpr uint32_t CC4DE_Msk = CC4DE::mask;
    /// Enumerated values for CC4DE
    namespace cc4de {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// COM DMA request enable
    /// Position: 13, Width: 1
    /// Access: read-write
    using COMDE = BitField<13, 1>;
    constexpr uint32_t COMDE_Pos = 13;
    constexpr uint32_t COMDE_Msk = COMDE::mask;
    /// Enumerated values for COMDE
    namespace comde {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Trigger DMA request enable
    /// Position: 14, Width: 1
    /// Access: read-write
    using TDE = BitField<14, 1>;
    constexpr uint32_t TDE_Pos = 14;
    constexpr uint32_t TDE_Msk = TDE::mask;
    /// Enumerated values for TDE
    namespace tde {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

}  // namespace tim1_dier

/// TIM1_SR - status register
namespace tim1_sr {
    /// Update interrupt flag This bit is set by hardware on an update event. It is cleared by software. At overflow or underflow regarding the repetition counter value (update if repetition counter = 0) and if the UDIS=0 in the TIMx_CR1 register. When CNT is reinitialized by software using the UG bit in TIMx_EGR register, if URS=0 and UDIS=0 in the TIMx_CR1 register. When CNT is reinitialized by a trigger event (refer to control register (TIM1_SMCRTIMx_SMCR)N/A), if URS=0 and UDIS=0 in the TIMx_CR1 register.
    /// Position: 0, Width: 1
    /// Access: read-write
    using UIF = BitField<0, 1>;
    constexpr uint32_t UIF_Pos = 0;
    constexpr uint32_t UIF_Msk = UIF::mask;
    /// Enumerated values for UIF
    namespace uif {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Capture/Compare 1 interrupt flag This flag is set by hardware. It is cleared by software (input capture or output compare mode) or by reading the TIMx_CCR1 register (input capture mode only). If channel CC1 is configured as output: this flag is set when he content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. When the content of TIMx_CCR1 is greater than the content of TIMx_ARR, the CC1IF bit goes high on the counter overflow (in up-counting and up/down-counting modes) or underflow (in down-counting mode). There are 3 possible options for flag setting in center-aligned mode, refer to the CMS bits in the TIMx_CR1 register for the full description. If channel CC1 is configured as input: this bit is set when counter value has been captured in TIMx_CCR1 register (an edge has been detected on IC1, as per the edge sensitivity defined with the CC1P and CC1NP bits setting, in TIMx_CCER).
    /// Position: 1, Width: 1
    /// Access: read-write
    using CC1IF = BitField<1, 1>;
    constexpr uint32_t CC1IF_Pos = 1;
    constexpr uint32_t CC1IF_Msk = CC1IF::mask;
    /// Enumerated values for CC1IF
    namespace cc1if {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Capture/Compare 2 interrupt flag Refer to CC1IF description
    /// Position: 2, Width: 1
    /// Access: read-write
    using CC2IF = BitField<2, 1>;
    constexpr uint32_t CC2IF_Pos = 2;
    constexpr uint32_t CC2IF_Msk = CC2IF::mask;

    /// Capture/Compare 3 interrupt flag Refer to CC1IF description
    /// Position: 3, Width: 1
    /// Access: read-write
    using CC3IF = BitField<3, 1>;
    constexpr uint32_t CC3IF_Pos = 3;
    constexpr uint32_t CC3IF_Msk = CC3IF::mask;

    /// Capture/Compare 4 interrupt flag Refer to CC1IF description
    /// Position: 4, Width: 1
    /// Access: read-write
    using CC4IF = BitField<4, 1>;
    constexpr uint32_t CC4IF_Pos = 4;
    constexpr uint32_t CC4IF_Msk = CC4IF::mask;

    /// COM interrupt flag This flag is set by hardware on COM event (when Capture/compare Control bits - CCxE, CCxNE, OCxM - have been updated). It is cleared by software.
    /// Position: 5, Width: 1
    /// Access: read-write
    using COMIF = BitField<5, 1>;
    constexpr uint32_t COMIF_Pos = 5;
    constexpr uint32_t COMIF_Msk = COMIF::mask;
    /// Enumerated values for COMIF
    namespace comif {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Trigger interrupt flag This flag is set by hardware on the TRG trigger event (active edge detected on TRGI input when the slave mode controller is enabled in all modes but gated mode. It is set when the counter starts or stops when gated mode is selected. It is cleared by software.
    /// Position: 6, Width: 1
    /// Access: read-write
    using TIF = BitField<6, 1>;
    constexpr uint32_t TIF_Pos = 6;
    constexpr uint32_t TIF_Msk = TIF::mask;
    /// Enumerated values for TIF
    namespace tif {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Break interrupt flag This flag is set by hardware as soon as the break input goes active. It can be cleared by software if the break input is not active.
    /// Position: 7, Width: 1
    /// Access: read-write
    using BIF = BitField<7, 1>;
    constexpr uint32_t BIF_Pos = 7;
    constexpr uint32_t BIF_Msk = BIF::mask;
    /// Enumerated values for BIF
    namespace bif {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Break 2 interrupt flag This flag is set by hardware as soon as the break 2 input goes active. It can be cleared by software if the break 2 input is not active.
    /// Position: 8, Width: 1
    /// Access: read-write
    using B2IF = BitField<8, 1>;
    constexpr uint32_t B2IF_Pos = 8;
    constexpr uint32_t B2IF_Msk = B2IF::mask;
    /// Enumerated values for B2IF
    namespace b2if {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Capture/Compare 1 overcapture flag This flag is set by hardware only when the corresponding channel is configured in input capture mode. It is cleared by software by writing it to '0â.
    /// Position: 9, Width: 1
    /// Access: read-write
    using CC1OF = BitField<9, 1>;
    constexpr uint32_t CC1OF_Pos = 9;
    constexpr uint32_t CC1OF_Msk = CC1OF::mask;
    /// Enumerated values for CC1OF
    namespace cc1of {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Capture/Compare 2 overcapture flag Refer to CC1OF description
    /// Position: 10, Width: 1
    /// Access: read-write
    using CC2OF = BitField<10, 1>;
    constexpr uint32_t CC2OF_Pos = 10;
    constexpr uint32_t CC2OF_Msk = CC2OF::mask;

    /// Capture/Compare 3 overcapture flag Refer to CC1OF description
    /// Position: 11, Width: 1
    /// Access: read-write
    using CC3OF = BitField<11, 1>;
    constexpr uint32_t CC3OF_Pos = 11;
    constexpr uint32_t CC3OF_Msk = CC3OF::mask;

    /// Capture/Compare 4 overcapture flag Refer to CC1OF description
    /// Position: 12, Width: 1
    /// Access: read-write
    using CC4OF = BitField<12, 1>;
    constexpr uint32_t CC4OF_Pos = 12;
    constexpr uint32_t CC4OF_Msk = CC4OF::mask;

    /// System Break interrupt flag This flag is set by hardware as soon as the system break input goes active. It can be cleared by software if the system break input is not active. This flag must be reset to re-start PWM operation.
    /// Position: 13, Width: 1
    /// Access: read-write
    using SBIF = BitField<13, 1>;
    constexpr uint32_t SBIF_Pos = 13;
    constexpr uint32_t SBIF_Msk = SBIF::mask;
    /// Enumerated values for SBIF
    namespace sbif {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Compare 5 interrupt flag Refer to CC1IF description (Note: Channel 5 can only be configured as output)
    /// Position: 16, Width: 1
    /// Access: read-write
    using CC5IF = BitField<16, 1>;
    constexpr uint32_t CC5IF_Pos = 16;
    constexpr uint32_t CC5IF_Msk = CC5IF::mask;

    /// Compare 6 interrupt flag Refer to CC1IF description (Note: Channel 6 can only be configured as output)
    /// Position: 17, Width: 1
    /// Access: read-write
    using CC6IF = BitField<17, 1>;
    constexpr uint32_t CC6IF_Pos = 17;
    constexpr uint32_t CC6IF_Msk = CC6IF::mask;

}  // namespace tim1_sr

/// TIM1_EGR - event generation register
namespace tim1_egr {
    /// Update generation This bit can be set by software, it is automatically cleared by hardware.
    /// Position: 0, Width: 1
    /// Access: write-only
    using UG = BitField<0, 1>;
    constexpr uint32_t UG_Pos = 0;
    constexpr uint32_t UG_Msk = UG::mask;
    /// Enumerated values for UG
    namespace ug {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Capture/Compare 1 generation This bit is set by software in order to generate an event, it is automatically cleared by hardware. If channel CC1 is configured as output: CC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled. If channel CC1 is configured as input: The current value of the counter is captured in TIMx_CCR1 register. The CC1IF flag is set, the corresponding interrupt or DMA request is sent if enabled. The CC1OF flag is set if the CC1IF flag was already high.
    /// Position: 1, Width: 1
    /// Access: write-only
    using CC1G = BitField<1, 1>;
    constexpr uint32_t CC1G_Pos = 1;
    constexpr uint32_t CC1G_Msk = CC1G::mask;
    /// Enumerated values for CC1G
    namespace cc1g {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Capture/Compare 2 generation Refer to CC1G description
    /// Position: 2, Width: 1
    /// Access: write-only
    using CC2G = BitField<2, 1>;
    constexpr uint32_t CC2G_Pos = 2;
    constexpr uint32_t CC2G_Msk = CC2G::mask;

    /// Capture/Compare 3 generation Refer to CC1G description
    /// Position: 3, Width: 1
    /// Access: write-only
    using CC3G = BitField<3, 1>;
    constexpr uint32_t CC3G_Pos = 3;
    constexpr uint32_t CC3G_Msk = CC3G::mask;

    /// Capture/Compare 4 generation Refer to CC1G description
    /// Position: 4, Width: 1
    /// Access: write-only
    using CC4G = BitField<4, 1>;
    constexpr uint32_t CC4G_Pos = 4;
    constexpr uint32_t CC4G_Msk = CC4G::mask;

    /// Capture/Compare control update generation This bit can be set by software, it is automatically cleared by hardware Note: This bit acts only on channels having a complementary output.
    /// Position: 5, Width: 1
    /// Access: write-only
    using COMG = BitField<5, 1>;
    constexpr uint32_t COMG_Pos = 5;
    constexpr uint32_t COMG_Msk = COMG::mask;
    /// Enumerated values for COMG
    namespace comg {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Trigger generation This bit is set by software in order to generate an event, it is automatically cleared by hardware.
    /// Position: 6, Width: 1
    /// Access: write-only
    using TG = BitField<6, 1>;
    constexpr uint32_t TG_Pos = 6;
    constexpr uint32_t TG_Msk = TG::mask;
    /// Enumerated values for TG
    namespace tg {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Break generation This bit is set by software in order to generate an event, it is automatically cleared by hardware.
    /// Position: 7, Width: 1
    /// Access: write-only
    using BG = BitField<7, 1>;
    constexpr uint32_t BG_Pos = 7;
    constexpr uint32_t BG_Msk = BG::mask;
    /// Enumerated values for BG
    namespace bg {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Break 2 generation This bit is set by software in order to generate an event, it is automatically cleared by hardware.
    /// Position: 8, Width: 1
    /// Access: write-only
    using B2G = BitField<8, 1>;
    constexpr uint32_t B2G_Pos = 8;
    constexpr uint32_t B2G_Msk = B2G::mask;
    /// Enumerated values for B2G
    namespace b2g {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

}  // namespace tim1_egr

/// CCMR1_Output - capture/compare mode register 1 (output mode)
namespace ccmr1_output {
    /// Capture/Compare 1 selection This bit-field defines the direction of the channel (input/output) as well as the used input. Note: CC1S bits are writable only when the channel is OFF (CC1E = '0â in TIMx_CCER).
    /// Position: 0, Width: 2
    /// Access: read-write
    using CC1S = BitField<0, 2>;
    constexpr uint32_t CC1S_Pos = 0;
    constexpr uint32_t CC1S_Msk = CC1S::mask;
    /// Enumerated values for CC1S
    namespace cc1s {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
    }

    /// Output Compare 1 fast enable This bit decreases the latency between a trigger event and a transition on the timer output. It must be used in one-pulse mode (OPM bit set in TIMx_CR1 register), to have the output pulse starting as soon as possible after the starting trigger.
    /// Position: 2, Width: 1
    /// Access: read-write
    using OC1FE = BitField<2, 1>;
    constexpr uint32_t OC1FE_Pos = 2;
    constexpr uint32_t OC1FE_Msk = OC1FE::mask;
    /// Enumerated values for OC1FE
    namespace oc1fe {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Output Compare 1 preload enable Note: These bits can not be modified as long as LOCK level 3 has been programmed (LOCK bits in TIMx_BDTR register) and CC1S=â00â (the channel is configured in output). The PWM mode can be used without validating the preload register only in one pulse mode (OPM bit set in TIMx_CR1 register). Else the behavior is not guaranteed.
    /// Position: 3, Width: 1
    /// Access: read-write
    using OC1PE = BitField<3, 1>;
    constexpr uint32_t OC1PE_Pos = 3;
    constexpr uint32_t OC1PE_Msk = OC1PE::mask;
    /// Enumerated values for OC1PE
    namespace oc1pe {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Output Compare 1 mode These bits define the behavior of the output reference signal OC1REF from which OC1 and OC1N are derived. OC1REF is active high whereas OC1 and OC1N active level depends on CC1P and CC1NP bits. Note: These bits can not be modified as long as LOCK level 3 has been programmed (LOCK bits in TIMx_BDTR register) and CC1S=â00â (the channel is configured in output). Note: In PWM mode, the OCREF level changes only when the result of the comparison changes or when the output compare mode switches from âfrozenâ mode to âPWMâ mode. Note: On channels having a complementary output, this bit field is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the OC1M active bits take the new value from the preloaded bits only when a COM event is generated. Note: The OC1M[3] bit is not contiguous, located in bit 16.
    /// Position: 4, Width: 3
    /// Access: read-write
    using OC1M1 = BitField<4, 3>;
    constexpr uint32_t OC1M1_Pos = 4;
    constexpr uint32_t OC1M1_Msk = OC1M1::mask;
    /// Enumerated values for OC1M1
    namespace oc1m1 {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
        constexpr uint32_t B_0x4 = 4;
        constexpr uint32_t B_0x5 = 5;
        constexpr uint32_t B_0x6 = 6;
        constexpr uint32_t B_0x7 = 7;
        constexpr uint32_t B_0x8 = 8;
        constexpr uint32_t B_0x9 = 9;
        constexpr uint32_t B_0xC = 12;
        constexpr uint32_t B_0xD = 13;
        constexpr uint32_t B_0xE = 14;
        constexpr uint32_t B_0xF = 15;
    }

    /// Output Compare 1 clear enable
    /// Position: 7, Width: 1
    /// Access: read-write
    using OC1CE = BitField<7, 1>;
    constexpr uint32_t OC1CE_Pos = 7;
    constexpr uint32_t OC1CE_Msk = OC1CE::mask;
    /// Enumerated values for OC1CE
    namespace oc1ce {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Capture/Compare 2 selection This bit-field defines the direction of the channel (input/output) as well as the used input. Note: CC2S bits are writable only when the channel is OFF (CC2E = '0â in TIMx_CCER).
    /// Position: 8, Width: 2
    /// Access: read-write
    using CC2S = BitField<8, 2>;
    constexpr uint32_t CC2S_Pos = 8;
    constexpr uint32_t CC2S_Msk = CC2S::mask;
    /// Enumerated values for CC2S
    namespace cc2s {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
    }

    /// Output Compare 2 fast enable Refer to OC1FE description.
    /// Position: 10, Width: 1
    /// Access: read-write
    using OC2FE = BitField<10, 1>;
    constexpr uint32_t OC2FE_Pos = 10;
    constexpr uint32_t OC2FE_Msk = OC2FE::mask;

    /// Output Compare 2 preload enable Refer to OC1PE description.
    /// Position: 11, Width: 1
    /// Access: read-write
    using OC2PE = BitField<11, 1>;
    constexpr uint32_t OC2PE_Pos = 11;
    constexpr uint32_t OC2PE_Msk = OC2PE::mask;

    /// Output Compare 2 mode Refer to OC1M[3:0] description.
    /// Position: 12, Width: 3
    /// Access: read-write
    using OC2M1 = BitField<12, 3>;
    constexpr uint32_t OC2M1_Pos = 12;
    constexpr uint32_t OC2M1_Msk = OC2M1::mask;

    /// Output Compare 2 clear enable Refer to OC1CE description.
    /// Position: 15, Width: 1
    /// Access: read-write
    using OC2CE = BitField<15, 1>;
    constexpr uint32_t OC2CE_Pos = 15;
    constexpr uint32_t OC2CE_Msk = OC2CE::mask;

    /// Output Compare 1 mode These bits define the behavior of the output reference signal OC1REF from which OC1 and OC1N are derived. OC1REF is active high whereas OC1 and OC1N active level depends on CC1P and CC1NP bits. Note: These bits can not be modified as long as LOCK level 3 has been programmed (LOCK bits in TIMx_BDTR register) and CC1S=â00â (the channel is configured in output). Note: In PWM mode, the OCREF level changes only when the result of the comparison changes or when the output compare mode switches from âfrozenâ mode to âPWMâ mode. Note: On channels having a complementary output, this bit field is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the OC1M active bits take the new value from the preloaded bits only when a COM event is generated. Note: The OC1M[3] bit is not contiguous, located in bit 16.
    /// Position: 16, Width: 1
    /// Access: read-write
    using OC1M2 = BitField<16, 1>;
    constexpr uint32_t OC1M2_Pos = 16;
    constexpr uint32_t OC1M2_Msk = OC1M2::mask;
    /// Enumerated values for OC1M2
    namespace oc1m2 {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
        constexpr uint32_t B_0x4 = 4;
        constexpr uint32_t B_0x5 = 5;
        constexpr uint32_t B_0x6 = 6;
        constexpr uint32_t B_0x7 = 7;
        constexpr uint32_t B_0x8 = 8;
        constexpr uint32_t B_0x9 = 9;
        constexpr uint32_t B_0xC = 12;
        constexpr uint32_t B_0xD = 13;
        constexpr uint32_t B_0xE = 14;
        constexpr uint32_t B_0xF = 15;
    }

    /// Output Compare 2 mode Refer to OC1M[3:0] description.
    /// Position: 24, Width: 1
    /// Access: read-write
    using OC2M2 = BitField<24, 1>;
    constexpr uint32_t OC2M2_Pos = 24;
    constexpr uint32_t OC2M2_Msk = OC2M2::mask;

}  // namespace ccmr1_output

/// CCMR1_Input - capture/compare mode register 1 (output mode)
namespace ccmr1_input {
    /// Capture/Compare 1 Selection This bit-field defines the direction of the channel (input/output) as well as the used input. Note: CC1S bits are writable only when the channel is OFF (CC1E = '0â in TIMx_CCER).
    /// Position: 0, Width: 2
    /// Access: read-write
    using CC1S = BitField<0, 2>;
    constexpr uint32_t CC1S_Pos = 0;
    constexpr uint32_t CC1S_Msk = CC1S::mask;
    /// Enumerated values for CC1S
    namespace cc1s {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
    }

    /// Input capture 1 prescaler This bit-field defines the ratio of the prescaler acting on CC1 input (IC1). The prescaler is reset as soon as CC1E=â0â (TIMx_CCER register).
    /// Position: 2, Width: 2
    /// Access: read-write
    using IC1PSC = BitField<2, 2>;
    constexpr uint32_t IC1PSC_Pos = 2;
    constexpr uint32_t IC1PSC_Msk = IC1PSC::mask;
    /// Enumerated values for IC1PSC
    namespace ic1psc {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
    }

    /// Input capture 1 filter This bit-field defines the frequency used to sample TI1 input and the length of the digital filter applied to TI1. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:
    /// Position: 4, Width: 4
    /// Access: read-write
    using IC1F = BitField<4, 4>;
    constexpr uint32_t IC1F_Pos = 4;
    constexpr uint32_t IC1F_Msk = IC1F::mask;
    /// Enumerated values for IC1F
    namespace ic1f {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
        constexpr uint32_t B_0x4 = 4;
        constexpr uint32_t B_0x5 = 5;
        constexpr uint32_t B_0x6 = 6;
        constexpr uint32_t B_0x7 = 7;
        constexpr uint32_t B_0x8 = 8;
        constexpr uint32_t B_0x9 = 9;
        constexpr uint32_t B_0xA = 10;
        constexpr uint32_t B_0xB = 11;
        constexpr uint32_t B_0xC = 12;
        constexpr uint32_t B_0xD = 13;
        constexpr uint32_t B_0xE = 14;
        constexpr uint32_t B_0xF = 15;
    }

    /// Capture/Compare 2 selection This bit-field defines the direction of the channel (input/output) as well as the used input. Note: CC2S bits are writable only when the channel is OFF (CC2E = '0â in TIMx_CCER).
    /// Position: 8, Width: 2
    /// Access: read-write
    using CC2S = BitField<8, 2>;
    constexpr uint32_t CC2S_Pos = 8;
    constexpr uint32_t CC2S_Msk = CC2S::mask;
    /// Enumerated values for CC2S
    namespace cc2s {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
    }

    /// Input capture 2 prescaler Refer to IC1PSC[1:0] description.
    /// Position: 10, Width: 2
    /// Access: read-write
    using IC2PSC = BitField<10, 2>;
    constexpr uint32_t IC2PSC_Pos = 10;
    constexpr uint32_t IC2PSC_Msk = IC2PSC::mask;

    /// Input capture 2 filter Refer to IC1F[3:0] description.
    /// Position: 12, Width: 4
    /// Access: read-write
    using IC2F = BitField<12, 4>;
    constexpr uint32_t IC2F_Pos = 12;
    constexpr uint32_t IC2F_Msk = IC2F::mask;

}  // namespace ccmr1_input

/// CCMR2_Output - capture/compare mode register 2 (output mode)
namespace ccmr2_output {
    /// Capture/Compare 3 selection This bit-field defines the direction of the channel (input/output) as well as the used input. Note: CC3S bits are writable only when the channel is OFF (CC3E = '0â in TIMx_CCER).
    /// Position: 0, Width: 2
    /// Access: read-write
    using CC3S = BitField<0, 2>;
    constexpr uint32_t CC3S_Pos = 0;
    constexpr uint32_t CC3S_Msk = CC3S::mask;
    /// Enumerated values for CC3S
    namespace cc3s {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
    }

    /// Output compare 3 fast enable Refer to OC1FE description.
    /// Position: 2, Width: 1
    /// Access: read-write
    using OC3FE = BitField<2, 1>;
    constexpr uint32_t OC3FE_Pos = 2;
    constexpr uint32_t OC3FE_Msk = OC3FE::mask;

    /// Output compare 3 preload enable Refer to OC1PE description.
    /// Position: 3, Width: 1
    /// Access: read-write
    using OC3PE = BitField<3, 1>;
    constexpr uint32_t OC3PE_Pos = 3;
    constexpr uint32_t OC3PE_Msk = OC3PE::mask;

    /// Output compare 3 mode Refer to OC1M[3:0] description.
    /// Position: 4, Width: 3
    /// Access: read-write
    using OC3M1 = BitField<4, 3>;
    constexpr uint32_t OC3M1_Pos = 4;
    constexpr uint32_t OC3M1_Msk = OC3M1::mask;

    /// Output compare 3 clear enable Refer to OC1CE description.
    /// Position: 7, Width: 1
    /// Access: read-write
    using OC3CE = BitField<7, 1>;
    constexpr uint32_t OC3CE_Pos = 7;
    constexpr uint32_t OC3CE_Msk = OC3CE::mask;

    /// Capture/Compare 4 selection This bit-field defines the direction of the channel (input/output) as well as the used input. Note: CC4S bits are writable only when the channel is OFF (CC4E = '0â in TIMx_CCER).
    /// Position: 8, Width: 2
    /// Access: read-write
    using CC4S = BitField<8, 2>;
    constexpr uint32_t CC4S_Pos = 8;
    constexpr uint32_t CC4S_Msk = CC4S::mask;
    /// Enumerated values for CC4S
    namespace cc4s {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
    }

    /// Output compare 4 fast enable Refer to OC1FE description.
    /// Position: 10, Width: 1
    /// Access: read-write
    using OC4FE = BitField<10, 1>;
    constexpr uint32_t OC4FE_Pos = 10;
    constexpr uint32_t OC4FE_Msk = OC4FE::mask;

    /// Output compare 4 preload enable Refer to OC1PE description.
    /// Position: 11, Width: 1
    /// Access: read-write
    using OC4PE = BitField<11, 1>;
    constexpr uint32_t OC4PE_Pos = 11;
    constexpr uint32_t OC4PE_Msk = OC4PE::mask;

    /// Output compare 4 mode Refer to OC3M[3:0] description.
    /// Position: 12, Width: 3
    /// Access: read-write
    using OC4M1 = BitField<12, 3>;
    constexpr uint32_t OC4M1_Pos = 12;
    constexpr uint32_t OC4M1_Msk = OC4M1::mask;

    /// Output compare 4 clear enable Refer to OC1CE description.
    /// Position: 15, Width: 1
    /// Access: read-write
    using OC4CE = BitField<15, 1>;
    constexpr uint32_t OC4CE_Pos = 15;
    constexpr uint32_t OC4CE_Msk = OC4CE::mask;

    /// Output compare 3 mode Refer to OC1M[3:0] description.
    /// Position: 16, Width: 1
    /// Access: read-write
    using OC3M2 = BitField<16, 1>;
    constexpr uint32_t OC3M2_Pos = 16;
    constexpr uint32_t OC3M2_Msk = OC3M2::mask;

    /// Output compare 4 mode Refer to OC3M[3:0] description.
    /// Position: 24, Width: 1
    /// Access: read-write
    using OC4M2 = BitField<24, 1>;
    constexpr uint32_t OC4M2_Pos = 24;
    constexpr uint32_t OC4M2_Msk = OC4M2::mask;

}  // namespace ccmr2_output

/// CCMR2_Input - capture/compare mode register 2 (output mode)
namespace ccmr2_input {
    /// Capture/compare 3 selection This bit-field defines the direction of the channel (input/output) as well as the used input. Note: CC3S bits are writable only when the channel is OFF (CC3E = '0â in TIMx_CCER).
    /// Position: 0, Width: 2
    /// Access: read-write
    using CC3S = BitField<0, 2>;
    constexpr uint32_t CC3S_Pos = 0;
    constexpr uint32_t CC3S_Msk = CC3S::mask;
    /// Enumerated values for CC3S
    namespace cc3s {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
    }

    /// Input capture 3 prescaler Refer to IC1PSC[1:0] description.
    /// Position: 2, Width: 2
    /// Access: read-write
    using IC3PSC = BitField<2, 2>;
    constexpr uint32_t IC3PSC_Pos = 2;
    constexpr uint32_t IC3PSC_Msk = IC3PSC::mask;

    /// Input capture 3 filter Refer to IC1F[3:0] description.
    /// Position: 4, Width: 4
    /// Access: read-write
    using IC3F = BitField<4, 4>;
    constexpr uint32_t IC3F_Pos = 4;
    constexpr uint32_t IC3F_Msk = IC3F::mask;

    /// Capture/Compare 4 selection This bit-field defines the direction of the channel (input/output) as well as the used input. Note: CC4S bits are writable only when the channel is OFF (CC4E = '0â in TIMx_CCER).
    /// Position: 8, Width: 2
    /// Access: read-write
    using CC4S = BitField<8, 2>;
    constexpr uint32_t CC4S_Pos = 8;
    constexpr uint32_t CC4S_Msk = CC4S::mask;
    /// Enumerated values for CC4S
    namespace cc4s {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
    }

    /// Input capture 4 prescaler Refer to IC1PSC[1:0] description.
    /// Position: 10, Width: 2
    /// Access: read-write
    using IC4PSC = BitField<10, 2>;
    constexpr uint32_t IC4PSC_Pos = 10;
    constexpr uint32_t IC4PSC_Msk = IC4PSC::mask;

    /// Input capture 4 filter Refer to IC1F[3:0] description.
    /// Position: 12, Width: 4
    /// Access: read-write
    using IC4F = BitField<12, 4>;
    constexpr uint32_t IC4F_Pos = 12;
    constexpr uint32_t IC4F_Msk = IC4F::mask;

}  // namespace ccmr2_input

/// TIM1_CCER - capture/compare enable register
namespace tim1_ccer {
    /// Capture/Compare 1 output enable When CC1 channel is configured as output, the OC1 level depends on MOE, OSSI, OSSR, OIS1, OIS1N and CC1NE bits, regardless of the CC1E bits state. Refer to for details. Note: On channels having a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the CC1E active bit takes the new value from the preloaded bit only when a Commutation event is generated.
    /// Position: 0, Width: 1
    /// Access: read-write
    using CC1E = BitField<0, 1>;
    constexpr uint32_t CC1E_Pos = 0;
    constexpr uint32_t CC1E_Msk = CC1E::mask;
    /// Enumerated values for CC1E
    namespace cc1e {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Capture/Compare 1 output polarity When CC1 channel is configured as input, both CC1NP/CC1P bits select the active polarity of TI1FP1 and TI2FP1 for trigger or capture operations. CC1NP=0, CC1P=0: non-inverted/rising edge. The circuit is sensitive to TIxFP1 rising edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger operation in gated mode or encoder mode). CC1NP=0, CC1P=1: inverted/falling edge. The circuit is sensitive to TIxFP1 falling edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is inverted (trigger operation in gated mode or encoder mode). CC1NP=1, CC1P=1: non-inverted/both edges/ The circuit is sensitive to both TIxFP1 rising and falling edges (capture or trigger operations in reset, external clock or trigger mode), TIxFP1is not inverted (trigger operation in gated mode). This configuration must not be used in encoder mode. CC1NP=1, CC1P=0: The configuration is reserved, it must not be used. Note: This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register). On channels having a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the CC1P active bit takes the new value from the preloaded bit only when a Commutation event is generated.
    /// Position: 1, Width: 1
    /// Access: read-write
    using CC1P = BitField<1, 1>;
    constexpr uint32_t CC1P_Pos = 1;
    constexpr uint32_t CC1P_Msk = CC1P::mask;
    /// Enumerated values for CC1P
    namespace cc1p {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Capture/Compare 1 complementary output enable On channels having a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the CC1NE active bit takes the new value from the preloaded bit only when a Commutation event is generated.
    /// Position: 2, Width: 1
    /// Access: read-write
    using CC1NE = BitField<2, 1>;
    constexpr uint32_t CC1NE_Pos = 2;
    constexpr uint32_t CC1NE_Msk = CC1NE::mask;
    /// Enumerated values for CC1NE
    namespace cc1ne {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Capture/Compare 1 complementary output polarity CC1 channel configured as output: CC1 channel configured as input: This bit is used in conjunction with CC1P to define the polarity of TI1FP1 and TI2FP1. Refer to CC1P description. Note: This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register) and CC1S=â00â (channel configured as output). On channels having a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the CC1NP active bit takes the new value from the preloaded bit only when a Commutation event is generated.
    /// Position: 3, Width: 1
    /// Access: read-write
    using CC1NP = BitField<3, 1>;
    constexpr uint32_t CC1NP_Pos = 3;
    constexpr uint32_t CC1NP_Msk = CC1NP::mask;
    /// Enumerated values for CC1NP
    namespace cc1np {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Capture/Compare 2 output enable Refer to CC1E description
    /// Position: 4, Width: 1
    /// Access: read-write
    using CC2E = BitField<4, 1>;
    constexpr uint32_t CC2E_Pos = 4;
    constexpr uint32_t CC2E_Msk = CC2E::mask;

    /// Capture/Compare 2 output polarity Refer to CC1P description
    /// Position: 5, Width: 1
    /// Access: read-write
    using CC2P = BitField<5, 1>;
    constexpr uint32_t CC2P_Pos = 5;
    constexpr uint32_t CC2P_Msk = CC2P::mask;

    /// Capture/Compare 2 complementary output enable Refer to CC1NE description
    /// Position: 6, Width: 1
    /// Access: read-write
    using CC2NE = BitField<6, 1>;
    constexpr uint32_t CC2NE_Pos = 6;
    constexpr uint32_t CC2NE_Msk = CC2NE::mask;

    /// Capture/Compare 2 complementary output polarity Refer to CC1NP description
    /// Position: 7, Width: 1
    /// Access: read-write
    using CC2NP = BitField<7, 1>;
    constexpr uint32_t CC2NP_Pos = 7;
    constexpr uint32_t CC2NP_Msk = CC2NP::mask;

    /// Capture/Compare 3 output enable Refer to CC1E description
    /// Position: 8, Width: 1
    /// Access: read-write
    using CC3E = BitField<8, 1>;
    constexpr uint32_t CC3E_Pos = 8;
    constexpr uint32_t CC3E_Msk = CC3E::mask;

    /// Capture/Compare 3 output polarity Refer to CC1P description
    /// Position: 9, Width: 1
    /// Access: read-write
    using CC3P = BitField<9, 1>;
    constexpr uint32_t CC3P_Pos = 9;
    constexpr uint32_t CC3P_Msk = CC3P::mask;

    /// Capture/Compare 3 complementary output enable Refer to CC1NE description
    /// Position: 10, Width: 1
    /// Access: read-write
    using CC3NE = BitField<10, 1>;
    constexpr uint32_t CC3NE_Pos = 10;
    constexpr uint32_t CC3NE_Msk = CC3NE::mask;

    /// Capture/Compare 3 complementary output polarity Refer to CC1NP description
    /// Position: 11, Width: 1
    /// Access: read-write
    using CC3NP = BitField<11, 1>;
    constexpr uint32_t CC3NP_Pos = 11;
    constexpr uint32_t CC3NP_Msk = CC3NP::mask;

    /// Capture/Compare 4 output enable Refer to CC1E description
    /// Position: 12, Width: 1
    /// Access: read-write
    using CC4E = BitField<12, 1>;
    constexpr uint32_t CC4E_Pos = 12;
    constexpr uint32_t CC4E_Msk = CC4E::mask;

    /// Capture/Compare 4 output polarity Refer to CC1P description
    /// Position: 13, Width: 1
    /// Access: read-write
    using CC4P = BitField<13, 1>;
    constexpr uint32_t CC4P_Pos = 13;
    constexpr uint32_t CC4P_Msk = CC4P::mask;

    /// Capture/Compare 4 complementary output polarity Refer to CC1NP description
    /// Position: 15, Width: 1
    /// Access: read-write
    using CC4NP = BitField<15, 1>;
    constexpr uint32_t CC4NP_Pos = 15;
    constexpr uint32_t CC4NP_Msk = CC4NP::mask;

    /// Capture/Compare 5 output enable Refer to CC1E description
    /// Position: 16, Width: 1
    /// Access: read-write
    using CC5E = BitField<16, 1>;
    constexpr uint32_t CC5E_Pos = 16;
    constexpr uint32_t CC5E_Msk = CC5E::mask;

    /// Capture/Compare 5 output polarity Refer to CC1P description
    /// Position: 17, Width: 1
    /// Access: read-write
    using CC5P = BitField<17, 1>;
    constexpr uint32_t CC5P_Pos = 17;
    constexpr uint32_t CC5P_Msk = CC5P::mask;

    /// Capture/Compare 6 output enable Refer to CC1E description
    /// Position: 20, Width: 1
    /// Access: read-write
    using CC6E = BitField<20, 1>;
    constexpr uint32_t CC6E_Pos = 20;
    constexpr uint32_t CC6E_Msk = CC6E::mask;

    /// Capture/Compare 6 output polarity Refer to CC1P description
    /// Position: 21, Width: 1
    /// Access: read-write
    using CC6P = BitField<21, 1>;
    constexpr uint32_t CC6P_Pos = 21;
    constexpr uint32_t CC6P_Msk = CC6P::mask;

}  // namespace tim1_ccer

/// TIM1_CNT - counter
namespace tim1_cnt {
    /// Counter value
    /// Position: 0, Width: 16
    /// Access: read-write
    using CNT = BitField<0, 16>;
    constexpr uint32_t CNT_Pos = 0;
    constexpr uint32_t CNT_Msk = CNT::mask;

    /// UIF copy This bit is a read-only copy of the UIF bit of the TIMx_ISR register. If the UIFREMAP bit in the TIMxCR1 is reset, bit 31 is reserved and read at 0.
    /// Position: 31, Width: 1
    /// Access: read-only
    using UIFCPY = BitField<31, 1>;
    constexpr uint32_t UIFCPY_Pos = 31;
    constexpr uint32_t UIFCPY_Msk = UIFCPY::mask;

}  // namespace tim1_cnt

/// TIM1_PSC - prescaler
namespace tim1_psc {
    /// Prescaler value The counter clock frequency (CK_CNT) is equal to fCK_PSC / (PSC[15:0] + 1). PSC contains the value to be loaded in the active prescaler register at each update event (including when the counter is cleared through UG bit of TIMx_EGR register or through trigger controller when configured in âreset modeâ).
    /// Position: 0, Width: 16
    /// Access: read-write
    using PSC = BitField<0, 16>;
    constexpr uint32_t PSC_Pos = 0;
    constexpr uint32_t PSC_Msk = PSC::mask;

}  // namespace tim1_psc

/// TIM1_ARR - auto-reload register
namespace tim1_arr {
    /// Auto-reload value ARR is the value to be loaded in the actual auto-reload register. Refer to the for more details about ARR update and behavior. The counter is blocked while the auto-reload value is null.
    /// Position: 0, Width: 16
    /// Access: read-write
    using ARR = BitField<0, 16>;
    constexpr uint32_t ARR_Pos = 0;
    constexpr uint32_t ARR_Msk = ARR::mask;

}  // namespace tim1_arr

/// TIM1_RCR - repetition counter register
namespace tim1_rcr {
    /// Repetition counter value
    /// Position: 0, Width: 16
    using REP = BitField<0, 16>;
    constexpr uint32_t REP_Pos = 0;
    constexpr uint32_t REP_Msk = REP::mask;

}  // namespace tim1_rcr

/// TIM1_CCR1 - capture/compare register 1
namespace tim1_ccr1 {
    /// Capture/Compare 1 value
    /// Position: 0, Width: 16
    using CCR1 = BitField<0, 16>;
    constexpr uint32_t CCR1_Pos = 0;
    constexpr uint32_t CCR1_Msk = CCR1::mask;

}  // namespace tim1_ccr1

/// TIM1_CCR2 - capture/compare register 2
namespace tim1_ccr2 {
    /// Capture/Compare 2 value
    /// Position: 0, Width: 16
    using CCR2 = BitField<0, 16>;
    constexpr uint32_t CCR2_Pos = 0;
    constexpr uint32_t CCR2_Msk = CCR2::mask;

}  // namespace tim1_ccr2

/// TIM1_CCR3 - capture/compare register 3
namespace tim1_ccr3 {
    /// Capture/Compare value
    /// Position: 0, Width: 16
    using CCR3 = BitField<0, 16>;
    constexpr uint32_t CCR3_Pos = 0;
    constexpr uint32_t CCR3_Msk = CCR3::mask;

}  // namespace tim1_ccr3

/// TIM1_CCR4 - capture/compare register 4
namespace tim1_ccr4 {
    /// Capture/Compare value
    /// Position: 0, Width: 16
    using CCR4 = BitField<0, 16>;
    constexpr uint32_t CCR4_Pos = 0;
    constexpr uint32_t CCR4_Msk = CCR4::mask;

}  // namespace tim1_ccr4

/// TIM1_BDTR - break and dead-time register
namespace tim1_bdtr {
    /// Dead-time generator setup This bit-field defines the duration of the dead-time inserted between the complementary outputs. DT correspond to this duration. DTG[7:5]=0xx => DT=DTG[7:0]x tDTG with tDTG=tDTS. DTG[7:5]=10x => DT=(64+DTG[5:0])xtDTG with tDTG=2xtDTS. DTG[7:5]=110 => DT=(32+DTG[4:0])xtDTG with tDTG=8xtDTS. DTG[7:5]=111 => DT=(32+DTG[4:0])xtDTG with tDTG=16xtDTS. Example if tDTS=125Â ns (8Â MHz), dead-time possible values are: 0 to 15875Â ns by 125Â ns steps, 16Â Î¼s to 31750Â nsÂ by 250Â ns steps, 32Â Î¼s to 63Â Î¼s by 1Â Î¼s steps, 64Â Î¼s to 126Â Î¼s by 2Â Î¼s steps Note: This bit-field can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register).
    /// Position: 0, Width: 8
    /// Access: read-write
    using DTG = BitField<0, 8>;
    constexpr uint32_t DTG_Pos = 0;
    constexpr uint32_t DTG_Msk = DTG::mask;

    /// Lock configuration These bits offer a write protection against software errors. Note: The LOCK bits can be written only once after the reset. Once the TIMx_BDTR register has been written, their content is frozen until the next reset.
    /// Position: 8, Width: 2
    /// Access: read-write
    using LOCK = BitField<8, 2>;
    constexpr uint32_t LOCK_Pos = 8;
    constexpr uint32_t LOCK_Msk = LOCK::mask;
    /// Enumerated values for LOCK
    namespace lock {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
    }

    /// Off-state selection for Idle mode This bit is used when MOE=0 due to a break event or by a software write, on channels configured as outputs. See OC/OCN enable description for more details (enable register (TIM1_CCERTIMx_CCER)N/A). Note: This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK bits in TIMx_BDTR register).
    /// Position: 10, Width: 1
    /// Access: read-write
    using OSSI = BitField<10, 1>;
    constexpr uint32_t OSSI_Pos = 10;
    constexpr uint32_t OSSI_Msk = OSSI::mask;
    /// Enumerated values for OSSI
    namespace ossi {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Off-state selection for Run mode This bit is used when MOE=1 on channels having a complementary output which are configured as outputs. OSSR is not implemented if no complementary output is implemented in the timer. See OC/OCN enable description for more details (enable register (TIM1_CCERTIMx_CCER)N/A). Note: This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK bits in TIMx_BDTR register).
    /// Position: 11, Width: 1
    /// Access: read-write
    using OSSR = BitField<11, 1>;
    constexpr uint32_t OSSR_Pos = 11;
    constexpr uint32_t OSSR_Msk = OSSR::mask;
    /// Enumerated values for OSSR
    namespace ossr {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Break enable This bit enables the complete break protection (including all sources connected to bk_acth and BKIN sources, as per ). Note: This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register). Note: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective.
    /// Position: 12, Width: 1
    /// Access: read-write
    using BKE = BitField<12, 1>;
    constexpr uint32_t BKE_Pos = 12;
    constexpr uint32_t BKE_Msk = BKE::mask;
    /// Enumerated values for BKE
    namespace bke {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Break polarity Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register). Note: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective.
    /// Position: 13, Width: 1
    /// Access: read-write
    using BKP = BitField<13, 1>;
    constexpr uint32_t BKP_Pos = 13;
    constexpr uint32_t BKP_Msk = BKP::mask;
    /// Enumerated values for BKP
    namespace bkp {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Automatic output enable Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
    /// Position: 14, Width: 1
    /// Access: read-write
    using AOE = BitField<14, 1>;
    constexpr uint32_t AOE_Pos = 14;
    constexpr uint32_t AOE_Msk = AOE::mask;
    /// Enumerated values for AOE
    namespace aoe {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Main output enable This bit is cleared asynchronously by hardware as soon as one of the break inputs is active (BRK or BRK2). It is set by software or automatically depending on the AOE bit. It is acting only on the channels which are configured in output. In response to a break event or if MOE is written to 0: OC and OCN outputs are disabled or forced to idle state depending on the OSSI bit. See OC/OCN enable description for more details (enable register (TIM1_CCERTIMx_CCER)N/A).
    /// Position: 15, Width: 1
    /// Access: read-write
    using MOE = BitField<15, 1>;
    constexpr uint32_t MOE_Pos = 15;
    constexpr uint32_t MOE_Msk = MOE::mask;
    /// Enumerated values for MOE
    namespace moe {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Break filter This bit-field defines the frequency used to sample BRK input and the length of the digital filter applied to BRK. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output: Note: This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
    /// Position: 16, Width: 4
    /// Access: read-write
    using BKF = BitField<16, 4>;
    constexpr uint32_t BKF_Pos = 16;
    constexpr uint32_t BKF_Msk = BKF::mask;
    /// Enumerated values for BKF
    namespace bkf {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
        constexpr uint32_t B_0x4 = 4;
        constexpr uint32_t B_0x5 = 5;
        constexpr uint32_t B_0x6 = 6;
        constexpr uint32_t B_0x7 = 7;
        constexpr uint32_t B_0x8 = 8;
        constexpr uint32_t B_0x9 = 9;
        constexpr uint32_t B_0xA = 10;
        constexpr uint32_t B_0xB = 11;
        constexpr uint32_t B_0xC = 12;
        constexpr uint32_t B_0xD = 13;
        constexpr uint32_t B_0xE = 14;
        constexpr uint32_t B_0xF = 15;
    }

    /// Break 2 filter This bit-field defines the frequency used to sample BRK2 input and the length of the digital filter applied to BRK2. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output: Note: This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
    /// Position: 20, Width: 4
    /// Access: read-write
    using BK2F = BitField<20, 4>;
    constexpr uint32_t BK2F_Pos = 20;
    constexpr uint32_t BK2F_Msk = BK2F::mask;
    /// Enumerated values for BK2F
    namespace bk2f {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
        constexpr uint32_t B_0x4 = 4;
        constexpr uint32_t B_0x5 = 5;
        constexpr uint32_t B_0x6 = 6;
        constexpr uint32_t B_0x7 = 7;
        constexpr uint32_t B_0x8 = 8;
        constexpr uint32_t B_0x9 = 9;
        constexpr uint32_t B_0xA = 10;
        constexpr uint32_t B_0xB = 11;
        constexpr uint32_t B_0xC = 12;
        constexpr uint32_t B_0xD = 13;
        constexpr uint32_t B_0xE = 14;
        constexpr uint32_t B_0xF = 15;
    }

    /// Break 2 enable Note: The BRK2 must only be used with OSSR = OSSI = 1. Note: This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register). Note: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective.
    /// Position: 24, Width: 1
    /// Access: read-write
    using BK2E = BitField<24, 1>;
    constexpr uint32_t BK2E_Pos = 24;
    constexpr uint32_t BK2E_Msk = BK2E::mask;
    /// Enumerated values for BK2E
    namespace bk2e {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Break 2 polarity Note: This bit cannot be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register). Note: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective.
    /// Position: 25, Width: 1
    /// Access: read-write
    using BK2P = BitField<25, 1>;
    constexpr uint32_t BK2P_Pos = 25;
    constexpr uint32_t BK2P_Msk = BK2P::mask;
    /// Enumerated values for BK2P
    namespace bk2p {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Break Disarm This bit is cleared by hardware when no break source is active. The BKDSRM bit must be set by software to release the bidirectional output control (open-drain output in Hi-Z state) and then be polled it until it is reset by hardware, indicating that the fault condition has disappeared. Note: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective.
    /// Position: 26, Width: 1
    /// Access: read-write
    using BKDSRM = BitField<26, 1>;
    constexpr uint32_t BKDSRM_Pos = 26;
    constexpr uint32_t BKDSRM_Msk = BKDSRM::mask;
    /// Enumerated values for BKDSRM
    namespace bkdsrm {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Break2 Disarm Refer to BKDSRM description
    /// Position: 27, Width: 1
    /// Access: read-write
    using BK2DSRM = BitField<27, 1>;
    constexpr uint32_t BK2DSRM_Pos = 27;
    constexpr uint32_t BK2DSRM_Msk = BK2DSRM::mask;

    /// Break Bidirectional In the bidirectional mode (BKBID bit set to 1), the break input is configured both in input mode and in open drain output mode. Any active break event asserts a low logic level on the Break input to indicate an internal break event to external devices. Note: This bit cannot be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register). Note: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective.
    /// Position: 28, Width: 1
    /// Access: read-write
    using BKBID = BitField<28, 1>;
    constexpr uint32_t BKBID_Pos = 28;
    constexpr uint32_t BKBID_Msk = BKBID::mask;
    /// Enumerated values for BKBID
    namespace bkbid {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Break2 bidirectional Refer to BKBID description
    /// Position: 29, Width: 1
    /// Access: read-write
    using BK2BID = BitField<29, 1>;
    constexpr uint32_t BK2BID_Pos = 29;
    constexpr uint32_t BK2BID_Msk = BK2BID::mask;

}  // namespace tim1_bdtr

/// TIM1_DCR - DMA control register
namespace tim1_dcr {
    /// DMA base address This 5-bits vector defines the base-address for DMA transfers (when read/write access are done through the TIMx_DMAR address). DBA is defined as an offset starting from the address of the TIMx_CR1 register. Example: ...
    /// Position: 0, Width: 5
    /// Access: read-write
    using DBA = BitField<0, 5>;
    constexpr uint32_t DBA_Pos = 0;
    constexpr uint32_t DBA_Msk = DBA::mask;
    /// Enumerated values for DBA
    namespace dba {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
    }

    /// DMA burst length This 5-bit vector defines the length of DMA transfers (the timer recognizes a burst transfer when a read or a write access is done to the TIMx_DMAR address), i.e. the number of transfers. Transfers can be in half-words or in bytes (see example below). ... Example: Let us consider the following transfer: DBL = 7 bytes & DBA = TIMx_CR1. If DBL = 7 bytes and DBA = TIMx_CR1 represents the address of the byte to be transferred, the address of the transfer should be given by the following equation: (TIMx_CR1 address) + DBA + (DMA index), where DMA index = DBL In this example, 7 bytes are added to (TIMx_CR1 address) + DBA, which gives us the address from/to which the data is copied. In this case, the transfer is done to 7 registers starting from the following address: (TIMx_CR1 address) + DBA According to the configuration of the DMA Data Size, several cases may occur: If the DMA Data Size is configured in half-words, 16-bit data is transferred to each of the 7 registers. If the DMA Data Size is configured in bytes, the data is also transferred to 7 registers: the first register contains the first MSB byte, the second register, the first LSB byte and so on. So with the transfer Timer, one also has to specify the size of data transferred by DMA.
    /// Position: 8, Width: 5
    /// Access: read-write
    using DBL = BitField<8, 5>;
    constexpr uint32_t DBL_Pos = 8;
    constexpr uint32_t DBL_Msk = DBL::mask;
    /// Enumerated values for DBL
    namespace dbl {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x11 = 17;
    }

}  // namespace tim1_dcr

/// TIM1_DMAR - DMA address for full transfer
namespace tim1_dmar {
    /// DMA register for burst accesses A read or write operation to the DMAR register accesses the register located at the address (TIMx_CR1 address) + (DBA + DMA index) x 4 where TIMx_CR1 address is the address of the control register 1, DBA is the DMA base address configured in TIMx_DCR register, DMA index is automatically controlled by the DMA transfer, and ranges from 0 to DBL (DBL configured in TIMx_DCR).
    /// Position: 0, Width: 32
    /// Access: read-write
    using DMAB = BitField<0, 32>;
    constexpr uint32_t DMAB_Pos = 0;
    constexpr uint32_t DMAB_Msk = DMAB::mask;

}  // namespace tim1_dmar

/// TIM1_OR1 - option register 1
namespace tim1_or1 {
    /// Ocref_clr source selection This bit selects the ocref_clr input source.
    /// Position: 0, Width: 1
    /// Access: read-write
    using OCREF_CLR = BitField<0, 1>;
    constexpr uint32_t OCREF_CLR_Pos = 0;
    constexpr uint32_t OCREF_CLR_Msk = OCREF_CLR::mask;
    /// Enumerated values for OCREF_CLR
    namespace ocref_clr {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

}  // namespace tim1_or1

/// CCMR3_Output - capture/compare mode register 2 (output mode)
namespace ccmr3_output {
    /// Output compare 5 fast enable
    /// Position: 2, Width: 1
    using OC5FE = BitField<2, 1>;
    constexpr uint32_t OC5FE_Pos = 2;
    constexpr uint32_t OC5FE_Msk = OC5FE::mask;

    /// Output compare 5 preload enable
    /// Position: 3, Width: 1
    using OC5PE = BitField<3, 1>;
    constexpr uint32_t OC5PE_Pos = 3;
    constexpr uint32_t OC5PE_Msk = OC5PE::mask;

    /// Output compare 5 mode
    /// Position: 4, Width: 3
    using OC5M = BitField<4, 3>;
    constexpr uint32_t OC5M_Pos = 4;
    constexpr uint32_t OC5M_Msk = OC5M::mask;

    /// Output compare 5 clear enable
    /// Position: 7, Width: 1
    using OC5CE = BitField<7, 1>;
    constexpr uint32_t OC5CE_Pos = 7;
    constexpr uint32_t OC5CE_Msk = OC5CE::mask;

    /// Output compare 6 fast enable
    /// Position: 10, Width: 1
    using OC6FE = BitField<10, 1>;
    constexpr uint32_t OC6FE_Pos = 10;
    constexpr uint32_t OC6FE_Msk = OC6FE::mask;

    /// Output compare 6 preload enable
    /// Position: 11, Width: 1
    using OC6PE = BitField<11, 1>;
    constexpr uint32_t OC6PE_Pos = 11;
    constexpr uint32_t OC6PE_Msk = OC6PE::mask;

    /// Output compare 6 mode
    /// Position: 12, Width: 3
    using OC6M = BitField<12, 3>;
    constexpr uint32_t OC6M_Pos = 12;
    constexpr uint32_t OC6M_Msk = OC6M::mask;

    /// Output compare 6 clear enable
    /// Position: 15, Width: 1
    using OC6CE = BitField<15, 1>;
    constexpr uint32_t OC6CE_Pos = 15;
    constexpr uint32_t OC6CE_Msk = OC6CE::mask;

    /// Output Compare 5 mode bit 3
    /// Position: 16, Width: 1
    using OC5M_bit3 = BitField<16, 1>;
    constexpr uint32_t OC5M_bit3_Pos = 16;
    constexpr uint32_t OC5M_bit3_Msk = OC5M_bit3::mask;

    /// Output Compare 6 mode bit 3
    /// Position: 24, Width: 1
    using OC6M_bit3 = BitField<24, 1>;
    constexpr uint32_t OC6M_bit3_Pos = 24;
    constexpr uint32_t OC6M_bit3_Msk = OC6M_bit3::mask;

}  // namespace ccmr3_output

/// TIM1_CCR5 - capture/compare register 4
namespace tim1_ccr5 {
    /// Capture/Compare 5 value CCR5 is the value to be loaded in the actual capture/compare 5 register (preload value). It is loaded permanently if the preload feature is not selected in the TIMx_CCMR3 register (bit OC5PE). Else the preload value is copied in the active capture/compare 5 register when an update event occurs. The active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on OC5 output.
    /// Position: 0, Width: 16
    /// Access: read-write
    using CCR5 = BitField<0, 16>;
    constexpr uint32_t CCR5_Pos = 0;
    constexpr uint32_t CCR5_Msk = CCR5::mask;

    /// Group Channel 5 and Channel 1 Distortion on Channel 1 output: This bit can either have immediate effect or be preloaded and taken into account after an update event (if preload feature is selected in TIMxCCMR1). Note: it is also possible to apply this distortion on combined PWM signals.
    /// Position: 29, Width: 1
    /// Access: read-write
    using GC5C1 = BitField<29, 1>;
    constexpr uint32_t GC5C1_Pos = 29;
    constexpr uint32_t GC5C1_Msk = GC5C1::mask;
    /// Enumerated values for GC5C1
    namespace gc5c1 {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Group Channel 5 and Channel 2 Distortion on Channel 2 output: This bit can either have immediate effect or be preloaded and taken into account after an update event (if preload feature is selected in TIMxCCMR1). Note: it is also possible to apply this distortion on combined PWM signals.
    /// Position: 30, Width: 1
    /// Access: read-write
    using GC5C2 = BitField<30, 1>;
    constexpr uint32_t GC5C2_Pos = 30;
    constexpr uint32_t GC5C2_Msk = GC5C2::mask;
    /// Enumerated values for GC5C2
    namespace gc5c2 {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Group Channel 5 and Channel 3 Distortion on Channel 3 output: This bit can either have immediate effect or be preloaded and taken into account after an update event (if preload feature is selected in TIMxCCMR2). Note: it is also possible to apply this distortion on combined PWM signals.
    /// Position: 31, Width: 1
    /// Access: read-write
    using GC5C3 = BitField<31, 1>;
    constexpr uint32_t GC5C3_Pos = 31;
    constexpr uint32_t GC5C3_Msk = GC5C3::mask;
    /// Enumerated values for GC5C3
    namespace gc5c3 {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

}  // namespace tim1_ccr5

/// TIM1_CCR6 - capture/compare register 4
namespace tim1_ccr6 {
    /// Capture/Compare value
    /// Position: 0, Width: 16
    using CCR6 = BitField<0, 16>;
    constexpr uint32_t CCR6_Pos = 0;
    constexpr uint32_t CCR6_Msk = CCR6::mask;

}  // namespace tim1_ccr6

/// TIM1_AF1 - DMA address for full transfer
namespace tim1_af1 {
    /// BRK BKIN input enable This bit enables the BKIN alternate function input for the timerâs BRK input. BKIN input is 'ORedâ with the other BRK sources. Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
    /// Position: 0, Width: 1
    /// Access: read-write
    using BKINE = BitField<0, 1>;
    constexpr uint32_t BKINE_Pos = 0;
    constexpr uint32_t BKINE_Msk = BKINE::mask;
    /// Enumerated values for BKINE
    namespace bkine {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// BRK COMP1 enable This bit enables the COMP1 for the timerâs BRK input. COMP1 output is 'ORedâ with the other BRK sources. Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
    /// Position: 1, Width: 1
    /// Access: read-write
    using BKCMP1E = BitField<1, 1>;
    constexpr uint32_t BKCMP1E_Pos = 1;
    constexpr uint32_t BKCMP1E_Msk = BKCMP1E::mask;
    /// Enumerated values for BKCMP1E
    namespace bkcmp1e {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// BRK COMP2 enable This bit enables the COMP2 for the timerâs BRK input. COMP2 output is 'ORedâ with the other BRK sources. Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
    /// Position: 2, Width: 1
    /// Access: read-write
    using BKCMP2E = BitField<2, 1>;
    constexpr uint32_t BKCMP2E_Pos = 2;
    constexpr uint32_t BKCMP2E_Msk = BKCMP2E::mask;
    /// Enumerated values for BKCMP2E
    namespace bkcmp2e {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// BRK BKIN input polarity This bit selects the BKIN alternate function input sensitivity. It must be programmed together with the BKP polarity bit. Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
    /// Position: 9, Width: 1
    /// Access: read-write
    using BKINP = BitField<9, 1>;
    constexpr uint32_t BKINP_Pos = 9;
    constexpr uint32_t BKINP_Msk = BKINP::mask;
    /// Enumerated values for BKINP
    namespace bkinp {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// BRK COMP1 input polarity This bit selects the COMP1 input sensitivity. It must be programmed together with the BKP polarity bit. Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
    /// Position: 10, Width: 1
    /// Access: read-write
    using BKCMP1P = BitField<10, 1>;
    constexpr uint32_t BKCMP1P_Pos = 10;
    constexpr uint32_t BKCMP1P_Msk = BKCMP1P::mask;
    /// Enumerated values for BKCMP1P
    namespace bkcmp1p {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// BRK COMP2 input polarity This bit selects the COMP2 input sensitivity. It must be programmed together with the BKP polarity bit. Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
    /// Position: 11, Width: 1
    /// Access: read-write
    using BKCMP2P = BitField<11, 1>;
    constexpr uint32_t BKCMP2P_Pos = 11;
    constexpr uint32_t BKCMP2P_Msk = BKCMP2P::mask;
    /// Enumerated values for BKCMP2P
    namespace bkcmp2p {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// ETR source selection These bits select the ETR input source. Others: Reserved Note: These bits can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
    /// Position: 14, Width: 4
    /// Access: read-write
    using ETRSEL = BitField<14, 4>;
    constexpr uint32_t ETRSEL_Pos = 14;
    constexpr uint32_t ETRSEL_Msk = ETRSEL::mask;
    /// Enumerated values for ETRSEL
    namespace etrsel {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
        constexpr uint32_t B_0x4 = 4;
        constexpr uint32_t B_0x5 = 5;
    }

}  // namespace tim1_af1

/// TIM1_AF2 - DMA address for full transfer
namespace tim1_af2 {
    /// BRK2 BKIN input enable This bit enables the BKIN2 alternate function input for the timerâs BRK2 input. BKIN2 input is 'ORedâ with the other BRK2 sources. Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
    /// Position: 0, Width: 1
    /// Access: read-write
    using BK2INE = BitField<0, 1>;
    constexpr uint32_t BK2INE_Pos = 0;
    constexpr uint32_t BK2INE_Msk = BK2INE::mask;
    /// Enumerated values for BK2INE
    namespace bk2ine {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// BRK2 COMP1 enable This bit enables the COMP1 for the timerâs BRK2 input. COMP1 output is 'ORedâ with the other BRK2 sources. Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
    /// Position: 1, Width: 1
    /// Access: read-write
    using BK2CMP1E = BitField<1, 1>;
    constexpr uint32_t BK2CMP1E_Pos = 1;
    constexpr uint32_t BK2CMP1E_Msk = BK2CMP1E::mask;
    /// Enumerated values for BK2CMP1E
    namespace bk2cmp1e {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// BRK2 COMP2 enable This bit enables the COMP2 for the timerâs BRK2 input. COMP2 output is 'ORedâ with the other BRK2 sources. Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
    /// Position: 2, Width: 1
    /// Access: read-write
    using BK2CMP2E = BitField<2, 1>;
    constexpr uint32_t BK2CMP2E_Pos = 2;
    constexpr uint32_t BK2CMP2E_Msk = BK2CMP2E::mask;
    /// Enumerated values for BK2CMP2E
    namespace bk2cmp2e {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// BRK2 BKIN2 input polarity This bit selects the BKIN2 alternate function input sensitivity. It must be programmed together with the BK2P polarity bit. Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
    /// Position: 9, Width: 1
    /// Access: read-write
    using BK2INP = BitField<9, 1>;
    constexpr uint32_t BK2INP_Pos = 9;
    constexpr uint32_t BK2INP_Msk = BK2INP::mask;
    /// Enumerated values for BK2INP
    namespace bk2inp {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// BRK2 COMP1 input polarity This bit selects the COMP1 input sensitivity. It must be programmed together with the BK2P polarity bit. Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
    /// Position: 10, Width: 1
    /// Access: read-write
    using BK2CMP1P = BitField<10, 1>;
    constexpr uint32_t BK2CMP1P_Pos = 10;
    constexpr uint32_t BK2CMP1P_Msk = BK2CMP1P::mask;
    /// Enumerated values for BK2CMP1P
    namespace bk2cmp1p {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// BRK2 COMP2 input polarity This bit selects the COMP2 input sensitivity. It must be programmed together with the BK2P polarity bit. Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
    /// Position: 11, Width: 1
    /// Access: read-write
    using BK2CMP2P = BitField<11, 1>;
    constexpr uint32_t BK2CMP2P_Pos = 11;
    constexpr uint32_t BK2CMP2P_Msk = BK2CMP2P::mask;
    /// Enumerated values for BK2CMP2P
    namespace bk2cmp2p {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

}  // namespace tim1_af2

/// TIM1_TISEL - TIM1 timer input selection register
namespace tim1_tisel {
    /// selects TI1[0] to TI1[15] input Others: Reserved
    /// Position: 0, Width: 4
    /// Access: read-write
    using TI1SEL = BitField<0, 4>;
    constexpr uint32_t TI1SEL_Pos = 0;
    constexpr uint32_t TI1SEL_Msk = TI1SEL::mask;
    /// Enumerated values for TI1SEL
    namespace ti1sel {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// selects TI2[0] to TI2[15] input Others: Reserved
    /// Position: 8, Width: 4
    /// Access: read-write
    using TI2SEL = BitField<8, 4>;
    constexpr uint32_t TI2SEL_Pos = 8;
    constexpr uint32_t TI2SEL_Msk = TI2SEL::mask;
    /// Enumerated values for TI2SEL
    namespace ti2sel {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// selects TI3[0] to TI3[15] input Others: Reserved
    /// Position: 16, Width: 4
    /// Access: read-write
    using TI3SEL = BitField<16, 4>;
    constexpr uint32_t TI3SEL_Pos = 16;
    constexpr uint32_t TI3SEL_Msk = TI3SEL::mask;
    /// Enumerated values for TI3SEL
    namespace ti3sel {
        constexpr uint32_t B_0x0 = 0;
    }

    /// selects TI4[0] to TI4[15] input Others: Reserved
    /// Position: 24, Width: 4
    /// Access: read-write
    using TI4SEL = BitField<24, 4>;
    constexpr uint32_t TI4SEL_Pos = 24;
    constexpr uint32_t TI4SEL_Msk = TI4SEL::mask;
    /// Enumerated values for TI4SEL
    namespace ti4sel {
        constexpr uint32_t B_0x0 = 0;
    }

}  // namespace tim1_tisel

}  // namespace alloy::hal::st::stm32g0::tim1
