#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Sep 26 18:25:01 2023
# Process ID: 9032
# Current directory: D:/Projects/single_cycle_cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23448 D:\Projects\single_cycle_cpu\single_cycle_cpu.xpr
# Log file: D:/Projects/single_cycle_cpu/vivado.log
# Journal file: D:/Projects/single_cycle_cpu\vivado.jou
# Running On: vikkylaptop, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 10, Host memory: 25464 MB
#-----------------------------------------------------------
start_gui
open_project D:/Projects/single_cycle_cpu/single_cycle_cpu.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Projects/single_cycle_cpu/single_cycle_cpu.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1460.641 ; gain = 386.348
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/mux_32bit.v] -no_script -reset -force -quiet
remove_files  D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/mux_32bit.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: sccpu
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-11241] undeclared symbol 'CIN', assumed default net type 'wire' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu.v:76]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2343.246 ; gain = 398.090
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sccpu' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/sccpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'sign_extend' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/sign_extend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sign_extend' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/sign_extend.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_control' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu_control.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu_control.v:31]
INFO: [Synth 8-6155] done synthesizing module 'alu_control' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu.v:61]
INFO: [Synth 8-6157] synthesizing module 'alu_one_bit' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_one_bit' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu.v:23]
ERROR: [Synth 8-373] invalid index for scalar 'COUT' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu.v:89]
ERROR: [Synth 8-196] conditional expression could not be resolved to a constant [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu.v:88]
ERROR: [Synth 8-6156] failed synthesizing module 'alu' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu.v:61]
ERROR: [Synth 8-6156] failed synthesizing module 'sccpu' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/sccpu.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2439.699 ; gain = 494.543
---------------------------------------------------------------------------------
RTL Elaboration failed
17 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: sccpu
INFO: [Synth 8-11241] undeclared symbol 'CIN', assumed default net type 'wire' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu.v:76]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2470.184 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sccpu' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/sccpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'sign_extend' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/sign_extend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sign_extend' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/sign_extend.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_control' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu_control.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu_control.v:31]
INFO: [Synth 8-6155] done synthesizing module 'alu_control' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu.v:61]
INFO: [Synth 8-6157] synthesizing module 'alu_one_bit' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_one_bit' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu.v:61]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:23]
ERROR: [Synth 8-91] ambiguous clock in event control [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:35]
ERROR: [Synth 8-6156] failed synthesizing module 'data_memory' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'sccpu' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/sccpu.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2470.184 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
18 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: sccpu
INFO: [Synth 8-11241] undeclared symbol 'CIN', assumed default net type 'wire' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu.v:76]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2470.184 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sccpu' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/sccpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'sign_extend' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/sign_extend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sign_extend' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/sign_extend.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_control' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu_control.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu_control.v:31]
INFO: [Synth 8-6155] done synthesizing module 'alu_control' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu.v:61]
INFO: [Synth 8-6157] synthesizing module 'alu_one_bit' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_one_bit' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu.v:61]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'shift_left2_beq' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/shift_left2_beq.v:23]
INFO: [Synth 8-6155] done synthesizing module 'shift_left2_beq' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/shift_left2_beq.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_add' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu_add.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_add' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu_add.v:23]
INFO: [Synth 8-6157] synthesizing module 'shift_left2_j' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/shift_left2_j.v:23]
INFO: [Synth 8-6155] done synthesizing module 'shift_left2_j' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/shift_left2_j.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sccpu' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/sccpu.v:23]
WARNING: [Synth 8-7129] Port inputaddress[31] in module shift_left2_beq is either unconnected or has no load
WARNING: [Synth 8-7129] Port inputaddress[30] in module shift_left2_beq is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[31] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[30] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[29] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[28] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[27] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[26] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[25] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[24] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[23] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[22] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[21] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[20] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[19] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[18] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[17] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[16] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[15] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[14] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[13] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[12] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[11] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[10] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[9] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[8] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[7] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[6] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[31] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[30] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[29] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[28] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[27] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[26] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[25] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[24] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[23] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[22] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[21] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[20] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[19] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[18] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[17] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[16] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[15] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[14] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[13] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[12] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[11] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[10] in module instruction_memory is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2492.688 ; gain = 22.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2522.910 ; gain = 52.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2522.910 ; gain = 52.727
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.402 . Memory (MB): peak = 2522.910 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2633.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2707.625 ; gain = 237.441
30 Infos, 51 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2707.625 ; gain = 237.441
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: sccpu
INFO: [Synth 8-11241] undeclared symbol 'CIN', assumed default net type 'wire' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu.v:76]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2793.191 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sccpu' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/sccpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'sign_extend' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/sign_extend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sign_extend' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/sign_extend.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_control' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu_control.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu_control.v:31]
INFO: [Synth 8-6155] done synthesizing module 'alu_control' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu.v:61]
INFO: [Synth 8-6157] synthesizing module 'alu_one_bit' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_one_bit' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu.v:61]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'shift_left2_beq' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/shift_left2_beq.v:23]
INFO: [Synth 8-6155] done synthesizing module 'shift_left2_beq' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/shift_left2_beq.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_add' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu_add.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_add' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu_add.v:23]
INFO: [Synth 8-6157] synthesizing module 'shift_left2_j' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/shift_left2_j.v:23]
INFO: [Synth 8-6155] done synthesizing module 'shift_left2_j' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/shift_left2_j.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sccpu' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/sccpu.v:23]
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
WARNING: [Synth 8-3848] Net instructionmemory in module/entity instruction_memory does not have driver. [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:29]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port inputaddress[31] in module shift_left2_beq is either unconnected or has no load
WARNING: [Synth 8-7129] Port inputaddress[30] in module shift_left2_beq is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[31] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[30] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[29] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[28] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[27] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[26] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[25] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[24] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[23] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[22] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[21] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[20] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[19] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[18] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[17] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[16] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[15] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[14] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[13] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[12] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[11] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[10] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[9] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[8] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[7] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[6] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[31] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[30] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[29] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[28] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[27] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[26] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[25] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[24] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[23] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[22] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[21] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[20] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[19] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[18] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[17] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[16] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[15] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[14] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[13] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[12] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[11] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[10] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module instruction_memory is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2793.191 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2793.191 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2793.191 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 2793.191 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2793.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2793.191 ; gain = 0.000
31 Infos, 154 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2793.191 ; gain = 0.000
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: sccpu
INFO: [Synth 8-11241] undeclared symbol 'CIN', assumed default net type 'wire' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu.v:76]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2793.191 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sccpu' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/sccpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'sign_extend' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/sign_extend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sign_extend' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/sign_extend.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_control' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu_control.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu_control.v:31]
INFO: [Synth 8-6155] done synthesizing module 'alu_control' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu.v:61]
INFO: [Synth 8-6157] synthesizing module 'alu_one_bit' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_one_bit' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu.v:61]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'shift_left2_beq' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/shift_left2_beq.v:23]
INFO: [Synth 8-6155] done synthesizing module 'shift_left2_beq' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/shift_left2_beq.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_add' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu_add.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_add' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu_add.v:23]
INFO: [Synth 8-6157] synthesizing module 'shift_left2_j' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/shift_left2_j.v:23]
INFO: [Synth 8-6155] done synthesizing module 'shift_left2_j' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/shift_left2_j.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sccpu' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/sccpu.v:23]
WARNING: [Synth 8-7129] Port inputaddress[31] in module shift_left2_beq is either unconnected or has no load
WARNING: [Synth 8-7129] Port inputaddress[30] in module shift_left2_beq is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[31] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[30] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[29] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[28] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[27] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[26] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[25] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[24] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[23] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[22] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[21] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[20] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[19] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[18] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[17] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[16] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[15] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[14] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[13] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[12] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[11] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[10] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[9] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[8] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[7] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[6] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module instruction_memory is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2793.191 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2793.191 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2793.191 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2793.191 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2793.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2793.191 ; gain = 0.000
30 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2793.191 ; gain = 0.000
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 27 09:42:26 2023...
