INFO: [VRFC 10-163] Analyzing VHDL file "D:/university/vhdl/vhdl/lab1/lab1.srcs/sources_1/new/main_mod.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_mod
INFO: [VRFC 10-163] Analyzing VHDL file "D:/university/vhdl/vhdl/lab1/lab1.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main
INFO: [VRFC 10-163] Analyzing VHDL file "D:/university/vhdl/vhdl/lab1/lab1.srcs/sim_1/new/main_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_tb
