

================================================================
== Vitis HLS Report for 'Block_entry_proc_25'
================================================================
* Date:           Sat Sep  6 21:19:57 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        ocnn6_net
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.247 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- INIT_FIRST_STREAM     |        ?|        ?|         5|          3|          1|        ?|       yes|
        |- INIT_PIPELINE_STREAM  |        0|     1545|        13|          3|          1|  0 ~ 512|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5
  * Pipeline-1: initiation interval (II) = 3, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 2
  Pipeline-0 : II = 3, D = 5, States = { 10 11 12 13 14 }
  Pipeline-1 : II = 3, D = 13, States = { 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 15 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 10 
15 --> 16 
16 --> 29 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 16 
29 --> 30 
30 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%initial_voxel_morton_addr = alloca i32 1" [ocnn6_net.cpp:176->ocnn6_net.cpp:174->ocnn6_net.cpp:170->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 31 'alloca' 'initial_voxel_morton_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] ( I:1.19ns O:1.19ns )   --->   "%pruned_voxel_count_0_reload_loc_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %pruned_voxel_count_0_reload_loc"   --->   Operation 32 'read' 'pruned_voxel_count_0_reload_loc_read' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%layer_streams_0_i_i_i = alloca i64 1"   --->   Operation 33 'alloca' 'layer_streams_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%initial_stream_i = alloca i64 1"   --->   Operation 34 'alloca' 'initial_stream_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1085> <Depth = 1024> <FIFO>
ST_1 : Operation 35 [1/1] ( I:1.20ns O:1.20ns )   --->   "%p_loc_read = read i34 @_ssdm_op_Read.ap_fifo.i34P0A, i34 %p_loc"   --->   Operation 35 'read' 'p_loc_read' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 34> <Depth = 1024> <FIFO>
ST_1 : Operation 36 [1/1] ( I:1.19ns O:1.19ns )   --->   "%wide_trip_count_loc_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %wide_trip_count_loc"   --->   Operation 36 'read' 'wide_trip_count_loc_read' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%empty = trunc i32 %pruned_voxel_count_0_reload_loc_read"   --->   Operation 37 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln176 = store i32 0, i32 %initial_voxel_morton_addr" [ocnn6_net.cpp:176->ocnn6_net.cpp:174->ocnn6_net.cpp:170->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 38 'store' 'store_ln176' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%pruned_feature_dram_read_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %pruned_feature_dram_read"   --->   Operation 39 'read' 'pruned_feature_dram_read_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_reload_cast_i = zext i34 %p_loc_read"   --->   Operation 40 'zext' 'p_reload_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %pruned_feature_dram_read_read, i32 2, i32 63" [ocnn6_net.cpp:174->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 41 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln174 = sext i62 %trunc_ln" [ocnn6_net.cpp:174->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 42 'sext' 'sext_ln174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%gmem_read_addr = getelementptr i32 %gmem_read, i64 %sext_ln174" [ocnn6_net.cpp:174->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 43 'getelementptr' 'gmem_read_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [8/8] (2.43ns)   --->   "%empty_8310 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_read_addr, i64 %p_reload_cast_i" [ocnn6_net.cpp:174->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 44 'readreq' 'empty_8310' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 45 [7/8] (2.43ns)   --->   "%empty_8310 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_read_addr, i64 %p_reload_cast_i" [ocnn6_net.cpp:174->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 45 'readreq' 'empty_8310' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 46 [6/8] (2.43ns)   --->   "%empty_8310 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_read_addr, i64 %p_reload_cast_i" [ocnn6_net.cpp:174->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 46 'readreq' 'empty_8310' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 47 [5/8] (2.43ns)   --->   "%empty_8310 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_read_addr, i64 %p_reload_cast_i" [ocnn6_net.cpp:174->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 47 'readreq' 'empty_8310' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 48 [4/8] (2.43ns)   --->   "%empty_8310 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_read_addr, i64 %p_reload_cast_i" [ocnn6_net.cpp:174->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 48 'readreq' 'empty_8310' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 49 [3/8] (2.43ns)   --->   "%empty_8310 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_read_addr, i64 %p_reload_cast_i" [ocnn6_net.cpp:174->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 49 'readreq' 'empty_8310' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 50 [2/8] (2.43ns)   --->   "%empty_8310 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_read_addr, i64 %p_reload_cast_i" [ocnn6_net.cpp:174->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 50 'readreq' 'empty_8310' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wide_trip_count_loc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %p_loc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %current_morton_list, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pruned_voxel_count_0_reload_loc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%fc2_bias_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %fc2_bias"   --->   Operation 55 'read' 'fc2_bias_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%fc1_bias_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %fc1_bias"   --->   Operation 56 'read' 'fc1_bias_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%conv6_bias_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv6_bias"   --->   Operation 57 'read' 'conv6_bias_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%conv5_bias_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv5_bias"   --->   Operation 58 'read' 'conv5_bias_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%conv4_bias_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv4_bias"   --->   Operation 59 'read' 'conv4_bias_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%conv3_bias_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv3_bias"   --->   Operation 60 'read' 'conv3_bias_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%conv2_bias_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_bias"   --->   Operation 61 'read' 'conv2_bias_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%conv1_bias_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_bias"   --->   Operation 62 'read' 'conv1_bias_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%fc2_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %fc2_weights"   --->   Operation 63 'read' 'fc2_weights_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%fc1_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %fc1_weights"   --->   Operation 64 'read' 'fc1_weights_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%conv6_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv6_weights"   --->   Operation 65 'read' 'conv6_weights_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%conv5_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv5_weights"   --->   Operation 66 'read' 'conv5_weights_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%conv4_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv4_weights"   --->   Operation 67 'read' 'conv4_weights_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%conv3_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv3_weights"   --->   Operation 68 'read' 'conv3_weights_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%conv2_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_weights"   --->   Operation 69 'read' 'conv2_weights_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%conv1_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_weights"   --->   Operation 70 'read' 'conv1_weights_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1085 %layer_pipeline_streams_8, void @empty_29, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_read, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 262144, void @empty_15, void @empty, void @empty_57, i32 16, i32 16, i32 256, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_bias8, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 40, void @empty_30, void @empty, void @empty_57, i32 16, i32 16, i32 32, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_bias7, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 128, void @empty_54, void @empty, void @empty_57, i32 16, i32 16, i32 128, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_bias6, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 512, void @empty_39, void @empty, void @empty_57, i32 16, i32 16, i32 256, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_bias5, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 256, void @empty_59, void @empty, void @empty_57, i32 16, i32 16, i32 256, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_bias4, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 128, void @empty_7, void @empty, void @empty_57, i32 16, i32 16, i32 128, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_bias3, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 64, void @empty_6, void @empty, void @empty_57, i32 16, i32 16, i32 64, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_bias2, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 32, void @empty_5, void @empty, void @empty_57, i32 16, i32 16, i32 32, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_bias1, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 16, void @empty_40, void @empty, void @empty_57, i32 16, i32 16, i32 16, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_weights8, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 5120, void @empty_25, void @empty, void @empty_57, i32 16, i32 16, i32 256, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_weights7, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 65536, void @empty_49, void @empty, void @empty_57, i32 16, i32 16, i32 256, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_weights6, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 3538944, void @empty_44, void @empty, void @empty_57, i32 16, i32 16, i32 256, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_weights5, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 884736, void @empty_47, void @empty, void @empty_57, i32 16, i32 16, i32 256, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_weights4, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 221184, void @empty_46, void @empty, void @empty_57, i32 16, i32 16, i32 256, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_weights3, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 55296, void @empty_45, void @empty, void @empty_57, i32 16, i32 16, i32 256, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_weights2, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 13824, void @empty_36, void @empty, void @empty_57, i32 16, i32 16, i32 256, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_weights1, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 1296, void @empty_43, void @empty, void @empty_57, i32 16, i32 16, i32 256, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%empty_8309 = specchannel i32 @_ssdm_op_SpecChannel, void @initial_stream_str, i32 1, void @p_str, void @p_str, i32 1024, i32 1024, i1085 %initial_stream_i, i1085 %initial_stream_i"   --->   Operation 89 'specchannel' 'empty_8309' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1085 %initial_stream_i, void @empty_29, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/8] (2.43ns)   --->   "%empty_8310 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_read_addr, i64 %p_reload_cast_i" [ocnn6_net.cpp:174->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 91 'readreq' 'empty_8310' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1085 %layer_streams_0_i_i_i, void @empty_29, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln174 = br void %for.cond7.i.i.i.i" [ocnn6_net.cpp:174->ocnn6_net.cpp:174->ocnn6_net.cpp:170->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 93 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.26>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%v_8 = load i32 %initial_voxel_morton_addr" [ocnn6_net.cpp:174->ocnn6_net.cpp:174->ocnn6_net.cpp:170->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 94 'load' 'v_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.88ns)   --->   "%icmp_ln174 = icmp_eq  i32 %v_8, i32 %wide_trip_count_loc_read" [ocnn6_net.cpp:174->ocnn6_net.cpp:174->ocnn6_net.cpp:170->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 95 'icmp' 'icmp_ln174' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [1/1] (0.88ns)   --->   "%add_ln174 = add i32 %v_8, i32 1" [ocnn6_net.cpp:174->ocnn6_net.cpp:174->ocnn6_net.cpp:170->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 96 'add' 'add_ln174' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %icmp_ln174, void %VITIS_LOOP_179_3.i.i.i.i, void %Loop_INIT_FIRST_STREAM_proc.1.exit.i.i" [ocnn6_net.cpp:174->ocnn6_net.cpp:174->ocnn6_net.cpp:170->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 97 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.38ns)   --->   "%store_ln176 = store i32 %add_ln174, i32 %initial_voxel_morton_addr" [ocnn6_net.cpp:176->ocnn6_net.cpp:174->ocnn6_net.cpp:170->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 98 'store' 'store_ln176' <Predicate = (!icmp_ln174)> <Delay = 0.38>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 99 [1/1] (2.43ns)   --->   "%initial_voxel_features = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_read_addr" [ocnn6_net.cpp:182->ocnn6_net.cpp:174->ocnn6_net.cpp:170->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 99 'read' 'initial_voxel_features' <Predicate = (!icmp_ln174)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.43>
ST_12 : Operation 100 [1/1] (2.43ns)   --->   "%initial_voxel_features_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_read_addr" [ocnn6_net.cpp:182->ocnn6_net.cpp:174->ocnn6_net.cpp:170->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 100 'read' 'initial_voxel_features_1' <Predicate = (!icmp_ln174)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.43>
ST_13 : Operation 101 [1/1] (2.43ns)   --->   "%gmem_read_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_read_addr" [ocnn6_net.cpp:182->ocnn6_net.cpp:174->ocnn6_net.cpp:170->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 101 'read' 'gmem_read_addr_read_2' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 1.21>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%specpipeline_ln175 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_57" [ocnn6_net.cpp:175->ocnn6_net.cpp:174->ocnn6_net.cpp:170->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 102 'specpipeline' 'specpipeline_ln175' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%specloopname_ln174 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [ocnn6_net.cpp:174->ocnn6_net.cpp:174->ocnn6_net.cpp:170->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 103 'specloopname' 'specloopname_ln174' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%or_ln196_1 = bitconcatenate i1057 @_ssdm_op_BitConcatenate.i1057.i32.i928.i32.i32.i32.i1, i32 %v_8, i928 0, i32 %gmem_read_addr_read_2, i32 %initial_voxel_features_1, i32 %initial_voxel_features, i1 1" [ocnn6_net.cpp:196->ocnn6_net.cpp:174->ocnn6_net.cpp:170->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 104 'bitconcatenate' 'or_ln196_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln196 = zext i1057 %or_ln196_1" [ocnn6_net.cpp:196->ocnn6_net.cpp:174->ocnn6_net.cpp:170->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 105 'zext' 'zext_ln196' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 106 [1/1] ( I:1.21ns O:1.21ns )   --->   "%write_ln196 = write void @_ssdm_op_Write.ap_fifo.volatile.i1085P0A, i1085 %layer_streams_0_i_i_i, i1085 %zext_ln196" [ocnn6_net.cpp:196->ocnn6_net.cpp:174->ocnn6_net.cpp:170->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 106 'write' 'write_ln196' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln174 = br void %for.cond7.i.i.i.i" [ocnn6_net.cpp:174->ocnn6_net.cpp:174->ocnn6_net.cpp:170->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 107 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>

State 15 <SV = 10> <Delay = 1.12>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "%v = alloca i32 1" [ocnn6_net.cpp:226->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 108 'alloca' 'v' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 109 [1/1] (0.00ns)   --->   "%tmp = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %pruned_voxel_count_0_reload_loc_read, i32 9, i32 31"   --->   Operation 109 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 110 [1/1] (0.82ns)   --->   "%icmp = icmp_eq  i23 %tmp, i23 0"   --->   Operation 110 'icmp' 'icmp' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 111 [1/1] (0.30ns)   --->   "%select_ln226 = select i1 %icmp, i10 %empty, i10 512" [ocnn6_net.cpp:226->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 111 'select' 'select_ln226' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 112 [1/1] (0.38ns)   --->   "%store_ln226 = store i10 0, i10 %v" [ocnn6_net.cpp:226->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 112 'store' 'store_ln226' <Predicate = true> <Delay = 0.38>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln226 = br void %for.cond67.i.i.i" [ocnn6_net.cpp:226->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 113 'br' 'br_ln226' <Predicate = true> <Delay = 0.00>

State 16 <SV = 11> <Delay = 1.88>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "%v_6 = load i10 %v" [ocnn6_net.cpp:226->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 114 'load' 'v_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 115 [1/1] (0.72ns)   --->   "%icmp_ln226 = icmp_eq  i10 %v_6, i10 %select_ln226" [ocnn6_net.cpp:226->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 115 'icmp' 'icmp_ln226' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 116 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 512, i64 0"   --->   Operation 116 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 117 [1/1] (0.72ns)   --->   "%v_7 = add i10 %v_6, i10 1" [ocnn6_net.cpp:226->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 117 'add' 'v_7' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln226 = br i1 %icmp_ln226, void %VITIS_LOOP_232_6.i.i.i, void %Block_entry_proc.25.exit" [ocnn6_net.cpp:226->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 118 'br' 'br_ln226' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln226 = zext i10 %v_6" [ocnn6_net.cpp:226->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 119 'zext' 'zext_ln226' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_16 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln226 = trunc i10 %v_6" [ocnn6_net.cpp:226->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 120 'trunc' 'trunc_ln226' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %trunc_ln226, i2 0" [ocnn6_net.cpp:226->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 121 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_16 : Operation 122 [1/1] (0.73ns)   --->   "%sub_ln226 = sub i11 %p_shl, i11 %zext_ln226" [ocnn6_net.cpp:226->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 122 'sub' 'sub_ln226' <Predicate = (!icmp_ln226)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %sub_ln226, i2 0" [ocnn6_net.cpp:226->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 123 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_16 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln226_1 = zext i13 %shl_ln" [ocnn6_net.cpp:226->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 124 'zext' 'zext_ln226_1' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_16 : Operation 125 [1/1] (1.14ns)   --->   "%add_ln226 = add i64 %zext_ln226_1, i64 %pruned_feature_dram_read_read" [ocnn6_net.cpp:226->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 125 'add' 'add_ln226' <Predicate = (!icmp_ln226)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln226, i32 2, i32 63" [ocnn6_net.cpp:234->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 126 'partselect' 'trunc_ln9' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln234 = sext i62 %trunc_ln9" [ocnn6_net.cpp:234->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 127 'sext' 'sext_ln234' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%gmem_read_addr_1 = getelementptr i32 %gmem_read, i64 %sext_ln234" [ocnn6_net.cpp:234->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 128 'getelementptr' 'gmem_read_addr_1' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (0.38ns)   --->   "%store_ln226 = store i10 %v_7, i10 %v" [ocnn6_net.cpp:226->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 129 'store' 'store_ln226' <Predicate = (!icmp_ln226)> <Delay = 0.38>

State 17 <SV = 12> <Delay = 2.43>
ST_17 : Operation 130 [8/8] (2.43ns)   --->   "%empty_8311 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_read_addr_1, i64 3" [ocnn6_net.cpp:234->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 130 'readreq' 'empty_8311' <Predicate = (!icmp_ln226)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 13> <Delay = 2.43>
ST_18 : Operation 131 [7/8] (2.43ns)   --->   "%empty_8311 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_read_addr_1, i64 3" [ocnn6_net.cpp:234->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 131 'readreq' 'empty_8311' <Predicate = (!icmp_ln226)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 14> <Delay = 2.43>
ST_19 : Operation 132 [6/8] (2.43ns)   --->   "%empty_8311 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_read_addr_1, i64 3" [ocnn6_net.cpp:234->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 132 'readreq' 'empty_8311' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 15> <Delay = 2.43>
ST_20 : Operation 133 [5/8] (2.43ns)   --->   "%empty_8311 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_read_addr_1, i64 3" [ocnn6_net.cpp:234->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 133 'readreq' 'empty_8311' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 16> <Delay = 2.43>
ST_21 : Operation 134 [4/8] (2.43ns)   --->   "%empty_8311 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_read_addr_1, i64 3" [ocnn6_net.cpp:234->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 134 'readreq' 'empty_8311' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 17> <Delay = 2.43>
ST_22 : Operation 135 [3/8] (2.43ns)   --->   "%empty_8311 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_read_addr_1, i64 3" [ocnn6_net.cpp:234->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 135 'readreq' 'empty_8311' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 18> <Delay = 2.43>
ST_23 : Operation 136 [2/8] (2.43ns)   --->   "%empty_8311 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_read_addr_1, i64 3" [ocnn6_net.cpp:234->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 136 'readreq' 'empty_8311' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 19> <Delay = 2.43>
ST_24 : Operation 137 [1/8] (2.43ns)   --->   "%empty_8311 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_read_addr_1, i64 3" [ocnn6_net.cpp:234->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 137 'readreq' 'empty_8311' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 20> <Delay = 2.43>
ST_25 : Operation 138 [1/1] (2.43ns)   --->   "%initial_voxel_features_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_read_addr_1" [ocnn6_net.cpp:234->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 138 'read' 'initial_voxel_features_2' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 139 [1/1] ( I:1.21ns O:1.21ns )   --->   "%initial_voxel_morton_addr_3 = read i9 @_ssdm_op_Read.ap_fifo.volatile.i9P0A, i9 %current_morton_list" [ocnn6_net.cpp:241->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 139 'read' 'initial_voxel_morton_addr_3' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 1024> <FIFO>

State 26 <SV = 21> <Delay = 2.43>
ST_26 : Operation 140 [1/1] (2.43ns)   --->   "%initial_voxel_features_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_read_addr_1" [ocnn6_net.cpp:234->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 140 'read' 'initial_voxel_features_3' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 22> <Delay = 2.43>
ST_27 : Operation 141 [1/1] (2.43ns)   --->   "%gmem_read_addr_1_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_read_addr_1" [ocnn6_net.cpp:234->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 141 'read' 'gmem_read_addr_1_read_2' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 23> <Delay = 1.21>
ST_28 : Operation 142 [1/1] (0.00ns)   --->   "%specpipeline_ln228 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_57" [ocnn6_net.cpp:228->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 142 'specpipeline' 'specpipeline_ln228' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 143 [1/1] (0.00ns)   --->   "%specloopname_ln226 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [ocnn6_net.cpp:226->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 143 'specloopname' 'specloopname_ln226' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 144 [1/1] (0.00ns)   --->   "%or_ln243_1 = bitconcatenate i1034 @_ssdm_op_BitConcatenate.i1034.i9.i928.i32.i32.i32.i1, i9 %initial_voxel_morton_addr_3, i928 0, i32 %gmem_read_addr_1_read_2, i32 %initial_voxel_features_3, i32 %initial_voxel_features_2, i1 1" [ocnn6_net.cpp:243->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 144 'bitconcatenate' 'or_ln243_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln243 = zext i1034 %or_ln243_1" [ocnn6_net.cpp:243->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 145 'zext' 'zext_ln243' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 146 [1/1] ( I:1.21ns O:1.21ns )   --->   "%write_ln243 = write void @_ssdm_op_Write.ap_fifo.volatile.i1085P0A, i1085 %initial_stream_i, i1085 %zext_ln243" [ocnn6_net.cpp:243->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 146 'write' 'write_ln243' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1085> <Depth = 1024> <FIFO>
ST_28 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln226 = br void %for.cond67.i.i.i" [ocnn6_net.cpp:226->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 147 'br' 'br_ln226' <Predicate = true> <Delay = 0.00>

State 29 <SV = 12> <Delay = 2.43>
ST_29 : Operation 148 [2/2] (2.43ns)   --->   "%call_ln247 = call void @ocnn6_assembly_line_8_layers, i1085 %initial_stream_i, i1085 %layer_pipeline_streams_8, i32 %gmem_weights1, i64 %conv1_weights_read, i32 %gmem_weights2, i64 %conv2_weights_read, i32 %gmem_weights3, i64 %conv3_weights_read, i32 %gmem_weights4, i64 %conv4_weights_read, i32 %gmem_weights5, i64 %conv5_weights_read, i32 %gmem_weights6, i64 %conv6_weights_read, i32 %gmem_weights7, i64 %fc1_weights_read, i32 %gmem_weights8, i64 %fc2_weights_read, i32 %gmem_bias1, i64 %conv1_bias_read, i32 %gmem_bias2, i64 %conv2_bias_read, i32 %gmem_bias3, i64 %conv3_bias_read, i32 %gmem_bias4, i64 %conv4_bias_read, i32 %gmem_bias5, i64 %conv5_bias_read, i32 %gmem_bias6, i64 %conv6_bias_read, i32 %gmem_bias7, i64 %fc1_bias_read, i32 %gmem_bias8, i64 %fc2_bias_read, i1 %engine_initialized, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a" [ocnn6_net.cpp:247->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 148 'call' 'call_ln247' <Predicate = true> <Delay = 2.43> <CoreType = "Generic">   --->   Generic Core

State 30 <SV = 13> <Delay = 0.00>
ST_30 : Operation 149 [1/2] (0.00ns)   --->   "%call_ln247 = call void @ocnn6_assembly_line_8_layers, i1085 %initial_stream_i, i1085 %layer_pipeline_streams_8, i32 %gmem_weights1, i64 %conv1_weights_read, i32 %gmem_weights2, i64 %conv2_weights_read, i32 %gmem_weights3, i64 %conv3_weights_read, i32 %gmem_weights4, i64 %conv4_weights_read, i32 %gmem_weights5, i64 %conv5_weights_read, i32 %gmem_weights6, i64 %conv6_weights_read, i32 %gmem_weights7, i64 %fc1_weights_read, i32 %gmem_weights8, i64 %fc2_weights_read, i32 %gmem_bias1, i64 %conv1_bias_read, i32 %gmem_bias2, i64 %conv2_bias_read, i32 %gmem_bias3, i64 %conv3_bias_read, i32 %gmem_bias4, i64 %conv4_bias_read, i32 %gmem_bias5, i64 %conv5_bias_read, i32 %gmem_bias6, i64 %conv6_bias_read, i32 %gmem_bias7, i64 %fc1_bias_read, i32 %gmem_bias8, i64 %fc2_bias_read, i1 %engine_initialized, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a" [ocnn6_net.cpp:247->ocnn6_net.cpp:174->ocnn6_net.cpp:222]   --->   Operation 149 'call' 'call_ln247' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_30 : Operation 150 [1/1] (0.00ns)   --->   "%ret_ln222 = ret" [ocnn6_net.cpp:222]   --->   Operation 150 'ret' 'ret_ln222' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.330ns, clock uncertainty: 0.899ns.

 <State 1>: 1.207ns
The critical path consists of the following:
	fifo read operation ('p_loc_read') on port 'p_loc' [162]  (1.207 ns)

 <State 2>: 2.431ns
The critical path consists of the following:
	wire read operation ('pruned_feature_dram_read_read') on port 'pruned_feature_dram_read' [158]  (0.000 ns)
	'getelementptr' operation 32 bit ('gmem_read_addr', ocnn6_net.cpp:174->ocnn6_net.cpp:174->ocnn6_net.cpp:222) [188]  (0.000 ns)
	bus request operation ('empty_8310', ocnn6_net.cpp:174->ocnn6_net.cpp:174->ocnn6_net.cpp:222) on port 'gmem_read' (ocnn6_net.cpp:174->ocnn6_net.cpp:174->ocnn6_net.cpp:222) [189]  (2.431 ns)

 <State 3>: 2.431ns
The critical path consists of the following:
	bus request operation ('empty_8310', ocnn6_net.cpp:174->ocnn6_net.cpp:174->ocnn6_net.cpp:222) on port 'gmem_read' (ocnn6_net.cpp:174->ocnn6_net.cpp:174->ocnn6_net.cpp:222) [189]  (2.431 ns)

 <State 4>: 2.431ns
The critical path consists of the following:
	bus request operation ('empty_8310', ocnn6_net.cpp:174->ocnn6_net.cpp:174->ocnn6_net.cpp:222) on port 'gmem_read' (ocnn6_net.cpp:174->ocnn6_net.cpp:174->ocnn6_net.cpp:222) [189]  (2.431 ns)

 <State 5>: 2.431ns
The critical path consists of the following:
	bus request operation ('empty_8310', ocnn6_net.cpp:174->ocnn6_net.cpp:174->ocnn6_net.cpp:222) on port 'gmem_read' (ocnn6_net.cpp:174->ocnn6_net.cpp:174->ocnn6_net.cpp:222) [189]  (2.431 ns)

 <State 6>: 2.431ns
The critical path consists of the following:
	bus request operation ('empty_8310', ocnn6_net.cpp:174->ocnn6_net.cpp:174->ocnn6_net.cpp:222) on port 'gmem_read' (ocnn6_net.cpp:174->ocnn6_net.cpp:174->ocnn6_net.cpp:222) [189]  (2.431 ns)

 <State 7>: 2.431ns
The critical path consists of the following:
	bus request operation ('empty_8310', ocnn6_net.cpp:174->ocnn6_net.cpp:174->ocnn6_net.cpp:222) on port 'gmem_read' (ocnn6_net.cpp:174->ocnn6_net.cpp:174->ocnn6_net.cpp:222) [189]  (2.431 ns)

 <State 8>: 2.431ns
The critical path consists of the following:
	bus request operation ('empty_8310', ocnn6_net.cpp:174->ocnn6_net.cpp:174->ocnn6_net.cpp:222) on port 'gmem_read' (ocnn6_net.cpp:174->ocnn6_net.cpp:174->ocnn6_net.cpp:222) [189]  (2.431 ns)

 <State 9>: 2.431ns
The critical path consists of the following:
	bus request operation ('empty_8310', ocnn6_net.cpp:174->ocnn6_net.cpp:174->ocnn6_net.cpp:222) on port 'gmem_read' (ocnn6_net.cpp:174->ocnn6_net.cpp:174->ocnn6_net.cpp:222) [189]  (2.431 ns)

 <State 10>: 1.267ns
The critical path consists of the following:
	'load' operation 32 bit ('v', ocnn6_net.cpp:174->ocnn6_net.cpp:174->ocnn6_net.cpp:170->ocnn6_net.cpp:174->ocnn6_net.cpp:222) on local variable 'initial_voxel.morton_addr', ocnn6_net.cpp:176->ocnn6_net.cpp:174->ocnn6_net.cpp:170->ocnn6_net.cpp:174->ocnn6_net.cpp:222 [194]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln174', ocnn6_net.cpp:174->ocnn6_net.cpp:174->ocnn6_net.cpp:170->ocnn6_net.cpp:174->ocnn6_net.cpp:222) [195]  (0.880 ns)
	'store' operation 0 bit ('store_ln176', ocnn6_net.cpp:176->ocnn6_net.cpp:174->ocnn6_net.cpp:170->ocnn6_net.cpp:174->ocnn6_net.cpp:222) of variable 'add_ln174', ocnn6_net.cpp:174->ocnn6_net.cpp:174->ocnn6_net.cpp:170->ocnn6_net.cpp:174->ocnn6_net.cpp:222 on local variable 'initial_voxel.morton_addr', ocnn6_net.cpp:176->ocnn6_net.cpp:174->ocnn6_net.cpp:170->ocnn6_net.cpp:174->ocnn6_net.cpp:222 [207]  (0.387 ns)

 <State 11>: 2.431ns
The critical path consists of the following:
	bus read operation ('initial_voxel.features', ocnn6_net.cpp:182->ocnn6_net.cpp:174->ocnn6_net.cpp:170->ocnn6_net.cpp:174->ocnn6_net.cpp:222) on port 'gmem_read' (ocnn6_net.cpp:182->ocnn6_net.cpp:174->ocnn6_net.cpp:170->ocnn6_net.cpp:174->ocnn6_net.cpp:222) [201]  (2.431 ns)

 <State 12>: 2.431ns
The critical path consists of the following:
	bus read operation ('initial_voxel.features', ocnn6_net.cpp:182->ocnn6_net.cpp:174->ocnn6_net.cpp:170->ocnn6_net.cpp:174->ocnn6_net.cpp:222) on port 'gmem_read' (ocnn6_net.cpp:182->ocnn6_net.cpp:174->ocnn6_net.cpp:170->ocnn6_net.cpp:174->ocnn6_net.cpp:222) [202]  (2.431 ns)

 <State 13>: 2.431ns
The critical path consists of the following:
	bus read operation ('gmem_read_addr_read_2', ocnn6_net.cpp:182->ocnn6_net.cpp:174->ocnn6_net.cpp:170->ocnn6_net.cpp:174->ocnn6_net.cpp:222) on port 'gmem_read' (ocnn6_net.cpp:182->ocnn6_net.cpp:174->ocnn6_net.cpp:170->ocnn6_net.cpp:174->ocnn6_net.cpp:222) [203]  (2.431 ns)

 <State 14>: 1.215ns
The critical path consists of the following:
	fifo write operation ('write_ln196', ocnn6_net.cpp:196->ocnn6_net.cpp:174->ocnn6_net.cpp:170->ocnn6_net.cpp:174->ocnn6_net.cpp:222) on port 'layer_streams_0_i_i_i' (ocnn6_net.cpp:196->ocnn6_net.cpp:174->ocnn6_net.cpp:170->ocnn6_net.cpp:174->ocnn6_net.cpp:222) [206]  (1.215 ns)

 <State 15>: 1.130ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp') [212]  (0.827 ns)
	'select' operation 10 bit ('select_ln226', ocnn6_net.cpp:226->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222) [213]  (0.303 ns)

 <State 16>: 1.882ns
The critical path consists of the following:
	'load' operation 10 bit ('v', ocnn6_net.cpp:226->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222) on local variable 'v', ocnn6_net.cpp:226->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222 [217]  (0.000 ns)
	'sub' operation 11 bit ('sub_ln226', ocnn6_net.cpp:226->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222) [226]  (0.735 ns)
	'add' operation 64 bit ('add_ln226', ocnn6_net.cpp:226->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222) [229]  (1.147 ns)

 <State 17>: 2.431ns
The critical path consists of the following:
	bus request operation ('empty_8311', ocnn6_net.cpp:234->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222) on port 'gmem_read' (ocnn6_net.cpp:234->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222) [235]  (2.431 ns)

 <State 18>: 2.431ns
The critical path consists of the following:
	bus request operation ('empty_8311', ocnn6_net.cpp:234->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222) on port 'gmem_read' (ocnn6_net.cpp:234->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222) [235]  (2.431 ns)

 <State 19>: 2.431ns
The critical path consists of the following:
	bus request operation ('empty_8311', ocnn6_net.cpp:234->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222) on port 'gmem_read' (ocnn6_net.cpp:234->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222) [235]  (2.431 ns)

 <State 20>: 2.431ns
The critical path consists of the following:
	bus request operation ('empty_8311', ocnn6_net.cpp:234->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222) on port 'gmem_read' (ocnn6_net.cpp:234->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222) [235]  (2.431 ns)

 <State 21>: 2.431ns
The critical path consists of the following:
	bus request operation ('empty_8311', ocnn6_net.cpp:234->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222) on port 'gmem_read' (ocnn6_net.cpp:234->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222) [235]  (2.431 ns)

 <State 22>: 2.431ns
The critical path consists of the following:
	bus request operation ('empty_8311', ocnn6_net.cpp:234->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222) on port 'gmem_read' (ocnn6_net.cpp:234->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222) [235]  (2.431 ns)

 <State 23>: 2.431ns
The critical path consists of the following:
	bus request operation ('empty_8311', ocnn6_net.cpp:234->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222) on port 'gmem_read' (ocnn6_net.cpp:234->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222) [235]  (2.431 ns)

 <State 24>: 2.431ns
The critical path consists of the following:
	bus request operation ('empty_8311', ocnn6_net.cpp:234->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222) on port 'gmem_read' (ocnn6_net.cpp:234->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222) [235]  (2.431 ns)

 <State 25>: 2.431ns
The critical path consists of the following:
	bus read operation ('initial_voxel.features', ocnn6_net.cpp:234->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222) on port 'gmem_read' (ocnn6_net.cpp:234->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222) [236]  (2.431 ns)

 <State 26>: 2.431ns
The critical path consists of the following:
	bus read operation ('initial_voxel.features', ocnn6_net.cpp:234->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222) on port 'gmem_read' (ocnn6_net.cpp:234->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222) [237]  (2.431 ns)

 <State 27>: 2.431ns
The critical path consists of the following:
	bus read operation ('gmem_read_addr_1_read_2', ocnn6_net.cpp:234->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222) on port 'gmem_read' (ocnn6_net.cpp:234->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222) [238]  (2.431 ns)

 <State 28>: 1.215ns
The critical path consists of the following:
	fifo write operation ('write_ln243', ocnn6_net.cpp:243->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222) on port 'initial_stream_i' (ocnn6_net.cpp:243->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222) [242]  (1.215 ns)

 <State 29>: 2.431ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln247', ocnn6_net.cpp:247->ocnn6_net.cpp:174->ocnn6_net.cpp:222) to 'ocnn6_assembly_line_8_layers' [246]  (2.431 ns)

 <State 30>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
