verilog work ./oksim/okWireOR.v
verilog work ./oksim/okWireIn.v
verilog work ./oksim/okTriggerOut.v
verilog work ./oksim/okTriggerIn.v
verilog work ./oksim/okPipeOut.v
verilog work ./oksim/okPipeIn.v
verilog work ./oksim/okHost.v
verilog work ./oksim/glbl.v
verilog work ./MBImager_DDR.v
verilog work ./mcb_instr_ctrl.v

verilog  work  ./ipcore_dir/mig_39/user_design/rtl/infrastructure.v
verilog  work  ./ipcore_dir/mig_39/user_design/rtl/memc_wrapper.v
verilog  work  ./ipcore_dir/mig_39/user_design/rtl/mig_39.v
verilog  work  ./ipcore_dir/mig_39/user_design/rtl/mcb_controller/iodrp_controller.v
verilog  work  ./ipcore_dir/mig_39/user_design/rtl/mcb_controller/iodrp_mcb_controller.v
verilog  work  ./ipcore_dir/mig_39/user_design/rtl/mcb_controller/mcb_raw_wrapper.v
verilog  work  ./ipcore_dir/mig_39/user_design/rtl/mcb_controller/mcb_soft_calibration.v
verilog  work  ./ipcore_dir/mig_39/user_design/rtl/mcb_controller/mcb_soft_calibration_top.v
verilog  work  ./ipcore_dir/mig_39/user_design/rtl/mcb_controller/mcb_ui_top.v
verilog  work  ./ipcore_dir/mig_39/user_design/sim/afifo.v
verilog  work  ./ipcore_dir/mig_39/user_design/sim/cmd_gen.v
verilog  work  ./ipcore_dir/mig_39/user_design/sim/cmd_prbs_gen.v
verilog  work  ./ipcore_dir/mig_39/user_design/sim/data_prbs_gen.v
verilog  work  ./ipcore_dir/mig_39/user_design/sim/init_mem_pattern_ctr.v
verilog  work  ./ipcore_dir/mig_39/user_design/sim/mcb_flow_control.v
verilog  work  ./ipcore_dir/mig_39/user_design/sim/mcb_traffic_gen.v
verilog  work  ./ipcore_dir/mig_39/user_design/sim/rd_data_gen.v
verilog  work  ./ipcore_dir/mig_39/user_design/sim/read_data_path.v
verilog  work  ./ipcore_dir/mig_39/user_design/sim/read_posted_fifo.v
verilog  work  ./ipcore_dir/mig_39/user_design/sim/sp6_data_gen.v
verilog  work  ./ipcore_dir/mig_39/user_design/sim/tg_status.v
verilog  work  ./ipcore_dir/mig_39/user_design/sim/v6_data_gen.v
verilog  work  ./ipcore_dir/mig_39/user_design/sim/wr_data_gen.v
verilog  work  ./ipcore_dir/mig_39/user_design/sim/write_data_path.v
verilog  work  ./ipcore_dir/mig_39/user_design/sim/memc_tb_top.v

verilog  work  $XILINX/verilog/src/glbl.v
verilog  work  ./tb_DDR2_OK.v
verilog  work  ./ddr2_model_c3.v -d x1Gb -d sg3 -d x16 -i ./
