Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: testBCD.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "testBCD.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "testBCD"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : testBCD
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Divider.v" in library work
Compiling verilog file "testD.v" in library work
Module <Divider> compiled
Module <testBCD> compiled
No errors in compilation
Analysis of file <"testBCD.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <testBCD> in library <work>.

Analyzing hierarchy for module <Divider> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <testBCD>.
Module <testBCD> is correct for synthesis.
 
Analyzing module <Divider> in library <work>.
Module <Divider> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Divider>.
    Related source file is "Divider.v".
WARNING:Xst:646 - Signal <round> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <active> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <result>.
    Found 8-bit register for signal <remainder>.
    Found 6-bit register for signal <count>.
    Found 8-bit register for signal <counter>.
    Found 8-bit comparator less for signal <counter$cmp_lt0000> created at line 48.
    Found 1-bit register for signal <done>.
    Found 6-bit adder for signal <old_count_16$addsub0000> created at line 61.
    Found 8-bit comparator less for signal <old_count_16$cmp_lt0000> created at line 54.
    Found 8-bit comparator less for signal <old_remainder_15$cmp_lt0000> created at line 49.
    Found 8-bit subtractor for signal <old_tempInit_13$addsub0000> created at line 43.
    Found 8-bit adder for signal <result$add0000> created at line 68.
    Found 8-bit comparator greatequal for signal <result$cmp_ge0000> created at line 48.
    Found 8-bit comparator greatequal for signal <result$cmp_ge0001> created at line 48.
    Found 8-bit comparator greatequal for signal <result$cmp_ge0002> created at line 36.
    Found 8-bit comparator less for signal <result$cmp_lt0000> created at line 36.
    Found 8-bit comparator less for signal <result$cmp_lt0001> created at line 65.
    Found 8-bit register for signal <temp>.
    Found 8-bit subtractor for signal <temp$addsub0000>.
    Found 8-bit register for signal <tempInit>.
    Summary:
	inferred  47 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   8 Comparator(s).
Unit <Divider> synthesized.


Synthesizing Unit <testBCD>.
    Related source file is "testD.v".
WARNING:Xst:647 - Input <bin<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <units3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <units2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <units1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tens3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tens2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tens1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <hundreds2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <hundreds1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <en_thousands> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <en_tens> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <en_hundreds> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <testBCD> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 15
 6-bit adder                                           : 3
 8-bit adder                                           : 3
 8-bit subtractor                                      : 9
# Registers                                            : 21
 1-bit register                                        : 3
 6-bit register                                        : 3
 8-bit register                                        : 15
# Comparators                                          : 24
 8-bit comparator greatequal                           : 9
 8-bit comparator less                                 : 15

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <result_4> of sequential type is unconnected in block <divider1>.
WARNING:Xst:2677 - Node <result_5> of sequential type is unconnected in block <divider1>.
WARNING:Xst:2677 - Node <result_6> of sequential type is unconnected in block <divider1>.
WARNING:Xst:2677 - Node <result_7> of sequential type is unconnected in block <divider1>.
WARNING:Xst:2677 - Node <result_4> of sequential type is unconnected in block <divider2>.
WARNING:Xst:2677 - Node <result_5> of sequential type is unconnected in block <divider2>.
WARNING:Xst:2677 - Node <result_6> of sequential type is unconnected in block <divider2>.
WARNING:Xst:2677 - Node <result_7> of sequential type is unconnected in block <divider2>.
WARNING:Xst:2677 - Node <result_4> of sequential type is unconnected in block <divider3>.
WARNING:Xst:2677 - Node <result_5> of sequential type is unconnected in block <divider3>.
WARNING:Xst:2677 - Node <result_6> of sequential type is unconnected in block <divider3>.
WARNING:Xst:2677 - Node <result_7> of sequential type is unconnected in block <divider3>.
WARNING:Xst:2677 - Node <remainder_4> of sequential type is unconnected in block <divider3>.
WARNING:Xst:2677 - Node <remainder_5> of sequential type is unconnected in block <divider3>.
WARNING:Xst:2677 - Node <remainder_6> of sequential type is unconnected in block <divider3>.
WARNING:Xst:2677 - Node <remainder_7> of sequential type is unconnected in block <divider3>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 15
 6-bit adder                                           : 3
 8-bit adder                                           : 3
 8-bit subtractor                                      : 9
# Registers                                            : 141
 Flip-Flops                                            : 141
# Comparators                                          : 24
 8-bit comparator greatequal                           : 9
 8-bit comparator less                                 : 15

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <testBCD> ...

Optimizing unit <Divider> ...
WARNING:Xst:2677 - Node <divider3/remainder_7> of sequential type is unconnected in block <testBCD>.
WARNING:Xst:2677 - Node <divider3/remainder_6> of sequential type is unconnected in block <testBCD>.
WARNING:Xst:2677 - Node <divider3/remainder_5> of sequential type is unconnected in block <testBCD>.
WARNING:Xst:2677 - Node <divider3/remainder_4> of sequential type is unconnected in block <testBCD>.
WARNING:Xst:2677 - Node <divider3/result_7> of sequential type is unconnected in block <testBCD>.
WARNING:Xst:2677 - Node <divider3/result_6> of sequential type is unconnected in block <testBCD>.
WARNING:Xst:2677 - Node <divider3/result_5> of sequential type is unconnected in block <testBCD>.
WARNING:Xst:2677 - Node <divider3/result_4> of sequential type is unconnected in block <testBCD>.
WARNING:Xst:2677 - Node <divider2/result_7> of sequential type is unconnected in block <testBCD>.
WARNING:Xst:2677 - Node <divider2/result_6> of sequential type is unconnected in block <testBCD>.
WARNING:Xst:2677 - Node <divider2/result_5> of sequential type is unconnected in block <testBCD>.
WARNING:Xst:2677 - Node <divider2/result_4> of sequential type is unconnected in block <testBCD>.
WARNING:Xst:2677 - Node <divider1/result_7> of sequential type is unconnected in block <testBCD>.
WARNING:Xst:2677 - Node <divider1/result_6> of sequential type is unconnected in block <testBCD>.
WARNING:Xst:2677 - Node <divider1/result_5> of sequential type is unconnected in block <testBCD>.
WARNING:Xst:2677 - Node <divider1/result_4> of sequential type is unconnected in block <testBCD>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <divider3/done> is unconnected in block <testBCD>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <divider2/done> is unconnected in block <testBCD>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <divider1/done> is unconnected in block <testBCD>.
WARNING:Xst:2677 - Node <divider3/count_5> of sequential type is unconnected in block <testBCD>.
WARNING:Xst:2677 - Node <divider3/count_4> of sequential type is unconnected in block <testBCD>.
WARNING:Xst:2677 - Node <divider3/count_3> of sequential type is unconnected in block <testBCD>.
WARNING:Xst:2677 - Node <divider3/count_2> of sequential type is unconnected in block <testBCD>.
WARNING:Xst:2677 - Node <divider3/count_1> of sequential type is unconnected in block <testBCD>.
WARNING:Xst:2677 - Node <divider3/count_0> of sequential type is unconnected in block <testBCD>.
WARNING:Xst:2677 - Node <divider2/count_5> of sequential type is unconnected in block <testBCD>.
WARNING:Xst:2677 - Node <divider2/count_4> of sequential type is unconnected in block <testBCD>.
WARNING:Xst:2677 - Node <divider2/count_3> of sequential type is unconnected in block <testBCD>.
WARNING:Xst:2677 - Node <divider2/count_2> of sequential type is unconnected in block <testBCD>.
WARNING:Xst:2677 - Node <divider2/count_1> of sequential type is unconnected in block <testBCD>.
WARNING:Xst:2677 - Node <divider2/count_0> of sequential type is unconnected in block <testBCD>.
WARNING:Xst:2677 - Node <divider1/count_5> of sequential type is unconnected in block <testBCD>.
WARNING:Xst:2677 - Node <divider1/count_4> of sequential type is unconnected in block <testBCD>.
WARNING:Xst:2677 - Node <divider1/count_3> of sequential type is unconnected in block <testBCD>.
WARNING:Xst:2677 - Node <divider1/count_2> of sequential type is unconnected in block <testBCD>.
WARNING:Xst:2677 - Node <divider1/count_1> of sequential type is unconnected in block <testBCD>.
WARNING:Xst:2677 - Node <divider1/count_0> of sequential type is unconnected in block <testBCD>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block testBCD, actual ratio is 14.
FlipFlop divider1/counter_0 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 105
 Flip-Flops                                            : 105

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : testBCD.ngr
Top Level Output File Name         : testBCD
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 33

Cell Usage :
# BELS                             : 499
#      GND                         : 1
#      INV                         : 39
#      LUT1                        : 18
#      LUT2                        : 3
#      LUT2_D                      : 1
#      LUT2_L                      : 10
#      LUT3                        : 38
#      LUT3_D                      : 1
#      LUT3_L                      : 16
#      LUT4                        : 185
#      LUT4_D                      : 14
#      LUT4_L                      : 10
#      MUXCY                       : 114
#      VCC                         : 1
#      XORCY                       : 48
# FlipFlops/Latches                : 105
#      FDE                         : 105
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 24
#      IBUF                        : 8
#      OBUF                        : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      173  out of    960    18%  
 Number of Slice Flip Flops:            105  out of   1920     5%  
 Number of 4 input LUTs:                335  out of   1920    17%  
 Number of IOs:                          33
 Number of bonded IOBs:                  25  out of     83    30%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 105   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 10.549ns (Maximum Frequency: 94.796MHz)
   Minimum input arrival time before clock: 12.273ns
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 10.549ns (frequency: 94.796MHz)
  Total number of paths / destination ports: 34967 / 185
-------------------------------------------------------------------------
Delay:               10.549ns (Levels of Logic = 9)
  Source:            divider2/counter_4 (FF)
  Destination:       divider2/remainder_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: divider2/counter_4 to divider2/remainder_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.591   0.762  divider2/counter_4 (divider2/counter_4)
     LUT4_D:I0->O         10   0.704   0.886  divider2/old_temp_12_cmp_eq00001_SW0 (N4)
     LUT4_D:I3->O          7   0.704   0.712  divider2/old_temp_12_cmp_eq00001_1 (divider2/old_temp_12_cmp_eq00001)
     LUT4:I3->O            2   0.704   0.447  divider2/_old_tempInit_13<3>1 (divider2/_old_tempInit_13<3>)
     MUXCY:DI->O           1   0.888   0.000  divider2/Mcompar_old_remainder_15_cmp_lt0000_cy<3> (divider2/Mcompar_old_remainder_15_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  divider2/Mcompar_old_remainder_15_cmp_lt0000_cy<4> (divider2/Mcompar_old_remainder_15_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  divider2/Mcompar_old_remainder_15_cmp_lt0000_cy<5> (divider2/Mcompar_old_remainder_15_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  divider2/Mcompar_old_remainder_15_cmp_lt0000_cy<6> (divider2/Mcompar_old_remainder_15_cmp_lt0000_cy<6>)
     MUXCY:CI->O          25   0.459   1.295  divider2/Mcompar_old_remainder_15_cmp_lt0000_cy<7> (divider2/Mcompar_old_remainder_15_cmp_lt0000_cy<7>)
     LUT3:I2->O           12   0.704   0.961  divider2/result_not00011 (divider2/result_not0001)
     FDE:CE                    0.555          divider2/result_0
    ----------------------------------------
    Total                     10.549ns (5.486ns logic, 5.063ns route)
                                       (52.0% logic, 48.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 4068 / 74
-------------------------------------------------------------------------
Offset:              12.273ns (Levels of Logic = 16)
  Source:            bin<0> (PAD)
  Destination:       divider1/remainder_7 (FF)
  Destination Clock: clk rising

  Data Path: bin<0> to divider1/remainder_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.531  bin_0_IBUF (bin_0_IBUF)
     INV:I->O              1   0.704   0.000  divider1/Msub_old_tempInit_13_addsub0000_lut<0>1_INV_0 (divider1/Msub_old_tempInit_13_addsub0000_lut<0>)
     XORCY:LI->O           1   0.527   0.595  divider1/Msub_old_tempInit_13_addsub0000_xor<0> (divider1/old_tempInit_13_addsub0000<0>)
     LUT4:I0->O            1   0.704   0.455  divider1/old_temp_12_cmp_eq00001_SW1_F (N118)
     LUT3_D:I2->LO         1   0.704   0.104  divider1/old_temp_12_cmp_eq00001_SW11 (N154)
     LUT4:I3->O            3   0.704   0.531  divider1/_old_tempInit_13<0>1 (divider1/_old_tempInit_13<0>)
     INV:I->O              1   0.704   0.000  divider1/Mcompar_old_remainder_15_cmp_lt0000_lut<0>1_INV_0 (divider1/Mcompar_old_remainder_15_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  divider1/Mcompar_old_remainder_15_cmp_lt0000_cy<0> (divider1/Mcompar_old_remainder_15_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  divider1/Mcompar_old_remainder_15_cmp_lt0000_cy<1> (divider1/Mcompar_old_remainder_15_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  divider1/Mcompar_old_remainder_15_cmp_lt0000_cy<2> (divider1/Mcompar_old_remainder_15_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  divider1/Mcompar_old_remainder_15_cmp_lt0000_cy<3> (divider1/Mcompar_old_remainder_15_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  divider1/Mcompar_old_remainder_15_cmp_lt0000_cy<4> (divider1/Mcompar_old_remainder_15_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  divider1/Mcompar_old_remainder_15_cmp_lt0000_cy<5> (divider1/Mcompar_old_remainder_15_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  divider1/Mcompar_old_remainder_15_cmp_lt0000_cy<6> (divider1/Mcompar_old_remainder_15_cmp_lt0000_cy<6>)
     MUXCY:CI->O          25   0.459   1.295  divider1/Mcompar_old_remainder_15_cmp_lt0000_cy<7> (divider1/Mcompar_old_remainder_15_cmp_lt0000_cy<7>)
     LUT3:I2->O           12   0.704   0.961  divider1/result_not00011 (divider1/result_not0001)
     FDE:CE                    0.555          divider1/result_0
    ----------------------------------------
    Total                     12.273ns (7.801ns logic, 4.472ns route)
                                       (63.6% logic, 36.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            divider1/result_3 (FF)
  Destination:       thousands<3> (PAD)
  Source Clock:      clk rising

  Data Path: divider1/result_3 to thousands<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.420  divider1/result_3 (divider1/result_3)
     OBUF:I->O                 3.272          thousands_3_OBUF (thousands<3>)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.40 secs
 
--> 

Total memory usage is 262080 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   78 (   0 filtered)
Number of infos    :    1 (   0 filtered)

