Simulator report for Lab_3
Sun May 27 23:17:31 2012
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 217 nodes    ;
; Simulation Coverage         ;      94.69 % ;
; Total Number of Transitions ; 6668         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                             ;
+--------------------------------------------------------------------------------------------+-------------------+---------------+
; Option                                                                                     ; Setting           ; Default Value ;
+--------------------------------------------------------------------------------------------+-------------------+---------------+
; Simulation mode                                                                            ; Functional        ; Timing        ;
; Start time                                                                                 ; 0 ns              ; 0 ns          ;
; End time                                                                                   ; 3000 ns           ;               ;
; Simulation results format                                                                  ; CVWF              ;               ;
; Vector input source                                                                        ; Com+Inst_test.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                ; On            ;
; Check outputs                                                                              ; Off               ; Off           ;
; Report simulation coverage                                                                 ; On                ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                ; On            ;
; Display missing 1-value coverage report                                                    ; On                ; On            ;
; Display missing 0-value coverage report                                                    ; On                ; On            ;
; Detect setup and hold time violations                                                      ; Off               ; Off           ;
; Detect glitches                                                                            ; Off               ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off               ; Off           ;
; Generate Signal Activity File                                                              ; Off               ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off               ; Off           ;
; Group bus channels in simulation results                                                   ; Off               ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE        ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off               ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On                ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto              ; Auto          ;
+--------------------------------------------------------------------------------------------+-------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      94.69 % ;
; Total nodes checked                                 ; 217          ;
; Total output ports checked                          ; 226          ;
; Total output ports with complete 1/0-value coverage ; 214          ;
; Total output ports with no 1/0-value coverage       ; 7            ;
; Total output ports with no 1-value coverage         ; 12           ;
; Total output ports with no 0-value coverage         ; 7            ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                           ; Output Port Name                                                                                                                       ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |lab4|Read_DR                                                                                                                       ; |lab4|Read_DR                                                                                                                          ; pin_out          ;
; |lab4|inst11                                                                                                                        ; |lab4|inst11                                                                                                                           ; out0             ;
; |lab4|inst60                                                                                                                        ; |lab4|inst60                                                                                                                           ; out0             ;
; |lab4|inst59                                                                                                                        ; |lab4|inst59                                                                                                                           ; out0             ;
; |lab4|CLK                                                                                                                           ; |lab4|CLK                                                                                                                              ; out              ;
; |lab4|Comand[1]                                                                                                                     ; |lab4|Comand[1]                                                                                                                        ; out              ;
; |lab4|Comand[0]                                                                                                                     ; |lab4|Comand[0]                                                                                                                        ; out              ;
; |lab4|Write_DR                                                                                                                      ; |lab4|Write_DR                                                                                                                         ; pin_out          ;
; |lab4|inst13                                                                                                                        ; |lab4|inst13                                                                                                                           ; out0             ;
; |lab4|Write_AR                                                                                                                      ; |lab4|Write_AR                                                                                                                         ; pin_out          ;
; |lab4|inst12                                                                                                                        ; |lab4|inst12                                                                                                                           ; out0             ;
; |lab4|Read_IR0                                                                                                                      ; |lab4|Read_IR0                                                                                                                         ; pin_out          ;
; |lab4|Write_IR0                                                                                                                     ; |lab4|Write_IR0                                                                                                                        ; pin_out          ;
; |lab4|Read_IR1                                                                                                                      ; |lab4|Read_IR1                                                                                                                         ; pin_out          ;
; |lab4|Write_IR1                                                                                                                     ; |lab4|Write_IR1                                                                                                                        ; pin_out          ;
; |lab4|Read_IR2                                                                                                                      ; |lab4|Read_IR2                                                                                                                         ; pin_out          ;
; |lab4|Write_IR2                                                                                                                     ; |lab4|Write_IR2                                                                                                                        ; pin_out          ;
; |lab4|Input_DB                                                                                                                      ; |lab4|Input_DB                                                                                                                         ; pin_out          ;
; |lab4|inst17                                                                                                                        ; |lab4|inst17                                                                                                                           ; out0             ;
; |lab4|Output_DB                                                                                                                     ; |lab4|Output_DB                                                                                                                        ; pin_out          ;
; |lab4|Output_AB                                                                                                                     ; |lab4|Output_AB                                                                                                                        ; pin_out          ;
; |lab4|inst14                                                                                                                        ; |lab4|inst14                                                                                                                           ; out0             ;
; |lab4|Read_AR                                                                                                                       ; |lab4|Read_AR                                                                                                                          ; pin_out          ;
; |lab4|inst10                                                                                                                        ; |lab4|inst10                                                                                                                           ; out0             ;
; |lab4|Output_CB                                                                                                                     ; |lab4|Output_CB                                                                                                                        ; pin_out          ;
; |lab4|MemoryAccess                                                                                                                  ; |lab4|MemoryAccess                                                                                                                     ; pin_out          ;
; |lab4|inst6                                                                                                                         ; |lab4|inst6                                                                                                                            ; out0             ;
; |lab4|RegistersAccess                                                                                                               ; |lab4|RegistersAccess                                                                                                                  ; pin_out          ;
; |lab4|Read                                                                                                                          ; |lab4|Read                                                                                                                             ; pin_out          ;
; |lab4|inst2                                                                                                                         ; |lab4|inst2                                                                                                                            ; out0             ;
; |lab4|Write                                                                                                                         ; |lab4|Write                                                                                                                            ; pin_out          ;
; |lab4|ROM                                                                                                                           ; |lab4|ROM                                                                                                                              ; pin_out          ;
; |lab4|RAM                                                                                                                           ; |lab4|RAM                                                                                                                              ; pin_out          ;
; |lab4|Load_IP                                                                                                                       ; |lab4|Load_IP                                                                                                                          ; pin_out          ;
; |lab4|PickCommand                                                                                                                   ; |lab4|PickCommand                                                                                                                      ; pin_out          ;
; |lab4|IncIP                                                                                                                         ; |lab4|IncIP                                                                                                                            ; pin_out          ;
; |lab4|ComEx                                                                                                                         ; |lab4|ComEx                                                                                                                            ; pin_out          ;
; |lab4|AllowCouunt                                                                                                                   ; |lab4|AllowCouunt                                                                                                                      ; pin_out          ;
; |lab4|InstructionCounter:inst30|inst73                                                                                              ; |lab4|InstructionCounter:inst30|inst73                                                                                                 ; out0             ;
; |lab4|InstructionCounter:inst30|inst56                                                                                              ; |lab4|InstructionCounter:inst30|inst56                                                                                                 ; out0             ;
; |lab4|InstructionCounter:inst30|inst61                                                                                              ; |lab4|InstructionCounter:inst30|inst61                                                                                                 ; out0             ;
; |lab4|InstructionCounter:inst30|inst70                                                                                              ; |lab4|InstructionCounter:inst30|inst70                                                                                                 ; out0             ;
; |lab4|InstructionCounter:inst30|inst60                                                                                              ; |lab4|InstructionCounter:inst30|inst60                                                                                                 ; out0             ;
; |lab4|InstructionCounter:inst30|inst                                                                                                ; |lab4|InstructionCounter:inst30|inst                                                                                                   ; out0             ;
; |lab4|InstructionCounter:inst30|inst23                                                                                              ; |lab4|InstructionCounter:inst30|inst23                                                                                                 ; out0             ;
; |lab4|InstructionCounter:inst30|inst69                                                                                              ; |lab4|InstructionCounter:inst30|inst69                                                                                                 ; out0             ;
; |lab4|InstructionCounter:inst30|inst57                                                                                              ; |lab4|InstructionCounter:inst30|inst57                                                                                                 ; out0             ;
; |lab4|InstructionCounter:inst30|inst68                                                                                              ; |lab4|InstructionCounter:inst30|inst68                                                                                                 ; out0             ;
; |lab4|InstructionCounter:inst30|inst58                                                                                              ; |lab4|InstructionCounter:inst30|inst58                                                                                                 ; out0             ;
; |lab4|InstructionCounter:inst30|inst62                                                                                              ; |lab4|InstructionCounter:inst30|inst62                                                                                                 ; out0             ;
; |lab4|InstructionCounter:inst30|inst67                                                                                              ; |lab4|InstructionCounter:inst30|inst67                                                                                                 ; out0             ;
; |lab4|InstructionCounter:inst30|inst66                                                                                              ; |lab4|InstructionCounter:inst30|inst66                                                                                                 ; out0             ;
; |lab4|InstructionCounter:inst30|inst65                                                                                              ; |lab4|InstructionCounter:inst30|inst65                                                                                                 ; out0             ;
; |lab4|InstructionCounter:inst30|inst64                                                                                              ; |lab4|InstructionCounter:inst30|inst64                                                                                                 ; out0             ;
; |lab4|InstructionCounter:inst30|inst63                                                                                              ; |lab4|InstructionCounter:inst30|inst63                                                                                                 ; out0             ;
; |lab4|InstructionCounter:inst30|inst74                                                                                              ; |lab4|InstructionCounter:inst30|inst74                                                                                                 ; out0             ;
; |lab4|InstructionCounter:inst30|inst71                                                                                              ; |lab4|InstructionCounter:inst30|inst71                                                                                                 ; out0             ;
; |lab4|InstructionCounter:inst30|inst72                                                                                              ; |lab4|InstructionCounter:inst30|inst72                                                                                                 ; out0             ;
; |lab4|InstructionCounter:inst30|inst76                                                                                              ; |lab4|InstructionCounter:inst30|inst76                                                                                                 ; out0             ;
; |lab4|InstructionCounter:inst30|inst55                                                                                              ; |lab4|InstructionCounter:inst30|inst55                                                                                                 ; out0             ;
; |lab4|InstructionCounter:inst30|inst75                                                                                              ; |lab4|InstructionCounter:inst30|inst75                                                                                                 ; out0             ;
; |lab4|InstructionCounter:inst30|inst59                                                                                              ; |lab4|InstructionCounter:inst30|inst59                                                                                                 ; out0             ;
; |lab4|InstructionCounter:inst30|lpm_counter6:Devider|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita0   ; |lab4|InstructionCounter:inst30|lpm_counter6:Devider|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita0      ; sumout           ;
; |lab4|InstructionCounter:inst30|lpm_counter6:Devider|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita0   ; |lab4|InstructionCounter:inst30|lpm_counter6:Devider|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |lab4|InstructionCounter:inst30|lpm_counter6:Devider|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita1   ; |lab4|InstructionCounter:inst30|lpm_counter6:Devider|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita1      ; sumout           ;
; |lab4|InstructionCounter:inst30|lpm_counter6:Devider|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita1   ; |lab4|InstructionCounter:inst30|lpm_counter6:Devider|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |lab4|InstructionCounter:inst30|lpm_counter6:Devider|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita2   ; |lab4|InstructionCounter:inst30|lpm_counter6:Devider|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita2      ; sumout           ;
; |lab4|InstructionCounter:inst30|lpm_counter6:Devider|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita2   ; |lab4|InstructionCounter:inst30|lpm_counter6:Devider|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |lab4|InstructionCounter:inst30|lpm_counter6:Devider|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita3   ; |lab4|InstructionCounter:inst30|lpm_counter6:Devider|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita3      ; sumout           ;
; |lab4|InstructionCounter:inst30|lpm_counter6:Devider|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_reg_bit1a[3] ; |lab4|InstructionCounter:inst30|lpm_counter6:Devider|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]               ; regout           ;
; |lab4|InstructionCounter:inst30|lpm_counter6:Devider|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_reg_bit1a[2] ; |lab4|InstructionCounter:inst30|lpm_counter6:Devider|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]               ; regout           ;
; |lab4|InstructionCounter:inst30|lpm_counter6:Devider|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_reg_bit1a[1] ; |lab4|InstructionCounter:inst30|lpm_counter6:Devider|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]               ; regout           ;
; |lab4|InstructionCounter:inst30|lpm_counter6:Devider|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_reg_bit1a[0] ; |lab4|InstructionCounter:inst30|lpm_counter6:Devider|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]               ; regout           ;
; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[3]         ; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[3]            ; out0             ;
; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[2]         ; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[2]            ; out0             ;
; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[1]         ; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[1]            ; out0             ;
; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[3]         ; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[3]            ; out0             ;
; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[2]         ; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[2]            ; out0             ;
; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[1]         ; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[1]            ; out0             ;
; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[3]         ; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[3]            ; out0             ;
; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[2]         ; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[2]            ; out0             ;
; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[1]         ; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[1]            ; out0             ;
; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[3]         ; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[3]            ; out0             ;
; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[2]         ; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[2]            ; out0             ;
; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[1]         ; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[1]            ; out0             ;
; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[3]         ; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[3]            ; out0             ;
; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[2]         ; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[2]            ; out0             ;
; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[1]         ; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[1]            ; out0             ;
; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[3]         ; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[3]            ; out0             ;
; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[2]         ; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[2]            ; out0             ;
; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[1]         ; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[1]            ; out0             ;
; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[3]         ; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[3]            ; out0             ;
; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[2]         ; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[2]            ; out0             ;
; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[1]         ; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[1]            ; out0             ;
; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]          ; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]             ; out0             ;
; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[2]          ; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[2]             ; out0             ;
; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[1]          ; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[1]             ; out0             ;
; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]          ; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]             ; out0             ;
; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[2]          ; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[2]             ; out0             ;
; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[1]          ; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[1]             ; out0             ;
; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[3]          ; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[3]             ; out0             ;
; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[2]          ; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[2]             ; out0             ;
; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[1]          ; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[1]             ; out0             ;
; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[3]           ; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[3]              ; out0             ;
; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[2]           ; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[2]              ; out0             ;
; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[1]           ; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[1]              ; out0             ;
; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]          ; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]             ; out0             ;
; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[2]          ; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[2]             ; out0             ;
; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[1]          ; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[1]             ; out0             ;
; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[3]          ; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[3]             ; out0             ;
; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[2]          ; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[2]             ; out0             ;
; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]          ; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]             ; out0             ;
; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[3]          ; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[3]             ; out0             ;
; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[2]          ; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[2]             ; out0             ;
; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[1]          ; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[1]             ; out0             ;
; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[3]          ; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[3]             ; out0             ;
; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[2]          ; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[2]             ; out0             ;
; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[1]          ; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[1]             ; out0             ;
; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[3]          ; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[3]             ; out0             ;
; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[2]          ; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[2]             ; out0             ;
; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[1]          ; |lab4|InstructionCounter:inst30|lpm_decode3:inst24|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[1]             ; out0             ;
; |lab4|CommandControl:inst|inst24                                                                                                    ; |lab4|CommandControl:inst|inst24                                                                                                       ; out0             ;
; |lab4|CommandControl:inst|inst65                                                                                                    ; |lab4|CommandControl:inst|inst65                                                                                                       ; out0             ;
; |lab4|CommandControl:inst|inst64                                                                                                    ; |lab4|CommandControl:inst|inst64                                                                                                       ; out0             ;
; |lab4|CommandControl:inst|inst34                                                                                                    ; |lab4|CommandControl:inst|inst34                                                                                                       ; out0             ;
; |lab4|CommandControl:inst|inst35                                                                                                    ; |lab4|CommandControl:inst|inst35                                                                                                       ; out0             ;
; |lab4|CommandControl:inst|inst59                                                                                                    ; |lab4|CommandControl:inst|inst59                                                                                                       ; out0             ;
; |lab4|CommandControl:inst|inst12[1]                                                                                                 ; |lab4|CommandControl:inst|inst12[1]                                                                                                    ; out              ;
; |lab4|CommandControl:inst|inst12[0]                                                                                                 ; |lab4|CommandControl:inst|inst12[0]                                                                                                    ; out              ;
; |lab4|CommandControl:inst|inst23                                                                                                    ; |lab4|CommandControl:inst|inst23                                                                                                       ; out0             ;
; |lab4|CommandControl:inst|inst32                                                                                                    ; |lab4|CommandControl:inst|inst32                                                                                                       ; out0             ;
; |lab4|CommandControl:inst|inst25                                                                                                    ; |lab4|CommandControl:inst|inst25                                                                                                       ; out0             ;
; |lab4|CommandControl:inst|inst15                                                                                                    ; |lab4|CommandControl:inst|inst15                                                                                                       ; out0             ;
; |lab4|CommandControl:inst|lpm_ff14:inst30|lpm_ff:lpm_ff_component|dffs[1]                                                           ; |lab4|CommandControl:inst|lpm_ff14:inst30|lpm_ff:lpm_ff_component|dffs[1]                                                              ; regout           ;
; |lab4|CommandControl:inst|lpm_ff14:inst30|lpm_ff:lpm_ff_component|dffs[0]                                                           ; |lab4|CommandControl:inst|lpm_ff14:inst30|lpm_ff:lpm_ff_component|dffs[0]                                                              ; regout           ;
; |lab4|CommandControl:inst|lpm_decode4:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]                  ; |lab4|CommandControl:inst|lpm_decode4:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]                     ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[2]                  ; |lab4|CommandControl:inst|lpm_decode4:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[2]                     ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[1]                  ; |lab4|CommandControl:inst|lpm_decode4:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[1]                     ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]                  ; |lab4|CommandControl:inst|lpm_decode4:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]                     ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[2]                  ; |lab4|CommandControl:inst|lpm_decode4:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[2]                     ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[1]                  ; |lab4|CommandControl:inst|lpm_decode4:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[1]                     ; out0             ;
; |lab4|CommandControl:inst|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|_~9                    ; |lab4|CommandControl:inst|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|_~9                       ; out0             ;
; |lab4|CommandControl:inst|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita0     ; |lab4|CommandControl:inst|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita0        ; sumout           ;
; |lab4|CommandControl:inst|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita0     ; |lab4|CommandControl:inst|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita0~COUT   ; cout             ;
; |lab4|CommandControl:inst|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita1     ; |lab4|CommandControl:inst|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita1        ; sumout           ;
; |lab4|CommandControl:inst|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita1     ; |lab4|CommandControl:inst|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita1~COUT   ; cout             ;
; |lab4|CommandControl:inst|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita2     ; |lab4|CommandControl:inst|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita2        ; sumout           ;
; |lab4|CommandControl:inst|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita2     ; |lab4|CommandControl:inst|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita2~COUT   ; cout             ;
; |lab4|CommandControl:inst|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita3     ; |lab4|CommandControl:inst|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita3        ; sumout           ;
; |lab4|CommandControl:inst|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_reg_bit1a[2]   ; |lab4|CommandControl:inst|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2]                 ; regout           ;
; |lab4|CommandControl:inst|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_reg_bit1a[1]   ; |lab4|CommandControl:inst|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1]                 ; regout           ;
; |lab4|CommandControl:inst|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_reg_bit1a[0]   ; |lab4|CommandControl:inst|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[0]                 ; regout           ;
; |lab4|CommandControl:inst|lpm_decode4:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]                 ; |lab4|CommandControl:inst|lpm_decode4:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]                    ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[2]                 ; |lab4|CommandControl:inst|lpm_decode4:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[2]                    ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[1]                 ; |lab4|CommandControl:inst|lpm_decode4:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[1]                    ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]                 ; |lab4|CommandControl:inst|lpm_decode4:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]                    ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[2]                 ; |lab4|CommandControl:inst|lpm_decode4:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[2]                    ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[1]                 ; |lab4|CommandControl:inst|lpm_decode4:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[1]                    ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[3]                 ; |lab4|CommandControl:inst|lpm_decode4:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[3]                    ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[2]                 ; |lab4|CommandControl:inst|lpm_decode4:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[2]                    ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[1]                 ; |lab4|CommandControl:inst|lpm_decode4:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[1]                    ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]                 ; |lab4|CommandControl:inst|lpm_decode4:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]                    ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[2]                 ; |lab4|CommandControl:inst|lpm_decode4:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[2]                    ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[1]                 ; |lab4|CommandControl:inst|lpm_decode4:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[1]                    ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[3]                 ; |lab4|CommandControl:inst|lpm_decode4:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[3]                    ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[2]                 ; |lab4|CommandControl:inst|lpm_decode4:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[2]                    ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]                 ; |lab4|CommandControl:inst|lpm_decode4:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]                    ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[3]                 ; |lab4|CommandControl:inst|lpm_decode4:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[3]                    ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[2]                 ; |lab4|CommandControl:inst|lpm_decode4:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[2]                    ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[1]                 ; |lab4|CommandControl:inst|lpm_decode4:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[1]                    ; out0             ;
; |lab4|CommandControl:inst|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|_~9                    ; |lab4|CommandControl:inst|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|_~9                       ; out0             ;
; |lab4|CommandControl:inst|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita0     ; |lab4|CommandControl:inst|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita0        ; sumout           ;
; |lab4|CommandControl:inst|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita0     ; |lab4|CommandControl:inst|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita0~COUT   ; cout             ;
; |lab4|CommandControl:inst|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita1     ; |lab4|CommandControl:inst|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita1        ; sumout           ;
; |lab4|CommandControl:inst|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita1     ; |lab4|CommandControl:inst|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita1~COUT   ; cout             ;
; |lab4|CommandControl:inst|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita2     ; |lab4|CommandControl:inst|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita2        ; sumout           ;
; |lab4|CommandControl:inst|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita2     ; |lab4|CommandControl:inst|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita2~COUT   ; cout             ;
; |lab4|CommandControl:inst|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita3     ; |lab4|CommandControl:inst|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita3        ; sumout           ;
; |lab4|CommandControl:inst|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_reg_bit1a[3]   ; |lab4|CommandControl:inst|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3]                 ; regout           ;
; |lab4|CommandControl:inst|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_reg_bit1a[2]   ; |lab4|CommandControl:inst|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2]                 ; regout           ;
; |lab4|CommandControl:inst|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_reg_bit1a[1]   ; |lab4|CommandControl:inst|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1]                 ; regout           ;
; |lab4|CommandControl:inst|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_reg_bit1a[0]   ; |lab4|CommandControl:inst|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[0]                 ; regout           ;
; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[3]                ; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[3]                   ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[2]                ; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[2]                   ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[1]                ; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[1]                   ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[3]                ; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[3]                   ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[2]                ; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[2]                   ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[1]                ; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[1]                   ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]                 ; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]                    ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[2]                 ; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[2]                    ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[1]                 ; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[1]                    ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]                 ; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]                    ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[2]                 ; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[2]                    ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[1]                 ; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[1]                    ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[3]                 ; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[3]                    ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[2]                 ; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[2]                    ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[1]                 ; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[1]                    ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]                 ; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]                    ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[2]                 ; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[2]                    ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[1]                 ; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[1]                    ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[3]                 ; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[3]                    ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[2]                 ; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[2]                    ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]                 ; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]                    ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[3]                 ; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[3]                    ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[2]                 ; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[2]                    ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[1]                 ; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[1]                    ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[3]                 ; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[3]                    ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[2]                 ; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[2]                    ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[1]                 ; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[1]                    ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[3]                 ; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[3]                    ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[2]                 ; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[2]                    ; out0             ;
; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[1]                 ; |lab4|CommandControl:inst|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[1]                    ; out0             ;
; |lab4|CommandControl:inst|lpm_ff14:inst30|lpm_ff:lpm_ff_component|dffs[1]~2                                                         ; |lab4|CommandControl:inst|lpm_ff14:inst30|lpm_ff:lpm_ff_component|dffs[1]~2                                                            ; out0             ;
; |lab4|CommandControl:inst|lpm_ff14:inst30|lpm_ff:lpm_ff_component|dffs[0]~3                                                         ; |lab4|CommandControl:inst|lpm_ff14:inst30|lpm_ff:lpm_ff_component|dffs[0]~3                                                            ; out0             ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                         ; Output Port Name                                                                                                       ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+
; |lab4|Clear                                                                                                                       ; |lab4|Clear                                                                                                            ; out              ;
; |lab4|Comand[3]                                                                                                                   ; |lab4|Comand[3]                                                                                                        ; out              ;
; |lab4|Comand[2]                                                                                                                   ; |lab4|Comand[2]                                                                                                        ; out              ;
; |lab4|Input_CB                                                                                                                    ; |lab4|Input_CB                                                                                                         ; pin_out          ;
; |lab4|Input_AB                                                                                                                    ; |lab4|Input_AB                                                                                                         ; pin_out          ;
; |lab4|CommandControl:inst|inst12[3]                                                                                               ; |lab4|CommandControl:inst|inst12[3]                                                                                    ; out              ;
; |lab4|CommandControl:inst|inst12[2]                                                                                               ; |lab4|CommandControl:inst|inst12[2]                                                                                    ; out              ;
; |lab4|CommandControl:inst|lpm_ff14:inst30|lpm_ff:lpm_ff_component|dffs[3]                                                         ; |lab4|CommandControl:inst|lpm_ff14:inst30|lpm_ff:lpm_ff_component|dffs[3]                                              ; regout           ;
; |lab4|CommandControl:inst|lpm_ff14:inst30|lpm_ff:lpm_ff_component|dffs[2]                                                         ; |lab4|CommandControl:inst|lpm_ff14:inst30|lpm_ff:lpm_ff_component|dffs[2]                                              ; regout           ;
; |lab4|CommandControl:inst|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_reg_bit1a[3] ; |lab4|CommandControl:inst|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; regout           ;
; |lab4|CommandControl:inst|lpm_ff14:inst30|lpm_ff:lpm_ff_component|dffs[3]~0                                                       ; |lab4|CommandControl:inst|lpm_ff14:inst30|lpm_ff:lpm_ff_component|dffs[3]~0                                            ; out0             ;
; |lab4|CommandControl:inst|lpm_ff14:inst30|lpm_ff:lpm_ff_component|dffs[2]~1                                                       ; |lab4|CommandControl:inst|lpm_ff14:inst30|lpm_ff:lpm_ff_component|dffs[2]~1                                            ; out0             ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                         ; Output Port Name                                                                                                       ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+
; |lab4|Comand[3]                                                                                                                   ; |lab4|Comand[3]                                                                                                        ; out              ;
; |lab4|Comand[2]                                                                                                                   ; |lab4|Comand[2]                                                                                                        ; out              ;
; |lab4|Input_CB                                                                                                                    ; |lab4|Input_CB                                                                                                         ; pin_out          ;
; |lab4|Input_AB                                                                                                                    ; |lab4|Input_AB                                                                                                         ; pin_out          ;
; |lab4|CommandControl:inst|lpm_ff14:inst30|lpm_ff:lpm_ff_component|dffs[3]                                                         ; |lab4|CommandControl:inst|lpm_ff14:inst30|lpm_ff:lpm_ff_component|dffs[3]                                              ; regout           ;
; |lab4|CommandControl:inst|lpm_ff14:inst30|lpm_ff:lpm_ff_component|dffs[2]                                                         ; |lab4|CommandControl:inst|lpm_ff14:inst30|lpm_ff:lpm_ff_component|dffs[2]                                              ; regout           ;
; |lab4|CommandControl:inst|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_reg_bit1a[3] ; |lab4|CommandControl:inst|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; regout           ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sun May 27 23:17:30 2012
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Lab_3 -c Lab_3
Info: Using vector source file "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Com+Inst_test.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of Com+Inst_test.vwf called Lab_3.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning: Found clock-sensitive change during active clock edge at time 145.0 ns on register "|lab4|CommandControl:inst|lpm_ff14:inst30|lpm_ff:lpm_ff_component|dffs[3]"
Warning: Found clock-sensitive change during active clock edge at time 145.0 ns on register "|lab4|CommandControl:inst|lpm_ff14:inst30|lpm_ff:lpm_ff_component|dffs[2]"
Warning: Found clock-sensitive change during active clock edge at time 145.0 ns on register "|lab4|CommandControl:inst|lpm_ff14:inst30|lpm_ff:lpm_ff_component|dffs[1]"
Warning: Found clock-sensitive change during active clock edge at time 145.0 ns on register "|lab4|CommandControl:inst|lpm_ff14:inst30|lpm_ff:lpm_ff_component|dffs[0]"
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      94.69 %
Info: Number of transitions in simulation is 6668
Info: Vector file Com+Inst_test.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 150 megabytes
    Info: Processing ended: Sun May 27 23:17:31 2012
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


