// Seed: 2919165570
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_10;
  assign id_2 = id_10;
  wire id_11, id_12;
  wire id_13;
  assign id_3 = -1;
  wire id_14, id_15, id_16;
  wire id_17;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri0  id_1,
    input  wand  id_2,
    output wand  id_3
);
  assign id_3 = -1'd0;
  logic [7:0] id_5;
  wire id_6;
  assign id_6 = id_5[1];
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
