{
  "title": "Memristors",
  "story": [
    {
      "type": "markdown",
      "id": "90cec7f555ec3912",
      "text": "A Native Stochastic Computing Architecture Enabled by Memristors. [https://ieeexplore.ieee.org/abstract/document/6714595 ieee]\n"
    },
    {
      "type": "markdown",
      "id": "8c1214f88daf479b",
      "text": "⇒ [[Stochastic Computing]]"
    }
  ],
  "journal": [
    {
      "type": "create",
      "item": {
        "title": "Memristors",
        "story": []
      },
      "date": 1662970591605
    },
    {
      "item": {
        "type": "factory",
        "id": "10504cec7856ea8a"
      },
      "id": "10504cec7856ea8a",
      "type": "add",
      "date": 1662970593661
    },
    {
      "id": "90cec7f555ec3912",
      "type": "add",
      "item": {
        "type": "markdown",
        "id": "90cec7f555ec3912",
        "text": "* A Native Stochastic Computing Architecture Enabled by [[Memristors]]. [https://ieeexplore.ieee.org/abstract/document/6714595 ieee]"
      },
      "date": 1662970598822
    },
    {
      "type": "edit",
      "id": "90cec7f555ec3912",
      "item": {
        "type": "markdown",
        "id": "90cec7f555ec3912",
        "text": "A Native Stochastic Computing Architecture Enabled by [[Memristors]]. [https://ieeexplore.ieee.org/abstract/document/6714595 ieee]"
      },
      "date": 1662970608145
    },
    {
      "type": "edit",
      "id": "10504cec7856ea8a",
      "item": {
        "type": "markdown",
        "id": "10504cec7856ea8a",
        "text": "* [https://silvertonconsulting.com/2018/03/04/a-new-way-to-compute/ post]"
      },
      "date": 1662971071045
    },
    {
      "type": "edit",
      "id": "10504cec7856ea8a",
      "item": {
        "type": "markdown",
        "id": "10504cec7856ea8a",
        "text": "* A New Way to Compute. [https://silvertonconsulting.com/2018/03/04/a-new-way-to-compute/ post]"
      },
      "date": 1662971101133
    },
    {
      "id": "10504cec7856ea8a",
      "type": "remove",
      "date": 1662971106411
    },
    {
      "type": "edit",
      "id": "90cec7f555ec3912",
      "item": {
        "type": "markdown",
        "id": "90cec7f555ec3912",
        "text": "A Native Stochastic Computing Architecture Enabled by [[Memristors]]. [https://ieeexplore.ieee.org/abstract/document/6714595 ieee]\n"
      },
      "date": 1662971124925
    },
    {
      "type": "add",
      "id": "8c1214f88daf479b",
      "item": {
        "type": "markdown",
        "id": "8c1214f88daf479b",
        "text": "– [[Stochastic Computing]]"
      },
      "after": "90cec7f555ec3912",
      "date": 1662971133713
    },
    {
      "type": "edit",
      "id": "8c1214f88daf479b",
      "item": {
        "type": "markdown",
        "id": "8c1214f88daf479b",
        "text": "⇒ [[Stochastic Computing]]"
      },
      "date": 1662971145004
    },
    {
      "type": "edit",
      "id": "90cec7f555ec3912",
      "item": {
        "type": "markdown",
        "id": "90cec7f555ec3912",
        "text": "A Native Stochastic Computing Architecture Enabled by Memristors. [https://ieeexplore.ieee.org/abstract/document/6714595 ieee]\n"
      },
      "date": 1662975019226
    }
  ]
}