{
  "creator": "Yosys 0.54+29 (git sha1 7b0c1fe49, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)",
  "modules": {
    "mem_1r1w": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "mem.v:1.1-27.10"
      },
      "parameter_default_values": {
        "ADDR_WIDTH": "00000000000000000000000000000100",
        "DATA_WIDTH": "00000000000000000000000000000010"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "we": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "waddr": {
          "direction": "input",
          "bits": [ 5, 6, 7, 8 ]
        },
        "wdata": {
          "direction": "input",
          "bits": [ 9, 10 ]
        },
        "raddr": {
          "direction": "input",
          "bits": [ 11, 12, 13, 14 ]
        },
        "rdata": {
          "direction": "output",
          "bits": [ 15, 16 ]
        }
      },
      "cells": {
        "$auto$proc_memwr.cc:45:proc_memwr$23": {
          "hide_name": 1,
          "type": "$memwr_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000000100",
            "CLK_ENABLE": "1",
            "CLK_POLARITY": "1",
            "MEMID": "\\mem",
            "PORTID": "00000000000000000000000000000000",
            "PRIORITY_MASK": "",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "mem.v:23.13-23.32"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ 17, 18, 19, 20 ],
            "CLK": [ 2 ],
            "DATA": [ 21, 22 ],
            "EN": [ 23, 24 ]
          }
        },
        "$memrd$\\mem$mem.v:24$9": {
          "hide_name": 1,
          "type": "$memrd",
          "parameters": {
            "ABITS": "00000000000000000000000000000100",
            "CLK_ENABLE": "00000000000000000000000000000000",
            "CLK_POLARITY": "00000000000000000000000000000000",
            "MEMID": "\\mem",
            "TRANSPARENT": "00000000000000000000000000000000",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "mem.v:24.18-24.21"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "output",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ 11, 12, 13, 14 ],
            "CLK": [ "x" ],
            "DATA": [ 25, 26 ],
            "EN": [ "x" ]
          }
        },
        "$procdff$19": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "mem.v:21.5-25.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 25, 26 ],
            "Q": [ 15, 16 ]
          }
        },
        "$procdff$20": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "mem.v:21.5-25.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 17, 18, 19, 20 ],
            "Q": [ 27, 28, 29, 30 ]
          }
        },
        "$procdff$21": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "mem.v:21.5-25.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 21, 22 ],
            "Q": [ 31, 32 ]
          }
        },
        "$procdff$22": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "mem.v:21.5-25.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 23, 24 ],
            "Q": [ 33, 34 ]
          }
        },
        "$procmux$11": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "mem.v:22.13-22.15|mem.v:22.9-23.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0" ],
            "B": [ "1", "1" ],
            "S": [ 4 ],
            "Y": [ 23, 24 ]
          }
        },
        "$procmux$14": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "mem.v:22.13-22.15|mem.v:22.9-23.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ 9, 10 ],
            "S": [ 4 ],
            "Y": [ 21, 22 ]
          }
        },
        "$procmux$17": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "mem.v:22.13-22.15|mem.v:22.9-23.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x" ],
            "B": [ 5, 6, 7, 8 ],
            "S": [ 4 ],
            "Y": [ 17, 18, 19, 20 ]
          }
        }
      },
      "memories": {
        "mem": {
          "hide_name": 0,
          "attributes": {
            "src": "mem.v:19.26-19.29"
          },
          "width": 2,
          "start_offset": 0,
          "size": 16
        }
      },
      "netnames": {
        "$0$memwr$\\mem$mem.v:23$1_ADDR[3:0]$3": {
          "hide_name": 1,
          "bits": [ 17, 18, 19, 20 ],
          "attributes": {
            "src": "mem.v:21.5-25.8"
          }
        },
        "$0$memwr$\\mem$mem.v:23$1_DATA[1:0]$4": {
          "hide_name": 1,
          "bits": [ 21, 22 ],
          "attributes": {
            "src": "mem.v:21.5-25.8"
          }
        },
        "$0$memwr$\\mem$mem.v:23$1_EN[1:0]$5": {
          "hide_name": 1,
          "bits": [ 23, 24 ],
          "attributes": {
            "src": "mem.v:21.5-25.8"
          }
        },
        "$0\\rdata[1:0]": {
          "hide_name": 1,
          "bits": [ 25, 26 ],
          "attributes": {
            "src": "mem.v:21.5-25.8"
          }
        },
        "$1$memwr$\\mem$mem.v:23$1_ADDR[3:0]$6": {
          "hide_name": 1,
          "bits": [ 17, 18, 19, 20 ],
          "attributes": {
            "src": "mem.v:21.5-25.8"
          }
        },
        "$1$memwr$\\mem$mem.v:23$1_DATA[1:0]$7": {
          "hide_name": 1,
          "bits": [ 21, 22 ],
          "attributes": {
            "src": "mem.v:21.5-25.8"
          }
        },
        "$1$memwr$\\mem$mem.v:23$1_EN[1:0]$8": {
          "hide_name": 1,
          "bits": [ 23, 24 ],
          "attributes": {
            "src": "mem.v:21.5-25.8"
          }
        },
        "$memrd$\\mem$mem.v:24$9_DATA": {
          "hide_name": 1,
          "bits": [ 25, 26 ],
          "attributes": {
            "src": "mem.v:24.18-24.21"
          }
        },
        "$memwr$\\mem$mem.v:23$1_ADDR": {
          "hide_name": 1,
          "bits": [ 27, 28, 29, 30 ],
          "attributes": {
            "src": "mem.v:0.0-0.0"
          }
        },
        "$memwr$\\mem$mem.v:23$1_DATA": {
          "hide_name": 1,
          "bits": [ 31, 32 ],
          "attributes": {
            "src": "mem.v:0.0-0.0"
          }
        },
        "$memwr$\\mem$mem.v:23$1_EN": {
          "hide_name": 1,
          "bits": [ 33, 34 ],
          "attributes": {
            "src": "mem.v:0.0-0.0"
          }
        },
        "$procmux$11_Y": {
          "hide_name": 1,
          "bits": [ 23, 24 ],
          "attributes": {
          }
        },
        "$procmux$12_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$14_Y": {
          "hide_name": 1,
          "bits": [ 21, 22 ],
          "attributes": {
          }
        },
        "$procmux$15_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$17_Y": {
          "hide_name": 1,
          "bits": [ 17, 18, 19, 20 ],
          "attributes": {
          }
        },
        "$procmux$18_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "mem.v:5.34-5.37"
          }
        },
        "raddr": {
          "hide_name": 0,
          "bits": [ 11, 12, 13, 14 ],
          "attributes": {
            "src": "mem.v:14.34-14.39"
          }
        },
        "rdata": {
          "hide_name": 0,
          "bits": [ 15, 16 ],
          "attributes": {
            "src": "mem.v:15.34-15.39"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "mem.v:6.34-6.37"
          }
        },
        "waddr": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8 ],
          "attributes": {
            "src": "mem.v:10.34-10.39"
          }
        },
        "wdata": {
          "hide_name": 0,
          "bits": [ 9, 10 ],
          "attributes": {
            "src": "mem.v:11.34-11.39"
          }
        },
        "we": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "mem.v:9.34-9.36"
          }
        }
      }
    }
  }
}
