vendor_name = ModelSim
source_file = 1, C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/Multiplicador/Counter/Counter.v
source_file = 1, C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/Multiplicador/Control_MULTI/Control_MULTI.v
source_file = 1, C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/Multiplicador/Adder/Adder.v
source_file = 1, C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/Multiplicador/ACC/ACC.v
source_file = 1, C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/Multiplicador/Multiplicador.v
source_file = 1, C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/BusController/BusController.v
source_file = 1, C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/PLL_MIPS.qip
source_file = 1, C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/PLL_MIPS.v
source_file = 1, C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v
source_file = 1, C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/ADDRDecoding/ADDRDecoding.v
source_file = 1, C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/ALU/alu.v
source_file = 1, C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/Control/control.v
source_file = 1, C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/DataMemory/datamemory.v
source_file = 1, C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/Extend/extend.v
source_file = 1, C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/InstructionMemory/instructionmemory.v
source_file = 1, C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/MUX/mux.v
source_file = 1, C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/PC/pc.v
source_file = 1, C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/Register/Register.v
source_file = 1, C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/RegisterFile/registerfile.v
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/db/pll_mips_altpll.v
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/db/altsyncram_fli1.tdf
source_file = 1, C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/db/cpu.ram0_datamemory_1d545f57.hdl.mif
source_file = 1, C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/db/altsyncram_br71.tdf
source_file = 1, C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/db/cpu.ram0_instructionmemory_56655cf4.hdl.mif
design_name = cpu
instance = comp, \cs~output , cs~output, cpu, 1
instance = comp, \wr_rd~output , wr_rd~output, cpu, 1
instance = comp, \ADDR[0]~output , ADDR[0]~output, cpu, 1
instance = comp, \ADDR[1]~output , ADDR[1]~output, cpu, 1
instance = comp, \ADDR[2]~output , ADDR[2]~output, cpu, 1
instance = comp, \ADDR[3]~output , ADDR[3]~output, cpu, 1
instance = comp, \ADDR[4]~output , ADDR[4]~output, cpu, 1
instance = comp, \ADDR[5]~output , ADDR[5]~output, cpu, 1
instance = comp, \ADDR[6]~output , ADDR[6]~output, cpu, 1
instance = comp, \ADDR[7]~output , ADDR[7]~output, cpu, 1
instance = comp, \ADDR[8]~output , ADDR[8]~output, cpu, 1
instance = comp, \ADDR[9]~output , ADDR[9]~output, cpu, 1
instance = comp, \ADDR[10]~output , ADDR[10]~output, cpu, 1
instance = comp, \ADDR[11]~output , ADDR[11]~output, cpu, 1
instance = comp, \ADDR[12]~output , ADDR[12]~output, cpu, 1
instance = comp, \ADDR[13]~output , ADDR[13]~output, cpu, 1
instance = comp, \ADDR[14]~output , ADDR[14]~output, cpu, 1
instance = comp, \ADDR[15]~output , ADDR[15]~output, cpu, 1
instance = comp, \Data_BUS_WRITE[0]~output , Data_BUS_WRITE[0]~output, cpu, 1
instance = comp, \Data_BUS_WRITE[1]~output , Data_BUS_WRITE[1]~output, cpu, 1
instance = comp, \Data_BUS_WRITE[2]~output , Data_BUS_WRITE[2]~output, cpu, 1
instance = comp, \Data_BUS_WRITE[3]~output , Data_BUS_WRITE[3]~output, cpu, 1
instance = comp, \Data_BUS_WRITE[4]~output , Data_BUS_WRITE[4]~output, cpu, 1
instance = comp, \Data_BUS_WRITE[5]~output , Data_BUS_WRITE[5]~output, cpu, 1
instance = comp, \Data_BUS_WRITE[6]~output , Data_BUS_WRITE[6]~output, cpu, 1
instance = comp, \Data_BUS_WRITE[7]~output , Data_BUS_WRITE[7]~output, cpu, 1
instance = comp, \Data_BUS_WRITE[8]~output , Data_BUS_WRITE[8]~output, cpu, 1
instance = comp, \Data_BUS_WRITE[9]~output , Data_BUS_WRITE[9]~output, cpu, 1
instance = comp, \Data_BUS_WRITE[10]~output , Data_BUS_WRITE[10]~output, cpu, 1
instance = comp, \Data_BUS_WRITE[11]~output , Data_BUS_WRITE[11]~output, cpu, 1
instance = comp, \Data_BUS_WRITE[12]~output , Data_BUS_WRITE[12]~output, cpu, 1
instance = comp, \Data_BUS_WRITE[13]~output , Data_BUS_WRITE[13]~output, cpu, 1
instance = comp, \Data_BUS_WRITE[14]~output , Data_BUS_WRITE[14]~output, cpu, 1
instance = comp, \Data_BUS_WRITE[15]~output , Data_BUS_WRITE[15]~output, cpu, 1
instance = comp, \Data_BUS_WRITE[16]~output , Data_BUS_WRITE[16]~output, cpu, 1
instance = comp, \Data_BUS_WRITE[17]~output , Data_BUS_WRITE[17]~output, cpu, 1
instance = comp, \Data_BUS_WRITE[18]~output , Data_BUS_WRITE[18]~output, cpu, 1
instance = comp, \Data_BUS_WRITE[19]~output , Data_BUS_WRITE[19]~output, cpu, 1
instance = comp, \Data_BUS_WRITE[20]~output , Data_BUS_WRITE[20]~output, cpu, 1
instance = comp, \Data_BUS_WRITE[21]~output , Data_BUS_WRITE[21]~output, cpu, 1
instance = comp, \Data_BUS_WRITE[22]~output , Data_BUS_WRITE[22]~output, cpu, 1
instance = comp, \Data_BUS_WRITE[23]~output , Data_BUS_WRITE[23]~output, cpu, 1
instance = comp, \Data_BUS_WRITE[24]~output , Data_BUS_WRITE[24]~output, cpu, 1
instance = comp, \Data_BUS_WRITE[25]~output , Data_BUS_WRITE[25]~output, cpu, 1
instance = comp, \Data_BUS_WRITE[26]~output , Data_BUS_WRITE[26]~output, cpu, 1
instance = comp, \Data_BUS_WRITE[27]~output , Data_BUS_WRITE[27]~output, cpu, 1
instance = comp, \Data_BUS_WRITE[28]~output , Data_BUS_WRITE[28]~output, cpu, 1
instance = comp, \Data_BUS_WRITE[29]~output , Data_BUS_WRITE[29]~output, cpu, 1
instance = comp, \Data_BUS_WRITE[30]~output , Data_BUS_WRITE[30]~output, cpu, 1
instance = comp, \Data_BUS_WRITE[31]~output , Data_BUS_WRITE[31]~output, cpu, 1
instance = comp, \WriteBack[0]~output , WriteBack[0]~output, cpu, 1
instance = comp, \WriteBack[1]~output , WriteBack[1]~output, cpu, 1
instance = comp, \WriteBack[2]~output , WriteBack[2]~output, cpu, 1
instance = comp, \WriteBack[3]~output , WriteBack[3]~output, cpu, 1
instance = comp, \WriteBack[4]~output , WriteBack[4]~output, cpu, 1
instance = comp, \WriteBack[5]~output , WriteBack[5]~output, cpu, 1
instance = comp, \WriteBack[6]~output , WriteBack[6]~output, cpu, 1
instance = comp, \WriteBack[7]~output , WriteBack[7]~output, cpu, 1
instance = comp, \WriteBack[8]~output , WriteBack[8]~output, cpu, 1
instance = comp, \WriteBack[9]~output , WriteBack[9]~output, cpu, 1
instance = comp, \WriteBack[10]~output , WriteBack[10]~output, cpu, 1
instance = comp, \WriteBack[11]~output , WriteBack[11]~output, cpu, 1
instance = comp, \WriteBack[12]~output , WriteBack[12]~output, cpu, 1
instance = comp, \WriteBack[13]~output , WriteBack[13]~output, cpu, 1
instance = comp, \WriteBack[14]~output , WriteBack[14]~output, cpu, 1
instance = comp, \WriteBack[15]~output , WriteBack[15]~output, cpu, 1
instance = comp, \WriteBack[16]~output , WriteBack[16]~output, cpu, 1
instance = comp, \WriteBack[17]~output , WriteBack[17]~output, cpu, 1
instance = comp, \WriteBack[18]~output , WriteBack[18]~output, cpu, 1
instance = comp, \WriteBack[19]~output , WriteBack[19]~output, cpu, 1
instance = comp, \WriteBack[20]~output , WriteBack[20]~output, cpu, 1
instance = comp, \WriteBack[21]~output , WriteBack[21]~output, cpu, 1
instance = comp, \WriteBack[22]~output , WriteBack[22]~output, cpu, 1
instance = comp, \WriteBack[23]~output , WriteBack[23]~output, cpu, 1
instance = comp, \WriteBack[24]~output , WriteBack[24]~output, cpu, 1
instance = comp, \WriteBack[25]~output , WriteBack[25]~output, cpu, 1
instance = comp, \WriteBack[26]~output , WriteBack[26]~output, cpu, 1
instance = comp, \WriteBack[27]~output , WriteBack[27]~output, cpu, 1
instance = comp, \WriteBack[28]~output , WriteBack[28]~output, cpu, 1
instance = comp, \WriteBack[29]~output , WriteBack[29]~output, cpu, 1
instance = comp, \WriteBack[30]~output , WriteBack[30]~output, cpu, 1
instance = comp, \WriteBack[31]~output , WriteBack[31]~output, cpu, 1
instance = comp, \~ALTERA_NCEO~~obuf , ~ALTERA_NCEO~~obuf, cpu, 1
instance = comp, \~ALTERA_DCLK~~obuf , ~ALTERA_DCLK~~obuf, cpu, 1
instance = comp, \resetclk~input , resetclk~input, cpu, 1
instance = comp, \CLK~input , CLK~input, cpu, 1
instance = comp, \PLLGenerator|altpll_component|auto_generated|pll1 , PLLGenerator|altpll_component|auto_generated|pll1, cpu, 1
instance = comp, \CLK_SYS~clkctrl , CLK_SYS~clkctrl, cpu, 1
instance = comp, \pc_MIPS|reg_pc[0]~27 , pc_MIPS|reg_pc[0]~27, cpu, 1
instance = comp, \reset~input , reset~input, cpu, 1
instance = comp, \reset~inputclkctrl , reset~inputclkctrl, cpu, 1
instance = comp, \pc_MIPS|reg_pc[0] , pc_MIPS|reg_pc[0], cpu, 1
instance = comp, \pc_MIPS|reg_pc[1]~9 , pc_MIPS|reg_pc[1]~9, cpu, 1
instance = comp, \pc_MIPS|reg_pc[1] , pc_MIPS|reg_pc[1], cpu, 1
instance = comp, \pc_MIPS|reg_pc[2]~11 , pc_MIPS|reg_pc[2]~11, cpu, 1
instance = comp, \pc_MIPS|reg_pc[2] , pc_MIPS|reg_pc[2], cpu, 1
instance = comp, \pc_MIPS|reg_pc[3]~13 , pc_MIPS|reg_pc[3]~13, cpu, 1
instance = comp, \pc_MIPS|reg_pc[3] , pc_MIPS|reg_pc[3], cpu, 1
instance = comp, \pc_MIPS|reg_pc[4]~15 , pc_MIPS|reg_pc[4]~15, cpu, 1
instance = comp, \pc_MIPS|reg_pc[4] , pc_MIPS|reg_pc[4], cpu, 1
instance = comp, \pc_MIPS|reg_pc[5]~17 , pc_MIPS|reg_pc[5]~17, cpu, 1
instance = comp, \pc_MIPS|reg_pc[5] , pc_MIPS|reg_pc[5], cpu, 1
instance = comp, \pc_MIPS|reg_pc[6]~19 , pc_MIPS|reg_pc[6]~19, cpu, 1
instance = comp, \pc_MIPS|reg_pc[6] , pc_MIPS|reg_pc[6], cpu, 1
instance = comp, \pc_MIPS|reg_pc[7]~21 , pc_MIPS|reg_pc[7]~21, cpu, 1
instance = comp, \pc_MIPS|reg_pc[7] , pc_MIPS|reg_pc[7], cpu, 1
instance = comp, \pc_MIPS|reg_pc[8]~23 , pc_MIPS|reg_pc[8]~23, cpu, 1
instance = comp, \pc_MIPS|reg_pc[8] , pc_MIPS|reg_pc[8], cpu, 1
instance = comp, \pc_MIPS|reg_pc[9]~25 , pc_MIPS|reg_pc[9]~25, cpu, 1
instance = comp, \pc_MIPS|reg_pc[9] , pc_MIPS|reg_pc[9], cpu, 1
instance = comp, \im|instructionInt_rtl_0|auto_generated|ram_block1a21 , im|instructionInt_rtl_0|auto_generated|ram_block1a21, cpu, 1
instance = comp, \instruction[24] , instruction[24], cpu, 1
instance = comp, \im|instructionInt_rtl_0|auto_generated|ram_block1a0 , im|instructionInt_rtl_0|auto_generated|ram_block1a0, cpu, 1
instance = comp, \instruction[31] , instruction[31], cpu, 1
instance = comp, \instruction[29] , instruction[29], cpu, 1
instance = comp, \instruction[26] , instruction[26], cpu, 1
instance = comp, \instruction[27] , instruction[27], cpu, 1
instance = comp, \instruction[28] , instruction[28], cpu, 1
instance = comp, \control_MIPS|WideOr2~0 , control_MIPS|WideOr2~0, cpu, 1
instance = comp, \instruction[30] , instruction[30], cpu, 1
instance = comp, \control_MIPS|output_control[20]~8 , control_MIPS|output_control[20]~8, cpu, 1
instance = comp, \instruction[21] , instruction[21], cpu, 1
instance = comp, \control_MIPS|output_control[17]~9 , control_MIPS|output_control[17]~9, cpu, 1
instance = comp, \control_MIPS|output_control[0]~0 , control_MIPS|output_control[0]~0, cpu, 1
instance = comp, \control_MIPS|output_control[0]~6 , control_MIPS|output_control[0]~6, cpu, 1
instance = comp, \register_CTRL_1|saida[0] , register_CTRL_1|saida[0], cpu, 1
instance = comp, \output_register_ctrl_1[0] , output_register_ctrl_1[0], cpu, 1
instance = comp, \register_CTRL_2|saida[0] , register_CTRL_2|saida[0], cpu, 1
instance = comp, \register_CTRL_3|saida[0]~feeder , register_CTRL_3|saida[0]~feeder, cpu, 1
instance = comp, \register_CTRL_3|saida[0] , register_CTRL_3|saida[0], cpu, 1
instance = comp, \Data_BUS_READ[8]~input , Data_BUS_READ[8]~input, cpu, 1
instance = comp, \control_MIPS|Decoder1~0 , control_MIPS|Decoder1~0, cpu, 1
instance = comp, \register_CTRL_1|saida[1] , register_CTRL_1|saida[1], cpu, 1
instance = comp, \output_register_ctrl_1[1] , output_register_ctrl_1[1], cpu, 1
instance = comp, \register_CTRL_2|saida[1] , register_CTRL_2|saida[1], cpu, 1
instance = comp, \CLK_MUL~clkctrl , CLK_MUL~clkctrl, cpu, 1
instance = comp, \instruction[25] , instruction[25], cpu, 1
instance = comp, \control_MIPS|output_control[21]~11 , control_MIPS|output_control[21]~11, cpu, 1
instance = comp, \registerfile_MIPS|s0~0 , registerfile_MIPS|s0~0, cpu, 1
instance = comp, \im|instructionInt_rtl_0|auto_generated|ram_block1a12 , im|instructionInt_rtl_0|auto_generated|ram_block1a12, cpu, 1
instance = comp, \instruction[13] , instruction[13], cpu, 1
instance = comp, \register_CTRL_1|saida[7]~0 , register_CTRL_1|saida[7]~0, cpu, 1
instance = comp, \instruction[18] , instruction[18], cpu, 1
instance = comp, \control_MIPS|Selector2~0 , control_MIPS|Selector2~0, cpu, 1
instance = comp, \register_CTRL_1|saida[9] , register_CTRL_1|saida[9], cpu, 1
instance = comp, \output_register_ctrl_1[9] , output_register_ctrl_1[9], cpu, 1
instance = comp, \register_CTRL_2|saida[9] , register_CTRL_2|saida[9], cpu, 1
instance = comp, \register_CTRL_3|saida[9] , register_CTRL_3|saida[9], cpu, 1
instance = comp, \instruction[17] , instruction[17], cpu, 1
instance = comp, \instruction[12] , instruction[12], cpu, 1
instance = comp, \control_MIPS|Selector3~0 , control_MIPS|Selector3~0, cpu, 1
instance = comp, \register_CTRL_1|saida[8] , register_CTRL_1|saida[8], cpu, 1
instance = comp, \output_register_ctrl_1[8] , output_register_ctrl_1[8], cpu, 1
instance = comp, \register_CTRL_2|saida[8] , register_CTRL_2|saida[8], cpu, 1
instance = comp, \register_CTRL_3|saida[8] , register_CTRL_3|saida[8], cpu, 1
instance = comp, \instruction[16] , instruction[16], cpu, 1
instance = comp, \im|instructionInt_rtl_0|auto_generated|ram_block1a3 , im|instructionInt_rtl_0|auto_generated|ram_block1a3, cpu, 1
instance = comp, \instruction[11] , instruction[11], cpu, 1
instance = comp, \control_MIPS|Selector4~0 , control_MIPS|Selector4~0, cpu, 1
instance = comp, \register_CTRL_1|saida[7] , register_CTRL_1|saida[7], cpu, 1
instance = comp, \output_register_ctrl_1[7] , output_register_ctrl_1[7], cpu, 1
instance = comp, \register_CTRL_2|saida[7] , register_CTRL_2|saida[7], cpu, 1
instance = comp, \register_CTRL_3|saida[7]~feeder , register_CTRL_3|saida[7]~feeder, cpu, 1
instance = comp, \register_CTRL_3|saida[7] , register_CTRL_3|saida[7], cpu, 1
instance = comp, \instruction[19] , instruction[19], cpu, 1
instance = comp, \instruction[14] , instruction[14], cpu, 1
instance = comp, \control_MIPS|Selector1~0 , control_MIPS|Selector1~0, cpu, 1
instance = comp, \register_CTRL_1|saida[10] , register_CTRL_1|saida[10], cpu, 1
instance = comp, \output_register_ctrl_1[10] , output_register_ctrl_1[10], cpu, 1
instance = comp, \register_CTRL_2|saida[10] , register_CTRL_2|saida[10], cpu, 1
instance = comp, \register_CTRL_3|saida[10]~feeder , register_CTRL_3|saida[10]~feeder, cpu, 1
instance = comp, \register_CTRL_3|saida[10] , register_CTRL_3|saida[10], cpu, 1
instance = comp, \instruction[20] , instruction[20], cpu, 1
instance = comp, \instruction[15] , instruction[15], cpu, 1
instance = comp, \control_MIPS|Selector0~0 , control_MIPS|Selector0~0, cpu, 1
instance = comp, \register_CTRL_1|saida[11] , register_CTRL_1|saida[11], cpu, 1
instance = comp, \output_register_ctrl_1[11] , output_register_ctrl_1[11], cpu, 1
instance = comp, \register_CTRL_2|saida[11] , register_CTRL_2|saida[11], cpu, 1
instance = comp, \register_CTRL_3|saida[11]~feeder , register_CTRL_3|saida[11]~feeder, cpu, 1
instance = comp, \register_CTRL_3|saida[11] , register_CTRL_3|saida[11], cpu, 1
instance = comp, \control_MIPS|output_control[22]~18 , control_MIPS|output_control[22]~18, cpu, 1
instance = comp, \control_MIPS|output_control[22]~19 , control_MIPS|output_control[22]~19, cpu, 1
instance = comp, \register_CTRL_1|saida[22] , register_CTRL_1|saida[22], cpu, 1
instance = comp, \output_register_ctrl_1[22] , output_register_ctrl_1[22], cpu, 1
instance = comp, \register_CTRL_2|saida[22] , register_CTRL_2|saida[22], cpu, 1
instance = comp, \register_CTRL_3|saida[22]~feeder , register_CTRL_3|saida[22]~feeder, cpu, 1
instance = comp, \register_CTRL_3|saida[22] , register_CTRL_3|saida[22], cpu, 1
instance = comp, \registerfile_MIPS|t1[11]~0 , registerfile_MIPS|t1[11]~0, cpu, 1
instance = comp, \registerfile_MIPS|t1[11]~1 , registerfile_MIPS|t1[11]~1, cpu, 1
instance = comp, \registerfile_MIPS|t1[0] , registerfile_MIPS|t1[0], cpu, 1
instance = comp, \instruction[22] , instruction[22], cpu, 1
instance = comp, \control_MIPS|output_control[18]~10 , control_MIPS|output_control[18]~10, cpu, 1
instance = comp, \registerfile_MIPS|t2[5]~0 , registerfile_MIPS|t2[5]~0, cpu, 1
instance = comp, \registerfile_MIPS|t0[11]~0 , registerfile_MIPS|t0[11]~0, cpu, 1
instance = comp, \registerfile_MIPS|t0[0] , registerfile_MIPS|t0[0], cpu, 1
instance = comp, \registerfile_MIPS|Mux31~0 , registerfile_MIPS|Mux31~0, cpu, 1
instance = comp, \registerfile_MIPS|t3[1]~0 , registerfile_MIPS|t3[1]~0, cpu, 1
instance = comp, \registerfile_MIPS|t3[0] , registerfile_MIPS|t3[0], cpu, 1
instance = comp, \registerfile_MIPS|t2[5]~1 , registerfile_MIPS|t2[5]~1, cpu, 1
instance = comp, \registerfile_MIPS|t2[0] , registerfile_MIPS|t2[0], cpu, 1
instance = comp, \registerfile_MIPS|Mux31~1 , registerfile_MIPS|Mux31~1, cpu, 1
instance = comp, \instruction[23] , instruction[23], cpu, 1
instance = comp, \control_MIPS|output_control[19]~7 , control_MIPS|output_control[19]~7, cpu, 1
instance = comp, \registerfile_MIPS|s5[28]~0 , registerfile_MIPS|s5[28]~0, cpu, 1
instance = comp, \registerfile_MIPS|s1[26]~0 , registerfile_MIPS|s1[26]~0, cpu, 1
instance = comp, \registerfile_MIPS|s1[0] , registerfile_MIPS|s1[0], cpu, 1
instance = comp, \registerfile_MIPS|s6[26]~0 , registerfile_MIPS|s6[26]~0, cpu, 1
instance = comp, \registerfile_MIPS|s0[18]~1 , registerfile_MIPS|s0[18]~1, cpu, 1
instance = comp, \registerfile_MIPS|s0[0] , registerfile_MIPS|s0[0], cpu, 1
instance = comp, \registerfile_MIPS|Mux31~4 , registerfile_MIPS|Mux31~4, cpu, 1
instance = comp, \registerfile_MIPS|s3[17]~0 , registerfile_MIPS|s3[17]~0, cpu, 1
instance = comp, \registerfile_MIPS|s3[0] , registerfile_MIPS|s3[0], cpu, 1
instance = comp, \registerfile_MIPS|s2[26]~0 , registerfile_MIPS|s2[26]~0, cpu, 1
instance = comp, \registerfile_MIPS|s2[0] , registerfile_MIPS|s2[0], cpu, 1
instance = comp, \registerfile_MIPS|Mux31~5 , registerfile_MIPS|Mux31~5, cpu, 1
instance = comp, \registerfile_MIPS|s5[28]~1 , registerfile_MIPS|s5[28]~1, cpu, 1
instance = comp, \registerfile_MIPS|s5[0] , registerfile_MIPS|s5[0], cpu, 1
instance = comp, \registerfile_MIPS|s7[7]~0 , registerfile_MIPS|s7[7]~0, cpu, 1
instance = comp, \registerfile_MIPS|s7[0] , registerfile_MIPS|s7[0], cpu, 1
instance = comp, \registerfile_MIPS|s4[19]~0 , registerfile_MIPS|s4[19]~0, cpu, 1
instance = comp, \registerfile_MIPS|s4[0] , registerfile_MIPS|s4[0], cpu, 1
instance = comp, \registerfile_MIPS|s6[26]~1 , registerfile_MIPS|s6[26]~1, cpu, 1
instance = comp, \registerfile_MIPS|s6[0] , registerfile_MIPS|s6[0], cpu, 1
instance = comp, \registerfile_MIPS|Mux31~2 , registerfile_MIPS|Mux31~2, cpu, 1
instance = comp, \registerfile_MIPS|Mux31~3 , registerfile_MIPS|Mux31~3, cpu, 1
instance = comp, \registerfile_MIPS|Mux31~6 , registerfile_MIPS|Mux31~6, cpu, 1
instance = comp, \registerfile_MIPS|t7[21]~0 , registerfile_MIPS|t7[21]~0, cpu, 1
instance = comp, \registerfile_MIPS|t7[0] , registerfile_MIPS|t7[0], cpu, 1
instance = comp, \registerfile_MIPS|t5[14]~0 , registerfile_MIPS|t5[14]~0, cpu, 1
instance = comp, \registerfile_MIPS|t5[0] , registerfile_MIPS|t5[0], cpu, 1
instance = comp, \registerfile_MIPS|t6[22]~0 , registerfile_MIPS|t6[22]~0, cpu, 1
instance = comp, \registerfile_MIPS|t6[0] , registerfile_MIPS|t6[0], cpu, 1
instance = comp, \registerfile_MIPS|t4[9]~0 , registerfile_MIPS|t4[9]~0, cpu, 1
instance = comp, \registerfile_MIPS|t4[0] , registerfile_MIPS|t4[0], cpu, 1
instance = comp, \registerfile_MIPS|Mux31~7 , registerfile_MIPS|Mux31~7, cpu, 1
instance = comp, \registerfile_MIPS|Mux31~8 , registerfile_MIPS|Mux31~8, cpu, 1
instance = comp, \registerfile_MIPS|Mux31~9 , registerfile_MIPS|Mux31~9, cpu, 1
instance = comp, \registerfile_MIPS|Mux31~10 , registerfile_MIPS|Mux31~10, cpu, 1
instance = comp, \register_A|saida[0] , register_A|saida[0], cpu, 1
instance = comp, \output_register_A[0] , output_register_A[0], cpu, 1
instance = comp, \multiplicador|COUNT0|n[0]~6 , multiplicador|COUNT0|n[0]~6, cpu, 1
instance = comp, \instruction[5] , instruction[5], cpu, 1
instance = comp, \control_MIPS|output_control[3]~12 , control_MIPS|output_control[3]~12, cpu, 1
instance = comp, \instruction[0] , instruction[0], cpu, 1
instance = comp, \instruction[1] , instruction[1], cpu, 1
instance = comp, \instruction[4] , instruction[4], cpu, 1
instance = comp, \instruction[3] , instruction[3], cpu, 1
instance = comp, \instruction[2] , instruction[2], cpu, 1
instance = comp, \control_MIPS|output_control[5]~15 , control_MIPS|output_control[5]~15, cpu, 1
instance = comp, \control_MIPS|output_control[5]~16 , control_MIPS|output_control[5]~16, cpu, 1
instance = comp, \register_CTRL_1|saida[5] , register_CTRL_1|saida[5], cpu, 1
instance = comp, \output_register_ctrl_1[5] , output_register_ctrl_1[5], cpu, 1
instance = comp, \multiplicador|COUNT0|Equal0~0 , multiplicador|COUNT0|Equal0~0, cpu, 1
instance = comp, \multiplicador|COUNT0|n[4]~15 , multiplicador|COUNT0|n[4]~15, cpu, 1
instance = comp, \multiplicador|COUNT0|n[5]~17 , multiplicador|COUNT0|n[5]~17, cpu, 1
instance = comp, \~GND , ~GND, cpu, 1
instance = comp, \multiplicador|COUNT0|n[5]~8 , multiplicador|COUNT0|n[5]~8, cpu, 1
instance = comp, \multiplicador|COUNT0|n[5] , multiplicador|COUNT0|n[5], cpu, 1
instance = comp, \multiplicador|CON0|state~11 , multiplicador|CON0|state~11, cpu, 1
instance = comp, \multiplicador|CON0|state.S3 , multiplicador|CON0|state.S3, cpu, 1
instance = comp, \multiplicador|CON0|Selector0~0 , multiplicador|CON0|Selector0~0, cpu, 1
instance = comp, \multiplicador|CON0|state.S0 , multiplicador|CON0|state.S0, cpu, 1
instance = comp, \multiplicador|CON0|Load~0 , multiplicador|CON0|Load~0, cpu, 1
instance = comp, \multiplicador|COUNT0|n[0] , multiplicador|COUNT0|n[0], cpu, 1
instance = comp, \multiplicador|COUNT0|n[1]~9 , multiplicador|COUNT0|n[1]~9, cpu, 1
instance = comp, \multiplicador|COUNT0|n[1] , multiplicador|COUNT0|n[1], cpu, 1
instance = comp, \multiplicador|COUNT0|n[2]~11 , multiplicador|COUNT0|n[2]~11, cpu, 1
instance = comp, \multiplicador|COUNT0|n[2] , multiplicador|COUNT0|n[2], cpu, 1
instance = comp, \multiplicador|COUNT0|n[3]~13 , multiplicador|COUNT0|n[3]~13, cpu, 1
instance = comp, \multiplicador|COUNT0|n[3] , multiplicador|COUNT0|n[3], cpu, 1
instance = comp, \multiplicador|COUNT0|n[4] , multiplicador|COUNT0|n[4], cpu, 1
instance = comp, \multiplicador|CON0|Selector1~0 , multiplicador|CON0|Selector1~0, cpu, 1
instance = comp, \multiplicador|CON0|Selector1~1 , multiplicador|CON0|Selector1~1, cpu, 1
instance = comp, \multiplicador|CON0|state.S1 , multiplicador|CON0|state.S1, cpu, 1
instance = comp, \multiplicador|CON0|state.S2 , multiplicador|CON0|state.S2, cpu, 1
instance = comp, \register_IMM|saida[1] , register_IMM|saida[1], cpu, 1
instance = comp, \output_register_ctrl_1[6] , output_register_ctrl_1[6], cpu, 1
instance = comp, \register_D_2|saida[1] , register_D_2|saida[1], cpu, 1
instance = comp, \Data_BUS_READ[1]~input , Data_BUS_READ[1]~input, cpu, 1
instance = comp, \control_MIPS|output_control[4]~13 , control_MIPS|output_control[4]~13, cpu, 1
instance = comp, \control_MIPS|output_control[4]~14 , control_MIPS|output_control[4]~14, cpu, 1
instance = comp, \register_CTRL_1|saida[4] , register_CTRL_1|saida[4], cpu, 1
instance = comp, \output_register_ctrl_1[4] , output_register_ctrl_1[4], cpu, 1
instance = comp, \register_D_1|saida[6]~0 , register_D_1|saida[6]~0, cpu, 1
instance = comp, \register_IMM|saida[2] , register_IMM|saida[2], cpu, 1
instance = comp, \registerfile_MIPS|s4[2] , registerfile_MIPS|s4[2], cpu, 1
instance = comp, \control_MIPS|output_control[12]~2 , control_MIPS|output_control[12]~2, cpu, 1
instance = comp, \registerfile_MIPS|s5[2] , registerfile_MIPS|s5[2], cpu, 1
instance = comp, \control_MIPS|output_control[13]~1 , control_MIPS|output_control[13]~1, cpu, 1
instance = comp, \registerfile_MIPS|Mux61~0 , registerfile_MIPS|Mux61~0, cpu, 1
instance = comp, \registerfile_MIPS|s7[2] , registerfile_MIPS|s7[2], cpu, 1
instance = comp, \registerfile_MIPS|s6[2] , registerfile_MIPS|s6[2], cpu, 1
instance = comp, \registerfile_MIPS|Mux61~1 , registerfile_MIPS|Mux61~1, cpu, 1
instance = comp, \registerfile_MIPS|t7[2] , registerfile_MIPS|t7[2], cpu, 1
instance = comp, \registerfile_MIPS|t5[2] , registerfile_MIPS|t5[2], cpu, 1
instance = comp, \registerfile_MIPS|t4[2] , registerfile_MIPS|t4[2], cpu, 1
instance = comp, \registerfile_MIPS|Mux61~7 , registerfile_MIPS|Mux61~7, cpu, 1
instance = comp, \registerfile_MIPS|t6[2] , registerfile_MIPS|t6[2], cpu, 1
instance = comp, \registerfile_MIPS|Mux61~8 , registerfile_MIPS|Mux61~8, cpu, 1
instance = comp, \control_MIPS|output_control[14]~4 , control_MIPS|output_control[14]~4, cpu, 1
instance = comp, \registerfile_MIPS|t3[2] , registerfile_MIPS|t3[2], cpu, 1
instance = comp, \registerfile_MIPS|t0[2] , registerfile_MIPS|t0[2], cpu, 1
instance = comp, \registerfile_MIPS|t2[2] , registerfile_MIPS|t2[2], cpu, 1
instance = comp, \registerfile_MIPS|Mux61~2 , registerfile_MIPS|Mux61~2, cpu, 1
instance = comp, \registerfile_MIPS|Mux61~3 , registerfile_MIPS|Mux61~3, cpu, 1
instance = comp, \registerfile_MIPS|s3[2] , registerfile_MIPS|s3[2], cpu, 1
instance = comp, \registerfile_MIPS|s2[2] , registerfile_MIPS|s2[2], cpu, 1
instance = comp, \registerfile_MIPS|s0[2] , registerfile_MIPS|s0[2], cpu, 1
instance = comp, \registerfile_MIPS|Mux61~4 , registerfile_MIPS|Mux61~4, cpu, 1
instance = comp, \registerfile_MIPS|s1[2] , registerfile_MIPS|s1[2], cpu, 1
instance = comp, \registerfile_MIPS|Mux61~5 , registerfile_MIPS|Mux61~5, cpu, 1
instance = comp, \control_MIPS|output_control[15]~3 , control_MIPS|output_control[15]~3, cpu, 1
instance = comp, \registerfile_MIPS|Mux61~6 , registerfile_MIPS|Mux61~6, cpu, 1
instance = comp, \registerfile_MIPS|Mux61~9 , registerfile_MIPS|Mux61~9, cpu, 1
instance = comp, \control_MIPS|output_control[16]~5 , control_MIPS|output_control[16]~5, cpu, 1
instance = comp, \register_B_1|saida[2] , register_B_1|saida[2], cpu, 1
instance = comp, \output_register_B_1[2] , output_register_B_1[2], cpu, 1
instance = comp, \mux_Execute_2|out[2]~31 , mux_Execute_2|out[2]~31, cpu, 1
instance = comp, \control_MIPS|alu_control~0 , control_MIPS|alu_control~0, cpu, 1
instance = comp, \control_MIPS|output_control[3]~17 , control_MIPS|output_control[3]~17, cpu, 1
instance = comp, \register_CTRL_1|saida[3] , register_CTRL_1|saida[3], cpu, 1
instance = comp, \output_register_ctrl_1[3] , output_register_ctrl_1[3], cpu, 1
instance = comp, \register_D_1|saida[6]~1 , register_D_1|saida[6]~1, cpu, 1
instance = comp, \mux_Execute_2|out[2]~32 , mux_Execute_2|out[2]~32, cpu, 1
instance = comp, \alu_MIPS|Add0~9 , alu_MIPS|Add0~9, cpu, 1
instance = comp, \alu_MIPS|Add0~10 , alu_MIPS|Add0~10, cpu, 1
instance = comp, \registerfile_MIPS|s0~2 , registerfile_MIPS|s0~2, cpu, 1
instance = comp, \registerfile_MIPS|s2[1] , registerfile_MIPS|s2[1], cpu, 1
instance = comp, \registerfile_MIPS|t2[1] , registerfile_MIPS|t2[1], cpu, 1
instance = comp, \registerfile_MIPS|Mux30~0 , registerfile_MIPS|Mux30~0, cpu, 1
instance = comp, \registerfile_MIPS|s6[1] , registerfile_MIPS|s6[1], cpu, 1
instance = comp, \registerfile_MIPS|t6[1] , registerfile_MIPS|t6[1], cpu, 1
instance = comp, \registerfile_MIPS|Mux30~1 , registerfile_MIPS|Mux30~1, cpu, 1
instance = comp, \registerfile_MIPS|s0[1] , registerfile_MIPS|s0[1], cpu, 1
instance = comp, \registerfile_MIPS|t0[1] , registerfile_MIPS|t0[1], cpu, 1
instance = comp, \registerfile_MIPS|Mux30~4 , registerfile_MIPS|Mux30~4, cpu, 1
instance = comp, \registerfile_MIPS|s4[1] , registerfile_MIPS|s4[1], cpu, 1
instance = comp, \registerfile_MIPS|t4[1] , registerfile_MIPS|t4[1], cpu, 1
instance = comp, \registerfile_MIPS|Mux30~5 , registerfile_MIPS|Mux30~5, cpu, 1
instance = comp, \registerfile_MIPS|s5[1] , registerfile_MIPS|s5[1], cpu, 1
instance = comp, \registerfile_MIPS|s1[1] , registerfile_MIPS|s1[1], cpu, 1
instance = comp, \registerfile_MIPS|Mux30~2 , registerfile_MIPS|Mux30~2, cpu, 1
instance = comp, \registerfile_MIPS|t1[1] , registerfile_MIPS|t1[1], cpu, 1
instance = comp, \registerfile_MIPS|t5[1] , registerfile_MIPS|t5[1], cpu, 1
instance = comp, \registerfile_MIPS|Mux30~3 , registerfile_MIPS|Mux30~3, cpu, 1
instance = comp, \registerfile_MIPS|Mux30~6 , registerfile_MIPS|Mux30~6, cpu, 1
instance = comp, \registerfile_MIPS|t7[1] , registerfile_MIPS|t7[1], cpu, 1
instance = comp, \registerfile_MIPS|s3[1] , registerfile_MIPS|s3[1], cpu, 1
instance = comp, \registerfile_MIPS|s7[1] , registerfile_MIPS|s7[1], cpu, 1
instance = comp, \registerfile_MIPS|Mux30~7 , registerfile_MIPS|Mux30~7, cpu, 1
instance = comp, \registerfile_MIPS|t3[1] , registerfile_MIPS|t3[1], cpu, 1
instance = comp, \registerfile_MIPS|Mux30~8 , registerfile_MIPS|Mux30~8, cpu, 1
instance = comp, \registerfile_MIPS|Mux30~9 , registerfile_MIPS|Mux30~9, cpu, 1
instance = comp, \registerfile_MIPS|Mux30~10 , registerfile_MIPS|Mux30~10, cpu, 1
instance = comp, \register_A|saida[1] , register_A|saida[1], cpu, 1
instance = comp, \output_register_A[1] , output_register_A[1], cpu, 1
instance = comp, \register_IMM|saida[0] , register_IMM|saida[0], cpu, 1
instance = comp, \alu_MIPS|Add0~11 , alu_MIPS|Add0~11, cpu, 1
instance = comp, \alu_MIPS|Add0~13 , alu_MIPS|Add0~13, cpu, 1
instance = comp, \alu_MIPS|Add0~14 , alu_MIPS|Add0~14, cpu, 1
instance = comp, \alu_MIPS|Add0~16 , alu_MIPS|Add0~16, cpu, 1
instance = comp, \alu_MIPS|Add0~18 , alu_MIPS|Add0~18, cpu, 1
instance = comp, \output_mult[2] , output_mult[2], cpu, 1
instance = comp, \mux_Execute_2|out[2]~33 , mux_Execute_2|out[2]~33, cpu, 1
instance = comp, \register_D_1|saida[2] , register_D_1|saida[2], cpu, 1
instance = comp, \output_register_D_1[2] , output_register_D_1[2], cpu, 1
instance = comp, \register_D_2|saida[3] , register_D_2|saida[3], cpu, 1
instance = comp, \Data_BUS_READ[3]~input , Data_BUS_READ[3]~input, cpu, 1
instance = comp, \register_D_2|saida[4] , register_D_2|saida[4], cpu, 1
instance = comp, \Data_BUS_READ[4]~input , Data_BUS_READ[4]~input, cpu, 1
instance = comp, \register_IMM|saida[5] , register_IMM|saida[5], cpu, 1
instance = comp, \Data_BUS_READ[5]~input , Data_BUS_READ[5]~input, cpu, 1
instance = comp, \Data_BUS_READ[6]~input , Data_BUS_READ[6]~input, cpu, 1
instance = comp, \Data_BUS_READ[9]~input , Data_BUS_READ[9]~input, cpu, 1
instance = comp, \register_B_1|saida[9]~feeder , register_B_1|saida[9]~feeder, cpu, 1
instance = comp, \registerfile_MIPS|s0~10 , registerfile_MIPS|s0~10, cpu, 1
instance = comp, \registerfile_MIPS|s6[9] , registerfile_MIPS|s6[9], cpu, 1
instance = comp, \registerfile_MIPS|t6[9] , registerfile_MIPS|t6[9], cpu, 1
instance = comp, \registerfile_MIPS|s2[9] , registerfile_MIPS|s2[9], cpu, 1
instance = comp, \registerfile_MIPS|t2[9] , registerfile_MIPS|t2[9], cpu, 1
instance = comp, \registerfile_MIPS|Mux54~0 , registerfile_MIPS|Mux54~0, cpu, 1
instance = comp, \registerfile_MIPS|Mux54~1 , registerfile_MIPS|Mux54~1, cpu, 1
instance = comp, \registerfile_MIPS|s3[9] , registerfile_MIPS|s3[9], cpu, 1
instance = comp, \registerfile_MIPS|s7[9] , registerfile_MIPS|s7[9], cpu, 1
instance = comp, \registerfile_MIPS|Mux54~7 , registerfile_MIPS|Mux54~7, cpu, 1
instance = comp, \registerfile_MIPS|t7[9] , registerfile_MIPS|t7[9], cpu, 1
instance = comp, \registerfile_MIPS|t3[9] , registerfile_MIPS|t3[9], cpu, 1
instance = comp, \registerfile_MIPS|Mux54~8 , registerfile_MIPS|Mux54~8, cpu, 1
instance = comp, \registerfile_MIPS|s0[9] , registerfile_MIPS|s0[9], cpu, 1
instance = comp, \registerfile_MIPS|t0[9] , registerfile_MIPS|t0[9], cpu, 1
instance = comp, \registerfile_MIPS|Mux54~4 , registerfile_MIPS|Mux54~4, cpu, 1
instance = comp, \registerfile_MIPS|t4[9] , registerfile_MIPS|t4[9], cpu, 1
instance = comp, \registerfile_MIPS|s4[9] , registerfile_MIPS|s4[9], cpu, 1
instance = comp, \registerfile_MIPS|Mux54~5 , registerfile_MIPS|Mux54~5, cpu, 1
instance = comp, \registerfile_MIPS|t5[9] , registerfile_MIPS|t5[9], cpu, 1
instance = comp, \registerfile_MIPS|t1[9] , registerfile_MIPS|t1[9], cpu, 1
instance = comp, \registerfile_MIPS|s1[9] , registerfile_MIPS|s1[9], cpu, 1
instance = comp, \registerfile_MIPS|s5[9] , registerfile_MIPS|s5[9], cpu, 1
instance = comp, \registerfile_MIPS|Mux54~2 , registerfile_MIPS|Mux54~2, cpu, 1
instance = comp, \registerfile_MIPS|Mux54~3 , registerfile_MIPS|Mux54~3, cpu, 1
instance = comp, \registerfile_MIPS|Mux54~6 , registerfile_MIPS|Mux54~6, cpu, 1
instance = comp, \registerfile_MIPS|Mux54~9 , registerfile_MIPS|Mux54~9, cpu, 1
instance = comp, \register_B_1|saida[9] , register_B_1|saida[9], cpu, 1
instance = comp, \output_register_B_1[9] , output_register_B_1[9], cpu, 1
instance = comp, \register_B_2|saida[9]~feeder , register_B_2|saida[9]~feeder, cpu, 1
instance = comp, \register_B_2|saida[9] , register_B_2|saida[9], cpu, 1
instance = comp, \output_register_D_1[8]~_wirecell , output_register_D_1[8]~_wirecell, cpu, 1
instance = comp, \instruction[9] , instruction[9], cpu, 1
instance = comp, \register_IMM|saida[9] , register_IMM|saida[9], cpu, 1
instance = comp, \alu_MIPS|Add0~2 , alu_MIPS|Add0~2, cpu, 1
instance = comp, \instruction[8] , instruction[8], cpu, 1
instance = comp, \register_IMM|saida[8] , register_IMM|saida[8], cpu, 1
instance = comp, \register_B_1|saida[8]~feeder , register_B_1|saida[8]~feeder, cpu, 1
instance = comp, \registerfile_MIPS|t5[8] , registerfile_MIPS|t5[8], cpu, 1
instance = comp, \registerfile_MIPS|t7[8] , registerfile_MIPS|t7[8], cpu, 1
instance = comp, \registerfile_MIPS|t4[8] , registerfile_MIPS|t4[8], cpu, 1
instance = comp, \registerfile_MIPS|t6[8] , registerfile_MIPS|t6[8], cpu, 1
instance = comp, \registerfile_MIPS|Mux55~7 , registerfile_MIPS|Mux55~7, cpu, 1
instance = comp, \registerfile_MIPS|Mux55~8 , registerfile_MIPS|Mux55~8, cpu, 1
instance = comp, \registerfile_MIPS|s3[8] , registerfile_MIPS|s3[8], cpu, 1
instance = comp, \registerfile_MIPS|s2[8] , registerfile_MIPS|s2[8], cpu, 1
instance = comp, \registerfile_MIPS|s1[8] , registerfile_MIPS|s1[8], cpu, 1
instance = comp, \registerfile_MIPS|s0[8] , registerfile_MIPS|s0[8], cpu, 1
instance = comp, \registerfile_MIPS|Mux55~4 , registerfile_MIPS|Mux55~4, cpu, 1
instance = comp, \registerfile_MIPS|Mux55~5 , registerfile_MIPS|Mux55~5, cpu, 1
instance = comp, \registerfile_MIPS|s7[8] , registerfile_MIPS|s7[8], cpu, 1
instance = comp, \registerfile_MIPS|s5[8] , registerfile_MIPS|s5[8], cpu, 1
instance = comp, \registerfile_MIPS|s4[8] , registerfile_MIPS|s4[8], cpu, 1
instance = comp, \registerfile_MIPS|Mux55~2 , registerfile_MIPS|Mux55~2, cpu, 1
instance = comp, \registerfile_MIPS|Mux55~3 , registerfile_MIPS|Mux55~3, cpu, 1
instance = comp, \registerfile_MIPS|Mux55~6 , registerfile_MIPS|Mux55~6, cpu, 1
instance = comp, \registerfile_MIPS|t2[8] , registerfile_MIPS|t2[8], cpu, 1
instance = comp, \registerfile_MIPS|t3[8] , registerfile_MIPS|t3[8], cpu, 1
instance = comp, \registerfile_MIPS|t1[8] , registerfile_MIPS|t1[8], cpu, 1
instance = comp, \registerfile_MIPS|t0[8] , registerfile_MIPS|t0[8], cpu, 1
instance = comp, \registerfile_MIPS|Mux55~0 , registerfile_MIPS|Mux55~0, cpu, 1
instance = comp, \registerfile_MIPS|Mux55~1 , registerfile_MIPS|Mux55~1, cpu, 1
instance = comp, \registerfile_MIPS|Mux55~9 , registerfile_MIPS|Mux55~9, cpu, 1
instance = comp, \register_B_1|saida[8] , register_B_1|saida[8], cpu, 1
instance = comp, \output_register_B_1[8] , output_register_B_1[8], cpu, 1
instance = comp, \alu_MIPS|Add0~3 , alu_MIPS|Add0~3, cpu, 1
instance = comp, \Data_BUS_READ[7]~input , Data_BUS_READ[7]~input, cpu, 1
instance = comp, \register_B_2|saida[1] , register_B_2|saida[1], cpu, 1
instance = comp, \register_B_2|saida[2] , register_B_2|saida[2], cpu, 1
instance = comp, \register_B_1|saida[3]~feeder , register_B_1|saida[3]~feeder, cpu, 1
instance = comp, \registerfile_MIPS|s0~4 , registerfile_MIPS|s0~4, cpu, 1
instance = comp, \registerfile_MIPS|t4[3] , registerfile_MIPS|t4[3], cpu, 1
instance = comp, \registerfile_MIPS|s0[3] , registerfile_MIPS|s0[3], cpu, 1
instance = comp, \registerfile_MIPS|s4[3] , registerfile_MIPS|s4[3], cpu, 1
instance = comp, \registerfile_MIPS|Mux60~4 , registerfile_MIPS|Mux60~4, cpu, 1
instance = comp, \registerfile_MIPS|t0[3] , registerfile_MIPS|t0[3], cpu, 1
instance = comp, \registerfile_MIPS|Mux60~5 , registerfile_MIPS|Mux60~5, cpu, 1
instance = comp, \registerfile_MIPS|t6[3] , registerfile_MIPS|t6[3], cpu, 1
instance = comp, \registerfile_MIPS|t2[3] , registerfile_MIPS|t2[3], cpu, 1
instance = comp, \registerfile_MIPS|s2[3] , registerfile_MIPS|s2[3], cpu, 1
instance = comp, \registerfile_MIPS|s6[3] , registerfile_MIPS|s6[3], cpu, 1
instance = comp, \registerfile_MIPS|Mux60~2 , registerfile_MIPS|Mux60~2, cpu, 1
instance = comp, \registerfile_MIPS|Mux60~3 , registerfile_MIPS|Mux60~3, cpu, 1
instance = comp, \registerfile_MIPS|Mux60~6 , registerfile_MIPS|Mux60~6, cpu, 1
instance = comp, \registerfile_MIPS|s5[3] , registerfile_MIPS|s5[3], cpu, 1
instance = comp, \registerfile_MIPS|t5[3] , registerfile_MIPS|t5[3], cpu, 1
instance = comp, \registerfile_MIPS|s1[3] , registerfile_MIPS|s1[3], cpu, 1
instance = comp, \registerfile_MIPS|t1[3] , registerfile_MIPS|t1[3], cpu, 1
instance = comp, \registerfile_MIPS|Mux60~0 , registerfile_MIPS|Mux60~0, cpu, 1
instance = comp, \registerfile_MIPS|Mux60~1 , registerfile_MIPS|Mux60~1, cpu, 1
instance = comp, \registerfile_MIPS|t7[3] , registerfile_MIPS|t7[3], cpu, 1
instance = comp, \registerfile_MIPS|t3[3] , registerfile_MIPS|t3[3], cpu, 1
instance = comp, \registerfile_MIPS|s3[3] , registerfile_MIPS|s3[3], cpu, 1
instance = comp, \registerfile_MIPS|Mux60~7 , registerfile_MIPS|Mux60~7, cpu, 1
instance = comp, \registerfile_MIPS|s7[3] , registerfile_MIPS|s7[3], cpu, 1
instance = comp, \registerfile_MIPS|Mux60~8 , registerfile_MIPS|Mux60~8, cpu, 1
instance = comp, \registerfile_MIPS|Mux60~9 , registerfile_MIPS|Mux60~9, cpu, 1
instance = comp, \register_B_1|saida[3] , register_B_1|saida[3], cpu, 1
instance = comp, \output_register_B_1[3] , output_register_B_1[3], cpu, 1
instance = comp, \register_B_2|saida[3]~feeder , register_B_2|saida[3]~feeder, cpu, 1
instance = comp, \register_B_2|saida[3] , register_B_2|saida[3], cpu, 1
instance = comp, \registerfile_MIPS|t5[4] , registerfile_MIPS|t5[4], cpu, 1
instance = comp, \registerfile_MIPS|t4[4] , registerfile_MIPS|t4[4], cpu, 1
instance = comp, \registerfile_MIPS|t6[4] , registerfile_MIPS|t6[4], cpu, 1
instance = comp, \registerfile_MIPS|Mux59~7 , registerfile_MIPS|Mux59~7, cpu, 1
instance = comp, \registerfile_MIPS|t7[4] , registerfile_MIPS|t7[4], cpu, 1
instance = comp, \registerfile_MIPS|Mux59~8 , registerfile_MIPS|Mux59~8, cpu, 1
instance = comp, \registerfile_MIPS|s0[4] , registerfile_MIPS|s0[4], cpu, 1
instance = comp, \registerfile_MIPS|s1[4] , registerfile_MIPS|s1[4], cpu, 1
instance = comp, \registerfile_MIPS|Mux59~4 , registerfile_MIPS|Mux59~4, cpu, 1
instance = comp, \registerfile_MIPS|s2[4] , registerfile_MIPS|s2[4], cpu, 1
instance = comp, \registerfile_MIPS|s3[4] , registerfile_MIPS|s3[4], cpu, 1
instance = comp, \registerfile_MIPS|Mux59~5 , registerfile_MIPS|Mux59~5, cpu, 1
instance = comp, \registerfile_MIPS|s6[4] , registerfile_MIPS|s6[4], cpu, 1
instance = comp, \registerfile_MIPS|s4[4] , registerfile_MIPS|s4[4], cpu, 1
instance = comp, \registerfile_MIPS|Mux59~2 , registerfile_MIPS|Mux59~2, cpu, 1
instance = comp, \registerfile_MIPS|s5[4] , registerfile_MIPS|s5[4], cpu, 1
instance = comp, \registerfile_MIPS|s7[4] , registerfile_MIPS|s7[4], cpu, 1
instance = comp, \registerfile_MIPS|Mux59~3 , registerfile_MIPS|Mux59~3, cpu, 1
instance = comp, \registerfile_MIPS|Mux59~6 , registerfile_MIPS|Mux59~6, cpu, 1
instance = comp, \registerfile_MIPS|t2[4] , registerfile_MIPS|t2[4], cpu, 1
instance = comp, \registerfile_MIPS|t3[4] , registerfile_MIPS|t3[4], cpu, 1
instance = comp, \registerfile_MIPS|t1[4] , registerfile_MIPS|t1[4], cpu, 1
instance = comp, \registerfile_MIPS|Mux59~0 , registerfile_MIPS|Mux59~0, cpu, 1
instance = comp, \registerfile_MIPS|Mux59~1 , registerfile_MIPS|Mux59~1, cpu, 1
instance = comp, \registerfile_MIPS|Mux59~9 , registerfile_MIPS|Mux59~9, cpu, 1
instance = comp, \register_B_1|saida[4] , register_B_1|saida[4], cpu, 1
instance = comp, \output_register_B_1[4] , output_register_B_1[4], cpu, 1
instance = comp, \register_B_2|saida[4] , register_B_2|saida[4], cpu, 1
instance = comp, \register_B_2|saida[5] , register_B_2|saida[5], cpu, 1
instance = comp, \registerfile_MIPS|s0~7 , registerfile_MIPS|s0~7, cpu, 1
instance = comp, \registerfile_MIPS|s6[6] , registerfile_MIPS|s6[6], cpu, 1
instance = comp, \registerfile_MIPS|s7[6] , registerfile_MIPS|s7[6], cpu, 1
instance = comp, \registerfile_MIPS|s5[6] , registerfile_MIPS|s5[6], cpu, 1
instance = comp, \registerfile_MIPS|s4[6] , registerfile_MIPS|s4[6], cpu, 1
instance = comp, \registerfile_MIPS|Mux57~0 , registerfile_MIPS|Mux57~0, cpu, 1
instance = comp, \registerfile_MIPS|Mux57~1 , registerfile_MIPS|Mux57~1, cpu, 1
instance = comp, \registerfile_MIPS|s2[6] , registerfile_MIPS|s2[6], cpu, 1
instance = comp, \registerfile_MIPS|s0[6] , registerfile_MIPS|s0[6], cpu, 1
instance = comp, \registerfile_MIPS|Mux57~4 , registerfile_MIPS|Mux57~4, cpu, 1
instance = comp, \registerfile_MIPS|s3[6] , registerfile_MIPS|s3[6], cpu, 1
instance = comp, \registerfile_MIPS|s1[6] , registerfile_MIPS|s1[6], cpu, 1
instance = comp, \registerfile_MIPS|Mux57~5 , registerfile_MIPS|Mux57~5, cpu, 1
instance = comp, \registerfile_MIPS|t0[6] , registerfile_MIPS|t0[6], cpu, 1
instance = comp, \registerfile_MIPS|t2[6] , registerfile_MIPS|t2[6], cpu, 1
instance = comp, \registerfile_MIPS|Mux57~2 , registerfile_MIPS|Mux57~2, cpu, 1
instance = comp, \registerfile_MIPS|t1[6] , registerfile_MIPS|t1[6], cpu, 1
instance = comp, \registerfile_MIPS|t3[6] , registerfile_MIPS|t3[6], cpu, 1
instance = comp, \registerfile_MIPS|Mux57~3 , registerfile_MIPS|Mux57~3, cpu, 1
instance = comp, \registerfile_MIPS|Mux57~6 , registerfile_MIPS|Mux57~6, cpu, 1
instance = comp, \registerfile_MIPS|t5[6] , registerfile_MIPS|t5[6], cpu, 1
instance = comp, \registerfile_MIPS|t4[6] , registerfile_MIPS|t4[6], cpu, 1
instance = comp, \registerfile_MIPS|Mux57~7 , registerfile_MIPS|Mux57~7, cpu, 1
instance = comp, \registerfile_MIPS|t6[6] , registerfile_MIPS|t6[6], cpu, 1
instance = comp, \registerfile_MIPS|t7[6] , registerfile_MIPS|t7[6], cpu, 1
instance = comp, \registerfile_MIPS|Mux57~8 , registerfile_MIPS|Mux57~8, cpu, 1
instance = comp, \registerfile_MIPS|Mux57~9 , registerfile_MIPS|Mux57~9, cpu, 1
instance = comp, \register_B_1|saida[6] , register_B_1|saida[6], cpu, 1
instance = comp, \output_register_B_1[6] , output_register_B_1[6], cpu, 1
instance = comp, \register_B_2|saida[6] , register_B_2|saida[6], cpu, 1
instance = comp, \registerfile_MIPS|s3[7] , registerfile_MIPS|s3[7], cpu, 1
instance = comp, \registerfile_MIPS|t3[7] , registerfile_MIPS|t3[7], cpu, 1
instance = comp, \registerfile_MIPS|Mux56~7 , registerfile_MIPS|Mux56~7, cpu, 1
instance = comp, \registerfile_MIPS|s7[7] , registerfile_MIPS|s7[7], cpu, 1
instance = comp, \registerfile_MIPS|t7[7] , registerfile_MIPS|t7[7], cpu, 1
instance = comp, \registerfile_MIPS|Mux56~8 , registerfile_MIPS|Mux56~8, cpu, 1
instance = comp, \registerfile_MIPS|s6[7] , registerfile_MIPS|s6[7], cpu, 1
instance = comp, \registerfile_MIPS|Mux56~2 , registerfile_MIPS|Mux56~2, cpu, 1
instance = comp, \registerfile_MIPS|t2[7] , registerfile_MIPS|t2[7], cpu, 1
instance = comp, \registerfile_MIPS|t6[7] , registerfile_MIPS|t6[7], cpu, 1
instance = comp, \registerfile_MIPS|Mux56~3 , registerfile_MIPS|Mux56~3, cpu, 1
instance = comp, \registerfile_MIPS|s0[7] , registerfile_MIPS|s0[7], cpu, 1
instance = comp, \registerfile_MIPS|s4[7] , registerfile_MIPS|s4[7], cpu, 1
instance = comp, \registerfile_MIPS|Mux56~4 , registerfile_MIPS|Mux56~4, cpu, 1
instance = comp, \registerfile_MIPS|t0[7] , registerfile_MIPS|t0[7], cpu, 1
instance = comp, \registerfile_MIPS|t4[7] , registerfile_MIPS|t4[7], cpu, 1
instance = comp, \registerfile_MIPS|Mux56~5 , registerfile_MIPS|Mux56~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux56~6 , registerfile_MIPS|Mux56~6, cpu, 1
instance = comp, \registerfile_MIPS|s5[7] , registerfile_MIPS|s5[7], cpu, 1
instance = comp, \registerfile_MIPS|t5[7] , registerfile_MIPS|t5[7], cpu, 1
instance = comp, \registerfile_MIPS|s1[7] , registerfile_MIPS|s1[7], cpu, 1
instance = comp, \registerfile_MIPS|t1[7] , registerfile_MIPS|t1[7], cpu, 1
instance = comp, \registerfile_MIPS|Mux56~0 , registerfile_MIPS|Mux56~0, cpu, 1
instance = comp, \registerfile_MIPS|Mux56~1 , registerfile_MIPS|Mux56~1, cpu, 1
instance = comp, \registerfile_MIPS|Mux56~9 , registerfile_MIPS|Mux56~9, cpu, 1
instance = comp, \register_B_1|saida[7] , register_B_1|saida[7], cpu, 1
instance = comp, \output_register_B_1[7] , output_register_B_1[7], cpu, 1
instance = comp, \register_B_2|saida[7] , register_B_2|saida[7], cpu, 1
instance = comp, \register_B_2|saida[8]~feeder , register_B_2|saida[8]~feeder, cpu, 1
instance = comp, \register_B_2|saida[8] , register_B_2|saida[8], cpu, 1
instance = comp, \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0 , datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0, cpu, 1
instance = comp, \output_datamemory[7] , output_datamemory[7], cpu, 1
instance = comp, \mux_out|out[7]~7 , mux_out|out[7]~7, cpu, 1
instance = comp, \register_D_2|saida[7] , register_D_2|saida[7], cpu, 1
instance = comp, \register_B_1|saida[7]~7 , register_B_1|saida[7]~7, cpu, 1
instance = comp, \registerfile_MIPS|s0~8 , registerfile_MIPS|s0~8, cpu, 1
instance = comp, \registerfile_MIPS|s2[7] , registerfile_MIPS|s2[7], cpu, 1
instance = comp, \registerfile_MIPS|Mux24~2 , registerfile_MIPS|Mux24~2, cpu, 1
instance = comp, \registerfile_MIPS|Mux24~3 , registerfile_MIPS|Mux24~3, cpu, 1
instance = comp, \registerfile_MIPS|Mux24~4 , registerfile_MIPS|Mux24~4, cpu, 1
instance = comp, \registerfile_MIPS|Mux24~5 , registerfile_MIPS|Mux24~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux24~6 , registerfile_MIPS|Mux24~6, cpu, 1
instance = comp, \registerfile_MIPS|Mux24~0 , registerfile_MIPS|Mux24~0, cpu, 1
instance = comp, \registerfile_MIPS|Mux24~1 , registerfile_MIPS|Mux24~1, cpu, 1
instance = comp, \registerfile_MIPS|Mux24~7 , registerfile_MIPS|Mux24~7, cpu, 1
instance = comp, \registerfile_MIPS|Mux24~8 , registerfile_MIPS|Mux24~8, cpu, 1
instance = comp, \registerfile_MIPS|Mux24~9 , registerfile_MIPS|Mux24~9, cpu, 1
instance = comp, \registerfile_MIPS|Mux24~10 , registerfile_MIPS|Mux24~10, cpu, 1
instance = comp, \register_A|saida[7] , register_A|saida[7], cpu, 1
instance = comp, \output_register_A[7] , output_register_A[7], cpu, 1
instance = comp, \instruction[7] , instruction[7], cpu, 1
instance = comp, \register_IMM|saida[7] , register_IMM|saida[7], cpu, 1
instance = comp, \alu_MIPS|Add0~4 , alu_MIPS|Add0~4, cpu, 1
instance = comp, \instruction[6] , instruction[6], cpu, 1
instance = comp, \register_IMM|saida[6] , register_IMM|saida[6], cpu, 1
instance = comp, \alu_MIPS|Add0~5 , alu_MIPS|Add0~5, cpu, 1
instance = comp, \alu_MIPS|Add0~6 , alu_MIPS|Add0~6, cpu, 1
instance = comp, \registerfile_MIPS|s0~6 , registerfile_MIPS|s0~6, cpu, 1
instance = comp, \registerfile_MIPS|s1[5] , registerfile_MIPS|s1[5], cpu, 1
instance = comp, \registerfile_MIPS|s5[5] , registerfile_MIPS|s5[5], cpu, 1
instance = comp, \registerfile_MIPS|Mux26~2 , registerfile_MIPS|Mux26~2, cpu, 1
instance = comp, \registerfile_MIPS|t1[5] , registerfile_MIPS|t1[5], cpu, 1
instance = comp, \registerfile_MIPS|t5[5] , registerfile_MIPS|t5[5], cpu, 1
instance = comp, \registerfile_MIPS|Mux26~3 , registerfile_MIPS|Mux26~3, cpu, 1
instance = comp, \registerfile_MIPS|s4[5] , registerfile_MIPS|s4[5], cpu, 1
instance = comp, \registerfile_MIPS|t4[5] , registerfile_MIPS|t4[5], cpu, 1
instance = comp, \registerfile_MIPS|t0[5] , registerfile_MIPS|t0[5], cpu, 1
instance = comp, \registerfile_MIPS|s0[5] , registerfile_MIPS|s0[5], cpu, 1
instance = comp, \registerfile_MIPS|Mux26~4 , registerfile_MIPS|Mux26~4, cpu, 1
instance = comp, \registerfile_MIPS|Mux26~5 , registerfile_MIPS|Mux26~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux26~6 , registerfile_MIPS|Mux26~6, cpu, 1
instance = comp, \registerfile_MIPS|t2[5] , registerfile_MIPS|t2[5], cpu, 1
instance = comp, \registerfile_MIPS|s2[5] , registerfile_MIPS|s2[5], cpu, 1
instance = comp, \registerfile_MIPS|Mux26~0 , registerfile_MIPS|Mux26~0, cpu, 1
instance = comp, \registerfile_MIPS|s6[5] , registerfile_MIPS|s6[5], cpu, 1
instance = comp, \registerfile_MIPS|t6[5] , registerfile_MIPS|t6[5], cpu, 1
instance = comp, \registerfile_MIPS|Mux26~1 , registerfile_MIPS|Mux26~1, cpu, 1
instance = comp, \registerfile_MIPS|s7[5] , registerfile_MIPS|s7[5], cpu, 1
instance = comp, \registerfile_MIPS|s3[5] , registerfile_MIPS|s3[5], cpu, 1
instance = comp, \registerfile_MIPS|Mux26~7 , registerfile_MIPS|Mux26~7, cpu, 1
instance = comp, \registerfile_MIPS|t3[5] , registerfile_MIPS|t3[5], cpu, 1
instance = comp, \registerfile_MIPS|t7[5] , registerfile_MIPS|t7[5], cpu, 1
instance = comp, \registerfile_MIPS|Mux26~8 , registerfile_MIPS|Mux26~8, cpu, 1
instance = comp, \registerfile_MIPS|Mux26~9 , registerfile_MIPS|Mux26~9, cpu, 1
instance = comp, \registerfile_MIPS|Mux26~10 , registerfile_MIPS|Mux26~10, cpu, 1
instance = comp, \register_A|saida[5] , register_A|saida[5], cpu, 1
instance = comp, \output_register_A[5] , output_register_A[5], cpu, 1
instance = comp, \register_IMM|saida[4] , register_IMM|saida[4], cpu, 1
instance = comp, \alu_MIPS|Add0~7 , alu_MIPS|Add0~7, cpu, 1
instance = comp, \register_IMM|saida[3] , register_IMM|saida[3], cpu, 1
instance = comp, \alu_MIPS|Add0~8 , alu_MIPS|Add0~8, cpu, 1
instance = comp, \alu_MIPS|Add0~20 , alu_MIPS|Add0~20, cpu, 1
instance = comp, \alu_MIPS|Add0~22 , alu_MIPS|Add0~22, cpu, 1
instance = comp, \alu_MIPS|Add0~24 , alu_MIPS|Add0~24, cpu, 1
instance = comp, \alu_MIPS|Add0~26 , alu_MIPS|Add0~26, cpu, 1
instance = comp, \alu_MIPS|Add0~28 , alu_MIPS|Add0~28, cpu, 1
instance = comp, \alu_MIPS|Add0~30 , alu_MIPS|Add0~30, cpu, 1
instance = comp, \alu_MIPS|Add0~32 , alu_MIPS|Add0~32, cpu, 1
instance = comp, \output_mult[9] , output_mult[9], cpu, 1
instance = comp, \mux_Execute_2|out[9]~18 , mux_Execute_2|out[9]~18, cpu, 1
instance = comp, \mux_Execute_2|out[9]~19 , mux_Execute_2|out[9]~19, cpu, 1
instance = comp, \mux_Execute_2|out[9]~20 , mux_Execute_2|out[9]~20, cpu, 1
instance = comp, \register_D_1|saida[9] , register_D_1|saida[9], cpu, 1
instance = comp, \output_register_D_1[9] , output_register_D_1[9], cpu, 1
instance = comp, \datamemory_MIPS|Add0~0 , datamemory_MIPS|Add0~0, cpu, 1
instance = comp, \registerfile_MIPS|s0~11 , registerfile_MIPS|s0~11, cpu, 1
instance = comp, \registerfile_MIPS|t5[10] , registerfile_MIPS|t5[10], cpu, 1
instance = comp, \registerfile_MIPS|t4[10] , registerfile_MIPS|t4[10], cpu, 1
instance = comp, \registerfile_MIPS|Mux21~7 , registerfile_MIPS|Mux21~7, cpu, 1
instance = comp, \registerfile_MIPS|t7[10] , registerfile_MIPS|t7[10], cpu, 1
instance = comp, \registerfile_MIPS|t6[10] , registerfile_MIPS|t6[10], cpu, 1
instance = comp, \registerfile_MIPS|Mux21~8 , registerfile_MIPS|Mux21~8, cpu, 1
instance = comp, \registerfile_MIPS|s5[10] , registerfile_MIPS|s5[10], cpu, 1
instance = comp, \registerfile_MIPS|s4[10] , registerfile_MIPS|s4[10], cpu, 1
instance = comp, \registerfile_MIPS|Mux21~0 , registerfile_MIPS|Mux21~0, cpu, 1
instance = comp, \registerfile_MIPS|s6[10] , registerfile_MIPS|s6[10], cpu, 1
instance = comp, \registerfile_MIPS|s7[10] , registerfile_MIPS|s7[10], cpu, 1
instance = comp, \registerfile_MIPS|Mux21~1 , registerfile_MIPS|Mux21~1, cpu, 1
instance = comp, \registerfile_MIPS|t0[10] , registerfile_MIPS|t0[10], cpu, 1
instance = comp, \registerfile_MIPS|t2[10] , registerfile_MIPS|t2[10], cpu, 1
instance = comp, \registerfile_MIPS|Mux21~2 , registerfile_MIPS|Mux21~2, cpu, 1
instance = comp, \registerfile_MIPS|t3[10] , registerfile_MIPS|t3[10], cpu, 1
instance = comp, \registerfile_MIPS|t1[10] , registerfile_MIPS|t1[10], cpu, 1
instance = comp, \registerfile_MIPS|Mux21~3 , registerfile_MIPS|Mux21~3, cpu, 1
instance = comp, \registerfile_MIPS|s2[10] , registerfile_MIPS|s2[10], cpu, 1
instance = comp, \registerfile_MIPS|s0[10] , registerfile_MIPS|s0[10], cpu, 1
instance = comp, \registerfile_MIPS|Mux21~4 , registerfile_MIPS|Mux21~4, cpu, 1
instance = comp, \registerfile_MIPS|s3[10] , registerfile_MIPS|s3[10], cpu, 1
instance = comp, \registerfile_MIPS|s1[10] , registerfile_MIPS|s1[10], cpu, 1
instance = comp, \registerfile_MIPS|Mux21~5 , registerfile_MIPS|Mux21~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux21~6 , registerfile_MIPS|Mux21~6, cpu, 1
instance = comp, \registerfile_MIPS|Mux21~9 , registerfile_MIPS|Mux21~9, cpu, 1
instance = comp, \registerfile_MIPS|Mux21~10 , registerfile_MIPS|Mux21~10, cpu, 1
instance = comp, \register_A|saida[10] , register_A|saida[10], cpu, 1
instance = comp, \output_register_A[10] , output_register_A[10], cpu, 1
instance = comp, \instruction[10] , instruction[10], cpu, 1
instance = comp, \register_IMM|saida[10] , register_IMM|saida[10], cpu, 1
instance = comp, \mux_Execute_2|out[10]~23 , mux_Execute_2|out[10]~23, cpu, 1
instance = comp, \mux_Execute_2|out[10]~24 , mux_Execute_2|out[10]~24, cpu, 1
instance = comp, \Data_BUS_READ[12]~input , Data_BUS_READ[12]~input, cpu, 1
instance = comp, \registerfile_MIPS|s0~12 , registerfile_MIPS|s0~12, cpu, 1
instance = comp, \registerfile_MIPS|t3[11] , registerfile_MIPS|t3[11], cpu, 1
instance = comp, \registerfile_MIPS|s3[11] , registerfile_MIPS|s3[11], cpu, 1
instance = comp, \registerfile_MIPS|Mux20~7 , registerfile_MIPS|Mux20~7, cpu, 1
instance = comp, \registerfile_MIPS|s7[11] , registerfile_MIPS|s7[11], cpu, 1
instance = comp, \registerfile_MIPS|t7[11] , registerfile_MIPS|t7[11], cpu, 1
instance = comp, \registerfile_MIPS|Mux20~8 , registerfile_MIPS|Mux20~8, cpu, 1
instance = comp, \registerfile_MIPS|t1[11] , registerfile_MIPS|t1[11], cpu, 1
instance = comp, \registerfile_MIPS|s1[11] , registerfile_MIPS|s1[11], cpu, 1
instance = comp, \registerfile_MIPS|Mux20~0 , registerfile_MIPS|Mux20~0, cpu, 1
instance = comp, \registerfile_MIPS|s5[11] , registerfile_MIPS|s5[11], cpu, 1
instance = comp, \registerfile_MIPS|t5[11] , registerfile_MIPS|t5[11], cpu, 1
instance = comp, \registerfile_MIPS|Mux20~1 , registerfile_MIPS|Mux20~1, cpu, 1
instance = comp, \registerfile_MIPS|s2[11] , registerfile_MIPS|s2[11], cpu, 1
instance = comp, \registerfile_MIPS|s6[11] , registerfile_MIPS|s6[11], cpu, 1
instance = comp, \registerfile_MIPS|Mux20~2 , registerfile_MIPS|Mux20~2, cpu, 1
instance = comp, \registerfile_MIPS|t6[11] , registerfile_MIPS|t6[11], cpu, 1
instance = comp, \registerfile_MIPS|t2[11] , registerfile_MIPS|t2[11], cpu, 1
instance = comp, \registerfile_MIPS|Mux20~3 , registerfile_MIPS|Mux20~3, cpu, 1
instance = comp, \registerfile_MIPS|t0[11] , registerfile_MIPS|t0[11], cpu, 1
instance = comp, \registerfile_MIPS|t4[11] , registerfile_MIPS|t4[11], cpu, 1
instance = comp, \registerfile_MIPS|s0[11] , registerfile_MIPS|s0[11], cpu, 1
instance = comp, \registerfile_MIPS|s4[11] , registerfile_MIPS|s4[11], cpu, 1
instance = comp, \registerfile_MIPS|Mux20~4 , registerfile_MIPS|Mux20~4, cpu, 1
instance = comp, \registerfile_MIPS|Mux20~5 , registerfile_MIPS|Mux20~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux20~6 , registerfile_MIPS|Mux20~6, cpu, 1
instance = comp, \registerfile_MIPS|Mux20~9 , registerfile_MIPS|Mux20~9, cpu, 1
instance = comp, \registerfile_MIPS|Mux20~10 , registerfile_MIPS|Mux20~10, cpu, 1
instance = comp, \register_A|saida[11] , register_A|saida[11], cpu, 1
instance = comp, \output_register_A[11] , output_register_A[11], cpu, 1
instance = comp, \register_IMM|saida[11] , register_IMM|saida[11], cpu, 1
instance = comp, \mux_Execute_1|out[11]~0 , mux_Execute_1|out[11]~0, cpu, 1
instance = comp, \alu_MIPS|Add0~0 , alu_MIPS|Add0~0, cpu, 1
instance = comp, \alu_MIPS|Add0~1 , alu_MIPS|Add0~1, cpu, 1
instance = comp, \alu_MIPS|Add0~34 , alu_MIPS|Add0~34, cpu, 1
instance = comp, \alu_MIPS|Add0~36 , alu_MIPS|Add0~36, cpu, 1
instance = comp, \output_mult[11] , output_mult[11], cpu, 1
instance = comp, \mux_Execute_2|out[11]~16 , mux_Execute_2|out[11]~16, cpu, 1
instance = comp, \mux_Execute_2|out[11]~17 , mux_Execute_2|out[11]~17, cpu, 1
instance = comp, \register_D_1|saida[11] , register_D_1|saida[11], cpu, 1
instance = comp, \output_register_D_1[11] , output_register_D_1[11], cpu, 1
instance = comp, \register_D_2|saida[11] , register_D_2|saida[11], cpu, 1
instance = comp, \Data_BUS_READ[11]~input , Data_BUS_READ[11]~input, cpu, 1
instance = comp, \registerfile_MIPS|s0~13 , registerfile_MIPS|s0~13, cpu, 1
instance = comp, \registerfile_MIPS|t2[12] , registerfile_MIPS|t2[12], cpu, 1
instance = comp, \registerfile_MIPS|t3[12] , registerfile_MIPS|t3[12], cpu, 1
instance = comp, \registerfile_MIPS|t1[12] , registerfile_MIPS|t1[12], cpu, 1
instance = comp, \registerfile_MIPS|t0[12] , registerfile_MIPS|t0[12], cpu, 1
instance = comp, \registerfile_MIPS|Mux51~0 , registerfile_MIPS|Mux51~0, cpu, 1
instance = comp, \registerfile_MIPS|Mux51~1 , registerfile_MIPS|Mux51~1, cpu, 1
instance = comp, \registerfile_MIPS|t7[12] , registerfile_MIPS|t7[12], cpu, 1
instance = comp, \registerfile_MIPS|t4[12] , registerfile_MIPS|t4[12], cpu, 1
instance = comp, \registerfile_MIPS|t6[12] , registerfile_MIPS|t6[12], cpu, 1
instance = comp, \registerfile_MIPS|Mux51~7 , registerfile_MIPS|Mux51~7, cpu, 1
instance = comp, \registerfile_MIPS|t5[12] , registerfile_MIPS|t5[12], cpu, 1
instance = comp, \registerfile_MIPS|Mux51~8 , registerfile_MIPS|Mux51~8, cpu, 1
instance = comp, \registerfile_MIPS|s1[12] , registerfile_MIPS|s1[12], cpu, 1
instance = comp, \registerfile_MIPS|s0[12] , registerfile_MIPS|s0[12], cpu, 1
instance = comp, \registerfile_MIPS|Mux51~4 , registerfile_MIPS|Mux51~4, cpu, 1
instance = comp, \registerfile_MIPS|s2[12] , registerfile_MIPS|s2[12], cpu, 1
instance = comp, \registerfile_MIPS|s3[12] , registerfile_MIPS|s3[12], cpu, 1
instance = comp, \registerfile_MIPS|Mux51~5 , registerfile_MIPS|Mux51~5, cpu, 1
instance = comp, \registerfile_MIPS|s7[12] , registerfile_MIPS|s7[12], cpu, 1
instance = comp, \registerfile_MIPS|s5[12] , registerfile_MIPS|s5[12], cpu, 1
instance = comp, \registerfile_MIPS|s6[12] , registerfile_MIPS|s6[12], cpu, 1
instance = comp, \registerfile_MIPS|s4[12] , registerfile_MIPS|s4[12], cpu, 1
instance = comp, \registerfile_MIPS|Mux51~2 , registerfile_MIPS|Mux51~2, cpu, 1
instance = comp, \registerfile_MIPS|Mux51~3 , registerfile_MIPS|Mux51~3, cpu, 1
instance = comp, \registerfile_MIPS|Mux51~6 , registerfile_MIPS|Mux51~6, cpu, 1
instance = comp, \registerfile_MIPS|Mux51~9 , registerfile_MIPS|Mux51~9, cpu, 1
instance = comp, \register_B_1|saida[12] , register_B_1|saida[12], cpu, 1
instance = comp, \output_register_B_1[12] , output_register_B_1[12], cpu, 1
instance = comp, \register_B_2|saida[12] , register_B_2|saida[12], cpu, 1
instance = comp, \register_IMM|saida[13] , register_IMM|saida[13], cpu, 1
instance = comp, \mux_Execute_1|out[13]~6 , mux_Execute_1|out[13]~6, cpu, 1
instance = comp, \alu_MIPS|Add0~41 , alu_MIPS|Add0~41, cpu, 1
instance = comp, \registerfile_MIPS|s0~14 , registerfile_MIPS|s0~14, cpu, 1
instance = comp, \registerfile_MIPS|s7[13] , registerfile_MIPS|s7[13], cpu, 1
instance = comp, \registerfile_MIPS|s3[13] , registerfile_MIPS|s3[13], cpu, 1
instance = comp, \registerfile_MIPS|Mux18~7 , registerfile_MIPS|Mux18~7, cpu, 1
instance = comp, \registerfile_MIPS|t7[13] , registerfile_MIPS|t7[13], cpu, 1
instance = comp, \registerfile_MIPS|t3[13] , registerfile_MIPS|t3[13], cpu, 1
instance = comp, \registerfile_MIPS|Mux18~8 , registerfile_MIPS|Mux18~8, cpu, 1
instance = comp, \registerfile_MIPS|s2[13] , registerfile_MIPS|s2[13], cpu, 1
instance = comp, \registerfile_MIPS|t2[13] , registerfile_MIPS|t2[13], cpu, 1
instance = comp, \registerfile_MIPS|Mux18~0 , registerfile_MIPS|Mux18~0, cpu, 1
instance = comp, \registerfile_MIPS|t6[13] , registerfile_MIPS|t6[13], cpu, 1
instance = comp, \registerfile_MIPS|s6[13] , registerfile_MIPS|s6[13], cpu, 1
instance = comp, \registerfile_MIPS|Mux18~1 , registerfile_MIPS|Mux18~1, cpu, 1
instance = comp, \registerfile_MIPS|s1[13] , registerfile_MIPS|s1[13], cpu, 1
instance = comp, \registerfile_MIPS|s5[13] , registerfile_MIPS|s5[13], cpu, 1
instance = comp, \registerfile_MIPS|Mux18~2 , registerfile_MIPS|Mux18~2, cpu, 1
instance = comp, \registerfile_MIPS|t5[13] , registerfile_MIPS|t5[13], cpu, 1
instance = comp, \registerfile_MIPS|t1[13] , registerfile_MIPS|t1[13], cpu, 1
instance = comp, \registerfile_MIPS|Mux18~3 , registerfile_MIPS|Mux18~3, cpu, 1
instance = comp, \registerfile_MIPS|s4[13] , registerfile_MIPS|s4[13], cpu, 1
instance = comp, \registerfile_MIPS|t4[13] , registerfile_MIPS|t4[13], cpu, 1
instance = comp, \registerfile_MIPS|t0[13] , registerfile_MIPS|t0[13], cpu, 1
instance = comp, \registerfile_MIPS|s0[13] , registerfile_MIPS|s0[13], cpu, 1
instance = comp, \registerfile_MIPS|Mux18~4 , registerfile_MIPS|Mux18~4, cpu, 1
instance = comp, \registerfile_MIPS|Mux18~5 , registerfile_MIPS|Mux18~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux18~6 , registerfile_MIPS|Mux18~6, cpu, 1
instance = comp, \registerfile_MIPS|Mux18~9 , registerfile_MIPS|Mux18~9, cpu, 1
instance = comp, \registerfile_MIPS|Mux18~10 , registerfile_MIPS|Mux18~10, cpu, 1
instance = comp, \register_A|saida[13] , register_A|saida[13], cpu, 1
instance = comp, \output_register_A[13] , output_register_A[13], cpu, 1
instance = comp, \register_IMM|saida[12] , register_IMM|saida[12], cpu, 1
instance = comp, \alu_MIPS|Add0~38 , alu_MIPS|Add0~38, cpu, 1
instance = comp, \alu_MIPS|Add0~39 , alu_MIPS|Add0~39, cpu, 1
instance = comp, \alu_MIPS|Add0~42 , alu_MIPS|Add0~42, cpu, 1
instance = comp, \multiplicador|ADD0|Soma[0]~0 , multiplicador|ADD0|Soma[0]~0, cpu, 1
instance = comp, \multiplicador|ADD0|Soma[1]~2 , multiplicador|ADD0|Soma[1]~2, cpu, 1
instance = comp, \multiplicador|ADD0|Soma[2]~4 , multiplicador|ADD0|Soma[2]~4, cpu, 1
instance = comp, \multiplicador|ADD0|Soma[3]~6 , multiplicador|ADD0|Soma[3]~6, cpu, 1
instance = comp, \multiplicador|ADD0|Soma[4]~8 , multiplicador|ADD0|Soma[4]~8, cpu, 1
instance = comp, \multiplicador|ADD0|Soma[5]~10 , multiplicador|ADD0|Soma[5]~10, cpu, 1
instance = comp, \multiplicador|ADD0|Soma[6]~12 , multiplicador|ADD0|Soma[6]~12, cpu, 1
instance = comp, \multiplicador|ADD0|Soma[7]~14 , multiplicador|ADD0|Soma[7]~14, cpu, 1
instance = comp, \multiplicador|ADD0|Soma[8]~16 , multiplicador|ADD0|Soma[8]~16, cpu, 1
instance = comp, \multiplicador|ADD0|Soma[9]~18 , multiplicador|ADD0|Soma[9]~18, cpu, 1
instance = comp, \multiplicador|ACC0|Saidas~21 , multiplicador|ACC0|Saidas~21, cpu, 1
instance = comp, \output_mult[14] , output_mult[14], cpu, 1
instance = comp, \registerfile_MIPS|s0~15 , registerfile_MIPS|s0~15, cpu, 1
instance = comp, \registerfile_MIPS|t2[14] , registerfile_MIPS|t2[14], cpu, 1
instance = comp, \registerfile_MIPS|t0[14] , registerfile_MIPS|t0[14], cpu, 1
instance = comp, \registerfile_MIPS|Mux17~2 , registerfile_MIPS|Mux17~2, cpu, 1
instance = comp, \registerfile_MIPS|t3[14] , registerfile_MIPS|t3[14], cpu, 1
instance = comp, \registerfile_MIPS|t1[14] , registerfile_MIPS|t1[14], cpu, 1
instance = comp, \registerfile_MIPS|Mux17~3 , registerfile_MIPS|Mux17~3, cpu, 1
instance = comp, \registerfile_MIPS|s0[14] , registerfile_MIPS|s0[14], cpu, 1
instance = comp, \registerfile_MIPS|s2[14] , registerfile_MIPS|s2[14], cpu, 1
instance = comp, \registerfile_MIPS|Mux17~4 , registerfile_MIPS|Mux17~4, cpu, 1
instance = comp, \registerfile_MIPS|s3[14] , registerfile_MIPS|s3[14], cpu, 1
instance = comp, \registerfile_MIPS|s1[14] , registerfile_MIPS|s1[14], cpu, 1
instance = comp, \registerfile_MIPS|Mux17~5 , registerfile_MIPS|Mux17~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux17~6 , registerfile_MIPS|Mux17~6, cpu, 1
instance = comp, \registerfile_MIPS|t7[14] , registerfile_MIPS|t7[14], cpu, 1
instance = comp, \registerfile_MIPS|t6[14] , registerfile_MIPS|t6[14], cpu, 1
instance = comp, \registerfile_MIPS|t4[14] , registerfile_MIPS|t4[14], cpu, 1
instance = comp, \registerfile_MIPS|t5[14] , registerfile_MIPS|t5[14], cpu, 1
instance = comp, \registerfile_MIPS|Mux17~7 , registerfile_MIPS|Mux17~7, cpu, 1
instance = comp, \registerfile_MIPS|Mux17~8 , registerfile_MIPS|Mux17~8, cpu, 1
instance = comp, \registerfile_MIPS|s5[14] , registerfile_MIPS|s5[14], cpu, 1
instance = comp, \registerfile_MIPS|s4[14] , registerfile_MIPS|s4[14], cpu, 1
instance = comp, \registerfile_MIPS|Mux17~0 , registerfile_MIPS|Mux17~0, cpu, 1
instance = comp, \registerfile_MIPS|s6[14] , registerfile_MIPS|s6[14], cpu, 1
instance = comp, \registerfile_MIPS|s7[14] , registerfile_MIPS|s7[14], cpu, 1
instance = comp, \registerfile_MIPS|Mux17~1 , registerfile_MIPS|Mux17~1, cpu, 1
instance = comp, \registerfile_MIPS|Mux17~9 , registerfile_MIPS|Mux17~9, cpu, 1
instance = comp, \registerfile_MIPS|Mux17~10 , registerfile_MIPS|Mux17~10, cpu, 1
instance = comp, \register_A|saida[14] , register_A|saida[14], cpu, 1
instance = comp, \output_register_A[14] , output_register_A[14], cpu, 1
instance = comp, \register_IMM|saida[14] , register_IMM|saida[14], cpu, 1
instance = comp, \mux_Execute_2|out[14]~51 , mux_Execute_2|out[14]~51, cpu, 1
instance = comp, \mux_Execute_2|out[14]~52 , mux_Execute_2|out[14]~52, cpu, 1
instance = comp, \alu_MIPS|Add0~44 , alu_MIPS|Add0~44, cpu, 1
instance = comp, \alu_MIPS|Add0~45 , alu_MIPS|Add0~45, cpu, 1
instance = comp, \mux_Execute_2|out[14]~53 , mux_Execute_2|out[14]~53, cpu, 1
instance = comp, \register_D_1|saida[14] , register_D_1|saida[14], cpu, 1
instance = comp, \output_register_D_1[14] , output_register_D_1[14], cpu, 1
instance = comp, \register_D_2|saida[14] , register_D_2|saida[14], cpu, 1
instance = comp, \Data_BUS_READ[14]~input , Data_BUS_READ[14]~input, cpu, 1
instance = comp, \register_B_2|saida[14] , register_B_2|saida[14], cpu, 1
instance = comp, \output_mult[15] , output_mult[15], cpu, 1
instance = comp, \register_IMM|saida[15] , register_IMM|saida[15], cpu, 1
instance = comp, \alu_MIPS|Add0~47 , alu_MIPS|Add0~47, cpu, 1
instance = comp, \registerfile_MIPS|s0~16 , registerfile_MIPS|s0~16, cpu, 1
instance = comp, \registerfile_MIPS|s3[15] , registerfile_MIPS|s3[15], cpu, 1
instance = comp, \registerfile_MIPS|t3[15] , registerfile_MIPS|t3[15], cpu, 1
instance = comp, \registerfile_MIPS|Mux16~7 , registerfile_MIPS|Mux16~7, cpu, 1
instance = comp, \registerfile_MIPS|s7[15] , registerfile_MIPS|s7[15], cpu, 1
instance = comp, \registerfile_MIPS|t7[15] , registerfile_MIPS|t7[15], cpu, 1
instance = comp, \registerfile_MIPS|Mux16~8 , registerfile_MIPS|Mux16~8, cpu, 1
instance = comp, \registerfile_MIPS|s1[15] , registerfile_MIPS|s1[15], cpu, 1
instance = comp, \registerfile_MIPS|t1[15] , registerfile_MIPS|t1[15], cpu, 1
instance = comp, \registerfile_MIPS|Mux16~0 , registerfile_MIPS|Mux16~0, cpu, 1
instance = comp, \registerfile_MIPS|s5[15] , registerfile_MIPS|s5[15], cpu, 1
instance = comp, \registerfile_MIPS|t5[15] , registerfile_MIPS|t5[15], cpu, 1
instance = comp, \registerfile_MIPS|Mux16~1 , registerfile_MIPS|Mux16~1, cpu, 1
instance = comp, \registerfile_MIPS|s2[15] , registerfile_MIPS|s2[15], cpu, 1
instance = comp, \registerfile_MIPS|s6[15] , registerfile_MIPS|s6[15], cpu, 1
instance = comp, \registerfile_MIPS|Mux16~2 , registerfile_MIPS|Mux16~2, cpu, 1
instance = comp, \registerfile_MIPS|t6[15] , registerfile_MIPS|t6[15], cpu, 1
instance = comp, \registerfile_MIPS|t2[15] , registerfile_MIPS|t2[15], cpu, 1
instance = comp, \registerfile_MIPS|Mux16~3 , registerfile_MIPS|Mux16~3, cpu, 1
instance = comp, \registerfile_MIPS|t0[15] , registerfile_MIPS|t0[15], cpu, 1
instance = comp, \registerfile_MIPS|t4[15] , registerfile_MIPS|t4[15], cpu, 1
instance = comp, \registerfile_MIPS|s0[15] , registerfile_MIPS|s0[15], cpu, 1
instance = comp, \registerfile_MIPS|s4[15] , registerfile_MIPS|s4[15], cpu, 1
instance = comp, \registerfile_MIPS|Mux16~4 , registerfile_MIPS|Mux16~4, cpu, 1
instance = comp, \registerfile_MIPS|Mux16~5 , registerfile_MIPS|Mux16~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux16~6 , registerfile_MIPS|Mux16~6, cpu, 1
instance = comp, \registerfile_MIPS|Mux16~9 , registerfile_MIPS|Mux16~9, cpu, 1
instance = comp, \registerfile_MIPS|Mux16~10 , registerfile_MIPS|Mux16~10, cpu, 1
instance = comp, \register_A|saida[15] , register_A|saida[15], cpu, 1
instance = comp, \output_register_A[15] , output_register_A[15], cpu, 1
instance = comp, \alu_MIPS|Add0~48 , alu_MIPS|Add0~48, cpu, 1
instance = comp, \mux_Execute_2|out[15]~54 , mux_Execute_2|out[15]~54, cpu, 1
instance = comp, \mux_Execute_1|out[15]~7 , mux_Execute_1|out[15]~7, cpu, 1
instance = comp, \mux_Execute_2|out[15]~55 , mux_Execute_2|out[15]~55, cpu, 1
instance = comp, \register_D_1|saida[15] , register_D_1|saida[15], cpu, 1
instance = comp, \output_register_D_1[15] , output_register_D_1[15], cpu, 1
instance = comp, \register_D_2|saida[15] , register_D_2|saida[15], cpu, 1
instance = comp, \Data_BUS_READ[15]~input , Data_BUS_READ[15]~input, cpu, 1
instance = comp, \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9 , datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9, cpu, 1
instance = comp, \output_datamemory[17] , output_datamemory[17], cpu, 1
instance = comp, \Data_BUS_READ[17]~input , Data_BUS_READ[17]~input, cpu, 1
instance = comp, \mux_out|out[17]~17 , mux_out|out[17]~17, cpu, 1
instance = comp, \mux_Execute_1|out[17]~8 , mux_Execute_1|out[17]~8, cpu, 1
instance = comp, \output_mult[17] , output_mult[17], cpu, 1
instance = comp, \alu_MIPS|Add0~53 , alu_MIPS|Add0~53, cpu, 1
instance = comp, \registerfile_MIPS|s0~18 , registerfile_MIPS|s0~18, cpu, 1
instance = comp, \registerfile_MIPS|t6[17] , registerfile_MIPS|t6[17], cpu, 1
instance = comp, \registerfile_MIPS|s6[17] , registerfile_MIPS|s6[17], cpu, 1
instance = comp, \registerfile_MIPS|s2[17] , registerfile_MIPS|s2[17], cpu, 1
instance = comp, \registerfile_MIPS|t2[17] , registerfile_MIPS|t2[17], cpu, 1
instance = comp, \registerfile_MIPS|Mux14~0 , registerfile_MIPS|Mux14~0, cpu, 1
instance = comp, \registerfile_MIPS|Mux14~1 , registerfile_MIPS|Mux14~1, cpu, 1
instance = comp, \registerfile_MIPS|s7[17] , registerfile_MIPS|s7[17], cpu, 1
instance = comp, \registerfile_MIPS|s3[17] , registerfile_MIPS|s3[17], cpu, 1
instance = comp, \registerfile_MIPS|Mux14~7 , registerfile_MIPS|Mux14~7, cpu, 1
instance = comp, \registerfile_MIPS|t3[17] , registerfile_MIPS|t3[17], cpu, 1
instance = comp, \registerfile_MIPS|t7[17] , registerfile_MIPS|t7[17], cpu, 1
instance = comp, \registerfile_MIPS|Mux14~8 , registerfile_MIPS|Mux14~8, cpu, 1
instance = comp, \registerfile_MIPS|s0[17] , registerfile_MIPS|s0[17], cpu, 1
instance = comp, \registerfile_MIPS|t0[17] , registerfile_MIPS|t0[17], cpu, 1
instance = comp, \registerfile_MIPS|Mux14~4 , registerfile_MIPS|Mux14~4, cpu, 1
instance = comp, \registerfile_MIPS|t4[17] , registerfile_MIPS|t4[17], cpu, 1
instance = comp, \registerfile_MIPS|s4[17] , registerfile_MIPS|s4[17], cpu, 1
instance = comp, \registerfile_MIPS|Mux14~5 , registerfile_MIPS|Mux14~5, cpu, 1
instance = comp, \registerfile_MIPS|s1[17] , registerfile_MIPS|s1[17], cpu, 1
instance = comp, \registerfile_MIPS|s5[17] , registerfile_MIPS|s5[17], cpu, 1
instance = comp, \registerfile_MIPS|Mux14~2 , registerfile_MIPS|Mux14~2, cpu, 1
instance = comp, \registerfile_MIPS|t1[17] , registerfile_MIPS|t1[17], cpu, 1
instance = comp, \registerfile_MIPS|t5[17] , registerfile_MIPS|t5[17], cpu, 1
instance = comp, \registerfile_MIPS|Mux14~3 , registerfile_MIPS|Mux14~3, cpu, 1
instance = comp, \registerfile_MIPS|Mux14~6 , registerfile_MIPS|Mux14~6, cpu, 1
instance = comp, \registerfile_MIPS|Mux14~9 , registerfile_MIPS|Mux14~9, cpu, 1
instance = comp, \registerfile_MIPS|Mux14~10 , registerfile_MIPS|Mux14~10, cpu, 1
instance = comp, \register_A|saida[17] , register_A|saida[17], cpu, 1
instance = comp, \output_register_A[17] , output_register_A[17], cpu, 1
instance = comp, \alu_MIPS|Add0~50 , alu_MIPS|Add0~50, cpu, 1
instance = comp, \registerfile_MIPS|s0~17 , registerfile_MIPS|s0~17, cpu, 1
instance = comp, \registerfile_MIPS|s2[16] , registerfile_MIPS|s2[16], cpu, 1
instance = comp, \registerfile_MIPS|s3[16] , registerfile_MIPS|s3[16], cpu, 1
instance = comp, \registerfile_MIPS|s0[16] , registerfile_MIPS|s0[16], cpu, 1
instance = comp, \registerfile_MIPS|s1[16] , registerfile_MIPS|s1[16], cpu, 1
instance = comp, \registerfile_MIPS|Mux15~4 , registerfile_MIPS|Mux15~4, cpu, 1
instance = comp, \registerfile_MIPS|Mux15~5 , registerfile_MIPS|Mux15~5, cpu, 1
instance = comp, \registerfile_MIPS|s4[16] , registerfile_MIPS|s4[16], cpu, 1
instance = comp, \registerfile_MIPS|s6[16] , registerfile_MIPS|s6[16], cpu, 1
instance = comp, \registerfile_MIPS|Mux15~2 , registerfile_MIPS|Mux15~2, cpu, 1
instance = comp, \registerfile_MIPS|s5[16] , registerfile_MIPS|s5[16], cpu, 1
instance = comp, \registerfile_MIPS|s7[16] , registerfile_MIPS|s7[16], cpu, 1
instance = comp, \registerfile_MIPS|Mux15~3 , registerfile_MIPS|Mux15~3, cpu, 1
instance = comp, \registerfile_MIPS|Mux15~6 , registerfile_MIPS|Mux15~6, cpu, 1
instance = comp, \registerfile_MIPS|t1[16] , registerfile_MIPS|t1[16], cpu, 1
instance = comp, \registerfile_MIPS|t0[16] , registerfile_MIPS|t0[16], cpu, 1
instance = comp, \registerfile_MIPS|Mux15~0 , registerfile_MIPS|Mux15~0, cpu, 1
instance = comp, \registerfile_MIPS|t2[16] , registerfile_MIPS|t2[16], cpu, 1
instance = comp, \registerfile_MIPS|t3[16] , registerfile_MIPS|t3[16], cpu, 1
instance = comp, \registerfile_MIPS|Mux15~1 , registerfile_MIPS|Mux15~1, cpu, 1
instance = comp, \registerfile_MIPS|t7[16] , registerfile_MIPS|t7[16], cpu, 1
instance = comp, \registerfile_MIPS|t5[16] , registerfile_MIPS|t5[16], cpu, 1
instance = comp, \registerfile_MIPS|t4[16] , registerfile_MIPS|t4[16], cpu, 1
instance = comp, \registerfile_MIPS|t6[16] , registerfile_MIPS|t6[16], cpu, 1
instance = comp, \registerfile_MIPS|Mux15~7 , registerfile_MIPS|Mux15~7, cpu, 1
instance = comp, \registerfile_MIPS|Mux15~8 , registerfile_MIPS|Mux15~8, cpu, 1
instance = comp, \registerfile_MIPS|Mux15~9 , registerfile_MIPS|Mux15~9, cpu, 1
instance = comp, \registerfile_MIPS|Mux15~10 , registerfile_MIPS|Mux15~10, cpu, 1
instance = comp, \register_A|saida[16] , register_A|saida[16], cpu, 1
instance = comp, \output_register_A[16] , output_register_A[16], cpu, 1
instance = comp, \alu_MIPS|Add0~51 , alu_MIPS|Add0~51, cpu, 1
instance = comp, \alu_MIPS|Add0~54 , alu_MIPS|Add0~54, cpu, 1
instance = comp, \mux_Execute_2|out[17]~58 , mux_Execute_2|out[17]~58, cpu, 1
instance = comp, \mux_Execute_2|out[17]~59 , mux_Execute_2|out[17]~59, cpu, 1
instance = comp, \register_D_1|saida[17] , register_D_1|saida[17], cpu, 1
instance = comp, \output_register_D_1[17] , output_register_D_1[17], cpu, 1
instance = comp, \register_D_2|saida[17] , register_D_2|saida[17], cpu, 1
instance = comp, \register_B_1|saida[17]~17 , register_B_1|saida[17]~17, cpu, 1
instance = comp, \registerfile_MIPS|Mux46~7 , registerfile_MIPS|Mux46~7, cpu, 1
instance = comp, \registerfile_MIPS|Mux46~8 , registerfile_MIPS|Mux46~8, cpu, 1
instance = comp, \registerfile_MIPS|Mux46~0 , registerfile_MIPS|Mux46~0, cpu, 1
instance = comp, \registerfile_MIPS|Mux46~1 , registerfile_MIPS|Mux46~1, cpu, 1
instance = comp, \registerfile_MIPS|Mux46~4 , registerfile_MIPS|Mux46~4, cpu, 1
instance = comp, \registerfile_MIPS|Mux46~5 , registerfile_MIPS|Mux46~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux46~2 , registerfile_MIPS|Mux46~2, cpu, 1
instance = comp, \registerfile_MIPS|Mux46~3 , registerfile_MIPS|Mux46~3, cpu, 1
instance = comp, \registerfile_MIPS|Mux46~6 , registerfile_MIPS|Mux46~6, cpu, 1
instance = comp, \registerfile_MIPS|Mux46~9 , registerfile_MIPS|Mux46~9, cpu, 1
instance = comp, \register_B_1|saida[17] , register_B_1|saida[17], cpu, 1
instance = comp, \output_register_B_1[17] , output_register_B_1[17], cpu, 1
instance = comp, \register_B_2|saida[17] , register_B_2|saida[17], cpu, 1
instance = comp, \output_datamemory[16] , output_datamemory[16], cpu, 1
instance = comp, \Data_BUS_READ[16]~input , Data_BUS_READ[16]~input, cpu, 1
instance = comp, \mux_out|out[16]~16 , mux_out|out[16]~16, cpu, 1
instance = comp, \mux_Execute_2|out[16]~56 , mux_Execute_2|out[16]~56, cpu, 1
instance = comp, \output_mult[16] , output_mult[16], cpu, 1
instance = comp, \mux_Execute_2|out[16]~57 , mux_Execute_2|out[16]~57, cpu, 1
instance = comp, \mux_Execute_2|out[16]~88 , mux_Execute_2|out[16]~88, cpu, 1
instance = comp, \register_D_1|saida[16] , register_D_1|saida[16], cpu, 1
instance = comp, \output_register_D_1[16] , output_register_D_1[16], cpu, 1
instance = comp, \register_D_2|saida[16] , register_D_2|saida[16], cpu, 1
instance = comp, \register_B_1|saida[16]~16 , register_B_1|saida[16]~16, cpu, 1
instance = comp, \registerfile_MIPS|Mux47~2 , registerfile_MIPS|Mux47~2, cpu, 1
instance = comp, \registerfile_MIPS|Mux47~3 , registerfile_MIPS|Mux47~3, cpu, 1
instance = comp, \registerfile_MIPS|Mux47~4 , registerfile_MIPS|Mux47~4, cpu, 1
instance = comp, \registerfile_MIPS|Mux47~5 , registerfile_MIPS|Mux47~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux47~6 , registerfile_MIPS|Mux47~6, cpu, 1
instance = comp, \registerfile_MIPS|Mux47~7 , registerfile_MIPS|Mux47~7, cpu, 1
instance = comp, \registerfile_MIPS|Mux47~8 , registerfile_MIPS|Mux47~8, cpu, 1
instance = comp, \registerfile_MIPS|Mux47~0 , registerfile_MIPS|Mux47~0, cpu, 1
instance = comp, \registerfile_MIPS|Mux47~1 , registerfile_MIPS|Mux47~1, cpu, 1
instance = comp, \registerfile_MIPS|Mux47~9 , registerfile_MIPS|Mux47~9, cpu, 1
instance = comp, \register_B_1|saida[16] , register_B_1|saida[16], cpu, 1
instance = comp, \output_register_B_1[16] , output_register_B_1[16], cpu, 1
instance = comp, \register_B_2|saida[16] , register_B_2|saida[16], cpu, 1
instance = comp, \output_datamemory[15] , output_datamemory[15], cpu, 1
instance = comp, \mux_out|out[15]~15 , mux_out|out[15]~15, cpu, 1
instance = comp, \register_B_1|saida[15]~15 , register_B_1|saida[15]~15, cpu, 1
instance = comp, \register_B_1|saida[15]~feeder , register_B_1|saida[15]~feeder, cpu, 1
instance = comp, \registerfile_MIPS|Mux48~4 , registerfile_MIPS|Mux48~4, cpu, 1
instance = comp, \registerfile_MIPS|Mux48~5 , registerfile_MIPS|Mux48~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux48~2 , registerfile_MIPS|Mux48~2, cpu, 1
instance = comp, \registerfile_MIPS|Mux48~3 , registerfile_MIPS|Mux48~3, cpu, 1
instance = comp, \registerfile_MIPS|Mux48~6 , registerfile_MIPS|Mux48~6, cpu, 1
instance = comp, \registerfile_MIPS|Mux48~0 , registerfile_MIPS|Mux48~0, cpu, 1
instance = comp, \registerfile_MIPS|Mux48~1 , registerfile_MIPS|Mux48~1, cpu, 1
instance = comp, \registerfile_MIPS|Mux48~7 , registerfile_MIPS|Mux48~7, cpu, 1
instance = comp, \registerfile_MIPS|Mux48~8 , registerfile_MIPS|Mux48~8, cpu, 1
instance = comp, \registerfile_MIPS|Mux48~9 , registerfile_MIPS|Mux48~9, cpu, 1
instance = comp, \register_B_1|saida[15] , register_B_1|saida[15], cpu, 1
instance = comp, \output_register_B_1[15] , output_register_B_1[15], cpu, 1
instance = comp, \register_B_2|saida[15] , register_B_2|saida[15], cpu, 1
instance = comp, \output_datamemory[14] , output_datamemory[14], cpu, 1
instance = comp, \mux_out|out[14]~14 , mux_out|out[14]~14, cpu, 1
instance = comp, \register_B_1|saida[14]~14 , register_B_1|saida[14]~14, cpu, 1
instance = comp, \registerfile_MIPS|Mux49~2 , registerfile_MIPS|Mux49~2, cpu, 1
instance = comp, \registerfile_MIPS|Mux49~3 , registerfile_MIPS|Mux49~3, cpu, 1
instance = comp, \registerfile_MIPS|Mux49~4 , registerfile_MIPS|Mux49~4, cpu, 1
instance = comp, \registerfile_MIPS|Mux49~5 , registerfile_MIPS|Mux49~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux49~6 , registerfile_MIPS|Mux49~6, cpu, 1
instance = comp, \registerfile_MIPS|Mux49~0 , registerfile_MIPS|Mux49~0, cpu, 1
instance = comp, \registerfile_MIPS|Mux49~1 , registerfile_MIPS|Mux49~1, cpu, 1
instance = comp, \registerfile_MIPS|Mux49~7 , registerfile_MIPS|Mux49~7, cpu, 1
instance = comp, \registerfile_MIPS|Mux49~8 , registerfile_MIPS|Mux49~8, cpu, 1
instance = comp, \registerfile_MIPS|Mux49~9 , registerfile_MIPS|Mux49~9, cpu, 1
instance = comp, \register_B_1|saida[14] , register_B_1|saida[14], cpu, 1
instance = comp, \output_register_B_1[14] , output_register_B_1[14], cpu, 1
instance = comp, \multiplicador|ADD0|Soma[10]~20 , multiplicador|ADD0|Soma[10]~20, cpu, 1
instance = comp, \multiplicador|ADD0|Soma[11]~22 , multiplicador|ADD0|Soma[11]~22, cpu, 1
instance = comp, \multiplicador|ADD0|Soma[12]~24 , multiplicador|ADD0|Soma[12]~24, cpu, 1
instance = comp, \multiplicador|ADD0|Soma[13]~26 , multiplicador|ADD0|Soma[13]~26, cpu, 1
instance = comp, \multiplicador|ADD0|Soma[14]~28 , multiplicador|ADD0|Soma[14]~28, cpu, 1
instance = comp, \multiplicador|ADD0|Soma[15]~30 , multiplicador|ADD0|Soma[15]~30, cpu, 1
instance = comp, \multiplicador|ADD0|Soma[16]~32 , multiplicador|ADD0|Soma[16]~32, cpu, 1
instance = comp, \multiplicador|ACC0|Saidas~38 , multiplicador|ACC0|Saidas~38, cpu, 1
instance = comp, \multiplicador|ACC0|Saidas[32] , multiplicador|ACC0|Saidas[32], cpu, 1
instance = comp, \multiplicador|ACC0|Saidas~37 , multiplicador|ACC0|Saidas~37, cpu, 1
instance = comp, \multiplicador|ACC0|Saidas[29]~39 , multiplicador|ACC0|Saidas[29]~39, cpu, 1
instance = comp, \multiplicador|ACC0|Saidas[31] , multiplicador|ACC0|Saidas[31], cpu, 1
instance = comp, \multiplicador|ACC0|Saidas~36 , multiplicador|ACC0|Saidas~36, cpu, 1
instance = comp, \multiplicador|ACC0|Saidas[30] , multiplicador|ACC0|Saidas[30], cpu, 1
instance = comp, \multiplicador|ACC0|Saidas~35 , multiplicador|ACC0|Saidas~35, cpu, 1
instance = comp, \multiplicador|ACC0|Saidas[29] , multiplicador|ACC0|Saidas[29], cpu, 1
instance = comp, \multiplicador|ACC0|Saidas~34 , multiplicador|ACC0|Saidas~34, cpu, 1
instance = comp, \multiplicador|ACC0|Saidas[28] , multiplicador|ACC0|Saidas[28], cpu, 1
instance = comp, \multiplicador|ACC0|Saidas~33 , multiplicador|ACC0|Saidas~33, cpu, 1
instance = comp, \multiplicador|ACC0|Saidas[27] , multiplicador|ACC0|Saidas[27], cpu, 1
instance = comp, \multiplicador|ACC0|Saidas~32 , multiplicador|ACC0|Saidas~32, cpu, 1
instance = comp, \multiplicador|ACC0|Saidas[26] , multiplicador|ACC0|Saidas[26], cpu, 1
instance = comp, \multiplicador|ACC0|Saidas~31 , multiplicador|ACC0|Saidas~31, cpu, 1
instance = comp, \multiplicador|ACC0|Saidas[25] , multiplicador|ACC0|Saidas[25], cpu, 1
instance = comp, \multiplicador|ACC0|Saidas~30 , multiplicador|ACC0|Saidas~30, cpu, 1
instance = comp, \multiplicador|ACC0|Saidas[24] , multiplicador|ACC0|Saidas[24], cpu, 1
instance = comp, \multiplicador|ACC0|Saidas~29 , multiplicador|ACC0|Saidas~29, cpu, 1
instance = comp, \multiplicador|ACC0|Saidas[23] , multiplicador|ACC0|Saidas[23], cpu, 1
instance = comp, \multiplicador|ACC0|Saidas~28 , multiplicador|ACC0|Saidas~28, cpu, 1
instance = comp, \multiplicador|ACC0|Saidas[22] , multiplicador|ACC0|Saidas[22], cpu, 1
instance = comp, \multiplicador|ACC0|Saidas~27 , multiplicador|ACC0|Saidas~27, cpu, 1
instance = comp, \multiplicador|ACC0|Saidas[21] , multiplicador|ACC0|Saidas[21], cpu, 1
instance = comp, \multiplicador|ACC0|Saidas~26 , multiplicador|ACC0|Saidas~26, cpu, 1
instance = comp, \multiplicador|ACC0|Saidas[20] , multiplicador|ACC0|Saidas[20], cpu, 1
instance = comp, \multiplicador|ACC0|Saidas~25 , multiplicador|ACC0|Saidas~25, cpu, 1
instance = comp, \multiplicador|ACC0|Saidas[19] , multiplicador|ACC0|Saidas[19], cpu, 1
instance = comp, \multiplicador|ACC0|Saidas~24 , multiplicador|ACC0|Saidas~24, cpu, 1
instance = comp, \multiplicador|ACC0|Saidas[18] , multiplicador|ACC0|Saidas[18], cpu, 1
instance = comp, \multiplicador|ACC0|Saidas~23 , multiplicador|ACC0|Saidas~23, cpu, 1
instance = comp, \multiplicador|ACC0|Saidas[17] , multiplicador|ACC0|Saidas[17], cpu, 1
instance = comp, \multiplicador|ACC0|Saidas~22 , multiplicador|ACC0|Saidas~22, cpu, 1
instance = comp, \multiplicador|ACC0|Saidas[16] , multiplicador|ACC0|Saidas[16], cpu, 1
instance = comp, \multiplicador|ACC0|Saidas~20 , multiplicador|ACC0|Saidas~20, cpu, 1
instance = comp, \multiplicador|ACC0|Saidas[7]~5 , multiplicador|ACC0|Saidas[7]~5, cpu, 1
instance = comp, \multiplicador|ACC0|Saidas[15] , multiplicador|ACC0|Saidas[15], cpu, 1
instance = comp, \multiplicador|ACC0|Saidas~19 , multiplicador|ACC0|Saidas~19, cpu, 1
instance = comp, \multiplicador|ACC0|Saidas[14] , multiplicador|ACC0|Saidas[14], cpu, 1
instance = comp, \multiplicador|ACC0|Saidas~18 , multiplicador|ACC0|Saidas~18, cpu, 1
instance = comp, \multiplicador|ACC0|Saidas[13] , multiplicador|ACC0|Saidas[13], cpu, 1
instance = comp, \output_mult[13] , output_mult[13], cpu, 1
instance = comp, \mux_Execute_2|out[13]~49 , mux_Execute_2|out[13]~49, cpu, 1
instance = comp, \mux_Execute_2|out[13]~50 , mux_Execute_2|out[13]~50, cpu, 1
instance = comp, \register_D_1|saida[13] , register_D_1|saida[13], cpu, 1
instance = comp, \output_register_D_1[13] , output_register_D_1[13], cpu, 1
instance = comp, \register_D_2|saida[13] , register_D_2|saida[13], cpu, 1
instance = comp, \Data_BUS_READ[13]~input , Data_BUS_READ[13]~input, cpu, 1
instance = comp, \output_datamemory[13] , output_datamemory[13], cpu, 1
instance = comp, \mux_out|out[13]~13 , mux_out|out[13]~13, cpu, 1
instance = comp, \register_B_1|saida[13]~13 , register_B_1|saida[13]~13, cpu, 1
instance = comp, \registerfile_MIPS|Mux50~7 , registerfile_MIPS|Mux50~7, cpu, 1
instance = comp, \registerfile_MIPS|Mux50~8 , registerfile_MIPS|Mux50~8, cpu, 1
instance = comp, \registerfile_MIPS|Mux50~0 , registerfile_MIPS|Mux50~0, cpu, 1
instance = comp, \registerfile_MIPS|Mux50~1 , registerfile_MIPS|Mux50~1, cpu, 1
instance = comp, \registerfile_MIPS|Mux50~2 , registerfile_MIPS|Mux50~2, cpu, 1
instance = comp, \registerfile_MIPS|Mux50~3 , registerfile_MIPS|Mux50~3, cpu, 1
instance = comp, \registerfile_MIPS|Mux50~4 , registerfile_MIPS|Mux50~4, cpu, 1
instance = comp, \registerfile_MIPS|Mux50~5 , registerfile_MIPS|Mux50~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux50~6 , registerfile_MIPS|Mux50~6, cpu, 1
instance = comp, \registerfile_MIPS|Mux50~9 , registerfile_MIPS|Mux50~9, cpu, 1
instance = comp, \register_B_1|saida[13] , register_B_1|saida[13], cpu, 1
instance = comp, \output_register_B_1[13] , output_register_B_1[13], cpu, 1
instance = comp, \register_B_2|saida[13] , register_B_2|saida[13], cpu, 1
instance = comp, \output_datamemory[11] , output_datamemory[11], cpu, 1
instance = comp, \mux_out|out[11]~11 , mux_out|out[11]~11, cpu, 1
instance = comp, \register_B_1|saida[11]~11 , register_B_1|saida[11]~11, cpu, 1
instance = comp, \register_B_1|saida[11]~feeder , register_B_1|saida[11]~feeder, cpu, 1
instance = comp, \registerfile_MIPS|Mux52~4 , registerfile_MIPS|Mux52~4, cpu, 1
instance = comp, \registerfile_MIPS|Mux52~5 , registerfile_MIPS|Mux52~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux52~2 , registerfile_MIPS|Mux52~2, cpu, 1
instance = comp, \registerfile_MIPS|Mux52~3 , registerfile_MIPS|Mux52~3, cpu, 1
instance = comp, \registerfile_MIPS|Mux52~6 , registerfile_MIPS|Mux52~6, cpu, 1
instance = comp, \registerfile_MIPS|Mux52~0 , registerfile_MIPS|Mux52~0, cpu, 1
instance = comp, \registerfile_MIPS|Mux52~1 , registerfile_MIPS|Mux52~1, cpu, 1
instance = comp, \registerfile_MIPS|Mux52~7 , registerfile_MIPS|Mux52~7, cpu, 1
instance = comp, \registerfile_MIPS|Mux52~8 , registerfile_MIPS|Mux52~8, cpu, 1
instance = comp, \registerfile_MIPS|Mux52~9 , registerfile_MIPS|Mux52~9, cpu, 1
instance = comp, \register_B_1|saida[11] , register_B_1|saida[11], cpu, 1
instance = comp, \output_register_B_1[11] , output_register_B_1[11], cpu, 1
instance = comp, \register_B_2|saida[11] , register_B_2|saida[11], cpu, 1
instance = comp, \output_datamemory[12] , output_datamemory[12], cpu, 1
instance = comp, \mux_out|out[12]~12 , mux_out|out[12]~12, cpu, 1
instance = comp, \output_mult[12] , output_mult[12], cpu, 1
instance = comp, \mux_Execute_2|out[12]~46 , mux_Execute_2|out[12]~46, cpu, 1
instance = comp, \mux_Execute_2|out[12]~47 , mux_Execute_2|out[12]~47, cpu, 1
instance = comp, \mux_Execute_2|out[12]~48 , mux_Execute_2|out[12]~48, cpu, 1
instance = comp, \register_D_1|saida[12] , register_D_1|saida[12], cpu, 1
instance = comp, \output_register_D_1[12] , output_register_D_1[12], cpu, 1
instance = comp, \register_D_2|saida[12] , register_D_2|saida[12], cpu, 1
instance = comp, \register_B_1|saida[12]~12 , register_B_1|saida[12]~12, cpu, 1
instance = comp, \registerfile_MIPS|Mux19~2 , registerfile_MIPS|Mux19~2, cpu, 1
instance = comp, \registerfile_MIPS|Mux19~3 , registerfile_MIPS|Mux19~3, cpu, 1
instance = comp, \registerfile_MIPS|Mux19~4 , registerfile_MIPS|Mux19~4, cpu, 1
instance = comp, \registerfile_MIPS|Mux19~5 , registerfile_MIPS|Mux19~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux19~6 , registerfile_MIPS|Mux19~6, cpu, 1
instance = comp, \registerfile_MIPS|Mux19~0 , registerfile_MIPS|Mux19~0, cpu, 1
instance = comp, \registerfile_MIPS|Mux19~1 , registerfile_MIPS|Mux19~1, cpu, 1
instance = comp, \registerfile_MIPS|Mux19~7 , registerfile_MIPS|Mux19~7, cpu, 1
instance = comp, \registerfile_MIPS|Mux19~8 , registerfile_MIPS|Mux19~8, cpu, 1
instance = comp, \registerfile_MIPS|Mux19~9 , registerfile_MIPS|Mux19~9, cpu, 1
instance = comp, \registerfile_MIPS|Mux19~10 , registerfile_MIPS|Mux19~10, cpu, 1
instance = comp, \register_A|saida[12] , register_A|saida[12], cpu, 1
instance = comp, \output_register_A[12] , output_register_A[12], cpu, 1
instance = comp, \multiplicador|ACC0|Saidas~17 , multiplicador|ACC0|Saidas~17, cpu, 1
instance = comp, \multiplicador|ACC0|Saidas[12] , multiplicador|ACC0|Saidas[12], cpu, 1
instance = comp, \multiplicador|ACC0|Saidas~4 , multiplicador|ACC0|Saidas~4, cpu, 1
instance = comp, \multiplicador|ACC0|Saidas[11] , multiplicador|ACC0|Saidas[11], cpu, 1
instance = comp, \multiplicador|ACC0|Saidas~8 , multiplicador|ACC0|Saidas~8, cpu, 1
instance = comp, \multiplicador|ACC0|Saidas[10] , multiplicador|ACC0|Saidas[10], cpu, 1
instance = comp, \output_mult[10] , output_mult[10], cpu, 1
instance = comp, \mux_Execute_2|out[10]~25 , mux_Execute_2|out[10]~25, cpu, 1
instance = comp, \register_D_1|saida[10] , register_D_1|saida[10], cpu, 1
instance = comp, \output_register_D_1[10] , output_register_D_1[10], cpu, 1
instance = comp, \register_D_2|saida[10] , register_D_2|saida[10], cpu, 1
instance = comp, \output_datamemory[10] , output_datamemory[10], cpu, 1
instance = comp, \Data_BUS_READ[10]~input , Data_BUS_READ[10]~input, cpu, 1
instance = comp, \mux_out|out[10]~10 , mux_out|out[10]~10, cpu, 1
instance = comp, \register_B_1|saida[10]~10 , register_B_1|saida[10]~10, cpu, 1
instance = comp, \registerfile_MIPS|Mux53~0 , registerfile_MIPS|Mux53~0, cpu, 1
instance = comp, \registerfile_MIPS|Mux53~1 , registerfile_MIPS|Mux53~1, cpu, 1
instance = comp, \registerfile_MIPS|Mux53~2 , registerfile_MIPS|Mux53~2, cpu, 1
instance = comp, \registerfile_MIPS|Mux53~3 , registerfile_MIPS|Mux53~3, cpu, 1
instance = comp, \registerfile_MIPS|Mux53~4 , registerfile_MIPS|Mux53~4, cpu, 1
instance = comp, \registerfile_MIPS|Mux53~5 , registerfile_MIPS|Mux53~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux53~6 , registerfile_MIPS|Mux53~6, cpu, 1
instance = comp, \registerfile_MIPS|Mux53~7 , registerfile_MIPS|Mux53~7, cpu, 1
instance = comp, \registerfile_MIPS|Mux53~8 , registerfile_MIPS|Mux53~8, cpu, 1
instance = comp, \registerfile_MIPS|Mux53~9 , registerfile_MIPS|Mux53~9, cpu, 1
instance = comp, \register_B_1|saida[10] , register_B_1|saida[10], cpu, 1
instance = comp, \output_register_B_1[10] , output_register_B_1[10], cpu, 1
instance = comp, \register_B_2|saida[10] , register_B_2|saida[10], cpu, 1
instance = comp, \output_datamemory[9] , output_datamemory[9], cpu, 1
instance = comp, \mux_out|out[9]~9 , mux_out|out[9]~9, cpu, 1
instance = comp, \register_D_2|saida[9] , register_D_2|saida[9], cpu, 1
instance = comp, \register_B_1|saida[9]~9 , register_B_1|saida[9]~9, cpu, 1
instance = comp, \registerfile_MIPS|Mux22~4 , registerfile_MIPS|Mux22~4, cpu, 1
instance = comp, \registerfile_MIPS|Mux22~5 , registerfile_MIPS|Mux22~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux22~2 , registerfile_MIPS|Mux22~2, cpu, 1
instance = comp, \registerfile_MIPS|Mux22~3 , registerfile_MIPS|Mux22~3, cpu, 1
instance = comp, \registerfile_MIPS|Mux22~6 , registerfile_MIPS|Mux22~6, cpu, 1
instance = comp, \registerfile_MIPS|Mux22~0 , registerfile_MIPS|Mux22~0, cpu, 1
instance = comp, \registerfile_MIPS|Mux22~1 , registerfile_MIPS|Mux22~1, cpu, 1
instance = comp, \registerfile_MIPS|Mux22~7 , registerfile_MIPS|Mux22~7, cpu, 1
instance = comp, \registerfile_MIPS|Mux22~8 , registerfile_MIPS|Mux22~8, cpu, 1
instance = comp, \registerfile_MIPS|Mux22~9 , registerfile_MIPS|Mux22~9, cpu, 1
instance = comp, \registerfile_MIPS|Mux22~10 , registerfile_MIPS|Mux22~10, cpu, 1
instance = comp, \register_A|saida[9] , register_A|saida[9], cpu, 1
instance = comp, \output_register_A[9] , output_register_A[9], cpu, 1
instance = comp, \multiplicador|ACC0|Saidas~6 , multiplicador|ACC0|Saidas~6, cpu, 1
instance = comp, \multiplicador|ACC0|Saidas[9] , multiplicador|ACC0|Saidas[9], cpu, 1
instance = comp, \multiplicador|ACC0|Saidas~7 , multiplicador|ACC0|Saidas~7, cpu, 1
instance = comp, \multiplicador|ACC0|Saidas[8] , multiplicador|ACC0|Saidas[8], cpu, 1
instance = comp, \multiplicador|ACC0|Saidas~16 , multiplicador|ACC0|Saidas~16, cpu, 1
instance = comp, \multiplicador|ACC0|Saidas[7] , multiplicador|ACC0|Saidas[7], cpu, 1
instance = comp, \output_mult[7] , output_mult[7], cpu, 1
instance = comp, \mux_Execute_2|out[7]~44 , mux_Execute_2|out[7]~44, cpu, 1
instance = comp, \mux_Execute_1|out[7]~5 , mux_Execute_1|out[7]~5, cpu, 1
instance = comp, \mux_Execute_2|out[7]~45 , mux_Execute_2|out[7]~45, cpu, 1
instance = comp, \register_D_1|saida[7] , register_D_1|saida[7], cpu, 1
instance = comp, \output_register_D_1[7] , output_register_D_1[7], cpu, 1
instance = comp, \output_datamemory[6] , output_datamemory[6], cpu, 1
instance = comp, \mux_out|out[6]~6 , mux_out|out[6]~6, cpu, 1
instance = comp, \register_D_2|saida[6] , register_D_2|saida[6], cpu, 1
instance = comp, \register_B_1|saida[6]~6 , register_B_1|saida[6]~6, cpu, 1
instance = comp, \registerfile_MIPS|Mux25~4 , registerfile_MIPS|Mux25~4, cpu, 1
instance = comp, \registerfile_MIPS|Mux25~5 , registerfile_MIPS|Mux25~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux25~2 , registerfile_MIPS|Mux25~2, cpu, 1
instance = comp, \registerfile_MIPS|Mux25~3 , registerfile_MIPS|Mux25~3, cpu, 1
instance = comp, \registerfile_MIPS|Mux25~6 , registerfile_MIPS|Mux25~6, cpu, 1
instance = comp, \registerfile_MIPS|Mux25~7 , registerfile_MIPS|Mux25~7, cpu, 1
instance = comp, \registerfile_MIPS|Mux25~8 , registerfile_MIPS|Mux25~8, cpu, 1
instance = comp, \registerfile_MIPS|Mux25~0 , registerfile_MIPS|Mux25~0, cpu, 1
instance = comp, \registerfile_MIPS|Mux25~1 , registerfile_MIPS|Mux25~1, cpu, 1
instance = comp, \registerfile_MIPS|Mux25~9 , registerfile_MIPS|Mux25~9, cpu, 1
instance = comp, \registerfile_MIPS|Mux25~10 , registerfile_MIPS|Mux25~10, cpu, 1
instance = comp, \register_A|saida[6] , register_A|saida[6], cpu, 1
instance = comp, \output_register_A[6] , output_register_A[6], cpu, 1
instance = comp, \mux_Execute_2|out[6]~41 , mux_Execute_2|out[6]~41, cpu, 1
instance = comp, \mux_Execute_2|out[6]~42 , mux_Execute_2|out[6]~42, cpu, 1
instance = comp, \multiplicador|ACC0|Saidas~15 , multiplicador|ACC0|Saidas~15, cpu, 1
instance = comp, \multiplicador|ACC0|Saidas[6] , multiplicador|ACC0|Saidas[6], cpu, 1
instance = comp, \output_mult[6] , output_mult[6], cpu, 1
instance = comp, \mux_Execute_2|out[6]~43 , mux_Execute_2|out[6]~43, cpu, 1
instance = comp, \register_D_1|saida[6] , register_D_1|saida[6], cpu, 1
instance = comp, \output_register_D_1[6] , output_register_D_1[6], cpu, 1
instance = comp, \output_datamemory[5] , output_datamemory[5], cpu, 1
instance = comp, \mux_out|out[5]~5 , mux_out|out[5]~5, cpu, 1
instance = comp, \register_D_2|saida[5]~feeder , register_D_2|saida[5]~feeder, cpu, 1
instance = comp, \register_D_2|saida[5] , register_D_2|saida[5], cpu, 1
instance = comp, \register_B_1|saida[5]~5 , register_B_1|saida[5]~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux58~7 , registerfile_MIPS|Mux58~7, cpu, 1
instance = comp, \registerfile_MIPS|Mux58~8 , registerfile_MIPS|Mux58~8, cpu, 1
instance = comp, \registerfile_MIPS|Mux58~0 , registerfile_MIPS|Mux58~0, cpu, 1
instance = comp, \registerfile_MIPS|Mux58~1 , registerfile_MIPS|Mux58~1, cpu, 1
instance = comp, \registerfile_MIPS|Mux58~2 , registerfile_MIPS|Mux58~2, cpu, 1
instance = comp, \registerfile_MIPS|Mux58~3 , registerfile_MIPS|Mux58~3, cpu, 1
instance = comp, \registerfile_MIPS|Mux58~4 , registerfile_MIPS|Mux58~4, cpu, 1
instance = comp, \registerfile_MIPS|Mux58~5 , registerfile_MIPS|Mux58~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux58~6 , registerfile_MIPS|Mux58~6, cpu, 1
instance = comp, \registerfile_MIPS|Mux58~9 , registerfile_MIPS|Mux58~9, cpu, 1
instance = comp, \register_B_1|saida[5] , register_B_1|saida[5], cpu, 1
instance = comp, \output_register_B_1[5] , output_register_B_1[5], cpu, 1
instance = comp, \mux_Execute_1|out[5]~4 , mux_Execute_1|out[5]~4, cpu, 1
instance = comp, \multiplicador|ACC0|Saidas~14 , multiplicador|ACC0|Saidas~14, cpu, 1
instance = comp, \multiplicador|ACC0|Saidas[5] , multiplicador|ACC0|Saidas[5], cpu, 1
instance = comp, \output_mult[5] , output_mult[5], cpu, 1
instance = comp, \mux_Execute_2|out[5]~39 , mux_Execute_2|out[5]~39, cpu, 1
instance = comp, \mux_Execute_2|out[5]~40 , mux_Execute_2|out[5]~40, cpu, 1
instance = comp, \register_D_1|saida[5] , register_D_1|saida[5], cpu, 1
instance = comp, \output_register_D_1[5] , output_register_D_1[5], cpu, 1
instance = comp, \output_datamemory[4] , output_datamemory[4], cpu, 1
instance = comp, \mux_out|out[4]~4 , mux_out|out[4]~4, cpu, 1
instance = comp, \register_B_1|saida[4]~4 , register_B_1|saida[4]~4, cpu, 1
instance = comp, \registerfile_MIPS|s0~5 , registerfile_MIPS|s0~5, cpu, 1
instance = comp, \registerfile_MIPS|t0[4] , registerfile_MIPS|t0[4], cpu, 1
instance = comp, \registerfile_MIPS|Mux27~0 , registerfile_MIPS|Mux27~0, cpu, 1
instance = comp, \registerfile_MIPS|Mux27~1 , registerfile_MIPS|Mux27~1, cpu, 1
instance = comp, \registerfile_MIPS|Mux27~4 , registerfile_MIPS|Mux27~4, cpu, 1
instance = comp, \registerfile_MIPS|Mux27~5 , registerfile_MIPS|Mux27~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux27~2 , registerfile_MIPS|Mux27~2, cpu, 1
instance = comp, \registerfile_MIPS|Mux27~3 , registerfile_MIPS|Mux27~3, cpu, 1
instance = comp, \registerfile_MIPS|Mux27~6 , registerfile_MIPS|Mux27~6, cpu, 1
instance = comp, \registerfile_MIPS|Mux27~7 , registerfile_MIPS|Mux27~7, cpu, 1
instance = comp, \registerfile_MIPS|Mux27~8 , registerfile_MIPS|Mux27~8, cpu, 1
instance = comp, \registerfile_MIPS|Mux27~9 , registerfile_MIPS|Mux27~9, cpu, 1
instance = comp, \registerfile_MIPS|Mux27~10 , registerfile_MIPS|Mux27~10, cpu, 1
instance = comp, \register_A|saida[4] , register_A|saida[4], cpu, 1
instance = comp, \output_register_A[4] , output_register_A[4], cpu, 1
instance = comp, \mux_Execute_2|out[4]~36 , mux_Execute_2|out[4]~36, cpu, 1
instance = comp, \mux_Execute_2|out[4]~37 , mux_Execute_2|out[4]~37, cpu, 1
instance = comp, \multiplicador|ACC0|Saidas~13 , multiplicador|ACC0|Saidas~13, cpu, 1
instance = comp, \multiplicador|ACC0|Saidas[4] , multiplicador|ACC0|Saidas[4], cpu, 1
instance = comp, \output_mult[4] , output_mult[4], cpu, 1
instance = comp, \mux_Execute_2|out[4]~38 , mux_Execute_2|out[4]~38, cpu, 1
instance = comp, \register_D_1|saida[4] , register_D_1|saida[4], cpu, 1
instance = comp, \output_register_D_1[4] , output_register_D_1[4], cpu, 1
instance = comp, \output_datamemory[3] , output_datamemory[3], cpu, 1
instance = comp, \mux_out|out[3]~3 , mux_out|out[3]~3, cpu, 1
instance = comp, \register_B_1|saida[3]~3 , register_B_1|saida[3]~3, cpu, 1
instance = comp, \registerfile_MIPS|Mux28~0 , registerfile_MIPS|Mux28~0, cpu, 1
instance = comp, \registerfile_MIPS|Mux28~1 , registerfile_MIPS|Mux28~1, cpu, 1
instance = comp, \registerfile_MIPS|Mux28~7 , registerfile_MIPS|Mux28~7, cpu, 1
instance = comp, \registerfile_MIPS|Mux28~8 , registerfile_MIPS|Mux28~8, cpu, 1
instance = comp, \registerfile_MIPS|Mux28~4 , registerfile_MIPS|Mux28~4, cpu, 1
instance = comp, \registerfile_MIPS|Mux28~5 , registerfile_MIPS|Mux28~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux28~2 , registerfile_MIPS|Mux28~2, cpu, 1
instance = comp, \registerfile_MIPS|Mux28~3 , registerfile_MIPS|Mux28~3, cpu, 1
instance = comp, \registerfile_MIPS|Mux28~6 , registerfile_MIPS|Mux28~6, cpu, 1
instance = comp, \registerfile_MIPS|Mux28~9 , registerfile_MIPS|Mux28~9, cpu, 1
instance = comp, \registerfile_MIPS|Mux28~10 , registerfile_MIPS|Mux28~10, cpu, 1
instance = comp, \register_A|saida[3] , register_A|saida[3], cpu, 1
instance = comp, \output_register_A[3] , output_register_A[3], cpu, 1
instance = comp, \mux_Execute_1|out[3]~3 , mux_Execute_1|out[3]~3, cpu, 1
instance = comp, \multiplicador|ACC0|Saidas~12 , multiplicador|ACC0|Saidas~12, cpu, 1
instance = comp, \multiplicador|ACC0|Saidas[3] , multiplicador|ACC0|Saidas[3], cpu, 1
instance = comp, \output_mult[3] , output_mult[3], cpu, 1
instance = comp, \mux_Execute_2|out[3]~34 , mux_Execute_2|out[3]~34, cpu, 1
instance = comp, \mux_Execute_2|out[3]~35 , mux_Execute_2|out[3]~35, cpu, 1
instance = comp, \register_D_1|saida[3] , register_D_1|saida[3], cpu, 1
instance = comp, \output_register_D_1[3] , output_register_D_1[3], cpu, 1
instance = comp, \output_datamemory[1] , output_datamemory[1], cpu, 1
instance = comp, \mux_out|out[1]~1 , mux_out|out[1]~1, cpu, 1
instance = comp, \register_B_1|saida[1]~1 , register_B_1|saida[1]~1, cpu, 1
instance = comp, \registerfile_MIPS|Mux62~7 , registerfile_MIPS|Mux62~7, cpu, 1
instance = comp, \registerfile_MIPS|Mux62~8 , registerfile_MIPS|Mux62~8, cpu, 1
instance = comp, \registerfile_MIPS|Mux62~0 , registerfile_MIPS|Mux62~0, cpu, 1
instance = comp, \registerfile_MIPS|Mux62~1 , registerfile_MIPS|Mux62~1, cpu, 1
instance = comp, \registerfile_MIPS|Mux62~2 , registerfile_MIPS|Mux62~2, cpu, 1
instance = comp, \registerfile_MIPS|Mux62~3 , registerfile_MIPS|Mux62~3, cpu, 1
instance = comp, \registerfile_MIPS|Mux62~4 , registerfile_MIPS|Mux62~4, cpu, 1
instance = comp, \registerfile_MIPS|Mux62~5 , registerfile_MIPS|Mux62~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux62~6 , registerfile_MIPS|Mux62~6, cpu, 1
instance = comp, \registerfile_MIPS|Mux62~9 , registerfile_MIPS|Mux62~9, cpu, 1
instance = comp, \register_B_1|saida[1] , register_B_1|saida[1], cpu, 1
instance = comp, \output_register_B_1[1] , output_register_B_1[1], cpu, 1
instance = comp, \mux_Execute_1|out[1]~2 , mux_Execute_1|out[1]~2, cpu, 1
instance = comp, \output_mult[1] , output_mult[1], cpu, 1
instance = comp, \mux_Execute_2|out[1]~29 , mux_Execute_2|out[1]~29, cpu, 1
instance = comp, \mux_Execute_2|out[1]~30 , mux_Execute_2|out[1]~30, cpu, 1
instance = comp, \register_D_1|saida[1] , register_D_1|saida[1], cpu, 1
instance = comp, \output_register_D_1[1] , output_register_D_1[1], cpu, 1
instance = comp, \output_datamemory[2] , output_datamemory[2], cpu, 1
instance = comp, \Data_BUS_READ[2]~input , Data_BUS_READ[2]~input, cpu, 1
instance = comp, \mux_out|out[2]~2 , mux_out|out[2]~2, cpu, 1
instance = comp, \register_D_2|saida[2] , register_D_2|saida[2], cpu, 1
instance = comp, \register_B_1|saida[2]~2 , register_B_1|saida[2]~2, cpu, 1
instance = comp, \registerfile_MIPS|s0~3 , registerfile_MIPS|s0~3, cpu, 1
instance = comp, \registerfile_MIPS|t1[2] , registerfile_MIPS|t1[2], cpu, 1
instance = comp, \registerfile_MIPS|Mux29~2 , registerfile_MIPS|Mux29~2, cpu, 1
instance = comp, \registerfile_MIPS|Mux29~3 , registerfile_MIPS|Mux29~3, cpu, 1
instance = comp, \registerfile_MIPS|Mux29~4 , registerfile_MIPS|Mux29~4, cpu, 1
instance = comp, \registerfile_MIPS|Mux29~5 , registerfile_MIPS|Mux29~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux29~6 , registerfile_MIPS|Mux29~6, cpu, 1
instance = comp, \registerfile_MIPS|Mux29~0 , registerfile_MIPS|Mux29~0, cpu, 1
instance = comp, \registerfile_MIPS|Mux29~1 , registerfile_MIPS|Mux29~1, cpu, 1
instance = comp, \registerfile_MIPS|Mux29~7 , registerfile_MIPS|Mux29~7, cpu, 1
instance = comp, \registerfile_MIPS|Mux29~8 , registerfile_MIPS|Mux29~8, cpu, 1
instance = comp, \registerfile_MIPS|Mux29~9 , registerfile_MIPS|Mux29~9, cpu, 1
instance = comp, \registerfile_MIPS|Mux29~10 , registerfile_MIPS|Mux29~10, cpu, 1
instance = comp, \register_A|saida[2] , register_A|saida[2], cpu, 1
instance = comp, \output_register_A[2] , output_register_A[2], cpu, 1
instance = comp, \multiplicador|ACC0|Saidas~11 , multiplicador|ACC0|Saidas~11, cpu, 1
instance = comp, \multiplicador|ACC0|Saidas[2] , multiplicador|ACC0|Saidas[2], cpu, 1
instance = comp, \multiplicador|ACC0|Saidas~10 , multiplicador|ACC0|Saidas~10, cpu, 1
instance = comp, \multiplicador|ACC0|Saidas[1] , multiplicador|ACC0|Saidas[1], cpu, 1
instance = comp, \multiplicador|ACC0|Saidas~9 , multiplicador|ACC0|Saidas~9, cpu, 1
instance = comp, \multiplicador|ACC0|Saidas[0] , multiplicador|ACC0|Saidas[0], cpu, 1
instance = comp, \output_mult[0] , output_mult[0], cpu, 1
instance = comp, \mux_Execute_2|out[0]~26 , mux_Execute_2|out[0]~26, cpu, 1
instance = comp, \mux_Execute_2|out[0]~27 , mux_Execute_2|out[0]~27, cpu, 1
instance = comp, \mux_Execute_2|out[0]~28 , mux_Execute_2|out[0]~28, cpu, 1
instance = comp, \register_D_1|saida[0] , register_D_1|saida[0], cpu, 1
instance = comp, \output_register_D_1[0] , output_register_D_1[0], cpu, 1
instance = comp, \output_datamemory[0] , output_datamemory[0], cpu, 1
instance = comp, \Data_BUS_READ[0]~input , Data_BUS_READ[0]~input, cpu, 1
instance = comp, \mux_out|out[0]~0 , mux_out|out[0]~0, cpu, 1
instance = comp, \register_D_2|saida[0] , register_D_2|saida[0], cpu, 1
instance = comp, \register_B_1|saida[0]~0 , register_B_1|saida[0]~0, cpu, 1
instance = comp, \registerfile_MIPS|Mux63~4 , registerfile_MIPS|Mux63~4, cpu, 1
instance = comp, \registerfile_MIPS|Mux63~5 , registerfile_MIPS|Mux63~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux63~2 , registerfile_MIPS|Mux63~2, cpu, 1
instance = comp, \registerfile_MIPS|Mux63~3 , registerfile_MIPS|Mux63~3, cpu, 1
instance = comp, \registerfile_MIPS|Mux63~6 , registerfile_MIPS|Mux63~6, cpu, 1
instance = comp, \registerfile_MIPS|Mux63~0 , registerfile_MIPS|Mux63~0, cpu, 1
instance = comp, \registerfile_MIPS|Mux63~1 , registerfile_MIPS|Mux63~1, cpu, 1
instance = comp, \registerfile_MIPS|Mux63~7 , registerfile_MIPS|Mux63~7, cpu, 1
instance = comp, \registerfile_MIPS|Mux63~8 , registerfile_MIPS|Mux63~8, cpu, 1
instance = comp, \registerfile_MIPS|Mux63~9 , registerfile_MIPS|Mux63~9, cpu, 1
instance = comp, \register_B_1|saida[0] , register_B_1|saida[0], cpu, 1
instance = comp, \output_register_B_1[0] , output_register_B_1[0], cpu, 1
instance = comp, \register_B_2|saida[0] , register_B_2|saida[0], cpu, 1
instance = comp, \output_datamemory[8] , output_datamemory[8], cpu, 1
instance = comp, \mux_out|out[8]~8 , mux_out|out[8]~8, cpu, 1
instance = comp, \register_D_2|saida[8]~feeder , register_D_2|saida[8]~feeder, cpu, 1
instance = comp, \register_D_2|saida[8] , register_D_2|saida[8], cpu, 1
instance = comp, \register_B_1|saida[8]~8 , register_B_1|saida[8]~8, cpu, 1
instance = comp, \registerfile_MIPS|s0~9 , registerfile_MIPS|s0~9, cpu, 1
instance = comp, \registerfile_MIPS|s6[8] , registerfile_MIPS|s6[8], cpu, 1
instance = comp, \registerfile_MIPS|Mux23~2 , registerfile_MIPS|Mux23~2, cpu, 1
instance = comp, \registerfile_MIPS|Mux23~3 , registerfile_MIPS|Mux23~3, cpu, 1
instance = comp, \registerfile_MIPS|Mux23~4 , registerfile_MIPS|Mux23~4, cpu, 1
instance = comp, \registerfile_MIPS|Mux23~5 , registerfile_MIPS|Mux23~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux23~6 , registerfile_MIPS|Mux23~6, cpu, 1
instance = comp, \registerfile_MIPS|Mux23~0 , registerfile_MIPS|Mux23~0, cpu, 1
instance = comp, \registerfile_MIPS|Mux23~1 , registerfile_MIPS|Mux23~1, cpu, 1
instance = comp, \registerfile_MIPS|Mux23~7 , registerfile_MIPS|Mux23~7, cpu, 1
instance = comp, \registerfile_MIPS|Mux23~8 , registerfile_MIPS|Mux23~8, cpu, 1
instance = comp, \registerfile_MIPS|Mux23~9 , registerfile_MIPS|Mux23~9, cpu, 1
instance = comp, \registerfile_MIPS|Mux23~10 , registerfile_MIPS|Mux23~10, cpu, 1
instance = comp, \register_A|saida[8] , register_A|saida[8], cpu, 1
instance = comp, \output_register_A[8] , output_register_A[8], cpu, 1
instance = comp, \output_mult[8] , output_mult[8], cpu, 1
instance = comp, \mux_Execute_2|out[8]~21 , mux_Execute_2|out[8]~21, cpu, 1
instance = comp, \mux_Execute_1|out[8]~1 , mux_Execute_1|out[8]~1, cpu, 1
instance = comp, \mux_Execute_2|out[8]~22 , mux_Execute_2|out[8]~22, cpu, 1
instance = comp, \register_D_1|saida[8] , register_D_1|saida[8], cpu, 1
instance = comp, \output_register_D_1[8] , output_register_D_1[8], cpu, 1
instance = comp, \ADDRDecoding_MIPS|saida~0 , ADDRDecoding_MIPS|saida~0, cpu, 1
instance = comp, \Data_BUS_READ[18]~input , Data_BUS_READ[18]~input, cpu, 1
instance = comp, \mux_Execute_1|out[19]~9 , mux_Execute_1|out[19]~9, cpu, 1
instance = comp, \registerfile_MIPS|s0~20 , registerfile_MIPS|s0~20, cpu, 1
instance = comp, \registerfile_MIPS|t5[19] , registerfile_MIPS|t5[19], cpu, 1
instance = comp, \registerfile_MIPS|s5[19] , registerfile_MIPS|s5[19], cpu, 1
instance = comp, \registerfile_MIPS|s1[19] , registerfile_MIPS|s1[19], cpu, 1
instance = comp, \registerfile_MIPS|t1[19] , registerfile_MIPS|t1[19], cpu, 1
instance = comp, \registerfile_MIPS|Mux12~0 , registerfile_MIPS|Mux12~0, cpu, 1
instance = comp, \registerfile_MIPS|Mux12~1 , registerfile_MIPS|Mux12~1, cpu, 1
instance = comp, \registerfile_MIPS|s3[19] , registerfile_MIPS|s3[19], cpu, 1
instance = comp, \registerfile_MIPS|t3[19] , registerfile_MIPS|t3[19], cpu, 1
instance = comp, \registerfile_MIPS|Mux12~7 , registerfile_MIPS|Mux12~7, cpu, 1
instance = comp, \registerfile_MIPS|s7[19] , registerfile_MIPS|s7[19], cpu, 1
instance = comp, \registerfile_MIPS|t7[19] , registerfile_MIPS|t7[19], cpu, 1
instance = comp, \registerfile_MIPS|Mux12~8 , registerfile_MIPS|Mux12~8, cpu, 1
instance = comp, \registerfile_MIPS|s6[19] , registerfile_MIPS|s6[19], cpu, 1
instance = comp, \registerfile_MIPS|s2[19] , registerfile_MIPS|s2[19], cpu, 1
instance = comp, \registerfile_MIPS|Mux12~2 , registerfile_MIPS|Mux12~2, cpu, 1
instance = comp, \registerfile_MIPS|t6[19] , registerfile_MIPS|t6[19], cpu, 1
instance = comp, \registerfile_MIPS|t2[19] , registerfile_MIPS|t2[19], cpu, 1
instance = comp, \registerfile_MIPS|Mux12~3 , registerfile_MIPS|Mux12~3, cpu, 1
instance = comp, \registerfile_MIPS|t0[19] , registerfile_MIPS|t0[19], cpu, 1
instance = comp, \registerfile_MIPS|t4[19] , registerfile_MIPS|t4[19], cpu, 1
instance = comp, \registerfile_MIPS|s0[19] , registerfile_MIPS|s0[19], cpu, 1
instance = comp, \registerfile_MIPS|s4[19] , registerfile_MIPS|s4[19], cpu, 1
instance = comp, \registerfile_MIPS|Mux12~4 , registerfile_MIPS|Mux12~4, cpu, 1
instance = comp, \registerfile_MIPS|Mux12~5 , registerfile_MIPS|Mux12~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux12~6 , registerfile_MIPS|Mux12~6, cpu, 1
instance = comp, \registerfile_MIPS|Mux12~9 , registerfile_MIPS|Mux12~9, cpu, 1
instance = comp, \registerfile_MIPS|Mux12~10 , registerfile_MIPS|Mux12~10, cpu, 1
instance = comp, \register_A|saida[19] , register_A|saida[19], cpu, 1
instance = comp, \output_register_A[19] , output_register_A[19], cpu, 1
instance = comp, \alu_MIPS|Add0~59 , alu_MIPS|Add0~59, cpu, 1
instance = comp, \alu_MIPS|Add0~56 , alu_MIPS|Add0~56, cpu, 1
instance = comp, \registerfile_MIPS|s0~19 , registerfile_MIPS|s0~19, cpu, 1
instance = comp, \registerfile_MIPS|t5[18] , registerfile_MIPS|t5[18], cpu, 1
instance = comp, \registerfile_MIPS|t4[18] , registerfile_MIPS|t4[18], cpu, 1
instance = comp, \registerfile_MIPS|Mux13~7 , registerfile_MIPS|Mux13~7, cpu, 1
instance = comp, \registerfile_MIPS|t6[18] , registerfile_MIPS|t6[18], cpu, 1
instance = comp, \registerfile_MIPS|t7[18] , registerfile_MIPS|t7[18], cpu, 1
instance = comp, \registerfile_MIPS|Mux13~8 , registerfile_MIPS|Mux13~8, cpu, 1
instance = comp, \registerfile_MIPS|s4[18] , registerfile_MIPS|s4[18], cpu, 1
instance = comp, \registerfile_MIPS|s5[18] , registerfile_MIPS|s5[18], cpu, 1
instance = comp, \registerfile_MIPS|Mux13~0 , registerfile_MIPS|Mux13~0, cpu, 1
instance = comp, \registerfile_MIPS|s6[18] , registerfile_MIPS|s6[18], cpu, 1
instance = comp, \registerfile_MIPS|s7[18] , registerfile_MIPS|s7[18], cpu, 1
instance = comp, \registerfile_MIPS|Mux13~1 , registerfile_MIPS|Mux13~1, cpu, 1
instance = comp, \registerfile_MIPS|t2[18] , registerfile_MIPS|t2[18], cpu, 1
instance = comp, \registerfile_MIPS|t0[18] , registerfile_MIPS|t0[18], cpu, 1
instance = comp, \registerfile_MIPS|Mux13~2 , registerfile_MIPS|Mux13~2, cpu, 1
instance = comp, \registerfile_MIPS|t3[18] , registerfile_MIPS|t3[18], cpu, 1
instance = comp, \registerfile_MIPS|t1[18] , registerfile_MIPS|t1[18], cpu, 1
instance = comp, \registerfile_MIPS|Mux13~3 , registerfile_MIPS|Mux13~3, cpu, 1
instance = comp, \registerfile_MIPS|s0[18] , registerfile_MIPS|s0[18], cpu, 1
instance = comp, \registerfile_MIPS|s2[18] , registerfile_MIPS|s2[18], cpu, 1
instance = comp, \registerfile_MIPS|Mux13~4 , registerfile_MIPS|Mux13~4, cpu, 1
instance = comp, \registerfile_MIPS|s3[18] , registerfile_MIPS|s3[18], cpu, 1
instance = comp, \registerfile_MIPS|s1[18] , registerfile_MIPS|s1[18], cpu, 1
instance = comp, \registerfile_MIPS|Mux13~5 , registerfile_MIPS|Mux13~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux13~6 , registerfile_MIPS|Mux13~6, cpu, 1
instance = comp, \registerfile_MIPS|Mux13~9 , registerfile_MIPS|Mux13~9, cpu, 1
instance = comp, \registerfile_MIPS|Mux13~10 , registerfile_MIPS|Mux13~10, cpu, 1
instance = comp, \register_A|saida[18] , register_A|saida[18], cpu, 1
instance = comp, \output_register_A[18] , output_register_A[18], cpu, 1
instance = comp, \alu_MIPS|Add0~57 , alu_MIPS|Add0~57, cpu, 1
instance = comp, \alu_MIPS|Add0~60 , alu_MIPS|Add0~60, cpu, 1
instance = comp, \output_mult[19] , output_mult[19], cpu, 1
instance = comp, \mux_Execute_2|out[19]~62 , mux_Execute_2|out[19]~62, cpu, 1
instance = comp, \mux_Execute_2|out[19]~63 , mux_Execute_2|out[19]~63, cpu, 1
instance = comp, \register_D_1|saida[19] , register_D_1|saida[19], cpu, 1
instance = comp, \output_register_D_1[19] , output_register_D_1[19], cpu, 1
instance = comp, \register_D_2|saida[19] , register_D_2|saida[19], cpu, 1
instance = comp, \registerfile_MIPS|s0~23 , registerfile_MIPS|s0~23, cpu, 1
instance = comp, \registerfile_MIPS|s4[22] , registerfile_MIPS|s4[22], cpu, 1
instance = comp, \registerfile_MIPS|s5[22] , registerfile_MIPS|s5[22], cpu, 1
instance = comp, \registerfile_MIPS|Mux9~0 , registerfile_MIPS|Mux9~0, cpu, 1
instance = comp, \registerfile_MIPS|s6[22] , registerfile_MIPS|s6[22], cpu, 1
instance = comp, \registerfile_MIPS|s7[22] , registerfile_MIPS|s7[22], cpu, 1
instance = comp, \registerfile_MIPS|Mux9~1 , registerfile_MIPS|Mux9~1, cpu, 1
instance = comp, \registerfile_MIPS|t1[22] , registerfile_MIPS|t1[22], cpu, 1
instance = comp, \registerfile_MIPS|t3[22] , registerfile_MIPS|t3[22], cpu, 1
instance = comp, \registerfile_MIPS|t2[22] , registerfile_MIPS|t2[22], cpu, 1
instance = comp, \registerfile_MIPS|t0[22] , registerfile_MIPS|t0[22], cpu, 1
instance = comp, \registerfile_MIPS|Mux9~2 , registerfile_MIPS|Mux9~2, cpu, 1
instance = comp, \registerfile_MIPS|Mux9~3 , registerfile_MIPS|Mux9~3, cpu, 1
instance = comp, \registerfile_MIPS|s0[22] , registerfile_MIPS|s0[22], cpu, 1
instance = comp, \registerfile_MIPS|s2[22] , registerfile_MIPS|s2[22], cpu, 1
instance = comp, \registerfile_MIPS|Mux9~4 , registerfile_MIPS|Mux9~4, cpu, 1
instance = comp, \registerfile_MIPS|s3[22] , registerfile_MIPS|s3[22], cpu, 1
instance = comp, \registerfile_MIPS|s1[22] , registerfile_MIPS|s1[22], cpu, 1
instance = comp, \registerfile_MIPS|Mux9~5 , registerfile_MIPS|Mux9~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux9~6 , registerfile_MIPS|Mux9~6, cpu, 1
instance = comp, \registerfile_MIPS|t7[22] , registerfile_MIPS|t7[22], cpu, 1
instance = comp, \registerfile_MIPS|t6[22] , registerfile_MIPS|t6[22], cpu, 1
instance = comp, \registerfile_MIPS|t4[22] , registerfile_MIPS|t4[22], cpu, 1
instance = comp, \registerfile_MIPS|t5[22] , registerfile_MIPS|t5[22], cpu, 1
instance = comp, \registerfile_MIPS|Mux9~7 , registerfile_MIPS|Mux9~7, cpu, 1
instance = comp, \registerfile_MIPS|Mux9~8 , registerfile_MIPS|Mux9~8, cpu, 1
instance = comp, \registerfile_MIPS|Mux9~9 , registerfile_MIPS|Mux9~9, cpu, 1
instance = comp, \registerfile_MIPS|Mux9~10 , registerfile_MIPS|Mux9~10, cpu, 1
instance = comp, \register_A|saida[22] , register_A|saida[22], cpu, 1
instance = comp, \output_register_A[22] , output_register_A[22], cpu, 1
instance = comp, \mux_Execute_2|out[22]~68 , mux_Execute_2|out[22]~68, cpu, 1
instance = comp, \alu_MIPS|Add0~68 , alu_MIPS|Add0~68, cpu, 1
instance = comp, \registerfile_MIPS|s0~22 , registerfile_MIPS|s0~22, cpu, 1
instance = comp, \registerfile_MIPS|s2[21] , registerfile_MIPS|s2[21], cpu, 1
instance = comp, \registerfile_MIPS|t2[21] , registerfile_MIPS|t2[21], cpu, 1
instance = comp, \registerfile_MIPS|Mux10~0 , registerfile_MIPS|Mux10~0, cpu, 1
instance = comp, \registerfile_MIPS|s6[21] , registerfile_MIPS|s6[21], cpu, 1
instance = comp, \registerfile_MIPS|t6[21] , registerfile_MIPS|t6[21], cpu, 1
instance = comp, \registerfile_MIPS|Mux10~1 , registerfile_MIPS|Mux10~1, cpu, 1
instance = comp, \registerfile_MIPS|s1[21] , registerfile_MIPS|s1[21], cpu, 1
instance = comp, \registerfile_MIPS|s5[21] , registerfile_MIPS|s5[21], cpu, 1
instance = comp, \registerfile_MIPS|Mux10~2 , registerfile_MIPS|Mux10~2, cpu, 1
instance = comp, \registerfile_MIPS|t1[21] , registerfile_MIPS|t1[21], cpu, 1
instance = comp, \registerfile_MIPS|t5[21] , registerfile_MIPS|t5[21], cpu, 1
instance = comp, \registerfile_MIPS|Mux10~3 , registerfile_MIPS|Mux10~3, cpu, 1
instance = comp, \registerfile_MIPS|t0[21] , registerfile_MIPS|t0[21], cpu, 1
instance = comp, \registerfile_MIPS|s0[21] , registerfile_MIPS|s0[21], cpu, 1
instance = comp, \registerfile_MIPS|Mux10~4 , registerfile_MIPS|Mux10~4, cpu, 1
instance = comp, \registerfile_MIPS|t4[21] , registerfile_MIPS|t4[21], cpu, 1
instance = comp, \registerfile_MIPS|s4[21] , registerfile_MIPS|s4[21], cpu, 1
instance = comp, \registerfile_MIPS|Mux10~5 , registerfile_MIPS|Mux10~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux10~6 , registerfile_MIPS|Mux10~6, cpu, 1
instance = comp, \registerfile_MIPS|t7[21] , registerfile_MIPS|t7[21], cpu, 1
instance = comp, \registerfile_MIPS|t3[21] , registerfile_MIPS|t3[21], cpu, 1
instance = comp, \registerfile_MIPS|s7[21] , registerfile_MIPS|s7[21], cpu, 1
instance = comp, \registerfile_MIPS|s3[21] , registerfile_MIPS|s3[21], cpu, 1
instance = comp, \registerfile_MIPS|Mux10~7 , registerfile_MIPS|Mux10~7, cpu, 1
instance = comp, \registerfile_MIPS|Mux10~8 , registerfile_MIPS|Mux10~8, cpu, 1
instance = comp, \registerfile_MIPS|Mux10~9 , registerfile_MIPS|Mux10~9, cpu, 1
instance = comp, \registerfile_MIPS|Mux10~10 , registerfile_MIPS|Mux10~10, cpu, 1
instance = comp, \register_A|saida[21] , register_A|saida[21], cpu, 1
instance = comp, \output_register_A[21] , output_register_A[21], cpu, 1
instance = comp, \alu_MIPS|Add0~65 , alu_MIPS|Add0~65, cpu, 1
instance = comp, \alu_MIPS|Add0~62 , alu_MIPS|Add0~62, cpu, 1
instance = comp, \registerfile_MIPS|s0~21 , registerfile_MIPS|s0~21, cpu, 1
instance = comp, \registerfile_MIPS|t3[20] , registerfile_MIPS|t3[20], cpu, 1
instance = comp, \registerfile_MIPS|t2[20] , registerfile_MIPS|t2[20], cpu, 1
instance = comp, \registerfile_MIPS|t0[20] , registerfile_MIPS|t0[20], cpu, 1
instance = comp, \registerfile_MIPS|t1[20] , registerfile_MIPS|t1[20], cpu, 1
instance = comp, \registerfile_MIPS|Mux11~0 , registerfile_MIPS|Mux11~0, cpu, 1
instance = comp, \registerfile_MIPS|Mux11~1 , registerfile_MIPS|Mux11~1, cpu, 1
instance = comp, \registerfile_MIPS|s2[20] , registerfile_MIPS|s2[20], cpu, 1
instance = comp, \registerfile_MIPS|s0[20] , registerfile_MIPS|s0[20], cpu, 1
instance = comp, \registerfile_MIPS|s1[20] , registerfile_MIPS|s1[20], cpu, 1
instance = comp, \registerfile_MIPS|Mux11~4 , registerfile_MIPS|Mux11~4, cpu, 1
instance = comp, \registerfile_MIPS|s3[20] , registerfile_MIPS|s3[20], cpu, 1
instance = comp, \registerfile_MIPS|Mux11~5 , registerfile_MIPS|Mux11~5, cpu, 1
instance = comp, \registerfile_MIPS|s4[20] , registerfile_MIPS|s4[20], cpu, 1
instance = comp, \registerfile_MIPS|s6[20] , registerfile_MIPS|s6[20], cpu, 1
instance = comp, \registerfile_MIPS|Mux11~2 , registerfile_MIPS|Mux11~2, cpu, 1
instance = comp, \registerfile_MIPS|s5[20] , registerfile_MIPS|s5[20], cpu, 1
instance = comp, \registerfile_MIPS|s7[20] , registerfile_MIPS|s7[20], cpu, 1
instance = comp, \registerfile_MIPS|Mux11~3 , registerfile_MIPS|Mux11~3, cpu, 1
instance = comp, \registerfile_MIPS|Mux11~6 , registerfile_MIPS|Mux11~6, cpu, 1
instance = comp, \registerfile_MIPS|t7[20] , registerfile_MIPS|t7[20], cpu, 1
instance = comp, \registerfile_MIPS|t5[20] , registerfile_MIPS|t5[20], cpu, 1
instance = comp, \registerfile_MIPS|t4[20] , registerfile_MIPS|t4[20], cpu, 1
instance = comp, \registerfile_MIPS|t6[20] , registerfile_MIPS|t6[20], cpu, 1
instance = comp, \registerfile_MIPS|Mux11~7 , registerfile_MIPS|Mux11~7, cpu, 1
instance = comp, \registerfile_MIPS|Mux11~8 , registerfile_MIPS|Mux11~8, cpu, 1
instance = comp, \registerfile_MIPS|Mux11~9 , registerfile_MIPS|Mux11~9, cpu, 1
instance = comp, \registerfile_MIPS|Mux11~10 , registerfile_MIPS|Mux11~10, cpu, 1
instance = comp, \register_A|saida[20] , register_A|saida[20], cpu, 1
instance = comp, \output_register_A[20] , output_register_A[20], cpu, 1
instance = comp, \alu_MIPS|Add0~63 , alu_MIPS|Add0~63, cpu, 1
instance = comp, \alu_MIPS|Add0~66 , alu_MIPS|Add0~66, cpu, 1
instance = comp, \alu_MIPS|Add0~69 , alu_MIPS|Add0~69, cpu, 1
instance = comp, \output_mult[22] , output_mult[22], cpu, 1
instance = comp, \mux_Execute_2|out[22]~69 , mux_Execute_2|out[22]~69, cpu, 1
instance = comp, \mux_Execute_2|out[22]~91 , mux_Execute_2|out[22]~91, cpu, 1
instance = comp, \register_D_1|saida[22] , register_D_1|saida[22], cpu, 1
instance = comp, \output_register_D_1[22] , output_register_D_1[22], cpu, 1
instance = comp, \register_D_2|saida[22] , register_D_2|saida[22], cpu, 1
instance = comp, \Data_BUS_READ[22]~input , Data_BUS_READ[22]~input, cpu, 1
instance = comp, \mux_Execute_1|out[23]~11 , mux_Execute_1|out[23]~11, cpu, 1
instance = comp, \registerfile_MIPS|s0~24 , registerfile_MIPS|s0~24, cpu, 1
instance = comp, \registerfile_MIPS|t5[23] , registerfile_MIPS|t5[23], cpu, 1
instance = comp, \registerfile_MIPS|s1[23] , registerfile_MIPS|s1[23], cpu, 1
instance = comp, \registerfile_MIPS|t1[23] , registerfile_MIPS|t1[23], cpu, 1
instance = comp, \registerfile_MIPS|Mux8~0 , registerfile_MIPS|Mux8~0, cpu, 1
instance = comp, \registerfile_MIPS|s5[23] , registerfile_MIPS|s5[23], cpu, 1
instance = comp, \registerfile_MIPS|Mux8~1 , registerfile_MIPS|Mux8~1, cpu, 1
instance = comp, \registerfile_MIPS|t7[23] , registerfile_MIPS|t7[23], cpu, 1
instance = comp, \registerfile_MIPS|s7[23] , registerfile_MIPS|s7[23], cpu, 1
instance = comp, \registerfile_MIPS|s3[23] , registerfile_MIPS|s3[23], cpu, 1
instance = comp, \registerfile_MIPS|t3[23] , registerfile_MIPS|t3[23], cpu, 1
instance = comp, \registerfile_MIPS|Mux8~7 , registerfile_MIPS|Mux8~7, cpu, 1
instance = comp, \registerfile_MIPS|Mux8~8 , registerfile_MIPS|Mux8~8, cpu, 1
instance = comp, \registerfile_MIPS|t2[23] , registerfile_MIPS|t2[23], cpu, 1
instance = comp, \registerfile_MIPS|t6[23] , registerfile_MIPS|t6[23], cpu, 1
instance = comp, \registerfile_MIPS|s2[23] , registerfile_MIPS|s2[23], cpu, 1
instance = comp, \registerfile_MIPS|s6[23] , registerfile_MIPS|s6[23], cpu, 1
instance = comp, \registerfile_MIPS|Mux8~2 , registerfile_MIPS|Mux8~2, cpu, 1
instance = comp, \registerfile_MIPS|Mux8~3 , registerfile_MIPS|Mux8~3, cpu, 1
instance = comp, \registerfile_MIPS|s0[23] , registerfile_MIPS|s0[23], cpu, 1
instance = comp, \registerfile_MIPS|s4[23] , registerfile_MIPS|s4[23], cpu, 1
instance = comp, \registerfile_MIPS|Mux8~4 , registerfile_MIPS|Mux8~4, cpu, 1
instance = comp, \registerfile_MIPS|t4[23] , registerfile_MIPS|t4[23], cpu, 1
instance = comp, \registerfile_MIPS|t0[23] , registerfile_MIPS|t0[23], cpu, 1
instance = comp, \registerfile_MIPS|Mux8~5 , registerfile_MIPS|Mux8~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux8~6 , registerfile_MIPS|Mux8~6, cpu, 1
instance = comp, \registerfile_MIPS|Mux8~9 , registerfile_MIPS|Mux8~9, cpu, 1
instance = comp, \registerfile_MIPS|Mux8~10 , registerfile_MIPS|Mux8~10, cpu, 1
instance = comp, \register_A|saida[23] , register_A|saida[23], cpu, 1
instance = comp, \output_register_A[23] , output_register_A[23], cpu, 1
instance = comp, \alu_MIPS|Add0~71 , alu_MIPS|Add0~71, cpu, 1
instance = comp, \alu_MIPS|Add0~72 , alu_MIPS|Add0~72, cpu, 1
instance = comp, \output_mult[23] , output_mult[23], cpu, 1
instance = comp, \mux_Execute_2|out[23]~70 , mux_Execute_2|out[23]~70, cpu, 1
instance = comp, \mux_Execute_2|out[23]~71 , mux_Execute_2|out[23]~71, cpu, 1
instance = comp, \register_D_1|saida[23] , register_D_1|saida[23], cpu, 1
instance = comp, \output_register_D_1[23] , output_register_D_1[23], cpu, 1
instance = comp, \register_D_2|saida[23] , register_D_2|saida[23], cpu, 1
instance = comp, \registerfile_MIPS|s0~25 , registerfile_MIPS|s0~25, cpu, 1
instance = comp, \registerfile_MIPS|s5[24] , registerfile_MIPS|s5[24], cpu, 1
instance = comp, \registerfile_MIPS|s7[24] , registerfile_MIPS|s7[24], cpu, 1
instance = comp, \registerfile_MIPS|s6[24] , registerfile_MIPS|s6[24], cpu, 1
instance = comp, \registerfile_MIPS|s4[24] , registerfile_MIPS|s4[24], cpu, 1
instance = comp, \registerfile_MIPS|Mux7~2 , registerfile_MIPS|Mux7~2, cpu, 1
instance = comp, \registerfile_MIPS|Mux7~3 , registerfile_MIPS|Mux7~3, cpu, 1
instance = comp, \registerfile_MIPS|s0[24] , registerfile_MIPS|s0[24], cpu, 1
instance = comp, \registerfile_MIPS|s1[24] , registerfile_MIPS|s1[24], cpu, 1
instance = comp, \registerfile_MIPS|Mux7~4 , registerfile_MIPS|Mux7~4, cpu, 1
instance = comp, \registerfile_MIPS|s3[24] , registerfile_MIPS|s3[24], cpu, 1
instance = comp, \registerfile_MIPS|s2[24] , registerfile_MIPS|s2[24], cpu, 1
instance = comp, \registerfile_MIPS|Mux7~5 , registerfile_MIPS|Mux7~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux7~6 , registerfile_MIPS|Mux7~6, cpu, 1
instance = comp, \registerfile_MIPS|t7[24] , registerfile_MIPS|t7[24], cpu, 1
instance = comp, \registerfile_MIPS|t5[24] , registerfile_MIPS|t5[24], cpu, 1
instance = comp, \registerfile_MIPS|t6[24] , registerfile_MIPS|t6[24], cpu, 1
instance = comp, \registerfile_MIPS|t4[24] , registerfile_MIPS|t4[24], cpu, 1
instance = comp, \registerfile_MIPS|Mux7~7 , registerfile_MIPS|Mux7~7, cpu, 1
instance = comp, \registerfile_MIPS|Mux7~8 , registerfile_MIPS|Mux7~8, cpu, 1
instance = comp, \registerfile_MIPS|t3[24] , registerfile_MIPS|t3[24], cpu, 1
instance = comp, \registerfile_MIPS|t1[24] , registerfile_MIPS|t1[24], cpu, 1
instance = comp, \registerfile_MIPS|t0[24] , registerfile_MIPS|t0[24], cpu, 1
instance = comp, \registerfile_MIPS|Mux7~0 , registerfile_MIPS|Mux7~0, cpu, 1
instance = comp, \registerfile_MIPS|t2[24] , registerfile_MIPS|t2[24], cpu, 1
instance = comp, \registerfile_MIPS|Mux7~1 , registerfile_MIPS|Mux7~1, cpu, 1
instance = comp, \registerfile_MIPS|Mux7~9 , registerfile_MIPS|Mux7~9, cpu, 1
instance = comp, \registerfile_MIPS|Mux7~10 , registerfile_MIPS|Mux7~10, cpu, 1
instance = comp, \register_A|saida[24] , register_A|saida[24], cpu, 1
instance = comp, \output_register_A[24] , output_register_A[24], cpu, 1
instance = comp, \mux_Execute_2|out[24]~72 , mux_Execute_2|out[24]~72, cpu, 1
instance = comp, \alu_MIPS|Add0~74 , alu_MIPS|Add0~74, cpu, 1
instance = comp, \alu_MIPS|Add0~75 , alu_MIPS|Add0~75, cpu, 1
instance = comp, \output_mult[24] , output_mult[24], cpu, 1
instance = comp, \mux_Execute_2|out[24]~73 , mux_Execute_2|out[24]~73, cpu, 1
instance = comp, \mux_Execute_2|out[24]~92 , mux_Execute_2|out[24]~92, cpu, 1
instance = comp, \register_D_1|saida[24] , register_D_1|saida[24], cpu, 1
instance = comp, \output_register_D_1[24] , output_register_D_1[24], cpu, 1
instance = comp, \register_D_2|saida[24] , register_D_2|saida[24], cpu, 1
instance = comp, \Data_BUS_READ[24]~input , Data_BUS_READ[24]~input, cpu, 1
instance = comp, \registerfile_MIPS|s0~26 , registerfile_MIPS|s0~26, cpu, 1
instance = comp, \registerfile_MIPS|s3[25] , registerfile_MIPS|s3[25], cpu, 1
instance = comp, \registerfile_MIPS|s7[25] , registerfile_MIPS|s7[25], cpu, 1
instance = comp, \registerfile_MIPS|Mux6~7 , registerfile_MIPS|Mux6~7, cpu, 1
instance = comp, \registerfile_MIPS|t3[25] , registerfile_MIPS|t3[25], cpu, 1
instance = comp, \registerfile_MIPS|t7[25] , registerfile_MIPS|t7[25], cpu, 1
instance = comp, \registerfile_MIPS|Mux6~8 , registerfile_MIPS|Mux6~8, cpu, 1
instance = comp, \registerfile_MIPS|s0[25] , registerfile_MIPS|s0[25], cpu, 1
instance = comp, \registerfile_MIPS|t0[25] , registerfile_MIPS|t0[25], cpu, 1
instance = comp, \registerfile_MIPS|Mux6~4 , registerfile_MIPS|Mux6~4, cpu, 1
instance = comp, \registerfile_MIPS|t4[25] , registerfile_MIPS|t4[25], cpu, 1
instance = comp, \registerfile_MIPS|s4[25] , registerfile_MIPS|s4[25], cpu, 1
instance = comp, \registerfile_MIPS|Mux6~5 , registerfile_MIPS|Mux6~5, cpu, 1
instance = comp, \registerfile_MIPS|t1[25] , registerfile_MIPS|t1[25], cpu, 1
instance = comp, \registerfile_MIPS|t5[25] , registerfile_MIPS|t5[25], cpu, 1
instance = comp, \registerfile_MIPS|s5[25] , registerfile_MIPS|s5[25], cpu, 1
instance = comp, \registerfile_MIPS|s1[25] , registerfile_MIPS|s1[25], cpu, 1
instance = comp, \registerfile_MIPS|Mux6~2 , registerfile_MIPS|Mux6~2, cpu, 1
instance = comp, \registerfile_MIPS|Mux6~3 , registerfile_MIPS|Mux6~3, cpu, 1
instance = comp, \registerfile_MIPS|Mux6~6 , registerfile_MIPS|Mux6~6, cpu, 1
instance = comp, \registerfile_MIPS|t6[25] , registerfile_MIPS|t6[25], cpu, 1
instance = comp, \registerfile_MIPS|s2[25] , registerfile_MIPS|s2[25], cpu, 1
instance = comp, \registerfile_MIPS|t2[25] , registerfile_MIPS|t2[25], cpu, 1
instance = comp, \registerfile_MIPS|Mux6~0 , registerfile_MIPS|Mux6~0, cpu, 1
instance = comp, \registerfile_MIPS|s6[25] , registerfile_MIPS|s6[25], cpu, 1
instance = comp, \registerfile_MIPS|Mux6~1 , registerfile_MIPS|Mux6~1, cpu, 1
instance = comp, \registerfile_MIPS|Mux6~9 , registerfile_MIPS|Mux6~9, cpu, 1
instance = comp, \registerfile_MIPS|Mux6~10 , registerfile_MIPS|Mux6~10, cpu, 1
instance = comp, \register_A|saida[25] , register_A|saida[25], cpu, 1
instance = comp, \output_register_A[25] , output_register_A[25], cpu, 1
instance = comp, \mux_Execute_1|out[25]~12 , mux_Execute_1|out[25]~12, cpu, 1
instance = comp, \output_mult[25] , output_mult[25], cpu, 1
instance = comp, \alu_MIPS|Add0~77 , alu_MIPS|Add0~77, cpu, 1
instance = comp, \alu_MIPS|Add0~78 , alu_MIPS|Add0~78, cpu, 1
instance = comp, \mux_Execute_2|out[25]~74 , mux_Execute_2|out[25]~74, cpu, 1
instance = comp, \mux_Execute_2|out[25]~75 , mux_Execute_2|out[25]~75, cpu, 1
instance = comp, \register_D_1|saida[25] , register_D_1|saida[25], cpu, 1
instance = comp, \output_register_D_1[25] , output_register_D_1[25], cpu, 1
instance = comp, \register_D_2|saida[25] , register_D_2|saida[25], cpu, 1
instance = comp, \Data_BUS_READ[26]~input , Data_BUS_READ[26]~input, cpu, 1
instance = comp, \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18 , datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18, cpu, 1
instance = comp, \output_datamemory[26] , output_datamemory[26], cpu, 1
instance = comp, \mux_out|out[26]~26 , mux_out|out[26]~26, cpu, 1
instance = comp, \registerfile_MIPS|s0~27 , registerfile_MIPS|s0~27, cpu, 1
instance = comp, \registerfile_MIPS|t1[26] , registerfile_MIPS|t1[26], cpu, 1
instance = comp, \registerfile_MIPS|t3[26] , registerfile_MIPS|t3[26], cpu, 1
instance = comp, \registerfile_MIPS|t0[26] , registerfile_MIPS|t0[26], cpu, 1
instance = comp, \registerfile_MIPS|t2[26] , registerfile_MIPS|t2[26], cpu, 1
instance = comp, \registerfile_MIPS|Mux5~2 , registerfile_MIPS|Mux5~2, cpu, 1
instance = comp, \registerfile_MIPS|Mux5~3 , registerfile_MIPS|Mux5~3, cpu, 1
instance = comp, \registerfile_MIPS|s1[26] , registerfile_MIPS|s1[26], cpu, 1
instance = comp, \registerfile_MIPS|s3[26] , registerfile_MIPS|s3[26], cpu, 1
instance = comp, \registerfile_MIPS|s0[26] , registerfile_MIPS|s0[26], cpu, 1
instance = comp, \registerfile_MIPS|s2[26] , registerfile_MIPS|s2[26], cpu, 1
instance = comp, \registerfile_MIPS|Mux5~4 , registerfile_MIPS|Mux5~4, cpu, 1
instance = comp, \registerfile_MIPS|Mux5~5 , registerfile_MIPS|Mux5~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux5~6 , registerfile_MIPS|Mux5~6, cpu, 1
instance = comp, \registerfile_MIPS|t7[26] , registerfile_MIPS|t7[26], cpu, 1
instance = comp, \registerfile_MIPS|t6[26] , registerfile_MIPS|t6[26], cpu, 1
instance = comp, \registerfile_MIPS|t5[26] , registerfile_MIPS|t5[26], cpu, 1
instance = comp, \registerfile_MIPS|t4[26] , registerfile_MIPS|t4[26], cpu, 1
instance = comp, \registerfile_MIPS|Mux5~7 , registerfile_MIPS|Mux5~7, cpu, 1
instance = comp, \registerfile_MIPS|Mux5~8 , registerfile_MIPS|Mux5~8, cpu, 1
instance = comp, \registerfile_MIPS|s5[26] , registerfile_MIPS|s5[26], cpu, 1
instance = comp, \registerfile_MIPS|s4[26] , registerfile_MIPS|s4[26], cpu, 1
instance = comp, \registerfile_MIPS|Mux5~0 , registerfile_MIPS|Mux5~0, cpu, 1
instance = comp, \registerfile_MIPS|s6[26] , registerfile_MIPS|s6[26], cpu, 1
instance = comp, \registerfile_MIPS|s7[26] , registerfile_MIPS|s7[26], cpu, 1
instance = comp, \registerfile_MIPS|Mux5~1 , registerfile_MIPS|Mux5~1, cpu, 1
instance = comp, \registerfile_MIPS|Mux5~9 , registerfile_MIPS|Mux5~9, cpu, 1
instance = comp, \registerfile_MIPS|Mux5~10 , registerfile_MIPS|Mux5~10, cpu, 1
instance = comp, \register_A|saida[26] , register_A|saida[26], cpu, 1
instance = comp, \output_register_A[26] , output_register_A[26], cpu, 1
instance = comp, \mux_Execute_2|out[26]~76 , mux_Execute_2|out[26]~76, cpu, 1
instance = comp, \output_mult[26] , output_mult[26], cpu, 1
instance = comp, \alu_MIPS|Add0~80 , alu_MIPS|Add0~80, cpu, 1
instance = comp, \alu_MIPS|Add0~81 , alu_MIPS|Add0~81, cpu, 1
instance = comp, \mux_Execute_2|out[26]~77 , mux_Execute_2|out[26]~77, cpu, 1
instance = comp, \mux_Execute_2|out[26]~93 , mux_Execute_2|out[26]~93, cpu, 1
instance = comp, \register_D_1|saida[26] , register_D_1|saida[26], cpu, 1
instance = comp, \output_register_D_1[26] , output_register_D_1[26], cpu, 1
instance = comp, \register_D_2|saida[26] , register_D_2|saida[26], cpu, 1
instance = comp, \register_B_1|saida[26]~26 , register_B_1|saida[26]~26, cpu, 1
instance = comp, \registerfile_MIPS|Mux37~0 , registerfile_MIPS|Mux37~0, cpu, 1
instance = comp, \registerfile_MIPS|Mux37~1 , registerfile_MIPS|Mux37~1, cpu, 1
instance = comp, \registerfile_MIPS|Mux37~4 , registerfile_MIPS|Mux37~4, cpu, 1
instance = comp, \registerfile_MIPS|Mux37~5 , registerfile_MIPS|Mux37~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux37~2 , registerfile_MIPS|Mux37~2, cpu, 1
instance = comp, \registerfile_MIPS|Mux37~3 , registerfile_MIPS|Mux37~3, cpu, 1
instance = comp, \registerfile_MIPS|Mux37~6 , registerfile_MIPS|Mux37~6, cpu, 1
instance = comp, \registerfile_MIPS|Mux37~7 , registerfile_MIPS|Mux37~7, cpu, 1
instance = comp, \registerfile_MIPS|Mux37~8 , registerfile_MIPS|Mux37~8, cpu, 1
instance = comp, \registerfile_MIPS|Mux37~9 , registerfile_MIPS|Mux37~9, cpu, 1
instance = comp, \register_B_1|saida[26] , register_B_1|saida[26], cpu, 1
instance = comp, \output_register_B_1[26] , output_register_B_1[26], cpu, 1
instance = comp, \register_B_2|saida[26] , register_B_2|saida[26], cpu, 1
instance = comp, \output_datamemory[25] , output_datamemory[25], cpu, 1
instance = comp, \Data_BUS_READ[25]~input , Data_BUS_READ[25]~input, cpu, 1
instance = comp, \mux_out|out[25]~25 , mux_out|out[25]~25, cpu, 1
instance = comp, \register_B_1|saida[25]~25 , register_B_1|saida[25]~25, cpu, 1
instance = comp, \register_B_1|saida[25]~feeder , register_B_1|saida[25]~feeder, cpu, 1
instance = comp, \registerfile_MIPS|Mux38~7 , registerfile_MIPS|Mux38~7, cpu, 1
instance = comp, \registerfile_MIPS|Mux38~8 , registerfile_MIPS|Mux38~8, cpu, 1
instance = comp, \registerfile_MIPS|Mux38~0 , registerfile_MIPS|Mux38~0, cpu, 1
instance = comp, \registerfile_MIPS|Mux38~1 , registerfile_MIPS|Mux38~1, cpu, 1
instance = comp, \registerfile_MIPS|Mux38~4 , registerfile_MIPS|Mux38~4, cpu, 1
instance = comp, \registerfile_MIPS|Mux38~5 , registerfile_MIPS|Mux38~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux38~2 , registerfile_MIPS|Mux38~2, cpu, 1
instance = comp, \registerfile_MIPS|Mux38~3 , registerfile_MIPS|Mux38~3, cpu, 1
instance = comp, \registerfile_MIPS|Mux38~6 , registerfile_MIPS|Mux38~6, cpu, 1
instance = comp, \registerfile_MIPS|Mux38~9 , registerfile_MIPS|Mux38~9, cpu, 1
instance = comp, \register_B_1|saida[25] , register_B_1|saida[25], cpu, 1
instance = comp, \output_register_B_1[25] , output_register_B_1[25], cpu, 1
instance = comp, \register_B_2|saida[25] , register_B_2|saida[25], cpu, 1
instance = comp, \output_datamemory[24] , output_datamemory[24], cpu, 1
instance = comp, \mux_out|out[24]~24 , mux_out|out[24]~24, cpu, 1
instance = comp, \register_B_1|saida[24]~24 , register_B_1|saida[24]~24, cpu, 1
instance = comp, \registerfile_MIPS|Mux39~7 , registerfile_MIPS|Mux39~7, cpu, 1
instance = comp, \registerfile_MIPS|Mux39~8 , registerfile_MIPS|Mux39~8, cpu, 1
instance = comp, \registerfile_MIPS|Mux39~4 , registerfile_MIPS|Mux39~4, cpu, 1
instance = comp, \registerfile_MIPS|Mux39~5 , registerfile_MIPS|Mux39~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux39~2 , registerfile_MIPS|Mux39~2, cpu, 1
instance = comp, \registerfile_MIPS|Mux39~3 , registerfile_MIPS|Mux39~3, cpu, 1
instance = comp, \registerfile_MIPS|Mux39~6 , registerfile_MIPS|Mux39~6, cpu, 1
instance = comp, \registerfile_MIPS|Mux39~0 , registerfile_MIPS|Mux39~0, cpu, 1
instance = comp, \registerfile_MIPS|Mux39~1 , registerfile_MIPS|Mux39~1, cpu, 1
instance = comp, \registerfile_MIPS|Mux39~9 , registerfile_MIPS|Mux39~9, cpu, 1
instance = comp, \register_B_1|saida[24] , register_B_1|saida[24], cpu, 1
instance = comp, \output_register_B_1[24] , output_register_B_1[24], cpu, 1
instance = comp, \register_B_2|saida[24] , register_B_2|saida[24], cpu, 1
instance = comp, \output_datamemory[23] , output_datamemory[23], cpu, 1
instance = comp, \Data_BUS_READ[23]~input , Data_BUS_READ[23]~input, cpu, 1
instance = comp, \mux_out|out[23]~23 , mux_out|out[23]~23, cpu, 1
instance = comp, \register_B_1|saida[23]~23 , register_B_1|saida[23]~23, cpu, 1
instance = comp, \registerfile_MIPS|Mux40~2 , registerfile_MIPS|Mux40~2, cpu, 1
instance = comp, \registerfile_MIPS|Mux40~3 , registerfile_MIPS|Mux40~3, cpu, 1
instance = comp, \registerfile_MIPS|Mux40~4 , registerfile_MIPS|Mux40~4, cpu, 1
instance = comp, \registerfile_MIPS|Mux40~5 , registerfile_MIPS|Mux40~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux40~6 , registerfile_MIPS|Mux40~6, cpu, 1
instance = comp, \registerfile_MIPS|Mux40~7 , registerfile_MIPS|Mux40~7, cpu, 1
instance = comp, \registerfile_MIPS|Mux40~8 , registerfile_MIPS|Mux40~8, cpu, 1
instance = comp, \registerfile_MIPS|Mux40~0 , registerfile_MIPS|Mux40~0, cpu, 1
instance = comp, \registerfile_MIPS|Mux40~1 , registerfile_MIPS|Mux40~1, cpu, 1
instance = comp, \registerfile_MIPS|Mux40~9 , registerfile_MIPS|Mux40~9, cpu, 1
instance = comp, \register_B_1|saida[23] , register_B_1|saida[23], cpu, 1
instance = comp, \output_register_B_1[23] , output_register_B_1[23], cpu, 1
instance = comp, \register_B_2|saida[23] , register_B_2|saida[23], cpu, 1
instance = comp, \output_datamemory[22] , output_datamemory[22], cpu, 1
instance = comp, \mux_out|out[22]~22 , mux_out|out[22]~22, cpu, 1
instance = comp, \register_B_1|saida[22]~22 , register_B_1|saida[22]~22, cpu, 1
instance = comp, \registerfile_MIPS|Mux41~7 , registerfile_MIPS|Mux41~7, cpu, 1
instance = comp, \registerfile_MIPS|Mux41~8 , registerfile_MIPS|Mux41~8, cpu, 1
instance = comp, \registerfile_MIPS|Mux41~0 , registerfile_MIPS|Mux41~0, cpu, 1
instance = comp, \registerfile_MIPS|Mux41~1 , registerfile_MIPS|Mux41~1, cpu, 1
instance = comp, \registerfile_MIPS|Mux41~2 , registerfile_MIPS|Mux41~2, cpu, 1
instance = comp, \registerfile_MIPS|Mux41~3 , registerfile_MIPS|Mux41~3, cpu, 1
instance = comp, \registerfile_MIPS|Mux41~4 , registerfile_MIPS|Mux41~4, cpu, 1
instance = comp, \registerfile_MIPS|Mux41~5 , registerfile_MIPS|Mux41~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux41~6 , registerfile_MIPS|Mux41~6, cpu, 1
instance = comp, \registerfile_MIPS|Mux41~9 , registerfile_MIPS|Mux41~9, cpu, 1
instance = comp, \register_B_1|saida[22] , register_B_1|saida[22], cpu, 1
instance = comp, \output_register_B_1[22] , output_register_B_1[22], cpu, 1
instance = comp, \register_B_2|saida[22] , register_B_2|saida[22], cpu, 1
instance = comp, \output_datamemory[21] , output_datamemory[21], cpu, 1
instance = comp, \Data_BUS_READ[21]~input , Data_BUS_READ[21]~input, cpu, 1
instance = comp, \mux_out|out[21]~21 , mux_out|out[21]~21, cpu, 1
instance = comp, \mux_Execute_1|out[21]~10 , mux_Execute_1|out[21]~10, cpu, 1
instance = comp, \output_mult[21] , output_mult[21], cpu, 1
instance = comp, \mux_Execute_2|out[21]~66 , mux_Execute_2|out[21]~66, cpu, 1
instance = comp, \mux_Execute_2|out[21]~67 , mux_Execute_2|out[21]~67, cpu, 1
instance = comp, \register_D_1|saida[21] , register_D_1|saida[21], cpu, 1
instance = comp, \output_register_D_1[21] , output_register_D_1[21], cpu, 1
instance = comp, \register_D_2|saida[21] , register_D_2|saida[21], cpu, 1
instance = comp, \register_B_1|saida[21]~21 , register_B_1|saida[21]~21, cpu, 1
instance = comp, \register_B_1|saida[21]~feeder , register_B_1|saida[21]~feeder, cpu, 1
instance = comp, \registerfile_MIPS|Mux42~0 , registerfile_MIPS|Mux42~0, cpu, 1
instance = comp, \registerfile_MIPS|Mux42~1 , registerfile_MIPS|Mux42~1, cpu, 1
instance = comp, \registerfile_MIPS|Mux42~4 , registerfile_MIPS|Mux42~4, cpu, 1
instance = comp, \registerfile_MIPS|Mux42~5 , registerfile_MIPS|Mux42~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux42~2 , registerfile_MIPS|Mux42~2, cpu, 1
instance = comp, \registerfile_MIPS|Mux42~3 , registerfile_MIPS|Mux42~3, cpu, 1
instance = comp, \registerfile_MIPS|Mux42~6 , registerfile_MIPS|Mux42~6, cpu, 1
instance = comp, \registerfile_MIPS|Mux42~7 , registerfile_MIPS|Mux42~7, cpu, 1
instance = comp, \registerfile_MIPS|Mux42~8 , registerfile_MIPS|Mux42~8, cpu, 1
instance = comp, \registerfile_MIPS|Mux42~9 , registerfile_MIPS|Mux42~9, cpu, 1
instance = comp, \register_B_1|saida[21] , register_B_1|saida[21], cpu, 1
instance = comp, \output_register_B_1[21] , output_register_B_1[21], cpu, 1
instance = comp, \register_B_2|saida[21]~feeder , register_B_2|saida[21]~feeder, cpu, 1
instance = comp, \register_B_2|saida[21] , register_B_2|saida[21], cpu, 1
instance = comp, \output_datamemory[20] , output_datamemory[20], cpu, 1
instance = comp, \Data_BUS_READ[20]~input , Data_BUS_READ[20]~input, cpu, 1
instance = comp, \mux_out|out[20]~20 , mux_out|out[20]~20, cpu, 1
instance = comp, \output_mult[20] , output_mult[20], cpu, 1
instance = comp, \mux_Execute_2|out[20]~65 , mux_Execute_2|out[20]~65, cpu, 1
instance = comp, \mux_Execute_2|out[20]~64 , mux_Execute_2|out[20]~64, cpu, 1
instance = comp, \mux_Execute_2|out[20]~90 , mux_Execute_2|out[20]~90, cpu, 1
instance = comp, \register_D_1|saida[20] , register_D_1|saida[20], cpu, 1
instance = comp, \output_register_D_1[20] , output_register_D_1[20], cpu, 1
instance = comp, \register_D_2|saida[20] , register_D_2|saida[20], cpu, 1
instance = comp, \register_B_1|saida[20]~20 , register_B_1|saida[20]~20, cpu, 1
instance = comp, \registerfile_MIPS|Mux43~7 , registerfile_MIPS|Mux43~7, cpu, 1
instance = comp, \registerfile_MIPS|Mux43~8 , registerfile_MIPS|Mux43~8, cpu, 1
instance = comp, \registerfile_MIPS|Mux43~4 , registerfile_MIPS|Mux43~4, cpu, 1
instance = comp, \registerfile_MIPS|Mux43~5 , registerfile_MIPS|Mux43~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux43~2 , registerfile_MIPS|Mux43~2, cpu, 1
instance = comp, \registerfile_MIPS|Mux43~3 , registerfile_MIPS|Mux43~3, cpu, 1
instance = comp, \registerfile_MIPS|Mux43~6 , registerfile_MIPS|Mux43~6, cpu, 1
instance = comp, \registerfile_MIPS|Mux43~0 , registerfile_MIPS|Mux43~0, cpu, 1
instance = comp, \registerfile_MIPS|Mux43~1 , registerfile_MIPS|Mux43~1, cpu, 1
instance = comp, \registerfile_MIPS|Mux43~9 , registerfile_MIPS|Mux43~9, cpu, 1
instance = comp, \register_B_1|saida[20] , register_B_1|saida[20], cpu, 1
instance = comp, \output_register_B_1[20] , output_register_B_1[20], cpu, 1
instance = comp, \register_B_2|saida[20] , register_B_2|saida[20], cpu, 1
instance = comp, \output_datamemory[19] , output_datamemory[19], cpu, 1
instance = comp, \Data_BUS_READ[19]~input , Data_BUS_READ[19]~input, cpu, 1
instance = comp, \mux_out|out[19]~19 , mux_out|out[19]~19, cpu, 1
instance = comp, \register_B_1|saida[19]~19 , register_B_1|saida[19]~19, cpu, 1
instance = comp, \register_B_1|saida[19]~feeder , register_B_1|saida[19]~feeder, cpu, 1
instance = comp, \registerfile_MIPS|Mux44~0 , registerfile_MIPS|Mux44~0, cpu, 1
instance = comp, \registerfile_MIPS|Mux44~1 , registerfile_MIPS|Mux44~1, cpu, 1
instance = comp, \registerfile_MIPS|Mux44~7 , registerfile_MIPS|Mux44~7, cpu, 1
instance = comp, \registerfile_MIPS|Mux44~8 , registerfile_MIPS|Mux44~8, cpu, 1
instance = comp, \registerfile_MIPS|Mux44~4 , registerfile_MIPS|Mux44~4, cpu, 1
instance = comp, \registerfile_MIPS|Mux44~5 , registerfile_MIPS|Mux44~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux44~2 , registerfile_MIPS|Mux44~2, cpu, 1
instance = comp, \registerfile_MIPS|Mux44~3 , registerfile_MIPS|Mux44~3, cpu, 1
instance = comp, \registerfile_MIPS|Mux44~6 , registerfile_MIPS|Mux44~6, cpu, 1
instance = comp, \registerfile_MIPS|Mux44~9 , registerfile_MIPS|Mux44~9, cpu, 1
instance = comp, \register_B_1|saida[19] , register_B_1|saida[19], cpu, 1
instance = comp, \output_register_B_1[19] , output_register_B_1[19], cpu, 1
instance = comp, \register_B_2|saida[19] , register_B_2|saida[19], cpu, 1
instance = comp, \output_datamemory[18] , output_datamemory[18], cpu, 1
instance = comp, \mux_out|out[18]~18 , mux_out|out[18]~18, cpu, 1
instance = comp, \mux_Execute_2|out[18]~60 , mux_Execute_2|out[18]~60, cpu, 1
instance = comp, \output_mult[18] , output_mult[18], cpu, 1
instance = comp, \mux_Execute_2|out[18]~61 , mux_Execute_2|out[18]~61, cpu, 1
instance = comp, \mux_Execute_2|out[18]~89 , mux_Execute_2|out[18]~89, cpu, 1
instance = comp, \register_D_1|saida[18] , register_D_1|saida[18], cpu, 1
instance = comp, \output_register_D_1[18] , output_register_D_1[18], cpu, 1
instance = comp, \register_D_2|saida[18] , register_D_2|saida[18], cpu, 1
instance = comp, \register_B_1|saida[18]~18 , register_B_1|saida[18]~18, cpu, 1
instance = comp, \registerfile_MIPS|Mux45~4 , registerfile_MIPS|Mux45~4, cpu, 1
instance = comp, \registerfile_MIPS|Mux45~5 , registerfile_MIPS|Mux45~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux45~2 , registerfile_MIPS|Mux45~2, cpu, 1
instance = comp, \registerfile_MIPS|Mux45~3 , registerfile_MIPS|Mux45~3, cpu, 1
instance = comp, \registerfile_MIPS|Mux45~6 , registerfile_MIPS|Mux45~6, cpu, 1
instance = comp, \registerfile_MIPS|Mux45~7 , registerfile_MIPS|Mux45~7, cpu, 1
instance = comp, \registerfile_MIPS|Mux45~8 , registerfile_MIPS|Mux45~8, cpu, 1
instance = comp, \registerfile_MIPS|Mux45~0 , registerfile_MIPS|Mux45~0, cpu, 1
instance = comp, \registerfile_MIPS|Mux45~1 , registerfile_MIPS|Mux45~1, cpu, 1
instance = comp, \registerfile_MIPS|Mux45~9 , registerfile_MIPS|Mux45~9, cpu, 1
instance = comp, \register_B_1|saida[18] , register_B_1|saida[18], cpu, 1
instance = comp, \output_register_B_1[18] , output_register_B_1[18], cpu, 1
instance = comp, \register_B_2|saida[18] , register_B_2|saida[18], cpu, 1
instance = comp, \Data_BUS_READ[27]~input , Data_BUS_READ[27]~input, cpu, 1
instance = comp, \registerfile_MIPS|s0~29 , registerfile_MIPS|s0~29, cpu, 1
instance = comp, \registerfile_MIPS|t6[28] , registerfile_MIPS|t6[28], cpu, 1
instance = comp, \registerfile_MIPS|t4[28] , registerfile_MIPS|t4[28], cpu, 1
instance = comp, \registerfile_MIPS|Mux3~7 , registerfile_MIPS|Mux3~7, cpu, 1
instance = comp, \registerfile_MIPS|t5[28] , registerfile_MIPS|t5[28], cpu, 1
instance = comp, \registerfile_MIPS|t7[28] , registerfile_MIPS|t7[28], cpu, 1
instance = comp, \registerfile_MIPS|Mux3~8 , registerfile_MIPS|Mux3~8, cpu, 1
instance = comp, \registerfile_MIPS|t3[28] , registerfile_MIPS|t3[28], cpu, 1
instance = comp, \registerfile_MIPS|t0[28] , registerfile_MIPS|t0[28], cpu, 1
instance = comp, \registerfile_MIPS|t1[28] , registerfile_MIPS|t1[28], cpu, 1
instance = comp, \registerfile_MIPS|Mux3~0 , registerfile_MIPS|Mux3~0, cpu, 1
instance = comp, \registerfile_MIPS|t2[28] , registerfile_MIPS|t2[28], cpu, 1
instance = comp, \registerfile_MIPS|Mux3~1 , registerfile_MIPS|Mux3~1, cpu, 1
instance = comp, \registerfile_MIPS|s5[28] , registerfile_MIPS|s5[28], cpu, 1
instance = comp, \registerfile_MIPS|s7[28] , registerfile_MIPS|s7[28], cpu, 1
instance = comp, \registerfile_MIPS|s6[28] , registerfile_MIPS|s6[28], cpu, 1
instance = comp, \registerfile_MIPS|s4[28] , registerfile_MIPS|s4[28], cpu, 1
instance = comp, \registerfile_MIPS|Mux3~2 , registerfile_MIPS|Mux3~2, cpu, 1
instance = comp, \registerfile_MIPS|Mux3~3 , registerfile_MIPS|Mux3~3, cpu, 1
instance = comp, \registerfile_MIPS|s1[28] , registerfile_MIPS|s1[28], cpu, 1
instance = comp, \registerfile_MIPS|s0[28] , registerfile_MIPS|s0[28], cpu, 1
instance = comp, \registerfile_MIPS|Mux3~4 , registerfile_MIPS|Mux3~4, cpu, 1
instance = comp, \registerfile_MIPS|s3[28] , registerfile_MIPS|s3[28], cpu, 1
instance = comp, \registerfile_MIPS|s2[28] , registerfile_MIPS|s2[28], cpu, 1
instance = comp, \registerfile_MIPS|Mux3~5 , registerfile_MIPS|Mux3~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux3~6 , registerfile_MIPS|Mux3~6, cpu, 1
instance = comp, \registerfile_MIPS|Mux3~9 , registerfile_MIPS|Mux3~9, cpu, 1
instance = comp, \registerfile_MIPS|Mux3~10 , registerfile_MIPS|Mux3~10, cpu, 1
instance = comp, \register_A|saida[28] , register_A|saida[28], cpu, 1
instance = comp, \output_register_A[28] , output_register_A[28], cpu, 1
instance = comp, \mux_Execute_2|out[28]~80 , mux_Execute_2|out[28]~80, cpu, 1
instance = comp, \alu_MIPS|Add0~86 , alu_MIPS|Add0~86, cpu, 1
instance = comp, \registerfile_MIPS|s0~28 , registerfile_MIPS|s0~28, cpu, 1
instance = comp, \registerfile_MIPS|s4[27] , registerfile_MIPS|s4[27], cpu, 1
instance = comp, \registerfile_MIPS|s0[27] , registerfile_MIPS|s0[27], cpu, 1
instance = comp, \registerfile_MIPS|Mux4~4 , registerfile_MIPS|Mux4~4, cpu, 1
instance = comp, \registerfile_MIPS|t4[27] , registerfile_MIPS|t4[27], cpu, 1
instance = comp, \registerfile_MIPS|t0[27] , registerfile_MIPS|t0[27], cpu, 1
instance = comp, \registerfile_MIPS|Mux4~5 , registerfile_MIPS|Mux4~5, cpu, 1
instance = comp, \registerfile_MIPS|t2[27] , registerfile_MIPS|t2[27], cpu, 1
instance = comp, \registerfile_MIPS|s6[27] , registerfile_MIPS|s6[27], cpu, 1
instance = comp, \registerfile_MIPS|s2[27] , registerfile_MIPS|s2[27], cpu, 1
instance = comp, \registerfile_MIPS|Mux4~2 , registerfile_MIPS|Mux4~2, cpu, 1
instance = comp, \registerfile_MIPS|t6[27] , registerfile_MIPS|t6[27], cpu, 1
instance = comp, \registerfile_MIPS|Mux4~3 , registerfile_MIPS|Mux4~3, cpu, 1
instance = comp, \registerfile_MIPS|Mux4~6 , registerfile_MIPS|Mux4~6, cpu, 1
instance = comp, \registerfile_MIPS|t5[27] , registerfile_MIPS|t5[27], cpu, 1
instance = comp, \registerfile_MIPS|s5[27] , registerfile_MIPS|s5[27], cpu, 1
instance = comp, \registerfile_MIPS|s1[27] , registerfile_MIPS|s1[27], cpu, 1
instance = comp, \registerfile_MIPS|t1[27] , registerfile_MIPS|t1[27], cpu, 1
instance = comp, \registerfile_MIPS|Mux4~0 , registerfile_MIPS|Mux4~0, cpu, 1
instance = comp, \registerfile_MIPS|Mux4~1 , registerfile_MIPS|Mux4~1, cpu, 1
instance = comp, \registerfile_MIPS|t7[27] , registerfile_MIPS|t7[27], cpu, 1
instance = comp, \registerfile_MIPS|s7[27] , registerfile_MIPS|s7[27], cpu, 1
instance = comp, \registerfile_MIPS|t3[27] , registerfile_MIPS|t3[27], cpu, 1
instance = comp, \registerfile_MIPS|s3[27] , registerfile_MIPS|s3[27], cpu, 1
instance = comp, \registerfile_MIPS|Mux4~7 , registerfile_MIPS|Mux4~7, cpu, 1
instance = comp, \registerfile_MIPS|Mux4~8 , registerfile_MIPS|Mux4~8, cpu, 1
instance = comp, \registerfile_MIPS|Mux4~9 , registerfile_MIPS|Mux4~9, cpu, 1
instance = comp, \registerfile_MIPS|Mux4~10 , registerfile_MIPS|Mux4~10, cpu, 1
instance = comp, \register_A|saida[27] , register_A|saida[27], cpu, 1
instance = comp, \output_register_A[27] , output_register_A[27], cpu, 1
instance = comp, \alu_MIPS|Add0~83 , alu_MIPS|Add0~83, cpu, 1
instance = comp, \alu_MIPS|Add0~84 , alu_MIPS|Add0~84, cpu, 1
instance = comp, \alu_MIPS|Add0~87 , alu_MIPS|Add0~87, cpu, 1
instance = comp, \output_mult[28] , output_mult[28], cpu, 1
instance = comp, \mux_Execute_2|out[28]~81 , mux_Execute_2|out[28]~81, cpu, 1
instance = comp, \mux_Execute_2|out[28]~94 , mux_Execute_2|out[28]~94, cpu, 1
instance = comp, \register_D_1|saida[28] , register_D_1|saida[28], cpu, 1
instance = comp, \output_register_D_1[28] , output_register_D_1[28], cpu, 1
instance = comp, \register_D_2|saida[28] , register_D_2|saida[28], cpu, 1
instance = comp, \Data_BUS_READ[28]~input , Data_BUS_READ[28]~input, cpu, 1
instance = comp, \Data_BUS_READ[30]~input , Data_BUS_READ[30]~input, cpu, 1
instance = comp, \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27 , datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27, cpu, 1
instance = comp, \output_datamemory[31] , output_datamemory[31], cpu, 1
instance = comp, \Data_BUS_READ[31]~input , Data_BUS_READ[31]~input, cpu, 1
instance = comp, \mux_out|out[31]~31 , mux_out|out[31]~31, cpu, 1
instance = comp, \mux_Execute_1|out[31]~15 , mux_Execute_1|out[31]~15, cpu, 1
instance = comp, \registerfile_MIPS|s0~32 , registerfile_MIPS|s0~32, cpu, 1
instance = comp, \registerfile_MIPS|s3[31] , registerfile_MIPS|s3[31], cpu, 1
instance = comp, \registerfile_MIPS|t3[31] , registerfile_MIPS|t3[31], cpu, 1
instance = comp, \registerfile_MIPS|Mux0~7 , registerfile_MIPS|Mux0~7, cpu, 1
instance = comp, \registerfile_MIPS|s7[31] , registerfile_MIPS|s7[31], cpu, 1
instance = comp, \registerfile_MIPS|t7[31] , registerfile_MIPS|t7[31], cpu, 1
instance = comp, \registerfile_MIPS|Mux0~8 , registerfile_MIPS|Mux0~8, cpu, 1
instance = comp, \registerfile_MIPS|t5[31] , registerfile_MIPS|t5[31], cpu, 1
instance = comp, \registerfile_MIPS|s5[31] , registerfile_MIPS|s5[31], cpu, 1
instance = comp, \registerfile_MIPS|s1[31] , registerfile_MIPS|s1[31], cpu, 1
instance = comp, \registerfile_MIPS|t1[31] , registerfile_MIPS|t1[31], cpu, 1
instance = comp, \registerfile_MIPS|Mux0~0 , registerfile_MIPS|Mux0~0, cpu, 1
instance = comp, \registerfile_MIPS|Mux0~1 , registerfile_MIPS|Mux0~1, cpu, 1
instance = comp, \registerfile_MIPS|s2[31] , registerfile_MIPS|s2[31], cpu, 1
instance = comp, \registerfile_MIPS|s6[31] , registerfile_MIPS|s6[31], cpu, 1
instance = comp, \registerfile_MIPS|Mux0~2 , registerfile_MIPS|Mux0~2, cpu, 1
instance = comp, \registerfile_MIPS|t6[31] , registerfile_MIPS|t6[31], cpu, 1
instance = comp, \registerfile_MIPS|t2[31] , registerfile_MIPS|t2[31], cpu, 1
instance = comp, \registerfile_MIPS|Mux0~3 , registerfile_MIPS|Mux0~3, cpu, 1
instance = comp, \registerfile_MIPS|t0[31] , registerfile_MIPS|t0[31], cpu, 1
instance = comp, \registerfile_MIPS|t4[31] , registerfile_MIPS|t4[31], cpu, 1
instance = comp, \registerfile_MIPS|s0[31] , registerfile_MIPS|s0[31], cpu, 1
instance = comp, \registerfile_MIPS|s4[31] , registerfile_MIPS|s4[31], cpu, 1
instance = comp, \registerfile_MIPS|Mux0~4 , registerfile_MIPS|Mux0~4, cpu, 1
instance = comp, \registerfile_MIPS|Mux0~5 , registerfile_MIPS|Mux0~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux0~6 , registerfile_MIPS|Mux0~6, cpu, 1
instance = comp, \registerfile_MIPS|Mux0~9 , registerfile_MIPS|Mux0~9, cpu, 1
instance = comp, \registerfile_MIPS|Mux0~10 , registerfile_MIPS|Mux0~10, cpu, 1
instance = comp, \register_A|saida[31] , register_A|saida[31], cpu, 1
instance = comp, \output_register_A[31] , output_register_A[31], cpu, 1
instance = comp, \output_mult[31] , output_mult[31], cpu, 1
instance = comp, \alu_MIPS|Add0~95 , alu_MIPS|Add0~95, cpu, 1
instance = comp, \alu_MIPS|Add0~92 , alu_MIPS|Add0~92, cpu, 1
instance = comp, \registerfile_MIPS|s0~31 , registerfile_MIPS|s0~31, cpu, 1
instance = comp, \registerfile_MIPS|t2[30] , registerfile_MIPS|t2[30], cpu, 1
instance = comp, \registerfile_MIPS|t0[30] , registerfile_MIPS|t0[30], cpu, 1
instance = comp, \registerfile_MIPS|Mux1~2 , registerfile_MIPS|Mux1~2, cpu, 1
instance = comp, \registerfile_MIPS|t3[30] , registerfile_MIPS|t3[30], cpu, 1
instance = comp, \registerfile_MIPS|t1[30] , registerfile_MIPS|t1[30], cpu, 1
instance = comp, \registerfile_MIPS|Mux1~3 , registerfile_MIPS|Mux1~3, cpu, 1
instance = comp, \registerfile_MIPS|s1[30] , registerfile_MIPS|s1[30], cpu, 1
instance = comp, \registerfile_MIPS|s3[30] , registerfile_MIPS|s3[30], cpu, 1
instance = comp, \registerfile_MIPS|s0[30] , registerfile_MIPS|s0[30], cpu, 1
instance = comp, \registerfile_MIPS|s2[30] , registerfile_MIPS|s2[30], cpu, 1
instance = comp, \registerfile_MIPS|Mux1~4 , registerfile_MIPS|Mux1~4, cpu, 1
instance = comp, \registerfile_MIPS|Mux1~5 , registerfile_MIPS|Mux1~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux1~6 , registerfile_MIPS|Mux1~6, cpu, 1
instance = comp, \registerfile_MIPS|s7[30] , registerfile_MIPS|s7[30], cpu, 1
instance = comp, \registerfile_MIPS|s6[30] , registerfile_MIPS|s6[30], cpu, 1
instance = comp, \registerfile_MIPS|s5[30] , registerfile_MIPS|s5[30], cpu, 1
instance = comp, \registerfile_MIPS|s4[30] , registerfile_MIPS|s4[30], cpu, 1
instance = comp, \registerfile_MIPS|Mux1~0 , registerfile_MIPS|Mux1~0, cpu, 1
instance = comp, \registerfile_MIPS|Mux1~1 , registerfile_MIPS|Mux1~1, cpu, 1
instance = comp, \registerfile_MIPS|t5[30] , registerfile_MIPS|t5[30], cpu, 1
instance = comp, \registerfile_MIPS|t4[30] , registerfile_MIPS|t4[30], cpu, 1
instance = comp, \registerfile_MIPS|Mux1~7 , registerfile_MIPS|Mux1~7, cpu, 1
instance = comp, \registerfile_MIPS|t6[30] , registerfile_MIPS|t6[30], cpu, 1
instance = comp, \registerfile_MIPS|t7[30] , registerfile_MIPS|t7[30], cpu, 1
instance = comp, \registerfile_MIPS|Mux1~8 , registerfile_MIPS|Mux1~8, cpu, 1
instance = comp, \registerfile_MIPS|Mux1~9 , registerfile_MIPS|Mux1~9, cpu, 1
instance = comp, \registerfile_MIPS|Mux1~10 , registerfile_MIPS|Mux1~10, cpu, 1
instance = comp, \register_A|saida[30] , register_A|saida[30], cpu, 1
instance = comp, \output_register_A[30] , output_register_A[30], cpu, 1
instance = comp, \registerfile_MIPS|s0~30 , registerfile_MIPS|s0~30, cpu, 1
instance = comp, \registerfile_MIPS|s1[29] , registerfile_MIPS|s1[29], cpu, 1
instance = comp, \registerfile_MIPS|s5[29] , registerfile_MIPS|s5[29], cpu, 1
instance = comp, \registerfile_MIPS|Mux2~2 , registerfile_MIPS|Mux2~2, cpu, 1
instance = comp, \registerfile_MIPS|t5[29] , registerfile_MIPS|t5[29], cpu, 1
instance = comp, \registerfile_MIPS|t1[29] , registerfile_MIPS|t1[29], cpu, 1
instance = comp, \registerfile_MIPS|Mux2~3 , registerfile_MIPS|Mux2~3, cpu, 1
instance = comp, \registerfile_MIPS|t0[29] , registerfile_MIPS|t0[29], cpu, 1
instance = comp, \registerfile_MIPS|s0[29] , registerfile_MIPS|s0[29], cpu, 1
instance = comp, \registerfile_MIPS|Mux2~4 , registerfile_MIPS|Mux2~4, cpu, 1
instance = comp, \registerfile_MIPS|t4[29] , registerfile_MIPS|t4[29], cpu, 1
instance = comp, \registerfile_MIPS|s4[29] , registerfile_MIPS|s4[29], cpu, 1
instance = comp, \registerfile_MIPS|Mux2~5 , registerfile_MIPS|Mux2~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux2~6 , registerfile_MIPS|Mux2~6, cpu, 1
instance = comp, \registerfile_MIPS|t7[29] , registerfile_MIPS|t7[29], cpu, 1
instance = comp, \registerfile_MIPS|t3[29] , registerfile_MIPS|t3[29], cpu, 1
instance = comp, \registerfile_MIPS|s3[29] , registerfile_MIPS|s3[29], cpu, 1
instance = comp, \registerfile_MIPS|s7[29] , registerfile_MIPS|s7[29], cpu, 1
instance = comp, \registerfile_MIPS|Mux2~7 , registerfile_MIPS|Mux2~7, cpu, 1
instance = comp, \registerfile_MIPS|Mux2~8 , registerfile_MIPS|Mux2~8, cpu, 1
instance = comp, \registerfile_MIPS|s2[29] , registerfile_MIPS|s2[29], cpu, 1
instance = comp, \registerfile_MIPS|t2[29] , registerfile_MIPS|t2[29], cpu, 1
instance = comp, \registerfile_MIPS|Mux2~0 , registerfile_MIPS|Mux2~0, cpu, 1
instance = comp, \registerfile_MIPS|s6[29] , registerfile_MIPS|s6[29], cpu, 1
instance = comp, \registerfile_MIPS|t6[29] , registerfile_MIPS|t6[29], cpu, 1
instance = comp, \registerfile_MIPS|Mux2~1 , registerfile_MIPS|Mux2~1, cpu, 1
instance = comp, \registerfile_MIPS|Mux2~9 , registerfile_MIPS|Mux2~9, cpu, 1
instance = comp, \registerfile_MIPS|Mux2~10 , registerfile_MIPS|Mux2~10, cpu, 1
instance = comp, \register_A|saida[29] , register_A|saida[29], cpu, 1
instance = comp, \output_register_A[29] , output_register_A[29], cpu, 1
instance = comp, \alu_MIPS|Add0~89 , alu_MIPS|Add0~89, cpu, 1
instance = comp, \alu_MIPS|Add0~90 , alu_MIPS|Add0~90, cpu, 1
instance = comp, \alu_MIPS|Add0~93 , alu_MIPS|Add0~93, cpu, 1
instance = comp, \alu_MIPS|Add0~96 , alu_MIPS|Add0~96, cpu, 1
instance = comp, \mux_Execute_2|out[31]~86 , mux_Execute_2|out[31]~86, cpu, 1
instance = comp, \mux_Execute_2|out[31]~87 , mux_Execute_2|out[31]~87, cpu, 1
instance = comp, \register_D_1|saida[31] , register_D_1|saida[31], cpu, 1
instance = comp, \output_register_D_1[31] , output_register_D_1[31], cpu, 1
instance = comp, \register_D_2|saida[31] , register_D_2|saida[31], cpu, 1
instance = comp, \register_B_1|saida[31]~31 , register_B_1|saida[31]~31, cpu, 1
instance = comp, \registerfile_MIPS|Mux32~0 , registerfile_MIPS|Mux32~0, cpu, 1
instance = comp, \registerfile_MIPS|Mux32~1 , registerfile_MIPS|Mux32~1, cpu, 1
instance = comp, \registerfile_MIPS|Mux32~7 , registerfile_MIPS|Mux32~7, cpu, 1
instance = comp, \registerfile_MIPS|Mux32~8 , registerfile_MIPS|Mux32~8, cpu, 1
instance = comp, \registerfile_MIPS|Mux32~2 , registerfile_MIPS|Mux32~2, cpu, 1
instance = comp, \registerfile_MIPS|Mux32~3 , registerfile_MIPS|Mux32~3, cpu, 1
instance = comp, \registerfile_MIPS|Mux32~4 , registerfile_MIPS|Mux32~4, cpu, 1
instance = comp, \registerfile_MIPS|Mux32~5 , registerfile_MIPS|Mux32~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux32~6 , registerfile_MIPS|Mux32~6, cpu, 1
instance = comp, \registerfile_MIPS|Mux32~9 , registerfile_MIPS|Mux32~9, cpu, 1
instance = comp, \register_B_1|saida[31] , register_B_1|saida[31], cpu, 1
instance = comp, \output_register_B_1[31] , output_register_B_1[31], cpu, 1
instance = comp, \register_B_2|saida[31] , register_B_2|saida[31], cpu, 1
instance = comp, \output_datamemory[30] , output_datamemory[30], cpu, 1
instance = comp, \mux_out|out[30]~30 , mux_out|out[30]~30, cpu, 1
instance = comp, \mux_Execute_2|out[30]~84 , mux_Execute_2|out[30]~84, cpu, 1
instance = comp, \output_mult[30] , output_mult[30], cpu, 1
instance = comp, \mux_Execute_2|out[30]~85 , mux_Execute_2|out[30]~85, cpu, 1
instance = comp, \mux_Execute_2|out[30]~95 , mux_Execute_2|out[30]~95, cpu, 1
instance = comp, \register_D_1|saida[30] , register_D_1|saida[30], cpu, 1
instance = comp, \output_register_D_1[30] , output_register_D_1[30], cpu, 1
instance = comp, \register_D_2|saida[30] , register_D_2|saida[30], cpu, 1
instance = comp, \register_B_1|saida[30]~30 , register_B_1|saida[30]~30, cpu, 1
instance = comp, \registerfile_MIPS|Mux33~2 , registerfile_MIPS|Mux33~2, cpu, 1
instance = comp, \registerfile_MIPS|Mux33~3 , registerfile_MIPS|Mux33~3, cpu, 1
instance = comp, \registerfile_MIPS|Mux33~4 , registerfile_MIPS|Mux33~4, cpu, 1
instance = comp, \registerfile_MIPS|Mux33~5 , registerfile_MIPS|Mux33~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux33~6 , registerfile_MIPS|Mux33~6, cpu, 1
instance = comp, \registerfile_MIPS|Mux33~0 , registerfile_MIPS|Mux33~0, cpu, 1
instance = comp, \registerfile_MIPS|Mux33~1 , registerfile_MIPS|Mux33~1, cpu, 1
instance = comp, \registerfile_MIPS|Mux33~7 , registerfile_MIPS|Mux33~7, cpu, 1
instance = comp, \registerfile_MIPS|Mux33~8 , registerfile_MIPS|Mux33~8, cpu, 1
instance = comp, \registerfile_MIPS|Mux33~9 , registerfile_MIPS|Mux33~9, cpu, 1
instance = comp, \register_B_1|saida[30] , register_B_1|saida[30], cpu, 1
instance = comp, \output_register_B_1[30] , output_register_B_1[30], cpu, 1
instance = comp, \register_B_2|saida[30] , register_B_2|saida[30], cpu, 1
instance = comp, \output_datamemory[29] , output_datamemory[29], cpu, 1
instance = comp, \Data_BUS_READ[29]~input , Data_BUS_READ[29]~input, cpu, 1
instance = comp, \mux_out|out[29]~29 , mux_out|out[29]~29, cpu, 1
instance = comp, \mux_Execute_1|out[29]~14 , mux_Execute_1|out[29]~14, cpu, 1
instance = comp, \output_mult[29] , output_mult[29], cpu, 1
instance = comp, \mux_Execute_2|out[29]~82 , mux_Execute_2|out[29]~82, cpu, 1
instance = comp, \mux_Execute_2|out[29]~83 , mux_Execute_2|out[29]~83, cpu, 1
instance = comp, \register_D_1|saida[29] , register_D_1|saida[29], cpu, 1
instance = comp, \output_register_D_1[29] , output_register_D_1[29], cpu, 1
instance = comp, \register_D_2|saida[29] , register_D_2|saida[29], cpu, 1
instance = comp, \register_B_1|saida[29]~29 , register_B_1|saida[29]~29, cpu, 1
instance = comp, \registerfile_MIPS|Mux34~7 , registerfile_MIPS|Mux34~7, cpu, 1
instance = comp, \registerfile_MIPS|Mux34~8 , registerfile_MIPS|Mux34~8, cpu, 1
instance = comp, \registerfile_MIPS|Mux34~0 , registerfile_MIPS|Mux34~0, cpu, 1
instance = comp, \registerfile_MIPS|Mux34~1 , registerfile_MIPS|Mux34~1, cpu, 1
instance = comp, \registerfile_MIPS|Mux34~4 , registerfile_MIPS|Mux34~4, cpu, 1
instance = comp, \registerfile_MIPS|Mux34~5 , registerfile_MIPS|Mux34~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux34~2 , registerfile_MIPS|Mux34~2, cpu, 1
instance = comp, \registerfile_MIPS|Mux34~3 , registerfile_MIPS|Mux34~3, cpu, 1
instance = comp, \registerfile_MIPS|Mux34~6 , registerfile_MIPS|Mux34~6, cpu, 1
instance = comp, \registerfile_MIPS|Mux34~9 , registerfile_MIPS|Mux34~9, cpu, 1
instance = comp, \register_B_1|saida[29] , register_B_1|saida[29], cpu, 1
instance = comp, \output_register_B_1[29] , output_register_B_1[29], cpu, 1
instance = comp, \register_B_2|saida[29] , register_B_2|saida[29], cpu, 1
instance = comp, \output_datamemory[28] , output_datamemory[28], cpu, 1
instance = comp, \mux_out|out[28]~28 , mux_out|out[28]~28, cpu, 1
instance = comp, \register_B_1|saida[28]~28 , register_B_1|saida[28]~28, cpu, 1
instance = comp, \registerfile_MIPS|Mux35~2 , registerfile_MIPS|Mux35~2, cpu, 1
instance = comp, \registerfile_MIPS|Mux35~3 , registerfile_MIPS|Mux35~3, cpu, 1
instance = comp, \registerfile_MIPS|Mux35~4 , registerfile_MIPS|Mux35~4, cpu, 1
instance = comp, \registerfile_MIPS|Mux35~5 , registerfile_MIPS|Mux35~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux35~6 , registerfile_MIPS|Mux35~6, cpu, 1
instance = comp, \registerfile_MIPS|Mux35~0 , registerfile_MIPS|Mux35~0, cpu, 1
instance = comp, \registerfile_MIPS|Mux35~1 , registerfile_MIPS|Mux35~1, cpu, 1
instance = comp, \registerfile_MIPS|Mux35~7 , registerfile_MIPS|Mux35~7, cpu, 1
instance = comp, \registerfile_MIPS|Mux35~8 , registerfile_MIPS|Mux35~8, cpu, 1
instance = comp, \registerfile_MIPS|Mux35~9 , registerfile_MIPS|Mux35~9, cpu, 1
instance = comp, \register_B_1|saida[28] , register_B_1|saida[28], cpu, 1
instance = comp, \output_register_B_1[28] , output_register_B_1[28], cpu, 1
instance = comp, \register_B_2|saida[28] , register_B_2|saida[28], cpu, 1
instance = comp, \output_datamemory[27] , output_datamemory[27], cpu, 1
instance = comp, \mux_out|out[27]~27 , mux_out|out[27]~27, cpu, 1
instance = comp, \output_mult[27] , output_mult[27], cpu, 1
instance = comp, \mux_Execute_2|out[27]~78 , mux_Execute_2|out[27]~78, cpu, 1
instance = comp, \mux_Execute_1|out[27]~13 , mux_Execute_1|out[27]~13, cpu, 1
instance = comp, \mux_Execute_2|out[27]~79 , mux_Execute_2|out[27]~79, cpu, 1
instance = comp, \register_D_1|saida[27] , register_D_1|saida[27], cpu, 1
instance = comp, \output_register_D_1[27] , output_register_D_1[27], cpu, 1
instance = comp, \register_D_2|saida[27] , register_D_2|saida[27], cpu, 1
instance = comp, \register_B_1|saida[27]~27 , register_B_1|saida[27]~27, cpu, 1
instance = comp, \registerfile_MIPS|Mux36~0 , registerfile_MIPS|Mux36~0, cpu, 1
instance = comp, \registerfile_MIPS|Mux36~1 , registerfile_MIPS|Mux36~1, cpu, 1
instance = comp, \registerfile_MIPS|Mux36~7 , registerfile_MIPS|Mux36~7, cpu, 1
instance = comp, \registerfile_MIPS|Mux36~8 , registerfile_MIPS|Mux36~8, cpu, 1
instance = comp, \registerfile_MIPS|Mux36~2 , registerfile_MIPS|Mux36~2, cpu, 1
instance = comp, \registerfile_MIPS|Mux36~3 , registerfile_MIPS|Mux36~3, cpu, 1
instance = comp, \registerfile_MIPS|Mux36~4 , registerfile_MIPS|Mux36~4, cpu, 1
instance = comp, \registerfile_MIPS|Mux36~5 , registerfile_MIPS|Mux36~5, cpu, 1
instance = comp, \registerfile_MIPS|Mux36~6 , registerfile_MIPS|Mux36~6, cpu, 1
instance = comp, \registerfile_MIPS|Mux36~9 , registerfile_MIPS|Mux36~9, cpu, 1
instance = comp, \register_B_1|saida[27] , register_B_1|saida[27], cpu, 1
instance = comp, \output_register_B_1[27] , output_register_B_1[27], cpu, 1
instance = comp, \register_B_2|saida[27] , register_B_2|saida[27], cpu, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, cpu, 1
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, cpu, 1
instance = comp, \~ALTERA_NCSO~~ibuf , ~ALTERA_NCSO~~ibuf, cpu, 1
