<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
should_fail: 0
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/test_enumsystem.v.html" target="file-frame">third_party/tests/ivtest/ivltests/test_enumsystem.v</a>
time_elapsed: 0.004s
ram usage: 9576 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tests/ivtest -I /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests -e stim <a href="../../../../third_party/tests/ivtest/ivltests/test_enumsystem.v.html" target="file-frame">third_party/tests/ivtest/ivltests/test_enumsystem.v</a>
proc %stim.always.237.0 (i1$ %clk, i1$ %reset) -&gt; (i3$ %count) {
0:
    br %init
init:
    %clk1 = prb i1$ %clk
    wait %check, %clk
check:
    %clk2 = prb i1$ %clk
    %1 = const i1 0
    %2 = eq i1 %clk1, %1
    %3 = neq i1 %clk2, %1
    %posedge = and i1 %2, %3
    br %posedge, %init, %event
event:
    %reset1 = prb i1$ %reset
    br %reset1, %if_false, %if_true
if_true:
    %4 = const i3 0
    %5 = const time 0s 1d
    drv i3$ %count, %4, %5
    br %if_exit
if_false:
    %6 = const i32 0
    %count1 = prb i3$ %count
    %7 = inss i32 %6, i3 %count1, 0, 3
    %8 = const i32 1
    %9 = add i32 %7, %8
    %10 = exts i3, i32 %9, 0, 3
    %11 = const time 0s 1d
    drv i3$ %count, %10, %11
    br %if_exit
if_exit:
    br %0
}

proc %stim.initial.238.0 (i1$ %clk) -&gt; (i1$ %en) {
0:
    %1 = const i32 1
    %2 = exts i1, i32 %1, 0, 1
    %3 = const time 0s 1e
    drv i1$ %en, %2, %3
    %4 = const i32 100
    %loop_count = var i32 %4
    br %loop_body
loop_body:
    %5 = ld i32* %loop_count
    %6 = const i32 0
    %7 = neq i32 %5, %6
    br %7, %loop_exit, %loop_continue
loop_exit:
    %8 = const i32 0
    %9 = exts i1, i32 %8, 0, 1
    %10 = const time 0s 1e
    drv i1$ %en, %9, %10
    halt
loop_continue:
    br %init
init:
    %clk1 = prb i1$ %clk
    wait %check, %clk
check:
    %clk2 = prb i1$ %clk
    %11 = const i1 0
    %12 = eq i1 %clk1, %11
    %13 = neq i1 %clk2, %11
    %posedge = and i1 %12, %13
    br %posedge, %init, %event
event:
    %14 = ld i32* %loop_count
    %15 = const i32 1
    %16 = sub i32 %14, %15
    st i32* %loop_count, %16
    br %loop_body
}

entity @stim (i1$ %clk, i1$ %reset) -&gt; (i3$ %count, i1$ %en) {
    inst %stim.always.237.0 (i1$ %clk, i1$ %reset) -&gt; (i3$ %count)
    inst %stim.initial.238.0 (i1$ %clk) -&gt; (i1$ %en)
}

</pre>
</body>