{"vcs1":{"timestamp_begin":1765259386.061614794, "rt":4.96, "ut":3.85, "st":0.44}}
{"vcselab":{"timestamp_begin":1765259391.051619154, "rt":1.41, "ut":0.62, "st":0.04}}
{"link":{"timestamp_begin":1765259392.490050693, "rt":0.48, "ut":0.35, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1765259385.847742698}
{"VCS_COMP_START_TIME": 1765259385.847742698}
{"VCS_COMP_END_TIME": 1765259396.206453605}
{"VCS_USER_OPTIONS": "-R -sverilog +neg_tchk -negdelay -v /usr/cad/CBDK/Executable_Package/Collaterals/IP/stdcell/N16ADFP_StdCell/VERILOG/N16ADFP_StdCell.v /home/patata0717/DICD/HW3_groupx/./sim/top_tb.sv -debug_access+all -full64 -diag=sdf:verbose +incdir+/home/patata0717/DICD/HW3_groupx/./syn+/home/patata0717/DICD/HW3_groupx/./src+/home/patata0717/DICD/HW3_groupx/./include+/home/patata0717/DICD/HW3_groupx/./sim +define+SYN+prog0 +define+CYCLE=0.30 +define+MAX=100000 +prog_path=/home/patata0717/DICD/HW3_groupx/./sim/prog0"}
{"vcs1": {"peak_mem": 370196}}
{"vcselab": {"peak_mem": 203608}}
