do task4.do
# ** Warning: (vlib-34) Library already exists at "work".
# vsim -do "sim.do" -novopt testbench 
# Start time: 05:51:28 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading work.debounce(sim_behav)
# Loading work.gcd(behaviour)
# Loading work.tri(behaviour)
# Loading work.mux(behaviour)
# Loading work.reg(behaviour)
# Loading work.alu(behaviour)
# Loading work.fsm(behaviour)
# do sim.do
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Failure: Test passed
#    Time: 2690 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 118
do wave.do
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 05:51:51 on Oct 12,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity tri
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 05:51:51 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Failure: Test passed
#    Time: 2690 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 118
add wave -position end  sim:/testbench/GCD_module/u2/inst_buf/data_in
add wave -position end  sim:/testbench/GCD_module/u2/inst_buf/data_out
# End time: 07:55:51 on Oct 12,2017, Elapsed time: 2:04:23
# Errors: 0, Warnings: 2
