;redcode
;assert 1
	SPL 0, <332
	MOV <0, <-228
	MOV -97, <-20
	DJN -1, @-20
	ADD 130, 9
	CMP <100, -800
	SPL 270, 500
	SPL 270, 500
	SUB 0, 332
	JMZ 130, 9
	SUB <100, -800
	SUB #-42, @599
	SPL 0, <-2
	SPL 0, <-2
	JMZ 130, 9
	SPL <121, 103
	SPL 0, <332
	SPL 0, <-2
	SPL 0, <-2
	SUB @127, @106
	SPL -12, 190
	SUB 700, -270
	SPL 0, <-2
	SPL -12, 190
	SUB 700, -270
	SUB 0, 332
	SLT <300, 392
	SUB @121, 103
	ADD #-0, -33
	SUB 0, -2
	SPL -4, @-259
	SPL -4, @-259
	JMZ 209, 66
	JMZ 209, 66
	MOV -447, <-20
	MOV -447, <-20
	SUB #124, 900
	SPL -790, -600
	ADD 130, 0
	SUB @9, @2
	JMN 630, 9
	JMN 630, 9
	JMN 630, 9
	MOV <370, 90
	JMN 630, 9
	SPL 0, <382
	MOV <0, <-228
	MOV 270, 500
	MOV 270, 500
	SPL 0, <332
	MOV 270, 500
	SPL 0, <-2
	DJN -1, @-20
