# Selevy

Selevy is extremely simple implementation of sigle-cycle RISC-V CPU in Verilog. Currently only a subset of the RV32I is implemented. Most are under development.

## Currently available instructions

### RV32I

B

- BEQ
- BNE
- BLT
- BGE
- BLTU
- BGEU

I

- LW
- ADDI
- SLTI
- SLTIU
- XORI
- ORI
- ANDI
- SLLI
- SRLI
- SRAI

S

- SB
- SH
- SW

R

- ADD
- SUB
- SLL
- SLT
- SLTU
- XOR
- SRL
- SRA
- OR
- AND
- XOR
