// Seed: 1166259429
module module_0 (
    output wire id_0,
    output tri0 id_1
);
  supply1 id_3;
  assign id_1 = id_3;
  wire id_4;
  assign module_2.id_7 = 0;
  assign module_1.id_1 = 0;
  assign id_3 = -1;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    input uwire id_2,
    output uwire id_3,
    input supply1 id_4
);
  logic [1 : -1] id_6;
  ;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
module module_0 #(
    parameter id_0 = 32'd75
) (
    input uwire _id_0,
    output wand sample,
    output supply0 id_2,
    output wand id_3,
    output wand id_4,
    output tri id_5,
    output supply1 module_2,
    output tri id_7,
    output tri id_8
);
  wire [1 : id_0] id_10;
  not primCall (id_7, id_10);
  module_0 modCall_1 (
      id_4,
      id_7
  );
endmodule
