INFO: [VRFC 10-2263] Analyzing Verilog file "C:/altera/13.1/MSIB/vivado/LEDFanPin/KV260-TEMP-CONTROL-main/projectFPGA.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/altera/13.1/MSIB/vivado/LEDFanPin/KV260-TEMP-CONTROL-main/projectFPGA.srcs/sources_1/new/pwm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/altera/13.1/MSIB/vivado/LEDFanPin/KV260-TEMP-CONTROL-main/projectFPGA.srcs/sources_1/new/temp2pwm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp2pwm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/altera/13.1/MSIB/vivado/LEDFanPin/KV260-TEMP-CONTROL-main/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_0/sim/zynq_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zynq_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/altera/13.1/MSIB/vivado/LEDFanPin/KV260-TEMP-CONTROL-main/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_clk_wiz_0_0/zynq_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zynq_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/altera/13.1/MSIB/vivado/LEDFanPin/KV260-TEMP-CONTROL-main/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_clk_wiz_0_0/zynq_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zynq_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/altera/13.1/MSIB/vivado/LEDFanPin/KV260-TEMP-CONTROL-main/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_xbar_0/sim/zynq_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zynq_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/altera/13.1/MSIB/vivado/LEDFanPin/KV260-TEMP-CONTROL-main/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_auto_pc_0/sim/zynq_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zynq_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/altera/13.1/MSIB/vivado/LEDFanPin/KV260-TEMP-CONTROL-main/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/zynq_system_management_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zynq_system_management_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/altera/13.1/MSIB/vivado/LEDFanPin/KV260-TEMP-CONTROL-main/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_divider_0_0/sim/zynq_divider_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zynq_divider_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/altera/13.1/MSIB/vivado/LEDFanPin/KV260-TEMP-CONTROL-main/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_pwm_0_0/sim/zynq_pwm_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zynq_pwm_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/altera/13.1/MSIB/vivado/LEDFanPin/KV260-TEMP-CONTROL-main/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_temp2pwm_0_0/sim/zynq_temp2pwm_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zynq_temp2pwm_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/altera/13.1/MSIB/vivado/LEDFanPin/KV260-TEMP-CONTROL-main/projectFPGA.gen/sources_1/bd/zynq/sim/zynq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_3UTKE2
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_147IIVG
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1KE7N0V
INFO: [VRFC 10-311] analyzing module zynq
INFO: [VRFC 10-311] analyzing module zynq_ps8_0_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/altera/13.1/MSIB/vivado/LEDFanPin/KV260-TEMP-CONTROL-main/projectFPGA.gen/sources_1/bd/zynq/hdl/zynq_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zynq_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/altera/13.1/MSIB/vivado/LEDFanPin/KV260-TEMP-CONTROL-main/projectFPGA.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
