{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1630554393292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1630554393294 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 02 10:46:32 2021 " "Processing started: Thu Sep 02 10:46:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1630554393294 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1630554393294 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bai9 -c bai9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off bai9 -c bai9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1630554393294 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1630554393806 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d D bai9.v(7) " "Verilog HDL Declaration information at bai9.v(7): object \"d\" differs only in case from object \"D\" in the same scope" {  } { { "bai9.v" "" { Text "E:/HDL/5 bit chan chia het cho 3/bai9.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1630554393906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bai9.v 2 2 " "Found 2 design units, including 2 entities, in source file bai9.v" { { "Info" "ISGN_ENTITY_NAME" "1 bai9 " "Found entity 1: bai9" {  } { { "bai9.v" "" { Text "E:/HDL/5 bit chan chia het cho 3/bai9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630554393910 ""} { "Info" "ISGN_ENTITY_NAME" "2 TB_bai9 " "Found entity 2: TB_bai9" {  } { { "bai9.v" "" { Text "E:/HDL/5 bit chan chia het cho 3/bai9.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630554393910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630554393910 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "A bai9.v(6) " "Verilog HDL Module Declaration error at bai9.v(6): port \"A\" is not declared as port" {  } { { "bai9.v" "" { Text "E:/HDL/5 bit chan chia het cho 3/bai9.v" 6 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Quartus II" 0 -1 1630554393911 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "B bai9.v(6) " "Verilog HDL Module Declaration error at bai9.v(6): port \"B\" is not declared as port" {  } { { "bai9.v" "" { Text "E:/HDL/5 bit chan chia het cho 3/bai9.v" 6 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Quartus II" 0 -1 1630554393911 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "C bai9.v(6) " "Verilog HDL Module Declaration error at bai9.v(6): port \"C\" is not declared as port" {  } { { "bai9.v" "" { Text "E:/HDL/5 bit chan chia het cho 3/bai9.v" 6 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Quartus II" 0 -1 1630554393911 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "d bai9.v(6) " "Verilog HDL Module Declaration error at bai9.v(6): port \"d\" is not declared as port" {  } { { "bai9.v" "" { Text "E:/HDL/5 bit chan chia het cho 3/bai9.v" 6 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Quartus II" 0 -1 1630554393911 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "E bai9.v(6) " "Verilog HDL Module Declaration error at bai9.v(6): port \"E\" is not declared as port" {  } { { "bai9.v" "" { Text "E:/HDL/5 bit chan chia het cho 3/bai9.v" 6 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Quartus II" 0 -1 1630554393911 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "Y bai9.v(6) " "Verilog HDL Module Declaration error at bai9.v(6): port \"Y\" is not declared as port" {  } { { "bai9.v" "" { Text "E:/HDL/5 bit chan chia het cho 3/bai9.v" 6 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Quartus II" 0 -1 1630554393911 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/HDL/5 bit chan chia het cho 3/output_files/bai9.map.smsg " "Generated suppressed messages file E:/HDL/5 bit chan chia het cho 3/output_files/bai9.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1630554393969 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4572 " "Peak virtual memory: 4572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1630554394058 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 02 10:46:34 2021 " "Processing ended: Thu Sep 02 10:46:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1630554394058 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1630554394058 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1630554394058 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1630554394058 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 1  " "Quartus II Full Compilation was unsuccessful. 8 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1630554394781 ""}
