
---------- Begin Simulation Statistics ----------
final_tick                               232722305000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 128011                       # Simulator instruction rate (inst/s)
host_mem_usage                                8658480                       # Number of bytes of host memory used
host_op_rate                                   149937                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3905.90                       # Real time elapsed on the host
host_tick_rate                               59582232                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   500000004                       # Number of instructions simulated
sim_ops                                     585639937                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.232722                       # Number of seconds simulated
sim_ticks                                232722305000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 171301455                       # number of cc regfile reads
system.cpu.cc_regfile_writes                173027050                       # number of cc regfile writes
system.cpu.committedInsts                   500000004                       # Number of Instructions Simulated
system.cpu.committedOps                     585639937                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.930892                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.930892                       # CPI: Total CPI of All Threads
system.cpu.dcache.MSHRs.leapFrogMisses          45656                       # number of false blocks from MSHR
system.cpu.icache.MSHRs.leapFrogMisses              0                       # number of false blocks from MSHR
system.cpu.idleCycles                        15096266                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              4097941                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                145150333                       # Number of branches executed
system.cpu.iew.exec_nop                       4633764                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.387148                       # Inst execution rate
system.cpu.iew.exec_refs                    225589567                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   53973267                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                22069865                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             171677305                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               4437                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            972740                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             55557042                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           667546858                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             171616300                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           4254079                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             645642487                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                2262887                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents              17541730                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                3399742                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles              19973534                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          27679                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1643188                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        2454753                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 612440902                       # num instructions consuming a value
system.cpu.iew.wb_count                     635824206                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.576751                       # average fanout of values written-back
system.cpu.iew.wb_producers                 353225678                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.366054                       # insts written-back per cycle
system.cpu.iew.wb_sent                      636931109                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                757973433                       # number of integer regfile reads
system.cpu.int_regfile_writes               458132725                       # number of integer regfile writes
system.cpu.ipc                               1.074239                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.074239                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              2455      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             419479398     64.55%     64.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              2082324      0.32%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                186538      0.03%     64.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     64.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     64.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1806      0.00%     64.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult               1302      0.00%     64.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               9      0.00%     64.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc             295511      0.05%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  1      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    2      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               122221      0.02%     64.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp               207476      0.03%     64.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               60577      0.01%     65.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                257      0.00%     65.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     65.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     65.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     65.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     65.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     65.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     65.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     65.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     65.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     65.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     65.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     65.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     65.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     65.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     65.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     65.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     65.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     65.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     65.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            173136513     26.64%     91.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            54320178      8.36%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              649896569                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     9305055                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014318                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 3438351     36.95%     36.95% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     71      0.00%     36.95% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       2      0.00%     36.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     36.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     36.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     36.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     36.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     36.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     36.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     36.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     36.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     36.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     36.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     36.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     36.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     36.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     36.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     36.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     36.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     36.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     36.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     36.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     36.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     36.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     36.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     36.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     36.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     36.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     36.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     36.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     36.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     36.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     36.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     36.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     36.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     36.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     36.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     36.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     36.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     36.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     36.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     36.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     36.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     36.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     36.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     36.95% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                3332487     35.81%     72.77% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               2534144     27.23%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              653911844                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         1749509100                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    631151859                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         734489057                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  662908656                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 649896569                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                4438                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        77273104                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            253449                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1385                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     42272103                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     450349696                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.443093                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.945417                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           226562803     50.31%     50.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            59224421     13.15%     63.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            56900243     12.63%     76.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            39707884      8.82%     84.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            26650214      5.92%     90.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            15237150      3.38%     94.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            13038929      2.90%     97.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             7496586      1.66%     98.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             5531466      1.23%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       450349696                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.396288                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                5287325                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads           10192235                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses      4672347                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes           5724283                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           1677045                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          4367898                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            171677305                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            55557042                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads              1724726068                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   3373                       # number of misc regfile writes
system.cpu.numCycles                        465445962                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                  549618                       # number of predicate regfile reads
system.cpu.pred_regfile_writes                 206173                       # number of predicate regfile writes
system.cpu.timesIdled                         3918268                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                  2940584                       # number of vector regfile reads
system.cpu.vec_regfile_writes                 1749569                       # number of vector regfile writes
system.cpu.workload.numSyscalls                   154                       # Number of system calls
system.l2.MSHRs.leapFrogMisses                      0                       # number of false blocks from MSHR
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        24974                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        180324                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        78782                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         3032                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     16387824                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        60729                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     32776950                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          63761                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups               162493699                       # Number of BP lookups
system.cpu.branchPred.condPredicted         134511344                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           3841398                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             77786681                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                76102143                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             97.834413                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                11043263                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect              85298                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         4621451                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            3976270                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           645181                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       280677                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        77830793                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            3053                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           3375819                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    438768705                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.344069                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.471505                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       281704133     64.20%     64.20% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        53413230     12.17%     76.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        20980183      4.78%     81.16% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        19040325      4.34%     85.50% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4        11009948      2.51%     88.01% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         4733102      1.08%     89.09% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         4144329      0.94%     90.03% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         5277941      1.20%     91.23% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        38465514      8.77%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    438768705                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            504095613                       # Number of instructions committed
system.cpu.commit.opsCommitted              589735546                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                   201936872                       # Number of memory references committed
system.cpu.commit.loads                     151156300                       # Number of loads committed
system.cpu.commit.amos                           1296                       # Number of atomic instructions committed
system.cpu.commit.membars                        1323                       # Number of memory barriers committed
system.cpu.commit.branches                  133093609                       # Number of branches committed
system.cpu.commit.vector                      4529843                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                   536306200                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               8556554                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass         1749      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    384980854     65.28%     65.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      2045066      0.35%     65.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       177536      0.03%     65.66% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     65.66% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            1      0.00%     65.66% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt          500      0.00%     65.66% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult          245      0.00%     65.66% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            5      0.00%     65.66% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     65.66% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc       268039      0.05%     65.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            1      0.00%     65.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            1      0.00%     65.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       106674      0.02%     65.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp       159194      0.03%     65.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     65.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        58573      0.01%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          236      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead    151156300     25.63%     91.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     50780572      8.61%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    589735546                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples      38465514                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data    185347579                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        185347579                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    185347579                       # number of overall hits
system.cpu.dcache.overall_hits::total       185347579                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     29069629                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       29069629                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     29069629                       # number of overall misses
system.cpu.dcache.overall_misses::total      29069629                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 387456026505                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 387456026505                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 387456026505                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 387456026505                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    214417208                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    214417208                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    214417208                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    214417208                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.135575                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.135575                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.135575                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.135575                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 13328.550788                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13328.550788                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 13328.550788                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13328.550788                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      9952274                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       209198                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            632776                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           53219                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.727957                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     3.930889                       # average number of cycles each access was blocked
system.cpu.dcache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.dcache.ghost_commits                     0                       # number of cache lines moved from ghost to main
system.cpu.dcache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.dcache.writebacks::.writebacks     10371459                       # number of writebacks
system.cpu.dcache.writebacks::total          10371459                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data     18697478                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     18697478                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data     18697478                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     18697478                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     10372151                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10372151                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     10372151                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10372151                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 136347314300                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 136347314300                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 136347314300                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 136347314300                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048374                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048374                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048374                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048374                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 13145.519603                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13145.519603                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 13145.519603                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13145.519603                       # average overall mshr miss latency
system.cpu.dcache.replacements               10371459                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    138262473                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       138262473                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     25355894                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      25355894                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 314935599500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 314935599500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    163618367                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    163618367                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.154970                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.154970                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 12420.607197                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12420.607197                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data     15732885                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     15732885                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      9623009                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      9623009                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 120892702000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 120892702000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.058814                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.058814                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12562.879449                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12562.879449                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     47085098                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       47085098                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3712324                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3712324                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  72477155577                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  72477155577                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     50797422                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     50797422                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.073081                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.073081                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 19523.391702                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19523.391702                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      2964593                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2964593                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       747731                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       747731                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  15412751872                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15412751872                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014720                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014720                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 20612.696106                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 20612.696106                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            8                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            8                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data         1411                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total         1411                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     43271428                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     43271428                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data         1419                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total         1419                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.994362                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.994362                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 30667.206237                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 30667.206237                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data         1411                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total         1411                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     41860428                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     41860428                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.994362                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.994362                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 29667.206237                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 29667.206237                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            7                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            7                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        98500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        98500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.222222                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.222222                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        49250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        49250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        96500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        96500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.222222                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        48250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        48250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            7                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            7                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.SwapReq_hits::.cpu.data         1291                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total            1291                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data            5                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             5                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data        65000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total        65000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data         1296                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total         1296                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.003858                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.003858                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data        13000                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total        13000                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.cpu.data            5                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total            5                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.cpu.data        60000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total        60000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.cpu.data     0.003858                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.003858                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.cpu.data        12000                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total        12000                       # average SwapReq mshr miss latency
system.cpu.dcache.ghosttags.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dcache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dcache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dcache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dcache.ghosttags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.ghosttags.tag_accesses            0                       # Number of tag accesses
system.cpu.dcache.ghosttags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 232722305000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 232722305000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.927436                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           195721246                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10371971                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.870208                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            180500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.927436                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999858                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999858                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          154                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          357                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1725720131                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1725720131                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 232722305000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                192629817                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             117455867                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                 125550042                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              11314228                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                3399742                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             74643725                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                471010                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              688986134                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               1393859                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 232722305000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 232722305000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles          218778074                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      607598993                       # Number of instructions fetch has processed
system.cpu.fetch.branches                   162493699                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           91121676                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     227698830                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 7731858                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                 1573                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          5085                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles          205                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  99136418                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               1877077                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          450349696                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.570467                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.570188                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                287953801     63.94%     63.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 19483229      4.33%     68.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 26478432      5.88%     74.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 32030757      7.11%     81.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 21102918      4.69%     85.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  7011085      1.56%     87.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                 11197931      2.49%     89.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  8660276      1.92%     91.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 36431267      8.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            450349696                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.349114                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.305413                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     92848066                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         92848066                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     92848066                       # number of overall hits
system.cpu.icache.overall_hits::total        92848066                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      6288345                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        6288345                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      6288345                       # number of overall misses
system.cpu.icache.overall_misses::total       6288345                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  81852382995                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  81852382995                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  81852382995                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  81852382995                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     99136411                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     99136411                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     99136411                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     99136411                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.063431                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.063431                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.063431                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.063431                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13016.522312                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13016.522312                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13016.522312                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13016.522312                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4309                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               130                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    33.146154                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.icache.ghost_commits                     0                       # number of cache lines moved from ghost to main
system.cpu.icache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.icache.writebacks::.writebacks      6016323                       # number of writebacks
system.cpu.icache.writebacks::total           6016323                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       271335                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       271335                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       271335                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       271335                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      6017010                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      6017010                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      6017010                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      6017010                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  73792395998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  73792395998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  73792395998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  73792395998                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.060694                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.060694                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.060694                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.060694                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12263.964327                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12263.964327                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12263.964327                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12263.964327                       # average overall mshr miss latency
system.cpu.icache.replacements                6016323                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     92848066                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        92848066                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      6288345                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       6288345                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  81852382995                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  81852382995                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     99136411                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     99136411                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.063431                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.063431                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13016.522312                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13016.522312                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       271335                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       271335                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      6017010                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      6017010                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  73792395998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  73792395998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.060694                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.060694                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12263.964327                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12263.964327                       # average ReadReq mshr miss latency
system.cpu.icache.ghosttags.tagsinuse               0                       # Cycle average of tags in use
system.cpu.icache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.icache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.icache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.icache.ghosttags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ghosttags.tag_accesses            0                       # Number of tag accesses
system.cpu.icache.ghosttags.data_accesses            0                       # Number of data accesses
system.cpu.icache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 232722305000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 232722305000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.947357                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            98865075                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           6017009                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.430934                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.947357                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999897                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999897                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          276                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          205                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         799108297                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        799108297                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 232722305000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 232722305000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 232722305000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2336270                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                20520983                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 8382                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               27679                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                4776463                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads              3586586                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                 630071                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 232722305000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                3399742                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                198754296                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                44359766                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        9225820                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                 129402873                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              65207199                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              680948877                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 67183                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               11638686                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               52244671                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                2483765                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           675668632                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   998035734                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                794165713                       # Number of integer rename lookups
system.cpu.rename.vecLookups                  3331476                       # Number of vector rename lookups
system.cpu.rename.vecPredLookups               428052                       # Number of vector predicate rename lookups
system.cpu.rename.committedMaps             583622723                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 92045864                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                  430430                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                1164                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  58888187                       # count of insts added to the skid buffer
system.cpu.rob.reads                       1067840722                       # The number of ROB reads
system.cpu.rob.writes                      1346741360                       # The number of ROB writes
system.cpu.thread0.numInsts                 500000004                       # Number of Instructions committed
system.cpu.thread0.numOps                   585639937                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              6007944                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data             10265867                       # number of demand (read+write) hits
system.l2.demand_hits::total                 16273811                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             6007944                       # number of overall hits
system.l2.overall_hits::.cpu.data            10265867                       # number of overall hits
system.l2.overall_hits::total                16273811                       # number of overall hits
system.l2.demand_misses::.cpu.inst               8839                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             101782                       # number of demand (read+write) misses
system.l2.demand_misses::total                 110621                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              8839                       # number of overall misses
system.l2.overall_misses::.cpu.data            101782                       # number of overall misses
system.l2.overall_misses::total                110621                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    685920500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   8249210500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8935131000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    685920500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   8249210500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8935131000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          6016783                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         10367649                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             16384432                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         6016783                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        10367649                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            16384432                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.001469                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.009817                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.006752                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.001469                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.009817                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.006752                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77601.595203                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81047.832623                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80772.466349                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77601.595203                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81047.832623                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80772.466349                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     42987                       # number of HardPF blocks evicted w/o reference
system.l2.ghost_timestamp_misses                    0                       # number of times timestamp policy causes a block to be inaccessible
system.l2.ghost_commits                             0                       # number of cache lines moved from ghost to main
system.l2.same_leapfrogs                            0                       # number of times leapfrogging occurs with a shared MSHR request
system.l2.writebacks::.writebacks                4298                       # number of writebacks
system.l2.writebacks::total                      4298                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data            6796                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                6797                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data           6796                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               6797                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          8838                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         94986                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            103824                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         8838                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        94986                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       113823                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           217647                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    597452000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   7020462001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7617914001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    597452000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   7020462001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   3491077397                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11108991398                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.001469                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.009162                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.006337                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.001469                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.009162                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.013284                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67600.362073                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73910.492083                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73373.343360                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67600.362073                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73910.492083                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 30671.106868                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 51041.325624                       # average overall mshr miss latency
system.l2.replacements                          24266                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9947800                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9947800                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9947800                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9947800                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      6438715                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          6438715                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      6438715                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      6438715                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       113823                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         113823                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   3491077397                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   3491077397                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 30671.106868                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 30671.106868                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data                3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data            183                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                183                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data       466500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       466500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data          186                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              186                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.983871                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.983871                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data  2549.180328                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2549.180328                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data          183                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           183                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data      3648500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3648500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.983871                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.983871                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 19937.158470                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19937.158470                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            657315                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                657315                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           87333                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               87333                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7165992000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7165992000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        744648                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            744648                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.117281                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.117281                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 82053.656693                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82053.656693                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data         6749                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             6749                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data        80584                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          80584                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6082520501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6082520501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.108218                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.108218                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75480.498623                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75480.498623                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        6007944                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            6007944                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         8839                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             8839                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    685920500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    685920500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      6016783                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        6016783                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.001469                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001469                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77601.595203                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77601.595203                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         8838                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         8838                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    597452000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    597452000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.001469                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001469                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67600.362073                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67600.362073                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       9608552                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9608552                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        14449                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           14449                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1083218500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1083218500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      9623001                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9623001                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.001502                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.001502                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74968.406118                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74968.406118                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           47                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           47                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        14402                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        14402                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    937941500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    937941500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.001497                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.001497                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65125.781142                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65125.781142                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data          2326                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              2326                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data         1997                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1997                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu.data      2170500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      2170500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu.data         4323                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          4323                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.461948                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.461948                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu.data  1086.880320                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  1086.880320                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu.data           62                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           62                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu.data         1935                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1935                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     36920500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     36920500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.447606                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.447606                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19080.361757                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19080.361757                       # average InvalidateReq mshr miss latency
system.l2.ghosttags.tagsinuse                       0                       # Cycle average of tags in use
system.l2.ghosttags.total_refs                      0                       # Total number of references to valid blocks.
system.l2.ghosttags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l2.ghosttags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l2.ghosttags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2.ghosttags.tag_accesses                    0                       # Number of tag accesses
system.l2.ghosttags.data_accesses                   0                       # Number of data accesses
system.l2.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 232722305000                       # Cumulative time (in ticks) in various power states
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 232722305000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                 3337661                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             3343146                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                 3657                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                889814                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 232722305000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 92816.816513                       # Cycle average of tags in use
system.l2.tags.total_refs                    32712837                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16405472                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.994020                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    953000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   89382.060504                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  3434.756009                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.681931                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.026205                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.708136                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          6072                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024        123991                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          196                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         5843                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          279                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         4486                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        10729                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6099                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       102398                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.046326                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.945976                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 540812768                       # Number of tag accesses
system.l2.tags.data_accesses                540812768                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 232722305000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      4298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      8838.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     95008.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     50060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.081134299652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          233                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          233                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              364721                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               4012                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      153910                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       4298                       # Number of write requests accepted
system.mem_ctrls.readBursts                    153910                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     4298                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      14.33                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                153910                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 4298                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   96163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   18717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    5685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    2757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          233                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     660.437768                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     55.092103                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   8488.889843                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047          230     98.71%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            2      0.86%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::129024-131071            1      0.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           233                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          233                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.201717                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.148363                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.446636                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               31     13.30%     13.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.86%     14.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              146     62.66%     76.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               29     12.45%     89.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               13      5.58%     94.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      1.72%     96.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.86%     97.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.86%     98.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.86%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.86%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           233                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 9850240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               275072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     42.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  232720426500                       # Total gap between requests
system.mem_ctrls.avgGap                    1470977.61                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       565632                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      6080512                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      3203840                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       271424                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2430501.880771591794                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 26127757.715359516442                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 13766793.861894760281                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1166299.895491323899                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         8838                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        95009                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        50063                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         4298                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    232159674                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   3104903542                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher   1906409742                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3276118660106                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26268.35                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     32680.10                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     38080.21                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 762242591.93                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       565632                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      6080576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      3204032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       9850240                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       565632                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       565632                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       275072                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       275072                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         8838                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        95009                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        50063                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         153910                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         4298                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          4298                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2430502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     26128033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     13767619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         42326153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2430502                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2430502                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      1181975                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         1181975                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      1181975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2430502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     26128033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     13767619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        43508129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               153906                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                4241                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4796                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         4870                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         4613                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         4765                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         4712                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4613                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4634                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4535                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         4673                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         4820                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         4885                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         4574                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         4595                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         4785                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         4865                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         5025                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         4864                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17         4724                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18         4946                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19         5020                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         4938                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         4950                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         4983                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         4911                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         4991                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         4908                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         4870                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         5110                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         4875                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         4533                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         4728                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31         4795                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          149                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           73                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           22                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          110                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5           90                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6           61                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           36                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          129                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          206                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          134                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          126                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           39                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13           83                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14           72                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          199                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16          217                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17           96                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18          208                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19          209                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20          223                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21          220                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22          158                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23          139                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24          244                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25          199                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26          154                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27          152                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28           78                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29           48                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30          124                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31          111                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2551349206                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             512814792                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         5243472958                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16577.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34069.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              106434                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               3262                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            69.16                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           76.92                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        48450                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   208.902869                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   128.641459                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   262.102578                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        23662     48.84%     48.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        14415     29.75%     78.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2780      5.74%     84.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1437      2.97%     87.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1080      2.23%     89.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1186      2.45%     91.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          637      1.31%     93.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          559      1.15%     94.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2694      5.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        48450                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               9849984                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             271424                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               42.325053                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                1.166300                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.23                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               69.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 232722305000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    37404752.111996                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    66031021.022410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   207802285.823988                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  3918392.016000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 20201322377.543785                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 32583801875.765965                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 53466159218.301033                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  106566439922.548035                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   457.912446                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 163234564996                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  10461500000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  59026240004                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    38148574.463996                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    67346906.457610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   214346850.950389                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  6086364.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 20201322377.543785                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 32910081005.887985                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 53240910681.769722                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  106678242761.517487                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   458.392859                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 162542849684                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  10461500000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  59717955316                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 232722305000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              73303                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4298                       # Transaction distribution
system.membus.trans_dist::CleanEvict            19968                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              213                       # Transaction distribution
system.membus.trans_dist::ReadExReq             80607                       # Transaction distribution
system.membus.trans_dist::ReadExResp            80607                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          73303                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1935                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       334234                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 334234                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     10125312                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                10125312                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            156058                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156058    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              156058                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 232722305000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           241531821                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          817300674                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp          15640009                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9952098                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      6439982                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           19968                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           142297                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              20                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             186                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            186                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           744648                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          744648                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       6017010                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9623001                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         4323                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         4323                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     18050115                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     31115794                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              49165909                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    770118720                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   1327304128                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             2097422848                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          166810                       # Total snoops (count)
system.tol2bus.snoopTraffic                    290880                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         16555731                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008794                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.095306                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               16413166     99.14%     99.14% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 139533      0.84%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   3032      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16555731                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 232722305000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        32776257571                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        9029768473                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15555875194                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.7                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            30092                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
