
IEEE 695 OMF Linker Version 6.23 (08030302)
Copyright (C) 1999-2008 Zilog, Inc. All Rights Reserved

LINK MAP:

DATE:      Tue Dec 05 09:05:53 2017
PROCESSOR: assembler
FILES:     .\7SEG_asm.obj         


COMMAND LIST:
=============
/* Linker Command File - 7seg Debug */

/* Generated by: */
/*  ZDS II - Z8 Encore! Family 4.11.0 (Build 08052301) */
/*  IDE component: c:4.11:08050501 */
/* assembler options */
/* -define:_Z8F1621=1 -define:_Z8ENCORE_XP_64XX_SERIES=1 */
/* -define:_SIMULATE=1 -define:_Z8ENCORE_F642X=1 */
/* -include:"..;C:\PROGRA~2\ZiLOG\ZDSII_~1.0\include\std;C:\PROGRA~2\ZiLOG\ZDSII_~1.0\include\zilog;C:\PROGRA~2\ZiLOG\ZDSII_~1.0\include\zilog\Z8ENCO~2" */
/* -list -NOlistmac -name -pagelen:56 -pagewidth:80 -quiet -sdiopt */
/* -warn -debug -NOigcase -NOrevaa -cpu:Z8F1621 */

-FORMAT=OMF695,INTEL32
-map -maxhexlen=64 -NOquiet -sort name=ascending -unresolved=fatal
-warnoverlap -xref -warn -debug -NOigcase -quiet

RANGE ROM $000000 : $003FFF
RANGE RDATA $000020 : $0000FF
RANGE EDATA $000100 : $0007FF
RANGE PRAM FORBIDDEN

define _READ_NVDS=$1000
define _WRITE_NVDS=$10B3
define _READ_NVDS_GET_STATUS=$1000
define _WRITE_NVDS_GET_STATUS=$10B3

"C:\Users\BezHeslaVOLE\Desktop\Zilog\Debug\7seg"=  .\7SEG_asm.obj


SPACE ALLOCATION:
=================

Space              Base        Top         Size
------------------ ----------- ----------- ---------
ROM                     C:0002      C:01B0      1afh


SEGMENTS WITHIN SPACE:
======================

ROM                Type                Base        Top         Size
------------------ ------------------- ----------- ----------- ---------
$$$org00000000     absolute data            C:0100      C:01B0       b1h
__VECTORS_002      absolute data            C:0002      C:0003        2h

SEGMENTS WITHIN MODULES:
========================

Module: C:\Users\BEZHES~1\Desktop\Zilog\7SEG_asm.s (File: 7SEG_asm.obj) Version: 1:0 12/05/2017 09:05:53

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: $$$org00000000                      C:0100      C:01B0       b1h
    Segment: __VECTORS_002                       C:0002      C:0003        2h

EXTERNAL DEFINITIONS:
=====================

Symbol                             Address   Module          Segment
-------------------------------- ----------- --------------- --------------------------------
__VECTOR_002                          C:0000 7SEG_asm        __VECTORS_002                   
__VECTOR_reset                        C:0000 7SEG_asm        __VECTORS_002                   
_READ_NVDS                          00001000 (User Defined)
_READ_NVDS_GET_STATUS               00001000 (User Defined)
_WRITE_NVDS                         000010B3 (User Defined)
_WRITE_NVDS_GET_STATUS              000010B3 (User Defined)

6 external symbol(s).

SYMBOL CROSS REFERENCE:
=======================
Name                              Use         Module
--------------------------------- ----------- -------------------------
__VECTOR_002                      Defined     C:\Users\BEZHES~1\Desktop\Zilog\7SEG_asm.s
__VECTOR_reset                    Defined     C:\Users\BEZHES~1\Desktop\Zilog\7SEG_asm.s
_READ_NVDS                        Defined     LINKER
_READ_NVDS_GET_STATUS             Defined     LINKER
_WRITE_NVDS                       Defined     LINKER
_WRITE_NVDS_GET_STATUS            Defined     LINKER


END OF LINK MAP:
================
0 Errors
0 Warnings
