#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Aug 14 11:31:27 2019
# Process ID: 9228
# Current directory: E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.runs/design_1_pipe_sel_0_1_synth_1
# Command line: vivado.exe -log design_1_pipe_sel_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_pipe_sel_0_1.tcl
# Log file: E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.runs/design_1_pipe_sel_0_1_synth_1/design_1_pipe_sel_0_1.vds
# Journal file: E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.runs/design_1_pipe_sel_0_1_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_pipe_sel_0_1.tcl -notrace
Command: synth_design -top design_1_pipe_sel_0_1 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3336 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 463.910 ; gain = 103.434
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_pipe_sel_0_1' [e:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.srcs/sources_1/bd/design_1/ip/design_1_pipe_sel_0_1/synth/design_1_pipe_sel_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'pipe_sel' [e:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.srcs/sources_1/bd/design_1/ipshared/dba3/pipe_sel.v:23]
	Parameter S_AXIS_MM2S_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter S_AXIS_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter M_AXIS_S2MM_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter M_AXIS_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter FUN_IMAGE_PROCESS bound to: 8'b00000000 
	Parameter FUN_MATHE_OPERATE bound to: 8'b00000001 
	Parameter FUN_DATA_CARRY bound to: 8'b00000010 
INFO: [Synth 8-6157] synthesizing module 'fun_sel' [e:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.srcs/sources_1/bd/design_1/ipshared/dba3/fun_sel.v:23]
	Parameter S_AXIS_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [e:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.srcs/sources_1/bd/design_1/ipshared/dba3/fun_sel.v:38]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [e:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.srcs/sources_1/bd/design_1/ipshared/dba3/fun_sel.v:39]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [e:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.srcs/sources_1/bd/design_1/ipshared/dba3/fun_sel.v:40]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [e:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.srcs/sources_1/bd/design_1/ipshared/dba3/fun_sel.v:41]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [e:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.srcs/sources_1/bd/design_1/ipshared/dba3/fun_sel.v:42]
INFO: [Synth 8-6155] done synthesizing module 'fun_sel' (1#1) [e:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.srcs/sources_1/bd/design_1/ipshared/dba3/fun_sel.v:23]
INFO: [Synth 8-6157] synthesizing module 'status_stream_gen' [e:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.srcs/sources_1/bd/design_1/ipshared/dba3/status_stream.v:23]
INFO: [Synth 8-6155] done synthesizing module 'status_stream_gen' (2#1) [e:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.srcs/sources_1/bd/design_1/ipshared/dba3/status_stream.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'm_axis_sts_tkeep' does not match port width (8) of module 'status_stream_gen' [e:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.srcs/sources_1/bd/design_1/ipshared/dba3/pipe_sel.v:424]
INFO: [Synth 8-6155] done synthesizing module 'pipe_sel' (3#1) [e:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.srcs/sources_1/bd/design_1/ipshared/dba3/pipe_sel.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_pipe_sel_0_1' (4#1) [e:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.srcs/sources_1/bd/design_1/ip/design_1_pipe_sel_0_1/synth/design_1_pipe_sel_0_1.v:57]
WARNING: [Synth 8-3331] design fun_sel has unconnected port s_axis_cntrl_aresetn
WARNING: [Synth 8-3331] design fun_sel has unconnected port s_axis_cntrl_tkeep[3]
WARNING: [Synth 8-3331] design fun_sel has unconnected port s_axis_cntrl_tkeep[2]
WARNING: [Synth 8-3331] design fun_sel has unconnected port s_axis_cntrl_tkeep[1]
WARNING: [Synth 8-3331] design fun_sel has unconnected port s_axis_cntrl_tkeep[0]
WARNING: [Synth 8-3331] design pipe_sel has unconnected port s_axis_mm2s_aclk
WARNING: [Synth 8-3331] design pipe_sel has unconnected port s_axis_mm2s_aresetn
WARNING: [Synth 8-3331] design pipe_sel has unconnected port m_axis_s2mm_aclk
WARNING: [Synth 8-3331] design pipe_sel has unconnected port m_axis_s2mm_aresetn
WARNING: [Synth 8-3331] design pipe_sel has unconnected port m_axis_sts_aresetn
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 519.957 ; gain = 159.480
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 519.957 ; gain = 159.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 519.957 ; gain = 159.480
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 875.824 ; gain = 0.379
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 875.824 ; gain = 515.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 875.824 ; gain = 515.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 875.824 ; gain = 515.348
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "tdata_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tlast_reg" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 875.824 ; gain = 515.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              160 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fun_sel 
Detailed RTL Component Info : 
+---Registers : 
	              160 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 2     
Module status_stream_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module pipe_sel 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design design_1_pipe_sel_0_1 has port m_axis_sts_tdata[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_pipe_sel_0_1 has port m_axis_sts_tdata[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_pipe_sel_0_1 has port m_axis_sts_tdata[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_pipe_sel_0_1 has port m_axis_sts_tdata[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_pipe_sel_0_1 has port m_axis_sts_tdata[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_pipe_sel_0_1 has port m_axis_sts_tdata[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_pipe_sel_0_1 has port m_axis_sts_tdata[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_pipe_sel_0_1 has port m_axis_sts_tdata[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_pipe_sel_0_1 has port m_axis_sts_tdata[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_pipe_sel_0_1 has port m_axis_sts_tdata[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_pipe_sel_0_1 has port m_axis_sts_tdata[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_pipe_sel_0_1 has port m_axis_sts_tdata[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_pipe_sel_0_1 has port m_axis_sts_tdata[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_pipe_sel_0_1 has port m_axis_sts_tdata[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_pipe_sel_0_1 has port m_axis_sts_tdata[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_pipe_sel_0_1 has port m_axis_sts_tdata[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_pipe_sel_0_1 has port m_axis_sts_tdata[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_pipe_sel_0_1 has port m_axis_sts_tdata[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_pipe_sel_0_1 has port m_axis_sts_tdata[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_pipe_sel_0_1 has port m_axis_sts_tdata[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_pipe_sel_0_1 has port m_axis_sts_tdata[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_pipe_sel_0_1 has port m_axis_sts_tdata[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_pipe_sel_0_1 has port m_axis_sts_tdata[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_pipe_sel_0_1 has port m_axis_sts_tdata[8] driven by constant 0
INFO: [Synth 8-3917] design design_1_pipe_sel_0_1 has port m_axis_sts_tdata[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_pipe_sel_0_1 has port m_axis_sts_tdata[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_pipe_sel_0_1 has port m_axis_sts_tdata[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_pipe_sel_0_1 has port m_axis_sts_tdata[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_pipe_sel_0_1 has port m_axis_sts_tdata[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_pipe_sel_0_1 has port m_axis_sts_tkeep[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_pipe_sel_0_1 has port m_axis_sts_tkeep[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_pipe_sel_0_1 has port m_axis_sts_tkeep[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_pipe_sel_0_1 has port m_axis_sts_tkeep[0] driven by constant 1
WARNING: [Synth 8-3331] design fun_sel has unconnected port s_axis_cntrl_aresetn
WARNING: [Synth 8-3331] design fun_sel has unconnected port s_axis_cntrl_tkeep[3]
WARNING: [Synth 8-3331] design fun_sel has unconnected port s_axis_cntrl_tkeep[2]
WARNING: [Synth 8-3331] design fun_sel has unconnected port s_axis_cntrl_tkeep[1]
WARNING: [Synth 8-3331] design fun_sel has unconnected port s_axis_cntrl_tkeep[0]
WARNING: [Synth 8-3331] design design_1_pipe_sel_0_1 has unconnected port s_axis_mm2s_aclk
WARNING: [Synth 8-3331] design design_1_pipe_sel_0_1 has unconnected port s_axis_mm2s_aresetn
WARNING: [Synth 8-3331] design design_1_pipe_sel_0_1 has unconnected port m_axis_s2mm_aclk
WARNING: [Synth 8-3331] design design_1_pipe_sel_0_1 has unconnected port m_axis_s2mm_aresetn
WARNING: [Synth 8-3331] design design_1_pipe_sel_0_1 has unconnected port m_axis_sts_aresetn
INFO: [Synth 8-3886] merging instance 'inst/status_stream_gen_i/counts_reg[7]' (FDRE) to 'inst/status_stream_gen_i/counts_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/status_stream_gen_i/counts_reg[6]' (FDRE) to 'inst/status_stream_gen_i/counts_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/status_stream_gen_i/counts_reg[5]' (FDRE) to 'inst/status_stream_gen_i/counts_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/status_stream_gen_i/counts_reg[3]' (FDRE) to 'inst/status_stream_gen_i/counts_reg[4]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 875.824 ; gain = 515.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 878.828 ; gain = 518.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 879.129 ; gain = 518.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 899.645 ; gain = 539.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 899.645 ; gain = 539.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 899.645 ; gain = 539.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 899.645 ; gain = 539.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 899.645 ; gain = 539.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 899.645 ; gain = 539.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 899.645 ; gain = 539.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     5|
|4     |LUT4 |    38|
|5     |LUT5 |    64|
|6     |LUT6 |    13|
|7     |FDRE |   331|
+------+-----+------+

Report Instance Areas: 
+------+------------------------+------------------+------+
|      |Instance                |Module            |Cells |
+------+------------------------+------------------+------+
|1     |top                     |                  |   453|
|2     |  inst                  |pipe_sel          |   453|
|3     |    fun_sel_i           |fun_sel           |   322|
|4     |    status_stream_gen_i |status_stream_gen |    19|
+------+------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 899.645 ; gain = 539.168
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 899.645 ; gain = 183.301
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 899.645 ; gain = 539.168
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:02 . Memory (MB): peak = 901.207 ; gain = 552.992
INFO: [Common 17-1381] The checkpoint 'E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.runs/design_1_pipe_sel_0_1_synth_1/design_1_pipe_sel_0_1.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP e:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.srcs/sources_1/bd/design_1/ip/design_1_pipe_sel_0_1/design_1_pipe_sel_0_1.xci
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.runs/design_1_pipe_sel_0_1_synth_1/design_1_pipe_sel_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_pipe_sel_0_1_utilization_synth.rpt -pb design_1_pipe_sel_0_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 901.207 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Aug 14 11:32:49 2019...
