

================================================================
== Vivado HLS Report for 'Loop_1_proc466'
================================================================
* Date:           Fri Jun 27 00:00:28 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.234 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   106497|   106497| 0.532 ms | 0.532 ms |  106497|  106497|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |   106496|   106496|        26|          -|          -|  4096|    no    |
        | + Loop 1.1  |       24|       24|         8|          -|          -|     3|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%is_last_1 = alloca i1"   --->   Operation 11 'alloca' 'is_last_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ctype_data_V = alloca i24"   --->   Operation 12 'alloca' 'ctype_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %in_last_V, float* %in_data, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_local_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_local_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_local_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.76ns)   --->   "store i1 false, i1* %is_last_1"   --->   Operation 17 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 18 [1/1] (1.76ns)   --->   "br label %0"   --->   Operation 18 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i13 [ 0, %entry ], [ %i, %hls_label_0_end ]"   --->   Operation 19 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.09ns)   --->   "%icmp_ln17 = icmp eq i13 %i_0_i_i, -4096" [firmware/myproject_axi.cpp:17->firmware/myproject_axi.cpp:8]   --->   Operation 20 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.67ns)   --->   "%i = add i13 %i_0_i_i, 1" [firmware/myproject_axi.cpp:17->firmware/myproject_axi.cpp:8]   --->   Operation 22 'add' 'i' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %.exit, label %hls_label_0_begin" [firmware/myproject_axi.cpp:17->firmware/myproject_axi.cpp:8]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [firmware/myproject_axi.cpp:17->firmware/myproject_axi.cpp:8]   --->   Operation 24 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.76ns)   --->   "br label %1" [firmware/myproject_axi.cpp:20->firmware/myproject_axi.cpp:8]   --->   Operation 25 'br' <Predicate = (!icmp_ln17)> <Delay = 1.76>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%is_last_1_load = load i1* %is_last_1" [firmware/myproject_axi.cpp:8]   --->   Operation 26 'load' 'is_last_1_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %is_last_0_i_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 27 'specinterface' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i1P(i1* %is_last_0_i_out_out, i1 %is_last_1_load)" [firmware/myproject_axi.cpp:8]   --->   Operation 28 'write' <Predicate = (icmp_ln17)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject_axi.cpp:8]   --->   Operation 29 'ret' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.69>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%j_0_i_i = phi i2 [ 0, %hls_label_0_begin ], [ %j, %_ifconv ]"   --->   Operation 30 'phi' 'j_0_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.95ns)   --->   "%icmp_ln20 = icmp eq i2 %j_0_i_i, -1" [firmware/myproject_axi.cpp:20->firmware/myproject_axi.cpp:8]   --->   Operation 31 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty_282 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 32 'speclooptripcount' 'empty_282' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.56ns)   --->   "%j = add i2 %j_0_i_i, 1" [firmware/myproject_axi.cpp:20->firmware/myproject_axi.cpp:8]   --->   Operation 33 'add' 'j' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %hls_label_0_end, label %_ifconv" [firmware/myproject_axi.cpp:20->firmware/myproject_axi.cpp:8]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%is_last_1_load_1 = load i1* %is_last_1" [firmware/myproject_axi.cpp:22->firmware/myproject_axi.cpp:8]   --->   Operation 35 'load' 'is_last_1_load_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_283 = call { i1, float } @_ssdm_op_Read.axis.volatile.i1P.floatP(i1* %in_last_V, float* %in_data)" [firmware/myproject_axi.cpp:22->firmware/myproject_axi.cpp:8]   --->   Operation 36 'read' 'empty_283' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node is_last)   --->   "%in_last_V_tmp = extractvalue { i1, float } %empty_283, 0" [firmware/myproject_axi.cpp:22->firmware/myproject_axi.cpp:8]   --->   Operation 37 'extractvalue' 'in_last_V_tmp' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%in_data_tmp = extractvalue { i1, float } %empty_283, 1" [firmware/myproject_axi.cpp:22->firmware/myproject_axi.cpp:8]   --->   Operation 38 'extractvalue' 'in_data_tmp' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 39 [3/3] (3.69ns)   --->   "%d_assign = fpext float %in_data_tmp to double" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 39 'fpext' 'd_assign' <Predicate = (!icmp_ln20)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.97ns) (out node of the LUT)   --->   "%is_last = or i1 %in_last_V_tmp, %is_last_1_load_1" [firmware/myproject_axi.cpp:22->firmware/myproject_axi.cpp:8]   --->   Operation 40 'or' 'is_last' <Predicate = (!icmp_ln20)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (1.76ns)   --->   "store i1 %is_last, i1* %is_last_1" [firmware/myproject_axi.cpp:20->firmware/myproject_axi.cpp:8]   --->   Operation 41 'store' <Predicate = (!icmp_ln20)> <Delay = 1.76>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%ctype_data_V_load = load i24* %ctype_data_V" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 42 'load' 'ctype_data_V_load' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_data_0_V = trunc i24 %ctype_data_V_load to i8" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 43 'trunc' 'tmp_data_0_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_data_1_V = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %ctype_data_V_load, i32 8, i32 15)" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 44 'partselect' 'tmp_data_1_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_data_2_V = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %ctype_data_V_load, i32 16, i32 23)" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 45 'partselect' 'tmp_data_2_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P(i8* %in_local_V_data_0_V, i8* %in_local_V_data_1_V, i8* %in_local_V_data_2_V, i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V)" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 46 'write' <Predicate = (icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%empty_281 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_i)" [firmware/myproject_axi.cpp:25->firmware/myproject_axi.cpp:8]   --->   Operation 47 'specregionend' 'empty_281' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br label %0" [firmware/myproject_axi.cpp:17->firmware/myproject_axi.cpp:8]   --->   Operation 48 'br' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.69>
ST_4 : Operation 49 [2/3] (3.69ns)   --->   "%d_assign = fpext float %in_data_tmp to double" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 49 'fpext' 'd_assign' <Predicate = true> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.69>
ST_5 : Operation 50 [1/3] (3.69ns)   --->   "%d_assign = fpext float %in_data_tmp to double" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 50 'fpext' 'd_assign' <Predicate = true> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 51 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 52 'trunc' 'trunc_ln556' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 53 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 54 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 55 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.23>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 56 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_95_i = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 57 'bitconcatenate' 'tmp_95_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_9 = zext i53 %tmp_95_i to i54" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 58 'zext' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, %p_Result_9" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 59 'sub' 'man_V_1' <Predicate = (p_Result_s)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %p_Result_s, i54 %man_V_1, i54 %p_Result_9" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 60 'select' 'man_V_2' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (2.78ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 61 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 62 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (1.99ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2, 4" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 63 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (1.54ns)   --->   "%add_ln581 = add i12 -4, %F2" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 64 'add' 'add_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12 4, %F2" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 65 'sub' 'sub_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 66 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (1.99ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 4" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 67 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2 to i8" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 68 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%tmp = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %sh_amt, i32 3, i32 11)" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 69 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.21>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 70 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (1.99ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 71 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (1.66ns)   --->   "%icmp_ln603 = icmp eq i9 %tmp, 0" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 72 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 73 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [2/2] (3.88ns)   --->   "%ashr_ln586 = ashr i54 %man_V_2, %zext_ln586" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 74 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%bitcast_ln696 = bitcast float %in_data_tmp to i32" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 75 'bitcast' 'bitcast_ln696' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 76 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%select_ln588 = select i1 %tmp_12, i8 -1, i8 0" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 77 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.97ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 78 'or' 'or_ln582' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 79 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 80 'and' 'and_ln581' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 81 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 82 'and' 'and_ln585' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_1 = and i1 %and_ln581, %icmp_ln585" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 83 'and' 'and_ln585_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 84 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 85 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 86 'and' 'and_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_1" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 87 'or' 'or_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln603_1 = select i1 %and_ln585, i8 %select_ln588, i8 %trunc_ln583" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 88 'select' 'select_ln603_1' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.88>
ST_8 : Operation 89 [1/2] (3.88ns)   --->   "%ashr_ln586 = ashr i54 %man_V_2, %zext_ln586" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 89 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 90 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 91 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%or_ln603_1 = or i1 %and_ln585, %and_ln582" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 92 'or' 'or_ln603_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_2 = or i1 %or_ln603, %or_ln603_1" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 93 'or' 'or_ln603_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.14>
ST_9 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%trunc_ln581 = trunc i12 %sh_amt to i8" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 94 'trunc' 'trunc_ln581' <Predicate = (and_ln603 & or_ln603 & or_ln603_2)> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i8" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 95 'trunc' 'trunc_ln586' <Predicate = (!and_ln603 & or_ln603 & or_ln603_2)> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%shl_ln604 = shl i8 %trunc_ln583, %trunc_ln581" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 96 'shl' 'shl_ln604' <Predicate = (and_ln603 & or_ln603 & or_ln603_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%select_ln603 = select i1 %and_ln603, i8 %shl_ln604, i8 %trunc_ln586" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 97 'select' 'select_ln603' <Predicate = (or_ln603 & or_ln603_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (3.14ns) (out node of the LUT)   --->   "%select_ln603_2 = select i1 %or_ln603, i8 %select_ln603, i8 %select_ln603_1" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 98 'select' 'select_ln603_2' <Predicate = (or_ln603_2)> <Delay = 3.14> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %j_0_i_i, i3 0)" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 99 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%empty_284 = or i5 %shl_ln, 7" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 100 'or' 'empty_284' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (1.36ns)   --->   "%icmp_ln203 = icmp ugt i5 %shl_ln, %empty_284" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 101 'icmp' 'icmp_ln203' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (1.78ns)   --->   "%sub_ln203 = sub i5 -9, %shl_ln" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 102 'sub' 'sub_ln203' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node sub_ln203_1)   --->   "%select_ln203 = select i1 %icmp_ln203, i5 %shl_ln, i5 %empty_284" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 103 'select' 'select_ln203' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (1.78ns) (out node of the LUT)   --->   "%sub_ln203_1 = sub i5 -9, %select_ln203" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 104 'sub' 'sub_ln203_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.18>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%ctype_data_V_load_1 = load i24* %ctype_data_V" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 105 'load' 'ctype_data_V_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node shl_ln203)   --->   "%select_ln603_3 = select i1 %or_ln603_2, i8 %select_ln603_2, i8 0" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 106 'select' 'select_ln603_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node shl_ln203)   --->   "%zext_ln203 = zext i8 %select_ln603_3 to i24" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 107 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%select_ln203_1 = select i1 %icmp_ln203, i5 %empty_284, i5 %shl_ln" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 108 'select' 'select_ln203_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node shl_ln203)   --->   "%select_ln203_2 = select i1 %icmp_ln203, i5 %sub_ln203, i5 %shl_ln" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 109 'select' 'select_ln203_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node shl_ln203)   --->   "%zext_ln203_1 = zext i5 %select_ln203_2 to i24" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 110 'zext' 'zext_ln203_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%zext_ln203_2 = zext i5 %select_ln203_1 to i24" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 111 'zext' 'zext_ln203_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%zext_ln203_3 = zext i5 %sub_ln203_1 to i24" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 112 'zext' 'zext_ln203_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (3.14ns) (out node of the LUT)   --->   "%shl_ln203 = shl i24 %zext_ln203, %zext_ln203_1" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 113 'shl' 'shl_ln203' <Predicate = true> <Delay = 3.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node ctype_data_V_1)   --->   "%tmp_13 = call i24 @llvm.part.select.i24(i24 %shl_ln203, i32 23, i32 0)" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 114 'partselect' 'tmp_13' <Predicate = (icmp_ln203)> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node ctype_data_V_1)   --->   "%select_ln203_3 = select i1 %icmp_ln203, i24 %tmp_13, i24 %shl_ln203" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 115 'select' 'select_ln203_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%shl_ln203_1 = shl i24 -1, %zext_ln203_2" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 116 'shl' 'shl_ln203_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%lshr_ln203 = lshr i24 -1, %zext_ln203_3" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 117 'lshr' 'lshr_ln203' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (2.66ns) (out node of the LUT)   --->   "%and_ln203 = and i24 %shl_ln203_1, %lshr_ln203" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 118 'and' 'and_ln203' <Predicate = true> <Delay = 2.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node ctype_data_V_1)   --->   "%xor_ln203 = xor i24 %and_ln203, -1" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 119 'xor' 'xor_ln203' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node ctype_data_V_1)   --->   "%and_ln203_1 = and i24 %ctype_data_V_load_1, %xor_ln203" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 120 'and' 'and_ln203_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node ctype_data_V_1)   --->   "%and_ln203_2 = and i24 %select_ln203_3, %and_ln203" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 121 'and' 'and_ln203_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (1.03ns) (out node of the LUT)   --->   "%ctype_data_V_1 = or i24 %and_ln203_1, %and_ln203_2" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 122 'or' 'ctype_data_V_1' <Predicate = true> <Delay = 1.03> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "store i24 %ctype_data_V_1, i24* %ctype_data_V" [firmware/myproject_axi.cpp:20->firmware/myproject_axi.cpp:8]   --->   Operation 123 'store' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "br label %1" [firmware/myproject_axi.cpp:20->firmware/myproject_axi.cpp:8]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_local_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_local_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_local_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ is_last_0_i_out_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
is_last_1           (alloca           ) [ 01111111111]
ctype_data_V        (alloca           ) [ 00111111111]
specinterface_ln0   (specinterface    ) [ 00000000000]
specinterface_ln0   (specinterface    ) [ 00000000000]
specinterface_ln0   (specinterface    ) [ 00000000000]
specinterface_ln0   (specinterface    ) [ 00000000000]
store_ln0           (store            ) [ 00000000000]
br_ln0              (br               ) [ 01111111111]
i_0_i_i             (phi              ) [ 00100000000]
icmp_ln17           (icmp             ) [ 00111111111]
empty               (speclooptripcount) [ 00000000000]
i                   (add              ) [ 01111111111]
br_ln17             (br               ) [ 00000000000]
tmp_i               (specregionbegin  ) [ 00011111111]
br_ln20             (br               ) [ 00111111111]
is_last_1_load      (load             ) [ 00000000000]
specinterface_ln0   (specinterface    ) [ 00000000000]
write_ln8           (write            ) [ 00000000000]
ret_ln8             (ret              ) [ 00000000000]
j_0_i_i             (phi              ) [ 00011111110]
icmp_ln20           (icmp             ) [ 00111111111]
empty_282           (speclooptripcount) [ 00000000000]
j                   (add              ) [ 00111111111]
br_ln20             (br               ) [ 00000000000]
is_last_1_load_1    (load             ) [ 00000000000]
empty_283           (read             ) [ 00000000000]
in_last_V_tmp       (extractvalue     ) [ 00000000000]
in_data_tmp         (extractvalue     ) [ 00001111000]
is_last             (or               ) [ 00000000000]
store_ln20          (store            ) [ 00000000000]
ctype_data_V_load   (load             ) [ 00000000000]
tmp_data_0_V        (trunc            ) [ 00000000000]
tmp_data_1_V        (partselect       ) [ 00000000000]
tmp_data_2_V        (partselect       ) [ 00000000000]
write_ln24          (write            ) [ 00000000000]
empty_281           (specregionend    ) [ 00000000000]
br_ln17             (br               ) [ 01111111111]
d_assign            (fpext            ) [ 00000000000]
ireg_V              (bitcast          ) [ 00000000000]
trunc_ln556         (trunc            ) [ 00000010000]
p_Result_s          (bitselect        ) [ 00000010000]
exp_tmp_V           (partselect       ) [ 00000010000]
trunc_ln565         (trunc            ) [ 00000010000]
zext_ln461          (zext             ) [ 00000000000]
tmp_95_i            (bitconcatenate   ) [ 00000000000]
p_Result_9          (zext             ) [ 00000000000]
man_V_1             (sub              ) [ 00000000000]
man_V_2             (select           ) [ 00000001100]
icmp_ln571          (icmp             ) [ 00000001100]
F2                  (sub              ) [ 00000000000]
icmp_ln581          (icmp             ) [ 00000001000]
add_ln581           (add              ) [ 00000000000]
sub_ln581           (sub              ) [ 00000000000]
sh_amt              (select           ) [ 00000001110]
icmp_ln582          (icmp             ) [ 00000001100]
trunc_ln583         (trunc            ) [ 00000001110]
tmp                 (partselect       ) [ 00000001000]
sext_ln581          (sext             ) [ 00000000000]
icmp_ln585          (icmp             ) [ 00000000000]
icmp_ln603          (icmp             ) [ 00000000000]
zext_ln586          (zext             ) [ 00000000100]
bitcast_ln696       (bitcast          ) [ 00000000000]
tmp_12              (bitselect        ) [ 00000000000]
select_ln588        (select           ) [ 00000000000]
or_ln582            (or               ) [ 00000000000]
xor_ln582           (xor              ) [ 00000000000]
and_ln581           (and              ) [ 00000000000]
xor_ln585           (xor              ) [ 00000000000]
and_ln585           (and              ) [ 00000000100]
and_ln585_1         (and              ) [ 00000000000]
or_ln581            (or               ) [ 00000000000]
xor_ln581           (xor              ) [ 00000000000]
and_ln603           (and              ) [ 00000000110]
or_ln603            (or               ) [ 00000000110]
select_ln603_1      (select           ) [ 00000000110]
ashr_ln586          (ashr             ) [ 00000000010]
xor_ln571           (xor              ) [ 00000000000]
and_ln582           (and              ) [ 00000000000]
or_ln603_1          (or               ) [ 00000000000]
or_ln603_2          (or               ) [ 00000000011]
trunc_ln581         (trunc            ) [ 00000000000]
trunc_ln586         (trunc            ) [ 00000000000]
shl_ln604           (shl              ) [ 00000000000]
select_ln603        (select           ) [ 00000000000]
select_ln603_2      (select           ) [ 00000000001]
shl_ln              (bitconcatenate   ) [ 00000000001]
empty_284           (or               ) [ 00000000001]
icmp_ln203          (icmp             ) [ 00000000001]
sub_ln203           (sub              ) [ 00000000001]
select_ln203        (select           ) [ 00000000000]
sub_ln203_1         (sub              ) [ 00000000001]
ctype_data_V_load_1 (load             ) [ 00000000000]
select_ln603_3      (select           ) [ 00000000000]
zext_ln203          (zext             ) [ 00000000000]
select_ln203_1      (select           ) [ 00000000000]
select_ln203_2      (select           ) [ 00000000000]
zext_ln203_1        (zext             ) [ 00000000000]
zext_ln203_2        (zext             ) [ 00000000000]
zext_ln203_3        (zext             ) [ 00000000000]
shl_ln203           (shl              ) [ 00000000000]
tmp_13              (partselect       ) [ 00000000000]
select_ln203_3      (select           ) [ 00000000000]
shl_ln203_1         (shl              ) [ 00000000000]
lshr_ln203          (lshr             ) [ 00000000000]
and_ln203           (and              ) [ 00000000000]
xor_ln203           (xor              ) [ 00000000000]
and_ln203_1         (and              ) [ 00000000000]
and_ln203_2         (and              ) [ 00000000000]
ctype_data_V_1      (or               ) [ 00000000000]
store_ln20          (store            ) [ 00000000000]
br_ln20             (br               ) [ 00111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_local_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_local_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_local_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_local_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_local_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_local_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_data">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="is_last_0_i_out_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="is_last_0_i_out_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i1P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i1P.floatP"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i24"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="is_last_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="is_last_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="ctype_data_V_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctype_data_V/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="write_ln8_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="1" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln8/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="empty_283_read_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="33" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="32" slack="0"/>
<pin id="147" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_283/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="write_ln24_write_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="8" slack="0"/>
<pin id="154" dir="0" index="2" bw="8" slack="0"/>
<pin id="155" dir="0" index="3" bw="8" slack="0"/>
<pin id="156" dir="0" index="4" bw="8" slack="0"/>
<pin id="157" dir="0" index="5" bw="8" slack="0"/>
<pin id="158" dir="0" index="6" bw="8" slack="0"/>
<pin id="159" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln24/3 "/>
</bind>
</comp>

<comp id="164" class="1005" name="i_0_i_i_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="13" slack="1"/>
<pin id="166" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="i_0_i_i_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="13" slack="0"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i/2 "/>
</bind>
</comp>

<comp id="175" class="1005" name="j_0_i_i_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="2" slack="1"/>
<pin id="177" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="j_0_i_i_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="2" slack="0"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i_i/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="d_assign/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_load_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="is_last_1_load/2 is_last_1_load_1/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_load_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="24" slack="2"/>
<pin id="196" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctype_data_V_load/3 ctype_data_V_load_1/10 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln0_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="icmp_ln17_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="13" slack="0"/>
<pin id="204" dir="0" index="1" bw="13" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="i_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="13" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="icmp_ln20_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="2" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="j_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="2" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="in_last_V_tmp_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="33" slack="0"/>
<pin id="228" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_last_V_tmp/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="in_data_tmp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="33" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_data_tmp/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="is_last_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="is_last/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln20_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="2"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_data_0_V_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="24" slack="0"/>
<pin id="248" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_data_0_V/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_data_1_V_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="0"/>
<pin id="253" dir="0" index="1" bw="24" slack="0"/>
<pin id="254" dir="0" index="2" bw="5" slack="0"/>
<pin id="255" dir="0" index="3" bw="5" slack="0"/>
<pin id="256" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_1_V/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_data_2_V_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="0" index="1" bw="24" slack="0"/>
<pin id="265" dir="0" index="2" bw="6" slack="0"/>
<pin id="266" dir="0" index="3" bw="6" slack="0"/>
<pin id="267" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_2_V/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="ireg_V_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="0"/>
<pin id="275" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="trunc_ln556_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="0"/>
<pin id="279" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln556/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="p_Result_s_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="64" slack="0"/>
<pin id="284" dir="0" index="2" bw="7" slack="0"/>
<pin id="285" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="289" class="1004" name="exp_tmp_V_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="11" slack="0"/>
<pin id="291" dir="0" index="1" bw="64" slack="0"/>
<pin id="292" dir="0" index="2" bw="7" slack="0"/>
<pin id="293" dir="0" index="3" bw="7" slack="0"/>
<pin id="294" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="trunc_ln565_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="64" slack="0"/>
<pin id="301" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln565/5 "/>
</bind>
</comp>

<comp id="303" class="1004" name="zext_ln461_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="11" slack="1"/>
<pin id="305" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln461/6 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_95_i_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="53" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="52" slack="1"/>
<pin id="310" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_95_i/6 "/>
</bind>
</comp>

<comp id="313" class="1004" name="p_Result_9_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="53" slack="0"/>
<pin id="315" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_9/6 "/>
</bind>
</comp>

<comp id="317" class="1004" name="man_V_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="53" slack="0"/>
<pin id="320" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_1/6 "/>
</bind>
</comp>

<comp id="323" class="1004" name="man_V_2_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="1"/>
<pin id="325" dir="0" index="1" bw="54" slack="0"/>
<pin id="326" dir="0" index="2" bw="53" slack="0"/>
<pin id="327" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_2/6 "/>
</bind>
</comp>

<comp id="330" class="1004" name="icmp_ln571_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="63" slack="1"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln571/6 "/>
</bind>
</comp>

<comp id="335" class="1004" name="F2_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="12" slack="0"/>
<pin id="337" dir="0" index="1" bw="11" slack="0"/>
<pin id="338" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/6 "/>
</bind>
</comp>

<comp id="341" class="1004" name="icmp_ln581_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="12" slack="0"/>
<pin id="343" dir="0" index="1" bw="4" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln581/6 "/>
</bind>
</comp>

<comp id="347" class="1004" name="add_ln581_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="3" slack="0"/>
<pin id="349" dir="0" index="1" bw="12" slack="0"/>
<pin id="350" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln581/6 "/>
</bind>
</comp>

<comp id="353" class="1004" name="sub_ln581_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="4" slack="0"/>
<pin id="355" dir="0" index="1" bw="12" slack="0"/>
<pin id="356" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln581/6 "/>
</bind>
</comp>

<comp id="359" class="1004" name="sh_amt_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="12" slack="0"/>
<pin id="362" dir="0" index="2" bw="12" slack="0"/>
<pin id="363" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/6 "/>
</bind>
</comp>

<comp id="367" class="1004" name="icmp_ln582_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="12" slack="0"/>
<pin id="369" dir="0" index="1" bw="4" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln582/6 "/>
</bind>
</comp>

<comp id="373" class="1004" name="trunc_ln583_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="54" slack="0"/>
<pin id="375" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln583/6 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="9" slack="0"/>
<pin id="379" dir="0" index="1" bw="12" slack="0"/>
<pin id="380" dir="0" index="2" bw="3" slack="0"/>
<pin id="381" dir="0" index="3" bw="5" slack="0"/>
<pin id="382" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="387" class="1004" name="sext_ln581_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="12" slack="1"/>
<pin id="389" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581/7 "/>
</bind>
</comp>

<comp id="390" class="1004" name="icmp_ln585_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="12" slack="1"/>
<pin id="392" dir="0" index="1" bw="7" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln585/7 "/>
</bind>
</comp>

<comp id="395" class="1004" name="icmp_ln603_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="9" slack="1"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln603/7 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln586_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="12" slack="0"/>
<pin id="402" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586/7 "/>
</bind>
</comp>

<comp id="404" class="1004" name="grp_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="54" slack="1"/>
<pin id="406" dir="0" index="1" bw="32" slack="0"/>
<pin id="407" dir="1" index="2" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln586/7 "/>
</bind>
</comp>

<comp id="409" class="1004" name="bitcast_ln696_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="4"/>
<pin id="411" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln696/7 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_12_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="0" index="2" bw="6" slack="0"/>
<pin id="416" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="420" class="1004" name="select_ln588_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="0" index="2" bw="1" slack="0"/>
<pin id="424" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln588/7 "/>
</bind>
</comp>

<comp id="428" class="1004" name="or_ln582_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="1"/>
<pin id="430" dir="0" index="1" bw="1" slack="1"/>
<pin id="431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln582/7 "/>
</bind>
</comp>

<comp id="432" class="1004" name="xor_ln582_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln582/7 "/>
</bind>
</comp>

<comp id="438" class="1004" name="and_ln581_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="1"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln581/7 "/>
</bind>
</comp>

<comp id="443" class="1004" name="xor_ln585_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln585/7 "/>
</bind>
</comp>

<comp id="449" class="1004" name="and_ln585_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585/7 "/>
</bind>
</comp>

<comp id="455" class="1004" name="and_ln585_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_1/7 "/>
</bind>
</comp>

<comp id="461" class="1004" name="or_ln581_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="1"/>
<pin id="464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln581/7 "/>
</bind>
</comp>

<comp id="466" class="1004" name="xor_ln581_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln581/7 "/>
</bind>
</comp>

<comp id="472" class="1004" name="and_ln603_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln603/7 "/>
</bind>
</comp>

<comp id="478" class="1004" name="or_ln603_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603/7 "/>
</bind>
</comp>

<comp id="484" class="1004" name="select_ln603_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="8" slack="0"/>
<pin id="487" dir="0" index="2" bw="8" slack="1"/>
<pin id="488" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_1/7 "/>
</bind>
</comp>

<comp id="491" class="1004" name="xor_ln571_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="2"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln571/8 "/>
</bind>
</comp>

<comp id="496" class="1004" name="and_ln582_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="2"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln582/8 "/>
</bind>
</comp>

<comp id="501" class="1004" name="or_ln603_1_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="1"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_1/8 "/>
</bind>
</comp>

<comp id="506" class="1004" name="or_ln603_2_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="1"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_2/8 "/>
</bind>
</comp>

<comp id="511" class="1004" name="trunc_ln581_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="12" slack="3"/>
<pin id="513" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln581/9 "/>
</bind>
</comp>

<comp id="514" class="1004" name="trunc_ln586_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="54" slack="1"/>
<pin id="516" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln586/9 "/>
</bind>
</comp>

<comp id="517" class="1004" name="shl_ln604_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="8" slack="3"/>
<pin id="519" dir="0" index="1" bw="8" slack="0"/>
<pin id="520" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln604/9 "/>
</bind>
</comp>

<comp id="522" class="1004" name="select_ln603_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="2"/>
<pin id="524" dir="0" index="1" bw="8" slack="0"/>
<pin id="525" dir="0" index="2" bw="8" slack="0"/>
<pin id="526" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603/9 "/>
</bind>
</comp>

<comp id="529" class="1004" name="select_ln603_2_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="2"/>
<pin id="531" dir="0" index="1" bw="8" slack="0"/>
<pin id="532" dir="0" index="2" bw="8" slack="2"/>
<pin id="533" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_2/9 "/>
</bind>
</comp>

<comp id="535" class="1004" name="shl_ln_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="5" slack="0"/>
<pin id="537" dir="0" index="1" bw="2" slack="6"/>
<pin id="538" dir="0" index="2" bw="1" slack="0"/>
<pin id="539" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/9 "/>
</bind>
</comp>

<comp id="543" class="1004" name="empty_284_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="5" slack="0"/>
<pin id="545" dir="0" index="1" bw="4" slack="0"/>
<pin id="546" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_284/9 "/>
</bind>
</comp>

<comp id="549" class="1004" name="icmp_ln203_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="5" slack="0"/>
<pin id="551" dir="0" index="1" bw="5" slack="0"/>
<pin id="552" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln203/9 "/>
</bind>
</comp>

<comp id="555" class="1004" name="sub_ln203_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="5" slack="0"/>
<pin id="557" dir="0" index="1" bw="5" slack="0"/>
<pin id="558" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/9 "/>
</bind>
</comp>

<comp id="561" class="1004" name="select_ln203_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="5" slack="0"/>
<pin id="564" dir="0" index="2" bw="5" slack="0"/>
<pin id="565" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203/9 "/>
</bind>
</comp>

<comp id="569" class="1004" name="sub_ln203_1_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="5" slack="0"/>
<pin id="571" dir="0" index="1" bw="5" slack="0"/>
<pin id="572" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_1/9 "/>
</bind>
</comp>

<comp id="575" class="1004" name="select_ln603_3_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="2"/>
<pin id="577" dir="0" index="1" bw="8" slack="1"/>
<pin id="578" dir="0" index="2" bw="1" slack="0"/>
<pin id="579" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_3/10 "/>
</bind>
</comp>

<comp id="581" class="1004" name="zext_ln203_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="8" slack="0"/>
<pin id="583" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/10 "/>
</bind>
</comp>

<comp id="585" class="1004" name="select_ln203_1_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="1"/>
<pin id="587" dir="0" index="1" bw="5" slack="1"/>
<pin id="588" dir="0" index="2" bw="5" slack="1"/>
<pin id="589" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203_1/10 "/>
</bind>
</comp>

<comp id="590" class="1004" name="select_ln203_2_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="1"/>
<pin id="592" dir="0" index="1" bw="5" slack="1"/>
<pin id="593" dir="0" index="2" bw="5" slack="1"/>
<pin id="594" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203_2/10 "/>
</bind>
</comp>

<comp id="595" class="1004" name="zext_ln203_1_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="5" slack="0"/>
<pin id="597" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_1/10 "/>
</bind>
</comp>

<comp id="599" class="1004" name="zext_ln203_2_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="5" slack="0"/>
<pin id="601" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_2/10 "/>
</bind>
</comp>

<comp id="603" class="1004" name="zext_ln203_3_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="5" slack="1"/>
<pin id="605" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_3/10 "/>
</bind>
</comp>

<comp id="606" class="1004" name="shl_ln203_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="8" slack="0"/>
<pin id="608" dir="0" index="1" bw="5" slack="0"/>
<pin id="609" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln203/10 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_13_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="24" slack="0"/>
<pin id="614" dir="0" index="1" bw="24" slack="0"/>
<pin id="615" dir="0" index="2" bw="6" slack="0"/>
<pin id="616" dir="0" index="3" bw="1" slack="0"/>
<pin id="617" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/10 "/>
</bind>
</comp>

<comp id="622" class="1004" name="select_ln203_3_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="1"/>
<pin id="624" dir="0" index="1" bw="24" slack="0"/>
<pin id="625" dir="0" index="2" bw="24" slack="0"/>
<pin id="626" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203_3/10 "/>
</bind>
</comp>

<comp id="629" class="1004" name="shl_ln203_1_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="5" slack="0"/>
<pin id="632" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln203_1/10 "/>
</bind>
</comp>

<comp id="635" class="1004" name="lshr_ln203_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="5" slack="0"/>
<pin id="638" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln203/10 "/>
</bind>
</comp>

<comp id="641" class="1004" name="and_ln203_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="24" slack="0"/>
<pin id="643" dir="0" index="1" bw="24" slack="0"/>
<pin id="644" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln203/10 "/>
</bind>
</comp>

<comp id="647" class="1004" name="xor_ln203_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="24" slack="0"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln203/10 "/>
</bind>
</comp>

<comp id="653" class="1004" name="and_ln203_1_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="24" slack="0"/>
<pin id="655" dir="0" index="1" bw="24" slack="0"/>
<pin id="656" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln203_1/10 "/>
</bind>
</comp>

<comp id="659" class="1004" name="and_ln203_2_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="24" slack="0"/>
<pin id="661" dir="0" index="1" bw="24" slack="0"/>
<pin id="662" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln203_2/10 "/>
</bind>
</comp>

<comp id="665" class="1004" name="ctype_data_V_1_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="24" slack="0"/>
<pin id="667" dir="0" index="1" bw="24" slack="0"/>
<pin id="668" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ctype_data_V_1/10 "/>
</bind>
</comp>

<comp id="671" class="1004" name="store_ln20_store_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="24" slack="0"/>
<pin id="673" dir="0" index="1" bw="24" slack="9"/>
<pin id="674" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/10 "/>
</bind>
</comp>

<comp id="676" class="1005" name="is_last_1_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="is_last_1 "/>
</bind>
</comp>

<comp id="683" class="1005" name="ctype_data_V_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="24" slack="2"/>
<pin id="685" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="ctype_data_V "/>
</bind>
</comp>

<comp id="692" class="1005" name="i_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="13" slack="0"/>
<pin id="694" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="700" class="1005" name="j_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="2" slack="0"/>
<pin id="702" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="705" class="1005" name="in_data_tmp_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="1"/>
<pin id="707" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_data_tmp "/>
</bind>
</comp>

<comp id="711" class="1005" name="trunc_ln556_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="63" slack="1"/>
<pin id="713" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln556 "/>
</bind>
</comp>

<comp id="716" class="1005" name="p_Result_s_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="1"/>
<pin id="718" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="721" class="1005" name="exp_tmp_V_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="11" slack="1"/>
<pin id="723" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="exp_tmp_V "/>
</bind>
</comp>

<comp id="726" class="1005" name="trunc_ln565_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="52" slack="1"/>
<pin id="728" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln565 "/>
</bind>
</comp>

<comp id="731" class="1005" name="man_V_2_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="54" slack="1"/>
<pin id="733" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="man_V_2 "/>
</bind>
</comp>

<comp id="736" class="1005" name="icmp_ln571_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="1"/>
<pin id="738" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln571 "/>
</bind>
</comp>

<comp id="742" class="1005" name="icmp_ln581_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="1"/>
<pin id="744" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln581 "/>
</bind>
</comp>

<comp id="748" class="1005" name="sh_amt_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="12" slack="1"/>
<pin id="750" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt "/>
</bind>
</comp>

<comp id="755" class="1005" name="icmp_ln582_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="1"/>
<pin id="757" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln582 "/>
</bind>
</comp>

<comp id="761" class="1005" name="trunc_ln583_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="8" slack="1"/>
<pin id="763" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln583 "/>
</bind>
</comp>

<comp id="767" class="1005" name="tmp_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="9" slack="1"/>
<pin id="769" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="772" class="1005" name="zext_ln586_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="54" slack="1"/>
<pin id="774" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln586 "/>
</bind>
</comp>

<comp id="777" class="1005" name="and_ln585_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="1"/>
<pin id="779" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln585 "/>
</bind>
</comp>

<comp id="782" class="1005" name="and_ln603_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="2"/>
<pin id="784" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and_ln603 "/>
</bind>
</comp>

<comp id="787" class="1005" name="or_ln603_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="1"/>
<pin id="789" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln603 "/>
</bind>
</comp>

<comp id="793" class="1005" name="select_ln603_1_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="8" slack="2"/>
<pin id="795" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="select_ln603_1 "/>
</bind>
</comp>

<comp id="798" class="1005" name="ashr_ln586_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="54" slack="1"/>
<pin id="800" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="ashr_ln586 "/>
</bind>
</comp>

<comp id="803" class="1005" name="or_ln603_2_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="1"/>
<pin id="805" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_ln603_2 "/>
</bind>
</comp>

<comp id="808" class="1005" name="select_ln603_2_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="8" slack="1"/>
<pin id="810" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln603_2 "/>
</bind>
</comp>

<comp id="813" class="1005" name="shl_ln_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="5" slack="1"/>
<pin id="815" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="819" class="1005" name="empty_284_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="5" slack="1"/>
<pin id="821" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty_284 "/>
</bind>
</comp>

<comp id="824" class="1005" name="icmp_ln203_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="1"/>
<pin id="826" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln203 "/>
</bind>
</comp>

<comp id="831" class="1005" name="sub_ln203_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="5" slack="1"/>
<pin id="833" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln203 "/>
</bind>
</comp>

<comp id="836" class="1005" name="sub_ln203_1_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="5" slack="1"/>
<pin id="838" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln203_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="131"><net_src comp="12" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="50" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="60" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="8" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="160"><net_src comp="70" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="162"><net_src comp="2" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="151" pin=3"/></net>

<net id="167"><net_src comp="34" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="52" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="179" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="193"><net_src comp="190" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="201"><net_src comp="32" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="168" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="36" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="168" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="42" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="179" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="54" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="179" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="58" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="143" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="143" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="239"><net_src comp="226" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="190" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="235" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="194" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="151" pin=4"/></net>

<net id="257"><net_src comp="62" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="194" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="259"><net_src comp="64" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="260"><net_src comp="66" pin="0"/><net_sink comp="251" pin=3"/></net>

<net id="261"><net_src comp="251" pin="4"/><net_sink comp="151" pin=5"/></net>

<net id="268"><net_src comp="62" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="194" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="270"><net_src comp="30" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="271"><net_src comp="68" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="272"><net_src comp="262" pin="4"/><net_sink comp="151" pin=6"/></net>

<net id="276"><net_src comp="187" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="273" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="74" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="273" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="76" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="295"><net_src comp="78" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="273" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="297"><net_src comp="80" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="298"><net_src comp="82" pin="0"/><net_sink comp="289" pin=3"/></net>

<net id="302"><net_src comp="273" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="311"><net_src comp="84" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="86" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="306" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="88" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="313" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="328"><net_src comp="317" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="329"><net_src comp="313" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="334"><net_src comp="90" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="92" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="303" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="335" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="94" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="96" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="335" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="94" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="335" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="364"><net_src comp="341" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="347" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="353" pin="2"/><net_sink comp="359" pin=2"/></net>

<net id="371"><net_src comp="335" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="94" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="323" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="383"><net_src comp="98" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="359" pin="3"/><net_sink comp="377" pin=1"/></net>

<net id="385"><net_src comp="100" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="386"><net_src comp="102" pin="0"/><net_sink comp="377" pin=3"/></net>

<net id="394"><net_src comp="104" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="106" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="403"><net_src comp="387" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="400" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="417"><net_src comp="108" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="409" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="110" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="425"><net_src comp="412" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="112" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="114" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="436"><net_src comp="428" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="86" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="432" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="447"><net_src comp="390" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="86" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="438" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="443" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="438" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="390" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="428" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="470"><net_src comp="461" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="86" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="395" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="466" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="472" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="455" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="489"><net_src comp="449" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="420" pin="3"/><net_sink comp="484" pin=1"/></net>

<net id="495"><net_src comp="86" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="500"><net_src comp="491" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="505"><net_src comp="496" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="510"><net_src comp="501" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="521"><net_src comp="511" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="517" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="528"><net_src comp="514" pin="1"/><net_sink comp="522" pin=2"/></net>

<net id="534"><net_src comp="522" pin="3"/><net_sink comp="529" pin=1"/></net>

<net id="540"><net_src comp="116" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="175" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="542"><net_src comp="118" pin="0"/><net_sink comp="535" pin=2"/></net>

<net id="547"><net_src comp="535" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="120" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="535" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="543" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="122" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="535" pin="3"/><net_sink comp="555" pin=1"/></net>

<net id="566"><net_src comp="549" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="535" pin="3"/><net_sink comp="561" pin=1"/></net>

<net id="568"><net_src comp="543" pin="2"/><net_sink comp="561" pin=2"/></net>

<net id="573"><net_src comp="122" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="561" pin="3"/><net_sink comp="569" pin=1"/></net>

<net id="580"><net_src comp="114" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="584"><net_src comp="575" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="598"><net_src comp="590" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="602"><net_src comp="585" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="610"><net_src comp="581" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="595" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="618"><net_src comp="124" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="619"><net_src comp="606" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="620"><net_src comp="68" pin="0"/><net_sink comp="612" pin=2"/></net>

<net id="621"><net_src comp="20" pin="0"/><net_sink comp="612" pin=3"/></net>

<net id="627"><net_src comp="612" pin="4"/><net_sink comp="622" pin=1"/></net>

<net id="628"><net_src comp="606" pin="2"/><net_sink comp="622" pin=2"/></net>

<net id="633"><net_src comp="126" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="599" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="126" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="603" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="629" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="635" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="641" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="126" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="194" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="647" pin="2"/><net_sink comp="653" pin=1"/></net>

<net id="663"><net_src comp="622" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="641" pin="2"/><net_sink comp="659" pin=1"/></net>

<net id="669"><net_src comp="653" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="659" pin="2"/><net_sink comp="665" pin=1"/></net>

<net id="675"><net_src comp="665" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="679"><net_src comp="128" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="681"><net_src comp="676" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="682"><net_src comp="676" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="686"><net_src comp="132" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="688"><net_src comp="683" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="695"><net_src comp="208" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="703"><net_src comp="220" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="708"><net_src comp="230" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="710"><net_src comp="705" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="714"><net_src comp="277" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="719"><net_src comp="281" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="724"><net_src comp="289" pin="4"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="729"><net_src comp="299" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="734"><net_src comp="323" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="739"><net_src comp="330" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="741"><net_src comp="736" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="745"><net_src comp="341" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="747"><net_src comp="742" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="751"><net_src comp="359" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="753"><net_src comp="748" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="754"><net_src comp="748" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="758"><net_src comp="367" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="760"><net_src comp="755" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="764"><net_src comp="373" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="766"><net_src comp="761" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="770"><net_src comp="377" pin="4"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="775"><net_src comp="400" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="780"><net_src comp="449" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="785"><net_src comp="472" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="790"><net_src comp="478" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="792"><net_src comp="787" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="796"><net_src comp="484" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="529" pin=2"/></net>

<net id="801"><net_src comp="404" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="806"><net_src comp="506" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="811"><net_src comp="529" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="816"><net_src comp="535" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="585" pin=2"/></net>

<net id="818"><net_src comp="813" pin="1"/><net_sink comp="590" pin=2"/></net>

<net id="822"><net_src comp="543" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="827"><net_src comp="549" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="829"><net_src comp="824" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="830"><net_src comp="824" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="834"><net_src comp="555" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="839"><net_src comp="569" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="603" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_local_V_data_0_V | {3 }
	Port: in_local_V_data_1_V | {3 }
	Port: in_local_V_data_2_V | {3 }
	Port: is_last_0_i_out_out | {2 }
 - Input state : 
	Port: Loop_1_proc466 : in_last_V | {3 }
	Port: Loop_1_proc466 : in_data | {3 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln17 : 1
		i : 1
		br_ln17 : 2
		write_ln8 : 1
	State 3
		icmp_ln20 : 1
		j : 1
		br_ln20 : 2
		d_assign : 1
		is_last : 1
		store_ln20 : 1
		tmp_data_0_V : 1
		tmp_data_1_V : 1
		tmp_data_2_V : 1
		write_ln24 : 2
	State 4
	State 5
		ireg_V : 1
		trunc_ln556 : 2
		p_Result_s : 2
		exp_tmp_V : 2
		trunc_ln565 : 2
	State 6
		p_Result_9 : 1
		man_V_1 : 2
		man_V_2 : 3
		F2 : 1
		icmp_ln581 : 2
		add_ln581 : 2
		sub_ln581 : 2
		sh_amt : 3
		icmp_ln582 : 2
		trunc_ln583 : 4
		tmp : 4
	State 7
		zext_ln586 : 1
		ashr_ln586 : 2
		tmp_12 : 1
		select_ln588 : 2
		xor_ln585 : 1
	State 8
	State 9
		shl_ln604 : 1
		select_ln603 : 2
		select_ln603_2 : 3
		empty_284 : 1
		icmp_ln203 : 1
		sub_ln203 : 1
		select_ln203 : 2
		sub_ln203_1 : 3
	State 10
		zext_ln203 : 1
		zext_ln203_1 : 1
		zext_ln203_2 : 1
		shl_ln203 : 2
		tmp_13 : 3
		select_ln203_3 : 4
		shl_ln203_1 : 2
		lshr_ln203 : 1
		and_ln203 : 3
		xor_ln203 : 3
		and_ln203_1 : 3
		and_ln203_2 : 5
		ctype_data_V_1 : 5
		store_ln20 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   ashr   |        grp_fu_404       |    0    |   214   |   216   |
|----------|-------------------------|---------|---------|---------|
|   fpext  |        grp_fu_187       |    0    |   100   |   138   |
|----------|-------------------------|---------|---------|---------|
|          |      man_V_2_fu_323     |    0    |    0    |    54   |
|          |      sh_amt_fu_359      |    0    |    0    |    12   |
|          |   select_ln588_fu_420   |    0    |    0    |    2    |
|          |  select_ln603_1_fu_484  |    0    |    0    |    8    |
|          |   select_ln603_fu_522   |    0    |    0    |    8    |
|  select  |  select_ln603_2_fu_529  |    0    |    0    |    8    |
|          |   select_ln203_fu_561   |    0    |    0    |    5    |
|          |  select_ln603_3_fu_575  |    0    |    0    |    8    |
|          |  select_ln203_1_fu_585  |    0    |    0    |    5    |
|          |  select_ln203_2_fu_590  |    0    |    0    |    5    |
|          |  select_ln203_3_fu_622  |    0    |    0    |    24   |
|----------|-------------------------|---------|---------|---------|
|          |      man_V_1_fu_317     |    0    |    0    |    60   |
|          |        F2_fu_335        |    0    |    0    |    12   |
|    sub   |     sub_ln581_fu_353    |    0    |    0    |    12   |
|          |     sub_ln203_fu_555    |    0    |    0    |    15   |
|          |    sub_ln203_1_fu_569   |    0    |    0    |    15   |
|----------|-------------------------|---------|---------|---------|
|          |     icmp_ln17_fu_202    |    0    |    0    |    13   |
|          |     icmp_ln20_fu_214    |    0    |    0    |    8    |
|          |    icmp_ln571_fu_330    |    0    |    0    |    29   |
|   icmp   |    icmp_ln581_fu_341    |    0    |    0    |    13   |
|          |    icmp_ln582_fu_367    |    0    |    0    |    13   |
|          |    icmp_ln585_fu_390    |    0    |    0    |    13   |
|          |    icmp_ln603_fu_395    |    0    |    0    |    13   |
|          |    icmp_ln203_fu_549    |    0    |    0    |    11   |
|----------|-------------------------|---------|---------|---------|
|          |     and_ln581_fu_438    |    0    |    0    |    2    |
|          |     and_ln585_fu_449    |    0    |    0    |    2    |
|          |    and_ln585_1_fu_455   |    0    |    0    |    2    |
|    and   |     and_ln603_fu_472    |    0    |    0    |    2    |
|          |     and_ln582_fu_496    |    0    |    0    |    2    |
|          |     and_ln203_fu_641    |    0    |    0    |    24   |
|          |    and_ln203_1_fu_653   |    0    |    0    |    24   |
|          |    and_ln203_2_fu_659   |    0    |    0    |    24   |
|----------|-------------------------|---------|---------|---------|
|          |     shl_ln604_fu_517    |    0    |    0    |    19   |
|    shl   |     shl_ln203_fu_606    |    0    |    0    |    19   |
|          |    shl_ln203_1_fu_629   |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|          |         i_fu_208        |    0    |    0    |    17   |
|    add   |         j_fu_220        |    0    |    0    |    10   |
|          |     add_ln581_fu_347    |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|          |      is_last_fu_235     |    0    |    0    |    2    |
|          |     or_ln582_fu_428     |    0    |    0    |    2    |
|          |     or_ln581_fu_461     |    0    |    0    |    2    |
|    or    |     or_ln603_fu_478     |    0    |    0    |    2    |
|          |    or_ln603_1_fu_501    |    0    |    0    |    2    |
|          |    or_ln603_2_fu_506    |    0    |    0    |    2    |
|          |     empty_284_fu_543    |    0    |    0    |    0    |
|          |  ctype_data_V_1_fu_665  |    0    |    0    |    24   |
|----------|-------------------------|---------|---------|---------|
|          |     xor_ln582_fu_432    |    0    |    0    |    2    |
|          |     xor_ln585_fu_443    |    0    |    0    |    2    |
|    xor   |     xor_ln581_fu_466    |    0    |    0    |    2    |
|          |     xor_ln571_fu_491    |    0    |    0    |    2    |
|          |     xor_ln203_fu_647    |    0    |    0    |    24   |
|----------|-------------------------|---------|---------|---------|
|   lshr   |    lshr_ln203_fu_635    |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|   write  |  write_ln8_write_fu_136 |    0    |    0    |    0    |
|          | write_ln24_write_fu_151 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |  empty_283_read_fu_143  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|extractvalue|   in_last_V_tmp_fu_226  |    0    |    0    |    0    |
|          |    in_data_tmp_fu_230   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |   tmp_data_0_V_fu_246   |    0    |    0    |    0    |
|          |    trunc_ln556_fu_277   |    0    |    0    |    0    |
|   trunc  |    trunc_ln565_fu_299   |    0    |    0    |    0    |
|          |    trunc_ln583_fu_373   |    0    |    0    |    0    |
|          |    trunc_ln581_fu_511   |    0    |    0    |    0    |
|          |    trunc_ln586_fu_514   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |   tmp_data_1_V_fu_251   |    0    |    0    |    0    |
|          |   tmp_data_2_V_fu_262   |    0    |    0    |    0    |
|partselect|     exp_tmp_V_fu_289    |    0    |    0    |    0    |
|          |        tmp_fu_377       |    0    |    0    |    0    |
|          |      tmp_13_fu_612      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| bitselect|    p_Result_s_fu_281    |    0    |    0    |    0    |
|          |      tmp_12_fu_412      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    zext_ln461_fu_303    |    0    |    0    |    0    |
|          |    p_Result_9_fu_313    |    0    |    0    |    0    |
|          |    zext_ln586_fu_400    |    0    |    0    |    0    |
|   zext   |    zext_ln203_fu_581    |    0    |    0    |    0    |
|          |   zext_ln203_1_fu_595   |    0    |    0    |    0    |
|          |   zext_ln203_2_fu_599   |    0    |    0    |    0    |
|          |   zext_ln203_3_fu_603   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|     tmp_95_i_fu_306     |    0    |    0    |    0    |
|          |      shl_ln_fu_535      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   sext   |    sext_ln581_fu_387    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    0    |   314   |   971   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   and_ln585_reg_777  |    1   |
|   and_ln603_reg_782  |    1   |
|  ashr_ln586_reg_798  |   54   |
| ctype_data_V_reg_683 |   24   |
|   empty_284_reg_819  |    5   |
|   exp_tmp_V_reg_721  |   11   |
|    i_0_i_i_reg_164   |   13   |
|       i_reg_692      |   13   |
|  icmp_ln203_reg_824  |    1   |
|  icmp_ln571_reg_736  |    1   |
|  icmp_ln581_reg_742  |    1   |
|  icmp_ln582_reg_755  |    1   |
|  in_data_tmp_reg_705 |   32   |
|   is_last_1_reg_676  |    1   |
|    j_0_i_i_reg_175   |    2   |
|       j_reg_700      |    2   |
|    man_V_2_reg_731   |   54   |
|  or_ln603_2_reg_803  |    1   |
|   or_ln603_reg_787   |    1   |
|  p_Result_s_reg_716  |    1   |
|select_ln603_1_reg_793|    8   |
|select_ln603_2_reg_808|    8   |
|    sh_amt_reg_748    |   12   |
|    shl_ln_reg_813    |    5   |
|  sub_ln203_1_reg_836 |    5   |
|   sub_ln203_reg_831  |    5   |
|      tmp_reg_767     |    9   |
|  trunc_ln556_reg_711 |   63   |
|  trunc_ln565_reg_726 |   52   |
|  trunc_ln583_reg_761 |    8   |
|  zext_ln586_reg_772  |   54   |
+----------------------+--------+
|         Total        |   449  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| j_0_i_i_reg_175 |  p0  |   2  |   2  |    4   ||    9    |
|    grp_fu_187   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_404   |  p1  |   2  |  32  |   64   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   132  ||  5.307  ||    27   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   314  |   971  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   449  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   763  |   998  |
+-----------+--------+--------+--------+--------+
