{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1753224934755 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1753224934758 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 22 19:55:34 2025 " "Processing started: Tue Jul 22 19:55:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1753224934758 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753224934758 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de10_lite -c de10_lite " "Command: quartus_map --read_settings_files=on --write_settings_files=off de10_lite -c de10_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753224934758 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll.qip " "Tcl Script File pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll.qip " "set_global_assignment -name QIP_FILE pll.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1753224934846 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1753224934846 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1753224934996 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1753224934996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/var/home/aluno/Documentos/riscv-multicycle/decoder/iregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /var/home/aluno/Documentos/riscv-multicycle/decoder/iregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iregister-RTL " "Found design unit 1: iregister-RTL" {  } { { "../../../../decoder/iregister.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/decoder/iregister.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753224943829 ""} { "Info" "ISGN_ENTITY_NAME" "1 iregister " "Found entity 1: iregister" {  } { { "../../../../decoder/iregister.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/decoder/iregister.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753224943829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753224943829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/var/home/aluno/Documentos/riscv-multicycle/registers/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /var/home/aluno/Documentos/riscv-multicycle/registers/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-RTL " "Found design unit 1: register_file-RTL" {  } { { "../../../../registers/register_file.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/registers/register_file.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753224943830 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../../../../registers/register_file.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/registers/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753224943830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753224943830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/var/home/aluno/Documentos/riscv-multicycle/alu/m/tb_M.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /var/home/aluno/Documentos/riscv-multicycle/alu/m/tb_M.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_M-waveform " "Found design unit 1: tb_M-waveform" {  } { { "../../../../alu/m/tb_M.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/alu/m/tb_M.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753224943831 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_M " "Found entity 1: tb_M" {  } { { "../../../../alu/m/tb_M.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/alu/m/tb_M.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753224943831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753224943831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/var/home/aluno/Documentos/riscv-multicycle/core/txt_util.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file /var/home/aluno/Documentos/riscv-multicycle/core/txt_util.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 txt_util " "Found design unit 1: txt_util" {  } { { "../../../../core/txt_util.vhdl" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/core/txt_util.vhdl" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753224943832 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 txt_util-body " "Found design unit 2: txt_util-body" {  } { { "../../../../core/txt_util.vhdl" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/core/txt_util.vhdl" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753224943832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753224943832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/var/home/aluno/Documentos/riscv-multicycle/core/trace_debug.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /var/home/aluno/Documentos/riscv-multicycle/core/trace_debug.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trace_debug-RTL " "Found design unit 1: trace_debug-RTL" {  } { { "../../../../core/trace_debug.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/core/trace_debug.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753224943834 ""} { "Info" "ISGN_ENTITY_NAME" "1 trace_debug " "Found entity 1: trace_debug" {  } { { "../../../../core/trace_debug.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/core/trace_debug.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753224943834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753224943834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/var/home/aluno/Documentos/riscv-multicycle/core/csr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /var/home/aluno/Documentos/riscv-multicycle/core/csr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 csr-RTL " "Found design unit 1: csr-RTL" {  } { { "../../../../core/csr.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/core/csr.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753224943836 ""} { "Info" "ISGN_ENTITY_NAME" "1 csr " "Found entity 1: csr" {  } { { "../../../../core/csr.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/core/csr.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753224943836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753224943836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/var/home/aluno/Documentos/riscv-multicycle/alu/m/division_functions.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /var/home/aluno/Documentos/riscv-multicycle/alu/m/division_functions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 division_functions " "Found design unit 1: division_functions" {  } { { "../../../../alu/m/division_functions.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/alu/m/division_functions.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753224943836 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 division_functions-body " "Found design unit 2: division_functions-body" {  } { { "../../../../alu/m/division_functions.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/alu/m/division_functions.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753224943836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753224943836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/var/home/aluno/Documentos/riscv-multicycle/alu/m/quick_clz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /var/home/aluno/Documentos/riscv-multicycle/alu/m/quick_clz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 quick_clz-RTL " "Found design unit 1: quick_clz-RTL" {  } { { "../../../../alu/m/quick_clz.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/alu/m/quick_clz.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753224943837 ""} { "Info" "ISGN_ENTITY_NAME" "1 quick_clz " "Found entity 1: quick_clz" {  } { { "../../../../alu/m/quick_clz.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/alu/m/quick_clz.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753224943837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753224943837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/var/home/aluno/Documentos/riscv-multicycle/alu/m/quick_naive.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /var/home/aluno/Documentos/riscv-multicycle/alu/m/quick_naive.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 quick_naive-behave " "Found design unit 1: quick_naive-behave" {  } { { "../../../../alu/m/quick_naive.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/alu/m/quick_naive.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753224943838 ""} { "Info" "ISGN_ENTITY_NAME" "1 quick_naive " "Found entity 1: quick_naive" {  } { { "../../../../alu/m/quick_naive.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/alu/m/quick_naive.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753224943838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753224943838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/var/home/aluno/Documentos/riscv-multicycle/alu/m/M.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /var/home/aluno/Documentos/riscv-multicycle/alu/m/M.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M-RTL " "Found design unit 1: M-RTL" {  } { { "../../../../alu/m/M.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/alu/m/M.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753224943839 ""} { "Info" "ISGN_ENTITY_NAME" "1 M " "Found entity 1: M" {  } { { "../../../../alu/m/M.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/alu/m/M.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753224943839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753224943839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/var/home/aluno/Documentos/riscv-multicycle/alu/m/M_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /var/home/aluno/Documentos/riscv-multicycle/alu/m/M_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_types " "Found design unit 1: M_types" {  } { { "../../../../alu/m/M_types.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/alu/m/M_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753224943839 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 M_types-body " "Found design unit 2: M_types-body" {  } { { "../../../../alu/m/M_types.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/alu/m/M_types.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753224943839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753224943839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/var/home/aluno/Documentos/riscv-multicycle/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /var/home/aluno/Documentos/riscv-multicycle/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-RTL " "Found design unit 1: ULA-RTL" {  } { { "../../../../alu/alu.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/alu/alu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753224943840 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "../../../../alu/alu.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/alu/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753224943840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753224943840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/var/home/aluno/Documentos/riscv-multicycle/alu/alu_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /var/home/aluno/Documentos/riscv-multicycle/alu/alu_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_types " "Found design unit 1: alu_types" {  } { { "../../../../alu/alu_types.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/alu/alu_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753224943841 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alu_types-body " "Found design unit 2: alu_types-body" {  } { { "../../../../alu/alu_types.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/alu/alu_types.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753224943841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753224943841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/var/home/aluno/Documentos/riscv-multicycle/core/core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /var/home/aluno/Documentos/riscv-multicycle/core/core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 core-RTL " "Found design unit 1: core-RTL" {  } { { "../../../../core/core.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/core/core.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753224943842 ""} { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "../../../../core/core.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/core/core.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753224943842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753224943842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/var/home/aluno/Documentos/riscv-multicycle/memory/dmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /var/home/aluno/Documentos/riscv-multicycle/memory/dmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmemory-RTL " "Found design unit 1: dmemory-RTL" {  } { { "../../../../memory/dmemory.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/memory/dmemory.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753224943843 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmemory " "Found entity 1: dmemory" {  } { { "../../../../memory/dmemory.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/memory/dmemory.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753224943843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753224943843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/var/home/aluno/Documentos/riscv-multicycle/memory/instructionbusmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /var/home/aluno/Documentos/riscv-multicycle/memory/instructionbusmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructionbusmux-RTL " "Found design unit 1: instructionbusmux-RTL" {  } { { "../../../../memory/instructionbusmux.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/memory/instructionbusmux.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753224943844 ""} { "Info" "ISGN_ENTITY_NAME" "1 instructionbusmux " "Found entity 1: instructionbusmux" {  } { { "../../../../memory/instructionbusmux.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/memory/instructionbusmux.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753224943844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753224943844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/var/home/aluno/Documentos/riscv-multicycle/memory/iodatabusmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /var/home/aluno/Documentos/riscv-multicycle/memory/iodatabusmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iodatabusmux-RTL " "Found design unit 1: iodatabusmux-RTL" {  } { { "../../../../memory/iodatabusmux.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/memory/iodatabusmux.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753224943844 ""} { "Info" "ISGN_ENTITY_NAME" "1 iodatabusmux " "Found entity 1: iodatabusmux" {  } { { "../../../../memory/iodatabusmux.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/memory/iodatabusmux.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753224943844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753224943844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/var/home/aluno/Documentos/riscv-multicycle/memory/iram_quartus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /var/home/aluno/Documentos/riscv-multicycle/memory/iram_quartus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iram_quartus-SYN " "Found design unit 1: iram_quartus-SYN" {  } { { "../../../../memory/iram_quartus.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/memory/iram_quartus.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753224943845 ""} { "Info" "ISGN_ENTITY_NAME" "1 iram_quartus " "Found entity 1: iram_quartus" {  } { { "../../../../memory/iram_quartus.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/memory/iram_quartus.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753224943845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753224943845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/var/home/aluno/Documentos/riscv-multicycle/peripherals/i2c_master/i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /var/home/aluno/Documentos/riscv-multicycle/peripherals/i2c_master/i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-RTL " "Found design unit 1: i2c_master-RTL" {  } { { "../../i2c_master.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/peripherals/i2c_master/i2c_master.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753224943846 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "../../i2c_master.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/peripherals/i2c_master/i2c_master.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753224943846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753224943846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/peripherals/i2c_master/sint/de10_lite/pll.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753224943847 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/peripherals/i2c_master/sint/de10_lite/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753224943847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753224943847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/var/home/aluno/Documentos/riscv-multicycle/decoder/decoder_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /var/home/aluno/Documentos/riscv-multicycle/decoder/decoder_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_types " "Found design unit 1: decoder_types" {  } { { "../../../../decoder/decoder_types.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/decoder/decoder_types.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753224943848 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 decoder_types-body " "Found design unit 2: decoder_types-body" {  } { { "../../../../decoder/decoder_types.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/decoder/decoder_types.vhd" 147 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753224943848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753224943848 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../decoder/decoder_types.vhd " "Can't analyze file -- file ../../decoder/decoder_types.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1753224943849 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../decoder/decoder.vhd " "Can't analyze file -- file ../../decoder/decoder.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1753224943849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de0_lite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_lite-rtl " "Found design unit 1: de0_lite-rtl" {  } { { "de0_lite.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/peripherals/i2c_master/sint/de10_lite/de0_lite.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753224943850 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_lite " "Found entity 1: de0_lite" {  } { { "de0_lite.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/peripherals/i2c_master/sint/de10_lite/de0_lite.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753224943850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753224943850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_i2c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_i2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_i2c-SYN " "Found design unit 1: pll_i2c-SYN" {  } { { "pll_i2c.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/peripherals/i2c_master/sint/de10_lite/pll_i2c.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753224943851 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_i2c " "Found entity 1: pll_i2c" {  } { { "pll_i2c.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/peripherals/i2c_master/sint/de10_lite/pll_i2c.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753224943851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753224943851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/var/home/aluno/Documentos/riscv-multicycle/decoder/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /var/home/aluno/Documentos/riscv-multicycle/decoder/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-RTL " "Found design unit 1: decoder-RTL" {  } { { "../../../../decoder/decoder.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/decoder/decoder.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753224943852 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../../../../decoder/decoder.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/decoder/decoder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753224943852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753224943852 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "clk_32x de0_lite.vhd(151) " "VHDL Association List error at de0_lite.vhd(151): formal \"clk_32x\" does not exist" {  } { { "de0_lite.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/peripherals/i2c_master/sint/de10_lite/de0_lite.vhd" 151 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1753224943869 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "clk_scl de0_lite.vhd(143) " "VHDL error at de0_lite.vhd(143): formal port or parameter \"clk_scl\" must have actual or default value" {  } { { "de0_lite.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/peripherals/i2c_master/sint/de10_lite/de0_lite.vhd" 143 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1753224943869 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "clk_scl i2c_master.vhd(15) " "HDL error at i2c_master.vhd(15): see declaration for object \"clk_scl\"" {  } { { "../../i2c_master.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/peripherals/i2c_master/i2c_master.vhd" 15 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753224943869 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "rst de0_lite.vhd(143) " "VHDL error at de0_lite.vhd(143): formal port or parameter \"rst\" must have actual or default value" {  } { { "de0_lite.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/peripherals/i2c_master/sint/de10_lite/de0_lite.vhd" 143 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1753224943869 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "rst i2c_master.vhd(16) " "HDL error at i2c_master.vhd(16): see declaration for object \"rst\"" {  } { { "../../i2c_master.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/peripherals/i2c_master/i2c_master.vhd" 16 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753224943869 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "ena de0_lite.vhd(143) " "VHDL error at de0_lite.vhd(143): formal port or parameter \"ena\" must have actual or default value" {  } { { "de0_lite.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/peripherals/i2c_master/sint/de10_lite/de0_lite.vhd" 143 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1753224943869 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "ena i2c_master.vhd(17) " "HDL error at i2c_master.vhd(17): see declaration for object \"ena\"" {  } { { "../../i2c_master.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/peripherals/i2c_master/i2c_master.vhd" 17 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753224943870 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "rw de0_lite.vhd(143) " "VHDL error at de0_lite.vhd(143): formal port or parameter \"rw\" must have actual or default value" {  } { { "de0_lite.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/peripherals/i2c_master/sint/de10_lite/de0_lite.vhd" 143 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1753224943870 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "rw i2c_master.vhd(18) " "HDL error at i2c_master.vhd(18): see declaration for object \"rw\"" {  } { { "../../i2c_master.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/peripherals/i2c_master/i2c_master.vhd" 18 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753224943870 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "addr de0_lite.vhd(143) " "VHDL error at de0_lite.vhd(143): formal port or parameter \"addr\" must have actual or default value" {  } { { "de0_lite.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/peripherals/i2c_master/sint/de10_lite/de0_lite.vhd" 143 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1753224943870 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "addr i2c_master.vhd(19) " "HDL error at i2c_master.vhd(19): see declaration for object \"addr\"" {  } { { "../../i2c_master.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/peripherals/i2c_master/i2c_master.vhd" 19 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753224943870 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "data_wr de0_lite.vhd(143) " "VHDL error at de0_lite.vhd(143): formal port or parameter \"data_wr\" must have actual or default value" {  } { { "de0_lite.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/peripherals/i2c_master/sint/de10_lite/de0_lite.vhd" 143 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1753224943870 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "data_wr i2c_master.vhd(20) " "HDL error at i2c_master.vhd(20): see declaration for object \"data_wr\"" {  } { { "../../i2c_master.vhd" "" { Text "/var/home/aluno/Documentos/riscv-multicycle/peripherals/i2c_master/i2c_master.vhd" 20 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753224943870 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 13 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 13 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "430 " "Peak virtual memory: 430 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1753224943969 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jul 22 19:55:43 2025 " "Processing ended: Tue Jul 22 19:55:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1753224943969 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1753224943969 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1753224943969 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1753224943969 ""}
