vendor_name = ModelSim
source_file = 1, C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/ShiftRightNBits_tb.sv
source_file = 1, C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/ShiftRightNBits.sv
source_file = 1, C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/ShiftLeftNBits_tb.sv
source_file = 1, C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/ShiftLeftNBits.sv
source_file = 1, C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/Shift1Bit.sv
source_file = 1, C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/full_adder.sv
source_file = 1, C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/tb.sv
source_file = 1, C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/full_substractor.sv
source_file = 1, C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/n_bit_adder.sv
source_file = 1, C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/n_bit_substractor.sv
source_file = 1, C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/ALU.sv
source_file = 1, C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/seven_seg_decoder.sv
source_file = 1, C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/n_bit_and.sv
source_file = 1, C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/n_bit_multiplier.sv
source_file = 1, C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/db/ALU.cbx.xml
design_name = ALU
instance = comp, \segs1[0]~output , segs1[0]~output, ALU, 1
instance = comp, \segs1[1]~output , segs1[1]~output, ALU, 1
instance = comp, \segs1[2]~output , segs1[2]~output, ALU, 1
instance = comp, \segs1[3]~output , segs1[3]~output, ALU, 1
instance = comp, \segs1[4]~output , segs1[4]~output, ALU, 1
instance = comp, \segs1[5]~output , segs1[5]~output, ALU, 1
instance = comp, \segs1[6]~output , segs1[6]~output, ALU, 1
instance = comp, \segs2[0]~output , segs2[0]~output, ALU, 1
instance = comp, \segs2[1]~output , segs2[1]~output, ALU, 1
instance = comp, \segs2[2]~output , segs2[2]~output, ALU, 1
instance = comp, \segs2[3]~output , segs2[3]~output, ALU, 1
instance = comp, \segs2[4]~output , segs2[4]~output, ALU, 1
instance = comp, \segs2[5]~output , segs2[5]~output, ALU, 1
instance = comp, \segs2[6]~output , segs2[6]~output, ALU, 1
instance = comp, \flags[0]~output , flags[0]~output, ALU, 1
instance = comp, \flags[1]~output , flags[1]~output, ALU, 1
instance = comp, \flags[2]~output , flags[2]~output, ALU, 1
instance = comp, \flags[3]~output , flags[3]~output, ALU, 1
instance = comp, \clk~input , clk~input, ALU, 1
instance = comp, \clk~inputCLKENA0 , clk~inputCLKENA0, ALU, 1
instance = comp, \number[1]~input , number[1]~input, ALU, 1
instance = comp, \rst~input , rst~input, ALU, 1
instance = comp, \current_number[1] , current_number[1], ALU, 1
instance = comp, \number[0]~input , number[0]~input, ALU, 1
instance = comp, \current_number[0]~feeder , current_number[0]~feeder, ALU, 1
instance = comp, \current_number[0] , current_number[0], ALU, 1
instance = comp, \number[2]~input , number[2]~input, ALU, 1
instance = comp, \current_number[2]~feeder , current_number[2]~feeder, ALU, 1
instance = comp, \current_number[2] , current_number[2], ALU, 1
instance = comp, \number[3]~input , number[3]~input, ALU, 1
instance = comp, \current_number[3]~feeder , current_number[3]~feeder, ALU, 1
instance = comp, \current_number[3] , current_number[3], ALU, 1
instance = comp, \displays|seven_seg1[0]~0 , displays|seven_seg1[0]~0, ALU, 1
instance = comp, \displays|seven_seg1[1]~1 , displays|seven_seg1[1]~1, ALU, 1
instance = comp, \displays|seven_seg1[2]~2 , displays|seven_seg1[2]~2, ALU, 1
instance = comp, \displays|seven_seg1[3]~3 , displays|seven_seg1[3]~3, ALU, 1
instance = comp, \displays|seven_seg1[4]~4 , displays|seven_seg1[4]~4, ALU, 1
instance = comp, \displays|seven_seg1[5]~5 , displays|seven_seg1[5]~5, ALU, 1
instance = comp, \displays|seven_seg1[6] , displays|seven_seg1[6], ALU, 1
instance = comp, \mux1~input , mux1~input, ALU, 1
instance = comp, \mux2~input , mux2~input, ALU, 1
instance = comp, \mux3~input , mux3~input, ALU, 1
instance = comp, \mux4~input , mux4~input, ALU, 1
instance = comp, \equal~input , equal~input, ALU, 1
instance = comp, \load~input , load~input, ALU, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, ALU, 1
