<html><pre><h2>
Analysis of Interleaved Memory Systems Using Blockage Buffers</h2><div>Snippet 1:<p>Performance is measured <br>by determining the distribution of the number of memory <br>modules in operation during a memory cycle </p></div><div>Snippet 2:<p>A model of interleaved memory systems is presented, <br>and the analysis of the model by Monte <br>Carlo simulation is discussed </p></div></pre></html>