<!-- Hero -->
<h1>Hi there, I'm Aritro ðŸ‘‹</h1>

<p>
  <a href="https://www.linkedin.com/in/arisark/">
    <img alt="LinkedIn" src="https://img.shields.io/badge/LinkedIn-Connect-blue?style=for-the-badge&logo=linkedin">
  </a>
  <a href="https://github.com/asarkar8400?tab=followers">
    <img alt="GitHub followers" src="https://img.shields.io/github/followers/asarkar8400?label=Followers&style=for-the-badge">
  </a>
</p>

### I am focused on FPGA/ASIC Research Problems

- B.E. in **Electrical Engineering**
- M.S. in **Computer Engineering** @ Stony Brook University
- Discord: **ischleep**

---

### Stats

<!-- GitHub Readme Stats -->
<p>
  <img height="170"
       src="https://github-readme-stats.vercel.app/api/top-langs/?username=asarkar8400&layout=compact&theme=dark&hide=Jupyter%20Notebook&langs_count=8" />
</p>

<!-- Profile Summary Cards -->
<p>
  <img
    src="https://github-profile-summary-cards.vercel.app/api/cards/profile-details?username=asarkar8400&theme=github_dark" />
</p>

---

### Languages & Tools
<p>
  <!-- quick, nice-looking icons -->
  <p>
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/vscode/vscode-original.svg" height="32"/>
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/python/python-original.svg" height="32"/>
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/cplusplus/cplusplus-original.svg" height="32"/>
  <img src="https://upload.wikimedia.org/wikipedia/commons/9/9a/VHDL_logo.svg" height="32" alt="VHDL"/>
  <img src="https://upload.wikimedia.org/wikipedia/commons/7/70/Verilog_logo.svg" height="32" alt="Verilog"/>
</p>

</p>
