#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x20577c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2057950 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x204a2d0 .functor NOT 1, L_0x20a67d0, C4<0>, C4<0>, C4<0>;
L_0x20a65b0 .functor XOR 2, L_0x20a6450, L_0x20a6510, C4<00>, C4<00>;
L_0x20a66c0 .functor XOR 2, L_0x20a65b0, L_0x20a6620, C4<00>, C4<00>;
v0x20a1c40_0 .net *"_ivl_10", 1 0, L_0x20a6620;  1 drivers
v0x20a1d40_0 .net *"_ivl_12", 1 0, L_0x20a66c0;  1 drivers
v0x20a1e20_0 .net *"_ivl_2", 1 0, L_0x20a5000;  1 drivers
v0x20a1ee0_0 .net *"_ivl_4", 1 0, L_0x20a6450;  1 drivers
v0x20a1fc0_0 .net *"_ivl_6", 1 0, L_0x20a6510;  1 drivers
v0x20a20f0_0 .net *"_ivl_8", 1 0, L_0x20a65b0;  1 drivers
v0x20a21d0_0 .net "a", 0 0, v0x209ead0_0;  1 drivers
v0x20a2270_0 .net "b", 0 0, v0x209eb70_0;  1 drivers
v0x20a2310_0 .net "c", 0 0, v0x209ec10_0;  1 drivers
v0x20a23b0_0 .var "clk", 0 0;
v0x20a2450_0 .net "d", 0 0, v0x209ed50_0;  1 drivers
v0x20a24f0_0 .net "out_pos_dut", 0 0, L_0x20a61b0;  1 drivers
v0x20a2590_0 .net "out_pos_ref", 0 0, L_0x20a3ac0;  1 drivers
v0x20a2630_0 .net "out_sop_dut", 0 0, L_0x20a4e30;  1 drivers
v0x20a26d0_0 .net "out_sop_ref", 0 0, L_0x2079280;  1 drivers
v0x20a2770_0 .var/2u "stats1", 223 0;
v0x20a2810_0 .var/2u "strobe", 0 0;
v0x20a28b0_0 .net "tb_match", 0 0, L_0x20a67d0;  1 drivers
v0x20a2980_0 .net "tb_mismatch", 0 0, L_0x204a2d0;  1 drivers
v0x20a2a20_0 .net "wavedrom_enable", 0 0, v0x209f020_0;  1 drivers
v0x20a2af0_0 .net "wavedrom_title", 511 0, v0x209f0c0_0;  1 drivers
L_0x20a5000 .concat [ 1 1 0 0], L_0x20a3ac0, L_0x2079280;
L_0x20a6450 .concat [ 1 1 0 0], L_0x20a3ac0, L_0x2079280;
L_0x20a6510 .concat [ 1 1 0 0], L_0x20a61b0, L_0x20a4e30;
L_0x20a6620 .concat [ 1 1 0 0], L_0x20a3ac0, L_0x2079280;
L_0x20a67d0 .cmp/eeq 2, L_0x20a5000, L_0x20a66c0;
S_0x2057ae0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2057950;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x204a6b0 .functor AND 1, v0x209ec10_0, v0x209ed50_0, C4<1>, C4<1>;
L_0x204aa90 .functor NOT 1, v0x209ead0_0, C4<0>, C4<0>, C4<0>;
L_0x204ae70 .functor NOT 1, v0x209eb70_0, C4<0>, C4<0>, C4<0>;
L_0x204b0f0 .functor AND 1, L_0x204aa90, L_0x204ae70, C4<1>, C4<1>;
L_0x20623d0 .functor AND 1, L_0x204b0f0, v0x209ec10_0, C4<1>, C4<1>;
L_0x2079280 .functor OR 1, L_0x204a6b0, L_0x20623d0, C4<0>, C4<0>;
L_0x20a2f40 .functor NOT 1, v0x209eb70_0, C4<0>, C4<0>, C4<0>;
L_0x20a2fb0 .functor OR 1, L_0x20a2f40, v0x209ed50_0, C4<0>, C4<0>;
L_0x20a30c0 .functor AND 1, v0x209ec10_0, L_0x20a2fb0, C4<1>, C4<1>;
L_0x20a3180 .functor NOT 1, v0x209ead0_0, C4<0>, C4<0>, C4<0>;
L_0x20a3250 .functor OR 1, L_0x20a3180, v0x209eb70_0, C4<0>, C4<0>;
L_0x20a32c0 .functor AND 1, L_0x20a30c0, L_0x20a3250, C4<1>, C4<1>;
L_0x20a3440 .functor NOT 1, v0x209eb70_0, C4<0>, C4<0>, C4<0>;
L_0x20a34b0 .functor OR 1, L_0x20a3440, v0x209ed50_0, C4<0>, C4<0>;
L_0x20a33d0 .functor AND 1, v0x209ec10_0, L_0x20a34b0, C4<1>, C4<1>;
L_0x20a3640 .functor NOT 1, v0x209ead0_0, C4<0>, C4<0>, C4<0>;
L_0x20a3740 .functor OR 1, L_0x20a3640, v0x209ed50_0, C4<0>, C4<0>;
L_0x20a3800 .functor AND 1, L_0x20a33d0, L_0x20a3740, C4<1>, C4<1>;
L_0x20a39b0 .functor XNOR 1, L_0x20a32c0, L_0x20a3800, C4<0>, C4<0>;
v0x2049c00_0 .net *"_ivl_0", 0 0, L_0x204a6b0;  1 drivers
v0x204a000_0 .net *"_ivl_12", 0 0, L_0x20a2f40;  1 drivers
v0x204a3e0_0 .net *"_ivl_14", 0 0, L_0x20a2fb0;  1 drivers
v0x204a7c0_0 .net *"_ivl_16", 0 0, L_0x20a30c0;  1 drivers
v0x204aba0_0 .net *"_ivl_18", 0 0, L_0x20a3180;  1 drivers
v0x204af80_0 .net *"_ivl_2", 0 0, L_0x204aa90;  1 drivers
v0x204b200_0 .net *"_ivl_20", 0 0, L_0x20a3250;  1 drivers
v0x209d040_0 .net *"_ivl_24", 0 0, L_0x20a3440;  1 drivers
v0x209d120_0 .net *"_ivl_26", 0 0, L_0x20a34b0;  1 drivers
v0x209d200_0 .net *"_ivl_28", 0 0, L_0x20a33d0;  1 drivers
v0x209d2e0_0 .net *"_ivl_30", 0 0, L_0x20a3640;  1 drivers
v0x209d3c0_0 .net *"_ivl_32", 0 0, L_0x20a3740;  1 drivers
v0x209d4a0_0 .net *"_ivl_36", 0 0, L_0x20a39b0;  1 drivers
L_0x7f0aa8671018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x209d560_0 .net *"_ivl_38", 0 0, L_0x7f0aa8671018;  1 drivers
v0x209d640_0 .net *"_ivl_4", 0 0, L_0x204ae70;  1 drivers
v0x209d720_0 .net *"_ivl_6", 0 0, L_0x204b0f0;  1 drivers
v0x209d800_0 .net *"_ivl_8", 0 0, L_0x20623d0;  1 drivers
v0x209d8e0_0 .net "a", 0 0, v0x209ead0_0;  alias, 1 drivers
v0x209d9a0_0 .net "b", 0 0, v0x209eb70_0;  alias, 1 drivers
v0x209da60_0 .net "c", 0 0, v0x209ec10_0;  alias, 1 drivers
v0x209db20_0 .net "d", 0 0, v0x209ed50_0;  alias, 1 drivers
v0x209dbe0_0 .net "out_pos", 0 0, L_0x20a3ac0;  alias, 1 drivers
v0x209dca0_0 .net "out_sop", 0 0, L_0x2079280;  alias, 1 drivers
v0x209dd60_0 .net "pos0", 0 0, L_0x20a32c0;  1 drivers
v0x209de20_0 .net "pos1", 0 0, L_0x20a3800;  1 drivers
L_0x20a3ac0 .functor MUXZ 1, L_0x7f0aa8671018, L_0x20a32c0, L_0x20a39b0, C4<>;
S_0x209dfa0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2057950;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x209ead0_0 .var "a", 0 0;
v0x209eb70_0 .var "b", 0 0;
v0x209ec10_0 .var "c", 0 0;
v0x209ecb0_0 .net "clk", 0 0, v0x20a23b0_0;  1 drivers
v0x209ed50_0 .var "d", 0 0;
v0x209ee40_0 .var/2u "fail", 0 0;
v0x209eee0_0 .var/2u "fail1", 0 0;
v0x209ef80_0 .net "tb_match", 0 0, L_0x20a67d0;  alias, 1 drivers
v0x209f020_0 .var "wavedrom_enable", 0 0;
v0x209f0c0_0 .var "wavedrom_title", 511 0;
E_0x2056130/0 .event negedge, v0x209ecb0_0;
E_0x2056130/1 .event posedge, v0x209ecb0_0;
E_0x2056130 .event/or E_0x2056130/0, E_0x2056130/1;
S_0x209e2d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x209dfa0;
 .timescale -12 -12;
v0x209e510_0 .var/2s "i", 31 0;
E_0x2055fd0 .event posedge, v0x209ecb0_0;
S_0x209e610 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x209dfa0;
 .timescale -12 -12;
v0x209e810_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x209e8f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x209dfa0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x209f2a0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2057950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x20a3c70 .functor NOT 1, v0x209ead0_0, C4<0>, C4<0>, C4<0>;
L_0x20a3d00 .functor NOT 1, v0x209eb70_0, C4<0>, C4<0>, C4<0>;
L_0x20a3ea0 .functor AND 1, L_0x20a3c70, L_0x20a3d00, C4<1>, C4<1>;
L_0x20a3fb0 .functor NOT 1, v0x209ec10_0, C4<0>, C4<0>, C4<0>;
L_0x20a4160 .functor AND 1, L_0x20a3ea0, L_0x20a3fb0, C4<1>, C4<1>;
L_0x20a4270 .functor NOT 1, v0x209ed50_0, C4<0>, C4<0>, C4<0>;
L_0x20a4430 .functor AND 1, L_0x20a4160, L_0x20a4270, C4<1>, C4<1>;
L_0x20a4540 .functor NOT 1, v0x209ead0_0, C4<0>, C4<0>, C4<0>;
L_0x20a4710 .functor NOT 1, v0x209eb70_0, C4<0>, C4<0>, C4<0>;
L_0x20a4780 .functor AND 1, L_0x20a4540, L_0x20a4710, C4<1>, C4<1>;
L_0x20a48f0 .functor AND 1, L_0x20a4780, v0x209ec10_0, C4<1>, C4<1>;
L_0x20a4960 .functor AND 1, L_0x20a48f0, v0x209ed50_0, C4<1>, C4<1>;
L_0x20a4a90 .functor OR 1, L_0x20a4430, L_0x20a4960, C4<0>, C4<0>;
L_0x20a4ba0 .functor AND 1, v0x209ead0_0, v0x209eb70_0, C4<1>, C4<1>;
L_0x20a4a20 .functor AND 1, L_0x20a4ba0, v0x209ec10_0, C4<1>, C4<1>;
L_0x20a4ce0 .functor AND 1, L_0x20a4a20, v0x209ed50_0, C4<1>, C4<1>;
L_0x20a4e30 .functor OR 1, L_0x20a4a90, L_0x20a4ce0, C4<0>, C4<0>;
L_0x20a4f90 .functor OR 1, v0x209ead0_0, v0x209eb70_0, C4<0>, C4<0>;
L_0x20a50a0 .functor NOT 1, v0x209ec10_0, C4<0>, C4<0>, C4<0>;
L_0x20a5110 .functor OR 1, L_0x20a4f90, L_0x20a50a0, C4<0>, C4<0>;
L_0x20a52d0 .functor NOT 1, v0x209ed50_0, C4<0>, C4<0>, C4<0>;
L_0x20a5340 .functor OR 1, L_0x20a5110, L_0x20a52d0, C4<0>, C4<0>;
L_0x20a5510 .functor NOT 1, v0x209eb70_0, C4<0>, C4<0>, C4<0>;
L_0x20a5580 .functor OR 1, v0x209ead0_0, L_0x20a5510, C4<0>, C4<0>;
L_0x20a5710 .functor NOT 1, v0x209ec10_0, C4<0>, C4<0>, C4<0>;
L_0x20a5780 .functor OR 1, L_0x20a5580, L_0x20a5710, C4<0>, C4<0>;
L_0x20a5970 .functor OR 1, L_0x20a5780, v0x209ed50_0, C4<0>, C4<0>;
L_0x20a5a30 .functor AND 1, L_0x20a5340, L_0x20a5970, C4<1>, C4<1>;
L_0x20a5c30 .functor NOT 1, v0x209ead0_0, C4<0>, C4<0>, C4<0>;
L_0x20a5ca0 .functor OR 1, L_0x20a5c30, v0x209eb70_0, C4<0>, C4<0>;
L_0x20a5e60 .functor NOT 1, v0x209ec10_0, C4<0>, C4<0>, C4<0>;
L_0x20a5ed0 .functor OR 1, L_0x20a5ca0, L_0x20a5e60, C4<0>, C4<0>;
L_0x20a60f0 .functor OR 1, L_0x20a5ed0, v0x209ed50_0, C4<0>, C4<0>;
L_0x20a61b0 .functor AND 1, L_0x20a5a30, L_0x20a60f0, C4<1>, C4<1>;
v0x209f460_0 .net *"_ivl_0", 0 0, L_0x20a3c70;  1 drivers
v0x209f540_0 .net *"_ivl_10", 0 0, L_0x20a4270;  1 drivers
v0x209f620_0 .net *"_ivl_12", 0 0, L_0x20a4430;  1 drivers
v0x209f710_0 .net *"_ivl_14", 0 0, L_0x20a4540;  1 drivers
v0x209f7f0_0 .net *"_ivl_16", 0 0, L_0x20a4710;  1 drivers
v0x209f920_0 .net *"_ivl_18", 0 0, L_0x20a4780;  1 drivers
v0x209fa00_0 .net *"_ivl_2", 0 0, L_0x20a3d00;  1 drivers
v0x209fae0_0 .net *"_ivl_20", 0 0, L_0x20a48f0;  1 drivers
v0x209fbc0_0 .net *"_ivl_22", 0 0, L_0x20a4960;  1 drivers
v0x209fd30_0 .net *"_ivl_24", 0 0, L_0x20a4a90;  1 drivers
v0x209fe10_0 .net *"_ivl_26", 0 0, L_0x20a4ba0;  1 drivers
v0x209fef0_0 .net *"_ivl_28", 0 0, L_0x20a4a20;  1 drivers
v0x209ffd0_0 .net *"_ivl_30", 0 0, L_0x20a4ce0;  1 drivers
v0x20a00b0_0 .net *"_ivl_34", 0 0, L_0x20a4f90;  1 drivers
v0x20a0190_0 .net *"_ivl_36", 0 0, L_0x20a50a0;  1 drivers
v0x20a0270_0 .net *"_ivl_38", 0 0, L_0x20a5110;  1 drivers
v0x20a0350_0 .net *"_ivl_4", 0 0, L_0x20a3ea0;  1 drivers
v0x20a0540_0 .net *"_ivl_40", 0 0, L_0x20a52d0;  1 drivers
v0x20a0620_0 .net *"_ivl_42", 0 0, L_0x20a5340;  1 drivers
v0x20a0700_0 .net *"_ivl_44", 0 0, L_0x20a5510;  1 drivers
v0x20a07e0_0 .net *"_ivl_46", 0 0, L_0x20a5580;  1 drivers
v0x20a08c0_0 .net *"_ivl_48", 0 0, L_0x20a5710;  1 drivers
v0x20a09a0_0 .net *"_ivl_50", 0 0, L_0x20a5780;  1 drivers
v0x20a0a80_0 .net *"_ivl_52", 0 0, L_0x20a5970;  1 drivers
v0x20a0b60_0 .net *"_ivl_54", 0 0, L_0x20a5a30;  1 drivers
v0x20a0c40_0 .net *"_ivl_56", 0 0, L_0x20a5c30;  1 drivers
v0x20a0d20_0 .net *"_ivl_58", 0 0, L_0x20a5ca0;  1 drivers
v0x20a0e00_0 .net *"_ivl_6", 0 0, L_0x20a3fb0;  1 drivers
v0x20a0ee0_0 .net *"_ivl_60", 0 0, L_0x20a5e60;  1 drivers
v0x20a0fc0_0 .net *"_ivl_62", 0 0, L_0x20a5ed0;  1 drivers
v0x20a10a0_0 .net *"_ivl_64", 0 0, L_0x20a60f0;  1 drivers
v0x20a1180_0 .net *"_ivl_8", 0 0, L_0x20a4160;  1 drivers
v0x20a1260_0 .net "a", 0 0, v0x209ead0_0;  alias, 1 drivers
v0x20a1510_0 .net "b", 0 0, v0x209eb70_0;  alias, 1 drivers
v0x20a1600_0 .net "c", 0 0, v0x209ec10_0;  alias, 1 drivers
v0x20a16f0_0 .net "d", 0 0, v0x209ed50_0;  alias, 1 drivers
v0x20a17e0_0 .net "out_pos", 0 0, L_0x20a61b0;  alias, 1 drivers
v0x20a18a0_0 .net "out_sop", 0 0, L_0x20a4e30;  alias, 1 drivers
S_0x20a1a20 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2057950;
 .timescale -12 -12;
E_0x203f9f0 .event anyedge, v0x20a2810_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x20a2810_0;
    %nor/r;
    %assign/vec4 v0x20a2810_0, 0;
    %wait E_0x203f9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x209dfa0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x209ee40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x209eee0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x209dfa0;
T_4 ;
    %wait E_0x2056130;
    %load/vec4 v0x209ef80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x209ee40_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x209dfa0;
T_5 ;
    %wait E_0x2055fd0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x209ed50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209ec10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209eb70_0, 0;
    %assign/vec4 v0x209ead0_0, 0;
    %wait E_0x2055fd0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x209ed50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209ec10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209eb70_0, 0;
    %assign/vec4 v0x209ead0_0, 0;
    %wait E_0x2055fd0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x209ed50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209ec10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209eb70_0, 0;
    %assign/vec4 v0x209ead0_0, 0;
    %wait E_0x2055fd0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x209ed50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209ec10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209eb70_0, 0;
    %assign/vec4 v0x209ead0_0, 0;
    %wait E_0x2055fd0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x209ed50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209ec10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209eb70_0, 0;
    %assign/vec4 v0x209ead0_0, 0;
    %wait E_0x2055fd0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x209ed50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209ec10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209eb70_0, 0;
    %assign/vec4 v0x209ead0_0, 0;
    %wait E_0x2055fd0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x209ed50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209ec10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209eb70_0, 0;
    %assign/vec4 v0x209ead0_0, 0;
    %wait E_0x2055fd0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x209ed50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209ec10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209eb70_0, 0;
    %assign/vec4 v0x209ead0_0, 0;
    %wait E_0x2055fd0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x209ed50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209ec10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209eb70_0, 0;
    %assign/vec4 v0x209ead0_0, 0;
    %wait E_0x2055fd0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x209ed50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209ec10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209eb70_0, 0;
    %assign/vec4 v0x209ead0_0, 0;
    %wait E_0x2055fd0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x209ed50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209ec10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209eb70_0, 0;
    %assign/vec4 v0x209ead0_0, 0;
    %wait E_0x2055fd0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x209ed50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209ec10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209eb70_0, 0;
    %assign/vec4 v0x209ead0_0, 0;
    %wait E_0x2055fd0;
    %load/vec4 v0x209ee40_0;
    %store/vec4 v0x209eee0_0, 0, 1;
    %fork t_1, S_0x209e2d0;
    %jmp t_0;
    .scope S_0x209e2d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x209e510_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x209e510_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2055fd0;
    %load/vec4 v0x209e510_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x209ed50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209ec10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209eb70_0, 0;
    %assign/vec4 v0x209ead0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x209e510_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x209e510_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x209dfa0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2056130;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x209ed50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209ec10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209eb70_0, 0;
    %assign/vec4 v0x209ead0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x209ee40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x209eee0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2057950;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20a23b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20a2810_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2057950;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x20a23b0_0;
    %inv;
    %store/vec4 v0x20a23b0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2057950;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x209ecb0_0, v0x20a2980_0, v0x20a21d0_0, v0x20a2270_0, v0x20a2310_0, v0x20a2450_0, v0x20a26d0_0, v0x20a2630_0, v0x20a2590_0, v0x20a24f0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2057950;
T_9 ;
    %load/vec4 v0x20a2770_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x20a2770_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20a2770_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x20a2770_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x20a2770_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x20a2770_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x20a2770_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x20a2770_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x20a2770_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x20a2770_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2057950;
T_10 ;
    %wait E_0x2056130;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20a2770_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20a2770_0, 4, 32;
    %load/vec4 v0x20a28b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x20a2770_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20a2770_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20a2770_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20a2770_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x20a26d0_0;
    %load/vec4 v0x20a26d0_0;
    %load/vec4 v0x20a2630_0;
    %xor;
    %load/vec4 v0x20a26d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x20a2770_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20a2770_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x20a2770_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20a2770_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x20a2590_0;
    %load/vec4 v0x20a2590_0;
    %load/vec4 v0x20a24f0_0;
    %xor;
    %load/vec4 v0x20a2590_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x20a2770_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20a2770_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x20a2770_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20a2770_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/ece241_2013_q2/iter0/response1/top_module.sv";
