[
	{
		"original_line": "	access = FF;", 
		"bug_line": "	access = FF",
		"error_description": "Missing semicolon at the end of the assignment statement in the nature definition. This causes a syntax error as the next token 'units' becomes part of the same statement, making the parser fail."
	},
	{
		"original_line": "      @ ( initial_step ) begin", 
		"bug_line": "      ( initial_step ) begin",
		"error_description": "Missing '@' symbol for event control"
	},
	{
		"original_line": "freq_current fout;", 
		"bug_line": "freq_current fout",
		"error_description": "Missing semicolon at the end of the discipline declaration. VerilogA requires semicolons to terminate declaration statements."
	},
	{
		"original_line": "   real tlast_cross;", 
		"bug_line": "   real tlast_cross",
		"error_description": "Missing semicolon at the end of the variable declaration statement"
	},
	{
		"original_line": "real fout_val;", 
		"bug_line": "reel fout_val;",
		"error_description": "The keyword 'reel' is misspelled. The correct data type declaration for real numbers in VerilogA is 'real', not 'reel'."
	},
	{
		"original_line": "fout_val = 1/(2*($abstime-tlast_cross));", 
		"bug_line": "fout_val = 1/(2*($abstime-tlast_cross);",
		"error_description": "Unbalanced parentheses - removed one closing parenthesis, creating mismatched parentheses in the expression."
	},
	{
		"original_line": "module freq_meter(vp,vn,fout);", 
		"bug_line": "module freq_meter(vp vn,fout);",
		"error_description": "Missing comma between port identifiers vp and vn in the port list, causing a syntax error where the parser expects either a comma or closing parenthesis after vp."
	},
	{
		"original_line": "         if (log_to_file ) begin", 
		"bug_line": "         if (log_to_file  begin",
		"error_description": "Missing closing parenthesis ')' for the if condition, resulting in unbalanced parentheses"
	},
	{
		"original_line": "      @ ( cross (V(vp,vn),0,1.0, vp.potential.abstol) ) begin", 
		"bug_line": "      @ ( cross (V(vp,vn),0,1.0 vp.potential.abstol) ) begin",
		"error_description": "Missing comma between arguments in cross function call. The comma separating the third argument (1.0) and fourth argument (vp.potential.abstol) was removed, causing a syntax error due to unseparated parameters."
	},
	{
		"original_line": "      if (log_to_file) begin", 
		"bug_line": "      if (log_to_file begin",
		"error_description": "Missing closing parenthesis ')' in the conditional expression before the 'begin' keyword"
	},
	{
		"original_line": "enddiscipline", 
		"bug_line": "enddisciplin",
		"error_description": "Misspelled keyword 'enddisciplin' (missing final 'e') causes undefined identifier error since 'enddiscipline' is the correct reserved word for closing discipline blocks."
	},
	{
		"original_line": "      @ ( final_step ) begin", 
		"bug_line": "      @ ( final_step  begin",
		"error_description": "Missing closing parenthesis for the event control expression, causing unbalanced parentheses and a syntax error."
	},
	{
		"original_line": "      FF(fout) <+ fout_val;", 
		"bug_line": "      FF(fout) <+ fout_val",
		"error_description": "Missing semicolon at the end of the statement"
	},
	{
		"original_line": "         tlast_cross = $abstime;", 
		"bug_line": "         tlast_cross = $abstime",
		"error_description": "Missing semicolon at the end of the assignment statement, causing unterminated expression"
	},
	{
		"original_line": "      FF(fout) <+ fout_val;", 
		"bug_line": "      FF(fout) <+ fout_val",
		"error_description": "Missing semicolon at the end of the analog statement"
	},
	{
		"original_line": "      analog begin", 
		"bug_line": "      anlog begin",
		"error_description": "Misspelled keyword 'analog' as 'anlog', which is not a valid VerilogA keyword for starting an analog block."
	},
	{
		"original_line": "endnature", 
		"bug_line": "endnatur",
		"error_description": "Missing 'e' in 'endnature' keyword causes unterminated nature block since the compiler doesn't recognize the misspelled directive."
	},
	{
		"original_line": "fout_val = 1/(2*($abstime-tlast_cross));", 
		"bug_line": "fout_val 1/(2*($abstime-tlast_cross));",
		"error_description": "Missing assignment operator '=' between variable and expression"
	},
	{
		"original_line": "   analog begin", 
		"bug_line": "   analog begn",
		"error_description": "Misspelled 'begin' keyword as 'begn', causing unrecognized block start"
	},
	{
		"original_line": "freq_current fout;", 
		"bug_line": "freq_current fout",
		"error_description": "Missing semicolon at the end of the port declaration, causing a syntax error as port declarations must be terminated with semicolons."
	}
]