// Seed: 3730804248
module module_0;
endmodule
module module_1 #(
    parameter id_1 = 32'd47,
    parameter id_3 = 32'd38
) (
    _id_1,
    id_2,
    _id_3
);
  input wire _id_3;
  input wire id_2;
  inout wire _id_1;
  module_0 modCall_1 ();
  logic [id_3  +  {  id_1  ,  id_1  ,  id_3  -  1  ,  -1  &  1  } : 1] id_4 = id_1;
endmodule
module module_2 #(
    parameter id_0 = 32'd59,
    parameter id_5 = 32'd85
) (
    input wire  _id_0,
    input uwire id_1,
    input tri0  id_2
);
  wire id_4, _id_5, id_6;
  assign id_5 = ~id_5;
  module_0 modCall_1 ();
  wire [1 : -1] id_7;
  wire id_8;
  logic [1 : 1  == $realtime] id_9;
  ;
  logic [{  1  &  id_5  ,  -1  } : id_0] id_10;
endmodule
