# Floating-Point_MAF

This project contatins the VHDL code for a Single-Precision Floating-Point Multiply-Add-Fused for FPGAs. It also contains the simulator for the unit. The simulator is written in C. For more information about the design and implementation, please refer to the [report](/Ahmed_Youssef_
Report.pdf)
