7800x3d,Cpp_Shared_Mutex,empty_cs,1,4.16e+07
7800x3d,Cpp_Shared_Mutex,empty_cs,2,1.52e+07
7800x3d,Cpp_Shared_Mutex,empty_cs,3,6.21e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,4,6.07e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,5,6.02e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,6,5.93e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,7,5.69e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,8,5.49e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,9,5.62e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,10,5.68e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,11,5.69e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,12,5.78e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,13,5.70e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,14,5.53e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,15,5.50e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,16,5.53e+06
7800x3d,Cpp_Shared_Mutex,small_cs,1,7.01e+06
7800x3d,Cpp_Shared_Mutex,small_cs,2,2.13e+06
7800x3d,Cpp_Shared_Mutex,small_cs,3,2.35e+06
7800x3d,Cpp_Shared_Mutex,small_cs,4,2.21e+06
7800x3d,Cpp_Shared_Mutex,small_cs,5,2.29e+06
7800x3d,Cpp_Shared_Mutex,small_cs,6,2.17e+06
7800x3d,Cpp_Shared_Mutex,small_cs,7,1.91e+06
7800x3d,Cpp_Shared_Mutex,small_cs,8,1.90e+06
7800x3d,Cpp_Shared_Mutex,small_cs,9,1.89e+06
7800x3d,Cpp_Shared_Mutex,small_cs,10,1.89e+06
7800x3d,Cpp_Shared_Mutex,small_cs,11,1.87e+06
7800x3d,Cpp_Shared_Mutex,small_cs,12,1.85e+06
7800x3d,Cpp_Shared_Mutex,small_cs,13,1.82e+06
7800x3d,Cpp_Shared_Mutex,small_cs,14,1.80e+06
7800x3d,Cpp_Shared_Mutex,small_cs,15,1.79e+06
7800x3d,Cpp_Shared_Mutex,small_cs,16,1.80e+06
7800x3d,C-RMR-RW-Lock,empty_cs,1,1.56e+07
7800x3d,C-RMR-RW-Lock,empty_cs,2,1.17e+07
7800x3d,C-RMR-RW-Lock,empty_cs,3,9.45e+06
7800x3d,C-RMR-RW-Lock,empty_cs,4,8.77e+06
7800x3d,C-RMR-RW-Lock,empty_cs,5,8.65e+06
7800x3d,C-RMR-RW-Lock,empty_cs,6,8.74e+06
7800x3d,C-RMR-RW-Lock,empty_cs,7,8.94e+06
7800x3d,C-RMR-RW-Lock,empty_cs,8,8.77e+06
7800x3d,C-RMR-RW-Lock,empty_cs,9,8.84e+06
7800x3d,C-RMR-RW-Lock,empty_cs,10,8.72e+06
7800x3d,C-RMR-RW-Lock,empty_cs,11,8.49e+06
7800x3d,C-RMR-RW-Lock,empty_cs,12,8.38e+06
7800x3d,C-RMR-RW-Lock,empty_cs,13,8.19e+06
7800x3d,C-RMR-RW-Lock,empty_cs,14,8.01e+06
7800x3d,C-RMR-RW-Lock,empty_cs,15,7.82e+06
7800x3d,C-RMR-RW-Lock,empty_cs,16,4.53e+06
7800x3d,C-RMR-RW-Lock,small_cs,1,5.91e+06
7800x3d,C-RMR-RW-Lock,small_cs,2,5.89e+06
7800x3d,C-RMR-RW-Lock,small_cs,3,6.08e+06
7800x3d,C-RMR-RW-Lock,small_cs,4,5.94e+06
7800x3d,C-RMR-RW-Lock,small_cs,5,5.94e+06
7800x3d,C-RMR-RW-Lock,small_cs,6,5.97e+06
7800x3d,C-RMR-RW-Lock,small_cs,7,5.99e+06
7800x3d,C-RMR-RW-Lock,small_cs,8,5.76e+06
7800x3d,C-RMR-RW-Lock,small_cs,9,5.66e+06
7800x3d,C-RMR-RW-Lock,small_cs,10,5.59e+06
7800x3d,C-RMR-RW-Lock,small_cs,11,5.52e+06
7800x3d,C-RMR-RW-Lock,small_cs,12,5.45e+06
7800x3d,C-RMR-RW-Lock,small_cs,13,5.36e+06
7800x3d,C-RMR-RW-Lock,small_cs,14,5.30e+06
7800x3d,C-RMR-RW-Lock,small_cs,15,5.24e+06
7800x3d,C-RMR-RW-Lock,small_cs,16,3.19e+06
7800x3d,Mrw-Lock,empty_cs,1,1.30e+07
7800x3d,Mrw-Lock,empty_cs,2,3.28e+06
7800x3d,Mrw-Lock,empty_cs,3,5.15e+06
7800x3d,Mrw-Lock,empty_cs,4,6.27e+06
7800x3d,Mrw-Lock,empty_cs,5,6.95e+06
7800x3d,Mrw-Lock,empty_cs,6,7.33e+06
7800x3d,Mrw-Lock,empty_cs,7,7.63e+06
7800x3d,Mrw-Lock,empty_cs,8,7.58e+06
7800x3d,Mrw-Lock,empty_cs,9,7.59e+06
7800x3d,Mrw-Lock,empty_cs,10,7.54e+06
7800x3d,Mrw-Lock,empty_cs,11,7.53e+06
7800x3d,Mrw-Lock,empty_cs,12,7.41e+06
7800x3d,Mrw-Lock,empty_cs,13,7.34e+06
7800x3d,Mrw-Lock,empty_cs,14,7.21e+06
7800x3d,Mrw-Lock,empty_cs,15,7.05e+06
7800x3d,Mrw-Lock,empty_cs,16,4.45e+06
7800x3d,Mrw-Lock,small_cs,1,5.53e+06
7800x3d,Mrw-Lock,small_cs,2,2.56e+06
7800x3d,Mrw-Lock,small_cs,3,3.36e+06
7800x3d,Mrw-Lock,small_cs,4,3.96e+06
7800x3d,Mrw-Lock,small_cs,5,4.39e+06
7800x3d,Mrw-Lock,small_cs,6,4.82e+06
7800x3d,Mrw-Lock,small_cs,7,5.12e+06
7800x3d,Mrw-Lock,small_cs,8,5.15e+06
7800x3d,Mrw-Lock,small_cs,9,5.05e+06
7800x3d,Mrw-Lock,small_cs,10,4.99e+06
7800x3d,Mrw-Lock,small_cs,11,4.92e+06
7800x3d,Mrw-Lock,small_cs,12,4.86e+06
7800x3d,Mrw-Lock,small_cs,13,4.84e+06
7800x3d,Mrw-Lock,small_cs,14,4.81e+06
7800x3d,Mrw-Lock,small_cs,15,4.75e+06
7800x3d,Mrw-Lock,small_cs,16,3.43e+06
7800x3d,Mrw-Lock-Opt,empty_cs,1,1.30e+07
7800x3d,Mrw-Lock-Opt,empty_cs,2,3.74e+06
7800