# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../CSE401_Lab_Project.srcs/sources_1/new/if_id.v" \
"../../../../CSE401_Lab_Project.srcs/sources_1/new/ifetch.v" \
"../../../../CSE401_Lab_Project.srcs/sources_1/new/imem.v" \
"../../../../CSE401_Lab_Project.srcs/sources_1/new/incr.v" \
"../../../../CSE401_Lab_Project.srcs/sources_1/new/mux.v" \
"../../../../CSE401_Lab_Project.srcs/sources_1/new/pc_mod.v" \
"../../../../CSE401_Lab_Project.srcs/sim_1/new/tb_i_fetch_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
