*******************************************************************
*      Copyright (c) 2004 - 2020 Mentor Graphics Corporation      *
*                       All Rights Reserved                       *
*                                                                 *
*                                                                 *
*   THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION   *
*      WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION       *
*        OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.        *
*                                                                 *
* Program : ../bin/Linux-x86_64-O/oasysGui                        *
* Version : 19.2-p002                                             *
* Date    : Fri Jan 10 14:27:22 PST 2020                          *
* Build   : releases/19.2-49727.0-CentOS_6.5-O                    *
*******************************************************************
 config sdc-v1.7-cpd cli cmd explore mxdb
loading: oasys fp rta dft RTTessent-d ctl verify edit bt upf-c aos conc vcd prot int
checked out licenses: psyncore psynfloorplan psyndft psynpower

         date     : Sat Feb 29 23:19:50 EET 2020
         ppid/pid : 20794/20804
         hostname : localhost.localdomain
         arch/os  : x86_64/Linux-3.10.0-1062.12.1.el7.x86_64 
         install  : /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1
         currdir  : /home/vlsi/Desktop/oasys_rtl_qs_ekit
         logfile  : /home/vlsi/Desktop/oasys_rtl_qs_ekit/output/logs/synth.log_another_29_feb.log
         tmpdir   : /tmp/oasys.20794/
> source /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1/tcl/library/history.tcl
> source 1_read_design.tcl
couldn't read file "1_read_design.tcl": no such file or directory
    while executing
"tcl_source 1_read_design.tcl"
> source scripts/1_read_design.tcl
> source scripts/init_design.tcl
> config_shell -echo true
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}
> source /home/vlsi/Desktop/oasys_rtl_qs_ekit/scripts/demo_chip_design_files.tcl
can't read "demo_adder_rtl_dir": no such variable
    while executing
"set search_path "${demo_adder_rtl_dir}/rtl/mips32r1/trunk/Hardware/MIPS32_Standalone ${demo_chip_rtl_dir}/rtl/usb_phy/trunk/rtl/verilog ${demo_chip_rt..."
    (file "/home/vlsi/Desktop/oasys_rtl_qs_ekit/scripts/demo_chip_design_files.tcl" line 4)
    invoked from within
"tcl_source /home/vlsi/Desktop/oasys_rtl_qs_ekit/scripts/demo_chip_design_files.tcl"
can't read "demo_adder_rtl_dir": no such variable
    while executing
"set search_path "${demo_adder_rtl_dir}/rtl/mips32r1/trunk/Hardware/MIPS32_Standalone ${demo_chip_rtl_dir}/rtl/usb_phy/trunk/rtl/verilog ${demo_chip_rt..."
    (file "/home/vlsi/Desktop/oasys_rtl_qs_ekit/scripts/demo_chip_design_files.tcl" line 4)
    invoked from within
"tcl_source /home/vlsi/Desktop/oasys_rtl_qs_ekit/scripts/demo_chip_design_files.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 2 tcl_source $resolvedFilePath"
    (procedure "rt::sourceFile" line 31)
    invoked from within
"rt::sourceFile false false {} /home/vlsi/Desktop/oasys_rtl_qs_ekit/scripts/demo_chip_design_files.tcl"
    ("eval" body line 1)
    invoked from within
"eval $cmd"
    invoked from within
"source ${script_dir}/demo_chip_design_files.tcl"
    (file "scripts/init_design.tcl" line 30)
    invoked from within
"tcl_source scripts/init_design.tcl"
can't read "demo_adder_rtl_dir": no such variable
    while executing
"set search_path "${demo_adder_rtl_dir}/rtl/mips32r1/trunk/Hardware/MIPS32_Standalone ${demo_chip_rtl_dir}/rtl/usb_phy/trunk/rtl/verilog ${demo_chip_rt..."
    (file "/home/vlsi/Desktop/oasys_rtl_qs_ekit/scripts/demo_chip_design_files.tcl" line 4)
    invoked from within
"tcl_source /home/vlsi/Desktop/oasys_rtl_qs_ekit/scripts/demo_chip_design_files.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 2 tcl_source $resolvedFilePath"
    (procedure "rt::sourceFile" line 31)
    invoked from within
"rt::sourceFile false false {} /home/vlsi/Desktop/oasys_rtl_qs_ekit/scripts/demo_chip_design_files.tcl"
    ("eval" body line 1)
    invoked from within
"eval $cmd"
    invoked from within
"source ${script_dir}/demo_chip_design_files.tcl"
    (file "scripts/init_design.tcl" line 30)
    invoked from within
"tcl_source scripts/init_design.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 2 tcl_source $resolvedFilePath"
    (procedure "rt::sourceFile" line 31)
    invoked from within
"rt::sourceFile false false {} scripts/init_design.tcl"
    ("eval" body line 1)
    invoked from within
"eval $cmd"
    invoked from within
"source scripts/init_design.tcl"
    invoked from within
"if {![info exists top_module]} {
source scripts/init_design.tcl
}"
    (file "scripts/1_read_design.tcl" line 19)
    invoked from within
"tcl_source scripts/1_read_design.tcl"
> source scripts/init_design
couldn't read file "scripts/init_design": no such file or directory
    while executing
"tcl_source scripts/init_design"
> source scripts/init_design.tcl
> config_shell -echo true
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}
> source /home/vlsi/Desktop/oasys_rtl_qs_ekit/scripts/demo_chip_design_files.tcl
can't read "demo_adder_rtl_dir": no such variable
    while executing
"set search_path "${demo_adder_rtl_dir}/rtl/mips32r1/trunk/Hardware/MIPS32_Standalone ${demo_chip_rtl_dir}/rtl/usb_phy/trunk/rtl/verilog ${demo_chip_rt..."
    (file "/home/vlsi/Desktop/oasys_rtl_qs_ekit/scripts/demo_chip_design_files.tcl" line 4)
    invoked from within
"tcl_source /home/vlsi/Desktop/oasys_rtl_qs_ekit/scripts/demo_chip_design_files.tcl"
can't read "demo_adder_rtl_dir": no such variable
    while executing
"set search_path "${demo_adder_rtl_dir}/rtl/mips32r1/trunk/Hardware/MIPS32_Standalone ${demo_chip_rtl_dir}/rtl/usb_phy/trunk/rtl/verilog ${demo_chip_rt..."
    (file "/home/vlsi/Desktop/oasys_rtl_qs_ekit/scripts/demo_chip_design_files.tcl" line 4)
    invoked from within
"tcl_source /home/vlsi/Desktop/oasys_rtl_qs_ekit/scripts/demo_chip_design_files.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 2 tcl_source $resolvedFilePath"
    (procedure "rt::sourceFile" line 31)
    invoked from within
"rt::sourceFile false false {} /home/vlsi/Desktop/oasys_rtl_qs_ekit/scripts/demo_chip_design_files.tcl"
    ("eval" body line 1)
    invoked from within
"eval $cmd"
    invoked from within
"source ${script_dir}/demo_chip_design_files.tcl"
    (file "scripts/init_design.tcl" line 30)
    invoked from within
"tcl_source scripts/init_design.tcl"
> source scripts/0_adder_init_design.tcl
> config_shell -echo true
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}
> source /home/vlsi/Desktop/oasys_rtl_qs_ekit/scripts/demo_adder_design_files.tcl

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> source /home/vlsi/Desktop/oasys_rtl_qs_ekit/scripts/read_tech_libs.tcl
> read_library {/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/0p85/NangateOpenCellLibrary_45nm_HVT_worst_low_0p85V_conditional_nldm.lib /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/0p95/NangateOpenCellLibrary_45nm_HVT_worst_low_conditional_nldm.lib /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/LowPowerOpenCellLibrary_worst_low_ccs_0.85v.lib /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/NangateOpenCellLibrary_worst_low_ccs_0.85v.lib /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/LowPowerOpenCellLibrary_low_temp_ccs.lib /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/NangateOpenCellLibrary_low_temp_ccs.lib /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/LowPowerOpenCellLibrary_worst_low_ccs.lib /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/LowPowerOpenCellLibrary_worst_low_ccs.lib.bak /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/IO.lib /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/PLL.lib /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/IO.lib /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/PLL.lib /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/PLL.lib /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/IO.lib /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/0p85/NangateOpenCellLibrary_45nm_SVT_slow_0p85V_conditional_nldm.lib /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/0p95/NangateOpenCellLibrary_45nm_SVT_worst_low_conditional_nldm.lib /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/0p85/NangateOpenCellLibrary_45nm_LVT_slow_0p85V_conditional_nldm.lib /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/0p95/NangateOpenCellLibrary_45nm_LVT_worst_low_conditional_nldm.lib}
reading /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/0p85/NangateOpenCellLibrary_45nm_HVT_worst_low_0p85V_conditional_nldm.lib...
Finished reading. Elapsed time= 1 seconds
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
info:    timer ignores arcs of type 'recovery'  [LIB-117]
info:    timer ignores arcs of type 'asynchronous'  [LIB-117]
info:    timer ignores arcs of type 'three state disable'  [LIB-117]
info:    found transparent arc 'DLH_X1_HVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2_HVT/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X1_HVT/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X2_HVT/D->Q'  [NL-120]
info:    found transparent arc 'TLAT_X1_HVT/D->Q'  [NL-120]
reading /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/0p95/NangateOpenCellLibrary_45nm_HVT_worst_low_conditional_nldm.lib...
Finished reading. Elapsed time= 0 seconds
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
info:    found transparent arc 'DLH_X1_HVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X1_HVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2_HVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2_HVT/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X1_HVT/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X1_HVT/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X2_HVT/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X2_HVT/D->Q'  [NL-120]
info:    found transparent arc 'TLAT_X1_HVT/D->Q'  [NL-120]
info:    found transparent arc 'TLAT_X1_HVT/D->Q'  [NL-120]
reading /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/LowPowerOpenCellLibrary_worst_low_ccs_0.85v.lib...
Finished reading. Elapsed time= 1 seconds
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
warning: extra power/ground pins for standard cell 'AON_BUF_X1' are ignored  [PF-267]
warning: extra power/ground pins for standard cell 'AON_BUF_X2' are ignored  [PF-267]
warning: extra power/ground pins for standard cell 'AON_BUF_X4' are ignored  [PF-267]
warning: extra power/ground pins for standard cell 'AON_INV_X1' are ignored  [PF-267]
warning: extra power/ground pins for standard cell 'AON_INV_X2' are ignored  [PF-267]
warning: extra power/ground pins for standard cell 'AON_INV_X4' are ignored  [PF-267]
reading /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/NangateOpenCellLibrary_worst_low_ccs_0.85v.lib...
Finished reading. Elapsed time= 0 seconds
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
info:    found transparent arc 'DLH_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X2/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X2/D->Q'  [NL-120]
info:    found transparent arc 'TLAT_X1/D->Q'  [NL-120]
info:    found transparent arc 'TLAT_X1/D->Q'  [NL-120]
reading /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/LowPowerOpenCellLibrary_low_temp_ccs.lib...
Finished reading. Elapsed time= 0 seconds
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
warning: library 'LowPowerOpenCellLibrary' already loaded - will only load new group definitions such as templates, types, cells, etc.  [LIB-100]
warning: lu_table_template 'Ccs_rx_cap_7' previously loaded - ignored  [LIB-111]
warning: power_lut_template 'Hidden_power_7' previously loaded - ignored  [LIB-207]
warning: power_lut_template 'Power_7_7' previously loaded - ignored  [LIB-207]
warning: lu_table_template 'Timing_7_7' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'Tristate_disable_7' previously loaded - ignored  [LIB-111]
warning: extra power/ground pins for standard cell 'LowPowerOpenCellLibrary:AON_BUF_X1' are ignored  [PF-267]
warning: cell with name 'AON_BUF_X1' already exists in the database - ignored  [LIB-106]
warning: extra power/ground pins for standard cell 'LowPowerOpenCellLibrary:AON_BUF_X2' are ignored  [PF-267]
warning: cell with name 'AON_BUF_X2' already exists in the database - ignored  [LIB-106]
warning: extra power/ground pins for standard cell 'LowPowerOpenCellLibrary:AON_BUF_X4' are ignored  [PF-267]
warning: cell with name 'AON_BUF_X4' already exists in the database - ignored  [LIB-106]
warning: extra power/ground pins for standard cell 'LowPowerOpenCellLibrary:AON_INV_X1' are ignored  [PF-267]
warning: cell with name 'AON_INV_X1' already exists in the database - ignored  [LIB-106]
warning: extra power/ground pins for standard cell 'LowPowerOpenCellLibrary:AON_INV_X2' are ignored  [PF-267]
warning: cell with name 'AON_INV_X2' already exists in the database - ignored  [LIB-106]
warning: extra power/ground pins for standard cell 'LowPowerOpenCellLibrary:AON_INV_X4' are ignored  [PF-267]
warning: cell with name 'AON_INV_X4' already exists in the database - ignored  [LIB-106]
warning: extra power/ground pins for standard cell 'LowPowerOpenCellLibrary:HEADER_OE_X1' are ignored  [PF-267]
warning: cell with name 'HEADER_OE_X1' already exists in the database - ignored  [LIB-106]
warning: cell with name 'HEADER_OE_X2' already exists in the database - ignored  [LIB-106]
warning: cell with name 'HEADER_OE_X4' already exists in the database - ignored  [LIB-106]
warning: cell with name 'HEADER_X1' already exists in the database - ignored  [LIB-106]
warning: cell with name 'HEADER_X2' already exists in the database - ignored  [LIB-106]
warning: cell with name 'HEADER_X4' already exists in the database - ignored  [LIB-106]
warning: cell with name 'ISO_FENCE0N_X1' already exists in the database - ignored  [LIB-106]
warning: cell with name 'ISO_FENCE0N_X2' already exists in the database - ignored  [LIB-106]
warning: cell with name 'ISO_FENCE0N_X4' already exists in the database - ignored  [LIB-106]
warning: cell with name 'ISO_FENCE0_X1' already exists in the database - ignored  [LIB-106]
reading /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/NangateOpenCellLibrary_low_temp_ccs.lib...
Finished reading. Elapsed time= 0 seconds
-------> Message [LIB-106] suppressed 20 times
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
warning: library 'NangateOpenCellLibrary' already loaded - will only load new group definitions such as templates, types, cells, etc.  [LIB-100]
warning: lu_table_template 'Ccs_rx_cap_7' previously loaded - ignored  [LIB-111]
warning: power_lut_template 'Hidden_power_7' previously loaded - ignored  [LIB-207]
warning: lu_table_template 'Hold_3_3' previously loaded - ignored  [LIB-111]
warning: power_lut_template 'Power_7_7' previously loaded - ignored  [LIB-207]
warning: lu_table_template 'Pulse_width_3' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'Recovery_3_3' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'Removal_3_3' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'Setup_3_3' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'Timing_7_7' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'Tristate_disable_7' previously loaded - ignored  [LIB-111]
warning: cell with name 'AND2_X1' already exists in the database - ignored  [LIB-106]
warning: cell with name 'AND2_X2' already exists in the database - ignored  [LIB-106]
warning: cell with name 'AND2_X4' already exists in the database - ignored  [LIB-106]
warning: cell with name 'AND3_X1' already exists in the database - ignored  [LIB-106]
warning: cell with name 'AND3_X2' already exists in the database - ignored  [LIB-106]
warning: cell with name 'AND3_X4' already exists in the database - ignored  [LIB-106]
warning: cell with name 'AND4_X1' already exists in the database - ignored  [LIB-106]
warning: cell with name 'AND4_X2' already exists in the database - ignored  [LIB-106]
warning: cell with name 'AND4_X4' already exists in the database - ignored  [LIB-106]
warning: cell with name 'ANTENNA_X1' already exists in the database - ignored  [LIB-106]
-------> Message [LIB-106] suppressed 124 times
info:    found transparent arc 'DLH_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X2/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X2/D->Q'  [NL-120]
info:    found transparent arc 'TLAT_X1/D->Q'  [NL-120]
info:    found transparent arc 'TLAT_X1/D->Q'  [NL-120]
reading /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/LowPowerOpenCellLibrary_worst_low_ccs.lib...
Finished reading. Elapsed time= 1 seconds
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
warning: library 'LowPowerOpenCellLibrary' already loaded - will only load new group definitions such as templates, types, cells, etc.  [LIB-100]
warning: operating_condition 'worst_low'previously loaded - ignored  [LIB-113]
warning: lu_table_template 'Ccs_rx_cap_7' previously loaded - ignored  [LIB-111]
warning: power_lut_template 'Hidden_power_7' previously loaded - ignored  [LIB-207]
warning: power_lut_template 'Power_7_7' previously loaded - ignored  [LIB-207]
warning: lu_table_template 'Timing_7_7' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'Tristate_disable_7' previously loaded - ignored  [LIB-111]
warning: extra power/ground pins for standard cell 'LowPowerOpenCellLibrary:AON_BUF_X1' are ignored  [PF-267]
warning: cell with name 'AON_BUF_X1' already exists in the database - ignored  [LIB-106]
warning: extra power/ground pins for standard cell 'LowPowerOpenCellLibrary:AON_BUF_X2' are ignored  [PF-267]
warning: cell with name 'AON_BUF_X2' already exists in the database - ignored  [LIB-106]
warning: extra power/ground pins for standard cell 'LowPowerOpenCellLibrary:AON_BUF_X4' are ignored  [PF-267]
warning: cell with name 'AON_BUF_X4' already exists in the database - ignored  [LIB-106]
warning: extra power/ground pins for standard cell 'LowPowerOpenCellLibrary:AON_INV_X1' are ignored  [PF-267]
warning: cell with name 'AON_INV_X1' already exists in the database - ignored  [LIB-106]
warning: extra power/ground pins for standard cell 'LowPowerOpenCellLibrary:AON_INV_X2' are ignored  [PF-267]
warning: cell with name 'AON_INV_X2' already exists in the database - ignored  [LIB-106]
warning: extra power/ground pins for standard cell 'LowPowerOpenCellLibrary:AON_INV_X4' are ignored  [PF-267]
warning: cell with name 'AON_INV_X4' already exists in the database - ignored  [LIB-106]
warning: cell with name 'HEADER_OE_X1' already exists in the database - ignored  [LIB-106]
warning: cell with name 'HEADER_OE_X2' already exists in the database - ignored  [LIB-106]
warning: cell with name 'HEADER_OE_X4' already exists in the database - ignored  [LIB-106]
warning: cell with name 'HEADER_X1' already exists in the database - ignored  [LIB-106]
warning: cell with name 'HEADER_X2' already exists in the database - ignored  [LIB-106]
warning: cell with name 'HEADER_X4' already exists in the database - ignored  [LIB-106]
warning: cell with name 'ISO_FENCE0N_X1' already exists in the database - ignored  [LIB-106]
warning: cell with name 'ISO_FENCE0N_X2' already exists in the database - ignored  [LIB-106]
warning: cell with name 'ISO_FENCE0N_X4' already exists in the database - ignored  [LIB-106]
reading /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/LowPowerOpenCellLibrary_worst_low_ccs.lib.bak...
Finished reading. Elapsed time= 0 seconds
-------> Message [LIB-106] suppressed 21 times
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
warning: library 'LowPowerOpenCellLibrary' already loaded - will only load new group definitions such as templates, types, cells, etc.  [LIB-100]
warning: operating_condition 'worst_low'previously loaded - ignored  [LIB-113]
warning: lu_table_template 'Ccs_rx_cap_7' previously loaded - ignored  [LIB-111]
warning: power_lut_template 'Hidden_power_7' previously loaded - ignored  [LIB-207]
warning: power_lut_template 'Power_7_7' previously loaded - ignored  [LIB-207]
warning: lu_table_template 'Timing_7_7' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'Tristate_disable_7' previously loaded - ignored  [LIB-111]
warning: extra power/ground pins for standard cell 'LowPowerOpenCellLibrary:AON_BUF_X1' are ignored  [PF-267]
warning: cell with name 'AON_BUF_X1' already exists in the database - ignored  [LIB-106]
warning: extra power/ground pins for standard cell 'LowPowerOpenCellLibrary:AON_BUF_X2' are ignored  [PF-267]
warning: cell with name 'AON_BUF_X2' already exists in the database - ignored  [LIB-106]
warning: extra power/ground pins for standard cell 'LowPowerOpenCellLibrary:AON_BUF_X4' are ignored  [PF-267]
warning: cell with name 'AON_BUF_X4' already exists in the database - ignored  [LIB-106]
warning: extra power/ground pins for standard cell 'LowPowerOpenCellLibrary:AON_INV_X1' are ignored  [PF-267]
warning: cell with name 'AON_INV_X1' already exists in the database - ignored  [LIB-106]
warning: extra power/ground pins for standard cell 'LowPowerOpenCellLibrary:AON_INV_X2' are ignored  [PF-267]
warning: cell with name 'AON_INV_X2' already exists in the database - ignored  [LIB-106]
warning: extra power/ground pins for standard cell 'LowPowerOpenCellLibrary:AON_INV_X4' are ignored  [PF-267]
warning: cell with name 'AON_INV_X4' already exists in the database - ignored  [LIB-106]
warning: cell with name 'HEADER_OE_X1' already exists in the database - ignored  [LIB-106]
warning: cell with name 'HEADER_OE_X2' already exists in the database - ignored  [LIB-106]
warning: cell with name 'HEADER_OE_X4' already exists in the database - ignored  [LIB-106]
warning: cell with name 'HEADER_X1' already exists in the database - ignored  [LIB-106]
warning: cell with name 'HEADER_X2' already exists in the database - ignored  [LIB-106]
warning: cell with name 'HEADER_X4' already exists in the database - ignored  [LIB-106]
warning: cell with name 'ISO_FENCE0N_X1' already exists in the database - ignored  [LIB-106]
warning: cell with name 'ISO_FENCE0N_X2' already exists in the database - ignored  [LIB-106]
warning: cell with name 'ISO_FENCE0N_X4' already exists in the database - ignored  [LIB-106]
reading /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/IO.lib...
Finished reading. Elapsed time= 0 seconds
-------> Message [LIB-106] suppressed 21 times
info:    No technology attribute specified in the library; the technology 'cmos' is assumed.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
reading /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/PLL.lib...
Finished reading. Elapsed time= 0 seconds
info:    No technology attribute specified in the library; the technology 'cmos' is assumed.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
warning: /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/PLL.lib:51, The is_pll_cell attribute is not allowed in the cell group in this context. (Syntax Error Encountered)  [LIB-203]
warning: /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/PLL.lib:68, The is_pll_output_pin attribute is not allowed in the pin group in this context. (Syntax Error Encountered)  [LIB-203]
warning: /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/PLL.lib:104, The is_pll_reference_pin attribute is not allowed in the pin group in this context. (Syntax Error Encountered)  [LIB-203]
warning: /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/PLL.lib:111, The is_pll_feedback_pin attribute is not allowed in the pin group in this context. (Syntax Error Encountered)  [LIB-203]
reading /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib...
Finished reading. Elapsed time= 0 seconds
info:    No technology attribute specified in the library; the technology 'cmos' is assumed.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[9]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[9]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[8]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[8]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[7]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[7]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[6]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[6]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[5]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[5]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[4]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[4]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[3]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[3]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[2]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[2]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[1]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[1]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[0]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[0]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:357), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:362))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:357), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:362), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:367))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'clock' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:363))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'clock' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:368))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:374), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:384))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:374), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:384), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:394))  [LIB-130]
warning: encountered multiple or conflict 'rise_power' for internal power on pin 'clock' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:385))  [LIB-209]
warning: encountered multiple or conflict 'fall_power' for internal power on pin 'clock' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:390))  [LIB-209]
warning: encountered multiple or conflict 'rise_power' for internal power on pin 'clock' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:395))  [LIB-209]
warning: encountered multiple or conflict 'fall_power' for internal power on pin 'clock' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:400))  [LIB-209]
reading /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/IO.lib...
Finished reading. Elapsed time= 0 seconds
info:    No technology attribute specified in the library; the technology 'cmos' is assumed.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
warning: library 'IO' already loaded - will only load new group definitions such as templates, types, cells, etc.  [LIB-100]
warning: operating_condition 'typical'previously loaded - ignored  [LIB-113]
warning: lu_table_template 'delay_template_4x5' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'delay_template_5x1' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'delay_template_6x1' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'delay_template_6x6' previously loaded - ignored  [LIB-111]
warning: power_lut_template 'energy_template_4x5' previously loaded - ignored  [LIB-207]
warning: power_lut_template 'energy_template_6x6' previously loaded - ignored  [LIB-207]
warning: lu_table_template 'hold_template_3x6' previously loaded - ignored  [LIB-111]
warning: power_lut_template 'passive_energy_template_5x1' previously loaded - ignored  [LIB-207]
warning: power_lut_template 'passive_energy_template_6x1' previously loaded - ignored  [LIB-207]
warning: lu_table_template 'recovery_template_3x6' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'recovery_template_6x6' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'removal_template_3x6' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'setup_template_3x6' previously loaded - ignored  [LIB-111]
warning: cell with name 'PADBID' already exists in the database - ignored  [LIB-106]
reading /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/PLL.lib...
Finished reading. Elapsed time= 0 seconds
info:    No technology attribute specified in the library; the technology 'cmos' is assumed.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
warning: /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/PLL.lib:51, The is_pll_cell attribute is not allowed in the cell group in this context. (Syntax Error Encountered)  [LIB-203]
warning: /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/PLL.lib:68, The is_pll_output_pin attribute is not allowed in the pin group in this context. (Syntax Error Encountered)  [LIB-203]
warning: /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/PLL.lib:104, The is_pll_reference_pin attribute is not allowed in the pin group in this context. (Syntax Error Encountered)  [LIB-203]
warning: /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/PLL.lib:111, The is_pll_feedback_pin attribute is not allowed in the pin group in this context. (Syntax Error Encountered)  [LIB-203]
warning: library 'PLL_TYP' already loaded - will only load new group definitions such as templates, types, cells, etc.  [LIB-100]
warning: operating_condition 'TYP'previously loaded - ignored  [LIB-113]
warning: lu_table_template 'li1' previously loaded - ignored  [LIB-111]
warning: cell with name 'PLL' already exists in the database - ignored  [LIB-106]
reading /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib...
Finished reading. Elapsed time= 0 seconds
info:    No technology attribute specified in the library; the technology 'cmos' is assumed.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
warning: library 'MemGen_16_10' already loaded - will only load new group definitions such as templates, types, cells, etc.  [LIB-100]
warning: operating_condition 'typical'previously loaded - ignored  [LIB-113]
warning: lu_table_template 'mem_delay_template' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'mem_constraint_template_1' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'mem_constraint_template_2' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'mem_load_template' previously loaded - ignored  [LIB-111]
warning: power_lut_template 'mem_passive_energy_template' previously loaded - ignored  [LIB-207]
warning: type 'DATA_BUS' previously loaded - ignored  [LIB-114]
warning: type 'ADDR_BUS' previously loaded - ignored  [LIB-114]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[9]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[9]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[8]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[8]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[7]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[7]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[6]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[6]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[5]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[5]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[4]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[4]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[3]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[3]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[2]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[2]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[1]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[1]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[0]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[0]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:357), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:362))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:357), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:362), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:367))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'clock' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:363))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'clock' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:368))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:374), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:384))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:374), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:384), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:394))  [LIB-130]
warning: encountered multiple or conflict 'rise_power' for internal power on pin 'clock' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:385))  [LIB-209]
warning: encountered multiple or conflict 'fall_power' for internal power on pin 'clock' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:390))  [LIB-209]
warning: encountered multiple or conflict 'rise_power' for internal power on pin 'clock' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:395))  [LIB-209]
warning: encountered multiple or conflict 'fall_power' for internal power on pin 'clock' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:400))  [LIB-209]
warning: cell with name 'MemGen_16_10' already exists in the database - ignored  [LIB-106]
reading /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/PLL.lib...
Finished reading. Elapsed time= 0 seconds
info:    No technology attribute specified in the library; the technology 'cmos' is assumed.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
warning: /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/PLL.lib:51, The is_pll_cell attribute is not allowed in the cell group in this context. (Syntax Error Encountered)  [LIB-203]
warning: /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/PLL.lib:68, The is_pll_output_pin attribute is not allowed in the pin group in this context. (Syntax Error Encountered)  [LIB-203]
warning: /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/PLL.lib:104, The is_pll_reference_pin attribute is not allowed in the pin group in this context. (Syntax Error Encountered)  [LIB-203]
warning: /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/PLL.lib:111, The is_pll_feedback_pin attribute is not allowed in the pin group in this context. (Syntax Error Encountered)  [LIB-203]
warning: library 'PLL_TYP' already loaded - will only load new group definitions such as templates, types, cells, etc.  [LIB-100]
warning: operating_condition 'TYP'previously loaded - ignored  [LIB-113]
warning: lu_table_template 'li1' previously loaded - ignored  [LIB-111]
warning: cell with name 'PLL' already exists in the database - ignored  [LIB-106]
reading /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/IO.lib...
Finished reading. Elapsed time= 0 seconds
info:    No technology attribute specified in the library; the technology 'cmos' is assumed.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
warning: library 'IO' already loaded - will only load new group definitions such as templates, types, cells, etc.  [LIB-100]
warning: operating_condition 'typical'previously loaded - ignored  [LIB-113]
warning: lu_table_template 'delay_template_4x5' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'delay_template_5x1' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'delay_template_6x1' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'delay_template_6x6' previously loaded - ignored  [LIB-111]
warning: power_lut_template 'energy_template_4x5' previously loaded - ignored  [LIB-207]
warning: power_lut_template 'energy_template_6x6' previously loaded - ignored  [LIB-207]
warning: lu_table_template 'hold_template_3x6' previously loaded - ignored  [LIB-111]
warning: power_lut_template 'passive_energy_template_5x1' previously loaded - ignored  [LIB-207]
warning: power_lut_template 'passive_energy_template_6x1' previously loaded - ignored  [LIB-207]
warning: lu_table_template 'recovery_template_3x6' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'recovery_template_6x6' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'removal_template_3x6' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'setup_template_3x6' previously loaded - ignored  [LIB-111]
warning: cell with name 'PADBID' already exists in the database - ignored  [LIB-106]
warning: cell with name 'PADCLK' already exists in the database - ignored  [LIB-106]
reading /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib...
Finished reading. Elapsed time= 0 seconds
info:    No technology attribute specified in the library; the technology 'cmos' is assumed.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
warning: library 'MemGen_16_10' already loaded - will only load new group definitions such as templates, types, cells, etc.  [LIB-100]
warning: operating_condition 'typical'previously loaded - ignored  [LIB-113]
warning: lu_table_template 'mem_delay_template' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'mem_constraint_template_1' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'mem_constraint_template_2' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'mem_load_template' previously loaded - ignored  [LIB-111]
warning: power_lut_template 'mem_passive_energy_template' previously loaded - ignored  [LIB-207]
warning: type 'DATA_BUS' previously loaded - ignored  [LIB-114]
warning: type 'ADDR_BUS' previously loaded - ignored  [LIB-114]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[9]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[9]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[8]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[8]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[7]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[7]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[6]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[6]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[5]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[5]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[4]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[4]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[3]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[3]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[2]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[2]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[1]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[1]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[0]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[0]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:357), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:362))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:357), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:362), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:367))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'clock' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:363))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'clock' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:368))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:374), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:384))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:374), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:384), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:394))  [LIB-130]
warning: encountered multiple or conflict 'rise_power' for internal power on pin 'clock' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:385))  [LIB-209]
warning: encountered multiple or conflict 'fall_power' for internal power on pin 'clock' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:390))  [LIB-209]
warning: encountered multiple or conflict 'rise_power' for internal power on pin 'clock' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:395))  [LIB-209]
warning: encountered multiple or conflict 'fall_power' for internal power on pin 'clock' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:400))  [LIB-209]
warning: cell with name 'MemGen_16_10' already exists in the database - ignored  [LIB-106]
reading /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/0p85/NangateOpenCellLibrary_45nm_SVT_slow_0p85V_conditional_nldm.lib...
Finished reading. Elapsed time= 0 seconds
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
info:    found transparent arc 'DLH_X1_SVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X1_SVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X1_SVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X1_SVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X1_SVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2_SVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2_SVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2_SVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2_SVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2_SVT/D->Q'  [NL-120]
reading /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/0p95/NangateOpenCellLibrary_45nm_SVT_worst_low_conditional_nldm.lib...
Finished reading. Elapsed time= 0 seconds
-------> Message [NL-120] suppressed 15 times
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
info:    found transparent arc 'DLH_X1_SVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X1_SVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X1_SVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X1_SVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X1_SVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2_SVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2_SVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2_SVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2_SVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2_SVT/D->Q'  [NL-120]
reading /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/0p85/NangateOpenCellLibrary_45nm_LVT_slow_0p85V_conditional_nldm.lib...
Finished reading. Elapsed time= 1 seconds
-------> Message [NL-120] suppressed 15 times
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
info:    found transparent arc 'DLH_X1_LVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X1_LVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X1_LVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X1_LVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X1_LVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2_LVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2_LVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2_LVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2_LVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2_LVT/D->Q'  [NL-120]
reading /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/0p95/NangateOpenCellLibrary_45nm_LVT_worst_low_conditional_nldm.lib...
Finished reading. Elapsed time= 0 seconds
-------> Message [NL-120] suppressed 15 times
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
info:    found transparent arc 'DLH_X1_LVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X1_LVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X1_LVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X1_LVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X1_LVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2_LVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2_LVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2_LVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2_LVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2_LVT/D->Q'  [NL-120]
-------> Message [NL-120] suppressed 15 times
> create_threshold_voltage_group LVT -lib_cells {NangateOpenCellLibrary_45nm_LVT_0p85/AND2_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/AND2_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/AND2_X4_LVT NangateOpenCellLibrary_45nm_LVT_0p85/AND3_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/AND3_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/AND3_X4_LVT NangateOpenCellLibrary_45nm_LVT_0p85/AND4_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/AND4_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/AND4_X4_LVT NangateOpenCellLibrary_45nm_LVT_0p85/ANTENNA_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/AOI21_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/AOI21_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/AOI21_X4_LVT NangateOpenCellLibrary_45nm_LVT_0p85/AOI22_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/AOI22_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/AOI22_X4_LVT NangateOpenCellLibrary_45nm_LVT_0p85/AOI211_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/AOI211_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/AOI211_X4_LVT NangateOpenCellLibrary_45nm_LVT_0p85/AOI221_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/AOI221_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/AOI221_X4_LVT NangateOpenCellLibrary_45nm_LVT_0p85/AOI222_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/AOI222_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/AOI222_X4_LVT NangateOpenCellLibrary_45nm_LVT_0p85/BUF_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/BUF_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/BUF_X4_LVT NangateOpenCellLibrary_45nm_LVT_0p85/BUF_X8_LVT NangateOpenCellLibrary_45nm_LVT_0p85/BUF_X16_LVT NangateOpenCellLibrary_45nm_LVT_0p85/BUF_X32_LVT NangateOpenCellLibrary_45nm_LVT_0p85/CLKBUF_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/CLKBUF_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/CLKBUF_X3_LVT NangateOpenCellLibrary_45nm_LVT_0p85/CLKGATETST_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/CLKGATETST_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/CLKGATETST_X4_LVT NangateOpenCellLibrary_45nm_LVT_0p85/CLKGATETST_X8_LVT NangateOpenCellLibrary_45nm_LVT_0p85/CLKGATE_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/CLKGATE_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/CLKGATE_X4_LVT NangateOpenCellLibrary_45nm_LVT_0p85/CLKGATE_X8_LVT NangateOpenCellLibrary_45nm_LVT_0p85/DFFRS_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/DFFRS_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/DFFR_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/DFFR_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/DFFS_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/DFFS_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/DFF_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/DFF_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/DLH_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/DLH_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/DLL_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/DLL_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/FA_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/FILLCELL_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/FILLCELL_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/FILLCELL_X4_LVT NangateOpenCellLibrary_45nm_LVT_0p85/FILLCELL_X8_LVT NangateOpenCellLibrary_45nm_LVT_0p85/FILLCELL_X16_LVT NangateOpenCellLibrary_45nm_LVT_0p85/FILLCELL_X32_LVT NangateOpenCellLibrary_45nm_LVT_0p85/HA_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/INV_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/INV_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/INV_X4_LVT NangateOpenCellLibrary_45nm_LVT_0p85/INV_X8_LVT NangateOpenCellLibrary_45nm_LVT_0p85/INV_X16_LVT NangateOpenCellLibrary_45nm_LVT_0p85/INV_X32_LVT NangateOpenCellLibrary_45nm_LVT_0p85/LOGIC0_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/LOGIC1_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/MUX2_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/MUX2_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/NAND2_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/NAND2_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/NAND2_X4_LVT NangateOpenCellLibrary_45nm_LVT_0p85/NAND3_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/NAND3_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/NAND3_X4_LVT NangateOpenCellLibrary_45nm_LVT_0p85/NAND4_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/NAND4_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/NAND4_X4_LVT NangateOpenCellLibrary_45nm_LVT_0p85/NOR2_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/NOR2_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/NOR2_X4_LVT NangateOpenCellLibrary_45nm_LVT_0p85/NOR3_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/NOR3_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/NOR3_X4_LVT NangateOpenCellLibrary_45nm_LVT_0p85/NOR4_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/NOR4_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/NOR4_X4_LVT NangateOpenCellLibrary_45nm_LVT_0p85/OAI21_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/OAI21_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/OAI21_X4_LVT NangateOpenCellLibrary_45nm_LVT_0p85/OAI22_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/OAI22_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/OAI22_X4_LVT NangateOpenCellLibrary_45nm_LVT_0p85/OAI33_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/OAI211_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/OAI211_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/OAI211_X4_LVT ...(34 more)}
> create_threshold_voltage_group SVT -lib_cells {NangateOpenCellLibrary_45nm_SVT_0p85/AND2_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/AND2_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/AND2_X4_SVT NangateOpenCellLibrary_45nm_SVT_0p85/AND3_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/AND3_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/AND3_X4_SVT NangateOpenCellLibrary_45nm_SVT_0p85/AND4_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/AND4_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/AND4_X4_SVT NangateOpenCellLibrary_45nm_SVT_0p85/ANTENNA_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/AOI21_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/AOI21_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/AOI21_X4_SVT NangateOpenCellLibrary_45nm_SVT_0p85/AOI22_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/AOI22_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/AOI22_X4_SVT NangateOpenCellLibrary_45nm_SVT_0p85/AOI211_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/AOI211_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/AOI211_X4_SVT NangateOpenCellLibrary_45nm_SVT_0p85/AOI221_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/AOI221_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/AOI221_X4_SVT NangateOpenCellLibrary_45nm_SVT_0p85/AOI222_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/AOI222_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/AOI222_X4_SVT NangateOpenCellLibrary_45nm_SVT_0p85/BUF_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/BUF_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/BUF_X4_SVT NangateOpenCellLibrary_45nm_SVT_0p85/BUF_X8_SVT NangateOpenCellLibrary_45nm_SVT_0p85/BUF_X16_SVT NangateOpenCellLibrary_45nm_SVT_0p85/BUF_X32_SVT NangateOpenCellLibrary_45nm_SVT_0p85/CLKBUF_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/CLKBUF_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/CLKBUF_X3_SVT NangateOpenCellLibrary_45nm_SVT_0p85/CLKGATETST_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/CLKGATETST_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/CLKGATETST_X4_SVT NangateOpenCellLibrary_45nm_SVT_0p85/CLKGATETST_X8_SVT NangateOpenCellLibrary_45nm_SVT_0p85/CLKGATE_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/CLKGATE_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/CLKGATE_X4_SVT NangateOpenCellLibrary_45nm_SVT_0p85/CLKGATE_X8_SVT NangateOpenCellLibrary_45nm_SVT_0p85/DFFRS_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/DFFRS_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/DFFR_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/DFFR_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/DFFS_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/DFF_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/DFF_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/DLH_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/DLH_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/DLL_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/DLL_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/FA_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/FILLCELL_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/FILLCELL_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/FILLCELL_X4_SVT NangateOpenCellLibrary_45nm_SVT_0p85/FILLCELL_X8_SVT NangateOpenCellLibrary_45nm_SVT_0p85/FILLCELL_X16_SVT NangateOpenCellLibrary_45nm_SVT_0p85/FILLCELL_X32_SVT NangateOpenCellLibrary_45nm_SVT_0p85/HA_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/INV_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/INV_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/INV_X4_SVT NangateOpenCellLibrary_45nm_SVT_0p85/INV_X8_SVT NangateOpenCellLibrary_45nm_SVT_0p85/INV_X16_SVT NangateOpenCellLibrary_45nm_SVT_0p85/INV_X32_SVT NangateOpenCellLibrary_45nm_SVT_0p85/LOGIC0_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/LOGIC1_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/MUX2_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/MUX2_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/NAND2_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/NAND2_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/NAND2_X4_SVT NangateOpenCellLibrary_45nm_SVT_0p85/NAND3_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/NAND3_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/NAND3_X4_SVT NangateOpenCellLibrary_45nm_SVT_0p85/NAND4_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/NAND4_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/NAND4_X4_SVT NangateOpenCellLibrary_45nm_SVT_0p85/NOR2_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/NOR2_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/NOR2_X4_SVT NangateOpenCellLibrary_45nm_SVT_0p85/NOR3_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/NOR3_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/NOR3_X4_SVT NangateOpenCellLibrary_45nm_SVT_0p85/NOR4_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/NOR4_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/NOR4_X4_SVT NangateOpenCellLibrary_45nm_SVT_0p85/OAI21_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/OAI21_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/OAI21_X4_SVT NangateOpenCellLibrary_45nm_SVT_0p85/OAI22_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/OAI22_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/OAI22_X4_SVT NangateOpenCellLibrary_45nm_SVT_0p85/OAI33_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/OAI211_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/OAI211_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/OAI211_X4_SVT NangateOpenCellLibrary_45nm_SVT_0p85/OAI221_X1_SVT ...(34 more)}
> create_threshold_voltage_group HVT -lib_cells {NangateOpenCellLibrary_45nm_HVT_0p85/AND2_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AND2_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AND2_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AND3_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AND3_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AND3_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AND4_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AND4_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AND4_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/ANTENNA_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI21_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI21_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI21_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI22_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI22_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI22_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI211_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI211_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI211_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI221_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI221_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI221_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI222_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI222_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI222_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/BUF_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/BUF_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/BUF_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/BUF_X8_HVT NangateOpenCellLibrary_45nm_HVT_0p85/BUF_X16_HVT NangateOpenCellLibrary_45nm_HVT_0p85/BUF_X32_HVT NangateOpenCellLibrary_45nm_HVT_0p85/CLKBUF_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/CLKBUF_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/CLKBUF_X3_HVT NangateOpenCellLibrary_45nm_HVT_0p85/CLKGATETST_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/CLKGATETST_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/CLKGATETST_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/CLKGATETST_X8_HVT NangateOpenCellLibrary_45nm_HVT_0p85/CLKGATE_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/CLKGATE_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/CLKGATE_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/CLKGATE_X8_HVT NangateOpenCellLibrary_45nm_HVT_0p85/DFFRS_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/DFFRS_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/DFFR_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/DFFR_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/DFFS_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/DFFS_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/DFF_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/DFF_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/DLH_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/DLH_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/DLL_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/DLL_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/FA_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/FILLCELL_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/FILLCELL_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/FILLCELL_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/FILLCELL_X8_HVT NangateOpenCellLibrary_45nm_HVT_0p85/FILLCELL_X16_HVT NangateOpenCellLibrary_45nm_HVT_0p85/FILLCELL_X32_HVT NangateOpenCellLibrary_45nm_HVT_0p85/HA_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/INV_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/INV_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/INV_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/INV_X8_HVT NangateOpenCellLibrary_45nm_HVT_0p85/INV_X16_HVT NangateOpenCellLibrary_45nm_HVT_0p85/INV_X32_HVT NangateOpenCellLibrary_45nm_HVT_0p85/LOGIC0_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/LOGIC1_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/MUX2_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/MUX2_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NAND2_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NAND2_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NAND2_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NAND3_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NAND3_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NAND3_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NAND4_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NAND4_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NAND4_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NOR2_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NOR2_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NOR2_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NOR3_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NOR3_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NOR3_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NOR4_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NOR4_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NOR4_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/OAI21_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/OAI21_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/OAI21_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/OAI22_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/OAI22_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/OAI22_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/OAI33_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/OAI211_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/OAI211_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/OAI211_X4_HVT ...(34 more)}
> read_lef /home/vlsi/Desktop/oasys_rtl_qs_ekit/lefs/tech_lef/NangateOpenCellLibrary.tech.lef
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
note:    the above message has more detailed information, see "message LEF-118"
info:    use manufacturing grid 100  [LEF-110]
info:    Site FreePDK45_38x28_10R_NP_162NW_34O defined in /home/vlsi/Desktop/oasys_rtl_qs_ekit/lefs/tech_lef/NangateOpenCellLibrary.tech.lef  [LEF-119]
> read_lef /home/vlsi/Desktop/oasys_rtl_qs_ekit/lefs/IO.lef
info:    Site IOSite defined in /home/vlsi/Desktop/oasys_rtl_qs_ekit/lefs/IO.lef  [LEF-119]
info:    Site CornerSite defined in /home/vlsi/Desktop/oasys_rtl_qs_ekit/lefs/IO.lef  [LEF-119]
> read_lef /home/vlsi/Desktop/oasys_rtl_qs_ekit/lefs/LowPowerOpenCellLibrary.macro.lef
> read_lef /home/vlsi/Desktop/oasys_rtl_qs_ekit/lefs/MemGen_16_10.lef
info:    Site MemGen_16_10Site defined in /home/vlsi/Desktop/oasys_rtl_qs_ekit/lefs/MemGen_16_10.lef  [LEF-119]
warning: direction (output) of pin 'rd_data[15]' of cell 'MemGen_16_10' in logical/timing library does not match the direction (tristate) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (output) of pin 'rd_data[14]' of cell 'MemGen_16_10' in logical/timing library does not match the direction (tristate) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (output) of pin 'rd_data[13]' of cell 'MemGen_16_10' in logical/timing library does not match the direction (tristate) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (output) of pin 'rd_data[12]' of cell 'MemGen_16_10' in logical/timing library does not match the direction (tristate) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (output) of pin 'rd_data[11]' of cell 'MemGen_16_10' in logical/timing library does not match the direction (tristate) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (output) of pin 'rd_data[10]' of cell 'MemGen_16_10' in logical/timing library does not match the direction (tristate) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (output) of pin 'rd_data[9]' of cell 'MemGen_16_10' in logical/timing library does not match the direction (tristate) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (output) of pin 'rd_data[8]' of cell 'MemGen_16_10' in logical/timing library does not match the direction (tristate) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (output) of pin 'rd_data[7]' of cell 'MemGen_16_10' in logical/timing library does not match the direction (tristate) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (output) of pin 'rd_data[6]' of cell 'MemGen_16_10' in logical/timing library does not match the direction (tristate) from the physical library -direction from logical/timing library overrides  [LEF-100]
> read_lef /home/vlsi/Desktop/oasys_rtl_qs_ekit/lefs/MemGen_16_10.orig.lef
-------> Message [LEF-100] suppressed 6 times
warning: site 'MemGen_16_10Site' read in previously - ignored  [LEF-104]
warning: macro 'MemGen_16_10' read in previously - ignored  [LEF-105]
> read_lef /home/vlsi/Desktop/oasys_rtl_qs_ekit/lefs/NangateOpenCellLibrary.macro.lef
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X16' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X2' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X4' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X8' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'ZN' of cell 'TINV_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Q' of cell 'TLAT_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
> read_lef /home/vlsi/Desktop/oasys_rtl_qs_ekit/lefs/PLL.lef
info:    Site PLLSite defined in /home/vlsi/Desktop/oasys_rtl_qs_ekit/lefs/PLL.lef  [LEF-119]
> read_lef /home/vlsi/Desktop/oasys_rtl_qs_ekit/lefs/tech_lef/NangateOpenCellLibrary.tech.lef
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef /home/vlsi/Desktop/oasys_rtl_qs_ekit/lefs/NangateOpenCellLibrary_SVT.macro.lef
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X1_SVT' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X16_SVT' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X2_SVT' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X4_SVT' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X8_SVT' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'ZN' of cell 'TINV_X1_SVT' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Q' of cell 'TLAT_X1_SVT' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
> read_lef /home/vlsi/Desktop/oasys_rtl_qs_ekit/lefs/NangateOpenCellLibrary_HVT.macro.lef
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X1_HVT' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X16_HVT' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X2_HVT' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
> read_lef /home/vlsi/Desktop/oasys_rtl_qs_ekit/lefs/NangateOpenCellLibrary_LVT.macro.lef
> read_ptf /home/vlsi/Desktop/oasys_rtl_qs_ekit/ptf/NCSU_FreePDK_45nm.ptf
-------> Message [LEF-100] suppressed 11 times
warning: skipping cell ANTENNA_X1_HVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1_HVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2_HVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4_HVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8_HVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16_HVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32_HVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1_HVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1_HVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell ANTENNA_X1_HVT in the library since it does not have delay arcs  [NL-215]
-------> Message [NL-215] suppressed 56 times
info:    extracting RC values from PTF file /home/vlsi/Desktop/oasys_rtl_qs_ekit/ptf/NCSU_FreePDK_45nm.ptf  [CMD-001]
info:    using operating temperature -40.0  [CMD-001]
info:    done extracting RC values from PTF  [CMD-001]
Report Layers RC: 
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
     |Layer Name|Direction|Width  |Spacing|ohm/sq|ohm/um     |cap ff/um |ecap ff/um|cap/Å       
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
1    |metal1    |H        |0.07000|0.07000|     0|  5.4285712|  0.148296|         0|1.4829599e-05
2    |metal2    |V        |0.07000|0.12000|     0|  3.5714285|  0.109236|         0|1.09236e-05  
3    |metal3    |H        |0.07000|0.07000|     0|  3.5714285|    0.1521|         0|1.5209999e-05
4    |metal4    |V        |0.14000|0.14000|     0|        1.5|   0.15446|         0|1.5445999e-05
5    |metal5    |H        |0.14000|0.14000|     0|        1.5|0.15236001|         0|1.5236001e-05
6    |metal6    |V        |0.14000|0.14000|     0|        1.5|   0.15127|         0|1.5127e-05   
7    |metal7    |H        |0.40000|0.40000|     0|     0.1875|    0.1539|         0|1.539e-05    
8    |metal8    |V        |0.40000|0.40000|     0|     0.1875|   0.14979|         0|1.4979e-05   
9    |metal9    |H        |0.80000|0.80000|     0|0.037500001|   0.17227|         0|1.7226999e-05
10   |metal10   |V        |0.80000|0.80000|     0|0.037500001|   0.16977|         0|1.6976999e-05
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
> load_upf /home/vlsi/Desktop/oasys_rtl_qs_ekit/constraints/demo_adder.85.upf
> source /home/vlsi/Desktop/oasys_rtl_qs_ekit/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog {adderPlus.v CLA_generic.v full_adder.v ripple_adder.v} -include /home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_adder/Lab1
info:    File 'adderPlus.v', resolved to path '/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_adder/Lab1/adderPlus.v' using search_path variable.  [CMD-126]
info:    File 'CLA_generic.v', resolved to path '/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_adder/Lab1/CLA_generic.v' using search_path variable.  [CMD-126]
info:    File 'full_adder.v', resolved to path '/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_adder/Lab1/full_adder.v' using search_path variable.  [CMD-126]
info:    File 'ripple_adder.v', resolved to path '/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_adder/Lab1/ripple_adder.v' using search_path variable.  [CMD-126]
warning: overwriting previous definition of module full_adder ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_adder/Lab1/full_adder.v:1)[17])  [VLOG-1206]
warning: overwriting previous definition of module full_adder ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_adder/Lab1/full_adder.v:1)[17])  [VLOG-1206]
> set_max_route_layer 5
Top-most available layer for routing set to metal5
> set_dont_use {NangateOpenCellLibrary_45nm_HVT_0p85/AND2_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AND2_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AND2_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AND3_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AND3_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AND3_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AND4_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AND4_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AND4_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/ANTENNA_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI21_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI21_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI21_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI22_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI22_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI22_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI211_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI211_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI211_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI221_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI221_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI221_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI222_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI222_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI222_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/BUF_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/BUF_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/BUF_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/BUF_X8_HVT NangateOpenCellLibrary_45nm_HVT_0p85/BUF_X16_HVT NangateOpenCellLibrary_45nm_HVT_0p85/BUF_X32_HVT NangateOpenCellLibrary_45nm_HVT_0p85/CLKBUF_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/CLKBUF_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/CLKBUF_X3_HVT NangateOpenCellLibrary_45nm_HVT_0p85/CLKGATETST_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/CLKGATETST_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/CLKGATETST_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/CLKGATETST_X8_HVT NangateOpenCellLibrary_45nm_HVT_0p85/CLKGATE_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/CLKGATE_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/CLKGATE_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/CLKGATE_X8_HVT NangateOpenCellLibrary_45nm_HVT_0p85/DFFRS_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/DFFRS_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/DFFR_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/DFFR_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/DFFS_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/DFFS_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/DFF_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/DFF_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/DLH_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/DLH_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/DLL_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/DLL_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/FA_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/FILLCELL_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/FILLCELL_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/FILLCELL_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/FILLCELL_X8_HVT NangateOpenCellLibrary_45nm_HVT_0p85/FILLCELL_X16_HVT NangateOpenCellLibrary_45nm_HVT_0p85/FILLCELL_X32_HVT NangateOpenCellLibrary_45nm_HVT_0p85/HA_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/INV_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/INV_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/INV_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/INV_X8_HVT NangateOpenCellLibrary_45nm_HVT_0p85/INV_X16_HVT NangateOpenCellLibrary_45nm_HVT_0p85/INV_X32_HVT NangateOpenCellLibrary_45nm_HVT_0p85/LOGIC0_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/LOGIC1_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/MUX2_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/MUX2_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NAND2_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NAND2_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NAND2_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NAND3_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NAND3_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NAND3_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NAND4_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NAND4_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NAND4_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NOR2_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NOR2_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NOR2_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NOR3_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NOR3_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NOR3_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NOR4_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NOR4_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NOR4_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/OAI21_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/OAI21_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/OAI21_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/OAI22_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/OAI22_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/OAI22_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/OAI33_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/OAI211_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/OAI211_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/OAI211_X4_HVT ...(476 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]

-----------------------------

Done preparing design for synthesis

-----------------------------

> check_library
Report Check Library: 
-----+-------------------+------+--------+------+------------------------------------------
     |Item               |Errors|Warnings|Status|Description                               
-----+-------------------+------+--------+------+------------------------------------------
1    |logical_only_cell  |     0|       0|Passed|Logical only cells exist in the libraries 
2    |physical_only_cell |     0|       0|Passed|Physical only cells exist in the libraries
3    |no_basic_gates     |     0|       0|Passed|No basic gates for synthesis or mapping   
4    |no_clock_gate_cells|     0|       0|Passed|No clock-gating cells for clock-gating    
5    |bad_physical_lib   |     0|       0|Passed|Bad physical libraries (no layer etc.)    
-----+-------------------+------+--------+------+------------------------------------------
> synthesize -module ripple_adder
starting synthesize at 00:00:10(cpu)/0:29:12(wall) 86MB(vsz)/337MB(peak)
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'ripple_adder' (depth 1) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_adder/Lab1/ripple_adder.v:3)[7])  [VLOG-400]
info:    synthesizing module 'full_adder' (depth 2) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_adder/Lab1/full_adder.v:1)[7])  [VLOG-400]
info:    module 'full_adder' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'full_adder' (depth 2) (1#2) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_adder/Lab1/full_adder.v:1)[7])  [VLOG-401]
info:    module 'ripple_adder' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'ripple_adder' (depth 1) (2#2) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_adder/Lab1/ripple_adder.v:3)[7])  [VLOG-401]
info:    uniquifying module 'full_adder' for 16 instances  [NL-105]
warning: target library has multiple operating conditions defined, but no default has been set. Assuming default voltage 0.85V, temperature -40.00 and process 1.00  [LIB-218]
finished synthesize at 00:00:10(cpu)/0:29:12(wall) 101MB(vsz)/361MB(peak)
> read_sdc -verbose /home/vlsi/Desktop/oasys_rtl_qs_ekit/constraints/demo_adder_func.sdc
> 
> ######################################################################
> # 
> #  ------------------------------------------------------------------
> #   Design    : demo_chip
> #  ------------------------------------------------------------------
> #     SDC timing constraint file
> #  ------------------------------------------------------------------
> #
> set pad_load            10  
> set transition          0.1
> 
> 
> set_input_delay 0.7 [all_inputs]
> #set_input_delay 0.7 [get_ports usb_plus]
> #  ------------------------------------------------------------------
> #     external conditions
> #  ------------------------------------------------------------------
> set_load                ${pad_load}   [ all_outputs ]
> set_input_transition    ${transition} [ all_inputs ]
> 
> 
> set clock_period        60.0
> set sysclk_multiplier   40
> set usbclk_multiplier   8 
> set clock_margin        0.20
> 
> set io_clock_period     [ expr ${clock_period} / ${sysclk_multiplier} ]
> set io_clock_period_ddr [ expr ${io_clock_period} / 2 ]
> create_clock -name vsysclk -period ${io_clock_period}
> #  ------------------------------------------------------------------
> #     Clock definitions
> #  ------------------------------------------------------------------
> # PLL input clock 10MHz
> #create_clock -name lfxt_clk -period ${clock_period} [ get_ports lfxt_clk ]
> 
> # Main system clock - 400MHz
> #create_generated_clock \
    -name sysclk \
    -source [ get_pins i_MAIN_PLL/REF ] \
    -multiply_by ${sysclk_multiplier} \
    -add -master_clock lfxt_clk \
    [ get_pins i_MAIN_PLL/PLLOUT ]
> 
> # USB clock - 60MHz
> #create_generated_clock \
    -name usbclk \
    -source [ get_pins i_USB_PLL/REF ] \
    -multiply_by ${usbclk_multiplier} \
    -add -master_clock lfxt_clk \
    [ get_pins i_USB_PLL/PLLOUT ]
> 
> # Scan mode clocks 
> #create_clock -name sysclk_byp -period ${clock_period} [ get_ports sysclk_byp ]
> #create_clock -name usbclk_byp -period ${clock_period} [ get_ports usbclk_byp ]
> 
> # Virtual clock for I/O timing
> #create_clock -name vsysclk -period ${io_clock_period}
> 
> # Virtual clock for ddr timing
> #create_clock -name vsysclk_ddr -period ${io_clock_period_ddr}
> 
> 
> # Apply uncertainties to clocks
> #set_clock_uncertainty -setup ${clock_margin} [ get_clocks sysclk ] 
> #set_clock_uncertainty -setup ${clock_margin} [ get_clocks usbclk ] 
> 
> #  ------------------------------------------------------------------
> #     port timings
> #  ------------------------------------------------------------------
> #set_input_delay 0.4 [get_ports usb_minus]
> #set_input_delay 0.4 [get_ports usb_plus]
> #set_input_delay  -clock vsysclk [ expr 0.4 *${io_clock_period}  ] \
    [ remove_from_collection [ all_inputs ] [ get_ports { lfxt_clk usb_plus usb_minus ddr*dq }] ]
> #set_output_delay -clock vsysclk [ expr 0.3 * ${io_clock_period} ] \
    [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> # DDR input timings
> #set_input_delay  -clock vsysclk_ddr [ expr 0.4 * ${io_clock_period_ddr} ] \
        [ get_ports {  ddr*dq* }]
> #set_input_delay 0.7 [get_ports usb_minus]
> #set_input_delay 0.7 [get_ports usb_plus]
> #  ------------------------------------------------------------------
> #     external conditions
> #  ------------------------------------------------------------------
> #set_load                ${pad_load}   [ all_outputs ]
> #set_input_transition    ${transition} [ all_inputs ]
> 
> #  ------------------------------------------------------------------
> #     Exceptions
> #  ------------------------------------------------------------------
> 
> 
> # NMI and reset are asynchronous
> 
> #set_false_path   -from [ get_ports nmi ]
> #set_false_path   -from [ get_ports reset_n ]
> 
> # Power up/down will take long time --> set false paths
> 
> #set_false_path -through [  get_pins {nova0/power_control nova0/power_ack nova1/power_control nova1/power_ack i_usbf/*power_control i_usbf/*power_ack }]
> 
> # All crossings are async
> #set_clock_groups -asynchronous \
    -group lfxt_clk \
    -group sysclk   \
    -group usbclk
> 
> # Block scan clocks with case analysis
> #set_case_analysis 0 [ get_ports   scan_mode  ]
> 
> 
> 
> 
> #############################################################################NOVA SDC#####################################################################################
> ##
> ##set clock_period        2.5
> ##set clock_margin        0.0
> ##
> ##create_clock -name clk -period ${clock_period} [  get_pins { nova*/clk nova*/clk_reg } ]
> ##set_clock_uncertainty -setup ${clock_margin}   [ get_clocks clk ] 
> ##
> ##set_input_delay  -clock clk [ expr 0.5 * $clock_period ] [ remove_from_collection [ all_inputs ] [ get_pins { nova*/clk nova*/clk_reg } ] ]
> ##
> ##set_input_delay  -clock clk [ expr 0.1 * $clock_period ] [ get_ports { reset_n } ]
> ##
> ##
> ##set_output_delay -clock clk [ expr 0.3 * $clock_period ] [ all_outputs ]
> ##
> ### Block feed through paths
> ##set_multicycle_path 2 -setup -from [ all_inputs ] -to [ all_outputs ]
> ##set_multicycle_path 1 -hold  -from [ all_inputs ] -to [ all_outputs ]
> ##
> ######################################################################Processor SDC##################################################################
> ##
> ##set clock_period    2.5
> ##set clock_margin    0.0
> ##
> ##create_clock -name clock -period ${clock_period} [ get_pins i_cpu_sys/clock ]
> ##
> ##
> ##set_clock_uncertainty -setup ${clock_margin}   [ get_clocks clock ] 
> ##
> ##set_input_delay  -clock clock [ expr 0.7 * $clock_period ] [ remove_from_collection [ all_inputs ] [ get_pins i_cpu_sys/clock ] ]
> ##
> ##set_output_delay -clock clock [ expr 0.3 * $clock_period ] [ all_outputs ]
> ##
> ##
> #########################################################
> #
> #
> 
> 
> 
> report_design_metrics
Report Physical info: 
------------------------+------------+-----------+------------
                        |            |Area (squm)|Leakage (uW)
------------------------+------------+-----------+------------
Design Name             |ripple_adder|           |            
  Total Instances       |          64|         81|       0.425
    Macros              |           0|          0|       0.000
    Pads                |           0|          0|       0.000
    Phys                |           0|          0|       0.000
    Blackboxes          |           0|          0|       0.000
    Cells               |          64|         81|       0.425
      Buffers           |           0|          0|       0.000
      Inverters         |          16|          9|       0.044
      Clock-Gates       |           0|          0|       0.000
      Combinational     |          48|         72|       0.380
      Latches           |           0|          0|       0.000
      FlipFlops         |           0|          0|       0.000
       Single-Bit FF    |           0|          0|       0.000
       Multi-Bit FF     |           0|          0|       0.000
       Clock-Gated      |           0|           |            
       Bits             |           0|          0|       0.000
         Load-Enabled   |           0|           |            
         Clock-Gated    |           0|           |            
  Tristate Pin Count    |           0|           |            
Physical Info           |Unplaced    |           |            
  Chip Size (mm x mm)   |            |          0|            
  Fixed Cell Area       |            |          0|            
    Phys Only           |           0|          0|            
  Placeable Area        |            |          0|            
  Movable Cell Area     |            |         81|            
  Utilization (%)       |            |           |            
  Chip Utilization (%)  |            |           |            
  Total Wire Length (mm)|       0.000|           |            
  Longest Wire (mm)     |            |           |            
  Average Wire (mm)     |            |           |            
------------------------+------------+-----------+------------
> all_inputs
> group_path -name I2R -from { i_add1[15] i_add1[14] i_add1[13] i_add1[12] i_add1[11] i_add1[10] i_add1[9] i_add1[8] i_add1[7] i_add1[6] i_add1[5] i_add1[4] i_add1[3] i_add1[2] i_add1[1] i_add1[0] i_add2[15] i_add2[14] i_add2[13] i_add2[12] i_add2[11] i_add2[10] i_add2[9] i_add2[8] i_add2[7] i_add2[6] i_add2[5] i_add2[4] i_add2[3] i_add2[2] i_add2[1] i_add2[0] }
# group_path -from {i_add1[15]} {i_add1[14]} {i_add1[13]} {i_add1[12]} {i_add1[11]} {i_add1[10]} {i_add1[9]} {i_add1[8]} {i_add1[7]} {i_add1[6]} {i_add1[5]} {i_add1[4]} {i_add1[3]} {i_add1[2]} {i_add1[1]} {i_add1[0]} {i_add2[15]} {i_add2[14]} {i_add2[13]} {i_add2[12]} {i_add2[11]} {i_add2[10]} {i_add2[9]} {i_add2[8]} {i_add2[7]} {i_add2[6]} {i_add2[5]} {i_add2[4]} {i_add2[3]} {i_add2[2]} {i_add2[1]} {i_add2[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { i_add1[15] i_add1[14] i_add1[13] i_add1[12] i_add1[11] i_add1[10] i_add1[9] i_add1[8] i_add1[7] i_add1[6] i_add1[5] i_add1[4] i_add1[3] i_add1[2] i_add1[1] i_add1[0] i_add2[15] i_add2[14] i_add2[13] i_add2[12] i_add2[11] i_add2[10] i_add2[9] i_add2[8] i_add2[7] i_add2[6] i_add2[5] i_add2[4] i_add2[3] i_add2[2] i_add2[1] i_add2[0] } -to { o_result[16] o_result[15] o_result[14] o_result[13] o_result[12] o_result[11] o_result[10] o_result[9] o_result[8] o_result[7] o_result[6] o_result[5] o_result[4] o_result[3] o_result[2] o_result[1] o_result[0] }
# group_path -from {i_add1[15]} {i_add1[14]} {i_add1[13]} {i_add1[12]} {i_add1[11]} {i_add1[10]} {i_add1[9]} {i_add1[8]} {i_add1[7]} {i_add1[6]} {i_add1[5]} {i_add1[4]} {i_add1[3]} {i_add1[2]} {i_add1[1]} {i_add1[0]} {i_add2[15]} {i_add2[14]} {i_add2[13]} {i_add2[12]} {i_add2[11]} {i_add2[10]} {i_add2[9]} {i_add2[8]} {i_add2[7]} {i_add2[6]} {i_add2[5]} {i_add2[4]} {i_add2[3]} {i_add2[2]} {i_add2[1]} {i_add2[0]} -to {o_result[16]} {o_result[15]} {o_result[14]} {o_result[13]} {o_result[12]} {o_result[11]} {o_result[10]} {o_result[9]} {o_result[8]} {o_result[7]} {o_result[6]} {o_result[5]} {o_result[4]} {o_result[3]} {o_result[2]} {o_result[1]} {o_result[0]}
> all_outputs
> group_path -name R2O -to { o_result[16] o_result[15] o_result[14] o_result[13] o_result[12] o_result[11] o_result[10] o_result[9] o_result[8] o_result[7] o_result[6] o_result[5] o_result[4] o_result[3] o_result[2] o_result[1] o_result[0] }
# group_path -to {o_result[16]} {o_result[15]} {o_result[14]} {o_result[13]} {o_result[12]} {o_result[11]} {o_result[10]} {o_result[9]} {o_result[8]} {o_result[7]} {o_result[6]} {o_result[5]} {o_result[4]} {o_result[3]} {o_result[2]} {o_result[1]} {o_result[0]}
> optimize -virtual
starting optimize at 00:00:10(cpu)/0:32:22(wall) 102MB(vsz)/361MB(peak)
warning: excessively large parameter 'numMpgWorkersLocal' was reset from 4 to 1, because this host has 1 processors currently available  [MPG-206]
Log file for child PID=21383:  /home/vlsi/Desktop/oasys_rtl_qs_ekit/output/logs/synth.log_another_29_feb.etc/synth.log_another_29_feb.w1.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 80.9squm (#1, 0 secs)
info:    dissolving instance 'genblk1_15_full_adder_inst' of module 'full_adder' in module 'ripple_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_14_full_adder_inst' of module 'full_adder__0_61' in module 'ripple_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_13_full_adder_inst' of module 'full_adder__0_57' in module 'ripple_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_12_full_adder_inst' of module 'full_adder__0_53' in module 'ripple_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_11_full_adder_inst' of module 'full_adder__0_49' in module 'ripple_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_10_full_adder_inst' of module 'full_adder__0_45' in module 'ripple_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_9_full_adder_inst' of module 'full_adder__0_41' in module 'ripple_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_8_full_adder_inst' of module 'full_adder__0_37' in module 'ripple_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_7_full_adder_inst' of module 'full_adder__0_33' in module 'ripple_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_6_full_adder_inst' of module 'full_adder__0_29' in module 'ripple_adder__genmod__0'  [NL-146]
info: optimized 'ripple_adder__genmod__0' area changed -3.2squm (x1), total 77.7squm (#2)
info: optimized '<TOP>' area changed 0.0squm (x1), total 77.7squm (#3, 0 secs)
done optimizing area at 00:00:11(cpu)/0:32:23(wall) 106MB(vsz)/371MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'ripple_adder' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 77.7squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ <unc>ps
info: suspended path group I2R @ <ill>ps
info: suspended path group I2O @ <ill>ps
info: suspended path group R2O @ <ill>ps
info: finished path group default @ <unc>ps
info: reactivating path groups
info: reactivated path group default @ <unc>ps
info: finished path group default @ <unc>ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module ripple_adder
info: optimized 'ripple_adder__genmod__0' area recovered 0.0 squm (x1), total 0.0 squm (1#1), 0.14 secs
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: <unc>ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:00:11(cpu)/0:32:24(wall) 114MB(vsz)/371MB(peak)
finished optimize at 00:00:11(cpu)/0:32:24(wall) 114MB(vsz)/371MB(peak)
> report_design_metrics
Report Physical info: 
------------------------+------------+-----------+------------
                        |            |Area (squm)|Leakage (uW)
------------------------+------------+-----------+------------
Design Name             |ripple_adder|           |            
  Total Instances       |          63|         78|       0.411
    Macros              |           0|          0|       0.000
    Pads                |           0|          0|       0.000
    Phys                |           0|          0|       0.000
    Blackboxes          |           0|          0|       0.000
    Cells               |          63|         78|       0.411
      Buffers           |           0|          0|       0.000
      Inverters         |          15|          8|       0.042
      Clock-Gates       |           0|          0|       0.000
      Combinational     |          48|         70|       0.370
      Latches           |           0|          0|       0.000
      FlipFlops         |           0|          0|       0.000
       Single-Bit FF    |           0|          0|       0.000
       Multi-Bit FF     |           0|          0|       0.000
       Clock-Gated      |           0|           |            
       Bits             |           0|          0|       0.000
         Load-Enabled   |           0|           |            
         Clock-Gated    |           0|           |            
  Tristate Pin Count    |           0|           |            
Physical Info           |Unplaced    |           |            
  Chip Size (mm x mm)   |            |          0|            
  Fixed Cell Area       |            |          0|            
    Phys Only           |           0|          0|            
  Placeable Area        |            |          0|            
  Movable Cell Area     |            |         78|            
  Utilization (%)       |            |           |            
  Chip Utilization (%)  |            |           |            
  Total Wire Length (mm)|       0.000|           |            
  Longest Wire (mm)     |            |           |            
  Average Wire (mm)     |            |           |            
------------------------+------------+-----------+------------
> write_design /home/vlsi/Desktop/oasys_rtl_qs_ekit/output/odb/2_virtual_adder.odb
> report_timing
Report for group default
Report for group I2R
Report for group I2O
Report for group R2O
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|<unc>    
2    |I2R    | 1.000|      0.0|<ill>    
3    |I2O    | 1.000|      0.0|<ill>    
4    |R2O    | 1.000|      0.0|<ill>    
-----+-------+------+---------+---------
> report_timing -help
---------------------------------------------------------------------
Usage:
  report_timing [-hierarchical] [-net] [-rise] [-fall]
       [-from | -rise_from | -fall_from <list>]
       [-through | -rise_through | -fall_through <list>]...
       [-to | -rise_to | -fall_to  <list>]
       [-mode]
       [-max_paths <cnt>]
       [-group <group_name> | -combined]
       [-format <columns>] 
  <columns> is a tcl list containing any combination of the following:
       cell slew net_delay arc_delay delay arrival edge net_load
       pin_load load fanout location power_domain wire_length
---------------------------------------------------------------------
> man report_timing
> report_timing -net
Report for group default
Report for group I2R
Report for group I2O
Report for group R2O
> report_timing -from i*
# report_timing -from {i_add1[15]} {i_add1[14]} {i_add1[13]} {i_add1[12]} {i_add1[11]} {i_add1[10]} {i_add1[9]} {i_add1[8]} {i_add1[7]} {i_add1[6]} {i_add1[5]} {i_add1[4]} {i_add1[3]} {i_add1[2]} {i_add1[1]} {i_add1[0]} {i_add2[15]} {i_add2[14]} {i_add2[13]} {i_add2[12]} {i_add2[11]} {i_add2[10]} {i_add2[9]} {i_add2[8]} {i_add2[7]} {i_add2[6]} {i_add2[5]} {i_add2[4]} {i_add2[3]} {i_add2[2]} {i_add2[1]} {i_add2[0]}
> report_timing -from i* -hierarchical
# report_timing -from {i_add1[15]} {i_add1[14]} {i_add1[13]} {i_add1[12]} {i_add1[11]} {i_add1[10]} {i_add1[9]} {i_add1[8]} {i_add1[7]} {i_add1[6]} {i_add1[5]} {i_add1[4]} {i_add1[3]} {i_add1[2]} {i_add1[1]} {i_add1[0]} {i_add2[15]} {i_add2[14]} {i_add2[13]} {i_add2[12]} {i_add2[11]} {i_add2[10]} {i_add2[9]} {i_add2[8]} {i_add2[7]} {i_add2[6]} {i_add2[5]} {i_add2[4]} {i_add2[3]} {i_add2[2]} {i_add2[1]} {i_add2[0]}
> optimize -place
starting optimize at 00:00:11(cpu)/0:37:05(wall) 114MB(vsz)/371MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info:    timing-driven placement : OFF  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 9 x 9 rows), maximum utilization: 51.05% average utilization: 24.86%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                 0.00
Average Wire      =                 0.00
Longest Wire      =                 0.00
Shortest Wire     =                 0.00
WNS               = 214748368.0ps
info:	placing 49 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info:    timing-driven placement : OFF  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 9 x 9 rows), maximum utilization: 50.37% average utilization: 24.53%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =               330.39
Average Wire      =                 6.74
Longest Wire      =                 7.98
Shortest Wire     =                 5.60
WNS               = 214748368.0ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 214748368.0ps
done optimize placement at 00:00:12(cpu)/0:37:06(wall) 301MB(vsz)/621MB(peak)
finished optimize at 00:00:12(cpu)/0:37:06(wall) 301MB(vsz)/621MB(peak)
> report_timing -from i* -hierarchical
# report_timing -from {i_add1[15]} {i_add1[14]} {i_add1[13]} {i_add1[12]} {i_add1[11]} {i_add1[10]} {i_add1[9]} {i_add1[8]} {i_add1[7]} {i_add1[6]} {i_add1[5]} {i_add1[4]} {i_add1[3]} {i_add1[2]} {i_add1[1]} {i_add1[0]} {i_add2[15]} {i_add2[14]} {i_add2[13]} {i_add2[12]} {i_add2[11]} {i_add2[10]} {i_add2[9]} {i_add2[8]} {i_add2[7]} {i_add2[6]} {i_add2[5]} {i_add2[4]} {i_add2[3]} {i_add2[2]} {i_add2[1]} {i_add2[0]}
> report_timing
Report for group default
Report for group I2R
Report for group I2O
Report for group R2O
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|<unc>    
2    |I2R    | 1.000|      0.0|<ill>    
3    |I2O    | 1.000|      0.0|<ill>    
4    |R2O    | 1.000|      0.0|<ill>    
-----+-------+------+---------+---------
> report_design_metrics
Report Physical info: 
------------------------+-------------+-----------+------------
                        |             |Area (squm)|Leakage (uW)
------------------------+-------------+-----------+------------
Design Name             |ripple_adder |           |            
  Total Instances       |           63|         78|       0.411
    Macros              |            0|          0|       0.000
    Pads                |            0|          0|       0.000
    Phys                |            0|          0|       0.000
    Blackboxes          |            0|          0|       0.000
    Cells               |           63|         78|       0.411
      Buffers           |            0|          0|       0.000
      Inverters         |           15|          8|       0.042
      Clock-Gates       |            0|          0|       0.000
      Combinational     |           48|         70|       0.370
      Latches           |            0|          0|       0.000
      FlipFlops         |            0|          0|       0.000
       Single-Bit FF    |            0|          0|       0.000
       Multi-Bit FF     |            0|          0|       0.000
       Clock-Gated      |            0|           |            
       Bits             |            0|          0|       0.000
         Load-Enabled   |            0|           |            
         Clock-Gated    |            0|           |            
  Tristate Pin Count    |            0|           |            
Physical Info           |Placed       |           |            
  Chip Size (mm x mm)   |0.011 x 0.014|        160|            
  Fixed Cell Area       |             |          0|            
    Phys Only           |            0|          0|            
  Placeable Area        |             |        160|            
  Movable Cell Area     |             |         78|            
  Utilization (%)       |           48|           |            
  Chip Utilization (%)  |           48|           |            
  Total Wire Length (mm)|        0.330|           |            
  Longest Wire (mm)     |        0.008|           |            
  Average Wire (mm)     |        0.007|           |            
------------------------+-------------+-----------+------------
> report_power
Report Power (instances with prefix '*' are included in total) : 
-----+----------+--------------------+---------------------+-------------------+-----------------
     | Instance | Internal Power(uw) | Switching Power(uw) | Leakage Power(uw) | Total Power(uw) 
-----+----------+--------------------+---------------------+-------------------+-----------------
1    |*i_0_0_0  |            0.319338|             1.938063|           0.002775|         2.260177
2    |*i_0_0_1  |            0.628182|             4.161122|           0.005333|         4.794638
3    |*i_0_0_2  |            1.150228|             1.978826|           0.008181|         3.137236
4    |*i_0_0_3  |            1.106976|             1.972314|           0.008181|         3.087471
5    |*i_0_0_4  |            1.091637|             1.975571|           0.008181|         3.075389
6    |*i_0_0_5  |            1.086122|             1.969059|           0.008181|         3.063362
7    |*i_0_0_6  |            1.084122|             1.981851|           0.008181|         3.074154
8    |*i_0_0_7  |            1.083348|             1.975338|           0.008181|         3.066868
9    |*i_0_0_8  |            1.083089|             1.985338|           0.008181|         3.076608
10   |*i_0_0_9  |            1.082967|             1.978826|           0.008181|         3.069974
11   |*i_0_0_10 |            1.082935|             1.982083|           0.008181|         3.073200
12   |*i_0_0_11 |            1.082904|             1.975571|           0.008181|         3.066657
13   |*i_0_0_12 |            1.082930|             1.988363|           0.008181|         3.079474
14   |*i_0_0_13 |            1.082912|             1.981851|           0.008181|         3.072944
15   |*i_0_0_14 |            1.082935|             1.991851|           0.008181|         3.082967
16   |*i_0_0_15 |            1.082919|             1.985338|           0.008181|         3.076439
17   |*i_0_0_16 |            1.055245|             1.987353|           0.007821|         3.050419
18   |*i_0_0_17 |            0.622500|             1.929744|           0.005333|         2.557576
19   |*i_0_0_18 |            0.632134|             1.476296|           0.005333|         2.113763
20   |*i_0_0_19 |            0.739984|             1.379051|           0.008128|         2.127162
21   |*i_0_0_20 |            1.060911|             1.577417|           0.007821|         2.646150
22   |*i_0_0_21 |            0.319869|             0.742945|           0.002775|         1.065590
23   |*i_0_0_22 |            0.743791|             4.700285|           0.008128|         5.452203
24   |*i_0_0_23 |            1.060911|             1.577417|           0.007821|         2.646150
25   |*i_0_0_24 |            0.319869|             0.742945|           0.002775|         1.065589
26   |*i_0_0_25 |            0.743790|             4.700282|           0.008128|         5.452199
27   |*i_0_0_26 |            1.060911|             1.577417|           0.007821|         2.646150
28   |*i_0_0_27 |            0.319868|             0.742944|           0.002775|         1.065587
29   |*i_0_0_28 |            0.743787|             4.700274|           0.008128|         5.452189
30   |*i_0_0_29 |            1.060911|             1.577417|           0.007821|         2.646150
31   |*i_0_0_30 |            0.319867|             0.742941|           0.002775|         1.065583
32   |*i_0_0_31 |            0.743779|             4.700254|           0.008128|         5.452161
33   |*i_0_0_32 |            1.060911|             1.577417|           0.007821|         2.646150
34   |*i_0_0_33 |            0.319863|             0.742932|           0.002775|         1.065570
35   |*i_0_0_34 |            0.743760|             4.700201|           0.008128|         5.452087
36   |*i_0_0_35 |            1.060911|             1.577417|           0.007821|         2.646150
37   |*i_0_0_36 |            0.319853|             0.742909|           0.002775|         1.065538
38   |*i_0_0_37 |            0.743707|             4.700057|           0.008128|         5.451891
39   |*i_0_0_38 |            1.060911|             1.577417|           0.007821|         2.646150
40   |*i_0_0_39 |            0.319827|             0.742849|           0.002775|         1.065451
41   |*i_0_0_40 |            0.743567|             4.699673|           0.008128|         5.451368
42   |*i_0_0_41 |            1.060911|             1.577417|           0.007821|         2.646150
43   |*i_0_0_42 |            0.319757|             0.742687|           0.002775|         1.065220
44   |*i_0_0_43 |            0.743194|             4.698649|           0.008128|         5.449971
45   |*i_0_0_44 |            1.060911|             1.577417|           0.007821|         2.646150
46   |*i_0_0_45 |            0.319571|             0.742253|           0.002775|         1.064599
47   |*i_0_0_46 |            0.742195|             4.695905|           0.008128|         5.446227
48   |*i_0_0_47 |            1.060911|             1.577417|           0.007821|         2.646150
49   |*i_0_0_48 |            0.319066|             0.741082|           0.002775|         1.062924
50   |*i_0_0_49 |            0.739509|             4.688496|           0.008128|         5.436131
51   |*i_0_0_50 |            1.060911|             1.577417|           0.007821|         2.646150
52   |*i_0_0_51 |            0.317677|             0.737854|           0.002775|         1.058307
53   |*i_0_0_52 |            0.732190|             4.668078|           0.008128|         5.408396
54   |*i_0_0_53 |            1.060911|             1.577417|           0.007821|         2.646150
55   |*i_0_0_54 |            0.313653|             0.728509|           0.002775|         1.044937
56   |*i_0_0_55 |            0.711559|             4.608950|           0.008128|         5.328637
57   |*i_0_0_56 |            1.060911|             1.577417|           0.007821|         2.646150
58   |*i_0_0_57 |            0.300658|             0.698325|           0.002775|         1.001759
59   |*i_0_0_58 |            0.648259|             4.417994|           0.008128|         5.074380
60   |*i_0_0_59 |            1.060911|             1.577417|           0.007821|         2.646150
61   |*i_0_0_60 |            0.244866|             0.580426|           0.002775|         0.828067
62   |*i_0_0_61 |            0.343482|             4.225505|           0.003931|         4.572917
63   |*i_0_0_62 |            0.360145|             1.153414|           0.003931|         1.517490
64   |          |                    |                     |                   |                 
65   |*TOTAL    |           48.717148|           138.907242|           0.411140|       188.035538
-----+----------+--------------------+---------------------+-------------------+-----------------
> write_verilog testAdder.v
info:    writing Verilog file 'testAdder.v' for module 'ripple_adder'  [WRITE-100]
> write_sdc testAdder.sdc
info:    writing Sdc file 'testAdder.sdc' for design 'ripple_adder'  [WRITE-104]
> man write_sdf
> report_delay
---------------------------------------------------------------------  
     Usage:                                                          
       report_delay                                                  
         -delay_type <instance/net>                                  
         -from <string>                                              
         -to <string>                                                
         [-min | -max]                                             
         [-derate]                                                 
---------------------------------------------------------------------
error: No delay type provided.
> report_delay -from i* -to o_result[0]
---------------------------------------------------------------------  
     Usage:                                                          
       report_delay                                                  
         -delay_type <instance/net>                                  
         -from <string>                                              
         -to <string>                                                
         [-min | -max]                                             
         [-derate]                                                 
---------------------------------------------------------------------
error: No delay type provided.
> report_delay -delay_type typ -from i* -to o_result[0]
error: Invalid value for '-delay_type'. Valid values are either 'instance' or 'net'

> man report_delay
> report_delay -help
---------------------------------------------------------------------  
     Usage:                                                          
       report_delay                                                  
         -delay_type <instance/net>                                  
         -from <string>                                              
         -to <string>                                                
         [-min | -max]                                             
         [-derate]                                                 
---------------------------------------------------------------------
> report_delay -delay_type i* -from i* -to o_result[0]
error: Invalid value for '-delay_type'. Valid values are either 'instance' or 'net'

> report_delay -delay_type net -from i* -to o_result[0]
warning: could not find 1 objects:
             i*
> report_delay -delay_type net -from i_add1 -to o_result[0]
warning: could not find 1 objects:
             i_add1
> report_delay -delay_type net -from i_add1[0] -to o_result[0]
error : port is given as input
> report_delay -delay_type net
---------------------------------------------------------------------  
     Usage:                                                          
       report_delay                                                  
         -delay_type <instance/net>                                  
         -from <string>                                              
         -to <string>                                                
         [-min | -max]                                             
         [-derate]                                                 
---------------------------------------------------------------------
Required argument '-from' pin not specified
> report_delay -delay_type net -from iadd1[0]
warning: could not find 1 objects:
             iadd1[0]
warning: could not find 1 objects:
             iadd1[0]
> report_delay -delay_type net -from 
> start_gui
> synthesize -module carry_lookahead_adder
starting synthesize at 00:00:15(cpu)/1:56:11(wall) 329MB(vsz)/621MB(peak)
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
error:   Unsupported attempt to replace top design (ripple_adder) with another design (carry_lookahead_adder). Use 'delete_design' before trying to synthesize another design.  [SYN-130]
finished synthesize at 00:00:15(cpu)/1:56:11(wall) 329MB(vsz)/621MB(peak)
error:   1 error message(s) issued while executing command 'synthesize'
> delete_design ripple_adder
error:   detected extra character(s) "ripple_adder"
---------------------------------------------------------------------
Usage:
  delete_design 
---------------------------------------------------------------------
> delete_design ripple_adder
error:   detected extra character(s) "ripple_adder"
---------------------------------------------------------------------
Usage:
  delete_design 
---------------------------------------------------------------------
> delete_design -help
---------------------------------------------------------------------
Usage:
  delete_design 
---------------------------------------------------------------------
> delete_design
> check_library
Report Check Library: 
-----+-------------------+------+--------+------+------------------------------------------
     |Item               |Errors|Warnings|Status|Description                               
-----+-------------------+------+--------+------+------------------------------------------
1    |logical_only_cell  |     0|       0|Passed|Logical only cells exist in the libraries 
2    |physical_only_cell |     0|       0|Passed|Physical only cells exist in the libraries
3    |no_basic_gates     |     0|       0|Passed|No basic gates for synthesis or mapping   
4    |no_clock_gate_cells|     0|       0|Passed|No clock-gating cells for clock-gating    
5    |bad_physical_lib   |     0|       0|Passed|Bad physical libraries (no layer etc.)    
-----+-------------------+------+--------+------+------------------------------------------
> read_verilog full_adder
error:   Failed to open '/home/vlsi/Desktop/oasys_rtl_qs_ekit/full_adder': No such file or directory  [UFILE-101]
error:   cannot open verilog file /home/vlsi/Desktop/oasys_rtl_qs_ekit/full_adder  [VLOG-1517]
error:   2 error message(s) issued while executing command 'read_verilog'
> read_verilog full_adder.v
info:    File 'full_adder.v', resolved to path '/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_adder/Lab1/full_adder.v' using search_path variable.  [CMD-126]
> read_verilog CLA_generic.v
info:    File 'CLA_generic.v', resolved to path '/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_adder/Lab1/CLA_generic.v' using search_path variable.  [CMD-126]
warning: overwriting previous definition of module full_adder ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_adder/Lab1/full_adder.v:1)[17])  [VLOG-1206]
> synthesize -module carry_lookahead_adder
starting synthesize at 00:00:17(cpu)/1:59:30(wall) 326MB(vsz)/621MB(peak)
info:    clock-gating cell for posedge FFs = CLKGATE_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = (null), control_port = (null), control_point = none, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'carry_lookahead_adder' (depth 1) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_adder/Lab1/CLA_generic.v:7)[7])  [VLOG-400]
info:    synthesizing module 'full_adder' (depth 2) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_adder/Lab1/full_adder.v:1)[7])  [VLOG-400]
info:    module 'full_adder' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'full_adder' (depth 2) (1#2) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_adder/Lab1/full_adder.v:1)[7])  [VLOG-401]
info:    module 'carry_lookahead_adder' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'carry_lookahead_adder' (depth 1) (2#2) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_adder/Lab1/CLA_generic.v:7)[7])  [VLOG-401]
info:    uniquifying module 'full_adder' for 16 instances  [NL-105]
finished synthesize at 00:00:17(cpu)/1:59:31(wall) 337MB(vsz)/621MB(peak)
> optimize
starting optimize at 00:00:21(cpu)/2:02:35(wall) 341MB(vsz)/621MB(peak)
Log file for child PID=23044:  /home/vlsi/Desktop/oasys_rtl_qs_ekit/output/logs/synth.log_another_29_feb.etc/synth.log_another_29_feb.w1.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 100.0squm (#1, 0 secs)
info:    dissolving instance 'genblk1_15_full_adder_inst' of module 'full_adder' in module 'carry_lookahead_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_14_full_adder_inst' of module 'full_adder__0_78' in module 'carry_lookahead_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_13_full_adder_inst' of module 'full_adder__0_74' in module 'carry_lookahead_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_12_full_adder_inst' of module 'full_adder__0_70' in module 'carry_lookahead_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_11_full_adder_inst' of module 'full_adder__0_66' in module 'carry_lookahead_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_10_full_adder_inst' of module 'full_adder__0_62' in module 'carry_lookahead_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_9_full_adder_inst' of module 'full_adder__0_58' in module 'carry_lookahead_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_8_full_adder_inst' of module 'full_adder__0_54' in module 'carry_lookahead_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_7_full_adder_inst' of module 'full_adder__0_50' in module 'carry_lookahead_adder__genmod__0'  [NL-146]
info:    dissolving instance 'genblk1_6_full_adder_inst' of module 'full_adder__0_46' in module 'carry_lookahead_adder__genmod__0'  [NL-146]
info: optimized 'carry_lookahead_adder__genmod__0' area changed -10.4squm (x1), total 89.6squm (#2)
info: optimized '<TOP>' area changed 0.0squm (x1), total 89.6squm (#3, 0 secs)
done optimizing area at 00:00:22(cpu)/2:02:36(wall) 355MB(vsz)/640MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'carry_lookahead_adder' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 89.6squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ <unc>ps
info: finished path group default @ <unc>ps
info: reactivating path groups
info: reactivated path group default @ <unc>ps
info: finished path group default @ <unc>ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module carry_lookahead_adder
info: optimized 'carry_lookahead_adder__genmod__0' area recovered 0.3 squm (x1), total 0.3 squm (1#1), 0.21 secs
info: area recovery done, total area reduction: 0.27squm (0.30%), slack: <unc>ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:00:22(cpu)/2:02:37(wall) 357MB(vsz)/640MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info:    timing-driven placement : OFF  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 9 x 9 rows), maximum utilization: 56.29% average utilization: 14.07%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                 0.00
Average Wire      =                 0.00
Longest Wire      =                 0.00
Shortest Wire     =                 0.00
WNS               = 214748368.0ps
info:	placing 49 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info:    timing-driven placement : OFF  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 9 x 9 rows), maximum utilization: 63.28% average utilization: 15.82%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =               364.38
Average Wire      =                 7.44
Longest Wire      =                 9.38
Shortest Wire     =                 5.60
WNS               = 214748368.0ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 214748368.0ps
done optimize placement at 00:00:22(cpu)/2:02:38(wall) 357MB(vsz)/672MB(peak)
info:    cell density map (bin size 9 x 9 rows), maximum utilization: 63.28% average utilization: 15.82%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ <unc>ps
info: finished path group default @ <unc>ps
info: reactivating path groups
info: reactivated path group default @ <unc>ps
info: finished path group default @ <unc>ps
info:    cell density map (bin size 9 x 9 rows), maximum utilization: 63.28% average utilization: 15.82%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: (0) optimizing 'o_result[16]' (path group default) @ <unc>ps(1/1) (0 secs)
finished optimize at 00:00:22(cpu)/2:02:38(wall) 357MB(vsz)/672MB(peak)
Report Check Timing: 
-----+------------------------------+------+--------+------+--------------------------------------
     |Item                          |Errors|Warnings|Status|Description                           
-----+------------------------------+------+--------+------+--------------------------------------
1    |unconstrained_IO              |     0|       0|Passed|Unconstrained IO pin                  
2    |unexpected_assertion          |     0|       0|Passed|Found unexpected timing assertion     
3    |trigger_pin_without_required  |     0|       0|Passed|Trigger pin does not get required data
4    |setup_pin_without_data        |     0|       0|Passed|Setup pin does not get arriving data  
5    |setup_pin_with_clock          |     0|       0|Passed|Setup pin has clock signal arriving   
6    |clock_pin_with_multiple_clocks|     0|       0|Passed|Clock pin has multiple clock signals  
7    |clock_pin_without_clock       |     0|       0|Passed|Clock pin does not have clock signal  
8    |clock_pin_with_data           |     0|       0|Passed|Clock pin has data signal arriving    
-----+------------------------------+------+--------+------+--------------------------------------
Report Check Placement: 
-----+------------------+------+--------+------+------------------
     |Item              |Errors|Warnings|Status|Description       
-----+------------------+------+--------+------+------------------
1    |macro_unplaced    |     0|       0|Passed|Macro unplaced    
2    |macro_overlap     |     0|       0|Passed|Macro overlap     
3    |macro_out_of_bound|     0|       0|Passed|Macro out of bound
4    |cells_overlap     |     0|       0|Passed|Overlapping cells 
-----+------------------+------+--------+------+------------------
Report Design Metrics: 
------------------------+---------------------+-----------+------------
                        |                     |Area (squm)|Leakage (uW)
------------------------+---------------------+-----------+------------
Design Name             |carry_lookahead_adder|           |            
  Total Instances       |                   75|         89|       0.473
    Macros              |                    0|          0|       0.000
    Pads                |                    0|          0|       0.000
    Phys                |                    0|          0|       0.000
    Blackboxes          |                    0|          0|       0.000
    Cells               |                   75|         89|       0.473
      Buffers           |                    0|          0|       0.000
      Inverters         |                    6|          3|       0.017
      Clock-Gates       |                    0|          0|       0.000
      Combinational     |                   69|         86|       0.457
      Latches           |                    0|          0|       0.000
      FlipFlops         |                    0|          0|       0.000
       Single-Bit FF    |                    0|          0|       0.000
       Multi-Bit FF     |                    0|          0|       0.000
       Clock-Gated      |                    0|           |            
       Bits             |                    0|          0|       0.000
         Load-Enabled   |                    0|           |            
         Clock-Gated    |                    0|           |            
  Tristate Pin Count    |                    0|           |            
Physical Info           |Placed               |           |            
  Chip Size (mm x mm)   |0.012 x 0.014        |        173|            
  Fixed Cell Area       |                     |          0|            
    Phys Only           |                    0|          0|            
  Placeable Area        |                     |        173|            
  Movable Cell Area     |                     |         89|            
  Utilization (%)       |                   51|           |            
  Chip Utilization (%)  |                   51|           |            
  Total Wire Length (mm)|                0.364|           |            
  Longest Wire (mm)     |                0.009|           |            
  Average Wire (mm)     |                0.007|           |            
------------------------+---------------------+-----------+------------
