=========================================================================================================
Auto created by Tang Dynasty v5.6.71036
   Copyright (c) 2012-2023 Anlogic Inc.
Mon Dec 23 10:45:52 2024
=========================================================================================================


Top Model:                demo_1st_top                                                    
Device:                   eagle_20                                                        
Timing Constraint File:   ../../01_src/04_pin/demo_1st.sdc                                
STA Level:                Detail                                                          
Speed Grade:              NA                                                              

=========================================================================================================
Timing constraint:        clock: sys_clk_50m                                              
Clock = sys_clk_50m, period 20ns, rising at 0ns, falling at 10ns

0 endpoints analyzed totally, and 0 paths analyzed
0 errors detected : 0 setup errors (TNS = 0), 0 hold errors (TNS = 0)
Minimum period is 0ns
---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: u1_pll/pll_inst.clkc[0]                                  
Clock = u1_pll/pll_inst.clkc[0], period 2.5ns, rising at 0ns, falling at 1.25ns

48 endpoints analyzed totally, and 144 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 2.463ns
---------------------------------------------------------------------------------------------------------

Paths for end point u4_setio/reg0_syn_32 (7 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     0.037 ns                                                        
 Start Point:             u4_setio/cnt_60ns_b[2]_syn_8.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 End Point:               u4_setio/reg0_syn_32.a[1] (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         2.283ns  (logic 1.119ns, net 1.164ns, 49% logic)                
 Logic Levels:            2 ( LUT4=1 LUT3=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u4_setio/cnt_60ns_b[2]_syn_8.clk (u4_setio/clk)             net                     2.410       2.410      ../../01_src/01_rtl/emif_setio.v(20)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u4_setio/cnt_60ns_b[2]_syn_8.q[0]                           clk2q                   0.146 r     2.556
 u6_emif_read/reg3_syn_61.b[0] (u4_setio/cnt_60ns[1])        net  (fanout = 3)       0.500 r     3.056      ../../01_src/01_rtl/emif_setio.v(31)
 u6_emif_read/reg3_syn_61.f[0]                               cell (LUT3)             0.431 r     3.487
 u4_setio/reg0_syn_32.a[1] (u4_setio/add0_syn_22)            net  (fanout = 2)       0.664 r     4.151      ../../01_src/01_rtl/emif_setio.v(63)
 u4_setio/reg0_syn_32                                        path2reg1 (LUT4)        0.542       4.693
 Arrival time                                                                        4.693                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u4_setio/reg0_syn_32.clk (u4_setio/clk)                     net                     2.166       2.166      ../../01_src/01_rtl/emif_setio.v(20)
 capture clock edge                                                                  2.500       4.666
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       4.550
 clock uncertainty                                                                  -0.000       4.550
 clock recovergence pessimism                                                        0.180       4.730
 Required time                                                                       4.730            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.037ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.094 ns                                                        
 Start Point:             u4_setio/reg0_syn_29.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 End Point:               u4_setio/reg0_syn_32.a[1] (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         2.226ns  (logic 0.950ns, net 1.276ns, 42% logic)                
 Logic Levels:            2 ( LUT4=1 LUT3=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u4_setio/reg0_syn_29.clk (u4_setio/clk)                     net                     2.410       2.410      ../../01_src/01_rtl/emif_setio.v(20)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u4_setio/reg0_syn_29.q[0]                                   clk2q                   0.146 r     2.556
 u6_emif_read/reg3_syn_61.d[0] (u4_setio/cnt_60ns[0])        net  (fanout = 4)       0.612 r     3.168      ../../01_src/01_rtl/emif_setio.v(31)
 u6_emif_read/reg3_syn_61.f[0]                               cell (LUT3)             0.262 r     3.430
 u4_setio/reg0_syn_32.a[1] (u4_setio/add0_syn_22)            net  (fanout = 2)       0.664 r     4.094      ../../01_src/01_rtl/emif_setio.v(63)
 u4_setio/reg0_syn_32                                        path2reg1 (LUT4)        0.542       4.636
 Arrival time                                                                        4.636                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u4_setio/reg0_syn_32.clk (u4_setio/clk)                     net                     2.166       2.166      ../../01_src/01_rtl/emif_setio.v(20)
 capture clock edge                                                                  2.500       4.666
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       4.550
 clock uncertainty                                                                  -0.000       4.550
 clock recovergence pessimism                                                        0.180       4.730
 Required time                                                                       4.730            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.094ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.193 ns                                                        
 Start Point:             u4_setio/cas_reg0_reg_syn_4.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 End Point:               u4_setio/reg0_syn_32.b[1] (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         2.127ns  (logic 0.900ns, net 1.227ns, 42% logic)                
 Logic Levels:            2 ( LUT4=2 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u4_setio/cas_reg0_reg_syn_4.clk (u4_setio/clk)              net                     2.410       2.410      ../../01_src/01_rtl/emif_setio.v(20)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u4_setio/cas_reg0_reg_syn_4.q[0]                            clk2q                   0.146 r     2.556
 u4_setio/cas_reg1_reg_syn_5.d[1] (u4_setio/cas_reg0)        net  (fanout = 4)       0.602 r     3.158      ../../01_src/01_rtl/emif_setio.v(29)
 u4_setio/cas_reg1_reg_syn_5.f[1]                            cell (LUT4)             0.205 r     3.363
 u4_setio/reg0_syn_32.b[1] (u4_setio/cnt_60ns_b[4]_syn_2)    net  (fanout = 4)       0.625 r     3.988      ../../01_src/01_rtl/emif_setio.v(31)
 u4_setio/reg0_syn_32                                        path2reg1 (LUT4)        0.549       4.537
 Arrival time                                                                        4.537                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u4_setio/reg0_syn_32.clk (u4_setio/clk)                     net                     2.166       2.166      ../../01_src/01_rtl/emif_setio.v(20)
 capture clock edge                                                                  2.500       4.666
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       4.550
 clock uncertainty                                                                  -0.000       4.550
 clock recovergence pessimism                                                        0.180       4.730
 Required time                                                                       4.730            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.193ns          

---------------------------------------------------------------------------------------------------------

Paths for end point emif_data[0]_syn_4 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     0.126 ns                                                        
 Start Point:             u4_setio/setout_reg_reg_syn_5.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 End Point:               emif_data[0]_syn_4.ts (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         2.061ns  (logic 0.351ns, net 1.710ns, 17% logic)                
 Logic Levels:            1 ( LUT1=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u4_setio/setout_reg_reg_syn_5.clk (u4_setio/clk)            net                     2.410       2.410      ../../01_src/01_rtl/emif_setio.v(20)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u4_setio/setout_reg_reg_syn_5.q[0]                          clk2q                   0.146 r     2.556
 u4_setio/setout_reg_syn_23.d[0] (u4_setio/setout_reg)       net  (fanout = 10)      0.889 r     3.445      ../../01_src/01_rtl/emif_setio.v(32)
 u4_setio/setout_reg_syn_23.f[0]                             cell (LUT1)             0.205 r     3.650
 emif_data[0]_syn_4.ts (u4_setio/setout_reg_syn_12)          net  (fanout = 7)       0.821 r     4.471      ../../01_src/01_rtl/emif_setio.v(32)
 emif_data[0]_syn_4                                          path2reg                0.000       4.471
 Arrival time                                                                        4.471                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 emif_data[0]_syn_4.osclk (u4_setio/clk)                     net                     1.978       1.978      ../../01_src/01_rtl/emif_setio.v(20)
 capture clock edge                                                                  2.500       4.478
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061       4.417
 clock uncertainty                                                                  -0.000       4.417
 clock recovergence pessimism                                                        0.180       4.597
 Required time                                                                       4.597            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.126ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u4_setio/reg0_syn_29 (7 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     0.146 ns                                                        
 Start Point:             u4_setio/cnt_60ns_b[2]_syn_8.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 End Point:               u4_setio/reg0_syn_29.a[1] (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         2.202ns  (logic 1.119ns, net 1.083ns, 50% logic)                
 Logic Levels:            2 ( LUT4=1 LUT5=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u4_setio/cnt_60ns_b[2]_syn_8.clk (u4_setio/clk)             net                     2.410       2.410      ../../01_src/01_rtl/emif_setio.v(20)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u4_setio/cnt_60ns_b[2]_syn_8.q[0]                           clk2q                   0.146 r     2.556
 u4_setio/cnt_60ns_b[2]_syn_8.b[1] (u4_setio/cnt_60ns[1])    net  (fanout = 3)       0.489 r     3.045      ../../01_src/01_rtl/emif_setio.v(31)
 u4_setio/cnt_60ns_b[2]_syn_8.f[1]                           cell (LUT5)             0.431 r     3.476
 u4_setio/reg0_syn_29.a[1] (u4_setio/cnt_60ns_b[2]_syn_2)    net  (fanout = 1)       0.594 r     4.070      ../../01_src/01_rtl/emif_setio.v(31)
 u4_setio/reg0_syn_29                                        path2reg1 (LUT4)        0.542       4.612
 Arrival time                                                                        4.612                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u4_setio/reg0_syn_29.clk (u4_setio/clk)                     net                     2.166       2.166      ../../01_src/01_rtl/emif_setio.v(20)
 capture clock edge                                                                  2.500       4.666
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       4.550
 clock uncertainty                                                                  -0.000       4.550
 clock recovergence pessimism                                                        0.208       4.758
 Required time                                                                       4.758            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.146ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.152 ns                                                        
 Start Point:             u4_setio/reg0_syn_29.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 End Point:               u4_setio/reg0_syn_29.a[1] (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         2.232ns  (logic 1.036ns, net 1.196ns, 46% logic)                
 Logic Levels:            2 ( LUT4=1 LUT5=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u4_setio/reg0_syn_29.clk (u4_setio/clk)                     net                     2.410       2.410      ../../01_src/01_rtl/emif_setio.v(20)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u4_setio/reg0_syn_29.q[1]                                   clk2q                   0.146 r     2.556
 u4_setio/cnt_60ns_b[2]_syn_8.c[1] (u4_setio/cnt_60ns[2])    net  (fanout = 2)       0.602 r     3.158      ../../01_src/01_rtl/emif_setio.v(31)
 u4_setio/cnt_60ns_b[2]_syn_8.f[1]                           cell (LUT5)             0.348 r     3.506
 u4_setio/reg0_syn_29.a[1] (u4_setio/cnt_60ns_b[2]_syn_2)    net  (fanout = 1)       0.594 r     4.100      ../../01_src/01_rtl/emif_setio.v(31)
 u4_setio/reg0_syn_29                                        path2reg1 (LUT4)        0.542       4.642
 Arrival time                                                                        4.642                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u4_setio/reg0_syn_29.clk (u4_setio/clk)                     net                     2.166       2.166      ../../01_src/01_rtl/emif_setio.v(20)
 capture clock edge                                                                  2.500       4.666
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       4.550
 clock uncertainty                                                                  -0.000       4.550
 clock recovergence pessimism                                                        0.244       4.794
 Required time                                                                       4.794            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.152ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.496 ns                                                        
 Start Point:             u4_setio/reg0_syn_29.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 End Point:               u4_setio/reg0_syn_29.a[1] (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         1.888ns  (logic 0.950ns, net 0.938ns, 50% logic)                
 Logic Levels:            2 ( LUT4=1 LUT5=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u4_setio/reg0_syn_29.clk (u4_setio/clk)                     net                     2.410       2.410      ../../01_src/01_rtl/emif_setio.v(20)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u4_setio/reg0_syn_29.q[0]                                   clk2q                   0.146 r     2.556
 u4_setio/cnt_60ns_b[2]_syn_8.d[1] (u4_setio/cnt_60ns[0])    net  (fanout = 4)       0.344 r     2.900      ../../01_src/01_rtl/emif_setio.v(31)
 u4_setio/cnt_60ns_b[2]_syn_8.f[1]                           cell (LUT5)             0.262 r     3.162
 u4_setio/reg0_syn_29.a[1] (u4_setio/cnt_60ns_b[2]_syn_2)    net  (fanout = 1)       0.594 r     3.756      ../../01_src/01_rtl/emif_setio.v(31)
 u4_setio/reg0_syn_29                                        path2reg1 (LUT4)        0.542       4.298
 Arrival time                                                                        4.298                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u4_setio/reg0_syn_29.clk (u4_setio/clk)                     net                     2.166       2.166      ../../01_src/01_rtl/emif_setio.v(20)
 capture clock edge                                                                  2.500       4.666
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       4.550
 clock uncertainty                                                                  -0.000       4.550
 clock recovergence pessimism                                                        0.244       4.794
 Required time                                                                       4.794            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.496ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u4_setio/setout_reg_reg_syn_5 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.249 ns                                                        
 Start Point:             u3_op/reg1_syn_25.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u4_setio/setout_reg_reg_syn_5.d[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.602ns  (logic 0.378ns, net 0.224ns, 62% logic)                
 Logic Levels:            1 ( LUT2=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u3_op/reg1_syn_25.clk (u8_encoder/u11_biss/U3_CRC/clk)      net                     1.938       1.938      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u3_op/reg1_syn_25.q[0]                                      clk2q                   0.109 r     2.047
 u4_setio/setout_reg_reg_syn_5.d[0] (u3_op/we_logic_reg)     net  (fanout = 7)       0.224 r     2.271      ../../01_src/01_rtl/emif_signal_op.v(48)
 u4_setio/setout_reg_reg_syn_5                               path2reg0 (LUT2)        0.269       2.540
 Arrival time                                                                        2.540                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u4_setio/setout_reg_reg_syn_5.clk (u4_setio/clk)            net                     2.230       2.230      ../../01_src/01_rtl/emif_setio.v(20)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                        0.000       2.291
 Required time                                                                       2.291            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.249ns          

---------------------------------------------------------------------------------------------------------

Paths for end point emif_data[9]_syn_2 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.480 ns                                                        
 Start Point:             u7_emif_write/mux2_syn_1529.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               emif_data[9]_syn_2.do[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.604ns  (logic 0.109ns, net 0.495ns, 18% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u7_emif_write/mux2_syn_1529.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     1.938       1.938      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u7_emif_write/mux2_syn_1529.q[0]                            clk2q                   0.109 r     2.047
 emif_data[9]_syn_2.do[0] (u7_emif_write/fpag_write_reg[9])  net  (fanout = 2)       0.495 r     2.542      ../../01_src/01_rtl/emif_write.v(30)
 emif_data[9]_syn_2                                          path2reg                0.000       2.542
 Arrival time                                                                        2.542                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 emif_data[9]_syn_2.osclk (u4_setio/clk)                     net                     2.065       2.065      ../../01_src/01_rtl/emif_setio.v(20)
 capture clock edge                                                                  0.000       2.065
---------------------------------------------------------------------------------------------------------
 cell hold                                                                          -0.003       2.062
 clock uncertainty                                                                   0.000       2.062
 clock recovergence pessimism                                                        0.000       2.062
 Required time                                                                       2.062            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.480ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u4_setio/reg0_syn_29 (7 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.487 ns                                                        
 Start Point:             u4_setio/cas_reg1_reg_syn_5.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 End Point:               u4_setio/reg0_syn_29.c[1] (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.563ns  (logic 0.430ns, net 0.133ns, 76% logic)                
 Logic Levels:            1 ( LUT4=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u4_setio/cas_reg1_reg_syn_5.clk (u4_setio/clk)              net                     2.029       2.029      ../../01_src/01_rtl/emif_setio.v(20)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u4_setio/cas_reg1_reg_syn_5.q[0]                            clk2q                   0.109 r     2.138
 u4_setio/reg0_syn_29.c[1] (u4_setio/cnt_60ns[3])            net  (fanout = 6)       0.133 r     2.271      ../../01_src/01_rtl/emif_setio.v(31)
 u4_setio/reg0_syn_29                                        path2reg1 (LUT4)        0.321       2.592
 Arrival time                                                                        2.592                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u4_setio/reg0_syn_29.clk (u4_setio/clk)                     net                     2.230       2.230      ../../01_src/01_rtl/emif_setio.v(20)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                       -0.186       2.105
 Required time                                                                       2.105            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.487ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.727 ns                                                        
 Start Point:             u4_setio/reg0_syn_32.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 End Point:               u4_setio/reg0_syn_29.d[1] (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.833ns  (logic 0.378ns, net 0.455ns, 45% logic)                
 Logic Levels:            1 ( LUT4=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u4_setio/reg0_syn_32.clk (u4_setio/clk)                     net                     2.029       2.029      ../../01_src/01_rtl/emif_setio.v(20)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u4_setio/reg0_syn_32.q[1]                                   clk2q                   0.109 r     2.138
 u4_setio/reg0_syn_29.d[1] (u4_setio/cnt_60ns[4])            net  (fanout = 6)       0.455 r     2.593      ../../01_src/01_rtl/emif_setio.v(31)
 u4_setio/reg0_syn_29                                        path2reg1 (LUT4)        0.269       2.862
 Arrival time                                                                        2.862                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u4_setio/reg0_syn_29.clk (u4_setio/clk)                     net                     2.230       2.230      ../../01_src/01_rtl/emif_setio.v(20)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                       -0.156       2.135
 Required time                                                                       2.135            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.727ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.027 ns                                                        
 Start Point:             u4_setio/cas_reg1_reg_syn_5.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 End Point:               u4_setio/reg0_syn_29.b[1] (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         1.103ns  (logic 0.665ns, net 0.438ns, 60% logic)                
 Logic Levels:            2 ( LUT4=2 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u4_setio/cas_reg1_reg_syn_5.clk (u4_setio/clk)              net                     2.029       2.029      ../../01_src/01_rtl/emif_setio.v(20)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u4_setio/cas_reg1_reg_syn_5.q[1]                            clk2q                   0.109 r     2.138
 u4_setio/cas_reg1_reg_syn_5.c[1] (u4_setio/cas_reg1)        net  (fanout = 3)       0.330 r     2.468      ../../01_src/01_rtl/emif_setio.v(29)
 u4_setio/cas_reg1_reg_syn_5.f[1]                            cell (LUT4)             0.151 r     2.619
 u4_setio/reg0_syn_29.b[1] (u4_setio/cnt_60ns_b[4]_syn_2)    net  (fanout = 4)       0.108 r     2.727      ../../01_src/01_rtl/emif_setio.v(31)
 u4_setio/reg0_syn_29                                        path2reg1 (LUT4)        0.405       3.132
 Arrival time                                                                        3.132                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u4_setio/reg0_syn_29.clk (u4_setio/clk)                     net                     2.230       2.230      ../../01_src/01_rtl/emif_setio.v(20)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                       -0.186       2.105
 Required time                                                                       2.105            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.027ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: u1_pll/pll_inst.clkc[1]                                  
Clock = u1_pll/pll_inst.clkc[1], period 5ns, rising at 0ns, falling at 2.5ns

1098 endpoints analyzed totally, and 14338 paths analyzed
6 errors detected : 6 setup errors (TNS = -0.248), 0 hold errors (TNS = 0.000)
Minimum period is 5.185ns
---------------------------------------------------------------------------------------------------------

Paths for end point u8_encoder/u13_sin/u22_fir/U1_fir/delay_pipeline[2][15]_syn_1035 (16 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -0.185 ns                                                        
 Start Point:             u8_encoder/u13_sin/u21_sample/reg0_syn_57.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u8_encoder/u13_sin/u22_fir/U1_fir/delay_pipeline[2][15]_syn_1035.mi[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         4.933ns  (logic 1.330ns, net 3.603ns, 26% logic)                
 Logic Levels:            3 ( LUT3=2 LUT5=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u21_sample/reg0_syn_57.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u8_encoder/u13_sin/u21_sample/reg0_syn_57.q[1]              clk2q                   0.146 r     2.422
 u8_encoder/u13_sin/u22_fir/U1_fir/reg0_syn_2290.c[1] (u8_encoder/u13_sin/u21_sample/DIV_CNT[4]) net  (fanout = 2)       0.476 r     2.898      ../../01_src/01_rtl/ads8350_sample.v(44)
 u8_encoder/u13_sin/u22_fir/U1_fir/reg0_syn_2290.f[1]        cell (LUT3)             0.348 r     3.246
 u8_encoder/u13_sin/u21_sample/conv_en_n_syn_27.b[0] (u8_encoder/u13_sin/u21_sample/conv_en_n_syn_4) net  (fanout = 4)       0.664 r     3.910                    
 u8_encoder/u13_sin/u21_sample/conv_en_n_syn_27.f[0]         cell (LUT5)             0.431 r     4.341
 u8_encoder/u13_sin/u21_sample/reg0_syn_75.d[0] (u8_encoder/u13_sin/u21_sample/DIV_CNT_b1_n) net  (fanout = 10)      1.396 r     5.737                    
 u8_encoder/u13_sin/u21_sample/reg0_syn_75.f[0]              cell (LUT3)             0.262 r     5.999
 u8_encoder/u13_sin/u22_fir/U1_fir/delay_pipeline[2][15]_syn_1035.mi[0] (u8_encoder/u13_sin/u21_sample/conv_done_reg_n_dup_15) net  (fanout = 4)       1.067 r     7.066      ../../01_src/01_rtl/ads8350_sample.v(41)
 u8_encoder/u13_sin/u22_fir/U1_fir/delay_pipeline[2][15]_syn_1035 path2reg0               0.143       7.209
 Arrival time                                                                        7.209                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u22_fir/U1_fir/delay_pipeline[2][15]_syn_1035.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.045       2.045      ../../01_src/01_rtl/biss_crc6.v(7)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       6.929
 clock uncertainty                                                                  -0.000       6.929
 clock recovergence pessimism                                                        0.095       7.024
 Required time                                                                       7.024            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.185ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -0.162 ns                                                        
 Start Point:             u8_encoder/u13_sin/u21_sample/reg0_syn_60.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u8_encoder/u13_sin/u22_fir/U1_fir/delay_pipeline[2][15]_syn_1035.mi[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         4.910ns  (logic 1.406ns, net 3.504ns, 28% logic)                
 Logic Levels:            3 ( LUT3=2 LUT5=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u21_sample/reg0_syn_60.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u8_encoder/u13_sin/u21_sample/reg0_syn_60.q[1]              clk2q                   0.146 r     2.422
 u8_encoder/u13_sin/u22_fir/U1_fir/reg0_syn_2290.b[0] (u8_encoder/u13_sin/u21_sample/DIV_CNT[6]) net  (fanout = 2)       0.526 r     2.948      ../../01_src/01_rtl/ads8350_sample.v(44)
 u8_encoder/u13_sin/u22_fir/U1_fir/reg0_syn_2290.f[0]        cell (LUT3)             0.431 r     3.379
 u8_encoder/u13_sin/u21_sample/conv_en_n_syn_27.a[0] (u8_encoder/u13_sin/u21_sample/conv_en_n_syn_2) net  (fanout = 4)       0.515 r     3.894                    
 u8_encoder/u13_sin/u21_sample/conv_en_n_syn_27.f[0]         cell (LUT5)             0.424 r     4.318
 u8_encoder/u13_sin/u21_sample/reg0_syn_75.d[0] (u8_encoder/u13_sin/u21_sample/DIV_CNT_b1_n) net  (fanout = 10)      1.396 r     5.714                    
 u8_encoder/u13_sin/u21_sample/reg0_syn_75.f[0]              cell (LUT3)             0.262 r     5.976
 u8_encoder/u13_sin/u22_fir/U1_fir/delay_pipeline[2][15]_syn_1035.mi[0] (u8_encoder/u13_sin/u21_sample/conv_done_reg_n_dup_15) net  (fanout = 4)       1.067 r     7.043      ../../01_src/01_rtl/ads8350_sample.v(41)
 u8_encoder/u13_sin/u22_fir/U1_fir/delay_pipeline[2][15]_syn_1035 path2reg0               0.143       7.186
 Arrival time                                                                        7.186                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u22_fir/U1_fir/delay_pipeline[2][15]_syn_1035.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.045       2.045      ../../01_src/01_rtl/biss_crc6.v(7)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       6.929
 clock uncertainty                                                                  -0.000       6.929
 clock recovergence pessimism                                                        0.095       7.024
 Required time                                                                       7.024            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.162ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -0.155 ns                                                        
 Start Point:             u8_encoder/u13_sin/u21_sample/reg0_syn_62.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u8_encoder/u13_sin/u22_fir/U1_fir/delay_pipeline[2][15]_syn_1035.mi[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         4.903ns  (logic 1.323ns, net 3.580ns, 26% logic)                
 Logic Levels:            3 ( LUT3=2 LUT5=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u21_sample/reg0_syn_62.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u8_encoder/u13_sin/u21_sample/reg0_syn_62.q[0]              clk2q                   0.146 r     2.422
 u8_encoder/u13_sin/u22_fir/U1_fir/reg0_syn_2290.c[0] (u8_encoder/u13_sin/u21_sample/DIV_CNT[7]) net  (fanout = 2)       0.602 r     3.024      ../../01_src/01_rtl/ads8350_sample.v(44)
 u8_encoder/u13_sin/u22_fir/U1_fir/reg0_syn_2290.f[0]        cell (LUT3)             0.348 r     3.372
 u8_encoder/u13_sin/u21_sample/conv_en_n_syn_27.a[0] (u8_encoder/u13_sin/u21_sample/conv_en_n_syn_2) net  (fanout = 4)       0.515 r     3.887                    
 u8_encoder/u13_sin/u21_sample/conv_en_n_syn_27.f[0]         cell (LUT5)             0.424 r     4.311
 u8_encoder/u13_sin/u21_sample/reg0_syn_75.d[0] (u8_encoder/u13_sin/u21_sample/DIV_CNT_b1_n) net  (fanout = 10)      1.396 r     5.707                    
 u8_encoder/u13_sin/u21_sample/reg0_syn_75.f[0]              cell (LUT3)             0.262 r     5.969
 u8_encoder/u13_sin/u22_fir/U1_fir/delay_pipeline[2][15]_syn_1035.mi[0] (u8_encoder/u13_sin/u21_sample/conv_done_reg_n_dup_15) net  (fanout = 4)       1.067 r     7.036      ../../01_src/01_rtl/ads8350_sample.v(41)
 u8_encoder/u13_sin/u22_fir/U1_fir/delay_pipeline[2][15]_syn_1035 path2reg0               0.143       7.179
 Arrival time                                                                        7.179                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u22_fir/U1_fir/delay_pipeline[2][15]_syn_1035.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.045       2.045      ../../01_src/01_rtl/biss_crc6.v(7)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       6.929
 clock uncertainty                                                                  -0.000       6.929
 clock recovergence pessimism                                                        0.095       7.024
 Required time                                                                       7.024            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.155ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_116 (16 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -0.063 ns                                                        
 Start Point:             u8_encoder/u13_sin/u21_sample/reg0_syn_57.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_116.mi[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         4.883ns  (logic 1.330ns, net 3.553ns, 27% logic)                
 Logic Levels:            3 ( LUT3=2 LUT5=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u21_sample/reg0_syn_57.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u8_encoder/u13_sin/u21_sample/reg0_syn_57.q[1]              clk2q                   0.146 r     2.422
 u8_encoder/u13_sin/u22_fir/U1_fir/reg0_syn_2290.c[1] (u8_encoder/u13_sin/u21_sample/DIV_CNT[4]) net  (fanout = 2)       0.476 r     2.898      ../../01_src/01_rtl/ads8350_sample.v(44)
 u8_encoder/u13_sin/u22_fir/U1_fir/reg0_syn_2290.f[1]        cell (LUT3)             0.348 r     3.246
 u8_encoder/u13_sin/u21_sample/conv_en_n_syn_27.b[0] (u8_encoder/u13_sin/u21_sample/conv_en_n_syn_4) net  (fanout = 4)       0.664 r     3.910                    
 u8_encoder/u13_sin/u21_sample/conv_en_n_syn_27.f[0]         cell (LUT5)             0.431 r     4.341
 u8_encoder/u13_sin/u21_sample/reg0_syn_66.d[0] (u8_encoder/u13_sin/u21_sample/DIV_CNT_b1_n) net  (fanout = 10)      1.812 r     6.153                    
 u8_encoder/u13_sin/u21_sample/reg0_syn_66.f[0]              cell (LUT3)             0.262 r     6.415
 u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_116.mi[0] (u8_encoder/u13_sin/u21_sample/conv_done_reg_n_dup_6) net  (fanout = 4)       0.601 r     7.016      ../../01_src/01_rtl/ads8350_sample.v(41)
 u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_116     path2reg0               0.143       7.159
 Arrival time                                                                        7.159                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_116.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.045       2.045      ../../01_src/01_rtl/biss_crc6.v(7)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       6.929
 clock uncertainty                                                                  -0.000       6.929
 clock recovergence pessimism                                                        0.167       7.096
 Required time                                                                       7.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.063ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -0.040 ns                                                        
 Start Point:             u8_encoder/u13_sin/u21_sample/reg0_syn_60.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_116.mi[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         4.860ns  (logic 1.406ns, net 3.454ns, 28% logic)                
 Logic Levels:            3 ( LUT3=2 LUT5=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u21_sample/reg0_syn_60.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u8_encoder/u13_sin/u21_sample/reg0_syn_60.q[1]              clk2q                   0.146 r     2.422
 u8_encoder/u13_sin/u22_fir/U1_fir/reg0_syn_2290.b[0] (u8_encoder/u13_sin/u21_sample/DIV_CNT[6]) net  (fanout = 2)       0.526 r     2.948      ../../01_src/01_rtl/ads8350_sample.v(44)
 u8_encoder/u13_sin/u22_fir/U1_fir/reg0_syn_2290.f[0]        cell (LUT3)             0.431 r     3.379
 u8_encoder/u13_sin/u21_sample/conv_en_n_syn_27.a[0] (u8_encoder/u13_sin/u21_sample/conv_en_n_syn_2) net  (fanout = 4)       0.515 r     3.894                    
 u8_encoder/u13_sin/u21_sample/conv_en_n_syn_27.f[0]         cell (LUT5)             0.424 r     4.318
 u8_encoder/u13_sin/u21_sample/reg0_syn_66.d[0] (u8_encoder/u13_sin/u21_sample/DIV_CNT_b1_n) net  (fanout = 10)      1.812 r     6.130                    
 u8_encoder/u13_sin/u21_sample/reg0_syn_66.f[0]              cell (LUT3)             0.262 r     6.392
 u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_116.mi[0] (u8_encoder/u13_sin/u21_sample/conv_done_reg_n_dup_6) net  (fanout = 4)       0.601 r     6.993      ../../01_src/01_rtl/ads8350_sample.v(41)
 u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_116     path2reg0               0.143       7.136
 Arrival time                                                                        7.136                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_116.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.045       2.045      ../../01_src/01_rtl/biss_crc6.v(7)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       6.929
 clock uncertainty                                                                  -0.000       6.929
 clock recovergence pessimism                                                        0.167       7.096
 Required time                                                                       7.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.040ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -0.033 ns                                                        
 Start Point:             u8_encoder/u13_sin/u21_sample/reg0_syn_62.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_116.mi[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         4.853ns  (logic 1.323ns, net 3.530ns, 27% logic)                
 Logic Levels:            3 ( LUT3=2 LUT5=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u21_sample/reg0_syn_62.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u8_encoder/u13_sin/u21_sample/reg0_syn_62.q[0]              clk2q                   0.146 r     2.422
 u8_encoder/u13_sin/u22_fir/U1_fir/reg0_syn_2290.c[0] (u8_encoder/u13_sin/u21_sample/DIV_CNT[7]) net  (fanout = 2)       0.602 r     3.024      ../../01_src/01_rtl/ads8350_sample.v(44)
 u8_encoder/u13_sin/u22_fir/U1_fir/reg0_syn_2290.f[0]        cell (LUT3)             0.348 r     3.372
 u8_encoder/u13_sin/u21_sample/conv_en_n_syn_27.a[0] (u8_encoder/u13_sin/u21_sample/conv_en_n_syn_2) net  (fanout = 4)       0.515 r     3.887                    
 u8_encoder/u13_sin/u21_sample/conv_en_n_syn_27.f[0]         cell (LUT5)             0.424 r     4.311
 u8_encoder/u13_sin/u21_sample/reg0_syn_66.d[0] (u8_encoder/u13_sin/u21_sample/DIV_CNT_b1_n) net  (fanout = 10)      1.812 r     6.123                    
 u8_encoder/u13_sin/u21_sample/reg0_syn_66.f[0]              cell (LUT3)             0.262 r     6.385
 u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_116.mi[0] (u8_encoder/u13_sin/u21_sample/conv_done_reg_n_dup_6) net  (fanout = 4)       0.601 r     6.986      ../../01_src/01_rtl/ads8350_sample.v(41)
 u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_116     path2reg0               0.143       7.129
 Arrival time                                                                        7.129                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_116.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.045       2.045      ../../01_src/01_rtl/biss_crc6.v(7)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       6.929
 clock uncertainty                                                                  -0.000       6.929
 clock recovergence pessimism                                                        0.167       7.096
 Required time                                                                       7.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.033ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u7_emif_write/reg0_syn_120 (7 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     0.022 ns                                                        
 Start Point:             emif_addr_in[0]_syn_4.ipclk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u7_emif_write/reg0_syn_120.d[1] (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         4.935ns  (logic 1.710ns, net 3.225ns, 34% logic)                
 Logic Levels:            3 ( LUT3=1 LUT4=1 LUT2=1 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 emif_addr_in[0]_syn_4.ipclk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.067       2.067      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 emif_addr_in[0]_syn_4.diq[0]                                clk2q                   0.567 r     2.634
 u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2397.c[0] (u5_control/col_addr_reg[0]) net  (fanout = 13)      1.559 r     4.193      ../../01_src/01_rtl/emif_control.v(43)
 u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2397.f[0]        cell (LUT2)             0.348 r     4.541
 u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2374.a[0] (u7_emif_write/mux2_syn_1433) net  (fanout = 6)       0.746 r     5.287      ../../01_src/01_rtl/emif_write.v(42)
 u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2374.f[0]        cell (LUT4)             0.424 r     5.711
 u7_emif_write/reg0_syn_120.d[1] (u7_emif_write/mux2_syn_1445) net  (fanout = 1)       0.920 r     6.631      ../../01_src/01_rtl/emif_write.v(42)
 u7_emif_write/reg0_syn_120                                  path2reg1 (LUT3)        0.371       7.002
 Arrival time                                                                        7.002                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u7_emif_write/reg0_syn_120.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.045       2.045      ../../01_src/01_rtl/biss_crc6.v(7)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       6.929
 clock uncertainty                                                                  -0.000       6.929
 clock recovergence pessimism                                                        0.095       7.024
 Required time                                                                       7.024            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.022ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.200 ns                                                        
 Start Point:             emif_addr_in[2]_syn_4.ipclk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u7_emif_write/reg0_syn_120.d[1] (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         4.757ns  (logic 1.624ns, net 3.133ns, 34% logic)                
 Logic Levels:            3 ( LUT3=1 LUT4=1 LUT2=1 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 emif_addr_in[2]_syn_4.ipclk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.067       2.067      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 emif_addr_in[2]_syn_4.diq[0]                                clk2q                   0.567 r     2.634
 u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2397.d[0] (u5_control/col_addr_reg[2]) net  (fanout = 8)       1.467 r     4.101      ../../01_src/01_rtl/emif_control.v(43)
 u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2397.f[0]        cell (LUT2)             0.262 r     4.363
 u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2374.a[0] (u7_emif_write/mux2_syn_1433) net  (fanout = 6)       0.746 r     5.109      ../../01_src/01_rtl/emif_write.v(42)
 u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2374.f[0]        cell (LUT4)             0.424 r     5.533
 u7_emif_write/reg0_syn_120.d[1] (u7_emif_write/mux2_syn_1445) net  (fanout = 1)       0.920 r     6.453      ../../01_src/01_rtl/emif_write.v(42)
 u7_emif_write/reg0_syn_120                                  path2reg1 (LUT3)        0.371       6.824
 Arrival time                                                                        6.824                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u7_emif_write/reg0_syn_120.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.045       2.045      ../../01_src/01_rtl/biss_crc6.v(7)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       6.929
 clock uncertainty                                                                  -0.000       6.929
 clock recovergence pessimism                                                        0.095       7.024
 Required time                                                                       7.024            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.200ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     1.118 ns                                                        
 Start Point:             emif_addr_in[1]_syn_4.ipclk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u7_emif_write/reg0_syn_120.d[1] (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         3.839ns  (logic 1.369ns, net 2.470ns, 35% logic)                
 Logic Levels:            2 ( LUT3=1 LUT4=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 emif_addr_in[1]_syn_4.ipclk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.067       2.067      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 emif_addr_in[1]_syn_4.diq[0]                                clk2q                   0.567 r     2.634
 u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2374.b[0] (u5_control/col_addr_reg[1]) net  (fanout = 18)      1.550 r     4.184      ../../01_src/01_rtl/emif_control.v(43)
 u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2374.f[0]        cell (LUT4)             0.431 r     4.615
 u7_emif_write/reg0_syn_120.d[1] (u7_emif_write/mux2_syn_1445) net  (fanout = 1)       0.920 r     5.535      ../../01_src/01_rtl/emif_write.v(42)
 u7_emif_write/reg0_syn_120                                  path2reg1 (LUT3)        0.371       5.906
 Arrival time                                                                        5.906                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u7_emif_write/reg0_syn_120.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.045       2.045      ../../01_src/01_rtl/biss_crc6.v(7)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       6.929
 clock uncertainty                                                                  -0.000       6.929
 clock recovergence pessimism                                                        0.095       7.024
 Required time                                                                       7.024            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.118ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u8_encoder/u13_sin/u21_sample/reg3_syn_84 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.323 ns                                                        
 Start Point:             u8_encoder/u13_sin/u21_sample/reg2_syn_174.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u8_encoder/u13_sin/u21_sample/reg3_syn_84.mi[1] (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.429ns  (logic 0.204ns, net 0.225ns, 47% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u21_sample/reg2_syn_174.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     1.938       1.938      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u8_encoder/u13_sin/u21_sample/reg2_syn_174.q[1]             clk2q                   0.109 r     2.047
 u8_encoder/u13_sin/u21_sample/reg3_syn_84.mi[1] (u8_encoder/u13_sin/u21_sample/data_a[3]) net  (fanout = 2)       0.225 r     2.272      ../../01_src/01_rtl/ads8350_sample.v(45)
 u8_encoder/u13_sin/u21_sample/reg3_syn_84                   path2reg1               0.095       2.367
 Arrival time                                                                        2.367                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u21_sample/reg3_syn_84.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.130       2.130      ../../01_src/01_rtl/biss_crc6.v(7)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.147       2.044
 Required time                                                                       2.044            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.323ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u8_encoder/u11_biss/U3_CRC/sel3_syn_129 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.323 ns                                                        
 Start Point:             u8_encoder/u11_biss/U3_CRC/sel3_syn_133.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u8_encoder/u11_biss/U3_CRC/sel3_syn_129.mi[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.429ns  (logic 0.204ns, net 0.225ns, 47% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u8_encoder/u11_biss/U3_CRC/sel3_syn_133.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     1.938       1.938      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u8_encoder/u11_biss/U3_CRC/sel3_syn_133.q[0]                clk2q                   0.109 r     2.047
 u8_encoder/u11_biss/U3_CRC/sel3_syn_129.mi[0] (u8_encoder/u11_biss/U2_control/read_done0) net  (fanout = 1)       0.225 r     2.272      ../../01_src/01_rtl/biss_control_in.v(484)
 u8_encoder/u11_biss/U3_CRC/sel3_syn_129                     path2reg0               0.095       2.367
 Arrival time                                                                        2.367                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u8_encoder/u11_biss/U3_CRC/sel3_syn_129.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.130       2.130      ../../01_src/01_rtl/biss_crc6.v(7)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.147       2.044
 Required time                                                                       2.044            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.323ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u8_encoder/u13_sin/u21_sample/reg3_syn_72 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.330 ns                                                        
 Start Point:             u8_encoder/u13_sin/u21_sample/reg2_syn_167.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u8_encoder/u13_sin/u21_sample/reg3_syn_72.mi[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.420ns  (logic 0.204ns, net 0.216ns, 48% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u21_sample/reg2_syn_167.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     1.938       1.938      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u8_encoder/u13_sin/u21_sample/reg2_syn_167.q[0]             clk2q                   0.109 r     2.047
 u8_encoder/u13_sin/u21_sample/reg3_syn_72.mi[0] (u8_encoder/u13_sin/u21_sample/data_b[1]) net  (fanout = 2)       0.216 r     2.263      ../../01_src/01_rtl/ads8350_sample.v(46)
 u8_encoder/u13_sin/u21_sample/reg3_syn_72                   path2reg0               0.095       2.358
 Arrival time                                                                        2.358                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u21_sample/reg3_syn_72.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.130       2.130      ../../01_src/01_rtl/biss_crc6.v(7)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.163       2.028
 Required time                                                                       2.028            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.330ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: u1_pll/pll_inst.clkc[2]                                  
Clock = u1_pll/pll_inst.clkc[2], period 10ns, rising at 0ns, falling at 5ns

700 endpoints analyzed totally, and 15934 paths analyzed
6 errors detected : 6 setup errors (TNS = -0.567), 0 hold errors (TNS = 0.000)
Minimum period is 10.426ns
---------------------------------------------------------------------------------------------------------

Paths for end point b_out_able_syn_6 (16 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -0.426 ns                                                        
 Start Point:             u8_encoder/data_out_reg_b1[1]_syn_18.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               b_out_able_syn_6.do[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         4.940ns  (logic 1.270ns, net 3.670ns, 25% logic)                
 Logic Levels:            3 ( LUT3=1 LUT5=1 LUT4=1 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u8_encoder/data_out_reg_b1[1]_syn_18.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u8_encoder/data_out_reg_b1[1]_syn_18.q[0]                   clk2q                   0.146 r     2.422
 u8_encoder/data_out_reg_b1[0]_syn_32.b[1] (u6_emif_read/encoder_mode_reg[1]) net  (fanout = 42)      0.927 r     3.349      ../../01_src/01_rtl/emif_read.v(32)
 u8_encoder/data_out_reg_b1[0]_syn_32.f[1]                   cell (LUT4)             0.431 r     3.780
 u8_encoder/u13_sin/u22_fir/U1_fir/reg0_syn_2198.b[0] (u8_encoder/data_out_reg_b1[0]_syn_2) net  (fanout = 29)      0.380 r     4.160                    
 u8_encoder/u13_sin/u22_fir/U1_fir/reg0_syn_2198.f[0]        cell (LUT5)             0.431 r     4.591
 u8_encoder/b_out_reg_reg_syn_8.d[0] (u8_encoder/b_out_reg_n_syn_2) net  (fanout = 1)       0.615 r     5.206                    
 u8_encoder/b_out_reg_reg_syn_8.f[0]                         cell (LUT3)             0.262 r     5.468
 b_out_able_syn_6.do[0] (u8_encoder/b_out_reg_n)             net  (fanout = 1)       1.748 r     7.216      ../../01_src/01_rtl/demo_1st_top.v(39)
 b_out_able_syn_6                                            path2reg                0.000       7.216
 Arrival time                                                                        7.216                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 b_out_able_syn_6.osclk (u8_encoder/clk_100M)                net                     1.851       1.851      ../../01_src/01_rtl/encoder_control.v(21)
 capture clock edge                                                                  5.000       6.851
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061       6.790
 clock uncertainty                                                                  -0.000       6.790
 clock recovergence pessimism                                                        0.000       6.790
 Required time                                                                       6.790            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.426ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -0.345 ns                                                        
 Start Point:             u8_encoder/data_out_reg_b1[1]_syn_18.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               b_out_able_syn_6.do[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         4.859ns  (logic 1.263ns, net 3.596ns, 25% logic)                
 Logic Levels:            3 ( LUT3=1 LUT5=1 LUT2=1 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u8_encoder/data_out_reg_b1[1]_syn_18.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u8_encoder/data_out_reg_b1[1]_syn_18.q[0]                   clk2q                   0.146 r     2.422
 u8_encoder/a_out_reg_n_syn_11.b[1] (u6_emif_read/encoder_mode_reg[1]) net  (fanout = 42)      0.672 r     3.094      ../../01_src/01_rtl/emif_read.v(32)
 u8_encoder/a_out_reg_n_syn_11.f[1]                          cell (LUT2)             0.431 r     3.525
 u8_encoder/u13_sin/u22_fir/U1_fir/reg0_syn_2198.a[0] (u8_encoder/a_out_reg_n_syn_2) net  (fanout = 2)       0.561 r     4.086                    
 u8_encoder/u13_sin/u22_fir/U1_fir/reg0_syn_2198.f[0]        cell (LUT5)             0.424 r     4.510
 u8_encoder/b_out_reg_reg_syn_8.d[0] (u8_encoder/b_out_reg_n_syn_2) net  (fanout = 1)       0.615 r     5.125                    
 u8_encoder/b_out_reg_reg_syn_8.f[0]                         cell (LUT3)             0.262 r     5.387
 b_out_able_syn_6.do[0] (u8_encoder/b_out_reg_n)             net  (fanout = 1)       1.748 r     7.135      ../../01_src/01_rtl/demo_1st_top.v(39)
 b_out_able_syn_6                                            path2reg                0.000       7.135
 Arrival time                                                                        7.135                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 b_out_able_syn_6.osclk (u8_encoder/clk_100M)                net                     1.851       1.851      ../../01_src/01_rtl/encoder_control.v(21)
 capture clock edge                                                                  5.000       6.851
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061       6.790
 clock uncertainty                                                                  -0.000       6.790
 clock recovergence pessimism                                                        0.000       6.790
 Required time                                                                       6.790            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.345ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -0.224 ns                                                        
 Start Point:             u6_emif_read/reg5_syn_32.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               b_out_able_syn_6.do[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         4.738ns  (logic 1.180ns, net 3.558ns, 24% logic)                
 Logic Levels:            3 ( LUT3=1 LUT5=1 LUT2=1 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u6_emif_read/reg5_syn_32.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u6_emif_read/reg5_syn_32.q[0]                               clk2q                   0.146 r     2.422
 u8_encoder/a_out_reg_n_syn_11.c[1] (u6_emif_read/encoder_mode_reg[2]) net  (fanout = 36)      0.634 r     3.056      ../../01_src/01_rtl/emif_read.v(32)
 u8_encoder/a_out_reg_n_syn_11.f[1]                          cell (LUT2)             0.348 r     3.404
 u8_encoder/u13_sin/u22_fir/U1_fir/reg0_syn_2198.a[0] (u8_encoder/a_out_reg_n_syn_2) net  (fanout = 2)       0.561 r     3.965                    
 u8_encoder/u13_sin/u22_fir/U1_fir/reg0_syn_2198.f[0]        cell (LUT5)             0.424 r     4.389
 u8_encoder/b_out_reg_reg_syn_8.d[0] (u8_encoder/b_out_reg_n_syn_2) net  (fanout = 1)       0.615 r     5.004                    
 u8_encoder/b_out_reg_reg_syn_8.f[0]                         cell (LUT3)             0.262 r     5.266
 b_out_able_syn_6.do[0] (u8_encoder/b_out_reg_n)             net  (fanout = 1)       1.748 r     7.014      ../../01_src/01_rtl/demo_1st_top.v(39)
 b_out_able_syn_6                                            path2reg                0.000       7.014
 Arrival time                                                                        7.014                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 b_out_able_syn_6.osclk (u8_encoder/clk_100M)                net                     1.851       1.851      ../../01_src/01_rtl/encoder_control.v(21)
 capture clock edge                                                                  5.000       6.851
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061       6.790
 clock uncertainty                                                                  -0.000       6.790
 clock recovergence pessimism                                                        0.000       6.790
 Required time                                                                       6.790            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.224ns          

---------------------------------------------------------------------------------------------------------

Paths for end point a_out_able_syn_6 (14 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -0.088 ns                                                        
 Start Point:             u8_encoder/data_out_reg_b1[1]_syn_18.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               a_out_able_syn_6.do[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         4.729ns  (logic 1.409ns, net 3.320ns, 29% logic)                
 Logic Levels:            3 ( LUT4=2 LUT2=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u8_encoder/data_out_reg_b1[1]_syn_18.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u8_encoder/data_out_reg_b1[1]_syn_18.q[0]                   clk2q                   0.146 r     2.422
 u8_encoder/a_out_reg_n_syn_11.b[1] (u6_emif_read/encoder_mode_reg[1]) net  (fanout = 42)      0.672 r     3.094      ../../01_src/01_rtl/emif_read.v(32)
 u8_encoder/a_out_reg_n_syn_11.f[1]                          cell (LUT2)             0.431 r     3.525
 u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_103.a[0] (u8_encoder/a_out_reg_n_syn_2) net  (fanout = 2)       0.846 r     4.371                    
 u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_103.f[0] cell (LUT4)             0.424 r     4.795
 u8_encoder/a_out_reg_reg_syn_8.a[0] (u8_encoder/a_out_reg_n_syn_4) net  (fanout = 1)       0.710 r     5.505                    
 u8_encoder/a_out_reg_reg_syn_8.f[0]                         cell (LUT4)             0.408 r     5.913
 a_out_able_syn_6.do[0] (u8_encoder/a_out_reg_n)             net  (fanout = 1)       1.092 r     7.005      ../../01_src/01_rtl/demo_1st_top.v(38)
 a_out_able_syn_6                                            path2reg                0.000       7.005
 Arrival time                                                                        7.005                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 a_out_able_syn_6.osclk (u8_encoder/clk_100M)                net                     1.978       1.978      ../../01_src/01_rtl/encoder_control.v(21)
 capture clock edge                                                                  5.000       6.978
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061       6.917
 clock uncertainty                                                                  -0.000       6.917
 clock recovergence pessimism                                                        0.000       6.917
 Required time                                                                       6.917            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.088ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.033 ns                                                        
 Start Point:             u6_emif_read/reg5_syn_32.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               a_out_able_syn_6.do[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         4.608ns  (logic 1.326ns, net 3.282ns, 28% logic)                
 Logic Levels:            3 ( LUT4=2 LUT2=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u6_emif_read/reg5_syn_32.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u6_emif_read/reg5_syn_32.q[0]                               clk2q                   0.146 r     2.422
 u8_encoder/a_out_reg_n_syn_11.c[1] (u6_emif_read/encoder_mode_reg[2]) net  (fanout = 36)      0.634 r     3.056      ../../01_src/01_rtl/emif_read.v(32)
 u8_encoder/a_out_reg_n_syn_11.f[1]                          cell (LUT2)             0.348 r     3.404
 u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_103.a[0] (u8_encoder/a_out_reg_n_syn_2) net  (fanout = 2)       0.846 r     4.250                    
 u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_103.f[0] cell (LUT4)             0.424 r     4.674
 u8_encoder/a_out_reg_reg_syn_8.a[0] (u8_encoder/a_out_reg_n_syn_4) net  (fanout = 1)       0.710 r     5.384                    
 u8_encoder/a_out_reg_reg_syn_8.f[0]                         cell (LUT4)             0.408 r     5.792
 a_out_able_syn_6.do[0] (u8_encoder/a_out_reg_n)             net  (fanout = 1)       1.092 r     6.884      ../../01_src/01_rtl/demo_1st_top.v(38)
 a_out_able_syn_6                                            path2reg                0.000       6.884
 Arrival time                                                                        6.884                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 a_out_able_syn_6.osclk (u8_encoder/clk_100M)                net                     1.978       1.978      ../../01_src/01_rtl/encoder_control.v(21)
 capture clock edge                                                                  5.000       6.978
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061       6.917
 clock uncertainty                                                                  -0.000       6.917
 clock recovergence pessimism                                                        0.000       6.917
 Required time                                                                       6.917            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.033ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.081 ns                                                        
 Start Point:             u8_encoder/data_out_reg_b1[1]_syn_18.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               a_out_able_syn_6.do[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         4.560ns  (logic 1.416ns, net 3.144ns, 31% logic)                
 Logic Levels:            3 ( LUT4=3 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u8_encoder/data_out_reg_b1[1]_syn_18.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u8_encoder/data_out_reg_b1[1]_syn_18.q[0]                   clk2q                   0.146 r     2.422
 u8_encoder/data_out_reg_b1[0]_syn_32.b[1] (u6_emif_read/encoder_mode_reg[1]) net  (fanout = 42)      0.927 r     3.349      ../../01_src/01_rtl/emif_read.v(32)
 u8_encoder/data_out_reg_b1[0]_syn_32.f[1]                   cell (LUT4)             0.431 r     3.780
 u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_103.b[0] (u8_encoder/data_out_reg_b1[0]_syn_2) net  (fanout = 29)      0.415 r     4.195                    
 u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_103.f[0] cell (LUT4)             0.431 r     4.626
 u8_encoder/a_out_reg_reg_syn_8.a[0] (u8_encoder/a_out_reg_n_syn_4) net  (fanout = 1)       0.710 r     5.336                    
 u8_encoder/a_out_reg_reg_syn_8.f[0]                         cell (LUT4)             0.408 r     5.744
 a_out_able_syn_6.do[0] (u8_encoder/a_out_reg_n)             net  (fanout = 1)       1.092 r     6.836      ../../01_src/01_rtl/demo_1st_top.v(38)
 a_out_able_syn_6                                            path2reg                0.000       6.836
 Arrival time                                                                        6.836                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 a_out_able_syn_6.osclk (u8_encoder/clk_100M)                net                     1.978       1.978      ../../01_src/01_rtl/encoder_control.v(21)
 capture clock edge                                                                  5.000       6.978
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061       6.917
 clock uncertainty                                                                  -0.000       6.917
 clock recovergence pessimism                                                        0.000       6.917
 Required time                                                                       6.917            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.081ns          

---------------------------------------------------------------------------------------------------------

Paths for end point led_out[2]_syn_4 (179 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -0.053 ns                                                        
 Start Point:             u9_led/reg1_syn_149.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 End Point:               led_out[2]_syn_4.do[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         9.668ns  (logic 3.233ns, net 6.435ns, 33% logic)                
 Logic Levels:            7 ( LUT4=4 LUT5=3 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u9_led/reg1_syn_149.clk (u8_encoder/clk_100M)               net                     2.410       2.410      ../../01_src/01_rtl/encoder_control.v(21)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u9_led/reg1_syn_149.q[0]                                    clk2q                   0.146 r     2.556
 u9_led/led_reg_b[0]_syn_96.b[0] (u9_led/timer[3])           net  (fanout = 2)       0.473 r     3.029      ../../01_src/01_rtl/led.v(25)
 u9_led/led_reg_b[0]_syn_96.f[0]                             cell (LUT4)             0.333 r     3.362
 u9_led/led_reg_b[0]_syn_96.a[1] (u9_led/led_reg_b[0]_syn_2) net  (fanout = 1)       0.158 r     3.520                    
 u9_led/led_reg_b[0]_syn_96.f[1]                             cell (LUT4)             0.408 r     3.928
 u9_led/led_reg_b[0]_syn_93.a[1] (u9_led/led_reg_b[0]_syn_4) net  (fanout = 1)       0.307 r     4.235                    
 u9_led/led_reg_b[0]_syn_93.f[1]                             cell (LUT4)             0.424 r     4.659
 u9_led/led_reg_b[0]_syn_76.a[1] (u9_led/led_reg_b[0]_syn_6) net  (fanout = 3)       0.459 r     5.118                    
 u9_led/led_reg_b[0]_syn_76.fx[0]                            cell (LUT5)             0.618 r     5.736
 u9_led/led_reg_b[0]_syn_81.a[1] (u9_led/led_reg_b[0]_syn_20) net  (fanout = 3)       0.783 r     6.519                    
 u9_led/led_reg_b[0]_syn_81.fx[0]                            cell (LUT5)             0.618 r     7.137
 u8_encoder/u14_tawa/u33_uart_send/send_en1_reg_syn_8.d[1] (u9_led/led_reg_b[0]_syn_24) net  (fanout = 3)       1.156 r     8.293                    
 u8_encoder/u14_tawa/u33_uart_send/send_en1_reg_syn_8.f[1]   cell (LUT5)             0.262 r     8.555
 u9_led/reg0_syn_26.a[0] (u9_led/led_reg_b[3]_syn_2)         net  (fanout = 2)       0.618 r     9.173                    
 u9_led/reg0_syn_26.f[0]                                     cell (LUT4)             0.424 r     9.597
 led_out[2]_syn_4.do[0] (u9_led/led_reg_b[2])                net  (fanout = 1)       2.481 r    12.078      ../../01_src/01_rtl/demo_1st_top.v(45)
 led_out[2]_syn_4                                            path2reg                0.000      12.078
 Arrival time                                                                       12.078                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 led_out[2]_syn_4.osclk (u8_encoder/clk_100M)                net                     1.978       1.978      ../../01_src/01_rtl/encoder_control.v(21)
 capture clock edge                                                                 10.000      11.978
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061      11.917
 clock uncertainty                                                                  -0.000      11.917
 clock recovergence pessimism                                                        0.108      12.025
 Required time                                                                      12.025            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.053ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -0.053 ns                                                        
 Start Point:             u9_led/reg1_syn_149.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 End Point:               led_out[2]_syn_4.do[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         9.668ns  (logic 3.233ns, net 6.435ns, 33% logic)                
 Logic Levels:            7 ( LUT4=4 LUT5=3 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u9_led/reg1_syn_149.clk (u8_encoder/clk_100M)               net                     2.410       2.410      ../../01_src/01_rtl/encoder_control.v(21)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u9_led/reg1_syn_149.q[0]                                    clk2q                   0.146 r     2.556
 u9_led/led_reg_b[0]_syn_96.b[0] (u9_led/timer[3])           net  (fanout = 2)       0.473 r     3.029      ../../01_src/01_rtl/led.v(25)
 u9_led/led_reg_b[0]_syn_96.f[0]                             cell (LUT4)             0.333 r     3.362
 u9_led/led_reg_b[0]_syn_96.a[1] (u9_led/led_reg_b[0]_syn_2) net  (fanout = 1)       0.158 r     3.520                    
 u9_led/led_reg_b[0]_syn_96.f[1]                             cell (LUT4)             0.408 r     3.928
 u9_led/led_reg_b[0]_syn_93.a[1] (u9_led/led_reg_b[0]_syn_4) net  (fanout = 1)       0.307 r     4.235                    
 u9_led/led_reg_b[0]_syn_93.f[1]                             cell (LUT4)             0.424 r     4.659
 u9_led/led_reg_b[0]_syn_76.a[0] (u9_led/led_reg_b[0]_syn_6) net  (fanout = 3)       0.459 r     5.118                    
 u9_led/led_reg_b[0]_syn_76.fx[0]                            cell (LUT5)             0.618 r     5.736
 u9_led/led_reg_b[0]_syn_81.a[1] (u9_led/led_reg_b[0]_syn_20) net  (fanout = 3)       0.783 r     6.519                    
 u9_led/led_reg_b[0]_syn_81.fx[0]                            cell (LUT5)             0.618 r     7.137
 u8_encoder/u14_tawa/u33_uart_send/send_en1_reg_syn_8.d[1] (u9_led/led_reg_b[0]_syn_24) net  (fanout = 3)       1.156 r     8.293                    
 u8_encoder/u14_tawa/u33_uart_send/send_en1_reg_syn_8.f[1]   cell (LUT5)             0.262 r     8.555
 u9_led/reg0_syn_26.a[0] (u9_led/led_reg_b[3]_syn_2)         net  (fanout = 2)       0.618 r     9.173                    
 u9_led/reg0_syn_26.f[0]                                     cell (LUT4)             0.424 r     9.597
 led_out[2]_syn_4.do[0] (u9_led/led_reg_b[2])                net  (fanout = 1)       2.481 r    12.078      ../../01_src/01_rtl/demo_1st_top.v(45)
 led_out[2]_syn_4                                            path2reg                0.000      12.078
 Arrival time                                                                       12.078                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 led_out[2]_syn_4.osclk (u8_encoder/clk_100M)                net                     1.978       1.978      ../../01_src/01_rtl/encoder_control.v(21)
 capture clock edge                                                                 10.000      11.978
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061      11.917
 clock uncertainty                                                                  -0.000      11.917
 clock recovergence pessimism                                                        0.108      12.025
 Required time                                                                      12.025            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.053ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.019 ns                                                        
 Start Point:             u9_led/reg1_syn_146.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 End Point:               led_out[2]_syn_4.do[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         9.596ns  (logic 3.308ns, net 6.288ns, 34% logic)                
 Logic Levels:            7 ( LUT4=4 LUT5=3 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u9_led/reg1_syn_146.clk (u8_encoder/clk_100M)               net                     2.410       2.410      ../../01_src/01_rtl/encoder_control.v(21)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u9_led/reg1_syn_146.q[1]                                    clk2q                   0.146 r     2.556
 u9_led/led_reg_b[0]_syn_96.a[0] (u9_led/timer[2])           net  (fanout = 2)       0.326 r     2.882      ../../01_src/01_rtl/led.v(25)
 u9_led/led_reg_b[0]_syn_96.f[0]                             cell (LUT4)             0.408 r     3.290
 u9_led/led_reg_b[0]_syn_96.a[1] (u9_led/led_reg_b[0]_syn_2) net  (fanout = 1)       0.158 r     3.448                    
 u9_led/led_reg_b[0]_syn_96.f[1]                             cell (LUT4)             0.408 r     3.856
 u9_led/led_reg_b[0]_syn_93.a[1] (u9_led/led_reg_b[0]_syn_4) net  (fanout = 1)       0.307 r     4.163                    
 u9_led/led_reg_b[0]_syn_93.f[1]                             cell (LUT4)             0.424 r     4.587
 u9_led/led_reg_b[0]_syn_76.a[1] (u9_led/led_reg_b[0]_syn_6) net  (fanout = 3)       0.459 r     5.046                    
 u9_led/led_reg_b[0]_syn_76.fx[0]                            cell (LUT5)             0.618 r     5.664
 u9_led/led_reg_b[0]_syn_81.a[1] (u9_led/led_reg_b[0]_syn_20) net  (fanout = 3)       0.783 r     6.447                    
 u9_led/led_reg_b[0]_syn_81.fx[0]                            cell (LUT5)             0.618 r     7.065
 u8_encoder/u14_tawa/u33_uart_send/send_en1_reg_syn_8.d[1] (u9_led/led_reg_b[0]_syn_24) net  (fanout = 3)       1.156 r     8.221                    
 u8_encoder/u14_tawa/u33_uart_send/send_en1_reg_syn_8.f[1]   cell (LUT5)             0.262 r     8.483
 u9_led/reg0_syn_26.a[0] (u9_led/led_reg_b[3]_syn_2)         net  (fanout = 2)       0.618 r     9.101                    
 u9_led/reg0_syn_26.f[0]                                     cell (LUT4)             0.424 r     9.525
 led_out[2]_syn_4.do[0] (u9_led/led_reg_b[2])                net  (fanout = 1)       2.481 r    12.006      ../../01_src/01_rtl/demo_1st_top.v(45)
 led_out[2]_syn_4                                            path2reg                0.000      12.006
 Arrival time                                                                       12.006                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 led_out[2]_syn_4.osclk (u8_encoder/clk_100M)                net                     1.978       1.978      ../../01_src/01_rtl/encoder_control.v(21)
 capture clock edge                                                                 10.000      11.978
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061      11.917
 clock uncertainty                                                                  -0.000      11.917
 clock recovergence pessimism                                                        0.108      12.025
 Required time                                                                      12.025            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.019ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u8_encoder/data_b_out_reg_n_syn_17 (21 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.175 ns                                                        
 Start Point:             u6_emif_read/reg5_syn_33.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u8_encoder/data_b_out_reg_n_syn_17.d[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.528ns  (logic 0.378ns, net 0.150ns, 71% logic)                
 Logic Levels:            1 ( LUT5=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u6_emif_read/reg5_syn_33.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     1.938       1.938      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u6_emif_read/reg5_syn_33.q[0]                               clk2q                   0.109 r     2.047
 u8_encoder/data_b_out_reg_n_syn_17.d[0] (u6_emif_read/encoder_mode_reg[4]_dup_1) net  (fanout = 24)      0.150 r     2.197      ../../01_src/01_rtl/emif_read.v(32)
 u8_encoder/data_b_out_reg_n_syn_17                          path2reg0 (LUT5)        0.269       2.466
 Arrival time                                                                        2.466                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u8_encoder/data_b_out_reg_n_syn_17.clk (u8_encoder/clk_100M) net                     2.230       2.230      ../../01_src/01_rtl/encoder_control.v(21)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                        0.000       2.291
 Required time                                                                       2.291            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.175ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.055 ns                                                        
 Start Point:             u8_encoder/u12_ssi/reg4_syn_166.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u8_encoder/data_b_out_reg_n_syn_17.a[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         1.408ns  (logic 0.688ns, net 0.720ns, 48% logic)                
 Logic Levels:            2 ( LUT5=1 LUT4=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u8_encoder/u12_ssi/reg4_syn_166.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     1.938       1.938      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u8_encoder/u12_ssi/reg4_syn_166.q[0]                        clk2q                   0.109 r     2.047
 u8_encoder/u13_sin/u22_fir/U1_fir/reg1_syn_113.d[1] (u8_encoder/u12_ssi/angle_reg[21]) net  (fanout = 1)       0.512 r     2.559      ../../01_src/01_rtl/ssi_control.v(60)
 u8_encoder/u13_sin/u22_fir/U1_fir/reg1_syn_113.f[1]         cell (LUT4)             0.179 r     2.738
 u8_encoder/data_b_out_reg_n_syn_17.a[0] (u8_encoder/data_out_reg_b1[21]_syn_4) net  (fanout = 1)       0.208 r     2.946      ../../01_src/01_rtl/encoder_control.v(77)
 u8_encoder/data_b_out_reg_n_syn_17                          path2reg0 (LUT5)        0.400       3.346
 Arrival time                                                                        3.346                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u8_encoder/data_b_out_reg_n_syn_17.clk (u8_encoder/clk_100M) net                     2.230       2.230      ../../01_src/01_rtl/encoder_control.v(21)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                        0.000       2.291
 Required time                                                                       2.291            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.055ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.195 ns                                                        
 Start Point:             u8_encoder/data_out_reg_b1[13]_syn_18.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u8_encoder/data_b_out_reg_n_syn_17.c[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         1.548ns  (logic 0.609ns, net 0.939ns, 39% logic)                
 Logic Levels:            2 ( LUT5=2 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u8_encoder/data_out_reg_b1[13]_syn_18.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     1.938       1.938      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u8_encoder/data_out_reg_b1[13]_syn_18.q[0]                  clk2q                   0.109 r     2.047
 u8_encoder/u13_sin/u22_fir/U1_fir/reg0_syn_2190.d[0] (u6_emif_read/encoder_mode_reg[3]) net  (fanout = 29)      0.381 r     2.428      ../../01_src/01_rtl/emif_read.v(32)
 u8_encoder/u13_sin/u22_fir/U1_fir/reg0_syn_2190.f[0]        cell (LUT5)             0.179 r     2.607
 u8_encoder/data_b_out_reg_n_syn_17.c[0] (u8_encoder/data_out_reg_b1[24]_syn_2) net  (fanout = 12)      0.558 r     3.165      ../../01_src/01_rtl/encoder_control.v(77)
 u8_encoder/data_b_out_reg_n_syn_17                          path2reg0 (LUT5)        0.321       3.486
 Arrival time                                                                        3.486                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u8_encoder/data_b_out_reg_n_syn_17.clk (u8_encoder/clk_100M) net                     2.230       2.230      ../../01_src/01_rtl/encoder_control.v(21)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                        0.000       2.291
 Required time                                                                       2.291            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.195ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u8_encoder/u10_abz/reg1_syn_10 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.314 ns                                                        
 Start Point:             u8_encoder/u10_abz/bin1_reg_syn_4.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 End Point:               u8_encoder/u10_abz/reg1_syn_10.mi[1] (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.420ns  (logic 0.204ns, net 0.216ns, 48% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u8_encoder/u10_abz/bin1_reg_syn_4.clk (u8_encoder/clk_100M) net                     2.029       2.029      ../../01_src/01_rtl/encoder_control.v(21)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u8_encoder/u10_abz/bin1_reg_syn_4.q[0]                      clk2q                   0.109 r     2.138
 u8_encoder/u10_abz/reg1_syn_10.mi[1] (u8_encoder/u10_abz/bin1) net  (fanout = 1)       0.216 r     2.354      ../../01_src/01_rtl/four_sub.v(30)
 u8_encoder/u10_abz/reg1_syn_10                              path2reg1               0.095       2.449
 Arrival time                                                                        2.449                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u8_encoder/u10_abz/reg1_syn_10.clk (u8_encoder/clk_100M)    net                     2.230       2.230      ../../01_src/01_rtl/encoder_control.v(21)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                       -0.156       2.135
 Required time                                                                       2.135            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.314ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u8_encoder/u14_tawa/u31_uart_control/flag_send_reg0_reg_syn_6 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.330 ns                                                        
 Start Point:             u8_encoder/u14_tawa/u31_uart_control/turn_data_b[23]_syn_35.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 End Point:               u8_encoder/u14_tawa/u31_uart_control/flag_send_reg0_reg_syn_6.mi[1] (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.420ns  (logic 0.204ns, net 0.216ns, 48% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u8_encoder/u14_tawa/u31_uart_control/turn_data_b[23]_syn_35.clk (u8_encoder/clk_100M) net                     2.029       2.029      ../../01_src/01_rtl/encoder_control.v(21)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u8_encoder/u14_tawa/u31_uart_control/turn_data_b[23]_syn_35.q[0] clk2q                   0.109 r     2.138
 u8_encoder/u14_tawa/u31_uart_control/flag_send_reg0_reg_syn_6.mi[1] (u8_encoder/u14_tawa/u31_uart_control/flag_send_reg) net  (fanout = 2)       0.216 r     2.354      ../../01_src/01_rtl/uart_control.v(53)
 u8_encoder/u14_tawa/u31_uart_control/flag_send_reg0_reg_syn_6 path2reg1               0.095       2.449
 Arrival time                                                                        2.449                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u8_encoder/u14_tawa/u31_uart_control/flag_send_reg0_reg_syn_6.clk (u8_encoder/clk_100M) net                     2.230       2.230      ../../01_src/01_rtl/encoder_control.v(21)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                       -0.172       2.119
 Required time                                                                       2.119            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.330ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: u1_pll/pll_inst.clkc[3]                                  
Clock = u1_pll/pll_inst.clkc[3], period 200ns, rising at 0ns, falling at 100ns

3426 endpoints analyzed totally, and more than 2000000000 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 197.875ns
---------------------------------------------------------------------------------------------------------

Paths for end point u8_encoder/u13_sin/u22_fir/U2_fir/mult8_syn_2 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     2.125 ns                                                        
 Start Point:             u8_encoder/u14_tawa/u31_uart_control/flag_send_reg_n_syn_17.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u8_encoder/u13_sin/u22_fir/U2_fir/mult8_syn_2.cea (rising edge triggered by clock u1_pll/pll_inst.clkc[3])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         2.477ns  (logic 0.146ns, net 2.331ns, 5% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u8_encoder/u14_tawa/u31_uart_control/flag_send_reg_n_syn_17.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u8_encoder/u14_tawa/u31_uart_control/flag_send_reg_n_syn_17.q[0] clk2q                   0.146 r     2.422
 u8_encoder/u13_sin/u22_fir/U2_fir/mult8_syn_2.cea (u8_encoder/u13_sin/u21_sample/conv_done_reg_dup_52) net  (fanout = 4)       2.331 r     4.753      ../../01_src/01_rtl/ads8350_sample.v(41)
 u8_encoder/u13_sin/u22_fir/U2_fir/mult8_syn_2               path2reg                0.000       4.753
 Arrival time                                                                        4.753                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[3]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u22_fir/U2_fir/mult8_syn_2.clk (u8_encoder/u11_biss/U2_control/clk_5M) net                     1.978       1.978      ../../01_src/01_rtl/biss_control_in.v(4)
 capture clock edge                                                                  5.000       6.978
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.100       6.878
 clock uncertainty                                                                  -0.000       6.878
 clock recovergence pessimism                                                        0.000       6.878
 Required time                                                                       6.878            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.125ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u8_encoder/u13_sin/u22_fir/U2_fir/mult7_syn_2 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     2.155 ns                                                        
 Start Point:             u8_encoder/u14_tawa/u31_uart_control/flag_send_reg_n_syn_17.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u8_encoder/u13_sin/u22_fir/U2_fir/mult7_syn_2.cea (rising edge triggered by clock u1_pll/pll_inst.clkc[3])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         2.447ns  (logic 0.146ns, net 2.301ns, 5% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u8_encoder/u14_tawa/u31_uart_control/flag_send_reg_n_syn_17.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u8_encoder/u14_tawa/u31_uart_control/flag_send_reg_n_syn_17.q[0] clk2q                   0.146 r     2.422
 u8_encoder/u13_sin/u22_fir/U2_fir/mult7_syn_2.cea (u8_encoder/u13_sin/u21_sample/conv_done_reg_dup_52) net  (fanout = 4)       2.301 r     4.723      ../../01_src/01_rtl/ads8350_sample.v(41)
 u8_encoder/u13_sin/u22_fir/U2_fir/mult7_syn_2               path2reg                0.000       4.723
 Arrival time                                                                        4.723                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[3]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u22_fir/U2_fir/mult7_syn_2.clk (u8_encoder/u11_biss/U2_control/clk_5M) net                     1.978       1.978      ../../01_src/01_rtl/biss_control_in.v(4)
 capture clock edge                                                                  5.000       6.978
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.100       6.878
 clock uncertainty                                                                  -0.000       6.878
 clock recovergence pessimism                                                        0.000       6.878
 Required time                                                                       6.878            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.155ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2717 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     2.194 ns                                                        
 Start Point:             u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_133.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2717.ce (rising edge triggered by clock u1_pll/pll_inst.clkc[3])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         2.580ns  (logic 0.233ns, net 2.347ns, 9% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_133.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_133.q[0] clk2q                   0.146 r     2.422
 u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2717.ce (u8_encoder/u13_sin/u21_sample/conv_done_reg_dup_41) net  (fanout = 14)      2.347 r     4.769      ../../01_src/01_rtl/ads8350_sample.v(41)
 u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2717             path2reg                0.087       4.856
 Arrival time                                                                        4.856                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[3]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2717.clk (u8_encoder/u11_biss/U2_control/clk_5M) net                     2.166       2.166      ../../01_src/01_rtl/biss_control_in.v(4)
 capture clock edge                                                                  5.000       7.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       7.050
 clock uncertainty                                                                  -0.000       7.050
 clock recovergence pessimism                                                        0.000       7.050
 Required time                                                                       7.050            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.194ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2811 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.041 ns                                                        
 Start Point:             u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_152.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2811.ce (rising edge triggered by clock u1_pll/pll_inst.clkc[3])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.394ns  (logic 0.162ns, net 0.232ns, 41% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_152.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     1.938       1.938      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_152.q[0] clk2q                   0.109 r     2.047
 u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2811.ce (u8_encoder/u13_sin/u21_sample/conv_done_reg_dup_45) net  (fanout = 9)       0.232 r     2.279      ../../01_src/01_rtl/ads8350_sample.v(41)
 u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2811             path2reg                0.053       2.332
 Arrival time                                                                        2.332                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[3]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2811.clk (u8_encoder/u11_biss/U2_control/clk_5M) net                     2.230       2.230      ../../01_src/01_rtl/biss_control_in.v(4)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                        0.000       2.291
 Required time                                                                       2.291            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.041ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2790 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.049 ns                                                        
 Start Point:             u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_152.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2790.ce (rising edge triggered by clock u1_pll/pll_inst.clkc[3])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.402ns  (logic 0.162ns, net 0.240ns, 40% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_152.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     1.938       1.938      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_152.q[0] clk2q                   0.109 r     2.047
 u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2790.ce (u8_encoder/u13_sin/u21_sample/conv_done_reg_dup_45) net  (fanout = 9)       0.240 r     2.287      ../../01_src/01_rtl/ads8350_sample.v(41)
 u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2790             path2reg                0.053       2.340
 Arrival time                                                                        2.340                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[3]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u22_fir/U2_fir/reg0_syn_2790.clk (u8_encoder/u11_biss/U2_control/clk_5M) net                     2.230       2.230      ../../01_src/01_rtl/biss_control_in.v(4)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                        0.000       2.291
 Required time                                                                       2.291            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.049ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u8_encoder/u13_sin/u22_fir/U1_fir/reg0_syn_2353 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.057 ns                                                        
 Start Point:             u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_111.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u8_encoder/u13_sin/u22_fir/U1_fir/reg0_syn_2353.ce (rising edge triggered by clock u1_pll/pll_inst.clkc[3])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.410ns  (logic 0.162ns, net 0.248ns, 39% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_111.clk (u8_encoder/u11_biss/U3_CRC/clk) net                     1.938       1.938      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u8_encoder/u13_sin/u21_sample/conv_done_reg_reg_syn_111.q[0] clk2q                   0.109 r     2.047
 u8_encoder/u13_sin/u22_fir/U1_fir/reg0_syn_2353.ce (u8_encoder/u13_sin/u21_sample/conv_done_reg_dup_21) net  (fanout = 22)      0.248 r     2.295      ../../01_src/01_rtl/ads8350_sample.v(41)
 u8_encoder/u13_sin/u22_fir/U1_fir/reg0_syn_2353             path2reg                0.053       2.348
 Arrival time                                                                        2.348                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[3]                                                             0.000       0.000                    
 u8_encoder/u13_sin/u22_fir/U1_fir/reg0_syn_2353.clk (u8_encoder/u11_biss/U2_control/clk_5M) net                     2.230       2.230      ../../01_src/01_rtl/biss_control_in.v(4)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                        0.000       2.291
 Required time                                                                       2.291            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.057ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing summary:                                                                           
---------------------------------------------------------------------------------------------------------
Constraint path number: more than 1,000,000,000 (STA coverage = 94.47%)
Timing violations: 12 setup errors, and 0 hold errors.
Minimal setup slack: -0.426, minimal hold slack: 0.041

Timing group statistics: 
	Clock constraints: 
	  Clock Name                                  Min Period     Max Freq           Skew      Fanout            TNS
	  u1_pll/pll_inst.clkc[3] (5.0MHz)             197.875ns       5.054MHz        0.326ns       620        0.000ns
	  u1_pll/pll_inst.clkc[1] (200.0MHz)             5.185ns     192.864MHz        0.480ns       379       -0.248ns
	  u1_pll/pll_inst.clkc[2] (100.0MHz)            10.426ns      95.914MHz        0.480ns       214       -0.567ns
	  u1_pll/pll_inst.clkc[0] (400.0MHz)             2.463ns     406.000MHz        0.326ns        22        0.000ns
	Minimum input arrival time before clock: no constraint path
	Maximum output required time after clock: no constraint path
	Maximum combinational path delay: no constraint path


Warning: No clock constraint on 6 clock net(s): 
	rst_n
	u8_encoder/u11_biss/U2_control/clk_out_reg1_syn_4
	u8_encoder/u12_ssi/clk_2M_syn_4
	u8_encoder/u12_ssi/clk_out_reg1_syn_6
	u8_encoder/u15_endat/u41_control/clk_200k_syn_4
	u8_encoder/u15_endat/u41_control/clk_out_reg1_syn_6

---------------------------------------------------------------------------------------------------------
