# Reading E:/Programas/Quartus/modelsim_ase/tcl/vsim/pref.tcl 
# do ex3_4_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying E:\Programas\Quartus\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied E:\Programas\Quartus\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+e:/Users/Guilherme/Documents/Github/INOVAME/INOVAME/Verilog/ex3_4 {e:/Users/Guilherme/Documents/Github/INOVAME/INOVAME/Verilog/ex3_4/ex3_4.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ex3_4
# 
# Top level modules:
# 	ex3_4
# 
# vlog -vlog01compat -work work +incdir+e:/Users/Guilherme/Documents/Github/INOVAME/INOVAME/Verilog/ex3_4 {e:/Users/Guilherme/Documents/Github/INOVAME/INOVAME/Verilog/ex3_4/tb_sum4inputs.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module tb_sum_4inputs
# 
# Top level modules:
# 	tb_sum_4inputs
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs="+acc"  tb_sum4inputs
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tb_sum4inputs 
# ** Error: (vsim-3170) Could not find 'E:/Users/Guilherme/Documents/Github/INOVAME/INOVAME/Verilog/ex3_4/simulation/modelsim/rtl_work.tb_sum4inputs'.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./ex3_4_run_msim_rtl_verilog.do PAUSED at line 12
