// Seed: 1652495895
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wor id_4 = 1'd0;
  assign id_2 = id_4;
  uwire id_5 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1,
    output wire id_2,
    output tri0 id_3,
    input supply0 id_4,
    input supply0 id_5,
    input supply0 id_6
    , id_10,
    input wor id_7,
    input uwire id_8
    , id_11
);
  wire id_12, id_13;
  module_0(
      id_11, id_11, id_13
  );
  assign id_0 = id_7;
endmodule
