==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_directive_top -name encode_rs encode_rs 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.379 MB.
INFO: [HLS 200-10] Analyzing design file 'rscode.cpp' ... 
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:16:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:16:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:47:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:47:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:80:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:80:2
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.79 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.79 seconds; current allocated memory: 192.651 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:88:31)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:96:10)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:102:10)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.1 seconds. CPU system time: 0.28 seconds. Elapsed time: 4.62 seconds; current allocated memory: 194.750 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.751 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 195.956 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 195.187 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (rscode.cpp:80) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_2' (rscode.cpp:80) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_85_3' (rscode.cpp:80) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_106_6' (rscode.cpp:80) in function 'encode_rs' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_85_3' (rscode.cpp:80) in function 'encode_rs' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_91_4' (rscode.cpp:80) in function 'encode_rs' completely with a factor of 19.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 215.754 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:84:52)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:93:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:96:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 208.277 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encode_rs' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode_rs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_84_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_3'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('bb_load_17') on array 'bb' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 19, Depth = 19, loop 'VITIS_LOOP_85_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_106_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_106_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 208.755 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 209.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode_rs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'encode_rs/data_in' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encode_rs/bb_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'encode_rs' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'encode_rs/data_in_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'encode_rs/data_in_address0' to 0.
WARNING: [RTGEN 206-101] Port 'encode_rs/data_in_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'encode_rs/data_in_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'encode_rs/data_in_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'encode_rs/data_in_we0' to 0.
WARNING: [RTGEN 206-101] Port 'encode_rs/data_in_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'encode_rs/data_in_d0' to 0.
WARNING: [RTGEN 206-101] Port 'encode_rs/data_in_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'encode_rs/data_in_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'encode_rs/data_in_address1' to 0.
WARNING: [RTGEN 206-101] Port 'encode_rs/data_in_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'encode_rs/data_in_ce1' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name encode_rs encode_rs 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.414 MB.
INFO: [HLS 200-10] Analyzing design file 'rscode.cpp' ... 
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:16:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:16:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:47:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:47:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:80:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:80:2
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.87 seconds. CPU system time: 0.25 seconds. Elapsed time: 0.67 seconds; current allocated memory: 192.672 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:88:31)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:96:10)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:102:10)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.12 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.39 seconds; current allocated memory: 194.768 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.770 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 195.974 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 195.207 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (rscode.cpp:80) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_2' (rscode.cpp:80) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_85_3' (rscode.cpp:80) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_106_6' (rscode.cpp:80) in function 'encode_rs' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_85_3' (rscode.cpp:80) in function 'encode_rs' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_91_4' (rscode.cpp:80) in function 'encode_rs' completely with a factor of 19.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 215.773 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:84:52)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:93:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:96:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 208.295 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encode_rs' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode_rs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_84_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_3'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('bb_load_17') on array 'bb' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 19, Depth = 19, loop 'VITIS_LOOP_85_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_106_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_106_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 208.775 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 209.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode_rs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'encode_rs/data_in' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encode_rs/bb_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'encode_rs' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'encode_rs/data_in_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'encode_rs/data_in_address0' to 0.
WARNING: [RTGEN 206-101] Port 'encode_rs/data_in_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'encode_rs/data_in_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'encode_rs/data_in_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'encode_rs/data_in_we0' to 0.
WARNING: [RTGEN 206-101] Port 'encode_rs/data_in_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'encode_rs/data_in_d0' to 0.
WARNING: [RTGEN 206-101] Port 'encode_rs/data_in_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'encode_rs/data_in_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'encode_rs/data_in_address1' to 0.
WARNING: [RTGEN 206-101] Port 'encode_rs/data_in_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'encode_rs/data_in_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'encode_rs/data_in_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name encode_rs encode_rs 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.414 MB.
INFO: [HLS 200-10] Analyzing design file 'rscode.cpp' ... 
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:16:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:16:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:47:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:47:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:78:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:78:2
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.91 seconds. CPU system time: 0.26 seconds. Elapsed time: 0.72 seconds; current allocated memory: 192.671 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:86:31)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:94:10)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:100:10)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.23 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.45 seconds; current allocated memory: 194.753 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.754 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 195.959 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 195.191 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_80_1' (rscode.cpp:78) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_2' (rscode.cpp:78) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_83_3' (rscode.cpp:78) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_6' (rscode.cpp:78) in function 'encode_rs' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_83_3' (rscode.cpp:78) in function 'encode_rs' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_89_4' (rscode.cpp:78) in function 'encode_rs' completely with a factor of 19.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 215.759 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:82:52)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:91:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:94:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 208.281 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encode_rs' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode_rs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_82_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_3'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('bb_load_17') on array 'bb' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 19, Depth = 19, loop 'VITIS_LOOP_83_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 208.760 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 209.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode_rs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'encode_rs/data_in' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encode_rs/bb_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'encode_rs' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'encode_rs/data_in_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'encode_rs/data_in_address0' to 0.
WARNING: [RTGEN 206-101] Port 'encode_rs/data_in_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'encode_rs/data_in_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'encode_rs/data_in_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'encode_rs/data_in_we0' to 0.
WARNING: [RTGEN 206-101] Port 'encode_rs/data_in_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'encode_rs/data_in_d0' to 0.
WARNING: [RTGEN 206-101] Port 'encode_rs/data_in_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'encode_rs/data_in_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'encode_rs/data_in_address1' to 0.
WARNING: [RTGEN 206-101] Port 'encode_rs/data_in_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'encode_rs/data_in_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'encode_rs/data_in_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name encode_rs encode_rs 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.414 MB.
INFO: [HLS 200-10] Analyzing design file 'rscode.cpp' ... 
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:21:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:21:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:60:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:60:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:91:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:91:2
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.92 seconds. CPU system time: 0.25 seconds. Elapsed time: 1.42 seconds; current allocated memory: 208.718 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'generate_gf(int*, int*)' into 'encode_rs(int*, int*, int*, int*, int*, int*)' (rscode.cpp:16:0)
INFO: [HLS 214-178] Inlining function 'gen_poly(int*)' into 'encode_rs(int*, int*, int*, int*, int*, int*)' (rscode.cpp:16:0)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:63:14)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:69:16)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:69:16)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:72:11)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:77:18)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:82:14)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:92:8)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:93:8)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:102:30)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:102:9)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:29:31)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:37:10)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:43:10)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.54 seconds. CPU system time: 0.33 seconds. Elapsed time: 5.2 seconds; current allocated memory: 211.564 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.566 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 213.326 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 212.389 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_64_1' (rscode.cpp:60) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_2' (rscode.cpp:60) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_83_3' (rscode.cpp:60) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_97_2' (rscode.cpp:91) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_109_3' (rscode.cpp:91) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_111_4' (rscode.cpp:91) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_1' (rscode.cpp:21) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_2' (rscode.cpp:21) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_3' (rscode.cpp:21) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_6' (rscode.cpp:21) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_50_7' (rscode.cpp:21) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_52_8' (rscode.cpp:21) in function 'encode_rs' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_26_3' (rscode.cpp:21) in function 'encode_rs' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_32_4' (rscode.cpp:21) in function 'encode_rs' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_41_5' (rscode.cpp:21) in function 'encode_rs' completely with a factor of 19.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rscode.cpp:60:15) in function 'encode_rs'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 234.311 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_94_1' (rscode.cpp:91:15) in function 'encode_rs' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:63:14)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:66:15)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:67:25)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:69:16)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:72:24)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:77:16)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:80:25)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:82:14)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:92:8)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:93:8)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:96:9)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:99:11)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:102:9)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:110:11)
INFO: [HLS 200-472] Inferring partial write operation for 'data' (rscode.cpp:24:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:25:52)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:34:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:42:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:37:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 230.871 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encode_rs' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode_rs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_1'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_64_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('8_write_ln69', rscode.cpp:69) of variable 'xor_ln69', rscode.cpp:69 on array 'alpha_to' and 'load' operation ('alpha_to_load_1', rscode.cpp:69) on array 'alpha_to'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_64_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('alpha_to_addr_2_write_ln77', rscode.cpp:77) of variable 'select_ln76', rscode.cpp:76 on array 'alpha_to' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'alpha_to'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_83_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_2'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_97_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln99', rscode.cpp:99) of variable 'storemerge2', rscode.cpp:99 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:98) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_97_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln99', rscode.cpp:99) of variable 'storemerge2', rscode.cpp:99 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:98) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_97_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln99', rscode.cpp:99) of variable 'storemerge2', rscode.cpp:99 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:98) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_97_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln99', rscode.cpp:99) of variable 'storemerge2', rscode.cpp:99 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:98) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_97_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln99', rscode.cpp:99) of variable 'storemerge2', rscode.cpp:99 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_97_2'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln99', rscode.cpp:99) of variable 'storemerge2', rscode.cpp:99 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_97_2'): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln99', rscode.cpp:99) of variable 'storemerge2', rscode.cpp:99 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 15, Depth = 17, loop 'VITIS_LOOP_97_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_109_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_111_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_25_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_3'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_26_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('19_write_ln34', rscode.cpp:34) of variable 'storemerge1_0', rscode.cpp:34 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:29) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_26_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('19_write_ln34', rscode.cpp:34) of variable 'storemerge1_0', rscode.cpp:34 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:29) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_26_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('19_write_ln34', rscode.cpp:34) of variable 'storemerge1_0', rscode.cpp:34 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:29) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_26_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('19_write_ln34', rscode.cpp:34) of variable 'storemerge1_0', rscode.cpp:34 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:29) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_26_3'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'store' operation ('19_write_ln34', rscode.cpp:34) of variable 'storemerge1_0', rscode.cpp:34 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:29) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_26_3'): Unable to enforce a carried dependence constraint (II = 37, distance = 1, offset = 1) between 'store' operation ('19_write_ln34', rscode.cpp:34) of variable 'storemerge1_0', rscode.cpp:34 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:29) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_26_3'): Unable to enforce a carried dependence constraint (II = 38, distance = 1, offset = 1) between 'store' operation ('19_write_ln34', rscode.cpp:34) of variable 'storemerge1_0', rscode.cpp:34 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:29) on array 'bb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 39, Depth = 49, loop 'VITIS_LOOP_26_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_47_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_50_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_52_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.33 seconds; current allocated memory: 234.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name encode_rs encode_rs 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.414 MB.
INFO: [HLS 200-10] Analyzing design file 'rscode.cpp' ... 
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:22:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:22:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:61:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:61:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:92:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:92:2
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.89 seconds. CPU system time: 0.24 seconds. Elapsed time: 0.67 seconds; current allocated memory: 192.718 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'generate_gf(int*, int*)' into 'encode_rs(int*, int*, int*, int*, int*, int*)' (rscode.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'gen_poly(int*)' into 'encode_rs(int*, int*, int*, int*, int*, int*)' (rscode.cpp:17:0)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:64:14)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:70:16)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:70:16)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:73:11)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:78:18)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:83:14)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:93:8)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:94:8)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:103:30)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:103:9)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:30:31)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:38:10)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:44:10)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.57 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.87 seconds; current allocated memory: 195.566 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.568 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 197.329 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 196.392 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_1' (rscode.cpp:61) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_2' (rscode.cpp:61) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_3' (rscode.cpp:61) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_98_2' (rscode.cpp:92) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_110_3' (rscode.cpp:92) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_4' (rscode.cpp:92) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_1' (rscode.cpp:22) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_2' (rscode.cpp:22) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_3' (rscode.cpp:22) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_6' (rscode.cpp:22) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_51_7' (rscode.cpp:22) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_8' (rscode.cpp:22) in function 'encode_rs' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_27_3' (rscode.cpp:22) in function 'encode_rs' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_33_4' (rscode.cpp:22) in function 'encode_rs' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_42_5' (rscode.cpp:22) in function 'encode_rs' completely with a factor of 19.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rscode.cpp:61:15) in function 'encode_rs'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 218.312 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_95_1' (rscode.cpp:92:15) in function 'encode_rs' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:64:14)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:67:15)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:68:25)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:70:16)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:73:24)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:78:16)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:81:25)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:83:14)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:93:8)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:94:8)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:97:9)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:100:11)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:103:9)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:111:11)
INFO: [HLS 200-472] Inferring partial write operation for 'data' (rscode.cpp:25:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:26:52)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:35:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:43:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:38:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 214.875 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encode_rs' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode_rs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_1'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_65_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('8_write_ln70', rscode.cpp:70) of variable 'xor_ln70', rscode.cpp:70 on array 'alpha_to' and 'load' operation ('alpha_to_load_1', rscode.cpp:70) on array 'alpha_to'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_65_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_2'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('alpha_to_addr_2_write_ln78', rscode.cpp:78) of variable 'select_ln77', rscode.cpp:77 on array 'alpha_to' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'alpha_to'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_75_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_84_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_98_2'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_98_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln100', rscode.cpp:100) of variable 'storemerge2', rscode.cpp:100 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:99) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_98_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln100', rscode.cpp:100) of variable 'storemerge2', rscode.cpp:100 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:99) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_98_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln100', rscode.cpp:100) of variable 'storemerge2', rscode.cpp:100 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:99) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_98_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln100', rscode.cpp:100) of variable 'storemerge2', rscode.cpp:100 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:99) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_98_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln100', rscode.cpp:100) of variable 'storemerge2', rscode.cpp:100 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_98_2'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln100', rscode.cpp:100) of variable 'storemerge2', rscode.cpp:100 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_98_2'): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln100', rscode.cpp:100) of variable 'storemerge2', rscode.cpp:100 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 15, Depth = 17, loop 'VITIS_LOOP_98_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_110_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_110_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_112_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_24_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_26_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_3'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_27_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('19_write_ln35', rscode.cpp:35) of variable 'storemerge1_0', rscode.cpp:35 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:30) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_27_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('19_write_ln35', rscode.cpp:35) of variable 'storemerge1_0', rscode.cpp:35 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:30) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_27_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('19_write_ln35', rscode.cpp:35) of variable 'storemerge1_0', rscode.cpp:35 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:30) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_27_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('19_write_ln35', rscode.cpp:35) of variable 'storemerge1_0', rscode.cpp:35 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:30) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_27_3'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'store' operation ('19_write_ln35', rscode.cpp:35) of variable 'storemerge1_0', rscode.cpp:35 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:30) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_27_3'): Unable to enforce a carried dependence constraint (II = 37, distance = 1, offset = 1) between 'store' operation ('19_write_ln35', rscode.cpp:35) of variable 'storemerge1_0', rscode.cpp:35 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:30) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_27_3'): Unable to enforce a carried dependence constraint (II = 38, distance = 1, offset = 1) between 'store' operation ('19_write_ln35', rscode.cpp:35) of variable 'storemerge1_0', rscode.cpp:35 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:30) on array 'bb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 39, Depth = 49, loop 'VITIS_LOOP_27_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_48_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_51_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.22 seconds; current allocated memory: 218.085 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name encode_rs encode_rs 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.414 MB.
INFO: [HLS 200-10] Analyzing design file 'rscode.cpp' ... 
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:22:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:22:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:61:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:61:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:92:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:92:2
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.85 seconds. CPU system time: 0.28 seconds. Elapsed time: 0.67 seconds; current allocated memory: 192.718 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'generate_gf(int*, int*)' into 'encode_rs(int*, int*, int*, int*, int*, int*)' (rscode.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'gen_poly(int*)' into 'encode_rs(int*, int*, int*, int*, int*, int*)' (rscode.cpp:17:0)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:64:14)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:70:16)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:70:16)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:73:11)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:78:18)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:83:14)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:93:8)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:94:8)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:103:30)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:103:9)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:30:31)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:38:10)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:44:10)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.44 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.71 seconds; current allocated memory: 195.565 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.567 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 197.328 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 196.387 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_1' (rscode.cpp:61) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_2' (rscode.cpp:61) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_3' (rscode.cpp:61) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_98_2' (rscode.cpp:92) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_110_3' (rscode.cpp:92) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_4' (rscode.cpp:92) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_1' (rscode.cpp:22) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_2' (rscode.cpp:22) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_3' (rscode.cpp:22) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_6' (rscode.cpp:22) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_51_7' (rscode.cpp:22) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_8' (rscode.cpp:22) in function 'encode_rs' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_27_3' (rscode.cpp:22) in function 'encode_rs' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_33_4' (rscode.cpp:22) in function 'encode_rs' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_42_5' (rscode.cpp:22) in function 'encode_rs' completely with a factor of 19.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rscode.cpp:61:15) in function 'encode_rs'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 218.313 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_95_1' (rscode.cpp:92:15) in function 'encode_rs' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:64:14)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:67:15)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:68:25)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:70:16)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:73:24)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:78:16)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:81:25)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:83:14)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:93:8)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:94:8)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:97:9)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:100:11)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:103:9)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:111:11)
INFO: [HLS 200-472] Inferring partial write operation for 'data' (rscode.cpp:25:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:26:52)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:35:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:43:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:38:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 214.871 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encode_rs' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode_rs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_1'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_65_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('8_write_ln70', rscode.cpp:70) of variable 'xor_ln70', rscode.cpp:70 on array 'alpha_to' and 'load' operation ('alpha_to_load_1', rscode.cpp:70) on array 'alpha_to'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_65_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_2'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('alpha_to_addr_2_write_ln78', rscode.cpp:78) of variable 'select_ln77', rscode.cpp:77 on array 'alpha_to' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'alpha_to'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_75_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_84_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_98_2'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_98_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln100', rscode.cpp:100) of variable 'storemerge2', rscode.cpp:100 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:99) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_98_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln100', rscode.cpp:100) of variable 'storemerge2', rscode.cpp:100 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:99) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_98_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln100', rscode.cpp:100) of variable 'storemerge2', rscode.cpp:100 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:99) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_98_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln100', rscode.cpp:100) of variable 'storemerge2', rscode.cpp:100 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:99) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_98_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln100', rscode.cpp:100) of variable 'storemerge2', rscode.cpp:100 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_98_2'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln100', rscode.cpp:100) of variable 'storemerge2', rscode.cpp:100 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_98_2'): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln100', rscode.cpp:100) of variable 'storemerge2', rscode.cpp:100 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 15, Depth = 17, loop 'VITIS_LOOP_98_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_110_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_110_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_112_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_24_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_26_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_3'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_27_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('19_write_ln35', rscode.cpp:35) of variable 'storemerge1_0', rscode.cpp:35 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:30) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_27_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('19_write_ln35', rscode.cpp:35) of variable 'storemerge1_0', rscode.cpp:35 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:30) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_27_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('19_write_ln35', rscode.cpp:35) of variable 'storemerge1_0', rscode.cpp:35 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:30) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_27_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('19_write_ln35', rscode.cpp:35) of variable 'storemerge1_0', rscode.cpp:35 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:30) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_27_3'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'store' operation ('19_write_ln35', rscode.cpp:35) of variable 'storemerge1_0', rscode.cpp:35 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:30) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_27_3'): Unable to enforce a carried dependence constraint (II = 37, distance = 1, offset = 1) between 'store' operation ('19_write_ln35', rscode.cpp:35) of variable 'storemerge1_0', rscode.cpp:35 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:30) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_27_3'): Unable to enforce a carried dependence constraint (II = 38, distance = 1, offset = 1) between 'store' operation ('19_write_ln35', rscode.cpp:35) of variable 'storemerge1_0', rscode.cpp:35 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:30) on array 'bb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 39, Depth = 49, loop 'VITIS_LOOP_27_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_48_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_51_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.12 seconds. CPU system time: 0 seconds. Elapsed time: 6.17 seconds; current allocated memory: 218.088 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name encode_rs encode_rs 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.415 MB.
INFO: [HLS 200-10] Analyzing design file 'rscode.cpp' ... 
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:18:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:18:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:57:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:57:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:87:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:87:2
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.83 seconds. CPU system time: 0.26 seconds. Elapsed time: 0.66 seconds; current allocated memory: 192.719 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'generate_gf(int*, int*)' into 'encode_rs(int*, int*, int*, int*, int*, int*)' (rscode.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'gen_poly(int*)' into 'encode_rs(int*, int*, int*, int*, int*, int*)' (rscode.cpp:14:0)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:59:14)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:65:16)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:65:16)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:68:11)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:73:18)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:78:14)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:88:8)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:89:8)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:98:30)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:98:9)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:26:31)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:34:10)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:40:10)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.65 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.96 seconds; current allocated memory: 195.566 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 195.568 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 197.329 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 196.389 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_1' (rscode.cpp:57) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_2' (rscode.cpp:57) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_3' (rscode.cpp:57) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' (rscode.cpp:87) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_105_3' (rscode.cpp:87) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_107_4' (rscode.cpp:87) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_2' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_3' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_6' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_7' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_8' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_23_3' (rscode.cpp:18) in function 'encode_rs' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_29_4' (rscode.cpp:18) in function 'encode_rs' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_38_5' (rscode.cpp:18) in function 'encode_rs' completely with a factor of 19.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rscode.cpp:57:15) in function 'encode_rs'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 218.309 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_90_1' (rscode.cpp:87:15) in function 'encode_rs' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:59:14)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:62:15)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:63:25)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:65:16)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:68:24)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:73:16)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:76:25)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:78:14)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:88:8)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:89:8)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:92:9)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:95:11)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:98:9)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:106:11)
INFO: [HLS 200-472] Inferring partial write operation for 'data' (rscode.cpp:21:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:22:52)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:31:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:39:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:34:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 214.876 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encode_rs' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode_rs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_1'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_60_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('8_write_ln65', rscode.cpp:65) of variable 'xor_ln65', rscode.cpp:65 on array 'alpha_to' and 'load' operation ('alpha_to_load_1', rscode.cpp:65) on array 'alpha_to'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_60_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_2'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('alpha_to_addr_2_write_ln73', rscode.cpp:73) of variable 'select_ln72', rscode.cpp:72 on array 'alpha_to' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'alpha_to'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_70_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_79_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_2'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 15, Depth = 17, loop 'VITIS_LOOP_93_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_105_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_107_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_107_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_22_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_3'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 37, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 38, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 39, Depth = 49, loop 'VITIS_LOOP_23_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_44_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_47_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_49_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.22 seconds. CPU system time: 0 seconds. Elapsed time: 6.27 seconds; current allocated memory: 218.087 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name encode_rs encode_rs 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.415 MB.
INFO: [HLS 200-10] Analyzing design file 'rscode.cpp' ... 
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:18:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:18:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:57:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:57:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:87:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:87:2
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.88 seconds. CPU system time: 0.24 seconds. Elapsed time: 0.66 seconds; current allocated memory: 192.719 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'generate_gf(int*, int*)' into 'encode_rs(int*, int*, int*, int*, int*, int*)' (rscode.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'gen_poly(int*)' into 'encode_rs(int*, int*, int*, int*, int*, int*)' (rscode.cpp:14:0)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:59:14)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:65:16)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:65:16)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:68:11)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:73:18)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:78:14)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:88:8)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:89:8)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:98:30)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:98:9)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:26:31)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:34:10)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:40:10)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.46 seconds. CPU system time: 0.29 seconds. Elapsed time: 3.78 seconds; current allocated memory: 195.566 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.568 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 197.330 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 196.389 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_1' (rscode.cpp:57) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_2' (rscode.cpp:57) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_3' (rscode.cpp:57) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' (rscode.cpp:87) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_105_3' (rscode.cpp:87) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_107_4' (rscode.cpp:87) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_2' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_3' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_6' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_7' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_8' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_23_3' (rscode.cpp:18) in function 'encode_rs' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_29_4' (rscode.cpp:18) in function 'encode_rs' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_38_5' (rscode.cpp:18) in function 'encode_rs' completely with a factor of 19.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rscode.cpp:57:15) in function 'encode_rs'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 218.304 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_90_1' (rscode.cpp:87:15) in function 'encode_rs' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:59:14)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:62:15)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:63:25)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:65:16)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:68:24)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:73:16)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:76:25)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:78:14)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:88:8)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:89:8)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:92:9)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:95:11)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:98:9)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:106:11)
INFO: [HLS 200-472] Inferring partial write operation for 'data' (rscode.cpp:21:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:22:52)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:31:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:39:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:34:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 214.873 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encode_rs' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode_rs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_1'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_60_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('8_write_ln65', rscode.cpp:65) of variable 'xor_ln65', rscode.cpp:65 on array 'alpha_to' and 'load' operation ('alpha_to_load_1', rscode.cpp:65) on array 'alpha_to'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_60_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_2'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('alpha_to_addr_2_write_ln73', rscode.cpp:73) of variable 'select_ln72', rscode.cpp:72 on array 'alpha_to' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'alpha_to'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_70_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_79_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_2'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 15, Depth = 17, loop 'VITIS_LOOP_93_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_105_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_107_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_107_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_22_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_3'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 37, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 38, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 39, Depth = 49, loop 'VITIS_LOOP_23_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_44_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_47_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_49_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.13 seconds. CPU system time: 0 seconds. Elapsed time: 6.15 seconds; current allocated memory: 218.084 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name encode_rs encode_rs 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.403 MB.
INFO: [HLS 200-10] Analyzing design file 'rscode.cpp' ... 
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:18:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:18:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:57:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:57:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:87:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:87:2
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.87 seconds. CPU system time: 0.23 seconds. Elapsed time: 0.65 seconds; current allocated memory: 192.706 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'generate_gf(int*, int*)' into 'encode_rs(int*, int*, int*, int*, int*, int*)' (rscode.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'gen_poly(int*)' into 'encode_rs(int*, int*, int*, int*, int*, int*)' (rscode.cpp:14:0)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:59:14)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:65:16)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:65:16)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:68:11)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:73:18)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:78:14)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:88:8)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:89:8)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:98:30)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:98:9)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:26:31)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:34:10)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:40:10)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.56 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.83 seconds; current allocated memory: 195.604 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.606 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 197.367 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 196.429 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_1' (rscode.cpp:57) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_2' (rscode.cpp:57) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_3' (rscode.cpp:57) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' (rscode.cpp:87) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_105_3' (rscode.cpp:87) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_107_4' (rscode.cpp:87) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_2' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_3' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_6' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_7' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_8' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_23_3' (rscode.cpp:18) in function 'encode_rs' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_29_4' (rscode.cpp:18) in function 'encode_rs' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_38_5' (rscode.cpp:18) in function 'encode_rs' completely with a factor of 19.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rscode.cpp:57:15) in function 'encode_rs'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 218.352 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_90_1' (rscode.cpp:87:15) in function 'encode_rs' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:59:14)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:62:15)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:63:25)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:65:16)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:68:24)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:73:16)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:76:25)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:78:14)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:88:8)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:89:8)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:92:9)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:95:11)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:98:9)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:106:11)
INFO: [HLS 200-472] Inferring partial write operation for 'data' (rscode.cpp:21:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:22:52)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:31:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:39:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:34:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 214.941 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encode_rs' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode_rs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_1'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_60_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('8_write_ln65', rscode.cpp:65) of variable 'xor_ln65', rscode.cpp:65 on array 'alpha_to' and 'load' operation ('alpha_to_load_1', rscode.cpp:65) on array 'alpha_to'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_60_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_2'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('alpha_to_addr_2_write_ln73', rscode.cpp:73) of variable 'select_ln72', rscode.cpp:72 on array 'alpha_to' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'alpha_to'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_70_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_79_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_2'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 15, Depth = 17, loop 'VITIS_LOOP_93_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_105_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_107_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_107_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_22_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_3'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 37, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 38, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 39, Depth = 49, loop 'VITIS_LOOP_23_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_44_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_47_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_49_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.21 seconds; current allocated memory: 218.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name encode_rs encode_rs 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.403 MB.
INFO: [HLS 200-10] Analyzing design file 'rscode.cpp' ... 
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:57:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:57:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:87:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:87:2
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.87 seconds. CPU system time: 0.27 seconds. Elapsed time: 0.65 seconds; current allocated memory: 192.705 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'generate_gf(int*, int*)' into 'encode_rs(int*, int*, int*, int*, int*, int*)' (rscode.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'gen_poly(int*)' into 'encode_rs(int*, int*, int*, int*, int*, int*)' (rscode.cpp:14:0)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:59:14)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:65:16)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:65:16)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:68:11)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:73:18)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:78:14)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:88:8)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:89:8)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:98:30)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:98:9)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:26:31)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:34:10)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:40:10)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.68 seconds. CPU system time: 0.26 seconds. Elapsed time: 3.96 seconds; current allocated memory: 195.572 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.574 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 197.335 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 196.394 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_1' (rscode.cpp:57) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_2' (rscode.cpp:57) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_3' (rscode.cpp:57) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' (rscode.cpp:87) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_105_3' (rscode.cpp:87) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_107_4' (rscode.cpp:87) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_2' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_3' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_6' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_7' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_8' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_23_3' (rscode.cpp:18) in function 'encode_rs' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_29_4' (rscode.cpp:18) in function 'encode_rs' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_38_5' (rscode.cpp:18) in function 'encode_rs' completely with a factor of 19.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rscode.cpp:57:15) in function 'encode_rs'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 218.318 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_90_1' (rscode.cpp:87:15) in function 'encode_rs' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:59:14)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:62:15)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:63:25)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:65:16)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:68:24)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:73:16)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:76:25)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:78:14)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:88:8)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:89:8)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:92:9)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:95:11)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:98:9)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:106:11)
INFO: [HLS 200-472] Inferring partial write operation for 'data' (rscode.cpp:21:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:22:52)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:31:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:39:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:34:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 214.912 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encode_rs' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode_rs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_1'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_60_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('8_write_ln65', rscode.cpp:65) of variable 'xor_ln65', rscode.cpp:65 on array 'alpha_to' and 'load' operation ('alpha_to_load_1', rscode.cpp:65) on array 'alpha_to'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_60_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_2'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('alpha_to_addr_2_write_ln73', rscode.cpp:73) of variable 'select_ln72', rscode.cpp:72 on array 'alpha_to' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'alpha_to'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_70_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_79_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_2'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 15, Depth = 17, loop 'VITIS_LOOP_93_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_105_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_107_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_107_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_22_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_3'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 37, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 38, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 39, Depth = 49, loop 'VITIS_LOOP_23_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_44_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_47_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_49_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.22 seconds. CPU system time: 0 seconds. Elapsed time: 6.22 seconds; current allocated memory: 218.123 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.13 seconds; current allocated memory: 221.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode_rs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'encode_rs/data_in' to 'ap_memory'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_directive_top -name encode_rs encode_rs 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.379 MB.
INFO: [HLS 200-10] Analyzing design file 'rscode.cpp' ... 
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:57:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:57:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:87:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:87:2
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.88 seconds. CPU system time: 0.28 seconds. Elapsed time: 0.69 seconds; current allocated memory: 192.650 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'generate_gf(int*, int*)' into 'encode_rs(int*, int*, int*, int*, int*, int*)' (rscode.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'gen_poly(int*)' into 'encode_rs(int*, int*, int*, int*, int*, int*)' (rscode.cpp:14:0)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:59:14)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:65:16)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:65:16)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:68:11)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:73:18)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:78:14)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:88:8)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:89:8)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:98:30)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:98:9)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:26:31)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:34:10)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:40:10)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.38 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.68 seconds; current allocated memory: 195.546 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 195.547 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 197.308 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 196.365 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_1' (rscode.cpp:57) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_2' (rscode.cpp:57) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_3' (rscode.cpp:57) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' (rscode.cpp:87) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_105_3' (rscode.cpp:87) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_107_4' (rscode.cpp:87) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_2' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_3' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_6' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_7' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_8' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_23_3' (rscode.cpp:18) in function 'encode_rs' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_29_4' (rscode.cpp:18) in function 'encode_rs' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_38_5' (rscode.cpp:18) in function 'encode_rs' completely with a factor of 19.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rscode.cpp:57:15) in function 'encode_rs'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 218.289 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_90_1' (rscode.cpp:87:15) in function 'encode_rs' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:59:14)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:62:15)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:63:25)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:65:16)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:68:24)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:73:16)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:76:25)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:78:14)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:88:8)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:89:8)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:92:9)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:95:11)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:98:9)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:106:11)
INFO: [HLS 200-472] Inferring partial write operation for 'data' (rscode.cpp:21:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:22:52)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:31:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:39:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:34:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 214.850 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encode_rs' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode_rs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_1'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_60_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('8_write_ln65', rscode.cpp:65) of variable 'xor_ln65', rscode.cpp:65 on array 'alpha_to' and 'load' operation ('alpha_to_load_1', rscode.cpp:65) on array 'alpha_to'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_60_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_2'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('alpha_to_addr_2_write_ln73', rscode.cpp:73) of variable 'select_ln72', rscode.cpp:72 on array 'alpha_to' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'alpha_to'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_70_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_79_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_2'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 15, Depth = 17, loop 'VITIS_LOOP_93_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_105_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_107_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_107_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_22_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_3'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 37, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 38, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 39, Depth = 49, loop 'VITIS_LOOP_23_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_44_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_47_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_49_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.14 seconds; current allocated memory: 218.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.13 seconds. CPU system time: 0 seconds. Elapsed time: 1.12 seconds; current allocated memory: 221.805 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name encode_rs encode_rs 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.414 MB.
INFO: [HLS 200-10] Analyzing design file 'rscode.cpp' ... 
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:57:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:57:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:87:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:87:2
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.92 seconds. CPU system time: 0.26 seconds. Elapsed time: 0.69 seconds; current allocated memory: 192.716 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'generate_gf(int*, int*)' into 'encode_rs(int*, int*, int*, int*, int*, int*)' (rscode.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'gen_poly(int*)' into 'encode_rs(int*, int*, int*, int*, int*, int*)' (rscode.cpp:14:0)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:59:14)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:65:16)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:65:16)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:68:11)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:73:18)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:78:14)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:88:8)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:89:8)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:98:30)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:98:9)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:26:31)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:34:10)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:40:10)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.51 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.81 seconds; current allocated memory: 195.548 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.550 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 197.311 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 196.369 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_1' (rscode.cpp:57) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_2' (rscode.cpp:57) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_3' (rscode.cpp:57) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' (rscode.cpp:87) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_105_3' (rscode.cpp:87) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_107_4' (rscode.cpp:87) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_2' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_3' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_6' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_7' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_8' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_23_3' (rscode.cpp:18) in function 'encode_rs' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_29_4' (rscode.cpp:18) in function 'encode_rs' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_38_5' (rscode.cpp:18) in function 'encode_rs' completely with a factor of 19.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rscode.cpp:57:15) in function 'encode_rs'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 218.288 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_90_1' (rscode.cpp:87:15) in function 'encode_rs' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:59:14)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:62:15)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:63:25)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:65:16)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:68:24)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:73:16)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:76:25)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:78:14)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:88:8)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:89:8)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:92:9)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:95:11)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:98:9)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:106:11)
INFO: [HLS 200-472] Inferring partial write operation for 'data' (rscode.cpp:21:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:22:52)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:31:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:39:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:34:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 214.851 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encode_rs' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode_rs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_1'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_60_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('8_write_ln65', rscode.cpp:65) of variable 'xor_ln65', rscode.cpp:65 on array 'alpha_to' and 'load' operation ('alpha_to_load_1', rscode.cpp:65) on array 'alpha_to'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_60_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_2'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('alpha_to_addr_2_write_ln73', rscode.cpp:73) of variable 'select_ln72', rscode.cpp:72 on array 'alpha_to' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'alpha_to'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_70_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_79_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_2'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 15, Depth = 17, loop 'VITIS_LOOP_93_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_105_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_107_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_107_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_22_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_3'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 37, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 38, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 39, Depth = 49, loop 'VITIS_LOOP_23_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_44_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_47_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_49_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.39 seconds; current allocated memory: 218.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.15 seconds; current allocated memory: 221.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode_rs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'encode_rs/data_in' to 'ap_memory'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name encode_rs encode_rs 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register_mode both -register encode_rs data_in 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register_mode both -register encode_rs recd_out 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.406 MB.
INFO: [HLS 200-10] Analyzing design file 'rscode.cpp' ... 
WARNING: [HLS 214-140] Array stream parameter 'data_in' in function 'encode_rs' may require the 'volatile' qualifier to prevent the compiler from altering array accesses and/or modifying the desired streaming order: rscode.cpp:11
WARNING: [HLS 214-140] Array stream parameter 'recd_out' in function 'encode_rs' may require the 'volatile' qualifier to prevent the compiler from altering array accesses and/or modifying the desired streaming order: rscode.cpp:11
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:57:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:57:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:87:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:87:2
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.84 seconds. CPU system time: 0.29 seconds. Elapsed time: 0.69 seconds; current allocated memory: 192.806 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'generate_gf(int*, int*)' into 'encode_rs(int*, int*, int*, int*, int*, int*)' (rscode.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'gen_poly(int*)' into 'encode_rs(int*, int*, int*, int*, int*, int*)' (rscode.cpp:14:0)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:59:14)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:65:16)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:65:16)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:68:11)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:73:18)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:78:14)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:88:8)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:89:8)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:98:30)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:98:9)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:26:31)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:34:10)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:40:10)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'data_in' (rscode.cpp:14:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'recd_out' (rscode.cpp:14:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.41 seconds. CPU system time: 0.3 seconds. Elapsed time: 3.75 seconds; current allocated memory: 195.629 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.631 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 197.416 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 196.457 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_1' (rscode.cpp:57) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_2' (rscode.cpp:57) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_3' (rscode.cpp:57) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' (rscode.cpp:87) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_105_3' (rscode.cpp:87) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_107_4' (rscode.cpp:87) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_2' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_3' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_6' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_7' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_8' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_23_3' (rscode.cpp:18) in function 'encode_rs' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_29_4' (rscode.cpp:18) in function 'encode_rs' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_38_5' (rscode.cpp:18) in function 'encode_rs' completely with a factor of 19.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rscode.cpp:57:15) in function 'encode_rs'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 218.370 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_90_1' (rscode.cpp:87:15) in function 'encode_rs' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:59:14)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:62:15)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:63:25)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:65:16)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:68:24)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:73:16)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:76:25)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:78:14)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:88:8)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:89:8)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:92:9)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:95:11)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:98:9)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:106:11)
INFO: [HLS 200-472] Inferring partial write operation for 'data' (rscode.cpp:21:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:22:52)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:31:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:39:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:34:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 214.983 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encode_rs' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode_rs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_1'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_60_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('8_write_ln65', rscode.cpp:65) of variable 'xor_ln65', rscode.cpp:65 on array 'alpha_to' and 'load' operation ('alpha_to_load_1', rscode.cpp:65) on array 'alpha_to'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_60_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_2'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('alpha_to_addr_2_write_ln73', rscode.cpp:73) of variable 'select_ln72', rscode.cpp:72 on array 'alpha_to' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'alpha_to'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_70_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_79_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_2'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 15, Depth = 17, loop 'VITIS_LOOP_93_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_105_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_107_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_107_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_22_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_3'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 37, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 38, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 39, Depth = 49, loop 'VITIS_LOOP_23_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_44_6'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name encode_rs encode_rs 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register_mode both -register encode_rs data_in 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register_mode both -register encode_rs recd_out 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.406 MB.
INFO: [HLS 200-10] Analyzing design file 'rscode.cpp' ... 
WARNING: [HLS 214-140] Array stream parameter 'data_in' in function 'encode_rs' may require the 'volatile' qualifier to prevent the compiler from altering array accesses and/or modifying the desired streaming order: rscode.cpp:11
WARNING: [HLS 214-140] Array stream parameter 'recd_out' in function 'encode_rs' may require the 'volatile' qualifier to prevent the compiler from altering array accesses and/or modifying the desired streaming order: rscode.cpp:11
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:57:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:57:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:87:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:87:2
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.84 seconds. CPU system time: 0.3 seconds. Elapsed time: 0.67 seconds; current allocated memory: 192.806 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'generate_gf(int*, int*)' into 'encode_rs(int*, int*, int*, int*, int*, int*)' (rscode.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'gen_poly(int*)' into 'encode_rs(int*, int*, int*, int*, int*, int*)' (rscode.cpp:14:0)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:59:14)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:65:16)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:65:16)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:68:11)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:73:18)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:78:14)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:88:8)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:89:8)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:98:30)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:98:9)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:26:31)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:34:10)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:40:10)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'data_in' (rscode.cpp:14:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'recd_out' (rscode.cpp:14:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.52 seconds. CPU system time: 0.26 seconds. Elapsed time: 3.8 seconds; current allocated memory: 195.629 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.631 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 197.416 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 196.456 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_1' (rscode.cpp:57) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_2' (rscode.cpp:57) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_3' (rscode.cpp:57) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' (rscode.cpp:87) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_105_3' (rscode.cpp:87) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_107_4' (rscode.cpp:87) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_2' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_3' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_6' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_7' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_8' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_23_3' (rscode.cpp:18) in function 'encode_rs' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_29_4' (rscode.cpp:18) in function 'encode_rs' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_38_5' (rscode.cpp:18) in function 'encode_rs' completely with a factor of 19.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rscode.cpp:57:15) in function 'encode_rs'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 218.367 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_90_1' (rscode.cpp:87:15) in function 'encode_rs' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:59:14)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:62:15)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:63:25)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:65:16)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:68:24)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:73:16)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:76:25)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:78:14)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:88:8)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:89:8)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:92:9)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:95:11)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:98:9)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:106:11)
INFO: [HLS 200-472] Inferring partial write operation for 'data' (rscode.cpp:21:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:22:52)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:31:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:39:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:34:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 214.985 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encode_rs' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode_rs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_1'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_60_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('8_write_ln65', rscode.cpp:65) of variable 'xor_ln65', rscode.cpp:65 on array 'alpha_to' and 'load' operation ('alpha_to_load_1', rscode.cpp:65) on array 'alpha_to'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_60_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_2'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('alpha_to_addr_2_write_ln73', rscode.cpp:73) of variable 'select_ln72', rscode.cpp:72 on array 'alpha_to' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'alpha_to'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_70_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_79_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_2'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 15, Depth = 17, loop 'VITIS_LOOP_93_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_105_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_107_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_107_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_22_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_3'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 37, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 38, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 39, Depth = 49, loop 'VITIS_LOOP_23_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_44_6'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name encode_rs encode_rs 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 191.403 MB.
INFO: [HLS 200-10] Analyzing design file 'rscode.cpp' ... 
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:57:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:57:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:87:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:87:2
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.81 seconds. CPU system time: 0.27 seconds. Elapsed time: 0.61 seconds; current allocated memory: 192.704 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'generate_gf(int*, int*)' into 'encode_rs(int*, int*, int*, int*, int*, int*)' (rscode.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'gen_poly(int*)' into 'encode_rs(int*, int*, int*, int*, int*, int*)' (rscode.cpp:14:0)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:59:14)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:65:16)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:65:16)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:68:11)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:73:18)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:78:14)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:88:8)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:89:8)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:98:30)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:98:9)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:26:31)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:34:10)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:40:10)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.45 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.79 seconds; current allocated memory: 195.572 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.574 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 197.335 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 196.395 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_1' (rscode.cpp:57) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_2' (rscode.cpp:57) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_3' (rscode.cpp:57) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' (rscode.cpp:87) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_105_3' (rscode.cpp:87) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_107_4' (rscode.cpp:87) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_2' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_3' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_6' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_7' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_8' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_23_3' (rscode.cpp:18) in function 'encode_rs' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_29_4' (rscode.cpp:18) in function 'encode_rs' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_38_5' (rscode.cpp:18) in function 'encode_rs' completely with a factor of 19.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rscode.cpp:57:15) in function 'encode_rs'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 218.315 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_90_1' (rscode.cpp:87:15) in function 'encode_rs' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:59:14)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:62:15)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:63:25)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:65:16)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:68:24)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:73:16)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:76:25)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:78:14)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:88:8)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:89:8)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:92:9)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:95:11)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:98:9)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:106:11)
INFO: [HLS 200-472] Inferring partial write operation for 'data' (rscode.cpp:21:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:22:52)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:31:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:39:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:34:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 214.912 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encode_rs' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode_rs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_1'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_60_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('8_write_ln65', rscode.cpp:65) of variable 'xor_ln65', rscode.cpp:65 on array 'alpha_to' and 'load' operation ('alpha_to_load_1', rscode.cpp:65) on array 'alpha_to'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_60_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_2'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('alpha_to_addr_2_write_ln73', rscode.cpp:73) of variable 'select_ln72', rscode.cpp:72 on array 'alpha_to' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'alpha_to'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_70_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_79_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_2'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 15, Depth = 17, loop 'VITIS_LOOP_93_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_105_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_107_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_107_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_22_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_3'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 37, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 38, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 39, Depth = 49, loop 'VITIS_LOOP_23_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_44_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_47_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_49_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.1 seconds. CPU system time: 0 seconds. Elapsed time: 6.11 seconds; current allocated memory: 218.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.13 seconds; current allocated memory: 221.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode_rs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'encode_rs/data_in' to 'ap_memory'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name encode_rs encode_rs 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register_mode both -register encode_rs data_in 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register_mode both -register encode_rs recd_out 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.406 MB.
INFO: [HLS 200-10] Analyzing design file 'rscode.cpp' ... 
WARNING: [HLS 214-140] Array stream parameter 'data_in' in function 'encode_rs' may require the 'volatile' qualifier to prevent the compiler from altering array accesses and/or modifying the desired streaming order: rscode.cpp:11
WARNING: [HLS 214-140] Array stream parameter 'recd_out' in function 'encode_rs' may require the 'volatile' qualifier to prevent the compiler from altering array accesses and/or modifying the desired streaming order: rscode.cpp:11
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:57:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:57:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:87:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:87:2
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.9 seconds. CPU system time: 0.32 seconds. Elapsed time: 0.73 seconds; current allocated memory: 208.805 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'generate_gf(int*, int*)' into 'encode_rs(int*, int*, int*, int*, int*, int*)' (rscode.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'gen_poly(int*)' into 'encode_rs(int*, int*, int*, int*, int*, int*)' (rscode.cpp:14:0)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:59:14)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:65:16)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:65:16)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:68:11)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:73:18)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:78:14)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:88:8)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:89:8)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:98:30)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:98:9)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:26:31)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:34:10)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:40:10)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'data_in' (rscode.cpp:14:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'recd_out' (rscode.cpp:14:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.41 seconds. CPU system time: 0.29 seconds. Elapsed time: 3.71 seconds; current allocated memory: 211.630 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.632 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 213.417 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 212.457 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_1' (rscode.cpp:57) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_2' (rscode.cpp:57) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_3' (rscode.cpp:57) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' (rscode.cpp:87) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_105_3' (rscode.cpp:87) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_107_4' (rscode.cpp:87) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_2' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_3' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_6' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_7' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_8' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_23_3' (rscode.cpp:18) in function 'encode_rs' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_29_4' (rscode.cpp:18) in function 'encode_rs' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_38_5' (rscode.cpp:18) in function 'encode_rs' completely with a factor of 19.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rscode.cpp:57:15) in function 'encode_rs'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 234.379 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_90_1' (rscode.cpp:87:15) in function 'encode_rs' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:59:14)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:62:15)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:63:25)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:65:16)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:68:24)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:73:16)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:76:25)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:78:14)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:88:8)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:89:8)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:92:9)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:95:11)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:98:9)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:106:11)
INFO: [HLS 200-472] Inferring partial write operation for 'data' (rscode.cpp:21:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:22:52)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:31:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:39:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:34:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 230.993 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encode_rs' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode_rs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_1'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_60_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('8_write_ln65', rscode.cpp:65) of variable 'xor_ln65', rscode.cpp:65 on array 'alpha_to' and 'load' operation ('alpha_to_load_1', rscode.cpp:65) on array 'alpha_to'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_60_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_2'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('alpha_to_addr_2_write_ln73', rscode.cpp:73) of variable 'select_ln72', rscode.cpp:72 on array 'alpha_to' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'alpha_to'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_70_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_79_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_2'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 15, Depth = 17, loop 'VITIS_LOOP_93_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_105_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_107_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_107_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_22_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_3'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 37, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 38, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 39, Depth = 49, loop 'VITIS_LOOP_23_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_44_6'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name encode_rs encode_rs 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.403 MB.
INFO: [HLS 200-10] Analyzing design file 'rscode.cpp' ... 
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:57:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:57:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:87:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:87:2
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.87 seconds. CPU system time: 0.3 seconds. Elapsed time: 0.74 seconds; current allocated memory: 192.705 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'generate_gf(int*, int*)' into 'encode_rs(int*, int*, int*, int*, int*, int*)' (rscode.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'gen_poly(int*)' into 'encode_rs(int*, int*, int*, int*, int*, int*)' (rscode.cpp:14:0)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:59:14)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:65:16)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:65:16)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:68:11)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:73:18)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:78:14)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:88:8)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:89:8)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:98:30)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:98:9)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:26:31)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:34:10)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:40:10)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.54 seconds. CPU system time: 0.33 seconds. Elapsed time: 3.9 seconds; current allocated memory: 195.572 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.574 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 197.335 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 196.395 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_1' (rscode.cpp:57) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_2' (rscode.cpp:57) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_3' (rscode.cpp:57) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' (rscode.cpp:87) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_105_3' (rscode.cpp:87) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_107_4' (rscode.cpp:87) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_2' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_3' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_6' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_7' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_8' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_23_3' (rscode.cpp:18) in function 'encode_rs' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_29_4' (rscode.cpp:18) in function 'encode_rs' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_38_5' (rscode.cpp:18) in function 'encode_rs' completely with a factor of 19.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rscode.cpp:57:15) in function 'encode_rs'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 218.323 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_90_1' (rscode.cpp:87:15) in function 'encode_rs' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:59:14)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:62:15)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:63:25)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:65:16)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:68:24)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:73:16)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:76:25)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:78:14)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:88:8)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:89:8)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:92:9)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:95:11)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:98:9)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:106:11)
INFO: [HLS 200-472] Inferring partial write operation for 'data' (rscode.cpp:21:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:22:52)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:31:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:39:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:34:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 214.910 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encode_rs' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode_rs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_1'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_60_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('8_write_ln65', rscode.cpp:65) of variable 'xor_ln65', rscode.cpp:65 on array 'alpha_to' and 'load' operation ('alpha_to_load_1', rscode.cpp:65) on array 'alpha_to'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_60_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_2'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('alpha_to_addr_2_write_ln73', rscode.cpp:73) of variable 'select_ln72', rscode.cpp:72 on array 'alpha_to' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'alpha_to'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_70_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_79_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_2'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 15, Depth = 17, loop 'VITIS_LOOP_93_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_105_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_107_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_107_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_22_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_3'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 37, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 38, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 39, Depth = 49, loop 'VITIS_LOOP_23_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_44_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_47_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_49_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.33 seconds. CPU system time: 0 seconds. Elapsed time: 6.33 seconds; current allocated memory: 218.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.16 seconds. CPU system time: 0 seconds. Elapsed time: 1.21 seconds; current allocated memory: 221.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode_rs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'encode_rs/data_in' to 'ap_memory'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name encode_rs encode_rs 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.403 MB.
INFO: [HLS 200-10] Analyzing design file 'rscode.cpp' ... 
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:57:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:57:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:87:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:87:2
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.86 seconds. CPU system time: 0.28 seconds. Elapsed time: 0.63 seconds; current allocated memory: 192.705 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'generate_gf(int*, int*)' into 'encode_rs(int*, int*, int*, int*, int*, int*)' (rscode.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'gen_poly(int*)' into 'encode_rs(int*, int*, int*, int*, int*, int*)' (rscode.cpp:14:0)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:59:14)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:65:16)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:65:16)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:68:11)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:73:18)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:78:14)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:88:8)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:89:8)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:98:30)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:98:9)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:26:31)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:34:10)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:40:10)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.39 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.68 seconds; current allocated memory: 195.572 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.573 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 197.337 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 196.395 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_1' (rscode.cpp:57) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_2' (rscode.cpp:57) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_3' (rscode.cpp:57) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' (rscode.cpp:87) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_105_3' (rscode.cpp:87) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_107_4' (rscode.cpp:87) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_2' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_3' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_6' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_7' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_8' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_23_3' (rscode.cpp:18) in function 'encode_rs' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_29_4' (rscode.cpp:18) in function 'encode_rs' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_38_5' (rscode.cpp:18) in function 'encode_rs' completely with a factor of 19.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rscode.cpp:57:15) in function 'encode_rs'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 218.315 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_90_1' (rscode.cpp:87:15) in function 'encode_rs' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:59:14)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:62:15)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:63:25)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:65:16)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:68:24)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:73:16)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:76:25)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:78:14)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:88:8)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:89:8)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:92:9)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:95:11)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:98:9)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:106:11)
INFO: [HLS 200-472] Inferring partial write operation for 'data' (rscode.cpp:21:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:22:52)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:31:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:39:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:34:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 214.907 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encode_rs' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode_rs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_1'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_60_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('8_write_ln65', rscode.cpp:65) of variable 'xor_ln65', rscode.cpp:65 on array 'alpha_to' and 'load' operation ('alpha_to_load_1', rscode.cpp:65) on array 'alpha_to'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_60_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_2'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('alpha_to_addr_2_write_ln73', rscode.cpp:73) of variable 'select_ln72', rscode.cpp:72 on array 'alpha_to' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'alpha_to'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_70_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_79_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_2'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 15, Depth = 17, loop 'VITIS_LOOP_93_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_105_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_107_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_107_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_22_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_3'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 37, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 38, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 39, Depth = 49, loop 'VITIS_LOOP_23_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_44_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_47_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_49_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.09 seconds. CPU system time: 0 seconds. Elapsed time: 6.09 seconds; current allocated memory: 218.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.13 seconds. CPU system time: 0 seconds. Elapsed time: 1.13 seconds; current allocated memory: 221.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode_rs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'encode_rs/data_in' to 'ap_memory'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_directive_top -name encode_rs encode_rs 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register_mode both -register encode_rs recd_out 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register_mode both -register encode_rs data_in 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.384 MB.
INFO: [HLS 200-10] Analyzing design file 'rscode.cpp' ... 
WARNING: [HLS 214-140] Array stream parameter 'data_in' in function 'encode_rs' may require the 'volatile' qualifier to prevent the compiler from altering array accesses and/or modifying the desired streaming order: rscode.cpp:11
WARNING: [HLS 214-140] Array stream parameter 'recd_out' in function 'encode_rs' may require the 'volatile' qualifier to prevent the compiler from altering array accesses and/or modifying the desired streaming order: rscode.cpp:11
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:57:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:57:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:87:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:87:2
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.85 seconds. CPU system time: 0.3 seconds. Elapsed time: 0.69 seconds; current allocated memory: 192.770 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'generate_gf(int*, int*)' into 'encode_rs(int*, int*, int*, int*, int*, int*)' (rscode.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'gen_poly(int*)' into 'encode_rs(int*, int*, int*, int*, int*, int*)' (rscode.cpp:14:0)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:59:14)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:65:16)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:65:16)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:68:11)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:73:18)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:78:14)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:88:8)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:89:8)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:98:30)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:98:9)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:26:31)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:34:10)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:40:10)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'data_in' (rscode.cpp:14:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'recd_out' (rscode.cpp:14:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.5 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.78 seconds; current allocated memory: 195.603 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.605 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 197.390 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 196.430 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_1' (rscode.cpp:57) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_2' (rscode.cpp:57) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_3' (rscode.cpp:57) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' (rscode.cpp:87) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_105_3' (rscode.cpp:87) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_107_4' (rscode.cpp:87) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_2' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_3' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_6' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_7' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_8' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_23_3' (rscode.cpp:18) in function 'encode_rs' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_29_4' (rscode.cpp:18) in function 'encode_rs' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_38_5' (rscode.cpp:18) in function 'encode_rs' completely with a factor of 19.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rscode.cpp:57:15) in function 'encode_rs'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 218.337 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_90_1' (rscode.cpp:87:15) in function 'encode_rs' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:59:14)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:62:15)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:63:25)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:65:16)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:68:24)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:73:16)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:76:25)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:78:14)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:88:8)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:89:8)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:92:9)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:95:11)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:98:9)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:106:11)
INFO: [HLS 200-472] Inferring partial write operation for 'data' (rscode.cpp:21:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:22:52)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:31:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:39:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:34:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 214.927 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encode_rs' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode_rs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_1'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_60_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('8_write_ln65', rscode.cpp:65) of variable 'xor_ln65', rscode.cpp:65 on array 'alpha_to' and 'load' operation ('alpha_to_load_1', rscode.cpp:65) on array 'alpha_to'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_60_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_2'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('alpha_to_addr_2_write_ln73', rscode.cpp:73) of variable 'select_ln72', rscode.cpp:72 on array 'alpha_to' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'alpha_to'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_70_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_79_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_2'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 15, Depth = 17, loop 'VITIS_LOOP_93_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_105_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_107_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_107_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_22_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_3'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 37, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 38, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 39, Depth = 49, loop 'VITIS_LOOP_23_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_6'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/ip/rscodeco/rscode/encode_rs.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/ip/rscodeco/rscode/encode_rs.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name encode_rs encode_rs 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register -register_mode both encode_rs recd_out 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register -register_mode both encode_rs data_in 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.593 MB.
INFO: [HLS 200-10] Analyzing design file 'rscode.cpp' ... 
WARNING: [HLS 214-140] Array stream parameter 'data_in' in function 'encode_rs' may require the 'volatile' qualifier to prevent the compiler from altering array accesses and/or modifying the desired streaming order: rscode.cpp:11
WARNING: [HLS 214-140] Array stream parameter 'recd_out' in function 'encode_rs' may require the 'volatile' qualifier to prevent the compiler from altering array accesses and/or modifying the desired streaming order: rscode.cpp:11
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:57:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:57:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:87:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rscode.cpp:87:2
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.94 seconds. CPU system time: 0.26 seconds. Elapsed time: 3.02 seconds; current allocated memory: 193.002 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'generate_gf(int*, int*)' into 'encode_rs(int*, int*, int*, int*, int*, int*)' (rscode.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'gen_poly(int*)' into 'encode_rs(int*, int*, int*, int*, int*, int*)' (rscode.cpp:14:0)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:59:14)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:65:16)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:65:16)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:68:11)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:73:18)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:78:14)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:88:8)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:89:8)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:98:30)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:98:9)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:26:31)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:34:10)
WARNING: [HLS 214-167] The program may have out of bound array access (rscode.cpp:40:10)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'data_in' (rscode.cpp:14:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'recd_out' (rscode.cpp:14:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.91 seconds. CPU system time: 0.36 seconds. Elapsed time: 5.53 seconds; current allocated memory: 195.800 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.803 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 197.587 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 196.628 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_1' (rscode.cpp:57) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_2' (rscode.cpp:57) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_3' (rscode.cpp:57) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' (rscode.cpp:87) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_105_3' (rscode.cpp:87) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_107_4' (rscode.cpp:87) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_2' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_3' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_6' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_7' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_8' (rscode.cpp:18) in function 'encode_rs' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_23_3' (rscode.cpp:18) in function 'encode_rs' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_29_4' (rscode.cpp:18) in function 'encode_rs' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_38_5' (rscode.cpp:18) in function 'encode_rs' completely with a factor of 19.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rscode.cpp:57:15) in function 'encode_rs'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 218.540 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_90_1' (rscode.cpp:87:15) in function 'encode_rs' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:59:14)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:62:15)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:63:25)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:65:16)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:68:24)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rscode.cpp:73:16)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:76:25)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rscode.cpp:78:14)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:88:8)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:89:8)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:92:9)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:95:11)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:98:9)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rscode.cpp:106:11)
INFO: [HLS 200-472] Inferring partial write operation for 'data' (rscode.cpp:21:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:22:52)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:31:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:39:11)
INFO: [HLS 200-472] Inferring partial write operation for 'bb' (rscode.cpp:34:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 215.159 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encode_rs' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode_rs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_1'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_60_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('8_write_ln65', rscode.cpp:65) of variable 'xor_ln65', rscode.cpp:65 on array 'alpha_to' and 'load' operation ('alpha_to_load_1', rscode.cpp:65) on array 'alpha_to'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_60_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_2'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('alpha_to_addr_2_write_ln73', rscode.cpp:73) of variable 'select_ln72', rscode.cpp:72 on array 'alpha_to' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'alpha_to'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_70_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_79_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_2'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on array 'gg' and 'load' operation ('gg_load_1', rscode.cpp:94) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 0) between 'store' operation ('reuse_reg135_write_ln95', rscode.cpp:95) of variable 'storemerge2', rscode.cpp:95 on local variable 'reuse_reg135' and 'load' operation ('reuse_reg135_load') on local variable 'reuse_reg135'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 15, Depth = 17, loop 'VITIS_LOOP_93_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_105_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_107_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_107_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_22_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_3'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 37, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
WARNING: [HLS 200-880] The II Violation in module 'encode_rs' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 38, distance = 1, offset = 1) between 'store' operation ('19_write_ln31', rscode.cpp:31) of variable 'storemerge1_0', rscode.cpp:31 on array 'bb' and 'load' operation ('bb_load', rscode.cpp:26) on array 'bb'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
