Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (win64) Build 5266912 Sun Dec 15 09:03:24 MST 2024
| Date         : Sun Jun 22 18:16:58 2025
| Host         : firewheel running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file FlappyBird_timing_summary_routed.rpt -pb FlappyBird_timing_summary_routed.pb -rpx FlappyBird_timing_summary_routed.rpx -warn_on_violation
| Design       : FlappyBird
| Device       : 7k160t-ffg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    329         
LUTAR-1    Warning           LUT drives async reset alert   8           
SYNTH-10   Warning           Wide multiplier                30          
TIMING-16  Warning           Large setup violation          18          
TIMING-18  Warning           Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (329)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (718)
5. checking no_input_delay (6)
6. checking no_output_delay (36)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (329)
--------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: fenpin/clk_div_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: m0/pbreg_reg/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: signalfrequency/clk10_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: uut1/clk_100_inst/clk_100_reg/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: uut1/clkdiv_inst/clk_div_reg[0]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: vga_clk/VGAclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (718)
--------------------------------------------------
 There are 718 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -23.418     -229.008                     22                  685        0.129        0.000                      0                  685        4.600        0.000                       0                   751  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk100MHZ  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100MHZ         -23.418     -229.008                     22                  556        0.129        0.000                      0                  556        4.600        0.000                       0                   751  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk100MHZ          clk100MHZ                3.723        0.000                      0                  129        0.770        0.000                      0                  129  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk100MHZ                   
(none)                      clk100MHZ     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100MHZ
  To Clock:  clk100MHZ

Setup :           22  Failing Endpoints,  Worst Slack      -23.418ns,  Total Violation     -229.008ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -23.418ns  (required time - arrival time)
  Source:                 nolabel_line268/music_mem_inst/music_reg[2]_rep_replica_4/C
                            (rising edge-triggered cell FDCE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line268/cal_divnum_inst/divnum_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        33.199ns  (logic 18.611ns (56.059%)  route 14.588ns (43.941%))
  Logic Levels:           112  (CARRY4=90 LUT4=1 LUT5=14 LUT6=7)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 14.448 - 10.000 ) 
    Source Clock Delay      (SCD):    4.819ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.390     4.819    nolabel_line268/music_mem_inst/clk_IBUF_BUFG
    SLICE_X48Y113        FDCE                                         r  nolabel_line268/music_mem_inst/music_reg[2]_rep_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y113        FDCE (Prop_fdce_C_Q)         0.269     5.088 f  nolabel_line268/music_mem_inst/music_reg[2]_rep_replica_4/Q
                         net (fo=20, routed)          0.445     5.533    nolabel_line268/music_mem_inst/music_reg[2]_rep_n_0_repN_4
    SLICE_X49Y112        LUT4 (Prop_lut4_I2_O)        0.053     5.586 f  nolabel_line268/music_mem_inst/g0_b4/O
                         net (fo=6, routed)           0.665     6.250    nolabel_line268/music_mem_inst/music_reg[0]_rep_10
    SLICE_X51Y113        LUT5 (Prop_lut5_I1_O)        0.053     6.303 r  nolabel_line268/music_mem_inst/divnum[25]_i_2_comp/O
                         net (fo=1, routed)           0.194     6.497    nolabel_line268/music_mem_inst/music_reg[0]_rep_3
    SLICE_X51Y113        LUT6 (Prop_lut6_I4_O)        0.053     6.550 r  nolabel_line268/music_mem_inst/divnum[25]_i_1_comp/O
                         net (fo=18, routed)          0.469     7.019    nolabel_line268/music_mem_inst/music_reg[0]_rep_0
    SLICE_X49Y112        LUT5 (Prop_lut5_I4_O)        0.053     7.072 r  nolabel_line268/music_mem_inst/g0_b6__24/O
                         net (fo=2, routed)           0.520     7.592    nolabel_line268/cal_divnum_inst/divnum_reg[24]_2[2]
    SLICE_X51Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.831 r  nolabel_line268/cal_divnum_inst/g0_b5__23_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.831    nolabel_line268/cal_divnum_inst/g0_b5__23_i_1_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.889 r  nolabel_line268/cal_divnum_inst/divnum_reg[24]_i_1/CO[3]
                         net (fo=15, routed)          0.764     8.653    nolabel_line268/music_mem_inst/p_0_in1_out[23]
    SLICE_X50Y111        LUT6 (Prop_lut6_I4_O)        0.053     8.706 r  nolabel_line268/music_mem_inst/g0_b1__0__23/O
                         net (fo=1, routed)           0.000     8.706    nolabel_line268/cal_divnum_inst/g0_b1__0__22[1]
    SLICE_X50Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219     8.925 r  nolabel_line268/cal_divnum_inst/g0_b1__0__22_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.925    nolabel_line268/cal_divnum_inst/g0_b1__0__22_i_1_n_0
    SLICE_X50Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.985 r  nolabel_line268/cal_divnum_inst/g0_b4__22_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.985    nolabel_line268/cal_divnum_inst/g0_b4__22_i_1_n_0
    SLICE_X50Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.045 r  nolabel_line268/cal_divnum_inst/g0_b8__22_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.045    nolabel_line268/cal_divnum_inst/g0_b8__22_i_1_n_0
    SLICE_X50Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.188     9.233 r  nolabel_line268/cal_divnum_inst/divnum_reg[23]_i_1/CO[0]
                         net (fo=15, routed)          0.436     9.669    nolabel_line268/cal_divnum_inst/p_0_in1_out[22]
    SLICE_X49Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.446    10.115 r  nolabel_line268/cal_divnum_inst/g0_b1__0__21_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.115    nolabel_line268/cal_divnum_inst/g0_b1__0__21_i_1_n_0
    SLICE_X49Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.173 r  nolabel_line268/cal_divnum_inst/g0_b4__21_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.173    nolabel_line268/cal_divnum_inst/g0_b4__21_i_1_n_0
    SLICE_X49Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.231 r  nolabel_line268/cal_divnum_inst/g0_b8__21_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.231    nolabel_line268/cal_divnum_inst/g0_b8__21_i_1_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    10.426 r  nolabel_line268/cal_divnum_inst/divnum_reg[22]_i_1/CO[0]
                         net (fo=15, routed)          0.541    10.967    nolabel_line268/music_mem_inst/p_0_in1_out[21]
    SLICE_X48Y116        LUT6 (Prop_lut6_I4_O)        0.157    11.124 r  nolabel_line268/music_mem_inst/g0_b3__0__21/O
                         net (fo=1, routed)           0.000    11.124    nolabel_line268/cal_divnum_inst/g0_b4__20[0]
    SLICE_X48Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.437 r  nolabel_line268/cal_divnum_inst/g0_b4__20_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.437    nolabel_line268/cal_divnum_inst/g0_b4__20_i_1_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.495 r  nolabel_line268/cal_divnum_inst/g0_b8__20_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.495    nolabel_line268/cal_divnum_inst/g0_b8__20_i_1_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    11.690 r  nolabel_line268/cal_divnum_inst/divnum_reg[21]_i_1/CO[0]
                         net (fo=15, routed)          0.491    12.181    nolabel_line268/music_mem_inst/p_0_in1_out[20]
    SLICE_X49Y118        LUT5 (Prop_lut5_I4_O)        0.157    12.338 r  nolabel_line268/music_mem_inst/g0_b0__0__20/O
                         net (fo=1, routed)           0.000    12.338    nolabel_line268/cal_divnum_inst/g0_b1__0__19[0]
    SLICE_X49Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    12.662 r  nolabel_line268/cal_divnum_inst/g0_b1__0__19_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.662    nolabel_line268/cal_divnum_inst/g0_b1__0__19_i_1_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.720 r  nolabel_line268/cal_divnum_inst/g0_b4__19_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.720    nolabel_line268/cal_divnum_inst/g0_b4__19_i_1_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.778 r  nolabel_line268/cal_divnum_inst/g0_b8__19_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.778    nolabel_line268/cal_divnum_inst/g0_b8__19_i_1_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    12.973 r  nolabel_line268/cal_divnum_inst/divnum_reg[20]_i_1/CO[0]
                         net (fo=15, routed)          0.479    13.452    nolabel_line268/cal_divnum_inst/p_0_in1_out[19]
    SLICE_X48Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.450    13.902 r  nolabel_line268/cal_divnum_inst/g0_b1__0__18_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.902    nolabel_line268/cal_divnum_inst/g0_b1__0__18_i_1_n_0
    SLICE_X48Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    14.115 r  nolabel_line268/cal_divnum_inst/g0_b4__18_i_1/O[1]
                         net (fo=2, routed)           0.636    14.751    nolabel_line268/music_mem_inst/g0_b4__17_i_1[2]
    SLICE_X48Y124        LUT6 (Prop_lut6_I5_O)        0.152    14.903 r  nolabel_line268/music_mem_inst/g0_b5__18/O
                         net (fo=1, routed)           0.000    14.903    nolabel_line268/cal_divnum_inst/g0_b4__17[2]
    SLICE_X48Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    15.138 r  nolabel_line268/cal_divnum_inst/g0_b4__17_i_1/CO[3]
                         net (fo=1, routed)           0.008    15.146    nolabel_line268/cal_divnum_inst/g0_b4__17_i_1_n_0
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    15.204 r  nolabel_line268/cal_divnum_inst/g0_b8__17_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.204    nolabel_line268/cal_divnum_inst/g0_b8__17_i_1_n_0
    SLICE_X48Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    15.399 r  nolabel_line268/cal_divnum_inst/divnum_reg[18]_i_1/CO[0]
                         net (fo=15, routed)          0.536    15.935    nolabel_line268/cal_divnum_inst/p_0_in1_out[17]
    SLICE_X49Y123        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.450    16.385 r  nolabel_line268/cal_divnum_inst/g0_b1__0__16_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.385    nolabel_line268/cal_divnum_inst/g0_b1__0__16_i_1_n_0
    SLICE_X49Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    16.443 r  nolabel_line268/cal_divnum_inst/g0_b4__16_i_1/CO[3]
                         net (fo=1, routed)           0.008    16.451    nolabel_line268/cal_divnum_inst/g0_b4__16_i_1_n_0
    SLICE_X49Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    16.509 r  nolabel_line268/cal_divnum_inst/g0_b8__16_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.509    nolabel_line268/cal_divnum_inst/g0_b8__16_i_1_n_0
    SLICE_X49Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    16.704 r  nolabel_line268/cal_divnum_inst/divnum_reg[17]_i_1/CO[0]
                         net (fo=16, routed)          0.512    17.216    nolabel_line268/music_mem_inst/p_0_in1_out[16]
    SLICE_X50Y126        LUT5 (Prop_lut5_I4_O)        0.157    17.373 r  nolabel_line268/music_mem_inst/g0_b0__0__10/O
                         net (fo=1, routed)           0.000    17.373    nolabel_line268/cal_divnum_inst/g0_b1__0__15_0[0]
    SLICE_X50Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    17.683 r  nolabel_line268/cal_divnum_inst/g0_b1__0__15_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.683    nolabel_line268/cal_divnum_inst/g0_b1__0__15_i_1_n_0
    SLICE_X50Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    17.743 r  nolabel_line268/cal_divnum_inst/g0_b4__15_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.743    nolabel_line268/cal_divnum_inst/g0_b4__15_i_1_n_0
    SLICE_X50Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    17.803 r  nolabel_line268/cal_divnum_inst/g0_b8__15_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    nolabel_line268/cal_divnum_inst/g0_b8__15_i_1_n_0
    SLICE_X50Y129        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.188    17.991 r  nolabel_line268/cal_divnum_inst/divnum_reg[16]_i_1/CO[0]
                         net (fo=15, routed)          0.495    18.487    nolabel_line268/music_mem_inst/p_0_in1_out[15]
    SLICE_X51Y129        LUT6 (Prop_lut6_I4_O)        0.153    18.640 r  nolabel_line268/music_mem_inst/g0_b4__15/O
                         net (fo=1, routed)           0.000    18.640    nolabel_line268/cal_divnum_inst/g0_b4__14[1]
    SLICE_X51Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    18.964 r  nolabel_line268/cal_divnum_inst/g0_b4__14_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.964    nolabel_line268/cal_divnum_inst/g0_b4__14_i_1_n_0
    SLICE_X51Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    19.022 r  nolabel_line268/cal_divnum_inst/g0_b8__14_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.022    nolabel_line268/cal_divnum_inst/g0_b8__14_i_1_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    19.217 r  nolabel_line268/cal_divnum_inst/divnum_reg[15]_i_1/CO[0]
                         net (fo=15, routed)          0.476    19.693    nolabel_line268/music_mem_inst/p_0_in1_out[14]
    SLICE_X49Y131        LUT6 (Prop_lut6_I4_O)        0.157    19.850 r  nolabel_line268/music_mem_inst/g0_b4__14/O
                         net (fo=1, routed)           0.000    19.850    nolabel_line268/cal_divnum_inst/g0_b4__13[1]
    SLICE_X49Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    20.174 r  nolabel_line268/cal_divnum_inst/g0_b4__13_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.174    nolabel_line268/cal_divnum_inst/g0_b4__13_i_1_n_0
    SLICE_X49Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.232 r  nolabel_line268/cal_divnum_inst/g0_b8__13_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.232    nolabel_line268/cal_divnum_inst/g0_b8__13_i_1_n_0
    SLICE_X49Y133        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    20.427 r  nolabel_line268/cal_divnum_inst/divnum_reg[14]_i_1/CO[0]
                         net (fo=15, routed)          0.456    20.882    nolabel_line268/cal_divnum_inst/p_0_in1_out[13]
    SLICE_X50Y132        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.463    21.345 r  nolabel_line268/cal_divnum_inst/g0_b1__0__12_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.345    nolabel_line268/cal_divnum_inst/g0_b1__0__12_i_1_n_0
    SLICE_X50Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    21.405 r  nolabel_line268/cal_divnum_inst/g0_b4__12_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.405    nolabel_line268/cal_divnum_inst/g0_b4__12_i_1_n_0
    SLICE_X50Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    21.465 r  nolabel_line268/cal_divnum_inst/g0_b8__12_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.465    nolabel_line268/cal_divnum_inst/g0_b8__12_i_1_n_0
    SLICE_X50Y135        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.188    21.653 r  nolabel_line268/cal_divnum_inst/divnum_reg[13]_i_1/CO[0]
                         net (fo=15, routed)          0.543    22.196    nolabel_line268/cal_divnum_inst/p_0_in1_out[12]
    SLICE_X52Y133        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.446    22.642 r  nolabel_line268/cal_divnum_inst/g0_b1__0__11_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.642    nolabel_line268/cal_divnum_inst/g0_b1__0__11_i_1_n_0
    SLICE_X52Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    22.700 r  nolabel_line268/cal_divnum_inst/g0_b4__11_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.700    nolabel_line268/cal_divnum_inst/g0_b4__11_i_1_n_0
    SLICE_X52Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    22.758 r  nolabel_line268/cal_divnum_inst/g0_b8__11_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.758    nolabel_line268/cal_divnum_inst/g0_b8__11_i_1_n_0
    SLICE_X52Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    22.953 r  nolabel_line268/cal_divnum_inst/divnum_reg[12]_i_1/CO[0]
                         net (fo=16, routed)          0.469    23.423    nolabel_line268/music_mem_inst/p_0_in1_out[11]
    SLICE_X53Y135        LUT5 (Prop_lut5_I4_O)        0.157    23.580 r  nolabel_line268/music_mem_inst/g0_b0__0__9/O
                         net (fo=1, routed)           0.000    23.580    nolabel_line268/cal_divnum_inst/g0_b1__0__10_0[0]
    SLICE_X53Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    23.904 r  nolabel_line268/cal_divnum_inst/g0_b1__0__10_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.904    nolabel_line268/cal_divnum_inst/g0_b1__0__10_i_1_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    23.962 r  nolabel_line268/cal_divnum_inst/g0_b4__10_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.962    nolabel_line268/cal_divnum_inst/g0_b4__10_i_1_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    24.020 r  nolabel_line268/cal_divnum_inst/g0_b8__10_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.020    nolabel_line268/cal_divnum_inst/g0_b8__10_i_1_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    24.215 r  nolabel_line268/cal_divnum_inst/divnum_reg[11]_i_1/CO[0]
                         net (fo=16, routed)          0.437    24.652    nolabel_line268/music_mem_inst/p_0_in1_out[10]
    SLICE_X49Y138        LUT5 (Prop_lut5_I4_O)        0.157    24.809 r  nolabel_line268/music_mem_inst/g0_b0__0__8/O
                         net (fo=1, routed)           0.000    24.809    nolabel_line268/cal_divnum_inst/g0_b1__0__9_0[0]
    SLICE_X49Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    25.133 r  nolabel_line268/cal_divnum_inst/g0_b1__0__9_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.133    nolabel_line268/cal_divnum_inst/g0_b1__0__9_i_1_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    25.191 r  nolabel_line268/cal_divnum_inst/g0_b4__9_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.191    nolabel_line268/cal_divnum_inst/g0_b4__9_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    25.249 r  nolabel_line268/cal_divnum_inst/g0_b8__9_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.249    nolabel_line268/cal_divnum_inst/g0_b8__9_i_1_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    25.444 r  nolabel_line268/cal_divnum_inst/divnum_reg[10]_i_1/CO[0]
                         net (fo=16, routed)          0.456    25.900    nolabel_line268/music_mem_inst/p_0_in1_out[9]
    SLICE_X48Y140        LUT5 (Prop_lut5_I4_O)        0.157    26.057 r  nolabel_line268/music_mem_inst/g0_b0__0__7/O
                         net (fo=1, routed)           0.000    26.057    nolabel_line268/cal_divnum_inst/g0_b1__0__8_0[0]
    SLICE_X48Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    26.381 r  nolabel_line268/cal_divnum_inst/g0_b1__0__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.381    nolabel_line268/cal_divnum_inst/g0_b1__0__8_i_1_n_0
    SLICE_X48Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.439 r  nolabel_line268/cal_divnum_inst/g0_b4__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.439    nolabel_line268/cal_divnum_inst/g0_b4__8_i_1_n_0
    SLICE_X48Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.497 r  nolabel_line268/cal_divnum_inst/g0_b8__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.497    nolabel_line268/cal_divnum_inst/g0_b8__8_i_1_n_0
    SLICE_X48Y143        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    26.692 r  nolabel_line268/cal_divnum_inst/divnum_reg[9]_i_1/CO[0]
                         net (fo=16, routed)          0.509    27.200    nolabel_line268/music_mem_inst/p_0_in1_out[8]
    SLICE_X49Y143        LUT5 (Prop_lut5_I4_O)        0.157    27.357 r  nolabel_line268/music_mem_inst/g0_b0__0__6/O
                         net (fo=1, routed)           0.000    27.357    nolabel_line268/cal_divnum_inst/g0_b1__0__7_0[0]
    SLICE_X49Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    27.681 r  nolabel_line268/cal_divnum_inst/g0_b1__0__7_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.681    nolabel_line268/cal_divnum_inst/g0_b1__0__7_i_1_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    27.739 r  nolabel_line268/cal_divnum_inst/g0_b4__7_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.739    nolabel_line268/cal_divnum_inst/g0_b4__7_i_1_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    27.797 r  nolabel_line268/cal_divnum_inst/g0_b8__7_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.797    nolabel_line268/cal_divnum_inst/g0_b8__7_i_1_n_0
    SLICE_X49Y146        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    27.992 r  nolabel_line268/cal_divnum_inst/divnum_reg[8]_i_1/CO[0]
                         net (fo=15, routed)          0.473    28.465    nolabel_line268/cal_divnum_inst/p_0_in1_out[7]
    SLICE_X50Y145        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.463    28.928 r  nolabel_line268/cal_divnum_inst/g0_b1__0__6_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.928    nolabel_line268/cal_divnum_inst/g0_b1__0__6_i_1_n_0
    SLICE_X50Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    28.988 r  nolabel_line268/cal_divnum_inst/g0_b4__6_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.988    nolabel_line268/cal_divnum_inst/g0_b4__6_i_1_n_0
    SLICE_X50Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    29.048 r  nolabel_line268/cal_divnum_inst/g0_b8__6_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.048    nolabel_line268/cal_divnum_inst/g0_b8__6_i_1_n_0
    SLICE_X50Y148        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.188    29.236 r  nolabel_line268/cal_divnum_inst/divnum_reg[7]_i_1/CO[0]
                         net (fo=16, routed)          0.464    29.700    nolabel_line268/music_mem_inst/p_0_in1_out[6]
    SLICE_X51Y147        LUT5 (Prop_lut5_I4_O)        0.153    29.853 r  nolabel_line268/music_mem_inst/g0_b0__0__5/O
                         net (fo=1, routed)           0.000    29.853    nolabel_line268/cal_divnum_inst/g0_b1__0__5_0[0]
    SLICE_X51Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    30.177 r  nolabel_line268/cal_divnum_inst/g0_b1__0__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.177    nolabel_line268/cal_divnum_inst/g0_b1__0__5_i_1_n_0
    SLICE_X51Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    30.235 r  nolabel_line268/cal_divnum_inst/g0_b4__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.235    nolabel_line268/cal_divnum_inst/g0_b4__5_i_1_n_0
    SLICE_X51Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    30.293 r  nolabel_line268/cal_divnum_inst/g0_b8__5_i_1/CO[3]
                         net (fo=1, routed)           0.001    30.293    nolabel_line268/cal_divnum_inst/g0_b8__5_i_1_n_0
    SLICE_X51Y150        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    30.488 r  nolabel_line268/cal_divnum_inst/divnum_reg[6]_i_1/CO[0]
                         net (fo=16, routed)          0.523    31.011    nolabel_line268/music_mem_inst/p_0_in1_out[5]
    SLICE_X50Y150        LUT5 (Prop_lut5_I4_O)        0.157    31.168 r  nolabel_line268/music_mem_inst/g0_b0__0__4/O
                         net (fo=1, routed)           0.000    31.168    nolabel_line268/cal_divnum_inst/g0_b1__0__4_0[0]
    SLICE_X50Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    31.478 r  nolabel_line268/cal_divnum_inst/g0_b1__0__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.478    nolabel_line268/cal_divnum_inst/g0_b1__0__4_i_1_n_0
    SLICE_X50Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    31.538 r  nolabel_line268/cal_divnum_inst/g0_b4__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.538    nolabel_line268/cal_divnum_inst/g0_b4__4_i_1_n_0
    SLICE_X50Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    31.598 r  nolabel_line268/cal_divnum_inst/g0_b8__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.598    nolabel_line268/cal_divnum_inst/g0_b8__4_i_1_n_0
    SLICE_X50Y153        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.188    31.786 r  nolabel_line268/cal_divnum_inst/divnum_reg[5]_i_1/CO[0]
                         net (fo=16, routed)          0.550    32.336    nolabel_line268/music_mem_inst/p_0_in1_out[4]
    SLICE_X51Y153        LUT6 (Prop_lut6_I4_O)        0.153    32.489 r  nolabel_line268/music_mem_inst/g0_b3__0__4/O
                         net (fo=1, routed)           0.000    32.489    nolabel_line268/cal_divnum_inst/g0_b4__3[0]
    SLICE_X51Y153        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    32.802 r  nolabel_line268/cal_divnum_inst/g0_b4__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.802    nolabel_line268/cal_divnum_inst/g0_b4__3_i_1_n_0
    SLICE_X51Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    32.860 r  nolabel_line268/cal_divnum_inst/g0_b8__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.860    nolabel_line268/cal_divnum_inst/g0_b8__3_i_1_n_0
    SLICE_X51Y155        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    33.055 r  nolabel_line268/cal_divnum_inst/divnum_reg[4]_i_1/CO[0]
                         net (fo=16, routed)          0.458    33.513    nolabel_line268/music_mem_inst/p_0_in1_out[3]
    SLICE_X50Y154        LUT5 (Prop_lut5_I4_O)        0.157    33.670 r  nolabel_line268/music_mem_inst/g0_b0__0__2/O
                         net (fo=1, routed)           0.000    33.670    nolabel_line268/cal_divnum_inst/g0_b1__0__2_0[0]
    SLICE_X50Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    33.980 r  nolabel_line268/cal_divnum_inst/g0_b1__0__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.980    nolabel_line268/cal_divnum_inst/g0_b1__0__2_i_1_n_0
    SLICE_X50Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    34.040 r  nolabel_line268/cal_divnum_inst/g0_b4__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.040    nolabel_line268/cal_divnum_inst/g0_b4__2_i_1_n_0
    SLICE_X50Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    34.100 r  nolabel_line268/cal_divnum_inst/g0_b8__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.100    nolabel_line268/cal_divnum_inst/g0_b8__2_i_1_n_0
    SLICE_X50Y157        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.188    34.288 r  nolabel_line268/cal_divnum_inst/divnum_reg[3]_i_1/CO[0]
                         net (fo=16, routed)          0.562    34.851    nolabel_line268/music_mem_inst/p_0_in1_out[2]
    SLICE_X49Y156        LUT5 (Prop_lut5_I4_O)        0.153    35.004 r  nolabel_line268/music_mem_inst/g0_b0__0__1/O
                         net (fo=1, routed)           0.000    35.004    nolabel_line268/cal_divnum_inst/g0_b1__0__1_0[0]
    SLICE_X49Y156        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    35.328 r  nolabel_line268/cal_divnum_inst/g0_b1__0__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.328    nolabel_line268/cal_divnum_inst/g0_b1__0__1_i_1_n_0
    SLICE_X49Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    35.386 r  nolabel_line268/cal_divnum_inst/g0_b4__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.386    nolabel_line268/cal_divnum_inst/g0_b4__1_i_1_n_0
    SLICE_X49Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    35.444 r  nolabel_line268/cal_divnum_inst/g0_b8__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.444    nolabel_line268/cal_divnum_inst/g0_b8__1_i_1_n_0
    SLICE_X49Y159        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    35.639 r  nolabel_line268/cal_divnum_inst/divnum_reg[2]_i_1/CO[0]
                         net (fo=16, routed)          0.514    36.153    nolabel_line268/music_mem_inst/p_0_in1_out[1]
    SLICE_X51Y158        LUT5 (Prop_lut5_I4_O)        0.157    36.310 r  nolabel_line268/music_mem_inst/g0_b0__0__0/O
                         net (fo=1, routed)           0.000    36.310    nolabel_line268/cal_divnum_inst/g0_b1__0__0_0[0]
    SLICE_X51Y158        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    36.634 r  nolabel_line268/cal_divnum_inst/g0_b1__0__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.634    nolabel_line268/cal_divnum_inst/g0_b1__0__0_i_1_n_0
    SLICE_X51Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    36.692 r  nolabel_line268/cal_divnum_inst/g0_b4__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.692    nolabel_line268/cal_divnum_inst/g0_b4__0_i_1_n_0
    SLICE_X51Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    36.750 r  nolabel_line268/cal_divnum_inst/g0_b8__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.750    nolabel_line268/cal_divnum_inst/g0_b8__0_i_1_n_0
    SLICE_X51Y161        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    36.945 r  nolabel_line268/cal_divnum_inst/divnum_reg[1]_i_1/CO[0]
                         net (fo=16, routed)          0.499    37.444    nolabel_line268/music_mem_inst/p_0_in1_out[0]
    SLICE_X50Y160        LUT5 (Prop_lut5_I4_O)        0.157    37.601 r  nolabel_line268/music_mem_inst/g0_b0__0/O
                         net (fo=1, routed)           0.000    37.601    nolabel_line268/cal_divnum_inst/divnum_reg[0]_i_2_1[0]
    SLICE_X50Y160        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    37.898 r  nolabel_line268/cal_divnum_inst/divnum_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.898    nolabel_line268/cal_divnum_inst/divnum_reg[0]_i_4_n_0
    SLICE_X50Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    37.958 r  nolabel_line268/cal_divnum_inst/divnum_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.958    nolabel_line268/cal_divnum_inst/divnum_reg[0]_i_2_n_0
    SLICE_X50Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    38.018 r  nolabel_line268/cal_divnum_inst/divnum_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.018    nolabel_line268/cal_divnum_inst/divnum_reg[0]_i_1_n_0
    SLICE_X50Y162        FDCE                                         r  nolabel_line268/cal_divnum_inst/divnum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.268    14.448    nolabel_line268/cal_divnum_inst/clk_IBUF_BUFG
    SLICE_X50Y162        FDCE                                         r  nolabel_line268/cal_divnum_inst/divnum_reg[0]/C
                         clock pessimism              0.249    14.697    
                         clock uncertainty           -0.035    14.662    
    SLICE_X50Y162        FDCE (Setup_fdce_C_D)       -0.061    14.601    nolabel_line268/cal_divnum_inst/divnum_reg[0]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                         -38.018    
  -------------------------------------------------------------------
                         slack                                -23.418    

Slack (VIOLATED) :        -22.245ns  (required time - arrival time)
  Source:                 nolabel_line268/music_mem_inst/music_reg[2]_rep_replica_4/C
                            (rising edge-triggered cell FDCE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line268/cal_divnum_inst/divnum_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        32.126ns  (logic 18.037ns (56.145%)  route 14.089ns (43.855%))
  Logic Levels:           108  (CARRY4=87 LUT4=1 LUT5=13 LUT6=7)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.449ns = ( 14.449 - 10.000 ) 
    Source Clock Delay      (SCD):    4.819ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.390     4.819    nolabel_line268/music_mem_inst/clk_IBUF_BUFG
    SLICE_X48Y113        FDCE                                         r  nolabel_line268/music_mem_inst/music_reg[2]_rep_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y113        FDCE (Prop_fdce_C_Q)         0.269     5.088 f  nolabel_line268/music_mem_inst/music_reg[2]_rep_replica_4/Q
                         net (fo=20, routed)          0.445     5.533    nolabel_line268/music_mem_inst/music_reg[2]_rep_n_0_repN_4
    SLICE_X49Y112        LUT4 (Prop_lut4_I2_O)        0.053     5.586 f  nolabel_line268/music_mem_inst/g0_b4/O
                         net (fo=6, routed)           0.665     6.250    nolabel_line268/music_mem_inst/music_reg[0]_rep_10
    SLICE_X51Y113        LUT5 (Prop_lut5_I1_O)        0.053     6.303 r  nolabel_line268/music_mem_inst/divnum[25]_i_2_comp/O
                         net (fo=1, routed)           0.194     6.497    nolabel_line268/music_mem_inst/music_reg[0]_rep_3
    SLICE_X51Y113        LUT6 (Prop_lut6_I4_O)        0.053     6.550 r  nolabel_line268/music_mem_inst/divnum[25]_i_1_comp/O
                         net (fo=18, routed)          0.469     7.019    nolabel_line268/music_mem_inst/music_reg[0]_rep_0
    SLICE_X49Y112        LUT5 (Prop_lut5_I4_O)        0.053     7.072 r  nolabel_line268/music_mem_inst/g0_b6__24/O
                         net (fo=2, routed)           0.520     7.592    nolabel_line268/cal_divnum_inst/divnum_reg[24]_2[2]
    SLICE_X51Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.831 r  nolabel_line268/cal_divnum_inst/g0_b5__23_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.831    nolabel_line268/cal_divnum_inst/g0_b5__23_i_1_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.889 r  nolabel_line268/cal_divnum_inst/divnum_reg[24]_i_1/CO[3]
                         net (fo=15, routed)          0.764     8.653    nolabel_line268/music_mem_inst/p_0_in1_out[23]
    SLICE_X50Y111        LUT6 (Prop_lut6_I4_O)        0.053     8.706 r  nolabel_line268/music_mem_inst/g0_b1__0__23/O
                         net (fo=1, routed)           0.000     8.706    nolabel_line268/cal_divnum_inst/g0_b1__0__22[1]
    SLICE_X50Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219     8.925 r  nolabel_line268/cal_divnum_inst/g0_b1__0__22_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.925    nolabel_line268/cal_divnum_inst/g0_b1__0__22_i_1_n_0
    SLICE_X50Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.985 r  nolabel_line268/cal_divnum_inst/g0_b4__22_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.985    nolabel_line268/cal_divnum_inst/g0_b4__22_i_1_n_0
    SLICE_X50Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.045 r  nolabel_line268/cal_divnum_inst/g0_b8__22_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.045    nolabel_line268/cal_divnum_inst/g0_b8__22_i_1_n_0
    SLICE_X50Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.188     9.233 r  nolabel_line268/cal_divnum_inst/divnum_reg[23]_i_1/CO[0]
                         net (fo=15, routed)          0.436     9.669    nolabel_line268/cal_divnum_inst/p_0_in1_out[22]
    SLICE_X49Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.446    10.115 r  nolabel_line268/cal_divnum_inst/g0_b1__0__21_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.115    nolabel_line268/cal_divnum_inst/g0_b1__0__21_i_1_n_0
    SLICE_X49Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.173 r  nolabel_line268/cal_divnum_inst/g0_b4__21_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.173    nolabel_line268/cal_divnum_inst/g0_b4__21_i_1_n_0
    SLICE_X49Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.231 r  nolabel_line268/cal_divnum_inst/g0_b8__21_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.231    nolabel_line268/cal_divnum_inst/g0_b8__21_i_1_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    10.426 r  nolabel_line268/cal_divnum_inst/divnum_reg[22]_i_1/CO[0]
                         net (fo=15, routed)          0.541    10.967    nolabel_line268/music_mem_inst/p_0_in1_out[21]
    SLICE_X48Y116        LUT6 (Prop_lut6_I4_O)        0.157    11.124 r  nolabel_line268/music_mem_inst/g0_b3__0__21/O
                         net (fo=1, routed)           0.000    11.124    nolabel_line268/cal_divnum_inst/g0_b4__20[0]
    SLICE_X48Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.437 r  nolabel_line268/cal_divnum_inst/g0_b4__20_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.437    nolabel_line268/cal_divnum_inst/g0_b4__20_i_1_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.495 r  nolabel_line268/cal_divnum_inst/g0_b8__20_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.495    nolabel_line268/cal_divnum_inst/g0_b8__20_i_1_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    11.690 r  nolabel_line268/cal_divnum_inst/divnum_reg[21]_i_1/CO[0]
                         net (fo=15, routed)          0.491    12.181    nolabel_line268/music_mem_inst/p_0_in1_out[20]
    SLICE_X49Y118        LUT5 (Prop_lut5_I4_O)        0.157    12.338 r  nolabel_line268/music_mem_inst/g0_b0__0__20/O
                         net (fo=1, routed)           0.000    12.338    nolabel_line268/cal_divnum_inst/g0_b1__0__19[0]
    SLICE_X49Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    12.662 r  nolabel_line268/cal_divnum_inst/g0_b1__0__19_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.662    nolabel_line268/cal_divnum_inst/g0_b1__0__19_i_1_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.720 r  nolabel_line268/cal_divnum_inst/g0_b4__19_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.720    nolabel_line268/cal_divnum_inst/g0_b4__19_i_1_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.778 r  nolabel_line268/cal_divnum_inst/g0_b8__19_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.778    nolabel_line268/cal_divnum_inst/g0_b8__19_i_1_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    12.973 r  nolabel_line268/cal_divnum_inst/divnum_reg[20]_i_1/CO[0]
                         net (fo=15, routed)          0.479    13.452    nolabel_line268/cal_divnum_inst/p_0_in1_out[19]
    SLICE_X48Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.450    13.902 r  nolabel_line268/cal_divnum_inst/g0_b1__0__18_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.902    nolabel_line268/cal_divnum_inst/g0_b1__0__18_i_1_n_0
    SLICE_X48Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    14.115 r  nolabel_line268/cal_divnum_inst/g0_b4__18_i_1/O[1]
                         net (fo=2, routed)           0.636    14.751    nolabel_line268/music_mem_inst/g0_b4__17_i_1[2]
    SLICE_X48Y124        LUT6 (Prop_lut6_I5_O)        0.152    14.903 r  nolabel_line268/music_mem_inst/g0_b5__18/O
                         net (fo=1, routed)           0.000    14.903    nolabel_line268/cal_divnum_inst/g0_b4__17[2]
    SLICE_X48Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    15.138 r  nolabel_line268/cal_divnum_inst/g0_b4__17_i_1/CO[3]
                         net (fo=1, routed)           0.008    15.146    nolabel_line268/cal_divnum_inst/g0_b4__17_i_1_n_0
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    15.204 r  nolabel_line268/cal_divnum_inst/g0_b8__17_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.204    nolabel_line268/cal_divnum_inst/g0_b8__17_i_1_n_0
    SLICE_X48Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    15.399 r  nolabel_line268/cal_divnum_inst/divnum_reg[18]_i_1/CO[0]
                         net (fo=15, routed)          0.536    15.935    nolabel_line268/cal_divnum_inst/p_0_in1_out[17]
    SLICE_X49Y123        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.450    16.385 r  nolabel_line268/cal_divnum_inst/g0_b1__0__16_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.385    nolabel_line268/cal_divnum_inst/g0_b1__0__16_i_1_n_0
    SLICE_X49Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    16.443 r  nolabel_line268/cal_divnum_inst/g0_b4__16_i_1/CO[3]
                         net (fo=1, routed)           0.008    16.451    nolabel_line268/cal_divnum_inst/g0_b4__16_i_1_n_0
    SLICE_X49Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    16.509 r  nolabel_line268/cal_divnum_inst/g0_b8__16_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.509    nolabel_line268/cal_divnum_inst/g0_b8__16_i_1_n_0
    SLICE_X49Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    16.704 r  nolabel_line268/cal_divnum_inst/divnum_reg[17]_i_1/CO[0]
                         net (fo=16, routed)          0.512    17.216    nolabel_line268/music_mem_inst/p_0_in1_out[16]
    SLICE_X50Y126        LUT5 (Prop_lut5_I4_O)        0.157    17.373 r  nolabel_line268/music_mem_inst/g0_b0__0__10/O
                         net (fo=1, routed)           0.000    17.373    nolabel_line268/cal_divnum_inst/g0_b1__0__15_0[0]
    SLICE_X50Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    17.683 r  nolabel_line268/cal_divnum_inst/g0_b1__0__15_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.683    nolabel_line268/cal_divnum_inst/g0_b1__0__15_i_1_n_0
    SLICE_X50Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    17.743 r  nolabel_line268/cal_divnum_inst/g0_b4__15_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.743    nolabel_line268/cal_divnum_inst/g0_b4__15_i_1_n_0
    SLICE_X50Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    17.803 r  nolabel_line268/cal_divnum_inst/g0_b8__15_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    nolabel_line268/cal_divnum_inst/g0_b8__15_i_1_n_0
    SLICE_X50Y129        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.188    17.991 r  nolabel_line268/cal_divnum_inst/divnum_reg[16]_i_1/CO[0]
                         net (fo=15, routed)          0.495    18.487    nolabel_line268/music_mem_inst/p_0_in1_out[15]
    SLICE_X51Y129        LUT6 (Prop_lut6_I4_O)        0.153    18.640 r  nolabel_line268/music_mem_inst/g0_b4__15/O
                         net (fo=1, routed)           0.000    18.640    nolabel_line268/cal_divnum_inst/g0_b4__14[1]
    SLICE_X51Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    18.964 r  nolabel_line268/cal_divnum_inst/g0_b4__14_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.964    nolabel_line268/cal_divnum_inst/g0_b4__14_i_1_n_0
    SLICE_X51Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    19.022 r  nolabel_line268/cal_divnum_inst/g0_b8__14_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.022    nolabel_line268/cal_divnum_inst/g0_b8__14_i_1_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    19.217 r  nolabel_line268/cal_divnum_inst/divnum_reg[15]_i_1/CO[0]
                         net (fo=15, routed)          0.476    19.693    nolabel_line268/music_mem_inst/p_0_in1_out[14]
    SLICE_X49Y131        LUT6 (Prop_lut6_I4_O)        0.157    19.850 r  nolabel_line268/music_mem_inst/g0_b4__14/O
                         net (fo=1, routed)           0.000    19.850    nolabel_line268/cal_divnum_inst/g0_b4__13[1]
    SLICE_X49Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    20.174 r  nolabel_line268/cal_divnum_inst/g0_b4__13_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.174    nolabel_line268/cal_divnum_inst/g0_b4__13_i_1_n_0
    SLICE_X49Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.232 r  nolabel_line268/cal_divnum_inst/g0_b8__13_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.232    nolabel_line268/cal_divnum_inst/g0_b8__13_i_1_n_0
    SLICE_X49Y133        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    20.427 r  nolabel_line268/cal_divnum_inst/divnum_reg[14]_i_1/CO[0]
                         net (fo=15, routed)          0.456    20.882    nolabel_line268/cal_divnum_inst/p_0_in1_out[13]
    SLICE_X50Y132        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.463    21.345 r  nolabel_line268/cal_divnum_inst/g0_b1__0__12_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.345    nolabel_line268/cal_divnum_inst/g0_b1__0__12_i_1_n_0
    SLICE_X50Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    21.405 r  nolabel_line268/cal_divnum_inst/g0_b4__12_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.405    nolabel_line268/cal_divnum_inst/g0_b4__12_i_1_n_0
    SLICE_X50Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    21.465 r  nolabel_line268/cal_divnum_inst/g0_b8__12_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.465    nolabel_line268/cal_divnum_inst/g0_b8__12_i_1_n_0
    SLICE_X50Y135        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.188    21.653 r  nolabel_line268/cal_divnum_inst/divnum_reg[13]_i_1/CO[0]
                         net (fo=15, routed)          0.543    22.196    nolabel_line268/cal_divnum_inst/p_0_in1_out[12]
    SLICE_X52Y133        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.446    22.642 r  nolabel_line268/cal_divnum_inst/g0_b1__0__11_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.642    nolabel_line268/cal_divnum_inst/g0_b1__0__11_i_1_n_0
    SLICE_X52Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    22.700 r  nolabel_line268/cal_divnum_inst/g0_b4__11_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.700    nolabel_line268/cal_divnum_inst/g0_b4__11_i_1_n_0
    SLICE_X52Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    22.758 r  nolabel_line268/cal_divnum_inst/g0_b8__11_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.758    nolabel_line268/cal_divnum_inst/g0_b8__11_i_1_n_0
    SLICE_X52Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    22.953 r  nolabel_line268/cal_divnum_inst/divnum_reg[12]_i_1/CO[0]
                         net (fo=16, routed)          0.469    23.423    nolabel_line268/music_mem_inst/p_0_in1_out[11]
    SLICE_X53Y135        LUT5 (Prop_lut5_I4_O)        0.157    23.580 r  nolabel_line268/music_mem_inst/g0_b0__0__9/O
                         net (fo=1, routed)           0.000    23.580    nolabel_line268/cal_divnum_inst/g0_b1__0__10_0[0]
    SLICE_X53Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    23.904 r  nolabel_line268/cal_divnum_inst/g0_b1__0__10_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.904    nolabel_line268/cal_divnum_inst/g0_b1__0__10_i_1_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    23.962 r  nolabel_line268/cal_divnum_inst/g0_b4__10_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.962    nolabel_line268/cal_divnum_inst/g0_b4__10_i_1_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    24.020 r  nolabel_line268/cal_divnum_inst/g0_b8__10_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.020    nolabel_line268/cal_divnum_inst/g0_b8__10_i_1_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    24.215 r  nolabel_line268/cal_divnum_inst/divnum_reg[11]_i_1/CO[0]
                         net (fo=16, routed)          0.437    24.652    nolabel_line268/music_mem_inst/p_0_in1_out[10]
    SLICE_X49Y138        LUT5 (Prop_lut5_I4_O)        0.157    24.809 r  nolabel_line268/music_mem_inst/g0_b0__0__8/O
                         net (fo=1, routed)           0.000    24.809    nolabel_line268/cal_divnum_inst/g0_b1__0__9_0[0]
    SLICE_X49Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    25.133 r  nolabel_line268/cal_divnum_inst/g0_b1__0__9_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.133    nolabel_line268/cal_divnum_inst/g0_b1__0__9_i_1_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    25.191 r  nolabel_line268/cal_divnum_inst/g0_b4__9_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.191    nolabel_line268/cal_divnum_inst/g0_b4__9_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    25.249 r  nolabel_line268/cal_divnum_inst/g0_b8__9_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.249    nolabel_line268/cal_divnum_inst/g0_b8__9_i_1_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    25.444 r  nolabel_line268/cal_divnum_inst/divnum_reg[10]_i_1/CO[0]
                         net (fo=16, routed)          0.456    25.900    nolabel_line268/music_mem_inst/p_0_in1_out[9]
    SLICE_X48Y140        LUT5 (Prop_lut5_I4_O)        0.157    26.057 r  nolabel_line268/music_mem_inst/g0_b0__0__7/O
                         net (fo=1, routed)           0.000    26.057    nolabel_line268/cal_divnum_inst/g0_b1__0__8_0[0]
    SLICE_X48Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    26.381 r  nolabel_line268/cal_divnum_inst/g0_b1__0__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.381    nolabel_line268/cal_divnum_inst/g0_b1__0__8_i_1_n_0
    SLICE_X48Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.439 r  nolabel_line268/cal_divnum_inst/g0_b4__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.439    nolabel_line268/cal_divnum_inst/g0_b4__8_i_1_n_0
    SLICE_X48Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.497 r  nolabel_line268/cal_divnum_inst/g0_b8__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.497    nolabel_line268/cal_divnum_inst/g0_b8__8_i_1_n_0
    SLICE_X48Y143        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    26.692 r  nolabel_line268/cal_divnum_inst/divnum_reg[9]_i_1/CO[0]
                         net (fo=16, routed)          0.509    27.200    nolabel_line268/music_mem_inst/p_0_in1_out[8]
    SLICE_X49Y143        LUT5 (Prop_lut5_I4_O)        0.157    27.357 r  nolabel_line268/music_mem_inst/g0_b0__0__6/O
                         net (fo=1, routed)           0.000    27.357    nolabel_line268/cal_divnum_inst/g0_b1__0__7_0[0]
    SLICE_X49Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    27.681 r  nolabel_line268/cal_divnum_inst/g0_b1__0__7_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.681    nolabel_line268/cal_divnum_inst/g0_b1__0__7_i_1_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    27.739 r  nolabel_line268/cal_divnum_inst/g0_b4__7_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.739    nolabel_line268/cal_divnum_inst/g0_b4__7_i_1_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    27.797 r  nolabel_line268/cal_divnum_inst/g0_b8__7_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.797    nolabel_line268/cal_divnum_inst/g0_b8__7_i_1_n_0
    SLICE_X49Y146        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    27.992 r  nolabel_line268/cal_divnum_inst/divnum_reg[8]_i_1/CO[0]
                         net (fo=15, routed)          0.473    28.465    nolabel_line268/cal_divnum_inst/p_0_in1_out[7]
    SLICE_X50Y145        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.463    28.928 r  nolabel_line268/cal_divnum_inst/g0_b1__0__6_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.928    nolabel_line268/cal_divnum_inst/g0_b1__0__6_i_1_n_0
    SLICE_X50Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    28.988 r  nolabel_line268/cal_divnum_inst/g0_b4__6_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.988    nolabel_line268/cal_divnum_inst/g0_b4__6_i_1_n_0
    SLICE_X50Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    29.048 r  nolabel_line268/cal_divnum_inst/g0_b8__6_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.048    nolabel_line268/cal_divnum_inst/g0_b8__6_i_1_n_0
    SLICE_X50Y148        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.188    29.236 r  nolabel_line268/cal_divnum_inst/divnum_reg[7]_i_1/CO[0]
                         net (fo=16, routed)          0.464    29.700    nolabel_line268/music_mem_inst/p_0_in1_out[6]
    SLICE_X51Y147        LUT5 (Prop_lut5_I4_O)        0.153    29.853 r  nolabel_line268/music_mem_inst/g0_b0__0__5/O
                         net (fo=1, routed)           0.000    29.853    nolabel_line268/cal_divnum_inst/g0_b1__0__5_0[0]
    SLICE_X51Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    30.177 r  nolabel_line268/cal_divnum_inst/g0_b1__0__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.177    nolabel_line268/cal_divnum_inst/g0_b1__0__5_i_1_n_0
    SLICE_X51Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    30.235 r  nolabel_line268/cal_divnum_inst/g0_b4__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.235    nolabel_line268/cal_divnum_inst/g0_b4__5_i_1_n_0
    SLICE_X51Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    30.293 r  nolabel_line268/cal_divnum_inst/g0_b8__5_i_1/CO[3]
                         net (fo=1, routed)           0.001    30.293    nolabel_line268/cal_divnum_inst/g0_b8__5_i_1_n_0
    SLICE_X51Y150        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    30.488 r  nolabel_line268/cal_divnum_inst/divnum_reg[6]_i_1/CO[0]
                         net (fo=16, routed)          0.523    31.011    nolabel_line268/music_mem_inst/p_0_in1_out[5]
    SLICE_X50Y150        LUT5 (Prop_lut5_I4_O)        0.157    31.168 r  nolabel_line268/music_mem_inst/g0_b0__0__4/O
                         net (fo=1, routed)           0.000    31.168    nolabel_line268/cal_divnum_inst/g0_b1__0__4_0[0]
    SLICE_X50Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    31.478 r  nolabel_line268/cal_divnum_inst/g0_b1__0__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.478    nolabel_line268/cal_divnum_inst/g0_b1__0__4_i_1_n_0
    SLICE_X50Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    31.538 r  nolabel_line268/cal_divnum_inst/g0_b4__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.538    nolabel_line268/cal_divnum_inst/g0_b4__4_i_1_n_0
    SLICE_X50Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    31.598 r  nolabel_line268/cal_divnum_inst/g0_b8__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.598    nolabel_line268/cal_divnum_inst/g0_b8__4_i_1_n_0
    SLICE_X50Y153        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.188    31.786 r  nolabel_line268/cal_divnum_inst/divnum_reg[5]_i_1/CO[0]
                         net (fo=16, routed)          0.550    32.336    nolabel_line268/music_mem_inst/p_0_in1_out[4]
    SLICE_X51Y153        LUT6 (Prop_lut6_I4_O)        0.153    32.489 r  nolabel_line268/music_mem_inst/g0_b3__0__4/O
                         net (fo=1, routed)           0.000    32.489    nolabel_line268/cal_divnum_inst/g0_b4__3[0]
    SLICE_X51Y153        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    32.802 r  nolabel_line268/cal_divnum_inst/g0_b4__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.802    nolabel_line268/cal_divnum_inst/g0_b4__3_i_1_n_0
    SLICE_X51Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    32.860 r  nolabel_line268/cal_divnum_inst/g0_b8__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.860    nolabel_line268/cal_divnum_inst/g0_b8__3_i_1_n_0
    SLICE_X51Y155        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    33.055 r  nolabel_line268/cal_divnum_inst/divnum_reg[4]_i_1/CO[0]
                         net (fo=16, routed)          0.458    33.513    nolabel_line268/music_mem_inst/p_0_in1_out[3]
    SLICE_X50Y154        LUT5 (Prop_lut5_I4_O)        0.157    33.670 r  nolabel_line268/music_mem_inst/g0_b0__0__2/O
                         net (fo=1, routed)           0.000    33.670    nolabel_line268/cal_divnum_inst/g0_b1__0__2_0[0]
    SLICE_X50Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    33.980 r  nolabel_line268/cal_divnum_inst/g0_b1__0__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.980    nolabel_line268/cal_divnum_inst/g0_b1__0__2_i_1_n_0
    SLICE_X50Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    34.040 r  nolabel_line268/cal_divnum_inst/g0_b4__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.040    nolabel_line268/cal_divnum_inst/g0_b4__2_i_1_n_0
    SLICE_X50Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    34.100 r  nolabel_line268/cal_divnum_inst/g0_b8__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.100    nolabel_line268/cal_divnum_inst/g0_b8__2_i_1_n_0
    SLICE_X50Y157        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.188    34.288 r  nolabel_line268/cal_divnum_inst/divnum_reg[3]_i_1/CO[0]
                         net (fo=16, routed)          0.562    34.851    nolabel_line268/music_mem_inst/p_0_in1_out[2]
    SLICE_X49Y156        LUT5 (Prop_lut5_I4_O)        0.153    35.004 r  nolabel_line268/music_mem_inst/g0_b0__0__1/O
                         net (fo=1, routed)           0.000    35.004    nolabel_line268/cal_divnum_inst/g0_b1__0__1_0[0]
    SLICE_X49Y156        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    35.328 r  nolabel_line268/cal_divnum_inst/g0_b1__0__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.328    nolabel_line268/cal_divnum_inst/g0_b1__0__1_i_1_n_0
    SLICE_X49Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    35.386 r  nolabel_line268/cal_divnum_inst/g0_b4__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.386    nolabel_line268/cal_divnum_inst/g0_b4__1_i_1_n_0
    SLICE_X49Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    35.444 r  nolabel_line268/cal_divnum_inst/g0_b8__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.444    nolabel_line268/cal_divnum_inst/g0_b8__1_i_1_n_0
    SLICE_X49Y159        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    35.639 r  nolabel_line268/cal_divnum_inst/divnum_reg[2]_i_1/CO[0]
                         net (fo=16, routed)          0.514    36.153    nolabel_line268/music_mem_inst/p_0_in1_out[1]
    SLICE_X51Y158        LUT5 (Prop_lut5_I4_O)        0.157    36.310 r  nolabel_line268/music_mem_inst/g0_b0__0__0/O
                         net (fo=1, routed)           0.000    36.310    nolabel_line268/cal_divnum_inst/g0_b1__0__0_0[0]
    SLICE_X51Y158        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    36.634 r  nolabel_line268/cal_divnum_inst/g0_b1__0__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.634    nolabel_line268/cal_divnum_inst/g0_b1__0__0_i_1_n_0
    SLICE_X51Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    36.692 r  nolabel_line268/cal_divnum_inst/g0_b4__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.692    nolabel_line268/cal_divnum_inst/g0_b4__0_i_1_n_0
    SLICE_X51Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    36.750 r  nolabel_line268/cal_divnum_inst/g0_b8__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.750    nolabel_line268/cal_divnum_inst/g0_b8__0_i_1_n_0
    SLICE_X51Y161        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    36.945 r  nolabel_line268/cal_divnum_inst/divnum_reg[1]_i_1/CO[0]
                         net (fo=16, routed)          0.000    36.945    nolabel_line268/cal_divnum_inst/p_0_in1_out[0]
    SLICE_X51Y161        FDCE                                         r  nolabel_line268/cal_divnum_inst/divnum_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.269    14.449    nolabel_line268/cal_divnum_inst/clk_IBUF_BUFG
    SLICE_X51Y161        FDCE                                         r  nolabel_line268/cal_divnum_inst/divnum_reg[1]/C
                         clock pessimism              0.249    14.698    
                         clock uncertainty           -0.035    14.663    
    SLICE_X51Y161        FDCE (Setup_fdce_C_D)        0.037    14.700    nolabel_line268/cal_divnum_inst/divnum_reg[1]
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                         -36.945    
  -------------------------------------------------------------------
                         slack                                -22.245    

Slack (VIOLATED) :        -20.936ns  (required time - arrival time)
  Source:                 nolabel_line268/music_mem_inst/music_reg[2]_rep_replica_4/C
                            (rising edge-triggered cell FDCE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line268/cal_divnum_inst/divnum_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        30.820ns  (logic 17.245ns (55.955%)  route 13.575ns (44.045%))
  Logic Levels:           103  (CARRY4=83 LUT4=1 LUT5=12 LUT6=7)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 14.452 - 10.000 ) 
    Source Clock Delay      (SCD):    4.819ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.390     4.819    nolabel_line268/music_mem_inst/clk_IBUF_BUFG
    SLICE_X48Y113        FDCE                                         r  nolabel_line268/music_mem_inst/music_reg[2]_rep_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y113        FDCE (Prop_fdce_C_Q)         0.269     5.088 f  nolabel_line268/music_mem_inst/music_reg[2]_rep_replica_4/Q
                         net (fo=20, routed)          0.445     5.533    nolabel_line268/music_mem_inst/music_reg[2]_rep_n_0_repN_4
    SLICE_X49Y112        LUT4 (Prop_lut4_I2_O)        0.053     5.586 f  nolabel_line268/music_mem_inst/g0_b4/O
                         net (fo=6, routed)           0.665     6.250    nolabel_line268/music_mem_inst/music_reg[0]_rep_10
    SLICE_X51Y113        LUT5 (Prop_lut5_I1_O)        0.053     6.303 r  nolabel_line268/music_mem_inst/divnum[25]_i_2_comp/O
                         net (fo=1, routed)           0.194     6.497    nolabel_line268/music_mem_inst/music_reg[0]_rep_3
    SLICE_X51Y113        LUT6 (Prop_lut6_I4_O)        0.053     6.550 r  nolabel_line268/music_mem_inst/divnum[25]_i_1_comp/O
                         net (fo=18, routed)          0.469     7.019    nolabel_line268/music_mem_inst/music_reg[0]_rep_0
    SLICE_X49Y112        LUT5 (Prop_lut5_I4_O)        0.053     7.072 r  nolabel_line268/music_mem_inst/g0_b6__24/O
                         net (fo=2, routed)           0.520     7.592    nolabel_line268/cal_divnum_inst/divnum_reg[24]_2[2]
    SLICE_X51Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.831 r  nolabel_line268/cal_divnum_inst/g0_b5__23_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.831    nolabel_line268/cal_divnum_inst/g0_b5__23_i_1_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.889 r  nolabel_line268/cal_divnum_inst/divnum_reg[24]_i_1/CO[3]
                         net (fo=15, routed)          0.764     8.653    nolabel_line268/music_mem_inst/p_0_in1_out[23]
    SLICE_X50Y111        LUT6 (Prop_lut6_I4_O)        0.053     8.706 r  nolabel_line268/music_mem_inst/g0_b1__0__23/O
                         net (fo=1, routed)           0.000     8.706    nolabel_line268/cal_divnum_inst/g0_b1__0__22[1]
    SLICE_X50Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219     8.925 r  nolabel_line268/cal_divnum_inst/g0_b1__0__22_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.925    nolabel_line268/cal_divnum_inst/g0_b1__0__22_i_1_n_0
    SLICE_X50Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.985 r  nolabel_line268/cal_divnum_inst/g0_b4__22_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.985    nolabel_line268/cal_divnum_inst/g0_b4__22_i_1_n_0
    SLICE_X50Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.045 r  nolabel_line268/cal_divnum_inst/g0_b8__22_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.045    nolabel_line268/cal_divnum_inst/g0_b8__22_i_1_n_0
    SLICE_X50Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.188     9.233 r  nolabel_line268/cal_divnum_inst/divnum_reg[23]_i_1/CO[0]
                         net (fo=15, routed)          0.436     9.669    nolabel_line268/cal_divnum_inst/p_0_in1_out[22]
    SLICE_X49Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.446    10.115 r  nolabel_line268/cal_divnum_inst/g0_b1__0__21_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.115    nolabel_line268/cal_divnum_inst/g0_b1__0__21_i_1_n_0
    SLICE_X49Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.173 r  nolabel_line268/cal_divnum_inst/g0_b4__21_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.173    nolabel_line268/cal_divnum_inst/g0_b4__21_i_1_n_0
    SLICE_X49Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.231 r  nolabel_line268/cal_divnum_inst/g0_b8__21_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.231    nolabel_line268/cal_divnum_inst/g0_b8__21_i_1_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    10.426 r  nolabel_line268/cal_divnum_inst/divnum_reg[22]_i_1/CO[0]
                         net (fo=15, routed)          0.541    10.967    nolabel_line268/music_mem_inst/p_0_in1_out[21]
    SLICE_X48Y116        LUT6 (Prop_lut6_I4_O)        0.157    11.124 r  nolabel_line268/music_mem_inst/g0_b3__0__21/O
                         net (fo=1, routed)           0.000    11.124    nolabel_line268/cal_divnum_inst/g0_b4__20[0]
    SLICE_X48Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.437 r  nolabel_line268/cal_divnum_inst/g0_b4__20_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.437    nolabel_line268/cal_divnum_inst/g0_b4__20_i_1_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.495 r  nolabel_line268/cal_divnum_inst/g0_b8__20_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.495    nolabel_line268/cal_divnum_inst/g0_b8__20_i_1_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    11.690 r  nolabel_line268/cal_divnum_inst/divnum_reg[21]_i_1/CO[0]
                         net (fo=15, routed)          0.491    12.181    nolabel_line268/music_mem_inst/p_0_in1_out[20]
    SLICE_X49Y118        LUT5 (Prop_lut5_I4_O)        0.157    12.338 r  nolabel_line268/music_mem_inst/g0_b0__0__20/O
                         net (fo=1, routed)           0.000    12.338    nolabel_line268/cal_divnum_inst/g0_b1__0__19[0]
    SLICE_X49Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    12.662 r  nolabel_line268/cal_divnum_inst/g0_b1__0__19_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.662    nolabel_line268/cal_divnum_inst/g0_b1__0__19_i_1_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.720 r  nolabel_line268/cal_divnum_inst/g0_b4__19_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.720    nolabel_line268/cal_divnum_inst/g0_b4__19_i_1_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.778 r  nolabel_line268/cal_divnum_inst/g0_b8__19_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.778    nolabel_line268/cal_divnum_inst/g0_b8__19_i_1_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    12.973 r  nolabel_line268/cal_divnum_inst/divnum_reg[20]_i_1/CO[0]
                         net (fo=15, routed)          0.479    13.452    nolabel_line268/cal_divnum_inst/p_0_in1_out[19]
    SLICE_X48Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.450    13.902 r  nolabel_line268/cal_divnum_inst/g0_b1__0__18_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.902    nolabel_line268/cal_divnum_inst/g0_b1__0__18_i_1_n_0
    SLICE_X48Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    14.115 r  nolabel_line268/cal_divnum_inst/g0_b4__18_i_1/O[1]
                         net (fo=2, routed)           0.636    14.751    nolabel_line268/music_mem_inst/g0_b4__17_i_1[2]
    SLICE_X48Y124        LUT6 (Prop_lut6_I5_O)        0.152    14.903 r  nolabel_line268/music_mem_inst/g0_b5__18/O
                         net (fo=1, routed)           0.000    14.903    nolabel_line268/cal_divnum_inst/g0_b4__17[2]
    SLICE_X48Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    15.138 r  nolabel_line268/cal_divnum_inst/g0_b4__17_i_1/CO[3]
                         net (fo=1, routed)           0.008    15.146    nolabel_line268/cal_divnum_inst/g0_b4__17_i_1_n_0
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    15.204 r  nolabel_line268/cal_divnum_inst/g0_b8__17_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.204    nolabel_line268/cal_divnum_inst/g0_b8__17_i_1_n_0
    SLICE_X48Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    15.399 r  nolabel_line268/cal_divnum_inst/divnum_reg[18]_i_1/CO[0]
                         net (fo=15, routed)          0.536    15.935    nolabel_line268/cal_divnum_inst/p_0_in1_out[17]
    SLICE_X49Y123        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.450    16.385 r  nolabel_line268/cal_divnum_inst/g0_b1__0__16_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.385    nolabel_line268/cal_divnum_inst/g0_b1__0__16_i_1_n_0
    SLICE_X49Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    16.443 r  nolabel_line268/cal_divnum_inst/g0_b4__16_i_1/CO[3]
                         net (fo=1, routed)           0.008    16.451    nolabel_line268/cal_divnum_inst/g0_b4__16_i_1_n_0
    SLICE_X49Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    16.509 r  nolabel_line268/cal_divnum_inst/g0_b8__16_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.509    nolabel_line268/cal_divnum_inst/g0_b8__16_i_1_n_0
    SLICE_X49Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    16.704 r  nolabel_line268/cal_divnum_inst/divnum_reg[17]_i_1/CO[0]
                         net (fo=16, routed)          0.512    17.216    nolabel_line268/music_mem_inst/p_0_in1_out[16]
    SLICE_X50Y126        LUT5 (Prop_lut5_I4_O)        0.157    17.373 r  nolabel_line268/music_mem_inst/g0_b0__0__10/O
                         net (fo=1, routed)           0.000    17.373    nolabel_line268/cal_divnum_inst/g0_b1__0__15_0[0]
    SLICE_X50Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    17.683 r  nolabel_line268/cal_divnum_inst/g0_b1__0__15_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.683    nolabel_line268/cal_divnum_inst/g0_b1__0__15_i_1_n_0
    SLICE_X50Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    17.743 r  nolabel_line268/cal_divnum_inst/g0_b4__15_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.743    nolabel_line268/cal_divnum_inst/g0_b4__15_i_1_n_0
    SLICE_X50Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    17.803 r  nolabel_line268/cal_divnum_inst/g0_b8__15_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    nolabel_line268/cal_divnum_inst/g0_b8__15_i_1_n_0
    SLICE_X50Y129        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.188    17.991 r  nolabel_line268/cal_divnum_inst/divnum_reg[16]_i_1/CO[0]
                         net (fo=15, routed)          0.495    18.487    nolabel_line268/music_mem_inst/p_0_in1_out[15]
    SLICE_X51Y129        LUT6 (Prop_lut6_I4_O)        0.153    18.640 r  nolabel_line268/music_mem_inst/g0_b4__15/O
                         net (fo=1, routed)           0.000    18.640    nolabel_line268/cal_divnum_inst/g0_b4__14[1]
    SLICE_X51Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    18.964 r  nolabel_line268/cal_divnum_inst/g0_b4__14_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.964    nolabel_line268/cal_divnum_inst/g0_b4__14_i_1_n_0
    SLICE_X51Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    19.022 r  nolabel_line268/cal_divnum_inst/g0_b8__14_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.022    nolabel_line268/cal_divnum_inst/g0_b8__14_i_1_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    19.217 r  nolabel_line268/cal_divnum_inst/divnum_reg[15]_i_1/CO[0]
                         net (fo=15, routed)          0.476    19.693    nolabel_line268/music_mem_inst/p_0_in1_out[14]
    SLICE_X49Y131        LUT6 (Prop_lut6_I4_O)        0.157    19.850 r  nolabel_line268/music_mem_inst/g0_b4__14/O
                         net (fo=1, routed)           0.000    19.850    nolabel_line268/cal_divnum_inst/g0_b4__13[1]
    SLICE_X49Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    20.174 r  nolabel_line268/cal_divnum_inst/g0_b4__13_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.174    nolabel_line268/cal_divnum_inst/g0_b4__13_i_1_n_0
    SLICE_X49Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.232 r  nolabel_line268/cal_divnum_inst/g0_b8__13_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.232    nolabel_line268/cal_divnum_inst/g0_b8__13_i_1_n_0
    SLICE_X49Y133        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    20.427 r  nolabel_line268/cal_divnum_inst/divnum_reg[14]_i_1/CO[0]
                         net (fo=15, routed)          0.456    20.882    nolabel_line268/cal_divnum_inst/p_0_in1_out[13]
    SLICE_X50Y132        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.463    21.345 r  nolabel_line268/cal_divnum_inst/g0_b1__0__12_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.345    nolabel_line268/cal_divnum_inst/g0_b1__0__12_i_1_n_0
    SLICE_X50Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    21.405 r  nolabel_line268/cal_divnum_inst/g0_b4__12_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.405    nolabel_line268/cal_divnum_inst/g0_b4__12_i_1_n_0
    SLICE_X50Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    21.465 r  nolabel_line268/cal_divnum_inst/g0_b8__12_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.465    nolabel_line268/cal_divnum_inst/g0_b8__12_i_1_n_0
    SLICE_X50Y135        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.188    21.653 r  nolabel_line268/cal_divnum_inst/divnum_reg[13]_i_1/CO[0]
                         net (fo=15, routed)          0.543    22.196    nolabel_line268/cal_divnum_inst/p_0_in1_out[12]
    SLICE_X52Y133        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.446    22.642 r  nolabel_line268/cal_divnum_inst/g0_b1__0__11_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.642    nolabel_line268/cal_divnum_inst/g0_b1__0__11_i_1_n_0
    SLICE_X52Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    22.700 r  nolabel_line268/cal_divnum_inst/g0_b4__11_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.700    nolabel_line268/cal_divnum_inst/g0_b4__11_i_1_n_0
    SLICE_X52Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    22.758 r  nolabel_line268/cal_divnum_inst/g0_b8__11_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.758    nolabel_line268/cal_divnum_inst/g0_b8__11_i_1_n_0
    SLICE_X52Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    22.953 r  nolabel_line268/cal_divnum_inst/divnum_reg[12]_i_1/CO[0]
                         net (fo=16, routed)          0.469    23.423    nolabel_line268/music_mem_inst/p_0_in1_out[11]
    SLICE_X53Y135        LUT5 (Prop_lut5_I4_O)        0.157    23.580 r  nolabel_line268/music_mem_inst/g0_b0__0__9/O
                         net (fo=1, routed)           0.000    23.580    nolabel_line268/cal_divnum_inst/g0_b1__0__10_0[0]
    SLICE_X53Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    23.904 r  nolabel_line268/cal_divnum_inst/g0_b1__0__10_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.904    nolabel_line268/cal_divnum_inst/g0_b1__0__10_i_1_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    23.962 r  nolabel_line268/cal_divnum_inst/g0_b4__10_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.962    nolabel_line268/cal_divnum_inst/g0_b4__10_i_1_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    24.020 r  nolabel_line268/cal_divnum_inst/g0_b8__10_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.020    nolabel_line268/cal_divnum_inst/g0_b8__10_i_1_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    24.215 r  nolabel_line268/cal_divnum_inst/divnum_reg[11]_i_1/CO[0]
                         net (fo=16, routed)          0.437    24.652    nolabel_line268/music_mem_inst/p_0_in1_out[10]
    SLICE_X49Y138        LUT5 (Prop_lut5_I4_O)        0.157    24.809 r  nolabel_line268/music_mem_inst/g0_b0__0__8/O
                         net (fo=1, routed)           0.000    24.809    nolabel_line268/cal_divnum_inst/g0_b1__0__9_0[0]
    SLICE_X49Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    25.133 r  nolabel_line268/cal_divnum_inst/g0_b1__0__9_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.133    nolabel_line268/cal_divnum_inst/g0_b1__0__9_i_1_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    25.191 r  nolabel_line268/cal_divnum_inst/g0_b4__9_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.191    nolabel_line268/cal_divnum_inst/g0_b4__9_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    25.249 r  nolabel_line268/cal_divnum_inst/g0_b8__9_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.249    nolabel_line268/cal_divnum_inst/g0_b8__9_i_1_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    25.444 r  nolabel_line268/cal_divnum_inst/divnum_reg[10]_i_1/CO[0]
                         net (fo=16, routed)          0.456    25.900    nolabel_line268/music_mem_inst/p_0_in1_out[9]
    SLICE_X48Y140        LUT5 (Prop_lut5_I4_O)        0.157    26.057 r  nolabel_line268/music_mem_inst/g0_b0__0__7/O
                         net (fo=1, routed)           0.000    26.057    nolabel_line268/cal_divnum_inst/g0_b1__0__8_0[0]
    SLICE_X48Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    26.381 r  nolabel_line268/cal_divnum_inst/g0_b1__0__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.381    nolabel_line268/cal_divnum_inst/g0_b1__0__8_i_1_n_0
    SLICE_X48Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.439 r  nolabel_line268/cal_divnum_inst/g0_b4__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.439    nolabel_line268/cal_divnum_inst/g0_b4__8_i_1_n_0
    SLICE_X48Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.497 r  nolabel_line268/cal_divnum_inst/g0_b8__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.497    nolabel_line268/cal_divnum_inst/g0_b8__8_i_1_n_0
    SLICE_X48Y143        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    26.692 r  nolabel_line268/cal_divnum_inst/divnum_reg[9]_i_1/CO[0]
                         net (fo=16, routed)          0.509    27.200    nolabel_line268/music_mem_inst/p_0_in1_out[8]
    SLICE_X49Y143        LUT5 (Prop_lut5_I4_O)        0.157    27.357 r  nolabel_line268/music_mem_inst/g0_b0__0__6/O
                         net (fo=1, routed)           0.000    27.357    nolabel_line268/cal_divnum_inst/g0_b1__0__7_0[0]
    SLICE_X49Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    27.681 r  nolabel_line268/cal_divnum_inst/g0_b1__0__7_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.681    nolabel_line268/cal_divnum_inst/g0_b1__0__7_i_1_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    27.739 r  nolabel_line268/cal_divnum_inst/g0_b4__7_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.739    nolabel_line268/cal_divnum_inst/g0_b4__7_i_1_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    27.797 r  nolabel_line268/cal_divnum_inst/g0_b8__7_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.797    nolabel_line268/cal_divnum_inst/g0_b8__7_i_1_n_0
    SLICE_X49Y146        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    27.992 r  nolabel_line268/cal_divnum_inst/divnum_reg[8]_i_1/CO[0]
                         net (fo=15, routed)          0.473    28.465    nolabel_line268/cal_divnum_inst/p_0_in1_out[7]
    SLICE_X50Y145        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.463    28.928 r  nolabel_line268/cal_divnum_inst/g0_b1__0__6_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.928    nolabel_line268/cal_divnum_inst/g0_b1__0__6_i_1_n_0
    SLICE_X50Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    28.988 r  nolabel_line268/cal_divnum_inst/g0_b4__6_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.988    nolabel_line268/cal_divnum_inst/g0_b4__6_i_1_n_0
    SLICE_X50Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    29.048 r  nolabel_line268/cal_divnum_inst/g0_b8__6_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.048    nolabel_line268/cal_divnum_inst/g0_b8__6_i_1_n_0
    SLICE_X50Y148        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.188    29.236 r  nolabel_line268/cal_divnum_inst/divnum_reg[7]_i_1/CO[0]
                         net (fo=16, routed)          0.464    29.700    nolabel_line268/music_mem_inst/p_0_in1_out[6]
    SLICE_X51Y147        LUT5 (Prop_lut5_I4_O)        0.153    29.853 r  nolabel_line268/music_mem_inst/g0_b0__0__5/O
                         net (fo=1, routed)           0.000    29.853    nolabel_line268/cal_divnum_inst/g0_b1__0__5_0[0]
    SLICE_X51Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    30.177 r  nolabel_line268/cal_divnum_inst/g0_b1__0__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.177    nolabel_line268/cal_divnum_inst/g0_b1__0__5_i_1_n_0
    SLICE_X51Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    30.235 r  nolabel_line268/cal_divnum_inst/g0_b4__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.235    nolabel_line268/cal_divnum_inst/g0_b4__5_i_1_n_0
    SLICE_X51Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    30.293 r  nolabel_line268/cal_divnum_inst/g0_b8__5_i_1/CO[3]
                         net (fo=1, routed)           0.001    30.293    nolabel_line268/cal_divnum_inst/g0_b8__5_i_1_n_0
    SLICE_X51Y150        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    30.488 r  nolabel_line268/cal_divnum_inst/divnum_reg[6]_i_1/CO[0]
                         net (fo=16, routed)          0.523    31.011    nolabel_line268/music_mem_inst/p_0_in1_out[5]
    SLICE_X50Y150        LUT5 (Prop_lut5_I4_O)        0.157    31.168 r  nolabel_line268/music_mem_inst/g0_b0__0__4/O
                         net (fo=1, routed)           0.000    31.168    nolabel_line268/cal_divnum_inst/g0_b1__0__4_0[0]
    SLICE_X50Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    31.478 r  nolabel_line268/cal_divnum_inst/g0_b1__0__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.478    nolabel_line268/cal_divnum_inst/g0_b1__0__4_i_1_n_0
    SLICE_X50Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    31.538 r  nolabel_line268/cal_divnum_inst/g0_b4__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.538    nolabel_line268/cal_divnum_inst/g0_b4__4_i_1_n_0
    SLICE_X50Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    31.598 r  nolabel_line268/cal_divnum_inst/g0_b8__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.598    nolabel_line268/cal_divnum_inst/g0_b8__4_i_1_n_0
    SLICE_X50Y153        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.188    31.786 r  nolabel_line268/cal_divnum_inst/divnum_reg[5]_i_1/CO[0]
                         net (fo=16, routed)          0.550    32.336    nolabel_line268/music_mem_inst/p_0_in1_out[4]
    SLICE_X51Y153        LUT6 (Prop_lut6_I4_O)        0.153    32.489 r  nolabel_line268/music_mem_inst/g0_b3__0__4/O
                         net (fo=1, routed)           0.000    32.489    nolabel_line268/cal_divnum_inst/g0_b4__3[0]
    SLICE_X51Y153        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    32.802 r  nolabel_line268/cal_divnum_inst/g0_b4__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.802    nolabel_line268/cal_divnum_inst/g0_b4__3_i_1_n_0
    SLICE_X51Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    32.860 r  nolabel_line268/cal_divnum_inst/g0_b8__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.860    nolabel_line268/cal_divnum_inst/g0_b8__3_i_1_n_0
    SLICE_X51Y155        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    33.055 r  nolabel_line268/cal_divnum_inst/divnum_reg[4]_i_1/CO[0]
                         net (fo=16, routed)          0.458    33.513    nolabel_line268/music_mem_inst/p_0_in1_out[3]
    SLICE_X50Y154        LUT5 (Prop_lut5_I4_O)        0.157    33.670 r  nolabel_line268/music_mem_inst/g0_b0__0__2/O
                         net (fo=1, routed)           0.000    33.670    nolabel_line268/cal_divnum_inst/g0_b1__0__2_0[0]
    SLICE_X50Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    33.980 r  nolabel_line268/cal_divnum_inst/g0_b1__0__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.980    nolabel_line268/cal_divnum_inst/g0_b1__0__2_i_1_n_0
    SLICE_X50Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    34.040 r  nolabel_line268/cal_divnum_inst/g0_b4__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.040    nolabel_line268/cal_divnum_inst/g0_b4__2_i_1_n_0
    SLICE_X50Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    34.100 r  nolabel_line268/cal_divnum_inst/g0_b8__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.100    nolabel_line268/cal_divnum_inst/g0_b8__2_i_1_n_0
    SLICE_X50Y157        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.188    34.288 r  nolabel_line268/cal_divnum_inst/divnum_reg[3]_i_1/CO[0]
                         net (fo=16, routed)          0.562    34.851    nolabel_line268/music_mem_inst/p_0_in1_out[2]
    SLICE_X49Y156        LUT5 (Prop_lut5_I4_O)        0.153    35.004 r  nolabel_line268/music_mem_inst/g0_b0__0__1/O
                         net (fo=1, routed)           0.000    35.004    nolabel_line268/cal_divnum_inst/g0_b1__0__1_0[0]
    SLICE_X49Y156        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    35.328 r  nolabel_line268/cal_divnum_inst/g0_b1__0__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.328    nolabel_line268/cal_divnum_inst/g0_b1__0__1_i_1_n_0
    SLICE_X49Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    35.386 r  nolabel_line268/cal_divnum_inst/g0_b4__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.386    nolabel_line268/cal_divnum_inst/g0_b4__1_i_1_n_0
    SLICE_X49Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    35.444 r  nolabel_line268/cal_divnum_inst/g0_b8__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.444    nolabel_line268/cal_divnum_inst/g0_b8__1_i_1_n_0
    SLICE_X49Y159        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    35.639 r  nolabel_line268/cal_divnum_inst/divnum_reg[2]_i_1/CO[0]
                         net (fo=16, routed)          0.000    35.639    nolabel_line268/cal_divnum_inst/p_0_in1_out[1]
    SLICE_X49Y159        FDCE                                         r  nolabel_line268/cal_divnum_inst/divnum_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.272    14.452    nolabel_line268/cal_divnum_inst/clk_IBUF_BUFG
    SLICE_X49Y159        FDCE                                         r  nolabel_line268/cal_divnum_inst/divnum_reg[2]/C
                         clock pessimism              0.249    14.701    
                         clock uncertainty           -0.035    14.666    
    SLICE_X49Y159        FDCE (Setup_fdce_C_D)        0.037    14.703    nolabel_line268/cal_divnum_inst/divnum_reg[2]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                         -35.639    
  -------------------------------------------------------------------
                         slack                                -20.936    

Slack (VIOLATED) :        -19.553ns  (required time - arrival time)
  Source:                 nolabel_line268/music_mem_inst/music_reg[2]_rep_replica_4/C
                            (rising edge-triggered cell FDCE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line268/cal_divnum_inst/divnum_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        29.469ns  (logic 16.457ns (55.845%)  route 13.012ns (44.155%))
  Logic Levels:           98  (CARRY4=79 LUT4=1 LUT5=11 LUT6=7)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 14.451 - 10.000 ) 
    Source Clock Delay      (SCD):    4.819ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.390     4.819    nolabel_line268/music_mem_inst/clk_IBUF_BUFG
    SLICE_X48Y113        FDCE                                         r  nolabel_line268/music_mem_inst/music_reg[2]_rep_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y113        FDCE (Prop_fdce_C_Q)         0.269     5.088 f  nolabel_line268/music_mem_inst/music_reg[2]_rep_replica_4/Q
                         net (fo=20, routed)          0.445     5.533    nolabel_line268/music_mem_inst/music_reg[2]_rep_n_0_repN_4
    SLICE_X49Y112        LUT4 (Prop_lut4_I2_O)        0.053     5.586 f  nolabel_line268/music_mem_inst/g0_b4/O
                         net (fo=6, routed)           0.665     6.250    nolabel_line268/music_mem_inst/music_reg[0]_rep_10
    SLICE_X51Y113        LUT5 (Prop_lut5_I1_O)        0.053     6.303 r  nolabel_line268/music_mem_inst/divnum[25]_i_2_comp/O
                         net (fo=1, routed)           0.194     6.497    nolabel_line268/music_mem_inst/music_reg[0]_rep_3
    SLICE_X51Y113        LUT6 (Prop_lut6_I4_O)        0.053     6.550 r  nolabel_line268/music_mem_inst/divnum[25]_i_1_comp/O
                         net (fo=18, routed)          0.469     7.019    nolabel_line268/music_mem_inst/music_reg[0]_rep_0
    SLICE_X49Y112        LUT5 (Prop_lut5_I4_O)        0.053     7.072 r  nolabel_line268/music_mem_inst/g0_b6__24/O
                         net (fo=2, routed)           0.520     7.592    nolabel_line268/cal_divnum_inst/divnum_reg[24]_2[2]
    SLICE_X51Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.831 r  nolabel_line268/cal_divnum_inst/g0_b5__23_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.831    nolabel_line268/cal_divnum_inst/g0_b5__23_i_1_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.889 r  nolabel_line268/cal_divnum_inst/divnum_reg[24]_i_1/CO[3]
                         net (fo=15, routed)          0.764     8.653    nolabel_line268/music_mem_inst/p_0_in1_out[23]
    SLICE_X50Y111        LUT6 (Prop_lut6_I4_O)        0.053     8.706 r  nolabel_line268/music_mem_inst/g0_b1__0__23/O
                         net (fo=1, routed)           0.000     8.706    nolabel_line268/cal_divnum_inst/g0_b1__0__22[1]
    SLICE_X50Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219     8.925 r  nolabel_line268/cal_divnum_inst/g0_b1__0__22_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.925    nolabel_line268/cal_divnum_inst/g0_b1__0__22_i_1_n_0
    SLICE_X50Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.985 r  nolabel_line268/cal_divnum_inst/g0_b4__22_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.985    nolabel_line268/cal_divnum_inst/g0_b4__22_i_1_n_0
    SLICE_X50Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.045 r  nolabel_line268/cal_divnum_inst/g0_b8__22_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.045    nolabel_line268/cal_divnum_inst/g0_b8__22_i_1_n_0
    SLICE_X50Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.188     9.233 r  nolabel_line268/cal_divnum_inst/divnum_reg[23]_i_1/CO[0]
                         net (fo=15, routed)          0.436     9.669    nolabel_line268/cal_divnum_inst/p_0_in1_out[22]
    SLICE_X49Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.446    10.115 r  nolabel_line268/cal_divnum_inst/g0_b1__0__21_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.115    nolabel_line268/cal_divnum_inst/g0_b1__0__21_i_1_n_0
    SLICE_X49Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.173 r  nolabel_line268/cal_divnum_inst/g0_b4__21_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.173    nolabel_line268/cal_divnum_inst/g0_b4__21_i_1_n_0
    SLICE_X49Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.231 r  nolabel_line268/cal_divnum_inst/g0_b8__21_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.231    nolabel_line268/cal_divnum_inst/g0_b8__21_i_1_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    10.426 r  nolabel_line268/cal_divnum_inst/divnum_reg[22]_i_1/CO[0]
                         net (fo=15, routed)          0.541    10.967    nolabel_line268/music_mem_inst/p_0_in1_out[21]
    SLICE_X48Y116        LUT6 (Prop_lut6_I4_O)        0.157    11.124 r  nolabel_line268/music_mem_inst/g0_b3__0__21/O
                         net (fo=1, routed)           0.000    11.124    nolabel_line268/cal_divnum_inst/g0_b4__20[0]
    SLICE_X48Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.437 r  nolabel_line268/cal_divnum_inst/g0_b4__20_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.437    nolabel_line268/cal_divnum_inst/g0_b4__20_i_1_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.495 r  nolabel_line268/cal_divnum_inst/g0_b8__20_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.495    nolabel_line268/cal_divnum_inst/g0_b8__20_i_1_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    11.690 r  nolabel_line268/cal_divnum_inst/divnum_reg[21]_i_1/CO[0]
                         net (fo=15, routed)          0.491    12.181    nolabel_line268/music_mem_inst/p_0_in1_out[20]
    SLICE_X49Y118        LUT5 (Prop_lut5_I4_O)        0.157    12.338 r  nolabel_line268/music_mem_inst/g0_b0__0__20/O
                         net (fo=1, routed)           0.000    12.338    nolabel_line268/cal_divnum_inst/g0_b1__0__19[0]
    SLICE_X49Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    12.662 r  nolabel_line268/cal_divnum_inst/g0_b1__0__19_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.662    nolabel_line268/cal_divnum_inst/g0_b1__0__19_i_1_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.720 r  nolabel_line268/cal_divnum_inst/g0_b4__19_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.720    nolabel_line268/cal_divnum_inst/g0_b4__19_i_1_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.778 r  nolabel_line268/cal_divnum_inst/g0_b8__19_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.778    nolabel_line268/cal_divnum_inst/g0_b8__19_i_1_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    12.973 r  nolabel_line268/cal_divnum_inst/divnum_reg[20]_i_1/CO[0]
                         net (fo=15, routed)          0.479    13.452    nolabel_line268/cal_divnum_inst/p_0_in1_out[19]
    SLICE_X48Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.450    13.902 r  nolabel_line268/cal_divnum_inst/g0_b1__0__18_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.902    nolabel_line268/cal_divnum_inst/g0_b1__0__18_i_1_n_0
    SLICE_X48Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    14.115 r  nolabel_line268/cal_divnum_inst/g0_b4__18_i_1/O[1]
                         net (fo=2, routed)           0.636    14.751    nolabel_line268/music_mem_inst/g0_b4__17_i_1[2]
    SLICE_X48Y124        LUT6 (Prop_lut6_I5_O)        0.152    14.903 r  nolabel_line268/music_mem_inst/g0_b5__18/O
                         net (fo=1, routed)           0.000    14.903    nolabel_line268/cal_divnum_inst/g0_b4__17[2]
    SLICE_X48Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    15.138 r  nolabel_line268/cal_divnum_inst/g0_b4__17_i_1/CO[3]
                         net (fo=1, routed)           0.008    15.146    nolabel_line268/cal_divnum_inst/g0_b4__17_i_1_n_0
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    15.204 r  nolabel_line268/cal_divnum_inst/g0_b8__17_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.204    nolabel_line268/cal_divnum_inst/g0_b8__17_i_1_n_0
    SLICE_X48Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    15.399 r  nolabel_line268/cal_divnum_inst/divnum_reg[18]_i_1/CO[0]
                         net (fo=15, routed)          0.536    15.935    nolabel_line268/cal_divnum_inst/p_0_in1_out[17]
    SLICE_X49Y123        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.450    16.385 r  nolabel_line268/cal_divnum_inst/g0_b1__0__16_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.385    nolabel_line268/cal_divnum_inst/g0_b1__0__16_i_1_n_0
    SLICE_X49Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    16.443 r  nolabel_line268/cal_divnum_inst/g0_b4__16_i_1/CO[3]
                         net (fo=1, routed)           0.008    16.451    nolabel_line268/cal_divnum_inst/g0_b4__16_i_1_n_0
    SLICE_X49Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    16.509 r  nolabel_line268/cal_divnum_inst/g0_b8__16_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.509    nolabel_line268/cal_divnum_inst/g0_b8__16_i_1_n_0
    SLICE_X49Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    16.704 r  nolabel_line268/cal_divnum_inst/divnum_reg[17]_i_1/CO[0]
                         net (fo=16, routed)          0.512    17.216    nolabel_line268/music_mem_inst/p_0_in1_out[16]
    SLICE_X50Y126        LUT5 (Prop_lut5_I4_O)        0.157    17.373 r  nolabel_line268/music_mem_inst/g0_b0__0__10/O
                         net (fo=1, routed)           0.000    17.373    nolabel_line268/cal_divnum_inst/g0_b1__0__15_0[0]
    SLICE_X50Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    17.683 r  nolabel_line268/cal_divnum_inst/g0_b1__0__15_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.683    nolabel_line268/cal_divnum_inst/g0_b1__0__15_i_1_n_0
    SLICE_X50Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    17.743 r  nolabel_line268/cal_divnum_inst/g0_b4__15_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.743    nolabel_line268/cal_divnum_inst/g0_b4__15_i_1_n_0
    SLICE_X50Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    17.803 r  nolabel_line268/cal_divnum_inst/g0_b8__15_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    nolabel_line268/cal_divnum_inst/g0_b8__15_i_1_n_0
    SLICE_X50Y129        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.188    17.991 r  nolabel_line268/cal_divnum_inst/divnum_reg[16]_i_1/CO[0]
                         net (fo=15, routed)          0.495    18.487    nolabel_line268/music_mem_inst/p_0_in1_out[15]
    SLICE_X51Y129        LUT6 (Prop_lut6_I4_O)        0.153    18.640 r  nolabel_line268/music_mem_inst/g0_b4__15/O
                         net (fo=1, routed)           0.000    18.640    nolabel_line268/cal_divnum_inst/g0_b4__14[1]
    SLICE_X51Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    18.964 r  nolabel_line268/cal_divnum_inst/g0_b4__14_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.964    nolabel_line268/cal_divnum_inst/g0_b4__14_i_1_n_0
    SLICE_X51Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    19.022 r  nolabel_line268/cal_divnum_inst/g0_b8__14_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.022    nolabel_line268/cal_divnum_inst/g0_b8__14_i_1_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    19.217 r  nolabel_line268/cal_divnum_inst/divnum_reg[15]_i_1/CO[0]
                         net (fo=15, routed)          0.476    19.693    nolabel_line268/music_mem_inst/p_0_in1_out[14]
    SLICE_X49Y131        LUT6 (Prop_lut6_I4_O)        0.157    19.850 r  nolabel_line268/music_mem_inst/g0_b4__14/O
                         net (fo=1, routed)           0.000    19.850    nolabel_line268/cal_divnum_inst/g0_b4__13[1]
    SLICE_X49Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    20.174 r  nolabel_line268/cal_divnum_inst/g0_b4__13_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.174    nolabel_line268/cal_divnum_inst/g0_b4__13_i_1_n_0
    SLICE_X49Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.232 r  nolabel_line268/cal_divnum_inst/g0_b8__13_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.232    nolabel_line268/cal_divnum_inst/g0_b8__13_i_1_n_0
    SLICE_X49Y133        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    20.427 r  nolabel_line268/cal_divnum_inst/divnum_reg[14]_i_1/CO[0]
                         net (fo=15, routed)          0.456    20.882    nolabel_line268/cal_divnum_inst/p_0_in1_out[13]
    SLICE_X50Y132        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.463    21.345 r  nolabel_line268/cal_divnum_inst/g0_b1__0__12_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.345    nolabel_line268/cal_divnum_inst/g0_b1__0__12_i_1_n_0
    SLICE_X50Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    21.405 r  nolabel_line268/cal_divnum_inst/g0_b4__12_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.405    nolabel_line268/cal_divnum_inst/g0_b4__12_i_1_n_0
    SLICE_X50Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    21.465 r  nolabel_line268/cal_divnum_inst/g0_b8__12_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.465    nolabel_line268/cal_divnum_inst/g0_b8__12_i_1_n_0
    SLICE_X50Y135        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.188    21.653 r  nolabel_line268/cal_divnum_inst/divnum_reg[13]_i_1/CO[0]
                         net (fo=15, routed)          0.543    22.196    nolabel_line268/cal_divnum_inst/p_0_in1_out[12]
    SLICE_X52Y133        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.446    22.642 r  nolabel_line268/cal_divnum_inst/g0_b1__0__11_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.642    nolabel_line268/cal_divnum_inst/g0_b1__0__11_i_1_n_0
    SLICE_X52Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    22.700 r  nolabel_line268/cal_divnum_inst/g0_b4__11_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.700    nolabel_line268/cal_divnum_inst/g0_b4__11_i_1_n_0
    SLICE_X52Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    22.758 r  nolabel_line268/cal_divnum_inst/g0_b8__11_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.758    nolabel_line268/cal_divnum_inst/g0_b8__11_i_1_n_0
    SLICE_X52Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    22.953 r  nolabel_line268/cal_divnum_inst/divnum_reg[12]_i_1/CO[0]
                         net (fo=16, routed)          0.469    23.423    nolabel_line268/music_mem_inst/p_0_in1_out[11]
    SLICE_X53Y135        LUT5 (Prop_lut5_I4_O)        0.157    23.580 r  nolabel_line268/music_mem_inst/g0_b0__0__9/O
                         net (fo=1, routed)           0.000    23.580    nolabel_line268/cal_divnum_inst/g0_b1__0__10_0[0]
    SLICE_X53Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    23.904 r  nolabel_line268/cal_divnum_inst/g0_b1__0__10_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.904    nolabel_line268/cal_divnum_inst/g0_b1__0__10_i_1_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    23.962 r  nolabel_line268/cal_divnum_inst/g0_b4__10_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.962    nolabel_line268/cal_divnum_inst/g0_b4__10_i_1_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    24.020 r  nolabel_line268/cal_divnum_inst/g0_b8__10_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.020    nolabel_line268/cal_divnum_inst/g0_b8__10_i_1_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    24.215 r  nolabel_line268/cal_divnum_inst/divnum_reg[11]_i_1/CO[0]
                         net (fo=16, routed)          0.437    24.652    nolabel_line268/music_mem_inst/p_0_in1_out[10]
    SLICE_X49Y138        LUT5 (Prop_lut5_I4_O)        0.157    24.809 r  nolabel_line268/music_mem_inst/g0_b0__0__8/O
                         net (fo=1, routed)           0.000    24.809    nolabel_line268/cal_divnum_inst/g0_b1__0__9_0[0]
    SLICE_X49Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    25.133 r  nolabel_line268/cal_divnum_inst/g0_b1__0__9_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.133    nolabel_line268/cal_divnum_inst/g0_b1__0__9_i_1_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    25.191 r  nolabel_line268/cal_divnum_inst/g0_b4__9_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.191    nolabel_line268/cal_divnum_inst/g0_b4__9_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    25.249 r  nolabel_line268/cal_divnum_inst/g0_b8__9_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.249    nolabel_line268/cal_divnum_inst/g0_b8__9_i_1_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    25.444 r  nolabel_line268/cal_divnum_inst/divnum_reg[10]_i_1/CO[0]
                         net (fo=16, routed)          0.456    25.900    nolabel_line268/music_mem_inst/p_0_in1_out[9]
    SLICE_X48Y140        LUT5 (Prop_lut5_I4_O)        0.157    26.057 r  nolabel_line268/music_mem_inst/g0_b0__0__7/O
                         net (fo=1, routed)           0.000    26.057    nolabel_line268/cal_divnum_inst/g0_b1__0__8_0[0]
    SLICE_X48Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    26.381 r  nolabel_line268/cal_divnum_inst/g0_b1__0__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.381    nolabel_line268/cal_divnum_inst/g0_b1__0__8_i_1_n_0
    SLICE_X48Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.439 r  nolabel_line268/cal_divnum_inst/g0_b4__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.439    nolabel_line268/cal_divnum_inst/g0_b4__8_i_1_n_0
    SLICE_X48Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.497 r  nolabel_line268/cal_divnum_inst/g0_b8__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.497    nolabel_line268/cal_divnum_inst/g0_b8__8_i_1_n_0
    SLICE_X48Y143        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    26.692 r  nolabel_line268/cal_divnum_inst/divnum_reg[9]_i_1/CO[0]
                         net (fo=16, routed)          0.509    27.200    nolabel_line268/music_mem_inst/p_0_in1_out[8]
    SLICE_X49Y143        LUT5 (Prop_lut5_I4_O)        0.157    27.357 r  nolabel_line268/music_mem_inst/g0_b0__0__6/O
                         net (fo=1, routed)           0.000    27.357    nolabel_line268/cal_divnum_inst/g0_b1__0__7_0[0]
    SLICE_X49Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    27.681 r  nolabel_line268/cal_divnum_inst/g0_b1__0__7_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.681    nolabel_line268/cal_divnum_inst/g0_b1__0__7_i_1_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    27.739 r  nolabel_line268/cal_divnum_inst/g0_b4__7_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.739    nolabel_line268/cal_divnum_inst/g0_b4__7_i_1_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    27.797 r  nolabel_line268/cal_divnum_inst/g0_b8__7_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.797    nolabel_line268/cal_divnum_inst/g0_b8__7_i_1_n_0
    SLICE_X49Y146        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    27.992 r  nolabel_line268/cal_divnum_inst/divnum_reg[8]_i_1/CO[0]
                         net (fo=15, routed)          0.473    28.465    nolabel_line268/cal_divnum_inst/p_0_in1_out[7]
    SLICE_X50Y145        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.463    28.928 r  nolabel_line268/cal_divnum_inst/g0_b1__0__6_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.928    nolabel_line268/cal_divnum_inst/g0_b1__0__6_i_1_n_0
    SLICE_X50Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    28.988 r  nolabel_line268/cal_divnum_inst/g0_b4__6_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.988    nolabel_line268/cal_divnum_inst/g0_b4__6_i_1_n_0
    SLICE_X50Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    29.048 r  nolabel_line268/cal_divnum_inst/g0_b8__6_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.048    nolabel_line268/cal_divnum_inst/g0_b8__6_i_1_n_0
    SLICE_X50Y148        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.188    29.236 r  nolabel_line268/cal_divnum_inst/divnum_reg[7]_i_1/CO[0]
                         net (fo=16, routed)          0.464    29.700    nolabel_line268/music_mem_inst/p_0_in1_out[6]
    SLICE_X51Y147        LUT5 (Prop_lut5_I4_O)        0.153    29.853 r  nolabel_line268/music_mem_inst/g0_b0__0__5/O
                         net (fo=1, routed)           0.000    29.853    nolabel_line268/cal_divnum_inst/g0_b1__0__5_0[0]
    SLICE_X51Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    30.177 r  nolabel_line268/cal_divnum_inst/g0_b1__0__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.177    nolabel_line268/cal_divnum_inst/g0_b1__0__5_i_1_n_0
    SLICE_X51Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    30.235 r  nolabel_line268/cal_divnum_inst/g0_b4__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.235    nolabel_line268/cal_divnum_inst/g0_b4__5_i_1_n_0
    SLICE_X51Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    30.293 r  nolabel_line268/cal_divnum_inst/g0_b8__5_i_1/CO[3]
                         net (fo=1, routed)           0.001    30.293    nolabel_line268/cal_divnum_inst/g0_b8__5_i_1_n_0
    SLICE_X51Y150        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    30.488 r  nolabel_line268/cal_divnum_inst/divnum_reg[6]_i_1/CO[0]
                         net (fo=16, routed)          0.523    31.011    nolabel_line268/music_mem_inst/p_0_in1_out[5]
    SLICE_X50Y150        LUT5 (Prop_lut5_I4_O)        0.157    31.168 r  nolabel_line268/music_mem_inst/g0_b0__0__4/O
                         net (fo=1, routed)           0.000    31.168    nolabel_line268/cal_divnum_inst/g0_b1__0__4_0[0]
    SLICE_X50Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    31.478 r  nolabel_line268/cal_divnum_inst/g0_b1__0__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.478    nolabel_line268/cal_divnum_inst/g0_b1__0__4_i_1_n_0
    SLICE_X50Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    31.538 r  nolabel_line268/cal_divnum_inst/g0_b4__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.538    nolabel_line268/cal_divnum_inst/g0_b4__4_i_1_n_0
    SLICE_X50Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    31.598 r  nolabel_line268/cal_divnum_inst/g0_b8__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.598    nolabel_line268/cal_divnum_inst/g0_b8__4_i_1_n_0
    SLICE_X50Y153        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.188    31.786 r  nolabel_line268/cal_divnum_inst/divnum_reg[5]_i_1/CO[0]
                         net (fo=16, routed)          0.550    32.336    nolabel_line268/music_mem_inst/p_0_in1_out[4]
    SLICE_X51Y153        LUT6 (Prop_lut6_I4_O)        0.153    32.489 r  nolabel_line268/music_mem_inst/g0_b3__0__4/O
                         net (fo=1, routed)           0.000    32.489    nolabel_line268/cal_divnum_inst/g0_b4__3[0]
    SLICE_X51Y153        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    32.802 r  nolabel_line268/cal_divnum_inst/g0_b4__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.802    nolabel_line268/cal_divnum_inst/g0_b4__3_i_1_n_0
    SLICE_X51Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    32.860 r  nolabel_line268/cal_divnum_inst/g0_b8__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.860    nolabel_line268/cal_divnum_inst/g0_b8__3_i_1_n_0
    SLICE_X51Y155        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    33.055 r  nolabel_line268/cal_divnum_inst/divnum_reg[4]_i_1/CO[0]
                         net (fo=16, routed)          0.458    33.513    nolabel_line268/music_mem_inst/p_0_in1_out[3]
    SLICE_X50Y154        LUT5 (Prop_lut5_I4_O)        0.157    33.670 r  nolabel_line268/music_mem_inst/g0_b0__0__2/O
                         net (fo=1, routed)           0.000    33.670    nolabel_line268/cal_divnum_inst/g0_b1__0__2_0[0]
    SLICE_X50Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    33.980 r  nolabel_line268/cal_divnum_inst/g0_b1__0__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.980    nolabel_line268/cal_divnum_inst/g0_b1__0__2_i_1_n_0
    SLICE_X50Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    34.040 r  nolabel_line268/cal_divnum_inst/g0_b4__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.040    nolabel_line268/cal_divnum_inst/g0_b4__2_i_1_n_0
    SLICE_X50Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    34.100 r  nolabel_line268/cal_divnum_inst/g0_b8__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.100    nolabel_line268/cal_divnum_inst/g0_b8__2_i_1_n_0
    SLICE_X50Y157        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.188    34.288 r  nolabel_line268/cal_divnum_inst/divnum_reg[3]_i_1/CO[0]
                         net (fo=16, routed)          0.000    34.288    nolabel_line268/cal_divnum_inst/p_0_in1_out[2]
    SLICE_X50Y157        FDCE                                         r  nolabel_line268/cal_divnum_inst/divnum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.271    14.451    nolabel_line268/cal_divnum_inst/clk_IBUF_BUFG
    SLICE_X50Y157        FDCE                                         r  nolabel_line268/cal_divnum_inst/divnum_reg[3]/C
                         clock pessimism              0.249    14.700    
                         clock uncertainty           -0.035    14.665    
    SLICE_X50Y157        FDCE (Setup_fdce_C_D)        0.070    14.735    nolabel_line268/cal_divnum_inst/divnum_reg[3]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                         -34.288    
  -------------------------------------------------------------------
                         slack                                -19.553    

Slack (VIOLATED) :        -18.353ns  (required time - arrival time)
  Source:                 nolabel_line268/music_mem_inst/music_reg[2]_rep_replica_4/C
                            (rising edge-triggered cell FDCE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line268/cal_divnum_inst/divnum_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        28.236ns  (logic 15.682ns (55.540%)  route 12.554ns (44.460%))
  Logic Levels:           93  (CARRY4=75 LUT4=1 LUT5=10 LUT6=7)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 14.451 - 10.000 ) 
    Source Clock Delay      (SCD):    4.819ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.390     4.819    nolabel_line268/music_mem_inst/clk_IBUF_BUFG
    SLICE_X48Y113        FDCE                                         r  nolabel_line268/music_mem_inst/music_reg[2]_rep_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y113        FDCE (Prop_fdce_C_Q)         0.269     5.088 f  nolabel_line268/music_mem_inst/music_reg[2]_rep_replica_4/Q
                         net (fo=20, routed)          0.445     5.533    nolabel_line268/music_mem_inst/music_reg[2]_rep_n_0_repN_4
    SLICE_X49Y112        LUT4 (Prop_lut4_I2_O)        0.053     5.586 f  nolabel_line268/music_mem_inst/g0_b4/O
                         net (fo=6, routed)           0.665     6.250    nolabel_line268/music_mem_inst/music_reg[0]_rep_10
    SLICE_X51Y113        LUT5 (Prop_lut5_I1_O)        0.053     6.303 r  nolabel_line268/music_mem_inst/divnum[25]_i_2_comp/O
                         net (fo=1, routed)           0.194     6.497    nolabel_line268/music_mem_inst/music_reg[0]_rep_3
    SLICE_X51Y113        LUT6 (Prop_lut6_I4_O)        0.053     6.550 r  nolabel_line268/music_mem_inst/divnum[25]_i_1_comp/O
                         net (fo=18, routed)          0.469     7.019    nolabel_line268/music_mem_inst/music_reg[0]_rep_0
    SLICE_X49Y112        LUT5 (Prop_lut5_I4_O)        0.053     7.072 r  nolabel_line268/music_mem_inst/g0_b6__24/O
                         net (fo=2, routed)           0.520     7.592    nolabel_line268/cal_divnum_inst/divnum_reg[24]_2[2]
    SLICE_X51Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.831 r  nolabel_line268/cal_divnum_inst/g0_b5__23_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.831    nolabel_line268/cal_divnum_inst/g0_b5__23_i_1_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.889 r  nolabel_line268/cal_divnum_inst/divnum_reg[24]_i_1/CO[3]
                         net (fo=15, routed)          0.764     8.653    nolabel_line268/music_mem_inst/p_0_in1_out[23]
    SLICE_X50Y111        LUT6 (Prop_lut6_I4_O)        0.053     8.706 r  nolabel_line268/music_mem_inst/g0_b1__0__23/O
                         net (fo=1, routed)           0.000     8.706    nolabel_line268/cal_divnum_inst/g0_b1__0__22[1]
    SLICE_X50Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219     8.925 r  nolabel_line268/cal_divnum_inst/g0_b1__0__22_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.925    nolabel_line268/cal_divnum_inst/g0_b1__0__22_i_1_n_0
    SLICE_X50Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.985 r  nolabel_line268/cal_divnum_inst/g0_b4__22_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.985    nolabel_line268/cal_divnum_inst/g0_b4__22_i_1_n_0
    SLICE_X50Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.045 r  nolabel_line268/cal_divnum_inst/g0_b8__22_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.045    nolabel_line268/cal_divnum_inst/g0_b8__22_i_1_n_0
    SLICE_X50Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.188     9.233 r  nolabel_line268/cal_divnum_inst/divnum_reg[23]_i_1/CO[0]
                         net (fo=15, routed)          0.436     9.669    nolabel_line268/cal_divnum_inst/p_0_in1_out[22]
    SLICE_X49Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.446    10.115 r  nolabel_line268/cal_divnum_inst/g0_b1__0__21_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.115    nolabel_line268/cal_divnum_inst/g0_b1__0__21_i_1_n_0
    SLICE_X49Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.173 r  nolabel_line268/cal_divnum_inst/g0_b4__21_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.173    nolabel_line268/cal_divnum_inst/g0_b4__21_i_1_n_0
    SLICE_X49Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.231 r  nolabel_line268/cal_divnum_inst/g0_b8__21_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.231    nolabel_line268/cal_divnum_inst/g0_b8__21_i_1_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    10.426 r  nolabel_line268/cal_divnum_inst/divnum_reg[22]_i_1/CO[0]
                         net (fo=15, routed)          0.541    10.967    nolabel_line268/music_mem_inst/p_0_in1_out[21]
    SLICE_X48Y116        LUT6 (Prop_lut6_I4_O)        0.157    11.124 r  nolabel_line268/music_mem_inst/g0_b3__0__21/O
                         net (fo=1, routed)           0.000    11.124    nolabel_line268/cal_divnum_inst/g0_b4__20[0]
    SLICE_X48Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.437 r  nolabel_line268/cal_divnum_inst/g0_b4__20_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.437    nolabel_line268/cal_divnum_inst/g0_b4__20_i_1_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.495 r  nolabel_line268/cal_divnum_inst/g0_b8__20_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.495    nolabel_line268/cal_divnum_inst/g0_b8__20_i_1_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    11.690 r  nolabel_line268/cal_divnum_inst/divnum_reg[21]_i_1/CO[0]
                         net (fo=15, routed)          0.491    12.181    nolabel_line268/music_mem_inst/p_0_in1_out[20]
    SLICE_X49Y118        LUT5 (Prop_lut5_I4_O)        0.157    12.338 r  nolabel_line268/music_mem_inst/g0_b0__0__20/O
                         net (fo=1, routed)           0.000    12.338    nolabel_line268/cal_divnum_inst/g0_b1__0__19[0]
    SLICE_X49Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    12.662 r  nolabel_line268/cal_divnum_inst/g0_b1__0__19_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.662    nolabel_line268/cal_divnum_inst/g0_b1__0__19_i_1_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.720 r  nolabel_line268/cal_divnum_inst/g0_b4__19_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.720    nolabel_line268/cal_divnum_inst/g0_b4__19_i_1_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.778 r  nolabel_line268/cal_divnum_inst/g0_b8__19_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.778    nolabel_line268/cal_divnum_inst/g0_b8__19_i_1_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    12.973 r  nolabel_line268/cal_divnum_inst/divnum_reg[20]_i_1/CO[0]
                         net (fo=15, routed)          0.479    13.452    nolabel_line268/cal_divnum_inst/p_0_in1_out[19]
    SLICE_X48Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.450    13.902 r  nolabel_line268/cal_divnum_inst/g0_b1__0__18_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.902    nolabel_line268/cal_divnum_inst/g0_b1__0__18_i_1_n_0
    SLICE_X48Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    14.115 r  nolabel_line268/cal_divnum_inst/g0_b4__18_i_1/O[1]
                         net (fo=2, routed)           0.636    14.751    nolabel_line268/music_mem_inst/g0_b4__17_i_1[2]
    SLICE_X48Y124        LUT6 (Prop_lut6_I5_O)        0.152    14.903 r  nolabel_line268/music_mem_inst/g0_b5__18/O
                         net (fo=1, routed)           0.000    14.903    nolabel_line268/cal_divnum_inst/g0_b4__17[2]
    SLICE_X48Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    15.138 r  nolabel_line268/cal_divnum_inst/g0_b4__17_i_1/CO[3]
                         net (fo=1, routed)           0.008    15.146    nolabel_line268/cal_divnum_inst/g0_b4__17_i_1_n_0
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    15.204 r  nolabel_line268/cal_divnum_inst/g0_b8__17_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.204    nolabel_line268/cal_divnum_inst/g0_b8__17_i_1_n_0
    SLICE_X48Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    15.399 r  nolabel_line268/cal_divnum_inst/divnum_reg[18]_i_1/CO[0]
                         net (fo=15, routed)          0.536    15.935    nolabel_line268/cal_divnum_inst/p_0_in1_out[17]
    SLICE_X49Y123        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.450    16.385 r  nolabel_line268/cal_divnum_inst/g0_b1__0__16_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.385    nolabel_line268/cal_divnum_inst/g0_b1__0__16_i_1_n_0
    SLICE_X49Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    16.443 r  nolabel_line268/cal_divnum_inst/g0_b4__16_i_1/CO[3]
                         net (fo=1, routed)           0.008    16.451    nolabel_line268/cal_divnum_inst/g0_b4__16_i_1_n_0
    SLICE_X49Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    16.509 r  nolabel_line268/cal_divnum_inst/g0_b8__16_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.509    nolabel_line268/cal_divnum_inst/g0_b8__16_i_1_n_0
    SLICE_X49Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    16.704 r  nolabel_line268/cal_divnum_inst/divnum_reg[17]_i_1/CO[0]
                         net (fo=16, routed)          0.512    17.216    nolabel_line268/music_mem_inst/p_0_in1_out[16]
    SLICE_X50Y126        LUT5 (Prop_lut5_I4_O)        0.157    17.373 r  nolabel_line268/music_mem_inst/g0_b0__0__10/O
                         net (fo=1, routed)           0.000    17.373    nolabel_line268/cal_divnum_inst/g0_b1__0__15_0[0]
    SLICE_X50Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    17.683 r  nolabel_line268/cal_divnum_inst/g0_b1__0__15_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.683    nolabel_line268/cal_divnum_inst/g0_b1__0__15_i_1_n_0
    SLICE_X50Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    17.743 r  nolabel_line268/cal_divnum_inst/g0_b4__15_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.743    nolabel_line268/cal_divnum_inst/g0_b4__15_i_1_n_0
    SLICE_X50Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    17.803 r  nolabel_line268/cal_divnum_inst/g0_b8__15_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    nolabel_line268/cal_divnum_inst/g0_b8__15_i_1_n_0
    SLICE_X50Y129        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.188    17.991 r  nolabel_line268/cal_divnum_inst/divnum_reg[16]_i_1/CO[0]
                         net (fo=15, routed)          0.495    18.487    nolabel_line268/music_mem_inst/p_0_in1_out[15]
    SLICE_X51Y129        LUT6 (Prop_lut6_I4_O)        0.153    18.640 r  nolabel_line268/music_mem_inst/g0_b4__15/O
                         net (fo=1, routed)           0.000    18.640    nolabel_line268/cal_divnum_inst/g0_b4__14[1]
    SLICE_X51Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    18.964 r  nolabel_line268/cal_divnum_inst/g0_b4__14_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.964    nolabel_line268/cal_divnum_inst/g0_b4__14_i_1_n_0
    SLICE_X51Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    19.022 r  nolabel_line268/cal_divnum_inst/g0_b8__14_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.022    nolabel_line268/cal_divnum_inst/g0_b8__14_i_1_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    19.217 r  nolabel_line268/cal_divnum_inst/divnum_reg[15]_i_1/CO[0]
                         net (fo=15, routed)          0.476    19.693    nolabel_line268/music_mem_inst/p_0_in1_out[14]
    SLICE_X49Y131        LUT6 (Prop_lut6_I4_O)        0.157    19.850 r  nolabel_line268/music_mem_inst/g0_b4__14/O
                         net (fo=1, routed)           0.000    19.850    nolabel_line268/cal_divnum_inst/g0_b4__13[1]
    SLICE_X49Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    20.174 r  nolabel_line268/cal_divnum_inst/g0_b4__13_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.174    nolabel_line268/cal_divnum_inst/g0_b4__13_i_1_n_0
    SLICE_X49Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.232 r  nolabel_line268/cal_divnum_inst/g0_b8__13_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.232    nolabel_line268/cal_divnum_inst/g0_b8__13_i_1_n_0
    SLICE_X49Y133        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    20.427 r  nolabel_line268/cal_divnum_inst/divnum_reg[14]_i_1/CO[0]
                         net (fo=15, routed)          0.456    20.882    nolabel_line268/cal_divnum_inst/p_0_in1_out[13]
    SLICE_X50Y132        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.463    21.345 r  nolabel_line268/cal_divnum_inst/g0_b1__0__12_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.345    nolabel_line268/cal_divnum_inst/g0_b1__0__12_i_1_n_0
    SLICE_X50Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    21.405 r  nolabel_line268/cal_divnum_inst/g0_b4__12_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.405    nolabel_line268/cal_divnum_inst/g0_b4__12_i_1_n_0
    SLICE_X50Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    21.465 r  nolabel_line268/cal_divnum_inst/g0_b8__12_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.465    nolabel_line268/cal_divnum_inst/g0_b8__12_i_1_n_0
    SLICE_X50Y135        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.188    21.653 r  nolabel_line268/cal_divnum_inst/divnum_reg[13]_i_1/CO[0]
                         net (fo=15, routed)          0.543    22.196    nolabel_line268/cal_divnum_inst/p_0_in1_out[12]
    SLICE_X52Y133        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.446    22.642 r  nolabel_line268/cal_divnum_inst/g0_b1__0__11_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.642    nolabel_line268/cal_divnum_inst/g0_b1__0__11_i_1_n_0
    SLICE_X52Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    22.700 r  nolabel_line268/cal_divnum_inst/g0_b4__11_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.700    nolabel_line268/cal_divnum_inst/g0_b4__11_i_1_n_0
    SLICE_X52Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    22.758 r  nolabel_line268/cal_divnum_inst/g0_b8__11_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.758    nolabel_line268/cal_divnum_inst/g0_b8__11_i_1_n_0
    SLICE_X52Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    22.953 r  nolabel_line268/cal_divnum_inst/divnum_reg[12]_i_1/CO[0]
                         net (fo=16, routed)          0.469    23.423    nolabel_line268/music_mem_inst/p_0_in1_out[11]
    SLICE_X53Y135        LUT5 (Prop_lut5_I4_O)        0.157    23.580 r  nolabel_line268/music_mem_inst/g0_b0__0__9/O
                         net (fo=1, routed)           0.000    23.580    nolabel_line268/cal_divnum_inst/g0_b1__0__10_0[0]
    SLICE_X53Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    23.904 r  nolabel_line268/cal_divnum_inst/g0_b1__0__10_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.904    nolabel_line268/cal_divnum_inst/g0_b1__0__10_i_1_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    23.962 r  nolabel_line268/cal_divnum_inst/g0_b4__10_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.962    nolabel_line268/cal_divnum_inst/g0_b4__10_i_1_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    24.020 r  nolabel_line268/cal_divnum_inst/g0_b8__10_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.020    nolabel_line268/cal_divnum_inst/g0_b8__10_i_1_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    24.215 r  nolabel_line268/cal_divnum_inst/divnum_reg[11]_i_1/CO[0]
                         net (fo=16, routed)          0.437    24.652    nolabel_line268/music_mem_inst/p_0_in1_out[10]
    SLICE_X49Y138        LUT5 (Prop_lut5_I4_O)        0.157    24.809 r  nolabel_line268/music_mem_inst/g0_b0__0__8/O
                         net (fo=1, routed)           0.000    24.809    nolabel_line268/cal_divnum_inst/g0_b1__0__9_0[0]
    SLICE_X49Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    25.133 r  nolabel_line268/cal_divnum_inst/g0_b1__0__9_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.133    nolabel_line268/cal_divnum_inst/g0_b1__0__9_i_1_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    25.191 r  nolabel_line268/cal_divnum_inst/g0_b4__9_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.191    nolabel_line268/cal_divnum_inst/g0_b4__9_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    25.249 r  nolabel_line268/cal_divnum_inst/g0_b8__9_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.249    nolabel_line268/cal_divnum_inst/g0_b8__9_i_1_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    25.444 r  nolabel_line268/cal_divnum_inst/divnum_reg[10]_i_1/CO[0]
                         net (fo=16, routed)          0.456    25.900    nolabel_line268/music_mem_inst/p_0_in1_out[9]
    SLICE_X48Y140        LUT5 (Prop_lut5_I4_O)        0.157    26.057 r  nolabel_line268/music_mem_inst/g0_b0__0__7/O
                         net (fo=1, routed)           0.000    26.057    nolabel_line268/cal_divnum_inst/g0_b1__0__8_0[0]
    SLICE_X48Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    26.381 r  nolabel_line268/cal_divnum_inst/g0_b1__0__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.381    nolabel_line268/cal_divnum_inst/g0_b1__0__8_i_1_n_0
    SLICE_X48Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.439 r  nolabel_line268/cal_divnum_inst/g0_b4__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.439    nolabel_line268/cal_divnum_inst/g0_b4__8_i_1_n_0
    SLICE_X48Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.497 r  nolabel_line268/cal_divnum_inst/g0_b8__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.497    nolabel_line268/cal_divnum_inst/g0_b8__8_i_1_n_0
    SLICE_X48Y143        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    26.692 r  nolabel_line268/cal_divnum_inst/divnum_reg[9]_i_1/CO[0]
                         net (fo=16, routed)          0.509    27.200    nolabel_line268/music_mem_inst/p_0_in1_out[8]
    SLICE_X49Y143        LUT5 (Prop_lut5_I4_O)        0.157    27.357 r  nolabel_line268/music_mem_inst/g0_b0__0__6/O
                         net (fo=1, routed)           0.000    27.357    nolabel_line268/cal_divnum_inst/g0_b1__0__7_0[0]
    SLICE_X49Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    27.681 r  nolabel_line268/cal_divnum_inst/g0_b1__0__7_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.681    nolabel_line268/cal_divnum_inst/g0_b1__0__7_i_1_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    27.739 r  nolabel_line268/cal_divnum_inst/g0_b4__7_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.739    nolabel_line268/cal_divnum_inst/g0_b4__7_i_1_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    27.797 r  nolabel_line268/cal_divnum_inst/g0_b8__7_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.797    nolabel_line268/cal_divnum_inst/g0_b8__7_i_1_n_0
    SLICE_X49Y146        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    27.992 r  nolabel_line268/cal_divnum_inst/divnum_reg[8]_i_1/CO[0]
                         net (fo=15, routed)          0.473    28.465    nolabel_line268/cal_divnum_inst/p_0_in1_out[7]
    SLICE_X50Y145        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.463    28.928 r  nolabel_line268/cal_divnum_inst/g0_b1__0__6_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.928    nolabel_line268/cal_divnum_inst/g0_b1__0__6_i_1_n_0
    SLICE_X50Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    28.988 r  nolabel_line268/cal_divnum_inst/g0_b4__6_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.988    nolabel_line268/cal_divnum_inst/g0_b4__6_i_1_n_0
    SLICE_X50Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    29.048 r  nolabel_line268/cal_divnum_inst/g0_b8__6_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.048    nolabel_line268/cal_divnum_inst/g0_b8__6_i_1_n_0
    SLICE_X50Y148        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.188    29.236 r  nolabel_line268/cal_divnum_inst/divnum_reg[7]_i_1/CO[0]
                         net (fo=16, routed)          0.464    29.700    nolabel_line268/music_mem_inst/p_0_in1_out[6]
    SLICE_X51Y147        LUT5 (Prop_lut5_I4_O)        0.153    29.853 r  nolabel_line268/music_mem_inst/g0_b0__0__5/O
                         net (fo=1, routed)           0.000    29.853    nolabel_line268/cal_divnum_inst/g0_b1__0__5_0[0]
    SLICE_X51Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    30.177 r  nolabel_line268/cal_divnum_inst/g0_b1__0__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.177    nolabel_line268/cal_divnum_inst/g0_b1__0__5_i_1_n_0
    SLICE_X51Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    30.235 r  nolabel_line268/cal_divnum_inst/g0_b4__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.235    nolabel_line268/cal_divnum_inst/g0_b4__5_i_1_n_0
    SLICE_X51Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    30.293 r  nolabel_line268/cal_divnum_inst/g0_b8__5_i_1/CO[3]
                         net (fo=1, routed)           0.001    30.293    nolabel_line268/cal_divnum_inst/g0_b8__5_i_1_n_0
    SLICE_X51Y150        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    30.488 r  nolabel_line268/cal_divnum_inst/divnum_reg[6]_i_1/CO[0]
                         net (fo=16, routed)          0.523    31.011    nolabel_line268/music_mem_inst/p_0_in1_out[5]
    SLICE_X50Y150        LUT5 (Prop_lut5_I4_O)        0.157    31.168 r  nolabel_line268/music_mem_inst/g0_b0__0__4/O
                         net (fo=1, routed)           0.000    31.168    nolabel_line268/cal_divnum_inst/g0_b1__0__4_0[0]
    SLICE_X50Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    31.478 r  nolabel_line268/cal_divnum_inst/g0_b1__0__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.478    nolabel_line268/cal_divnum_inst/g0_b1__0__4_i_1_n_0
    SLICE_X50Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    31.538 r  nolabel_line268/cal_divnum_inst/g0_b4__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.538    nolabel_line268/cal_divnum_inst/g0_b4__4_i_1_n_0
    SLICE_X50Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    31.598 r  nolabel_line268/cal_divnum_inst/g0_b8__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.598    nolabel_line268/cal_divnum_inst/g0_b8__4_i_1_n_0
    SLICE_X50Y153        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.188    31.786 r  nolabel_line268/cal_divnum_inst/divnum_reg[5]_i_1/CO[0]
                         net (fo=16, routed)          0.550    32.336    nolabel_line268/music_mem_inst/p_0_in1_out[4]
    SLICE_X51Y153        LUT6 (Prop_lut6_I4_O)        0.153    32.489 r  nolabel_line268/music_mem_inst/g0_b3__0__4/O
                         net (fo=1, routed)           0.000    32.489    nolabel_line268/cal_divnum_inst/g0_b4__3[0]
    SLICE_X51Y153        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    32.802 r  nolabel_line268/cal_divnum_inst/g0_b4__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.802    nolabel_line268/cal_divnum_inst/g0_b4__3_i_1_n_0
    SLICE_X51Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    32.860 r  nolabel_line268/cal_divnum_inst/g0_b8__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.860    nolabel_line268/cal_divnum_inst/g0_b8__3_i_1_n_0
    SLICE_X51Y155        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    33.055 r  nolabel_line268/cal_divnum_inst/divnum_reg[4]_i_1/CO[0]
                         net (fo=16, routed)          0.000    33.055    nolabel_line268/cal_divnum_inst/p_0_in1_out[3]
    SLICE_X51Y155        FDCE                                         r  nolabel_line268/cal_divnum_inst/divnum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.271    14.451    nolabel_line268/cal_divnum_inst/clk_IBUF_BUFG
    SLICE_X51Y155        FDCE                                         r  nolabel_line268/cal_divnum_inst/divnum_reg[4]/C
                         clock pessimism              0.249    14.700    
                         clock uncertainty           -0.035    14.665    
    SLICE_X51Y155        FDCE (Setup_fdce_C_D)        0.037    14.702    nolabel_line268/cal_divnum_inst/divnum_reg[4]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -33.055    
  -------------------------------------------------------------------
                         slack                                -18.353    

Slack (VIOLATED) :        -17.051ns  (required time - arrival time)
  Source:                 nolabel_line268/music_mem_inst/music_reg[2]_rep_replica_4/C
                            (rising edge-triggered cell FDCE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line268/cal_divnum_inst/divnum_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        26.967ns  (logic 14.963ns (55.486%)  route 12.004ns (44.514%))
  Logic Levels:           89  (CARRY4=72 LUT4=1 LUT5=10 LUT6=6)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 14.451 - 10.000 ) 
    Source Clock Delay      (SCD):    4.819ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.390     4.819    nolabel_line268/music_mem_inst/clk_IBUF_BUFG
    SLICE_X48Y113        FDCE                                         r  nolabel_line268/music_mem_inst/music_reg[2]_rep_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y113        FDCE (Prop_fdce_C_Q)         0.269     5.088 f  nolabel_line268/music_mem_inst/music_reg[2]_rep_replica_4/Q
                         net (fo=20, routed)          0.445     5.533    nolabel_line268/music_mem_inst/music_reg[2]_rep_n_0_repN_4
    SLICE_X49Y112        LUT4 (Prop_lut4_I2_O)        0.053     5.586 f  nolabel_line268/music_mem_inst/g0_b4/O
                         net (fo=6, routed)           0.665     6.250    nolabel_line268/music_mem_inst/music_reg[0]_rep_10
    SLICE_X51Y113        LUT5 (Prop_lut5_I1_O)        0.053     6.303 r  nolabel_line268/music_mem_inst/divnum[25]_i_2_comp/O
                         net (fo=1, routed)           0.194     6.497    nolabel_line268/music_mem_inst/music_reg[0]_rep_3
    SLICE_X51Y113        LUT6 (Prop_lut6_I4_O)        0.053     6.550 r  nolabel_line268/music_mem_inst/divnum[25]_i_1_comp/O
                         net (fo=18, routed)          0.469     7.019    nolabel_line268/music_mem_inst/music_reg[0]_rep_0
    SLICE_X49Y112        LUT5 (Prop_lut5_I4_O)        0.053     7.072 r  nolabel_line268/music_mem_inst/g0_b6__24/O
                         net (fo=2, routed)           0.520     7.592    nolabel_line268/cal_divnum_inst/divnum_reg[24]_2[2]
    SLICE_X51Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.831 r  nolabel_line268/cal_divnum_inst/g0_b5__23_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.831    nolabel_line268/cal_divnum_inst/g0_b5__23_i_1_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.889 r  nolabel_line268/cal_divnum_inst/divnum_reg[24]_i_1/CO[3]
                         net (fo=15, routed)          0.764     8.653    nolabel_line268/music_mem_inst/p_0_in1_out[23]
    SLICE_X50Y111        LUT6 (Prop_lut6_I4_O)        0.053     8.706 r  nolabel_line268/music_mem_inst/g0_b1__0__23/O
                         net (fo=1, routed)           0.000     8.706    nolabel_line268/cal_divnum_inst/g0_b1__0__22[1]
    SLICE_X50Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219     8.925 r  nolabel_line268/cal_divnum_inst/g0_b1__0__22_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.925    nolabel_line268/cal_divnum_inst/g0_b1__0__22_i_1_n_0
    SLICE_X50Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.985 r  nolabel_line268/cal_divnum_inst/g0_b4__22_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.985    nolabel_line268/cal_divnum_inst/g0_b4__22_i_1_n_0
    SLICE_X50Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.045 r  nolabel_line268/cal_divnum_inst/g0_b8__22_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.045    nolabel_line268/cal_divnum_inst/g0_b8__22_i_1_n_0
    SLICE_X50Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.188     9.233 r  nolabel_line268/cal_divnum_inst/divnum_reg[23]_i_1/CO[0]
                         net (fo=15, routed)          0.436     9.669    nolabel_line268/cal_divnum_inst/p_0_in1_out[22]
    SLICE_X49Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.446    10.115 r  nolabel_line268/cal_divnum_inst/g0_b1__0__21_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.115    nolabel_line268/cal_divnum_inst/g0_b1__0__21_i_1_n_0
    SLICE_X49Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.173 r  nolabel_line268/cal_divnum_inst/g0_b4__21_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.173    nolabel_line268/cal_divnum_inst/g0_b4__21_i_1_n_0
    SLICE_X49Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.231 r  nolabel_line268/cal_divnum_inst/g0_b8__21_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.231    nolabel_line268/cal_divnum_inst/g0_b8__21_i_1_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    10.426 r  nolabel_line268/cal_divnum_inst/divnum_reg[22]_i_1/CO[0]
                         net (fo=15, routed)          0.541    10.967    nolabel_line268/music_mem_inst/p_0_in1_out[21]
    SLICE_X48Y116        LUT6 (Prop_lut6_I4_O)        0.157    11.124 r  nolabel_line268/music_mem_inst/g0_b3__0__21/O
                         net (fo=1, routed)           0.000    11.124    nolabel_line268/cal_divnum_inst/g0_b4__20[0]
    SLICE_X48Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.437 r  nolabel_line268/cal_divnum_inst/g0_b4__20_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.437    nolabel_line268/cal_divnum_inst/g0_b4__20_i_1_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.495 r  nolabel_line268/cal_divnum_inst/g0_b8__20_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.495    nolabel_line268/cal_divnum_inst/g0_b8__20_i_1_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    11.690 r  nolabel_line268/cal_divnum_inst/divnum_reg[21]_i_1/CO[0]
                         net (fo=15, routed)          0.491    12.181    nolabel_line268/music_mem_inst/p_0_in1_out[20]
    SLICE_X49Y118        LUT5 (Prop_lut5_I4_O)        0.157    12.338 r  nolabel_line268/music_mem_inst/g0_b0__0__20/O
                         net (fo=1, routed)           0.000    12.338    nolabel_line268/cal_divnum_inst/g0_b1__0__19[0]
    SLICE_X49Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    12.662 r  nolabel_line268/cal_divnum_inst/g0_b1__0__19_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.662    nolabel_line268/cal_divnum_inst/g0_b1__0__19_i_1_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.720 r  nolabel_line268/cal_divnum_inst/g0_b4__19_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.720    nolabel_line268/cal_divnum_inst/g0_b4__19_i_1_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.778 r  nolabel_line268/cal_divnum_inst/g0_b8__19_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.778    nolabel_line268/cal_divnum_inst/g0_b8__19_i_1_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    12.973 r  nolabel_line268/cal_divnum_inst/divnum_reg[20]_i_1/CO[0]
                         net (fo=15, routed)          0.479    13.452    nolabel_line268/cal_divnum_inst/p_0_in1_out[19]
    SLICE_X48Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.450    13.902 r  nolabel_line268/cal_divnum_inst/g0_b1__0__18_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.902    nolabel_line268/cal_divnum_inst/g0_b1__0__18_i_1_n_0
    SLICE_X48Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    14.115 r  nolabel_line268/cal_divnum_inst/g0_b4__18_i_1/O[1]
                         net (fo=2, routed)           0.636    14.751    nolabel_line268/music_mem_inst/g0_b4__17_i_1[2]
    SLICE_X48Y124        LUT6 (Prop_lut6_I5_O)        0.152    14.903 r  nolabel_line268/music_mem_inst/g0_b5__18/O
                         net (fo=1, routed)           0.000    14.903    nolabel_line268/cal_divnum_inst/g0_b4__17[2]
    SLICE_X48Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    15.138 r  nolabel_line268/cal_divnum_inst/g0_b4__17_i_1/CO[3]
                         net (fo=1, routed)           0.008    15.146    nolabel_line268/cal_divnum_inst/g0_b4__17_i_1_n_0
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    15.204 r  nolabel_line268/cal_divnum_inst/g0_b8__17_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.204    nolabel_line268/cal_divnum_inst/g0_b8__17_i_1_n_0
    SLICE_X48Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    15.399 r  nolabel_line268/cal_divnum_inst/divnum_reg[18]_i_1/CO[0]
                         net (fo=15, routed)          0.536    15.935    nolabel_line268/cal_divnum_inst/p_0_in1_out[17]
    SLICE_X49Y123        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.450    16.385 r  nolabel_line268/cal_divnum_inst/g0_b1__0__16_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.385    nolabel_line268/cal_divnum_inst/g0_b1__0__16_i_1_n_0
    SLICE_X49Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    16.443 r  nolabel_line268/cal_divnum_inst/g0_b4__16_i_1/CO[3]
                         net (fo=1, routed)           0.008    16.451    nolabel_line268/cal_divnum_inst/g0_b4__16_i_1_n_0
    SLICE_X49Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    16.509 r  nolabel_line268/cal_divnum_inst/g0_b8__16_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.509    nolabel_line268/cal_divnum_inst/g0_b8__16_i_1_n_0
    SLICE_X49Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    16.704 r  nolabel_line268/cal_divnum_inst/divnum_reg[17]_i_1/CO[0]
                         net (fo=16, routed)          0.512    17.216    nolabel_line268/music_mem_inst/p_0_in1_out[16]
    SLICE_X50Y126        LUT5 (Prop_lut5_I4_O)        0.157    17.373 r  nolabel_line268/music_mem_inst/g0_b0__0__10/O
                         net (fo=1, routed)           0.000    17.373    nolabel_line268/cal_divnum_inst/g0_b1__0__15_0[0]
    SLICE_X50Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    17.683 r  nolabel_line268/cal_divnum_inst/g0_b1__0__15_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.683    nolabel_line268/cal_divnum_inst/g0_b1__0__15_i_1_n_0
    SLICE_X50Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    17.743 r  nolabel_line268/cal_divnum_inst/g0_b4__15_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.743    nolabel_line268/cal_divnum_inst/g0_b4__15_i_1_n_0
    SLICE_X50Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    17.803 r  nolabel_line268/cal_divnum_inst/g0_b8__15_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    nolabel_line268/cal_divnum_inst/g0_b8__15_i_1_n_0
    SLICE_X50Y129        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.188    17.991 r  nolabel_line268/cal_divnum_inst/divnum_reg[16]_i_1/CO[0]
                         net (fo=15, routed)          0.495    18.487    nolabel_line268/music_mem_inst/p_0_in1_out[15]
    SLICE_X51Y129        LUT6 (Prop_lut6_I4_O)        0.153    18.640 r  nolabel_line268/music_mem_inst/g0_b4__15/O
                         net (fo=1, routed)           0.000    18.640    nolabel_line268/cal_divnum_inst/g0_b4__14[1]
    SLICE_X51Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    18.964 r  nolabel_line268/cal_divnum_inst/g0_b4__14_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.964    nolabel_line268/cal_divnum_inst/g0_b4__14_i_1_n_0
    SLICE_X51Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    19.022 r  nolabel_line268/cal_divnum_inst/g0_b8__14_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.022    nolabel_line268/cal_divnum_inst/g0_b8__14_i_1_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    19.217 r  nolabel_line268/cal_divnum_inst/divnum_reg[15]_i_1/CO[0]
                         net (fo=15, routed)          0.476    19.693    nolabel_line268/music_mem_inst/p_0_in1_out[14]
    SLICE_X49Y131        LUT6 (Prop_lut6_I4_O)        0.157    19.850 r  nolabel_line268/music_mem_inst/g0_b4__14/O
                         net (fo=1, routed)           0.000    19.850    nolabel_line268/cal_divnum_inst/g0_b4__13[1]
    SLICE_X49Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    20.174 r  nolabel_line268/cal_divnum_inst/g0_b4__13_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.174    nolabel_line268/cal_divnum_inst/g0_b4__13_i_1_n_0
    SLICE_X49Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.232 r  nolabel_line268/cal_divnum_inst/g0_b8__13_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.232    nolabel_line268/cal_divnum_inst/g0_b8__13_i_1_n_0
    SLICE_X49Y133        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    20.427 r  nolabel_line268/cal_divnum_inst/divnum_reg[14]_i_1/CO[0]
                         net (fo=15, routed)          0.456    20.882    nolabel_line268/cal_divnum_inst/p_0_in1_out[13]
    SLICE_X50Y132        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.463    21.345 r  nolabel_line268/cal_divnum_inst/g0_b1__0__12_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.345    nolabel_line268/cal_divnum_inst/g0_b1__0__12_i_1_n_0
    SLICE_X50Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    21.405 r  nolabel_line268/cal_divnum_inst/g0_b4__12_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.405    nolabel_line268/cal_divnum_inst/g0_b4__12_i_1_n_0
    SLICE_X50Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    21.465 r  nolabel_line268/cal_divnum_inst/g0_b8__12_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.465    nolabel_line268/cal_divnum_inst/g0_b8__12_i_1_n_0
    SLICE_X50Y135        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.188    21.653 r  nolabel_line268/cal_divnum_inst/divnum_reg[13]_i_1/CO[0]
                         net (fo=15, routed)          0.543    22.196    nolabel_line268/cal_divnum_inst/p_0_in1_out[12]
    SLICE_X52Y133        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.446    22.642 r  nolabel_line268/cal_divnum_inst/g0_b1__0__11_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.642    nolabel_line268/cal_divnum_inst/g0_b1__0__11_i_1_n_0
    SLICE_X52Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    22.700 r  nolabel_line268/cal_divnum_inst/g0_b4__11_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.700    nolabel_line268/cal_divnum_inst/g0_b4__11_i_1_n_0
    SLICE_X52Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    22.758 r  nolabel_line268/cal_divnum_inst/g0_b8__11_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.758    nolabel_line268/cal_divnum_inst/g0_b8__11_i_1_n_0
    SLICE_X52Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    22.953 r  nolabel_line268/cal_divnum_inst/divnum_reg[12]_i_1/CO[0]
                         net (fo=16, routed)          0.469    23.423    nolabel_line268/music_mem_inst/p_0_in1_out[11]
    SLICE_X53Y135        LUT5 (Prop_lut5_I4_O)        0.157    23.580 r  nolabel_line268/music_mem_inst/g0_b0__0__9/O
                         net (fo=1, routed)           0.000    23.580    nolabel_line268/cal_divnum_inst/g0_b1__0__10_0[0]
    SLICE_X53Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    23.904 r  nolabel_line268/cal_divnum_inst/g0_b1__0__10_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.904    nolabel_line268/cal_divnum_inst/g0_b1__0__10_i_1_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    23.962 r  nolabel_line268/cal_divnum_inst/g0_b4__10_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.962    nolabel_line268/cal_divnum_inst/g0_b4__10_i_1_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    24.020 r  nolabel_line268/cal_divnum_inst/g0_b8__10_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.020    nolabel_line268/cal_divnum_inst/g0_b8__10_i_1_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    24.215 r  nolabel_line268/cal_divnum_inst/divnum_reg[11]_i_1/CO[0]
                         net (fo=16, routed)          0.437    24.652    nolabel_line268/music_mem_inst/p_0_in1_out[10]
    SLICE_X49Y138        LUT5 (Prop_lut5_I4_O)        0.157    24.809 r  nolabel_line268/music_mem_inst/g0_b0__0__8/O
                         net (fo=1, routed)           0.000    24.809    nolabel_line268/cal_divnum_inst/g0_b1__0__9_0[0]
    SLICE_X49Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    25.133 r  nolabel_line268/cal_divnum_inst/g0_b1__0__9_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.133    nolabel_line268/cal_divnum_inst/g0_b1__0__9_i_1_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    25.191 r  nolabel_line268/cal_divnum_inst/g0_b4__9_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.191    nolabel_line268/cal_divnum_inst/g0_b4__9_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    25.249 r  nolabel_line268/cal_divnum_inst/g0_b8__9_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.249    nolabel_line268/cal_divnum_inst/g0_b8__9_i_1_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    25.444 r  nolabel_line268/cal_divnum_inst/divnum_reg[10]_i_1/CO[0]
                         net (fo=16, routed)          0.456    25.900    nolabel_line268/music_mem_inst/p_0_in1_out[9]
    SLICE_X48Y140        LUT5 (Prop_lut5_I4_O)        0.157    26.057 r  nolabel_line268/music_mem_inst/g0_b0__0__7/O
                         net (fo=1, routed)           0.000    26.057    nolabel_line268/cal_divnum_inst/g0_b1__0__8_0[0]
    SLICE_X48Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    26.381 r  nolabel_line268/cal_divnum_inst/g0_b1__0__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.381    nolabel_line268/cal_divnum_inst/g0_b1__0__8_i_1_n_0
    SLICE_X48Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.439 r  nolabel_line268/cal_divnum_inst/g0_b4__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.439    nolabel_line268/cal_divnum_inst/g0_b4__8_i_1_n_0
    SLICE_X48Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.497 r  nolabel_line268/cal_divnum_inst/g0_b8__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.497    nolabel_line268/cal_divnum_inst/g0_b8__8_i_1_n_0
    SLICE_X48Y143        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    26.692 r  nolabel_line268/cal_divnum_inst/divnum_reg[9]_i_1/CO[0]
                         net (fo=16, routed)          0.509    27.200    nolabel_line268/music_mem_inst/p_0_in1_out[8]
    SLICE_X49Y143        LUT5 (Prop_lut5_I4_O)        0.157    27.357 r  nolabel_line268/music_mem_inst/g0_b0__0__6/O
                         net (fo=1, routed)           0.000    27.357    nolabel_line268/cal_divnum_inst/g0_b1__0__7_0[0]
    SLICE_X49Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    27.681 r  nolabel_line268/cal_divnum_inst/g0_b1__0__7_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.681    nolabel_line268/cal_divnum_inst/g0_b1__0__7_i_1_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    27.739 r  nolabel_line268/cal_divnum_inst/g0_b4__7_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.739    nolabel_line268/cal_divnum_inst/g0_b4__7_i_1_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    27.797 r  nolabel_line268/cal_divnum_inst/g0_b8__7_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.797    nolabel_line268/cal_divnum_inst/g0_b8__7_i_1_n_0
    SLICE_X49Y146        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    27.992 r  nolabel_line268/cal_divnum_inst/divnum_reg[8]_i_1/CO[0]
                         net (fo=15, routed)          0.473    28.465    nolabel_line268/cal_divnum_inst/p_0_in1_out[7]
    SLICE_X50Y145        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.463    28.928 r  nolabel_line268/cal_divnum_inst/g0_b1__0__6_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.928    nolabel_line268/cal_divnum_inst/g0_b1__0__6_i_1_n_0
    SLICE_X50Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    28.988 r  nolabel_line268/cal_divnum_inst/g0_b4__6_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.988    nolabel_line268/cal_divnum_inst/g0_b4__6_i_1_n_0
    SLICE_X50Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    29.048 r  nolabel_line268/cal_divnum_inst/g0_b8__6_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.048    nolabel_line268/cal_divnum_inst/g0_b8__6_i_1_n_0
    SLICE_X50Y148        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.188    29.236 r  nolabel_line268/cal_divnum_inst/divnum_reg[7]_i_1/CO[0]
                         net (fo=16, routed)          0.464    29.700    nolabel_line268/music_mem_inst/p_0_in1_out[6]
    SLICE_X51Y147        LUT5 (Prop_lut5_I4_O)        0.153    29.853 r  nolabel_line268/music_mem_inst/g0_b0__0__5/O
                         net (fo=1, routed)           0.000    29.853    nolabel_line268/cal_divnum_inst/g0_b1__0__5_0[0]
    SLICE_X51Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    30.177 r  nolabel_line268/cal_divnum_inst/g0_b1__0__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.177    nolabel_line268/cal_divnum_inst/g0_b1__0__5_i_1_n_0
    SLICE_X51Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    30.235 r  nolabel_line268/cal_divnum_inst/g0_b4__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.235    nolabel_line268/cal_divnum_inst/g0_b4__5_i_1_n_0
    SLICE_X51Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    30.293 r  nolabel_line268/cal_divnum_inst/g0_b8__5_i_1/CO[3]
                         net (fo=1, routed)           0.001    30.293    nolabel_line268/cal_divnum_inst/g0_b8__5_i_1_n_0
    SLICE_X51Y150        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    30.488 r  nolabel_line268/cal_divnum_inst/divnum_reg[6]_i_1/CO[0]
                         net (fo=16, routed)          0.523    31.011    nolabel_line268/music_mem_inst/p_0_in1_out[5]
    SLICE_X50Y150        LUT5 (Prop_lut5_I4_O)        0.157    31.168 r  nolabel_line268/music_mem_inst/g0_b0__0__4/O
                         net (fo=1, routed)           0.000    31.168    nolabel_line268/cal_divnum_inst/g0_b1__0__4_0[0]
    SLICE_X50Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    31.478 r  nolabel_line268/cal_divnum_inst/g0_b1__0__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.478    nolabel_line268/cal_divnum_inst/g0_b1__0__4_i_1_n_0
    SLICE_X50Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    31.538 r  nolabel_line268/cal_divnum_inst/g0_b4__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.538    nolabel_line268/cal_divnum_inst/g0_b4__4_i_1_n_0
    SLICE_X50Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    31.598 r  nolabel_line268/cal_divnum_inst/g0_b8__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.598    nolabel_line268/cal_divnum_inst/g0_b8__4_i_1_n_0
    SLICE_X50Y153        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.188    31.786 r  nolabel_line268/cal_divnum_inst/divnum_reg[5]_i_1/CO[0]
                         net (fo=16, routed)          0.000    31.786    nolabel_line268/cal_divnum_inst/p_0_in1_out[4]
    SLICE_X50Y153        FDCE                                         r  nolabel_line268/cal_divnum_inst/divnum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.271    14.451    nolabel_line268/cal_divnum_inst/clk_IBUF_BUFG
    SLICE_X50Y153        FDCE                                         r  nolabel_line268/cal_divnum_inst/divnum_reg[5]/C
                         clock pessimism              0.249    14.700    
                         clock uncertainty           -0.035    14.665    
    SLICE_X50Y153        FDCE (Setup_fdce_C_D)        0.070    14.735    nolabel_line268/cal_divnum_inst/divnum_reg[5]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                         -31.786    
  -------------------------------------------------------------------
                         slack                                -17.051    

Slack (VIOLATED) :        -15.786ns  (required time - arrival time)
  Source:                 nolabel_line268/music_mem_inst/music_reg[2]_rep_replica_4/C
                            (rising edge-triggered cell FDCE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line268/cal_divnum_inst/divnum_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        25.669ns  (logic 14.188ns (55.272%)  route 11.481ns (44.728%))
  Logic Levels:           84  (CARRY4=68 LUT4=1 LUT5=9 LUT6=6)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 14.452 - 10.000 ) 
    Source Clock Delay      (SCD):    4.819ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.390     4.819    nolabel_line268/music_mem_inst/clk_IBUF_BUFG
    SLICE_X48Y113        FDCE                                         r  nolabel_line268/music_mem_inst/music_reg[2]_rep_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y113        FDCE (Prop_fdce_C_Q)         0.269     5.088 f  nolabel_line268/music_mem_inst/music_reg[2]_rep_replica_4/Q
                         net (fo=20, routed)          0.445     5.533    nolabel_line268/music_mem_inst/music_reg[2]_rep_n_0_repN_4
    SLICE_X49Y112        LUT4 (Prop_lut4_I2_O)        0.053     5.586 f  nolabel_line268/music_mem_inst/g0_b4/O
                         net (fo=6, routed)           0.665     6.250    nolabel_line268/music_mem_inst/music_reg[0]_rep_10
    SLICE_X51Y113        LUT5 (Prop_lut5_I1_O)        0.053     6.303 r  nolabel_line268/music_mem_inst/divnum[25]_i_2_comp/O
                         net (fo=1, routed)           0.194     6.497    nolabel_line268/music_mem_inst/music_reg[0]_rep_3
    SLICE_X51Y113        LUT6 (Prop_lut6_I4_O)        0.053     6.550 r  nolabel_line268/music_mem_inst/divnum[25]_i_1_comp/O
                         net (fo=18, routed)          0.469     7.019    nolabel_line268/music_mem_inst/music_reg[0]_rep_0
    SLICE_X49Y112        LUT5 (Prop_lut5_I4_O)        0.053     7.072 r  nolabel_line268/music_mem_inst/g0_b6__24/O
                         net (fo=2, routed)           0.520     7.592    nolabel_line268/cal_divnum_inst/divnum_reg[24]_2[2]
    SLICE_X51Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.831 r  nolabel_line268/cal_divnum_inst/g0_b5__23_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.831    nolabel_line268/cal_divnum_inst/g0_b5__23_i_1_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.889 r  nolabel_line268/cal_divnum_inst/divnum_reg[24]_i_1/CO[3]
                         net (fo=15, routed)          0.764     8.653    nolabel_line268/music_mem_inst/p_0_in1_out[23]
    SLICE_X50Y111        LUT6 (Prop_lut6_I4_O)        0.053     8.706 r  nolabel_line268/music_mem_inst/g0_b1__0__23/O
                         net (fo=1, routed)           0.000     8.706    nolabel_line268/cal_divnum_inst/g0_b1__0__22[1]
    SLICE_X50Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219     8.925 r  nolabel_line268/cal_divnum_inst/g0_b1__0__22_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.925    nolabel_line268/cal_divnum_inst/g0_b1__0__22_i_1_n_0
    SLICE_X50Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.985 r  nolabel_line268/cal_divnum_inst/g0_b4__22_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.985    nolabel_line268/cal_divnum_inst/g0_b4__22_i_1_n_0
    SLICE_X50Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.045 r  nolabel_line268/cal_divnum_inst/g0_b8__22_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.045    nolabel_line268/cal_divnum_inst/g0_b8__22_i_1_n_0
    SLICE_X50Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.188     9.233 r  nolabel_line268/cal_divnum_inst/divnum_reg[23]_i_1/CO[0]
                         net (fo=15, routed)          0.436     9.669    nolabel_line268/cal_divnum_inst/p_0_in1_out[22]
    SLICE_X49Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.446    10.115 r  nolabel_line268/cal_divnum_inst/g0_b1__0__21_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.115    nolabel_line268/cal_divnum_inst/g0_b1__0__21_i_1_n_0
    SLICE_X49Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.173 r  nolabel_line268/cal_divnum_inst/g0_b4__21_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.173    nolabel_line268/cal_divnum_inst/g0_b4__21_i_1_n_0
    SLICE_X49Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.231 r  nolabel_line268/cal_divnum_inst/g0_b8__21_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.231    nolabel_line268/cal_divnum_inst/g0_b8__21_i_1_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    10.426 r  nolabel_line268/cal_divnum_inst/divnum_reg[22]_i_1/CO[0]
                         net (fo=15, routed)          0.541    10.967    nolabel_line268/music_mem_inst/p_0_in1_out[21]
    SLICE_X48Y116        LUT6 (Prop_lut6_I4_O)        0.157    11.124 r  nolabel_line268/music_mem_inst/g0_b3__0__21/O
                         net (fo=1, routed)           0.000    11.124    nolabel_line268/cal_divnum_inst/g0_b4__20[0]
    SLICE_X48Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.437 r  nolabel_line268/cal_divnum_inst/g0_b4__20_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.437    nolabel_line268/cal_divnum_inst/g0_b4__20_i_1_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.495 r  nolabel_line268/cal_divnum_inst/g0_b8__20_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.495    nolabel_line268/cal_divnum_inst/g0_b8__20_i_1_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    11.690 r  nolabel_line268/cal_divnum_inst/divnum_reg[21]_i_1/CO[0]
                         net (fo=15, routed)          0.491    12.181    nolabel_line268/music_mem_inst/p_0_in1_out[20]
    SLICE_X49Y118        LUT5 (Prop_lut5_I4_O)        0.157    12.338 r  nolabel_line268/music_mem_inst/g0_b0__0__20/O
                         net (fo=1, routed)           0.000    12.338    nolabel_line268/cal_divnum_inst/g0_b1__0__19[0]
    SLICE_X49Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    12.662 r  nolabel_line268/cal_divnum_inst/g0_b1__0__19_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.662    nolabel_line268/cal_divnum_inst/g0_b1__0__19_i_1_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.720 r  nolabel_line268/cal_divnum_inst/g0_b4__19_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.720    nolabel_line268/cal_divnum_inst/g0_b4__19_i_1_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.778 r  nolabel_line268/cal_divnum_inst/g0_b8__19_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.778    nolabel_line268/cal_divnum_inst/g0_b8__19_i_1_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    12.973 r  nolabel_line268/cal_divnum_inst/divnum_reg[20]_i_1/CO[0]
                         net (fo=15, routed)          0.479    13.452    nolabel_line268/cal_divnum_inst/p_0_in1_out[19]
    SLICE_X48Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.450    13.902 r  nolabel_line268/cal_divnum_inst/g0_b1__0__18_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.902    nolabel_line268/cal_divnum_inst/g0_b1__0__18_i_1_n_0
    SLICE_X48Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    14.115 r  nolabel_line268/cal_divnum_inst/g0_b4__18_i_1/O[1]
                         net (fo=2, routed)           0.636    14.751    nolabel_line268/music_mem_inst/g0_b4__17_i_1[2]
    SLICE_X48Y124        LUT6 (Prop_lut6_I5_O)        0.152    14.903 r  nolabel_line268/music_mem_inst/g0_b5__18/O
                         net (fo=1, routed)           0.000    14.903    nolabel_line268/cal_divnum_inst/g0_b4__17[2]
    SLICE_X48Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    15.138 r  nolabel_line268/cal_divnum_inst/g0_b4__17_i_1/CO[3]
                         net (fo=1, routed)           0.008    15.146    nolabel_line268/cal_divnum_inst/g0_b4__17_i_1_n_0
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    15.204 r  nolabel_line268/cal_divnum_inst/g0_b8__17_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.204    nolabel_line268/cal_divnum_inst/g0_b8__17_i_1_n_0
    SLICE_X48Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    15.399 r  nolabel_line268/cal_divnum_inst/divnum_reg[18]_i_1/CO[0]
                         net (fo=15, routed)          0.536    15.935    nolabel_line268/cal_divnum_inst/p_0_in1_out[17]
    SLICE_X49Y123        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.450    16.385 r  nolabel_line268/cal_divnum_inst/g0_b1__0__16_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.385    nolabel_line268/cal_divnum_inst/g0_b1__0__16_i_1_n_0
    SLICE_X49Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    16.443 r  nolabel_line268/cal_divnum_inst/g0_b4__16_i_1/CO[3]
                         net (fo=1, routed)           0.008    16.451    nolabel_line268/cal_divnum_inst/g0_b4__16_i_1_n_0
    SLICE_X49Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    16.509 r  nolabel_line268/cal_divnum_inst/g0_b8__16_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.509    nolabel_line268/cal_divnum_inst/g0_b8__16_i_1_n_0
    SLICE_X49Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    16.704 r  nolabel_line268/cal_divnum_inst/divnum_reg[17]_i_1/CO[0]
                         net (fo=16, routed)          0.512    17.216    nolabel_line268/music_mem_inst/p_0_in1_out[16]
    SLICE_X50Y126        LUT5 (Prop_lut5_I4_O)        0.157    17.373 r  nolabel_line268/music_mem_inst/g0_b0__0__10/O
                         net (fo=1, routed)           0.000    17.373    nolabel_line268/cal_divnum_inst/g0_b1__0__15_0[0]
    SLICE_X50Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    17.683 r  nolabel_line268/cal_divnum_inst/g0_b1__0__15_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.683    nolabel_line268/cal_divnum_inst/g0_b1__0__15_i_1_n_0
    SLICE_X50Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    17.743 r  nolabel_line268/cal_divnum_inst/g0_b4__15_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.743    nolabel_line268/cal_divnum_inst/g0_b4__15_i_1_n_0
    SLICE_X50Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    17.803 r  nolabel_line268/cal_divnum_inst/g0_b8__15_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    nolabel_line268/cal_divnum_inst/g0_b8__15_i_1_n_0
    SLICE_X50Y129        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.188    17.991 r  nolabel_line268/cal_divnum_inst/divnum_reg[16]_i_1/CO[0]
                         net (fo=15, routed)          0.495    18.487    nolabel_line268/music_mem_inst/p_0_in1_out[15]
    SLICE_X51Y129        LUT6 (Prop_lut6_I4_O)        0.153    18.640 r  nolabel_line268/music_mem_inst/g0_b4__15/O
                         net (fo=1, routed)           0.000    18.640    nolabel_line268/cal_divnum_inst/g0_b4__14[1]
    SLICE_X51Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    18.964 r  nolabel_line268/cal_divnum_inst/g0_b4__14_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.964    nolabel_line268/cal_divnum_inst/g0_b4__14_i_1_n_0
    SLICE_X51Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    19.022 r  nolabel_line268/cal_divnum_inst/g0_b8__14_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.022    nolabel_line268/cal_divnum_inst/g0_b8__14_i_1_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    19.217 r  nolabel_line268/cal_divnum_inst/divnum_reg[15]_i_1/CO[0]
                         net (fo=15, routed)          0.476    19.693    nolabel_line268/music_mem_inst/p_0_in1_out[14]
    SLICE_X49Y131        LUT6 (Prop_lut6_I4_O)        0.157    19.850 r  nolabel_line268/music_mem_inst/g0_b4__14/O
                         net (fo=1, routed)           0.000    19.850    nolabel_line268/cal_divnum_inst/g0_b4__13[1]
    SLICE_X49Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    20.174 r  nolabel_line268/cal_divnum_inst/g0_b4__13_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.174    nolabel_line268/cal_divnum_inst/g0_b4__13_i_1_n_0
    SLICE_X49Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.232 r  nolabel_line268/cal_divnum_inst/g0_b8__13_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.232    nolabel_line268/cal_divnum_inst/g0_b8__13_i_1_n_0
    SLICE_X49Y133        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    20.427 r  nolabel_line268/cal_divnum_inst/divnum_reg[14]_i_1/CO[0]
                         net (fo=15, routed)          0.456    20.882    nolabel_line268/cal_divnum_inst/p_0_in1_out[13]
    SLICE_X50Y132        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.463    21.345 r  nolabel_line268/cal_divnum_inst/g0_b1__0__12_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.345    nolabel_line268/cal_divnum_inst/g0_b1__0__12_i_1_n_0
    SLICE_X50Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    21.405 r  nolabel_line268/cal_divnum_inst/g0_b4__12_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.405    nolabel_line268/cal_divnum_inst/g0_b4__12_i_1_n_0
    SLICE_X50Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    21.465 r  nolabel_line268/cal_divnum_inst/g0_b8__12_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.465    nolabel_line268/cal_divnum_inst/g0_b8__12_i_1_n_0
    SLICE_X50Y135        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.188    21.653 r  nolabel_line268/cal_divnum_inst/divnum_reg[13]_i_1/CO[0]
                         net (fo=15, routed)          0.543    22.196    nolabel_line268/cal_divnum_inst/p_0_in1_out[12]
    SLICE_X52Y133        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.446    22.642 r  nolabel_line268/cal_divnum_inst/g0_b1__0__11_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.642    nolabel_line268/cal_divnum_inst/g0_b1__0__11_i_1_n_0
    SLICE_X52Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    22.700 r  nolabel_line268/cal_divnum_inst/g0_b4__11_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.700    nolabel_line268/cal_divnum_inst/g0_b4__11_i_1_n_0
    SLICE_X52Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    22.758 r  nolabel_line268/cal_divnum_inst/g0_b8__11_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.758    nolabel_line268/cal_divnum_inst/g0_b8__11_i_1_n_0
    SLICE_X52Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    22.953 r  nolabel_line268/cal_divnum_inst/divnum_reg[12]_i_1/CO[0]
                         net (fo=16, routed)          0.469    23.423    nolabel_line268/music_mem_inst/p_0_in1_out[11]
    SLICE_X53Y135        LUT5 (Prop_lut5_I4_O)        0.157    23.580 r  nolabel_line268/music_mem_inst/g0_b0__0__9/O
                         net (fo=1, routed)           0.000    23.580    nolabel_line268/cal_divnum_inst/g0_b1__0__10_0[0]
    SLICE_X53Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    23.904 r  nolabel_line268/cal_divnum_inst/g0_b1__0__10_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.904    nolabel_line268/cal_divnum_inst/g0_b1__0__10_i_1_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    23.962 r  nolabel_line268/cal_divnum_inst/g0_b4__10_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.962    nolabel_line268/cal_divnum_inst/g0_b4__10_i_1_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    24.020 r  nolabel_line268/cal_divnum_inst/g0_b8__10_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.020    nolabel_line268/cal_divnum_inst/g0_b8__10_i_1_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    24.215 r  nolabel_line268/cal_divnum_inst/divnum_reg[11]_i_1/CO[0]
                         net (fo=16, routed)          0.437    24.652    nolabel_line268/music_mem_inst/p_0_in1_out[10]
    SLICE_X49Y138        LUT5 (Prop_lut5_I4_O)        0.157    24.809 r  nolabel_line268/music_mem_inst/g0_b0__0__8/O
                         net (fo=1, routed)           0.000    24.809    nolabel_line268/cal_divnum_inst/g0_b1__0__9_0[0]
    SLICE_X49Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    25.133 r  nolabel_line268/cal_divnum_inst/g0_b1__0__9_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.133    nolabel_line268/cal_divnum_inst/g0_b1__0__9_i_1_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    25.191 r  nolabel_line268/cal_divnum_inst/g0_b4__9_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.191    nolabel_line268/cal_divnum_inst/g0_b4__9_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    25.249 r  nolabel_line268/cal_divnum_inst/g0_b8__9_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.249    nolabel_line268/cal_divnum_inst/g0_b8__9_i_1_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    25.444 r  nolabel_line268/cal_divnum_inst/divnum_reg[10]_i_1/CO[0]
                         net (fo=16, routed)          0.456    25.900    nolabel_line268/music_mem_inst/p_0_in1_out[9]
    SLICE_X48Y140        LUT5 (Prop_lut5_I4_O)        0.157    26.057 r  nolabel_line268/music_mem_inst/g0_b0__0__7/O
                         net (fo=1, routed)           0.000    26.057    nolabel_line268/cal_divnum_inst/g0_b1__0__8_0[0]
    SLICE_X48Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    26.381 r  nolabel_line268/cal_divnum_inst/g0_b1__0__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.381    nolabel_line268/cal_divnum_inst/g0_b1__0__8_i_1_n_0
    SLICE_X48Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.439 r  nolabel_line268/cal_divnum_inst/g0_b4__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.439    nolabel_line268/cal_divnum_inst/g0_b4__8_i_1_n_0
    SLICE_X48Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.497 r  nolabel_line268/cal_divnum_inst/g0_b8__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.497    nolabel_line268/cal_divnum_inst/g0_b8__8_i_1_n_0
    SLICE_X48Y143        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    26.692 r  nolabel_line268/cal_divnum_inst/divnum_reg[9]_i_1/CO[0]
                         net (fo=16, routed)          0.509    27.200    nolabel_line268/music_mem_inst/p_0_in1_out[8]
    SLICE_X49Y143        LUT5 (Prop_lut5_I4_O)        0.157    27.357 r  nolabel_line268/music_mem_inst/g0_b0__0__6/O
                         net (fo=1, routed)           0.000    27.357    nolabel_line268/cal_divnum_inst/g0_b1__0__7_0[0]
    SLICE_X49Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    27.681 r  nolabel_line268/cal_divnum_inst/g0_b1__0__7_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.681    nolabel_line268/cal_divnum_inst/g0_b1__0__7_i_1_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    27.739 r  nolabel_line268/cal_divnum_inst/g0_b4__7_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.739    nolabel_line268/cal_divnum_inst/g0_b4__7_i_1_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    27.797 r  nolabel_line268/cal_divnum_inst/g0_b8__7_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.797    nolabel_line268/cal_divnum_inst/g0_b8__7_i_1_n_0
    SLICE_X49Y146        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    27.992 r  nolabel_line268/cal_divnum_inst/divnum_reg[8]_i_1/CO[0]
                         net (fo=15, routed)          0.473    28.465    nolabel_line268/cal_divnum_inst/p_0_in1_out[7]
    SLICE_X50Y145        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.463    28.928 r  nolabel_line268/cal_divnum_inst/g0_b1__0__6_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.928    nolabel_line268/cal_divnum_inst/g0_b1__0__6_i_1_n_0
    SLICE_X50Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    28.988 r  nolabel_line268/cal_divnum_inst/g0_b4__6_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.988    nolabel_line268/cal_divnum_inst/g0_b4__6_i_1_n_0
    SLICE_X50Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    29.048 r  nolabel_line268/cal_divnum_inst/g0_b8__6_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.048    nolabel_line268/cal_divnum_inst/g0_b8__6_i_1_n_0
    SLICE_X50Y148        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.188    29.236 r  nolabel_line268/cal_divnum_inst/divnum_reg[7]_i_1/CO[0]
                         net (fo=16, routed)          0.464    29.700    nolabel_line268/music_mem_inst/p_0_in1_out[6]
    SLICE_X51Y147        LUT5 (Prop_lut5_I4_O)        0.153    29.853 r  nolabel_line268/music_mem_inst/g0_b0__0__5/O
                         net (fo=1, routed)           0.000    29.853    nolabel_line268/cal_divnum_inst/g0_b1__0__5_0[0]
    SLICE_X51Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    30.177 r  nolabel_line268/cal_divnum_inst/g0_b1__0__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.177    nolabel_line268/cal_divnum_inst/g0_b1__0__5_i_1_n_0
    SLICE_X51Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    30.235 r  nolabel_line268/cal_divnum_inst/g0_b4__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.235    nolabel_line268/cal_divnum_inst/g0_b4__5_i_1_n_0
    SLICE_X51Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    30.293 r  nolabel_line268/cal_divnum_inst/g0_b8__5_i_1/CO[3]
                         net (fo=1, routed)           0.001    30.293    nolabel_line268/cal_divnum_inst/g0_b8__5_i_1_n_0
    SLICE_X51Y150        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    30.488 r  nolabel_line268/cal_divnum_inst/divnum_reg[6]_i_1/CO[0]
                         net (fo=16, routed)          0.000    30.488    nolabel_line268/cal_divnum_inst/p_0_in1_out[5]
    SLICE_X51Y150        FDCE                                         r  nolabel_line268/cal_divnum_inst/divnum_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.272    14.452    nolabel_line268/cal_divnum_inst/clk_IBUF_BUFG
    SLICE_X51Y150        FDCE                                         r  nolabel_line268/cal_divnum_inst/divnum_reg[6]/C
                         clock pessimism              0.249    14.701    
                         clock uncertainty           -0.035    14.666    
    SLICE_X51Y150        FDCE (Setup_fdce_C_D)        0.037    14.703    nolabel_line268/cal_divnum_inst/divnum_reg[6]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                         -30.488    
  -------------------------------------------------------------------
                         slack                                -15.786    

Slack (VIOLATED) :        -14.407ns  (required time - arrival time)
  Source:                 nolabel_line268/music_mem_inst/music_reg[2]_rep_replica_4/C
                            (rising edge-triggered cell FDCE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line268/cal_divnum_inst/divnum_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        24.417ns  (logic 13.400ns (54.880%)  route 11.017ns (45.120%))
  Logic Levels:           79  (CARRY4=64 LUT4=1 LUT5=8 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 14.463 - 10.000 ) 
    Source Clock Delay      (SCD):    4.819ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.390     4.819    nolabel_line268/music_mem_inst/clk_IBUF_BUFG
    SLICE_X48Y113        FDCE                                         r  nolabel_line268/music_mem_inst/music_reg[2]_rep_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y113        FDCE (Prop_fdce_C_Q)         0.269     5.088 f  nolabel_line268/music_mem_inst/music_reg[2]_rep_replica_4/Q
                         net (fo=20, routed)          0.445     5.533    nolabel_line268/music_mem_inst/music_reg[2]_rep_n_0_repN_4
    SLICE_X49Y112        LUT4 (Prop_lut4_I2_O)        0.053     5.586 f  nolabel_line268/music_mem_inst/g0_b4/O
                         net (fo=6, routed)           0.665     6.250    nolabel_line268/music_mem_inst/music_reg[0]_rep_10
    SLICE_X51Y113        LUT5 (Prop_lut5_I1_O)        0.053     6.303 r  nolabel_line268/music_mem_inst/divnum[25]_i_2_comp/O
                         net (fo=1, routed)           0.194     6.497    nolabel_line268/music_mem_inst/music_reg[0]_rep_3
    SLICE_X51Y113        LUT6 (Prop_lut6_I4_O)        0.053     6.550 r  nolabel_line268/music_mem_inst/divnum[25]_i_1_comp/O
                         net (fo=18, routed)          0.469     7.019    nolabel_line268/music_mem_inst/music_reg[0]_rep_0
    SLICE_X49Y112        LUT5 (Prop_lut5_I4_O)        0.053     7.072 r  nolabel_line268/music_mem_inst/g0_b6__24/O
                         net (fo=2, routed)           0.520     7.592    nolabel_line268/cal_divnum_inst/divnum_reg[24]_2[2]
    SLICE_X51Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.831 r  nolabel_line268/cal_divnum_inst/g0_b5__23_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.831    nolabel_line268/cal_divnum_inst/g0_b5__23_i_1_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.889 r  nolabel_line268/cal_divnum_inst/divnum_reg[24]_i_1/CO[3]
                         net (fo=15, routed)          0.764     8.653    nolabel_line268/music_mem_inst/p_0_in1_out[23]
    SLICE_X50Y111        LUT6 (Prop_lut6_I4_O)        0.053     8.706 r  nolabel_line268/music_mem_inst/g0_b1__0__23/O
                         net (fo=1, routed)           0.000     8.706    nolabel_line268/cal_divnum_inst/g0_b1__0__22[1]
    SLICE_X50Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219     8.925 r  nolabel_line268/cal_divnum_inst/g0_b1__0__22_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.925    nolabel_line268/cal_divnum_inst/g0_b1__0__22_i_1_n_0
    SLICE_X50Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.985 r  nolabel_line268/cal_divnum_inst/g0_b4__22_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.985    nolabel_line268/cal_divnum_inst/g0_b4__22_i_1_n_0
    SLICE_X50Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.045 r  nolabel_line268/cal_divnum_inst/g0_b8__22_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.045    nolabel_line268/cal_divnum_inst/g0_b8__22_i_1_n_0
    SLICE_X50Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.188     9.233 r  nolabel_line268/cal_divnum_inst/divnum_reg[23]_i_1/CO[0]
                         net (fo=15, routed)          0.436     9.669    nolabel_line268/cal_divnum_inst/p_0_in1_out[22]
    SLICE_X49Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.446    10.115 r  nolabel_line268/cal_divnum_inst/g0_b1__0__21_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.115    nolabel_line268/cal_divnum_inst/g0_b1__0__21_i_1_n_0
    SLICE_X49Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.173 r  nolabel_line268/cal_divnum_inst/g0_b4__21_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.173    nolabel_line268/cal_divnum_inst/g0_b4__21_i_1_n_0
    SLICE_X49Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.231 r  nolabel_line268/cal_divnum_inst/g0_b8__21_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.231    nolabel_line268/cal_divnum_inst/g0_b8__21_i_1_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    10.426 r  nolabel_line268/cal_divnum_inst/divnum_reg[22]_i_1/CO[0]
                         net (fo=15, routed)          0.541    10.967    nolabel_line268/music_mem_inst/p_0_in1_out[21]
    SLICE_X48Y116        LUT6 (Prop_lut6_I4_O)        0.157    11.124 r  nolabel_line268/music_mem_inst/g0_b3__0__21/O
                         net (fo=1, routed)           0.000    11.124    nolabel_line268/cal_divnum_inst/g0_b4__20[0]
    SLICE_X48Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.437 r  nolabel_line268/cal_divnum_inst/g0_b4__20_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.437    nolabel_line268/cal_divnum_inst/g0_b4__20_i_1_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.495 r  nolabel_line268/cal_divnum_inst/g0_b8__20_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.495    nolabel_line268/cal_divnum_inst/g0_b8__20_i_1_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    11.690 r  nolabel_line268/cal_divnum_inst/divnum_reg[21]_i_1/CO[0]
                         net (fo=15, routed)          0.491    12.181    nolabel_line268/music_mem_inst/p_0_in1_out[20]
    SLICE_X49Y118        LUT5 (Prop_lut5_I4_O)        0.157    12.338 r  nolabel_line268/music_mem_inst/g0_b0__0__20/O
                         net (fo=1, routed)           0.000    12.338    nolabel_line268/cal_divnum_inst/g0_b1__0__19[0]
    SLICE_X49Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    12.662 r  nolabel_line268/cal_divnum_inst/g0_b1__0__19_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.662    nolabel_line268/cal_divnum_inst/g0_b1__0__19_i_1_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.720 r  nolabel_line268/cal_divnum_inst/g0_b4__19_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.720    nolabel_line268/cal_divnum_inst/g0_b4__19_i_1_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.778 r  nolabel_line268/cal_divnum_inst/g0_b8__19_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.778    nolabel_line268/cal_divnum_inst/g0_b8__19_i_1_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    12.973 r  nolabel_line268/cal_divnum_inst/divnum_reg[20]_i_1/CO[0]
                         net (fo=15, routed)          0.479    13.452    nolabel_line268/cal_divnum_inst/p_0_in1_out[19]
    SLICE_X48Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.450    13.902 r  nolabel_line268/cal_divnum_inst/g0_b1__0__18_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.902    nolabel_line268/cal_divnum_inst/g0_b1__0__18_i_1_n_0
    SLICE_X48Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    14.115 r  nolabel_line268/cal_divnum_inst/g0_b4__18_i_1/O[1]
                         net (fo=2, routed)           0.636    14.751    nolabel_line268/music_mem_inst/g0_b4__17_i_1[2]
    SLICE_X48Y124        LUT6 (Prop_lut6_I5_O)        0.152    14.903 r  nolabel_line268/music_mem_inst/g0_b5__18/O
                         net (fo=1, routed)           0.000    14.903    nolabel_line268/cal_divnum_inst/g0_b4__17[2]
    SLICE_X48Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    15.138 r  nolabel_line268/cal_divnum_inst/g0_b4__17_i_1/CO[3]
                         net (fo=1, routed)           0.008    15.146    nolabel_line268/cal_divnum_inst/g0_b4__17_i_1_n_0
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    15.204 r  nolabel_line268/cal_divnum_inst/g0_b8__17_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.204    nolabel_line268/cal_divnum_inst/g0_b8__17_i_1_n_0
    SLICE_X48Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    15.399 r  nolabel_line268/cal_divnum_inst/divnum_reg[18]_i_1/CO[0]
                         net (fo=15, routed)          0.536    15.935    nolabel_line268/cal_divnum_inst/p_0_in1_out[17]
    SLICE_X49Y123        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.450    16.385 r  nolabel_line268/cal_divnum_inst/g0_b1__0__16_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.385    nolabel_line268/cal_divnum_inst/g0_b1__0__16_i_1_n_0
    SLICE_X49Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    16.443 r  nolabel_line268/cal_divnum_inst/g0_b4__16_i_1/CO[3]
                         net (fo=1, routed)           0.008    16.451    nolabel_line268/cal_divnum_inst/g0_b4__16_i_1_n_0
    SLICE_X49Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    16.509 r  nolabel_line268/cal_divnum_inst/g0_b8__16_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.509    nolabel_line268/cal_divnum_inst/g0_b8__16_i_1_n_0
    SLICE_X49Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    16.704 r  nolabel_line268/cal_divnum_inst/divnum_reg[17]_i_1/CO[0]
                         net (fo=16, routed)          0.512    17.216    nolabel_line268/music_mem_inst/p_0_in1_out[16]
    SLICE_X50Y126        LUT5 (Prop_lut5_I4_O)        0.157    17.373 r  nolabel_line268/music_mem_inst/g0_b0__0__10/O
                         net (fo=1, routed)           0.000    17.373    nolabel_line268/cal_divnum_inst/g0_b1__0__15_0[0]
    SLICE_X50Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    17.683 r  nolabel_line268/cal_divnum_inst/g0_b1__0__15_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.683    nolabel_line268/cal_divnum_inst/g0_b1__0__15_i_1_n_0
    SLICE_X50Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    17.743 r  nolabel_line268/cal_divnum_inst/g0_b4__15_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.743    nolabel_line268/cal_divnum_inst/g0_b4__15_i_1_n_0
    SLICE_X50Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    17.803 r  nolabel_line268/cal_divnum_inst/g0_b8__15_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    nolabel_line268/cal_divnum_inst/g0_b8__15_i_1_n_0
    SLICE_X50Y129        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.188    17.991 r  nolabel_line268/cal_divnum_inst/divnum_reg[16]_i_1/CO[0]
                         net (fo=15, routed)          0.495    18.487    nolabel_line268/music_mem_inst/p_0_in1_out[15]
    SLICE_X51Y129        LUT6 (Prop_lut6_I4_O)        0.153    18.640 r  nolabel_line268/music_mem_inst/g0_b4__15/O
                         net (fo=1, routed)           0.000    18.640    nolabel_line268/cal_divnum_inst/g0_b4__14[1]
    SLICE_X51Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    18.964 r  nolabel_line268/cal_divnum_inst/g0_b4__14_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.964    nolabel_line268/cal_divnum_inst/g0_b4__14_i_1_n_0
    SLICE_X51Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    19.022 r  nolabel_line268/cal_divnum_inst/g0_b8__14_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.022    nolabel_line268/cal_divnum_inst/g0_b8__14_i_1_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    19.217 r  nolabel_line268/cal_divnum_inst/divnum_reg[15]_i_1/CO[0]
                         net (fo=15, routed)          0.476    19.693    nolabel_line268/music_mem_inst/p_0_in1_out[14]
    SLICE_X49Y131        LUT6 (Prop_lut6_I4_O)        0.157    19.850 r  nolabel_line268/music_mem_inst/g0_b4__14/O
                         net (fo=1, routed)           0.000    19.850    nolabel_line268/cal_divnum_inst/g0_b4__13[1]
    SLICE_X49Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    20.174 r  nolabel_line268/cal_divnum_inst/g0_b4__13_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.174    nolabel_line268/cal_divnum_inst/g0_b4__13_i_1_n_0
    SLICE_X49Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.232 r  nolabel_line268/cal_divnum_inst/g0_b8__13_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.232    nolabel_line268/cal_divnum_inst/g0_b8__13_i_1_n_0
    SLICE_X49Y133        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    20.427 r  nolabel_line268/cal_divnum_inst/divnum_reg[14]_i_1/CO[0]
                         net (fo=15, routed)          0.456    20.882    nolabel_line268/cal_divnum_inst/p_0_in1_out[13]
    SLICE_X50Y132        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.463    21.345 r  nolabel_line268/cal_divnum_inst/g0_b1__0__12_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.345    nolabel_line268/cal_divnum_inst/g0_b1__0__12_i_1_n_0
    SLICE_X50Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    21.405 r  nolabel_line268/cal_divnum_inst/g0_b4__12_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.405    nolabel_line268/cal_divnum_inst/g0_b4__12_i_1_n_0
    SLICE_X50Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    21.465 r  nolabel_line268/cal_divnum_inst/g0_b8__12_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.465    nolabel_line268/cal_divnum_inst/g0_b8__12_i_1_n_0
    SLICE_X50Y135        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.188    21.653 r  nolabel_line268/cal_divnum_inst/divnum_reg[13]_i_1/CO[0]
                         net (fo=15, routed)          0.543    22.196    nolabel_line268/cal_divnum_inst/p_0_in1_out[12]
    SLICE_X52Y133        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.446    22.642 r  nolabel_line268/cal_divnum_inst/g0_b1__0__11_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.642    nolabel_line268/cal_divnum_inst/g0_b1__0__11_i_1_n_0
    SLICE_X52Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    22.700 r  nolabel_line268/cal_divnum_inst/g0_b4__11_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.700    nolabel_line268/cal_divnum_inst/g0_b4__11_i_1_n_0
    SLICE_X52Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    22.758 r  nolabel_line268/cal_divnum_inst/g0_b8__11_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.758    nolabel_line268/cal_divnum_inst/g0_b8__11_i_1_n_0
    SLICE_X52Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    22.953 r  nolabel_line268/cal_divnum_inst/divnum_reg[12]_i_1/CO[0]
                         net (fo=16, routed)          0.469    23.423    nolabel_line268/music_mem_inst/p_0_in1_out[11]
    SLICE_X53Y135        LUT5 (Prop_lut5_I4_O)        0.157    23.580 r  nolabel_line268/music_mem_inst/g0_b0__0__9/O
                         net (fo=1, routed)           0.000    23.580    nolabel_line268/cal_divnum_inst/g0_b1__0__10_0[0]
    SLICE_X53Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    23.904 r  nolabel_line268/cal_divnum_inst/g0_b1__0__10_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.904    nolabel_line268/cal_divnum_inst/g0_b1__0__10_i_1_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    23.962 r  nolabel_line268/cal_divnum_inst/g0_b4__10_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.962    nolabel_line268/cal_divnum_inst/g0_b4__10_i_1_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    24.020 r  nolabel_line268/cal_divnum_inst/g0_b8__10_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.020    nolabel_line268/cal_divnum_inst/g0_b8__10_i_1_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    24.215 r  nolabel_line268/cal_divnum_inst/divnum_reg[11]_i_1/CO[0]
                         net (fo=16, routed)          0.437    24.652    nolabel_line268/music_mem_inst/p_0_in1_out[10]
    SLICE_X49Y138        LUT5 (Prop_lut5_I4_O)        0.157    24.809 r  nolabel_line268/music_mem_inst/g0_b0__0__8/O
                         net (fo=1, routed)           0.000    24.809    nolabel_line268/cal_divnum_inst/g0_b1__0__9_0[0]
    SLICE_X49Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    25.133 r  nolabel_line268/cal_divnum_inst/g0_b1__0__9_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.133    nolabel_line268/cal_divnum_inst/g0_b1__0__9_i_1_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    25.191 r  nolabel_line268/cal_divnum_inst/g0_b4__9_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.191    nolabel_line268/cal_divnum_inst/g0_b4__9_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    25.249 r  nolabel_line268/cal_divnum_inst/g0_b8__9_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.249    nolabel_line268/cal_divnum_inst/g0_b8__9_i_1_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    25.444 r  nolabel_line268/cal_divnum_inst/divnum_reg[10]_i_1/CO[0]
                         net (fo=16, routed)          0.456    25.900    nolabel_line268/music_mem_inst/p_0_in1_out[9]
    SLICE_X48Y140        LUT5 (Prop_lut5_I4_O)        0.157    26.057 r  nolabel_line268/music_mem_inst/g0_b0__0__7/O
                         net (fo=1, routed)           0.000    26.057    nolabel_line268/cal_divnum_inst/g0_b1__0__8_0[0]
    SLICE_X48Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    26.381 r  nolabel_line268/cal_divnum_inst/g0_b1__0__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.381    nolabel_line268/cal_divnum_inst/g0_b1__0__8_i_1_n_0
    SLICE_X48Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.439 r  nolabel_line268/cal_divnum_inst/g0_b4__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.439    nolabel_line268/cal_divnum_inst/g0_b4__8_i_1_n_0
    SLICE_X48Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.497 r  nolabel_line268/cal_divnum_inst/g0_b8__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.497    nolabel_line268/cal_divnum_inst/g0_b8__8_i_1_n_0
    SLICE_X48Y143        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    26.692 r  nolabel_line268/cal_divnum_inst/divnum_reg[9]_i_1/CO[0]
                         net (fo=16, routed)          0.509    27.200    nolabel_line268/music_mem_inst/p_0_in1_out[8]
    SLICE_X49Y143        LUT5 (Prop_lut5_I4_O)        0.157    27.357 r  nolabel_line268/music_mem_inst/g0_b0__0__6/O
                         net (fo=1, routed)           0.000    27.357    nolabel_line268/cal_divnum_inst/g0_b1__0__7_0[0]
    SLICE_X49Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    27.681 r  nolabel_line268/cal_divnum_inst/g0_b1__0__7_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.681    nolabel_line268/cal_divnum_inst/g0_b1__0__7_i_1_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    27.739 r  nolabel_line268/cal_divnum_inst/g0_b4__7_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.739    nolabel_line268/cal_divnum_inst/g0_b4__7_i_1_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    27.797 r  nolabel_line268/cal_divnum_inst/g0_b8__7_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.797    nolabel_line268/cal_divnum_inst/g0_b8__7_i_1_n_0
    SLICE_X49Y146        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    27.992 r  nolabel_line268/cal_divnum_inst/divnum_reg[8]_i_1/CO[0]
                         net (fo=15, routed)          0.473    28.465    nolabel_line268/cal_divnum_inst/p_0_in1_out[7]
    SLICE_X50Y145        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.463    28.928 r  nolabel_line268/cal_divnum_inst/g0_b1__0__6_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.928    nolabel_line268/cal_divnum_inst/g0_b1__0__6_i_1_n_0
    SLICE_X50Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    28.988 r  nolabel_line268/cal_divnum_inst/g0_b4__6_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.988    nolabel_line268/cal_divnum_inst/g0_b4__6_i_1_n_0
    SLICE_X50Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    29.048 r  nolabel_line268/cal_divnum_inst/g0_b8__6_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.048    nolabel_line268/cal_divnum_inst/g0_b8__6_i_1_n_0
    SLICE_X50Y148        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.188    29.236 r  nolabel_line268/cal_divnum_inst/divnum_reg[7]_i_1/CO[0]
                         net (fo=16, routed)          0.000    29.236    nolabel_line268/cal_divnum_inst/p_0_in1_out[6]
    SLICE_X50Y148        FDPE                                         r  nolabel_line268/cal_divnum_inst/divnum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.283    14.463    nolabel_line268/cal_divnum_inst/clk_IBUF_BUFG
    SLICE_X50Y148        FDPE                                         r  nolabel_line268/cal_divnum_inst/divnum_reg[7]/C
                         clock pessimism              0.331    14.794    
                         clock uncertainty           -0.035    14.759    
    SLICE_X50Y148        FDPE (Setup_fdpe_C_D)        0.070    14.829    nolabel_line268/cal_divnum_inst/divnum_reg[7]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                         -29.236    
  -------------------------------------------------------------------
                         slack                                -14.407    

Slack (VIOLATED) :        -13.195ns  (required time - arrival time)
  Source:                 nolabel_line268/music_mem_inst/music_reg[2]_rep_replica_4/C
                            (rising edge-triggered cell FDCE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line268/cal_divnum_inst/divnum_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        23.173ns  (logic 12.629ns (54.499%)  route 10.544ns (45.501%))
  Logic Levels:           75  (CARRY4=60 LUT4=1 LUT5=8 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 14.464 - 10.000 ) 
    Source Clock Delay      (SCD):    4.819ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.390     4.819    nolabel_line268/music_mem_inst/clk_IBUF_BUFG
    SLICE_X48Y113        FDCE                                         r  nolabel_line268/music_mem_inst/music_reg[2]_rep_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y113        FDCE (Prop_fdce_C_Q)         0.269     5.088 f  nolabel_line268/music_mem_inst/music_reg[2]_rep_replica_4/Q
                         net (fo=20, routed)          0.445     5.533    nolabel_line268/music_mem_inst/music_reg[2]_rep_n_0_repN_4
    SLICE_X49Y112        LUT4 (Prop_lut4_I2_O)        0.053     5.586 f  nolabel_line268/music_mem_inst/g0_b4/O
                         net (fo=6, routed)           0.665     6.250    nolabel_line268/music_mem_inst/music_reg[0]_rep_10
    SLICE_X51Y113        LUT5 (Prop_lut5_I1_O)        0.053     6.303 r  nolabel_line268/music_mem_inst/divnum[25]_i_2_comp/O
                         net (fo=1, routed)           0.194     6.497    nolabel_line268/music_mem_inst/music_reg[0]_rep_3
    SLICE_X51Y113        LUT6 (Prop_lut6_I4_O)        0.053     6.550 r  nolabel_line268/music_mem_inst/divnum[25]_i_1_comp/O
                         net (fo=18, routed)          0.469     7.019    nolabel_line268/music_mem_inst/music_reg[0]_rep_0
    SLICE_X49Y112        LUT5 (Prop_lut5_I4_O)        0.053     7.072 r  nolabel_line268/music_mem_inst/g0_b6__24/O
                         net (fo=2, routed)           0.520     7.592    nolabel_line268/cal_divnum_inst/divnum_reg[24]_2[2]
    SLICE_X51Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.831 r  nolabel_line268/cal_divnum_inst/g0_b5__23_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.831    nolabel_line268/cal_divnum_inst/g0_b5__23_i_1_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.889 r  nolabel_line268/cal_divnum_inst/divnum_reg[24]_i_1/CO[3]
                         net (fo=15, routed)          0.764     8.653    nolabel_line268/music_mem_inst/p_0_in1_out[23]
    SLICE_X50Y111        LUT6 (Prop_lut6_I4_O)        0.053     8.706 r  nolabel_line268/music_mem_inst/g0_b1__0__23/O
                         net (fo=1, routed)           0.000     8.706    nolabel_line268/cal_divnum_inst/g0_b1__0__22[1]
    SLICE_X50Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219     8.925 r  nolabel_line268/cal_divnum_inst/g0_b1__0__22_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.925    nolabel_line268/cal_divnum_inst/g0_b1__0__22_i_1_n_0
    SLICE_X50Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.985 r  nolabel_line268/cal_divnum_inst/g0_b4__22_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.985    nolabel_line268/cal_divnum_inst/g0_b4__22_i_1_n_0
    SLICE_X50Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.045 r  nolabel_line268/cal_divnum_inst/g0_b8__22_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.045    nolabel_line268/cal_divnum_inst/g0_b8__22_i_1_n_0
    SLICE_X50Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.188     9.233 r  nolabel_line268/cal_divnum_inst/divnum_reg[23]_i_1/CO[0]
                         net (fo=15, routed)          0.436     9.669    nolabel_line268/cal_divnum_inst/p_0_in1_out[22]
    SLICE_X49Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.446    10.115 r  nolabel_line268/cal_divnum_inst/g0_b1__0__21_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.115    nolabel_line268/cal_divnum_inst/g0_b1__0__21_i_1_n_0
    SLICE_X49Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.173 r  nolabel_line268/cal_divnum_inst/g0_b4__21_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.173    nolabel_line268/cal_divnum_inst/g0_b4__21_i_1_n_0
    SLICE_X49Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.231 r  nolabel_line268/cal_divnum_inst/g0_b8__21_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.231    nolabel_line268/cal_divnum_inst/g0_b8__21_i_1_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    10.426 r  nolabel_line268/cal_divnum_inst/divnum_reg[22]_i_1/CO[0]
                         net (fo=15, routed)          0.541    10.967    nolabel_line268/music_mem_inst/p_0_in1_out[21]
    SLICE_X48Y116        LUT6 (Prop_lut6_I4_O)        0.157    11.124 r  nolabel_line268/music_mem_inst/g0_b3__0__21/O
                         net (fo=1, routed)           0.000    11.124    nolabel_line268/cal_divnum_inst/g0_b4__20[0]
    SLICE_X48Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.437 r  nolabel_line268/cal_divnum_inst/g0_b4__20_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.437    nolabel_line268/cal_divnum_inst/g0_b4__20_i_1_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.495 r  nolabel_line268/cal_divnum_inst/g0_b8__20_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.495    nolabel_line268/cal_divnum_inst/g0_b8__20_i_1_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    11.690 r  nolabel_line268/cal_divnum_inst/divnum_reg[21]_i_1/CO[0]
                         net (fo=15, routed)          0.491    12.181    nolabel_line268/music_mem_inst/p_0_in1_out[20]
    SLICE_X49Y118        LUT5 (Prop_lut5_I4_O)        0.157    12.338 r  nolabel_line268/music_mem_inst/g0_b0__0__20/O
                         net (fo=1, routed)           0.000    12.338    nolabel_line268/cal_divnum_inst/g0_b1__0__19[0]
    SLICE_X49Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    12.662 r  nolabel_line268/cal_divnum_inst/g0_b1__0__19_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.662    nolabel_line268/cal_divnum_inst/g0_b1__0__19_i_1_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.720 r  nolabel_line268/cal_divnum_inst/g0_b4__19_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.720    nolabel_line268/cal_divnum_inst/g0_b4__19_i_1_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.778 r  nolabel_line268/cal_divnum_inst/g0_b8__19_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.778    nolabel_line268/cal_divnum_inst/g0_b8__19_i_1_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    12.973 r  nolabel_line268/cal_divnum_inst/divnum_reg[20]_i_1/CO[0]
                         net (fo=15, routed)          0.479    13.452    nolabel_line268/cal_divnum_inst/p_0_in1_out[19]
    SLICE_X48Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.450    13.902 r  nolabel_line268/cal_divnum_inst/g0_b1__0__18_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.902    nolabel_line268/cal_divnum_inst/g0_b1__0__18_i_1_n_0
    SLICE_X48Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    14.115 r  nolabel_line268/cal_divnum_inst/g0_b4__18_i_1/O[1]
                         net (fo=2, routed)           0.636    14.751    nolabel_line268/music_mem_inst/g0_b4__17_i_1[2]
    SLICE_X48Y124        LUT6 (Prop_lut6_I5_O)        0.152    14.903 r  nolabel_line268/music_mem_inst/g0_b5__18/O
                         net (fo=1, routed)           0.000    14.903    nolabel_line268/cal_divnum_inst/g0_b4__17[2]
    SLICE_X48Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    15.138 r  nolabel_line268/cal_divnum_inst/g0_b4__17_i_1/CO[3]
                         net (fo=1, routed)           0.008    15.146    nolabel_line268/cal_divnum_inst/g0_b4__17_i_1_n_0
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    15.204 r  nolabel_line268/cal_divnum_inst/g0_b8__17_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.204    nolabel_line268/cal_divnum_inst/g0_b8__17_i_1_n_0
    SLICE_X48Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    15.399 r  nolabel_line268/cal_divnum_inst/divnum_reg[18]_i_1/CO[0]
                         net (fo=15, routed)          0.536    15.935    nolabel_line268/cal_divnum_inst/p_0_in1_out[17]
    SLICE_X49Y123        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.450    16.385 r  nolabel_line268/cal_divnum_inst/g0_b1__0__16_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.385    nolabel_line268/cal_divnum_inst/g0_b1__0__16_i_1_n_0
    SLICE_X49Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    16.443 r  nolabel_line268/cal_divnum_inst/g0_b4__16_i_1/CO[3]
                         net (fo=1, routed)           0.008    16.451    nolabel_line268/cal_divnum_inst/g0_b4__16_i_1_n_0
    SLICE_X49Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    16.509 r  nolabel_line268/cal_divnum_inst/g0_b8__16_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.509    nolabel_line268/cal_divnum_inst/g0_b8__16_i_1_n_0
    SLICE_X49Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    16.704 r  nolabel_line268/cal_divnum_inst/divnum_reg[17]_i_1/CO[0]
                         net (fo=16, routed)          0.512    17.216    nolabel_line268/music_mem_inst/p_0_in1_out[16]
    SLICE_X50Y126        LUT5 (Prop_lut5_I4_O)        0.157    17.373 r  nolabel_line268/music_mem_inst/g0_b0__0__10/O
                         net (fo=1, routed)           0.000    17.373    nolabel_line268/cal_divnum_inst/g0_b1__0__15_0[0]
    SLICE_X50Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    17.683 r  nolabel_line268/cal_divnum_inst/g0_b1__0__15_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.683    nolabel_line268/cal_divnum_inst/g0_b1__0__15_i_1_n_0
    SLICE_X50Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    17.743 r  nolabel_line268/cal_divnum_inst/g0_b4__15_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.743    nolabel_line268/cal_divnum_inst/g0_b4__15_i_1_n_0
    SLICE_X50Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    17.803 r  nolabel_line268/cal_divnum_inst/g0_b8__15_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    nolabel_line268/cal_divnum_inst/g0_b8__15_i_1_n_0
    SLICE_X50Y129        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.188    17.991 r  nolabel_line268/cal_divnum_inst/divnum_reg[16]_i_1/CO[0]
                         net (fo=15, routed)          0.495    18.487    nolabel_line268/music_mem_inst/p_0_in1_out[15]
    SLICE_X51Y129        LUT6 (Prop_lut6_I4_O)        0.153    18.640 r  nolabel_line268/music_mem_inst/g0_b4__15/O
                         net (fo=1, routed)           0.000    18.640    nolabel_line268/cal_divnum_inst/g0_b4__14[1]
    SLICE_X51Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    18.964 r  nolabel_line268/cal_divnum_inst/g0_b4__14_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.964    nolabel_line268/cal_divnum_inst/g0_b4__14_i_1_n_0
    SLICE_X51Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    19.022 r  nolabel_line268/cal_divnum_inst/g0_b8__14_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.022    nolabel_line268/cal_divnum_inst/g0_b8__14_i_1_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    19.217 r  nolabel_line268/cal_divnum_inst/divnum_reg[15]_i_1/CO[0]
                         net (fo=15, routed)          0.476    19.693    nolabel_line268/music_mem_inst/p_0_in1_out[14]
    SLICE_X49Y131        LUT6 (Prop_lut6_I4_O)        0.157    19.850 r  nolabel_line268/music_mem_inst/g0_b4__14/O
                         net (fo=1, routed)           0.000    19.850    nolabel_line268/cal_divnum_inst/g0_b4__13[1]
    SLICE_X49Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    20.174 r  nolabel_line268/cal_divnum_inst/g0_b4__13_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.174    nolabel_line268/cal_divnum_inst/g0_b4__13_i_1_n_0
    SLICE_X49Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.232 r  nolabel_line268/cal_divnum_inst/g0_b8__13_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.232    nolabel_line268/cal_divnum_inst/g0_b8__13_i_1_n_0
    SLICE_X49Y133        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    20.427 r  nolabel_line268/cal_divnum_inst/divnum_reg[14]_i_1/CO[0]
                         net (fo=15, routed)          0.456    20.882    nolabel_line268/cal_divnum_inst/p_0_in1_out[13]
    SLICE_X50Y132        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.463    21.345 r  nolabel_line268/cal_divnum_inst/g0_b1__0__12_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.345    nolabel_line268/cal_divnum_inst/g0_b1__0__12_i_1_n_0
    SLICE_X50Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    21.405 r  nolabel_line268/cal_divnum_inst/g0_b4__12_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.405    nolabel_line268/cal_divnum_inst/g0_b4__12_i_1_n_0
    SLICE_X50Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    21.465 r  nolabel_line268/cal_divnum_inst/g0_b8__12_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.465    nolabel_line268/cal_divnum_inst/g0_b8__12_i_1_n_0
    SLICE_X50Y135        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.188    21.653 r  nolabel_line268/cal_divnum_inst/divnum_reg[13]_i_1/CO[0]
                         net (fo=15, routed)          0.543    22.196    nolabel_line268/cal_divnum_inst/p_0_in1_out[12]
    SLICE_X52Y133        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.446    22.642 r  nolabel_line268/cal_divnum_inst/g0_b1__0__11_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.642    nolabel_line268/cal_divnum_inst/g0_b1__0__11_i_1_n_0
    SLICE_X52Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    22.700 r  nolabel_line268/cal_divnum_inst/g0_b4__11_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.700    nolabel_line268/cal_divnum_inst/g0_b4__11_i_1_n_0
    SLICE_X52Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    22.758 r  nolabel_line268/cal_divnum_inst/g0_b8__11_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.758    nolabel_line268/cal_divnum_inst/g0_b8__11_i_1_n_0
    SLICE_X52Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    22.953 r  nolabel_line268/cal_divnum_inst/divnum_reg[12]_i_1/CO[0]
                         net (fo=16, routed)          0.469    23.423    nolabel_line268/music_mem_inst/p_0_in1_out[11]
    SLICE_X53Y135        LUT5 (Prop_lut5_I4_O)        0.157    23.580 r  nolabel_line268/music_mem_inst/g0_b0__0__9/O
                         net (fo=1, routed)           0.000    23.580    nolabel_line268/cal_divnum_inst/g0_b1__0__10_0[0]
    SLICE_X53Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    23.904 r  nolabel_line268/cal_divnum_inst/g0_b1__0__10_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.904    nolabel_line268/cal_divnum_inst/g0_b1__0__10_i_1_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    23.962 r  nolabel_line268/cal_divnum_inst/g0_b4__10_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.962    nolabel_line268/cal_divnum_inst/g0_b4__10_i_1_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    24.020 r  nolabel_line268/cal_divnum_inst/g0_b8__10_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.020    nolabel_line268/cal_divnum_inst/g0_b8__10_i_1_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    24.215 r  nolabel_line268/cal_divnum_inst/divnum_reg[11]_i_1/CO[0]
                         net (fo=16, routed)          0.437    24.652    nolabel_line268/music_mem_inst/p_0_in1_out[10]
    SLICE_X49Y138        LUT5 (Prop_lut5_I4_O)        0.157    24.809 r  nolabel_line268/music_mem_inst/g0_b0__0__8/O
                         net (fo=1, routed)           0.000    24.809    nolabel_line268/cal_divnum_inst/g0_b1__0__9_0[0]
    SLICE_X49Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    25.133 r  nolabel_line268/cal_divnum_inst/g0_b1__0__9_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.133    nolabel_line268/cal_divnum_inst/g0_b1__0__9_i_1_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    25.191 r  nolabel_line268/cal_divnum_inst/g0_b4__9_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.191    nolabel_line268/cal_divnum_inst/g0_b4__9_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    25.249 r  nolabel_line268/cal_divnum_inst/g0_b8__9_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.249    nolabel_line268/cal_divnum_inst/g0_b8__9_i_1_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    25.444 r  nolabel_line268/cal_divnum_inst/divnum_reg[10]_i_1/CO[0]
                         net (fo=16, routed)          0.456    25.900    nolabel_line268/music_mem_inst/p_0_in1_out[9]
    SLICE_X48Y140        LUT5 (Prop_lut5_I4_O)        0.157    26.057 r  nolabel_line268/music_mem_inst/g0_b0__0__7/O
                         net (fo=1, routed)           0.000    26.057    nolabel_line268/cal_divnum_inst/g0_b1__0__8_0[0]
    SLICE_X48Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    26.381 r  nolabel_line268/cal_divnum_inst/g0_b1__0__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.381    nolabel_line268/cal_divnum_inst/g0_b1__0__8_i_1_n_0
    SLICE_X48Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.439 r  nolabel_line268/cal_divnum_inst/g0_b4__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.439    nolabel_line268/cal_divnum_inst/g0_b4__8_i_1_n_0
    SLICE_X48Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.497 r  nolabel_line268/cal_divnum_inst/g0_b8__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.497    nolabel_line268/cal_divnum_inst/g0_b8__8_i_1_n_0
    SLICE_X48Y143        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    26.692 r  nolabel_line268/cal_divnum_inst/divnum_reg[9]_i_1/CO[0]
                         net (fo=16, routed)          0.509    27.200    nolabel_line268/music_mem_inst/p_0_in1_out[8]
    SLICE_X49Y143        LUT5 (Prop_lut5_I4_O)        0.157    27.357 r  nolabel_line268/music_mem_inst/g0_b0__0__6/O
                         net (fo=1, routed)           0.000    27.357    nolabel_line268/cal_divnum_inst/g0_b1__0__7_0[0]
    SLICE_X49Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    27.681 r  nolabel_line268/cal_divnum_inst/g0_b1__0__7_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.681    nolabel_line268/cal_divnum_inst/g0_b1__0__7_i_1_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    27.739 r  nolabel_line268/cal_divnum_inst/g0_b4__7_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.739    nolabel_line268/cal_divnum_inst/g0_b4__7_i_1_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    27.797 r  nolabel_line268/cal_divnum_inst/g0_b8__7_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.797    nolabel_line268/cal_divnum_inst/g0_b8__7_i_1_n_0
    SLICE_X49Y146        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    27.992 r  nolabel_line268/cal_divnum_inst/divnum_reg[8]_i_1/CO[0]
                         net (fo=15, routed)          0.000    27.992    nolabel_line268/cal_divnum_inst/p_0_in1_out[7]
    SLICE_X49Y146        FDCE                                         r  nolabel_line268/cal_divnum_inst/divnum_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.284    14.464    nolabel_line268/cal_divnum_inst/clk_IBUF_BUFG
    SLICE_X49Y146        FDCE                                         r  nolabel_line268/cal_divnum_inst/divnum_reg[8]/C
                         clock pessimism              0.331    14.795    
                         clock uncertainty           -0.035    14.760    
    SLICE_X49Y146        FDCE (Setup_fdce_C_D)        0.037    14.797    nolabel_line268/cal_divnum_inst/divnum_reg[8]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                         -27.992    
  -------------------------------------------------------------------
                         slack                                -13.195    

Slack (VIOLATED) :        -11.895ns  (required time - arrival time)
  Source:                 nolabel_line268/music_mem_inst/music_reg[2]_rep_replica_4/C
                            (rising edge-triggered cell FDCE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line268/cal_divnum_inst/divnum_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        21.872ns  (logic 11.837ns (54.119%)  route 10.035ns (45.881%))
  Logic Levels:           70  (CARRY4=56 LUT4=1 LUT5=7 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 14.464 - 10.000 ) 
    Source Clock Delay      (SCD):    4.819ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.390     4.819    nolabel_line268/music_mem_inst/clk_IBUF_BUFG
    SLICE_X48Y113        FDCE                                         r  nolabel_line268/music_mem_inst/music_reg[2]_rep_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y113        FDCE (Prop_fdce_C_Q)         0.269     5.088 f  nolabel_line268/music_mem_inst/music_reg[2]_rep_replica_4/Q
                         net (fo=20, routed)          0.445     5.533    nolabel_line268/music_mem_inst/music_reg[2]_rep_n_0_repN_4
    SLICE_X49Y112        LUT4 (Prop_lut4_I2_O)        0.053     5.586 f  nolabel_line268/music_mem_inst/g0_b4/O
                         net (fo=6, routed)           0.665     6.250    nolabel_line268/music_mem_inst/music_reg[0]_rep_10
    SLICE_X51Y113        LUT5 (Prop_lut5_I1_O)        0.053     6.303 r  nolabel_line268/music_mem_inst/divnum[25]_i_2_comp/O
                         net (fo=1, routed)           0.194     6.497    nolabel_line268/music_mem_inst/music_reg[0]_rep_3
    SLICE_X51Y113        LUT6 (Prop_lut6_I4_O)        0.053     6.550 r  nolabel_line268/music_mem_inst/divnum[25]_i_1_comp/O
                         net (fo=18, routed)          0.469     7.019    nolabel_line268/music_mem_inst/music_reg[0]_rep_0
    SLICE_X49Y112        LUT5 (Prop_lut5_I4_O)        0.053     7.072 r  nolabel_line268/music_mem_inst/g0_b6__24/O
                         net (fo=2, routed)           0.520     7.592    nolabel_line268/cal_divnum_inst/divnum_reg[24]_2[2]
    SLICE_X51Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.831 r  nolabel_line268/cal_divnum_inst/g0_b5__23_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.831    nolabel_line268/cal_divnum_inst/g0_b5__23_i_1_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.889 r  nolabel_line268/cal_divnum_inst/divnum_reg[24]_i_1/CO[3]
                         net (fo=15, routed)          0.764     8.653    nolabel_line268/music_mem_inst/p_0_in1_out[23]
    SLICE_X50Y111        LUT6 (Prop_lut6_I4_O)        0.053     8.706 r  nolabel_line268/music_mem_inst/g0_b1__0__23/O
                         net (fo=1, routed)           0.000     8.706    nolabel_line268/cal_divnum_inst/g0_b1__0__22[1]
    SLICE_X50Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219     8.925 r  nolabel_line268/cal_divnum_inst/g0_b1__0__22_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.925    nolabel_line268/cal_divnum_inst/g0_b1__0__22_i_1_n_0
    SLICE_X50Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.985 r  nolabel_line268/cal_divnum_inst/g0_b4__22_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.985    nolabel_line268/cal_divnum_inst/g0_b4__22_i_1_n_0
    SLICE_X50Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.045 r  nolabel_line268/cal_divnum_inst/g0_b8__22_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.045    nolabel_line268/cal_divnum_inst/g0_b8__22_i_1_n_0
    SLICE_X50Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.188     9.233 r  nolabel_line268/cal_divnum_inst/divnum_reg[23]_i_1/CO[0]
                         net (fo=15, routed)          0.436     9.669    nolabel_line268/cal_divnum_inst/p_0_in1_out[22]
    SLICE_X49Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.446    10.115 r  nolabel_line268/cal_divnum_inst/g0_b1__0__21_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.115    nolabel_line268/cal_divnum_inst/g0_b1__0__21_i_1_n_0
    SLICE_X49Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.173 r  nolabel_line268/cal_divnum_inst/g0_b4__21_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.173    nolabel_line268/cal_divnum_inst/g0_b4__21_i_1_n_0
    SLICE_X49Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.231 r  nolabel_line268/cal_divnum_inst/g0_b8__21_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.231    nolabel_line268/cal_divnum_inst/g0_b8__21_i_1_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    10.426 r  nolabel_line268/cal_divnum_inst/divnum_reg[22]_i_1/CO[0]
                         net (fo=15, routed)          0.541    10.967    nolabel_line268/music_mem_inst/p_0_in1_out[21]
    SLICE_X48Y116        LUT6 (Prop_lut6_I4_O)        0.157    11.124 r  nolabel_line268/music_mem_inst/g0_b3__0__21/O
                         net (fo=1, routed)           0.000    11.124    nolabel_line268/cal_divnum_inst/g0_b4__20[0]
    SLICE_X48Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.437 r  nolabel_line268/cal_divnum_inst/g0_b4__20_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.437    nolabel_line268/cal_divnum_inst/g0_b4__20_i_1_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.495 r  nolabel_line268/cal_divnum_inst/g0_b8__20_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.495    nolabel_line268/cal_divnum_inst/g0_b8__20_i_1_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    11.690 r  nolabel_line268/cal_divnum_inst/divnum_reg[21]_i_1/CO[0]
                         net (fo=15, routed)          0.491    12.181    nolabel_line268/music_mem_inst/p_0_in1_out[20]
    SLICE_X49Y118        LUT5 (Prop_lut5_I4_O)        0.157    12.338 r  nolabel_line268/music_mem_inst/g0_b0__0__20/O
                         net (fo=1, routed)           0.000    12.338    nolabel_line268/cal_divnum_inst/g0_b1__0__19[0]
    SLICE_X49Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    12.662 r  nolabel_line268/cal_divnum_inst/g0_b1__0__19_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.662    nolabel_line268/cal_divnum_inst/g0_b1__0__19_i_1_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.720 r  nolabel_line268/cal_divnum_inst/g0_b4__19_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.720    nolabel_line268/cal_divnum_inst/g0_b4__19_i_1_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.778 r  nolabel_line268/cal_divnum_inst/g0_b8__19_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.778    nolabel_line268/cal_divnum_inst/g0_b8__19_i_1_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    12.973 r  nolabel_line268/cal_divnum_inst/divnum_reg[20]_i_1/CO[0]
                         net (fo=15, routed)          0.479    13.452    nolabel_line268/cal_divnum_inst/p_0_in1_out[19]
    SLICE_X48Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.450    13.902 r  nolabel_line268/cal_divnum_inst/g0_b1__0__18_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.902    nolabel_line268/cal_divnum_inst/g0_b1__0__18_i_1_n_0
    SLICE_X48Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    14.115 r  nolabel_line268/cal_divnum_inst/g0_b4__18_i_1/O[1]
                         net (fo=2, routed)           0.636    14.751    nolabel_line268/music_mem_inst/g0_b4__17_i_1[2]
    SLICE_X48Y124        LUT6 (Prop_lut6_I5_O)        0.152    14.903 r  nolabel_line268/music_mem_inst/g0_b5__18/O
                         net (fo=1, routed)           0.000    14.903    nolabel_line268/cal_divnum_inst/g0_b4__17[2]
    SLICE_X48Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    15.138 r  nolabel_line268/cal_divnum_inst/g0_b4__17_i_1/CO[3]
                         net (fo=1, routed)           0.008    15.146    nolabel_line268/cal_divnum_inst/g0_b4__17_i_1_n_0
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    15.204 r  nolabel_line268/cal_divnum_inst/g0_b8__17_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.204    nolabel_line268/cal_divnum_inst/g0_b8__17_i_1_n_0
    SLICE_X48Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    15.399 r  nolabel_line268/cal_divnum_inst/divnum_reg[18]_i_1/CO[0]
                         net (fo=15, routed)          0.536    15.935    nolabel_line268/cal_divnum_inst/p_0_in1_out[17]
    SLICE_X49Y123        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.450    16.385 r  nolabel_line268/cal_divnum_inst/g0_b1__0__16_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.385    nolabel_line268/cal_divnum_inst/g0_b1__0__16_i_1_n_0
    SLICE_X49Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    16.443 r  nolabel_line268/cal_divnum_inst/g0_b4__16_i_1/CO[3]
                         net (fo=1, routed)           0.008    16.451    nolabel_line268/cal_divnum_inst/g0_b4__16_i_1_n_0
    SLICE_X49Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    16.509 r  nolabel_line268/cal_divnum_inst/g0_b8__16_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.509    nolabel_line268/cal_divnum_inst/g0_b8__16_i_1_n_0
    SLICE_X49Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    16.704 r  nolabel_line268/cal_divnum_inst/divnum_reg[17]_i_1/CO[0]
                         net (fo=16, routed)          0.512    17.216    nolabel_line268/music_mem_inst/p_0_in1_out[16]
    SLICE_X50Y126        LUT5 (Prop_lut5_I4_O)        0.157    17.373 r  nolabel_line268/music_mem_inst/g0_b0__0__10/O
                         net (fo=1, routed)           0.000    17.373    nolabel_line268/cal_divnum_inst/g0_b1__0__15_0[0]
    SLICE_X50Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    17.683 r  nolabel_line268/cal_divnum_inst/g0_b1__0__15_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.683    nolabel_line268/cal_divnum_inst/g0_b1__0__15_i_1_n_0
    SLICE_X50Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    17.743 r  nolabel_line268/cal_divnum_inst/g0_b4__15_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.743    nolabel_line268/cal_divnum_inst/g0_b4__15_i_1_n_0
    SLICE_X50Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    17.803 r  nolabel_line268/cal_divnum_inst/g0_b8__15_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    nolabel_line268/cal_divnum_inst/g0_b8__15_i_1_n_0
    SLICE_X50Y129        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.188    17.991 r  nolabel_line268/cal_divnum_inst/divnum_reg[16]_i_1/CO[0]
                         net (fo=15, routed)          0.495    18.487    nolabel_line268/music_mem_inst/p_0_in1_out[15]
    SLICE_X51Y129        LUT6 (Prop_lut6_I4_O)        0.153    18.640 r  nolabel_line268/music_mem_inst/g0_b4__15/O
                         net (fo=1, routed)           0.000    18.640    nolabel_line268/cal_divnum_inst/g0_b4__14[1]
    SLICE_X51Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    18.964 r  nolabel_line268/cal_divnum_inst/g0_b4__14_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.964    nolabel_line268/cal_divnum_inst/g0_b4__14_i_1_n_0
    SLICE_X51Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    19.022 r  nolabel_line268/cal_divnum_inst/g0_b8__14_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.022    nolabel_line268/cal_divnum_inst/g0_b8__14_i_1_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    19.217 r  nolabel_line268/cal_divnum_inst/divnum_reg[15]_i_1/CO[0]
                         net (fo=15, routed)          0.476    19.693    nolabel_line268/music_mem_inst/p_0_in1_out[14]
    SLICE_X49Y131        LUT6 (Prop_lut6_I4_O)        0.157    19.850 r  nolabel_line268/music_mem_inst/g0_b4__14/O
                         net (fo=1, routed)           0.000    19.850    nolabel_line268/cal_divnum_inst/g0_b4__13[1]
    SLICE_X49Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    20.174 r  nolabel_line268/cal_divnum_inst/g0_b4__13_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.174    nolabel_line268/cal_divnum_inst/g0_b4__13_i_1_n_0
    SLICE_X49Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.232 r  nolabel_line268/cal_divnum_inst/g0_b8__13_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.232    nolabel_line268/cal_divnum_inst/g0_b8__13_i_1_n_0
    SLICE_X49Y133        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    20.427 r  nolabel_line268/cal_divnum_inst/divnum_reg[14]_i_1/CO[0]
                         net (fo=15, routed)          0.456    20.882    nolabel_line268/cal_divnum_inst/p_0_in1_out[13]
    SLICE_X50Y132        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.463    21.345 r  nolabel_line268/cal_divnum_inst/g0_b1__0__12_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.345    nolabel_line268/cal_divnum_inst/g0_b1__0__12_i_1_n_0
    SLICE_X50Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    21.405 r  nolabel_line268/cal_divnum_inst/g0_b4__12_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.405    nolabel_line268/cal_divnum_inst/g0_b4__12_i_1_n_0
    SLICE_X50Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    21.465 r  nolabel_line268/cal_divnum_inst/g0_b8__12_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.465    nolabel_line268/cal_divnum_inst/g0_b8__12_i_1_n_0
    SLICE_X50Y135        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.188    21.653 r  nolabel_line268/cal_divnum_inst/divnum_reg[13]_i_1/CO[0]
                         net (fo=15, routed)          0.543    22.196    nolabel_line268/cal_divnum_inst/p_0_in1_out[12]
    SLICE_X52Y133        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.446    22.642 r  nolabel_line268/cal_divnum_inst/g0_b1__0__11_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.642    nolabel_line268/cal_divnum_inst/g0_b1__0__11_i_1_n_0
    SLICE_X52Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    22.700 r  nolabel_line268/cal_divnum_inst/g0_b4__11_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.700    nolabel_line268/cal_divnum_inst/g0_b4__11_i_1_n_0
    SLICE_X52Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    22.758 r  nolabel_line268/cal_divnum_inst/g0_b8__11_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.758    nolabel_line268/cal_divnum_inst/g0_b8__11_i_1_n_0
    SLICE_X52Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    22.953 r  nolabel_line268/cal_divnum_inst/divnum_reg[12]_i_1/CO[0]
                         net (fo=16, routed)          0.469    23.423    nolabel_line268/music_mem_inst/p_0_in1_out[11]
    SLICE_X53Y135        LUT5 (Prop_lut5_I4_O)        0.157    23.580 r  nolabel_line268/music_mem_inst/g0_b0__0__9/O
                         net (fo=1, routed)           0.000    23.580    nolabel_line268/cal_divnum_inst/g0_b1__0__10_0[0]
    SLICE_X53Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    23.904 r  nolabel_line268/cal_divnum_inst/g0_b1__0__10_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.904    nolabel_line268/cal_divnum_inst/g0_b1__0__10_i_1_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    23.962 r  nolabel_line268/cal_divnum_inst/g0_b4__10_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.962    nolabel_line268/cal_divnum_inst/g0_b4__10_i_1_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    24.020 r  nolabel_line268/cal_divnum_inst/g0_b8__10_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.020    nolabel_line268/cal_divnum_inst/g0_b8__10_i_1_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    24.215 r  nolabel_line268/cal_divnum_inst/divnum_reg[11]_i_1/CO[0]
                         net (fo=16, routed)          0.437    24.652    nolabel_line268/music_mem_inst/p_0_in1_out[10]
    SLICE_X49Y138        LUT5 (Prop_lut5_I4_O)        0.157    24.809 r  nolabel_line268/music_mem_inst/g0_b0__0__8/O
                         net (fo=1, routed)           0.000    24.809    nolabel_line268/cal_divnum_inst/g0_b1__0__9_0[0]
    SLICE_X49Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    25.133 r  nolabel_line268/cal_divnum_inst/g0_b1__0__9_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.133    nolabel_line268/cal_divnum_inst/g0_b1__0__9_i_1_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    25.191 r  nolabel_line268/cal_divnum_inst/g0_b4__9_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.191    nolabel_line268/cal_divnum_inst/g0_b4__9_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    25.249 r  nolabel_line268/cal_divnum_inst/g0_b8__9_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.249    nolabel_line268/cal_divnum_inst/g0_b8__9_i_1_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    25.444 r  nolabel_line268/cal_divnum_inst/divnum_reg[10]_i_1/CO[0]
                         net (fo=16, routed)          0.456    25.900    nolabel_line268/music_mem_inst/p_0_in1_out[9]
    SLICE_X48Y140        LUT5 (Prop_lut5_I4_O)        0.157    26.057 r  nolabel_line268/music_mem_inst/g0_b0__0__7/O
                         net (fo=1, routed)           0.000    26.057    nolabel_line268/cal_divnum_inst/g0_b1__0__8_0[0]
    SLICE_X48Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    26.381 r  nolabel_line268/cal_divnum_inst/g0_b1__0__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.381    nolabel_line268/cal_divnum_inst/g0_b1__0__8_i_1_n_0
    SLICE_X48Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.439 r  nolabel_line268/cal_divnum_inst/g0_b4__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.439    nolabel_line268/cal_divnum_inst/g0_b4__8_i_1_n_0
    SLICE_X48Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.497 r  nolabel_line268/cal_divnum_inst/g0_b8__8_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.497    nolabel_line268/cal_divnum_inst/g0_b8__8_i_1_n_0
    SLICE_X48Y143        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.195    26.692 r  nolabel_line268/cal_divnum_inst/divnum_reg[9]_i_1/CO[0]
                         net (fo=16, routed)          0.000    26.692    nolabel_line268/cal_divnum_inst/p_0_in1_out[8]
    SLICE_X48Y143        FDCE                                         r  nolabel_line268/cal_divnum_inst/divnum_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.284    14.464    nolabel_line268/cal_divnum_inst/clk_IBUF_BUFG
    SLICE_X48Y143        FDCE                                         r  nolabel_line268/cal_divnum_inst/divnum_reg[9]/C
                         clock pessimism              0.331    14.795    
                         clock uncertainty           -0.035    14.760    
    SLICE_X48Y143        FDCE (Setup_fdce_C_D)        0.037    14.797    nolabel_line268/cal_divnum_inst/divnum_reg[9]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                         -26.692    
  -------------------------------------------------------------------
                         slack                                -11.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 uut1/clk_100_inst/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut1/clk_100_inst/clk_100_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.174ns (46.032%)  route 0.204ns (53.968%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.530     1.776    uut1/clk_100_inst/clk_IBUF_BUFG
    SLICE_X54Y127        FDRE                                         r  uut1/clk_100_inst/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y127        FDRE (Prop_fdre_C_Q)         0.118     1.894 r  uut1/clk_100_inst/cnt_reg[18]/Q
                         net (fo=2, routed)           0.064     1.958    uut1/clk_100_inst/cnt_reg[18]
    SLICE_X55Y127        LUT6 (Prop_lut6_I2_O)        0.028     1.986 r  uut1/clk_100_inst/cnt[0]_i_1__2/O
                         net (fo=27, routed)          0.140     2.126    uut1/clk_100_inst/clear
    SLICE_X57Y127        LUT2 (Prop_lut2_I0_O)        0.028     2.154 r  uut1/clk_100_inst/clk_100_i_1/O
                         net (fo=1, routed)           0.000     2.154    uut1/clk_100_inst/clk_100_i_1_n_0
    SLICE_X57Y127        FDRE                                         r  uut1/clk_100_inst/clk_100_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.727     2.212    uut1/clk_100_inst/clk_IBUF_BUFG
    SLICE_X57Y127        FDRE                                         r  uut1/clk_100_inst/clk_100_reg/C
                         clock pessimism             -0.247     1.965    
    SLICE_X57Y127        FDRE (Hold_fdre_C_D)         0.060     2.025    uut1/clk_100_inst/clk_100_reg
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 keyb/ps2_clk_falg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb/negedge_ps2_clk_shift_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.171ns (72.698%)  route 0.064ns (27.302%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.544     1.790    keyb/clk_IBUF_BUFG
    SLICE_X44Y116        FDRE                                         r  keyb/ps2_clk_falg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y116        FDRE (Prop_fdre_C_Q)         0.107     1.897 r  keyb/ps2_clk_falg2_reg/Q
                         net (fo=2, routed)           0.064     1.961    keyb/ps2_clk_falg2
    SLICE_X44Y116        LUT2 (Prop_lut2_I0_O)        0.064     2.025 r  keyb/negedge_ps2_clk_shift_i_1/O
                         net (fo=1, routed)           0.000     2.025    keyb/negedge_ps2_clk
    SLICE_X44Y116        FDRE                                         r  keyb/negedge_ps2_clk_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.740     2.225    keyb/clk_IBUF_BUFG
    SLICE_X44Y116        FDRE                                         r  keyb/negedge_ps2_clk_shift_reg/C
                         clock pessimism             -0.435     1.790    
    SLICE_X44Y116        FDRE (Hold_fdre_C_D)         0.087     1.877    keyb/negedge_ps2_clk_shift_reg
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 GenerateRedraw/old_btn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GenerateRedraw/Load_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.157ns (73.339%)  route 0.057ns (26.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.532     1.778    GenerateRedraw/clk_IBUF_BUFG
    SLICE_X52Y122        FDRE                                         r  GenerateRedraw/old_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDRE (Prop_fdre_C_Q)         0.091     1.869 r  GenerateRedraw/old_btn_reg/Q
                         net (fo=1, routed)           0.057     1.926    GenerateRedraw/old_btn
    SLICE_X52Y122        LUT2 (Prop_lut2_I0_O)        0.066     1.992 r  GenerateRedraw/Load_out_i_1/O
                         net (fo=1, routed)           0.000     1.992    GenerateRedraw/Load_out_i_1_n_0
    SLICE_X52Y122        FDRE                                         r  GenerateRedraw/Load_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.729     2.214    GenerateRedraw/clk_IBUF_BUFG
    SLICE_X52Y122        FDRE                                         r  GenerateRedraw/Load_out_reg/C
                         clock pessimism             -0.436     1.778    
    SLICE_X52Y122        FDRE (Hold_fdre_C_D)         0.060     1.838    GenerateRedraw/Load_out_reg
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 keyb/data_expand_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb/data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.118ns (51.513%)  route 0.111ns (48.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.542     1.788    keyb/clk_IBUF_BUFG
    SLICE_X46Y118        FDRE                                         r  keyb/data_expand_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y118        FDRE (Prop_fdre_C_Q)         0.118     1.906 r  keyb/data_expand_reg/Q
                         net (fo=2, routed)           0.111     2.017    keyb/data_expand_reg_n_0
    SLICE_X47Y118        FDRE                                         r  keyb/data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.738     2.223    keyb/clk_IBUF_BUFG
    SLICE_X47Y118        FDRE                                         r  keyb/data_reg[9]/C
                         clock pessimism             -0.424     1.799    
    SLICE_X47Y118        FDRE (Hold_fdre_C_D)         0.047     1.846    keyb/data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 keyb/temp_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb/data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.414%)  route 0.107ns (47.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.541     1.787    keyb/clk_IBUF_BUFG
    SLICE_X46Y119        FDRE                                         r  keyb/temp_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDRE (Prop_fdre_C_Q)         0.118     1.905 r  keyb/temp_data_reg[3]/Q
                         net (fo=2, routed)           0.107     2.012    keyb/temp_data[3]
    SLICE_X47Y118        FDRE                                         r  keyb/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.738     2.223    keyb/clk_IBUF_BUFG
    SLICE_X47Y118        FDRE                                         r  keyb/data_reg[3]/C
                         clock pessimism             -0.423     1.800    
    SLICE_X47Y118        FDRE (Hold_fdre_C_D)         0.041     1.841    keyb/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 keyb/data_break_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb/data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.118ns (51.739%)  route 0.110ns (48.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.542     1.788    keyb/clk_IBUF_BUFG
    SLICE_X46Y118        FDRE                                         r  keyb/data_break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y118        FDRE (Prop_fdre_C_Q)         0.118     1.906 r  keyb/data_break_reg/Q
                         net (fo=2, routed)           0.110     2.016    keyb/data_break_reg_n_0
    SLICE_X47Y118        FDRE                                         r  keyb/data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.738     2.223    keyb/clk_IBUF_BUFG
    SLICE_X47Y118        FDRE                                         r  keyb/data_reg[8]/C
                         clock pessimism             -0.424     1.799    
    SLICE_X47Y118        FDRE (Hold_fdre_C_D)         0.043     1.842    keyb/data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.118ns (50.185%)  route 0.117ns (49.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.580     1.826    <hidden>
    SLICE_X22Y103        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y103        FDRE (Prop_fdre_C_Q)         0.118     1.944 r  <hidden>
                         net (fo=7, routed)           0.117     2.061    <hidden>
    SLICE_X22Y102        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.780     2.265    <hidden>
    SLICE_X22Y102        FDRE                                         r  <hidden>
                         clock pessimism             -0.424     1.841    
    SLICE_X22Y102        FDRE (Hold_fdre_C_D)         0.037     1.878    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 keyb/data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb/space_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.157ns (59.048%)  route 0.109ns (40.952%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.542     1.788    keyb/clk_IBUF_BUFG
    SLICE_X47Y118        FDRE                                         r  keyb/data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y118        FDRE (Prop_fdre_C_Q)         0.091     1.879 r  keyb/data_reg[9]/Q
                         net (fo=2, routed)           0.109     1.988    keyb/data_reg_n_0_[9]
    SLICE_X47Y116        LUT5 (Prop_lut5_I3_O)        0.066     2.054 r  keyb/space_i_1/O
                         net (fo=1, routed)           0.000     2.054    keyb/space_i_1_n_0
    SLICE_X47Y116        FDRE                                         r  keyb/space_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.740     2.225    keyb/clk_IBUF_BUFG
    SLICE_X47Y116        FDRE                                         r  keyb/space_reg/C
                         clock pessimism             -0.423     1.802    
    SLICE_X47Y116        FDRE (Hold_fdre_C_D)         0.060     1.862    keyb/space_reg
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.118ns (47.324%)  route 0.131ns (52.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.541     1.787    <hidden>
    SLICE_X46Y130        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y130        FDRE (Prop_fdre_C_Q)         0.118     1.905 r  <hidden>
                         net (fo=16, routed)          0.131     2.036    <hidden>
    SLICE_X47Y129        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.736     2.221    <hidden>
    SLICE_X47Y129        FDRE                                         r  <hidden>
                         clock pessimism             -0.423     1.798    
    SLICE_X47Y129        FDRE (Hold_fdre_C_D)         0.040     1.838    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 signalfrequency/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signalfrequency/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.129ns (47.905%)  route 0.140ns (52.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.540     1.786    signalfrequency/clk_IBUF_BUFG
    SLICE_X55Y142        FDRE                                         r  signalfrequency/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y142        FDRE (Prop_fdre_C_Q)         0.100     1.886 f  signalfrequency/count_reg[0]/Q
                         net (fo=3, routed)           0.140     2.026    signalfrequency/count[0]
    SLICE_X55Y142        LUT1 (Prop_lut1_I0_O)        0.029     2.055 r  signalfrequency/count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.055    signalfrequency/p_1_in[0]
    SLICE_X55Y142        FDRE                                         r  signalfrequency/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.739     2.224    signalfrequency/clk_IBUF_BUFG
    SLICE_X55Y142        FDRE                                         r  signalfrequency/count_reg[0]/C
                         clock pessimism             -0.438     1.786    
    SLICE_X55Y142        FDRE (Hold_fdre_C_D)         0.070     1.856    signalfrequency/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451         10.000      7.549      RAMB36_X5Y18   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451         10.000      7.549      RAMB36_X5Y19   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451         10.000      7.549      RAMB36_X4Y13   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451         10.000      7.549      RAMB36_X4Y14   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451         10.000      7.549      RAMB36_X5Y20   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451         10.000      7.549      RAMB36_X5Y21   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451         10.000      7.549      RAMB36_X3Y21   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451         10.000      7.549      RAMB36_X3Y22   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451         10.000      7.549      RAMB36_X4Y15   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451         10.000      7.549      RAMB36_X4Y16   <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X52Y122  GenerateRedraw/old_btn_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X52Y122  GenerateRedraw/old_btn_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X46Y117  keyb/data_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X46Y117  keyb/data_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X47Y118  keyb/data_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X47Y118  keyb/data_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X44Y117  keyb/num_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X44Y117  keyb/num_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X44Y116  keyb/ps2_clk_falg2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X44Y116  keyb/ps2_clk_falg2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X52Y122  GenerateRedraw/Load_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X52Y122  GenerateRedraw/Load_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X52Y122  GenerateRedraw/old_btn_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X52Y122  GenerateRedraw/old_btn_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X58Y72   <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X58Y72   <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X58Y74   <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X58Y74   <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X56Y85   <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X56Y85   <hidden>



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk100MHZ
  To Clock:  clk100MHZ

Setup :            0  Failing Endpoints,  Worst Slack        3.723ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.770ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.723ns  (required time - arrival time)
  Source:                 keyb/enter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line268/cal_divnum_inst/divnum_reg[2]/CLR
                            (recovery check against rising-edge clock clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        5.751ns  (logic 0.332ns (5.773%)  route 5.419ns (94.227%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 14.452 - 10.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.391     4.820    keyb/clk_IBUF_BUFG
    SLICE_X47Y116        FDRE                                         r  keyb/enter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.269     5.089 f  keyb/enter_reg/Q
                         net (fo=5, routed)           0.939     6.029    keyb/enter
    SLICE_X53Y112        LUT2 (Prop_lut2_I0_O)        0.063     6.092 f  keyb/count[26]_i_2/O
                         net (fo=129, routed)         4.479    10.571    nolabel_line268/cal_divnum_inst/divnum_reg[25]_1
    SLICE_X49Y159        FDCE                                         f  nolabel_line268/cal_divnum_inst/divnum_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.272    14.452    nolabel_line268/cal_divnum_inst/clk_IBUF_BUFG
    SLICE_X49Y159        FDCE                                         r  nolabel_line268/cal_divnum_inst/divnum_reg[2]/C
                         clock pessimism              0.249    14.701    
                         clock uncertainty           -0.035    14.666    
    SLICE_X49Y159        FDCE (Recov_fdce_C_CLR)     -0.372    14.294    nolabel_line268/cal_divnum_inst/divnum_reg[2]
  -------------------------------------------------------------------
                         required time                         14.294    
                         arrival time                         -10.571    
  -------------------------------------------------------------------
                         slack                                  3.723    

Slack (MET) :             3.921ns  (required time - arrival time)
  Source:                 keyb/enter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line268/cal_divnum_inst/divnum_reg[0]/CLR
                            (recovery check against rising-edge clock clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        5.612ns  (logic 0.332ns (5.916%)  route 5.280ns (94.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 14.448 - 10.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.391     4.820    keyb/clk_IBUF_BUFG
    SLICE_X47Y116        FDRE                                         r  keyb/enter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.269     5.089 f  keyb/enter_reg/Q
                         net (fo=5, routed)           0.939     6.029    keyb/enter
    SLICE_X53Y112        LUT2 (Prop_lut2_I0_O)        0.063     6.092 f  keyb/count[26]_i_2/O
                         net (fo=129, routed)         4.341    10.432    nolabel_line268/cal_divnum_inst/divnum_reg[25]_1
    SLICE_X50Y162        FDCE                                         f  nolabel_line268/cal_divnum_inst/divnum_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.268    14.448    nolabel_line268/cal_divnum_inst/clk_IBUF_BUFG
    SLICE_X50Y162        FDCE                                         r  nolabel_line268/cal_divnum_inst/divnum_reg[0]/C
                         clock pessimism              0.249    14.697    
                         clock uncertainty           -0.035    14.662    
    SLICE_X50Y162        FDCE (Recov_fdce_C_CLR)     -0.309    14.353    nolabel_line268/cal_divnum_inst/divnum_reg[0]
  -------------------------------------------------------------------
                         required time                         14.353    
                         arrival time                         -10.432    
  -------------------------------------------------------------------
                         slack                                  3.921    

Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 keyb/enter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line268/cal_divnum_inst/divnum_reg[1]/CLR
                            (recovery check against rising-edge clock clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        5.515ns  (logic 0.332ns (6.020%)  route 5.183ns (93.980%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.449ns = ( 14.449 - 10.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.391     4.820    keyb/clk_IBUF_BUFG
    SLICE_X47Y116        FDRE                                         r  keyb/enter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.269     5.089 f  keyb/enter_reg/Q
                         net (fo=5, routed)           0.939     6.029    keyb/enter
    SLICE_X53Y112        LUT2 (Prop_lut2_I0_O)        0.063     6.092 f  keyb/count[26]_i_2/O
                         net (fo=129, routed)         4.243    10.335    nolabel_line268/cal_divnum_inst/divnum_reg[25]_1
    SLICE_X51Y161        FDCE                                         f  nolabel_line268/cal_divnum_inst/divnum_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.269    14.449    nolabel_line268/cal_divnum_inst/clk_IBUF_BUFG
    SLICE_X51Y161        FDCE                                         r  nolabel_line268/cal_divnum_inst/divnum_reg[1]/C
                         clock pessimism              0.249    14.698    
                         clock uncertainty           -0.035    14.663    
    SLICE_X51Y161        FDCE (Recov_fdce_C_CLR)     -0.372    14.291    nolabel_line268/cal_divnum_inst/divnum_reg[1]
  -------------------------------------------------------------------
                         required time                         14.291    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                  3.956    

Slack (MET) :             4.079ns  (required time - arrival time)
  Source:                 keyb/enter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line268/cal_divnum_inst/divnum_reg[3]/CLR
                            (recovery check against rising-edge clock clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 0.332ns (6.084%)  route 5.125ns (93.916%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 14.451 - 10.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.391     4.820    keyb/clk_IBUF_BUFG
    SLICE_X47Y116        FDRE                                         r  keyb/enter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.269     5.089 f  keyb/enter_reg/Q
                         net (fo=5, routed)           0.939     6.029    keyb/enter
    SLICE_X53Y112        LUT2 (Prop_lut2_I0_O)        0.063     6.092 f  keyb/count[26]_i_2/O
                         net (fo=129, routed)         4.185    10.277    nolabel_line268/cal_divnum_inst/divnum_reg[25]_1
    SLICE_X50Y157        FDCE                                         f  nolabel_line268/cal_divnum_inst/divnum_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.271    14.451    nolabel_line268/cal_divnum_inst/clk_IBUF_BUFG
    SLICE_X50Y157        FDCE                                         r  nolabel_line268/cal_divnum_inst/divnum_reg[3]/C
                         clock pessimism              0.249    14.700    
                         clock uncertainty           -0.035    14.665    
    SLICE_X50Y157        FDCE (Recov_fdce_C_CLR)     -0.309    14.356    nolabel_line268/cal_divnum_inst/divnum_reg[3]
  -------------------------------------------------------------------
                         required time                         14.356    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                  4.079    

Slack (MET) :             4.132ns  (required time - arrival time)
  Source:                 keyb/enter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line268/cal_divnum_inst/divnum_reg[4]/CLR
                            (recovery check against rising-edge clock clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        5.341ns  (logic 0.332ns (6.216%)  route 5.009ns (93.784%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 14.451 - 10.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.391     4.820    keyb/clk_IBUF_BUFG
    SLICE_X47Y116        FDRE                                         r  keyb/enter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.269     5.089 f  keyb/enter_reg/Q
                         net (fo=5, routed)           0.939     6.029    keyb/enter
    SLICE_X53Y112        LUT2 (Prop_lut2_I0_O)        0.063     6.092 f  keyb/count[26]_i_2/O
                         net (fo=129, routed)         4.070    10.161    nolabel_line268/cal_divnum_inst/divnum_reg[25]_1
    SLICE_X51Y155        FDCE                                         f  nolabel_line268/cal_divnum_inst/divnum_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.271    14.451    nolabel_line268/cal_divnum_inst/clk_IBUF_BUFG
    SLICE_X51Y155        FDCE                                         r  nolabel_line268/cal_divnum_inst/divnum_reg[4]/C
                         clock pessimism              0.249    14.700    
                         clock uncertainty           -0.035    14.665    
    SLICE_X51Y155        FDCE (Recov_fdce_C_CLR)     -0.372    14.293    nolabel_line268/cal_divnum_inst/divnum_reg[4]
  -------------------------------------------------------------------
                         required time                         14.293    
                         arrival time                         -10.161    
  -------------------------------------------------------------------
                         slack                                  4.132    

Slack (MET) :             4.202ns  (required time - arrival time)
  Source:                 keyb/enter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line268/cal_divnum_inst/divnum_reg[6]/CLR
                            (recovery check against rising-edge clock clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 0.332ns (6.298%)  route 4.939ns (93.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 14.452 - 10.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.391     4.820    keyb/clk_IBUF_BUFG
    SLICE_X47Y116        FDRE                                         r  keyb/enter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.269     5.089 f  keyb/enter_reg/Q
                         net (fo=5, routed)           0.939     6.029    keyb/enter
    SLICE_X53Y112        LUT2 (Prop_lut2_I0_O)        0.063     6.092 f  keyb/count[26]_i_2/O
                         net (fo=129, routed)         4.000    10.091    nolabel_line268/cal_divnum_inst/divnum_reg[25]_1
    SLICE_X51Y150        FDCE                                         f  nolabel_line268/cal_divnum_inst/divnum_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.272    14.452    nolabel_line268/cal_divnum_inst/clk_IBUF_BUFG
    SLICE_X51Y150        FDCE                                         r  nolabel_line268/cal_divnum_inst/divnum_reg[6]/C
                         clock pessimism              0.249    14.701    
                         clock uncertainty           -0.035    14.666    
    SLICE_X51Y150        FDCE (Recov_fdce_C_CLR)     -0.372    14.294    nolabel_line268/cal_divnum_inst/divnum_reg[6]
  -------------------------------------------------------------------
                         required time                         14.294    
                         arrival time                         -10.091    
  -------------------------------------------------------------------
                         slack                                  4.202    

Slack (MET) :             4.324ns  (required time - arrival time)
  Source:                 keyb/enter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line268/cal_divnum_inst/divnum_reg[5]/CLR
                            (recovery check against rising-edge clock clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        5.211ns  (logic 0.332ns (6.371%)  route 4.879ns (93.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 14.451 - 10.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.391     4.820    keyb/clk_IBUF_BUFG
    SLICE_X47Y116        FDRE                                         r  keyb/enter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.269     5.089 f  keyb/enter_reg/Q
                         net (fo=5, routed)           0.939     6.029    keyb/enter
    SLICE_X53Y112        LUT2 (Prop_lut2_I0_O)        0.063     6.092 f  keyb/count[26]_i_2/O
                         net (fo=129, routed)         3.940    10.032    nolabel_line268/cal_divnum_inst/divnum_reg[25]_1
    SLICE_X50Y153        FDCE                                         f  nolabel_line268/cal_divnum_inst/divnum_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.271    14.451    nolabel_line268/cal_divnum_inst/clk_IBUF_BUFG
    SLICE_X50Y153        FDCE                                         r  nolabel_line268/cal_divnum_inst/divnum_reg[5]/C
                         clock pessimism              0.249    14.700    
                         clock uncertainty           -0.035    14.665    
    SLICE_X50Y153        FDCE (Recov_fdce_C_CLR)     -0.309    14.356    nolabel_line268/cal_divnum_inst/divnum_reg[5]
  -------------------------------------------------------------------
                         required time                         14.356    
                         arrival time                         -10.032    
  -------------------------------------------------------------------
                         slack                                  4.324    

Slack (MET) :             4.439ns  (required time - arrival time)
  Source:                 keyb/enter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line268/cal_divnum_inst/divnum_reg[7]/PRE
                            (recovery check against rising-edge clock clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        5.155ns  (logic 0.332ns (6.441%)  route 4.823ns (93.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 14.463 - 10.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.391     4.820    keyb/clk_IBUF_BUFG
    SLICE_X47Y116        FDRE                                         r  keyb/enter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.269     5.089 f  keyb/enter_reg/Q
                         net (fo=5, routed)           0.939     6.029    keyb/enter
    SLICE_X53Y112        LUT2 (Prop_lut2_I0_O)        0.063     6.092 f  keyb/count[26]_i_2/O
                         net (fo=129, routed)         3.883     9.975    nolabel_line268/cal_divnum_inst/divnum_reg[25]_1
    SLICE_X50Y148        FDPE                                         f  nolabel_line268/cal_divnum_inst/divnum_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.283    14.463    nolabel_line268/cal_divnum_inst/clk_IBUF_BUFG
    SLICE_X50Y148        FDPE                                         r  nolabel_line268/cal_divnum_inst/divnum_reg[7]/C
                         clock pessimism              0.331    14.794    
                         clock uncertainty           -0.035    14.759    
    SLICE_X50Y148        FDPE (Recov_fdpe_C_PRE)     -0.345    14.414    nolabel_line268/cal_divnum_inst/divnum_reg[7]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                  4.439    

Slack (MET) :             4.646ns  (required time - arrival time)
  Source:                 keyb/enter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line268/cal_divnum_inst/divnum_reg[8]/CLR
                            (recovery check against rising-edge clock clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        4.921ns  (logic 0.332ns (6.746%)  route 4.589ns (93.254%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 14.464 - 10.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.391     4.820    keyb/clk_IBUF_BUFG
    SLICE_X47Y116        FDRE                                         r  keyb/enter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.269     5.089 f  keyb/enter_reg/Q
                         net (fo=5, routed)           0.939     6.029    keyb/enter
    SLICE_X53Y112        LUT2 (Prop_lut2_I0_O)        0.063     6.092 f  keyb/count[26]_i_2/O
                         net (fo=129, routed)         3.650     9.742    nolabel_line268/cal_divnum_inst/divnum_reg[25]_1
    SLICE_X49Y146        FDCE                                         f  nolabel_line268/cal_divnum_inst/divnum_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.284    14.464    nolabel_line268/cal_divnum_inst/clk_IBUF_BUFG
    SLICE_X49Y146        FDCE                                         r  nolabel_line268/cal_divnum_inst/divnum_reg[8]/C
                         clock pessimism              0.331    14.795    
                         clock uncertainty           -0.035    14.760    
    SLICE_X49Y146        FDCE (Recov_fdce_C_CLR)     -0.372    14.388    nolabel_line268/cal_divnum_inst/divnum_reg[8]
  -------------------------------------------------------------------
                         required time                         14.388    
                         arrival time                          -9.742    
  -------------------------------------------------------------------
                         slack                                  4.646    

Slack (MET) :             4.871ns  (required time - arrival time)
  Source:                 keyb/enter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line268/cal_divnum_inst/divnum_reg[9]/CLR
                            (recovery check against rising-edge clock clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 0.332ns (7.069%)  route 4.365ns (92.931%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 14.464 - 10.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.391     4.820    keyb/clk_IBUF_BUFG
    SLICE_X47Y116        FDRE                                         r  keyb/enter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.269     5.089 f  keyb/enter_reg/Q
                         net (fo=5, routed)           0.939     6.029    keyb/enter
    SLICE_X53Y112        LUT2 (Prop_lut2_I0_O)        0.063     6.092 f  keyb/count[26]_i_2/O
                         net (fo=129, routed)         3.426     9.517    nolabel_line268/cal_divnum_inst/divnum_reg[25]_1
    SLICE_X48Y143        FDCE                                         f  nolabel_line268/cal_divnum_inst/divnum_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.284    14.464    nolabel_line268/cal_divnum_inst/clk_IBUF_BUFG
    SLICE_X48Y143        FDCE                                         r  nolabel_line268/cal_divnum_inst/divnum_reg[9]/C
                         clock pessimism              0.331    14.795    
                         clock uncertainty           -0.035    14.760    
    SLICE_X48Y143        FDCE (Recov_fdce_C_CLR)     -0.372    14.388    nolabel_line268/cal_divnum_inst/divnum_reg[9]
  -------------------------------------------------------------------
                         required time                         14.388    
                         arrival time                          -9.517    
  -------------------------------------------------------------------
                         slack                                  4.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 keyb/enter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line268/music_mem_inst/music_reg[1]_rep_replica/CLR
                            (removal check against rising-edge clock clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.131ns (19.127%)  route 0.554ns (80.873%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.544     1.790    keyb/clk_IBUF_BUFG
    SLICE_X47Y116        FDRE                                         r  keyb/enter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.100     1.890 f  keyb/enter_reg/Q
                         net (fo=5, routed)           0.426     2.316    keyb/enter
    SLICE_X53Y112        LUT2 (Prop_lut2_I0_O)        0.031     2.347 f  keyb/count[26]_i_2/O
                         net (fo=129, routed)         0.128     2.475    nolabel_line268/music_mem_inst/music_reg[0]_rep__1_32
    SLICE_X53Y113        FDCE                                         f  nolabel_line268/music_mem_inst/music_reg[1]_rep_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.737     2.222    nolabel_line268/music_mem_inst/clk_IBUF_BUFG
    SLICE_X53Y113        FDCE                                         r  nolabel_line268/music_mem_inst/music_reg[1]_rep_replica/C
                         clock pessimism             -0.407     1.815    
    SLICE_X53Y113        FDCE (Remov_fdce_C_CLR)     -0.110     1.705    nolabel_line268/music_mem_inst/music_reg[1]_rep_replica
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 keyb/enter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line268/music_mem_inst/music_reg[0]_rep_replica_2/CLR
                            (removal check against rising-edge clock clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.131ns (19.062%)  route 0.556ns (80.938%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.544     1.790    keyb/clk_IBUF_BUFG
    SLICE_X47Y116        FDRE                                         r  keyb/enter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.100     1.890 f  keyb/enter_reg/Q
                         net (fo=5, routed)           0.426     2.316    keyb/enter
    SLICE_X53Y112        LUT2 (Prop_lut2_I0_O)        0.031     2.347 f  keyb/count[26]_i_2/O
                         net (fo=129, routed)         0.130     2.477    nolabel_line268/music_mem_inst/music_reg[0]_rep__1_32
    SLICE_X52Y113        FDCE                                         f  nolabel_line268/music_mem_inst/music_reg[0]_rep_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.737     2.222    nolabel_line268/music_mem_inst/clk_IBUF_BUFG
    SLICE_X52Y113        FDCE                                         r  nolabel_line268/music_mem_inst/music_reg[0]_rep_replica_2/C
                         clock pessimism             -0.407     1.815    
    SLICE_X52Y113        FDCE (Remov_fdce_C_CLR)     -0.110     1.705    nolabel_line268/music_mem_inst/music_reg[0]_rep_replica_2
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 keyb/enter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line268/music_mem_inst/music_reg[1]_rep_replica_4/CLR
                            (removal check against rising-edge clock clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.131ns (17.793%)  route 0.605ns (82.207%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.544     1.790    keyb/clk_IBUF_BUFG
    SLICE_X47Y116        FDRE                                         r  keyb/enter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.100     1.890 f  keyb/enter_reg/Q
                         net (fo=5, routed)           0.426     2.316    keyb/enter
    SLICE_X53Y112        LUT2 (Prop_lut2_I0_O)        0.031     2.347 f  keyb/count[26]_i_2/O
                         net (fo=129, routed)         0.179     2.526    nolabel_line268/music_mem_inst/music_reg[0]_rep__1_32
    SLICE_X53Y114        FDCE                                         f  nolabel_line268/music_mem_inst/music_reg[1]_rep_replica_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.737     2.222    nolabel_line268/music_mem_inst/clk_IBUF_BUFG
    SLICE_X53Y114        FDCE                                         r  nolabel_line268/music_mem_inst/music_reg[1]_rep_replica_4/C
                         clock pessimism             -0.407     1.815    
    SLICE_X53Y114        FDCE (Remov_fdce_C_CLR)     -0.110     1.705    nolabel_line268/music_mem_inst/music_reg[1]_rep_replica_4
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           2.526    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 keyb/enter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line268/music_mem_inst/music_reg[2]_rep_replica_2/CLR
                            (removal check against rising-edge clock clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.131ns (17.793%)  route 0.605ns (82.207%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.544     1.790    keyb/clk_IBUF_BUFG
    SLICE_X47Y116        FDRE                                         r  keyb/enter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.100     1.890 f  keyb/enter_reg/Q
                         net (fo=5, routed)           0.426     2.316    keyb/enter
    SLICE_X53Y112        LUT2 (Prop_lut2_I0_O)        0.031     2.347 f  keyb/count[26]_i_2/O
                         net (fo=129, routed)         0.179     2.526    nolabel_line268/music_mem_inst/music_reg[0]_rep__1_32
    SLICE_X53Y114        FDCE                                         f  nolabel_line268/music_mem_inst/music_reg[2]_rep_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.737     2.222    nolabel_line268/music_mem_inst/clk_IBUF_BUFG
    SLICE_X53Y114        FDCE                                         r  nolabel_line268/music_mem_inst/music_reg[2]_rep_replica_2/C
                         clock pessimism             -0.407     1.815    
    SLICE_X53Y114        FDCE (Remov_fdce_C_CLR)     -0.110     1.705    nolabel_line268/music_mem_inst/music_reg[2]_rep_replica_2
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           2.526    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 keyb/enter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line268/cal_divnum_inst/divnum_reg[23]/PRE
                            (removal check against rising-edge clock clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.131ns (17.008%)  route 0.639ns (82.992%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.544     1.790    keyb/clk_IBUF_BUFG
    SLICE_X47Y116        FDRE                                         r  keyb/enter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.100     1.890 f  keyb/enter_reg/Q
                         net (fo=5, routed)           0.426     2.316    keyb/enter
    SLICE_X53Y112        LUT2 (Prop_lut2_I0_O)        0.031     2.347 f  keyb/count[26]_i_2/O
                         net (fo=129, routed)         0.213     2.560    nolabel_line268/cal_divnum_inst/divnum_reg[25]_1
    SLICE_X50Y114        FDPE                                         f  nolabel_line268/cal_divnum_inst/divnum_reg[23]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.737     2.222    nolabel_line268/cal_divnum_inst/clk_IBUF_BUFG
    SLICE_X50Y114        FDPE                                         r  nolabel_line268/cal_divnum_inst/divnum_reg[23]/C
                         clock pessimism             -0.407     1.815    
    SLICE_X50Y114        FDPE (Remov_fdpe_C_PRE)     -0.093     1.722    nolabel_line268/cal_divnum_inst/divnum_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 keyb/enter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line268/music_mem_inst/music_reg[1]_rep_replica_5/CLR
                            (removal check against rising-edge clock clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.131ns (16.767%)  route 0.650ns (83.233%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.544     1.790    keyb/clk_IBUF_BUFG
    SLICE_X47Y116        FDRE                                         r  keyb/enter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.100     1.890 f  keyb/enter_reg/Q
                         net (fo=5, routed)           0.426     2.316    keyb/enter
    SLICE_X53Y112        LUT2 (Prop_lut2_I0_O)        0.031     2.347 f  keyb/count[26]_i_2/O
                         net (fo=129, routed)         0.224     2.571    nolabel_line268/music_mem_inst/music_reg[0]_rep__1_32
    SLICE_X53Y112        FDCE                                         f  nolabel_line268/music_mem_inst/music_reg[1]_rep_replica_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.738     2.223    nolabel_line268/music_mem_inst/clk_IBUF_BUFG
    SLICE_X53Y112        FDCE                                         r  nolabel_line268/music_mem_inst/music_reg[1]_rep_replica_5/C
                         clock pessimism             -0.407     1.816    
    SLICE_X53Y112        FDCE (Remov_fdce_C_CLR)     -0.110     1.706    nolabel_line268/music_mem_inst/music_reg[1]_rep_replica_5
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 keyb/enter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line268/music_mem_inst/music_reg[2]_rep_replica_3/CLR
                            (removal check against rising-edge clock clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.131ns (16.767%)  route 0.650ns (83.233%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.544     1.790    keyb/clk_IBUF_BUFG
    SLICE_X47Y116        FDRE                                         r  keyb/enter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.100     1.890 f  keyb/enter_reg/Q
                         net (fo=5, routed)           0.426     2.316    keyb/enter
    SLICE_X53Y112        LUT2 (Prop_lut2_I0_O)        0.031     2.347 f  keyb/count[26]_i_2/O
                         net (fo=129, routed)         0.224     2.571    nolabel_line268/music_mem_inst/music_reg[0]_rep__1_32
    SLICE_X53Y112        FDCE                                         f  nolabel_line268/music_mem_inst/music_reg[2]_rep_replica_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.738     2.223    nolabel_line268/music_mem_inst/clk_IBUF_BUFG
    SLICE_X53Y112        FDCE                                         r  nolabel_line268/music_mem_inst/music_reg[2]_rep_replica_3/C
                         clock pessimism             -0.407     1.816    
    SLICE_X53Y112        FDCE (Remov_fdce_C_CLR)     -0.110     1.706    nolabel_line268/music_mem_inst/music_reg[2]_rep_replica_3
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.868ns  (arrival time - required time)
  Source:                 keyb/enter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line268/music_mem_inst/music_reg[0]_rep_replica_5/CLR
                            (removal check against rising-edge clock clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.131ns (16.716%)  route 0.653ns (83.284%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.544     1.790    keyb/clk_IBUF_BUFG
    SLICE_X47Y116        FDRE                                         r  keyb/enter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.100     1.890 f  keyb/enter_reg/Q
                         net (fo=5, routed)           0.426     2.316    keyb/enter
    SLICE_X53Y112        LUT2 (Prop_lut2_I0_O)        0.031     2.347 f  keyb/count[26]_i_2/O
                         net (fo=129, routed)         0.226     2.573    nolabel_line268/music_mem_inst/music_reg[0]_rep__1_32
    SLICE_X52Y112        FDCE                                         f  nolabel_line268/music_mem_inst/music_reg[0]_rep_replica_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.738     2.223    nolabel_line268/music_mem_inst/clk_IBUF_BUFG
    SLICE_X52Y112        FDCE                                         r  nolabel_line268/music_mem_inst/music_reg[0]_rep_replica_5/C
                         clock pessimism             -0.407     1.816    
    SLICE_X52Y112        FDCE (Remov_fdce_C_CLR)     -0.110     1.706    nolabel_line268/music_mem_inst/music_reg[0]_rep_replica_5
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           2.573    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.908ns  (arrival time - required time)
  Source:                 keyb/enter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line268/music_mem_inst/music_reg[0]_rep_replica_3/CLR
                            (removal check against rising-edge clock clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.131ns (15.820%)  route 0.697ns (84.180%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.544     1.790    keyb/clk_IBUF_BUFG
    SLICE_X47Y116        FDRE                                         r  keyb/enter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.100     1.890 f  keyb/enter_reg/Q
                         net (fo=5, routed)           0.426     2.316    keyb/enter
    SLICE_X53Y112        LUT2 (Prop_lut2_I0_O)        0.031     2.347 f  keyb/count[26]_i_2/O
                         net (fo=129, routed)         0.271     2.618    nolabel_line268/music_mem_inst/music_reg[0]_rep__1_32
    SLICE_X49Y111        FDCE                                         f  nolabel_line268/music_mem_inst/music_reg[0]_rep_replica_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.742     2.227    nolabel_line268/music_mem_inst/clk_IBUF_BUFG
    SLICE_X49Y111        FDCE                                         r  nolabel_line268/music_mem_inst/music_reg[0]_rep_replica_3/C
                         clock pessimism             -0.407     1.820    
    SLICE_X49Y111        FDCE (Remov_fdce_C_CLR)     -0.110     1.710    nolabel_line268/music_mem_inst/music_reg[0]_rep_replica_3
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.908ns  (arrival time - required time)
  Source:                 keyb/enter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line268/music_mem_inst/music_reg[1]_rep_replica_2/CLR
                            (removal check against rising-edge clock clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.131ns (15.820%)  route 0.697ns (84.180%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.544     1.790    keyb/clk_IBUF_BUFG
    SLICE_X47Y116        FDRE                                         r  keyb/enter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.100     1.890 f  keyb/enter_reg/Q
                         net (fo=5, routed)           0.426     2.316    keyb/enter
    SLICE_X53Y112        LUT2 (Prop_lut2_I0_O)        0.031     2.347 f  keyb/count[26]_i_2/O
                         net (fo=129, routed)         0.271     2.618    nolabel_line268/music_mem_inst/music_reg[0]_rep__1_32
    SLICE_X49Y111        FDCE                                         f  nolabel_line268/music_mem_inst/music_reg[1]_rep_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.742     2.227    nolabel_line268/music_mem_inst/clk_IBUF_BUFG
    SLICE_X49Y111        FDCE                                         r  nolabel_line268/music_mem_inst/music_reg[1]_rep_replica_2/C
                         clock pessimism             -0.407     1.820    
    SLICE_X49Y111        FDCE (Remov_fdce_C_CLR)     -0.110     1.710    nolabel_line268/music_mem_inst/music_reg[1]_rep_replica_2
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  0.908    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           745 Endpoints
Min Delay           745 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vgac_/col_addr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_bitgen/roof_addr_reg/CEP
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.659ns  (logic 6.876ns (38.937%)  route 10.783ns (61.063%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=3 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDRE                         0.000     0.000 r  vgac_/col_addr_reg[2]/C
    SLICE_X62Y101        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  vgac_/col_addr_reg[2]/Q
                         net (fo=49, routed)          3.384     3.692    draw_tubes/Q[2]
    SLICE_X72Y110        LUT2 (Prop_lut2_I1_O)        0.053     3.745 r  draw_tubes/roof_addr4__14_i_11/O
                         net (fo=1, routed)           0.000     3.745    vgac_/roof_addr4__15[0]
    SLICE_X72Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219     3.964 r  vgac_/roof_addr4__14_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.964    vgac_/roof_addr4__14_i_3_n_0
    SLICE_X72Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.024 r  vgac_/roof_addr4__14_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.024    vgac_/roof_addr4__14_i_2_n_0
    SLICE_X72Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     4.161 r  vgac_/roof_addr4__14_i_1/O[2]
                         net (fo=58, routed)          1.784     5.945    vga_bitgen/roof_addr4__15_0[2]
    DSP48_X5Y42          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.363     9.308 r  vga_bitgen/roof_addr4__15/PCOUT[47]
                         net (fo=1, routed)           0.000     9.308    vga_bitgen/roof_addr4__15_n_106
    DSP48_X5Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.286    10.594 r  vga_bitgen/roof_addr4__16/P[3]
                         net (fo=2, routed)           1.094    11.688    vga_bitgen/roof_addr4__16_n_102
    SLICE_X92Y112        LUT2 (Prop_lut2_I0_O)        0.053    11.741 r  vga_bitgen/red[3]_i_372/O
                         net (fo=1, routed)           0.000    11.741    vga_bitgen/red[3]_i_372_n_0
    SLICE_X92Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    12.038 r  vga_bitgen/red_reg[3]_i_251/CO[3]
                         net (fo=1, routed)           0.000    12.038    vga_bitgen/red_reg[3]_i_251_n_0
    SLICE_X92Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    12.250 r  vga_bitgen/red_reg[3]_i_260/O[1]
                         net (fo=2, routed)           0.577    12.828    vga_bitgen/red_reg[3]_i_260_n_6
    SLICE_X93Y115        LUT2 (Prop_lut2_I0_O)        0.155    12.983 r  vga_bitgen/red[3]_i_263/O
                         net (fo=1, routed)           0.000    12.983    vga_bitgen/red[3]_i_263_n_0
    SLICE_X93Y115        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.379    13.362 r  vga_bitgen/red_reg[3]_i_119/O[3]
                         net (fo=1, routed)           0.554    13.915    vga_bitgen/roof_addr36_out[27]
    SLICE_X94Y112        LUT6 (Prop_lut6_I2_O)        0.142    14.057 r  vga_bitgen/red[3]_i_114/O
                         net (fo=1, routed)           0.310    14.368    vga_bitgen/red[3]_i_114_n_0
    SLICE_X94Y113        LUT6 (Prop_lut6_I0_O)        0.053    14.421 r  vga_bitgen/red[3]_i_40/O
                         net (fo=1, routed)           0.671    15.091    vga_bitgen/red[3]_i_40_n_0
    SLICE_X92Y110        LUT6 (Prop_lut6_I4_O)        0.053    15.144 f  vga_bitgen/red[3]_i_13/O
                         net (fo=6, routed)           1.457    16.601    vga_bitgen/red[3]_i_13_n_0
    SLICE_X53Y106        LUT4 (Prop_lut4_I0_O)        0.053    16.654 f  vga_bitgen/roof_addr_reg_i_3/O
                         net (fo=1, routed)           0.266    16.920    draw_tubes/roof_addr_reg_0
    SLICE_X54Y105        LUT5 (Prop_lut5_I2_O)        0.053    16.973 r  draw_tubes/roof_addr_reg_i_1/O
                         net (fo=1, routed)           0.686    17.660    vga_bitgen/CEP
    DSP48_X3Y40          DSP48E1                                      r  vga_bitgen/roof_addr_reg/CEP
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_/col_addr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_bitgen/green_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.507ns  (logic 6.876ns (39.276%)  route 10.631ns (60.724%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDRE                         0.000     0.000 r  vgac_/col_addr_reg[2]/C
    SLICE_X62Y101        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  vgac_/col_addr_reg[2]/Q
                         net (fo=49, routed)          3.384     3.692    draw_tubes/Q[2]
    SLICE_X72Y110        LUT2 (Prop_lut2_I1_O)        0.053     3.745 r  draw_tubes/roof_addr4__14_i_11/O
                         net (fo=1, routed)           0.000     3.745    vgac_/roof_addr4__15[0]
    SLICE_X72Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219     3.964 r  vgac_/roof_addr4__14_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.964    vgac_/roof_addr4__14_i_3_n_0
    SLICE_X72Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.024 r  vgac_/roof_addr4__14_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.024    vgac_/roof_addr4__14_i_2_n_0
    SLICE_X72Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     4.161 r  vgac_/roof_addr4__14_i_1/O[2]
                         net (fo=58, routed)          1.784     5.945    vga_bitgen/roof_addr4__15_0[2]
    DSP48_X5Y42          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.363     9.308 r  vga_bitgen/roof_addr4__15/PCOUT[47]
                         net (fo=1, routed)           0.000     9.308    vga_bitgen/roof_addr4__15_n_106
    DSP48_X5Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.286    10.594 r  vga_bitgen/roof_addr4__16/P[3]
                         net (fo=2, routed)           1.094    11.688    vga_bitgen/roof_addr4__16_n_102
    SLICE_X92Y112        LUT2 (Prop_lut2_I0_O)        0.053    11.741 r  vga_bitgen/red[3]_i_372/O
                         net (fo=1, routed)           0.000    11.741    vga_bitgen/red[3]_i_372_n_0
    SLICE_X92Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    12.038 r  vga_bitgen/red_reg[3]_i_251/CO[3]
                         net (fo=1, routed)           0.000    12.038    vga_bitgen/red_reg[3]_i_251_n_0
    SLICE_X92Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    12.250 r  vga_bitgen/red_reg[3]_i_260/O[1]
                         net (fo=2, routed)           0.577    12.828    vga_bitgen/red_reg[3]_i_260_n_6
    SLICE_X93Y115        LUT2 (Prop_lut2_I0_O)        0.155    12.983 r  vga_bitgen/red[3]_i_263/O
                         net (fo=1, routed)           0.000    12.983    vga_bitgen/red[3]_i_263_n_0
    SLICE_X93Y115        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.379    13.362 f  vga_bitgen/red_reg[3]_i_119/O[3]
                         net (fo=1, routed)           0.554    13.915    vga_bitgen/roof_addr36_out[27]
    SLICE_X94Y112        LUT6 (Prop_lut6_I2_O)        0.142    14.057 f  vga_bitgen/red[3]_i_114/O
                         net (fo=1, routed)           0.310    14.368    vga_bitgen/red[3]_i_114_n_0
    SLICE_X94Y113        LUT6 (Prop_lut6_I0_O)        0.053    14.421 f  vga_bitgen/red[3]_i_40/O
                         net (fo=1, routed)           0.671    15.091    vga_bitgen/red[3]_i_40_n_0
    SLICE_X92Y110        LUT6 (Prop_lut6_I4_O)        0.053    15.144 r  vga_bitgen/red[3]_i_13/O
                         net (fo=6, routed)           1.460    16.604    vga_bitgen/red[3]_i_13_n_0
    SLICE_X53Y106        LUT6 (Prop_lut6_I0_O)        0.053    16.657 r  vga_bitgen/green[3]_i_3/O
                         net (fo=8, routed)           0.797    17.454    vgac_/blue_reg[0]_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I5_O)        0.053    17.507 r  vgac_/green[0]_i_1/O
                         net (fo=1, routed)           0.000    17.507    vga_bitgen/green_reg[3]_1[0]
    SLICE_X54Y101        FDRE                                         r  vga_bitgen/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_/col_addr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_bitgen/red_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.500ns  (logic 6.876ns (39.291%)  route 10.624ns (60.709%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDRE                         0.000     0.000 r  vgac_/col_addr_reg[2]/C
    SLICE_X62Y101        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  vgac_/col_addr_reg[2]/Q
                         net (fo=49, routed)          3.384     3.692    draw_tubes/Q[2]
    SLICE_X72Y110        LUT2 (Prop_lut2_I1_O)        0.053     3.745 r  draw_tubes/roof_addr4__14_i_11/O
                         net (fo=1, routed)           0.000     3.745    vgac_/roof_addr4__15[0]
    SLICE_X72Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219     3.964 r  vgac_/roof_addr4__14_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.964    vgac_/roof_addr4__14_i_3_n_0
    SLICE_X72Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.024 r  vgac_/roof_addr4__14_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.024    vgac_/roof_addr4__14_i_2_n_0
    SLICE_X72Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     4.161 r  vgac_/roof_addr4__14_i_1/O[2]
                         net (fo=58, routed)          1.784     5.945    vga_bitgen/roof_addr4__15_0[2]
    DSP48_X5Y42          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.363     9.308 r  vga_bitgen/roof_addr4__15/PCOUT[47]
                         net (fo=1, routed)           0.000     9.308    vga_bitgen/roof_addr4__15_n_106
    DSP48_X5Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.286    10.594 r  vga_bitgen/roof_addr4__16/P[3]
                         net (fo=2, routed)           1.094    11.688    vga_bitgen/roof_addr4__16_n_102
    SLICE_X92Y112        LUT2 (Prop_lut2_I0_O)        0.053    11.741 r  vga_bitgen/red[3]_i_372/O
                         net (fo=1, routed)           0.000    11.741    vga_bitgen/red[3]_i_372_n_0
    SLICE_X92Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    12.038 r  vga_bitgen/red_reg[3]_i_251/CO[3]
                         net (fo=1, routed)           0.000    12.038    vga_bitgen/red_reg[3]_i_251_n_0
    SLICE_X92Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    12.250 r  vga_bitgen/red_reg[3]_i_260/O[1]
                         net (fo=2, routed)           0.577    12.828    vga_bitgen/red_reg[3]_i_260_n_6
    SLICE_X93Y115        LUT2 (Prop_lut2_I0_O)        0.155    12.983 r  vga_bitgen/red[3]_i_263/O
                         net (fo=1, routed)           0.000    12.983    vga_bitgen/red[3]_i_263_n_0
    SLICE_X93Y115        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.379    13.362 r  vga_bitgen/red_reg[3]_i_119/O[3]
                         net (fo=1, routed)           0.554    13.915    vga_bitgen/roof_addr36_out[27]
    SLICE_X94Y112        LUT6 (Prop_lut6_I2_O)        0.142    14.057 r  vga_bitgen/red[3]_i_114/O
                         net (fo=1, routed)           0.310    14.368    vga_bitgen/red[3]_i_114_n_0
    SLICE_X94Y113        LUT6 (Prop_lut6_I0_O)        0.053    14.421 r  vga_bitgen/red[3]_i_40/O
                         net (fo=1, routed)           0.671    15.091    vga_bitgen/red[3]_i_40_n_0
    SLICE_X92Y110        LUT6 (Prop_lut6_I4_O)        0.053    15.144 f  vga_bitgen/red[3]_i_13/O
                         net (fo=6, routed)           1.674    16.818    vga_bitgen/red[3]_i_13_n_0
    SLICE_X55Y106        LUT6 (Prop_lut6_I5_O)        0.053    16.871 f  vga_bitgen/red[3]_i_2/O
                         net (fo=4, routed)           0.576    17.447    draw_tubes/red_reg[0]_0
    SLICE_X55Y105        LUT6 (Prop_lut6_I0_O)        0.053    17.500 r  draw_tubes/red[3]_i_1/O
                         net (fo=1, routed)           0.000    17.500    vga_bitgen/red_reg[3]_1[2]
    SLICE_X55Y105        FDRE                                         r  vga_bitgen/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_/col_addr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_bitgen/red_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.499ns  (logic 6.876ns (39.293%)  route 10.623ns (60.707%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDRE                         0.000     0.000 r  vgac_/col_addr_reg[2]/C
    SLICE_X62Y101        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  vgac_/col_addr_reg[2]/Q
                         net (fo=49, routed)          3.384     3.692    draw_tubes/Q[2]
    SLICE_X72Y110        LUT2 (Prop_lut2_I1_O)        0.053     3.745 r  draw_tubes/roof_addr4__14_i_11/O
                         net (fo=1, routed)           0.000     3.745    vgac_/roof_addr4__15[0]
    SLICE_X72Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219     3.964 r  vgac_/roof_addr4__14_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.964    vgac_/roof_addr4__14_i_3_n_0
    SLICE_X72Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.024 r  vgac_/roof_addr4__14_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.024    vgac_/roof_addr4__14_i_2_n_0
    SLICE_X72Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     4.161 r  vgac_/roof_addr4__14_i_1/O[2]
                         net (fo=58, routed)          1.784     5.945    vga_bitgen/roof_addr4__15_0[2]
    DSP48_X5Y42          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.363     9.308 r  vga_bitgen/roof_addr4__15/PCOUT[47]
                         net (fo=1, routed)           0.000     9.308    vga_bitgen/roof_addr4__15_n_106
    DSP48_X5Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.286    10.594 r  vga_bitgen/roof_addr4__16/P[3]
                         net (fo=2, routed)           1.094    11.688    vga_bitgen/roof_addr4__16_n_102
    SLICE_X92Y112        LUT2 (Prop_lut2_I0_O)        0.053    11.741 r  vga_bitgen/red[3]_i_372/O
                         net (fo=1, routed)           0.000    11.741    vga_bitgen/red[3]_i_372_n_0
    SLICE_X92Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    12.038 r  vga_bitgen/red_reg[3]_i_251/CO[3]
                         net (fo=1, routed)           0.000    12.038    vga_bitgen/red_reg[3]_i_251_n_0
    SLICE_X92Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    12.250 r  vga_bitgen/red_reg[3]_i_260/O[1]
                         net (fo=2, routed)           0.577    12.828    vga_bitgen/red_reg[3]_i_260_n_6
    SLICE_X93Y115        LUT2 (Prop_lut2_I0_O)        0.155    12.983 r  vga_bitgen/red[3]_i_263/O
                         net (fo=1, routed)           0.000    12.983    vga_bitgen/red[3]_i_263_n_0
    SLICE_X93Y115        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.379    13.362 r  vga_bitgen/red_reg[3]_i_119/O[3]
                         net (fo=1, routed)           0.554    13.915    vga_bitgen/roof_addr36_out[27]
    SLICE_X94Y112        LUT6 (Prop_lut6_I2_O)        0.142    14.057 r  vga_bitgen/red[3]_i_114/O
                         net (fo=1, routed)           0.310    14.368    vga_bitgen/red[3]_i_114_n_0
    SLICE_X94Y113        LUT6 (Prop_lut6_I0_O)        0.053    14.421 r  vga_bitgen/red[3]_i_40/O
                         net (fo=1, routed)           0.671    15.091    vga_bitgen/red[3]_i_40_n_0
    SLICE_X92Y110        LUT6 (Prop_lut6_I4_O)        0.053    15.144 f  vga_bitgen/red[3]_i_13/O
                         net (fo=6, routed)           1.674    16.818    vga_bitgen/red[3]_i_13_n_0
    SLICE_X55Y106        LUT6 (Prop_lut6_I5_O)        0.053    16.871 f  vga_bitgen/red[3]_i_2/O
                         net (fo=4, routed)           0.575    17.446    draw_tubes/red_reg[0]_0
    SLICE_X55Y105        LUT6 (Prop_lut6_I2_O)        0.053    17.499 r  draw_tubes/red[0]_i_1/O
                         net (fo=1, routed)           0.000    17.499    vga_bitgen/red_reg[3]_1[0]
    SLICE_X55Y105        FDRE                                         r  vga_bitgen/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_/col_addr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_bitgen/green_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.406ns  (logic 6.876ns (39.504%)  route 10.530ns (60.496%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDRE                         0.000     0.000 r  vgac_/col_addr_reg[2]/C
    SLICE_X62Y101        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  vgac_/col_addr_reg[2]/Q
                         net (fo=49, routed)          3.384     3.692    draw_tubes/Q[2]
    SLICE_X72Y110        LUT2 (Prop_lut2_I1_O)        0.053     3.745 r  draw_tubes/roof_addr4__14_i_11/O
                         net (fo=1, routed)           0.000     3.745    vgac_/roof_addr4__15[0]
    SLICE_X72Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219     3.964 r  vgac_/roof_addr4__14_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.964    vgac_/roof_addr4__14_i_3_n_0
    SLICE_X72Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.024 r  vgac_/roof_addr4__14_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.024    vgac_/roof_addr4__14_i_2_n_0
    SLICE_X72Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     4.161 r  vgac_/roof_addr4__14_i_1/O[2]
                         net (fo=58, routed)          1.784     5.945    vga_bitgen/roof_addr4__15_0[2]
    DSP48_X5Y42          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.363     9.308 r  vga_bitgen/roof_addr4__15/PCOUT[47]
                         net (fo=1, routed)           0.000     9.308    vga_bitgen/roof_addr4__15_n_106
    DSP48_X5Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.286    10.594 r  vga_bitgen/roof_addr4__16/P[3]
                         net (fo=2, routed)           1.094    11.688    vga_bitgen/roof_addr4__16_n_102
    SLICE_X92Y112        LUT2 (Prop_lut2_I0_O)        0.053    11.741 r  vga_bitgen/red[3]_i_372/O
                         net (fo=1, routed)           0.000    11.741    vga_bitgen/red[3]_i_372_n_0
    SLICE_X92Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    12.038 r  vga_bitgen/red_reg[3]_i_251/CO[3]
                         net (fo=1, routed)           0.000    12.038    vga_bitgen/red_reg[3]_i_251_n_0
    SLICE_X92Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    12.250 r  vga_bitgen/red_reg[3]_i_260/O[1]
                         net (fo=2, routed)           0.577    12.828    vga_bitgen/red_reg[3]_i_260_n_6
    SLICE_X93Y115        LUT2 (Prop_lut2_I0_O)        0.155    12.983 r  vga_bitgen/red[3]_i_263/O
                         net (fo=1, routed)           0.000    12.983    vga_bitgen/red[3]_i_263_n_0
    SLICE_X93Y115        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.379    13.362 f  vga_bitgen/red_reg[3]_i_119/O[3]
                         net (fo=1, routed)           0.554    13.915    vga_bitgen/roof_addr36_out[27]
    SLICE_X94Y112        LUT6 (Prop_lut6_I2_O)        0.142    14.057 f  vga_bitgen/red[3]_i_114/O
                         net (fo=1, routed)           0.310    14.368    vga_bitgen/red[3]_i_114_n_0
    SLICE_X94Y113        LUT6 (Prop_lut6_I0_O)        0.053    14.421 f  vga_bitgen/red[3]_i_40/O
                         net (fo=1, routed)           0.671    15.091    vga_bitgen/red[3]_i_40_n_0
    SLICE_X92Y110        LUT6 (Prop_lut6_I4_O)        0.053    15.144 r  vga_bitgen/red[3]_i_13/O
                         net (fo=6, routed)           1.460    16.604    vga_bitgen/red[3]_i_13_n_0
    SLICE_X53Y106        LUT6 (Prop_lut6_I0_O)        0.053    16.657 r  vga_bitgen/green[3]_i_3/O
                         net (fo=8, routed)           0.696    17.353    vgac_/blue_reg[0]_0
    SLICE_X52Y103        LUT6 (Prop_lut6_I5_O)        0.053    17.406 r  vgac_/green[1]_i_1/O
                         net (fo=1, routed)           0.000    17.406    vga_bitgen/green_reg[3]_1[1]
    SLICE_X52Y103        FDRE                                         r  vga_bitgen/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_/col_addr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_bitgen/blue_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.392ns  (logic 6.876ns (39.535%)  route 10.516ns (60.465%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDRE                         0.000     0.000 r  vgac_/col_addr_reg[2]/C
    SLICE_X62Y101        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  vgac_/col_addr_reg[2]/Q
                         net (fo=49, routed)          3.384     3.692    draw_tubes/Q[2]
    SLICE_X72Y110        LUT2 (Prop_lut2_I1_O)        0.053     3.745 r  draw_tubes/roof_addr4__14_i_11/O
                         net (fo=1, routed)           0.000     3.745    vgac_/roof_addr4__15[0]
    SLICE_X72Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219     3.964 r  vgac_/roof_addr4__14_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.964    vgac_/roof_addr4__14_i_3_n_0
    SLICE_X72Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.024 r  vgac_/roof_addr4__14_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.024    vgac_/roof_addr4__14_i_2_n_0
    SLICE_X72Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     4.161 r  vgac_/roof_addr4__14_i_1/O[2]
                         net (fo=58, routed)          1.784     5.945    vga_bitgen/roof_addr4__15_0[2]
    DSP48_X5Y42          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.363     9.308 r  vga_bitgen/roof_addr4__15/PCOUT[47]
                         net (fo=1, routed)           0.000     9.308    vga_bitgen/roof_addr4__15_n_106
    DSP48_X5Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.286    10.594 r  vga_bitgen/roof_addr4__16/P[3]
                         net (fo=2, routed)           1.094    11.688    vga_bitgen/roof_addr4__16_n_102
    SLICE_X92Y112        LUT2 (Prop_lut2_I0_O)        0.053    11.741 r  vga_bitgen/red[3]_i_372/O
                         net (fo=1, routed)           0.000    11.741    vga_bitgen/red[3]_i_372_n_0
    SLICE_X92Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    12.038 r  vga_bitgen/red_reg[3]_i_251/CO[3]
                         net (fo=1, routed)           0.000    12.038    vga_bitgen/red_reg[3]_i_251_n_0
    SLICE_X92Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    12.250 r  vga_bitgen/red_reg[3]_i_260/O[1]
                         net (fo=2, routed)           0.577    12.828    vga_bitgen/red_reg[3]_i_260_n_6
    SLICE_X93Y115        LUT2 (Prop_lut2_I0_O)        0.155    12.983 r  vga_bitgen/red[3]_i_263/O
                         net (fo=1, routed)           0.000    12.983    vga_bitgen/red[3]_i_263_n_0
    SLICE_X93Y115        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.379    13.362 f  vga_bitgen/red_reg[3]_i_119/O[3]
                         net (fo=1, routed)           0.554    13.915    vga_bitgen/roof_addr36_out[27]
    SLICE_X94Y112        LUT6 (Prop_lut6_I2_O)        0.142    14.057 f  vga_bitgen/red[3]_i_114/O
                         net (fo=1, routed)           0.310    14.368    vga_bitgen/red[3]_i_114_n_0
    SLICE_X94Y113        LUT6 (Prop_lut6_I0_O)        0.053    14.421 f  vga_bitgen/red[3]_i_40/O
                         net (fo=1, routed)           0.671    15.091    vga_bitgen/red[3]_i_40_n_0
    SLICE_X92Y110        LUT6 (Prop_lut6_I4_O)        0.053    15.144 r  vga_bitgen/red[3]_i_13/O
                         net (fo=6, routed)           1.460    16.604    vga_bitgen/red[3]_i_13_n_0
    SLICE_X53Y106        LUT6 (Prop_lut6_I0_O)        0.053    16.657 r  vga_bitgen/green[3]_i_3/O
                         net (fo=8, routed)           0.682    17.339    vgac_/blue_reg[0]_0
    SLICE_X52Y103        LUT6 (Prop_lut6_I5_O)        0.053    17.392 r  vgac_/blue[1]_i_1/O
                         net (fo=1, routed)           0.000    17.392    vga_bitgen/blue_reg[3]_1[1]
    SLICE_X52Y103        FDRE                                         r  vga_bitgen/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_/col_addr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_bitgen/red_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.386ns  (logic 6.876ns (39.549%)  route 10.510ns (60.451%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDRE                         0.000     0.000 r  vgac_/col_addr_reg[2]/C
    SLICE_X62Y101        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  vgac_/col_addr_reg[2]/Q
                         net (fo=49, routed)          3.384     3.692    draw_tubes/Q[2]
    SLICE_X72Y110        LUT2 (Prop_lut2_I1_O)        0.053     3.745 r  draw_tubes/roof_addr4__14_i_11/O
                         net (fo=1, routed)           0.000     3.745    vgac_/roof_addr4__15[0]
    SLICE_X72Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219     3.964 r  vgac_/roof_addr4__14_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.964    vgac_/roof_addr4__14_i_3_n_0
    SLICE_X72Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.024 r  vgac_/roof_addr4__14_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.024    vgac_/roof_addr4__14_i_2_n_0
    SLICE_X72Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     4.161 r  vgac_/roof_addr4__14_i_1/O[2]
                         net (fo=58, routed)          1.784     5.945    vga_bitgen/roof_addr4__15_0[2]
    DSP48_X5Y42          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.363     9.308 r  vga_bitgen/roof_addr4__15/PCOUT[47]
                         net (fo=1, routed)           0.000     9.308    vga_bitgen/roof_addr4__15_n_106
    DSP48_X5Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.286    10.594 r  vga_bitgen/roof_addr4__16/P[3]
                         net (fo=2, routed)           1.094    11.688    vga_bitgen/roof_addr4__16_n_102
    SLICE_X92Y112        LUT2 (Prop_lut2_I0_O)        0.053    11.741 r  vga_bitgen/red[3]_i_372/O
                         net (fo=1, routed)           0.000    11.741    vga_bitgen/red[3]_i_372_n_0
    SLICE_X92Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    12.038 r  vga_bitgen/red_reg[3]_i_251/CO[3]
                         net (fo=1, routed)           0.000    12.038    vga_bitgen/red_reg[3]_i_251_n_0
    SLICE_X92Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    12.250 r  vga_bitgen/red_reg[3]_i_260/O[1]
                         net (fo=2, routed)           0.577    12.828    vga_bitgen/red_reg[3]_i_260_n_6
    SLICE_X93Y115        LUT2 (Prop_lut2_I0_O)        0.155    12.983 r  vga_bitgen/red[3]_i_263/O
                         net (fo=1, routed)           0.000    12.983    vga_bitgen/red[3]_i_263_n_0
    SLICE_X93Y115        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.379    13.362 r  vga_bitgen/red_reg[3]_i_119/O[3]
                         net (fo=1, routed)           0.554    13.915    vga_bitgen/roof_addr36_out[27]
    SLICE_X94Y112        LUT6 (Prop_lut6_I2_O)        0.142    14.057 r  vga_bitgen/red[3]_i_114/O
                         net (fo=1, routed)           0.310    14.368    vga_bitgen/red[3]_i_114_n_0
    SLICE_X94Y113        LUT6 (Prop_lut6_I0_O)        0.053    14.421 r  vga_bitgen/red[3]_i_40/O
                         net (fo=1, routed)           0.671    15.091    vga_bitgen/red[3]_i_40_n_0
    SLICE_X92Y110        LUT6 (Prop_lut6_I4_O)        0.053    15.144 f  vga_bitgen/red[3]_i_13/O
                         net (fo=6, routed)           1.674    16.818    vga_bitgen/red[3]_i_13_n_0
    SLICE_X55Y106        LUT6 (Prop_lut6_I5_O)        0.053    16.871 f  vga_bitgen/red[3]_i_2/O
                         net (fo=4, routed)           0.462    17.333    vgac_/red_reg[2]
    SLICE_X55Y105        LUT6 (Prop_lut6_I1_O)        0.053    17.386 r  vgac_/red[2]_i_1/O
                         net (fo=1, routed)           0.000    17.386    vga_bitgen/red_reg[3]_1[1]
    SLICE_X55Y105        FDRE                                         r  vga_bitgen/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_/col_addr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_bitgen/blue_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.368ns  (logic 6.876ns (39.590%)  route 10.492ns (60.410%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDRE                         0.000     0.000 r  vgac_/col_addr_reg[2]/C
    SLICE_X62Y101        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  vgac_/col_addr_reg[2]/Q
                         net (fo=49, routed)          3.384     3.692    draw_tubes/Q[2]
    SLICE_X72Y110        LUT2 (Prop_lut2_I1_O)        0.053     3.745 r  draw_tubes/roof_addr4__14_i_11/O
                         net (fo=1, routed)           0.000     3.745    vgac_/roof_addr4__15[0]
    SLICE_X72Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219     3.964 r  vgac_/roof_addr4__14_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.964    vgac_/roof_addr4__14_i_3_n_0
    SLICE_X72Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.024 r  vgac_/roof_addr4__14_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.024    vgac_/roof_addr4__14_i_2_n_0
    SLICE_X72Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     4.161 r  vgac_/roof_addr4__14_i_1/O[2]
                         net (fo=58, routed)          1.784     5.945    vga_bitgen/roof_addr4__15_0[2]
    DSP48_X5Y42          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.363     9.308 r  vga_bitgen/roof_addr4__15/PCOUT[47]
                         net (fo=1, routed)           0.000     9.308    vga_bitgen/roof_addr4__15_n_106
    DSP48_X5Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.286    10.594 r  vga_bitgen/roof_addr4__16/P[3]
                         net (fo=2, routed)           1.094    11.688    vga_bitgen/roof_addr4__16_n_102
    SLICE_X92Y112        LUT2 (Prop_lut2_I0_O)        0.053    11.741 r  vga_bitgen/red[3]_i_372/O
                         net (fo=1, routed)           0.000    11.741    vga_bitgen/red[3]_i_372_n_0
    SLICE_X92Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    12.038 r  vga_bitgen/red_reg[3]_i_251/CO[3]
                         net (fo=1, routed)           0.000    12.038    vga_bitgen/red_reg[3]_i_251_n_0
    SLICE_X92Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    12.250 r  vga_bitgen/red_reg[3]_i_260/O[1]
                         net (fo=2, routed)           0.577    12.828    vga_bitgen/red_reg[3]_i_260_n_6
    SLICE_X93Y115        LUT2 (Prop_lut2_I0_O)        0.155    12.983 r  vga_bitgen/red[3]_i_263/O
                         net (fo=1, routed)           0.000    12.983    vga_bitgen/red[3]_i_263_n_0
    SLICE_X93Y115        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.379    13.362 f  vga_bitgen/red_reg[3]_i_119/O[3]
                         net (fo=1, routed)           0.554    13.915    vga_bitgen/roof_addr36_out[27]
    SLICE_X94Y112        LUT6 (Prop_lut6_I2_O)        0.142    14.057 f  vga_bitgen/red[3]_i_114/O
                         net (fo=1, routed)           0.310    14.368    vga_bitgen/red[3]_i_114_n_0
    SLICE_X94Y113        LUT6 (Prop_lut6_I0_O)        0.053    14.421 f  vga_bitgen/red[3]_i_40/O
                         net (fo=1, routed)           0.671    15.091    vga_bitgen/red[3]_i_40_n_0
    SLICE_X92Y110        LUT6 (Prop_lut6_I4_O)        0.053    15.144 r  vga_bitgen/red[3]_i_13/O
                         net (fo=6, routed)           1.460    16.604    vga_bitgen/red[3]_i_13_n_0
    SLICE_X53Y106        LUT6 (Prop_lut6_I0_O)        0.053    16.657 r  vga_bitgen/green[3]_i_3/O
                         net (fo=8, routed)           0.658    17.315    vgac_/blue_reg[0]_0
    SLICE_X53Y101        LUT6 (Prop_lut6_I5_O)        0.053    17.368 r  vgac_/blue[0]_i_1/O
                         net (fo=1, routed)           0.000    17.368    vga_bitgen/blue_reg[3]_1[0]
    SLICE_X53Y101        FDRE                                         r  vga_bitgen/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_/col_addr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_bitgen/blue_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.328ns  (logic 6.876ns (39.682%)  route 10.452ns (60.318%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDRE                         0.000     0.000 r  vgac_/col_addr_reg[2]/C
    SLICE_X62Y101        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  vgac_/col_addr_reg[2]/Q
                         net (fo=49, routed)          3.384     3.692    draw_tubes/Q[2]
    SLICE_X72Y110        LUT2 (Prop_lut2_I1_O)        0.053     3.745 r  draw_tubes/roof_addr4__14_i_11/O
                         net (fo=1, routed)           0.000     3.745    vgac_/roof_addr4__15[0]
    SLICE_X72Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219     3.964 r  vgac_/roof_addr4__14_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.964    vgac_/roof_addr4__14_i_3_n_0
    SLICE_X72Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.024 r  vgac_/roof_addr4__14_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.024    vgac_/roof_addr4__14_i_2_n_0
    SLICE_X72Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     4.161 r  vgac_/roof_addr4__14_i_1/O[2]
                         net (fo=58, routed)          1.784     5.945    vga_bitgen/roof_addr4__15_0[2]
    DSP48_X5Y42          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.363     9.308 r  vga_bitgen/roof_addr4__15/PCOUT[47]
                         net (fo=1, routed)           0.000     9.308    vga_bitgen/roof_addr4__15_n_106
    DSP48_X5Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.286    10.594 r  vga_bitgen/roof_addr4__16/P[3]
                         net (fo=2, routed)           1.094    11.688    vga_bitgen/roof_addr4__16_n_102
    SLICE_X92Y112        LUT2 (Prop_lut2_I0_O)        0.053    11.741 r  vga_bitgen/red[3]_i_372/O
                         net (fo=1, routed)           0.000    11.741    vga_bitgen/red[3]_i_372_n_0
    SLICE_X92Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    12.038 r  vga_bitgen/red_reg[3]_i_251/CO[3]
                         net (fo=1, routed)           0.000    12.038    vga_bitgen/red_reg[3]_i_251_n_0
    SLICE_X92Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    12.250 r  vga_bitgen/red_reg[3]_i_260/O[1]
                         net (fo=2, routed)           0.577    12.828    vga_bitgen/red_reg[3]_i_260_n_6
    SLICE_X93Y115        LUT2 (Prop_lut2_I0_O)        0.155    12.983 r  vga_bitgen/red[3]_i_263/O
                         net (fo=1, routed)           0.000    12.983    vga_bitgen/red[3]_i_263_n_0
    SLICE_X93Y115        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.379    13.362 f  vga_bitgen/red_reg[3]_i_119/O[3]
                         net (fo=1, routed)           0.554    13.915    vga_bitgen/roof_addr36_out[27]
    SLICE_X94Y112        LUT6 (Prop_lut6_I2_O)        0.142    14.057 f  vga_bitgen/red[3]_i_114/O
                         net (fo=1, routed)           0.310    14.368    vga_bitgen/red[3]_i_114_n_0
    SLICE_X94Y113        LUT6 (Prop_lut6_I0_O)        0.053    14.421 f  vga_bitgen/red[3]_i_40/O
                         net (fo=1, routed)           0.671    15.091    vga_bitgen/red[3]_i_40_n_0
    SLICE_X92Y110        LUT6 (Prop_lut6_I4_O)        0.053    15.144 r  vga_bitgen/red[3]_i_13/O
                         net (fo=6, routed)           1.460    16.604    vga_bitgen/red[3]_i_13_n_0
    SLICE_X53Y106        LUT6 (Prop_lut6_I0_O)        0.053    16.657 r  vga_bitgen/green[3]_i_3/O
                         net (fo=8, routed)           0.618    17.275    vgac_/blue_reg[0]_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I5_O)        0.053    17.328 r  vgac_/blue[3]_i_1/O
                         net (fo=1, routed)           0.000    17.328    vga_bitgen/blue_reg[3]_1[3]
    SLICE_X54Y101        FDRE                                         r  vga_bitgen/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_/col_addr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_bitgen/green_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.325ns  (logic 6.876ns (39.689%)  route 10.449ns (60.311%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDRE                         0.000     0.000 r  vgac_/col_addr_reg[2]/C
    SLICE_X62Y101        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  vgac_/col_addr_reg[2]/Q
                         net (fo=49, routed)          3.384     3.692    draw_tubes/Q[2]
    SLICE_X72Y110        LUT2 (Prop_lut2_I1_O)        0.053     3.745 r  draw_tubes/roof_addr4__14_i_11/O
                         net (fo=1, routed)           0.000     3.745    vgac_/roof_addr4__15[0]
    SLICE_X72Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219     3.964 r  vgac_/roof_addr4__14_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.964    vgac_/roof_addr4__14_i_3_n_0
    SLICE_X72Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.024 r  vgac_/roof_addr4__14_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.024    vgac_/roof_addr4__14_i_2_n_0
    SLICE_X72Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     4.161 r  vgac_/roof_addr4__14_i_1/O[2]
                         net (fo=58, routed)          1.784     5.945    vga_bitgen/roof_addr4__15_0[2]
    DSP48_X5Y42          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.363     9.308 r  vga_bitgen/roof_addr4__15/PCOUT[47]
                         net (fo=1, routed)           0.000     9.308    vga_bitgen/roof_addr4__15_n_106
    DSP48_X5Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.286    10.594 r  vga_bitgen/roof_addr4__16/P[3]
                         net (fo=2, routed)           1.094    11.688    vga_bitgen/roof_addr4__16_n_102
    SLICE_X92Y112        LUT2 (Prop_lut2_I0_O)        0.053    11.741 r  vga_bitgen/red[3]_i_372/O
                         net (fo=1, routed)           0.000    11.741    vga_bitgen/red[3]_i_372_n_0
    SLICE_X92Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    12.038 r  vga_bitgen/red_reg[3]_i_251/CO[3]
                         net (fo=1, routed)           0.000    12.038    vga_bitgen/red_reg[3]_i_251_n_0
    SLICE_X92Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    12.250 r  vga_bitgen/red_reg[3]_i_260/O[1]
                         net (fo=2, routed)           0.577    12.828    vga_bitgen/red_reg[3]_i_260_n_6
    SLICE_X93Y115        LUT2 (Prop_lut2_I0_O)        0.155    12.983 r  vga_bitgen/red[3]_i_263/O
                         net (fo=1, routed)           0.000    12.983    vga_bitgen/red[3]_i_263_n_0
    SLICE_X93Y115        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.379    13.362 f  vga_bitgen/red_reg[3]_i_119/O[3]
                         net (fo=1, routed)           0.554    13.915    vga_bitgen/roof_addr36_out[27]
    SLICE_X94Y112        LUT6 (Prop_lut6_I2_O)        0.142    14.057 f  vga_bitgen/red[3]_i_114/O
                         net (fo=1, routed)           0.310    14.368    vga_bitgen/red[3]_i_114_n_0
    SLICE_X94Y113        LUT6 (Prop_lut6_I0_O)        0.053    14.421 f  vga_bitgen/red[3]_i_40/O
                         net (fo=1, routed)           0.671    15.091    vga_bitgen/red[3]_i_40_n_0
    SLICE_X92Y110        LUT6 (Prop_lut6_I4_O)        0.053    15.144 r  vga_bitgen/red[3]_i_13/O
                         net (fo=6, routed)           1.460    16.604    vga_bitgen/red[3]_i_13_n_0
    SLICE_X53Y106        LUT6 (Prop_lut6_I0_O)        0.053    16.657 r  vga_bitgen/green[3]_i_3/O
                         net (fo=8, routed)           0.615    17.272    vgac_/blue_reg[0]_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I5_O)        0.053    17.325 r  vgac_/green[2]_i_1/O
                         net (fo=1, routed)           0.000    17.325    vga_bitgen/green_reg[3]_1[2]
    SLICE_X54Y101        FDRE                                         r  vga_bitgen/green_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut1/SEGDRV_inst/m6/DIG_D_FF_1bit_i9/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut1/SEGDRV_inst/m6/DIG_D_FF_1bit_i11/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.193ns  (logic 0.128ns (66.362%)  route 0.065ns (33.638%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y125        FDRE                         0.000     0.000 r  uut1/SEGDRV_inst/m6/DIG_D_FF_1bit_i9/state_reg/C
    SLICE_X60Y125        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  uut1/SEGDRV_inst/m6/DIG_D_FF_1bit_i9/state_reg/Q
                         net (fo=2, routed)           0.065     0.165    uut1/ms_inst1/m1/s12
    SLICE_X61Y125        LUT6 (Prop_lut6_I5_O)        0.028     0.193 r  uut1/ms_inst1/m1/state_i_1__20/O
                         net (fo=1, routed)           0.000     0.193    uut1/SEGDRV_inst/m6/DIG_D_FF_1bit_i11/s13_49
    SLICE_X61Y125        FDRE                                         r  uut1/SEGDRV_inst/m6/DIG_D_FF_1bit_i11/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/SEGDRV_inst/m6/DIG_D_FF_1bit_i3/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut1/SEGDRV_inst/m6/DIG_D_FF_1bit_i5/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.195ns  (logic 0.128ns (65.754%)  route 0.067ns (34.246%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y125        FDRE                         0.000     0.000 r  uut1/SEGDRV_inst/m6/DIG_D_FF_1bit_i3/state_reg/C
    SLICE_X61Y125        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  uut1/SEGDRV_inst/m6/DIG_D_FF_1bit_i3/state_reg/Q
                         net (fo=2, routed)           0.067     0.167    uut1/ms_inst1/m1/s18
    SLICE_X60Y125        LUT6 (Prop_lut6_I5_O)        0.028     0.195 r  uut1/ms_inst1/m1/state_i_1__23/O
                         net (fo=1, routed)           0.000     0.195    uut1/SEGDRV_inst/m6/DIG_D_FF_1bit_i5/s19_46
    SLICE_X60Y125        FDRE                                         r  uut1/SEGDRV_inst/m6/DIG_D_FF_1bit_i5/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 draw_tubes/pipe_gen/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            draw_tubes/randconv_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.201ns  (logic 0.100ns (49.804%)  route 0.101ns (50.196%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y102        FDRE                         0.000     0.000 r  draw_tubes/pipe_gen/out_reg[0]/C
    SLICE_X71Y102        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  draw_tubes/pipe_gen/out_reg[0]/Q
                         net (fo=1, routed)           0.101     0.201    draw_tubes/out[0]
    SLICE_X71Y103        FDRE                                         r  draw_tubes/randconv_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/SEGDRV_inst/m6/DIG_D_FF_1bit_i15/state_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            uut1/SEGDRV_inst/m7/DIG_D_FF_1bit_i1/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.128ns (61.693%)  route 0.079ns (38.307%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y127        FDSE                         0.000     0.000 r  uut1/SEGDRV_inst/m6/DIG_D_FF_1bit_i15/state_reg/C
    SLICE_X60Y127        FDSE (Prop_fdse_C_Q)         0.100     0.100 r  uut1/SEGDRV_inst/m6/DIG_D_FF_1bit_i15/state_reg/Q
                         net (fo=1, routed)           0.079     0.179    uut1/hf_inst/m1/Q6
    SLICE_X61Y127        LUT6 (Prop_lut6_I0_O)        0.028     0.207 r  uut1/hf_inst/m1/state_i_1__26/O
                         net (fo=1, routed)           0.000     0.207    uut1/SEGDRV_inst/m7/DIG_D_FF_1bit_i1/s22_51
    SLICE_X61Y127        FDRE                                         r  uut1/SEGDRV_inst/m7/DIG_D_FF_1bit_i1/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/SEGDRV_inst/m2/DIG_D_FF_1bit1_i9/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut1/SEGDRV_inst/m2/DIG_D_FF_1bit1_i11/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.100ns (47.886%)  route 0.109ns (52.114%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y130        FDRE                         0.000     0.000 r  uut1/SEGDRV_inst/m2/DIG_D_FF_1bit1_i9/state_reg/C
    SLICE_X56Y130        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  uut1/SEGDRV_inst/m2/DIG_D_FF_1bit1_i9/state_reg/Q
                         net (fo=2, routed)           0.109     0.209    uut1/SEGDRV_inst/m2/DIG_D_FF_1bit1_i11/s14
    SLICE_X56Y130        FDRE                                         r  uut1/SEGDRV_inst/m2/DIG_D_FF_1bit1_i11/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/m1/old_btn_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut1/m1/load_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.210ns  (logic 0.157ns (74.772%)  route 0.053ns (25.228%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y131        FDRE                         0.000     0.000 r  uut1/m1/old_btn_reg/C
    SLICE_X57Y131        FDRE (Prop_fdre_C_Q)         0.091     0.091 f  uut1/m1/old_btn_reg/Q
                         net (fo=1, routed)           0.053     0.144    uut1/clkdiv_inst/old_btn
    SLICE_X57Y131        LUT2 (Prop_lut2_I1_O)        0.066     0.210 r  uut1/clkdiv_inst/load_out_i_1/O
                         net (fo=1, routed)           0.000     0.210    uut1/m1/load_out_reg_1
    SLICE_X57Y131        FDRE                                         r  uut1/m1/load_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/SEGDRV_inst/m2/DIG_D_FF_1bit1_i1/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut1/SEGDRV_inst/m2/DIG_D_FF_1bit1_i3/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.211ns  (logic 0.100ns (47.378%)  route 0.111ns (52.622%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y130        FDRE                         0.000     0.000 r  uut1/SEGDRV_inst/m2/DIG_D_FF_1bit1_i1/state_reg/C
    SLICE_X55Y130        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  uut1/SEGDRV_inst/m2/DIG_D_FF_1bit1_i1/state_reg/Q
                         net (fo=2, routed)           0.111     0.211    uut1/SEGDRV_inst/m2/DIG_D_FF_1bit1_i3/s22
    SLICE_X54Y130        FDRE                                         r  uut1/SEGDRV_inst/m2/DIG_D_FF_1bit1_i3/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/SEGDRV_inst/m2/DIG_D_FF_1bit1_i11/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut1/SEGDRV_inst/m2/DIG_D_FF_1bit1_i13/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.211ns  (logic 0.100ns (47.325%)  route 0.111ns (52.675%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y130        FDRE                         0.000     0.000 r  uut1/SEGDRV_inst/m2/DIG_D_FF_1bit1_i11/state_reg/C
    SLICE_X56Y130        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  uut1/SEGDRV_inst/m2/DIG_D_FF_1bit1_i11/state_reg/Q
                         net (fo=2, routed)           0.111     0.211    uut1/SEGDRV_inst/m2/DIG_D_FF_1bit1_i13/s12
    SLICE_X56Y129        FDRE                                         r  uut1/SEGDRV_inst/m2/DIG_D_FF_1bit1_i13/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 draw_tubes/pipe_gen/rand_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            draw_tubes/pipe_gen/out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.214ns  (logic 0.100ns (46.753%)  route 0.114ns (53.247%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y102        FDRE                         0.000     0.000 r  draw_tubes/pipe_gen/rand_reg[1]/C
    SLICE_X73Y102        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  draw_tubes/pipe_gen/rand_reg[1]/Q
                         net (fo=2, routed)           0.114     0.214    draw_tubes/pipe_gen/rand_reg_n_0_[1]
    SLICE_X73Y104        FDRE                                         r  draw_tubes/pipe_gen/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 draw_tubes/randconv_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            draw_tubes/tube3_y_pos_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.214ns  (logic 0.100ns (46.753%)  route 0.114ns (53.247%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y103        FDRE                         0.000     0.000 r  draw_tubes/randconv_reg[0]/C
    SLICE_X71Y103        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  draw_tubes/randconv_reg[0]/Q
                         net (fo=3, routed)           0.114     0.214    draw_tubes/randconv_reg_n_0_[0]
    SLICE_X71Y105        FDCE                                         r  draw_tubes/tube3_y_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100MHZ
  To Clock:  

Max Delay           181 Endpoints
Min Delay           181 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_bitgen/red_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.622ns  (logic 1.090ns (10.261%)  route 9.532ns (89.739%))
  Logic Levels:           8  (LUT2=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.569     4.998    <hidden>
    SLICE_X58Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y72         FDRE (Prop_fdre_C_Q)         0.308     5.306 r  <hidden>
                         net (fo=171, routed)         4.410     9.717    <hidden>
    SLICE_X24Y13         LUT6 (Prop_lut6_I4_O)        0.053     9.770 r  <hidden>
                         net (fo=1, routed)           0.000     9.770    <hidden>
    SLICE_X24Y13         MUXF7 (Prop_muxf7_I0_O)      0.143     9.913 r  <hidden>
                         net (fo=1, routed)           0.000     9.913    <hidden>
    SLICE_X24Y13         MUXF8 (Prop_muxf8_I0_O)      0.056     9.969 r  <hidden>
                         net (fo=1, routed)           1.846    11.815    <hidden>
    SLICE_X58Y53         LUT6 (Prop_lut6_I1_O)        0.153    11.968 r  <hidden>
                         net (fo=1, routed)           0.000    11.968    <hidden>
    SLICE_X58Y53         MUXF7 (Prop_muxf7_I0_O)      0.121    12.089 r  <hidden>
                         net (fo=1, routed)           1.782    13.871    beginningrom/begin_re[2]
    SLICE_X58Y91         LUT2 (Prop_lut2_I1_O)        0.150    14.021 r  beginningrom/red[2]_i_7/O
                         net (fo=1, routed)           0.933    14.953    vgac_/red_reg[2]_5
    SLICE_X58Y101        LUT6 (Prop_lut6_I4_O)        0.053    15.006 r  vgac_/red[2]_i_4/O
                         net (fo=1, routed)           0.561    15.568    vgac_/red[2]_i_4_n_0
    SLICE_X55Y105        LUT6 (Prop_lut6_I4_O)        0.053    15.621 r  vgac_/red[2]_i_1/O
                         net (fo=1, routed)           0.000    15.621    vga_bitgen/red_reg[3]_1[1]
    SLICE_X55Y105        FDRE                                         r  vga_bitgen/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_bitgen/red_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.495ns  (logic 1.218ns (11.606%)  route 9.277ns (88.394%))
  Logic Levels:           8  (LUT2=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.566     4.995    <hidden>
    SLICE_X58Y74         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         FDRE (Prop_fdre_C_Q)         0.308     5.303 r  <hidden>
                         net (fo=171, routed)         4.375     9.678    <hidden>
    SLICE_X24Y11         LUT6 (Prop_lut6_I2_O)        0.053     9.731 r  <hidden>
                         net (fo=1, routed)           0.000     9.731    <hidden>
    SLICE_X24Y11         MUXF7 (Prop_muxf7_I0_O)      0.143     9.874 r  <hidden>
                         net (fo=1, routed)           0.000     9.874    <hidden>
    SLICE_X24Y11         MUXF8 (Prop_muxf8_I0_O)      0.056     9.930 r  <hidden>
                         net (fo=1, routed)           1.846    11.775    <hidden>
    SLICE_X58Y51         LUT6 (Prop_lut6_I1_O)        0.153    11.928 r  <hidden>
                         net (fo=1, routed)           0.000    11.928    <hidden>
    SLICE_X58Y51         MUXF7 (Prop_muxf7_I0_O)      0.121    12.049 r  <hidden>
                         net (fo=1, routed)           1.737    13.787    beginningrom/begin_re[3]
    SLICE_X58Y91         LUT2 (Prop_lut2_I1_O)        0.163    13.950 r  beginningrom/red[3]_i_20/O
                         net (fo=1, routed)           0.726    14.676    draw_tubes/red_reg[3]_4
    SLICE_X58Y101        LUT6 (Prop_lut6_I5_O)        0.168    14.844 r  draw_tubes/red[3]_i_7/O
                         net (fo=1, routed)           0.593    15.437    draw_tubes/red[3]_i_7_n_0
    SLICE_X55Y105        LUT6 (Prop_lut6_I5_O)        0.053    15.490 r  draw_tubes/red[3]_i_1/O
                         net (fo=1, routed)           0.000    15.490    vga_bitgen/red_reg[3]_1[2]
    SLICE_X55Y105        FDRE                                         r  vga_bitgen/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_bitgen/red_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.416ns  (logic 0.989ns (9.495%)  route 9.427ns (90.505%))
  Logic Levels:           6  (LUT2=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.586     5.015    <hidden>
    SLICE_X52Y88         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         FDRE (Prop_fdre_C_Q)         0.269     5.284 r  <hidden>
                         net (fo=48, routed)          4.818    10.102    <hidden>
    SLICE_X23Y10         MUXF8 (Prop_muxf8_S_O)       0.167    10.269 r  <hidden>
                         net (fo=1, routed)           2.425    12.694    <hidden>
    SLICE_X56Y51         LUT6 (Prop_lut6_I1_O)        0.153    12.847 r  <hidden>
                         net (fo=1, routed)           0.000    12.847    <hidden>
    SLICE_X56Y51         MUXF7 (Prop_muxf7_I0_O)      0.143    12.990 r  <hidden>
                         net (fo=1, routed)           1.388    14.379    beginningrom/begin_re[1]
    SLICE_X56Y101        LUT2 (Prop_lut2_I1_O)        0.151    14.530 r  beginningrom/red[1]_i_6/O
                         net (fo=1, routed)           0.202    14.732    vgac_/red_reg[1]
    SLICE_X56Y101        LUT6 (Prop_lut6_I4_O)        0.053    14.785 r  vgac_/red[1]_i_4/O
                         net (fo=1, routed)           0.593    15.378    vga_bitgen/red_reg[1]_2
    SLICE_X55Y105        LUT6 (Prop_lut6_I4_O)        0.053    15.431 r  vga_bitgen/red[1]_i_1/O
                         net (fo=1, routed)           0.000    15.431    vga_bitgen/red[1]_i_1_n_0
    SLICE_X55Y105        FDRE                                         r  vga_bitgen/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_bitgen/red_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.010ns  (logic 1.039ns (10.379%)  route 8.971ns (89.621%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.569     4.998    <hidden>
    SLICE_X58Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y72         FDRE (Prop_fdre_C_Q)         0.308     5.306 r  <hidden>
                         net (fo=171, routed)         4.245     9.551    <hidden>
    SLICE_X24Y14         LUT6 (Prop_lut6_I4_O)        0.053     9.604 r  <hidden>
                         net (fo=1, routed)           0.000     9.604    <hidden>
    SLICE_X24Y14         MUXF7 (Prop_muxf7_I1_O)      0.145     9.749 r  <hidden>
                         net (fo=1, routed)           0.000     9.749    <hidden>
    SLICE_X24Y14         MUXF8 (Prop_muxf8_I0_O)      0.056     9.805 r  <hidden>
                         net (fo=1, routed)           2.026    11.831    <hidden>
    SLICE_X58Y54         LUT6 (Prop_lut6_I1_O)        0.153    11.984 r  <hidden>
                         net (fo=1, routed)           0.000    11.984    <hidden>
    SLICE_X58Y54         MUXF7 (Prop_muxf7_I0_O)      0.121    12.105 r  <hidden>
                         net (fo=1, routed)           2.004    14.109    beginningrom/begin_re[0]
    SLICE_X58Y101        LUT6 (Prop_lut6_I0_O)        0.150    14.259 r  beginningrom/red[0]_i_3/O
                         net (fo=1, routed)           0.697    14.956    draw_tubes/red_reg[0]
    SLICE_X55Y105        LUT6 (Prop_lut6_I1_O)        0.053    15.009 r  draw_tubes/red[0]_i_1/O
                         net (fo=1, routed)           0.000    15.009    vga_bitgen/red_reg[3]_1[0]
    SLICE_X55Y105        FDRE                                         r  vga_bitgen/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_bitgen/blue_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.728ns  (logic 0.951ns (9.776%)  route 8.777ns (90.224%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.580     5.009    <hidden>
    SLICE_X56Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.269     5.278 r  <hidden>
                         net (fo=93, routed)          4.609     9.887    <hidden>
    SLICE_X24Y10         MUXF7 (Prop_muxf7_S_O)       0.193    10.080 r  <hidden>
                         net (fo=1, routed)           0.000    10.080    <hidden>
    SLICE_X24Y10         MUXF8 (Prop_muxf8_I0_O)      0.056    10.136 r  <hidden>
                         net (fo=1, routed)           2.266    12.402    <hidden>
    SLICE_X56Y51         LUT6 (Prop_lut6_I1_O)        0.153    12.555 r  <hidden>
                         net (fo=1, routed)           0.000    12.555    <hidden>
    SLICE_X56Y51         MUXF7 (Prop_muxf7_I0_O)      0.127    12.682 r  <hidden>
                         net (fo=1, routed)           1.901    14.584    vgac_/green_reg[3][3]
    SLICE_X54Y101        LUT6 (Prop_lut6_I3_O)        0.153    14.737 r  vgac_/blue[3]_i_1/O
                         net (fo=1, routed)           0.000    14.737    vga_bitgen/blue_reg[3]_1[3]
    SLICE_X54Y101        FDRE                                         r  vga_bitgen/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_bitgen/green_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.642ns  (logic 0.951ns (9.863%)  route 8.691ns (90.137%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.580     5.009    <hidden>
    SLICE_X56Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.269     5.278 r  <hidden>
                         net (fo=93, routed)          4.703     9.982    <hidden>
    SLICE_X26Y10         MUXF7 (Prop_muxf7_S_O)       0.193    10.175 r  <hidden>
                         net (fo=1, routed)           0.000    10.175    <hidden>
    SLICE_X26Y10         MUXF8 (Prop_muxf8_I0_O)      0.056    10.231 r  <hidden>
                         net (fo=1, routed)           1.965    12.195    <hidden>
    SLICE_X57Y51         LUT6 (Prop_lut6_I1_O)        0.153    12.348 r  <hidden>
                         net (fo=1, routed)           0.000    12.348    <hidden>
    SLICE_X57Y51         MUXF7 (Prop_muxf7_I0_O)      0.127    12.475 r  <hidden>
                         net (fo=1, routed)           2.023    14.499    vgac_/green_reg[3][5]
    SLICE_X52Y103        LUT6 (Prop_lut6_I3_O)        0.153    14.652 r  vgac_/green[1]_i_1/O
                         net (fo=1, routed)           0.000    14.652    vga_bitgen/green_reg[3]_1[1]
    SLICE_X52Y103        FDRE                                         r  vga_bitgen/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyb/enter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.733ns  (logic 3.693ns (37.938%)  route 6.040ns (62.062%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.391     4.820    keyb/clk_IBUF_BUFG
    SLICE_X47Y116        FDRE                                         r  keyb/enter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.269     5.089 r  keyb/enter_reg/Q
                         net (fo=5, routed)           0.939     6.029    keyb/enter
    SLICE_X53Y112        LUT2 (Prop_lut2_I1_O)        0.053     6.082 r  keyb/LED_OBUF[6]_inst_i_1/O
                         net (fo=7, routed)           5.101    11.183    LED_OBUF[0]
    AE21                 OBUF (Prop_obuf_I_O)         3.371    14.553 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.553    LED[6]
    AE21                                                              r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_bitgen/green_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.506ns  (logic 0.993ns (10.446%)  route 8.513ns (89.554%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.569     4.998    <hidden>
    SLICE_X58Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y72         FDRE (Prop_fdre_C_Q)         0.308     5.306 r  <hidden>
                         net (fo=171, routed)         4.410     9.717    <hidden>
    SLICE_X25Y13         LUT6 (Prop_lut6_I4_O)        0.053     9.770 r  <hidden>
                         net (fo=1, routed)           0.000     9.770    <hidden>
    SLICE_X25Y13         MUXF7 (Prop_muxf7_I0_O)      0.143     9.913 r  <hidden>
                         net (fo=1, routed)           0.000     9.913    <hidden>
    SLICE_X25Y13         MUXF8 (Prop_muxf8_I0_O)      0.056     9.969 r  <hidden>
                         net (fo=1, routed)           2.255    12.224    <hidden>
    SLICE_X56Y53         LUT6 (Prop_lut6_I1_O)        0.153    12.377 r  <hidden>
                         net (fo=1, routed)           0.000    12.377    <hidden>
    SLICE_X56Y53         MUXF7 (Prop_muxf7_I0_O)      0.127    12.504 r  <hidden>
                         net (fo=1, routed)           1.847    14.351    vgac_/green_reg[3][6]
    SLICE_X54Y101        LUT6 (Prop_lut6_I3_O)        0.153    14.504 r  vgac_/green[2]_i_1/O
                         net (fo=1, routed)           0.000    14.504    vga_bitgen/green_reg[3]_1[2]
    SLICE_X54Y101        FDRE                                         r  vga_bitgen/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_bitgen/green_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.338ns  (logic 0.974ns (10.431%)  route 8.364ns (89.569%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.384     4.813    <hidden>
    SLICE_X50Y163        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y163        FDRE (Prop_fdre_C_Q)         0.308     5.121 r  <hidden>
                         net (fo=171, routed)         4.096     9.217    <hidden>
    SLICE_X78Y189        LUT6 (Prop_lut6_I2_O)        0.053     9.270 r  <hidden>
                         net (fo=1, routed)           0.000     9.270    <hidden>
    SLICE_X78Y189        MUXF7 (Prop_muxf7_I1_O)      0.123     9.393 r  <hidden>
                         net (fo=1, routed)           0.000     9.393    <hidden>
    SLICE_X78Y189        MUXF8 (Prop_muxf8_I1_O)      0.054     9.447 r  <hidden>
                         net (fo=1, routed)           2.212    11.659    <hidden>
    SLICE_X52Y150        LUT6 (Prop_lut6_I5_O)        0.156    11.815 r  <hidden>
                         net (fo=1, routed)           0.000    11.815    <hidden>
    SLICE_X52Y150        MUXF7 (Prop_muxf7_I0_O)      0.127    11.942 r  <hidden>
                         net (fo=1, routed)           2.056    13.998    vgac_/douta[7]
    SLICE_X53Y103        LUT6 (Prop_lut6_I4_O)        0.153    14.151 r  vgac_/green[3]_i_1/O
                         net (fo=1, routed)           0.000    14.151    vga_bitgen/green_reg[3]_1[3]
    SLICE_X53Y103        FDRE                                         r  vga_bitgen/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyb/enter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.305ns  (logic 3.676ns (39.501%)  route 5.630ns (60.499%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.391     4.820    keyb/clk_IBUF_BUFG
    SLICE_X47Y116        FDRE                                         r  keyb/enter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.269     5.089 r  keyb/enter_reg/Q
                         net (fo=5, routed)           0.939     6.029    keyb/enter
    SLICE_X53Y112        LUT2 (Prop_lut2_I1_O)        0.053     6.082 r  keyb/LED_OBUF[6]_inst_i_1/O
                         net (fo=7, routed)           4.690    10.772    LED_OBUF[0]
    Y22                  OBUF (Prop_obuf_I_O)         3.354    14.125 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.125    LED[5]
    Y22                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut1/clkdiv_inst/clk_div_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut1/m1/old_btn_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.100ns (36.067%)  route 0.177ns (63.933%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.536     1.782    uut1/clkdiv_inst/clk_IBUF_BUFG
    SLICE_X56Y133        FDRE                                         r  uut1/clkdiv_inst/clk_div_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y133        FDRE (Prop_fdre_C_Q)         0.100     1.882 r  uut1/clkdiv_inst/clk_div_reg[9]/Q
                         net (fo=3, routed)           0.177     2.059    uut1/m1/S[0]
    SLICE_X57Y131        FDRE                                         r  uut1/m1/old_btn_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/clkdiv_inst/clk_div_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut1/m1/load_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.128ns (33.898%)  route 0.250ns (66.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.536     1.782    uut1/clkdiv_inst/clk_IBUF_BUFG
    SLICE_X56Y133        FDRE                                         r  uut1/clkdiv_inst/clk_div_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y133        FDRE (Prop_fdre_C_Q)         0.100     1.882 r  uut1/clkdiv_inst/clk_div_reg[9]/Q
                         net (fo=3, routed)           0.250     2.131    uut1/clkdiv_inst/S[0]
    SLICE_X57Y131        LUT2 (Prop_lut2_I0_O)        0.028     2.159 r  uut1/clkdiv_inst/load_out_i_1/O
                         net (fo=1, routed)           0.000     2.159    uut1/m1/load_out_reg_1
    SLICE_X57Y131        FDRE                                         r  uut1/m1/load_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GenerateRedraw/Load_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draw_tubes/tube3_x_pos_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.601ns  (logic 0.130ns (21.625%)  route 0.471ns (78.375%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.532     1.778    GenerateRedraw/clk_IBUF_BUFG
    SLICE_X52Y122        FDRE                                         r  GenerateRedraw/Load_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDRE (Prop_fdre_C_Q)         0.100     1.878 r  GenerateRedraw/Load_out_reg/Q
                         net (fo=6, routed)           0.244     2.122    GenerateRedraw/redraw
    SLICE_X60Y122        LUT2 (Prop_lut2_I1_O)        0.030     2.152 f  GenerateRedraw/cnt[4]_i_3/O
                         net (fo=93, routed)          0.227     2.379    draw_tubes/tube1_x_pos_reg[9]_2
    SLICE_X60Y110        FDCE                                         f  draw_tubes/tube3_x_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GenerateRedraw/Load_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draw_tubes/tube3_x_pos_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.601ns  (logic 0.130ns (21.625%)  route 0.471ns (78.375%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.532     1.778    GenerateRedraw/clk_IBUF_BUFG
    SLICE_X52Y122        FDRE                                         r  GenerateRedraw/Load_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDRE (Prop_fdre_C_Q)         0.100     1.878 r  GenerateRedraw/Load_out_reg/Q
                         net (fo=6, routed)           0.244     2.122    GenerateRedraw/redraw
    SLICE_X60Y122        LUT2 (Prop_lut2_I1_O)        0.030     2.152 f  GenerateRedraw/cnt[4]_i_3/O
                         net (fo=93, routed)          0.227     2.379    draw_tubes/tube1_x_pos_reg[9]_2
    SLICE_X60Y110        FDCE                                         f  draw_tubes/tube3_x_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GenerateRedraw/Load_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draw_tubes/tube3_x_pos_reg[2]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.601ns  (logic 0.130ns (21.625%)  route 0.471ns (78.375%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.532     1.778    GenerateRedraw/clk_IBUF_BUFG
    SLICE_X52Y122        FDRE                                         r  GenerateRedraw/Load_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDRE (Prop_fdre_C_Q)         0.100     1.878 r  GenerateRedraw/Load_out_reg/Q
                         net (fo=6, routed)           0.244     2.122    GenerateRedraw/redraw
    SLICE_X60Y122        LUT2 (Prop_lut2_I1_O)        0.030     2.152 f  GenerateRedraw/cnt[4]_i_3/O
                         net (fo=93, routed)          0.227     2.379    draw_tubes/tube1_x_pos_reg[9]_2
    SLICE_X60Y110        FDPE                                         f  draw_tubes/tube3_x_pos_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GenerateRedraw/Load_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draw_tubes/tube3_x_pos_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.601ns  (logic 0.130ns (21.625%)  route 0.471ns (78.375%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.532     1.778    GenerateRedraw/clk_IBUF_BUFG
    SLICE_X52Y122        FDRE                                         r  GenerateRedraw/Load_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDRE (Prop_fdre_C_Q)         0.100     1.878 r  GenerateRedraw/Load_out_reg/Q
                         net (fo=6, routed)           0.244     2.122    GenerateRedraw/redraw
    SLICE_X60Y122        LUT2 (Prop_lut2_I1_O)        0.030     2.152 f  GenerateRedraw/cnt[4]_i_3/O
                         net (fo=93, routed)          0.227     2.379    draw_tubes/tube1_x_pos_reg[9]_2
    SLICE_X60Y110        FDCE                                         f  draw_tubes/tube3_x_pos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GenerateRedraw/Load_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draw_tubes/tube3_x_pos_reg[4]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.653ns  (logic 0.130ns (19.923%)  route 0.523ns (80.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.532     1.778    GenerateRedraw/clk_IBUF_BUFG
    SLICE_X52Y122        FDRE                                         r  GenerateRedraw/Load_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDRE (Prop_fdre_C_Q)         0.100     1.878 r  GenerateRedraw/Load_out_reg/Q
                         net (fo=6, routed)           0.244     2.122    GenerateRedraw/redraw
    SLICE_X60Y122        LUT2 (Prop_lut2_I1_O)        0.030     2.152 f  GenerateRedraw/cnt[4]_i_3/O
                         net (fo=93, routed)          0.278     2.430    draw_tubes/tube1_x_pos_reg[9]_2
    SLICE_X60Y111        FDPE                                         f  draw_tubes/tube3_x_pos_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GenerateRedraw/Load_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draw_tubes/tube3_x_pos_reg[5]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.653ns  (logic 0.130ns (19.923%)  route 0.523ns (80.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.532     1.778    GenerateRedraw/clk_IBUF_BUFG
    SLICE_X52Y122        FDRE                                         r  GenerateRedraw/Load_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDRE (Prop_fdre_C_Q)         0.100     1.878 r  GenerateRedraw/Load_out_reg/Q
                         net (fo=6, routed)           0.244     2.122    GenerateRedraw/redraw
    SLICE_X60Y122        LUT2 (Prop_lut2_I1_O)        0.030     2.152 f  GenerateRedraw/cnt[4]_i_3/O
                         net (fo=93, routed)          0.278     2.430    draw_tubes/tube1_x_pos_reg[9]_2
    SLICE_X60Y111        FDPE                                         f  draw_tubes/tube3_x_pos_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GenerateRedraw/Load_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draw_tubes/tube3_x_pos_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.653ns  (logic 0.130ns (19.923%)  route 0.523ns (80.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.532     1.778    GenerateRedraw/clk_IBUF_BUFG
    SLICE_X52Y122        FDRE                                         r  GenerateRedraw/Load_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDRE (Prop_fdre_C_Q)         0.100     1.878 r  GenerateRedraw/Load_out_reg/Q
                         net (fo=6, routed)           0.244     2.122    GenerateRedraw/redraw
    SLICE_X60Y122        LUT2 (Prop_lut2_I1_O)        0.030     2.152 f  GenerateRedraw/cnt[4]_i_3/O
                         net (fo=93, routed)          0.278     2.430    draw_tubes/tube1_x_pos_reg[9]_2
    SLICE_X60Y111        FDCE                                         f  draw_tubes/tube3_x_pos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GenerateRedraw/Load_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draw_tubes/tube3_x_pos_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.653ns  (logic 0.130ns (19.923%)  route 0.523ns (80.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.532     1.778    GenerateRedraw/clk_IBUF_BUFG
    SLICE_X52Y122        FDRE                                         r  GenerateRedraw/Load_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDRE (Prop_fdre_C_Q)         0.100     1.878 r  GenerateRedraw/Load_out_reg/Q
                         net (fo=6, routed)           0.244     2.122    GenerateRedraw/redraw
    SLICE_X60Y122        LUT2 (Prop_lut2_I1_O)        0.030     2.152 f  GenerateRedraw/cnt[4]_i_3/O
                         net (fo=93, routed)          0.278     2.430    draw_tubes/tube1_x_pos_reg[9]_2
    SLICE_X60Y111        FDCE                                         f  draw_tubes/tube3_x_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100MHZ

Max Delay          3415 Endpoints
Min Delay          3415 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_bitgen/roof_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.287ns  (logic 0.436ns (2.522%)  route 16.851ns (97.478%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y40          DSP48E1                      0.000     0.000 r  vga_bitgen/roof_addr_reg/CLK
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.383     0.383 f  vga_bitgen/roof_addr_reg/P[15]
                         net (fo=228, routed)        16.320    16.703    <hidden>
    SLICE_X24Y78         LUT5 (Prop_lut5_I0_O)        0.053    16.756 r  <hidden>
                         net (fo=1, routed)           0.531    17.287    <hidden>
    RAMB36_X1Y16         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.559     4.738    <hidden>
    RAMB36_X1Y16         RAMB36E1                                     r  <hidden>

Slack:                    inf
  Source:                 vga_bitgen/roof_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.047ns  (logic 0.436ns (2.558%)  route 16.611ns (97.442%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y40          DSP48E1                      0.000     0.000 r  vga_bitgen/roof_addr_reg/CLK
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.383     0.383 f  vga_bitgen/roof_addr_reg/P[15]
                         net (fo=228, routed)        16.078    16.461    <hidden>
    SLICE_X24Y74         LUT5 (Prop_lut5_I0_O)        0.053    16.514 r  <hidden>
                         net (fo=1, routed)           0.534    17.047    <hidden>
    RAMB36_X1Y15         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.554     4.733    <hidden>
    RAMB36_X1Y15         RAMB36E1                                     r  <hidden>

Slack:                    inf
  Source:                 vga_bitgen/roof_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.801ns  (logic 0.436ns (2.595%)  route 16.365ns (97.405%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y40          DSP48E1                      0.000     0.000 r  vga_bitgen/roof_addr_reg/CLK
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.383     0.383 f  vga_bitgen/roof_addr_reg/P[15]
                         net (fo=228, routed)        15.956    16.339    <hidden>
    SLICE_X24Y72         LUT5 (Prop_lut5_I0_O)        0.053    16.392 r  <hidden>
                         net (fo=1, routed)           0.409    16.801    <hidden>
    RAMB36_X1Y14         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.549     4.728    <hidden>
    RAMB36_X1Y14         RAMB36E1                                     r  <hidden>

Slack:                    inf
  Source:                 vga_bitgen/roof_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.291ns  (logic 0.436ns (2.676%)  route 15.855ns (97.324%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y40          DSP48E1                      0.000     0.000 r  vga_bitgen/roof_addr_reg/CLK
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.383     0.383 f  vga_bitgen/roof_addr_reg/P[15]
                         net (fo=228, routed)        15.552    15.935    <hidden>
    SLICE_X24Y62         LUT5 (Prop_lut5_I0_O)        0.053    15.988 r  <hidden>
                         net (fo=1, routed)           0.302    16.291    <hidden>
    RAMB36_X1Y12         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.560     4.739    <hidden>
    RAMB36_X1Y12         RAMB36E1                                     r  <hidden>

Slack:                    inf
  Source:                 vga_bitgen/roof_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.252ns  (logic 0.436ns (2.683%)  route 15.816ns (97.317%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y40          DSP48E1                      0.000     0.000 r  vga_bitgen/roof_addr_reg/CLK
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.383     0.383 f  vga_bitgen/roof_addr_reg/P[15]
                         net (fo=228, routed)        15.513    15.896    <hidden>
    SLICE_X24Y67         LUT5 (Prop_lut5_I0_O)        0.053    15.949 r  <hidden>
                         net (fo=1, routed)           0.302    16.252    <hidden>
    RAMB36_X1Y13         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.555     4.734    <hidden>
    RAMB36_X1Y13         RAMB36E1                                     r  <hidden>

Slack:                    inf
  Source:                 vga_bitgen/roof_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.020ns  (logic 0.436ns (2.722%)  route 15.584ns (97.278%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y40          DSP48E1                      0.000     0.000 r  vga_bitgen/roof_addr_reg/CLK
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.383     0.383 f  vga_bitgen/roof_addr_reg/P[15]
                         net (fo=228, routed)        15.282    15.665    <hidden>
    SLICE_X24Y57         LUT5 (Prop_lut5_I0_O)        0.053    15.718 r  <hidden>
                         net (fo=1, routed)           0.302    16.020    <hidden>
    RAMB36_X1Y11         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.563     4.742    <hidden>
    RAMB36_X1Y11         RAMB36E1                                     r  <hidden>

Slack:                    inf
  Source:                 vga_bitgen/roof_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.750ns  (logic 0.436ns (2.768%)  route 15.314ns (97.232%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y40          DSP48E1                      0.000     0.000 r  vga_bitgen/roof_addr_reg/CLK
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.383     0.383 f  vga_bitgen/roof_addr_reg/P[15]
                         net (fo=228, routed)        15.012    15.395    <hidden>
    SLICE_X24Y52         LUT5 (Prop_lut5_I0_O)        0.053    15.448 r  <hidden>
                         net (fo=1, routed)           0.302    15.750    <hidden>
    RAMB36_X1Y10         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.564     4.743    <hidden>
    RAMB36_X1Y10         RAMB36E1                                     r  <hidden>

Slack:                    inf
  Source:                 vga_bitgen/roof_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.615ns  (logic 0.436ns (2.792%)  route 15.179ns (97.208%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y40          DSP48E1                      0.000     0.000 r  vga_bitgen/roof_addr_reg/CLK
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.383     0.383 f  vga_bitgen/roof_addr_reg/P[15]
                         net (fo=228, routed)        14.877    15.260    <hidden>
    SLICE_X24Y47         LUT5 (Prop_lut5_I0_O)        0.053    15.313 r  <hidden>
                         net (fo=1, routed)           0.302    15.615    <hidden>
    RAMB36_X1Y9          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.759     4.938    <hidden>
    RAMB36_X1Y9          RAMB36E1                                     r  <hidden>

Slack:                    inf
  Source:                 vga_bitgen/roof_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.386ns  (logic 0.436ns (2.834%)  route 14.950ns (97.166%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y40          DSP48E1                      0.000     0.000 r  vga_bitgen/roof_addr_reg/CLK
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.383     0.383 f  vga_bitgen/roof_addr_reg/P[15]
                         net (fo=228, routed)        13.960    14.343    <hidden>
    SLICE_X24Y21         LUT5 (Prop_lut5_I0_O)        0.053    14.396 r  <hidden>
                         net (fo=1, routed)           0.990    15.386    <hidden>
    RAMB36_X1Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.758     4.937    <hidden>
    RAMB36_X1Y0          RAMB36E1                                     r  <hidden>

Slack:                    inf
  Source:                 vga_bitgen/roof_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.345ns  (logic 0.436ns (2.841%)  route 14.909ns (97.159%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y40          DSP48E1                      0.000     0.000 r  vga_bitgen/roof_addr_reg/CLK
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.383     0.383 f  vga_bitgen/roof_addr_reg/P[15]
                         net (fo=228, routed)        14.607    14.990    <hidden>
    SLICE_X24Y42         LUT5 (Prop_lut5_I0_O)        0.053    15.043 r  <hidden>
                         net (fo=1, routed)           0.302    15.345    <hidden>
    RAMB36_X1Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.758     4.937    <hidden>
    RAMB36_X1Y8          RAMB36E1                                     r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_bitgen/add_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.247%)  route 0.155ns (60.753%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE                         0.000     0.000 r  vga_bitgen/add_reg[8]/C
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vga_bitgen/add_reg[8]/Q
                         net (fo=2, routed)           0.155     0.255    <hidden>
    RAMB18_X3Y40         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.775     2.260    <hidden>
    RAMB18_X3Y40         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 vga_bitgen/add_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.247%)  route 0.155ns (60.753%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE                         0.000     0.000 r  vga_bitgen/add_reg[8]/C
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vga_bitgen/add_reg[8]/Q
                         net (fo=2, routed)           0.155     0.255    <hidden>
    RAMB18_X3Y41         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.775     2.260    <hidden>
    RAMB18_X3Y41         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 vga_bitgen/add_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.100ns (33.249%)  route 0.201ns (66.751%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDRE                         0.000     0.000 r  vga_bitgen/add_reg[2]/C
    SLICE_X60Y102        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vga_bitgen/add_reg[2]/Q
                         net (fo=2, routed)           0.201     0.301    <hidden>
    RAMB18_X3Y40         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.775     2.260    <hidden>
    RAMB18_X3Y40         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 vga_bitgen/add_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.100ns (33.249%)  route 0.201ns (66.751%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDRE                         0.000     0.000 r  vga_bitgen/add_reg[2]/C
    SLICE_X60Y102        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vga_bitgen/add_reg[2]/Q
                         net (fo=2, routed)           0.201     0.301    <hidden>
    RAMB18_X3Y41         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.775     2.260    <hidden>
    RAMB18_X3Y41         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 vga_bitgen/add_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.100ns (32.773%)  route 0.205ns (67.227%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y101        FDRE                         0.000     0.000 r  vga_bitgen/add_reg[7]/C
    SLICE_X61Y101        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vga_bitgen/add_reg[7]/Q
                         net (fo=2, routed)           0.205     0.305    <hidden>
    RAMB18_X3Y40         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.775     2.260    <hidden>
    RAMB18_X3Y40         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 vga_bitgen/add_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.100ns (32.773%)  route 0.205ns (67.227%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y101        FDRE                         0.000     0.000 r  vga_bitgen/add_reg[7]/C
    SLICE_X61Y101        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vga_bitgen/add_reg[7]/Q
                         net (fo=2, routed)           0.205     0.305    <hidden>
    RAMB18_X3Y41         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.775     2.260    <hidden>
    RAMB18_X3Y41         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 vga_bitgen/add_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.100ns (31.827%)  route 0.214ns (68.173%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE                         0.000     0.000 r  vga_bitgen/add_reg[3]/C
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vga_bitgen/add_reg[3]/Q
                         net (fo=2, routed)           0.214     0.314    <hidden>
    RAMB18_X3Y40         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.775     2.260    <hidden>
    RAMB18_X3Y40         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 vga_bitgen/add_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.100ns (31.827%)  route 0.214ns (68.173%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y101        FDRE                         0.000     0.000 r  vga_bitgen/add_reg[5]/C
    SLICE_X61Y101        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vga_bitgen/add_reg[5]/Q
                         net (fo=2, routed)           0.214     0.314    <hidden>
    RAMB18_X3Y40         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.775     2.260    <hidden>
    RAMB18_X3Y40         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 vga_bitgen/add_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.100ns (31.827%)  route 0.214ns (68.173%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE                         0.000     0.000 r  vga_bitgen/add_reg[3]/C
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vga_bitgen/add_reg[3]/Q
                         net (fo=2, routed)           0.214     0.314    <hidden>
    RAMB18_X3Y41         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.775     2.260    <hidden>
    RAMB18_X3Y41         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 vga_bitgen/add_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.100ns (31.827%)  route 0.214ns (68.173%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y101        FDRE                         0.000     0.000 r  vga_bitgen/add_reg[5]/C
    SLICE_X61Y101        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vga_bitgen/add_reg[5]/Q
                         net (fo=2, routed)           0.214     0.314    <hidden>
    RAMB18_X3Y41         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.775     2.260    <hidden>
    RAMB18_X3Y41         RAMB18E1                                     r  <hidden>





