// RUN: circt-opt %s --verify-diagnostics -split-input-file | circt-opt | FileCheck %s

// CHECK-LABEL: arc.define @Foo
arc.define @Foo(%arg0: i42, %arg1: i9) -> (i42, i9) {
  %c-1_i42 = hw.constant -1 : i42

  // CHECK: arc.output %c-1_i42, %arg1 : i42, i9
  arc.output %c-1_i42, %arg1 : i42, i9
}

arc.define @Bar(%arg0: i42) -> i42 {
  arc.output %arg0 : i42
}

// CHECK-LABEL: hw.module @Module
hw.module @Module(in %clock: !seq.clock, in %enable: i1, in %a: i42, in %b: i9) {
  // CHECK: arc.state @Foo(%a, %b) clock %clock latency 1 : (i42, i9) -> (i42, i9)
  arc.state @Foo(%a, %b) clock %clock latency 1 : (i42, i9) -> (i42, i9)

  // CHECK: arc.state @Foo(%a, %b) clock %clock enable %enable latency 1 : (i42, i9) -> (i42, i9)
  arc.state @Foo(%a, %b) clock %clock enable %enable latency 1 : (i42, i9) -> (i42, i9)
}

// CHECK-LABEL: arc.define @SupportRecurisveMemoryEffects
arc.define @SupportRecurisveMemoryEffects(%arg0: i42, %arg1: i1) {
  %0 = scf.if %arg1 -> i42 {
    %1 = comb.and %arg0, %arg0 : i42
    scf.yield %1 : i42
  } else {
    scf.yield %arg0 : i42
  }
  arc.output
}

// CHECK-LABEL: @LookupTable(%arg0: i32, %arg1: i8)
arc.define @LookupTable(%arg0: i32, %arg1: i8) -> () {
  // CHECK-NEXT: %{{.+}} = arc.lut() : () -> i32 {
  // CHECK-NEXT:   %c0_i32 = hw.constant 0 : i32
  // CHECK-NEXT:   arc.output %c0_i32 : i32
  // CHECK-NEXT: }
  %0 = arc.lut () : () -> i32 {
    ^bb0():
      %0 = hw.constant 0 : i32
      arc.output %0 : i32
  }
  // CHECK-NEXT: %{{.+}} = arc.lut(%arg1, %arg0) : (i8, i32) -> i32 {
  // CHECK-NEXT: ^bb0(%arg2: i8, %arg3: i32):
  // CHECK-NEXT:   arc.output %arg3 : i32
  // CHECK-NEXT: }
  %1 = arc.lut (%arg1, %arg0) : (i8, i32) -> i32 {
    ^bb0(%arg2: i8, %arg3: i32):
      arc.output %arg3 : i32
  }
  arc.output
}

// CHECK-LABEL: func.func @StorageAccess
func.func @StorageAccess(%arg0: !arc.storage<10000>) {
  // CHECK-NEXT: arc.storage.get %arg0[42] : !arc.storage<10000> -> !arc.state<i9>
  // CHECK-NEXT: arc.storage.get %arg0[1337] : !arc.storage<10000> -> !arc.memory<4 x i19, i32>
  // CHECK-NEXT: arc.storage.get %arg0[9001] : !arc.storage<10000> -> !arc.storage<123>
  %0 = arc.storage.get %arg0[42] : !arc.storage<10000> -> !arc.state<i9>
  %1 = arc.storage.get %arg0[1337] : !arc.storage<10000> -> !arc.memory<4 x i19, i32>
  %2 = arc.storage.get %arg0[9001] : !arc.storage<10000> -> !arc.storage<123>
  return
}

// CHECK-LABEL: func.func @zeroCount
func.func @zeroCount(%arg0 : i32) {
  // CHECK-NEXT: {{%.+}} = arc.zero_count leading %arg0  : i32
  %0 = arc.zero_count leading %arg0  : i32
  // CHECK-NEXT: {{%.+}} = arc.zero_count trailing %arg0  : i32
  %1 = arc.zero_count trailing %arg0  : i32
  return
}

// CHECK-LABEL: @testCallOp
arc.define @testCallOp(%arg0: i1, %arg1: i32) {
  // CHECK-NEXT: {{.*}} = arc.call @dummyCallee1(%arg0, %arg1) : (i1, i32) -> i32
  %0 = arc.call @dummyCallee1(%arg0, %arg1) : (i1, i32) -> i32
  // CHECK-NEXT: arc.call @dummyCallee2()
  arc.call @dummyCallee2() : () -> ()
  arc.output
}
arc.define @dummyCallee1(%arg0: i1, %arg1: i32) -> i32 {
  arc.output %arg1 : i32
}
arc.define @dummyCallee2() {
  arc.output
}

// CHECK-LABEL: hw.module @clockDomainTest
hw.module @clockDomainTest(in %clk: !seq.clock, in %in0: i32, in %in1: i16) {
  // CHECK-NEXT: %{{.+}} = arc.clock_domain (%in0, %in1) clock %clk {someattr} : (i32, i16) -> i32 {
  %0 = arc.clock_domain (%in0, %in1) clock %clk {someattr} : (i32, i16) -> i32 {
  // CHECK-NEXT: ^bb0(%arg0: i32, %arg1: i16):
  ^bb0(%arg0: i32, %arg1: i16):
    // CHECK-NEXT: [[AND:%.+]] = comb.and %arg0, [[AND]] : i32
    // COM: check that it is a graph region
    %1 = comb.and %arg0, %1 : i32
    // CHECK-NEXT: arc.output [[AND]] : i32
    arc.output %1 : i32
  // CHECK-NEXT: }
  }

  // CHECK-NEXT: arc.clock_domain () clock %clk : () -> () {
  arc.clock_domain () clock %clk : () -> () {}
}

// CHECK-LABEL: hw.module @memoryOps
hw.module @memoryOps(in %clk: !seq.clock, in %en: i1, in %mask: i32, in %arg: i1) {
  %c0_i32 = hw.constant 0 : i32
  // CHECK: [[MEM:%.+]] = arc.memory <4 x i32, i32>
  %mem = arc.memory <4 x i32, i32>

  // CHECK-NEXT: %{{.+}} = arc.memory_read_port [[MEM]][%c0_i32] : <4 x i32, i32>
  %0 = arc.memory_read_port %mem[%c0_i32] : <4 x i32, i32>
  // CHECK-NEXT: arc.memory_write_port [[MEM]], @identity1(%c0_i32, %c0_i32, %en) clock %clk enable latency 1 : <4 x i32, i32>, i32, i32, i1
  arc.memory_write_port %mem, @identity1(%c0_i32, %c0_i32, %en) clock %clk enable latency 1 : <4 x i32, i32>, i32, i32, i1
  // CHECK-NEXT: arc.memory_write_port [[MEM]], @identity2(%c0_i32, %c0_i32, %en, %mask) clock %clk enable mask latency 2 : <4 x i32, i32>, i32, i32, i1, i32
  arc.memory_write_port %mem, @identity2(%c0_i32, %c0_i32, %en, %mask) clock %clk enable mask latency 2 : <4 x i32, i32>, i32, i32, i1, i32
  // CHECK-NEXT: arc.memory_write_port [[MEM]], @identity3(%c0_i32, %c0_i32, %mask) clock %clk mask latency 3 : <4 x i32, i32>, i32, i32, i32
  arc.memory_write_port %mem, @identity3(%c0_i32, %c0_i32, %mask) clock %clk mask latency 3 : <4 x i32, i32>, i32, i32, i32
  // CHECK-NEXT: arc.memory_write_port [[MEM]], @identity(%c0_i32, %c0_i32) clock %clk latency 4 : <4 x i32, i32>, i32, i32
  arc.memory_write_port %mem, @identity(%c0_i32, %c0_i32) clock %clk latency 4 : <4 x i32, i32>, i32, i32

  // CHECK-NEXT: arc.clock_domain
  arc.clock_domain (%arg) clock %clk : (i1) -> () {
  ^bb0(%arg0: i1):
    %c1_i32 = hw.constant 1 : i32
    // CHECK: [[MEM2:%.+]] = arc.memory <4 x i32, i32>
    %mem2 = arc.memory <4 x i32, i32>
    // CHECK-NEXT: %{{.+}} = arc.memory_read_port [[MEM2]][%c1_i32] : <4 x i32, i32>
    %2 = arc.memory_read_port %mem2[%c1_i32] : <4 x i32, i32>
    // CHECK-NEXT: arc.memory_write_port [[MEM2]], @identity1(%c1_i32, %c1_i32, %arg0) enable latency 1 : <4 x i32, i32>, i32, i32, i1
    arc.memory_write_port %mem2, @identity1(%c1_i32, %c1_i32, %arg0) enable latency 1 : <4 x i32, i32>, i32, i32, i1
    // CHECK-NEXT: arc.memory_write_port [[MEM2]], @identity(%c1_i32, %c1_i32) latency 1 : <4 x i32, i32>, i32, i32
    arc.memory_write_port %mem2, @identity(%c1_i32, %c1_i32) latency 1 : <4 x i32, i32>, i32, i32
  }

  // CHECK: %{{.+}} = arc.memory_read [[MEM]][%c0_i32] : <4 x i32, i32>
  %2 = arc.memory_read %mem[%c0_i32] : <4 x i32, i32>
  // CHECK-NEXT: arc.memory_write [[MEM]][%c0_i32], %c0_i32 if %en : <4 x i32, i32>
  arc.memory_write %mem[%c0_i32], %c0_i32 if %en : <4 x i32, i32>

  // CHECK-NEXT: arc.memory_write [[MEM]][%c0_i32], %c0_i32 : <4 x i32, i32>
  arc.memory_write %mem[%c0_i32], %c0_i32 : <4 x i32, i32>
}
arc.define @identity(%arg0: i32, %arg1: i32) -> (i32, i32) {
  arc.output %arg0, %arg1 : i32, i32
}
arc.define @identity1(%arg0: i32, %arg1: i32, %arg2: i1) -> (i32, i32, i1) {
  arc.output %arg0, %arg1, %arg2 : i32, i32, i1
}
arc.define @identity2(%arg0: i32, %arg1: i32, %arg2: i1, %arg3: i32) -> (i32, i32, i1, i32) {
  arc.output %arg0, %arg1, %arg2, %arg3 : i32, i32, i1, i32
}
arc.define @identity3(%arg0: i32, %arg1: i32, %arg2: i32) -> (i32, i32, i32) {
  arc.output %arg0, %arg1, %arg2 : i32, i32, i32
}

// -----

hw.module @vectorize_in_clock_domain(in %in0: i2, in %in1: i2, in %in2: i1, in %in3: i1, in %clk: !seq.clock, out out0: i1, out out1: i1) {
  %0:2 = arc.clock_domain (%in0, %in1, %in2, %in3) clock %clk : (i2, i2, i1, i1) -> (i1, i1) {
    ^bb0(%arg0: i2, %arg1: i2, %arg2: i1, %arg3: i1):
    %1:2 = arc.vectorize (%arg0, %arg1), (%arg2, %arg3) : (i2, i2, i1, i1) -> (i1, i1) {
    ^bb0(%arg4: i2, %arg5: i1):
      %2 = arc.state @vectorizable(%arg4, %arg5) latency 1 : (i2, i1) -> i1
      arc.vectorize.return %2 : i1
    }
    arc.output %1#0, %1#1 : i1, i1
  }
  hw.output %0#0, %0#1 : i1, i1
}
arc.define @vectorizable(%arg0: i2, %arg1: i1) -> i1 {
  %0 = comb.extract %arg0 from 0 : (i2) -> i1
  %1 = comb.and %0, %arg1 : i1
  arc.output %0 : i1
}

// CHECK-LABEL: hw.module @vectorize_in_clock_domain
//       CHECK: arc.clock_domain
//       CHECK: %{{.+}}:2 = arc.vectorize ({{.*}}, {{.*}}), ({{.*}}, {{.*}}) : (i2, i2, i1, i1) -> (i1, i1) {
//       CHECK: ^bb0([[A:%.+]]: i2, [[B:%.+]]: i1):
//       CHECK:   [[V1:%.+]] = arc.state @vectorizable([[A]], [[B]]) latency 1 : (i2, i1) -> i1
//       CHECK:   arc.vectorize.return [[V1]] : i1
//       CHECK: }

// -----

hw.module @vectorize(in %in0: i1, in %in1: i1, in %in2: i1, in %in3: i1, out out0: i1, out out1: i1, out out2: i1) {
  %0:2 = arc.vectorize (%in0, %in1), (%in2, %in3) : (i1, i1, i1, i1) -> (i1, i1) {
  ^bb0(%arg0: i1, %arg1: i1):
    %1 = comb.and %arg0, %arg1 : i1
    arc.vectorize.return %1 : i1
  }
  %1 = arc.vectorize (%in0), (%in2) : (i1, i1) -> i1 {
  ^bb0(%arg0: i1, %arg1: i1):
    %1 = comb.and %arg0, %arg1 : i1
    arc.vectorize.return %1 : i1
  }
  hw.output %0#0, %0#1, %1 : i1, i1, i1
}

// CHECK-LABEL: hw.module @vectorize
//       CHECK: [[V0:%.+]]:2 = arc.vectorize (%in0, %in1), (%in2, %in3) : (i1, i1, i1, i1) -> (i1, i1) {
//       CHECK: ^bb0([[A:%.+]]: i1, [[B:%.+]]: i1):
//       CHECK:   [[V1:%.+]] = comb.and [[A]], [[B]]
//       CHECK:   arc.vectorize.return [[V1]] : i1
//       CHECK: }
//       CHECK: [[V2:%.+]] = arc.vectorize (%in0), (%in2) : (i1, i1) -> i1 {
//       CHECK: ^bb0([[A:%.+]]: i1, [[B:%.+]]: i1):
//       CHECK:   [[V3:%.+]] = comb.and [[A]], [[B]]
//       CHECK:   arc.vectorize.return [[V3]] : i1
//       CHECK: }
//       CHECK: hw.output [[V0]]#0, [[V0]]#1, [[V2]] :

// -----

hw.module @vectorize_body_lowered(in %in0: i1, in %in1: i1, in %in2: i1, in %in3: i1, out out0: i1, out out1: i1, out out2: i1, out out3: i1) {
  %0:2 = arc.vectorize (%in0, %in1), (%in2, %in2) : (i1, i1, i1, i1) -> (i1, i1) {
  ^bb0(%arg0: i2, %arg1: i2):
    %1 = arith.andi %arg0, %arg1 : i2
    arc.vectorize.return %1 : i2
  }

  %1:2 = arc.vectorize (%in0, %in1), (%in2, %in3) : (i1, i1, i1, i1) -> (i1, i1) {
  ^bb0(%arg0: vector<2xi1>, %arg1: vector<2xi1>):
    %1 = arith.andi %arg0, %arg1 : vector<2xi1>
    arc.vectorize.return %1 : vector<2xi1>
  }

  hw.output %0#0, %0#1, %1#0, %1#1 : i1, i1, i1, i1
}

// CHECK-LABEL: hw.module @vectorize_body_lowered
//  CHECK-SAME: (in [[IN0:%.+]] : i1, in [[IN1:%.+]] : i1, in [[IN2:%.+]] : i1, in [[IN3:%.+]] : i1,
//       CHECK: [[V0:%.+]]:2 = arc.vectorize ([[IN0]], [[IN1]]), ([[IN2]], [[IN2]]) : (i1, i1, i1, i1) -> (i1, i1) {
//       CHECK: ^bb0([[A:%.+]]: i2, [[B:%.+]]: i2):
//       CHECK:   [[V1:%.+]] = arith.andi [[A]], [[B]]
//       CHECK:   arc.vectorize.return [[V1]] : i2
//       CHECK: }
//       CHECK: [[V2:%.+]]:2 = arc.vectorize (%in0, %in1), (%in2, %in3) : (i1, i1, i1, i1) -> (i1, i1) {
//       CHECK: ^bb0([[A:%.+]]: vector<2xi1>, [[B:%.+]]: vector<2xi1>):
//       CHECK:   [[V3:%.+]] = arith.andi [[A]], [[B]]
//       CHECK:   arc.vectorize.return [[V3]] : vector<2xi1>
//       CHECK: }
//       CHECK: hw.output [[V0]]#0, [[V0]]#1, [[V2]]#0, [[V2]]#1 :

// -----

hw.module @vectorize_boundary_lowered(in %in0: i1, in %in1: i1, in %in2: i1, in %in3: i1, out out0: i1, out out1: i1, out out2: i1, out out3: i1) {
  %0 = comb.concat %in0, %in1 : i1, i1
  %1 = comb.replicate %in2 : (i1) -> i2
  %2 = arc.vectorize (%0), (%1) : (i2, i2) -> i2 {
  ^bb0(%arg0: i1, %arg1: i1):
    %3 = arith.andi %arg0, %arg1 : i1
    arc.vectorize.return %3 : i1
  }
  %3 = comb.extract %2 from 1 : (i2) -> i1
  %4 = comb.extract %2 from 0 : (i2) -> i1

  %cst = arith.constant dense<0> : vector<2xi1>
  %5 = vector.insert %in0, %cst[0] : i1 into vector<2xi1>
  %6 = vector.insert %in1, %5[1] : i1 into vector<2xi1>
  %7 = vector.broadcast %in2 : i1 to vector<2xi1>
  %8 = arc.vectorize (%6), (%7) : (vector<2xi1>, vector<2xi1>) -> vector<2xi1> {
  ^bb0(%arg0: i1, %arg1: i1):
    %9 = arith.andi %arg0, %arg1 : i1
    arc.vectorize.return %9 : i1
  }
  %9 = vector.extract %8[0] : i1 from vector<2xi1>
  %10 = vector.extract %8[1] : i1 from vector<2xi1>

  hw.output %3, %4, %9, %10 : i1, i1, i1, i1
}

// CHECK-LABEL: hw.module @vectorize_boundary_lowered
//       CHECK: [[V0:%.+]] = comb.concat
//       CHECK: [[V1:%.+]] = comb.replicate
//       CHECK: [[V2:%.+]] = arc.vectorize ([[V0]]), ([[V1]]) : (i2, i2) -> i2 {
//       CHECK: ^bb0([[A:%.+]]: i1, [[B:%.+]]: i1):
//       CHECK:   [[V3:%.+]] = arith.andi [[A]], [[B]]
//       CHECK:   arc.vectorize.return [[V3]] : i1
//       CHECK: }
//       CHECK: [[V3:%.+]] = comb.extract [[V2]] from 1
//       CHECK: [[V4:%.+]] = comb.extract [[V2]] from 0
//       CHECK: vector.insert
//       CHECK: [[V5:%.+]] = vector.insert
//       CHECK: [[V6:%.+]] = vector.broadcast
//       CHECK: [[V7:%.+]] = arc.vectorize ([[V5]]), ([[V6]]) : (vector<2xi1>, vector<2xi1>) -> vector<2xi1> {
//       CHECK: ^bb0([[A:%.+]]: i1, [[B:%.+]]: i1):
//       CHECK:   [[V8:%.+]] = arith.andi [[A]], [[B]]
//       CHECK:   arc.vectorize.return [[V8]] : i1
//       CHECK: }
//       CHECK: [[V8:%.+]] = vector.extract [[V7]][0]
//       CHECK: [[V9:%.+]] = vector.extract [[V7]][1]
//       CHECK: hw.output [[V3]], [[V4]], [[V8]], [[V9]] :

// -----

hw.module @vectorize_both_sides_lowered(in %in0: i1, in %in1: i1, in %in2: i1, in %in3: i1, out out0: i1, out out1: i1, out out2: i1, out out3: i1) {
  %0 = comb.concat %in0, %in1 : i1, i1
  %1 = comb.replicate %in2 : (i1) -> i2
  %2 = arc.vectorize (%0), (%1) : (i2, i2) -> i2 {
  ^bb0(%arg0: i2, %arg1: i2):
    %3 = arith.andi %arg0, %arg1 : i2
    arc.vectorize.return %3 : i2
  }
  %3 = comb.extract %2 from 1 : (i2) -> i1
  %4 = comb.extract %2 from 0 : (i2) -> i1

  %cst = arith.constant dense<0> : vector<2xi1>
  %5 = vector.insert %in0, %cst[0] : i1 into vector<2xi1>
  %6 = vector.insert %in1, %5[1] : i1 into vector<2xi1>
  %7 = vector.broadcast %in2 : i1 to vector<2xi1>
  %8 = arc.vectorize (%6), (%7) : (vector<2xi1>, vector<2xi1>) -> vector<2xi1> {
  ^bb0(%arg0: vector<2xi1>, %arg1: vector<2xi1>):
    %9 = arith.andi %arg0, %arg1 : vector<2xi1>
    arc.vectorize.return %9 : vector<2xi1>
  }
  %9 = vector.extract %8[0] : i1 from vector<2xi1>
  %10 = vector.extract %8[1] : i1 from vector<2xi1>

  hw.output %3, %4, %9, %10 : i1, i1, i1, i1
}

// CHECK-LABEL: hw.module @vectorize_both_sides_lowered
//       CHECK: [[V0:%.+]] = comb.concat
//       CHECK: [[V1:%.+]] = comb.replicate
//       CHECK: [[V2:%.+]] = arc.vectorize ([[V0]]), ([[V1]]) : (i2, i2) -> i2 {
//       CHECK: ^bb0([[A:%.+]]: i2, [[B:%.+]]: i2):
//       CHECK:   [[V3:%.+]] = arith.andi [[A]], [[B]]
//       CHECK:   arc.vectorize.return [[V3]] : i2
//       CHECK: }
//       CHECK: [[V3:%.+]] = comb.extract [[V2]] from 1
//       CHECK: [[V4:%.+]] = comb.extract [[V2]] from 0
//       CHECK: vector.insert
//       CHECK: [[V5:%.+]] = vector.insert
//       CHECK: [[V6:%.+]] = vector.broadcast
//       CHECK: [[V7:%.+]] = arc.vectorize ([[V5]]), ([[V6]]) : (vector<2xi1>, vector<2xi1>) -> vector<2xi1> {
//       CHECK: ^bb0([[A:%.+]]: vector<2xi1>, [[B:%.+]]: vector<2xi1>):
//       CHECK:   [[V8:%.+]] = arith.andi [[A]], [[B]]
//       CHECK:   arc.vectorize.return [[V8]] : vector<2xi1>
//       CHECK: }
//       CHECK: [[V8:%.+]] = vector.extract [[V7]][0]
//       CHECK: [[V9:%.+]] = vector.extract [[V7]][1]
//       CHECK: hw.output [[V3]], [[V4]], [[V8]], [[V9]] :

// -----

// CHECK-LABEL: hw.module @sim_test
hw.module @sim_test(in %a : i8, out b : i8) {
  hw.output %a : i8
}

// CHECK-LABEL: func.func @no_attr
func.func @no_attr() {
  // CHECK: arc.sim.instantiate @sim_test as %{{.*}} {
  arc.sim.instantiate @sim_test as %model {}
  return
}

// CHECK-LABEL: func.func @with_attr
func.func @with_attr() {
  // CHECK: arc.sim.instantiate @sim_test as %{{.*}} attributes {foo = "foo"} {
  arc.sim.instantiate @sim_test as %model attributes {foo = "foo"} {}
  return
}
