
*** Running vivado
    with args -log design_1_sevenSegment_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_sevenSegment_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_sevenSegment_0_0.tcl -notrace
Command: synth_design -top design_1_sevenSegment_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1484 
WARNING: [Synth 8-2292] literal value truncated to fit in 2 bits [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/4d18/src/multiplexer.v:35]
WARNING: [Synth 8-2292] literal value truncated to fit in 2 bits [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/4d18/src/multiplexer.v:39]
WARNING: [Synth 8-2292] literal value truncated to fit in 2 bits [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/4d18/src/multiplexer.v:43]
WARNING: [Synth 8-2292] literal value truncated to fit in 2 bits [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/4d18/src/multiplexer.v:47]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 347.523 ; gain = 88.031
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_sevenSegment_0_0' [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/ip/design_1_sevenSegment_0_0/synth/design_1_sevenSegment_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'sevenseg_ip_v1_0' [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/4d18/hdl/sevenSegment_v1_0.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sevenseg_ip_v1_0_S_AXI' [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/4d18/hdl/sevenSegment_v1_0_S_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/4d18/hdl/sevenSegment_v1_0_S_AXI.v:232]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/4d18/hdl/sevenSegment_v1_0_S_AXI.v:373]
INFO: [Synth 8-638] synthesizing module 'Top_Level' [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/4d18/src/Top_Level.v:4]
INFO: [Synth 8-638] synthesizing module 'clk_divide_250Hz' [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/4d18/src/clk_divide_250Hz.v:5]
	Parameter delay bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divide_250Hz' (1#1) [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/4d18/src/clk_divide_250Hz.v:5]
INFO: [Synth 8-638] synthesizing module 'three_bit_counter' [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/4d18/src/three_bit_counter.v:3]
	Parameter delay bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'three_bit_counter' (2#1) [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/4d18/src/three_bit_counter.v:3]
INFO: [Synth 8-638] synthesizing module 'bcd_sevenseg' [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/4d18/src/bcd_sevenseg.v:4]
	Parameter delay bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/4d18/src/bcd_sevenseg.v:15]
INFO: [Synth 8-256] done synthesizing module 'bcd_sevenseg' (3#1) [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/4d18/src/bcd_sevenseg.v:4]
INFO: [Synth 8-638] synthesizing module 'multiplexer' [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/4d18/src/multiplexer.v:4]
	Parameter delay bound to: 0 - type: integer 
WARNING: [Synth 8-151] case item 3'b000 is unreachable [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/4d18/src/multiplexer.v:18]
WARNING: [Synth 8-151] case item 3'b001 is unreachable [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/4d18/src/multiplexer.v:18]
WARNING: [Synth 8-151] case item 3'b010 is unreachable [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/4d18/src/multiplexer.v:18]
WARNING: [Synth 8-151] case item 3'b011 is unreachable [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/4d18/src/multiplexer.v:18]
WARNING: [Synth 8-567] referenced signal 'value' should be on the sensitivity list [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/4d18/src/multiplexer.v:16]
INFO: [Synth 8-256] done synthesizing module 'multiplexer' (4#1) [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/4d18/src/multiplexer.v:4]
INFO: [Synth 8-256] done synthesizing module 'Top_Level' (5#1) [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/4d18/src/Top_Level.v:4]
WARNING: [Synth 8-689] width (2) of port connection 'axi_awaddr' does not match port width (3) of module 'Top_Level' [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/4d18/hdl/sevenSegment_v1_0_S_AXI.v:404]
WARNING: [Synth 8-6014] Unused sequential element byte_index was removed.  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/4d18/hdl/sevenSegment_v1_0_S_AXI.v:222]
INFO: [Synth 8-256] done synthesizing module 'sevenseg_ip_v1_0_S_AXI' (6#1) [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/4d18/hdl/sevenSegment_v1_0_S_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'sevenseg_ip_v1_0' (7#1) [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/4d18/hdl/sevenSegment_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_sevenSegment_0_0' (8#1) [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/ip/design_1_sevenSegment_0_0/synth/design_1_sevenSegment_0_0.v:57]
WARNING: [Synth 8-3331] design Top_Level has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design Top_Level has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design Top_Level has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design Top_Level has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design Top_Level has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design Top_Level has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design Top_Level has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design Top_Level has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design Top_Level has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design Top_Level has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design Top_Level has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design Top_Level has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design Top_Level has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design Top_Level has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design Top_Level has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design Top_Level has unconnected port S_AXI_WDATA[16]
WARNING: [Synth 8-3331] design Top_Level has unconnected port S_AXI_WDATA[15]
WARNING: [Synth 8-3331] design Top_Level has unconnected port S_AXI_WDATA[14]
WARNING: [Synth 8-3331] design Top_Level has unconnected port S_AXI_WDATA[13]
WARNING: [Synth 8-3331] design Top_Level has unconnected port S_AXI_WDATA[12]
WARNING: [Synth 8-3331] design Top_Level has unconnected port S_AXI_WDATA[11]
WARNING: [Synth 8-3331] design Top_Level has unconnected port S_AXI_WDATA[10]
WARNING: [Synth 8-3331] design Top_Level has unconnected port S_AXI_WDATA[9]
WARNING: [Synth 8-3331] design Top_Level has unconnected port S_AXI_WDATA[8]
WARNING: [Synth 8-3331] design Top_Level has unconnected port S_AXI_WDATA[7]
WARNING: [Synth 8-3331] design Top_Level has unconnected port S_AXI_WDATA[6]
WARNING: [Synth 8-3331] design Top_Level has unconnected port S_AXI_WDATA[5]
WARNING: [Synth 8-3331] design Top_Level has unconnected port S_AXI_WDATA[4]
WARNING: [Synth 8-3331] design sevenseg_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design sevenseg_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design sevenseg_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design sevenseg_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design sevenseg_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design sevenseg_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 373.328 ; gain = 113.836
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 373.328 ; gain = 113.836
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 677.543 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 677.543 ; gain = 418.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 677.543 ; gain = 418.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 677.543 ; gain = 418.051
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clkout" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 677.543 ; gain = 418.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               18 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_divide_250Hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module three_bit_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module multiplexer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
Module Top_Level 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module sevenseg_ip_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "inst/sevenseg_ip_v1_0_S_AXI_inst/T1/C1/clkout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3917] design design_1_sevenSegment_0_0 has port anode_out[7] driven by constant 1
INFO: [Synth 8-3917] design design_1_sevenSegment_0_0 has port anode_out[6] driven by constant 1
INFO: [Synth 8-3917] design design_1_sevenSegment_0_0 has port anode_out[5] driven by constant 1
INFO: [Synth 8-3917] design design_1_sevenSegment_0_0 has port anode_out[4] driven by constant 1
WARNING: [Synth 8-3331] design design_1_sevenSegment_0_0 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_sevenSegment_0_0 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_sevenSegment_0_0 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_sevenSegment_0_0 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_sevenSegment_0_0 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_sevenSegment_0_0 has unconnected port s_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/sevenseg_ip_v1_0_S_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/sevenseg_ip_v1_0_S_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/sevenseg_ip_v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/sevenseg_ip_v1_0_S_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/sevenseg_ip_v1_0_S_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/sevenseg_ip_v1_0_S_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/sevenseg_ip_v1_0_S_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_sevenSegment_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sevenseg_ip_v1_0_S_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_sevenSegment_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sevenseg_ip_v1_0_S_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_sevenSegment_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sevenseg_ip_v1_0_S_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_sevenSegment_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sevenseg_ip_v1_0_S_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_sevenSegment_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sevenseg_ip_v1_0_S_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_sevenSegment_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 677.543 ; gain = 418.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 677.543 ; gain = 418.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 677.543 ; gain = 418.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 677.543 ; gain = 418.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 677.543 ; gain = 418.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 677.543 ; gain = 418.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 677.543 ; gain = 418.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 677.543 ; gain = 418.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 677.543 ; gain = 418.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 677.543 ; gain = 418.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     5|
|2     |LUT1   |    19|
|3     |LUT2   |     2|
|4     |LUT3   |     6|
|5     |LUT4   |    25|
|6     |LUT5   |     9|
|7     |LUT6   |    55|
|8     |FDCE   |    22|
|9     |FDRE   |   173|
|10    |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------+-----------------------+------+
|      |Instance                        |Module                 |Cells |
+------+--------------------------------+-----------------------+------+
|1     |top                             |                       |   317|
|2     |  inst                          |sevenseg_ip_v1_0       |   317|
|3     |    sevenseg_ip_v1_0_S_AXI_inst |sevenseg_ip_v1_0_S_AXI |   317|
|4     |      T1                        |Top_Level              |    87|
|5     |        C1                      |clk_divide_250Hz       |    65|
|6     |        T1                      |three_bit_counter      |    17|
+------+--------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 677.543 ; gain = 418.051
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 677.543 ; gain = 113.836
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 677.543 ; gain = 418.051
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

45 Infos, 51 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 677.543 ; gain = 421.680
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.runs/design_1_sevenSegment_0_0_synth_1/design_1_sevenSegment_0_0.dcp' has been generated.
