|de10_lite
ADC_CLK_10 => ~NO_FANOUT~
MAX10_CLK1_50 => ~NO_FANOUT~
MAX10_CLK2_50 => ~NO_FANOUT~
KEY[0] => _.IN1
KEY[1] => _.IN1
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
LEDR[0] << d_flip_flop:d_flip_flop.q
LEDR[1] << d_flip_flop:d_flip_flop.q_n
LEDR[2] << <GND>
LEDR[3] << <GND>
LEDR[4] << <GND>
LEDR[5] << <GND>
LEDR[6] << <GND>
LEDR[7] << <GND>
LEDR[8] << <GND>
LEDR[9] << <GND>


|de10_lite|d_flip_flop:d_flip_flop
clk => clk.IN1
d => d.IN1
q <= d_latch:slave.q
q_n <= d_latch:slave.q_n


|de10_lite|d_flip_flop:d_flip_flop|d_latch:master
clk => comb.IN0
clk => comb.IN0
d => comb.IN1
d => comb.IN1
q <= sr_latch:sr_latch.port2
q_n <= sr_latch:sr_latch.port3


|de10_lite|d_flip_flop:d_flip_flop|d_latch:master|sr_latch:sr_latch
s => q_n.IN0
r => q.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
q_n <= q_n.DB_MAX_OUTPUT_PORT_TYPE


|de10_lite|d_flip_flop:d_flip_flop|d_latch:slave
clk => comb.IN0
clk => comb.IN0
d => comb.IN1
d => comb.IN1
q <= sr_latch:sr_latch.port2
q_n <= sr_latch:sr_latch.port3


|de10_lite|d_flip_flop:d_flip_flop|d_latch:slave|sr_latch:sr_latch
s => q_n.IN0
r => q.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
q_n <= q_n.DB_MAX_OUTPUT_PORT_TYPE


