/*
 * Copyright (C) 2011-2016 Freescale Semiconductor, Inc.
 * Copyright 2017 NXP
 * Jason Liu <r64343@freescale.com>
 *
 * SPDX-License-Identifier:	GPL-2.0+
 *
 * Refer doc/README.imximage for more details about how-to configure
 * and create imximage boot image
 *
 * The syntax is taken as close as possible with the kwbimage
 */

#define __ASSEMBLY__
#include <config.h>

/* image version */
IMAGE_VERSION 2

/*
 * Boot Device : one of
 * spi, sd (the board has no nand neither onenand)
 */
BOOT_FROM      sd

#ifdef CONFIG_USE_IMXIMG_PLUGIN
/*PLUGIN    plugin-binary-file    IRAM_FREE_START_ADDR*/
PLUGIN board/freescale/mx6sabresd/plugin.bin 0x00907000
#else

#ifdef CONFIG_SECURE_BOOT
CSF CONFIG_CSF_SIZE
#endif

/*
 * Device Configuration Data (DCD)
 *
 * Each entry must have the format:
 * Addr-type           Address        Value
 *
 * where:
 *      Addr-type register length (1,2 or 4 bytes)
 *      Address   absolute address of the register
 *      value     value to be stored in the register
 */
#ifdef CONFIG_IMX_OPTEE
SET_BIT 4 0x20c4070 0x3c00000
DATA 4 0x20e0024 0x00000003
CHECK_BITS_SET 4 0x20e0024 0x3
#endif
//setmem /16	0x020bc000 =	0x30		
DATA	0x020c4068 	0xffffffff	
DATA	0x020c406c 	0xffffffff	
DATA	0x020c4070 	0xffffffff	
DATA	0x020c4074 	0xffffffff	
DATA	0x020c4078 	0xffffffff	
DATA	0x020c407c 	0xffffffff	
DATA	0x020c4080 	0xffffffff			
DATA	0x020e0798 	0x000C0000	// IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE 
DATA	0x020e0758 	0x00000000	// IOMUXC_SW_PAD_CTL_GRP_DDRPKE 			
DATA	0x020e0588 	0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_0
DATA	0x020e0594 	0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_1		
DATA	0x020e056c 	0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS
DATA	0x020e0578 	0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS
DATA	0x020e074c 	0x00000030	// IOMUXC_SW_PAD_CTL_GRP_ADDDS 			
DATA	0x020e057c 	0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET
DATA	0x020e058c 	0x00000000	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2 - DSE can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_CTLDS
DATA	0x020e059c 	0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0
DATA	0x020e05a0 	0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT1
DATA	0x020e078c 	0x00000030	// IOMUXC_SW_PAD_CTL_GRP_CTLDS 		
DATA	0x020e0750 	0x00020000	// IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL 
DATA	0x020e05a8 	0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0 
DATA	0x020e05b0 	0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1 
DATA	0x020e0524 	0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2 
DATA	0x020e051c 	0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3 
DATA	0x020e0518 	0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS4 
DATA	0x020e050c 	0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS5 
DATA	0x020e05b8 	0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS6 
DATA	0x020e05c0 	0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS7 			
DATA	0x020e0534 	0x00018200 	// IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02  (SDQS0_B_TRIM=01, SDQS0_TRIM=10)
DATA	0x020e0538 	0x00008000 	// IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03  (SDQS1_B_TRIM=00, SDQS1_TRIM=00)
DATA	0x020e053c 	0x00018200 	// IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04  (SDQS2_B_TRIM=01, SDQS2_TRIM=10)
DATA	0x020e0540 	0x00018200 	// IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05  (SDQS3_B_TRIM=01, SDQS3_TRIM=10)
DATA	0x020e0544 	0x00018200 	// IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06  (SDQS4_B_TRIM=01, SDQS4_TRIM=10)
DATA	0x020e0548 	0x00018200 	// IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07  (SDQS5_B_TRIM=01, SDQS5_TRIM=10)
DATA	0x020e054c 	0x00018200 	// IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08  (SDQS6_B_TRIM=01, SDQS6_TRIM=10)
DATA	0x020e0550 	0x00018200 	// IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09  (SDQS7_B_TRIM=01, SDQS7_TRIM=10)			
DATA	0x020e0774 	0x00020000	// IOMUXC_SW_PAD_CTL_GRP_DDRMODE
DATA	0x020e0784 	0x00000030	// IOMUXC_SW_PAD_CTL_GRP_B0DS 
DATA	0x020e0788 	0x00000030	// IOMUXC_SW_PAD_CTL_GRP_B1DS 
DATA	0x020e0794 	0x00000030	// IOMUXC_SW_PAD_CTL_GRP_B2DS 
DATA	0x020e079c 	0x00000030	// IOMUXC_SW_PAD_CTL_GRP_B3DS 
DATA	0x020e07a0 	0x00000030	// IOMUXC_SW_PAD_CTL_GRP_B4DS 
DATA	0x020e07a4 	0x00000030	// IOMUXC_SW_PAD_CTL_GRP_B5DS 
DATA	0x020e07a8 	0x00000030	// IOMUXC_SW_PAD_CTL_GRP_B6DS 
DATA	0x020e0748 	0x00000030	// IOMUXC_SW_PAD_CTL_GRP_B7DS 			
DATA	0x020e05ac 	0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0
DATA	0x020e05b4 	0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1
DATA	0x020e0528 	0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2
DATA	0x020e0520 	0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3
DATA	0x020e0514 	0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM4
DATA	0x020e0510 	0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM5
DATA	0x020e05bc 	0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM6
DATA	0x020e05c4 	0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM7		
DATA	0x021b001c 	0x00008000	//MMDC0_MDSCR, set the Configuration request bit during MMDC set up		
DATA	0x021b0800 	0xA1390003	// DDR_PHY_P0_MPZQHWCTRL, enable both one-time & periodic HW ZQ calibration.			
DATA	0x021b080c 	0x001F0015	
DATA	0x021b0810 	0x00220022	
DATA	0x021b480c 	0x00160021	
DATA	0x021b4810 	0x000B0023			
DATA	0x021b083c 	0x02340240	// MPDGCTRL0 PHY0
DATA	0x021b0840 	0x02340230	// MPDGCTRL1 PHY0
DATA	0x021b483c 	0x023C023C	// MPDGCTRL0 PHY1
DATA	0x021b4840 	0x02380214	// MPDGCTRL1 PHY1		
DATA	0x021b0848 	0x3E343A3A	// MPRDDLCTL PHY0
DATA	0x021b4848 	0x3838363E	// MPRDDLCTL PHY1                  			
DATA	0x021b0850 	0x3C3C3E40	// MPWRDLCTL PHY0
DATA	0x021b4850 	0x42364242	// MPWRDLCTL PHY1		
DATA	0x021b081c 	0x33333333	// DDR_PHY_P0_MPREDQBY0DL3
DATA	0x021b0820 	0x33333333	// DDR_PHY_P0_MPREDQBY1DL3
DATA	0x021b0824 	0x33333333	// DDR_PHY_P0_MPREDQBY2DL3
DATA	0x021b0828 	0x33333333	// DDR_PHY_P0_MPREDQBY3DL3
DATA	0x021b481c 	0x33333333	// DDR_PHY_P1_MPREDQBY0DL3
DATA	0x021b4820 	0x33333333	// DDR_PHY_P1_MPREDQBY1DL3
DATA	0x021b4824 	0x33333333	// DDR_PHY_P1_MPREDQBY2DL3
DATA	0x021b4828 	0x33333333	// DDR_PHY_P1_MPREDQBY3DL3                			
DATA	0x021b08b8 	0x00000800	// DDR_PHY_P0_MPMUR0, frc_msr
DATA	0x021b48b8 	0x00000800	// DDR_PHY_P0_MPMUR0, frc_msr			
DATA	0x021b0004 	0x0002002D	// MMDC0_MDPDC
DATA	0x021b0008 	0x00333040	// MMDC0_MDOTC
DATA	0x021b000c 	0x676B5333	// MMDC0_MDCFG0
DATA	0x021b0010 	0xB66D8B63	// MMDC0_MDCFG1
DATA	0x021b0014 	0x01FF00DB	// MMDC0_MDCFG2			
DATA	0x021b0018 	0x00011740	// MMDC0_MDMISC
DATA	0x021b001c 	0x00008000	// MMDC0_MDSCR, set the Configuration request bit during MMDC set up
DATA	0x021b002c 	0x000026D2	// MMDC0_MDRWD
DATA	0x021b0030 	0x006B1023	// MMDC0_MDOR
DATA	0x021b0040 	0x00000047	// Chan0 CS0_END 			
DATA	0x021b0400 	0x14420000	// adopt bypass
DATA	0x021b0000 	0x841A0000	// MMDC0_MDCTL
DATA	0x021b0890 	0x00400c58	//ZQ Offset		
DATA	0x00bb0008 	0x00000000	// GPV0_S_A_0_DDRCONF
DATA	0x00bb000c 	0x24719314	// GPV0_S_A_0_DDRTIMING accorindt to MMDC0_MDCFG0/1/2
DATA	0x00bb0038 	0x00000544	// GPV0_S_A_0_Activate
DATA	0x00bb0014 	0x00000040  // Read latency
DATA	0x00bb0028 	0x00000020  // Aging control for IPU1/PRE0/PRE3
DATA	0x00bb002c 	0x00000020  // Aging control for IPU2/PRE1/PRE2               			
DATA	0x021b001c 	0x02008032	// MMDC0_MDSCR, MR2 write, CS0
DATA	0x021b001c 	0x00008033	// MMDC0_MDSCR, MR3 write, CS0
DATA	0x021b001c 	0x00048031	// MMDC0_MDSCR, MR1 write, CS0
DATA	0x021b001c 	0x15208030	// MMDC0_MDSCR, MR0write, CS0
DATA	0x021b001c 	0x04008040	// MMDC0_MDSCR, ZQ calibration command sent to device on CS0						
DATA	0x021b0020 	0x00007800	// MMDC0_MDREF
DATA	0x021b0818 	0x00022227	// DDR_PHY_P0_MPODTCTRL
DATA	0x021b4818 	0x00022227	// DDR_PHY_P1_MPODTCTRL			
DATA	0x021b0004 	0x0002556D	// MMDC0_MDPDC now SDCTL power down enabled			
DATA	0x021b0404 	0x00011006	// MMDC0_MAPSR ADOPT power down enabled, MMDC will enter automatically to self-refresh while the number of idle cycle reached.			
DATA	0x021b001c 	0x00000000	// MMDC0_MDSCR, clear this register (especially the configuration bit as initialization is complete)
		
/* set the default clock gate to save power */
DATA 4 0x020c4068 0x00C03F3F
DATA 4 0x020c406c 0x0030FC03
DATA 4 0x020c4070 0x0FFFF000
DATA 4 0x020c4074 0x3FF00000
DATA 4 0x020c4078 0x00FFF300
DATA 4 0x020c407c 0x0F0000F3
DATA 4 0x020c4080 0x000003FF

/* enable AXI cache for VDOA/VPU/IPU */
DATA 4 0x020e0010 0xF00000CF
/* set IPU AXI-id0 Qos=0xf(bypass) AXI-id1 Qos=0x7 */
DATA 4 0x020e0018 0x007F007F
DATA 4 0x020e001c 0x007F007F

/*
 * Setup CCM_CCOSR register as follows:
 *
 * cko1_en  = 1	   --> CKO1 enabled
 * cko1_div = 111  --> divide by 8
 * cko1_sel = 1011 --> ahb_clk_root
 *
 * This sets CKO1 at ahb_clk_root/8 = 132/8 = 16.5 MHz
 */
DATA 4 0x020c4060 0x000000fb
#endif
