{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1545787306908 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545787306931 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 26 09:21:46 2018 " "Processing started: Wed Dec 26 09:21:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545787306931 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545787306931 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off analog -c analog " "Command: quartus_map --read_settings_files=on --write_settings_files=off analog -c analog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545787306931 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1545787308859 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1545787308859 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "analog.v(158) " "Verilog HDL information at analog.v(158): always construct contains both blocking and non-blocking assignments" {  } { { "analog.v" "" { Text "D:/intelFPGA_lite/18.0/analog/analog.v" 158 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1545787336098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "analog.v 7 7 " "Found 7 design units, including 7 entities, in source file analog.v" { { "Info" "ISGN_ENTITY_NAME" "1 analog " "Found entity 1: analog" {  } { { "analog.v" "" { Text "D:/intelFPGA_lite/18.0/analog/analog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545787336110 ""} { "Info" "ISGN_ENTITY_NAME" "2 lattice_on " "Found entity 2: lattice_on" {  } { { "analog.v" "" { Text "D:/intelFPGA_lite/18.0/analog/analog.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545787336110 ""} { "Info" "ISGN_ENTITY_NAME" "3 digit_tube " "Found entity 3: digit_tube" {  } { { "analog.v" "" { Text "D:/intelFPGA_lite/18.0/analog/analog.v" 347 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545787336110 ""} { "Info" "ISGN_ENTITY_NAME" "4 countdown " "Found entity 4: countdown" {  } { { "analog.v" "" { Text "D:/intelFPGA_lite/18.0/analog/analog.v" 539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545787336110 ""} { "Info" "ISGN_ENTITY_NAME" "5 two_ten " "Found entity 5: two_ten" {  } { { "analog.v" "" { Text "D:/intelFPGA_lite/18.0/analog/analog.v" 661 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545787336110 ""} { "Info" "ISGN_ENTITY_NAME" "6 debounce " "Found entity 6: debounce" {  } { { "analog.v" "" { Text "D:/intelFPGA_lite/18.0/analog/analog.v" 688 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545787336110 ""} { "Info" "ISGN_ENTITY_NAME" "7 sw " "Found entity 7: sw" {  } { { "analog.v" "" { Text "D:/intelFPGA_lite/18.0/analog/analog.v" 755 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545787336110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545787336110 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "analog " "Elaborating entity \"analog\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1545787336198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countdown countdown:l3 " "Elaborating entity \"countdown\" for hierarchy \"countdown:l3\"" {  } { { "analog.v" "l3" { Text "D:/intelFPGA_lite/18.0/analog/analog.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545787336220 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 analog.v(550) " "Verilog HDL assignment warning at analog.v(550): truncated value with size 32 to match size of target (5)" {  } { { "analog.v" "" { Text "D:/intelFPGA_lite/18.0/analog/analog.v" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545787336221 "|analog|countdown:l3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_ten countdown:l3\|two_ten:t1 " "Elaborating entity \"two_ten\" for hierarchy \"countdown:l3\|two_ten:t1\"" {  } { { "analog.v" "t1" { Text "D:/intelFPGA_lite/18.0/analog/analog.v" 567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545787336243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lattice_on lattice_on:l1 " "Elaborating entity \"lattice_on\" for hierarchy \"lattice_on:l1\"" {  } { { "analog.v" "l1" { Text "D:/intelFPGA_lite/18.0/analog/analog.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545787336264 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "maze_con analog.v(88) " "Verilog HDL or VHDL warning at analog.v(88): object \"maze_con\" assigned a value but never read" {  } { { "analog.v" "" { Text "D:/intelFPGA_lite/18.0/analog/analog.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545787336265 "|analog|lattice_on:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 analog.v(173) " "Verilog HDL assignment warning at analog.v(173): truncated value with size 32 to match size of target (7)" {  } { { "analog.v" "" { Text "D:/intelFPGA_lite/18.0/analog/analog.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545787336269 "|analog|lattice_on:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 analog.v(174) " "Verilog HDL assignment warning at analog.v(174): truncated value with size 32 to match size of target (3)" {  } { { "analog.v" "" { Text "D:/intelFPGA_lite/18.0/analog/analog.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545787336270 "|analog|lattice_on:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 analog.v(184) " "Verilog HDL assignment warning at analog.v(184): truncated value with size 32 to match size of target (7)" {  } { { "analog.v" "" { Text "D:/intelFPGA_lite/18.0/analog/analog.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545787336270 "|analog|lattice_on:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 analog.v(185) " "Verilog HDL assignment warning at analog.v(185): truncated value with size 32 to match size of target (3)" {  } { { "analog.v" "" { Text "D:/intelFPGA_lite/18.0/analog/analog.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545787336270 "|analog|lattice_on:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 analog.v(197) " "Verilog HDL assignment warning at analog.v(197): truncated value with size 32 to match size of target (7)" {  } { { "analog.v" "" { Text "D:/intelFPGA_lite/18.0/analog/analog.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545787336272 "|analog|lattice_on:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 analog.v(198) " "Verilog HDL assignment warning at analog.v(198): truncated value with size 32 to match size of target (3)" {  } { { "analog.v" "" { Text "D:/intelFPGA_lite/18.0/analog/analog.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545787336272 "|analog|lattice_on:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 analog.v(209) " "Verilog HDL assignment warning at analog.v(209): truncated value with size 32 to match size of target (7)" {  } { { "analog.v" "" { Text "D:/intelFPGA_lite/18.0/analog/analog.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545787336273 "|analog|lattice_on:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 analog.v(210) " "Verilog HDL assignment warning at analog.v(210): truncated value with size 32 to match size of target (3)" {  } { { "analog.v" "" { Text "D:/intelFPGA_lite/18.0/analog/analog.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545787336273 "|analog|lattice_on:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 analog.v(248) " "Verilog HDL assignment warning at analog.v(248): truncated value with size 32 to match size of target (4)" {  } { { "analog.v" "" { Text "D:/intelFPGA_lite/18.0/analog/analog.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545787336275 "|analog|lattice_on:l1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sw lattice_on:l1\|sw:a1 " "Elaborating entity \"sw\" for hierarchy \"lattice_on:l1\|sw:a1\"" {  } { { "analog.v" "a1" { Text "D:/intelFPGA_lite/18.0/analog/analog.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545787336333 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 analog.v(764) " "Verilog HDL assignment warning at analog.v(764): truncated value with size 32 to match size of target (20)" {  } { { "analog.v" "" { Text "D:/intelFPGA_lite/18.0/analog/analog.v" 764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545787336334 "|analog|lattice_on:l1|sw:a1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digit_tube digit_tube:l2 " "Elaborating entity \"digit_tube\" for hierarchy \"digit_tube:l2\"" {  } { { "analog.v" "l2" { Text "D:/intelFPGA_lite/18.0/analog/analog.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545787336362 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "maze_con analog.v(438) " "Verilog HDL or VHDL warning at analog.v(438): object \"maze_con\" assigned a value but never read" {  } { { "analog.v" "" { Text "D:/intelFPGA_lite/18.0/analog/analog.v" 438 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545787336364 "|analog|digit_tube:l2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 analog.v(400) " "Verilog HDL assignment warning at analog.v(400): truncated value with size 32 to match size of target (4)" {  } { { "analog.v" "" { Text "D:/intelFPGA_lite/18.0/analog/analog.v" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545787336367 "|analog|digit_tube:l2"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "digit_seg0\[0\] GND " "Pin \"digit_seg0\[0\]\" is stuck at GND" {  } { { "analog.v" "" { Text "D:/intelFPGA_lite/18.0/analog/analog.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545787338942 "|analog|digit_seg0[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1545787338942 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "analog.v" "" { Text "D:/intelFPGA_lite/18.0/analog/analog.v" 550 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1545787338963 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "612 " "Implemented 612 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1545787340817 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1545787340817 ""} { "Info" "ICUT_CUT_TM_LCELLS" "565 " "Implemented 565 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1545787340817 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1545787340817 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/18.0/analog/output_files/analog.map.smsg " "Generated suppressed messages file D:/intelFPGA_lite/18.0/analog/output_files/analog.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545787341006 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4739 " "Peak virtual memory: 4739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545787341097 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 26 09:22:21 2018 " "Processing ended: Wed Dec 26 09:22:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545787341097 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545787341097 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545787341097 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1545787341097 ""}
