/// åŸºç¡€æ•´æ•°æŒ‡ä»¤é›†
use crate::{
    cpu::Cpu, trap::Exception, Executable, Format, Insn, PrivilegeMode, RegT, SRegT, XLen,
    INSN_SLICE,
};
use bit_field::BitField;
use proc_macros::Instruction;

use super::sext;

def_insn!(
  #[derive(Instruction)]
  #[format(U)]
  #[match_code(0x37)]
  #[mask(0x7f)]
  ,Lui);

impl Executable for Lui {
    // x[rd] = sext(immediate[31:12] << 12)
    // é«˜ä½ç«‹å³æ•°åŠ è½½ (Load Upper Immediate). U-type, RV32I and RV64I.
    // å°†ç¬¦å·ä½æ‰©å±•çš„ 20 ä½ç«‹å³æ•° immediate å·¦ç§» 12 ä½ï¼Œå¹¶å°†ä½Ž 12 ä½ç½®é›¶ï¼Œå†™å…¥ x[rd]ä¸­ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        cpu.state.xs.set_reg(
            self.rd() as u8,
            sext(self.imm() as RegT, self.imm_len()) & cpu.xlen.mask(),
        );
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
  #[derive(Instruction)]
  #[format(U)]
  #[match_code(0x17)]
  #[mask(0x7f)]
  ,Auipc);

impl Executable for Auipc {
    // x[rd] = pc + sext(immediate[31:12] << 12)
    // PC åŠ ç«‹å³æ•° (Add Upper Immediate to PC). U-type, RV32I and RV64I.
    // æŠŠç¬¦å·ä½æ‰©å±•çš„ 20 ä½ï¼ˆå·¦ç§» 12 ä½ï¼‰ç«‹å³æ•°åŠ åˆ° pc ä¸Šï¼Œç»“æžœå†™å…¥ x[rd]ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let offset_sext = sext(self.imm() as RegT, self.imm_len());
        cpu.state.xs.set_reg(
            self.rd() as u8,
            cpu.state.pc.wrapping_add(offset_sext) & cpu.xlen.mask(),
        );
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
  #[derive(Instruction)]
  #[format(J)]
  #[match_code(0x6f)]
  #[mask(0x7f)]
  ,Jal);

impl Executable for Jal {
    // x[rd] = pc+4; pc += sext(offset)
    // è·³è½¬å¹¶é“¾æŽ¥ (Jump and Link). J-type, RV32I and RV64I.
    // æŠŠä¸‹ä¸€æ¡æŒ‡ä»¤çš„åœ°å€(pc+4)ï¼Œç„¶åŽæŠŠ pc è®¾ç½®ä¸ºå½“å‰å€¼åŠ ä¸Šç¬¦å·ä½æ‰©å±•çš„offsetã€‚rd é»˜è®¤ä¸º x1ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let offset_sext = sext(self.imm() as RegT, self.imm_len());
        cpu.state.xs.set_reg(self.rd() as u8, cpu.state.pc + 4);
        cpu.state
            .update_pc(cpu.state.pc.wrapping_add(offset_sext) & cpu.xlen.mask());
        Ok(())
    }
}

def_insn!(
  #[derive(Instruction)]
  #[format(I)]
  #[match_code(0x67)]
  #[mask(0x707f)]
  ,Jalr);

impl Executable for Jalr {
    // t=pc+4; pc=(x[rs1]+sext(offset))&~1; x[rd]=t
    // è·³è½¬å¹¶å¯„å­˜å™¨é“¾æŽ¥ (Jump and Link Register). I-type, RV32I and RV64I.
    // æŠŠ pc è®¾ç½®ä¸º x[rs1] + sign-extend(offset)ï¼ŒæŠŠè®¡ç®—å‡ºçš„åœ°å€çš„æœ€ä½Žæœ‰æ•ˆä½è®¾ä¸º 0ï¼Œå¹¶å°†åŽŸ pc+4çš„å€¼å†™å…¥ f[rd]ã€‚rd é»˜è®¤ä¸º x1ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let offset_sext = sext(self.imm() as RegT, self.imm_len());
        let rs1 = cpu.state.xs.reg(self.rs1() as u8);
        let t = cpu.state.pc + 4;
        cpu.state.update_pc(rs1.wrapping_add(offset_sext) & !1);
        cpu.state.xs.set_reg(self.rd() as u8, t);
        Ok(())
    }
}

def_insn!(
  #[derive(Instruction)]
  #[format(B)]
  #[match_code(0x63)]
  #[mask(0x707f)]
  ,Beq);

impl Executable for Beq {
    // if (rs1 == rs2) pc += sext(offset)
    // ç›¸ç­‰æ—¶åˆ†æ”¯ (Branch if Equal). B-type, RV32I and RV64I.
    // è‹¥å¯„å­˜å™¨ x[rs1]å’Œå¯„å­˜å™¨ x[rs2]çš„å€¼ç›¸ç­‰ï¼ŒæŠŠ pc çš„å€¼è®¾ä¸ºå½“å‰å€¼åŠ ä¸Šç¬¦å·ä½æ‰©å±•çš„åç§» offsetã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let rs1 = cpu.state.xs.reg(self.rs1() as u8);
        let rs2 = cpu.state.xs.reg(self.rs2() as u8);
        let offset_sext = sext(self.imm() as RegT, self.imm_len());
        if rs1 == rs2 {
            cpu.state.update_pc(cpu.state.pc.wrapping_add(offset_sext));
        } else {
            cpu.state.update_pc(cpu.state.pc + 4);
        }
        Ok(())
    }
}

def_insn!(
  #[derive(Instruction)]
  #[format(B)]
  #[match_code(0x1063)]
  #[mask(0x707f)]
  ,Bne);

impl Executable for Bne {
    // if (rs1 â‰  rs2) pc += sext(offset)
    // ä¸ç›¸ç­‰æ—¶åˆ†æ”¯ (Branch if Not Equal). B-type, RV32I and RV64I.
    // è‹¥å¯„å­˜å™¨ x[rs1]å’Œå¯„å­˜å™¨ x[rs2]çš„å€¼ä¸ç›¸ç­‰ï¼ŒæŠŠ pc çš„å€¼è®¾ä¸ºå½“å‰å€¼åŠ ä¸Šç¬¦å·ä½æ‰©å±•çš„åç§»offsetã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let rs1 = cpu.state.xs.reg(self.rs1() as u8);
        let rs2 = cpu.state.xs.reg(self.rs2() as u8);
        let offset_sext = sext(self.imm() as RegT, self.imm_len());
        if rs1 != rs2 {
            cpu.state.update_pc(cpu.state.pc.wrapping_add(offset_sext));
        } else {
            cpu.state.update_pc(cpu.state.pc + 4);
        }
        Ok(())
    }
}

def_insn!(
  #[derive(Instruction)]
  #[format(B)]
  #[match_code(0x4063)]
  #[mask(0x707f)]
  ,Blt);

impl Executable for Blt {
    // if (rs1 <s rs2) pc += sext(offset)
    // å°äºŽæ—¶åˆ†æ”¯ (Branch if Less Than). B-type, RV32I and RV64I.
    // è‹¥å¯„å­˜å™¨ x[rs1]çš„å€¼å°äºŽå¯„å­˜å™¨ x[rs2]çš„å€¼ï¼ˆå‡è§†ä¸ºäºŒè¿›åˆ¶è¡¥ç ï¼‰ï¼ŒæŠŠ pc çš„å€¼è®¾ä¸ºå½“å‰å€¼åŠ ä¸Šç¬¦å·ä½æ‰©å±•çš„åç§» offsetã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let rs1 = cpu.state.xs.reg(self.rs1() as u8) as SRegT;
        let rs2 = cpu.state.xs.reg(self.rs2() as u8) as SRegT;
        let offset_sext = sext(self.imm() as RegT, self.imm_len());

        if rs1 < rs2 {
            cpu.state.update_pc(cpu.state.pc.wrapping_add(offset_sext));
        } else {
            cpu.state.update_pc(cpu.state.pc + 4);
        }
        Ok(())
    }
}

def_insn!(
  #[derive(Instruction)]
  #[format(B)]
  #[match_code(0x5063)]
  #[mask(0x707f)]
  ,Bge);

impl Executable for Bge {
    // if (rs1 â‰¥s rs2) pc += sext(offset)
    // å¤§äºŽç­‰äºŽæ—¶åˆ†æ”¯ (Branch if Greater Than or Equal). B-type, RV32I and RV64I.
    // è‹¥å¯„å­˜å™¨ x[rs1]çš„å€¼å¤§äºŽç­‰äºŽå¯„å­˜å™¨ x[rs2]çš„å€¼ï¼ˆå‡è§†ä¸ºäºŒè¿›åˆ¶è¡¥ç ï¼‰ï¼ŒæŠŠ pc çš„å€¼è®¾ä¸ºå½“å‰å€¼åŠ ä¸Šç¬¦å·ä½æ‰©å±•çš„åç§» offsetã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let rs1 = cpu.state.xs.reg(self.rs1() as u8) as SRegT;
        let rs2 = cpu.state.xs.reg(self.rs2() as u8) as SRegT;
        let offset_sext = sext(self.imm() as RegT, self.imm_len());

        if rs1 >= rs2 {
            cpu.state.update_pc(cpu.state.pc.wrapping_add(offset_sext));
        } else {
            cpu.state.update_pc(cpu.state.pc + 4);
        }
        Ok(())
    }
}

def_insn!(
  #[derive(Instruction)]
  #[format(B)]
  #[match_code(0x6063)]
  #[mask(0x707f)]
  ,Bltu);

impl Executable for Bltu {
    // if (rs1 <u rs2) pc += sext(offset)
    // æ— ç¬¦å·å°äºŽæ—¶åˆ†æ”¯ (Branch if Less Than, Unsigned). B-type, RV32I and RV64I.
    // è‹¥å¯„å­˜å™¨ x[rs1]çš„å€¼å°äºŽå¯„å­˜å™¨ x[rs2]çš„å€¼ï¼ˆå‡è§†ä¸ºæ— ç¬¦å·æ•°ï¼‰ï¼ŒæŠŠ pc çš„å€¼è®¾ä¸ºå½“å‰å€¼åŠ ä¸Šç¬¦å·ä½æ‰©å±•çš„åç§» offsetã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let rs1 = cpu.state.xs.reg(self.rs1() as u8);
        let rs2 = cpu.state.xs.reg(self.rs2() as u8);
        let offset_sext = sext(self.imm() as RegT, self.imm_len());

        if rs1 < rs2 {
            cpu.state.update_pc(cpu.state.pc.wrapping_add(offset_sext));
        } else {
            cpu.state.update_pc(cpu.state.pc + 4);
        }
        Ok(())
    }
}

def_insn!(
  #[derive(Instruction)]
  #[format(B)]
  #[match_code(0x7063)]
  #[mask(0x707f)]
  ,Bgeu);

impl Executable for Bgeu {
    // if (rs1 â‰¥u rs2) pc += sext(offset)
    //  æ— ç¬¦å·å¤§äºŽç­‰äºŽæ—¶åˆ†æ”¯ (Branch if Greater Than or Equal, Unsigned). B-type, RV32I and RV64I.
    //è‹¥å¯„å­˜å™¨ x[rs1]çš„å€¼å¤§äºŽç­‰äºŽå¯„å­˜å™¨ x[rs2]çš„å€¼ï¼ˆå‡è§†ä¸ºæ— ç¬¦å·æ•°ï¼‰ï¼ŒæŠŠ pc çš„å€¼è®¾ä¸ºå½“å‰å€¼åŠ ä¸Šç¬¦å·ä½æ‰©å±•çš„åç§» offsetã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let rs1 = cpu.state.xs.reg(self.rs1() as u8);
        let rs2 = cpu.state.xs.reg(self.rs2() as u8);
        let offset_sext = sext(self.imm() as RegT, self.imm_len());

        if rs1 >= rs2 {
            cpu.state.update_pc(cpu.state.pc.wrapping_add(offset_sext));
        } else {
            cpu.state.update_pc(cpu.state.pc + 4);
        }
        Ok(())
    }
}

def_insn!(
  #[derive(Instruction)]
  #[format(I)]
  #[match_code(0x3)]
  #[mask(0x707f)]
  ,Lb);

impl Executable for Lb {
    // x[rd] = sext(M[x[rs1] + sext(offset)][7:0])
    // å­—èŠ‚åŠ è½½ (Load Byte). I-type, RV32I and RV64I.
    // ä»Žåœ°å€ x[rs1] + sign-extend(offset)è¯»å–ä¸€ä¸ªå­—èŠ‚ï¼Œç»ç¬¦å·ä½æ‰©å±•åŽå†™å…¥ x[rd]ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let rs1 = cpu.state.xs.reg(self.rs1() as u8);

        let offset_sext = sext(self.imm() as RegT, self.imm_len());
        let data = cpu
            .mmu
            .load::<u8>(&cpu.state, rs1.wrapping_add(offset_sext))?;
        let value = sext(data as RegT, 8) & cpu.xlen.mask();
        cpu.state.xs.set_reg(self.rd() as u8, value);
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
  #[derive(Instruction)]
  #[format(I)]
  #[match_code(0x1003)]
  #[mask(0x707f)]
  ,Lh);

impl Executable for Lh {
    // x[rd] = sext(M[x[rs1] + sext(offset)][15:0])
    // åŠå­—åŠ è½½ (Load Halfword). I-type, RV32I and RV64I.
    // ä»Žåœ°å€ x[rs1] + sign-extend(offset)è¯»å–ä¸¤ä¸ªå­—èŠ‚ï¼Œç»ç¬¦å·ä½æ‰©å±•åŽå†™å…¥ x[rd]ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let rs1 = cpu.state.xs.reg(self.rs1() as u8);

        let offset_sext = sext(self.imm() as RegT, self.imm_len());
        let data = cpu
            .mmu
            .load::<u16>(&cpu.state, rs1.wrapping_add(offset_sext))?;
        let value = sext(data as RegT, 16) & cpu.xlen.mask();
        cpu.state.xs.set_reg(self.rd() as u8, value);
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
  #[derive(Instruction)]
  #[format(I)]
  #[match_code(0x2003)]
  #[mask(0x707f)]
  ,Lw);

impl Executable for Lw {
    // x[rd] = sext(M[x[rs1] + sext(offset)][31:0])
    // å­—åŠ è½½ (Load Word). I-type, RV32I and RV64I.
    // ä»Žåœ°å€ x[rs1] + sign-extend(offset)è¯»å–å››ä¸ªå­—èŠ‚ï¼Œå†™å…¥ x[rd]ã€‚å¯¹äºŽ RV64Iï¼Œç»“æžœè¦è¿›è¡Œç¬¦å·ä½æ‰©å±•ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let rs1 = cpu.state.xs.reg(self.rs1() as u8);

        let offset_sext = sext(self.imm() as RegT, self.imm_len());
        let data = cpu
            .mmu
            .load::<u32>(&cpu.state, rs1.wrapping_add(offset_sext))?;
        let value = sext(data as RegT, 32) & cpu.xlen.mask();
        cpu.state.xs.set_reg(self.rd() as u8, value);
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
  #[derive(Instruction)]
  #[format(I)]
  #[match_code(0x4003)]
  #[mask(0x707f)]
  ,Lbu);

impl Executable for Lbu {
    // x[rd] = M[x[rs1] + sext(offset)][7:0]
    // æ— ç¬¦å·å­—èŠ‚åŠ è½½ (Load Byte, Unsigned). I-type, RV32I and RV64I.
    // ä»Žåœ°å€ x[rs1] + sign-extend(offset)è¯»å–ä¸€ä¸ªå­—èŠ‚ï¼Œç»é›¶æ‰©å±•åŽå†™å…¥ x[rd]ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let rs1 = cpu.state.xs.reg(self.rs1() as u8);

        let offset_sext = sext(self.imm() as RegT, self.imm_len());
        let data = cpu
            .mmu
            .load::<u8>(&cpu.state, rs1.wrapping_add(offset_sext))?;
        cpu.state.xs.set_reg(self.rd() as u8, data as u64);
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
  #[derive(Instruction)]
  #[format(I)]
  #[match_code(0x5003)]
  #[mask(0x707f)]
  ,Lhu);

impl Executable for Lhu {
    // x[rd] = M[x[rs1] + sext(offset)][15:0]
    // æ— ç¬¦å·åŠå­—åŠ è½½ (Load Halfword, Unsigned). I-type, RV32I and RV64I.
    // ä»Žåœ°å€ x[rs1] + sign-extend(offset)è¯»å–ä¸¤ä¸ªå­—èŠ‚ï¼Œç»é›¶æ‰©å±•åŽå†™å…¥ x[rd]ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let rs1 = cpu.state.xs.reg(self.rs1() as u8);

        let offset_sext = sext(self.imm() as RegT, self.imm_len());
        let data = cpu
            .mmu
            .load::<u16>(&cpu.state, rs1.wrapping_add(offset_sext))?;
        cpu.state.xs.set_reg(self.rd() as u8, data as u64);
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
    #[derive(Instruction)]
    #[format(S)]
    #[match_code(0x23)]
    #[mask(0x707f)]
    ,Sb);

impl Executable for Sb {
    // M[x[rs1] + sext(offset) = x[rs2][7: 0]
    // å­˜å­—èŠ‚(Store Byte). S-type, RV32I and RV64I.
    // å°† x[rs2]çš„ä½Žä½å­—èŠ‚å­˜å…¥å†…å­˜åœ°å€ x[rs1]+sign-extend(offset)ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let rs1 = cpu.state.xs.reg(self.rs1() as u8);

        let offset_sext = sext(self.imm() as RegT, self.imm_len());
        let data = cpu.state.xs.reg(self.rs2() as u8).get_bits(0..8) as u8;

        cpu.mmu
            .store::<u8>(&cpu.state, rs1.wrapping_add(offset_sext), data)?;
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
    #[derive(Instruction)]
    #[format(S)]
    #[match_code(0x1023)]
    #[mask(0x707f)]
    ,Sh);

impl Executable for Sh {
    // M[x[rs1] + sext(offset) = x[rs2][15: 0]
    // å­˜åŠå­—(Store Halfword). S-type, RV32I and RV64I.
    // å°† x[rs2]çš„ä½Žä½ 2 ä¸ªå­—èŠ‚å­˜å…¥å†…å­˜åœ°å€ x[rs1]+sign-extend(offset)ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let rs1 = cpu.state.xs.reg(self.rs1() as u8);

        let offset_sext = sext(self.imm() as RegT, self.imm_len());
        let data = cpu.state.xs.reg(self.rs2() as u8).get_bits(0..16) as u16;
        cpu.mmu
            .store::<u16>(&cpu.state, rs1.wrapping_add(offset_sext), data)?;
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
    #[derive(Instruction)]
    #[format(S)]
    #[match_code(0x2023)]
    #[mask(0x707f)]
    ,Sw);

impl Executable for Sw {
    // M[x[rs1] + sext(offset) = x[rs2][31: 0]
    // å­˜å­—(Store Word). S-type, RV32I and RV64I.
    // å°† x[rs2]çš„ä½Žä½ 4 ä¸ªå­—èŠ‚å­˜å…¥å†…å­˜åœ°å€ x[rs1]+sign-extend(offset)ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let rs1 = cpu.state.xs.reg(self.rs1() as u8);

        let offset_sext = sext(self.imm() as RegT, self.imm_len());
        let data = cpu.state.xs.reg(self.rs2() as u8).get_bits(0..32) as u32;
        cpu.mmu
            .store::<u32>(&cpu.state, rs1.wrapping_add(offset_sext), data)?;
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
    #[derive(Instruction)]
    #[format(I)]
    #[match_code(0x13)]
    #[mask(0x707f)]
    ,Addi);

impl Executable for Addi {
    // x[rd] = x[rs1] + sext(immediate)
    // åŠ ç«‹å³æ•°(Add Immediate). I-type, RV32I and RV64I.
    // æŠŠç¬¦å·ä½æ‰©å±•çš„ç«‹å³æ•°åŠ åˆ°å¯„å­˜å™¨ x[rs1]ä¸Šï¼Œç»“æžœå†™å…¥ x[rd]ã€‚å¿½ç•¥ç®—æœ¯æº¢å‡ºã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let rs1 = cpu.state.xs.reg(self.rs1() as u8);
        cpu.state.xs.set_reg(
            self.rd() as u8,
            rs1.wrapping_add(sext(self.imm() as RegT, self.imm_len())),
        );
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
    #[derive(Instruction)]
    #[format(I)]
    #[match_code(0x2013)]
    #[mask(0x707f)]
    ,Slti);

impl Executable for Slti {
    // x[rd] = (x[rs1] <ð‘  sext(immediate))
    // å°äºŽç«‹å³æ•°åˆ™ç½®ä½(Set if Less Than Immediate). I-type, RV32I and RV64I.
    // æ¯”è¾ƒ x[rs1]å’Œæœ‰ç¬¦å·æ‰©å±•çš„ immediateï¼Œå¦‚æžœ x[rs1]æ›´å°ï¼Œå‘ x[rd]å†™å…¥ 1ï¼Œå¦åˆ™å†™å…¥ 0ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let rs1 = cpu.state.xs.reg(self.rs1() as u8);
        let imm_sext = sext(self.imm() as RegT, self.imm_len());

        let v = if (rs1 as SRegT) < (imm_sext as SRegT) {
            1
        } else {
            0
        };
        cpu.state.xs.set_reg(self.rd() as u8, v);
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
    #[derive(Instruction)]
    #[format(I)]
    #[match_code(0x3013)]
    #[mask(0x707f)]
    ,Sltiu);

impl Executable for Sltiu {
    // x[rd] = (x[rs1] <ð‘¢ sext(immediate))
    // æ— ç¬¦å·å°äºŽç«‹å³æ•°åˆ™ç½®ä½(Set if Less Than Immediate, Unsigned). I-type, RV32I and RV64I.
    // æ¯”è¾ƒ x[rs1]å’Œæœ‰ç¬¦å·æ‰©å±•çš„ immediateï¼Œæ¯”è¾ƒæ—¶è§†ä¸ºæ— ç¬¦å·æ•°ã€‚å¦‚æžœ x[rs1]æ›´å°ï¼Œå‘ x[rd]å†™å…¥1ï¼Œå¦åˆ™å†™å…¥ 0ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let rs1 = cpu.state.xs.reg(self.rs1() as u8);
        let imm_sext = sext(self.imm() as RegT, self.imm_len());
        let v = if rs1 < imm_sext { 1 } else { 0 };
        cpu.state.xs.set_reg(self.rd() as u8, v);
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
    #[derive(Instruction)]
    #[format(I)]
    #[match_code(0x4013)]
    #[mask(0x707f)]
    ,Xori);

impl Executable for Xori {
    // x[rd] = x[rs1] ^ sext(immediate)
    // ç«‹å³æ•°å¼‚æˆ–(Exclusive-OR Immediate). I-type, RV32I and RV64I.
    // x[rs1]å’Œæœ‰ç¬¦å·æ‰©å±•çš„ immediate æŒ‰ä½å¼‚æˆ–ï¼Œç»“æžœå†™å…¥ x[rd]ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let rs1 = cpu.state.xs.reg(self.rs1() as u8);
        let imm_sext = sext(self.imm() as RegT, self.imm_len());
        cpu.state
            .xs
            .set_reg(self.rd() as u8, (rs1 ^ imm_sext) & cpu.xlen.mask());
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
    #[derive(Instruction)]
    #[format(I)]
    #[match_code(0x6013)]
    #[mask(0x707f)]
    ,Ori);

impl Executable for Ori {
    // x[rd] = x[rs1] | sext(immediate)
    // ç«‹å³æ•°å–æˆ–(OR Immediate). R-type, RV32I and RV64I.
    // æŠŠå¯„å­˜å™¨ x[rs1]å’Œæœ‰ç¬¦å·æ‰©å±•çš„ç«‹å³æ•° immediate æŒ‰ä½å–æˆ–ï¼Œç»“æžœå†™å…¥ x[rd]ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let rs1 = cpu.state.xs.reg(self.rs1() as u8);
        let imm_sext = sext(self.imm() as RegT, self.imm_len());
        cpu.state
            .xs
            .set_reg(self.rd() as u8, (rs1 | imm_sext) & cpu.xlen.mask());
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
    #[derive(Instruction)]
    #[format(I)]
    #[match_code(0x7013)]
    #[mask(0x707f)]
    ,Andi);

impl Executable for Andi {
    // x[rd] = x[rs1] & sext(immediate)
    // ä¸Žç«‹å³æ•° (And Immediate). I-type, RV32I and RV64I.
    // æŠŠç¬¦å·ä½æ‰©å±•çš„ç«‹å³æ•°å’Œå¯„å­˜å™¨ x[rs1]ä¸Šçš„å€¼è¿›è¡Œä½ä¸Žï¼Œç»“æžœå†™å…¥ x[rd]ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let rs1 = cpu.state.xs.reg(self.rs1() as u8);
        let imm_sext = sext(self.imm() as RegT, self.imm_len());
        cpu.state
            .xs
            .set_reg(self.rd() as u8, (rs1 & imm_sext) & cpu.xlen.mask());
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
    #[derive(Instruction)]
    #[format(I)]
    #[match_code(0x1013)]
    #[mask(0xfc00707f)]
    ,Slli);

impl Executable for Slli {
    // x[rd] = x[rs1] â‰ª shamt
    // ç«‹å³æ•°é€»è¾‘å·¦ç§»(Shift Left Logical Immediate). I-type, RV32I and RV64I.
    // æŠŠå¯„å­˜å™¨x[rs1]å·¦ç§»shamtä½ï¼Œç©ºå‡ºçš„ä½ç½®å¡«å…¥0ï¼Œç»“æžœå†™å…¥x[rd]ã€‚
    // å¯¹äºŽRV32Iï¼Œä»…å½“shamt[5]=0æ—¶ï¼ŒæŒ‡ä»¤æ‰æ˜¯æœ‰æ•ˆçš„ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let rs1 = cpu.state.xs.reg(self.rs1() as u8);
        let shamt = self.imm() & cpu.xlen.shamt_mask();
        cpu.state
            .xs
            .set_reg(self.rd() as u8, (rs1.wrapping_shl(shamt)) & cpu.xlen.mask());
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
    #[derive(Instruction)]
    #[format(I)]
    #[match_code(0x5013)]
    #[mask(0xfc00707f)]
    ,Srli);

impl Executable for Srli {
    // x[rd] = (x[rs1] â‰«ð‘¢ shamt)
    // ç«‹å³æ•°é€»è¾‘å³ç§»(Shift Right Logical Immediate). I-type, RV32I and RV64I.
    // æŠŠå¯„å­˜å™¨x[rs1]å³ç§»shamtä½ï¼Œç©ºå‡ºçš„ä½ç½®å¡«å…¥0ï¼Œç»“æžœå†™å…¥x[rd]ã€‚
    // å¯¹äºŽRV32Iï¼Œä»…å½“shamt[5]=0æ—¶ï¼ŒæŒ‡ä»¤æ‰æ˜¯æœ‰æ•ˆçš„ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let rs1 = cpu.state.xs.reg(self.rs1() as u8);
        let shamt = self.imm() & cpu.xlen.shamt_mask();
        cpu.state
            .xs
            .set_reg(self.rd() as u8, rs1.wrapping_shr(shamt) & cpu.xlen.mask());
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
    #[derive(Instruction)]
    #[format(I)]
    #[match_code(0x40005013)]
    #[mask(0xfc00707f)]
    ,Srai);

impl Executable for Srai {
    // x[rd] = (x[rs1] â‰«ð‘  shamt)
    // ç«‹å³æ•°ç®—æœ¯å³ç§»(Shift Right Arithmetic Immediate). I-type, RV32I and RV64I.
    // æŠŠå¯„å­˜å™¨ x[rs1]å³ç§» shamt ä½ï¼Œç©ºä½ç”¨ x[rs1]çš„æœ€é«˜ä½å¡«å……ï¼Œç»“æžœå†™å…¥ x[rd]ã€‚
    // å¯¹äºŽRV32Iï¼Œä»…å½“shamt[5]=0æ—¶ï¼ŒæŒ‡ä»¤æ‰æ˜¯æœ‰æ•ˆçš„ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let rs1 = cpu.state.xs.reg(self.rs1() as u8) as SRegT;
        let shamt = self.imm() & cpu.xlen.shamt_mask();
        cpu.state.xs.set_reg(
            self.rd() as u8,
            (rs1.wrapping_shr(shamt) as RegT) & cpu.xlen.mask(),
        );
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
  #[derive(Instruction)]
  #[format(R)]
  #[match_code(0x33)]
  #[mask(0xfe00707f)]
  ,Add);

impl Executable for Add {
    // x[rd] = x[rs1] + x[rs2]
    // åŠ  (Add). R-type, RV32I and RV64I.
    // æŠŠå¯„å­˜å™¨ x[rs2]åŠ åˆ°å¯„å­˜å™¨ x[rs1]ä¸Šï¼Œç»“æžœå†™å…¥ x[rd]ã€‚å¿½ç•¥ç®—æœ¯æº¢å‡ºã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let rs1 = cpu.state.xs.reg(self.rs1() as u8);
        let rs2 = cpu.state.xs.reg(self.rs2() as u8);
        cpu.state
            .xs
            .set_reg(self.rd() as u8, rs1.wrapping_add(rs2) & cpu.xlen.mask());
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
    #[derive(Instruction)]
    #[format(R)]
    #[match_code(0x40000033)]
    #[mask(0xfe00707f)]
    ,Sub);

impl Executable for Sub {
    // x[rd] = x[rs1] âˆ’ x[rs2]
    // å‡(Substract). R-type, RV32I and RV64I.
    // x[rs1]å‡åŽ» x[rs2]ï¼Œç»“æžœå†™å…¥ x[rd]ã€‚å¿½ç•¥ç®—æœ¯æº¢å‡ºã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let rs1 = cpu.state.xs.reg(self.rs1() as u8);
        let rs2 = cpu.state.xs.reg(self.rs2() as u8);
        cpu.state
            .xs
            .set_reg(self.rd() as u8, rs1.wrapping_sub(rs2) & cpu.xlen.mask());
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
    #[derive(Instruction)]
    #[format(R)]
    #[match_code(0x1033)]
    #[mask(0xfe00707f)]
    ,Sll);

impl Executable for Sll {
    // x[rd] = x[rs1] â‰ª x[rs2]
    // é€»è¾‘å·¦ç§»(Shift Left Logical). R-type, RV32I and RV64I.
    // æŠŠå¯„å­˜å™¨ x[rs1]å·¦ç§» x[rs2]ä½ï¼Œç©ºå‡ºçš„ä½ç½®å¡«å…¥ 0ï¼Œç»“æžœå†™å…¥ x[rd]ã€‚
    // x[rs2]çš„ä½Ž 5 ä½ï¼ˆå¦‚æžœæ˜¯RV64I åˆ™æ˜¯ä½Ž 6 ä½ï¼‰ä»£è¡¨ç§»åŠ¨ä½æ•°ï¼Œå…¶é«˜ä½åˆ™è¢«å¿½ç•¥ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let rs1 = cpu.state.xs.reg(self.rs1() as u8);
        let rs2 = (cpu.state.xs.reg(self.rs2() as u8) as u32) & cpu.xlen.shamt_mask();
        cpu.state
            .xs
            .set_reg(self.rd() as u8, rs1.wrapping_shl(rs2) & cpu.xlen.mask());
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
    #[derive(Instruction)]
    #[format(R)]
    #[match_code(0x2033)]
    #[mask(0xfe00707f)]
    ,Slt);

impl Executable for Slt {
    // x[rd] = (x[rs1] <ð‘  x[rs2])
    // å°äºŽåˆ™ç½®ä½(Set if Less Than). R-type, RV32I and RV64I.
    // æ¯”è¾ƒ x[rs1]å’Œ x[rs2]ä¸­çš„æ•°ï¼Œå¦‚æžœ x[rs1]æ›´å°ï¼Œå‘ x[rd]å†™å…¥ 1ï¼Œå¦åˆ™å†™å…¥ 0ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let rs1 = cpu.state.xs.reg(self.rs1() as u8) as SRegT;
        let rs2 = cpu.state.xs.reg(self.rs2() as u8) as SRegT;
        let v = if rs1 < rs2 { 1 } else { 0 };
        cpu.state.xs.set_reg(self.rd() as u8, v);
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
    #[derive(Instruction)]
    #[format(R)]
    #[match_code(0x3033)]
    #[mask(0xfe00707f)]
    ,Sltu);

impl Executable for Sltu {
    // x[rd] = (x[rs1] <ð‘¢ x[rs2])
    // æ— ç¬¦å·å°äºŽåˆ™ç½®ä½(Set if Less Than, Unsigned). R-type, RV32I and RV64I.
    // æ¯”è¾ƒ x[rs1]å’Œ x[rs2]ï¼Œæ¯”è¾ƒæ—¶è§†ä¸ºæ— ç¬¦å·æ•°ã€‚å¦‚æžœ x[rs1]æ›´å°ï¼Œå‘ x[rd]å†™å…¥ 1ï¼Œå¦åˆ™å†™å…¥ 0ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let rs1 = cpu.state.xs.reg(self.rs1() as u8);
        let rs2 = cpu.state.xs.reg(self.rs2() as u8);
        let v = if rs1 < rs2 { 1 } else { 0 };
        cpu.state.xs.set_reg(self.rd() as u8, v);
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
    #[derive(Instruction)]
    #[format(R)]
    #[match_code(0x4033)]
    #[mask(0xfe00707f)]
    ,Xor);

impl Executable for Xor {
    // x[rd] = x[rs1] ^ x[rs2]
    // å¼‚æˆ–(Exclusive-OR). R-type, RV32I and RV64I.
    // x[rs1]å’Œ x[rs2]æŒ‰ä½å¼‚æˆ–ï¼Œç»“æžœå†™å…¥ x[rd]ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let rs1 = cpu.state.xs.reg(self.rs1() as u8);
        let rs2 = cpu.state.xs.reg(self.rs2() as u8);
        cpu.state
            .xs
            .set_reg(self.rd() as u8, (rs1 ^ rs2) & cpu.xlen.mask());
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
    #[derive(Instruction)]
    #[format(R)]
    #[match_code(0x5033)]
    #[mask(0xfe00707f)]
    ,Srl);

impl Executable for Srl {
    // x[rd] = (x[rs1] â‰«ð‘¢ x[rs2])
    // é€»è¾‘å³ç§»(Shift Right Logical). R-type, RV32I and RV64I.
    // æŠŠå¯„å­˜å™¨ x[rs1]å³ç§» x[rs2]ä½ï¼Œç©ºå‡ºçš„ä½ç½®å¡«å…¥ 0ï¼Œç»“æžœå†™å…¥ x[rd]ã€‚
    // x[rs2]çš„ä½Ž 5 ä½ï¼ˆå¦‚æžœæ˜¯RV64I åˆ™æ˜¯ä½Ž 6 ä½ï¼‰ä»£è¡¨ç§»åŠ¨ä½æ•°ï¼Œå…¶é«˜ä½åˆ™è¢«å¿½ç•¥ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let rs1 = cpu.state.xs.reg(self.rs1() as u8);
        let rs2 = (cpu.state.xs.reg(self.rs2() as u8) as u32) & cpu.xlen.shamt_mask();
        cpu.state
            .xs
            .set_reg(self.rd() as u8, rs1.wrapping_shr(rs2) & cpu.xlen.mask());
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
    #[derive(Instruction)]
    #[format(R)]
    #[match_code(0x40005033)]
    #[mask(0xfe00707f)]
    ,Sra);

impl Executable for Sra {
    // x[rd] = (x[rs1] â‰«ð‘  x[rs2])
    // ç®—æœ¯å³ç§»(Shift Right Arithmetic). R-type, RV32I and RV64I.
    // æŠŠå¯„å­˜å™¨ x[rs1]å³ç§» x[rs2]ä½ï¼Œç©ºä½ç”¨ x[rs1]çš„æœ€é«˜ä½å¡«å……ï¼Œç»“æžœå†™å…¥ x[rd]ã€‚
    // x[rs2]çš„ä½Ž 5 ä½ï¼ˆå¦‚æžœæ˜¯ RV64I åˆ™æ˜¯ä½Ž 6 ä½ï¼‰ä¸ºç§»åŠ¨ä½æ•°ï¼Œé«˜ä½åˆ™è¢«å¿½ç•¥ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let rs1 = cpu.state.xs.reg(self.rs1() as u8) as SRegT;
        let rs2 = (cpu.state.xs.reg(self.rs2() as u8) as u32) & cpu.xlen.shamt_mask();
        cpu.state.xs.set_reg(
            self.rd() as u8,
            (rs1.wrapping_shr(rs2) as RegT) & cpu.xlen.mask(),
        );
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
    #[derive(Instruction)]
    #[format(R)]
    #[match_code(0x6033)]
    #[mask(0xfe00707f)]
    ,Or);

impl Executable for Or {
    // x[rd] = x[rs1] | ð‘¥[ð‘Ÿð‘ 2]
    // å–æˆ–(OR). R-type, RV32I and RV64I.
    // æŠŠå¯„å­˜å™¨ x[rs1]å’Œå¯„å­˜å™¨ x[rs2]æŒ‰ä½å–æˆ–ï¼Œç»“æžœå†™å…¥ x[rd]ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let rs1 = cpu.state.xs.reg(self.rs1() as u8);
        let rs2 = cpu.state.xs.reg(self.rs2() as u8);
        cpu.state
            .xs
            .set_reg(self.rd() as u8, (rs1 | rs2) & cpu.xlen.mask());
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
    #[derive(Instruction)]
    #[format(R)]
    #[match_code(0x7033)]
    #[mask(0xfe00707f)]
    ,And);

impl Executable for And {
    // x[rd] = x[rs1] & x[rs2]
    // ä¸Ž (And). R-type, RV32I and RV64I.
    // å°†å¯„å­˜å™¨ x[rs1]å’Œå¯„å­˜å™¨ x[rs2]ä½ä¸Žçš„ç»“æžœå†™å…¥ x[rd]ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let rs1 = cpu.state.xs.reg(self.rs1() as u8);
        let rs2 = cpu.state.xs.reg(self.rs2() as u8);
        cpu.state
            .xs
            .set_reg(self.rd() as u8, (rs1 & rs2) & cpu.xlen.mask());
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
    #[derive(Instruction)]
    #[format(I)]
    #[match_code(0xf)]
    #[mask(0x707f)]
    ,Fence);

impl Executable for Fence {
    // Fence(pred, succ)
    // åŒæ­¥å†…å­˜å’Œ I/O(Fence Memory and I/O). I-type, RV32I and RV64I.
    // åœ¨åŽç»­æŒ‡ä»¤ä¸­çš„å†…å­˜å’Œ I/O è®¿é—®å¯¹å¤–éƒ¨ï¼ˆä¾‹å¦‚å…¶ä»–çº¿ç¨‹ï¼‰å¯è§ä¹‹å‰ï¼Œä½¿è¿™æ¡æŒ‡ä»¤ä¹‹å‰çš„å†…å­˜
    // åŠ I/O è®¿é—®å¯¹å¤–éƒ¨å¯è§ã€‚æ¯”ç‰¹ä¸­çš„ç¬¬ 3,2,1 å’Œ 0 ä½åˆ†åˆ«å¯¹åº”äºŽè®¾å¤‡è¾“å…¥ï¼Œè®¾å¤‡è¾“å‡ºï¼Œå†…å­˜è¯»
    // å†™ã€‚ä¾‹å¦‚ fence r,rwï¼Œå°†å‰é¢è¯»å–ä¸ŽåŽé¢çš„è¯»å–å’Œå†™å…¥æŽ’åºï¼Œä½¿ç”¨ pred = 0010 å’Œ succ = 0011
    // è¿›è¡Œç¼–ç ã€‚å¦‚æžœçœç•¥äº†å‚æ•°ï¼Œåˆ™è¡¨ç¤º fence iorw, iorwï¼Œå³å¯¹æ‰€æœ‰è®¿å­˜è¯·æ±‚è¿›è¡ŒæŽ’åºã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
    #[derive(Instruction)]
    #[format(I)]
    #[match_code(0x100f)]
    #[mask(0x707f)]
    ,FenceI);

impl Executable for FenceI {
    // Fence(Store, Fetch)
    // åŒæ­¥æŒ‡ä»¤æµ(Fence Instruction Stream). I-type, RV32I and RV64I.
    // ä½¿å¯¹å†…å­˜æŒ‡ä»¤åŒºåŸŸçš„è¯»å†™ï¼Œå¯¹åŽç»­å–æŒ‡ä»¤å¯è§ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
    #[derive(Instruction)]
    #[format(I)]
    #[match_code(0x73)]
    #[mask(0xffffffff)]
    ,Ecall);

impl Executable for Ecall {
    // RaiseException(EnvironmentCall)
    // çŽ¯å¢ƒè°ƒç”¨ (Environment Call). I-type, RV32I and RV64I.
    // é€šè¿‡å¼•å‘çŽ¯å¢ƒè°ƒç”¨å¼‚å¸¸æ¥è¯·æ±‚æ‰§è¡ŒçŽ¯å¢ƒã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        match cpu.state.privilege {
            crate::PrivilegeMode::User => Err(Exception::UserEnvCall),
            crate::PrivilegeMode::Supervisor => Err(Exception::SupervisorEnvCall),
            crate::PrivilegeMode::Machine => Err(Exception::MachineEnvCall),
        }
    }
}

def_insn!(
    #[derive(Instruction)]
    #[format(I)]
    #[match_code(0x100073)]
    #[mask(0xffffffff)]
    ,Ebreak);

impl Executable for Ebreak {
    // RaiseException(Breakpoint)
    // çŽ¯å¢ƒæ–­ç‚¹ (Environment Breakpoint). I-type, RV32I and RV64I.
    // é€šè¿‡æŠ›å‡ºæ–­ç‚¹å¼‚å¸¸çš„æ–¹å¼è¯·æ±‚è°ƒè¯•å™¨ã€‚
    fn exec(&self, _: &mut Cpu) -> Result<(), Exception> {
        Err(Exception::Breakpoint)
    }
}

def_insn!(
    #[derive(Instruction)]
    #[format(I)]
    #[match_code(0x1073)]
    #[mask(0x707f)]
    ,Csrrw);

impl Executable for Csrrw {
    // t = CSRs[csr]; CSRs[csr] = x[rs1]; x[rd] = t
    // è¯»åŽå†™æŽ§åˆ¶çŠ¶æ€å¯„å­˜å™¨ (Control and Status Register Read and Write). I-type, RV32I and RV64I.
    // è®°æŽ§åˆ¶çŠ¶æ€å¯„å­˜å™¨ csr ä¸­çš„å€¼ä¸º tã€‚æŠŠå¯„å­˜å™¨ x[rs1]çš„å€¼å†™å…¥ csrï¼Œå†æŠŠ t å†™å…¥ x[rd]ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let scr_num = self.imm() as u16;
        let t = cpu.state.csrs.csr(scr_num);
        let rs1 = cpu.state.xs.reg(self.rs1() as u8);
        cpu.state.csrs.set_csr(scr_num, rs1 & cpu.xlen.mask());

        cpu.state.xs.set_reg(self.rd() as u8, t & cpu.xlen.mask());
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
    #[derive(Instruction)]
    #[format(I)]
    #[match_code(0x2073)]
    #[mask(0x707f)]
    ,Csrrs);

impl Executable for Csrrs {
    // t = CSRs[csr]; CSRs[csr] = t | x[rs1]; x[rd] = t
    // è¯»åŽç½®ä½æŽ§åˆ¶çŠ¶æ€å¯„å­˜å™¨ (Control and Status Register Read and Set). I-type, RV32I and RV64I.
    // è®°æŽ§åˆ¶çŠ¶æ€å¯„å­˜å™¨ csr ä¸­çš„å€¼ä¸º tã€‚æŠŠ t å’Œå¯„å­˜å™¨ x[rs1]æŒ‰ä½æˆ–çš„ç»“æžœå†™å…¥ csrï¼Œå†æŠŠ t å†™å…¥x[rd]ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let scr_num = self.imm() as u16;
        let t = cpu.state.csrs.csr(scr_num);
        let rs1 = cpu.state.xs.reg(self.rs1() as u8);
        cpu.state.csrs.set_csr(scr_num, (t | rs1) & cpu.xlen.mask());
        cpu.state.xs.set_reg(self.rd() as u8, t & cpu.xlen.mask());
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
    #[derive(Instruction)]
    #[format(I)]
    #[match_code(0x3073)]
    #[mask(0x707f)]
    ,Csrrc);

impl Executable for Csrrc {
    // t = CSRs[csr]; CSRs[csr] = t &~x[rs1]; x[rd] = t
    // è¯»åŽæ¸…é™¤æŽ§åˆ¶çŠ¶æ€å¯„å­˜å™¨ (Control and Status Register Read and Clear). I-type, RV32I and RV64I.
    // è®°æŽ§åˆ¶çŠ¶æ€å¯„å­˜å™¨ csr ä¸­çš„å€¼ä¸º tã€‚æŠŠ t å’Œå¯„å­˜å™¨ x[rs1]æŒ‰ä½ä¸Žçš„ç»“æžœå†™å…¥ csrï¼Œå†æŠŠ t å†™å…¥ x[rd]ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let scr_num = self.imm() as u16;
        let t = cpu.state.csrs.csr(scr_num);
        let rs1 = cpu.state.xs.reg(self.rs1() as u8);
        cpu.state
            .csrs
            .set_csr(scr_num, (t & !rs1) & cpu.xlen.mask());
        cpu.state.xs.set_reg(self.rd() as u8, t & cpu.xlen.mask());
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
    #[derive(Instruction)]
    #[format(I)]
    #[match_code(0x5073)]
    #[mask(0x707f)]
    ,Csrrwi);

impl Executable for Csrrwi {
    // x[rd] = CSRs[csr]; CSRs[csr] = zimm
    // ç«‹å³æ•°è¯»åŽå†™æŽ§åˆ¶çŠ¶æ€å¯„å­˜å™¨ (Control and Status Register Read and Write Immediate). I-type, RV32I and RV64I.
    // æŠŠæŽ§åˆ¶çŠ¶æ€å¯„å­˜å™¨ csr ä¸­çš„å€¼æ‹·è´åˆ° x[rd]ä¸­ï¼Œå†æŠŠäº”ä½çš„é›¶æ‰©å±•çš„ç«‹å³æ•° zimm çš„å€¼å†™å…¥csrã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let scr_num = self.imm() as u16;
        let zimm = self.rs1() as RegT;
        let t = cpu.state.csrs.csr(scr_num);
        cpu.state.xs.set_reg(self.rd() as u8, t & cpu.xlen.mask());
        cpu.state.csrs.set_csr(scr_num, zimm);
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
    #[derive(Instruction)]
    #[format(I)]
    #[match_code(0x6073)]
    #[mask(0x707f)]
    ,Csrrsi);

impl Executable for Csrrsi {
    // t = CSRs[csr]; CSRs[csr] = t | zimm; x[rd] = t
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let scr_num = self.imm() as u16;
        let zimm = self.rs1() as RegT;
        let t = cpu.state.csrs.csr(scr_num);
        cpu.state
            .csrs
            .set_csr(scr_num, (t | zimm) & cpu.xlen.mask());
        cpu.state.xs.set_reg(self.rd() as u8, t & cpu.xlen.mask());
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
    #[derive(Instruction)]
    #[format(I)]
    #[match_code(0x7073)]
    #[mask(0x707f)]
    ,Csrrci);

impl Executable for Csrrci {
    // t = CSRs[csr]; CSRs[csr] = t &~zimm; x[rd] = t
    // ç«‹å³æ•°è¯»åŽæ¸…é™¤æŽ§åˆ¶çŠ¶æ€å¯„å­˜å™¨ (Control and Status Register Read and Clear Immediate). Itype, RV32I and RV64I.
    // è®°æŽ§åˆ¶çŠ¶æ€å¯„å­˜å™¨ csr ä¸­çš„å€¼ä¸º tã€‚æŠŠ t å’Œäº”ä½çš„é›¶æ‰©å±•çš„ç«‹å³æ•° zimm æŒ‰ä½ä¸Žçš„ç»“æžœå†™å…¥csrï¼Œå†æŠŠ t å†™å…¥ x[rd]ï¼ˆcsr å¯„å­˜å™¨çš„ç¬¬ 5 ä½åŠæ›´é«˜ä½ä¸å˜ï¼‰ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let scr_num = self.imm() as u16;
        let zimm = self.rs1() as RegT;
        let t = cpu.state.csrs.csr(scr_num);
        cpu.state
            .csrs
            .set_csr(scr_num, (t & !zimm) & cpu.xlen.mask());
        cpu.state.xs.set_reg(self.rd() as u8, t & cpu.xlen.mask());
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
    #[derive(Instruction)]
    #[format(I)]
    #[match_code(0x6003)]
    #[mask(0x707f)]
    ,Lwu);

impl Executable for Lwu {
    // x[rd] = M[x[rs1] + sext(offset)][31:0]
    // æ— ç¬¦å·å­—åŠ è½½ (Load Word, Unsigned). I-type, RV64I.
    // ä»Žåœ°å€ x[rs1] + sign-extend(offset)è¯»å–å››ä¸ªå­—èŠ‚ï¼Œé›¶æ‰©å±•åŽå†™å…¥ x[rd]ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        if let XLen::X32 = cpu.xlen {
            return Err(Exception::InstructionFault);
        }
        let rs1 = cpu.state.xs.reg(self.rs1() as u8);

        let offset_sext = sext(self.imm() as RegT, self.imm_len());
        let data = cpu
            .mmu
            .load::<u32>(&cpu.state, rs1.wrapping_add(offset_sext))?;
        cpu.state.xs.set_reg(self.rd() as u8, data as RegT);
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
    #[derive(Instruction)]
    #[format(I)]
    #[match_code(0x3003)]
    #[mask(0x707f)]
    ,Ld);

impl Executable for Ld {
    // x[rd] = M[x[rs1] + sext(offset)][63:0]
    // åŒå­—åŠ è½½ (Load Doubleword). I-type, RV32I and RV64I.
    // ä»Žåœ°å€ x[rs1] + sign-extend(offset)è¯»å–å…«ä¸ªå­—èŠ‚ï¼Œå†™å…¥ x[rd]ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        if let XLen::X32 = cpu.xlen {
            return Err(Exception::InstructionFault);
        }
        let rs1 = cpu.state.xs.reg(self.rs1() as u8);
        let offset_sext = sext(self.imm() as RegT, self.imm_len());
        let data = cpu
            .mmu
            .load::<u64>(&cpu.state, rs1.wrapping_add(offset_sext))?;
        cpu.state.xs.set_reg(self.rd() as u8, data as RegT);
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
    #[derive(Instruction)]
    #[format(S)]
    #[match_code(0x3023)]
    #[mask(0x707f)]
    ,Sd);

impl Executable for Sd {
    // M[x[rs1] + sext(offset)] = x[rs2][63: 0]
    // å­˜åŒå­—(Store Doubleword). S-type, RV64I only.
    // å°† x[rs2]ä¸­çš„ 8 å­—èŠ‚å­˜å…¥å†…å­˜åœ°å€ x[rs1]+sign-extend(offset)ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        if let XLen::X32 = cpu.xlen {
            return Err(Exception::InstructionFault);
        }
        let rs1 = cpu.state.xs.reg(self.rs1() as u8);
        let offset_sext = sext(self.imm() as RegT, self.imm_len());
        let data = cpu.state.xs.reg(self.rs2() as u8);
        cpu.mmu
            .store::<u64>(&cpu.state, rs1.wrapping_add(offset_sext), data)?;
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
    #[derive(Instruction)]
    #[format(I)]
    #[match_code(0x1b)]
    #[mask(0x707f)]
    ,Addiw);

impl Executable for Addiw {
    // x[rd] = sext((x[rs1] + sext(immediate))[31:0])
    // åŠ ç«‹å³æ•°å­—(Add Word Immediate). I-type, RV64I.
    // æŠŠç¬¦å·ä½æ‰©å±•çš„ç«‹å³æ•°åŠ åˆ° x[rs1]ï¼Œå°†ç»“æžœæˆªæ–­ä¸º 32 ä½ï¼ŒæŠŠç¬¦å·ä½æ‰©å±•çš„ç»“æžœå†™å…¥ x[rd]ã€‚å¿½ç•¥ç®—æœ¯æº¢å‡ºã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        if let XLen::X32 = cpu.xlen {
            return Err(Exception::InstructionFault);
        }
        let rs1 = cpu.state.xs.reg(self.rs1() as u8);
        let imm_sext = sext(self.imm() as RegT, self.imm_len());

        cpu.state.xs.set_reg(
            self.rd() as u8,
            sext(rs1.wrapping_add(imm_sext), 32) & cpu.xlen.mask(),
        );
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
    #[derive(Instruction)]
    #[format(I)]
    #[match_code(0x101b)]
    #[mask(0xfe00707f)]
    ,Slliw);

impl Executable for Slliw {
    // x[rd] = sext((x[rs1] â‰ª shamt)[31: 0])
    // ç«‹å³æ•°é€»è¾‘å·¦ç§»å­—(Shift Left Logical Word Immediate). I-type, RV64I only.
    // æŠŠå¯„å­˜å™¨ x[rs1]å·¦ç§» shamt ä½ï¼Œç©ºå‡ºçš„ä½ç½®å¡«å…¥ 0ï¼Œç»“æžœæˆªä¸º 32 ä½ï¼Œè¿›è¡Œæœ‰ç¬¦å·æ‰©å±•åŽå†™å…¥x[rd]ã€‚
    // ä»…å½“ shamt[5]=0 æ—¶ï¼ŒæŒ‡ä»¤æ‰æ˜¯æœ‰æ•ˆçš„ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        if let XLen::X32 = cpu.xlen {
            return Err(Exception::InstructionFault);
        }
        let rs1 = cpu.state.xs.reg(self.rs1() as u8);
        let shamt = self.imm() & cpu.xlen.shamt_mask();

        let value = sext(rs1.wrapping_shl(shamt as u32), 32);
        cpu.state.xs.set_reg(self.rd() as u8, value);
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
    #[derive(Instruction)]
    #[format(I)]
    #[match_code(0x4000501b)]
    #[mask(0xfe00707f)]
    ,Sraiw);

impl Executable for Sraiw {
    // x[rd] = sext(x[rs1][31: 0] â‰«ð‘  shamt)
    // ç«‹å³æ•°ç®—æœ¯å³ç§»å­—(Shift Right Arithmetic Word Immediate). I-type, RV64I only.
    // æŠŠå¯„å­˜å™¨ x[rs1]çš„ä½Ž 32 ä½å³ç§» shamt ä½ï¼Œç©ºä½ç”¨ x[rs1][31]å¡«å……ï¼Œç»“æžœè¿›è¡Œæœ‰ç¬¦å·æ‰©å±•åŽå†™å…¥ x[rd]ã€‚
    // ä»…å½“ shamt[5]=0 æ—¶æŒ‡ä»¤æœ‰æ•ˆã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        if let XLen::X32 = cpu.xlen {
            return Err(Exception::InstructionFault);
        }
        let rs1 = cpu.state.xs.reg(self.rs1() as u8) as u32 as RegT;
        let shamt = self.imm() & cpu.xlen.shamt_mask();
        let value = sext(rs1.wrapping_shr(shamt as u32), 32 - shamt as usize);
        cpu.state.xs.set_reg(self.rd() as u8, value);
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
    #[derive(Instruction)]
    #[format(I)]
    #[match_code(0x501b)]
    #[mask(0xfe00707f)]
    ,Srliw);

impl Executable for Srliw {
    // x[rd] = sext(x[rs1][31: 0] â‰«ð‘¢ shamt)
    // ç«‹å³æ•°é€»è¾‘å³ç§»å­—(Shift Right Logical Word Immediate). I-type, RV64I only.
    // æŠŠå¯„å­˜å™¨ x[rs1]å³ç§» shamt ä½ï¼Œç©ºå‡ºçš„ä½ç½®å¡«å…¥ 0ï¼Œç»“æžœæˆªä¸º 32 ä½ï¼Œè¿›è¡Œæœ‰ç¬¦å·æ‰©å±•åŽå†™å…¥
    // x[rd]ã€‚ä»…å½“ shamt[5]=0 æ—¶ï¼ŒæŒ‡ä»¤æ‰æ˜¯æœ‰æ•ˆçš„ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        if let XLen::X32 = cpu.xlen {
            return Err(Exception::InstructionFault);
        }
        let rs1 = cpu.state.xs.reg(self.rs1() as u8) as u32 as RegT;
        let shamt = self.imm() & cpu.xlen.shamt_mask();
        let value = sext(rs1.wrapping_shr(shamt as u32), 32);
        cpu.state.xs.set_reg(self.rd() as u8, value);
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
  #[derive(Instruction)]
  #[format(R)]
  #[match_code(0x3b)]
  #[mask(0xfe00707f)]
  ,Addw);

impl Executable for Addw {
    // x[rd] = sext((x[rs1] + x[rs2])[31:0])
    // åŠ å­—(Add Word). R-type, RV64I.
    // æŠŠå¯„å­˜å™¨ x[rs2]åŠ åˆ°å¯„å­˜å™¨ x[rs1]ä¸Šï¼Œå°†ç»“æžœæˆªæ–­ä¸º 32 ä½ï¼ŒæŠŠç¬¦å·ä½æ‰©å±•çš„ç»“æžœå†™å…¥ x[rd]ã€‚å¿½ç•¥ç®—æœ¯æº¢å‡ºã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        if let XLen::X32 = cpu.xlen {
            return Err(Exception::InstructionFault);
        }
        let rs1 = cpu.state.xs.reg(self.rs1() as u8);
        let rs2 = cpu.state.xs.reg(self.rs2() as u8);
        cpu.state.xs.set_reg(
            self.rd() as u8,
            sext(rs1.wrapping_add(rs2), 32) & cpu.xlen.mask(),
        );
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
    #[derive(Instruction)]
    #[format(R)]
    #[match_code(0x4000003b)]
    #[mask(0xfe00707f)]
    ,Subw);

impl Executable for Subw {
    // x[rd] = sext((x[rs1] âˆ’ x[rs2])[31: 0])
    // å‡åŽ»å­—(Substract Word). R-type, RV64I only.
    // x[rs1]å‡åŽ» x[rs2]ï¼Œç»“æžœæˆªä¸º 32 ä½ï¼Œæœ‰ç¬¦å·æ‰©å±•åŽå†™å…¥ x[rd]ã€‚å¿½ç•¥ç®—æœ¯æº¢å‡ºã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        if let XLen::X32 = cpu.xlen {
            return Err(Exception::InstructionFault);
        }
        let rs1 = cpu.state.xs.reg(self.rs1() as u8);
        let rs2 = cpu.state.xs.reg(self.rs2() as u8);
        cpu.state.xs.set_reg(
            self.rd() as u8,
            sext(rs1.wrapping_sub(rs2), 32) & cpu.xlen.mask(),
        );
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
    #[derive(Instruction)]
    #[format(R)]
    #[match_code(0x103b)]
    #[mask(0xfe00707f)]
    ,Sllw);

impl Executable for Sllw {
    // x[rd] = sext((x[rs1] â‰ª x[rs2][4: 0])[31: 0])
    // é€»è¾‘å·¦ç§»å­—(Shift Left Logical Word). R-type, RV64I only.
    // æŠŠå¯„å­˜å™¨ x[rs1]çš„ä½Ž 32 ä½å·¦ç§» x[rs2]ä½ï¼Œç©ºå‡ºçš„ä½ç½®å¡«å…¥ 0ï¼Œç»“æžœè¿›è¡Œæœ‰ç¬¦å·æ‰©å±•åŽå†™å…¥
    // x[rd]ã€‚x[rs2]çš„ä½Ž 5 ä½ä»£è¡¨ç§»åŠ¨ä½æ•°ï¼Œå…¶é«˜ä½åˆ™è¢«å¿½ç•¥ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        if let XLen::X32 = cpu.xlen {
            return Err(Exception::InstructionFault);
        }
        let rs1 = cpu.state.xs.reg(self.rs1() as u8);
        let rs2 = cpu.state.xs.reg(self.rs2() as u8);

        cpu.state.xs.set_reg(
            self.rd() as u8,
            sext(rs1.wrapping_shl((rs2 & 0x1f) as u32), 32),
        );
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
    #[derive(Instruction)]
    #[format(R)]
    #[match_code(0x4000503b)]
    #[mask(0xfe00707f)]
    ,Sraw);

impl Executable for Sraw {
    // x[rd] = sext(x[rs1][31: 0] â‰«ð‘  x[rs2][4: 0])
    // ç®—æœ¯å³ç§»å­—(Shift Right Arithmetic Word). R-type, RV64I only.
    // æŠŠå¯„å­˜å™¨ x[rs1]çš„ä½Ž 32 ä½å³ç§» x[rs2]ä½ï¼Œç©ºä½ç”¨ x[rs1][31]å¡«å……ï¼Œç»“æžœè¿›è¡Œæœ‰ç¬¦å·æ‰©å±•åŽå†™å…¥ x[rd]ã€‚
    // x[rs2]çš„ä½Ž 5 ä½ä¸ºç§»åŠ¨ä½æ•°ï¼Œé«˜ä½åˆ™è¢«å¿½ç•¥ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        if let XLen::X32 = cpu.xlen {
            return Err(Exception::InstructionFault);
        }
        let rs1 = cpu.state.xs.reg(self.rs1() as u8) as u32 as RegT;
        let rs2 = (cpu.state.xs.reg(self.rs2() as u8) & 0x1f) as u32;

        cpu.state.xs.set_reg(
            self.rd() as u8,
            sext(rs1.wrapping_shr(rs2), 32 - rs2 as usize),
        );
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
    #[derive(Instruction)]
    #[format(R)]
    #[match_code(0x10200073)]
    #[mask(0xffffffff)]
    ,Sret);

impl Executable for Sret {
    // ExceptionReturn(Supervisor)
    // ç®¡ç†å‘˜æ¨¡å¼ä¾‹å¤–è¿”å›ž(Supervisor-mode Exception Return). R-type, RV32I and RV64I ç‰¹æƒæŒ‡ä»¤ã€‚
    // ä»Žç®¡ç†å‘˜æ¨¡å¼çš„ä¾‹å¤–å¤„ç†ç¨‹åºä¸­è¿”å›žï¼Œè®¾ç½® pc ä¸º CSRs[spec]ï¼Œæƒé™æ¨¡å¼ä¸º CSRs[sstatus].SPPï¼Œ
    // CSRs[sstatus].SIE ä¸º CSRs[sstatus].SPIEï¼ŒCSRs[sstatus].SPIE ä¸º 1ï¼ŒCSRs[sstatus].spp ä¸º 0
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        // println!("è¿™é‡Œæ˜¯ sret sepc: {:x} pc: {:X}", cpu.state.csrs.sepc(), cpu.state.pc);

        cpu.state.update_pc(cpu.state.csrs.sepc());
        let mut sstatus = cpu.state.csrs.sstatus();
        cpu.state.privilege = sstatus.spp();
        sstatus.set_sie(sstatus.spie());
        sstatus.set_spie(true);
        sstatus.set_spp(PrivilegeMode::User);
        cpu.state.csrs.set_sstatus(sstatus.bits());
        Ok(())
    }
}

def_insn!(
    #[derive(Instruction)]
    #[format(R)]
    #[match_code(0x30200073)]
    #[mask(0xffffffff)]
    ,Mret);

impl Executable for Mret {
    // ExceptionReturn(Machine)
    // æœºå™¨æ¨¡å¼å¼‚å¸¸è¿”å›ž(Machine-mode Exception Return). R-type, RV32I and RV64I ç‰¹æƒæž¶æž„
    // ä»Žæœºå™¨æ¨¡å¼å¼‚å¸¸å¤„ç†ç¨‹åºè¿”å›žã€‚å°† pc è®¾ç½®ä¸º CSRs[mepc], å°†ç‰¹æƒçº§è®¾ç½®æˆ
    // CSRs[mstatus].MPP, CSRs[mstatus].MIE ç½®æˆ CSRs[mstatus].MPIE, å¹¶ä¸”å°†
    // CSRs[mstatus].MPIE ä¸º 1;å¹¶ä¸”ï¼Œå¦‚æžœæ”¯æŒç”¨æˆ·æ¨¡å¼ï¼Œåˆ™å°† CSR [mstatus].MPP è®¾ç½®ä¸º 0ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        cpu.state.update_pc(cpu.state.csrs.mepc());
        let mut mstatus = cpu.state.csrs.mstatus();
        cpu.state.privilege = mstatus.mpp();
        mstatus.set_mie(mstatus.mpie());
        mstatus.set_mpie(true);
        mstatus.set_mpp(PrivilegeMode::User);
        cpu.state.csrs.set_mstatus(mstatus.bits());
        Ok(())
    }
}

def_insn!(
    #[derive(Instruction)]
    #[format(R)]
    #[match_code(0x10500073)]
    #[mask(0xffffffff)]
    ,Wfi);

impl Executable for Wfi {
    // while (noInterruptPending) idle
    // ç­‰å¾…ä¸­æ–­(Wait for Interrupt). R-type, RV32I and RV64I ç‰¹æƒæŒ‡ä»¤ã€‚
    // å¦‚æžœæ²¡æœ‰å¾…å¤„ç†çš„ä¸­æ–­ï¼Œåˆ™ä½¿å¤„ç†å™¨å¤„äºŽç©ºé—²çŠ¶æ€ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        cpu.state.update_pc(cpu.state.pc + 4);
        todo!();
    }
}

def_insn!(
    #[derive(Instruction)]
    #[format(R)]
    #[match_code(0x12000073)]
    #[mask(0xfe007fff)]
    ,SfenceVma);

impl Executable for SfenceVma {
    // Fence(Store, AddressTranslation)
    // è™šæ‹Ÿå†…å­˜å±éšœ(Fence Virtual Memory). R-type, RV32I and RV64I ç‰¹æƒæŒ‡ä»¤ã€‚
    // æ ¹æ®åŽç»­çš„è™šæ‹Ÿåœ°å€ç¿»è¯‘å¯¹ä¹‹å‰çš„é¡µè¡¨å­˜å…¥è¿›è¡ŒæŽ’åºã€‚å½“ rs2=0 æ—¶ï¼Œæ‰€æœ‰åœ°å€ç©ºé—´çš„ç¿»è¯‘éƒ½
    // ä¼šå—åˆ°å½±å“ï¼›å¦åˆ™ï¼Œä»…å¯¹ x[rs2]æ ‡è¯†çš„åœ°å€ç©ºé—´çš„ç¿»è¯‘è¿›è¡ŒæŽ’åºã€‚å½“ rs1=0 æ—¶ï¼Œå¯¹æ‰€é€‰åœ°å€
    // ç©ºé—´ä¸­çš„æ‰€æœ‰è™šæ‹Ÿåœ°å€çš„ç¿»è¯‘è¿›è¡ŒæŽ’åºï¼›å¦åˆ™ï¼Œä»…å¯¹å…¶ä¸­åŒ…å«è™šæ‹Ÿåœ°å€ x[rs1]çš„é¡µé¢åœ°å€ç¿»è¯‘è¿›è¡ŒæŽ’åºã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}
