//Verilog HDL for "KISTA_SOI_STDLIB2", "DEMUX2X1" "functional"


module DEMUX2X1 ( );

endmodule
