# AXI integration of LFSR and connecting it to a Histogram binner using AXI stream


## Q1 and Q2

The modules given here are the testbenches and outputs that I have generated for this.

Note : In the top_tb.ram I have monitored the bins in axl_hist, not the axl_ram.



## Q3

## What did I learn in 2nd assignment's lecture and tutorials

## Wishbone protocol

We learnt about master slave archetecture. And how multiple IPs are connected to each other via common read and write bus. These modules require a common protocol for various reasons

a) 