Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto ba8d80e80a3c4bdeb4e255478f221d1e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vendmach_top_tb_behav xil_defaultlib.vendmach_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port div_val [C:/FPGA_EGR680/VENDMACH/VENDMACH.srcs/sources_1/new/vendmach_top.v:27]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/FPGA_EGR680/VENDMACH/VENDMACH.srcs/sources_1/new/clk_divider.v" Line 1. Module clk_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/FPGA_EGR680/VENDMACH/VENDMACH.srcs/sources_1/new/decoder.v" Line 55. Module decoder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.ascii2seg
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.state_machine
Compiling module xil_defaultlib.vendmach_top
Compiling module xil_defaultlib.vendmach_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vendmach_top_tb_behav
