                                                | Core 0    
  Instructions                                  |  249999875
  Cycles                                        |  595472654
  IPC                                           |      0.420
  Time (ns)                                     |  223861900
  Idle time (ns)                                |        -39
  Idle time (%)                                 |      -0.0%
  Write to Read Transition Count at an Eviction |      42767
  Read to Write Transition Count at an Eviction |     240756
  Read Intense Block Counter                    |          1
  Write Intense Block Counter                   |          1
  Deadblock Counter                             |       5429
  Valid Blocks Evicted                          |   14504153
  Read Intense Blocks M                         |       1904
  Write Intense Blocks M                        |     131523
  Read Intense Blocks MDuringMigrate            |          1
  Write Intense Blocks MDuringMigrate           |          1
  M Count                                       |     136173
  Migrate During Write Count                    |          1
  SRAM Read Before Migration                    |     474656
  SRAM Read After Migration                     |          1
  SRAM Write Before Migration                   |    6794166
  SRAM Write After Migration                    |          1
  STTRAM Read Before Migration                  |    2888471
  STTRAM Read After Migration                   |      46251
  STTRAM Write Before Migration                 |    3148613
  STTRAM Write After Migration                  |      43331
  living SRAM Blocks Evicted                    |    1646741
  dead SRAM Blocks Evicted                      |    4997744
  single Migration Count                        |     133427
  double Migration Count                        |          1
  no Migration Count                            |    7363948
  g STTr Write                                  |    2547193
  g STTr Reads                                  |    9095744
  g Sram Write                                  |   10074336
  g Sram Reads                                  |     237328
  a SRAM                                        |          1
  b SRAM                                        |          1
  c SRAM                                        |          1
  d SRAM                                        |    2369952
  e SRAM                                        |          1
  f SRAM                                        |      81276
  g SRAM                                        |    1433437
  a STTR                                        |          1
  b STTR                                        |          1
  c STTR                                        |          1
  d STTR                                        |     662458
  e STTR                                        |          1
  f STTR                                        |      59322
  g STTR                                        |      11311
  force Migration SramToSTTram                  |      80280
  force Migration STTramToSram                  |      11910
Branch predictor stats                          |           
  num correct                                   |   61855190
  num incorrect                                 |    4409749
  misprediction rate                            |      6.65%
  mpki                                          |      17.64
TLB Summary                                     |           
  I-TLB                                         |           
    num accesses                                |   16777508
    num misses                                  |          4
    miss rate                                   |      0.00%
    mpki                                        |       0.00
  D-TLB                                         |           
    num accesses                                |   48671432
    num misses                                  |     145889
    miss rate                                   |      0.30%
    mpki                                        |       0.58
  L2 TLB                                        |           
    num accesses                                |     145893
    num misses                                  |     145893
    miss rate                                   |    100.00%
    mpki                                        |       0.58
Cache Summary                                   |           
  Cache L1-I                                    |           
    num cache accesses                          |   16777508
    num cache misses                            |       1257
    miss rate                                   |      0.01%
    mpki                                        |       0.01
  Cache L1-D                                    |           
    num cache accesses                          |   48671432
    num cache misses                            |    9331879
    miss rate                                   |     19.17%
    mpki                                        |      37.33
  Cache L2                                      |           
    num cache accesses                          |   12909833
    num cache misses                            |    9333136
    miss rate                                   |     72.29%
    mpki                                        |      37.33
  Cache L3                                      |           
    num cache accesses                          |   12909833
    num cache misses                            |    7628447
    miss rate                                   |     59.09%
    mpki                                        |      30.51
DRAM summary                                    |           
  num dram accesses                             |   11118996
  average dram access latency (ns)              |      66.60
  average dram queueing delay                   |      13.17
  average dram bandwidth utilization            |     41.00%
Coherency Traffic                               |           
  num loads from dram                           |    7628291
  num loads from dram cache                     |          0
  num loads from remote cache                   |          0
