
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ifstat_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402048 <.init>:
  402048:	stp	x29, x30, [sp, #-16]!
  40204c:	mov	x29, sp
  402050:	bl	403e1c <ferror@plt+0x170c>
  402054:	ldp	x29, x30, [sp], #16
  402058:	ret

Disassembly of section .plt:

0000000000402060 <memcpy@plt-0x20>:
  402060:	stp	x16, x30, [sp, #-16]!
  402064:	adrp	x16, 421000 <ferror@plt+0x1e8f0>
  402068:	ldr	x17, [x16, #4088]
  40206c:	add	x16, x16, #0xff8
  402070:	br	x17
  402074:	nop
  402078:	nop
  40207c:	nop

0000000000402080 <memcpy@plt>:
  402080:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402084:	ldr	x17, [x16]
  402088:	add	x16, x16, #0x0
  40208c:	br	x17

0000000000402090 <memmove@plt>:
  402090:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402094:	ldr	x17, [x16, #8]
  402098:	add	x16, x16, #0x8
  40209c:	br	x17

00000000004020a0 <recvmsg@plt>:
  4020a0:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  4020a4:	ldr	x17, [x16, #16]
  4020a8:	add	x16, x16, #0x10
  4020ac:	br	x17

00000000004020b0 <strtoul@plt>:
  4020b0:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  4020b4:	ldr	x17, [x16, #24]
  4020b8:	add	x16, x16, #0x18
  4020bc:	br	x17

00000000004020c0 <strlen@plt>:
  4020c0:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  4020c4:	ldr	x17, [x16, #32]
  4020c8:	add	x16, x16, #0x20
  4020cc:	br	x17

00000000004020d0 <exit@plt>:
  4020d0:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  4020d4:	ldr	x17, [x16, #40]
  4020d8:	add	x16, x16, #0x28
  4020dc:	br	x17

00000000004020e0 <perror@plt>:
  4020e0:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  4020e4:	ldr	x17, [x16, #48]
  4020e8:	add	x16, x16, #0x30
  4020ec:	br	x17

00000000004020f0 <listen@plt>:
  4020f0:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  4020f4:	ldr	x17, [x16, #56]
  4020f8:	add	x16, x16, #0x38
  4020fc:	br	x17

0000000000402100 <strtoll@plt>:
  402100:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402104:	ldr	x17, [x16, #64]
  402108:	add	x16, x16, #0x40
  40210c:	br	x17

0000000000402110 <daemon@plt>:
  402110:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402114:	ldr	x17, [x16, #72]
  402118:	add	x16, x16, #0x48
  40211c:	br	x17

0000000000402120 <strtod@plt>:
  402120:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402124:	ldr	x17, [x16, #80]
  402128:	add	x16, x16, #0x50
  40212c:	br	x17

0000000000402130 <geteuid@plt>:
  402130:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402134:	ldr	x17, [x16, #88]
  402138:	add	x16, x16, #0x58
  40213c:	br	x17

0000000000402140 <sethostent@plt>:
  402140:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402144:	ldr	x17, [x16, #96]
  402148:	add	x16, x16, #0x60
  40214c:	br	x17

0000000000402150 <bind@plt>:
  402150:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402154:	ldr	x17, [x16, #104]
  402158:	add	x16, x16, #0x68
  40215c:	br	x17

0000000000402160 <ftell@plt>:
  402160:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402164:	ldr	x17, [x16, #112]
  402168:	add	x16, x16, #0x70
  40216c:	br	x17

0000000000402170 <sprintf@plt>:
  402170:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402174:	ldr	x17, [x16, #120]
  402178:	add	x16, x16, #0x78
  40217c:	br	x17

0000000000402180 <getuid@plt>:
  402180:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402184:	ldr	x17, [x16, #128]
  402188:	add	x16, x16, #0x80
  40218c:	br	x17

0000000000402190 <putc@plt>:
  402190:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402194:	ldr	x17, [x16, #136]
  402198:	add	x16, x16, #0x88
  40219c:	br	x17

00000000004021a0 <strftime@plt>:
  4021a0:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  4021a4:	ldr	x17, [x16, #144]
  4021a8:	add	x16, x16, #0x90
  4021ac:	br	x17

00000000004021b0 <fputc@plt>:
  4021b0:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  4021b4:	ldr	x17, [x16, #152]
  4021b8:	add	x16, x16, #0x98
  4021bc:	br	x17

00000000004021c0 <fork@plt>:
  4021c0:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  4021c4:	ldr	x17, [x16, #160]
  4021c8:	add	x16, x16, #0xa0
  4021cc:	br	x17

00000000004021d0 <snprintf@plt>:
  4021d0:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  4021d4:	ldr	x17, [x16, #168]
  4021d8:	add	x16, x16, #0xa8
  4021dc:	br	x17

00000000004021e0 <fileno@plt>:
  4021e0:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  4021e4:	ldr	x17, [x16, #176]
  4021e8:	add	x16, x16, #0xb0
  4021ec:	br	x17

00000000004021f0 <localtime@plt>:
  4021f0:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  4021f4:	ldr	x17, [x16, #184]
  4021f8:	add	x16, x16, #0xb8
  4021fc:	br	x17

0000000000402200 <signal@plt>:
  402200:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402204:	ldr	x17, [x16, #192]
  402208:	add	x16, x16, #0xc0
  40220c:	br	x17

0000000000402210 <ftruncate64@plt>:
  402210:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402214:	ldr	x17, [x16, #200]
  402218:	add	x16, x16, #0xc8
  40221c:	br	x17

0000000000402220 <fclose@plt>:
  402220:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402224:	ldr	x17, [x16, #208]
  402228:	add	x16, x16, #0xd0
  40222c:	br	x17

0000000000402230 <getpid@plt>:
  402230:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402234:	ldr	x17, [x16, #216]
  402238:	add	x16, x16, #0xd8
  40223c:	br	x17

0000000000402240 <time@plt>:
  402240:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402244:	ldr	x17, [x16, #224]
  402248:	add	x16, x16, #0xe0
  40224c:	br	x17

0000000000402250 <malloc@plt>:
  402250:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402254:	ldr	x17, [x16, #232]
  402258:	add	x16, x16, #0xe8
  40225c:	br	x17

0000000000402260 <setsockopt@plt>:
  402260:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402264:	ldr	x17, [x16, #240]
  402268:	add	x16, x16, #0xf0
  40226c:	br	x17

0000000000402270 <poll@plt>:
  402270:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402274:	ldr	x17, [x16, #248]
  402278:	add	x16, x16, #0xf8
  40227c:	br	x17

0000000000402280 <__isoc99_fscanf@plt>:
  402280:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402284:	ldr	x17, [x16, #256]
  402288:	add	x16, x16, #0x100
  40228c:	br	x17

0000000000402290 <strncmp@plt>:
  402290:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402294:	ldr	x17, [x16, #264]
  402298:	add	x16, x16, #0x108
  40229c:	br	x17

00000000004022a0 <__libc_start_main@plt>:
  4022a0:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  4022a4:	ldr	x17, [x16, #272]
  4022a8:	add	x16, x16, #0x110
  4022ac:	br	x17

00000000004022b0 <strcat@plt>:
  4022b0:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  4022b4:	ldr	x17, [x16, #280]
  4022b8:	add	x16, x16, #0x118
  4022bc:	br	x17

00000000004022c0 <flock@plt>:
  4022c0:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  4022c4:	ldr	x17, [x16, #288]
  4022c8:	add	x16, x16, #0x120
  4022cc:	br	x17

00000000004022d0 <if_indextoname@plt>:
  4022d0:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  4022d4:	ldr	x17, [x16, #296]
  4022d8:	add	x16, x16, #0x128
  4022dc:	br	x17

00000000004022e0 <memset@plt>:
  4022e0:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  4022e4:	ldr	x17, [x16, #304]
  4022e8:	add	x16, x16, #0x130
  4022ec:	br	x17

00000000004022f0 <fdopen@plt>:
  4022f0:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  4022f4:	ldr	x17, [x16, #312]
  4022f8:	add	x16, x16, #0x138
  4022fc:	br	x17

0000000000402300 <gettimeofday@plt>:
  402300:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402304:	ldr	x17, [x16, #320]
  402308:	add	x16, x16, #0x140
  40230c:	br	x17

0000000000402310 <accept@plt>:
  402310:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402314:	ldr	x17, [x16, #328]
  402318:	add	x16, x16, #0x148
  40231c:	br	x17

0000000000402320 <random@plt>:
  402320:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402324:	ldr	x17, [x16, #336]
  402328:	add	x16, x16, #0x150
  40232c:	br	x17

0000000000402330 <sendmsg@plt>:
  402330:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402334:	ldr	x17, [x16, #344]
  402338:	add	x16, x16, #0x158
  40233c:	br	x17

0000000000402340 <cap_get_flag@plt>:
  402340:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402344:	ldr	x17, [x16, #352]
  402348:	add	x16, x16, #0x160
  40234c:	br	x17

0000000000402350 <strcasecmp@plt>:
  402350:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402354:	ldr	x17, [x16, #360]
  402358:	add	x16, x16, #0x168
  40235c:	br	x17

0000000000402360 <realloc@plt>:
  402360:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402364:	ldr	x17, [x16, #368]
  402368:	add	x16, x16, #0x170
  40236c:	br	x17

0000000000402370 <rewind@plt>:
  402370:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402374:	ldr	x17, [x16, #376]
  402378:	add	x16, x16, #0x178
  40237c:	br	x17

0000000000402380 <cap_set_proc@plt>:
  402380:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402384:	ldr	x17, [x16, #384]
  402388:	add	x16, x16, #0x180
  40238c:	br	x17

0000000000402390 <strdup@plt>:
  402390:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402394:	ldr	x17, [x16, #392]
  402398:	add	x16, x16, #0x188
  40239c:	br	x17

00000000004023a0 <strerror@plt>:
  4023a0:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  4023a4:	ldr	x17, [x16, #400]
  4023a8:	add	x16, x16, #0x190
  4023ac:	br	x17

00000000004023b0 <close@plt>:
  4023b0:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  4023b4:	ldr	x17, [x16, #408]
  4023b8:	add	x16, x16, #0x198
  4023bc:	br	x17

00000000004023c0 <strrchr@plt>:
  4023c0:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  4023c4:	ldr	x17, [x16, #416]
  4023c8:	add	x16, x16, #0x1a0
  4023cc:	br	x17

00000000004023d0 <recv@plt>:
  4023d0:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  4023d4:	ldr	x17, [x16, #424]
  4023d8:	add	x16, x16, #0x1a8
  4023dc:	br	x17

00000000004023e0 <__gmon_start__@plt>:
  4023e0:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  4023e4:	ldr	x17, [x16, #432]
  4023e8:	add	x16, x16, #0x1b0
  4023ec:	br	x17

00000000004023f0 <abort@plt>:
  4023f0:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  4023f4:	ldr	x17, [x16, #440]
  4023f8:	add	x16, x16, #0x1b8
  4023fc:	br	x17

0000000000402400 <feof@plt>:
  402400:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402404:	ldr	x17, [x16, #448]
  402408:	add	x16, x16, #0x1c0
  40240c:	br	x17

0000000000402410 <memcmp@plt>:
  402410:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402414:	ldr	x17, [x16, #456]
  402418:	add	x16, x16, #0x1c8
  40241c:	br	x17

0000000000402420 <getopt_long@plt>:
  402420:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402424:	ldr	x17, [x16, #464]
  402428:	add	x16, x16, #0x1d0
  40242c:	br	x17

0000000000402430 <strcmp@plt>:
  402430:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402434:	ldr	x17, [x16, #472]
  402438:	add	x16, x16, #0x1d8
  40243c:	br	x17

0000000000402440 <__ctype_b_loc@plt>:
  402440:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402444:	ldr	x17, [x16, #480]
  402448:	add	x16, x16, #0x1e0
  40244c:	br	x17

0000000000402450 <strtol@plt>:
  402450:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402454:	ldr	x17, [x16, #488]
  402458:	add	x16, x16, #0x1e8
  40245c:	br	x17

0000000000402460 <cap_get_proc@plt>:
  402460:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402464:	ldr	x17, [x16, #496]
  402468:	add	x16, x16, #0x1f0
  40246c:	br	x17

0000000000402470 <fread@plt>:
  402470:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402474:	ldr	x17, [x16, #504]
  402478:	add	x16, x16, #0x1f8
  40247c:	br	x17

0000000000402480 <gethostbyaddr@plt>:
  402480:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402484:	ldr	x17, [x16, #512]
  402488:	add	x16, x16, #0x200
  40248c:	br	x17

0000000000402490 <free@plt>:
  402490:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402494:	ldr	x17, [x16, #520]
  402498:	add	x16, x16, #0x208
  40249c:	br	x17

00000000004024a0 <inet_pton@plt>:
  4024a0:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  4024a4:	ldr	x17, [x16, #528]
  4024a8:	add	x16, x16, #0x210
  4024ac:	br	x17

00000000004024b0 <__fxstat64@plt>:
  4024b0:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  4024b4:	ldr	x17, [x16, #536]
  4024b8:	add	x16, x16, #0x218
  4024bc:	br	x17

00000000004024c0 <send@plt>:
  4024c0:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  4024c4:	ldr	x17, [x16, #544]
  4024c8:	add	x16, x16, #0x220
  4024cc:	br	x17

00000000004024d0 <connect@plt>:
  4024d0:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  4024d4:	ldr	x17, [x16, #552]
  4024d8:	add	x16, x16, #0x228
  4024dc:	br	x17

00000000004024e0 <strspn@plt>:
  4024e0:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  4024e4:	ldr	x17, [x16, #560]
  4024e8:	add	x16, x16, #0x230
  4024ec:	br	x17

00000000004024f0 <strchr@plt>:
  4024f0:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  4024f4:	ldr	x17, [x16, #568]
  4024f8:	add	x16, x16, #0x238
  4024fc:	br	x17

0000000000402500 <strtoull@plt>:
  402500:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402504:	ldr	x17, [x16, #576]
  402508:	add	x16, x16, #0x240
  40250c:	br	x17

0000000000402510 <fwrite@plt>:
  402510:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402514:	ldr	x17, [x16, #584]
  402518:	add	x16, x16, #0x248
  40251c:	br	x17

0000000000402520 <fnmatch@plt>:
  402520:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402524:	ldr	x17, [x16, #592]
  402528:	add	x16, x16, #0x250
  40252c:	br	x17

0000000000402530 <socket@plt>:
  402530:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402534:	ldr	x17, [x16, #600]
  402538:	add	x16, x16, #0x258
  40253c:	br	x17

0000000000402540 <fflush@plt>:
  402540:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402544:	ldr	x17, [x16, #608]
  402548:	add	x16, x16, #0x260
  40254c:	br	x17

0000000000402550 <fopen64@plt>:
  402550:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402554:	ldr	x17, [x16, #616]
  402558:	add	x16, x16, #0x268
  40255c:	br	x17

0000000000402560 <getsockopt@plt>:
  402560:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402564:	ldr	x17, [x16, #624]
  402568:	add	x16, x16, #0x270
  40256c:	br	x17

0000000000402570 <cap_clear@plt>:
  402570:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402574:	ldr	x17, [x16, #632]
  402578:	add	x16, x16, #0x278
  40257c:	br	x17

0000000000402580 <isatty@plt>:
  402580:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402584:	ldr	x17, [x16, #640]
  402588:	add	x16, x16, #0x280
  40258c:	br	x17

0000000000402590 <sysconf@plt>:
  402590:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402594:	ldr	x17, [x16, #648]
  402598:	add	x16, x16, #0x288
  40259c:	br	x17

00000000004025a0 <open64@plt>:
  4025a0:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  4025a4:	ldr	x17, [x16, #656]
  4025a8:	add	x16, x16, #0x290
  4025ac:	br	x17

00000000004025b0 <asctime@plt>:
  4025b0:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  4025b4:	ldr	x17, [x16, #664]
  4025b8:	add	x16, x16, #0x298
  4025bc:	br	x17

00000000004025c0 <cap_free@plt>:
  4025c0:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  4025c4:	ldr	x17, [x16, #672]
  4025c8:	add	x16, x16, #0x2a0
  4025cc:	br	x17

00000000004025d0 <if_nametoindex@plt>:
  4025d0:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  4025d4:	ldr	x17, [x16, #680]
  4025d8:	add	x16, x16, #0x2a8
  4025dc:	br	x17

00000000004025e0 <strchrnul@plt>:
  4025e0:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  4025e4:	ldr	x17, [x16, #688]
  4025e8:	add	x16, x16, #0x2b0
  4025ec:	br	x17

00000000004025f0 <strstr@plt>:
  4025f0:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  4025f4:	ldr	x17, [x16, #696]
  4025f8:	add	x16, x16, #0x2b8
  4025fc:	br	x17

0000000000402600 <__isoc99_sscanf@plt>:
  402600:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402604:	ldr	x17, [x16, #704]
  402608:	add	x16, x16, #0x2c0
  40260c:	br	x17

0000000000402610 <strncpy@plt>:
  402610:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402614:	ldr	x17, [x16, #712]
  402618:	add	x16, x16, #0x2c8
  40261c:	br	x17

0000000000402620 <strcspn@plt>:
  402620:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402624:	ldr	x17, [x16, #720]
  402628:	add	x16, x16, #0x2d0
  40262c:	br	x17

0000000000402630 <vfprintf@plt>:
  402630:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402634:	ldr	x17, [x16, #728]
  402638:	add	x16, x16, #0x2d8
  40263c:	br	x17

0000000000402640 <printf@plt>:
  402640:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402644:	ldr	x17, [x16, #736]
  402648:	add	x16, x16, #0x2e0
  40264c:	br	x17

0000000000402650 <__assert_fail@plt>:
  402650:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402654:	ldr	x17, [x16, #744]
  402658:	add	x16, x16, #0x2e8
  40265c:	br	x17

0000000000402660 <__errno_location@plt>:
  402660:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402664:	ldr	x17, [x16, #752]
  402668:	add	x16, x16, #0x2f0
  40266c:	br	x17

0000000000402670 <getenv@plt>:
  402670:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402674:	ldr	x17, [x16, #760]
  402678:	add	x16, x16, #0x2f8
  40267c:	br	x17

0000000000402680 <putchar@plt>:
  402680:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402684:	ldr	x17, [x16, #768]
  402688:	add	x16, x16, #0x300
  40268c:	br	x17

0000000000402690 <__getdelim@plt>:
  402690:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402694:	ldr	x17, [x16, #776]
  402698:	add	x16, x16, #0x308
  40269c:	br	x17

00000000004026a0 <getsockname@plt>:
  4026a0:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  4026a4:	ldr	x17, [x16, #784]
  4026a8:	add	x16, x16, #0x310
  4026ac:	br	x17

00000000004026b0 <waitpid@plt>:
  4026b0:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  4026b4:	ldr	x17, [x16, #792]
  4026b8:	add	x16, x16, #0x318
  4026bc:	br	x17

00000000004026c0 <unlink@plt>:
  4026c0:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  4026c4:	ldr	x17, [x16, #800]
  4026c8:	add	x16, x16, #0x320
  4026cc:	br	x17

00000000004026d0 <fprintf@plt>:
  4026d0:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  4026d4:	ldr	x17, [x16, #808]
  4026d8:	add	x16, x16, #0x328
  4026dc:	br	x17

00000000004026e0 <fgets@plt>:
  4026e0:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  4026e4:	ldr	x17, [x16, #816]
  4026e8:	add	x16, x16, #0x330
  4026ec:	br	x17

00000000004026f0 <exp@plt>:
  4026f0:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  4026f4:	ldr	x17, [x16, #824]
  4026f8:	add	x16, x16, #0x338
  4026fc:	br	x17

0000000000402700 <inet_ntop@plt>:
  402700:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402704:	ldr	x17, [x16, #832]
  402708:	add	x16, x16, #0x340
  40270c:	br	x17

0000000000402710 <ferror@plt>:
  402710:	adrp	x16, 422000 <ferror@plt+0x1f8f0>
  402714:	ldr	x17, [x16, #840]
  402718:	add	x16, x16, #0x348
  40271c:	br	x17

Disassembly of section .text:

0000000000402720 <.text>:
  402720:	sub	sp, sp, #0x240
  402724:	stp	x29, x30, [sp]
  402728:	mov	x29, sp
  40272c:	stp	x19, x20, [sp, #16]
  402730:	adrp	x19, 40d000 <ferror@plt+0xa8f0>
  402734:	add	x19, x19, #0x630
  402738:	stp	x27, x28, [sp, #80]
  40273c:	adrp	x28, 426000 <stdout@@GLIBC_2.17+0x3c78>
  402740:	adrp	x27, 426000 <stdout@@GLIBC_2.17+0x3c78>
  402744:	add	x27, x27, #0xedc
  402748:	stp	x21, x22, [sp, #32]
  40274c:	adrp	x21, 40d000 <ferror@plt+0xa8f0>
  402750:	add	x22, x19, #0xc8
  402754:	add	x21, x21, #0x108
  402758:	stp	x23, x24, [sp, #48]
  40275c:	mov	w23, w0
  402760:	mov	x24, x1
  402764:	stp	x25, x26, [sp, #64]
  402768:	adrp	x25, 426000 <stdout@@GLIBC_2.17+0x3c78>
  40276c:	add	x25, x25, #0xe2c
  402770:	strb	wzr, [x28, #3624]
  402774:	mov	x26, #0x0                   	// #0
  402778:	mov	x3, x22
  40277c:	mov	x2, x21
  402780:	mov	x1, x24
  402784:	mov	w0, w23
  402788:	mov	x4, #0x0                   	// #0
  40278c:	bl	402420 <getopt_long@plt>
  402790:	mov	w20, w0
  402794:	cmn	w0, #0x1
  402798:	b.eq	402970 <ferror@plt+0x260>  // b.none
  40279c:	cmp	w20, #0x70
  4027a0:	b.eq	402944 <ferror@plt+0x234>  // b.none
  4027a4:	b.gt	4027d4 <ferror@plt+0xc4>
  4027a8:	cmp	w20, #0x65
  4027ac:	b.eq	402934 <ferror@plt+0x224>  // b.none
  4027b0:	b.le	402800 <ferror@plt+0xf0>
  4027b4:	cmp	w20, #0x6a
  4027b8:	b.eq	402960 <ferror@plt+0x250>  // b.none
  4027bc:	cmp	w20, #0x6e
  4027c0:	b.ne	4028a8 <ferror@plt+0x198>  // b.any
  4027c4:	adrp	x0, 426000 <stdout@@GLIBC_2.17+0x3c78>
  4027c8:	mov	w1, #0x1                   	// #1
  4027cc:	str	w1, [x0, #3596]
  4027d0:	b	402778 <ferror@plt+0x68>
  4027d4:	cmp	w20, #0x74
  4027d8:	b.eq	4028f0 <ferror@plt+0x1e0>  // b.none
  4027dc:	b.le	402880 <ferror@plt+0x170>
  4027e0:	cmp	w20, #0x78
  4027e4:	b.eq	4028dc <ferror@plt+0x1cc>  // b.none
  4027e8:	cmp	w20, #0x7a
  4027ec:	b.ne	402860 <ferror@plt+0x150>  // b.any
  4027f0:	adrp	x0, 426000 <stdout@@GLIBC_2.17+0x3c78>
  4027f4:	mov	w1, #0x1                   	// #1
  4027f8:	str	w1, [x0, #3572]
  4027fc:	b	402778 <ferror@plt+0x68>
  402800:	cmp	w20, #0x61
  402804:	b.eq	4028cc <ferror@plt+0x1bc>  // b.none
  402808:	cmp	w20, #0x64
  40280c:	b.ne	4028a0 <ferror@plt+0x190>  // b.any
  402810:	adrp	x0, 422000 <ferror@plt+0x1f8f0>
  402814:	mov	w2, #0xa                   	// #10
  402818:	mov	x1, #0x0                   	// #0
  40281c:	ldr	x0, [x0, #888]
  402820:	bl	402450 <strtol@plt>
  402824:	mov	w1, #0x3e8                 	// #1000
  402828:	adrp	x2, 426000 <stdout@@GLIBC_2.17+0x3c78>
  40282c:	mul	w0, w1, w0
  402830:	str	w0, [x2, #3788]
  402834:	cmp	w0, #0x0
  402838:	b.gt	402778 <ferror@plt+0x68>
  40283c:	adrp	x3, 422000 <ferror@plt+0x1f8f0>
  402840:	mov	x2, #0x1e                  	// #30
  402844:	mov	x1, #0x1                   	// #1
  402848:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  40284c:	ldr	x3, [x3, #880]
  402850:	add	x0, x0, #0xe18
  402854:	bl	402510 <fwrite@plt>
  402858:	mov	w0, #0xffffffff            	// #-1
  40285c:	bl	4020d0 <exit@plt>
  402860:	cmp	w20, #0x76
  402864:	b.ne	4028a8 <ferror@plt+0x198>  // b.any
  402868:	add	x1, x19, #0xc0
  40286c:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  402870:	add	x0, x0, #0xe60
  402874:	bl	402640 <printf@plt>
  402878:	mov	w0, #0x0                   	// #0
  40287c:	bl	4020d0 <exit@plt>
  402880:	cmp	w20, #0x72
  402884:	b.eq	402950 <ferror@plt+0x240>  // b.none
  402888:	cmp	w20, #0x73
  40288c:	b.ne	4028a8 <ferror@plt+0x198>  // b.any
  402890:	adrp	x20, 426000 <stdout@@GLIBC_2.17+0x3c78>
  402894:	mov	w0, #0x1                   	// #1
  402898:	str	w0, [x20, #3576]
  40289c:	b	402778 <ferror@plt+0x68>
  4028a0:	cmp	w20, #0x56
  4028a4:	b.eq	402868 <ferror@plt+0x158>  // b.none
  4028a8:	adrp	x3, 422000 <ferror@plt+0x1f8f0>
  4028ac:	mov	x2, #0x281                 	// #641
  4028b0:	mov	x1, #0x1                   	// #1
  4028b4:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  4028b8:	ldr	x3, [x3, #880]
  4028bc:	add	x0, x0, #0xe80
  4028c0:	bl	402510 <fwrite@plt>
  4028c4:	mov	w0, #0xffffffff            	// #-1
  4028c8:	bl	4020d0 <exit@plt>
  4028cc:	adrp	x0, 426000 <stdout@@GLIBC_2.17+0x3c78>
  4028d0:	mov	w1, #0x1                   	// #1
  4028d4:	str	w1, [x0, #3784]
  4028d8:	b	402778 <ferror@plt+0x68>
  4028dc:	adrp	x0, 422000 <ferror@plt+0x1f8f0>
  4028e0:	mov	w1, #0x1                   	// #1
  4028e4:	strb	w1, [x28, #3624]
  4028e8:	ldr	x26, [x0, #888]
  4028ec:	b	402778 <ferror@plt+0x68>
  4028f0:	adrp	x0, 422000 <ferror@plt+0x1f8f0>
  4028f4:	mov	w2, #0xa                   	// #10
  4028f8:	mov	x1, #0x0                   	// #0
  4028fc:	ldr	x0, [x0, #888]
  402900:	bl	402450 <strtol@plt>
  402904:	str	w0, [x25]
  402908:	cmp	w0, #0x0
  40290c:	b.gt	402778 <ferror@plt+0x68>
  402910:	adrp	x3, 422000 <ferror@plt+0x1f8f0>
  402914:	mov	x2, #0x26                  	// #38
  402918:	mov	x1, #0x1                   	// #1
  40291c:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  402920:	ldr	x3, [x3, #880]
  402924:	add	x0, x0, #0xe38
  402928:	bl	402510 <fwrite@plt>
  40292c:	mov	w0, #0xffffffff            	// #-1
  402930:	bl	4020d0 <exit@plt>
  402934:	adrp	x0, 426000 <stdout@@GLIBC_2.17+0x3c78>
  402938:	mov	w1, #0x1                   	// #1
  40293c:	str	w1, [x0, #3600]
  402940:	b	402778 <ferror@plt+0x68>
  402944:	mov	w0, #0x1                   	// #1
  402948:	str	w0, [x27]
  40294c:	b	402778 <ferror@plt+0x68>
  402950:	adrp	x0, 426000 <stdout@@GLIBC_2.17+0x3c78>
  402954:	mov	w1, #0x1                   	// #1
  402958:	str	w1, [x0, #3608]
  40295c:	b	402778 <ferror@plt+0x68>
  402960:	adrp	x0, 426000 <stdout@@GLIBC_2.17+0x3c78>
  402964:	mov	w1, #0x1                   	// #1
  402968:	str	w1, [x0, #3612]
  40296c:	b	402778 <ferror@plt+0x68>
  402970:	adrp	x0, 422000 <ferror@plt+0x1f8f0>
  402974:	ldr	w25, [x0, #896]
  402978:	cbz	x26, 4029c0 <ferror@plt+0x2b0>
  40297c:	mov	x0, x26
  402980:	bl	4020c0 <strlen@plt>
  402984:	mov	x2, x0
  402988:	adrp	x21, 40c000 <ferror@plt+0x98f0>
  40298c:	add	x21, x21, #0xe08
  402990:	mov	x0, x26
  402994:	sxtw	x2, w2
  402998:	mov	x1, x21
  40299c:	bl	402290 <strncmp@plt>
  4029a0:	cbnz	w0, 402c88 <ferror@plt+0x578>
  4029a4:	adrp	x2, 426000 <stdout@@GLIBC_2.17+0x3c78>
  4029a8:	adrp	x0, 426000 <stdout@@GLIBC_2.17+0x3c78>
  4029ac:	mov	x26, x21
  4029b0:	mov	w3, #0x4                   	// #4
  4029b4:	mov	w1, #0x1                   	// #1
  4029b8:	str	w3, [x2, #3592]
  4029bc:	str	w1, [x0, #3568]
  4029c0:	mov	w0, #0x1                   	// #1
  4029c4:	adrp	x20, 426000 <stdout@@GLIBC_2.17+0x3c78>
  4029c8:	strh	w0, [sp, #144]
  4029cc:	strb	wzr, [sp, #146]
  4029d0:	bl	402180 <getuid@plt>
  4029d4:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  4029d8:	mov	w2, w0
  4029dc:	add	x1, x1, #0x1a8
  4029e0:	add	x0, sp, #0x93
  4029e4:	bl	402170 <sprintf@plt>
  4029e8:	ldr	w0, [x20, #3788]
  4029ec:	cmp	w0, #0x0
  4029f0:	b.le	402ac4 <ferror@plt+0x3b4>
  4029f4:	adrp	x21, 426000 <stdout@@GLIBC_2.17+0x3c78>
  4029f8:	ldr	w1, [x21, #3628]
  4029fc:	cbnz	w1, 402a08 <ferror@plt+0x2f8>
  402a00:	mov	w1, #0x3c                  	// #60
  402a04:	str	w1, [x21, #3628]
  402a08:	ldr	w1, [x21, #3628]
  402a0c:	scvtf	d0, w0
  402a10:	mov	w19, #0x3e8                 	// #1000
  402a14:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  402a18:	adrp	x23, 426000 <stdout@@GLIBC_2.17+0x3c78>
  402a1c:	ldr	d1, [x0, #1552]
  402a20:	mul	w0, w1, w19
  402a24:	str	w0, [x21, #3628]
  402a28:	fmul	d0, d0, d1
  402a2c:	scvtf	d1, w0
  402a30:	fdiv	d0, d0, d1
  402a34:	bl	4026f0 <exp@plt>
  402a38:	fmov	d1, #1.000000000000000000e+00
  402a3c:	mov	w1, #0x1                   	// #1
  402a40:	mov	w2, #0x0                   	// #0
  402a44:	mov	w0, w1
  402a48:	fdiv	d0, d1, d0
  402a4c:	fsub	d1, d1, d0
  402a50:	str	d1, [x23, #3768]
  402a54:	bl	402530 <socket@plt>
  402a58:	str	w0, [sp, #96]
  402a5c:	tbnz	w0, #31, 402ab0 <ferror@plt+0x3a0>
  402a60:	add	x0, sp, #0x93
  402a64:	bl	4020c0 <strlen@plt>
  402a68:	add	w2, w0, #0x3
  402a6c:	ldr	w0, [sp, #96]
  402a70:	add	x1, sp, #0x90
  402a74:	bl	402150 <bind@plt>
  402a78:	tbnz	w0, #31, 402c28 <ferror@plt+0x518>
  402a7c:	ldr	w0, [sp, #96]
  402a80:	mov	w1, #0x5                   	// #5
  402a84:	bl	4020f0 <listen@plt>
  402a88:	tbnz	w0, #31, 402cf4 <ferror@plt+0x5e4>
  402a8c:	mov	w1, #0x0                   	// #0
  402a90:	mov	w0, #0x0                   	// #0
  402a94:	bl	402110 <daemon@plt>
  402a98:	cbz	w0, 402d40 <ferror@plt+0x630>
  402a9c:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  402aa0:	add	x0, x0, #0x1e8
  402aa4:	bl	4020e0 <perror@plt>
  402aa8:	mov	w0, #0xffffffff            	// #-1
  402aac:	bl	4020d0 <exit@plt>
  402ab0:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  402ab4:	add	x0, x0, #0x1b8
  402ab8:	bl	4020e0 <perror@plt>
  402abc:	mov	w0, #0xffffffff            	// #-1
  402ac0:	bl	4020d0 <exit@plt>
  402ac4:	adrp	x21, 426000 <stdout@@GLIBC_2.17+0x3c78>
  402ac8:	adrp	x22, 426000 <stdout@@GLIBC_2.17+0x3c78>
  402acc:	adrp	x20, 40d000 <ferror@plt+0xa8f0>
  402ad0:	add	x20, x20, #0x230
  402ad4:	add	x24, x24, w25, sxtw #3
  402ad8:	sub	w23, w23, w25
  402adc:	mov	x0, x20
  402ae0:	str	x24, [x21, #3776]
  402ae4:	str	w23, [x22, #3632]
  402ae8:	bl	402670 <getenv@plt>
  402aec:	cbz	x0, 402cc0 <ferror@plt+0x5b0>
  402af0:	mov	x0, x20
  402af4:	add	x23, sp, #0x100
  402af8:	bl	402670 <getenv@plt>
  402afc:	mov	x3, x0
  402b00:	adrp	x2, 40d000 <ferror@plt+0xa8f0>
  402b04:	mov	x0, x23
  402b08:	add	x2, x2, #0x240
  402b0c:	mov	x1, #0x80                  	// #128
  402b10:	bl	4021d0 <snprintf@plt>
  402b14:	adrp	x0, 426000 <stdout@@GLIBC_2.17+0x3c78>
  402b18:	ldr	w0, [x0, #3608]
  402b1c:	cbnz	w0, 402d34 <ferror@plt+0x624>
  402b20:	adrp	x24, 426000 <stdout@@GLIBC_2.17+0x3c78>
  402b24:	ldr	w0, [x24, #3784]
  402b28:	cbz	w0, 402c3c <ferror@plt+0x52c>
  402b2c:	adrp	x20, 426000 <stdout@@GLIBC_2.17+0x3c78>
  402b30:	ldr	w0, [x20, #3576]
  402b34:	cbz	w0, 402c3c <ferror@plt+0x52c>
  402b38:	mov	x26, #0x0                   	// #0
  402b3c:	mov	w1, #0x1                   	// #1
  402b40:	mov	w2, #0x0                   	// #0
  402b44:	mov	w0, w1
  402b48:	bl	402530 <socket@plt>
  402b4c:	mov	w23, w0
  402b50:	tbz	w0, #31, 403928 <ferror@plt+0x1218>
  402b54:	adrp	x27, 426000 <stdout@@GLIBC_2.17+0x3c78>
  402b58:	adrp	x23, 426000 <stdout@@GLIBC_2.17+0x3c78>
  402b5c:	add	x25, x23, #0xe38
  402b60:	ldr	x0, [x27, #3616]
  402b64:	cbz	x0, 402b84 <ferror@plt+0x474>
  402b68:	ldrb	w0, [x23, #3640]
  402b6c:	cbz	w0, 402b84 <ferror@plt+0x474>
  402b70:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  402b74:	mov	x0, x25
  402b78:	add	x1, x1, #0x3f8
  402b7c:	bl	402430 <strcmp@plt>
  402b80:	cbnz	w0, 403c50 <ferror@plt+0x1540>
  402b84:	bl	4046e0 <ferror@plt+0x1fd0>
  402b88:	ldrb	w0, [x23, #3640]
  402b8c:	cbz	w0, 403b90 <ferror@plt+0x1480>
  402b90:	adrp	x0, 426000 <stdout@@GLIBC_2.17+0x3c78>
  402b94:	ldr	w0, [x0, #3596]
  402b98:	cbnz	w0, 402d24 <ferror@plt+0x614>
  402b9c:	adrp	x2, 422000 <ferror@plt+0x1f8f0>
  402ba0:	ldr	w1, [x24, #3784]
  402ba4:	adrp	x0, 426000 <stdout@@GLIBC_2.17+0x3c78>
  402ba8:	ldr	x2, [x2, #904]
  402bac:	str	x2, [sp, #104]
  402bb0:	ldr	w0, [x0, #3612]
  402bb4:	cbnz	w1, 403a64 <ferror@plt+0x1354>
  402bb8:	adrp	x23, 426000 <stdout@@GLIBC_2.17+0x3c78>
  402bbc:	ldr	x25, [x23, #3616]
  402bc0:	cbz	x25, 403a64 <ferror@plt+0x1354>
  402bc4:	cbnz	w0, 403bbc <ferror@plt+0x14ac>
  402bc8:	str	xzr, [sp, #136]
  402bcc:	ldr	x0, [sp, #104]
  402bd0:	bl	403ee0 <ferror@plt+0x17d0>
  402bd4:	adrp	x1, 426000 <stdout@@GLIBC_2.17+0x3c78>
  402bd8:	adrp	x2, 426000 <stdout@@GLIBC_2.17+0x3c78>
  402bdc:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  402be0:	add	x2, x2, #0xe10
  402be4:	ldr	x24, [x1, #3584]
  402be8:	add	x0, x0, #0xde0
  402bec:	stp	x2, x0, [sp, #112]
  402bf0:	cbz	x24, 402d08 <ferror@plt+0x5f8>
  402bf4:	add	x1, x24, #0x18
  402bf8:	add	x0, sp, #0x180
  402bfc:	mov	x2, #0xc0                  	// #192
  402c00:	bl	402080 <memcpy@plt>
  402c04:	mov	x0, x25
  402c08:	cbz	x0, 4037bc <ferror@plt+0x10ac>
  402c0c:	ldr	w2, [x0, #16]
  402c10:	ldr	w1, [x24, #16]
  402c14:	ldr	x23, [x0]
  402c18:	cmp	w2, w1
  402c1c:	b.eq	403888 <ferror@plt+0x1178>  // b.none
  402c20:	mov	x0, x23
  402c24:	b	402c08 <ferror@plt+0x4f8>
  402c28:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  402c2c:	add	x0, x0, #0x1c8
  402c30:	bl	4020e0 <perror@plt>
  402c34:	mov	w0, #0xffffffff            	// #-1
  402c38:	bl	4020d0 <exit@plt>
  402c3c:	mov	x0, x23
  402c40:	mov	w2, #0x180                 	// #384
  402c44:	mov	w1, #0x8042                	// #32834
  402c48:	bl	4025a0 <open64@plt>
  402c4c:	tbnz	w0, #31, 4037a8 <ferror@plt+0x1098>
  402c50:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  402c54:	add	x1, x1, #0x298
  402c58:	bl	4022f0 <fdopen@plt>
  402c5c:	mov	x26, x0
  402c60:	cbz	x0, 403a50 <ferror@plt+0x1340>
  402c64:	bl	4021e0 <fileno@plt>
  402c68:	mov	w1, #0x2                   	// #2
  402c6c:	bl	4022c0 <flock@plt>
  402c70:	cbz	w0, 4038b0 <ferror@plt+0x11a0>
  402c74:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  402c78:	add	x0, x0, #0x2c0
  402c7c:	bl	4020e0 <perror@plt>
  402c80:	mov	w0, #0xffffffff            	// #-1
  402c84:	bl	4020d0 <exit@plt>
  402c88:	adrp	x19, 422000 <ferror@plt+0x1f8f0>
  402c8c:	mov	x2, x26
  402c90:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  402c94:	add	x1, x1, #0x120
  402c98:	ldr	x0, [x19, #880]
  402c9c:	bl	4026d0 <fprintf@plt>
  402ca0:	ldr	x3, [x19, #880]
  402ca4:	mov	x2, #0x61                  	// #97
  402ca8:	mov	x1, #0x1                   	// #1
  402cac:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  402cb0:	add	x0, x0, #0x140
  402cb4:	bl	402510 <fwrite@plt>
  402cb8:	mov	w0, w20
  402cbc:	bl	4020d0 <exit@plt>
  402cc0:	cbz	x26, 4038fc <ferror@plt+0x11ec>
  402cc4:	bl	402180 <getuid@plt>
  402cc8:	add	x23, sp, #0x100
  402ccc:	mov	w5, w0
  402cd0:	mov	x4, x26
  402cd4:	mov	x0, x23
  402cd8:	adrp	x3, 40d000 <ferror@plt+0xa8f0>
  402cdc:	adrp	x2, 40d000 <ferror@plt+0xa8f0>
  402ce0:	add	x3, x3, #0x248
  402ce4:	add	x2, x2, #0x260
  402ce8:	mov	x1, #0x80                  	// #128
  402cec:	bl	4021d0 <snprintf@plt>
  402cf0:	b	402b14 <ferror@plt+0x404>
  402cf4:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  402cf8:	add	x0, x0, #0x1d8
  402cfc:	bl	4020e0 <perror@plt>
  402d00:	mov	w0, #0xffffffff            	// #-1
  402d04:	bl	4020d0 <exit@plt>
  402d08:	ldr	x0, [sp, #136]
  402d0c:	cbz	x0, 402d24 <ferror@plt+0x614>
  402d10:	bl	408f98 <ferror@plt+0x6888>
  402d14:	ldr	x0, [sp, #136]
  402d18:	bl	408f98 <ferror@plt+0x6888>
  402d1c:	add	x0, sp, #0x88
  402d20:	bl	408d48 <ferror@plt+0x6638>
  402d24:	ldr	w0, [x20, #3576]
  402d28:	cbz	w0, 403a00 <ferror@plt+0x12f0>
  402d2c:	mov	w0, #0x0                   	// #0
  402d30:	bl	4020d0 <exit@plt>
  402d34:	mov	x0, x23
  402d38:	bl	4026c0 <unlink@plt>
  402d3c:	b	402b20 <ferror@plt+0x410>
  402d40:	mov	x1, #0x1                   	// #1
  402d44:	mov	w0, #0xd                   	// #13
  402d48:	bl	402200 <signal@plt>
  402d4c:	add	x24, x21, #0xe2c
  402d50:	adrp	x1, 403000 <ferror@plt+0x8f0>
  402d54:	mov	w0, #0x11                  	// #17
  402d58:	add	x1, x1, #0xed8
  402d5c:	bl	402200 <signal@plt>
  402d60:	ldr	w1, [sp, #96]
  402d64:	mov	w0, #0x10001               	// #65537
  402d68:	stp	w1, w0, [sp, #136]
  402d6c:	add	x28, x28, #0xe28
  402d70:	bl	402230 <getpid@plt>
  402d74:	mov	w22, w0
  402d78:	bl	402320 <random@plt>
  402d7c:	mov	x3, x0
  402d80:	ldr	w4, [x20, #3788]
  402d84:	mov	w2, w22
  402d88:	ldr	w5, [x21, #3628]
  402d8c:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  402d90:	adrp	x22, 426000 <stdout@@GLIBC_2.17+0x3c78>
  402d94:	add	x1, x1, #0x1f8
  402d98:	adrp	x21, 422000 <ferror@plt+0x1f8f0>
  402d9c:	add	x22, x22, #0xecc
  402da0:	sdiv	w4, w4, w19
  402da4:	add	x21, x21, #0x394
  402da8:	mov	x20, #0x0                   	// #0
  402dac:	adrp	x0, 426000 <stdout@@GLIBC_2.17+0x3c78>
  402db0:	sdiv	w5, w5, w19
  402db4:	mov	x19, #0x0                   	// #0
  402db8:	add	x0, x0, #0xe38
  402dbc:	bl	402170 <sprintf@plt>
  402dc0:	bl	4046e0 <ferror@plt+0x1fd0>
  402dc4:	mov	x1, #0x0                   	// #0
  402dc8:	add	x0, sp, #0x180
  402dcc:	bl	402300 <gettimeofday@plt>
  402dd0:	ldp	x27, x2, [sp, #384]
  402dd4:	mov	x0, #0x3e8                 	// #1000
  402dd8:	ldrsw	x1, [x22]
  402ddc:	sub	x2, x2, x20
  402de0:	sub	x27, x27, x19
  402de4:	sdiv	x2, x2, x0
  402de8:	madd	x27, x27, x0, x2
  402dec:	cmp	x27, x1
  402df0:	b.ge	402e98 <ferror@plt+0x788>  // b.tcont
  402df4:	ldr	w2, [x22]
  402df8:	add	x0, sp, #0x88
  402dfc:	mov	x1, #0x1                   	// #1
  402e00:	sub	w2, w2, w27
  402e04:	bl	402270 <poll@plt>
  402e08:	cmp	w0, #0x0
  402e0c:	b.le	402e60 <ferror@plt+0x750>
  402e10:	ldrh	w0, [sp, #142]
  402e14:	tbz	w0, #0, 402e60 <ferror@plt+0x750>
  402e18:	ldr	w0, [sp, #96]
  402e1c:	mov	x2, #0x0                   	// #0
  402e20:	mov	x1, #0x0                   	// #0
  402e24:	bl	402310 <accept@plt>
  402e28:	mov	w26, w0
  402e2c:	tbnz	w0, #31, 402e60 <ferror@plt+0x750>
  402e30:	ldr	w1, [x21]
  402e34:	cmp	w1, #0x4
  402e38:	b.gt	402e5c <ferror@plt+0x74c>
  402e3c:	bl	4021c0 <fork@plt>
  402e40:	cmp	w0, #0x0
  402e44:	cbz	w0, 403788 <ferror@plt+0x1078>
  402e48:	b.le	402e58 <ferror@plt+0x748>
  402e4c:	ldr	w0, [x21]
  402e50:	add	w0, w0, #0x1
  402e54:	str	w0, [x21]
  402e58:	mov	w0, w26
  402e5c:	bl	4023b0 <close@plt>
  402e60:	ldr	w0, [x21]
  402e64:	cbnz	w0, 402e7c <ferror@plt+0x76c>
  402e68:	b	402dc4 <ferror@plt+0x6b4>
  402e6c:	ldr	w1, [x21]
  402e70:	sub	w1, w1, #0x1
  402e74:	str	w1, [x21]
  402e78:	cbz	w1, 402dc4 <ferror@plt+0x6b4>
  402e7c:	add	x1, sp, #0x100
  402e80:	mov	w2, #0x1                   	// #1
  402e84:	mov	w0, #0xffffffff            	// #-1
  402e88:	bl	4026b0 <waitpid@plt>
  402e8c:	cmp	w0, #0x0
  402e90:	b.gt	402e6c <ferror@plt+0x75c>
  402e94:	b	402dc4 <ferror@plt+0x6b4>
  402e98:	adrp	x19, 426000 <stdout@@GLIBC_2.17+0x3c78>
  402e9c:	ldr	x25, [x19, #3584]
  402ea0:	str	xzr, [x19, #3584]
  402ea4:	bl	4046e0 <ferror@plt+0x1fd0>
  402ea8:	ldr	x20, [x19, #3584]
  402eac:	str	x25, [x19, #3584]
  402eb0:	cbz	x25, 402f88 <ferror@plt+0x878>
  402eb4:	nop
  402eb8:	cbz	x20, 402f94 <ferror@plt+0x884>
  402ebc:	ldr	w1, [x25, #16]
  402ec0:	mov	x19, x20
  402ec4:	b	402ed0 <ferror@plt+0x7c0>
  402ec8:	ldr	x19, [x19]
  402ecc:	cbz	x19, 402f80 <ferror@plt+0x870>
  402ed0:	ldr	w0, [x19, #16]
  402ed4:	cmp	w0, w1
  402ed8:	b.ne	402ec8 <ferror@plt+0x7b8>  // b.any
  402edc:	ldrb	w1, [x28]
  402ee0:	scvtf	d0, w27
  402ee4:	ldr	w0, [x22]
  402ee8:	cmp	w27, #0x3e7
  402eec:	ldr	w2, [x24]
  402ef0:	ldr	d1, [x23, #3768]
  402ef4:	cbnz	w1, 402fa8 <ferror@plt+0x898>
  402ef8:	b.gt	402fc8 <ferror@plt+0x8b8>
  402efc:	cmp	w27, w0
  402f00:	b.ge	403434 <ferror@plt+0xd24>  // b.tcont
  402f04:	add	x1, x19, #0x198
  402f08:	add	x0, x25, #0x198
  402f0c:	add	x2, x25, #0x18
  402f10:	mov	x4, #0x198                 	// #408
  402f14:	ldr	q1, [x25, x4]
  402f18:	ldr	q0, [x19, x4]
  402f1c:	add	x4, x4, #0x10
  402f20:	cmp	x4, #0x1f8
  402f24:	sub	v0.4s, v0.4s, v1.4s
  402f28:	ldp	q2, q1, [x2]
  402f2c:	uaddw	v2.2d, v2.2d, v0.2s
  402f30:	uaddw2	v0.2d, v1.2d, v0.4s
  402f34:	stp	q2, q0, [x2]
  402f38:	add	x2, x2, #0x20
  402f3c:	b.ne	402f14 <ferror@plt+0x804>  // b.any
  402f40:	mov	x2, #0x60                  	// #96
  402f44:	bl	402090 <memmove@plt>
  402f48:	cmp	x19, x20
  402f4c:	b.eq	402f70 <ferror@plt+0x860>  // b.none
  402f50:	mov	x26, x20
  402f54:	ldr	x20, [x20]
  402f58:	ldr	x0, [x26, #8]
  402f5c:	bl	402490 <free@plt>
  402f60:	mov	x0, x26
  402f64:	bl	402490 <free@plt>
  402f68:	cmp	x20, x19
  402f6c:	b.ne	402f50 <ferror@plt+0x840>  // b.any
  402f70:	ldp	x20, x0, [x19]
  402f74:	bl	402490 <free@plt>
  402f78:	mov	x0, x19
  402f7c:	bl	402490 <free@plt>
  402f80:	ldr	x25, [x25]
  402f84:	cbnz	x25, 402eb8 <ferror@plt+0x7a8>
  402f88:	mov	x27, #0x0                   	// #0
  402f8c:	ldp	x19, x20, [sp, #384]
  402f90:	b	402df4 <ferror@plt+0x6e4>
  402f94:	ldr	x0, [x25]
  402f98:	cbz	x0, 402f88 <ferror@plt+0x878>
  402f9c:	ldr	x25, [x0]
  402fa0:	cbnz	x25, 402f94 <ferror@plt+0x884>
  402fa4:	b	402f88 <ferror@plt+0x878>
  402fa8:	b.gt	403078 <ferror@plt+0x968>
  402fac:	cmp	w27, w0
  402fb0:	b.ge	4034b4 <ferror@plt+0xda4>  // b.tcont
  402fb4:	add	x1, x19, #0x18
  402fb8:	add	x0, x25, #0x18
  402fbc:	mov	x2, #0xc0                  	// #192
  402fc0:	bl	402090 <memmove@plt>
  402fc4:	b	402f48 <ferror@plt+0x838>
  402fc8:	cmp	w27, w0
  402fcc:	b.ge	40364c <ferror@plt+0xf3c>  // b.tcont
  402fd0:	cmp	w27, w2
  402fd4:	b.ge	403720 <ferror@plt+0x1010>  // b.tcont
  402fd8:	dup	v2.4s, w0
  402fdc:	fmul	d16, d1, d0
  402fe0:	dup	v0.2d, v0.d[0]
  402fe4:	add	x1, x19, #0x198
  402fe8:	add	x0, x25, #0x198
  402fec:	add	x2, x25, #0x18
  402ff0:	mov	x4, #0x198                 	// #408
  402ff4:	sxtl	v17.2d, v2.2s
  402ff8:	sxtl2	v2.2d, v2.4s
  402ffc:	dup	v16.2d, v16.d[0]
  403000:	scvtf	v17.2d, v17.2d
  403004:	scvtf	v1.2d, v2.2d
  403008:	fdiv	v17.2d, v16.2d, v17.2d
  40300c:	fdiv	v16.2d, v16.2d, v1.2d
  403010:	ldr	q1, [x25, x4]
  403014:	adrp	x3, 40d000 <ferror@plt+0xa8f0>
  403018:	ldr	q3, [x19, x4]
  40301c:	add	x4, x4, #0x10
  403020:	ldp	q4, q5, [x2, #192]
  403024:	cmp	x4, #0x1f8
  403028:	sub	v3.4s, v3.4s, v1.4s
  40302c:	ldr	q1, [x3, #1568]
  403030:	ldp	q6, q7, [x2]
  403034:	umull2	v2.2d, v3.4s, v1.4s
  403038:	umull	v1.2d, v3.2s, v1.2s
  40303c:	uaddw2	v7.2d, v7.2d, v3.4s
  403040:	uaddw	v3.2d, v6.2d, v3.2s
  403044:	ucvtf	v2.2d, v2.2d
  403048:	ucvtf	v1.2d, v1.2d
  40304c:	stp	q3, q7, [x2]
  403050:	fdiv	v2.2d, v2.2d, v0.2d
  403054:	fdiv	v1.2d, v1.2d, v0.2d
  403058:	fsub	v2.2d, v2.2d, v5.2d
  40305c:	fsub	v1.2d, v1.2d, v4.2d
  403060:	fmla	v5.2d, v16.2d, v2.2d
  403064:	fmla	v4.2d, v17.2d, v1.2d
  403068:	stp	q4, q5, [x2, #192]
  40306c:	add	x2, x2, #0x20
  403070:	b.ne	403010 <ferror@plt+0x900>  // b.any
  403074:	b	402f40 <ferror@plt+0x830>
  403078:	cmp	w27, w0
  40307c:	b.ge	403148 <ferror@plt+0xa38>  // b.tcont
  403080:	cmp	w27, w2
  403084:	b.ge	4036cc <ferror@plt+0xfbc>  // b.tcont
  403088:	dup	v2.4s, w0
  40308c:	fmul	d16, d1, d0
  403090:	add	x1, x19, #0x18
  403094:	add	x0, x25, #0x18
  403098:	dup	v0.2d, v0.d[0]
  40309c:	mov	x4, x1
  4030a0:	add	x2, x25, #0xd8
  4030a4:	add	x5, x19, #0xd8
  4030a8:	sxtl	v17.2d, v2.2s
  4030ac:	sxtl2	v2.2d, v2.4s
  4030b0:	dup	v16.2d, v16.d[0]
  4030b4:	scvtf	v17.2d, v17.2d
  4030b8:	scvtf	v1.2d, v2.2d
  4030bc:	fdiv	v17.2d, v16.2d, v17.2d
  4030c0:	fdiv	v16.2d, v16.2d, v1.2d
  4030c4:	ldp	q2, q1, [x2, #-192]
  4030c8:	ldp	q4, q3, [x4]
  4030cc:	add	x4, x4, #0x20
  4030d0:	cmp	x4, x5
  4030d4:	sub	v6.2d, v4.2d, v2.2d
  4030d8:	sub	v5.2d, v3.2d, v1.2d
  4030dc:	sub	v2.2d, v2.2d, v4.2d
  4030e0:	sub	v1.2d, v1.2d, v3.2d
  4030e4:	shl	v3.2d, v6.2d, #5
  4030e8:	shl	v7.2d, v5.2d, #5
  4030ec:	add	v2.2d, v2.2d, v3.2d
  4030f0:	add	v1.2d, v1.2d, v7.2d
  4030f4:	ldp	q4, q3, [x2]
  4030f8:	shl	v2.2d, v2.2d, #2
  4030fc:	shl	v1.2d, v1.2d, #2
  403100:	add	v2.2d, v2.2d, v6.2d
  403104:	add	v1.2d, v1.2d, v5.2d
  403108:	shl	v2.2d, v2.2d, #3
  40310c:	shl	v1.2d, v1.2d, #3
  403110:	ucvtf	v2.2d, v2.2d
  403114:	ucvtf	v1.2d, v1.2d
  403118:	fdiv	v2.2d, v2.2d, v0.2d
  40311c:	fdiv	v1.2d, v1.2d, v0.2d
  403120:	fsub	v2.2d, v2.2d, v4.2d
  403124:	fsub	v1.2d, v1.2d, v3.2d
  403128:	fmla	v4.2d, v17.2d, v2.2d
  40312c:	fmla	v3.2d, v16.2d, v1.2d
  403130:	stp	q4, q3, [x2]
  403134:	add	x2, x2, #0x20
  403138:	b.ne	4030c4 <ferror@plt+0x9b4>  // b.any
  40313c:	mov	x2, #0xc0                  	// #192
  403140:	bl	402090 <memmove@plt>
  403144:	b	402f48 <ferror@plt+0x838>
  403148:	ldur	q4, [x25, #24]
  40314c:	add	x4, x25, #0x200
  403150:	ldur	q22, [x19, #24]
  403154:	add	x1, x19, #0x18
  403158:	ldur	q3, [x25, #40]
  40315c:	add	x0, x25, #0x18
  403160:	ldur	q16, [x19, #40]
  403164:	mov	x2, #0xc0                  	// #192
  403168:	ldur	q2, [x25, #56]
  40316c:	ldur	q7, [x19, #56]
  403170:	sub	v23.2d, v22.2d, v4.2d
  403174:	sub	v30.2d, v16.2d, v3.2d
  403178:	sub	v29.2d, v7.2d, v2.2d
  40317c:	sub	v22.2d, v4.2d, v22.2d
  403180:	sub	v16.2d, v3.2d, v16.2d
  403184:	shl	v4.2d, v23.2d, #5
  403188:	shl	v3.2d, v30.2d, #5
  40318c:	sub	v7.2d, v2.2d, v7.2d
  403190:	shl	v2.2d, v29.2d, #5
  403194:	add	v22.2d, v22.2d, v4.2d
  403198:	add	v16.2d, v16.2d, v3.2d
  40319c:	ldur	q28, [x19, #72]
  4031a0:	add	v7.2d, v7.2d, v2.2d
  4031a4:	ldur	q6, [x25, #72]
  4031a8:	ldur	q27, [x19, #88]
  4031ac:	ldur	q5, [x25, #88]
  4031b0:	ldur	q26, [x19, #104]
  4031b4:	ldur	q4, [x25, #104]
  4031b8:	ldur	q25, [x19, #120]
  4031bc:	ldur	q3, [x25, #120]
  4031c0:	ldur	q24, [x19, #136]
  4031c4:	ldur	q2, [x25, #136]
  4031c8:	sub	v20.2d, v27.2d, v5.2d
  4031cc:	sub	v19.2d, v26.2d, v4.2d
  4031d0:	sub	v18.2d, v25.2d, v3.2d
  4031d4:	sub	v17.2d, v24.2d, v2.2d
  4031d8:	sub	v21.2d, v28.2d, v6.2d
  4031dc:	sub	v5.2d, v5.2d, v27.2d
  4031e0:	sub	v6.2d, v6.2d, v28.2d
  4031e4:	shl	v27.2d, v20.2d, #5
  4031e8:	sub	v4.2d, v4.2d, v26.2d
  4031ec:	sub	v3.2d, v3.2d, v25.2d
  4031f0:	shl	v26.2d, v19.2d, #5
  4031f4:	shl	v25.2d, v18.2d, #5
  4031f8:	sub	v2.2d, v2.2d, v24.2d
  4031fc:	shl	v22.2d, v22.2d, #2
  403200:	shl	v24.2d, v17.2d, #5
  403204:	shl	v16.2d, v16.2d, #2
  403208:	shl	v28.2d, v21.2d, #5
  40320c:	add	v22.2d, v22.2d, v23.2d
  403210:	shl	v7.2d, v7.2d, #2
  403214:	add	v16.2d, v16.2d, v30.2d
  403218:	add	v6.2d, v6.2d, v28.2d
  40321c:	add	v5.2d, v5.2d, v27.2d
  403220:	add	v4.2d, v4.2d, v26.2d
  403224:	add	v3.2d, v3.2d, v25.2d
  403228:	add	v2.2d, v2.2d, v24.2d
  40322c:	shl	v23.2d, v22.2d, #3
  403230:	add	v7.2d, v7.2d, v29.2d
  403234:	shl	v22.2d, v16.2d, #3
  403238:	shl	v6.2d, v6.2d, #2
  40323c:	shl	v5.2d, v5.2d, #2
  403240:	shl	v4.2d, v4.2d, #2
  403244:	shl	v3.2d, v3.2d, #2
  403248:	shl	v2.2d, v2.2d, #2
  40324c:	dup	v0.2d, v0.d[0]
  403250:	add	v5.2d, v5.2d, v20.2d
  403254:	add	v4.2d, v4.2d, v19.2d
  403258:	add	v3.2d, v3.2d, v18.2d
  40325c:	add	v2.2d, v2.2d, v17.2d
  403260:	shl	v7.2d, v7.2d, #3
  403264:	ucvtf	v16.2d, v23.2d
  403268:	ucvtf	v22.2d, v22.2d
  40326c:	add	v6.2d, v6.2d, v21.2d
  403270:	ucvtf	v7.2d, v7.2d
  403274:	fdiv	v16.2d, v16.2d, v0.2d
  403278:	shl	v5.2d, v5.2d, #3
  40327c:	shl	v6.2d, v6.2d, #3
  403280:	fdiv	v20.2d, v22.2d, v0.2d
  403284:	shl	v4.2d, v4.2d, #3
  403288:	shl	v3.2d, v3.2d, #3
  40328c:	shl	v2.2d, v2.2d, #3
  403290:	fdiv	v7.2d, v7.2d, v0.2d
  403294:	ucvtf	v6.2d, v6.2d
  403298:	ucvtf	v5.2d, v5.2d
  40329c:	ucvtf	v4.2d, v4.2d
  4032a0:	ucvtf	v3.2d, v3.2d
  4032a4:	ucvtf	v2.2d, v2.2d
  4032a8:	fdiv	v6.2d, v6.2d, v0.2d
  4032ac:	ldur	q19, [x25, #216]
  4032b0:	fdiv	v5.2d, v5.2d, v0.2d
  4032b4:	ldur	q18, [x25, #232]
  4032b8:	fdiv	v4.2d, v4.2d, v0.2d
  4032bc:	ldur	q17, [x25, #248]
  4032c0:	fdiv	v3.2d, v3.2d, v0.2d
  4032c4:	fdiv	v2.2d, v2.2d, v0.2d
  4032c8:	fsub	v16.2d, v16.2d, v19.2d
  4032cc:	fsub	v20.2d, v20.2d, v18.2d
  4032d0:	fmla	v19.2d, v16.2d, v1.d[0]
  4032d4:	fsub	v7.2d, v7.2d, v17.2d
  4032d8:	fmla	v18.2d, v20.2d, v1.d[0]
  4032dc:	fmla	v17.2d, v7.2d, v1.d[0]
  4032e0:	ldur	q21, [x19, #152]
  4032e4:	ldur	q20, [x19, #168]
  4032e8:	stur	q19, [x25, #216]
  4032ec:	stur	q18, [x25, #232]
  4032f0:	stur	q17, [x25, #248]
  4032f4:	ldur	q19, [x4, #-248]
  4032f8:	ldur	q18, [x4, #-232]
  4032fc:	ldur	q17, [x4, #-216]
  403300:	fsub	v6.2d, v6.2d, v19.2d
  403304:	fsub	v5.2d, v5.2d, v18.2d
  403308:	fsub	v4.2d, v4.2d, v17.2d
  40330c:	ldur	q16, [x4, #-200]
  403310:	ldur	q7, [x4, #-184]
  403314:	fmla	v19.2d, v6.2d, v1.d[0]
  403318:	fmla	v18.2d, v5.2d, v1.d[0]
  40331c:	fmla	v17.2d, v4.2d, v1.d[0]
  403320:	fsub	v3.2d, v3.2d, v16.2d
  403324:	fsub	v2.2d, v2.2d, v7.2d
  403328:	ldur	q5, [x25, #152]
  40332c:	fmla	v16.2d, v3.2d, v1.d[0]
  403330:	fmla	v7.2d, v2.2d, v1.d[0]
  403334:	ldur	q4, [x25, #168]
  403338:	ldur	q3, [x25, #184]
  40333c:	ldur	q2, [x25, #200]
  403340:	stur	q19, [x4, #-248]
  403344:	stur	q18, [x4, #-232]
  403348:	stur	q17, [x4, #-216]
  40334c:	sub	v17.2d, v21.2d, v5.2d
  403350:	stur	q16, [x4, #-200]
  403354:	ldur	q19, [x19, #184]
  403358:	stur	q7, [x4, #-184]
  40335c:	ldur	q18, [x19, #200]
  403360:	sub	v16.2d, v20.2d, v4.2d
  403364:	sub	v7.2d, v19.2d, v3.2d
  403368:	sub	v6.2d, v18.2d, v2.2d
  40336c:	sub	v5.2d, v5.2d, v21.2d
  403370:	shl	v21.2d, v17.2d, #5
  403374:	sub	v4.2d, v4.2d, v20.2d
  403378:	sub	v3.2d, v3.2d, v19.2d
  40337c:	shl	v20.2d, v16.2d, #5
  403380:	shl	v19.2d, v7.2d, #5
  403384:	add	v5.2d, v5.2d, v21.2d
  403388:	sub	v2.2d, v2.2d, v18.2d
  40338c:	shl	v18.2d, v6.2d, #5
  403390:	add	v4.2d, v4.2d, v20.2d
  403394:	add	v3.2d, v3.2d, v19.2d
  403398:	shl	v5.2d, v5.2d, #2
  40339c:	add	v2.2d, v2.2d, v18.2d
  4033a0:	shl	v4.2d, v4.2d, #2
  4033a4:	shl	v3.2d, v3.2d, #2
  4033a8:	add	v5.2d, v5.2d, v17.2d
  4033ac:	shl	v2.2d, v2.2d, #2
  4033b0:	add	v4.2d, v4.2d, v16.2d
  4033b4:	add	v3.2d, v3.2d, v7.2d
  4033b8:	shl	v5.2d, v5.2d, #3
  4033bc:	add	v2.2d, v2.2d, v6.2d
  4033c0:	shl	v4.2d, v4.2d, #3
  4033c4:	shl	v3.2d, v3.2d, #3
  4033c8:	ucvtf	v5.2d, v5.2d
  4033cc:	shl	v2.2d, v2.2d, #3
  4033d0:	ucvtf	v4.2d, v4.2d
  4033d4:	ucvtf	v3.2d, v3.2d
  4033d8:	fdiv	v5.2d, v5.2d, v0.2d
  4033dc:	ucvtf	v2.2d, v2.2d
  4033e0:	ldur	q17, [x4, #-168]
  4033e4:	fdiv	v3.2d, v3.2d, v0.2d
  4033e8:	ldur	q16, [x4, #-152]
  4033ec:	fdiv	v4.2d, v4.2d, v0.2d
  4033f0:	ldur	q7, [x4, #-136]
  4033f4:	fdiv	v0.2d, v2.2d, v0.2d
  4033f8:	ldur	q6, [x4, #-120]
  4033fc:	fsub	v2.2d, v5.2d, v17.2d
  403400:	fmla	v17.2d, v2.2d, v1.d[0]
  403404:	fsub	v2.2d, v3.2d, v7.2d
  403408:	fsub	v4.2d, v4.2d, v16.2d
  40340c:	stur	q17, [x4, #-168]
  403410:	fsub	v0.2d, v0.2d, v6.2d
  403414:	fmla	v16.2d, v4.2d, v1.d[0]
  403418:	fmla	v7.2d, v2.2d, v1.d[0]
  40341c:	fmla	v6.2d, v0.2d, v1.d[0]
  403420:	stur	q16, [x4, #-152]
  403424:	stur	q7, [x4, #-136]
  403428:	stur	q6, [x4, #-120]
  40342c:	bl	402090 <memmove@plt>
  403430:	b	402f48 <ferror@plt+0x838>
  403434:	dup	v0.2d, v0.d[0]
  403438:	add	x1, x19, #0x198
  40343c:	dup	v1.2d, v1.d[0]
  403440:	add	x0, x25, #0x198
  403444:	add	x2, x25, #0xd8
  403448:	mov	x4, #0x198                 	// #408
  40344c:	ldr	q2, [x25, x4]
  403450:	adrp	x3, 40d000 <ferror@plt+0xa8f0>
  403454:	ldr	q4, [x19, x4]
  403458:	add	x4, x4, #0x10
  40345c:	ldp	q5, q6, [x2]
  403460:	cmp	x4, #0x1f8
  403464:	sub	v4.4s, v4.4s, v2.4s
  403468:	ldr	q2, [x3, #1568]
  40346c:	ldp	q7, q16, [x2, #-192]
  403470:	umull2	v3.2d, v4.4s, v2.4s
  403474:	umull	v2.2d, v4.2s, v2.2s
  403478:	uaddw2	v16.2d, v16.2d, v4.4s
  40347c:	uaddw	v4.2d, v7.2d, v4.2s
  403480:	ucvtf	v3.2d, v3.2d
  403484:	ucvtf	v2.2d, v2.2d
  403488:	stp	q4, q16, [x2, #-192]
  40348c:	fdiv	v3.2d, v3.2d, v0.2d
  403490:	fdiv	v2.2d, v2.2d, v0.2d
  403494:	fsub	v3.2d, v3.2d, v6.2d
  403498:	fsub	v2.2d, v2.2d, v5.2d
  40349c:	fmla	v6.2d, v3.2d, v1.2d
  4034a0:	fmla	v5.2d, v2.2d, v1.2d
  4034a4:	stp	q5, q6, [x2]
  4034a8:	add	x2, x2, #0x20
  4034ac:	b.ne	40344c <ferror@plt+0xd3c>  // b.any
  4034b0:	b	402f40 <ferror@plt+0x830>
  4034b4:	ldur	q4, [x25, #24]
  4034b8:	add	x4, x25, #0x200
  4034bc:	ldur	q20, [x19, #24]
  4034c0:	add	x1, x19, #0x18
  4034c4:	ldur	q3, [x25, #40]
  4034c8:	add	x0, x25, #0x18
  4034cc:	ldur	q16, [x19, #40]
  4034d0:	mov	x2, #0xc0                  	// #192
  4034d4:	sub	v30.2d, v20.2d, v4.2d
  4034d8:	ldur	q2, [x25, #56]
  4034dc:	sub	v29.2d, v16.2d, v3.2d
  4034e0:	ldur	q7, [x19, #56]
  4034e4:	sub	v20.2d, v4.2d, v20.2d
  4034e8:	sub	v16.2d, v3.2d, v16.2d
  4034ec:	sub	v28.2d, v7.2d, v2.2d
  4034f0:	shl	v4.2d, v30.2d, #5
  4034f4:	shl	v3.2d, v29.2d, #5
  4034f8:	sub	v7.2d, v2.2d, v7.2d
  4034fc:	shl	v2.2d, v28.2d, #5
  403500:	add	v20.2d, v20.2d, v4.2d
  403504:	add	v16.2d, v16.2d, v3.2d
  403508:	dup	v0.2d, v0.d[0]
  40350c:	add	v7.2d, v7.2d, v2.2d
  403510:	shl	v20.2d, v20.2d, #2
  403514:	shl	v16.2d, v16.2d, #2
  403518:	ldur	q6, [x25, #72]
  40351c:	shl	v7.2d, v7.2d, #2
  403520:	add	v20.2d, v20.2d, v30.2d
  403524:	add	v16.2d, v16.2d, v29.2d
  403528:	ldur	q23, [x19, #72]
  40352c:	add	v7.2d, v7.2d, v28.2d
  403530:	shl	v20.2d, v20.2d, #3
  403534:	shl	v16.2d, v16.2d, #3
  403538:	ldur	q27, [x19, #88]
  40353c:	shl	v7.2d, v7.2d, #3
  403540:	ucvtf	v20.2d, v20.2d
  403544:	ucvtf	v16.2d, v16.2d
  403548:	ldur	q5, [x25, #88]
  40354c:	fdiv	v20.2d, v20.2d, v0.2d
  403550:	ucvtf	v7.2d, v7.2d
  403554:	ldur	q26, [x19, #104]
  403558:	fdiv	v16.2d, v16.2d, v0.2d
  40355c:	ldur	q4, [x25, #104]
  403560:	ldur	q25, [x19, #120]
  403564:	ldur	q3, [x25, #120]
  403568:	ldur	q24, [x19, #136]
  40356c:	ldur	q2, [x25, #136]
  403570:	fdiv	v7.2d, v7.2d, v0.2d
  403574:	sub	v19.2d, v26.2d, v4.2d
  403578:	sub	v18.2d, v25.2d, v3.2d
  40357c:	sub	v17.2d, v24.2d, v2.2d
  403580:	sub	v22.2d, v23.2d, v6.2d
  403584:	sub	v21.2d, v27.2d, v5.2d
  403588:	sub	v23.2d, v6.2d, v23.2d
  40358c:	sub	v5.2d, v5.2d, v27.2d
  403590:	sub	v4.2d, v4.2d, v26.2d
  403594:	sub	v3.2d, v3.2d, v25.2d
  403598:	shl	v26.2d, v19.2d, #5
  40359c:	shl	v25.2d, v18.2d, #5
  4035a0:	sub	v2.2d, v2.2d, v24.2d
  4035a4:	shl	v6.2d, v22.2d, #5
  4035a8:	shl	v24.2d, v17.2d, #5
  4035ac:	shl	v27.2d, v21.2d, #5
  4035b0:	add	v4.2d, v4.2d, v26.2d
  4035b4:	add	v6.2d, v6.2d, v23.2d
  4035b8:	add	v3.2d, v3.2d, v25.2d
  4035bc:	add	v5.2d, v5.2d, v27.2d
  4035c0:	add	v2.2d, v2.2d, v24.2d
  4035c4:	shl	v6.2d, v6.2d, #2
  4035c8:	shl	v4.2d, v4.2d, #2
  4035cc:	shl	v5.2d, v5.2d, #2
  4035d0:	shl	v3.2d, v3.2d, #2
  4035d4:	shl	v2.2d, v2.2d, #2
  4035d8:	add	v4.2d, v4.2d, v19.2d
  4035dc:	add	v6.2d, v6.2d, v22.2d
  4035e0:	add	v3.2d, v3.2d, v18.2d
  4035e4:	add	v2.2d, v2.2d, v17.2d
  4035e8:	add	v5.2d, v5.2d, v21.2d
  4035ec:	shl	v6.2d, v6.2d, #3
  4035f0:	shl	v4.2d, v4.2d, #3
  4035f4:	shl	v3.2d, v3.2d, #3
  4035f8:	shl	v5.2d, v5.2d, #3
  4035fc:	shl	v2.2d, v2.2d, #3
  403600:	ldur	q19, [x25, #216]
  403604:	ldur	q18, [x25, #232]
  403608:	ucvtf	v6.2d, v6.2d
  40360c:	ucvtf	v5.2d, v5.2d
  403610:	ucvtf	v4.2d, v4.2d
  403614:	ucvtf	v3.2d, v3.2d
  403618:	ucvtf	v2.2d, v2.2d
  40361c:	fsub	v20.2d, v20.2d, v19.2d
  403620:	fsub	v16.2d, v16.2d, v18.2d
  403624:	ldur	q17, [x25, #248]
  403628:	fdiv	v6.2d, v6.2d, v0.2d
  40362c:	fmla	v19.2d, v20.2d, v1.d[0]
  403630:	fsub	v7.2d, v7.2d, v17.2d
  403634:	fdiv	v5.2d, v5.2d, v0.2d
  403638:	fmla	v18.2d, v16.2d, v1.d[0]
  40363c:	fdiv	v4.2d, v4.2d, v0.2d
  403640:	fdiv	v3.2d, v3.2d, v0.2d
  403644:	fdiv	v2.2d, v2.2d, v0.2d
  403648:	b	4032dc <ferror@plt+0xbcc>
  40364c:	dup	v0.2d, v0.d[0]
  403650:	add	x1, x19, #0x198
  403654:	dup	v1.2d, v1.d[0]
  403658:	add	x0, x25, #0x198
  40365c:	add	x2, x25, #0x18
  403660:	mov	x4, #0x198                 	// #408
  403664:	ldr	q2, [x25, x4]
  403668:	adrp	x3, 40d000 <ferror@plt+0xa8f0>
  40366c:	ldr	q4, [x19, x4]
  403670:	add	x4, x4, #0x10
  403674:	ldp	q5, q6, [x2, #192]
  403678:	cmp	x4, #0x1f8
  40367c:	sub	v4.4s, v4.4s, v2.4s
  403680:	ldr	q2, [x3, #1568]
  403684:	ldp	q7, q16, [x2]
  403688:	umull2	v3.2d, v4.4s, v2.4s
  40368c:	umull	v2.2d, v4.2s, v2.2s
  403690:	uaddw2	v16.2d, v16.2d, v4.4s
  403694:	uaddw	v4.2d, v7.2d, v4.2s
  403698:	ucvtf	v3.2d, v3.2d
  40369c:	ucvtf	v2.2d, v2.2d
  4036a0:	stp	q4, q16, [x2]
  4036a4:	fdiv	v3.2d, v3.2d, v0.2d
  4036a8:	fdiv	v2.2d, v2.2d, v0.2d
  4036ac:	fsub	v3.2d, v3.2d, v6.2d
  4036b0:	fsub	v2.2d, v2.2d, v5.2d
  4036b4:	fmla	v6.2d, v3.2d, v1.2d
  4036b8:	fmla	v5.2d, v2.2d, v1.2d
  4036bc:	stp	q5, q6, [x2, #192]
  4036c0:	add	x2, x2, #0x20
  4036c4:	b.ne	403664 <ferror@plt+0xf54>  // b.any
  4036c8:	b	402f40 <ferror@plt+0x830>
  4036cc:	dup	v3.2d, v0.d[0]
  4036d0:	add	x0, x25, #0x18
  4036d4:	add	x1, x19, #0x18
  4036d8:	add	x4, x25, #0xc0
  4036dc:	mov	x2, #0x18                  	// #24
  4036e0:	ldr	q2, [x19, x2]
  4036e4:	ldr	q0, [x25, x2]
  4036e8:	sub	v1.2d, v2.2d, v0.2d
  4036ec:	sub	v0.2d, v0.2d, v2.2d
  4036f0:	shl	v2.2d, v1.2d, #5
  4036f4:	add	v0.2d, v0.2d, v2.2d
  4036f8:	shl	v0.2d, v0.2d, #2
  4036fc:	add	v0.2d, v0.2d, v1.2d
  403700:	shl	v0.2d, v0.2d, #3
  403704:	ucvtf	v0.2d, v0.2d
  403708:	fdiv	v0.2d, v0.2d, v3.2d
  40370c:	str	q0, [x4, x2]
  403710:	add	x2, x2, #0x10
  403714:	cmp	x2, #0xd8
  403718:	b.ne	4036e0 <ferror@plt+0xfd0>  // b.any
  40371c:	b	40313c <ferror@plt+0xa2c>
  403720:	dup	v0.2d, v0.d[0]
  403724:	add	x1, x19, #0x198
  403728:	add	x0, x25, #0x198
  40372c:	add	x2, x25, #0x18
  403730:	mov	x4, #0x198                 	// #408
  403734:	ldr	q2, [x25, x4]
  403738:	adrp	x3, 40d000 <ferror@plt+0xa8f0>
  40373c:	ldr	q1, [x19, x4]
  403740:	add	x4, x4, #0x10
  403744:	ldp	q4, q5, [x2]
  403748:	cmp	x4, #0x1f8
  40374c:	sub	v1.4s, v1.4s, v2.4s
  403750:	ldr	q2, [x3, #1568]
  403754:	uaddw2	v5.2d, v5.2d, v1.4s
  403758:	umull	v3.2d, v1.2s, v2.2s
  40375c:	umull2	v2.2d, v1.4s, v2.4s
  403760:	uaddw	v4.2d, v4.2d, v1.2s
  403764:	ucvtf	v3.2d, v3.2d
  403768:	ucvtf	v1.2d, v2.2d
  40376c:	stp	q4, q5, [x2]
  403770:	fdiv	v2.2d, v3.2d, v0.2d
  403774:	fdiv	v1.2d, v1.2d, v0.2d
  403778:	stp	q2, q1, [x2, #192]
  40377c:	add	x2, x2, #0x20
  403780:	b.ne	403734 <ferror@plt+0x1024>  // b.any
  403784:	b	402f40 <ferror@plt+0x830>
  403788:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  40378c:	mov	w0, w26
  403790:	add	x1, x1, #0x228
  403794:	bl	4022f0 <fdopen@plt>
  403798:	cbz	x0, 402d2c <ferror@plt+0x61c>
  40379c:	mov	w1, #0x0                   	// #0
  4037a0:	bl	404dd0 <ferror@plt+0x26c0>
  4037a4:	b	402d2c <ferror@plt+0x61c>
  4037a8:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  4037ac:	add	x0, x0, #0x278
  4037b0:	bl	4020e0 <perror@plt>
  4037b4:	mov	w0, #0xffffffff            	// #-1
  4037b8:	bl	4020d0 <exit@plt>
  4037bc:	mov	x23, x25
  4037c0:	ldr	w0, [x22, #3632]
  4037c4:	add	x27, x22, #0xe30
  4037c8:	cbz	w0, 40380c <ferror@plt+0x10fc>
  4037cc:	mov	x25, #0x0                   	// #0
  4037d0:	ldr	x28, [x24, #8]
  4037d4:	b	4037f4 <ferror@plt+0x10e4>
  4037d8:	ldr	x0, [x21, #3776]
  4037dc:	mov	x1, x28
  4037e0:	mov	w2, #0x0                   	// #0
  4037e4:	ldr	x0, [x0, x25, lsl #3]
  4037e8:	add	x25, x25, #0x1
  4037ec:	bl	402520 <fnmatch@plt>
  4037f0:	cbz	w0, 40380c <ferror@plt+0x10fc>
  4037f4:	ldr	w0, [x27]
  4037f8:	cmp	w0, w25
  4037fc:	b.gt	4037d8 <ferror@plt+0x10c8>
  403800:	mov	x25, x23
  403804:	ldr	x24, [x24]
  403808:	b	402bf0 <ferror@plt+0x4e0>
  40380c:	ldr	x27, [sp, #136]
  403810:	cbz	x27, 403a3c <ferror@plt+0x132c>
  403814:	ldr	x0, [sp, #112]
  403818:	mov	w25, #0x14                  	// #20
  40381c:	ldr	x1, [x24, #8]
  403820:	add	x28, x24, #0x10
  403824:	ldr	w2, [x0]
  403828:	mov	x0, x27
  40382c:	cmp	w2, #0x0
  403830:	mov	w2, #0xa                   	// #10
  403834:	csel	w2, w25, w2, ne  // ne = any
  403838:	str	w2, [sp, #96]
  40383c:	mov	x25, #0x1                   	// #1
  403840:	bl	408dc0 <ferror@plt+0x66b0>
  403844:	mov	x0, x27
  403848:	bl	408f40 <ferror@plt+0x6830>
  40384c:	ldr	x1, [sp, #120]
  403850:	b	403864 <ferror@plt+0x1154>
  403854:	add	x25, x25, #0x1
  403858:	add	x1, x19, x25, lsl #3
  40385c:	ldur	x1, [x1, #-8]
  403860:	cbz	x1, 40387c <ferror@plt+0x116c>
  403864:	ldr	x2, [x28, x25, lsl #3]
  403868:	mov	x0, x27
  40386c:	bl	4092e8 <ferror@plt+0x6bd8>
  403870:	ldr	w0, [sp, #96]
  403874:	cmp	w0, w25
  403878:	b.gt	403854 <ferror@plt+0x1144>
  40387c:	mov	x0, x27
  403880:	bl	408f98 <ferror@plt+0x6888>
  403884:	b	403800 <ferror@plt+0x10f0>
  403888:	add	x2, x0, #0x18
  40388c:	add	x3, sp, #0x180
  403890:	add	x0, x0, #0xd8
  403894:	ldr	x4, [x2], #8
  403898:	ldr	x1, [x3]
  40389c:	cmp	x0, x2
  4038a0:	sub	x1, x1, x4
  4038a4:	str	x1, [x3], #8
  4038a8:	b.ne	403894 <ferror@plt+0x1184>  // b.any
  4038ac:	b	4037c0 <ferror@plt+0x10b0>
  4038b0:	mov	x0, x26
  4038b4:	bl	4021e0 <fileno@plt>
  4038b8:	add	x2, sp, #0x180
  4038bc:	mov	w1, w0
  4038c0:	mov	w0, #0x0                   	// #0
  4038c4:	bl	4024b0 <__fxstat64@plt>
  4038c8:	cbnz	w0, 403cb4 <ferror@plt+0x15a4>
  4038cc:	ldr	w0, [sp, #404]
  4038d0:	cmp	w0, #0x1
  4038d4:	b.eq	403c78 <ferror@plt+0x1568>  // b.none
  4038d8:	adrp	x3, 422000 <ferror@plt+0x1f8f0>
  4038dc:	mov	x2, #0x4f                  	// #79
  4038e0:	mov	x1, #0x1                   	// #1
  4038e4:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  4038e8:	ldr	x3, [x3, #880]
  4038ec:	add	x0, x0, #0x300
  4038f0:	bl	402510 <fwrite@plt>
  4038f4:	mov	w0, #0xffffffff            	// #-1
  4038f8:	bl	4020d0 <exit@plt>
  4038fc:	bl	402180 <getuid@plt>
  403900:	add	x23, sp, #0x100
  403904:	mov	w4, w0
  403908:	adrp	x3, 40d000 <ferror@plt+0xa8f0>
  40390c:	mov	x0, x23
  403910:	add	x3, x3, #0x248
  403914:	adrp	x2, 40d000 <ferror@plt+0xa8f0>
  403918:	mov	x1, #0x80                  	// #128
  40391c:	add	x2, x2, #0x250
  403920:	bl	4021d0 <snprintf@plt>
  403924:	b	402b14 <ferror@plt+0x404>
  403928:	add	x0, sp, #0x93
  40392c:	bl	4020c0 <strlen@plt>
  403930:	add	x1, sp, #0x90
  403934:	add	w2, w0, #0x3
  403938:	mov	w0, w23
  40393c:	bl	4024d0 <connect@plt>
  403940:	cbz	w0, 40396c <ferror@plt+0x125c>
  403944:	mov	x3, #0x6669                	// #26217
  403948:	add	x1, sp, #0x90
  40394c:	movk	x3, #0x7473, lsl #16
  403950:	mov	w0, w23
  403954:	movk	x3, #0x7461, lsl #32
  403958:	mov	w2, #0xa                   	// #10
  40395c:	movk	x3, #0x30, lsl #48
  403960:	stur	x3, [sp, #147]
  403964:	bl	4024d0 <connect@plt>
  403968:	cbnz	w0, 4039f4 <ferror@plt+0x12e4>
  40396c:	mov	w5, #0xc                   	// #12
  403970:	add	x4, sp, #0x88
  403974:	add	x3, sp, #0x180
  403978:	mov	w0, w23
  40397c:	mov	w2, #0x11                  	// #17
  403980:	mov	w1, #0x1                   	// #1
  403984:	str	w5, [sp, #136]
  403988:	bl	402560 <getsockopt@plt>
  40398c:	cbnz	w0, 4039f4 <ferror@plt+0x12e4>
  403990:	ldr	w0, [sp, #136]
  403994:	cmp	w0, #0xb
  403998:	b.ls	4039f4 <ferror@plt+0x12e4>  // b.plast
  40399c:	ldr	w25, [sp, #388]
  4039a0:	bl	402180 <getuid@plt>
  4039a4:	cmp	w25, w0
  4039a8:	b.eq	4039b4 <ferror@plt+0x12a4>  // b.none
  4039ac:	ldr	w0, [sp, #388]
  4039b0:	cbnz	w0, 4039f4 <ferror@plt+0x12e4>
  4039b4:	mov	w0, w23
  4039b8:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  4039bc:	add	x1, x1, #0x350
  4039c0:	bl	4022f0 <fdopen@plt>
  4039c4:	mov	x25, x0
  4039c8:	cbz	x0, 403cc8 <ferror@plt+0x15b8>
  4039cc:	adrp	x23, 426000 <stdout@@GLIBC_2.17+0x3c78>
  4039d0:	bl	4044c8 <ferror@plt+0x1db8>
  4039d4:	ldr	x0, [x23, #3616]
  4039d8:	cbz	x0, 4039e8 <ferror@plt+0x12d8>
  4039dc:	adrp	x0, 426000 <stdout@@GLIBC_2.17+0x3c78>
  4039e0:	ldr	w0, [x0, #3604]
  4039e4:	cbnz	w0, 403da8 <ferror@plt+0x1698>
  4039e8:	mov	x0, x25
  4039ec:	bl	402220 <fclose@plt>
  4039f0:	b	402b90 <ferror@plt+0x480>
  4039f4:	mov	w0, w23
  4039f8:	bl	4023b0 <close@plt>
  4039fc:	b	402b54 <ferror@plt+0x444>
  403a00:	mov	x0, x26
  403a04:	bl	4021e0 <fileno@plt>
  403a08:	mov	x1, #0x0                   	// #0
  403a0c:	bl	402210 <ftruncate64@plt>
  403a10:	cbnz	w0, 403bac <ferror@plt+0x149c>
  403a14:	mov	x0, x26
  403a18:	bl	402370 <rewind@plt>
  403a1c:	adrp	x2, 426000 <stdout@@GLIBC_2.17+0x3c78>
  403a20:	mov	w1, #0x1                   	// #1
  403a24:	mov	x0, x26
  403a28:	str	wzr, [x2, #3612]
  403a2c:	bl	404dd0 <ferror@plt+0x26c0>
  403a30:	mov	x0, x26
  403a34:	bl	402220 <fclose@plt>
  403a38:	b	402d2c <ferror@plt+0x61c>
  403a3c:	ldr	x0, [sp, #104]
  403a40:	add	x2, sp, #0x180
  403a44:	mov	x1, x24
  403a48:	bl	404b38 <ferror@plt+0x2428>
  403a4c:	b	403800 <ferror@plt+0x10f0>
  403a50:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  403a54:	add	x0, x0, #0x2a0
  403a58:	bl	4020e0 <perror@plt>
  403a5c:	mov	w0, #0xffffffff            	// #-1
  403a60:	bl	4020d0 <exit@plt>
  403a64:	cbnz	w0, 403c08 <ferror@plt+0x14f8>
  403a68:	str	xzr, [sp, #384]
  403a6c:	ldr	x0, [sp, #104]
  403a70:	bl	403ee0 <ferror@plt+0x17d0>
  403a74:	adrp	x1, 426000 <stdout@@GLIBC_2.17+0x3c78>
  403a78:	add	x22, x22, #0xe30
  403a7c:	adrp	x28, 426000 <stdout@@GLIBC_2.17+0x3c78>
  403a80:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  403a84:	ldr	x24, [x1, #3584]
  403a88:	add	x0, x0, #0xde0
  403a8c:	add	x1, x28, #0xe10
  403a90:	str	x1, [sp, #96]
  403a94:	str	x0, [sp, #112]
  403a98:	cbz	x24, 403b70 <ferror@plt+0x1460>
  403a9c:	ldr	w0, [x22]
  403aa0:	cbz	w0, 403ae0 <ferror@plt+0x13d0>
  403aa4:	mov	x23, #0x0                   	// #0
  403aa8:	ldr	x25, [x24, #8]
  403aac:	b	403acc <ferror@plt+0x13bc>
  403ab0:	ldr	x0, [x21, #3776]
  403ab4:	mov	x1, x25
  403ab8:	mov	w2, #0x0                   	// #0
  403abc:	ldr	x0, [x0, x23, lsl #3]
  403ac0:	add	x23, x23, #0x1
  403ac4:	bl	402520 <fnmatch@plt>
  403ac8:	cbz	w0, 403ae0 <ferror@plt+0x13d0>
  403acc:	ldr	w0, [x22]
  403ad0:	cmp	w0, w23
  403ad4:	b.gt	403ab0 <ferror@plt+0x13a0>
  403ad8:	ldr	x24, [x24]
  403adc:	b	403a98 <ferror@plt+0x1388>
  403ae0:	ldr	x27, [sp, #384]
  403ae4:	add	x2, x24, #0x18
  403ae8:	cbz	x27, 403b5c <ferror@plt+0x144c>
  403aec:	ldr	x0, [sp, #96]
  403af0:	mov	w23, #0x14                  	// #20
  403af4:	ldr	x1, [x24, #8]
  403af8:	add	x25, x24, #0x10
  403afc:	ldr	w2, [x0]
  403b00:	mov	x0, x27
  403b04:	mov	x28, #0x1                   	// #1
  403b08:	cmp	w2, #0x0
  403b0c:	mov	w2, #0xa                   	// #10
  403b10:	csel	w23, w23, w2, ne  // ne = any
  403b14:	bl	408dc0 <ferror@plt+0x66b0>
  403b18:	mov	x0, x27
  403b1c:	bl	408f40 <ferror@plt+0x6830>
  403b20:	ldr	x1, [sp, #112]
  403b24:	b	403b38 <ferror@plt+0x1428>
  403b28:	add	x28, x28, #0x1
  403b2c:	add	x1, x19, x28, lsl #3
  403b30:	ldur	x1, [x1, #-8]
  403b34:	cbz	x1, 403b4c <ferror@plt+0x143c>
  403b38:	ldr	x2, [x25, x28, lsl #3]
  403b3c:	mov	x0, x27
  403b40:	bl	4092e8 <ferror@plt+0x6bd8>
  403b44:	cmp	w23, w28
  403b48:	b.gt	403b28 <ferror@plt+0x1418>
  403b4c:	mov	x0, x27
  403b50:	bl	408f98 <ferror@plt+0x6888>
  403b54:	ldr	x24, [x24]
  403b58:	b	403a98 <ferror@plt+0x1388>
  403b5c:	ldr	x0, [sp, #104]
  403b60:	mov	x1, x24
  403b64:	bl	404b38 <ferror@plt+0x2428>
  403b68:	ldr	x24, [x24]
  403b6c:	b	403a98 <ferror@plt+0x1388>
  403b70:	ldr	x0, [sp, #384]
  403b74:	cbz	x0, 402d24 <ferror@plt+0x614>
  403b78:	bl	408f98 <ferror@plt+0x6888>
  403b7c:	ldr	x0, [sp, #384]
  403b80:	bl	408f98 <ferror@plt+0x6888>
  403b84:	add	x0, sp, #0x180
  403b88:	bl	408d48 <ferror@plt+0x6638>
  403b8c:	b	402d24 <ferror@plt+0x614>
  403b90:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  403b94:	add	x0, x0, #0x3f8
  403b98:	ldr	w1, [x0]
  403b9c:	ldur	w0, [x0, #3]
  403ba0:	str	w1, [x25]
  403ba4:	stur	w0, [x25, #3]
  403ba8:	b	402b90 <ferror@plt+0x480>
  403bac:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  403bb0:	add	x0, x0, #0x398
  403bb4:	bl	4020e0 <perror@plt>
  403bb8:	b	403a14 <ferror@plt+0x1304>
  403bbc:	ldr	x0, [sp, #104]
  403bc0:	bl	408d10 <ferror@plt+0x6600>
  403bc4:	str	x0, [sp, #136]
  403bc8:	ldr	x25, [x23, #3616]
  403bcc:	cbz	x0, 402bcc <ferror@plt+0x4bc>
  403bd0:	bl	408f40 <ferror@plt+0x6830>
  403bd4:	adrp	x1, 426000 <stdout@@GLIBC_2.17+0x3c78>
  403bd8:	ldr	x0, [sp, #136]
  403bdc:	ldr	w1, [x1, #3804]
  403be0:	cmp	w1, #0x0
  403be4:	cset	w1, ne  // ne = any
  403be8:	bl	408db8 <ferror@plt+0x66a8>
  403bec:	ldr	x0, [sp, #136]
  403bf0:	adrp	x1, 426000 <stdout@@GLIBC_2.17+0x3c78>
  403bf4:	add	x1, x1, #0xe38
  403bf8:	bl	408dc0 <ferror@plt+0x66b0>
  403bfc:	ldr	x0, [sp, #136]
  403c00:	bl	408f40 <ferror@plt+0x6830>
  403c04:	b	402bd4 <ferror@plt+0x4c4>
  403c08:	ldr	x0, [sp, #104]
  403c0c:	bl	408d10 <ferror@plt+0x6600>
  403c10:	str	x0, [sp, #384]
  403c14:	cbz	x0, 403a6c <ferror@plt+0x135c>
  403c18:	bl	408f40 <ferror@plt+0x6830>
  403c1c:	adrp	x1, 426000 <stdout@@GLIBC_2.17+0x3c78>
  403c20:	ldr	x0, [sp, #384]
  403c24:	ldr	w1, [x1, #3804]
  403c28:	cmp	w1, #0x0
  403c2c:	cset	w1, ne  // ne = any
  403c30:	bl	408db8 <ferror@plt+0x66a8>
  403c34:	ldr	x0, [sp, #384]
  403c38:	adrp	x1, 426000 <stdout@@GLIBC_2.17+0x3c78>
  403c3c:	add	x1, x1, #0xe38
  403c40:	bl	408dc0 <ferror@plt+0x66b0>
  403c44:	ldr	x0, [sp, #384]
  403c48:	bl	408f40 <ferror@plt+0x6830>
  403c4c:	b	403a74 <ferror@plt+0x1364>
  403c50:	adrp	x1, 422000 <ferror@plt+0x1f8f0>
  403c54:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  403c58:	mov	x2, #0x27                  	// #39
  403c5c:	add	x0, x0, #0x3d0
  403c60:	ldr	x3, [x1, #880]
  403c64:	mov	x1, #0x1                   	// #1
  403c68:	bl	402510 <fwrite@plt>
  403c6c:	str	xzr, [x27, #3616]
  403c70:	strb	wzr, [x23, #3640]
  403c74:	b	402b84 <ferror@plt+0x474>
  403c78:	ldr	w20, [sp, #408]
  403c7c:	bl	402180 <getuid@plt>
  403c80:	cmp	w20, w0
  403c84:	b.ne	4038d8 <ferror@plt+0x11c8>  // b.any
  403c88:	ldr	w0, [x24, #3784]
  403c8c:	cbz	w0, 403cfc <ferror@plt+0x15ec>
  403c90:	mov	x0, x26
  403c94:	bl	4044c8 <ferror@plt+0x1db8>
  403c98:	adrp	x0, 426000 <stdout@@GLIBC_2.17+0x3c78>
  403c9c:	adrp	x1, 426000 <stdout@@GLIBC_2.17+0x3c78>
  403ca0:	adrp	x20, 426000 <stdout@@GLIBC_2.17+0x3c78>
  403ca4:	ldr	x2, [x0, #3584]
  403ca8:	str	x2, [x1, #3616]
  403cac:	str	xzr, [x0, #3584]
  403cb0:	b	402b3c <ferror@plt+0x42c>
  403cb4:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  403cb8:	add	x0, x0, #0x2e0
  403cbc:	bl	4020e0 <perror@plt>
  403cc0:	mov	w0, #0xffffffff            	// #-1
  403cc4:	bl	4020d0 <exit@plt>
  403cc8:	adrp	x0, 422000 <ferror@plt+0x1f8f0>
  403ccc:	ldr	x25, [x0, #880]
  403cd0:	bl	402660 <__errno_location@plt>
  403cd4:	ldr	w0, [x0]
  403cd8:	bl	4023a0 <strerror@plt>
  403cdc:	mov	x2, x0
  403ce0:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  403ce4:	add	x1, x1, #0x3b0
  403ce8:	mov	x0, x25
  403cec:	bl	4026d0 <fprintf@plt>
  403cf0:	mov	w0, w23
  403cf4:	bl	4023b0 <close@plt>
  403cf8:	b	402b90 <ferror@plt+0x480>
  403cfc:	mov	x23, #0xffffffffffffffff    	// #-1
  403d00:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  403d04:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  403d08:	add	x1, x1, #0x350
  403d0c:	add	x0, x0, #0x358
  403d10:	str	x23, [sp, #136]
  403d14:	bl	402550 <fopen64@plt>
  403d18:	mov	x20, x0
  403d1c:	cbz	x0, 403d44 <ferror@plt+0x1634>
  403d20:	add	x2, sp, #0x88
  403d24:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  403d28:	add	x1, x1, #0x368
  403d2c:	bl	402280 <__isoc99_fscanf@plt>
  403d30:	cmp	w0, #0x1
  403d34:	b.eq	403d3c <ferror@plt+0x162c>  // b.none
  403d38:	str	x23, [sp, #136]
  403d3c:	mov	x0, x20
  403d40:	bl	402220 <fclose@plt>
  403d44:	ldr	x0, [sp, #136]
  403d48:	tbnz	x0, #63, 403c90 <ferror@plt+0x1580>
  403d4c:	mov	x0, #0x0                   	// #0
  403d50:	bl	402240 <time@plt>
  403d54:	ldr	x2, [sp, #136]
  403d58:	ldr	x1, [sp, #472]
  403d5c:	add	x1, x1, x2
  403d60:	cmp	x0, x1
  403d64:	b.lt	403c90 <ferror@plt+0x1580>  // b.tstop
  403d68:	adrp	x3, 422000 <ferror@plt+0x1f8f0>
  403d6c:	mov	x1, #0x1                   	// #1
  403d70:	mov	x2, #0x27                  	// #39
  403d74:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  403d78:	ldr	x3, [x3, #880]
  403d7c:	add	x0, x0, #0x370
  403d80:	bl	402510 <fwrite@plt>
  403d84:	mov	x0, x26
  403d88:	bl	4021e0 <fileno@plt>
  403d8c:	mov	x1, #0x0                   	// #0
  403d90:	bl	402210 <ftruncate64@plt>
  403d94:	cbz	w0, 403c90 <ferror@plt+0x1580>
  403d98:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  403d9c:	add	x0, x0, #0x398
  403da0:	bl	4020e0 <perror@plt>
  403da4:	b	403c90 <ferror@plt+0x1580>
  403da8:	adrp	x1, 422000 <ferror@plt+0x1f8f0>
  403dac:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  403db0:	mov	x2, #0x27                  	// #39
  403db4:	add	x0, x0, #0x3d0
  403db8:	ldr	x3, [x1, #880]
  403dbc:	mov	x1, #0x1                   	// #1
  403dc0:	bl	402510 <fwrite@plt>
  403dc4:	str	xzr, [x23, #3616]
  403dc8:	b	4039e8 <ferror@plt+0x12d8>
  403dcc:	mov	x29, #0x0                   	// #0
  403dd0:	mov	x30, #0x0                   	// #0
  403dd4:	mov	x5, x0
  403dd8:	ldr	x1, [sp]
  403ddc:	add	x2, sp, #0x8
  403de0:	mov	x6, sp
  403de4:	movz	x0, #0x0, lsl #48
  403de8:	movk	x0, #0x0, lsl #32
  403dec:	movk	x0, #0x40, lsl #16
  403df0:	movk	x0, #0x2720
  403df4:	movz	x3, #0x0, lsl #48
  403df8:	movk	x3, #0x0, lsl #32
  403dfc:	movk	x3, #0x40, lsl #16
  403e00:	movk	x3, #0xcbb0
  403e04:	movz	x4, #0x0, lsl #48
  403e08:	movk	x4, #0x0, lsl #32
  403e0c:	movk	x4, #0x40, lsl #16
  403e10:	movk	x4, #0xcc30
  403e14:	bl	4022a0 <__libc_start_main@plt>
  403e18:	bl	4023f0 <abort@plt>
  403e1c:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  403e20:	ldr	x0, [x0, #4040]
  403e24:	cbz	x0, 403e2c <ferror@plt+0x171c>
  403e28:	b	4023e0 <__gmon_start__@plt>
  403e2c:	ret
  403e30:	adrp	x0, 422000 <ferror@plt+0x1f8f0>
  403e34:	add	x0, x0, #0x370
  403e38:	adrp	x1, 422000 <ferror@plt+0x1f8f0>
  403e3c:	add	x1, x1, #0x370
  403e40:	cmp	x1, x0
  403e44:	b.eq	403e5c <ferror@plt+0x174c>  // b.none
  403e48:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  403e4c:	ldr	x1, [x1, #3160]
  403e50:	cbz	x1, 403e5c <ferror@plt+0x174c>
  403e54:	mov	x16, x1
  403e58:	br	x16
  403e5c:	ret
  403e60:	adrp	x0, 422000 <ferror@plt+0x1f8f0>
  403e64:	add	x0, x0, #0x370
  403e68:	adrp	x1, 422000 <ferror@plt+0x1f8f0>
  403e6c:	add	x1, x1, #0x370
  403e70:	sub	x1, x1, x0
  403e74:	lsr	x2, x1, #63
  403e78:	add	x1, x2, x1, asr #3
  403e7c:	cmp	xzr, x1, asr #1
  403e80:	asr	x1, x1, #1
  403e84:	b.eq	403e9c <ferror@plt+0x178c>  // b.none
  403e88:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  403e8c:	ldr	x2, [x2, #3168]
  403e90:	cbz	x2, 403e9c <ferror@plt+0x178c>
  403e94:	mov	x16, x2
  403e98:	br	x16
  403e9c:	ret
  403ea0:	stp	x29, x30, [sp, #-32]!
  403ea4:	mov	x29, sp
  403ea8:	str	x19, [sp, #16]
  403eac:	adrp	x19, 422000 <ferror@plt+0x1f8f0>
  403eb0:	ldrb	w0, [x19, #912]
  403eb4:	cbnz	w0, 403ec4 <ferror@plt+0x17b4>
  403eb8:	bl	403e30 <ferror@plt+0x1720>
  403ebc:	mov	w0, #0x1                   	// #1
  403ec0:	strb	w0, [x19, #912]
  403ec4:	ldr	x19, [sp, #16]
  403ec8:	ldp	x29, x30, [sp], #32
  403ecc:	ret
  403ed0:	b	403e60 <ferror@plt+0x1750>
  403ed4:	nop
  403ed8:	ret
  403edc:	nop
  403ee0:	stp	x29, x30, [sp, #-64]!
  403ee4:	adrp	x2, 426000 <stdout@@GLIBC_2.17+0x3c78>
  403ee8:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  403eec:	mov	x29, sp
  403ef0:	add	x2, x2, #0xe38
  403ef4:	add	x1, x1, #0xc68
  403ef8:	stp	x19, x20, [sp, #16]
  403efc:	mov	x19, x0
  403f00:	adrp	x20, 40c000 <ferror@plt+0x98f0>
  403f04:	stp	x21, x22, [sp, #32]
  403f08:	add	x20, x20, #0xc88
  403f0c:	adrp	x21, 40c000 <ferror@plt+0x98f0>
  403f10:	stp	x23, x24, [sp, #48]
  403f14:	bl	4026d0 <fprintf@plt>
  403f18:	adrp	x24, 40c000 <ferror@plt+0x98f0>
  403f1c:	add	x24, x24, #0xc80
  403f20:	add	x21, x21, #0xc98
  403f24:	mov	x1, x24
  403f28:	mov	x0, x19
  403f2c:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  403f30:	add	x2, x2, #0xc70
  403f34:	bl	4026d0 <fprintf@plt>
  403f38:	adrp	x22, 40c000 <ferror@plt+0x98f0>
  403f3c:	mov	x3, x20
  403f40:	mov	x1, x21
  403f44:	mov	x0, x19
  403f48:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  403f4c:	add	x2, x2, #0xc90
  403f50:	bl	4026d0 <fprintf@plt>
  403f54:	mov	x3, x20
  403f58:	mov	x1, x21
  403f5c:	mov	x0, x19
  403f60:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  403f64:	add	x2, x2, #0xca8
  403f68:	bl	4026d0 <fprintf@plt>
  403f6c:	mov	x3, x20
  403f70:	mov	x1, x21
  403f74:	mov	x0, x19
  403f78:	add	x22, x22, #0xcc0
  403f7c:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  403f80:	add	x2, x2, #0xcb0
  403f84:	bl	4026d0 <fprintf@plt>
  403f88:	mov	x3, x20
  403f8c:	mov	x0, x19
  403f90:	mov	x1, x22
  403f94:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  403f98:	add	x2, x2, #0xcb8
  403f9c:	bl	4026d0 <fprintf@plt>
  403fa0:	adrp	x0, 426000 <stdout@@GLIBC_2.17+0x3c78>
  403fa4:	ldr	w0, [x0, #3600]
  403fa8:	cbnz	w0, 404038 <ferror@plt+0x1928>
  403fac:	mov	x1, x24
  403fb0:	mov	x0, x19
  403fb4:	adrp	x2, 40d000 <ferror@plt+0xa8f0>
  403fb8:	adrp	x23, 40c000 <ferror@plt+0x98f0>
  403fbc:	add	x2, x2, #0xa30
  403fc0:	add	x23, x23, #0xcd0
  403fc4:	bl	4026d0 <fprintf@plt>
  403fc8:	mov	x3, x23
  403fcc:	mov	x1, x21
  403fd0:	mov	x0, x19
  403fd4:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  403fd8:	add	x2, x2, #0xcd8
  403fdc:	bl	4026d0 <fprintf@plt>
  403fe0:	mov	x3, x23
  403fe4:	mov	x1, x21
  403fe8:	mov	x0, x19
  403fec:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  403ff0:	add	x2, x2, #0xce0
  403ff4:	bl	4026d0 <fprintf@plt>
  403ff8:	mov	x1, x21
  403ffc:	mov	x3, x20
  404000:	mov	x0, x19
  404004:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  404008:	add	x2, x2, #0xce8
  40400c:	bl	4026d0 <fprintf@plt>
  404010:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  404014:	mov	x3, x20
  404018:	mov	x1, x22
  40401c:	mov	x0, x19
  404020:	add	x2, x2, #0xcf0
  404024:	ldp	x19, x20, [sp, #16]
  404028:	ldp	x21, x22, [sp, #32]
  40402c:	ldp	x23, x24, [sp, #48]
  404030:	ldp	x29, x30, [sp], #64
  404034:	b	4026d0 <fprintf@plt>
  404038:	adrp	x23, 40d000 <ferror@plt+0xa8f0>
  40403c:	add	x23, x23, #0xa30
  404040:	mov	x2, x23
  404044:	mov	x1, x24
  404048:	mov	x0, x19
  40404c:	bl	4026d0 <fprintf@plt>
  404050:	mov	x3, x20
  404054:	mov	x1, x21
  404058:	mov	x0, x19
  40405c:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  404060:	add	x2, x2, #0xcd8
  404064:	bl	4026d0 <fprintf@plt>
  404068:	mov	x3, x20
  40406c:	mov	x1, x21
  404070:	mov	x0, x19
  404074:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  404078:	add	x2, x2, #0xcf8
  40407c:	bl	4026d0 <fprintf@plt>
  404080:	mov	x3, x20
  404084:	mov	x1, x21
  404088:	mov	x0, x19
  40408c:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  404090:	add	x2, x2, #0xce8
  404094:	bl	4026d0 <fprintf@plt>
  404098:	mov	x3, x20
  40409c:	mov	x1, x22
  4040a0:	mov	x0, x19
  4040a4:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  4040a8:	add	x2, x2, #0xd00
  4040ac:	bl	4026d0 <fprintf@plt>
  4040b0:	mov	x2, x23
  4040b4:	mov	x1, x24
  4040b8:	mov	x0, x19
  4040bc:	bl	4026d0 <fprintf@plt>
  4040c0:	mov	x3, x20
  4040c4:	mov	x1, x21
  4040c8:	mov	x0, x19
  4040cc:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  4040d0:	add	x2, x2, #0xd08
  4040d4:	bl	4026d0 <fprintf@plt>
  4040d8:	mov	x3, x20
  4040dc:	mov	x1, x21
  4040e0:	mov	x0, x19
  4040e4:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  4040e8:	add	x2, x2, #0xd10
  4040ec:	bl	4026d0 <fprintf@plt>
  4040f0:	mov	x3, x20
  4040f4:	mov	x1, x21
  4040f8:	mov	x0, x19
  4040fc:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  404100:	add	x2, x2, #0xd18
  404104:	bl	4026d0 <fprintf@plt>
  404108:	mov	x3, x20
  40410c:	mov	x1, x22
  404110:	mov	x0, x19
  404114:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  404118:	add	x2, x2, #0xd20
  40411c:	bl	4026d0 <fprintf@plt>
  404120:	mov	x2, x23
  404124:	mov	x1, x24
  404128:	mov	x0, x19
  40412c:	bl	4026d0 <fprintf@plt>
  404130:	mov	x3, x20
  404134:	mov	x1, x21
  404138:	mov	x0, x19
  40413c:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  404140:	add	x2, x2, #0xce0
  404144:	bl	4026d0 <fprintf@plt>
  404148:	mov	x3, x20
  40414c:	mov	x1, x21
  404150:	mov	x0, x19
  404154:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  404158:	add	x2, x2, #0xd28
  40415c:	bl	4026d0 <fprintf@plt>
  404160:	mov	x3, x20
  404164:	mov	x1, x21
  404168:	mov	x0, x19
  40416c:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  404170:	add	x2, x2, #0xcf0
  404174:	bl	4026d0 <fprintf@plt>
  404178:	mov	x3, x20
  40417c:	mov	x1, x22
  404180:	mov	x0, x19
  404184:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  404188:	add	x2, x2, #0xd30
  40418c:	bl	4026d0 <fprintf@plt>
  404190:	mov	x2, x23
  404194:	mov	x1, x24
  404198:	mov	x0, x19
  40419c:	bl	4026d0 <fprintf@plt>
  4041a0:	mov	x3, x20
  4041a4:	mov	x1, x21
  4041a8:	mov	x0, x19
  4041ac:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  4041b0:	add	x2, x2, #0xd38
  4041b4:	bl	4026d0 <fprintf@plt>
  4041b8:	mov	x3, x20
  4041bc:	mov	x1, x21
  4041c0:	mov	x0, x19
  4041c4:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  4041c8:	add	x2, x2, #0xd40
  4041cc:	bl	4026d0 <fprintf@plt>
  4041d0:	mov	x1, x21
  4041d4:	mov	x3, x20
  4041d8:	mov	x0, x19
  4041dc:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  4041e0:	add	x2, x2, #0xd48
  4041e4:	bl	4026d0 <fprintf@plt>
  4041e8:	adrp	x2, 40c000 <ferror@plt+0x98f0>
  4041ec:	mov	x3, x20
  4041f0:	mov	x1, x22
  4041f4:	mov	x0, x19
  4041f8:	add	x2, x2, #0xd50
  4041fc:	b	404024 <ferror@plt+0x1914>
  404200:	stp	x29, x30, [sp, #-112]!
  404204:	mov	x29, sp
  404208:	stp	x19, x20, [sp, #16]
  40420c:	mov	x19, x1
  404210:	mov	x1, #0xca00                	// #51712
  404214:	movk	x1, #0x3b9a, lsl #16
  404218:	mov	x20, x0
  40421c:	ldr	x2, [x19, w2, sxtw #3]
  404220:	str	x21, [sp, #32]
  404224:	mov	w21, w3
  404228:	cmp	x2, x1
  40422c:	b.hi	404344 <ferror@plt+0x1c34>  // b.pmore
  404230:	mov	x1, #0x4240                	// #16960
  404234:	movk	x1, #0xf, lsl #16
  404238:	cmp	x2, x1
  40423c:	b.hi	4042c0 <ferror@plt+0x1bb0>  // b.pmore
  404240:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  404244:	add	x1, x1, #0xd68
  404248:	bl	4026d0 <fprintf@plt>
  40424c:	ldr	x2, [x19, w21, sxtw #3]
  404250:	mov	x0, #0xca00                	// #51712
  404254:	movk	x0, #0x3b9a, lsl #16
  404258:	cmp	x2, x0
  40425c:	b.hi	4042fc <ferror@plt+0x1bec>  // b.pmore
  404260:	mov	x0, #0x4240                	// #16960
  404264:	movk	x0, #0xf, lsl #16
  404268:	cmp	x2, x0
  40426c:	b.ls	404324 <ferror@plt+0x1c14>  // b.plast
  404270:	mov	x3, #0xf7cf                	// #63439
  404274:	lsr	x2, x2, #3
  404278:	movk	x3, #0xe353, lsl #16
  40427c:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  404280:	movk	x3, #0x9ba5, lsl #32
  404284:	add	x0, sp, #0x30
  404288:	movk	x3, #0x20c4, lsl #48
  40428c:	add	x1, x1, #0xd80
  404290:	umulh	x2, x2, x3
  404294:	ubfx	x2, x2, #4, #32
  404298:	bl	402170 <sprintf@plt>
  40429c:	add	x2, sp, #0x30
  4042a0:	mov	x0, x20
  4042a4:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  4042a8:	add	x1, x1, #0xd78
  4042ac:	bl	4026d0 <fprintf@plt>
  4042b0:	ldp	x19, x20, [sp, #16]
  4042b4:	ldr	x21, [sp, #32]
  4042b8:	ldp	x29, x30, [sp], #112
  4042bc:	ret
  4042c0:	mov	x3, #0xf7cf                	// #63439
  4042c4:	lsr	x2, x2, #3
  4042c8:	movk	x3, #0xe353, lsl #16
  4042cc:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  4042d0:	movk	x3, #0x9ba5, lsl #32
  4042d4:	add	x1, x1, #0xd60
  4042d8:	movk	x3, #0x20c4, lsl #48
  4042dc:	umulh	x2, x2, x3
  4042e0:	lsr	x2, x2, #4
  4042e4:	bl	4026d0 <fprintf@plt>
  4042e8:	ldr	x2, [x19, w21, sxtw #3]
  4042ec:	mov	x0, #0xca00                	// #51712
  4042f0:	movk	x0, #0x3b9a, lsl #16
  4042f4:	cmp	x2, x0
  4042f8:	b.ls	404260 <ferror@plt+0x1b50>  // b.plast
  4042fc:	mov	x3, #0x34db                	// #13531
  404300:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  404304:	movk	x3, #0xd7b6, lsl #16
  404308:	add	x0, sp, #0x30
  40430c:	movk	x3, #0xde82, lsl #32
  404310:	add	x1, x1, #0xd70
  404314:	movk	x3, #0x431b, lsl #48
  404318:	umulh	x2, x2, x3
  40431c:	ubfx	x2, x2, #18, #32
  404320:	b	404298 <ferror@plt+0x1b88>
  404324:	mov	x0, x20
  404328:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  40432c:	add	x1, x1, #0xd88
  404330:	bl	4026d0 <fprintf@plt>
  404334:	ldp	x19, x20, [sp, #16]
  404338:	ldr	x21, [sp, #32]
  40433c:	ldp	x29, x30, [sp], #112
  404340:	ret
  404344:	mov	x3, #0x34db                	// #13531
  404348:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  40434c:	movk	x3, #0xd7b6, lsl #16
  404350:	add	x1, x1, #0xd58
  404354:	movk	x3, #0xde82, lsl #32
  404358:	movk	x3, #0x431b, lsl #48
  40435c:	umulh	x2, x2, x3
  404360:	lsr	x2, x2, #18
  404364:	bl	4026d0 <fprintf@plt>
  404368:	b	40424c <ferror@plt+0x1b3c>
  40436c:	nop
  404370:	stp	x29, x30, [sp, #-112]!
  404374:	mov	x29, sp
  404378:	stp	x19, x20, [sp, #16]
  40437c:	sxtw	x19, w3
  404380:	mov	x3, #0xca00                	// #51712
  404384:	str	x21, [sp, #32]
  404388:	mov	x21, x2
  40438c:	ldr	x2, [x1, x19, lsl #3]
  404390:	movk	x3, #0x3b9a, lsl #16
  404394:	mov	x20, x0
  404398:	cmp	x2, x3
  40439c:	b.hi	40449c <ferror@plt+0x1d8c>  // b.pmore
  4043a0:	mov	x1, #0x4240                	// #16960
  4043a4:	movk	x1, #0xf, lsl #16
  4043a8:	cmp	x2, x1
  4043ac:	b.hi	404424 <ferror@plt+0x1d14>  // b.pmore
  4043b0:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  4043b4:	add	x1, x1, #0xd68
  4043b8:	bl	4026d0 <fprintf@plt>
  4043bc:	mov	x1, #0x848000000000        	// #145685290680320
  4043c0:	ldr	d0, [x21, x19, lsl #3]
  4043c4:	movk	x1, #0x412e, lsl #48
  4043c8:	fmov	d1, x1
  4043cc:	fcmpe	d0, d1
  4043d0:	b.gt	404464 <ferror@plt+0x1d54>
  4043d4:	mov	x0, #0x400000000000        	// #70368744177664
  4043d8:	movk	x0, #0x408f, lsl #48
  4043dc:	fmov	d1, x0
  4043e0:	fcmpe	d0, d1
  4043e4:	b.le	404478 <ferror@plt+0x1d68>
  4043e8:	fdiv	d0, d0, d1
  4043ec:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  4043f0:	add	x0, sp, #0x30
  4043f4:	add	x1, x1, #0xd80
  4043f8:	fcvtzu	w2, d0
  4043fc:	bl	402170 <sprintf@plt>
  404400:	add	x2, sp, #0x30
  404404:	mov	x0, x20
  404408:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  40440c:	add	x1, x1, #0xd78
  404410:	bl	4026d0 <fprintf@plt>
  404414:	ldp	x19, x20, [sp, #16]
  404418:	ldr	x21, [sp, #32]
  40441c:	ldp	x29, x30, [sp], #112
  404420:	ret
  404424:	lsr	x4, x2, #3
  404428:	mov	x2, #0xf7cf                	// #63439
  40442c:	movk	x2, #0xe353, lsl #16
  404430:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  404434:	movk	x2, #0x9ba5, lsl #32
  404438:	add	x1, x1, #0xd60
  40443c:	movk	x2, #0x20c4, lsl #48
  404440:	umulh	x2, x4, x2
  404444:	lsr	x2, x2, #4
  404448:	bl	4026d0 <fprintf@plt>
  40444c:	mov	x1, #0x848000000000        	// #145685290680320
  404450:	ldr	d0, [x21, x19, lsl #3]
  404454:	movk	x1, #0x412e, lsl #48
  404458:	fmov	d1, x1
  40445c:	fcmpe	d0, d1
  404460:	b.le	4043d4 <ferror@plt+0x1cc4>
  404464:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  404468:	add	x0, sp, #0x30
  40446c:	fdiv	d0, d0, d1
  404470:	add	x1, x1, #0xd70
  404474:	b	4043f8 <ferror@plt+0x1ce8>
  404478:	fcvtzu	w2, d0
  40447c:	mov	x0, x20
  404480:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  404484:	add	x1, x1, #0xd88
  404488:	bl	4026d0 <fprintf@plt>
  40448c:	ldp	x19, x20, [sp, #16]
  404490:	ldr	x21, [sp, #32]
  404494:	ldp	x29, x30, [sp], #112
  404498:	ret
  40449c:	mov	x4, #0x34db                	// #13531
  4044a0:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  4044a4:	movk	x4, #0xd7b6, lsl #16
  4044a8:	add	x1, x1, #0xd58
  4044ac:	movk	x4, #0xde82, lsl #32
  4044b0:	movk	x4, #0x431b, lsl #48
  4044b4:	umulh	x2, x2, x4
  4044b8:	lsr	x2, x2, #18
  4044bc:	bl	4026d0 <fprintf@plt>
  4044c0:	b	4043bc <ferror@plt+0x1cac>
  4044c4:	nop
  4044c8:	mov	x12, #0x1070                	// #4208
  4044cc:	sub	sp, sp, x12
  4044d0:	stp	x29, x30, [sp]
  4044d4:	mov	x29, sp
  4044d8:	stp	x23, x24, [sp, #48]
  4044dc:	adrp	x24, 40c000 <ferror@plt+0x98f0>
  4044e0:	add	x24, x24, #0xd98
  4044e4:	stp	x27, x28, [sp, #80]
  4044e8:	mov	x27, x0
  4044ec:	stp	x19, x20, [sp, #16]
  4044f0:	stp	x21, x22, [sp, #32]
  4044f4:	stp	x25, x26, [sp, #64]
  4044f8:	mov	x25, #0x0                   	// #0
  4044fc:	mov	x2, x27
  404500:	add	x0, sp, #0x70
  404504:	mov	w1, #0x1000                	// #4096
  404508:	bl	4026e0 <fgets@plt>
  40450c:	cbz	x0, 40457c <ferror@plt+0x1e6c>
  404510:	ldrb	w0, [sp, #112]
  404514:	cmp	w0, #0x23
  404518:	b.ne	4045c8 <ferror@plt+0x1eb8>  // b.any
  40451c:	add	x0, sp, #0x70
  404520:	bl	4020c0 <strlen@plt>
  404524:	adrp	x1, 426000 <stdout@@GLIBC_2.17+0x3c78>
  404528:	add	x2, sp, #0x6f
  40452c:	add	x19, x1, #0xe38
  404530:	ldrb	w1, [x1, #3640]
  404534:	strb	wzr, [x2, x0]
  404538:	cbz	w1, 404558 <ferror@plt+0x1e48>
  40453c:	add	x1, sp, #0x71
  404540:	mov	x0, x19
  404544:	bl	402430 <strcmp@plt>
  404548:	cbz	w0, 404558 <ferror@plt+0x1e48>
  40454c:	adrp	x0, 426000 <stdout@@GLIBC_2.17+0x3c78>
  404550:	mov	w1, #0x1                   	// #1
  404554:	str	w1, [x0, #3604]
  404558:	add	x1, sp, #0x71
  40455c:	mov	x2, #0x7f                  	// #127
  404560:	mov	x0, x19
  404564:	bl	402610 <strncpy@plt>
  404568:	mov	x2, x27
  40456c:	add	x0, sp, #0x70
  404570:	mov	w1, #0x1000                	// #4096
  404574:	bl	4026e0 <fgets@plt>
  404578:	cbnz	x0, 404510 <ferror@plt+0x1e00>
  40457c:	cbz	x25, 4045a4 <ferror@plt+0x1e94>
  404580:	adrp	x2, 426000 <stdout@@GLIBC_2.17+0x3c78>
  404584:	ldr	x1, [x2, #3584]
  404588:	b	404590 <ferror@plt+0x1e80>
  40458c:	mov	x25, x0
  404590:	ldr	x0, [x25]
  404594:	str	x1, [x25]
  404598:	mov	x1, x25
  40459c:	cbnz	x0, 40458c <ferror@plt+0x1e7c>
  4045a0:	str	x25, [x2, #3584]
  4045a4:	mov	x12, #0x1070                	// #4208
  4045a8:	ldp	x29, x30, [sp]
  4045ac:	ldp	x19, x20, [sp, #16]
  4045b0:	ldp	x21, x22, [sp, #32]
  4045b4:	ldp	x23, x24, [sp, #48]
  4045b8:	ldp	x25, x26, [sp, #64]
  4045bc:	ldp	x27, x28, [sp, #80]
  4045c0:	add	sp, sp, x12
  4045c4:	ret
  4045c8:	mov	x0, #0x1f8                 	// #504
  4045cc:	bl	402250 <malloc@plt>
  4045d0:	mov	x26, x0
  4045d4:	cbz	x0, 4046d8 <ferror@plt+0x1fc8>
  4045d8:	add	x0, sp, #0x70
  4045dc:	mov	w1, #0x20                  	// #32
  4045e0:	bl	4024f0 <strchr@plt>
  4045e4:	mov	x20, x0
  4045e8:	cbz	x0, 4046d8 <ferror@plt+0x1fc8>
  4045ec:	strb	wzr, [x20], #1
  4045f0:	add	x2, x26, #0x10
  4045f4:	add	x0, sp, #0x70
  4045f8:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  4045fc:	add	x1, x1, #0xd90
  404600:	bl	402600 <__isoc99_sscanf@plt>
  404604:	cmp	w0, #0x1
  404608:	b.ne	4046d8 <ferror@plt+0x1fc8>  // b.any
  40460c:	mov	x0, x20
  404610:	mov	w1, #0x20                  	// #32
  404614:	bl	4024f0 <strchr@plt>
  404618:	mov	x19, x0
  40461c:	cbz	x0, 4046d8 <ferror@plt+0x1fc8>
  404620:	strb	wzr, [x19], #1
  404624:	mov	x0, x20
  404628:	adrp	x22, 40c000 <ferror@plt+0x98f0>
  40462c:	add	x20, x26, #0x18
  404630:	add	x21, x26, #0x198
  404634:	add	x23, x26, #0xd8
  404638:	add	x22, x22, #0xda0
  40463c:	bl	402390 <strdup@plt>
  404640:	str	x0, [x26, #8]
  404644:	nop
  404648:	mov	x0, x19
  40464c:	mov	w1, #0x20                  	// #32
  404650:	bl	4024f0 <strchr@plt>
  404654:	mov	x28, x0
  404658:	cbz	x0, 4046d8 <ferror@plt+0x1fc8>
  40465c:	strb	wzr, [x28], #1
  404660:	mov	x0, x19
  404664:	mov	x2, x20
  404668:	mov	x1, x24
  40466c:	bl	402600 <__isoc99_sscanf@plt>
  404670:	cmp	w0, #0x1
  404674:	b.ne	4046d8 <ferror@plt+0x1fc8>  // b.any
  404678:	ldr	x2, [x20]
  40467c:	str	w2, [x21]
  404680:	mov	x0, x28
  404684:	mov	w1, #0x20                  	// #32
  404688:	bl	4024f0 <strchr@plt>
  40468c:	mov	x19, x0
  404690:	cbz	x0, 4046d8 <ferror@plt+0x1fc8>
  404694:	strb	wzr, [x19], #1
  404698:	mov	x0, x28
  40469c:	add	x2, sp, #0x6c
  4046a0:	mov	x1, x22
  4046a4:	bl	402600 <__isoc99_sscanf@plt>
  4046a8:	cmp	w0, #0x1
  4046ac:	b.ne	4046d8 <ferror@plt+0x1fc8>  // b.any
  4046b0:	ldr	w0, [sp, #108]
  4046b4:	add	x20, x20, #0x8
  4046b8:	add	x21, x21, #0x4
  4046bc:	ucvtf	d0, w0
  4046c0:	str	d0, [x20, #184]
  4046c4:	cmp	x20, x23
  4046c8:	b.ne	404648 <ferror@plt+0x1f38>  // b.any
  4046cc:	str	x25, [x26]
  4046d0:	mov	x25, x26
  4046d4:	b	4044fc <ferror@plt+0x1dec>
  4046d8:	bl	4023f0 <abort@plt>
  4046dc:	nop
  4046e0:	stp	x29, x30, [sp, #-96]!
  4046e4:	mov	w1, #0x0                   	// #0
  4046e8:	mov	x29, sp
  4046ec:	add	x0, sp, #0x28
  4046f0:	bl	40ac20 <ferror@plt+0x8510>
  4046f4:	tbnz	w0, #31, 404828 <ferror@plt+0x2118>
  4046f8:	adrp	x0, 426000 <stdout@@GLIBC_2.17+0x3c78>
  4046fc:	ldrb	w0, [x0, #3624]
  404700:	cbnz	w0, 404770 <ferror@plt+0x2060>
  404704:	add	x0, sp, #0x28
  404708:	mov	w1, #0x2                   	// #2
  40470c:	bl	40b1a0 <ferror@plt+0x8a90>
  404710:	tbnz	w0, #31, 4047c4 <ferror@plt+0x20b4>
  404714:	adrp	x1, 404000 <ferror@plt+0x18f0>
  404718:	add	x0, sp, #0x28
  40471c:	add	x1, x1, #0x838
  404720:	mov	w3, #0x0                   	// #0
  404724:	mov	x2, #0x0                   	// #0
  404728:	bl	40b6a8 <ferror@plt+0x8f98>
  40472c:	tbnz	w0, #31, 4047dc <ferror@plt+0x20cc>
  404730:	add	x0, sp, #0x28
  404734:	bl	40aa28 <ferror@plt+0x8318>
  404738:	adrp	x3, 426000 <stdout@@GLIBC_2.17+0x3c78>
  40473c:	ldr	x0, [x3, #3584]
  404740:	str	xzr, [x3, #3584]
  404744:	cbz	x0, 404768 <ferror@plt+0x2058>
  404748:	mov	x2, #0x0                   	// #0
  40474c:	b	404754 <ferror@plt+0x2044>
  404750:	mov	x0, x1
  404754:	ldr	x1, [x0]
  404758:	str	x2, [x0]
  40475c:	mov	x2, x0
  404760:	cbnz	x1, 404750 <ferror@plt+0x2040>
  404764:	str	x0, [x3, #3584]
  404768:	ldp	x29, x30, [sp], #96
  40476c:	ret
  404770:	add	x0, sp, #0x28
  404774:	str	x19, [sp, #16]
  404778:	bl	408810 <ferror@plt+0x6100>
  40477c:	mov	w19, #0x1                   	// #1
  404780:	adrp	x2, 426000 <stdout@@GLIBC_2.17+0x3c78>
  404784:	add	x0, sp, #0x28
  404788:	mov	w1, #0x0                   	// #0
  40478c:	ldr	w2, [x2, #3592]
  404790:	sub	w2, w2, #0x1
  404794:	lsl	w2, w19, w2
  404798:	bl	40b3e0 <ferror@plt+0x8cd0>
  40479c:	tbnz	w0, #31, 4047c8 <ferror@plt+0x20b8>
  4047a0:	adrp	x1, 404000 <ferror@plt+0x18f0>
  4047a4:	add	x0, sp, #0x28
  4047a8:	add	x1, x1, #0x9e0
  4047ac:	mov	w3, #0x0                   	// #0
  4047b0:	mov	x2, #0x0                   	// #0
  4047b4:	bl	40b6a8 <ferror@plt+0x8f98>
  4047b8:	tbnz	w0, #31, 404804 <ferror@plt+0x20f4>
  4047bc:	ldr	x19, [sp, #16]
  4047c0:	b	404730 <ferror@plt+0x2020>
  4047c4:	str	x19, [sp, #16]
  4047c8:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  4047cc:	add	x0, x0, #0xda8
  4047d0:	bl	4020e0 <perror@plt>
  4047d4:	mov	w0, #0x1                   	// #1
  4047d8:	bl	4020d0 <exit@plt>
  4047dc:	adrp	x3, 422000 <ferror@plt+0x1f8f0>
  4047e0:	mov	x2, #0x10                  	// #16
  4047e4:	mov	x1, #0x1                   	// #1
  4047e8:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  4047ec:	ldr	x3, [x3, #880]
  4047f0:	add	x0, x0, #0xdc8
  4047f4:	str	x19, [sp, #16]
  4047f8:	bl	402510 <fwrite@plt>
  4047fc:	mov	w0, #0x1                   	// #1
  404800:	bl	4020d0 <exit@plt>
  404804:	adrp	x3, 422000 <ferror@plt+0x1f8f0>
  404808:	mov	x2, #0x10                  	// #16
  40480c:	mov	x1, #0x1                   	// #1
  404810:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  404814:	ldr	x3, [x3, #880]
  404818:	add	x0, x0, #0xdc8
  40481c:	bl	402510 <fwrite@plt>
  404820:	mov	w0, w19
  404824:	bl	4020d0 <exit@plt>
  404828:	mov	w0, #0x1                   	// #1
  40482c:	str	x19, [sp, #16]
  404830:	bl	4020d0 <exit@plt>
  404834:	nop
  404838:	stp	x29, x30, [sp, #-480]!
  40483c:	mov	x29, sp
  404840:	stp	x19, x20, [sp, #16]
  404844:	mov	x19, x0
  404848:	ldrh	w0, [x0, #4]
  40484c:	cmp	w0, #0x10
  404850:	b.ne	4049c0 <ferror@plt+0x22b0>  // b.any
  404854:	ldr	w3, [x19]
  404858:	subs	w3, w3, #0x20
  40485c:	b.mi	4049d0 <ferror@plt+0x22c0>  // b.first
  404860:	ldr	w0, [x19, #24]
  404864:	tbz	w0, #0, 4049c0 <ferror@plt+0x22b0>
  404868:	add	x2, x19, #0x20
  40486c:	add	x0, sp, #0x30
  404870:	mov	w1, #0x35                  	// #53
  404874:	stp	x21, x22, [sp, #32]
  404878:	bl	40cab8 <ferror@plt+0xa3a8>
  40487c:	ldr	x22, [sp, #72]
  404880:	cbz	x22, 4049b8 <ferror@plt+0x22a8>
  404884:	ldr	x21, [sp, #104]
  404888:	cbz	x21, 4049b8 <ferror@plt+0x22a8>
  40488c:	mov	x0, #0x1f8                 	// #504
  404890:	bl	402250 <malloc@plt>
  404894:	mov	x20, x0
  404898:	cbz	x0, 4049d8 <ferror@plt+0x22c8>
  40489c:	ldr	w1, [x19, #20]
  4048a0:	add	x0, x22, #0x4
  4048a4:	str	w1, [x20, #16]
  4048a8:	bl	402390 <strdup@plt>
  4048ac:	str	x0, [x20, #8]
  4048b0:	add	x2, x21, #0x4
  4048b4:	add	x3, x20, #0x198
  4048b8:	add	x1, x20, #0xd8
  4048bc:	add	x4, x20, #0x200
  4048c0:	adrp	x5, 426000 <stdout@@GLIBC_2.17+0x3c78>
  4048c4:	mov	w0, #0x0                   	// #0
  4048c8:	ldp	x6, x7, [x2]
  4048cc:	stp	x6, x7, [x3]
  4048d0:	ldp	x6, x7, [x2, #16]
  4048d4:	stp	x6, x7, [x3, #16]
  4048d8:	ldp	x6, x7, [x2, #32]
  4048dc:	stp	x6, x7, [x3, #32]
  4048e0:	ldp	x6, x7, [x2, #48]
  4048e4:	stp	x6, x7, [x3, #48]
  4048e8:	ldp	x6, x7, [x2, #64]
  4048ec:	stp	x6, x7, [x3, #64]
  4048f0:	ldr	q0, [x2, #80]
  4048f4:	str	q0, [x3, #80]
  4048f8:	stp	xzr, xzr, [x20, #216]
  4048fc:	stp	xzr, xzr, [x20, #232]
  404900:	stp	xzr, xzr, [x20, #248]
  404904:	stp	xzr, xzr, [x1, #48]
  404908:	stp	xzr, xzr, [x1, #64]
  40490c:	stp	xzr, xzr, [x1, #80]
  404910:	stp	xzr, xzr, [x1, #96]
  404914:	stp	xzr, xzr, [x1, #112]
  404918:	stp	xzr, xzr, [x1, #128]
  40491c:	stp	xzr, xzr, [x1, #144]
  404920:	stp	xzr, xzr, [x1, #160]
  404924:	stp	xzr, xzr, [x1, #176]
  404928:	ldur	q2, [x4, #-104]
  40492c:	ldur	q1, [x4, #-88]
  404930:	ldur	q3, [x4, #-72]
  404934:	uxtl	v6.2d, v2.2s
  404938:	uxtl	v5.2d, v1.2s
  40493c:	uxtl2	v2.2d, v2.4s
  404940:	uxtl2	v1.2d, v1.4s
  404944:	uxtl	v4.2d, v3.2s
  404948:	stur	q6, [x20, #24]
  40494c:	stur	q2, [x20, #40]
  404950:	stur	q5, [x20, #56]
  404954:	uxtl2	v3.2d, v3.4s
  404958:	stur	q1, [x20, #72]
  40495c:	uxtl	v5.2d, v0.2s
  404960:	stur	q4, [x20, #88]
  404964:	ldur	q2, [x4, #-56]
  404968:	ldur	q1, [x4, #-40]
  40496c:	stur	q3, [x20, #104]
  404970:	uxtl	v4.2d, v2.2s
  404974:	stur	q5, [x20, #184]
  404978:	uxtl	v3.2d, v1.2s
  40497c:	uxtl2	v0.2d, v0.4s
  404980:	uxtl2	v2.2d, v2.4s
  404984:	stur	q4, [x20, #120]
  404988:	uxtl2	v1.2d, v1.4s
  40498c:	stur	q3, [x20, #152]
  404990:	ldr	x1, [x5, #3584]
  404994:	str	x20, [x5, #3584]
  404998:	str	x1, [x20]
  40499c:	stur	q2, [x20, #136]
  4049a0:	stur	q1, [x20, #168]
  4049a4:	stur	q0, [x20, #200]
  4049a8:	ldp	x19, x20, [sp, #16]
  4049ac:	ldp	x21, x22, [sp, #32]
  4049b0:	ldp	x29, x30, [sp], #480
  4049b4:	ret
  4049b8:	ldp	x21, x22, [sp, #32]
  4049bc:	nop
  4049c0:	mov	w0, #0x0                   	// #0
  4049c4:	ldp	x19, x20, [sp, #16]
  4049c8:	ldp	x29, x30, [sp], #480
  4049cc:	ret
  4049d0:	mov	w0, #0xffffffff            	// #-1
  4049d4:	b	4049c4 <ferror@plt+0x22b4>
  4049d8:	bl	4023f0 <abort@plt>
  4049dc:	nop
  4049e0:	stp	x29, x30, [sp, #-96]!
  4049e4:	mov	x29, sp
  4049e8:	stp	x19, x20, [sp, #16]
  4049ec:	mov	x19, x0
  4049f0:	ldrh	w0, [x0, #4]
  4049f4:	cmp	w0, #0x5c
  4049f8:	b.ne	404aec <ferror@plt+0x23dc>  // b.any
  4049fc:	ldr	w3, [x19]
  404a00:	subs	w3, w3, #0x1c
  404a04:	b.mi	404b28 <ferror@plt+0x2418>  // b.first
  404a08:	stp	x21, x22, [sp, #32]
  404a0c:	add	x21, sp, #0x30
  404a10:	adrp	x22, 426000 <stdout@@GLIBC_2.17+0x3c78>
  404a14:	mov	x0, x21
  404a18:	add	x2, x19, #0x1c
  404a1c:	mov	w1, #0x5                   	// #5
  404a20:	bl	40cab8 <ferror@plt+0xa3a8>
  404a24:	ldrsw	x0, [x22, #3592]
  404a28:	ldr	x0, [x21, x0, lsl #3]
  404a2c:	cbz	x0, 404ae8 <ferror@plt+0x23d8>
  404a30:	mov	x0, #0x1f8                 	// #504
  404a34:	bl	402250 <malloc@plt>
  404a38:	mov	x20, x0
  404a3c:	cbz	x0, 404b30 <ferror@plt+0x2420>
  404a40:	ldr	w0, [x19, #20]
  404a44:	str	w0, [x20, #16]
  404a48:	bl	408580 <ferror@plt+0x5e70>
  404a4c:	bl	402390 <strdup@plt>
  404a50:	str	x0, [x20, #8]
  404a54:	adrp	x2, 426000 <stdout@@GLIBC_2.17+0x3c78>
  404a58:	mov	w1, #0xffff                	// #65535
  404a5c:	ldr	w0, [x2, #3568]
  404a60:	cmp	w0, w1
  404a64:	ldrsw	x1, [x22, #3592]
  404a68:	b.eq	404afc <ferror@plt+0x23ec>  // b.none
  404a6c:	ldr	x1, [x21, x1, lsl #3]
  404a70:	ldrh	w2, [x1], #4
  404a74:	sub	w2, w2, #0x4
  404a78:	bl	40cac0 <ferror@plt+0xa3b0>
  404a7c:	cbz	x0, 404b14 <ferror@plt+0x2404>
  404a80:	add	x1, x0, #0x4
  404a84:	mov	x2, #0xc0                  	// #192
  404a88:	add	x0, x20, #0x18
  404a8c:	bl	402080 <memcpy@plt>
  404a90:	add	x1, x20, #0xd8
  404a94:	adrp	x2, 426000 <stdout@@GLIBC_2.17+0x3c78>
  404a98:	stp	xzr, xzr, [x20, #216]
  404a9c:	mov	w0, #0x0                   	// #0
  404aa0:	stp	xzr, xzr, [x20, #232]
  404aa4:	stp	xzr, xzr, [x20, #248]
  404aa8:	ldr	x3, [x2, #3584]
  404aac:	stp	xzr, xzr, [x1, #48]
  404ab0:	stp	xzr, xzr, [x1, #64]
  404ab4:	stp	xzr, xzr, [x1, #80]
  404ab8:	stp	xzr, xzr, [x1, #96]
  404abc:	stp	xzr, xzr, [x1, #112]
  404ac0:	stp	xzr, xzr, [x1, #128]
  404ac4:	stp	xzr, xzr, [x1, #144]
  404ac8:	stp	xzr, xzr, [x1, #160]
  404acc:	stp	xzr, xzr, [x1, #176]
  404ad0:	str	x20, [x2, #3584]
  404ad4:	str	x3, [x20]
  404ad8:	ldp	x19, x20, [sp, #16]
  404adc:	ldp	x21, x22, [sp, #32]
  404ae0:	ldp	x29, x30, [sp], #96
  404ae4:	ret
  404ae8:	ldp	x21, x22, [sp, #32]
  404aec:	mov	w0, #0x0                   	// #0
  404af0:	ldp	x19, x20, [sp, #16]
  404af4:	ldp	x29, x30, [sp], #96
  404af8:	ret
  404afc:	ldr	x1, [x21, x1, lsl #3]
  404b00:	add	x0, x20, #0x18
  404b04:	mov	x2, #0xc0                  	// #192
  404b08:	add	x1, x1, #0x4
  404b0c:	bl	402080 <memcpy@plt>
  404b10:	b	404a90 <ferror@plt+0x2380>
  404b14:	mov	x0, x20
  404b18:	bl	402490 <free@plt>
  404b1c:	mov	w0, #0x0                   	// #0
  404b20:	ldp	x21, x22, [sp, #32]
  404b24:	b	404af0 <ferror@plt+0x23e0>
  404b28:	mov	w0, #0xffffffff            	// #-1
  404b2c:	b	404af0 <ferror@plt+0x23e0>
  404b30:	bl	4023f0 <abort@plt>
  404b34:	nop
  404b38:	stp	x29, x30, [sp, #-64]!
  404b3c:	mov	x29, sp
  404b40:	stp	x21, x22, [sp, #32]
  404b44:	mov	x21, x2
  404b48:	add	x22, x1, #0xd8
  404b4c:	ldr	x2, [x1, #8]
  404b50:	stp	x23, x24, [sp, #48]
  404b54:	adrp	x23, 40c000 <ferror@plt+0x98f0>
  404b58:	add	x23, x23, #0xc80
  404b5c:	stp	x19, x20, [sp, #16]
  404b60:	mov	x1, x23
  404b64:	mov	x19, x0
  404b68:	mov	w20, #0x0                   	// #0
  404b6c:	bl	4026d0 <fprintf@plt>
  404b70:	mov	w3, w20
  404b74:	mov	x2, x22
  404b78:	add	w20, w20, #0x1
  404b7c:	mov	x1, x21
  404b80:	mov	x0, x19
  404b84:	bl	404370 <ferror@plt+0x1c60>
  404b88:	cmp	w20, #0x4
  404b8c:	b.ne	404b70 <ferror@plt+0x2460>  // b.any
  404b90:	mov	x1, x19
  404b94:	mov	w0, #0xa                   	// #10
  404b98:	bl	4021b0 <fputc@plt>
  404b9c:	adrp	x0, 426000 <stdout@@GLIBC_2.17+0x3c78>
  404ba0:	ldr	w0, [x0, #3600]
  404ba4:	cbnz	w0, 404c28 <ferror@plt+0x2518>
  404ba8:	mov	x1, x23
  404bac:	mov	x0, x19
  404bb0:	adrp	x2, 40d000 <ferror@plt+0xa8f0>
  404bb4:	add	x2, x2, #0xa30
  404bb8:	bl	4026d0 <fprintf@plt>
  404bbc:	mov	w2, w20
  404bc0:	mov	x1, x21
  404bc4:	mov	x0, x19
  404bc8:	mov	w3, #0x6                   	// #6
  404bcc:	bl	404200 <ferror@plt+0x1af0>
  404bd0:	mov	x1, x21
  404bd4:	mov	x0, x19
  404bd8:	mov	w3, #0x7                   	// #7
  404bdc:	mov	w2, #0x5                   	// #5
  404be0:	bl	404200 <ferror@plt+0x1af0>
  404be4:	mov	x2, x22
  404be8:	mov	x1, x21
  404bec:	mov	w3, #0xb                   	// #11
  404bf0:	mov	x0, x19
  404bf4:	bl	404370 <ferror@plt+0x1c60>
  404bf8:	mov	x2, x22
  404bfc:	mov	x1, x21
  404c00:	mov	w3, #0x9                   	// #9
  404c04:	mov	x0, x19
  404c08:	bl	404370 <ferror@plt+0x1c60>
  404c0c:	mov	x1, x19
  404c10:	mov	w0, #0xa                   	// #10
  404c14:	ldp	x19, x20, [sp, #16]
  404c18:	ldp	x21, x22, [sp, #32]
  404c1c:	ldp	x23, x24, [sp, #48]
  404c20:	ldp	x29, x30, [sp], #64
  404c24:	b	4021b0 <fputc@plt>
  404c28:	adrp	x24, 40d000 <ferror@plt+0xa8f0>
  404c2c:	add	x24, x24, #0xa30
  404c30:	mov	x2, x24
  404c34:	mov	x1, x23
  404c38:	mov	x0, x19
  404c3c:	bl	4026d0 <fprintf@plt>
  404c40:	mov	w3, w20
  404c44:	mov	x2, x22
  404c48:	mov	x1, x21
  404c4c:	mov	x0, x19
  404c50:	bl	404370 <ferror@plt+0x1c60>
  404c54:	mov	x2, x22
  404c58:	mov	x1, x21
  404c5c:	mov	x0, x19
  404c60:	mov	w3, #0x6                   	// #6
  404c64:	bl	404370 <ferror@plt+0x1c60>
  404c68:	mov	x2, x22
  404c6c:	mov	x1, x21
  404c70:	mov	x0, x19
  404c74:	mov	w3, #0xb                   	// #11
  404c78:	bl	404370 <ferror@plt+0x1c60>
  404c7c:	mov	x2, x22
  404c80:	mov	w3, #0xa                   	// #10
  404c84:	mov	x1, x21
  404c88:	mov	x0, x19
  404c8c:	bl	404370 <ferror@plt+0x1c60>
  404c90:	mov	x1, x19
  404c94:	mov	w0, #0xa                   	// #10
  404c98:	bl	4021b0 <fputc@plt>
  404c9c:	mov	x2, x24
  404ca0:	mov	x1, x23
  404ca4:	mov	x0, x19
  404ca8:	bl	4026d0 <fprintf@plt>
  404cac:	mov	x2, x22
  404cb0:	mov	x1, x21
  404cb4:	mov	x0, x19
  404cb8:	mov	w3, #0xc                   	// #12
  404cbc:	bl	404370 <ferror@plt+0x1c60>
  404cc0:	mov	x2, x22
  404cc4:	mov	x1, x21
  404cc8:	mov	x0, x19
  404ccc:	mov	w3, #0xd                   	// #13
  404cd0:	bl	404370 <ferror@plt+0x1c60>
  404cd4:	mov	x2, x22
  404cd8:	mov	x1, x21
  404cdc:	mov	x0, x19
  404ce0:	mov	w3, #0xe                   	// #14
  404ce4:	bl	404370 <ferror@plt+0x1c60>
  404ce8:	mov	x2, x22
  404cec:	mov	w3, #0xf                   	// #15
  404cf0:	mov	x1, x21
  404cf4:	mov	x0, x19
  404cf8:	bl	404370 <ferror@plt+0x1c60>
  404cfc:	mov	x1, x19
  404d00:	mov	w0, #0xa                   	// #10
  404d04:	bl	4021b0 <fputc@plt>
  404d08:	mov	x2, x24
  404d0c:	mov	x1, x23
  404d10:	mov	x0, x19
  404d14:	bl	4026d0 <fprintf@plt>
  404d18:	mov	x2, x22
  404d1c:	mov	x1, x21
  404d20:	mov	x0, x19
  404d24:	mov	w3, #0x5                   	// #5
  404d28:	bl	404370 <ferror@plt+0x1c60>
  404d2c:	mov	x2, x22
  404d30:	mov	x1, x21
  404d34:	mov	x0, x19
  404d38:	mov	w3, #0x7                   	// #7
  404d3c:	bl	404370 <ferror@plt+0x1c60>
  404d40:	mov	x2, x22
  404d44:	mov	x1, x21
  404d48:	mov	x0, x19
  404d4c:	mov	w3, #0x9                   	// #9
  404d50:	bl	404370 <ferror@plt+0x1c60>
  404d54:	mov	x2, x22
  404d58:	mov	w3, #0x11                  	// #17
  404d5c:	mov	x1, x21
  404d60:	mov	x0, x19
  404d64:	bl	404370 <ferror@plt+0x1c60>
  404d68:	mov	x1, x19
  404d6c:	mov	w0, #0xa                   	// #10
  404d70:	bl	4021b0 <fputc@plt>
  404d74:	mov	x2, x24
  404d78:	mov	x1, x23
  404d7c:	mov	x0, x19
  404d80:	bl	4026d0 <fprintf@plt>
  404d84:	mov	x2, x22
  404d88:	mov	x1, x21
  404d8c:	mov	x0, x19
  404d90:	mov	w3, #0x10                  	// #16
  404d94:	bl	404370 <ferror@plt+0x1c60>
  404d98:	mov	x2, x22
  404d9c:	mov	x1, x21
  404da0:	mov	x0, x19
  404da4:	mov	w3, #0x12                  	// #18
  404da8:	bl	404370 <ferror@plt+0x1c60>
  404dac:	mov	x2, x22
  404db0:	mov	x1, x21
  404db4:	mov	w3, #0x13                  	// #19
  404db8:	mov	x0, x19
  404dbc:	bl	404370 <ferror@plt+0x1c60>
  404dc0:	mov	x2, x22
  404dc4:	mov	x1, x21
  404dc8:	mov	w3, #0x14                  	// #20
  404dcc:	b	404c04 <ferror@plt+0x24f4>
  404dd0:	stp	x29, x30, [sp, #-128]!
  404dd4:	adrp	x2, 426000 <stdout@@GLIBC_2.17+0x3c78>
  404dd8:	mov	x29, sp
  404ddc:	str	w1, [sp, #100]
  404de0:	ldr	w1, [x2, #3612]
  404de4:	stp	x21, x22, [sp, #32]
  404de8:	stp	x23, x24, [sp, #48]
  404dec:	mov	x23, x0
  404df0:	cbnz	w1, 404fd4 <ferror@plt+0x28c4>
  404df4:	adrp	x0, 426000 <stdout@@GLIBC_2.17+0x3c78>
  404df8:	str	xzr, [sp, #120]
  404dfc:	ldr	x0, [x0, #3616]
  404e00:	str	x0, [sp, #104]
  404e04:	adrp	x2, 426000 <stdout@@GLIBC_2.17+0x3c78>
  404e08:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  404e0c:	add	x2, x2, #0xe38
  404e10:	add	x1, x1, #0xc68
  404e14:	mov	x0, x23
  404e18:	bl	4026d0 <fprintf@plt>
  404e1c:	adrp	x0, 426000 <stdout@@GLIBC_2.17+0x3c78>
  404e20:	adrp	x22, 426000 <stdout@@GLIBC_2.17+0x3c78>
  404e24:	add	x22, x22, #0xe30
  404e28:	ldr	x21, [x0, #3584]
  404e2c:	cbz	x21, 404f0c <ferror@plt+0x27fc>
  404e30:	adrp	x24, 40d000 <ferror@plt+0xa8f0>
  404e34:	add	x24, x24, #0x630
  404e38:	stp	x25, x26, [sp, #64]
  404e3c:	adrp	x26, 40c000 <ferror@plt+0x98f0>
  404e40:	add	x26, x26, #0xdf0
  404e44:	stp	x19, x20, [sp, #16]
  404e48:	stp	x27, x28, [sp, #80]
  404e4c:	nop
  404e50:	ldr	w0, [x22]
  404e54:	add	x20, x21, #0x18
  404e58:	add	x28, x21, #0xd8
  404e5c:	cmp	w0, #0x0
  404e60:	ldr	x27, [x21, #8]
  404e64:	cbz	w0, 404ea8 <ferror@plt+0x2798>
  404e68:	b.le	404f38 <ferror@plt+0x2828>
  404e6c:	adrp	x3, 426000 <stdout@@GLIBC_2.17+0x3c78>
  404e70:	mov	x19, #0x0                   	// #0
  404e74:	add	x25, x3, #0xec0
  404e78:	b	404e88 <ferror@plt+0x2778>
  404e7c:	ldr	w0, [x22]
  404e80:	cmp	w0, w19
  404e84:	b.le	404f38 <ferror@plt+0x2828>
  404e88:	ldr	x0, [x25]
  404e8c:	mov	x1, x27
  404e90:	mov	w2, #0x0                   	// #0
  404e94:	ldr	x0, [x0, x19, lsl #3]
  404e98:	add	x19, x19, #0x1
  404e9c:	bl	402520 <fnmatch@plt>
  404ea0:	cbnz	w0, 404e7c <ferror@plt+0x276c>
  404ea4:	ldr	x27, [x21, #8]
  404ea8:	ldr	x0, [sp, #120]
  404eac:	cbz	x0, 404f7c <ferror@plt+0x286c>
  404eb0:	mov	x1, x27
  404eb4:	bl	408dc0 <ferror@plt+0x66b0>
  404eb8:	ldr	x0, [sp, #120]
  404ebc:	mov	x19, #0x0                   	// #0
  404ec0:	bl	408f40 <ferror@plt+0x6830>
  404ec4:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  404ec8:	add	x1, x1, #0xde0
  404ecc:	nop
  404ed0:	ldr	w2, [x20, x19]
  404ed4:	ldr	x0, [sp, #120]
  404ed8:	bl	4092e8 <ferror@plt+0x6bd8>
  404edc:	cmp	x19, #0xb8
  404ee0:	add	x19, x19, #0x8
  404ee4:	b.eq	404ef0 <ferror@plt+0x27e0>  // b.none
  404ee8:	ldr	x1, [x19, x24]
  404eec:	cbnz	x1, 404ed0 <ferror@plt+0x27c0>
  404ef0:	ldr	x0, [sp, #120]
  404ef4:	bl	408f98 <ferror@plt+0x6888>
  404ef8:	ldr	x21, [x21]
  404efc:	cbnz	x21, 404e50 <ferror@plt+0x2740>
  404f00:	ldp	x19, x20, [sp, #16]
  404f04:	ldp	x25, x26, [sp, #64]
  404f08:	ldp	x27, x28, [sp, #80]
  404f0c:	ldr	x0, [sp, #120]
  404f10:	cbz	x0, 404f28 <ferror@plt+0x2818>
  404f14:	bl	408f98 <ferror@plt+0x6888>
  404f18:	ldr	x0, [sp, #120]
  404f1c:	bl	408f98 <ferror@plt+0x6888>
  404f20:	add	x0, sp, #0x78
  404f24:	bl	408d48 <ferror@plt+0x6638>
  404f28:	ldp	x21, x22, [sp, #32]
  404f2c:	ldp	x23, x24, [sp, #48]
  404f30:	ldp	x29, x30, [sp], #128
  404f34:	ret
  404f38:	ldr	w0, [sp, #100]
  404f3c:	cbz	w0, 404ef8 <ferror@plt+0x27e8>
  404f40:	ldr	x0, [sp, #104]
  404f44:	ldr	x27, [x21, #8]
  404f48:	cbz	x0, 404ea8 <ferror@plt+0x2798>
  404f4c:	ldr	w4, [x21, #16]
  404f50:	b	404f58 <ferror@plt+0x2848>
  404f54:	cbz	x0, 404ea8 <ferror@plt+0x2798>
  404f58:	ldr	w2, [x0, #16]
  404f5c:	mov	x3, x0
  404f60:	ldr	x0, [x0]
  404f64:	cmp	w2, w4
  404f68:	b.ne	404f54 <ferror@plt+0x2844>  // b.any
  404f6c:	add	x20, x3, #0x18
  404f70:	add	x28, x3, #0xd8
  404f74:	str	x0, [sp, #104]
  404f78:	b	404ea8 <ferror@plt+0x2798>
  404f7c:	ldr	w2, [x21, #16]
  404f80:	mov	x3, x27
  404f84:	mov	x1, x26
  404f88:	mov	x0, x23
  404f8c:	mov	x19, #0x0                   	// #0
  404f90:	bl	4026d0 <fprintf@plt>
  404f94:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  404f98:	add	x27, x1, #0xdf8
  404f9c:	nop
  404fa0:	ldr	d0, [x28, x19]
  404fa4:	mov	x1, x27
  404fa8:	ldr	x2, [x20, x19]
  404fac:	mov	x0, x23
  404fb0:	fcvtzu	w3, d0
  404fb4:	add	x19, x19, #0x8
  404fb8:	bl	4026d0 <fprintf@plt>
  404fbc:	cmp	x19, #0xc0
  404fc0:	b.ne	404fa0 <ferror@plt+0x2890>  // b.any
  404fc4:	mov	x1, x23
  404fc8:	mov	w0, #0xa                   	// #10
  404fcc:	bl	4021b0 <fputc@plt>
  404fd0:	b	404ef8 <ferror@plt+0x27e8>
  404fd4:	bl	408d10 <ferror@plt+0x6600>
  404fd8:	str	x0, [sp, #120]
  404fdc:	adrp	x2, 426000 <stdout@@GLIBC_2.17+0x3c78>
  404fe0:	ldr	x2, [x2, #3616]
  404fe4:	str	x2, [sp, #104]
  404fe8:	cbz	x0, 404e04 <ferror@plt+0x26f4>
  404fec:	bl	408f40 <ferror@plt+0x6830>
  404ff0:	adrp	x1, 426000 <stdout@@GLIBC_2.17+0x3c78>
  404ff4:	ldr	x0, [sp, #120]
  404ff8:	ldr	w1, [x1, #3804]
  404ffc:	cmp	w1, #0x0
  405000:	cset	w1, ne  // ne = any
  405004:	bl	408db8 <ferror@plt+0x66a8>
  405008:	ldr	x0, [sp, #120]
  40500c:	adrp	x1, 426000 <stdout@@GLIBC_2.17+0x3c78>
  405010:	add	x1, x1, #0xe38
  405014:	bl	408dc0 <ferror@plt+0x66b0>
  405018:	ldr	x0, [sp, #120]
  40501c:	bl	408f40 <ferror@plt+0x6830>
  405020:	b	404e1c <ferror@plt+0x270c>
  405024:	nop
  405028:	stp	x29, x30, [sp, #-288]!
  40502c:	mov	x3, x0
  405030:	mov	x4, x1
  405034:	mov	x29, sp
  405038:	str	x23, [sp, #48]
  40503c:	add	x23, sp, #0xa0
  405040:	mov	x0, x23
  405044:	stp	x21, x22, [sp, #32]
  405048:	mov	x21, x1
  40504c:	mov	x22, x2
  405050:	mov	x1, #0x80                  	// #128
  405054:	adrp	x2, 40d000 <ferror@plt+0xa8f0>
  405058:	add	x2, x2, #0x8b8
  40505c:	bl	4021d0 <snprintf@plt>
  405060:	sub	w0, w0, #0x1
  405064:	cmp	w0, #0x7e
  405068:	b.hi	40516c <ferror@plt+0x2a5c>  // b.pmore
  40506c:	mov	x0, x23
  405070:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  405074:	add	x1, x1, #0x350
  405078:	stp	x19, x20, [sp, #16]
  40507c:	bl	402550 <fopen64@plt>
  405080:	mov	x19, x0
  405084:	cbz	x0, 4051b8 <ferror@plt+0x2aa8>
  405088:	add	x20, sp, #0x50
  40508c:	mov	x2, x0
  405090:	mov	w1, #0x50                  	// #80
  405094:	mov	x0, x20
  405098:	bl	4026e0 <fgets@plt>
  40509c:	cbz	x0, 4051f4 <ferror@plt+0x2ae4>
  4050a0:	mov	x0, x20
  4050a4:	mov	w1, #0xa                   	// #10
  4050a8:	bl	4024f0 <strchr@plt>
  4050ac:	cbz	x0, 4050b4 <ferror@plt+0x29a4>
  4050b0:	strb	wzr, [x0]
  4050b4:	mov	x0, x19
  4050b8:	bl	402220 <fclose@plt>
  4050bc:	add	x1, sp, #0x48
  4050c0:	mov	x0, x20
  4050c4:	mov	w2, #0x0                   	// #0
  4050c8:	bl	402450 <strtol@plt>
  4050cc:	ldr	x1, [sp, #72]
  4050d0:	mov	x19, x0
  4050d4:	ldrb	w0, [x1]
  4050d8:	cmp	w0, #0x0
  4050dc:	ccmp	x20, x1, #0x4, eq  // eq = none
  4050e0:	b.eq	405194 <ferror@plt+0x2a84>  // b.none
  4050e4:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  4050e8:	add	x0, x19, x0
  4050ec:	cmn	x0, #0x3
  4050f0:	b.hi	405110 <ferror@plt+0x2a00>  // b.pmore
  4050f4:	str	x19, [x22]
  4050f8:	mov	w0, #0x0                   	// #0
  4050fc:	ldp	x19, x20, [sp, #16]
  405100:	ldp	x21, x22, [sp, #32]
  405104:	ldr	x23, [sp, #48]
  405108:	ldp	x29, x30, [sp], #288
  40510c:	ret
  405110:	bl	402660 <__errno_location@plt>
  405114:	ldr	w0, [x0]
  405118:	cmp	w0, #0x22
  40511c:	b.ne	4050f4 <ferror@plt+0x29e4>  // b.any
  405120:	adrp	x22, 421000 <ferror@plt+0x1e8f0>
  405124:	ldr	x1, [x22, #3992]
  405128:	ldr	x19, [x1]
  40512c:	bl	4023a0 <strerror@plt>
  405130:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  405134:	mov	x3, x0
  405138:	add	x1, x1, #0x960
  40513c:	mov	x0, x19
  405140:	mov	x2, x23
  405144:	bl	4026d0 <fprintf@plt>
  405148:	ldr	x22, [x22, #3992]
  40514c:	mov	x2, x23
  405150:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  405154:	add	x1, x1, #0x970
  405158:	ldr	x0, [x22]
  40515c:	bl	4026d0 <fprintf@plt>
  405160:	mov	w0, #0xffffffff            	// #-1
  405164:	ldp	x19, x20, [sp, #16]
  405168:	b	405100 <ferror@plt+0x29f0>
  40516c:	adrp	x3, 421000 <ferror@plt+0x1e8f0>
  405170:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  405174:	mov	x2, #0x26                  	// #38
  405178:	add	x0, x0, #0x8d0
  40517c:	ldr	x3, [x3, #3992]
  405180:	mov	x1, #0x1                   	// #1
  405184:	ldr	x3, [x3]
  405188:	bl	402510 <fwrite@plt>
  40518c:	mov	w0, #0xffffffff            	// #-1
  405190:	b	405100 <ferror@plt+0x29f0>
  405194:	adrp	x22, 421000 <ferror@plt+0x1e8f0>
  405198:	mov	x2, x20
  40519c:	mov	x3, x23
  4051a0:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  4051a4:	ldr	x0, [x22, #3992]
  4051a8:	add	x1, x1, #0x938
  4051ac:	ldr	x0, [x0]
  4051b0:	bl	4026d0 <fprintf@plt>
  4051b4:	b	405148 <ferror@plt+0x2a38>
  4051b8:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  4051bc:	ldr	x0, [x0, #3992]
  4051c0:	ldr	x19, [x0]
  4051c4:	bl	402660 <__errno_location@plt>
  4051c8:	ldr	w0, [x0]
  4051cc:	bl	4023a0 <strerror@plt>
  4051d0:	mov	x3, x0
  4051d4:	mov	x2, x23
  4051d8:	mov	x0, x19
  4051dc:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  4051e0:	add	x1, x1, #0x8f8
  4051e4:	bl	4026d0 <fprintf@plt>
  4051e8:	mov	w0, #0xffffffff            	// #-1
  4051ec:	ldp	x19, x20, [sp, #16]
  4051f0:	b	405100 <ferror@plt+0x29f0>
  4051f4:	adrp	x22, 421000 <ferror@plt+0x1e8f0>
  4051f8:	mov	x2, x21
  4051fc:	mov	x3, x23
  405200:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  405204:	ldr	x0, [x22, #3992]
  405208:	add	x1, x1, #0x908
  40520c:	ldr	x0, [x0]
  405210:	bl	4026d0 <fprintf@plt>
  405214:	mov	x0, x19
  405218:	bl	402220 <fclose@plt>
  40521c:	b	405148 <ferror@plt+0x2a38>
  405220:	and	w0, w0, #0xff
  405224:	sub	w1, w0, #0x41
  405228:	and	w1, w1, #0xff
  40522c:	cmp	w1, #0x5
  405230:	b.ls	405260 <ferror@plt+0x2b50>  // b.plast
  405234:	sub	w1, w0, #0x61
  405238:	and	w1, w1, #0xff
  40523c:	cmp	w1, #0x5
  405240:	b.ls	405258 <ferror@plt+0x2b48>  // b.plast
  405244:	sub	w0, w0, #0x30
  405248:	and	w1, w0, #0xff
  40524c:	cmp	w1, #0x9
  405250:	csinv	w0, w0, wzr, ls  // ls = plast
  405254:	ret
  405258:	sub	w0, w0, #0x57
  40525c:	ret
  405260:	sub	w0, w0, #0x37
  405264:	ret
  405268:	cbz	x1, 4052f4 <ferror@plt+0x2be4>
  40526c:	stp	x29, x30, [sp, #-48]!
  405270:	mov	x29, sp
  405274:	stp	x19, x20, [sp, #16]
  405278:	mov	x20, x0
  40527c:	mov	x19, x1
  405280:	ldrb	w0, [x1]
  405284:	cbz	w0, 4052ec <ferror@plt+0x2bdc>
  405288:	add	x1, sp, #0x28
  40528c:	mov	x0, x19
  405290:	bl	402450 <strtol@plt>
  405294:	mov	x1, x0
  405298:	ldr	x2, [sp, #40]
  40529c:	cmp	x2, #0x0
  4052a0:	ccmp	x2, x19, #0x4, ne  // ne = any
  4052a4:	b.eq	4052ec <ferror@plt+0x2bdc>  // b.none
  4052a8:	ldrb	w0, [x2]
  4052ac:	cbnz	w0, 4052ec <ferror@plt+0x2bdc>
  4052b0:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  4052b4:	add	x0, x1, x0
  4052b8:	cmn	x0, #0x3
  4052bc:	mov	w0, #0xffffffff            	// #-1
  4052c0:	b.hi	4052e0 <ferror@plt+0x2bd0>  // b.pmore
  4052c4:	mov	x0, #0x80000000            	// #2147483648
  4052c8:	add	x0, x1, x0
  4052cc:	mov	x2, #0xffffffff            	// #4294967295
  4052d0:	cmp	x0, x2
  4052d4:	b.hi	4052ec <ferror@plt+0x2bdc>  // b.pmore
  4052d8:	mov	w0, #0x0                   	// #0
  4052dc:	str	w1, [x20]
  4052e0:	ldp	x19, x20, [sp, #16]
  4052e4:	ldp	x29, x30, [sp], #48
  4052e8:	ret
  4052ec:	mov	w0, #0xffffffff            	// #-1
  4052f0:	b	4052e0 <ferror@plt+0x2bd0>
  4052f4:	mov	w0, #0xffffffff            	// #-1
  4052f8:	ret
  4052fc:	nop
  405300:	rev	w1, w0
  405304:	neg	w0, w1
  405308:	bics	w0, w0, w1
  40530c:	b.ne	405330 <ferror@plt+0x2c20>  // b.any
  405310:	cbz	w1, 405328 <ferror@plt+0x2c18>
  405314:	nop
  405318:	add	w0, w0, #0x1
  40531c:	lsl	w1, w1, #1
  405320:	cbnz	w1, 405318 <ferror@plt+0x2c08>
  405324:	ret
  405328:	mov	w0, #0x0                   	// #0
  40532c:	ret
  405330:	mov	w0, #0xffffffff            	// #-1
  405334:	ret
  405338:	cbz	x1, 4053b8 <ferror@plt+0x2ca8>
  40533c:	stp	x29, x30, [sp, #-48]!
  405340:	mov	x29, sp
  405344:	stp	x19, x20, [sp, #16]
  405348:	mov	x20, x0
  40534c:	mov	x19, x1
  405350:	ldrb	w0, [x1]
  405354:	cbz	w0, 4053a8 <ferror@plt+0x2c98>
  405358:	add	x1, sp, #0x28
  40535c:	mov	x0, x19
  405360:	bl	4020b0 <strtoul@plt>
  405364:	mov	x1, x0
  405368:	ldr	x2, [sp, #40]
  40536c:	mov	x0, #0xffffffff            	// #4294967295
  405370:	cmp	x1, x0
  405374:	cset	w0, hi  // hi = pmore
  405378:	cmp	x2, #0x0
  40537c:	ccmp	x2, x19, #0x4, ne  // ne = any
  405380:	b.eq	4053a8 <ferror@plt+0x2c98>  // b.none
  405384:	ldrb	w2, [x2]
  405388:	cmp	w2, #0x0
  40538c:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  405390:	b.ne	4053a8 <ferror@plt+0x2c98>  // b.any
  405394:	str	w1, [x20]
  405398:	mov	w0, #0x0                   	// #0
  40539c:	ldp	x19, x20, [sp, #16]
  4053a0:	ldp	x29, x30, [sp], #48
  4053a4:	ret
  4053a8:	mov	w0, #0xffffffff            	// #-1
  4053ac:	ldp	x19, x20, [sp, #16]
  4053b0:	ldp	x29, x30, [sp], #48
  4053b4:	ret
  4053b8:	mov	w0, #0xffffffff            	// #-1
  4053bc:	ret
  4053c0:	stp	x29, x30, [sp, #-80]!
  4053c4:	mov	x29, sp
  4053c8:	stp	x19, x20, [sp, #16]
  4053cc:	mov	x20, x1
  4053d0:	stp	x21, x22, [sp, #32]
  4053d4:	mov	x22, x2
  4053d8:	str	x23, [sp, #48]
  4053dc:	mov	x23, x0
  4053e0:	mov	x0, x1
  4053e4:	mov	w1, #0x2e                  	// #46
  4053e8:	str	d8, [sp, #56]
  4053ec:	bl	4024f0 <strchr@plt>
  4053f0:	cbz	x0, 405500 <ferror@plt+0x2df0>
  4053f4:	add	x1, sp, #0x48
  4053f8:	mov	x0, x20
  4053fc:	bl	402120 <strtod@plt>
  405400:	fcmpe	d0, #0.0
  405404:	fmov	d8, d0
  405408:	b.mi	405590 <ferror@plt+0x2e80>  // b.first
  40540c:	ldr	x21, [sp, #72]
  405410:	cmp	x21, #0x0
  405414:	ccmp	x21, x20, #0x4, ne  // ne = any
  405418:	b.eq	405590 <ferror@plt+0x2e80>  // b.none
  40541c:	mov	x0, #0x7ff0000000000000    	// #9218868437227405312
  405420:	fmov	d0, x0
  405424:	fcmp	d8, d0
  405428:	b.ne	405540 <ferror@plt+0x2e30>  // b.any
  40542c:	bl	402660 <__errno_location@plt>
  405430:	ldr	w0, [x0]
  405434:	cmp	w0, #0x22
  405438:	b.eq	405590 <ferror@plt+0x2e80>  // b.none
  40543c:	mov	w0, #0x1                   	// #1
  405440:	str	w0, [x22]
  405444:	mov	w1, #0xffffffff            	// #-1
  405448:	ldrb	w0, [x21]
  40544c:	cbz	w0, 405588 <ferror@plt+0x2e78>
  405450:	str	wzr, [x22]
  405454:	adrp	x1, 40e000 <ferror@plt+0xb8f0>
  405458:	mov	x0, x21
  40545c:	add	x1, x1, #0x328
  405460:	bl	402350 <strcasecmp@plt>
  405464:	cbz	w0, 405568 <ferror@plt+0x2e58>
  405468:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  40546c:	mov	x0, x21
  405470:	add	x1, x1, #0x988
  405474:	bl	402350 <strcasecmp@plt>
  405478:	cbz	w0, 405568 <ferror@plt+0x2e58>
  40547c:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  405480:	mov	x0, x21
  405484:	add	x1, x1, #0x990
  405488:	bl	402350 <strcasecmp@plt>
  40548c:	cbz	w0, 405568 <ferror@plt+0x2e58>
  405490:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  405494:	mov	x0, x21
  405498:	add	x1, x1, #0x998
  40549c:	bl	402350 <strcasecmp@plt>
  4054a0:	cbz	w0, 4054d0 <ferror@plt+0x2dc0>
  4054a4:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  4054a8:	mov	x0, x21
  4054ac:	add	x1, x1, #0x9a0
  4054b0:	bl	402350 <strcasecmp@plt>
  4054b4:	cbz	w0, 4054d0 <ferror@plt+0x2dc0>
  4054b8:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  4054bc:	mov	x0, x21
  4054c0:	add	x1, x1, #0x9a8
  4054c4:	bl	402350 <strcasecmp@plt>
  4054c8:	cbnz	w0, 405590 <ferror@plt+0x2e80>
  4054cc:	nop
  4054d0:	fcvtzu	w1, d8
  4054d4:	ucvtf	d0, w1
  4054d8:	fcmpe	d0, d8
  4054dc:	b.mi	405588 <ferror@plt+0x2e78>  // b.first
  4054e0:	mov	w0, #0x0                   	// #0
  4054e4:	str	w1, [x23]
  4054e8:	ldp	x19, x20, [sp, #16]
  4054ec:	ldp	x21, x22, [sp, #32]
  4054f0:	ldr	x23, [sp, #48]
  4054f4:	ldr	d8, [sp, #56]
  4054f8:	ldp	x29, x30, [sp], #80
  4054fc:	ret
  405500:	add	x1, sp, #0x48
  405504:	mov	x0, x20
  405508:	mov	w2, #0x0                   	// #0
  40550c:	bl	4020b0 <strtoul@plt>
  405510:	ldr	x21, [sp, #72]
  405514:	mov	x19, x0
  405518:	cmp	x21, #0x0
  40551c:	ccmp	x21, x20, #0x4, ne  // ne = any
  405520:	b.eq	405590 <ferror@plt+0x2e80>  // b.none
  405524:	cmn	x0, #0x1
  405528:	b.ne	40553c <ferror@plt+0x2e2c>  // b.any
  40552c:	bl	402660 <__errno_location@plt>
  405530:	ldr	w0, [x0]
  405534:	cmp	w0, #0x22
  405538:	b.eq	405590 <ferror@plt+0x2e80>  // b.none
  40553c:	ucvtf	d8, x19
  405540:	mov	w0, #0x1                   	// #1
  405544:	str	w0, [x22]
  405548:	ldrb	w0, [x21]
  40554c:	cbz	w0, 4054d0 <ferror@plt+0x2dc0>
  405550:	str	wzr, [x22]
  405554:	adrp	x1, 40e000 <ferror@plt+0xb8f0>
  405558:	mov	x0, x21
  40555c:	add	x1, x1, #0x328
  405560:	bl	402350 <strcasecmp@plt>
  405564:	cbnz	w0, 405468 <ferror@plt+0x2d58>
  405568:	mov	x0, #0x400000000000        	// #70368744177664
  40556c:	movk	x0, #0x408f, lsl #48
  405570:	fmov	d0, x0
  405574:	fmul	d8, d8, d0
  405578:	fcvtzu	w1, d8
  40557c:	ucvtf	d0, w1
  405580:	fcmpe	d0, d8
  405584:	b.pl	4054e0 <ferror@plt+0x2dd0>  // b.nfrst
  405588:	add	w1, w1, #0x1
  40558c:	b	4054e0 <ferror@plt+0x2dd0>
  405590:	mov	w0, #0xffffffff            	// #-1
  405594:	b	4054e8 <ferror@plt+0x2dd8>
  405598:	cbz	x1, 405620 <ferror@plt+0x2f10>
  40559c:	stp	x29, x30, [sp, #-64]!
  4055a0:	mov	x29, sp
  4055a4:	stp	x19, x20, [sp, #16]
  4055a8:	mov	x19, x1
  4055ac:	str	x21, [sp, #32]
  4055b0:	mov	x21, x0
  4055b4:	ldrb	w0, [x1]
  4055b8:	cbz	w0, 405618 <ferror@plt+0x2f08>
  4055bc:	add	x1, sp, #0x38
  4055c0:	mov	x0, x19
  4055c4:	bl	402500 <strtoull@plt>
  4055c8:	mov	x20, x0
  4055cc:	ldr	x1, [sp, #56]
  4055d0:	cmp	x1, #0x0
  4055d4:	ccmp	x1, x19, #0x4, ne  // ne = any
  4055d8:	b.eq	405618 <ferror@plt+0x2f08>  // b.none
  4055dc:	ldrb	w0, [x1]
  4055e0:	cbnz	w0, 405618 <ferror@plt+0x2f08>
  4055e4:	cmn	x20, #0x1
  4055e8:	b.eq	405604 <ferror@plt+0x2ef4>  // b.none
  4055ec:	mov	w0, #0x0                   	// #0
  4055f0:	str	x20, [x21]
  4055f4:	ldp	x19, x20, [sp, #16]
  4055f8:	ldr	x21, [sp, #32]
  4055fc:	ldp	x29, x30, [sp], #64
  405600:	ret
  405604:	bl	402660 <__errno_location@plt>
  405608:	ldr	w0, [x0]
  40560c:	cmp	w0, #0x22
  405610:	b.ne	4055ec <ferror@plt+0x2edc>  // b.any
  405614:	nop
  405618:	mov	w0, #0xffffffff            	// #-1
  40561c:	b	4055f4 <ferror@plt+0x2ee4>
  405620:	mov	w0, #0xffffffff            	// #-1
  405624:	ret
  405628:	cbz	x1, 4056a8 <ferror@plt+0x2f98>
  40562c:	stp	x29, x30, [sp, #-48]!
  405630:	mov	x29, sp
  405634:	stp	x19, x20, [sp, #16]
  405638:	mov	x20, x0
  40563c:	mov	x19, x1
  405640:	ldrb	w0, [x1]
  405644:	cbz	w0, 405698 <ferror@plt+0x2f88>
  405648:	add	x1, sp, #0x28
  40564c:	mov	x0, x19
  405650:	bl	4020b0 <strtoul@plt>
  405654:	mov	x1, x0
  405658:	ldr	x2, [sp, #40]
  40565c:	mov	x0, #0xffffffff            	// #4294967295
  405660:	cmp	x1, x0
  405664:	cset	w0, hi  // hi = pmore
  405668:	cmp	x2, #0x0
  40566c:	ccmp	x19, x2, #0x4, ne  // ne = any
  405670:	b.eq	405698 <ferror@plt+0x2f88>  // b.none
  405674:	ldrb	w2, [x2]
  405678:	cmp	w2, #0x0
  40567c:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  405680:	b.ne	405698 <ferror@plt+0x2f88>  // b.any
  405684:	str	w1, [x20]
  405688:	mov	w0, #0x0                   	// #0
  40568c:	ldp	x19, x20, [sp, #16]
  405690:	ldp	x29, x30, [sp], #48
  405694:	ret
  405698:	mov	w0, #0xffffffff            	// #-1
  40569c:	ldp	x19, x20, [sp, #16]
  4056a0:	ldp	x29, x30, [sp], #48
  4056a4:	ret
  4056a8:	mov	w0, #0xffffffff            	// #-1
  4056ac:	ret
  4056b0:	cbz	x1, 405730 <ferror@plt+0x3020>
  4056b4:	stp	x29, x30, [sp, #-48]!
  4056b8:	mov	x29, sp
  4056bc:	stp	x19, x20, [sp, #16]
  4056c0:	mov	x20, x0
  4056c4:	mov	x19, x1
  4056c8:	ldrb	w0, [x1]
  4056cc:	cbz	w0, 405720 <ferror@plt+0x3010>
  4056d0:	add	x1, sp, #0x28
  4056d4:	mov	x0, x19
  4056d8:	bl	4020b0 <strtoul@plt>
  4056dc:	mov	x1, x0
  4056e0:	ldr	x2, [sp, #40]
  4056e4:	mov	x0, #0xffff                	// #65535
  4056e8:	cmp	x1, x0
  4056ec:	cset	w0, hi  // hi = pmore
  4056f0:	cmp	x2, #0x0
  4056f4:	ccmp	x2, x19, #0x4, ne  // ne = any
  4056f8:	b.eq	405720 <ferror@plt+0x3010>  // b.none
  4056fc:	ldrb	w2, [x2]
  405700:	cmp	w2, #0x0
  405704:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  405708:	b.ne	405720 <ferror@plt+0x3010>  // b.any
  40570c:	strh	w1, [x20]
  405710:	mov	w0, #0x0                   	// #0
  405714:	ldp	x19, x20, [sp, #16]
  405718:	ldp	x29, x30, [sp], #48
  40571c:	ret
  405720:	mov	w0, #0xffffffff            	// #-1
  405724:	ldp	x19, x20, [sp, #16]
  405728:	ldp	x29, x30, [sp], #48
  40572c:	ret
  405730:	mov	w0, #0xffffffff            	// #-1
  405734:	ret
  405738:	cbz	x1, 4057b4 <ferror@plt+0x30a4>
  40573c:	stp	x29, x30, [sp, #-48]!
  405740:	mov	x29, sp
  405744:	stp	x19, x20, [sp, #16]
  405748:	mov	x20, x0
  40574c:	mov	x19, x1
  405750:	ldrb	w0, [x1]
  405754:	cbz	w0, 4057a4 <ferror@plt+0x3094>
  405758:	add	x1, sp, #0x28
  40575c:	mov	x0, x19
  405760:	bl	4020b0 <strtoul@plt>
  405764:	cmp	x0, #0xff
  405768:	ldr	x2, [sp, #40]
  40576c:	mov	x1, x0
  405770:	cset	w0, hi  // hi = pmore
  405774:	cmp	x2, #0x0
  405778:	ccmp	x2, x19, #0x4, ne  // ne = any
  40577c:	b.eq	4057a4 <ferror@plt+0x3094>  // b.none
  405780:	ldrb	w2, [x2]
  405784:	cmp	w2, #0x0
  405788:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  40578c:	b.ne	4057a4 <ferror@plt+0x3094>  // b.any
  405790:	strb	w1, [x20]
  405794:	mov	w0, #0x0                   	// #0
  405798:	ldp	x19, x20, [sp, #16]
  40579c:	ldp	x29, x30, [sp], #48
  4057a0:	ret
  4057a4:	mov	w0, #0xffffffff            	// #-1
  4057a8:	ldp	x19, x20, [sp, #16]
  4057ac:	ldp	x29, x30, [sp], #48
  4057b0:	ret
  4057b4:	mov	w0, #0xffffffff            	// #-1
  4057b8:	ret
  4057bc:	nop
  4057c0:	stp	x29, x30, [sp, #-64]!
  4057c4:	mov	x29, sp
  4057c8:	stp	x19, x20, [sp, #16]
  4057cc:	mov	x19, x1
  4057d0:	stp	x21, x22, [sp, #32]
  4057d4:	mov	x22, x0
  4057d8:	mov	w21, w2
  4057dc:	bl	402660 <__errno_location@plt>
  4057e0:	str	wzr, [x0]
  4057e4:	cbz	x19, 405858 <ferror@plt+0x3148>
  4057e8:	mov	x20, x0
  4057ec:	ldrb	w0, [x19]
  4057f0:	cbz	w0, 405858 <ferror@plt+0x3148>
  4057f4:	mov	w2, w21
  4057f8:	add	x1, sp, #0x38
  4057fc:	mov	x0, x19
  405800:	bl	402100 <strtoll@plt>
  405804:	ldr	x2, [sp, #56]
  405808:	mov	x1, x0
  40580c:	cmp	x2, #0x0
  405810:	ccmp	x2, x19, #0x4, ne  // ne = any
  405814:	b.eq	405858 <ferror@plt+0x3148>  // b.none
  405818:	ldrb	w0, [x2]
  40581c:	cbnz	w0, 405858 <ferror@plt+0x3148>
  405820:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  405824:	add	x0, x1, x0
  405828:	cmn	x0, #0x3
  40582c:	b.hi	405848 <ferror@plt+0x3138>  // b.pmore
  405830:	mov	w0, #0x0                   	// #0
  405834:	str	x1, [x22]
  405838:	ldp	x19, x20, [sp, #16]
  40583c:	ldp	x21, x22, [sp, #32]
  405840:	ldp	x29, x30, [sp], #64
  405844:	ret
  405848:	ldr	w0, [x20]
  40584c:	cmp	w0, #0x22
  405850:	b.ne	405830 <ferror@plt+0x3120>  // b.any
  405854:	nop
  405858:	mov	w0, #0xffffffff            	// #-1
  40585c:	b	405838 <ferror@plt+0x3128>
  405860:	stp	x29, x30, [sp, #-64]!
  405864:	mov	x29, sp
  405868:	stp	x19, x20, [sp, #16]
  40586c:	mov	x19, x1
  405870:	mov	w20, w2
  405874:	str	x21, [sp, #32]
  405878:	mov	x21, x0
  40587c:	bl	402660 <__errno_location@plt>
  405880:	str	wzr, [x0]
  405884:	cbz	x19, 4058fc <ferror@plt+0x31ec>
  405888:	ldrb	w0, [x19]
  40588c:	cbz	w0, 4058fc <ferror@plt+0x31ec>
  405890:	mov	w2, w20
  405894:	add	x1, sp, #0x38
  405898:	mov	x0, x19
  40589c:	bl	402450 <strtol@plt>
  4058a0:	ldr	x2, [sp, #56]
  4058a4:	mov	x1, x0
  4058a8:	cmp	x2, #0x0
  4058ac:	ccmp	x2, x19, #0x4, ne  // ne = any
  4058b0:	b.eq	4058fc <ferror@plt+0x31ec>  // b.none
  4058b4:	ldrb	w0, [x2]
  4058b8:	cbnz	w0, 4058fc <ferror@plt+0x31ec>
  4058bc:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  4058c0:	add	x0, x1, x0
  4058c4:	cmn	x0, #0x3
  4058c8:	mov	w0, #0xffffffff            	// #-1
  4058cc:	b.hi	4058ec <ferror@plt+0x31dc>  // b.pmore
  4058d0:	mov	x0, #0x80000000            	// #2147483648
  4058d4:	add	x0, x1, x0
  4058d8:	mov	x2, #0xffffffff            	// #4294967295
  4058dc:	cmp	x0, x2
  4058e0:	b.hi	4058fc <ferror@plt+0x31ec>  // b.pmore
  4058e4:	mov	w0, #0x0                   	// #0
  4058e8:	str	w1, [x21]
  4058ec:	ldp	x19, x20, [sp, #16]
  4058f0:	ldr	x21, [sp, #32]
  4058f4:	ldp	x29, x30, [sp], #64
  4058f8:	ret
  4058fc:	mov	w0, #0xffffffff            	// #-1
  405900:	b	4058ec <ferror@plt+0x31dc>
  405904:	nop
  405908:	stp	x29, x30, [sp, #-48]!
  40590c:	mov	x29, sp
  405910:	str	x19, [sp, #16]
  405914:	mov	x19, x0
  405918:	add	x0, sp, #0x28
  40591c:	bl	405598 <ferror@plt+0x2e88>
  405920:	cbnz	w0, 40593c <ferror@plt+0x322c>
  405924:	ldr	x1, [sp, #40]
  405928:	rev	w2, w1
  40592c:	lsr	x1, x1, #32
  405930:	rev	w1, w1
  405934:	orr	x1, x1, x2, lsl #32
  405938:	str	x1, [x19]
  40593c:	ldr	x19, [sp, #16]
  405940:	ldp	x29, x30, [sp], #48
  405944:	ret
  405948:	stp	x29, x30, [sp, #-48]!
  40594c:	mov	x29, sp
  405950:	str	x19, [sp, #16]
  405954:	mov	x19, x0
  405958:	add	x0, sp, #0x2c
  40595c:	bl	405628 <ferror@plt+0x2f18>
  405960:	cbnz	w0, 405970 <ferror@plt+0x3260>
  405964:	ldr	w1, [sp, #44]
  405968:	rev	w1, w1
  40596c:	str	w1, [x19]
  405970:	ldr	x19, [sp, #16]
  405974:	ldp	x29, x30, [sp], #48
  405978:	ret
  40597c:	nop
  405980:	stp	x29, x30, [sp, #-48]!
  405984:	mov	x29, sp
  405988:	str	x19, [sp, #16]
  40598c:	mov	x19, x0
  405990:	add	x0, sp, #0x2e
  405994:	bl	4056b0 <ferror@plt+0x2fa0>
  405998:	cbnz	w0, 4059a8 <ferror@plt+0x3298>
  40599c:	ldrh	w1, [sp, #46]
  4059a0:	rev16	w1, w1
  4059a4:	strh	w1, [x19]
  4059a8:	ldr	x19, [sp, #16]
  4059ac:	ldp	x29, x30, [sp], #48
  4059b0:	ret
  4059b4:	nop
  4059b8:	stp	x29, x30, [sp, #-80]!
  4059bc:	mov	x29, sp
  4059c0:	stp	x19, x20, [sp, #16]
  4059c4:	mov	x19, x1
  4059c8:	mov	w20, #0x0                   	// #0
  4059cc:	stp	x21, x22, [sp, #32]
  4059d0:	mov	x22, x0
  4059d4:	add	x21, sp, #0x40
  4059d8:	stp	x23, x24, [sp, #48]
  4059dc:	add	x24, sp, #0x48
  4059e0:	mov	x23, #0xffff                	// #65535
  4059e4:	mov	x1, x24
  4059e8:	mov	x0, x19
  4059ec:	mov	w2, #0x10                  	// #16
  4059f0:	bl	4020b0 <strtoul@plt>
  4059f4:	rev16	w4, w0
  4059f8:	cmp	x0, x23
  4059fc:	b.hi	405a30 <ferror@plt+0x3320>  // b.pmore
  405a00:	ldr	x2, [sp, #72]
  405a04:	cmp	x2, x19
  405a08:	b.eq	405a30 <ferror@plt+0x3320>  // b.none
  405a0c:	ldrb	w3, [x2]
  405a10:	add	x19, x2, #0x1
  405a14:	strh	w4, [x21]
  405a18:	add	x21, x21, #0x2
  405a1c:	cmp	w3, #0x3a
  405a20:	ccmp	w20, #0x3, #0x4, eq  // eq = none
  405a24:	add	w20, w20, #0x1
  405a28:	cbz	w3, 405a48 <ferror@plt+0x3338>
  405a2c:	b.ne	4059e4 <ferror@plt+0x32d4>  // b.any
  405a30:	mov	w0, #0xffffffff            	// #-1
  405a34:	ldp	x19, x20, [sp, #16]
  405a38:	ldp	x21, x22, [sp, #32]
  405a3c:	ldp	x23, x24, [sp, #48]
  405a40:	ldp	x29, x30, [sp], #80
  405a44:	ret
  405a48:	ldr	x1, [sp, #64]
  405a4c:	mov	w0, #0x1                   	// #1
  405a50:	str	x1, [x22]
  405a54:	b	405a34 <ferror@plt+0x3324>
  405a58:	sub	w0, w0, #0x2
  405a5c:	cmp	w0, #0x1a
  405a60:	b.hi	405a74 <ferror@plt+0x3364>  // b.pmore
  405a64:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  405a68:	add	x1, x1, #0xe18
  405a6c:	ldr	w0, [x1, w0, uxtw #2]
  405a70:	ret
  405a74:	mov	w0, #0x0                   	// #0
  405a78:	ret
  405a7c:	nop
  405a80:	stp	x29, x30, [sp, #-80]!
  405a84:	mov	x29, sp
  405a88:	stp	x21, x22, [sp, #32]
  405a8c:	mov	w21, w2
  405a90:	mov	x2, #0x108                 	// #264
  405a94:	stp	x19, x20, [sp, #16]
  405a98:	mov	x20, x1
  405a9c:	mov	x19, x0
  405aa0:	mov	w1, #0x0                   	// #0
  405aa4:	bl	4022e0 <memset@plt>
  405aa8:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  405aac:	mov	x0, x20
  405ab0:	add	x1, x1, #0x9b0
  405ab4:	bl	402430 <strcmp@plt>
  405ab8:	cbnz	w0, 405b44 <ferror@plt+0x3434>
  405abc:	and	w0, w21, #0xffffffef
  405ac0:	cmp	w0, #0xc
  405ac4:	b.eq	405c4c <ferror@plt+0x353c>  // b.none
  405ac8:	strh	w21, [x19, #6]
  405acc:	and	w0, w21, #0xffff
  405ad0:	bl	405a58 <ferror@plt+0x3348>
  405ad4:	cmp	w0, #0x0
  405ad8:	add	w1, w0, #0x7
  405adc:	ldrh	w2, [x19]
  405ae0:	csel	w1, w1, w0, lt  // lt = tstop
  405ae4:	ldrh	w0, [x19, #6]
  405ae8:	orr	w2, w2, #0x1
  405aec:	mov	w3, #0xfffffffe            	// #-2
  405af0:	asr	w1, w1, #3
  405af4:	strh	w2, [x19]
  405af8:	strh	w1, [x19, #2]
  405afc:	strh	w3, [x19, #4]
  405b00:	cmp	w0, #0x2
  405b04:	b.eq	405b7c <ferror@plt+0x346c>  // b.none
  405b08:	cmp	w0, #0xa
  405b0c:	b.ne	405c10 <ferror@plt+0x3500>  // b.any
  405b10:	ldr	w0, [x19, #8]
  405b14:	ldrh	w1, [x19]
  405b18:	cbz	w0, 405c24 <ferror@plt+0x3514>
  405b1c:	ldrb	w0, [x19, #8]
  405b20:	cmp	w0, #0xff
  405b24:	b.eq	405b94 <ferror@plt+0x3484>  // b.none
  405b28:	orr	w1, w1, #0x2
  405b2c:	strh	w1, [x19]
  405b30:	mov	w0, #0x0                   	// #0
  405b34:	ldp	x19, x20, [sp, #16]
  405b38:	ldp	x21, x22, [sp, #32]
  405b3c:	ldp	x29, x30, [sp], #80
  405b40:	ret
  405b44:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  405b48:	mov	x0, x20
  405b4c:	add	x1, x1, #0x9b8
  405b50:	bl	402430 <strcmp@plt>
  405b54:	cbnz	w0, 405ba8 <ferror@plt+0x3498>
  405b58:	and	w0, w21, #0xffffffef
  405b5c:	cmp	w0, #0xc
  405b60:	b.eq	405c4c <ferror@plt+0x353c>  // b.none
  405b64:	and	w0, w21, #0xffff
  405b68:	mov	w1, #0xfffffffe            	// #-2
  405b6c:	strh	w1, [x19, #4]
  405b70:	cmp	w0, #0x2
  405b74:	strh	w0, [x19, #6]
  405b78:	b.ne	405b08 <ferror@plt+0x33f8>  // b.any
  405b7c:	ldr	w0, [x19, #8]
  405b80:	ldrh	w1, [x19]
  405b84:	cbz	w0, 405c40 <ferror@plt+0x3530>
  405b88:	and	w0, w0, #0xf0
  405b8c:	cmp	w0, #0xe0
  405b90:	b.ne	405b28 <ferror@plt+0x3418>  // b.any
  405b94:	mov	w2, #0xa                   	// #10
  405b98:	mov	w0, #0x0                   	// #0
  405b9c:	orr	w1, w1, w2
  405ba0:	strh	w1, [x19]
  405ba4:	b	405c14 <ferror@plt+0x3504>
  405ba8:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  405bac:	mov	x0, x20
  405bb0:	add	x1, x1, #0x9c0
  405bb4:	bl	402430 <strcmp@plt>
  405bb8:	cbz	w0, 405b58 <ferror@plt+0x3448>
  405bbc:	cmp	w21, #0x11
  405bc0:	b.eq	405cd4 <ferror@plt+0x35c4>  // b.none
  405bc4:	mov	x0, x20
  405bc8:	mov	w1, #0x3a                  	// #58
  405bcc:	bl	4024f0 <strchr@plt>
  405bd0:	cbz	x0, 405c54 <ferror@plt+0x3544>
  405bd4:	mov	w0, #0xa                   	// #10
  405bd8:	strh	w0, [x19, #6]
  405bdc:	cmp	w21, #0x0
  405be0:	ccmp	w21, #0xa, #0x4, ne  // ne = any
  405be4:	b.ne	405c4c <ferror@plt+0x353c>  // b.any
  405be8:	mov	x1, x20
  405bec:	add	x2, x19, #0x8
  405bf0:	mov	w0, #0xa                   	// #10
  405bf4:	bl	4024a0 <inet_pton@plt>
  405bf8:	cmp	w0, #0x0
  405bfc:	b.le	405c4c <ferror@plt+0x353c>
  405c00:	mov	w1, #0xffff0010            	// #-65520
  405c04:	ldrh	w0, [x19, #6]
  405c08:	stur	w1, [x19, #2]
  405c0c:	b	405b00 <ferror@plt+0x33f0>
  405c10:	mov	w0, #0x0                   	// #0
  405c14:	ldp	x19, x20, [sp, #16]
  405c18:	ldp	x21, x22, [sp, #32]
  405c1c:	ldp	x29, x30, [sp], #80
  405c20:	ret
  405c24:	ldr	w0, [x19, #12]
  405c28:	cbnz	w0, 405b1c <ferror@plt+0x340c>
  405c2c:	ldr	w0, [x19, #16]
  405c30:	cbnz	w0, 405b1c <ferror@plt+0x340c>
  405c34:	ldr	w0, [x19, #20]
  405c38:	cbnz	w0, 405b1c <ferror@plt+0x340c>
  405c3c:	nop
  405c40:	orr	w1, w1, #0x6
  405c44:	strh	w1, [x19]
  405c48:	b	405c14 <ferror@plt+0x3504>
  405c4c:	mov	w0, #0xffffffff            	// #-1
  405c50:	b	405c14 <ferror@plt+0x3504>
  405c54:	cmp	w21, #0x1c
  405c58:	b.eq	405d18 <ferror@plt+0x3608>  // b.none
  405c5c:	mov	w0, #0x2                   	// #2
  405c60:	strh	w0, [x19, #6]
  405c64:	tst	w21, #0xfffffffd
  405c68:	b.ne	405c4c <ferror@plt+0x353c>  // b.any
  405c6c:	add	x22, x19, #0x8
  405c70:	str	x23, [sp, #48]
  405c74:	add	x23, sp, #0x48
  405c78:	mov	x21, #0x0                   	// #0
  405c7c:	mov	x1, x23
  405c80:	mov	x0, x20
  405c84:	mov	w2, #0x0                   	// #0
  405c88:	bl	4020b0 <strtoul@plt>
  405c8c:	cmp	x0, #0xff
  405c90:	b.hi	405cc8 <ferror@plt+0x35b8>  // b.pmore
  405c94:	ldr	x2, [sp, #72]
  405c98:	cmp	x2, x20
  405c9c:	b.eq	405cc8 <ferror@plt+0x35b8>  // b.none
  405ca0:	strb	w0, [x22, x21]
  405ca4:	add	x20, x2, #0x1
  405ca8:	ldrb	w2, [x2]
  405cac:	cmp	w2, #0x2e
  405cb0:	cset	w0, ne  // ne = any
  405cb4:	cmp	w21, #0x3
  405cb8:	cbz	w2, 405d04 <ferror@plt+0x35f4>
  405cbc:	csinc	w0, w0, wzr, ne  // ne = any
  405cc0:	add	x21, x21, #0x1
  405cc4:	cbz	w0, 405c7c <ferror@plt+0x356c>
  405cc8:	mov	w0, #0xffffffff            	// #-1
  405ccc:	ldr	x23, [sp, #48]
  405cd0:	b	405c14 <ferror@plt+0x3504>
  405cd4:	mov	x2, x20
  405cd8:	add	x0, x19, #0x8
  405cdc:	mov	w1, #0x100                 	// #256
  405ce0:	bl	4089e0 <ferror@plt+0x62d0>
  405ce4:	tbnz	w0, #31, 405c4c <ferror@plt+0x353c>
  405ce8:	and	w1, w0, #0xffff
  405cec:	mov	w0, #0x0                   	// #0
  405cf0:	strh	w1, [x19, #2]
  405cf4:	ubfiz	w1, w1, #3, #13
  405cf8:	strh	w1, [x19, #4]
  405cfc:	strh	w21, [x19, #6]
  405d00:	b	405c14 <ferror@plt+0x3504>
  405d04:	mov	w1, #0xffff0004            	// #-65532
  405d08:	stur	w1, [x19, #2]
  405d0c:	ldrh	w0, [x19, #6]
  405d10:	ldr	x23, [sp, #48]
  405d14:	b	405b00 <ferror@plt+0x33f0>
  405d18:	strh	w21, [x19, #6]
  405d1c:	mov	x1, x20
  405d20:	mov	w0, w21
  405d24:	add	x2, x19, #0x8
  405d28:	mov	x3, #0x100                 	// #256
  405d2c:	bl	40a2a8 <ferror@plt+0x7b98>
  405d30:	cmp	w0, #0x0
  405d34:	b.le	405c4c <ferror@plt+0x353c>
  405d38:	mov	w1, #0x4                   	// #4
  405d3c:	add	x2, x19, #0x4
  405d40:	movk	w1, #0x14, lsl #16
  405d44:	mov	x0, #0x1                   	// #1
  405d48:	stur	w1, [x19, #2]
  405d4c:	b	405d5c <ferror@plt+0x364c>
  405d50:	add	x0, x0, #0x1
  405d54:	cmp	x0, #0x41
  405d58:	b.eq	405d78 <ferror@plt+0x3668>  // b.none
  405d5c:	ldr	w1, [x2, x0, lsl #2]
  405d60:	rev	w1, w1
  405d64:	tbz	w1, #8, 405d50 <ferror@plt+0x3640>
  405d68:	ubfiz	w1, w0, #2, #14
  405d6c:	ldrh	w0, [x19, #6]
  405d70:	strh	w1, [x19, #2]
  405d74:	b	405b00 <ferror@plt+0x33f0>
  405d78:	ldrh	w0, [x19, #6]
  405d7c:	b	405b00 <ferror@plt+0x33f0>
  405d80:	stp	x29, x30, [sp, #-320]!
  405d84:	mov	w2, #0x0                   	// #0
  405d88:	mov	x29, sp
  405d8c:	stp	x19, x20, [sp, #16]
  405d90:	mov	x20, x1
  405d94:	str	x21, [sp, #32]
  405d98:	mov	x21, x0
  405d9c:	bl	405338 <ferror@plt+0x2c28>
  405da0:	mov	w19, w0
  405da4:	cbnz	w0, 405dbc <ferror@plt+0x36ac>
  405da8:	mov	w0, w19
  405dac:	ldp	x19, x20, [sp, #16]
  405db0:	ldr	x21, [sp, #32]
  405db4:	ldp	x29, x30, [sp], #320
  405db8:	ret
  405dbc:	mov	x1, x20
  405dc0:	add	x0, sp, #0x38
  405dc4:	mov	w2, #0x2                   	// #2
  405dc8:	bl	405a80 <ferror@plt+0x3370>
  405dcc:	mov	w19, w0
  405dd0:	cbnz	w0, 405e04 <ferror@plt+0x36f4>
  405dd4:	ldrh	w0, [sp, #62]
  405dd8:	cmp	w0, #0x2
  405ddc:	b.ne	405e04 <ferror@plt+0x36f4>  // b.any
  405de0:	ldr	w0, [sp, #64]
  405de4:	bl	405300 <ferror@plt+0x2bf0>
  405de8:	tbnz	w0, #31, 405e04 <ferror@plt+0x36f4>
  405dec:	str	w0, [x21]
  405df0:	mov	w0, w19
  405df4:	ldp	x19, x20, [sp, #16]
  405df8:	ldr	x21, [sp, #32]
  405dfc:	ldp	x29, x30, [sp], #320
  405e00:	ret
  405e04:	mov	w19, #0xffffffff            	// #-1
  405e08:	b	405da8 <ferror@plt+0x3698>
  405e0c:	nop
  405e10:	stp	x29, x30, [sp, #-64]!
  405e14:	mov	x29, sp
  405e18:	stp	x19, x20, [sp, #16]
  405e1c:	mov	x19, x0
  405e20:	mov	x0, x1
  405e24:	stp	x21, x22, [sp, #32]
  405e28:	mov	x21, x1
  405e2c:	mov	w22, w2
  405e30:	mov	w1, #0x2f                  	// #47
  405e34:	bl	4024f0 <strchr@plt>
  405e38:	cbz	x0, 405ed0 <ferror@plt+0x37c0>
  405e3c:	mov	x20, x0
  405e40:	strb	wzr, [x0]
  405e44:	mov	x1, x21
  405e48:	mov	w2, w22
  405e4c:	mov	x0, x19
  405e50:	bl	405a80 <ferror@plt+0x3370>
  405e54:	mov	w1, #0x2f                  	// #47
  405e58:	strb	w1, [x20]
  405e5c:	cbz	w0, 405e70 <ferror@plt+0x3760>
  405e60:	ldp	x19, x20, [sp, #16]
  405e64:	ldp	x21, x22, [sp, #32]
  405e68:	ldp	x29, x30, [sp], #64
  405e6c:	ret
  405e70:	ldrh	w0, [x19, #6]
  405e74:	bl	405a58 <ferror@plt+0x3348>
  405e78:	mov	w21, w0
  405e7c:	ldrsh	w1, [x19, #4]
  405e80:	cmn	w1, #0x2
  405e84:	b.eq	405f10 <ferror@plt+0x3800>  // b.none
  405e88:	add	x1, x20, #0x1
  405e8c:	add	x0, sp, #0x3c
  405e90:	bl	405d80 <ferror@plt+0x3670>
  405e94:	cbnz	w0, 405f10 <ferror@plt+0x3800>
  405e98:	ldr	w1, [sp, #60]
  405e9c:	cmp	w1, w21
  405ea0:	b.hi	405f10 <ferror@plt+0x3800>  // b.pmore
  405ea4:	sxth	w1, w1
  405ea8:	mov	w2, #0x1                   	// #1
  405eac:	ldrh	w3, [x19]
  405eb0:	mov	w0, #0x0                   	// #0
  405eb4:	strh	w1, [x19, #4]
  405eb8:	orr	w1, w2, w3
  405ebc:	strh	w1, [x19]
  405ec0:	ldp	x19, x20, [sp, #16]
  405ec4:	ldp	x21, x22, [sp, #32]
  405ec8:	ldp	x29, x30, [sp], #64
  405ecc:	ret
  405ed0:	mov	w2, w22
  405ed4:	mov	x1, x21
  405ed8:	mov	x0, x19
  405edc:	bl	405a80 <ferror@plt+0x3370>
  405ee0:	cbnz	w0, 405e60 <ferror@plt+0x3750>
  405ee4:	ldrh	w0, [x19, #6]
  405ee8:	bl	405a58 <ferror@plt+0x3348>
  405eec:	ldrsh	w1, [x19, #4]
  405ef0:	cmn	w1, #0x2
  405ef4:	b.eq	405f04 <ferror@plt+0x37f4>  // b.none
  405ef8:	sxth	w1, w0
  405efc:	mov	w2, #0x0                   	// #0
  405f00:	b	405eac <ferror@plt+0x379c>
  405f04:	mov	w1, #0x0                   	// #0
  405f08:	mov	w2, #0x0                   	// #0
  405f0c:	b	405eac <ferror@plt+0x379c>
  405f10:	mov	w0, #0xffffffff            	// #-1
  405f14:	b	405e60 <ferror@plt+0x3750>
  405f18:	mov	x3, x0
  405f1c:	ldrh	w0, [x1]
  405f20:	sub	w0, w0, #0x4
  405f24:	cmp	w0, #0xa
  405f28:	b.eq	406000 <ferror@plt+0x38f0>  // b.none
  405f2c:	b.hi	405f90 <ferror@plt+0x3880>  // b.pmore
  405f30:	cmp	w0, #0x2
  405f34:	b.eq	40606c <ferror@plt+0x395c>  // b.none
  405f38:	cmp	w0, #0x4
  405f3c:	b.ne	405ff8 <ferror@plt+0x38e8>  // b.any
  405f40:	mov	w4, #0x2                   	// #2
  405f44:	strh	w0, [x3, #2]
  405f48:	strh	w4, [x3, #6]
  405f4c:	ldr	w0, [x1, #4]
  405f50:	str	w0, [x3, #8]
  405f54:	cbz	w2, 405f60 <ferror@plt+0x3850>
  405f58:	cmp	w2, #0x2
  405f5c:	b.ne	4060a0 <ferror@plt+0x3990>  // b.any
  405f60:	mov	w0, #0xffffffff            	// #-1
  405f64:	strh	w0, [x3, #4]
  405f68:	ldr	w0, [x3, #8]
  405f6c:	strh	wzr, [x3]
  405f70:	cbz	w0, 405fe8 <ferror@plt+0x38d8>
  405f74:	and	w0, w0, #0xf0
  405f78:	cmp	w0, #0xe0
  405f7c:	b.eq	40605c <ferror@plt+0x394c>  // b.none
  405f80:	mov	w1, #0x2                   	// #2
  405f84:	mov	w0, #0x0                   	// #0
  405f88:	strh	w1, [x3]
  405f8c:	ret
  405f90:	cmp	w0, #0x10
  405f94:	b.ne	405ff8 <ferror@plt+0x38e8>  // b.any
  405f98:	add	x1, x1, #0x4
  405f9c:	mov	w4, #0xa                   	// #10
  405fa0:	strh	w0, [x3, #2]
  405fa4:	strh	w4, [x3, #6]
  405fa8:	ldp	x0, x1, [x1]
  405fac:	stp	x0, x1, [x3, #8]
  405fb0:	cbz	w2, 405fbc <ferror@plt+0x38ac>
  405fb4:	cmp	w2, #0xa
  405fb8:	b.ne	4060a0 <ferror@plt+0x3990>  // b.any
  405fbc:	mov	w0, #0xffffffff            	// #-1
  405fc0:	strh	w0, [x3, #4]
  405fc4:	ldr	w0, [x3, #8]
  405fc8:	strh	wzr, [x3]
  405fcc:	cbnz	w0, 406050 <ferror@plt+0x3940>
  405fd0:	ldr	w0, [x3, #12]
  405fd4:	cbnz	w0, 406050 <ferror@plt+0x3940>
  405fd8:	ldr	w0, [x3, #16]
  405fdc:	cbnz	w0, 406050 <ferror@plt+0x3940>
  405fe0:	ldr	w0, [x3, #20]
  405fe4:	cbnz	w0, 406050 <ferror@plt+0x3940>
  405fe8:	mov	w1, #0x6                   	// #6
  405fec:	mov	w0, #0x0                   	// #0
  405ff0:	strh	w1, [x3]
  405ff4:	ret
  405ff8:	mov	w0, #0xffffffff            	// #-1
  405ffc:	ret
  406000:	mov	w4, #0x4                   	// #4
  406004:	strh	w0, [x3, #2]
  406008:	strh	w4, [x3, #6]
  40600c:	mov	w0, #0x4                   	// #4
  406010:	mov	w4, w0
  406014:	ldur	x5, [x1, #4]
  406018:	str	x5, [x3, #8]
  40601c:	ldrh	w1, [x1, #12]
  406020:	strh	w1, [x3, #16]
  406024:	cbz	w2, 40608c <ferror@plt+0x397c>
  406028:	cmp	w2, w0
  40602c:	b.ne	4060a0 <ferror@plt+0x3990>  // b.any
  406030:	mov	w0, #0xffffffff            	// #-1
  406034:	strh	wzr, [x3]
  406038:	strh	w0, [x3, #4]
  40603c:	cmp	w4, #0xa
  406040:	mov	w0, #0x0                   	// #0
  406044:	b.ne	405f8c <ferror@plt+0x387c>  // b.any
  406048:	ldr	w0, [x3, #8]
  40604c:	cbz	w0, 405fd0 <ferror@plt+0x38c0>
  406050:	ldrb	w0, [x3, #8]
  406054:	cmp	w0, #0xff
  406058:	b.ne	405f80 <ferror@plt+0x3870>  // b.any
  40605c:	mov	w1, #0xa                   	// #10
  406060:	mov	w0, #0x0                   	// #0
  406064:	strh	w1, [x3]
  406068:	ret
  40606c:	mov	w4, #0xc                   	// #12
  406070:	strh	w0, [x3, #2]
  406074:	strh	w4, [x3, #6]
  406078:	mov	w0, #0xc                   	// #12
  40607c:	mov	w4, w0
  406080:	ldrh	w1, [x1, #4]
  406084:	strh	w1, [x3, #8]
  406088:	cbnz	w2, 406028 <ferror@plt+0x3918>
  40608c:	mov	w1, #0xffffffff            	// #-1
  406090:	mov	w0, #0x0                   	// #0
  406094:	strh	wzr, [x3]
  406098:	strh	w1, [x3, #4]
  40609c:	ret
  4060a0:	mov	w0, #0xfffffffe            	// #-2
  4060a4:	ret
  4060a8:	stp	x29, x30, [sp, #-304]!
  4060ac:	mov	w2, #0x2                   	// #2
  4060b0:	mov	x29, sp
  4060b4:	str	x19, [sp, #16]
  4060b8:	mov	x19, x0
  4060bc:	mov	x1, x19
  4060c0:	add	x0, sp, #0x28
  4060c4:	bl	405a80 <ferror@plt+0x3370>
  4060c8:	cbnz	w0, 4060dc <ferror@plt+0x39cc>
  4060cc:	ldr	w0, [sp, #48]
  4060d0:	ldr	x19, [sp, #16]
  4060d4:	ldp	x29, x30, [sp], #304
  4060d8:	ret
  4060dc:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  4060e0:	mov	x2, x19
  4060e4:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  4060e8:	add	x1, x1, #0x9c8
  4060ec:	ldr	x0, [x0, #3992]
  4060f0:	ldr	x0, [x0]
  4060f4:	bl	4026d0 <fprintf@plt>
  4060f8:	mov	w0, #0x1                   	// #1
  4060fc:	bl	4020d0 <exit@plt>
  406100:	stp	x29, x30, [sp, #-16]!
  406104:	adrp	x3, 421000 <ferror@plt+0x1e8f0>
  406108:	mov	x2, #0x30                  	// #48
  40610c:	mov	x29, sp
  406110:	ldr	x3, [x3, #3992]
  406114:	mov	x1, #0x1                   	// #1
  406118:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  40611c:	add	x0, x0, #0xa00
  406120:	ldr	x3, [x3]
  406124:	bl	402510 <fwrite@plt>
  406128:	mov	w0, #0xffffffff            	// #-1
  40612c:	bl	4020d0 <exit@plt>
  406130:	stp	x29, x30, [sp, #-16]!
  406134:	adrp	x3, 421000 <ferror@plt+0x1e8f0>
  406138:	mov	x2, x0
  40613c:	mov	x29, sp
  406140:	ldr	x3, [x3, #3992]
  406144:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  406148:	add	x1, x1, #0xa38
  40614c:	ldr	x0, [x3]
  406150:	bl	4026d0 <fprintf@plt>
  406154:	mov	w0, #0xffffffff            	// #-1
  406158:	bl	4020d0 <exit@plt>
  40615c:	nop
  406160:	stp	x29, x30, [sp, #-16]!
  406164:	adrp	x4, 421000 <ferror@plt+0x1e8f0>
  406168:	mov	x3, x0
  40616c:	mov	x29, sp
  406170:	ldr	x4, [x4, #3992]
  406174:	mov	x2, x1
  406178:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  40617c:	add	x1, x1, #0xa60
  406180:	ldr	x0, [x4]
  406184:	bl	4026d0 <fprintf@plt>
  406188:	mov	w0, #0xffffffff            	// #-1
  40618c:	bl	4020d0 <exit@plt>
  406190:	stp	x29, x30, [sp, #-16]!
  406194:	adrp	x4, 421000 <ferror@plt+0x1e8f0>
  406198:	mov	x2, x0
  40619c:	mov	x29, sp
  4061a0:	ldr	x4, [x4, #3992]
  4061a4:	mov	x3, x1
  4061a8:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  4061ac:	add	x1, x1, #0xa88
  4061b0:	ldr	x0, [x4]
  4061b4:	bl	4026d0 <fprintf@plt>
  4061b8:	mov	w0, #0xffffffff            	// #-1
  4061bc:	bl	4020d0 <exit@plt>
  4061c0:	stp	x29, x30, [sp, #-16]!
  4061c4:	adrp	x4, 421000 <ferror@plt+0x1e8f0>
  4061c8:	mov	x2, x0
  4061cc:	mov	x29, sp
  4061d0:	ldr	x4, [x4, #3992]
  4061d4:	mov	x3, x1
  4061d8:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  4061dc:	add	x1, x1, #0xac0
  4061e0:	ldr	x0, [x4]
  4061e4:	bl	4026d0 <fprintf@plt>
  4061e8:	mov	w0, #0xffffffff            	// #-1
  4061ec:	bl	4020d0 <exit@plt>
  4061f0:	stp	x29, x30, [sp, #-16]!
  4061f4:	adrp	x3, 421000 <ferror@plt+0x1e8f0>
  4061f8:	mov	x2, x0
  4061fc:	mov	x29, sp
  406200:	ldr	x3, [x3, #3992]
  406204:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  406208:	add	x1, x1, #0xaf8
  40620c:	ldr	x0, [x3]
  406210:	bl	4026d0 <fprintf@plt>
  406214:	mov	w0, #0xffffffff            	// #-1
  406218:	ldp	x29, x30, [sp], #16
  40621c:	ret
  406220:	stp	x29, x30, [sp, #-32]!
  406224:	mov	x29, sp
  406228:	stp	x19, x20, [sp, #16]
  40622c:	mov	x20, x0
  406230:	bl	4020c0 <strlen@plt>
  406234:	cmp	x0, #0xf
  406238:	b.hi	40626c <ferror@plt+0x3b5c>  // b.pmore
  40623c:	ldrb	w19, [x20]
  406240:	cbnz	w19, 406264 <ferror@plt+0x3b54>
  406244:	b	40626c <ferror@plt+0x3b5c>
  406248:	bl	402440 <__ctype_b_loc@plt>
  40624c:	ubfiz	x19, x19, #1, #8
  406250:	ldr	x0, [x0]
  406254:	ldrh	w0, [x0, x19]
  406258:	tbnz	w0, #13, 40626c <ferror@plt+0x3b5c>
  40625c:	ldrb	w19, [x20, #1]!
  406260:	cbz	w19, 40627c <ferror@plt+0x3b6c>
  406264:	cmp	w19, #0x2f
  406268:	b.ne	406248 <ferror@plt+0x3b38>  // b.any
  40626c:	mov	w0, #0xffffffff            	// #-1
  406270:	ldp	x19, x20, [sp, #16]
  406274:	ldp	x29, x30, [sp], #32
  406278:	ret
  40627c:	mov	w0, #0x0                   	// #0
  406280:	ldp	x19, x20, [sp, #16]
  406284:	ldp	x29, x30, [sp], #32
  406288:	ret
  40628c:	nop
  406290:	stp	x29, x30, [sp, #-32]!
  406294:	mov	x29, sp
  406298:	stp	x19, x20, [sp, #16]
  40629c:	ldrb	w19, [x0]
  4062a0:	cbz	w19, 4062d0 <ferror@plt+0x3bc0>
  4062a4:	mov	x20, x0
  4062a8:	b	4062c8 <ferror@plt+0x3bb8>
  4062ac:	bl	402440 <__ctype_b_loc@plt>
  4062b0:	ubfiz	x19, x19, #1, #8
  4062b4:	ldr	x0, [x0]
  4062b8:	ldrh	w0, [x0, x19]
  4062bc:	tbnz	w0, #13, 4062d0 <ferror@plt+0x3bc0>
  4062c0:	ldrb	w19, [x20, #1]!
  4062c4:	cbz	w19, 4062e0 <ferror@plt+0x3bd0>
  4062c8:	cmp	w19, #0x2f
  4062cc:	b.ne	4062ac <ferror@plt+0x3b9c>  // b.any
  4062d0:	mov	w0, #0xffffffff            	// #-1
  4062d4:	ldp	x19, x20, [sp, #16]
  4062d8:	ldp	x29, x30, [sp], #32
  4062dc:	ret
  4062e0:	mov	w0, #0x0                   	// #0
  4062e4:	ldp	x19, x20, [sp, #16]
  4062e8:	ldp	x29, x30, [sp], #32
  4062ec:	ret
  4062f0:	stp	x29, x30, [sp, #-48]!
  4062f4:	mov	x29, sp
  4062f8:	stp	x19, x20, [sp, #16]
  4062fc:	mov	x20, x1
  406300:	str	x21, [sp, #32]
  406304:	mov	x21, x0
  406308:	mov	x0, x1
  40630c:	bl	406220 <ferror@plt+0x3b10>
  406310:	mov	w19, w0
  406314:	cbz	w0, 40632c <ferror@plt+0x3c1c>
  406318:	mov	w0, w19
  40631c:	ldp	x19, x20, [sp, #16]
  406320:	ldr	x21, [sp, #32]
  406324:	ldp	x29, x30, [sp], #48
  406328:	ret
  40632c:	mov	x1, x20
  406330:	mov	x0, x21
  406334:	mov	x2, #0x10                  	// #16
  406338:	bl	402610 <strncpy@plt>
  40633c:	mov	w0, w19
  406340:	ldp	x19, x20, [sp, #16]
  406344:	ldr	x21, [sp, #32]
  406348:	ldp	x29, x30, [sp], #48
  40634c:	ret
  406350:	stp	x29, x30, [sp, #-32]!
  406354:	mov	x29, sp
  406358:	str	x19, [sp, #16]
  40635c:	cbz	x1, 406380 <ferror@plt+0x3c70>
  406360:	add	x19, x1, #0x4
  406364:	mov	x0, x19
  406368:	bl	406220 <ferror@plt+0x3b10>
  40636c:	cmp	w0, #0x0
  406370:	csel	x0, x19, xzr, eq  // eq = none
  406374:	ldr	x19, [sp, #16]
  406378:	ldp	x29, x30, [sp], #32
  40637c:	ret
  406380:	mov	w19, w0
  406384:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  406388:	mov	w2, w19
  40638c:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  406390:	ldr	x0, [x0, #3992]
  406394:	add	x1, x1, #0xb18
  406398:	ldr	x0, [x0]
  40639c:	bl	4026d0 <fprintf@plt>
  4063a0:	mov	w0, w19
  4063a4:	bl	408540 <ferror@plt+0x5e30>
  4063a8:	mov	x19, x0
  4063ac:	mov	x0, x19
  4063b0:	bl	406220 <ferror@plt+0x3b10>
  4063b4:	cmp	w0, #0x0
  4063b8:	csel	x0, x19, xzr, eq  // eq = none
  4063bc:	ldr	x19, [sp, #16]
  4063c0:	ldp	x29, x30, [sp], #32
  4063c4:	ret
  4063c8:	ldrb	w3, [x0]
  4063cc:	cbz	w3, 406408 <ferror@plt+0x3cf8>
  4063d0:	ldrb	w2, [x1]
  4063d4:	sub	x4, x0, #0x1
  4063d8:	mov	x0, #0x1                   	// #1
  4063dc:	cbnz	w2, 4063f4 <ferror@plt+0x3ce4>
  4063e0:	b	4063fc <ferror@plt+0x3cec>
  4063e4:	ldrb	w2, [x1, x0]
  4063e8:	add	x0, x0, #0x1
  4063ec:	ldrb	w3, [x4, x0]
  4063f0:	cbz	w2, 4063fc <ferror@plt+0x3cec>
  4063f4:	cmp	w3, w2
  4063f8:	b.eq	4063e4 <ferror@plt+0x3cd4>  // b.none
  4063fc:	cmp	w3, #0x0
  406400:	cset	w0, ne  // ne = any
  406404:	ret
  406408:	mov	w0, #0x1                   	// #1
  40640c:	ret
  406410:	stp	x29, x30, [sp, #-48]!
  406414:	cmp	wzr, w2, asr #5
  406418:	mov	x29, sp
  40641c:	stp	x19, x20, [sp, #16]
  406420:	add	x20, x1, #0x8
  406424:	and	w19, w2, #0x1f
  406428:	stp	x21, x22, [sp, #32]
  40642c:	add	x21, x0, #0x8
  406430:	asr	w22, w2, #5
  406434:	b.eq	406450 <ferror@plt+0x3d40>  // b.none
  406438:	lsl	w2, w22, #2
  40643c:	mov	x1, x20
  406440:	mov	x0, x21
  406444:	sxtw	x2, w2
  406448:	bl	402410 <memcmp@plt>
  40644c:	cbnz	w0, 406490 <ferror@plt+0x3d80>
  406450:	cbz	w19, 40647c <ferror@plt+0x3d6c>
  406454:	sxtw	x22, w22
  406458:	neg	w2, w19
  40645c:	mov	w19, #0xffffffff            	// #-1
  406460:	lsl	w2, w19, w2
  406464:	rev	w2, w2
  406468:	ldr	w0, [x21, x22, lsl #2]
  40646c:	ldr	w1, [x20, x22, lsl #2]
  406470:	eor	w0, w0, w1
  406474:	tst	w0, w2
  406478:	cset	w19, ne  // ne = any
  40647c:	mov	w0, w19
  406480:	ldp	x19, x20, [sp, #16]
  406484:	ldp	x21, x22, [sp, #32]
  406488:	ldp	x29, x30, [sp], #48
  40648c:	ret
  406490:	mov	w19, #0xffffffff            	// #-1
  406494:	mov	w0, w19
  406498:	ldp	x19, x20, [sp, #16]
  40649c:	ldp	x21, x22, [sp, #32]
  4064a0:	ldp	x29, x30, [sp], #48
  4064a4:	ret
  4064a8:	cbz	x1, 406500 <ferror@plt+0x3df0>
  4064ac:	stp	x29, x30, [sp, #-304]!
  4064b0:	mov	x29, sp
  4064b4:	ldrh	w2, [x0, #6]
  4064b8:	stp	x19, x20, [sp, #16]
  4064bc:	mov	x19, x0
  4064c0:	mov	w0, #0x0                   	// #0
  4064c4:	cbz	w2, 4064f4 <ferror@plt+0x3de4>
  4064c8:	ldrsh	w3, [x19, #4]
  4064cc:	cmp	w3, #0x0
  4064d0:	b.le	4064f4 <ferror@plt+0x3de4>
  4064d4:	add	x20, sp, #0x28
  4064d8:	mov	x0, x20
  4064dc:	bl	405f18 <ferror@plt+0x3808>
  4064e0:	cbnz	w0, 406508 <ferror@plt+0x3df8>
  4064e4:	ldrsh	w2, [x19, #4]
  4064e8:	mov	x0, x20
  4064ec:	mov	x1, x19
  4064f0:	bl	406410 <ferror@plt+0x3d00>
  4064f4:	ldp	x19, x20, [sp, #16]
  4064f8:	ldp	x29, x30, [sp], #304
  4064fc:	ret
  406500:	mov	w0, #0x0                   	// #0
  406504:	ret
  406508:	mov	w0, #0xffffffff            	// #-1
  40650c:	b	4064f4 <ferror@plt+0x3de4>
  406510:	sub	sp, sp, #0x430
  406514:	stp	x29, x30, [sp]
  406518:	mov	x29, sp
  40651c:	stp	x19, x20, [sp, #16]
  406520:	adrp	x19, 40d000 <ferror@plt+0xa8f0>
  406524:	add	x19, x19, #0xb48
  406528:	mov	x0, x19
  40652c:	bl	402670 <getenv@plt>
  406530:	cbz	x0, 4065a0 <ferror@plt+0x3e90>
  406534:	mov	x0, x19
  406538:	bl	402670 <getenv@plt>
  40653c:	mov	w2, #0xa                   	// #10
  406540:	mov	x1, #0x0                   	// #0
  406544:	bl	402450 <strtol@plt>
  406548:	mov	w19, w0
  40654c:	cbz	w0, 406588 <ferror@plt+0x3e78>
  406550:	mov	w0, w19
  406554:	ldp	x29, x30, [sp]
  406558:	ldp	x19, x20, [sp, #16]
  40655c:	add	sp, sp, #0x430
  406560:	ret
  406564:	ldr	w1, [sp, #40]
  406568:	mov	w0, #0x4240                	// #16960
  40656c:	movk	w0, #0xf, lsl #16
  406570:	cmp	w1, w0
  406574:	b.ne	40660c <ferror@plt+0x3efc>  // b.any
  406578:	ldr	w19, [sp, #44]
  40657c:	mov	x0, x20
  406580:	bl	402220 <fclose@plt>
  406584:	cbnz	w19, 406550 <ferror@plt+0x3e40>
  406588:	mov	w19, #0x64                  	// #100
  40658c:	mov	w0, w19
  406590:	ldp	x29, x30, [sp]
  406594:	ldp	x19, x20, [sp, #16]
  406598:	add	sp, sp, #0x430
  40659c:	ret
  4065a0:	adrp	x19, 40d000 <ferror@plt+0xa8f0>
  4065a4:	add	x19, x19, #0xb50
  4065a8:	mov	x0, x19
  4065ac:	bl	402670 <getenv@plt>
  4065b0:	cbz	x0, 40662c <ferror@plt+0x3f1c>
  4065b4:	mov	x0, x19
  4065b8:	add	x19, sp, #0x30
  4065bc:	bl	402670 <getenv@plt>
  4065c0:	mov	x3, x0
  4065c4:	adrp	x2, 40d000 <ferror@plt+0xa8f0>
  4065c8:	mov	x0, x19
  4065cc:	add	x2, x2, #0x240
  4065d0:	mov	x1, #0x3ff                 	// #1023
  4065d4:	bl	4021d0 <snprintf@plt>
  4065d8:	mov	x0, x19
  4065dc:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  4065e0:	add	x1, x1, #0x350
  4065e4:	bl	402550 <fopen64@plt>
  4065e8:	mov	x20, x0
  4065ec:	cbz	x0, 406588 <ferror@plt+0x3e78>
  4065f0:	add	x3, sp, #0x2c
  4065f4:	add	x2, sp, #0x28
  4065f8:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  4065fc:	add	x1, x1, #0xb98
  406600:	bl	402280 <__isoc99_fscanf@plt>
  406604:	cmp	w0, #0x2
  406608:	b.eq	406564 <ferror@plt+0x3e54>  // b.none
  40660c:	mov	x0, x20
  406610:	mov	w19, #0x64                  	// #100
  406614:	bl	402220 <fclose@plt>
  406618:	mov	w0, w19
  40661c:	ldp	x29, x30, [sp]
  406620:	ldp	x19, x20, [sp, #16]
  406624:	add	sp, sp, #0x430
  406628:	ret
  40662c:	adrp	x19, 40d000 <ferror@plt+0xa8f0>
  406630:	add	x19, x19, #0xb60
  406634:	mov	x0, x19
  406638:	bl	402670 <getenv@plt>
  40663c:	cbz	x0, 406668 <ferror@plt+0x3f58>
  406640:	mov	x0, x19
  406644:	add	x19, sp, #0x30
  406648:	bl	402670 <getenv@plt>
  40664c:	mov	x3, x0
  406650:	adrp	x2, 40d000 <ferror@plt+0xa8f0>
  406654:	mov	x0, x19
  406658:	add	x2, x2, #0xb70
  40665c:	mov	x1, #0x3ff                 	// #1023
  406660:	bl	4021d0 <snprintf@plt>
  406664:	b	4065d8 <ferror@plt+0x3ec8>
  406668:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  40666c:	add	x0, x0, #0xb80
  406670:	add	x19, sp, #0x30
  406674:	ldp	x2, x3, [x0]
  406678:	stp	x2, x3, [sp, #48]
  40667c:	ldrb	w0, [x0, #16]
  406680:	strb	w0, [sp, #64]
  406684:	b	4065d8 <ferror@plt+0x3ec8>
  406688:	stp	x29, x30, [sp, #-16]!
  40668c:	mov	w0, #0x2                   	// #2
  406690:	mov	x29, sp
  406694:	bl	402590 <sysconf@plt>
  406698:	ldp	x29, x30, [sp], #16
  40669c:	ret
  4066a0:	mov	x6, x2
  4066a4:	cmp	w0, #0x11
  4066a8:	mov	x2, x3
  4066ac:	b.eq	406708 <ferror@plt+0x3ff8>  // b.none
  4066b0:	b.gt	4066d4 <ferror@plt+0x3fc4>
  4066b4:	cmp	w0, #0x7
  4066b8:	b.eq	4066e8 <ferror@plt+0x3fd8>  // b.none
  4066bc:	and	w5, w0, #0xfffffff7
  4066c0:	cmp	w5, #0x2
  4066c4:	b.ne	4066fc <ferror@plt+0x3fec>  // b.any
  4066c8:	mov	w3, w4
  4066cc:	mov	x1, x6
  4066d0:	b	402700 <inet_ntop@plt>
  4066d4:	cmp	w0, #0x1c
  4066d8:	b.ne	4066fc <ferror@plt+0x3fec>  // b.any
  4066dc:	sxtw	x3, w4
  4066e0:	mov	x1, x6
  4066e4:	b	40a1b0 <ferror@plt+0x7aa0>
  4066e8:	ldrh	w0, [x6]
  4066ec:	cmp	w0, #0x2
  4066f0:	b.eq	406720 <ferror@plt+0x4010>  // b.none
  4066f4:	cmp	w0, #0xa
  4066f8:	b.eq	406714 <ferror@plt+0x4004>  // b.none
  4066fc:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  406700:	add	x0, x0, #0xbb0
  406704:	ret
  406708:	mov	x0, x6
  40670c:	mov	w2, #0xffff                	// #65535
  406710:	b	4088b0 <ferror@plt+0x61a0>
  406714:	mov	w3, w4
  406718:	add	x1, x6, #0x8
  40671c:	b	402700 <inet_ntop@plt>
  406720:	mov	w3, w4
  406724:	add	x1, x6, #0x4
  406728:	b	402700 <inet_ntop@plt>
  40672c:	nop
  406730:	adrp	x3, 422000 <ferror@plt+0x1f8f0>
  406734:	mov	w4, #0x100                 	// #256
  406738:	add	x3, x3, #0x3a0
  40673c:	b	4066a0 <ferror@plt+0x3f90>
  406740:	stp	x29, x30, [sp, #-32]!
  406744:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  406748:	add	x1, x1, #0xbb8
  40674c:	mov	x29, sp
  406750:	str	x19, [sp, #16]
  406754:	mov	x19, x0
  406758:	bl	402430 <strcmp@plt>
  40675c:	mov	w1, #0x2                   	// #2
  406760:	cbz	w0, 4067e0 <ferror@plt+0x40d0>
  406764:	mov	x0, x19
  406768:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  40676c:	add	x1, x1, #0xbc0
  406770:	bl	402430 <strcmp@plt>
  406774:	mov	w1, #0xa                   	// #10
  406778:	cbz	w0, 4067e0 <ferror@plt+0x40d0>
  40677c:	mov	x0, x19
  406780:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  406784:	add	x1, x1, #0xbc8
  406788:	bl	402430 <strcmp@plt>
  40678c:	mov	w1, #0x11                  	// #17
  406790:	cbz	w0, 4067e0 <ferror@plt+0x40d0>
  406794:	mov	x0, x19
  406798:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  40679c:	add	x1, x1, #0xbd0
  4067a0:	bl	402430 <strcmp@plt>
  4067a4:	mov	w1, #0x4                   	// #4
  4067a8:	cbz	w0, 4067e0 <ferror@plt+0x40d0>
  4067ac:	mov	x0, x19
  4067b0:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  4067b4:	add	x1, x1, #0xbd8
  4067b8:	bl	402430 <strcmp@plt>
  4067bc:	mov	w1, #0x1c                  	// #28
  4067c0:	cbz	w0, 4067e0 <ferror@plt+0x40d0>
  4067c4:	mov	x0, x19
  4067c8:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  4067cc:	add	x1, x1, #0xbe0
  4067d0:	bl	402430 <strcmp@plt>
  4067d4:	cmp	w0, #0x0
  4067d8:	mov	w1, #0x7                   	// #7
  4067dc:	csel	w1, wzr, w1, ne  // ne = any
  4067e0:	mov	w0, w1
  4067e4:	ldr	x19, [sp, #16]
  4067e8:	ldp	x29, x30, [sp], #32
  4067ec:	ret
  4067f0:	cmp	w0, #0x2
  4067f4:	b.eq	406834 <ferror@plt+0x4124>  // b.none
  4067f8:	cmp	w0, #0xa
  4067fc:	b.eq	40684c <ferror@plt+0x413c>  // b.none
  406800:	cmp	w0, #0x11
  406804:	b.eq	406840 <ferror@plt+0x4130>  // b.none
  406808:	cmp	w0, #0x4
  40680c:	b.eq	406858 <ferror@plt+0x4148>  // b.none
  406810:	cmp	w0, #0x1c
  406814:	b.eq	406864 <ferror@plt+0x4154>  // b.none
  406818:	cmp	w0, #0x7
  40681c:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  406820:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  406824:	add	x1, x1, #0xbe0
  406828:	add	x0, x0, #0xbb0
  40682c:	csel	x0, x0, x1, ne  // ne = any
  406830:	ret
  406834:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  406838:	add	x0, x0, #0xbb8
  40683c:	ret
  406840:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  406844:	add	x0, x0, #0xbc8
  406848:	ret
  40684c:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  406850:	add	x0, x0, #0xbc0
  406854:	ret
  406858:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  40685c:	add	x0, x0, #0xbd0
  406860:	ret
  406864:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  406868:	add	x0, x0, #0xbd8
  40686c:	ret
  406870:	stp	x29, x30, [sp, #-48]!
  406874:	mov	x29, sp
  406878:	stp	x19, x20, [sp, #16]
  40687c:	mov	x20, x1
  406880:	mov	w19, w2
  406884:	bl	405a80 <ferror@plt+0x3370>
  406888:	cbnz	w0, 406898 <ferror@plt+0x4188>
  40688c:	ldp	x19, x20, [sp, #16]
  406890:	ldp	x29, x30, [sp], #48
  406894:	ret
  406898:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  40689c:	str	x21, [sp, #32]
  4068a0:	ldr	x0, [x0, #3992]
  4068a4:	ldr	x21, [x0]
  4068a8:	cbz	w19, 4068d4 <ferror@plt+0x41c4>
  4068ac:	mov	w0, w19
  4068b0:	bl	4067f0 <ferror@plt+0x40e0>
  4068b4:	mov	x2, x0
  4068b8:	mov	x3, x20
  4068bc:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  4068c0:	add	x1, x1, #0xbf8
  4068c4:	mov	x0, x21
  4068c8:	bl	4026d0 <fprintf@plt>
  4068cc:	mov	w0, #0x1                   	// #1
  4068d0:	bl	4020d0 <exit@plt>
  4068d4:	adrp	x2, 40d000 <ferror@plt+0xa8f0>
  4068d8:	add	x2, x2, #0xbe8
  4068dc:	b	4068b8 <ferror@plt+0x41a8>
  4068e0:	stp	x29, x30, [sp, #-48]!
  4068e4:	cmp	w2, #0x11
  4068e8:	mov	x29, sp
  4068ec:	stp	x19, x20, [sp, #16]
  4068f0:	mov	x20, x1
  4068f4:	b.eq	406910 <ferror@plt+0x4200>  // b.none
  4068f8:	mov	w19, w2
  4068fc:	bl	405e10 <ferror@plt+0x3700>
  406900:	cbnz	w0, 406938 <ferror@plt+0x4228>
  406904:	ldp	x19, x20, [sp, #16]
  406908:	ldp	x29, x30, [sp], #48
  40690c:	ret
  406910:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  406914:	mov	x2, x1
  406918:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  40691c:	add	x1, x1, #0xc30
  406920:	ldr	x0, [x0, #3992]
  406924:	ldr	x0, [x0]
  406928:	str	x21, [sp, #32]
  40692c:	bl	4026d0 <fprintf@plt>
  406930:	mov	w0, #0x1                   	// #1
  406934:	bl	4020d0 <exit@plt>
  406938:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  40693c:	str	x21, [sp, #32]
  406940:	ldr	x0, [x0, #3992]
  406944:	ldr	x21, [x0]
  406948:	cbz	w19, 406974 <ferror@plt+0x4264>
  40694c:	mov	w0, w19
  406950:	bl	4067f0 <ferror@plt+0x40e0>
  406954:	mov	x2, x0
  406958:	mov	x3, x20
  40695c:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  406960:	add	x1, x1, #0xc78
  406964:	mov	x0, x21
  406968:	bl	4026d0 <fprintf@plt>
  40696c:	mov	w0, #0x1                   	// #1
  406970:	bl	4020d0 <exit@plt>
  406974:	adrp	x2, 40d000 <ferror@plt+0xa8f0>
  406978:	add	x2, x2, #0xbe8
  40697c:	b	406958 <ferror@plt+0x4248>
  406980:	stp	x29, x30, [sp, #-112]!
  406984:	adrp	x6, 421000 <ferror@plt+0x1e8f0>
  406988:	mov	x29, sp
  40698c:	ldr	x6, [x6, #4064]
  406990:	stp	x27, x28, [sp, #80]
  406994:	mov	w28, w1
  406998:	stp	x19, x20, [sp, #16]
  40699c:	mov	x19, x2
  4069a0:	ldr	w1, [x6]
  4069a4:	stp	x21, x22, [sp, #32]
  4069a8:	mov	w20, w0
  4069ac:	mov	x21, x3
  4069b0:	mov	w22, w4
  4069b4:	cbz	w1, 406a8c <ferror@plt+0x437c>
  4069b8:	cmp	w28, #0x0
  4069bc:	b.le	406ab4 <ferror@plt+0x43a4>
  4069c0:	stp	x23, x24, [sp, #48]
  4069c4:	cmp	w20, #0xa
  4069c8:	stp	x25, x26, [sp, #64]
  4069cc:	b.eq	406b60 <ferror@plt+0x4450>  // b.none
  4069d0:	sxtw	x23, w28
  4069d4:	mov	w25, w20
  4069d8:	sub	x0, x23, #0x4
  4069dc:	mov	w24, w28
  4069e0:	add	x0, x19, x0
  4069e4:	mov	x27, x19
  4069e8:	ldr	w26, [x0]
  4069ec:	mov	w0, #0xff01                	// #65281
  4069f0:	movk	w0, #0xff00, lsl #16
  4069f4:	adrp	x1, 422000 <ferror@plt+0x1f8f0>
  4069f8:	add	x1, x1, #0x3a0
  4069fc:	add	x1, x1, #0x100
  406a00:	umull	x0, w26, w0
  406a04:	lsr	x0, x0, #40
  406a08:	add	w0, w0, w0, lsl #8
  406a0c:	sub	w0, w26, w0
  406a10:	str	x0, [sp, #104]
  406a14:	ldr	x0, [x1, x0, lsl #3]
  406a18:	str	x0, [sp, #96]
  406a1c:	cbz	x0, 406ad4 <ferror@plt+0x43c4>
  406a20:	mov	x26, x0
  406a24:	b	406a30 <ferror@plt+0x4320>
  406a28:	ldr	x26, [x26]
  406a2c:	cbz	x26, 406ad4 <ferror@plt+0x43c4>
  406a30:	ldrh	w0, [x26, #22]
  406a34:	cmp	w0, w25
  406a38:	b.ne	406a28 <ferror@plt+0x4318>  // b.any
  406a3c:	ldrh	w0, [x26, #18]
  406a40:	cmp	w24, w0
  406a44:	b.ne	406a28 <ferror@plt+0x4318>  // b.any
  406a48:	mov	x2, x23
  406a4c:	mov	x1, x27
  406a50:	add	x0, x26, #0x18
  406a54:	bl	402410 <memcmp@plt>
  406a58:	cbnz	w0, 406a28 <ferror@plt+0x4318>
  406a5c:	nop
  406a60:	ldr	x0, [x26, #8]
  406a64:	cbz	x0, 406a84 <ferror@plt+0x4374>
  406a68:	ldp	x19, x20, [sp, #16]
  406a6c:	ldp	x21, x22, [sp, #32]
  406a70:	ldp	x23, x24, [sp, #48]
  406a74:	ldp	x25, x26, [sp, #64]
  406a78:	ldp	x27, x28, [sp, #80]
  406a7c:	ldp	x29, x30, [sp], #112
  406a80:	ret
  406a84:	ldp	x23, x24, [sp, #48]
  406a88:	ldp	x25, x26, [sp, #64]
  406a8c:	mov	w4, w22
  406a90:	mov	x3, x21
  406a94:	mov	x2, x19
  406a98:	mov	w1, w28
  406a9c:	mov	w0, w20
  406aa0:	ldp	x19, x20, [sp, #16]
  406aa4:	ldp	x21, x22, [sp, #32]
  406aa8:	ldp	x27, x28, [sp, #80]
  406aac:	ldp	x29, x30, [sp], #112
  406ab0:	b	4066a0 <ferror@plt+0x3f90>
  406ab4:	bl	405a58 <ferror@plt+0x3348>
  406ab8:	cmp	w0, #0x0
  406abc:	add	w5, w0, #0x7
  406ac0:	csel	w5, w5, w0, lt  // lt = tstop
  406ac4:	cmp	w0, #0x7
  406ac8:	asr	w28, w5, #3
  406acc:	b.le	406a8c <ferror@plt+0x437c>
  406ad0:	b	4069c0 <ferror@plt+0x42b0>
  406ad4:	mov	x0, #0x118                 	// #280
  406ad8:	bl	402250 <malloc@plt>
  406adc:	mov	x26, x0
  406ae0:	cbz	x0, 406a84 <ferror@plt+0x4374>
  406ae4:	str	xzr, [x26, #8]
  406ae8:	mov	x2, x23
  406aec:	strh	w24, [x26, #18]
  406af0:	mov	x1, x27
  406af4:	strh	w25, [x26, #22]
  406af8:	add	x0, x0, #0x18
  406afc:	bl	402080 <memcpy@plt>
  406b00:	adrp	x0, 422000 <ferror@plt+0x1f8f0>
  406b04:	add	x23, x0, #0x3a0
  406b08:	ldp	x0, x2, [sp, #96]
  406b0c:	add	x1, x23, #0x100
  406b10:	str	x0, [x26]
  406b14:	ldr	w0, [x23, #2312]
  406b18:	add	w0, w0, #0x1
  406b1c:	str	w0, [x23, #2312]
  406b20:	str	x26, [x1, x2, lsl #3]
  406b24:	cmp	w0, #0x1
  406b28:	b.eq	406b94 <ferror@plt+0x4484>  // b.none
  406b2c:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  406b30:	ldr	x0, [x0, #4016]
  406b34:	ldr	x0, [x0]
  406b38:	bl	402540 <fflush@plt>
  406b3c:	mov	w2, w25
  406b40:	mov	w1, w24
  406b44:	mov	x0, x27
  406b48:	bl	402480 <gethostbyaddr@plt>
  406b4c:	cbz	x0, 406a60 <ferror@plt+0x4350>
  406b50:	ldr	x0, [x0]
  406b54:	bl	402390 <strdup@plt>
  406b58:	str	x0, [x26, #8]
  406b5c:	b	406a64 <ferror@plt+0x4354>
  406b60:	ldr	w0, [x19]
  406b64:	cbnz	w0, 4069d0 <ferror@plt+0x42c0>
  406b68:	ldr	w0, [x19, #4]
  406b6c:	cbnz	w0, 4069d0 <ferror@plt+0x42c0>
  406b70:	ldr	w0, [x19, #8]
  406b74:	cmn	w0, #0x10, lsl #12
  406b78:	b.ne	4069d0 <ferror@plt+0x42c0>  // b.any
  406b7c:	add	x27, x19, #0xc
  406b80:	mov	x23, #0x4                   	// #4
  406b84:	mov	x0, x27
  406b88:	mov	w24, w23
  406b8c:	mov	w25, #0x2                   	// #2
  406b90:	b	4069e8 <ferror@plt+0x42d8>
  406b94:	bl	402140 <sethostent@plt>
  406b98:	b	406b2c <ferror@plt+0x441c>
  406b9c:	nop
  406ba0:	adrp	x3, 422000 <ferror@plt+0x1f8f0>
  406ba4:	add	x3, x3, #0x3a0
  406ba8:	add	x3, x3, #0x910
  406bac:	mov	w4, #0x100                 	// #256
  406bb0:	b	406980 <ferror@plt+0x4270>
  406bb4:	nop
  406bb8:	stp	x29, x30, [sp, #-80]!
  406bbc:	cmp	w1, #0x0
  406bc0:	ccmp	w3, #0x2, #0x4, gt
  406bc4:	mov	x29, sp
  406bc8:	stp	x23, x24, [sp, #48]
  406bcc:	mov	x24, x2
  406bd0:	b.le	406c40 <ferror@plt+0x4530>
  406bd4:	mov	w23, w1
  406bd8:	stp	x19, x20, [sp, #16]
  406bdc:	mov	x20, x2
  406be0:	stp	x21, x22, [sp, #32]
  406be4:	sub	x22, x0, #0x1
  406be8:	add	w21, w3, w2
  406bec:	str	x25, [sp, #64]
  406bf0:	adrp	x25, 40d000 <ferror@plt+0xa8f0>
  406bf4:	add	x25, x25, #0xca8
  406bf8:	mov	x19, #0x1                   	// #1
  406bfc:	nop
  406c00:	ldrb	w2, [x22, x19]
  406c04:	mov	x0, x20
  406c08:	mov	x1, x25
  406c0c:	add	x20, x20, #0x2
  406c10:	bl	402170 <sprintf@plt>
  406c14:	cmp	w23, w19
  406c18:	sub	w3, w21, w20
  406c1c:	cset	w0, le
  406c20:	cmp	w3, #0x2
  406c24:	cset	w3, le
  406c28:	add	x19, x19, #0x1
  406c2c:	orr	w0, w0, w3
  406c30:	cbz	w0, 406c00 <ferror@plt+0x44f0>
  406c34:	ldp	x19, x20, [sp, #16]
  406c38:	ldp	x21, x22, [sp, #32]
  406c3c:	ldr	x25, [sp, #64]
  406c40:	mov	x0, x24
  406c44:	ldp	x23, x24, [sp, #48]
  406c48:	ldp	x29, x30, [sp], #80
  406c4c:	ret
  406c50:	stp	x29, x30, [sp, #-112]!
  406c54:	mov	x29, sp
  406c58:	stp	x21, x22, [sp, #32]
  406c5c:	mov	x22, x1
  406c60:	stp	x23, x24, [sp, #48]
  406c64:	mov	w23, w2
  406c68:	stp	x25, x26, [sp, #64]
  406c6c:	mov	x25, x3
  406c70:	mov	x26, x0
  406c74:	bl	4020c0 <strlen@plt>
  406c78:	tbnz	w0, #0, 406d64 <ferror@plt+0x4654>
  406c7c:	str	x27, [sp, #80]
  406c80:	cbz	w23, 406d94 <ferror@plt+0x4684>
  406c84:	mov	x3, x0
  406c88:	add	x21, sp, #0x60
  406c8c:	add	x24, sp, #0x68
  406c90:	stp	x19, x20, [sp, #16]
  406c94:	and	x20, x0, #0x1
  406c98:	b	406cc0 <ferror@plt+0x45b0>
  406c9c:	ldr	x1, [sp, #104]
  406ca0:	ldrb	w1, [x1]
  406ca4:	cbnz	w1, 406d1c <ferror@plt+0x460c>
  406ca8:	strb	w4, [x22, x20]
  406cac:	add	x20, x20, #0x1
  406cb0:	cmp	w23, w20
  406cb4:	b.ls	406d3c <ferror@plt+0x462c>  // b.plast
  406cb8:	bl	4020c0 <strlen@plt>
  406cbc:	mov	x3, x0
  406cc0:	mov	x1, x26
  406cc4:	mov	x0, x21
  406cc8:	cmp	x3, #0x1
  406ccc:	mov	w27, w20
  406cd0:	mov	x2, #0x2                   	// #2
  406cd4:	b.ls	406d3c <ferror@plt+0x462c>  // b.plast
  406cd8:	bl	402610 <strncpy@plt>
  406cdc:	strb	wzr, [sp, #98]
  406ce0:	bl	402660 <__errno_location@plt>
  406ce4:	mov	x19, x0
  406ce8:	mov	x1, x24
  406cec:	mov	x0, x21
  406cf0:	mov	w2, #0x10                  	// #16
  406cf4:	add	x26, x26, #0x2
  406cf8:	str	wzr, [x19]
  406cfc:	add	w27, w27, #0x1
  406d00:	bl	4020b0 <strtoul@plt>
  406d04:	mov	x4, x0
  406d08:	ldr	w1, [x19]
  406d0c:	cmp	w4, #0xff
  406d10:	mov	x0, x26
  406d14:	ccmp	w1, #0x0, #0x0, ls  // ls = plast
  406d18:	b.eq	406c9c <ferror@plt+0x458c>  // b.none
  406d1c:	mov	x0, #0x0                   	// #0
  406d20:	ldp	x19, x20, [sp, #16]
  406d24:	ldp	x21, x22, [sp, #32]
  406d28:	ldp	x23, x24, [sp, #48]
  406d2c:	ldp	x25, x26, [sp, #64]
  406d30:	ldr	x27, [sp, #80]
  406d34:	ldp	x29, x30, [sp], #112
  406d38:	ret
  406d3c:	ldp	x19, x20, [sp, #16]
  406d40:	mov	x0, x22
  406d44:	cbz	x25, 406d7c <ferror@plt+0x466c>
  406d48:	str	w27, [x25]
  406d4c:	ldp	x21, x22, [sp, #32]
  406d50:	ldp	x23, x24, [sp, #48]
  406d54:	ldp	x25, x26, [sp, #64]
  406d58:	ldr	x27, [sp, #80]
  406d5c:	ldp	x29, x30, [sp], #112
  406d60:	ret
  406d64:	mov	x0, #0x0                   	// #0
  406d68:	ldp	x21, x22, [sp, #32]
  406d6c:	ldp	x23, x24, [sp, #48]
  406d70:	ldp	x25, x26, [sp, #64]
  406d74:	ldp	x29, x30, [sp], #112
  406d78:	ret
  406d7c:	ldp	x21, x22, [sp, #32]
  406d80:	ldp	x23, x24, [sp, #48]
  406d84:	ldp	x25, x26, [sp, #64]
  406d88:	ldr	x27, [sp, #80]
  406d8c:	ldp	x29, x30, [sp], #112
  406d90:	ret
  406d94:	mov	w27, #0x0                   	// #0
  406d98:	b	406d40 <ferror@plt+0x4630>
  406d9c:	nop
  406da0:	cmp	w2, #0x0
  406da4:	b.le	406e30 <ferror@plt+0x4720>
  406da8:	stp	x29, x30, [sp, #-48]!
  406dac:	sub	w2, w2, #0x1
  406db0:	mov	x29, sp
  406db4:	str	x21, [sp, #32]
  406db8:	add	x21, x1, #0x1
  406dbc:	add	x21, x21, x2
  406dc0:	stp	x19, x20, [sp, #16]
  406dc4:	mov	x19, x1
  406dc8:	add	x20, x0, #0x1
  406dcc:	b	406dfc <ferror@plt+0x46ec>
  406dd0:	ubfiz	w0, w0, #4, #4
  406dd4:	strb	w0, [x19]
  406dd8:	add	x20, x20, #0x2
  406ddc:	ldurb	w0, [x20, #-2]
  406de0:	bl	405220 <ferror@plt+0x2b10>
  406de4:	tbnz	w0, #31, 406e08 <ferror@plt+0x46f8>
  406de8:	ldrb	w1, [x19]
  406dec:	orr	w0, w0, w1
  406df0:	strb	w0, [x19], #1
  406df4:	cmp	x19, x21
  406df8:	b.eq	406e1c <ferror@plt+0x470c>  // b.none
  406dfc:	ldurb	w0, [x20, #-1]
  406e00:	bl	405220 <ferror@plt+0x2b10>
  406e04:	tbz	w0, #31, 406dd0 <ferror@plt+0x46c0>
  406e08:	mov	w0, #0xffffffff            	// #-1
  406e0c:	ldp	x19, x20, [sp, #16]
  406e10:	ldr	x21, [sp, #32]
  406e14:	ldp	x29, x30, [sp], #48
  406e18:	ret
  406e1c:	mov	w0, #0x0                   	// #0
  406e20:	ldp	x19, x20, [sp, #16]
  406e24:	ldr	x21, [sp, #32]
  406e28:	ldp	x29, x30, [sp], #48
  406e2c:	ret
  406e30:	mov	w0, #0x0                   	// #0
  406e34:	ret
  406e38:	stp	x29, x30, [sp, #-96]!
  406e3c:	rev16	w3, w0
  406e40:	and	w3, w3, #0xffff
  406e44:	mov	x29, sp
  406e48:	stp	x19, x20, [sp, #16]
  406e4c:	add	x20, sp, #0x58
  406e50:	mov	x19, #0x0                   	// #0
  406e54:	stp	x21, x22, [sp, #32]
  406e58:	mov	x21, x1
  406e5c:	mov	x22, x2
  406e60:	stp	x23, x24, [sp, #48]
  406e64:	adrp	x24, 40d000 <ferror@plt+0xa8f0>
  406e68:	add	x23, x20, #0x6
  406e6c:	add	x24, x24, #0xcb0
  406e70:	str	x25, [sp, #64]
  406e74:	adrp	x25, 40d000 <ferror@plt+0xa8f0>
  406e78:	add	x25, x25, #0x118
  406e7c:	str	x0, [sp, #88]
  406e80:	mov	x4, x25
  406e84:	mov	x2, x24
  406e88:	sub	x1, x22, x19
  406e8c:	add	x0, x21, x19
  406e90:	bl	4021d0 <snprintf@plt>
  406e94:	tbnz	w0, #31, 406ed4 <ferror@plt+0x47c4>
  406e98:	ldrh	w3, [x20, #2]!
  406e9c:	add	x19, x19, w0, sxtw
  406ea0:	rev16	w3, w3
  406ea4:	cmp	x23, x20
  406ea8:	and	w3, w3, #0xffff
  406eac:	b.ne	406e80 <ferror@plt+0x4770>  // b.any
  406eb0:	sub	x1, x22, x19
  406eb4:	add	x0, x21, x19
  406eb8:	mov	x2, x24
  406ebc:	adrp	x4, 40d000 <ferror@plt+0xa8f0>
  406ec0:	add	x4, x4, #0xa30
  406ec4:	bl	4021d0 <snprintf@plt>
  406ec8:	cmp	w0, #0x0
  406ecc:	add	x19, x19, w0, sxtw
  406ed0:	csel	w0, w0, w19, lt  // lt = tstop
  406ed4:	ldp	x19, x20, [sp, #16]
  406ed8:	ldp	x21, x22, [sp, #32]
  406edc:	ldp	x23, x24, [sp, #48]
  406ee0:	ldr	x25, [sp, #64]
  406ee4:	ldp	x29, x30, [sp], #96
  406ee8:	ret
  406eec:	nop
  406ef0:	cbz	x1, 406f9c <ferror@plt+0x488c>
  406ef4:	stp	x29, x30, [sp, #-64]!
  406ef8:	mov	x29, sp
  406efc:	stp	x19, x20, [sp, #16]
  406f00:	mov	x20, x0
  406f04:	stp	x21, x22, [sp, #32]
  406f08:	mov	x21, x1
  406f0c:	mov	x22, x2
  406f10:	add	x21, x20, x21
  406f14:	stp	x23, x24, [sp, #48]
  406f18:	adrp	x24, 40d000 <ferror@plt+0xa8f0>
  406f1c:	bl	402440 <__ctype_b_loc@plt>
  406f20:	add	x24, x24, #0xcb8
  406f24:	mov	x23, x0
  406f28:	b	406f44 <ferror@plt+0x4834>
  406f2c:	mov	w1, w19
  406f30:	mov	x0, x24
  406f34:	add	x20, x20, #0x1
  406f38:	bl	402640 <printf@plt>
  406f3c:	cmp	x21, x20
  406f40:	b.eq	406f88 <ferror@plt+0x4878>  // b.none
  406f44:	ldrb	w19, [x20]
  406f48:	mov	x0, x22
  406f4c:	ldr	x4, [x23]
  406f50:	cmp	w19, #0x5c
  406f54:	ubfiz	x3, x19, #1, #8
  406f58:	mov	w1, w19
  406f5c:	ldrh	w3, [x4, x3]
  406f60:	and	w3, w3, #0x4000
  406f64:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  406f68:	b.eq	406f2c <ferror@plt+0x481c>  // b.none
  406f6c:	bl	4024f0 <strchr@plt>
  406f70:	cbnz	x0, 406f2c <ferror@plt+0x481c>
  406f74:	mov	w0, w19
  406f78:	add	x20, x20, #0x1
  406f7c:	bl	402680 <putchar@plt>
  406f80:	cmp	x21, x20
  406f84:	b.ne	406f44 <ferror@plt+0x4834>  // b.any
  406f88:	ldp	x19, x20, [sp, #16]
  406f8c:	ldp	x21, x22, [sp, #32]
  406f90:	ldp	x23, x24, [sp, #48]
  406f94:	ldp	x29, x30, [sp], #64
  406f98:	ret
  406f9c:	ret
  406fa0:	stp	x29, x30, [sp, #-96]!
  406fa4:	mov	x1, #0x0                   	// #0
  406fa8:	mov	x29, sp
  406fac:	stp	x19, x20, [sp, #16]
  406fb0:	add	x19, sp, #0x28
  406fb4:	mov	x20, x0
  406fb8:	mov	x0, x19
  406fbc:	bl	402300 <gettimeofday@plt>
  406fc0:	mov	x0, x19
  406fc4:	bl	4021f0 <localtime@plt>
  406fc8:	adrp	x1, 421000 <ferror@plt+0x1e8f0>
  406fcc:	ldr	x1, [x1, #4032]
  406fd0:	ldr	w1, [x1]
  406fd4:	cbz	w1, 40701c <ferror@plt+0x490c>
  406fd8:	add	x19, sp, #0x38
  406fdc:	mov	x3, x0
  406fe0:	mov	x1, #0x28                  	// #40
  406fe4:	mov	x0, x19
  406fe8:	adrp	x2, 40d000 <ferror@plt+0xa8f0>
  406fec:	add	x2, x2, #0xcc0
  406ff0:	bl	4021a0 <strftime@plt>
  406ff4:	ldr	x3, [sp, #48]
  406ff8:	mov	x2, x19
  406ffc:	mov	x0, x20
  407000:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  407004:	add	x1, x1, #0xcd8
  407008:	bl	4026d0 <fprintf@plt>
  40700c:	mov	w0, #0x0                   	// #0
  407010:	ldp	x19, x20, [sp, #16]
  407014:	ldp	x29, x30, [sp], #96
  407018:	ret
  40701c:	bl	4025b0 <asctime@plt>
  407020:	mov	x19, x0
  407024:	bl	4020c0 <strlen@plt>
  407028:	mov	x2, x19
  40702c:	add	x19, x19, x0
  407030:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  407034:	mov	x0, x20
  407038:	add	x1, x1, #0xce8
  40703c:	sturb	wzr, [x19, #-1]
  407040:	ldr	x3, [sp, #48]
  407044:	bl	4026d0 <fprintf@plt>
  407048:	mov	w0, #0x0                   	// #0
  40704c:	ldp	x19, x20, [sp, #16]
  407050:	ldp	x29, x30, [sp], #96
  407054:	ret
  407058:	stp	x29, x30, [sp, #-112]!
  40705c:	mov	x29, sp
  407060:	stp	x19, x20, [sp, #16]
  407064:	mov	x20, x0
  407068:	mov	x19, x1
  40706c:	ldr	x0, [x2, #40]
  407070:	stp	x21, x22, [sp, #32]
  407074:	mov	w21, #0x0                   	// #0
  407078:	cbz	x0, 4070b8 <ferror@plt+0x49a8>
  40707c:	ldr	w21, [x0, #4]
  407080:	cbz	w21, 4070e8 <ferror@plt+0x49d8>
  407084:	ldr	x0, [x2, #296]
  407088:	cbz	x0, 407160 <ferror@plt+0x4a50>
  40708c:	bl	409608 <ferror@plt+0x6ef8>
  407090:	tst	w0, #0xff
  407094:	b.eq	407104 <ferror@plt+0x49f4>  // b.none
  407098:	mov	w4, w21
  40709c:	adrp	x2, 40d000 <ferror@plt+0xa8f0>
  4070a0:	mov	x3, #0x0                   	// #0
  4070a4:	add	x2, x2, #0xd08
  4070a8:	mov	w1, #0x6                   	// #6
  4070ac:	mov	w0, #0x2                   	// #2
  4070b0:	mov	w21, #0x0                   	// #0
  4070b4:	bl	409740 <ferror@plt+0x7030>
  4070b8:	mov	x4, x19
  4070bc:	mov	x3, x20
  4070c0:	mov	w1, #0x0                   	// #0
  4070c4:	mov	w0, #0x4                   	// #4
  4070c8:	adrp	x2, 40d000 <ferror@plt+0xa8f0>
  4070cc:	add	x2, x2, #0xd20
  4070d0:	bl	409b08 <ferror@plt+0x73f8>
  4070d4:	mov	w0, w21
  4070d8:	ldp	x19, x20, [sp, #16]
  4070dc:	ldp	x21, x22, [sp, #32]
  4070e0:	ldp	x29, x30, [sp], #112
  4070e4:	ret
  4070e8:	bl	409608 <ferror@plt+0x6ef8>
  4070ec:	tst	w0, #0xff
  4070f0:	b.ne	40713c <ferror@plt+0x4a2c>  // b.any
  4070f4:	adrp	x22, 40d000 <ferror@plt+0xa8f0>
  4070f8:	mov	w21, #0x0                   	// #0
  4070fc:	add	x22, x22, #0xd00
  407100:	b	407118 <ferror@plt+0x4a08>
  407104:	mov	w0, w21
  407108:	bl	408540 <ferror@plt+0x5e30>
  40710c:	mov	x22, x0
  407110:	mov	w21, #0x0                   	// #0
  407114:	cbz	x22, 4070b8 <ferror@plt+0x49a8>
  407118:	add	x0, sp, #0x30
  40711c:	mov	x3, x19
  407120:	mov	x4, x22
  407124:	mov	x19, x0
  407128:	adrp	x2, 40d000 <ferror@plt+0xa8f0>
  40712c:	mov	x1, #0x40                  	// #64
  407130:	add	x2, x2, #0xd18
  407134:	bl	4021d0 <snprintf@plt>
  407138:	b	4070b8 <ferror@plt+0x49a8>
  40713c:	adrp	x2, 40d000 <ferror@plt+0xa8f0>
  407140:	mov	x4, #0x0                   	// #0
  407144:	add	x2, x2, #0xbc8
  407148:	mov	x3, #0x0                   	// #0
  40714c:	mov	w1, #0x6                   	// #6
  407150:	mov	w0, #0x2                   	// #2
  407154:	mov	w21, #0x0                   	// #0
  407158:	bl	409dc8 <ferror@plt+0x76b8>
  40715c:	b	4070b8 <ferror@plt+0x49a8>
  407160:	mov	w0, w21
  407164:	bl	408580 <ferror@plt+0x5e70>
  407168:	mov	x22, x0
  40716c:	bl	409608 <ferror@plt+0x6ef8>
  407170:	tst	w0, #0xff
  407174:	b.ne	40718c <ferror@plt+0x4a7c>  // b.any
  407178:	mov	w0, w21
  40717c:	bl	4086c0 <ferror@plt+0x5fb0>
  407180:	mvn	w21, w0
  407184:	and	w21, w21, #0x1
  407188:	b	407114 <ferror@plt+0x4a04>
  40718c:	mov	x4, x22
  407190:	adrp	x2, 40d000 <ferror@plt+0xa8f0>
  407194:	add	x2, x2, #0xbc8
  407198:	mov	x3, #0x0                   	// #0
  40719c:	mov	w1, #0x6                   	// #6
  4071a0:	mov	w0, #0x2                   	// #2
  4071a4:	bl	409b08 <ferror@plt+0x73f8>
  4071a8:	mov	w0, w21
  4071ac:	bl	4086c0 <ferror@plt+0x5fb0>
  4071b0:	mvn	w21, w0
  4071b4:	and	w21, w21, #0x1
  4071b8:	b	4070b8 <ferror@plt+0x49a8>
  4071bc:	nop
  4071c0:	stp	x29, x30, [sp, #-128]!
  4071c4:	mov	x3, x2
  4071c8:	mov	x29, sp
  4071cc:	stp	x19, x20, [sp, #16]
  4071d0:	mov	x20, x0
  4071d4:	stp	x21, x22, [sp, #32]
  4071d8:	stp	x23, x24, [sp, #48]
  4071dc:	mov	x23, x2
  4071e0:	mov	w2, #0xa                   	// #10
  4071e4:	str	x1, [sp, #96]
  4071e8:	bl	402690 <__getdelim@plt>
  4071ec:	mov	x21, x0
  4071f0:	tbnz	x0, #63, 40732c <ferror@plt+0x4c1c>
  4071f4:	adrp	x22, 421000 <ferror@plt+0x1e8f0>
  4071f8:	stp	x25, x26, [sp, #64]
  4071fc:	mov	w1, #0x23                  	// #35
  407200:	ldr	x3, [x22, #4000]
  407204:	stp	x27, x28, [sp, #80]
  407208:	ldr	x19, [x20]
  40720c:	ldr	w2, [x3]
  407210:	mov	x0, x19
  407214:	add	w2, w2, #0x1
  407218:	str	w2, [x3]
  40721c:	bl	4024f0 <strchr@plt>
  407220:	cbz	x0, 40722c <ferror@plt+0x4b1c>
  407224:	strb	wzr, [x0]
  407228:	ldr	x19, [x20]
  40722c:	adrp	x25, 40d000 <ferror@plt+0xa8f0>
  407230:	ldr	x22, [x22, #4000]
  407234:	add	x25, x25, #0xd58
  407238:	add	x27, sp, #0x78
  40723c:	add	x26, sp, #0x70
  407240:	b	40729c <ferror@plt+0x4b8c>
  407244:	strb	wzr, [x0]
  407248:	ldr	x24, [x20]
  40724c:	mov	x0, x24
  407250:	bl	4020c0 <strlen@plt>
  407254:	mov	x28, x0
  407258:	ldr	x0, [sp, #112]
  40725c:	bl	4020c0 <strlen@plt>
  407260:	add	x1, x0, x28
  407264:	mov	x0, x24
  407268:	ldr	x2, [sp, #96]
  40726c:	add	x1, x1, #0x1
  407270:	str	x1, [x2]
  407274:	bl	402360 <realloc@plt>
  407278:	str	x0, [x20]
  40727c:	cbz	x0, 407388 <ferror@plt+0x4c78>
  407280:	ldr	x1, [sp, #112]
  407284:	sub	x19, x19, #0x2
  407288:	add	x21, x21, x19
  40728c:	bl	4022b0 <strcat@plt>
  407290:	ldr	x0, [sp, #112]
  407294:	bl	402490 <free@plt>
  407298:	ldr	x19, [x20]
  40729c:	mov	x1, x25
  4072a0:	mov	x0, x19
  4072a4:	bl	4025f0 <strstr@plt>
  4072a8:	mov	x3, x23
  4072ac:	mov	x28, x0
  4072b0:	mov	x1, x27
  4072b4:	mov	x0, x26
  4072b8:	mov	w2, #0xa                   	// #10
  4072bc:	cbz	x28, 407324 <ferror@plt+0x4c14>
  4072c0:	stp	xzr, xzr, [sp, #112]
  4072c4:	bl	402690 <__getdelim@plt>
  4072c8:	mov	w1, #0x23                  	// #35
  4072cc:	mov	x19, x0
  4072d0:	tbnz	x0, #63, 407344 <ferror@plt+0x4c34>
  4072d4:	ldr	w0, [x22]
  4072d8:	add	w0, w0, #0x1
  4072dc:	str	w0, [x22]
  4072e0:	strb	wzr, [x28]
  4072e4:	ldr	x28, [sp, #112]
  4072e8:	mov	x0, x28
  4072ec:	bl	4024f0 <strchr@plt>
  4072f0:	cbnz	x0, 407244 <ferror@plt+0x4b34>
  4072f4:	ldr	x3, [x20]
  4072f8:	str	x3, [sp, #104]
  4072fc:	mov	x0, x3
  407300:	bl	4020c0 <strlen@plt>
  407304:	mov	x1, x0
  407308:	mov	x0, x28
  40730c:	mov	x28, x1
  407310:	bl	4020c0 <strlen@plt>
  407314:	add	x1, x28, x0
  407318:	ldr	x3, [sp, #104]
  40731c:	mov	x0, x3
  407320:	b	407268 <ferror@plt+0x4b58>
  407324:	ldp	x25, x26, [sp, #64]
  407328:	ldp	x27, x28, [sp, #80]
  40732c:	mov	x0, x21
  407330:	ldp	x19, x20, [sp, #16]
  407334:	ldp	x21, x22, [sp, #32]
  407338:	ldp	x23, x24, [sp, #48]
  40733c:	ldp	x29, x30, [sp], #128
  407340:	ret
  407344:	adrp	x3, 421000 <ferror@plt+0x1e8f0>
  407348:	mov	x21, x0
  40734c:	mov	x2, #0x1a                  	// #26
  407350:	mov	x1, #0x1                   	// #1
  407354:	ldr	x3, [x3, #3992]
  407358:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  40735c:	add	x0, x0, #0xd28
  407360:	ldr	x3, [x3]
  407364:	bl	402510 <fwrite@plt>
  407368:	mov	x0, x21
  40736c:	ldp	x19, x20, [sp, #16]
  407370:	ldp	x21, x22, [sp, #32]
  407374:	ldp	x23, x24, [sp, #48]
  407378:	ldp	x25, x26, [sp, #64]
  40737c:	ldp	x27, x28, [sp, #80]
  407380:	ldp	x29, x30, [sp], #128
  407384:	ret
  407388:	adrp	x3, 421000 <ferror@plt+0x1e8f0>
  40738c:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  407390:	mov	x2, #0xe                   	// #14
  407394:	add	x0, x0, #0xd48
  407398:	ldr	x3, [x3, #3992]
  40739c:	mov	x1, #0x1                   	// #1
  4073a0:	mov	x21, #0xffffffffffffffff    	// #-1
  4073a4:	ldr	x3, [x3]
  4073a8:	bl	402510 <fwrite@plt>
  4073ac:	ldr	x0, [sp, #96]
  4073b0:	ldp	x25, x26, [sp, #64]
  4073b4:	ldp	x27, x28, [sp, #80]
  4073b8:	str	xzr, [x0]
  4073bc:	b	40732c <ferror@plt+0x4c1c>
  4073c0:	stp	x29, x30, [sp, #-80]!
  4073c4:	mov	x29, sp
  4073c8:	stp	x19, x20, [sp, #16]
  4073cc:	mov	x19, x0
  4073d0:	stp	x23, x24, [sp, #48]
  4073d4:	mov	x23, x1
  4073d8:	stp	x25, x26, [sp, #64]
  4073dc:	ldrb	w0, [x0]
  4073e0:	cbz	w0, 4074a4 <ferror@plt+0x4d94>
  4073e4:	stp	x21, x22, [sp, #32]
  4073e8:	adrp	x22, 40d000 <ferror@plt+0xa8f0>
  4073ec:	add	x22, x22, #0xe18
  4073f0:	sub	w24, w2, #0x1
  4073f4:	add	x22, x22, #0x70
  4073f8:	mov	x20, #0x0                   	// #0
  4073fc:	mov	w25, #0x22                  	// #34
  407400:	b	407428 <ferror@plt+0x4d18>
  407404:	add	x0, x21, #0x1
  407408:	str	x0, [x23, x20, lsl #3]
  40740c:	bl	4024f0 <strchr@plt>
  407410:	cbz	x0, 4074d4 <ferror@plt+0x4dc4>
  407414:	mov	x19, x0
  407418:	add	x20, x20, #0x1
  40741c:	strb	wzr, [x19], #1
  407420:	ldrb	w0, [x0, #1]
  407424:	cbz	w0, 407480 <ferror@plt+0x4d70>
  407428:	mov	x1, x22
  40742c:	mov	x0, x19
  407430:	bl	4024e0 <strspn@plt>
  407434:	ldrb	w1, [x19, x0]
  407438:	add	x21, x19, x0
  40743c:	mov	w26, w20
  407440:	cbz	w1, 407480 <ferror@plt+0x4d70>
  407444:	cmp	w24, w20
  407448:	b.le	4074ac <ferror@plt+0x4d9c>
  40744c:	cmp	w1, #0x27
  407450:	add	w26, w20, #0x1
  407454:	ccmp	w1, w25, #0x4, ne  // ne = any
  407458:	b.eq	407404 <ferror@plt+0x4cf4>  // b.none
  40745c:	str	x21, [x23, x20, lsl #3]
  407460:	mov	x1, x22
  407464:	mov	x0, x21
  407468:	bl	402620 <strcspn@plt>
  40746c:	mov	x1, x0
  407470:	add	x0, x21, x0
  407474:	ldrb	w1, [x21, x1]
  407478:	cbnz	w1, 407414 <ferror@plt+0x4d04>
  40747c:	nop
  407480:	ldp	x21, x22, [sp, #32]
  407484:	add	x23, x23, w26, sxtw #3
  407488:	mov	w0, w26
  40748c:	ldp	x19, x20, [sp, #16]
  407490:	ldp	x25, x26, [sp, #64]
  407494:	str	xzr, [x23]
  407498:	ldp	x23, x24, [sp, #48]
  40749c:	ldp	x29, x30, [sp], #80
  4074a0:	ret
  4074a4:	mov	w26, #0x0                   	// #0
  4074a8:	b	407488 <ferror@plt+0x4d78>
  4074ac:	adrp	x3, 421000 <ferror@plt+0x1e8f0>
  4074b0:	mov	x2, #0x1e                  	// #30
  4074b4:	mov	x1, #0x1                   	// #1
  4074b8:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  4074bc:	ldr	x3, [x3, #3992]
  4074c0:	add	x0, x0, #0xd60
  4074c4:	ldr	x3, [x3]
  4074c8:	bl	402510 <fwrite@plt>
  4074cc:	mov	w0, #0x1                   	// #1
  4074d0:	bl	4020d0 <exit@plt>
  4074d4:	adrp	x3, 421000 <ferror@plt+0x1e8f0>
  4074d8:	mov	x2, #0x1b                  	// #27
  4074dc:	mov	x1, #0x1                   	// #1
  4074e0:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  4074e4:	ldr	x3, [x3, #3992]
  4074e8:	add	x0, x0, #0xd80
  4074ec:	ldr	x3, [x3]
  4074f0:	bl	402510 <fwrite@plt>
  4074f4:	mov	w0, #0x1                   	// #1
  4074f8:	bl	4020d0 <exit@plt>
  4074fc:	nop
  407500:	stp	x29, x30, [sp, #-64]!
  407504:	mov	x29, sp
  407508:	ldr	w2, [x1, #16]
  40750c:	stp	x19, x20, [sp, #16]
  407510:	mov	x20, x0
  407514:	add	x0, sp, #0x38
  407518:	str	x21, [sp, #32]
  40751c:	ldr	w21, [x1, #20]
  407520:	str	x2, [sp, #56]
  407524:	bl	4021f0 <localtime@plt>
  407528:	bl	4025b0 <asctime@plt>
  40752c:	mov	x19, x0
  407530:	bl	4020c0 <strlen@plt>
  407534:	add	x4, x19, x0
  407538:	mov	x3, x21
  40753c:	mov	x2, x19
  407540:	mov	x0, x20
  407544:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  407548:	sturb	wzr, [x4, #-1]
  40754c:	add	x1, x1, #0xda0
  407550:	bl	4026d0 <fprintf@plt>
  407554:	ldp	x19, x20, [sp, #16]
  407558:	ldr	x21, [sp, #32]
  40755c:	ldp	x29, x30, [sp], #64
  407560:	ret
  407564:	nop
  407568:	stp	x29, x30, [sp, #-32]!
  40756c:	mov	w2, w0
  407570:	mov	x0, x1
  407574:	mov	x29, sp
  407578:	str	x19, [sp, #16]
  40757c:	mov	x19, x1
  407580:	adrp	x1, 40c000 <ferror@plt+0x98f0>
  407584:	add	x1, x1, #0xd90
  407588:	bl	402170 <sprintf@plt>
  40758c:	mov	x0, x19
  407590:	ldr	x19, [sp, #16]
  407594:	ldp	x29, x30, [sp], #32
  407598:	ret
  40759c:	nop
  4075a0:	stp	x29, x30, [sp, #-64]!
  4075a4:	mov	x29, sp
  4075a8:	stp	x19, x20, [sp, #16]
  4075ac:	mov	x20, x1
  4075b0:	stp	x21, x22, [sp, #32]
  4075b4:	mov	x21, x0
  4075b8:	mov	x0, x1
  4075bc:	bl	4020c0 <strlen@plt>
  4075c0:	cmp	x0, #0x17
  4075c4:	b.ne	407684 <ferror@plt+0x4f74>  // b.any
  4075c8:	ldrb	w0, [x20, #2]
  4075cc:	add	x19, x20, #0x2
  4075d0:	cmp	w0, #0x3a
  4075d4:	b.ne	407684 <ferror@plt+0x4f74>  // b.any
  4075d8:	ldrb	w0, [x20, #5]
  4075dc:	cmp	w0, #0x3a
  4075e0:	b.ne	407684 <ferror@plt+0x4f74>  // b.any
  4075e4:	ldrb	w0, [x20, #8]
  4075e8:	cmp	w0, #0x3a
  4075ec:	b.ne	407684 <ferror@plt+0x4f74>  // b.any
  4075f0:	ldrb	w0, [x20, #11]
  4075f4:	cmp	w0, #0x3a
  4075f8:	b.ne	407684 <ferror@plt+0x4f74>  // b.any
  4075fc:	ldrb	w0, [x20, #14]
  407600:	cmp	w0, #0x3a
  407604:	b.ne	407684 <ferror@plt+0x4f74>  // b.any
  407608:	ldrb	w0, [x20, #17]
  40760c:	cmp	w0, #0x3a
  407610:	b.ne	407684 <ferror@plt+0x4f74>  // b.any
  407614:	ldrb	w0, [x20, #20]
  407618:	cmp	w0, #0x3a
  40761c:	b.ne	407684 <ferror@plt+0x4f74>  // b.any
  407620:	add	x22, sp, #0x38
  407624:	mov	w20, #0x38                  	// #56
  407628:	str	xzr, [x21]
  40762c:	nop
  407630:	mov	w2, #0x10                  	// #16
  407634:	mov	x1, x22
  407638:	sub	x0, x19, #0x2
  40763c:	bl	4020b0 <strtoul@plt>
  407640:	ldr	x2, [sp, #56]
  407644:	cmp	x0, #0xff
  407648:	lsl	x0, x0, x20
  40764c:	sub	w20, w20, #0x8
  407650:	ccmp	x2, x19, #0x0, ls  // ls = plast
  407654:	b.ne	407684 <ferror@plt+0x4f74>  // b.any
  407658:	ldr	x2, [x21]
  40765c:	add	x19, x19, #0x3
  407660:	cmn	w20, #0x8
  407664:	orr	x0, x2, x0
  407668:	str	x0, [x21]
  40766c:	b.ne	407630 <ferror@plt+0x4f20>  // b.any
  407670:	mov	w0, #0x0                   	// #0
  407674:	ldp	x19, x20, [sp, #16]
  407678:	ldp	x21, x22, [sp, #32]
  40767c:	ldp	x29, x30, [sp], #64
  407680:	ret
  407684:	mov	w0, #0xffffffff            	// #-1
  407688:	ldp	x19, x20, [sp, #16]
  40768c:	ldp	x21, x22, [sp, #32]
  407690:	ldp	x29, x30, [sp], #64
  407694:	ret
  407698:	cmp	w0, #0x5
  40769c:	mov	w0, w1
  4076a0:	b.ne	4076b8 <ferror@plt+0x4fa8>  // b.any
  4076a4:	cmp	w1, #0x80
  4076a8:	b.eq	4076bc <ferror@plt+0x4fac>  // b.none
  4076ac:	cmp	w1, #0x81
  4076b0:	mov	w1, #0xa                   	// #10
  4076b4:	csel	w0, w0, w1, ne  // ne = any
  4076b8:	ret
  4076bc:	mov	w0, #0x2                   	// #2
  4076c0:	ret
  4076c4:	nop
  4076c8:	sub	sp, sp, #0x990
  4076cc:	stp	x29, x30, [sp]
  4076d0:	mov	x29, sp
  4076d4:	stp	x21, x22, [sp, #32]
  4076d8:	ldr	x21, [x1, #184]
  4076dc:	stp	x19, x20, [sp, #16]
  4076e0:	mov	x19, x0
  4076e4:	str	x23, [sp, #48]
  4076e8:	cbz	x21, 4077ac <ferror@plt+0x509c>
  4076ec:	mov	x22, #0xc0                  	// #192
  4076f0:	mov	x20, x0
  4076f4:	mov	w23, w22
  4076f8:	ldrh	w0, [x21]
  4076fc:	sub	w0, w0, #0x4
  407700:	cmp	w23, w0
  407704:	b.gt	407790 <ferror@plt+0x5080>
  407708:	mov	x2, x22
  40770c:	add	x1, x21, #0x4
  407710:	mov	x0, x20
  407714:	bl	402080 <memcpy@plt>
  407718:	cmp	x20, x19
  40771c:	b.eq	407774 <ferror@plt+0x5064>  // b.none
  407720:	ldp	q5, q4, [x20]
  407724:	ldp	q3, q2, [x20, #32]
  407728:	uxtl	v16.2d, v5.2s
  40772c:	uxtl	v7.2d, v4.2s
  407730:	uxtl2	v5.2d, v5.4s
  407734:	uxtl2	v4.2d, v4.4s
  407738:	uxtl	v6.2d, v3.2s
  40773c:	uxtl2	v3.2d, v3.4s
  407740:	ldp	q1, q0, [x20, #64]
  407744:	stp	q16, q5, [x19]
  407748:	uxtl	v5.2d, v2.2s
  40774c:	stp	q7, q4, [x19, #32]
  407750:	uxtl2	v2.2d, v2.4s
  407754:	stp	q6, q3, [x19, #64]
  407758:	uxtl	v4.2d, v1.2s
  40775c:	uxtl	v3.2d, v0.2s
  407760:	uxtl2	v1.2d, v1.4s
  407764:	stp	q5, q2, [x19, #96]
  407768:	uxtl2	v0.2d, v0.4s
  40776c:	stp	q4, q1, [x19, #128]
  407770:	stp	q3, q0, [x19, #160]
  407774:	mov	w0, w23
  407778:	ldp	x29, x30, [sp]
  40777c:	ldp	x19, x20, [sp, #16]
  407780:	ldp	x21, x22, [sp, #32]
  407784:	ldr	x23, [sp, #48]
  407788:	add	sp, sp, #0x990
  40778c:	ret
  407790:	sub	w2, w23, w0
  407794:	sxtw	x22, w0
  407798:	add	x0, x20, x22
  40779c:	mov	w1, #0x0                   	// #0
  4077a0:	sxtw	x2, w2
  4077a4:	bl	4022e0 <memset@plt>
  4077a8:	b	407708 <ferror@plt+0x4ff8>
  4077ac:	ldr	x21, [x1, #56]
  4077b0:	cbz	x21, 4077c4 <ferror@plt+0x50b4>
  4077b4:	mov	x22, #0x60                  	// #96
  4077b8:	add	x20, sp, #0x48
  4077bc:	mov	w23, w22
  4077c0:	b	4076f8 <ferror@plt+0x4fe8>
  4077c4:	ldr	x2, [x1, #96]
  4077c8:	cbz	x2, 407860 <ferror@plt+0x5150>
  4077cc:	ldrh	w3, [x2], #4
  4077d0:	add	x0, sp, #0x48
  4077d4:	mov	w1, #0x128                 	// #296
  4077d8:	sub	w3, w3, #0x4
  4077dc:	bl	40cab8 <ferror@plt+0xa3a8>
  4077e0:	ldr	x0, [sp, #96]
  4077e4:	cbz	x0, 407858 <ferror@plt+0x5148>
  4077e8:	stp	xzr, xzr, [x19]
  4077ec:	stp	xzr, xzr, [x19, #16]
  4077f0:	stp	xzr, xzr, [x19, #32]
  4077f4:	stp	xzr, xzr, [x19, #48]
  4077f8:	stp	xzr, xzr, [x19, #64]
  4077fc:	stp	xzr, xzr, [x19, #80]
  407800:	stp	xzr, xzr, [x19, #96]
  407804:	stp	xzr, xzr, [x19, #112]
  407808:	stp	xzr, xzr, [x19, #128]
  40780c:	stp	xzr, xzr, [x19, #144]
  407810:	stp	xzr, xzr, [x19, #160]
  407814:	stp	xzr, xzr, [x19, #176]
  407818:	ldur	x1, [x0, #12]
  40781c:	str	x1, [x19]
  407820:	ldur	x1, [x0, #20]
  407824:	str	x1, [x19, #16]
  407828:	ldur	x1, [x0, #44]
  40782c:	str	x1, [x19, #8]
  407830:	ldur	x1, [x0, #52]
  407834:	str	x1, [x19, #24]
  407838:	ldur	x1, [x0, #108]
  40783c:	str	x1, [x19, #32]
  407840:	ldur	x1, [x0, #116]
  407844:	str	x1, [x19, #40]
  407848:	ldur	x1, [x0, #188]
  40784c:	str	x1, [x19, #64]
  407850:	ldur	x0, [x0, #252]
  407854:	str	x0, [x19, #104]
  407858:	mov	w23, #0xc0                  	// #192
  40785c:	b	407774 <ferror@plt+0x5064>
  407860:	mov	w23, #0xffffffff            	// #-1
  407864:	b	407774 <ferror@plt+0x5064>
  407868:	stp	x29, x30, [sp, #-48]!
  40786c:	mov	x29, sp
  407870:	stp	x19, x20, [sp, #16]
  407874:	mov	x19, x2
  407878:	stp	x21, x22, [sp, #32]
  40787c:	mov	x21, x1
  407880:	mov	x22, x0
  407884:	mov	x0, x1
  407888:	bl	4020c0 <strlen@plt>
  40788c:	mov	x20, x0
  407890:	cbnz	x19, 4078a8 <ferror@plt+0x5198>
  407894:	mov	x0, x20
  407898:	ldp	x19, x20, [sp, #16]
  40789c:	ldp	x21, x22, [sp, #32]
  4078a0:	ldp	x29, x30, [sp], #48
  4078a4:	ret
  4078a8:	sub	x19, x19, #0x1
  4078ac:	mov	x1, x21
  4078b0:	cmp	x19, x0
  4078b4:	mov	x0, x22
  4078b8:	csel	x19, x19, x20, ls  // ls = plast
  4078bc:	mov	x2, x19
  4078c0:	bl	402080 <memcpy@plt>
  4078c4:	strb	wzr, [x22, x19]
  4078c8:	mov	x0, x20
  4078cc:	ldp	x19, x20, [sp, #16]
  4078d0:	ldp	x21, x22, [sp, #32]
  4078d4:	ldp	x29, x30, [sp], #48
  4078d8:	ret
  4078dc:	nop
  4078e0:	stp	x29, x30, [sp, #-48]!
  4078e4:	mov	x29, sp
  4078e8:	stp	x19, x20, [sp, #16]
  4078ec:	mov	x20, x2
  4078f0:	stp	x21, x22, [sp, #32]
  4078f4:	mov	x21, x1
  4078f8:	mov	x22, x0
  4078fc:	bl	4020c0 <strlen@plt>
  407900:	mov	x19, x0
  407904:	cmp	x0, x20
  407908:	b.cc	407928 <ferror@plt+0x5218>  // b.lo, b.ul, b.last
  40790c:	mov	x0, x21
  407910:	bl	4020c0 <strlen@plt>
  407914:	add	x0, x0, x19
  407918:	ldp	x19, x20, [sp, #16]
  40791c:	ldp	x21, x22, [sp, #32]
  407920:	ldp	x29, x30, [sp], #48
  407924:	ret
  407928:	sub	x2, x20, x0
  40792c:	mov	x1, x21
  407930:	add	x0, x22, x0
  407934:	bl	407868 <ferror@plt+0x5158>
  407938:	add	x0, x0, x19
  40793c:	ldp	x19, x20, [sp, #16]
  407940:	ldp	x21, x22, [sp, #32]
  407944:	ldp	x29, x30, [sp], #48
  407948:	ret
  40794c:	nop
  407950:	stp	x29, x30, [sp, #-48]!
  407954:	mov	x29, sp
  407958:	bl	402180 <getuid@plt>
  40795c:	cbnz	w0, 407968 <ferror@plt+0x5258>
  407960:	ldp	x29, x30, [sp], #48
  407964:	ret
  407968:	bl	402130 <geteuid@plt>
  40796c:	cbz	w0, 407960 <ferror@plt+0x5250>
  407970:	str	x19, [sp, #16]
  407974:	bl	402460 <cap_get_proc@plt>
  407978:	mov	x19, x0
  40797c:	cbz	x0, 4079c8 <ferror@plt+0x52b8>
  407980:	add	x3, sp, #0x2c
  407984:	mov	w2, #0x2                   	// #2
  407988:	mov	w1, #0xc                   	// #12
  40798c:	bl	402340 <cap_get_flag@plt>
  407990:	cbnz	w0, 4079c8 <ferror@plt+0x52b8>
  407994:	ldr	w0, [sp, #44]
  407998:	cbnz	w0, 4079b4 <ferror@plt+0x52a4>
  40799c:	mov	x0, x19
  4079a0:	bl	402570 <cap_clear@plt>
  4079a4:	cbnz	w0, 4079c8 <ferror@plt+0x52b8>
  4079a8:	mov	x0, x19
  4079ac:	bl	402380 <cap_set_proc@plt>
  4079b0:	cbnz	w0, 4079c8 <ferror@plt+0x52b8>
  4079b4:	mov	x0, x19
  4079b8:	bl	4025c0 <cap_free@plt>
  4079bc:	ldr	x19, [sp, #16]
  4079c0:	ldp	x29, x30, [sp], #48
  4079c4:	ret
  4079c8:	mov	w0, #0x1                   	// #1
  4079cc:	bl	4020d0 <exit@plt>
  4079d0:	stp	x29, x30, [sp, #-64]!
  4079d4:	mov	x29, sp
  4079d8:	stp	x19, x20, [sp, #16]
  4079dc:	mov	x19, x1
  4079e0:	str	x21, [sp, #32]
  4079e4:	mov	x21, x0
  4079e8:	mov	x0, x1
  4079ec:	add	x1, sp, #0x38
  4079f0:	bl	402120 <strtod@plt>
  4079f4:	ldr	x20, [sp, #56]
  4079f8:	cmp	x20, x19
  4079fc:	b.eq	407b14 <ferror@plt+0x5404>  // b.none
  407a00:	str	d8, [sp, #40]
  407a04:	fmov	d8, d0
  407a08:	ldrb	w0, [x20]
  407a0c:	cbz	w0, 407ae0 <ferror@plt+0x53d0>
  407a10:	adrp	x1, 40e000 <ferror@plt+0xb8f0>
  407a14:	mov	x0, x20
  407a18:	add	x1, x1, #0x328
  407a1c:	bl	402350 <strcasecmp@plt>
  407a20:	cbz	w0, 407ad0 <ferror@plt+0x53c0>
  407a24:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  407a28:	mov	x0, x20
  407a2c:	add	x1, x1, #0x988
  407a30:	bl	402350 <strcasecmp@plt>
  407a34:	cbz	w0, 407ad0 <ferror@plt+0x53c0>
  407a38:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  407a3c:	mov	x0, x20
  407a40:	add	x1, x1, #0x990
  407a44:	bl	402350 <strcasecmp@plt>
  407a48:	cbz	w0, 407ad0 <ferror@plt+0x53c0>
  407a4c:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  407a50:	mov	x0, x20
  407a54:	add	x1, x1, #0x998
  407a58:	bl	402350 <strcasecmp@plt>
  407a5c:	cbz	w0, 407b00 <ferror@plt+0x53f0>
  407a60:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  407a64:	mov	x0, x20
  407a68:	add	x1, x1, #0x9a0
  407a6c:	bl	402350 <strcasecmp@plt>
  407a70:	cbz	w0, 407b00 <ferror@plt+0x53f0>
  407a74:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  407a78:	mov	x0, x20
  407a7c:	add	x1, x1, #0x9a8
  407a80:	bl	402350 <strcasecmp@plt>
  407a84:	cbz	w0, 407b00 <ferror@plt+0x53f0>
  407a88:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  407a8c:	mov	x0, x20
  407a90:	add	x1, x1, #0xdb8
  407a94:	bl	402350 <strcasecmp@plt>
  407a98:	cbz	w0, 407ae0 <ferror@plt+0x53d0>
  407a9c:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  407aa0:	mov	x0, x20
  407aa4:	add	x1, x1, #0xdc0
  407aa8:	bl	402350 <strcasecmp@plt>
  407aac:	cbz	w0, 407ae0 <ferror@plt+0x53d0>
  407ab0:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  407ab4:	mov	x0, x20
  407ab8:	add	x1, x1, #0xdc8
  407abc:	bl	402350 <strcasecmp@plt>
  407ac0:	cbz	w0, 407ae0 <ferror@plt+0x53d0>
  407ac4:	mov	w0, #0xffffffff            	// #-1
  407ac8:	ldr	d8, [sp, #40]
  407acc:	b	407af0 <ferror@plt+0x53e0>
  407ad0:	mov	x0, #0x848000000000        	// #145685290680320
  407ad4:	movk	x0, #0x412e, lsl #48
  407ad8:	fmov	d0, x0
  407adc:	fmul	d8, d8, d0
  407ae0:	fcvtzu	w1, d8
  407ae4:	mov	w0, #0x0                   	// #0
  407ae8:	ldr	d8, [sp, #40]
  407aec:	str	w1, [x21]
  407af0:	ldp	x19, x20, [sp, #16]
  407af4:	ldr	x21, [sp, #32]
  407af8:	ldp	x29, x30, [sp], #64
  407afc:	ret
  407b00:	mov	x0, #0x400000000000        	// #70368744177664
  407b04:	movk	x0, #0x408f, lsl #48
  407b08:	fmov	d0, x0
  407b0c:	fmul	d8, d8, d0
  407b10:	b	407ae0 <ferror@plt+0x53d0>
  407b14:	mov	w0, #0xffffffff            	// #-1
  407b18:	b	407af0 <ferror@plt+0x53e0>
  407b1c:	nop
  407b20:	stp	x29, x30, [sp, #-32]!
  407b24:	mov	w3, w0
  407b28:	mov	w0, #0x423f                	// #16959
  407b2c:	mov	x29, sp
  407b30:	str	x19, [sp, #16]
  407b34:	movk	w0, #0xf, lsl #16
  407b38:	ucvtf	d0, w3
  407b3c:	cmp	w3, w0
  407b40:	mov	x19, x1
  407b44:	b.hi	407ba8 <ferror@plt+0x5498>  // b.pmore
  407b48:	cmp	w3, #0x3e7
  407b4c:	b.hi	407b74 <ferror@plt+0x5464>  // b.pmore
  407b50:	mov	x0, x19
  407b54:	mov	x1, #0x3f                  	// #63
  407b58:	adrp	x2, 40d000 <ferror@plt+0xa8f0>
  407b5c:	add	x2, x2, #0xde0
  407b60:	bl	4021d0 <snprintf@plt>
  407b64:	mov	x0, x19
  407b68:	ldr	x19, [sp, #16]
  407b6c:	ldp	x29, x30, [sp], #32
  407b70:	ret
  407b74:	mov	x0, #0x400000000000        	// #70368744177664
  407b78:	mov	x1, #0x3f                  	// #63
  407b7c:	movk	x0, #0x408f, lsl #48
  407b80:	fmov	d1, x0
  407b84:	adrp	x2, 40d000 <ferror@plt+0xa8f0>
  407b88:	mov	x0, x19
  407b8c:	fdiv	d0, d0, d1
  407b90:	add	x2, x2, #0xdd8
  407b94:	bl	4021d0 <snprintf@plt>
  407b98:	mov	x0, x19
  407b9c:	ldr	x19, [sp, #16]
  407ba0:	ldp	x29, x30, [sp], #32
  407ba4:	ret
  407ba8:	mov	x0, #0x848000000000        	// #145685290680320
  407bac:	mov	x1, #0x3f                  	// #63
  407bb0:	movk	x0, #0x412e, lsl #48
  407bb4:	fmov	d1, x0
  407bb8:	adrp	x2, 40d000 <ferror@plt+0xa8f0>
  407bbc:	mov	x0, x19
  407bc0:	fdiv	d0, d0, d1
  407bc4:	add	x2, x2, #0xdd0
  407bc8:	bl	4021d0 <snprintf@plt>
  407bcc:	mov	x0, x19
  407bd0:	ldr	x19, [sp, #16]
  407bd4:	ldp	x29, x30, [sp], #32
  407bd8:	ret
  407bdc:	nop
  407be0:	stp	x29, x30, [sp, #-64]!
  407be4:	mov	x29, sp
  407be8:	stp	x19, x20, [sp, #16]
  407bec:	mov	x19, x1
  407bf0:	str	x21, [sp, #32]
  407bf4:	mov	x21, x0
  407bf8:	mov	x0, x1
  407bfc:	add	x1, sp, #0x38
  407c00:	bl	402120 <strtod@plt>
  407c04:	ldr	x20, [sp, #56]
  407c08:	cmp	x20, x19
  407c0c:	b.eq	407d74 <ferror@plt+0x5664>  // b.none
  407c10:	str	d8, [sp, #40]
  407c14:	fmov	d8, d0
  407c18:	ldrb	w0, [x20]
  407c1c:	cbz	w0, 407d2c <ferror@plt+0x561c>
  407c20:	adrp	x1, 40e000 <ferror@plt+0xb8f0>
  407c24:	mov	x0, x20
  407c28:	add	x1, x1, #0x328
  407c2c:	bl	402350 <strcasecmp@plt>
  407c30:	cbz	w0, 407d1c <ferror@plt+0x560c>
  407c34:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  407c38:	mov	x0, x20
  407c3c:	add	x1, x1, #0x988
  407c40:	bl	402350 <strcasecmp@plt>
  407c44:	cbz	w0, 407d1c <ferror@plt+0x560c>
  407c48:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  407c4c:	mov	x0, x20
  407c50:	add	x1, x1, #0x990
  407c54:	bl	402350 <strcasecmp@plt>
  407c58:	cbz	w0, 407d1c <ferror@plt+0x560c>
  407c5c:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  407c60:	mov	x0, x20
  407c64:	add	x1, x1, #0x998
  407c68:	bl	402350 <strcasecmp@plt>
  407c6c:	cbz	w0, 407d4c <ferror@plt+0x563c>
  407c70:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  407c74:	mov	x0, x20
  407c78:	add	x1, x1, #0x9a0
  407c7c:	bl	402350 <strcasecmp@plt>
  407c80:	cbz	w0, 407d4c <ferror@plt+0x563c>
  407c84:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  407c88:	mov	x0, x20
  407c8c:	add	x1, x1, #0x9a8
  407c90:	bl	402350 <strcasecmp@plt>
  407c94:	cbz	w0, 407d4c <ferror@plt+0x563c>
  407c98:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  407c9c:	mov	x0, x20
  407ca0:	add	x1, x1, #0xdb8
  407ca4:	bl	402350 <strcasecmp@plt>
  407ca8:	cbz	w0, 407d60 <ferror@plt+0x5650>
  407cac:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  407cb0:	mov	x0, x20
  407cb4:	add	x1, x1, #0xdc0
  407cb8:	bl	402350 <strcasecmp@plt>
  407cbc:	cbz	w0, 407d60 <ferror@plt+0x5650>
  407cc0:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  407cc4:	mov	x0, x20
  407cc8:	add	x1, x1, #0xdc8
  407ccc:	bl	402350 <strcasecmp@plt>
  407cd0:	cbz	w0, 407d60 <ferror@plt+0x5650>
  407cd4:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  407cd8:	mov	x0, x20
  407cdc:	add	x1, x1, #0x508
  407ce0:	bl	402350 <strcasecmp@plt>
  407ce4:	cbz	w0, 407d2c <ferror@plt+0x561c>
  407ce8:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  407cec:	mov	x0, x20
  407cf0:	add	x1, x1, #0xde8
  407cf4:	bl	402350 <strcasecmp@plt>
  407cf8:	cbz	w0, 407d2c <ferror@plt+0x561c>
  407cfc:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  407d00:	mov	x0, x20
  407d04:	add	x1, x1, #0xdf0
  407d08:	bl	402350 <strcasecmp@plt>
  407d0c:	cbz	w0, 407d2c <ferror@plt+0x561c>
  407d10:	mov	w0, #0xffffffff            	// #-1
  407d14:	ldr	d8, [sp, #40]
  407d18:	b	407d3c <ferror@plt+0x562c>
  407d1c:	mov	x0, #0xcd6500000000        	// #225833675390976
  407d20:	movk	x0, #0x41cd, lsl #48
  407d24:	fmov	d0, x0
  407d28:	fmul	d8, d8, d0
  407d2c:	fcvtzs	d8, d8
  407d30:	mov	w0, #0x0                   	// #0
  407d34:	str	d8, [x21]
  407d38:	ldr	d8, [sp, #40]
  407d3c:	ldp	x19, x20, [sp, #16]
  407d40:	ldr	x21, [sp, #32]
  407d44:	ldp	x29, x30, [sp], #64
  407d48:	ret
  407d4c:	mov	x0, #0x848000000000        	// #145685290680320
  407d50:	movk	x0, #0x412e, lsl #48
  407d54:	fmov	d0, x0
  407d58:	fmul	d8, d8, d0
  407d5c:	b	407d2c <ferror@plt+0x561c>
  407d60:	mov	x0, #0x400000000000        	// #70368744177664
  407d64:	movk	x0, #0x408f, lsl #48
  407d68:	fmov	d0, x0
  407d6c:	fmul	d8, d8, d0
  407d70:	b	407d2c <ferror@plt+0x561c>
  407d74:	mov	w0, #0xffffffff            	// #-1
  407d78:	b	407d3c <ferror@plt+0x562c>
  407d7c:	nop
  407d80:	stp	x29, x30, [sp, #-32]!
  407d84:	mov	x3, x0
  407d88:	mov	x0, #0xc9ff                	// #51711
  407d8c:	mov	x29, sp
  407d90:	str	x19, [sp, #16]
  407d94:	movk	x0, #0x3b9a, lsl #16
  407d98:	scvtf	d0, x3
  407d9c:	cmp	x3, x0
  407da0:	mov	x19, x1
  407da4:	b.gt	407e28 <ferror@plt+0x5718>
  407da8:	mov	x0, #0x423f                	// #16959
  407dac:	movk	x0, #0xf, lsl #16
  407db0:	cmp	x3, x0
  407db4:	b.gt	407df4 <ferror@plt+0x56e4>
  407db8:	cmp	x3, #0x3e7
  407dbc:	b.le	407e5c <ferror@plt+0x574c>
  407dc0:	mov	x0, #0x400000000000        	// #70368744177664
  407dc4:	mov	x1, #0x3f                  	// #63
  407dc8:	movk	x0, #0x408f, lsl #48
  407dcc:	fmov	d1, x0
  407dd0:	adrp	x2, 40d000 <ferror@plt+0xa8f0>
  407dd4:	mov	x0, x19
  407dd8:	fdiv	d0, d0, d1
  407ddc:	add	x2, x2, #0xe08
  407de0:	bl	4021d0 <snprintf@plt>
  407de4:	mov	x0, x19
  407de8:	ldr	x19, [sp, #16]
  407dec:	ldp	x29, x30, [sp], #32
  407df0:	ret
  407df4:	mov	x0, #0x848000000000        	// #145685290680320
  407df8:	mov	x1, #0x3f                  	// #63
  407dfc:	movk	x0, #0x412e, lsl #48
  407e00:	fmov	d1, x0
  407e04:	adrp	x2, 40d000 <ferror@plt+0xa8f0>
  407e08:	mov	x0, x19
  407e0c:	fdiv	d0, d0, d1
  407e10:	add	x2, x2, #0xe00
  407e14:	bl	4021d0 <snprintf@plt>
  407e18:	mov	x0, x19
  407e1c:	ldr	x19, [sp, #16]
  407e20:	ldp	x29, x30, [sp], #32
  407e24:	ret
  407e28:	mov	x0, #0xcd6500000000        	// #225833675390976
  407e2c:	mov	x1, #0x3f                  	// #63
  407e30:	movk	x0, #0x41cd, lsl #48
  407e34:	fmov	d1, x0
  407e38:	adrp	x2, 40d000 <ferror@plt+0xa8f0>
  407e3c:	mov	x0, x19
  407e40:	fdiv	d0, d0, d1
  407e44:	add	x2, x2, #0xdf8
  407e48:	bl	4021d0 <snprintf@plt>
  407e4c:	mov	x0, x19
  407e50:	ldr	x19, [sp, #16]
  407e54:	ldp	x29, x30, [sp], #32
  407e58:	ret
  407e5c:	mov	x0, x19
  407e60:	mov	x1, #0x3f                  	// #63
  407e64:	adrp	x2, 40d000 <ferror@plt+0xa8f0>
  407e68:	add	x2, x2, #0xe10
  407e6c:	bl	4021d0 <snprintf@plt>
  407e70:	mov	x0, x19
  407e74:	ldr	x19, [sp, #16]
  407e78:	ldp	x29, x30, [sp], #32
  407e7c:	ret
  407e80:	ldrb	w1, [x0]
  407e84:	mov	x2, x0
  407e88:	mov	w0, #0x1505                	// #5381
  407e8c:	cbz	w1, 407ea0 <ferror@plt+0x5790>
  407e90:	add	w3, w1, w0, lsl #5
  407e94:	ldrb	w1, [x2, #1]!
  407e98:	add	w0, w0, w3
  407e9c:	cbnz	w1, 407e90 <ferror@plt+0x5780>
  407ea0:	ret
  407ea4:	nop
  407ea8:	stp	x29, x30, [sp, #-64]!
  407eac:	mov	x29, sp
  407eb0:	stp	x19, x20, [sp, #16]
  407eb4:	mov	x20, x2
  407eb8:	stp	x21, x22, [sp, #32]
  407ebc:	mov	x21, x1
  407ec0:	mov	x22, x0
  407ec4:	mov	x0, x1
  407ec8:	stp	x23, x24, [sp, #48]
  407ecc:	bl	4020c0 <strlen@plt>
  407ed0:	mov	x23, x0
  407ed4:	add	x0, x0, #0x41
  407ed8:	bl	402250 <malloc@plt>
  407edc:	mov	x19, x0
  407ee0:	cbz	x0, 407f60 <ferror@plt+0x5850>
  407ee4:	ldr	w24, [x22, #4]
  407ee8:	add	x2, x23, #0x1
  407eec:	mov	x1, x21
  407ef0:	add	x0, x0, #0x40
  407ef4:	str	w24, [x19, #36]
  407ef8:	bl	402080 <memcpy@plt>
  407efc:	ldrh	w1, [x22, #2]
  407f00:	add	x0, x19, #0x30
  407f04:	ldr	w2, [x22, #8]
  407f08:	str	w2, [x19, #32]
  407f0c:	strh	w1, [x19, #40]
  407f10:	cbz	x20, 407f78 <ferror@plt+0x5868>
  407f14:	ldr	x1, [x20, #56]
  407f18:	add	x2, x20, #0x30
  407f1c:	stp	x2, x1, [x19, #48]
  407f20:	str	x0, [x20, #56]
  407f24:	str	x0, [x1]
  407f28:	mov	x0, x21
  407f2c:	bl	407e80 <ferror@plt+0x5770>
  407f30:	adrp	x1, 422000 <ferror@plt+0x1f8f0>
  407f34:	and	x0, x0, #0x3ff
  407f38:	add	x2, x1, #0xde0
  407f3c:	add	x3, x19, #0x10
  407f40:	ldr	x2, [x2, x0, lsl #3]
  407f44:	str	x2, [x19, #16]
  407f48:	cbz	x2, 407f50 <ferror@plt+0x5840>
  407f4c:	str	x3, [x2, #8]
  407f50:	add	x1, x1, #0xde0
  407f54:	add	x2, x1, x0, lsl #3
  407f58:	str	x2, [x19, #24]
  407f5c:	str	x3, [x1, x0, lsl #3]
  407f60:	mov	x0, x19
  407f64:	ldp	x19, x20, [sp, #16]
  407f68:	ldp	x21, x22, [sp, #32]
  407f6c:	ldp	x23, x24, [sp, #48]
  407f70:	ldp	x29, x30, [sp], #64
  407f74:	ret
  407f78:	and	x24, x24, #0x3ff
  407f7c:	adrp	x1, 424000 <stdout@@GLIBC_2.17+0x1c78>
  407f80:	add	x2, x1, #0xde0
  407f84:	ldr	x2, [x2, x24, lsl #3]
  407f88:	str	x2, [x19]
  407f8c:	cbz	x2, 407f94 <ferror@plt+0x5884>
  407f90:	str	x19, [x2, #8]
  407f94:	dup	v0.2d, x0
  407f98:	add	x1, x1, #0xde0
  407f9c:	add	x0, x1, x24, lsl #3
  407fa0:	str	x0, [x19, #8]
  407fa4:	str	x19, [x1, x24, lsl #3]
  407fa8:	str	q0, [x19, #48]
  407fac:	b	407f28 <ferror@plt+0x5818>
  407fb0:	sub	sp, sp, #0x220
  407fb4:	stp	x29, x30, [sp]
  407fb8:	mov	x29, sp
  407fbc:	ldrh	w2, [x0, #4]
  407fc0:	stp	x19, x20, [sp, #16]
  407fc4:	mov	x20, x0
  407fc8:	sub	w0, w2, #0x10
  407fcc:	and	w0, w0, #0xffff
  407fd0:	cmp	w0, #0x1
  407fd4:	b.hi	408208 <ferror@plt+0x5af8>  // b.pmore
  407fd8:	ldr	w3, [x20]
  407fdc:	cmp	w3, #0x1f
  407fe0:	b.ls	408404 <ferror@plt+0x5cf4>  // b.plast
  407fe4:	ldr	w0, [x20, #20]
  407fe8:	add	x4, x20, #0x10
  407fec:	adrp	x1, 424000 <stdout@@GLIBC_2.17+0x1c78>
  407ff0:	add	x1, x1, #0xde0
  407ff4:	str	x4, [sp, #104]
  407ff8:	and	x4, x0, #0x3ff
  407ffc:	ldr	x19, [x1, x4, lsl #3]
  408000:	cbnz	x19, 408010 <ferror@plt+0x5900>
  408004:	b	40821c <ferror@plt+0x5b0c>
  408008:	ldr	x19, [x19]
  40800c:	cbz	x19, 40821c <ferror@plt+0x5b0c>
  408010:	ldr	w1, [x19, #36]
  408014:	cmp	w0, w1
  408018:	b.ne	408008 <ferror@plt+0x58f8>  // b.any
  40801c:	cmp	w2, #0x11
  408020:	b.eq	4082b8 <ferror@plt+0x5ba8>  // b.none
  408024:	sub	w3, w3, #0x20
  408028:	add	x2, x20, #0x20
  40802c:	add	x0, sp, #0x70
  408030:	mov	w4, #0xffff8000            	// #-32768
  408034:	mov	w1, #0x35                  	// #53
  408038:	stp	x21, x22, [sp, #32]
  40803c:	stp	x23, x24, [sp, #48]
  408040:	stp	x25, x26, [sp, #64]
  408044:	stp	x27, x28, [sp, #80]
  408048:	bl	40c9b8 <ferror@plt+0xa2a8>
  40804c:	ldr	x0, [sp, #136]
  408050:	cbz	x0, 4080b8 <ferror@plt+0x59a8>
  408054:	ldr	w1, [x20, #24]
  408058:	add	x20, x0, #0x4
  40805c:	str	w1, [x19, #32]
  408060:	add	x0, x19, #0x40
  408064:	mov	x1, x20
  408068:	bl	402430 <strcmp@plt>
  40806c:	cbz	w0, 4080b8 <ferror@plt+0x59a8>
  408070:	ldp	x0, x1, [x19, #16]
  408074:	str	x0, [x1]
  408078:	cbz	x0, 408080 <ferror@plt+0x5970>
  40807c:	str	x1, [x0, #8]
  408080:	mov	x0, x20
  408084:	bl	407e80 <ferror@plt+0x5770>
  408088:	adrp	x1, 422000 <ferror@plt+0x1f8f0>
  40808c:	and	x0, x0, #0x3ff
  408090:	add	x2, x1, #0xde0
  408094:	add	x3, x19, #0x10
  408098:	ldr	x2, [x2, x0, lsl #3]
  40809c:	str	x2, [x19, #16]
  4080a0:	cbz	x2, 4080a8 <ferror@plt+0x5998>
  4080a4:	str	x3, [x2, #8]
  4080a8:	add	x1, x1, #0xde0
  4080ac:	add	x2, x1, x0, lsl #3
  4080b0:	str	x3, [x1, x0, lsl #3]
  4080b4:	str	x2, [x19, #24]
  4080b8:	ldr	x22, [x19, #48]
  4080bc:	ldr	x23, [sp, #528]
  4080c0:	ldr	x26, [x22], #-48
  4080c4:	sub	x28, x26, #0x30
  4080c8:	cbz	x23, 4083ac <ferror@plt+0x5c9c>
  4080cc:	ldrh	w27, [x23], #4
  4080d0:	mov	x25, x22
  4080d4:	sub	w27, w27, #0x4
  4080d8:	mov	x21, x23
  4080dc:	cmp	w27, #0x3
  4080e0:	mov	w24, w27
  4080e4:	b.gt	408128 <ferror@plt+0x5a18>
  4080e8:	b	40840c <ferror@plt+0x5cfc>
  4080ec:	cmp	w20, w24
  4080f0:	b.gt	40813c <ferror@plt+0x5a2c>
  4080f4:	ldrh	w3, [x21, #2]
  4080f8:	cmp	w3, #0x35
  4080fc:	b.ne	408110 <ferror@plt+0x5a00>  // b.any
  408100:	bl	402430 <strcmp@plt>
  408104:	cbnz	w0, 40813c <ferror@plt+0x5a2c>
  408108:	ldr	x2, [x25, #48]
  40810c:	sub	x25, x2, #0x30
  408110:	add	w20, w20, #0x3
  408114:	and	w20, w20, #0xfffffffc
  408118:	sub	w24, w24, w20
  40811c:	cmp	w24, #0x3
  408120:	add	x21, x21, w20, uxtw
  408124:	b.le	40813c <ferror@plt+0x5a2c>
  408128:	ldrh	w20, [x21]
  40812c:	add	x1, x25, #0x40
  408130:	add	x0, x21, #0x4
  408134:	cmp	w20, #0x3
  408138:	b.hi	4080ec <ferror@plt+0x59dc>  // b.pmore
  40813c:	cmp	x22, x19
  408140:	b.ne	408174 <ferror@plt+0x5a64>  // b.any
  408144:	b	4081c0 <ferror@plt+0x5ab0>
  408148:	ldr	x3, [x22, #56]
  40814c:	str	x2, [x1, #8]
  408150:	str	x3, [x26, #8]
  408154:	str	x26, [x3]
  408158:	bl	402490 <free@plt>
  40815c:	ldr	x26, [x28, #48]
  408160:	cmp	x28, x19
  408164:	sub	x0, x26, #0x30
  408168:	b.eq	4081a4 <ferror@plt+0x5a94>  // b.none
  40816c:	mov	x22, x28
  408170:	mov	x28, x0
  408174:	ldp	x1, x2, [x22, #16]
  408178:	mov	x0, x22
  40817c:	str	x1, [x2]
  408180:	cbnz	x1, 408148 <ferror@plt+0x5a38>
  408184:	ldr	x1, [x22, #56]
  408188:	str	x1, [x26, #8]
  40818c:	str	x26, [x1]
  408190:	bl	402490 <free@plt>
  408194:	ldr	x26, [x28, #48]
  408198:	cmp	x28, x19
  40819c:	sub	x0, x26, #0x30
  4081a0:	b.ne	40816c <ferror@plt+0x5a5c>  // b.any
  4081a4:	ldr	x23, [sp, #528]
  4081a8:	cbz	x23, 4081f8 <ferror@plt+0x5ae8>
  4081ac:	ldrh	w27, [x23], #4
  4081b0:	sub	w27, w27, #0x4
  4081b4:	cmp	w27, #0x3
  4081b8:	b.le	4081f8 <ferror@plt+0x5ae8>
  4081bc:	nop
  4081c0:	ldrh	w1, [x23]
  4081c4:	add	w0, w1, #0x3
  4081c8:	cmp	w1, #0x3
  4081cc:	and	w0, w0, #0xfffffffc
  4081d0:	b.ls	4081f8 <ferror@plt+0x5ae8>  // b.plast
  4081d4:	cmp	w1, w27
  4081d8:	b.gt	4081f8 <ferror@plt+0x5ae8>
  4081dc:	ldrh	w1, [x23, #2]
  4081e0:	cmp	w1, #0x35
  4081e4:	b.eq	40831c <ferror@plt+0x5c0c>  // b.none
  4081e8:	sub	w27, w27, w0
  4081ec:	add	x23, x23, w0, uxtw
  4081f0:	cmp	w27, #0x3
  4081f4:	b.gt	4081c0 <ferror@plt+0x5ab0>
  4081f8:	ldp	x21, x22, [sp, #32]
  4081fc:	ldp	x23, x24, [sp, #48]
  408200:	ldp	x25, x26, [sp, #64]
  408204:	ldp	x27, x28, [sp, #80]
  408208:	mov	w0, #0x0                   	// #0
  40820c:	ldp	x29, x30, [sp]
  408210:	ldp	x19, x20, [sp, #16]
  408214:	add	sp, sp, #0x220
  408218:	ret
  40821c:	cmp	w2, #0x11
  408220:	b.eq	408208 <ferror@plt+0x5af8>  // b.none
  408224:	mov	w1, #0x35                  	// #53
  408228:	sub	w3, w3, #0x20
  40822c:	add	x2, x20, #0x20
  408230:	add	x0, sp, #0x70
  408234:	mov	w4, #0xffff8000            	// #-32768
  408238:	bl	40c9b8 <ferror@plt+0xa2a8>
  40823c:	ldr	x1, [sp, #136]
  408240:	cbz	x1, 408208 <ferror@plt+0x5af8>
  408244:	ldr	x0, [sp, #104]
  408248:	add	x1, x1, #0x4
  40824c:	mov	x2, #0x0                   	// #0
  408250:	stp	x21, x22, [sp, #32]
  408254:	bl	407ea8 <ferror@plt+0x5798>
  408258:	mov	x21, x0
  40825c:	cbz	x0, 4082b0 <ferror@plt+0x5ba0>
  408260:	ldr	x19, [sp, #528]
  408264:	cbz	x19, 4082b0 <ferror@plt+0x5ba0>
  408268:	ldrh	w20, [x19], #4
  40826c:	sub	w20, w20, #0x4
  408270:	cmp	w20, #0x3
  408274:	b.le	4082b0 <ferror@plt+0x5ba0>
  408278:	ldrh	w3, [x19]
  40827c:	add	w1, w3, #0x3
  408280:	cmp	w3, #0x3
  408284:	and	w1, w1, #0xfffffffc
  408288:	b.ls	4082b0 <ferror@plt+0x5ba0>  // b.plast
  40828c:	cmp	w3, w20
  408290:	b.gt	4082b0 <ferror@plt+0x5ba0>
  408294:	ldrh	w3, [x19, #2]
  408298:	cmp	w3, #0x35
  40829c:	b.eq	408378 <ferror@plt+0x5c68>  // b.none
  4082a0:	sub	w20, w20, w1
  4082a4:	add	x19, x19, w1, uxtw
  4082a8:	cmp	w20, #0x3
  4082ac:	b.gt	408278 <ferror@plt+0x5b68>
  4082b0:	ldp	x21, x22, [sp, #32]
  4082b4:	b	408208 <ferror@plt+0x5af8>
  4082b8:	ldr	x1, [x19, #48]
  4082bc:	ldr	x2, [x1], #-48
  4082c0:	cmp	x1, x19
  4082c4:	sub	x20, x2, #0x30
  4082c8:	b.ne	4082fc <ferror@plt+0x5bec>  // b.any
  4082cc:	b	40834c <ferror@plt+0x5c3c>
  4082d0:	ldr	x1, [x1, #56]
  4082d4:	str	x4, [x3, #8]
  4082d8:	str	x1, [x2, #8]
  4082dc:	str	x2, [x1]
  4082e0:	bl	402490 <free@plt>
  4082e4:	ldr	x2, [x20, #48]
  4082e8:	cmp	x20, x19
  4082ec:	sub	x0, x2, #0x30
  4082f0:	b.eq	40834c <ferror@plt+0x5c3c>  // b.none
  4082f4:	mov	x1, x20
  4082f8:	mov	x20, x0
  4082fc:	ldp	x3, x4, [x1, #16]
  408300:	mov	x0, x1
  408304:	str	x3, [x4]
  408308:	cbnz	x3, 4082d0 <ferror@plt+0x5bc0>
  40830c:	ldr	x3, [x1, #56]
  408310:	str	x3, [x2, #8]
  408314:	str	x2, [x3]
  408318:	b	4082e0 <ferror@plt+0x5bd0>
  40831c:	ldr	x0, [sp, #104]
  408320:	add	x1, x23, #0x4
  408324:	mov	x2, x19
  408328:	bl	407ea8 <ferror@plt+0x5798>
  40832c:	ldrh	w0, [x23]
  408330:	add	w0, w0, #0x3
  408334:	and	w0, w0, #0xfffffffc
  408338:	sub	w27, w27, w0
  40833c:	cmp	w27, #0x3
  408340:	add	x23, x23, w0, uxtw
  408344:	b.gt	4081c0 <ferror@plt+0x5ab0>
  408348:	b	4081f8 <ferror@plt+0x5ae8>
  40834c:	ldp	x0, x1, [x19, #16]
  408350:	str	x0, [x1]
  408354:	cbz	x0, 40835c <ferror@plt+0x5c4c>
  408358:	str	x1, [x0, #8]
  40835c:	ldp	x0, x1, [x19]
  408360:	str	x0, [x1]
  408364:	cbz	x0, 40836c <ferror@plt+0x5c5c>
  408368:	str	x1, [x0, #8]
  40836c:	mov	x0, x19
  408370:	bl	402490 <free@plt>
  408374:	b	408208 <ferror@plt+0x5af8>
  408378:	ldr	x0, [sp, #104]
  40837c:	add	x1, x19, #0x4
  408380:	mov	x2, x21
  408384:	bl	407ea8 <ferror@plt+0x5798>
  408388:	ldrh	w1, [x19]
  40838c:	add	w1, w1, #0x3
  408390:	and	w1, w1, #0xfffffffc
  408394:	sub	w20, w20, w1
  408398:	cmp	w20, #0x3
  40839c:	add	x19, x19, w1, uxtw
  4083a0:	b.gt	408278 <ferror@plt+0x5b68>
  4083a4:	ldp	x21, x22, [sp, #32]
  4083a8:	b	408208 <ferror@plt+0x5af8>
  4083ac:	cmp	x22, x19
  4083b0:	b.ne	4083e4 <ferror@plt+0x5cd4>  // b.any
  4083b4:	b	4081f8 <ferror@plt+0x5ae8>
  4083b8:	ldr	x3, [x22, #56]
  4083bc:	str	x2, [x1, #8]
  4083c0:	str	x3, [x26, #8]
  4083c4:	str	x26, [x3]
  4083c8:	bl	402490 <free@plt>
  4083cc:	ldr	x26, [x28, #48]
  4083d0:	cmp	x28, x19
  4083d4:	sub	x0, x26, #0x30
  4083d8:	b.eq	4081f8 <ferror@plt+0x5ae8>  // b.none
  4083dc:	mov	x22, x28
  4083e0:	mov	x28, x0
  4083e4:	ldp	x1, x2, [x22, #16]
  4083e8:	mov	x0, x22
  4083ec:	str	x1, [x2]
  4083f0:	cbnz	x1, 4083b8 <ferror@plt+0x5ca8>
  4083f4:	ldr	x1, [x22, #56]
  4083f8:	str	x1, [x26, #8]
  4083fc:	str	x26, [x1]
  408400:	b	4083c8 <ferror@plt+0x5cb8>
  408404:	mov	w0, #0xffffffff            	// #-1
  408408:	b	40820c <ferror@plt+0x5afc>
  40840c:	cmp	x22, x19
  408410:	b.ne	408174 <ferror@plt+0x5a64>  // b.any
  408414:	b	4081f8 <ferror@plt+0x5ae8>
  408418:	sub	sp, sp, #0x490
  40841c:	mov	x2, #0x420                 	// #1056
  408420:	stp	x29, x30, [sp]
  408424:	mov	x29, sp
  408428:	stp	x21, x22, [sp, #32]
  40842c:	add	x21, sp, #0x70
  408430:	add	x22, sp, #0x38
  408434:	stp	x19, x20, [sp, #16]
  408438:	mov	w20, w1
  40843c:	mov	x19, x0
  408440:	mov	w1, #0x0                   	// #0
  408444:	mov	x0, x21
  408448:	bl	4022e0 <memset@plt>
  40844c:	stp	xzr, xzr, [sp, #56]
  408450:	mov	x2, #0x20                  	// #32
  408454:	movk	x2, #0x12, lsl #32
  408458:	mov	x0, x22
  40845c:	movk	x2, #0x1, lsl #48
  408460:	mov	w1, #0x0                   	// #0
  408464:	stp	xzr, xzr, [sp, #72]
  408468:	stp	xzr, xzr, [sp, #88]
  40846c:	stp	xzr, x2, [sp, #104]
  408470:	str	w20, [sp, #132]
  408474:	bl	40ac20 <ferror@plt+0x8510>
  408478:	tbnz	w0, #31, 408524 <ferror@plt+0x5e14>
  40847c:	mov	x0, x21
  408480:	mov	w3, #0x9                   	// #9
  408484:	mov	w2, #0x1d                  	// #29
  408488:	mov	w1, #0x420                 	// #1056
  40848c:	bl	40c570 <ferror@plt+0x9e60>
  408490:	cbz	x19, 4084cc <ferror@plt+0x5dbc>
  408494:	mov	x0, x19
  408498:	bl	406220 <ferror@plt+0x3b10>
  40849c:	cmp	w0, #0x0
  4084a0:	mov	w2, #0x35                  	// #53
  4084a4:	mov	x0, x19
  4084a8:	mov	w20, #0x3                   	// #3
  4084ac:	csel	w20, w20, w2, eq  // eq = none
  4084b0:	bl	4020c0 <strlen@plt>
  4084b4:	add	w4, w0, #0x1
  4084b8:	mov	w2, w20
  4084bc:	mov	x3, x19
  4084c0:	mov	x0, x21
  4084c4:	mov	w1, #0x420                 	// #1056
  4084c8:	bl	40c480 <ferror@plt+0x9d70>
  4084cc:	mov	x1, x21
  4084d0:	add	x2, sp, #0x30
  4084d4:	mov	x0, x22
  4084d8:	mov	w19, #0x0                   	// #0
  4084dc:	bl	40bf40 <ferror@plt+0x9830>
  4084e0:	tbnz	w0, #31, 408504 <ferror@plt+0x5df4>
  4084e4:	ldr	x0, [sp, #48]
  4084e8:	mov	x1, #0x0                   	// #0
  4084ec:	bl	407fb0 <ferror@plt+0x58a0>
  4084f0:	mov	w19, w0
  4084f4:	ldr	x0, [sp, #48]
  4084f8:	cbnz	w19, 408500 <ferror@plt+0x5df0>
  4084fc:	ldr	w19, [x0, #20]
  408500:	bl	402490 <free@plt>
  408504:	mov	x0, x22
  408508:	bl	40aa28 <ferror@plt+0x8318>
  40850c:	mov	w0, w19
  408510:	ldp	x29, x30, [sp]
  408514:	ldp	x19, x20, [sp, #16]
  408518:	ldp	x21, x22, [sp, #32]
  40851c:	add	sp, sp, #0x490
  408520:	ret
  408524:	mov	w19, #0x0                   	// #0
  408528:	mov	w0, w19
  40852c:	ldp	x29, x30, [sp]
  408530:	ldp	x19, x20, [sp, #16]
  408534:	ldp	x21, x22, [sp, #32]
  408538:	add	sp, sp, #0x490
  40853c:	ret
  408540:	stp	x29, x30, [sp, #-32]!
  408544:	mov	w3, w0
  408548:	mov	x1, #0x10                  	// #16
  40854c:	mov	x29, sp
  408550:	str	x19, [sp, #16]
  408554:	adrp	x19, 422000 <ferror@plt+0x1f8f0>
  408558:	add	x19, x19, #0xdb0
  40855c:	adrp	x2, 40d000 <ferror@plt+0xa8f0>
  408560:	mov	x0, x19
  408564:	add	x2, x2, #0xe90
  408568:	bl	4021d0 <snprintf@plt>
  40856c:	mov	x0, x19
  408570:	ldr	x19, [sp, #16]
  408574:	ldp	x29, x30, [sp], #32
  408578:	ret
  40857c:	nop
  408580:	stp	x29, x30, [sp, #-48]!
  408584:	mov	x29, sp
  408588:	stp	x19, x20, [sp, #16]
  40858c:	cbz	w0, 4085dc <ferror@plt+0x5ecc>
  408590:	mov	w20, w0
  408594:	adrp	x19, 424000 <stdout@@GLIBC_2.17+0x1c78>
  408598:	add	x0, x19, #0xde0
  40859c:	str	x21, [sp, #32]
  4085a0:	and	x21, x20, #0x3ff
  4085a4:	ldr	x1, [x0, x21, lsl #3]
  4085a8:	cbnz	x1, 4085b8 <ferror@plt+0x5ea8>
  4085ac:	b	4085f4 <ferror@plt+0x5ee4>
  4085b0:	ldr	x1, [x1]
  4085b4:	cbz	x1, 4085f4 <ferror@plt+0x5ee4>
  4085b8:	ldr	w0, [x1, #36]
  4085bc:	cmp	w20, w0
  4085c0:	b.ne	4085b0 <ferror@plt+0x5ea0>  // b.any
  4085c4:	ldr	x21, [sp, #32]
  4085c8:	add	x19, x1, #0x40
  4085cc:	mov	x0, x19
  4085d0:	ldp	x19, x20, [sp, #16]
  4085d4:	ldp	x29, x30, [sp], #48
  4085d8:	ret
  4085dc:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  4085e0:	add	x19, x1, #0xe98
  4085e4:	mov	x0, x19
  4085e8:	ldp	x19, x20, [sp, #16]
  4085ec:	ldp	x29, x30, [sp], #48
  4085f0:	ret
  4085f4:	mov	w1, w20
  4085f8:	mov	x0, #0x0                   	// #0
  4085fc:	bl	408418 <ferror@plt+0x5d08>
  408600:	cmp	w0, w20
  408604:	b.ne	408630 <ferror@plt+0x5f20>  // b.any
  408608:	add	x19, x19, #0xde0
  40860c:	ldr	x1, [x19, x21, lsl #3]
  408610:	cbnz	x1, 408620 <ferror@plt+0x5f10>
  408614:	b	408630 <ferror@plt+0x5f20>
  408618:	ldr	x1, [x1]
  40861c:	cbz	x1, 408630 <ferror@plt+0x5f20>
  408620:	ldr	w0, [x1, #36]
  408624:	cmp	w20, w0
  408628:	b.ne	408618 <ferror@plt+0x5f08>  // b.any
  40862c:	b	4085c4 <ferror@plt+0x5eb4>
  408630:	adrp	x1, 422000 <ferror@plt+0x1f8f0>
  408634:	add	x1, x1, #0xdb0
  408638:	add	x1, x1, #0x10
  40863c:	mov	w0, w20
  408640:	mov	x19, x1
  408644:	bl	4022d0 <if_indextoname@plt>
  408648:	cbz	x0, 408660 <ferror@plt+0x5f50>
  40864c:	mov	x0, x19
  408650:	ldp	x19, x20, [sp, #16]
  408654:	ldr	x21, [sp, #32]
  408658:	ldp	x29, x30, [sp], #48
  40865c:	ret
  408660:	mov	w3, w20
  408664:	mov	x0, x19
  408668:	adrp	x2, 40d000 <ferror@plt+0xa8f0>
  40866c:	mov	x1, #0x10                  	// #16
  408670:	add	x2, x2, #0xe90
  408674:	bl	4021d0 <snprintf@plt>
  408678:	ldr	x21, [sp, #32]
  40867c:	b	4085cc <ferror@plt+0x5ebc>
  408680:	cbz	w0, 4086b8 <ferror@plt+0x5fa8>
  408684:	and	x2, x0, #0x3ff
  408688:	adrp	x1, 424000 <stdout@@GLIBC_2.17+0x1c78>
  40868c:	add	x1, x1, #0xde0
  408690:	ldr	x1, [x1, x2, lsl #3]
  408694:	cbnz	x1, 4086a4 <ferror@plt+0x5f94>
  408698:	b	4086b8 <ferror@plt+0x5fa8>
  40869c:	ldr	x1, [x1]
  4086a0:	cbz	x1, 4086b8 <ferror@plt+0x5fa8>
  4086a4:	ldr	w2, [x1, #36]
  4086a8:	cmp	w0, w2
  4086ac:	b.ne	40869c <ferror@plt+0x5f8c>  // b.any
  4086b0:	ldrh	w0, [x1, #40]
  4086b4:	ret
  4086b8:	mov	w0, #0xffffffff            	// #-1
  4086bc:	ret
  4086c0:	cbz	w0, 4086f8 <ferror@plt+0x5fe8>
  4086c4:	and	x2, x0, #0x3ff
  4086c8:	adrp	x1, 424000 <stdout@@GLIBC_2.17+0x1c78>
  4086cc:	add	x1, x1, #0xde0
  4086d0:	ldr	x1, [x1, x2, lsl #3]
  4086d4:	cbnz	x1, 4086e4 <ferror@plt+0x5fd4>
  4086d8:	b	408700 <ferror@plt+0x5ff0>
  4086dc:	ldr	x1, [x1]
  4086e0:	cbz	x1, 408700 <ferror@plt+0x5ff0>
  4086e4:	ldr	w2, [x1, #36]
  4086e8:	cmp	w0, w2
  4086ec:	b.ne	4086dc <ferror@plt+0x5fcc>  // b.any
  4086f0:	ldr	w0, [x1, #32]
  4086f4:	ret
  4086f8:	mov	w0, #0x0                   	// #0
  4086fc:	ret
  408700:	mov	w0, #0xffffffff            	// #-1
  408704:	ret
  408708:	cbz	x0, 4087b0 <ferror@plt+0x60a0>
  40870c:	stp	x29, x30, [sp, #-64]!
  408710:	mov	x29, sp
  408714:	stp	x19, x20, [sp, #16]
  408718:	mov	x20, x0
  40871c:	bl	407e80 <ferror@plt+0x5770>
  408720:	adrp	x1, 422000 <ferror@plt+0x1f8f0>
  408724:	and	x0, x0, #0x3ff
  408728:	add	x1, x1, #0xde0
  40872c:	ldr	x19, [x1, x0, lsl #3]
  408730:	cbz	x19, 408770 <ferror@plt+0x6060>
  408734:	str	x21, [sp, #32]
  408738:	b	408744 <ferror@plt+0x6034>
  40873c:	ldr	x19, [x19]
  408740:	cbz	x19, 40876c <ferror@plt+0x605c>
  408744:	mov	x1, x20
  408748:	add	x0, x19, #0x30
  40874c:	sub	x21, x19, #0x10
  408750:	bl	402430 <strcmp@plt>
  408754:	cbnz	w0, 40873c <ferror@plt+0x602c>
  408758:	ldr	w0, [x21, #36]
  40875c:	ldr	x21, [sp, #32]
  408760:	ldp	x19, x20, [sp, #16]
  408764:	ldp	x29, x30, [sp], #64
  408768:	ret
  40876c:	ldr	x21, [sp, #32]
  408770:	mov	x0, x20
  408774:	mov	w1, #0x0                   	// #0
  408778:	bl	408418 <ferror@plt+0x5d08>
  40877c:	cbnz	w0, 408760 <ferror@plt+0x6050>
  408780:	mov	x0, x20
  408784:	bl	4025d0 <if_nametoindex@plt>
  408788:	cbnz	w0, 408760 <ferror@plt+0x6050>
  40878c:	mov	x0, x20
  408790:	add	x2, sp, #0x3c
  408794:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  408798:	add	x1, x1, #0xe90
  40879c:	bl	402600 <__isoc99_sscanf@plt>
  4087a0:	cmp	w0, #0x1
  4087a4:	ldr	w1, [sp, #60]
  4087a8:	csel	w0, w1, wzr, eq  // eq = none
  4087ac:	b	408760 <ferror@plt+0x6050>
  4087b0:	mov	w0, #0x0                   	// #0
  4087b4:	ret
  4087b8:	mov	w3, w0
  4087bc:	adrp	x1, 424000 <stdout@@GLIBC_2.17+0x1c78>
  4087c0:	and	x0, x3, #0x3ff
  4087c4:	add	x1, x1, #0xde0
  4087c8:	ldr	x1, [x1, x0, lsl #3]
  4087cc:	nop
  4087d0:	cbz	x1, 40880c <ferror@plt+0x60fc>
  4087d4:	ldr	w2, [x1, #36]
  4087d8:	mov	x0, x1
  4087dc:	ldr	x1, [x1]
  4087e0:	cmp	w3, w2
  4087e4:	b.ne	4087d0 <ferror@plt+0x60c0>  // b.any
  4087e8:	ldr	x2, [x0, #8]
  4087ec:	str	x1, [x2]
  4087f0:	cbz	x1, 4087f8 <ferror@plt+0x60e8>
  4087f4:	str	x2, [x1, #8]
  4087f8:	ldp	x1, x2, [x0, #16]
  4087fc:	str	x1, [x2]
  408800:	cbz	x1, 408808 <ferror@plt+0x60f8>
  408804:	str	x2, [x1, #8]
  408808:	b	402490 <free@plt>
  40880c:	ret
  408810:	stp	x29, x30, [sp, #-32]!
  408814:	mov	x29, sp
  408818:	stp	x19, x20, [sp, #16]
  40881c:	adrp	x19, 422000 <ferror@plt+0x1f8f0>
  408820:	add	x19, x19, #0xdb0
  408824:	ldr	w1, [x19, #32]
  408828:	cbz	w1, 408838 <ferror@plt+0x6128>
  40882c:	ldp	x19, x20, [sp, #16]
  408830:	ldp	x29, x30, [sp], #32
  408834:	ret
  408838:	mov	x20, x0
  40883c:	bl	40b1a0 <ferror@plt+0x8a90>
  408840:	tbnz	w0, #31, 408874 <ferror@plt+0x6164>
  408844:	adrp	x1, 421000 <ferror@plt+0x1e8f0>
  408848:	mov	x0, x20
  40884c:	mov	w3, #0x0                   	// #0
  408850:	mov	x2, #0x0                   	// #0
  408854:	ldr	x1, [x1, #4008]
  408858:	bl	40b6a8 <ferror@plt+0x8f98>
  40885c:	tbnz	w0, #31, 408888 <ferror@plt+0x6178>
  408860:	mov	w0, #0x1                   	// #1
  408864:	str	w0, [x19, #32]
  408868:	ldp	x19, x20, [sp, #16]
  40886c:	ldp	x29, x30, [sp], #32
  408870:	ret
  408874:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  408878:	add	x0, x0, #0xda8
  40887c:	bl	4020e0 <perror@plt>
  408880:	mov	w0, #0x1                   	// #1
  408884:	bl	4020d0 <exit@plt>
  408888:	adrp	x3, 421000 <ferror@plt+0x1e8f0>
  40888c:	mov	x2, #0x10                  	// #16
  408890:	mov	x1, #0x1                   	// #1
  408894:	adrp	x0, 40c000 <ferror@plt+0x98f0>
  408898:	ldr	x3, [x3, #3992]
  40889c:	add	x0, x0, #0xdc8
  4088a0:	ldr	x3, [x3]
  4088a4:	bl	402510 <fwrite@plt>
  4088a8:	mov	w0, #0x1                   	// #1
  4088ac:	bl	4020d0 <exit@plt>
  4088b0:	stp	x29, x30, [sp, #-80]!
  4088b4:	cmp	w1, #0x4
  4088b8:	mov	x29, sp
  4088bc:	stp	x21, x22, [sp, #32]
  4088c0:	mov	w21, w1
  4088c4:	mov	x22, x0
  4088c8:	stp	x23, x24, [sp, #48]
  4088cc:	mov	w23, w4
  4088d0:	stp	x25, x26, [sp, #64]
  4088d4:	mov	x25, x3
  4088d8:	b.eq	408990 <ferror@plt+0x6280>  // b.none
  4088dc:	cmp	w1, #0x10
  4088e0:	b.ne	4088f4 <ferror@plt+0x61e4>  // b.any
  4088e4:	cmp	w2, #0x301
  4088e8:	mov	w0, #0x337                 	// #823
  4088ec:	ccmp	w2, w0, #0x4, ne  // ne = any
  4088f0:	b.eq	4089c8 <ferror@plt+0x62b8>  // b.none
  4088f4:	ldrb	w3, [x22]
  4088f8:	sxtw	x24, w23
  4088fc:	mov	x1, x24
  408900:	mov	x0, x25
  408904:	adrp	x2, 40d000 <ferror@plt+0xa8f0>
  408908:	add	x2, x2, #0xca8
  40890c:	bl	4021d0 <snprintf@plt>
  408910:	cmp	w23, #0x2
  408914:	ccmp	w21, #0x1, #0x4, gt
  408918:	b.le	408978 <ferror@plt+0x6268>
  40891c:	adrp	x26, 40d000 <ferror@plt+0xa8f0>
  408920:	sub	x22, x22, #0x1
  408924:	add	x24, x25, x24
  408928:	add	x26, x26, #0xea0
  40892c:	stp	x19, x20, [sp, #16]
  408930:	add	x20, x25, #0x2
  408934:	mov	x19, #0x2                   	// #2
  408938:	ldrb	w3, [x22, x19]
  40893c:	sub	x1, x24, x20
  408940:	mov	x0, x20
  408944:	mov	x2, x26
  408948:	add	x20, x20, #0x3
  40894c:	bl	4021d0 <snprintf@plt>
  408950:	add	w0, w19, w19, lsl #1
  408954:	sub	w0, w0, #0x1
  408958:	cmp	w0, w23
  40895c:	cset	w1, lt  // lt = tstop
  408960:	cmp	w21, w19
  408964:	cset	w0, gt
  408968:	add	x19, x19, #0x1
  40896c:	tst	w1, w0
  408970:	b.ne	408938 <ferror@plt+0x6228>  // b.any
  408974:	ldp	x19, x20, [sp, #16]
  408978:	mov	x0, x25
  40897c:	ldp	x21, x22, [sp, #32]
  408980:	ldp	x23, x24, [sp, #48]
  408984:	ldp	x25, x26, [sp, #64]
  408988:	ldp	x29, x30, [sp], #80
  40898c:	ret
  408990:	and	w1, w2, #0xfffffff7
  408994:	mov	w0, #0x30a                 	// #778
  408998:	cmp	w1, #0x300
  40899c:	ccmp	w2, w0, #0x4, ne  // ne = any
  4089a0:	b.ne	4088f4 <ferror@plt+0x61e4>  // b.any
  4089a4:	mov	w3, w4
  4089a8:	mov	x2, x25
  4089ac:	mov	x1, x22
  4089b0:	mov	w0, #0x2                   	// #2
  4089b4:	ldp	x21, x22, [sp, #32]
  4089b8:	ldp	x23, x24, [sp, #48]
  4089bc:	ldp	x25, x26, [sp, #64]
  4089c0:	ldp	x29, x30, [sp], #80
  4089c4:	b	402700 <inet_ntop@plt>
  4089c8:	mov	w3, w4
  4089cc:	mov	x2, x25
  4089d0:	mov	x1, x22
  4089d4:	mov	w0, #0xa                   	// #10
  4089d8:	b	4089b4 <ferror@plt+0x62a4>
  4089dc:	nop
  4089e0:	stp	x29, x30, [sp, #-352]!
  4089e4:	mov	x29, sp
  4089e8:	stp	x21, x22, [sp, #32]
  4089ec:	mov	w22, w1
  4089f0:	mov	x21, x2
  4089f4:	mov	w1, #0x2e                  	// #46
  4089f8:	stp	x23, x24, [sp, #48]
  4089fc:	mov	x23, x0
  408a00:	mov	x0, x2
  408a04:	bl	4024f0 <strchr@plt>
  408a08:	cbz	x0, 408a48 <ferror@plt+0x6338>
  408a0c:	mov	x1, x21
  408a10:	add	x0, sp, #0x58
  408a14:	mov	w2, #0x2                   	// #2
  408a18:	bl	405a80 <ferror@plt+0x3370>
  408a1c:	cbnz	w0, 408b0c <ferror@plt+0x63fc>
  408a20:	cmp	w22, #0x3
  408a24:	mov	w0, #0xffffffff            	// #-1
  408a28:	b.le	408a38 <ferror@plt+0x6328>
  408a2c:	ldr	w1, [sp, #96]
  408a30:	mov	w0, #0x4                   	// #4
  408a34:	str	w1, [x23]
  408a38:	ldp	x21, x22, [sp, #32]
  408a3c:	ldp	x23, x24, [sp, #48]
  408a40:	ldp	x29, x30, [sp], #352
  408a44:	ret
  408a48:	cmp	w22, #0x0
  408a4c:	mov	w0, #0x1                   	// #1
  408a50:	b.le	408a38 <ferror@plt+0x6328>
  408a54:	sub	w22, w22, #0x1
  408a58:	adrp	x24, 40d000 <ferror@plt+0xa8f0>
  408a5c:	sub	x23, x23, #0x1
  408a60:	add	x22, x22, #0x2
  408a64:	add	x24, x24, #0xec8
  408a68:	stp	x19, x20, [sp, #16]
  408a6c:	mov	x20, #0x1                   	// #1
  408a70:	str	x25, [sp, #64]
  408a74:	add	x25, sp, #0x58
  408a78:	b	408aa4 <ferror@plt+0x6394>
  408a7c:	ldr	w1, [sp, #88]
  408a80:	mov	w0, w20
  408a84:	cmp	w1, #0xff
  408a88:	b.hi	408ad4 <ferror@plt+0x63c4>  // b.pmore
  408a8c:	strb	w1, [x23, x20]
  408a90:	add	x20, x20, #0x1
  408a94:	mov	x21, x19
  408a98:	cmp	x20, x22
  408a9c:	cbz	x19, 408b3c <ferror@plt+0x642c>
  408aa0:	b.eq	408b54 <ferror@plt+0x6444>  // b.none
  408aa4:	mov	w1, #0x3a                  	// #58
  408aa8:	mov	x0, x21
  408aac:	bl	4024f0 <strchr@plt>
  408ab0:	mov	x19, x0
  408ab4:	mov	x2, x25
  408ab8:	mov	x0, x21
  408abc:	mov	x1, x24
  408ac0:	cbz	x19, 408ac8 <ferror@plt+0x63b8>
  408ac4:	strb	wzr, [x19], #1
  408ac8:	bl	402600 <__isoc99_sscanf@plt>
  408acc:	cmp	w0, #0x1
  408ad0:	b.eq	408a7c <ferror@plt+0x636c>  // b.none
  408ad4:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  408ad8:	mov	x2, x21
  408adc:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  408ae0:	add	x1, x1, #0xea8
  408ae4:	ldr	x0, [x0, #3992]
  408ae8:	ldr	x0, [x0]
  408aec:	bl	4026d0 <fprintf@plt>
  408af0:	mov	w0, #0xffffffff            	// #-1
  408af4:	ldp	x19, x20, [sp, #16]
  408af8:	ldp	x21, x22, [sp, #32]
  408afc:	ldp	x23, x24, [sp, #48]
  408b00:	ldr	x25, [sp, #64]
  408b04:	ldp	x29, x30, [sp], #352
  408b08:	ret
  408b0c:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  408b10:	mov	x2, x21
  408b14:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  408b18:	add	x1, x1, #0xea8
  408b1c:	ldr	x0, [x0, #3992]
  408b20:	ldr	x0, [x0]
  408b24:	bl	4026d0 <fprintf@plt>
  408b28:	mov	w0, #0xffffffff            	// #-1
  408b2c:	ldp	x21, x22, [sp, #32]
  408b30:	ldp	x23, x24, [sp, #48]
  408b34:	ldp	x29, x30, [sp], #352
  408b38:	ret
  408b3c:	ldp	x19, x20, [sp, #16]
  408b40:	ldp	x21, x22, [sp, #32]
  408b44:	ldp	x23, x24, [sp, #48]
  408b48:	ldr	x25, [sp, #64]
  408b4c:	ldp	x29, x30, [sp], #352
  408b50:	ret
  408b54:	add	w0, w0, #0x1
  408b58:	ldp	x19, x20, [sp, #16]
  408b5c:	ldp	x21, x22, [sp, #32]
  408b60:	ldp	x23, x24, [sp, #48]
  408b64:	ldr	x25, [sp, #64]
  408b68:	ldp	x29, x30, [sp], #352
  408b6c:	ret
  408b70:	stp	x29, x30, [sp, #-16]!
  408b74:	adrp	x3, 40d000 <ferror@plt+0xa8f0>
  408b78:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  408b7c:	mov	x29, sp
  408b80:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  408b84:	add	x3, x3, #0xf90
  408b88:	add	x1, x1, #0xed0
  408b8c:	add	x0, x0, #0xee0
  408b90:	mov	w2, #0x85                  	// #133
  408b94:	bl	402650 <__assert_fail@plt>
  408b98:	stp	x29, x30, [sp, #-48]!
  408b9c:	mov	x29, sp
  408ba0:	stp	x19, x20, [sp, #16]
  408ba4:	mov	x20, x0
  408ba8:	mov	x19, x1
  408bac:	mov	w0, #0x22                  	// #34
  408bb0:	ldr	x1, [x20]
  408bb4:	bl	402190 <putc@plt>
  408bb8:	ldrb	w0, [x19]
  408bbc:	cbz	w0, 408c4c <ferror@plt+0x653c>
  408bc0:	stp	x21, x22, [sp, #32]
  408bc4:	adrp	x22, 40d000 <ferror@plt+0xa8f0>
  408bc8:	adrp	x21, 40d000 <ferror@plt+0xa8f0>
  408bcc:	add	x22, x22, #0xf00
  408bd0:	add	x21, x21, #0xf28
  408bd4:	b	408c08 <ferror@plt+0x64f8>
  408bd8:	cmp	w0, #0x8
  408bdc:	b.eq	408cf4 <ferror@plt+0x65e4>  // b.none
  408be0:	cmp	w0, #0x9
  408be4:	b.ne	408ce8 <ferror@plt+0x65d8>  // b.any
  408be8:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  408bec:	mov	x2, #0x2                   	// #2
  408bf0:	add	x0, x0, #0xef0
  408bf4:	mov	x1, #0x1                   	// #1
  408bf8:	bl	402510 <fwrite@plt>
  408bfc:	nop
  408c00:	ldrb	w0, [x19, #1]!
  408c04:	cbz	w0, 408c48 <ferror@plt+0x6538>
  408c08:	cmp	w0, #0xd
  408c0c:	ldr	x3, [x20]
  408c10:	b.eq	408cc0 <ferror@plt+0x65b0>  // b.none
  408c14:	b.hi	408c60 <ferror@plt+0x6550>  // b.pmore
  408c18:	cmp	w0, #0xa
  408c1c:	b.eq	408ca8 <ferror@plt+0x6598>  // b.none
  408c20:	b.ls	408bd8 <ferror@plt+0x64c8>  // b.plast
  408c24:	cmp	w0, #0xc
  408c28:	b.ne	408ce8 <ferror@plt+0x65d8>  // b.any
  408c2c:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  408c30:	mov	x2, #0x2                   	// #2
  408c34:	add	x0, x0, #0xf08
  408c38:	mov	x1, #0x1                   	// #1
  408c3c:	bl	402510 <fwrite@plt>
  408c40:	ldrb	w0, [x19, #1]!
  408c44:	cbnz	w0, 408c08 <ferror@plt+0x64f8>
  408c48:	ldp	x21, x22, [sp, #32]
  408c4c:	mov	w0, #0x22                  	// #34
  408c50:	ldr	x1, [x20]
  408c54:	ldp	x19, x20, [sp, #16]
  408c58:	ldp	x29, x30, [sp], #48
  408c5c:	b	402190 <putc@plt>
  408c60:	cmp	w0, #0x27
  408c64:	b.eq	408cd4 <ferror@plt+0x65c4>  // b.none
  408c68:	cmp	w0, #0x5c
  408c6c:	b.ne	408c88 <ferror@plt+0x6578>  // b.any
  408c70:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  408c74:	mov	x2, #0x2                   	// #2
  408c78:	mov	x1, #0x1                   	// #1
  408c7c:	add	x0, x0, #0xf18
  408c80:	bl	402510 <fwrite@plt>
  408c84:	b	408c00 <ferror@plt+0x64f0>
  408c88:	cmp	w0, #0x22
  408c8c:	b.ne	408ce8 <ferror@plt+0x65d8>  // b.any
  408c90:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  408c94:	mov	x2, #0x2                   	// #2
  408c98:	mov	x1, #0x1                   	// #1
  408c9c:	add	x0, x0, #0xf20
  408ca0:	bl	402510 <fwrite@plt>
  408ca4:	b	408c00 <ferror@plt+0x64f0>
  408ca8:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  408cac:	mov	x2, #0x2                   	// #2
  408cb0:	mov	x1, #0x1                   	// #1
  408cb4:	add	x0, x0, #0xef8
  408cb8:	bl	402510 <fwrite@plt>
  408cbc:	b	408c00 <ferror@plt+0x64f0>
  408cc0:	mov	x0, x22
  408cc4:	mov	x2, #0x2                   	// #2
  408cc8:	mov	x1, #0x1                   	// #1
  408ccc:	bl	402510 <fwrite@plt>
  408cd0:	b	408c00 <ferror@plt+0x64f0>
  408cd4:	mov	x0, x21
  408cd8:	mov	x2, #0x2                   	// #2
  408cdc:	mov	x1, #0x1                   	// #1
  408ce0:	bl	402510 <fwrite@plt>
  408ce4:	b	408c00 <ferror@plt+0x64f0>
  408ce8:	mov	x1, x3
  408cec:	bl	402190 <putc@plt>
  408cf0:	b	408c00 <ferror@plt+0x64f0>
  408cf4:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  408cf8:	mov	x2, #0x2                   	// #2
  408cfc:	mov	x1, #0x1                   	// #1
  408d00:	add	x0, x0, #0xf10
  408d04:	bl	402510 <fwrite@plt>
  408d08:	b	408c00 <ferror@plt+0x64f0>
  408d0c:	nop
  408d10:	stp	x29, x30, [sp, #-32]!
  408d14:	mov	x29, sp
  408d18:	str	x19, [sp, #16]
  408d1c:	mov	x19, x0
  408d20:	mov	x0, #0x10                  	// #16
  408d24:	bl	402250 <malloc@plt>
  408d28:	cbz	x0, 408d38 <ferror@plt+0x6628>
  408d2c:	str	x19, [x0]
  408d30:	str	wzr, [x0, #8]
  408d34:	strh	wzr, [x0, #12]
  408d38:	ldr	x19, [sp, #16]
  408d3c:	ldp	x29, x30, [sp], #32
  408d40:	ret
  408d44:	nop
  408d48:	stp	x29, x30, [sp, #-32]!
  408d4c:	mov	x29, sp
  408d50:	stp	x19, x20, [sp, #16]
  408d54:	mov	x19, x0
  408d58:	ldr	x20, [x0]
  408d5c:	ldr	w0, [x20, #8]
  408d60:	cbnz	w0, 408d90 <ferror@plt+0x6680>
  408d64:	ldr	x1, [x20]
  408d68:	mov	w0, #0xa                   	// #10
  408d6c:	bl	4021b0 <fputc@plt>
  408d70:	ldr	x0, [x20]
  408d74:	bl	402540 <fflush@plt>
  408d78:	mov	x0, x20
  408d7c:	bl	402490 <free@plt>
  408d80:	str	xzr, [x19]
  408d84:	ldp	x19, x20, [sp, #16]
  408d88:	ldp	x29, x30, [sp], #32
  408d8c:	ret
  408d90:	adrp	x3, 40d000 <ferror@plt+0xa8f0>
  408d94:	add	x3, x3, #0xf90
  408d98:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  408d9c:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  408da0:	add	x3, x3, #0x10
  408da4:	add	x1, x1, #0xed0
  408da8:	add	x0, x0, #0xf30
  408dac:	mov	w2, #0x6e                  	// #110
  408db0:	bl	402650 <__assert_fail@plt>
  408db4:	nop
  408db8:	strb	w1, [x0, #12]
  408dbc:	ret
  408dc0:	stp	x29, x30, [sp, #-48]!
  408dc4:	mov	x29, sp
  408dc8:	stp	x19, x20, [sp, #16]
  408dcc:	mov	x19, x0
  408dd0:	mov	x20, x1
  408dd4:	ldrb	w0, [x0, #13]
  408dd8:	cbnz	w0, 408e6c <ferror@plt+0x675c>
  408ddc:	ldrb	w0, [x19, #12]
  408de0:	mov	w1, #0x2c                  	// #44
  408de4:	strb	w1, [x19, #13]
  408de8:	cbnz	w0, 408e1c <ferror@plt+0x670c>
  408dec:	strb	wzr, [x19, #13]
  408df0:	mov	x1, x20
  408df4:	mov	x0, x19
  408df8:	bl	408b98 <ferror@plt+0x6488>
  408dfc:	ldr	x1, [x19]
  408e00:	mov	w0, #0x3a                  	// #58
  408e04:	bl	402190 <putc@plt>
  408e08:	ldrb	w0, [x19, #12]
  408e0c:	cbnz	w0, 408e78 <ferror@plt+0x6768>
  408e10:	ldp	x19, x20, [sp, #16]
  408e14:	ldp	x29, x30, [sp], #48
  408e18:	ret
  408e1c:	ldr	x1, [x19]
  408e20:	mov	w0, #0xa                   	// #10
  408e24:	bl	402190 <putc@plt>
  408e28:	ldr	w0, [x19, #8]
  408e2c:	cbz	w0, 408dec <ferror@plt+0x66dc>
  408e30:	stp	x21, x22, [sp, #32]
  408e34:	adrp	x22, 40d000 <ferror@plt+0xa8f0>
  408e38:	add	x22, x22, #0xf48
  408e3c:	mov	w21, #0x0                   	// #0
  408e40:	ldr	x3, [x19]
  408e44:	mov	x0, x22
  408e48:	mov	x2, #0x4                   	// #4
  408e4c:	mov	x1, #0x1                   	// #1
  408e50:	add	w21, w21, #0x1
  408e54:	bl	402510 <fwrite@plt>
  408e58:	ldr	w0, [x19, #8]
  408e5c:	cmp	w21, w0
  408e60:	b.cc	408e40 <ferror@plt+0x6730>  // b.lo, b.ul, b.last
  408e64:	ldp	x21, x22, [sp, #32]
  408e68:	b	408dec <ferror@plt+0x66dc>
  408e6c:	ldr	x1, [x19]
  408e70:	bl	402190 <putc@plt>
  408e74:	b	408ddc <ferror@plt+0x66cc>
  408e78:	ldr	x1, [x19]
  408e7c:	mov	w0, #0x20                  	// #32
  408e80:	ldp	x19, x20, [sp, #16]
  408e84:	ldp	x29, x30, [sp], #48
  408e88:	b	402190 <putc@plt>
  408e8c:	nop
  408e90:	stp	x29, x30, [sp, #-272]!
  408e94:	mov	w9, #0xffffffd0            	// #-48
  408e98:	mov	x29, sp
  408e9c:	stp	x19, x20, [sp, #16]
  408ea0:	mov	x19, x0
  408ea4:	add	x10, sp, #0xe0
  408ea8:	str	q0, [sp, #96]
  408eac:	mov	w0, #0xffffff80            	// #-128
  408eb0:	mov	x20, x1
  408eb4:	ldrb	w8, [x19, #13]
  408eb8:	add	x1, sp, #0x110
  408ebc:	stp	x1, x1, [sp, #64]
  408ec0:	str	x10, [sp, #80]
  408ec4:	stp	w9, w0, [sp, #88]
  408ec8:	str	q1, [sp, #112]
  408ecc:	str	q2, [sp, #128]
  408ed0:	str	q3, [sp, #144]
  408ed4:	str	q4, [sp, #160]
  408ed8:	str	q5, [sp, #176]
  408edc:	str	q6, [sp, #192]
  408ee0:	str	q7, [sp, #208]
  408ee4:	stp	x2, x3, [sp, #224]
  408ee8:	stp	x4, x5, [sp, #240]
  408eec:	stp	x6, x7, [sp, #256]
  408ef0:	ldr	x0, [x19]
  408ef4:	cbnz	w8, 408f28 <ferror@plt+0x6818>
  408ef8:	ldp	x6, x7, [sp, #64]
  408efc:	mov	w1, #0x2c                  	// #44
  408f00:	ldp	x4, x5, [sp, #80]
  408f04:	strb	w1, [x19, #13]
  408f08:	add	x2, sp, #0x20
  408f0c:	mov	x1, x20
  408f10:	stp	x6, x7, [sp, #32]
  408f14:	stp	x4, x5, [sp, #48]
  408f18:	bl	402630 <vfprintf@plt>
  408f1c:	ldp	x19, x20, [sp, #16]
  408f20:	ldp	x29, x30, [sp], #272
  408f24:	ret
  408f28:	mov	x1, x0
  408f2c:	mov	w0, w8
  408f30:	bl	402190 <putc@plt>
  408f34:	ldr	x0, [x19]
  408f38:	b	408ef8 <ferror@plt+0x67e8>
  408f3c:	nop
  408f40:	stp	x29, x30, [sp, #-32]!
  408f44:	mov	x29, sp
  408f48:	str	x19, [sp, #16]
  408f4c:	mov	x19, x0
  408f50:	ldrb	w0, [x0, #13]
  408f54:	ldr	x1, [x19]
  408f58:	cbnz	w0, 408f88 <ferror@plt+0x6878>
  408f5c:	mov	w0, #0x2c                  	// #44
  408f60:	strb	w0, [x19, #13]
  408f64:	mov	w0, #0x7b                  	// #123
  408f68:	bl	402190 <putc@plt>
  408f6c:	strb	wzr, [x19, #13]
  408f70:	ldr	w0, [x19, #8]
  408f74:	add	w0, w0, #0x1
  408f78:	str	w0, [x19, #8]
  408f7c:	ldr	x19, [sp, #16]
  408f80:	ldp	x29, x30, [sp], #32
  408f84:	ret
  408f88:	bl	402190 <putc@plt>
  408f8c:	ldr	x1, [x19]
  408f90:	b	408f5c <ferror@plt+0x684c>
  408f94:	nop
  408f98:	stp	x29, x30, [sp, #-48]!
  408f9c:	mov	x29, sp
  408fa0:	stp	x19, x20, [sp, #16]
  408fa4:	mov	x19, x0
  408fa8:	ldr	w0, [x0, #8]
  408fac:	cbz	w0, 409038 <ferror@plt+0x6928>
  408fb0:	ldrb	w2, [x19, #13]
  408fb4:	sub	w0, w0, #0x1
  408fb8:	str	w0, [x19, #8]
  408fbc:	ldr	x1, [x19]
  408fc0:	cbz	w2, 40901c <ferror@plt+0x690c>
  408fc4:	ldrb	w0, [x19, #12]
  408fc8:	cbz	w0, 40901c <ferror@plt+0x690c>
  408fcc:	mov	w0, #0xa                   	// #10
  408fd0:	str	x21, [sp, #32]
  408fd4:	bl	402190 <putc@plt>
  408fd8:	adrp	x21, 40d000 <ferror@plt+0xa8f0>
  408fdc:	ldr	w0, [x19, #8]
  408fe0:	add	x21, x21, #0xf48
  408fe4:	mov	w20, #0x0                   	// #0
  408fe8:	cbz	w0, 409014 <ferror@plt+0x6904>
  408fec:	nop
  408ff0:	ldr	x3, [x19]
  408ff4:	mov	x0, x21
  408ff8:	mov	x2, #0x4                   	// #4
  408ffc:	mov	x1, #0x1                   	// #1
  409000:	add	w20, w20, #0x1
  409004:	bl	402510 <fwrite@plt>
  409008:	ldr	w0, [x19, #8]
  40900c:	cmp	w20, w0
  409010:	b.cc	408ff0 <ferror@plt+0x68e0>  // b.lo, b.ul, b.last
  409014:	ldr	x1, [x19]
  409018:	ldr	x21, [sp, #32]
  40901c:	mov	w0, #0x7d                  	// #125
  409020:	bl	402190 <putc@plt>
  409024:	mov	w0, #0x2c                  	// #44
  409028:	strb	w0, [x19, #13]
  40902c:	ldp	x19, x20, [sp, #16]
  409030:	ldp	x29, x30, [sp], #48
  409034:	ret
  409038:	str	x21, [sp, #32]
  40903c:	bl	408b70 <ferror@plt+0x6460>
  409040:	stp	x29, x30, [sp, #-32]!
  409044:	mov	x29, sp
  409048:	str	x19, [sp, #16]
  40904c:	mov	x19, x0
  409050:	ldrb	w0, [x0, #13]
  409054:	ldr	x1, [x19]
  409058:	cbnz	w0, 409090 <ferror@plt+0x6980>
  40905c:	mov	w0, #0x2c                  	// #44
  409060:	strb	w0, [x19, #13]
  409064:	mov	w0, #0x5b                  	// #91
  409068:	bl	402190 <putc@plt>
  40906c:	strb	wzr, [x19, #13]
  409070:	ldr	w0, [x19, #8]
  409074:	ldrb	w1, [x19, #12]
  409078:	add	w0, w0, #0x1
  40907c:	str	w0, [x19, #8]
  409080:	cbnz	w1, 40909c <ferror@plt+0x698c>
  409084:	ldr	x19, [sp, #16]
  409088:	ldp	x29, x30, [sp], #32
  40908c:	ret
  409090:	bl	402190 <putc@plt>
  409094:	ldr	x1, [x19]
  409098:	b	40905c <ferror@plt+0x694c>
  40909c:	ldr	x1, [x19]
  4090a0:	mov	w0, #0x20                  	// #32
  4090a4:	ldr	x19, [sp, #16]
  4090a8:	ldp	x29, x30, [sp], #32
  4090ac:	b	402190 <putc@plt>
  4090b0:	stp	x29, x30, [sp, #-32]!
  4090b4:	mov	x29, sp
  4090b8:	str	x19, [sp, #16]
  4090bc:	mov	x19, x0
  4090c0:	ldrb	w0, [x0, #12]
  4090c4:	cbz	w0, 4090d0 <ferror@plt+0x69c0>
  4090c8:	ldrb	w0, [x19, #13]
  4090cc:	cbnz	w0, 409104 <ferror@plt+0x69f4>
  4090d0:	ldr	w0, [x19, #8]
  4090d4:	strb	wzr, [x19, #13]
  4090d8:	cbz	w0, 409114 <ferror@plt+0x6a04>
  4090dc:	ldr	x1, [x19]
  4090e0:	sub	w0, w0, #0x1
  4090e4:	str	w0, [x19, #8]
  4090e8:	mov	w0, #0x5d                  	// #93
  4090ec:	bl	402190 <putc@plt>
  4090f0:	mov	w0, #0x2c                  	// #44
  4090f4:	strb	w0, [x19, #13]
  4090f8:	ldr	x19, [sp, #16]
  4090fc:	ldp	x29, x30, [sp], #32
  409100:	ret
  409104:	ldr	x1, [x19]
  409108:	mov	w0, #0x20                  	// #32
  40910c:	bl	402190 <putc@plt>
  409110:	b	4090d0 <ferror@plt+0x69c0>
  409114:	bl	408b70 <ferror@plt+0x6460>
  409118:	stp	x29, x30, [sp, #-32]!
  40911c:	mov	x29, sp
  409120:	stp	x19, x20, [sp, #16]
  409124:	mov	x19, x0
  409128:	mov	x20, x1
  40912c:	ldrb	w0, [x0, #13]
  409130:	cbnz	w0, 409150 <ferror@plt+0x6a40>
  409134:	mov	w0, #0x2c                  	// #44
  409138:	strb	w0, [x19, #13]
  40913c:	mov	x1, x20
  409140:	mov	x0, x19
  409144:	ldp	x19, x20, [sp, #16]
  409148:	ldp	x29, x30, [sp], #32
  40914c:	b	408b98 <ferror@plt+0x6488>
  409150:	ldr	x1, [x19]
  409154:	bl	402190 <putc@plt>
  409158:	mov	w0, #0x2c                  	// #44
  40915c:	strb	w0, [x19, #13]
  409160:	mov	x1, x20
  409164:	mov	x0, x19
  409168:	ldp	x19, x20, [sp, #16]
  40916c:	ldp	x29, x30, [sp], #32
  409170:	b	408b98 <ferror@plt+0x6488>
  409174:	nop
  409178:	tst	w1, #0xff
  40917c:	adrp	x3, 40d000 <ferror@plt+0xa8f0>
  409180:	adrp	x2, 40d000 <ferror@plt+0xa8f0>
  409184:	add	x3, x3, #0xf58
  409188:	add	x2, x2, #0xf50
  40918c:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  409190:	csel	x2, x2, x3, ne  // ne = any
  409194:	add	x1, x1, #0x240
  409198:	b	408e90 <ferror@plt+0x6780>
  40919c:	nop
  4091a0:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  4091a4:	add	x1, x1, #0xf60
  4091a8:	b	408e90 <ferror@plt+0x6780>
  4091ac:	nop
  4091b0:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  4091b4:	add	x1, x1, #0xf68
  4091b8:	b	408e90 <ferror@plt+0x6780>
  4091bc:	nop
  4091c0:	and	w2, w1, #0xff
  4091c4:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  4091c8:	add	x1, x1, #0xf70
  4091cc:	b	408e90 <ferror@plt+0x6780>
  4091d0:	and	w2, w1, #0xffff
  4091d4:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  4091d8:	add	x1, x1, #0xf78
  4091dc:	b	408e90 <ferror@plt+0x6780>
  4091e0:	mov	w2, w1
  4091e4:	adrp	x3, 40c000 <ferror@plt+0x98f0>
  4091e8:	add	x1, x3, #0xda0
  4091ec:	b	408e90 <ferror@plt+0x6780>
  4091f0:	mov	x2, x1
  4091f4:	adrp	x3, 40d000 <ferror@plt+0xa8f0>
  4091f8:	add	x1, x3, #0xf80
  4091fc:	b	408e90 <ferror@plt+0x6780>
  409200:	mov	x2, x1
  409204:	adrp	x3, 40d000 <ferror@plt+0xa8f0>
  409208:	add	x1, x3, #0xf88
  40920c:	b	408e90 <ferror@plt+0x6780>
  409210:	mov	x2, x1
  409214:	adrp	x3, 40d000 <ferror@plt+0xa8f0>
  409218:	add	x1, x3, #0xf80
  40921c:	b	408e90 <ferror@plt+0x6780>
  409220:	mov	x2, x1
  409224:	adrp	x3, 40c000 <ferror@plt+0x98f0>
  409228:	add	x1, x3, #0xd98
  40922c:	b	408e90 <ferror@plt+0x6780>
  409230:	mov	w2, w1
  409234:	adrp	x3, 40c000 <ferror@plt+0x98f0>
  409238:	add	x1, x3, #0xd90
  40923c:	b	408e90 <ferror@plt+0x6780>
  409240:	mov	x2, x1
  409244:	adrp	x3, 40d000 <ferror@plt+0xa8f0>
  409248:	add	x1, x3, #0x368
  40924c:	b	408e90 <ferror@plt+0x6780>
  409250:	stp	x29, x30, [sp, #-32]!
  409254:	mov	x29, sp
  409258:	stp	x19, x20, [sp, #16]
  40925c:	mov	x20, x2
  409260:	mov	x19, x0
  409264:	bl	408dc0 <ferror@plt+0x66b0>
  409268:	mov	x1, x20
  40926c:	mov	x0, x19
  409270:	ldp	x19, x20, [sp, #16]
  409274:	ldp	x29, x30, [sp], #32
  409278:	b	409118 <ferror@plt+0x6a08>
  40927c:	nop
  409280:	stp	x29, x30, [sp, #-32]!
  409284:	mov	x29, sp
  409288:	stp	x19, x20, [sp, #16]
  40928c:	and	w20, w2, #0xff
  409290:	mov	x19, x0
  409294:	bl	408dc0 <ferror@plt+0x66b0>
  409298:	mov	w1, w20
  40929c:	mov	x0, x19
  4092a0:	ldp	x19, x20, [sp, #16]
  4092a4:	ldp	x29, x30, [sp], #32
  4092a8:	b	409178 <ferror@plt+0x6a68>
  4092ac:	nop
  4092b0:	stp	x29, x30, [sp, #-32]!
  4092b4:	mov	x29, sp
  4092b8:	str	d8, [sp, #24]
  4092bc:	fmov	d8, d0
  4092c0:	str	x19, [sp, #16]
  4092c4:	mov	x19, x0
  4092c8:	bl	408dc0 <ferror@plt+0x66b0>
  4092cc:	fmov	d0, d8
  4092d0:	mov	x0, x19
  4092d4:	ldr	d8, [sp, #24]
  4092d8:	ldr	x19, [sp, #16]
  4092dc:	ldp	x29, x30, [sp], #32
  4092e0:	b	4091b0 <ferror@plt+0x6aa0>
  4092e4:	nop
  4092e8:	stp	x29, x30, [sp, #-32]!
  4092ec:	mov	x29, sp
  4092f0:	stp	x19, x20, [sp, #16]
  4092f4:	mov	w20, w2
  4092f8:	mov	x19, x0
  4092fc:	bl	408dc0 <ferror@plt+0x66b0>
  409300:	mov	w1, w20
  409304:	mov	x0, x19
  409308:	ldp	x19, x20, [sp, #16]
  40930c:	ldp	x29, x30, [sp], #32
  409310:	b	4091e0 <ferror@plt+0x6ad0>
  409314:	nop
  409318:	stp	x29, x30, [sp, #-32]!
  40931c:	mov	x29, sp
  409320:	stp	x19, x20, [sp, #16]
  409324:	mov	x20, x2
  409328:	mov	x19, x0
  40932c:	bl	408dc0 <ferror@plt+0x66b0>
  409330:	mov	x1, x20
  409334:	mov	x0, x19
  409338:	ldp	x19, x20, [sp, #16]
  40933c:	ldp	x29, x30, [sp], #32
  409340:	b	4091f0 <ferror@plt+0x6ae0>
  409344:	nop
  409348:	stp	x29, x30, [sp, #-32]!
  40934c:	mov	x29, sp
  409350:	stp	x19, x20, [sp, #16]
  409354:	mov	x20, x2
  409358:	mov	x19, x0
  40935c:	bl	408dc0 <ferror@plt+0x66b0>
  409360:	mov	x1, x20
  409364:	mov	x0, x19
  409368:	ldp	x19, x20, [sp, #16]
  40936c:	ldp	x29, x30, [sp], #32
  409370:	b	409200 <ferror@plt+0x6af0>
  409374:	nop
  409378:	stp	x29, x30, [sp, #-32]!
  40937c:	mov	x29, sp
  409380:	stp	x19, x20, [sp, #16]
  409384:	and	w20, w2, #0xff
  409388:	mov	x19, x0
  40938c:	bl	408dc0 <ferror@plt+0x66b0>
  409390:	mov	w1, w20
  409394:	mov	x0, x19
  409398:	ldp	x19, x20, [sp, #16]
  40939c:	ldp	x29, x30, [sp], #32
  4093a0:	b	4091c0 <ferror@plt+0x6ab0>
  4093a4:	nop
  4093a8:	stp	x29, x30, [sp, #-32]!
  4093ac:	mov	x29, sp
  4093b0:	stp	x19, x20, [sp, #16]
  4093b4:	and	w20, w2, #0xffff
  4093b8:	mov	x19, x0
  4093bc:	bl	408dc0 <ferror@plt+0x66b0>
  4093c0:	mov	w1, w20
  4093c4:	mov	x0, x19
  4093c8:	ldp	x19, x20, [sp, #16]
  4093cc:	ldp	x29, x30, [sp], #32
  4093d0:	b	4091d0 <ferror@plt+0x6ac0>
  4093d4:	nop
  4093d8:	stp	x29, x30, [sp, #-32]!
  4093dc:	mov	x29, sp
  4093e0:	stp	x19, x20, [sp, #16]
  4093e4:	mov	x20, x2
  4093e8:	mov	x19, x0
  4093ec:	bl	408dc0 <ferror@plt+0x66b0>
  4093f0:	mov	x1, x20
  4093f4:	mov	x0, x19
  4093f8:	ldp	x19, x20, [sp, #16]
  4093fc:	ldp	x29, x30, [sp], #32
  409400:	b	409210 <ferror@plt+0x6b00>
  409404:	nop
  409408:	stp	x29, x30, [sp, #-32]!
  40940c:	mov	x29, sp
  409410:	stp	x19, x20, [sp, #16]
  409414:	mov	x20, x2
  409418:	mov	x19, x0
  40941c:	bl	408dc0 <ferror@plt+0x66b0>
  409420:	mov	x1, x20
  409424:	mov	x0, x19
  409428:	ldp	x19, x20, [sp, #16]
  40942c:	ldp	x29, x30, [sp], #32
  409430:	b	409220 <ferror@plt+0x6b10>
  409434:	nop
  409438:	stp	x29, x30, [sp, #-32]!
  40943c:	mov	x29, sp
  409440:	stp	x19, x20, [sp, #16]
  409444:	mov	w20, w2
  409448:	mov	x19, x0
  40944c:	bl	408dc0 <ferror@plt+0x66b0>
  409450:	mov	w1, w20
  409454:	mov	x0, x19
  409458:	ldp	x19, x20, [sp, #16]
  40945c:	ldp	x29, x30, [sp], #32
  409460:	b	409230 <ferror@plt+0x6b20>
  409464:	nop
  409468:	stp	x29, x30, [sp, #-32]!
  40946c:	mov	x29, sp
  409470:	stp	x19, x20, [sp, #16]
  409474:	mov	x20, x2
  409478:	mov	x19, x0
  40947c:	bl	408dc0 <ferror@plt+0x66b0>
  409480:	mov	x1, x20
  409484:	mov	x0, x19
  409488:	ldp	x19, x20, [sp, #16]
  40948c:	ldp	x29, x30, [sp], #32
  409490:	b	409240 <ferror@plt+0x6b30>
  409494:	nop
  409498:	stp	x29, x30, [sp, #-32]!
  40949c:	mov	x29, sp
  4094a0:	str	x19, [sp, #16]
  4094a4:	mov	x19, x0
  4094a8:	bl	408dc0 <ferror@plt+0x66b0>
  4094ac:	mov	x0, x19
  4094b0:	ldr	x19, [sp, #16]
  4094b4:	ldp	x29, x30, [sp], #32
  4094b8:	b	4091a0 <ferror@plt+0x6a90>
  4094bc:	nop
  4094c0:	cbnz	w0, 4094c8 <ferror@plt+0x6db8>
  4094c4:	ret
  4094c8:	stp	x29, x30, [sp, #-32]!
  4094cc:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  4094d0:	mov	x29, sp
  4094d4:	ldr	x0, [x0, #4016]
  4094d8:	ldr	x0, [x0]
  4094dc:	str	x19, [sp, #16]
  4094e0:	adrp	x19, 426000 <stdout@@GLIBC_2.17+0x3c78>
  4094e4:	bl	408d10 <ferror@plt+0x6600>
  4094e8:	str	x0, [x19, #3552]
  4094ec:	mov	x1, x0
  4094f0:	cbz	x0, 409530 <ferror@plt+0x6e20>
  4094f4:	adrp	x2, 421000 <ferror@plt+0x1e8f0>
  4094f8:	ldr	x2, [x2, #4056]
  4094fc:	ldr	w2, [x2]
  409500:	cbnz	w2, 409514 <ferror@plt+0x6e04>
  409504:	ldr	x19, [sp, #16]
  409508:	mov	x0, x1
  40950c:	ldp	x29, x30, [sp], #32
  409510:	b	409040 <ferror@plt+0x6930>
  409514:	mov	w1, #0x1                   	// #1
  409518:	bl	408db8 <ferror@plt+0x66a8>
  40951c:	ldr	x1, [x19, #3552]
  409520:	ldr	x19, [sp, #16]
  409524:	mov	x0, x1
  409528:	ldp	x29, x30, [sp], #32
  40952c:	b	409040 <ferror@plt+0x6930>
  409530:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  409534:	add	x0, x0, #0xfb0
  409538:	bl	4020e0 <perror@plt>
  40953c:	mov	w0, #0x1                   	// #1
  409540:	bl	4020d0 <exit@plt>
  409544:	nop
  409548:	stp	x29, x30, [sp, #-32]!
  40954c:	adrp	x0, 426000 <stdout@@GLIBC_2.17+0x3c78>
  409550:	mov	x29, sp
  409554:	str	x19, [sp, #16]
  409558:	add	x19, x0, #0xde0
  40955c:	ldr	x0, [x0, #3552]
  409560:	cbz	x0, 409578 <ferror@plt+0x6e68>
  409564:	bl	4090b0 <ferror@plt+0x69a0>
  409568:	mov	x0, x19
  40956c:	ldr	x19, [sp, #16]
  409570:	ldp	x29, x30, [sp], #32
  409574:	b	408d48 <ferror@plt+0x6638>
  409578:	ldr	x19, [sp, #16]
  40957c:	ldp	x29, x30, [sp], #32
  409580:	ret
  409584:	nop
  409588:	cbnz	w0, 409590 <ferror@plt+0x6e80>
  40958c:	ret
  409590:	stp	x29, x30, [sp, #-16]!
  409594:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  409598:	mov	x29, sp
  40959c:	ldr	x0, [x0, #4016]
  4095a0:	ldr	x0, [x0]
  4095a4:	bl	408d10 <ferror@plt+0x6600>
  4095a8:	adrp	x2, 426000 <stdout@@GLIBC_2.17+0x3c78>
  4095ac:	str	x0, [x2, #3552]
  4095b0:	cbz	x0, 4095d8 <ferror@plt+0x6ec8>
  4095b4:	adrp	x1, 421000 <ferror@plt+0x1e8f0>
  4095b8:	ldr	x1, [x1, #4056]
  4095bc:	ldr	w1, [x1]
  4095c0:	cbnz	w1, 4095cc <ferror@plt+0x6ebc>
  4095c4:	ldp	x29, x30, [sp], #16
  4095c8:	ret
  4095cc:	ldp	x29, x30, [sp], #16
  4095d0:	mov	w1, #0x1                   	// #1
  4095d4:	b	408db8 <ferror@plt+0x66a8>
  4095d8:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  4095dc:	add	x0, x0, #0xfb0
  4095e0:	bl	4020e0 <perror@plt>
  4095e4:	mov	w0, #0x1                   	// #1
  4095e8:	bl	4020d0 <exit@plt>
  4095ec:	nop
  4095f0:	adrp	x1, 426000 <stdout@@GLIBC_2.17+0x3c78>
  4095f4:	add	x0, x1, #0xde0
  4095f8:	ldr	x1, [x1, #3552]
  4095fc:	cbz	x1, 409604 <ferror@plt+0x6ef4>
  409600:	b	408d48 <ferror@plt+0x6638>
  409604:	ret
  409608:	adrp	x0, 426000 <stdout@@GLIBC_2.17+0x3c78>
  40960c:	ldr	x0, [x0, #3552]
  409610:	cmp	x0, #0x0
  409614:	cset	w0, ne  // ne = any
  409618:	ret
  40961c:	nop
  409620:	adrp	x0, 426000 <stdout@@GLIBC_2.17+0x3c78>
  409624:	ldr	x0, [x0, #3552]
  409628:	ret
  40962c:	nop
  409630:	stp	x29, x30, [sp, #-32]!
  409634:	mov	x1, x0
  409638:	mov	x29, sp
  40963c:	str	x19, [sp, #16]
  409640:	adrp	x19, 426000 <stdout@@GLIBC_2.17+0x3c78>
  409644:	ldr	x0, [x19, #3552]
  409648:	cbz	x0, 409664 <ferror@plt+0x6f54>
  40964c:	cbz	x1, 409658 <ferror@plt+0x6f48>
  409650:	bl	408dc0 <ferror@plt+0x66b0>
  409654:	ldr	x0, [x19, #3552]
  409658:	ldr	x19, [sp, #16]
  40965c:	ldp	x29, x30, [sp], #32
  409660:	b	408f40 <ferror@plt+0x6830>
  409664:	ldr	x19, [sp, #16]
  409668:	ldp	x29, x30, [sp], #32
  40966c:	ret
  409670:	adrp	x0, 426000 <stdout@@GLIBC_2.17+0x3c78>
  409674:	ldr	x0, [x0, #3552]
  409678:	cbz	x0, 409680 <ferror@plt+0x6f70>
  40967c:	b	408f98 <ferror@plt+0x6888>
  409680:	ret
  409684:	nop
  409688:	stp	x29, x30, [sp, #-32]!
  40968c:	mov	w2, w0
  409690:	tst	w0, #0x6
  409694:	mov	x29, sp
  409698:	str	x19, [sp, #16]
  40969c:	adrp	x19, 426000 <stdout@@GLIBC_2.17+0x3c78>
  4096a0:	mov	x3, x1
  4096a4:	ldr	x0, [x19, #3552]
  4096a8:	b.eq	4096c8 <ferror@plt+0x6fb8>  // b.none
  4096ac:	cbz	x0, 4096d8 <ferror@plt+0x6fc8>
  4096b0:	cbz	x1, 4096bc <ferror@plt+0x6fac>
  4096b4:	bl	408dc0 <ferror@plt+0x66b0>
  4096b8:	ldr	x0, [x19, #3552]
  4096bc:	ldr	x19, [sp, #16]
  4096c0:	ldp	x29, x30, [sp], #32
  4096c4:	b	409040 <ferror@plt+0x6930>
  4096c8:	cbz	x0, 4096d8 <ferror@plt+0x6fc8>
  4096cc:	ldr	x19, [sp, #16]
  4096d0:	ldp	x29, x30, [sp], #32
  4096d4:	ret
  4096d8:	mov	w0, #0x5                   	// #5
  4096dc:	tst	w2, w0
  4096e0:	b.eq	4096cc <ferror@plt+0x6fbc>  // b.none
  4096e4:	ldr	x19, [sp, #16]
  4096e8:	mov	x1, x3
  4096ec:	ldp	x29, x30, [sp], #32
  4096f0:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  4096f4:	add	x0, x0, #0x240
  4096f8:	b	402640 <printf@plt>
  4096fc:	nop
  409700:	adrp	x3, 426000 <stdout@@GLIBC_2.17+0x3c78>
  409704:	mov	w2, w0
  409708:	tst	w0, #0x6
  40970c:	ldr	x0, [x3, #3552]
  409710:	b.eq	40971c <ferror@plt+0x700c>  // b.none
  409714:	cbz	x0, 409724 <ferror@plt+0x7014>
  409718:	b	4090b0 <ferror@plt+0x69a0>
  40971c:	cbz	x0, 409724 <ferror@plt+0x7014>
  409720:	ret
  409724:	mov	w0, #0x5                   	// #5
  409728:	tst	w2, w0
  40972c:	b.eq	409720 <ferror@plt+0x7010>  // b.none
  409730:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  409734:	add	x0, x0, #0x240
  409738:	b	402640 <printf@plt>
  40973c:	nop
  409740:	adrp	x7, 426000 <stdout@@GLIBC_2.17+0x3c78>
  409744:	mov	w5, w0
  409748:	tst	w0, #0x6
  40974c:	mov	x6, x2
  409750:	ldr	x0, [x7, #3552]
  409754:	mov	x2, x3
  409758:	b.eq	409770 <ferror@plt+0x7060>  // b.none
  40975c:	cbz	x0, 409778 <ferror@plt+0x7068>
  409760:	cbz	x6, 409798 <ferror@plt+0x7088>
  409764:	mov	w2, w4
  409768:	mov	x1, x6
  40976c:	b	409438 <ferror@plt+0x6d28>
  409770:	cbz	x0, 409778 <ferror@plt+0x7068>
  409774:	ret
  409778:	mov	w0, #0x5                   	// #5
  40977c:	tst	w5, w0
  409780:	b.eq	409774 <ferror@plt+0x7064>  // b.none
  409784:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  409788:	mov	w3, w4
  40978c:	ldr	x0, [x0, #4016]
  409790:	ldr	x0, [x0]
  409794:	b	40a030 <ferror@plt+0x7920>
  409798:	mov	w1, w4
  40979c:	b	409230 <ferror@plt+0x6b20>
  4097a0:	adrp	x7, 426000 <stdout@@GLIBC_2.17+0x3c78>
  4097a4:	mov	w5, w0
  4097a8:	tst	w0, #0x6
  4097ac:	mov	x6, x2
  4097b0:	ldr	x0, [x7, #3552]
  4097b4:	mov	x2, x3
  4097b8:	b.eq	4097d0 <ferror@plt+0x70c0>  // b.none
  4097bc:	cbz	x0, 4097d8 <ferror@plt+0x70c8>
  4097c0:	cbz	x6, 4097f8 <ferror@plt+0x70e8>
  4097c4:	mov	x2, x4
  4097c8:	mov	x1, x6
  4097cc:	b	409468 <ferror@plt+0x6d58>
  4097d0:	cbz	x0, 4097d8 <ferror@plt+0x70c8>
  4097d4:	ret
  4097d8:	mov	w0, #0x5                   	// #5
  4097dc:	tst	w5, w0
  4097e0:	b.eq	4097d4 <ferror@plt+0x70c4>  // b.none
  4097e4:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  4097e8:	mov	x3, x4
  4097ec:	ldr	x0, [x0, #4016]
  4097f0:	ldr	x0, [x0]
  4097f4:	b	40a030 <ferror@plt+0x7920>
  4097f8:	mov	x1, x4
  4097fc:	b	409240 <ferror@plt+0x6b30>
  409800:	adrp	x7, 426000 <stdout@@GLIBC_2.17+0x3c78>
  409804:	mov	w5, w0
  409808:	tst	w0, #0x6
  40980c:	mov	w6, w1
  409810:	ldr	x0, [x7, #3552]
  409814:	mov	x1, x2
  409818:	mov	x2, x3
  40981c:	and	w3, w4, #0xff
  409820:	b.eq	409834 <ferror@plt+0x7124>  // b.none
  409824:	cbz	x0, 40983c <ferror@plt+0x712c>
  409828:	cbz	x1, 40985c <ferror@plt+0x714c>
  40982c:	mov	w2, w3
  409830:	b	409378 <ferror@plt+0x6c68>
  409834:	cbz	x0, 40983c <ferror@plt+0x712c>
  409838:	ret
  40983c:	mov	w0, #0x5                   	// #5
  409840:	tst	w5, w0
  409844:	b.eq	409838 <ferror@plt+0x7128>  // b.none
  409848:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  40984c:	mov	w1, w6
  409850:	ldr	x0, [x0, #4016]
  409854:	ldr	x0, [x0]
  409858:	b	40a030 <ferror@plt+0x7920>
  40985c:	mov	w1, w3
  409860:	b	4091c0 <ferror@plt+0x6ab0>
  409864:	nop
  409868:	adrp	x7, 426000 <stdout@@GLIBC_2.17+0x3c78>
  40986c:	mov	w5, w0
  409870:	tst	w0, #0x6
  409874:	mov	w6, w1
  409878:	ldr	x0, [x7, #3552]
  40987c:	mov	x1, x2
  409880:	mov	x2, x3
  409884:	and	w3, w4, #0xffff
  409888:	b.eq	40989c <ferror@plt+0x718c>  // b.none
  40988c:	cbz	x0, 4098a4 <ferror@plt+0x7194>
  409890:	cbz	x1, 4098c4 <ferror@plt+0x71b4>
  409894:	mov	w2, w3
  409898:	b	4093a8 <ferror@plt+0x6c98>
  40989c:	cbz	x0, 4098a4 <ferror@plt+0x7194>
  4098a0:	ret
  4098a4:	mov	w0, #0x5                   	// #5
  4098a8:	tst	w5, w0
  4098ac:	b.eq	4098a0 <ferror@plt+0x7190>  // b.none
  4098b0:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  4098b4:	mov	w1, w6
  4098b8:	ldr	x0, [x0, #4016]
  4098bc:	ldr	x0, [x0]
  4098c0:	b	40a030 <ferror@plt+0x7920>
  4098c4:	mov	w1, w3
  4098c8:	b	4091d0 <ferror@plt+0x6ac0>
  4098cc:	nop
  4098d0:	adrp	x7, 426000 <stdout@@GLIBC_2.17+0x3c78>
  4098d4:	mov	w5, w0
  4098d8:	tst	w0, #0x6
  4098dc:	mov	x6, x2
  4098e0:	ldr	x0, [x7, #3552]
  4098e4:	mov	x2, x3
  4098e8:	b.eq	409900 <ferror@plt+0x71f0>  // b.none
  4098ec:	cbz	x0, 409908 <ferror@plt+0x71f8>
  4098f0:	cbz	x6, 409928 <ferror@plt+0x7218>
  4098f4:	mov	w2, w4
  4098f8:	mov	x1, x6
  4098fc:	b	4092e8 <ferror@plt+0x6bd8>
  409900:	cbz	x0, 409908 <ferror@plt+0x71f8>
  409904:	ret
  409908:	mov	w0, #0x5                   	// #5
  40990c:	tst	w5, w0
  409910:	b.eq	409904 <ferror@plt+0x71f4>  // b.none
  409914:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  409918:	mov	w3, w4
  40991c:	ldr	x0, [x0, #4016]
  409920:	ldr	x0, [x0]
  409924:	b	40a030 <ferror@plt+0x7920>
  409928:	mov	w1, w4
  40992c:	b	4091e0 <ferror@plt+0x6ad0>
  409930:	adrp	x7, 426000 <stdout@@GLIBC_2.17+0x3c78>
  409934:	mov	w5, w0
  409938:	tst	w0, #0x6
  40993c:	mov	x6, x2
  409940:	ldr	x0, [x7, #3552]
  409944:	mov	x2, x3
  409948:	b.eq	409960 <ferror@plt+0x7250>  // b.none
  40994c:	cbz	x0, 409968 <ferror@plt+0x7258>
  409950:	cbz	x6, 409988 <ferror@plt+0x7278>
  409954:	mov	x2, x4
  409958:	mov	x1, x6
  40995c:	b	409318 <ferror@plt+0x6c08>
  409960:	cbz	x0, 409968 <ferror@plt+0x7258>
  409964:	ret
  409968:	mov	w0, #0x5                   	// #5
  40996c:	tst	w5, w0
  409970:	b.eq	409964 <ferror@plt+0x7254>  // b.none
  409974:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  409978:	mov	x3, x4
  40997c:	ldr	x0, [x0, #4016]
  409980:	ldr	x0, [x0]
  409984:	b	40a030 <ferror@plt+0x7920>
  409988:	mov	x1, x4
  40998c:	b	4091f0 <ferror@plt+0x6ae0>
  409990:	adrp	x7, 426000 <stdout@@GLIBC_2.17+0x3c78>
  409994:	mov	w5, w0
  409998:	tst	w0, #0x6
  40999c:	mov	x6, x2
  4099a0:	ldr	x0, [x7, #3552]
  4099a4:	mov	x2, x3
  4099a8:	b.eq	4099c0 <ferror@plt+0x72b0>  // b.none
  4099ac:	cbz	x0, 4099c8 <ferror@plt+0x72b8>
  4099b0:	cbz	x6, 4099e8 <ferror@plt+0x72d8>
  4099b4:	mov	x2, x4
  4099b8:	mov	x1, x6
  4099bc:	b	4093d8 <ferror@plt+0x6cc8>
  4099c0:	cbz	x0, 4099c8 <ferror@plt+0x72b8>
  4099c4:	ret
  4099c8:	mov	w0, #0x5                   	// #5
  4099cc:	tst	w5, w0
  4099d0:	b.eq	4099c4 <ferror@plt+0x72b4>  // b.none
  4099d4:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  4099d8:	mov	x3, x4
  4099dc:	ldr	x0, [x0, #4016]
  4099e0:	ldr	x0, [x0]
  4099e4:	b	40a030 <ferror@plt+0x7920>
  4099e8:	mov	x1, x4
  4099ec:	b	409210 <ferror@plt+0x6b00>
  4099f0:	adrp	x7, 426000 <stdout@@GLIBC_2.17+0x3c78>
  4099f4:	mov	w5, w0
  4099f8:	tst	w0, #0x6
  4099fc:	mov	x6, x2
  409a00:	ldr	x0, [x7, #3552]
  409a04:	mov	x2, x3
  409a08:	b.eq	409a20 <ferror@plt+0x7310>  // b.none
  409a0c:	cbz	x0, 409a28 <ferror@plt+0x7318>
  409a10:	cbz	x6, 409a48 <ferror@plt+0x7338>
  409a14:	mov	x2, x4
  409a18:	mov	x1, x6
  409a1c:	b	409408 <ferror@plt+0x6cf8>
  409a20:	cbz	x0, 409a28 <ferror@plt+0x7318>
  409a24:	ret
  409a28:	mov	w0, #0x5                   	// #5
  409a2c:	tst	w5, w0
  409a30:	b.eq	409a24 <ferror@plt+0x7314>  // b.none
  409a34:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  409a38:	mov	x3, x4
  409a3c:	ldr	x0, [x0, #4016]
  409a40:	ldr	x0, [x0]
  409a44:	b	40a030 <ferror@plt+0x7920>
  409a48:	mov	x1, x4
  409a4c:	b	409220 <ferror@plt+0x6b10>
  409a50:	adrp	x5, 426000 <stdout@@GLIBC_2.17+0x3c78>
  409a54:	mov	w4, w0
  409a58:	tst	w0, #0x6
  409a5c:	fmov	d1, d0
  409a60:	ldr	x0, [x5, #3552]
  409a64:	b.eq	409a78 <ferror@plt+0x7368>  // b.none
  409a68:	cbz	x0, 409a80 <ferror@plt+0x7370>
  409a6c:	cbz	x2, 409aa4 <ferror@plt+0x7394>
  409a70:	mov	x1, x2
  409a74:	b	4092b0 <ferror@plt+0x6ba0>
  409a78:	cbz	x0, 409a80 <ferror@plt+0x7370>
  409a7c:	ret
  409a80:	mov	w0, #0x5                   	// #5
  409a84:	tst	w4, w0
  409a88:	b.eq	409a7c <ferror@plt+0x736c>  // b.none
  409a8c:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  409a90:	fmov	d0, d1
  409a94:	mov	x2, x3
  409a98:	ldr	x0, [x0, #4016]
  409a9c:	ldr	x0, [x0]
  409aa0:	b	40a030 <ferror@plt+0x7920>
  409aa4:	b	4091b0 <ferror@plt+0x6aa0>
  409aa8:	stp	x29, x30, [sp, #-112]!
  409aac:	mov	x3, x0
  409ab0:	adrp	x2, 40d000 <ferror@plt+0xa8f0>
  409ab4:	mov	x29, sp
  409ab8:	stp	x19, x20, [sp, #16]
  409abc:	add	x20, sp, #0x30
  409ac0:	mov	x19, x0
  409ac4:	add	x2, x2, #0xfc0
  409ac8:	mov	x0, x20
  409acc:	str	x21, [sp, #32]
  409ad0:	mov	w21, w1
  409ad4:	mov	x1, #0x40                  	// #64
  409ad8:	bl	4021d0 <snprintf@plt>
  409adc:	mov	w4, w21
  409ae0:	mov	x3, x20
  409ae4:	mov	x2, x19
  409ae8:	mov	w1, #0x6                   	// #6
  409aec:	mov	w0, #0x4                   	// #4
  409af0:	bl	4098d0 <ferror@plt+0x71c0>
  409af4:	ldp	x19, x20, [sp, #16]
  409af8:	ldr	x21, [sp, #32]
  409afc:	ldp	x29, x30, [sp], #112
  409b00:	ret
  409b04:	nop
  409b08:	adrp	x7, 426000 <stdout@@GLIBC_2.17+0x3c78>
  409b0c:	mov	w5, w0
  409b10:	tst	w0, #0x6
  409b14:	mov	w6, w1
  409b18:	ldr	x0, [x7, #3552]
  409b1c:	mov	x1, x2
  409b20:	mov	x2, x3
  409b24:	b.eq	409b4c <ferror@plt+0x743c>  // b.none
  409b28:	cbz	x0, 409b54 <ferror@plt+0x7444>
  409b2c:	cmp	x1, #0x0
  409b30:	ccmp	x4, #0x0, #0x0, ne  // ne = any
  409b34:	b.eq	409b80 <ferror@plt+0x7470>  // b.none
  409b38:	cmp	x1, #0x0
  409b3c:	ccmp	x4, #0x0, #0x4, eq  // eq = none
  409b40:	b.eq	409b78 <ferror@plt+0x7468>  // b.none
  409b44:	mov	x1, x4
  409b48:	b	409118 <ferror@plt+0x6a08>
  409b4c:	cbz	x0, 409b54 <ferror@plt+0x7444>
  409b50:	ret
  409b54:	mov	w0, #0x5                   	// #5
  409b58:	tst	w5, w0
  409b5c:	b.eq	409b50 <ferror@plt+0x7440>  // b.none
  409b60:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  409b64:	mov	x3, x4
  409b68:	mov	w1, w6
  409b6c:	ldr	x0, [x0, #4016]
  409b70:	ldr	x0, [x0]
  409b74:	b	40a030 <ferror@plt+0x7920>
  409b78:	mov	x2, x4
  409b7c:	b	409250 <ferror@plt+0x6b40>
  409b80:	b	408dc0 <ferror@plt+0x66b0>
  409b84:	nop
  409b88:	stp	x29, x30, [sp, #-112]!
  409b8c:	mov	x3, x0
  409b90:	adrp	x2, 40d000 <ferror@plt+0xa8f0>
  409b94:	mov	x29, sp
  409b98:	stp	x19, x20, [sp, #16]
  409b9c:	add	x20, sp, #0x30
  409ba0:	mov	x19, x0
  409ba4:	add	x2, x2, #0xfc8
  409ba8:	mov	x0, x20
  409bac:	str	x21, [sp, #32]
  409bb0:	mov	x21, x1
  409bb4:	mov	x1, #0x40                  	// #64
  409bb8:	bl	4021d0 <snprintf@plt>
  409bbc:	mov	x4, x21
  409bc0:	mov	x3, x20
  409bc4:	mov	x2, x19
  409bc8:	mov	w1, #0x6                   	// #6
  409bcc:	mov	w0, #0x4                   	// #4
  409bd0:	bl	409b08 <ferror@plt+0x73f8>
  409bd4:	ldp	x19, x20, [sp, #16]
  409bd8:	ldr	x21, [sp, #32]
  409bdc:	ldp	x29, x30, [sp], #112
  409be0:	ret
  409be4:	nop
  409be8:	sub	sp, sp, #0x10
  409bec:	adrp	x7, 426000 <stdout@@GLIBC_2.17+0x3c78>
  409bf0:	mov	w5, w0
  409bf4:	tst	w0, #0x6
  409bf8:	mov	w6, w1
  409bfc:	mov	x1, x2
  409c00:	str	x3, [sp, #8]
  409c04:	and	w2, w4, #0xff
  409c08:	ldr	x0, [x7, #3552]
  409c0c:	b.eq	409c20 <ferror@plt+0x7510>  // b.none
  409c10:	cbz	x0, 409c2c <ferror@plt+0x751c>
  409c14:	cbz	x1, 409c6c <ferror@plt+0x755c>
  409c18:	add	sp, sp, #0x10
  409c1c:	b	409280 <ferror@plt+0x6b70>
  409c20:	cbz	x0, 409c2c <ferror@plt+0x751c>
  409c24:	add	sp, sp, #0x10
  409c28:	ret
  409c2c:	mov	w0, #0x5                   	// #5
  409c30:	tst	w5, w0
  409c34:	b.eq	409c24 <ferror@plt+0x7514>  // b.none
  409c38:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  409c3c:	cmp	w2, #0x0
  409c40:	adrp	x3, 40d000 <ferror@plt+0xa8f0>
  409c44:	adrp	x2, 40d000 <ferror@plt+0xa8f0>
  409c48:	ldr	x0, [x0, #4016]
  409c4c:	add	x2, x2, #0xf58
  409c50:	add	x3, x3, #0xf50
  409c54:	mov	w1, w6
  409c58:	csel	x3, x3, x2, ne  // ne = any
  409c5c:	ldr	x0, [x0]
  409c60:	ldr	x2, [sp, #8]
  409c64:	add	sp, sp, #0x10
  409c68:	b	40a030 <ferror@plt+0x7920>
  409c6c:	mov	w1, w2
  409c70:	add	sp, sp, #0x10
  409c74:	b	409178 <ferror@plt+0x6a68>
  409c78:	stp	x29, x30, [sp, #-96]!
  409c7c:	adrp	x5, 426000 <stdout@@GLIBC_2.17+0x3c78>
  409c80:	tst	w0, #0x6
  409c84:	mov	x29, sp
  409c88:	stp	x19, x20, [sp, #16]
  409c8c:	mov	x19, x2
  409c90:	mov	x2, x3
  409c94:	ldr	x3, [x5, #3552]
  409c98:	b.eq	409ce0 <ferror@plt+0x75d0>  // b.none
  409c9c:	cbz	x3, 409cf0 <ferror@plt+0x75e0>
  409ca0:	add	x20, sp, #0x20
  409ca4:	mov	x3, x4
  409ca8:	mov	x0, x20
  409cac:	mov	x1, #0x40                  	// #64
  409cb0:	adrp	x2, 40d000 <ferror@plt+0xa8f0>
  409cb4:	add	x2, x2, #0xfd0
  409cb8:	bl	4021d0 <snprintf@plt>
  409cbc:	mov	x4, x20
  409cc0:	mov	x2, x19
  409cc4:	mov	x3, #0x0                   	// #0
  409cc8:	mov	w1, #0x6                   	// #6
  409ccc:	mov	w0, #0x2                   	// #2
  409cd0:	bl	409b08 <ferror@plt+0x73f8>
  409cd4:	ldp	x19, x20, [sp, #16]
  409cd8:	ldp	x29, x30, [sp], #96
  409cdc:	ret
  409ce0:	cbz	x3, 409cf0 <ferror@plt+0x75e0>
  409ce4:	ldp	x19, x20, [sp, #16]
  409ce8:	ldp	x29, x30, [sp], #96
  409cec:	ret
  409cf0:	mov	w3, #0x5                   	// #5
  409cf4:	tst	w0, w3
  409cf8:	b.eq	409ce4 <ferror@plt+0x75d4>  // b.none
  409cfc:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  409d00:	mov	x3, x4
  409d04:	ldr	x0, [x0, #4016]
  409d08:	ldr	x0, [x0]
  409d0c:	bl	40a030 <ferror@plt+0x7920>
  409d10:	b	409ce4 <ferror@plt+0x75d4>
  409d14:	nop
  409d18:	stp	x29, x30, [sp, #-112]!
  409d1c:	tst	w0, #0x6
  409d20:	mov	x29, sp
  409d24:	stp	x19, x20, [sp, #16]
  409d28:	adrp	x20, 426000 <stdout@@GLIBC_2.17+0x3c78>
  409d2c:	mov	x19, x2
  409d30:	mov	x2, x3
  409d34:	ldr	x3, [x20, #3552]
  409d38:	b.eq	409d84 <ferror@plt+0x7674>  // b.none
  409d3c:	cbz	x3, 409d94 <ferror@plt+0x7684>
  409d40:	str	x21, [sp, #32]
  409d44:	add	x21, sp, #0x30
  409d48:	mov	w3, w4
  409d4c:	mov	x0, x21
  409d50:	adrp	x2, 40d000 <ferror@plt+0xa8f0>
  409d54:	mov	x1, #0x40                  	// #64
  409d58:	add	x2, x2, #0xec8
  409d5c:	bl	4021d0 <snprintf@plt>
  409d60:	ldr	x0, [x20, #3552]
  409d64:	cbz	x19, 409db8 <ferror@plt+0x76a8>
  409d68:	mov	x2, x21
  409d6c:	mov	x1, x19
  409d70:	bl	409250 <ferror@plt+0x6b40>
  409d74:	ldp	x19, x20, [sp, #16]
  409d78:	ldr	x21, [sp, #32]
  409d7c:	ldp	x29, x30, [sp], #112
  409d80:	ret
  409d84:	cbz	x3, 409d94 <ferror@plt+0x7684>
  409d88:	ldp	x19, x20, [sp, #16]
  409d8c:	ldp	x29, x30, [sp], #112
  409d90:	ret
  409d94:	mov	w3, #0x5                   	// #5
  409d98:	tst	w0, w3
  409d9c:	b.eq	409d88 <ferror@plt+0x7678>  // b.none
  409da0:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  409da4:	mov	w3, w4
  409da8:	ldr	x0, [x0, #4016]
  409dac:	ldr	x0, [x0]
  409db0:	bl	40a030 <ferror@plt+0x7920>
  409db4:	b	409d88 <ferror@plt+0x7678>
  409db8:	mov	x1, x21
  409dbc:	bl	409118 <ferror@plt+0x6a08>
  409dc0:	ldr	x21, [sp, #32]
  409dc4:	b	409d88 <ferror@plt+0x7678>
  409dc8:	adrp	x7, 426000 <stdout@@GLIBC_2.17+0x3c78>
  409dcc:	mov	w5, w0
  409dd0:	tst	w0, #0x6
  409dd4:	mov	x6, x3
  409dd8:	ldr	x0, [x7, #3552]
  409ddc:	b.eq	409df0 <ferror@plt+0x76e0>  // b.none
  409de0:	cbz	x0, 409df8 <ferror@plt+0x76e8>
  409de4:	cbz	x2, 409e1c <ferror@plt+0x770c>
  409de8:	mov	x1, x2
  409dec:	b	409498 <ferror@plt+0x6d88>
  409df0:	cbz	x0, 409df8 <ferror@plt+0x76e8>
  409df4:	ret
  409df8:	mov	w0, #0x5                   	// #5
  409dfc:	tst	w5, w0
  409e00:	b.eq	409df4 <ferror@plt+0x76e4>  // b.none
  409e04:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  409e08:	mov	x3, x4
  409e0c:	mov	x2, x6
  409e10:	ldr	x0, [x0, #4016]
  409e14:	ldr	x0, [x0]
  409e18:	b	40a030 <ferror@plt+0x7920>
  409e1c:	b	4091a0 <ferror@plt+0x6a90>
  409e20:	adrp	x0, 426000 <stdout@@GLIBC_2.17+0x3c78>
  409e24:	ldr	x0, [x0, #3552]
  409e28:	cbz	x0, 409e30 <ferror@plt+0x7720>
  409e2c:	ret
  409e30:	adrp	x1, 421000 <ferror@plt+0x1e8f0>
  409e34:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  409e38:	add	x0, x0, #0x240
  409e3c:	ldr	x1, [x1, #4048]
  409e40:	ldr	x1, [x1]
  409e44:	b	402640 <printf@plt>
  409e48:	cmp	w1, #0x0
  409e4c:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  409e50:	b.eq	409ef4 <ferror@plt+0x77e4>  // b.none
  409e54:	stp	x29, x30, [sp, #-32]!
  409e58:	cmp	w0, #0x2
  409e5c:	mov	x29, sp
  409e60:	b.eq	409e88 <ferror@plt+0x7778>  // b.none
  409e64:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  409e68:	ldr	x0, [x0, #4016]
  409e6c:	ldr	x0, [x0]
  409e70:	bl	4021e0 <fileno@plt>
  409e74:	bl	402580 <isatty@plt>
  409e78:	cbnz	w0, 409e88 <ferror@plt+0x7778>
  409e7c:	mov	w0, #0x0                   	// #0
  409e80:	ldp	x29, x30, [sp], #32
  409e84:	ret
  409e88:	adrp	x1, 426000 <stdout@@GLIBC_2.17+0x3c78>
  409e8c:	adrp	x0, 40d000 <ferror@plt+0xa8f0>
  409e90:	add	x0, x0, #0xfd8
  409e94:	stp	x19, x20, [sp, #16]
  409e98:	mov	w19, #0x1                   	// #1
  409e9c:	add	x20, x1, #0xde8
  409ea0:	str	w19, [x1, #3560]
  409ea4:	bl	402670 <getenv@plt>
  409ea8:	cbz	x0, 409f08 <ferror@plt+0x77f8>
  409eac:	mov	w1, #0x3b                  	// #59
  409eb0:	bl	4023c0 <strrchr@plt>
  409eb4:	mov	x2, x0
  409eb8:	mov	w0, w19
  409ebc:	cbz	x2, 409efc <ferror@plt+0x77ec>
  409ec0:	ldrb	w3, [x2, #1]
  409ec4:	sub	w0, w3, #0x30
  409ec8:	and	w0, w0, #0xff
  409ecc:	cmp	w0, #0x6
  409ed0:	cset	w1, ls  // ls = plast
  409ed4:	cmp	w3, #0x38
  409ed8:	csinc	w0, w1, wzr, ne  // ne = any
  409edc:	cbz	w0, 409f08 <ferror@plt+0x77f8>
  409ee0:	ldrb	w1, [x2, #2]
  409ee4:	cbnz	w1, 409efc <ferror@plt+0x77ec>
  409ee8:	str	w19, [x20, #4]
  409eec:	ldp	x19, x20, [sp, #16]
  409ef0:	b	409e80 <ferror@plt+0x7770>
  409ef4:	mov	w0, #0x0                   	// #0
  409ef8:	ret
  409efc:	ldp	x19, x20, [sp, #16]
  409f00:	ldp	x29, x30, [sp], #32
  409f04:	ret
  409f08:	mov	w0, w19
  409f0c:	ldp	x19, x20, [sp, #16]
  409f10:	ldp	x29, x30, [sp], #32
  409f14:	ret
  409f18:	cbz	x1, 40a018 <ferror@plt+0x7908>
  409f1c:	stp	x29, x30, [sp, #-48]!
  409f20:	mov	x29, sp
  409f24:	stp	x19, x20, [sp, #16]
  409f28:	mov	x19, x0
  409f2c:	mov	x20, x1
  409f30:	str	x21, [sp, #32]
  409f34:	bl	4020c0 <strlen@plt>
  409f38:	add	x3, x0, #0x10
  409f3c:	add	x2, x0, #0x1
  409f40:	and	x3, x3, #0xfffffffffffffff0
  409f44:	mov	x1, x19
  409f48:	sub	sp, sp, x3
  409f4c:	mov	x0, sp
  409f50:	bl	402080 <memcpy@plt>
  409f54:	mov	x21, x0
  409f58:	mov	w1, #0x3d                  	// #61
  409f5c:	bl	4025e0 <strchrnul@plt>
  409f60:	mov	x19, x0
  409f64:	ldrb	w0, [x0]
  409f68:	cbz	w0, 409f70 <ferror@plt+0x7860>
  409f6c:	strb	wzr, [x19], #1
  409f70:	mov	x0, x21
  409f74:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  409f78:	add	x1, x1, #0xfe8
  409f7c:	bl	4063c8 <ferror@plt+0x3cb8>
  409f80:	tst	w0, #0xff
  409f84:	b.ne	409fe0 <ferror@plt+0x78d0>  // b.any
  409f88:	ldrb	w0, [x19]
  409f8c:	cbz	w0, 409ff8 <ferror@plt+0x78e8>
  409f90:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  409f94:	mov	x0, x19
  409f98:	add	x1, x1, #0xff0
  409f9c:	bl	402430 <strcmp@plt>
  409fa0:	cbz	w0, 409ff8 <ferror@plt+0x78e8>
  409fa4:	adrp	x1, 40d000 <ferror@plt+0xa8f0>
  409fa8:	mov	x0, x19
  409fac:	add	x1, x1, #0xff8
  409fb0:	bl	402430 <strcmp@plt>
  409fb4:	cbnz	w0, 409fc8 <ferror@plt+0x78b8>
  409fb8:	mov	w1, #0x1                   	// #1
  409fbc:	mov	w0, w1
  409fc0:	str	w1, [x20]
  409fc4:	b	409fe4 <ferror@plt+0x78d4>
  409fc8:	adrp	x1, 40e000 <ferror@plt+0xb8f0>
  409fcc:	mov	x0, x19
  409fd0:	add	x1, x1, #0x0
  409fd4:	bl	402430 <strcmp@plt>
  409fd8:	cbz	w0, 40a020 <ferror@plt+0x7910>
  409fdc:	nop
  409fe0:	mov	w0, #0x0                   	// #0
  409fe4:	mov	sp, x29
  409fe8:	ldp	x19, x20, [sp, #16]
  409fec:	ldr	x21, [sp, #32]
  409ff0:	ldp	x29, x30, [sp], #48
  409ff4:	ret
  409ff8:	mov	w1, #0x2                   	// #2
  409ffc:	str	w1, [x20]
  40a000:	mov	w0, #0x1                   	// #1
  40a004:	mov	sp, x29
  40a008:	ldp	x19, x20, [sp, #16]
  40a00c:	ldr	x21, [sp, #32]
  40a010:	ldp	x29, x30, [sp], #48
  40a014:	ret
  40a018:	mov	w0, #0x0                   	// #0
  40a01c:	ret
  40a020:	mov	w0, #0x1                   	// #1
  40a024:	str	wzr, [x20]
  40a028:	b	409fe4 <ferror@plt+0x78d4>
  40a02c:	nop
  40a030:	stp	x29, x30, [sp, #-288]!
  40a034:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3c78>
  40a038:	mov	w10, #0xffffffd8            	// #-40
  40a03c:	mov	x29, sp
  40a040:	ldr	w12, [x8, #3560]
  40a044:	add	x11, sp, #0xf0
  40a048:	mov	w9, #0xffffff80            	// #-128
  40a04c:	stp	x21, x22, [sp, #32]
  40a050:	mov	x22, x2
  40a054:	add	x2, sp, #0x120
  40a058:	stp	x2, x2, [sp, #80]
  40a05c:	cmp	w12, #0x0
  40a060:	str	x11, [sp, #96]
  40a064:	ccmp	w1, #0x6, #0x4, ne  // ne = any
  40a068:	stp	w10, w9, [sp, #104]
  40a06c:	str	q0, [sp, #112]
  40a070:	str	q1, [sp, #128]
  40a074:	str	q2, [sp, #144]
  40a078:	str	q3, [sp, #160]
  40a07c:	str	q4, [sp, #176]
  40a080:	str	q5, [sp, #192]
  40a084:	str	q6, [sp, #208]
  40a088:	str	q7, [sp, #224]
  40a08c:	stp	x3, x4, [sp, #248]
  40a090:	stp	x5, x6, [sp, #264]
  40a094:	str	x7, [sp, #280]
  40a098:	b.eq	40a140 <ferror@plt+0x7a30>  // b.none
  40a09c:	add	x8, x8, #0xde8
  40a0a0:	stp	x19, x20, [sp, #16]
  40a0a4:	mov	x20, x0
  40a0a8:	ldr	w0, [x8, #4]
  40a0ac:	cbnz	w0, 40a130 <ferror@plt+0x7a20>
  40a0b0:	adrp	x0, 40e000 <ferror@plt+0xb8f0>
  40a0b4:	add	x0, x0, #0x80
  40a0b8:	add	x0, x0, #0x20
  40a0bc:	ldr	w2, [x0, w1, uxtw #2]
  40a0c0:	adrp	x3, 421000 <ferror@plt+0x1e8f0>
  40a0c4:	add	x3, x3, #0xd00
  40a0c8:	adrp	x21, 40d000 <ferror@plt+0xa8f0>
  40a0cc:	add	x21, x21, #0x240
  40a0d0:	mov	x1, x21
  40a0d4:	mov	x0, x20
  40a0d8:	ldr	x2, [x3, w2, uxtw #3]
  40a0dc:	bl	4026d0 <fprintf@plt>
  40a0e0:	mov	w19, w0
  40a0e4:	ldp	x4, x5, [sp, #80]
  40a0e8:	mov	x1, x22
  40a0ec:	ldp	x6, x7, [sp, #96]
  40a0f0:	add	x2, sp, #0x30
  40a0f4:	mov	x0, x20
  40a0f8:	stp	x4, x5, [sp, #48]
  40a0fc:	stp	x6, x7, [sp, #64]
  40a100:	bl	402630 <vfprintf@plt>
  40a104:	add	w19, w19, w0
  40a108:	mov	x1, x21
  40a10c:	mov	x0, x20
  40a110:	adrp	x2, 40e000 <ferror@plt+0xb8f0>
  40a114:	add	x2, x2, #0x8
  40a118:	bl	4026d0 <fprintf@plt>
  40a11c:	add	w0, w19, w0
  40a120:	ldp	x19, x20, [sp, #16]
  40a124:	ldp	x21, x22, [sp, #32]
  40a128:	ldp	x29, x30, [sp], #288
  40a12c:	ret
  40a130:	adrp	x0, 40e000 <ferror@plt+0xb8f0>
  40a134:	add	x0, x0, #0x80
  40a138:	ldr	w2, [x0, w1, uxtw #2]
  40a13c:	b	40a0c0 <ferror@plt+0x79b0>
  40a140:	ldp	x6, x7, [sp, #80]
  40a144:	mov	x1, x22
  40a148:	ldp	x4, x5, [sp, #96]
  40a14c:	add	x2, sp, #0x30
  40a150:	stp	x6, x7, [sp, #48]
  40a154:	stp	x4, x5, [sp, #64]
  40a158:	bl	402630 <vfprintf@plt>
  40a15c:	ldp	x21, x22, [sp, #32]
  40a160:	ldp	x29, x30, [sp], #288
  40a164:	ret
  40a168:	and	w0, w0, #0xff
  40a16c:	cmp	w0, #0x2
  40a170:	b.eq	40a184 <ferror@plt+0x7a74>  // b.none
  40a174:	cmp	w0, #0xa
  40a178:	mov	w1, #0x3                   	// #3
  40a17c:	mov	w0, #0x6                   	// #6
  40a180:	csel	w0, w0, w1, ne  // ne = any
  40a184:	ret
  40a188:	and	w0, w0, #0xff
  40a18c:	cmp	w0, #0x2
  40a190:	b.eq	40a1a8 <ferror@plt+0x7a98>  // b.none
  40a194:	cmp	w0, #0x6
  40a198:	mov	w1, #0x4                   	// #4
  40a19c:	mov	w0, #0x6                   	// #6
  40a1a0:	csel	w0, w0, w1, ne  // ne = any
  40a1a4:	ret
  40a1a8:	mov	w0, #0x5                   	// #5
  40a1ac:	ret
  40a1b0:	stp	x29, x30, [sp, #-80]!
  40a1b4:	mov	x29, sp
  40a1b8:	stp	x19, x20, [sp, #16]
  40a1bc:	mov	x20, x1
  40a1c0:	mov	x19, x3
  40a1c4:	stp	x21, x22, [sp, #32]
  40a1c8:	mov	w22, w0
  40a1cc:	mov	x21, x2
  40a1d0:	stp	x25, x26, [sp, #64]
  40a1d4:	bl	402660 <__errno_location@plt>
  40a1d8:	cmp	w22, #0x1c
  40a1dc:	mov	x25, x0
  40a1e0:	b.eq	40a204 <ferror@plt+0x7af4>  // b.none
  40a1e4:	mov	w1, #0x61                  	// #97
  40a1e8:	str	w1, [x25]
  40a1ec:	mov	x0, #0x0                   	// #0
  40a1f0:	ldp	x19, x20, [sp, #16]
  40a1f4:	ldp	x21, x22, [sp, #32]
  40a1f8:	ldp	x25, x26, [sp, #64]
  40a1fc:	ldp	x29, x30, [sp], #80
  40a200:	ret
  40a204:	stp	x23, x24, [sp, #48]
  40a208:	adrp	x26, 40c000 <ferror@plt+0x98f0>
  40a20c:	mov	x24, x21
  40a210:	add	x26, x26, #0xda0
  40a214:	mov	w23, #0x2f                  	// #47
  40a218:	str	wzr, [x0]
  40a21c:	b	40a230 <ferror@plt+0x7b20>
  40a220:	tbnz	w22, #8, 40a288 <ferror@plt+0x7b78>
  40a224:	add	x19, x19, x1
  40a228:	strb	w23, [x24, w0, sxtw]
  40a22c:	add	x24, x2, #0x1
  40a230:	ldr	w22, [x20]
  40a234:	mov	x1, x19
  40a238:	mov	x2, x26
  40a23c:	mov	x0, x24
  40a240:	rev	w22, w22
  40a244:	add	x20, x20, #0x4
  40a248:	lsr	w3, w22, #12
  40a24c:	bl	4021d0 <snprintf@plt>
  40a250:	sxtw	x1, w0
  40a254:	cmp	x19, w0, sxtw
  40a258:	add	x2, x24, x1
  40a25c:	mvn	x1, x1
  40a260:	b.hi	40a220 <ferror@plt+0x7b10>  // b.pmore
  40a264:	mov	w1, #0xfffffff9            	// #-7
  40a268:	mov	x0, #0x0                   	// #0
  40a26c:	ldp	x23, x24, [sp, #48]
  40a270:	str	w1, [x25]
  40a274:	ldp	x19, x20, [sp, #16]
  40a278:	ldp	x21, x22, [sp, #32]
  40a27c:	ldp	x25, x26, [sp, #64]
  40a280:	ldp	x29, x30, [sp], #80
  40a284:	ret
  40a288:	mov	x0, x21
  40a28c:	ldp	x19, x20, [sp, #16]
  40a290:	ldp	x21, x22, [sp, #32]
  40a294:	ldp	x23, x24, [sp, #48]
  40a298:	ldp	x25, x26, [sp, #64]
  40a29c:	ldp	x29, x30, [sp], #80
  40a2a0:	ret
  40a2a4:	nop
  40a2a8:	stp	x29, x30, [sp, #-80]!
  40a2ac:	mov	x29, sp
  40a2b0:	stp	x19, x20, [sp, #16]
  40a2b4:	lsr	x19, x3, #2
  40a2b8:	mov	x20, x2
  40a2bc:	stp	x21, x22, [sp, #32]
  40a2c0:	mov	w22, w0
  40a2c4:	mov	x21, x1
  40a2c8:	bl	402660 <__errno_location@plt>
  40a2cc:	mov	x1, x0
  40a2d0:	cmp	w22, #0x1c
  40a2d4:	b.ne	40a3bc <ferror@plt+0x7cac>  // b.any
  40a2d8:	str	wzr, [x0]
  40a2dc:	cbz	w19, 40a368 <ferror@plt+0x7c58>
  40a2e0:	sub	w19, w19, #0x1
  40a2e4:	mov	x22, #0xfffff               	// #1048575
  40a2e8:	add	x19, x19, #0x1
  40a2ec:	str	x23, [sp, #48]
  40a2f0:	add	x23, sp, #0x48
  40a2f4:	add	x19, x20, x19, lsl #2
  40a2f8:	b	40a334 <ferror@plt+0x7c24>
  40a2fc:	ldr	x2, [sp, #72]
  40a300:	lsl	w0, w0, #12
  40a304:	rev	w0, w0
  40a308:	cmp	x2, x21
  40a30c:	b.eq	40a34c <ferror@plt+0x7c3c>  // b.none
  40a310:	str	w0, [x20]
  40a314:	add	x21, x2, #0x1
  40a318:	ldrb	w2, [x2]
  40a31c:	cmp	w2, #0x2f
  40a320:	cbz	w2, 40a39c <ferror@plt+0x7c8c>
  40a324:	add	x20, x20, #0x4
  40a328:	b.ne	40a34c <ferror@plt+0x7c3c>  // b.any
  40a32c:	cmp	x20, x19
  40a330:	b.eq	40a364 <ferror@plt+0x7c54>  // b.none
  40a334:	mov	x1, x23
  40a338:	mov	x0, x21
  40a33c:	mov	w2, #0x0                   	// #0
  40a340:	bl	4020b0 <strtoul@plt>
  40a344:	cmp	x0, x22
  40a348:	b.ls	40a2fc <ferror@plt+0x7bec>  // b.plast
  40a34c:	ldr	x23, [sp, #48]
  40a350:	mov	w0, #0x0                   	// #0
  40a354:	ldp	x19, x20, [sp, #16]
  40a358:	ldp	x21, x22, [sp, #32]
  40a35c:	ldp	x29, x30, [sp], #80
  40a360:	ret
  40a364:	ldr	x23, [sp, #48]
  40a368:	adrp	x3, 421000 <ferror@plt+0x1e8f0>
  40a36c:	mov	x2, #0x18                  	// #24
  40a370:	mov	x1, #0x1                   	// #1
  40a374:	ldr	x3, [x3, #3992]
  40a378:	adrp	x0, 40e000 <ferror@plt+0xb8f0>
  40a37c:	add	x0, x0, #0xc0
  40a380:	ldr	x3, [x3]
  40a384:	bl	402510 <fwrite@plt>
  40a388:	mov	w0, #0x0                   	// #0
  40a38c:	ldp	x19, x20, [sp, #16]
  40a390:	ldp	x21, x22, [sp, #32]
  40a394:	ldp	x29, x30, [sp], #80
  40a398:	ret
  40a39c:	orr	w1, w0, #0x10000
  40a3a0:	mov	w0, #0x1                   	// #1
  40a3a4:	ldr	x23, [sp, #48]
  40a3a8:	str	w1, [x20]
  40a3ac:	ldp	x19, x20, [sp, #16]
  40a3b0:	ldp	x21, x22, [sp, #32]
  40a3b4:	ldp	x29, x30, [sp], #80
  40a3b8:	ret
  40a3bc:	mov	w2, #0x61                  	// #97
  40a3c0:	mov	w0, #0xffffffff            	// #-1
  40a3c4:	str	w2, [x1]
  40a3c8:	b	40a354 <ferror@plt+0x7c44>
  40a3cc:	nop
  40a3d0:	stp	x29, x30, [sp, #-48]!
  40a3d4:	mov	x29, sp
  40a3d8:	stp	x19, x20, [sp, #16]
  40a3dc:	mov	w20, w2
  40a3e0:	stp	x21, x22, [sp, #32]
  40a3e4:	mov	w22, w0
  40a3e8:	mov	x21, x1
  40a3ec:	b	40a408 <ferror@plt+0x7cf8>
  40a3f0:	bl	402660 <__errno_location@plt>
  40a3f4:	mov	x19, x0
  40a3f8:	ldr	w0, [x0]
  40a3fc:	cmp	w0, #0x4
  40a400:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  40a404:	b.ne	40a438 <ferror@plt+0x7d28>  // b.any
  40a408:	mov	x1, x21
  40a40c:	mov	w2, w20
  40a410:	mov	w0, w22
  40a414:	bl	4020a0 <recvmsg@plt>
  40a418:	mov	w1, w0
  40a41c:	tbnz	w0, #31, 40a3f0 <ferror@plt+0x7ce0>
  40a420:	cbz	w0, 40a47c <ferror@plt+0x7d6c>
  40a424:	mov	w0, w1
  40a428:	ldp	x19, x20, [sp, #16]
  40a42c:	ldp	x21, x22, [sp, #32]
  40a430:	ldp	x29, x30, [sp], #48
  40a434:	ret
  40a438:	adrp	x1, 421000 <ferror@plt+0x1e8f0>
  40a43c:	ldr	x1, [x1, #3992]
  40a440:	ldr	x20, [x1]
  40a444:	bl	4023a0 <strerror@plt>
  40a448:	ldr	w3, [x19]
  40a44c:	mov	x2, x0
  40a450:	adrp	x1, 40e000 <ferror@plt+0xb8f0>
  40a454:	mov	x0, x20
  40a458:	add	x1, x1, #0xf0
  40a45c:	bl	4026d0 <fprintf@plt>
  40a460:	ldr	w1, [x19]
  40a464:	ldp	x19, x20, [sp, #16]
  40a468:	neg	w1, w1
  40a46c:	mov	w0, w1
  40a470:	ldp	x21, x22, [sp, #32]
  40a474:	ldp	x29, x30, [sp], #48
  40a478:	ret
  40a47c:	adrp	x3, 421000 <ferror@plt+0x1e8f0>
  40a480:	mov	x1, #0x1                   	// #1
  40a484:	adrp	x0, 40e000 <ferror@plt+0xb8f0>
  40a488:	mov	x2, #0xf                   	// #15
  40a48c:	ldr	x3, [x3, #3992]
  40a490:	add	x0, x0, #0xe0
  40a494:	ldr	x3, [x3]
  40a498:	bl	402510 <fwrite@plt>
  40a49c:	mov	w1, #0xffffffc3            	// #-61
  40a4a0:	b	40a424 <ferror@plt+0x7d14>
  40a4a4:	nop
  40a4a8:	stp	x29, x30, [sp, #-64]!
  40a4ac:	mov	x29, sp
  40a4b0:	stp	x21, x22, [sp, #32]
  40a4b4:	mov	x22, x2
  40a4b8:	mov	w2, #0x22                  	// #34
  40a4bc:	ldr	x21, [x1, #16]
  40a4c0:	stp	x19, x20, [sp, #16]
  40a4c4:	mov	x20, x1
  40a4c8:	stp	x23, x24, [sp, #48]
  40a4cc:	mov	w24, w0
  40a4d0:	stp	xzr, xzr, [x21]
  40a4d4:	bl	40a3d0 <ferror@plt+0x7cc0>
  40a4d8:	sxtw	x19, w0
  40a4dc:	tbnz	w19, #31, 40a51c <ferror@plt+0x7e0c>
  40a4e0:	cmp	w19, #0x8, lsl #12
  40a4e4:	mov	x0, #0x8000                	// #32768
  40a4e8:	csel	x19, x19, x0, ge  // ge = tcont
  40a4ec:	mov	x0, x19
  40a4f0:	bl	402250 <malloc@plt>
  40a4f4:	mov	x23, x0
  40a4f8:	cbz	x0, 40a540 <ferror@plt+0x7e30>
  40a4fc:	stp	x23, x19, [x21]
  40a500:	mov	x1, x20
  40a504:	mov	w0, w24
  40a508:	mov	w2, #0x0                   	// #0
  40a50c:	bl	40a3d0 <ferror@plt+0x7cc0>
  40a510:	mov	w19, w0
  40a514:	tbnz	w0, #31, 40a534 <ferror@plt+0x7e24>
  40a518:	str	x23, [x22]
  40a51c:	mov	w0, w19
  40a520:	ldp	x19, x20, [sp, #16]
  40a524:	ldp	x21, x22, [sp, #32]
  40a528:	ldp	x23, x24, [sp, #48]
  40a52c:	ldp	x29, x30, [sp], #64
  40a530:	ret
  40a534:	mov	x0, x23
  40a538:	bl	402490 <free@plt>
  40a53c:	b	40a51c <ferror@plt+0x7e0c>
  40a540:	adrp	x3, 421000 <ferror@plt+0x1e8f0>
  40a544:	adrp	x0, 40e000 <ferror@plt+0xb8f0>
  40a548:	mov	x2, #0x20                  	// #32
  40a54c:	mov	x1, #0x1                   	// #1
  40a550:	ldr	x3, [x3, #3992]
  40a554:	mov	w19, #0xfffffff4            	// #-12
  40a558:	add	x0, x0, #0x110
  40a55c:	ldr	x3, [x3]
  40a560:	bl	402510 <fwrite@plt>
  40a564:	b	40a51c <ferror@plt+0x7e0c>
  40a568:	mov	w0, #0x0                   	// #0
  40a56c:	ret
  40a570:	stp	x29, x30, [sp, #-208]!
  40a574:	mov	x6, #0x1                   	// #1
  40a578:	mov	w5, #0x10                  	// #16
  40a57c:	mov	x29, sp
  40a580:	stp	x25, x26, [sp, #64]
  40a584:	mov	x26, x0
  40a588:	mov	w0, #0xc                   	// #12
  40a58c:	ldr	x4, [x1]
  40a590:	stp	x19, x20, [sp, #16]
  40a594:	ldr	w19, [x26, #28]
  40a598:	stp	x23, x24, [sp, #48]
  40a59c:	add	w19, w19, #0x1
  40a5a0:	stp	x27, x28, [sp, #80]
  40a5a4:	stp	xzr, xzr, [sp, #160]
  40a5a8:	stp	xzr, xzr, [sp, #176]
  40a5ac:	str	w19, [x26, #28]
  40a5b0:	str	xzr, [sp, #120]
  40a5b4:	str	wzr, [sp, #128]
  40a5b8:	str	w0, [sp, #160]
  40a5bc:	add	x0, sp, #0x78
  40a5c0:	stp	x1, x6, [sp, #168]
  40a5c4:	and	w1, w3, #0xff
  40a5c8:	stp	xzr, xzr, [sp, #192]
  40a5cc:	str	w19, [x4, #8]
  40a5d0:	str	x2, [sp, #96]
  40a5d4:	str	w1, [sp, #108]
  40a5d8:	strh	w5, [sp, #120]
  40a5dc:	str	x0, [sp, #152]
  40a5e0:	cbnz	x2, 40a5f0 <ferror@plt+0x7ee0>
  40a5e4:	ldrh	w0, [x4, #6]
  40a5e8:	orr	w0, w0, #0x4
  40a5ec:	strh	w0, [x4, #6]
  40a5f0:	ldr	w0, [x26]
  40a5f4:	add	x24, sp, #0x98
  40a5f8:	mov	x1, x24
  40a5fc:	mov	w2, #0x0                   	// #0
  40a600:	bl	402330 <sendmsg@plt>
  40a604:	tbnz	w0, #31, 40a93c <ferror@plt+0x822c>
  40a608:	adrp	x1, 421000 <ferror@plt+0x1e8f0>
  40a60c:	mov	w20, w19
  40a610:	sub	x20, x20, #0x1
  40a614:	add	x25, sp, #0x70
  40a618:	ldr	x23, [x1, #3992]
  40a61c:	add	x0, sp, #0x88
  40a620:	mov	x1, #0x1                   	// #1
  40a624:	stp	x21, x22, [sp, #32]
  40a628:	str	wzr, [sp, #104]
  40a62c:	stp	x0, x1, [sp, #168]
  40a630:	ldr	w0, [x26]
  40a634:	mov	x2, x25
  40a638:	mov	x1, x24
  40a63c:	bl	40a4a8 <ferror@plt+0x7d98>
  40a640:	mov	w28, w0
  40a644:	tbnz	w0, #31, 40a8b8 <ferror@plt+0x81a8>
  40a648:	ldr	w2, [sp, #160]
  40a64c:	cmp	w2, #0xc
  40a650:	b.ne	40a974 <ferror@plt+0x8264>  // b.any
  40a654:	ldr	x27, [sp, #112]
  40a658:	mov	w21, w0
  40a65c:	cmp	w0, #0xf
  40a660:	mov	x0, x27
  40a664:	b.le	40a708 <ferror@plt+0x7ff8>
  40a668:	ldr	w28, [x27]
  40a66c:	subs	w3, w28, #0x10
  40a670:	ccmp	w28, w21, #0x0, pl  // pl = nfrst
  40a674:	b.gt	40a758 <ferror@plt+0x8048>
  40a678:	ldr	x1, [sp, #96]
  40a67c:	cbnz	x1, 40a840 <ferror@plt+0x8130>
  40a680:	adrp	x22, 40e000 <ferror@plt+0xb8f0>
  40a684:	b	40a698 <ferror@plt+0x7f88>
  40a688:	ldr	w28, [x27]
  40a68c:	subs	w3, w28, #0x10
  40a690:	ccmp	w21, w28, #0x1, pl  // pl = nfrst
  40a694:	b.lt	40a758 <ferror@plt+0x8048>  // b.tstop
  40a698:	ldr	w1, [sp, #124]
  40a69c:	cbnz	w1, 40a6e8 <ferror@plt+0x7fd8>
  40a6a0:	ldr	w2, [x26, #8]
  40a6a4:	ldr	w1, [x27, #12]
  40a6a8:	cmp	w2, w1
  40a6ac:	b.ne	40a6e8 <ferror@plt+0x7fd8>  // b.any
  40a6b0:	ldr	w1, [x27, #8]
  40a6b4:	cmp	w1, w19
  40a6b8:	b.hi	40a6e8 <ferror@plt+0x7fd8>  // b.pmore
  40a6bc:	cmp	x20, w1, uxtw
  40a6c0:	b.hi	40a6e8 <ferror@plt+0x7fd8>  // b.pmore
  40a6c4:	ldrh	w0, [x27, #4]
  40a6c8:	cmp	w0, #0x2
  40a6cc:	b.eq	40a7d4 <ferror@plt+0x80c4>  // b.none
  40a6d0:	ldr	x3, [x23]
  40a6d4:	add	x0, x22, #0x1b0
  40a6d8:	mov	x2, #0x14                  	// #20
  40a6dc:	mov	x1, #0x1                   	// #1
  40a6e0:	bl	402510 <fwrite@plt>
  40a6e4:	nop
  40a6e8:	add	w4, w28, #0x3
  40a6ec:	and	w4, w4, #0xfffffffc
  40a6f0:	sub	w21, w21, w4
  40a6f4:	add	x27, x27, w4, uxtw
  40a6f8:	mov	w28, w21
  40a6fc:	cmp	w21, #0xf
  40a700:	b.hi	40a688 <ferror@plt+0x7f78>  // b.pmore
  40a704:	ldr	x0, [sp, #112]
  40a708:	bl	402490 <free@plt>
  40a70c:	ldr	w0, [sp, #200]
  40a710:	tbnz	w0, #5, 40a7ac <ferror@plt+0x809c>
  40a714:	cbnz	w28, 40a950 <ferror@plt+0x8240>
  40a718:	ldr	w0, [sp, #104]
  40a71c:	add	w0, w0, #0x1
  40a720:	str	w0, [sp, #104]
  40a724:	b	40a630 <ferror@plt+0x7f20>
  40a728:	add	w1, w28, #0x3
  40a72c:	and	w1, w1, #0xfffffffc
  40a730:	sub	w21, w21, w1
  40a734:	cmp	w21, #0xf
  40a738:	add	x6, x6, w1, uxtw
  40a73c:	mov	w28, w21
  40a740:	b.ls	40a708 <ferror@plt+0x7ff8>  // b.plast
  40a744:	ldr	w28, [x6]
  40a748:	subs	w3, w28, #0x10
  40a74c:	ccmp	w28, w21, #0x0, pl  // pl = nfrst
  40a750:	b.le	40a848 <ferror@plt+0x8138>
  40a754:	nop
  40a758:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  40a75c:	ldr	w1, [sp, #200]
  40a760:	ldr	x0, [x0, #3992]
  40a764:	ldr	x3, [x0]
  40a768:	tbz	w1, #5, 40a984 <ferror@plt+0x8274>
  40a76c:	mov	x2, #0x12                  	// #18
  40a770:	mov	x1, #0x1                   	// #1
  40a774:	adrp	x0, 40e000 <ferror@plt+0xb8f0>
  40a778:	add	x0, x0, #0x178
  40a77c:	bl	402510 <fwrite@plt>
  40a780:	mov	w28, #0xffffffff            	// #-1
  40a784:	ldr	x0, [sp, #112]
  40a788:	bl	402490 <free@plt>
  40a78c:	ldp	x21, x22, [sp, #32]
  40a790:	mov	w0, w28
  40a794:	ldp	x19, x20, [sp, #16]
  40a798:	ldp	x23, x24, [sp, #48]
  40a79c:	ldp	x25, x26, [sp, #64]
  40a7a0:	ldp	x27, x28, [sp, #80]
  40a7a4:	ldp	x29, x30, [sp], #208
  40a7a8:	ret
  40a7ac:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  40a7b0:	mov	x2, #0x12                  	// #18
  40a7b4:	mov	x1, #0x1                   	// #1
  40a7b8:	ldr	x3, [x0, #3992]
  40a7bc:	adrp	x0, 40e000 <ferror@plt+0xb8f0>
  40a7c0:	add	x0, x0, #0x1f8
  40a7c4:	ldr	x3, [x3]
  40a7c8:	bl	402510 <fwrite@plt>
  40a7cc:	b	40a718 <ferror@plt+0x8008>
  40a7d0:	mov	x27, x6
  40a7d4:	ldr	w28, [x27, #16]
  40a7d8:	cmp	w3, #0x13
  40a7dc:	b.ls	40a908 <ferror@plt+0x81f8>  // b.plast
  40a7e0:	cbz	w28, 40a8a8 <ferror@plt+0x8198>
  40a7e4:	bl	402660 <__errno_location@plt>
  40a7e8:	neg	w1, w28
  40a7ec:	str	w1, [x0]
  40a7f0:	ldr	w2, [sp, #108]
  40a7f4:	ldr	w0, [x26, #36]
  40a7f8:	cmp	w2, #0x0
  40a7fc:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  40a800:	b.ne	40a8c8 <ferror@plt+0x81b8>  // b.any
  40a804:	ldr	x1, [sp, #96]
  40a808:	ldr	x0, [sp, #112]
  40a80c:	cbz	x1, 40a8c0 <ferror@plt+0x81b0>
  40a810:	str	x0, [x1]
  40a814:	ldr	w0, [sp, #104]
  40a818:	cmp	w28, #0x0
  40a81c:	ldp	x19, x20, [sp, #16]
  40a820:	csinv	w28, w28, w0, eq  // eq = none
  40a824:	mov	w0, w28
  40a828:	ldp	x21, x22, [sp, #32]
  40a82c:	ldp	x23, x24, [sp, #48]
  40a830:	ldp	x25, x26, [sp, #64]
  40a834:	ldp	x27, x28, [sp, #80]
  40a838:	ldp	x29, x30, [sp], #208
  40a83c:	ret
  40a840:	ldr	w8, [sp, #124]
  40a844:	mov	x6, x27
  40a848:	cbnz	w8, 40a728 <ferror@plt+0x8018>
  40a84c:	ldr	w2, [x6, #12]
  40a850:	ldr	w1, [x26, #8]
  40a854:	cmp	w2, w1
  40a858:	b.ne	40a728 <ferror@plt+0x8018>  // b.any
  40a85c:	ldr	w1, [x6, #8]
  40a860:	cmp	w19, w1
  40a864:	b.cc	40a728 <ferror@plt+0x8018>  // b.lo, b.ul, b.last
  40a868:	cmp	x20, w1, uxtw
  40a86c:	b.hi	40a728 <ferror@plt+0x8018>  // b.pmore
  40a870:	ldrh	w1, [x6, #4]
  40a874:	cmp	w1, #0x2
  40a878:	b.eq	40a7d0 <ferror@plt+0x80c0>  // b.none
  40a87c:	ldr	x1, [sp, #96]
  40a880:	mov	w28, #0x0                   	// #0
  40a884:	ldp	x21, x22, [sp, #32]
  40a888:	str	x0, [x1]
  40a88c:	mov	w0, w28
  40a890:	ldp	x19, x20, [sp, #16]
  40a894:	ldp	x23, x24, [sp, #48]
  40a898:	ldp	x25, x26, [sp, #64]
  40a89c:	ldp	x27, x28, [sp, #80]
  40a8a0:	ldp	x29, x30, [sp], #208
  40a8a4:	ret
  40a8a8:	mov	x0, x27
  40a8ac:	mov	x1, #0x0                   	// #0
  40a8b0:	bl	40a568 <ferror@plt+0x7e58>
  40a8b4:	b	40a804 <ferror@plt+0x80f4>
  40a8b8:	ldp	x21, x22, [sp, #32]
  40a8bc:	b	40a790 <ferror@plt+0x8080>
  40a8c0:	bl	402490 <free@plt>
  40a8c4:	b	40a814 <ferror@plt+0x8104>
  40a8c8:	mov	x0, x27
  40a8cc:	mov	x1, #0x0                   	// #0
  40a8d0:	bl	40a568 <ferror@plt+0x7e58>
  40a8d4:	cbnz	w0, 40a804 <ferror@plt+0x80f4>
  40a8d8:	adrp	x1, 421000 <ferror@plt+0x1e8f0>
  40a8dc:	ldr	w0, [x27, #16]
  40a8e0:	ldr	x1, [x1, #3992]
  40a8e4:	neg	w0, w0
  40a8e8:	ldr	x19, [x1]
  40a8ec:	bl	4023a0 <strerror@plt>
  40a8f0:	adrp	x1, 40e000 <ferror@plt+0xb8f0>
  40a8f4:	mov	x2, x0
  40a8f8:	add	x1, x1, #0x1e0
  40a8fc:	mov	x0, x19
  40a900:	bl	4026d0 <fprintf@plt>
  40a904:	b	40a804 <ferror@plt+0x80f4>
  40a908:	adrp	x3, 421000 <ferror@plt+0x1e8f0>
  40a90c:	mov	x2, #0x10                  	// #16
  40a910:	mov	x1, #0x1                   	// #1
  40a914:	adrp	x0, 40e000 <ferror@plt+0xb8f0>
  40a918:	ldr	x3, [x3, #3992]
  40a91c:	add	x0, x0, #0x1c8
  40a920:	mov	w28, #0xffffffff            	// #-1
  40a924:	ldr	x3, [x3]
  40a928:	bl	402510 <fwrite@plt>
  40a92c:	ldr	x0, [sp, #112]
  40a930:	bl	402490 <free@plt>
  40a934:	ldp	x21, x22, [sp, #32]
  40a938:	b	40a790 <ferror@plt+0x8080>
  40a93c:	adrp	x0, 40e000 <ferror@plt+0xb8f0>
  40a940:	mov	w28, #0xffffffff            	// #-1
  40a944:	add	x0, x0, #0x138
  40a948:	bl	4020e0 <perror@plt>
  40a94c:	b	40a790 <ferror@plt+0x8080>
  40a950:	adrp	x1, 40e000 <ferror@plt+0xb8f0>
  40a954:	mov	w2, w28
  40a958:	add	x1, x1, #0x210
  40a95c:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  40a960:	ldr	x0, [x0, #3992]
  40a964:	ldr	x0, [x0]
  40a968:	bl	4026d0 <fprintf@plt>
  40a96c:	mov	w0, #0x1                   	// #1
  40a970:	bl	4020d0 <exit@plt>
  40a974:	adrp	x1, 40e000 <ferror@plt+0xb8f0>
  40a978:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  40a97c:	add	x1, x1, #0x158
  40a980:	b	40a960 <ferror@plt+0x8250>
  40a984:	mov	w2, w28
  40a988:	adrp	x1, 40e000 <ferror@plt+0xb8f0>
  40a98c:	add	x1, x1, #0x190
  40a990:	mov	x0, x3
  40a994:	bl	4026d0 <fprintf@plt>
  40a998:	mov	w0, #0x1                   	// #1
  40a99c:	bl	4020d0 <exit@plt>
  40a9a0:	mov	w0, #0x0                   	// #0
  40a9a4:	ret
  40a9a8:	stp	x29, x30, [sp, #-48]!
  40a9ac:	mov	w5, #0x1                   	// #1
  40a9b0:	mov	w4, #0x4                   	// #4
  40a9b4:	mov	x29, sp
  40a9b8:	str	x19, [sp, #16]
  40a9bc:	mov	x19, x0
  40a9c0:	ldr	w0, [x0]
  40a9c4:	add	x3, sp, #0x2c
  40a9c8:	mov	w2, #0xc                   	// #12
  40a9cc:	mov	w1, #0x10e                 	// #270
  40a9d0:	str	w5, [sp, #44]
  40a9d4:	bl	402260 <setsockopt@plt>
  40a9d8:	tbnz	w0, #31, 40a9e8 <ferror@plt+0x82d8>
  40a9dc:	ldr	w0, [x19, #48]
  40a9e0:	orr	w0, w0, #0x4
  40a9e4:	str	w0, [x19, #48]
  40a9e8:	ldr	x19, [sp, #16]
  40a9ec:	ldp	x29, x30, [sp], #48
  40a9f0:	ret
  40a9f4:	nop
  40a9f8:	stp	x29, x30, [sp, #-32]!
  40a9fc:	mov	w4, #0x4                   	// #4
  40aa00:	mov	w2, #0x1                   	// #1
  40aa04:	mov	x29, sp
  40aa08:	ldr	w0, [x0]
  40aa0c:	add	x3, sp, #0x1c
  40aa10:	str	w1, [sp, #28]
  40aa14:	mov	w1, #0x10e                 	// #270
  40aa18:	bl	402260 <setsockopt@plt>
  40aa1c:	ldp	x29, x30, [sp], #32
  40aa20:	ret
  40aa24:	nop
  40aa28:	stp	x29, x30, [sp, #-32]!
  40aa2c:	mov	x29, sp
  40aa30:	str	x19, [sp, #16]
  40aa34:	mov	x19, x0
  40aa38:	ldr	w0, [x0]
  40aa3c:	tbnz	w0, #31, 40aa4c <ferror@plt+0x833c>
  40aa40:	bl	4023b0 <close@plt>
  40aa44:	mov	w0, #0xffffffff            	// #-1
  40aa48:	str	w0, [x19]
  40aa4c:	ldr	x19, [sp, #16]
  40aa50:	ldp	x29, x30, [sp], #32
  40aa54:	ret
  40aa58:	stp	x29, x30, [sp, #-64]!
  40aa5c:	mov	w3, #0x8000                	// #32768
  40aa60:	mov	x29, sp
  40aa64:	stp	x19, x20, [sp, #16]
  40aa68:	mov	x19, x0
  40aa6c:	mov	w20, #0x1                   	// #1
  40aa70:	str	x21, [sp, #32]
  40aa74:	mov	w21, w1
  40aa78:	stp	xzr, xzr, [x0, #32]
  40aa7c:	mov	w1, #0x3                   	// #3
  40aa80:	movk	w1, #0x8, lsl #16
  40aa84:	stp	xzr, xzr, [x19]
  40aa88:	mov	w0, #0x10                  	// #16
  40aa8c:	stp	xzr, xzr, [x19, #16]
  40aa90:	str	w2, [x19, #36]
  40aa94:	str	xzr, [x19, #48]
  40aa98:	stp	w3, w20, [sp, #56]
  40aa9c:	bl	402530 <socket@plt>
  40aaa0:	str	w0, [x19]
  40aaa4:	tbnz	w0, #31, 40abbc <ferror@plt+0x84ac>
  40aaa8:	add	x3, sp, #0x38
  40aaac:	mov	w1, w20
  40aab0:	mov	w4, #0x4                   	// #4
  40aab4:	mov	w2, #0x7                   	// #7
  40aab8:	bl	402260 <setsockopt@plt>
  40aabc:	tbnz	w0, #31, 40abd0 <ferror@plt+0x84c0>
  40aac0:	adrp	x3, 421000 <ferror@plt+0x1e8f0>
  40aac4:	ldr	w0, [x19]
  40aac8:	mov	w1, w20
  40aacc:	mov	w4, #0x4                   	// #4
  40aad0:	ldr	x3, [x3, #4024]
  40aad4:	mov	w2, #0x8                   	// #8
  40aad8:	bl	402260 <setsockopt@plt>
  40aadc:	tbnz	w0, #31, 40abe4 <ferror@plt+0x84d4>
  40aae0:	mov	x20, x19
  40aae4:	mov	w2, #0xb                   	// #11
  40aae8:	mov	w1, #0x10e                 	// #270
  40aaec:	add	x3, sp, #0x3c
  40aaf0:	mov	w4, #0x4                   	// #4
  40aaf4:	ldr	w0, [x20], #4
  40aaf8:	bl	402260 <setsockopt@plt>
  40aafc:	stur	wzr, [x19, #6]
  40ab00:	ldr	w0, [x19]
  40ab04:	mov	w2, #0x10                  	// #16
  40ab08:	strh	w2, [x19, #4]
  40ab0c:	mov	x1, x20
  40ab10:	strh	wzr, [x19, #10]
  40ab14:	mov	w2, #0xc                   	// #12
  40ab18:	str	w21, [x19, #12]
  40ab1c:	bl	402150 <bind@plt>
  40ab20:	tbnz	w0, #31, 40abf8 <ferror@plt+0x84e8>
  40ab24:	ldr	w0, [x19]
  40ab28:	mov	w3, #0xc                   	// #12
  40ab2c:	mov	x1, x20
  40ab30:	add	x2, sp, #0x34
  40ab34:	str	w3, [sp, #52]
  40ab38:	bl	4026a0 <getsockname@plt>
  40ab3c:	tbnz	w0, #31, 40ac0c <ferror@plt+0x84fc>
  40ab40:	ldr	w2, [sp, #52]
  40ab44:	cmp	w2, #0xc
  40ab48:	b.ne	40ab9c <ferror@plt+0x848c>  // b.any
  40ab4c:	ldrh	w2, [x19, #4]
  40ab50:	cmp	w2, #0x10
  40ab54:	b.ne	40ab7c <ferror@plt+0x846c>  // b.any
  40ab58:	mov	x0, #0x0                   	// #0
  40ab5c:	bl	402240 <time@plt>
  40ab60:	mov	x1, x0
  40ab64:	mov	w0, #0x0                   	// #0
  40ab68:	str	w1, [x19, #28]
  40ab6c:	ldp	x19, x20, [sp, #16]
  40ab70:	ldr	x21, [sp, #32]
  40ab74:	ldp	x29, x30, [sp], #64
  40ab78:	ret
  40ab7c:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  40ab80:	adrp	x1, 40e000 <ferror@plt+0xb8f0>
  40ab84:	add	x1, x1, #0x2c0
  40ab88:	ldr	x0, [x0, #3992]
  40ab8c:	ldr	x0, [x0]
  40ab90:	bl	4026d0 <fprintf@plt>
  40ab94:	mov	w0, #0xffffffff            	// #-1
  40ab98:	b	40ab6c <ferror@plt+0x845c>
  40ab9c:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  40aba0:	adrp	x1, 40e000 <ferror@plt+0xb8f0>
  40aba4:	add	x1, x1, #0x2a0
  40aba8:	ldr	x0, [x0, #3992]
  40abac:	ldr	x0, [x0]
  40abb0:	bl	4026d0 <fprintf@plt>
  40abb4:	mov	w0, #0xffffffff            	// #-1
  40abb8:	b	40ab6c <ferror@plt+0x845c>
  40abbc:	adrp	x0, 40e000 <ferror@plt+0xb8f0>
  40abc0:	add	x0, x0, #0x228
  40abc4:	bl	4020e0 <perror@plt>
  40abc8:	mov	w0, #0xffffffff            	// #-1
  40abcc:	b	40ab6c <ferror@plt+0x845c>
  40abd0:	adrp	x0, 40e000 <ferror@plt+0xb8f0>
  40abd4:	add	x0, x0, #0x248
  40abd8:	bl	4020e0 <perror@plt>
  40abdc:	mov	w0, #0xffffffff            	// #-1
  40abe0:	b	40ab6c <ferror@plt+0x845c>
  40abe4:	adrp	x0, 40e000 <ferror@plt+0xb8f0>
  40abe8:	add	x0, x0, #0x258
  40abec:	bl	4020e0 <perror@plt>
  40abf0:	mov	w0, #0xffffffff            	// #-1
  40abf4:	b	40ab6c <ferror@plt+0x845c>
  40abf8:	adrp	x0, 40e000 <ferror@plt+0xb8f0>
  40abfc:	add	x0, x0, #0x268
  40ac00:	bl	4020e0 <perror@plt>
  40ac04:	mov	w0, #0xffffffff            	// #-1
  40ac08:	b	40ab6c <ferror@plt+0x845c>
  40ac0c:	adrp	x0, 40e000 <ferror@plt+0xb8f0>
  40ac10:	add	x0, x0, #0x288
  40ac14:	bl	4020e0 <perror@plt>
  40ac18:	mov	w0, #0xffffffff            	// #-1
  40ac1c:	b	40ab6c <ferror@plt+0x845c>
  40ac20:	mov	w2, #0x0                   	// #0
  40ac24:	b	40aa58 <ferror@plt+0x8348>
  40ac28:	stp	x29, x30, [sp, #-192]!
  40ac2c:	mov	x29, sp
  40ac30:	stp	x19, x20, [sp, #16]
  40ac34:	mov	x19, x0
  40ac38:	mov	x0, #0x18                  	// #24
  40ac3c:	stp	xzr, xzr, [sp, #48]
  40ac40:	movk	x0, #0x6a, lsl #32
  40ac44:	ldr	w3, [x19, #28]
  40ac48:	strb	w1, [sp, #56]
  40ac4c:	movk	x0, #0x301, lsl #48
  40ac50:	add	w1, w3, #0x1
  40ac54:	str	x0, [sp, #40]
  40ac58:	str	w1, [sp, #48]
  40ac5c:	add	x20, sp, #0x28
  40ac60:	dup	v0.2s, w1
  40ac64:	stp	xzr, xzr, [sp, #64]
  40ac68:	stp	xzr, xzr, [sp, #80]
  40ac6c:	stp	xzr, xzr, [sp, #96]
  40ac70:	stp	xzr, xzr, [sp, #112]
  40ac74:	stp	xzr, xzr, [sp, #128]
  40ac78:	stp	xzr, xzr, [sp, #144]
  40ac7c:	stp	xzr, xzr, [sp, #160]
  40ac80:	stp	xzr, xzr, [sp, #176]
  40ac84:	stur	d0, [x19, #28]
  40ac88:	cbz	x2, 40ac9c <ferror@plt+0x858c>
  40ac8c:	mov	x0, x20
  40ac90:	mov	w1, #0x98                  	// #152
  40ac94:	blr	x2
  40ac98:	cbnz	w0, 40acb0 <ferror@plt+0x85a0>
  40ac9c:	ldr	w0, [x19]
  40aca0:	mov	x1, x20
  40aca4:	mov	w3, #0x0                   	// #0
  40aca8:	mov	x2, #0x98                  	// #152
  40acac:	bl	4024c0 <send@plt>
  40acb0:	ldp	x19, x20, [sp, #16]
  40acb4:	ldp	x29, x30, [sp], #192
  40acb8:	ret
  40acbc:	nop
  40acc0:	stp	x29, x30, [sp, #-192]!
  40acc4:	mov	x29, sp
  40acc8:	stp	x19, x20, [sp, #16]
  40accc:	mov	x19, x0
  40acd0:	mov	x0, #0x18                  	// #24
  40acd4:	stp	xzr, xzr, [sp, #48]
  40acd8:	movk	x0, #0x16, lsl #32
  40acdc:	ldr	w3, [x19, #28]
  40ace0:	strb	w1, [sp, #56]
  40ace4:	movk	x0, #0x301, lsl #48
  40ace8:	add	w1, w3, #0x1
  40acec:	str	x0, [sp, #40]
  40acf0:	str	w1, [sp, #48]
  40acf4:	add	x20, sp, #0x28
  40acf8:	dup	v0.2s, w1
  40acfc:	stp	xzr, xzr, [sp, #64]
  40ad00:	stp	xzr, xzr, [sp, #80]
  40ad04:	stp	xzr, xzr, [sp, #96]
  40ad08:	stp	xzr, xzr, [sp, #112]
  40ad0c:	stp	xzr, xzr, [sp, #128]
  40ad10:	stp	xzr, xzr, [sp, #144]
  40ad14:	stp	xzr, xzr, [sp, #160]
  40ad18:	stp	xzr, xzr, [sp, #176]
  40ad1c:	stur	d0, [x19, #28]
  40ad20:	cbz	x2, 40ad34 <ferror@plt+0x8624>
  40ad24:	mov	x0, x20
  40ad28:	mov	w1, #0x98                  	// #152
  40ad2c:	blr	x2
  40ad30:	cbnz	w0, 40ad48 <ferror@plt+0x8638>
  40ad34:	ldr	w0, [x19]
  40ad38:	mov	x1, x20
  40ad3c:	mov	w3, #0x0                   	// #0
  40ad40:	mov	x2, #0x98                  	// #152
  40ad44:	bl	4024c0 <send@plt>
  40ad48:	ldp	x19, x20, [sp, #16]
  40ad4c:	ldp	x29, x30, [sp], #192
  40ad50:	ret
  40ad54:	nop
  40ad58:	mov	x5, x0
  40ad5c:	stp	x29, x30, [sp, #-48]!
  40ad60:	mov	x7, #0x1c                  	// #28
  40ad64:	mov	x29, sp
  40ad68:	ldr	w4, [x5, #28]
  40ad6c:	mov	w6, w1
  40ad70:	ldr	w0, [x0]
  40ad74:	movk	x7, #0x4a, lsl #32
  40ad78:	add	w4, w4, #0x1
  40ad7c:	movk	x7, #0x301, lsl #48
  40ad80:	stp	xzr, xzr, [sp, #24]
  40ad84:	add	x1, sp, #0x10
  40ad88:	dup	v0.2s, w4
  40ad8c:	mov	w3, #0x0                   	// #0
  40ad90:	mov	x2, #0x1c                  	// #28
  40ad94:	str	x7, [sp, #16]
  40ad98:	str	w4, [sp, #24]
  40ad9c:	stur	d0, [x5, #28]
  40ada0:	strb	w6, [sp, #32]
  40ada4:	str	wzr, [sp, #40]
  40ada8:	bl	4024c0 <send@plt>
  40adac:	ldp	x29, x30, [sp], #48
  40adb0:	ret
  40adb4:	nop
  40adb8:	stp	x29, x30, [sp, #-192]!
  40adbc:	mov	x29, sp
  40adc0:	stp	x19, x20, [sp, #16]
  40adc4:	mov	x19, x0
  40adc8:	mov	x0, #0x1c                  	// #28
  40adcc:	stp	xzr, xzr, [sp, #40]
  40add0:	movk	x0, #0x1a, lsl #32
  40add4:	ldr	w3, [x19, #28]
  40add8:	strb	w1, [sp, #48]
  40addc:	movk	x0, #0x301, lsl #48
  40ade0:	add	w1, w3, #0x1
  40ade4:	str	x0, [sp, #32]
  40ade8:	str	w1, [sp, #40]
  40adec:	add	x20, sp, #0x20
  40adf0:	dup	v0.2s, w1
  40adf4:	stp	xzr, xzr, [sp, #56]
  40adf8:	stp	xzr, xzr, [sp, #72]
  40adfc:	stp	xzr, xzr, [sp, #88]
  40ae00:	stp	xzr, xzr, [sp, #104]
  40ae04:	stp	xzr, xzr, [sp, #120]
  40ae08:	stp	xzr, xzr, [sp, #136]
  40ae0c:	stp	xzr, xzr, [sp, #152]
  40ae10:	stp	xzr, xzr, [sp, #168]
  40ae14:	str	wzr, [sp, #184]
  40ae18:	stur	d0, [x19, #28]
  40ae1c:	cbz	x2, 40ae30 <ferror@plt+0x8720>
  40ae20:	mov	x0, x20
  40ae24:	mov	w1, #0x9c                  	// #156
  40ae28:	blr	x2
  40ae2c:	cbnz	w0, 40ae44 <ferror@plt+0x8734>
  40ae30:	ldr	w0, [x19]
  40ae34:	mov	x1, x20
  40ae38:	mov	w3, #0x0                   	// #0
  40ae3c:	mov	x2, #0x9c                  	// #156
  40ae40:	bl	4024c0 <send@plt>
  40ae44:	ldp	x19, x20, [sp, #16]
  40ae48:	ldp	x29, x30, [sp], #192
  40ae4c:	ret
  40ae50:	mov	x5, x0
  40ae54:	stp	x29, x30, [sp, #-48]!
  40ae58:	mov	x7, #0x1c                  	// #28
  40ae5c:	mov	x29, sp
  40ae60:	ldr	w4, [x5, #28]
  40ae64:	mov	w6, w1
  40ae68:	ldr	w0, [x0]
  40ae6c:	movk	x7, #0x22, lsl #32
  40ae70:	add	w4, w4, #0x1
  40ae74:	movk	x7, #0x301, lsl #48
  40ae78:	stp	xzr, xzr, [sp, #24]
  40ae7c:	add	x1, sp, #0x10
  40ae80:	dup	v0.2s, w4
  40ae84:	mov	w3, #0x0                   	// #0
  40ae88:	mov	x2, #0x1c                  	// #28
  40ae8c:	str	x7, [sp, #16]
  40ae90:	str	w4, [sp, #24]
  40ae94:	stur	d0, [x5, #28]
  40ae98:	strb	w6, [sp, #32]
  40ae9c:	str	wzr, [sp, #40]
  40aea0:	bl	4024c0 <send@plt>
  40aea4:	ldp	x29, x30, [sp], #48
  40aea8:	ret
  40aeac:	nop
  40aeb0:	stp	x29, x30, [sp, #-336]!
  40aeb4:	mov	x29, sp
  40aeb8:	stp	x19, x20, [sp, #16]
  40aebc:	mov	x19, x0
  40aec0:	mov	x20, x2
  40aec4:	stp	x21, x22, [sp, #32]
  40aec8:	add	x22, sp, #0x30
  40aecc:	mov	w21, w1
  40aed0:	mov	x0, x22
  40aed4:	mov	x2, #0x11c                 	// #284
  40aed8:	mov	w1, #0x0                   	// #0
  40aedc:	bl	4022e0 <memset@plt>
  40aee0:	ldr	w3, [x19, #28]
  40aee4:	mov	x0, #0x1c                  	// #28
  40aee8:	movk	x0, #0x1e, lsl #32
  40aeec:	strb	w21, [sp, #64]
  40aef0:	add	w3, w3, #0x1
  40aef4:	movk	x0, #0x301, lsl #48
  40aef8:	str	x0, [sp, #48]
  40aefc:	dup	v0.2s, w3
  40af00:	str	w3, [sp, #56]
  40af04:	stur	d0, [x19, #28]
  40af08:	cbz	x20, 40af1c <ferror@plt+0x880c>
  40af0c:	mov	x0, x22
  40af10:	mov	w1, #0x11c                 	// #284
  40af14:	blr	x20
  40af18:	cbnz	w0, 40af30 <ferror@plt+0x8820>
  40af1c:	ldr	w0, [x19]
  40af20:	mov	x1, x22
  40af24:	mov	w3, #0x0                   	// #0
  40af28:	mov	x2, #0x11c                 	// #284
  40af2c:	bl	4024c0 <send@plt>
  40af30:	ldp	x19, x20, [sp, #16]
  40af34:	ldp	x21, x22, [sp, #32]
  40af38:	ldp	x29, x30, [sp], #336
  40af3c:	ret
  40af40:	mov	x5, x0
  40af44:	stp	x29, x30, [sp, #-48]!
  40af48:	mov	x7, #0x14                  	// #20
  40af4c:	mov	x29, sp
  40af50:	ldr	w4, [x5, #28]
  40af54:	mov	w6, w1
  40af58:	ldr	w0, [x0]
  40af5c:	movk	x7, #0x42, lsl #32
  40af60:	add	w4, w4, #0x1
  40af64:	movk	x7, #0x301, lsl #48
  40af68:	stur	xzr, [sp, #36]
  40af6c:	add	x1, sp, #0x18
  40af70:	dup	v0.2s, w4
  40af74:	mov	w3, #0x0                   	// #0
  40af78:	mov	x2, #0x14                  	// #20
  40af7c:	str	x7, [sp, #24]
  40af80:	str	w4, [sp, #32]
  40af84:	strb	w6, [sp, #40]
  40af88:	stur	d0, [x5, #28]
  40af8c:	bl	4024c0 <send@plt>
  40af90:	ldp	x29, x30, [sp], #48
  40af94:	ret
  40af98:	mov	x5, x0
  40af9c:	stp	x29, x30, [sp, #-48]!
  40afa0:	mov	x7, #0x18                  	// #24
  40afa4:	mov	x29, sp
  40afa8:	ldr	w4, [x5, #28]
  40afac:	mov	w6, w1
  40afb0:	ldr	w0, [x0]
  40afb4:	movk	x7, #0x56, lsl #32
  40afb8:	add	w4, w4, #0x1
  40afbc:	movk	x7, #0x301, lsl #48
  40afc0:	stp	xzr, xzr, [sp, #32]
  40afc4:	mov	x2, #0x18                  	// #24
  40afc8:	dup	v0.2s, w4
  40afcc:	add	x1, sp, x2
  40afd0:	mov	w3, #0x0                   	// #0
  40afd4:	str	x7, [sp, #24]
  40afd8:	str	w4, [sp, #32]
  40afdc:	stur	d0, [x5, #28]
  40afe0:	strb	w6, [sp, #40]
  40afe4:	bl	4024c0 <send@plt>
  40afe8:	ldp	x29, x30, [sp], #48
  40afec:	ret
  40aff0:	mov	x5, x0
  40aff4:	stp	x29, x30, [sp, #-48]!
  40aff8:	mov	x7, #0x14                  	// #20
  40affc:	mov	x29, sp
  40b000:	ldr	w4, [x5, #28]
  40b004:	mov	w6, w1
  40b008:	ldr	w0, [x0]
  40b00c:	movk	x7, #0x52, lsl #32
  40b010:	add	w4, w4, #0x1
  40b014:	movk	x7, #0x301, lsl #48
  40b018:	stur	xzr, [sp, #36]
  40b01c:	add	x1, sp, #0x18
  40b020:	dup	v0.2s, w4
  40b024:	mov	w3, #0x0                   	// #0
  40b028:	mov	x2, #0x14                  	// #20
  40b02c:	str	x7, [sp, #24]
  40b030:	str	w4, [sp, #32]
  40b034:	strb	w6, [sp, #40]
  40b038:	stur	d0, [x5, #28]
  40b03c:	bl	4024c0 <send@plt>
  40b040:	ldp	x29, x30, [sp], #48
  40b044:	ret
  40b048:	sub	sp, sp, #0x450
  40b04c:	stp	x29, x30, [sp]
  40b050:	mov	x29, sp
  40b054:	stp	x19, x20, [sp, #16]
  40b058:	mov	x19, x0
  40b05c:	mov	x20, x2
  40b060:	stp	x21, x22, [sp, #32]
  40b064:	add	x22, sp, #0x38
  40b068:	mov	w21, w1
  40b06c:	mov	x0, x22
  40b070:	mov	x2, #0x414                 	// #1044
  40b074:	mov	w1, #0x0                   	// #0
  40b078:	bl	4022e0 <memset@plt>
  40b07c:	ldr	w3, [x19, #28]
  40b080:	mov	x0, #0x14                  	// #20
  40b084:	movk	x0, #0x5a, lsl #32
  40b088:	strb	w21, [sp, #72]
  40b08c:	add	w3, w3, #0x1
  40b090:	movk	x0, #0x301, lsl #48
  40b094:	str	x0, [sp, #56]
  40b098:	dup	v0.2s, w3
  40b09c:	str	w3, [sp, #64]
  40b0a0:	stur	d0, [x19, #28]
  40b0a4:	cbz	x20, 40b0e0 <ferror@plt+0x89d0>
  40b0a8:	mov	x0, x22
  40b0ac:	mov	w1, #0x414                 	// #1044
  40b0b0:	blr	x20
  40b0b4:	cbnz	w0, 40b0cc <ferror@plt+0x89bc>
  40b0b8:	ldr	w0, [x19]
  40b0bc:	mov	x1, x22
  40b0c0:	ldr	w2, [sp, #56]
  40b0c4:	mov	w3, #0x0                   	// #0
  40b0c8:	bl	4024c0 <send@plt>
  40b0cc:	ldp	x29, x30, [sp]
  40b0d0:	ldp	x19, x20, [sp, #16]
  40b0d4:	ldp	x21, x22, [sp, #32]
  40b0d8:	add	sp, sp, #0x450
  40b0dc:	ret
  40b0e0:	mov	w0, #0xffffffea            	// #-22
  40b0e4:	b	40b0cc <ferror@plt+0x89bc>
  40b0e8:	stp	x29, x30, [sp, #-64]!
  40b0ec:	cmp	w1, #0x0
  40b0f0:	mov	x5, x0
  40b0f4:	mov	x29, sp
  40b0f8:	ldr	w6, [x0, #28]
  40b0fc:	ccmp	w1, #0x7, #0x4, ne  // ne = any
  40b100:	ldr	w0, [x0]
  40b104:	and	w4, w1, #0xff
  40b108:	add	w6, w6, #0x1
  40b10c:	b.eq	40b150 <ferror@plt+0x8a40>  // b.none
  40b110:	dup	v0.2s, w6
  40b114:	mov	x7, #0x20                  	// #32
  40b118:	movk	x7, #0x12, lsl #32
  40b11c:	stp	xzr, xzr, [sp, #32]
  40b120:	movk	x7, #0x301, lsl #48
  40b124:	add	x1, sp, #0x18
  40b128:	mov	w3, #0x0                   	// #0
  40b12c:	mov	x2, #0x20                  	// #32
  40b130:	str	x7, [sp, #24]
  40b134:	stur	d0, [x5, #28]
  40b138:	str	w6, [sp, #32]
  40b13c:	strb	w4, [sp, #40]
  40b140:	str	xzr, [sp, #48]
  40b144:	bl	4024c0 <send@plt>
  40b148:	ldp	x29, x30, [sp], #64
  40b14c:	ret
  40b150:	dup	v0.2s, w6
  40b154:	mov	x9, #0x28                  	// #40
  40b158:	mov	w7, w2
  40b15c:	movk	x9, #0x12, lsl #32
  40b160:	mov	w8, #0x8                   	// #8
  40b164:	movk	x9, #0x301, lsl #48
  40b168:	movk	w8, #0x1d, lsl #16
  40b16c:	stp	xzr, xzr, [sp, #32]
  40b170:	add	x1, sp, #0x18
  40b174:	mov	w3, #0x0                   	// #0
  40b178:	mov	x2, #0x28                  	// #40
  40b17c:	str	x9, [sp, #24]
  40b180:	stur	d0, [x5, #28]
  40b184:	str	w6, [sp, #32]
  40b188:	strb	w4, [sp, #40]
  40b18c:	str	xzr, [sp, #48]
  40b190:	stp	w8, w7, [sp, #56]
  40b194:	bl	4024c0 <send@plt>
  40b198:	ldp	x29, x30, [sp], #64
  40b19c:	ret
  40b1a0:	stp	x29, x30, [sp, #-48]!
  40b1a4:	mov	x29, sp
  40b1a8:	cbz	w1, 40b200 <ferror@plt+0x8af0>
  40b1ac:	mov	x4, x0
  40b1b0:	mov	x7, #0x20                  	// #32
  40b1b4:	ldr	w0, [x0]
  40b1b8:	mov	w5, w1
  40b1bc:	movk	x7, #0x12, lsl #32
  40b1c0:	stp	xzr, xzr, [sp, #24]
  40b1c4:	ldr	w6, [x4, #28]
  40b1c8:	movk	x7, #0x301, lsl #48
  40b1cc:	add	x1, sp, #0x10
  40b1d0:	add	w6, w6, #0x1
  40b1d4:	mov	w3, #0x0                   	// #0
  40b1d8:	mov	x2, #0x20                  	// #32
  40b1dc:	str	x7, [sp, #16]
  40b1e0:	dup	v0.2s, w6
  40b1e4:	str	w6, [sp, #24]
  40b1e8:	strb	w5, [sp, #32]
  40b1ec:	str	xzr, [sp, #40]
  40b1f0:	stur	d0, [x4, #28]
  40b1f4:	bl	4024c0 <send@plt>
  40b1f8:	ldp	x29, x30, [sp], #48
  40b1fc:	ret
  40b200:	mov	w2, #0x1                   	// #1
  40b204:	bl	40b0e8 <ferror@plt+0x89d8>
  40b208:	ldp	x29, x30, [sp], #48
  40b20c:	ret
  40b210:	sub	sp, sp, #0x460
  40b214:	cmp	w1, #0x0
  40b218:	ccmp	w1, #0x11, #0x4, ne  // ne = any
  40b21c:	stp	x29, x30, [sp]
  40b220:	mov	x29, sp
  40b224:	stp	x19, x20, [sp, #16]
  40b228:	mov	x20, x0
  40b22c:	and	w19, w1, #0xff
  40b230:	stp	x21, x22, [sp, #32]
  40b234:	ldr	w21, [x0, #28]
  40b238:	add	w21, w21, #0x1
  40b23c:	b.ne	40b2a8 <ferror@plt+0x8b98>  // b.any
  40b240:	str	x23, [sp, #48]
  40b244:	add	x23, sp, #0x40
  40b248:	mov	x22, x2
  40b24c:	mov	x0, x23
  40b250:	mov	x2, #0x420                 	// #1056
  40b254:	mov	w1, #0x0                   	// #0
  40b258:	bl	4022e0 <memset@plt>
  40b25c:	str	w21, [sp, #72]
  40b260:	dup	v0.2s, w21
  40b264:	mov	x0, #0x20                  	// #32
  40b268:	movk	x0, #0x12, lsl #32
  40b26c:	strb	w19, [sp, #80]
  40b270:	movk	x0, #0x301, lsl #48
  40b274:	str	x0, [sp, #64]
  40b278:	stur	d0, [x20, #28]
  40b27c:	cbz	x22, 40b324 <ferror@plt+0x8c14>
  40b280:	mov	x0, x23
  40b284:	mov	w1, #0x420                 	// #1056
  40b288:	blr	x22
  40b28c:	cbz	w0, 40b2f8 <ferror@plt+0x8be8>
  40b290:	ldp	x29, x30, [sp]
  40b294:	ldp	x19, x20, [sp, #16]
  40b298:	ldp	x21, x22, [sp, #32]
  40b29c:	ldr	x23, [sp, #48]
  40b2a0:	add	sp, sp, #0x460
  40b2a4:	ret
  40b2a8:	dup	v0.2s, w21
  40b2ac:	ldr	w0, [x0]
  40b2b0:	mov	x4, #0x20                  	// #32
  40b2b4:	stp	xzr, xzr, [sp, #72]
  40b2b8:	movk	x4, #0x12, lsl #32
  40b2bc:	movk	x4, #0x301, lsl #48
  40b2c0:	add	x1, sp, #0x40
  40b2c4:	mov	w3, #0x0                   	// #0
  40b2c8:	mov	x2, #0x20                  	// #32
  40b2cc:	stur	d0, [x20, #28]
  40b2d0:	str	x4, [sp, #64]
  40b2d4:	str	w21, [sp, #72]
  40b2d8:	strb	w19, [sp, #80]
  40b2dc:	str	xzr, [sp, #88]
  40b2e0:	bl	4024c0 <send@plt>
  40b2e4:	ldp	x29, x30, [sp]
  40b2e8:	ldp	x19, x20, [sp, #16]
  40b2ec:	ldp	x21, x22, [sp, #32]
  40b2f0:	add	sp, sp, #0x460
  40b2f4:	ret
  40b2f8:	ldr	w2, [sp, #64]
  40b2fc:	mov	x1, x23
  40b300:	ldr	w0, [x20]
  40b304:	mov	w3, #0x0                   	// #0
  40b308:	bl	4024c0 <send@plt>
  40b30c:	ldp	x29, x30, [sp]
  40b310:	ldp	x19, x20, [sp, #16]
  40b314:	ldp	x21, x22, [sp, #32]
  40b318:	ldr	x23, [sp, #48]
  40b31c:	add	sp, sp, #0x460
  40b320:	ret
  40b324:	mov	w0, #0xffffffea            	// #-22
  40b328:	ldp	x29, x30, [sp]
  40b32c:	ldp	x19, x20, [sp, #16]
  40b330:	ldp	x21, x22, [sp, #32]
  40b334:	ldr	x23, [sp, #48]
  40b338:	add	sp, sp, #0x460
  40b33c:	ret
  40b340:	stp	x29, x30, [sp, #-192]!
  40b344:	mov	x5, #0x20                  	// #32
  40b348:	movk	x5, #0x1e, lsl #32
  40b34c:	mov	x29, sp
  40b350:	stp	x19, x20, [sp, #16]
  40b354:	mov	x19, x0
  40b358:	movk	x5, #0x301, lsl #48
  40b35c:	stp	xzr, xzr, [sp, #40]
  40b360:	mov	w4, #0x7                   	// #7
  40b364:	ldr	w2, [x19, #28]
  40b368:	str	x5, [sp, #32]
  40b36c:	add	x20, sp, #0x20
  40b370:	add	w2, w2, #0x1
  40b374:	str	w2, [sp, #40]
  40b378:	strb	w4, [sp, #48]
  40b37c:	mov	x3, x1
  40b380:	dup	v0.2s, w2
  40b384:	stp	xzr, xzr, [sp, #56]
  40b388:	mov	x0, x20
  40b38c:	stp	xzr, xzr, [sp, #72]
  40b390:	mov	w1, #0xa0                  	// #160
  40b394:	stp	xzr, xzr, [sp, #88]
  40b398:	stp	xzr, xzr, [sp, #104]
  40b39c:	stp	xzr, xzr, [sp, #120]
  40b3a0:	stp	xzr, xzr, [sp, #136]
  40b3a4:	stp	xzr, xzr, [sp, #152]
  40b3a8:	stp	xzr, xzr, [sp, #168]
  40b3ac:	str	xzr, [sp, #184]
  40b3b0:	stur	d0, [x19, #28]
  40b3b4:	blr	x3
  40b3b8:	cbnz	w0, 40b3d0 <ferror@plt+0x8cc0>
  40b3bc:	ldr	w0, [x19]
  40b3c0:	mov	x1, x20
  40b3c4:	mov	w3, #0x0                   	// #0
  40b3c8:	mov	x2, #0xa0                  	// #160
  40b3cc:	bl	4024c0 <send@plt>
  40b3d0:	ldp	x19, x20, [sp, #16]
  40b3d4:	ldp	x29, x30, [sp], #192
  40b3d8:	ret
  40b3dc:	nop
  40b3e0:	mov	x5, x0
  40b3e4:	stp	x29, x30, [sp, #-48]!
  40b3e8:	mov	x8, #0x1c                  	// #28
  40b3ec:	mov	x29, sp
  40b3f0:	ldr	w4, [x5, #28]
  40b3f4:	mov	w7, w1
  40b3f8:	ldr	w0, [x0]
  40b3fc:	mov	w6, w2
  40b400:	add	w4, w4, #0x1
  40b404:	movk	x8, #0x5e, lsl #32
  40b408:	movk	x8, #0x301, lsl #48
  40b40c:	stp	xzr, xzr, [sp, #24]
  40b410:	dup	v0.2s, w4
  40b414:	add	x1, sp, #0x10
  40b418:	mov	w3, #0x0                   	// #0
  40b41c:	mov	x2, #0x1c                  	// #28
  40b420:	str	x8, [sp, #16]
  40b424:	str	w4, [sp, #24]
  40b428:	stur	d0, [x5, #28]
  40b42c:	strb	w7, [sp, #32]
  40b430:	str	w6, [sp, #40]
  40b434:	bl	4024c0 <send@plt>
  40b438:	ldp	x29, x30, [sp], #48
  40b43c:	ret
  40b440:	stp	x29, x30, [sp, #-16]!
  40b444:	sxtw	x2, w2
  40b448:	mov	w3, #0x0                   	// #0
  40b44c:	mov	x29, sp
  40b450:	ldr	w0, [x0]
  40b454:	bl	4024c0 <send@plt>
  40b458:	ldp	x29, x30, [sp], #16
  40b45c:	ret
  40b460:	sub	sp, sp, #0x420
  40b464:	sxtw	x2, w2
  40b468:	mov	w3, #0x0                   	// #0
  40b46c:	stp	x29, x30, [sp]
  40b470:	mov	x29, sp
  40b474:	str	x19, [sp, #16]
  40b478:	mov	x19, x0
  40b47c:	ldr	w0, [x0]
  40b480:	bl	4024c0 <send@plt>
  40b484:	tbnz	w0, #31, 40b4f0 <ferror@plt+0x8de0>
  40b488:	ldr	w0, [x19]
  40b48c:	add	x19, sp, #0x20
  40b490:	mov	x1, x19
  40b494:	mov	w3, #0x42                  	// #66
  40b498:	mov	x2, #0x400                 	// #1024
  40b49c:	bl	4023d0 <recv@plt>
  40b4a0:	mov	w1, w0
  40b4a4:	tbnz	w0, #31, 40b500 <ferror@plt+0x8df0>
  40b4a8:	cmp	w0, #0xf
  40b4ac:	b.gt	40b4d8 <ferror@plt+0x8dc8>
  40b4b0:	b	40b4ec <ferror@plt+0x8ddc>
  40b4b4:	cmp	w2, w1
  40b4b8:	sub	w1, w1, w0
  40b4bc:	b.hi	40b4ec <ferror@plt+0x8ddc>  // b.pmore
  40b4c0:	ldrh	w3, [x19, #4]
  40b4c4:	cmp	w3, #0x2
  40b4c8:	b.eq	40b520 <ferror@plt+0x8e10>  // b.none
  40b4cc:	cmp	w1, #0xf
  40b4d0:	add	x19, x19, w0, uxtw
  40b4d4:	b.le	40b4ec <ferror@plt+0x8ddc>
  40b4d8:	ldr	w2, [x19]
  40b4dc:	add	w0, w2, #0x3
  40b4e0:	cmp	w2, #0xf
  40b4e4:	and	w0, w0, #0xfffffffc
  40b4e8:	b.hi	40b4b4 <ferror@plt+0x8da4>  // b.pmore
  40b4ec:	mov	w0, #0x0                   	// #0
  40b4f0:	ldp	x29, x30, [sp]
  40b4f4:	ldr	x19, [sp, #16]
  40b4f8:	add	sp, sp, #0x420
  40b4fc:	ret
  40b500:	bl	402660 <__errno_location@plt>
  40b504:	ldr	w0, [x0]
  40b508:	ldp	x29, x30, [sp]
  40b50c:	cmp	w0, #0xb
  40b510:	csetm	w0, ne  // ne = any
  40b514:	ldr	x19, [sp, #16]
  40b518:	add	sp, sp, #0x420
  40b51c:	ret
  40b520:	cmp	w2, #0x23
  40b524:	b.ls	40b544 <ferror@plt+0x8e34>  // b.plast
  40b528:	bl	402660 <__errno_location@plt>
  40b52c:	mov	x2, x0
  40b530:	ldr	w1, [x19, #16]
  40b534:	mov	w0, #0xffffffff            	// #-1
  40b538:	neg	w1, w1
  40b53c:	str	w1, [x2]
  40b540:	b	40b4f0 <ferror@plt+0x8de0>
  40b544:	adrp	x3, 421000 <ferror@plt+0x1e8f0>
  40b548:	adrp	x0, 40e000 <ferror@plt+0xb8f0>
  40b54c:	mov	x2, #0x10                  	// #16
  40b550:	add	x0, x0, #0x1c8
  40b554:	ldr	x3, [x3, #3992]
  40b558:	mov	x1, #0x1                   	// #1
  40b55c:	ldr	x3, [x3]
  40b560:	bl	402510 <fwrite@plt>
  40b564:	mov	w0, #0xffffffff            	// #-1
  40b568:	b	40b4f0 <ferror@plt+0x8de0>
  40b56c:	nop
  40b570:	mov	x4, x0
  40b574:	stp	x29, x30, [sp, #-144]!
  40b578:	mov	w14, w1
  40b57c:	mov	x29, sp
  40b580:	ldr	w5, [x4, #28]
  40b584:	mov	x11, x2
  40b588:	ldr	w0, [x0]
  40b58c:	add	w15, w3, #0x10
  40b590:	add	w5, w5, #0x1
  40b594:	add	x8, sp, #0x28
  40b598:	add	x7, sp, #0x18
  40b59c:	add	x6, sp, #0x38
  40b5a0:	dup	v0.2s, w5
  40b5a4:	sxtw	x3, w3
  40b5a8:	mov	w13, #0x301                 	// #769
  40b5ac:	mov	w16, #0x10                  	// #16
  40b5b0:	mov	x12, #0x10                  	// #16
  40b5b4:	mov	w10, #0xc                   	// #12
  40b5b8:	mov	x9, #0x2                   	// #2
  40b5bc:	str	xzr, [sp, #24]
  40b5c0:	stp	xzr, xzr, [sp, #96]
  40b5c4:	add	x1, sp, #0x58
  40b5c8:	mov	w2, #0x0                   	// #0
  40b5cc:	stp	xzr, xzr, [sp, #112]
  40b5d0:	strh	w16, [sp, #24]
  40b5d4:	stur	d0, [x4, #28]
  40b5d8:	str	wzr, [sp, #32]
  40b5dc:	str	w15, [sp, #40]
  40b5e0:	strh	w14, [sp, #44]
  40b5e4:	strh	w13, [sp, #46]
  40b5e8:	stp	w5, wzr, [sp, #48]
  40b5ec:	str	x8, [sp, #56]
  40b5f0:	stp	x12, x11, [sp, #64]
  40b5f4:	str	x3, [sp, #80]
  40b5f8:	str	x7, [sp, #88]
  40b5fc:	str	w10, [sp, #96]
  40b600:	str	x6, [sp, #104]
  40b604:	str	x9, [sp, #112]
  40b608:	stp	xzr, xzr, [sp, #128]
  40b60c:	bl	402330 <sendmsg@plt>
  40b610:	ldp	x29, x30, [sp], #144
  40b614:	ret
  40b618:	mov	x4, x0
  40b61c:	stp	x29, x30, [sp, #-112]!
  40b620:	mov	x3, x1
  40b624:	mov	x29, sp
  40b628:	ldr	w5, [x4, #28]
  40b62c:	mov	w0, #0x301                 	// #769
  40b630:	strh	w0, [x3, #6]
  40b634:	add	x7, sp, #0x18
  40b638:	add	w5, w5, #0x1
  40b63c:	ldr	w0, [x4]
  40b640:	str	wzr, [x3, #12]
  40b644:	add	x6, sp, #0x28
  40b648:	dup	v0.2s, w5
  40b64c:	ldr	w10, [x3]
  40b650:	mov	w11, #0x10                  	// #16
  40b654:	mov	w9, #0xc                   	// #12
  40b658:	mov	x8, #0x1                   	// #1
  40b65c:	str	xzr, [sp, #24]
  40b660:	stp	xzr, xzr, [sp, #64]
  40b664:	add	x1, sp, #0x38
  40b668:	mov	w2, #0x0                   	// #0
  40b66c:	stur	d0, [x4, #28]
  40b670:	str	w5, [x3, #8]
  40b674:	stp	xzr, xzr, [sp, #80]
  40b678:	strh	w11, [sp, #24]
  40b67c:	str	wzr, [sp, #32]
  40b680:	stp	x3, x10, [sp, #40]
  40b684:	str	x7, [sp, #56]
  40b688:	str	w9, [sp, #64]
  40b68c:	str	x6, [sp, #72]
  40b690:	str	x8, [sp, #80]
  40b694:	stp	xzr, xzr, [sp, #96]
  40b698:	bl	402330 <sendmsg@plt>
  40b69c:	ldp	x29, x30, [sp], #112
  40b6a0:	ret
  40b6a4:	nop
  40b6a8:	stp	x29, x30, [sp, #-272]!
  40b6ac:	mov	x4, #0x1                   	// #1
  40b6b0:	mov	w5, #0xc                   	// #12
  40b6b4:	mov	x29, sp
  40b6b8:	stp	x21, x22, [sp, #32]
  40b6bc:	adrp	x21, 421000 <ferror@plt+0x1e8f0>
  40b6c0:	mov	w22, #0x0                   	// #0
  40b6c4:	stp	x23, x24, [sp, #48]
  40b6c8:	add	x23, sp, #0xd8
  40b6cc:	stp	x25, x26, [sp, #64]
  40b6d0:	add	x25, sp, #0x80
  40b6d4:	stp	x27, x28, [sp, #80]
  40b6d8:	mov	x27, x0
  40b6dc:	ldr	x0, [x21, #3992]
  40b6e0:	stp	xzr, xzr, [sp, #224]
  40b6e4:	stp	xzr, xzr, [sp, #240]
  40b6e8:	stp	x19, x20, [sp, #16]
  40b6ec:	mov	x20, x1
  40b6f0:	add	x1, sp, #0x88
  40b6f4:	str	x0, [sp, #120]
  40b6f8:	add	x0, sp, #0x98
  40b6fc:	stp	x20, x2, [sp, #168]
  40b700:	strh	w3, [sp, #184]
  40b704:	stp	xzr, xzr, [sp, #192]
  40b708:	strh	wzr, [sp, #208]
  40b70c:	str	x1, [sp, #216]
  40b710:	str	w5, [sp, #224]
  40b714:	str	x0, [sp, #232]
  40b718:	str	x4, [sp, #240]
  40b71c:	stp	xzr, xzr, [sp, #256]
  40b720:	ldr	w0, [x27]
  40b724:	mov	x2, x25
  40b728:	mov	x1, x23
  40b72c:	bl	40a4a8 <ferror@plt+0x7d98>
  40b730:	mov	w28, w0
  40b734:	tbnz	w0, #31, 40ba1c <ferror@plt+0x930c>
  40b738:	ldr	x3, [x27, #40]
  40b73c:	ldr	x19, [sp, #128]
  40b740:	cbz	x3, 40b75c <ferror@plt+0x904c>
  40b744:	add	w2, w0, #0x3
  40b748:	mov	x1, #0x1                   	// #1
  40b74c:	mov	x0, x19
  40b750:	and	x2, x2, #0xfffffffc
  40b754:	bl	402510 <fwrite@plt>
  40b758:	ldr	x19, [sp, #128]
  40b75c:	cbz	x20, 40b9c8 <ferror@plt+0x92b8>
  40b760:	add	x24, sp, #0xc0
  40b764:	mov	x6, x20
  40b768:	str	wzr, [sp, #116]
  40b76c:	nop
  40b770:	cmp	w28, #0xf
  40b774:	mov	w26, w28
  40b778:	b.gt	40b798 <ferror@plt+0x9088>
  40b77c:	b	40b84c <ferror@plt+0x913c>
  40b780:	add	w3, w3, #0x3
  40b784:	and	w3, w3, #0xfffffffc
  40b788:	sub	w26, w26, w3
  40b78c:	cmp	w26, #0xf
  40b790:	add	x19, x19, w3, uxtw
  40b794:	b.le	40b848 <ferror@plt+0x9138>
  40b798:	ldr	w3, [x19]
  40b79c:	cmp	w3, #0xf
  40b7a0:	b.ls	40b848 <ferror@plt+0x9138>  // b.plast
  40b7a4:	cmp	w26, w3
  40b7a8:	b.cc	40b848 <ferror@plt+0x9138>  // b.lo, b.ul, b.last
  40b7ac:	ldrh	w5, [x19, #6]
  40b7b0:	ldurh	w0, [x24, #-8]
  40b7b4:	ldr	w1, [sp, #140]
  40b7b8:	bic	w0, w5, w0
  40b7bc:	and	w0, w0, #0xffff
  40b7c0:	strh	w0, [x19, #6]
  40b7c4:	cbnz	w1, 40b780 <ferror@plt+0x9070>
  40b7c8:	ldr	w5, [x19, #12]
  40b7cc:	ldr	w1, [x27, #8]
  40b7d0:	cmp	w5, w1
  40b7d4:	b.ne	40b780 <ferror@plt+0x9070>  // b.any
  40b7d8:	ldr	w5, [x19, #8]
  40b7dc:	ldr	w1, [x27, #32]
  40b7e0:	cmp	w5, w1
  40b7e4:	b.ne	40b780 <ferror@plt+0x9070>  // b.any
  40b7e8:	ldrh	w1, [x19, #4]
  40b7ec:	tst	x0, #0x10
  40b7f0:	csinc	w22, w22, wzr, eq  // eq = none
  40b7f4:	cmp	w1, #0x3
  40b7f8:	b.eq	40b85c <ferror@plt+0x914c>  // b.none
  40b7fc:	cmp	w1, #0x2
  40b800:	b.eq	40b894 <ferror@plt+0x9184>  // b.none
  40b804:	ldr	x0, [x27, #40]
  40b808:	cbnz	x0, 40b780 <ferror@plt+0x9070>
  40b80c:	ldur	x1, [x24, #-16]
  40b810:	mov	x0, x19
  40b814:	str	x6, [sp, #104]
  40b818:	blr	x6
  40b81c:	mov	w21, w0
  40b820:	tbnz	w0, #31, 40b990 <ferror@plt+0x9280>
  40b824:	ldr	w3, [x19]
  40b828:	ldr	x6, [sp, #104]
  40b82c:	add	w3, w3, #0x3
  40b830:	and	w3, w3, #0xfffffffc
  40b834:	sub	w26, w26, w3
  40b838:	cmp	w26, #0xf
  40b83c:	add	x19, x19, w3, uxtw
  40b840:	b.gt	40b798 <ferror@plt+0x9088>
  40b844:	nop
  40b848:	ldr	x19, [sp, #128]
  40b84c:	ldr	x6, [x24]
  40b850:	cbz	x6, 40b8ec <ferror@plt+0x91dc>
  40b854:	add	x24, x24, #0x18
  40b858:	b	40b770 <ferror@plt+0x9060>
  40b85c:	ldr	w26, [x19, #16]
  40b860:	cmp	w3, #0x13
  40b864:	b.ls	40ba5c <ferror@plt+0x934c>  // b.plast
  40b868:	mov	x0, x19
  40b86c:	tbnz	w26, #31, 40b92c <ferror@plt+0x921c>
  40b870:	mov	x1, #0x0                   	// #0
  40b874:	bl	40a568 <ferror@plt+0x7e58>
  40b878:	ldr	x6, [x24]
  40b87c:	cbz	x6, 40ba24 <ferror@plt+0x9314>
  40b880:	mov	w0, #0x1                   	// #1
  40b884:	add	x24, x24, #0x18
  40b888:	str	w0, [sp, #116]
  40b88c:	ldr	x19, [sp, #128]
  40b890:	b	40b770 <ferror@plt+0x9060>
  40b894:	cmp	w3, #0x23
  40b898:	b.ls	40b96c <ferror@plt+0x925c>  // b.plast
  40b89c:	bl	402660 <__errno_location@plt>
  40b8a0:	ldr	w1, [x19, #16]
  40b8a4:	neg	w2, w1
  40b8a8:	str	w2, [x0]
  40b8ac:	ldr	w0, [x27, #36]
  40b8b0:	cmp	w0, #0x4
  40b8b4:	b.eq	40b9b8 <ferror@plt+0x92a8>  // b.none
  40b8b8:	ldr	w0, [x27, #48]
  40b8bc:	tbz	w0, #1, 40b95c <ferror@plt+0x924c>
  40b8c0:	ldr	x0, [sp, #128]
  40b8c4:	mov	w21, #0xffffffff            	// #-1
  40b8c8:	bl	402490 <free@plt>
  40b8cc:	mov	w0, w21
  40b8d0:	ldp	x19, x20, [sp, #16]
  40b8d4:	ldp	x21, x22, [sp, #32]
  40b8d8:	ldp	x23, x24, [sp, #48]
  40b8dc:	ldp	x25, x26, [sp, #64]
  40b8e0:	ldp	x27, x28, [sp, #80]
  40b8e4:	ldp	x29, x30, [sp], #272
  40b8e8:	ret
  40b8ec:	mov	x0, x19
  40b8f0:	bl	402490 <free@plt>
  40b8f4:	ldr	w0, [sp, #116]
  40b8f8:	cbnz	w0, 40ba80 <ferror@plt+0x9370>
  40b8fc:	ldr	w0, [sp, #264]
  40b900:	tbnz	w0, #5, 40b9d8 <ferror@plt+0x92c8>
  40b904:	cbz	w26, 40b720 <ferror@plt+0x9010>
  40b908:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  40b90c:	mov	w2, w26
  40b910:	adrp	x1, 40e000 <ferror@plt+0xb8f0>
  40b914:	add	x1, x1, #0x210
  40b918:	ldr	x0, [x0, #3992]
  40b91c:	ldr	x0, [x0]
  40b920:	bl	4026d0 <fprintf@plt>
  40b924:	mov	w0, #0x1                   	// #1
  40b928:	bl	4020d0 <exit@plt>
  40b92c:	mov	w1, w26
  40b930:	bl	40a9a0 <ferror@plt+0x8290>
  40b934:	cbnz	w0, 40b8c0 <ferror@plt+0x91b0>
  40b938:	bl	402660 <__errno_location@plt>
  40b93c:	neg	w1, w26
  40b940:	str	w1, [x0]
  40b944:	cmn	w26, #0x5a
  40b948:	b.eq	40b9f8 <ferror@plt+0x92e8>  // b.none
  40b94c:	cmn	w26, #0x5f
  40b950:	b.eq	40b8c0 <ferror@plt+0x91b0>  // b.none
  40b954:	cmn	w26, #0x2
  40b958:	b.eq	40b8c0 <ferror@plt+0x91b0>  // b.none
  40b95c:	adrp	x0, 40e000 <ferror@plt+0xb8f0>
  40b960:	add	x0, x0, #0x318
  40b964:	bl	4020e0 <perror@plt>
  40b968:	b	40b8c0 <ferror@plt+0x91b0>
  40b96c:	adrp	x3, 421000 <ferror@plt+0x1e8f0>
  40b970:	adrp	x0, 40e000 <ferror@plt+0xb8f0>
  40b974:	mov	x2, #0x10                  	// #16
  40b978:	mov	x1, #0x1                   	// #1
  40b97c:	ldr	x3, [x3, #3992]
  40b980:	add	x0, x0, #0x1c8
  40b984:	ldr	x3, [x3]
  40b988:	bl	402510 <fwrite@plt>
  40b98c:	b	40b8c0 <ferror@plt+0x91b0>
  40b990:	ldr	x0, [sp, #128]
  40b994:	bl	402490 <free@plt>
  40b998:	mov	w0, w21
  40b99c:	ldp	x19, x20, [sp, #16]
  40b9a0:	ldp	x21, x22, [sp, #32]
  40b9a4:	ldp	x23, x24, [sp, #48]
  40b9a8:	ldp	x25, x26, [sp, #64]
  40b9ac:	ldp	x27, x28, [sp, #80]
  40b9b0:	ldp	x29, x30, [sp], #272
  40b9b4:	ret
  40b9b8:	cmn	w1, #0x5f
  40b9bc:	ccmn	w1, #0x2, #0x4, ne  // ne = any
  40b9c0:	b.ne	40b8b8 <ferror@plt+0x91a8>  // b.any
  40b9c4:	b	40b8c0 <ferror@plt+0x91b0>
  40b9c8:	mov	x0, x19
  40b9cc:	bl	402490 <free@plt>
  40b9d0:	ldr	w0, [sp, #264]
  40b9d4:	tbz	w0, #5, 40b720 <ferror@plt+0x9010>
  40b9d8:	ldr	x0, [sp, #120]
  40b9dc:	mov	x2, #0x12                  	// #18
  40b9e0:	mov	x1, #0x1                   	// #1
  40b9e4:	ldr	x3, [x0]
  40b9e8:	adrp	x0, 40e000 <ferror@plt+0xb8f0>
  40b9ec:	add	x0, x0, #0x1f8
  40b9f0:	bl	402510 <fwrite@plt>
  40b9f4:	b	40b720 <ferror@plt+0x9010>
  40b9f8:	adrp	x3, 421000 <ferror@plt+0x1e8f0>
  40b9fc:	adrp	x0, 40e000 <ferror@plt+0xb8f0>
  40ba00:	mov	x2, #0x24                  	// #36
  40ba04:	mov	x1, #0x1                   	// #1
  40ba08:	ldr	x3, [x3, #3992]
  40ba0c:	add	x0, x0, #0x2f0
  40ba10:	ldr	x3, [x3]
  40ba14:	bl	402510 <fwrite@plt>
  40ba18:	b	40b8c0 <ferror@plt+0x91b0>
  40ba1c:	mov	w21, w0
  40ba20:	b	40b8cc <ferror@plt+0x91bc>
  40ba24:	ldr	x0, [sp, #128]
  40ba28:	mov	w21, w22
  40ba2c:	bl	402490 <free@plt>
  40ba30:	cbz	w22, 40b8cc <ferror@plt+0x91bc>
  40ba34:	adrp	x3, 421000 <ferror@plt+0x1e8f0>
  40ba38:	adrp	x0, 40e000 <ferror@plt+0xb8f0>
  40ba3c:	mov	x2, #0x2e                  	// #46
  40ba40:	mov	x1, #0x1                   	// #1
  40ba44:	ldr	x3, [x3, #3992]
  40ba48:	mov	w21, #0x0                   	// #0
  40ba4c:	add	x0, x0, #0x330
  40ba50:	ldr	x3, [x3]
  40ba54:	bl	402510 <fwrite@plt>
  40ba58:	b	40b8cc <ferror@plt+0x91bc>
  40ba5c:	adrp	x3, 421000 <ferror@plt+0x1e8f0>
  40ba60:	adrp	x0, 40e000 <ferror@plt+0xb8f0>
  40ba64:	mov	x2, #0xf                   	// #15
  40ba68:	mov	x1, #0x1                   	// #1
  40ba6c:	ldr	x3, [x3, #3992]
  40ba70:	add	x0, x0, #0x2e0
  40ba74:	ldr	x3, [x3]
  40ba78:	bl	402510 <fwrite@plt>
  40ba7c:	b	40b8c0 <ferror@plt+0x91b0>
  40ba80:	mov	w21, w22
  40ba84:	b	40ba30 <ferror@plt+0x9320>
  40ba88:	stp	x29, x30, [sp, #-32]!
  40ba8c:	mov	x4, x1
  40ba90:	mov	w3, #0x1                   	// #1
  40ba94:	mov	x29, sp
  40ba98:	str	x4, [sp, #16]
  40ba9c:	add	x1, sp, #0x10
  40baa0:	ldr	w4, [x4]
  40baa4:	str	x4, [sp, #24]
  40baa8:	bl	40a570 <ferror@plt+0x7e60>
  40baac:	ldp	x29, x30, [sp], #32
  40bab0:	ret
  40bab4:	nop
  40bab8:	stp	x29, x30, [sp, #-224]!
  40babc:	mov	w5, #0x10                  	// #16
  40bac0:	mov	w4, #0xc                   	// #12
  40bac4:	mov	x29, sp
  40bac8:	str	xzr, [sp, #136]
  40bacc:	stp	xzr, xzr, [sp, #176]
  40bad0:	stp	xzr, xzr, [sp, #192]
  40bad4:	stp	x19, x20, [sp, #16]
  40bad8:	mov	x20, x2
  40badc:	add	x2, sp, #0x88
  40bae0:	stp	x21, x22, [sp, #32]
  40bae4:	mov	x19, x0
  40bae8:	stp	x23, x24, [sp, #48]
  40baec:	mov	x23, x3
  40baf0:	stp	x25, x26, [sp, #64]
  40baf4:	stp	x27, x28, [sp, #80]
  40baf8:	strh	w5, [sp, #136]
  40bafc:	str	wzr, [sp, #144]
  40bb00:	str	x2, [sp, #168]
  40bb04:	str	w4, [sp, #176]
  40bb08:	stp	x1, x20, [sp, #184]
  40bb0c:	stp	xzr, xzr, [sp, #208]
  40bb10:	cbz	x20, 40be58 <ferror@plt+0x9748>
  40bb14:	ldr	w21, [x0, #28]
  40bb18:	cbz	x3, 40bd9c <ferror@plt+0x968c>
  40bb1c:	add	w3, w21, w20
  40bb20:	mov	w0, w21
  40bb24:	nop
  40bb28:	ldr	x2, [x1], #16
  40bb2c:	add	w0, w0, #0x1
  40bb30:	cmp	w3, w0
  40bb34:	str	w0, [x2, #8]
  40bb38:	b.ne	40bb28 <ferror@plt+0x9418>  // b.any
  40bb3c:	add	w21, w21, w20
  40bb40:	str	w21, [x19, #28]
  40bb44:	ldr	w0, [x19]
  40bb48:	add	x26, sp, #0xa8
  40bb4c:	mov	x1, x26
  40bb50:	mov	w2, #0x0                   	// #0
  40bb54:	bl	402330 <sendmsg@plt>
  40bb58:	tbnz	w0, #31, 40beac <ferror@plt+0x979c>
  40bb5c:	adrp	x25, 421000 <ferror@plt+0x1e8f0>
  40bb60:	mov	w24, w21
  40bb64:	sub	x0, x24, x20
  40bb68:	add	x27, sp, #0x80
  40bb6c:	ldr	x1, [x25, #3992]
  40bb70:	mov	x22, #0x0                   	// #0
  40bb74:	str	x0, [sp, #96]
  40bb78:	add	x0, sp, #0x98
  40bb7c:	str	x1, [sp, #112]
  40bb80:	mov	x1, #0x1                   	// #1
  40bb84:	stp	x0, x1, [sp, #184]
  40bb88:	ldr	w0, [x19]
  40bb8c:	mov	x2, x27
  40bb90:	mov	x1, x26
  40bb94:	str	w22, [sp, #124]
  40bb98:	bl	40a4a8 <ferror@plt+0x7d98>
  40bb9c:	mov	w28, w0
  40bba0:	tbnz	w0, #31, 40bcf8 <ferror@plt+0x95e8>
  40bba4:	ldr	w2, [sp, #176]
  40bba8:	cmp	w2, #0xc
  40bbac:	b.ne	40bef0 <ferror@plt+0x97e0>  // b.any
  40bbb0:	ldr	x24, [sp, #128]
  40bbb4:	mov	w5, w0
  40bbb8:	cmp	w0, #0xf
  40bbbc:	mov	x0, x24
  40bbc0:	b.le	40bc98 <ferror@plt+0x9588>
  40bbc4:	ldr	w28, [x24]
  40bbc8:	subs	w1, w28, #0x10
  40bbcc:	ccmp	w5, w28, #0x1, pl  // pl = nfrst
  40bbd0:	b.lt	40bd48 <ferror@plt+0x9638>  // b.tstop
  40bbd4:	cbnz	x23, 40bcb0 <ferror@plt+0x95a0>
  40bbd8:	ldr	x8, [x25, #3992]
  40bbdc:	adrp	x7, 40e000 <ferror@plt+0xb8f0>
  40bbe0:	b	40bc70 <ferror@plt+0x9560>
  40bbe4:	ldr	w2, [x19, #8]
  40bbe8:	ldr	w0, [x24, #12]
  40bbec:	cmp	w2, w0
  40bbf0:	b.ne	40bc78 <ferror@plt+0x9568>  // b.any
  40bbf4:	ldr	w0, [x24, #8]
  40bbf8:	cmp	w0, w21
  40bbfc:	b.hi	40bc78 <ferror@plt+0x9568>  // b.pmore
  40bc00:	ldr	x2, [sp, #96]
  40bc04:	cmp	x2, w0, uxtw
  40bc08:	b.hi	40bc78 <ferror@plt+0x9568>  // b.pmore
  40bc0c:	ldrh	w0, [x24, #4]
  40bc10:	str	w5, [sp, #120]
  40bc14:	cmp	w0, #0x2
  40bc18:	b.eq	40bdf8 <ferror@plt+0x96e8>  // b.none
  40bc1c:	ldr	x3, [x8]
  40bc20:	add	x0, x7, #0x1b0
  40bc24:	mov	x2, #0x14                  	// #20
  40bc28:	mov	x1, #0x1                   	// #1
  40bc2c:	str	x8, [sp, #104]
  40bc30:	bl	402510 <fwrite@plt>
  40bc34:	add	w4, w28, #0x3
  40bc38:	ldr	w5, [sp, #120]
  40bc3c:	and	w4, w4, #0xfffffffc
  40bc40:	adrp	x7, 40e000 <ferror@plt+0xb8f0>
  40bc44:	sub	w5, w5, w4
  40bc48:	add	x24, x24, w4, uxtw
  40bc4c:	mov	w28, w5
  40bc50:	cmp	w5, #0xf
  40bc54:	ldr	x8, [sp, #104]
  40bc58:	b.ls	40bc94 <ferror@plt+0x9584>  // b.plast
  40bc5c:	nop
  40bc60:	ldr	w28, [x24]
  40bc64:	subs	w1, w28, #0x10
  40bc68:	ccmp	w28, w5, #0x0, pl  // pl = nfrst
  40bc6c:	b.gt	40bd48 <ferror@plt+0x9638>
  40bc70:	ldr	w0, [sp, #140]
  40bc74:	cbz	w0, 40bbe4 <ferror@plt+0x94d4>
  40bc78:	add	w4, w28, #0x3
  40bc7c:	and	w4, w4, #0xfffffffc
  40bc80:	sub	w5, w5, w4
  40bc84:	add	x24, x24, w4, uxtw
  40bc88:	mov	w28, w5
  40bc8c:	cmp	w5, #0xf
  40bc90:	b.hi	40bc60 <ferror@plt+0x9550>  // b.pmore
  40bc94:	ldr	x0, [sp, #128]
  40bc98:	bl	402490 <free@plt>
  40bc9c:	ldr	w0, [sp, #216]
  40bca0:	tbnz	w0, #5, 40bdcc <ferror@plt+0x96bc>
  40bca4:	cbnz	w28, 40bf2c <ferror@plt+0x981c>
  40bca8:	add	x22, x22, #0x1
  40bcac:	b	40bb88 <ferror@plt+0x9478>
  40bcb0:	ldr	w7, [sp, #140]
  40bcb4:	mov	x6, x24
  40bcb8:	cbnz	w7, 40bd18 <ferror@plt+0x9608>
  40bcbc:	ldr	w3, [x6, #12]
  40bcc0:	ldr	w2, [x19, #8]
  40bcc4:	cmp	w3, w2
  40bcc8:	b.ne	40bd18 <ferror@plt+0x9608>  // b.any
  40bccc:	ldr	w2, [x6, #8]
  40bcd0:	cmp	w2, w21
  40bcd4:	b.hi	40bd18 <ferror@plt+0x9608>  // b.pmore
  40bcd8:	ldr	x3, [sp, #96]
  40bcdc:	cmp	x3, w2, uxtw
  40bce0:	b.hi	40bd18 <ferror@plt+0x9608>  // b.pmore
  40bce4:	ldrh	w2, [x6, #4]
  40bce8:	cmp	w2, #0x2
  40bcec:	b.eq	40bdf0 <ferror@plt+0x96e0>  // b.none
  40bcf0:	mov	w28, #0x0                   	// #0
  40bcf4:	str	x0, [x23]
  40bcf8:	mov	w0, w28
  40bcfc:	ldp	x19, x20, [sp, #16]
  40bd00:	ldp	x21, x22, [sp, #32]
  40bd04:	ldp	x23, x24, [sp, #48]
  40bd08:	ldp	x25, x26, [sp, #64]
  40bd0c:	ldp	x27, x28, [sp, #80]
  40bd10:	ldp	x29, x30, [sp], #224
  40bd14:	ret
  40bd18:	add	w4, w28, #0x3
  40bd1c:	and	w4, w4, #0xfffffffc
  40bd20:	sub	w5, w5, w4
  40bd24:	cmp	w5, #0xf
  40bd28:	add	x6, x6, w4, uxtw
  40bd2c:	mov	w28, w5
  40bd30:	b.ls	40bc98 <ferror@plt+0x9588>  // b.plast
  40bd34:	ldr	w28, [x6]
  40bd38:	subs	w1, w28, #0x10
  40bd3c:	ccmp	w28, w5, #0x0, pl  // pl = nfrst
  40bd40:	b.le	40bcb8 <ferror@plt+0x95a8>
  40bd44:	nop
  40bd48:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  40bd4c:	ldr	w1, [sp, #216]
  40bd50:	ldr	x0, [x0, #3992]
  40bd54:	ldr	x3, [x0]
  40bd58:	tbz	w1, #5, 40bf10 <ferror@plt+0x9800>
  40bd5c:	mov	x2, #0x12                  	// #18
  40bd60:	mov	x1, #0x1                   	// #1
  40bd64:	adrp	x0, 40e000 <ferror@plt+0xb8f0>
  40bd68:	add	x0, x0, #0x178
  40bd6c:	bl	402510 <fwrite@plt>
  40bd70:	mov	w28, #0xffffffff            	// #-1
  40bd74:	ldr	x0, [sp, #128]
  40bd78:	bl	402490 <free@plt>
  40bd7c:	mov	w0, w28
  40bd80:	ldp	x19, x20, [sp, #16]
  40bd84:	ldp	x21, x22, [sp, #32]
  40bd88:	ldp	x23, x24, [sp, #48]
  40bd8c:	ldp	x25, x26, [sp, #64]
  40bd90:	ldp	x27, x28, [sp, #80]
  40bd94:	ldp	x29, x30, [sp], #224
  40bd98:	ret
  40bd9c:	add	w4, w20, #0x1
  40bda0:	add	w0, w21, #0x1
  40bda4:	add	w4, w4, w21
  40bda8:	ldr	x2, [x1], #16
  40bdac:	ldrh	w3, [x2, #6]
  40bdb0:	str	w0, [x2, #8]
  40bdb4:	add	w0, w0, #0x1
  40bdb8:	orr	w3, w3, #0x4
  40bdbc:	strh	w3, [x2, #6]
  40bdc0:	cmp	w0, w4
  40bdc4:	b.ne	40bda8 <ferror@plt+0x9698>  // b.any
  40bdc8:	b	40bb3c <ferror@plt+0x942c>
  40bdcc:	ldr	x0, [sp, #112]
  40bdd0:	add	x22, x22, #0x1
  40bdd4:	mov	x2, #0x12                  	// #18
  40bdd8:	mov	x1, #0x1                   	// #1
  40bddc:	ldr	x3, [x0]
  40bde0:	adrp	x0, 40e000 <ferror@plt+0xb8f0>
  40bde4:	add	x0, x0, #0x1f8
  40bde8:	bl	402510 <fwrite@plt>
  40bdec:	b	40bb88 <ferror@plt+0x9478>
  40bdf0:	mov	x24, x6
  40bdf4:	nop
  40bdf8:	ldr	w28, [x24, #16]
  40bdfc:	cmp	w1, #0x13
  40be00:	b.ls	40bec0 <ferror@plt+0x97b0>  // b.plast
  40be04:	cbz	w28, 40be94 <ferror@plt+0x9784>
  40be08:	bl	402660 <__errno_location@plt>
  40be0c:	neg	w1, w28
  40be10:	str	w1, [x0]
  40be14:	ldr	w0, [x19, #36]
  40be18:	cmp	w0, #0x4
  40be1c:	b.eq	40be30 <ferror@plt+0x9720>  // b.none
  40be20:	mov	x0, x24
  40be24:	mov	x1, #0x0                   	// #0
  40be28:	bl	40a568 <ferror@plt+0x7e58>
  40be2c:	cbz	w0, 40be60 <ferror@plt+0x9750>
  40be30:	ldr	x0, [sp, #128]
  40be34:	cbz	x23, 40bea4 <ferror@plt+0x9794>
  40be38:	str	x0, [x23]
  40be3c:	add	x22, x22, #0x1
  40be40:	cmp	x20, x22
  40be44:	b.hi	40bb88 <ferror@plt+0x9478>  // b.pmore
  40be48:	ldr	w0, [sp, #124]
  40be4c:	cmp	w28, #0x0
  40be50:	csinv	w28, w28, w0, eq  // eq = none
  40be54:	b	40bcf8 <ferror@plt+0x95e8>
  40be58:	mov	w21, #0x0                   	// #0
  40be5c:	b	40bb44 <ferror@plt+0x9434>
  40be60:	ldr	x1, [x25, #3992]
  40be64:	ldr	w0, [x24, #16]
  40be68:	ldr	x1, [x1]
  40be6c:	neg	w0, w0
  40be70:	str	x1, [sp, #104]
  40be74:	bl	4023a0 <strerror@plt>
  40be78:	mov	x2, x0
  40be7c:	ldr	x1, [sp, #104]
  40be80:	mov	x0, x1
  40be84:	adrp	x1, 40e000 <ferror@plt+0xb8f0>
  40be88:	add	x1, x1, #0x1e0
  40be8c:	bl	4026d0 <fprintf@plt>
  40be90:	b	40be30 <ferror@plt+0x9720>
  40be94:	mov	x0, x24
  40be98:	mov	x1, #0x0                   	// #0
  40be9c:	bl	40a568 <ferror@plt+0x7e58>
  40bea0:	b	40be30 <ferror@plt+0x9720>
  40bea4:	bl	402490 <free@plt>
  40bea8:	b	40be3c <ferror@plt+0x972c>
  40beac:	adrp	x0, 40e000 <ferror@plt+0xb8f0>
  40beb0:	mov	w28, #0xffffffff            	// #-1
  40beb4:	add	x0, x0, #0x138
  40beb8:	bl	4020e0 <perror@plt>
  40bebc:	b	40bcf8 <ferror@plt+0x95e8>
  40bec0:	adrp	x3, 421000 <ferror@plt+0x1e8f0>
  40bec4:	mov	x2, #0x10                  	// #16
  40bec8:	mov	x1, #0x1                   	// #1
  40becc:	adrp	x0, 40e000 <ferror@plt+0xb8f0>
  40bed0:	ldr	x3, [x3, #3992]
  40bed4:	add	x0, x0, #0x1c8
  40bed8:	mov	w28, #0xffffffff            	// #-1
  40bedc:	ldr	x3, [x3]
  40bee0:	bl	402510 <fwrite@plt>
  40bee4:	ldr	x0, [sp, #128]
  40bee8:	bl	402490 <free@plt>
  40beec:	b	40bcf8 <ferror@plt+0x95e8>
  40bef0:	adrp	x1, 40e000 <ferror@plt+0xb8f0>
  40bef4:	add	x1, x1, #0x158
  40bef8:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  40befc:	ldr	x0, [x0, #3992]
  40bf00:	ldr	x0, [x0]
  40bf04:	bl	4026d0 <fprintf@plt>
  40bf08:	mov	w0, #0x1                   	// #1
  40bf0c:	bl	4020d0 <exit@plt>
  40bf10:	mov	w2, w28
  40bf14:	adrp	x1, 40e000 <ferror@plt+0xb8f0>
  40bf18:	add	x1, x1, #0x190
  40bf1c:	mov	x0, x3
  40bf20:	bl	4026d0 <fprintf@plt>
  40bf24:	mov	w0, #0x1                   	// #1
  40bf28:	bl	4020d0 <exit@plt>
  40bf2c:	adrp	x1, 40e000 <ferror@plt+0xb8f0>
  40bf30:	mov	w2, w28
  40bf34:	add	x1, x1, #0x210
  40bf38:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  40bf3c:	b	40befc <ferror@plt+0x97ec>
  40bf40:	stp	x29, x30, [sp, #-32]!
  40bf44:	mov	x4, x1
  40bf48:	mov	w3, #0x0                   	// #0
  40bf4c:	mov	x29, sp
  40bf50:	str	x4, [sp, #16]
  40bf54:	add	x1, sp, #0x10
  40bf58:	ldr	w4, [x4]
  40bf5c:	str	x4, [sp, #24]
  40bf60:	bl	40a570 <ferror@plt+0x7e60>
  40bf64:	ldp	x29, x30, [sp], #32
  40bf68:	ret
  40bf6c:	nop
  40bf70:	stp	x29, x30, [sp, #-48]!
  40bf74:	mov	w5, #0x1                   	// #1
  40bf78:	mov	w4, #0x4                   	// #4
  40bf7c:	mov	x29, sp
  40bf80:	str	x19, [sp, #16]
  40bf84:	mov	x19, x0
  40bf88:	ldr	w0, [x0]
  40bf8c:	add	x3, sp, #0x2c
  40bf90:	mov	w2, #0x8                   	// #8
  40bf94:	mov	w1, #0x10e                 	// #270
  40bf98:	str	w5, [sp, #44]
  40bf9c:	bl	402260 <setsockopt@plt>
  40bfa0:	tbnz	w0, #31, 40bfc0 <ferror@plt+0x98b0>
  40bfa4:	ldr	w1, [x19, #48]
  40bfa8:	mov	w0, #0x0                   	// #0
  40bfac:	orr	w1, w1, #0x1
  40bfb0:	str	w1, [x19, #48]
  40bfb4:	ldr	x19, [sp, #16]
  40bfb8:	ldp	x29, x30, [sp], #48
  40bfbc:	ret
  40bfc0:	adrp	x0, 40e000 <ferror@plt+0xb8f0>
  40bfc4:	add	x0, x0, #0x360
  40bfc8:	bl	4020e0 <perror@plt>
  40bfcc:	mov	w0, #0xffffffff            	// #-1
  40bfd0:	b	40bfb4 <ferror@plt+0x98a4>
  40bfd4:	nop
  40bfd8:	mov	x12, #0x60c0                	// #24768
  40bfdc:	sub	sp, sp, x12
  40bfe0:	add	x3, sp, #0x68
  40bfe4:	mov	w7, #0x10                  	// #16
  40bfe8:	mov	w6, #0xc                   	// #12
  40bfec:	mov	x5, #0x1                   	// #1
  40bff0:	stp	x29, x30, [sp]
  40bff4:	mov	x29, sp
  40bff8:	ldr	w4, [x0, #48]
  40bffc:	str	xzr, [sp, #104]
  40c000:	stp	xzr, xzr, [sp, #144]
  40c004:	stp	xzr, xzr, [sp, #160]
  40c008:	stp	x19, x20, [sp, #16]
  40c00c:	mov	x20, x1
  40c010:	stp	x21, x22, [sp, #32]
  40c014:	mov	x21, x2
  40c018:	stp	x23, x24, [sp, #48]
  40c01c:	mov	x23, x0
  40c020:	add	x0, sp, #0x78
  40c024:	stp	x25, x26, [sp, #64]
  40c028:	stp	x27, x28, [sp, #80]
  40c02c:	strh	w7, [sp, #104]
  40c030:	str	wzr, [sp, #112]
  40c034:	str	x3, [sp, #136]
  40c038:	str	w6, [sp, #144]
  40c03c:	stp	x0, x5, [sp, #152]
  40c040:	stp	xzr, xzr, [sp, #176]
  40c044:	tbz	w4, #0, 40c054 <ferror@plt+0x9944>
  40c048:	add	x0, sp, #0xc0
  40c04c:	mov	x1, #0x2000                	// #8192
  40c050:	stp	x0, x1, [sp, #168]
  40c054:	mov	x26, #0x10e                 	// #270
  40c058:	add	x24, sp, #0x88
  40c05c:	add	x22, sp, #0x60
  40c060:	mov	x0, #0x20c0                	// #8384
  40c064:	movk	x26, #0x8, lsl #32
  40c068:	add	x25, sp, x0
  40c06c:	str	x25, [sp, #120]
  40c070:	ldr	w0, [x23]
  40c074:	mov	x3, #0x4000                	// #16384
  40c078:	mov	x1, x24
  40c07c:	mov	w2, #0x0                   	// #0
  40c080:	str	x3, [sp, #128]
  40c084:	bl	4020a0 <recvmsg@plt>
  40c088:	cmp	w0, #0x0
  40c08c:	mov	w1, w0
  40c090:	b.ge	40c108 <ferror@plt+0x99f8>  // b.tcont
  40c094:	bl	402660 <__errno_location@plt>
  40c098:	mov	x19, x0
  40c09c:	ldr	w0, [x0]
  40c0a0:	cmp	w0, #0x4
  40c0a4:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  40c0a8:	b.eq	40c070 <ferror@plt+0x9960>  // b.none
  40c0ac:	adrp	x1, 421000 <ferror@plt+0x1e8f0>
  40c0b0:	ldr	x1, [x1, #3992]
  40c0b4:	ldr	x27, [x1]
  40c0b8:	bl	4023a0 <strerror@plt>
  40c0bc:	ldr	w3, [x19]
  40c0c0:	mov	x2, x0
  40c0c4:	adrp	x1, 40e000 <ferror@plt+0xb8f0>
  40c0c8:	mov	x0, x27
  40c0cc:	add	x1, x1, #0xf0
  40c0d0:	bl	4026d0 <fprintf@plt>
  40c0d4:	ldr	w0, [x19]
  40c0d8:	cmp	w0, #0x69
  40c0dc:	b.eq	40c070 <ferror@plt+0x9960>  // b.none
  40c0e0:	mov	w0, #0xffffffff            	// #-1
  40c0e4:	mov	x12, #0x60c0                	// #24768
  40c0e8:	ldp	x29, x30, [sp]
  40c0ec:	ldp	x19, x20, [sp, #16]
  40c0f0:	ldp	x21, x22, [sp, #32]
  40c0f4:	ldp	x23, x24, [sp, #48]
  40c0f8:	ldp	x25, x26, [sp, #64]
  40c0fc:	ldp	x27, x28, [sp, #80]
  40c100:	add	sp, sp, x12
  40c104:	ret
  40c108:	b.eq	40c2a0 <ferror@plt+0x9b90>  // b.none
  40c10c:	ldr	w2, [sp, #144]
  40c110:	cmp	w2, #0xc
  40c114:	b.ne	40c2c8 <ferror@plt+0x9bb8>  // b.any
  40c118:	ldr	w2, [x23, #48]
  40c11c:	tbnz	w2, #0, 40c1e8 <ferror@plt+0x9ad8>
  40c120:	cmp	w0, #0xf
  40c124:	mov	w28, w0
  40c128:	b.ls	40c274 <ferror@plt+0x9b64>  // b.plast
  40c12c:	ldr	w19, [sp, #8384]
  40c130:	cmp	w19, #0x10
  40c134:	ccmp	w0, w19, #0x1, pl  // pl = nfrst
  40c138:	b.lt	40c188 <ferror@plt+0x9a78>  // b.tstop
  40c13c:	mov	x27, x25
  40c140:	b	40c170 <ferror@plt+0x9a60>
  40c144:	add	w19, w19, #0x3
  40c148:	and	w19, w19, #0xfffffffc
  40c14c:	sub	w1, w28, w19
  40c150:	cmp	w1, #0xf
  40c154:	add	x27, x27, w19, uxtw
  40c158:	mov	w28, w1
  40c15c:	b.ls	40c1b8 <ferror@plt+0x9aa8>  // b.plast
  40c160:	ldr	w19, [x27]
  40c164:	cmp	w19, #0x10
  40c168:	ccmp	w19, w28, #0x0, pl  // pl = nfrst
  40c16c:	b.gt	40c188 <ferror@plt+0x9a78>
  40c170:	mov	x2, x21
  40c174:	mov	x1, x27
  40c178:	mov	x0, x22
  40c17c:	blr	x20
  40c180:	tbz	w0, #31, 40c144 <ferror@plt+0x9a34>
  40c184:	b	40c0e4 <ferror@plt+0x99d4>
  40c188:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  40c18c:	ldr	w1, [sp, #184]
  40c190:	ldr	x0, [x0, #3992]
  40c194:	ldr	x3, [x0]
  40c198:	tbz	w1, #5, 40c2d8 <ferror@plt+0x9bc8>
  40c19c:	adrp	x0, 40e000 <ferror@plt+0xb8f0>
  40c1a0:	mov	x2, #0x12                  	// #18
  40c1a4:	add	x0, x0, #0x178
  40c1a8:	mov	x1, #0x1                   	// #1
  40c1ac:	bl	402510 <fwrite@plt>
  40c1b0:	mov	w0, #0xffffffff            	// #-1
  40c1b4:	b	40c0e4 <ferror@plt+0x99d4>
  40c1b8:	ldr	w0, [sp, #184]
  40c1bc:	tbnz	w0, #5, 40c27c <ferror@plt+0x9b6c>
  40c1c0:	cbz	w1, 40c070 <ferror@plt+0x9960>
  40c1c4:	mov	w2, w1
  40c1c8:	adrp	x1, 40e000 <ferror@plt+0xb8f0>
  40c1cc:	add	x1, x1, #0x210
  40c1d0:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  40c1d4:	ldr	x0, [x0, #3992]
  40c1d8:	ldr	x0, [x0]
  40c1dc:	bl	4026d0 <fprintf@plt>
  40c1e0:	mov	w0, #0x1                   	// #1
  40c1e4:	bl	4020d0 <exit@plt>
  40c1e8:	ldr	x4, [sp, #176]
  40c1ec:	mov	w3, #0xffffffff            	// #-1
  40c1f0:	str	w3, [sp, #96]
  40c1f4:	cmp	x4, #0xf
  40c1f8:	b.ls	40c120 <ferror@plt+0x9a10>  // b.plast
  40c1fc:	ldr	x2, [sp, #168]
  40c200:	mov	w6, w3
  40c204:	mov	w7, #0x0                   	// #0
  40c208:	add	x4, x2, x4
  40c20c:	cbz	x2, 40c254 <ferror@plt+0x9b44>
  40c210:	ldp	x3, x5, [x2]
  40c214:	cmp	x5, x26
  40c218:	b.eq	40c260 <ferror@plt+0x9b50>  // b.none
  40c21c:	cmp	x3, #0xf
  40c220:	b.ls	40c254 <ferror@plt+0x9b44>  // b.plast
  40c224:	add	x3, x3, #0x7
  40c228:	and	x3, x3, #0xfffffffffffffff8
  40c22c:	add	x2, x2, x3
  40c230:	add	x3, x2, #0x10
  40c234:	cmp	x4, x3
  40c238:	b.cc	40c254 <ferror@plt+0x9b44>  // b.lo, b.ul, b.last
  40c23c:	ldr	x3, [x2]
  40c240:	add	x3, x3, #0x7
  40c244:	and	x3, x3, #0xfffffffffffffff8
  40c248:	add	x3, x2, x3
  40c24c:	cmp	x4, x3
  40c250:	b.cs	40c20c <ferror@plt+0x9afc>  // b.hs, b.nlast
  40c254:	cbz	w7, 40c120 <ferror@plt+0x9a10>
  40c258:	str	w6, [sp, #96]
  40c25c:	b	40c120 <ferror@plt+0x9a10>
  40c260:	cmp	x3, #0x14
  40c264:	b.ne	40c21c <ferror@plt+0x9b0c>  // b.any
  40c268:	ldr	w6, [x2, #16]
  40c26c:	mov	w7, #0x1                   	// #1
  40c270:	b	40c224 <ferror@plt+0x9b14>
  40c274:	ldr	w0, [sp, #184]
  40c278:	tbz	w0, #5, 40c1c4 <ferror@plt+0x9ab4>
  40c27c:	adrp	x3, 421000 <ferror@plt+0x1e8f0>
  40c280:	adrp	x0, 40e000 <ferror@plt+0xb8f0>
  40c284:	mov	x2, #0x12                  	// #18
  40c288:	mov	x1, #0x1                   	// #1
  40c28c:	ldr	x3, [x3, #3992]
  40c290:	add	x0, x0, #0x1f8
  40c294:	ldr	x3, [x3]
  40c298:	bl	402510 <fwrite@plt>
  40c29c:	b	40c070 <ferror@plt+0x9960>
  40c2a0:	adrp	x3, 421000 <ferror@plt+0x1e8f0>
  40c2a4:	adrp	x0, 40e000 <ferror@plt+0xb8f0>
  40c2a8:	mov	x2, #0xf                   	// #15
  40c2ac:	add	x0, x0, #0xe0
  40c2b0:	ldr	x3, [x3, #3992]
  40c2b4:	mov	x1, #0x1                   	// #1
  40c2b8:	ldr	x3, [x3]
  40c2bc:	bl	402510 <fwrite@plt>
  40c2c0:	mov	w0, #0xffffffff            	// #-1
  40c2c4:	b	40c0e4 <ferror@plt+0x99d4>
  40c2c8:	adrp	x1, 40e000 <ferror@plt+0xb8f0>
  40c2cc:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  40c2d0:	add	x1, x1, #0x378
  40c2d4:	b	40c1d4 <ferror@plt+0x9ac4>
  40c2d8:	mov	w2, w19
  40c2dc:	adrp	x1, 40e000 <ferror@plt+0xb8f0>
  40c2e0:	add	x1, x1, #0x190
  40c2e4:	mov	x0, x3
  40c2e8:	bl	4026d0 <fprintf@plt>
  40c2ec:	mov	w0, #0x1                   	// #1
  40c2f0:	bl	4020d0 <exit@plt>
  40c2f4:	nop
  40c2f8:	mov	x12, #0x4050                	// #16464
  40c2fc:	sub	sp, sp, x12
  40c300:	stp	x29, x30, [sp]
  40c304:	mov	x29, sp
  40c308:	stp	x21, x22, [sp, #32]
  40c30c:	add	x21, sp, #0x50
  40c310:	mov	x22, x2
  40c314:	stp	x19, x20, [sp, #16]
  40c318:	mov	x20, x0
  40c31c:	stp	x23, x24, [sp, #48]
  40c320:	mov	x23, x1
  40c324:	add	x24, x21, #0x10
  40c328:	stp	x25, x26, [sp, #64]
  40c32c:	mov	w25, #0x3ff0                	// #16368
  40c330:	b	40c37c <ferror@plt+0x9c6c>
  40c334:	cmp	x4, #0x10
  40c338:	b.ne	40c3b0 <ferror@plt+0x9ca0>  // b.any
  40c33c:	ldr	w26, [sp, #80]
  40c340:	sub	w19, w26, #0xd
  40c344:	sub	w2, w26, #0x10
  40c348:	and	x19, x19, #0xfffffffc
  40c34c:	cmp	w2, w25
  40c350:	mov	x2, x19
  40c354:	b.hi	40c3ec <ferror@plt+0x9cdc>  // b.pmore
  40c358:	bl	402470 <fread@plt>
  40c35c:	mov	x3, x0
  40c360:	mov	x2, x22
  40c364:	mov	x1, x21
  40c368:	cmp	x19, x3
  40c36c:	mov	x0, #0x0                   	// #0
  40c370:	b.ne	40c3b0 <ferror@plt+0x9ca0>  // b.any
  40c374:	blr	x23
  40c378:	tbnz	w0, #31, 40c3cc <ferror@plt+0x9cbc>
  40c37c:	mov	x3, x20
  40c380:	mov	x1, #0x1                   	// #1
  40c384:	mov	x0, x21
  40c388:	mov	x2, #0x10                  	// #16
  40c38c:	bl	402470 <fread@plt>
  40c390:	mov	x4, x0
  40c394:	mov	x3, x20
  40c398:	mov	x0, x24
  40c39c:	mov	x1, #0x1                   	// #1
  40c3a0:	cbnz	x4, 40c334 <ferror@plt+0x9c24>
  40c3a4:	mov	x0, x20
  40c3a8:	bl	402400 <feof@plt>
  40c3ac:	cbnz	w0, 40c474 <ferror@plt+0x9d64>
  40c3b0:	mov	x0, x20
  40c3b4:	bl	402710 <ferror@plt>
  40c3b8:	cbnz	w0, 40c464 <ferror@plt+0x9d54>
  40c3bc:	mov	x0, x20
  40c3c0:	bl	402400 <feof@plt>
  40c3c4:	cbnz	w0, 40c43c <ferror@plt+0x9d2c>
  40c3c8:	mov	w0, #0xffffffff            	// #-1
  40c3cc:	mov	x12, #0x4050                	// #16464
  40c3d0:	ldp	x29, x30, [sp]
  40c3d4:	ldp	x19, x20, [sp, #16]
  40c3d8:	ldp	x21, x22, [sp, #32]
  40c3dc:	ldp	x23, x24, [sp, #48]
  40c3e0:	ldp	x25, x26, [sp, #64]
  40c3e4:	add	sp, sp, x12
  40c3e8:	ret
  40c3ec:	adrp	x1, 421000 <ferror@plt+0x1e8f0>
  40c3f0:	mov	x0, x20
  40c3f4:	ldr	x1, [x1, #3992]
  40c3f8:	ldr	x19, [x1]
  40c3fc:	bl	402160 <ftell@plt>
  40c400:	mov	w2, w26
  40c404:	mov	x3, x0
  40c408:	adrp	x1, 40e000 <ferror@plt+0xb8f0>
  40c40c:	mov	x0, x19
  40c410:	add	x1, x1, #0x3d8
  40c414:	bl	4026d0 <fprintf@plt>
  40c418:	mov	w0, #0xffffffff            	// #-1
  40c41c:	mov	x12, #0x4050                	// #16464
  40c420:	ldp	x29, x30, [sp]
  40c424:	ldp	x19, x20, [sp, #16]
  40c428:	ldp	x21, x22, [sp, #32]
  40c42c:	ldp	x23, x24, [sp, #48]
  40c430:	ldp	x25, x26, [sp, #64]
  40c434:	add	sp, sp, x12
  40c438:	ret
  40c43c:	adrp	x3, 421000 <ferror@plt+0x1e8f0>
  40c440:	adrp	x0, 40e000 <ferror@plt+0xb8f0>
  40c444:	mov	x2, #0x22                  	// #34
  40c448:	add	x0, x0, #0x3b0
  40c44c:	ldr	x3, [x3, #3992]
  40c450:	mov	x1, #0x1                   	// #1
  40c454:	ldr	x3, [x3]
  40c458:	bl	402510 <fwrite@plt>
  40c45c:	mov	w0, #0xffffffff            	// #-1
  40c460:	b	40c3cc <ferror@plt+0x9cbc>
  40c464:	adrp	x0, 40e000 <ferror@plt+0xb8f0>
  40c468:	add	x0, x0, #0x398
  40c46c:	bl	4020e0 <perror@plt>
  40c470:	b	40c3bc <ferror@plt+0x9cac>
  40c474:	mov	w0, #0x0                   	// #0
  40c478:	b	40c3cc <ferror@plt+0x9cbc>
  40c47c:	nop
  40c480:	stp	x29, x30, [sp, #-32]!
  40c484:	mov	x29, sp
  40c488:	ldr	w5, [x0]
  40c48c:	stp	x19, x20, [sp, #16]
  40c490:	add	w20, w4, #0x7
  40c494:	add	w5, w5, #0x3
  40c498:	and	w20, w20, #0xfffffffc
  40c49c:	and	w5, w5, #0xfffffffc
  40c4a0:	add	w6, w5, w20
  40c4a4:	mov	x19, x0
  40c4a8:	cmp	w6, w1
  40c4ac:	b.hi	40c4fc <ferror@plt+0x9dec>  // b.pmore
  40c4b0:	add	x0, x19, w5, uxtw
  40c4b4:	add	w1, w4, #0x4
  40c4b8:	strh	w2, [x0, #2]
  40c4bc:	strh	w1, [x19, w5, uxtw]
  40c4c0:	cbnz	w4, 40c4d8 <ferror@plt+0x9dc8>
  40c4c4:	mov	w0, #0x0                   	// #0
  40c4c8:	str	w6, [x19]
  40c4cc:	ldp	x19, x20, [sp, #16]
  40c4d0:	ldp	x29, x30, [sp], #32
  40c4d4:	ret
  40c4d8:	sxtw	x2, w4
  40c4dc:	mov	x1, x3
  40c4e0:	add	x0, x0, #0x4
  40c4e4:	bl	402080 <memcpy@plt>
  40c4e8:	ldr	w6, [x19]
  40c4ec:	add	w6, w6, #0x3
  40c4f0:	and	w6, w6, #0xfffffffc
  40c4f4:	add	w6, w6, w20
  40c4f8:	b	40c4c4 <ferror@plt+0x9db4>
  40c4fc:	adrp	x3, 421000 <ferror@plt+0x1e8f0>
  40c500:	mov	w2, w1
  40c504:	adrp	x1, 40e000 <ferror@plt+0xb8f0>
  40c508:	add	x1, x1, #0x400
  40c50c:	ldr	x3, [x3, #3992]
  40c510:	ldr	x0, [x3]
  40c514:	bl	4026d0 <fprintf@plt>
  40c518:	mov	w0, #0xffffffff            	// #-1
  40c51c:	b	40c4cc <ferror@plt+0x9dbc>
  40c520:	mov	w4, #0x0                   	// #0
  40c524:	mov	x3, #0x0                   	// #0
  40c528:	b	40c480 <ferror@plt+0x9d70>
  40c52c:	nop
  40c530:	stp	x29, x30, [sp, #-32]!
  40c534:	mov	w4, #0x1                   	// #1
  40c538:	mov	x29, sp
  40c53c:	strb	w3, [sp, #31]
  40c540:	add	x3, sp, #0x1f
  40c544:	bl	40c480 <ferror@plt+0x9d70>
  40c548:	ldp	x29, x30, [sp], #32
  40c54c:	ret
  40c550:	stp	x29, x30, [sp, #-32]!
  40c554:	mov	w4, #0x2                   	// #2
  40c558:	mov	x29, sp
  40c55c:	strh	w3, [sp, #30]
  40c560:	add	x3, sp, #0x1e
  40c564:	bl	40c480 <ferror@plt+0x9d70>
  40c568:	ldp	x29, x30, [sp], #32
  40c56c:	ret
  40c570:	stp	x29, x30, [sp, #-32]!
  40c574:	mov	w4, #0x4                   	// #4
  40c578:	mov	x29, sp
  40c57c:	str	w3, [sp, #28]
  40c580:	add	x3, sp, #0x1c
  40c584:	bl	40c480 <ferror@plt+0x9d70>
  40c588:	ldp	x29, x30, [sp], #32
  40c58c:	ret
  40c590:	stp	x29, x30, [sp, #-32]!
  40c594:	mov	w4, #0x8                   	// #8
  40c598:	mov	x29, sp
  40c59c:	str	x3, [sp, #24]
  40c5a0:	add	x3, sp, #0x18
  40c5a4:	bl	40c480 <ferror@plt+0x9d70>
  40c5a8:	ldp	x29, x30, [sp], #32
  40c5ac:	ret
  40c5b0:	stp	x29, x30, [sp, #-48]!
  40c5b4:	mov	x29, sp
  40c5b8:	stp	x19, x20, [sp, #16]
  40c5bc:	mov	x19, x3
  40c5c0:	mov	x20, x0
  40c5c4:	mov	x0, x3
  40c5c8:	stp	x21, x22, [sp, #32]
  40c5cc:	mov	w21, w1
  40c5d0:	mov	w22, w2
  40c5d4:	bl	4020c0 <strlen@plt>
  40c5d8:	mov	x3, x19
  40c5dc:	mov	x4, x0
  40c5e0:	mov	w2, w22
  40c5e4:	mov	w1, w21
  40c5e8:	mov	x0, x20
  40c5ec:	add	w4, w4, #0x1
  40c5f0:	ldp	x19, x20, [sp, #16]
  40c5f4:	ldp	x21, x22, [sp, #32]
  40c5f8:	ldp	x29, x30, [sp], #48
  40c5fc:	b	40c480 <ferror@plt+0x9d70>
  40c600:	stp	x29, x30, [sp, #-48]!
  40c604:	mov	x29, sp
  40c608:	stp	x19, x20, [sp, #16]
  40c60c:	mov	x19, x0
  40c610:	ldr	w0, [x0]
  40c614:	add	w20, w3, #0x3
  40c618:	stp	x21, x22, [sp, #32]
  40c61c:	add	w0, w0, #0x3
  40c620:	and	w20, w20, #0xfffffffc
  40c624:	and	w0, w0, #0xfffffffc
  40c628:	mov	w21, w3
  40c62c:	mov	w3, w1
  40c630:	mov	x1, x2
  40c634:	add	w2, w0, w20
  40c638:	cmp	w2, w3
  40c63c:	b.hi	40c698 <ferror@plt+0x9f88>  // b.pmore
  40c640:	sxtw	x22, w21
  40c644:	add	x0, x19, w0, uxtw
  40c648:	mov	x2, x22
  40c64c:	bl	402080 <memcpy@plt>
  40c650:	ldr	w0, [x19]
  40c654:	mov	w1, #0x0                   	// #0
  40c658:	sub	w2, w20, w21
  40c65c:	add	w0, w0, #0x3
  40c660:	and	x0, x0, #0xfffffffc
  40c664:	add	x0, x0, x22
  40c668:	add	x0, x19, x0
  40c66c:	bl	4022e0 <memset@plt>
  40c670:	ldr	w1, [x19]
  40c674:	mov	w0, #0x0                   	// #0
  40c678:	add	w1, w1, #0x3
  40c67c:	and	w1, w1, #0xfffffffc
  40c680:	add	w1, w1, w20
  40c684:	str	w1, [x19]
  40c688:	ldp	x19, x20, [sp, #16]
  40c68c:	ldp	x21, x22, [sp, #32]
  40c690:	ldp	x29, x30, [sp], #48
  40c694:	ret
  40c698:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  40c69c:	mov	w2, w3
  40c6a0:	adrp	x1, 40e000 <ferror@plt+0xb8f0>
  40c6a4:	add	x1, x1, #0x430
  40c6a8:	ldr	x0, [x0, #3992]
  40c6ac:	ldr	x0, [x0]
  40c6b0:	bl	4026d0 <fprintf@plt>
  40c6b4:	mov	w0, #0xffffffff            	// #-1
  40c6b8:	b	40c688 <ferror@plt+0x9f78>
  40c6bc:	nop
  40c6c0:	stp	x29, x30, [sp, #-32]!
  40c6c4:	mov	w4, #0x0                   	// #0
  40c6c8:	mov	x3, #0x0                   	// #0
  40c6cc:	mov	x29, sp
  40c6d0:	str	x19, [sp, #16]
  40c6d4:	ldr	w19, [x0]
  40c6d8:	add	w19, w19, #0x3
  40c6dc:	and	x19, x19, #0xfffffffc
  40c6e0:	add	x19, x0, x19
  40c6e4:	bl	40c480 <ferror@plt+0x9d70>
  40c6e8:	mov	x0, x19
  40c6ec:	ldr	x19, [sp, #16]
  40c6f0:	ldp	x29, x30, [sp], #32
  40c6f4:	ret
  40c6f8:	mov	x2, x0
  40c6fc:	ldr	w0, [x0]
  40c700:	add	w3, w0, #0x3
  40c704:	and	x3, x3, #0xfffffffc
  40c708:	add	x2, x2, x3
  40c70c:	sub	x2, x2, x1
  40c710:	strh	w2, [x1]
  40c714:	ret
  40c718:	stp	x29, x30, [sp, #-48]!
  40c71c:	mov	x29, sp
  40c720:	stp	x19, x20, [sp, #16]
  40c724:	mov	x20, x0
  40c728:	ldr	w19, [x0]
  40c72c:	stp	x21, x22, [sp, #32]
  40c730:	mov	w21, w1
  40c734:	add	w19, w19, #0x3
  40c738:	and	x19, x19, #0xfffffffc
  40c73c:	mov	w22, w2
  40c740:	add	x19, x0, x19
  40c744:	bl	40c480 <ferror@plt+0x9d70>
  40c748:	mov	w2, w22
  40c74c:	mov	w1, w21
  40c750:	mov	x0, x20
  40c754:	bl	40c6c0 <ferror@plt+0x9fb0>
  40c758:	mov	x0, x19
  40c75c:	ldp	x19, x20, [sp, #16]
  40c760:	ldp	x21, x22, [sp, #32]
  40c764:	ldp	x29, x30, [sp], #48
  40c768:	ret
  40c76c:	nop
  40c770:	stp	x29, x30, [sp, #-32]!
  40c774:	mov	x29, sp
  40c778:	ldr	w2, [x0]
  40c77c:	ldrh	w3, [x1]
  40c780:	add	w2, w2, #0x3
  40c784:	str	x19, [sp, #16]
  40c788:	and	x2, x2, #0xfffffffc
  40c78c:	add	w3, w3, #0x3
  40c790:	add	x2, x0, x2
  40c794:	and	x3, x3, #0x1fffc
  40c798:	sub	x2, x2, x1
  40c79c:	mov	x19, x0
  40c7a0:	strh	w2, [x1]
  40c7a4:	add	x1, x1, x3
  40c7a8:	bl	40c6f8 <ferror@plt+0x9fe8>
  40c7ac:	ldr	w0, [x19]
  40c7b0:	ldr	x19, [sp, #16]
  40c7b4:	ldp	x29, x30, [sp], #32
  40c7b8:	ret
  40c7bc:	nop
  40c7c0:	ldrh	w4, [x0]
  40c7c4:	mov	x5, x0
  40c7c8:	add	w4, w4, #0x3
  40c7cc:	and	w4, w4, #0xfffffffc
  40c7d0:	add	w0, w4, #0x8
  40c7d4:	cmp	w0, w1
  40c7d8:	b.hi	40c80c <ferror@plt+0xa0fc>  // b.pmore
  40c7dc:	add	x1, x5, w4, uxtw
  40c7e0:	mov	w6, #0x8                   	// #8
  40c7e4:	mov	w0, #0x0                   	// #0
  40c7e8:	strh	w2, [x1, #2]
  40c7ec:	strh	w6, [x5, w4, uxtw]
  40c7f0:	str	w3, [x1, #4]
  40c7f4:	ldrh	w1, [x5]
  40c7f8:	add	w1, w1, #0x3
  40c7fc:	and	w1, w1, #0xfffffffc
  40c800:	add	w1, w1, #0x8
  40c804:	strh	w1, [x5]
  40c808:	ret
  40c80c:	stp	x29, x30, [sp, #-16]!
  40c810:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  40c814:	mov	w2, w1
  40c818:	mov	x29, sp
  40c81c:	ldr	x0, [x0, #3992]
  40c820:	adrp	x1, 40e000 <ferror@plt+0xb8f0>
  40c824:	add	x1, x1, #0x460
  40c828:	ldr	x0, [x0]
  40c82c:	bl	4026d0 <fprintf@plt>
  40c830:	mov	w0, #0xffffffff            	// #-1
  40c834:	ldp	x29, x30, [sp], #16
  40c838:	ret
  40c83c:	nop
  40c840:	stp	x29, x30, [sp, #-32]!
  40c844:	mov	x29, sp
  40c848:	stp	x19, x20, [sp, #16]
  40c84c:	mov	x20, x0
  40c850:	add	w0, w4, #0x7
  40c854:	and	w0, w0, #0xfffffffc
  40c858:	ldrh	w5, [x20]
  40c85c:	add	w5, w5, #0x3
  40c860:	and	w5, w5, #0xfffffffc
  40c864:	add	w0, w0, w5
  40c868:	cmp	w0, w1
  40c86c:	b.hi	40c8c8 <ferror@plt+0xa1b8>  // b.pmore
  40c870:	add	x0, x20, w5, uxtw
  40c874:	add	w19, w4, #0x4
  40c878:	and	w19, w19, #0xffff
  40c87c:	strh	w2, [x0, #2]
  40c880:	strh	w19, [x20, w5, uxtw]
  40c884:	cbnz	w4, 40c8b4 <ferror@plt+0xa1a4>
  40c888:	ldrh	w1, [x20]
  40c88c:	add	w19, w19, #0x3
  40c890:	and	w19, w19, #0xfffffffc
  40c894:	mov	w0, #0x0                   	// #0
  40c898:	add	w1, w1, #0x3
  40c89c:	and	w1, w1, #0xfffffffc
  40c8a0:	add	w19, w1, w19
  40c8a4:	strh	w19, [x20]
  40c8a8:	ldp	x19, x20, [sp, #16]
  40c8ac:	ldp	x29, x30, [sp], #32
  40c8b0:	ret
  40c8b4:	sxtw	x2, w4
  40c8b8:	mov	x1, x3
  40c8bc:	add	x0, x0, #0x4
  40c8c0:	bl	402080 <memcpy@plt>
  40c8c4:	b	40c888 <ferror@plt+0xa178>
  40c8c8:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  40c8cc:	mov	w2, w1
  40c8d0:	adrp	x1, 40e000 <ferror@plt+0xb8f0>
  40c8d4:	add	x1, x1, #0x498
  40c8d8:	ldr	x0, [x0, #3992]
  40c8dc:	ldr	x0, [x0]
  40c8e0:	bl	4026d0 <fprintf@plt>
  40c8e4:	mov	w0, #0xffffffff            	// #-1
  40c8e8:	b	40c8a8 <ferror@plt+0xa198>
  40c8ec:	nop
  40c8f0:	stp	x29, x30, [sp, #-32]!
  40c8f4:	mov	w4, #0x1                   	// #1
  40c8f8:	mov	x29, sp
  40c8fc:	strb	w3, [sp, #31]
  40c900:	add	x3, sp, #0x1f
  40c904:	bl	40c840 <ferror@plt+0xa130>
  40c908:	ldp	x29, x30, [sp], #32
  40c90c:	ret
  40c910:	stp	x29, x30, [sp, #-32]!
  40c914:	mov	w4, #0x2                   	// #2
  40c918:	mov	x29, sp
  40c91c:	strh	w3, [sp, #30]
  40c920:	add	x3, sp, #0x1e
  40c924:	bl	40c840 <ferror@plt+0xa130>
  40c928:	ldp	x29, x30, [sp], #32
  40c92c:	ret
  40c930:	stp	x29, x30, [sp, #-32]!
  40c934:	mov	w4, #0x8                   	// #8
  40c938:	mov	x29, sp
  40c93c:	str	x3, [sp, #24]
  40c940:	add	x3, sp, #0x18
  40c944:	bl	40c840 <ferror@plt+0xa130>
  40c948:	ldp	x29, x30, [sp], #32
  40c94c:	ret
  40c950:	stp	x29, x30, [sp, #-32]!
  40c954:	mov	w4, #0x0                   	// #0
  40c958:	mov	x3, #0x0                   	// #0
  40c95c:	mov	x29, sp
  40c960:	ldrh	w5, [x0]
  40c964:	str	x19, [sp, #16]
  40c968:	add	w5, w5, #0x3
  40c96c:	and	x5, x5, #0x1fffc
  40c970:	add	x19, x0, x5
  40c974:	bl	40c840 <ferror@plt+0xa130>
  40c978:	ldrh	w1, [x19, #2]
  40c97c:	mov	x0, x19
  40c980:	orr	w1, w1, #0xffff8000
  40c984:	strh	w1, [x19, #2]
  40c988:	ldr	x19, [sp, #16]
  40c98c:	ldp	x29, x30, [sp], #32
  40c990:	ret
  40c994:	nop
  40c998:	ldrh	w2, [x0]
  40c99c:	add	w2, w2, #0x3
  40c9a0:	and	x2, x2, #0x1fffc
  40c9a4:	add	x2, x0, x2
  40c9a8:	sub	x2, x2, x1
  40c9ac:	strh	w2, [x1]
  40c9b0:	ldrh	w0, [x0]
  40c9b4:	ret
  40c9b8:	stp	x29, x30, [sp, #-64]!
  40c9bc:	mov	x29, sp
  40c9c0:	stp	x21, x22, [sp, #32]
  40c9c4:	mov	w21, w1
  40c9c8:	add	w1, w1, #0x1
  40c9cc:	and	w22, w4, #0xffff
  40c9d0:	stp	x19, x20, [sp, #16]
  40c9d4:	mov	w19, w3
  40c9d8:	mov	x20, x2
  40c9dc:	sbfiz	x2, x1, #3, #32
  40c9e0:	mov	w1, #0x0                   	// #0
  40c9e4:	str	x23, [sp, #48]
  40c9e8:	mov	x23, x0
  40c9ec:	bl	4022e0 <memset@plt>
  40c9f0:	mvn	w1, w22
  40c9f4:	cmp	w19, #0x3
  40c9f8:	b.gt	40ca0c <ferror@plt+0xa2fc>
  40c9fc:	b	40ca60 <ferror@plt+0xa350>
  40ca00:	add	x20, x20, w5, uxtw
  40ca04:	cmp	w19, #0x3
  40ca08:	b.le	40ca60 <ferror@plt+0xa350>
  40ca0c:	ldrh	w4, [x20]
  40ca10:	add	w5, w4, #0x3
  40ca14:	cmp	w4, #0x3
  40ca18:	and	w5, w5, #0xfffffffc
  40ca1c:	mov	w3, w4
  40ca20:	b.ls	40ca80 <ferror@plt+0xa370>  // b.plast
  40ca24:	cmp	w19, w4
  40ca28:	b.lt	40ca80 <ferror@plt+0xa370>  // b.tstop
  40ca2c:	ldrh	w4, [x20, #2]
  40ca30:	sub	w19, w19, w5
  40ca34:	and	w4, w1, w4
  40ca38:	and	x2, x4, #0xffff
  40ca3c:	cmp	w21, w4, uxth
  40ca40:	b.lt	40ca00 <ferror@plt+0xa2f0>  // b.tstop
  40ca44:	ldr	x0, [x23, x2, lsl #3]
  40ca48:	cbnz	x0, 40ca00 <ferror@plt+0xa2f0>
  40ca4c:	str	x20, [x23, x2, lsl #3]
  40ca50:	cmp	w19, #0x3
  40ca54:	add	x20, x20, w5, uxtw
  40ca58:	b.gt	40ca0c <ferror@plt+0xa2fc>
  40ca5c:	nop
  40ca60:	cbnz	w19, 40ca7c <ferror@plt+0xa36c>
  40ca64:	mov	w0, #0x0                   	// #0
  40ca68:	ldp	x19, x20, [sp, #16]
  40ca6c:	ldp	x21, x22, [sp, #32]
  40ca70:	ldr	x23, [sp, #48]
  40ca74:	ldp	x29, x30, [sp], #64
  40ca78:	ret
  40ca7c:	ldrh	w3, [x20]
  40ca80:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  40ca84:	mov	w2, w19
  40ca88:	adrp	x1, 40e000 <ferror@plt+0xb8f0>
  40ca8c:	add	x1, x1, #0x4d0
  40ca90:	ldr	x0, [x0, #3992]
  40ca94:	ldr	x0, [x0]
  40ca98:	bl	4026d0 <fprintf@plt>
  40ca9c:	mov	w0, #0x0                   	// #0
  40caa0:	ldp	x19, x20, [sp, #16]
  40caa4:	ldp	x21, x22, [sp, #32]
  40caa8:	ldr	x23, [sp, #48]
  40caac:	ldp	x29, x30, [sp], #64
  40cab0:	ret
  40cab4:	nop
  40cab8:	mov	w4, #0x0                   	// #0
  40cabc:	b	40c9b8 <ferror@plt+0xa2a8>
  40cac0:	b	40caf8 <ferror@plt+0xa3e8>
  40cac4:	ldrh	w4, [x1]
  40cac8:	add	w5, w4, #0x3
  40cacc:	cmp	w4, #0x3
  40cad0:	and	w5, w5, #0xfffffffc
  40cad4:	mov	w3, w4
  40cad8:	b.ls	40cb10 <ferror@plt+0xa400>  // b.plast
  40cadc:	cmp	w2, w4
  40cae0:	b.lt	40cb10 <ferror@plt+0xa400>  // b.tstop
  40cae4:	ldrh	w3, [x1, #2]
  40cae8:	sub	w2, w2, w5
  40caec:	cmp	w3, w0
  40caf0:	b.eq	40cb3c <ferror@plt+0xa42c>  // b.none
  40caf4:	add	x1, x1, w5, uxtw
  40caf8:	cmp	w2, #0x3
  40cafc:	b.gt	40cac4 <ferror@plt+0xa3b4>
  40cb00:	mov	x0, #0x0                   	// #0
  40cb04:	cbnz	w2, 40cb0c <ferror@plt+0xa3fc>
  40cb08:	ret
  40cb0c:	ldrh	w3, [x1]
  40cb10:	stp	x29, x30, [sp, #-16]!
  40cb14:	adrp	x0, 421000 <ferror@plt+0x1e8f0>
  40cb18:	adrp	x1, 40e000 <ferror@plt+0xb8f0>
  40cb1c:	mov	x29, sp
  40cb20:	ldr	x0, [x0, #3992]
  40cb24:	add	x1, x1, #0x4d0
  40cb28:	ldr	x0, [x0]
  40cb2c:	bl	4026d0 <fprintf@plt>
  40cb30:	mov	x0, #0x0                   	// #0
  40cb34:	ldp	x29, x30, [sp], #16
  40cb38:	ret
  40cb3c:	mov	x0, x1
  40cb40:	ret
  40cb44:	nop
  40cb48:	ldrh	w5, [x2]
  40cb4c:	sub	x5, x5, #0x4
  40cb50:	cmp	x5, w3, sxtw
  40cb54:	b.cc	40cba4 <ferror@plt+0xa494>  // b.lo, b.ul, b.last
  40cb58:	add	w4, w3, #0x3
  40cb5c:	and	x4, x4, #0xfffffffc
  40cb60:	add	x4, x4, #0x4
  40cb64:	cmp	x5, x4
  40cb68:	b.cs	40cb90 <ferror@plt+0xa480>  // b.hs, b.nlast
  40cb6c:	stp	x29, x30, [sp, #-16]!
  40cb70:	add	w2, w1, #0x1
  40cb74:	mov	w1, #0x0                   	// #0
  40cb78:	mov	x29, sp
  40cb7c:	sbfiz	x2, x2, #3, #32
  40cb80:	bl	4022e0 <memset@plt>
  40cb84:	mov	w0, #0x0                   	// #0
  40cb88:	ldp	x29, x30, [sp], #16
  40cb8c:	ret
  40cb90:	ldrh	w3, [x2, x4]
  40cb94:	add	x2, x2, x4
  40cb98:	add	x2, x2, #0x4
  40cb9c:	sub	w3, w3, #0x4
  40cba0:	b	40cab8 <ferror@plt+0xa3a8>
  40cba4:	mov	w0, #0xffffffff            	// #-1
  40cba8:	ret
  40cbac:	nop
  40cbb0:	stp	x29, x30, [sp, #-64]!
  40cbb4:	mov	x29, sp
  40cbb8:	stp	x19, x20, [sp, #16]
  40cbbc:	adrp	x20, 421000 <ferror@plt+0x1e8f0>
  40cbc0:	add	x20, x20, #0xcf8
  40cbc4:	stp	x21, x22, [sp, #32]
  40cbc8:	adrp	x21, 421000 <ferror@plt+0x1e8f0>
  40cbcc:	add	x21, x21, #0xcf0
  40cbd0:	sub	x20, x20, x21
  40cbd4:	mov	w22, w0
  40cbd8:	stp	x23, x24, [sp, #48]
  40cbdc:	mov	x23, x1
  40cbe0:	mov	x24, x2
  40cbe4:	bl	402048 <memcpy@plt-0x38>
  40cbe8:	cmp	xzr, x20, asr #3
  40cbec:	b.eq	40cc18 <ferror@plt+0xa508>  // b.none
  40cbf0:	asr	x20, x20, #3
  40cbf4:	mov	x19, #0x0                   	// #0
  40cbf8:	ldr	x3, [x21, x19, lsl #3]
  40cbfc:	mov	x2, x24
  40cc00:	add	x19, x19, #0x1
  40cc04:	mov	x1, x23
  40cc08:	mov	w0, w22
  40cc0c:	blr	x3
  40cc10:	cmp	x20, x19
  40cc14:	b.ne	40cbf8 <ferror@plt+0xa4e8>  // b.any
  40cc18:	ldp	x19, x20, [sp, #16]
  40cc1c:	ldp	x21, x22, [sp, #32]
  40cc20:	ldp	x23, x24, [sp, #48]
  40cc24:	ldp	x29, x30, [sp], #64
  40cc28:	ret
  40cc2c:	nop
  40cc30:	ret

Disassembly of section .fini:

000000000040cc34 <.fini>:
  40cc34:	stp	x29, x30, [sp, #-16]!
  40cc38:	mov	x29, sp
  40cc3c:	ldp	x29, x30, [sp], #16
  40cc40:	ret
