#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fd16550ea90 .scope module, "adder4_test" "adder4_test" 2 2;
 .timescale -9 -9;
v0x7fd165520140_0 .var "a", 3 0;
v0x7fd1655201f0_0 .var "b", 3 0;
v0x7fd1655202a0_0 .net "s", 3 0, L_0x7fd165520f10;  1 drivers
S_0x7fd16550f140 .scope module, "adder4_0" "adder4" 2 5, 3 1 0, S_0x7fd16550ea90;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /OUTPUT 4 "s"
v0x7fd16551fe60_0 .net "a", 3 0, v0x7fd165520140_0;  1 drivers
v0x7fd16551ff00_0 .net "b", 3 0, v0x7fd1655201f0_0;  1 drivers
v0x7fd16551ffa0_0 .net "c", 2 0, L_0x7fd165520b00;  1 drivers
v0x7fd165520040_0 .net "s", 3 0, L_0x7fd165520f10;  alias, 1 drivers
L_0x7fd165520370 .part v0x7fd165520140_0, 0, 1;
L_0x7fd165520470 .part v0x7fd1655201f0_0, 0, 1;
L_0x7fd165520550 .part v0x7fd165520140_0, 1, 1;
L_0x7fd165520630 .part v0x7fd1655201f0_0, 1, 1;
L_0x7fd1655206f0 .part L_0x7fd165520b00, 0, 1;
L_0x7fd165520800 .part v0x7fd165520140_0, 2, 1;
L_0x7fd165520920 .part v0x7fd1655201f0_0, 2, 1;
L_0x7fd165520a60 .part L_0x7fd165520b00, 1, 1;
L_0x7fd165520b00 .concat8 [ 1 1 1 0], v0x7fd16551e900_0, v0x7fd16551ef70_0, v0x7fd16551f5f0_0;
L_0x7fd165520c30 .part v0x7fd165520140_0, 3, 1;
L_0x7fd165520cf0 .part v0x7fd1655201f0_0, 3, 1;
L_0x7fd165520df0 .part L_0x7fd165520b00, 2, 1;
L_0x7fd165520f10 .concat8 [ 1 1 1 1], v0x7fd16551e9a0_0, v0x7fd16551f010_0, v0x7fd16551f690_0, v0x7fd16551fd00_0;
S_0x7fd16550d180 .scope module, "fa0" "fa" 3 6, 4 1 0, S_0x7fd16550f140;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "s"
    .port_info 4 /OUTPUT 1 "cout"
v0x7fd16550c0a0_0 .net "a", 0 0, L_0x7fd165520370;  1 drivers
v0x7fd16551e7b0_0 .net "b", 0 0, L_0x7fd165520470;  1 drivers
L_0x104178008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd16551e850_0 .net "cin", 0 0, L_0x104178008;  1 drivers
v0x7fd16551e900_0 .var "cout", 0 0;
v0x7fd16551e9a0_0 .var "s", 0 0;
E_0x7fd16550a970 .event edge, v0x7fd16551e850_0, v0x7fd16551e7b0_0, v0x7fd16550c0a0_0;
S_0x7fd16551eb00 .scope module, "fa1" "fa" 3 7, 4 1 0, S_0x7fd16550f140;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "s"
    .port_info 4 /OUTPUT 1 "cout"
v0x7fd16551ed80_0 .net "a", 0 0, L_0x7fd165520550;  1 drivers
v0x7fd16551ee20_0 .net "b", 0 0, L_0x7fd165520630;  1 drivers
v0x7fd16551eec0_0 .net "cin", 0 0, L_0x7fd1655206f0;  1 drivers
v0x7fd16551ef70_0 .var "cout", 0 0;
v0x7fd16551f010_0 .var "s", 0 0;
E_0x7fd16551ed30 .event edge, v0x7fd16551eec0_0, v0x7fd16551ee20_0, v0x7fd16551ed80_0;
S_0x7fd16551f170 .scope module, "fa2" "fa" 3 8, 4 1 0, S_0x7fd16550f140;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "s"
    .port_info 4 /OUTPUT 1 "cout"
v0x7fd16551f3f0_0 .net "a", 0 0, L_0x7fd165520800;  1 drivers
v0x7fd16551f4a0_0 .net "b", 0 0, L_0x7fd165520920;  1 drivers
v0x7fd16551f540_0 .net "cin", 0 0, L_0x7fd165520a60;  1 drivers
v0x7fd16551f5f0_0 .var "cout", 0 0;
v0x7fd16551f690_0 .var "s", 0 0;
E_0x7fd16551f3a0 .event edge, v0x7fd16551f540_0, v0x7fd16551f4a0_0, v0x7fd16551f3f0_0;
S_0x7fd16551f7f0 .scope module, "fa3" "fa" 3 9, 4 1 0, S_0x7fd16550f140;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "s"
    .port_info 4 /OUTPUT 1 "cout"
v0x7fd16551fa70_0 .net "a", 0 0, L_0x7fd165520c30;  1 drivers
v0x7fd16551fb10_0 .net "b", 0 0, L_0x7fd165520cf0;  1 drivers
v0x7fd16551fbb0_0 .net "cin", 0 0, L_0x7fd165520df0;  1 drivers
v0x7fd16551fc60_0 .var "cout", 0 0;
v0x7fd16551fd00_0 .var "s", 0 0;
E_0x7fd16551fa20 .event edge, v0x7fd16551fbb0_0, v0x7fd16551fb10_0, v0x7fd16551fa70_0;
    .scope S_0x7fd16550d180;
T_0 ;
    %wait E_0x7fd16550a970;
    %load/vec4 v0x7fd16550c0a0_0;
    %load/vec4 v0x7fd16551e7b0_0;
    %xor;
    %load/vec4 v0x7fd16551e850_0;
    %xor;
    %store/vec4 v0x7fd16551e9a0_0, 0, 1;
    %load/vec4 v0x7fd16550c0a0_0;
    %load/vec4 v0x7fd16551e7b0_0;
    %and;
    %load/vec4 v0x7fd16551e7b0_0;
    %load/vec4 v0x7fd16551e850_0;
    %and;
    %or;
    %load/vec4 v0x7fd16551e850_0;
    %load/vec4 v0x7fd16550c0a0_0;
    %and;
    %or;
    %store/vec4 v0x7fd16551e900_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fd16551eb00;
T_1 ;
    %wait E_0x7fd16551ed30;
    %load/vec4 v0x7fd16551ed80_0;
    %load/vec4 v0x7fd16551ee20_0;
    %xor;
    %load/vec4 v0x7fd16551eec0_0;
    %xor;
    %store/vec4 v0x7fd16551f010_0, 0, 1;
    %load/vec4 v0x7fd16551ed80_0;
    %load/vec4 v0x7fd16551ee20_0;
    %and;
    %load/vec4 v0x7fd16551ee20_0;
    %load/vec4 v0x7fd16551eec0_0;
    %and;
    %or;
    %load/vec4 v0x7fd16551eec0_0;
    %load/vec4 v0x7fd16551ed80_0;
    %and;
    %or;
    %store/vec4 v0x7fd16551ef70_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fd16551f170;
T_2 ;
    %wait E_0x7fd16551f3a0;
    %load/vec4 v0x7fd16551f3f0_0;
    %load/vec4 v0x7fd16551f4a0_0;
    %xor;
    %load/vec4 v0x7fd16551f540_0;
    %xor;
    %store/vec4 v0x7fd16551f690_0, 0, 1;
    %load/vec4 v0x7fd16551f3f0_0;
    %load/vec4 v0x7fd16551f4a0_0;
    %and;
    %load/vec4 v0x7fd16551f4a0_0;
    %load/vec4 v0x7fd16551f540_0;
    %and;
    %or;
    %load/vec4 v0x7fd16551f540_0;
    %load/vec4 v0x7fd16551f3f0_0;
    %and;
    %or;
    %store/vec4 v0x7fd16551f5f0_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fd16551f7f0;
T_3 ;
    %wait E_0x7fd16551fa20;
    %load/vec4 v0x7fd16551fa70_0;
    %load/vec4 v0x7fd16551fb10_0;
    %xor;
    %load/vec4 v0x7fd16551fbb0_0;
    %xor;
    %store/vec4 v0x7fd16551fd00_0, 0, 1;
    %load/vec4 v0x7fd16551fa70_0;
    %load/vec4 v0x7fd16551fb10_0;
    %and;
    %load/vec4 v0x7fd16551fb10_0;
    %load/vec4 v0x7fd16551fbb0_0;
    %and;
    %or;
    %load/vec4 v0x7fd16551fbb0_0;
    %load/vec4 v0x7fd16551fa70_0;
    %and;
    %or;
    %store/vec4 v0x7fd16551fc60_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fd16550ea90;
T_4 ;
    %vpi_call 2 7 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fd165520140_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fd1655201f0_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fd165520140_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fd165520140_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fd1655201f0_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7fd165520140_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7fd165520140_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7fd1655201f0_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7fd1655201f0_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fd165520140_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fd1655201f0_0, 0, 4;
    %vpi_call 2 17 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "adder4_test.v";
    "adder4.v";
    "fa.v";
