# Format:
# <pin_name> <width_in_microns> <metal_layer>

# Make CLK twice as wide (high fanout net)
clk 2.0 met5

# Keep RST standard width
rst 1.0 met5

# Left-side outputs (bits 0 to 7) â€” standard width
out_lfsr[0] 1.0 met3
out_lfsr[1] 1.0 met3
out_lfsr[2] 1.0 met3
out_lfsr[3] 1.0 met3
out_lfsr[4] 1.0 met3
out_lfsr[5] 1.0 met3
out_lfsr[6] 1.0 met3
out_lfsr[7] 1.0 met3

# Right-side outputs (bits 8 to 15) â€” standard width
out_lfsr[8] 1.0 met3
out_lfsr[9] 1.0 met3
out_lfsr[10] 1.0 met3
out_lfsr[11] 1.0 met3
out_lfsr[12] 1.0 met3
out_lfsr[13] 1.0 met3
out_lfsr[14] 1.0 met3
out_lfsr[15] 1.0 met3

