`timescale 1ns / 1ps

module id_ex (
    input  wire        clk,
    input  wire        rst,
    input  wire        flush, // Flushes if a branch is taken
    
    // ------------------------------------------------------------------------
    // Inputs from Decode Stage
    // ------------------------------------------------------------------------
    input  wire [31:0] id_pc,
    input  wire [31:0] id_rs1_data,
    input  wire [31:0] id_rs2_data,
    input  wire [31:0] id_imm,
    input  wire [4:0]  id_rs1_addr,
    input  wire [4:0]  id_rs2_addr,
    input  wire [4:0]  id_rd_addr,
    
    // Control Signals from Control Unit
    input  wire        id_alu_src,
    input  wire [3:0]  id_alu_ctrl,
    input  wire        id_branch,
    input  wire        id_mem_read,
    input  wire        id_mem_write,
    input  wire        id_mem_to_reg,
    input  wire        id_reg_write,

    // ------------------------------------------------------------------------
    // Outputs to Execute Stage
    // ------------------------------------------------------------------------
    output reg  [31:0] ex_pc,
    output reg  [31:0] ex_rs1_data,
    output reg  [31:0] ex_rs2_data,
    output reg  [31:0] ex_imm,
    output reg  [4:0]  ex_rs1_addr,
    output reg  [4:0]  ex_rs2_addr,
    output reg  [4:0]  ex_rd_addr,
    
    output reg         ex_alu_src,
    output reg  [3:0]  ex_alu_ctrl,
    output reg         ex_branch,
    output reg         ex_mem_read,
    output reg         ex_mem_write,
    output reg         ex_mem_to_reg,
    output reg         ex_reg_write
);

    always @(posedge clk) begin
        if (rst || flush) begin
            // Clear all data and control signals
            ex_pc         <= 32'b0;
            ex_rs1_data   <= 32'b0;
            ex_rs2_data   <= 32'b0;
            ex_imm        <= 32'b0;
            ex_rs1_addr   <= 5'b0;
            ex_rs2_addr   <= 5'b0;
            ex_rd_addr    <= 5'b0;
            
            ex_alu_src    <= 1'b0;
            ex_alu_ctrl   <= 4'b0;
            ex_branch     <= 1'b0;
            ex_mem_read   <= 1'b0;
            ex_mem_write  <= 1'b0;
            ex_mem_to_reg <= 1'b0;
            ex_reg_write  <= 1'b0;
        end else begin
            // Pass data down the pipeline
            ex_pc         <= id_pc;
            ex_rs1_data   <= id_rs1_data;
            ex_rs2_data   <= id_rs2_data;
            ex_imm        <= id_imm;
            ex_rs1_addr   <= id_rs1_addr;
            ex_rs2_addr   <= id_rs2_addr;
            ex_rd_addr    <= id_rd_addr;
            
            ex_alu_src    <= id_alu_src;
            ex_alu_ctrl   <= id_alu_ctrl;
            ex_branch     <= id_branch;
            ex_mem_read   <= id_mem_read;
            ex_mem_write  <= id_mem_write;
            ex_mem_to_reg <= id_mem_to_reg;
            ex_reg_write  <= id_reg_write;
        end
    end

endmodule