// Seed: 2064571233
module module_0 (
    output wand id_0,
    input supply1 id_1,
    output supply1 id_2,
    input supply0 id_3,
    input supply1 id_4
);
  logic id_6;
  ;
  always_ff id_6 = #1 -1;
  assign id_0 = -1'd0;
endmodule
module module_1 #(
    parameter id_1 = 32'd95
) (
    output wor id_0,
    input tri1 _id_1,
    input tri0 id_2,
    input supply1 id_3,
    input wand id_4,
    input tri1 id_5,
    input tri id_6,
    output uwire id_7,
    output wor id_8,
    output wire id_9,
    output tri0 id_10,
    input tri id_11,
    output wand id_12,
    input wand id_13,
    input uwire id_14
);
  wire id_16;
  ;
  wire id_17;
  ;
  wire [1 : ~  id_1] id_18;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_10,
      id_5,
      id_4
  );
  assign modCall_1.id_1 = 0;
endmodule
