###############################################################
#  Generated by:      Cadence Innovus 21.14-s109_1
#  OS:                Linux x86_64(Host ID auto.ece.pdx.edu)
#  Generated on:      Tue Apr  9 22:39:31 2024
#  Design:            fifo1_sram
#  Command:           checkDesign -powerGround -noHtml -outfile pg.rpt
###############################################################


==============================
Design Stats
==============================
Design Name: fifo1_sram  
    ------------------------------
    Cells used in the design
    ------------------------------
    AND4X1_RVT  
    AND3X1_RVT  
    AND2X1_RVT  
    AO222X1_RVT  
    DFFASX1_RVT  
    DFFARX1_RVT  
    HADDX1_RVT  
    INVX1_RVT  
    INVX0_RVT  
    NAND3X0_RVT  
    NAND2X0_RVT  
    NAND4X0_RVT  
    OA21X1_RVT  
    NOR4X1_RVT  
    OR2X1_RVT  
    XNOR2X1_RVT  
    DFFARX1_HVT  
    HADDX1_HVT  
    INVX1_HVT  
    NBUFFX4_HVT  
    D8I1025_NS  
    I1025_NS  
    Number of cells used in the design  22  
    ------------------------------
    Non-uniquified instances used in the design
    ------------------------------
    fifomem/genblk1_0__U  
    fifomem/genblk1_1__U  
    fifomem/genblk1_2__U  
    fifomem/genblk1_3__U  
    fifomem/genblk1_4__U  
    fifomem/genblk1_5__U  
    fifomem/genblk1_6__U  
    fifomem/genblk1_7__U  
    io_b_rclk  
    io_b_rinc  
    io_b_rrst_n  
    io_b_wclk  
    io_b_wclk2x  
    io_b_winc  
    io_b_wrst_n  
    io_l_rdata_0_  
    io_l_rdata_1_  
    io_l_rdata_2_  
    io_l_rdata_3_  
    io_l_rdata_4_  
    io_l_rdata_5_  
    io_l_rdata_6_  
    io_l_rdata_7_  
    io_r_wdata_in_0_  
    io_r_wdata_in_1_  
    io_r_wdata_in_2_  
    io_r_wdata_in_3_  
    io_r_wdata_in_4_  
    io_r_wdata_in_5_  
    io_r_wdata_in_6_  
    io_r_wdata_in_7_  
    io_t_rempty  
    io_t_wfull  
    Number of Non-uniquified instances in the design  33  

==============================
Power Ground Nets
==============================
VSS : Unrouted   
VDD : Unrouted   

==============================
Power/Ground Pin Connectivity
==============================
    ------------------------------
    Floating Power Ground pins
    ------------------------------
    Term  Instance  
    VDDIO  io_t_wfull  
    VSSIO  io_t_wfull  
    VDDIO  io_t_rempty  
    VSSIO  io_t_rempty  
    VDDIO  io_r_wdata_in_7_  
    VSSIO  io_r_wdata_in_7_  
    VDDIO  io_r_wdata_in_6_  
    VSSIO  io_r_wdata_in_6_  
    VDDIO  io_r_wdata_in_5_  
    VSSIO  io_r_wdata_in_5_  
    VDDIO  io_r_wdata_in_4_  
    VSSIO  io_r_wdata_in_4_  
    VDDIO  io_r_wdata_in_3_  
    VSSIO  io_r_wdata_in_3_  
    VDDIO  io_r_wdata_in_2_  
    VSSIO  io_r_wdata_in_2_  
    VDDIO  io_r_wdata_in_1_  
    VSSIO  io_r_wdata_in_1_  
    VDDIO  io_r_wdata_in_0_  
    VSSIO  io_r_wdata_in_0_  
    VDDIO  io_l_rdata_7_  
    VSSIO  io_l_rdata_7_  
    VDDIO  io_l_rdata_6_  
    VSSIO  io_l_rdata_6_  
    VDDIO  io_l_rdata_5_  
    VSSIO  io_l_rdata_5_  
    VDDIO  io_l_rdata_4_  
    VSSIO  io_l_rdata_4_  
    VDDIO  io_l_rdata_3_  
    VSSIO  io_l_rdata_3_  
    VDDIO  io_l_rdata_2_  
    VSSIO  io_l_rdata_2_  
    VDDIO  io_l_rdata_1_  
    VSSIO  io_l_rdata_1_  
    VDDIO  io_l_rdata_0_  
    VSSIO  io_l_rdata_0_  
    VDDIO  io_b_wrst_n  
    VSSIO  io_b_wrst_n  
    VDDIO  io_b_winc  
    VSSIO  io_b_winc  
    VDDIO  io_b_wclk2x  
    VSSIO  io_b_wclk2x  
    VDDIO  io_b_wclk  
    VSSIO  io_b_wclk  
    VDDIO  io_b_rrst_n  
    VSSIO  io_b_rrst_n  
    VDDIO  io_b_rinc  
    VSSIO  io_b_rinc  
    VDDIO  io_b_rclk  
    VSSIO  io_b_rclk  
    Floating Power Ground terms  50  
    Power/Ground pins connected to non Power/Ground net  0  
    Power pin connected to Ground net  0  
    Ground pin connected to Power net  0  
        1) Number of error=0 & warning=50.
