// Seed: 1472131097
module module_0;
  generate
    for (id_1 = 1 & id_1; {-1, (id_1 - -1'b0)}; id_1 = 1 - -1) begin : LABEL_0
      wire id_2;
      ;
    end
  endgenerate
endmodule
module module_1 (
    input wire id_0,
    output logic id_1
    , id_13,
    input tri0 id_2,
    input supply0 id_3,
    input tri1 id_4,
    output tri id_5,
    input supply0 id_6,
    input uwire id_7,
    input uwire id_8,
    output logic id_9,
    input uwire id_10,
    input supply1 id_11
);
  always @(-1) begin : LABEL_0
    id_1 <= 1'b0;
    id_1 <= 1 - 1;
    id_9 = -1;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
