{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1711458172624 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1711458172624 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 26 22:02:52 2024 " "Processing started: Tue Mar 26 22:02:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1711458172624 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1711458172624 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off doorlock -c doorlock " "Command: quartus_map --read_settings_files=on --write_settings_files=off doorlock -c doorlock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1711458172624 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1711458173260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/windows/system32/4_class/verilog/2024_fpga/04_doorlock_de0_edge_debouncing_multibit/rtl/debounc_multi_3.v 1 1 " "Found 1 design units, including 1 entities, in source file /windows/system32/4_class/verilog/2024_fpga/04_doorlock_de0_edge_debouncing_multibit/rtl/debounc_multi_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounc_multi_3 " "Found entity 1: debounc_multi_3" {  } { { "../rtl/debounc_multi_3.v" "" { Text "D:/Windows/System32/4_class/Verilog/2024_FPGA/04_doorlock_DE0_Edge_Debouncing_multibit/rtl/debounc_multi_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711458173308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711458173308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/windows/system32/4_class/verilog/2024_fpga/04_doorlock_de0_edge_debouncing_multibit/rtl/debounc_multi_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /windows/system32/4_class/verilog/2024_fpga/04_doorlock_de0_edge_debouncing_multibit/rtl/debounc_multi_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounc_multi_2 " "Found entity 1: debounc_multi_2" {  } { { "../rtl/debounc_multi_2.v" "" { Text "D:/Windows/System32/4_class/Verilog/2024_FPGA/04_doorlock_DE0_Edge_Debouncing_multibit/rtl/debounc_multi_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711458173310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711458173310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/windows/system32/4_class/verilog/2024_fpga/04_doorlock_de0_edge_debouncing_multibit/rtl/debounc_multi_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /windows/system32/4_class/verilog/2024_fpga/04_doorlock_de0_edge_debouncing_multibit/rtl/debounc_multi_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounc_multi_1 " "Found entity 1: debounc_multi_1" {  } { { "../rtl/debounc_multi_1.v" "" { Text "D:/Windows/System32/4_class/Verilog/2024_FPGA/04_doorlock_DE0_Edge_Debouncing_multibit/rtl/debounc_multi_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711458173312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711458173312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/windows/system32/4_class/verilog/2024_fpga/04_doorlock_de0_edge_debouncing_multibit/rtl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /windows/system32/4_class/verilog/2024_fpga/04_doorlock_de0_edge_debouncing_multibit/rtl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../rtl/top.v" "" { Text "D:/Windows/System32/4_class/Verilog/2024_FPGA/04_doorlock_DE0_Edge_Debouncing_multibit/rtl/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711458173314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711458173314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/windows/system32/4_class/verilog/2024_fpga/04_doorlock_de0_edge_debouncing_multibit/rtl/edge_det_p.v 1 1 " "Found 1 design units, including 1 entities, in source file /windows/system32/4_class/verilog/2024_fpga/04_doorlock_de0_edge_debouncing_multibit/rtl/edge_det_p.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_det_p " "Found entity 1: edge_det_p" {  } { { "../rtl/edge_det_p.v" "" { Text "D:/Windows/System32/4_class/Verilog/2024_FPGA/04_doorlock_DE0_Edge_Debouncing_multibit/rtl/edge_det_p.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711458173316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711458173316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/windows/system32/4_class/verilog/2024_fpga/04_doorlock_de0_edge_debouncing_multibit/rtl/bd_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /windows/system32/4_class/verilog/2024_fpga/04_doorlock_de0_edge_debouncing_multibit/rtl/bd_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 bd_if " "Found entity 1: bd_if" {  } { { "../rtl/bd_if.v" "" { Text "D:/Windows/System32/4_class/Verilog/2024_FPGA/04_doorlock_DE0_Edge_Debouncing_multibit/rtl/bd_if.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711458173318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711458173318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/windows/system32/4_class/verilog/2024_fpga/04_doorlock_de0_edge_debouncing_multibit/rtl/fnd.v 1 1 " "Found 1 design units, including 1 entities, in source file /windows/system32/4_class/verilog/2024_fpga/04_doorlock_de0_edge_debouncing_multibit/rtl/fnd.v" { { "Info" "ISGN_ENTITY_NAME" "1 fnd " "Found entity 1: fnd" {  } { { "../rtl/fnd.v" "" { Text "D:/Windows/System32/4_class/Verilog/2024_FPGA/04_doorlock_DE0_Edge_Debouncing_multibit/rtl/fnd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711458173319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711458173319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/windows/system32/4_class/verilog/2024_fpga/04_doorlock_de0_edge_debouncing_multibit/rtl/doorlock.v 1 1 " "Found 1 design units, including 1 entities, in source file /windows/system32/4_class/verilog/2024_fpga/04_doorlock_de0_edge_debouncing_multibit/rtl/doorlock.v" { { "Info" "ISGN_ENTITY_NAME" "1 doorlock " "Found entity 1: doorlock" {  } { { "../rtl/doorlock.v" "" { Text "D:/Windows/System32/4_class/Verilog/2024_FPGA/04_doorlock_DE0_Edge_Debouncing_multibit/rtl/doorlock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711458173321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711458173321 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1711458173801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bd_if bd_if:u_bd_if " "Elaborating entity \"bd_if\" for hierarchy \"bd_if:u_bd_if\"" {  } { { "../rtl/top.v" "u_bd_if" { Text "D:/Windows/System32/4_class/Verilog/2024_FPGA/04_doorlock_DE0_Edge_Debouncing_multibit/rtl/top.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711458173807 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bd_if.v(87) " "Verilog HDL Case Statement information at bd_if.v(87): all case item expressions in this case statement are onehot" {  } { { "../rtl/bd_if.v" "" { Text "D:/Windows/System32/4_class/Verilog/2024_FPGA/04_doorlock_DE0_Edge_Debouncing_multibit/rtl/bd_if.v" 87 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1711458173809 "|top|bd_if:u_bd_if"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounc_multi_1 bd_if:u_bd_if\|debounc_multi_1:u_bt0_debounc " "Elaborating entity \"debounc_multi_1\" for hierarchy \"bd_if:u_bd_if\|debounc_multi_1:u_bt0_debounc\"" {  } { { "../rtl/bd_if.v" "u_bt0_debounc" { Text "D:/Windows/System32/4_class/Verilog/2024_FPGA/04_doorlock_DE0_Edge_Debouncing_multibit/rtl/bd_if.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711458173814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounc_multi_2 bd_if:u_bd_if\|debounc_multi_2:u_bt1_debounc " "Elaborating entity \"debounc_multi_2\" for hierarchy \"bd_if:u_bd_if\|debounc_multi_2:u_bt1_debounc\"" {  } { { "../rtl/bd_if.v" "u_bt1_debounc" { Text "D:/Windows/System32/4_class/Verilog/2024_FPGA/04_doorlock_DE0_Edge_Debouncing_multibit/rtl/bd_if.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711458173820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounc_multi_3 bd_if:u_bd_if\|debounc_multi_3:u_bt2_debounc " "Elaborating entity \"debounc_multi_3\" for hierarchy \"bd_if:u_bd_if\|debounc_multi_3:u_bt2_debounc\"" {  } { { "../rtl/bd_if.v" "u_bt2_debounc" { Text "D:/Windows/System32/4_class/Verilog/2024_FPGA/04_doorlock_DE0_Edge_Debouncing_multibit/rtl/bd_if.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711458173827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_det_p bd_if:u_bd_if\|edge_det_p:u_edge_det_p_bt " "Elaborating entity \"edge_det_p\" for hierarchy \"bd_if:u_bd_if\|edge_det_p:u_edge_det_p_bt\"" {  } { { "../rtl/bd_if.v" "u_edge_det_p_bt" { Text "D:/Windows/System32/4_class/Verilog/2024_FPGA/04_doorlock_DE0_Edge_Debouncing_multibit/rtl/bd_if.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711458173833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_det_p bd_if:u_bd_if\|edge_det_p:u_edge_det_p_star " "Elaborating entity \"edge_det_p\" for hierarchy \"bd_if:u_bd_if\|edge_det_p:u_edge_det_p_star\"" {  } { { "../rtl/bd_if.v" "u_edge_det_p_star" { Text "D:/Windows/System32/4_class/Verilog/2024_FPGA/04_doorlock_DE0_Edge_Debouncing_multibit/rtl/bd_if.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711458173837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fnd bd_if:u_bd_if\|fnd:u_fnd " "Elaborating entity \"fnd\" for hierarchy \"bd_if:u_bd_if\|fnd:u_fnd\"" {  } { { "../rtl/bd_if.v" "u_fnd" { Text "D:/Windows/System32/4_class/Verilog/2024_FPGA/04_doorlock_DE0_Edge_Debouncing_multibit/rtl/bd_if.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711458173841 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "h fnd.v(11) " "Verilog HDL or VHDL warning at fnd.v(11): object \"h\" assigned a value but never read" {  } { { "../rtl/fnd.v" "" { Text "D:/Windows/System32/4_class/Verilog/2024_FPGA/04_doorlock_DE0_Edge_Debouncing_multibit/rtl/fnd.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1711458173841 "|top|bd_if:u_bd_if|fnd:u_fnd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "doorlock doorlock:u_doorlock " "Elaborating entity \"doorlock\" for hierarchy \"doorlock:u_doorlock\"" {  } { { "../rtl/top.v" "u_doorlock" { Text "D:/Windows/System32/4_class/Verilog/2024_FPGA/04_doorlock_DE0_Edge_Debouncing_multibit/rtl/top.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711458173846 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1711458174404 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1711458174542 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1711458174749 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711458174749 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "291 " "Implemented 291 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1711458174793 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1711458174793 ""} { "Info" "ICUT_CUT_TM_LCELLS" "270 " "Implemented 270 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1711458174793 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1711458174793 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4673 " "Peak virtual memory: 4673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1711458174824 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 26 22:02:54 2024 " "Processing ended: Tue Mar 26 22:02:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1711458174824 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1711458174824 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1711458174824 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1711458174824 ""}
