# Copyright 2022 ETH Zurich and University of Bologna.
# Solderpad Hardware License, Version 0.51, see LICENSE for details.
# SPDX-License-Identifier: SHL-0.51

package:
  name: cheshire
  authors:
    - "Nicole Narr <narrn@student.ethz.ch>"
    - "Christopher Reinwardt <creinwar@student.ethz.ch>"

dependencies:
  axi:                      { git: "https://github.com/pulp-platform/axi.git",                   version: =0.39.0-beta.2 }
  axi_llc:                  { git: "https://github.com/pulp-platform/axi_llc.git",               version: =0.2.0  }
  axi_riscv_atomics:        { git: "https://github.com/pulp-platform/axi_riscv_atomics.git",     version: =0.6.0  }
  apb:                      { git: "https://github.com/pulp-platform/apb.git",                   version: =0.2.2  }
  apb_uart:                 { git: "https://github.com/pulp-platform/apb_uart.git",              version: =0.2.0  }
  clint:                    { git: "https://github.com/pulp-platform/clint.git",                 version: =0.1.0  }
  common_cells:             { git: "https://github.com/pulp-platform/common_cells",              version: =1.28.0 }
  iDMA:                     { git: "https://github.com/pulp-platform/iDMA.git",                  version: =0.3.1  }
  register_interface:       { git: "https://github.com/pulp-platform/register_interface.git",    version: =0.3.8  }
  riscv-dbg:                { git: "https://github.com/pulp-platform/riscv-dbg.git",             version: =0.7.0  }
  tech_cells_generic:       { git: "https://github.com/pulp-platform/tech_cells_generic.git",    version: =0.2.11 }
  serial_link:              { git: "https://github.com/pulp-platform/serial_link.git",           version: =1.0.0  }
  axi_vga:                  { git: "https://github.com/pulp-platform/axi_vga.git",               version: =0.1.1  }
  opentitan_peripherals:    { git: "https://github.com/pulp-platform/opentitan_peripherals.git", version: =0.2.1  }
  ariane:                   { git: "https://github.com/pulp-platform/cva6",                      rev: missing-vsim-include  }

sources:
  - hw/bootrom/cheshire_bootrom.sv
  - hw/regs/cheshire_reg_pkg.sv
  - hw/regs/cheshire_reg_top.sv
  - hw/cheshire_pkg.sv
  - hw/cheshire_soc.sv

  - target: any(simulation, test)
    files:
      - target/sim/models/s25fs512s.sv
      - target/sim/models/24FC1025.v
      - target/sim/models/uart_tb_rx.sv
      - target/sim/src/fixture_cheshire_soc.sv
      - target/sim/src/tb_cheshire_soc.sv

  - target: all(fpga, xilinx)
    files:
      - target/xilinx/src/fan_ctrl.sv
      - target/xilinx/src/cheshire_top_xilinx.sv
