# compile verilog/system verilog design source files
verilog xil_defaultlib  "bram_test_fpga_func_synth.v"
verilog xil_defaultlib  "../../../../Controller_Unit.srcs/sim_1/new/bram_test_fpga.v"

# Do not sort compile order
nosort
