vhdl xil_defaultlib  \
"../../../bd/design_TEST_CDMA/ip/design_TEST_CDMA_rst_ps7_0_100M_0/sim/design_TEST_CDMA_rst_ps7_0_100M_0.vhd" \
"../../../bd/design_TEST_CDMA/ip/design_TEST_CDMA_axi_dma_0_0/sim/design_TEST_CDMA_axi_dma_0_0.vhd" \
"../../../bd/design_TEST_CDMA/sim/design_TEST_CDMA.vhd" \
"../../../bd/design_TEST_CDMA/ip/design_TEST_CDMA_axis_to_bram_PCV_0_0/sim/design_TEST_CDMA_axis_to_bram_PCV_0_0.vhd" \
"../../../bd/design_TEST_CDMA/ip/design_TEST_CDMA_axi_smc_0/bd_0/ip/ip_1/sim/bd_b9dd_psr_aclk_0.vhd" \
"../../../bd/design_TEST_CDMA/ip/design_TEST_CDMA_axi_smc_0/sim/design_TEST_CDMA_axi_smc_0.vhd" \
"../../../bd/design_TEST_CDMA/ip/design_TEST_CDMA_axi_gpio_0_0/sim/design_TEST_CDMA_axi_gpio_0_0.vhd" \

nosort
