
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.567343                       # Number of seconds simulated
sim_ticks                                567343170000                       # Number of ticks simulated
final_tick                               567343170000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1377504                       # Simulator instruction rate (inst/s)
host_op_rate                                  1377504                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1960338494                       # Simulator tick rate (ticks/s)
host_mem_usage                                 220796                       # Number of bytes of host memory used
host_seconds                                   289.41                       # Real time elapsed on the host
sim_insts                                   398664609                       # Number of instructions simulated
sim_ops                                     398664609                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst            205120                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data            254400                       # Number of bytes read from this memory
system.physmem.bytes_read::total               459520                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst       205120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total          205120                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst               3205                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               3975                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  7180                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst               361545                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data               448406                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                  809951                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          361545                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             361545                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              361545                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data              448406                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                 809951                       # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     94754490                       # DTB read hits
system.cpu.dtb.read_misses                         21                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                 94754511                       # DTB read accesses
system.cpu.dtb.write_hits                    73520730                       # DTB write hits
system.cpu.dtb.write_misses                        35                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                73520765                       # DTB write accesses
system.cpu.dtb.data_hits                    168275220                       # DTB hits
system.cpu.dtb.data_misses                         56                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                168275276                       # DTB accesses
system.cpu.itb.fetch_hits                   398664666                       # ITB hits
system.cpu.itb.fetch_misses                       173                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses               398664839                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                  215                       # Number of system calls
system.cpu.numCycles                       1134686340                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   398664609                       # Number of instructions committed
system.cpu.committedOps                     398664609                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             316365921                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses              155295119                       # Number of float alu accesses
system.cpu.num_func_calls                    16015498                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     25997790                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    316365921                       # number of integer instructions
system.cpu.num_fp_insts                     155295119                       # number of float instructions
system.cpu.num_int_register_reads           372938779                       # number of times the integer registers were read
system.cpu.num_int_register_writes          159335870                       # number of times the integer registers were written
system.cpu.num_fp_register_reads            151776196                       # number of times the floating registers were read
system.cpu.num_fp_register_writes           100196481                       # number of times the floating registers were written
system.cpu.num_mem_refs                     168275276                       # number of memory refs
system.cpu.num_load_insts                    94754511                       # Number of load instructions
system.cpu.num_store_insts                   73520765                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 1134686340                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                   1769                       # number of replacements
system.cpu.icache.tagsinuse               1795.131074                       # Cycle average of tags in use
system.cpu.icache.total_refs                398660993                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                   3673                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               108538.250204                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst    1795.131074                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.876529                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.876529                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst    398660993                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       398660993                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     398660993                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        398660993                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    398660993                       # number of overall hits
system.cpu.icache.overall_hits::total       398660993                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         3673                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3673                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         3673                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3673                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         3673                       # number of overall misses
system.cpu.icache.overall_misses::total          3673                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    186032000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    186032000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    186032000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    186032000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    186032000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    186032000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    398664666                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    398664666                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    398664666                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    398664666                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    398664666                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    398664666                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 50648.516199                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50648.516199                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 50648.516199                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50648.516199                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 50648.516199                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50648.516199                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         3673                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3673                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         3673                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3673                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         3673                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3673                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    175013000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    175013000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    175013000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    175013000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    175013000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    175013000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 47648.516199                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47648.516199                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 47648.516199                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47648.516199                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 47648.516199                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47648.516199                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                    764                       # number of replacements
system.cpu.dcache.tagsinuse               3288.912598                       # Cycle average of tags in use
system.cpu.dcache.total_refs                168271068                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   4152                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               40527.713873                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data    3288.912598                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.802957                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.802957                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     94753540                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        94753540                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     73517528                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       73517528                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     168271068                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        168271068                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    168271068                       # number of overall hits
system.cpu.dcache.overall_hits::total       168271068                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          950                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           950                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         3202                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3202                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         4152                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4152                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         4152                       # number of overall misses
system.cpu.dcache.overall_misses::total          4152                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     48286000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     48286000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    176792000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    176792000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    225078000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    225078000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    225078000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    225078000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     94754490                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     94754490                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     73520730                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     73520730                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    168275220                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    168275220                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    168275220                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    168275220                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000010                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000044                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000044                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000025                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000025                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000025                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000025                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 50827.368421                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50827.368421                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 55212.991880                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55212.991880                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 54209.537572                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54209.537572                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 54209.537572                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54209.537572                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks          649                       # number of writebacks
system.cpu.dcache.writebacks::total               649                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          950                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          950                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3202                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3202                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         4152                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4152                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         4152                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4152                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     45436000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     45436000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    167186000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    167186000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    212622000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    212622000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    212622000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    212622000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000025                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000025                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 47827.368421                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47827.368421                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 52212.991880                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52212.991880                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 51209.537572                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51209.537572                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 51209.537572                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51209.537572                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.l2cache.replacements                    13                       # number of replacements
system.cpu.l2cache.tagsinuse              3768.712262                       # Cycle average of tags in use
system.cpu.l2cache.total_refs                     656                       # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs                  4572                       # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs                  0.143482                       # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::writebacks   371.536808                       # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.inst   2770.454482                       # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.data    626.720973                       # Average occupied blocks per requestor
system.cpu.l2cache.occ_percent::writebacks     0.011338                       # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.inst     0.084548                       # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.data     0.019126                       # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::total        0.115012                       # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst          468                       # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data          117                       # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total            585                       # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks          649                       # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total          649                       # number of Writeback hits
system.cpu.l2cache.ReadExReq_hits::cpu.data           60                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total           60                       # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.inst          468                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data          177                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total             645                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst          468                       # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data          177                       # number of overall hits
system.cpu.l2cache.overall_hits::total            645                       # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst         3205                       # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data          833                       # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total         4038                       # number of ReadReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data         3142                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total         3142                       # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst         3205                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data         3975                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total          7180                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst         3205                       # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data         3975                       # number of overall misses
system.cpu.l2cache.overall_misses::total         7180                       # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst    166660000                       # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data     43316000                       # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total    209976000                       # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data    163384000                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total    163384000                       # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst    166660000                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data    206700000                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total    373360000                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst    166660000                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data    206700000                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total    373360000                       # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst         3673                       # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data          950                       # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total         4623                       # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks          649                       # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total          649                       # number of Writeback accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data         3202                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total         3202                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst         3673                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data         4152                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total         7825                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst         3673                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data         4152                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total         7825                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst     0.872584                       # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data     0.876842                       # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total     0.873459                       # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.981262                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.981262                       # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst     0.872584                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data     0.957370                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.917572                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst     0.872584                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data     0.957370                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.917572                       # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst        52000                       # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data        52000                       # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total        52000                       # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data        52000                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total        52000                       # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst        52000                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data        52000                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total        52000                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst        52000                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data        52000                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total        52000                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes                      0                       # number of fast writes performed
system.cpu.l2cache.cache_copies                     0                       # number of cache copies performed
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst         3205                       # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data          833                       # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total         4038                       # number of ReadReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data         3142                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total         3142                       # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst         3205                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data         3975                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total         7180                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst         3205                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data         3975                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total         7180                       # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst    128200000                       # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data     33320000                       # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total    161520000                       # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data    125680000                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total    125680000                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    128200000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data    159000000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total    287200000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    128200000                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data    159000000                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total    287200000                       # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst     0.872584                       # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data     0.876842                       # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total     0.873459                       # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.981262                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.981262                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.872584                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.957370                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.917572                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.872584                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.957370                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.917572                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst        40000                       # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data        40000                       # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total        40000                       # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data        40000                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total        40000                       # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst        40000                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data        40000                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total        40000                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst        40000                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data        40000                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total        40000                       # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
