<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ixgbe_dcb_82598.c source code [dpdk_18.05/drivers/net/ixgbe/base/ixgbe_dcb_82598.c] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'dpdk_18.05/drivers/net/ixgbe/base/ixgbe_dcb_82598.c'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>dpdk_18.05</a>/<a href='../../..'>drivers</a>/<a href='../..'>net</a>/<a href='..'>ixgbe</a>/<a href='./'>base</a>/<a href='ixgbe_dcb_82598.c.html'>ixgbe_dcb_82598.c</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*******************************************************************************</i></td></tr>
<tr><th id="2">2</th><td><i></i></td></tr>
<tr><th id="3">3</th><td><i>Copyright (c) 2001-2015, Intel Corporation</i></td></tr>
<tr><th id="4">4</th><td><i>All rights reserved.</i></td></tr>
<tr><th id="5">5</th><td><i></i></td></tr>
<tr><th id="6">6</th><td><i>Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="7">7</th><td><i>modification, are permitted provided that the following conditions are met:</i></td></tr>
<tr><th id="8">8</th><td><i></i></td></tr>
<tr><th id="9">9</th><td><i> 1. Redistributions of source code must retain the above copyright notice,</i></td></tr>
<tr><th id="10">10</th><td><i>    this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="11">11</th><td><i></i></td></tr>
<tr><th id="12">12</th><td><i> 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i>    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="14">14</th><td><i>    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="15">15</th><td><i></i></td></tr>
<tr><th id="16">16</th><td><i> 3. Neither the name of the Intel Corporation nor the names of its</i></td></tr>
<tr><th id="17">17</th><td><i>    contributors may be used to endorse or promote products derived from</i></td></tr>
<tr><th id="18">18</th><td><i>    this software without specific prior written permission.</i></td></tr>
<tr><th id="19">19</th><td><i></i></td></tr>
<tr><th id="20">20</th><td><i>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"</i></td></tr>
<tr><th id="21">21</th><td><i>AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="22">22</th><td><i>IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="23">23</th><td><i>ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE</i></td></tr>
<tr><th id="24">24</th><td><i>LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="25">25</th><td><i>CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="26">26</th><td><i>SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="27">27</th><td><i>INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="28">28</th><td><i>CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="29">29</th><td><i>ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="30">30</th><td><i>POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="31">31</th><td><i></i></td></tr>
<tr><th id="32">32</th><td><i>***************************************************************************/</i></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="ixgbe_type.h.html">"ixgbe_type.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="ixgbe_dcb.h.html">"ixgbe_dcb.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="ixgbe_dcb_82598.h.html">"ixgbe_dcb_82598.h"</a></u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><i class="doc">/**</i></td></tr>
<tr><th id="40">40</th><td><i class="doc"> * ixgbe_dcb_get_tc_stats_82598 - Return status data for each traffic class</i></td></tr>
<tr><th id="41">41</th><td><i class="doc"> *<span class="command"> @hw</span>: pointer to hardware structure</i></td></tr>
<tr><th id="42">42</th><td><i class="doc"> *<span class="command"> @stats</span>: pointer to statistics structure</i></td></tr>
<tr><th id="43">43</th><td><i class="doc"> *<span class="command"> @tc</span><span class="arg">_count:</span>  Number of elements in bwg_array.</i></td></tr>
<tr><th id="44">44</th><td><i class="doc"> *</i></td></tr>
<tr><th id="45">45</th><td><i class="doc"> * This function returns the status data for each of the Traffic Classes in use.</i></td></tr>
<tr><th id="46">46</th><td><i class="doc"> */</i></td></tr>
<tr><th id="47">47</th><td><a class="typedef" href="ixgbe_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl def fn" id="ixgbe_dcb_get_tc_stats_82598" title='ixgbe_dcb_get_tc_stats_82598' data-ref="ixgbe_dcb_get_tc_stats_82598">ixgbe_dcb_get_tc_stats_82598</dfn>(<b>struct</b> <a class="type" href="ixgbe_type.h.html#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *<dfn class="local col1 decl" id="1hw" title='hw' data-type='struct ixgbe_hw *' data-ref="1hw">hw</dfn>,</td></tr>
<tr><th id="48">48</th><td>				 <b>struct</b> <a class="type" href="ixgbe_type.h.html#ixgbe_hw_stats" title='ixgbe_hw_stats' data-ref="ixgbe_hw_stats">ixgbe_hw_stats</a> *<dfn class="local col2 decl" id="2stats" title='stats' data-type='struct ixgbe_hw_stats *' data-ref="2stats">stats</dfn>,</td></tr>
<tr><th id="49">49</th><td>				 <a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="local col3 decl" id="3tc_count" title='tc_count' data-type='u8' data-ref="3tc_count">tc_count</dfn>)</td></tr>
<tr><th id="50">50</th><td>{</td></tr>
<tr><th id="51">51</th><td>	<em>int</em> <dfn class="local col4 decl" id="4tc" title='tc' data-type='int' data-ref="4tc">tc</dfn>;</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td>	<a class="macro" href="ixgbe_osdep.h.html#58" title="rte_log(8U, ixgbe_logtype_driver, &quot;%s(): &quot; &quot;dcb_get_tc_stats&quot; &quot;\n&quot;, __func__);" data-ref="_M/DEBUGFUNC">DEBUGFUNC</a>(<q>"dcb_get_tc_stats"</q>);</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td>	<b>if</b> (<a class="local col3 ref" href="#3tc_count" title='tc_count' data-ref="3tc_count">tc_count</a> &gt; <a class="macro" href="ixgbe_type.h.html#708" title="8" data-ref="_M/IXGBE_DCB_MAX_TRAFFIC_CLASS">IXGBE_DCB_MAX_TRAFFIC_CLASS</a>)</td></tr>
<tr><th id="56">56</th><td>		<b>return</b> <a class="macro" href="ixgbe_type.h.html#4236" title="-5" data-ref="_M/IXGBE_ERR_PARAM">IXGBE_ERR_PARAM</a>;</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td>	<i>/* Statistics pertaining to each traffic class */</i></td></tr>
<tr><th id="59">59</th><td>	<b>for</b> (<a class="local col4 ref" href="#4tc" title='tc' data-ref="4tc">tc</a> = <var>0</var>; <a class="local col4 ref" href="#4tc" title='tc' data-ref="4tc">tc</a> &lt; <a class="local col3 ref" href="#3tc_count" title='tc_count' data-ref="3tc_count">tc_count</a>; <a class="local col4 ref" href="#4tc" title='tc' data-ref="4tc">tc</a>++) {</td></tr>
<tr><th id="60">60</th><td>		<i>/* Transmitted Packets */</i></td></tr>
<tr><th id="61">61</th><td>		<a class="local col2 ref" href="#2stats" title='stats' data-ref="2stats">stats</a>-&gt;<a class="ref field" href="ixgbe_type.h.html#ixgbe_hw_stats::qptc" title='ixgbe_hw_stats::qptc' data-ref="ixgbe_hw_stats::qptc">qptc</a>[<a class="local col4 ref" href="#4tc" title='tc' data-ref="4tc">tc</a>] += <a class="macro" href="ixgbe_osdep.h.html#152" title="ixgbe_read_addr(((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + (((0x06030 + ((tc) * 0x40)))))))" data-ref="_M/IXGBE_READ_REG">IXGBE_READ_REG</a>(<a class="local col1 ref" href="#1hw" title='hw' data-ref="1hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#1040" title="(0x06030 + ((tc) * 0x40))" data-ref="_M/IXGBE_QPTC">IXGBE_QPTC</a>(<a class="local col4 ref" href="#4tc" title='tc' data-ref="4tc">tc</a>));</td></tr>
<tr><th id="62">62</th><td>		<i>/* Transmitted Bytes */</i></td></tr>
<tr><th id="63">63</th><td>		<a class="local col2 ref" href="#2stats" title='stats' data-ref="2stats">stats</a>-&gt;<a class="ref field" href="ixgbe_type.h.html#ixgbe_hw_stats::qbtc" title='ixgbe_hw_stats::qbtc' data-ref="ixgbe_hw_stats::qbtc">qbtc</a>[<a class="local col4 ref" href="#4tc" title='tc' data-ref="4tc">tc</a>] += <a class="macro" href="ixgbe_osdep.h.html#152" title="ixgbe_read_addr(((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + (((0x06034 + ((tc) * 0x40)))))))" data-ref="_M/IXGBE_READ_REG">IXGBE_READ_REG</a>(<a class="local col1 ref" href="#1hw" title='hw' data-ref="1hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#1042" title="(0x06034 + ((tc) * 0x40))" data-ref="_M/IXGBE_QBTC">IXGBE_QBTC</a>(<a class="local col4 ref" href="#4tc" title='tc' data-ref="4tc">tc</a>));</td></tr>
<tr><th id="64">64</th><td>		<i>/* Received Packets */</i></td></tr>
<tr><th id="65">65</th><td>		<a class="local col2 ref" href="#2stats" title='stats' data-ref="2stats">stats</a>-&gt;<a class="ref field" href="ixgbe_type.h.html#ixgbe_hw_stats::qprc" title='ixgbe_hw_stats::qprc' data-ref="ixgbe_hw_stats::qprc">qprc</a>[<a class="local col4 ref" href="#4tc" title='tc' data-ref="4tc">tc</a>] += <a class="macro" href="ixgbe_osdep.h.html#152" title="ixgbe_read_addr(((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + (((0x01030 + ((tc) * 0x40)))))))" data-ref="_M/IXGBE_READ_REG">IXGBE_READ_REG</a>(<a class="local col1 ref" href="#1hw" title='hw' data-ref="1hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#1039" title="(0x01030 + ((tc) * 0x40))" data-ref="_M/IXGBE_QPRC">IXGBE_QPRC</a>(<a class="local col4 ref" href="#4tc" title='tc' data-ref="4tc">tc</a>));</td></tr>
<tr><th id="66">66</th><td>		<i>/* Received Bytes */</i></td></tr>
<tr><th id="67">67</th><td>		<a class="local col2 ref" href="#2stats" title='stats' data-ref="2stats">stats</a>-&gt;<a class="ref field" href="ixgbe_type.h.html#ixgbe_hw_stats::qbrc" title='ixgbe_hw_stats::qbrc' data-ref="ixgbe_hw_stats::qbrc">qbrc</a>[<a class="local col4 ref" href="#4tc" title='tc' data-ref="4tc">tc</a>] += <a class="macro" href="ixgbe_osdep.h.html#152" title="ixgbe_read_addr(((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + (((0x01034 + ((tc) * 0x40)))))))" data-ref="_M/IXGBE_READ_REG">IXGBE_READ_REG</a>(<a class="local col1 ref" href="#1hw" title='hw' data-ref="1hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#1041" title="(0x01034 + ((tc) * 0x40))" data-ref="_M/IXGBE_QBRC">IXGBE_QBRC</a>(<a class="local col4 ref" href="#4tc" title='tc' data-ref="4tc">tc</a>));</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><u>#<span data-ppcond="69">if</span> 0</u></td></tr>
<tr><th id="70">70</th><td>		<i>/* Can we get rid of these??  Consequently, getting rid</i></td></tr>
<tr><th id="71">71</th><td><i>		 * of the tc_stats structure.</i></td></tr>
<tr><th id="72">72</th><td><i>		 */</i></td></tr>
<tr><th id="73">73</th><td>		tc_stats_array[up]-&gt;in_overflow_discards = <var>0</var>;</td></tr>
<tr><th id="74">74</th><td>		tc_stats_array[up]-&gt;out_overflow_discards = <var>0</var>;</td></tr>
<tr><th id="75">75</th><td><u>#<span data-ppcond="69">endif</span></u></td></tr>
<tr><th id="76">76</th><td>	}</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td>	<b>return</b> <a class="macro" href="ixgbe_type.h.html#4231" title="0" data-ref="_M/IXGBE_SUCCESS">IXGBE_SUCCESS</a>;</td></tr>
<tr><th id="79">79</th><td>}</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><i class="doc">/**</i></td></tr>
<tr><th id="82">82</th><td><i class="doc"> * ixgbe_dcb_get_pfc_stats_82598 - Returns CBFC status data</i></td></tr>
<tr><th id="83">83</th><td><i class="doc"> *<span class="command"> @hw</span>: pointer to hardware structure</i></td></tr>
<tr><th id="84">84</th><td><i class="doc"> *<span class="command"> @stats</span>: pointer to statistics structure</i></td></tr>
<tr><th id="85">85</th><td><i class="doc"> *<span class="command"> @tc</span><span class="arg">_count:</span>  Number of elements in bwg_array.</i></td></tr>
<tr><th id="86">86</th><td><i class="doc"> *</i></td></tr>
<tr><th id="87">87</th><td><i class="doc"> * This function returns the CBFC status data for each of the Traffic Classes.</i></td></tr>
<tr><th id="88">88</th><td><i class="doc"> */</i></td></tr>
<tr><th id="89">89</th><td><a class="typedef" href="ixgbe_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl def fn" id="ixgbe_dcb_get_pfc_stats_82598" title='ixgbe_dcb_get_pfc_stats_82598' data-ref="ixgbe_dcb_get_pfc_stats_82598">ixgbe_dcb_get_pfc_stats_82598</dfn>(<b>struct</b> <a class="type" href="ixgbe_type.h.html#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *<dfn class="local col5 decl" id="5hw" title='hw' data-type='struct ixgbe_hw *' data-ref="5hw">hw</dfn>,</td></tr>
<tr><th id="90">90</th><td>				  <b>struct</b> <a class="type" href="ixgbe_type.h.html#ixgbe_hw_stats" title='ixgbe_hw_stats' data-ref="ixgbe_hw_stats">ixgbe_hw_stats</a> *<dfn class="local col6 decl" id="6stats" title='stats' data-type='struct ixgbe_hw_stats *' data-ref="6stats">stats</dfn>,</td></tr>
<tr><th id="91">91</th><td>				  <a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="local col7 decl" id="7tc_count" title='tc_count' data-type='u8' data-ref="7tc_count">tc_count</dfn>)</td></tr>
<tr><th id="92">92</th><td>{</td></tr>
<tr><th id="93">93</th><td>	<em>int</em> <dfn class="local col8 decl" id="8tc" title='tc' data-type='int' data-ref="8tc">tc</dfn>;</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td>	<a class="macro" href="ixgbe_osdep.h.html#58" title="rte_log(8U, ixgbe_logtype_driver, &quot;%s(): &quot; &quot;dcb_get_pfc_stats&quot; &quot;\n&quot;, __func__);" data-ref="_M/DEBUGFUNC">DEBUGFUNC</a>(<q>"dcb_get_pfc_stats"</q>);</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>	<b>if</b> (<a class="local col7 ref" href="#7tc_count" title='tc_count' data-ref="7tc_count">tc_count</a> &gt; <a class="macro" href="ixgbe_type.h.html#708" title="8" data-ref="_M/IXGBE_DCB_MAX_TRAFFIC_CLASS">IXGBE_DCB_MAX_TRAFFIC_CLASS</a>)</td></tr>
<tr><th id="98">98</th><td>		<b>return</b> <a class="macro" href="ixgbe_type.h.html#4236" title="-5" data-ref="_M/IXGBE_ERR_PARAM">IXGBE_ERR_PARAM</a>;</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td>	<b>for</b> (<a class="local col8 ref" href="#8tc" title='tc' data-ref="8tc">tc</a> = <var>0</var>; <a class="local col8 ref" href="#8tc" title='tc' data-ref="8tc">tc</a> &lt; <a class="local col7 ref" href="#7tc_count" title='tc_count' data-ref="7tc_count">tc_count</a>; <a class="local col8 ref" href="#8tc" title='tc' data-ref="8tc">tc</a>++) {</td></tr>
<tr><th id="101">101</th><td>		<i>/* Priority XOFF Transmitted */</i></td></tr>
<tr><th id="102">102</th><td>		<a class="local col6 ref" href="#6stats" title='stats' data-ref="6stats">stats</a>-&gt;<a class="ref field" href="ixgbe_type.h.html#ixgbe_hw_stats::pxofftxc" title='ixgbe_hw_stats::pxofftxc' data-ref="ixgbe_hw_stats::pxofftxc">pxofftxc</a>[<a class="local col8 ref" href="#8tc" title='tc' data-ref="8tc">tc</a>] += <a class="macro" href="ixgbe_osdep.h.html#152" title="ixgbe_read_addr(((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + (((0x03F20 + ((tc) * 4)))))))" data-ref="_M/IXGBE_READ_REG">IXGBE_READ_REG</a>(<a class="local col5 ref" href="#5hw" title='hw' data-ref="5hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#995" title="(0x03F20 + ((tc) * 4))" data-ref="_M/IXGBE_PXOFFTXC">IXGBE_PXOFFTXC</a>(<a class="local col8 ref" href="#8tc" title='tc' data-ref="8tc">tc</a>));</td></tr>
<tr><th id="103">103</th><td>		<i>/* Priority XOFF Received */</i></td></tr>
<tr><th id="104">104</th><td>		<a class="local col6 ref" href="#6stats" title='stats' data-ref="6stats">stats</a>-&gt;<a class="ref field" href="ixgbe_type.h.html#ixgbe_hw_stats::pxoffrxc" title='ixgbe_hw_stats::pxoffrxc' data-ref="ixgbe_hw_stats::pxoffrxc">pxoffrxc</a>[<a class="local col8 ref" href="#8tc" title='tc' data-ref="8tc">tc</a>] += <a class="macro" href="ixgbe_osdep.h.html#152" title="ixgbe_read_addr(((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + (((0x0CF20 + ((tc) * 4)))))))" data-ref="_M/IXGBE_READ_REG">IXGBE_READ_REG</a>(<a class="local col5 ref" href="#5hw" title='hw' data-ref="5hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#996" title="(0x0CF20 + ((tc) * 4))" data-ref="_M/IXGBE_PXOFFRXC">IXGBE_PXOFFRXC</a>(<a class="local col8 ref" href="#8tc" title='tc' data-ref="8tc">tc</a>));</td></tr>
<tr><th id="105">105</th><td>	}</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td>	<b>return</b> <a class="macro" href="ixgbe_type.h.html#4231" title="0" data-ref="_M/IXGBE_SUCCESS">IXGBE_SUCCESS</a>;</td></tr>
<tr><th id="108">108</th><td>}</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><i class="doc">/**</i></td></tr>
<tr><th id="111">111</th><td><i class="doc"> * ixgbe_dcb_config_rx_arbiter_82598 - Config Rx data arbiter</i></td></tr>
<tr><th id="112">112</th><td><i class="doc"> *<span class="command"> @hw</span>: pointer to hardware structure</i></td></tr>
<tr><th id="113">113</th><td><i class="doc"> *<span class="command"> @refill</span>: refill credits index by traffic class</i></td></tr>
<tr><th id="114">114</th><td><i class="doc"> *<span class="command"> @max</span>: max credits index by traffic class</i></td></tr>
<tr><th id="115">115</th><td><i class="doc"> * <span class="command">@ts</span>a: transmission selection algorithm indexed by traffic class</i></td></tr>
<tr><th id="116">116</th><td><i class="doc"> *</i></td></tr>
<tr><th id="117">117</th><td><i class="doc"> * Configure Rx Data Arbiter and credits for each traffic class.</i></td></tr>
<tr><th id="118">118</th><td><i class="doc"> */</i></td></tr>
<tr><th id="119">119</th><td><a class="typedef" href="ixgbe_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl def fn" id="ixgbe_dcb_config_rx_arbiter_82598" title='ixgbe_dcb_config_rx_arbiter_82598' data-ref="ixgbe_dcb_config_rx_arbiter_82598">ixgbe_dcb_config_rx_arbiter_82598</dfn>(<b>struct</b> <a class="type" href="ixgbe_type.h.html#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *<dfn class="local col9 decl" id="9hw" title='hw' data-type='struct ixgbe_hw *' data-ref="9hw">hw</dfn>, <a class="typedef" href="ixgbe_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> *<dfn class="local col0 decl" id="10refill" title='refill' data-type='u16 *' data-ref="10refill">refill</dfn>,</td></tr>
<tr><th id="120">120</th><td>				      <a class="typedef" href="ixgbe_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> *<dfn class="local col1 decl" id="11max" title='max' data-type='u16 *' data-ref="11max">max</dfn>, <a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> *<dfn class="local col2 decl" id="12tsa" title='tsa' data-type='u8 *' data-ref="12tsa">tsa</dfn>)</td></tr>
<tr><th id="121">121</th><td>{</td></tr>
<tr><th id="122">122</th><td>	<a class="typedef" href="ixgbe_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="local col3 decl" id="13reg" title='reg' data-type='u32' data-ref="13reg">reg</dfn> = <var>0</var>;</td></tr>
<tr><th id="123">123</th><td>	<a class="typedef" href="ixgbe_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="local col4 decl" id="14credit_refill" title='credit_refill' data-type='u32' data-ref="14credit_refill">credit_refill</dfn> = <var>0</var>;</td></tr>
<tr><th id="124">124</th><td>	<a class="typedef" href="ixgbe_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="local col5 decl" id="15credit_max" title='credit_max' data-type='u32' data-ref="15credit_max">credit_max</dfn> = <var>0</var>;</td></tr>
<tr><th id="125">125</th><td>	<a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="local col6 decl" id="16i" title='i' data-type='u8' data-ref="16i">i</dfn> = <var>0</var>;</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td>	<a class="local col3 ref" href="#13reg" title='reg' data-ref="13reg">reg</a> = <a class="macro" href="ixgbe_osdep.h.html#152" title="ixgbe_read_addr(((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + ((0x050A0)))))" data-ref="_M/IXGBE_READ_REG">IXGBE_READ_REG</a>(<a class="local col9 ref" href="#9hw" title='hw' data-ref="9hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#712" title="0x050A0" data-ref="_M/IXGBE_RUPPBMR">IXGBE_RUPPBMR</a>) | <a class="macro" href="ixgbe_dcb_82598.h.html#46" title="0x80000000" data-ref="_M/IXGBE_RUPPBMR_MQA">IXGBE_RUPPBMR_MQA</a>;</td></tr>
<tr><th id="128">128</th><td>	<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((reg))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + ((0x050A0)))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col9 ref" href="#9hw" title='hw' data-ref="9hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#712" title="0x050A0" data-ref="_M/IXGBE_RUPPBMR">IXGBE_RUPPBMR</a>, <a class="local col3 ref" href="#13reg" title='reg' data-ref="13reg">reg</a>);</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>	<a class="local col3 ref" href="#13reg" title='reg' data-ref="13reg">reg</a> = <a class="macro" href="ixgbe_osdep.h.html#152" title="ixgbe_read_addr(((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + ((0x03D00)))))" data-ref="_M/IXGBE_READ_REG">IXGBE_READ_REG</a>(<a class="local col9 ref" href="#9hw" title='hw' data-ref="9hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#709" title="0x03D00" data-ref="_M/IXGBE_RMCS">IXGBE_RMCS</a>);</td></tr>
<tr><th id="131">131</th><td>	<i>/* Enable Arbiter */</i></td></tr>
<tr><th id="132">132</th><td>	<a class="local col3 ref" href="#13reg" title='reg' data-ref="13reg">reg</a> &amp;= ~<a class="macro" href="ixgbe_type.h.html#1888" title="0x00000040" data-ref="_M/IXGBE_RMCS_ARBDIS">IXGBE_RMCS_ARBDIS</a>;</td></tr>
<tr><th id="133">133</th><td>	<i>/* Enable Receive Recycle within the BWG */</i></td></tr>
<tr><th id="134">134</th><td>	<a class="local col3 ref" href="#13reg" title='reg' data-ref="13reg">reg</a> |= <a class="macro" href="ixgbe_type.h.html#1881" title="0x00000002" data-ref="_M/IXGBE_RMCS_RRM">IXGBE_RMCS_RRM</a>;</td></tr>
<tr><th id="135">135</th><td>	<i>/* Enable Deficit Fixed Priority arbitration*/</i></td></tr>
<tr><th id="136">136</th><td>	<a class="local col3 ref" href="#13reg" title='reg' data-ref="13reg">reg</a> |= <a class="macro" href="ixgbe_type.h.html#1885" title="0x00000004" data-ref="_M/IXGBE_RMCS_DFP">IXGBE_RMCS_DFP</a>;</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td>	<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((reg))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + ((0x03D00)))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col9 ref" href="#9hw" title='hw' data-ref="9hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#709" title="0x03D00" data-ref="_M/IXGBE_RMCS">IXGBE_RMCS</a>, <a class="local col3 ref" href="#13reg" title='reg' data-ref="13reg">reg</a>);</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>	<i>/* Configure traffic class credits and priority */</i></td></tr>
<tr><th id="141">141</th><td>	<b>for</b> (<a class="local col6 ref" href="#16i" title='i' data-ref="16i">i</a> = <var>0</var>; <a class="local col6 ref" href="#16i" title='i' data-ref="16i">i</a> &lt; <a class="macro" href="ixgbe_type.h.html#708" title="8" data-ref="_M/IXGBE_DCB_MAX_TRAFFIC_CLASS">IXGBE_DCB_MAX_TRAFFIC_CLASS</a>; <a class="local col6 ref" href="#16i" title='i' data-ref="16i">i</a>++) {</td></tr>
<tr><th id="142">142</th><td>		<a class="local col4 ref" href="#14credit_refill" title='credit_refill' data-ref="14credit_refill">credit_refill</a> = <a class="local col0 ref" href="#10refill" title='refill' data-ref="10refill">refill</a>[<a class="local col6 ref" href="#16i" title='i' data-ref="16i">i</a>];</td></tr>
<tr><th id="143">143</th><td>		<a class="local col5 ref" href="#15credit_max" title='credit_max' data-ref="15credit_max">credit_max</a> = <a class="local col1 ref" href="#11max" title='max' data-ref="11max">max</a>[<a class="local col6 ref" href="#16i" title='i' data-ref="16i">i</a>];</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td>		<a class="local col3 ref" href="#13reg" title='reg' data-ref="13reg">reg</a> = <a class="local col4 ref" href="#14credit_refill" title='credit_refill' data-ref="14credit_refill">credit_refill</a> | (<a class="local col5 ref" href="#15credit_max" title='credit_max' data-ref="15credit_max">credit_max</a> &lt;&lt; <a class="macro" href="ixgbe_dcb_82598.h.html#48" title="12" data-ref="_M/IXGBE_RT2CR_MCL_SHIFT">IXGBE_RT2CR_MCL_SHIFT</a>);</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td>		<b>if</b> (<a class="local col2 ref" href="#12tsa" title='tsa' data-ref="12tsa">tsa</a>[<a class="local col6 ref" href="#16i" title='i' data-ref="16i">i</a>] == <a class="enum" href="ixgbe_dcb.h.html#ixgbe_dcb_tsa_strict" title='ixgbe_dcb_tsa_strict' data-ref="ixgbe_dcb_tsa_strict">ixgbe_dcb_tsa_strict</a>)</td></tr>
<tr><th id="148">148</th><td>			<a class="local col3 ref" href="#13reg" title='reg' data-ref="13reg">reg</a> |= <a class="macro" href="ixgbe_dcb_82598.h.html#49" title="0x80000000" data-ref="_M/IXGBE_RT2CR_LSP">IXGBE_RT2CR_LSP</a>;</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td>		<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((reg))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + (((0x03C20 + ((i) * 4)))))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col9 ref" href="#9hw" title='hw' data-ref="9hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#713" title="(0x03C20 + ((i) * 4))" data-ref="_M/IXGBE_RT2CR">IXGBE_RT2CR</a>(<a class="local col6 ref" href="#16i" title='i' data-ref="16i">i</a>), <a class="local col3 ref" href="#13reg" title='reg' data-ref="13reg">reg</a>);</td></tr>
<tr><th id="151">151</th><td>	}</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>	<a class="local col3 ref" href="#13reg" title='reg' data-ref="13reg">reg</a> = <a class="macro" href="ixgbe_osdep.h.html#152" title="ixgbe_read_addr(((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + ((0x02F00)))))" data-ref="_M/IXGBE_READ_REG">IXGBE_READ_REG</a>(<a class="local col9 ref" href="#9hw" title='hw' data-ref="9hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#433" title="0x02F00" data-ref="_M/IXGBE_RDRXCTL">IXGBE_RDRXCTL</a>);</td></tr>
<tr><th id="154">154</th><td>	<a class="local col3 ref" href="#13reg" title='reg' data-ref="13reg">reg</a> |= <a class="macro" href="ixgbe_type.h.html#1443" title="0x00000000" data-ref="_M/IXGBE_RDRXCTL_RDMTS_1_2">IXGBE_RDRXCTL_RDMTS_1_2</a>;</td></tr>
<tr><th id="155">155</th><td>	<a class="local col3 ref" href="#13reg" title='reg' data-ref="13reg">reg</a> |= <a class="macro" href="ixgbe_dcb_82598.h.html#51" title="0x00000010" data-ref="_M/IXGBE_RDRXCTL_MPBEN">IXGBE_RDRXCTL_MPBEN</a>;</td></tr>
<tr><th id="156">156</th><td>	<a class="local col3 ref" href="#13reg" title='reg' data-ref="13reg">reg</a> |= <a class="macro" href="ixgbe_dcb_82598.h.html#53" title="0x00000040" data-ref="_M/IXGBE_RDRXCTL_MCEN">IXGBE_RDRXCTL_MCEN</a>;</td></tr>
<tr><th id="157">157</th><td>	<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((reg))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + ((0x02F00)))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col9 ref" href="#9hw" title='hw' data-ref="9hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#433" title="0x02F00" data-ref="_M/IXGBE_RDRXCTL">IXGBE_RDRXCTL</a>, <a class="local col3 ref" href="#13reg" title='reg' data-ref="13reg">reg</a>);</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>	<a class="local col3 ref" href="#13reg" title='reg' data-ref="13reg">reg</a> = <a class="macro" href="ixgbe_osdep.h.html#152" title="ixgbe_read_addr(((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + ((0x03000)))))" data-ref="_M/IXGBE_READ_REG">IXGBE_READ_REG</a>(<a class="local col9 ref" href="#9hw" title='hw' data-ref="9hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#436" title="0x03000" data-ref="_M/IXGBE_RXCTRL">IXGBE_RXCTRL</a>);</td></tr>
<tr><th id="160">160</th><td>	<i>/* Make sure there is enough descriptors before arbitration */</i></td></tr>
<tr><th id="161">161</th><td>	<a class="local col3 ref" href="#13reg" title='reg' data-ref="13reg">reg</a> &amp;= ~<a class="macro" href="ixgbe_type.h.html#2584" title="0x00000002" data-ref="_M/IXGBE_RXCTRL_DMBYPS">IXGBE_RXCTRL_DMBYPS</a>;</td></tr>
<tr><th id="162">162</th><td>	<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((reg))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + ((0x03000)))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col9 ref" href="#9hw" title='hw' data-ref="9hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#436" title="0x03000" data-ref="_M/IXGBE_RXCTRL">IXGBE_RXCTRL</a>, <a class="local col3 ref" href="#13reg" title='reg' data-ref="13reg">reg</a>);</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td>	<b>return</b> <a class="macro" href="ixgbe_type.h.html#4231" title="0" data-ref="_M/IXGBE_SUCCESS">IXGBE_SUCCESS</a>;</td></tr>
<tr><th id="165">165</th><td>}</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><i class="doc">/**</i></td></tr>
<tr><th id="168">168</th><td><i class="doc"> * ixgbe_dcb_config_tx_desc_arbiter_82598 - Config Tx Desc. arbiter</i></td></tr>
<tr><th id="169">169</th><td><i class="doc"> *<span class="command"> @hw</span>: pointer to hardware structure</i></td></tr>
<tr><th id="170">170</th><td><i class="doc"> *<span class="command"> @refill</span>: refill credits index by traffic class</i></td></tr>
<tr><th id="171">171</th><td><i class="doc"> *<span class="command"> @max</span>: max credits index by traffic class</i></td></tr>
<tr><th id="172">172</th><td><i class="doc"> * <span class="command">@bwg</span>_id: bandwidth grouping indexed by traffic class</i></td></tr>
<tr><th id="173">173</th><td><i class="doc"> * <span class="command">@ts</span>a: transmission selection algorithm indexed by traffic class</i></td></tr>
<tr><th id="174">174</th><td><i class="doc"> *</i></td></tr>
<tr><th id="175">175</th><td><i class="doc"> * Configure Tx Descriptor Arbiter and credits for each traffic class.</i></td></tr>
<tr><th id="176">176</th><td><i class="doc"> */</i></td></tr>
<tr><th id="177">177</th><td><a class="typedef" href="ixgbe_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl def fn" id="ixgbe_dcb_config_tx_desc_arbiter_82598" title='ixgbe_dcb_config_tx_desc_arbiter_82598' data-ref="ixgbe_dcb_config_tx_desc_arbiter_82598">ixgbe_dcb_config_tx_desc_arbiter_82598</dfn>(<b>struct</b> <a class="type" href="ixgbe_type.h.html#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *<dfn class="local col7 decl" id="17hw" title='hw' data-type='struct ixgbe_hw *' data-ref="17hw">hw</dfn>,</td></tr>
<tr><th id="178">178</th><td>					   <a class="typedef" href="ixgbe_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> *<dfn class="local col8 decl" id="18refill" title='refill' data-type='u16 *' data-ref="18refill">refill</dfn>, <a class="typedef" href="ixgbe_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> *<dfn class="local col9 decl" id="19max" title='max' data-type='u16 *' data-ref="19max">max</dfn>, <a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> *<dfn class="local col0 decl" id="20bwg_id" title='bwg_id' data-type='u8 *' data-ref="20bwg_id">bwg_id</dfn>,</td></tr>
<tr><th id="179">179</th><td>					   <a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> *<dfn class="local col1 decl" id="21tsa" title='tsa' data-type='u8 *' data-ref="21tsa">tsa</dfn>)</td></tr>
<tr><th id="180">180</th><td>{</td></tr>
<tr><th id="181">181</th><td>	<a class="typedef" href="ixgbe_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="local col2 decl" id="22reg" title='reg' data-type='u32' data-ref="22reg">reg</dfn>, <dfn class="local col3 decl" id="23max_credits" title='max_credits' data-type='u32' data-ref="23max_credits">max_credits</dfn>;</td></tr>
<tr><th id="182">182</th><td>	<a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="local col4 decl" id="24i" title='i' data-type='u8' data-ref="24i">i</dfn>;</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td>	<a class="local col2 ref" href="#22reg" title='reg' data-ref="22reg">reg</a> = <a class="macro" href="ixgbe_osdep.h.html#152" title="ixgbe_read_addr(((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + ((0x07F40)))))" data-ref="_M/IXGBE_READ_REG">IXGBE_READ_REG</a>(<a class="local col7 ref" href="#17hw" title='hw' data-ref="17hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#710" title="0x07F40" data-ref="_M/IXGBE_DPMCS">IXGBE_DPMCS</a>);</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>	<i>/* Enable arbiter */</i></td></tr>
<tr><th id="187">187</th><td>	<a class="local col2 ref" href="#22reg" title='reg' data-ref="22reg">reg</a> &amp;= ~<a class="macro" href="ixgbe_dcb_82598.h.html#43" title="0x00000040" data-ref="_M/IXGBE_DPMCS_ARBDIS">IXGBE_DPMCS_ARBDIS</a>;</td></tr>
<tr><th id="188">188</th><td>	<a class="local col2 ref" href="#22reg" title='reg' data-ref="22reg">reg</a> |= <a class="macro" href="ixgbe_dcb_82598.h.html#44" title="0x00080000" data-ref="_M/IXGBE_DPMCS_TSOEF">IXGBE_DPMCS_TSOEF</a>;</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td>	<i>/* Configure Max TSO packet size 34KB including payload and headers */</i></td></tr>
<tr><th id="191">191</th><td>	<a class="local col2 ref" href="#22reg" title='reg' data-ref="22reg">reg</a> |= (<var>0x4</var> &lt;&lt; <a class="macro" href="ixgbe_dcb_82598.h.html#39" title="16" data-ref="_M/IXGBE_DPMCS_MTSOS_SHIFT">IXGBE_DPMCS_MTSOS_SHIFT</a>);</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td>	<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((reg))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + ((0x07F40)))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col7 ref" href="#17hw" title='hw' data-ref="17hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#710" title="0x07F40" data-ref="_M/IXGBE_DPMCS">IXGBE_DPMCS</a>, <a class="local col2 ref" href="#22reg" title='reg' data-ref="22reg">reg</a>);</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td>	<i>/* Configure traffic class credits and priority */</i></td></tr>
<tr><th id="196">196</th><td>	<b>for</b> (<a class="local col4 ref" href="#24i" title='i' data-ref="24i">i</a> = <var>0</var>; <a class="local col4 ref" href="#24i" title='i' data-ref="24i">i</a> &lt; <a class="macro" href="ixgbe_type.h.html#708" title="8" data-ref="_M/IXGBE_DCB_MAX_TRAFFIC_CLASS">IXGBE_DCB_MAX_TRAFFIC_CLASS</a>; <a class="local col4 ref" href="#24i" title='i' data-ref="24i">i</a>++) {</td></tr>
<tr><th id="197">197</th><td>		<a class="local col3 ref" href="#23max_credits" title='max_credits' data-ref="23max_credits">max_credits</a> = <a class="local col9 ref" href="#19max" title='max' data-ref="19max">max</a>[<a class="local col4 ref" href="#24i" title='i' data-ref="24i">i</a>];</td></tr>
<tr><th id="198">198</th><td>		<a class="local col2 ref" href="#22reg" title='reg' data-ref="22reg">reg</a> = <a class="local col3 ref" href="#23max_credits" title='max_credits' data-ref="23max_credits">max_credits</a> &lt;&lt; <a class="macro" href="ixgbe_dcb_82598.h.html#56" title="12" data-ref="_M/IXGBE_TDTQ2TCCR_MCL_SHIFT">IXGBE_TDTQ2TCCR_MCL_SHIFT</a>;</td></tr>
<tr><th id="199">199</th><td>		<a class="local col2 ref" href="#22reg" title='reg' data-ref="22reg">reg</a> |= <a class="local col8 ref" href="#18refill" title='refill' data-ref="18refill">refill</a>[<a class="local col4 ref" href="#24i" title='i' data-ref="24i">i</a>];</td></tr>
<tr><th id="200">200</th><td>		<a class="local col2 ref" href="#22reg" title='reg' data-ref="22reg">reg</a> |= (<a class="typedef" href="ixgbe_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a>)(<a class="local col0 ref" href="#20bwg_id" title='bwg_id' data-ref="20bwg_id">bwg_id</a>[<a class="local col4 ref" href="#24i" title='i' data-ref="24i">i</a>]) &lt;&lt; <a class="macro" href="ixgbe_dcb_82598.h.html#57" title="9" data-ref="_M/IXGBE_TDTQ2TCCR_BWG_SHIFT">IXGBE_TDTQ2TCCR_BWG_SHIFT</a>;</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td>		<b>if</b> (<a class="local col1 ref" href="#21tsa" title='tsa' data-ref="21tsa">tsa</a>[<a class="local col4 ref" href="#24i" title='i' data-ref="24i">i</a>] == <a class="enum" href="ixgbe_dcb.h.html#ixgbe_dcb_tsa_group_strict_cee" title='ixgbe_dcb_tsa_group_strict_cee' data-ref="ixgbe_dcb_tsa_group_strict_cee">ixgbe_dcb_tsa_group_strict_cee</a>)</td></tr>
<tr><th id="203">203</th><td>			<a class="local col2 ref" href="#22reg" title='reg' data-ref="22reg">reg</a> |= <a class="macro" href="ixgbe_dcb_82598.h.html#58" title="0x40000000" data-ref="_M/IXGBE_TDTQ2TCCR_GSP">IXGBE_TDTQ2TCCR_GSP</a>;</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td>		<b>if</b> (<a class="local col1 ref" href="#21tsa" title='tsa' data-ref="21tsa">tsa</a>[<a class="local col4 ref" href="#24i" title='i' data-ref="24i">i</a>] == <a class="enum" href="ixgbe_dcb.h.html#ixgbe_dcb_tsa_strict" title='ixgbe_dcb_tsa_strict' data-ref="ixgbe_dcb_tsa_strict">ixgbe_dcb_tsa_strict</a>)</td></tr>
<tr><th id="206">206</th><td>			<a class="local col2 ref" href="#22reg" title='reg' data-ref="22reg">reg</a> |= <a class="macro" href="ixgbe_dcb_82598.h.html#59" title="0x80000000" data-ref="_M/IXGBE_TDTQ2TCCR_LSP">IXGBE_TDTQ2TCCR_LSP</a>;</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td>		<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((reg))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + (((0x0602C + ((i) * 0x40)))))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col7 ref" href="#17hw" title='hw' data-ref="17hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#715" title="(0x0602C + ((i) * 0x40))" data-ref="_M/IXGBE_TDTQ2TCCR">IXGBE_TDTQ2TCCR</a>(<a class="local col4 ref" href="#24i" title='i' data-ref="24i">i</a>), <a class="local col2 ref" href="#22reg" title='reg' data-ref="22reg">reg</a>);</td></tr>
<tr><th id="209">209</th><td>	}</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td>	<b>return</b> <a class="macro" href="ixgbe_type.h.html#4231" title="0" data-ref="_M/IXGBE_SUCCESS">IXGBE_SUCCESS</a>;</td></tr>
<tr><th id="212">212</th><td>}</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td><i class="doc">/**</i></td></tr>
<tr><th id="215">215</th><td><i class="doc"> * ixgbe_dcb_config_tx_data_arbiter_82598 - Config Tx data arbiter</i></td></tr>
<tr><th id="216">216</th><td><i class="doc"> *<span class="command"> @hw</span>: pointer to hardware structure</i></td></tr>
<tr><th id="217">217</th><td><i class="doc"> *<span class="command"> @refill</span>: refill credits index by traffic class</i></td></tr>
<tr><th id="218">218</th><td><i class="doc"> *<span class="command"> @max</span>: max credits index by traffic class</i></td></tr>
<tr><th id="219">219</th><td><i class="doc"> * <span class="command">@bwg</span>_id: bandwidth grouping indexed by traffic class</i></td></tr>
<tr><th id="220">220</th><td><i class="doc"> * <span class="command">@ts</span>a: transmission selection algorithm indexed by traffic class</i></td></tr>
<tr><th id="221">221</th><td><i class="doc"> *</i></td></tr>
<tr><th id="222">222</th><td><i class="doc"> * Configure Tx Data Arbiter and credits for each traffic class.</i></td></tr>
<tr><th id="223">223</th><td><i class="doc"> */</i></td></tr>
<tr><th id="224">224</th><td><a class="typedef" href="ixgbe_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl def fn" id="ixgbe_dcb_config_tx_data_arbiter_82598" title='ixgbe_dcb_config_tx_data_arbiter_82598' data-ref="ixgbe_dcb_config_tx_data_arbiter_82598">ixgbe_dcb_config_tx_data_arbiter_82598</dfn>(<b>struct</b> <a class="type" href="ixgbe_type.h.html#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *<dfn class="local col5 decl" id="25hw" title='hw' data-type='struct ixgbe_hw *' data-ref="25hw">hw</dfn>,</td></tr>
<tr><th id="225">225</th><td>					   <a class="typedef" href="ixgbe_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> *<dfn class="local col6 decl" id="26refill" title='refill' data-type='u16 *' data-ref="26refill">refill</dfn>, <a class="typedef" href="ixgbe_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> *<dfn class="local col7 decl" id="27max" title='max' data-type='u16 *' data-ref="27max">max</dfn>, <a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> *<dfn class="local col8 decl" id="28bwg_id" title='bwg_id' data-type='u8 *' data-ref="28bwg_id">bwg_id</dfn>,</td></tr>
<tr><th id="226">226</th><td>					   <a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> *<dfn class="local col9 decl" id="29tsa" title='tsa' data-type='u8 *' data-ref="29tsa">tsa</dfn>)</td></tr>
<tr><th id="227">227</th><td>{</td></tr>
<tr><th id="228">228</th><td>	<a class="typedef" href="ixgbe_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="local col0 decl" id="30reg" title='reg' data-type='u32' data-ref="30reg">reg</dfn>;</td></tr>
<tr><th id="229">229</th><td>	<a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="local col1 decl" id="31i" title='i' data-type='u8' data-ref="31i">i</dfn>;</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td>	<a class="local col0 ref" href="#30reg" title='reg' data-ref="30reg">reg</a> = <a class="macro" href="ixgbe_osdep.h.html#152" title="ixgbe_read_addr(((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + ((0x0CD00)))))" data-ref="_M/IXGBE_READ_REG">IXGBE_READ_REG</a>(<a class="local col5 ref" href="#25hw" title='hw' data-ref="25hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#711" title="0x0CD00" data-ref="_M/IXGBE_PDPMCS">IXGBE_PDPMCS</a>);</td></tr>
<tr><th id="232">232</th><td>	<i>/* Enable Data Plane Arbiter */</i></td></tr>
<tr><th id="233">233</th><td>	<a class="local col0 ref" href="#30reg" title='reg' data-ref="30reg">reg</a> &amp;= ~<a class="macro" href="ixgbe_dcb_82598.h.html#68" title="0x00000040" data-ref="_M/IXGBE_PDPMCS_ARBDIS">IXGBE_PDPMCS_ARBDIS</a>;</td></tr>
<tr><th id="234">234</th><td>	<i>/* Enable DFP and Transmit Recycle Mode */</i></td></tr>
<tr><th id="235">235</th><td>	<a class="local col0 ref" href="#30reg" title='reg' data-ref="30reg">reg</a> |= (<a class="macro" href="ixgbe_dcb_82598.h.html#66" title="0x00000020" data-ref="_M/IXGBE_PDPMCS_TPPAC">IXGBE_PDPMCS_TPPAC</a> | <a class="macro" href="ixgbe_dcb_82598.h.html#69" title="0x00000100" data-ref="_M/IXGBE_PDPMCS_TRM">IXGBE_PDPMCS_TRM</a>);</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td>	<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((reg))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + ((0x0CD00)))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col5 ref" href="#25hw" title='hw' data-ref="25hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#711" title="0x0CD00" data-ref="_M/IXGBE_PDPMCS">IXGBE_PDPMCS</a>, <a class="local col0 ref" href="#30reg" title='reg' data-ref="30reg">reg</a>);</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td>	<i>/* Configure traffic class credits and priority */</i></td></tr>
<tr><th id="240">240</th><td>	<b>for</b> (<a class="local col1 ref" href="#31i" title='i' data-ref="31i">i</a> = <var>0</var>; <a class="local col1 ref" href="#31i" title='i' data-ref="31i">i</a> &lt; <a class="macro" href="ixgbe_type.h.html#708" title="8" data-ref="_M/IXGBE_DCB_MAX_TRAFFIC_CLASS">IXGBE_DCB_MAX_TRAFFIC_CLASS</a>; <a class="local col1 ref" href="#31i" title='i' data-ref="31i">i</a>++) {</td></tr>
<tr><th id="241">241</th><td>		<a class="local col0 ref" href="#30reg" title='reg' data-ref="30reg">reg</a> = <a class="local col6 ref" href="#26refill" title='refill' data-ref="26refill">refill</a>[<a class="local col1 ref" href="#31i" title='i' data-ref="31i">i</a>];</td></tr>
<tr><th id="242">242</th><td>		<a class="local col0 ref" href="#30reg" title='reg' data-ref="30reg">reg</a> |= (<a class="typedef" href="ixgbe_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a>)(<a class="local col7 ref" href="#27max" title='max' data-ref="27max">max</a>[<a class="local col1 ref" href="#31i" title='i' data-ref="31i">i</a>]) &lt;&lt; <a class="macro" href="ixgbe_dcb_82598.h.html#61" title="12" data-ref="_M/IXGBE_TDPT2TCCR_MCL_SHIFT">IXGBE_TDPT2TCCR_MCL_SHIFT</a>;</td></tr>
<tr><th id="243">243</th><td>		<a class="local col0 ref" href="#30reg" title='reg' data-ref="30reg">reg</a> |= (<a class="typedef" href="ixgbe_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a>)(<a class="local col8 ref" href="#28bwg_id" title='bwg_id' data-ref="28bwg_id">bwg_id</a>[<a class="local col1 ref" href="#31i" title='i' data-ref="31i">i</a>]) &lt;&lt; <a class="macro" href="ixgbe_dcb_82598.h.html#62" title="9" data-ref="_M/IXGBE_TDPT2TCCR_BWG_SHIFT">IXGBE_TDPT2TCCR_BWG_SHIFT</a>;</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td>		<b>if</b> (<a class="local col9 ref" href="#29tsa" title='tsa' data-ref="29tsa">tsa</a>[<a class="local col1 ref" href="#31i" title='i' data-ref="31i">i</a>] == <a class="enum" href="ixgbe_dcb.h.html#ixgbe_dcb_tsa_group_strict_cee" title='ixgbe_dcb_tsa_group_strict_cee' data-ref="ixgbe_dcb_tsa_group_strict_cee">ixgbe_dcb_tsa_group_strict_cee</a>)</td></tr>
<tr><th id="246">246</th><td>			<a class="local col0 ref" href="#30reg" title='reg' data-ref="30reg">reg</a> |= <a class="macro" href="ixgbe_dcb_82598.h.html#63" title="0x40000000" data-ref="_M/IXGBE_TDPT2TCCR_GSP">IXGBE_TDPT2TCCR_GSP</a>;</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td>		<b>if</b> (<a class="local col9 ref" href="#29tsa" title='tsa' data-ref="29tsa">tsa</a>[<a class="local col1 ref" href="#31i" title='i' data-ref="31i">i</a>] == <a class="enum" href="ixgbe_dcb.h.html#ixgbe_dcb_tsa_strict" title='ixgbe_dcb_tsa_strict' data-ref="ixgbe_dcb_tsa_strict">ixgbe_dcb_tsa_strict</a>)</td></tr>
<tr><th id="249">249</th><td>			<a class="local col0 ref" href="#30reg" title='reg' data-ref="30reg">reg</a> |= <a class="macro" href="ixgbe_dcb_82598.h.html#64" title="0x80000000" data-ref="_M/IXGBE_TDPT2TCCR_LSP">IXGBE_TDPT2TCCR_LSP</a>;</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td>		<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((reg))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + (((0x0CD20 + ((i) * 4)))))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col5 ref" href="#25hw" title='hw' data-ref="25hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#717" title="(0x0CD20 + ((i) * 4))" data-ref="_M/IXGBE_TDPT2TCCR">IXGBE_TDPT2TCCR</a>(<a class="local col1 ref" href="#31i" title='i' data-ref="31i">i</a>), <a class="local col0 ref" href="#30reg" title='reg' data-ref="30reg">reg</a>);</td></tr>
<tr><th id="252">252</th><td>	}</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td>	<i>/* Enable Tx packet buffer division */</i></td></tr>
<tr><th id="255">255</th><td>	<a class="local col0 ref" href="#30reg" title='reg' data-ref="30reg">reg</a> = <a class="macro" href="ixgbe_osdep.h.html#152" title="ixgbe_read_addr(((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + ((0x07E00)))))" data-ref="_M/IXGBE_READ_REG">IXGBE_READ_REG</a>(<a class="local col5 ref" href="#25hw" title='hw' data-ref="25hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#560" title="0x07E00" data-ref="_M/IXGBE_DTXCTL">IXGBE_DTXCTL</a>);</td></tr>
<tr><th id="256">256</th><td>	<a class="local col0 ref" href="#30reg" title='reg' data-ref="30reg">reg</a> |= <a class="macro" href="ixgbe_dcb_82598.h.html#71" title="0x00000004" data-ref="_M/IXGBE_DTXCTL_ENDBUBD">IXGBE_DTXCTL_ENDBUBD</a>;</td></tr>
<tr><th id="257">257</th><td>	<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((reg))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + ((0x07E00)))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col5 ref" href="#25hw" title='hw' data-ref="25hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#560" title="0x07E00" data-ref="_M/IXGBE_DTXCTL">IXGBE_DTXCTL</a>, <a class="local col0 ref" href="#30reg" title='reg' data-ref="30reg">reg</a>);</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>	<b>return</b> <a class="macro" href="ixgbe_type.h.html#4231" title="0" data-ref="_M/IXGBE_SUCCESS">IXGBE_SUCCESS</a>;</td></tr>
<tr><th id="260">260</th><td>}</td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td><i class="doc">/**</i></td></tr>
<tr><th id="263">263</th><td><i class="doc"> * ixgbe_dcb_config_pfc_82598 - Config priority flow control</i></td></tr>
<tr><th id="264">264</th><td><i class="doc"> *<span class="command"> @hw</span>: pointer to hardware structure</i></td></tr>
<tr><th id="265">265</th><td><i class="doc"> *<span class="command"> @pfc</span>_en: enabled pfc bitmask</i></td></tr>
<tr><th id="266">266</th><td><i class="doc"> *</i></td></tr>
<tr><th id="267">267</th><td><i class="doc"> * Configure Priority Flow Control for each traffic class.</i></td></tr>
<tr><th id="268">268</th><td><i class="doc"> */</i></td></tr>
<tr><th id="269">269</th><td><a class="typedef" href="ixgbe_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl def fn" id="ixgbe_dcb_config_pfc_82598" title='ixgbe_dcb_config_pfc_82598' data-ref="ixgbe_dcb_config_pfc_82598">ixgbe_dcb_config_pfc_82598</dfn>(<b>struct</b> <a class="type" href="ixgbe_type.h.html#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *<dfn class="local col2 decl" id="32hw" title='hw' data-type='struct ixgbe_hw *' data-ref="32hw">hw</dfn>, <a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="local col3 decl" id="33pfc_en" title='pfc_en' data-type='u8' data-ref="33pfc_en">pfc_en</dfn>)</td></tr>
<tr><th id="270">270</th><td>{</td></tr>
<tr><th id="271">271</th><td>	<a class="typedef" href="ixgbe_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="local col4 decl" id="34fcrtl" title='fcrtl' data-type='u32' data-ref="34fcrtl">fcrtl</dfn>, <dfn class="local col5 decl" id="35reg" title='reg' data-type='u32' data-ref="35reg">reg</dfn>;</td></tr>
<tr><th id="272">272</th><td>	<a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="local col6 decl" id="36i" title='i' data-type='u8' data-ref="36i">i</dfn>;</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td>	<i>/* Enable Transmit Priority Flow Control */</i></td></tr>
<tr><th id="275">275</th><td>	<a class="local col5 ref" href="#35reg" title='reg' data-ref="35reg">reg</a> = <a class="macro" href="ixgbe_osdep.h.html#152" title="ixgbe_read_addr(((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + ((0x03D00)))))" data-ref="_M/IXGBE_READ_REG">IXGBE_READ_REG</a>(<a class="local col2 ref" href="#32hw" title='hw' data-ref="32hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#709" title="0x03D00" data-ref="_M/IXGBE_RMCS">IXGBE_RMCS</a>);</td></tr>
<tr><th id="276">276</th><td>	<a class="local col5 ref" href="#35reg" title='reg' data-ref="35reg">reg</a> &amp;= ~<a class="macro" href="ixgbe_type.h.html#1886" title="0x00000008" data-ref="_M/IXGBE_RMCS_TFCE_802_3X">IXGBE_RMCS_TFCE_802_3X</a>;</td></tr>
<tr><th id="277">277</th><td>	<a class="local col5 ref" href="#35reg" title='reg' data-ref="35reg">reg</a> |= <a class="macro" href="ixgbe_type.h.html#1887" title="0x00000010" data-ref="_M/IXGBE_RMCS_TFCE_PRIORITY">IXGBE_RMCS_TFCE_PRIORITY</a>;</td></tr>
<tr><th id="278">278</th><td>	<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((reg))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + ((0x03D00)))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col2 ref" href="#32hw" title='hw' data-ref="32hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#709" title="0x03D00" data-ref="_M/IXGBE_RMCS">IXGBE_RMCS</a>, <a class="local col5 ref" href="#35reg" title='reg' data-ref="35reg">reg</a>);</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td>	<i>/* Enable Receive Priority Flow Control */</i></td></tr>
<tr><th id="281">281</th><td>	<a class="local col5 ref" href="#35reg" title='reg' data-ref="35reg">reg</a> = <a class="macro" href="ixgbe_osdep.h.html#152" title="ixgbe_read_addr(((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + ((0x05080)))))" data-ref="_M/IXGBE_READ_REG">IXGBE_READ_REG</a>(<a class="local col2 ref" href="#32hw" title='hw' data-ref="32hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#463" title="0x05080" data-ref="_M/IXGBE_FCTRL">IXGBE_FCTRL</a>);</td></tr>
<tr><th id="282">282</th><td>	<a class="local col5 ref" href="#35reg" title='reg' data-ref="35reg">reg</a> &amp;= ~(<a class="macro" href="ixgbe_type.h.html#2651" title="0x00004000" data-ref="_M/IXGBE_FCTRL_RPFCE">IXGBE_FCTRL_RPFCE</a> | <a class="macro" href="ixgbe_type.h.html#2652" title="0x00008000" data-ref="_M/IXGBE_FCTRL_RFCE">IXGBE_FCTRL_RFCE</a>);</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td>	<b>if</b> (<a class="local col3 ref" href="#33pfc_en" title='pfc_en' data-ref="33pfc_en">pfc_en</a>)</td></tr>
<tr><th id="285">285</th><td>		<a class="local col5 ref" href="#35reg" title='reg' data-ref="35reg">reg</a> |= <a class="macro" href="ixgbe_type.h.html#2651" title="0x00004000" data-ref="_M/IXGBE_FCTRL_RPFCE">IXGBE_FCTRL_RPFCE</a>;</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td>	<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((reg))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + ((0x05080)))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col2 ref" href="#32hw" title='hw' data-ref="32hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#463" title="0x05080" data-ref="_M/IXGBE_FCTRL">IXGBE_FCTRL</a>, <a class="local col5 ref" href="#35reg" title='reg' data-ref="35reg">reg</a>);</td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td>	<i>/* Configure PFC Tx thresholds per TC */</i></td></tr>
<tr><th id="290">290</th><td>	<b>for</b> (<a class="local col6 ref" href="#36i" title='i' data-ref="36i">i</a> = <var>0</var>; <a class="local col6 ref" href="#36i" title='i' data-ref="36i">i</a> &lt; <a class="macro" href="ixgbe_type.h.html#708" title="8" data-ref="_M/IXGBE_DCB_MAX_TRAFFIC_CLASS">IXGBE_DCB_MAX_TRAFFIC_CLASS</a>; <a class="local col6 ref" href="#36i" title='i' data-ref="36i">i</a>++) {</td></tr>
<tr><th id="291">291</th><td>		<b>if</b> (!(<a class="local col3 ref" href="#33pfc_en" title='pfc_en' data-ref="33pfc_en">pfc_en</a> &amp; (<var>1</var> &lt;&lt; <a class="local col6 ref" href="#36i" title='i' data-ref="36i">i</a>))) {</td></tr>
<tr><th id="292">292</th><td>			<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((0))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + (((0x03220 + ((i) * 8)))))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col2 ref" href="#32hw" title='hw' data-ref="32hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#390" title="(0x03220 + ((i) * 8))" data-ref="_M/IXGBE_FCRTL">IXGBE_FCRTL</a>(<a class="local col6 ref" href="#36i" title='i' data-ref="36i">i</a>), <var>0</var>);</td></tr>
<tr><th id="293">293</th><td>			<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((0))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + (((0x03260 + ((i) * 8)))))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col2 ref" href="#32hw" title='hw' data-ref="32hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#391" title="(0x03260 + ((i) * 8))" data-ref="_M/IXGBE_FCRTH">IXGBE_FCRTH</a>(<a class="local col6 ref" href="#36i" title='i' data-ref="36i">i</a>), <var>0</var>);</td></tr>
<tr><th id="294">294</th><td>			<b>continue</b>;</td></tr>
<tr><th id="295">295</th><td>		}</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td>		<a class="local col4 ref" href="#34fcrtl" title='fcrtl' data-ref="34fcrtl">fcrtl</a> = (<a class="local col2 ref" href="#32hw" title='hw' data-ref="32hw">hw</a>-&gt;<a class="ref field" href="ixgbe_type.h.html#ixgbe_hw::fc" title='ixgbe_hw::fc' data-ref="ixgbe_hw::fc">fc</a>.<a class="ref field" href="ixgbe_type.h.html#ixgbe_fc_info::low_water" title='ixgbe_fc_info::low_water' data-ref="ixgbe_fc_info::low_water">low_water</a>[<a class="local col6 ref" href="#36i" title='i' data-ref="36i">i</a>] &lt;&lt; <var>10</var>) | <a class="macro" href="ixgbe_type.h.html#1874" title="0x80000000" data-ref="_M/IXGBE_FCRTL_XONE">IXGBE_FCRTL_XONE</a>;</td></tr>
<tr><th id="298">298</th><td>		<a class="local col5 ref" href="#35reg" title='reg' data-ref="35reg">reg</a> = (<a class="local col2 ref" href="#32hw" title='hw' data-ref="32hw">hw</a>-&gt;<a class="ref field" href="ixgbe_type.h.html#ixgbe_hw::fc" title='ixgbe_hw::fc' data-ref="ixgbe_hw::fc">fc</a>.<a class="ref field" href="ixgbe_type.h.html#ixgbe_fc_info::high_water" title='ixgbe_fc_info::high_water' data-ref="ixgbe_fc_info::high_water">high_water</a>[<a class="local col6 ref" href="#36i" title='i' data-ref="36i">i</a>] &lt;&lt; <var>10</var>) | <a class="macro" href="ixgbe_type.h.html#1875" title="0x80000000" data-ref="_M/IXGBE_FCRTH_FCEN">IXGBE_FCRTH_FCEN</a>;</td></tr>
<tr><th id="299">299</th><td>		<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((fcrtl))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + (((0x03220 + ((i) * 8)))))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col2 ref" href="#32hw" title='hw' data-ref="32hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#390" title="(0x03220 + ((i) * 8))" data-ref="_M/IXGBE_FCRTL">IXGBE_FCRTL</a>(<a class="local col6 ref" href="#36i" title='i' data-ref="36i">i</a>), <a class="local col4 ref" href="#34fcrtl" title='fcrtl' data-ref="34fcrtl">fcrtl</a>);</td></tr>
<tr><th id="300">300</th><td>		<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((reg))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + (((0x03260 + ((i) * 8)))))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col2 ref" href="#32hw" title='hw' data-ref="32hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#391" title="(0x03260 + ((i) * 8))" data-ref="_M/IXGBE_FCRTH">IXGBE_FCRTH</a>(<a class="local col6 ref" href="#36i" title='i' data-ref="36i">i</a>), <a class="local col5 ref" href="#35reg" title='reg' data-ref="35reg">reg</a>);</td></tr>
<tr><th id="301">301</th><td>	}</td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td>	<i>/* Configure pause time */</i></td></tr>
<tr><th id="304">304</th><td>	<a class="local col5 ref" href="#35reg" title='reg' data-ref="35reg">reg</a> = <a class="local col2 ref" href="#32hw" title='hw' data-ref="32hw">hw</a>-&gt;<a class="ref field" href="ixgbe_type.h.html#ixgbe_hw::fc" title='ixgbe_hw::fc' data-ref="ixgbe_hw::fc">fc</a>.<a class="ref field" href="ixgbe_type.h.html#ixgbe_fc_info::pause_time" title='ixgbe_fc_info::pause_time' data-ref="ixgbe_fc_info::pause_time">pause_time</a> | (<a class="local col2 ref" href="#32hw" title='hw' data-ref="32hw">hw</a>-&gt;<a class="ref field" href="ixgbe_type.h.html#ixgbe_hw::fc" title='ixgbe_hw::fc' data-ref="ixgbe_hw::fc">fc</a>.<a class="ref field" href="ixgbe_type.h.html#ixgbe_fc_info::pause_time" title='ixgbe_fc_info::pause_time' data-ref="ixgbe_fc_info::pause_time">pause_time</a> &lt;&lt; <var>16</var>);</td></tr>
<tr><th id="305">305</th><td>	<b>for</b> (<a class="local col6 ref" href="#36i" title='i' data-ref="36i">i</a> = <var>0</var>; <a class="local col6 ref" href="#36i" title='i' data-ref="36i">i</a> &lt; (<a class="macro" href="ixgbe_type.h.html#708" title="8" data-ref="_M/IXGBE_DCB_MAX_TRAFFIC_CLASS">IXGBE_DCB_MAX_TRAFFIC_CLASS</a> / <var>2</var>); <a class="local col6 ref" href="#36i" title='i' data-ref="36i">i</a>++)</td></tr>
<tr><th id="306">306</th><td>		<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((reg))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + (((0x03200 + ((i) * 4)))))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col2 ref" href="#32hw" title='hw' data-ref="32hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#389" title="(0x03200 + ((i) * 4))" data-ref="_M/IXGBE_FCTTV">IXGBE_FCTTV</a>(<a class="local col6 ref" href="#36i" title='i' data-ref="36i">i</a>), <a class="local col5 ref" href="#35reg" title='reg' data-ref="35reg">reg</a>);</td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td>	<i>/* Configure flow control refresh threshold value */</i></td></tr>
<tr><th id="309">309</th><td>	<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((hw-&gt;fc.pause_time / 2))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + ((0x032A0)))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col2 ref" href="#32hw" title='hw' data-ref="32hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#392" title="0x032A0" data-ref="_M/IXGBE_FCRTV">IXGBE_FCRTV</a>, <a class="local col2 ref" href="#32hw" title='hw' data-ref="32hw">hw</a>-&gt;<a class="ref field" href="ixgbe_type.h.html#ixgbe_hw::fc" title='ixgbe_hw::fc' data-ref="ixgbe_hw::fc">fc</a>.<a class="ref field" href="ixgbe_type.h.html#ixgbe_fc_info::pause_time" title='ixgbe_fc_info::pause_time' data-ref="ixgbe_fc_info::pause_time">pause_time</a> / <var>2</var>);</td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td>	<b>return</b> <a class="macro" href="ixgbe_type.h.html#4231" title="0" data-ref="_M/IXGBE_SUCCESS">IXGBE_SUCCESS</a>;</td></tr>
<tr><th id="312">312</th><td>}</td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td><i class="doc">/**</i></td></tr>
<tr><th id="315">315</th><td><i class="doc"> * ixgbe_dcb_config_tc_stats_82598 - Configure traffic class statistics</i></td></tr>
<tr><th id="316">316</th><td><i class="doc"> *<span class="command"> @hw</span>: pointer to hardware structure</i></td></tr>
<tr><th id="317">317</th><td><i class="doc"> *</i></td></tr>
<tr><th id="318">318</th><td><i class="doc"> * Configure queue statistics registers, all queues belonging to same traffic</i></td></tr>
<tr><th id="319">319</th><td><i class="doc"> * class uses a single set of queue statistics counters.</i></td></tr>
<tr><th id="320">320</th><td><i class="doc"> */</i></td></tr>
<tr><th id="321">321</th><td><a class="typedef" href="ixgbe_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl def fn" id="ixgbe_dcb_config_tc_stats_82598" title='ixgbe_dcb_config_tc_stats_82598' data-ref="ixgbe_dcb_config_tc_stats_82598">ixgbe_dcb_config_tc_stats_82598</dfn>(<b>struct</b> <a class="type" href="ixgbe_type.h.html#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *<dfn class="local col7 decl" id="37hw" title='hw' data-type='struct ixgbe_hw *' data-ref="37hw">hw</dfn>)</td></tr>
<tr><th id="322">322</th><td>{</td></tr>
<tr><th id="323">323</th><td>	<a class="typedef" href="ixgbe_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="local col8 decl" id="38reg" title='reg' data-type='u32' data-ref="38reg">reg</dfn> = <var>0</var>;</td></tr>
<tr><th id="324">324</th><td>	<a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="local col9 decl" id="39i" title='i' data-type='u8' data-ref="39i">i</dfn> = <var>0</var>;</td></tr>
<tr><th id="325">325</th><td>	<a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="local col0 decl" id="40j" title='j' data-type='u8' data-ref="40j">j</dfn> = <var>0</var>;</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>	<i>/* Receive Queues stats setting -  8 queues per statistics reg */</i></td></tr>
<tr><th id="328">328</th><td>	<b>for</b> (<a class="local col9 ref" href="#39i" title='i' data-ref="39i">i</a> = <var>0</var>, <a class="local col0 ref" href="#40j" title='j' data-ref="40j">j</a> = <var>0</var>; <a class="local col9 ref" href="#39i" title='i' data-ref="39i">i</a> &lt; <var>15</var> &amp;&amp; <a class="local col0 ref" href="#40j" title='j' data-ref="40j">j</a> &lt; <var>8</var>; <a class="local col9 ref" href="#39i" title='i' data-ref="39i">i</a> = <a class="local col9 ref" href="#39i" title='i' data-ref="39i">i</a> + <var>2</var>, <a class="local col0 ref" href="#40j" title='j' data-ref="40j">j</a>++) {</td></tr>
<tr><th id="329">329</th><td>		<a class="local col8 ref" href="#38reg" title='reg' data-ref="38reg">reg</a> = <a class="macro" href="ixgbe_osdep.h.html#152" title="ixgbe_read_addr(((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + (((0x02300 + ((i) * 4)))))))" data-ref="_M/IXGBE_READ_REG">IXGBE_READ_REG</a>(<a class="local col7 ref" href="#37hw" title='hw' data-ref="37hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#1034" title="(0x02300 + ((i) * 4))" data-ref="_M/IXGBE_RQSMR">IXGBE_RQSMR</a>(<a class="local col9 ref" href="#39i" title='i' data-ref="39i">i</a>));</td></tr>
<tr><th id="330">330</th><td>		<a class="local col8 ref" href="#38reg" title='reg' data-ref="38reg">reg</a> |= ((<var>0x1010101</var>) * <a class="local col0 ref" href="#40j" title='j' data-ref="40j">j</a>);</td></tr>
<tr><th id="331">331</th><td>		<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((reg))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + (((0x02300 + ((i) * 4)))))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col7 ref" href="#37hw" title='hw' data-ref="37hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#1034" title="(0x02300 + ((i) * 4))" data-ref="_M/IXGBE_RQSMR">IXGBE_RQSMR</a>(<a class="local col9 ref" href="#39i" title='i' data-ref="39i">i</a>), <a class="local col8 ref" href="#38reg" title='reg' data-ref="38reg">reg</a>);</td></tr>
<tr><th id="332">332</th><td>		<a class="local col8 ref" href="#38reg" title='reg' data-ref="38reg">reg</a> = <a class="macro" href="ixgbe_osdep.h.html#152" title="ixgbe_read_addr(((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + (((0x02300 + ((i + 1) * 4)))))))" data-ref="_M/IXGBE_READ_REG">IXGBE_READ_REG</a>(<a class="local col7 ref" href="#37hw" title='hw' data-ref="37hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#1034" title="(0x02300 + ((i + 1) * 4))" data-ref="_M/IXGBE_RQSMR">IXGBE_RQSMR</a>(<a class="local col9 ref" href="#39i" title='i' data-ref="39i">i</a> + <var>1</var>));</td></tr>
<tr><th id="333">333</th><td>		<a class="local col8 ref" href="#38reg" title='reg' data-ref="38reg">reg</a> |= ((<var>0x1010101</var>) * <a class="local col0 ref" href="#40j" title='j' data-ref="40j">j</a>);</td></tr>
<tr><th id="334">334</th><td>		<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((reg))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + (((0x02300 + ((i + 1) * 4)))))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col7 ref" href="#37hw" title='hw' data-ref="37hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#1034" title="(0x02300 + ((i + 1) * 4))" data-ref="_M/IXGBE_RQSMR">IXGBE_RQSMR</a>(<a class="local col9 ref" href="#39i" title='i' data-ref="39i">i</a> + <var>1</var>), <a class="local col8 ref" href="#38reg" title='reg' data-ref="38reg">reg</a>);</td></tr>
<tr><th id="335">335</th><td>	}</td></tr>
<tr><th id="336">336</th><td>	<i>/* Transmit Queues stats setting -  4 queues per statistics reg*/</i></td></tr>
<tr><th id="337">337</th><td>	<b>for</b> (<a class="local col9 ref" href="#39i" title='i' data-ref="39i">i</a> = <var>0</var>; <a class="local col9 ref" href="#39i" title='i' data-ref="39i">i</a> &lt; <var>8</var>; <a class="local col9 ref" href="#39i" title='i' data-ref="39i">i</a>++) {</td></tr>
<tr><th id="338">338</th><td>		<a class="local col8 ref" href="#38reg" title='reg' data-ref="38reg">reg</a> = <a class="macro" href="ixgbe_osdep.h.html#152" title="ixgbe_read_addr(((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + (((((i) &lt;= 7) ? (0x07300 + ((i) * 4)) : (0x08600 + ((i) * 4))))))))" data-ref="_M/IXGBE_READ_REG">IXGBE_READ_REG</a>(<a class="local col7 ref" href="#37hw" title='hw' data-ref="37hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#1035" title="(((i) &lt;= 7) ? (0x07300 + ((i) * 4)) : (0x08600 + ((i) * 4)))" data-ref="_M/IXGBE_TQSMR">IXGBE_TQSMR</a>(<a class="local col9 ref" href="#39i" title='i' data-ref="39i">i</a>));</td></tr>
<tr><th id="339">339</th><td>		<a class="local col8 ref" href="#38reg" title='reg' data-ref="38reg">reg</a> |= ((<var>0x1010101</var>) * <a class="local col9 ref" href="#39i" title='i' data-ref="39i">i</a>);</td></tr>
<tr><th id="340">340</th><td>		<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((reg))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + (((((i) &lt;= 7) ? (0x07300 + ((i) * 4)) : (0x08600 + ((i) * 4))))))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col7 ref" href="#37hw" title='hw' data-ref="37hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#1035" title="(((i) &lt;= 7) ? (0x07300 + ((i) * 4)) : (0x08600 + ((i) * 4)))" data-ref="_M/IXGBE_TQSMR">IXGBE_TQSMR</a>(<a class="local col9 ref" href="#39i" title='i' data-ref="39i">i</a>), <a class="local col8 ref" href="#38reg" title='reg' data-ref="38reg">reg</a>);</td></tr>
<tr><th id="341">341</th><td>	}</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td>	<b>return</b> <a class="macro" href="ixgbe_type.h.html#4231" title="0" data-ref="_M/IXGBE_SUCCESS">IXGBE_SUCCESS</a>;</td></tr>
<tr><th id="344">344</th><td>}</td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td><i class="doc">/**</i></td></tr>
<tr><th id="347">347</th><td><i class="doc"> * ixgbe_dcb_hw_config_82598 - Config and enable DCB</i></td></tr>
<tr><th id="348">348</th><td><i class="doc"> *<span class="command"> @hw</span>: pointer to hardware structure</i></td></tr>
<tr><th id="349">349</th><td><i class="doc"> * <span class="command">@link</span><span class="verb">_speed: unused</span></i></td></tr>
<tr><th id="350">350</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @refill: refill credits index by traffic class</span></i></td></tr>
<tr><th id="351">351</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @max: max credits index by traffic class</span></i></td></tr>
<tr><th id="352">352</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @bwg_id: bandwidth grouping indexed by traffic class</span></i></td></tr>
<tr><th id="353">353</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @tsa: transmission selection algorithm indexed by traffic class</span></i></td></tr>
<tr><th id="354">354</th><td><i class="doc"><span class="verb"></span> *<span class="verb"></span></i></td></tr>
<tr><th id="355">355</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> Configure dcb settings and enable dcb mode.</span></i></td></tr>
<tr><th id="356">356</th><td><i class="doc"><span class="verb"></span><span class="verb"> *</span>/</i><span class="verb"></span></td></tr>
<tr><th id="357">357</th><td><span class="verb"></span><a class="typedef" href="ixgbe_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl def fn" id="ixgbe_dcb_hw_config_82598" title='ixgbe_dcb_hw_config_82598' data-ref="ixgbe_dcb_hw_config_82598">ixgbe_dcb_hw_config_82598</dfn>(<b>struct</b> <a class="type" href="ixgbe_type.h.html#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *<dfn class="local col1 decl" id="41hw" title='hw' data-type='struct ixgbe_hw *' data-ref="41hw">hw</dfn>, <em>int</em> <dfn class="local col2 decl" id="42link_speed" title='link_speed' data-type='int' data-ref="42link_speed">link_speed</dfn>,</td></tr>
<tr><th id="358">358</th><td>			      <a class="typedef" href="ixgbe_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> *<dfn class="local col3 decl" id="43refill" title='refill' data-type='u16 *' data-ref="43refill">refill</dfn>, <a class="typedef" href="ixgbe_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> *<dfn class="local col4 decl" id="44max" title='max' data-type='u16 *' data-ref="44max">max</dfn>, <a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> *<dfn class="local col5 decl" id="45bwg_id" title='bwg_id' data-type='u8 *' data-ref="45bwg_id">bwg_id</dfn>,</td></tr>
<tr><th id="359">359</th><td>			      <a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> *<dfn class="local col6 decl" id="46tsa" title='tsa' data-type='u8 *' data-ref="46tsa">tsa</dfn>)</td></tr>
<tr><th id="360">360</th><td>{</td></tr>
<tr><th id="361">361</th><td>	<a class="macro" href="ixgbe_osdep.h.html#81" title="" data-ref="_M/UNREFERENCED_1PARAMETER">UNREFERENCED_1PARAMETER</a>(link_speed);</td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td>	<a class="ref fn" href="#ixgbe_dcb_config_rx_arbiter_82598" title='ixgbe_dcb_config_rx_arbiter_82598' data-ref="ixgbe_dcb_config_rx_arbiter_82598">ixgbe_dcb_config_rx_arbiter_82598</a>(<a class="local col1 ref" href="#41hw" title='hw' data-ref="41hw">hw</a>, <a class="local col3 ref" href="#43refill" title='refill' data-ref="43refill">refill</a>, <a class="local col4 ref" href="#44max" title='max' data-ref="44max">max</a>, <a class="local col6 ref" href="#46tsa" title='tsa' data-ref="46tsa">tsa</a>);</td></tr>
<tr><th id="364">364</th><td>	<a class="ref fn" href="#ixgbe_dcb_config_tx_desc_arbiter_82598" title='ixgbe_dcb_config_tx_desc_arbiter_82598' data-ref="ixgbe_dcb_config_tx_desc_arbiter_82598">ixgbe_dcb_config_tx_desc_arbiter_82598</a>(<a class="local col1 ref" href="#41hw" title='hw' data-ref="41hw">hw</a>, <a class="local col3 ref" href="#43refill" title='refill' data-ref="43refill">refill</a>, <a class="local col4 ref" href="#44max" title='max' data-ref="44max">max</a>, <a class="local col5 ref" href="#45bwg_id" title='bwg_id' data-ref="45bwg_id">bwg_id</a>,</td></tr>
<tr><th id="365">365</th><td>					       <a class="local col6 ref" href="#46tsa" title='tsa' data-ref="46tsa">tsa</a>);</td></tr>
<tr><th id="366">366</th><td>	<a class="ref fn" href="#ixgbe_dcb_config_tx_data_arbiter_82598" title='ixgbe_dcb_config_tx_data_arbiter_82598' data-ref="ixgbe_dcb_config_tx_data_arbiter_82598">ixgbe_dcb_config_tx_data_arbiter_82598</a>(<a class="local col1 ref" href="#41hw" title='hw' data-ref="41hw">hw</a>, <a class="local col3 ref" href="#43refill" title='refill' data-ref="43refill">refill</a>, <a class="local col4 ref" href="#44max" title='max' data-ref="44max">max</a>, <a class="local col5 ref" href="#45bwg_id" title='bwg_id' data-ref="45bwg_id">bwg_id</a>,</td></tr>
<tr><th id="367">367</th><td>					       <a class="local col6 ref" href="#46tsa" title='tsa' data-ref="46tsa">tsa</a>);</td></tr>
<tr><th id="368">368</th><td>	<a class="ref fn" href="#ixgbe_dcb_config_tc_stats_82598" title='ixgbe_dcb_config_tc_stats_82598' data-ref="ixgbe_dcb_config_tc_stats_82598">ixgbe_dcb_config_tc_stats_82598</a>(<a class="local col1 ref" href="#41hw" title='hw' data-ref="41hw">hw</a>);</td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td>	<b>return</b> <a class="macro" href="ixgbe_type.h.html#4231" title="0" data-ref="_M/IXGBE_SUCCESS">IXGBE_SUCCESS</a>;</td></tr>
<tr><th id="372">372</th><td>}</td></tr>
<tr><th id="373">373</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2018-Jul-25</em> from project dpdk_18.05 revision <em>18.05</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
