ECE281_LAB1
===========
# Truth table and SOP

![alt text](http://i42.tinypic.com/vpbtqa.jpg "Logo Title Text 1")

# Schematic

![alt text](http://i43.tinypic.com/skxa2u.jpg "Logo Title Text 1")

I think my SOP and schematic was correct because I checked it several times and got the same result all the time. 
VHDL looks correct but for unknown reason it does not pass "testbench".

