# ğŸ§ª Test Suite Overview

| Test Case # | Name                       | Type                                      |
| ----------- | -------------------------- | ----------------------------------------- |
| 1           | Button Functionality Check | Smoke / Sanity Test                       |
| 2           | Input Debounce Validation  | Boundary Value / Timing Test              |
| 3           | Conditional Logic          | Decision Table / Branch Test              |
| 4           | Input Range Check          | Equivalence Partitioning / Threshold Test |
| 5           | Unlock Pattern             | State Transition / Timeout Test           |

### ğŸ’¡ Test Result Feedback

| Outcome   | LED Behavior               |
| --------- | -------------------------- |
| âœ…Pass    | ğŸŸ¢âš«                       |
| âš ï¸Warning | (ğŸŸ¢/âš«)âš« (Blinking Green) |
| âŒFail    | âš«ğŸ”´                       |

## ğŸš¨âš ï¸ Warning! Spoilers Ahead!! âš ï¸ğŸš¨

We should split the test description and the steps/solutions into separate files so this can serve as a test guide without giving away the solution

## ğŸ§ª Test Case 1: Button Functionality Check

**Instruction**: Press each button in turn.  
**Type**: Smoke / Sanity Test

#### Scenario: Validate input button functionality

```gherkin
Given the system state is powered on and in an idle state
When I press each input button in sequence
Then each button press is registered by the system
And the system is ready for further testing
```

---

## ğŸ§ª Test Case 2: Input Debounce Validation â€“ Boundary Value / Timing Test

> ### Note: This needs some clarification of what we are trying to achieve - what are we testing - that it works or rejects?

**Instruction**: Press button B twice with a specific delay between presses.
**Type**: Boundary Value / Timing Test

### Scenario: Validate system debounce threshold using timed input

```gherkin
Given the system is idle and ready to receive input
When I press button B twice with a delay greater than 100ms
Then the system registers both presses as valid input

Given the system is idle and ready to receive input
When I press button B twice with a delay less than 100ms
Then the system ignores the second press as invalid input
```

### ğŸ§  Whatâ€™s Being Tested

> â€œThis test models a system that filters out rapid, repeated signals. The tester must press B twice with a precise delay to determine the systemâ€™s debounce threshold.â€

- **Boundary**: 100ms (tbd)
- **Pass**: Two presses >100ms apart â†’ both counted
- **Fail**: Two presses <100ms apart â†’ second ignored

### ğŸ”§ Test Logic

| Timing Between Presses | Interpretation              | Test Outcome |
| ---------------------- | --------------------------- | ------------ |
| >100ms                 | Treated as valid input      | âœ… Pass      |
| <100ms                 | Treated as bounce â†’ ignored | âŒ Fail      |

---

## ğŸ§ª Test Case 3: Conditional Logic â€“ Decision Table Test

**Instruction**: Press any combination of A, B, and C within 5 seconds.
**Type**: Decision Table / Branch Test

### Scenario: Evaluate system logic based on input combinations

```gherkin
Given the system is idle and ready to receive input
When the user presses any combination of buttons A, B, and C within a 5-second window
Then the system stores the input state until the timeout expires
And the system evaluates the final input state against its decision table
```

### ğŸ§  Whatâ€™s Being Tested

> â€œThis test models decision table logic. The tester must deduce the correct input combination by observing system outcomes and reasoning through partial correctness.â€

- **Inputs**: A, B, C
- **Time Limit**: 5 seconds
- **Outcome Types**:
  - âœ… **Pass** â†’ Correct combination
  - âš ï¸ **Warning** â†’ Partial match
  - âŒ **Fail** â†’ Incorrect or no input

### ğŸ”§ Test Logic

| A   | B   | C   | Outcome | Reasoning                           |
| --- | --- | --- | ------- | ----------------------------------- |
| 0   | 0   | 0   | Fail    | No input â†’ no correct signal        |
| 0   | 0   | 1   | Warning | C alone â†’ partial match             |
| 0   | 1   | 0   | Warning | B alone â†’ partial match             |
| 0   | 1   | 1   | Pass    | âœ… B + C â†’ correct combo            |
| 1   | 0   | 0   | Fail    | A alone â†’ incorrect input           |
| 1   | 0   | 1   | Warning | A + C â†’ C is good, A is not         |
| 1   | 1   | 0   | Warning | A + B â†’ B is good, A is not         |
| 1   | 1   | 1   | Warning | B + C is good, but A degrades combo |

---

## ğŸ§ª Test Case 4: Input Range Check â€“ Equivalence Partitioning / Threshold Test

**Instruction**: Provide values for A, B, and/or C within a 5-second window.
**Type**: Equivalence Partitioning / Threshold Test

### Scenario: System validates input ranges after timeout

```gherkin
Given the system is idle and ready to receive input
When the user provides values for inputs A, B, and/or C within a 5-second window
Then the system stores the final input state at the end of the time window
And the system evaluates each input independently against its valid range
```

### ğŸ§  Whatâ€™s Being Tested

> â€œThis test models per-input validation using equivalence partitioning. Each input is evaluated independently against its valid range. It teaches testers to think in terms of input classes and boundary sensitivity.â€

### ğŸ“Š Example Outcomes

| A   | B   | C   | Outcome Description                   |
| --- | --- | --- | ------------------------------------- |
| 2   | 6   | 3   | âœ… All valid â†’ Green LEDs for A/B/C   |
| 3   | 6   | 3   | âš ï¸ A borderline â†’ Result blinks green |
| 0   | 2   | 0   | âŒ B invalid â†’ B red                  |
| 0   | 0   | 0   | âŒ No input â†’ All LEDs red            |
| 1   | 0   | 0   | âœ… A valid â†’ A green, others ignored  |

---

## ğŸ§ª Test Case 5: Unlock Pattern â€“ State Transition / Timeout Test

**Instruction**: Provide unlock code before input times out.
**Type**: Equivalence Partitioning / Threshold Test

#### Scenario: System transitions through unlock states based on input sequence

```gherkin
Given the the unlock test begins
When the user presses buttons within the test time window (10 seconds)
And the input sequence matches A â†’ B â†’ C â†’ B â†’ A
Then the system transitions through INIT, STEP_1, STEP_2, STEP_3, and STEP_4
And the system enters the PASS state after the final input
And the system is 'unlocked'

Given the system is ready to begin the unlock test
When the user enters an incorrect button unlock sequence (same number of button presses as the correct code)
Then the system enters a RECOVERY state
And the current test case LEDs stop blinking alternately
And the current test case FAIL LEDs blinks rapidly
And the user has a 5 second time to reset the count by pressing the c button twice

Given the system is in the RECOVERY state
When the user clears the RECOVERY state by pressing the c button twice
Then the RECOVERY timeout is cancelled and the test timeout is reset
And the rapidly blinking FAIL LED is cleared
And the current test case LEDs start blinking alternatley
And the user can make another attempt at entering the correct code.
```

### ğŸ”– Type

State Transition with Timeout and Recovery Path

### ğŸ§­ Objective

Simulate a system requiring a precise unlock pattern:  
`A â†’ B â†’ C â†’ B â†’ A`  
Wrong input or delay triggers timeout. Recovery: `C x2`

### ğŸ› ï¸ Setup

- **Time Limit**: 5 seconds
- **Sequence**:
  1. A â†’ INIT
  2. B â†’ STEP 1
  3. C â†’ STEP 2
  4. B â†’ STEP 3
  5. A â†’ PASS
- Timeout or incorrect input â†’ TIMEOUT
- Recovery: C x2 â†’ RECOVERY

### ğŸ”§ State Diagram

```plaintext
IDLE
  â†“ (Start Test)
INIT
  â†“ A
STEP_1
  â†“ B
STEP_2
  â†“ C
STEP_3
  â†“ B
STEP_4
  â†“ A â†’ PASS
  â†“ Timeout or wrong input â†’ TIMEOUT
TIMEOUT
  â†“ C x2 â†’ RECOVERY
  â†“ Timeout or no input â†’ FAIL
PASS / RECOVERY / FAIL â†’ IDLE
```
