Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscv32i_cpu_tb_behav xil_defaultlib.riscv32i_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.reset_ff(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.imm_extend
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.riscv_cpu
Compiling module xil_defaultlib.instr_mem
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.riscv32i_cpu
Compiling module xil_defaultlib.riscv32i_cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscv32i_cpu_tb_behav
