{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608760773220 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608760773245 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 24 06:59:32 2020 " "Processing started: Thu Dec 24 06:59:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608760773245 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608760773245 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608760773246 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608760774461 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608760774461 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Register.v(40) " "Verilog HDL information at Register.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "../Register.v" "" { Text "D:/FPGA/alu/Register.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1608760802565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/alu/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/alu/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../Register.v" "" { Text "D:/FPGA/alu/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608760802568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608760802568 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MIPS.v(67) " "Verilog HDL information at MIPS.v(67): always construct contains both blocking and non-blocking assignments" {  } { { "../MIPS.v" "" { Text "D:/FPGA/alu/MIPS.v" 67 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1608760802575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/alu/mips.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/alu/mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "../MIPS.v" "" { Text "D:/FPGA/alu/MIPS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608760802576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608760802576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/alu/instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/alu/instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "../instruction_memory.v" "" { Text "D:/FPGA/alu/instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608760802584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608760802584 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Data_mem.v(90) " "Verilog HDL information at Data_mem.v(90): always construct contains both blocking and non-blocking assignments" {  } { { "../Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 90 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1608760802590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/alu/data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/alu/data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_mem " "Found entity 1: Data_mem" {  } { { "../Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608760802592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608760802592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/alu/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/alu/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "../Control.v" "" { Text "D:/FPGA/alu/Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608760802600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608760802600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/alu/alu_mips.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/alu/alu_mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_mips " "Found entity 1: alu_mips" {  } { { "../alu_mips.v" "" { Text "D:/FPGA/alu/alu_mips.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608760802607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608760802607 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608760802681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:instr_mem " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:instr_mem\"" {  } { { "../MIPS.v" "instr_mem" { Text "D:/FPGA/alu/MIPS.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608760802689 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem\[49\] 0 instruction_memory.v(5) " "Net \"mem\[49\]\" at instruction_memory.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "../instruction_memory.v" "" { Text "D:/FPGA/alu/instruction_memory.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608760802694 "|MIPS|instruction_memory:instr_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:Ctrl " "Elaborating entity \"Control\" for hierarchy \"Control:Ctrl\"" {  } { { "../MIPS.v" "Ctrl" { Text "D:/FPGA/alu/MIPS.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608760802698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:Reg " "Elaborating entity \"Register\" for hierarchy \"Register:Reg\"" {  } { { "../MIPS.v" "Reg" { Text "D:/FPGA/alu/MIPS.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608760802704 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "mem Register.v(13) " "Verilog HDL warning at Register.v(13): initial value for variable mem should be constant" {  } { { "../Register.v" "" { Text "D:/FPGA/alu/Register.v" 13 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1608760802719 "|MIPS|Register:Reg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i Register.v(40) " "Verilog HDL Always Construct warning at Register.v(40): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../Register.v" "" { Text "D:/FPGA/alu/Register.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608760802719 "|MIPS|Register:Reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_mips alu_mips:alu " "Elaborating entity \"alu_mips\" for hierarchy \"alu_mips:alu\"" {  } { { "../MIPS.v" "alu" { Text "D:/FPGA/alu/MIPS.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608760802723 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu_mips.v(23) " "Verilog HDL assignment warning at alu_mips.v(23): truncated value with size 32 to match size of target (1)" {  } { { "../alu_mips.v" "" { Text "D:/FPGA/alu/alu_mips.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608760802726 "|MIPS|alu_mips:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_mem Data_mem:DM " "Elaborating entity \"Data_mem\" for hierarchy \"Data_mem:DM\"" {  } { { "../MIPS.v" "DM" { Text "D:/FPGA/alu/MIPS.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608760802729 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DM_Read_data Data_mem.v(83) " "Verilog HDL Always Construct warning at Data_mem.v(83): inferring latch(es) for variable \"DM_Read_data\", which holds its previous value in one or more paths through the always construct" {  } { { "../Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 83 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608760802736 "|MIPS|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[0\] Data_mem.v(87) " "Inferred latch for \"DM_Read_data\[0\]\" at Data_mem.v(87)" {  } { { "../Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608760802925 "|MIPS|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[1\] Data_mem.v(87) " "Inferred latch for \"DM_Read_data\[1\]\" at Data_mem.v(87)" {  } { { "../Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608760802925 "|MIPS|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[2\] Data_mem.v(87) " "Inferred latch for \"DM_Read_data\[2\]\" at Data_mem.v(87)" {  } { { "../Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608760802925 "|MIPS|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[3\] Data_mem.v(87) " "Inferred latch for \"DM_Read_data\[3\]\" at Data_mem.v(87)" {  } { { "../Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608760802925 "|MIPS|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[4\] Data_mem.v(87) " "Inferred latch for \"DM_Read_data\[4\]\" at Data_mem.v(87)" {  } { { "../Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608760802925 "|MIPS|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[5\] Data_mem.v(87) " "Inferred latch for \"DM_Read_data\[5\]\" at Data_mem.v(87)" {  } { { "../Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608760802926 "|MIPS|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[6\] Data_mem.v(87) " "Inferred latch for \"DM_Read_data\[6\]\" at Data_mem.v(87)" {  } { { "../Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608760802926 "|MIPS|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[7\] Data_mem.v(87) " "Inferred latch for \"DM_Read_data\[7\]\" at Data_mem.v(87)" {  } { { "../Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608760802926 "|MIPS|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[8\] Data_mem.v(87) " "Inferred latch for \"DM_Read_data\[8\]\" at Data_mem.v(87)" {  } { { "../Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608760802926 "|MIPS|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[9\] Data_mem.v(87) " "Inferred latch for \"DM_Read_data\[9\]\" at Data_mem.v(87)" {  } { { "../Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608760802926 "|MIPS|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[10\] Data_mem.v(87) " "Inferred latch for \"DM_Read_data\[10\]\" at Data_mem.v(87)" {  } { { "../Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608760802926 "|MIPS|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[11\] Data_mem.v(87) " "Inferred latch for \"DM_Read_data\[11\]\" at Data_mem.v(87)" {  } { { "../Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608760802926 "|MIPS|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[12\] Data_mem.v(87) " "Inferred latch for \"DM_Read_data\[12\]\" at Data_mem.v(87)" {  } { { "../Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608760802927 "|MIPS|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[13\] Data_mem.v(87) " "Inferred latch for \"DM_Read_data\[13\]\" at Data_mem.v(87)" {  } { { "../Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608760802927 "|MIPS|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[14\] Data_mem.v(87) " "Inferred latch for \"DM_Read_data\[14\]\" at Data_mem.v(87)" {  } { { "../Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608760802927 "|MIPS|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[15\] Data_mem.v(87) " "Inferred latch for \"DM_Read_data\[15\]\" at Data_mem.v(87)" {  } { { "../Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608760802927 "|MIPS|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[16\] Data_mem.v(87) " "Inferred latch for \"DM_Read_data\[16\]\" at Data_mem.v(87)" {  } { { "../Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608760802927 "|MIPS|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[17\] Data_mem.v(87) " "Inferred latch for \"DM_Read_data\[17\]\" at Data_mem.v(87)" {  } { { "../Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608760802927 "|MIPS|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[18\] Data_mem.v(87) " "Inferred latch for \"DM_Read_data\[18\]\" at Data_mem.v(87)" {  } { { "../Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608760802928 "|MIPS|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[19\] Data_mem.v(87) " "Inferred latch for \"DM_Read_data\[19\]\" at Data_mem.v(87)" {  } { { "../Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608760802928 "|MIPS|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[20\] Data_mem.v(87) " "Inferred latch for \"DM_Read_data\[20\]\" at Data_mem.v(87)" {  } { { "../Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608760802928 "|MIPS|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[21\] Data_mem.v(87) " "Inferred latch for \"DM_Read_data\[21\]\" at Data_mem.v(87)" {  } { { "../Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608760802928 "|MIPS|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[22\] Data_mem.v(87) " "Inferred latch for \"DM_Read_data\[22\]\" at Data_mem.v(87)" {  } { { "../Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608760802928 "|MIPS|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[23\] Data_mem.v(87) " "Inferred latch for \"DM_Read_data\[23\]\" at Data_mem.v(87)" {  } { { "../Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608760802928 "|MIPS|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[24\] Data_mem.v(87) " "Inferred latch for \"DM_Read_data\[24\]\" at Data_mem.v(87)" {  } { { "../Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608760802929 "|MIPS|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[25\] Data_mem.v(87) " "Inferred latch for \"DM_Read_data\[25\]\" at Data_mem.v(87)" {  } { { "../Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608760802929 "|MIPS|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[26\] Data_mem.v(87) " "Inferred latch for \"DM_Read_data\[26\]\" at Data_mem.v(87)" {  } { { "../Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608760802929 "|MIPS|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[27\] Data_mem.v(87) " "Inferred latch for \"DM_Read_data\[27\]\" at Data_mem.v(87)" {  } { { "../Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608760802929 "|MIPS|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[28\] Data_mem.v(87) " "Inferred latch for \"DM_Read_data\[28\]\" at Data_mem.v(87)" {  } { { "../Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608760802929 "|MIPS|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[29\] Data_mem.v(87) " "Inferred latch for \"DM_Read_data\[29\]\" at Data_mem.v(87)" {  } { { "../Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608760802929 "|MIPS|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[30\] Data_mem.v(87) " "Inferred latch for \"DM_Read_data\[30\]\" at Data_mem.v(87)" {  } { { "../Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608760802929 "|MIPS|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[31\] Data_mem.v(87) " "Inferred latch for \"DM_Read_data\[31\]\" at Data_mem.v(87)" {  } { { "../Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608760802930 "|MIPS|Data_mem:DM"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[0\] GND " "Pin \"PC\[0\]\" is stuck at GND" {  } { { "../MIPS.v" "" { Text "D:/FPGA/alu/MIPS.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608760808007 "|MIPS|PC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[1\] GND " "Pin \"PC\[1\]\" is stuck at GND" {  } { { "../MIPS.v" "" { Text "D:/FPGA/alu/MIPS.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608760808007 "|MIPS|PC[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1608760808007 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1608760808598 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/alu/output_files/output_files/MIPS.map.smsg " "Generated suppressed messages file D:/FPGA/alu/output_files/output_files/MIPS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608760812931 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1608760813245 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608760813245 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "956 " "Implemented 956 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1608760813568 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1608760813568 ""} { "Info" "ICUT_CUT_TM_LCELLS" "890 " "Implemented 890 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1608760813568 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1608760813568 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4890 " "Peak virtual memory: 4890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608760813674 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 24 07:00:13 2020 " "Processing ended: Thu Dec 24 07:00:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608760813674 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608760813674 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:18 " "Total CPU time (on all processors): 00:01:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608760813674 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608760813674 ""}
