read -sv run_verilog_mid/adder_32b_10_90_90fb39964588325b506ba122161abbb6.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_90_90fb39964588325b506ba122161abbb6_yosys.v
