Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,4
design__inferred_latch__count,0
design__instance__count,679
design__instance__area,5079.87
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,3
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.001573055749759078
power__switching__total,0.0007844536448828876
power__leakage__total,5.680867332102935E-9
power__total,0.0023575150407850742
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2549172334262849
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.25687519505231315
timing__hold__ws__corner:nom_tt_025C_1v80,0.31655517991775245
timing__setup__ws__corner:nom_tt_025C_1v80,2.2704845313176714
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.316555
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,2.270484
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,3
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.25779515363211136
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2604611877676956
timing__hold__ws__corner:nom_ss_100C_1v60,0.1580807751666195
timing__setup__ws__corner:nom_ss_100C_1v60,-0.22703173317254344
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-1.4132855286088384
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-0.22703173317254344
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.904785
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,10
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-0.227032
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,10
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,3
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.254164474438724
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2561354534300841
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11151790917465018
timing__setup__ws__corner:nom_ff_n40C_1v95,3.1164112172940777
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.111518
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,3.199723
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,3
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2536699255784179
clock__skew__worst_setup,0.25507194300914193
timing__hold__ws,0.10936346582328202
timing__setup__ws,-0.29832892556276375
timing__hold__tns,0.0
timing__setup__tns,-1.9527673364383311
timing__hold__wns,0
timing__setup__wns,-0.29832892556276375
timing__hold_vio__count,0
timing__hold_r2r__ws,0.109363
timing__hold_r2r_vio__count,0
timing__setup_vio__count,31
timing__setup_r2r__ws,-0.298329
timing__setup_r2r_vio__count,31
design__die__bbox,0.0 0.0 111.635 122.355
design__core__bbox,5.52 10.88 105.8 108.8
design__io,36
design__die__area,13659.1
design__core__area,9819.42
design__instance__count__stdcell,679
design__instance__area__stdcell,5079.87
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.517329
design__instance__utilization__stdcell,0.517329
design__instance__count__class:inverter,77
design__instance__count__class:sequential_cell,72
design__instance__count__class:multi_input_combinational_cell,305
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,684
design__instance__count__class:tap_cell,133
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
floorplan__design__io,34
design__io__hpwl,903438
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,7624.07
design__violations,0
design__instance__count__class:timing_repair_buffer,76
design__instance__count__class:clock_buffer,10
design__instance__count__class:clock_inverter,6
design__instance__count__setup_buffer,2
design__instance__count__hold_buffer,7
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,557
route__net__special,2
route__drc_errors__iter:1,218
route__wirelength__iter:1,8577
route__drc_errors__iter:2,52
route__wirelength__iter:2,8470
route__drc_errors__iter:3,66
route__wirelength__iter:3,8427
route__drc_errors__iter:4,3
route__wirelength__iter:4,8431
route__drc_errors__iter:5,0
route__wirelength__iter:5,8433
route__drc_errors,0
route__wirelength,8433
route__vias,3211
route__vias__singlecut,3211
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,139.36
timing__unannotated_net__count__corner:nom_tt_025C_1v80,7
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,7
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,7
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,3
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.25430450132166504
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2556841477578102
timing__hold__ws__corner:min_tt_025C_1v80,0.31346093274945963
timing__setup__ws__corner:min_tt_025C_1v80,2.313107548750727
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.313461
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,2.313107
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,7
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,3
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.2569673158103868
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2589465659635143
timing__hold__ws__corner:min_ss_100C_1v60,0.1486978360309348
timing__setup__ws__corner:min_ss_100C_1v60,-0.16066748386485077
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-0.9690635235215742
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-0.16066748386485077
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.900646
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,10
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-0.160667
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,10
timing__unannotated_net__count__corner:min_ss_100C_1v60,7
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,3
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2536699255784179
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.25507194300914193
timing__hold__ws__corner:min_ff_n40C_1v95,0.10936346582328202
timing__setup__ws__corner:min_ff_n40C_1v95,3.123445146487826
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.109363
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,3.222283
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,7
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,3
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2558222039948268
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.2591517351842676
timing__hold__ws__corner:max_tt_025C_1v80,0.3190000576205766
timing__setup__ws__corner:max_tt_025C_1v80,2.226731084768972
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.319000
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,2.226731
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,7
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,3
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.2587878595776556
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.26249694827437475
timing__hold__ws__corner:max_ss_100C_1v60,0.16134283254983042
timing__setup__ws__corner:max_ss_100C_1v60,-0.29832892556276375
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-1.9527673364383311
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-0.29832892556276375
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.909597
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,11
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-0.298329
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,11
timing__unannotated_net__count__corner:max_ss_100C_1v60,7
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,3
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2552459704731737
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2583638376369835
timing__hold__ws__corner:max_ff_n40C_1v95,0.11336265580454034
timing__setup__ws__corner:max_ff_n40C_1v95,3.108753342742844
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.113363
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,3.177091
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,7
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,7
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79861
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79949
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.00138627
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.00143008
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.000437503
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.00143008
design_powergrid__voltage__worst,0.00143008
design_powergrid__voltage__worst__net:VPWR,1.79861
design_powergrid__drop__worst,0.00143008
design_powergrid__drop__worst__net:VPWR,0.00138627
design_powergrid__voltage__worst__net:VGND,0.00143008
design_powergrid__drop__worst__net:VGND,0.00143008
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000509000000000000012330414467243144827079959213733673095703125
ir__drop__worst,0.00138999999999999995954624854022085855831392109394073486328125
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
