/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [11:0] _01_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire [17:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = ~(celloutsig_0_0z & _00_);
  assign celloutsig_0_8z = !(celloutsig_0_1z ? celloutsig_0_4z : celloutsig_0_5z);
  assign celloutsig_1_14z = ~(celloutsig_1_6z[7] | celloutsig_1_3z[0]);
  assign celloutsig_1_17z = ~((celloutsig_1_2z[2] | celloutsig_1_13z) & (celloutsig_1_14z | celloutsig_1_14z));
  assign celloutsig_0_9z = ~((celloutsig_0_6z | celloutsig_0_6z) & (celloutsig_0_2z | celloutsig_0_5z));
  reg [11:0] _07_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _07_ <= 12'h000;
    else _07_ <= in_data[13:2];
  assign { _01_[11:9], _00_, _01_[7:0] } = _07_;
  assign celloutsig_0_6z = _01_[5:0] === _01_[7:2];
  assign celloutsig_1_19z = { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_15z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_17z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_8z } <= { in_data[189:160], celloutsig_1_1z };
  assign celloutsig_1_13z = { celloutsig_1_7z[8:6], celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_0z } <= { celloutsig_1_1z[2], celloutsig_1_12z };
  assign celloutsig_1_4z = { celloutsig_1_2z[5:3], celloutsig_1_0z } < in_data[121:118];
  assign celloutsig_0_2z = { in_data[35:28], celloutsig_0_0z } < { in_data[56:51], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_18z = celloutsig_1_2z[2] & ~(celloutsig_1_12z[4]);
  assign celloutsig_1_0z = in_data[118] & ~(in_data[113]);
  assign celloutsig_0_1z = celloutsig_0_0z & ~(in_data[46]);
  assign celloutsig_1_15z = celloutsig_1_4z & ~(celloutsig_1_13z);
  assign celloutsig_0_10z = { _01_[7:6], celloutsig_0_1z, celloutsig_0_8z } % { 1'h1, _01_[3:2], celloutsig_0_7z };
  assign celloutsig_1_7z = { celloutsig_1_6z[9:3], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z } % { 1'h1, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_3z[2:1], in_data[96] };
  assign celloutsig_1_1z = in_data[184:173] % { 1'h1, in_data[127:117] };
  assign celloutsig_1_12z = celloutsig_1_1z[11:4] % { 1'h1, celloutsig_1_7z[16:13], celloutsig_1_3z };
  assign celloutsig_1_2z = - { celloutsig_1_1z[3:1], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_8z = - celloutsig_1_7z[13:10];
  assign celloutsig_0_4z = { _00_, _01_[7:5] } !== { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_3z = celloutsig_1_2z[2:0] ~^ celloutsig_1_2z[3:1];
  assign celloutsig_1_6z = in_data[152:142] ~^ { celloutsig_1_1z[10:4], celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_0z = ~((in_data[73] & in_data[66]) | (in_data[71] & in_data[8]));
  assign celloutsig_0_7z = ~((celloutsig_0_4z & celloutsig_0_0z) | (celloutsig_0_1z & _01_[1]));
  assign celloutsig_0_11z = ~((celloutsig_0_5z & celloutsig_0_9z) | (celloutsig_0_5z & celloutsig_0_9z));
  assign celloutsig_1_5z = ~((celloutsig_1_3z[2] & celloutsig_1_4z) | (celloutsig_1_4z & celloutsig_1_1z[1]));
  assign celloutsig_1_9z = ~((in_data[147] & celloutsig_1_8z[3]) | (celloutsig_1_0z & celloutsig_1_2z[1]));
  assign _01_[8] = _00_;
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_10z, celloutsig_0_11z };
endmodule
