Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Feb 12 22:01:36 2020
| Host         : DEMENION running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Block_Design_wrapper_timing_summary_routed.rpt -pb Block_Design_wrapper_timing_summary_routed.pb -rpx Block_Design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Block_Design_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.352        0.000                      0                 1517        0.037        0.000                      0                 1517        4.500        0.000                       0                   691  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          
clk_fpga_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         13.626        0.000                      0                 1382        0.037        0.000                      0                 1382        9.020        0.000                       0                   636  
clk_fpga_1          5.826        0.000                      0                  135        0.212        0.000                      0                  135        4.500        0.000                       0                    55  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1    clk_fpga_0          5.352        0.000                      0                   16        0.551        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.626ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.626ns  (required time - arrival time)
  Source:                 Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.944ns  (logic 2.427ns (40.832%)  route 3.517ns (59.168%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.359ns = ( 23.359 - 20.000 ) 
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.668     3.800    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X6Y50          FDSE                                         r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDSE (Prop_fdse_C_Q)         0.478     4.278 f  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.054     5.332    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X7Y49          LUT2 (Prop_lut2_I0_O)        0.323     5.655 f  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.958     6.613    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X8Y47          LUT5 (Prop_lut5_I2_O)        0.352     6.965 r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=16, routed)          1.094     8.059    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y44          LUT4 (Prop_lut4_I3_O)        0.328     8.387 r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     8.387    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X7Y44          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.027 r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.411     9.438    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X7Y46          LUT3 (Prop_lut3_I0_O)        0.306     9.744 r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     9.744    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X7Y46          FDRE                                         r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.509    23.359    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y46          FDRE                                         r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.282    23.641    
                         clock uncertainty           -0.302    23.339    
    SLICE_X7Y46          FDRE (Setup_fdre_C_D)        0.031    23.370    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         23.370    
                         arrival time                          -9.744    
  -------------------------------------------------------------------
                         slack                                 13.626    

Slack (MET) :             13.692ns  (required time - arrival time)
  Source:                 Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.876ns  (logic 2.363ns (40.215%)  route 3.513ns (59.785%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.359ns = ( 23.359 - 20.000 ) 
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.668     3.800    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X6Y50          FDSE                                         r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDSE (Prop_fdse_C_Q)         0.478     4.278 f  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.054     5.332    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X7Y49          LUT2 (Prop_lut2_I0_O)        0.323     5.655 f  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.958     6.613    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X8Y47          LUT5 (Prop_lut5_I2_O)        0.352     6.965 r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=16, routed)          1.094     8.059    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y44          LUT4 (Prop_lut4_I3_O)        0.328     8.387 r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     8.387    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X7Y44          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.967 r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.407     9.374    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]
    SLICE_X7Y46          LUT3 (Prop_lut3_I0_O)        0.302     9.676 r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1/O
                         net (fo=1, routed)           0.000     9.676    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[2]
    SLICE_X7Y46          FDRE                                         r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.509    23.359    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y46          FDRE                                         r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                         clock pessimism              0.282    23.641    
                         clock uncertainty           -0.302    23.339    
    SLICE_X7Y46          FDRE (Setup_fdre_C_D)        0.029    23.368    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  -------------------------------------------------------------------
                         required time                         23.368    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                 13.692    

Slack (MET) :             13.820ns  (required time - arrival time)
  Source:                 Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.751ns  (logic 2.208ns (38.393%)  route 3.543ns (61.607%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.360ns = ( 23.360 - 20.000 ) 
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.668     3.800    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X6Y50          FDSE                                         r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDSE (Prop_fdse_C_Q)         0.478     4.278 f  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.054     5.332    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X7Y49          LUT2 (Prop_lut2_I0_O)        0.323     5.655 f  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.958     6.613    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X8Y47          LUT5 (Prop_lut5_I2_O)        0.352     6.965 r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=16, routed)          1.092     8.057    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y44          LUT4 (Prop_lut4_I3_O)        0.328     8.385 r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_11/O
                         net (fo=1, routed)           0.000     8.385    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[0]
    SLICE_X7Y44          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.809 r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.439     9.248    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]
    SLICE_X7Y47          LUT3 (Prop_lut3_I0_O)        0.303     9.551 r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_1/O
                         net (fo=1, routed)           0.000     9.551    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[1]
    SLICE_X7Y47          FDRE                                         r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.510    23.360    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y47          FDRE                                         r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
                         clock pessimism              0.282    23.642    
                         clock uncertainty           -0.302    23.340    
    SLICE_X7Y47          FDRE (Setup_fdre_C_D)        0.031    23.371    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]
  -------------------------------------------------------------------
                         required time                         23.371    
                         arrival time                          -9.551    
  -------------------------------------------------------------------
                         slack                                 13.820    

Slack (MET) :             13.859ns  (required time - arrival time)
  Source:                 Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.954ns  (logic 1.507ns (30.420%)  route 3.447ns (69.580%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.361ns = ( 23.361 - 20.000 ) 
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.668     3.800    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X6Y50          FDSE                                         r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDSE (Prop_fdse_C_Q)         0.478     4.278 f  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.054     5.332    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X7Y49          LUT2 (Prop_lut2_I0_O)        0.323     5.655 f  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.958     6.613    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X8Y47          LUT5 (Prop_lut5_I2_O)        0.352     6.965 r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=16, routed)          0.839     7.804    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next
    SLICE_X10Y48         LUT5 (Prop_lut5_I0_O)        0.354     8.158 r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0/O
                         net (fo=5, routed)           0.595     8.754    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_0
    SLICE_X10Y48         FDRE                                         r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.511    23.361    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X10Y48         FDRE                                         r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/C
                         clock pessimism              0.282    23.643    
                         clock uncertainty           -0.302    23.341    
    SLICE_X10Y48         FDRE (Setup_fdre_C_R)       -0.728    22.613    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         22.613    
                         arrival time                          -8.754    
  -------------------------------------------------------------------
                         slack                                 13.859    

Slack (MET) :             13.863ns  (required time - arrival time)
  Source:                 Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.560ns  (logic 1.214ns (21.836%)  route 4.346ns (78.164%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.403ns = ( 23.403 - 20.000 ) 
    Source Clock Delay      (SCD):    3.861ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.729     3.861    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X5Y39          FDSE                                         r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDSE (Prop_fdse_C_Q)         0.456     4.317 r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/Q
                         net (fo=40, routed)          1.984     6.301    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]
    SLICE_X3Y41          LUT5 (Prop_lut5_I0_O)        0.124     6.425 f  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_3/O
                         net (fo=2, routed)           0.414     6.839    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/a_full0
    SLICE_X3Y41          LUT6 (Prop_lut6_I5_O)        0.124     6.963 f  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_3__0/O
                         net (fo=10, routed)          0.816     7.779    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/rd_en__1
    SLICE_X5Y41          LUT5 (Prop_lut5_I4_O)        0.150     7.929 r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_3/O
                         net (fo=1, routed)           0.805     8.734    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_3_n_0
    SLICE_X3Y41          LUT4 (Prop_lut4_I0_O)        0.360     9.094 r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_2__0/O
                         net (fo=1, routed)           0.327     9.420    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_2__0_n_0
    SLICE_X5Y41          FDSE                                         r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.553    23.403    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X5Y41          FDSE                                         r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[4]/C
                         clock pessimism              0.434    23.837    
                         clock uncertainty           -0.302    23.535    
    SLICE_X5Y41          FDSE (Setup_fdse_C_D)       -0.251    23.284    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[4]
  -------------------------------------------------------------------
                         required time                         23.284    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                 13.863    

Slack (MET) :             13.936ns  (required time - arrival time)
  Source:                 Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 1.280ns (23.992%)  route 4.055ns (76.008%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.388ns = ( 23.388 - 20.000 ) 
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.668     3.800    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X6Y50          FDSE                                         r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDSE (Prop_fdse_C_Q)         0.478     4.278 f  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.054     5.332    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X7Y49          LUT2 (Prop_lut2_I0_O)        0.323     5.655 f  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.958     6.613    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X8Y47          LUT5 (Prop_lut5_I2_O)        0.326     6.939 r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=21, routed)          0.695     7.635    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push
    SLICE_X8Y47          LUT2 (Prop_lut2_I0_O)        0.153     7.788 r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=27, routed)          1.347     9.135    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X3Y50          FDRE                                         r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.539    23.388    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]/C
                         clock pessimism              0.396    23.785    
                         clock uncertainty           -0.302    23.483    
    SLICE_X3Y50          FDRE (Setup_fdre_C_CE)      -0.412    23.071    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]
  -------------------------------------------------------------------
                         required time                         23.071    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                 13.936    

Slack (MET) :             13.936ns  (required time - arrival time)
  Source:                 Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 1.280ns (23.992%)  route 4.055ns (76.008%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.388ns = ( 23.388 - 20.000 ) 
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.668     3.800    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X6Y50          FDSE                                         r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDSE (Prop_fdse_C_Q)         0.478     4.278 f  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.054     5.332    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X7Y49          LUT2 (Prop_lut2_I0_O)        0.323     5.655 f  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.958     6.613    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X8Y47          LUT5 (Prop_lut5_I2_O)        0.326     6.939 r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=21, routed)          0.695     7.635    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push
    SLICE_X8Y47          LUT2 (Prop_lut2_I0_O)        0.153     7.788 r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=27, routed)          1.347     9.135    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X3Y50          FDRE                                         r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.539    23.388    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]/C
                         clock pessimism              0.396    23.785    
                         clock uncertainty           -0.302    23.483    
    SLICE_X3Y50          FDRE (Setup_fdre_C_CE)      -0.412    23.071    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]
  -------------------------------------------------------------------
                         required time                         23.071    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                 13.936    

Slack (MET) :             13.936ns  (required time - arrival time)
  Source:                 Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 1.280ns (23.992%)  route 4.055ns (76.008%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.388ns = ( 23.388 - 20.000 ) 
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.668     3.800    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X6Y50          FDSE                                         r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDSE (Prop_fdse_C_Q)         0.478     4.278 f  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.054     5.332    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X7Y49          LUT2 (Prop_lut2_I0_O)        0.323     5.655 f  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.958     6.613    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X8Y47          LUT5 (Prop_lut5_I2_O)        0.326     6.939 r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=21, routed)          0.695     7.635    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push
    SLICE_X8Y47          LUT2 (Prop_lut2_I0_O)        0.153     7.788 r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=27, routed)          1.347     9.135    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X3Y50          FDRE                                         r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.539    23.388    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
                         clock pessimism              0.396    23.785    
                         clock uncertainty           -0.302    23.483    
    SLICE_X3Y50          FDRE (Setup_fdre_C_CE)      -0.412    23.071    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]
  -------------------------------------------------------------------
                         required time                         23.071    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                 13.936    

Slack (MET) :             13.936ns  (required time - arrival time)
  Source:                 Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 1.280ns (23.992%)  route 4.055ns (76.008%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.388ns = ( 23.388 - 20.000 ) 
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.668     3.800    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X6Y50          FDSE                                         r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDSE (Prop_fdse_C_Q)         0.478     4.278 f  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.054     5.332    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X7Y49          LUT2 (Prop_lut2_I0_O)        0.323     5.655 f  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.958     6.613    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X8Y47          LUT5 (Prop_lut5_I2_O)        0.326     6.939 r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=21, routed)          0.695     7.635    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push
    SLICE_X8Y47          LUT2 (Prop_lut2_I0_O)        0.153     7.788 r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=27, routed)          1.347     9.135    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X3Y50          FDRE                                         r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.539    23.388    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                         clock pessimism              0.396    23.785    
                         clock uncertainty           -0.302    23.483    
    SLICE_X3Y50          FDRE (Setup_fdre_C_CE)      -0.412    23.071    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]
  -------------------------------------------------------------------
                         required time                         23.071    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                 13.936    

Slack (MET) :             13.936ns  (required time - arrival time)
  Source:                 Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 1.280ns (23.992%)  route 4.055ns (76.008%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.388ns = ( 23.388 - 20.000 ) 
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.668     3.800    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X6Y50          FDSE                                         r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDSE (Prop_fdse_C_Q)         0.478     4.278 f  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.054     5.332    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X7Y49          LUT2 (Prop_lut2_I0_O)        0.323     5.655 f  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.958     6.613    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X8Y47          LUT5 (Prop_lut5_I2_O)        0.326     6.939 r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=21, routed)          0.695     7.635    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push
    SLICE_X8Y47          LUT2 (Prop_lut2_I0_O)        0.153     7.788 r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=27, routed)          1.347     9.135    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X3Y50          FDRE                                         r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.539    23.388    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
                         clock pessimism              0.396    23.785    
                         clock uncertainty           -0.302    23.483    
    SLICE_X3Y50          FDRE (Setup_fdre_C_CE)      -0.412    23.071    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]
  -------------------------------------------------------------------
                         required time                         23.071    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                 13.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.349%)  route 0.167ns (56.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.586     1.505    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.128     1.633 r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/Q
                         net (fo=1, routed)           0.167     1.801    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[21]
    SLICE_X3Y51          FDRE                                         r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.851     1.889    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y51          FDRE                                         r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                         clock pessimism             -0.118     1.771    
    SLICE_X3Y51          FDRE (Hold_fdre_C_D)        -0.007     1.764    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.587     1.506    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y45          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.118     1.765    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X0Y44          SRLC32E                                      r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.853     1.891    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X0Y44          SRLC32E                                      r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.351     1.539    
    SLICE_X0Y44          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.722    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_Design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.960%)  route 0.192ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.580     1.499    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.128     1.627 r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.192     1.820    Block_Design_i/processing_system7_0/inst/M_AXI_GP0_BID[5]
    PS7_X0Y0             PS7                                          r  Block_Design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.895     1.933    Block_Design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Block_Design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.815    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[5])
                                                     -0.053     1.762    Block_Design_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.588     1.507    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y48          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.115     1.764    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X4Y46          SRLC32E                                      r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.855     1.893    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y46          SRLC32E                                      r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.370     1.522    
    SLICE_X4Y46          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.705    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_Design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.960%)  route 0.192ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.580     1.499    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.128     1.627 r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.192     1.820    Block_Design_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  Block_Design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.895     1.933    Block_Design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Block_Design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.815    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                     -0.054     1.761    Block_Design_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_Design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.794%)  route 0.194ns (60.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.580     1.499    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.128     1.627 r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.194     1.821    Block_Design_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  Block_Design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.895     1.933    Block_Design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Block_Design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.815    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.762    Block_Design_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.586     1.505    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y42          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[10]/Q
                         net (fo=1, routed)           0.056     1.702    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[10]
    SLICE_X4Y42          SRLC32E                                      r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.854     1.892    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y42          SRLC32E                                      r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.373     1.518    
    SLICE_X4Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.635    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.685%)  route 0.243ns (63.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.586     1.505    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/Q
                         net (fo=1, routed)           0.243     1.890    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[20]
    SLICE_X3Y51          FDRE                                         r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.851     1.889    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y51          FDRE                                         r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                         clock pessimism             -0.118     1.771    
    SLICE_X3Y51          FDRE (Hold_fdre_C_D)         0.046     1.817    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.079%)  route 0.104ns (44.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.582     1.501    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y51          FDRE                                         r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.128     1.629 r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.104     1.734    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X4Y50          SRL16E                                       r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.851     1.889    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y50          SRL16E                                       r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.371     1.517    
    SLICE_X4Y50          SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.647    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_Design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.581%)  route 0.279ns (66.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.580     1.499    Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.279     1.919    Block_Design_i/processing_system7_0/inst/M_AXI_GP0_BID[2]
    PS7_X0Y0             PS7                                          r  Block_Design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.895     1.933    Block_Design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Block_Design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.815    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[2])
                                                      0.000     1.815    Block_Design_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X6Y46     Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X5Y45     Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/slv_reg1_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X0Y48     Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/slv_reg1_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X5Y45     Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/slv_reg1_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X5Y45     Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/slv_reg1_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X5Y45     Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/slv_reg1_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X2Y46     Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X2Y46     Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/slv_reg1_reg[17]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X2Y46     Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/slv_reg1_reg[18]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40     Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40     Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40     Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40     Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y40     Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40     Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40     Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40     Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40     Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y41     Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40     Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40     Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40     Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40     Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y41     Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y41     Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y43     Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y41     Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y41     Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y41     Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        5.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.826ns  (required time - arrival time)
  Source:                 Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.825ns  (logic 0.890ns (23.267%)  route 2.935ns (76.733%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 13.260 - 10.000 ) 
    Source Clock Delay      (SCD):    3.696ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911     1.911    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.012 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.684     3.696    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X12Y43         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.518     4.214 f  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[16]/Q
                         net (fo=2, routed)           0.925     5.139    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]
    SLICE_X14Y41         LUT5 (Prop_lut5_I2_O)        0.124     5.263 f  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]_i_7/O
                         net (fo=17, routed)          0.919     6.182    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]_i_7_n_0
    SLICE_X12Y42         LUT5 (Prop_lut5_I0_O)        0.124     6.306 f  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_i_3/O
                         net (fo=4, routed)           0.593     6.899    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_i_3_n_0
    SLICE_X12Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters[0]_i_1/O
                         net (fo=16, routed)          0.499     7.521    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters[0]_i_1_n_0
    SLICE_X10Y41         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.659    11.659    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.750 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.509    13.260    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X10Y41         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[12]/C
                         clock pessimism              0.411    13.670    
                         clock uncertainty           -0.154    13.516    
    SLICE_X10Y41         FDRE (Setup_fdre_C_CE)      -0.169    13.347    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[12]
  -------------------------------------------------------------------
                         required time                         13.347    
                         arrival time                          -7.521    
  -------------------------------------------------------------------
                         slack                                  5.826    

Slack (MET) :             5.826ns  (required time - arrival time)
  Source:                 Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.825ns  (logic 0.890ns (23.267%)  route 2.935ns (76.733%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 13.260 - 10.000 ) 
    Source Clock Delay      (SCD):    3.696ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911     1.911    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.012 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.684     3.696    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X12Y43         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.518     4.214 f  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[16]/Q
                         net (fo=2, routed)           0.925     5.139    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]
    SLICE_X14Y41         LUT5 (Prop_lut5_I2_O)        0.124     5.263 f  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]_i_7/O
                         net (fo=17, routed)          0.919     6.182    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]_i_7_n_0
    SLICE_X12Y42         LUT5 (Prop_lut5_I0_O)        0.124     6.306 f  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_i_3/O
                         net (fo=4, routed)           0.593     6.899    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_i_3_n_0
    SLICE_X12Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters[0]_i_1/O
                         net (fo=16, routed)          0.499     7.521    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters[0]_i_1_n_0
    SLICE_X10Y41         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.659    11.659    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.750 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.509    13.260    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X10Y41         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[13]/C
                         clock pessimism              0.411    13.670    
                         clock uncertainty           -0.154    13.516    
    SLICE_X10Y41         FDRE (Setup_fdre_C_CE)      -0.169    13.347    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[13]
  -------------------------------------------------------------------
                         required time                         13.347    
                         arrival time                          -7.521    
  -------------------------------------------------------------------
                         slack                                  5.826    

Slack (MET) :             5.826ns  (required time - arrival time)
  Source:                 Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.825ns  (logic 0.890ns (23.267%)  route 2.935ns (76.733%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 13.260 - 10.000 ) 
    Source Clock Delay      (SCD):    3.696ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911     1.911    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.012 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.684     3.696    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X12Y43         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.518     4.214 f  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[16]/Q
                         net (fo=2, routed)           0.925     5.139    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]
    SLICE_X14Y41         LUT5 (Prop_lut5_I2_O)        0.124     5.263 f  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]_i_7/O
                         net (fo=17, routed)          0.919     6.182    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]_i_7_n_0
    SLICE_X12Y42         LUT5 (Prop_lut5_I0_O)        0.124     6.306 f  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_i_3/O
                         net (fo=4, routed)           0.593     6.899    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_i_3_n_0
    SLICE_X12Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters[0]_i_1/O
                         net (fo=16, routed)          0.499     7.521    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters[0]_i_1_n_0
    SLICE_X10Y41         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.659    11.659    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.750 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.509    13.260    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X10Y41         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[14]/C
                         clock pessimism              0.411    13.670    
                         clock uncertainty           -0.154    13.516    
    SLICE_X10Y41         FDRE (Setup_fdre_C_CE)      -0.169    13.347    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[14]
  -------------------------------------------------------------------
                         required time                         13.347    
                         arrival time                          -7.521    
  -------------------------------------------------------------------
                         slack                                  5.826    

Slack (MET) :             5.826ns  (required time - arrival time)
  Source:                 Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.825ns  (logic 0.890ns (23.267%)  route 2.935ns (76.733%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 13.260 - 10.000 ) 
    Source Clock Delay      (SCD):    3.696ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911     1.911    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.012 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.684     3.696    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X12Y43         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.518     4.214 f  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[16]/Q
                         net (fo=2, routed)           0.925     5.139    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]
    SLICE_X14Y41         LUT5 (Prop_lut5_I2_O)        0.124     5.263 f  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]_i_7/O
                         net (fo=17, routed)          0.919     6.182    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]_i_7_n_0
    SLICE_X12Y42         LUT5 (Prop_lut5_I0_O)        0.124     6.306 f  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_i_3/O
                         net (fo=4, routed)           0.593     6.899    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_i_3_n_0
    SLICE_X12Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters[0]_i_1/O
                         net (fo=16, routed)          0.499     7.521    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters[0]_i_1_n_0
    SLICE_X10Y41         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.659    11.659    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.750 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.509    13.260    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X10Y41         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[15]/C
                         clock pessimism              0.411    13.670    
                         clock uncertainty           -0.154    13.516    
    SLICE_X10Y41         FDRE (Setup_fdre_C_CE)      -0.169    13.347    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[15]
  -------------------------------------------------------------------
                         required time                         13.347    
                         arrival time                          -7.521    
  -------------------------------------------------------------------
                         slack                                  5.826    

Slack (MET) :             5.835ns  (required time - arrival time)
  Source:                 Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 0.890ns (23.335%)  route 2.924ns (76.665%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.258ns = ( 13.258 - 10.000 ) 
    Source Clock Delay      (SCD):    3.696ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911     1.911    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.012 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.684     3.696    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X12Y43         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.518     4.214 f  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[16]/Q
                         net (fo=2, routed)           0.925     5.139    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]
    SLICE_X14Y41         LUT5 (Prop_lut5_I2_O)        0.124     5.263 f  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]_i_7/O
                         net (fo=17, routed)          0.919     6.182    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]_i_7_n_0
    SLICE_X12Y42         LUT5 (Prop_lut5_I0_O)        0.124     6.306 f  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_i_3/O
                         net (fo=4, routed)           0.593     6.899    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_i_3_n_0
    SLICE_X12Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters[0]_i_1/O
                         net (fo=16, routed)          0.488     7.510    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters[0]_i_1_n_0
    SLICE_X10Y38         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.659    11.659    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.750 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.507    13.258    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X10Y38         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[0]/C
                         clock pessimism              0.411    13.668    
                         clock uncertainty           -0.154    13.514    
    SLICE_X10Y38         FDRE (Setup_fdre_C_CE)      -0.169    13.345    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[0]
  -------------------------------------------------------------------
                         required time                         13.345    
                         arrival time                          -7.510    
  -------------------------------------------------------------------
                         slack                                  5.835    

Slack (MET) :             5.835ns  (required time - arrival time)
  Source:                 Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 0.890ns (23.335%)  route 2.924ns (76.665%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.258ns = ( 13.258 - 10.000 ) 
    Source Clock Delay      (SCD):    3.696ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911     1.911    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.012 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.684     3.696    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X12Y43         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.518     4.214 f  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[16]/Q
                         net (fo=2, routed)           0.925     5.139    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]
    SLICE_X14Y41         LUT5 (Prop_lut5_I2_O)        0.124     5.263 f  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]_i_7/O
                         net (fo=17, routed)          0.919     6.182    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]_i_7_n_0
    SLICE_X12Y42         LUT5 (Prop_lut5_I0_O)        0.124     6.306 f  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_i_3/O
                         net (fo=4, routed)           0.593     6.899    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_i_3_n_0
    SLICE_X12Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters[0]_i_1/O
                         net (fo=16, routed)          0.488     7.510    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters[0]_i_1_n_0
    SLICE_X10Y38         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.659    11.659    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.750 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.507    13.258    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X10Y38         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[1]/C
                         clock pessimism              0.411    13.668    
                         clock uncertainty           -0.154    13.514    
    SLICE_X10Y38         FDRE (Setup_fdre_C_CE)      -0.169    13.345    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[1]
  -------------------------------------------------------------------
                         required time                         13.345    
                         arrival time                          -7.510    
  -------------------------------------------------------------------
                         slack                                  5.835    

Slack (MET) :             5.835ns  (required time - arrival time)
  Source:                 Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 0.890ns (23.335%)  route 2.924ns (76.665%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.258ns = ( 13.258 - 10.000 ) 
    Source Clock Delay      (SCD):    3.696ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911     1.911    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.012 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.684     3.696    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X12Y43         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.518     4.214 f  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[16]/Q
                         net (fo=2, routed)           0.925     5.139    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]
    SLICE_X14Y41         LUT5 (Prop_lut5_I2_O)        0.124     5.263 f  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]_i_7/O
                         net (fo=17, routed)          0.919     6.182    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]_i_7_n_0
    SLICE_X12Y42         LUT5 (Prop_lut5_I0_O)        0.124     6.306 f  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_i_3/O
                         net (fo=4, routed)           0.593     6.899    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_i_3_n_0
    SLICE_X12Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters[0]_i_1/O
                         net (fo=16, routed)          0.488     7.510    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters[0]_i_1_n_0
    SLICE_X10Y38         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.659    11.659    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.750 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.507    13.258    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X10Y38         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[2]/C
                         clock pessimism              0.411    13.668    
                         clock uncertainty           -0.154    13.514    
    SLICE_X10Y38         FDRE (Setup_fdre_C_CE)      -0.169    13.345    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[2]
  -------------------------------------------------------------------
                         required time                         13.345    
                         arrival time                          -7.510    
  -------------------------------------------------------------------
                         slack                                  5.835    

Slack (MET) :             5.835ns  (required time - arrival time)
  Source:                 Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 0.890ns (23.335%)  route 2.924ns (76.665%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.258ns = ( 13.258 - 10.000 ) 
    Source Clock Delay      (SCD):    3.696ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911     1.911    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.012 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.684     3.696    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X12Y43         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.518     4.214 f  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[16]/Q
                         net (fo=2, routed)           0.925     5.139    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]
    SLICE_X14Y41         LUT5 (Prop_lut5_I2_O)        0.124     5.263 f  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]_i_7/O
                         net (fo=17, routed)          0.919     6.182    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]_i_7_n_0
    SLICE_X12Y42         LUT5 (Prop_lut5_I0_O)        0.124     6.306 f  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_i_3/O
                         net (fo=4, routed)           0.593     6.899    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_i_3_n_0
    SLICE_X12Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters[0]_i_1/O
                         net (fo=16, routed)          0.488     7.510    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters[0]_i_1_n_0
    SLICE_X10Y38         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.659    11.659    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.750 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.507    13.258    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X10Y38         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[3]/C
                         clock pessimism              0.411    13.668    
                         clock uncertainty           -0.154    13.514    
    SLICE_X10Y38         FDRE (Setup_fdre_C_CE)      -0.169    13.345    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[3]
  -------------------------------------------------------------------
                         required time                         13.345    
                         arrival time                          -7.510    
  -------------------------------------------------------------------
                         slack                                  5.835    

Slack (MET) :             5.959ns  (required time - arrival time)
  Source:                 Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.890ns (24.117%)  route 2.800ns (75.883%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.259ns = ( 13.259 - 10.000 ) 
    Source Clock Delay      (SCD):    3.696ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911     1.911    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.012 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.684     3.696    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X12Y43         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.518     4.214 f  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[16]/Q
                         net (fo=2, routed)           0.925     5.139    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]
    SLICE_X14Y41         LUT5 (Prop_lut5_I2_O)        0.124     5.263 f  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]_i_7/O
                         net (fo=17, routed)          0.919     6.182    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]_i_7_n_0
    SLICE_X12Y42         LUT5 (Prop_lut5_I0_O)        0.124     6.306 f  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_i_3/O
                         net (fo=4, routed)           0.593     6.899    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_i_3_n_0
    SLICE_X12Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters[0]_i_1/O
                         net (fo=16, routed)          0.364     7.387    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters[0]_i_1_n_0
    SLICE_X10Y40         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.659    11.659    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.750 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.508    13.259    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X10Y40         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[10]/C
                         clock pessimism              0.411    13.669    
                         clock uncertainty           -0.154    13.515    
    SLICE_X10Y40         FDRE (Setup_fdre_C_CE)      -0.169    13.346    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[10]
  -------------------------------------------------------------------
                         required time                         13.346    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                  5.959    

Slack (MET) :             5.959ns  (required time - arrival time)
  Source:                 Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.890ns (24.117%)  route 2.800ns (75.883%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.259ns = ( 13.259 - 10.000 ) 
    Source Clock Delay      (SCD):    3.696ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911     1.911    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.012 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.684     3.696    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X12Y43         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.518     4.214 f  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[16]/Q
                         net (fo=2, routed)           0.925     5.139    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]
    SLICE_X14Y41         LUT5 (Prop_lut5_I2_O)        0.124     5.263 f  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]_i_7/O
                         net (fo=17, routed)          0.919     6.182    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count[16]_i_7_n_0
    SLICE_X12Y42         LUT5 (Prop_lut5_I0_O)        0.124     6.306 f  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_i_3/O
                         net (fo=4, routed)           0.593     6.899    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_i_3_n_0
    SLICE_X12Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters[0]_i_1/O
                         net (fo=16, routed)          0.364     7.387    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters[0]_i_1_n_0
    SLICE_X10Y40         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.659    11.659    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.750 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.508    13.259    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X10Y40         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[11]/C
                         clock pessimism              0.411    13.669    
                         clock uncertainty           -0.154    13.515    
    SLICE_X10Y40         FDRE (Setup_fdre_C_CE)      -0.169    13.346    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[11]
  -------------------------------------------------------------------
                         required time                         13.346    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                  5.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.843%)  route 0.135ns (45.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.818ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.566     1.441    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X10Y39         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[6]/Q
                         net (fo=3, routed)           0.135     1.740    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[6]
    SLICE_X11Y40         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.954     0.954    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.983 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.835     1.818    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X11Y40         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[6]/C
                         clock pessimism             -0.360     1.458    
    SLICE_X11Y40         FDRE (Hold_fdre_C_D)         0.070     1.528    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.409%)  route 0.137ns (45.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.818ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.566     1.441    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X10Y39         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[4]/Q
                         net (fo=3, routed)           0.137     1.742    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[4]
    SLICE_X11Y41         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.954     0.954    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.983 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.835     1.818    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X11Y41         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[4]/C
                         clock pessimism             -0.360     1.458    
    SLICE_X11Y41         FDRE (Hold_fdre_C_D)         0.070     1.528    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.886%)  route 0.146ns (47.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.818ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.567     1.442    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X10Y41         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[12]/Q
                         net (fo=3, routed)           0.146     1.752    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[12]
    SLICE_X8Y41          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.954     0.954    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.983 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.835     1.818    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X8Y41          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[12]/C
                         clock pessimism             -0.341     1.477    
    SLICE_X8Y41          FDRE (Hold_fdre_C_D)         0.059     1.536    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.255%)  route 0.156ns (48.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.818ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.567     1.442    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X10Y41         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[14]/Q
                         net (fo=3, routed)           0.156     1.762    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[14]
    SLICE_X8Y41          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.954     0.954    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.983 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.835     1.818    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X8Y41          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[14]/C
                         clock pessimism             -0.341     1.477    
    SLICE_X8Y41          FDRE (Hold_fdre_C_D)         0.063     1.540    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.170%)  route 0.139ns (45.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.818ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.567     1.442    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X10Y40         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[10]/Q
                         net (fo=3, routed)           0.139     1.745    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[10]
    SLICE_X11Y40         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.954     0.954    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.983 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.835     1.818    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X11Y40         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[10]/C
                         clock pessimism             -0.363     1.455    
    SLICE_X11Y40         FDRE (Hold_fdre_C_D)         0.066     1.521    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/echo_unsynced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/echo_synced_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.059%)  route 0.116ns (43.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.817ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.566     1.441    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X12Y38         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/echo_unsynced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.148     1.589 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/echo_unsynced_reg/Q
                         net (fo=1, routed)           0.116     1.705    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/echo_unsynced
    SLICE_X12Y38         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/echo_synced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.954     0.954    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.983 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.834     1.817    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X12Y38         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/echo_synced_reg/C
                         clock pessimism             -0.376     1.441    
    SLICE_X12Y38         FDRE (Hold_fdre_C_D)         0.006     1.447    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/echo_synced_reg
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.672%)  route 0.180ns (52.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.818ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.566     1.441    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X10Y39         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[5]/Q
                         net (fo=3, routed)           0.180     1.785    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[5]
    SLICE_X11Y41         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.954     0.954    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.983 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.835     1.818    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X11Y41         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[5]/C
                         clock pessimism             -0.360     1.458    
    SLICE_X11Y41         FDRE (Hold_fdre_C_D)         0.066     1.524    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.588%)  route 0.188ns (53.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.818ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.566     1.441    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X10Y38         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[0]/Q
                         net (fo=3, routed)           0.188     1.793    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[0]
    SLICE_X11Y40         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.954     0.954    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.983 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.835     1.818    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X11Y40         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[0]/C
                         clock pessimism             -0.360     1.458    
    SLICE_X11Y40         FDRE (Hold_fdre_C_D)         0.070     1.528    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.817ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.566     1.441    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X12Y38         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_reg/Q
                         net (fo=2, routed)           0.177     1.781    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger
    SLICE_X12Y38         LUT5 (Prop_lut5_I4_O)        0.045     1.826 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_i_1/O
                         net (fo=1, routed)           0.000     1.826    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_i_1_n_0
    SLICE_X12Y38         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.954     0.954    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.983 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.834     1.817    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X12Y38         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_reg/C
                         clock pessimism             -0.376     1.441    
    SLICE_X12Y38         FDRE (Hold_fdre_C_D)         0.120     1.561    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/trigger_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.707%)  route 0.137ns (33.293%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.818ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.567     1.442    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X10Y40         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[10]/Q
                         net (fo=3, routed)           0.137     1.743    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[10]
    SLICE_X10Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.853 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.853    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[8]_i_1_n_5
    SLICE_X10Y40         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.954     0.954    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.983 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.835     1.818    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X10Y40         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[10]/C
                         clock pessimism             -0.376     1.442    
    SLICE_X10Y40         FDRE (Hold_fdre_C_D)         0.134     1.576    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y38    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y40    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y40    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y41    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y41    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y41    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y42    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y39    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/echo_last_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y38    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/echo_synced_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y38    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y40    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y40    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y41    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y41    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y41    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/centimeters_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y39    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/echo_last_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y38    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/echo_synced_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y38    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/echo_unsynced_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y40    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y42    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y43    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y43    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y43    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y43    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y40    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y40    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y40    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y41    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y41    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/count_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.352ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.551ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.352ns  (required time - arrival time)
  Source:                 Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_1 rise@10.000ns)
  Data Path Delay:        4.054ns  (logic 0.642ns (15.837%)  route 3.412ns (84.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.359ns = ( 23.359 - 20.000 ) 
    Source Clock Delay      (SCD):    3.695ns = ( 13.695 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911    11.911    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    12.012 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.683    13.695    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X10Y42         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.518    14.213 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[7]/Q
                         net (fo=1, routed)           3.412    17.625    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/sonar_out[7]
    SLICE_X8Y42          LUT6 (Prop_lut6_I1_O)        0.124    17.749 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000    17.749    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X8Y42          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.509    23.359    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y42          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000    23.359    
                         clock uncertainty           -0.337    23.022    
    SLICE_X8Y42          FDRE (Setup_fdre_C_D)        0.079    23.101    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         23.101    
                         arrival time                         -17.749    
  -------------------------------------------------------------------
                         slack                                  5.352    

Slack (MET) :             5.415ns  (required time - arrival time)
  Source:                 Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_1 rise@10.000ns)
  Data Path Delay:        3.988ns  (logic 0.642ns (16.099%)  route 3.346ns (83.901%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.404ns = ( 23.404 - 20.000 ) 
    Source Clock Delay      (SCD):    3.695ns = ( 13.695 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911    11.911    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    12.012 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.683    13.695    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X8Y41          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.518    14.213 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[14]/Q
                         net (fo=1, routed)           3.346    17.559    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/sonar_out[14]
    SLICE_X3Y44          LUT6 (Prop_lut6_I1_O)        0.124    17.683 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000    17.683    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X3Y44          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.554    23.404    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y44          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism              0.000    23.404    
                         clock uncertainty           -0.337    23.067    
    SLICE_X3Y44          FDRE (Setup_fdre_C_D)        0.031    23.098    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         23.098    
                         arrival time                         -17.683    
  -------------------------------------------------------------------
                         slack                                  5.415    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_1 rise@10.000ns)
  Data Path Delay:        3.949ns  (logic 0.642ns (16.256%)  route 3.307ns (83.744%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.403ns = ( 23.403 - 20.000 ) 
    Source Clock Delay      (SCD):    3.695ns = ( 13.695 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911    11.911    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    12.012 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.683    13.695    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X10Y42         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.518    14.213 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[11]/Q
                         net (fo=1, routed)           3.307    17.520    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/sonar_out[11]
    SLICE_X5Y42          LUT6 (Prop_lut6_I1_O)        0.124    17.644 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000    17.644    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X5Y42          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.553    23.403    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y42          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.000    23.403    
                         clock uncertainty           -0.337    23.066    
    SLICE_X5Y42          FDRE (Setup_fdre_C_D)        0.031    23.097    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         23.097    
                         arrival time                         -17.644    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.454ns  (required time - arrival time)
  Source:                 Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_1 rise@10.000ns)
  Data Path Delay:        3.950ns  (logic 0.580ns (14.685%)  route 3.370ns (85.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.404ns = ( 23.404 - 20.000 ) 
    Source Clock Delay      (SCD):    3.695ns = ( 13.695 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911    11.911    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    12.012 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.683    13.695    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X9Y41          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.456    14.151 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[15]/Q
                         net (fo=1, routed)           3.370    17.521    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/sonar_out[15]
    SLICE_X3Y44          LUT6 (Prop_lut6_I1_O)        0.124    17.645 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000    17.645    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X3Y44          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.554    23.404    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y44          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.000    23.404    
                         clock uncertainty           -0.337    23.067    
    SLICE_X3Y44          FDRE (Setup_fdre_C_D)        0.032    23.099    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         23.099    
                         arrival time                         -17.645    
  -------------------------------------------------------------------
                         slack                                  5.454    

Slack (MET) :             5.640ns  (required time - arrival time)
  Source:                 Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_1 rise@10.000ns)
  Data Path Delay:        3.763ns  (logic 0.642ns (17.062%)  route 3.121ns (82.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.404ns = ( 23.404 - 20.000 ) 
    Source Clock Delay      (SCD):    3.695ns = ( 13.695 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911    11.911    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    12.012 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.683    13.695    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X8Y41          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.518    14.213 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[13]/Q
                         net (fo=1, routed)           3.121    17.334    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/sonar_out[13]
    SLICE_X3Y44          LUT6 (Prop_lut6_I1_O)        0.124    17.458 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000    17.458    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X3Y44          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.554    23.404    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y44          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism              0.000    23.404    
                         clock uncertainty           -0.337    23.067    
    SLICE_X3Y44          FDRE (Setup_fdre_C_D)        0.031    23.098    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         23.098    
                         arrival time                         -17.458    
  -------------------------------------------------------------------
                         slack                                  5.640    

Slack (MET) :             5.652ns  (required time - arrival time)
  Source:                 Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_1 rise@10.000ns)
  Data Path Delay:        3.754ns  (logic 0.580ns (15.451%)  route 3.174ns (84.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.358ns = ( 23.358 - 20.000 ) 
    Source Clock Delay      (SCD):    3.694ns = ( 13.694 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911    11.911    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    12.012 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.682    13.694    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X11Y40         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456    14.150 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[0]/Q
                         net (fo=1, routed)           3.174    17.324    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/sonar_out[0]
    SLICE_X6Y41          LUT6 (Prop_lut6_I1_O)        0.124    17.448 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000    17.448    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X6Y41          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.508    23.358    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y41          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000    23.358    
                         clock uncertainty           -0.337    23.021    
    SLICE_X6Y41          FDRE (Setup_fdre_C_D)        0.079    23.100    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         23.100    
                         arrival time                         -17.448    
  -------------------------------------------------------------------
                         slack                                  5.652    

Slack (MET) :             5.681ns  (required time - arrival time)
  Source:                 Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_1 rise@10.000ns)
  Data Path Delay:        3.725ns  (logic 0.580ns (15.572%)  route 3.145ns (84.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.358ns = ( 23.358 - 20.000 ) 
    Source Clock Delay      (SCD):    3.694ns = ( 13.694 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911    11.911    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    12.012 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.682    13.694    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X11Y40         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456    14.150 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[6]/Q
                         net (fo=1, routed)           3.145    17.295    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/sonar_out[6]
    SLICE_X6Y41          LUT6 (Prop_lut6_I1_O)        0.124    17.419 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000    17.419    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X6Y41          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.508    23.358    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y41          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000    23.358    
                         clock uncertainty           -0.337    23.021    
    SLICE_X6Y41          FDRE (Setup_fdre_C_D)        0.079    23.100    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         23.100    
                         arrival time                         -17.419    
  -------------------------------------------------------------------
                         slack                                  5.681    

Slack (MET) :             5.734ns  (required time - arrival time)
  Source:                 Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_1 rise@10.000ns)
  Data Path Delay:        3.674ns  (logic 0.580ns (15.787%)  route 3.094ns (84.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.359ns = ( 23.359 - 20.000 ) 
    Source Clock Delay      (SCD):    3.695ns = ( 13.695 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911    11.911    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    12.012 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.683    13.695    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X11Y41         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.456    14.151 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[4]/Q
                         net (fo=1, routed)           3.094    17.245    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/sonar_out[4]
    SLICE_X8Y42          LUT6 (Prop_lut6_I1_O)        0.124    17.369 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000    17.369    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X8Y42          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.509    23.359    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y42          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.000    23.359    
                         clock uncertainty           -0.337    23.022    
    SLICE_X8Y42          FDRE (Setup_fdre_C_D)        0.081    23.103    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         23.103    
                         arrival time                         -17.369    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             5.785ns  (required time - arrival time)
  Source:                 Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_1 rise@10.000ns)
  Data Path Delay:        3.615ns  (logic 0.642ns (17.757%)  route 2.973ns (82.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.404ns = ( 23.404 - 20.000 ) 
    Source Clock Delay      (SCD):    3.695ns = ( 13.695 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911    11.911    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    12.012 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.683    13.695    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X8Y41          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.518    14.213 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[12]/Q
                         net (fo=1, routed)           2.973    17.187    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/sonar_out[12]
    SLICE_X3Y44          LUT6 (Prop_lut6_I1_O)        0.124    17.311 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000    17.311    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X3Y44          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.554    23.404    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y44          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.000    23.404    
                         clock uncertainty           -0.337    23.067    
    SLICE_X3Y44          FDRE (Setup_fdre_C_D)        0.029    23.096    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         23.096    
                         arrival time                         -17.311    
  -------------------------------------------------------------------
                         slack                                  5.785    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_1 rise@10.000ns)
  Data Path Delay:        3.582ns  (logic 0.580ns (16.191%)  route 3.002ns (83.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.358ns = ( 23.358 - 20.000 ) 
    Source Clock Delay      (SCD):    3.695ns = ( 13.695 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911    11.911    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    12.012 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.683    13.695    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X9Y41          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.456    14.151 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[3]/Q
                         net (fo=1, routed)           3.002    17.153    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/sonar_out[3]
    SLICE_X6Y41          LUT6 (Prop_lut6_I1_O)        0.124    17.277 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000    17.277    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X6Y41          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.508    23.358    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y41          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000    23.358    
                         clock uncertainty           -0.337    23.021    
    SLICE_X6Y41          FDRE (Setup_fdre_C_D)        0.081    23.102    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         23.102    
                         arrival time                         -17.277    
  -------------------------------------------------------------------
                         slack                                  5.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.429ns  (logic 0.186ns (13.016%)  route 1.243ns (86.984%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.567     1.442    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X11Y40         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[10]/Q
                         net (fo=1, routed)           1.243     2.826    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/sonar_out[10]
    SLICE_X5Y42          LUT6 (Prop_lut6_I1_O)        0.045     2.871 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     2.871    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X5Y42          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.854     1.892    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y42          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.000     1.892    
                         clock uncertainty            0.337     2.229    
    SLICE_X5Y42          FDRE (Hold_fdre_C_D)         0.091     2.320    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.871    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.186ns (12.833%)  route 1.263ns (87.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.567     1.442    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X9Y41          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[2]/Q
                         net (fo=1, routed)           1.263     2.846    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/sonar_out[2]
    SLICE_X8Y42          LUT6 (Prop_lut6_I1_O)        0.045     2.891 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     2.891    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X8Y42          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.835     1.873    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y42          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000     1.873    
                         clock uncertainty            0.337     2.210    
    SLICE_X8Y42          FDRE (Hold_fdre_C_D)         0.120     2.330    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.330    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.186ns (12.800%)  route 1.267ns (87.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.567     1.442    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X9Y41          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[3]/Q
                         net (fo=1, routed)           1.267     2.850    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/sonar_out[3]
    SLICE_X6Y41          LUT6 (Prop_lut6_I1_O)        0.045     2.895 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     2.895    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X6Y41          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.835     1.873    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y41          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000     1.873    
                         clock uncertainty            0.337     2.210    
    SLICE_X6Y41          FDRE (Hold_fdre_C_D)         0.121     2.331    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.331    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.186ns (12.854%)  route 1.261ns (87.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.567     1.442    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X11Y41         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[8]/Q
                         net (fo=1, routed)           1.261     2.844    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/sonar_out[8]
    SLICE_X3Y45          LUT6 (Prop_lut6_I1_O)        0.045     2.889 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     2.889    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X3Y45          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.855     1.893    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y45          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.000     1.893    
                         clock uncertainty            0.337     2.230    
    SLICE_X3Y45          FDRE (Hold_fdre_C_D)         0.092     2.322    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.322    
                         arrival time                           2.889    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.186ns (12.697%)  route 1.279ns (87.303%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.567     1.442    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X11Y41         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[5]/Q
                         net (fo=1, routed)           1.279     2.862    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/sonar_out[5]
    SLICE_X8Y42          LUT6 (Prop_lut6_I1_O)        0.045     2.907 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     2.907    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X8Y42          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.835     1.873    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y42          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000     1.873    
                         clock uncertainty            0.337     2.210    
    SLICE_X8Y42          FDRE (Hold_fdre_C_D)         0.121     2.331    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.331    
                         arrival time                           2.907    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.186ns (12.585%)  route 1.292ns (87.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.567     1.442    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X11Y41         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[9]/Q
                         net (fo=1, routed)           1.292     2.875    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/sonar_out[9]
    SLICE_X2Y45          LUT6 (Prop_lut6_I1_O)        0.045     2.920 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     2.920    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X2Y45          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.855     1.893    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y45          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.000     1.893    
                         clock uncertainty            0.337     2.230    
    SLICE_X2Y45          FDRE (Hold_fdre_C_D)         0.092     2.322    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.322    
                         arrival time                           2.920    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.484ns  (logic 0.209ns (14.086%)  route 1.275ns (85.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.567     1.442    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X8Y41          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.164     1.606 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[13]/Q
                         net (fo=1, routed)           1.275     2.880    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/sonar_out[13]
    SLICE_X3Y44          LUT6 (Prop_lut6_I1_O)        0.045     2.925 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     2.925    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X3Y44          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.855     1.893    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y44          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism              0.000     1.893    
                         clock uncertainty            0.337     2.230    
    SLICE_X3Y44          FDRE (Hold_fdre_C_D)         0.092     2.322    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.322    
                         arrival time                           2.925    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.186ns (12.360%)  route 1.319ns (87.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.567     1.442    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X11Y41         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[4]/Q
                         net (fo=1, routed)           1.319     2.902    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/sonar_out[4]
    SLICE_X8Y42          LUT6 (Prop_lut6_I1_O)        0.045     2.947 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     2.947    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X8Y42          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.835     1.873    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y42          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.000     1.873    
                         clock uncertainty            0.337     2.210    
    SLICE_X8Y42          FDRE (Hold_fdre_C_D)         0.121     2.331    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.331    
                         arrival time                           2.947    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.516ns  (logic 0.186ns (12.272%)  route 1.330ns (87.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.567     1.442    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X11Y40         FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[6]/Q
                         net (fo=1, routed)           1.330     2.912    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/sonar_out[6]
    SLICE_X6Y41          LUT6 (Prop_lut6_I1_O)        0.045     2.957 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     2.957    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X6Y41          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.835     1.873    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y41          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000     1.873    
                         clock uncertainty            0.337     2.210    
    SLICE_X6Y41          FDRE (Hold_fdre_C_D)         0.121     2.331    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.331    
                         arrival time                           2.957    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.528ns  (logic 0.186ns (12.170%)  route 1.342ns (87.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.567     1.442    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/clk
    SLICE_X9Y41          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_HC_SR04/sonar_out_reg[1]/Q
                         net (fo=1, routed)           1.342     2.925    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/sonar_out[1]
    SLICE_X6Y41          LUT6 (Prop_lut6_I1_O)        0.045     2.970 r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     2.970    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X6Y41          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Block_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    Block_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  Block_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.835     1.873    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y41          FDRE                                         r  Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000     1.873    
                         clock uncertainty            0.337     2.210    
    SLICE_X6Y41          FDRE (Hold_fdre_C_D)         0.120     2.330    Block_Design_i/Ultrasonic_IP_0/U0/Ultrasonic_IP_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.330    
                         arrival time                           2.970    
  -------------------------------------------------------------------
                         slack                                  0.640    





