vhdl xpm  \
"C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_VCOMP.vhd" \

vhdl xil_defaultlib  \
"../../../Arbitrary_Waveform_Generator.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_sim_netlist.vhdl" \
"../../../Arbitrary_Waveform_Generator.srcs/sources_1/new/clock_main.vhd" \
"../../../Arbitrary_Waveform_Generator.srcs/sim_1/new/testbench.vhd" \

# Do not sort compile order
nosort
