Vivado Simulator 2020.2
Time resolution is 1 ps
Xilinx AXI4STREAM VIP Found at Path: tb_ema.DUT.bd_ema_i.axi4stream_vip_0.inst
Xilinx AXI4STREAM VIP Found at Path: tb_ema.DUT.bd_ema_i.axi4stream_vip_1.inst
Simulation Setup
Holding Reset
INFO: [Slave VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::run_phase .Block2118_8.ACTIVE) 410000.0 ps : run()
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::run_phase .Block2968_26.ACTIVE) 410000.0 ps : run()
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_next_ready_item .GNI) 410000.0 ps : get_next_ready_gen:
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_next_ready_item .GNI) 410000.0 ps : 
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
Ready_gen               
  Policy                   XIL_AXI4STREAM_READY_GEN_NO_BACKPRESSURE
  Use Variable Ranges        XIL_AXI4STREAM_FALSE
  Max Low Time                        0
  Min Low Time                        0
  Max High Time                       1
  Min High Time                       1
  Max Event Count                     1
  Min Event Count                     1
  Event Cycle Count Reset          2000
  Low Time                            0
  High Time                           1
  Event Count                         1
-------------------------------------------------------
INFO: [Master VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::run_phase .Block2118_1.ACTIVE) 410000.0 ps : run()
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::run_phase .Block2712_14.ACTIVE) 410000.0 ps : run()
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 430000.0 ps : Changing ready_gen policy:
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 430000.0 ps : 
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
Ready_gen               
  Policy                   XIL_AXI4STREAM_READY_GEN_NO_BACKPRESSURE
  Use Variable Ranges        XIL_AXI4STREAM_FALSE
  Max Low Time                        0
  Min Low Time                        0
  Max High Time                       1
  Min High Time                       1
  Max Event Count                     1
  Min Event Count                     1
  Event Cycle Count Reset          2000
  Low Time                            0
  High Time                           1
  Event Count                         1
-------------------------------------------------------
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 430000.0 ps : get_low_time   0
Starting Simulation
Writing Data: 00000064
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 690001.0 ps : Put transaction:
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 690001.0 ps : -------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: 64 
    Byte[  1]:                   data: 00 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE) 710000.0 ps : Backpressure detected:   1 cycles
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 710001.0 ps : get_low_time   0
INFO: [Slave VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 710001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00011011
  LAST                           0x0
  PAYLOAD                        4
    Byte[  0]:                   data: 07  keep: 1 
    Byte[  1]:                   data: 03  keep: 1 
    Byte[  2]:                   data: 00  keep: 1 
    Byte[  3]:                   data: 00  keep: 1 
-------------------------------------------------------
INFO: [Master VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 710001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: 64 
    Byte[  1]:                   data: 00 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
Read Data: 00000307
Writing Data: 000000c8
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 1110001.0 ps : Put transaction:
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 1110001.0 ps : -------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: c8 
    Byte[  1]:                   data: 00 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE) 1130000.0 ps : Backpressure detected:   1 cycles
INFO: [Slave VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 1130001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00011011
  LAST                           0x0
  PAYLOAD                        4
    Byte[  0]:                   data: f7  keep: 1 
    Byte[  1]:                   data: 01  keep: 1 
    Byte[  2]:                   data: 00  keep: 1 
    Byte[  3]:                   data: 00  keep: 1 
-------------------------------------------------------
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 1130001.0 ps : get_low_time   0
INFO: [Master VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 1130001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: c8 
    Byte[  1]:                   data: 00 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
Read Data: 000001f7
Fatal: Bad Test Response: 000001f7 != 00000276
Time: 1130001 ps  Iteration: 0  Process: /tb_ema/Initial141_174  Scope: tb_ema  File: /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/tb_ema.sv Line: 183
$finish called at time : 1130001 ps : File "/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/tb_ema.sv" Line 183
