{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1734923580887 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734923580887 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 23 11:13:00 2024 " "Processing started: Mon Dec 23 11:13:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734923580887 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1734923580887 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stack_2-12x2-16 -c stack_2-12x2-16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off stack_2-12x2-16 -c stack_2-12x2-16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1734923580887 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "16 24 32 " "Parallel Compilation has detected 32 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 24 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1734923581071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack_2-12x2-16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stack_2-12x2-16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stack_2-12x2-16 " "Found entity 1: stack_2-12x2-16" {  } { { "stack_2-12x2-16.bdf" "" { Schematic "F:/FPGA Tools/stack_2-12x2-16/stack_2-12x2-16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734923581097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734923581097 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stack_2-12x2-16 " "Elaborating entity \"stack_2-12x2-16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1734923581108 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "VCC inst1 " "Block or symbol \"VCC\" of instance \"inst1\" overlaps another block or symbol" {  } { { "stack_2-12x2-16.bdf" "" { Schematic "F:/FPGA Tools/stack_2-12x2-16/stack_2-12x2-16.bdf" { { 280 816 832 312 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1734923581110 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ram_2-16x2-16.bdf 1 1 " "Using design file ram_2-16x2-16.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ram_2-16x2-16 " "Found entity 1: ram_2-16x2-16" {  } { { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/stack_2-12x2-16/ram_2-16x2-16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734923581118 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1734923581118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_2-16x2-16 ram_2-16x2-16:inst " "Elaborating entity \"ram_2-16x2-16\" for hierarchy \"ram_2-16x2-16:inst\"" {  } { { "stack_2-12x2-16.bdf" "inst" { Schematic "F:/FPGA Tools/stack_2-12x2-16/stack_2-12x2-16.bdf" { { 248 832 1072 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734923581119 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ram_65536x65535.vhd 2 1 " "Using design file ram_65536x65535.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_65536x65535-SYN " "Found design unit 1: ram_65536x65535-SYN" {  } { { "ram_65536x65535.vhd" "" { Text "F:/FPGA Tools/stack_2-12x2-16/ram_65536x65535.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734923581318 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_65536x65535 " "Found entity 1: ram_65536x65535" {  } { { "ram_65536x65535.vhd" "" { Text "F:/FPGA Tools/stack_2-12x2-16/ram_65536x65535.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734923581318 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1734923581318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_65536x65535 ram_2-16x2-16:inst\|ram_65536x65535:inst " "Elaborating entity \"ram_65536x65535\" for hierarchy \"ram_2-16x2-16:inst\|ram_65536x65535:inst\"" {  } { { "ram_2-16x2-16.bdf" "inst" { Schematic "F:/FPGA Tools/stack_2-12x2-16/ram_2-16x2-16.bdf" { { 312 504 720 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734923581322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component\"" {  } { { "ram_65536x65535.vhd" "altsyncram_component" { Text "F:/FPGA Tools/stack_2-12x2-16/ram_65536x65535.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734923581371 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component\"" {  } { { "ram_65536x65535.vhd" "" { Text "F:/FPGA Tools/stack_2-12x2-16/ram_65536x65535.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734923581378 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734923581378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734923581378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734923581378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734923581378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734923581378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734923581378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734923581378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734923581378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734923581378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734923581378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734923581378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734923581378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734923581378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734923581378 ""}  } { { "ram_65536x65535.vhd" "" { Text "F:/FPGA Tools/stack_2-12x2-16/ram_65536x65535.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734923581378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sjh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sjh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sjh1 " "Found entity 1: altsyncram_sjh1" {  } { { "db/altsyncram_sjh1.tdf" "" { Text "F:/FPGA Tools/stack_2-12x2-16/db/altsyncram_sjh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734923581405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734923581405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sjh1 ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_sjh1:auto_generated " "Elaborating entity \"altsyncram_sjh1\" for hierarchy \"ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_sjh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734923581406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qt72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qt72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qt72 " "Found entity 1: altsyncram_qt72" {  } { { "db/altsyncram_qt72.tdf" "" { Text "F:/FPGA Tools/stack_2-12x2-16/db/altsyncram_qt72.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734923581437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734923581437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qt72 ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_sjh1:auto_generated\|altsyncram_qt72:altsyncram1 " "Elaborating entity \"altsyncram_qt72\" for hierarchy \"ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_sjh1:auto_generated\|altsyncram_qt72:altsyncram1\"" {  } { { "db/altsyncram_sjh1.tdf" "altsyncram1" { Text "F:/FPGA Tools/stack_2-12x2-16/db/altsyncram_sjh1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734923581438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_sjh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_sjh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_sjh1.tdf" "mgl_prim2" { Text "F:/FPGA Tools/stack_2-12x2-16/db/altsyncram_sjh1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734923581483 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_sjh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_sjh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_sjh1.tdf" "" { Text "F:/FPGA Tools/stack_2-12x2-16/db/altsyncram_sjh1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734923581493 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_sjh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_sjh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734923581493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734923581493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734923581493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734923581493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734923581493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734923581493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734923581493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734923581493 ""}  } { { "db/altsyncram_sjh1.tdf" "" { Text "F:/FPGA Tools/stack_2-12x2-16/db/altsyncram_sjh1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734923581493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_sjh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_sjh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734923581507 ""}
{ "Warning" "WSGN_SEARCH_FILE" "655536_counter.bdf 1 1 " "Using design file 655536_counter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 655536_Counter " "Found entity 1: 655536_Counter" {  } { { "655536_counter.bdf" "" { Schematic "F:/FPGA Tools/stack_2-12x2-16/655536_counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734923581521 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1734923581521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "655536_Counter 655536_Counter:inst3 " "Elaborating entity \"655536_Counter\" for hierarchy \"655536_Counter:inst3\"" {  } { { "stack_2-12x2-16.bdf" "inst3" { Schematic "F:/FPGA Tools/stack_2-12x2-16/stack_2-12x2-16.bdf" { { 472 504 656 792 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734923581522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 655536_Counter:inst3\|74161:inst " "Elaborating entity \"74161\" for hierarchy \"655536_Counter:inst3\|74161:inst\"" {  } { { "655536_counter.bdf" "inst" { Schematic "F:/FPGA Tools/stack_2-12x2-16/655536_counter.bdf" { { 192 800 920 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734923581535 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "655536_Counter:inst3\|74161:inst " "Elaborated megafunction instantiation \"655536_Counter:inst3\|74161:inst\"" {  } { { "655536_counter.bdf" "" { Schematic "F:/FPGA Tools/stack_2-12x2-16/655536_counter.bdf" { { 192 800 920 376 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734923581538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 655536_Counter:inst3\|74161:inst\|f74161:sub " "Elaborating entity \"f74161\" for hierarchy \"655536_Counter:inst3\|74161:inst\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734923581546 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "655536_Counter:inst3\|74161:inst\|f74161:sub 655536_Counter:inst3\|74161:inst " "Elaborated megafunction instantiation \"655536_Counter:inst3\|74161:inst\|f74161:sub\", which is child of megafunction instantiation \"655536_Counter:inst3\|74161:inst\"" {  } { { "74161.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "655536_counter.bdf" "" { Schematic "F:/FPGA Tools/stack_2-12x2-16/655536_counter.bdf" { { 192 800 920 376 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734923581552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 655536_Counter:inst3\|74161:inst1 " "Elaborating entity \"74161\" for hierarchy \"655536_Counter:inst3\|74161:inst1\"" {  } { { "655536_counter.bdf" "inst1" { Schematic "F:/FPGA Tools/stack_2-12x2-16/655536_counter.bdf" { { 392 800 920 576 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734923581553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "655536_Counter:inst3\|74161:inst1 " "Elaborated megafunction instantiation \"655536_Counter:inst3\|74161:inst1\"" {  } { { "655536_counter.bdf" "" { Schematic "F:/FPGA Tools/stack_2-12x2-16/655536_counter.bdf" { { 392 800 920 576 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734923581557 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "11 " "Ignored 11 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "11 " "Ignored 11 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Quartus II" 0 -1 1734923581850 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1734923581850 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734923582265 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1734923582376 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1734923582376 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734923582401 "|stack_2-12x2-16|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1734923582401 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734923582465 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1734923582738 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734923582738 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "271 " "Implemented 271 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1734923582806 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1734923582806 ""} { "Info" "ICUT_CUT_TM_LCELLS" "232 " "Implemented 232 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1734923582806 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1734923582806 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1734923582806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734923582817 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 23 11:13:02 2024 " "Processing ended: Mon Dec 23 11:13:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734923582817 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734923582817 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734923582817 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734923582817 ""}
