
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

Startpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027363    0.094690    0.046798    0.046798 ^ clk (in)
                                                         clk (net)
                      0.094692    0.000000    0.046798 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046295    0.071613    0.161271    0.208069 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071615    0.000647    0.208716 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034977    0.065269    0.151820    0.360535 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065271    0.000763    0.361298 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.011874    0.113516    0.462020    0.823318 v _174_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[5] (net)
                      0.113516    0.000078    0.823396 v _139_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.006967    0.183157    0.141709    0.965105 ^ _139_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _071_ (net)
                      0.183157    0.000155    0.965260 ^ _140_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003761    0.103294    0.089584    1.054844 v _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.103294    0.000038    1.054882 v _174_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.054882   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027363    0.094690    0.046798    0.046798 ^ clk (in)
                                                         clk (net)
                      0.094692    0.000000    0.046798 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046295    0.071613    0.161271    0.208069 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071615    0.000647    0.208716 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034977    0.065269    0.151820    0.360535 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065271    0.000763    0.361298 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.461298   clock uncertainty
                                  0.000000    0.461298   clock reconvergence pessimism
                                  0.087473    0.548771   library hold time
                                              0.548771   data required time
---------------------------------------------------------------------------------------------
                                              0.548771   data required time
                                             -1.054882   data arrival time
---------------------------------------------------------------------------------------------
                                              0.506111   slack (MET)


Startpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027363    0.094690    0.046798    0.046798 ^ clk (in)
                                                         clk (net)
                      0.094692    0.000000    0.046798 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046295    0.071613    0.161271    0.208069 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071614    0.000363    0.208431 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031729    0.063444    0.150452    0.358883 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063446    0.000750    0.359634 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.016393    0.138672    0.481658    0.841291 v _172_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.138673    0.000297    0.841588 v _135_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005412    0.170770    0.132849    0.974437 ^ _135_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _069_ (net)
                      0.170770    0.000106    0.974543 ^ _136_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004219    0.120293    0.117309    1.091851 v _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.120293    0.000081    1.091932 v _172_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.091932   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027363    0.094690    0.046798    0.046798 ^ clk (in)
                                                         clk (net)
                      0.094692    0.000000    0.046798 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046295    0.071613    0.161271    0.208069 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071614    0.000363    0.208431 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031729    0.063444    0.150452    0.358883 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063446    0.000750    0.359634 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.459634   clock uncertainty
                                  0.000000    0.459634   clock reconvergence pessimism
                                  0.083950    0.543584   library hold time
                                              0.543584   data required time
---------------------------------------------------------------------------------------------
                                              0.543584   data required time
                                             -1.091932   data arrival time
---------------------------------------------------------------------------------------------
                                              0.548349   slack (MET)


Startpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027363    0.094690    0.046798    0.046798 ^ clk (in)
                                                         clk (net)
                      0.094692    0.000000    0.046798 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046295    0.071613    0.161271    0.208069 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071614    0.000363    0.208431 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031729    0.063444    0.150452    0.358883 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063446    0.000771    0.359654 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.017571    0.145328    0.486761    0.846415 v _171_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.145333    0.000498    0.846913 v _132_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005648    0.170715    0.137807    0.984720 ^ _132_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _067_ (net)
                      0.170715    0.000116    0.984836 ^ _133_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003499    0.113936    0.111855    1.096691 v _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.113936    0.000034    1.096725 v _171_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.096725   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027363    0.094690    0.046798    0.046798 ^ clk (in)
                                                         clk (net)
                      0.094692    0.000000    0.046798 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046295    0.071613    0.161271    0.208069 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071614    0.000363    0.208431 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031729    0.063444    0.150452    0.358883 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063446    0.000771    0.359654 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.459654   clock uncertainty
                                  0.000000    0.459654   clock reconvergence pessimism
                                  0.085113    0.544767   library hold time
                                              0.544767   data required time
---------------------------------------------------------------------------------------------
                                              0.544767   data required time
                                             -1.096725   data arrival time
---------------------------------------------------------------------------------------------
                                              0.551958   slack (MET)


Startpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027363    0.094690    0.046798    0.046798 ^ clk (in)
                                                         clk (net)
                      0.094692    0.000000    0.046798 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046295    0.071613    0.161271    0.208069 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071615    0.000647    0.208716 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034977    0.065269    0.151820    0.360535 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065269    0.000339    0.360875 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.024925    0.188865    0.517775    0.878650 v _170_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.188866    0.000276    0.878926 v _129_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004578    0.173451    0.169056    1.047982 ^ _129_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _065_ (net)
                      0.173451    0.000044    1.048025 ^ _130_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003934    0.104689    0.089521    1.137546 v _130_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.104689    0.000074    1.137620 v _170_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.137620   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027363    0.094690    0.046798    0.046798 ^ clk (in)
                                                         clk (net)
                      0.094692    0.000000    0.046798 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046295    0.071613    0.161271    0.208069 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071615    0.000647    0.208716 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034977    0.065269    0.151820    0.360535 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065269    0.000339    0.360875 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.460875   clock uncertainty
                                  0.000000    0.460875   clock reconvergence pessimism
                                  0.087214    0.548089   library hold time
                                              0.548089   data required time
---------------------------------------------------------------------------------------------
                                              0.548089   data required time
                                             -1.137620   data arrival time
---------------------------------------------------------------------------------------------
                                              0.589531   slack (MET)


Startpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027363    0.094690    0.046798    0.046798 ^ clk (in)
                                                         clk (net)
                      0.094692    0.000000    0.046798 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046295    0.071613    0.161271    0.208069 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071615    0.000647    0.208716 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034977    0.065269    0.151820    0.360535 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065271    0.000755    0.361290 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.026915    0.327217    0.676980    1.038270 ^ _169_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.327218    0.000486    1.038756 ^ _128_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006949    0.147582    0.103707    1.142462 v _128_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.147582    0.000162    1.142625 v _169_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.142625   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027363    0.094690    0.046798    0.046798 ^ clk (in)
                                                         clk (net)
                      0.094692    0.000000    0.046798 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046295    0.071613    0.161271    0.208069 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071615    0.000647    0.208716 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034977    0.065269    0.151820    0.360535 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065271    0.000755    0.361290 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.461290   clock uncertainty
                                  0.000000    0.461290   clock reconvergence pessimism
                                  0.079261    0.540551   library hold time
                                              0.540551   data required time
---------------------------------------------------------------------------------------------
                                              0.540551   data required time
                                             -1.142625   data arrival time
---------------------------------------------------------------------------------------------
                                              0.602073   slack (MET)


Startpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027363    0.094690    0.046798    0.046798 ^ clk (in)
                                                         clk (net)
                      0.094692    0.000000    0.046798 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046295    0.071613    0.161271    0.208069 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071615    0.000647    0.208716 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034977    0.065269    0.151820    0.360535 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065271    0.000742    0.361277 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.023243    0.178781    0.510820    0.872097 v _173_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.178783    0.000417    0.872514 v _137_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005135    0.180207    0.172193    1.044708 ^ _137_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _070_ (net)
                      0.180207    0.000101    1.044808 ^ _138_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006012    0.121064    0.104141    1.148950 v _138_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.121064    0.000084    1.149034 v _173_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.149034   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027363    0.094690    0.046798    0.046798 ^ clk (in)
                                                         clk (net)
                      0.094692    0.000000    0.046798 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046295    0.071613    0.161271    0.208069 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071615    0.000647    0.208716 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034977    0.065269    0.151820    0.360535 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065271    0.000742    0.361277 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.461277   clock uncertainty
                                  0.000000    0.461277   clock reconvergence pessimism
                                  0.084178    0.545455   library hold time
                                              0.545455   data required time
---------------------------------------------------------------------------------------------
                                              0.545455   data required time
                                             -1.149034   data arrival time
---------------------------------------------------------------------------------------------
                                              0.603578   slack (MET)


Startpoint: _176_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _198_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027363    0.094690    0.046798    0.046798 ^ clk (in)
                                                         clk (net)
                      0.094692    0.000000    0.046798 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046295    0.071613    0.161271    0.208069 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071614    0.000363    0.208431 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031729    0.063444    0.150452    0.358883 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063445    0.000555    0.359438 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.005151    0.111936    0.536275    0.895712 ^ _176_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.111936    0.000052    0.895764 ^ _123_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.012493    0.139609    0.117078    1.012842 v _123_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _060_ (net)
                      0.139609    0.000308    1.013150 v _125_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     3    0.017705    0.233936    0.182210    1.195360 ^ _125_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                                         _062_ (net)
                      0.233936    0.000217    1.195577 ^ _155_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003728    0.099941    0.070782    1.266359 v _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _043_ (net)
                      0.099941    0.000037    1.266395 v _198_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.266395   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027363    0.094690    0.046798    0.046798 ^ clk (in)
                                                         clk (net)
                      0.094692    0.000000    0.046798 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046295    0.071613    0.161271    0.208069 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071614    0.000363    0.208431 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031729    0.063444    0.150452    0.358883 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063446    0.000725    0.359609 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.459609   clock uncertainty
                                  0.000000    0.459609   clock reconvergence pessimism
                                  0.087682    0.547291   library hold time
                                              0.547291   data required time
---------------------------------------------------------------------------------------------
                                              0.547291   data required time
                                             -1.266395   data arrival time
---------------------------------------------------------------------------------------------
                                              0.719105   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _171_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004048    0.074102    0.027269    4.027269 ^ rst_n (in)
                                                         rst_n (net)
                      0.074102    0.000000    4.027269 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005140    0.088298    0.134929    4.162198 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088298    0.000048    4.162246 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055533    0.318446    0.273034    4.435281 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.318462    0.001266    4.436546 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054100    0.311288    0.292932    4.729478 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.311290    0.000462    4.729940 ^ _171_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.729940   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027363    0.094690    0.046798    0.046798 ^ clk (in)
                                                         clk (net)
                      0.094692    0.000000    0.046798 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046295    0.071613    0.161271    0.208069 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071614    0.000363    0.208431 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031729    0.063444    0.150452    0.358883 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063446    0.000771    0.359654 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.459654   clock uncertainty
                                  0.000000    0.459654   clock reconvergence pessimism
                                  0.228412    0.688066   library removal time
                                              0.688066   data required time
---------------------------------------------------------------------------------------------
                                              0.688066   data required time
                                             -4.729940   data arrival time
---------------------------------------------------------------------------------------------
                                              4.041874   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _176_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004048    0.074102    0.027269    4.027269 ^ rst_n (in)
                                                         rst_n (net)
                      0.074102    0.000000    4.027269 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005140    0.088298    0.134929    4.162198 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088298    0.000048    4.162246 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055533    0.318446    0.273034    4.435281 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.318462    0.001266    4.436546 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054100    0.311288    0.292932    4.729478 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.311304    0.001249    4.730728 ^ _176_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.730728   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027363    0.094690    0.046798    0.046798 ^ clk (in)
                                                         clk (net)
                      0.094692    0.000000    0.046798 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046295    0.071613    0.161271    0.208069 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071614    0.000363    0.208431 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031729    0.063444    0.150452    0.358883 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063445    0.000555    0.359438 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.459438   clock uncertainty
                                  0.000000    0.459438   clock reconvergence pessimism
                                  0.228412    0.687850   library removal time
                                              0.687850   data required time
---------------------------------------------------------------------------------------------
                                              0.687850   data required time
                                             -4.730728   data arrival time
---------------------------------------------------------------------------------------------
                                              4.042877   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _175_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004048    0.074102    0.027269    4.027269 ^ rst_n (in)
                                                         rst_n (net)
                      0.074102    0.000000    4.027269 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005140    0.088298    0.134929    4.162198 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088298    0.000048    4.162246 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055533    0.318446    0.273034    4.435281 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.318462    0.001266    4.436546 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054100    0.311288    0.292932    4.729478 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.311304    0.001276    4.730754 ^ _175_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.730754   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027363    0.094690    0.046798    0.046798 ^ clk (in)
                                                         clk (net)
                      0.094692    0.000000    0.046798 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046295    0.071613    0.161271    0.208069 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071614    0.000363    0.208431 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031729    0.063444    0.150452    0.358883 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063445    0.000574    0.359457 ^ _175_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.459457   clock uncertainty
                                  0.000000    0.459457   clock reconvergence pessimism
                                  0.228412    0.687870   library removal time
                                              0.687870   data required time
---------------------------------------------------------------------------------------------
                                              0.687870   data required time
                                             -4.730754   data arrival time
---------------------------------------------------------------------------------------------
                                              4.042885   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _174_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004048    0.074102    0.027269    4.027269 ^ rst_n (in)
                                                         rst_n (net)
                      0.074102    0.000000    4.027269 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005140    0.088298    0.134929    4.162198 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088298    0.000048    4.162246 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055533    0.318446    0.273034    4.435281 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.318463    0.001295    4.436576 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.092269    0.268268    0.340186    4.776762 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.268374    0.002950    4.779711 ^ _174_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.779711   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027363    0.094690    0.046798    0.046798 ^ clk (in)
                                                         clk (net)
                      0.094692    0.000000    0.046798 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046295    0.071613    0.161271    0.208069 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071615    0.000647    0.208716 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034977    0.065269    0.151820    0.360535 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065271    0.000763    0.361298 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.461298   clock uncertainty
                                  0.000000    0.461298   clock reconvergence pessimism
                                  0.226366    0.687664   library removal time
                                              0.687664   data required time
---------------------------------------------------------------------------------------------
                                              0.687664   data required time
                                             -4.779711   data arrival time
---------------------------------------------------------------------------------------------
                                              4.092047   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _178_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004048    0.074102    0.027269    4.027269 ^ rst_n (in)
                                                         rst_n (net)
                      0.074102    0.000000    4.027269 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005140    0.088298    0.134929    4.162198 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088298    0.000048    4.162246 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055533    0.318446    0.273034    4.435281 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.318463    0.001295    4.436576 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.092269    0.268268    0.340186    4.776762 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.268386    0.003130    4.779891 ^ _178_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.779891   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027363    0.094690    0.046798    0.046798 ^ clk (in)
                                                         clk (net)
                      0.094692    0.000000    0.046798 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046295    0.071613    0.161271    0.208069 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071615    0.000647    0.208716 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034977    0.065269    0.151820    0.360535 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065273    0.000946    0.361481 ^ _178_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.461481   clock uncertainty
                                  0.000000    0.461481   clock reconvergence pessimism
                                  0.226367    0.687848   library removal time
                                              0.687848   data required time
---------------------------------------------------------------------------------------------
                                              0.687848   data required time
                                             -4.779891   data arrival time
---------------------------------------------------------------------------------------------
                                              4.092044   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _179_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004048    0.074102    0.027269    4.027269 ^ rst_n (in)
                                                         rst_n (net)
                      0.074102    0.000000    4.027269 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005140    0.088298    0.134929    4.162198 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088298    0.000048    4.162246 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055533    0.318446    0.273034    4.435281 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.318463    0.001295    4.436576 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.092269    0.268268    0.340186    4.776762 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.268388    0.003159    4.779920 ^ _179_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.779920   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027363    0.094690    0.046798    0.046798 ^ clk (in)
                                                         clk (net)
                      0.094692    0.000000    0.046798 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046295    0.071613    0.161271    0.208069 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071615    0.000647    0.208716 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034977    0.065269    0.151820    0.360535 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065273    0.000960    0.361496 ^ _179_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.461496   clock uncertainty
                                  0.000000    0.461496   clock reconvergence pessimism
                                  0.226367    0.687862   library removal time
                                              0.687862   data required time
---------------------------------------------------------------------------------------------
                                              0.687862   data required time
                                             -4.779920   data arrival time
---------------------------------------------------------------------------------------------
                                              4.092058   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _180_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004048    0.074102    0.027269    4.027269 ^ rst_n (in)
                                                         rst_n (net)
                      0.074102    0.000000    4.027269 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005140    0.088298    0.134929    4.162198 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088298    0.000048    4.162246 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055533    0.318446    0.273034    4.435281 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.318463    0.001295    4.436576 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.092269    0.268268    0.340186    4.776762 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.268381    0.003068    4.779830 ^ _180_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.779830   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027363    0.094690    0.046798    0.046798 ^ clk (in)
                                                         clk (net)
                      0.094692    0.000000    0.046798 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046295    0.071613    0.161271    0.208069 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071615    0.000647    0.208716 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034977    0.065269    0.151820    0.360535 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065272    0.000837    0.361373 ^ _180_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.461373   clock uncertainty
                                  0.000000    0.461373   clock reconvergence pessimism
                                  0.226366    0.687739   library removal time
                                              0.687739   data required time
---------------------------------------------------------------------------------------------
                                              0.687739   data required time
                                             -4.779830   data arrival time
---------------------------------------------------------------------------------------------
                                              4.092091   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _170_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004048    0.074102    0.027269    4.027269 ^ rst_n (in)
                                                         rst_n (net)
                      0.074102    0.000000    4.027269 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005140    0.088298    0.134929    4.162198 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088298    0.000048    4.162246 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055533    0.318446    0.273034    4.435281 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.318463    0.001295    4.436576 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.092269    0.268268    0.340186    4.776762 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.268350    0.002576    4.779337 ^ _170_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.779337   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027363    0.094690    0.046798    0.046798 ^ clk (in)
                                                         clk (net)
                      0.094692    0.000000    0.046798 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046295    0.071613    0.161271    0.208069 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071615    0.000647    0.208716 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034977    0.065269    0.151820    0.360535 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065269    0.000339    0.360875 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.460875   clock uncertainty
                                  0.000000    0.460875   clock reconvergence pessimism
                                  0.226364    0.687239   library removal time
                                              0.687239   data required time
---------------------------------------------------------------------------------------------
                                              0.687239   data required time
                                             -4.779337   data arrival time
---------------------------------------------------------------------------------------------
                                              4.092098   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _173_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004048    0.074102    0.027269    4.027269 ^ rst_n (in)
                                                         rst_n (net)
                      0.074102    0.000000    4.027269 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005140    0.088298    0.134929    4.162198 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088298    0.000048    4.162246 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055533    0.318446    0.273034    4.435281 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.318463    0.001295    4.436576 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.092269    0.268268    0.340186    4.776762 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.268379    0.003037    4.779798 ^ _173_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.779798   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027363    0.094690    0.046798    0.046798 ^ clk (in)
                                                         clk (net)
                      0.094692    0.000000    0.046798 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046295    0.071613    0.161271    0.208069 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071615    0.000647    0.208716 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034977    0.065269    0.151820    0.360535 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065271    0.000742    0.361277 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.461277   clock uncertainty
                                  0.000000    0.461277   clock reconvergence pessimism
                                  0.226366    0.687643   library removal time
                                              0.687643   data required time
---------------------------------------------------------------------------------------------
                                              0.687643   data required time
                                             -4.779798   data arrival time
---------------------------------------------------------------------------------------------
                                              4.092155   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _169_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004048    0.074102    0.027269    4.027269 ^ rst_n (in)
                                                         rst_n (net)
                      0.074102    0.000000    4.027269 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005140    0.088298    0.134929    4.162198 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088298    0.000048    4.162246 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055533    0.318446    0.273034    4.435281 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.318463    0.001295    4.436576 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.092269    0.268268    0.340186    4.776762 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.268381    0.003061    4.779822 ^ _169_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.779822   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027363    0.094690    0.046798    0.046798 ^ clk (in)
                                                         clk (net)
                      0.094692    0.000000    0.046798 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046295    0.071613    0.161271    0.208069 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071615    0.000647    0.208716 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034977    0.065269    0.151820    0.360535 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065271    0.000755    0.361290 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.461290   clock uncertainty
                                  0.000000    0.461290   clock reconvergence pessimism
                                  0.226366    0.687656   library removal time
                                              0.687656   data required time
---------------------------------------------------------------------------------------------
                                              0.687656   data required time
                                             -4.779822   data arrival time
---------------------------------------------------------------------------------------------
                                              4.092166   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _198_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004048    0.074102    0.027269    4.027269 ^ rst_n (in)
                                                         rst_n (net)
                      0.074102    0.000000    4.027269 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005140    0.088298    0.134929    4.162198 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088298    0.000048    4.162246 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055533    0.318446    0.273034    4.435281 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.318463    0.001295    4.436576 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.092269    0.268268    0.340186    4.776762 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.268290    0.001316    4.778077 ^ _198_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.778077   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027363    0.094690    0.046798    0.046798 ^ clk (in)
                                                         clk (net)
                      0.094692    0.000000    0.046798 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046295    0.071613    0.161271    0.208069 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071614    0.000363    0.208431 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031729    0.063444    0.150452    0.358883 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063446    0.000725    0.359609 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.459609   clock uncertainty
                                  0.000000    0.459609   clock reconvergence pessimism
                                  0.226156    0.685765   library removal time
                                              0.685765   data required time
---------------------------------------------------------------------------------------------
                                              0.685765   data required time
                                             -4.778077   data arrival time
---------------------------------------------------------------------------------------------
                                              4.092312   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _172_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004048    0.074102    0.027269    4.027269 ^ rst_n (in)
                                                         rst_n (net)
                      0.074102    0.000000    4.027269 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005140    0.088298    0.134929    4.162198 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088298    0.000048    4.162246 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055533    0.318446    0.273034    4.435281 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.318463    0.001295    4.436576 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.092269    0.268268    0.340186    4.776762 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.268308    0.001771    4.778533 ^ _172_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.778533   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027363    0.094690    0.046798    0.046798 ^ clk (in)
                                                         clk (net)
                      0.094692    0.000000    0.046798 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046295    0.071613    0.161271    0.208069 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071614    0.000363    0.208431 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031729    0.063444    0.150452    0.358883 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063446    0.000750    0.359634 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.459634   clock uncertainty
                                  0.000000    0.459634   clock reconvergence pessimism
                                  0.226157    0.685791   library removal time
                                              0.685791   data required time
---------------------------------------------------------------------------------------------
                                              0.685791   data required time
                                             -4.778533   data arrival time
---------------------------------------------------------------------------------------------
                                              4.092742   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _177_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004048    0.074102    0.027269    4.027269 ^ rst_n (in)
                                                         rst_n (net)
                      0.074102    0.000000    4.027269 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005140    0.088298    0.134929    4.162198 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088298    0.000048    4.162246 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055533    0.318446    0.273034    4.435281 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.318463    0.001295    4.436576 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.092269    0.268268    0.340186    4.776762 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.268349    0.002551    4.779313 ^ _177_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.779313   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027363    0.094690    0.046798    0.046798 ^ clk (in)
                                                         clk (net)
                      0.094692    0.000000    0.046798 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046295    0.071613    0.161271    0.208069 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071614    0.000363    0.208431 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031729    0.063444    0.150452    0.358883 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063445    0.000567    0.359450 ^ _177_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.459450   clock uncertainty
                                  0.000000    0.459450   clock reconvergence pessimism
                                  0.226159    0.685609   library removal time
                                              0.685609   data required time
---------------------------------------------------------------------------------------------
                                              0.685609   data required time
                                             -4.779313   data arrival time
---------------------------------------------------------------------------------------------
                                              4.093703   slack (MET)



