
WT_LED.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000120  00800100  00002bc4  00002c58  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002bc4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000012b  00800220  00800220  00002d78  2**0
                  ALLOC
  3 .debug_aranges 000001c0  00000000  00000000  00002d78  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 0000126c  00000000  00000000  00002f38  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00003f70  00000000  00000000  000041a4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000153a  00000000  00000000  00008114  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00002701  00000000  00000000  0000964e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000004c0  00000000  00000000  0000bd50  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000cbb  00000000  00000000  0000c210  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00001081  00000000  00000000  0000cecb  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000050  00000000  00000000  0000df4c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__ctors_end>
       4:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
       8:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
       c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      10:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      14:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      18:	0c 94 18 06 	jmp	0xc30	; 0xc30 <__vector_6>
      1c:	0c 94 40 07 	jmp	0xe80	; 0xe80 <__vector_7>
      20:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      24:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      28:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      2c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      30:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      34:	0c 94 be 04 	jmp	0x97c	; 0x97c <__vector_13>
      38:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      3c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      40:	0c 94 c5 03 	jmp	0x78a	; 0x78a <__vector_16>
      44:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      48:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      4c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      50:	0c 94 11 0e 	jmp	0x1c22	; 0x1c22 <__vector_20>
      54:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      58:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      5c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      60:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      64:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      68:	0c 94 05 0d 	jmp	0x1a0a	; 0x1a0a <__vector_26>
      6c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      70:	0c 94 d8 0e 	jmp	0x1db0	; 0x1db0 <__vector_28>
      74:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      78:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>

0000007c <__ctors_end>:
      7c:	11 24       	eor	r1, r1
      7e:	1f be       	out	0x3f, r1	; 63
      80:	cf ef       	ldi	r28, 0xFF	; 255
      82:	d0 e1       	ldi	r29, 0x10	; 16
      84:	de bf       	out	0x3e, r29	; 62
      86:	cd bf       	out	0x3d, r28	; 61

00000088 <__do_copy_data>:
      88:	12 e0       	ldi	r17, 0x02	; 2
      8a:	a0 e0       	ldi	r26, 0x00	; 0
      8c:	b1 e0       	ldi	r27, 0x01	; 1
      8e:	e4 ec       	ldi	r30, 0xC4	; 196
      90:	fb e2       	ldi	r31, 0x2B	; 43
      92:	02 c0       	rjmp	.+4      	; 0x98 <.do_copy_data_start>

00000094 <.do_copy_data_loop>:
      94:	05 90       	lpm	r0, Z+
      96:	0d 92       	st	X+, r0

00000098 <.do_copy_data_start>:
      98:	a0 32       	cpi	r26, 0x20	; 32
      9a:	b1 07       	cpc	r27, r17
      9c:	d9 f7       	brne	.-10     	; 0x94 <.do_copy_data_loop>

0000009e <__do_clear_bss>:
      9e:	13 e0       	ldi	r17, 0x03	; 3
      a0:	a0 e2       	ldi	r26, 0x20	; 32
      a2:	b2 e0       	ldi	r27, 0x02	; 2
      a4:	01 c0       	rjmp	.+2      	; 0xa8 <.do_clear_bss_start>

000000a6 <.do_clear_bss_loop>:
      a6:	1d 92       	st	X+, r1

000000a8 <.do_clear_bss_start>:
      a8:	ab 34       	cpi	r26, 0x4B	; 75
      aa:	b1 07       	cpc	r27, r17
      ac:	e1 f7       	brne	.-8      	; 0xa6 <.do_clear_bss_loop>
      ae:	0e 94 91 01 	call	0x322	; 0x322 <main>
      b2:	0c 94 e0 15 	jmp	0x2bc0	; 0x2bc0 <_exit>

000000b6 <__bad_interrupt>:
      b6:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ba <getCommand>:
// Checks if a new Command has been received and also reads all 
// paramters associated with this command.
// It returns true if a new command has been received.
uint8_t getCommand(void)
{
	if(I2CTWI_writeRegisters[I2C_REGW_CMD] && !I2CTWI_writeBusy) 
      ba:	80 91 0b 03 	lds	r24, 0x030B
      be:	88 23       	and	r24, r24
      c0:	21 f1       	breq	.+72     	; 0x10a <getCommand+0x50>
      c2:	80 91 26 02 	lds	r24, 0x0226
      c6:	88 23       	and	r24, r24
      c8:	01 f5       	brne	.+64     	; 0x10a <getCommand+0x50>
	{	
	
		cmd = I2CTWI_writeRegisters[I2C_REGW_CMD]; // store command register
      ca:	80 91 0b 03 	lds	r24, 0x030B
      ce:	80 93 f5 02 	sts	0x02F5, r24
		I2CTWI_writeRegisters[I2C_REGW_CMD] = 0; // clear command register (!!!)
      d2:	10 92 0b 03 	sts	0x030B, r1
		param1 = I2CTWI_writeRegisters[I2C_REGW_CMD_PARAM1]; // parameters 1-6...
      d6:	80 91 0c 03 	lds	r24, 0x030C
      da:	80 93 85 02 	sts	0x0285, r24
		param2 = I2CTWI_writeRegisters[I2C_REGW_CMD_PARAM2];
      de:	80 91 0d 03 	lds	r24, 0x030D
      e2:	80 93 ce 02 	sts	0x02CE, r24
		param3 = I2CTWI_writeRegisters[I2C_REGW_CMD_PARAM3];
      e6:	80 91 0e 03 	lds	r24, 0x030E
      ea:	80 93 d3 02 	sts	0x02D3, r24
		param4 = I2CTWI_writeRegisters[I2C_REGW_CMD_PARAM4];
      ee:	80 91 0f 03 	lds	r24, 0x030F
      f2:	80 93 a1 02 	sts	0x02A1, r24
		param5 = I2CTWI_writeRegisters[I2C_REGW_CMD_PARAM5];
      f6:	80 91 10 03 	lds	r24, 0x0310
      fa:	80 93 de 02 	sts	0x02DE, r24
		param6 = I2CTWI_writeRegisters[I2C_REGW_CMD_PARAM6];
      fe:	80 91 11 03 	lds	r24, 0x0311
     102:	80 93 77 02 	sts	0x0277, r24
     106:	81 e0       	ldi	r24, 0x01	; 1
     108:	08 95       	ret
		return true;
     10a:	80 e0       	ldi	r24, 0x00	; 0
	}
	return false;
}
     10c:	08 95       	ret

0000010e <task_MasterTimeout>:
}


void task_MasterTimeout(void)
  {
	if(status.watchDogTimer)
     10e:	80 91 ee 02 	lds	r24, 0x02EE
     112:	82 ff       	sbrs	r24, 2
     114:	14 c0       	rjmp	.+40     	; 0x13e <task_MasterTimeout+0x30>
	{
		if( getStopwatch2() > 3000)  // 3 seconds timeout for the master to react on
     116:	80 91 f9 02 	lds	r24, 0x02F9
     11a:	90 91 fa 02 	lds	r25, 0x02FA
     11e:	89 5b       	subi	r24, 0xB9	; 185
     120:	9b 40       	sbci	r25, 0x0B	; 11
     122:	10 f0       	brcs	.+4      	; 0x128 <task_MasterTimeout+0x1a>
		{							 // our interrupt events - if he does not react, we 
									 // stop all operations!
			cli(); 					 // clear global interrupt bit!
     124:	f8 94       	cli
     126:	ff cf       	rjmp	.-2      	; 0x126 <task_MasterTimeout+0x18>
			while(true) 			 // Rest In Peace
			{
			}
		}
		else if(getStopwatch3() > 250)
     128:	80 91 fb 02 	lds	r24, 0x02FB
     12c:	90 91 fc 02 	lds	r25, 0x02FC
     130:	8b 3f       	cpi	r24, 0xFB	; 251
     132:	91 05       	cpc	r25, r1
     134:	20 f0       	brcs	.+8      	; 0x13e <task_MasterTimeout+0x30>
		{
		//	status.wdtRequest = true;
		//	signalInterrupt();
			setStopwatch3(0);
     136:	10 92 fc 02 	sts	0x02FC, r1
     13a:	10 92 fb 02 	sts	0x02FB, r1
     13e:	08 95       	ret

00000140 <task_commandProcessor>:

// Check the command and run the desired function
void task_commandProcessor(void)
{	

	if(getCommand()) //When received command
     140:	0e 94 5d 00 	call	0xba	; 0xba <getCommand>
     144:	88 23       	and	r24, r24
     146:	09 f4       	brne	.+2      	; 0x14a <task_commandProcessor+0xa>
     148:	83 c0       	rjmp	.+262    	; 0x250 <task_commandProcessor+0x110>
	{
		switch(cmd)  //Check wich command is received
     14a:	80 91 f5 02 	lds	r24, 0x02F5
     14e:	8c 30       	cpi	r24, 0x0C	; 12
     150:	09 f4       	brne	.+2      	; 0x154 <task_commandProcessor+0x14>
     152:	4e c0       	rjmp	.+156    	; 0x1f0 <task_commandProcessor+0xb0>
     154:	8d 30       	cpi	r24, 0x0D	; 13
     156:	a0 f4       	brcc	.+40     	; 0x180 <task_commandProcessor+0x40>
     158:	84 30       	cpi	r24, 0x04	; 4
     15a:	c1 f1       	breq	.+112    	; 0x1cc <task_commandProcessor+0x8c>
     15c:	85 30       	cpi	r24, 0x05	; 5
     15e:	40 f4       	brcc	.+16     	; 0x170 <task_commandProcessor+0x30>
     160:	82 30       	cpi	r24, 0x02	; 2
     162:	81 f1       	breq	.+96     	; 0x1c4 <task_commandProcessor+0x84>
     164:	83 30       	cpi	r24, 0x03	; 3
     166:	80 f5       	brcc	.+96     	; 0x1c8 <task_commandProcessor+0x88>
     168:	81 30       	cpi	r24, 0x01	; 1
     16a:	09 f0       	breq	.+2      	; 0x16e <task_commandProcessor+0x2e>
     16c:	71 c0       	rjmp	.+226    	; 0x250 <task_commandProcessor+0x110>
     16e:	25 c0       	rjmp	.+74     	; 0x1ba <task_commandProcessor+0x7a>
     170:	8a 30       	cpi	r24, 0x0A	; 10
     172:	d1 f1       	breq	.+116    	; 0x1e8 <task_commandProcessor+0xa8>
     174:	8b 30       	cpi	r24, 0x0B	; 11
     176:	d0 f5       	brcc	.+116    	; 0x1ec <task_commandProcessor+0xac>
     178:	85 30       	cpi	r24, 0x05	; 5
     17a:	09 f0       	breq	.+2      	; 0x17e <task_commandProcessor+0x3e>
     17c:	69 c0       	rjmp	.+210    	; 0x250 <task_commandProcessor+0x110>
     17e:	2b c0       	rjmp	.+86     	; 0x1d6 <task_commandProcessor+0x96>
     180:	8c 31       	cpi	r24, 0x1C	; 28
     182:	09 f4       	brne	.+2      	; 0x186 <task_commandProcessor+0x46>
     184:	43 c0       	rjmp	.+134    	; 0x20c <task_commandProcessor+0xcc>
     186:	8d 31       	cpi	r24, 0x1D	; 29
     188:	40 f4       	brcc	.+16     	; 0x19a <task_commandProcessor+0x5a>
     18a:	8e 30       	cpi	r24, 0x0E	; 14
     18c:	a9 f1       	breq	.+106    	; 0x1f8 <task_commandProcessor+0xb8>
     18e:	8e 30       	cpi	r24, 0x0E	; 14
     190:	88 f1       	brcs	.+98     	; 0x1f4 <task_commandProcessor+0xb4>
     192:	8f 30       	cpi	r24, 0x0F	; 15
     194:	09 f0       	breq	.+2      	; 0x198 <task_commandProcessor+0x58>
     196:	5c c0       	rjmp	.+184    	; 0x250 <task_commandProcessor+0x110>
     198:	31 c0       	rjmp	.+98     	; 0x1fc <task_commandProcessor+0xbc>
     19a:	81 32       	cpi	r24, 0x21	; 33
     19c:	09 f4       	brne	.+2      	; 0x1a0 <task_commandProcessor+0x60>
     19e:	47 c0       	rjmp	.+142    	; 0x22e <task_commandProcessor+0xee>
     1a0:	82 32       	cpi	r24, 0x22	; 34
     1a2:	20 f4       	brcc	.+8      	; 0x1ac <task_commandProcessor+0x6c>
     1a4:	8e 31       	cpi	r24, 0x1E	; 30
     1a6:	09 f0       	breq	.+2      	; 0x1aa <task_commandProcessor+0x6a>
     1a8:	53 c0       	rjmp	.+166    	; 0x250 <task_commandProcessor+0x110>
     1aa:	3b c0       	rjmp	.+118    	; 0x222 <task_commandProcessor+0xe2>
     1ac:	82 32       	cpi	r24, 0x22	; 34
     1ae:	09 f4       	brne	.+2      	; 0x1b2 <task_commandProcessor+0x72>
     1b0:	44 c0       	rjmp	.+136    	; 0x23a <task_commandProcessor+0xfa>
     1b2:	83 32       	cpi	r24, 0x23	; 35
     1b4:	09 f0       	breq	.+2      	; 0x1b8 <task_commandProcessor+0x78>
     1b6:	4c c0       	rjmp	.+152    	; 0x250 <task_commandProcessor+0x110>
     1b8:	46 c0       	rjmp	.+140    	; 0x246 <task_commandProcessor+0x106>
		{

			case CMD_STOP_ALL: 				Drive(BRAKE, 0, NONE,0);		break;
     1ba:	80 e0       	ldi	r24, 0x00	; 0
     1bc:	60 e0       	ldi	r22, 0x00	; 0
     1be:	40 e0       	ldi	r20, 0x00	; 0
     1c0:	20 e0       	ldi	r18, 0x00	; 0
     1c2:	0f c0       	rjmp	.+30     	; 0x1e2 <task_commandProcessor+0xa2>
			case CMD_MOTORS_FORWARD_LEFT: 	Drive(FORWARD, param1, LEFT,param2);		break;
     1c4:	82 e0       	ldi	r24, 0x02	; 2
     1c6:	03 c0       	rjmp	.+6      	; 0x1ce <task_commandProcessor+0x8e>
			case CMD_MOTORS_FORWARD_RIGHT:	Drive(FORWARD, param1, RIGHT,param2);		break;
     1c8:	82 e0       	ldi	r24, 0x02	; 2
     1ca:	06 c0       	rjmp	.+12     	; 0x1d8 <task_commandProcessor+0x98>
			case CMD_MOTORS_BACKWARD_LEFT: 	Drive(BACKWARD, param1, LEFT,param2);		break;
     1cc:	81 e0       	ldi	r24, 0x01	; 1
     1ce:	60 91 85 02 	lds	r22, 0x0285
     1d2:	42 e0       	ldi	r20, 0x02	; 2
     1d4:	04 c0       	rjmp	.+8      	; 0x1de <task_commandProcessor+0x9e>
			case CMD_MOTORS_BACKWARD_RIGHT: Drive(BACKWARD, param1, RIGHT,param2);		break;
     1d6:	81 e0       	ldi	r24, 0x01	; 1
     1d8:	60 91 85 02 	lds	r22, 0x0285
     1dc:	41 e0       	ldi	r20, 0x01	; 1
     1de:	20 91 ce 02 	lds	r18, 0x02CE
     1e2:	0e 94 0c 0c 	call	0x1818	; 0x1818 <Drive>
     1e6:	08 95       	ret
			 
			case CMD_CHANGE_MOTOR_1: 	DriveWheel(1, param2, param1);break;
     1e8:	81 e0       	ldi	r24, 0x01	; 1
     1ea:	09 c0       	rjmp	.+18     	; 0x1fe <task_commandProcessor+0xbe>
			case CMD_CHANGE_MOTOR_2: 	DriveWheel(2, param2, param1);break;
     1ec:	82 e0       	ldi	r24, 0x02	; 2
     1ee:	07 c0       	rjmp	.+14     	; 0x1fe <task_commandProcessor+0xbe>
			case CMD_CHANGE_MOTOR_3: 	DriveWheel(3, param2, param1);break;
     1f0:	83 e0       	ldi	r24, 0x03	; 3
     1f2:	05 c0       	rjmp	.+10     	; 0x1fe <task_commandProcessor+0xbe>
			case CMD_CHANGE_MOTOR_4: 	DriveWheel(4, param2, param1);break;
     1f4:	84 e0       	ldi	r24, 0x04	; 4
     1f6:	03 c0       	rjmp	.+6      	; 0x1fe <task_commandProcessor+0xbe>
			case CMD_CHANGE_MOTOR_5: 	DriveWheel(5, param2, param1);break;
     1f8:	85 e0       	ldi	r24, 0x05	; 5
     1fa:	01 c0       	rjmp	.+2      	; 0x1fe <task_commandProcessor+0xbe>
			case CMD_CHANGE_MOTOR_6: 	DriveWheel(6, param2, param1);break;
     1fc:	86 e0       	ldi	r24, 0x06	; 6
     1fe:	60 91 ce 02 	lds	r22, 0x02CE
     202:	40 91 85 02 	lds	r20, 0x0285
     206:	0e 94 23 04 	call	0x846	; 0x846 <DriveWheel>
     20a:	08 95       	ret

			case CMD_SET_LEDS:			Shiftregister_2.byte = (Shiftregister_2.byte&0x0F) + param1; updateShiftRegisters(); break;
     20c:	80 91 cb 02 	lds	r24, 0x02CB
     210:	8f 70       	andi	r24, 0x0F	; 15
     212:	90 91 85 02 	lds	r25, 0x0285
     216:	89 0f       	add	r24, r25
     218:	80 93 cb 02 	sts	0x02CB, r24
     21c:	0e 94 72 02 	call	0x4e4	; 0x4e4 <updateShiftRegisters>
     220:	08 95       	ret
			case CMD_TEST_I2C:			Test_Value=param1+1;break;
     222:	80 91 85 02 	lds	r24, 0x0285
     226:	8f 5f       	subi	r24, 0xFF	; 255
     228:	80 93 20 02 	sts	0x0220, r24
     22c:	08 95       	ret

//			case CMD_PID:				PID_S(param1);break;
			case CMD_PID_P:				PID_P(param2);break;
     22e:	80 91 ce 02 	lds	r24, 0x02CE
     232:	90 e0       	ldi	r25, 0x00	; 0
     234:	0e 94 c9 08 	call	0x1192	; 0x1192 <PID_P>
     238:	08 95       	ret
			case CMD_PID_I:				PID_I(param2);break;
     23a:	80 91 ce 02 	lds	r24, 0x02CE
     23e:	90 e0       	ldi	r25, 0x00	; 0
     240:	0e 94 06 09 	call	0x120c	; 0x120c <PID_I>
     244:	08 95       	ret
			case CMD_PID_D:				PID_D(param2);break;
     246:	80 91 ce 02 	lds	r24, 0x02CE
     24a:	90 e0       	ldi	r25, 0x00	; 0
     24c:	0e 94 43 09 	call	0x1286	; 0x1286 <PID_D>
     250:	08 95       	ret

00000252 <task_updateRegisters>:


// This function update all read registers.
void task_updateRegisters(void)
{
	if(!I2CTWI_readBusy) 
     252:	80 91 25 02 	lds	r24, 0x0225
     256:	88 23       	and	r24, r24
     258:	09 f0       	breq	.+2      	; 0x25c <task_updateRegisters+0xa>
     25a:	62 c0       	rjmp	.+196    	; 0x320 <task_updateRegisters+0xce>
	{
		I2CTWI_readRegisters[I2C_REG_STATUS] = 			 	(uint8_t)(0);
     25c:	10 92 1c 03 	sts	0x031C, r1

		I2CTWI_readRegisters[I2C_REG_SPEED_MOTOR_1] = 	 	(uint8_t) SIG1_PID;
     260:	80 91 dc 02 	lds	r24, 0x02DC
     264:	90 91 dd 02 	lds	r25, 0x02DD
     268:	80 93 1d 03 	sts	0x031D, r24
		I2CTWI_readRegisters[I2C_REG_SPEED_MOTOR_2] = 	 	(uint8_t) SIG2_PID;
     26c:	80 91 d1 02 	lds	r24, 0x02D1
     270:	90 91 d2 02 	lds	r25, 0x02D2
     274:	80 93 1e 03 	sts	0x031E, r24
		I2CTWI_readRegisters[I2C_REG_SPEED_MOTOR_3] = 	 	(uint8_t) SIG3_PID;
     278:	80 91 d4 02 	lds	r24, 0x02D4
     27c:	90 91 d5 02 	lds	r25, 0x02D5
     280:	80 93 1f 03 	sts	0x031F, r24
		I2CTWI_readRegisters[I2C_REG_SPEED_MOTOR_4] =   	(uint8_t) SIG4_PID;
     284:	80 91 7e 02 	lds	r24, 0x027E
     288:	90 91 7f 02 	lds	r25, 0x027F
     28c:	80 93 20 03 	sts	0x0320, r24
		I2CTWI_readRegisters[I2C_REG_SPEED_MOTOR_5] = 	 	(uint8_t) SIG5_PID;
     290:	80 91 8e 02 	lds	r24, 0x028E
     294:	90 91 8f 02 	lds	r25, 0x028F
     298:	80 93 21 03 	sts	0x0321, r24
		I2CTWI_readRegisters[I2C_REG_SPEED_MOTOR_6] = 	 	(uint8_t) SIG6_PID;
     29c:	80 91 86 02 	lds	r24, 0x0286
     2a0:	90 91 87 02 	lds	r25, 0x0287
     2a4:	80 93 22 03 	sts	0x0322, r24

		I2CTWI_readRegisters[I2C_REG_SPEED_ALL] = 	 		(uint8_t) Speed_Calculator();
     2a8:	0e 94 e0 07 	call	0xfc0	; 0xfc0 <Speed_Calculator>
     2ac:	80 93 23 03 	sts	0x0323, r24

		I2CTWI_readRegisters[I2C_REG_CURR_MOTOR_1] = 	 	(uint8_t)(GetADCValue_MotorCurrent(5));
     2b0:	85 e0       	ldi	r24, 0x05	; 5
     2b2:	0e 94 b7 03 	call	0x76e	; 0x76e <GetADCValue_MotorCurrent>
     2b6:	80 93 25 03 	sts	0x0325, r24
		I2CTWI_readRegisters[I2C_REG_CURR_MOTOR_2] = 	 	(uint8_t)(GetADCValue_MotorCurrent(4));
     2ba:	84 e0       	ldi	r24, 0x04	; 4
     2bc:	0e 94 b7 03 	call	0x76e	; 0x76e <GetADCValue_MotorCurrent>
     2c0:	80 93 26 03 	sts	0x0326, r24
		I2CTWI_readRegisters[I2C_REG_CURR_MOTOR_3] = 	 	(uint8_t)(GetADCValue_MotorCurrent(3));
     2c4:	83 e0       	ldi	r24, 0x03	; 3
     2c6:	0e 94 b7 03 	call	0x76e	; 0x76e <GetADCValue_MotorCurrent>
     2ca:	80 93 27 03 	sts	0x0327, r24
		I2CTWI_readRegisters[I2C_REG_CURR_MOTOR_4] = 	 	(uint8_t)(GetADCValue_MotorCurrent(2));
     2ce:	82 e0       	ldi	r24, 0x02	; 2
     2d0:	0e 94 b7 03 	call	0x76e	; 0x76e <GetADCValue_MotorCurrent>
     2d4:	80 93 28 03 	sts	0x0328, r24
		I2CTWI_readRegisters[I2C_REG_CURR_MOTOR_5] = 	 	(uint8_t)(GetADCValue_MotorCurrent(1));
     2d8:	81 e0       	ldi	r24, 0x01	; 1
     2da:	0e 94 b7 03 	call	0x76e	; 0x76e <GetADCValue_MotorCurrent>
     2de:	80 93 29 03 	sts	0x0329, r24
		I2CTWI_readRegisters[I2C_REG_CURR_MOTOR_6] = 	 	(uint8_t)(GetADCValue_MotorCurrent(0));
     2e2:	80 e0       	ldi	r24, 0x00	; 0
     2e4:	0e 94 b7 03 	call	0x76e	; 0x76e <GetADCValue_MotorCurrent>
     2e8:	80 93 2a 03 	sts	0x032A, r24

		I2CTWI_readRegisters[I2C_REG_ENCODER_ERRORS] = 		(uint8_t) Check_Encoders();
     2ec:	0e 94 f6 02 	call	0x5ec	; 0x5ec <Check_Encoders>
     2f0:	80 93 2b 03 	sts	0x032B, r24
		I2CTWI_readRegisters[I2C_REG_MOTOR_ERRORS] 	 = 		(uint8_t) Check_Motor_Flags();
     2f4:	0e 94 e6 02 	call	0x5cc	; 0x5cc <Check_Motor_Flags>
     2f8:	80 93 2c 03 	sts	0x032C, r24
		I2CTWI_readRegisters[I2C_REG_CURRENT_ERRORS] = 		(uint8_t) Check_Current();
     2fc:	0e 94 8e 03 	call	0x71c	; 0x71c <Check_Current>
     300:	80 93 2d 03 	sts	0x032D, r24

		I2CTWI_readRegisters[I2C_REG_LEDS] = 			 	(uint8_t)(Shiftregister_2.byte);
     304:	80 91 cb 02 	lds	r24, 0x02CB
     308:	80 93 31 03 	sts	0x0331, r24
		I2CTWI_readRegisters[I2C_TEST_I2C] = 			 	(uint8_t)(Test_Value);
     30c:	80 91 20 02 	lds	r24, 0x0220
     310:	80 93 32 03 	sts	0x0332, r24

		if(I2CTWI_dataWasRead && I2CTWI_dataReadFromReg == 0)  
     314:	80 91 23 02 	lds	r24, 0x0223
     318:	88 23       	and	r24, r24
     31a:	11 f0       	breq	.+4      	; 0x320 <task_updateRegisters+0xce>
     31c:	80 91 24 02 	lds	r24, 0x0224
     320:	08 95       	ret

00000322 <main>:
	}
  }

//main loop
int main (void)
{
     322:	ef 92       	push	r14
     324:	ff 92       	push	r15
     326:	0f 93       	push	r16
     328:	1f 93       	push	r17
	//////////////////////////////
	//   Configuration         //
	/////////////////////////////


	portInit();									// Configuration of Inputs and Outputs
     32a:	80 ec       	ldi	r24, 0xC0	; 192
     32c:	82 b9       	out	0x02, r24	; 2
     32e:	87 e0       	ldi	r24, 0x07	; 7
     330:	85 b9       	out	0x05, r24	; 5
     332:	80 e8       	ldi	r24, 0x80	; 128
     334:	88 b9       	out	0x08, r24	; 8
     336:	81 e0       	ldi	r24, 0x01	; 1
     338:	8b b9       	out	0x0b, r24	; 11
     33a:	11 b8       	out	0x01, r1	; 1
     33c:	88 ef       	ldi	r24, 0xF8	; 248
     33e:	84 b9       	out	0x04, r24	; 4
     340:	84 e0       	ldi	r24, 0x04	; 4
     342:	87 b9       	out	0x07, r24	; 7
     344:	82 ef       	ldi	r24, 0xF2	; 242
     346:	8a b9       	out	0x0a, r24	; 10
		
	USART0_Init(9600);							// Init USART0 
     348:	60 e8       	ldi	r22, 0x80	; 128
     34a:	75 e2       	ldi	r23, 0x25	; 37
     34c:	80 e0       	ldi	r24, 0x00	; 0
     34e:	90 e0       	ldi	r25, 0x00	; 0
     350:	0e 94 89 0d 	call	0x1b12	; 0x1b12 <USART0_Init>

	Timer1_Init();								// Init Timer1
     354:	0e 94 aa 04 	call	0x954	; 0x954 <Timer1_Init>

	ADC_Init();									// ADC init
     358:	0e 94 5e 03 	call	0x6bc	; 0x6bc <ADC_Init>
	
	PWM_Init();
     35c:	0e 94 ba 03 	call	0x774	; 0x774 <PWM_Init>

	PCI_Init();
     360:	0e 94 0a 06 	call	0xc14	; 0xc14 <PCI_Init>

	I2CTWI_initSlave(WT_I2C_SLAVE_ADR|TWI_GENERAL_CALL_ENABLE);			// Init I2C as Slave 
     364:	8b e0       	ldi	r24, 0x0B	; 11
     366:	0e 94 f7 0c 	call	0x19ee	; 0x19ee <I2CTWI_initSlave>

	sei();										// Enable interrupt	
     36a:	78 94       	sei

	/////////////////////////////
	//   Start_Up functions    //
	/////////////////////////////

	Timer1_Start();								//Start Timer 1 (Enable Stopwatches and delay functions)
     36c:	0e 94 b6 04 	call	0x96c	; 0x96c <Timer1_Start>

	USART0_WriteString("Gestart Wild Thumper");	//Write to Uart
     370:	80 e0       	ldi	r24, 0x00	; 0
     372:	91 e0       	ldi	r25, 0x01	; 1
     374:	0e 94 e0 0d 	call	0x1bc0	; 0x1bc0 <USART0_WriteString>

	StartUp_Ledblinking();						//By start-up led blinking 
     378:	0e 94 85 02 	call	0x50a	; 0x50a <StartUp_Ledblinking>

	startStopwatch1();
     37c:	80 91 f6 02 	lds	r24, 0x02F6
     380:	81 60       	ori	r24, 0x01	; 1
     382:	80 93 f6 02 	sts	0x02F6, r24

	/////////////////////////////
	//   Main Loop             //
	/////////////////////////////
	
	KD = 1.7 * 32;
     386:	86 e3       	ldi	r24, 0x36	; 54
     388:	90 e0       	ldi	r25, 0x00	; 0
     38a:	a0 e0       	ldi	r26, 0x00	; 0
     38c:	b0 e0       	ldi	r27, 0x00	; 0
     38e:	80 93 4f 02 	sts	0x024F, r24
     392:	90 93 50 02 	sts	0x0250, r25
     396:	a0 93 51 02 	sts	0x0251, r26
     39a:	b0 93 52 02 	sts	0x0252, r27

	KI = 0.09 * 32;
     39e:	82 e0       	ldi	r24, 0x02	; 2
     3a0:	90 e0       	ldi	r25, 0x00	; 0
     3a2:	a0 e0       	ldi	r26, 0x00	; 0
     3a4:	b0 e0       	ldi	r27, 0x00	; 0
     3a6:	80 93 e5 02 	sts	0x02E5, r24
     3aa:	90 93 e6 02 	sts	0x02E6, r25
     3ae:	a0 93 e7 02 	sts	0x02E7, r26
     3b2:	b0 93 e8 02 	sts	0x02E8, r27

	KD = 0.5 * 32;
     3b6:	80 e1       	ldi	r24, 0x10	; 16
     3b8:	90 e0       	ldi	r25, 0x00	; 0
     3ba:	a0 e0       	ldi	r26, 0x00	; 0
     3bc:	b0 e0       	ldi	r27, 0x00	; 0
     3be:	80 93 4f 02 	sts	0x024F, r24
     3c2:	90 93 50 02 	sts	0x0250, r25
     3c6:	a0 93 51 02 	sts	0x0251, r26
     3ca:	b0 93 52 02 	sts	0x0252, r27

	PID_Init(KP, KI, KD);
     3ce:	60 91 5d 02 	lds	r22, 0x025D
     3d2:	70 91 5e 02 	lds	r23, 0x025E
     3d6:	80 91 5f 02 	lds	r24, 0x025F
     3da:	90 91 60 02 	lds	r25, 0x0260
     3de:	20 91 e5 02 	lds	r18, 0x02E5
     3e2:	30 91 e6 02 	lds	r19, 0x02E6
     3e6:	40 91 e7 02 	lds	r20, 0x02E7
     3ea:	50 91 e8 02 	lds	r21, 0x02E8
     3ee:	e0 90 4f 02 	lds	r14, 0x024F
     3f2:	f0 90 50 02 	lds	r15, 0x0250
     3f6:	00 91 51 02 	lds	r16, 0x0251
     3fa:	10 91 52 02 	lds	r17, 0x0252
     3fe:	0e 94 10 08 	call	0x1020	; 0x1020 <PID_Init>

	while(1==1)			
	{

		mSleep(4);
     402:	84 e0       	ldi	r24, 0x04	; 4
     404:	90 e0       	ldi	r25, 0x00	; 0
     406:	0e 94 ca 0b 	call	0x1794	; 0x1794 <mSleep>
		Speed1 = PID_Controller(1,SetPoint1, SIG1_PID);
     40a:	60 91 e9 02 	lds	r22, 0x02E9
     40e:	70 91 ea 02 	lds	r23, 0x02EA
     412:	40 91 dc 02 	lds	r20, 0x02DC
     416:	50 91 dd 02 	lds	r21, 0x02DD
     41a:	81 e0       	ldi	r24, 0x01	; 1
     41c:	0e 94 80 09 	call	0x1300	; 0x1300 <PID_Controller>
     420:	90 93 e3 02 	sts	0x02E3, r25
     424:	80 93 e2 02 	sts	0x02E2, r24
		Speed2 = PID_Controller(2,SetPoint2, SIG2_PID);
     428:	60 91 71 02 	lds	r22, 0x0271
     42c:	70 91 72 02 	lds	r23, 0x0272
     430:	40 91 d1 02 	lds	r20, 0x02D1
     434:	50 91 d2 02 	lds	r21, 0x02D2
     438:	82 e0       	ldi	r24, 0x02	; 2
     43a:	0e 94 80 09 	call	0x1300	; 0x1300 <PID_Controller>
     43e:	90 93 bb 02 	sts	0x02BB, r25
     442:	80 93 ba 02 	sts	0x02BA, r24
		Speed3 = PID_Controller(3,SetPoint3, SIG3_PID);
     446:	60 91 8c 02 	lds	r22, 0x028C
     44a:	70 91 8d 02 	lds	r23, 0x028D
     44e:	40 91 d4 02 	lds	r20, 0x02D4
     452:	50 91 d5 02 	lds	r21, 0x02D5
     456:	83 e0       	ldi	r24, 0x03	; 3
     458:	0e 94 80 09 	call	0x1300	; 0x1300 <PID_Controller>
     45c:	90 93 70 02 	sts	0x0270, r25
     460:	80 93 6f 02 	sts	0x026F, r24
		Speed4 = PID_Controller(4,SetPoint4, SIG4_PID);
     464:	60 91 69 02 	lds	r22, 0x0269
     468:	70 91 6a 02 	lds	r23, 0x026A
     46c:	40 91 7e 02 	lds	r20, 0x027E
     470:	50 91 7f 02 	lds	r21, 0x027F
     474:	84 e0       	ldi	r24, 0x04	; 4
     476:	0e 94 80 09 	call	0x1300	; 0x1300 <PID_Controller>
     47a:	90 93 b1 02 	sts	0x02B1, r25
     47e:	80 93 b0 02 	sts	0x02B0, r24
		Speed5 = PID_Controller(5,SetPoint5, SIG5_PID);
     482:	60 91 c0 02 	lds	r22, 0x02C0
     486:	70 91 c1 02 	lds	r23, 0x02C1
     48a:	40 91 8e 02 	lds	r20, 0x028E
     48e:	50 91 8f 02 	lds	r21, 0x028F
     492:	85 e0       	ldi	r24, 0x05	; 5
     494:	0e 94 80 09 	call	0x1300	; 0x1300 <PID_Controller>
     498:	90 93 64 02 	sts	0x0264, r25
     49c:	80 93 63 02 	sts	0x0263, r24
		Speed6 = PID_Controller(6,SetPoint6, SIG6_PID);
     4a0:	60 91 53 02 	lds	r22, 0x0253
     4a4:	70 91 54 02 	lds	r23, 0x0254
     4a8:	40 91 86 02 	lds	r20, 0x0286
     4ac:	50 91 87 02 	lds	r21, 0x0287
     4b0:	86 e0       	ldi	r24, 0x06	; 6
     4b2:	0e 94 80 09 	call	0x1300	; 0x1300 <PID_Controller>
     4b6:	90 93 74 02 	sts	0x0274, r25
     4ba:	80 93 73 02 	sts	0x0273, r24

		task_commandProcessor();				//Check of received a command by I2C
     4be:	0e 94 a0 00 	call	0x140	; 0x140 <task_commandProcessor>

		task_updateRegisters();
     4c2:	0e 94 29 01 	call	0x252	; 0x252 <task_updateRegisters>
		
		LEDS(0b00110000);
     4c6:	80 e3       	ldi	r24, 0x30	; 48
     4c8:	0e 94 e1 02 	call	0x5c2	; 0x5c2 <LEDS>
		mSleep(200);
     4cc:	88 ec       	ldi	r24, 0xC8	; 200
     4ce:	90 e0       	ldi	r25, 0x00	; 0
     4d0:	0e 94 ca 0b 	call	0x1794	; 0x1794 <mSleep>
		LEDS(0b11000000);
     4d4:	80 ec       	ldi	r24, 0xC0	; 192
     4d6:	0e 94 e1 02 	call	0x5c2	; 0x5c2 <LEDS>
		mSleep(200);
     4da:	88 ec       	ldi	r24, 0xC8	; 200
     4dc:	90 e0       	ldi	r25, 0x00	; 0
     4de:	0e 94 ca 0b 	call	0x1794	; 0x1794 <mSleep>
     4e2:	8f cf       	rjmp	.-226    	; 0x402 <main+0xe0>

000004e4 <updateShiftRegisters>:
  	//Configuration SPI
	//SPE =  1 ---> Enable SPI
	//MSTR = 1 ---> Microcontroller is master, Shiftregister is slave 
	//SPR0 = 1 
	//SPR1 = 0 ---> SCK frequency = fosc / 16 = 20.000.000 / 16 = 1,25 mHz.  
	SPCR = (1<<SPE)|(1<<MSTR)|(1<<SPR0)|(0<<SPR1);
     4e4:	81 e5       	ldi	r24, 0x51	; 81
     4e6:	8c bd       	out	0x2c, r24	; 44

	// Write byte to shift register, transmission automatically start 

	SPDR = Shiftregister_2.byte;			
     4e8:	80 91 cb 02 	lds	r24, 0x02CB
     4ec:	8e bd       	out	0x2e, r24	; 46
	// Wait for transmission complete 	
	while(!(SPSR & (1<<SPIF)));    	
     4ee:	0d b4       	in	r0, 0x2d	; 45
     4f0:	07 fe       	sbrs	r0, 7
     4f2:	fd cf       	rjmp	.-6      	; 0x4ee <updateShiftRegisters+0xa>

	SPDR = Shiftregister_1.byte;	
     4f4:	80 91 61 02 	lds	r24, 0x0261
     4f8:	8e bd       	out	0x2e, r24	; 46
	// Wait for transmission complete 	
	while(!(SPSR & (1<<SPIF)));    	
     4fa:	0d b4       	in	r0, 0x2d	; 45
     4fc:	07 fe       	sbrs	r0, 7
     4fe:	fd cf       	rjmp	.-6      	; 0x4fa <updateShiftRegisters+0x16>

	//Configuration SPI
	//SPE =  1 ---> Disable SPI
	//MSTR = 1 ---> Microcontroller is slave, Shiftregister is master
	//Set microcontroller to slave, else miso is defined as input!!!
	SPCR = (0<<SPE)|(0<<MSTR);
     500:	1c bc       	out	0x2c, r1	; 44

	PORTB  |= MISO_SPI;				// Enable STRB 	
     502:	2e 9a       	sbi	0x05, 6	; 5
	asm(" nop");					// Short time delay 
     504:	00 00       	nop
	PORTB&= ~MISO_SPI;				// Disable STRB 
     506:	2e 98       	cbi	0x05, 6	; 5
  }
     508:	08 95       	ret

0000050a <StartUp_Ledblinking>:


//Led blinking by startup
void StartUp_Ledblinking (void)
  {
     50a:	0f 93       	push	r16
     50c:	1f 93       	push	r17
     50e:	00 e0       	ldi	r16, 0x00	; 0
	for(char i = 0; i<4 ; i++)
	  {
		Shiftregister_2.LED7 = 1;
     510:	80 91 cb 02 	lds	r24, 0x02CB
     514:	80 61       	ori	r24, 0x10	; 16
     516:	80 93 cb 02 	sts	0x02CB, r24
     51a:	10 e0       	ldi	r17, 0x00	; 0
     51c:	0b c0       	rjmp	.+22     	; 0x534 <StartUp_Ledblinking+0x2a>
volatile stopwatches_t stopwatches;


void sleep(uint8_t time)
  {
	for (delay_timer = 0; delay_timer < time;);
     51e:	10 92 08 03 	sts	0x0308, r1
     522:	10 92 07 03 	sts	0x0307, r1
     526:	80 91 07 03 	lds	r24, 0x0307
     52a:	90 91 08 03 	lds	r25, 0x0308
     52e:	0a 97       	sbiw	r24, 0x0a	; 10
     530:	d0 f3       	brcs	.-12     	; 0x526 <StartUp_Ledblinking+0x1c>
     532:	02 c0       	rjmp	.+4      	; 0x538 <StartUp_Ledblinking+0x2e>
     534:	24 e6       	ldi	r18, 0x64	; 100
     536:	30 e0       	ldi	r19, 0x00	; 0
  }


void mSleep(uint16_t time)
  {
	while (time--) sleep(10);
     538:	21 50       	subi	r18, 0x01	; 1
     53a:	30 40       	sbci	r19, 0x00	; 0
     53c:	8f ef       	ldi	r24, 0xFF	; 255
     53e:	2f 3f       	cpi	r18, 0xFF	; 255
     540:	38 07       	cpc	r19, r24
     542:	69 f7       	brne	.-38     	; 0x51e <StartUp_Ledblinking+0x14>
	  {
		Shiftregister_2.LED7 = 1;
		for(char i = 0; i<4 ; i++)
	  	  {	
			mSleep(100);	
			updateShiftRegisters();	
     544:	0e 94 72 02 	call	0x4e4	; 0x4e4 <updateShiftRegisters>
			Shiftregister_2.byte = (Shiftregister_2.byte<<1);
     548:	80 91 cb 02 	lds	r24, 0x02CB
     54c:	88 0f       	add	r24, r24
     54e:	80 93 cb 02 	sts	0x02CB, r24
void StartUp_Ledblinking (void)
  {
	for(char i = 0; i<4 ; i++)
	  {
		Shiftregister_2.LED7 = 1;
		for(char i = 0; i<4 ; i++)
     552:	1f 5f       	subi	r17, 0xFF	; 255
     554:	14 30       	cpi	r17, 0x04	; 4
     556:	71 f7       	brne	.-36     	; 0x534 <StartUp_Ledblinking+0x2a>


//Led blinking by startup
void StartUp_Ledblinking (void)
  {
	for(char i = 0; i<4 ; i++)
     558:	0f 5f       	subi	r16, 0xFF	; 255
     55a:	04 30       	cpi	r16, 0x04	; 4
     55c:	c9 f6       	brne	.-78     	; 0x510 <StartUp_Ledblinking+0x6>
     55e:	28 ec       	ldi	r18, 0xC8	; 200
     560:	30 e0       	ldi	r19, 0x00	; 0
     562:	0a c0       	rjmp	.+20     	; 0x578 <StartUp_Ledblinking+0x6e>
volatile stopwatches_t stopwatches;


void sleep(uint8_t time)
  {
	for (delay_timer = 0; delay_timer < time;);
     564:	10 92 08 03 	sts	0x0308, r1
     568:	10 92 07 03 	sts	0x0307, r1
     56c:	80 91 07 03 	lds	r24, 0x0307
     570:	90 91 08 03 	lds	r25, 0x0308
     574:	0a 97       	sbiw	r24, 0x0a	; 10
     576:	d0 f3       	brcs	.-12     	; 0x56c <StartUp_Ledblinking+0x62>
  }


void mSleep(uint16_t time)
  {
	while (time--) sleep(10);
     578:	21 50       	subi	r18, 0x01	; 1
     57a:	30 40       	sbci	r19, 0x00	; 0
     57c:	8f ef       	ldi	r24, 0xFF	; 255
     57e:	2f 3f       	cpi	r18, 0xFF	; 255
     580:	38 07       	cpc	r19, r24
     582:	81 f7       	brne	.-32     	; 0x564 <StartUp_Ledblinking+0x5a>
			Shiftregister_2.byte = (Shiftregister_2.byte<<1);
		  }
	  }
	Shiftregister_2.byte = 0b00000000;
	mSleep(200);	
	Shiftregister_2.byte = 0b11110000;
     584:	80 ef       	ldi	r24, 0xF0	; 240
     586:	80 93 cb 02 	sts	0x02CB, r24
	updateShiftRegisters();	
     58a:	0e 94 72 02 	call	0x4e4	; 0x4e4 <updateShiftRegisters>
     58e:	24 ef       	ldi	r18, 0xF4	; 244
     590:	31 e0       	ldi	r19, 0x01	; 1
     592:	0a c0       	rjmp	.+20     	; 0x5a8 <StartUp_Ledblinking+0x9e>
volatile stopwatches_t stopwatches;


void sleep(uint8_t time)
  {
	for (delay_timer = 0; delay_timer < time;);
     594:	10 92 08 03 	sts	0x0308, r1
     598:	10 92 07 03 	sts	0x0307, r1
     59c:	80 91 07 03 	lds	r24, 0x0307
     5a0:	90 91 08 03 	lds	r25, 0x0308
     5a4:	0a 97       	sbiw	r24, 0x0a	; 10
     5a6:	d0 f3       	brcs	.-12     	; 0x59c <StartUp_Ledblinking+0x92>
  }


void mSleep(uint16_t time)
  {
	while (time--) sleep(10);
     5a8:	21 50       	subi	r18, 0x01	; 1
     5aa:	30 40       	sbci	r19, 0x00	; 0
     5ac:	8f ef       	ldi	r24, 0xFF	; 255
     5ae:	2f 3f       	cpi	r18, 0xFF	; 255
     5b0:	38 07       	cpc	r19, r24
     5b2:	81 f7       	brne	.-32     	; 0x594 <StartUp_Ledblinking+0x8a>
	Shiftregister_2.byte = 0b00000000;
	mSleep(200);	
	Shiftregister_2.byte = 0b11110000;
	updateShiftRegisters();	
	mSleep(500);	
	Shiftregister_2.byte = 0b00000000;
     5b4:	10 92 cb 02 	sts	0x02CB, r1
	updateShiftRegisters();	
     5b8:	0e 94 72 02 	call	0x4e4	; 0x4e4 <updateShiftRegisters>

  }
     5bc:	1f 91       	pop	r17
     5be:	0f 91       	pop	r16
     5c0:	08 95       	ret

000005c2 <LEDS>:


void LEDS (uint8_t leds)
  {
	Shiftregister_2.byte = leds;
     5c2:	80 93 cb 02 	sts	0x02CB, r24
	updateShiftRegisters();	
     5c6:	0e 94 72 02 	call	0x4e4	; 0x4e4 <updateShiftRegisters>
  }
     5ca:	08 95       	ret

000005cc <Check_Motor_Flags>:
//////////////////////////////////////////////////////////////////////////////////////
char Check_Motor_Flags (void)
  {
	char Error_Status = 0;

	if (!Error_Motor_1) Error_Status += 1;
     5cc:	80 b1       	in	r24, 0x00	; 0
     5ce:	80 95       	com	r24
     5d0:	88 1f       	adc	r24, r24
     5d2:	88 27       	eor	r24, r24
     5d4:	88 1f       	adc	r24, r24
	if (!Error_Motor_2) Error_Status += 2;
     5d6:	06 9b       	sbis	0x00, 6	; 0
     5d8:	8e 5f       	subi	r24, 0xFE	; 254
	if (!Error_Motor_3) Error_Status += 4;
     5da:	1a 9b       	sbis	0x03, 2	; 3
     5dc:	8c 5f       	subi	r24, 0xFC	; 252
	if (!Error_Motor_4) Error_Status += 8;
     5de:	19 9b       	sbis	0x03, 1	; 3
     5e0:	88 5f       	subi	r24, 0xF8	; 248
	if (!Error_Motor_5) Error_Status += 16;
     5e2:	18 9b       	sbis	0x03, 0	; 3
     5e4:	80 5f       	subi	r24, 0xF0	; 240
	if (!Error_Motor_6) Error_Status += 32;
     5e6:	37 9b       	sbis	0x06, 7	; 6
     5e8:	80 5e       	subi	r24, 0xE0	; 224
	 
	return Error_Status;

  }
     5ea:	08 95       	ret

000005ec <Check_Encoders>:
	return Current_errors;
  }

// Check the Encoders
char Check_Encoders (void)
  {
     5ec:	1f 93       	push	r17
  	char Encoder_Errors = 0;
	
	// If more than 5 times no pulses detected, then..
	if (SIG1_NoPuls > 5 ) 
     5ee:	80 91 eb 02 	lds	r24, 0x02EB
     5f2:	86 30       	cpi	r24, 0x06	; 6
     5f4:	10 f4       	brcc	.+4      	; 0x5fa <Check_Encoders+0xe>
     5f6:	10 e0       	ldi	r17, 0x00	; 0
     5f8:	0c c0       	rjmp	.+24     	; 0x612 <Check_Encoders+0x26>
	  {	
	  	// To Avoid a overflow of this variable 
	  	SIG1_NoPuls = 6;
     5fa:	86 e0       	ldi	r24, 0x06	; 6
     5fc:	80 93 eb 02 	sts	0x02EB, r24
	  	// Set the first bit of Encoder_Errors
	  	Encoder_Errors +=1;
		// Speed of the motor is SetPoint of that motor, because the PID doesn't work without pulses
		Speed1 = SetPoint1;
     600:	80 91 e9 02 	lds	r24, 0x02E9
     604:	90 91 ea 02 	lds	r25, 0x02EA
     608:	90 93 e3 02 	sts	0x02E3, r25
     60c:	80 93 e2 02 	sts	0x02E2, r24
     610:	11 e0       	ldi	r17, 0x01	; 1
	  }
	if (SIG2_NoPuls > 5 )  
     612:	80 91 db 02 	lds	r24, 0x02DB
     616:	86 30       	cpi	r24, 0x06	; 6
     618:	60 f0       	brcs	.+24     	; 0x632 <Check_Encoders+0x46>
	  {
	  	// To Avoid a overflow of this variable 
	  	SIG2_NoPuls = 6;
     61a:	86 e0       	ldi	r24, 0x06	; 6
     61c:	80 93 db 02 	sts	0x02DB, r24
	  	// Set the second bit of Encoder_Errors
	  	Encoder_Errors +=2;
     620:	1e 5f       	subi	r17, 0xFE	; 254
		// Speed of the motor is SetPoint of that motor, because the PID doesn't work without pulses
		Speed2 = SetPoint2;
     622:	80 91 71 02 	lds	r24, 0x0271
     626:	90 91 72 02 	lds	r25, 0x0272
     62a:	90 93 bb 02 	sts	0x02BB, r25
     62e:	80 93 ba 02 	sts	0x02BA, r24
	  }
	if (SIG3_NoPuls > 5 ) 
     632:	80 91 d0 02 	lds	r24, 0x02D0
     636:	86 30       	cpi	r24, 0x06	; 6
     638:	60 f0       	brcs	.+24     	; 0x652 <Check_Encoders+0x66>
	  {
	  	// To Avoid a overflow of this variable 
	  	SIG3_NoPuls = 6;
     63a:	86 e0       	ldi	r24, 0x06	; 6
     63c:	80 93 d0 02 	sts	0x02D0, r24
	  	// Set the third bit of Encoder_Errors
	  	Encoder_Errors +=4;
     640:	1c 5f       	subi	r17, 0xFC	; 252
		// Speed of the motor is SetPoint of that motor, because the PID doesn't work without pulses
		Speed3 = SetPoint3;
     642:	80 91 8c 02 	lds	r24, 0x028C
     646:	90 91 8d 02 	lds	r25, 0x028D
     64a:	90 93 70 02 	sts	0x0270, r25
     64e:	80 93 6f 02 	sts	0x026F, r24
	  }
	if (SIG4_NoPuls > 5 )  
     652:	80 91 d6 02 	lds	r24, 0x02D6
     656:	86 30       	cpi	r24, 0x06	; 6
     658:	60 f0       	brcs	.+24     	; 0x672 <Check_Encoders+0x86>
	  {
	  	// To Avoid a overflow of this variable 
	  	SIG4_NoPuls = 6;
     65a:	86 e0       	ldi	r24, 0x06	; 6
     65c:	80 93 d6 02 	sts	0x02D6, r24
	  	// Set the fourth bit of Encoder_Errors
	  	Encoder_Errors +=8;
     660:	18 5f       	subi	r17, 0xF8	; 248
		// Speed of the motor is SetPoint of that motor, because the PID doesn't work without pulses
		Speed4 = SetPoint4;
     662:	80 91 69 02 	lds	r24, 0x0269
     666:	90 91 6a 02 	lds	r25, 0x026A
     66a:	90 93 b1 02 	sts	0x02B1, r25
     66e:	80 93 b0 02 	sts	0x02B0, r24
	  }
	if (SIG5_NoPuls > 5 ) 
     672:	80 91 cc 02 	lds	r24, 0x02CC
     676:	86 30       	cpi	r24, 0x06	; 6
     678:	60 f0       	brcs	.+24     	; 0x692 <Check_Encoders+0xa6>
	  {
	  	// To Avoid a overflow of this variable 
	  	SIG5_NoPuls = 6;
     67a:	86 e0       	ldi	r24, 0x06	; 6
     67c:	80 93 cc 02 	sts	0x02CC, r24
	  	// Set the fifth bit of Encoder_Errors
	  	Encoder_Errors +=16;
     680:	10 5f       	subi	r17, 0xF0	; 240
		// Speed of the motor is SetPoint of that motor, because the PID doesn't work without pulses
		Speed5 = SetPoint5;
     682:	80 91 c0 02 	lds	r24, 0x02C0
     686:	90 91 c1 02 	lds	r25, 0x02C1
     68a:	90 93 64 02 	sts	0x0264, r25
     68e:	80 93 63 02 	sts	0x0263, r24
	  }
	if (SIG6_NoPuls > 5 )  
     692:	80 91 80 02 	lds	r24, 0x0280
     696:	86 30       	cpi	r24, 0x06	; 6
     698:	60 f0       	brcs	.+24     	; 0x6b2 <Check_Encoders+0xc6>
	  {
	  	// To Avoid a overflow of this variable 
	  	SIG6_NoPuls = 6;
     69a:	86 e0       	ldi	r24, 0x06	; 6
     69c:	80 93 80 02 	sts	0x0280, r24
	  	// Set the sixth bit of Encoder_Errors
	  	Encoder_Errors +=32;
     6a0:	10 5e       	subi	r17, 0xE0	; 224
		// Speed of the motor is SetPoint of that motor, because the PID doesn't work without pulses
		Speed6 = SetPoint6;
     6a2:	80 91 53 02 	lds	r24, 0x0253
     6a6:	90 91 54 02 	lds	r25, 0x0254
     6aa:	90 93 74 02 	sts	0x0274, r25
     6ae:	80 93 73 02 	sts	0x0273, r24
	  {
		//Shiftregister_2.LED4 = false;
	  }

	// Update the shiftregisters
	updateShiftRegisters();
     6b2:	0e 94 72 02 	call	0x4e4	; 0x4e4 <updateShiftRegisters>

	return Encoder_Errors;

  }
     6b6:	81 2f       	mov	r24, r17
     6b8:	1f 91       	pop	r17
     6ba:	08 95       	ret

000006bc <ADC_Init>:
//////////////////////////////////////////////////////////////////////////////////////

// Initialize ADC in 8bit mode
void ADC_Init (void)
  {
	ADMUX  = (0<<REFS1)|(0<<REFS0)|(1<<ADLAR)|(0<<MUX4)|(0<<MUX3) |(0<<MUX2) |(0<<MUX1) |(0<<MUX0);		// AVCC with external capacitor at AREF pin
     6bc:	80 e2       	ldi	r24, 0x20	; 32
     6be:	80 93 7c 00 	sts	0x007C, r24
	ADCSRA = (1<<ADEN) |(1<<ADSC) |(1<<ADATE)|(0<<ADIF)|(0<<ADATE)|(0<<ADPS2)|(1<<ADPS1)|(1<<ADPS0); 	// ADC Enable, ADC Start Conversion, Auto Trigger Enable, Division Factor 8
     6c2:	83 ee       	ldi	r24, 0xE3	; 227
     6c4:	80 93 7a 00 	sts	0x007A, r24
	ADCSRB = (0<<ADTS2)|(0<<ADTS1)|(0<<ADTS0);															// Free Running mode
     6c8:	10 92 7b 00 	sts	0x007B, r1
  }
     6cc:	08 95       	ret

000006ce <ADC_Conversion>:

// Funtion for ADC Conversion
unsigned char ADC_Conversion (unsigned char Channel) //PA0 = Channel 1 ... PA7 = Channel 8
  {
  	ADCL = 0;	// Reset ADCL
     6ce:	10 92 78 00 	sts	0x0078, r1
	ADCH = 0;	// Reset ADCH
     6d2:	10 92 79 00 	sts	0x0079, r1
	ADMUX &= (1<<REFS1)|(1<<REFS0)|(1<<ADLAR)|(0<<MUX4)|(0<<MUX3) |(0<<MUX2) |(0<<MUX1) |(0<<MUX0);		// Reset Channel  
     6d6:	90 91 7c 00 	lds	r25, 0x007C
     6da:	90 7e       	andi	r25, 0xE0	; 224
     6dc:	90 93 7c 00 	sts	0x007C, r25
	ADMUX |= Channel;	// Set Channel 
     6e0:	90 91 7c 00 	lds	r25, 0x007C
     6e4:	98 2b       	or	r25, r24
     6e6:	90 93 7c 00 	sts	0x007C, r25
     6ea:	80 e0       	ldi	r24, 0x00	; 0
     6ec:	90 e0       	ldi	r25, 0x00	; 0
	
	for(int N=0; N<1000;N++)
	  {
	  asm("NOP");	// Wait, Assembler instruction : No operation 
     6ee:	00 00       	nop
  	ADCL = 0;	// Reset ADCL
	ADCH = 0;	// Reset ADCH
	ADMUX &= (1<<REFS1)|(1<<REFS0)|(1<<ADLAR)|(0<<MUX4)|(0<<MUX3) |(0<<MUX2) |(0<<MUX1) |(0<<MUX0);		// Reset Channel  
	ADMUX |= Channel;	// Set Channel 
	
	for(int N=0; N<1000;N++)
     6f0:	01 96       	adiw	r24, 0x01	; 1
     6f2:	23 e0       	ldi	r18, 0x03	; 3
     6f4:	88 3e       	cpi	r24, 0xE8	; 232
     6f6:	92 07       	cpc	r25, r18
     6f8:	d1 f7       	brne	.-12     	; 0x6ee <ADC_Conversion+0x20>
	  {
	  asm("NOP");	// Wait, Assembler instruction : No operation 
	  }

	ADCSRA |= (1 << ADSC); 			// start Analog to Digital Conversion 
     6fa:	80 91 7a 00 	lds	r24, 0x007A
     6fe:	80 64       	ori	r24, 0x40	; 64
     700:	80 93 7a 00 	sts	0x007A, r24
	while(!(ADCSRA & (1<<ADIF)));	// Wait for the AD conversion to complete
     704:	80 91 7a 00 	lds	r24, 0x007A
     708:	84 ff       	sbrs	r24, 4
     70a:	fc cf       	rjmp	.-8      	; 0x704 <ADC_Conversion+0x36>
	ADCSRA |= (1 << ADIF); 			//set the bit to clear ADIF flag 
     70c:	80 91 7a 00 	lds	r24, 0x007A
     710:	80 61       	ori	r24, 0x10	; 16
     712:	80 93 7a 00 	sts	0x007A, r24
	
	return ADCH;					//Return the measured value 
     716:	80 91 79 00 	lds	r24, 0x0079
  }
     71a:	08 95       	ret

0000071c <Check_Current>:
	return Error_Status;

  }

char Check_Current (void)
  {
     71c:	1f 93       	push	r17
  }

// This function retrun 1 byte BatteryVoltage ADC Value
unsigned char GetADCValue_MotorCurrent (char motor)
  {
	return ADC_Conversion(motor);
     71e:	85 e0       	ldi	r24, 0x05	; 5
     720:	0e 94 67 03 	call	0x6ce	; 0x6ce <ADC_Conversion>
     724:	10 e0       	ldi	r17, 0x00	; 0
     726:	85 36       	cpi	r24, 0x65	; 101
     728:	08 f0       	brcs	.+2      	; 0x72c <Check_Current+0x10>
     72a:	11 e0       	ldi	r17, 0x01	; 1
char Check_Current (void)
  {
  	char Current_errors = 0; 

	if ( GetADCValue_MotorCurrent(5) > 100 ) Current_errors +=1; 
	if ( GetADCValue_MotorCurrent(4) > 100 ) Current_errors +=2; 
     72c:	84 e0       	ldi	r24, 0x04	; 4
     72e:	0e 94 67 03 	call	0x6ce	; 0x6ce <ADC_Conversion>
     732:	85 36       	cpi	r24, 0x65	; 101
     734:	08 f0       	brcs	.+2      	; 0x738 <Check_Current+0x1c>
     736:	1e 5f       	subi	r17, 0xFE	; 254
  }

// This function retrun 1 byte BatteryVoltage ADC Value
unsigned char GetADCValue_MotorCurrent (char motor)
  {
	return ADC_Conversion(motor);
     738:	83 e0       	ldi	r24, 0x03	; 3
     73a:	0e 94 67 03 	call	0x6ce	; 0x6ce <ADC_Conversion>
  {
  	char Current_errors = 0; 

	if ( GetADCValue_MotorCurrent(5) > 100 ) Current_errors +=1; 
	if ( GetADCValue_MotorCurrent(4) > 100 ) Current_errors +=2; 
	if ( GetADCValue_MotorCurrent(3) > 100 ) Current_errors +=4; 
     73e:	85 36       	cpi	r24, 0x65	; 101
     740:	08 f0       	brcs	.+2      	; 0x744 <Check_Current+0x28>
     742:	1c 5f       	subi	r17, 0xFC	; 252
  }

// This function retrun 1 byte BatteryVoltage ADC Value
unsigned char GetADCValue_MotorCurrent (char motor)
  {
	return ADC_Conversion(motor);
     744:	82 e0       	ldi	r24, 0x02	; 2
     746:	0e 94 67 03 	call	0x6ce	; 0x6ce <ADC_Conversion>
  	char Current_errors = 0; 

	if ( GetADCValue_MotorCurrent(5) > 100 ) Current_errors +=1; 
	if ( GetADCValue_MotorCurrent(4) > 100 ) Current_errors +=2; 
	if ( GetADCValue_MotorCurrent(3) > 100 ) Current_errors +=4; 
	if ( GetADCValue_MotorCurrent(2) > 100 ) Current_errors +=8; 
     74a:	85 36       	cpi	r24, 0x65	; 101
     74c:	08 f0       	brcs	.+2      	; 0x750 <Check_Current+0x34>
     74e:	18 5f       	subi	r17, 0xF8	; 248
  }

// This function retrun 1 byte BatteryVoltage ADC Value
unsigned char GetADCValue_MotorCurrent (char motor)
  {
	return ADC_Conversion(motor);
     750:	81 e0       	ldi	r24, 0x01	; 1
     752:	0e 94 67 03 	call	0x6ce	; 0x6ce <ADC_Conversion>

	if ( GetADCValue_MotorCurrent(5) > 100 ) Current_errors +=1; 
	if ( GetADCValue_MotorCurrent(4) > 100 ) Current_errors +=2; 
	if ( GetADCValue_MotorCurrent(3) > 100 ) Current_errors +=4; 
	if ( GetADCValue_MotorCurrent(2) > 100 ) Current_errors +=8; 
	if ( GetADCValue_MotorCurrent(1) > 100 ) Current_errors +=16; 
     756:	85 36       	cpi	r24, 0x65	; 101
     758:	08 f0       	brcs	.+2      	; 0x75c <Check_Current+0x40>
     75a:	10 5f       	subi	r17, 0xF0	; 240
  }

// This function retrun 1 byte BatteryVoltage ADC Value
unsigned char GetADCValue_MotorCurrent (char motor)
  {
	return ADC_Conversion(motor);
     75c:	80 e0       	ldi	r24, 0x00	; 0
     75e:	0e 94 67 03 	call	0x6ce	; 0x6ce <ADC_Conversion>
	if ( GetADCValue_MotorCurrent(5) > 100 ) Current_errors +=1; 
	if ( GetADCValue_MotorCurrent(4) > 100 ) Current_errors +=2; 
	if ( GetADCValue_MotorCurrent(3) > 100 ) Current_errors +=4; 
	if ( GetADCValue_MotorCurrent(2) > 100 ) Current_errors +=8; 
	if ( GetADCValue_MotorCurrent(1) > 100 ) Current_errors +=16; 
	if ( GetADCValue_MotorCurrent(0) > 100 ) Current_errors +=32; 
     762:	85 36       	cpi	r24, 0x65	; 101
     764:	08 f0       	brcs	.+2      	; 0x768 <Check_Current+0x4c>
     766:	10 5e       	subi	r17, 0xE0	; 224
	
	return Current_errors;
  }
     768:	81 2f       	mov	r24, r17
     76a:	1f 91       	pop	r17
     76c:	08 95       	ret

0000076e <GetADCValue_MotorCurrent>:
  }

// This function retrun 1 byte BatteryVoltage ADC Value
unsigned char GetADCValue_MotorCurrent (char motor)
  {
	return ADC_Conversion(motor);
     76e:	0e 94 67 03 	call	0x6ce	; 0x6ce <ADC_Conversion>
  }
     772:	08 95       	ret

00000774 <PWM_Init>:

void PWM_Init (void)
  {
  	// Normal port operation, OC0A and OC0B disconnected
	// Mode: CTC  * Top: OCRA  * Update of OCRx at :Immediate  * TOV Flag Set on : MAX
	TCCR0A = (0<<COM0A1)|(0<<COM0A0)|(0<<COM0B1)|(0<<COM0B0)|(1<<WGM01)|(0<<WGM00);
     774:	82 e0       	ldi	r24, 0x02	; 2
     776:	84 bd       	out	0x24, r24	; 36
 	// clkI/O/8 (From prescaler)
  	TCCR0B = (0<<FOC0A)|(0<<FOC0B)|(0<<CS02)|(1<<CS01)|(0<<CS00);
     778:	85 bd       	out	0x25, r24	; 37
	// We want a maximum pulswith of approximately 50Hz and a resolution of 1000
	// 1/50Hz=20ms ; Timer Tick = 20ms/resolution = 20us
	// The timer increased every ; 1/0,00002 = 50000
	OCR0A = (F_CPU/8)/50000; //50000
     77a:	82 e3       	ldi	r24, 0x32	; 50
     77c:	87 bd       	out	0x27, r24	; 39
	// Start Timer 0
	TIMSK0 |= (1 << OCIE0A);
     77e:	ee e6       	ldi	r30, 0x6E	; 110
     780:	f0 e0       	ldi	r31, 0x00	; 0
     782:	80 81       	ld	r24, Z
     784:	82 60       	ori	r24, 0x02	; 2
     786:	80 83       	st	Z, r24
  }
     788:	08 95       	ret

0000078a <__vector_16>:



ISR(TIMER0_COMPA_vect)
  {
     78a:	1f 92       	push	r1
     78c:	0f 92       	push	r0
     78e:	0f b6       	in	r0, 0x3f	; 63
     790:	0f 92       	push	r0
     792:	11 24       	eor	r1, r1
     794:	2f 93       	push	r18
     796:	3f 93       	push	r19
     798:	8f 93       	push	r24
     79a:	9f 93       	push	r25
  	// Counter for 0 to Dutye cycle
  	static unsigned short Counter=0;
	
	// If the Dute cycle value raised, then restart 
	if (Counter>=DUTYCYCLE_PWM)
     79c:	80 91 21 02 	lds	r24, 0x0221
     7a0:	90 91 22 02 	lds	r25, 0x0222
     7a4:	8f 3f       	cpi	r24, 0xFF	; 255
     7a6:	91 05       	cpc	r25, r1
     7a8:	59 f0       	breq	.+22     	; 0x7c0 <__vector_16+0x36>
     7aa:	50 f0       	brcs	.+20     	; 0x7c0 <__vector_16+0x36>
	  {
	  	// Set counter 0;
		Counter=0;
     7ac:	10 92 22 02 	sts	0x0222, r1
     7b0:	10 92 21 02 	sts	0x0221, r1
		// Start all wheels
		WHEEL_PORT_12   |= (1<<WHEEL1)|(1<<WHEEL2);
     7b4:	85 b1       	in	r24, 0x05	; 5
     7b6:	88 61       	ori	r24, 0x18	; 24
     7b8:	85 b9       	out	0x05, r24	; 5
		WHEEL_PORT_3456 |= (1<<WHEEL3)|(1<<WHEEL4)|(1<<WHEEL5)|(1<<WHEEL6);
     7ba:	8b b1       	in	r24, 0x0b	; 11
     7bc:	80 6f       	ori	r24, 0xF0	; 240
     7be:	8b b9       	out	0x0b, r24	; 11
	  }

	// Counter = Counter + 1
	Counter++;
     7c0:	20 91 21 02 	lds	r18, 0x0221
     7c4:	30 91 22 02 	lds	r19, 0x0222
     7c8:	2f 5f       	subi	r18, 0xFF	; 255
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	30 93 22 02 	sts	0x0222, r19
     7d0:	20 93 21 02 	sts	0x0221, r18

	if(Counter>=Speed1) WHEEL1_OFF;
     7d4:	80 91 e2 02 	lds	r24, 0x02E2
     7d8:	90 91 e3 02 	lds	r25, 0x02E3
     7dc:	28 17       	cp	r18, r24
     7de:	39 07       	cpc	r19, r25
     7e0:	08 f0       	brcs	.+2      	; 0x7e4 <__vector_16+0x5a>
     7e2:	2c 98       	cbi	0x05, 4	; 5
	if(Counter>=Speed2) WHEEL2_OFF;
     7e4:	80 91 ba 02 	lds	r24, 0x02BA
     7e8:	90 91 bb 02 	lds	r25, 0x02BB
     7ec:	28 17       	cp	r18, r24
     7ee:	39 07       	cpc	r19, r25
     7f0:	08 f0       	brcs	.+2      	; 0x7f4 <__vector_16+0x6a>
     7f2:	2b 98       	cbi	0x05, 3	; 5
	if(Counter>=Speed3) WHEEL3_OFF;
     7f4:	80 91 6f 02 	lds	r24, 0x026F
     7f8:	90 91 70 02 	lds	r25, 0x0270
     7fc:	28 17       	cp	r18, r24
     7fe:	39 07       	cpc	r19, r25
     800:	08 f0       	brcs	.+2      	; 0x804 <__vector_16+0x7a>
     802:	5f 98       	cbi	0x0b, 7	; 11
	if(Counter>=Speed4) WHEEL4_OFF;
     804:	80 91 b0 02 	lds	r24, 0x02B0
     808:	90 91 b1 02 	lds	r25, 0x02B1
     80c:	28 17       	cp	r18, r24
     80e:	39 07       	cpc	r19, r25
     810:	08 f0       	brcs	.+2      	; 0x814 <__vector_16+0x8a>
     812:	5e 98       	cbi	0x0b, 6	; 11
	if(Counter>=Speed5) WHEEL5_OFF;
     814:	80 91 63 02 	lds	r24, 0x0263
     818:	90 91 64 02 	lds	r25, 0x0264
     81c:	28 17       	cp	r18, r24
     81e:	39 07       	cpc	r19, r25
     820:	08 f0       	brcs	.+2      	; 0x824 <__vector_16+0x9a>
     822:	5d 98       	cbi	0x0b, 5	; 11
	if(Counter>=Speed6) WHEEL6_OFF;
     824:	80 91 73 02 	lds	r24, 0x0273
     828:	90 91 74 02 	lds	r25, 0x0274
     82c:	28 17       	cp	r18, r24
     82e:	39 07       	cpc	r19, r25
     830:	08 f0       	brcs	.+2      	; 0x834 <__vector_16+0xaa>
     832:	5c 98       	cbi	0x0b, 4	; 11
  } 
     834:	9f 91       	pop	r25
     836:	8f 91       	pop	r24
     838:	3f 91       	pop	r19
     83a:	2f 91       	pop	r18
     83c:	0f 90       	pop	r0
     83e:	0f be       	out	0x3f, r0	; 63
     840:	0f 90       	pop	r0
     842:	1f 90       	pop	r1
     844:	18 95       	reti

00000846 <DriveWheel>:
// This function controls each wheel separately and is for test, FORWARD, BACKWARD, and BRAKE
// Speed is one byte 0 is min en 255 is max
// The angle is the sharpness of the bend
void DriveWheel(unsigned char Wheel, unsigned char Direction_FB, unsigned char Speed)
  {
	if(Wheel==1)
     846:	81 30       	cpi	r24, 0x01	; 1
     848:	a1 f4       	brne	.+40     	; 0x872 <DriveWheel+0x2c>
	  {
	  	Shiftregister_1.FWD1 = false;
     84a:	20 91 61 02 	lds	r18, 0x0261
		Shiftregister_1.REV1 = false;
     84e:	2c 7f       	andi	r18, 0xFC	; 252
     850:	20 93 61 02 	sts	0x0261, r18
		SetPoint1 = Speed;
     854:	84 2f       	mov	r24, r20
     856:	90 e0       	ldi	r25, 0x00	; 0
     858:	90 93 ea 02 	sts	0x02EA, r25
     85c:	80 93 e9 02 	sts	0x02E9, r24
		if (Direction_FB==FORWARD) Shiftregister_1.FWD1 = true;
     860:	62 30       	cpi	r22, 0x02	; 2
     862:	11 f4       	brne	.+4      	; 0x868 <DriveWheel+0x22>
     864:	21 60       	ori	r18, 0x01	; 1
     866:	15 c0       	rjmp	.+42     	; 0x892 <DriveWheel+0x4c>
		if (Direction_FB==BACKWARD) Shiftregister_1.REV1 = true;
     868:	61 30       	cpi	r22, 0x01	; 1
     86a:	09 f0       	breq	.+2      	; 0x86e <DriveWheel+0x28>
     86c:	70 c0       	rjmp	.+224    	; 0x94e <DriveWheel+0x108>
     86e:	22 60       	ori	r18, 0x02	; 2
     870:	10 c0       	rjmp	.+32     	; 0x892 <DriveWheel+0x4c>
	  }
	else if(Wheel==2)
     872:	82 30       	cpi	r24, 0x02	; 2
     874:	b1 f4       	brne	.+44     	; 0x8a2 <DriveWheel+0x5c>
	  {
	  	Shiftregister_1.FWD2 = false;
     876:	20 91 61 02 	lds	r18, 0x0261
		Shiftregister_1.REV2 = false;
     87a:	23 7f       	andi	r18, 0xF3	; 243
     87c:	20 93 61 02 	sts	0x0261, r18
		SetPoint2 = Speed;
     880:	84 2f       	mov	r24, r20
     882:	90 e0       	ldi	r25, 0x00	; 0
     884:	90 93 72 02 	sts	0x0272, r25
     888:	80 93 71 02 	sts	0x0271, r24
		if (Direction_FB==FORWARD) Shiftregister_1.FWD2 = true;
     88c:	62 30       	cpi	r22, 0x02	; 2
     88e:	21 f4       	brne	.+8      	; 0x898 <DriveWheel+0x52>
     890:	24 60       	ori	r18, 0x04	; 4
     892:	20 93 61 02 	sts	0x0261, r18
     896:	5b c0       	rjmp	.+182    	; 0x94e <DriveWheel+0x108>
		if (Direction_FB==BACKWARD) Shiftregister_1.REV2 = true;
     898:	61 30       	cpi	r22, 0x01	; 1
     89a:	09 f0       	breq	.+2      	; 0x89e <DriveWheel+0x58>
     89c:	58 c0       	rjmp	.+176    	; 0x94e <DriveWheel+0x108>
     89e:	28 60       	ori	r18, 0x08	; 8
     8a0:	f8 cf       	rjmp	.-16     	; 0x892 <DriveWheel+0x4c>
	  }
	else if(Wheel==3)
     8a2:	83 30       	cpi	r24, 0x03	; 3
     8a4:	a1 f4       	brne	.+40     	; 0x8ce <DriveWheel+0x88>
	  {
	  	Shiftregister_1.FWD3 = false;
     8a6:	20 91 61 02 	lds	r18, 0x0261
		Shiftregister_1.REV3 = false;
     8aa:	2f 7c       	andi	r18, 0xCF	; 207
     8ac:	20 93 61 02 	sts	0x0261, r18
		SetPoint3 = Speed;// << 2;
     8b0:	84 2f       	mov	r24, r20
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	90 93 8d 02 	sts	0x028D, r25
     8b8:	80 93 8c 02 	sts	0x028C, r24
		if (Direction_FB==FORWARD) Shiftregister_1.FWD3 = true;
     8bc:	62 30       	cpi	r22, 0x02	; 2
     8be:	11 f4       	brne	.+4      	; 0x8c4 <DriveWheel+0x7e>
     8c0:	20 61       	ori	r18, 0x10	; 16
     8c2:	e7 cf       	rjmp	.-50     	; 0x892 <DriveWheel+0x4c>
		if (Direction_FB==BACKWARD) Shiftregister_1.REV3 = true;
     8c4:	61 30       	cpi	r22, 0x01	; 1
     8c6:	09 f0       	breq	.+2      	; 0x8ca <DriveWheel+0x84>
     8c8:	42 c0       	rjmp	.+132    	; 0x94e <DriveWheel+0x108>
     8ca:	20 62       	ori	r18, 0x20	; 32
     8cc:	e2 cf       	rjmp	.-60     	; 0x892 <DriveWheel+0x4c>
	  }
	else if(Wheel==4)
     8ce:	84 30       	cpi	r24, 0x04	; 4
     8d0:	99 f4       	brne	.+38     	; 0x8f8 <DriveWheel+0xb2>
	  {
	  	Shiftregister_1.FWD4 = false;
     8d2:	20 91 61 02 	lds	r18, 0x0261
		Shiftregister_1.REV4 = false;
     8d6:	2f 73       	andi	r18, 0x3F	; 63
     8d8:	20 93 61 02 	sts	0x0261, r18
		SetPoint4 = Speed;// << 2;
     8dc:	84 2f       	mov	r24, r20
     8de:	90 e0       	ldi	r25, 0x00	; 0
     8e0:	90 93 6a 02 	sts	0x026A, r25
     8e4:	80 93 69 02 	sts	0x0269, r24
		if (Direction_FB==FORWARD) Shiftregister_1.FWD4 = true;
     8e8:	62 30       	cpi	r22, 0x02	; 2
     8ea:	11 f4       	brne	.+4      	; 0x8f0 <DriveWheel+0xaa>
     8ec:	20 64       	ori	r18, 0x40	; 64
     8ee:	d1 cf       	rjmp	.-94     	; 0x892 <DriveWheel+0x4c>
		if (Direction_FB==BACKWARD) Shiftregister_1.REV4 = true;
     8f0:	61 30       	cpi	r22, 0x01	; 1
     8f2:	69 f5       	brne	.+90     	; 0x94e <DriveWheel+0x108>
     8f4:	20 68       	ori	r18, 0x80	; 128
     8f6:	cd cf       	rjmp	.-102    	; 0x892 <DriveWheel+0x4c>
	  }
	else if(Wheel==5)
     8f8:	85 30       	cpi	r24, 0x05	; 5
     8fa:	99 f4       	brne	.+38     	; 0x922 <DriveWheel+0xdc>
	  {
	  	Shiftregister_2.FWD5 = false;
     8fc:	20 91 cb 02 	lds	r18, 0x02CB
		Shiftregister_2.REV5 = false;
     900:	2c 7f       	andi	r18, 0xFC	; 252
     902:	20 93 cb 02 	sts	0x02CB, r18
		SetPoint5 = Speed;// << 2;
     906:	84 2f       	mov	r24, r20
     908:	90 e0       	ldi	r25, 0x00	; 0
     90a:	90 93 c1 02 	sts	0x02C1, r25
     90e:	80 93 c0 02 	sts	0x02C0, r24
		if (Direction_FB==FORWARD) Shiftregister_2.FWD5 = true;
     912:	62 30       	cpi	r22, 0x02	; 2
     914:	11 f4       	brne	.+4      	; 0x91a <DriveWheel+0xd4>
     916:	21 60       	ori	r18, 0x01	; 1
     918:	18 c0       	rjmp	.+48     	; 0x94a <DriveWheel+0x104>
		if (Direction_FB==BACKWARD) Shiftregister_2.REV5 = true;
     91a:	61 30       	cpi	r22, 0x01	; 1
     91c:	c1 f4       	brne	.+48     	; 0x94e <DriveWheel+0x108>
     91e:	22 60       	ori	r18, 0x02	; 2
     920:	14 c0       	rjmp	.+40     	; 0x94a <DriveWheel+0x104>
	  }
	else if(Wheel==6)
     922:	86 30       	cpi	r24, 0x06	; 6
     924:	a1 f4       	brne	.+40     	; 0x94e <DriveWheel+0x108>
	  {
	  	Shiftregister_2.FWD6 = false;
     926:	20 91 cb 02 	lds	r18, 0x02CB
		Shiftregister_2.REV6 = false;
     92a:	23 7f       	andi	r18, 0xF3	; 243
     92c:	20 93 cb 02 	sts	0x02CB, r18
		SetPoint6 = Speed;// << 2;
     930:	84 2f       	mov	r24, r20
     932:	90 e0       	ldi	r25, 0x00	; 0
     934:	90 93 54 02 	sts	0x0254, r25
     938:	80 93 53 02 	sts	0x0253, r24
		if (Direction_FB==FORWARD) Shiftregister_2.FWD6 = true;
     93c:	62 30       	cpi	r22, 0x02	; 2
     93e:	11 f4       	brne	.+4      	; 0x944 <DriveWheel+0xfe>
     940:	24 60       	ori	r18, 0x04	; 4
     942:	03 c0       	rjmp	.+6      	; 0x94a <DriveWheel+0x104>
		if (Direction_FB==BACKWARD) Shiftregister_2.REV6 = true;
     944:	61 30       	cpi	r22, 0x01	; 1
     946:	19 f4       	brne	.+6      	; 0x94e <DriveWheel+0x108>
     948:	28 60       	ori	r18, 0x08	; 8
     94a:	20 93 cb 02 	sts	0x02CB, r18
	else
	  {
		// Nothing
	  }

	updateShiftRegisters();
     94e:	0e 94 72 02 	call	0x4e4	; 0x4e4 <updateShiftRegisters>
  }
     952:	08 95       	ret

00000954 <Timer1_Init>:
//////////////////////////////////////////////////////////////////////////////////////
// Start timer0
void Timer1_Init(void)
  {
  	// No bit set
	TCCR1A = (0<<COM1A1)|(0<<COM1A0)|(0<<COM1B1)|(0<<COM1B0)|(0<<FOC1A)|(0<<FOC1B)|(0<<WGM11)|(0<<WGM10);
     954:	10 92 80 00 	sts	0x0080, r1
	// 8 Prescaler, CTC mode
	TCCR1B = (0<<WGM13)|(1<<WGM12)|(0<<CS12)|(1<<CS11)|(0<<CS10);
     958:	8a e0       	ldi	r24, 0x0A	; 10
     95a:	80 93 81 00 	sts	0x0081, r24

	// OCR1A value is FCPU diveded by the prescaler and that dived by ticks per second you want
	OCR1A = ((F_CPU/8)/10000-1);//set to 10000 tick/sec (0.1ms)
     95e:	89 ef       	ldi	r24, 0xF9	; 249
     960:	90 e0       	ldi	r25, 0x00	; 0
     962:	90 93 89 00 	sts	0x0089, r25
     966:	80 93 88 00 	sts	0x0088, r24
  }
     96a:	08 95       	ret

0000096c <Timer1_Start>:

// Start timer1
void Timer1_Start(void)
  {
  	// Output Compare A Match Interrupt Enable
	TIMSK1 = (1<<OCIE1A);  	// Start timer
     96c:	82 e0       	ldi	r24, 0x02	; 2
     96e:	80 93 6f 00 	sts	0x006F, r24
	// Set Interrupt enable
	sei();
     972:	78 94       	sei
  }
     974:	08 95       	ret

00000976 <Timer1_Stop>:

// Stop timer1
void Timer1_Stop(void)
  {
  	// Output Compare A Match Interrupt Disable
	TIMSK1 = (0<<OCIE1A);  	// Stop timer
     976:	10 92 6f 00 	sts	0x006F, r1
  }
     97a:	08 95       	ret

0000097c <__vector_13>:
volatile uint8_t ms_timer;
volatile stopwatches_t stopwatches;

// Timer1 Compare match Interrupt Service Routine
ISR(TIMER1_COMPA_vect)
  {
     97c:	1f 92       	push	r1
     97e:	0f 92       	push	r0
     980:	0f b6       	in	r0, 0x3f	; 63
     982:	0f 92       	push	r0
     984:	11 24       	eor	r1, r1
     986:	2f 93       	push	r18
     988:	8f 93       	push	r24
     98a:	9f 93       	push	r25
  	////////////////////////
	// Motor Sig Counters //
	////////////////////////

  	// Sigcouters for pulse wide of de SIG Hall sensors
  	SIG1_Counter++; 
     98c:	80 91 83 02 	lds	r24, 0x0283
     990:	90 91 84 02 	lds	r25, 0x0284
     994:	01 96       	adiw	r24, 0x01	; 1
     996:	90 93 84 02 	sts	0x0284, r25
     99a:	80 93 83 02 	sts	0x0283, r24
	SIG2_Counter++; 
     99e:	80 91 a6 02 	lds	r24, 0x02A6
     9a2:	90 91 a7 02 	lds	r25, 0x02A7
     9a6:	01 96       	adiw	r24, 0x01	; 1
     9a8:	90 93 a7 02 	sts	0x02A7, r25
     9ac:	80 93 a6 02 	sts	0x02A6, r24
	SIG3_Counter++; 
     9b0:	80 91 75 02 	lds	r24, 0x0275
     9b4:	90 91 76 02 	lds	r25, 0x0276
     9b8:	01 96       	adiw	r24, 0x01	; 1
     9ba:	90 93 76 02 	sts	0x0276, r25
     9be:	80 93 75 02 	sts	0x0275, r24
	SIG4_Counter++; 
     9c2:	80 91 7c 02 	lds	r24, 0x027C
     9c6:	90 91 7d 02 	lds	r25, 0x027D
     9ca:	01 96       	adiw	r24, 0x01	; 1
     9cc:	90 93 7d 02 	sts	0x027D, r25
     9d0:	80 93 7c 02 	sts	0x027C, r24
	SIG5_Counter++; 
     9d4:	80 91 e0 02 	lds	r24, 0x02E0
     9d8:	90 91 e1 02 	lds	r25, 0x02E1
     9dc:	01 96       	adiw	r24, 0x01	; 1
     9de:	90 93 e1 02 	sts	0x02E1, r25
     9e2:	80 93 e0 02 	sts	0x02E0, r24
	SIG6_Counter++; 
     9e6:	80 91 57 02 	lds	r24, 0x0257
     9ea:	90 91 58 02 	lds	r25, 0x0258
     9ee:	01 96       	adiw	r24, 0x01	; 1
     9f0:	90 93 58 02 	sts	0x0258, r25
     9f4:	80 93 57 02 	sts	0x0257, r24
	
	// if the counter, is higher then 2000, then set that counter on 0
	if(SIG1_Counter > 20000)//no value received for 20 ms
     9f8:	80 91 83 02 	lds	r24, 0x0283
     9fc:	90 91 84 02 	lds	r25, 0x0284
     a00:	81 52       	subi	r24, 0x21	; 33
     a02:	9e 44       	sbci	r25, 0x4E	; 78
     a04:	80 f0       	brcs	.+32     	; 0xa26 <__vector_13+0xaa>
	  { 
	  	SIG1_PID = 0;
     a06:	10 92 dd 02 	sts	0x02DD, r1
     a0a:	10 92 dc 02 	sts	0x02DC, r1
		// No puls more above a minimum setpoint
		if (SetPoint1>MINIMUMSP)
     a0e:	80 91 e9 02 	lds	r24, 0x02E9
     a12:	90 91 ea 02 	lds	r25, 0x02EA
     a16:	85 36       	cpi	r24, 0x65	; 101
     a18:	91 05       	cpc	r25, r1
     a1a:	28 f0       	brcs	.+10     	; 0xa26 <__vector_13+0xaa>
		  {
		  	// Count how many pulses are missing
			SIG1_NoPuls++; 
     a1c:	80 91 eb 02 	lds	r24, 0x02EB
     a20:	8f 5f       	subi	r24, 0xFF	; 255
     a22:	80 93 eb 02 	sts	0x02EB, r24
		  }
	  }
	// The same for SIG2
	if(SIG2_Counter > 20000)	 
     a26:	80 91 a6 02 	lds	r24, 0x02A6
     a2a:	90 91 a7 02 	lds	r25, 0x02A7
     a2e:	81 52       	subi	r24, 0x21	; 33
     a30:	9e 44       	sbci	r25, 0x4E	; 78
     a32:	80 f0       	brcs	.+32     	; 0xa54 <__vector_13+0xd8>
	  { 
	  	SIG2_PID = 0; 
     a34:	10 92 d2 02 	sts	0x02D2, r1
     a38:	10 92 d1 02 	sts	0x02D1, r1
		// No puls more above a minimum setpoint
		if (SetPoint2>MINIMUMSP)
     a3c:	80 91 71 02 	lds	r24, 0x0271
     a40:	90 91 72 02 	lds	r25, 0x0272
     a44:	85 36       	cpi	r24, 0x65	; 101
     a46:	91 05       	cpc	r25, r1
     a48:	28 f0       	brcs	.+10     	; 0xa54 <__vector_13+0xd8>
		  {
		  	// Count how many pulses are missing
			SIG2_NoPuls++; 
     a4a:	80 91 db 02 	lds	r24, 0x02DB
     a4e:	8f 5f       	subi	r24, 0xFF	; 255
     a50:	80 93 db 02 	sts	0x02DB, r24
		  }
	  }
	// The same for SIG3
	if(SIG3_Counter > 20000)	 
     a54:	80 91 75 02 	lds	r24, 0x0275
     a58:	90 91 76 02 	lds	r25, 0x0276
     a5c:	81 52       	subi	r24, 0x21	; 33
     a5e:	9e 44       	sbci	r25, 0x4E	; 78
     a60:	80 f0       	brcs	.+32     	; 0xa82 <__vector_13+0x106>
	  { 
	  	SIG3_PID = 0; 
     a62:	10 92 d5 02 	sts	0x02D5, r1
     a66:	10 92 d4 02 	sts	0x02D4, r1
		// No puls more above a minimum setpoint
		if (SetPoint2>MINIMUMSP)
     a6a:	80 91 71 02 	lds	r24, 0x0271
     a6e:	90 91 72 02 	lds	r25, 0x0272
     a72:	85 36       	cpi	r24, 0x65	; 101
     a74:	91 05       	cpc	r25, r1
     a76:	28 f0       	brcs	.+10     	; 0xa82 <__vector_13+0x106>
		  {
		  	// Count how many pulses are missing
			SIG3_NoPuls++; 
     a78:	80 91 d0 02 	lds	r24, 0x02D0
     a7c:	8f 5f       	subi	r24, 0xFF	; 255
     a7e:	80 93 d0 02 	sts	0x02D0, r24
		  }
	  }
	// The same for SIG4
	if(SIG4_Counter > 20000)	 
     a82:	80 91 7c 02 	lds	r24, 0x027C
     a86:	90 91 7d 02 	lds	r25, 0x027D
     a8a:	81 52       	subi	r24, 0x21	; 33
     a8c:	9e 44       	sbci	r25, 0x4E	; 78
     a8e:	80 f0       	brcs	.+32     	; 0xab0 <__vector_13+0x134>
	  { 
	  	SIG4_PID = 0; 
     a90:	10 92 7f 02 	sts	0x027F, r1
     a94:	10 92 7e 02 	sts	0x027E, r1
		// No puls more above a minimum setpoint
		if (SetPoint4>MINIMUMSP)
     a98:	80 91 69 02 	lds	r24, 0x0269
     a9c:	90 91 6a 02 	lds	r25, 0x026A
     aa0:	85 36       	cpi	r24, 0x65	; 101
     aa2:	91 05       	cpc	r25, r1
     aa4:	28 f0       	brcs	.+10     	; 0xab0 <__vector_13+0x134>
		  {
			SIG4_NoPuls++; 
     aa6:	80 91 d6 02 	lds	r24, 0x02D6
     aaa:	8f 5f       	subi	r24, 0xFF	; 255
     aac:	80 93 d6 02 	sts	0x02D6, r24
		  }
	  }
	// The same for SIG5
	if(SIG5_Counter > 20000)	 
     ab0:	80 91 e0 02 	lds	r24, 0x02E0
     ab4:	90 91 e1 02 	lds	r25, 0x02E1
     ab8:	81 52       	subi	r24, 0x21	; 33
     aba:	9e 44       	sbci	r25, 0x4E	; 78
     abc:	80 f0       	brcs	.+32     	; 0xade <__vector_13+0x162>
	  { 
	  	SIG5_PID = 0; 
     abe:	10 92 8f 02 	sts	0x028F, r1
     ac2:	10 92 8e 02 	sts	0x028E, r1
		// No puls more above a minimum setpoint
		if (SetPoint5>MINIMUMSP)
     ac6:	80 91 c0 02 	lds	r24, 0x02C0
     aca:	90 91 c1 02 	lds	r25, 0x02C1
     ace:	85 36       	cpi	r24, 0x65	; 101
     ad0:	91 05       	cpc	r25, r1
     ad2:	28 f0       	brcs	.+10     	; 0xade <__vector_13+0x162>
		  {
		  	// Count how many pulses are missing
			SIG5_NoPuls++; 
     ad4:	80 91 cc 02 	lds	r24, 0x02CC
     ad8:	8f 5f       	subi	r24, 0xFF	; 255
     ada:	80 93 cc 02 	sts	0x02CC, r24
		  }
	  }
	// The same for SIG6
	if(SIG6_Counter > 20000)	 
     ade:	80 91 57 02 	lds	r24, 0x0257
     ae2:	90 91 58 02 	lds	r25, 0x0258
     ae6:	81 52       	subi	r24, 0x21	; 33
     ae8:	9e 44       	sbci	r25, 0x4E	; 78
     aea:	80 f0       	brcs	.+32     	; 0xb0c <__vector_13+0x190>
	  { 
	  	SIG6_PID = 0; 
     aec:	10 92 87 02 	sts	0x0287, r1
     af0:	10 92 86 02 	sts	0x0286, r1
		// No puls more above a minimum setpoint
		if (SetPoint6>MINIMUMSP)
     af4:	80 91 53 02 	lds	r24, 0x0253
     af8:	90 91 54 02 	lds	r25, 0x0254
     afc:	85 36       	cpi	r24, 0x65	; 101
     afe:	91 05       	cpc	r25, r1
     b00:	28 f0       	brcs	.+10     	; 0xb0c <__vector_13+0x190>
		  {
		  	// Count how many pulses are missing
			SIG6_NoPuls++; 
     b02:	80 91 80 02 	lds	r24, 0x0280
     b06:	8f 5f       	subi	r24, 0xFF	; 255
     b08:	80 93 80 02 	sts	0x0280, r24
	  }

	/////////////////
	// Stopwatches //
	/////////////////
	delay_timer++;
     b0c:	80 91 07 03 	lds	r24, 0x0307
     b10:	90 91 08 03 	lds	r25, 0x0308
     b14:	01 96       	adiw	r24, 0x01	; 1
     b16:	90 93 08 03 	sts	0x0308, r25
     b1a:	80 93 07 03 	sts	0x0307, r24

	if(ms_timer++ >= 10) // 10 * 100s = 1ms
     b1e:	80 91 09 03 	lds	r24, 0x0309
     b22:	8f 5f       	subi	r24, 0xFF	; 255
     b24:	80 93 09 03 	sts	0x0309, r24
     b28:	81 50       	subi	r24, 0x01	; 1
     b2a:	8a 30       	cpi	r24, 0x0A	; 10
     b2c:	08 f4       	brcc	.+2      	; 0xb30 <__vector_13+0x1b4>
     b2e:	6a c0       	rjmp	.+212    	; 0xc04 <__vector_13+0x288>
	  { 
		// 16bit Stopwatches:
		if(stopwatches.watches & STOPWATCH1)
     b30:	80 91 f6 02 	lds	r24, 0x02F6
     b34:	80 ff       	sbrs	r24, 0
     b36:	09 c0       	rjmp	.+18     	; 0xb4a <__vector_13+0x1ce>
			stopwatches.watch1++;
     b38:	80 91 f7 02 	lds	r24, 0x02F7
     b3c:	90 91 f8 02 	lds	r25, 0x02F8
     b40:	01 96       	adiw	r24, 0x01	; 1
     b42:	90 93 f8 02 	sts	0x02F8, r25
     b46:	80 93 f7 02 	sts	0x02F7, r24
		if(stopwatches.watches & STOPWATCH2)
     b4a:	80 91 f6 02 	lds	r24, 0x02F6
     b4e:	81 ff       	sbrs	r24, 1
     b50:	09 c0       	rjmp	.+18     	; 0xb64 <__vector_13+0x1e8>
			stopwatches.watch2++;
     b52:	80 91 f9 02 	lds	r24, 0x02F9
     b56:	90 91 fa 02 	lds	r25, 0x02FA
     b5a:	01 96       	adiw	r24, 0x01	; 1
     b5c:	90 93 fa 02 	sts	0x02FA, r25
     b60:	80 93 f9 02 	sts	0x02F9, r24
		if(stopwatches.watches & STOPWATCH3)
     b64:	80 91 f6 02 	lds	r24, 0x02F6
     b68:	82 ff       	sbrs	r24, 2
     b6a:	09 c0       	rjmp	.+18     	; 0xb7e <__vector_13+0x202>
			stopwatches.watch3++;
     b6c:	80 91 fb 02 	lds	r24, 0x02FB
     b70:	90 91 fc 02 	lds	r25, 0x02FC
     b74:	01 96       	adiw	r24, 0x01	; 1
     b76:	90 93 fc 02 	sts	0x02FC, r25
     b7a:	80 93 fb 02 	sts	0x02FB, r24
		if(stopwatches.watches & STOPWATCH4)
     b7e:	80 91 f6 02 	lds	r24, 0x02F6
     b82:	83 ff       	sbrs	r24, 3
     b84:	09 c0       	rjmp	.+18     	; 0xb98 <__vector_13+0x21c>
			stopwatches.watch4++;
     b86:	80 91 fd 02 	lds	r24, 0x02FD
     b8a:	90 91 fe 02 	lds	r25, 0x02FE
     b8e:	01 96       	adiw	r24, 0x01	; 1
     b90:	90 93 fe 02 	sts	0x02FE, r25
     b94:	80 93 fd 02 	sts	0x02FD, r24
		if(stopwatches.watches & STOPWATCH5)
     b98:	80 91 f6 02 	lds	r24, 0x02F6
     b9c:	84 ff       	sbrs	r24, 4
     b9e:	09 c0       	rjmp	.+18     	; 0xbb2 <__vector_13+0x236>
			stopwatches.watch5++;
     ba0:	80 91 ff 02 	lds	r24, 0x02FF
     ba4:	90 91 00 03 	lds	r25, 0x0300
     ba8:	01 96       	adiw	r24, 0x01	; 1
     baa:	90 93 00 03 	sts	0x0300, r25
     bae:	80 93 ff 02 	sts	0x02FF, r24
		if(stopwatches.watches & STOPWATCH6)
     bb2:	80 91 f6 02 	lds	r24, 0x02F6
     bb6:	85 ff       	sbrs	r24, 5
     bb8:	09 c0       	rjmp	.+18     	; 0xbcc <__vector_13+0x250>
			stopwatches.watch6++;
     bba:	80 91 01 03 	lds	r24, 0x0301
     bbe:	90 91 02 03 	lds	r25, 0x0302
     bc2:	01 96       	adiw	r24, 0x01	; 1
     bc4:	90 93 02 03 	sts	0x0302, r25
     bc8:	80 93 01 03 	sts	0x0301, r24
		if(stopwatches.watches & STOPWATCH7)
     bcc:	80 91 f6 02 	lds	r24, 0x02F6
     bd0:	86 ff       	sbrs	r24, 6
     bd2:	09 c0       	rjmp	.+18     	; 0xbe6 <__vector_13+0x26a>
			stopwatches.watch7++;
     bd4:	80 91 03 03 	lds	r24, 0x0303
     bd8:	90 91 04 03 	lds	r25, 0x0304
     bdc:	01 96       	adiw	r24, 0x01	; 1
     bde:	90 93 04 03 	sts	0x0304, r25
     be2:	80 93 03 03 	sts	0x0303, r24
		if(stopwatches.watches & STOPWATCH8)
     be6:	80 91 f6 02 	lds	r24, 0x02F6
     bea:	87 ff       	sbrs	r24, 7
     bec:	09 c0       	rjmp	.+18     	; 0xc00 <__vector_13+0x284>
			stopwatches.watch8++;
     bee:	80 91 05 03 	lds	r24, 0x0305
     bf2:	90 91 06 03 	lds	r25, 0x0306
     bf6:	01 96       	adiw	r24, 0x01	; 1
     bf8:	90 93 06 03 	sts	0x0306, r25
     bfc:	80 93 05 03 	sts	0x0305, r24

		ms_timer=0;
     c00:	10 92 09 03 	sts	0x0309, r1
	  }
  } 
     c04:	9f 91       	pop	r25
     c06:	8f 91       	pop	r24
     c08:	2f 91       	pop	r18
     c0a:	0f 90       	pop	r0
     c0c:	0f be       	out	0x3f, r0	; 63
     c0e:	0f 90       	pop	r0
     c10:	1f 90       	pop	r1
     c12:	18 95       	reti

00000c14 <PCI_Init>:
//																					//
//////////////////////////////////////////////////////////////////////////////////////

void PCI_Init (void)
  {
	PCICR = (1<<PCIE3)|(1<<PCIE2)|(0<<PCIE1)|(0<<PCIE0);	// Pin Change Interrupt Control Register 
     c14:	9c e0       	ldi	r25, 0x0C	; 12
     c16:	90 93 68 00 	sts	0x0068, r25
	PCIFR = (0<<PCIF3)|(0<<PCIF2)|(0<<PCIF1)|(0<<PCIF0);	// Pin Change Interrupt Flag Register 
     c1a:	1b ba       	out	0x1b, r1	; 27

	// Pin Change Mask Register 0
	PCMSK0 = (0<<PCINT7) |(0<<PCINT6) |(0<<PCINT5) |(0<<PCINT4) |(0<<PCINT3) |(0<<PCINT2) |(0<<PCINT1) |(0<<PCINT0);
     c1c:	10 92 6b 00 	sts	0x006B, r1
	// Pin Change Mask Register 1
	PCMSK1 = (0<<PCINT15)|(0<<PCINT14)|(0<<PCINT13)|(0<<PCINT12)|(0<<PCINT11)|(0<<PCINT10)|(0<<PCINT9) |(0<<PCINT8);
     c20:	10 92 6c 00 	sts	0x006C, r1
	// Pin Change Mask Register 2
	PCMSK2 = (0<<PCINT23)|(1<<PCINT22)|(1<<PCINT21)|(1<<PCINT20)|(1<<PCINT19)|(0<<PCINT18)|(0<<PCINT17)|(0<<PCINT16);
     c24:	88 e7       	ldi	r24, 0x78	; 120
     c26:	80 93 6d 00 	sts	0x006D, r24
	// Pin Change Mask Register 3
	PCMSK3 = (0<<PCINT31)|(0<<PCINT30)|(0<<PCINT29)|(0<<PCINT28)|(1<<PCINT27)|(1<<PCINT26)|(0<<PCINT25)|(0<<PCINT24);
     c2a:	90 93 73 00 	sts	0x0073, r25
  }
     c2e:	08 95       	ret

00000c30 <__vector_6>:


// Interrupt PCINT16..23; SIG1..SIG4
ISR(PCINT2_vect)
  {	
     c30:	1f 92       	push	r1
     c32:	0f 92       	push	r0
     c34:	0f b6       	in	r0, 0x3f	; 63
     c36:	0f 92       	push	r0
     c38:	11 24       	eor	r1, r1
     c3a:	2f 93       	push	r18
     c3c:	3f 93       	push	r19
     c3e:	5f 93       	push	r21
     c40:	6f 93       	push	r22
     c42:	7f 93       	push	r23
     c44:	8f 93       	push	r24
     c46:	9f 93       	push	r25
     c48:	af 93       	push	r26
     c4a:	bf 93       	push	r27
if (SIG1 && SIG1_LastState==false) // Rising edge
     c4c:	36 9b       	sbis	0x06, 6	; 6
     c4e:	08 c0       	rjmp	.+16     	; 0xc60 <__vector_6+0x30>
     c50:	80 91 df 02 	lds	r24, 0x02DF
     c54:	88 23       	and	r24, r24
     c56:	21 f4       	brne	.+8      	; 0xc60 <__vector_6+0x30>
	  {
		//    __    __    __	//
  		// __|  |__|  |__|  |__	//
		//   ^     ^     ^		//	
		// Set the last state on TRUE, because its now rising edge
		SIG1_LastState = true;
     c58:	81 e0       	ldi	r24, 0x01	; 1
     c5a:	80 93 df 02 	sts	0x02DF, r24
     c5e:	08 c0       	rjmp	.+16     	; 0xc70 <__vector_6+0x40>
		// Set the counter for SIG on 0
		SIG1_Counter = 0;
		// Set no puls on 0 (missing pulses)
		SIG1_NoPuls = 0;
	  }
	else if (!SIG1 && SIG1_LastState==true) // Falling Edge
     c60:	36 99       	sbic	0x06, 6	; 6
     c62:	36 c0       	rjmp	.+108    	; 0xcd0 <__vector_6+0xa0>
     c64:	80 91 df 02 	lds	r24, 0x02DF
     c68:	88 23       	and	r24, r24
     c6a:	91 f1       	breq	.+100    	; 0xcd0 <__vector_6+0xa0>
	  {
	  	//    __    __    __	//
  		// __|  |__|  |__|  |__	//
		//      ^     ^     ^	//
		// Set the last state on FLASE, because its now falling edge
		SIG1_LastState = false;
     c6c:	10 92 df 02 	sts	0x02DF, r1
		// SIG1_Value is the value now and te last sigvalue divided by 2
		SIG1_Value = (SIG1_Counter+SIG1_Value)/2;
     c70:	20 91 83 02 	lds	r18, 0x0283
     c74:	30 91 84 02 	lds	r19, 0x0284
     c78:	80 91 ec 02 	lds	r24, 0x02EC
     c7c:	90 91 ed 02 	lds	r25, 0x02ED
     c80:	82 0f       	add	r24, r18
     c82:	93 1f       	adc	r25, r19
     c84:	96 95       	lsr	r25
     c86:	87 95       	ror	r24
     c88:	90 93 ed 02 	sts	0x02ED, r25
     c8c:	80 93 ec 02 	sts	0x02EC, r24
		// Recalculate this value to PID value
		SIG1_PID = TIME_TO_PID/SIG1_Value; 
     c90:	60 91 ec 02 	lds	r22, 0x02EC
     c94:	70 91 ed 02 	lds	r23, 0x02ED
     c98:	80 ee       	ldi	r24, 0xE0	; 224
     c9a:	9d ea       	ldi	r25, 0xAD	; 173
     c9c:	0e 94 14 15 	call	0x2a28	; 0x2a28 <__udivmodhi4>
     ca0:	70 93 dd 02 	sts	0x02DD, r23
     ca4:	60 93 dc 02 	sts	0x02DC, r22
		if (SIG1_PID >255)
     ca8:	80 91 dc 02 	lds	r24, 0x02DC
     cac:	90 91 dd 02 	lds	r25, 0x02DD
     cb0:	8f 3f       	cpi	r24, 0xFF	; 255
     cb2:	91 05       	cpc	r25, r1
     cb4:	39 f0       	breq	.+14     	; 0xcc4 <__vector_6+0x94>
     cb6:	30 f0       	brcs	.+12     	; 0xcc4 <__vector_6+0x94>
		  {
			SIG1_PID = 255;
     cb8:	8f ef       	ldi	r24, 0xFF	; 255
     cba:	90 e0       	ldi	r25, 0x00	; 0
     cbc:	90 93 dd 02 	sts	0x02DD, r25
     cc0:	80 93 dc 02 	sts	0x02DC, r24
	      }
		// Set the counter for SIG on 0
		SIG1_Counter = 0;
     cc4:	10 92 84 02 	sts	0x0284, r1
     cc8:	10 92 83 02 	sts	0x0283, r1
		// Set no puls on 0 (missing pulses)
		SIG1_NoPuls = 0;
     ccc:	10 92 eb 02 	sts	0x02EB, r1
	  }


	//	Signal Encoder 2
	//  Check the last state     
	if (SIG2 && SIG2_LastState==false) // Rising edge
     cd0:	35 9b       	sbis	0x06, 5	; 6
     cd2:	08 c0       	rjmp	.+16     	; 0xce4 <__vector_6+0xb4>
     cd4:	80 91 90 02 	lds	r24, 0x0290
     cd8:	88 23       	and	r24, r24
     cda:	21 f4       	brne	.+8      	; 0xce4 <__vector_6+0xb4>
	  {
		//    __    __    __	//
  		// __|  |__|  |__|  |__	//
		//   ^     ^     ^		//	
		// Set the last state on TRUE, because its now rising edge
		SIG2_LastState = true;
     cdc:	81 e0       	ldi	r24, 0x01	; 1
     cde:	80 93 90 02 	sts	0x0290, r24
     ce2:	08 c0       	rjmp	.+16     	; 0xcf4 <__vector_6+0xc4>
		// Set the counter for SIG on 0
		SIG2_Counter = 0;
		// Set no puls on 0 (missing pulses)
		SIG2_NoPuls = 0;
	  }
	else if (!SIG2 && SIG2_LastState==true) // Falling Edge
     ce4:	35 99       	sbic	0x06, 5	; 6
     ce6:	36 c0       	rjmp	.+108    	; 0xd54 <__vector_6+0x124>
     ce8:	80 91 90 02 	lds	r24, 0x0290
     cec:	88 23       	and	r24, r24
     cee:	91 f1       	breq	.+100    	; 0xd54 <__vector_6+0x124>
	  {
	  	//    __    __    __	//
  		// __|  |__|  |__|  |__	//
		//      ^     ^     ^	//
		// Set the last state on FLASE, because its now falling edge
		SIG2_LastState = false;
     cf0:	10 92 90 02 	sts	0x0290, r1

		// SIG1_Value is the value now and te last sigvalue divided by 2
		SIG2_Value = (SIG2_Counter+SIG2_Value)/2;
     cf4:	20 91 a6 02 	lds	r18, 0x02A6
     cf8:	30 91 a7 02 	lds	r19, 0x02A7
     cfc:	80 91 ae 02 	lds	r24, 0x02AE
     d00:	90 91 af 02 	lds	r25, 0x02AF
     d04:	82 0f       	add	r24, r18
     d06:	93 1f       	adc	r25, r19
     d08:	96 95       	lsr	r25
     d0a:	87 95       	ror	r24
     d0c:	90 93 af 02 	sts	0x02AF, r25
     d10:	80 93 ae 02 	sts	0x02AE, r24
		// Recalculate this value to PID value
		SIG2_PID = TIME_TO_PID/SIG2_Value;
     d14:	60 91 ae 02 	lds	r22, 0x02AE
     d18:	70 91 af 02 	lds	r23, 0x02AF
     d1c:	80 ee       	ldi	r24, 0xE0	; 224
     d1e:	9d ea       	ldi	r25, 0xAD	; 173
     d20:	0e 94 14 15 	call	0x2a28	; 0x2a28 <__udivmodhi4>
     d24:	70 93 d2 02 	sts	0x02D2, r23
     d28:	60 93 d1 02 	sts	0x02D1, r22
		if (SIG2_PID >255)
     d2c:	80 91 d1 02 	lds	r24, 0x02D1
     d30:	90 91 d2 02 	lds	r25, 0x02D2
     d34:	8f 3f       	cpi	r24, 0xFF	; 255
     d36:	91 05       	cpc	r25, r1
     d38:	39 f0       	breq	.+14     	; 0xd48 <__vector_6+0x118>
     d3a:	30 f0       	brcs	.+12     	; 0xd48 <__vector_6+0x118>
		  {
			SIG2_PID = 255;
     d3c:	8f ef       	ldi	r24, 0xFF	; 255
     d3e:	90 e0       	ldi	r25, 0x00	; 0
     d40:	90 93 d2 02 	sts	0x02D2, r25
     d44:	80 93 d1 02 	sts	0x02D1, r24
		  }
		// Set the counter for SIG on 0
		SIG2_Counter = 0;
     d48:	10 92 a7 02 	sts	0x02A7, r1
     d4c:	10 92 a6 02 	sts	0x02A6, r1
		// Set no puls on 0 (missing pulses)
		SIG2_NoPuls = 0;
     d50:	10 92 db 02 	sts	0x02DB, r1
	  }

	//	Signal Encoder 3
	//  Check the last state     
	if (SIG3 && SIG3_LastState==false) // Rising edge
     d54:	34 9b       	sbis	0x06, 4	; 6
     d56:	08 c0       	rjmp	.+16     	; 0xd68 <__vector_6+0x138>
     d58:	80 91 e4 02 	lds	r24, 0x02E4
     d5c:	88 23       	and	r24, r24
     d5e:	21 f4       	brne	.+8      	; 0xd68 <__vector_6+0x138>
	  {
		//    __    __    __	//
  		// __|  |__|  |__|  |__	//
		//   ^     ^     ^		//	
		// Set the last state on TRUE, because its now rising edge
		SIG3_LastState = true;
     d60:	81 e0       	ldi	r24, 0x01	; 1
     d62:	80 93 e4 02 	sts	0x02E4, r24
     d66:	08 c0       	rjmp	.+16     	; 0xd78 <__vector_6+0x148>
		// Set the counter for SIG on 0
		SIG3_Counter = 0;
		// Set no puls on 0 (missing pulses)
		SIG3_NoPuls = 0;
	  }
	else if (!SIG3 && SIG3_LastState==true) // Falling Edge
     d68:	34 99       	sbic	0x06, 4	; 6
     d6a:	3a c0       	rjmp	.+116    	; 0xde0 <__vector_6+0x1b0>
     d6c:	80 91 e4 02 	lds	r24, 0x02E4
     d70:	88 23       	and	r24, r24
     d72:	b1 f1       	breq	.+108    	; 0xde0 <__vector_6+0x1b0>
	  {
	  	//    __    __    __	//
  		// __|  |__|  |__|  |__	//
		//      ^     ^     ^	//
		// Set the last state on FLASE, because its now falling edge
		SIG3_LastState = false;
     d74:	10 92 e4 02 	sts	0x02E4, r1

		// SIG1_Value is the value now and te last sigvalue divided by 2
		SIG3_Value = (SIG3_Counter+SIG3_Value)/2;
     d78:	20 91 75 02 	lds	r18, 0x0275
     d7c:	30 91 76 02 	lds	r19, 0x0276
     d80:	80 91 59 02 	lds	r24, 0x0259
     d84:	90 91 5a 02 	lds	r25, 0x025A
     d88:	82 0f       	add	r24, r18
     d8a:	93 1f       	adc	r25, r19
     d8c:	96 95       	lsr	r25
     d8e:	87 95       	ror	r24
     d90:	90 93 5a 02 	sts	0x025A, r25
     d94:	80 93 59 02 	sts	0x0259, r24
		// Recalculate this value to PID value
		SIG3_PID = TIME_TO_PID/SIG3_Value;
     d98:	60 91 59 02 	lds	r22, 0x0259
     d9c:	70 91 5a 02 	lds	r23, 0x025A
     da0:	80 ee       	ldi	r24, 0xE0	; 224
     da2:	9d ea       	ldi	r25, 0xAD	; 173
     da4:	0e 94 14 15 	call	0x2a28	; 0x2a28 <__udivmodhi4>
     da8:	70 93 d5 02 	sts	0x02D5, r23
     dac:	60 93 d4 02 	sts	0x02D4, r22
		if (SIG3_PID >255)
     db0:	80 91 d4 02 	lds	r24, 0x02D4
     db4:	90 91 d5 02 	lds	r25, 0x02D5
     db8:	8f 3f       	cpi	r24, 0xFF	; 255
     dba:	91 05       	cpc	r25, r1
     dbc:	39 f0       	breq	.+14     	; 0xdcc <__vector_6+0x19c>
     dbe:	30 f0       	brcs	.+12     	; 0xdcc <__vector_6+0x19c>
		  {
			SIG3_PID = 255;
     dc0:	8f ef       	ldi	r24, 0xFF	; 255
     dc2:	90 e0       	ldi	r25, 0x00	; 0
     dc4:	90 93 d5 02 	sts	0x02D5, r25
     dc8:	80 93 d4 02 	sts	0x02D4, r24
		  }
		if (SIG3_PID < 0)
     dcc:	80 91 d4 02 	lds	r24, 0x02D4
     dd0:	90 91 d5 02 	lds	r25, 0x02D5
		  {
			SIG3_PID = 0;
		  }
		// Set the counter for SIG on 0
		SIG3_Counter = 0;
     dd4:	10 92 76 02 	sts	0x0276, r1
     dd8:	10 92 75 02 	sts	0x0275, r1
		// Set no puls on 0 (missing pulses)
		SIG3_NoPuls = 0;
     ddc:	10 92 d0 02 	sts	0x02D0, r1
	  }

	//	Signal Encoder 4
	//  Check the last state     
	if (SIG4 && SIG4_LastState==false) // Rising edge
     de0:	33 9b       	sbis	0x06, 3	; 6
     de2:	08 c0       	rjmp	.+16     	; 0xdf4 <__vector_6+0x1c4>
     de4:	80 91 cf 02 	lds	r24, 0x02CF
     de8:	88 23       	and	r24, r24
     dea:	21 f4       	brne	.+8      	; 0xdf4 <__vector_6+0x1c4>
	  {
		//    __    __    __	//
  		// __|  |__|  |__|  |__	//
		//   ^     ^     ^		//	
		// Set the last state on TRUE, because its now rising edge
		SIG4_LastState = true;
     dec:	81 e0       	ldi	r24, 0x01	; 1
     dee:	80 93 cf 02 	sts	0x02CF, r24
     df2:	08 c0       	rjmp	.+16     	; 0xe04 <__vector_6+0x1d4>
		// Set the counter for SIG on 0
		SIG4_Counter = 0;
		// Set no puls on 0 (missing pulses)
		SIG4_NoPuls = 0;
	  }
	else if (!SIG4 && SIG4_LastState==true) // Falling Edge
     df4:	33 99       	sbic	0x06, 3	; 6
     df6:	36 c0       	rjmp	.+108    	; 0xe64 <__vector_6+0x234>
     df8:	80 91 cf 02 	lds	r24, 0x02CF
     dfc:	88 23       	and	r24, r24
     dfe:	91 f1       	breq	.+100    	; 0xe64 <__vector_6+0x234>
	  {
	  	//    __    __    __	//
  		// __|  |__|  |__|  |__	//
		//      ^     ^     ^	//
		// Set the last state on FLASE, because its now falling edge
		SIG4_LastState = false;
     e00:	10 92 cf 02 	sts	0x02CF, r1

		// SIG1_Value is the value now and te last sigvalue divided by 2
		SIG4_Value = (SIG4_Counter+SIG4_Value)/2;
     e04:	20 91 7c 02 	lds	r18, 0x027C
     e08:	30 91 7d 02 	lds	r19, 0x027D
     e0c:	80 91 a8 02 	lds	r24, 0x02A8
     e10:	90 91 a9 02 	lds	r25, 0x02A9
     e14:	82 0f       	add	r24, r18
     e16:	93 1f       	adc	r25, r19
     e18:	96 95       	lsr	r25
     e1a:	87 95       	ror	r24
     e1c:	90 93 a9 02 	sts	0x02A9, r25
     e20:	80 93 a8 02 	sts	0x02A8, r24
		// Recalculate this value to PID value
		SIG4_PID = TIME_TO_PID/SIG4_Value;
     e24:	60 91 a8 02 	lds	r22, 0x02A8
     e28:	70 91 a9 02 	lds	r23, 0x02A9
     e2c:	80 ee       	ldi	r24, 0xE0	; 224
     e2e:	9d ea       	ldi	r25, 0xAD	; 173
     e30:	0e 94 14 15 	call	0x2a28	; 0x2a28 <__udivmodhi4>
     e34:	70 93 7f 02 	sts	0x027F, r23
     e38:	60 93 7e 02 	sts	0x027E, r22
		if (SIG4_PID >255)
     e3c:	80 91 7e 02 	lds	r24, 0x027E
     e40:	90 91 7f 02 	lds	r25, 0x027F
     e44:	8f 3f       	cpi	r24, 0xFF	; 255
     e46:	91 05       	cpc	r25, r1
     e48:	39 f0       	breq	.+14     	; 0xe58 <__vector_6+0x228>
     e4a:	30 f0       	brcs	.+12     	; 0xe58 <__vector_6+0x228>
		  {
			SIG4_PID = 255;
     e4c:	8f ef       	ldi	r24, 0xFF	; 255
     e4e:	90 e0       	ldi	r25, 0x00	; 0
     e50:	90 93 7f 02 	sts	0x027F, r25
     e54:	80 93 7e 02 	sts	0x027E, r24
		  }
		// Set the counter for SIG on 0
		SIG4_Counter = 0;
     e58:	10 92 7d 02 	sts	0x027D, r1
     e5c:	10 92 7c 02 	sts	0x027C, r1
		// Set no puls on 0 (missing pulses)
		SIG4_NoPuls = 0;
     e60:	10 92 d6 02 	sts	0x02D6, r1
	  }
  }
     e64:	bf 91       	pop	r27
     e66:	af 91       	pop	r26
     e68:	9f 91       	pop	r25
     e6a:	8f 91       	pop	r24
     e6c:	7f 91       	pop	r23
     e6e:	6f 91       	pop	r22
     e70:	5f 91       	pop	r21
     e72:	3f 91       	pop	r19
     e74:	2f 91       	pop	r18
     e76:	0f 90       	pop	r0
     e78:	0f be       	out	0x3f, r0	; 63
     e7a:	0f 90       	pop	r0
     e7c:	1f 90       	pop	r1
     e7e:	18 95       	reti

00000e80 <__vector_7>:


// Interrupt PCINT24..31; SIG5..SIG6
ISR(PCINT3_vect)
  {
     e80:	1f 92       	push	r1
     e82:	0f 92       	push	r0
     e84:	0f b6       	in	r0, 0x3f	; 63
     e86:	0f 92       	push	r0
     e88:	11 24       	eor	r1, r1
     e8a:	2f 93       	push	r18
     e8c:	3f 93       	push	r19
     e8e:	5f 93       	push	r21
     e90:	6f 93       	push	r22
     e92:	7f 93       	push	r23
     e94:	8f 93       	push	r24
     e96:	9f 93       	push	r25
     e98:	af 93       	push	r26
     e9a:	bf 93       	push	r27
  	//	Signal Encoder 5
	//  Check the last state     
	if (SIG5 && SIG5_LastState==false) // Rising edge
     e9c:	4b 9b       	sbis	0x09, 3	; 9
     e9e:	08 c0       	rjmp	.+16     	; 0xeb0 <__vector_7+0x30>
     ea0:	80 91 c2 02 	lds	r24, 0x02C2
     ea4:	88 23       	and	r24, r24
     ea6:	21 f4       	brne	.+8      	; 0xeb0 <__vector_7+0x30>
	  {
		//    __    __    __	//
  		// __|  |__|  |__|  |__	//
		//   ^     ^     ^		//	
		// Set the last state on TRUE, because its now rising edge
		SIG5_LastState = true;
     ea8:	81 e0       	ldi	r24, 0x01	; 1
     eaa:	80 93 c2 02 	sts	0x02C2, r24
     eae:	08 c0       	rjmp	.+16     	; 0xec0 <__vector_7+0x40>
		// Set the counter for SIG on 0
		SIG5_Counter = 0;
		// Set no puls on 0 (missing pulses)
		SIG5_NoPuls = 0;
	  }
	else if (!SIG5 && SIG5_LastState==true) // Falling Edge
     eb0:	4b 99       	sbic	0x09, 3	; 9
     eb2:	36 c0       	rjmp	.+108    	; 0xf20 <__vector_7+0xa0>
     eb4:	80 91 c2 02 	lds	r24, 0x02C2
     eb8:	88 23       	and	r24, r24
     eba:	91 f1       	breq	.+100    	; 0xf20 <__vector_7+0xa0>
	  {
	  	//    __    __    __	//
  		// __|  |__|  |__|  |__	//
		//      ^     ^     ^	//
		// Set the last state on FLASE, because its now falling edge
		SIG5_LastState = false;
     ebc:	10 92 c2 02 	sts	0x02C2, r1

		// SIG1_Value is the value now and te last sigvalue divided by 2
		SIG5_Value = (SIG5_Counter+SIG5_Value)/2;
     ec0:	20 91 e0 02 	lds	r18, 0x02E0
     ec4:	30 91 e1 02 	lds	r19, 0x02E1
     ec8:	80 91 81 02 	lds	r24, 0x0281
     ecc:	90 91 82 02 	lds	r25, 0x0282
     ed0:	82 0f       	add	r24, r18
     ed2:	93 1f       	adc	r25, r19
     ed4:	96 95       	lsr	r25
     ed6:	87 95       	ror	r24
     ed8:	90 93 82 02 	sts	0x0282, r25
     edc:	80 93 81 02 	sts	0x0281, r24
		// Recalculate this value to PID value
		SIG5_PID = TIME_TO_PID/SIG5_Value;
     ee0:	60 91 81 02 	lds	r22, 0x0281
     ee4:	70 91 82 02 	lds	r23, 0x0282
     ee8:	80 ee       	ldi	r24, 0xE0	; 224
     eea:	9d ea       	ldi	r25, 0xAD	; 173
     eec:	0e 94 14 15 	call	0x2a28	; 0x2a28 <__udivmodhi4>
     ef0:	70 93 8f 02 	sts	0x028F, r23
     ef4:	60 93 8e 02 	sts	0x028E, r22
		if (SIG5_PID >255)
     ef8:	80 91 8e 02 	lds	r24, 0x028E
     efc:	90 91 8f 02 	lds	r25, 0x028F
     f00:	8f 3f       	cpi	r24, 0xFF	; 255
     f02:	91 05       	cpc	r25, r1
     f04:	39 f0       	breq	.+14     	; 0xf14 <__vector_7+0x94>
     f06:	30 f0       	brcs	.+12     	; 0xf14 <__vector_7+0x94>
		  {
			SIG5_PID = 255;
     f08:	8f ef       	ldi	r24, 0xFF	; 255
     f0a:	90 e0       	ldi	r25, 0x00	; 0
     f0c:	90 93 8f 02 	sts	0x028F, r25
     f10:	80 93 8e 02 	sts	0x028E, r24
		  }
		// Set the counter for SIG on 0
		SIG5_Counter = 0;
     f14:	10 92 e1 02 	sts	0x02E1, r1
     f18:	10 92 e0 02 	sts	0x02E0, r1
		// Set no puls on 0 (missing pulses)
		SIG5_NoPuls = 0;
     f1c:	10 92 cc 02 	sts	0x02CC, r1
	  }

	//	Signal Encoder 6
	//  Check the last state     
	if (SIG6 && SIG6_LastState==false) // Rising edge
     f20:	4a 9b       	sbis	0x09, 2	; 9
     f22:	08 c0       	rjmp	.+16     	; 0xf34 <__vector_7+0xb4>
     f24:	80 91 cd 02 	lds	r24, 0x02CD
     f28:	88 23       	and	r24, r24
     f2a:	21 f4       	brne	.+8      	; 0xf34 <__vector_7+0xb4>
	  {
		//    __    __    __	//
  		// __|  |__|  |__|  |__	//
		//   ^     ^     ^		//	
		// Set the last state on TRUE, because its now rising edge
		SIG6_LastState = true;
     f2c:	81 e0       	ldi	r24, 0x01	; 1
     f2e:	80 93 cd 02 	sts	0x02CD, r24
     f32:	08 c0       	rjmp	.+16     	; 0xf44 <__vector_7+0xc4>
		// Set the counter for SIG on 0
		SIG6_Counter = 0;
		// Set no puls on 0 (missing pulses)
		SIG6_NoPuls = 0;
	  }
	else if (!SIG6 && SIG6_LastState==true) // Falling Edge
     f34:	4a 99       	sbic	0x09, 2	; 9
     f36:	36 c0       	rjmp	.+108    	; 0xfa4 <__vector_7+0x124>
     f38:	80 91 cd 02 	lds	r24, 0x02CD
     f3c:	88 23       	and	r24, r24
     f3e:	91 f1       	breq	.+100    	; 0xfa4 <__vector_7+0x124>
	  {
	  	//    __    __    __	//
  		// __|  |__|  |__|  |__	//
		//      ^     ^     ^	//
		// Set the last state on FLASE, because its now falling edge
		SIG6_LastState = false;
     f40:	10 92 cd 02 	sts	0x02CD, r1

		// SIG1_Value is the value now and te last sigvalue divided by 2
		SIG6_Value = (SIG6_Counter+SIG6_Value)/2;
     f44:	20 91 57 02 	lds	r18, 0x0257
     f48:	30 91 58 02 	lds	r19, 0x0258
     f4c:	80 91 55 02 	lds	r24, 0x0255
     f50:	90 91 56 02 	lds	r25, 0x0256
     f54:	82 0f       	add	r24, r18
     f56:	93 1f       	adc	r25, r19
     f58:	96 95       	lsr	r25
     f5a:	87 95       	ror	r24
     f5c:	90 93 56 02 	sts	0x0256, r25
     f60:	80 93 55 02 	sts	0x0255, r24
		// Recalculate this value to PID value
		SIG6_PID = TIME_TO_PID/SIG6_Value;
     f64:	60 91 55 02 	lds	r22, 0x0255
     f68:	70 91 56 02 	lds	r23, 0x0256
     f6c:	80 ee       	ldi	r24, 0xE0	; 224
     f6e:	9d ea       	ldi	r25, 0xAD	; 173
     f70:	0e 94 14 15 	call	0x2a28	; 0x2a28 <__udivmodhi4>
     f74:	70 93 87 02 	sts	0x0287, r23
     f78:	60 93 86 02 	sts	0x0286, r22
		if (SIG6_PID >255)
     f7c:	80 91 86 02 	lds	r24, 0x0286
     f80:	90 91 87 02 	lds	r25, 0x0287
     f84:	8f 3f       	cpi	r24, 0xFF	; 255
     f86:	91 05       	cpc	r25, r1
     f88:	39 f0       	breq	.+14     	; 0xf98 <__vector_7+0x118>
     f8a:	30 f0       	brcs	.+12     	; 0xf98 <__vector_7+0x118>
		  {
			SIG6_PID = 255;
     f8c:	8f ef       	ldi	r24, 0xFF	; 255
     f8e:	90 e0       	ldi	r25, 0x00	; 0
     f90:	90 93 87 02 	sts	0x0287, r25
     f94:	80 93 86 02 	sts	0x0286, r24
		  }
		// Set the counter for SIG on 0
		SIG6_Counter = 0;
     f98:	10 92 58 02 	sts	0x0258, r1
     f9c:	10 92 57 02 	sts	0x0257, r1
		// Set no puls on 0 (missing pulses)
		SIG6_NoPuls = 0;
     fa0:	10 92 80 02 	sts	0x0280, r1
	  }
  }
     fa4:	bf 91       	pop	r27
     fa6:	af 91       	pop	r26
     fa8:	9f 91       	pop	r25
     faa:	8f 91       	pop	r24
     fac:	7f 91       	pop	r23
     fae:	6f 91       	pop	r22
     fb0:	5f 91       	pop	r21
     fb2:	3f 91       	pop	r19
     fb4:	2f 91       	pop	r18
     fb6:	0f 90       	pop	r0
     fb8:	0f be       	out	0x3f, r0	; 63
     fba:	0f 90       	pop	r0
     fbc:	1f 90       	pop	r1
     fbe:	18 95       	reti

00000fc0 <Speed_Calculator>:
	// Pulsen	 	__|	 |__|  |__|  |__|  |
	//
	// Elke puls zal een afstand van (39/8=) 4,875 CM vertegenwoordigen.

	unsigned int ReCalcFactor=0;
	unsigned int SIG_ALL = (SIG1_Value);// + SIG2_Value + SIG3_Value + SIG4_Value + SIG5_Value + SIG6_Value)/6;
     fc0:	60 91 ec 02 	lds	r22, 0x02EC
     fc4:	70 91 ed 02 	lds	r23, 0x02ED

	// SIG_ALL example : SIG_ALL = 200 ; Time of puls was 20ms

	if (SIG_ALL == 0) 
     fc8:	61 15       	cp	r22, r1
     fca:	71 05       	cpc	r23, r1
     fcc:	19 f4       	brne	.+6      	; 0xfd4 <Speed_Calculator+0x14>
     fce:	80 e0       	ldi	r24, 0x00	; 0
     fd0:	90 e0       	ldi	r25, 0x00	; 0
     fd2:	05 c0       	rjmp	.+10     	; 0xfde <Speed_Calculator+0x1e>
	{
	ReCalcFactor = 0;
	}
	else
	{
	ReCalcFactor = 10000/SIG_ALL;
     fd4:	80 e1       	ldi	r24, 0x10	; 16
     fd6:	97 e2       	ldi	r25, 0x27	; 39
     fd8:	0e 94 14 15 	call	0x2a28	; 0x2a28 <__udivmodhi4>
     fdc:	cb 01       	movw	r24, r22
	}
	// Centimetre per second is:
	unsigned int Speed_Measured = 3.25 * ReCalcFactor;

	// Decametre per hour is:
	Speed_Measured = Speed_Measured * 3.6;
     fde:	bc 01       	movw	r22, r24
     fe0:	80 e0       	ldi	r24, 0x00	; 0
     fe2:	90 e0       	ldi	r25, 0x00	; 0
     fe4:	0e 94 7b 12 	call	0x24f6	; 0x24f6 <__floatunsisf>
     fe8:	20 e0       	ldi	r18, 0x00	; 0
     fea:	30 e0       	ldi	r19, 0x00	; 0
     fec:	40 e5       	ldi	r20, 0x50	; 80
     fee:	50 e4       	ldi	r21, 0x40	; 64
     ff0:	0e 94 fd 10 	call	0x21fa	; 0x21fa <__mulsf3>
     ff4:	0e 94 27 0f 	call	0x1e4e	; 0x1e4e <__fixunssfsi>
     ff8:	80 e0       	ldi	r24, 0x00	; 0
     ffa:	90 e0       	ldi	r25, 0x00	; 0
     ffc:	0e 94 7b 12 	call	0x24f6	; 0x24f6 <__floatunsisf>
    1000:	26 e6       	ldi	r18, 0x66	; 102
    1002:	36 e6       	ldi	r19, 0x66	; 102
    1004:	46 e6       	ldi	r20, 0x66	; 102
    1006:	50 e4       	ldi	r21, 0x40	; 64
    1008:	0e 94 fd 10 	call	0x21fa	; 0x21fa <__mulsf3>
    100c:	0e 94 27 0f 	call	0x1e4e	; 0x1e4e <__fixunssfsi>
    1010:	dc 01       	movw	r26, r24
    1012:	cb 01       	movw	r24, r22
    1014:	64 e6       	ldi	r22, 0x64	; 100
    1016:	70 e0       	ldi	r23, 0x00	; 0
    1018:	0e 94 14 15 	call	0x2a28	; 0x2a28 <__udivmodhi4>
    101c:	cb 01       	movw	r24, r22

	// Kilometre per hour is:  
	Speed_Measured = Speed_Measured/100;
	return Speed_Measured;
		
  }  
    101e:	08 95       	ret

00001020 <PID_Init>:
//																					//
//////////////////////////////////////////////////////////////////////////////////////

// Initialize the PID Controller
void PID_Init(long P_Factor_Scaled,long I_Factor_Scaled,long D_Factor_Scaled )
  {
    1020:	ef 92       	push	r14
    1022:	ff 92       	push	r15
    1024:	0f 93       	push	r16
    1026:	1f 93       	push	r17
  	// Set the SumError of each Wheel control process control on 0
  	SumError1 = 0; 
    1028:	10 92 aa 02 	sts	0x02AA, r1
    102c:	10 92 ab 02 	sts	0x02AB, r1
    1030:	10 92 ac 02 	sts	0x02AC, r1
    1034:	10 92 ad 02 	sts	0x02AD, r1
	SumError2 = 0; 
    1038:	10 92 91 02 	sts	0x0291, r1
    103c:	10 92 92 02 	sts	0x0292, r1
    1040:	10 92 93 02 	sts	0x0293, r1
    1044:	10 92 94 02 	sts	0x0294, r1
	SumError3 = 0;
    1048:	10 92 78 02 	sts	0x0278, r1
    104c:	10 92 79 02 	sts	0x0279, r1
    1050:	10 92 7a 02 	sts	0x027A, r1
    1054:	10 92 7b 02 	sts	0x027B, r1
	SumError4 = 0;
    1058:	10 92 c7 02 	sts	0x02C7, r1
    105c:	10 92 c8 02 	sts	0x02C8, r1
    1060:	10 92 c9 02 	sts	0x02C9, r1
    1064:	10 92 ca 02 	sts	0x02CA, r1
	SumError5 = 0;
    1068:	10 92 95 02 	sts	0x0295, r1
    106c:	10 92 96 02 	sts	0x0296, r1
    1070:	10 92 97 02 	sts	0x0297, r1
    1074:	10 92 98 02 	sts	0x0298, r1
	SumError6 = 0;
    1078:	10 92 f1 02 	sts	0x02F1, r1
    107c:	10 92 f2 02 	sts	0x02F2, r1
    1080:	10 92 f3 02 	sts	0x02F3, r1
    1084:	10 92 f4 02 	sts	0x02F4, r1

	// Set the LastProcessValue of each Wheel control process control on 0
	LastProcessValue1 = 0;
    1088:	10 92 99 02 	sts	0x0299, r1
    108c:	10 92 9a 02 	sts	0x029A, r1
    1090:	10 92 9b 02 	sts	0x029B, r1
    1094:	10 92 9c 02 	sts	0x029C, r1
	LastProcessValue2 = 0;
    1098:	10 92 bc 02 	sts	0x02BC, r1
    109c:	10 92 bd 02 	sts	0x02BD, r1
    10a0:	10 92 be 02 	sts	0x02BE, r1
    10a4:	10 92 bf 02 	sts	0x02BF, r1
	LastProcessValue3 = 0; 
    10a8:	10 92 65 02 	sts	0x0265, r1
    10ac:	10 92 66 02 	sts	0x0266, r1
    10b0:	10 92 67 02 	sts	0x0267, r1
    10b4:	10 92 68 02 	sts	0x0268, r1
	LastProcessValue4 = 0;
    10b8:	10 92 9d 02 	sts	0x029D, r1
    10bc:	10 92 9e 02 	sts	0x029E, r1
    10c0:	10 92 9f 02 	sts	0x029F, r1
    10c4:	10 92 a0 02 	sts	0x02A0, r1
	LastProcessValue5 = 0;
    10c8:	10 92 b6 02 	sts	0x02B6, r1
    10cc:	10 92 b7 02 	sts	0x02B7, r1
    10d0:	10 92 b8 02 	sts	0x02B8, r1
    10d4:	10 92 b9 02 	sts	0x02B9, r1
	LastProcessValue6 = 0;
    10d8:	10 92 88 02 	sts	0x0288, r1
    10dc:	10 92 89 02 	sts	0x0289, r1
    10e0:	10 92 8a 02 	sts	0x028A, r1
    10e4:	10 92 8b 02 	sts	0x028B, r1

	// Set all P I D Factors with the scaled factor
	P_Factor = P_Factor_Scaled;
    10e8:	60 93 d7 02 	sts	0x02D7, r22
    10ec:	70 93 d8 02 	sts	0x02D8, r23
    10f0:	80 93 d9 02 	sts	0x02D9, r24
    10f4:	90 93 da 02 	sts	0x02DA, r25
	I_Factor = I_Factor_Scaled; 
    10f8:	20 93 a2 02 	sts	0x02A2, r18
    10fc:	30 93 a3 02 	sts	0x02A3, r19
    1100:	40 93 a4 02 	sts	0x02A4, r20
    1104:	50 93 a5 02 	sts	0x02A5, r21
	D_Factor = D_Factor_Scaled; 
    1108:	e0 92 c3 02 	sts	0x02C3, r14
    110c:	f0 92 c4 02 	sts	0x02C4, r15
    1110:	00 93 c5 02 	sts	0x02C5, r16
    1114:	10 93 c6 02 	sts	0x02C6, r17
	Error_MAX = INT16_MAX / (P_Factor + 1);				//32768 / (P-Factor + 1)
    1118:	20 91 d7 02 	lds	r18, 0x02D7
    111c:	30 91 d8 02 	lds	r19, 0x02D8
    1120:	40 91 d9 02 	lds	r20, 0x02D9
    1124:	50 91 da 02 	lds	r21, 0x02DA
    1128:	2f 5f       	subi	r18, 0xFF	; 255
    112a:	3f 4f       	sbci	r19, 0xFF	; 255
    112c:	4f 4f       	sbci	r20, 0xFF	; 255
    112e:	5f 4f       	sbci	r21, 0xFF	; 255
    1130:	6f ef       	ldi	r22, 0xFF	; 255
    1132:	7f e7       	ldi	r23, 0x7F	; 127
    1134:	80 e0       	ldi	r24, 0x00	; 0
    1136:	90 e0       	ldi	r25, 0x00	; 0
    1138:	0e 94 5d 15 	call	0x2aba	; 0x2aba <__divmodsi4>
    113c:	c9 01       	movw	r24, r18
    113e:	da 01       	movw	r26, r20
    1140:	80 93 6b 02 	sts	0x026B, r24
    1144:	90 93 6c 02 	sts	0x026C, r25
    1148:	a0 93 6d 02 	sts	0x026D, r26
    114c:	b0 93 6e 02 	sts	0x026E, r27
	SumError_MAX = (INT32_MAX/2) / (I_Factor +1);		//1.073.741.824 / 2 /(Ifactor + 1)
    1150:	20 91 a2 02 	lds	r18, 0x02A2
    1154:	30 91 a3 02 	lds	r19, 0x02A3
    1158:	40 91 a4 02 	lds	r20, 0x02A4
    115c:	50 91 a5 02 	lds	r21, 0x02A5
    1160:	2f 5f       	subi	r18, 0xFF	; 255
    1162:	3f 4f       	sbci	r19, 0xFF	; 255
    1164:	4f 4f       	sbci	r20, 0xFF	; 255
    1166:	5f 4f       	sbci	r21, 0xFF	; 255
    1168:	6f ef       	ldi	r22, 0xFF	; 255
    116a:	7f ef       	ldi	r23, 0xFF	; 255
    116c:	8f ef       	ldi	r24, 0xFF	; 255
    116e:	9f e3       	ldi	r25, 0x3F	; 63
    1170:	0e 94 5d 15 	call	0x2aba	; 0x2aba <__divmodsi4>
    1174:	c9 01       	movw	r24, r18
    1176:	da 01       	movw	r26, r20
    1178:	80 93 b2 02 	sts	0x02B2, r24
    117c:	90 93 b3 02 	sts	0x02B3, r25
    1180:	a0 93 b4 02 	sts	0x02B4, r26
    1184:	b0 93 b5 02 	sts	0x02B5, r27
  }
    1188:	1f 91       	pop	r17
    118a:	0f 91       	pop	r16
    118c:	ff 90       	pop	r15
    118e:	ef 90       	pop	r14
    1190:	08 95       	ret

00001192 <PID_P>:
			case 6: KP=0; KI=0.09; KD=0.5; PID_Init(KP, KI, KD); break;
		}
	}
*/
void PID_P(int Q)
	{
    1192:	ef 92       	push	r14
    1194:	ff 92       	push	r15
    1196:	0f 93       	push	r16
    1198:	1f 93       	push	r17
	if (Q == 1)
    119a:	81 30       	cpi	r24, 0x01	; 1
    119c:	91 05       	cpc	r25, r1
    119e:	69 f4       	brne	.+26     	; 0x11ba <PID_P+0x28>
	  {
		KP=1.7 *32;
    11a0:	86 e3       	ldi	r24, 0x36	; 54
    11a2:	90 e0       	ldi	r25, 0x00	; 0
    11a4:	a0 e0       	ldi	r26, 0x00	; 0
    11a6:	b0 e0       	ldi	r27, 0x00	; 0
    11a8:	80 93 5d 02 	sts	0x025D, r24
    11ac:	90 93 5e 02 	sts	0x025E, r25
    11b0:	a0 93 5f 02 	sts	0x025F, r26
    11b4:	b0 93 60 02 	sts	0x0260, r27
    11b8:	0a c0       	rjmp	.+20     	; 0x11ce <PID_P+0x3c>
		PID_Init(KP,KI,KD);
	  }
	else if (Q == 2)
    11ba:	02 97       	sbiw	r24, 0x02	; 2
    11bc:	11 f5       	brne	.+68     	; 0x1202 <PID_P+0x70>
	  {
		KP=0;
    11be:	10 92 5d 02 	sts	0x025D, r1
    11c2:	10 92 5e 02 	sts	0x025E, r1
    11c6:	10 92 5f 02 	sts	0x025F, r1
    11ca:	10 92 60 02 	sts	0x0260, r1
		PID_Init(KP,KI,KD);
    11ce:	60 91 5d 02 	lds	r22, 0x025D
    11d2:	70 91 5e 02 	lds	r23, 0x025E
    11d6:	80 91 5f 02 	lds	r24, 0x025F
    11da:	90 91 60 02 	lds	r25, 0x0260
    11de:	20 91 e5 02 	lds	r18, 0x02E5
    11e2:	30 91 e6 02 	lds	r19, 0x02E6
    11e6:	40 91 e7 02 	lds	r20, 0x02E7
    11ea:	50 91 e8 02 	lds	r21, 0x02E8
    11ee:	e0 90 4f 02 	lds	r14, 0x024F
    11f2:	f0 90 50 02 	lds	r15, 0x0250
    11f6:	00 91 51 02 	lds	r16, 0x0251
    11fa:	10 91 52 02 	lds	r17, 0x0252
    11fe:	0e 94 10 08 	call	0x1020	; 0x1020 <PID_Init>
	  }

	}
    1202:	1f 91       	pop	r17
    1204:	0f 91       	pop	r16
    1206:	ff 90       	pop	r15
    1208:	ef 90       	pop	r14
    120a:	08 95       	ret

0000120c <PID_I>:

void PID_I(int Q)
	{
    120c:	ef 92       	push	r14
    120e:	ff 92       	push	r15
    1210:	0f 93       	push	r16
    1212:	1f 93       	push	r17
	if (Q == 1)
    1214:	81 30       	cpi	r24, 0x01	; 1
    1216:	91 05       	cpc	r25, r1
    1218:	69 f4       	brne	.+26     	; 0x1234 <PID_I+0x28>
	  {
		KI=0.09 *32;
    121a:	82 e0       	ldi	r24, 0x02	; 2
    121c:	90 e0       	ldi	r25, 0x00	; 0
    121e:	a0 e0       	ldi	r26, 0x00	; 0
    1220:	b0 e0       	ldi	r27, 0x00	; 0
    1222:	80 93 e5 02 	sts	0x02E5, r24
    1226:	90 93 e6 02 	sts	0x02E6, r25
    122a:	a0 93 e7 02 	sts	0x02E7, r26
    122e:	b0 93 e8 02 	sts	0x02E8, r27
    1232:	0a c0       	rjmp	.+20     	; 0x1248 <PID_I+0x3c>
		PID_Init(KP,KI,KD);
	  }
	else if (Q == 2)
    1234:	02 97       	sbiw	r24, 0x02	; 2
    1236:	11 f5       	brne	.+68     	; 0x127c <PID_I+0x70>
	  {
		KI=0;
    1238:	10 92 e5 02 	sts	0x02E5, r1
    123c:	10 92 e6 02 	sts	0x02E6, r1
    1240:	10 92 e7 02 	sts	0x02E7, r1
    1244:	10 92 e8 02 	sts	0x02E8, r1
		PID_Init(KP,KI,KD);
    1248:	60 91 5d 02 	lds	r22, 0x025D
    124c:	70 91 5e 02 	lds	r23, 0x025E
    1250:	80 91 5f 02 	lds	r24, 0x025F
    1254:	90 91 60 02 	lds	r25, 0x0260
    1258:	20 91 e5 02 	lds	r18, 0x02E5
    125c:	30 91 e6 02 	lds	r19, 0x02E6
    1260:	40 91 e7 02 	lds	r20, 0x02E7
    1264:	50 91 e8 02 	lds	r21, 0x02E8
    1268:	e0 90 4f 02 	lds	r14, 0x024F
    126c:	f0 90 50 02 	lds	r15, 0x0250
    1270:	00 91 51 02 	lds	r16, 0x0251
    1274:	10 91 52 02 	lds	r17, 0x0252
    1278:	0e 94 10 08 	call	0x1020	; 0x1020 <PID_Init>
	  }

	}
    127c:	1f 91       	pop	r17
    127e:	0f 91       	pop	r16
    1280:	ff 90       	pop	r15
    1282:	ef 90       	pop	r14
    1284:	08 95       	ret

00001286 <PID_D>:

void PID_D(int Q)
	{
    1286:	ef 92       	push	r14
    1288:	ff 92       	push	r15
    128a:	0f 93       	push	r16
    128c:	1f 93       	push	r17
	if (Q == 1)
    128e:	81 30       	cpi	r24, 0x01	; 1
    1290:	91 05       	cpc	r25, r1
    1292:	69 f4       	brne	.+26     	; 0x12ae <PID_D+0x28>
	  {
		KD=0.5 *32;
    1294:	80 e1       	ldi	r24, 0x10	; 16
    1296:	90 e0       	ldi	r25, 0x00	; 0
    1298:	a0 e0       	ldi	r26, 0x00	; 0
    129a:	b0 e0       	ldi	r27, 0x00	; 0
    129c:	80 93 4f 02 	sts	0x024F, r24
    12a0:	90 93 50 02 	sts	0x0250, r25
    12a4:	a0 93 51 02 	sts	0x0251, r26
    12a8:	b0 93 52 02 	sts	0x0252, r27
    12ac:	0a c0       	rjmp	.+20     	; 0x12c2 <PID_D+0x3c>
		PID_Init(KP,KI,KD);
	  }
	else if (Q == 2)
    12ae:	02 97       	sbiw	r24, 0x02	; 2
    12b0:	11 f5       	brne	.+68     	; 0x12f6 <PID_D+0x70>
	  {
		KD=0;
    12b2:	10 92 4f 02 	sts	0x024F, r1
    12b6:	10 92 50 02 	sts	0x0250, r1
    12ba:	10 92 51 02 	sts	0x0251, r1
    12be:	10 92 52 02 	sts	0x0252, r1
		PID_Init(KP,KI,KD);
    12c2:	60 91 5d 02 	lds	r22, 0x025D
    12c6:	70 91 5e 02 	lds	r23, 0x025E
    12ca:	80 91 5f 02 	lds	r24, 0x025F
    12ce:	90 91 60 02 	lds	r25, 0x0260
    12d2:	20 91 e5 02 	lds	r18, 0x02E5
    12d6:	30 91 e6 02 	lds	r19, 0x02E6
    12da:	40 91 e7 02 	lds	r20, 0x02E7
    12de:	50 91 e8 02 	lds	r21, 0x02E8
    12e2:	e0 90 4f 02 	lds	r14, 0x024F
    12e6:	f0 90 50 02 	lds	r15, 0x0250
    12ea:	00 91 51 02 	lds	r16, 0x0251
    12ee:	10 91 52 02 	lds	r17, 0x0252
    12f2:	0e 94 10 08 	call	0x1020	; 0x1020 <PID_Init>
	  }

	}
    12f6:	1f 91       	pop	r17
    12f8:	0f 91       	pop	r16
    12fa:	ff 90       	pop	r15
    12fc:	ef 90       	pop	r14
    12fe:	08 95       	ret

00001300 <PID_Controller>:
	}
*/
   
// PID Process
int PID_Controller(char Wheel, int SetPoint, int ProcessValue)
  {
    1300:	2f 92       	push	r2
    1302:	3f 92       	push	r3
    1304:	5f 92       	push	r5
    1306:	6f 92       	push	r6
    1308:	7f 92       	push	r7
    130a:	8f 92       	push	r8
    130c:	9f 92       	push	r9
    130e:	af 92       	push	r10
    1310:	bf 92       	push	r11
    1312:	cf 92       	push	r12
    1314:	df 92       	push	r13
    1316:	ef 92       	push	r14
    1318:	ff 92       	push	r15
    131a:	0f 93       	push	r16
    131c:	1f 93       	push	r17
    131e:	df 93       	push	r29
    1320:	cf 93       	push	r28
    1322:	cd b7       	in	r28, 0x3d	; 61
    1324:	de b7       	in	r29, 0x3e	; 62
    1326:	28 97       	sbiw	r28, 0x08	; 8
    1328:	0f b6       	in	r0, 0x3f	; 63
    132a:	f8 94       	cli
    132c:	de bf       	out	0x3e, r29	; 62
    132e:	0f be       	out	0x3f, r0	; 63
    1330:	cd bf       	out	0x3d, r28	; 61
    1332:	58 2e       	mov	r5, r24
    1334:	7e 83       	std	Y+6, r23	; 0x06
    1336:	6d 83       	std	Y+5, r22	; 0x05
    1338:	1a 01       	movw	r2, r20
	long int SumError=0; 
	long int LastProcessValue=0;
	
	// Check wich weel is selected
	// Copy the SumError and LastProcessValue to this function
	if (Wheel==1)
    133a:	21 e0       	ldi	r18, 0x01	; 1
    133c:	82 17       	cp	r24, r18
    133e:	89 f4       	brne	.+34     	; 0x1362 <PID_Controller+0x62>
	  {
		SumError = SumError1; 
    1340:	e0 90 aa 02 	lds	r14, 0x02AA
    1344:	f0 90 ab 02 	lds	r15, 0x02AB
    1348:	00 91 ac 02 	lds	r16, 0x02AC
    134c:	10 91 ad 02 	lds	r17, 0x02AD
		LastProcessValue = LastProcessValue1;
    1350:	60 90 99 02 	lds	r6, 0x0299
    1354:	70 90 9a 02 	lds	r7, 0x029A
    1358:	80 90 9b 02 	lds	r8, 0x029B
    135c:	90 90 9c 02 	lds	r9, 0x029C
    1360:	6a c0       	rjmp	.+212    	; 0x1436 <PID_Controller+0x136>
	  }
	else if (Wheel==2)
    1362:	32 e0       	ldi	r19, 0x02	; 2
    1364:	83 17       	cp	r24, r19
    1366:	89 f4       	brne	.+34     	; 0x138a <PID_Controller+0x8a>
	  {
		SumError = SumError2; 
    1368:	e0 90 91 02 	lds	r14, 0x0291
    136c:	f0 90 92 02 	lds	r15, 0x0292
    1370:	00 91 93 02 	lds	r16, 0x0293
    1374:	10 91 94 02 	lds	r17, 0x0294
		LastProcessValue = LastProcessValue2;
    1378:	60 90 bc 02 	lds	r6, 0x02BC
    137c:	70 90 bd 02 	lds	r7, 0x02BD
    1380:	80 90 be 02 	lds	r8, 0x02BE
    1384:	90 90 bf 02 	lds	r9, 0x02BF
    1388:	56 c0       	rjmp	.+172    	; 0x1436 <PID_Controller+0x136>
	  }
	else if (Wheel==3)
    138a:	63 e0       	ldi	r22, 0x03	; 3
    138c:	86 17       	cp	r24, r22
    138e:	89 f4       	brne	.+34     	; 0x13b2 <PID_Controller+0xb2>
	  {
		SumError = SumError3; 
    1390:	e0 90 78 02 	lds	r14, 0x0278
    1394:	f0 90 79 02 	lds	r15, 0x0279
    1398:	00 91 7a 02 	lds	r16, 0x027A
    139c:	10 91 7b 02 	lds	r17, 0x027B
		LastProcessValue = LastProcessValue3;
    13a0:	60 90 65 02 	lds	r6, 0x0265
    13a4:	70 90 66 02 	lds	r7, 0x0266
    13a8:	80 90 67 02 	lds	r8, 0x0267
    13ac:	90 90 68 02 	lds	r9, 0x0268
    13b0:	42 c0       	rjmp	.+132    	; 0x1436 <PID_Controller+0x136>
	  }
	else if (Wheel==4)
    13b2:	84 e0       	ldi	r24, 0x04	; 4
    13b4:	58 16       	cp	r5, r24
    13b6:	89 f4       	brne	.+34     	; 0x13da <PID_Controller+0xda>
	  {
		SumError = SumError4; 
    13b8:	e0 90 c7 02 	lds	r14, 0x02C7
    13bc:	f0 90 c8 02 	lds	r15, 0x02C8
    13c0:	00 91 c9 02 	lds	r16, 0x02C9
    13c4:	10 91 ca 02 	lds	r17, 0x02CA
		LastProcessValue = LastProcessValue4;
    13c8:	60 90 9d 02 	lds	r6, 0x029D
    13cc:	70 90 9e 02 	lds	r7, 0x029E
    13d0:	80 90 9f 02 	lds	r8, 0x029F
    13d4:	90 90 a0 02 	lds	r9, 0x02A0
    13d8:	2e c0       	rjmp	.+92     	; 0x1436 <PID_Controller+0x136>
	  }
	else if (Wheel==5)
    13da:	95 e0       	ldi	r25, 0x05	; 5
    13dc:	59 16       	cp	r5, r25
    13de:	89 f4       	brne	.+34     	; 0x1402 <PID_Controller+0x102>
	  {
		SumError = SumError5; 
    13e0:	e0 90 95 02 	lds	r14, 0x0295
    13e4:	f0 90 96 02 	lds	r15, 0x0296
    13e8:	00 91 97 02 	lds	r16, 0x0297
    13ec:	10 91 98 02 	lds	r17, 0x0298
		LastProcessValue = LastProcessValue5;
    13f0:	60 90 b6 02 	lds	r6, 0x02B6
    13f4:	70 90 b7 02 	lds	r7, 0x02B7
    13f8:	80 90 b8 02 	lds	r8, 0x02B8
    13fc:	90 90 b9 02 	lds	r9, 0x02B9
    1400:	1a c0       	rjmp	.+52     	; 0x1436 <PID_Controller+0x136>
	  }
	else if (Wheel==6)
    1402:	a6 e0       	ldi	r26, 0x06	; 6
    1404:	5a 16       	cp	r5, r26
    1406:	39 f0       	breq	.+14     	; 0x1416 <PID_Controller+0x116>
    1408:	ee 24       	eor	r14, r14
    140a:	ff 24       	eor	r15, r15
    140c:	87 01       	movw	r16, r14
    140e:	66 24       	eor	r6, r6
    1410:	77 24       	eor	r7, r7
    1412:	43 01       	movw	r8, r6
    1414:	10 c0       	rjmp	.+32     	; 0x1436 <PID_Controller+0x136>
	  {
		SumError = SumError6; 
    1416:	e0 90 f1 02 	lds	r14, 0x02F1
    141a:	f0 90 f2 02 	lds	r15, 0x02F2
    141e:	00 91 f3 02 	lds	r16, 0x02F3
    1422:	10 91 f4 02 	lds	r17, 0x02F4
		LastProcessValue = LastProcessValue6;
    1426:	60 90 88 02 	lds	r6, 0x0288
    142a:	70 90 89 02 	lds	r7, 0x0289
    142e:	80 90 8a 02 	lds	r8, 0x028A
    1432:	90 90 8b 02 	lds	r9, 0x028B
	  }

  	// Calculate the Error
	Error = SetPoint - ProcessValue; 	
    1436:	8d 81       	ldd	r24, Y+5	; 0x05
    1438:	9e 81       	ldd	r25, Y+6	; 0x06
    143a:	82 19       	sub	r24, r2
    143c:	93 09       	sbc	r25, r3
    143e:	5c 01       	movw	r10, r24
    1440:	cc 24       	eor	r12, r12
    1442:	b7 fc       	sbrc	r11, 7
    1444:	c0 94       	com	r12
    1446:	dc 2c       	mov	r13, r12

	// Calculate the P-term and limit Error overflow
	if(Error > Error_MAX)
    1448:	80 91 6b 02 	lds	r24, 0x026B
    144c:	90 91 6c 02 	lds	r25, 0x026C
    1450:	a0 91 6d 02 	lds	r26, 0x026D
    1454:	b0 91 6e 02 	lds	r27, 0x026E
    1458:	8a 15       	cp	r24, r10
    145a:	9b 05       	cpc	r25, r11
    145c:	ac 05       	cpc	r26, r12
    145e:	bd 05       	cpc	r27, r13
    1460:	8c f4       	brge	.+34     	; 0x1484 <PID_Controller+0x184>
	  {
		P_Term = P_Factor * Error_MAX;
    1462:	20 91 d7 02 	lds	r18, 0x02D7
    1466:	30 91 d8 02 	lds	r19, 0x02D8
    146a:	40 91 d9 02 	lds	r20, 0x02D9
    146e:	50 91 da 02 	lds	r21, 0x02DA
    1472:	60 91 6b 02 	lds	r22, 0x026B
    1476:	70 91 6c 02 	lds	r23, 0x026C
    147a:	80 91 6d 02 	lds	r24, 0x026D
    147e:	90 91 6e 02 	lds	r25, 0x026E
    1482:	36 c0       	rjmp	.+108    	; 0x14f0 <PID_Controller+0x1f0>
	  } 
	else if(Error < -Error_MAX)
    1484:	80 91 6b 02 	lds	r24, 0x026B
    1488:	90 91 6c 02 	lds	r25, 0x026C
    148c:	a0 91 6d 02 	lds	r26, 0x026D
    1490:	b0 91 6e 02 	lds	r27, 0x026E
    1494:	b0 95       	com	r27
    1496:	a0 95       	com	r26
    1498:	90 95       	com	r25
    149a:	81 95       	neg	r24
    149c:	9f 4f       	sbci	r25, 0xFF	; 255
    149e:	af 4f       	sbci	r26, 0xFF	; 255
    14a0:	bf 4f       	sbci	r27, 0xFF	; 255
    14a2:	a8 16       	cp	r10, r24
    14a4:	b9 06       	cpc	r11, r25
    14a6:	ca 06       	cpc	r12, r26
    14a8:	db 06       	cpc	r13, r27
    14aa:	c4 f4       	brge	.+48     	; 0x14dc <PID_Controller+0x1dc>
	  {
	  	P_Term = P_Factor * -Error_MAX; 
    14ac:	20 91 d7 02 	lds	r18, 0x02D7
    14b0:	30 91 d8 02 	lds	r19, 0x02D8
    14b4:	40 91 d9 02 	lds	r20, 0x02D9
    14b8:	50 91 da 02 	lds	r21, 0x02DA
    14bc:	60 91 6b 02 	lds	r22, 0x026B
    14c0:	70 91 6c 02 	lds	r23, 0x026C
    14c4:	80 91 6d 02 	lds	r24, 0x026D
    14c8:	90 91 6e 02 	lds	r25, 0x026E
    14cc:	90 95       	com	r25
    14ce:	80 95       	com	r24
    14d0:	70 95       	com	r23
    14d2:	61 95       	neg	r22
    14d4:	7f 4f       	sbci	r23, 0xFF	; 255
    14d6:	8f 4f       	sbci	r24, 0xFF	; 255
    14d8:	9f 4f       	sbci	r25, 0xFF	; 255
    14da:	0a c0       	rjmp	.+20     	; 0x14f0 <PID_Controller+0x1f0>
	  } 
	else
	  {
		P_Term = P_Factor * Error;
    14dc:	20 91 d7 02 	lds	r18, 0x02D7
    14e0:	30 91 d8 02 	lds	r19, 0x02D8
    14e4:	40 91 d9 02 	lds	r20, 0x02D9
    14e8:	50 91 da 02 	lds	r21, 0x02DA
    14ec:	c6 01       	movw	r24, r12
    14ee:	b5 01       	movw	r22, r10
    14f0:	0e 94 e9 14 	call	0x29d2	; 0x29d2 <__mulsi3>
    14f4:	78 87       	std	Y+8, r23	; 0x08
    14f6:	6f 83       	std	Y+7, r22	; 0x07
	  }

	// Calculate the I-term and limit integral runaway
	Error_Temp = SumError + Error;
    14f8:	ea 0c       	add	r14, r10
    14fa:	fb 1c       	adc	r15, r11
    14fc:	0c 1d       	adc	r16, r12
    14fe:	1d 1d       	adc	r17, r13

	if(Error_Temp > SumError_MAX)
    1500:	80 91 b2 02 	lds	r24, 0x02B2
    1504:	90 91 b3 02 	lds	r25, 0x02B3
    1508:	a0 91 b4 02 	lds	r26, 0x02B4
    150c:	b0 91 b5 02 	lds	r27, 0x02B5
    1510:	8e 15       	cp	r24, r14
    1512:	9f 05       	cpc	r25, r15
    1514:	a0 07       	cpc	r26, r16
    1516:	b1 07       	cpc	r27, r17
    1518:	8c f4       	brge	.+34     	; 0x153c <PID_Controller+0x23c>
	  {
	  	I_Term = INT32_MAX/2;
		SumError = SumError_MAX;
    151a:	20 91 b2 02 	lds	r18, 0x02B2
    151e:	30 91 b3 02 	lds	r19, 0x02B3
    1522:	40 91 b4 02 	lds	r20, 0x02B4
    1526:	50 91 b5 02 	lds	r21, 0x02B5
    152a:	1f ef       	ldi	r17, 0xFF	; 255
    152c:	a1 2e       	mov	r10, r17
    152e:	1f ef       	ldi	r17, 0xFF	; 255
    1530:	b1 2e       	mov	r11, r17
    1532:	1f ef       	ldi	r17, 0xFF	; 255
    1534:	c1 2e       	mov	r12, r17
    1536:	1f e3       	ldi	r17, 0x3F	; 63
    1538:	d1 2e       	mov	r13, r17
    153a:	3a c0       	rjmp	.+116    	; 0x15b0 <PID_Controller+0x2b0>
	  } 
	else if(Error_Temp < -SumError_MAX)
    153c:	80 91 b2 02 	lds	r24, 0x02B2
    1540:	90 91 b3 02 	lds	r25, 0x02B3
    1544:	a0 91 b4 02 	lds	r26, 0x02B4
    1548:	b0 91 b5 02 	lds	r27, 0x02B5
    154c:	b0 95       	com	r27
    154e:	a0 95       	com	r26
    1550:	90 95       	com	r25
    1552:	81 95       	neg	r24
    1554:	9f 4f       	sbci	r25, 0xFF	; 255
    1556:	af 4f       	sbci	r26, 0xFF	; 255
    1558:	bf 4f       	sbci	r27, 0xFF	; 255
    155a:	e8 16       	cp	r14, r24
    155c:	f9 06       	cpc	r15, r25
    155e:	0a 07       	cpc	r16, r26
    1560:	1b 07       	cpc	r17, r27
    1562:	b4 f4       	brge	.+44     	; 0x1590 <PID_Controller+0x290>
	  {
	  	I_Term = -INT32_MAX/2;
		SumError = -SumError_MAX;
    1564:	80 91 b2 02 	lds	r24, 0x02B2
    1568:	90 91 b3 02 	lds	r25, 0x02B3
    156c:	a0 91 b4 02 	lds	r26, 0x02B4
    1570:	b0 91 b5 02 	lds	r27, 0x02B5
    1574:	22 27       	eor	r18, r18
    1576:	33 27       	eor	r19, r19
    1578:	a9 01       	movw	r20, r18
    157a:	28 1b       	sub	r18, r24
    157c:	39 0b       	sbc	r19, r25
    157e:	4a 0b       	sbc	r20, r26
    1580:	5b 0b       	sbc	r21, r27
    1582:	b1 e0       	ldi	r27, 0x01	; 1
    1584:	ab 2e       	mov	r10, r27
    1586:	b1 2c       	mov	r11, r1
    1588:	c1 2c       	mov	r12, r1
    158a:	b0 ec       	ldi	r27, 0xC0	; 192
    158c:	db 2e       	mov	r13, r27
    158e:	10 c0       	rjmp	.+32     	; 0x15b0 <PID_Controller+0x2b0>
	  } 
	else
	  {
		SumError = Error_Temp;
		I_Term = I_Factor * SumError;
    1590:	20 91 a2 02 	lds	r18, 0x02A2
    1594:	30 91 a3 02 	lds	r19, 0x02A3
    1598:	40 91 a4 02 	lds	r20, 0x02A4
    159c:	50 91 a5 02 	lds	r21, 0x02A5
    15a0:	c8 01       	movw	r24, r16
    15a2:	b7 01       	movw	r22, r14
    15a4:	0e 94 e9 14 	call	0x29d2	; 0x29d2 <__mulsi3>
    15a8:	5b 01       	movw	r10, r22
    15aa:	6c 01       	movw	r12, r24
    15ac:	a8 01       	movw	r20, r16
    15ae:	97 01       	movw	r18, r14
	  }


	// Calculate the D-term
	D_Term = D_Factor * (LastProcessValue - ProcessValue);
    15b0:	80 91 c3 02 	lds	r24, 0x02C3
    15b4:	90 91 c4 02 	lds	r25, 0x02C4
    15b8:	a0 91 c5 02 	lds	r26, 0x02C5
    15bc:	b0 91 c6 02 	lds	r27, 0x02C6
    15c0:	89 83       	std	Y+1, r24	; 0x01
    15c2:	9a 83       	std	Y+2, r25	; 0x02
    15c4:	ab 83       	std	Y+3, r26	; 0x03
    15c6:	bc 83       	std	Y+4, r27	; 0x04
    15c8:	c1 01       	movw	r24, r2
    15ca:	aa 27       	eor	r26, r26
    15cc:	97 fd       	sbrc	r25, 7
    15ce:	a0 95       	com	r26
    15d0:	ba 2f       	mov	r27, r26

	LastProcessValue = ProcessValue;

	// Check wich weel is selected
	// Copy the SumError and LastProcessValue back to wheel SumError and LastProcessValue
	if (Wheel==1)
    15d2:	e1 e0       	ldi	r30, 0x01	; 1
    15d4:	5e 16       	cp	r5, r30
    15d6:	89 f4       	brne	.+34     	; 0x15fa <PID_Controller+0x2fa>
	  {
		SumError1 = SumError; 
    15d8:	20 93 aa 02 	sts	0x02AA, r18
    15dc:	30 93 ab 02 	sts	0x02AB, r19
    15e0:	40 93 ac 02 	sts	0x02AC, r20
    15e4:	50 93 ad 02 	sts	0x02AD, r21
		LastProcessValue1 = LastProcessValue;
    15e8:	80 93 99 02 	sts	0x0299, r24
    15ec:	90 93 9a 02 	sts	0x029A, r25
    15f0:	a0 93 9b 02 	sts	0x029B, r26
    15f4:	b0 93 9c 02 	sts	0x029C, r27
    15f8:	63 c0       	rjmp	.+198    	; 0x16c0 <PID_Controller+0x3c0>
	  }
	else if (Wheel==2)
    15fa:	f2 e0       	ldi	r31, 0x02	; 2
    15fc:	5f 16       	cp	r5, r31
    15fe:	89 f4       	brne	.+34     	; 0x1622 <PID_Controller+0x322>
	  {
		SumError2 = SumError; 
    1600:	20 93 91 02 	sts	0x0291, r18
    1604:	30 93 92 02 	sts	0x0292, r19
    1608:	40 93 93 02 	sts	0x0293, r20
    160c:	50 93 94 02 	sts	0x0294, r21
		LastProcessValue2 = LastProcessValue;
    1610:	80 93 bc 02 	sts	0x02BC, r24
    1614:	90 93 bd 02 	sts	0x02BD, r25
    1618:	a0 93 be 02 	sts	0x02BE, r26
    161c:	b0 93 bf 02 	sts	0x02BF, r27
    1620:	4f c0       	rjmp	.+158    	; 0x16c0 <PID_Controller+0x3c0>
	  }
	else if (Wheel==3)
    1622:	63 e0       	ldi	r22, 0x03	; 3
    1624:	56 16       	cp	r5, r22
    1626:	89 f4       	brne	.+34     	; 0x164a <PID_Controller+0x34a>
	  {
		SumError3 = SumError; 
    1628:	20 93 78 02 	sts	0x0278, r18
    162c:	30 93 79 02 	sts	0x0279, r19
    1630:	40 93 7a 02 	sts	0x027A, r20
    1634:	50 93 7b 02 	sts	0x027B, r21
		LastProcessValue3 = LastProcessValue;
    1638:	80 93 65 02 	sts	0x0265, r24
    163c:	90 93 66 02 	sts	0x0266, r25
    1640:	a0 93 67 02 	sts	0x0267, r26
    1644:	b0 93 68 02 	sts	0x0268, r27
    1648:	3b c0       	rjmp	.+118    	; 0x16c0 <PID_Controller+0x3c0>
	  }
	else if (Wheel==4)
    164a:	e4 e0       	ldi	r30, 0x04	; 4
    164c:	5e 16       	cp	r5, r30
    164e:	89 f4       	brne	.+34     	; 0x1672 <PID_Controller+0x372>
	  {
		SumError4 = SumError; 
    1650:	20 93 c7 02 	sts	0x02C7, r18
    1654:	30 93 c8 02 	sts	0x02C8, r19
    1658:	40 93 c9 02 	sts	0x02C9, r20
    165c:	50 93 ca 02 	sts	0x02CA, r21
		LastProcessValue4 = LastProcessValue;
    1660:	80 93 9d 02 	sts	0x029D, r24
    1664:	90 93 9e 02 	sts	0x029E, r25
    1668:	a0 93 9f 02 	sts	0x029F, r26
    166c:	b0 93 a0 02 	sts	0x02A0, r27
    1670:	27 c0       	rjmp	.+78     	; 0x16c0 <PID_Controller+0x3c0>
	  }
	else if (Wheel==5)
    1672:	f5 e0       	ldi	r31, 0x05	; 5
    1674:	5f 16       	cp	r5, r31
    1676:	89 f4       	brne	.+34     	; 0x169a <PID_Controller+0x39a>
	  {
		SumError5 = SumError; 
    1678:	20 93 95 02 	sts	0x0295, r18
    167c:	30 93 96 02 	sts	0x0296, r19
    1680:	40 93 97 02 	sts	0x0297, r20
    1684:	50 93 98 02 	sts	0x0298, r21
		LastProcessValue5 = LastProcessValue;
    1688:	80 93 b6 02 	sts	0x02B6, r24
    168c:	90 93 b7 02 	sts	0x02B7, r25
    1690:	a0 93 b8 02 	sts	0x02B8, r26
    1694:	b0 93 b9 02 	sts	0x02B9, r27
    1698:	13 c0       	rjmp	.+38     	; 0x16c0 <PID_Controller+0x3c0>
	  }
	else if (Wheel==6)
    169a:	66 e0       	ldi	r22, 0x06	; 6
    169c:	56 16       	cp	r5, r22
    169e:	81 f4       	brne	.+32     	; 0x16c0 <PID_Controller+0x3c0>
	  {
		SumError6 = SumError; 
    16a0:	20 93 f1 02 	sts	0x02F1, r18
    16a4:	30 93 f2 02 	sts	0x02F2, r19
    16a8:	40 93 f3 02 	sts	0x02F3, r20
    16ac:	50 93 f4 02 	sts	0x02F4, r21
		LastProcessValue6 = LastProcessValue;
    16b0:	80 93 88 02 	sts	0x0288, r24
    16b4:	90 93 89 02 	sts	0x0289, r25
    16b8:	a0 93 8a 02 	sts	0x028A, r26
    16bc:	b0 93 8b 02 	sts	0x028B, r27
	  }

	// Return all Terms and devided it by the Scaling factor (32)
	ReturnValue = (P_Term + I_Term + D_Term)/PID_SCALING_FACTOR;
    16c0:	ef 81       	ldd	r30, Y+7	; 0x07
    16c2:	f8 85       	ldd	r31, Y+8	; 0x08
    16c4:	7f 01       	movw	r14, r30
    16c6:	00 27       	eor	r16, r16
    16c8:	f7 fc       	sbrc	r15, 7
    16ca:	00 95       	com	r16
    16cc:	10 2f       	mov	r17, r16
    16ce:	68 1a       	sub	r6, r24
    16d0:	79 0a       	sbc	r7, r25
    16d2:	8a 0a       	sbc	r8, r26
    16d4:	9b 0a       	sbc	r9, r27
    16d6:	c4 01       	movw	r24, r8
    16d8:	b3 01       	movw	r22, r6
    16da:	29 81       	ldd	r18, Y+1	; 0x01
    16dc:	3a 81       	ldd	r19, Y+2	; 0x02
    16de:	4b 81       	ldd	r20, Y+3	; 0x03
    16e0:	5c 81       	ldd	r21, Y+4	; 0x04
    16e2:	0e 94 e9 14 	call	0x29d2	; 0x29d2 <__mulsi3>
    16e6:	88 27       	eor	r24, r24
    16e8:	77 fd       	sbrc	r23, 7
    16ea:	80 95       	com	r24
    16ec:	98 2f       	mov	r25, r24
    16ee:	e6 0e       	add	r14, r22
    16f0:	f7 1e       	adc	r15, r23
    16f2:	08 1f       	adc	r16, r24
    16f4:	19 1f       	adc	r17, r25
    16f6:	ea 0c       	add	r14, r10
    16f8:	fb 1c       	adc	r15, r11
    16fa:	0c 1d       	adc	r16, r12
    16fc:	1d 1d       	adc	r17, r13
    16fe:	c8 01       	movw	r24, r16
    1700:	b7 01       	movw	r22, r14
    1702:	20 e2       	ldi	r18, 0x20	; 32
    1704:	30 e0       	ldi	r19, 0x00	; 0
    1706:	40 e0       	ldi	r20, 0x00	; 0
    1708:	50 e0       	ldi	r21, 0x00	; 0
    170a:	0e 94 5d 15 	call	0x2aba	; 0x2aba <__divmodsi4>


	// If the returnvalue higher is then 1000, then return 1000
	if(ReturnValue > 255)
    170e:	2f 3f       	cpi	r18, 0xFF	; 255
    1710:	31 05       	cpc	r19, r1
    1712:	21 f0       	breq	.+8      	; 0x171c <PID_Controller+0x41c>
    1714:	1c f0       	brlt	.+6      	; 0x171c <PID_Controller+0x41c>
    1716:	2f ef       	ldi	r18, 0xFF	; 255
    1718:	30 e0       	ldi	r19, 0x00	; 0
    171a:	06 c0       	rjmp	.+12     	; 0x1728 <PID_Controller+0x428>
	  {
		ReturnValue = 255;
	  }
	// If the returnvalue lower is then -1000, then return 0
	else if(ReturnValue < -255)
    171c:	ff ef       	ldi	r31, 0xFF	; 255
    171e:	21 30       	cpi	r18, 0x01	; 1
    1720:	3f 07       	cpc	r19, r31
    1722:	14 f4       	brge	.+4      	; 0x1728 <PID_Controller+0x428>
    1724:	20 e0       	ldi	r18, 0x00	; 0
    1726:	30 e0       	ldi	r19, 0x00	; 0
		ReturnValue = 0;
	  }

	ReturnValue = (ReturnValue+255)/2;
	// if 
	if (SetPoint < 20)
    1728:	8d 81       	ldd	r24, Y+5	; 0x05
    172a:	9e 81       	ldd	r25, Y+6	; 0x06
    172c:	44 97       	sbiw	r24, 0x14	; 20
    172e:	1c f4       	brge	.+6      	; 0x1736 <PID_Controller+0x436>
    1730:	20 e0       	ldi	r18, 0x00	; 0
    1732:	30 e0       	ldi	r19, 0x00	; 0
    1734:	08 c0       	rjmp	.+16     	; 0x1746 <PID_Controller+0x446>
	else if(ReturnValue < -255)
	  {
		ReturnValue = 0;
	  }

	ReturnValue = (ReturnValue+255)/2;
    1736:	c9 01       	movw	r24, r18
    1738:	81 50       	subi	r24, 0x01	; 1
    173a:	9f 4f       	sbci	r25, 0xFF	; 255
    173c:	62 e0       	ldi	r22, 0x02	; 2
    173e:	70 e0       	ldi	r23, 0x00	; 0
    1740:	0e 94 28 15 	call	0x2a50	; 0x2a50 <__divmodhi4>
    1744:	9b 01       	movw	r18, r22
	  }

	// Retrun the value
	//return (ReturnValue+1000)/2;
	return ReturnValue;
  }
    1746:	c9 01       	movw	r24, r18
    1748:	28 96       	adiw	r28, 0x08	; 8
    174a:	0f b6       	in	r0, 0x3f	; 63
    174c:	f8 94       	cli
    174e:	de bf       	out	0x3e, r29	; 62
    1750:	0f be       	out	0x3f, r0	; 63
    1752:	cd bf       	out	0x3d, r28	; 61
    1754:	cf 91       	pop	r28
    1756:	df 91       	pop	r29
    1758:	1f 91       	pop	r17
    175a:	0f 91       	pop	r16
    175c:	ff 90       	pop	r15
    175e:	ef 90       	pop	r14
    1760:	df 90       	pop	r13
    1762:	cf 90       	pop	r12
    1764:	bf 90       	pop	r11
    1766:	af 90       	pop	r10
    1768:	9f 90       	pop	r9
    176a:	8f 90       	pop	r8
    176c:	7f 90       	pop	r7
    176e:	6f 90       	pop	r6
    1770:	5f 90       	pop	r5
    1772:	3f 90       	pop	r3
    1774:	2f 90       	pop	r2
    1776:	08 95       	ret

00001778 <sleep>:
volatile stopwatches_t stopwatches;


void sleep(uint8_t time)
  {
	for (delay_timer = 0; delay_timer < time;);
    1778:	10 92 08 03 	sts	0x0308, r1
    177c:	10 92 07 03 	sts	0x0307, r1
    1780:	28 2f       	mov	r18, r24
    1782:	30 e0       	ldi	r19, 0x00	; 0
    1784:	80 91 07 03 	lds	r24, 0x0307
    1788:	90 91 08 03 	lds	r25, 0x0308
    178c:	82 17       	cp	r24, r18
    178e:	93 07       	cpc	r25, r19
    1790:	c8 f3       	brcs	.-14     	; 0x1784 <sleep+0xc>
  }
    1792:	08 95       	ret

00001794 <mSleep>:


void mSleep(uint16_t time)
  {
    1794:	9c 01       	movw	r18, r24
    1796:	0c c0       	rjmp	.+24     	; 0x17b0 <mSleep+0x1c>
volatile stopwatches_t stopwatches;


void sleep(uint8_t time)
  {
	for (delay_timer = 0; delay_timer < time;);
    1798:	10 92 08 03 	sts	0x0308, r1
    179c:	10 92 07 03 	sts	0x0307, r1
    17a0:	80 91 07 03 	lds	r24, 0x0307
    17a4:	90 91 08 03 	lds	r25, 0x0308
    17a8:	0a 97       	sbiw	r24, 0x0a	; 10
    17aa:	d0 f3       	brcs	.-12     	; 0x17a0 <mSleep+0xc>
    17ac:	21 50       	subi	r18, 0x01	; 1
    17ae:	30 40       	sbci	r19, 0x00	; 0
  }


void mSleep(uint16_t time)
  {
	while (time--) sleep(10);
    17b0:	21 15       	cp	r18, r1
    17b2:	31 05       	cpc	r19, r1
    17b4:	89 f7       	brne	.-30     	; 0x1798 <mSleep+0x4>
  }
    17b6:	08 95       	ret

000017b8 <WT_Main_Init_All>:
//																					//
//////////////////////////////////////////////////////////////////////////////////////

void WT_Main_Init_All (void)
  {
	portInit();					//Instellen Input Outputs
    17b8:	80 ec       	ldi	r24, 0xC0	; 192
    17ba:	82 b9       	out	0x02, r24	; 2
    17bc:	87 e0       	ldi	r24, 0x07	; 7
    17be:	85 b9       	out	0x05, r24	; 5
    17c0:	80 e8       	ldi	r24, 0x80	; 128
    17c2:	88 b9       	out	0x08, r24	; 8
    17c4:	81 e0       	ldi	r24, 0x01	; 1
    17c6:	8b b9       	out	0x0b, r24	; 11
    17c8:	11 b8       	out	0x01, r1	; 1
    17ca:	88 ef       	ldi	r24, 0xF8	; 248
    17cc:	84 b9       	out	0x04, r24	; 4
    17ce:	84 e0       	ldi	r24, 0x04	; 4
    17d0:	87 b9       	out	0x07, r24	; 7
    17d2:	82 ef       	ldi	r24, 0xF2	; 242
    17d4:	8a b9       	out	0x0a, r24	; 10

	USART0_Init(9600);			//Init USART0 
    17d6:	60 e8       	ldi	r22, 0x80	; 128
    17d8:	75 e2       	ldi	r23, 0x25	; 37
    17da:	80 e0       	ldi	r24, 0x00	; 0
    17dc:	90 e0       	ldi	r25, 0x00	; 0
    17de:	0e 94 89 0d 	call	0x1b12	; 0x1b12 <USART0_Init>
//////////////////////////////////////////////////////////////////////////////////////
// Start timer0
void Timer1_Init(void)
  {
  	// No bit set
	TCCR1A = (0<<COM1A1)|(0<<COM1A0)|(0<<COM1B1)|(0<<COM1B0)|(0<<FOC1A)|(0<<FOC1B)|(0<<WGM11)|(0<<WGM10);
    17e2:	10 92 80 00 	sts	0x0080, r1
	// 8 Prescaler, CTC mode
	TCCR1B = (0<<WGM13)|(1<<WGM12)|(0<<CS12)|(1<<CS11)|(0<<CS10);
    17e6:	8a e0       	ldi	r24, 0x0A	; 10
    17e8:	80 93 81 00 	sts	0x0081, r24

	// OCR1A value is FCPU diveded by the prescaler and that dived by ticks per second you want
	OCR1A = ((F_CPU/8)/10000-1);//set to 10000 tick/sec (0.1ms)
    17ec:	89 ef       	ldi	r24, 0xF9	; 249
    17ee:	90 e0       	ldi	r25, 0x00	; 0
    17f0:	90 93 89 00 	sts	0x0089, r25
    17f4:	80 93 88 00 	sts	0x0088, r24
//////////////////////////////////////////////////////////////////////////////////////

// Initialize ADC in 8bit mode
void ADC_Init (void)
  {
	ADMUX  = (0<<REFS1)|(0<<REFS0)|(1<<ADLAR)|(0<<MUX4)|(0<<MUX3) |(0<<MUX2) |(0<<MUX1) |(0<<MUX0);		// AVCC with external capacitor at AREF pin
    17f8:	80 e2       	ldi	r24, 0x20	; 32
    17fa:	80 93 7c 00 	sts	0x007C, r24
	ADCSRA = (1<<ADEN) |(1<<ADSC) |(1<<ADATE)|(0<<ADIF)|(0<<ADATE)|(0<<ADPS2)|(1<<ADPS1)|(1<<ADPS0); 	// ADC Enable, ADC Start Conversion, Auto Trigger Enable, Division Factor 8
    17fe:	83 ee       	ldi	r24, 0xE3	; 227
    1800:	80 93 7a 00 	sts	0x007A, r24
	ADCSRB = (0<<ADTS2)|(0<<ADTS1)|(0<<ADTS0);															// Free Running mode
    1804:	10 92 7b 00 	sts	0x007B, r1

	Timer1_Init();				// Init Timer 1

	ADC_Init();					// ADC Init

	PCI_Init();					// Pin Change Interrupt init
    1808:	0e 94 0a 06 	call	0xc14	; 0xc14 <PCI_Init>

// Start timer1
void Timer1_Start(void)
  {
  	// Output Compare A Match Interrupt Enable
	TIMSK1 = (1<<OCIE1A);  	// Start timer
    180c:	82 e0       	ldi	r24, 0x02	; 2
    180e:	80 93 6f 00 	sts	0x006F, r24
	// Set Interrupt enable
	sei();
    1812:	78 94       	sei

	PCI_Init();					// Pin Change Interrupt init

	Timer1_Start();				// Start Timer 1

	sei();						// Interrupt Enable 
    1814:	78 94       	sei

  }
    1816:	08 95       	ret

00001818 <Drive>:
// This function sets the Direction, FORWARD, BACKWARD, TURN and BRAKE
// Speed is one byte 0 is min en 255 is max
// Direction is LEFT RIGHT and NONE
// The angle is the sharpness of the bend
void Drive(unsigned char Direction_FB, unsigned char Speed, unsigned char Direction_LR, unsigned char Angle)
  {
    1818:	ef 92       	push	r14
    181a:	ff 92       	push	r15
    181c:	0f 93       	push	r16
    181e:	1f 93       	push	r17
    1820:	df 93       	push	r29
    1822:	cf 93       	push	r28
    1824:	cd b7       	in	r28, 0x3d	; 61
    1826:	de b7       	in	r29, 0x3e	; 62
    1828:	a1 97       	sbiw	r28, 0x21	; 33
    182a:	0f b6       	in	r0, 0x3f	; 63
    182c:	f8 94       	cli
    182e:	de bf       	out	0x3e, r29	; 62
    1830:	0f be       	out	0x3f, r0	; 63
    1832:	cd bf       	out	0x3d, r28	; 61
    1834:	f8 2e       	mov	r15, r24
    1836:	16 2f       	mov	r17, r22
    1838:	04 2f       	mov	r16, r20
    183a:	e2 2e       	mov	r14, r18
		char buffer[33];
		itoa(SIG2_PID,buffer,10);
    183c:	80 91 d1 02 	lds	r24, 0x02D1
    1840:	90 91 d2 02 	lds	r25, 0x02D2
    1844:	be 01       	movw	r22, r28
    1846:	6f 5f       	subi	r22, 0xFF	; 255
    1848:	7f 4f       	sbci	r23, 0xFF	; 255
    184a:	4a e0       	ldi	r20, 0x0A	; 10
    184c:	50 e0       	ldi	r21, 0x00	; 0
    184e:	0e 94 af 15 	call	0x2b5e	; 0x2b5e <itoa>
		///*/DEBUG/*/ USART0_WriteString(buffer);
		//USART0_WriteString("\n\r");

  	// If forward, set all shiftregisters on forward
	if(Direction_FB==FORWARD)
    1852:	22 e0       	ldi	r18, 0x02	; 2
    1854:	f2 16       	cp	r15, r18
    1856:	51 f4       	brne	.+20     	; 0x186c <Drive+0x54>

		Shiftregister_1.FWD3 = true;
		Shiftregister_1.REV3 = false;

		Shiftregister_1.FWD4 = true;
		Shiftregister_1.REV4 = false;
    1858:	85 e5       	ldi	r24, 0x55	; 85
    185a:	80 93 61 02 	sts	0x0261, r24

		Shiftregister_2.FWD5 = true;
    185e:	80 91 cb 02 	lds	r24, 0x02CB
		Shiftregister_2.REV5 = false;

		Shiftregister_2.FWD6 = true;
    1862:	80 7f       	andi	r24, 0xF0	; 240
		Shiftregister_2.REV6 = false;
    1864:	85 60       	ori	r24, 0x05	; 5
    1866:	80 93 cb 02 	sts	0x02CB, r24
    186a:	10 c0       	rjmp	.+32     	; 0x188c <Drive+0x74>
    186c:	90 91 cb 02 	lds	r25, 0x02CB
		//*/DEBUG/*/ USART0_WriteString("FORWARD");
		
	  }
	// If backward, set all shiftregisters on backward
	else if(Direction_FB==BACKWARD)
    1870:	31 e0       	ldi	r19, 0x01	; 1
    1872:	f3 16       	cp	r15, r19
    1874:	31 f4       	brne	.+12     	; 0x1882 <Drive+0x6a>

		Shiftregister_1.FWD3 = false;
		Shiftregister_1.REV3 = true;

		Shiftregister_1.FWD4 = false;
		Shiftregister_1.REV4 = true;
    1876:	8a ea       	ldi	r24, 0xAA	; 170
    1878:	80 93 61 02 	sts	0x0261, r24

		Shiftregister_2.FWD5 = false;
		Shiftregister_2.REV5 = true;
    187c:	98 7f       	andi	r25, 0xF8	; 248

		Shiftregister_2.FWD6 = false;
		Shiftregister_2.REV6 = true;
    187e:	9a 60       	ori	r25, 0x0A	; 10
    1880:	03 c0       	rjmp	.+6      	; 0x1888 <Drive+0x70>

		Shiftregister_1.FWD3 = false;
		Shiftregister_1.REV3 = false;

		Shiftregister_1.FWD4 = false;
		Shiftregister_1.REV4 = false;
    1882:	10 92 61 02 	sts	0x0261, r1

		Shiftregister_2.FWD5 = false;
		Shiftregister_2.REV5 = false;

		Shiftregister_2.FWD6 = false;
		Shiftregister_2.REV6 = false;
    1886:	90 7f       	andi	r25, 0xF0	; 240
    1888:	90 93 cb 02 	sts	0x02CB, r25
		//*/DEBUG/*/ USART0_WriteString("BRAKE");
	  }

	// If left, slower left side
	if(Direction_LR==LEFT)
    188c:	02 30       	cpi	r16, 0x02	; 2
    188e:	29 f5       	brne	.+74     	; 0x18da <Drive+0xc2>
	  {
		SetPoint1 = Speed/* << 2)*/-(((Speed)/10)*Angle);
    1890:	21 2f       	mov	r18, r17
    1892:	30 e0       	ldi	r19, 0x00	; 0
    1894:	81 2f       	mov	r24, r17
    1896:	6a e0       	ldi	r22, 0x0A	; 10
    1898:	0e 94 08 15 	call	0x2a10	; 0x2a10 <__udivmodqi4>
    189c:	e8 9e       	mul	r14, r24
    189e:	c0 01       	movw	r24, r0
    18a0:	11 24       	eor	r1, r1
    18a2:	a9 01       	movw	r20, r18
    18a4:	48 1b       	sub	r20, r24
    18a6:	59 0b       	sbc	r21, r25
    18a8:	50 93 ea 02 	sts	0x02EA, r21
    18ac:	40 93 e9 02 	sts	0x02E9, r20
		SetPoint2 = Speed/* << 2)*/-(((Speed)/10)*Angle);
    18b0:	50 93 72 02 	sts	0x0272, r21
    18b4:	40 93 71 02 	sts	0x0271, r20
		SetPoint3 = Speed/* << 2)*/-(((Speed)/10)*Angle);
    18b8:	50 93 8d 02 	sts	0x028D, r21
    18bc:	40 93 8c 02 	sts	0x028C, r20
		SetPoint4 = Speed;// << 2;
    18c0:	30 93 6a 02 	sts	0x026A, r19
    18c4:	20 93 69 02 	sts	0x0269, r18
		SetPoint5 = Speed;// << 2;
    18c8:	30 93 c1 02 	sts	0x02C1, r19
    18cc:	20 93 c0 02 	sts	0x02C0, r18
		SetPoint6 = Speed;// << 2;	
    18d0:	30 93 54 02 	sts	0x0254, r19
    18d4:	20 93 53 02 	sts	0x0253, r18
    18d8:	3f c0       	rjmp	.+126    	; 0x1958 <Drive+0x140>
    18da:	41 2f       	mov	r20, r17
    18dc:	50 e0       	ldi	r21, 0x00	; 0
		//*/DEBUG/*/ USART0_WriteString(" LEFT");
	  }
	// If right, slower right side
	else if(Direction_LR==RIGHT)
    18de:	01 30       	cpi	r16, 0x01	; 1
    18e0:	19 f5       	brne	.+70     	; 0x1928 <Drive+0x110>
	  {
		SetPoint1 = Speed;// << 2;
    18e2:	50 93 ea 02 	sts	0x02EA, r21
    18e6:	40 93 e9 02 	sts	0x02E9, r20
		SetPoint2 = Speed;// << 2;
    18ea:	50 93 72 02 	sts	0x0272, r21
    18ee:	40 93 71 02 	sts	0x0271, r20
		SetPoint3 = Speed;// << 2;
    18f2:	50 93 8d 02 	sts	0x028D, r21
    18f6:	40 93 8c 02 	sts	0x028C, r20
		SetPoint4 = Speed/* << 2)*/-(((Speed)/10)*Angle);
    18fa:	81 2f       	mov	r24, r17
    18fc:	6a e0       	ldi	r22, 0x0A	; 10
    18fe:	0e 94 08 15 	call	0x2a10	; 0x2a10 <__udivmodqi4>
    1902:	e8 9e       	mul	r14, r24
    1904:	c0 01       	movw	r24, r0
    1906:	11 24       	eor	r1, r1
    1908:	9a 01       	movw	r18, r20
    190a:	28 1b       	sub	r18, r24
    190c:	39 0b       	sbc	r19, r25
    190e:	30 93 6a 02 	sts	0x026A, r19
    1912:	20 93 69 02 	sts	0x0269, r18
		SetPoint5 = Speed/* << 2)*/-(((Speed)/10)*Angle);
    1916:	30 93 c1 02 	sts	0x02C1, r19
    191a:	20 93 c0 02 	sts	0x02C0, r18
		SetPoint6 = Speed/* << 2)*/-(((Speed)/10)*Angle);
    191e:	30 93 54 02 	sts	0x0254, r19
    1922:	20 93 53 02 	sts	0x0253, r18
    1926:	18 c0       	rjmp	.+48     	; 0x1958 <Drive+0x140>
		
	  }
	// else is straight, all speeds the same
	else
	  {
		SetPoint1 = Speed;// << 2;
    1928:	50 93 ea 02 	sts	0x02EA, r21
    192c:	40 93 e9 02 	sts	0x02E9, r20
		SetPoint2 = Speed;// << 2;
    1930:	50 93 72 02 	sts	0x0272, r21
    1934:	40 93 71 02 	sts	0x0271, r20
		SetPoint3 = Speed;// << 2;
    1938:	50 93 8d 02 	sts	0x028D, r21
    193c:	40 93 8c 02 	sts	0x028C, r20
		SetPoint4 = Speed;// << 2;
    1940:	50 93 6a 02 	sts	0x026A, r21
    1944:	40 93 69 02 	sts	0x0269, r20
		SetPoint5 = Speed;// << 2;
    1948:	50 93 c1 02 	sts	0x02C1, r21
    194c:	40 93 c0 02 	sts	0x02C0, r20
		SetPoint6 = Speed;// << 2;
    1950:	50 93 54 02 	sts	0x0254, r21
    1954:	40 93 53 02 	sts	0x0253, r20
		//*/DEBUG/*/ USART0_WriteString(" STRAIGHT");
	  }
	// If turn, the wheels in the middel slower and one side forward and other side backward
	if(Direction_FB==TURN)
    1958:	33 e0       	ldi	r19, 0x03	; 3
    195a:	f3 16       	cp	r15, r19
    195c:	c9 f5       	brne	.+114    	; 0x19d0 <Drive+0x1b8>
	  {
		SetPoint1 = Speed;// << 2;
    195e:	81 2f       	mov	r24, r17
    1960:	90 e0       	ldi	r25, 0x00	; 0
    1962:	90 93 ea 02 	sts	0x02EA, r25
    1966:	80 93 e9 02 	sts	0x02E9, r24
		SetPoint2 = Speed/4;// << 2)/4;
    196a:	16 95       	lsr	r17
    196c:	16 95       	lsr	r17
    196e:	21 2f       	mov	r18, r17
    1970:	30 e0       	ldi	r19, 0x00	; 0
    1972:	30 93 72 02 	sts	0x0272, r19
    1976:	20 93 71 02 	sts	0x0271, r18
		SetPoint3 = Speed;// << 2;
    197a:	90 93 8d 02 	sts	0x028D, r25
    197e:	80 93 8c 02 	sts	0x028C, r24
		SetPoint4 = Speed;// << 2;
    1982:	90 93 6a 02 	sts	0x026A, r25
    1986:	80 93 69 02 	sts	0x0269, r24
		SetPoint5 = Speed/4;// << 2)/4;
    198a:	30 93 c1 02 	sts	0x02C1, r19
    198e:	20 93 c0 02 	sts	0x02C0, r18
		SetPoint6 = Speed;// << 2;
    1992:	90 93 54 02 	sts	0x0254, r25
    1996:	80 93 53 02 	sts	0x0253, r24
		if(Direction_LR==LEFT)
    199a:	02 30       	cpi	r16, 0x02	; 2
    199c:	51 f4       	brne	.+20     	; 0x19b2 <Drive+0x19a>

			Shiftregister_1.FWD3 = true;
			Shiftregister_1.REV3 = false;
	
			Shiftregister_1.FWD4 = false;
			Shiftregister_1.REV4 = true;
    199e:	85 e9       	ldi	r24, 0x95	; 149
    19a0:	80 93 61 02 	sts	0x0261, r24

			Shiftregister_2.FWD5 = false;
    19a4:	80 91 cb 02 	lds	r24, 0x02CB
			Shiftregister_2.REV5 = true;
    19a8:	88 7f       	andi	r24, 0xF8	; 248

			Shiftregister_2.FWD6 = false;
			Shiftregister_2.REV6 = true;
    19aa:	8a 60       	ori	r24, 0x0A	; 10
    19ac:	80 93 cb 02 	sts	0x02CB, r24
    19b0:	0f c0       	rjmp	.+30     	; 0x19d0 <Drive+0x1b8>
    19b2:	90 91 cb 02 	lds	r25, 0x02CB
		  }
		else if(Direction_LR==RIGHT)
    19b6:	01 30       	cpi	r16, 0x01	; 1
    19b8:	31 f4       	brne	.+12     	; 0x19c6 <Drive+0x1ae>
	
			Shiftregister_1.FWD3 = false;
			Shiftregister_1.REV3 = true;

			Shiftregister_1.FWD4 = true;
			Shiftregister_1.REV4 = false;
    19ba:	8a e6       	ldi	r24, 0x6A	; 106
    19bc:	80 93 61 02 	sts	0x0261, r24

			Shiftregister_2.FWD5 = true;
			Shiftregister_2.REV5 = false;

			Shiftregister_2.FWD6 = true;
    19c0:	90 7f       	andi	r25, 0xF0	; 240
			Shiftregister_2.REV6 = false;
    19c2:	95 60       	ori	r25, 0x05	; 5
    19c4:	03 c0       	rjmp	.+6      	; 0x19cc <Drive+0x1b4>

			Shiftregister_1.FWD3 = false;
			Shiftregister_1.REV3 = false;

			Shiftregister_1.FWD4 = false;
			Shiftregister_1.REV4 = false;
    19c6:	10 92 61 02 	sts	0x0261, r1

			Shiftregister_2.FWD5 = false;
			Shiftregister_2.REV5 = false;

			Shiftregister_2.FWD6 = false;
			Shiftregister_2.REV6 = false;
    19ca:	90 7f       	andi	r25, 0xF0	; 240
    19cc:	90 93 cb 02 	sts	0x02CB, r25
		  }
	
	  }

	// Update the shiftregisters
	updateShiftRegisters();
    19d0:	0e 94 72 02 	call	0x4e4	; 0x4e4 <updateShiftRegisters>
  }
    19d4:	a1 96       	adiw	r28, 0x21	; 33
    19d6:	0f b6       	in	r0, 0x3f	; 63
    19d8:	f8 94       	cli
    19da:	de bf       	out	0x3e, r29	; 62
    19dc:	0f be       	out	0x3f, r0	; 63
    19de:	cd bf       	out	0x3d, r28	; 61
    19e0:	cf 91       	pop	r28
    19e2:	df 91       	pop	r29
    19e4:	1f 91       	pop	r17
    19e6:	0f 91       	pop	r16
    19e8:	ff 90       	pop	r15
    19ea:	ef 90       	pop	r14
    19ec:	08 95       	ret

000019ee <I2CTWI_initSlave>:
// I2CTWI_initSlave(WT_I2C_SLAVE_ADR| TWI_GENERAL_CALL_ENABLE);	 


void I2CTWI_initSlave(uint8_t address)
{
	cli();
    19ee:	f8 94       	cli
	TWAR = address;                  // Set own TWI slave address. Accept TWI General Calls.
    19f0:	80 93 ba 00 	sts	0x00BA, r24
	TWDR = 0xFF;                     // Default content = SDA released.
    19f4:	8f ef       	ldi	r24, 0xFF	; 255
    19f6:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = (1<<TWEN);
    19fa:	84 e0       	ldi	r24, 0x04	; 4
    19fc:	80 93 bc 00 	sts	0x00BC, r24
	sei();
    1a00:	78 94       	sei
	// Start the TWI transceiver to enable reception of the first command from the TWI Master.
	TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA);
    1a02:	85 ec       	ldi	r24, 0xC5	; 197
    1a04:	80 93 bc 00 	sts	0x00BC, r24
}
    1a08:	08 95       	ret

00001a0a <__vector_26>:

volatile uint8_t I2CTWI_readBusy = 0;
volatile uint8_t I2CTWI_writeBusy = 0;

ISR (TWI_vect)
{
    1a0a:	1f 92       	push	r1
    1a0c:	0f 92       	push	r0
    1a0e:	0f b6       	in	r0, 0x3f	; 63
    1a10:	0f 92       	push	r0
    1a12:	11 24       	eor	r1, r1
    1a14:	8f 93       	push	r24
    1a16:	9f 93       	push	r25
    1a18:	ef 93       	push	r30
    1a1a:	ff 93       	push	r31
	static uint8_t current_register = 0;
	static uint8_t TWI_state = I2CTWI_STATE_IDLE;
	switch (TWSR) {
    1a1c:	80 91 b9 00 	lds	r24, 0x00B9
    1a20:	80 39       	cpi	r24, 0x90	; 144
    1a22:	09 f4       	brne	.+2      	; 0x1a26 <__vector_26+0x1c>
    1a24:	5b c0       	rjmp	.+182    	; 0x1adc <__vector_26+0xd2>
    1a26:	81 39       	cpi	r24, 0x91	; 145
    1a28:	48 f4       	brcc	.+18     	; 0x1a3c <__vector_26+0x32>
    1a2a:	80 37       	cpi	r24, 0x70	; 112
    1a2c:	09 f4       	brne	.+2      	; 0x1a30 <__vector_26+0x26>
    1a2e:	52 c0       	rjmp	.+164    	; 0x1ad4 <__vector_26+0xca>
    1a30:	80 38       	cpi	r24, 0x80	; 128
    1a32:	a9 f1       	breq	.+106    	; 0x1a9e <__vector_26+0x94>
    1a34:	80 36       	cpi	r24, 0x60	; 96
    1a36:	09 f0       	breq	.+2      	; 0x1a3a <__vector_26+0x30>
    1a38:	60 c0       	rjmp	.+192    	; 0x1afa <__vector_26+0xf0>
    1a3a:	2c c0       	rjmp	.+88     	; 0x1a94 <__vector_26+0x8a>
    1a3c:	88 3a       	cpi	r24, 0xA8	; 168
    1a3e:	61 f0       	breq	.+24     	; 0x1a58 <__vector_26+0x4e>
    1a40:	89 3a       	cpi	r24, 0xA9	; 169
    1a42:	20 f4       	brcc	.+8      	; 0x1a4c <__vector_26+0x42>
    1a44:	80 3a       	cpi	r24, 0xA0	; 160
    1a46:	09 f0       	breq	.+2      	; 0x1a4a <__vector_26+0x40>
    1a48:	58 c0       	rjmp	.+176    	; 0x1afa <__vector_26+0xf0>
    1a4a:	4e c0       	rjmp	.+156    	; 0x1ae8 <__vector_26+0xde>
    1a4c:	88 3b       	cpi	r24, 0xB8	; 184
    1a4e:	51 f0       	breq	.+20     	; 0x1a64 <__vector_26+0x5a>
    1a50:	80 3c       	cpi	r24, 0xC0	; 192
    1a52:	09 f0       	breq	.+2      	; 0x1a56 <__vector_26+0x4c>
    1a54:	52 c0       	rjmp	.+164    	; 0x1afa <__vector_26+0xf0>
    1a56:	14 c0       	rjmp	.+40     	; 0x1a80 <__vector_26+0x76>
		case TWI_STX_ADR_ACK:   // Own SLA+R has been received; ACK has been returned
			TWI_state = I2CTWI_STATE_READ_REG;				
    1a58:	84 e0       	ldi	r24, 0x04	; 4
    1a5a:	80 93 27 02 	sts	0x0227, r24
			I2CTWI_readBusy = 1;		
    1a5e:	81 e0       	ldi	r24, 0x01	; 1
    1a60:	80 93 25 02 	sts	0x0225, r24
		case TWI_STX_DATA_ACK:  // Data byte in TWDR has been transmitted; ACK has been received
			if(TWI_state == I2CTWI_STATE_READ_REG)
    1a64:	80 91 27 02 	lds	r24, 0x0227
    1a68:	84 30       	cpi	r24, 0x04	; 4
    1a6a:	e1 f5       	brne	.+120    	; 0x1ae4 <__vector_26+0xda>
				TWDR = I2CTWI_readRegisters[current_register++];
    1a6c:	80 91 28 02 	lds	r24, 0x0228
    1a70:	e8 2f       	mov	r30, r24
    1a72:	f0 e0       	ldi	r31, 0x00	; 0
    1a74:	e5 5e       	subi	r30, 0xE5	; 229
    1a76:	fc 4f       	sbci	r31, 0xFC	; 252
    1a78:	90 81       	ld	r25, Z
    1a7a:	90 93 bb 00 	sts	0x00BB, r25
    1a7e:	26 c0       	rjmp	.+76     	; 0x1acc <__vector_26+0xc2>
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA); // Enable TWI Interupt and clear the flag to send byte
		break;
		case TWI_STX_DATA_NACK: // Data byte in TWDR has been transmitted; NACK has been received.
			TWI_state = I2CTWI_STATE_IDLE; // ... this is most likely the end of the transmission.
    1a80:	10 92 27 02 	sts	0x0227, r1
			current_register = 0;
    1a84:	10 92 28 02 	sts	0x0228, r1
			I2CTWI_readBusy = 0;	
    1a88:	10 92 25 02 	sts	0x0225, r1
			I2CTWI_dataWasRead = 1;
    1a8c:	81 e0       	ldi	r24, 0x01	; 1
    1a8e:	80 93 23 02 	sts	0x0223, r24
    1a92:	28 c0       	rjmp	.+80     	; 0x1ae4 <__vector_26+0xda>
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA);
		break;
		case TWI_SRX_ADR_ACK: // Own SLA+W has been received ACK has been returned
			I2CTWI_writeBusy = 1;
    1a94:	81 e0       	ldi	r24, 0x01	; 1
    1a96:	80 93 26 02 	sts	0x0226, r24
			TWI_state = I2CTWI_STATE_WRITE_REG;	
    1a9a:	82 e0       	ldi	r24, 0x02	; 2
    1a9c:	1c c0       	rjmp	.+56     	; 0x1ad6 <__vector_26+0xcc>
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA); // Reset the TWI Interupt to wait for a new event.	
		break;
		case TWI_SRX_ADR_DATA_ACK: // Previously addressed with own SLA+W; data has been received; ACK has been returned
			if(TWI_state == I2CTWI_STATE_WRITE_REG) {
    1a9e:	80 91 27 02 	lds	r24, 0x0227
    1aa2:	82 30       	cpi	r24, 0x02	; 2
    1aa4:	41 f4       	brne	.+16     	; 0x1ab6 <__vector_26+0xac>
				current_register = TWDR;
    1aa6:	80 91 bb 00 	lds	r24, 0x00BB
    1aaa:	80 93 28 02 	sts	0x0228, r24
				I2CTWI_dataReadFromReg = current_register;
    1aae:	80 93 24 02 	sts	0x0224, r24
				TWI_state = I2CTWI_STATE_WRITE_DATA;
    1ab2:	83 e0       	ldi	r24, 0x03	; 3
    1ab4:	10 c0       	rjmp	.+32     	; 0x1ad6 <__vector_26+0xcc>
			}
			else if(TWI_state == I2CTWI_STATE_WRITE_DATA)
    1ab6:	83 30       	cpi	r24, 0x03	; 3
    1ab8:	a9 f4       	brne	.+42     	; 0x1ae4 <__vector_26+0xda>
				I2CTWI_writeRegisters[current_register++] = TWDR;
    1aba:	80 91 28 02 	lds	r24, 0x0228
    1abe:	e8 2f       	mov	r30, r24
    1ac0:	f0 e0       	ldi	r31, 0x00	; 0
    1ac2:	90 91 bb 00 	lds	r25, 0x00BB
    1ac6:	e5 5f       	subi	r30, 0xF5	; 245
    1ac8:	fc 4f       	sbci	r31, 0xFC	; 252
    1aca:	90 83       	st	Z, r25
    1acc:	8f 5f       	subi	r24, 0xFF	; 255
    1ace:	80 93 28 02 	sts	0x0228, r24
    1ad2:	08 c0       	rjmp	.+16     	; 0x1ae4 <__vector_26+0xda>
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA); // Reset the TWI Interupt to wait for a new event, send ACK after next reception
		break;
		case TWI_SRX_GEN_ACK: // General call address has been received; ACK has been returned
			TWI_state = I2CTWI_STATE_GEN_CALL;
    1ad4:	81 e0       	ldi	r24, 0x01	; 1
    1ad6:	80 93 27 02 	sts	0x0227, r24
    1ada:	04 c0       	rjmp	.+8      	; 0x1ae4 <__vector_26+0xda>
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA);
		break;
		case TWI_SRX_GEN_DATA_ACK: // Previously addressed with general call; data has been received; ACK has been returned
			I2CTWI_genCallCMD = TWDR;
    1adc:	80 91 bb 00 	lds	r24, 0x00BB
    1ae0:	80 93 0a 03 	sts	0x030A, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA); // Send ACK after next reception
    1ae4:	85 ec       	ldi	r24, 0xC5	; 197
    1ae6:	0a c0       	rjmp	.+20     	; 0x1afc <__vector_26+0xf2>
	    break;
		case TWI_SRX_STOP_RESTART:  // A STOP condition or repeated START condition has been received while still addressed as Slave
			TWI_state = I2CTWI_STATE_REP_START;
    1ae8:	85 e0       	ldi	r24, 0x05	; 5
    1aea:	80 93 27 02 	sts	0x0227, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA);
    1aee:	85 ec       	ldi	r24, 0xC5	; 197
    1af0:	80 93 bc 00 	sts	0x00BC, r24
			I2CTWI_writeBusy = 0;
    1af4:	10 92 26 02 	sts	0x0226, r1
    1af8:	03 c0       	rjmp	.+6      	; 0x1b00 <__vector_26+0xf6>
		break;
		default: // Any error, no state etc. 
			TWCR = (1<<TWEN)|(1<<TWINT); 
    1afa:	84 e8       	ldi	r24, 0x84	; 132
    1afc:	80 93 bc 00 	sts	0x00BC, r24
		break;
	}
}
    1b00:	ff 91       	pop	r31
    1b02:	ef 91       	pop	r30
    1b04:	9f 91       	pop	r25
    1b06:	8f 91       	pop	r24
    1b08:	0f 90       	pop	r0
    1b0a:	0f be       	out	0x3f, r0	; 63
    1b0c:	0f 90       	pop	r0
    1b0e:	1f 90       	pop	r1
    1b10:	18 95       	reti

00001b12 <USART0_Init>:
//	Init 																			//
//																					//
//////////////////////////////////////////////////////////////////////////////////////
// Usart0 init
void USART0_Init(unsigned long BAUD0)
  {
    1b12:	9b 01       	movw	r18, r22
    1b14:	ac 01       	movw	r20, r24
	unsigned long UBRR0SET	=	((F_CPU / (16 * BAUD0)) - 1);
    1b16:	94 e0       	ldi	r25, 0x04	; 4
    1b18:	22 0f       	add	r18, r18
    1b1a:	33 1f       	adc	r19, r19
    1b1c:	44 1f       	adc	r20, r20
    1b1e:	55 1f       	adc	r21, r21
    1b20:	9a 95       	dec	r25
    1b22:	d1 f7       	brne	.-12     	; 0x1b18 <USART0_Init+0x6>
    1b24:	60 e0       	ldi	r22, 0x00	; 0
    1b26:	7d e2       	ldi	r23, 0x2D	; 45
    1b28:	81 e3       	ldi	r24, 0x31	; 49
    1b2a:	91 e0       	ldi	r25, 0x01	; 1
    1b2c:	0e 94 3b 15 	call	0x2a76	; 0x2a76 <__udivmodsi4>
    1b30:	21 50       	subi	r18, 0x01	; 1
    1b32:	30 40       	sbci	r19, 0x00	; 0
    1b34:	40 40       	sbci	r20, 0x00	; 0
    1b36:	50 40       	sbci	r21, 0x00	; 0
    UCSR0A = 0;
    1b38:	10 92 c0 00 	sts	0x00C0, r1
	//Set baud rate 
 	UBRR0H = (UBRR0SET >> 8);
    1b3c:	bb 27       	eor	r27, r27
    1b3e:	a5 2f       	mov	r26, r21
    1b40:	94 2f       	mov	r25, r20
    1b42:	83 2f       	mov	r24, r19
    1b44:	80 93 c5 00 	sts	0x00C5, r24
   	UBRR0L = UBRR0SET & 0XFF;			    
    1b48:	20 93 c4 00 	sts	0x00C4, r18
	//Enable receiver and transmitter 
	UCSR0B = (1<<RXEN0)|(1<<TXEN0)|(1<<RXCIE0);
    1b4c:	88 e9       	ldi	r24, 0x98	; 152
    1b4e:	80 93 c1 00 	sts	0x00C1, r24
	//Set frame format: 8data, 1stop bit
	UCSR0C = (0<<USBS0)|(3<<UCSZ00);
    1b52:	86 e0       	ldi	r24, 0x06	; 6
    1b54:	80 93 c2 00 	sts	0x00C2, r24
  }
    1b58:	08 95       	ret

00001b5a <USART1_Init>:

// Usart1 initalisatie
void USART1_Init(unsigned long BAUD1)
  {
    1b5a:	9b 01       	movw	r18, r22
    1b5c:	ac 01       	movw	r20, r24
	unsigned long UBRR1SET	=	((F_CPU / (16 * BAUD1)) - 1);
    1b5e:	74 e0       	ldi	r23, 0x04	; 4
    1b60:	22 0f       	add	r18, r18
    1b62:	33 1f       	adc	r19, r19
    1b64:	44 1f       	adc	r20, r20
    1b66:	55 1f       	adc	r21, r21
    1b68:	7a 95       	dec	r23
    1b6a:	d1 f7       	brne	.-12     	; 0x1b60 <USART1_Init+0x6>
    1b6c:	60 e0       	ldi	r22, 0x00	; 0
    1b6e:	7d e2       	ldi	r23, 0x2D	; 45
    1b70:	81 e3       	ldi	r24, 0x31	; 49
    1b72:	91 e0       	ldi	r25, 0x01	; 1
    1b74:	0e 94 3b 15 	call	0x2a76	; 0x2a76 <__udivmodsi4>
    1b78:	21 50       	subi	r18, 0x01	; 1
    1b7a:	30 40       	sbci	r19, 0x00	; 0
    1b7c:	40 40       	sbci	r20, 0x00	; 0
    1b7e:	50 40       	sbci	r21, 0x00	; 0
    UCSR1A = 0;
    1b80:	10 92 c8 00 	sts	0x00C8, r1
	//Set baud rate 
 	UBRR1H = (UBRR1SET >> 8);
    1b84:	bb 27       	eor	r27, r27
    1b86:	a5 2f       	mov	r26, r21
    1b88:	94 2f       	mov	r25, r20
    1b8a:	83 2f       	mov	r24, r19
    1b8c:	80 93 cd 00 	sts	0x00CD, r24
   	UBRR1L = UBRR1SET & 0XFF;			    
    1b90:	20 93 cc 00 	sts	0x00CC, r18
	//Enable receiver and transmitter 
	UCSR1B = (1<<RXEN1)|(1<<TXEN1)|(1<<RXCIE1);
    1b94:	88 e9       	ldi	r24, 0x98	; 152
    1b96:	80 93 c9 00 	sts	0x00C9, r24
	//Set frame format: 8data, 1stop bit
	UCSR1C = (0<<USBS1)|(3<<UCSZ10);
    1b9a:	86 e0       	ldi	r24, 0x06	; 6
    1b9c:	80 93 ca 00 	sts	0x00CA, r24
  }
    1ba0:	08 95       	ret

00001ba2 <USART0_Read>:


// Uart0 Leesfunctie
unsigned char USART0_Read ( void ) 
  {
  	while ( !(UCSR0A &  (_BV(RXC0))) ); 	// Wacht tot de data binnen is
    1ba2:	80 91 c0 00 	lds	r24, 0x00C0
    1ba6:	87 ff       	sbrs	r24, 7
    1ba8:	fc cf       	rjmp	.-8      	; 0x1ba2 <USART0_Read>
 	return UDR0;							// Geeft de waarde die in UDR staat terug
    1baa:	80 91 c6 00 	lds	r24, 0x00C6
  } 
    1bae:	08 95       	ret

00001bb0 <USART0_Write>:

// Uart0 zendfunctie
void USART0_Write( unsigned char data ) 
  { 
    1bb0:	98 2f       	mov	r25, r24
   	while (!(UCSR0A & (1 << UDRE0)));  	// Wacht tot de zendbuffer leeg is
    1bb2:	80 91 c0 00 	lds	r24, 0x00C0
    1bb6:	85 ff       	sbrs	r24, 5
    1bb8:	fc cf       	rjmp	.-8      	; 0x1bb2 <USART0_Write+0x2>
	UDR0 = data;   						// Zet data in UDR
    1bba:	90 93 c6 00 	sts	0x00C6, r25
  } 
    1bbe:	08 95       	ret

00001bc0 <USART0_WriteString>:

// Uart0 zendstring functie
void USART0_WriteString(char *S)   
  {
    1bc0:	fc 01       	movw	r30, r24
    1bc2:	07 c0       	rjmp	.+14     	; 0x1bd2 <USART0_WriteString+0x12>
   	while (*S)	// Pointer loopt array langs
   	  {
    	while (!(UCSR0A & (1 << UDRE0)));	// Wacht tot de zendbuffer leeg is
    1bc4:	80 91 c0 00 	lds	r24, 0x00C0
    1bc8:	85 ff       	sbrs	r24, 5
    1bca:	fc cf       	rjmp	.-8      	; 0x1bc4 <USART0_WriteString+0x4>
  		UDR0 = *S++;						// Zet data (karakter) in UDR
    1bcc:	90 93 c6 00 	sts	0x00C6, r25
    1bd0:	31 96       	adiw	r30, 0x01	; 1
  } 

// Uart0 zendstring functie
void USART0_WriteString(char *S)   
  {
   	while (*S)	// Pointer loopt array langs
    1bd2:	90 81       	ld	r25, Z
    1bd4:	99 23       	and	r25, r25
    1bd6:	b1 f7       	brne	.-20     	; 0x1bc4 <USART0_WriteString+0x4>
   	  {
    	while (!(UCSR0A & (1 << UDRE0)));	// Wacht tot de zendbuffer leeg is
  		UDR0 = *S++;						// Zet data (karakter) in UDR
   	  }
  } 
    1bd8:	08 95       	ret

00001bda <USART1_Read>:
//																					//
//////////////////////////////////////////////////////////////////////////////////////
// Uart1 Leesfunctie
unsigned char USART1_Read ( void ) 
  {
  	while ( !(UCSR1A &  (_BV(RXC1))) ); 	// Wacht tot de data binnen is
    1bda:	80 91 c8 00 	lds	r24, 0x00C8
    1bde:	87 ff       	sbrs	r24, 7
    1be0:	fc cf       	rjmp	.-8      	; 0x1bda <USART1_Read>
 	return UDR1;							// Geeft de waarde die in UDR staat terug
    1be2:	80 91 ce 00 	lds	r24, 0x00CE
  } 
    1be6:	08 95       	ret

00001be8 <USART1_Write>:

// Uart1 zendfunctie
void USART1_Write( unsigned char data ) 
  { 
    1be8:	98 2f       	mov	r25, r24
   	while (!(UCSR1A & (1 << UDRE1)));  	// Wacht tot de zendbuffer leeg is
    1bea:	80 91 c8 00 	lds	r24, 0x00C8
    1bee:	85 ff       	sbrs	r24, 5
    1bf0:	fc cf       	rjmp	.-8      	; 0x1bea <USART1_Write+0x2>
	UDR1 = data;   						// Zet data in UDR
    1bf2:	90 93 ce 00 	sts	0x00CE, r25
	while (!(UCSR1A & (1 << UDRE1)));  	// Wacht tot de zendbuffer leeg is
    1bf6:	80 91 c8 00 	lds	r24, 0x00C8
    1bfa:	85 ff       	sbrs	r24, 5
    1bfc:	fc cf       	rjmp	.-8      	; 0x1bf6 <USART1_Write+0xe>
  } 
    1bfe:	08 95       	ret

00001c00 <USART1_WriteString>:

// Uart1 zendstring functie
void USART1_WriteString(char *S)   
  {
    1c00:	fc 01       	movw	r30, r24
    1c02:	0b c0       	rjmp	.+22     	; 0x1c1a <USART1_WriteString+0x1a>
   	while (*S)	// Pointer loopt array langs
   	  {
    	while (!(UCSR1A & (1 << UDRE1)));	// Wacht tot de zendbuffer leeg is
    1c04:	80 91 c8 00 	lds	r24, 0x00C8
    1c08:	85 ff       	sbrs	r24, 5
    1c0a:	fc cf       	rjmp	.-8      	; 0x1c04 <USART1_WriteString+0x4>
  		UDR1 = *S++;						// Zet data (karakter) in UDR
    1c0c:	90 93 ce 00 	sts	0x00CE, r25
		while (!(UCSR1A & (1 << UDRE1)));  	// Wacht tot de zendbuffer leeg is
    1c10:	80 91 c8 00 	lds	r24, 0x00C8
    1c14:	85 ff       	sbrs	r24, 5
    1c16:	fc cf       	rjmp	.-8      	; 0x1c10 <USART1_WriteString+0x10>
void USART1_WriteString(char *S)   
  {
   	while (*S)	// Pointer loopt array langs
   	  {
    	while (!(UCSR1A & (1 << UDRE1)));	// Wacht tot de zendbuffer leeg is
  		UDR1 = *S++;						// Zet data (karakter) in UDR
    1c18:	31 96       	adiw	r30, 0x01	; 1
  } 

// Uart1 zendstring functie
void USART1_WriteString(char *S)   
  {
   	while (*S)	// Pointer loopt array langs
    1c1a:	90 81       	ld	r25, Z
    1c1c:	99 23       	and	r25, r25
    1c1e:	91 f7       	brne	.-28     	; 0x1c04 <USART1_WriteString+0x4>
   	  {
    	while (!(UCSR1A & (1 << UDRE1)));	// Wacht tot de zendbuffer leeg is
  		UDR1 = *S++;						// Zet data (karakter) in UDR
		while (!(UCSR1A & (1 << UDRE1)));  	// Wacht tot de zendbuffer leeg is
   	  }
  } 
    1c20:	08 95       	ret

00001c22 <__vector_20>:
//																					//
//////////////////////////////////////////////////////////////////////////////////////

// Usart1 Recieve Interrupt Service Routine
ISR(USART0_RX_vect)
  {
    1c22:	1f 92       	push	r1
    1c24:	0f 92       	push	r0
    1c26:	0f b6       	in	r0, 0x3f	; 63
    1c28:	0f 92       	push	r0
    1c2a:	11 24       	eor	r1, r1

	//Code for handle data from uart0 

  }
    1c2c:	0f 90       	pop	r0
    1c2e:	0f be       	out	0x3f, r0	; 63
    1c30:	0f 90       	pop	r0
    1c32:	1f 90       	pop	r1
    1c34:	18 95       	reti

00001c36 <RF_ReceivedDataHandler_DUMMY>:
//																					//
//////////////////////////////////////////////////////////////////////////////////////
//RF_ReceivedDataHandler
//void RF_ReceivedDataHandler (unsigned char ControlByte, char *InformationBytes)

void RF_ReceivedDataHandler_DUMMY(unsigned char ControlByte, char *InformationBytes){}
    1c36:	08 95       	ret

00001c38 <RF_SetReceivedDataHandler>:
static void (*RF_ReceivedDataHandler)(unsigned char, char[32]) = RF_ReceivedDataHandler_DUMMY;
void RF_SetReceivedDataHandler(void (*requestedRFDataHandler)(unsigned char, char[32]))
{
	RF_ReceivedDataHandler = requestedRFDataHandler;
    1c38:	90 93 16 01 	sts	0x0116, r25
    1c3c:	80 93 15 01 	sts	0x0115, r24
}
    1c40:	08 95       	ret

00001c42 <RF_Protocol_Decoder>:


// This Function handles the recieved data
void RF_Protocol_Decoder(unsigned char ReceivedByte)
{
    1c42:	28 2f       	mov	r18, r24
	static char RecievedInformationBytes[32];
	// This variable keep the current number of information byte
	static unsigned char InformationByteCounter = 0;

	// If last received byte was more than 200ms ago, then TIMEOUT
	if(getStopwatch1() > 200)
    1c44:	80 91 f7 02 	lds	r24, 0x02F7
    1c48:	90 91 f8 02 	lds	r25, 0x02F8
    1c4c:	89 3c       	cpi	r24, 0xC9	; 201
    1c4e:	91 05       	cpc	r25, r1
    1c50:	e0 f0       	brcs	.+56     	; 0x1c8a <RF_Protocol_Decoder+0x48>
	  {
		// Clear all data			
		State = 0;
    1c52:	10 92 4e 02 	sts	0x024E, r1
		ReceivedBytes = 0;
    1c56:	10 92 4d 02 	sts	0x024D, r1
		BytesToReceive = 0;
    1c5a:	10 92 4c 02 	sts	0x024C, r1
		InformationSize = 0;
    1c5e:	10 92 4b 02 	sts	0x024B, r1
		RecievedControlByte = 0;
    1c62:	10 92 4a 02 	sts	0x024A, r1
		memset(RecievedInformationBytes, 0 ,32);
    1c66:	80 e2       	ldi	r24, 0x20	; 32
    1c68:	ea e2       	ldi	r30, 0x2A	; 42
    1c6a:	f2 e0       	ldi	r31, 0x02	; 2
    1c6c:	df 01       	movw	r26, r30
    1c6e:	1d 92       	st	X+, r1
    1c70:	8a 95       	dec	r24
    1c72:	e9 f7       	brne	.-6      	; 0x1c6e <RF_Protocol_Decoder+0x2c>
		InformationByteCounter = 0;
    1c74:	10 92 29 02 	sts	0x0229, r1
		// Stop stopwatch
		stopStopwatch1();
    1c78:	80 91 f6 02 	lds	r24, 0x02F6
    1c7c:	8e 7f       	andi	r24, 0xFE	; 254
    1c7e:	80 93 f6 02 	sts	0x02F6, r24
		// Reset stopwatch
		setStopwatch1(0);
    1c82:	10 92 f8 02 	sts	0x02F8, r1
    1c86:	10 92 f7 02 	sts	0x02F7, r1
	  }


	switch(State)		
    1c8a:	80 91 4e 02 	lds	r24, 0x024E
    1c8e:	82 30       	cpi	r24, 0x02	; 2
    1c90:	71 f1       	breq	.+92     	; 0x1cee <RF_Protocol_Decoder+0xac>
    1c92:	83 30       	cpi	r24, 0x03	; 3
    1c94:	30 f4       	brcc	.+12     	; 0x1ca2 <RF_Protocol_Decoder+0x60>
    1c96:	88 23       	and	r24, r24
    1c98:	61 f0       	breq	.+24     	; 0x1cb2 <RF_Protocol_Decoder+0x70>
    1c9a:	81 30       	cpi	r24, 0x01	; 1
    1c9c:	09 f0       	breq	.+2      	; 0x1ca0 <RF_Protocol_Decoder+0x5e>
    1c9e:	87 c0       	rjmp	.+270    	; 0x1dae <RF_Protocol_Decoder+0x16c>
    1ca0:	1a c0       	rjmp	.+52     	; 0x1cd6 <RF_Protocol_Decoder+0x94>
    1ca2:	84 30       	cpi	r24, 0x04	; 4
    1ca4:	c9 f1       	breq	.+114    	; 0x1d18 <RF_Protocol_Decoder+0xd6>
    1ca6:	84 30       	cpi	r24, 0x04	; 4
    1ca8:	70 f1       	brcs	.+92     	; 0x1d06 <RF_Protocol_Decoder+0xc4>
    1caa:	85 30       	cpi	r24, 0x05	; 5
    1cac:	09 f0       	breq	.+2      	; 0x1cb0 <RF_Protocol_Decoder+0x6e>
    1cae:	7f c0       	rjmp	.+254    	; 0x1dae <RF_Protocol_Decoder+0x16c>
    1cb0:	4e c0       	rjmp	.+156    	; 0x1d4e <RF_Protocol_Decoder+0x10c>
  	  {
  		// State 0 : IDLE
		case 0 :  {
					// If the StartByte received
	  	  			if (ReceivedByte == Protocol_StartByte ) 
    1cb2:	21 30       	cpi	r18, 0x01	; 1
    1cb4:	69 f4       	brne	.+26     	; 0x1cd0 <RF_Protocol_Decoder+0x8e>
				  	  {
				  		// Go to next state
				  		State++;
    1cb6:	20 93 4e 02 	sts	0x024E, r18
						// Received = 0 + 1
						ReceivedBytes++;
    1cba:	80 91 4d 02 	lds	r24, 0x024D
    1cbe:	8f 5f       	subi	r24, 0xFF	; 255
    1cc0:	80 93 4d 02 	sts	0x024D, r24
						// Stat TimeOut stopwatch
						startStopwatch1();
    1cc4:	80 91 f6 02 	lds	r24, 0x02F6
    1cc8:	81 60       	ori	r24, 0x01	; 1
    1cca:	80 93 f6 02 	sts	0x02F6, r24
    1cce:	08 95       	ret
					  }
					else
					  {
						State = 0;
    1cd0:	10 92 4e 02 	sts	0x024E, r1
    1cd4:	08 95       	ret
					break; // Go to end of case
				  }	
		// State 1 : Check Adress
		case 1 :  {
					// If the ReceivedByte is My_Adress
					if (ReceivedByte == My_Adress)
    1cd6:	2f 3f       	cpi	r18, 0xFF	; 255
    1cd8:	39 f4       	brne	.+14     	; 0x1ce8 <RF_Protocol_Decoder+0xa6>
					  {
				  		// Received + 1
						ReceivedBytes++;
    1cda:	80 91 4d 02 	lds	r24, 0x024D
    1cde:	8f 5f       	subi	r24, 0xFF	; 255
    1ce0:	80 93 4d 02 	sts	0x024D, r24
						// Go to the next state
				  		State++;
    1ce4:	82 e0       	ldi	r24, 0x02	; 2
    1ce6:	2c c0       	rjmp	.+88     	; 0x1d40 <RF_Protocol_Decoder+0xfe>
					  }
					else
					  {
				  		// Otherwise go to the first statement 
						State = 0;
    1ce8:	10 92 4e 02 	sts	0x024E, r1
    1cec:	2b c0       	rjmp	.+86     	; 0x1d44 <RF_Protocol_Decoder+0x102>
					break; // Go to end of case
				  }					
		// State 2: Check message size and calculate Information size
		case 2 :  {
					// The RecievedByte in this state contains the size of the message
					BytesToReceive = ReceivedByte;
    1cee:	20 93 4c 02 	sts	0x024C, r18
					// Calcule the size of information bytes : That is BytesToReceive minus startbyte, adressbyte, lenghtbyte, controlbyte and stopbyte = 5
					InformationSize = (BytesToReceive - 5);
    1cf2:	25 50       	subi	r18, 0x05	; 5
    1cf4:	20 93 4b 02 	sts	0x024B, r18
					// Received + 1
					ReceivedBytes++;
    1cf8:	80 91 4d 02 	lds	r24, 0x024D
    1cfc:	8f 5f       	subi	r24, 0xFF	; 255
    1cfe:	80 93 4d 02 	sts	0x024D, r24
					// Go to the next state
					State++;
    1d02:	83 e0       	ldi	r24, 0x03	; 3
    1d04:	1d c0       	rjmp	.+58     	; 0x1d40 <RF_Protocol_Decoder+0xfe>
				  }					
	
		// State 3: Check control byte
		case 3 :  {
					// Put the ReceivedByte in RecievedControlByte
					RecievedControlByte = ReceivedByte;
    1d06:	20 93 4a 02 	sts	0x024A, r18
					// Received + 1
					ReceivedBytes++;
    1d0a:	80 91 4d 02 	lds	r24, 0x024D
    1d0e:	8f 5f       	subi	r24, 0xFF	; 255
    1d10:	80 93 4d 02 	sts	0x024D, r24
					// Go to the next state
					State++;
    1d14:	84 e0       	ldi	r24, 0x04	; 4
    1d16:	14 c0       	rjmp	.+40     	; 0x1d40 <RF_Protocol_Decoder+0xfe>
				  }					

		// State 4: 
		case 4 :  {
					// Fill information array with received byte(s)
					RecievedInformationBytes[InformationByteCounter] = ReceivedByte;
    1d18:	90 91 29 02 	lds	r25, 0x0229
    1d1c:	e9 2f       	mov	r30, r25
    1d1e:	f0 e0       	ldi	r31, 0x00	; 0
    1d20:	e6 5d       	subi	r30, 0xD6	; 214
    1d22:	fd 4f       	sbci	r31, 0xFD	; 253
    1d24:	20 83       	st	Z, r18
					// InformationByteCounter + 1
					InformationByteCounter++;
    1d26:	9f 5f       	subi	r25, 0xFF	; 255
    1d28:	90 93 29 02 	sts	0x0229, r25
					// Received + 1
					ReceivedBytes++;					
    1d2c:	80 91 4d 02 	lds	r24, 0x024D
    1d30:	8f 5f       	subi	r24, 0xFF	; 255
    1d32:	80 93 4d 02 	sts	0x024D, r24
				
					// If this byte was te last information byte
					if(InformationByteCounter == InformationSize)
    1d36:	80 91 4b 02 	lds	r24, 0x024B
    1d3a:	98 17       	cp	r25, r24
    1d3c:	19 f4       	brne	.+6      	; 0x1d44 <RF_Protocol_Decoder+0x102>
					  {
				  		// Go to the next state
				  		State++;
    1d3e:	85 e0       	ldi	r24, 0x05	; 5
    1d40:	80 93 4e 02 	sts	0x024E, r24
					  }
					
					// Reset stopwatch
					setStopwatch1(0);
    1d44:	10 92 f8 02 	sts	0x02F8, r1
    1d48:	10 92 f7 02 	sts	0x02F7, r1
    1d4c:	08 95       	ret
				  }
				  
		// State 5: 
		case 5 :  {
					// Received + 1
					ReceivedBytes++;
    1d4e:	90 91 4d 02 	lds	r25, 0x024D
    1d52:	9f 5f       	subi	r25, 0xFF	; 255
    1d54:	90 93 4d 02 	sts	0x024D, r25
					// If the stop byte is received and the number of receiverd bytes = expexed bytes, then the hole packet is reveived
					if((ReceivedByte==Protocol_StopByte) & (ReceivedBytes==BytesToReceive))
    1d58:	24 30       	cpi	r18, 0x04	; 4
    1d5a:	69 f4       	brne	.+26     	; 0x1d76 <RF_Protocol_Decoder+0x134>
    1d5c:	80 91 4c 02 	lds	r24, 0x024C
    1d60:	98 17       	cp	r25, r24
    1d62:	49 f4       	brne	.+18     	; 0x1d76 <RF_Protocol_Decoder+0x134>
					  {
						// Process received data
						RF_ReceivedDataHandler(RecievedControlByte,RecievedInformationBytes);
    1d64:	e0 91 15 01 	lds	r30, 0x0115
    1d68:	f0 91 16 01 	lds	r31, 0x0116
    1d6c:	80 91 4a 02 	lds	r24, 0x024A
    1d70:	6a e2       	ldi	r22, 0x2A	; 42
    1d72:	72 e0       	ldi	r23, 0x02	; 2
    1d74:	09 95       	icall

					  }

					// Clear all data			
					State = 0;
    1d76:	10 92 4e 02 	sts	0x024E, r1
					ReceivedBytes = 0;
    1d7a:	10 92 4d 02 	sts	0x024D, r1
					BytesToReceive = 0;
    1d7e:	10 92 4c 02 	sts	0x024C, r1
					InformationSize = 0;
    1d82:	10 92 4b 02 	sts	0x024B, r1
					RecievedControlByte = 0;
    1d86:	10 92 4a 02 	sts	0x024A, r1
					memset(RecievedInformationBytes, 0 ,32);
    1d8a:	80 e2       	ldi	r24, 0x20	; 32
    1d8c:	ea e2       	ldi	r30, 0x2A	; 42
    1d8e:	f2 e0       	ldi	r31, 0x02	; 2
    1d90:	df 01       	movw	r26, r30
    1d92:	1d 92       	st	X+, r1
    1d94:	8a 95       	dec	r24
    1d96:	e9 f7       	brne	.-6      	; 0x1d92 <RF_Protocol_Decoder+0x150>
					InformationByteCounter = 0;
    1d98:	10 92 29 02 	sts	0x0229, r1

					// Stop stopwatch
					stopStopwatch1();
    1d9c:	80 91 f6 02 	lds	r24, 0x02F6
    1da0:	8e 7f       	andi	r24, 0xFE	; 254
    1da2:	80 93 f6 02 	sts	0x02F6, r24
					// Reset stopwatch
					setStopwatch1(0);
    1da6:	10 92 f8 02 	sts	0x02F8, r1
    1daa:	10 92 f7 02 	sts	0x02F7, r1
    1dae:	08 95       	ret

00001db0 <__vector_28>:


// UART1 is used for the communication between the APC220 and the main controller
// Usart1 Recieve Interrupt Service Routine
ISR(USART1_RX_vect)
  {
    1db0:	1f 92       	push	r1
    1db2:	0f 92       	push	r0
    1db4:	0f b6       	in	r0, 0x3f	; 63
    1db6:	0f 92       	push	r0
    1db8:	11 24       	eor	r1, r1
    1dba:	2f 93       	push	r18
    1dbc:	3f 93       	push	r19
    1dbe:	4f 93       	push	r20
    1dc0:	5f 93       	push	r21
    1dc2:	6f 93       	push	r22
    1dc4:	7f 93       	push	r23
    1dc6:	8f 93       	push	r24
    1dc8:	9f 93       	push	r25
    1dca:	af 93       	push	r26
    1dcc:	bf 93       	push	r27
    1dce:	ef 93       	push	r30
    1dd0:	ff 93       	push	r31
  } 

// Uart0 zendfunctie
void USART0_Write( unsigned char data ) 
  { 
   	while (!(UCSR0A & (1 << UDRE0)));  	// Wacht tot de zendbuffer leeg is
    1dd2:	80 91 c0 00 	lds	r24, 0x00C0
    1dd6:	85 ff       	sbrs	r24, 5
    1dd8:	fc cf       	rjmp	.-8      	; 0x1dd2 <__vector_28+0x22>
	UDR0 = data;   						// Zet data in UDR
    1dda:	81 e6       	ldi	r24, 0x61	; 97
    1ddc:	80 93 c6 00 	sts	0x00C6, r24
// UART1 is used for the communication between the APC220 and the main controller
// Usart1 Recieve Interrupt Service Routine
ISR(USART1_RX_vect)
  {
  		USART0_Write(97);
  	RF_Protocol_Decoder(UDR1);
    1de0:	80 91 ce 00 	lds	r24, 0x00CE
    1de4:	0e 94 21 0e 	call	0x1c42	; 0x1c42 <RF_Protocol_Decoder>
  } 
    1de8:	ff 91       	pop	r31
    1dea:	ef 91       	pop	r30
    1dec:	bf 91       	pop	r27
    1dee:	af 91       	pop	r26
    1df0:	9f 91       	pop	r25
    1df2:	8f 91       	pop	r24
    1df4:	7f 91       	pop	r23
    1df6:	6f 91       	pop	r22
    1df8:	5f 91       	pop	r21
    1dfa:	4f 91       	pop	r20
    1dfc:	3f 91       	pop	r19
    1dfe:	2f 91       	pop	r18
    1e00:	0f 90       	pop	r0
    1e02:	0f be       	out	0x3f, r0	; 63
    1e04:	0f 90       	pop	r0
    1e06:	1f 90       	pop	r1
    1e08:	18 95       	reti

00001e0a <USART0_WriteINT>:
  		UDR0 = *S++;						// Zet data (karakter) in UDR
   	  }
  } 

void USART0_WriteINT(int temp)
  {
    1e0a:	0f 93       	push	r16
    1e0c:	1f 93       	push	r17
    1e0e:	df 93       	push	r29
    1e10:	cf 93       	push	r28
    1e12:	cd b7       	in	r28, 0x3d	; 61
    1e14:	de b7       	in	r29, 0x3e	; 62
    1e16:	60 97       	sbiw	r28, 0x10	; 16
    1e18:	0f b6       	in	r0, 0x3f	; 63
    1e1a:	f8 94       	cli
    1e1c:	de bf       	out	0x3e, r29	; 62
    1e1e:	0f be       	out	0x3f, r0	; 63
    1e20:	cd bf       	out	0x3d, r28	; 61
	char str[16]; 
	itoa(temp, str, 10);
    1e22:	8e 01       	movw	r16, r28
    1e24:	0f 5f       	subi	r16, 0xFF	; 255
    1e26:	1f 4f       	sbci	r17, 0xFF	; 255
    1e28:	b8 01       	movw	r22, r16
    1e2a:	4a e0       	ldi	r20, 0x0A	; 10
    1e2c:	50 e0       	ldi	r21, 0x00	; 0
    1e2e:	0e 94 af 15 	call	0x2b5e	; 0x2b5e <itoa>
	USART0_WriteString(str);
    1e32:	c8 01       	movw	r24, r16
    1e34:	0e 94 e0 0d 	call	0x1bc0	; 0x1bc0 <USART0_WriteString>
  }
    1e38:	60 96       	adiw	r28, 0x10	; 16
    1e3a:	0f b6       	in	r0, 0x3f	; 63
    1e3c:	f8 94       	cli
    1e3e:	de bf       	out	0x3e, r29	; 62
    1e40:	0f be       	out	0x3f, r0	; 63
    1e42:	cd bf       	out	0x3d, r28	; 61
    1e44:	cf 91       	pop	r28
    1e46:	df 91       	pop	r29
    1e48:	1f 91       	pop	r17
    1e4a:	0f 91       	pop	r16
    1e4c:	08 95       	ret

00001e4e <__fixunssfsi>:
    1e4e:	ef 92       	push	r14
    1e50:	ff 92       	push	r15
    1e52:	0f 93       	push	r16
    1e54:	1f 93       	push	r17
    1e56:	7b 01       	movw	r14, r22
    1e58:	8c 01       	movw	r16, r24
    1e5a:	20 e0       	ldi	r18, 0x00	; 0
    1e5c:	30 e0       	ldi	r19, 0x00	; 0
    1e5e:	40 e0       	ldi	r20, 0x00	; 0
    1e60:	5f e4       	ldi	r21, 0x4F	; 79
    1e62:	0e 94 f7 11 	call	0x23ee	; 0x23ee <__gesf2>
    1e66:	88 23       	and	r24, r24
    1e68:	8c f0       	brlt	.+34     	; 0x1e8c <__fixunssfsi+0x3e>
    1e6a:	c8 01       	movw	r24, r16
    1e6c:	b7 01       	movw	r22, r14
    1e6e:	20 e0       	ldi	r18, 0x00	; 0
    1e70:	30 e0       	ldi	r19, 0x00	; 0
    1e72:	40 e0       	ldi	r20, 0x00	; 0
    1e74:	5f e4       	ldi	r21, 0x4F	; 79
    1e76:	0e 94 9f 10 	call	0x213e	; 0x213e <__subsf3>
    1e7a:	0e 94 27 12 	call	0x244e	; 0x244e <__fixsfsi>
    1e7e:	9b 01       	movw	r18, r22
    1e80:	ac 01       	movw	r20, r24
    1e82:	20 50       	subi	r18, 0x00	; 0
    1e84:	30 40       	sbci	r19, 0x00	; 0
    1e86:	40 40       	sbci	r20, 0x00	; 0
    1e88:	50 48       	sbci	r21, 0x80	; 128
    1e8a:	06 c0       	rjmp	.+12     	; 0x1e98 <__fixunssfsi+0x4a>
    1e8c:	c8 01       	movw	r24, r16
    1e8e:	b7 01       	movw	r22, r14
    1e90:	0e 94 27 12 	call	0x244e	; 0x244e <__fixsfsi>
    1e94:	9b 01       	movw	r18, r22
    1e96:	ac 01       	movw	r20, r24
    1e98:	b9 01       	movw	r22, r18
    1e9a:	ca 01       	movw	r24, r20
    1e9c:	1f 91       	pop	r17
    1e9e:	0f 91       	pop	r16
    1ea0:	ff 90       	pop	r15
    1ea2:	ef 90       	pop	r14
    1ea4:	08 95       	ret

00001ea6 <_fpadd_parts>:
    1ea6:	a0 e0       	ldi	r26, 0x00	; 0
    1ea8:	b0 e0       	ldi	r27, 0x00	; 0
    1eaa:	e9 e5       	ldi	r30, 0x59	; 89
    1eac:	ff e0       	ldi	r31, 0x0F	; 15
    1eae:	0c 94 78 15 	jmp	0x2af0	; 0x2af0 <__prologue_saves__>
    1eb2:	dc 01       	movw	r26, r24
    1eb4:	2b 01       	movw	r4, r22
    1eb6:	fa 01       	movw	r30, r20
    1eb8:	9c 91       	ld	r25, X
    1eba:	92 30       	cpi	r25, 0x02	; 2
    1ebc:	08 f4       	brcc	.+2      	; 0x1ec0 <_fpadd_parts+0x1a>
    1ebe:	39 c1       	rjmp	.+626    	; 0x2132 <_fpadd_parts+0x28c>
    1ec0:	eb 01       	movw	r28, r22
    1ec2:	88 81       	ld	r24, Y
    1ec4:	82 30       	cpi	r24, 0x02	; 2
    1ec6:	08 f4       	brcc	.+2      	; 0x1eca <_fpadd_parts+0x24>
    1ec8:	33 c1       	rjmp	.+614    	; 0x2130 <_fpadd_parts+0x28a>
    1eca:	94 30       	cpi	r25, 0x04	; 4
    1ecc:	69 f4       	brne	.+26     	; 0x1ee8 <_fpadd_parts+0x42>
    1ece:	84 30       	cpi	r24, 0x04	; 4
    1ed0:	09 f0       	breq	.+2      	; 0x1ed4 <_fpadd_parts+0x2e>
    1ed2:	2f c1       	rjmp	.+606    	; 0x2132 <_fpadd_parts+0x28c>
    1ed4:	11 96       	adiw	r26, 0x01	; 1
    1ed6:	9c 91       	ld	r25, X
    1ed8:	11 97       	sbiw	r26, 0x01	; 1
    1eda:	89 81       	ldd	r24, Y+1	; 0x01
    1edc:	98 17       	cp	r25, r24
    1ede:	09 f4       	brne	.+2      	; 0x1ee2 <_fpadd_parts+0x3c>
    1ee0:	28 c1       	rjmp	.+592    	; 0x2132 <_fpadd_parts+0x28c>
    1ee2:	a7 e1       	ldi	r26, 0x17	; 23
    1ee4:	b1 e0       	ldi	r27, 0x01	; 1
    1ee6:	25 c1       	rjmp	.+586    	; 0x2132 <_fpadd_parts+0x28c>
    1ee8:	84 30       	cpi	r24, 0x04	; 4
    1eea:	09 f4       	brne	.+2      	; 0x1eee <_fpadd_parts+0x48>
    1eec:	21 c1       	rjmp	.+578    	; 0x2130 <_fpadd_parts+0x28a>
    1eee:	82 30       	cpi	r24, 0x02	; 2
    1ef0:	a9 f4       	brne	.+42     	; 0x1f1c <_fpadd_parts+0x76>
    1ef2:	92 30       	cpi	r25, 0x02	; 2
    1ef4:	09 f0       	breq	.+2      	; 0x1ef8 <_fpadd_parts+0x52>
    1ef6:	1d c1       	rjmp	.+570    	; 0x2132 <_fpadd_parts+0x28c>
    1ef8:	9a 01       	movw	r18, r20
    1efa:	ad 01       	movw	r20, r26
    1efc:	88 e0       	ldi	r24, 0x08	; 8
    1efe:	ea 01       	movw	r28, r20
    1f00:	09 90       	ld	r0, Y+
    1f02:	ae 01       	movw	r20, r28
    1f04:	e9 01       	movw	r28, r18
    1f06:	09 92       	st	Y+, r0
    1f08:	9e 01       	movw	r18, r28
    1f0a:	81 50       	subi	r24, 0x01	; 1
    1f0c:	c1 f7       	brne	.-16     	; 0x1efe <_fpadd_parts+0x58>
    1f0e:	e2 01       	movw	r28, r4
    1f10:	89 81       	ldd	r24, Y+1	; 0x01
    1f12:	11 96       	adiw	r26, 0x01	; 1
    1f14:	9c 91       	ld	r25, X
    1f16:	89 23       	and	r24, r25
    1f18:	81 83       	std	Z+1, r24	; 0x01
    1f1a:	08 c1       	rjmp	.+528    	; 0x212c <_fpadd_parts+0x286>
    1f1c:	92 30       	cpi	r25, 0x02	; 2
    1f1e:	09 f4       	brne	.+2      	; 0x1f22 <_fpadd_parts+0x7c>
    1f20:	07 c1       	rjmp	.+526    	; 0x2130 <_fpadd_parts+0x28a>
    1f22:	12 96       	adiw	r26, 0x02	; 2
    1f24:	2d 90       	ld	r2, X+
    1f26:	3c 90       	ld	r3, X
    1f28:	13 97       	sbiw	r26, 0x03	; 3
    1f2a:	eb 01       	movw	r28, r22
    1f2c:	8a 81       	ldd	r24, Y+2	; 0x02
    1f2e:	9b 81       	ldd	r25, Y+3	; 0x03
    1f30:	14 96       	adiw	r26, 0x04	; 4
    1f32:	ad 90       	ld	r10, X+
    1f34:	bd 90       	ld	r11, X+
    1f36:	cd 90       	ld	r12, X+
    1f38:	dc 90       	ld	r13, X
    1f3a:	17 97       	sbiw	r26, 0x07	; 7
    1f3c:	ec 80       	ldd	r14, Y+4	; 0x04
    1f3e:	fd 80       	ldd	r15, Y+5	; 0x05
    1f40:	0e 81       	ldd	r16, Y+6	; 0x06
    1f42:	1f 81       	ldd	r17, Y+7	; 0x07
    1f44:	91 01       	movw	r18, r2
    1f46:	28 1b       	sub	r18, r24
    1f48:	39 0b       	sbc	r19, r25
    1f4a:	b9 01       	movw	r22, r18
    1f4c:	37 ff       	sbrs	r19, 7
    1f4e:	04 c0       	rjmp	.+8      	; 0x1f58 <_fpadd_parts+0xb2>
    1f50:	66 27       	eor	r22, r22
    1f52:	77 27       	eor	r23, r23
    1f54:	62 1b       	sub	r22, r18
    1f56:	73 0b       	sbc	r23, r19
    1f58:	60 32       	cpi	r22, 0x20	; 32
    1f5a:	71 05       	cpc	r23, r1
    1f5c:	0c f0       	brlt	.+2      	; 0x1f60 <_fpadd_parts+0xba>
    1f5e:	61 c0       	rjmp	.+194    	; 0x2022 <_fpadd_parts+0x17c>
    1f60:	12 16       	cp	r1, r18
    1f62:	13 06       	cpc	r1, r19
    1f64:	6c f5       	brge	.+90     	; 0x1fc0 <_fpadd_parts+0x11a>
    1f66:	37 01       	movw	r6, r14
    1f68:	48 01       	movw	r8, r16
    1f6a:	06 2e       	mov	r0, r22
    1f6c:	04 c0       	rjmp	.+8      	; 0x1f76 <_fpadd_parts+0xd0>
    1f6e:	96 94       	lsr	r9
    1f70:	87 94       	ror	r8
    1f72:	77 94       	ror	r7
    1f74:	67 94       	ror	r6
    1f76:	0a 94       	dec	r0
    1f78:	d2 f7       	brpl	.-12     	; 0x1f6e <_fpadd_parts+0xc8>
    1f7a:	21 e0       	ldi	r18, 0x01	; 1
    1f7c:	30 e0       	ldi	r19, 0x00	; 0
    1f7e:	40 e0       	ldi	r20, 0x00	; 0
    1f80:	50 e0       	ldi	r21, 0x00	; 0
    1f82:	04 c0       	rjmp	.+8      	; 0x1f8c <_fpadd_parts+0xe6>
    1f84:	22 0f       	add	r18, r18
    1f86:	33 1f       	adc	r19, r19
    1f88:	44 1f       	adc	r20, r20
    1f8a:	55 1f       	adc	r21, r21
    1f8c:	6a 95       	dec	r22
    1f8e:	d2 f7       	brpl	.-12     	; 0x1f84 <_fpadd_parts+0xde>
    1f90:	21 50       	subi	r18, 0x01	; 1
    1f92:	30 40       	sbci	r19, 0x00	; 0
    1f94:	40 40       	sbci	r20, 0x00	; 0
    1f96:	50 40       	sbci	r21, 0x00	; 0
    1f98:	2e 21       	and	r18, r14
    1f9a:	3f 21       	and	r19, r15
    1f9c:	40 23       	and	r20, r16
    1f9e:	51 23       	and	r21, r17
    1fa0:	21 15       	cp	r18, r1
    1fa2:	31 05       	cpc	r19, r1
    1fa4:	41 05       	cpc	r20, r1
    1fa6:	51 05       	cpc	r21, r1
    1fa8:	21 f0       	breq	.+8      	; 0x1fb2 <_fpadd_parts+0x10c>
    1faa:	21 e0       	ldi	r18, 0x01	; 1
    1fac:	30 e0       	ldi	r19, 0x00	; 0
    1fae:	40 e0       	ldi	r20, 0x00	; 0
    1fb0:	50 e0       	ldi	r21, 0x00	; 0
    1fb2:	79 01       	movw	r14, r18
    1fb4:	8a 01       	movw	r16, r20
    1fb6:	e6 28       	or	r14, r6
    1fb8:	f7 28       	or	r15, r7
    1fba:	08 29       	or	r16, r8
    1fbc:	19 29       	or	r17, r9
    1fbe:	3c c0       	rjmp	.+120    	; 0x2038 <_fpadd_parts+0x192>
    1fc0:	23 2b       	or	r18, r19
    1fc2:	d1 f1       	breq	.+116    	; 0x2038 <_fpadd_parts+0x192>
    1fc4:	26 0e       	add	r2, r22
    1fc6:	37 1e       	adc	r3, r23
    1fc8:	35 01       	movw	r6, r10
    1fca:	46 01       	movw	r8, r12
    1fcc:	06 2e       	mov	r0, r22
    1fce:	04 c0       	rjmp	.+8      	; 0x1fd8 <_fpadd_parts+0x132>
    1fd0:	96 94       	lsr	r9
    1fd2:	87 94       	ror	r8
    1fd4:	77 94       	ror	r7
    1fd6:	67 94       	ror	r6
    1fd8:	0a 94       	dec	r0
    1fda:	d2 f7       	brpl	.-12     	; 0x1fd0 <_fpadd_parts+0x12a>
    1fdc:	21 e0       	ldi	r18, 0x01	; 1
    1fde:	30 e0       	ldi	r19, 0x00	; 0
    1fe0:	40 e0       	ldi	r20, 0x00	; 0
    1fe2:	50 e0       	ldi	r21, 0x00	; 0
    1fe4:	04 c0       	rjmp	.+8      	; 0x1fee <_fpadd_parts+0x148>
    1fe6:	22 0f       	add	r18, r18
    1fe8:	33 1f       	adc	r19, r19
    1fea:	44 1f       	adc	r20, r20
    1fec:	55 1f       	adc	r21, r21
    1fee:	6a 95       	dec	r22
    1ff0:	d2 f7       	brpl	.-12     	; 0x1fe6 <_fpadd_parts+0x140>
    1ff2:	21 50       	subi	r18, 0x01	; 1
    1ff4:	30 40       	sbci	r19, 0x00	; 0
    1ff6:	40 40       	sbci	r20, 0x00	; 0
    1ff8:	50 40       	sbci	r21, 0x00	; 0
    1ffa:	2a 21       	and	r18, r10
    1ffc:	3b 21       	and	r19, r11
    1ffe:	4c 21       	and	r20, r12
    2000:	5d 21       	and	r21, r13
    2002:	21 15       	cp	r18, r1
    2004:	31 05       	cpc	r19, r1
    2006:	41 05       	cpc	r20, r1
    2008:	51 05       	cpc	r21, r1
    200a:	21 f0       	breq	.+8      	; 0x2014 <_fpadd_parts+0x16e>
    200c:	21 e0       	ldi	r18, 0x01	; 1
    200e:	30 e0       	ldi	r19, 0x00	; 0
    2010:	40 e0       	ldi	r20, 0x00	; 0
    2012:	50 e0       	ldi	r21, 0x00	; 0
    2014:	59 01       	movw	r10, r18
    2016:	6a 01       	movw	r12, r20
    2018:	a6 28       	or	r10, r6
    201a:	b7 28       	or	r11, r7
    201c:	c8 28       	or	r12, r8
    201e:	d9 28       	or	r13, r9
    2020:	0b c0       	rjmp	.+22     	; 0x2038 <_fpadd_parts+0x192>
    2022:	82 15       	cp	r24, r2
    2024:	93 05       	cpc	r25, r3
    2026:	2c f0       	brlt	.+10     	; 0x2032 <_fpadd_parts+0x18c>
    2028:	1c 01       	movw	r2, r24
    202a:	aa 24       	eor	r10, r10
    202c:	bb 24       	eor	r11, r11
    202e:	65 01       	movw	r12, r10
    2030:	03 c0       	rjmp	.+6      	; 0x2038 <_fpadd_parts+0x192>
    2032:	ee 24       	eor	r14, r14
    2034:	ff 24       	eor	r15, r15
    2036:	87 01       	movw	r16, r14
    2038:	11 96       	adiw	r26, 0x01	; 1
    203a:	9c 91       	ld	r25, X
    203c:	d2 01       	movw	r26, r4
    203e:	11 96       	adiw	r26, 0x01	; 1
    2040:	8c 91       	ld	r24, X
    2042:	98 17       	cp	r25, r24
    2044:	09 f4       	brne	.+2      	; 0x2048 <_fpadd_parts+0x1a2>
    2046:	45 c0       	rjmp	.+138    	; 0x20d2 <_fpadd_parts+0x22c>
    2048:	99 23       	and	r25, r25
    204a:	39 f0       	breq	.+14     	; 0x205a <_fpadd_parts+0x1b4>
    204c:	a8 01       	movw	r20, r16
    204e:	97 01       	movw	r18, r14
    2050:	2a 19       	sub	r18, r10
    2052:	3b 09       	sbc	r19, r11
    2054:	4c 09       	sbc	r20, r12
    2056:	5d 09       	sbc	r21, r13
    2058:	06 c0       	rjmp	.+12     	; 0x2066 <_fpadd_parts+0x1c0>
    205a:	a6 01       	movw	r20, r12
    205c:	95 01       	movw	r18, r10
    205e:	2e 19       	sub	r18, r14
    2060:	3f 09       	sbc	r19, r15
    2062:	40 0b       	sbc	r20, r16
    2064:	51 0b       	sbc	r21, r17
    2066:	57 fd       	sbrc	r21, 7
    2068:	08 c0       	rjmp	.+16     	; 0x207a <_fpadd_parts+0x1d4>
    206a:	11 82       	std	Z+1, r1	; 0x01
    206c:	33 82       	std	Z+3, r3	; 0x03
    206e:	22 82       	std	Z+2, r2	; 0x02
    2070:	24 83       	std	Z+4, r18	; 0x04
    2072:	35 83       	std	Z+5, r19	; 0x05
    2074:	46 83       	std	Z+6, r20	; 0x06
    2076:	57 83       	std	Z+7, r21	; 0x07
    2078:	1d c0       	rjmp	.+58     	; 0x20b4 <_fpadd_parts+0x20e>
    207a:	81 e0       	ldi	r24, 0x01	; 1
    207c:	81 83       	std	Z+1, r24	; 0x01
    207e:	33 82       	std	Z+3, r3	; 0x03
    2080:	22 82       	std	Z+2, r2	; 0x02
    2082:	88 27       	eor	r24, r24
    2084:	99 27       	eor	r25, r25
    2086:	dc 01       	movw	r26, r24
    2088:	82 1b       	sub	r24, r18
    208a:	93 0b       	sbc	r25, r19
    208c:	a4 0b       	sbc	r26, r20
    208e:	b5 0b       	sbc	r27, r21
    2090:	84 83       	std	Z+4, r24	; 0x04
    2092:	95 83       	std	Z+5, r25	; 0x05
    2094:	a6 83       	std	Z+6, r26	; 0x06
    2096:	b7 83       	std	Z+7, r27	; 0x07
    2098:	0d c0       	rjmp	.+26     	; 0x20b4 <_fpadd_parts+0x20e>
    209a:	22 0f       	add	r18, r18
    209c:	33 1f       	adc	r19, r19
    209e:	44 1f       	adc	r20, r20
    20a0:	55 1f       	adc	r21, r21
    20a2:	24 83       	std	Z+4, r18	; 0x04
    20a4:	35 83       	std	Z+5, r19	; 0x05
    20a6:	46 83       	std	Z+6, r20	; 0x06
    20a8:	57 83       	std	Z+7, r21	; 0x07
    20aa:	82 81       	ldd	r24, Z+2	; 0x02
    20ac:	93 81       	ldd	r25, Z+3	; 0x03
    20ae:	01 97       	sbiw	r24, 0x01	; 1
    20b0:	93 83       	std	Z+3, r25	; 0x03
    20b2:	82 83       	std	Z+2, r24	; 0x02
    20b4:	24 81       	ldd	r18, Z+4	; 0x04
    20b6:	35 81       	ldd	r19, Z+5	; 0x05
    20b8:	46 81       	ldd	r20, Z+6	; 0x06
    20ba:	57 81       	ldd	r21, Z+7	; 0x07
    20bc:	da 01       	movw	r26, r20
    20be:	c9 01       	movw	r24, r18
    20c0:	01 97       	sbiw	r24, 0x01	; 1
    20c2:	a1 09       	sbc	r26, r1
    20c4:	b1 09       	sbc	r27, r1
    20c6:	8f 5f       	subi	r24, 0xFF	; 255
    20c8:	9f 4f       	sbci	r25, 0xFF	; 255
    20ca:	af 4f       	sbci	r26, 0xFF	; 255
    20cc:	bf 43       	sbci	r27, 0x3F	; 63
    20ce:	28 f3       	brcs	.-54     	; 0x209a <_fpadd_parts+0x1f4>
    20d0:	0b c0       	rjmp	.+22     	; 0x20e8 <_fpadd_parts+0x242>
    20d2:	91 83       	std	Z+1, r25	; 0x01
    20d4:	33 82       	std	Z+3, r3	; 0x03
    20d6:	22 82       	std	Z+2, r2	; 0x02
    20d8:	ea 0c       	add	r14, r10
    20da:	fb 1c       	adc	r15, r11
    20dc:	0c 1d       	adc	r16, r12
    20de:	1d 1d       	adc	r17, r13
    20e0:	e4 82       	std	Z+4, r14	; 0x04
    20e2:	f5 82       	std	Z+5, r15	; 0x05
    20e4:	06 83       	std	Z+6, r16	; 0x06
    20e6:	17 83       	std	Z+7, r17	; 0x07
    20e8:	83 e0       	ldi	r24, 0x03	; 3
    20ea:	80 83       	st	Z, r24
    20ec:	24 81       	ldd	r18, Z+4	; 0x04
    20ee:	35 81       	ldd	r19, Z+5	; 0x05
    20f0:	46 81       	ldd	r20, Z+6	; 0x06
    20f2:	57 81       	ldd	r21, Z+7	; 0x07
    20f4:	57 ff       	sbrs	r21, 7
    20f6:	1a c0       	rjmp	.+52     	; 0x212c <_fpadd_parts+0x286>
    20f8:	c9 01       	movw	r24, r18
    20fa:	aa 27       	eor	r26, r26
    20fc:	97 fd       	sbrc	r25, 7
    20fe:	a0 95       	com	r26
    2100:	ba 2f       	mov	r27, r26
    2102:	81 70       	andi	r24, 0x01	; 1
    2104:	90 70       	andi	r25, 0x00	; 0
    2106:	a0 70       	andi	r26, 0x00	; 0
    2108:	b0 70       	andi	r27, 0x00	; 0
    210a:	56 95       	lsr	r21
    210c:	47 95       	ror	r20
    210e:	37 95       	ror	r19
    2110:	27 95       	ror	r18
    2112:	82 2b       	or	r24, r18
    2114:	93 2b       	or	r25, r19
    2116:	a4 2b       	or	r26, r20
    2118:	b5 2b       	or	r27, r21
    211a:	84 83       	std	Z+4, r24	; 0x04
    211c:	95 83       	std	Z+5, r25	; 0x05
    211e:	a6 83       	std	Z+6, r26	; 0x06
    2120:	b7 83       	std	Z+7, r27	; 0x07
    2122:	82 81       	ldd	r24, Z+2	; 0x02
    2124:	93 81       	ldd	r25, Z+3	; 0x03
    2126:	01 96       	adiw	r24, 0x01	; 1
    2128:	93 83       	std	Z+3, r25	; 0x03
    212a:	82 83       	std	Z+2, r24	; 0x02
    212c:	df 01       	movw	r26, r30
    212e:	01 c0       	rjmp	.+2      	; 0x2132 <_fpadd_parts+0x28c>
    2130:	d2 01       	movw	r26, r4
    2132:	cd 01       	movw	r24, r26
    2134:	cd b7       	in	r28, 0x3d	; 61
    2136:	de b7       	in	r29, 0x3e	; 62
    2138:	e2 e1       	ldi	r30, 0x12	; 18
    213a:	0c 94 94 15 	jmp	0x2b28	; 0x2b28 <__epilogue_restores__>

0000213e <__subsf3>:
    213e:	a0 e2       	ldi	r26, 0x20	; 32
    2140:	b0 e0       	ldi	r27, 0x00	; 0
    2142:	e5 ea       	ldi	r30, 0xA5	; 165
    2144:	f0 e1       	ldi	r31, 0x10	; 16
    2146:	0c 94 84 15 	jmp	0x2b08	; 0x2b08 <__prologue_saves__+0x18>
    214a:	69 83       	std	Y+1, r22	; 0x01
    214c:	7a 83       	std	Y+2, r23	; 0x02
    214e:	8b 83       	std	Y+3, r24	; 0x03
    2150:	9c 83       	std	Y+4, r25	; 0x04
    2152:	2d 83       	std	Y+5, r18	; 0x05
    2154:	3e 83       	std	Y+6, r19	; 0x06
    2156:	4f 83       	std	Y+7, r20	; 0x07
    2158:	58 87       	std	Y+8, r21	; 0x08
    215a:	e9 e0       	ldi	r30, 0x09	; 9
    215c:	ee 2e       	mov	r14, r30
    215e:	f1 2c       	mov	r15, r1
    2160:	ec 0e       	add	r14, r28
    2162:	fd 1e       	adc	r15, r29
    2164:	ce 01       	movw	r24, r28
    2166:	01 96       	adiw	r24, 0x01	; 1
    2168:	b7 01       	movw	r22, r14
    216a:	0e 94 18 14 	call	0x2830	; 0x2830 <__unpack_f>
    216e:	8e 01       	movw	r16, r28
    2170:	0f 5e       	subi	r16, 0xEF	; 239
    2172:	1f 4f       	sbci	r17, 0xFF	; 255
    2174:	ce 01       	movw	r24, r28
    2176:	05 96       	adiw	r24, 0x05	; 5
    2178:	b8 01       	movw	r22, r16
    217a:	0e 94 18 14 	call	0x2830	; 0x2830 <__unpack_f>
    217e:	8a 89       	ldd	r24, Y+18	; 0x12
    2180:	91 e0       	ldi	r25, 0x01	; 1
    2182:	89 27       	eor	r24, r25
    2184:	8a 8b       	std	Y+18, r24	; 0x12
    2186:	c7 01       	movw	r24, r14
    2188:	b8 01       	movw	r22, r16
    218a:	ae 01       	movw	r20, r28
    218c:	47 5e       	subi	r20, 0xE7	; 231
    218e:	5f 4f       	sbci	r21, 0xFF	; 255
    2190:	0e 94 53 0f 	call	0x1ea6	; 0x1ea6 <_fpadd_parts>
    2194:	0e 94 43 13 	call	0x2686	; 0x2686 <__pack_f>
    2198:	a0 96       	adiw	r28, 0x20	; 32
    219a:	e6 e0       	ldi	r30, 0x06	; 6
    219c:	0c 94 a0 15 	jmp	0x2b40	; 0x2b40 <__epilogue_restores__+0x18>

000021a0 <__addsf3>:
    21a0:	a0 e2       	ldi	r26, 0x20	; 32
    21a2:	b0 e0       	ldi	r27, 0x00	; 0
    21a4:	e6 ed       	ldi	r30, 0xD6	; 214
    21a6:	f0 e1       	ldi	r31, 0x10	; 16
    21a8:	0c 94 84 15 	jmp	0x2b08	; 0x2b08 <__prologue_saves__+0x18>
    21ac:	69 83       	std	Y+1, r22	; 0x01
    21ae:	7a 83       	std	Y+2, r23	; 0x02
    21b0:	8b 83       	std	Y+3, r24	; 0x03
    21b2:	9c 83       	std	Y+4, r25	; 0x04
    21b4:	2d 83       	std	Y+5, r18	; 0x05
    21b6:	3e 83       	std	Y+6, r19	; 0x06
    21b8:	4f 83       	std	Y+7, r20	; 0x07
    21ba:	58 87       	std	Y+8, r21	; 0x08
    21bc:	f9 e0       	ldi	r31, 0x09	; 9
    21be:	ef 2e       	mov	r14, r31
    21c0:	f1 2c       	mov	r15, r1
    21c2:	ec 0e       	add	r14, r28
    21c4:	fd 1e       	adc	r15, r29
    21c6:	ce 01       	movw	r24, r28
    21c8:	01 96       	adiw	r24, 0x01	; 1
    21ca:	b7 01       	movw	r22, r14
    21cc:	0e 94 18 14 	call	0x2830	; 0x2830 <__unpack_f>
    21d0:	8e 01       	movw	r16, r28
    21d2:	0f 5e       	subi	r16, 0xEF	; 239
    21d4:	1f 4f       	sbci	r17, 0xFF	; 255
    21d6:	ce 01       	movw	r24, r28
    21d8:	05 96       	adiw	r24, 0x05	; 5
    21da:	b8 01       	movw	r22, r16
    21dc:	0e 94 18 14 	call	0x2830	; 0x2830 <__unpack_f>
    21e0:	c7 01       	movw	r24, r14
    21e2:	b8 01       	movw	r22, r16
    21e4:	ae 01       	movw	r20, r28
    21e6:	47 5e       	subi	r20, 0xE7	; 231
    21e8:	5f 4f       	sbci	r21, 0xFF	; 255
    21ea:	0e 94 53 0f 	call	0x1ea6	; 0x1ea6 <_fpadd_parts>
    21ee:	0e 94 43 13 	call	0x2686	; 0x2686 <__pack_f>
    21f2:	a0 96       	adiw	r28, 0x20	; 32
    21f4:	e6 e0       	ldi	r30, 0x06	; 6
    21f6:	0c 94 a0 15 	jmp	0x2b40	; 0x2b40 <__epilogue_restores__+0x18>

000021fa <__mulsf3>:
    21fa:	a0 e2       	ldi	r26, 0x20	; 32
    21fc:	b0 e0       	ldi	r27, 0x00	; 0
    21fe:	e3 e0       	ldi	r30, 0x03	; 3
    2200:	f1 e1       	ldi	r31, 0x11	; 17
    2202:	0c 94 78 15 	jmp	0x2af0	; 0x2af0 <__prologue_saves__>
    2206:	69 83       	std	Y+1, r22	; 0x01
    2208:	7a 83       	std	Y+2, r23	; 0x02
    220a:	8b 83       	std	Y+3, r24	; 0x03
    220c:	9c 83       	std	Y+4, r25	; 0x04
    220e:	2d 83       	std	Y+5, r18	; 0x05
    2210:	3e 83       	std	Y+6, r19	; 0x06
    2212:	4f 83       	std	Y+7, r20	; 0x07
    2214:	58 87       	std	Y+8, r21	; 0x08
    2216:	ce 01       	movw	r24, r28
    2218:	01 96       	adiw	r24, 0x01	; 1
    221a:	be 01       	movw	r22, r28
    221c:	67 5f       	subi	r22, 0xF7	; 247
    221e:	7f 4f       	sbci	r23, 0xFF	; 255
    2220:	0e 94 18 14 	call	0x2830	; 0x2830 <__unpack_f>
    2224:	ce 01       	movw	r24, r28
    2226:	05 96       	adiw	r24, 0x05	; 5
    2228:	be 01       	movw	r22, r28
    222a:	6f 5e       	subi	r22, 0xEF	; 239
    222c:	7f 4f       	sbci	r23, 0xFF	; 255
    222e:	0e 94 18 14 	call	0x2830	; 0x2830 <__unpack_f>
    2232:	99 85       	ldd	r25, Y+9	; 0x09
    2234:	92 30       	cpi	r25, 0x02	; 2
    2236:	88 f0       	brcs	.+34     	; 0x225a <__mulsf3+0x60>
    2238:	89 89       	ldd	r24, Y+17	; 0x11
    223a:	82 30       	cpi	r24, 0x02	; 2
    223c:	c8 f0       	brcs	.+50     	; 0x2270 <__mulsf3+0x76>
    223e:	94 30       	cpi	r25, 0x04	; 4
    2240:	19 f4       	brne	.+6      	; 0x2248 <__mulsf3+0x4e>
    2242:	82 30       	cpi	r24, 0x02	; 2
    2244:	51 f4       	brne	.+20     	; 0x225a <__mulsf3+0x60>
    2246:	04 c0       	rjmp	.+8      	; 0x2250 <__mulsf3+0x56>
    2248:	84 30       	cpi	r24, 0x04	; 4
    224a:	29 f4       	brne	.+10     	; 0x2256 <__mulsf3+0x5c>
    224c:	92 30       	cpi	r25, 0x02	; 2
    224e:	81 f4       	brne	.+32     	; 0x2270 <__mulsf3+0x76>
    2250:	87 e1       	ldi	r24, 0x17	; 23
    2252:	91 e0       	ldi	r25, 0x01	; 1
    2254:	c6 c0       	rjmp	.+396    	; 0x23e2 <__mulsf3+0x1e8>
    2256:	92 30       	cpi	r25, 0x02	; 2
    2258:	49 f4       	brne	.+18     	; 0x226c <__mulsf3+0x72>
    225a:	20 e0       	ldi	r18, 0x00	; 0
    225c:	9a 85       	ldd	r25, Y+10	; 0x0a
    225e:	8a 89       	ldd	r24, Y+18	; 0x12
    2260:	98 13       	cpse	r25, r24
    2262:	21 e0       	ldi	r18, 0x01	; 1
    2264:	2a 87       	std	Y+10, r18	; 0x0a
    2266:	ce 01       	movw	r24, r28
    2268:	09 96       	adiw	r24, 0x09	; 9
    226a:	bb c0       	rjmp	.+374    	; 0x23e2 <__mulsf3+0x1e8>
    226c:	82 30       	cpi	r24, 0x02	; 2
    226e:	49 f4       	brne	.+18     	; 0x2282 <__mulsf3+0x88>
    2270:	20 e0       	ldi	r18, 0x00	; 0
    2272:	9a 85       	ldd	r25, Y+10	; 0x0a
    2274:	8a 89       	ldd	r24, Y+18	; 0x12
    2276:	98 13       	cpse	r25, r24
    2278:	21 e0       	ldi	r18, 0x01	; 1
    227a:	2a 8b       	std	Y+18, r18	; 0x12
    227c:	ce 01       	movw	r24, r28
    227e:	41 96       	adiw	r24, 0x11	; 17
    2280:	b0 c0       	rjmp	.+352    	; 0x23e2 <__mulsf3+0x1e8>
    2282:	2d 84       	ldd	r2, Y+13	; 0x0d
    2284:	3e 84       	ldd	r3, Y+14	; 0x0e
    2286:	4f 84       	ldd	r4, Y+15	; 0x0f
    2288:	58 88       	ldd	r5, Y+16	; 0x10
    228a:	6d 88       	ldd	r6, Y+21	; 0x15
    228c:	7e 88       	ldd	r7, Y+22	; 0x16
    228e:	8f 88       	ldd	r8, Y+23	; 0x17
    2290:	98 8c       	ldd	r9, Y+24	; 0x18
    2292:	ee 24       	eor	r14, r14
    2294:	ff 24       	eor	r15, r15
    2296:	87 01       	movw	r16, r14
    2298:	aa 24       	eor	r10, r10
    229a:	bb 24       	eor	r11, r11
    229c:	65 01       	movw	r12, r10
    229e:	40 e0       	ldi	r20, 0x00	; 0
    22a0:	50 e0       	ldi	r21, 0x00	; 0
    22a2:	60 e0       	ldi	r22, 0x00	; 0
    22a4:	70 e0       	ldi	r23, 0x00	; 0
    22a6:	e0 e0       	ldi	r30, 0x00	; 0
    22a8:	f0 e0       	ldi	r31, 0x00	; 0
    22aa:	c1 01       	movw	r24, r2
    22ac:	81 70       	andi	r24, 0x01	; 1
    22ae:	90 70       	andi	r25, 0x00	; 0
    22b0:	89 2b       	or	r24, r25
    22b2:	e9 f0       	breq	.+58     	; 0x22ee <__mulsf3+0xf4>
    22b4:	e6 0c       	add	r14, r6
    22b6:	f7 1c       	adc	r15, r7
    22b8:	08 1d       	adc	r16, r8
    22ba:	19 1d       	adc	r17, r9
    22bc:	9a 01       	movw	r18, r20
    22be:	ab 01       	movw	r20, r22
    22c0:	2a 0d       	add	r18, r10
    22c2:	3b 1d       	adc	r19, r11
    22c4:	4c 1d       	adc	r20, r12
    22c6:	5d 1d       	adc	r21, r13
    22c8:	80 e0       	ldi	r24, 0x00	; 0
    22ca:	90 e0       	ldi	r25, 0x00	; 0
    22cc:	a0 e0       	ldi	r26, 0x00	; 0
    22ce:	b0 e0       	ldi	r27, 0x00	; 0
    22d0:	e6 14       	cp	r14, r6
    22d2:	f7 04       	cpc	r15, r7
    22d4:	08 05       	cpc	r16, r8
    22d6:	19 05       	cpc	r17, r9
    22d8:	20 f4       	brcc	.+8      	; 0x22e2 <__mulsf3+0xe8>
    22da:	81 e0       	ldi	r24, 0x01	; 1
    22dc:	90 e0       	ldi	r25, 0x00	; 0
    22de:	a0 e0       	ldi	r26, 0x00	; 0
    22e0:	b0 e0       	ldi	r27, 0x00	; 0
    22e2:	ba 01       	movw	r22, r20
    22e4:	a9 01       	movw	r20, r18
    22e6:	48 0f       	add	r20, r24
    22e8:	59 1f       	adc	r21, r25
    22ea:	6a 1f       	adc	r22, r26
    22ec:	7b 1f       	adc	r23, r27
    22ee:	aa 0c       	add	r10, r10
    22f0:	bb 1c       	adc	r11, r11
    22f2:	cc 1c       	adc	r12, r12
    22f4:	dd 1c       	adc	r13, r13
    22f6:	97 fe       	sbrs	r9, 7
    22f8:	08 c0       	rjmp	.+16     	; 0x230a <__mulsf3+0x110>
    22fa:	81 e0       	ldi	r24, 0x01	; 1
    22fc:	90 e0       	ldi	r25, 0x00	; 0
    22fe:	a0 e0       	ldi	r26, 0x00	; 0
    2300:	b0 e0       	ldi	r27, 0x00	; 0
    2302:	a8 2a       	or	r10, r24
    2304:	b9 2a       	or	r11, r25
    2306:	ca 2a       	or	r12, r26
    2308:	db 2a       	or	r13, r27
    230a:	31 96       	adiw	r30, 0x01	; 1
    230c:	e0 32       	cpi	r30, 0x20	; 32
    230e:	f1 05       	cpc	r31, r1
    2310:	49 f0       	breq	.+18     	; 0x2324 <__mulsf3+0x12a>
    2312:	66 0c       	add	r6, r6
    2314:	77 1c       	adc	r7, r7
    2316:	88 1c       	adc	r8, r8
    2318:	99 1c       	adc	r9, r9
    231a:	56 94       	lsr	r5
    231c:	47 94       	ror	r4
    231e:	37 94       	ror	r3
    2320:	27 94       	ror	r2
    2322:	c3 cf       	rjmp	.-122    	; 0x22aa <__mulsf3+0xb0>
    2324:	fa 85       	ldd	r31, Y+10	; 0x0a
    2326:	ea 89       	ldd	r30, Y+18	; 0x12
    2328:	2b 89       	ldd	r18, Y+19	; 0x13
    232a:	3c 89       	ldd	r19, Y+20	; 0x14
    232c:	8b 85       	ldd	r24, Y+11	; 0x0b
    232e:	9c 85       	ldd	r25, Y+12	; 0x0c
    2330:	28 0f       	add	r18, r24
    2332:	39 1f       	adc	r19, r25
    2334:	2e 5f       	subi	r18, 0xFE	; 254
    2336:	3f 4f       	sbci	r19, 0xFF	; 255
    2338:	17 c0       	rjmp	.+46     	; 0x2368 <__mulsf3+0x16e>
    233a:	ca 01       	movw	r24, r20
    233c:	81 70       	andi	r24, 0x01	; 1
    233e:	90 70       	andi	r25, 0x00	; 0
    2340:	89 2b       	or	r24, r25
    2342:	61 f0       	breq	.+24     	; 0x235c <__mulsf3+0x162>
    2344:	16 95       	lsr	r17
    2346:	07 95       	ror	r16
    2348:	f7 94       	ror	r15
    234a:	e7 94       	ror	r14
    234c:	80 e0       	ldi	r24, 0x00	; 0
    234e:	90 e0       	ldi	r25, 0x00	; 0
    2350:	a0 e0       	ldi	r26, 0x00	; 0
    2352:	b0 e8       	ldi	r27, 0x80	; 128
    2354:	e8 2a       	or	r14, r24
    2356:	f9 2a       	or	r15, r25
    2358:	0a 2b       	or	r16, r26
    235a:	1b 2b       	or	r17, r27
    235c:	76 95       	lsr	r23
    235e:	67 95       	ror	r22
    2360:	57 95       	ror	r21
    2362:	47 95       	ror	r20
    2364:	2f 5f       	subi	r18, 0xFF	; 255
    2366:	3f 4f       	sbci	r19, 0xFF	; 255
    2368:	77 fd       	sbrc	r23, 7
    236a:	e7 cf       	rjmp	.-50     	; 0x233a <__mulsf3+0x140>
    236c:	0c c0       	rjmp	.+24     	; 0x2386 <__mulsf3+0x18c>
    236e:	44 0f       	add	r20, r20
    2370:	55 1f       	adc	r21, r21
    2372:	66 1f       	adc	r22, r22
    2374:	77 1f       	adc	r23, r23
    2376:	17 fd       	sbrc	r17, 7
    2378:	41 60       	ori	r20, 0x01	; 1
    237a:	ee 0c       	add	r14, r14
    237c:	ff 1c       	adc	r15, r15
    237e:	00 1f       	adc	r16, r16
    2380:	11 1f       	adc	r17, r17
    2382:	21 50       	subi	r18, 0x01	; 1
    2384:	30 40       	sbci	r19, 0x00	; 0
    2386:	40 30       	cpi	r20, 0x00	; 0
    2388:	90 e0       	ldi	r25, 0x00	; 0
    238a:	59 07       	cpc	r21, r25
    238c:	90 e0       	ldi	r25, 0x00	; 0
    238e:	69 07       	cpc	r22, r25
    2390:	90 e4       	ldi	r25, 0x40	; 64
    2392:	79 07       	cpc	r23, r25
    2394:	60 f3       	brcs	.-40     	; 0x236e <__mulsf3+0x174>
    2396:	2b 8f       	std	Y+27, r18	; 0x1b
    2398:	3c 8f       	std	Y+28, r19	; 0x1c
    239a:	db 01       	movw	r26, r22
    239c:	ca 01       	movw	r24, r20
    239e:	8f 77       	andi	r24, 0x7F	; 127
    23a0:	90 70       	andi	r25, 0x00	; 0
    23a2:	a0 70       	andi	r26, 0x00	; 0
    23a4:	b0 70       	andi	r27, 0x00	; 0
    23a6:	80 34       	cpi	r24, 0x40	; 64
    23a8:	91 05       	cpc	r25, r1
    23aa:	a1 05       	cpc	r26, r1
    23ac:	b1 05       	cpc	r27, r1
    23ae:	61 f4       	brne	.+24     	; 0x23c8 <__mulsf3+0x1ce>
    23b0:	47 fd       	sbrc	r20, 7
    23b2:	0a c0       	rjmp	.+20     	; 0x23c8 <__mulsf3+0x1ce>
    23b4:	e1 14       	cp	r14, r1
    23b6:	f1 04       	cpc	r15, r1
    23b8:	01 05       	cpc	r16, r1
    23ba:	11 05       	cpc	r17, r1
    23bc:	29 f0       	breq	.+10     	; 0x23c8 <__mulsf3+0x1ce>
    23be:	40 5c       	subi	r20, 0xC0	; 192
    23c0:	5f 4f       	sbci	r21, 0xFF	; 255
    23c2:	6f 4f       	sbci	r22, 0xFF	; 255
    23c4:	7f 4f       	sbci	r23, 0xFF	; 255
    23c6:	40 78       	andi	r20, 0x80	; 128
    23c8:	1a 8e       	std	Y+26, r1	; 0x1a
    23ca:	fe 17       	cp	r31, r30
    23cc:	11 f0       	breq	.+4      	; 0x23d2 <__mulsf3+0x1d8>
    23ce:	81 e0       	ldi	r24, 0x01	; 1
    23d0:	8a 8f       	std	Y+26, r24	; 0x1a
    23d2:	4d 8f       	std	Y+29, r20	; 0x1d
    23d4:	5e 8f       	std	Y+30, r21	; 0x1e
    23d6:	6f 8f       	std	Y+31, r22	; 0x1f
    23d8:	78 a3       	std	Y+32, r23	; 0x20
    23da:	83 e0       	ldi	r24, 0x03	; 3
    23dc:	89 8f       	std	Y+25, r24	; 0x19
    23de:	ce 01       	movw	r24, r28
    23e0:	49 96       	adiw	r24, 0x19	; 25
    23e2:	0e 94 43 13 	call	0x2686	; 0x2686 <__pack_f>
    23e6:	a0 96       	adiw	r28, 0x20	; 32
    23e8:	e2 e1       	ldi	r30, 0x12	; 18
    23ea:	0c 94 94 15 	jmp	0x2b28	; 0x2b28 <__epilogue_restores__>

000023ee <__gesf2>:
    23ee:	a8 e1       	ldi	r26, 0x18	; 24
    23f0:	b0 e0       	ldi	r27, 0x00	; 0
    23f2:	ed ef       	ldi	r30, 0xFD	; 253
    23f4:	f1 e1       	ldi	r31, 0x11	; 17
    23f6:	0c 94 84 15 	jmp	0x2b08	; 0x2b08 <__prologue_saves__+0x18>
    23fa:	69 83       	std	Y+1, r22	; 0x01
    23fc:	7a 83       	std	Y+2, r23	; 0x02
    23fe:	8b 83       	std	Y+3, r24	; 0x03
    2400:	9c 83       	std	Y+4, r25	; 0x04
    2402:	2d 83       	std	Y+5, r18	; 0x05
    2404:	3e 83       	std	Y+6, r19	; 0x06
    2406:	4f 83       	std	Y+7, r20	; 0x07
    2408:	58 87       	std	Y+8, r21	; 0x08
    240a:	89 e0       	ldi	r24, 0x09	; 9
    240c:	e8 2e       	mov	r14, r24
    240e:	f1 2c       	mov	r15, r1
    2410:	ec 0e       	add	r14, r28
    2412:	fd 1e       	adc	r15, r29
    2414:	ce 01       	movw	r24, r28
    2416:	01 96       	adiw	r24, 0x01	; 1
    2418:	b7 01       	movw	r22, r14
    241a:	0e 94 18 14 	call	0x2830	; 0x2830 <__unpack_f>
    241e:	8e 01       	movw	r16, r28
    2420:	0f 5e       	subi	r16, 0xEF	; 239
    2422:	1f 4f       	sbci	r17, 0xFF	; 255
    2424:	ce 01       	movw	r24, r28
    2426:	05 96       	adiw	r24, 0x05	; 5
    2428:	b8 01       	movw	r22, r16
    242a:	0e 94 18 14 	call	0x2830	; 0x2830 <__unpack_f>
    242e:	89 85       	ldd	r24, Y+9	; 0x09
    2430:	82 30       	cpi	r24, 0x02	; 2
    2432:	40 f0       	brcs	.+16     	; 0x2444 <__gesf2+0x56>
    2434:	89 89       	ldd	r24, Y+17	; 0x11
    2436:	82 30       	cpi	r24, 0x02	; 2
    2438:	28 f0       	brcs	.+10     	; 0x2444 <__gesf2+0x56>
    243a:	c7 01       	movw	r24, r14
    243c:	b8 01       	movw	r22, r16
    243e:	0e 94 90 14 	call	0x2920	; 0x2920 <__fpcmp_parts_f>
    2442:	01 c0       	rjmp	.+2      	; 0x2446 <__gesf2+0x58>
    2444:	8f ef       	ldi	r24, 0xFF	; 255
    2446:	68 96       	adiw	r28, 0x18	; 24
    2448:	e6 e0       	ldi	r30, 0x06	; 6
    244a:	0c 94 a0 15 	jmp	0x2b40	; 0x2b40 <__epilogue_restores__+0x18>

0000244e <__fixsfsi>:
    244e:	ac e0       	ldi	r26, 0x0C	; 12
    2450:	b0 e0       	ldi	r27, 0x00	; 0
    2452:	ed e2       	ldi	r30, 0x2D	; 45
    2454:	f2 e1       	ldi	r31, 0x12	; 18
    2456:	0c 94 88 15 	jmp	0x2b10	; 0x2b10 <__prologue_saves__+0x20>
    245a:	69 83       	std	Y+1, r22	; 0x01
    245c:	7a 83       	std	Y+2, r23	; 0x02
    245e:	8b 83       	std	Y+3, r24	; 0x03
    2460:	9c 83       	std	Y+4, r25	; 0x04
    2462:	ce 01       	movw	r24, r28
    2464:	01 96       	adiw	r24, 0x01	; 1
    2466:	be 01       	movw	r22, r28
    2468:	6b 5f       	subi	r22, 0xFB	; 251
    246a:	7f 4f       	sbci	r23, 0xFF	; 255
    246c:	0e 94 18 14 	call	0x2830	; 0x2830 <__unpack_f>
    2470:	8d 81       	ldd	r24, Y+5	; 0x05
    2472:	82 30       	cpi	r24, 0x02	; 2
    2474:	61 f1       	breq	.+88     	; 0x24ce <__fixsfsi+0x80>
    2476:	82 30       	cpi	r24, 0x02	; 2
    2478:	50 f1       	brcs	.+84     	; 0x24ce <__fixsfsi+0x80>
    247a:	84 30       	cpi	r24, 0x04	; 4
    247c:	21 f4       	brne	.+8      	; 0x2486 <__fixsfsi+0x38>
    247e:	8e 81       	ldd	r24, Y+6	; 0x06
    2480:	88 23       	and	r24, r24
    2482:	51 f1       	breq	.+84     	; 0x24d8 <__fixsfsi+0x8a>
    2484:	2e c0       	rjmp	.+92     	; 0x24e2 <__fixsfsi+0x94>
    2486:	2f 81       	ldd	r18, Y+7	; 0x07
    2488:	38 85       	ldd	r19, Y+8	; 0x08
    248a:	37 fd       	sbrc	r19, 7
    248c:	20 c0       	rjmp	.+64     	; 0x24ce <__fixsfsi+0x80>
    248e:	6e 81       	ldd	r22, Y+6	; 0x06
    2490:	2f 31       	cpi	r18, 0x1F	; 31
    2492:	31 05       	cpc	r19, r1
    2494:	1c f0       	brlt	.+6      	; 0x249c <__fixsfsi+0x4e>
    2496:	66 23       	and	r22, r22
    2498:	f9 f0       	breq	.+62     	; 0x24d8 <__fixsfsi+0x8a>
    249a:	23 c0       	rjmp	.+70     	; 0x24e2 <__fixsfsi+0x94>
    249c:	8e e1       	ldi	r24, 0x1E	; 30
    249e:	90 e0       	ldi	r25, 0x00	; 0
    24a0:	82 1b       	sub	r24, r18
    24a2:	93 0b       	sbc	r25, r19
    24a4:	29 85       	ldd	r18, Y+9	; 0x09
    24a6:	3a 85       	ldd	r19, Y+10	; 0x0a
    24a8:	4b 85       	ldd	r20, Y+11	; 0x0b
    24aa:	5c 85       	ldd	r21, Y+12	; 0x0c
    24ac:	04 c0       	rjmp	.+8      	; 0x24b6 <__fixsfsi+0x68>
    24ae:	56 95       	lsr	r21
    24b0:	47 95       	ror	r20
    24b2:	37 95       	ror	r19
    24b4:	27 95       	ror	r18
    24b6:	8a 95       	dec	r24
    24b8:	d2 f7       	brpl	.-12     	; 0x24ae <__fixsfsi+0x60>
    24ba:	66 23       	and	r22, r22
    24bc:	b1 f0       	breq	.+44     	; 0x24ea <__fixsfsi+0x9c>
    24be:	50 95       	com	r21
    24c0:	40 95       	com	r20
    24c2:	30 95       	com	r19
    24c4:	21 95       	neg	r18
    24c6:	3f 4f       	sbci	r19, 0xFF	; 255
    24c8:	4f 4f       	sbci	r20, 0xFF	; 255
    24ca:	5f 4f       	sbci	r21, 0xFF	; 255
    24cc:	0e c0       	rjmp	.+28     	; 0x24ea <__fixsfsi+0x9c>
    24ce:	20 e0       	ldi	r18, 0x00	; 0
    24d0:	30 e0       	ldi	r19, 0x00	; 0
    24d2:	40 e0       	ldi	r20, 0x00	; 0
    24d4:	50 e0       	ldi	r21, 0x00	; 0
    24d6:	09 c0       	rjmp	.+18     	; 0x24ea <__fixsfsi+0x9c>
    24d8:	2f ef       	ldi	r18, 0xFF	; 255
    24da:	3f ef       	ldi	r19, 0xFF	; 255
    24dc:	4f ef       	ldi	r20, 0xFF	; 255
    24de:	5f e7       	ldi	r21, 0x7F	; 127
    24e0:	04 c0       	rjmp	.+8      	; 0x24ea <__fixsfsi+0x9c>
    24e2:	20 e0       	ldi	r18, 0x00	; 0
    24e4:	30 e0       	ldi	r19, 0x00	; 0
    24e6:	40 e0       	ldi	r20, 0x00	; 0
    24e8:	50 e8       	ldi	r21, 0x80	; 128
    24ea:	b9 01       	movw	r22, r18
    24ec:	ca 01       	movw	r24, r20
    24ee:	2c 96       	adiw	r28, 0x0c	; 12
    24f0:	e2 e0       	ldi	r30, 0x02	; 2
    24f2:	0c 94 a4 15 	jmp	0x2b48	; 0x2b48 <__epilogue_restores__+0x20>

000024f6 <__floatunsisf>:
    24f6:	a8 e0       	ldi	r26, 0x08	; 8
    24f8:	b0 e0       	ldi	r27, 0x00	; 0
    24fa:	e1 e8       	ldi	r30, 0x81	; 129
    24fc:	f2 e1       	ldi	r31, 0x12	; 18
    24fe:	0c 94 80 15 	jmp	0x2b00	; 0x2b00 <__prologue_saves__+0x10>
    2502:	7b 01       	movw	r14, r22
    2504:	8c 01       	movw	r16, r24
    2506:	61 15       	cp	r22, r1
    2508:	71 05       	cpc	r23, r1
    250a:	81 05       	cpc	r24, r1
    250c:	91 05       	cpc	r25, r1
    250e:	19 f4       	brne	.+6      	; 0x2516 <__floatunsisf+0x20>
    2510:	82 e0       	ldi	r24, 0x02	; 2
    2512:	89 83       	std	Y+1, r24	; 0x01
    2514:	60 c0       	rjmp	.+192    	; 0x25d6 <__floatunsisf+0xe0>
    2516:	83 e0       	ldi	r24, 0x03	; 3
    2518:	89 83       	std	Y+1, r24	; 0x01
    251a:	8e e1       	ldi	r24, 0x1E	; 30
    251c:	c8 2e       	mov	r12, r24
    251e:	d1 2c       	mov	r13, r1
    2520:	dc 82       	std	Y+4, r13	; 0x04
    2522:	cb 82       	std	Y+3, r12	; 0x03
    2524:	ed 82       	std	Y+5, r14	; 0x05
    2526:	fe 82       	std	Y+6, r15	; 0x06
    2528:	0f 83       	std	Y+7, r16	; 0x07
    252a:	18 87       	std	Y+8, r17	; 0x08
    252c:	c8 01       	movw	r24, r16
    252e:	b7 01       	movw	r22, r14
    2530:	0e 94 f4 12 	call	0x25e8	; 0x25e8 <__clzsi2>
    2534:	fc 01       	movw	r30, r24
    2536:	31 97       	sbiw	r30, 0x01	; 1
    2538:	f7 ff       	sbrs	r31, 7
    253a:	3b c0       	rjmp	.+118    	; 0x25b2 <__floatunsisf+0xbc>
    253c:	22 27       	eor	r18, r18
    253e:	33 27       	eor	r19, r19
    2540:	2e 1b       	sub	r18, r30
    2542:	3f 0b       	sbc	r19, r31
    2544:	57 01       	movw	r10, r14
    2546:	68 01       	movw	r12, r16
    2548:	02 2e       	mov	r0, r18
    254a:	04 c0       	rjmp	.+8      	; 0x2554 <__floatunsisf+0x5e>
    254c:	d6 94       	lsr	r13
    254e:	c7 94       	ror	r12
    2550:	b7 94       	ror	r11
    2552:	a7 94       	ror	r10
    2554:	0a 94       	dec	r0
    2556:	d2 f7       	brpl	.-12     	; 0x254c <__floatunsisf+0x56>
    2558:	40 e0       	ldi	r20, 0x00	; 0
    255a:	50 e0       	ldi	r21, 0x00	; 0
    255c:	60 e0       	ldi	r22, 0x00	; 0
    255e:	70 e0       	ldi	r23, 0x00	; 0
    2560:	81 e0       	ldi	r24, 0x01	; 1
    2562:	90 e0       	ldi	r25, 0x00	; 0
    2564:	a0 e0       	ldi	r26, 0x00	; 0
    2566:	b0 e0       	ldi	r27, 0x00	; 0
    2568:	04 c0       	rjmp	.+8      	; 0x2572 <__floatunsisf+0x7c>
    256a:	88 0f       	add	r24, r24
    256c:	99 1f       	adc	r25, r25
    256e:	aa 1f       	adc	r26, r26
    2570:	bb 1f       	adc	r27, r27
    2572:	2a 95       	dec	r18
    2574:	d2 f7       	brpl	.-12     	; 0x256a <__floatunsisf+0x74>
    2576:	01 97       	sbiw	r24, 0x01	; 1
    2578:	a1 09       	sbc	r26, r1
    257a:	b1 09       	sbc	r27, r1
    257c:	8e 21       	and	r24, r14
    257e:	9f 21       	and	r25, r15
    2580:	a0 23       	and	r26, r16
    2582:	b1 23       	and	r27, r17
    2584:	00 97       	sbiw	r24, 0x00	; 0
    2586:	a1 05       	cpc	r26, r1
    2588:	b1 05       	cpc	r27, r1
    258a:	21 f0       	breq	.+8      	; 0x2594 <__floatunsisf+0x9e>
    258c:	41 e0       	ldi	r20, 0x01	; 1
    258e:	50 e0       	ldi	r21, 0x00	; 0
    2590:	60 e0       	ldi	r22, 0x00	; 0
    2592:	70 e0       	ldi	r23, 0x00	; 0
    2594:	4a 29       	or	r20, r10
    2596:	5b 29       	or	r21, r11
    2598:	6c 29       	or	r22, r12
    259a:	7d 29       	or	r23, r13
    259c:	4d 83       	std	Y+5, r20	; 0x05
    259e:	5e 83       	std	Y+6, r21	; 0x06
    25a0:	6f 83       	std	Y+7, r22	; 0x07
    25a2:	78 87       	std	Y+8, r23	; 0x08
    25a4:	8e e1       	ldi	r24, 0x1E	; 30
    25a6:	90 e0       	ldi	r25, 0x00	; 0
    25a8:	8e 1b       	sub	r24, r30
    25aa:	9f 0b       	sbc	r25, r31
    25ac:	9c 83       	std	Y+4, r25	; 0x04
    25ae:	8b 83       	std	Y+3, r24	; 0x03
    25b0:	12 c0       	rjmp	.+36     	; 0x25d6 <__floatunsisf+0xe0>
    25b2:	30 97       	sbiw	r30, 0x00	; 0
    25b4:	81 f0       	breq	.+32     	; 0x25d6 <__floatunsisf+0xe0>
    25b6:	0e 2e       	mov	r0, r30
    25b8:	04 c0       	rjmp	.+8      	; 0x25c2 <__floatunsisf+0xcc>
    25ba:	ee 0c       	add	r14, r14
    25bc:	ff 1c       	adc	r15, r15
    25be:	00 1f       	adc	r16, r16
    25c0:	11 1f       	adc	r17, r17
    25c2:	0a 94       	dec	r0
    25c4:	d2 f7       	brpl	.-12     	; 0x25ba <__floatunsisf+0xc4>
    25c6:	ed 82       	std	Y+5, r14	; 0x05
    25c8:	fe 82       	std	Y+6, r15	; 0x06
    25ca:	0f 83       	std	Y+7, r16	; 0x07
    25cc:	18 87       	std	Y+8, r17	; 0x08
    25ce:	ce 1a       	sub	r12, r30
    25d0:	df 0a       	sbc	r13, r31
    25d2:	dc 82       	std	Y+4, r13	; 0x04
    25d4:	cb 82       	std	Y+3, r12	; 0x03
    25d6:	1a 82       	std	Y+2, r1	; 0x02
    25d8:	ce 01       	movw	r24, r28
    25da:	01 96       	adiw	r24, 0x01	; 1
    25dc:	0e 94 43 13 	call	0x2686	; 0x2686 <__pack_f>
    25e0:	28 96       	adiw	r28, 0x08	; 8
    25e2:	ea e0       	ldi	r30, 0x0A	; 10
    25e4:	0c 94 9c 15 	jmp	0x2b38	; 0x2b38 <__epilogue_restores__+0x10>

000025e8 <__clzsi2>:
    25e8:	ef 92       	push	r14
    25ea:	ff 92       	push	r15
    25ec:	0f 93       	push	r16
    25ee:	1f 93       	push	r17
    25f0:	7b 01       	movw	r14, r22
    25f2:	8c 01       	movw	r16, r24
    25f4:	80 e0       	ldi	r24, 0x00	; 0
    25f6:	e8 16       	cp	r14, r24
    25f8:	80 e0       	ldi	r24, 0x00	; 0
    25fa:	f8 06       	cpc	r15, r24
    25fc:	81 e0       	ldi	r24, 0x01	; 1
    25fe:	08 07       	cpc	r16, r24
    2600:	80 e0       	ldi	r24, 0x00	; 0
    2602:	18 07       	cpc	r17, r24
    2604:	88 f4       	brcc	.+34     	; 0x2628 <__clzsi2+0x40>
    2606:	8f ef       	ldi	r24, 0xFF	; 255
    2608:	e8 16       	cp	r14, r24
    260a:	f1 04       	cpc	r15, r1
    260c:	01 05       	cpc	r16, r1
    260e:	11 05       	cpc	r17, r1
    2610:	31 f0       	breq	.+12     	; 0x261e <__clzsi2+0x36>
    2612:	28 f0       	brcs	.+10     	; 0x261e <__clzsi2+0x36>
    2614:	88 e0       	ldi	r24, 0x08	; 8
    2616:	90 e0       	ldi	r25, 0x00	; 0
    2618:	a0 e0       	ldi	r26, 0x00	; 0
    261a:	b0 e0       	ldi	r27, 0x00	; 0
    261c:	17 c0       	rjmp	.+46     	; 0x264c <__clzsi2+0x64>
    261e:	80 e0       	ldi	r24, 0x00	; 0
    2620:	90 e0       	ldi	r25, 0x00	; 0
    2622:	a0 e0       	ldi	r26, 0x00	; 0
    2624:	b0 e0       	ldi	r27, 0x00	; 0
    2626:	12 c0       	rjmp	.+36     	; 0x264c <__clzsi2+0x64>
    2628:	80 e0       	ldi	r24, 0x00	; 0
    262a:	e8 16       	cp	r14, r24
    262c:	80 e0       	ldi	r24, 0x00	; 0
    262e:	f8 06       	cpc	r15, r24
    2630:	80 e0       	ldi	r24, 0x00	; 0
    2632:	08 07       	cpc	r16, r24
    2634:	81 e0       	ldi	r24, 0x01	; 1
    2636:	18 07       	cpc	r17, r24
    2638:	28 f0       	brcs	.+10     	; 0x2644 <__clzsi2+0x5c>
    263a:	88 e1       	ldi	r24, 0x18	; 24
    263c:	90 e0       	ldi	r25, 0x00	; 0
    263e:	a0 e0       	ldi	r26, 0x00	; 0
    2640:	b0 e0       	ldi	r27, 0x00	; 0
    2642:	04 c0       	rjmp	.+8      	; 0x264c <__clzsi2+0x64>
    2644:	80 e1       	ldi	r24, 0x10	; 16
    2646:	90 e0       	ldi	r25, 0x00	; 0
    2648:	a0 e0       	ldi	r26, 0x00	; 0
    264a:	b0 e0       	ldi	r27, 0x00	; 0
    264c:	20 e2       	ldi	r18, 0x20	; 32
    264e:	30 e0       	ldi	r19, 0x00	; 0
    2650:	40 e0       	ldi	r20, 0x00	; 0
    2652:	50 e0       	ldi	r21, 0x00	; 0
    2654:	28 1b       	sub	r18, r24
    2656:	39 0b       	sbc	r19, r25
    2658:	4a 0b       	sbc	r20, r26
    265a:	5b 0b       	sbc	r21, r27
    265c:	04 c0       	rjmp	.+8      	; 0x2666 <__clzsi2+0x7e>
    265e:	16 95       	lsr	r17
    2660:	07 95       	ror	r16
    2662:	f7 94       	ror	r15
    2664:	e7 94       	ror	r14
    2666:	8a 95       	dec	r24
    2668:	d2 f7       	brpl	.-12     	; 0x265e <__clzsi2+0x76>
    266a:	f7 01       	movw	r30, r14
    266c:	e1 5e       	subi	r30, 0xE1	; 225
    266e:	fe 4f       	sbci	r31, 0xFE	; 254
    2670:	80 81       	ld	r24, Z
    2672:	28 1b       	sub	r18, r24
    2674:	31 09       	sbc	r19, r1
    2676:	41 09       	sbc	r20, r1
    2678:	51 09       	sbc	r21, r1
    267a:	c9 01       	movw	r24, r18
    267c:	1f 91       	pop	r17
    267e:	0f 91       	pop	r16
    2680:	ff 90       	pop	r15
    2682:	ef 90       	pop	r14
    2684:	08 95       	ret

00002686 <__pack_f>:
    2686:	df 92       	push	r13
    2688:	ef 92       	push	r14
    268a:	ff 92       	push	r15
    268c:	0f 93       	push	r16
    268e:	1f 93       	push	r17
    2690:	fc 01       	movw	r30, r24
    2692:	e4 80       	ldd	r14, Z+4	; 0x04
    2694:	f5 80       	ldd	r15, Z+5	; 0x05
    2696:	06 81       	ldd	r16, Z+6	; 0x06
    2698:	17 81       	ldd	r17, Z+7	; 0x07
    269a:	d1 80       	ldd	r13, Z+1	; 0x01
    269c:	80 81       	ld	r24, Z
    269e:	82 30       	cpi	r24, 0x02	; 2
    26a0:	48 f4       	brcc	.+18     	; 0x26b4 <__pack_f+0x2e>
    26a2:	80 e0       	ldi	r24, 0x00	; 0
    26a4:	90 e0       	ldi	r25, 0x00	; 0
    26a6:	a0 e1       	ldi	r26, 0x10	; 16
    26a8:	b0 e0       	ldi	r27, 0x00	; 0
    26aa:	e8 2a       	or	r14, r24
    26ac:	f9 2a       	or	r15, r25
    26ae:	0a 2b       	or	r16, r26
    26b0:	1b 2b       	or	r17, r27
    26b2:	a5 c0       	rjmp	.+330    	; 0x27fe <__pack_f+0x178>
    26b4:	84 30       	cpi	r24, 0x04	; 4
    26b6:	09 f4       	brne	.+2      	; 0x26ba <__pack_f+0x34>
    26b8:	9f c0       	rjmp	.+318    	; 0x27f8 <__pack_f+0x172>
    26ba:	82 30       	cpi	r24, 0x02	; 2
    26bc:	21 f4       	brne	.+8      	; 0x26c6 <__pack_f+0x40>
    26be:	ee 24       	eor	r14, r14
    26c0:	ff 24       	eor	r15, r15
    26c2:	87 01       	movw	r16, r14
    26c4:	05 c0       	rjmp	.+10     	; 0x26d0 <__pack_f+0x4a>
    26c6:	e1 14       	cp	r14, r1
    26c8:	f1 04       	cpc	r15, r1
    26ca:	01 05       	cpc	r16, r1
    26cc:	11 05       	cpc	r17, r1
    26ce:	19 f4       	brne	.+6      	; 0x26d6 <__pack_f+0x50>
    26d0:	e0 e0       	ldi	r30, 0x00	; 0
    26d2:	f0 e0       	ldi	r31, 0x00	; 0
    26d4:	96 c0       	rjmp	.+300    	; 0x2802 <__pack_f+0x17c>
    26d6:	62 81       	ldd	r22, Z+2	; 0x02
    26d8:	73 81       	ldd	r23, Z+3	; 0x03
    26da:	9f ef       	ldi	r25, 0xFF	; 255
    26dc:	62 38       	cpi	r22, 0x82	; 130
    26de:	79 07       	cpc	r23, r25
    26e0:	0c f0       	brlt	.+2      	; 0x26e4 <__pack_f+0x5e>
    26e2:	5b c0       	rjmp	.+182    	; 0x279a <__pack_f+0x114>
    26e4:	22 e8       	ldi	r18, 0x82	; 130
    26e6:	3f ef       	ldi	r19, 0xFF	; 255
    26e8:	26 1b       	sub	r18, r22
    26ea:	37 0b       	sbc	r19, r23
    26ec:	2a 31       	cpi	r18, 0x1A	; 26
    26ee:	31 05       	cpc	r19, r1
    26f0:	2c f0       	brlt	.+10     	; 0x26fc <__pack_f+0x76>
    26f2:	20 e0       	ldi	r18, 0x00	; 0
    26f4:	30 e0       	ldi	r19, 0x00	; 0
    26f6:	40 e0       	ldi	r20, 0x00	; 0
    26f8:	50 e0       	ldi	r21, 0x00	; 0
    26fa:	2a c0       	rjmp	.+84     	; 0x2750 <__pack_f+0xca>
    26fc:	b8 01       	movw	r22, r16
    26fe:	a7 01       	movw	r20, r14
    2700:	02 2e       	mov	r0, r18
    2702:	04 c0       	rjmp	.+8      	; 0x270c <__pack_f+0x86>
    2704:	76 95       	lsr	r23
    2706:	67 95       	ror	r22
    2708:	57 95       	ror	r21
    270a:	47 95       	ror	r20
    270c:	0a 94       	dec	r0
    270e:	d2 f7       	brpl	.-12     	; 0x2704 <__pack_f+0x7e>
    2710:	81 e0       	ldi	r24, 0x01	; 1
    2712:	90 e0       	ldi	r25, 0x00	; 0
    2714:	a0 e0       	ldi	r26, 0x00	; 0
    2716:	b0 e0       	ldi	r27, 0x00	; 0
    2718:	04 c0       	rjmp	.+8      	; 0x2722 <__pack_f+0x9c>
    271a:	88 0f       	add	r24, r24
    271c:	99 1f       	adc	r25, r25
    271e:	aa 1f       	adc	r26, r26
    2720:	bb 1f       	adc	r27, r27
    2722:	2a 95       	dec	r18
    2724:	d2 f7       	brpl	.-12     	; 0x271a <__pack_f+0x94>
    2726:	01 97       	sbiw	r24, 0x01	; 1
    2728:	a1 09       	sbc	r26, r1
    272a:	b1 09       	sbc	r27, r1
    272c:	8e 21       	and	r24, r14
    272e:	9f 21       	and	r25, r15
    2730:	a0 23       	and	r26, r16
    2732:	b1 23       	and	r27, r17
    2734:	00 97       	sbiw	r24, 0x00	; 0
    2736:	a1 05       	cpc	r26, r1
    2738:	b1 05       	cpc	r27, r1
    273a:	21 f0       	breq	.+8      	; 0x2744 <__pack_f+0xbe>
    273c:	81 e0       	ldi	r24, 0x01	; 1
    273e:	90 e0       	ldi	r25, 0x00	; 0
    2740:	a0 e0       	ldi	r26, 0x00	; 0
    2742:	b0 e0       	ldi	r27, 0x00	; 0
    2744:	9a 01       	movw	r18, r20
    2746:	ab 01       	movw	r20, r22
    2748:	28 2b       	or	r18, r24
    274a:	39 2b       	or	r19, r25
    274c:	4a 2b       	or	r20, r26
    274e:	5b 2b       	or	r21, r27
    2750:	da 01       	movw	r26, r20
    2752:	c9 01       	movw	r24, r18
    2754:	8f 77       	andi	r24, 0x7F	; 127
    2756:	90 70       	andi	r25, 0x00	; 0
    2758:	a0 70       	andi	r26, 0x00	; 0
    275a:	b0 70       	andi	r27, 0x00	; 0
    275c:	80 34       	cpi	r24, 0x40	; 64
    275e:	91 05       	cpc	r25, r1
    2760:	a1 05       	cpc	r26, r1
    2762:	b1 05       	cpc	r27, r1
    2764:	39 f4       	brne	.+14     	; 0x2774 <__pack_f+0xee>
    2766:	27 ff       	sbrs	r18, 7
    2768:	09 c0       	rjmp	.+18     	; 0x277c <__pack_f+0xf6>
    276a:	20 5c       	subi	r18, 0xC0	; 192
    276c:	3f 4f       	sbci	r19, 0xFF	; 255
    276e:	4f 4f       	sbci	r20, 0xFF	; 255
    2770:	5f 4f       	sbci	r21, 0xFF	; 255
    2772:	04 c0       	rjmp	.+8      	; 0x277c <__pack_f+0xf6>
    2774:	21 5c       	subi	r18, 0xC1	; 193
    2776:	3f 4f       	sbci	r19, 0xFF	; 255
    2778:	4f 4f       	sbci	r20, 0xFF	; 255
    277a:	5f 4f       	sbci	r21, 0xFF	; 255
    277c:	e0 e0       	ldi	r30, 0x00	; 0
    277e:	f0 e0       	ldi	r31, 0x00	; 0
    2780:	20 30       	cpi	r18, 0x00	; 0
    2782:	a0 e0       	ldi	r26, 0x00	; 0
    2784:	3a 07       	cpc	r19, r26
    2786:	a0 e0       	ldi	r26, 0x00	; 0
    2788:	4a 07       	cpc	r20, r26
    278a:	a0 e4       	ldi	r26, 0x40	; 64
    278c:	5a 07       	cpc	r21, r26
    278e:	10 f0       	brcs	.+4      	; 0x2794 <__pack_f+0x10e>
    2790:	e1 e0       	ldi	r30, 0x01	; 1
    2792:	f0 e0       	ldi	r31, 0x00	; 0
    2794:	79 01       	movw	r14, r18
    2796:	8a 01       	movw	r16, r20
    2798:	27 c0       	rjmp	.+78     	; 0x27e8 <__pack_f+0x162>
    279a:	60 38       	cpi	r22, 0x80	; 128
    279c:	71 05       	cpc	r23, r1
    279e:	64 f5       	brge	.+88     	; 0x27f8 <__pack_f+0x172>
    27a0:	fb 01       	movw	r30, r22
    27a2:	e1 58       	subi	r30, 0x81	; 129
    27a4:	ff 4f       	sbci	r31, 0xFF	; 255
    27a6:	d8 01       	movw	r26, r16
    27a8:	c7 01       	movw	r24, r14
    27aa:	8f 77       	andi	r24, 0x7F	; 127
    27ac:	90 70       	andi	r25, 0x00	; 0
    27ae:	a0 70       	andi	r26, 0x00	; 0
    27b0:	b0 70       	andi	r27, 0x00	; 0
    27b2:	80 34       	cpi	r24, 0x40	; 64
    27b4:	91 05       	cpc	r25, r1
    27b6:	a1 05       	cpc	r26, r1
    27b8:	b1 05       	cpc	r27, r1
    27ba:	39 f4       	brne	.+14     	; 0x27ca <__pack_f+0x144>
    27bc:	e7 fe       	sbrs	r14, 7
    27be:	0d c0       	rjmp	.+26     	; 0x27da <__pack_f+0x154>
    27c0:	80 e4       	ldi	r24, 0x40	; 64
    27c2:	90 e0       	ldi	r25, 0x00	; 0
    27c4:	a0 e0       	ldi	r26, 0x00	; 0
    27c6:	b0 e0       	ldi	r27, 0x00	; 0
    27c8:	04 c0       	rjmp	.+8      	; 0x27d2 <__pack_f+0x14c>
    27ca:	8f e3       	ldi	r24, 0x3F	; 63
    27cc:	90 e0       	ldi	r25, 0x00	; 0
    27ce:	a0 e0       	ldi	r26, 0x00	; 0
    27d0:	b0 e0       	ldi	r27, 0x00	; 0
    27d2:	e8 0e       	add	r14, r24
    27d4:	f9 1e       	adc	r15, r25
    27d6:	0a 1f       	adc	r16, r26
    27d8:	1b 1f       	adc	r17, r27
    27da:	17 ff       	sbrs	r17, 7
    27dc:	05 c0       	rjmp	.+10     	; 0x27e8 <__pack_f+0x162>
    27de:	16 95       	lsr	r17
    27e0:	07 95       	ror	r16
    27e2:	f7 94       	ror	r15
    27e4:	e7 94       	ror	r14
    27e6:	31 96       	adiw	r30, 0x01	; 1
    27e8:	87 e0       	ldi	r24, 0x07	; 7
    27ea:	16 95       	lsr	r17
    27ec:	07 95       	ror	r16
    27ee:	f7 94       	ror	r15
    27f0:	e7 94       	ror	r14
    27f2:	8a 95       	dec	r24
    27f4:	d1 f7       	brne	.-12     	; 0x27ea <__pack_f+0x164>
    27f6:	05 c0       	rjmp	.+10     	; 0x2802 <__pack_f+0x17c>
    27f8:	ee 24       	eor	r14, r14
    27fa:	ff 24       	eor	r15, r15
    27fc:	87 01       	movw	r16, r14
    27fe:	ef ef       	ldi	r30, 0xFF	; 255
    2800:	f0 e0       	ldi	r31, 0x00	; 0
    2802:	6e 2f       	mov	r22, r30
    2804:	67 95       	ror	r22
    2806:	66 27       	eor	r22, r22
    2808:	67 95       	ror	r22
    280a:	90 2f       	mov	r25, r16
    280c:	9f 77       	andi	r25, 0x7F	; 127
    280e:	d7 94       	ror	r13
    2810:	dd 24       	eor	r13, r13
    2812:	d7 94       	ror	r13
    2814:	8e 2f       	mov	r24, r30
    2816:	86 95       	lsr	r24
    2818:	49 2f       	mov	r20, r25
    281a:	46 2b       	or	r20, r22
    281c:	58 2f       	mov	r21, r24
    281e:	5d 29       	or	r21, r13
    2820:	b7 01       	movw	r22, r14
    2822:	ca 01       	movw	r24, r20
    2824:	1f 91       	pop	r17
    2826:	0f 91       	pop	r16
    2828:	ff 90       	pop	r15
    282a:	ef 90       	pop	r14
    282c:	df 90       	pop	r13
    282e:	08 95       	ret

00002830 <__unpack_f>:
    2830:	fc 01       	movw	r30, r24
    2832:	db 01       	movw	r26, r22
    2834:	40 81       	ld	r20, Z
    2836:	51 81       	ldd	r21, Z+1	; 0x01
    2838:	22 81       	ldd	r18, Z+2	; 0x02
    283a:	62 2f       	mov	r22, r18
    283c:	6f 77       	andi	r22, 0x7F	; 127
    283e:	70 e0       	ldi	r23, 0x00	; 0
    2840:	22 1f       	adc	r18, r18
    2842:	22 27       	eor	r18, r18
    2844:	22 1f       	adc	r18, r18
    2846:	93 81       	ldd	r25, Z+3	; 0x03
    2848:	89 2f       	mov	r24, r25
    284a:	88 0f       	add	r24, r24
    284c:	82 2b       	or	r24, r18
    284e:	28 2f       	mov	r18, r24
    2850:	30 e0       	ldi	r19, 0x00	; 0
    2852:	99 1f       	adc	r25, r25
    2854:	99 27       	eor	r25, r25
    2856:	99 1f       	adc	r25, r25
    2858:	11 96       	adiw	r26, 0x01	; 1
    285a:	9c 93       	st	X, r25
    285c:	11 97       	sbiw	r26, 0x01	; 1
    285e:	21 15       	cp	r18, r1
    2860:	31 05       	cpc	r19, r1
    2862:	a9 f5       	brne	.+106    	; 0x28ce <__unpack_f+0x9e>
    2864:	41 15       	cp	r20, r1
    2866:	51 05       	cpc	r21, r1
    2868:	61 05       	cpc	r22, r1
    286a:	71 05       	cpc	r23, r1
    286c:	11 f4       	brne	.+4      	; 0x2872 <__unpack_f+0x42>
    286e:	82 e0       	ldi	r24, 0x02	; 2
    2870:	37 c0       	rjmp	.+110    	; 0x28e0 <__unpack_f+0xb0>
    2872:	82 e8       	ldi	r24, 0x82	; 130
    2874:	9f ef       	ldi	r25, 0xFF	; 255
    2876:	13 96       	adiw	r26, 0x03	; 3
    2878:	9c 93       	st	X, r25
    287a:	8e 93       	st	-X, r24
    287c:	12 97       	sbiw	r26, 0x02	; 2
    287e:	9a 01       	movw	r18, r20
    2880:	ab 01       	movw	r20, r22
    2882:	67 e0       	ldi	r22, 0x07	; 7
    2884:	22 0f       	add	r18, r18
    2886:	33 1f       	adc	r19, r19
    2888:	44 1f       	adc	r20, r20
    288a:	55 1f       	adc	r21, r21
    288c:	6a 95       	dec	r22
    288e:	d1 f7       	brne	.-12     	; 0x2884 <__unpack_f+0x54>
    2890:	83 e0       	ldi	r24, 0x03	; 3
    2892:	8c 93       	st	X, r24
    2894:	0d c0       	rjmp	.+26     	; 0x28b0 <__unpack_f+0x80>
    2896:	22 0f       	add	r18, r18
    2898:	33 1f       	adc	r19, r19
    289a:	44 1f       	adc	r20, r20
    289c:	55 1f       	adc	r21, r21
    289e:	12 96       	adiw	r26, 0x02	; 2
    28a0:	8d 91       	ld	r24, X+
    28a2:	9c 91       	ld	r25, X
    28a4:	13 97       	sbiw	r26, 0x03	; 3
    28a6:	01 97       	sbiw	r24, 0x01	; 1
    28a8:	13 96       	adiw	r26, 0x03	; 3
    28aa:	9c 93       	st	X, r25
    28ac:	8e 93       	st	-X, r24
    28ae:	12 97       	sbiw	r26, 0x02	; 2
    28b0:	20 30       	cpi	r18, 0x00	; 0
    28b2:	80 e0       	ldi	r24, 0x00	; 0
    28b4:	38 07       	cpc	r19, r24
    28b6:	80 e0       	ldi	r24, 0x00	; 0
    28b8:	48 07       	cpc	r20, r24
    28ba:	80 e4       	ldi	r24, 0x40	; 64
    28bc:	58 07       	cpc	r21, r24
    28be:	58 f3       	brcs	.-42     	; 0x2896 <__unpack_f+0x66>
    28c0:	14 96       	adiw	r26, 0x04	; 4
    28c2:	2d 93       	st	X+, r18
    28c4:	3d 93       	st	X+, r19
    28c6:	4d 93       	st	X+, r20
    28c8:	5c 93       	st	X, r21
    28ca:	17 97       	sbiw	r26, 0x07	; 7
    28cc:	08 95       	ret
    28ce:	2f 3f       	cpi	r18, 0xFF	; 255
    28d0:	31 05       	cpc	r19, r1
    28d2:	79 f4       	brne	.+30     	; 0x28f2 <__unpack_f+0xc2>
    28d4:	41 15       	cp	r20, r1
    28d6:	51 05       	cpc	r21, r1
    28d8:	61 05       	cpc	r22, r1
    28da:	71 05       	cpc	r23, r1
    28dc:	19 f4       	brne	.+6      	; 0x28e4 <__unpack_f+0xb4>
    28de:	84 e0       	ldi	r24, 0x04	; 4
    28e0:	8c 93       	st	X, r24
    28e2:	08 95       	ret
    28e4:	64 ff       	sbrs	r22, 4
    28e6:	03 c0       	rjmp	.+6      	; 0x28ee <__unpack_f+0xbe>
    28e8:	81 e0       	ldi	r24, 0x01	; 1
    28ea:	8c 93       	st	X, r24
    28ec:	12 c0       	rjmp	.+36     	; 0x2912 <__unpack_f+0xe2>
    28ee:	1c 92       	st	X, r1
    28f0:	10 c0       	rjmp	.+32     	; 0x2912 <__unpack_f+0xe2>
    28f2:	2f 57       	subi	r18, 0x7F	; 127
    28f4:	30 40       	sbci	r19, 0x00	; 0
    28f6:	13 96       	adiw	r26, 0x03	; 3
    28f8:	3c 93       	st	X, r19
    28fa:	2e 93       	st	-X, r18
    28fc:	12 97       	sbiw	r26, 0x02	; 2
    28fe:	83 e0       	ldi	r24, 0x03	; 3
    2900:	8c 93       	st	X, r24
    2902:	87 e0       	ldi	r24, 0x07	; 7
    2904:	44 0f       	add	r20, r20
    2906:	55 1f       	adc	r21, r21
    2908:	66 1f       	adc	r22, r22
    290a:	77 1f       	adc	r23, r23
    290c:	8a 95       	dec	r24
    290e:	d1 f7       	brne	.-12     	; 0x2904 <__unpack_f+0xd4>
    2910:	70 64       	ori	r23, 0x40	; 64
    2912:	14 96       	adiw	r26, 0x04	; 4
    2914:	4d 93       	st	X+, r20
    2916:	5d 93       	st	X+, r21
    2918:	6d 93       	st	X+, r22
    291a:	7c 93       	st	X, r23
    291c:	17 97       	sbiw	r26, 0x07	; 7
    291e:	08 95       	ret

00002920 <__fpcmp_parts_f>:
    2920:	1f 93       	push	r17
    2922:	dc 01       	movw	r26, r24
    2924:	fb 01       	movw	r30, r22
    2926:	9c 91       	ld	r25, X
    2928:	92 30       	cpi	r25, 0x02	; 2
    292a:	08 f4       	brcc	.+2      	; 0x292e <__fpcmp_parts_f+0xe>
    292c:	47 c0       	rjmp	.+142    	; 0x29bc <__fpcmp_parts_f+0x9c>
    292e:	80 81       	ld	r24, Z
    2930:	82 30       	cpi	r24, 0x02	; 2
    2932:	08 f4       	brcc	.+2      	; 0x2936 <__fpcmp_parts_f+0x16>
    2934:	43 c0       	rjmp	.+134    	; 0x29bc <__fpcmp_parts_f+0x9c>
    2936:	94 30       	cpi	r25, 0x04	; 4
    2938:	51 f4       	brne	.+20     	; 0x294e <__fpcmp_parts_f+0x2e>
    293a:	11 96       	adiw	r26, 0x01	; 1
    293c:	1c 91       	ld	r17, X
    293e:	84 30       	cpi	r24, 0x04	; 4
    2940:	99 f5       	brne	.+102    	; 0x29a8 <__fpcmp_parts_f+0x88>
    2942:	81 81       	ldd	r24, Z+1	; 0x01
    2944:	68 2f       	mov	r22, r24
    2946:	70 e0       	ldi	r23, 0x00	; 0
    2948:	61 1b       	sub	r22, r17
    294a:	71 09       	sbc	r23, r1
    294c:	3f c0       	rjmp	.+126    	; 0x29cc <__fpcmp_parts_f+0xac>
    294e:	84 30       	cpi	r24, 0x04	; 4
    2950:	21 f0       	breq	.+8      	; 0x295a <__fpcmp_parts_f+0x3a>
    2952:	92 30       	cpi	r25, 0x02	; 2
    2954:	31 f4       	brne	.+12     	; 0x2962 <__fpcmp_parts_f+0x42>
    2956:	82 30       	cpi	r24, 0x02	; 2
    2958:	b9 f1       	breq	.+110    	; 0x29c8 <__fpcmp_parts_f+0xa8>
    295a:	81 81       	ldd	r24, Z+1	; 0x01
    295c:	88 23       	and	r24, r24
    295e:	89 f1       	breq	.+98     	; 0x29c2 <__fpcmp_parts_f+0xa2>
    2960:	2d c0       	rjmp	.+90     	; 0x29bc <__fpcmp_parts_f+0x9c>
    2962:	11 96       	adiw	r26, 0x01	; 1
    2964:	1c 91       	ld	r17, X
    2966:	11 97       	sbiw	r26, 0x01	; 1
    2968:	82 30       	cpi	r24, 0x02	; 2
    296a:	f1 f0       	breq	.+60     	; 0x29a8 <__fpcmp_parts_f+0x88>
    296c:	81 81       	ldd	r24, Z+1	; 0x01
    296e:	18 17       	cp	r17, r24
    2970:	d9 f4       	brne	.+54     	; 0x29a8 <__fpcmp_parts_f+0x88>
    2972:	12 96       	adiw	r26, 0x02	; 2
    2974:	2d 91       	ld	r18, X+
    2976:	3c 91       	ld	r19, X
    2978:	13 97       	sbiw	r26, 0x03	; 3
    297a:	82 81       	ldd	r24, Z+2	; 0x02
    297c:	93 81       	ldd	r25, Z+3	; 0x03
    297e:	82 17       	cp	r24, r18
    2980:	93 07       	cpc	r25, r19
    2982:	94 f0       	brlt	.+36     	; 0x29a8 <__fpcmp_parts_f+0x88>
    2984:	28 17       	cp	r18, r24
    2986:	39 07       	cpc	r19, r25
    2988:	bc f0       	brlt	.+46     	; 0x29b8 <__fpcmp_parts_f+0x98>
    298a:	14 96       	adiw	r26, 0x04	; 4
    298c:	8d 91       	ld	r24, X+
    298e:	9d 91       	ld	r25, X+
    2990:	0d 90       	ld	r0, X+
    2992:	bc 91       	ld	r27, X
    2994:	a0 2d       	mov	r26, r0
    2996:	24 81       	ldd	r18, Z+4	; 0x04
    2998:	35 81       	ldd	r19, Z+5	; 0x05
    299a:	46 81       	ldd	r20, Z+6	; 0x06
    299c:	57 81       	ldd	r21, Z+7	; 0x07
    299e:	28 17       	cp	r18, r24
    29a0:	39 07       	cpc	r19, r25
    29a2:	4a 07       	cpc	r20, r26
    29a4:	5b 07       	cpc	r21, r27
    29a6:	18 f4       	brcc	.+6      	; 0x29ae <__fpcmp_parts_f+0x8e>
    29a8:	11 23       	and	r17, r17
    29aa:	41 f0       	breq	.+16     	; 0x29bc <__fpcmp_parts_f+0x9c>
    29ac:	0a c0       	rjmp	.+20     	; 0x29c2 <__fpcmp_parts_f+0xa2>
    29ae:	82 17       	cp	r24, r18
    29b0:	93 07       	cpc	r25, r19
    29b2:	a4 07       	cpc	r26, r20
    29b4:	b5 07       	cpc	r27, r21
    29b6:	40 f4       	brcc	.+16     	; 0x29c8 <__fpcmp_parts_f+0xa8>
    29b8:	11 23       	and	r17, r17
    29ba:	19 f0       	breq	.+6      	; 0x29c2 <__fpcmp_parts_f+0xa2>
    29bc:	61 e0       	ldi	r22, 0x01	; 1
    29be:	70 e0       	ldi	r23, 0x00	; 0
    29c0:	05 c0       	rjmp	.+10     	; 0x29cc <__fpcmp_parts_f+0xac>
    29c2:	6f ef       	ldi	r22, 0xFF	; 255
    29c4:	7f ef       	ldi	r23, 0xFF	; 255
    29c6:	02 c0       	rjmp	.+4      	; 0x29cc <__fpcmp_parts_f+0xac>
    29c8:	60 e0       	ldi	r22, 0x00	; 0
    29ca:	70 e0       	ldi	r23, 0x00	; 0
    29cc:	cb 01       	movw	r24, r22
    29ce:	1f 91       	pop	r17
    29d0:	08 95       	ret

000029d2 <__mulsi3>:
    29d2:	62 9f       	mul	r22, r18
    29d4:	d0 01       	movw	r26, r0
    29d6:	73 9f       	mul	r23, r19
    29d8:	f0 01       	movw	r30, r0
    29da:	82 9f       	mul	r24, r18
    29dc:	e0 0d       	add	r30, r0
    29de:	f1 1d       	adc	r31, r1
    29e0:	64 9f       	mul	r22, r20
    29e2:	e0 0d       	add	r30, r0
    29e4:	f1 1d       	adc	r31, r1
    29e6:	92 9f       	mul	r25, r18
    29e8:	f0 0d       	add	r31, r0
    29ea:	83 9f       	mul	r24, r19
    29ec:	f0 0d       	add	r31, r0
    29ee:	74 9f       	mul	r23, r20
    29f0:	f0 0d       	add	r31, r0
    29f2:	65 9f       	mul	r22, r21
    29f4:	f0 0d       	add	r31, r0
    29f6:	99 27       	eor	r25, r25
    29f8:	72 9f       	mul	r23, r18
    29fa:	b0 0d       	add	r27, r0
    29fc:	e1 1d       	adc	r30, r1
    29fe:	f9 1f       	adc	r31, r25
    2a00:	63 9f       	mul	r22, r19
    2a02:	b0 0d       	add	r27, r0
    2a04:	e1 1d       	adc	r30, r1
    2a06:	f9 1f       	adc	r31, r25
    2a08:	bd 01       	movw	r22, r26
    2a0a:	cf 01       	movw	r24, r30
    2a0c:	11 24       	eor	r1, r1
    2a0e:	08 95       	ret

00002a10 <__udivmodqi4>:
    2a10:	99 1b       	sub	r25, r25
    2a12:	79 e0       	ldi	r23, 0x09	; 9
    2a14:	04 c0       	rjmp	.+8      	; 0x2a1e <__udivmodqi4_ep>

00002a16 <__udivmodqi4_loop>:
    2a16:	99 1f       	adc	r25, r25
    2a18:	96 17       	cp	r25, r22
    2a1a:	08 f0       	brcs	.+2      	; 0x2a1e <__udivmodqi4_ep>
    2a1c:	96 1b       	sub	r25, r22

00002a1e <__udivmodqi4_ep>:
    2a1e:	88 1f       	adc	r24, r24
    2a20:	7a 95       	dec	r23
    2a22:	c9 f7       	brne	.-14     	; 0x2a16 <__udivmodqi4_loop>
    2a24:	80 95       	com	r24
    2a26:	08 95       	ret

00002a28 <__udivmodhi4>:
    2a28:	aa 1b       	sub	r26, r26
    2a2a:	bb 1b       	sub	r27, r27
    2a2c:	51 e1       	ldi	r21, 0x11	; 17
    2a2e:	07 c0       	rjmp	.+14     	; 0x2a3e <__udivmodhi4_ep>

00002a30 <__udivmodhi4_loop>:
    2a30:	aa 1f       	adc	r26, r26
    2a32:	bb 1f       	adc	r27, r27
    2a34:	a6 17       	cp	r26, r22
    2a36:	b7 07       	cpc	r27, r23
    2a38:	10 f0       	brcs	.+4      	; 0x2a3e <__udivmodhi4_ep>
    2a3a:	a6 1b       	sub	r26, r22
    2a3c:	b7 0b       	sbc	r27, r23

00002a3e <__udivmodhi4_ep>:
    2a3e:	88 1f       	adc	r24, r24
    2a40:	99 1f       	adc	r25, r25
    2a42:	5a 95       	dec	r21
    2a44:	a9 f7       	brne	.-22     	; 0x2a30 <__udivmodhi4_loop>
    2a46:	80 95       	com	r24
    2a48:	90 95       	com	r25
    2a4a:	bc 01       	movw	r22, r24
    2a4c:	cd 01       	movw	r24, r26
    2a4e:	08 95       	ret

00002a50 <__divmodhi4>:
    2a50:	97 fb       	bst	r25, 7
    2a52:	09 2e       	mov	r0, r25
    2a54:	07 26       	eor	r0, r23
    2a56:	0a d0       	rcall	.+20     	; 0x2a6c <__divmodhi4_neg1>
    2a58:	77 fd       	sbrc	r23, 7
    2a5a:	04 d0       	rcall	.+8      	; 0x2a64 <__divmodhi4_neg2>
    2a5c:	e5 df       	rcall	.-54     	; 0x2a28 <__udivmodhi4>
    2a5e:	06 d0       	rcall	.+12     	; 0x2a6c <__divmodhi4_neg1>
    2a60:	00 20       	and	r0, r0
    2a62:	1a f4       	brpl	.+6      	; 0x2a6a <__divmodhi4_exit>

00002a64 <__divmodhi4_neg2>:
    2a64:	70 95       	com	r23
    2a66:	61 95       	neg	r22
    2a68:	7f 4f       	sbci	r23, 0xFF	; 255

00002a6a <__divmodhi4_exit>:
    2a6a:	08 95       	ret

00002a6c <__divmodhi4_neg1>:
    2a6c:	f6 f7       	brtc	.-4      	; 0x2a6a <__divmodhi4_exit>
    2a6e:	90 95       	com	r25
    2a70:	81 95       	neg	r24
    2a72:	9f 4f       	sbci	r25, 0xFF	; 255
    2a74:	08 95       	ret

00002a76 <__udivmodsi4>:
    2a76:	a1 e2       	ldi	r26, 0x21	; 33
    2a78:	1a 2e       	mov	r1, r26
    2a7a:	aa 1b       	sub	r26, r26
    2a7c:	bb 1b       	sub	r27, r27
    2a7e:	fd 01       	movw	r30, r26
    2a80:	0d c0       	rjmp	.+26     	; 0x2a9c <__udivmodsi4_ep>

00002a82 <__udivmodsi4_loop>:
    2a82:	aa 1f       	adc	r26, r26
    2a84:	bb 1f       	adc	r27, r27
    2a86:	ee 1f       	adc	r30, r30
    2a88:	ff 1f       	adc	r31, r31
    2a8a:	a2 17       	cp	r26, r18
    2a8c:	b3 07       	cpc	r27, r19
    2a8e:	e4 07       	cpc	r30, r20
    2a90:	f5 07       	cpc	r31, r21
    2a92:	20 f0       	brcs	.+8      	; 0x2a9c <__udivmodsi4_ep>
    2a94:	a2 1b       	sub	r26, r18
    2a96:	b3 0b       	sbc	r27, r19
    2a98:	e4 0b       	sbc	r30, r20
    2a9a:	f5 0b       	sbc	r31, r21

00002a9c <__udivmodsi4_ep>:
    2a9c:	66 1f       	adc	r22, r22
    2a9e:	77 1f       	adc	r23, r23
    2aa0:	88 1f       	adc	r24, r24
    2aa2:	99 1f       	adc	r25, r25
    2aa4:	1a 94       	dec	r1
    2aa6:	69 f7       	brne	.-38     	; 0x2a82 <__udivmodsi4_loop>
    2aa8:	60 95       	com	r22
    2aaa:	70 95       	com	r23
    2aac:	80 95       	com	r24
    2aae:	90 95       	com	r25
    2ab0:	9b 01       	movw	r18, r22
    2ab2:	ac 01       	movw	r20, r24
    2ab4:	bd 01       	movw	r22, r26
    2ab6:	cf 01       	movw	r24, r30
    2ab8:	08 95       	ret

00002aba <__divmodsi4>:
    2aba:	97 fb       	bst	r25, 7
    2abc:	09 2e       	mov	r0, r25
    2abe:	05 26       	eor	r0, r21
    2ac0:	0e d0       	rcall	.+28     	; 0x2ade <__divmodsi4_neg1>
    2ac2:	57 fd       	sbrc	r21, 7
    2ac4:	04 d0       	rcall	.+8      	; 0x2ace <__divmodsi4_neg2>
    2ac6:	d7 df       	rcall	.-82     	; 0x2a76 <__udivmodsi4>
    2ac8:	0a d0       	rcall	.+20     	; 0x2ade <__divmodsi4_neg1>
    2aca:	00 1c       	adc	r0, r0
    2acc:	38 f4       	brcc	.+14     	; 0x2adc <__divmodsi4_exit>

00002ace <__divmodsi4_neg2>:
    2ace:	50 95       	com	r21
    2ad0:	40 95       	com	r20
    2ad2:	30 95       	com	r19
    2ad4:	21 95       	neg	r18
    2ad6:	3f 4f       	sbci	r19, 0xFF	; 255
    2ad8:	4f 4f       	sbci	r20, 0xFF	; 255
    2ada:	5f 4f       	sbci	r21, 0xFF	; 255

00002adc <__divmodsi4_exit>:
    2adc:	08 95       	ret

00002ade <__divmodsi4_neg1>:
    2ade:	f6 f7       	brtc	.-4      	; 0x2adc <__divmodsi4_exit>
    2ae0:	90 95       	com	r25
    2ae2:	80 95       	com	r24
    2ae4:	70 95       	com	r23
    2ae6:	61 95       	neg	r22
    2ae8:	7f 4f       	sbci	r23, 0xFF	; 255
    2aea:	8f 4f       	sbci	r24, 0xFF	; 255
    2aec:	9f 4f       	sbci	r25, 0xFF	; 255
    2aee:	08 95       	ret

00002af0 <__prologue_saves__>:
    2af0:	2f 92       	push	r2
    2af2:	3f 92       	push	r3
    2af4:	4f 92       	push	r4
    2af6:	5f 92       	push	r5
    2af8:	6f 92       	push	r6
    2afa:	7f 92       	push	r7
    2afc:	8f 92       	push	r8
    2afe:	9f 92       	push	r9
    2b00:	af 92       	push	r10
    2b02:	bf 92       	push	r11
    2b04:	cf 92       	push	r12
    2b06:	df 92       	push	r13
    2b08:	ef 92       	push	r14
    2b0a:	ff 92       	push	r15
    2b0c:	0f 93       	push	r16
    2b0e:	1f 93       	push	r17
    2b10:	cf 93       	push	r28
    2b12:	df 93       	push	r29
    2b14:	cd b7       	in	r28, 0x3d	; 61
    2b16:	de b7       	in	r29, 0x3e	; 62
    2b18:	ca 1b       	sub	r28, r26
    2b1a:	db 0b       	sbc	r29, r27
    2b1c:	0f b6       	in	r0, 0x3f	; 63
    2b1e:	f8 94       	cli
    2b20:	de bf       	out	0x3e, r29	; 62
    2b22:	0f be       	out	0x3f, r0	; 63
    2b24:	cd bf       	out	0x3d, r28	; 61
    2b26:	09 94       	ijmp

00002b28 <__epilogue_restores__>:
    2b28:	2a 88       	ldd	r2, Y+18	; 0x12
    2b2a:	39 88       	ldd	r3, Y+17	; 0x11
    2b2c:	48 88       	ldd	r4, Y+16	; 0x10
    2b2e:	5f 84       	ldd	r5, Y+15	; 0x0f
    2b30:	6e 84       	ldd	r6, Y+14	; 0x0e
    2b32:	7d 84       	ldd	r7, Y+13	; 0x0d
    2b34:	8c 84       	ldd	r8, Y+12	; 0x0c
    2b36:	9b 84       	ldd	r9, Y+11	; 0x0b
    2b38:	aa 84       	ldd	r10, Y+10	; 0x0a
    2b3a:	b9 84       	ldd	r11, Y+9	; 0x09
    2b3c:	c8 84       	ldd	r12, Y+8	; 0x08
    2b3e:	df 80       	ldd	r13, Y+7	; 0x07
    2b40:	ee 80       	ldd	r14, Y+6	; 0x06
    2b42:	fd 80       	ldd	r15, Y+5	; 0x05
    2b44:	0c 81       	ldd	r16, Y+4	; 0x04
    2b46:	1b 81       	ldd	r17, Y+3	; 0x03
    2b48:	aa 81       	ldd	r26, Y+2	; 0x02
    2b4a:	b9 81       	ldd	r27, Y+1	; 0x01
    2b4c:	ce 0f       	add	r28, r30
    2b4e:	d1 1d       	adc	r29, r1
    2b50:	0f b6       	in	r0, 0x3f	; 63
    2b52:	f8 94       	cli
    2b54:	de bf       	out	0x3e, r29	; 62
    2b56:	0f be       	out	0x3f, r0	; 63
    2b58:	cd bf       	out	0x3d, r28	; 61
    2b5a:	ed 01       	movw	r28, r26
    2b5c:	08 95       	ret

00002b5e <itoa>:
    2b5e:	fb 01       	movw	r30, r22
    2b60:	9f 01       	movw	r18, r30
    2b62:	e8 94       	clt
    2b64:	42 30       	cpi	r20, 0x02	; 2
    2b66:	c4 f0       	brlt	.+48     	; 0x2b98 <itoa+0x3a>
    2b68:	45 32       	cpi	r20, 0x25	; 37
    2b6a:	b4 f4       	brge	.+44     	; 0x2b98 <itoa+0x3a>
    2b6c:	4a 30       	cpi	r20, 0x0A	; 10
    2b6e:	29 f4       	brne	.+10     	; 0x2b7a <itoa+0x1c>
    2b70:	97 fb       	bst	r25, 7
    2b72:	1e f4       	brtc	.+6      	; 0x2b7a <itoa+0x1c>
    2b74:	90 95       	com	r25
    2b76:	81 95       	neg	r24
    2b78:	9f 4f       	sbci	r25, 0xFF	; 255
    2b7a:	64 2f       	mov	r22, r20
    2b7c:	77 27       	eor	r23, r23
    2b7e:	0e 94 14 15 	call	0x2a28	; 0x2a28 <__udivmodhi4>
    2b82:	80 5d       	subi	r24, 0xD0	; 208
    2b84:	8a 33       	cpi	r24, 0x3A	; 58
    2b86:	0c f0       	brlt	.+2      	; 0x2b8a <itoa+0x2c>
    2b88:	89 5d       	subi	r24, 0xD9	; 217
    2b8a:	81 93       	st	Z+, r24
    2b8c:	cb 01       	movw	r24, r22
    2b8e:	00 97       	sbiw	r24, 0x00	; 0
    2b90:	a1 f7       	brne	.-24     	; 0x2b7a <itoa+0x1c>
    2b92:	16 f4       	brtc	.+4      	; 0x2b98 <itoa+0x3a>
    2b94:	5d e2       	ldi	r21, 0x2D	; 45
    2b96:	51 93       	st	Z+, r21
    2b98:	10 82       	st	Z, r1
    2b9a:	c9 01       	movw	r24, r18
    2b9c:	0c 94 d0 15 	jmp	0x2ba0	; 0x2ba0 <strrev>

00002ba0 <strrev>:
    2ba0:	dc 01       	movw	r26, r24
    2ba2:	fc 01       	movw	r30, r24
    2ba4:	67 2f       	mov	r22, r23
    2ba6:	71 91       	ld	r23, Z+
    2ba8:	77 23       	and	r23, r23
    2baa:	e1 f7       	brne	.-8      	; 0x2ba4 <strrev+0x4>
    2bac:	32 97       	sbiw	r30, 0x02	; 2
    2bae:	04 c0       	rjmp	.+8      	; 0x2bb8 <strrev+0x18>
    2bb0:	7c 91       	ld	r23, X
    2bb2:	6d 93       	st	X+, r22
    2bb4:	70 83       	st	Z, r23
    2bb6:	62 91       	ld	r22, -Z
    2bb8:	ae 17       	cp	r26, r30
    2bba:	bf 07       	cpc	r27, r31
    2bbc:	c8 f3       	brcs	.-14     	; 0x2bb0 <strrev+0x10>
    2bbe:	08 95       	ret

00002bc0 <_exit>:
    2bc0:	f8 94       	cli

00002bc2 <__stop_program>:
    2bc2:	ff cf       	rjmp	.-2      	; 0x2bc2 <__stop_program>
