Encoding,picu0,picl0,picu1,picl1,picu2,picl2,picu3,picl3
0000000,cycle_counts,cycle_counts,cycle_counts,cycle_counts,cycle_counts,cycle_counts,cycle_counts,cycle_counts
0000001,instruction_counts,instruction_counts,instruction_counts,instruction_counts,instruction_counts,instruction_counts,instruction_counts,instruction_counts
0000010,instruction_flow_counts,Reserved00,Reserved01,Reserved02,instruction_flow_counts,Reserved03,Reserved04,xma_inst
0000011,iwr_empty,Reserved,Reserved,Reserved,iwr_empty,Reserved,Reserved,Reserved
0000100,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved
0000101,op_stv_wait,op_stv_wait,op_stv_wait,op_stv_wait,op_stv_wait,op_stv_wait,op_stv_wait,op_stv_wait
0000110,effective_instruction_counts,effective_instruction_counts,effective_instruction_counts,effective_instruction_counts,effective_instruction_counts,effective_instruction_counts,effective_instruction_counts,effective_instruction_counts
0000111,SIMD_load_store_instructions,SIMD_floating_instructions,SIMD_fma_instructions,sxar1_instructions,sxar2_instructions,unpack_sxar1,unpack_sxar2,Reserved05
0001000,load_store_instructions,load_store_instructions,load_store_instructions,load_store_instructions,load_store_instructions,load_store_instructions,load_store_instructions,load_store_instructions
0001001,branch_instructions,branch_instructions,branch_instructions,branch_instructions,branch_instructions,branch_instructions,branch_instructions,branch_instructions
0001010,floating_instructions,floating_instructions,floating_instructions,floating_instructions,floating_instructions,floating_instructions,floating_instructions,floating_instructions
0001011,fma_instructions,fma_instructions,fma_instructions,fma_instructions,fma_instructions,fma_instructions,fma_instructions,fma_instructions
0001100,prefetch_instructions,prefetch_instructions,prefetch_instructions,prefetch_instructions,prefetch_instructions,prefetch_instructions,prefetch_instructions,prefetch_instructions
0001101,Reserved06,ex_load_instructions,ex_store_instructions,fl_load_instructions,fl_store_instructions,SIMD_fl_load_instructions,SIMD_fl_store_instructions,Reserved07
0001110,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved
0001111,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved
0010000,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved
0010001,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved
0010010,rs1,flush_rs,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved
0010011,1iid_use,2iid_use,3iid_use,4iid_use,Reserved,sync_intlk,regwin_intlk,Reserved
0010100,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved
0010101,Reserved,toq_rsbr_phantom,Reserved,flush_rs,Reserved,Reserved,rs1,Reserved
0010110,trap_all,trap_int_vector,trap_int_level,trap_spill,trap_fill,trap_trap_inst,trap_IMMU_miss,trap_DMMU_miss
0010111,Reserved,trap_SIMD_load_across_pages,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved
0011000,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved
0011001,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved
0011010,Reserved08,Reserved09,single_sxar_commit,Reserved10,Reserved11,Reserved12,Reserved13,suspend_cycle
0011011,rsf_pmmi,Reserved,Reserved,0iid_use,flush_rs,Reserved,Reserved,decall_intlk
0011100,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved
0011101,op_stv_wait_pfp_busy_ex,op_stv_wait_sxmiss,op_stv_wait_sxmiss_ex,op_stv_wait_nc_pend,cse_window_empty_sp_full,op_stv_wait_pfp_busy,Reserved14,Reserved15
0011110,cse_window_empty,eu_comp_wait,branch_comp_wait,0endop,op_stv_wait_ex,fl_comp_wait,1endop,2endop
0011111,inh_cmit_gpr_2write,Reserved16,Reserved17,Reserved18,3endop,Reserved19,sleep_cycle,op_stv_wait_swpf
0100000,uITLB_miss2,uDTLB_miss2,uITLB_miss,uDTLB_miss,L1I_miss,L1D_miss,L1I_wait_all,L1D_wait_all
0100001,Reserved20,Reserved21,Reserved22,Reserved23,Reserved24,Reserved25,Reserved26,Reserved27
0100010,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved
0100011,L1I_thrashing,L1D_thrashing,Reserved28,Reserved29,Reserved30,Reserved31,Reserved32,Reserved33
0100100,swpf_success_all,swpf_fail_all,Reserved,Reserved,swpf_lbs_hit,Reserved,Reserved,Reserved
0100101,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved
0100110,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved
0100111,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved
0110000,Reserved34,Reserved35,L2_miss_dm,L2_miss_pf,L2_read_dm,L2_read_pf,L2_wb_dm,L2_wb_pf
0110001,bi_count,Reserved,Reserved,cpd_count,cpu_mem_read_count,cpu_mem_write_count,IO_mem_read_count,IO_mem_write_count
0110010,L2_miss_wait_dm_bank0,L2_miss_wait_pf_bank0,L2_miss_count_dm_bank0,L2_miss_count_pf_bank0,L2_miss_wait_dm_bank1,L2_miss_wait_pf_bank1,L2_miss_count_dm_bank1,L2_miss_count_pf_bank1
0110011,L2_miss_count_dm_bank2,L2_miss_count_pf_bank2,L2_miss_wait_dm_bank2,L2_miss_wait_pf_bank2,L2_miss_count_dm_bank3,L2_mis_count_pf_bank3,L2_miss_wait_dm_bank3,L2_miss_wait_pf_bank3
0110100,lost_pf_pfp_full,lost_pf_by_abort,IO_pst_count,Reserved,Reserved,Reserved,Reserved,Reserved
0110101,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved
0110110,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved
0111111,Disabled,Disabled,Disabled,Disabled,Disabled,Disabled,Disabled,Disabled
1111111,Disabled,Disabled,Disabled,Disabled,Disabled,Disabled,Disabled,Disabled
