

================================================================
== Vitis HLS Report for 'node25'
================================================================
* Date:           Wed Oct  2 15:04:56 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_MultiHeadSelfAttention1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.480 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1027|     1027|  3.420 us|  3.420 us|  1027|  1027|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop134_loop135  |     1025|     1025|         3|          1|          1|  1024|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      114|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      297|    -|
|Register             |        -|     -|       39|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       39|      411|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln923_1_fu_440_p2             |         +|   0|  0|  18|          11|           1|
    |add_ln923_fu_452_p2               |         +|   0|  0|  13|           6|           1|
    |add_ln924_fu_502_p2               |         +|   0|  0|  13|           6|           1|
    |add_ln929_fu_496_p2               |         +|   0|  0|  17|          10|          10|
    |ap_condition_375                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln923_fu_434_p2              |      icmp|   0|  0|  19|          11|          12|
    |icmp_ln924_fu_458_p2              |      icmp|   0|  0|  14|           6|           7|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |select_ln923_1_fu_476_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln923_fu_464_p3            |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 114|          56|          44|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_v322_load            |   9|          2|    6|         12|
    |ap_sig_allocacmp_v323_load            |   9|          2|    6|         12|
    |indvar_flatten_fu_116                 |   9|          2|   11|         22|
    |real_start                            |   9|          2|    1|          2|
    |v322_fu_112                           |   9|          2|    6|         12|
    |v323_fu_108                           |   9|          2|    6|         12|
    |v363_0_0_blk_n                        |   9|          2|    1|          2|
    |v363_0_1_blk_n                        |   9|          2|    1|          2|
    |v363_0_2_blk_n                        |   9|          2|    1|          2|
    |v363_0_3_blk_n                        |   9|          2|    1|          2|
    |v363_1_0_blk_n                        |   9|          2|    1|          2|
    |v363_1_1_blk_n                        |   9|          2|    1|          2|
    |v363_1_2_blk_n                        |   9|          2|    1|          2|
    |v363_1_3_blk_n                        |   9|          2|    1|          2|
    |v364_0_0_blk_n                        |   9|          2|    1|          2|
    |v364_0_1_blk_n                        |   9|          2|    1|          2|
    |v364_0_2_blk_n                        |   9|          2|    1|          2|
    |v364_0_3_blk_n                        |   9|          2|    1|          2|
    |v364_1_0_blk_n                        |   9|          2|    1|          2|
    |v364_1_1_blk_n                        |   9|          2|    1|          2|
    |v364_1_2_blk_n                        |   9|          2|    1|          2|
    |v364_1_3_blk_n                        |   9|          2|    1|          2|
    |v365_0_0_blk_n                        |   9|          2|    1|          2|
    |v365_0_1_blk_n                        |   9|          2|    1|          2|
    |v365_0_2_blk_n                        |   9|          2|    1|          2|
    |v365_0_3_blk_n                        |   9|          2|    1|          2|
    |v365_1_0_blk_n                        |   9|          2|    1|          2|
    |v365_1_1_blk_n                        |   9|          2|    1|          2|
    |v365_1_2_blk_n                        |   9|          2|    1|          2|
    |v365_1_3_blk_n                        |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 297|         66|   73|        146|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln929_reg_559                 |  10|   0|   10|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_116             |  11|   0|   11|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |v322_fu_112                       |   6|   0|    6|          0|
    |v323_fu_108                       |   6|   0|    6|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  39|   0|   39|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|        node25|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|        node25|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|        node25|  return value|
|start_full_n             |   in|    1|  ap_ctrl_hs|        node25|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|        node25|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|        node25|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|        node25|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|        node25|  return value|
|start_out                |  out|    1|  ap_ctrl_hs|        node25|  return value|
|start_write              |  out|    1|  ap_ctrl_hs|        node25|  return value|
|v365_0_0_din             |  out|   32|     ap_fifo|      v365_0_0|       pointer|
|v365_0_0_num_data_valid  |   in|   11|     ap_fifo|      v365_0_0|       pointer|
|v365_0_0_fifo_cap        |   in|   11|     ap_fifo|      v365_0_0|       pointer|
|v365_0_0_full_n          |   in|    1|     ap_fifo|      v365_0_0|       pointer|
|v365_0_0_write           |  out|    1|     ap_fifo|      v365_0_0|       pointer|
|v364_0_0_din             |  out|   32|     ap_fifo|      v364_0_0|       pointer|
|v364_0_0_num_data_valid  |   in|   11|     ap_fifo|      v364_0_0|       pointer|
|v364_0_0_fifo_cap        |   in|   11|     ap_fifo|      v364_0_0|       pointer|
|v364_0_0_full_n          |   in|    1|     ap_fifo|      v364_0_0|       pointer|
|v364_0_0_write           |  out|    1|     ap_fifo|      v364_0_0|       pointer|
|v363_0_0_din             |  out|   32|     ap_fifo|      v363_0_0|       pointer|
|v363_0_0_num_data_valid  |   in|   11|     ap_fifo|      v363_0_0|       pointer|
|v363_0_0_fifo_cap        |   in|   11|     ap_fifo|      v363_0_0|       pointer|
|v363_0_0_full_n          |   in|    1|     ap_fifo|      v363_0_0|       pointer|
|v363_0_0_write           |  out|    1|     ap_fifo|      v363_0_0|       pointer|
|v365_1_0_din             |  out|   32|     ap_fifo|      v365_1_0|       pointer|
|v365_1_0_num_data_valid  |   in|   11|     ap_fifo|      v365_1_0|       pointer|
|v365_1_0_fifo_cap        |   in|   11|     ap_fifo|      v365_1_0|       pointer|
|v365_1_0_full_n          |   in|    1|     ap_fifo|      v365_1_0|       pointer|
|v365_1_0_write           |  out|    1|     ap_fifo|      v365_1_0|       pointer|
|v364_1_0_din             |  out|   32|     ap_fifo|      v364_1_0|       pointer|
|v364_1_0_num_data_valid  |   in|   11|     ap_fifo|      v364_1_0|       pointer|
|v364_1_0_fifo_cap        |   in|   11|     ap_fifo|      v364_1_0|       pointer|
|v364_1_0_full_n          |   in|    1|     ap_fifo|      v364_1_0|       pointer|
|v364_1_0_write           |  out|    1|     ap_fifo|      v364_1_0|       pointer|
|v363_1_0_din             |  out|   32|     ap_fifo|      v363_1_0|       pointer|
|v363_1_0_num_data_valid  |   in|   11|     ap_fifo|      v363_1_0|       pointer|
|v363_1_0_fifo_cap        |   in|   11|     ap_fifo|      v363_1_0|       pointer|
|v363_1_0_full_n          |   in|    1|     ap_fifo|      v363_1_0|       pointer|
|v363_1_0_write           |  out|    1|     ap_fifo|      v363_1_0|       pointer|
|v365_0_1_din             |  out|   32|     ap_fifo|      v365_0_1|       pointer|
|v365_0_1_num_data_valid  |   in|   11|     ap_fifo|      v365_0_1|       pointer|
|v365_0_1_fifo_cap        |   in|   11|     ap_fifo|      v365_0_1|       pointer|
|v365_0_1_full_n          |   in|    1|     ap_fifo|      v365_0_1|       pointer|
|v365_0_1_write           |  out|    1|     ap_fifo|      v365_0_1|       pointer|
|v364_0_1_din             |  out|   32|     ap_fifo|      v364_0_1|       pointer|
|v364_0_1_num_data_valid  |   in|   11|     ap_fifo|      v364_0_1|       pointer|
|v364_0_1_fifo_cap        |   in|   11|     ap_fifo|      v364_0_1|       pointer|
|v364_0_1_full_n          |   in|    1|     ap_fifo|      v364_0_1|       pointer|
|v364_0_1_write           |  out|    1|     ap_fifo|      v364_0_1|       pointer|
|v363_0_1_din             |  out|   32|     ap_fifo|      v363_0_1|       pointer|
|v363_0_1_num_data_valid  |   in|   11|     ap_fifo|      v363_0_1|       pointer|
|v363_0_1_fifo_cap        |   in|   11|     ap_fifo|      v363_0_1|       pointer|
|v363_0_1_full_n          |   in|    1|     ap_fifo|      v363_0_1|       pointer|
|v363_0_1_write           |  out|    1|     ap_fifo|      v363_0_1|       pointer|
|v365_1_1_din             |  out|   32|     ap_fifo|      v365_1_1|       pointer|
|v365_1_1_num_data_valid  |   in|   11|     ap_fifo|      v365_1_1|       pointer|
|v365_1_1_fifo_cap        |   in|   11|     ap_fifo|      v365_1_1|       pointer|
|v365_1_1_full_n          |   in|    1|     ap_fifo|      v365_1_1|       pointer|
|v365_1_1_write           |  out|    1|     ap_fifo|      v365_1_1|       pointer|
|v364_1_1_din             |  out|   32|     ap_fifo|      v364_1_1|       pointer|
|v364_1_1_num_data_valid  |   in|   11|     ap_fifo|      v364_1_1|       pointer|
|v364_1_1_fifo_cap        |   in|   11|     ap_fifo|      v364_1_1|       pointer|
|v364_1_1_full_n          |   in|    1|     ap_fifo|      v364_1_1|       pointer|
|v364_1_1_write           |  out|    1|     ap_fifo|      v364_1_1|       pointer|
|v363_1_1_din             |  out|   32|     ap_fifo|      v363_1_1|       pointer|
|v363_1_1_num_data_valid  |   in|   11|     ap_fifo|      v363_1_1|       pointer|
|v363_1_1_fifo_cap        |   in|   11|     ap_fifo|      v363_1_1|       pointer|
|v363_1_1_full_n          |   in|    1|     ap_fifo|      v363_1_1|       pointer|
|v363_1_1_write           |  out|    1|     ap_fifo|      v363_1_1|       pointer|
|v365_0_2_din             |  out|   32|     ap_fifo|      v365_0_2|       pointer|
|v365_0_2_num_data_valid  |   in|   11|     ap_fifo|      v365_0_2|       pointer|
|v365_0_2_fifo_cap        |   in|   11|     ap_fifo|      v365_0_2|       pointer|
|v365_0_2_full_n          |   in|    1|     ap_fifo|      v365_0_2|       pointer|
|v365_0_2_write           |  out|    1|     ap_fifo|      v365_0_2|       pointer|
|v364_0_2_din             |  out|   32|     ap_fifo|      v364_0_2|       pointer|
|v364_0_2_num_data_valid  |   in|   11|     ap_fifo|      v364_0_2|       pointer|
|v364_0_2_fifo_cap        |   in|   11|     ap_fifo|      v364_0_2|       pointer|
|v364_0_2_full_n          |   in|    1|     ap_fifo|      v364_0_2|       pointer|
|v364_0_2_write           |  out|    1|     ap_fifo|      v364_0_2|       pointer|
|v363_0_2_din             |  out|   32|     ap_fifo|      v363_0_2|       pointer|
|v363_0_2_num_data_valid  |   in|   11|     ap_fifo|      v363_0_2|       pointer|
|v363_0_2_fifo_cap        |   in|   11|     ap_fifo|      v363_0_2|       pointer|
|v363_0_2_full_n          |   in|    1|     ap_fifo|      v363_0_2|       pointer|
|v363_0_2_write           |  out|    1|     ap_fifo|      v363_0_2|       pointer|
|v365_1_2_din             |  out|   32|     ap_fifo|      v365_1_2|       pointer|
|v365_1_2_num_data_valid  |   in|   11|     ap_fifo|      v365_1_2|       pointer|
|v365_1_2_fifo_cap        |   in|   11|     ap_fifo|      v365_1_2|       pointer|
|v365_1_2_full_n          |   in|    1|     ap_fifo|      v365_1_2|       pointer|
|v365_1_2_write           |  out|    1|     ap_fifo|      v365_1_2|       pointer|
|v364_1_2_din             |  out|   32|     ap_fifo|      v364_1_2|       pointer|
|v364_1_2_num_data_valid  |   in|   11|     ap_fifo|      v364_1_2|       pointer|
|v364_1_2_fifo_cap        |   in|   11|     ap_fifo|      v364_1_2|       pointer|
|v364_1_2_full_n          |   in|    1|     ap_fifo|      v364_1_2|       pointer|
|v364_1_2_write           |  out|    1|     ap_fifo|      v364_1_2|       pointer|
|v363_1_2_din             |  out|   32|     ap_fifo|      v363_1_2|       pointer|
|v363_1_2_num_data_valid  |   in|   11|     ap_fifo|      v363_1_2|       pointer|
|v363_1_2_fifo_cap        |   in|   11|     ap_fifo|      v363_1_2|       pointer|
|v363_1_2_full_n          |   in|    1|     ap_fifo|      v363_1_2|       pointer|
|v363_1_2_write           |  out|    1|     ap_fifo|      v363_1_2|       pointer|
|v365_0_3_din             |  out|   32|     ap_fifo|      v365_0_3|       pointer|
|v365_0_3_num_data_valid  |   in|   11|     ap_fifo|      v365_0_3|       pointer|
|v365_0_3_fifo_cap        |   in|   11|     ap_fifo|      v365_0_3|       pointer|
|v365_0_3_full_n          |   in|    1|     ap_fifo|      v365_0_3|       pointer|
|v365_0_3_write           |  out|    1|     ap_fifo|      v365_0_3|       pointer|
|v364_0_3_din             |  out|   32|     ap_fifo|      v364_0_3|       pointer|
|v364_0_3_num_data_valid  |   in|   11|     ap_fifo|      v364_0_3|       pointer|
|v364_0_3_fifo_cap        |   in|   11|     ap_fifo|      v364_0_3|       pointer|
|v364_0_3_full_n          |   in|    1|     ap_fifo|      v364_0_3|       pointer|
|v364_0_3_write           |  out|    1|     ap_fifo|      v364_0_3|       pointer|
|v363_0_3_din             |  out|   32|     ap_fifo|      v363_0_3|       pointer|
|v363_0_3_num_data_valid  |   in|   11|     ap_fifo|      v363_0_3|       pointer|
|v363_0_3_fifo_cap        |   in|   11|     ap_fifo|      v363_0_3|       pointer|
|v363_0_3_full_n          |   in|    1|     ap_fifo|      v363_0_3|       pointer|
|v363_0_3_write           |  out|    1|     ap_fifo|      v363_0_3|       pointer|
|v365_1_3_din             |  out|   32|     ap_fifo|      v365_1_3|       pointer|
|v365_1_3_num_data_valid  |   in|   11|     ap_fifo|      v365_1_3|       pointer|
|v365_1_3_fifo_cap        |   in|   11|     ap_fifo|      v365_1_3|       pointer|
|v365_1_3_full_n          |   in|    1|     ap_fifo|      v365_1_3|       pointer|
|v365_1_3_write           |  out|    1|     ap_fifo|      v365_1_3|       pointer|
|v364_1_3_din             |  out|   32|     ap_fifo|      v364_1_3|       pointer|
|v364_1_3_num_data_valid  |   in|   11|     ap_fifo|      v364_1_3|       pointer|
|v364_1_3_fifo_cap        |   in|   11|     ap_fifo|      v364_1_3|       pointer|
|v364_1_3_full_n          |   in|    1|     ap_fifo|      v364_1_3|       pointer|
|v364_1_3_write           |  out|    1|     ap_fifo|      v364_1_3|       pointer|
|v363_1_3_din             |  out|   32|     ap_fifo|      v363_1_3|       pointer|
|v363_1_3_num_data_valid  |   in|   11|     ap_fifo|      v363_1_3|       pointer|
|v363_1_3_fifo_cap        |   in|   11|     ap_fifo|      v363_1_3|       pointer|
|v363_1_3_full_n          |   in|    1|     ap_fifo|      v363_1_3|       pointer|
|v363_1_3_write           |  out|    1|     ap_fifo|      v363_1_3|       pointer|
|v327_0_0_address0        |  out|   10|   ap_memory|      v327_0_0|         array|
|v327_0_0_ce0             |  out|    1|   ap_memory|      v327_0_0|         array|
|v327_0_0_q0              |   in|   32|   ap_memory|      v327_0_0|         array|
|v327_0_1_address0        |  out|   10|   ap_memory|      v327_0_1|         array|
|v327_0_1_ce0             |  out|    1|   ap_memory|      v327_0_1|         array|
|v327_0_1_q0              |   in|   32|   ap_memory|      v327_0_1|         array|
|v327_0_2_address0        |  out|   10|   ap_memory|      v327_0_2|         array|
|v327_0_2_ce0             |  out|    1|   ap_memory|      v327_0_2|         array|
|v327_0_2_q0              |   in|   32|   ap_memory|      v327_0_2|         array|
|v327_0_3_address0        |  out|   10|   ap_memory|      v327_0_3|         array|
|v327_0_3_ce0             |  out|    1|   ap_memory|      v327_0_3|         array|
|v327_0_3_q0              |   in|   32|   ap_memory|      v327_0_3|         array|
|v327_1_0_address0        |  out|   10|   ap_memory|      v327_1_0|         array|
|v327_1_0_ce0             |  out|    1|   ap_memory|      v327_1_0|         array|
|v327_1_0_q0              |   in|   32|   ap_memory|      v327_1_0|         array|
|v327_1_1_address0        |  out|   10|   ap_memory|      v327_1_1|         array|
|v327_1_1_ce0             |  out|    1|   ap_memory|      v327_1_1|         array|
|v327_1_1_q0              |   in|   32|   ap_memory|      v327_1_1|         array|
|v327_1_2_address0        |  out|   10|   ap_memory|      v327_1_2|         array|
|v327_1_2_ce0             |  out|    1|   ap_memory|      v327_1_2|         array|
|v327_1_2_q0              |   in|   32|   ap_memory|      v327_1_2|         array|
|v327_1_3_address0        |  out|   10|   ap_memory|      v327_1_3|         array|
|v327_1_3_ce0             |  out|    1|   ap_memory|      v327_1_3|         array|
|v327_1_3_q0              |   in|   32|   ap_memory|      v327_1_3|         array|
+-------------------------+-----+-----+------------+--------------+--------------+

