
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//gcc-ar_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004010c0 <.init>:
  4010c0:	stp	x29, x30, [sp, #-16]!
  4010c4:	mov	x29, sp
  4010c8:	bl	401460 <strsignal@plt+0x60>
  4010cc:	ldp	x29, x30, [sp], #16
  4010d0:	ret

Disassembly of section .plt:

00000000004010e0 <memcpy@plt-0x20>:
  4010e0:	stp	x16, x30, [sp, #-16]!
  4010e4:	adrp	x16, 416000 <strsignal@plt+0x14c00>
  4010e8:	ldr	x17, [x16, #4088]
  4010ec:	add	x16, x16, #0xff8
  4010f0:	br	x17
  4010f4:	nop
  4010f8:	nop
  4010fc:	nop

0000000000401100 <memcpy@plt>:
  401100:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  401104:	ldr	x17, [x16]
  401108:	add	x16, x16, #0x0
  40110c:	br	x17

0000000000401110 <execvp@plt>:
  401110:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  401114:	ldr	x17, [x16, #8]
  401118:	add	x16, x16, #0x8
  40111c:	br	x17

0000000000401120 <calloc@plt>:
  401120:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  401124:	ldr	x17, [x16, #16]
  401128:	add	x16, x16, #0x10
  40112c:	br	x17

0000000000401130 <execv@plt>:
  401130:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  401134:	ldr	x17, [x16, #24]
  401138:	add	x16, x16, #0x18
  40113c:	br	x17

0000000000401140 <pipe@plt>:
  401140:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  401144:	ldr	x17, [x16, #32]
  401148:	add	x16, x16, #0x20
  40114c:	br	x17

0000000000401150 <dup2@plt>:
  401150:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  401154:	ldr	x17, [x16, #40]
  401158:	add	x16, x16, #0x28
  40115c:	br	x17

0000000000401160 <strlen@plt>:
  401160:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  401164:	ldr	x17, [x16, #48]
  401168:	add	x16, x16, #0x30
  40116c:	br	x17

0000000000401170 <fprintf@plt>:
  401170:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  401174:	ldr	x17, [x16, #56]
  401178:	add	x16, x16, #0x38
  40117c:	br	x17

0000000000401180 <waitpid@plt>:
  401180:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  401184:	ldr	x17, [x16, #64]
  401188:	add	x16, x16, #0x40
  40118c:	br	x17

0000000000401190 <open@plt>:
  401190:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  401194:	ldr	x17, [x16, #72]
  401198:	add	x16, x16, #0x48
  40119c:	br	x17

00000000004011a0 <fclose@plt>:
  4011a0:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  4011a4:	ldr	x17, [x16, #80]
  4011a8:	add	x16, x16, #0x50
  4011ac:	br	x17

00000000004011b0 <sleep@plt>:
  4011b0:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  4011b4:	ldr	x17, [x16, #88]
  4011b8:	add	x16, x16, #0x58
  4011bc:	br	x17

00000000004011c0 <pipe2@plt>:
  4011c0:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  4011c4:	ldr	x17, [x16, #96]
  4011c8:	add	x16, x16, #0x60
  4011cc:	br	x17

00000000004011d0 <wait4@plt>:
  4011d0:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  4011d4:	ldr	x17, [x16, #104]
  4011d8:	add	x16, x16, #0x68
  4011dc:	br	x17

00000000004011e0 <free@plt>:
  4011e0:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  4011e4:	ldr	x17, [x16, #112]
  4011e8:	add	x16, x16, #0x70
  4011ec:	br	x17

00000000004011f0 <memset@plt>:
  4011f0:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  4011f4:	ldr	x17, [x16, #120]
  4011f8:	add	x16, x16, #0x78
  4011fc:	br	x17

0000000000401200 <strdup@plt>:
  401200:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  401204:	ldr	x17, [x16, #128]
  401208:	add	x16, x16, #0x80
  40120c:	br	x17

0000000000401210 <realloc@plt>:
  401210:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  401214:	ldr	x17, [x16, #136]
  401218:	add	x16, x16, #0x88
  40121c:	br	x17

0000000000401220 <_exit@plt>:
  401220:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  401224:	ldr	x17, [x16, #144]
  401228:	add	x16, x16, #0x90
  40122c:	br	x17

0000000000401230 <access@plt>:
  401230:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  401234:	ldr	x17, [x16, #152]
  401238:	add	x16, x16, #0x98
  40123c:	br	x17

0000000000401240 <read@plt>:
  401240:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  401244:	ldr	x17, [x16, #160]
  401248:	add	x16, x16, #0xa0
  40124c:	br	x17

0000000000401250 <strerror@plt>:
  401250:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  401254:	ldr	x17, [x16, #168]
  401258:	add	x16, x16, #0xa8
  40125c:	br	x17

0000000000401260 <mkstemps@plt>:
  401260:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  401264:	ldr	x17, [x16, #176]
  401268:	add	x16, x16, #0xb0
  40126c:	br	x17

0000000000401270 <strcpy@plt>:
  401270:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  401274:	ldr	x17, [x16, #184]
  401278:	add	x16, x16, #0xb8
  40127c:	br	x17

0000000000401280 <sprintf@plt>:
  401280:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  401284:	ldr	x17, [x16, #192]
  401288:	add	x16, x16, #0xc0
  40128c:	br	x17

0000000000401290 <remove@plt>:
  401290:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  401294:	ldr	x17, [x16, #200]
  401298:	add	x16, x16, #0xc8
  40129c:	br	x17

00000000004012a0 <__libc_start_main@plt>:
  4012a0:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  4012a4:	ldr	x17, [x16, #208]
  4012a8:	add	x16, x16, #0xd0
  4012ac:	br	x17

00000000004012b0 <strncmp@plt>:
  4012b0:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  4012b4:	ldr	x17, [x16, #216]
  4012b8:	add	x16, x16, #0xd8
  4012bc:	br	x17

00000000004012c0 <strncpy@plt>:
  4012c0:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  4012c4:	ldr	x17, [x16, #224]
  4012c8:	add	x16, x16, #0xe0
  4012cc:	br	x17

00000000004012d0 <sbrk@plt>:
  4012d0:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  4012d4:	ldr	x17, [x16, #232]
  4012d8:	add	x16, x16, #0xe8
  4012dc:	br	x17

00000000004012e0 <kill@plt>:
  4012e0:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  4012e4:	ldr	x17, [x16, #240]
  4012e8:	add	x16, x16, #0xf0
  4012ec:	br	x17

00000000004012f0 <memmove@plt>:
  4012f0:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  4012f4:	ldr	x17, [x16, #248]
  4012f8:	add	x16, x16, #0xf8
  4012fc:	br	x17

0000000000401300 <__errno_location@plt>:
  401300:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  401304:	ldr	x17, [x16, #256]
  401308:	add	x16, x16, #0x100
  40130c:	br	x17

0000000000401310 <fopen@plt>:
  401310:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  401314:	ldr	x17, [x16, #264]
  401318:	add	x16, x16, #0x108
  40131c:	br	x17

0000000000401320 <close@plt>:
  401320:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  401324:	ldr	x17, [x16, #272]
  401328:	add	x16, x16, #0x110
  40132c:	br	x17

0000000000401330 <strcmp@plt>:
  401330:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  401334:	ldr	x17, [x16, #280]
  401338:	add	x16, x16, #0x118
  40133c:	br	x17

0000000000401340 <__xstat@plt>:
  401340:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  401344:	ldr	x17, [x16, #288]
  401348:	add	x16, x16, #0x120
  40134c:	br	x17

0000000000401350 <write@plt>:
  401350:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  401354:	ldr	x17, [x16, #296]
  401358:	add	x16, x16, #0x128
  40135c:	br	x17

0000000000401360 <malloc@plt>:
  401360:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  401364:	ldr	x17, [x16, #304]
  401368:	add	x16, x16, #0x130
  40136c:	br	x17

0000000000401370 <vfork@plt>:
  401370:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  401374:	ldr	x17, [x16, #312]
  401378:	add	x16, x16, #0x138
  40137c:	br	x17

0000000000401380 <abort@plt>:
  401380:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  401384:	ldr	x17, [x16, #320]
  401388:	add	x16, x16, #0x140
  40138c:	br	x17

0000000000401390 <getenv@plt>:
  401390:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  401394:	ldr	x17, [x16, #328]
  401398:	add	x16, x16, #0x148
  40139c:	br	x17

00000000004013a0 <exit@plt>:
  4013a0:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  4013a4:	ldr	x17, [x16, #336]
  4013a8:	add	x16, x16, #0x150
  4013ac:	br	x17

00000000004013b0 <fdopen@plt>:
  4013b0:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  4013b4:	ldr	x17, [x16, #344]
  4013b8:	add	x16, x16, #0x158
  4013bc:	br	x17

00000000004013c0 <realpath@plt>:
  4013c0:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  4013c4:	ldr	x17, [x16, #352]
  4013c8:	add	x16, x16, #0x160
  4013cc:	br	x17

00000000004013d0 <fcntl@plt>:
  4013d0:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  4013d4:	ldr	x17, [x16, #360]
  4013d8:	add	x16, x16, #0x168
  4013dc:	br	x17

00000000004013e0 <__gmon_start__@plt>:
  4013e0:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  4013e4:	ldr	x17, [x16, #368]
  4013e8:	add	x16, x16, #0x170
  4013ec:	br	x17

00000000004013f0 <strcat@plt>:
  4013f0:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  4013f4:	ldr	x17, [x16, #376]
  4013f8:	add	x16, x16, #0x178
  4013fc:	br	x17

0000000000401400 <strsignal@plt>:
  401400:	adrp	x16, 417000 <strsignal@plt+0x15c00>
  401404:	ldr	x17, [x16, #384]
  401408:	add	x16, x16, #0x180
  40140c:	br	x17

Disassembly of section .text:

0000000000401410 <.text>:
  401410:	mov	x29, #0x0                   	// #0
  401414:	mov	x30, #0x0                   	// #0
  401418:	mov	x5, x0
  40141c:	ldr	x1, [sp]
  401420:	add	x2, sp, #0x8
  401424:	mov	x6, sp
  401428:	movz	x0, #0x0, lsl #48
  40142c:	movk	x0, #0x0, lsl #32
  401430:	movk	x0, #0x40, lsl #16
  401434:	movk	x0, #0x151c
  401438:	movz	x3, #0x0, lsl #48
  40143c:	movk	x3, #0x0, lsl #32
  401440:	movk	x3, #0x40, lsl #16
  401444:	movk	x3, #0x5998
  401448:	movz	x4, #0x0, lsl #48
  40144c:	movk	x4, #0x0, lsl #32
  401450:	movk	x4, #0x40, lsl #16
  401454:	movk	x4, #0x5a18
  401458:	bl	4012a0 <__libc_start_main@plt>
  40145c:	bl	401380 <abort@plt>
  401460:	adrp	x0, 416000 <strsignal@plt+0x14c00>
  401464:	ldr	x0, [x0, #4064]
  401468:	cbz	x0, 401470 <strsignal@plt+0x70>
  40146c:	b	4013e0 <__gmon_start__@plt>
  401470:	ret
  401474:	nop
  401478:	adrp	x0, 417000 <strsignal@plt+0x15c00>
  40147c:	add	x0, x0, #0x1a0
  401480:	adrp	x1, 417000 <strsignal@plt+0x15c00>
  401484:	add	x1, x1, #0x1a0
  401488:	cmp	x1, x0
  40148c:	b.eq	4014a4 <strsignal@plt+0xa4>  // b.none
  401490:	adrp	x1, 405000 <strsignal@plt+0x3c00>
  401494:	ldr	x1, [x1, #2632]
  401498:	cbz	x1, 4014a4 <strsignal@plt+0xa4>
  40149c:	mov	x16, x1
  4014a0:	br	x16
  4014a4:	ret
  4014a8:	adrp	x0, 417000 <strsignal@plt+0x15c00>
  4014ac:	add	x0, x0, #0x1a0
  4014b0:	adrp	x1, 417000 <strsignal@plt+0x15c00>
  4014b4:	add	x1, x1, #0x1a0
  4014b8:	sub	x1, x1, x0
  4014bc:	lsr	x2, x1, #63
  4014c0:	add	x1, x2, x1, asr #3
  4014c4:	cmp	xzr, x1, asr #1
  4014c8:	asr	x1, x1, #1
  4014cc:	b.eq	4014e4 <strsignal@plt+0xe4>  // b.none
  4014d0:	adrp	x2, 405000 <strsignal@plt+0x3c00>
  4014d4:	ldr	x2, [x2, #2640]
  4014d8:	cbz	x2, 4014e4 <strsignal@plt+0xe4>
  4014dc:	mov	x16, x2
  4014e0:	br	x16
  4014e4:	ret
  4014e8:	stp	x29, x30, [sp, #-32]!
  4014ec:	mov	x29, sp
  4014f0:	str	x19, [sp, #16]
  4014f4:	adrp	x19, 417000 <strsignal@plt+0x15c00>
  4014f8:	ldrb	w0, [x19, #432]
  4014fc:	cbnz	w0, 40150c <strsignal@plt+0x10c>
  401500:	bl	401478 <strsignal@plt+0x78>
  401504:	mov	w0, #0x1                   	// #1
  401508:	strb	w0, [x19, #432]
  40150c:	ldr	x19, [sp, #16]
  401510:	ldp	x29, x30, [sp], #32
  401514:	ret
  401518:	b	4014a8 <strsignal@plt+0xa8>
  40151c:	sub	sp, sp, #0xe0
  401520:	stp	x29, x30, [sp, #208]
  401524:	add	x29, sp, #0xd0
  401528:	mov	w8, #0x1                   	// #1
  40152c:	mov	w9, #0x1                   	// #1
  401530:	adrp	x10, 417000 <strsignal@plt+0x15c00>
  401534:	add	x10, x10, #0x1a8
  401538:	mov	w11, #0x0                   	// #0
  40153c:	adrp	x12, 417000 <strsignal@plt+0x15c00>
  401540:	add	x12, x12, #0x1d0
  401544:	stur	wzr, [x29, #-4]
  401548:	stur	w0, [x29, #-8]
  40154c:	stur	x1, [x29, #-16]
  401550:	sturb	w8, [x29, #-65]
  401554:	stur	w9, [x29, #-72]
  401558:	ldur	x13, [x29, #-16]
  40155c:	ldr	x0, [x13]
  401560:	str	x10, [sp, #80]
  401564:	str	w11, [sp, #76]
  401568:	str	x12, [sp, #64]
  40156c:	bl	401ad4 <strsignal@plt+0x6d4>
  401570:	stur	wzr, [x29, #-76]
  401574:	ldur	w8, [x29, #-76]
  401578:	ldur	w9, [x29, #-8]
  40157c:	cmp	w8, w9
  401580:	b.ge	401794 <strsignal@plt+0x394>  // b.tcont
  401584:	ldur	x8, [x29, #-16]
  401588:	ldursw	x9, [x29, #-76]
  40158c:	mov	x10, #0x8                   	// #8
  401590:	mul	x9, x10, x9
  401594:	add	x8, x8, x9
  401598:	ldr	x0, [x8]
  40159c:	adrp	x1, 405000 <strsignal@plt+0x3c00>
  4015a0:	add	x1, x1, #0xa58
  4015a4:	mov	x2, #0x2                   	// #2
  4015a8:	bl	4012b0 <strncmp@plt>
  4015ac:	cbnz	w0, 401784 <strsignal@plt+0x384>
  4015b0:	ldur	x8, [x29, #-16]
  4015b4:	ldursw	x9, [x29, #-76]
  4015b8:	mov	x10, #0x8                   	// #8
  4015bc:	mul	x9, x10, x9
  4015c0:	add	x8, x8, x9
  4015c4:	ldr	x8, [x8]
  4015c8:	add	x8, x8, #0x2
  4015cc:	stur	x8, [x29, #-88]
  4015d0:	ldur	x8, [x29, #-16]
  4015d4:	ldursw	x9, [x29, #-76]
  4015d8:	mul	x9, x10, x9
  4015dc:	add	x0, x8, x9
  4015e0:	ldur	x8, [x29, #-16]
  4015e4:	ldursw	x9, [x29, #-76]
  4015e8:	mul	x9, x10, x9
  4015ec:	add	x8, x8, x9
  4015f0:	add	x1, x8, #0x8
  4015f4:	ldur	w11, [x29, #-8]
  4015f8:	add	w11, w11, #0x1
  4015fc:	ldur	w12, [x29, #-76]
  401600:	subs	w11, w11, w12
  401604:	mov	w2, w11
  401608:	sxtw	x8, w2
  40160c:	mov	x9, #0x8                   	// #8
  401610:	mul	x2, x9, x8
  401614:	bl	4012f0 <memmove@plt>
  401618:	ldur	w11, [x29, #-8]
  40161c:	subs	w11, w11, #0x1
  401620:	stur	w11, [x29, #-8]
  401624:	ldur	x8, [x29, #-88]
  401628:	ldrb	w11, [x8]
  40162c:	cbnz	w11, 4016d8 <strsignal@plt+0x2d8>
  401630:	ldur	x8, [x29, #-16]
  401634:	ldursw	x9, [x29, #-76]
  401638:	mov	x10, #0x8                   	// #8
  40163c:	mul	x9, x10, x9
  401640:	add	x8, x8, x9
  401644:	ldr	x8, [x8]
  401648:	stur	x8, [x29, #-88]
  40164c:	ldur	x8, [x29, #-88]
  401650:	cbnz	x8, 401674 <strsignal@plt+0x274>
  401654:	ldr	x8, [sp, #80]
  401658:	ldr	x0, [x8]
  40165c:	adrp	x1, 405000 <strsignal@plt+0x3c00>
  401660:	add	x1, x1, #0xa5b
  401664:	bl	401170 <fprintf@plt>
  401668:	mov	w9, #0x1                   	// #1
  40166c:	mov	w0, w9
  401670:	bl	4013a0 <exit@plt>
  401674:	ldur	x8, [x29, #-16]
  401678:	ldursw	x9, [x29, #-76]
  40167c:	mov	x10, #0x8                   	// #8
  401680:	mul	x9, x10, x9
  401684:	add	x0, x8, x9
  401688:	ldur	x8, [x29, #-16]
  40168c:	ldursw	x9, [x29, #-76]
  401690:	mul	x9, x10, x9
  401694:	add	x8, x8, x9
  401698:	add	x1, x8, #0x8
  40169c:	ldur	w11, [x29, #-8]
  4016a0:	add	w11, w11, #0x1
  4016a4:	ldur	w12, [x29, #-76]
  4016a8:	subs	w11, w11, w12
  4016ac:	mov	w2, w11
  4016b0:	sxtw	x8, w2
  4016b4:	mov	x9, #0x8                   	// #8
  4016b8:	mul	x2, x9, x8
  4016bc:	bl	4012f0 <memmove@plt>
  4016c0:	ldur	w11, [x29, #-8]
  4016c4:	subs	w11, w11, #0x1
  4016c8:	stur	w11, [x29, #-8]
  4016cc:	ldur	w11, [x29, #-76]
  4016d0:	add	w11, w11, #0x1
  4016d4:	stur	w11, [x29, #-76]
  4016d8:	ldur	x0, [x29, #-88]
  4016dc:	bl	401160 <strlen@plt>
  4016e0:	str	x0, [sp, #104]
  4016e4:	ldr	x8, [sp, #104]
  4016e8:	cmp	x8, #0x0
  4016ec:	cset	w9, ls  // ls = plast
  4016f0:	tbnz	w9, #0, 401700 <strsignal@plt+0x300>
  4016f4:	ldr	x8, [sp, #104]
  4016f8:	subs	x8, x8, #0x1
  4016fc:	str	x8, [sp, #104]
  401700:	ldur	x8, [x29, #-88]
  401704:	ldr	x9, [sp, #104]
  401708:	add	x8, x8, x9
  40170c:	stur	x8, [x29, #-96]
  401710:	ldur	x8, [x29, #-96]
  401714:	ldur	x9, [x29, #-88]
  401718:	cmp	x8, x9
  40171c:	b.ls	401764 <strsignal@plt+0x364>  // b.plast
  401720:	ldur	x8, [x29, #-96]
  401724:	ldrb	w9, [x8]
  401728:	cmp	w9, #0x2f
  40172c:	b.eq	401764 <strsignal@plt+0x364>  // b.none
  401730:	ldur	x8, [x29, #-96]
  401734:	ldrb	w9, [x8]
  401738:	cmp	w9, #0x5c
  40173c:	b.ne	401748 <strsignal@plt+0x348>  // b.any
  401740:	ldr	w8, [sp, #76]
  401744:	tbnz	w8, #0, 401764 <strsignal@plt+0x364>
  401748:	ldur	x0, [x29, #-88]
  40174c:	adrp	x1, 405000 <strsignal@plt+0x3c00>
  401750:	add	x1, x1, #0xb76
  401754:	mov	x8, xzr
  401758:	mov	x2, x8
  40175c:	bl	402694 <strsignal@plt+0x1294>
  401760:	stur	x0, [x29, #-88]
  401764:	ldur	x1, [x29, #-88]
  401768:	adrp	x0, 417000 <strsignal@plt+0x15c00>
  40176c:	add	x0, x0, #0x1b8
  401770:	bl	402044 <strsignal@plt+0xc44>
  401774:	ldur	x1, [x29, #-88]
  401778:	ldr	x0, [sp, #64]
  40177c:	bl	402044 <strsignal@plt+0xc44>
  401780:	b	401794 <strsignal@plt+0x394>
  401784:	ldur	w8, [x29, #-76]
  401788:	add	w8, w8, #0x1
  40178c:	stur	w8, [x29, #-76]
  401790:	b	401574 <strsignal@plt+0x174>
  401794:	ldr	x0, [sp, #64]
  401798:	adrp	x1, 405000 <strsignal@plt+0x3c00>
  40179c:	add	x1, x1, #0xa87
  4017a0:	mov	w2, #0x4                   	// #4
  4017a4:	bl	401cdc <strsignal@plt+0x8dc>
  4017a8:	stur	x0, [x29, #-32]
  4017ac:	ldur	x8, [x29, #-32]
  4017b0:	cbnz	x8, 4017e4 <strsignal@plt+0x3e4>
  4017b4:	ldr	x8, [sp, #80]
  4017b8:	ldr	x0, [x8]
  4017bc:	ldur	x9, [x29, #-16]
  4017c0:	ldr	x2, [x9]
  4017c4:	adrp	x1, 405000 <strsignal@plt+0x3c00>
  4017c8:	add	x1, x1, #0xa98
  4017cc:	adrp	x3, 405000 <strsignal@plt+0x3c00>
  4017d0:	add	x3, x3, #0xa87
  4017d4:	bl	401170 <fprintf@plt>
  4017d8:	mov	w10, #0x1                   	// #1
  4017dc:	mov	w0, w10
  4017e0:	bl	4013a0 <exit@plt>
  4017e4:	ldr	x0, [sp, #64]
  4017e8:	adrp	x1, 405000 <strsignal@plt+0x3c00>
  4017ec:	add	x1, x1, #0xb3d
  4017f0:	mov	w2, #0x1                   	// #1
  4017f4:	bl	401cdc <strsignal@plt+0x8dc>
  4017f8:	stur	x0, [x29, #-24]
  4017fc:	ldur	x8, [x29, #-24]
  401800:	cbnz	x8, 40185c <strsignal@plt+0x45c>
  401804:	adrp	x8, 405000 <strsignal@plt+0x3c00>
  401808:	add	x8, x8, #0xb3d
  40180c:	str	x8, [sp, #96]
  401810:	ldr	x1, [sp, #96]
  401814:	adrp	x0, 417000 <strsignal@plt+0x15c00>
  401818:	add	x0, x0, #0x1b8
  40181c:	mov	w2, #0x1                   	// #1
  401820:	bl	401cdc <strsignal@plt+0x8dc>
  401824:	stur	x0, [x29, #-24]
  401828:	ldur	x8, [x29, #-24]
  40182c:	cbnz	x8, 40185c <strsignal@plt+0x45c>
  401830:	ldr	x8, [sp, #80]
  401834:	ldr	x0, [x8]
  401838:	ldur	x9, [x29, #-16]
  40183c:	ldr	x2, [x9]
  401840:	ldr	x3, [sp, #96]
  401844:	adrp	x1, 405000 <strsignal@plt+0x3c00>
  401848:	add	x1, x1, #0xab5
  40184c:	bl	401170 <fprintf@plt>
  401850:	mov	w10, #0x1                   	// #1
  401854:	mov	w0, w10
  401858:	bl	4013a0 <exit@plt>
  40185c:	ldur	w8, [x29, #-8]
  401860:	add	w8, w8, #0x4
  401864:	mov	w0, w8
  401868:	sxtw	x0, w0
  40186c:	mov	x1, #0x8                   	// #8
  401870:	bl	403f24 <strsignal@plt+0x2b24>
  401874:	stur	x0, [x29, #-64]
  401878:	ldur	x9, [x29, #-24]
  40187c:	ldur	x10, [x29, #-64]
  401880:	str	x9, [x10]
  401884:	ldur	x9, [x29, #-64]
  401888:	adrp	x10, 405000 <strsignal@plt+0x3c00>
  40188c:	add	x10, x10, #0xad2
  401890:	str	x10, [x9, #8]
  401894:	ldur	x9, [x29, #-32]
  401898:	ldur	x10, [x29, #-64]
  40189c:	str	x9, [x10, #16]
  4018a0:	ldurb	w8, [x29, #-65]
  4018a4:	tbnz	w8, #0, 4018ac <strsignal@plt+0x4ac>
  4018a8:	b	4018f0 <strsignal@plt+0x4f0>
  4018ac:	ldur	x8, [x29, #-16]
  4018b0:	ldr	x8, [x8, #8]
  4018b4:	cbz	x8, 4018f0 <strsignal@plt+0x4f0>
  4018b8:	ldur	x8, [x29, #-16]
  4018bc:	ldr	x8, [x8, #8]
  4018c0:	ldrb	w9, [x8]
  4018c4:	cmp	w9, #0x2d
  4018c8:	b.eq	4018f0 <strsignal@plt+0x4f0>  // b.none
  4018cc:	ldur	x8, [x29, #-16]
  4018d0:	ldr	x1, [x8, #8]
  4018d4:	adrp	x0, 405000 <strsignal@plt+0x3c00>
  4018d8:	add	x0, x0, #0xade
  4018dc:	mov	x8, xzr
  4018e0:	mov	x2, x8
  4018e4:	bl	402694 <strsignal@plt+0x1294>
  4018e8:	ldur	x8, [x29, #-16]
  4018ec:	str	x0, [x8, #8]
  4018f0:	mov	w8, #0x1                   	// #1
  4018f4:	stur	w8, [x29, #-36]
  4018f8:	ldur	w8, [x29, #-36]
  4018fc:	ldur	w9, [x29, #-8]
  401900:	cmp	w8, w9
  401904:	b.ge	401950 <strsignal@plt+0x550>  // b.tcont
  401908:	ldur	x8, [x29, #-16]
  40190c:	ldursw	x9, [x29, #-36]
  401910:	mov	x10, #0x8                   	// #8
  401914:	mul	x9, x10, x9
  401918:	add	x8, x8, x9
  40191c:	ldr	x8, [x8]
  401920:	ldur	x9, [x29, #-64]
  401924:	ldur	w11, [x29, #-36]
  401928:	add	w11, w11, #0x2
  40192c:	mov	w0, w11
  401930:	sxtw	x12, w0
  401934:	mul	x10, x10, x12
  401938:	add	x9, x9, x10
  40193c:	str	x8, [x9]
  401940:	ldur	w8, [x29, #-36]
  401944:	add	w8, w8, #0x1
  401948:	stur	w8, [x29, #-36]
  40194c:	b	4018f8 <strsignal@plt+0x4f8>
  401950:	ldur	x8, [x29, #-64]
  401954:	ldur	w9, [x29, #-36]
  401958:	add	w9, w9, #0x2
  40195c:	mov	w0, w9
  401960:	sxtw	x10, w0
  401964:	mov	x11, #0x8                   	// #8
  401968:	mul	x10, x11, x10
  40196c:	add	x8, x8, x10
  401970:	mov	x10, xzr
  401974:	str	x10, [x8]
  401978:	ldur	x1, [x29, #-24]
  40197c:	ldur	x2, [x29, #-64]
  401980:	ldur	x8, [x29, #-24]
  401984:	adrp	x0, 405000 <strsignal@plt+0x3c00>
  401988:	add	x0, x0, #0xadb
  40198c:	str	x1, [sp, #56]
  401990:	mov	x1, x8
  401994:	str	x2, [sp, #48]
  401998:	mov	x2, x10
  40199c:	str	x10, [sp, #40]
  4019a0:	bl	402694 <strsignal@plt+0x1294>
  4019a4:	mov	w9, #0x3                   	// #3
  4019a8:	str	x0, [sp, #32]
  4019ac:	mov	w0, w9
  4019b0:	ldr	x1, [sp, #56]
  4019b4:	ldr	x2, [sp, #48]
  4019b8:	ldr	x3, [sp, #32]
  4019bc:	ldr	x4, [sp, #40]
  4019c0:	ldr	x5, [sp, #40]
  4019c4:	sub	x6, x29, #0x28
  4019c8:	sub	x7, x29, #0x2c
  4019cc:	bl	403344 <strsignal@plt+0x1f44>
  4019d0:	stur	x0, [x29, #-56]
  4019d4:	ldur	x8, [x29, #-56]
  4019d8:	cbz	x8, 4019fc <strsignal@plt+0x5fc>
  4019dc:	ldr	x8, [sp, #80]
  4019e0:	ldr	x0, [x8]
  4019e4:	ldur	x2, [x29, #-24]
  4019e8:	ldur	x3, [x29, #-56]
  4019ec:	adrp	x1, 405000 <strsignal@plt+0x3c00>
  4019f0:	add	x1, x1, #0xae0
  4019f4:	bl	401170 <fprintf@plt>
  4019f8:	b	401ac4 <strsignal@plt+0x6c4>
  4019fc:	ldur	w8, [x29, #-40]
  401a00:	cbz	w8, 401ac0 <strsignal@plt+0x6c0>
  401a04:	ldur	w8, [x29, #-40]
  401a08:	and	w8, w8, #0x7f
  401a0c:	add	w8, w8, #0x1
  401a10:	lsl	w8, w8, #24
  401a14:	asr	w8, w8, #24
  401a18:	asr	w8, w8, #1
  401a1c:	cmp	w8, #0x0
  401a20:	cset	w8, le
  401a24:	tbnz	w8, #0, 401aa0 <strsignal@plt+0x6a0>
  401a28:	ldur	w8, [x29, #-40]
  401a2c:	and	w8, w8, #0x7f
  401a30:	str	w8, [sp, #92]
  401a34:	ldr	x9, [sp, #80]
  401a38:	ldr	x0, [x9]
  401a3c:	ldur	x2, [x29, #-24]
  401a40:	ldr	w3, [sp, #92]
  401a44:	ldr	w8, [sp, #92]
  401a48:	str	x0, [sp, #24]
  401a4c:	mov	w0, w8
  401a50:	str	x2, [sp, #16]
  401a54:	str	w3, [sp, #12]
  401a58:	bl	401400 <strsignal@plt>
  401a5c:	ldur	w8, [x29, #-40]
  401a60:	adrp	x9, 405000 <strsignal@plt+0x3c00>
  401a64:	add	x9, x9, #0xc55
  401a68:	adrp	x10, 405000 <strsignal@plt+0x3c00>
  401a6c:	add	x10, x10, #0xb1b
  401a70:	tst	w8, #0x80
  401a74:	csel	x5, x10, x9, ne  // ne = any
  401a78:	ldr	x9, [sp, #24]
  401a7c:	str	x0, [sp]
  401a80:	mov	x0, x9
  401a84:	adrp	x1, 405000 <strsignal@plt+0x3c00>
  401a88:	add	x1, x1, #0xaf6
  401a8c:	ldr	x2, [sp, #16]
  401a90:	ldr	w3, [sp, #12]
  401a94:	ldr	x4, [sp]
  401a98:	bl	401170 <fprintf@plt>
  401a9c:	b	401abc <strsignal@plt+0x6bc>
  401aa0:	ldur	w8, [x29, #-40]
  401aa4:	and	w8, w8, #0x7f
  401aa8:	cbnz	w8, 401abc <strsignal@plt+0x6bc>
  401aac:	ldur	w8, [x29, #-40]
  401ab0:	and	w8, w8, #0xff00
  401ab4:	asr	w8, w8, #8
  401ab8:	stur	w8, [x29, #-72]
  401abc:	b	401ac4 <strsignal@plt+0x6c4>
  401ac0:	stur	wzr, [x29, #-72]
  401ac4:	ldur	w0, [x29, #-72]
  401ac8:	ldp	x29, x30, [sp, #208]
  401acc:	add	sp, sp, #0xe0
  401ad0:	ret
  401ad4:	sub	sp, sp, #0x60
  401ad8:	stp	x29, x30, [sp, #80]
  401adc:	add	x29, sp, #0x50
  401ae0:	adrp	x8, 405000 <strsignal@plt+0x3c00>
  401ae4:	add	x8, x8, #0xb29
  401ae8:	adrp	x9, 417000 <strsignal@plt+0x15c00>
  401aec:	add	x9, x9, #0x1e8
  401af0:	adrp	x10, 417000 <strsignal@plt+0x15c00>
  401af4:	add	x10, x10, #0x1f0
  401af8:	adrp	x11, 405000 <strsignal@plt+0x3c00>
  401afc:	add	x11, x11, #0xb4d
  401b00:	adrp	x12, 405000 <strsignal@plt+0x3c00>
  401b04:	add	x12, x12, #0xba2
  401b08:	adrp	x13, 417000 <strsignal@plt+0x15c00>
  401b0c:	add	x13, x13, #0x1f8
  401b10:	stur	x0, [x29, #-8]
  401b14:	mov	x0, x8
  401b18:	stur	x9, [x29, #-24]
  401b1c:	stur	x10, [x29, #-32]
  401b20:	str	x11, [sp, #40]
  401b24:	str	x12, [sp, #32]
  401b28:	str	x13, [sp, #24]
  401b2c:	bl	401390 <getenv@plt>
  401b30:	stur	x0, [x29, #-16]
  401b34:	ldur	x8, [x29, #-16]
  401b38:	cbnz	x8, 401b48 <strsignal@plt+0x748>
  401b3c:	ldur	x8, [x29, #-8]
  401b40:	stur	x8, [x29, #-16]
  401b44:	b	401b64 <strsignal@plt+0x764>
  401b48:	ldur	x0, [x29, #-16]
  401b4c:	adrp	x1, 405000 <strsignal@plt+0x3c00>
  401b50:	add	x1, x1, #0xb39
  401b54:	mov	x8, xzr
  401b58:	mov	x2, x8
  401b5c:	bl	402694 <strsignal@plt+0x1294>
  401b60:	stur	x0, [x29, #-16]
  401b64:	ldur	x0, [x29, #-16]
  401b68:	adrp	x1, 405000 <strsignal@plt+0x3c00>
  401b6c:	add	x1, x1, #0xb78
  401b70:	adrp	x2, 405000 <strsignal@plt+0x3c00>
  401b74:	add	x2, x2, #0xb82
  401b78:	bl	4028f0 <strsignal@plt+0x14f0>
  401b7c:	ldur	x8, [x29, #-24]
  401b80:	str	x0, [x8]
  401b84:	ldr	x9, [x8]
  401b88:	cbnz	x9, 401b9c <strsignal@plt+0x79c>
  401b8c:	adrp	x8, 405000 <strsignal@plt+0x3c00>
  401b90:	add	x8, x8, #0xb82
  401b94:	ldur	x9, [x29, #-24]
  401b98:	str	x8, [x9]
  401b9c:	ldur	x0, [x29, #-16]
  401ba0:	adrp	x1, 405000 <strsignal@plt+0x3c00>
  401ba4:	add	x1, x1, #0xb78
  401ba8:	adrp	x2, 405000 <strsignal@plt+0x3c00>
  401bac:	add	x2, x2, #0xb90
  401bb0:	bl	4028f0 <strsignal@plt+0x14f0>
  401bb4:	ldur	x8, [x29, #-32]
  401bb8:	str	x0, [x8]
  401bbc:	ldr	x9, [x8]
  401bc0:	cbnz	x9, 401bd4 <strsignal@plt+0x7d4>
  401bc4:	adrp	x8, 405000 <strsignal@plt+0x3c00>
  401bc8:	add	x8, x8, #0xb90
  401bcc:	ldur	x9, [x29, #-32]
  401bd0:	str	x8, [x9]
  401bd4:	adrp	x0, 405000 <strsignal@plt+0x3c00>
  401bd8:	add	x0, x0, #0xb40
  401bdc:	ldr	x1, [sp, #40]
  401be0:	ldr	x2, [sp, #32]
  401be4:	mov	x8, xzr
  401be8:	mov	x3, x8
  401bec:	str	x8, [sp, #16]
  401bf0:	bl	402694 <strsignal@plt+0x1294>
  401bf4:	ldr	x8, [sp, #24]
  401bf8:	str	x0, [x8]
  401bfc:	ldur	x9, [x29, #-24]
  401c00:	ldr	x0, [x9]
  401c04:	ldr	x5, [x8]
  401c08:	ldr	x1, [sp, #40]
  401c0c:	ldr	x2, [sp, #32]
  401c10:	adrp	x10, 405000 <strsignal@plt+0x3c00>
  401c14:	add	x10, x10, #0xb67
  401c18:	mov	x3, x10
  401c1c:	ldr	x4, [sp, #32]
  401c20:	ldr	x6, [sp, #16]
  401c24:	str	x10, [sp, #8]
  401c28:	bl	402694 <strsignal@plt+0x1294>
  401c2c:	ldr	x8, [sp, #24]
  401c30:	str	x0, [x8]
  401c34:	ldr	x0, [x8]
  401c38:	adrp	x1, 405000 <strsignal@plt+0x3c00>
  401c3c:	add	x1, x1, #0xb6d
  401c40:	ldr	x2, [sp, #16]
  401c44:	bl	402694 <strsignal@plt+0x1294>
  401c48:	adrp	x8, 417000 <strsignal@plt+0x15c00>
  401c4c:	add	x8, x8, #0x1d0
  401c50:	mov	x1, x8
  401c54:	str	x8, [sp]
  401c58:	bl	4020b8 <strsignal@plt+0xcb8>
  401c5c:	ldur	x8, [x29, #-32]
  401c60:	ldr	x0, [x8]
  401c64:	ldr	x1, [sp, #40]
  401c68:	ldr	x2, [sp, #32]
  401c6c:	ldr	x3, [sp, #8]
  401c70:	ldr	x4, [sp, #32]
  401c74:	ldr	x5, [sp, #16]
  401c78:	bl	402694 <strsignal@plt+0x1294>
  401c7c:	ldur	x8, [x29, #-32]
  401c80:	str	x0, [x8]
  401c84:	ldr	x0, [x8]
  401c88:	ldr	x1, [sp]
  401c8c:	bl	4020b8 <strsignal@plt+0xcb8>
  401c90:	adrp	x0, 405000 <strsignal@plt+0x3c00>
  401c94:	add	x0, x0, #0xb71
  401c98:	adrp	x1, 417000 <strsignal@plt+0x15c00>
  401c9c:	add	x1, x1, #0x1b8
  401ca0:	bl	402078 <strsignal@plt+0xc78>
  401ca4:	ldp	x29, x30, [sp, #80]
  401ca8:	add	sp, sp, #0x60
  401cac:	ret
  401cb0:	sub	sp, sp, #0x10
  401cb4:	adrp	x8, 417000 <strsignal@plt+0x15c00>
  401cb8:	add	x8, x8, #0x200
  401cbc:	mov	w9, #0x1                   	// #1
  401cc0:	and	w9, w0, w9
  401cc4:	strb	w9, [sp, #15]
  401cc8:	ldrb	w9, [sp, #15]
  401ccc:	and	w9, w9, #0x1
  401cd0:	strb	w9, [x8]
  401cd4:	add	sp, sp, #0x10
  401cd8:	ret
  401cdc:	sub	sp, sp, #0xf0
  401ce0:	stp	x29, x30, [sp, #224]
  401ce4:	add	x29, sp, #0xe0
  401ce8:	adrp	x8, 417000 <strsignal@plt+0x15c00>
  401cec:	add	x8, x8, #0x200
  401cf0:	adrp	x9, 417000 <strsignal@plt+0x15c00>
  401cf4:	add	x9, x9, #0x1a8
  401cf8:	mov	w10, #0x0                   	// #0
  401cfc:	stur	x0, [x29, #-16]
  401d00:	stur	x1, [x29, #-24]
  401d04:	stur	w2, [x29, #-28]
  401d08:	ldur	x11, [x29, #-16]
  401d0c:	ldrsw	x11, [x11, #8]
  401d10:	ldur	x0, [x29, #-24]
  401d14:	str	x8, [sp, #32]
  401d18:	str	x9, [sp, #24]
  401d1c:	str	w10, [sp, #20]
  401d20:	str	x11, [sp, #8]
  401d24:	bl	401160 <strlen@plt>
  401d28:	ldr	x8, [sp, #8]
  401d2c:	add	x9, x8, x0
  401d30:	add	x9, x9, #0x1
  401d34:	stur	w9, [x29, #-52]
  401d38:	ldr	x11, [sp, #32]
  401d3c:	ldrb	w9, [x11]
  401d40:	tbnz	w9, #0, 401d48 <strsignal@plt+0x948>
  401d44:	b	401d60 <strsignal@plt+0x960>
  401d48:	ldr	x8, [sp, #24]
  401d4c:	ldr	x0, [x8]
  401d50:	ldur	x2, [x29, #-24]
  401d54:	adrp	x1, 405000 <strsignal@plt+0x3c00>
  401d58:	add	x1, x1, #0xba4
  401d5c:	bl	401170 <fprintf@plt>
  401d60:	ldursw	x8, [x29, #-52]
  401d64:	mov	x9, #0x1                   	// #1
  401d68:	mul	x0, x9, x8
  401d6c:	bl	403ed8 <strsignal@plt+0x2ad8>
  401d70:	stur	x0, [x29, #-40]
  401d74:	ldur	x8, [x29, #-24]
  401d78:	ldrb	w10, [x8]
  401d7c:	cmp	w10, #0x2f
  401d80:	b.eq	401dc4 <strsignal@plt+0x9c4>  // b.none
  401d84:	ldur	x8, [x29, #-24]
  401d88:	ldrb	w9, [x8]
  401d8c:	cmp	w9, #0x5c
  401d90:	b.ne	401d9c <strsignal@plt+0x99c>  // b.any
  401d94:	ldr	w8, [sp, #20]
  401d98:	tbnz	w8, #0, 401dc4 <strsignal@plt+0x9c4>
  401d9c:	ldur	x8, [x29, #-24]
  401da0:	ldrb	w9, [x8]
  401da4:	cbz	w9, 401e38 <strsignal@plt+0xa38>
  401da8:	ldur	x8, [x29, #-24]
  401dac:	ldrb	w9, [x8, #1]
  401db0:	cmp	w9, #0x3a
  401db4:	b.ne	401e38 <strsignal@plt+0xa38>  // b.any
  401db8:	ldr	w8, [sp, #20]
  401dbc:	tbnz	w8, #0, 401dc4 <strsignal@plt+0x9c4>
  401dc0:	b	401e38 <strsignal@plt+0xa38>
  401dc4:	ldur	x0, [x29, #-24]
  401dc8:	ldur	w1, [x29, #-28]
  401dcc:	bl	401230 <access@plt>
  401dd0:	cbnz	w0, 401e10 <strsignal@plt+0xa10>
  401dd4:	ldur	x0, [x29, #-40]
  401dd8:	ldur	x1, [x29, #-24]
  401ddc:	bl	401270 <strcpy@plt>
  401de0:	ldr	x8, [sp, #32]
  401de4:	ldrb	w9, [x8]
  401de8:	tbnz	w9, #0, 401df0 <strsignal@plt+0x9f0>
  401dec:	b	401e04 <strsignal@plt+0xa04>
  401df0:	ldr	x8, [sp, #24]
  401df4:	ldr	x0, [x8]
  401df8:	adrp	x1, 405000 <strsignal@plt+0x3c00>
  401dfc:	add	x1, x1, #0xbb6
  401e00:	bl	401170 <fprintf@plt>
  401e04:	ldur	x8, [x29, #-40]
  401e08:	stur	x8, [x29, #-8]
  401e0c:	b	401f04 <strsignal@plt+0xb04>
  401e10:	ldr	x8, [sp, #32]
  401e14:	ldrb	w9, [x8]
  401e18:	tbnz	w9, #0, 401e20 <strsignal@plt+0xa20>
  401e1c:	b	401e34 <strsignal@plt+0xa34>
  401e20:	ldr	x8, [sp, #24]
  401e24:	ldr	x0, [x8]
  401e28:	adrp	x1, 405000 <strsignal@plt+0x3c00>
  401e2c:	add	x1, x1, #0xbd0
  401e30:	bl	401170 <fprintf@plt>
  401e34:	b	401ec4 <strsignal@plt+0xac4>
  401e38:	ldur	x8, [x29, #-16]
  401e3c:	ldr	x8, [x8]
  401e40:	stur	x8, [x29, #-48]
  401e44:	ldur	x8, [x29, #-48]
  401e48:	cbz	x8, 401ec4 <strsignal@plt+0xac4>
  401e4c:	ldur	x0, [x29, #-40]
  401e50:	ldur	x8, [x29, #-48]
  401e54:	ldr	x1, [x8]
  401e58:	bl	401270 <strcpy@plt>
  401e5c:	ldur	x8, [x29, #-40]
  401e60:	ldur	x1, [x29, #-24]
  401e64:	mov	x0, x8
  401e68:	bl	4013f0 <strcat@plt>
  401e6c:	ldur	x8, [x29, #-40]
  401e70:	mov	x0, x8
  401e74:	add	x1, sp, #0x28
  401e78:	bl	405a20 <strsignal@plt+0x4620>
  401e7c:	cmp	w0, #0x0
  401e80:	cset	w9, lt  // lt = tstop
  401e84:	tbnz	w9, #0, 401eb4 <strsignal@plt+0xab4>
  401e88:	ldr	w8, [sp, #56]
  401e8c:	and	w8, w8, #0xf000
  401e90:	cmp	w8, #0x4, lsl #12
  401e94:	b.eq	401eb4 <strsignal@plt+0xab4>  // b.none
  401e98:	ldur	x0, [x29, #-40]
  401e9c:	ldur	w1, [x29, #-28]
  401ea0:	bl	401230 <access@plt>
  401ea4:	cbnz	w0, 401eb4 <strsignal@plt+0xab4>
  401ea8:	ldur	x8, [x29, #-40]
  401eac:	stur	x8, [x29, #-8]
  401eb0:	b	401f04 <strsignal@plt+0xb04>
  401eb4:	ldur	x8, [x29, #-48]
  401eb8:	ldr	x8, [x8, #8]
  401ebc:	stur	x8, [x29, #-48]
  401ec0:	b	401e44 <strsignal@plt+0xa44>
  401ec4:	ldr	x8, [sp, #32]
  401ec8:	ldrb	w9, [x8]
  401ecc:	tbnz	w9, #0, 401ed4 <strsignal@plt+0xad4>
  401ed0:	b	401ef4 <strsignal@plt+0xaf4>
  401ed4:	ldur	x8, [x29, #-16]
  401ed8:	ldr	x8, [x8]
  401edc:	cbnz	x8, 401ef4 <strsignal@plt+0xaf4>
  401ee0:	ldr	x8, [sp, #24]
  401ee4:	ldr	x0, [x8]
  401ee8:	adrp	x1, 405000 <strsignal@plt+0x3c00>
  401eec:	add	x1, x1, #0xbfa
  401ef0:	bl	401170 <fprintf@plt>
  401ef4:	ldur	x0, [x29, #-40]
  401ef8:	bl	4011e0 <free@plt>
  401efc:	mov	x8, xzr
  401f00:	stur	x8, [x29, #-8]
  401f04:	ldur	x0, [x29, #-8]
  401f08:	ldp	x29, x30, [sp, #224]
  401f0c:	add	sp, sp, #0xf0
  401f10:	ret
  401f14:	sub	sp, sp, #0x40
  401f18:	stp	x29, x30, [sp, #48]
  401f1c:	add	x29, sp, #0x30
  401f20:	stur	x0, [x29, #-8]
  401f24:	stur	x1, [x29, #-16]
  401f28:	and	w8, w2, #0x1
  401f2c:	sturb	w8, [x29, #-17]
  401f30:	ldur	x9, [x29, #-8]
  401f34:	ldr	x9, [x9]
  401f38:	cbz	x9, 401f7c <strsignal@plt+0xb7c>
  401f3c:	ldurb	w8, [x29, #-17]
  401f40:	tbnz	w8, #0, 401f7c <strsignal@plt+0xb7c>
  401f44:	ldur	x8, [x29, #-8]
  401f48:	ldr	x8, [x8]
  401f4c:	str	x8, [sp, #16]
  401f50:	ldr	x8, [sp, #16]
  401f54:	ldr	x8, [x8, #8]
  401f58:	cbz	x8, 401f6c <strsignal@plt+0xb6c>
  401f5c:	ldr	x8, [sp, #16]
  401f60:	ldr	x8, [x8, #8]
  401f64:	str	x8, [sp, #16]
  401f68:	b	401f50 <strsignal@plt+0xb50>
  401f6c:	ldr	x8, [sp, #16]
  401f70:	add	x8, x8, #0x8
  401f74:	str	x8, [sp, #8]
  401f78:	b	401f84 <strsignal@plt+0xb84>
  401f7c:	ldur	x8, [x29, #-8]
  401f80:	str	x8, [sp, #8]
  401f84:	ldur	x0, [x29, #-16]
  401f88:	bl	401160 <strlen@plt>
  401f8c:	str	w0, [sp, #4]
  401f90:	ldr	w8, [sp, #4]
  401f94:	ldur	x9, [x29, #-8]
  401f98:	ldr	w10, [x9, #8]
  401f9c:	cmp	w8, w10
  401fa0:	b.le	401fb0 <strsignal@plt+0xbb0>
  401fa4:	ldr	w8, [sp, #4]
  401fa8:	ldur	x9, [x29, #-8]
  401fac:	str	w8, [x9, #8]
  401fb0:	mov	x0, #0x10                  	// #16
  401fb4:	bl	403ed8 <strsignal@plt+0x2ad8>
  401fb8:	str	x0, [sp, #16]
  401fbc:	ldur	x0, [x29, #-16]
  401fc0:	bl	403ff8 <strsignal@plt+0x2bf8>
  401fc4:	ldr	x8, [sp, #16]
  401fc8:	str	x0, [x8]
  401fcc:	ldr	x8, [sp, #8]
  401fd0:	ldr	x8, [x8]
  401fd4:	cbz	x8, 401fec <strsignal@plt+0xbec>
  401fd8:	ldr	x8, [sp, #8]
  401fdc:	ldr	x8, [x8]
  401fe0:	ldr	x9, [sp, #16]
  401fe4:	str	x8, [x9, #8]
  401fe8:	b	401ff8 <strsignal@plt+0xbf8>
  401fec:	ldr	x8, [sp, #16]
  401ff0:	mov	x9, xzr
  401ff4:	str	x9, [x8, #8]
  401ff8:	ldr	x8, [sp, #16]
  401ffc:	ldr	x9, [sp, #8]
  402000:	str	x8, [x9]
  402004:	ldp	x29, x30, [sp, #48]
  402008:	add	sp, sp, #0x40
  40200c:	ret
  402010:	sub	sp, sp, #0x20
  402014:	stp	x29, x30, [sp, #16]
  402018:	add	x29, sp, #0x10
  40201c:	str	x0, [sp, #8]
  402020:	str	x1, [sp]
  402024:	ldr	x0, [sp, #8]
  402028:	ldr	x1, [sp]
  40202c:	mov	w8, wzr
  402030:	and	w2, w8, #0x1
  402034:	bl	401f14 <strsignal@plt+0xb14>
  402038:	ldp	x29, x30, [sp, #16]
  40203c:	add	sp, sp, #0x20
  402040:	ret
  402044:	sub	sp, sp, #0x20
  402048:	stp	x29, x30, [sp, #16]
  40204c:	add	x29, sp, #0x10
  402050:	str	x0, [sp, #8]
  402054:	str	x1, [sp]
  402058:	ldr	x0, [sp, #8]
  40205c:	ldr	x1, [sp]
  402060:	mov	w8, #0x1                   	// #1
  402064:	and	w2, w8, #0x1
  402068:	bl	401f14 <strsignal@plt+0xb14>
  40206c:	ldp	x29, x30, [sp, #16]
  402070:	add	sp, sp, #0x20
  402074:	ret
  402078:	sub	sp, sp, #0x30
  40207c:	stp	x29, x30, [sp, #32]
  402080:	add	x29, sp, #0x20
  402084:	stur	x0, [x29, #-8]
  402088:	str	x1, [sp, #16]
  40208c:	ldur	x0, [x29, #-8]
  402090:	bl	401390 <getenv@plt>
  402094:	str	x0, [sp, #8]
  402098:	ldr	x8, [sp, #8]
  40209c:	cbz	x8, 4020ac <strsignal@plt+0xcac>
  4020a0:	ldr	x0, [sp, #8]
  4020a4:	ldr	x1, [sp, #16]
  4020a8:	bl	4020b8 <strsignal@plt+0xcb8>
  4020ac:	ldp	x29, x30, [sp, #32]
  4020b0:	add	sp, sp, #0x30
  4020b4:	ret
  4020b8:	sub	sp, sp, #0x50
  4020bc:	stp	x29, x30, [sp, #64]
  4020c0:	add	x29, sp, #0x40
  4020c4:	mov	x8, #0x1                   	// #1
  4020c8:	adrp	x9, 417000 <strsignal@plt+0x15c00>
  4020cc:	add	x9, x9, #0x200
  4020d0:	mov	w10, #0x0                   	// #0
  4020d4:	stur	x0, [x29, #-8]
  4020d8:	stur	x1, [x29, #-16]
  4020dc:	ldur	x0, [x29, #-8]
  4020e0:	str	x8, [sp, #16]
  4020e4:	str	x9, [sp, #8]
  4020e8:	str	w10, [sp, #4]
  4020ec:	bl	401160 <strlen@plt>
  4020f0:	add	x8, x0, #0x3
  4020f4:	ldr	x9, [sp, #16]
  4020f8:	mul	x0, x9, x8
  4020fc:	bl	403ed8 <strsignal@plt+0x2ad8>
  402100:	str	x0, [sp, #24]
  402104:	ldr	x8, [sp, #8]
  402108:	ldrb	w10, [x8]
  40210c:	tbnz	w10, #0, 402114 <strsignal@plt+0xd14>
  402110:	b	402134 <strsignal@plt+0xd34>
  402114:	adrp	x8, 417000 <strsignal@plt+0x15c00>
  402118:	add	x8, x8, #0x1a8
  40211c:	ldr	x0, [x8]
  402120:	ldur	x2, [x29, #-8]
  402124:	adrp	x1, 405000 <strsignal@plt+0x3c00>
  402128:	add	x1, x1, #0xc21
  40212c:	mov	w3, #0x3a                  	// #58
  402130:	bl	401170 <fprintf@plt>
  402134:	ldur	x8, [x29, #-8]
  402138:	str	x8, [sp, #32]
  40213c:	stur	x8, [x29, #-24]
  402140:	ldr	x8, [sp, #32]
  402144:	ldrb	w9, [x8]
  402148:	cmp	w9, #0x3a
  40214c:	b.eq	40215c <strsignal@plt+0xd5c>  // b.none
  402150:	ldr	x8, [sp, #32]
  402154:	ldrb	w9, [x8]
  402158:	cbnz	w9, 40227c <strsignal@plt+0xe7c>
  40215c:	ldr	x0, [sp, #24]
  402160:	ldur	x1, [x29, #-24]
  402164:	ldr	x8, [sp, #32]
  402168:	ldur	x9, [x29, #-24]
  40216c:	subs	x2, x8, x9
  402170:	bl	4012c0 <strncpy@plt>
  402174:	ldr	x8, [sp, #32]
  402178:	ldur	x9, [x29, #-24]
  40217c:	cmp	x8, x9
  402180:	b.ne	402198 <strsignal@plt+0xd98>  // b.any
  402184:	ldr	x0, [sp, #24]
  402188:	adrp	x1, 405000 <strsignal@plt+0x3c00>
  40218c:	add	x1, x1, #0xb4a
  402190:	bl	401270 <strcpy@plt>
  402194:	b	40221c <strsignal@plt+0xe1c>
  402198:	ldr	x8, [sp, #32]
  40219c:	ldurb	w9, [x8, #-1]
  4021a0:	cmp	w9, #0x2f
  4021a4:	b.eq	402200 <strsignal@plt+0xe00>  // b.none
  4021a8:	ldr	x8, [sp, #32]
  4021ac:	ldurb	w9, [x8, #-1]
  4021b0:	cmp	w9, #0x5c
  4021b4:	b.ne	4021c0 <strsignal@plt+0xdc0>  // b.any
  4021b8:	ldr	w8, [sp, #4]
  4021bc:	tbnz	w8, #0, 402200 <strsignal@plt+0xe00>
  4021c0:	ldr	x8, [sp, #24]
  4021c4:	ldr	x9, [sp, #32]
  4021c8:	ldur	x10, [x29, #-24]
  4021cc:	subs	x9, x9, x10
  4021d0:	add	x8, x8, x9
  4021d4:	mov	w11, #0x2f                  	// #47
  4021d8:	strb	w11, [x8]
  4021dc:	ldr	x8, [sp, #24]
  4021e0:	ldr	x9, [sp, #32]
  4021e4:	ldur	x10, [x29, #-24]
  4021e8:	subs	x9, x9, x10
  4021ec:	add	x9, x9, #0x1
  4021f0:	add	x8, x8, x9
  4021f4:	mov	w11, #0x0                   	// #0
  4021f8:	strb	w11, [x8]
  4021fc:	b	40221c <strsignal@plt+0xe1c>
  402200:	ldr	x8, [sp, #24]
  402204:	ldr	x9, [sp, #32]
  402208:	ldur	x10, [x29, #-24]
  40220c:	subs	x9, x9, x10
  402210:	add	x8, x8, x9
  402214:	mov	w11, #0x0                   	// #0
  402218:	strb	w11, [x8]
  40221c:	adrp	x8, 417000 <strsignal@plt+0x15c00>
  402220:	add	x8, x8, #0x200
  402224:	ldrb	w9, [x8]
  402228:	tbnz	w9, #0, 402230 <strsignal@plt+0xe30>
  40222c:	b	40224c <strsignal@plt+0xe4c>
  402230:	adrp	x8, 417000 <strsignal@plt+0x15c00>
  402234:	add	x8, x8, #0x1a8
  402238:	ldr	x0, [x8]
  40223c:	ldr	x2, [sp, #24]
  402240:	adrp	x1, 405000 <strsignal@plt+0x3c00>
  402244:	add	x1, x1, #0xc56
  402248:	bl	401170 <fprintf@plt>
  40224c:	ldur	x0, [x29, #-16]
  402250:	ldr	x1, [sp, #24]
  402254:	bl	402010 <strsignal@plt+0xc10>
  402258:	ldr	x8, [sp, #32]
  40225c:	ldrb	w9, [x8]
  402260:	cbnz	w9, 402268 <strsignal@plt+0xe68>
  402264:	b	40228c <strsignal@plt+0xe8c>
  402268:	ldr	x8, [sp, #32]
  40226c:	add	x8, x8, #0x1
  402270:	stur	x8, [x29, #-24]
  402274:	str	x8, [sp, #32]
  402278:	b	402288 <strsignal@plt+0xe88>
  40227c:	ldr	x8, [sp, #32]
  402280:	add	x8, x8, #0x1
  402284:	str	x8, [sp, #32]
  402288:	b	402140 <strsignal@plt+0xd40>
  40228c:	ldr	x0, [sp, #24]
  402290:	bl	4011e0 <free@plt>
  402294:	ldp	x29, x30, [sp, #64]
  402298:	add	sp, sp, #0x50
  40229c:	ret
  4022a0:	sub	sp, sp, #0x130
  4022a4:	stp	x29, x30, [sp, #272]
  4022a8:	str	x28, [sp, #288]
  4022ac:	add	x29, sp, #0x110
  4022b0:	str	q7, [sp, #112]
  4022b4:	str	q6, [sp, #96]
  4022b8:	str	q5, [sp, #80]
  4022bc:	str	q4, [sp, #64]
  4022c0:	str	q3, [sp, #48]
  4022c4:	str	q2, [sp, #32]
  4022c8:	str	q1, [sp, #16]
  4022cc:	str	q0, [sp]
  4022d0:	str	x7, [sp, #184]
  4022d4:	str	x6, [sp, #176]
  4022d8:	str	x5, [sp, #168]
  4022dc:	str	x4, [sp, #160]
  4022e0:	str	x3, [sp, #152]
  4022e4:	str	x2, [sp, #144]
  4022e8:	str	x1, [sp, #136]
  4022ec:	stur	x0, [x29, #-8]
  4022f0:	mov	w8, #0xffffff80            	// #-128
  4022f4:	stur	w8, [x29, #-20]
  4022f8:	mov	w8, #0xffffffc8            	// #-56
  4022fc:	stur	w8, [x29, #-24]
  402300:	mov	x9, sp
  402304:	add	x9, x9, #0x80
  402308:	stur	x9, [x29, #-32]
  40230c:	add	x9, sp, #0x88
  402310:	add	x9, x9, #0x38
  402314:	stur	x9, [x29, #-40]
  402318:	add	x9, x29, #0x20
  40231c:	stur	x9, [x29, #-48]
  402320:	ldur	x0, [x29, #-8]
  402324:	ldur	q0, [x29, #-48]
  402328:	ldur	q1, [x29, #-32]
  40232c:	stur	q1, [x29, #-64]
  402330:	stur	q0, [x29, #-80]
  402334:	sub	x1, x29, #0x50
  402338:	bl	402354 <strsignal@plt+0xf54>
  40233c:	stur	x0, [x29, #-16]
  402340:	ldur	x0, [x29, #-16]
  402344:	ldr	x28, [sp, #288]
  402348:	ldp	x29, x30, [sp, #272]
  40234c:	add	sp, sp, #0x130
  402350:	ret
  402354:	sub	sp, sp, #0x40
  402358:	stp	x29, x30, [sp, #48]
  40235c:	add	x29, sp, #0x30
  402360:	stur	x0, [x29, #-8]
  402364:	stur	xzr, [x29, #-16]
  402368:	ldur	x8, [x29, #-8]
  40236c:	str	x8, [sp, #24]
  402370:	str	x1, [sp, #16]
  402374:	ldr	x8, [sp, #24]
  402378:	cbz	x8, 402404 <strsignal@plt+0x1004>
  40237c:	ldr	x0, [sp, #24]
  402380:	bl	401160 <strlen@plt>
  402384:	ldur	x8, [x29, #-16]
  402388:	add	x8, x8, x0
  40238c:	stur	x8, [x29, #-16]
  402390:	ldr	x8, [sp, #16]
  402394:	ldrsw	x9, [x8, #24]
  402398:	mov	w10, w9
  40239c:	cmp	w10, #0x0
  4023a0:	cset	w10, ge  // ge = tcont
  4023a4:	str	x9, [sp, #8]
  4023a8:	tbnz	w10, #0, 4023e0 <strsignal@plt+0xfe0>
  4023ac:	ldr	x8, [sp, #8]
  4023b0:	add	w8, w8, #0x8
  4023b4:	ldr	x9, [sp, #16]
  4023b8:	str	w8, [x9, #24]
  4023bc:	cmp	w8, #0x0
  4023c0:	cset	w8, gt
  4023c4:	tbnz	w8, #0, 4023e0 <strsignal@plt+0xfe0>
  4023c8:	ldr	x8, [sp, #16]
  4023cc:	ldr	x9, [x8, #8]
  4023d0:	ldr	x10, [sp, #8]
  4023d4:	add	x9, x9, x10
  4023d8:	str	x9, [sp]
  4023dc:	b	4023f4 <strsignal@plt+0xff4>
  4023e0:	ldr	x8, [sp, #16]
  4023e4:	ldr	x9, [x8]
  4023e8:	add	x10, x9, #0x8
  4023ec:	str	x10, [x8]
  4023f0:	str	x9, [sp]
  4023f4:	ldr	x8, [sp]
  4023f8:	ldr	x8, [x8]
  4023fc:	str	x8, [sp, #24]
  402400:	b	402374 <strsignal@plt+0xf74>
  402404:	ldur	x0, [x29, #-16]
  402408:	ldp	x29, x30, [sp, #48]
  40240c:	add	sp, sp, #0x40
  402410:	ret
  402414:	sub	sp, sp, #0x140
  402418:	stp	x29, x30, [sp, #288]
  40241c:	str	x28, [sp, #304]
  402420:	add	x29, sp, #0x120
  402424:	sub	x8, x29, #0x38
  402428:	str	q7, [sp, #128]
  40242c:	str	q6, [sp, #112]
  402430:	str	q5, [sp, #96]
  402434:	str	q4, [sp, #80]
  402438:	str	q3, [sp, #64]
  40243c:	str	q2, [sp, #48]
  402440:	str	q1, [sp, #32]
  402444:	str	q0, [sp, #16]
  402448:	str	x7, [sp, #184]
  40244c:	str	x6, [sp, #176]
  402450:	str	x5, [sp, #168]
  402454:	str	x4, [sp, #160]
  402458:	str	x3, [sp, #152]
  40245c:	str	x2, [sp, #144]
  402460:	stur	x0, [x29, #-8]
  402464:	stur	x1, [x29, #-16]
  402468:	mov	w9, #0xffffff80            	// #-128
  40246c:	stur	w9, [x29, #-28]
  402470:	mov	w9, #0xffffffd0            	// #-48
  402474:	stur	w9, [x29, #-32]
  402478:	add	x10, sp, #0x10
  40247c:	add	x10, x10, #0x80
  402480:	stur	x10, [x29, #-40]
  402484:	add	x10, sp, #0x90
  402488:	add	x10, x10, #0x30
  40248c:	stur	x10, [x29, #-48]
  402490:	add	x10, x29, #0x20
  402494:	stur	x10, [x29, #-56]
  402498:	ldur	x0, [x29, #-8]
  40249c:	ldur	x1, [x29, #-16]
  4024a0:	ldr	q0, [x8]
  4024a4:	ldr	q1, [x8, #16]
  4024a8:	stur	q1, [x29, #-80]
  4024ac:	stur	q0, [x29, #-96]
  4024b0:	sub	x2, x29, #0x60
  4024b4:	bl	4024dc <strsignal@plt+0x10dc>
  4024b8:	ldur	x8, [x29, #-8]
  4024bc:	stur	x8, [x29, #-24]
  4024c0:	ldur	x8, [x29, #-24]
  4024c4:	str	x0, [sp, #8]
  4024c8:	mov	x0, x8
  4024cc:	ldr	x28, [sp, #304]
  4024d0:	ldp	x29, x30, [sp, #288]
  4024d4:	add	sp, sp, #0x140
  4024d8:	ret
  4024dc:	sub	sp, sp, #0x50
  4024e0:	stp	x29, x30, [sp, #64]
  4024e4:	add	x29, sp, #0x40
  4024e8:	stur	x0, [x29, #-8]
  4024ec:	stur	x1, [x29, #-16]
  4024f0:	ldur	x8, [x29, #-8]
  4024f4:	stur	x8, [x29, #-24]
  4024f8:	ldur	x8, [x29, #-16]
  4024fc:	str	x8, [sp, #32]
  402500:	str	x2, [sp, #16]
  402504:	ldr	x8, [sp, #32]
  402508:	cbz	x8, 4025ac <strsignal@plt+0x11ac>
  40250c:	ldr	x0, [sp, #32]
  402510:	bl	401160 <strlen@plt>
  402514:	str	x0, [sp, #24]
  402518:	ldur	x0, [x29, #-24]
  40251c:	ldr	x1, [sp, #32]
  402520:	ldr	x2, [sp, #24]
  402524:	bl	401100 <memcpy@plt>
  402528:	ldr	x8, [sp, #24]
  40252c:	ldur	x9, [x29, #-24]
  402530:	add	x8, x9, x8
  402534:	stur	x8, [x29, #-24]
  402538:	ldr	x8, [sp, #16]
  40253c:	ldrsw	x9, [x8, #24]
  402540:	mov	w10, w9
  402544:	cmp	w10, #0x0
  402548:	cset	w10, ge  // ge = tcont
  40254c:	str	x9, [sp, #8]
  402550:	tbnz	w10, #0, 402588 <strsignal@plt+0x1188>
  402554:	ldr	x8, [sp, #8]
  402558:	add	w8, w8, #0x8
  40255c:	ldr	x9, [sp, #16]
  402560:	str	w8, [x9, #24]
  402564:	cmp	w8, #0x0
  402568:	cset	w8, gt
  40256c:	tbnz	w8, #0, 402588 <strsignal@plt+0x1188>
  402570:	ldr	x8, [sp, #16]
  402574:	ldr	x9, [x8, #8]
  402578:	ldr	x10, [sp, #8]
  40257c:	add	x9, x9, x10
  402580:	str	x9, [sp]
  402584:	b	40259c <strsignal@plt+0x119c>
  402588:	ldr	x8, [sp, #16]
  40258c:	ldr	x9, [x8]
  402590:	add	x10, x9, #0x8
  402594:	str	x10, [x8]
  402598:	str	x9, [sp]
  40259c:	ldr	x8, [sp]
  4025a0:	ldr	x8, [x8]
  4025a4:	str	x8, [sp, #32]
  4025a8:	b	402504 <strsignal@plt+0x1104>
  4025ac:	ldur	x8, [x29, #-24]
  4025b0:	mov	w9, #0x0                   	// #0
  4025b4:	strb	w9, [x8]
  4025b8:	ldur	x0, [x29, #-8]
  4025bc:	ldp	x29, x30, [sp, #64]
  4025c0:	add	sp, sp, #0x50
  4025c4:	ret
  4025c8:	sub	sp, sp, #0x140
  4025cc:	stp	x29, x30, [sp, #288]
  4025d0:	str	x28, [sp, #304]
  4025d4:	add	x29, sp, #0x120
  4025d8:	sub	x8, x29, #0x28
  4025dc:	str	q7, [sp, #128]
  4025e0:	str	q6, [sp, #112]
  4025e4:	str	q5, [sp, #96]
  4025e8:	str	q4, [sp, #80]
  4025ec:	str	q3, [sp, #64]
  4025f0:	str	q2, [sp, #48]
  4025f4:	str	q1, [sp, #32]
  4025f8:	str	q0, [sp, #16]
  4025fc:	stur	x7, [x29, #-88]
  402600:	stur	x6, [x29, #-96]
  402604:	stur	x5, [x29, #-104]
  402608:	stur	x4, [x29, #-112]
  40260c:	stur	x3, [x29, #-120]
  402610:	stur	x2, [x29, #-128]
  402614:	stur	x1, [x29, #-136]
  402618:	stur	x0, [x29, #-8]
  40261c:	mov	w9, #0xffffff80            	// #-128
  402620:	stur	w9, [x29, #-12]
  402624:	mov	w9, #0xffffffc8            	// #-56
  402628:	stur	w9, [x29, #-16]
  40262c:	add	x10, sp, #0x10
  402630:	add	x10, x10, #0x80
  402634:	stur	x10, [x29, #-24]
  402638:	sub	x10, x29, #0x88
  40263c:	add	x10, x10, #0x38
  402640:	stur	x10, [x29, #-32]
  402644:	add	x10, x29, #0x20
  402648:	stur	x10, [x29, #-40]
  40264c:	adrp	x10, 417000 <strsignal@plt+0x15c00>
  402650:	ldr	x0, [x10, #584]
  402654:	ldur	x1, [x29, #-8]
  402658:	ldr	q0, [x8]
  40265c:	ldr	q1, [x8, #16]
  402660:	stur	q1, [x29, #-64]
  402664:	stur	q0, [x29, #-80]
  402668:	sub	x2, x29, #0x50
  40266c:	str	x10, [sp, #8]
  402670:	bl	4024dc <strsignal@plt+0x10dc>
  402674:	ldr	x8, [sp, #8]
  402678:	ldr	x10, [x8, #584]
  40267c:	str	x0, [sp]
  402680:	mov	x0, x10
  402684:	ldr	x28, [sp, #304]
  402688:	ldp	x29, x30, [sp, #288]
  40268c:	add	sp, sp, #0x140
  402690:	ret
  402694:	sub	sp, sp, #0x180
  402698:	stp	x29, x30, [sp, #352]
  40269c:	str	x28, [sp, #368]
  4026a0:	add	x29, sp, #0x160
  4026a4:	str	q7, [sp, #160]
  4026a8:	str	q6, [sp, #144]
  4026ac:	str	q5, [sp, #128]
  4026b0:	str	q4, [sp, #112]
  4026b4:	str	q3, [sp, #96]
  4026b8:	str	q2, [sp, #80]
  4026bc:	str	q1, [sp, #64]
  4026c0:	str	q0, [sp, #48]
  4026c4:	stur	x7, [x29, #-120]
  4026c8:	stur	x6, [x29, #-128]
  4026cc:	stur	x5, [x29, #-136]
  4026d0:	stur	x4, [x29, #-144]
  4026d4:	stur	x3, [x29, #-152]
  4026d8:	stur	x2, [x29, #-160]
  4026dc:	stur	x1, [x29, #-168]
  4026e0:	stur	x0, [x29, #-8]
  4026e4:	mov	w8, #0xffffff80            	// #-128
  4026e8:	stur	w8, [x29, #-20]
  4026ec:	mov	w9, #0xffffffc8            	// #-56
  4026f0:	stur	w9, [x29, #-24]
  4026f4:	add	x10, sp, #0x30
  4026f8:	add	x10, x10, #0x80
  4026fc:	stur	x10, [x29, #-32]
  402700:	sub	x11, x29, #0xa8
  402704:	add	x11, x11, #0x38
  402708:	stur	x11, [x29, #-40]
  40270c:	add	x12, x29, #0x20
  402710:	stur	x12, [x29, #-48]
  402714:	ldur	x0, [x29, #-8]
  402718:	ldur	q0, [x29, #-48]
  40271c:	ldur	q1, [x29, #-32]
  402720:	stur	q1, [x29, #-64]
  402724:	stur	q0, [x29, #-80]
  402728:	sub	x1, x29, #0x50
  40272c:	str	w8, [sp, #44]
  402730:	str	w9, [sp, #40]
  402734:	str	x10, [sp, #32]
  402738:	str	x11, [sp, #24]
  40273c:	str	x12, [sp, #16]
  402740:	bl	402354 <strsignal@plt+0xf54>
  402744:	add	x0, x0, #0x1
  402748:	bl	403ed8 <strsignal@plt+0x2ad8>
  40274c:	stur	x0, [x29, #-16]
  402750:	ldr	w8, [sp, #44]
  402754:	stur	w8, [x29, #-20]
  402758:	ldr	w9, [sp, #40]
  40275c:	stur	w9, [x29, #-24]
  402760:	ldr	x10, [sp, #32]
  402764:	stur	x10, [x29, #-32]
  402768:	ldr	x11, [sp, #24]
  40276c:	stur	x11, [x29, #-40]
  402770:	ldr	x12, [sp, #16]
  402774:	stur	x12, [x29, #-48]
  402778:	ldur	x0, [x29, #-16]
  40277c:	ldur	x1, [x29, #-8]
  402780:	ldur	q0, [x29, #-48]
  402784:	ldur	q1, [x29, #-32]
  402788:	stur	q1, [x29, #-96]
  40278c:	stur	q0, [x29, #-112]
  402790:	sub	x2, x29, #0x70
  402794:	bl	4024dc <strsignal@plt+0x10dc>
  402798:	ldur	x10, [x29, #-16]
  40279c:	str	x0, [sp, #8]
  4027a0:	mov	x0, x10
  4027a4:	ldr	x28, [sp, #368]
  4027a8:	ldp	x29, x30, [sp, #352]
  4027ac:	add	sp, sp, #0x180
  4027b0:	ret
  4027b4:	sub	sp, sp, #0x180
  4027b8:	stp	x29, x30, [sp, #352]
  4027bc:	str	x28, [sp, #368]
  4027c0:	add	x29, sp, #0x160
  4027c4:	sub	x8, x29, #0x38
  4027c8:	str	q7, [sp, #160]
  4027cc:	str	q6, [sp, #144]
  4027d0:	str	q5, [sp, #128]
  4027d4:	str	q4, [sp, #112]
  4027d8:	str	q3, [sp, #96]
  4027dc:	str	q2, [sp, #80]
  4027e0:	str	q1, [sp, #64]
  4027e4:	str	q0, [sp, #48]
  4027e8:	str	x7, [sp, #216]
  4027ec:	str	x6, [sp, #208]
  4027f0:	str	x5, [sp, #200]
  4027f4:	str	x4, [sp, #192]
  4027f8:	str	x3, [sp, #184]
  4027fc:	str	x2, [sp, #176]
  402800:	stur	x0, [x29, #-8]
  402804:	stur	x1, [x29, #-16]
  402808:	mov	w9, #0xffffff80            	// #-128
  40280c:	stur	w9, [x29, #-28]
  402810:	mov	w10, #0xffffffd0            	// #-48
  402814:	stur	w10, [x29, #-32]
  402818:	add	x11, sp, #0x30
  40281c:	add	x11, x11, #0x80
  402820:	stur	x11, [x29, #-40]
  402824:	add	x12, sp, #0xb0
  402828:	add	x12, x12, #0x30
  40282c:	stur	x12, [x29, #-48]
  402830:	add	x13, x29, #0x20
  402834:	stur	x13, [x29, #-56]
  402838:	ldur	x0, [x29, #-16]
  40283c:	ldr	q0, [x8]
  402840:	ldr	q1, [x8, #16]
  402844:	stur	q1, [x29, #-80]
  402848:	stur	q0, [x29, #-96]
  40284c:	sub	x1, x29, #0x60
  402850:	str	x8, [sp, #40]
  402854:	str	w9, [sp, #36]
  402858:	str	w10, [sp, #32]
  40285c:	str	x11, [sp, #24]
  402860:	str	x12, [sp, #16]
  402864:	str	x13, [sp, #8]
  402868:	bl	402354 <strsignal@plt+0xf54>
  40286c:	add	x0, x0, #0x1
  402870:	bl	403ed8 <strsignal@plt+0x2ad8>
  402874:	stur	x0, [x29, #-24]
  402878:	ldr	w9, [sp, #36]
  40287c:	stur	w9, [x29, #-28]
  402880:	ldr	w10, [sp, #32]
  402884:	stur	w10, [x29, #-32]
  402888:	ldr	x8, [sp, #24]
  40288c:	stur	x8, [x29, #-40]
  402890:	ldr	x11, [sp, #16]
  402894:	stur	x11, [x29, #-48]
  402898:	ldr	x12, [sp, #8]
  40289c:	stur	x12, [x29, #-56]
  4028a0:	ldur	x0, [x29, #-24]
  4028a4:	ldur	x1, [x29, #-16]
  4028a8:	ldr	x13, [sp, #40]
  4028ac:	ldr	q0, [x13]
  4028b0:	ldr	q1, [x13, #16]
  4028b4:	stur	q1, [x29, #-112]
  4028b8:	stur	q0, [x29, #-128]
  4028bc:	sub	x2, x29, #0x80
  4028c0:	bl	4024dc <strsignal@plt+0x10dc>
  4028c4:	ldur	x8, [x29, #-8]
  4028c8:	cbz	x8, 4028dc <strsignal@plt+0x14dc>
  4028cc:	b	4028d0 <strsignal@plt+0x14d0>
  4028d0:	ldur	x0, [x29, #-8]
  4028d4:	bl	4011e0 <free@plt>
  4028d8:	b	4028dc <strsignal@plt+0x14dc>
  4028dc:	ldur	x0, [x29, #-24]
  4028e0:	ldr	x28, [sp, #368]
  4028e4:	ldp	x29, x30, [sp, #352]
  4028e8:	add	sp, sp, #0x180
  4028ec:	ret
  4028f0:	sub	sp, sp, #0x30
  4028f4:	stp	x29, x30, [sp, #32]
  4028f8:	add	x29, sp, #0x20
  4028fc:	mov	w3, #0x1                   	// #1
  402900:	stur	x0, [x29, #-8]
  402904:	str	x1, [sp, #16]
  402908:	str	x2, [sp, #8]
  40290c:	ldur	x0, [x29, #-8]
  402910:	ldr	x1, [sp, #16]
  402914:	ldr	x2, [sp, #8]
  402918:	bl	402928 <strsignal@plt+0x1528>
  40291c:	ldp	x29, x30, [sp, #32]
  402920:	add	sp, sp, #0x30
  402924:	ret
  402928:	stp	x29, x30, [sp, #-32]!
  40292c:	stp	x28, x19, [sp, #16]
  402930:	mov	x29, sp
  402934:	sub	sp, sp, #0x150
  402938:	mov	x19, sp
  40293c:	mov	x8, xzr
  402940:	stur	x0, [x29, #-16]
  402944:	stur	x1, [x29, #-24]
  402948:	stur	x2, [x29, #-32]
  40294c:	stur	w3, [x29, #-36]
  402950:	stur	x8, [x29, #-48]
  402954:	stur	x8, [x29, #-56]
  402958:	stur	x8, [x29, #-64]
  40295c:	stur	x8, [x29, #-104]
  402960:	stur	x8, [x29, #-128]
  402964:	ldur	x8, [x29, #-16]
  402968:	cbz	x8, 40297c <strsignal@plt+0x157c>
  40296c:	ldur	x8, [x29, #-24]
  402970:	cbz	x8, 40297c <strsignal@plt+0x157c>
  402974:	ldur	x8, [x29, #-32]
  402978:	cbnz	x8, 402988 <strsignal@plt+0x1588>
  40297c:	mov	x8, xzr
  402980:	stur	x8, [x29, #-8]
  402984:	b	402f90 <strsignal@plt+0x1b90>
  402988:	ldur	x0, [x29, #-16]
  40298c:	bl	4041d4 <strsignal@plt+0x2dd4>
  402990:	ldur	x8, [x29, #-16]
  402994:	cmp	x0, x8
  402998:	b.ne	402ba8 <strsignal@plt+0x17a8>  // b.any
  40299c:	adrp	x0, 405000 <strsignal@plt+0x3c00>
  4029a0:	add	x0, x0, #0xb71
  4029a4:	bl	401390 <getenv@plt>
  4029a8:	stur	x0, [x29, #-136]
  4029ac:	ldur	x8, [x29, #-136]
  4029b0:	cbz	x8, 402ba8 <strsignal@plt+0x17a8>
  4029b4:	ldur	x0, [x29, #-136]
  4029b8:	bl	401160 <strlen@plt>
  4029bc:	add	x8, x0, #0x1
  4029c0:	str	x8, [x19, #168]
  4029c4:	ldr	x8, [x19, #168]
  4029c8:	cmp	x8, #0x2
  4029cc:	b.cs	4029d8 <strsignal@plt+0x15d8>  // b.hs, b.nlast
  4029d0:	mov	x8, #0x2                   	// #2
  4029d4:	str	x8, [x19, #168]
  4029d8:	ldr	x8, [x19, #168]
  4029dc:	ldur	x0, [x29, #-16]
  4029e0:	str	x8, [x19, #24]
  4029e4:	bl	401160 <strlen@plt>
  4029e8:	ldr	x8, [x19, #24]
  4029ec:	add	x9, x8, x0
  4029f0:	add	x9, x9, #0x1
  4029f4:	str	x9, [x19, #160]
  4029f8:	ldr	x9, [x19, #160]
  4029fc:	cmp	x9, #0xfc0
  402a00:	b.cs	402a2c <strsignal@plt+0x162c>  // b.hs, b.nlast
  402a04:	ldr	x8, [x19, #160]
  402a08:	mov	x9, #0x1                   	// #1
  402a0c:	mul	x8, x8, x9
  402a10:	add	x8, x8, #0xf
  402a14:	and	x8, x8, #0xfffffffffffffff0
  402a18:	mov	x9, sp
  402a1c:	subs	x8, x9, x8
  402a20:	mov	sp, x8
  402a24:	stur	x8, [x29, #-160]
  402a28:	b	402a3c <strsignal@plt+0x163c>
  402a2c:	ldr	x0, [x19, #160]
  402a30:	bl	401360 <malloc@plt>
  402a34:	stur	x0, [x29, #-160]
  402a38:	stur	x0, [x29, #-128]
  402a3c:	ldur	x8, [x29, #-136]
  402a40:	stur	x8, [x29, #-152]
  402a44:	stur	x8, [x29, #-144]
  402a48:	ldur	x8, [x29, #-152]
  402a4c:	ldrb	w9, [x8]
  402a50:	cmp	w9, #0x3a
  402a54:	b.eq	402a64 <strsignal@plt+0x1664>  // b.none
  402a58:	ldur	x8, [x29, #-152]
  402a5c:	ldrb	w9, [x8]
  402a60:	cbnz	w9, 402b98 <strsignal@plt+0x1798>
  402a64:	ldur	x8, [x29, #-152]
  402a68:	ldur	x9, [x29, #-144]
  402a6c:	cmp	x8, x9
  402a70:	b.ne	402a9c <strsignal@plt+0x169c>  // b.any
  402a74:	ldur	x8, [x29, #-160]
  402a78:	mov	w9, #0x2e                  	// #46
  402a7c:	strb	w9, [x8]
  402a80:	ldur	x8, [x29, #-160]
  402a84:	mov	w9, #0x2f                  	// #47
  402a88:	strb	w9, [x8, #1]
  402a8c:	ldur	x8, [x29, #-160]
  402a90:	mov	w9, #0x0                   	// #0
  402a94:	strb	w9, [x8, #2]
  402a98:	b	402b20 <strsignal@plt+0x1720>
  402a9c:	ldur	x0, [x29, #-160]
  402aa0:	ldur	x1, [x29, #-144]
  402aa4:	ldur	x8, [x29, #-152]
  402aa8:	ldur	x9, [x29, #-144]
  402aac:	subs	x2, x8, x9
  402ab0:	bl	401100 <memcpy@plt>
  402ab4:	ldur	x8, [x29, #-152]
  402ab8:	ldurb	w10, [x8, #-1]
  402abc:	cmp	w10, #0x2f
  402ac0:	b.eq	402b04 <strsignal@plt+0x1704>  // b.none
  402ac4:	ldur	x8, [x29, #-160]
  402ac8:	ldur	x9, [x29, #-152]
  402acc:	ldur	x10, [x29, #-144]
  402ad0:	subs	x9, x9, x10
  402ad4:	add	x8, x8, x9
  402ad8:	mov	w11, #0x2f                  	// #47
  402adc:	strb	w11, [x8]
  402ae0:	ldur	x8, [x29, #-160]
  402ae4:	ldur	x9, [x29, #-152]
  402ae8:	ldur	x10, [x29, #-144]
  402aec:	subs	x9, x9, x10
  402af0:	add	x9, x9, #0x1
  402af4:	add	x8, x8, x9
  402af8:	mov	w11, #0x0                   	// #0
  402afc:	strb	w11, [x8]
  402b00:	b	402b20 <strsignal@plt+0x1720>
  402b04:	ldur	x8, [x29, #-160]
  402b08:	ldur	x9, [x29, #-152]
  402b0c:	ldur	x10, [x29, #-144]
  402b10:	subs	x9, x9, x10
  402b14:	add	x8, x8, x9
  402b18:	mov	w11, #0x0                   	// #0
  402b1c:	strb	w11, [x8]
  402b20:	ldur	x0, [x29, #-160]
  402b24:	ldur	x1, [x29, #-16]
  402b28:	bl	4013f0 <strcat@plt>
  402b2c:	ldur	x8, [x29, #-160]
  402b30:	mov	x0, x8
  402b34:	mov	w1, #0x1                   	// #1
  402b38:	bl	401230 <access@plt>
  402b3c:	cbnz	w0, 402b74 <strsignal@plt+0x1774>
  402b40:	ldur	x0, [x29, #-160]
  402b44:	add	x1, x19, #0x20
  402b48:	bl	405a20 <strsignal@plt+0x4620>
  402b4c:	cmp	w0, #0x0
  402b50:	cset	w8, lt  // lt = tstop
  402b54:	tbnz	w8, #0, 402b74 <strsignal@plt+0x1774>
  402b58:	ldr	w8, [x19, #48]
  402b5c:	and	w8, w8, #0xf000
  402b60:	cmp	w8, #0x8, lsl #12
  402b64:	b.ne	402b74 <strsignal@plt+0x1774>  // b.any
  402b68:	ldur	x8, [x29, #-160]
  402b6c:	stur	x8, [x29, #-16]
  402b70:	b	402ba8 <strsignal@plt+0x17a8>
  402b74:	ldur	x8, [x29, #-152]
  402b78:	ldrb	w9, [x8]
  402b7c:	cbnz	w9, 402b84 <strsignal@plt+0x1784>
  402b80:	b	402ba8 <strsignal@plt+0x17a8>
  402b84:	ldur	x8, [x29, #-152]
  402b88:	add	x8, x8, #0x1
  402b8c:	stur	x8, [x29, #-144]
  402b90:	stur	x8, [x29, #-152]
  402b94:	b	402ba4 <strsignal@plt+0x17a4>
  402b98:	ldur	x8, [x29, #-152]
  402b9c:	add	x8, x8, #0x1
  402ba0:	stur	x8, [x29, #-152]
  402ba4:	b	402a48 <strsignal@plt+0x1648>
  402ba8:	ldur	w8, [x29, #-36]
  402bac:	cbz	w8, 402bc0 <strsignal@plt+0x17c0>
  402bb0:	ldur	x0, [x29, #-16]
  402bb4:	bl	4041f8 <strsignal@plt+0x2df8>
  402bb8:	stur	x0, [x29, #-120]
  402bbc:	b	402bcc <strsignal@plt+0x17cc>
  402bc0:	ldur	x0, [x29, #-16]
  402bc4:	bl	401200 <strdup@plt>
  402bc8:	stur	x0, [x29, #-120]
  402bcc:	ldur	x8, [x29, #-120]
  402bd0:	cbnz	x8, 402bd8 <strsignal@plt+0x17d8>
  402bd4:	b	402f68 <strsignal@plt+0x1b68>
  402bd8:	ldur	x0, [x29, #-120]
  402bdc:	sub	x1, x29, #0x44
  402be0:	bl	402fe0 <strsignal@plt+0x1be0>
  402be4:	stur	x0, [x29, #-48]
  402be8:	ldur	x0, [x29, #-120]
  402bec:	bl	4011e0 <free@plt>
  402bf0:	ldur	x8, [x29, #-48]
  402bf4:	cbnz	x8, 402bfc <strsignal@plt+0x17fc>
  402bf8:	b	402f68 <strsignal@plt+0x1b68>
  402bfc:	ldur	x0, [x29, #-24]
  402c00:	sub	x1, x29, #0x48
  402c04:	bl	402fe0 <strsignal@plt+0x1be0>
  402c08:	stur	x0, [x29, #-56]
  402c0c:	ldur	x8, [x29, #-56]
  402c10:	cbnz	x8, 402c18 <strsignal@plt+0x1818>
  402c14:	b	402f68 <strsignal@plt+0x1b68>
  402c18:	ldur	w8, [x29, #-68]
  402c1c:	subs	w8, w8, #0x1
  402c20:	stur	w8, [x29, #-68]
  402c24:	ldur	w8, [x29, #-68]
  402c28:	ldur	w9, [x29, #-72]
  402c2c:	cmp	w8, w9
  402c30:	b.ne	402cb4 <strsignal@plt+0x18b4>  // b.any
  402c34:	stur	wzr, [x29, #-80]
  402c38:	ldur	w8, [x29, #-80]
  402c3c:	ldur	w9, [x29, #-72]
  402c40:	cmp	w8, w9
  402c44:	b.ge	402c90 <strsignal@plt+0x1890>  // b.tcont
  402c48:	ldur	x8, [x29, #-48]
  402c4c:	ldursw	x9, [x29, #-80]
  402c50:	mov	x10, #0x8                   	// #8
  402c54:	mul	x9, x10, x9
  402c58:	add	x8, x8, x9
  402c5c:	ldr	x0, [x8]
  402c60:	ldur	x8, [x29, #-56]
  402c64:	ldursw	x9, [x29, #-80]
  402c68:	mul	x9, x10, x9
  402c6c:	add	x8, x8, x9
  402c70:	ldr	x1, [x8]
  402c74:	bl	401330 <strcmp@plt>
  402c78:	cbz	w0, 402c80 <strsignal@plt+0x1880>
  402c7c:	b	402c90 <strsignal@plt+0x1890>
  402c80:	ldur	w8, [x29, #-80]
  402c84:	add	w8, w8, #0x1
  402c88:	stur	w8, [x29, #-80]
  402c8c:	b	402c38 <strsignal@plt+0x1838>
  402c90:	ldur	w8, [x29, #-68]
  402c94:	cmp	w8, #0x0
  402c98:	cset	w8, le
  402c9c:	tbnz	w8, #0, 402cb0 <strsignal@plt+0x18b0>
  402ca0:	ldur	w8, [x29, #-80]
  402ca4:	ldur	w9, [x29, #-72]
  402ca8:	cmp	w8, w9
  402cac:	b.ne	402cb4 <strsignal@plt+0x18b4>  // b.any
  402cb0:	b	402f68 <strsignal@plt+0x1b68>
  402cb4:	ldur	x0, [x29, #-32]
  402cb8:	sub	x1, x29, #0x4c
  402cbc:	bl	402fe0 <strsignal@plt+0x1be0>
  402cc0:	stur	x0, [x29, #-64]
  402cc4:	ldur	x8, [x29, #-64]
  402cc8:	cbnz	x8, 402cd0 <strsignal@plt+0x18d0>
  402ccc:	b	402f68 <strsignal@plt+0x1b68>
  402cd0:	ldur	w8, [x29, #-76]
  402cd4:	ldur	w9, [x29, #-72]
  402cd8:	cmp	w8, w9
  402cdc:	b.ge	402cec <strsignal@plt+0x18ec>  // b.tcont
  402ce0:	ldur	w8, [x29, #-76]
  402ce4:	str	w8, [x19, #20]
  402ce8:	b	402cf4 <strsignal@plt+0x18f4>
  402cec:	ldur	w8, [x29, #-72]
  402cf0:	str	w8, [x19, #20]
  402cf4:	ldr	w8, [x19, #20]
  402cf8:	stur	w8, [x29, #-84]
  402cfc:	stur	wzr, [x29, #-88]
  402d00:	ldur	w8, [x29, #-88]
  402d04:	ldur	w9, [x29, #-84]
  402d08:	cmp	w8, w9
  402d0c:	b.ge	402d58 <strsignal@plt+0x1958>  // b.tcont
  402d10:	ldur	x8, [x29, #-56]
  402d14:	ldursw	x9, [x29, #-88]
  402d18:	mov	x10, #0x8                   	// #8
  402d1c:	mul	x9, x10, x9
  402d20:	add	x8, x8, x9
  402d24:	ldr	x0, [x8]
  402d28:	ldur	x8, [x29, #-64]
  402d2c:	ldursw	x9, [x29, #-88]
  402d30:	mul	x9, x10, x9
  402d34:	add	x8, x8, x9
  402d38:	ldr	x1, [x8]
  402d3c:	bl	401330 <strcmp@plt>
  402d40:	cbz	w0, 402d48 <strsignal@plt+0x1948>
  402d44:	b	402d58 <strsignal@plt+0x1958>
  402d48:	ldur	w8, [x29, #-88]
  402d4c:	add	w8, w8, #0x1
  402d50:	stur	w8, [x29, #-88]
  402d54:	b	402d00 <strsignal@plt+0x1900>
  402d58:	ldur	w8, [x29, #-88]
  402d5c:	cbnz	w8, 402d64 <strsignal@plt+0x1964>
  402d60:	b	402f68 <strsignal@plt+0x1b68>
  402d64:	stur	wzr, [x29, #-92]
  402d68:	stur	wzr, [x29, #-80]
  402d6c:	ldur	w8, [x29, #-80]
  402d70:	ldur	w9, [x29, #-68]
  402d74:	cmp	w8, w9
  402d78:	b.ge	402db4 <strsignal@plt+0x19b4>  // b.tcont
  402d7c:	ldur	x8, [x29, #-48]
  402d80:	ldursw	x9, [x29, #-80]
  402d84:	mov	x10, #0x8                   	// #8
  402d88:	mul	x9, x10, x9
  402d8c:	add	x8, x8, x9
  402d90:	ldr	x0, [x8]
  402d94:	bl	401160 <strlen@plt>
  402d98:	ldursw	x8, [x29, #-92]
  402d9c:	add	x8, x8, x0
  402da0:	stur	w8, [x29, #-92]
  402da4:	ldur	w8, [x29, #-80]
  402da8:	add	w8, w8, #0x1
  402dac:	stur	w8, [x29, #-80]
  402db0:	b	402d6c <strsignal@plt+0x196c>
  402db4:	ldur	w8, [x29, #-72]
  402db8:	ldur	w9, [x29, #-88]
  402dbc:	subs	w8, w8, w9
  402dc0:	mov	w0, w8
  402dc4:	sxtw	x10, w0
  402dc8:	mov	x11, #0x3                   	// #3
  402dcc:	mul	x10, x11, x10
  402dd0:	ldursw	x11, [x29, #-92]
  402dd4:	add	x10, x11, x10
  402dd8:	stur	w10, [x29, #-92]
  402ddc:	ldur	w8, [x29, #-88]
  402de0:	stur	w8, [x29, #-80]
  402de4:	ldur	w8, [x29, #-80]
  402de8:	ldur	w9, [x29, #-76]
  402dec:	cmp	w8, w9
  402df0:	b.ge	402e2c <strsignal@plt+0x1a2c>  // b.tcont
  402df4:	ldur	x8, [x29, #-64]
  402df8:	ldursw	x9, [x29, #-80]
  402dfc:	mov	x10, #0x8                   	// #8
  402e00:	mul	x9, x10, x9
  402e04:	add	x8, x8, x9
  402e08:	ldr	x0, [x8]
  402e0c:	bl	401160 <strlen@plt>
  402e10:	ldursw	x8, [x29, #-92]
  402e14:	add	x8, x8, x0
  402e18:	stur	w8, [x29, #-92]
  402e1c:	ldur	w8, [x29, #-80]
  402e20:	add	w8, w8, #0x1
  402e24:	stur	w8, [x29, #-80]
  402e28:	b	402de4 <strsignal@plt+0x19e4>
  402e2c:	ldur	w8, [x29, #-92]
  402e30:	add	w8, w8, #0x1
  402e34:	stur	w8, [x29, #-92]
  402e38:	ldursw	x0, [x29, #-92]
  402e3c:	bl	401360 <malloc@plt>
  402e40:	stur	x0, [x29, #-104]
  402e44:	ldur	x9, [x29, #-104]
  402e48:	cbnz	x9, 402e50 <strsignal@plt+0x1a50>
  402e4c:	b	402f68 <strsignal@plt+0x1b68>
  402e50:	ldur	x8, [x29, #-104]
  402e54:	mov	w9, #0x0                   	// #0
  402e58:	strb	w9, [x8]
  402e5c:	stur	wzr, [x29, #-80]
  402e60:	ldur	w8, [x29, #-80]
  402e64:	ldur	w9, [x29, #-68]
  402e68:	cmp	w8, w9
  402e6c:	b.ge	402ea0 <strsignal@plt+0x1aa0>  // b.tcont
  402e70:	ldur	x0, [x29, #-104]
  402e74:	ldur	x8, [x29, #-48]
  402e78:	ldursw	x9, [x29, #-80]
  402e7c:	mov	x10, #0x8                   	// #8
  402e80:	mul	x9, x10, x9
  402e84:	add	x8, x8, x9
  402e88:	ldr	x1, [x8]
  402e8c:	bl	4013f0 <strcat@plt>
  402e90:	ldur	w8, [x29, #-80]
  402e94:	add	w8, w8, #0x1
  402e98:	stur	w8, [x29, #-80]
  402e9c:	b	402e60 <strsignal@plt+0x1a60>
  402ea0:	ldur	x8, [x29, #-104]
  402ea4:	ldur	x0, [x29, #-104]
  402ea8:	str	x8, [x19, #8]
  402eac:	bl	401160 <strlen@plt>
  402eb0:	ldr	x8, [x19, #8]
  402eb4:	add	x9, x8, x0
  402eb8:	stur	x9, [x29, #-112]
  402ebc:	ldur	w10, [x29, #-88]
  402ec0:	stur	w10, [x29, #-80]
  402ec4:	ldur	w8, [x29, #-80]
  402ec8:	ldur	w9, [x29, #-72]
  402ecc:	cmp	w8, w9
  402ed0:	b.ge	402f14 <strsignal@plt+0x1b14>  // b.tcont
  402ed4:	ldur	x0, [x29, #-112]
  402ed8:	adrp	x1, 405000 <strsignal@plt+0x3c00>
  402edc:	add	x1, x1, #0xc6a
  402ee0:	bl	401270 <strcpy@plt>
  402ee4:	ldur	x8, [x29, #-112]
  402ee8:	add	x8, x8, #0x2
  402eec:	stur	x8, [x29, #-112]
  402ef0:	ldur	x8, [x29, #-112]
  402ef4:	add	x9, x8, #0x1
  402ef8:	stur	x9, [x29, #-112]
  402efc:	mov	w10, #0x2f                  	// #47
  402f00:	strb	w10, [x8]
  402f04:	ldur	w8, [x29, #-80]
  402f08:	add	w8, w8, #0x1
  402f0c:	stur	w8, [x29, #-80]
  402f10:	b	402ec4 <strsignal@plt+0x1ac4>
  402f14:	ldur	x8, [x29, #-112]
  402f18:	mov	w9, #0x0                   	// #0
  402f1c:	strb	w9, [x8]
  402f20:	ldur	w9, [x29, #-88]
  402f24:	stur	w9, [x29, #-80]
  402f28:	ldur	w8, [x29, #-80]
  402f2c:	ldur	w9, [x29, #-76]
  402f30:	cmp	w8, w9
  402f34:	b.ge	402f68 <strsignal@plt+0x1b68>  // b.tcont
  402f38:	ldur	x0, [x29, #-104]
  402f3c:	ldur	x8, [x29, #-64]
  402f40:	ldursw	x9, [x29, #-80]
  402f44:	mov	x10, #0x8                   	// #8
  402f48:	mul	x9, x10, x9
  402f4c:	add	x8, x8, x9
  402f50:	ldr	x1, [x8]
  402f54:	bl	4013f0 <strcat@plt>
  402f58:	ldur	w8, [x29, #-80]
  402f5c:	add	w8, w8, #0x1
  402f60:	stur	w8, [x29, #-80]
  402f64:	b	402f28 <strsignal@plt+0x1b28>
  402f68:	ldur	x0, [x29, #-48]
  402f6c:	bl	403264 <strsignal@plt+0x1e64>
  402f70:	ldur	x0, [x29, #-56]
  402f74:	bl	403264 <strsignal@plt+0x1e64>
  402f78:	ldur	x0, [x29, #-64]
  402f7c:	bl	403264 <strsignal@plt+0x1e64>
  402f80:	ldur	x0, [x29, #-128]
  402f84:	bl	4011e0 <free@plt>
  402f88:	ldur	x8, [x29, #-104]
  402f8c:	stur	x8, [x29, #-8]
  402f90:	ldur	x0, [x29, #-8]
  402f94:	mov	sp, x29
  402f98:	ldp	x28, x19, [sp, #16]
  402f9c:	ldp	x29, x30, [sp], #32
  402fa0:	ret
  402fa4:	sub	sp, sp, #0x30
  402fa8:	stp	x29, x30, [sp, #32]
  402fac:	add	x29, sp, #0x20
  402fb0:	mov	w8, wzr
  402fb4:	stur	x0, [x29, #-8]
  402fb8:	str	x1, [sp, #16]
  402fbc:	str	x2, [sp, #8]
  402fc0:	ldur	x0, [x29, #-8]
  402fc4:	ldr	x1, [sp, #16]
  402fc8:	ldr	x2, [sp, #8]
  402fcc:	mov	w3, w8
  402fd0:	bl	402928 <strsignal@plt+0x1528>
  402fd4:	ldp	x29, x30, [sp, #32]
  402fd8:	add	sp, sp, #0x30
  402fdc:	ret
  402fe0:	sub	sp, sp, #0x60
  402fe4:	stp	x29, x30, [sp, #80]
  402fe8:	add	x29, sp, #0x50
  402fec:	stur	x0, [x29, #-16]
  402ff0:	stur	x1, [x29, #-24]
  402ff4:	stur	wzr, [x29, #-28]
  402ff8:	ldur	x8, [x29, #-16]
  402ffc:	str	x8, [sp, #32]
  403000:	ldr	x8, [sp, #32]
  403004:	add	x9, x8, #0x1
  403008:	str	x9, [sp, #32]
  40300c:	ldrb	w10, [x8]
  403010:	str	w10, [sp, #20]
  403014:	cbz	w10, 403054 <strsignal@plt+0x1c54>
  403018:	ldr	w8, [sp, #20]
  40301c:	cmp	w8, #0x2f
  403020:	b.ne	403050 <strsignal@plt+0x1c50>  // b.any
  403024:	ldur	w8, [x29, #-28]
  403028:	add	w8, w8, #0x1
  40302c:	stur	w8, [x29, #-28]
  403030:	ldr	x8, [sp, #32]
  403034:	ldrb	w9, [x8]
  403038:	cmp	w9, #0x2f
  40303c:	b.ne	403050 <strsignal@plt+0x1c50>  // b.any
  403040:	ldr	x8, [sp, #32]
  403044:	add	x8, x8, #0x1
  403048:	str	x8, [sp, #32]
  40304c:	b	403030 <strsignal@plt+0x1c30>
  403050:	b	403000 <strsignal@plt+0x1c00>
  403054:	ldur	w8, [x29, #-28]
  403058:	add	w8, w8, #0x2
  40305c:	mov	w0, w8
  403060:	sxtw	x9, w0
  403064:	mov	x10, #0x8                   	// #8
  403068:	mul	x0, x10, x9
  40306c:	bl	401360 <malloc@plt>
  403070:	str	x0, [sp, #40]
  403074:	ldr	x9, [sp, #40]
  403078:	cbnz	x9, 403088 <strsignal@plt+0x1c88>
  40307c:	mov	x8, xzr
  403080:	stur	x8, [x29, #-8]
  403084:	b	403254 <strsignal@plt+0x1e54>
  403088:	stur	wzr, [x29, #-28]
  40308c:	ldur	x8, [x29, #-16]
  403090:	str	x8, [sp, #32]
  403094:	ldr	x8, [sp, #32]
  403098:	str	x8, [sp, #24]
  40309c:	ldr	x8, [sp, #32]
  4030a0:	add	x9, x8, #0x1
  4030a4:	str	x9, [sp, #32]
  4030a8:	ldrb	w10, [x8]
  4030ac:	str	w10, [sp, #20]
  4030b0:	cbz	w10, 403180 <strsignal@plt+0x1d80>
  4030b4:	ldr	w8, [sp, #20]
  4030b8:	cmp	w8, #0x2f
  4030bc:	b.ne	40317c <strsignal@plt+0x1d7c>  // b.any
  4030c0:	ldr	x8, [sp, #32]
  4030c4:	ldrb	w9, [x8]
  4030c8:	cmp	w9, #0x2f
  4030cc:	b.ne	4030e0 <strsignal@plt+0x1ce0>  // b.any
  4030d0:	ldr	x8, [sp, #32]
  4030d4:	add	x8, x8, #0x1
  4030d8:	str	x8, [sp, #32]
  4030dc:	b	4030c0 <strsignal@plt+0x1cc0>
  4030e0:	ldr	x0, [sp, #24]
  4030e4:	ldr	x8, [sp, #32]
  4030e8:	ldr	x9, [sp, #24]
  4030ec:	subs	x8, x8, x9
  4030f0:	mov	w1, w8
  4030f4:	bl	4032dc <strsignal@plt+0x1edc>
  4030f8:	ldr	x9, [sp, #40]
  4030fc:	ldursw	x10, [x29, #-28]
  403100:	mov	w8, w10
  403104:	add	w8, w8, #0x1
  403108:	stur	w8, [x29, #-28]
  40310c:	mov	x11, #0x8                   	// #8
  403110:	mul	x10, x11, x10
  403114:	add	x9, x9, x10
  403118:	str	x0, [x9]
  40311c:	ldr	x9, [sp, #40]
  403120:	ldur	w8, [x29, #-28]
  403124:	subs	w8, w8, #0x1
  403128:	mov	w0, w8
  40312c:	sxtw	x10, w0
  403130:	mul	x10, x11, x10
  403134:	add	x9, x9, x10
  403138:	ldr	x9, [x9]
  40313c:	cbnz	x9, 403174 <strsignal@plt+0x1d74>
  403140:	ldr	x8, [sp, #40]
  403144:	ldursw	x9, [x29, #-28]
  403148:	mov	x10, #0x8                   	// #8
  40314c:	mul	x9, x10, x9
  403150:	add	x8, x8, x9
  403154:	mov	x9, xzr
  403158:	str	x9, [x8]
  40315c:	ldr	x0, [sp, #40]
  403160:	str	x9, [sp, #8]
  403164:	bl	403264 <strsignal@plt+0x1e64>
  403168:	ldr	x8, [sp, #8]
  40316c:	stur	x8, [x29, #-8]
  403170:	b	403254 <strsignal@plt+0x1e54>
  403174:	ldr	x8, [sp, #32]
  403178:	str	x8, [sp, #24]
  40317c:	b	40309c <strsignal@plt+0x1c9c>
  403180:	ldr	x8, [sp, #32]
  403184:	mov	x9, #0xffffffffffffffff    	// #-1
  403188:	add	x8, x8, x9
  40318c:	ldr	x9, [sp, #24]
  403190:	subs	x8, x8, x9
  403194:	cmp	x8, #0x0
  403198:	cset	w10, le
  40319c:	tbnz	w10, #0, 4031e4 <strsignal@plt+0x1de4>
  4031a0:	ldr	x0, [sp, #24]
  4031a4:	ldr	x8, [sp, #32]
  4031a8:	mov	x9, #0xffffffffffffffff    	// #-1
  4031ac:	add	x8, x8, x9
  4031b0:	ldr	x9, [sp, #24]
  4031b4:	subs	x8, x8, x9
  4031b8:	mov	w1, w8
  4031bc:	bl	4032dc <strsignal@plt+0x1edc>
  4031c0:	ldr	x9, [sp, #40]
  4031c4:	ldursw	x10, [x29, #-28]
  4031c8:	mov	w8, w10
  4031cc:	add	w8, w8, #0x1
  4031d0:	stur	w8, [x29, #-28]
  4031d4:	mov	x11, #0x8                   	// #8
  4031d8:	mul	x10, x11, x10
  4031dc:	add	x9, x9, x10
  4031e0:	str	x0, [x9]
  4031e4:	ldr	x8, [sp, #40]
  4031e8:	ldursw	x9, [x29, #-28]
  4031ec:	mov	x10, #0x8                   	// #8
  4031f0:	mul	x9, x10, x9
  4031f4:	add	x8, x8, x9
  4031f8:	mov	x9, xzr
  4031fc:	str	x9, [x8]
  403200:	ldr	x8, [sp, #40]
  403204:	ldur	w11, [x29, #-28]
  403208:	subs	w11, w11, #0x1
  40320c:	mov	w0, w11
  403210:	sxtw	x9, w0
  403214:	mul	x9, x10, x9
  403218:	add	x8, x8, x9
  40321c:	ldr	x8, [x8]
  403220:	cbnz	x8, 403238 <strsignal@plt+0x1e38>
  403224:	ldr	x0, [sp, #40]
  403228:	bl	403264 <strsignal@plt+0x1e64>
  40322c:	mov	x8, xzr
  403230:	stur	x8, [x29, #-8]
  403234:	b	403254 <strsignal@plt+0x1e54>
  403238:	ldur	x8, [x29, #-24]
  40323c:	cbz	x8, 40324c <strsignal@plt+0x1e4c>
  403240:	ldur	w8, [x29, #-28]
  403244:	ldur	x9, [x29, #-24]
  403248:	str	w8, [x9]
  40324c:	ldr	x8, [sp, #40]
  403250:	stur	x8, [x29, #-8]
  403254:	ldur	x0, [x29, #-8]
  403258:	ldp	x29, x30, [sp, #80]
  40325c:	add	sp, sp, #0x60
  403260:	ret
  403264:	sub	sp, sp, #0x20
  403268:	stp	x29, x30, [sp, #16]
  40326c:	add	x29, sp, #0x10
  403270:	str	x0, [sp, #8]
  403274:	str	wzr, [sp, #4]
  403278:	ldr	x8, [sp, #8]
  40327c:	cbz	x8, 4032d0 <strsignal@plt+0x1ed0>
  403280:	ldr	x8, [sp, #8]
  403284:	ldrsw	x9, [sp, #4]
  403288:	mov	x10, #0x8                   	// #8
  40328c:	mul	x9, x10, x9
  403290:	add	x8, x8, x9
  403294:	ldr	x8, [x8]
  403298:	cbz	x8, 4032c8 <strsignal@plt+0x1ec8>
  40329c:	ldr	x8, [sp, #8]
  4032a0:	ldrsw	x9, [sp, #4]
  4032a4:	mov	w10, w9
  4032a8:	add	w10, w10, #0x1
  4032ac:	str	w10, [sp, #4]
  4032b0:	mov	x11, #0x8                   	// #8
  4032b4:	mul	x9, x11, x9
  4032b8:	add	x8, x8, x9
  4032bc:	ldr	x0, [x8]
  4032c0:	bl	4011e0 <free@plt>
  4032c4:	b	403280 <strsignal@plt+0x1e80>
  4032c8:	ldr	x0, [sp, #8]
  4032cc:	bl	4011e0 <free@plt>
  4032d0:	ldp	x29, x30, [sp, #16]
  4032d4:	add	sp, sp, #0x20
  4032d8:	ret
  4032dc:	sub	sp, sp, #0x30
  4032e0:	stp	x29, x30, [sp, #32]
  4032e4:	add	x29, sp, #0x20
  4032e8:	mov	w8, #0x0                   	// #0
  4032ec:	stur	x0, [x29, #-8]
  4032f0:	stur	w1, [x29, #-12]
  4032f4:	ldur	w9, [x29, #-12]
  4032f8:	add	w9, w9, #0x1
  4032fc:	mov	w0, w9
  403300:	sxtw	x0, w0
  403304:	str	w8, [sp, #4]
  403308:	bl	401360 <malloc@plt>
  40330c:	str	x0, [sp, #8]
  403310:	ldr	x0, [sp, #8]
  403314:	ldur	x1, [x29, #-8]
  403318:	ldursw	x2, [x29, #-12]
  40331c:	bl	401100 <memcpy@plt>
  403320:	ldr	x10, [sp, #8]
  403324:	ldursw	x11, [x29, #-12]
  403328:	add	x10, x10, x11
  40332c:	ldr	w8, [sp, #4]
  403330:	strb	w8, [x10]
  403334:	ldr	x0, [sp, #8]
  403338:	ldp	x29, x30, [sp, #32]
  40333c:	add	sp, sp, #0x30
  403340:	ret
  403344:	sub	sp, sp, #0x60
  403348:	stp	x29, x30, [sp, #80]
  40334c:	add	x29, sp, #0x50
  403350:	mov	w8, wzr
  403354:	mov	x9, xzr
  403358:	stur	w0, [x29, #-4]
  40335c:	stur	x1, [x29, #-16]
  403360:	stur	x2, [x29, #-24]
  403364:	stur	x3, [x29, #-32]
  403368:	str	x4, [sp, #40]
  40336c:	str	x5, [sp, #32]
  403370:	str	x6, [sp, #24]
  403374:	str	x7, [sp, #16]
  403378:	ldur	x1, [x29, #-32]
  40337c:	mov	w0, w8
  403380:	mov	x2, x9
  403384:	bl	403cdc <strsignal@plt+0x28dc>
  403388:	str	x0, [sp, #8]
  40338c:	ldr	x0, [sp, #8]
  403390:	ldur	w1, [x29, #-4]
  403394:	ldur	x2, [x29, #-16]
  403398:	ldur	x3, [x29, #-24]
  40339c:	ldr	x4, [sp, #40]
  4033a0:	ldr	x5, [sp, #32]
  4033a4:	ldr	x6, [sp, #16]
  4033a8:	bl	404d60 <strsignal@plt+0x3960>
  4033ac:	str	x0, [sp]
  4033b0:	ldr	x9, [sp]
  4033b4:	cbnz	x9, 4033e0 <strsignal@plt+0x1fe0>
  4033b8:	ldr	x0, [sp, #8]
  4033bc:	ldr	x2, [sp, #24]
  4033c0:	mov	w1, #0x1                   	// #1
  4033c4:	bl	40522c <strsignal@plt+0x3e2c>
  4033c8:	cbnz	w0, 4033e0 <strsignal@plt+0x1fe0>
  4033cc:	ldr	x8, [sp, #16]
  4033d0:	str	wzr, [x8]
  4033d4:	adrp	x8, 405000 <strsignal@plt+0x3c00>
  4033d8:	add	x8, x8, #0xc6d
  4033dc:	str	x8, [sp]
  4033e0:	ldr	x0, [sp, #8]
  4033e4:	bl	4053f0 <strsignal@plt+0x3ff0>
  4033e8:	ldr	x0, [sp]
  4033ec:	ldp	x29, x30, [sp, #80]
  4033f0:	add	sp, sp, #0x60
  4033f4:	ret
  4033f8:	sub	sp, sp, #0x30
  4033fc:	stp	x29, x30, [sp, #32]
  403400:	add	x29, sp, #0x20
  403404:	mov	w8, wzr
  403408:	stur	x0, [x29, #-8]
  40340c:	str	x1, [sp, #16]
  403410:	str	w2, [sp, #12]
  403414:	ldr	x0, [sp, #16]
  403418:	mov	w1, w8
  40341c:	bl	401190 <open@plt>
  403420:	ldp	x29, x30, [sp, #32]
  403424:	add	sp, sp, #0x30
  403428:	ret
  40342c:	sub	sp, sp, #0x30
  403430:	stp	x29, x30, [sp, #32]
  403434:	add	x29, sp, #0x20
  403438:	mov	w8, #0x400                 	// #1024
  40343c:	mov	w9, #0x200                 	// #512
  403440:	mov	w10, #0x41                  	// #65
  403444:	mov	w11, #0x1b6                 	// #438
  403448:	stur	x0, [x29, #-8]
  40344c:	str	x1, [sp, #16]
  403450:	str	w2, [sp, #12]
  403454:	str	w3, [sp, #8]
  403458:	ldr	x0, [sp, #16]
  40345c:	ldr	w12, [sp, #8]
  403460:	cmp	w12, #0x0
  403464:	csel	w8, w8, w9, ne  // ne = any
  403468:	orr	w1, w10, w8
  40346c:	mov	w2, w11
  403470:	bl	401190 <open@plt>
  403474:	ldp	x29, x30, [sp, #32]
  403478:	add	sp, sp, #0x30
  40347c:	ret
  403480:	sub	sp, sp, #0x130
  403484:	stp	x29, x30, [sp, #272]
  403488:	str	x28, [sp, #288]
  40348c:	add	x29, sp, #0x110
  403490:	ldr	w8, [x29, #32]
  403494:	ldr	x9, [x29, #40]
  403498:	ldr	x10, [x29, #48]
  40349c:	mov	w11, #0xffffffff            	// #-1
  4034a0:	mov	w12, #0x1                   	// #1
  4034a4:	adrp	x13, 417000 <strsignal@plt+0x15c00>
  4034a8:	add	x13, x13, #0x1a0
  4034ac:	adrp	x14, 405000 <strsignal@plt+0x3c00>
  4034b0:	add	x14, x14, #0xcdb
  4034b4:	adrp	x15, 405000 <strsignal@plt+0x3c00>
  4034b8:	add	x15, x15, #0xcd6
  4034bc:	stur	x0, [x29, #-16]
  4034c0:	stur	w1, [x29, #-20]
  4034c4:	stur	x2, [x29, #-32]
  4034c8:	stur	x3, [x29, #-40]
  4034cc:	stur	x4, [x29, #-48]
  4034d0:	stur	w5, [x29, #-52]
  4034d4:	stur	w6, [x29, #-56]
  4034d8:	stur	w7, [x29, #-60]
  4034dc:	stur	w8, [x29, #-64]
  4034e0:	stur	x9, [x29, #-72]
  4034e4:	stur	x10, [x29, #-80]
  4034e8:	stur	w11, [x29, #-84]
  4034ec:	stur	wzr, [x29, #-88]
  4034f0:	stur	w12, [x29, #-88]
  4034f4:	ldur	w8, [x29, #-88]
  4034f8:	str	x13, [sp, #104]
  4034fc:	str	x14, [sp, #96]
  403500:	str	x15, [sp, #88]
  403504:	cbz	w8, 40351c <strsignal@plt+0x211c>
  403508:	sub	x0, x29, #0x60
  40350c:	mov	w1, #0x80000               	// #524288
  403510:	bl	4011c0 <pipe2@plt>
  403514:	cbz	w0, 40351c <strsignal@plt+0x211c>
  403518:	stur	wzr, [x29, #-88]
  40351c:	mov	w8, #0x1                   	// #1
  403520:	stur	w8, [x29, #-100]
  403524:	ldr	x9, [sp, #104]
  403528:	ldr	x10, [x9]
  40352c:	stur	x10, [x29, #-112]
  403530:	stur	wzr, [x29, #-104]
  403534:	ldur	w8, [x29, #-104]
  403538:	cmp	w8, #0x4
  40353c:	b.ge	403584 <strsignal@plt+0x2184>  // b.tcont
  403540:	bl	401370 <vfork@plt>
  403544:	stur	w0, [x29, #-84]
  403548:	ldur	w8, [x29, #-84]
  40354c:	cmp	w8, #0x0
  403550:	cset	w8, lt  // lt = tstop
  403554:	tbnz	w8, #0, 40355c <strsignal@plt+0x215c>
  403558:	b	403584 <strsignal@plt+0x2184>
  40355c:	ldur	w0, [x29, #-100]
  403560:	bl	4011b0 <sleep@plt>
  403564:	ldur	w8, [x29, #-100]
  403568:	mov	w9, #0x2                   	// #2
  40356c:	mul	w8, w8, w9
  403570:	stur	w8, [x29, #-100]
  403574:	ldur	w8, [x29, #-104]
  403578:	add	w8, w8, #0x1
  40357c:	stur	w8, [x29, #-104]
  403580:	b	403534 <strsignal@plt+0x2134>
  403584:	ldur	w8, [x29, #-84]
  403588:	mov	w9, #0xffffffff            	// #-1
  40358c:	cmp	w8, w9
  403590:	str	w8, [sp, #84]
  403594:	b.eq	4035a8 <strsignal@plt+0x21a8>  // b.none
  403598:	b	40359c <strsignal@plt+0x219c>
  40359c:	ldr	w8, [sp, #84]
  4035a0:	cbz	w8, 4035f0 <strsignal@plt+0x21f0>
  4035a4:	b	4039e4 <strsignal@plt+0x25e4>
  4035a8:	ldur	w8, [x29, #-88]
  4035ac:	cbz	w8, 4035c4 <strsignal@plt+0x21c4>
  4035b0:	ldur	w0, [x29, #-96]
  4035b4:	bl	401320 <close@plt>
  4035b8:	ldur	w8, [x29, #-92]
  4035bc:	mov	w0, w8
  4035c0:	bl	401320 <close@plt>
  4035c4:	bl	401300 <__errno_location@plt>
  4035c8:	ldr	w8, [x0]
  4035cc:	ldur	x9, [x29, #-80]
  4035d0:	str	w8, [x9]
  4035d4:	ldur	x9, [x29, #-72]
  4035d8:	adrp	x10, 405000 <strsignal@plt+0x3c00>
  4035dc:	add	x10, x10, #0xcd0
  4035e0:	str	x10, [x9]
  4035e4:	mov	w8, #0xffffffff            	// #-1
  4035e8:	stur	w8, [x29, #-4]
  4035ec:	b	403b24 <strsignal@plt+0x2724>
  4035f0:	mov	x8, xzr
  4035f4:	stur	x8, [x29, #-128]
  4035f8:	ldur	w9, [x29, #-88]
  4035fc:	cbz	w9, 403608 <strsignal@plt+0x2208>
  403600:	ldur	w0, [x29, #-96]
  403604:	bl	401320 <close@plt>
  403608:	ldur	x8, [x29, #-128]
  40360c:	cbnz	x8, 403674 <strsignal@plt+0x2274>
  403610:	ldur	w8, [x29, #-52]
  403614:	cbz	w8, 403674 <strsignal@plt+0x2274>
  403618:	ldur	w0, [x29, #-52]
  40361c:	mov	w8, wzr
  403620:	mov	w1, w8
  403624:	bl	401150 <dup2@plt>
  403628:	cmp	w0, #0x0
  40362c:	cset	w8, ge  // ge = tcont
  403630:	tbnz	w8, #0, 40364c <strsignal@plt+0x224c>
  403634:	ldr	x8, [sp, #88]
  403638:	stur	x8, [x29, #-128]
  40363c:	bl	401300 <__errno_location@plt>
  403640:	ldr	w9, [x0]
  403644:	stur	w9, [x29, #-120]
  403648:	b	403674 <strsignal@plt+0x2274>
  40364c:	ldur	w0, [x29, #-52]
  403650:	bl	401320 <close@plt>
  403654:	cmp	w0, #0x0
  403658:	cset	w8, ge  // ge = tcont
  40365c:	tbnz	w8, #0, 403674 <strsignal@plt+0x2274>
  403660:	ldr	x8, [sp, #96]
  403664:	stur	x8, [x29, #-128]
  403668:	bl	401300 <__errno_location@plt>
  40366c:	ldr	w9, [x0]
  403670:	stur	w9, [x29, #-120]
  403674:	ldur	x8, [x29, #-128]
  403678:	cbnz	x8, 4036e0 <strsignal@plt+0x22e0>
  40367c:	ldur	w8, [x29, #-56]
  403680:	cmp	w8, #0x1
  403684:	b.eq	4036e0 <strsignal@plt+0x22e0>  // b.none
  403688:	ldur	w0, [x29, #-56]
  40368c:	mov	w1, #0x1                   	// #1
  403690:	bl	401150 <dup2@plt>
  403694:	cmp	w0, #0x0
  403698:	cset	w8, ge  // ge = tcont
  40369c:	tbnz	w8, #0, 4036b8 <strsignal@plt+0x22b8>
  4036a0:	ldr	x8, [sp, #88]
  4036a4:	stur	x8, [x29, #-128]
  4036a8:	bl	401300 <__errno_location@plt>
  4036ac:	ldr	w9, [x0]
  4036b0:	stur	w9, [x29, #-120]
  4036b4:	b	4036e0 <strsignal@plt+0x22e0>
  4036b8:	ldur	w0, [x29, #-56]
  4036bc:	bl	401320 <close@plt>
  4036c0:	cmp	w0, #0x0
  4036c4:	cset	w8, ge  // ge = tcont
  4036c8:	tbnz	w8, #0, 4036e0 <strsignal@plt+0x22e0>
  4036cc:	ldr	x8, [sp, #96]
  4036d0:	stur	x8, [x29, #-128]
  4036d4:	bl	401300 <__errno_location@plt>
  4036d8:	ldr	w9, [x0]
  4036dc:	stur	w9, [x29, #-120]
  4036e0:	ldur	x8, [x29, #-128]
  4036e4:	cbnz	x8, 40374c <strsignal@plt+0x234c>
  4036e8:	ldur	w8, [x29, #-60]
  4036ec:	cmp	w8, #0x2
  4036f0:	b.eq	40374c <strsignal@plt+0x234c>  // b.none
  4036f4:	ldur	w0, [x29, #-60]
  4036f8:	mov	w1, #0x2                   	// #2
  4036fc:	bl	401150 <dup2@plt>
  403700:	cmp	w0, #0x0
  403704:	cset	w8, ge  // ge = tcont
  403708:	tbnz	w8, #0, 403724 <strsignal@plt+0x2324>
  40370c:	ldr	x8, [sp, #88]
  403710:	stur	x8, [x29, #-128]
  403714:	bl	401300 <__errno_location@plt>
  403718:	ldr	w9, [x0]
  40371c:	stur	w9, [x29, #-120]
  403720:	b	40374c <strsignal@plt+0x234c>
  403724:	ldur	w0, [x29, #-60]
  403728:	bl	401320 <close@plt>
  40372c:	cmp	w0, #0x0
  403730:	cset	w8, ge  // ge = tcont
  403734:	tbnz	w8, #0, 40374c <strsignal@plt+0x234c>
  403738:	ldr	x8, [sp, #96]
  40373c:	stur	x8, [x29, #-128]
  403740:	bl	401300 <__errno_location@plt>
  403744:	ldr	w9, [x0]
  403748:	stur	w9, [x29, #-120]
  40374c:	ldur	x8, [x29, #-128]
  403750:	cbnz	x8, 40378c <strsignal@plt+0x238c>
  403754:	ldur	w8, [x29, #-64]
  403758:	cmp	w8, #0x0
  40375c:	cset	w8, lt  // lt = tstop
  403760:	tbnz	w8, #0, 40378c <strsignal@plt+0x238c>
  403764:	ldur	w0, [x29, #-64]
  403768:	bl	401320 <close@plt>
  40376c:	cmp	w0, #0x0
  403770:	cset	w8, ge  // ge = tcont
  403774:	tbnz	w8, #0, 40378c <strsignal@plt+0x238c>
  403778:	ldr	x8, [sp, #96]
  40377c:	stur	x8, [x29, #-128]
  403780:	bl	401300 <__errno_location@plt>
  403784:	ldr	w9, [x0]
  403788:	stur	w9, [x29, #-120]
  40378c:	ldur	x8, [x29, #-128]
  403790:	cbnz	x8, 4037cc <strsignal@plt+0x23cc>
  403794:	ldur	w8, [x29, #-20]
  403798:	and	w8, w8, #0x8
  40379c:	cbz	w8, 4037cc <strsignal@plt+0x23cc>
  4037a0:	mov	w0, #0x1                   	// #1
  4037a4:	mov	w1, #0x2                   	// #2
  4037a8:	bl	401150 <dup2@plt>
  4037ac:	cmp	w0, #0x0
  4037b0:	cset	w8, ge  // ge = tcont
  4037b4:	tbnz	w8, #0, 4037cc <strsignal@plt+0x23cc>
  4037b8:	ldr	x8, [sp, #88]
  4037bc:	stur	x8, [x29, #-128]
  4037c0:	bl	401300 <__errno_location@plt>
  4037c4:	ldr	w9, [x0]
  4037c8:	stur	w9, [x29, #-120]
  4037cc:	ldur	x8, [x29, #-128]
  4037d0:	cbnz	x8, 403840 <strsignal@plt+0x2440>
  4037d4:	ldur	x8, [x29, #-48]
  4037d8:	cbz	x8, 4037e8 <strsignal@plt+0x23e8>
  4037dc:	ldur	x8, [x29, #-48]
  4037e0:	ldr	x9, [sp, #104]
  4037e4:	str	x8, [x9]
  4037e8:	ldur	w8, [x29, #-20]
  4037ec:	and	w8, w8, #0x2
  4037f0:	cbz	w8, 40381c <strsignal@plt+0x241c>
  4037f4:	ldur	x0, [x29, #-32]
  4037f8:	ldur	x1, [x29, #-40]
  4037fc:	bl	401110 <execvp@plt>
  403800:	adrp	x8, 405000 <strsignal@plt+0x3c00>
  403804:	add	x8, x8, #0xce1
  403808:	stur	x8, [x29, #-128]
  40380c:	bl	401300 <__errno_location@plt>
  403810:	ldr	w9, [x0]
  403814:	stur	w9, [x29, #-120]
  403818:	b	403840 <strsignal@plt+0x2440>
  40381c:	ldur	x0, [x29, #-32]
  403820:	ldur	x1, [x29, #-40]
  403824:	bl	401130 <execv@plt>
  403828:	adrp	x8, 405000 <strsignal@plt+0x3c00>
  40382c:	add	x8, x8, #0xce8
  403830:	stur	x8, [x29, #-128]
  403834:	bl	401300 <__errno_location@plt>
  403838:	ldr	w9, [x0]
  40383c:	stur	w9, [x29, #-120]
  403840:	str	xzr, [sp, #136]
  403844:	ldur	w8, [x29, #-88]
  403848:	cbz	w8, 403864 <strsignal@plt+0x2464>
  40384c:	ldur	w0, [x29, #-92]
  403850:	sub	x1, x29, #0x80
  403854:	mov	x2, #0x10                  	// #16
  403858:	bl	401350 <write@plt>
  40385c:	cmp	x0, #0x10
  403860:	b.eq	4039cc <strsignal@plt+0x25cc>  // b.none
  403864:	ldur	x8, [x29, #-16]
  403868:	ldr	x1, [x8, #8]
  40386c:	ldur	x8, [x29, #-16]
  403870:	ldr	x0, [x8, #8]
  403874:	str	x1, [sp, #72]
  403878:	bl	401160 <strlen@plt>
  40387c:	mov	w9, #0x2                   	// #2
  403880:	str	x0, [sp, #64]
  403884:	mov	w0, w9
  403888:	ldr	x1, [sp, #72]
  40388c:	ldr	x2, [sp, #64]
  403890:	str	w9, [sp, #60]
  403894:	bl	401350 <write@plt>
  403898:	ldr	x8, [sp, #136]
  40389c:	orr	x8, x8, x0
  4038a0:	str	x8, [sp, #136]
  4038a4:	ldr	w0, [sp, #60]
  4038a8:	adrp	x1, 405000 <strsignal@plt+0x3c00>
  4038ac:	add	x1, x1, #0xcee
  4038b0:	mov	x2, #0x18                  	// #24
  4038b4:	bl	401350 <write@plt>
  4038b8:	ldr	x8, [sp, #136]
  4038bc:	orr	x8, x8, x0
  4038c0:	str	x8, [sp, #136]
  4038c4:	ldur	x1, [x29, #-32]
  4038c8:	ldur	x0, [x29, #-32]
  4038cc:	str	x1, [sp, #48]
  4038d0:	bl	401160 <strlen@plt>
  4038d4:	ldr	w9, [sp, #60]
  4038d8:	str	x0, [sp, #40]
  4038dc:	mov	w0, w9
  4038e0:	ldr	x1, [sp, #48]
  4038e4:	ldr	x2, [sp, #40]
  4038e8:	bl	401350 <write@plt>
  4038ec:	ldr	x8, [sp, #136]
  4038f0:	orr	x8, x8, x0
  4038f4:	str	x8, [sp, #136]
  4038f8:	ldr	w0, [sp, #60]
  4038fc:	adrp	x1, 405000 <strsignal@plt+0x3c00>
  403900:	add	x1, x1, #0xd07
  403904:	mov	x2, #0x3                   	// #3
  403908:	bl	401350 <write@plt>
  40390c:	ldr	x8, [sp, #136]
  403910:	orr	x8, x8, x0
  403914:	str	x8, [sp, #136]
  403918:	ldur	x1, [x29, #-128]
  40391c:	ldur	x0, [x29, #-128]
  403920:	str	x1, [sp, #32]
  403924:	bl	401160 <strlen@plt>
  403928:	ldr	w9, [sp, #60]
  40392c:	str	x0, [sp, #24]
  403930:	mov	w0, w9
  403934:	ldr	x1, [sp, #32]
  403938:	ldr	x2, [sp, #24]
  40393c:	bl	401350 <write@plt>
  403940:	ldr	x8, [sp, #136]
  403944:	orr	x8, x8, x0
  403948:	str	x8, [sp, #136]
  40394c:	ldr	w0, [sp, #60]
  403950:	adrp	x1, 405000 <strsignal@plt+0x3c00>
  403954:	add	x1, x1, #0xd08
  403958:	mov	x2, #0x2                   	// #2
  40395c:	bl	401350 <write@plt>
  403960:	ldr	x8, [sp, #136]
  403964:	orr	x8, x8, x0
  403968:	str	x8, [sp, #136]
  40396c:	ldur	w0, [x29, #-120]
  403970:	bl	40405c <strsignal@plt+0x2c5c>
  403974:	ldur	w9, [x29, #-120]
  403978:	str	x0, [sp, #16]
  40397c:	mov	w0, w9
  403980:	bl	40405c <strsignal@plt+0x2c5c>
  403984:	bl	401160 <strlen@plt>
  403988:	ldr	w9, [sp, #60]
  40398c:	str	x0, [sp, #8]
  403990:	mov	w0, w9
  403994:	ldr	x1, [sp, #16]
  403998:	ldr	x2, [sp, #8]
  40399c:	bl	401350 <write@plt>
  4039a0:	ldr	x8, [sp, #136]
  4039a4:	orr	x8, x8, x0
  4039a8:	str	x8, [sp, #136]
  4039ac:	ldr	w0, [sp, #60]
  4039b0:	adrp	x1, 405000 <strsignal@plt+0x3c00>
  4039b4:	add	x1, x1, #0xc54
  4039b8:	mov	x2, #0x1                   	// #1
  4039bc:	bl	401350 <write@plt>
  4039c0:	ldr	x8, [sp, #136]
  4039c4:	orr	x8, x8, x0
  4039c8:	str	x8, [sp, #136]
  4039cc:	ldr	x8, [sp, #136]
  4039d0:	mov	w9, #0xfffffffe            	// #-2
  4039d4:	mov	w10, #0xffffffff            	// #-1
  4039d8:	cmp	x8, #0x0
  4039dc:	csel	w0, w9, w10, lt  // lt = tstop
  4039e0:	bl	401220 <_exit@plt>
  4039e4:	ldur	x8, [x29, #-112]
  4039e8:	ldr	x9, [sp, #104]
  4039ec:	str	x8, [x9]
  4039f0:	mov	x8, xzr
  4039f4:	str	x8, [sp, #120]
  4039f8:	ldur	w10, [x29, #-88]
  4039fc:	cbz	w10, 403a40 <strsignal@plt+0x2640>
  403a00:	ldur	w0, [x29, #-92]
  403a04:	bl	401320 <close@plt>
  403a08:	ldur	w8, [x29, #-96]
  403a0c:	mov	w0, w8
  403a10:	add	x1, sp, #0x78
  403a14:	mov	x2, #0x10                  	// #16
  403a18:	bl	401240 <read@plt>
  403a1c:	str	x0, [sp, #112]
  403a20:	ldr	x9, [sp, #112]
  403a24:	cmp	x9, #0x0
  403a28:	cset	w8, ge  // ge = tcont
  403a2c:	tbnz	w8, #0, 403a38 <strsignal@plt+0x2638>
  403a30:	mov	x8, xzr
  403a34:	str	x8, [sp, #120]
  403a38:	ldur	w0, [x29, #-96]
  403a3c:	bl	401320 <close@plt>
  403a40:	ldr	x8, [sp, #120]
  403a44:	cbnz	x8, 403a78 <strsignal@plt+0x2678>
  403a48:	ldur	w8, [x29, #-52]
  403a4c:	cbz	w8, 403a78 <strsignal@plt+0x2678>
  403a50:	ldur	w0, [x29, #-52]
  403a54:	bl	401320 <close@plt>
  403a58:	cmp	w0, #0x0
  403a5c:	cset	w8, ge  // ge = tcont
  403a60:	tbnz	w8, #0, 403a78 <strsignal@plt+0x2678>
  403a64:	ldr	x8, [sp, #96]
  403a68:	str	x8, [sp, #120]
  403a6c:	bl	401300 <__errno_location@plt>
  403a70:	ldr	w9, [x0]
  403a74:	str	w9, [sp, #128]
  403a78:	ldr	x8, [sp, #120]
  403a7c:	cbnz	x8, 403ab4 <strsignal@plt+0x26b4>
  403a80:	ldur	w8, [x29, #-56]
  403a84:	cmp	w8, #0x1
  403a88:	b.eq	403ab4 <strsignal@plt+0x26b4>  // b.none
  403a8c:	ldur	w0, [x29, #-56]
  403a90:	bl	401320 <close@plt>
  403a94:	cmp	w0, #0x0
  403a98:	cset	w8, ge  // ge = tcont
  403a9c:	tbnz	w8, #0, 403ab4 <strsignal@plt+0x26b4>
  403aa0:	ldr	x8, [sp, #96]
  403aa4:	str	x8, [sp, #120]
  403aa8:	bl	401300 <__errno_location@plt>
  403aac:	ldr	w9, [x0]
  403ab0:	str	w9, [sp, #128]
  403ab4:	ldr	x8, [sp, #120]
  403ab8:	cbnz	x8, 403af0 <strsignal@plt+0x26f0>
  403abc:	ldur	w8, [x29, #-60]
  403ac0:	cmp	w8, #0x2
  403ac4:	b.eq	403af0 <strsignal@plt+0x26f0>  // b.none
  403ac8:	ldur	w0, [x29, #-60]
  403acc:	bl	401320 <close@plt>
  403ad0:	cmp	w0, #0x0
  403ad4:	cset	w8, ge  // ge = tcont
  403ad8:	tbnz	w8, #0, 403af0 <strsignal@plt+0x26f0>
  403adc:	ldr	x8, [sp, #96]
  403ae0:	str	x8, [sp, #120]
  403ae4:	bl	401300 <__errno_location@plt>
  403ae8:	ldr	w9, [x0]
  403aec:	str	w9, [sp, #128]
  403af0:	ldr	x8, [sp, #120]
  403af4:	cbz	x8, 403b1c <strsignal@plt+0x271c>
  403af8:	ldr	w8, [sp, #128]
  403afc:	ldur	x9, [x29, #-80]
  403b00:	str	w8, [x9]
  403b04:	ldr	x9, [sp, #120]
  403b08:	ldur	x10, [x29, #-72]
  403b0c:	str	x9, [x10]
  403b10:	mov	w8, #0xffffffff            	// #-1
  403b14:	stur	w8, [x29, #-4]
  403b18:	b	403b24 <strsignal@plt+0x2724>
  403b1c:	ldur	w8, [x29, #-84]
  403b20:	stur	w8, [x29, #-4]
  403b24:	ldur	w0, [x29, #-4]
  403b28:	ldr	x28, [sp, #288]
  403b2c:	ldp	x29, x30, [sp, #272]
  403b30:	add	sp, sp, #0x130
  403b34:	ret
  403b38:	sub	sp, sp, #0x20
  403b3c:	stp	x29, x30, [sp, #16]
  403b40:	add	x29, sp, #0x10
  403b44:	str	x0, [sp, #8]
  403b48:	str	w1, [sp, #4]
  403b4c:	ldr	w0, [sp, #4]
  403b50:	bl	401320 <close@plt>
  403b54:	ldp	x29, x30, [sp, #16]
  403b58:	add	sp, sp, #0x20
  403b5c:	ret
  403b60:	sub	sp, sp, #0x50
  403b64:	stp	x29, x30, [sp, #64]
  403b68:	add	x29, sp, #0x40
  403b6c:	stur	x0, [x29, #-16]
  403b70:	stur	w1, [x29, #-20]
  403b74:	str	x2, [sp, #32]
  403b78:	str	x3, [sp, #24]
  403b7c:	str	w4, [sp, #20]
  403b80:	str	x5, [sp, #8]
  403b84:	str	x6, [sp]
  403b88:	ldr	w8, [sp, #20]
  403b8c:	cbz	w8, 403b9c <strsignal@plt+0x279c>
  403b90:	ldur	w0, [x29, #-20]
  403b94:	mov	w1, #0xf                   	// #15
  403b98:	bl	4012e0 <kill@plt>
  403b9c:	ldur	x0, [x29, #-16]
  403ba0:	ldur	w1, [x29, #-20]
  403ba4:	ldr	x2, [sp, #32]
  403ba8:	ldr	x3, [sp, #24]
  403bac:	bl	403d18 <strsignal@plt+0x2918>
  403bb0:	cmp	w0, #0x0
  403bb4:	cset	w8, ge  // ge = tcont
  403bb8:	tbnz	w8, #0, 403be8 <strsignal@plt+0x27e8>
  403bbc:	bl	401300 <__errno_location@plt>
  403bc0:	ldr	w8, [x0]
  403bc4:	ldr	x9, [sp]
  403bc8:	str	w8, [x9]
  403bcc:	ldr	x9, [sp, #8]
  403bd0:	adrp	x10, 405000 <strsignal@plt+0x3c00>
  403bd4:	add	x10, x10, #0xd0b
  403bd8:	str	x10, [x9]
  403bdc:	mov	w8, #0xffffffff            	// #-1
  403be0:	stur	w8, [x29, #-4]
  403be4:	b	403bec <strsignal@plt+0x27ec>
  403be8:	stur	wzr, [x29, #-4]
  403bec:	ldur	w0, [x29, #-4]
  403bf0:	ldp	x29, x30, [sp, #64]
  403bf4:	add	sp, sp, #0x50
  403bf8:	ret
  403bfc:	sub	sp, sp, #0x30
  403c00:	stp	x29, x30, [sp, #32]
  403c04:	add	x29, sp, #0x20
  403c08:	stur	x0, [x29, #-8]
  403c0c:	str	x1, [sp, #16]
  403c10:	str	w2, [sp, #12]
  403c14:	ldr	x0, [sp, #16]
  403c18:	bl	401140 <pipe@plt>
  403c1c:	ldp	x29, x30, [sp, #32]
  403c20:	add	sp, sp, #0x30
  403c24:	ret
  403c28:	sub	sp, sp, #0x20
  403c2c:	stp	x29, x30, [sp, #16]
  403c30:	add	x29, sp, #0x10
  403c34:	adrp	x8, 405000 <strsignal@plt+0x3c00>
  403c38:	add	x8, x8, #0xb3e
  403c3c:	str	x0, [sp, #8]
  403c40:	str	w1, [sp, #4]
  403c44:	str	w2, [sp]
  403c48:	ldr	w0, [sp, #4]
  403c4c:	mov	x1, x8
  403c50:	bl	4013b0 <fdopen@plt>
  403c54:	ldp	x29, x30, [sp, #16]
  403c58:	add	sp, sp, #0x20
  403c5c:	ret
  403c60:	sub	sp, sp, #0x30
  403c64:	stp	x29, x30, [sp, #32]
  403c68:	add	x29, sp, #0x20
  403c6c:	mov	w8, #0x2                   	// #2
  403c70:	mov	w9, #0x1                   	// #1
  403c74:	str	x0, [sp, #16]
  403c78:	str	w1, [sp, #12]
  403c7c:	str	w2, [sp, #8]
  403c80:	ldr	w0, [sp, #12]
  403c84:	mov	w1, w8
  403c88:	mov	w2, w9
  403c8c:	bl	4013d0 <fcntl@plt>
  403c90:	cmp	w0, #0x0
  403c94:	cset	w8, ge  // ge = tcont
  403c98:	tbnz	w8, #0, 403ca8 <strsignal@plt+0x28a8>
  403c9c:	mov	x8, xzr
  403ca0:	stur	x8, [x29, #-8]
  403ca4:	b	403cbc <strsignal@plt+0x28bc>
  403ca8:	ldr	w0, [sp, #12]
  403cac:	adrp	x1, 405000 <strsignal@plt+0x3c00>
  403cb0:	add	x1, x1, #0xd10
  403cb4:	bl	4013b0 <fdopen@plt>
  403cb8:	stur	x0, [x29, #-8]
  403cbc:	ldur	x0, [x29, #-8]
  403cc0:	ldp	x29, x30, [sp, #32]
  403cc4:	add	sp, sp, #0x30
  403cc8:	ret
  403ccc:	sub	sp, sp, #0x10
  403cd0:	str	x0, [sp, #8]
  403cd4:	add	sp, sp, #0x10
  403cd8:	ret
  403cdc:	sub	sp, sp, #0x30
  403ce0:	stp	x29, x30, [sp, #32]
  403ce4:	add	x29, sp, #0x20
  403ce8:	adrp	x3, 405000 <strsignal@plt+0x3c00>
  403cec:	add	x3, x3, #0xc88
  403cf0:	stur	w0, [x29, #-4]
  403cf4:	str	x1, [sp, #16]
  403cf8:	str	x2, [sp, #8]
  403cfc:	ldur	w0, [x29, #-4]
  403d00:	ldr	x1, [sp, #16]
  403d04:	ldr	x2, [sp, #8]
  403d08:	bl	40424c <strsignal@plt+0x2e4c>
  403d0c:	ldp	x29, x30, [sp, #32]
  403d10:	add	sp, sp, #0x30
  403d14:	ret
  403d18:	sub	sp, sp, #0xd0
  403d1c:	stp	x29, x30, [sp, #192]
  403d20:	add	x29, sp, #0xc0
  403d24:	stur	x0, [x29, #-16]
  403d28:	stur	w1, [x29, #-20]
  403d2c:	stur	x2, [x29, #-32]
  403d30:	stur	x3, [x29, #-40]
  403d34:	ldur	x8, [x29, #-40]
  403d38:	cbnz	x8, 403d58 <strsignal@plt+0x2958>
  403d3c:	ldur	w0, [x29, #-20]
  403d40:	ldur	x1, [x29, #-32]
  403d44:	mov	w8, wzr
  403d48:	mov	w2, w8
  403d4c:	bl	401180 <waitpid@plt>
  403d50:	stur	w0, [x29, #-4]
  403d54:	b	403db4 <strsignal@plt+0x29b4>
  403d58:	ldur	w0, [x29, #-20]
  403d5c:	ldur	x1, [x29, #-32]
  403d60:	mov	w8, wzr
  403d64:	mov	w2, w8
  403d68:	mov	x3, sp
  403d6c:	bl	4011d0 <wait4@plt>
  403d70:	stur	w0, [x29, #-44]
  403d74:	ldur	x9, [x29, #-40]
  403d78:	cbz	x9, 403dac <strsignal@plt+0x29ac>
  403d7c:	ldr	x8, [sp]
  403d80:	ldur	x9, [x29, #-40]
  403d84:	str	x8, [x9]
  403d88:	ldr	x8, [sp, #8]
  403d8c:	ldur	x9, [x29, #-40]
  403d90:	str	x8, [x9, #8]
  403d94:	ldr	x8, [sp, #16]
  403d98:	ldur	x9, [x29, #-40]
  403d9c:	str	x8, [x9, #16]
  403da0:	ldr	x8, [sp, #24]
  403da4:	ldur	x9, [x29, #-40]
  403da8:	str	x8, [x9, #24]
  403dac:	ldur	w8, [x29, #-44]
  403db0:	stur	w8, [x29, #-4]
  403db4:	ldur	w0, [x29, #-4]
  403db8:	ldp	x29, x30, [sp, #192]
  403dbc:	add	sp, sp, #0xd0
  403dc0:	ret
  403dc4:	sub	sp, sp, #0x20
  403dc8:	stp	x29, x30, [sp, #16]
  403dcc:	add	x29, sp, #0x10
  403dd0:	adrp	x8, 417000 <strsignal@plt+0x15c00>
  403dd4:	add	x8, x8, #0x198
  403dd8:	adrp	x9, 417000 <strsignal@plt+0x15c00>
  403ddc:	add	x9, x9, #0x208
  403de0:	str	x0, [sp, #8]
  403de4:	ldr	x10, [sp, #8]
  403de8:	str	x10, [x8]
  403dec:	ldr	x8, [x9]
  403df0:	cbnz	x8, 403e0c <strsignal@plt+0x2a0c>
  403df4:	mov	x8, xzr
  403df8:	mov	x0, x8
  403dfc:	bl	4012d0 <sbrk@plt>
  403e00:	adrp	x8, 417000 <strsignal@plt+0x15c00>
  403e04:	add	x8, x8, #0x208
  403e08:	str	x0, [x8]
  403e0c:	ldp	x29, x30, [sp, #16]
  403e10:	add	sp, sp, #0x20
  403e14:	ret
  403e18:	sub	sp, sp, #0x30
  403e1c:	stp	x29, x30, [sp, #32]
  403e20:	add	x29, sp, #0x20
  403e24:	adrp	x8, 417000 <strsignal@plt+0x15c00>
  403e28:	add	x8, x8, #0x208
  403e2c:	adrp	x9, 417000 <strsignal@plt+0x15c00>
  403e30:	add	x9, x9, #0x1a0
  403e34:	stur	x0, [x29, #-8]
  403e38:	ldr	x8, [x8]
  403e3c:	str	x9, [sp, #8]
  403e40:	cbz	x8, 403e68 <strsignal@plt+0x2a68>
  403e44:	mov	x8, xzr
  403e48:	mov	x0, x8
  403e4c:	bl	4012d0 <sbrk@plt>
  403e50:	adrp	x8, 417000 <strsignal@plt+0x15c00>
  403e54:	add	x8, x8, #0x208
  403e58:	ldr	x8, [x8]
  403e5c:	subs	x8, x0, x8
  403e60:	str	x8, [sp, #16]
  403e64:	b	403e80 <strsignal@plt+0x2a80>
  403e68:	mov	x8, xzr
  403e6c:	mov	x0, x8
  403e70:	bl	4012d0 <sbrk@plt>
  403e74:	ldr	x8, [sp, #8]
  403e78:	subs	x9, x0, x8
  403e7c:	str	x9, [sp, #16]
  403e80:	adrp	x8, 417000 <strsignal@plt+0x15c00>
  403e84:	add	x8, x8, #0x1a8
  403e88:	ldr	x0, [x8]
  403e8c:	adrp	x8, 417000 <strsignal@plt+0x15c00>
  403e90:	add	x8, x8, #0x198
  403e94:	ldr	x2, [x8]
  403e98:	ldr	x8, [x8]
  403e9c:	ldrb	w9, [x8]
  403ea0:	adrp	x8, 405000 <strsignal@plt+0x3c00>
  403ea4:	add	x8, x8, #0xc55
  403ea8:	adrp	x10, 405000 <strsignal@plt+0x3c00>
  403eac:	add	x10, x10, #0xd08
  403eb0:	cmp	w9, #0x0
  403eb4:	csel	x3, x10, x8, ne  // ne = any
  403eb8:	ldur	x4, [x29, #-8]
  403ebc:	ldr	x5, [sp, #16]
  403ec0:	adrp	x1, 405000 <strsignal@plt+0x3c00>
  403ec4:	add	x1, x1, #0xd12
  403ec8:	bl	401170 <fprintf@plt>
  403ecc:	mov	w9, #0x1                   	// #1
  403ed0:	mov	w0, w9
  403ed4:	bl	4055dc <strsignal@plt+0x41dc>
  403ed8:	sub	sp, sp, #0x20
  403edc:	stp	x29, x30, [sp, #16]
  403ee0:	add	x29, sp, #0x10
  403ee4:	str	x0, [sp, #8]
  403ee8:	ldr	x8, [sp, #8]
  403eec:	cbnz	x8, 403ef8 <strsignal@plt+0x2af8>
  403ef0:	mov	x8, #0x1                   	// #1
  403ef4:	str	x8, [sp, #8]
  403ef8:	ldr	x0, [sp, #8]
  403efc:	bl	401360 <malloc@plt>
  403f00:	str	x0, [sp]
  403f04:	ldr	x8, [sp]
  403f08:	cbnz	x8, 403f14 <strsignal@plt+0x2b14>
  403f0c:	ldr	x0, [sp, #8]
  403f10:	bl	403e18 <strsignal@plt+0x2a18>
  403f14:	ldr	x0, [sp]
  403f18:	ldp	x29, x30, [sp, #16]
  403f1c:	add	sp, sp, #0x20
  403f20:	ret
  403f24:	sub	sp, sp, #0x30
  403f28:	stp	x29, x30, [sp, #32]
  403f2c:	add	x29, sp, #0x20
  403f30:	stur	x0, [x29, #-8]
  403f34:	str	x1, [sp, #16]
  403f38:	ldur	x8, [x29, #-8]
  403f3c:	cbz	x8, 403f48 <strsignal@plt+0x2b48>
  403f40:	ldr	x8, [sp, #16]
  403f44:	cbnz	x8, 403f54 <strsignal@plt+0x2b54>
  403f48:	mov	x8, #0x1                   	// #1
  403f4c:	str	x8, [sp, #16]
  403f50:	stur	x8, [x29, #-8]
  403f54:	ldur	x0, [x29, #-8]
  403f58:	ldr	x1, [sp, #16]
  403f5c:	bl	401120 <calloc@plt>
  403f60:	str	x0, [sp, #8]
  403f64:	ldr	x8, [sp, #8]
  403f68:	cbnz	x8, 403f7c <strsignal@plt+0x2b7c>
  403f6c:	ldur	x8, [x29, #-8]
  403f70:	ldr	x9, [sp, #16]
  403f74:	mul	x0, x8, x9
  403f78:	bl	403e18 <strsignal@plt+0x2a18>
  403f7c:	ldr	x0, [sp, #8]
  403f80:	ldp	x29, x30, [sp, #32]
  403f84:	add	sp, sp, #0x30
  403f88:	ret
  403f8c:	sub	sp, sp, #0x30
  403f90:	stp	x29, x30, [sp, #32]
  403f94:	add	x29, sp, #0x20
  403f98:	stur	x0, [x29, #-8]
  403f9c:	str	x1, [sp, #16]
  403fa0:	ldr	x8, [sp, #16]
  403fa4:	cbnz	x8, 403fb0 <strsignal@plt+0x2bb0>
  403fa8:	mov	x8, #0x1                   	// #1
  403fac:	str	x8, [sp, #16]
  403fb0:	ldur	x8, [x29, #-8]
  403fb4:	cbnz	x8, 403fc8 <strsignal@plt+0x2bc8>
  403fb8:	ldr	x0, [sp, #16]
  403fbc:	bl	401360 <malloc@plt>
  403fc0:	str	x0, [sp, #8]
  403fc4:	b	403fd8 <strsignal@plt+0x2bd8>
  403fc8:	ldur	x0, [x29, #-8]
  403fcc:	ldr	x1, [sp, #16]
  403fd0:	bl	401210 <realloc@plt>
  403fd4:	str	x0, [sp, #8]
  403fd8:	ldr	x8, [sp, #8]
  403fdc:	cbnz	x8, 403fe8 <strsignal@plt+0x2be8>
  403fe0:	ldr	x0, [sp, #16]
  403fe4:	bl	403e18 <strsignal@plt+0x2a18>
  403fe8:	ldr	x0, [sp, #8]
  403fec:	ldp	x29, x30, [sp, #32]
  403ff0:	add	sp, sp, #0x30
  403ff4:	ret
  403ff8:	sub	sp, sp, #0x40
  403ffc:	stp	x29, x30, [sp, #48]
  404000:	add	x29, sp, #0x30
  404004:	mov	x8, #0x1                   	// #1
  404008:	stur	x0, [x29, #-8]
  40400c:	ldur	x0, [x29, #-8]
  404010:	str	x8, [sp, #16]
  404014:	bl	401160 <strlen@plt>
  404018:	add	x8, x0, #0x1
  40401c:	stur	x8, [x29, #-16]
  404020:	ldur	x8, [x29, #-16]
  404024:	ldr	x9, [sp, #16]
  404028:	mul	x0, x9, x8
  40402c:	bl	403ed8 <strsignal@plt+0x2ad8>
  404030:	str	x0, [sp, #24]
  404034:	ldr	x8, [sp, #24]
  404038:	ldur	x1, [x29, #-8]
  40403c:	ldur	x2, [x29, #-16]
  404040:	mov	x0, x8
  404044:	str	x8, [sp, #8]
  404048:	bl	401100 <memcpy@plt>
  40404c:	ldr	x0, [sp, #8]
  404050:	ldp	x29, x30, [sp, #48]
  404054:	add	sp, sp, #0x40
  404058:	ret
  40405c:	sub	sp, sp, #0x30
  404060:	stp	x29, x30, [sp, #32]
  404064:	add	x29, sp, #0x20
  404068:	stur	w0, [x29, #-4]
  40406c:	ldur	w0, [x29, #-4]
  404070:	bl	401250 <strerror@plt>
  404074:	str	x0, [sp, #16]
  404078:	ldr	x8, [sp, #16]
  40407c:	cbnz	x8, 4040a8 <strsignal@plt+0x2ca8>
  404080:	ldur	w2, [x29, #-4]
  404084:	adrp	x8, 417000 <strsignal@plt+0x15c00>
  404088:	add	x8, x8, #0x210
  40408c:	mov	x0, x8
  404090:	adrp	x1, 405000 <strsignal@plt+0x3c00>
  404094:	add	x1, x1, #0xd56
  404098:	str	x8, [sp, #8]
  40409c:	bl	401280 <sprintf@plt>
  4040a0:	ldr	x8, [sp, #8]
  4040a4:	str	x8, [sp, #16]
  4040a8:	ldr	x0, [sp, #16]
  4040ac:	ldp	x29, x30, [sp, #32]
  4040b0:	add	sp, sp, #0x30
  4040b4:	ret
  4040b8:	sub	sp, sp, #0x20
  4040bc:	mov	w8, #0x0                   	// #0
  4040c0:	str	x0, [sp, #24]
  4040c4:	ldr	x9, [sp, #24]
  4040c8:	str	x9, [sp, #16]
  4040cc:	str	w8, [sp, #12]
  4040d0:	ldr	x8, [sp, #24]
  4040d4:	ldrb	w9, [x8]
  4040d8:	cbz	w9, 404124 <strsignal@plt+0x2d24>
  4040dc:	ldr	x8, [sp, #24]
  4040e0:	ldrb	w9, [x8]
  4040e4:	cmp	w9, #0x2f
  4040e8:	b.eq	404108 <strsignal@plt+0x2d08>  // b.none
  4040ec:	ldr	x8, [sp, #24]
  4040f0:	ldrb	w9, [x8]
  4040f4:	cmp	w9, #0x5c
  4040f8:	b.ne	404114 <strsignal@plt+0x2d14>  // b.any
  4040fc:	ldr	w8, [sp, #12]
  404100:	tbnz	w8, #0, 404108 <strsignal@plt+0x2d08>
  404104:	b	404114 <strsignal@plt+0x2d14>
  404108:	ldr	x8, [sp, #24]
  40410c:	add	x8, x8, #0x1
  404110:	str	x8, [sp, #16]
  404114:	ldr	x8, [sp, #24]
  404118:	add	x8, x8, #0x1
  40411c:	str	x8, [sp, #24]
  404120:	b	4040d0 <strsignal@plt+0x2cd0>
  404124:	ldr	x0, [sp, #16]
  404128:	add	sp, sp, #0x20
  40412c:	ret
  404130:	sub	sp, sp, #0x10
  404134:	adrp	x8, 405000 <strsignal@plt+0x3c00>
  404138:	add	x8, x8, #0xe76
  40413c:	mov	w9, #0x88                  	// #136
  404140:	str	x0, [sp, #8]
  404144:	ldr	x10, [sp, #8]
  404148:	ldrb	w11, [x10]
  40414c:	and	w11, w11, #0xff
  404150:	ldrh	w11, [x8, w11, sxtw #1]
  404154:	and	w9, w11, w9
  404158:	cbz	w9, 404178 <strsignal@plt+0x2d78>
  40415c:	ldr	x8, [sp, #8]
  404160:	ldrb	w9, [x8, #1]
  404164:	cmp	w9, #0x3a
  404168:	b.ne	404178 <strsignal@plt+0x2d78>  // b.any
  40416c:	ldr	x8, [sp, #8]
  404170:	add	x8, x8, #0x2
  404174:	str	x8, [sp, #8]
  404178:	ldr	x8, [sp, #8]
  40417c:	str	x8, [sp]
  404180:	ldr	x8, [sp, #8]
  404184:	ldrb	w9, [x8]
  404188:	cbz	w9, 4041c8 <strsignal@plt+0x2dc8>
  40418c:	ldr	x8, [sp, #8]
  404190:	ldrb	w9, [x8]
  404194:	cmp	w9, #0x2f
  404198:	b.eq	4041ac <strsignal@plt+0x2dac>  // b.none
  40419c:	ldr	x8, [sp, #8]
  4041a0:	ldrb	w9, [x8]
  4041a4:	cmp	w9, #0x5c
  4041a8:	b.ne	4041b8 <strsignal@plt+0x2db8>  // b.any
  4041ac:	ldr	x8, [sp, #8]
  4041b0:	add	x8, x8, #0x1
  4041b4:	str	x8, [sp]
  4041b8:	ldr	x8, [sp, #8]
  4041bc:	add	x8, x8, #0x1
  4041c0:	str	x8, [sp, #8]
  4041c4:	b	404180 <strsignal@plt+0x2d80>
  4041c8:	ldr	x0, [sp]
  4041cc:	add	sp, sp, #0x10
  4041d0:	ret
  4041d4:	sub	sp, sp, #0x20
  4041d8:	stp	x29, x30, [sp, #16]
  4041dc:	add	x29, sp, #0x10
  4041e0:	str	x0, [sp, #8]
  4041e4:	ldr	x0, [sp, #8]
  4041e8:	bl	4040b8 <strsignal@plt+0x2cb8>
  4041ec:	ldp	x29, x30, [sp, #16]
  4041f0:	add	sp, sp, #0x20
  4041f4:	ret
  4041f8:	stp	x29, x30, [sp, #-32]!
  4041fc:	str	x28, [sp, #16]
  404200:	mov	x29, sp
  404204:	sub	sp, sp, #0x1, lsl #12
  404208:	sub	sp, sp, #0x20
  40420c:	add	x1, sp, #0x18
  404210:	stur	x0, [x29, #-8]
  404214:	ldur	x0, [x29, #-8]
  404218:	bl	4013c0 <realpath@plt>
  40421c:	str	x0, [sp, #16]
  404220:	ldr	x8, [sp, #16]
  404224:	cbnz	x8, 404230 <strsignal@plt+0x2e30>
  404228:	ldur	x8, [x29, #-8]
  40422c:	str	x8, [sp, #16]
  404230:	ldr	x0, [sp, #16]
  404234:	bl	401200 <strdup@plt>
  404238:	add	sp, sp, #0x1, lsl #12
  40423c:	add	sp, sp, #0x20
  404240:	ldr	x28, [sp, #16]
  404244:	ldp	x29, x30, [sp], #32
  404248:	ret
  40424c:	sub	sp, sp, #0x50
  404250:	stp	x29, x30, [sp, #64]
  404254:	add	x29, sp, #0x40
  404258:	mov	x8, #0x90                  	// #144
  40425c:	mov	x9, xzr
  404260:	mov	w10, #0xffffffff            	// #-1
  404264:	stur	w0, [x29, #-4]
  404268:	stur	x1, [x29, #-16]
  40426c:	stur	x2, [x29, #-24]
  404270:	str	x3, [sp, #32]
  404274:	mov	x0, x8
  404278:	str	x9, [sp, #16]
  40427c:	str	w10, [sp, #12]
  404280:	bl	403ed8 <strsignal@plt+0x2ad8>
  404284:	str	x0, [sp, #24]
  404288:	ldur	w10, [x29, #-4]
  40428c:	ldr	x8, [sp, #24]
  404290:	str	w10, [x8]
  404294:	ldur	x8, [x29, #-16]
  404298:	ldr	x9, [sp, #24]
  40429c:	str	x8, [x9, #8]
  4042a0:	ldur	x8, [x29, #-24]
  4042a4:	ldr	x9, [sp, #24]
  4042a8:	str	x8, [x9, #16]
  4042ac:	ldr	x8, [sp, #24]
  4042b0:	str	wzr, [x8, #24]
  4042b4:	ldr	x8, [sp, #24]
  4042b8:	ldr	x9, [sp, #16]
  4042bc:	str	x9, [x8, #32]
  4042c0:	ldr	x8, [sp, #24]
  4042c4:	str	wzr, [x8, #40]
  4042c8:	ldr	x8, [sp, #24]
  4042cc:	ldr	w10, [sp, #12]
  4042d0:	str	w10, [x8, #44]
  4042d4:	ldr	x8, [sp, #24]
  4042d8:	str	wzr, [x8, #48]
  4042dc:	ldr	x8, [sp, #24]
  4042e0:	str	x9, [x8, #56]
  4042e4:	ldr	x8, [sp, #24]
  4042e8:	str	x9, [x8, #64]
  4042ec:	ldr	x8, [sp, #24]
  4042f0:	str	x9, [x8, #72]
  4042f4:	ldr	x8, [sp, #24]
  4042f8:	str	wzr, [x8, #80]
  4042fc:	ldr	x8, [sp, #24]
  404300:	str	x9, [x8, #88]
  404304:	ldr	x8, [sp, #24]
  404308:	str	x9, [x8, #96]
  40430c:	ldr	x8, [sp, #24]
  404310:	str	x9, [x8, #104]
  404314:	ldr	x8, [sp, #24]
  404318:	str	wzr, [x8, #112]
  40431c:	ldr	x8, [sp, #24]
  404320:	str	x9, [x8, #120]
  404324:	ldr	x8, [sp, #32]
  404328:	ldr	x11, [sp, #24]
  40432c:	str	x8, [x11, #128]
  404330:	ldr	x8, [sp, #24]
  404334:	str	x9, [x8, #136]
  404338:	ldr	x0, [sp, #24]
  40433c:	ldp	x29, x30, [sp, #64]
  404340:	add	sp, sp, #0x50
  404344:	ret
  404348:	sub	sp, sp, #0xb0
  40434c:	stp	x29, x30, [sp, #160]
  404350:	add	x29, sp, #0xa0
  404354:	mov	w8, #0xffffffff            	// #-1
  404358:	stur	x0, [x29, #-16]
  40435c:	stur	w1, [x29, #-20]
  404360:	stur	x2, [x29, #-32]
  404364:	stur	x3, [x29, #-40]
  404368:	stur	x4, [x29, #-48]
  40436c:	stur	x5, [x29, #-56]
  404370:	stur	x6, [x29, #-64]
  404374:	stur	x7, [x29, #-72]
  404378:	str	w8, [sp, #76]
  40437c:	str	w8, [sp, #72]
  404380:	str	w8, [sp, #68]
  404384:	ldur	x9, [x29, #-56]
  404388:	str	x9, [sp, #56]
  40438c:	str	wzr, [sp, #52]
  404390:	ldur	x9, [x29, #-16]
  404394:	ldr	x9, [x9, #88]
  404398:	cbz	x9, 4043d0 <strsignal@plt+0x2fd0>
  40439c:	ldur	x8, [x29, #-16]
  4043a0:	ldr	x0, [x8, #88]
  4043a4:	bl	4011a0 <fclose@plt>
  4043a8:	mov	w9, #0xffffffff            	// #-1
  4043ac:	cmp	w0, w9
  4043b0:	b.ne	4043c4 <strsignal@plt+0x2fc4>  // b.any
  4043b4:	adrp	x8, 405000 <strsignal@plt+0x3c00>
  4043b8:	add	x8, x8, #0xd6d
  4043bc:	str	x8, [sp, #80]
  4043c0:	b	4048f8 <strsignal@plt+0x34f8>
  4043c4:	ldur	x8, [x29, #-16]
  4043c8:	mov	x9, xzr
  4043cc:	str	x9, [x8, #88]
  4043d0:	ldur	x8, [x29, #-16]
  4043d4:	ldr	x8, [x8, #32]
  4043d8:	cbz	x8, 40448c <strsignal@plt+0x308c>
  4043dc:	ldur	x0, [x29, #-16]
  4043e0:	ldur	x3, [x29, #-72]
  4043e4:	mov	w8, wzr
  4043e8:	mov	w1, w8
  4043ec:	add	x2, sp, #0x50
  4043f0:	bl	4049b8 <strsignal@plt+0x35b8>
  4043f4:	cbnz	w0, 4043fc <strsignal@plt+0x2ffc>
  4043f8:	b	4048f8 <strsignal@plt+0x34f8>
  4043fc:	ldur	x8, [x29, #-16]
  404400:	ldr	x8, [x8, #128]
  404404:	ldr	x8, [x8]
  404408:	ldur	x0, [x29, #-16]
  40440c:	ldur	x9, [x29, #-16]
  404410:	ldr	x1, [x9, #32]
  404414:	ldur	w10, [x29, #-20]
  404418:	tst	w10, #0x10
  40441c:	cset	w10, ne  // ne = any
  404420:	and	w2, w10, #0x1
  404424:	blr	x8
  404428:	str	w0, [sp, #76]
  40442c:	ldr	w10, [sp, #76]
  404430:	cmp	w10, #0x0
  404434:	cset	w10, ge  // ge = tcont
  404438:	tbnz	w10, #0, 40445c <strsignal@plt+0x305c>
  40443c:	bl	401300 <__errno_location@plt>
  404440:	ldr	w8, [x0]
  404444:	ldur	x9, [x29, #-72]
  404448:	str	w8, [x9]
  40444c:	adrp	x9, 405000 <strsignal@plt+0x3c00>
  404450:	add	x9, x9, #0xd89
  404454:	str	x9, [sp, #80]
  404458:	b	4048f8 <strsignal@plt+0x34f8>
  40445c:	ldur	x8, [x29, #-16]
  404460:	ldr	w9, [x8, #40]
  404464:	cbz	w9, 40447c <strsignal@plt+0x307c>
  404468:	ldur	x8, [x29, #-16]
  40446c:	ldr	x0, [x8, #32]
  404470:	bl	4011e0 <free@plt>
  404474:	ldur	x8, [x29, #-16]
  404478:	str	wzr, [x8, #40]
  40447c:	ldur	x8, [x29, #-16]
  404480:	mov	x9, xzr
  404484:	str	x9, [x8, #32]
  404488:	b	4044c0 <strsignal@plt+0x30c0>
  40448c:	ldur	x8, [x29, #-16]
  404490:	ldr	w9, [x8, #24]
  404494:	str	w9, [sp, #76]
  404498:	ldr	w9, [sp, #76]
  40449c:	cmp	w9, #0x0
  4044a0:	cset	w9, ge  // ge = tcont
  4044a4:	tbnz	w9, #0, 4044c0 <strsignal@plt+0x30c0>
  4044a8:	ldur	x8, [x29, #-72]
  4044ac:	str	wzr, [x8]
  4044b0:	adrp	x8, 405000 <strsignal@plt+0x3c00>
  4044b4:	add	x8, x8, #0xd9d
  4044b8:	str	x8, [sp, #80]
  4044bc:	b	4048f8 <strsignal@plt+0x34f8>
  4044c0:	ldur	w8, [x29, #-20]
  4044c4:	and	w8, w8, #0x1
  4044c8:	cbz	w8, 404520 <strsignal@plt+0x3120>
  4044cc:	ldr	x8, [sp, #56]
  4044d0:	cbnz	x8, 4044e0 <strsignal@plt+0x30e0>
  4044d4:	mov	w8, #0x1                   	// #1
  4044d8:	str	w8, [sp, #72]
  4044dc:	b	404510 <strsignal@plt+0x3110>
  4044e0:	ldur	w8, [x29, #-20]
  4044e4:	and	w8, w8, #0x4
  4044e8:	cbz	w8, 404510 <strsignal@plt+0x3110>
  4044ec:	ldur	x8, [x29, #-16]
  4044f0:	ldr	x0, [x8, #16]
  4044f4:	ldr	x1, [sp, #56]
  4044f8:	mov	x8, xzr
  4044fc:	mov	x2, x8
  404500:	bl	402694 <strsignal@plt+0x1294>
  404504:	str	x0, [sp, #56]
  404508:	mov	w9, #0x1                   	// #1
  40450c:	str	w9, [sp, #52]
  404510:	ldur	x8, [x29, #-16]
  404514:	mov	w9, #0xffffffff            	// #-1
  404518:	str	w9, [x8, #24]
  40451c:	b	404628 <strsignal@plt+0x3228>
  404520:	ldur	x8, [x29, #-16]
  404524:	ldr	w9, [x8]
  404528:	and	w9, w9, #0x2
  40452c:	cbnz	w9, 4045c0 <strsignal@plt+0x31c0>
  404530:	ldur	x0, [x29, #-16]
  404534:	ldur	w1, [x29, #-20]
  404538:	ldr	x2, [sp, #56]
  40453c:	bl	404b60 <strsignal@plt+0x3760>
  404540:	str	x0, [sp, #56]
  404544:	ldr	x8, [sp, #56]
  404548:	cbnz	x8, 404564 <strsignal@plt+0x3164>
  40454c:	ldur	x8, [x29, #-72]
  404550:	str	wzr, [x8]
  404554:	adrp	x8, 405000 <strsignal@plt+0x3c00>
  404558:	add	x8, x8, #0xdb7
  40455c:	str	x8, [sp, #80]
  404560:	b	4048f8 <strsignal@plt+0x34f8>
  404564:	ldr	x8, [sp, #56]
  404568:	ldur	x9, [x29, #-56]
  40456c:	cmp	x8, x9
  404570:	b.eq	40457c <strsignal@plt+0x317c>  // b.none
  404574:	mov	w8, #0x1                   	// #1
  404578:	str	w8, [sp, #52]
  40457c:	ldur	x8, [x29, #-16]
  404580:	ldr	w9, [x8]
  404584:	and	w9, w9, #0x4
  404588:	cbnz	w9, 4045a0 <strsignal@plt+0x31a0>
  40458c:	ldur	x0, [x29, #-16]
  404590:	ldr	x1, [sp, #56]
  404594:	ldr	w2, [sp, #52]
  404598:	bl	404cb8 <strsignal@plt+0x38b8>
  40459c:	str	wzr, [sp, #52]
  4045a0:	ldr	x8, [sp, #56]
  4045a4:	ldur	x9, [x29, #-16]
  4045a8:	str	x8, [x9, #32]
  4045ac:	ldr	w10, [sp, #52]
  4045b0:	ldur	x8, [x29, #-16]
  4045b4:	str	w10, [x8, #40]
  4045b8:	str	wzr, [sp, #52]
  4045bc:	b	404628 <strsignal@plt+0x3228>
  4045c0:	ldur	x8, [x29, #-16]
  4045c4:	ldr	x8, [x8, #128]
  4045c8:	ldr	x8, [x8, #40]
  4045cc:	ldur	x0, [x29, #-16]
  4045d0:	ldur	w9, [x29, #-20]
  4045d4:	tst	w9, #0x20
  4045d8:	cset	w9, ne  // ne = any
  4045dc:	and	w2, w9, #0x1
  4045e0:	add	x1, sp, #0x2c
  4045e4:	blr	x8
  4045e8:	cmp	w0, #0x0
  4045ec:	cset	w9, ge  // ge = tcont
  4045f0:	tbnz	w9, #0, 404614 <strsignal@plt+0x3214>
  4045f4:	bl	401300 <__errno_location@plt>
  4045f8:	ldr	w8, [x0]
  4045fc:	ldur	x9, [x29, #-72]
  404600:	str	w8, [x9]
  404604:	adrp	x9, 405000 <strsignal@plt+0x3c00>
  404608:	add	x9, x9, #0xdd7
  40460c:	str	x9, [sp, #80]
  404610:	b	4048f8 <strsignal@plt+0x34f8>
  404614:	ldr	w8, [sp, #48]
  404618:	str	w8, [sp, #72]
  40461c:	ldr	w8, [sp, #44]
  404620:	ldur	x9, [x29, #-16]
  404624:	str	w8, [x9, #24]
  404628:	ldr	w8, [sp, #72]
  40462c:	cmp	w8, #0x0
  404630:	cset	w8, ge  // ge = tcont
  404634:	tbnz	w8, #0, 4046a4 <strsignal@plt+0x32a4>
  404638:	ldur	x8, [x29, #-16]
  40463c:	ldr	x8, [x8, #128]
  404640:	ldr	x8, [x8, #8]
  404644:	ldur	x0, [x29, #-16]
  404648:	ldr	x1, [sp, #56]
  40464c:	ldur	w9, [x29, #-20]
  404650:	tst	w9, #0x20
  404654:	cset	w9, ne  // ne = any
  404658:	and	w2, w9, #0x1
  40465c:	ldur	w9, [x29, #-20]
  404660:	tst	w9, #0x100
  404664:	cset	w9, ne  // ne = any
  404668:	and	w3, w9, #0x1
  40466c:	blr	x8
  404670:	str	w0, [sp, #72]
  404674:	ldr	w9, [sp, #72]
  404678:	cmp	w9, #0x0
  40467c:	cset	w9, ge  // ge = tcont
  404680:	tbnz	w9, #0, 4046a4 <strsignal@plt+0x32a4>
  404684:	bl	401300 <__errno_location@plt>
  404688:	ldr	w8, [x0]
  40468c:	ldur	x9, [x29, #-72]
  404690:	str	w8, [x9]
  404694:	adrp	x9, 405000 <strsignal@plt+0x3c00>
  404698:	add	x9, x9, #0xddc
  40469c:	str	x9, [sp, #80]
  4046a0:	b	4048f8 <strsignal@plt+0x34f8>
  4046a4:	ldr	w8, [sp, #52]
  4046a8:	cbz	w8, 4046b8 <strsignal@plt+0x32b8>
  4046ac:	ldr	x0, [sp, #56]
  4046b0:	bl	4011e0 <free@plt>
  4046b4:	str	wzr, [sp, #52]
  4046b8:	ldur	x8, [x29, #-64]
  4046bc:	cbz	x8, 4046e4 <strsignal@plt+0x32e4>
  4046c0:	ldur	w8, [x29, #-20]
  4046c4:	and	w8, w8, #0x40
  4046c8:	cbz	w8, 4046e4 <strsignal@plt+0x32e4>
  4046cc:	ldur	x8, [x29, #-72]
  4046d0:	str	wzr, [x8]
  4046d4:	adrp	x8, 405000 <strsignal@plt+0x3c00>
  4046d8:	add	x8, x8, #0xdf7
  4046dc:	str	x8, [sp, #80]
  4046e0:	b	4048f8 <strsignal@plt+0x34f8>
  4046e4:	ldur	x8, [x29, #-16]
  4046e8:	ldr	w9, [x8, #44]
  4046ec:	mov	w10, #0xffffffff            	// #-1
  4046f0:	cmp	w9, w10
  4046f4:	b.eq	404710 <strsignal@plt+0x3310>  // b.none
  4046f8:	ldur	x8, [x29, #-72]
  4046fc:	str	wzr, [x8]
  404700:	adrp	x8, 405000 <strsignal@plt+0x3c00>
  404704:	add	x8, x8, #0xe26
  404708:	str	x8, [sp, #80]
  40470c:	b	4048f8 <strsignal@plt+0x34f8>
  404710:	ldur	x8, [x29, #-64]
  404714:	cbnz	x8, 40479c <strsignal@plt+0x339c>
  404718:	ldur	w8, [x29, #-20]
  40471c:	and	w8, w8, #0x40
  404720:	cbz	w8, 404790 <strsignal@plt+0x3390>
  404724:	ldur	x8, [x29, #-16]
  404728:	ldr	x8, [x8, #128]
  40472c:	ldr	x8, [x8, #40]
  404730:	ldur	x0, [x29, #-16]
  404734:	ldur	w9, [x29, #-20]
  404738:	tst	w9, #0x80
  40473c:	cset	w9, ne  // ne = any
  404740:	and	w2, w9, #0x1
  404744:	add	x1, sp, #0x2c
  404748:	blr	x8
  40474c:	cmp	w0, #0x0
  404750:	cset	w9, ge  // ge = tcont
  404754:	tbnz	w9, #0, 404778 <strsignal@plt+0x3378>
  404758:	bl	401300 <__errno_location@plt>
  40475c:	ldr	w8, [x0]
  404760:	ldur	x9, [x29, #-72]
  404764:	str	w8, [x9]
  404768:	adrp	x9, 405000 <strsignal@plt+0x3c00>
  40476c:	add	x9, x9, #0xdd7
  404770:	str	x9, [sp, #80]
  404774:	b	4048f8 <strsignal@plt+0x34f8>
  404778:	ldr	w8, [sp, #48]
  40477c:	str	w8, [sp, #68]
  404780:	ldr	w8, [sp, #44]
  404784:	ldur	x9, [x29, #-16]
  404788:	str	w8, [x9, #44]
  40478c:	b	404798 <strsignal@plt+0x3398>
  404790:	mov	w8, #0x2                   	// #2
  404794:	str	w8, [sp, #68]
  404798:	b	404808 <strsignal@plt+0x3408>
  40479c:	ldur	x8, [x29, #-16]
  4047a0:	ldr	x8, [x8, #128]
  4047a4:	ldr	x8, [x8, #8]
  4047a8:	ldur	x0, [x29, #-16]
  4047ac:	ldur	x1, [x29, #-64]
  4047b0:	ldur	w9, [x29, #-20]
  4047b4:	tst	w9, #0x80
  4047b8:	cset	w9, ne  // ne = any
  4047bc:	and	w2, w9, #0x1
  4047c0:	ldur	w9, [x29, #-20]
  4047c4:	tst	w9, #0x200
  4047c8:	cset	w9, ne  // ne = any
  4047cc:	and	w3, w9, #0x1
  4047d0:	blr	x8
  4047d4:	str	w0, [sp, #68]
  4047d8:	ldr	w9, [sp, #68]
  4047dc:	cmp	w9, #0x0
  4047e0:	cset	w9, ge  // ge = tcont
  4047e4:	tbnz	w9, #0, 404808 <strsignal@plt+0x3408>
  4047e8:	bl	401300 <__errno_location@plt>
  4047ec:	ldr	w8, [x0]
  4047f0:	ldur	x9, [x29, #-72]
  4047f4:	str	w8, [x9]
  4047f8:	adrp	x9, 405000 <strsignal@plt+0x3c00>
  4047fc:	add	x9, x9, #0xe58
  404800:	str	x9, [sp, #80]
  404804:	b	4048f8 <strsignal@plt+0x34f8>
  404808:	ldur	x8, [x29, #-16]
  40480c:	ldr	w9, [x8]
  404810:	and	w9, w9, #0x2
  404814:	cbnz	w9, 404824 <strsignal@plt+0x3424>
  404818:	mov	w8, #0xffffffff            	// #-1
  40481c:	str	w8, [sp, #40]
  404820:	b	404830 <strsignal@plt+0x3430>
  404824:	ldur	x8, [x29, #-16]
  404828:	ldr	w9, [x8, #24]
  40482c:	str	w9, [sp, #40]
  404830:	ldur	x8, [x29, #-16]
  404834:	ldr	x8, [x8, #128]
  404838:	ldr	x8, [x8, #16]
  40483c:	ldur	x0, [x29, #-16]
  404840:	ldur	w1, [x29, #-20]
  404844:	ldur	x2, [x29, #-32]
  404848:	ldur	x3, [x29, #-40]
  40484c:	ldur	x4, [x29, #-48]
  404850:	ldr	w5, [sp, #76]
  404854:	ldr	w6, [sp, #72]
  404858:	ldr	w7, [sp, #68]
  40485c:	ldr	w9, [sp, #40]
  404860:	ldur	x10, [x29, #-72]
  404864:	mov	x11, sp
  404868:	str	w9, [x11]
  40486c:	mov	x11, sp
  404870:	add	x12, sp, #0x50
  404874:	str	x12, [x11, #8]
  404878:	mov	x11, sp
  40487c:	str	x10, [x11, #16]
  404880:	blr	x8
  404884:	str	w0, [sp, #36]
  404888:	ldr	w9, [sp, #36]
  40488c:	cmp	w9, #0x0
  404890:	cset	w9, ge  // ge = tcont
  404894:	tbnz	w9, #0, 40489c <strsignal@plt+0x349c>
  404898:	b	4048f8 <strsignal@plt+0x34f8>
  40489c:	ldur	x8, [x29, #-16]
  4048a0:	ldr	w9, [x8, #48]
  4048a4:	add	w9, w9, #0x1
  4048a8:	str	w9, [x8, #48]
  4048ac:	ldur	x8, [x29, #-16]
  4048b0:	ldr	x0, [x8, #56]
  4048b4:	ldur	x8, [x29, #-16]
  4048b8:	ldrsw	x8, [x8, #48]
  4048bc:	mov	x10, #0x4                   	// #4
  4048c0:	mul	x1, x10, x8
  4048c4:	bl	403f8c <strsignal@plt+0x2b8c>
  4048c8:	ldur	x8, [x29, #-16]
  4048cc:	str	x0, [x8, #56]
  4048d0:	ldr	w9, [sp, #36]
  4048d4:	ldur	x8, [x29, #-16]
  4048d8:	ldr	x8, [x8, #56]
  4048dc:	ldur	x10, [x29, #-16]
  4048e0:	ldr	w11, [x10, #48]
  4048e4:	subs	w11, w11, #0x1
  4048e8:	str	w9, [x8, w11, sxtw #2]
  4048ec:	mov	x8, xzr
  4048f0:	stur	x8, [x29, #-8]
  4048f4:	b	4049a8 <strsignal@plt+0x35a8>
  4048f8:	ldr	w8, [sp, #76]
  4048fc:	cmp	w8, #0x0
  404900:	cset	w8, lt  // lt = tstop
  404904:	tbnz	w8, #0, 404928 <strsignal@plt+0x3528>
  404908:	ldr	w8, [sp, #76]
  40490c:	cbz	w8, 404928 <strsignal@plt+0x3528>
  404910:	ldur	x8, [x29, #-16]
  404914:	ldr	x8, [x8, #128]
  404918:	ldr	x8, [x8, #24]
  40491c:	ldur	x0, [x29, #-16]
  404920:	ldr	w1, [sp, #76]
  404924:	blr	x8
  404928:	ldr	w8, [sp, #72]
  40492c:	cmp	w8, #0x0
  404930:	cset	w8, lt  // lt = tstop
  404934:	tbnz	w8, #0, 40495c <strsignal@plt+0x355c>
  404938:	ldr	w8, [sp, #72]
  40493c:	cmp	w8, #0x1
  404940:	b.eq	40495c <strsignal@plt+0x355c>  // b.none
  404944:	ldur	x8, [x29, #-16]
  404948:	ldr	x8, [x8, #128]
  40494c:	ldr	x8, [x8, #24]
  404950:	ldur	x0, [x29, #-16]
  404954:	ldr	w1, [sp, #72]
  404958:	blr	x8
  40495c:	ldr	w8, [sp, #68]
  404960:	cmp	w8, #0x0
  404964:	cset	w8, lt  // lt = tstop
  404968:	tbnz	w8, #0, 404990 <strsignal@plt+0x3590>
  40496c:	ldr	w8, [sp, #68]
  404970:	cmp	w8, #0x2
  404974:	b.eq	404990 <strsignal@plt+0x3590>  // b.none
  404978:	ldur	x8, [x29, #-16]
  40497c:	ldr	x8, [x8, #128]
  404980:	ldr	x8, [x8, #24]
  404984:	ldur	x0, [x29, #-16]
  404988:	ldr	w1, [sp, #68]
  40498c:	blr	x8
  404990:	ldr	w8, [sp, #52]
  404994:	cbz	w8, 4049a0 <strsignal@plt+0x35a0>
  404998:	ldr	x0, [sp, #56]
  40499c:	bl	4011e0 <free@plt>
  4049a0:	ldr	x8, [sp, #80]
  4049a4:	stur	x8, [x29, #-8]
  4049a8:	ldur	x0, [x29, #-8]
  4049ac:	ldp	x29, x30, [sp, #160]
  4049b0:	add	sp, sp, #0xb0
  4049b4:	ret
  4049b8:	sub	sp, sp, #0x70
  4049bc:	stp	x29, x30, [sp, #96]
  4049c0:	add	x29, sp, #0x60
  4049c4:	stur	x0, [x29, #-16]
  4049c8:	stur	w1, [x29, #-20]
  4049cc:	stur	x2, [x29, #-32]
  4049d0:	stur	x3, [x29, #-40]
  4049d4:	ldur	x8, [x29, #-16]
  4049d8:	ldr	w9, [x8, #80]
  4049dc:	ldur	x8, [x29, #-16]
  4049e0:	ldr	w10, [x8, #48]
  4049e4:	cmp	w9, w10
  4049e8:	b.ne	4049f8 <strsignal@plt+0x35f8>  // b.any
  4049ec:	mov	w8, #0x1                   	// #1
  4049f0:	stur	w8, [x29, #-4]
  4049f4:	b	404b50 <strsignal@plt+0x3750>
  4049f8:	ldur	x8, [x29, #-16]
  4049fc:	ldr	x0, [x8, #64]
  404a00:	ldur	x8, [x29, #-16]
  404a04:	ldrsw	x8, [x8, #48]
  404a08:	mov	x9, #0x4                   	// #4
  404a0c:	mul	x1, x9, x8
  404a10:	bl	403f8c <strsignal@plt+0x2b8c>
  404a14:	ldur	x8, [x29, #-16]
  404a18:	str	x0, [x8, #64]
  404a1c:	ldur	x8, [x29, #-16]
  404a20:	ldr	w10, [x8]
  404a24:	and	w10, w10, #0x1
  404a28:	cbz	w10, 404a50 <strsignal@plt+0x3650>
  404a2c:	ldur	x8, [x29, #-16]
  404a30:	ldr	x0, [x8, #72]
  404a34:	ldur	x8, [x29, #-16]
  404a38:	ldrsw	x8, [x8, #48]
  404a3c:	mov	x9, #0x20                  	// #32
  404a40:	mul	x1, x9, x8
  404a44:	bl	403f8c <strsignal@plt+0x2b8c>
  404a48:	ldur	x8, [x29, #-16]
  404a4c:	str	x0, [x8, #72]
  404a50:	mov	w8, #0x1                   	// #1
  404a54:	stur	w8, [x29, #-44]
  404a58:	ldur	x9, [x29, #-16]
  404a5c:	ldr	w8, [x9, #80]
  404a60:	str	w8, [sp, #48]
  404a64:	ldr	w8, [sp, #48]
  404a68:	ldur	x9, [x29, #-16]
  404a6c:	ldr	w10, [x9, #48]
  404a70:	cmp	w8, w10
  404a74:	b.ge	404b3c <strsignal@plt+0x373c>  // b.tcont
  404a78:	ldur	x8, [x29, #-16]
  404a7c:	ldr	x8, [x8, #128]
  404a80:	ldr	x8, [x8, #32]
  404a84:	ldur	x0, [x29, #-16]
  404a88:	ldur	x9, [x29, #-16]
  404a8c:	ldr	x9, [x9, #56]
  404a90:	ldrsw	x10, [sp, #48]
  404a94:	mov	x11, #0x4                   	// #4
  404a98:	ldr	w1, [x9, x10, lsl #2]
  404a9c:	ldur	x9, [x29, #-16]
  404aa0:	ldr	x9, [x9, #64]
  404aa4:	ldrsw	x10, [sp, #48]
  404aa8:	mul	x10, x11, x10
  404aac:	add	x2, x9, x10
  404ab0:	ldur	x9, [x29, #-16]
  404ab4:	ldr	x9, [x9, #72]
  404ab8:	str	x8, [sp, #40]
  404abc:	str	x0, [sp, #32]
  404ac0:	str	w1, [sp, #28]
  404ac4:	str	x2, [sp, #16]
  404ac8:	cbnz	x9, 404ad8 <strsignal@plt+0x36d8>
  404acc:	mov	x8, xzr
  404ad0:	str	x8, [sp, #8]
  404ad4:	b	404af4 <strsignal@plt+0x36f4>
  404ad8:	ldur	x8, [x29, #-16]
  404adc:	ldr	x8, [x8, #72]
  404ae0:	ldrsw	x9, [sp, #48]
  404ae4:	mov	x10, #0x20                  	// #32
  404ae8:	mul	x9, x10, x9
  404aec:	add	x8, x8, x9
  404af0:	str	x8, [sp, #8]
  404af4:	ldr	x8, [sp, #8]
  404af8:	ldur	w4, [x29, #-20]
  404afc:	ldur	x5, [x29, #-32]
  404b00:	ldur	x6, [x29, #-40]
  404b04:	ldr	x0, [sp, #32]
  404b08:	ldr	w1, [sp, #28]
  404b0c:	ldr	x2, [sp, #16]
  404b10:	mov	x3, x8
  404b14:	ldr	x8, [sp, #40]
  404b18:	blr	x8
  404b1c:	cmp	w0, #0x0
  404b20:	cset	w9, ge  // ge = tcont
  404b24:	tbnz	w9, #0, 404b2c <strsignal@plt+0x372c>
  404b28:	stur	wzr, [x29, #-44]
  404b2c:	ldr	w8, [sp, #48]
  404b30:	add	w8, w8, #0x1
  404b34:	str	w8, [sp, #48]
  404b38:	b	404a64 <strsignal@plt+0x3664>
  404b3c:	ldr	w8, [sp, #48]
  404b40:	ldur	x9, [x29, #-16]
  404b44:	str	w8, [x9, #80]
  404b48:	ldur	w8, [x29, #-44]
  404b4c:	stur	w8, [x29, #-4]
  404b50:	ldur	w0, [x29, #-4]
  404b54:	ldp	x29, x30, [sp, #96]
  404b58:	add	sp, sp, #0x70
  404b5c:	ret
  404b60:	sub	sp, sp, #0x40
  404b64:	stp	x29, x30, [sp, #48]
  404b68:	add	x29, sp, #0x30
  404b6c:	stur	x0, [x29, #-16]
  404b70:	stur	w1, [x29, #-20]
  404b74:	str	x2, [sp, #16]
  404b78:	ldr	x8, [sp, #16]
  404b7c:	cbnz	x8, 404c5c <strsignal@plt+0x385c>
  404b80:	ldur	x8, [x29, #-16]
  404b84:	ldr	x8, [x8, #16]
  404b88:	cbnz	x8, 404ba0 <strsignal@plt+0x37a0>
  404b8c:	mov	x8, xzr
  404b90:	mov	x0, x8
  404b94:	bl	405968 <strsignal@plt+0x4568>
  404b98:	str	x0, [sp, #16]
  404b9c:	b	404c58 <strsignal@plt+0x3858>
  404ba0:	ldur	x8, [x29, #-16]
  404ba4:	ldr	x0, [x8, #16]
  404ba8:	bl	401160 <strlen@plt>
  404bac:	str	w0, [sp, #12]
  404bb0:	ldr	w9, [sp, #12]
  404bb4:	cmp	w9, #0x6
  404bb8:	b.lt	404bf8 <strsignal@plt+0x37f8>  // b.tstop
  404bbc:	ldur	x8, [x29, #-16]
  404bc0:	ldr	x8, [x8, #16]
  404bc4:	ldrsw	x9, [sp, #12]
  404bc8:	add	x8, x8, x9
  404bcc:	mov	x9, #0xfffffffffffffffa    	// #-6
  404bd0:	add	x0, x8, x9
  404bd4:	adrp	x1, 405000 <strsignal@plt+0x3c00>
  404bd8:	add	x1, x1, #0xe6e
  404bdc:	bl	401330 <strcmp@plt>
  404be0:	cbnz	w0, 404bf8 <strsignal@plt+0x37f8>
  404be4:	ldur	x8, [x29, #-16]
  404be8:	ldr	x0, [x8, #16]
  404bec:	bl	403ff8 <strsignal@plt+0x2bf8>
  404bf0:	str	x0, [sp, #16]
  404bf4:	b	404c18 <strsignal@plt+0x3818>
  404bf8:	ldur	x8, [x29, #-16]
  404bfc:	ldr	x0, [x8, #16]
  404c00:	adrp	x1, 405000 <strsignal@plt+0x3c00>
  404c04:	add	x1, x1, #0xe6e
  404c08:	mov	x8, xzr
  404c0c:	mov	x2, x8
  404c10:	bl	402694 <strsignal@plt+0x1294>
  404c14:	str	x0, [sp, #16]
  404c18:	ldr	x0, [sp, #16]
  404c1c:	mov	w8, wzr
  404c20:	mov	w1, w8
  404c24:	bl	401260 <mkstemps@plt>
  404c28:	str	w0, [sp, #8]
  404c2c:	ldr	w8, [sp, #8]
  404c30:	cmp	w8, #0x0
  404c34:	cset	w8, ge  // ge = tcont
  404c38:	tbnz	w8, #0, 404c50 <strsignal@plt+0x3850>
  404c3c:	ldr	x0, [sp, #16]
  404c40:	bl	4011e0 <free@plt>
  404c44:	mov	x8, xzr
  404c48:	stur	x8, [x29, #-8]
  404c4c:	b	404ca8 <strsignal@plt+0x38a8>
  404c50:	ldr	w0, [sp, #8]
  404c54:	bl	401320 <close@plt>
  404c58:	b	404ca0 <strsignal@plt+0x38a0>
  404c5c:	ldur	w8, [x29, #-20]
  404c60:	and	w8, w8, #0x4
  404c64:	cbz	w8, 404ca0 <strsignal@plt+0x38a0>
  404c68:	ldur	x8, [x29, #-16]
  404c6c:	ldr	x8, [x8, #16]
  404c70:	cbnz	x8, 404c84 <strsignal@plt+0x3884>
  404c74:	ldr	x0, [sp, #16]
  404c78:	bl	405968 <strsignal@plt+0x4568>
  404c7c:	str	x0, [sp, #16]
  404c80:	b	404ca0 <strsignal@plt+0x38a0>
  404c84:	ldur	x8, [x29, #-16]
  404c88:	ldr	x0, [x8, #16]
  404c8c:	ldr	x1, [sp, #16]
  404c90:	mov	x8, xzr
  404c94:	mov	x2, x8
  404c98:	bl	402694 <strsignal@plt+0x1294>
  404c9c:	str	x0, [sp, #16]
  404ca0:	ldr	x8, [sp, #16]
  404ca4:	stur	x8, [x29, #-8]
  404ca8:	ldur	x0, [x29, #-8]
  404cac:	ldp	x29, x30, [sp, #48]
  404cb0:	add	sp, sp, #0x40
  404cb4:	ret
  404cb8:	sub	sp, sp, #0x30
  404cbc:	stp	x29, x30, [sp, #32]
  404cc0:	add	x29, sp, #0x20
  404cc4:	mov	x8, #0x8                   	// #8
  404cc8:	stur	x0, [x29, #-8]
  404ccc:	str	x1, [sp, #16]
  404cd0:	str	w2, [sp, #12]
  404cd4:	ldur	x9, [x29, #-8]
  404cd8:	ldr	w10, [x9, #112]
  404cdc:	add	w10, w10, #0x1
  404ce0:	str	w10, [x9, #112]
  404ce4:	ldur	x9, [x29, #-8]
  404ce8:	ldr	x0, [x9, #120]
  404cec:	ldur	x9, [x29, #-8]
  404cf0:	ldrsw	x9, [x9, #112]
  404cf4:	mul	x1, x8, x9
  404cf8:	bl	403f8c <strsignal@plt+0x2b8c>
  404cfc:	ldur	x8, [x29, #-8]
  404d00:	str	x0, [x8, #120]
  404d04:	ldr	w10, [sp, #12]
  404d08:	cbz	w10, 404d18 <strsignal@plt+0x3918>
  404d0c:	ldr	x8, [sp, #16]
  404d10:	str	x8, [sp]
  404d14:	b	404d24 <strsignal@plt+0x3924>
  404d18:	ldr	x0, [sp, #16]
  404d1c:	bl	403ff8 <strsignal@plt+0x2bf8>
  404d20:	str	x0, [sp]
  404d24:	ldr	x8, [sp]
  404d28:	ldur	x9, [x29, #-8]
  404d2c:	ldr	x9, [x9, #120]
  404d30:	ldur	x10, [x29, #-8]
  404d34:	ldr	w11, [x10, #112]
  404d38:	subs	w11, w11, #0x1
  404d3c:	mov	w0, w11
  404d40:	sxtw	x10, w0
  404d44:	mov	x12, #0x8                   	// #8
  404d48:	mul	x10, x12, x10
  404d4c:	add	x9, x9, x10
  404d50:	str	x8, [x9]
  404d54:	ldp	x29, x30, [sp, #32]
  404d58:	add	sp, sp, #0x30
  404d5c:	ret
  404d60:	sub	sp, sp, #0x50
  404d64:	stp	x29, x30, [sp, #64]
  404d68:	add	x29, sp, #0x40
  404d6c:	mov	x8, xzr
  404d70:	stur	x0, [x29, #-8]
  404d74:	stur	w1, [x29, #-12]
  404d78:	stur	x2, [x29, #-24]
  404d7c:	str	x3, [sp, #32]
  404d80:	str	x4, [sp, #24]
  404d84:	str	x5, [sp, #16]
  404d88:	str	x6, [sp, #8]
  404d8c:	ldur	x0, [x29, #-8]
  404d90:	ldur	w1, [x29, #-12]
  404d94:	ldur	x2, [x29, #-24]
  404d98:	ldr	x3, [sp, #32]
  404d9c:	ldr	x5, [sp, #24]
  404da0:	ldr	x6, [sp, #16]
  404da4:	ldr	x7, [sp, #8]
  404da8:	mov	x4, x8
  404dac:	bl	404348 <strsignal@plt+0x2f48>
  404db0:	ldp	x29, x30, [sp, #64]
  404db4:	add	sp, sp, #0x50
  404db8:	ret
  404dbc:	sub	sp, sp, #0x40
  404dc0:	stp	x29, x30, [sp, #48]
  404dc4:	add	x29, sp, #0x30
  404dc8:	stur	x0, [x29, #-16]
  404dcc:	stur	w1, [x29, #-20]
  404dd0:	str	x2, [sp, #16]
  404dd4:	ldr	x8, [sp, #16]
  404dd8:	str	x8, [sp, #8]
  404ddc:	ldur	x8, [x29, #-16]
  404de0:	ldr	w9, [x8, #48]
  404de4:	cbnz	w9, 404e14 <strsignal@plt+0x3a14>
  404de8:	ldur	x8, [x29, #-16]
  404dec:	ldr	w9, [x8, #24]
  404df0:	cmp	w9, #0x0
  404df4:	cset	w9, lt  // lt = tstop
  404df8:	tbnz	w9, #0, 404e08 <strsignal@plt+0x3a08>
  404dfc:	ldur	x8, [x29, #-16]
  404e00:	ldr	w9, [x8, #24]
  404e04:	cbnz	w9, 404e14 <strsignal@plt+0x3a14>
  404e08:	ldur	x8, [x29, #-16]
  404e0c:	ldr	x8, [x8, #32]
  404e10:	cbz	x8, 404e2c <strsignal@plt+0x3a2c>
  404e14:	bl	401300 <__errno_location@plt>
  404e18:	mov	w8, #0x16                  	// #22
  404e1c:	str	w8, [x0]
  404e20:	mov	x9, xzr
  404e24:	stur	x9, [x29, #-8]
  404e28:	b	404ed4 <strsignal@plt+0x3ad4>
  404e2c:	ldur	x0, [x29, #-16]
  404e30:	ldur	w1, [x29, #-20]
  404e34:	ldr	x2, [sp, #8]
  404e38:	bl	404b60 <strsignal@plt+0x3760>
  404e3c:	str	x0, [sp, #8]
  404e40:	ldr	x8, [sp, #8]
  404e44:	cbnz	x8, 404e54 <strsignal@plt+0x3a54>
  404e48:	mov	x8, xzr
  404e4c:	stur	x8, [x29, #-8]
  404e50:	b	404ed4 <strsignal@plt+0x3ad4>
  404e54:	ldr	x0, [sp, #8]
  404e58:	ldur	w8, [x29, #-20]
  404e5c:	adrp	x9, 405000 <strsignal@plt+0x3c00>
  404e60:	add	x9, x9, #0xd10
  404e64:	adrp	x10, 405000 <strsignal@plt+0x3c00>
  404e68:	add	x10, x10, #0xe68
  404e6c:	tst	w8, #0x20
  404e70:	csel	x1, x10, x9, ne  // ne = any
  404e74:	bl	401310 <fopen@plt>
  404e78:	str	x0, [sp]
  404e7c:	ldr	x9, [sp]
  404e80:	cbnz	x9, 404e98 <strsignal@plt+0x3a98>
  404e84:	ldr	x0, [sp, #8]
  404e88:	bl	4011e0 <free@plt>
  404e8c:	mov	x8, xzr
  404e90:	stur	x8, [x29, #-8]
  404e94:	b	404ed4 <strsignal@plt+0x3ad4>
  404e98:	ldr	x8, [sp]
  404e9c:	ldur	x9, [x29, #-16]
  404ea0:	str	x8, [x9, #88]
  404ea4:	ldr	x8, [sp, #8]
  404ea8:	ldur	x9, [x29, #-16]
  404eac:	str	x8, [x9, #32]
  404eb0:	ldr	x8, [sp, #8]
  404eb4:	ldr	x9, [sp, #16]
  404eb8:	cmp	x8, x9
  404ebc:	cset	w10, ne  // ne = any
  404ec0:	and	w10, w10, #0x1
  404ec4:	ldur	x8, [x29, #-16]
  404ec8:	str	w10, [x8, #40]
  404ecc:	ldr	x8, [sp]
  404ed0:	stur	x8, [x29, #-8]
  404ed4:	ldur	x0, [x29, #-8]
  404ed8:	ldp	x29, x30, [sp, #48]
  404edc:	add	sp, sp, #0x40
  404ee0:	ret
  404ee4:	sub	sp, sp, #0x40
  404ee8:	stp	x29, x30, [sp, #48]
  404eec:	add	x29, sp, #0x30
  404ef0:	stur	x0, [x29, #-16]
  404ef4:	stur	w1, [x29, #-20]
  404ef8:	ldur	x8, [x29, #-16]
  404efc:	ldr	w9, [x8, #48]
  404f00:	cmp	w9, #0x0
  404f04:	cset	w9, le
  404f08:	tbnz	w9, #0, 404f10 <strsignal@plt+0x3b10>
  404f0c:	b	405040 <strsignal@plt+0x3c40>
  404f10:	ldur	x8, [x29, #-16]
  404f14:	ldr	w9, [x8]
  404f18:	and	w9, w9, #0x2
  404f1c:	cbnz	w9, 404f24 <strsignal@plt+0x3b24>
  404f20:	b	405040 <strsignal@plt+0x3c40>
  404f24:	ldur	x8, [x29, #-16]
  404f28:	ldr	w9, [x8, #24]
  404f2c:	cmp	w9, #0x0
  404f30:	cset	w9, lt  // lt = tstop
  404f34:	tbnz	w9, #0, 404f44 <strsignal@plt+0x3b44>
  404f38:	ldur	x8, [x29, #-16]
  404f3c:	ldr	w9, [x8, #24]
  404f40:	cbnz	w9, 404f50 <strsignal@plt+0x3b50>
  404f44:	ldur	x8, [x29, #-16]
  404f48:	ldr	x8, [x8, #32]
  404f4c:	cbz	x8, 404f54 <strsignal@plt+0x3b54>
  404f50:	b	405040 <strsignal@plt+0x3c40>
  404f54:	ldur	x8, [x29, #-16]
  404f58:	ldr	x8, [x8, #128]
  404f5c:	ldr	x8, [x8, #40]
  404f60:	ldur	x0, [x29, #-16]
  404f64:	ldur	w9, [x29, #-20]
  404f68:	cmp	w9, #0x0
  404f6c:	cset	w9, ne  // ne = any
  404f70:	and	w2, w9, #0x1
  404f74:	add	x1, sp, #0x14
  404f78:	blr	x8
  404f7c:	cmp	w0, #0x0
  404f80:	cset	w9, ge  // ge = tcont
  404f84:	tbnz	w9, #0, 404f94 <strsignal@plt+0x3b94>
  404f88:	mov	x8, xzr
  404f8c:	stur	x8, [x29, #-8]
  404f90:	b	405054 <strsignal@plt+0x3c54>
  404f94:	ldur	x8, [x29, #-16]
  404f98:	ldr	x8, [x8, #128]
  404f9c:	ldr	x8, [x8, #56]
  404fa0:	ldur	x0, [x29, #-16]
  404fa4:	ldr	w1, [sp, #24]
  404fa8:	ldur	w9, [x29, #-20]
  404fac:	cmp	w9, #0x0
  404fb0:	cset	w9, ne  // ne = any
  404fb4:	and	w2, w9, #0x1
  404fb8:	blr	x8
  404fbc:	str	x0, [sp, #8]
  404fc0:	ldr	x8, [sp, #8]
  404fc4:	cbnz	x8, 405028 <strsignal@plt+0x3c28>
  404fc8:	bl	401300 <__errno_location@plt>
  404fcc:	ldr	w8, [x0]
  404fd0:	str	w8, [sp, #4]
  404fd4:	ldur	x9, [x29, #-16]
  404fd8:	ldr	x9, [x9, #128]
  404fdc:	ldr	x9, [x9, #24]
  404fe0:	ldur	x0, [x29, #-16]
  404fe4:	ldr	w1, [sp, #20]
  404fe8:	blr	x9
  404fec:	ldur	x9, [x29, #-16]
  404ff0:	ldr	x9, [x9, #128]
  404ff4:	ldr	x9, [x9, #24]
  404ff8:	ldur	x10, [x29, #-16]
  404ffc:	ldr	w1, [sp, #24]
  405000:	mov	x0, x10
  405004:	blr	x9
  405008:	ldr	w8, [sp, #4]
  40500c:	str	w8, [sp]
  405010:	bl	401300 <__errno_location@plt>
  405014:	ldr	w8, [sp]
  405018:	str	w8, [x0]
  40501c:	mov	x9, xzr
  405020:	stur	x9, [x29, #-8]
  405024:	b	405054 <strsignal@plt+0x3c54>
  405028:	ldr	w8, [sp, #20]
  40502c:	ldur	x9, [x29, #-16]
  405030:	str	w8, [x9, #24]
  405034:	ldr	x9, [sp, #8]
  405038:	stur	x9, [x29, #-8]
  40503c:	b	405054 <strsignal@plt+0x3c54>
  405040:	bl	401300 <__errno_location@plt>
  405044:	mov	w8, #0x16                  	// #22
  405048:	str	w8, [x0]
  40504c:	mov	x9, xzr
  405050:	stur	x9, [x29, #-8]
  405054:	ldur	x0, [x29, #-8]
  405058:	ldp	x29, x30, [sp, #48]
  40505c:	add	sp, sp, #0x40
  405060:	ret
  405064:	sub	sp, sp, #0x40
  405068:	stp	x29, x30, [sp, #48]
  40506c:	add	x29, sp, #0x30
  405070:	stur	x0, [x29, #-16]
  405074:	stur	w1, [x29, #-20]
  405078:	ldur	x8, [x29, #-16]
  40507c:	ldr	x8, [x8, #32]
  405080:	cbz	x8, 405120 <strsignal@plt+0x3d20>
  405084:	ldur	x0, [x29, #-16]
  405088:	mov	w8, wzr
  40508c:	mov	w1, w8
  405090:	add	x2, sp, #0x10
  405094:	add	x3, sp, #0xc
  405098:	bl	4049b8 <strsignal@plt+0x35b8>
  40509c:	cbnz	w0, 4050c0 <strsignal@plt+0x3cc0>
  4050a0:	ldr	w8, [sp, #12]
  4050a4:	str	w8, [sp, #4]
  4050a8:	bl	401300 <__errno_location@plt>
  4050ac:	ldr	w8, [sp, #4]
  4050b0:	str	w8, [x0]
  4050b4:	mov	x9, xzr
  4050b8:	stur	x9, [x29, #-8]
  4050bc:	b	40518c <strsignal@plt+0x3d8c>
  4050c0:	ldur	x8, [x29, #-16]
  4050c4:	ldr	x0, [x8, #32]
  4050c8:	ldur	w9, [x29, #-20]
  4050cc:	adrp	x8, 405000 <strsignal@plt+0x3c00>
  4050d0:	add	x8, x8, #0xb3e
  4050d4:	adrp	x10, 405000 <strsignal@plt+0x3c00>
  4050d8:	add	x10, x10, #0xe6b
  4050dc:	cmp	w9, #0x0
  4050e0:	csel	x1, x10, x8, ne  // ne = any
  4050e4:	bl	401310 <fopen@plt>
  4050e8:	ldur	x8, [x29, #-16]
  4050ec:	str	x0, [x8, #96]
  4050f0:	ldur	x8, [x29, #-16]
  4050f4:	ldr	w9, [x8, #40]
  4050f8:	cbz	w9, 405110 <strsignal@plt+0x3d10>
  4050fc:	ldur	x8, [x29, #-16]
  405100:	ldr	x0, [x8, #32]
  405104:	bl	4011e0 <free@plt>
  405108:	ldur	x8, [x29, #-16]
  40510c:	str	wzr, [x8, #40]
  405110:	ldur	x8, [x29, #-16]
  405114:	mov	x9, xzr
  405118:	str	x9, [x8, #32]
  40511c:	b	405180 <strsignal@plt+0x3d80>
  405120:	ldur	x8, [x29, #-16]
  405124:	ldr	w9, [x8, #24]
  405128:	str	w9, [sp, #8]
  40512c:	ldr	w9, [sp, #8]
  405130:	cmp	w9, #0x0
  405134:	cset	w9, lt  // lt = tstop
  405138:	tbnz	w9, #0, 405144 <strsignal@plt+0x3d44>
  40513c:	ldr	w8, [sp, #8]
  405140:	cbnz	w8, 405150 <strsignal@plt+0x3d50>
  405144:	mov	x8, xzr
  405148:	stur	x8, [x29, #-8]
  40514c:	b	40518c <strsignal@plt+0x3d8c>
  405150:	ldur	x8, [x29, #-16]
  405154:	ldr	x8, [x8, #128]
  405158:	ldr	x8, [x8, #48]
  40515c:	ldur	x0, [x29, #-16]
  405160:	ldr	w1, [sp, #8]
  405164:	ldur	w2, [x29, #-20]
  405168:	blr	x8
  40516c:	ldur	x8, [x29, #-16]
  405170:	str	x0, [x8, #96]
  405174:	ldur	x8, [x29, #-16]
  405178:	mov	w9, #0xffffffff            	// #-1
  40517c:	str	w9, [x8, #24]
  405180:	ldur	x8, [x29, #-16]
  405184:	ldr	x8, [x8, #96]
  405188:	stur	x8, [x29, #-8]
  40518c:	ldur	x0, [x29, #-8]
  405190:	ldp	x29, x30, [sp, #48]
  405194:	add	sp, sp, #0x40
  405198:	ret
  40519c:	sub	sp, sp, #0x30
  4051a0:	stp	x29, x30, [sp, #32]
  4051a4:	add	x29, sp, #0x20
  4051a8:	str	x0, [sp, #16]
  4051ac:	str	w1, [sp, #12]
  4051b0:	ldr	x8, [sp, #16]
  4051b4:	ldr	w9, [x8, #44]
  4051b8:	str	w9, [sp, #8]
  4051bc:	ldr	w9, [sp, #8]
  4051c0:	cmp	w9, #0x0
  4051c4:	cset	w9, lt  // lt = tstop
  4051c8:	tbnz	w9, #0, 4051d4 <strsignal@plt+0x3dd4>
  4051cc:	ldr	w8, [sp, #8]
  4051d0:	cbnz	w8, 4051e0 <strsignal@plt+0x3de0>
  4051d4:	mov	x8, xzr
  4051d8:	stur	x8, [x29, #-8]
  4051dc:	b	40521c <strsignal@plt+0x3e1c>
  4051e0:	ldr	x8, [sp, #16]
  4051e4:	ldr	x8, [x8, #128]
  4051e8:	ldr	x8, [x8, #48]
  4051ec:	ldr	x0, [sp, #16]
  4051f0:	ldr	w1, [sp, #8]
  4051f4:	ldr	w2, [sp, #12]
  4051f8:	blr	x8
  4051fc:	ldr	x8, [sp, #16]
  405200:	str	x0, [x8, #104]
  405204:	ldr	x8, [sp, #16]
  405208:	mov	w9, #0xffffffff            	// #-1
  40520c:	str	w9, [x8, #44]
  405210:	ldr	x8, [sp, #16]
  405214:	ldr	x8, [x8, #104]
  405218:	stur	x8, [x29, #-8]
  40521c:	ldur	x0, [x29, #-8]
  405220:	ldp	x29, x30, [sp, #32]
  405224:	add	sp, sp, #0x30
  405228:	ret
  40522c:	sub	sp, sp, #0x40
  405230:	stp	x29, x30, [sp, #48]
  405234:	add	x29, sp, #0x30
  405238:	stur	x0, [x29, #-16]
  40523c:	stur	w1, [x29, #-20]
  405240:	str	x2, [sp, #16]
  405244:	ldur	x8, [x29, #-16]
  405248:	ldr	x8, [x8, #64]
  40524c:	cbnz	x8, 405274 <strsignal@plt+0x3e74>
  405250:	ldur	x0, [x29, #-16]
  405254:	mov	w8, wzr
  405258:	mov	w1, w8
  40525c:	add	x2, sp, #0x8
  405260:	add	x3, sp, #0x4
  405264:	bl	4049b8 <strsignal@plt+0x35b8>
  405268:	cbnz	w0, 405274 <strsignal@plt+0x3e74>
  40526c:	stur	wzr, [x29, #-4]
  405270:	b	4052f4 <strsignal@plt+0x3ef4>
  405274:	ldur	w8, [x29, #-20]
  405278:	ldur	x9, [x29, #-16]
  40527c:	ldr	w10, [x9, #48]
  405280:	cmp	w8, w10
  405284:	b.le	4052d0 <strsignal@plt+0x3ed0>
  405288:	ldr	x8, [sp, #16]
  40528c:	ldur	x9, [x29, #-16]
  405290:	ldrsw	x9, [x9, #48]
  405294:	mov	x10, #0x4                   	// #4
  405298:	mul	x9, x10, x9
  40529c:	add	x0, x8, x9
  4052a0:	ldur	w11, [x29, #-20]
  4052a4:	ldur	x8, [x29, #-16]
  4052a8:	ldr	w12, [x8, #48]
  4052ac:	subs	w11, w11, w12
  4052b0:	mov	w12, #0x4                   	// #4
  4052b4:	smull	x2, w11, w12
  4052b8:	mov	w11, wzr
  4052bc:	mov	w1, w11
  4052c0:	bl	4011f0 <memset@plt>
  4052c4:	ldur	x8, [x29, #-16]
  4052c8:	ldr	w11, [x8, #48]
  4052cc:	stur	w11, [x29, #-20]
  4052d0:	ldr	x0, [sp, #16]
  4052d4:	ldur	x8, [x29, #-16]
  4052d8:	ldr	x1, [x8, #64]
  4052dc:	ldursw	x8, [x29, #-20]
  4052e0:	mov	x9, #0x4                   	// #4
  4052e4:	mul	x2, x8, x9
  4052e8:	bl	401100 <memcpy@plt>
  4052ec:	mov	w10, #0x1                   	// #1
  4052f0:	stur	w10, [x29, #-4]
  4052f4:	ldur	w0, [x29, #-4]
  4052f8:	ldp	x29, x30, [sp, #48]
  4052fc:	add	sp, sp, #0x40
  405300:	ret
  405304:	sub	sp, sp, #0x40
  405308:	stp	x29, x30, [sp, #48]
  40530c:	add	x29, sp, #0x30
  405310:	stur	x0, [x29, #-16]
  405314:	stur	w1, [x29, #-20]
  405318:	str	x2, [sp, #16]
  40531c:	ldur	x8, [x29, #-16]
  405320:	ldr	x8, [x8, #64]
  405324:	cbnz	x8, 40534c <strsignal@plt+0x3f4c>
  405328:	ldur	x0, [x29, #-16]
  40532c:	mov	w8, wzr
  405330:	mov	w1, w8
  405334:	add	x2, sp, #0x8
  405338:	add	x3, sp, #0x4
  40533c:	bl	4049b8 <strsignal@plt+0x35b8>
  405340:	cbnz	w0, 40534c <strsignal@plt+0x3f4c>
  405344:	stur	wzr, [x29, #-4]
  405348:	b	4053e0 <strsignal@plt+0x3fe0>
  40534c:	ldur	x8, [x29, #-16]
  405350:	ldr	x8, [x8, #72]
  405354:	cbnz	x8, 405360 <strsignal@plt+0x3f60>
  405358:	stur	wzr, [x29, #-4]
  40535c:	b	4053e0 <strsignal@plt+0x3fe0>
  405360:	ldur	w8, [x29, #-20]
  405364:	ldur	x9, [x29, #-16]
  405368:	ldr	w10, [x9, #48]
  40536c:	cmp	w8, w10
  405370:	b.le	4053bc <strsignal@plt+0x3fbc>
  405374:	ldr	x8, [sp, #16]
  405378:	ldur	x9, [x29, #-16]
  40537c:	ldrsw	x9, [x9, #48]
  405380:	mov	x10, #0x20                  	// #32
  405384:	mul	x9, x10, x9
  405388:	add	x0, x8, x9
  40538c:	ldur	w11, [x29, #-20]
  405390:	ldur	x8, [x29, #-16]
  405394:	ldr	w12, [x8, #48]
  405398:	subs	w11, w11, w12
  40539c:	mov	w12, #0x20                  	// #32
  4053a0:	smull	x2, w11, w12
  4053a4:	mov	w11, wzr
  4053a8:	mov	w1, w11
  4053ac:	bl	4011f0 <memset@plt>
  4053b0:	ldur	x8, [x29, #-16]
  4053b4:	ldr	w11, [x8, #48]
  4053b8:	stur	w11, [x29, #-20]
  4053bc:	ldr	x0, [sp, #16]
  4053c0:	ldur	x8, [x29, #-16]
  4053c4:	ldr	x1, [x8, #72]
  4053c8:	ldursw	x8, [x29, #-20]
  4053cc:	mov	x9, #0x20                  	// #32
  4053d0:	mul	x2, x8, x9
  4053d4:	bl	401100 <memcpy@plt>
  4053d8:	mov	w10, #0x1                   	// #1
  4053dc:	stur	w10, [x29, #-4]
  4053e0:	ldur	w0, [x29, #-4]
  4053e4:	ldp	x29, x30, [sp, #48]
  4053e8:	add	sp, sp, #0x40
  4053ec:	ret
  4053f0:	sub	sp, sp, #0x30
  4053f4:	stp	x29, x30, [sp, #32]
  4053f8:	add	x29, sp, #0x20
  4053fc:	stur	x0, [x29, #-8]
  405400:	ldur	x8, [x29, #-8]
  405404:	ldr	w9, [x8, #24]
  405408:	cmp	w9, #0x0
  40540c:	cset	w9, lt  // lt = tstop
  405410:	tbnz	w9, #0, 40543c <strsignal@plt+0x403c>
  405414:	ldur	x8, [x29, #-8]
  405418:	ldr	w9, [x8, #24]
  40541c:	cbz	w9, 40543c <strsignal@plt+0x403c>
  405420:	ldur	x8, [x29, #-8]
  405424:	ldr	x8, [x8, #128]
  405428:	ldr	x8, [x8, #24]
  40542c:	ldur	x0, [x29, #-8]
  405430:	ldur	x9, [x29, #-8]
  405434:	ldr	w1, [x9, #24]
  405438:	blr	x8
  40543c:	ldur	x8, [x29, #-8]
  405440:	ldr	w9, [x8, #44]
  405444:	cmp	w9, #0x0
  405448:	cset	w9, lt  // lt = tstop
  40544c:	tbnz	w9, #0, 405478 <strsignal@plt+0x4078>
  405450:	ldur	x8, [x29, #-8]
  405454:	ldr	w9, [x8, #44]
  405458:	cbz	w9, 405478 <strsignal@plt+0x4078>
  40545c:	ldur	x8, [x29, #-8]
  405460:	ldr	x8, [x8, #128]
  405464:	ldr	x8, [x8, #24]
  405468:	ldur	x0, [x29, #-8]
  40546c:	ldur	x9, [x29, #-8]
  405470:	ldr	w1, [x9, #44]
  405474:	blr	x8
  405478:	ldur	x8, [x29, #-8]
  40547c:	ldr	x8, [x8, #96]
  405480:	cbz	x8, 405490 <strsignal@plt+0x4090>
  405484:	ldur	x8, [x29, #-8]
  405488:	ldr	x0, [x8, #96]
  40548c:	bl	4011a0 <fclose@plt>
  405490:	ldur	x8, [x29, #-8]
  405494:	ldr	x8, [x8, #104]
  405498:	cbz	x8, 4054a8 <strsignal@plt+0x40a8>
  40549c:	ldur	x8, [x29, #-8]
  4054a0:	ldr	x0, [x8, #104]
  4054a4:	bl	4011a0 <fclose@plt>
  4054a8:	ldur	x8, [x29, #-8]
  4054ac:	ldr	x8, [x8, #64]
  4054b0:	cbnz	x8, 4054d8 <strsignal@plt+0x40d8>
  4054b4:	ldur	x8, [x29, #-8]
  4054b8:	ldr	w9, [x8]
  4054bc:	and	w9, w9, #0xfffffffe
  4054c0:	str	w9, [x8]
  4054c4:	ldur	x0, [x29, #-8]
  4054c8:	mov	w1, #0x1                   	// #1
  4054cc:	add	x2, sp, #0x10
  4054d0:	add	x3, sp, #0xc
  4054d4:	bl	4049b8 <strsignal@plt+0x35b8>
  4054d8:	ldur	x8, [x29, #-8]
  4054dc:	ldr	w9, [x8, #40]
  4054e0:	cbz	w9, 4054f0 <strsignal@plt+0x40f0>
  4054e4:	ldur	x8, [x29, #-8]
  4054e8:	ldr	x0, [x8, #32]
  4054ec:	bl	4011e0 <free@plt>
  4054f0:	ldur	x8, [x29, #-8]
  4054f4:	ldr	x0, [x8, #56]
  4054f8:	bl	4011e0 <free@plt>
  4054fc:	ldur	x8, [x29, #-8]
  405500:	ldr	x0, [x8, #64]
  405504:	bl	4011e0 <free@plt>
  405508:	ldur	x8, [x29, #-8]
  40550c:	ldr	x0, [x8, #72]
  405510:	bl	4011e0 <free@plt>
  405514:	ldur	x8, [x29, #-8]
  405518:	ldr	w9, [x8, #112]
  40551c:	cmp	w9, #0x0
  405520:	cset	w9, le
  405524:	tbnz	w9, #0, 4055a4 <strsignal@plt+0x41a4>
  405528:	str	wzr, [sp, #8]
  40552c:	ldr	w8, [sp, #8]
  405530:	ldur	x9, [x29, #-8]
  405534:	ldr	w10, [x9, #112]
  405538:	cmp	w8, w10
  40553c:	b.ge	405598 <strsignal@plt+0x4198>  // b.tcont
  405540:	ldur	x8, [x29, #-8]
  405544:	ldr	x8, [x8, #120]
  405548:	ldrsw	x9, [sp, #8]
  40554c:	mov	x10, #0x8                   	// #8
  405550:	mul	x9, x10, x9
  405554:	add	x8, x8, x9
  405558:	ldr	x0, [x8]
  40555c:	str	x10, [sp]
  405560:	bl	401290 <remove@plt>
  405564:	ldur	x8, [x29, #-8]
  405568:	ldr	x8, [x8, #120]
  40556c:	ldrsw	x9, [sp, #8]
  405570:	ldr	x10, [sp]
  405574:	mul	x9, x10, x9
  405578:	add	x8, x8, x9
  40557c:	ldr	x8, [x8]
  405580:	mov	x0, x8
  405584:	bl	4011e0 <free@plt>
  405588:	ldr	w8, [sp, #8]
  40558c:	add	w8, w8, #0x1
  405590:	str	w8, [sp, #8]
  405594:	b	40552c <strsignal@plt+0x412c>
  405598:	ldur	x8, [x29, #-8]
  40559c:	ldr	x0, [x8, #120]
  4055a0:	bl	4011e0 <free@plt>
  4055a4:	ldur	x8, [x29, #-8]
  4055a8:	ldr	x8, [x8, #128]
  4055ac:	ldr	x8, [x8, #64]
  4055b0:	cbz	x8, 4055c8 <strsignal@plt+0x41c8>
  4055b4:	ldur	x8, [x29, #-8]
  4055b8:	ldr	x8, [x8, #128]
  4055bc:	ldr	x8, [x8, #64]
  4055c0:	ldur	x0, [x29, #-8]
  4055c4:	blr	x8
  4055c8:	ldur	x0, [x29, #-8]
  4055cc:	bl	4011e0 <free@plt>
  4055d0:	ldp	x29, x30, [sp, #32]
  4055d4:	add	sp, sp, #0x30
  4055d8:	ret
  4055dc:	sub	sp, sp, #0x20
  4055e0:	stp	x29, x30, [sp, #16]
  4055e4:	add	x29, sp, #0x10
  4055e8:	adrp	x8, 417000 <strsignal@plt+0x15c00>
  4055ec:	add	x8, x8, #0x250
  4055f0:	stur	w0, [x29, #-4]
  4055f4:	ldr	x8, [x8]
  4055f8:	cbz	x8, 40560c <strsignal@plt+0x420c>
  4055fc:	adrp	x8, 417000 <strsignal@plt+0x15c00>
  405600:	add	x8, x8, #0x250
  405604:	ldr	x8, [x8]
  405608:	blr	x8
  40560c:	ldur	w0, [x29, #-4]
  405610:	bl	4013a0 <exit@plt>
  405614:	sub	sp, sp, #0x30
  405618:	stp	x29, x30, [sp, #32]
  40561c:	add	x29, sp, #0x20
  405620:	adrp	x8, 417000 <strsignal@plt+0x15c00>
  405624:	add	x8, x8, #0x240
  405628:	ldr	x9, [x8]
  40562c:	str	x8, [sp]
  405630:	cbnz	x9, 405764 <strsignal@plt+0x4364>
  405634:	mov	x8, xzr
  405638:	stur	x8, [x29, #-8]
  40563c:	adrp	x0, 406000 <strsignal@plt+0x4c00>
  405640:	add	x0, x0, #0x276
  405644:	bl	401390 <getenv@plt>
  405648:	ldur	x1, [x29, #-8]
  40564c:	bl	405778 <strsignal@plt+0x4378>
  405650:	stur	x0, [x29, #-8]
  405654:	adrp	x0, 406000 <strsignal@plt+0x4c00>
  405658:	add	x0, x0, #0x27d
  40565c:	bl	401390 <getenv@plt>
  405660:	ldur	x1, [x29, #-8]
  405664:	bl	405778 <strsignal@plt+0x4378>
  405668:	stur	x0, [x29, #-8]
  40566c:	adrp	x0, 406000 <strsignal@plt+0x4c00>
  405670:	add	x0, x0, #0x281
  405674:	bl	401390 <getenv@plt>
  405678:	ldur	x1, [x29, #-8]
  40567c:	bl	405778 <strsignal@plt+0x4378>
  405680:	stur	x0, [x29, #-8]
  405684:	ldur	x1, [x29, #-8]
  405688:	adrp	x0, 406000 <strsignal@plt+0x4c00>
  40568c:	add	x0, x0, #0x286
  405690:	bl	405778 <strsignal@plt+0x4378>
  405694:	stur	x0, [x29, #-8]
  405698:	ldur	x1, [x29, #-8]
  40569c:	adrp	x0, 406000 <strsignal@plt+0x4c00>
  4056a0:	add	x0, x0, #0x2b6
  4056a4:	bl	405778 <strsignal@plt+0x4378>
  4056a8:	stur	x0, [x29, #-8]
  4056ac:	ldur	x1, [x29, #-8]
  4056b0:	adrp	x0, 406000 <strsignal@plt+0x4c00>
  4056b4:	add	x0, x0, #0x2bf
  4056b8:	bl	405778 <strsignal@plt+0x4378>
  4056bc:	stur	x0, [x29, #-8]
  4056c0:	ldur	x1, [x29, #-8]
  4056c4:	adrp	x0, 406000 <strsignal@plt+0x4c00>
  4056c8:	add	x0, x0, #0x2c8
  4056cc:	bl	405778 <strsignal@plt+0x4378>
  4056d0:	stur	x0, [x29, #-8]
  4056d4:	ldur	x8, [x29, #-8]
  4056d8:	cbnz	x8, 4056e8 <strsignal@plt+0x42e8>
  4056dc:	adrp	x8, 405000 <strsignal@plt+0x3c00>
  4056e0:	add	x8, x8, #0xc6b
  4056e4:	stur	x8, [x29, #-8]
  4056e8:	ldur	x0, [x29, #-8]
  4056ec:	bl	401160 <strlen@plt>
  4056f0:	str	w0, [sp, #12]
  4056f4:	ldr	w8, [sp, #12]
  4056f8:	add	w8, w8, #0x2
  4056fc:	mov	w9, w8
  405700:	ubfx	x9, x9, #0, #32
  405704:	mov	x10, #0x1                   	// #1
  405708:	mul	x0, x10, x9
  40570c:	bl	403ed8 <strsignal@plt+0x2ad8>
  405710:	str	x0, [sp, #16]
  405714:	ldr	x0, [sp, #16]
  405718:	ldur	x1, [x29, #-8]
  40571c:	bl	401270 <strcpy@plt>
  405720:	ldr	x9, [sp, #16]
  405724:	ldr	w8, [sp, #12]
  405728:	mov	w10, w8
  40572c:	add	x9, x9, x10
  405730:	mov	w8, #0x2f                  	// #47
  405734:	strb	w8, [x9]
  405738:	ldr	x9, [sp, #16]
  40573c:	ldr	w8, [sp, #12]
  405740:	add	w8, w8, #0x1
  405744:	mov	w10, w8
  405748:	ubfx	x10, x10, #0, #32
  40574c:	add	x9, x9, x10
  405750:	mov	w8, #0x0                   	// #0
  405754:	strb	w8, [x9]
  405758:	ldr	x9, [sp, #16]
  40575c:	ldr	x10, [sp]
  405760:	str	x9, [x10]
  405764:	ldr	x8, [sp]
  405768:	ldr	x0, [x8]
  40576c:	ldp	x29, x30, [sp, #32]
  405770:	add	sp, sp, #0x30
  405774:	ret
  405778:	sub	sp, sp, #0x30
  40577c:	stp	x29, x30, [sp, #32]
  405780:	add	x29, sp, #0x20
  405784:	str	x0, [sp, #16]
  405788:	str	x1, [sp, #8]
  40578c:	ldr	x8, [sp, #8]
  405790:	cbz	x8, 4057a0 <strsignal@plt+0x43a0>
  405794:	ldr	x8, [sp, #8]
  405798:	stur	x8, [x29, #-8]
  40579c:	b	4057cc <strsignal@plt+0x43cc>
  4057a0:	ldr	x8, [sp, #16]
  4057a4:	cbz	x8, 4057c4 <strsignal@plt+0x43c4>
  4057a8:	ldr	x0, [sp, #16]
  4057ac:	mov	w1, #0x7                   	// #7
  4057b0:	bl	401230 <access@plt>
  4057b4:	cbnz	w0, 4057c4 <strsignal@plt+0x43c4>
  4057b8:	ldr	x8, [sp, #16]
  4057bc:	stur	x8, [x29, #-8]
  4057c0:	b	4057cc <strsignal@plt+0x43cc>
  4057c4:	mov	x8, xzr
  4057c8:	stur	x8, [x29, #-8]
  4057cc:	ldur	x0, [x29, #-8]
  4057d0:	ldp	x29, x30, [sp, #32]
  4057d4:	add	sp, sp, #0x30
  4057d8:	ret
  4057dc:	sub	sp, sp, #0x60
  4057e0:	stp	x29, x30, [sp, #80]
  4057e4:	add	x29, sp, #0x50
  4057e8:	stur	x0, [x29, #-8]
  4057ec:	stur	x1, [x29, #-16]
  4057f0:	bl	405614 <strsignal@plt+0x4214>
  4057f4:	stur	x0, [x29, #-24]
  4057f8:	ldur	x8, [x29, #-8]
  4057fc:	cbnz	x8, 40580c <strsignal@plt+0x440c>
  405800:	adrp	x8, 406000 <strsignal@plt+0x4c00>
  405804:	add	x8, x8, #0x28b
  405808:	stur	x8, [x29, #-8]
  40580c:	ldur	x8, [x29, #-16]
  405810:	cbnz	x8, 405820 <strsignal@plt+0x4420>
  405814:	adrp	x8, 405000 <strsignal@plt+0x3c00>
  405818:	add	x8, x8, #0xc55
  40581c:	stur	x8, [x29, #-16]
  405820:	ldur	x0, [x29, #-24]
  405824:	bl	401160 <strlen@plt>
  405828:	stur	w0, [x29, #-36]
  40582c:	ldur	x0, [x29, #-8]
  405830:	bl	401160 <strlen@plt>
  405834:	str	w0, [sp, #36]
  405838:	ldur	x0, [x29, #-16]
  40583c:	bl	401160 <strlen@plt>
  405840:	str	w0, [sp, #40]
  405844:	ldursw	x8, [x29, #-36]
  405848:	add	x8, x8, #0x6
  40584c:	ldrsw	x9, [sp, #40]
  405850:	add	x8, x8, x9
  405854:	ldrsw	x9, [sp, #36]
  405858:	add	x8, x8, x9
  40585c:	mov	x9, #0x1                   	// #1
  405860:	add	x8, x8, #0x1
  405864:	mul	x0, x9, x8
  405868:	bl	403ed8 <strsignal@plt+0x2ad8>
  40586c:	stur	x0, [x29, #-32]
  405870:	ldur	x0, [x29, #-32]
  405874:	ldur	x1, [x29, #-24]
  405878:	bl	401270 <strcpy@plt>
  40587c:	ldur	x8, [x29, #-32]
  405880:	ldursw	x9, [x29, #-36]
  405884:	add	x8, x8, x9
  405888:	ldur	x1, [x29, #-8]
  40588c:	mov	x0, x8
  405890:	bl	401270 <strcpy@plt>
  405894:	ldur	x8, [x29, #-32]
  405898:	ldursw	x9, [x29, #-36]
  40589c:	add	x8, x8, x9
  4058a0:	ldrsw	x9, [sp, #36]
  4058a4:	add	x8, x8, x9
  4058a8:	mov	x0, x8
  4058ac:	adrp	x1, 405000 <strsignal@plt+0x3c00>
  4058b0:	add	x1, x1, #0xe6e
  4058b4:	bl	401270 <strcpy@plt>
  4058b8:	ldur	x8, [x29, #-32]
  4058bc:	ldursw	x9, [x29, #-36]
  4058c0:	add	x8, x8, x9
  4058c4:	ldrsw	x9, [sp, #36]
  4058c8:	add	x8, x8, x9
  4058cc:	add	x8, x8, #0x6
  4058d0:	ldur	x1, [x29, #-16]
  4058d4:	mov	x0, x8
  4058d8:	bl	401270 <strcpy@plt>
  4058dc:	ldur	x8, [x29, #-32]
  4058e0:	ldr	w1, [sp, #40]
  4058e4:	mov	x0, x8
  4058e8:	bl	401260 <mkstemps@plt>
  4058ec:	str	w0, [sp, #32]
  4058f0:	ldr	w10, [sp, #32]
  4058f4:	mov	w11, #0xffffffff            	// #-1
  4058f8:	cmp	w10, w11
  4058fc:	b.ne	405948 <strsignal@plt+0x4548>  // b.any
  405900:	adrp	x8, 417000 <strsignal@plt+0x15c00>
  405904:	add	x8, x8, #0x1a8
  405908:	ldr	x0, [x8]
  40590c:	ldur	x2, [x29, #-24]
  405910:	str	x0, [sp, #24]
  405914:	str	x2, [sp, #16]
  405918:	bl	401300 <__errno_location@plt>
  40591c:	ldr	w0, [x0]
  405920:	bl	401250 <strerror@plt>
  405924:	ldr	x8, [sp, #24]
  405928:	str	x0, [sp, #8]
  40592c:	mov	x0, x8
  405930:	adrp	x1, 406000 <strsignal@plt+0x4c00>
  405934:	add	x1, x1, #0x28e
  405938:	ldr	x2, [sp, #16]
  40593c:	ldr	x3, [sp, #8]
  405940:	bl	401170 <fprintf@plt>
  405944:	bl	401380 <abort@plt>
  405948:	ldr	w0, [sp, #32]
  40594c:	bl	401320 <close@plt>
  405950:	cbz	w0, 405958 <strsignal@plt+0x4558>
  405954:	bl	401380 <abort@plt>
  405958:	ldur	x0, [x29, #-32]
  40595c:	ldp	x29, x30, [sp, #80]
  405960:	add	sp, sp, #0x60
  405964:	ret
  405968:	sub	sp, sp, #0x20
  40596c:	stp	x29, x30, [sp, #16]
  405970:	add	x29, sp, #0x10
  405974:	mov	x8, xzr
  405978:	str	x0, [sp, #8]
  40597c:	ldr	x1, [sp, #8]
  405980:	mov	x0, x8
  405984:	bl	4057dc <strsignal@plt+0x43dc>
  405988:	ldp	x29, x30, [sp, #16]
  40598c:	add	sp, sp, #0x20
  405990:	ret
  405994:	nop
  405998:	stp	x29, x30, [sp, #-64]!
  40599c:	mov	x29, sp
  4059a0:	stp	x19, x20, [sp, #16]
  4059a4:	adrp	x20, 416000 <strsignal@plt+0x14c00>
  4059a8:	add	x20, x20, #0xdc0
  4059ac:	stp	x21, x22, [sp, #32]
  4059b0:	adrp	x21, 416000 <strsignal@plt+0x14c00>
  4059b4:	add	x21, x21, #0xdb8
  4059b8:	sub	x20, x20, x21
  4059bc:	mov	w22, w0
  4059c0:	stp	x23, x24, [sp, #48]
  4059c4:	mov	x23, x1
  4059c8:	mov	x24, x2
  4059cc:	bl	4010c0 <memcpy@plt-0x40>
  4059d0:	cmp	xzr, x20, asr #3
  4059d4:	b.eq	405a00 <strsignal@plt+0x4600>  // b.none
  4059d8:	asr	x20, x20, #3
  4059dc:	mov	x19, #0x0                   	// #0
  4059e0:	ldr	x3, [x21, x19, lsl #3]
  4059e4:	mov	x2, x24
  4059e8:	add	x19, x19, #0x1
  4059ec:	mov	x1, x23
  4059f0:	mov	w0, w22
  4059f4:	blr	x3
  4059f8:	cmp	x20, x19
  4059fc:	b.ne	4059e0 <strsignal@plt+0x45e0>  // b.any
  405a00:	ldp	x19, x20, [sp, #16]
  405a04:	ldp	x21, x22, [sp, #32]
  405a08:	ldp	x23, x24, [sp, #48]
  405a0c:	ldp	x29, x30, [sp], #64
  405a10:	ret
  405a14:	nop
  405a18:	ret
  405a1c:	nop
  405a20:	mov	x2, x1
  405a24:	mov	x1, x0
  405a28:	mov	w0, #0x0                   	// #0
  405a2c:	b	401340 <__xstat@plt>

Disassembly of section .fini:

0000000000405a30 <.fini>:
  405a30:	stp	x29, x30, [sp, #-16]!
  405a34:	mov	x29, sp
  405a38:	ldp	x29, x30, [sp], #16
  405a3c:	ret
