

================================================================
== Vitis HLS Report for 'decode'
================================================================
* Date:           Wed Jul  9 03:20:00 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        ADPCM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.213 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       98|       98|  0.784 us|  0.784 us|   98|   98|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |                      |        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |       Instance       | Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |grp_filtez_fu_317     |filtez  |       13|       13|  0.104 us|  0.104 us|   13|   13|       no|
        |grp_logscl_fu_327     |logscl  |        1|        1|  8.000 ns|  8.000 ns|    1|    1|       no|
        |tmp_19_logsch_fu_335  |logsch  |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |grp_scalel_fu_341     |scalel  |        1|        1|  8.000 ns|  8.000 ns|    1|    1|       no|
        |grp_upzero_fu_352     |upzero  |       17|       17|  0.136 us|  0.136 us|   17|   17|       no|
        |grp_uppol2_fu_363     |uppol2  |        1|        1|  8.000 ns|  8.000 ns|    1|    1|       no|
        |grp_filtep_fu_372     |filtep  |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |grp_uppol1_fu_380     |uppol1  |        1|        1|  8.000 ns|  8.000 ns|    1|    1|       no|
        +----------------------+--------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- decode_label2  |       20|       20|         2|          -|          -|    10|        no|
        |- decode_label3  |       20|       20|         2|          -|          -|    10|        no|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     731|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    12|      158|     693|    -|
|Memory               |        0|     -|       16|      17|    -|
|Multiplexer          |        -|     -|        -|     831|    -|
|Register             |        -|     -|      659|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    12|      833|    2272|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+----+-----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------------------+---------------------+---------+----+----+-----+-----+
    |grp_filtez_fu_317         |filtez               |        0|   2|  60|  216|    0|
    |mul_14s_15ns_29_1_1_U134  |mul_14s_15ns_29_1_1  |        0|   1|   0|    2|    0|
    |mul_15s_32s_47_1_1_U130   |mul_15s_32s_47_1_1   |        0|   2|   0|   20|    0|
    |mul_15s_32s_47_1_1_U131   |mul_15s_32s_47_1_1   |        0|   2|   0|   20|    0|
    |mul_16s_15ns_31_1_1_U135  |mul_16s_15ns_31_1_1  |        0|   1|   0|    5|    0|
    |mul_16s_15ns_31_1_1_U136  |mul_16s_15ns_31_1_1  |        0|   1|   0|    5|    0|
    |mul_32s_7s_39_1_1_U132    |mul_32s_7s_39_1_1    |        0|   2|   0|   20|    0|
    |mux_4_2_14_1_1_U133       |mux_4_2_14_1_1       |        0|   0|   0|   20|    0|
    |grp_upzero_fu_352         |upzero               |        0|   1|  98|  385|    0|
    +--------------------------+---------------------+---------+----+----+-----+-----+
    |Total                     |                     |        0|  12| 158|  693|    0|
    +--------------------------+---------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |               Module               | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |qq6_code6_table_U  |decode_qq6_code6_table_ROM_AUTO_1R  |        0|  16|  17|    0|    64|   16|     1|         1024|
    +-------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                                    |        0|  16|  17|    0|    64|   16|     1|         1024|
    +-------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln335_1_fu_1094_p2           |         +|   0|  0|  12|           4|           4|
    |add_ln335_2_fu_1066_p2           |         +|   0|  0|  12|           4|           4|
    |add_ln335_fu_857_p2              |         +|   0|  0|  12|           5|           2|
    |add_ln344_fu_654_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln347_fu_671_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln350_fu_677_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln354_fu_693_p2              |         +|   0|  0|  38|          31|          31|
    |add_ln367_fu_492_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln371_fu_727_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln379_fu_776_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln391_fu_868_p2              |         +|   0|  0|  12|           5|           2|
    |add_ln405_fu_1078_p2             |         +|   0|  0|  12|           5|           2|
    |i_15_fu_842_p2                   |         +|   0|  0|  12|           4|           1|
    |i_17_fu_1053_p2                  |         +|   0|  0|  12|           4|           1|
    |xa1_4_fu_966_p2                  |         +|   0|  0|  53|          46|          46|
    |xa1_5_fu_913_p2                  |         +|   0|  0|  57|          50|          50|
    |xa2_4_fu_1006_p2                 |         +|   0|  0|  53|          46|          46|
    |xa2_5_fu_933_p2                  |         +|   0|  0|  57|          50|          50|
    |sub_ln378_fu_772_p2              |         -|   0|  0|  39|          32|          32|
    |sub_ln396_fu_996_p2              |         -|   0|  0|  44|          37|          37|
    |xa1_fu_804_p2                    |         -|   0|  0|  44|          37|          37|
    |icmp_ln389_fu_836_p2             |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln405_fu_1047_p2            |      icmp|   0|  0|  12|           4|           4|
    |ap_block_state4_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state6_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 731|         562|         547|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |accumc_address0                   |  31|          6|    4|         24|
    |accumc_d0                         |  14|          3|   32|         96|
    |accumd_address0                   |  31|          6|    4|         24|
    |accumd_d0                         |  14|          3|   32|         96|
    |ap_NS_fsm                         |  65|         14|    1|         14|
    |dec_ah1_o                         |   9|          2|   16|         32|
    |dec_ah2_o                         |   9|          2|   15|         30|
    |dec_al1_o                         |   9|          2|   16|         32|
    |dec_al2_o                         |   9|          2|   15|         30|
    |dec_del_bph_address0              |  14|          3|    3|          9|
    |dec_del_bph_ce0                   |  14|          3|    1|          3|
    |dec_del_bph_we0                   |   9|          2|    1|          2|
    |dec_del_bpl_address0              |  14|          3|    3|          9|
    |dec_del_bpl_ce0                   |  14|          3|    1|          3|
    |dec_del_bpl_we0                   |   9|          2|    1|          2|
    |dec_del_dhx_address0              |  14|          3|    3|          9|
    |dec_del_dhx_ce0                   |  14|          3|    1|          3|
    |dec_del_dhx_ce1                   |   9|          2|    1|          2|
    |dec_del_dhx_we0                   |   9|          2|    1|          2|
    |dec_del_dhx_we1                   |   9|          2|    1|          2|
    |dec_del_dltx_address0             |  14|          3|    3|          9|
    |dec_del_dltx_ce0                  |  14|          3|    1|          3|
    |dec_del_dltx_ce1                  |   9|          2|    1|          2|
    |dec_del_dltx_we0                  |   9|          2|    1|          2|
    |dec_del_dltx_we1                  |   9|          2|    1|          2|
    |dec_deth_o                        |   9|          2|   15|         30|
    |dec_detl_o                        |   9|          2|   15|         30|
    |dec_nbh_o                         |   9|          2|   15|         30|
    |dec_nbl_o                         |   9|          2|   15|         30|
    |dec_ph1_o                         |   9|          2|   32|         64|
    |dec_ph2_o                         |   9|          2|   32|         64|
    |dec_plt1_o                        |   9|          2|   32|         64|
    |dec_plt2_o                        |   9|          2|   32|         64|
    |dec_rh1_o                         |   9|          2|   31|         62|
    |dec_rh2_o                         |   9|          2|   31|         62|
    |dec_rlt1_o                        |   9|          2|   31|         62|
    |dec_rlt2_o                        |   9|          2|   31|         62|
    |grp_filtep_fu_372_al1             |  14|          3|   16|         48|
    |grp_filtep_fu_372_al2             |  14|          3|   15|         45|
    |grp_filtep_fu_372_rlt1            |  14|          3|   31|         93|
    |grp_filtep_fu_372_rlt2            |  14|          3|   31|         93|
    |grp_filtez_fu_317_bpl_q0          |  14|          3|   32|         96|
    |grp_filtez_fu_317_dlt_q0          |  14|          3|   16|         48|
    |grp_fu_396_p0                     |  14|          3|   32|         96|
    |grp_scalel_fu_341_nbl             |  14|          3|   15|         45|
    |grp_scalel_fu_341_shift_constant  |  14|          3|    4|         12|
    |grp_uppol1_fu_380_al1             |  14|          3|   16|         48|
    |grp_uppol1_fu_380_plt             |  14|          3|   32|         96|
    |grp_uppol1_fu_380_plt1            |  14|          3|   32|         96|
    |grp_uppol2_fu_363_al1             |  14|          3|   16|         48|
    |grp_uppol2_fu_363_al2             |  14|          3|   15|         45|
    |grp_uppol2_fu_363_plt             |  14|          3|   32|         96|
    |grp_uppol2_fu_363_plt1            |  14|          3|   32|         96|
    |grp_uppol2_fu_363_plt2            |  14|          3|   32|         96|
    |grp_upzero_fu_352_bli_q0          |  14|          3|   32|         96|
    |grp_upzero_fu_352_dlt             |  14|          3|   16|         48|
    |grp_upzero_fu_352_dlti_q0         |  14|          3|   16|         48|
    |grp_upzero_fu_352_dlti_q1         |  14|          3|   16|         48|
    |i_9_fu_192                        |   9|          2|    4|          8|
    |i_fu_184                          |   9|          2|    4|          8|
    |idx22_fu_188                      |   9|          2|    5|         10|
    |idx_fu_172                        |   9|          2|    5|         10|
    |xa1_2_fu_180                      |   9|          2|   50|        100|
    |xa2_2_fu_176                      |   9|          2|   50|        100|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 831|        179| 1068|       2739|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |add_ln347_reg_1237              |  32|   0|   32|          0|
    |add_ln350_reg_1243              |  32|   0|   32|          0|
    |add_ln367_reg_1153              |  32|   0|   32|          0|
    |add_ln371_reg_1260              |  32|   0|   32|          0|
    |add_ln379_reg_1271              |  32|   0|   32|          0|
    |ap_CS_fsm                       |  13|   0|   13|          0|
    |dec_ah2_load_reg_1177           |  15|   0|   15|          0|
    |dec_ph1_load_reg_1192           |  32|   0|   32|          0|
    |dec_ph2_load_reg_1198           |  32|   0|   32|          0|
    |dec_plt1_load_reg_1249          |  32|   0|   32|          0|
    |dec_plt2_load_reg_1255          |  32|   0|   32|          0|
    |grp_filtez_fu_317_ap_start_reg  |   1|   0|    1|          0|
    |grp_logscl_fu_327_ap_start_reg  |   1|   0|    1|          0|
    |grp_scalel_fu_341_ap_start_reg  |   1|   0|    1|          0|
    |grp_uppol1_fu_380_ap_start_reg  |   1|   0|    1|          0|
    |grp_uppol2_fu_363_ap_start_reg  |   1|   0|    1|          0|
    |grp_upzero_fu_352_ap_start_reg  |   1|   0|    1|          0|
    |i_9_fu_192                      |   4|   0|    4|          0|
    |i_fu_184                        |   4|   0|    4|          0|
    |idx22_fu_188                    |   5|   0|    5|          0|
    |idx_fu_172                      |   5|   0|    5|          0|
    |lshr_ln_reg_1143                |   4|   0|    4|          0|
    |reg_407                         |  15|   0|   15|          0|
    |sext_ln365_reg_1182             |  16|   0|   16|          0|
    |sub_ln378_reg_1266              |  32|   0|   32|          0|
    |tmp_13_reg_1232                 |  15|   0|   15|          0|
    |tmp_19_reg_1187                 |  15|   0|   15|          0|
    |tmp_reg_1203                    |  32|   0|   32|          0|
    |tmp_s_reg_1215                  |  32|   0|   32|          0|
    |trunc_ln23_reg_1133             |   6|   0|    6|          0|
    |trunc_ln2_reg_1227              |  16|   0|   16|          0|
    |trunc_ln345_1_reg_1220          |  16|   0|   16|          0|
    |trunc_ln364_1_reg_1148          |  14|   0|   14|          0|
    |trunc_ln405_reg_1316            |   4|   0|    4|          0|
    |trunc_ln_reg_1138               |   2|   0|    2|          0|
    |xa1_2_fu_180                    |  50|   0|   50|          0|
    |xa2_2_fu_176                    |  50|   0|   50|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 659|   0|  659|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-----------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|           decode|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|           decode|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|           decode|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|           decode|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|           decode|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|           decode|  return value|
|grp_filtep_fu_650_p_din1     |  out|   31|  ap_ctrl_hs|           decode|  return value|
|grp_filtep_fu_650_p_din2     |  out|   16|  ap_ctrl_hs|           decode|  return value|
|grp_filtep_fu_650_p_din3     |  out|   31|  ap_ctrl_hs|           decode|  return value|
|grp_filtep_fu_650_p_din4     |  out|   15|  ap_ctrl_hs|           decode|  return value|
|grp_filtep_fu_650_p_dout0    |   in|   32|  ap_ctrl_hs|           decode|  return value|
|grp_filtep_fu_650_p_ready    |   in|    1|  ap_ctrl_hs|           decode|  return value|
|grp_logscl_fu_657_p_din1     |  out|    6|  ap_ctrl_hs|           decode|  return value|
|grp_logscl_fu_657_p_din2     |  out|   15|  ap_ctrl_hs|           decode|  return value|
|grp_logscl_fu_657_p_dout0    |   in|   15|  ap_ctrl_hs|           decode|  return value|
|grp_logscl_fu_657_p_start    |  out|    1|  ap_ctrl_hs|           decode|  return value|
|grp_logscl_fu_657_p_ready    |   in|    1|  ap_ctrl_hs|           decode|  return value|
|grp_logscl_fu_657_p_done     |   in|    1|  ap_ctrl_hs|           decode|  return value|
|grp_logscl_fu_657_p_idle     |   in|    1|  ap_ctrl_hs|           decode|  return value|
|grp_scalel_fu_663_p_din1     |  out|   15|  ap_ctrl_hs|           decode|  return value|
|grp_scalel_fu_663_p_din2     |  out|    4|  ap_ctrl_hs|           decode|  return value|
|grp_scalel_fu_663_p_dout0    |   in|   15|  ap_ctrl_hs|           decode|  return value|
|grp_scalel_fu_663_p_start    |  out|    1|  ap_ctrl_hs|           decode|  return value|
|grp_scalel_fu_663_p_ready    |   in|    1|  ap_ctrl_hs|           decode|  return value|
|grp_scalel_fu_663_p_done     |   in|    1|  ap_ctrl_hs|           decode|  return value|
|grp_scalel_fu_663_p_idle     |   in|    1|  ap_ctrl_hs|           decode|  return value|
|grp_uppol1_fu_669_p_din1     |  out|   16|  ap_ctrl_hs|           decode|  return value|
|grp_uppol1_fu_669_p_din2     |  out|   15|  ap_ctrl_hs|           decode|  return value|
|grp_uppol1_fu_669_p_din3     |  out|   32|  ap_ctrl_hs|           decode|  return value|
|grp_uppol1_fu_669_p_din4     |  out|   32|  ap_ctrl_hs|           decode|  return value|
|grp_uppol1_fu_669_p_dout0    |   in|   16|  ap_ctrl_hs|           decode|  return value|
|grp_uppol1_fu_669_p_start    |  out|    1|  ap_ctrl_hs|           decode|  return value|
|grp_uppol1_fu_669_p_ready    |   in|    1|  ap_ctrl_hs|           decode|  return value|
|grp_uppol1_fu_669_p_done     |   in|    1|  ap_ctrl_hs|           decode|  return value|
|grp_uppol1_fu_669_p_idle     |   in|    1|  ap_ctrl_hs|           decode|  return value|
|grp_uppol2_fu_676_p_din1     |  out|   16|  ap_ctrl_hs|           decode|  return value|
|grp_uppol2_fu_676_p_din2     |  out|   15|  ap_ctrl_hs|           decode|  return value|
|grp_uppol2_fu_676_p_din3     |  out|   32|  ap_ctrl_hs|           decode|  return value|
|grp_uppol2_fu_676_p_din4     |  out|   32|  ap_ctrl_hs|           decode|  return value|
|grp_uppol2_fu_676_p_din5     |  out|   32|  ap_ctrl_hs|           decode|  return value|
|grp_uppol2_fu_676_p_dout0    |   in|   15|  ap_ctrl_hs|           decode|  return value|
|grp_uppol2_fu_676_p_start    |  out|    1|  ap_ctrl_hs|           decode|  return value|
|grp_uppol2_fu_676_p_ready    |   in|    1|  ap_ctrl_hs|           decode|  return value|
|grp_uppol2_fu_676_p_done     |   in|    1|  ap_ctrl_hs|           decode|  return value|
|grp_uppol2_fu_676_p_idle     |   in|    1|  ap_ctrl_hs|           decode|  return value|
|tmp_s_logsch_fu_684_p_din1   |  out|    2|  ap_ctrl_hs|           decode|  return value|
|tmp_s_logsch_fu_684_p_din2   |  out|   15|  ap_ctrl_hs|           decode|  return value|
|tmp_s_logsch_fu_684_p_dout0  |   in|   15|  ap_ctrl_hs|           decode|  return value|
|tmp_s_logsch_fu_684_p_ready  |   in|    1|  ap_ctrl_hs|           decode|  return value|
|input_r                      |   in|    8|     ap_none|          input_r|        scalar|
|dec_del_bpl_address0         |  out|    3|   ap_memory|      dec_del_bpl|         array|
|dec_del_bpl_ce0              |  out|    1|   ap_memory|      dec_del_bpl|         array|
|dec_del_bpl_we0              |  out|    1|   ap_memory|      dec_del_bpl|         array|
|dec_del_bpl_d0               |  out|   32|   ap_memory|      dec_del_bpl|         array|
|dec_del_bpl_q0               |   in|   32|   ap_memory|      dec_del_bpl|         array|
|dec_del_dltx_address0        |  out|    3|   ap_memory|     dec_del_dltx|         array|
|dec_del_dltx_ce0             |  out|    1|   ap_memory|     dec_del_dltx|         array|
|dec_del_dltx_we0             |  out|    1|   ap_memory|     dec_del_dltx|         array|
|dec_del_dltx_d0              |  out|   16|   ap_memory|     dec_del_dltx|         array|
|dec_del_dltx_q0              |   in|   16|   ap_memory|     dec_del_dltx|         array|
|dec_del_dltx_address1        |  out|    3|   ap_memory|     dec_del_dltx|         array|
|dec_del_dltx_ce1             |  out|    1|   ap_memory|     dec_del_dltx|         array|
|dec_del_dltx_we1             |  out|    1|   ap_memory|     dec_del_dltx|         array|
|dec_del_dltx_d1              |  out|   16|   ap_memory|     dec_del_dltx|         array|
|dec_del_dltx_q1              |   in|   16|   ap_memory|     dec_del_dltx|         array|
|dec_rlt1_i                   |   in|   31|     ap_ovld|         dec_rlt1|       pointer|
|dec_rlt1_o                   |  out|   31|     ap_ovld|         dec_rlt1|       pointer|
|dec_rlt1_o_ap_vld            |  out|    1|     ap_ovld|         dec_rlt1|       pointer|
|dec_al1_i                    |   in|   16|     ap_ovld|          dec_al1|       pointer|
|dec_al1_o                    |  out|   16|     ap_ovld|          dec_al1|       pointer|
|dec_al1_o_ap_vld             |  out|    1|     ap_ovld|          dec_al1|       pointer|
|dec_rlt2_i                   |   in|   31|     ap_ovld|         dec_rlt2|       pointer|
|dec_rlt2_o                   |  out|   31|     ap_ovld|         dec_rlt2|       pointer|
|dec_rlt2_o_ap_vld            |  out|    1|     ap_ovld|         dec_rlt2|       pointer|
|dec_al2_i                    |   in|   15|     ap_ovld|          dec_al2|       pointer|
|dec_al2_o                    |  out|   15|     ap_ovld|          dec_al2|       pointer|
|dec_al2_o_ap_vld             |  out|    1|     ap_ovld|          dec_al2|       pointer|
|dec_detl_i                   |   in|   15|     ap_ovld|         dec_detl|       pointer|
|dec_detl_o                   |  out|   15|     ap_ovld|         dec_detl|       pointer|
|dec_detl_o_ap_vld            |  out|    1|     ap_ovld|         dec_detl|       pointer|
|qq4_code4_table_address0     |  out|    4|   ap_memory|  qq4_code4_table|         array|
|qq4_code4_table_ce0          |  out|    1|   ap_memory|  qq4_code4_table|         array|
|qq4_code4_table_q0           |   in|   16|   ap_memory|  qq4_code4_table|         array|
|il                           |   in|    6|     ap_none|               il|       pointer|
|dec_nbl_i                    |   in|   15|     ap_ovld|          dec_nbl|       pointer|
|dec_nbl_o                    |  out|   15|     ap_ovld|          dec_nbl|       pointer|
|dec_nbl_o_ap_vld             |  out|    1|     ap_ovld|          dec_nbl|       pointer|
|dec_plt1_i                   |   in|   32|     ap_ovld|         dec_plt1|       pointer|
|dec_plt1_o                   |  out|   32|     ap_ovld|         dec_plt1|       pointer|
|dec_plt1_o_ap_vld            |  out|    1|     ap_ovld|         dec_plt1|       pointer|
|dec_plt2_i                   |   in|   32|     ap_ovld|         dec_plt2|       pointer|
|dec_plt2_o                   |  out|   32|     ap_ovld|         dec_plt2|       pointer|
|dec_plt2_o_ap_vld            |  out|    1|     ap_ovld|         dec_plt2|       pointer|
|dec_del_bph_address0         |  out|    3|   ap_memory|      dec_del_bph|         array|
|dec_del_bph_ce0              |  out|    1|   ap_memory|      dec_del_bph|         array|
|dec_del_bph_we0              |  out|    1|   ap_memory|      dec_del_bph|         array|
|dec_del_bph_d0               |  out|   32|   ap_memory|      dec_del_bph|         array|
|dec_del_bph_q0               |   in|   32|   ap_memory|      dec_del_bph|         array|
|dec_del_dhx_address0         |  out|    3|   ap_memory|      dec_del_dhx|         array|
|dec_del_dhx_ce0              |  out|    1|   ap_memory|      dec_del_dhx|         array|
|dec_del_dhx_we0              |  out|    1|   ap_memory|      dec_del_dhx|         array|
|dec_del_dhx_d0               |  out|   16|   ap_memory|      dec_del_dhx|         array|
|dec_del_dhx_q0               |   in|   16|   ap_memory|      dec_del_dhx|         array|
|dec_del_dhx_address1         |  out|    3|   ap_memory|      dec_del_dhx|         array|
|dec_del_dhx_ce1              |  out|    1|   ap_memory|      dec_del_dhx|         array|
|dec_del_dhx_we1              |  out|    1|   ap_memory|      dec_del_dhx|         array|
|dec_del_dhx_d1               |  out|   16|   ap_memory|      dec_del_dhx|         array|
|dec_del_dhx_q1               |   in|   16|   ap_memory|      dec_del_dhx|         array|
|dec_rh1_i                    |   in|   31|     ap_ovld|          dec_rh1|       pointer|
|dec_rh1_o                    |  out|   31|     ap_ovld|          dec_rh1|       pointer|
|dec_rh1_o_ap_vld             |  out|    1|     ap_ovld|          dec_rh1|       pointer|
|dec_ah1_i                    |   in|   16|     ap_ovld|          dec_ah1|       pointer|
|dec_ah1_o                    |  out|   16|     ap_ovld|          dec_ah1|       pointer|
|dec_ah1_o_ap_vld             |  out|    1|     ap_ovld|          dec_ah1|       pointer|
|dec_rh2_i                    |   in|   31|     ap_ovld|          dec_rh2|       pointer|
|dec_rh2_o                    |  out|   31|     ap_ovld|          dec_rh2|       pointer|
|dec_rh2_o_ap_vld             |  out|    1|     ap_ovld|          dec_rh2|       pointer|
|dec_ah2_i                    |   in|   15|     ap_ovld|          dec_ah2|       pointer|
|dec_ah2_o                    |  out|   15|     ap_ovld|          dec_ah2|       pointer|
|dec_ah2_o_ap_vld             |  out|    1|     ap_ovld|          dec_ah2|       pointer|
|dec_deth_i                   |   in|   15|     ap_ovld|         dec_deth|       pointer|
|dec_deth_o                   |  out|   15|     ap_ovld|         dec_deth|       pointer|
|dec_deth_o_ap_vld            |  out|    1|     ap_ovld|         dec_deth|       pointer|
|dec_nbh_i                    |   in|   15|     ap_ovld|          dec_nbh|       pointer|
|dec_nbh_o                    |  out|   15|     ap_ovld|          dec_nbh|       pointer|
|dec_nbh_o_ap_vld             |  out|    1|     ap_ovld|          dec_nbh|       pointer|
|dec_ph1_i                    |   in|   32|     ap_ovld|          dec_ph1|       pointer|
|dec_ph1_o                    |  out|   32|     ap_ovld|          dec_ph1|       pointer|
|dec_ph1_o_ap_vld             |  out|    1|     ap_ovld|          dec_ph1|       pointer|
|dec_ph2_i                    |   in|   32|     ap_ovld|          dec_ph2|       pointer|
|dec_ph2_o                    |  out|   32|     ap_ovld|          dec_ph2|       pointer|
|dec_ph2_o_ap_vld             |  out|    1|     ap_ovld|          dec_ph2|       pointer|
|accumc_address0              |  out|    4|   ap_memory|           accumc|         array|
|accumc_ce0                   |  out|    1|   ap_memory|           accumc|         array|
|accumc_we0                   |  out|    1|   ap_memory|           accumc|         array|
|accumc_d0                    |  out|   32|   ap_memory|           accumc|         array|
|accumc_q0                    |   in|   32|   ap_memory|           accumc|         array|
|h_address0                   |  out|    5|   ap_memory|                h|         array|
|h_ce0                        |  out|    1|   ap_memory|                h|         array|
|h_q0                         |   in|   15|   ap_memory|                h|         array|
|h_address1                   |  out|    5|   ap_memory|                h|         array|
|h_ce1                        |  out|    1|   ap_memory|                h|         array|
|h_q1                         |   in|   15|   ap_memory|                h|         array|
|accumd_address0              |  out|    4|   ap_memory|           accumd|         array|
|accumd_ce0                   |  out|    1|   ap_memory|           accumd|         array|
|accumd_we0                   |  out|    1|   ap_memory|           accumd|         array|
|accumd_d0                    |  out|   32|   ap_memory|           accumd|         array|
|accumd_q0                    |   in|   32|   ap_memory|           accumd|         array|
|xout1                        |  out|   32|      ap_vld|            xout1|       pointer|
|xout1_ap_vld                 |  out|    1|      ap_vld|            xout1|       pointer|
|xout2                        |  out|   32|      ap_vld|            xout2|       pointer|
|xout2_ap_vld                 |  out|    1|      ap_vld|            xout2|       pointer|
+-----------------------------+-----+-----+------------+-----------------+--------------+

