
rc_bluetooth_car.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000f44  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  00000f44  00000fb8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         00002574  00000000  00000000  00000fb8  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      000007ce  00000000  00000000  0000352c  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 000000e0  00000000  00000000  00003d00  2**3
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000009c5  00000000  00000000  00003de0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000030d  00000000  00000000  000047a5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000005b3  00000000  00000000  00004ab2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000002a4  00000000  00000000  00005068  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000002e5  00000000  00000000  0000530c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000962  00000000  00000000  000055f1  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	e4 e4       	ldi	r30, 0x44	; 68
  68:	ff e0       	ldi	r31, 0x0F	; 15
  6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0
  70:	a0 36       	cpi	r26, 0x60	; 96
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
  76:	10 e0       	ldi	r17, 0x00	; 0
  78:	a0 e6       	ldi	r26, 0x60	; 96
  7a:	b0 e0       	ldi	r27, 0x00	; 0
  7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
  7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
  80:	a0 36       	cpi	r26, 0x60	; 96
  82:	b1 07       	cpc	r27, r17
  84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
  86:	0e 94 a6 04 	call	0x94c	; 0x94c <main>
  8a:	0c 94 a0 07 	jmp	0xf40	; 0xf40 <_exit>

0000008e <__bad_interrupt>:
  8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <DIO_vsetpindir>:
#include "Std_macros.h"

void DIO_vsetpindir(unsigned char port,unsigned char pin,unsigned char direction){
	
	
	switch(port){
  92:	84 34       	cpi	r24, 0x44	; 68
  94:	09 f4       	brne	.+2      	; 0x98 <DIO_vsetpindir+0x6>
  96:	54 c0       	rjmp	.+168    	; 0x140 <DIO_vsetpindir+0xae>
  98:	85 34       	cpi	r24, 0x45	; 69
  9a:	48 f4       	brcc	.+18     	; 0xae <DIO_vsetpindir+0x1c>
  9c:	82 34       	cpi	r24, 0x42	; 66
  9e:	99 f1       	breq	.+102    	; 0x106 <DIO_vsetpindir+0x74>
  a0:	83 34       	cpi	r24, 0x43	; 67
  a2:	08 f0       	brcs	.+2      	; 0xa6 <DIO_vsetpindir+0x14>
  a4:	6a c0       	rjmp	.+212    	; 0x17a <DIO_vsetpindir+0xe8>
  a6:	81 34       	cpi	r24, 0x41	; 65
  a8:	09 f0       	breq	.+2      	; 0xac <DIO_vsetpindir+0x1a>
  aa:	83 c0       	rjmp	.+262    	; 0x1b2 <DIO_vsetpindir+0x120>
  ac:	0f c0       	rjmp	.+30     	; 0xcc <DIO_vsetpindir+0x3a>
  ae:	82 36       	cpi	r24, 0x62	; 98
  b0:	51 f1       	breq	.+84     	; 0x106 <DIO_vsetpindir+0x74>
  b2:	83 36       	cpi	r24, 0x63	; 99
  b4:	20 f4       	brcc	.+8      	; 0xbe <DIO_vsetpindir+0x2c>
  b6:	81 36       	cpi	r24, 0x61	; 97
  b8:	09 f0       	breq	.+2      	; 0xbc <DIO_vsetpindir+0x2a>
  ba:	7b c0       	rjmp	.+246    	; 0x1b2 <DIO_vsetpindir+0x120>
  bc:	07 c0       	rjmp	.+14     	; 0xcc <DIO_vsetpindir+0x3a>
  be:	83 36       	cpi	r24, 0x63	; 99
  c0:	09 f4       	brne	.+2      	; 0xc4 <DIO_vsetpindir+0x32>
  c2:	5b c0       	rjmp	.+182    	; 0x17a <DIO_vsetpindir+0xe8>
  c4:	84 36       	cpi	r24, 0x64	; 100
  c6:	09 f0       	breq	.+2      	; 0xca <DIO_vsetpindir+0x38>
  c8:	74 c0       	rjmp	.+232    	; 0x1b2 <DIO_vsetpindir+0x120>
  ca:	3a c0       	rjmp	.+116    	; 0x140 <DIO_vsetpindir+0xae>
		
		case 'A':
		case 'a':
		if (direction==1)
  cc:	41 30       	cpi	r20, 0x01	; 1
  ce:	69 f4       	brne	.+26     	; 0xea <DIO_vsetpindir+0x58>
		{
			SET_BIT(DDRA,pin);//Set the direction of the given pin in port A as output
  d0:	2a b3       	in	r18, 0x1a	; 26
  d2:	81 e0       	ldi	r24, 0x01	; 1
  d4:	90 e0       	ldi	r25, 0x00	; 0
  d6:	ac 01       	movw	r20, r24
  d8:	02 c0       	rjmp	.+4      	; 0xde <DIO_vsetpindir+0x4c>
  da:	44 0f       	add	r20, r20
  dc:	55 1f       	adc	r21, r21
  de:	6a 95       	dec	r22
  e0:	e2 f7       	brpl	.-8      	; 0xda <DIO_vsetpindir+0x48>
  e2:	ba 01       	movw	r22, r20
  e4:	62 2b       	or	r22, r18
  e6:	6a bb       	out	0x1a, r22	; 26
  e8:	08 95       	ret
			//DDRA |=(1<<pin);

		} 
		else
		{
			CLR_BIT(DDRA,pin);//CLEAR the direction of the given pin in port A as input
  ea:	2a b3       	in	r18, 0x1a	; 26
  ec:	81 e0       	ldi	r24, 0x01	; 1
  ee:	90 e0       	ldi	r25, 0x00	; 0
  f0:	ac 01       	movw	r20, r24
  f2:	02 c0       	rjmp	.+4      	; 0xf8 <DIO_vsetpindir+0x66>
  f4:	44 0f       	add	r20, r20
  f6:	55 1f       	adc	r21, r21
  f8:	6a 95       	dec	r22
  fa:	e2 f7       	brpl	.-8      	; 0xf4 <DIO_vsetpindir+0x62>
  fc:	ba 01       	movw	r22, r20
  fe:	60 95       	com	r22
 100:	62 23       	and	r22, r18
 102:	6a bb       	out	0x1a, r22	; 26
 104:	08 95       	ret
		}
		break;
		
		case 'B':
		case 'b':
		if (direction==1)
 106:	41 30       	cpi	r20, 0x01	; 1
 108:	69 f4       	brne	.+26     	; 0x124 <DIO_vsetpindir+0x92>
		{
			SET_BIT(DDRB,pin);//Set the direction of the given pin in port B as output
 10a:	27 b3       	in	r18, 0x17	; 23
 10c:	81 e0       	ldi	r24, 0x01	; 1
 10e:	90 e0       	ldi	r25, 0x00	; 0
 110:	ac 01       	movw	r20, r24
 112:	02 c0       	rjmp	.+4      	; 0x118 <DIO_vsetpindir+0x86>
 114:	44 0f       	add	r20, r20
 116:	55 1f       	adc	r21, r21
 118:	6a 95       	dec	r22
 11a:	e2 f7       	brpl	.-8      	; 0x114 <DIO_vsetpindir+0x82>
 11c:	ba 01       	movw	r22, r20
 11e:	62 2b       	or	r22, r18
 120:	67 bb       	out	0x17, r22	; 23
 122:	08 95       	ret

		}
		else
		{
			CLR_BIT(DDRB,pin);//CLEAR the direction of the given pin in port B as input
 124:	27 b3       	in	r18, 0x17	; 23
 126:	81 e0       	ldi	r24, 0x01	; 1
 128:	90 e0       	ldi	r25, 0x00	; 0
 12a:	ac 01       	movw	r20, r24
 12c:	02 c0       	rjmp	.+4      	; 0x132 <DIO_vsetpindir+0xa0>
 12e:	44 0f       	add	r20, r20
 130:	55 1f       	adc	r21, r21
 132:	6a 95       	dec	r22
 134:	e2 f7       	brpl	.-8      	; 0x12e <DIO_vsetpindir+0x9c>
 136:	ba 01       	movw	r22, r20
 138:	60 95       	com	r22
 13a:	62 23       	and	r22, r18
 13c:	67 bb       	out	0x17, r22	; 23
 13e:	08 95       	ret
		}
		break;
		
		case 'D':
		case 'd':
		if (direction==1)
 140:	41 30       	cpi	r20, 0x01	; 1
 142:	69 f4       	brne	.+26     	; 0x15e <DIO_vsetpindir+0xcc>
		{
			SET_BIT(DDRD,pin);//Set the direction of the given pin in port D as output
 144:	21 b3       	in	r18, 0x11	; 17
 146:	81 e0       	ldi	r24, 0x01	; 1
 148:	90 e0       	ldi	r25, 0x00	; 0
 14a:	ac 01       	movw	r20, r24
 14c:	02 c0       	rjmp	.+4      	; 0x152 <DIO_vsetpindir+0xc0>
 14e:	44 0f       	add	r20, r20
 150:	55 1f       	adc	r21, r21
 152:	6a 95       	dec	r22
 154:	e2 f7       	brpl	.-8      	; 0x14e <DIO_vsetpindir+0xbc>
 156:	ba 01       	movw	r22, r20
 158:	62 2b       	or	r22, r18
 15a:	61 bb       	out	0x11, r22	; 17
 15c:	08 95       	ret

		}
		else
		{
			CLR_BIT(DDRD,pin);//CLEAR the direction of the given pin in port D as input
 15e:	21 b3       	in	r18, 0x11	; 17
 160:	81 e0       	ldi	r24, 0x01	; 1
 162:	90 e0       	ldi	r25, 0x00	; 0
 164:	ac 01       	movw	r20, r24
 166:	02 c0       	rjmp	.+4      	; 0x16c <DIO_vsetpindir+0xda>
 168:	44 0f       	add	r20, r20
 16a:	55 1f       	adc	r21, r21
 16c:	6a 95       	dec	r22
 16e:	e2 f7       	brpl	.-8      	; 0x168 <DIO_vsetpindir+0xd6>
 170:	ba 01       	movw	r22, r20
 172:	60 95       	com	r22
 174:	62 23       	and	r22, r18
 176:	61 bb       	out	0x11, r22	; 17
 178:	08 95       	ret
		}
		break;
		
		case 'C':
		case 'c':
		if (direction==1)
 17a:	41 30       	cpi	r20, 0x01	; 1
 17c:	69 f4       	brne	.+26     	; 0x198 <DIO_vsetpindir+0x106>
		{
			SET_BIT(DDRC,pin);//Set the direction of the given pin in port C as output
 17e:	24 b3       	in	r18, 0x14	; 20
 180:	81 e0       	ldi	r24, 0x01	; 1
 182:	90 e0       	ldi	r25, 0x00	; 0
 184:	ac 01       	movw	r20, r24
 186:	02 c0       	rjmp	.+4      	; 0x18c <DIO_vsetpindir+0xfa>
 188:	44 0f       	add	r20, r20
 18a:	55 1f       	adc	r21, r21
 18c:	6a 95       	dec	r22
 18e:	e2 f7       	brpl	.-8      	; 0x188 <DIO_vsetpindir+0xf6>
 190:	ba 01       	movw	r22, r20
 192:	62 2b       	or	r22, r18
 194:	64 bb       	out	0x14, r22	; 20
 196:	08 95       	ret

		}
		else
		{
			CLR_BIT(DDRC,pin);//CLEAR the direction of the given pin in port C as input
 198:	24 b3       	in	r18, 0x14	; 20
 19a:	81 e0       	ldi	r24, 0x01	; 1
 19c:	90 e0       	ldi	r25, 0x00	; 0
 19e:	ac 01       	movw	r20, r24
 1a0:	02 c0       	rjmp	.+4      	; 0x1a6 <DIO_vsetpindir+0x114>
 1a2:	44 0f       	add	r20, r20
 1a4:	55 1f       	adc	r21, r21
 1a6:	6a 95       	dec	r22
 1a8:	e2 f7       	brpl	.-8      	; 0x1a2 <DIO_vsetpindir+0x110>
 1aa:	ba 01       	movw	r22, r20
 1ac:	60 95       	com	r22
 1ae:	62 23       	and	r22, r18
 1b0:	64 bb       	out	0x14, r22	; 20
 1b2:	08 95       	ret

000001b4 <DIO_vwrite>:
}
//port direction==output
void DIO_vwrite(unsigned char port,unsigned char pin,unsigned char val){
	
	
	switch(port){
 1b4:	84 34       	cpi	r24, 0x44	; 68
 1b6:	09 f4       	brne	.+2      	; 0x1ba <DIO_vwrite+0x6>
 1b8:	54 c0       	rjmp	.+168    	; 0x262 <DIO_vwrite+0xae>
 1ba:	85 34       	cpi	r24, 0x45	; 69
 1bc:	48 f4       	brcc	.+18     	; 0x1d0 <DIO_vwrite+0x1c>
 1be:	82 34       	cpi	r24, 0x42	; 66
 1c0:	99 f1       	breq	.+102    	; 0x228 <DIO_vwrite+0x74>
 1c2:	83 34       	cpi	r24, 0x43	; 67
 1c4:	08 f0       	brcs	.+2      	; 0x1c8 <DIO_vwrite+0x14>
 1c6:	6a c0       	rjmp	.+212    	; 0x29c <DIO_vwrite+0xe8>
 1c8:	81 34       	cpi	r24, 0x41	; 65
 1ca:	09 f0       	breq	.+2      	; 0x1ce <DIO_vwrite+0x1a>
 1cc:	83 c0       	rjmp	.+262    	; 0x2d4 <DIO_vwrite+0x120>
 1ce:	0f c0       	rjmp	.+30     	; 0x1ee <DIO_vwrite+0x3a>
 1d0:	82 36       	cpi	r24, 0x62	; 98
 1d2:	51 f1       	breq	.+84     	; 0x228 <DIO_vwrite+0x74>
 1d4:	83 36       	cpi	r24, 0x63	; 99
 1d6:	20 f4       	brcc	.+8      	; 0x1e0 <DIO_vwrite+0x2c>
 1d8:	81 36       	cpi	r24, 0x61	; 97
 1da:	09 f0       	breq	.+2      	; 0x1de <DIO_vwrite+0x2a>
 1dc:	7b c0       	rjmp	.+246    	; 0x2d4 <DIO_vwrite+0x120>
 1de:	07 c0       	rjmp	.+14     	; 0x1ee <DIO_vwrite+0x3a>
 1e0:	83 36       	cpi	r24, 0x63	; 99
 1e2:	09 f4       	brne	.+2      	; 0x1e6 <DIO_vwrite+0x32>
 1e4:	5b c0       	rjmp	.+182    	; 0x29c <DIO_vwrite+0xe8>
 1e6:	84 36       	cpi	r24, 0x64	; 100
 1e8:	09 f0       	breq	.+2      	; 0x1ec <DIO_vwrite+0x38>
 1ea:	74 c0       	rjmp	.+232    	; 0x2d4 <DIO_vwrite+0x120>
 1ec:	3a c0       	rjmp	.+116    	; 0x262 <DIO_vwrite+0xae>
		
		case 'A':
		case 'a':
		if (val==1)
 1ee:	41 30       	cpi	r20, 0x01	; 1
 1f0:	69 f4       	brne	.+26     	; 0x20c <DIO_vwrite+0x58>
		{
			SET_BIT(PORTA,pin);//Set the value of the given pin in port A as High
 1f2:	2b b3       	in	r18, 0x1b	; 27
 1f4:	81 e0       	ldi	r24, 0x01	; 1
 1f6:	90 e0       	ldi	r25, 0x00	; 0
 1f8:	ac 01       	movw	r20, r24
 1fa:	02 c0       	rjmp	.+4      	; 0x200 <DIO_vwrite+0x4c>
 1fc:	44 0f       	add	r20, r20
 1fe:	55 1f       	adc	r21, r21
 200:	6a 95       	dec	r22
 202:	e2 f7       	brpl	.-8      	; 0x1fc <DIO_vwrite+0x48>
 204:	ba 01       	movw	r22, r20
 206:	62 2b       	or	r22, r18
 208:	6b bb       	out	0x1b, r22	; 27
 20a:	08 95       	ret
			//PORTA |=(1<<pin);

		}
		else
		{
			CLR_BIT(PORTA,pin);//Set the value of the given pin in port A as LOW
 20c:	2b b3       	in	r18, 0x1b	; 27
 20e:	81 e0       	ldi	r24, 0x01	; 1
 210:	90 e0       	ldi	r25, 0x00	; 0
 212:	ac 01       	movw	r20, r24
 214:	02 c0       	rjmp	.+4      	; 0x21a <DIO_vwrite+0x66>
 216:	44 0f       	add	r20, r20
 218:	55 1f       	adc	r21, r21
 21a:	6a 95       	dec	r22
 21c:	e2 f7       	brpl	.-8      	; 0x216 <DIO_vwrite+0x62>
 21e:	ba 01       	movw	r22, r20
 220:	60 95       	com	r22
 222:	62 23       	and	r22, r18
 224:	6b bb       	out	0x1b, r22	; 27
 226:	08 95       	ret
		}
		break;
		
		case 'B':
		case 'b':
		if (val==1)
 228:	41 30       	cpi	r20, 0x01	; 1
 22a:	69 f4       	brne	.+26     	; 0x246 <DIO_vwrite+0x92>
		{
			SET_BIT(PORTB,pin);//Set the value of the given pin in port B as High
 22c:	28 b3       	in	r18, 0x18	; 24
 22e:	81 e0       	ldi	r24, 0x01	; 1
 230:	90 e0       	ldi	r25, 0x00	; 0
 232:	ac 01       	movw	r20, r24
 234:	02 c0       	rjmp	.+4      	; 0x23a <DIO_vwrite+0x86>
 236:	44 0f       	add	r20, r20
 238:	55 1f       	adc	r21, r21
 23a:	6a 95       	dec	r22
 23c:	e2 f7       	brpl	.-8      	; 0x236 <DIO_vwrite+0x82>
 23e:	ba 01       	movw	r22, r20
 240:	62 2b       	or	r22, r18
 242:	68 bb       	out	0x18, r22	; 24
 244:	08 95       	ret
		}
		else
		{
			CLR_BIT(PORTB,pin);//Set the value of the given pin in port B as LOW
 246:	28 b3       	in	r18, 0x18	; 24
 248:	81 e0       	ldi	r24, 0x01	; 1
 24a:	90 e0       	ldi	r25, 0x00	; 0
 24c:	ac 01       	movw	r20, r24
 24e:	02 c0       	rjmp	.+4      	; 0x254 <DIO_vwrite+0xa0>
 250:	44 0f       	add	r20, r20
 252:	55 1f       	adc	r21, r21
 254:	6a 95       	dec	r22
 256:	e2 f7       	brpl	.-8      	; 0x250 <DIO_vwrite+0x9c>
 258:	ba 01       	movw	r22, r20
 25a:	60 95       	com	r22
 25c:	62 23       	and	r22, r18
 25e:	68 bb       	out	0x18, r22	; 24
 260:	08 95       	ret
		}
		break;
		
		case 'D':
		case 'd':
		if (val==1)
 262:	41 30       	cpi	r20, 0x01	; 1
 264:	69 f4       	brne	.+26     	; 0x280 <DIO_vwrite+0xcc>
		{
			SET_BIT(PORTD,pin);//Set the value of the given pin in port D as High
 266:	22 b3       	in	r18, 0x12	; 18
 268:	81 e0       	ldi	r24, 0x01	; 1
 26a:	90 e0       	ldi	r25, 0x00	; 0
 26c:	ac 01       	movw	r20, r24
 26e:	02 c0       	rjmp	.+4      	; 0x274 <DIO_vwrite+0xc0>
 270:	44 0f       	add	r20, r20
 272:	55 1f       	adc	r21, r21
 274:	6a 95       	dec	r22
 276:	e2 f7       	brpl	.-8      	; 0x270 <DIO_vwrite+0xbc>
 278:	ba 01       	movw	r22, r20
 27a:	62 2b       	or	r22, r18
 27c:	62 bb       	out	0x12, r22	; 18
 27e:	08 95       	ret


		}
		else
		{
			CLR_BIT(PORTD,pin);//Set the value of the given pin in port D as LOW
 280:	22 b3       	in	r18, 0x12	; 18
 282:	81 e0       	ldi	r24, 0x01	; 1
 284:	90 e0       	ldi	r25, 0x00	; 0
 286:	ac 01       	movw	r20, r24
 288:	02 c0       	rjmp	.+4      	; 0x28e <DIO_vwrite+0xda>
 28a:	44 0f       	add	r20, r20
 28c:	55 1f       	adc	r21, r21
 28e:	6a 95       	dec	r22
 290:	e2 f7       	brpl	.-8      	; 0x28a <DIO_vwrite+0xd6>
 292:	ba 01       	movw	r22, r20
 294:	60 95       	com	r22
 296:	62 23       	and	r22, r18
 298:	62 bb       	out	0x12, r22	; 18
 29a:	08 95       	ret
		}
		break;
		
		case 'C':
		case 'c':
		if (val==1)
 29c:	41 30       	cpi	r20, 0x01	; 1
 29e:	69 f4       	brne	.+26     	; 0x2ba <DIO_vwrite+0x106>
		{
			SET_BIT(PORTC,pin);//Set the value of the given pin in port C as High
 2a0:	25 b3       	in	r18, 0x15	; 21
 2a2:	81 e0       	ldi	r24, 0x01	; 1
 2a4:	90 e0       	ldi	r25, 0x00	; 0
 2a6:	ac 01       	movw	r20, r24
 2a8:	02 c0       	rjmp	.+4      	; 0x2ae <DIO_vwrite+0xfa>
 2aa:	44 0f       	add	r20, r20
 2ac:	55 1f       	adc	r21, r21
 2ae:	6a 95       	dec	r22
 2b0:	e2 f7       	brpl	.-8      	; 0x2aa <DIO_vwrite+0xf6>
 2b2:	ba 01       	movw	r22, r20
 2b4:	62 2b       	or	r22, r18
 2b6:	65 bb       	out	0x15, r22	; 21
 2b8:	08 95       	ret
		}
		else
		{
			CLR_BIT(PORTC,pin);//Set the value of the given pin in port C as LOW
 2ba:	25 b3       	in	r18, 0x15	; 21
 2bc:	81 e0       	ldi	r24, 0x01	; 1
 2be:	90 e0       	ldi	r25, 0x00	; 0
 2c0:	ac 01       	movw	r20, r24
 2c2:	02 c0       	rjmp	.+4      	; 0x2c8 <DIO_vwrite+0x114>
 2c4:	44 0f       	add	r20, r20
 2c6:	55 1f       	adc	r21, r21
 2c8:	6a 95       	dec	r22
 2ca:	e2 f7       	brpl	.-8      	; 0x2c4 <DIO_vwrite+0x110>
 2cc:	ba 01       	movw	r22, r20
 2ce:	60 95       	com	r22
 2d0:	62 23       	and	r22, r18
 2d2:	65 bb       	out	0x15, r22	; 21
 2d4:	08 95       	ret

000002d6 <DIO_vtogglepin>:
		
	}
}

void DIO_vtogglepin(unsigned char port,unsigned char pin){
	switch(port){
 2d6:	84 34       	cpi	r24, 0x44	; 68
 2d8:	81 f1       	breq	.+96     	; 0x33a <DIO_vtogglepin+0x64>
 2da:	85 34       	cpi	r24, 0x45	; 69
 2dc:	40 f4       	brcc	.+16     	; 0x2ee <DIO_vtogglepin+0x18>
 2de:	82 34       	cpi	r24, 0x42	; 66
 2e0:	f9 f0       	breq	.+62     	; 0x320 <DIO_vtogglepin+0x4a>
 2e2:	83 34       	cpi	r24, 0x43	; 67
 2e4:	b8 f5       	brcc	.+110    	; 0x354 <DIO_vtogglepin+0x7e>
 2e6:	81 34       	cpi	r24, 0x41	; 65
 2e8:	09 f0       	breq	.+2      	; 0x2ec <DIO_vtogglepin+0x16>
 2ea:	40 c0       	rjmp	.+128    	; 0x36c <DIO_vtogglepin+0x96>
 2ec:	0c c0       	rjmp	.+24     	; 0x306 <DIO_vtogglepin+0x30>
 2ee:	82 36       	cpi	r24, 0x62	; 98
 2f0:	b9 f0       	breq	.+46     	; 0x320 <DIO_vtogglepin+0x4a>
 2f2:	83 36       	cpi	r24, 0x63	; 99
 2f4:	18 f4       	brcc	.+6      	; 0x2fc <DIO_vtogglepin+0x26>
 2f6:	81 36       	cpi	r24, 0x61	; 97
 2f8:	c9 f5       	brne	.+114    	; 0x36c <DIO_vtogglepin+0x96>
 2fa:	05 c0       	rjmp	.+10     	; 0x306 <DIO_vtogglepin+0x30>
 2fc:	83 36       	cpi	r24, 0x63	; 99
 2fe:	51 f1       	breq	.+84     	; 0x354 <DIO_vtogglepin+0x7e>
 300:	84 36       	cpi	r24, 0x64	; 100
 302:	a1 f5       	brne	.+104    	; 0x36c <DIO_vtogglepin+0x96>
 304:	1a c0       	rjmp	.+52     	; 0x33a <DIO_vtogglepin+0x64>
		case 'A':
		case 'a':
		TOG_BIT(PORTA,pin);//Toggle the value of the given pin in port A
 306:	2b b3       	in	r18, 0x1b	; 27
 308:	81 e0       	ldi	r24, 0x01	; 1
 30a:	90 e0       	ldi	r25, 0x00	; 0
 30c:	ac 01       	movw	r20, r24
 30e:	02 c0       	rjmp	.+4      	; 0x314 <DIO_vtogglepin+0x3e>
 310:	44 0f       	add	r20, r20
 312:	55 1f       	adc	r21, r21
 314:	6a 95       	dec	r22
 316:	e2 f7       	brpl	.-8      	; 0x310 <DIO_vtogglepin+0x3a>
 318:	ba 01       	movw	r22, r20
 31a:	62 27       	eor	r22, r18
 31c:	6b bb       	out	0x1b, r22	; 27
		break;
 31e:	08 95       	ret
		case 'B':
		case 'b':
		TOG_BIT(PORTB,pin);//Toggle the value of the given pin in port B
 320:	28 b3       	in	r18, 0x18	; 24
 322:	81 e0       	ldi	r24, 0x01	; 1
 324:	90 e0       	ldi	r25, 0x00	; 0
 326:	ac 01       	movw	r20, r24
 328:	02 c0       	rjmp	.+4      	; 0x32e <DIO_vtogglepin+0x58>
 32a:	44 0f       	add	r20, r20
 32c:	55 1f       	adc	r21, r21
 32e:	6a 95       	dec	r22
 330:	e2 f7       	brpl	.-8      	; 0x32a <DIO_vtogglepin+0x54>
 332:	ba 01       	movw	r22, r20
 334:	62 27       	eor	r22, r18
 336:	68 bb       	out	0x18, r22	; 24
		break;
 338:	08 95       	ret
		case 'D':
		case 'd':
		TOG_BIT(PORTD,pin);//Toggle the value of the given pin in port D
 33a:	22 b3       	in	r18, 0x12	; 18
 33c:	81 e0       	ldi	r24, 0x01	; 1
 33e:	90 e0       	ldi	r25, 0x00	; 0
 340:	ac 01       	movw	r20, r24
 342:	02 c0       	rjmp	.+4      	; 0x348 <DIO_vtogglepin+0x72>
 344:	44 0f       	add	r20, r20
 346:	55 1f       	adc	r21, r21
 348:	6a 95       	dec	r22
 34a:	e2 f7       	brpl	.-8      	; 0x344 <DIO_vtogglepin+0x6e>
 34c:	ba 01       	movw	r22, r20
 34e:	62 27       	eor	r22, r18
 350:	62 bb       	out	0x12, r22	; 18
		break;
 352:	08 95       	ret
		case 'C':
		case 'c':
		TOG_BIT(PORTC,pin);//Toggle the value of the given pin in port C
 354:	25 b3       	in	r18, 0x15	; 21
 356:	81 e0       	ldi	r24, 0x01	; 1
 358:	90 e0       	ldi	r25, 0x00	; 0
 35a:	ac 01       	movw	r20, r24
 35c:	02 c0       	rjmp	.+4      	; 0x362 <DIO_vtogglepin+0x8c>
 35e:	44 0f       	add	r20, r20
 360:	55 1f       	adc	r21, r21
 362:	6a 95       	dec	r22
 364:	e2 f7       	brpl	.-8      	; 0x35e <DIO_vtogglepin+0x88>
 366:	ba 01       	movw	r22, r20
 368:	62 27       	eor	r22, r18
 36a:	65 bb       	out	0x15, r22	; 21
 36c:	08 95       	ret

0000036e <DIO_uread>:
		default:break;
	}
}
unsigned char DIO_uread(unsigned char port ,unsigned char pin){
	unsigned char return_value;
	switch(port){
 36e:	84 34       	cpi	r24, 0x44	; 68
 370:	09 f4       	brne	.+2      	; 0x374 <DIO_uread+0x6>
 372:	51 c0       	rjmp	.+162    	; 0x416 <DIO_uread+0xa8>
 374:	85 34       	cpi	r24, 0x45	; 69
 376:	40 f4       	brcc	.+16     	; 0x388 <DIO_uread+0x1a>
 378:	82 34       	cpi	r24, 0x42	; 66
 37a:	39 f1       	breq	.+78     	; 0x3ca <DIO_uread+0x5c>
 37c:	83 34       	cpi	r24, 0x43	; 67
 37e:	c0 f5       	brcc	.+112    	; 0x3f0 <DIO_uread+0x82>
 380:	81 34       	cpi	r24, 0x41	; 65
 382:	09 f0       	breq	.+2      	; 0x386 <DIO_uread+0x18>
 384:	5a c0       	rjmp	.+180    	; 0x43a <DIO_uread+0xcc>
 386:	0e c0       	rjmp	.+28     	; 0x3a4 <DIO_uread+0x36>
 388:	82 36       	cpi	r24, 0x62	; 98
 38a:	f9 f0       	breq	.+62     	; 0x3ca <DIO_uread+0x5c>
 38c:	83 36       	cpi	r24, 0x63	; 99
 38e:	20 f4       	brcc	.+8      	; 0x398 <DIO_uread+0x2a>
 390:	81 36       	cpi	r24, 0x61	; 97
 392:	09 f0       	breq	.+2      	; 0x396 <DIO_uread+0x28>
 394:	52 c0       	rjmp	.+164    	; 0x43a <DIO_uread+0xcc>
 396:	06 c0       	rjmp	.+12     	; 0x3a4 <DIO_uread+0x36>
 398:	83 36       	cpi	r24, 0x63	; 99
 39a:	51 f1       	breq	.+84     	; 0x3f0 <DIO_uread+0x82>
 39c:	84 36       	cpi	r24, 0x64	; 100
 39e:	09 f0       	breq	.+2      	; 0x3a2 <DIO_uread+0x34>
 3a0:	4c c0       	rjmp	.+152    	; 0x43a <DIO_uread+0xcc>
 3a2:	39 c0       	rjmp	.+114    	; 0x416 <DIO_uread+0xa8>
		
		case 'A':
		case 'a':
		return_value=READ_BIT(PINA,pin);//Read the value from the given pin in port A
 3a4:	29 b3       	in	r18, 0x19	; 25
 3a6:	81 e0       	ldi	r24, 0x01	; 1
 3a8:	90 e0       	ldi	r25, 0x00	; 0
 3aa:	06 2e       	mov	r0, r22
 3ac:	02 c0       	rjmp	.+4      	; 0x3b2 <DIO_uread+0x44>
 3ae:	88 0f       	add	r24, r24
 3b0:	99 1f       	adc	r25, r25
 3b2:	0a 94       	dec	r0
 3b4:	e2 f7       	brpl	.-8      	; 0x3ae <DIO_uread+0x40>
 3b6:	30 e0       	ldi	r19, 0x00	; 0
 3b8:	82 23       	and	r24, r18
 3ba:	93 23       	and	r25, r19
 3bc:	02 c0       	rjmp	.+4      	; 0x3c2 <DIO_uread+0x54>
 3be:	96 95       	lsr	r25
 3c0:	87 95       	ror	r24
 3c2:	6a 95       	dec	r22
 3c4:	e2 f7       	brpl	.-8      	; 0x3be <DIO_uread+0x50>
 3c6:	98 2f       	mov	r25, r24
		break;
 3c8:	38 c0       	rjmp	.+112    	; 0x43a <DIO_uread+0xcc>


	case 'B':
	case 'b':
	return_value=READ_BIT(PINB,pin);//Read the value from the given pin in port B
 3ca:	26 b3       	in	r18, 0x16	; 22
 3cc:	81 e0       	ldi	r24, 0x01	; 1
 3ce:	90 e0       	ldi	r25, 0x00	; 0
 3d0:	06 2e       	mov	r0, r22
 3d2:	02 c0       	rjmp	.+4      	; 0x3d8 <DIO_uread+0x6a>
 3d4:	88 0f       	add	r24, r24
 3d6:	99 1f       	adc	r25, r25
 3d8:	0a 94       	dec	r0
 3da:	e2 f7       	brpl	.-8      	; 0x3d4 <DIO_uread+0x66>
 3dc:	30 e0       	ldi	r19, 0x00	; 0
 3de:	82 23       	and	r24, r18
 3e0:	93 23       	and	r25, r19
 3e2:	02 c0       	rjmp	.+4      	; 0x3e8 <DIO_uread+0x7a>
 3e4:	96 95       	lsr	r25
 3e6:	87 95       	ror	r24
 3e8:	6a 95       	dec	r22
 3ea:	e2 f7       	brpl	.-8      	; 0x3e4 <DIO_uread+0x76>
 3ec:	98 2f       	mov	r25, r24
	break;
 3ee:	25 c0       	rjmp	.+74     	; 0x43a <DIO_uread+0xcc>
		
			case 'C':
			case 'c':
			return_value=READ_BIT(PINC,pin);//Read the value from the given pin in port C
 3f0:	23 b3       	in	r18, 0x13	; 19
 3f2:	81 e0       	ldi	r24, 0x01	; 1
 3f4:	90 e0       	ldi	r25, 0x00	; 0
 3f6:	06 2e       	mov	r0, r22
 3f8:	02 c0       	rjmp	.+4      	; 0x3fe <DIO_uread+0x90>
 3fa:	88 0f       	add	r24, r24
 3fc:	99 1f       	adc	r25, r25
 3fe:	0a 94       	dec	r0
 400:	e2 f7       	brpl	.-8      	; 0x3fa <DIO_uread+0x8c>
 402:	30 e0       	ldi	r19, 0x00	; 0
 404:	82 23       	and	r24, r18
 406:	93 23       	and	r25, r19
 408:	02 c0       	rjmp	.+4      	; 0x40e <DIO_uread+0xa0>
 40a:	96 95       	lsr	r25
 40c:	87 95       	ror	r24
 40e:	6a 95       	dec	r22
 410:	e2 f7       	brpl	.-8      	; 0x40a <DIO_uread+0x9c>
 412:	98 2f       	mov	r25, r24
			break;
 414:	12 c0       	rjmp	.+36     	; 0x43a <DIO_uread+0xcc>
			
				case 'D':
				case 'd':
				return_value=READ_BIT(PIND,pin);//Read the value from the given pin in port D
 416:	20 b3       	in	r18, 0x10	; 16
 418:	81 e0       	ldi	r24, 0x01	; 1
 41a:	90 e0       	ldi	r25, 0x00	; 0
 41c:	06 2e       	mov	r0, r22
 41e:	02 c0       	rjmp	.+4      	; 0x424 <DIO_uread+0xb6>
 420:	88 0f       	add	r24, r24
 422:	99 1f       	adc	r25, r25
 424:	0a 94       	dec	r0
 426:	e2 f7       	brpl	.-8      	; 0x420 <DIO_uread+0xb2>
 428:	30 e0       	ldi	r19, 0x00	; 0
 42a:	82 23       	and	r24, r18
 42c:	93 23       	and	r25, r19
 42e:	02 c0       	rjmp	.+4      	; 0x434 <DIO_uread+0xc6>
 430:	96 95       	lsr	r25
 432:	87 95       	ror	r24
 434:	6a 95       	dec	r22
 436:	e2 f7       	brpl	.-8      	; 0x430 <DIO_uread+0xc2>
 438:	98 2f       	mov	r25, r24
				break;
		default:break;
		
	}
	return return_value;
}
 43a:	89 2f       	mov	r24, r25
 43c:	08 95       	ret

0000043e <DIO_vsetportdir>:
//direction port


void DIO_vsetportdir(unsigned char port,unsigned char direction){
	
	switch(port){
 43e:	84 34       	cpi	r24, 0x44	; 68
 440:	c9 f0       	breq	.+50     	; 0x474 <DIO_vsetportdir+0x36>
 442:	85 34       	cpi	r24, 0x45	; 69
 444:	38 f4       	brcc	.+14     	; 0x454 <DIO_vsetportdir+0x16>
 446:	82 34       	cpi	r24, 0x42	; 66
 448:	99 f0       	breq	.+38     	; 0x470 <DIO_vsetportdir+0x32>
 44a:	83 34       	cpi	r24, 0x43	; 67
 44c:	a8 f4       	brcc	.+42     	; 0x478 <DIO_vsetportdir+0x3a>
 44e:	81 34       	cpi	r24, 0x41	; 65
 450:	a1 f4       	brne	.+40     	; 0x47a <DIO_vsetportdir+0x3c>
 452:	0c c0       	rjmp	.+24     	; 0x46c <DIO_vsetportdir+0x2e>
 454:	82 36       	cpi	r24, 0x62	; 98
 456:	61 f0       	breq	.+24     	; 0x470 <DIO_vsetportdir+0x32>
 458:	83 36       	cpi	r24, 0x63	; 99
 45a:	18 f4       	brcc	.+6      	; 0x462 <DIO_vsetportdir+0x24>
 45c:	81 36       	cpi	r24, 0x61	; 97
 45e:	69 f4       	brne	.+26     	; 0x47a <DIO_vsetportdir+0x3c>
 460:	05 c0       	rjmp	.+10     	; 0x46c <DIO_vsetportdir+0x2e>
 462:	83 36       	cpi	r24, 0x63	; 99
 464:	49 f0       	breq	.+18     	; 0x478 <DIO_vsetportdir+0x3a>
 466:	84 36       	cpi	r24, 0x64	; 100
 468:	41 f4       	brne	.+16     	; 0x47a <DIO_vsetportdir+0x3c>
 46a:	04 c0       	rjmp	.+8      	; 0x474 <DIO_vsetportdir+0x36>
		
		case 'A':
		case 'a':
		DDRA=direction;//set the direction of port A
 46c:	6a bb       	out	0x1a, r22	; 26

		break;
 46e:	08 95       	ret
		
		case 'B':
		case 'b':	
			DDRB=direction;
 470:	67 bb       	out	0x17, r22	; 23

		break;
 472:	08 95       	ret
		
		case 'D':
		case 'd':
		DDRD=direction;
 474:	61 bb       	out	0x11, r22	; 17
		
		
		break;
 476:	08 95       	ret
		
		case 'C':
		case 'c':
		DDRC=direction;
 478:	64 bb       	out	0x14, r22	; 20
 47a:	08 95       	ret

0000047c <DIO_vWRITEport>:



void DIO_vWRITEport(unsigned char port,unsigned char val){
	
	switch(port){
 47c:	84 34       	cpi	r24, 0x44	; 68
 47e:	c9 f0       	breq	.+50     	; 0x4b2 <DIO_vWRITEport+0x36>
 480:	85 34       	cpi	r24, 0x45	; 69
 482:	38 f4       	brcc	.+14     	; 0x492 <DIO_vWRITEport+0x16>
 484:	82 34       	cpi	r24, 0x42	; 66
 486:	99 f0       	breq	.+38     	; 0x4ae <DIO_vWRITEport+0x32>
 488:	83 34       	cpi	r24, 0x43	; 67
 48a:	a8 f4       	brcc	.+42     	; 0x4b6 <DIO_vWRITEport+0x3a>
 48c:	81 34       	cpi	r24, 0x41	; 65
 48e:	a1 f4       	brne	.+40     	; 0x4b8 <DIO_vWRITEport+0x3c>
 490:	0c c0       	rjmp	.+24     	; 0x4aa <DIO_vWRITEport+0x2e>
 492:	82 36       	cpi	r24, 0x62	; 98
 494:	61 f0       	breq	.+24     	; 0x4ae <DIO_vWRITEport+0x32>
 496:	83 36       	cpi	r24, 0x63	; 99
 498:	18 f4       	brcc	.+6      	; 0x4a0 <DIO_vWRITEport+0x24>
 49a:	81 36       	cpi	r24, 0x61	; 97
 49c:	69 f4       	brne	.+26     	; 0x4b8 <DIO_vWRITEport+0x3c>
 49e:	05 c0       	rjmp	.+10     	; 0x4aa <DIO_vWRITEport+0x2e>
 4a0:	83 36       	cpi	r24, 0x63	; 99
 4a2:	49 f0       	breq	.+18     	; 0x4b6 <DIO_vWRITEport+0x3a>
 4a4:	84 36       	cpi	r24, 0x64	; 100
 4a6:	41 f4       	brne	.+16     	; 0x4b8 <DIO_vWRITEport+0x3c>
 4a8:	04 c0       	rjmp	.+8      	; 0x4b2 <DIO_vWRITEport+0x36>
		
		case 'A':
		case 'a':
		PORTA=val;//Write the given value to the port A
 4aa:	6b bb       	out	0x1b, r22	; 27

		break;
 4ac:	08 95       	ret
		
		case 'B':
		case 'b':
		PORTB=val;//Write the given value to the port B
 4ae:	68 bb       	out	0x18, r22	; 24
	

		break;
 4b0:	08 95       	ret
		
		case 'D':
		case 'd':
		PORTD=val;//Write the given value to the port D
 4b2:	62 bb       	out	0x12, r22	; 18
		
		break;
 4b4:	08 95       	ret
		
		case 'C':
		case 'c':
		PORTC=val;//Write the given value to the port C
 4b6:	65 bb       	out	0x15, r22	; 21
 4b8:	08 95       	ret

000004ba <DIO_ureadport>:
	}
	
	
	unsigned char DIO_ureadport(unsigned char port){
		unsigned char return_val;
		switch(port){
 4ba:	84 34       	cpi	r24, 0x44	; 68
 4bc:	d1 f0       	breq	.+52     	; 0x4f2 <DIO_ureadport+0x38>
 4be:	85 34       	cpi	r24, 0x45	; 69
 4c0:	38 f4       	brcc	.+14     	; 0x4d0 <DIO_ureadport+0x16>
 4c2:	82 34       	cpi	r24, 0x42	; 66
 4c4:	99 f0       	breq	.+38     	; 0x4ec <DIO_ureadport+0x32>
 4c6:	83 34       	cpi	r24, 0x43	; 67
 4c8:	b8 f4       	brcc	.+46     	; 0x4f8 <DIO_ureadport+0x3e>
 4ca:	81 34       	cpi	r24, 0x41	; 65
 4cc:	b9 f4       	brne	.+46     	; 0x4fc <DIO_ureadport+0x42>
 4ce:	0c c0       	rjmp	.+24     	; 0x4e8 <DIO_ureadport+0x2e>
 4d0:	82 36       	cpi	r24, 0x62	; 98
 4d2:	61 f0       	breq	.+24     	; 0x4ec <DIO_ureadport+0x32>
 4d4:	83 36       	cpi	r24, 0x63	; 99
 4d6:	18 f4       	brcc	.+6      	; 0x4de <DIO_ureadport+0x24>
 4d8:	81 36       	cpi	r24, 0x61	; 97
 4da:	81 f4       	brne	.+32     	; 0x4fc <DIO_ureadport+0x42>
 4dc:	05 c0       	rjmp	.+10     	; 0x4e8 <DIO_ureadport+0x2e>
 4de:	83 36       	cpi	r24, 0x63	; 99
 4e0:	59 f0       	breq	.+22     	; 0x4f8 <DIO_ureadport+0x3e>
 4e2:	84 36       	cpi	r24, 0x64	; 100
 4e4:	59 f4       	brne	.+22     	; 0x4fc <DIO_ureadport+0x42>
 4e6:	05 c0       	rjmp	.+10     	; 0x4f2 <DIO_ureadport+0x38>
			
			case 'A':
			case 'a':
			return_val=PINA;//read the value to the port A
 4e8:	99 b3       	in	r25, 0x19	; 25

			break;
 4ea:	08 c0       	rjmp	.+16     	; 0x4fc <DIO_ureadport+0x42>
			
			case 'B':
			case 'b':
			PORTB=PINB;//READ value to the port B
 4ec:	86 b3       	in	r24, 0x16	; 22
 4ee:	88 bb       	out	0x18, r24	; 24
			

			break;
 4f0:	05 c0       	rjmp	.+10     	; 0x4fc <DIO_ureadport+0x42>
			
			case 'D':
			case 'd':
			PORTD=PIND;//READ  value to the port D
 4f2:	80 b3       	in	r24, 0x10	; 16
 4f4:	82 bb       	out	0x12, r24	; 18
			
			break;
 4f6:	02 c0       	rjmp	.+4      	; 0x4fc <DIO_ureadport+0x42>
			
			case 'C':
			case 'c':
			PORTC=PINC;//READ  value to the port C
 4f8:	83 b3       	in	r24, 0x13	; 19
 4fa:	85 bb       	out	0x15, r24	; 21
			break;
			default:break;
		}			
			return return_val;

		}
 4fc:	89 2f       	mov	r24, r25
 4fe:	08 95       	ret

00000500 <DIO_vtoggleport>:
		
		
void DIO_vtoggleport(unsigned char port){
			
			switch(port){
 500:	84 34       	cpi	r24, 0x44	; 68
 502:	e9 f0       	breq	.+58     	; 0x53e <DIO_vtoggleport+0x3e>
 504:	85 34       	cpi	r24, 0x45	; 69
 506:	38 f4       	brcc	.+14     	; 0x516 <DIO_vtoggleport+0x16>
 508:	82 34       	cpi	r24, 0x42	; 66
 50a:	a9 f0       	breq	.+42     	; 0x536 <DIO_vtoggleport+0x36>
 50c:	83 34       	cpi	r24, 0x43	; 67
 50e:	d8 f4       	brcc	.+54     	; 0x546 <DIO_vtoggleport+0x46>
 510:	81 34       	cpi	r24, 0x41	; 65
 512:	e1 f4       	brne	.+56     	; 0x54c <DIO_vtoggleport+0x4c>
 514:	0c c0       	rjmp	.+24     	; 0x52e <DIO_vtoggleport+0x2e>
 516:	82 36       	cpi	r24, 0x62	; 98
 518:	71 f0       	breq	.+28     	; 0x536 <DIO_vtoggleport+0x36>
 51a:	83 36       	cpi	r24, 0x63	; 99
 51c:	18 f4       	brcc	.+6      	; 0x524 <DIO_vtoggleport+0x24>
 51e:	81 36       	cpi	r24, 0x61	; 97
 520:	a9 f4       	brne	.+42     	; 0x54c <DIO_vtoggleport+0x4c>
 522:	05 c0       	rjmp	.+10     	; 0x52e <DIO_vtoggleport+0x2e>
 524:	83 36       	cpi	r24, 0x63	; 99
 526:	79 f0       	breq	.+30     	; 0x546 <DIO_vtoggleport+0x46>
 528:	84 36       	cpi	r24, 0x64	; 100
 52a:	81 f4       	brne	.+32     	; 0x54c <DIO_vtoggleport+0x4c>
 52c:	08 c0       	rjmp	.+16     	; 0x53e <DIO_vtoggleport+0x3e>
				
				case 'A':
				case 'a':
				PORTA=~PORTA;    // or PORTA=PORTA^0xff
 52e:	8b b3       	in	r24, 0x1b	; 27
 530:	80 95       	com	r24
 532:	8b bb       	out	0x1b, r24	; 27
				break;
 534:	08 95       	ret
				
				case 'B':
				case 'b':
				PORTB=~PORTB;//Write the given value to the port B
 536:	88 b3       	in	r24, 0x18	; 24
 538:	80 95       	com	r24
 53a:	88 bb       	out	0x18, r24	; 24
				

				break;
 53c:	08 95       	ret
				
				case 'D':
				case 'd':
				PORTD=~PORTD;
 53e:	82 b3       	in	r24, 0x12	; 18
 540:	80 95       	com	r24
 542:	82 bb       	out	0x12, r24	; 18
				
				break;
 544:	08 95       	ret
				
				case 'C':
				case 'c':
				PORTC=~PORTC;
 546:	85 b3       	in	r24, 0x15	; 21
 548:	80 95       	com	r24
 54a:	85 bb       	out	0x15, r24	; 21
 54c:	08 95       	ret

0000054e <DIO_vconnectpullup>:
or

 */
void DIO_vconnectpullup(char portname ,char pinnumber, char connect_pullup)
{
	switch(portname)
 54e:	82 34       	cpi	r24, 0x42	; 66
 550:	51 f1       	breq	.+84     	; 0x5a6 <DIO_vconnectpullup+0x58>
 552:	83 34       	cpi	r24, 0x43	; 67
 554:	20 f4       	brcc	.+8      	; 0x55e <DIO_vconnectpullup+0x10>
 556:	81 34       	cpi	r24, 0x41	; 65
 558:	09 f0       	breq	.+2      	; 0x55c <DIO_vconnectpullup+0xe>
 55a:	7b c0       	rjmp	.+246    	; 0x652 <DIO_vconnectpullup+0x104>
 55c:	07 c0       	rjmp	.+14     	; 0x56c <DIO_vconnectpullup+0x1e>
 55e:	83 34       	cpi	r24, 0x43	; 67
 560:	09 f4       	brne	.+2      	; 0x564 <DIO_vconnectpullup+0x16>
 562:	3e c0       	rjmp	.+124    	; 0x5e0 <DIO_vconnectpullup+0x92>
 564:	84 34       	cpi	r24, 0x44	; 68
 566:	09 f0       	breq	.+2      	; 0x56a <DIO_vconnectpullup+0x1c>
 568:	74 c0       	rjmp	.+232    	; 0x652 <DIO_vconnectpullup+0x104>
 56a:	57 c0       	rjmp	.+174    	; 0x61a <DIO_vconnectpullup+0xcc>
	{
		case 'A':
		if(connect_pullup==1)
 56c:	41 30       	cpi	r20, 0x01	; 1
 56e:	69 f4       	brne	.+26     	; 0x58a <DIO_vconnectpullup+0x3c>
		{
			SET_BIT(PORTA,pinnumber);
 570:	2b b3       	in	r18, 0x1b	; 27
 572:	81 e0       	ldi	r24, 0x01	; 1
 574:	90 e0       	ldi	r25, 0x00	; 0
 576:	ac 01       	movw	r20, r24
 578:	02 c0       	rjmp	.+4      	; 0x57e <DIO_vconnectpullup+0x30>
 57a:	44 0f       	add	r20, r20
 57c:	55 1f       	adc	r21, r21
 57e:	6a 95       	dec	r22
 580:	e2 f7       	brpl	.-8      	; 0x57a <DIO_vconnectpullup+0x2c>
 582:	ba 01       	movw	r22, r20
 584:	62 2b       	or	r22, r18
 586:	6b bb       	out	0x1b, r22	; 27
 588:	08 95       	ret
		}
		else
		{
			CLR_BIT(PORTA,pinnumber);
 58a:	2b b3       	in	r18, 0x1b	; 27
 58c:	81 e0       	ldi	r24, 0x01	; 1
 58e:	90 e0       	ldi	r25, 0x00	; 0
 590:	ac 01       	movw	r20, r24
 592:	02 c0       	rjmp	.+4      	; 0x598 <DIO_vconnectpullup+0x4a>
 594:	44 0f       	add	r20, r20
 596:	55 1f       	adc	r21, r21
 598:	6a 95       	dec	r22
 59a:	e2 f7       	brpl	.-8      	; 0x594 <DIO_vconnectpullup+0x46>
 59c:	ba 01       	movw	r22, r20
 59e:	60 95       	com	r22
 5a0:	62 23       	and	r22, r18
 5a2:	6b bb       	out	0x1b, r22	; 27
 5a4:	08 95       	ret
		}
		break;
		case 'B':
		if(connect_pullup==1)
 5a6:	41 30       	cpi	r20, 0x01	; 1
 5a8:	69 f4       	brne	.+26     	; 0x5c4 <DIO_vconnectpullup+0x76>
		{
			SET_BIT(PORTB,pinnumber);
 5aa:	28 b3       	in	r18, 0x18	; 24
 5ac:	81 e0       	ldi	r24, 0x01	; 1
 5ae:	90 e0       	ldi	r25, 0x00	; 0
 5b0:	ac 01       	movw	r20, r24
 5b2:	02 c0       	rjmp	.+4      	; 0x5b8 <DIO_vconnectpullup+0x6a>
 5b4:	44 0f       	add	r20, r20
 5b6:	55 1f       	adc	r21, r21
 5b8:	6a 95       	dec	r22
 5ba:	e2 f7       	brpl	.-8      	; 0x5b4 <DIO_vconnectpullup+0x66>
 5bc:	ba 01       	movw	r22, r20
 5be:	62 2b       	or	r22, r18
 5c0:	68 bb       	out	0x18, r22	; 24
 5c2:	08 95       	ret
		}
		else
		{
			CLR_BIT(PORTB,pinnumber);
 5c4:	28 b3       	in	r18, 0x18	; 24
 5c6:	81 e0       	ldi	r24, 0x01	; 1
 5c8:	90 e0       	ldi	r25, 0x00	; 0
 5ca:	ac 01       	movw	r20, r24
 5cc:	02 c0       	rjmp	.+4      	; 0x5d2 <DIO_vconnectpullup+0x84>
 5ce:	44 0f       	add	r20, r20
 5d0:	55 1f       	adc	r21, r21
 5d2:	6a 95       	dec	r22
 5d4:	e2 f7       	brpl	.-8      	; 0x5ce <DIO_vconnectpullup+0x80>
 5d6:	ba 01       	movw	r22, r20
 5d8:	60 95       	com	r22
 5da:	62 23       	and	r22, r18
 5dc:	68 bb       	out	0x18, r22	; 24
 5de:	08 95       	ret
		}
		break;
	case 'C':
	if(connect_pullup==1)
 5e0:	41 30       	cpi	r20, 0x01	; 1
 5e2:	69 f4       	brne	.+26     	; 0x5fe <DIO_vconnectpullup+0xb0>
	{
		SET_BIT(PORTC,pinnumber);
 5e4:	25 b3       	in	r18, 0x15	; 21
 5e6:	81 e0       	ldi	r24, 0x01	; 1
 5e8:	90 e0       	ldi	r25, 0x00	; 0
 5ea:	ac 01       	movw	r20, r24
 5ec:	02 c0       	rjmp	.+4      	; 0x5f2 <DIO_vconnectpullup+0xa4>
 5ee:	44 0f       	add	r20, r20
 5f0:	55 1f       	adc	r21, r21
 5f2:	6a 95       	dec	r22
 5f4:	e2 f7       	brpl	.-8      	; 0x5ee <DIO_vconnectpullup+0xa0>
 5f6:	ba 01       	movw	r22, r20
 5f8:	62 2b       	or	r22, r18
 5fa:	65 bb       	out	0x15, r22	; 21
 5fc:	08 95       	ret
		
	}
	else
	{
		CLR_BIT(PORTC,pinnumber);
 5fe:	25 b3       	in	r18, 0x15	; 21
 600:	81 e0       	ldi	r24, 0x01	; 1
 602:	90 e0       	ldi	r25, 0x00	; 0
 604:	ac 01       	movw	r20, r24
 606:	02 c0       	rjmp	.+4      	; 0x60c <DIO_vconnectpullup+0xbe>
 608:	44 0f       	add	r20, r20
 60a:	55 1f       	adc	r21, r21
 60c:	6a 95       	dec	r22
 60e:	e2 f7       	brpl	.-8      	; 0x608 <DIO_vconnectpullup+0xba>
 610:	ba 01       	movw	r22, r20
 612:	60 95       	com	r22
 614:	62 23       	and	r22, r18
 616:	65 bb       	out	0x15, r22	; 21
 618:	08 95       	ret
	}
	break;
	case 'D':
	if(connect_pullup==1)
 61a:	41 30       	cpi	r20, 0x01	; 1
 61c:	69 f4       	brne	.+26     	; 0x638 <DIO_vconnectpullup+0xea>
	{
		SET_BIT(PORTD,pinnumber);
 61e:	22 b3       	in	r18, 0x12	; 18
 620:	81 e0       	ldi	r24, 0x01	; 1
 622:	90 e0       	ldi	r25, 0x00	; 0
 624:	ac 01       	movw	r20, r24
 626:	02 c0       	rjmp	.+4      	; 0x62c <DIO_vconnectpullup+0xde>
 628:	44 0f       	add	r20, r20
 62a:	55 1f       	adc	r21, r21
 62c:	6a 95       	dec	r22
 62e:	e2 f7       	brpl	.-8      	; 0x628 <DIO_vconnectpullup+0xda>
 630:	ba 01       	movw	r22, r20
 632:	62 2b       	or	r22, r18
 634:	62 bb       	out	0x12, r22	; 18
 636:	08 95       	ret
		
	}
	else
	{
		CLR_BIT(PORTD,pinnumber);
 638:	22 b3       	in	r18, 0x12	; 18
 63a:	81 e0       	ldi	r24, 0x01	; 1
 63c:	90 e0       	ldi	r25, 0x00	; 0
 63e:	ac 01       	movw	r20, r24
 640:	02 c0       	rjmp	.+4      	; 0x646 <DIO_vconnectpullup+0xf8>
 642:	44 0f       	add	r20, r20
 644:	55 1f       	adc	r21, r21
 646:	6a 95       	dec	r22
 648:	e2 f7       	brpl	.-8      	; 0x642 <DIO_vconnectpullup+0xf4>
 64a:	ba 01       	movw	r22, r20
 64c:	60 95       	com	r22
 64e:	62 23       	and	r22, r18
 650:	62 bb       	out	0x12, r22	; 18
 652:	08 95       	ret

00000654 <write_low_nibble>:
}

	//We will increase  these two functions in DIO.c
	void write_low_nibble(unsigned char portname,unsigned char value)
	{
		value&=0x0f;
 654:	6f 70       	andi	r22, 0x0F	; 15
		switch(portname)
 656:	82 34       	cpi	r24, 0x42	; 66
 658:	89 f0       	breq	.+34     	; 0x67c <write_low_nibble+0x28>
 65a:	83 34       	cpi	r24, 0x43	; 67
 65c:	18 f4       	brcc	.+6      	; 0x664 <write_low_nibble+0x10>
 65e:	81 34       	cpi	r24, 0x41	; 65
 660:	09 f5       	brne	.+66     	; 0x6a4 <write_low_nibble+0x50>
 662:	05 c0       	rjmp	.+10     	; 0x66e <write_low_nibble+0x1a>
 664:	83 34       	cpi	r24, 0x43	; 67
 666:	89 f0       	breq	.+34     	; 0x68a <write_low_nibble+0x36>
 668:	84 34       	cpi	r24, 0x44	; 68
 66a:	e1 f4       	brne	.+56     	; 0x6a4 <write_low_nibble+0x50>
 66c:	15 c0       	rjmp	.+42     	; 0x698 <write_low_nibble+0x44>
		{
			case 'A':
			PORTA&=0xf0;// 0b11110000
 66e:	8b b3       	in	r24, 0x1b	; 27
 670:	80 7f       	andi	r24, 0xF0	; 240
 672:	8b bb       	out	0x1b, r24	; 27
			PORTA|=value;
 674:	8b b3       	in	r24, 0x1b	; 27
 676:	68 2b       	or	r22, r24
 678:	6b bb       	out	0x1b, r22	; 27
			break;
 67a:	08 95       	ret
			case 'B':
			PORTB&=0xf0;
 67c:	88 b3       	in	r24, 0x18	; 24
 67e:	80 7f       	andi	r24, 0xF0	; 240
 680:	88 bb       	out	0x18, r24	; 24
			PORTB|=value;
 682:	88 b3       	in	r24, 0x18	; 24
 684:	68 2b       	or	r22, r24
 686:	68 bb       	out	0x18, r22	; 24
			break;
 688:	08 95       	ret
case 'C':
PORTC&=0xf0;
 68a:	85 b3       	in	r24, 0x15	; 21
 68c:	80 7f       	andi	r24, 0xF0	; 240
 68e:	85 bb       	out	0x15, r24	; 21
PORTC|=value;
 690:	85 b3       	in	r24, 0x15	; 21
 692:	68 2b       	or	r22, r24
 694:	65 bb       	out	0x15, r22	; 21
break;
 696:	08 95       	ret
case 'D':
PORTD&=0xf0;
 698:	82 b3       	in	r24, 0x12	; 18
 69a:	80 7f       	andi	r24, 0xF0	; 240
 69c:	82 bb       	out	0x12, r24	; 18
PORTD|=value;
 69e:	82 b3       	in	r24, 0x12	; 18
 6a0:	68 2b       	or	r22, r24
 6a2:	62 bb       	out	0x12, r22	; 18
 6a4:	08 95       	ret

000006a6 <write_high_nibble>:
}
}

void write_high_nibble(unsigned char portname,unsigned char value)
{
	value<<=4;
 6a6:	62 95       	swap	r22
 6a8:	60 7f       	andi	r22, 0xF0	; 240
	switch(portname)
 6aa:	82 34       	cpi	r24, 0x42	; 66
 6ac:	89 f0       	breq	.+34     	; 0x6d0 <write_high_nibble+0x2a>
 6ae:	83 34       	cpi	r24, 0x43	; 67
 6b0:	18 f4       	brcc	.+6      	; 0x6b8 <write_high_nibble+0x12>
 6b2:	81 34       	cpi	r24, 0x41	; 65
 6b4:	09 f5       	brne	.+66     	; 0x6f8 <write_high_nibble+0x52>
 6b6:	05 c0       	rjmp	.+10     	; 0x6c2 <write_high_nibble+0x1c>
 6b8:	83 34       	cpi	r24, 0x43	; 67
 6ba:	89 f0       	breq	.+34     	; 0x6de <write_high_nibble+0x38>
 6bc:	84 34       	cpi	r24, 0x44	; 68
 6be:	e1 f4       	brne	.+56     	; 0x6f8 <write_high_nibble+0x52>
 6c0:	15 c0       	rjmp	.+42     	; 0x6ec <write_high_nibble+0x46>
	{
		case 'A':
		PORTA&=0x0f;
 6c2:	8b b3       	in	r24, 0x1b	; 27
 6c4:	8f 70       	andi	r24, 0x0F	; 15
 6c6:	8b bb       	out	0x1b, r24	; 27
		PORTA|=value;
 6c8:	8b b3       	in	r24, 0x1b	; 27
 6ca:	68 2b       	or	r22, r24
 6cc:	6b bb       	out	0x1b, r22	; 27
		break;
 6ce:	08 95       	ret
		case 'B':
		PORTB&=0x0f;
 6d0:	88 b3       	in	r24, 0x18	; 24
 6d2:	8f 70       	andi	r24, 0x0F	; 15
 6d4:	88 bb       	out	0x18, r24	; 24
		PORTB|=value;
 6d6:	88 b3       	in	r24, 0x18	; 24
 6d8:	68 2b       	or	r22, r24
 6da:	68 bb       	out	0x18, r22	; 24
		break;
 6dc:	08 95       	ret
		case 'C':
		PORTC&=0x0f;
 6de:	85 b3       	in	r24, 0x15	; 21
 6e0:	8f 70       	andi	r24, 0x0F	; 15
 6e2:	85 bb       	out	0x15, r24	; 21
		PORTC|=value;
 6e4:	85 b3       	in	r24, 0x15	; 21
 6e6:	68 2b       	or	r22, r24
 6e8:	65 bb       	out	0x15, r22	; 21
		break;
 6ea:	08 95       	ret
		case 'D':
		PORTD&=0x0f;
 6ec:	82 b3       	in	r24, 0x12	; 18
 6ee:	8f 70       	andi	r24, 0x0F	; 15
 6f0:	82 bb       	out	0x12, r24	; 18
		PORTD|=value;
 6f2:	82 b3       	in	r24, 0x12	; 18
 6f4:	68 2b       	or	r22, r24
 6f6:	62 bb       	out	0x12, r22	; 18
 6f8:	08 95       	ret

000006fa <motor_vinti>:

#include "direction_speed.h"


void motor_vinti(){
DDRB=0XFF;//output motor  left
 6fa:	8f ef       	ldi	r24, 0xFF	; 255
 6fc:	87 bb       	out	0x17, r24	; 23

DDRA=0XFF;// motor output right
 6fe:	8a bb       	out	0x1a, r24	; 26
*/

//L293D Pin 1 -> En1 -> motor 1


}
 700:	08 95       	ret

00000702 <PWM_init>:
	
	
	// Function to initialize PWM
	void PWM_init() {
		// Set PWM pins as output
		DDRB |= (1 << MOTOR_1_PIN);
 702:	bb 9a       	sbi	0x17, 3	; 23
		DDRD |= (1 << MOTOR_2_PIN) | (1 << MOTOR_3_PIN) | (1 << MOTOR_4_PIN);
 704:	81 b3       	in	r24, 0x11	; 17
 706:	80 6b       	ori	r24, 0xB0	; 176
 708:	81 bb       	out	0x11, r24	; 17
		
		// Configure Timer0 for PWM (Motor 1)
		TCCR0 = (1 << WGM00) | (1 << WGM01) | (1 << COM01) | (1 << CS01);
 70a:	8a e6       	ldi	r24, 0x6A	; 106
 70c:	83 bf       	out	0x33, r24	; 51
		
		// Configure Timer2 for PWM (Motor 2)
		TCCR2 = (1 << WGM20) | (1 << WGM21) | (1 << COM21) | (1 << CS21);
 70e:	85 bd       	out	0x25, r24	; 37
		
		

		
		// Configure Timer1 for PWM (Motor 3 and 4)
		TCCR1A = (1 << COM1A1) | (1 << COM1B1) | (1 << WGM10);
 710:	81 ea       	ldi	r24, 0xA1	; 161
 712:	8f bd       	out	0x2f, r24	; 47
		TCCR1B = (1 << WGM12) | (1 << CS11);
 714:	8a e0       	ldi	r24, 0x0A	; 10
 716:	8e bd       	out	0x2e, r24	; 46
	}
 718:	08 95       	ret

0000071a <set_motor_speed>:

	// Function to set motor speed (0-255)
	void set_motor_speed(unsigned char motor, unsigned char speed) {
		switch(motor) {
 71a:	82 30       	cpi	r24, 0x02	; 2
 71c:	61 f0       	breq	.+24     	; 0x736 <set_motor_speed+0x1c>
 71e:	83 30       	cpi	r24, 0x03	; 3
 720:	18 f4       	brcc	.+6      	; 0x728 <set_motor_speed+0xe>
 722:	81 30       	cpi	r24, 0x01	; 1
 724:	89 f4       	brne	.+34     	; 0x748 <set_motor_speed+0x2e>
 726:	05 c0       	rjmp	.+10     	; 0x732 <set_motor_speed+0x18>
 728:	83 30       	cpi	r24, 0x03	; 3
 72a:	39 f0       	breq	.+14     	; 0x73a <set_motor_speed+0x20>
 72c:	84 30       	cpi	r24, 0x04	; 4
 72e:	61 f4       	brne	.+24     	; 0x748 <set_motor_speed+0x2e>
 730:	08 c0       	rjmp	.+16     	; 0x742 <set_motor_speed+0x28>
			case 1:
			OCR0 = speed;
 732:	6c bf       	out	0x3c, r22	; 60
			break;
 734:	08 95       	ret
			case 2:
			OCR2 = speed;
 736:	63 bd       	out	0x23, r22	; 35
			break;
 738:	08 95       	ret
			case 3:
			OCR1B = speed;
 73a:	70 e0       	ldi	r23, 0x00	; 0
 73c:	79 bd       	out	0x29, r23	; 41
 73e:	68 bd       	out	0x28, r22	; 40
			break;
 740:	08 95       	ret
			case 4:
			OCR1A = speed;
 742:	70 e0       	ldi	r23, 0x00	; 0
 744:	7b bd       	out	0x2b, r23	; 43
 746:	6a bd       	out	0x2a, r22	; 42
 748:	08 95       	ret

0000074a <left_backword>:
	DIO_vwrite('A',5,0);
		
		
	}
	
	void left_backword(int speed2){
 74a:	cf 93       	push	r28
		
		
		// left ROTAT MOTOR ANTI-CLOCKWISE
		
		set_motor_speed(3,speed2*.92);
 74c:	9c 01       	movw	r18, r24
 74e:	b9 01       	movw	r22, r18
 750:	88 27       	eor	r24, r24
 752:	77 fd       	sbrc	r23, 7
 754:	80 95       	com	r24
 756:	98 2f       	mov	r25, r24
 758:	0e 94 68 06 	call	0xcd0	; 0xcd0 <__floatsisf>
 75c:	2f e1       	ldi	r18, 0x1F	; 31
 75e:	35 e8       	ldi	r19, 0x85	; 133
 760:	4b e6       	ldi	r20, 0x6B	; 107
 762:	5f e3       	ldi	r21, 0x3F	; 63
 764:	0e 94 f4 06 	call	0xde8	; 0xde8 <__mulsf3>
 768:	0e 94 3a 06 	call	0xc74	; 0xc74 <__fixunssfsi>
 76c:	c6 2f       	mov	r28, r22
 76e:	83 e0       	ldi	r24, 0x03	; 3
 770:	6c 2f       	mov	r22, r28
 772:	0e 94 8d 03 	call	0x71a	; 0x71a <set_motor_speed>
		set_motor_speed(4,speed2*.92);
 776:	84 e0       	ldi	r24, 0x04	; 4
 778:	6c 2f       	mov	r22, r28
 77a:	0e 94 8d 03 	call	0x71a	; 0x71a <set_motor_speed>
		
		DIO_vwrite('B',0,0);
 77e:	82 e4       	ldi	r24, 0x42	; 66
 780:	60 e0       	ldi	r22, 0x00	; 0
 782:	40 e0       	ldi	r20, 0x00	; 0
 784:	0e 94 da 00 	call	0x1b4	; 0x1b4 <DIO_vwrite>
		DIO_vwrite('B',1,1);
 788:	82 e4       	ldi	r24, 0x42	; 66
 78a:	61 e0       	ldi	r22, 0x01	; 1
 78c:	41 e0       	ldi	r20, 0x01	; 1
 78e:	0e 94 da 00 	call	0x1b4	; 0x1b4 <DIO_vwrite>
		DIO_vwrite('B',4,1);
 792:	82 e4       	ldi	r24, 0x42	; 66
 794:	64 e0       	ldi	r22, 0x04	; 4
 796:	41 e0       	ldi	r20, 0x01	; 1
 798:	0e 94 da 00 	call	0x1b4	; 0x1b4 <DIO_vwrite>
		DIO_vwrite('B',5,0);
 79c:	82 e4       	ldi	r24, 0x42	; 66
 79e:	65 e0       	ldi	r22, 0x05	; 5
 7a0:	40 e0       	ldi	r20, 0x00	; 0
 7a2:	0e 94 da 00 	call	0x1b4	; 0x1b4 <DIO_vwrite>
		
		
	}
 7a6:	cf 91       	pop	r28
 7a8:	08 95       	ret

000007aa <right_backword>:

		
	}


	void right_backword(int speed2){
 7aa:	cf 93       	push	r28
 7ac:	c8 2f       	mov	r28, r24
		
		// left ROTAT MOTOR1-2 ANTI-CLOCKWISE
		
	set_motor_speed(1,speed2);
 7ae:	81 e0       	ldi	r24, 0x01	; 1
 7b0:	6c 2f       	mov	r22, r28
 7b2:	0e 94 8d 03 	call	0x71a	; 0x71a <set_motor_speed>
	set_motor_speed(2,speed2);
 7b6:	82 e0       	ldi	r24, 0x02	; 2
 7b8:	6c 2f       	mov	r22, r28
 7ba:	0e 94 8d 03 	call	0x71a	; 0x71a <set_motor_speed>
	
	DIO_vwrite('A',0,0);
 7be:	81 e4       	ldi	r24, 0x41	; 65
 7c0:	60 e0       	ldi	r22, 0x00	; 0
 7c2:	40 e0       	ldi	r20, 0x00	; 0
 7c4:	0e 94 da 00 	call	0x1b4	; 0x1b4 <DIO_vwrite>
	DIO_vwrite('A',1,1);
 7c8:	81 e4       	ldi	r24, 0x41	; 65
 7ca:	61 e0       	ldi	r22, 0x01	; 1
 7cc:	41 e0       	ldi	r20, 0x01	; 1
 7ce:	0e 94 da 00 	call	0x1b4	; 0x1b4 <DIO_vwrite>
	DIO_vwrite('A',4,1);
 7d2:	81 e4       	ldi	r24, 0x41	; 65
 7d4:	64 e0       	ldi	r22, 0x04	; 4
 7d6:	41 e0       	ldi	r20, 0x01	; 1
 7d8:	0e 94 da 00 	call	0x1b4	; 0x1b4 <DIO_vwrite>
	DIO_vwrite('A',5,0);
 7dc:	81 e4       	ldi	r24, 0x41	; 65
 7de:	65 e0       	ldi	r22, 0x05	; 5
 7e0:	40 e0       	ldi	r20, 0x00	; 0
 7e2:	0e 94 da 00 	call	0x1b4	; 0x1b4 <DIO_vwrite>
		
		
	}
 7e6:	cf 91       	pop	r28
 7e8:	08 95       	ret

000007ea <motor_backword>:
		DIO_vwrite('B',5,0);
		
		
	}
	
		void motor_backword(int speed2){
 7ea:	cf 93       	push	r28
 7ec:	df 93       	push	r29
 7ee:	ec 01       	movw	r28, r24
			
			left_backword(speed2);
 7f0:	0e 94 a5 03 	call	0x74a	; 0x74a <left_backword>
			right_backword(speed2);
 7f4:	ce 01       	movw	r24, r28
 7f6:	0e 94 d5 03 	call	0x7aa	; 0x7aa <right_backword>
	
			
		}
 7fa:	df 91       	pop	r29
 7fc:	cf 91       	pop	r28
 7fe:	08 95       	ret

00000800 <right_forword>:
	DIO_vwrite('B',4,0);
	DIO_vwrite('B',5,1);
}


	void right_forword(int speed){
 800:	cf 93       	push	r28
 802:	c8 2f       	mov	r28, r24
		//right ROTAT MOTOR 1-2 CLOCKWISE
		set_motor_speed(1,speed);
 804:	81 e0       	ldi	r24, 0x01	; 1
 806:	6c 2f       	mov	r22, r28
 808:	0e 94 8d 03 	call	0x71a	; 0x71a <set_motor_speed>
		set_motor_speed(2,speed);
 80c:	82 e0       	ldi	r24, 0x02	; 2
 80e:	6c 2f       	mov	r22, r28
 810:	0e 94 8d 03 	call	0x71a	; 0x71a <set_motor_speed>
	
		DIO_vwrite('A',0,1);
 814:	81 e4       	ldi	r24, 0x41	; 65
 816:	60 e0       	ldi	r22, 0x00	; 0
 818:	41 e0       	ldi	r20, 0x01	; 1
 81a:	0e 94 da 00 	call	0x1b4	; 0x1b4 <DIO_vwrite>
		DIO_vwrite('A',1,0);
 81e:	81 e4       	ldi	r24, 0x41	; 65
 820:	61 e0       	ldi	r22, 0x01	; 1
 822:	40 e0       	ldi	r20, 0x00	; 0
 824:	0e 94 da 00 	call	0x1b4	; 0x1b4 <DIO_vwrite>
	DIO_vwrite('A',4,0);
 828:	81 e4       	ldi	r24, 0x41	; 65
 82a:	64 e0       	ldi	r22, 0x04	; 4
 82c:	40 e0       	ldi	r20, 0x00	; 0
 82e:	0e 94 da 00 	call	0x1b4	; 0x1b4 <DIO_vwrite>
	DIO_vwrite('A',5,1);
 832:	81 e4       	ldi	r24, 0x41	; 65
 834:	65 e0       	ldi	r22, 0x05	; 5
 836:	41 e0       	ldi	r20, 0x01	; 1
 838:	0e 94 da 00 	call	0x1b4	; 0x1b4 <DIO_vwrite>
		
	}
 83c:	cf 91       	pop	r28
 83e:	08 95       	ret

00000840 <turn_left>:
		left_forword(right);
		right_backword(right);
		
	}
	
	void turn_left(int left){
 840:	cf 93       	push	r28
 842:	df 93       	push	r29
 844:	ec 01       	movw	r28, r24
		left_backword(left);
 846:	0e 94 a5 03 	call	0x74a	; 0x74a <left_backword>
		right_forword(left);
 84a:	ce 01       	movw	r24, r28
 84c:	0e 94 00 04 	call	0x800	; 0x800 <right_forword>
	}
 850:	df 91       	pop	r29
 852:	cf 91       	pop	r28
 854:	08 95       	ret

00000856 <left_forword>:

}

		

void left_forword(int speed){
 856:	cf 93       	push	r28
	//left ROTAT MOTOR3-4 CLOCKWISE

	set_motor_speed(3,speed * 0.92);
 858:	9c 01       	movw	r18, r24
 85a:	b9 01       	movw	r22, r18
 85c:	88 27       	eor	r24, r24
 85e:	77 fd       	sbrc	r23, 7
 860:	80 95       	com	r24
 862:	98 2f       	mov	r25, r24
 864:	0e 94 68 06 	call	0xcd0	; 0xcd0 <__floatsisf>
 868:	2f e1       	ldi	r18, 0x1F	; 31
 86a:	35 e8       	ldi	r19, 0x85	; 133
 86c:	4b e6       	ldi	r20, 0x6B	; 107
 86e:	5f e3       	ldi	r21, 0x3F	; 63
 870:	0e 94 f4 06 	call	0xde8	; 0xde8 <__mulsf3>
 874:	0e 94 3a 06 	call	0xc74	; 0xc74 <__fixunssfsi>
 878:	c6 2f       	mov	r28, r22
 87a:	83 e0       	ldi	r24, 0x03	; 3
 87c:	6c 2f       	mov	r22, r28
 87e:	0e 94 8d 03 	call	0x71a	; 0x71a <set_motor_speed>
	set_motor_speed(4,speed * 0.92);
 882:	84 e0       	ldi	r24, 0x04	; 4
 884:	6c 2f       	mov	r22, r28
 886:	0e 94 8d 03 	call	0x71a	; 0x71a <set_motor_speed>
	
	DIO_vwrite('B',0,1);
 88a:	82 e4       	ldi	r24, 0x42	; 66
 88c:	60 e0       	ldi	r22, 0x00	; 0
 88e:	41 e0       	ldi	r20, 0x01	; 1
 890:	0e 94 da 00 	call	0x1b4	; 0x1b4 <DIO_vwrite>
	DIO_vwrite('B',1,0);
 894:	82 e4       	ldi	r24, 0x42	; 66
 896:	61 e0       	ldi	r22, 0x01	; 1
 898:	40 e0       	ldi	r20, 0x00	; 0
 89a:	0e 94 da 00 	call	0x1b4	; 0x1b4 <DIO_vwrite>
	DIO_vwrite('B',4,0);
 89e:	82 e4       	ldi	r24, 0x42	; 66
 8a0:	64 e0       	ldi	r22, 0x04	; 4
 8a2:	40 e0       	ldi	r20, 0x00	; 0
 8a4:	0e 94 da 00 	call	0x1b4	; 0x1b4 <DIO_vwrite>
	DIO_vwrite('B',5,1);
 8a8:	82 e4       	ldi	r24, 0x42	; 66
 8aa:	65 e0       	ldi	r22, 0x05	; 5
 8ac:	41 e0       	ldi	r20, 0x01	; 1
 8ae:	0e 94 da 00 	call	0x1b4	; 0x1b4 <DIO_vwrite>
}
 8b2:	cf 91       	pop	r28
 8b4:	08 95       	ret

000008b6 <stop_motor>:
		right_forword(left);
	}
	
	void stop_motor(){
		
		left_forword(0);
 8b6:	80 e0       	ldi	r24, 0x00	; 0
 8b8:	90 e0       	ldi	r25, 0x00	; 0
 8ba:	0e 94 2b 04 	call	0x856	; 0x856 <left_forword>
		right_forword(0);
 8be:	80 e0       	ldi	r24, 0x00	; 0
 8c0:	90 e0       	ldi	r25, 0x00	; 0
 8c2:	0e 94 00 04 	call	0x800	; 0x800 <right_forword>
	}
 8c6:	08 95       	ret

000008c8 <turn_right>:
	
			
		}
		
	
	void turn_right(int right){
 8c8:	cf 93       	push	r28
 8ca:	df 93       	push	r29
 8cc:	ec 01       	movw	r28, r24
		left_forword(right);
 8ce:	0e 94 2b 04 	call	0x856	; 0x856 <left_forword>
		right_backword(right);
 8d2:	ce 01       	movw	r24, r28
 8d4:	0e 94 d5 03 	call	0x7aa	; 0x7aa <right_backword>
		
	}
 8d8:	df 91       	pop	r29
 8da:	cf 91       	pop	r28
 8dc:	08 95       	ret

000008de <motor_forword>:
	DIO_vwrite('A',4,0);
	DIO_vwrite('A',5,1);
		
	}

	void motor_forword(int speed){
 8de:	cf 93       	push	r28
 8e0:	df 93       	push	r29
 8e2:	ec 01       	movw	r28, r24
		
		left_forword(speed);
 8e4:	0e 94 2b 04 	call	0x856	; 0x856 <left_forword>
		right_forword(speed);
 8e8:	ce 01       	movw	r24, r28
 8ea:	0e 94 00 04 	call	0x800	; 0x800 <right_forword>

		
	}
 8ee:	df 91       	pop	r29
 8f0:	cf 91       	pop	r28
 8f2:	08 95       	ret

000008f4 <turn_right_slow>:
		}
	}
	
	

void turn_right_slow(int rslow){
 8f4:	cf 93       	push	r28
 8f6:	df 93       	push	r29
 8f8:	d8 2f       	mov	r29, r24
 8fa:	c9 2f       	mov	r28, r25
right_forword(rslow/2);
 8fc:	28 2f       	mov	r18, r24
 8fe:	39 2f       	mov	r19, r25
 900:	33 23       	and	r19, r19
 902:	14 f4       	brge	.+4      	; 0x908 <turn_right_slow+0x14>
 904:	2f 5f       	subi	r18, 0xFF	; 255
 906:	3f 4f       	sbci	r19, 0xFF	; 255
 908:	c9 01       	movw	r24, r18
 90a:	95 95       	asr	r25
 90c:	87 95       	ror	r24
 90e:	0e 94 00 04 	call	0x800	; 0x800 <right_forword>
	left_forword(rslow);
 912:	8d 2f       	mov	r24, r29
 914:	9c 2f       	mov	r25, r28
 916:	0e 94 2b 04 	call	0x856	; 0x856 <left_forword>
	
	
	
}
 91a:	df 91       	pop	r29
 91c:	cf 91       	pop	r28
 91e:	08 95       	ret

00000920 <turn_left_slow>:

void turn_left_slow(int slow){
 920:	cf 93       	push	r28
 922:	df 93       	push	r29
 924:	d8 2f       	mov	r29, r24
 926:	c9 2f       	mov	r28, r25
	
	left_forword(slow/2);
 928:	28 2f       	mov	r18, r24
 92a:	39 2f       	mov	r19, r25
 92c:	33 23       	and	r19, r19
 92e:	14 f4       	brge	.+4      	; 0x934 <turn_left_slow+0x14>
 930:	2f 5f       	subi	r18, 0xFF	; 255
 932:	3f 4f       	sbci	r19, 0xFF	; 255
 934:	c9 01       	movw	r24, r18
 936:	95 95       	asr	r25
 938:	87 95       	ror	r24
 93a:	0e 94 2b 04 	call	0x856	; 0x856 <left_forword>
	right_forword(slow);
 93e:	8d 2f       	mov	r24, r29
 940:	9c 2f       	mov	r25, r28
 942:	0e 94 00 04 	call	0x800	; 0x800 <right_forword>
}
 946:	df 91       	pop	r29
 948:	cf 91       	pop	r28
 94a:	08 95       	ret

0000094c <main>:

int main(void)
{
	char val;
	// OUTPUT LED RED      
	DIO_vsetpindir('D',2,1);
 94c:	84 e4       	ldi	r24, 0x44	; 68
 94e:	62 e0       	ldi	r22, 0x02	; 2
 950:	41 e0       	ldi	r20, 0x01	; 1
 952:	0e 94 49 00 	call	0x92	; 0x92 <DIO_vsetpindir>
	DIO_vsetpindir('D',3,1);
 956:	84 e4       	ldi	r24, 0x44	; 68
 958:	63 e0       	ldi	r22, 0x03	; 3
 95a:	41 e0       	ldi	r20, 0x01	; 1
 95c:	0e 94 49 00 	call	0x92	; 0x92 <DIO_vsetpindir>
	// OUTPUT LED BLUE  A PIN 2-3
	//uart_vinit(9600);
USART_Init(9600);		
 960:	60 e8       	ldi	r22, 0x80	; 128
 962:	75 e2       	ldi	r23, 0x25	; 37
 964:	80 e0       	ldi	r24, 0x00	; 0
 966:	90 e0       	ldi	r25, 0x00	; 0
 968:	0e 94 2a 05 	call	0xa54	; 0xa54 <USART_Init>
	
	 motor_vinti();
 96c:	0e 94 7d 03 	call	0x6fa	; 0x6fa <motor_vinti>
	 PWM_init();
 970:	0e 94 81 03 	call	0x702	; 0x702 <PWM_init>
    while(1)
    {
        //TODO:: Please write your application code 
		//val=uart_receivedata();
		val= USART_RxChar()	;
 974:	0e 94 51 05 	call	0xaa2	; 0xaa2 <USART_RxChar>
		
		switch(val){
 978:	82 35       	cpi	r24, 0x52	; 82
 97a:	71 f1       	breq	.+92     	; 0x9d8 <main+0x8c>
 97c:	83 35       	cpi	r24, 0x53	; 83
 97e:	70 f4       	brcc	.+28     	; 0x99c <main+0x50>
 980:	87 34       	cpi	r24, 0x47	; 71
 982:	29 f1       	breq	.+74     	; 0x9ce <main+0x82>
 984:	88 34       	cpi	r24, 0x48	; 72
 986:	28 f4       	brcc	.+10     	; 0x992 <main+0x46>
 988:	82 34       	cpi	r24, 0x42	; 66
 98a:	e1 f0       	breq	.+56     	; 0x9c4 <main+0x78>
 98c:	86 34       	cpi	r24, 0x46	; 70
 98e:	91 f7       	brne	.-28     	; 0x974 <main+0x28>
 990:	14 c0       	rjmp	.+40     	; 0x9ba <main+0x6e>
 992:	89 34       	cpi	r24, 0x49	; 73
 994:	31 f1       	breq	.+76     	; 0x9e2 <main+0x96>
 996:	8c 34       	cpi	r24, 0x4C	; 76
 998:	69 f7       	brne	.-38     	; 0x974 <main+0x28>
 99a:	28 c0       	rjmp	.+80     	; 0x9ec <main+0xa0>
 99c:	87 35       	cpi	r24, 0x57	; 87
 99e:	71 f1       	breq	.+92     	; 0x9fc <main+0xb0>
 9a0:	88 35       	cpi	r24, 0x58	; 88
 9a2:	28 f4       	brcc	.+10     	; 0x9ae <main+0x62>
 9a4:	83 35       	cpi	r24, 0x53	; 83
 9a6:	39 f1       	breq	.+78     	; 0x9f6 <main+0xaa>
 9a8:	85 35       	cpi	r24, 0x55	; 85
 9aa:	21 f7       	brne	.-56     	; 0x974 <main+0x28>
 9ac:	3d c0       	rjmp	.+122    	; 0xa28 <main+0xdc>
 9ae:	85 37       	cpi	r24, 0x75	; 117
 9b0:	09 f4       	brne	.+2      	; 0x9b4 <main+0x68>
 9b2:	45 c0       	rjmp	.+138    	; 0xa3e <main+0xf2>
 9b4:	87 37       	cpi	r24, 0x77	; 119
 9b6:	f1 f6       	brne	.-68     	; 0x974 <main+0x28>
 9b8:	2c c0       	rjmp	.+88     	; 0xa12 <main+0xc6>
			
			case 'F':
			motor_forword(200);
 9ba:	88 ec       	ldi	r24, 0xC8	; 200
 9bc:	90 e0       	ldi	r25, 0x00	; 0
 9be:	0e 94 6f 04 	call	0x8de	; 0x8de <motor_forword>
			break;
 9c2:	d8 cf       	rjmp	.-80     	; 0x974 <main+0x28>
			
			case 'B':
			motor_backword(200);
 9c4:	88 ec       	ldi	r24, 0xC8	; 200
 9c6:	90 e0       	ldi	r25, 0x00	; 0
 9c8:	0e 94 f5 03 	call	0x7ea	; 0x7ea <motor_backword>
			break;
 9cc:	d3 cf       	rjmp	.-90     	; 0x974 <main+0x28>
			
			case 'G':
			turn_left(200);
 9ce:	88 ec       	ldi	r24, 0xC8	; 200
 9d0:	90 e0       	ldi	r25, 0x00	; 0
 9d2:	0e 94 20 04 	call	0x840	; 0x840 <turn_left>
			break;
 9d6:	ce cf       	rjmp	.-100    	; 0x974 <main+0x28>
			case 'R':
			turn_right(200);
 9d8:	88 ec       	ldi	r24, 0xC8	; 200
 9da:	90 e0       	ldi	r25, 0x00	; 0
 9dc:	0e 94 64 04 	call	0x8c8	; 0x8c8 <turn_right>
			break;
 9e0:	c9 cf       	rjmp	.-110    	; 0x974 <main+0x28>
			case 'I':
			turn_right(200);
 9e2:	88 ec       	ldi	r24, 0xC8	; 200
 9e4:	90 e0       	ldi	r25, 0x00	; 0
 9e6:	0e 94 64 04 	call	0x8c8	; 0x8c8 <turn_right>
			break;
 9ea:	c4 cf       	rjmp	.-120    	; 0x974 <main+0x28>
			
			case 'L':
			turn_left(200);
 9ec:	88 ec       	ldi	r24, 0xC8	; 200
 9ee:	90 e0       	ldi	r25, 0x00	; 0
 9f0:	0e 94 20 04 	call	0x840	; 0x840 <turn_left>
			break;
 9f4:	bf cf       	rjmp	.-130    	; 0x974 <main+0x28>
			
			case 'S':
			stop_motor();
 9f6:	0e 94 5b 04 	call	0x8b6	; 0x8b6 <stop_motor>
			break;
 9fa:	bc cf       	rjmp	.-136    	; 0x974 <main+0x28>
			
			case 'W':
			DIO_vwrite('A',2,1);
 9fc:	81 e4       	ldi	r24, 0x41	; 65
 9fe:	62 e0       	ldi	r22, 0x02	; 2
 a00:	41 e0       	ldi	r20, 0x01	; 1
 a02:	0e 94 da 00 	call	0x1b4	; 0x1b4 <DIO_vwrite>
			DIO_vwrite('A',3,1);
 a06:	81 e4       	ldi	r24, 0x41	; 65
 a08:	63 e0       	ldi	r22, 0x03	; 3
 a0a:	41 e0       	ldi	r20, 0x01	; 1
 a0c:	0e 94 da 00 	call	0x1b4	; 0x1b4 <DIO_vwrite>
			break;
 a10:	b1 cf       	rjmp	.-158    	; 0x974 <main+0x28>
			
			case 'w':
			DIO_vwrite('A',2,0);
 a12:	81 e4       	ldi	r24, 0x41	; 65
 a14:	62 e0       	ldi	r22, 0x02	; 2
 a16:	40 e0       	ldi	r20, 0x00	; 0
 a18:	0e 94 da 00 	call	0x1b4	; 0x1b4 <DIO_vwrite>
			DIO_vwrite('A',3,0);
 a1c:	81 e4       	ldi	r24, 0x41	; 65
 a1e:	63 e0       	ldi	r22, 0x03	; 3
 a20:	40 e0       	ldi	r20, 0x00	; 0
 a22:	0e 94 da 00 	call	0x1b4	; 0x1b4 <DIO_vwrite>
			break;
 a26:	a6 cf       	rjmp	.-180    	; 0x974 <main+0x28>
			
			case 'U':
			DIO_vwrite('D',2,1);
 a28:	84 e4       	ldi	r24, 0x44	; 68
 a2a:	62 e0       	ldi	r22, 0x02	; 2
 a2c:	41 e0       	ldi	r20, 0x01	; 1
 a2e:	0e 94 da 00 	call	0x1b4	; 0x1b4 <DIO_vwrite>
			DIO_vwrite('D',3,1);
 a32:	84 e4       	ldi	r24, 0x44	; 68
 a34:	63 e0       	ldi	r22, 0x03	; 3
 a36:	41 e0       	ldi	r20, 0x01	; 1
 a38:	0e 94 da 00 	call	0x1b4	; 0x1b4 <DIO_vwrite>
			break;
 a3c:	9b cf       	rjmp	.-202    	; 0x974 <main+0x28>
			
			case 'u':
			DIO_vwrite('D',2,0);
 a3e:	84 e4       	ldi	r24, 0x44	; 68
 a40:	62 e0       	ldi	r22, 0x02	; 2
 a42:	40 e0       	ldi	r20, 0x00	; 0
 a44:	0e 94 da 00 	call	0x1b4	; 0x1b4 <DIO_vwrite>
			DIO_vwrite('D',3,0);
 a48:	84 e4       	ldi	r24, 0x44	; 68
 a4a:	63 e0       	ldi	r22, 0x03	; 3
 a4c:	40 e0       	ldi	r20, 0x00	; 0
 a4e:	0e 94 da 00 	call	0x1b4	; 0x1b4 <DIO_vwrite>
			break;
 a52:	90 cf       	rjmp	.-224    	; 0x974 <main+0x28>

00000a54 <USART_Init>:


void USART_Init(unsigned long BAUDRATE)				/* USART initialize function */
{
	#ifdef DOUBLE_SPEED_MODE
	UCSRA |=(1 << U2X);
 a54:	59 9a       	sbi	0x0b, 1	; 11
	#endif
	UCSRB |= (1 << RXEN) | (1 << TXEN) | (1 << RXCIE);	/* Enable USART transmitter and receiver */
 a56:	2a b1       	in	r18, 0x0a	; 10
 a58:	28 69       	ori	r18, 0x98	; 152
 a5a:	2a b9       	out	0x0a, r18	; 10
	UCSRC |= (1 << URSEL)| (1 << UCSZ0) | (1 << UCSZ1);	/* Write USCRC for 8 bit data and 1 stop bit */
 a5c:	20 b5       	in	r18, 0x20	; 32
 a5e:	26 68       	ori	r18, 0x86	; 134
 a60:	20 bd       	out	0x20, r18	; 32
	UBRRL = BAUD_PRESCALE;							/* Load UBRRL with lower 8 bit of prescale value */
 a62:	0e 94 66 06 	call	0xccc	; 0xccc <__floatunsisf>
 a66:	20 e0       	ldi	r18, 0x00	; 0
 a68:	30 e0       	ldi	r19, 0x00	; 0
 a6a:	40 e0       	ldi	r20, 0x00	; 0
 a6c:	51 e4       	ldi	r21, 0x41	; 65
 a6e:	0e 94 f4 06 	call	0xde8	; 0xde8 <__mulsf3>
 a72:	9b 01       	movw	r18, r22
 a74:	ac 01       	movw	r20, r24
 a76:	60 e0       	ldi	r22, 0x00	; 0
 a78:	74 e2       	ldi	r23, 0x24	; 36
 a7a:	84 e7       	ldi	r24, 0x74	; 116
 a7c:	99 e4       	ldi	r25, 0x49	; 73
 a7e:	0e 94 cd 05 	call	0xb9a	; 0xb9a <__divsf3>
 a82:	20 e0       	ldi	r18, 0x00	; 0
 a84:	30 e0       	ldi	r19, 0x00	; 0
 a86:	40 e8       	ldi	r20, 0x80	; 128
 a88:	5f e3       	ldi	r21, 0x3F	; 63
 a8a:	0e 94 68 05 	call	0xad0	; 0xad0 <__subsf3>
 a8e:	0e 94 57 07 	call	0xeae	; 0xeae <round>
 a92:	0e 94 35 06 	call	0xc6a	; 0xc6a <__fixsfsi>
 a96:	69 b9       	out	0x09, r22	; 9
	UBRRH = (BAUD_PRESCALE >> 8);					/* Load UBRRH with upper 8 bit of prescale value */
 a98:	67 2f       	mov	r22, r23
 a9a:	77 0f       	add	r23, r23
 a9c:	77 0b       	sbc	r23, r23
 a9e:	60 bd       	out	0x20, r22	; 32
}
 aa0:	08 95       	ret

00000aa2 <USART_RxChar>:

char USART_RxChar()									/* Data receiving function */
{
	while (!(UCSRA & (1 << RXC)));					/* Wait until new data receive */
 aa2:	5f 9b       	sbis	0x0b, 7	; 11
 aa4:	fe cf       	rjmp	.-4      	; 0xaa2 <USART_RxChar>
	return(UDR);									/* Get and return received data */
 aa6:	8c b1       	in	r24, 0x0c	; 12
}
 aa8:	08 95       	ret

00000aaa <USART_TxChar>:

void USART_TxChar(char data)						/* Data transmitting function */
{
	UDR = data;										/* Write data to be transmitting in UDR */
 aaa:	8c b9       	out	0x0c, r24	; 12
	while (!(UCSRA & (1<<UDRE)));					/* Wait until data transmit and buffer get empty */
 aac:	5d 9b       	sbis	0x0b, 5	; 11
 aae:	fe cf       	rjmp	.-4      	; 0xaac <USART_TxChar+0x2>
}
 ab0:	08 95       	ret

00000ab2 <USART_SendString>:

void USART_SendString(char *str)					/* Send string of USART data function */
{
 ab2:	cf 93       	push	r28
 ab4:	df 93       	push	r29
 ab6:	ec 01       	movw	r28, r24
	int i=0;
	while (str[i]!=0)
 ab8:	88 81       	ld	r24, Y
 aba:	88 23       	and	r24, r24
 abc:	31 f0       	breq	.+12     	; 0xaca <USART_SendString+0x18>
{
	UDR = data;										/* Write data to be transmitting in UDR */
	while (!(UCSRA & (1<<UDRE)));					/* Wait until data transmit and buffer get empty */
}

void USART_SendString(char *str)					/* Send string of USART data function */
 abe:	21 96       	adiw	r28, 0x01	; 1
{
	int i=0;
	while (str[i]!=0)
	{
		USART_TxChar(str[i]);						/* Send each char of string till the NULL */
 ac0:	0e 94 55 05 	call	0xaaa	; 0xaaa <USART_TxChar>
}

void USART_SendString(char *str)					/* Send string of USART data function */
{
	int i=0;
	while (str[i]!=0)
 ac4:	89 91       	ld	r24, Y+
 ac6:	88 23       	and	r24, r24
 ac8:	d9 f7       	brne	.-10     	; 0xac0 <USART_SendString+0xe>
	{
		USART_TxChar(str[i]);						/* Send each char of string till the NULL */
		i++;
	}
}
 aca:	df 91       	pop	r29
 acc:	cf 91       	pop	r28
 ace:	08 95       	ret

00000ad0 <__subsf3>:
 ad0:	50 58       	subi	r21, 0x80	; 128

00000ad2 <__addsf3>:
 ad2:	bb 27       	eor	r27, r27
 ad4:	aa 27       	eor	r26, r26
 ad6:	0e d0       	rcall	.+28     	; 0xaf4 <__addsf3x>
 ad8:	4d c1       	rjmp	.+666    	; 0xd74 <__fp_round>
 ada:	3e d1       	rcall	.+636    	; 0xd58 <__fp_pscA>
 adc:	30 f0       	brcs	.+12     	; 0xaea <__addsf3+0x18>
 ade:	43 d1       	rcall	.+646    	; 0xd66 <__fp_pscB>
 ae0:	20 f0       	brcs	.+8      	; 0xaea <__addsf3+0x18>
 ae2:	31 f4       	brne	.+12     	; 0xaf0 <__addsf3+0x1e>
 ae4:	9f 3f       	cpi	r25, 0xFF	; 255
 ae6:	11 f4       	brne	.+4      	; 0xaec <__addsf3+0x1a>
 ae8:	1e f4       	brtc	.+6      	; 0xaf0 <__addsf3+0x1e>
 aea:	33 c1       	rjmp	.+614    	; 0xd52 <__fp_nan>
 aec:	0e f4       	brtc	.+2      	; 0xaf0 <__addsf3+0x1e>
 aee:	e0 95       	com	r30
 af0:	e7 fb       	bst	r30, 7
 af2:	29 c1       	rjmp	.+594    	; 0xd46 <__fp_inf>

00000af4 <__addsf3x>:
 af4:	e9 2f       	mov	r30, r25
 af6:	4f d1       	rcall	.+670    	; 0xd96 <__fp_split3>
 af8:	80 f3       	brcs	.-32     	; 0xada <__addsf3+0x8>
 afa:	ba 17       	cp	r27, r26
 afc:	62 07       	cpc	r22, r18
 afe:	73 07       	cpc	r23, r19
 b00:	84 07       	cpc	r24, r20
 b02:	95 07       	cpc	r25, r21
 b04:	18 f0       	brcs	.+6      	; 0xb0c <__addsf3x+0x18>
 b06:	71 f4       	brne	.+28     	; 0xb24 <__addsf3x+0x30>
 b08:	9e f5       	brtc	.+102    	; 0xb70 <__addsf3x+0x7c>
 b0a:	67 c1       	rjmp	.+718    	; 0xdda <__fp_zero>
 b0c:	0e f4       	brtc	.+2      	; 0xb10 <__addsf3x+0x1c>
 b0e:	e0 95       	com	r30
 b10:	0b 2e       	mov	r0, r27
 b12:	ba 2f       	mov	r27, r26
 b14:	a0 2d       	mov	r26, r0
 b16:	0b 01       	movw	r0, r22
 b18:	b9 01       	movw	r22, r18
 b1a:	90 01       	movw	r18, r0
 b1c:	0c 01       	movw	r0, r24
 b1e:	ca 01       	movw	r24, r20
 b20:	a0 01       	movw	r20, r0
 b22:	11 24       	eor	r1, r1
 b24:	ff 27       	eor	r31, r31
 b26:	59 1b       	sub	r21, r25
 b28:	99 f0       	breq	.+38     	; 0xb50 <__addsf3x+0x5c>
 b2a:	59 3f       	cpi	r21, 0xF9	; 249
 b2c:	50 f4       	brcc	.+20     	; 0xb42 <__addsf3x+0x4e>
 b2e:	50 3e       	cpi	r21, 0xE0	; 224
 b30:	68 f1       	brcs	.+90     	; 0xb8c <__addsf3x+0x98>
 b32:	1a 16       	cp	r1, r26
 b34:	f0 40       	sbci	r31, 0x00	; 0
 b36:	a2 2f       	mov	r26, r18
 b38:	23 2f       	mov	r18, r19
 b3a:	34 2f       	mov	r19, r20
 b3c:	44 27       	eor	r20, r20
 b3e:	58 5f       	subi	r21, 0xF8	; 248
 b40:	f3 cf       	rjmp	.-26     	; 0xb28 <__addsf3x+0x34>
 b42:	46 95       	lsr	r20
 b44:	37 95       	ror	r19
 b46:	27 95       	ror	r18
 b48:	a7 95       	ror	r26
 b4a:	f0 40       	sbci	r31, 0x00	; 0
 b4c:	53 95       	inc	r21
 b4e:	c9 f7       	brne	.-14     	; 0xb42 <__addsf3x+0x4e>
 b50:	7e f4       	brtc	.+30     	; 0xb70 <__addsf3x+0x7c>
 b52:	1f 16       	cp	r1, r31
 b54:	ba 0b       	sbc	r27, r26
 b56:	62 0b       	sbc	r22, r18
 b58:	73 0b       	sbc	r23, r19
 b5a:	84 0b       	sbc	r24, r20
 b5c:	ba f0       	brmi	.+46     	; 0xb8c <__addsf3x+0x98>
 b5e:	91 50       	subi	r25, 0x01	; 1
 b60:	a1 f0       	breq	.+40     	; 0xb8a <__addsf3x+0x96>
 b62:	ff 0f       	add	r31, r31
 b64:	bb 1f       	adc	r27, r27
 b66:	66 1f       	adc	r22, r22
 b68:	77 1f       	adc	r23, r23
 b6a:	88 1f       	adc	r24, r24
 b6c:	c2 f7       	brpl	.-16     	; 0xb5e <__addsf3x+0x6a>
 b6e:	0e c0       	rjmp	.+28     	; 0xb8c <__addsf3x+0x98>
 b70:	ba 0f       	add	r27, r26
 b72:	62 1f       	adc	r22, r18
 b74:	73 1f       	adc	r23, r19
 b76:	84 1f       	adc	r24, r20
 b78:	48 f4       	brcc	.+18     	; 0xb8c <__addsf3x+0x98>
 b7a:	87 95       	ror	r24
 b7c:	77 95       	ror	r23
 b7e:	67 95       	ror	r22
 b80:	b7 95       	ror	r27
 b82:	f7 95       	ror	r31
 b84:	9e 3f       	cpi	r25, 0xFE	; 254
 b86:	08 f0       	brcs	.+2      	; 0xb8a <__addsf3x+0x96>
 b88:	b3 cf       	rjmp	.-154    	; 0xaf0 <__addsf3+0x1e>
 b8a:	93 95       	inc	r25
 b8c:	88 0f       	add	r24, r24
 b8e:	08 f0       	brcs	.+2      	; 0xb92 <__addsf3x+0x9e>
 b90:	99 27       	eor	r25, r25
 b92:	ee 0f       	add	r30, r30
 b94:	97 95       	ror	r25
 b96:	87 95       	ror	r24
 b98:	08 95       	ret

00000b9a <__divsf3>:
 b9a:	0c d0       	rcall	.+24     	; 0xbb4 <__divsf3x>
 b9c:	eb c0       	rjmp	.+470    	; 0xd74 <__fp_round>
 b9e:	e3 d0       	rcall	.+454    	; 0xd66 <__fp_pscB>
 ba0:	40 f0       	brcs	.+16     	; 0xbb2 <__divsf3+0x18>
 ba2:	da d0       	rcall	.+436    	; 0xd58 <__fp_pscA>
 ba4:	30 f0       	brcs	.+12     	; 0xbb2 <__divsf3+0x18>
 ba6:	21 f4       	brne	.+8      	; 0xbb0 <__divsf3+0x16>
 ba8:	5f 3f       	cpi	r21, 0xFF	; 255
 baa:	19 f0       	breq	.+6      	; 0xbb2 <__divsf3+0x18>
 bac:	cc c0       	rjmp	.+408    	; 0xd46 <__fp_inf>
 bae:	51 11       	cpse	r21, r1
 bb0:	15 c1       	rjmp	.+554    	; 0xddc <__fp_szero>
 bb2:	cf c0       	rjmp	.+414    	; 0xd52 <__fp_nan>

00000bb4 <__divsf3x>:
 bb4:	f0 d0       	rcall	.+480    	; 0xd96 <__fp_split3>
 bb6:	98 f3       	brcs	.-26     	; 0xb9e <__divsf3+0x4>

00000bb8 <__divsf3_pse>:
 bb8:	99 23       	and	r25, r25
 bba:	c9 f3       	breq	.-14     	; 0xbae <__divsf3+0x14>
 bbc:	55 23       	and	r21, r21
 bbe:	b1 f3       	breq	.-20     	; 0xbac <__divsf3+0x12>
 bc0:	95 1b       	sub	r25, r21
 bc2:	55 0b       	sbc	r21, r21
 bc4:	bb 27       	eor	r27, r27
 bc6:	aa 27       	eor	r26, r26
 bc8:	62 17       	cp	r22, r18
 bca:	73 07       	cpc	r23, r19
 bcc:	84 07       	cpc	r24, r20
 bce:	38 f0       	brcs	.+14     	; 0xbde <__divsf3_pse+0x26>
 bd0:	9f 5f       	subi	r25, 0xFF	; 255
 bd2:	5f 4f       	sbci	r21, 0xFF	; 255
 bd4:	22 0f       	add	r18, r18
 bd6:	33 1f       	adc	r19, r19
 bd8:	44 1f       	adc	r20, r20
 bda:	aa 1f       	adc	r26, r26
 bdc:	a9 f3       	breq	.-22     	; 0xbc8 <__divsf3_pse+0x10>
 bde:	33 d0       	rcall	.+102    	; 0xc46 <__divsf3_pse+0x8e>
 be0:	0e 2e       	mov	r0, r30
 be2:	3a f0       	brmi	.+14     	; 0xbf2 <__divsf3_pse+0x3a>
 be4:	e0 e8       	ldi	r30, 0x80	; 128
 be6:	30 d0       	rcall	.+96     	; 0xc48 <__divsf3_pse+0x90>
 be8:	91 50       	subi	r25, 0x01	; 1
 bea:	50 40       	sbci	r21, 0x00	; 0
 bec:	e6 95       	lsr	r30
 bee:	00 1c       	adc	r0, r0
 bf0:	ca f7       	brpl	.-14     	; 0xbe4 <__divsf3_pse+0x2c>
 bf2:	29 d0       	rcall	.+82     	; 0xc46 <__divsf3_pse+0x8e>
 bf4:	fe 2f       	mov	r31, r30
 bf6:	27 d0       	rcall	.+78     	; 0xc46 <__divsf3_pse+0x8e>
 bf8:	66 0f       	add	r22, r22
 bfa:	77 1f       	adc	r23, r23
 bfc:	88 1f       	adc	r24, r24
 bfe:	bb 1f       	adc	r27, r27
 c00:	26 17       	cp	r18, r22
 c02:	37 07       	cpc	r19, r23
 c04:	48 07       	cpc	r20, r24
 c06:	ab 07       	cpc	r26, r27
 c08:	b0 e8       	ldi	r27, 0x80	; 128
 c0a:	09 f0       	breq	.+2      	; 0xc0e <__divsf3_pse+0x56>
 c0c:	bb 0b       	sbc	r27, r27
 c0e:	80 2d       	mov	r24, r0
 c10:	bf 01       	movw	r22, r30
 c12:	ff 27       	eor	r31, r31
 c14:	93 58       	subi	r25, 0x83	; 131
 c16:	5f 4f       	sbci	r21, 0xFF	; 255
 c18:	2a f0       	brmi	.+10     	; 0xc24 <__divsf3_pse+0x6c>
 c1a:	9e 3f       	cpi	r25, 0xFE	; 254
 c1c:	51 05       	cpc	r21, r1
 c1e:	68 f0       	brcs	.+26     	; 0xc3a <__divsf3_pse+0x82>
 c20:	92 c0       	rjmp	.+292    	; 0xd46 <__fp_inf>
 c22:	dc c0       	rjmp	.+440    	; 0xddc <__fp_szero>
 c24:	5f 3f       	cpi	r21, 0xFF	; 255
 c26:	ec f3       	brlt	.-6      	; 0xc22 <__divsf3_pse+0x6a>
 c28:	98 3e       	cpi	r25, 0xE8	; 232
 c2a:	dc f3       	brlt	.-10     	; 0xc22 <__divsf3_pse+0x6a>
 c2c:	86 95       	lsr	r24
 c2e:	77 95       	ror	r23
 c30:	67 95       	ror	r22
 c32:	b7 95       	ror	r27
 c34:	f7 95       	ror	r31
 c36:	9f 5f       	subi	r25, 0xFF	; 255
 c38:	c9 f7       	brne	.-14     	; 0xc2c <__divsf3_pse+0x74>
 c3a:	88 0f       	add	r24, r24
 c3c:	91 1d       	adc	r25, r1
 c3e:	96 95       	lsr	r25
 c40:	87 95       	ror	r24
 c42:	97 f9       	bld	r25, 7
 c44:	08 95       	ret
 c46:	e1 e0       	ldi	r30, 0x01	; 1
 c48:	66 0f       	add	r22, r22
 c4a:	77 1f       	adc	r23, r23
 c4c:	88 1f       	adc	r24, r24
 c4e:	bb 1f       	adc	r27, r27
 c50:	62 17       	cp	r22, r18
 c52:	73 07       	cpc	r23, r19
 c54:	84 07       	cpc	r24, r20
 c56:	ba 07       	cpc	r27, r26
 c58:	20 f0       	brcs	.+8      	; 0xc62 <__divsf3_pse+0xaa>
 c5a:	62 1b       	sub	r22, r18
 c5c:	73 0b       	sbc	r23, r19
 c5e:	84 0b       	sbc	r24, r20
 c60:	ba 0b       	sbc	r27, r26
 c62:	ee 1f       	adc	r30, r30
 c64:	88 f7       	brcc	.-30     	; 0xc48 <__divsf3_pse+0x90>
 c66:	e0 95       	com	r30
 c68:	08 95       	ret

00000c6a <__fixsfsi>:
 c6a:	04 d0       	rcall	.+8      	; 0xc74 <__fixunssfsi>
 c6c:	68 94       	set
 c6e:	b1 11       	cpse	r27, r1
 c70:	b5 c0       	rjmp	.+362    	; 0xddc <__fp_szero>
 c72:	08 95       	ret

00000c74 <__fixunssfsi>:
 c74:	98 d0       	rcall	.+304    	; 0xda6 <__fp_splitA>
 c76:	88 f0       	brcs	.+34     	; 0xc9a <__fixunssfsi+0x26>
 c78:	9f 57       	subi	r25, 0x7F	; 127
 c7a:	90 f0       	brcs	.+36     	; 0xca0 <__fixunssfsi+0x2c>
 c7c:	b9 2f       	mov	r27, r25
 c7e:	99 27       	eor	r25, r25
 c80:	b7 51       	subi	r27, 0x17	; 23
 c82:	a0 f0       	brcs	.+40     	; 0xcac <__fixunssfsi+0x38>
 c84:	d1 f0       	breq	.+52     	; 0xcba <__fixunssfsi+0x46>
 c86:	66 0f       	add	r22, r22
 c88:	77 1f       	adc	r23, r23
 c8a:	88 1f       	adc	r24, r24
 c8c:	99 1f       	adc	r25, r25
 c8e:	1a f0       	brmi	.+6      	; 0xc96 <__fixunssfsi+0x22>
 c90:	ba 95       	dec	r27
 c92:	c9 f7       	brne	.-14     	; 0xc86 <__fixunssfsi+0x12>
 c94:	12 c0       	rjmp	.+36     	; 0xcba <__fixunssfsi+0x46>
 c96:	b1 30       	cpi	r27, 0x01	; 1
 c98:	81 f0       	breq	.+32     	; 0xcba <__fixunssfsi+0x46>
 c9a:	9f d0       	rcall	.+318    	; 0xdda <__fp_zero>
 c9c:	b1 e0       	ldi	r27, 0x01	; 1
 c9e:	08 95       	ret
 ca0:	9c c0       	rjmp	.+312    	; 0xdda <__fp_zero>
 ca2:	67 2f       	mov	r22, r23
 ca4:	78 2f       	mov	r23, r24
 ca6:	88 27       	eor	r24, r24
 ca8:	b8 5f       	subi	r27, 0xF8	; 248
 caa:	39 f0       	breq	.+14     	; 0xcba <__fixunssfsi+0x46>
 cac:	b9 3f       	cpi	r27, 0xF9	; 249
 cae:	cc f3       	brlt	.-14     	; 0xca2 <__fixunssfsi+0x2e>
 cb0:	86 95       	lsr	r24
 cb2:	77 95       	ror	r23
 cb4:	67 95       	ror	r22
 cb6:	b3 95       	inc	r27
 cb8:	d9 f7       	brne	.-10     	; 0xcb0 <__fixunssfsi+0x3c>
 cba:	3e f4       	brtc	.+14     	; 0xcca <__fixunssfsi+0x56>
 cbc:	90 95       	com	r25
 cbe:	80 95       	com	r24
 cc0:	70 95       	com	r23
 cc2:	61 95       	neg	r22
 cc4:	7f 4f       	sbci	r23, 0xFF	; 255
 cc6:	8f 4f       	sbci	r24, 0xFF	; 255
 cc8:	9f 4f       	sbci	r25, 0xFF	; 255
 cca:	08 95       	ret

00000ccc <__floatunsisf>:
 ccc:	e8 94       	clt
 cce:	09 c0       	rjmp	.+18     	; 0xce2 <__floatsisf+0x12>

00000cd0 <__floatsisf>:
 cd0:	97 fb       	bst	r25, 7
 cd2:	3e f4       	brtc	.+14     	; 0xce2 <__floatsisf+0x12>
 cd4:	90 95       	com	r25
 cd6:	80 95       	com	r24
 cd8:	70 95       	com	r23
 cda:	61 95       	neg	r22
 cdc:	7f 4f       	sbci	r23, 0xFF	; 255
 cde:	8f 4f       	sbci	r24, 0xFF	; 255
 ce0:	9f 4f       	sbci	r25, 0xFF	; 255
 ce2:	99 23       	and	r25, r25
 ce4:	a9 f0       	breq	.+42     	; 0xd10 <__floatsisf+0x40>
 ce6:	f9 2f       	mov	r31, r25
 ce8:	96 e9       	ldi	r25, 0x96	; 150
 cea:	bb 27       	eor	r27, r27
 cec:	93 95       	inc	r25
 cee:	f6 95       	lsr	r31
 cf0:	87 95       	ror	r24
 cf2:	77 95       	ror	r23
 cf4:	67 95       	ror	r22
 cf6:	b7 95       	ror	r27
 cf8:	f1 11       	cpse	r31, r1
 cfa:	f8 cf       	rjmp	.-16     	; 0xcec <__floatsisf+0x1c>
 cfc:	fa f4       	brpl	.+62     	; 0xd3c <__floatsisf+0x6c>
 cfe:	bb 0f       	add	r27, r27
 d00:	11 f4       	brne	.+4      	; 0xd06 <__floatsisf+0x36>
 d02:	60 ff       	sbrs	r22, 0
 d04:	1b c0       	rjmp	.+54     	; 0xd3c <__floatsisf+0x6c>
 d06:	6f 5f       	subi	r22, 0xFF	; 255
 d08:	7f 4f       	sbci	r23, 0xFF	; 255
 d0a:	8f 4f       	sbci	r24, 0xFF	; 255
 d0c:	9f 4f       	sbci	r25, 0xFF	; 255
 d0e:	16 c0       	rjmp	.+44     	; 0xd3c <__floatsisf+0x6c>
 d10:	88 23       	and	r24, r24
 d12:	11 f0       	breq	.+4      	; 0xd18 <__floatsisf+0x48>
 d14:	96 e9       	ldi	r25, 0x96	; 150
 d16:	11 c0       	rjmp	.+34     	; 0xd3a <__floatsisf+0x6a>
 d18:	77 23       	and	r23, r23
 d1a:	21 f0       	breq	.+8      	; 0xd24 <__floatsisf+0x54>
 d1c:	9e e8       	ldi	r25, 0x8E	; 142
 d1e:	87 2f       	mov	r24, r23
 d20:	76 2f       	mov	r23, r22
 d22:	05 c0       	rjmp	.+10     	; 0xd2e <__floatsisf+0x5e>
 d24:	66 23       	and	r22, r22
 d26:	71 f0       	breq	.+28     	; 0xd44 <__floatsisf+0x74>
 d28:	96 e8       	ldi	r25, 0x86	; 134
 d2a:	86 2f       	mov	r24, r22
 d2c:	70 e0       	ldi	r23, 0x00	; 0
 d2e:	60 e0       	ldi	r22, 0x00	; 0
 d30:	2a f0       	brmi	.+10     	; 0xd3c <__floatsisf+0x6c>
 d32:	9a 95       	dec	r25
 d34:	66 0f       	add	r22, r22
 d36:	77 1f       	adc	r23, r23
 d38:	88 1f       	adc	r24, r24
 d3a:	da f7       	brpl	.-10     	; 0xd32 <__floatsisf+0x62>
 d3c:	88 0f       	add	r24, r24
 d3e:	96 95       	lsr	r25
 d40:	87 95       	ror	r24
 d42:	97 f9       	bld	r25, 7
 d44:	08 95       	ret

00000d46 <__fp_inf>:
 d46:	97 f9       	bld	r25, 7
 d48:	9f 67       	ori	r25, 0x7F	; 127
 d4a:	80 e8       	ldi	r24, 0x80	; 128
 d4c:	70 e0       	ldi	r23, 0x00	; 0
 d4e:	60 e0       	ldi	r22, 0x00	; 0
 d50:	08 95       	ret

00000d52 <__fp_nan>:
 d52:	9f ef       	ldi	r25, 0xFF	; 255
 d54:	80 ec       	ldi	r24, 0xC0	; 192
 d56:	08 95       	ret

00000d58 <__fp_pscA>:
 d58:	00 24       	eor	r0, r0
 d5a:	0a 94       	dec	r0
 d5c:	16 16       	cp	r1, r22
 d5e:	17 06       	cpc	r1, r23
 d60:	18 06       	cpc	r1, r24
 d62:	09 06       	cpc	r0, r25
 d64:	08 95       	ret

00000d66 <__fp_pscB>:
 d66:	00 24       	eor	r0, r0
 d68:	0a 94       	dec	r0
 d6a:	12 16       	cp	r1, r18
 d6c:	13 06       	cpc	r1, r19
 d6e:	14 06       	cpc	r1, r20
 d70:	05 06       	cpc	r0, r21
 d72:	08 95       	ret

00000d74 <__fp_round>:
 d74:	09 2e       	mov	r0, r25
 d76:	03 94       	inc	r0
 d78:	00 0c       	add	r0, r0
 d7a:	11 f4       	brne	.+4      	; 0xd80 <__fp_round+0xc>
 d7c:	88 23       	and	r24, r24
 d7e:	52 f0       	brmi	.+20     	; 0xd94 <__fp_round+0x20>
 d80:	bb 0f       	add	r27, r27
 d82:	40 f4       	brcc	.+16     	; 0xd94 <__fp_round+0x20>
 d84:	bf 2b       	or	r27, r31
 d86:	11 f4       	brne	.+4      	; 0xd8c <__fp_round+0x18>
 d88:	60 ff       	sbrs	r22, 0
 d8a:	04 c0       	rjmp	.+8      	; 0xd94 <__fp_round+0x20>
 d8c:	6f 5f       	subi	r22, 0xFF	; 255
 d8e:	7f 4f       	sbci	r23, 0xFF	; 255
 d90:	8f 4f       	sbci	r24, 0xFF	; 255
 d92:	9f 4f       	sbci	r25, 0xFF	; 255
 d94:	08 95       	ret

00000d96 <__fp_split3>:
 d96:	57 fd       	sbrc	r21, 7
 d98:	90 58       	subi	r25, 0x80	; 128
 d9a:	44 0f       	add	r20, r20
 d9c:	55 1f       	adc	r21, r21
 d9e:	59 f0       	breq	.+22     	; 0xdb6 <__fp_splitA+0x10>
 da0:	5f 3f       	cpi	r21, 0xFF	; 255
 da2:	71 f0       	breq	.+28     	; 0xdc0 <__fp_splitA+0x1a>
 da4:	47 95       	ror	r20

00000da6 <__fp_splitA>:
 da6:	88 0f       	add	r24, r24
 da8:	97 fb       	bst	r25, 7
 daa:	99 1f       	adc	r25, r25
 dac:	61 f0       	breq	.+24     	; 0xdc6 <__fp_splitA+0x20>
 dae:	9f 3f       	cpi	r25, 0xFF	; 255
 db0:	79 f0       	breq	.+30     	; 0xdd0 <__fp_splitA+0x2a>
 db2:	87 95       	ror	r24
 db4:	08 95       	ret
 db6:	12 16       	cp	r1, r18
 db8:	13 06       	cpc	r1, r19
 dba:	14 06       	cpc	r1, r20
 dbc:	55 1f       	adc	r21, r21
 dbe:	f2 cf       	rjmp	.-28     	; 0xda4 <__fp_split3+0xe>
 dc0:	46 95       	lsr	r20
 dc2:	f1 df       	rcall	.-30     	; 0xda6 <__fp_splitA>
 dc4:	08 c0       	rjmp	.+16     	; 0xdd6 <__fp_splitA+0x30>
 dc6:	16 16       	cp	r1, r22
 dc8:	17 06       	cpc	r1, r23
 dca:	18 06       	cpc	r1, r24
 dcc:	99 1f       	adc	r25, r25
 dce:	f1 cf       	rjmp	.-30     	; 0xdb2 <__fp_splitA+0xc>
 dd0:	86 95       	lsr	r24
 dd2:	71 05       	cpc	r23, r1
 dd4:	61 05       	cpc	r22, r1
 dd6:	08 94       	sec
 dd8:	08 95       	ret

00000dda <__fp_zero>:
 dda:	e8 94       	clt

00000ddc <__fp_szero>:
 ddc:	bb 27       	eor	r27, r27
 dde:	66 27       	eor	r22, r22
 de0:	77 27       	eor	r23, r23
 de2:	cb 01       	movw	r24, r22
 de4:	97 f9       	bld	r25, 7
 de6:	08 95       	ret

00000de8 <__mulsf3>:
 de8:	0b d0       	rcall	.+22     	; 0xe00 <__mulsf3x>
 dea:	c4 cf       	rjmp	.-120    	; 0xd74 <__fp_round>
 dec:	b5 df       	rcall	.-150    	; 0xd58 <__fp_pscA>
 dee:	28 f0       	brcs	.+10     	; 0xdfa <__mulsf3+0x12>
 df0:	ba df       	rcall	.-140    	; 0xd66 <__fp_pscB>
 df2:	18 f0       	brcs	.+6      	; 0xdfa <__mulsf3+0x12>
 df4:	95 23       	and	r25, r21
 df6:	09 f0       	breq	.+2      	; 0xdfa <__mulsf3+0x12>
 df8:	a6 cf       	rjmp	.-180    	; 0xd46 <__fp_inf>
 dfa:	ab cf       	rjmp	.-170    	; 0xd52 <__fp_nan>
 dfc:	11 24       	eor	r1, r1
 dfe:	ee cf       	rjmp	.-36     	; 0xddc <__fp_szero>

00000e00 <__mulsf3x>:
 e00:	ca df       	rcall	.-108    	; 0xd96 <__fp_split3>
 e02:	a0 f3       	brcs	.-24     	; 0xdec <__mulsf3+0x4>

00000e04 <__mulsf3_pse>:
 e04:	95 9f       	mul	r25, r21
 e06:	d1 f3       	breq	.-12     	; 0xdfc <__mulsf3+0x14>
 e08:	95 0f       	add	r25, r21
 e0a:	50 e0       	ldi	r21, 0x00	; 0
 e0c:	55 1f       	adc	r21, r21
 e0e:	62 9f       	mul	r22, r18
 e10:	f0 01       	movw	r30, r0
 e12:	72 9f       	mul	r23, r18
 e14:	bb 27       	eor	r27, r27
 e16:	f0 0d       	add	r31, r0
 e18:	b1 1d       	adc	r27, r1
 e1a:	63 9f       	mul	r22, r19
 e1c:	aa 27       	eor	r26, r26
 e1e:	f0 0d       	add	r31, r0
 e20:	b1 1d       	adc	r27, r1
 e22:	aa 1f       	adc	r26, r26
 e24:	64 9f       	mul	r22, r20
 e26:	66 27       	eor	r22, r22
 e28:	b0 0d       	add	r27, r0
 e2a:	a1 1d       	adc	r26, r1
 e2c:	66 1f       	adc	r22, r22
 e2e:	82 9f       	mul	r24, r18
 e30:	22 27       	eor	r18, r18
 e32:	b0 0d       	add	r27, r0
 e34:	a1 1d       	adc	r26, r1
 e36:	62 1f       	adc	r22, r18
 e38:	73 9f       	mul	r23, r19
 e3a:	b0 0d       	add	r27, r0
 e3c:	a1 1d       	adc	r26, r1
 e3e:	62 1f       	adc	r22, r18
 e40:	83 9f       	mul	r24, r19
 e42:	a0 0d       	add	r26, r0
 e44:	61 1d       	adc	r22, r1
 e46:	22 1f       	adc	r18, r18
 e48:	74 9f       	mul	r23, r20
 e4a:	33 27       	eor	r19, r19
 e4c:	a0 0d       	add	r26, r0
 e4e:	61 1d       	adc	r22, r1
 e50:	23 1f       	adc	r18, r19
 e52:	84 9f       	mul	r24, r20
 e54:	60 0d       	add	r22, r0
 e56:	21 1d       	adc	r18, r1
 e58:	82 2f       	mov	r24, r18
 e5a:	76 2f       	mov	r23, r22
 e5c:	6a 2f       	mov	r22, r26
 e5e:	11 24       	eor	r1, r1
 e60:	9f 57       	subi	r25, 0x7F	; 127
 e62:	50 40       	sbci	r21, 0x00	; 0
 e64:	8a f0       	brmi	.+34     	; 0xe88 <__mulsf3_pse+0x84>
 e66:	e1 f0       	breq	.+56     	; 0xea0 <__mulsf3_pse+0x9c>
 e68:	88 23       	and	r24, r24
 e6a:	4a f0       	brmi	.+18     	; 0xe7e <__mulsf3_pse+0x7a>
 e6c:	ee 0f       	add	r30, r30
 e6e:	ff 1f       	adc	r31, r31
 e70:	bb 1f       	adc	r27, r27
 e72:	66 1f       	adc	r22, r22
 e74:	77 1f       	adc	r23, r23
 e76:	88 1f       	adc	r24, r24
 e78:	91 50       	subi	r25, 0x01	; 1
 e7a:	50 40       	sbci	r21, 0x00	; 0
 e7c:	a9 f7       	brne	.-22     	; 0xe68 <__mulsf3_pse+0x64>
 e7e:	9e 3f       	cpi	r25, 0xFE	; 254
 e80:	51 05       	cpc	r21, r1
 e82:	70 f0       	brcs	.+28     	; 0xea0 <__mulsf3_pse+0x9c>
 e84:	60 cf       	rjmp	.-320    	; 0xd46 <__fp_inf>
 e86:	aa cf       	rjmp	.-172    	; 0xddc <__fp_szero>
 e88:	5f 3f       	cpi	r21, 0xFF	; 255
 e8a:	ec f3       	brlt	.-6      	; 0xe86 <__mulsf3_pse+0x82>
 e8c:	98 3e       	cpi	r25, 0xE8	; 232
 e8e:	dc f3       	brlt	.-10     	; 0xe86 <__mulsf3_pse+0x82>
 e90:	86 95       	lsr	r24
 e92:	77 95       	ror	r23
 e94:	67 95       	ror	r22
 e96:	b7 95       	ror	r27
 e98:	f7 95       	ror	r31
 e9a:	e7 95       	ror	r30
 e9c:	9f 5f       	subi	r25, 0xFF	; 255
 e9e:	c1 f7       	brne	.-16     	; 0xe90 <__mulsf3_pse+0x8c>
 ea0:	fe 2b       	or	r31, r30
 ea2:	88 0f       	add	r24, r24
 ea4:	91 1d       	adc	r25, r1
 ea6:	96 95       	lsr	r25
 ea8:	87 95       	ror	r24
 eaa:	97 f9       	bld	r25, 7
 eac:	08 95       	ret

00000eae <round>:
 eae:	7b df       	rcall	.-266    	; 0xda6 <__fp_splitA>
 eb0:	e0 f0       	brcs	.+56     	; 0xeea <round+0x3c>
 eb2:	9e 37       	cpi	r25, 0x7E	; 126
 eb4:	d8 f0       	brcs	.+54     	; 0xeec <round+0x3e>
 eb6:	96 39       	cpi	r25, 0x96	; 150
 eb8:	b8 f4       	brcc	.+46     	; 0xee8 <round+0x3a>
 eba:	9e 38       	cpi	r25, 0x8E	; 142
 ebc:	48 f4       	brcc	.+18     	; 0xed0 <round+0x22>
 ebe:	67 2f       	mov	r22, r23
 ec0:	78 2f       	mov	r23, r24
 ec2:	88 27       	eor	r24, r24
 ec4:	98 5f       	subi	r25, 0xF8	; 248
 ec6:	f9 cf       	rjmp	.-14     	; 0xeba <round+0xc>
 ec8:	86 95       	lsr	r24
 eca:	77 95       	ror	r23
 ecc:	67 95       	ror	r22
 ece:	93 95       	inc	r25
 ed0:	95 39       	cpi	r25, 0x95	; 149
 ed2:	d0 f3       	brcs	.-12     	; 0xec8 <round+0x1a>
 ed4:	b6 2f       	mov	r27, r22
 ed6:	b1 70       	andi	r27, 0x01	; 1
 ed8:	6b 0f       	add	r22, r27
 eda:	71 1d       	adc	r23, r1
 edc:	81 1d       	adc	r24, r1
 ede:	20 f4       	brcc	.+8      	; 0xee8 <round+0x3a>
 ee0:	87 95       	ror	r24
 ee2:	77 95       	ror	r23
 ee4:	67 95       	ror	r22
 ee6:	93 95       	inc	r25
 ee8:	02 c0       	rjmp	.+4      	; 0xeee <__fp_mintl>
 eea:	1c c0       	rjmp	.+56     	; 0xf24 <__fp_mpack>
 eec:	77 cf       	rjmp	.-274    	; 0xddc <__fp_szero>

00000eee <__fp_mintl>:
 eee:	88 23       	and	r24, r24
 ef0:	71 f4       	brne	.+28     	; 0xf0e <__fp_mintl+0x20>
 ef2:	77 23       	and	r23, r23
 ef4:	21 f0       	breq	.+8      	; 0xefe <__fp_mintl+0x10>
 ef6:	98 50       	subi	r25, 0x08	; 8
 ef8:	87 2b       	or	r24, r23
 efa:	76 2f       	mov	r23, r22
 efc:	07 c0       	rjmp	.+14     	; 0xf0c <__fp_mintl+0x1e>
 efe:	66 23       	and	r22, r22
 f00:	11 f4       	brne	.+4      	; 0xf06 <__fp_mintl+0x18>
 f02:	99 27       	eor	r25, r25
 f04:	0d c0       	rjmp	.+26     	; 0xf20 <__fp_mintl+0x32>
 f06:	90 51       	subi	r25, 0x10	; 16
 f08:	86 2b       	or	r24, r22
 f0a:	70 e0       	ldi	r23, 0x00	; 0
 f0c:	60 e0       	ldi	r22, 0x00	; 0
 f0e:	2a f0       	brmi	.+10     	; 0xf1a <__fp_mintl+0x2c>
 f10:	9a 95       	dec	r25
 f12:	66 0f       	add	r22, r22
 f14:	77 1f       	adc	r23, r23
 f16:	88 1f       	adc	r24, r24
 f18:	da f7       	brpl	.-10     	; 0xf10 <__fp_mintl+0x22>
 f1a:	88 0f       	add	r24, r24
 f1c:	96 95       	lsr	r25
 f1e:	87 95       	ror	r24
 f20:	97 f9       	bld	r25, 7
 f22:	08 95       	ret

00000f24 <__fp_mpack>:
 f24:	9f 3f       	cpi	r25, 0xFF	; 255
 f26:	31 f0       	breq	.+12     	; 0xf34 <__fp_mpack_finite+0xc>

00000f28 <__fp_mpack_finite>:
 f28:	91 50       	subi	r25, 0x01	; 1
 f2a:	20 f4       	brcc	.+8      	; 0xf34 <__fp_mpack_finite+0xc>
 f2c:	87 95       	ror	r24
 f2e:	77 95       	ror	r23
 f30:	67 95       	ror	r22
 f32:	b7 95       	ror	r27
 f34:	88 0f       	add	r24, r24
 f36:	91 1d       	adc	r25, r1
 f38:	96 95       	lsr	r25
 f3a:	87 95       	ror	r24
 f3c:	97 f9       	bld	r25, 7
 f3e:	08 95       	ret

00000f40 <_exit>:
 f40:	f8 94       	cli

00000f42 <__stop_program>:
 f42:	ff cf       	rjmp	.-2      	; 0xf42 <__stop_program>
