#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x59d035552880 .scope module, "cpu_tb" "cpu_tb" 2 7;
 .timescale 0 0;
v0x59d035576e90_0 .var "CLK", 0 0;
v0x59d035576fa0_0 .net "INSTRUCTION", 31 0, L_0x59d0355883f0;  1 drivers
v0x59d035577060_0 .net "PC", 31 0, v0x59d035575f70_0;  1 drivers
v0x59d035577150_0 .var "RESET", 0 0;
v0x59d035577240_0 .net *"_ivl_0", 7 0, L_0x59d035577bf0;  1 drivers
v0x59d035577350_0 .net *"_ivl_10", 31 0, L_0x59d035587f20;  1 drivers
v0x59d035577430_0 .net *"_ivl_12", 7 0, L_0x59d0355880d0;  1 drivers
L_0x7209e0a6e0a8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x59d035577510_0 .net/2u *"_ivl_14", 31 0, L_0x7209e0a6e0a8;  1 drivers
v0x59d0355775f0_0 .net *"_ivl_16", 31 0, L_0x59d0355881d0;  1 drivers
v0x59d0355776d0_0 .net *"_ivl_18", 7 0, L_0x59d035588350;  1 drivers
L_0x7209e0a6e018 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x59d0355777b0_0 .net/2u *"_ivl_2", 31 0, L_0x7209e0a6e018;  1 drivers
v0x59d035577890_0 .net *"_ivl_4", 31 0, L_0x59d035587cf0;  1 drivers
v0x59d035577970_0 .net *"_ivl_6", 7 0, L_0x59d035587e50;  1 drivers
L_0x7209e0a6e060 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x59d035577a50_0 .net/2u *"_ivl_8", 31 0, L_0x7209e0a6e060;  1 drivers
v0x59d035577b30 .array "instr_mem", 0 1023, 7 0;
L_0x59d035577bf0 .array/port v0x59d035577b30, L_0x59d035587cf0;
L_0x59d035587cf0 .arith/sum 32, v0x59d035575f70_0, L_0x7209e0a6e018;
L_0x59d035587e50 .array/port v0x59d035577b30, L_0x59d035587f20;
L_0x59d035587f20 .arith/sum 32, v0x59d035575f70_0, L_0x7209e0a6e060;
L_0x59d0355880d0 .array/port v0x59d035577b30, L_0x59d0355881d0;
L_0x59d0355881d0 .arith/sum 32, v0x59d035575f70_0, L_0x7209e0a6e0a8;
L_0x59d035588350 .array/port v0x59d035577b30, v0x59d035575f70_0;
L_0x59d0355883f0 .delay 32 (2,2,2) L_0x59d0355883f0/d;
L_0x59d0355883f0/d .concat [ 8 8 8 8], L_0x59d035588350, L_0x59d0355880d0, L_0x59d035587e50, L_0x59d035577bf0;
S_0x59d03551d460 .scope module, "mycpu" "cpu" 2 47, 3 5 0, S_0x59d035552880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
L_0x59d035589920 .functor NOT 8, L_0x59d0355897c0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x59d035575590_0 .var "ALUOP", 2 0;
v0x59d0355756a0_0 .net "ALURESULT", 7 0, v0x59d035573bd0_0;  1 drivers
v0x59d035575740_0 .var "BRANCH", 0 0;
v0x59d035575810_0 .net "CLK", 0 0, v0x59d035576e90_0;  1 drivers
v0x59d0355758e0_0 .net "FLOW_S", 0 0, L_0x59d03558a5e0;  1 drivers
v0x59d035575a20_0 .net "IMMEDIATE", 7 0, L_0x59d03558a8c0;  1 drivers
v0x59d035575b10_0 .net "INSTRUCTION", 31 0, L_0x59d0355883f0;  alias, 1 drivers
v0x59d035575bb0_0 .var "JUMP", 0 0;
v0x59d035575c50_0 .var "MUX1", 0 0;
v0x59d035575cf0_0 .var "MUX2", 0 0;
v0x59d035575d90_0 .net "MUXOUT1", 7 0, L_0x59d035589c20;  1 drivers
v0x59d035575e30_0 .net "MUXOUT2", 7 0, L_0x59d035589d10;  1 drivers
v0x59d035575ed0_0 .net "NEWPC", 31 0, L_0x59d035589e90;  1 drivers
v0x59d035575f70_0 .var "PC", 31 0;
v0x59d035576040_0 .net "PCPLUS", 31 0, L_0x59d035589fc0;  1 drivers
v0x59d0355760e0_0 .net "READREG1", 2 0, L_0x59d03558a7d0;  1 drivers
v0x59d0355761d0_0 .net "READREG2", 2 0, L_0x59d03558aa90;  1 drivers
v0x59d0355762a0_0 .net "REGOUT1", 7 0, L_0x59d035588c90;  1 drivers
v0x59d035576340_0 .net "REGOUT2", 7 0, L_0x59d0355897c0;  1 drivers
v0x59d035576450_0 .net "RESET", 0 0, v0x59d035577150_0;  1 drivers
v0x59d0355764f0_0 .net "TARGET", 31 0, L_0x59d03558a450;  1 drivers
v0x59d0355765e0_0 .var "WRITEENABLE", 0 0;
v0x59d035576680_0 .net "WRITEREG", 2 0, L_0x59d03558ac10;  1 drivers
v0x59d035576750_0 .net "ZERO", 0 0, L_0x59d035589020;  1 drivers
v0x59d0355767f0_0 .net *"_ivl_0", 7 0, L_0x59d035589920;  1 drivers
v0x59d0355768b0_0 .net *"_ivl_13", 7 0, L_0x59d03558a9f0;  1 drivers
v0x59d035576990_0 .net *"_ivl_17", 7 0, L_0x59d03558ab70;  1 drivers
L_0x7209e0a6e258 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x59d035576a70_0 .net/2u *"_ivl_2", 7 0, L_0x7209e0a6e258;  1 drivers
v0x59d035576b50_0 .net *"_ivl_7", 7 0, L_0x59d03558a730;  1 drivers
v0x59d035576c30_0 .net "neg", 7 0, L_0x59d035589a20;  1 drivers
v0x59d035576d20_0 .var "opcode", 7 0;
E_0x59d035528ea0 .event anyedge, v0x59d035575b10_0;
L_0x59d035589a20 .delay 8 (1,1,1) L_0x59d035589a20/d;
L_0x59d035589a20/d .arith/sum 8, L_0x59d035589920, L_0x7209e0a6e258;
L_0x59d03558a730 .part L_0x59d0355883f0, 8, 8;
L_0x59d03558a7d0 .part L_0x59d03558a730, 0, 3;
L_0x59d03558a8c0 .part L_0x59d0355883f0, 0, 8;
L_0x59d03558a9f0 .part L_0x59d0355883f0, 0, 8;
L_0x59d03558aa90 .part L_0x59d03558a9f0, 0, 3;
L_0x59d03558ab70 .part L_0x59d0355883f0, 16, 8;
L_0x59d03558ac10 .part L_0x59d03558ab70, 0, 3;
S_0x59d0355111c0 .scope module, "flowUnit" "flowControlUnit" 3 75, 3 214 0, S_0x59d03551d460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "BRANCH";
    .port_info 1 /INPUT 1 "JUMP";
    .port_info 2 /INPUT 1 "ZERO";
    .port_info 3 /OUTPUT 1 "FLOW_S";
L_0x59d035589ac0 .functor AND 1, v0x59d035575740_0, L_0x59d035589020, C4<1>, C4<1>;
L_0x59d03558a5e0 .functor OR 1, L_0x59d035589ac0, v0x59d035575bb0_0, C4<0>, C4<0>;
v0x59d035555de0_0 .net "BRANCH", 0 0, v0x59d035575740_0;  1 drivers
v0x59d03556f560_0 .net "FLOW_S", 0 0, L_0x59d03558a5e0;  alias, 1 drivers
v0x59d03556f620_0 .net "JUMP", 0 0, v0x59d035575bb0_0;  1 drivers
v0x59d03556f6c0_0 .net "ZERO", 0 0, L_0x59d035589020;  alias, 1 drivers
v0x59d03556f780_0 .net *"_ivl_0", 0 0, L_0x59d035589ac0;  1 drivers
S_0x59d035552130 .scope module, "mux1" "mux" 3 61, 3 196 0, S_0x59d03551d460;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /OUTPUT 8 "OUT";
v0x59d03556fa10_0 .net "IN1", 7 0, L_0x59d0355897c0;  alias, 1 drivers
v0x59d03556faf0_0 .net "IN2", 7 0, L_0x59d035589a20;  alias, 1 drivers
v0x59d03556fbd0_0 .net "OUT", 7 0, L_0x59d035589c20;  alias, 1 drivers
v0x59d03556fc90_0 .net "S", 0 0, v0x59d035575c50_0;  1 drivers
L_0x59d035589c20 .functor MUXZ 8, L_0x59d0355897c0, L_0x59d035589a20, v0x59d035575c50_0, C4<>;
S_0x59d03556fdd0 .scope module, "mux2" "mux" 3 64, 3 196 0, S_0x59d03551d460;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /OUTPUT 8 "OUT";
v0x59d035570050_0 .net "IN1", 7 0, L_0x59d035589c20;  alias, 1 drivers
v0x59d035570140_0 .net "IN2", 7 0, L_0x59d03558a8c0;  alias, 1 drivers
v0x59d035570200_0 .net "OUT", 7 0, L_0x59d035589d10;  alias, 1 drivers
v0x59d0355702f0_0 .net "S", 0 0, v0x59d035575cf0_0;  1 drivers
L_0x59d035589d10 .functor MUXZ 8, L_0x59d035589c20, L_0x59d03558a8c0, v0x59d035575cf0_0, C4<>;
S_0x59d035570460 .scope module, "mux3" "muxExtend" 3 67, 3 205 0, S_0x59d03551d460;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IN1";
    .port_info 1 /INPUT 32 "IN2";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /OUTPUT 32 "OUT";
v0x59d0355706b0_0 .net "IN1", 31 0, L_0x59d035589fc0;  alias, 1 drivers
v0x59d0355707b0_0 .net "IN2", 31 0, L_0x59d03558a450;  alias, 1 drivers
v0x59d035570890_0 .net "OUT", 31 0, L_0x59d035589e90;  alias, 1 drivers
v0x59d035570980_0 .net "S", 0 0, L_0x59d03558a5e0;  alias, 1 drivers
L_0x59d035589e90 .functor MUXZ 32, L_0x59d035589fc0, L_0x59d03558a450, L_0x59d03558a5e0, C4<>;
S_0x59d035570ae0 .scope module, "myAdder" "branchAdder" 3 73, 3 184 0, S_0x59d03551d460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "target";
    .port_info 1 /INPUT 8 "offset";
    .port_info 2 /INPUT 32 "pc";
v0x59d035570d80_0 .net *"_ivl_1", 0 0, L_0x59d03558a100;  1 drivers
L_0x7209e0a6e2e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x59d035570e80_0 .net/2u *"_ivl_4", 1 0, L_0x7209e0a6e2e8;  1 drivers
v0x59d035570f60_0 .net *"_ivl_6", 31 0, L_0x59d03558a360;  1 drivers
v0x59d035571020_0 .net "offset", 7 0, L_0x59d03558a8c0;  alias, 1 drivers
v0x59d0355710e0_0 .net "pc", 31 0, L_0x59d035589fc0;  alias, 1 drivers
v0x59d0355711d0_0 .net "signBits", 21 0, L_0x59d03558a230;  1 drivers
v0x59d035571290_0 .net "target", 31 0, L_0x59d03558a450;  alias, 1 drivers
L_0x59d03558a100 .part L_0x59d03558a8c0, 7, 1;
LS_0x59d03558a230_0_0 .concat [ 1 1 1 1], L_0x59d03558a100, L_0x59d03558a100, L_0x59d03558a100, L_0x59d03558a100;
LS_0x59d03558a230_0_4 .concat [ 1 1 1 1], L_0x59d03558a100, L_0x59d03558a100, L_0x59d03558a100, L_0x59d03558a100;
LS_0x59d03558a230_0_8 .concat [ 1 1 1 1], L_0x59d03558a100, L_0x59d03558a100, L_0x59d03558a100, L_0x59d03558a100;
LS_0x59d03558a230_0_12 .concat [ 1 1 1 1], L_0x59d03558a100, L_0x59d03558a100, L_0x59d03558a100, L_0x59d03558a100;
LS_0x59d03558a230_0_16 .concat [ 1 1 1 1], L_0x59d03558a100, L_0x59d03558a100, L_0x59d03558a100, L_0x59d03558a100;
LS_0x59d03558a230_0_20 .concat [ 1 1 0 0], L_0x59d03558a100, L_0x59d03558a100;
LS_0x59d03558a230_1_0 .concat [ 4 4 4 4], LS_0x59d03558a230_0_0, LS_0x59d03558a230_0_4, LS_0x59d03558a230_0_8, LS_0x59d03558a230_0_12;
LS_0x59d03558a230_1_4 .concat [ 4 2 0 0], LS_0x59d03558a230_0_16, LS_0x59d03558a230_0_20;
L_0x59d03558a230 .concat [ 16 6 0 0], LS_0x59d03558a230_1_0, LS_0x59d03558a230_1_4;
L_0x59d03558a360 .concat [ 2 8 22 0], L_0x7209e0a6e2e8, L_0x59d03558a8c0, L_0x59d03558a230;
L_0x59d03558a450 .delay 32 (2,2,2) L_0x59d03558a450/d;
L_0x59d03558a450/d .arith/sum 32, L_0x59d035589fc0, L_0x59d03558a360;
S_0x59d0355713e0 .scope module, "myPCAdder" "pcAdder" 3 70, 3 176 0, S_0x59d03551d460;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "PCPLUS";
v0x59d0355715c0_0 .net "PC", 31 0, v0x59d035575f70_0;  alias, 1 drivers
v0x59d0355716c0_0 .net "PCPLUS", 31 0, L_0x59d035589fc0;  alias, 1 drivers
L_0x7209e0a6e2a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x59d0355717d0_0 .net/2u *"_ivl_0", 31 0, L_0x7209e0a6e2a0;  1 drivers
L_0x59d035589fc0 .delay 32 (1,1,1) L_0x59d035589fc0/d;
L_0x59d035589fc0/d .arith/sum 32, v0x59d035575f70_0, L_0x7209e0a6e2a0;
S_0x59d0355718f0 .scope module, "myalu" "alu" 3 51, 4 7 0, S_0x59d03551d460;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
    .port_info 4 /OUTPUT 1 "ZERO";
v0x59d0355739c0_0 .net "DATA1", 7 0, L_0x59d035588c90;  alias, 1 drivers
v0x59d035573b10_0 .net "DATA2", 7 0, L_0x59d035589d10;  alias, 1 drivers
v0x59d035573bd0_0 .var "RESULT", 7 0;
v0x59d035573c90_0 .net "SELECT", 2 0, v0x59d035575590_0;  1 drivers
v0x59d035573d70_0 .net "ZERO", 0 0, L_0x59d035589020;  alias, 1 drivers
v0x59d035573e60_0 .net "addOut", 7 0, L_0x59d035588870;  1 drivers
v0x59d035573f20_0 .net "andOut", 7 0, L_0x59d035588910;  1 drivers
v0x59d035573fc0_0 .net "forwardOut", 7 0, L_0x59d035587d90;  1 drivers
v0x59d035574090_0 .net "orOut", 7 0, L_0x59d035588b30;  1 drivers
E_0x59d0355292c0/0 .event anyedge, v0x59d035573c90_0, v0x59d035573880_0, v0x59d035572510_0, v0x59d035571f90_0;
E_0x59d0355292c0/1 .event anyedge, v0x59d035573370_0;
E_0x59d0355292c0 .event/or E_0x59d0355292c0/0, E_0x59d0355292c0/1;
S_0x59d035571b30 .scope module, "addUnit" "ADD" 4 27, 4 69 0, S_0x59d0355718f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v0x59d035571da0_0 .net "DATA1", 7 0, L_0x59d035588c90;  alias, 1 drivers
v0x59d035571ea0_0 .net "DATA2", 7 0, L_0x59d035589d10;  alias, 1 drivers
v0x59d035571f90_0 .net "RESULT", 7 0, L_0x59d035588870;  alias, 1 drivers
L_0x59d035588870 .arith/sum 8, L_0x59d035588c90, L_0x59d035589d10;
S_0x59d0355720e0 .scope module, "andUnit" "AND" 4 28, 4 82 0, S_0x59d0355718f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_0x59d035588910 .functor AND 8, L_0x59d035588c90, L_0x59d035589d10, C4<11111111>, C4<11111111>;
v0x59d035572310_0 .net "DATA1", 7 0, L_0x59d035588c90;  alias, 1 drivers
v0x59d035572420_0 .net "DATA2", 7 0, L_0x59d035589d10;  alias, 1 drivers
v0x59d035572510_0 .net "RESULT", 7 0, L_0x59d035588910;  alias, 1 drivers
S_0x59d035572650 .scope module, "checkZero" "CHECKZERO" 4 30, 4 58 0, S_0x59d0355718f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 1 "ZERO";
v0x59d0355728b0_0 .net "DATA1", 7 0, L_0x59d035588c90;  alias, 1 drivers
v0x59d0355729c0_0 .net "DATA2", 7 0, L_0x59d035589d10;  alias, 1 drivers
v0x59d035572a80_0 .net "ZERO", 0 0, L_0x59d035589020;  alias, 1 drivers
v0x59d035572b50_0 .net *"_ivl_0", 7 0, L_0x59d035588bf0;  1 drivers
v0x59d035572bf0_0 .net *"_ivl_10", 1 0, L_0x59d035588e90;  1 drivers
L_0x7209e0a6e0f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x59d035572d20_0 .net/2u *"_ivl_2", 7 0, L_0x7209e0a6e0f0;  1 drivers
v0x59d035572e00_0 .net *"_ivl_4", 0 0, L_0x59d035588d00;  1 drivers
L_0x7209e0a6e138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x59d035572ec0_0 .net/2s *"_ivl_6", 1 0, L_0x7209e0a6e138;  1 drivers
L_0x7209e0a6e180 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x59d035572fa0_0 .net/2s *"_ivl_8", 1 0, L_0x7209e0a6e180;  1 drivers
L_0x59d035588bf0 .arith/sub 8, L_0x59d035588c90, L_0x59d035589d10;
L_0x59d035588d00 .cmp/ne 8, L_0x59d035588bf0, L_0x7209e0a6e0f0;
L_0x59d035588e90 .functor MUXZ 2, L_0x7209e0a6e180, L_0x7209e0a6e138, L_0x59d035588d00, C4<>;
L_0x59d035589020 .delay 1 (1,1,1) L_0x59d035589020/d;
L_0x59d035589020/d .part L_0x59d035588e90, 0, 1;
S_0x59d035573100 .scope module, "forwardUnit" "FORWARD" 4 26, 4 96 0, S_0x59d0355718f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA";
    .port_info 1 /OUTPUT 8 "RESULT";
L_0x59d035587d90 .functor BUFZ 8, L_0x59d035589d10, C4<00000000>, C4<00000000>, C4<00000000>;
v0x59d035573290_0 .net "DATA", 7 0, L_0x59d035589d10;  alias, 1 drivers
v0x59d035573370_0 .net "RESULT", 7 0, L_0x59d035587d90;  alias, 1 drivers
S_0x59d0355734b0 .scope module, "orUnit" "OR" 4 29, 4 109 0, S_0x59d0355718f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_0x59d035588b30 .functor OR 8, L_0x59d035588c90, L_0x59d035589d10, C4<00000000>, C4<00000000>;
v0x59d0355736e0_0 .net "DATA1", 7 0, L_0x59d035588c90;  alias, 1 drivers
v0x59d0355737c0_0 .net "DATA2", 7 0, L_0x59d035589d10;  alias, 1 drivers
v0x59d035573880_0 .net "RESULT", 7 0, L_0x59d035588b30;  alias, 1 drivers
S_0x59d0355742a0 .scope module, "myregister" "register" 3 54, 5 2 0, S_0x59d03551d460;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_0x59d035588c90/d .functor BUFZ 8, L_0x59d035589270, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x59d035588c90 .delay 8 (2,2,2) L_0x59d035588c90/d;
L_0x59d0355897c0/d .functor BUFZ 8, L_0x59d035589590, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x59d0355897c0 .delay 8 (2,2,2) L_0x59d0355897c0/d;
v0x59d0355745a0_0 .net "CLK", 0 0, v0x59d035576e90_0;  alias, 1 drivers
v0x59d035574680_0 .net "IN", 7 0, v0x59d035573bd0_0;  alias, 1 drivers
v0x59d035574740_0 .net "INADDRESS", 2 0, L_0x59d03558ac10;  alias, 1 drivers
v0x59d035574810_0 .net "OUT1", 7 0, L_0x59d035588c90;  alias, 1 drivers
v0x59d0355748d0_0 .net "OUT1ADDRESS", 2 0, L_0x59d03558a7d0;  alias, 1 drivers
v0x59d035574a00_0 .net "OUT2", 7 0, L_0x59d0355897c0;  alias, 1 drivers
v0x59d035574ac0_0 .net "OUT2ADDRESS", 2 0, L_0x59d03558aa90;  alias, 1 drivers
v0x59d035574b80_0 .net "RESET", 0 0, v0x59d035577150_0;  alias, 1 drivers
v0x59d035574c40 .array "Register", 0 7, 7 0;
v0x59d035574d90_0 .net "WRITE", 0 0, v0x59d0355765e0_0;  1 drivers
v0x59d035574e50_0 .net *"_ivl_0", 7 0, L_0x59d035589270;  1 drivers
v0x59d035574f30_0 .net *"_ivl_10", 4 0, L_0x59d035589630;  1 drivers
L_0x7209e0a6e210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x59d035575010_0 .net *"_ivl_13", 1 0, L_0x7209e0a6e210;  1 drivers
v0x59d0355750f0_0 .net *"_ivl_2", 4 0, L_0x59d035589310;  1 drivers
L_0x7209e0a6e1c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x59d0355751d0_0 .net *"_ivl_5", 1 0, L_0x7209e0a6e1c8;  1 drivers
v0x59d0355752b0_0 .net *"_ivl_8", 7 0, L_0x59d035589590;  1 drivers
v0x59d035575390_0 .var/i "i", 31 0;
E_0x59d035556820 .event posedge, v0x59d0355745a0_0;
L_0x59d035589270 .array/port v0x59d035574c40, L_0x59d035589310;
L_0x59d035589310 .concat [ 3 2 0 0], L_0x59d03558a7d0, L_0x7209e0a6e1c8;
L_0x59d035589590 .array/port v0x59d035574c40, L_0x59d035589630;
L_0x59d035589630 .concat [ 3 2 0 0], L_0x59d03558aa90, L_0x7209e0a6e210;
    .scope S_0x59d0355718f0;
T_0 ;
    %wait E_0x59d0355292c0;
    %load/vec4 v0x59d035573c90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %delay 1, 0;
    %load/vec4 v0x59d035573fc0_0;
    %store/vec4 v0x59d035573bd0_0, 0, 8;
    %jmp T_0.4;
T_0.1 ;
    %delay 2, 0;
    %load/vec4 v0x59d035573e60_0;
    %store/vec4 v0x59d035573bd0_0, 0, 8;
    %jmp T_0.4;
T_0.2 ;
    %delay 1, 0;
    %load/vec4 v0x59d035573f20_0;
    %store/vec4 v0x59d035573bd0_0, 0, 8;
    %jmp T_0.4;
T_0.3 ;
    %delay 1, 0;
    %load/vec4 v0x59d035574090_0;
    %store/vec4 v0x59d035573bd0_0, 0, 8;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x59d0355742a0;
T_1 ;
    %wait E_0x59d035556820;
    %load/vec4 v0x59d035574b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59d035575390_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x59d035575390_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x59d035575390_0;
    %store/vec4a v0x59d035574c40, 4, 0;
    %load/vec4 v0x59d035575390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59d035575390_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x59d035574d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %delay 1, 0;
    %load/vec4 v0x59d035574680_0;
    %load/vec4 v0x59d035574740_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x59d035574c40, 4, 0;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x59d03551d460;
T_2 ;
    %wait E_0x59d035528ea0;
    %delay 1, 0;
    %load/vec4 v0x59d035575b10_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x59d035576d20_0, 0, 8;
    %load/vec4 v0x59d035576d20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.8;
T_2.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x59d035575590_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59d035575c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59d035575cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59d0355765e0_0, 0, 1;
    %jmp T_2.8;
T_2.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x59d035575590_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59d035575c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59d035575cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59d0355765e0_0, 0, 1;
    %jmp T_2.8;
T_2.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x59d035575590_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59d035575c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59d035575cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59d0355765e0_0, 0, 1;
    %jmp T_2.8;
T_2.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x59d035575590_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59d035575c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59d035575cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59d0355765e0_0, 0, 1;
    %jmp T_2.8;
T_2.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x59d035575590_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59d035575c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59d035575cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59d0355765e0_0, 0, 1;
    %jmp T_2.8;
T_2.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x59d035575590_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59d035575c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59d035575cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59d0355765e0_0, 0, 1;
    %jmp T_2.8;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59d035575bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59d035575740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59d0355765e0_0, 0, 1;
    %jmp T_2.8;
T_2.7 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x59d035575590_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59d035575c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59d035575cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59d035575bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59d035575740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59d0355765e0_0, 0, 1;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x59d03551d460;
T_3 ;
    %wait E_0x59d035556820;
    %load/vec4 v0x59d035576450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59d035575f70_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %delay 1, 0;
    %load/vec4 v0x59d035575ed0_0;
    %store/vec4 v0x59d035575f70_0, 0, 32;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x59d035552880;
T_4 ;
    %vpi_call 2 39 "$readmemb", "./instr_mem.mem", v0x59d035577b30 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x59d035552880;
T_5 ;
    %vpi_call 2 53 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 54 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x59d035552880 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59d035576e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59d035577150_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59d035577150_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 71 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x59d035552880;
T_6 ;
    %delay 4, 0;
    %load/vec4 v0x59d035576e90_0;
    %inv;
    %store/vec4 v0x59d035576e90_0, 0, 1;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "./alu.v";
    "./register.v";
