

================================================================
== Vitis HLS Report for 'viterbi_Pipeline_L_init'
================================================================
* Date:           Sat Apr  5 07:04:34 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.610 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       72|       72|  0.360 us|  0.360 us|   72|   72|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_init  |       70|       70|         8|          1|          1|    64|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       46|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|      228|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      228|      114|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln13_fu_117_p2   |         +|   0|  0|  14|           7|           1|
    |add_ln14_fu_135_p2   |         +|   0|  0|  19|          12|          12|
    |icmp_ln13_fu_111_p2  |      icmp|   0|  0|  11|           7|           8|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  46|          27|          23|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_s_1     |   9|          2|    7|         14|
    |s_fu_46                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add6_reg_210                      |  64|   0|   64|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |emission_load_reg_195             |  64|   0|   64|          0|
    |s_1_reg_171                       |   7|   0|    7|          0|
    |s_cast_reg_185                    |   7|   0|   64|         57|
    |s_fu_46                           |   7|   0|    7|          0|
    |s_cast_reg_185                    |  64|  32|   64|         57|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 228|  32|  285|        114|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  viterbi_Pipeline_L_init|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  viterbi_Pipeline_L_init|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  viterbi_Pipeline_L_init|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  viterbi_Pipeline_L_init|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  viterbi_Pipeline_L_init|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  viterbi_Pipeline_L_init|  return value|
|grp_fu_159_p_din0    |  out|   64|  ap_ctrl_hs|  viterbi_Pipeline_L_init|  return value|
|grp_fu_159_p_din1    |  out|   64|  ap_ctrl_hs|  viterbi_Pipeline_L_init|  return value|
|grp_fu_159_p_opcode  |  out|    2|  ap_ctrl_hs|  viterbi_Pipeline_L_init|  return value|
|grp_fu_159_p_dout0   |   in|   64|  ap_ctrl_hs|  viterbi_Pipeline_L_init|  return value|
|grp_fu_159_p_ce      |  out|    1|  ap_ctrl_hs|  viterbi_Pipeline_L_init|  return value|
|llike_address0       |  out|   14|   ap_memory|                    llike|         array|
|llike_ce0            |  out|    1|   ap_memory|                    llike|         array|
|llike_we0            |  out|    1|   ap_memory|                    llike|         array|
|llike_d0             |  out|   64|   ap_memory|                    llike|         array|
|init_address0        |  out|    6|   ap_memory|                     init|         array|
|init_ce0             |  out|    1|   ap_memory|                     init|         array|
|init_q0              |   in|   64|   ap_memory|                     init|         array|
|zext_ln13            |   in|    8|     ap_none|                zext_ln13|        scalar|
|emission_address0    |  out|   12|   ap_memory|                 emission|         array|
|emission_ce0         |  out|    1|   ap_memory|                 emission|         array|
|emission_q0          |   in|   64|   ap_memory|                 emission|         array|
+---------------------+-----+-----+------------+-------------------------+--------------+

