{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729222397305 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729222397306 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 18 11:33:17 2024 " "Processing started: Fri Oct 18 11:33:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729222397306 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729222397306 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rtc -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off rtc -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729222397306 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729222397932 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729222397932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "spi_master.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX15_RTC/spi_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729222407392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729222407392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ds1302_io.v 1 1 " "Found 1 design units, including 1 entities, in source file ds1302_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 ds1302_io " "Found entity 1: ds1302_io" {  } { { "ds1302_io.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX15_RTC/ds1302_io.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729222407394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729222407394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ds1302_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ds1302_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ds1302 " "Found entity 1: ds1302" {  } { { "ds1302_ctrl.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX15_RTC/ds1302_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729222407396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729222407396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX15_RTC/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729222407397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729222407397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg.v 1 1 " "Found 1 design units, including 1 entities, in source file seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 segdisplay " "Found entity 1: segdisplay" {  } { { "seg.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX15_RTC/seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729222407399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729222407399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ds1302_test.v 1 1 " "Found 1 design units, including 1 entities, in source file ds1302_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 ds1302_test " "Found entity 1: ds1302_test" {  } { { "ds1302_test.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX15_RTC/ds1302_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729222407401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729222407401 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729222407469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segdisplay segdisplay:segdisplay_inst " "Elaborating entity \"segdisplay\" for hierarchy \"segdisplay:segdisplay_inst\"" {  } { { "top.v" "segdisplay_inst" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX15_RTC/top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729222407470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ds1302_test ds1302_test:ds1302_test_m0 " "Elaborating entity \"ds1302_test\" for hierarchy \"ds1302_test:ds1302_test_m0\"" {  } { { "top.v" "ds1302_test_m0" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX15_RTC/top.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729222407471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ds1302 ds1302_test:ds1302_test_m0\|ds1302:ds1302_m0 " "Elaborating entity \"ds1302\" for hierarchy \"ds1302_test:ds1302_test_m0\|ds1302:ds1302_m0\"" {  } { { "ds1302_test.v" "ds1302_m0" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX15_RTC/ds1302_test.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729222407473 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ds1302_ctrl.v(72) " "Verilog HDL Case Statement information at ds1302_ctrl.v(72): all case item expressions in this case statement are onehot" {  } { { "ds1302_ctrl.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX15_RTC/ds1302_ctrl.v" 72 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1729222407476 "|top|ds1302_test:ds1302_test_m0|ds1302:ds1302_m0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ds1302_ctrl.v(92) " "Verilog HDL Case Statement information at ds1302_ctrl.v(92): all case item expressions in this case statement are onehot" {  } { { "ds1302_ctrl.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX15_RTC/ds1302_ctrl.v" 92 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1729222407476 "|top|ds1302_test:ds1302_test_m0|ds1302:ds1302_m0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ds1302_ctrl.v(165) " "Verilog HDL Case Statement information at ds1302_ctrl.v(165): all case item expressions in this case statement are onehot" {  } { { "ds1302_ctrl.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX15_RTC/ds1302_ctrl.v" 165 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1729222407476 "|top|ds1302_test:ds1302_test_m0|ds1302:ds1302_m0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ds1302_ctrl.v(193) " "Verilog HDL Case Statement information at ds1302_ctrl.v(193): all case item expressions in this case statement are onehot" {  } { { "ds1302_ctrl.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX15_RTC/ds1302_ctrl.v" 193 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1729222407477 "|top|ds1302_test:ds1302_test_m0|ds1302:ds1302_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ds1302_io ds1302_test:ds1302_test_m0\|ds1302:ds1302_m0\|ds1302_io:ds1302_io_m0 " "Elaborating entity \"ds1302_io\" for hierarchy \"ds1302_test:ds1302_test_m0\|ds1302:ds1302_m0\|ds1302_io:ds1302_io_m0\"" {  } { { "ds1302_ctrl.v" "ds1302_io_m0" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX15_RTC/ds1302_ctrl.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729222407477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master ds1302_test:ds1302_test_m0\|ds1302:ds1302_m0\|ds1302_io:ds1302_io_m0\|spi_master:spi_master_m0 " "Elaborating entity \"spi_master\" for hierarchy \"ds1302_test:ds1302_test_m0\|ds1302:ds1302_m0\|ds1302_io:ds1302_io_m0\|spi_master:spi_master_m0\"" {  } { { "ds1302_io.v" "spi_master_m0" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX15_RTC/ds1302_io.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729222407479 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "seg.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX15_RTC/seg.v" 77 -1 0 } } { "seg.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX15_RTC/seg.v" 140 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1729222408117 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1729222408117 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_number\[7\] VCC " "Pin \"seg_number\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX15_RTC/top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729222408179 "|top|seg_number[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1729222408179 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1729222408257 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1729222408656 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729222408820 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729222408820 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "309 " "Implemented 309 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729222408911 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729222408911 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1729222408911 ""} { "Info" "ICUT_CUT_TM_LCELLS" "288 " "Implemented 288 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729222408911 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729222408911 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729222408984 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 18 11:33:28 2024 " "Processing ended: Fri Oct 18 11:33:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729222408984 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729222408984 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729222408984 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729222408984 ""}
