[["Energy-efficient and robust 3D NoCs with contactless vertical links (Invited paper).", ["Sourav Das", "Srinivasan Gopal", "Deukhyoun Heo", "Partha Pratim Pande"], "https://doi.org/10.1109/ICCAD.2017.8501894"], ["Keynote addresses: Quantum computing: Revolutionizing computation through quantum mechanics.", ["Krysta M. Svore"], "https://doi.org/10.1109/ICCAD.2017.8203750"], ["Leveraging value locality for efficient design of a hybrid cache in multicore processors.", ["Mohammad Arjomand", "Amin Jadidi", "Mahmut T. Kandemir", "Chita R. Das"], "https://doi.org/10.1109/ICCAD.2017.8203753"], ["Exploring cache bypassing and partitioning for multi-tasking on GPUs.", ["Yun Liang", "Xiuhong Li", "Xiaolong Xie"], "https://doi.org/10.1109/ICCAD.2017.8203754"], ["Virtual persistent cache: Remedy the long latency behavior of host-aware shingled magnetic recording drives.", ["Ming-Chang Yang", "Yuan-Hao Chang", "Fenggang Wu", "Tei-Wei Kuo", "David H. C. Du"], "https://doi.org/10.1109/ICCAD.2017.8203755"], ["ORCHARD: Visual object recognition accelerator based on approximate in-memory processing.", ["Yeseong Kim", "Mohsen Imani", "Tajana Rosing"], "https://doi.org/10.1109/ICCAD.2017.8203756"], ["Reverse engineering camouflaged sequential circuits without scan access.", ["Mohamed El Massad", "Siddharth Garg", "Mahesh Tripunitara"], "https://doi.org/10.1109/ICCAD.2017.8203757"], ["Obfuscating the interconnects: Low-cost and resilient full-chip layout camouflaging.", ["Satwik Patnaik", "Mohammed Ashraf", "Johann Knechtel", "Ozgur Sinanoglu"], "https://doi.org/10.1109/ICCAD.2017.8203758"], ["CycSAT: SAT-based attack on cyclic logic encryptions.", ["Hai Zhou", "Ruifeng Jiang", "Shuyu Kong"], "https://doi.org/10.1109/ICCAD.2017.8203759"], ["Threshold-based obfuscated keys with quantifiable security against invasive readout.", ["Shahrzad Keshavarz", "Daniel Holcomb"], "https://doi.org/10.1109/ICCAD.2017.8203760"], ["Mixed-cell-height detailed placement considering complex minimum-implant-area constraints.", ["Yen-Yi Wu", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2017.8203761"], ["Blockage-aware terminal propagation for placement wirelength minimization.", ["Sheng-Wei Yang", "Yao-Wen Chang", "Tung-Chieh Chen"], "https://doi.org/10.1109/ICCAD.2017.8203762"], ["A unified framework for simultaneous layout decomposition and mask optimization.", ["Yuzhe Ma", "Jhih-Rong Gao", "Jian Kuang", "Jin Miao", "Bei Yu"], "https://doi.org/10.1109/ICCAD.2017.8203763"], ["IR-drop aware Design & technology co-optimization for N5 node with different device and cell height options.", ["Luca Mattii", "Dragomir Milojevic", "Peter Debacker", "Yasser Sherazi", "Mladen Berekovic", "Praveen Raghavan"], "https://doi.org/10.1109/ICCAD.2017.8203764"], ["Safety model checking with complementary approximations.", ["Jianwen Li", "Shufang Zhu", "Yueling Zhang", "Geguang Pu", "Moshe Y. Vardi"], "https://doi.org/10.1109/ICCAD.2017.8203765"], ["An automated SAT-based method for the design of on-chip bit-flip detectors.", ["Pouya Taatizadeh", "Nicola Nicolici"], "https://doi.org/10.1109/ICCAD.2017.8203766"], ["Sequential engineering change order under retiming and resynthesis.", ["Nian-Ze Lee", "Victor N. Kravets", "Jie-Hong R. Jiang"], "https://doi.org/10.1109/ICCAD.2017.8203767"], ["Accelerating functional timing analysis with encoding duplication removal and redundant state propagation.", ["Denny C.-Y. Wu", "Pin-Ru Jhao", "Charles H.-P. Wen"], "https://doi.org/10.1109/ICCAD.2017.8203768"], ["Efficient simulation of EM side-channel attack resilience.", ["Amit Kumar", "Cody Scarborough", "Ali Yilmaz", "Michael Orshansky"], "https://doi.org/10.1109/ICCAD.2017.8203769"], ["Fault injection attack on deep neural network.", ["Yannan Liu", "Lingxiao Wei", "Bo Luo", "Qiang Xu"], "https://doi.org/10.1109/ICCAD.2017.8203770"], ["A novel cache bank timing attack.", ["Zhen Hang Jiang", "Yunsi Fei"], "https://doi.org/10.1109/ICCAD.2017.8203771"], ["Clepsydra: Modeling timing flows in hardware designs.", ["Armaiti Ardeshiricham", "Wei Hu", "Ryan Kastner"], "https://doi.org/10.1109/ICCAD.2017.8203772"], ["DAGSENS: Directed acyclic graph based direct and adjoint transient sensitivity analysis for event-driven objective functions.", ["Karthik V. Aadithya", "Eric R. Keiter", "Ting Mei"], "https://doi.org/10.1109/ICCAD.2017.8203773"], ["Exploring the exponential integrators with Krylov subspace algorithms for nonlinear circuit simulation.", ["Xinyuan Wang", "Hao Zhuang", "Chung-Kuan Cheng"], "https://doi.org/10.1109/ICCAD.2017.8203774"], ["Fast physics-based electromigration analysis for multi-branch interconnect trees.", ["Xiaoyi Wang", "Yan Yan", "Jian He", "Sheldon X.-D. Tan", "Chase Cook", "Shengqi Yang"], "https://doi.org/10.1109/ICCAD.2017.8203775"], ["Online message delay prediction for model predictive control over controller area network.", ["Amith Kaushal Rao", "Haibo Zeng"], "https://doi.org/10.1109/ICCAD.2017.8203776"], ["Hybrid state machine model for fast model predictive control: Application to path tracking.", ["Maral Amir", "Tony Givargis"], "https://doi.org/10.1109/ICCAD.2017.8203777"], ["ACQUA: Adaptive and cooperative quality-aware control for automotive cyber-physical systems.", ["Korosh Vatanparvar", "Mohammad Abdullah Al Faruque"], "https://doi.org/10.1109/ICCAD.2017.8203778"], ["Cross-program design space exploration by ensemble transfer learning.", ["Dandan Li", "Shuzhen Yao", "Senzhang Wang", "Ying Wang"], "https://doi.org/10.1109/ICCAD.2017.8203779"], ["Reusability is FIRRTL ground: Hardware construction languages, compiler frameworks, and transformations.", ["Adam M. Izraelevitz", "Jack Koenig", "Patrick Li", "Richard Lin", "Angie Wang", "Albert Magyar", "Donggyu Kim", "Colin Schmidt", "Chick Markley", "Jim Lawson", "Jonathan Bachrach"], "https://doi.org/10.1109/ICCAD.2017.8203780"], ["A load balancing inspired optimization framework for exascale multicore systems: A complex networks approach.", ["Yao Xiao", "Yuankun Xue", "Shahin Nazarian", "Paul Bogdan"], "https://doi.org/10.1109/ICCAD.2017.8203781"], ["Simple magic: Synthesis and in-memory Mapping of logic execution for memristor-aided logic.", ["Rotem Ben Hur", "Nimrod Wald", "Nishil Talati", "Shahar Kvatinsky"], "https://doi.org/10.1109/ICCAD.2017.8203782"], ["Dedicated synthesis for MZI-based optical circuits based on AND-inverter graphs.", ["Arighna Deb", "Robert Wille", "Rolf Drechsler"], "https://doi.org/10.1109/ICCAD.2017.8203783"], ["Simultaneous template assignment and layout decomposition using multiple bcp materials in DSA-MP lithography.", ["Kuo-Hao Wu", "Shao-Yun Fang"], "https://doi.org/10.1109/ICCAD.2017.8203784"], ["PRESCOTT: Preset-based cross-point architecture for spin-orbit-torque magnetic random access memory.", ["Liang Chang", "Zhaohao Wang", "Alvin Oliver Glova", "Jishen Zhao", "Youguang Zhang", "Yuan Xie", "Weisheng Zhao"], "https://doi.org/10.1109/ICCAD.2017.8203785"], ["Cost-effective write disturbance mitigation techniques for advancing PCM density.", ["Mohammad Khavari Tavana", "David R. Kaeli"], "https://doi.org/10.1109/ICCAD.2017.8203786"], ["Speeding up crossbar resistive memory by exploiting in-memory data patterns.", ["Wen Wen", "Lei Zhao", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1109/ICCAD.2017.8203787"], ["Approximate image storage with multi-level cell STT-MRAM main memory.", ["Hengyu Zhao", "Linuo Xue", "Ping Chi", "Jishen Zhao"], "https://doi.org/10.1109/ICCAD.2017.8203788"], ["A novel two-stage modular multiplier based on racetrack memory for asymmetric cryptography.", ["Tao Luo", "Bingsheng He", "Wei Zhang", "Douglas L. Maskell"], "https://doi.org/10.1109/ICCAD.2017.8203789"], ["VST: A virtual stress testing framework for discovering bugs in SSD flash-translation layers.", ["Ren-Shuo Liu", "Yun-Sheng Chang", "Chih-Wen Hung"], "https://doi.org/10.1109/ICCAD.2017.8203790"], ["AdaLearner: An adaptive distributed mobile learning system for neural networks.", ["Jiachen Mao", "Zhuwei Qin", "Zirui Xu", "Kent W. Nixon", "Xiang Chen", "Hai Li", "Yiran Chen"], "https://doi.org/10.1109/ICCAD.2017.8203791"], ["NEMESIS: A software approach for computing in presence of soft errors.", ["Moslem Didehban", "Aviral Shrivastava", "Sai Ram Dheeraj Lokam"], "https://doi.org/10.1109/ICCAD.2017.8203792"], ["An open benchmark implementation for multi-CPU multi-GPU pedestrian detection in automotive systems.", ["Matina Maria Trompouki", "Leonidas Kosmidis", "Nacho Navarro"], "https://doi.org/10.1109/ICCAD.2017.8203793"], ["Making split fabrication synergistically secure and manufacturable.", ["Lang Feng", "Yujie Wang", "Jiang Hu", "Wai-Kei Mak", "Jeyavijayan Rajendran"], "https://doi.org/10.1109/ICCAD.2017.8203794"], ["Making split fabrication synergistically secure and manufacturable.", ["Lang Feng", "Yujie Wang", "Jiang Hu", "Wai-Kei Mak", "Jeyavijayan Rajendran"], "https://doi.org/10.1109/ICCAD.2017.8203795"], ["Rethinking split manufacturing: An information-theoretic approach with secure layout techniques.", ["Abhrajit Sengupta", "Satwik Patnaik", "Johann Knechtel", "Mohammed Ashraf", "Siddharth Garg", "Ozgur Sinanoglu"], "https://doi.org/10.1109/ICCAD.2017.8203796"], ["Rapid gate sizing with fewer iterations of Lagrangian Relaxation.", ["Ankur Sharma", "David Chinnery", "Shrirang Dhamdhere", "Chris Chu"], "https://doi.org/10.1109/ICCAD.2017.8203797"], ["Statistically certified approximate logic synthesis.", ["Gai Liu", "Zhiru Zhang"], "https://doi.org/10.1109/ICCAD.2017.8203798"], ["Enabling exact delay synthesis.", ["Luca Gaetano Amaru", "Mathias Soeken", "Patrick Vuillod", "Jiong Luo", "Alan Mishchenko", "Pierre-Emmanuel Gaillardon", "Janet Olson", "Robert K. Brayton", "Giovanni De Micheli"], "https://doi.org/10.1109/ICCAD.2017.8203799"], ["Learn-on-the-go: Autonomous cross-subject context learning for internet-of-things applications.", ["Ramin Fallahzadeh", "Parastoo Alinia", "Hassan Ghasemzadeh"], "https://doi.org/10.1109/ICCAD.2017.8203800"], ["Near-optimal energy allocation for self-powered wearable systems.", ["Ganapati Bhat", "Jaehyun Park", "Umit Y. Ogras"], "https://doi.org/10.1109/ICCAD.2017.8203801"], ["Optimal checkpointing for secure intermittently-powered IoT devices.", ["Zahra Ghodsi", "Siddharth Garg", "Ramesh Karri"], "https://doi.org/10.1109/ICCAD.2017.8203802"], ["ATRIUM: Runtime attestation resilient under memory attacks.", ["Shaza Zeitouni", "Ghada Dessouky", "Orlando Arias", "Dean Sullivan", "Ahmad Ibrahim", "Yier Jin", "Ahmad-Reza Sadeghi"], "https://doi.org/10.1109/ICCAD.2017.8203803"], ["Hardening extended memory access control schemes with self-verified address spaces.", ["Jesse Elwell", "Dmitry Evtyushkin", "Dmitry Ponomarev", "Nael B. Abu-Ghazaleh", "Ryan Riley"], "https://doi.org/10.1109/ICCAD.2017.8203804"], ["Early SoC security validation by VP-based static information flow analysis.", ["Muhammad Hassan", "Vladimir Herdt", "Hoang M. Le", "Daniel Grosse", "Rolf Drechsler"], "https://doi.org/10.1109/ICCAD.2017.8203805"], ["Data path optimisation and delay matching for asynchronous bundled-data balsa circuits.", ["Norman Kluge", "Ralf Wollowski"], "https://doi.org/10.1109/ICCAD.2017.8203806"], ["Approximating complex arithmetic circuits with formal error guarantees: 32-bit multipliers accomplished.", ["Milan Ceska Jr.", "Jiri Matyas", "Vojtech Mrazek", "Lukas Sekanina", "Zdenek Vasicek", "Tomas Vojnar"], "https://doi.org/10.1109/ICCAD.2017.8203807"], ["Advanced datapath synthesis using graph isomorphism.", ["Cunxi Yu", "Mihir Choudhury", "Andrew Sullivan", "Maciej J. Ciesielski"], "https://doi.org/10.1109/ICCAD.2017.8203808"], ["COMBA: A comprehensive model-based analysis framework for high level synthesis of real applications.", ["Jieru Zhao", "Liang Feng", "Sharad Sinha", "Wei Zhang", "Yun Liang", "Bingsheng He"], "https://doi.org/10.1109/ICCAD.2017.8203809"], ["ApproxLUT: A novel approximate lookup table-based accelerator.", ["Ye Tian", "Ting Wang", "Qian Zhang", "Qiang Xu"], "https://doi.org/10.1109/ICCAD.2017.8203810"], ["Energy efficient runtime approximate computing on data flow graphs.", ["Mingze Gao", "Gang Qu"], "https://doi.org/10.1109/ICCAD.2017.8203811"], ["MT-spike: A multilayer time-based spiking neuromorphic architecture with temporal error backpropagation.", ["Tao Liu", "Zihao Liu", "Fuhong Lin", "Yier Jin", "Gang Quan", "Wujie Wen"], "https://doi.org/10.1109/ICCAD.2017.8203812"], ["Energy-efficient, high-performance, highly-compressed deep neural network design using block-circulant matrices.", ["Siyu Liao", "Zhe Li", "Xue Lin", "Qinru Qiu", "Yanzhi Wang", "Bo Yuan"], "https://doi.org/10.1109/ICCAD.2017.8203813"], ["Power scheduling with active power grids.", ["Zahi Moudallal", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.2017.8203814"], ["Thermosiphon: A thermal aware NUCA architecture for write energy reduction of the STT-MRAM based LLCs.", ["Bi Wu", "Yuanqing Cheng", "Pengcheng Dai", "Jianlei Yang", "Youguang Zhang", "Dijun Liu", "Ying Wang", "Weisheng Zhao"], "https://doi.org/10.1109/ICCAD.2017.8203815"], ["Thermal modeling and design on smartphones with heat pipe cooling technique.", ["Hong-Wen Chiou", "Yu-Min Lee", "Hsuan-Hsuan Hsiao", "Liang-Chia Cheng"], "https://doi.org/10.1109/ICCAD.2017.8203816"], ["Computationally efficient standard-cell FEM-based thermal analysis.", ["Yi-Chung Chen", "Scott Ladenheim", "Harry Kalargaris", "Milan Mihajlovic", "Vasilis F. Pavlidis"], "https://doi.org/10.1109/ICCAD.2017.8203817"], ["An integrated-spreading-based macro-refining algorithm for large-scale mixed-size circuit designs.", ["Szu-To Chen", "Yao-Wen Chang", "Tung-Chieh Chen"], "https://doi.org/10.1109/ICCAD.2017.8203818"], ["A novel damped-wave framework for macro placement.", ["Chin-Hao Chang", "Yao-Wen Chang", "Tung-Chieh Chen"], "https://doi.org/10.1109/ICCAD.2017.8203819"], ["GRASP based metaheuristics for layout pattern classification.", ["Mingyu Woo", "Seungwon Kim", "Seokhyeong Kang"], "https://doi.org/10.1109/ICCAD.2017.8203820"], ["Clock-aware placement for large-scale heterogeneous FPGAs.", ["Yun-Chih Kuo", "Chau-Chin Huang", "Shih-Chun Chen", "Chun-Han Chiang", "Yao-Wen Chang", "Sy-Yen Kuo"], "https://doi.org/10.1109/ICCAD.2017.8203821"], ["RRAM-based reconfigurable in-memory computing architecture with hybrid routing.", ["Yue Zha", "Jing Li"], "https://doi.org/10.1109/ICCAD.2017.8203822"], ["TraNNsformer: Neural network transformation for memristive crossbar based neuromorphic system design.", ["Aayush Ankit", "Abhronil Sengupta", "Kaushik Roy"], "https://doi.org/10.1109/ICCAD.2017.8203823"], ["A closed-loop design to enhance weight stability of memristor based neural network chips.", ["Bonan Yan", "Jianhua Yang", "Qing Wu", "Yiran Chen", "Hai Li"], "https://doi.org/10.1109/ICCAD.2017.8203824"], ["Memristor-based perceptron classifier: Increasing complexity and coping with imperfect hardware.", ["Farnood Merrikh-Bayat", "Mirko Prezioso", "Bhaswar Chakrabarti", "Irina Kataeva", "Dmitri B. Strukov"], "https://doi.org/10.1109/ICCAD.2017.8203825"], ["Switch cell optimization of power-gated modern system-on-chips.", ["Dongyoun Yi", "Taewhan Kim"], "https://doi.org/10.1109/ICCAD.2017.8203826"], ["Redistribution layer routing for wafer-level integrated fan-out package-on-packages.", ["Ting-Chou Lin", "Chia-Chih Chi", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2017.8203827"], ["SALT: Provably good routing topology by a novel steiner shallow-light tree algorithm.", ["Gengjie Chen", "Peishan Tu", "Evangeline F. Y. Young"], "https://doi.org/10.1109/ICCAD.2017.8203828"], ["A coordinated synchronous and asynchronous parallel routing approach for FPGAs.", ["Minghua Shen", "Guojie Luo", "Nong Xiao"], "https://doi.org/10.1109/ICCAD.2017.8203829"], ["Scalable N-worst algorithms for dynamic timing and activity analysis.", ["Hari Cherupalli", "John Sartori"], "https://doi.org/10.1109/ICCAD.2017.8203830"], ["Power grid verification under transient constraints.", ["Mohammad Fawaz", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.2017.8203831"], ["SAMG: Sparsified graph-theoretic algebraic multigrid for solving large symmetric diagonally dominant (SDD) matrices.", ["Zhiqiang Zhao", "Yongyu Wang", "Zhuo Feng"], "https://doi.org/10.1109/ICCAD.2017.8203832"], ["State retention for power gated design with non-uniform multi-bit retention latches.", ["Guo-Gin Fan", "Mark Po-Hung Lin"], "https://doi.org/10.1109/ICCAD.2017.8203833"], ["Adaptive error recovery in MEDA biochips based on droplet-aliquot operations and predictive analysis.", ["Zhanwei Zhong", "Zipeng Li", "Krishnendu Chakrabarty"], "https://doi.org/10.1109/ICCAD.2017.8203834"], ["Sortex: Efficient timing-driven synthesis of reconfigurable flow-based biochips for scalable single-cell screening.", ["Mohamed Ibrahim", "Aditya Sridhar", "Krishnendu Chakrabarty", "Ulf Schlichtmann"], "https://doi.org/10.1109/ICCAD.2017.8203835"], ["A spike-based long short-term memory on a neurosynaptic processor.", ["Amar Shrestha", "Khadeer Ahmed", "Yanzhi Wang", "David P. Widemann", "Adam T. Moody", "Brian C. Van Essen", "Qinru Qiu"], "https://doi.org/10.1109/ICCAD.2017.8203836"], ["Design of accurate stochastic number generators with noisy emerging devices for stochastic computing.", ["Meng Yang", "John P. Hayes", "Deliang Fan", "Weikang Qian"], "https://doi.org/10.1109/ICCAD.2017.8203837"], ["Stress-aware performance evaluation of 3D-stacked wide I/O DRAMs.", ["Tengtao Li", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.2017.8203838"], ["Dynamic partitioning to mitigate stuck-at faults in emerging memories.", ["Jiangwei Zhang", "Donald Kline Jr.", "Liang Fang", "Rami G. Melhem", "Alex K. Jones"], "https://doi.org/10.1109/ICCAD.2017.8203839"], ["Fast physics-based electromigration assessment by efficient solution of linear time-invariant (LTI) systems.", ["Sandeep Chatterjee", "Valeriy Sukharev", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.2017.8203840"], ["Optimal multi-row detailed placement for yield and model-hardware correlation improvements in sub-10nm VLSI.", ["ChangHo Han", "Kwangsoo Han", "Andrew B. Kahng", "Hyein Lee", "Lutong Wang", "Bangqi Xu"], "https://doi.org/10.1109/ICCAD.2017.8203841"], ["SAT-based compilation to a non-vonNeumann processor.", ["Samit Chaudhuri", "Asmus Hetzel"], "https://doi.org/10.1109/ICCAD.2017.8203842"], ["P4: Phase-based power/performance prediction of heterogeneous systems via neural networks.", ["Yeseong Kim", "Pietro Mercati", "Ankit More", "Emily Shriver", "Tajana Rosing"], "https://doi.org/10.1109/ICCAD.2017.8203843"], ["HLScope+, : Fast and accurate performance estimation for FPGA HLS.", ["Young-kyu Choi", "Peng Zhang", "Peng Li", "Jason Cong"], "https://doi.org/10.1109/ICCAD.2017.8203844"], ["A streaming clustering approach using a heterogeneous system for big data analysis.", ["Dajung Lee", "Alric Althoff", "Dustin Richmond", "Ryan Kastner"], "https://doi.org/10.1109/ICCAD.2017.8203845"], ["Why you should care about don't cares: Exploiting internal don't care conditions for hardware Trojans.", ["Wei Hu", "Lu Zhang", "Armaiti Ardeshiricham", "Jeremy Blackstone", "Bochuan Hou", "Yu Tai", "Ryan Kastner"], "https://doi.org/10.1109/ICCAD.2017.8203846"], ["Mining mutation testing simulation traces for security and testbench debugging.", ["Nicole Fern", "Kwang-Ting Cheng"], "https://doi.org/10.1109/ICCAD.2017.8203847"], ["ACE: Adaptive channel estimation for detecting analog/RF trojans in WLAN transceivers.", ["Kiruba Sankaran Subramani", "Angelos Antonopoulos", "Ahmed Attia Abotabl", "Aria Nosratinia", "Yiorgos Makris"], "https://doi.org/10.1109/ICCAD.2017.8203848"], ["Cost-effective design of scalable high-performance systems using active and passive interposers.", ["Dylan Stow", "Yuan Xie", "Taniya Siddiqua", "Gabriel H. Loh"], "https://doi.org/10.1109/ICCAD.2017.8203849"], ["Towards warp-scheduler friendly STT-RAM/SRAM hybrid GPGPU register file design.", ["Quan Deng", "Youtao Zhang", "Minxuan Zhang", "Jun Yang"], "https://doi.org/10.1109/ICCAD.2017.8203850"], ["A case for low frequency single cycle multi hop NoCs for energy efficiency and high performance.", ["Monodeep Kar", "Tushar Krishna"], "https://doi.org/10.1109/ICCAD.2017.8203851"], ["MeDNN: A distributed mobile system with enhanced partition and deployment for large-scale DNNs.", ["Jiachen Mao", "Zhongda Yang", "Wei Wen", "Chunpeng Wu", "Linghao Song", "Kent W. Nixon", "Xiang Chen", "Hai Li", "Yiran Chen"], "https://doi.org/10.1109/ICCAD.2017.8203852"], ["DtCraft: A distributed execution engine for compute-intensive applications.", ["Tsung-Wei Huang", "Chun-Xun Lin", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2017.8203853"], ["AEP: An error-bearing neural network accelerator for energy efficiency and model protection.", ["Lei Zhao", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1109/ICCAD.2017.8203854"], ["Efficient programming of reconfigurable radio frequency (RF) systems.", ["Mohamed Baker Alawieh", "Fa Wang", "Jun Tao", "Shihui Yin", "Minhee Jun", "Xin Li", "Tamal Mukherjee", "Rohit Negi"], "https://doi.org/10.1109/ICCAD.2017.8203855"], ["Towards reliability-aware circuit design in nanoscale FinFET technology: - New-generation aging model and circuit reliability simulator.", ["Shaofeng Guo", "Runsheng Wang", "Zhuoqing Yu", "Peng Hao", "Pengpeng Ren", "Yangyuan Wang", "Siyu Liao", "Chunyi Huang", "Tianlei Guo", "Alvin Chen", "Jushan Xie", "Ru Huang"], "https://doi.org/10.1109/ICCAD.2017.8203856"], ["Online and incremental machine learning approaches for IC yield improvement.", ["Hongge Chen", "Duane S. Boning"], "https://doi.org/10.1109/ICCAD.2017.8203857"], ["An analog SAT solver based on a deterministic dynamical system: (Invited paper).", ["Xunzhao Yin", "Zoltan Toroczkai", "Xiaobo Sharon Hu"], "https://doi.org/10.1109/ICCAD.2017.8203858"], ["Connecting spectral techniques for graph coloring and eigen properties of coupled dynamics: A pathway for solving combinatorial optimizations (Invited paper).", ["Abhinav Parihar", "Nikhil Shukla", "Matthew Jerry", "Suman Datta", "Arijit Raychowdhury"], "https://doi.org/10.1109/ICCAD.2017.8203859"], ["Design automation and testing of monolithic 3D ICs: Opportunities, challenges, and solutions: (Invited paper).", ["Kyungwook Chang", "Abhishek Koneru", "Krishnendu Chakrabarty", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2017.8203860"], ["Leveraging recovery effect to reduce electromigration degradation in power/ground TSV.", ["Shengcheng Wang", "Zeyu Sun", "Yuan Cheng", "Sheldon X.-D. Tan", "Mehdi Baradaran Tahoori"], "https://doi.org/10.1109/ICCAD.2017.8203861"], ["Machine learning on FPGAs to face the IoT revolution.", ["Xiaofan Zhang", "Anand Ramachandran", "Chuanhao Zhuge", "Di He", "Wei Zuo", "Zuofu Cheng", "Kyle Rupnow", "Deming Chen"], "https://doi.org/10.1109/ICCAD.2017.8203862"], ["Thermal-sensitive design and power optimization for a 3D torus-based optical NoC.", ["Kang Yao", "Yaoyao Ye", "Sudeep Pasricha", "Jiang Xu"], "https://doi.org/10.1109/ICCAD.2017.8203863"], ["VoCaM: Visualization oriented convolutional neural network acceleration on mobile system: Invited paper.", ["Zhuwei Qin", "Zirui Xu", "Qide Dong", "Yiran Chen", "Xiang Chen"], "https://doi.org/10.1109/ICCAD.2017.8203864"], ["Offshore oil spill monitoring and detection: Improving risk management for offshore petroleum cyber-physical systems: (Invited paper).", ["Xiaodao Chen", "Dongmei Zhang", "Yuewei Wang", "Lizhe Wang", "Albert Y. Zomaya", "Shiyan Hu"], "https://doi.org/10.1109/ICCAD.2017.8203865"], ["Deep reinforcement learning: Framework, applications, and embedded implementations: Invited paper.", ["Hongjia Li", "Tianshu Wei", "Ao Ren", "Qi Zhu", "Yanzhi Wang"], "https://doi.org/10.1109/ICCAD.2017.8203866"], ["Overview of the 2017 CAD contest at ICCAD: Invited paper.", ["Myung-Chul Kim", "Shih-Hsu Huang", "Rung-Bin Lin", "Shigetoshi Nakatake"], "https://doi.org/10.1109/ICCAD.2017.8203867"], ["ICCAD-2017 CAD contest in resource-aware patch generation.", ["Ching-Yi Huang", "Chih-Jen Hsu", "Chi-An Wu", "Kei-Yong Khoo"], "https://doi.org/10.1109/ICCAD.2017.8203868"], ["ICCAD-2017 CAD contest in net open location finder with obstacles: Invited paper.", ["Kai-Shun Hu", "Ming-Jen Yang", "Yu-Hui Huang", "Bing-Yi Wong", "Cindy Shen"], "https://doi.org/10.1109/ICCAD.2017.8203869"], ["ICCAD-2017 CAD contest in multi-deck standard cell legalization and benchmarks.", ["Nima Karimpour Darav", "Ismail S. Bustany", "Andrew A. Kennings", "Ravi Mamidi"], "https://doi.org/10.1109/ICCAD.2017.8203870"], ["DATC RDF: Robust design flow database: Invited paper.", ["Jinwook Jung", "Pei-Yu Lee", "Yan-Shiun Wu", "Nima Karimpour Darav", "Iris Hui-Ru Jiang", "Victor N. Kravets", "Laleh Behjat", "Yih-Lang Li", "Gi-Joon Nam"], "https://doi.org/10.1109/ICCAD.2017.8203871"], ["Novel heterogeneous computing platforms and 5G communications for IoT applications.", ["Yuichi Nakamura", "Hideyuki Shimonishi", "Yuki Kobayashi", "Kozo Satoda", "Yashuhiro Matsunaga", "Dai Kanetomo"], "https://doi.org/10.1109/ICCAD.2017.8203872"], ["Edge segmentation: Empowering mobile telemedicine with compressed cellular neural networks.", ["Xiaowei Xu", "Qing Lu", "Tianchen Wang", "Jinglan Liu", "Cheng Zhuo", "Xiaobo Sharon Hu", "Yiyu Shi"], "https://doi.org/10.1109/ICCAD.2017.8203873"], ["CNN-based pattern recognition on nonvolatile IoT platform for smart ultraviolet monitoring: (Invited paper).", ["Jinyang Li", "Qingwei Guo", "Fang Su", "Zhe Yuan", "Jinshan Yue", "Jingtong Hu", "Huazhong Yang", "Yongpan Liu"], "https://doi.org/10.1109/ICCAD.2017.8203874"], ["Machine learning on FPGAs to face the IoT revolution.", ["Xiaofan Zhang", "Anand Ramachandran", "Chuanhao Zhuge", "Di He", "Wei Zuo", "Zuofu Cheng", "Kyle Rupnow", "Deming Chen"], "https://doi.org/10.1109/ICCAD.2017.8203875"], ["Energy efficient runtime approximate computing on data flow graphs.", ["Mingze Gao", "Gang Qu"], "https://doi.org/10.1109/ICCAD.2017.8203876"], ["Deep learning challenges and solutions with Xilinx FPGAs.", ["Elliott Delaye", "Ashish Sirasao", "Chaithanya Dudha", "Sabya Das"], "https://doi.org/10.1109/ICCAD.2017.8203877"], ["FPGA placement and routing.", ["Shih-Chun Chen", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2017.8203878"], ["UTPlaceF 3.0: A parallelization framework for modern FPGA global placement: (Invited paper).", ["Wuxi Li", "Meng Li", "Jiajun Wang", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2017.8203879"], ["Clock-aware ultrascale FPGA placement with machine learning routability prediction: (Invited paper).", ["Chak-Wa Pui", "Gengjie Chen", "Yuzhe Ma", "Evangeline F. Y. Young", "Bei Yu"], "https://doi.org/10.1109/ICCAD.2017.8203880"], ["A hybrid approach to cache management in heterogeneous CPU-FPGA platforms.", ["Liang Feng", "Sharad Sinha", "Wei Zhang", "Yun Liang"], "https://doi.org/10.1109/ICCAD.2017.8203881"], ["An assessment of vulnerability of hardware neural networks to dynamic voltage and temperature variations.", ["Xun Jiao", "Mulong Luo", "Jeng-Hau Lin", "Rajesh K. Gupta"], "https://doi.org/10.1109/ICCAD.2017.8203882"], ["Dependable integrated clinical system architecture with runtime verification.", ["Yu Jiang", "Mingzhe Wang", "Han Liu", "Mohammad Hosseini", "Jiaguang Sun"], "https://doi.org/10.1109/ICCAD.2017.8203883"], ["Toward safe interoperations in network connected medical cyber-physical systems using open-loop safe protocols.", ["Andrew Y.-Z. Ou", "Maryam Rahmaniheris", "Yu Jiang", "Po-Liang Wu", "Lui Sha"], "https://doi.org/10.1109/ICCAD.2017.8203884"], ["Model and integrate medical resource availability into verifiably correct executable medical guidelines.", ["Chunhui Guo", "Zhicheng Fu", "Zhenyu Zhang", "Shangping Ren", "Lui Sha"], "https://doi.org/10.1109/ICCAD.2017.8203885"], ["Functional safety methodologies for automotive applications.", ["Alessandra Nardi", "Antonino Armato"], "https://doi.org/10.1109/ICCAD.2017.8203886"], ["Impact of circuit-level non-idealities on vision-based autonomous driving systems.", ["Handi Yu", "Changhao Yan", "Xuan Zeng", "Xin Li"], "https://doi.org/10.1109/ICCAD.2017.8203887"], ["Timing and security analysis of VANET-based intelligent transportation systems: (Invited paper).", ["Bowen Zheng", "Muhammed O. Sayin", "Chung-Wei Lin", "Shinichi Shiraishi", "Qi Zhu"], "https://doi.org/10.1109/ICCAD.2017.8203888"], ["ASAP7 predictive design kit development and cell design technology co-optimization: Invited paper.", ["Vinay Vashishtha", "Manoj Vangala", "Lawrence T. Clark"], "https://doi.org/10.1109/ICCAD.2017.8203889"], ["Standard cell library design and optimization methodology for ASAP7 PDK: (Invited paper).", ["Xiaoqing Xu", "Nishi Shah", "Andrew Evans", "Saurabh Sinha", "Brian Cline", "Greg Yeric"], "https://doi.org/10.1109/ICCAD.2017.8203890"], ["Full-chip monolithic 3D IC design and power performance analysis with ASAP7 library: (Invited Paper).", ["Kyungwook Chang", "Bon Woong Ku", "Saurabh Sinha", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2017.8203891"], ["Cyclist: Accelerating hardware development.", ["Jonathan Bachrach", "Albert Magyar", "Palmer Dabbelt", "Patrick Li", "Richard Lin", "Krste Asanovic"], "https://doi.org/10.1109/ICCAD.2017.8203892"], ["Python based framework for HDSLs with an underlying formal semantics: (Invited paper).", ["Keerthikumara Devarajegowda", "Johannes Schreiner", "Rainer Findenig", "Wolfgang Ecker"], "https://doi.org/10.1109/ICCAD.2017.8203893"], ["Generating FPGA-based image processing accelerators with Hipacc: (Invited paper).", ["Oliver Reiche", "M. Akif Ozkan", "Richard Membarth", "Jurgen Teich", "Frank Hannig"], "https://doi.org/10.1109/ICCAD.2017.8203894"], ["Transportation security in the era of autonomous vehicles: Challenges and practice.", ["Sandip Ray"], "https://doi.org/10.1109/ICCAD.2017.8203895"], ["Security trends and advances in manufacturing systems in the era of industry 4.0.", ["Sujit Rokka Chhetri", "Nafiul Rashid", "Sina Faezi", "Mohammad Abdullah Al Faruque"], "https://doi.org/10.1109/ICCAD.2017.8203896"], ["AEP: An error-bearing neural network accelerator for energy efficiency and model protection.", ["Lei Zhao", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1109/ICCAD.2017.8203897"], ["Front-end-of-line attacks in split manufacturing.", ["Yujie Wang", "Tri Cao", "Jiang Hu", "Jeyavijayan Rajendran"], "https://doi.org/10.1109/ICCAD.2017.8329993"]]