-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
-- Date        : Wed Nov 16 18:11:49 2022
-- Host        : LAPTOP-CM6UK3C8 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim {d:/UniWarwick/Year2/CSModules/ES2E3-15 Digital Systems
--               Design/Labs/lab6/lab6.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl}
-- Design      : blk_mem_gen_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_bindec : entity is "bindec";
end blk_mem_gen_0_bindec;

architecture STRUCTURE of blk_mem_gen_0_bindec is
begin
ENOUT: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => addra(0),
      I1 => addra(2),
      I2 => addra(1),
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    p_7_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[8]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end blk_mem_gen_0_blk_mem_gen_mux;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\douta[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => p_7_out(0),
      I2 => sel_pipe_d1(2),
      I3 => DOADO(0),
      I4 => sel_pipe_d1(1),
      I5 => \douta[8]\(0),
      O => douta(0)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => p_7_out(1),
      I2 => sel_pipe_d1(2),
      I3 => DOADO(1),
      I4 => sel_pipe_d1(1),
      I5 => \douta[8]\(1),
      O => douta(1)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => p_7_out(2),
      I2 => sel_pipe_d1(2),
      I3 => DOADO(2),
      I4 => sel_pipe_d1(1),
      I5 => \douta[8]\(2),
      O => douta(2)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => p_7_out(3),
      I2 => sel_pipe_d1(2),
      I3 => DOADO(3),
      I4 => sel_pipe_d1(1),
      I5 => \douta[8]\(3),
      O => douta(3)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => p_7_out(4),
      I2 => sel_pipe_d1(2),
      I3 => DOADO(4),
      I4 => sel_pipe_d1(1),
      I5 => \douta[8]\(4),
      O => douta(4)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => p_7_out(5),
      I2 => sel_pipe_d1(2),
      I3 => DOADO(5),
      I4 => sel_pipe_d1(1),
      I5 => \douta[8]\(5),
      O => douta(5)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => p_7_out(6),
      I2 => sel_pipe_d1(2),
      I3 => DOADO(6),
      I4 => sel_pipe_d1(1),
      I5 => \douta[8]\(6),
      O => douta(6)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => p_7_out(7),
      I2 => sel_pipe_d1(2),
      I3 => DOADO(7),
      I4 => sel_pipe_d1(1),
      I5 => \douta[8]\(7),
      O => douta(7)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => p_7_out(8),
      I2 => sel_pipe_d1(2),
      I3 => DOPADOP(0),
      I4 => sel_pipe_d1(1),
      I5 => \douta[9]\(0),
      O => douta(8)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end blk_mem_gen_0_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFE000300000000000000000FFF800FC00000000000000000FFF800FC000000",
      INIT_01 => X"00000000000000FFFF31FC00000000000000000FFFF000300000000000000000",
      INIT_02 => X"000E03FFB2300000000000000000FF00370F00000000000000000FF9BF81C000",
      INIT_03 => X"3000000000000FFFF03FFFF924000000000000FFFF807FFF6880000000000000",
      INIT_04 => X"00FFE3FFFDE06EE800000000000FFF1BFEBFFF99000000000000FFF807E7FFE7",
      INIT_05 => X"2176D00000000000FF830FF270D35E00000000000FF83FFFD694EC4000000000",
      INIT_06 => X"000FF387FFFF01A8EBDFF0000000FF3C1FFFF30617B1FF000000000FE0F0FFD8",
      INIT_07 => X"F8600985FF0000000FFE0FFFFF014EE34FF0000000FF30FFFFF408F71EFF0000",
      INIT_08 => X"000000FF6FFFFFFD74B8177F0000000FFA7FFFFFAEE1A657F0000000FFC3FFFF",
      INIT_09 => X"FFF7980049FB000000FFFCFFFFFFFE880CDAA00000000FE5FFFFFF16088DB7F0",
      INIT_0A => X"9000000FFF37FFFFFFE7E0D4F1000000FFF97FFFFE79E0031F1000000FFFDFFF",
      INIT_0B => X"FFFFCFB3FFEA3D9800000FF8EFFFFF3C3FC733D9000000FFE6FFFFFF86957C7D",
      INIT_0C => X"EEF5FFF0FFF3F9FDFD4FF1F83DF59FFF000FE39FFFF3FFFF03DFC9800000FF0F",
      INIT_0D => X"FFFFF9FB780FFFFFB0FFF0FFCFEDFFEFF307FFFFFD5FFF0FFE7FCFDFBCF7FFFF",
      INIT_0E => X"C0FEFFF3FF0FF7FFFFEE47022C1CFFFE7FF0FF3FDFFF7EBFE0C3FFFFCFFF0FF9",
      INIT_0F => X"FCFFFEFDE28083FF27FFFCFF0FFFFFF73288F87FFDDFFF9FF0FFFFFFF9D70409",
      INIT_10 => X"05B8FFA3FFF7F0FCFFF88AFF4082FFF5FFFF7F0FCFFF05AAE9085FF65FFFE7F0",
      INIT_11 => X"7F0FCF47FF0ED3879FF001FFF7F0FCFFFEF5FE33E9E687BFFF7F0FCFFFFFDFF0",
      INIT_12 => X"BFDF13FFC32FFCFF0FEE0AFF8BFD067FF9CCFFF7F0FCE46FF8CBE42EFFA0DFFF",
      INIT_13 => X"BC7FF006B53DF8FF48EBFF798FE1FF00E13F3FCFF85EFFFD32FF8FF00E6FE7F0",
      INIT_14 => X"BF8FE2795F8D2461FFF00C6F9BFEFEE5B5FDBB601FFF004CF36F3FF5D71FEF46",
      INIT_15 => X"2C47FF00009F0EBFAFEEAD5F964B7BFFF00BBDDBFAFECADDF97CC70FFF00CFDF",
      INIT_16 => X"FFF799F6F58E1F81AFFF00009F7F708FE7FBDFDA927FF00009FBF327FE68D1F8",
      INIT_17 => X"1FFFF8FFF0000C7F6BDFF2847CFFFF9FFF0000DFFB7EBF823317FF8DFFF00008",
      INIT_18 => X"0061FF8DFCE2863FFFFD7FF0000EFF98DFC48D57FFFF9FFF0000DFF094FD012C",
      INIT_19 => X"E087FFFFEE00000FF09E7FF8FC753FFFFFE00000FE27FFFFAEB403FFFFD60000",
      INIT_1A => X"0000FFE83FDF98FFF5FFFFEE00000FFD61CFFE7E4B7FFFFEE00000FFE297FF8F",
      INIT_1B => X"FFCD8E3FFFF8600000FFF1E8DFEDDDC77FFFE600000FFE60BDFEC7FC5FFFFC60",
      INIT_1C => X"570000000FDE1EFFF9FF24BF9570000000FEC5EFFF9CFD9FFFB700000FFF6094",
      INIT_1D => X"F85FFFEA900081D70000000FDF0B3FF71F981F9060000000FDF0EFFF07F11800",
      INIT_1E => X"3036D0000000FFBA45FFFBCC0000CD0000000FF793BFFC2069604860000000FE",
      INIT_1F => X"0FFF980BFFDFF31CE5F0000000FFF34737FFD5C2119F0000000FFCE0A7FF7D00",
      INIT_20 => X"D7DFF2F00000000FFFD3407FF0FF6F9390000000FFF90D4FF8BF9F9C3D000000",
      INIT_21 => X"0000FFFF9F30BFA4BF83F00000000FFFC07D4FEBF9FDDF00000000FFFC788DFD",
      INIT_22 => X"192FF88FF00000000000FFFFC247FFDA9F000000000FFFFFF8A9FE1FE2FF0000",
      INIT_23 => X"000000000FFFFF0A00066FF00000000000FFFFF80760D8FF00000000000FFFFF",
      INIT_24 => X"FFFFF809FFFF00000000000FFFFFFF0C47FFF00000000000FFFFFFCA7B4FFF00",
      INIT_25 => X"000000000000000000FFFFFF0000000000000FFFFFD37FFFDFF00000000000FF",
      INIT_26 => X"0000000FFFFFF0000000000000000000FFFFFF0000000000000000000FFFFFF0",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(13 downto 0) => addra(13 downto 0),
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 1),
      DOADO(0) => douta(0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FF3E001800000000000000000FFFF000000000000000000000FFFF0000000000",
      INITP_01 => X"00000000000000FF60038000000000000000000FF30000000000000000000000",
      INITP_02 => X"00086F0005000000000000000000F19FC34400000000000000000F81F0E00000",
      INITP_03 => X"8000000000000FFF0580000390000000000000FFC33780000880000000000000",
      INITP_04 => X"00FF0B00003FE3A000000000000FF0480000C07C000000000000FFF17000000D",
      INITP_05 => X"FFF7300000000000FE5800017FFEFA00000000000FF1C0000DFBDF4000000000",
      INITP_06 => X"000FFC2800003F7FFB4FF0000000FFE9C00005FDFFF5FF000000000FCA00003F",
      INITP_07 => X"0FDFE5DC7F0000000FFCA00000FFE7F9F7F0000000FFA700000FFFFBFA7F0000",
      INITP_08 => X"000000FE5000001FF7FFDF7F0000000FF2800000FFFFFDC7F0000000FF9C0000",
      INITP_09 => X"0000BFFFEDF1000000FFE84000000FEFFEDF000000000FEA000001FFFFFDE9F0",
      INITP_0A => X"1000000FFC580000003FFFE9F5000000FFC280000007FFFFDFD000000FFC1800",
      INITP_0B => X"00003FFFFF9E3F9800000F80A000007FFFC7F3F1000000FFC50000007FFFFDFF",
      INITP_0C => X"06FDFFF0FFC7C80003FFE7000F3FDFFF000E0640000FFFFC0207FD800000F814",
      INITP_0D => X"F60003FA3C01FFFF88FFF0FF9F20001FF6143FF0045FFF0FFCF100007FE60000",
      INITP_0E => X"F626FFF9FF0FE724001F450E1F4BFFBF3FF0FE7E4000FD9C2019FFF867FF0FE3",
      INITP_0F => X"FCFF200DBC3FFD1F99FFDC7F0FCFF200776BFF5F4ABFFFCFF0FEF36003D61FE0",
      INIT_00 => X"2121212121211A1A000000000000000000000000000000000000000000000000",
      INIT_01 => X"00000000000000009999999999999999999999A1A19A9A9A2222222222222222",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"21211A1A00000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"000000009999999999999999999999A1A19A9A9A222222222222222221212121",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"9999999999999999191999A1A1A1991A2222222222222222222222A2A2221919",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"999999991919999919191919A2A2A2A2A22222221A1A2222221A191900000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000099999999",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"1999991919119191919191911119999999212119191922220000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000009999999999999999",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"1191919119191919919111919911191919191A22000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000999999999919191911919111",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"899111119A199919119191191999191900000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000099999999191991119109890909098989",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"80899199A2A29991911119190000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000009919191991119189098980800000000800000080",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"9199999A191191119922A2222222222200000000000000000000000000000000",
      INIT_1A => X"9999212121219999191911918909098989000000000000000000008000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000009999999999999999",
      INIT_1C => X"1A1A9911111922A2222222220000000000000000000000000000000000000000",
      INIT_1D => X"1919191191910909890100000000000000000000000000000000000000890911",
      INIT_1E => X"000000000000000000000000000000000000000099999999999999999999A199",
      INIT_1F => X"919119A22222A2A2000000000000000000000000000000000000000000000000",
      INIT_20 => X"8909898901000000000000010100000000000000000000000000008911199999",
      INIT_21 => X"0000000000000000000000000000000099999999999999999999999919199191",
      INIT_22 => X"A222A2A200000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000800000000001000100000000000088880000000000008009111999919119",
      INIT_24 => X"0000000000000000000000009999999999999999191919199111118888010000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"000000000000010000008089899191898980800100001019191991911922A222",
      INIT_27 => X"0000000000000000999999999999999919191991918908880000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"000081008191AAC4CCD5D5CCC4AA9A898888001199199A911199222200000000",
      INIT_2A => X"0000000099999999999999991991919109890000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"2BD5EEF6F7F7F7F7F6F6E64CA209808011991A99111999220000000000000000",
      INIT_2D => X"9999999999999919919189098901000001010101000000000000000001010089",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"F7EEF6F7FFFFFFF6EE3B91808991991A99999999000000000000000000000000",
      INIT_30 => X"99991991918989010000000001010101000000000000000000008933EEF7FFF7",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000099999999",
      INIT_32 => X"FFF7FFF6EEEECC99880991192291119999999999999999990000000000000000",
      INIT_33 => X"0989010000000000000000000000000000000000018933EEF7F7F7F7E6AACCF7",
      INIT_34 => X"000000000000000000000000000000009999999999999999A29A991999199189",
      INIT_35 => X"32DDF6D591099199991991199999999999999999000000000000000000000000",
      INIT_36 => X"00000000000000000000000000000000011AE6F7F7FFF7F6BB0919D5F6F7F75D",
      INIT_37 => X"00000000000000000000000099999999999999999A9A19191991918989000000",
      INIT_38 => X"3C89119999199911199999999999999900000000000000000000000000000000",
      INIT_39 => X"000000000000000000000000893BF7FFF7F7F7D5918989A2DDEECC1909BBEEF6",
      INIT_3A => X"000000000000000099999999999999999A1A9911919109890000000000000000",
      INIT_3B => X"99191A1119999999999999990000000000000000000000000000000000000000",
      INIT_3C => X"000000000000000091D5F7FFFFF7E6A2091AAB892A3B91898899E5F7E6220899",
      INIT_3D => X"0000000099999999999999999999199189898901000000000000000000000000",
      INIT_3E => X"9999999999999999000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000091E6F7FFF7EEB30909BCE6A20989899A1109C4F6F64C119999191A11",
      INIT_40 => X"9999999999999999991991890989000000000000000000000000000000000000",
      INIT_41 => X"9999999900000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"99E6F6F7F644898111DDEE4C0909A2D52209AAE6F7DD199199999A9991999999",
      INIT_43 => X"9999999919910889890000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000099999999",
      INIT_45 => X"D591808833EEF7EEAAA2DDEEB30911D5F7EEA299999919999199999999999999",
      INIT_46 => X"9108808900000080000000000000000000000000000000000000008891DDF7F6",
      INIT_47 => X"0000000000000000000000000000000000000000000000009999999999999919",
      INIT_48 => X"D5F7F7FFE5E6F7F7C40909C4F6EEA29999999999111919999999999900000000",
      INIT_49 => X"00008080000000000000000000000000000000000000008891D5F7E59A088891",
      INIT_4A => X"0000000000000000000000000000000000000000999999999999999109008900",
      INIT_4B => X"F7F7FFF7D51189ABEEEEA2919999991A19111922222222220000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000008883BF655998909B3F6FFFFFF",
      INIT_4D => X"0000000000000000999999999999999999999919911911890880000000008080",
      INIT_4E => X"E699891AEEE6A299999199199991199922222222000000000000000000000000",
      INIT_4F => X"000000000000000000000000010000008822E6EECC9AA2E6F7FFFFFFFFFFFFF7",
      INIT_50 => X"0000000099999999999999999999191919119188080000000000808000000000",
      INIT_51 => X"E6D5119999919919A21111992222222200000000000000000000000000000000",
      INIT_52 => X"000000000000000101000000008944EEF6DDE5F7F7FFFFFFFFFFFFF7E6A20091",
      INIT_53 => X"9999999999999999999919191991090089000000000000000000000000000000",
      INIT_54 => X"9991991922911199222222220000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000800899D5EEEEEEF6F6F6F6F7F7F7F7F7EEAA11A2DEB39191",
      INIT_56 => X"9999999999991919910900008900000000000000000000000000000000000000",
      INIT_57 => X"1911119922222222000000000000000000000000000000000000000099999999",
      INIT_58 => X"8809111191111922AAB3BBBBC4CCD5E5EEEEF6F6F6C344E6D591119991919199",
      INIT_59 => X"9999191189888089000000000000000000000000000000000080800000008080",
      INIT_5A => X"2222222200000000000000000000000000000000000000009999999999999999",
      INIT_5B => X"91919199991919191919A2AAB33BCCDDEEE6EEDD220919999191919999919199",
      INIT_5C => X"8880800900000000000000000000000000000000000080808909919191999999",
      INIT_5D => X"0000000000000000000000000000000000000000999999999919191919191191",
      INIT_5E => X"9999999999991919199999222AC4CCA209899999919191991991919999222222",
      INIT_5F => X"0000000000000000000000000000000080800911919999999999999991919999",
      INIT_60 => X"0000000000000000000000000000000099999999991919191991898900000800",
      INIT_61 => X"91919191919111919999A2999111999999919199191191999922222200000000",
      INIT_62 => X"0000000000000000000000880991919999999999999999999999991919199191",
      INIT_63 => X"0000000000000000000000009999991911919191910988008081010000000000",
      INIT_64 => X"0080808008081191199919999199999919199199999999999999999999999999",
      INIT_65 => X"0000000000800991919999919999999999191991118989088080808080808080",
      INIT_66 => X"9999999999999999999919199109080888800080800101000000000000000100",
      INIT_67 => X"0000000080008811111999192219919999999999999999999999999900000000",
      INIT_68 => X"8811999999999199999911910988008080000000000000000000000000000000",
      INIT_69 => X"9999999999991191098880800000800000000101000000000000010000000000",
      INIT_6A => X"0000000080081199A21991999999999999999999999999990000000099999999",
      INIT_6B => X"9199191911890080000000800080000000008080808080808080808000000000",
      INIT_6C => X"9919910980808080008000010000010000000000000000000000880999999191",
      INIT_6D => X"8000808011919119999999999999999999999999000000009999999999999999",
      INIT_6E => X"0000808088911191919191911008088880808080808080808080808080808080",
      INIT_6F => X"8080808000008000000000000000000000000000008911999999999911918880",
      INIT_70 => X"0088099119999999999999999999999900000000999999999999991919910980",
      INIT_71 => X"9021B2C3C3BBBBBBBABA32AAA299108888808080808080808080808080000000",
      INIT_72 => X"0000010000000080000000000000008011999999991999890880088808088888",
      INIT_73 => X"9111999999999999999999990000000099999999999999199109808080808000",
      INIT_74 => X"C3C3C24342424343C343BB321910808080808080808080808000808080808809",
      INIT_75 => X"00000000000000000000881199999919918880889121191008080808888810AA",
      INIT_76 => X"9999999999999999000000009999999999999911890080800000800000000000",
      INIT_77 => X"42424343C34343C3C2BAA9900880800180808080808080808080808009911999",
      INIT_78 => X"0000000080891199991991088810A132BBAA90888888888888888810A943C3C2",
      INIT_79 => X"9999999900000000999999999999991108808080000080800008880000000000",
      INIT_7A => X"C242C2C242C243BAA11080808080808080808080808080808009911999999999",
      INIT_7B => X"8911191911081099323B43C3BA9088889090909090888888103AC24242424242",
      INIT_7C => X"0000000099999999999919910880808080808080008888000000000001000000",
      INIT_7D => X"43C3C243433A9988808080808080808080800080800889911999999999999999",
      INIT_7E => X"18293A434343C2C321088888888888889088888888A1C242C2C2C24242424242",
      INIT_7F => X"9999999999991189808080808080808000000000000000010000008011199990",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"3D5E09723FF7F0F9FF0EFB80C0E83FC867FF7F0F8FF1810F8CF3A7F85FFCE7F0",
      INITP_01 => X"7F0F9FFFFF043FFFBFFEE9FFF7F0F9FE03F0007FF7FE0F3BFF7F0F9FF0300008",
      INITP_02 => X"FFF8FFFF9F09FE7F0FCDF9FF07FFFFFFFEE0FFF7F0F8E97FF00FFFFFFFC89FFF",
      INITP_03 => X"FC1FF006F1FFFDFFF39FFFFFDFF0FF00EFFF7FBFFE6BFFFFFADFC7F00C3FEFF0",
      INITP_04 => X"BFFFF2A6FFECFE0FFFF00CFF3FF9FF80CFFF9FF003FF005EE7FF9FFB17FFFFFF",
      INITP_05 => X"DBCFFF00008FF9BFFFF6E6FFFDBF7FFFF008FC1BFFFF466FFF13F3FFFF00DFF3",
      INITP_06 => X"FF9FD3FF64FFFFF7DFFF00009FF9FF5FF664FFFB3EFFF0000AFF9FF9FF6E6FFC",
      INITP_07 => X"BFFFFEFFF0000C7F9BDFF9BB79FFFF9FFF00008FF9FEFFB31DFFFFFFFFF00009",
      INITP_08 => X"0063FFC1FDFFFE7FFFFE7FF0000CFFF89FFF24F7FFFFC6FF0000D7FBF9FCDF7F",
      INITP_09 => X"FE67FFFFE600000FF0FFB3FDFFB67FFFFE600000FEDFF93FFFDBE7FFFFF60000",
      INITP_0A => X"0000FFC0433FE7FFD3FFFFE200000FF90473FFFFFE7FFFFE600000FF07F33FFF",
      INITP_0B => X"FFE7FE8FFFFD400000FFF9C91FFC7FF1FFFFE600000FFE6003FF5FFC3FFFFF20",
      INITP_0C => X"330000000FFF15FFFBFFC0FFE3D0000000FFF59FFFFFFC3FFFAC00000FFFDE89",
      INITP_0D => X"FE27FFE0FF4001E60000000FFFA47FFCFFD8000260000000FFFD4FFF9FFF03FC",
      INITP_0E => X"FFDEC0000000FFFE99FFFFBFFF07840000000FEFC03FFFFBF89E80E0000000FF",
      INITP_0F => X"0FFFFC17FFFFFF6FFFC0000000FFEFA07FFFE29FB91C0000000FFFF44FFFFCF9",
      INIT_00 => X"C3BA190808808080808080808080000080800889199999999999999900000000",
      INIT_01 => X"42C2C2C31888109019A1A121981088908890BAC2C24242424242424243C2C2C3",
      INIT_02 => X"991911898080808080808080000080808901010101000919991921B242434243",
      INIT_03 => X"8808800000808080808080808080800811999999999999990000000099999999",
      INIT_04 => X"1018B24343C3C3C3BA32A1108808A9C3C2C24242424242424242C24232900808",
      INIT_05 => X"808080808080808000000080008181098089919910B2424342C2C2C2C2C2C2C2",
      INIT_06 => X"0000808080808080808080081199999999999999000000009999999999199109",
      INIT_07 => X"C3CB4B4B4B53D43A988821534B4B4BC3C2C2C2C242C2C2C29088888808888000",
      INIT_08 => X"8080808000000000808000008888101098C2C3C2C2C2C2C2C2C2C2C23243C343",
      INIT_09 => X"8080808080808000919999999999999900000000999999999919910980808080",
      INIT_0A => X"E4E4E4ED5318A1E4E4E4E4DCDC5B53CBC2C34321889088880808088080008080",
      INIT_0B => X"000000000000808890909898A1C2C3C2C2C2C2C2C2C2C2C3C34B5353DCE4E4E4",
      INIT_0C => X"8080800011999999999999990000000099999999991991098880808080808000",
      INIT_0D => X"EC4BA15CE4E4E4E4E4E4E4E4DC5CC39088888808880888888080808080808080",
      INIT_0E => X"8088909018181818A9C3C3C3C242C2C3C2C24BD3DCDCE4E4E4EDEDEDEDECECEC",
      INIT_0F => X"1199999999999999000000009999999999199109008080808080808080808080",
      INIT_10 => X"E4ECECE4E4ECE4ECE4EDBA08212AB2AAA1908808808080808080808080808008",
      INIT_11 => X"18181818A9C3C3C3C2C2C3CB53DCE4E4E4E4E4E5EDEDF6F6F6F6F5EDECE4C2DC",
      INIT_12 => X"99999999000000009999999999191189008088112A3A3BB21988888088909098",
      INIT_13 => X"ECECECECE45C21BA5CE454C343B2888880808080808080808080800811999999",
      INIT_14 => X"A9C3C3C3C24BD3E4E4E4ECECECECEDEDF6FFFF7FFFFEFEF6EDE4E4E4ECECECEC",
      INIT_15 => X"0000000099999999999911910888A14CE5E5E5E5DC3B10089098181818181818",
      INIT_16 => X"E4D34BE5E5EDE45BCBC321808000008080808080808009911999999999999999",
      INIT_17 => X"5BE4E4E4E4ECECECE4E4EDF67FFFFFFF7FFFFFF6F6EDECECECE4E4E4ECECE4E4",
      INIT_18 => X"222222229999199188A1DCE5E4E4E4E4E4E453A9181898181818181821C3C3CB",
      INIT_19 => X"EDEDE4E4DCCBBA19808000808080808000099191199999999999999900000000",
      INIT_1A => X"ECECECECECED76F7E6DD5E66F7FF7FF7F6EDECECECECE4E4ECECECECE4E4E5ED",
      INIT_1B => X"99999911A154E5E4E4E4E4E4E4E4EC5B291898181818181898424BDCE4E4ECEC",
      INIT_1C => X"E4D4C32A80808080808088098991111999999999999999990000000022222222",
      INIT_1D => X"ED75F7DEE667D64ED66FFFFFFEF6ECECECECECECECECECECEDEDF6F6F6F6EDE4",
      INIT_1E => X"CBE5E4D3CBCACB53E4E4E4ECC2181818181818189832CBDCE4ECECECECECECEC",
      INIT_1F => X"0809080808088991911919999999999999999999000000002222222222999919",
      INIT_20 => X"FFFFDE4DD6D6F77FFFF6EDECECECECECECECECED6D7E7F7F7FFEF6E5E5E44BB2",
      INIT_21 => X"535353CACBDCE4E454A018101818181810A9C2D3E4ECECECECECECECEDF6DE5E",
      INIT_22 => X"911919191919999999999999999999990000000022222222229919AA64E4DCCB",
      INIT_23 => X"4D4E66FF7FF6EDE4ECECECECECECED6D655E66FF7FFFF6EDEDECDC3291919191",
      INIT_24 => X"CACBE4E4DCA118181818181818183A4BE4E4ECE4ECECECED6D6E4DD677EE2BA2",
      INIT_25 => X"9999999999999999999999990000000022222222999911BBEDE45BE4ECECE4DB",
      INIT_26 => X"7FF6EDE4ECECECECECED6D656E7756D5F77FFEF6EDECE5B21119191999999999",
      INIT_27 => X"DC211818181818181898B24BE4E4ECE4ECECECEDF6E6CDB4A2190891BC4EDEFF",
      INIT_28 => X"99999999999999990000000022222222999999C3ECE4E4E4E4E4DCDBC2C253E4",
      INIT_29 => X"ECECECECECED6DD4F7FFDECD66FFFFF6ECE4E5AA191999999999999999999999",
      INIT_2A => X"181818181818314BE4E4ECE4ECECEC6D76DD4D23908890912BCD5E7F7FF6EDEC",
      INIT_2B => X"9999999900000000222222229919994BE4E4E4E4E453CBC2C2C2CBE4DC211818",
      INIT_2C => X"E4ED6529323BABC55EFFFFF6E4ED642119999999999999999999999999999999",
      INIT_2D => X"9898314BE4ECECE4ECECE46D765DC422108890912BD55E7F7FF6EDECECECECEC",
      INIT_2E => X"00000000222222229919994BE4ECE4E4DC53DCDC53C2C2DCDC21181818181818",
      INIT_2F => X"881019BCD57FFFF6EDEC54A19999999999999999999999990000000000000000",
      INIT_30 => X"E4ECECECECE4E46D7755C42210888891334D5EFFFFF6EDECECE4E4ECECEDDC98",
      INIT_31 => X"222222229919214BECECE4EC5BDCE4E453C2C2D3DCA118181818181818203AD3",
      INIT_32 => X"DDFFFFF5EDEDCB199999BBBB9999999999999999000000000000000000000000",
      INIT_33 => X"ECECE46D7755C42290909091BCD66EFFFEF5EDECECE4E4E4E4E4E4C2C2C332C4",
      INIT_34 => X"991999CBE4E4ECE4E4E4E4E453C2C2D3E4A018181818189820BACBDCE4ECECEC",
      INIT_35 => X"ECED3A999999BBBB999999999999999900000000000000000000000022222222",
      INIT_36 => X"F6DDCD33911091A24DD6F7FFFEEDE4E4DCE4E4E4E4E4E4ECECED6D6DE576F6ED",
      INIT_37 => X"E4E4ECE4ECE4E4E4D3C2C2D3DCA018181818213142CBDCE4E4ECE4EC5C64E46D",
      INIT_38 => X"9999BBBB99999999999999990000000000000000000000002222222299199943",
      INIT_39 => X"AB9A223CCE67FFF6F6EDDC53E4E4ECE4E4ECE4E4ECECECECECEDEDEDEC642A99",
      INIT_3A => X"E4E4ECE4DBCBC2D3DCA01818189831CB53DCE4E4E4E4E4E4A932E5EDF6E6CD45",
      INIT_3B => X"999999999999999900000000000000000000000022222222991919BAE4E4ECE4",
      INIT_3C => X"D6FF7FF6EDD3D3E4E4E4E4E4E4E4ECECECECECECECECECECECDC999999BBBBBB",
      INIT_3D => X"DCCACADCE4A9989898983AD3E4E4E4E4E4ECEC3A8810BA656DF65E4E4ECD4ECE",
      INIT_3E => X"999999990000000000000000000000002222222299991932D4E4ECE4ECECECE4",
      INIT_3F => X"54CBDCECE4E4E4E4E4E4ECECECECECECE4E4ECECEC64B21999BBBBBB99999999",
      INIT_40 => X"E432109898A9C3DCE4E4E4ECE4E4DC9888881043656EF7E656D6D65FF77FFFF6",
      INIT_41 => X"00000000000000000000000022222222999919294BE4ECE4ECECECECE4D353E4",
      INIT_42 => X"E4E4E4E4E4E4E4ECECECECECE4E4ECECECED54A11999BB3B9999999999999999",
      INIT_43 => X"2942CBE4E4E4ECECECEC43888888889032DD6EF676EE77FF7FFEF6E44353E4EC",
      INIT_44 => X"000000000000000022222222999919A13A53E4ECECECECECECDCDCE4E4C3A121",
      INIT_45 => X"E4E4E4ECECECECECE4E4ECECECECE5321999BBBB999999999999999900000000",
      INIT_46 => X"E4E4ECECECE43288888890888821CB656D7676F6F6EDE4CBC3DCE4ECE4E4E4E4",
      INIT_47 => X"00000000222222222299991932CBDCE4E4ECECECECE4E4E4E44BC3C3C2C2CBE4",
      INIT_48 => X"ECECE4E4E4E4ECECE4E4EDCB1999994400000000000000000000000000000000",
      INIT_49 => X"ECE5A988888888888888102143DC65EDEDEDE4CBC3DCE4ECECECECECECECECEC",
      INIT_4A => X"999999999999991921C3CBDCE4ECE4ECECECE4E4DBCAC242C2C253E4E4ECECEC",
      INIT_4B => X"E4E4E4ECE4E4EC53999999440000000000000000000000000000000000000000",
      INIT_4C => X"88888888889088888898B142DCE4DCC2C3DCE4ECECECECECECECECECECE4E4E4",
      INIT_4D => X"99999999192A43CBDBE4E4ECECECE4E453C24242C2C253E4E4ECECECE4E53288",
      INIT_4E => X"ECE4ECDCA1999944000000000000000000000000000000000000000099999999",
      INIT_4F => X"889090888888881098A132C3C353E4ECECECECECECECECECECE4E4E4E4E4E4EC",
      INIT_50 => X"1999B243C34BD3DCE4E4DC53C3C24242C2C253E4E4ECECECECED439088888888",
      INIT_51 => X"A199994400000000000000000000000000000000000000009999999999999999",
      INIT_52 => X"8888888888881842C353E4E4ECECECECECECECECECE4E4E4E4E4E4ECECECE4D4",
      INIT_53 => X"C3C2C2CBCB4BCBC2C2424343C2C253E4E4ECECECE4E45C198888889088889088",
      INIT_54 => X"000000000000000000000000000000000000000099999999999999999919993A",
      INIT_55 => X"888890BAC3C2DCECE4ECECECECECECECECE4E4E4E4E4E4ECECE4E454A1199944",
      INIT_56 => X"C343C2C2C2C24242C2C24BE4E4ECECECE4EDE54B908888889088888888888888",
      INIT_57 => X"00000000000000000000000000000000999999999999999999991999B243C3C3",
      INIT_58 => X"C3C24BE4E4ECECECECECECECECE4E4E4E4E4E4ECE4E4E4431919994400000000",
      INIT_59 => X"C2C3C2C2C2C24BE4E4ECECECE4E4E4E553A910908888889090909090888808B2",
      INIT_5A => X"00000000000000000000000099999999999999999999991999A13A43C3C3C3C3",
      INIT_5B => X"E4ECECECECECECECECE4E4E4E4E4E4ECECE45332199999440000000000000000",
      INIT_5C => X"C2C2CBE4E4ECECECECE4E4EDE4E4D4BA10888890909010908888881943C2C253",
      INIT_5D => X"000000000000000099999999999999999999999999199921A9A9292131C3C343",
      INIT_5E => X"E4ECECECECECECE4E4E4E4E4E45C4B2119991944000000000000000000000000",
      INIT_5F => X"E4E4E4ECECE4E4E4ECECEDDC10908890909010909088901032C3C2C253E4E4E4",
      INIT_60 => X"000000009999999999999999BB99999999991999908888089843C3C243C2CBE4",
      INIT_61 => X"E4E4E4E4ECECE4E4DBCB3A10919919AA00000000000000000000000000000000",
      INIT_62 => X"ECE4E4E4E4ECECE429089090909090909090908818BAC3C2C2CBDCE4E4ECE4EC",
      INIT_63 => X"000000000000000099999999999999919088888890BAC34242C2C2DCE4E4E4E4",
      INIT_64 => X"E4DC5CD3CB42A188919919990000000000000000000000000000000000000000",
      INIT_65 => X"E4ECECECCB108890909090888888908888A13AC3C3C2C3CBDBDCE4E4E4E4E4E4",
      INIT_66 => X"0000000099999999999999909088888808AAC342C242C24BE4E4E4ECECECECEC",
      INIT_67 => X"4329889011199999000000000000000000000000000000000000000000000000",
      INIT_68 => X"ED32108888889090888890909088A1BAC3C3C3C2C2C34B4B4B4B4B4B4B43C3C3",
      INIT_69 => X"99999999999999109088888890194343C242C2CBDBE4E4ECECECECECECE4ECEC",
      INIT_6A => X"199999A200000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"888890908888889090900818B243C3C3C3C3C3C2C2C2C2C2C2C3C34221089011",
      INIT_6C => X"9999991090888888881032C3C243C2C2CBDCE4ECECECECECECECE4ECED64BA98",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000099999999",
      INIT_6E => X"21888890888888880819B243C3C3C3C3C2C3C3C34343B21818A1AA99199999AA",
      INIT_6F => X"9090909090881943C3C243C2C253E4E4E4ECECECECECECE4ECE4E4D4BA32C254",
      INIT_70 => X"0000000000000000000000000000000000000000000000009999999999999991",
      INIT_71 => X"8888888888081090A129B132BABA32B2A198081053D4BB99999999AA00000000",
      INIT_72 => X"9090102943C3C2C2C2C353E4ECECECECECECECE4E4E4E5EDEDEDECED43108890",
      INIT_73 => X"0000000000000000000000000000000000000000999999999999991991908808",
      INIT_74 => X"88888888888888880810080808888821DCD332191999AAAA0000000000000000",
      INIT_75 => X"32C2C34343C2C3D3E4ECECECECECECECE4ECE4E4E4EDECEC6431888888888888",
      INIT_76 => X"0000000000000000000000000000000099999999999999999991909090909010",
      INIT_77 => X"8888909088909088888810CB5CC221199999AAAA000000000000000000000000",
      INIT_78 => X"C243C2C3DCE4ECE4ECECE4ECE4ECE4E4EDE4E4ECE464B2108888888888101088",
      INIT_79 => X"0000000000000000000000009999999999999999999991919090888890BAC3C3",
      INIT_7A => X"883243A9A1294BE4D3B219999999212100000000000000000000000000000000",
      INIT_7B => X"CBDCE4ECE4E4E4ECE4ECECECECECE4E4ECECE553BA29A9313A4B329088888888",
      INIT_7C => X"000000000000000099999999999999999999991999919088889032CBC3C2C2C2",
      INIT_7D => X"E4E4E45CC3219999999921210000000000000000000000000000000000000000",
      INIT_7E => X"ECECECE4E4E4ECECECE4DCE4E4E4ECE4ECE4E4E4E5ED5CA910888810A95CEDE5",
      INIT_7F => X"0000000099999999999999999999999999999190888890AA43C3C343C24BDBE4",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => DOPADOP(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    p_7_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0FFFF6F00000000FFFBFC0FFE7FFFFF780000000FFF7EC1FFCFFF6FFB8000000",
      INITP_01 => X"0000FFFFC031FFE1FFB1C40000000FFFFDF03FFC07FE4E00000000FFFEFDB7FF",
      INITP_02 => X"987FFF27F00000000000FFFFF41FFFFC1F000000000FFFFFBC47FFFFF8784000",
      INITP_03 => X"000000000FFFF3E280067FF00000000000FFFF7C20FFA8FF00000000000FFFFF",
      INITP_04 => X"FFFFFE20FBFF00000000000FFFFFBF9CCEFFF00000000000FFFFBEA3028FFF00",
      INITP_05 => X"000000000000000000FFFFFF0000000000000FFFFFFDFFF7EFF00000000000FF",
      INITP_06 => X"0000000FFFFFF0000000000000000000FFFFFF0000000000000000000FFFFFF0",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"AA19999999212221000000000000000000000000000000000000000000000000",
      INIT_01 => X"E4E4ECECE4E4CBCBDBE4E4E4E4ECECE4E4EDED6453424253E4E5EDE4E4E4DCC3",
      INIT_02 => X"9999999999999999999999991999919090908810A1BAC3C2C3C2CBDCE4E4ECE4",
      INIT_03 => X"9922222100000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"ECE453C2CB4BDCDCE4E4ECE4ECECECECEDECECEDECE4E4E4E454C3A919999999",
      INIT_05 => X"999999999999999999199990909090908818B243C3C3C3C3DCE4E4E4E4E4ECEC",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000099999999",
      INIT_07 => X"C2C2C3C24B53D3D353535CECECECECECECECE4E4D4C3A9199999999922222222",
      INIT_08 => X"999999999999991991909090908810213AC34343C253E4E4ECECECECECECE453",
      INIT_09 => X"0000000000000000000000000000000000000000000000009999999999999999",
      INIT_0A => X"C2C2C2C2C253DCECE4ECECE4E4E45C4BB2211919999999212222222200000000",
      INIT_0B => X"99999999999919999190909098293BC3C3C24BDCE4E4ECECECECECE4D34BC2C2",
      INIT_0C => X"0000000000000000000000000000000000000000999999999999999999999999",
      INIT_0D => X"53E4ECECECECE4E4E4D43BAA991919999999192122A222220000000000000000",
      INIT_0E => X"99991919191919191911213A43C3C343D3E4E4E4ECECECECE4E45BCBCBCACB4B",
      INIT_0F => X"0000000000000000000000000000000099999999999999999999999999999999",
      INIT_10 => X"ECE4E45CC32AA119199999999919212122A22222000000000000000000000000",
      INIT_11 => X"991999999999199929BBC3C3C24BDCE4E4E4ECECECECE4E4E4DCDCE4E4ECECEC",
      INIT_12 => X"0000000000000000000000009999999999999999999999999999999999999999",
      INIT_13 => X"A119199999999999000000000000000000000000000000000000000000000000",
      INIT_14 => X"999999991921B243C3C2C34BDCE4E4E4E4E4ECECE4E4E4E4E4E4E4E4E45C4B32",
      INIT_15 => X"0000000000000000000000000000000099999999999999999999999999999999",
      INIT_16 => X"9999999900000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"991919A9BA43C3C2C34BD3DCE4E4E4E4E4E4E4E4E4E4DC544B32211919999999",
      INIT_18 => X"0000000000000000000000009999999999999999999999999999999999999999",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"992ABBC3C3C2C2C24B5353DCDCDCD4D453CBC3BA211919199999999999999999",
      INIT_1B => X"0000000000000000999999999999999999999999999999991999999999991919",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"C3C3C3C3C3C3C3434343C343433AA91919999999999999999999999900000000",
      INIT_1E => X"000000009999999999999999999999999999999919199999999999191919212A",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"434343CB4343BAB22A1919199999999999999999999999990000000000000000",
      INIT_21 => X"99999999999999999999999999999999991999999999991999199919A12A3AC3",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"AAA1999999999919999999329999999999999999000000000000000000000000",
      INIT_24 => X"99999999999999999999999999999999991999999999999999199919A1A92A2A",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000099999999",
      INIT_26 => X"9999999999193232999999999999999900000000000000000000000000000000",
      INIT_27 => X"9999999999999999999999999999999999999999999999191919991919191119",
      INIT_28 => X"0000000000000000000000000000000000000000000000009999999999999999",
      INIT_29 => X"323233B299999999999999990000000000000000000000000000000000000000",
      INIT_2A => X"999999999999999999999A99B333199999999999999999999999999919999999",
      INIT_2B => X"0000000000000000000000000000000000000000999999999999999999999999",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000999999999999999999999999999999999999999999999999",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000099999999999999999999999999999999999999999999999900000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"9999999999999999999999999999999999999999999999990000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"9999999999999999999999999999999999999999000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000099999999",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => p_7_out(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => p_7_out(8),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5500000000000000000000000000000000000000000055555555000000000000",
      INIT_01 => X"0000500155555415000000000000000000000000000000000000000000555555",
      INIT_02 => X"0000000000000000005055555555550000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000041555550155500000000000000000000",
      INIT_04 => X"AFFA9545000000000000000000000000000000000000155555AA555555000000",
      INIT_05 => X"0000001556AAFFFFFFE955000000000000000000000000000000000000556AAA",
      INIT_06 => X"0000000000000000055055AABFFFFFFFFFA51555000000000000000000000000",
      INIT_07 => X"55550000000000000000000000000000555ABFFFFFFFFFFFF955550000000000",
      INIT_08 => X"FFFFFFFFAFFFFF9555000000000000000000000000000055AAFFFFFFFFFFFFFE",
      INIT_09 => X"00000000556AFFFFFFFFFAAAABFFF55500000000000000000000000000555ABF",
      INIT_0A => X"000000000000000000000055AFFFFFFFFFAFFFFAAFF945000000000000000000",
      INIT_0B => X"FFFFFAFF90000000000000000000000000015ABFFFFFFFFEFFFFFFABFE510000",
      INIT_0C => X"AFFFFFFFFFEFFFEFFFFEBFD4000000000000000000000000056BFFFFFFFFFBFF",
      INIT_0D => X"00000000000556BFFFFFFFFFFFFFEBFFBFBFE500000000000000000000000115",
      INIT_0E => X"F94000000000000000000000115AFFFFFFFFFFBFFFAAFEBFEFF5400000000000",
      INIT_0F => X"FFBFFEBEABEFFFFE4000000000000000000000056BFFFFFFFFFFBFFEBEFAAFFF",
      INIT_10 => X"0056BFFFFFFFFFFFBFFABFABEBFFFE400000000000000000000015AFFFFFFFFF",
      INIT_11 => X"00000000000000015AFFFFFFFFFFFEBFEAFFAFEBFFFE40000000000000000000",
      INIT_12 => X"FFEBFFFF95550000000000000000016BFFFFFFFFFFFEBFAAFFFFEBFFFF540000",
      INIT_13 => X"FFFFFFFFBFEBFFFFEBFFFF9455000000000000000115AFFFFFFFFFFFFFBFABFF",
      INIT_14 => X"00000556BFFFFFFFFFFFFFEFFFFFFFEAFFFF9455000000000000000555BFFFFF",
      INIT_15 => X"E45500000000000000055ABFFFFFFFFFFFFFFBFFFFFFEBFFFFD4550000000000",
      INIT_16 => X"FFFFFFFFFFFFFFE45500000000000000055AFFFFFFFFFFFFFFFFFFFFFFEFEFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFE41500000000000015556BFFFFFFFFFFFFFF",
      INIT_18 => X"000000015556AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4150000000000001555AF",
      INIT_19 => X"AAABFFE400000000000005555ABFFFFFFFFFFFFFFFEAAAAAAAAAFFFFE4000000",
      INIT_1A => X"FFEAA99AA55555AAAAAFE40000000000000555AAFFFFFFFFFFFFFFEAAAAAAAAA",
      INIT_1B => X"55ABFFFFFFFFFFFAA55AAAA9555555556AA50000000000001555ABFFFFFFFFFF",
      INIT_1C => X"5000000000015556AFFFFFFFFFFEA9556BFFFEA95555556A9540000000000155",
      INIT_1D => X"FFFFFA9655555554000000000155A6AFFFFFFFFFEAA95506FFFFFFA555556555",
      INIT_1E => X"FFEAFF9000006FFFFFFFA555555555000000000155A5ABFFFFFFFEABE40001BF",
      INIT_1F => X"00055555ABFFFFFEBFFF9000001FFFFFFFF95555595540000000055555ABFFFF",
      INIT_20 => X"5695555540000000155555AABFFFFFFFFF4555501BFFFFFFE955555A55400000",
      INIT_21 => X"FFFE4BFFFFFE4056A5555540000000155555AAABAABFFFFF5BFFA51BFFFFFF95",
      INIT_22 => X"AAA555BFFFFFFFFFFFD7FFFFFE005565555540000000155555AAAAAABFFFFFBF",
      INIT_23 => X"40000000155555555555BFFFFFFFFFFFF7FFFFF9011555555540000000155556",
      INIT_24 => X"FFF6FFE5555555400000001556BE955555BFFFFFFFFFFFFBFFFFF96A55555555",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFF969555540000000055BFFF95555BFFFFFFFFFFFFFFF",
      INIT_26 => X"017FFFFF95557FFFFFFF96BFFFFFFFFFFFFA59555540000055056FFFFE5555BF",
      INIT_27 => X"5555540000005541BFFFFF95556FFFFFF9A02FFFFFFFFFFFFE55555500000055",
      INIT_28 => X"0BFFFFFFAAFFFE5555500000005545FFFFFFD5556FFFFFF5F40BFFFFFFFFFFFE",
      INIT_29 => X"E5555BFFFFE01007FFFFFFA5BFFE5500000000005506FFFFFFD5556FFFFFF5F4",
      INIT_2A => X"00005517FFFFFFE5555BFFFFD40007FFFFFEF4BFFD5000000000005506FFFFFF",
      INIT_2B => X"007FFD0000000000005517FFFFFFE5555BFFFFD00007FFFFFD507FFD40000000",
      INIT_2C => X"FFD0000BFFFFFEA5BFF90500000000005517FFFFFFD5556FFFFFD00007FFFFFD",
      INIT_2D => X"FFFFFFD55AFFFFFFD0000BFFFFFFFFFFF80500000000005516FFFFFFD555AFFF",
      INIT_2E => X"00000000005516FFFFFFD55BFFFF6FE0001FFFFFFFFFFFF40500000000005516",
      INIT_2F => X"FFFFFFFFFFF51500000000005506FFFFFFE55FFFFE1BF4006FFFFFFFFFFFF415",
      INIT_30 => X"BFFFF800BFEFFFFFFFFFFFFFFD4600000000005505FFFFFFE56FFFFD06F941BF",
      INIT_31 => X"005541BFFFFFFFFFFFF8001BFFFFFFFFFFFFFFFE4500000000005505BFFFFFFA",
      INIT_32 => X"FFFF42000000000000016FFFFFFFFFFFF40005BFFFFFFFFFFFFFFE4200000000",
      INIT_33 => X"00015BFFFFFFFFFFFF42000000000000006FFFFFFFFFFFF8000016FFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFD00000007FFFFFFFFFFFF42000000000000005BFFFFFFFFFFF800",
      INIT_35 => X"00000000000005BFFFFFFFFFFF40000006FFFFFFFFFFFF520000000000000016",
      INIT_36 => X"FFFFFFFFFE4200000000000000015BFFFFFFFFFFD4000006FFFFFFFFFFFE5200",
      INIT_37 => X"FFFFFF400001BFFFFFFFFFFD460000000000000000155ABFFFFFFFFE400001FF",
      INIT_38 => X"00000000006FFFFFFFFF4000006FFFFFFFFFF905000000000000004004017FFF",
      INIT_39 => X"E050000000000000000000006FFFFFFFFF9000001FFFFFFFFFF4040000000000",
      INIT_3A => X"000005BFFFFFFF9141000000000000000000001FFFFFFFFFE4000006FFFFFFFF",
      INIT_3B => X"0007FFFFFFFFFFAB40005BFFFFF95541000000000000000000001BFFFFFFFFF9",
      INIT_3C => X"000000000000010006FFFFFFFFFFFF9000156AAA55F901000000000000000000",
      INIT_3D => X"000006E5050000000000000000000001BFFFFFFFFFFFE00000005541F9450000",
      INIT_3E => X"FFFFFFFFFFA6B800296FE40500000000000000000000006FFFFFFFFFFFF90014",
      INIT_3F => X"000000000006FFFFFFFFFFFFFFFD417FFF900500000000000000000001001BFF",
      INIT_40 => X"150000000000000000000040016FFFFFFFFFFFFFFFEBFFFE5015000000000000",
      INIT_41 => X"FFFFFFFFFFE500550000000000000000000010001BFFFFFFFFFFFFFFFFFFF940",
      INIT_42 => X"0004006FFFFFFFFFFFFFFFFF95015500000000000000000000010005BFFFFFFF",
      INIT_43 => X"0000000000000000055556FFFFFFFFFFFFFFF954054500000000000000000000",
      INIT_44 => X"540000000000000000000000000000001005AFFFFFFFFFFFFFA5401545000000",
      INIT_45 => X"15BFFFFFFFFFE54000000000000000000000000000000000005BFFFFFFFFFFFE",
      INIT_46 => X"00000000000040056BFFFFFFFA55000000000000000000000000000000000000",
      INIT_47 => X"00000000000000000000000000500156BFFFFFE5400000000000000000000000",
      INIT_48 => X"55010100000000000000000000000000000000001001116AFFFA550000000000",
      INIT_49 => X"000000000001515500150000000000000000000000000000000000001000155A",
      INIT_4A => X"0000000000000000000000540000004055000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end blk_mem_gen_0_blk_mem_gen_prim_width;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.blk_mem_gen_0_blk_mem_gen_prim_wrapper_init
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOPADOP(0) => DOPADOP(0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ is
  port (
    p_7_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0),
      p_7_out(8 downto 0) => p_7_out(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(1 downto 0) => douta(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end blk_mem_gen_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 4 to 4 );
  signal p_7_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_8\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.blk_mem_gen_0_bindec
     port map (
      addra(2 downto 0) => addra(13 downto 11),
      ena_array(0) => ena_array(4)
    );
\has_mux_a.A\: entity work.blk_mem_gen_0_blk_mem_gen_mux
     port map (
      DOADO(7) => \ramloop[2].ram.r_n_0\,
      DOADO(6) => \ramloop[2].ram.r_n_1\,
      DOADO(5) => \ramloop[2].ram.r_n_2\,
      DOADO(4) => \ramloop[2].ram.r_n_3\,
      DOADO(3) => \ramloop[2].ram.r_n_4\,
      DOADO(2) => \ramloop[2].ram.r_n_5\,
      DOADO(1) => \ramloop[2].ram.r_n_6\,
      DOADO(0) => \ramloop[2].ram.r_n_7\,
      DOPADOP(0) => \ramloop[2].ram.r_n_8\,
      addra(2 downto 0) => addra(13 downto 11),
      clka => clka,
      douta(8 downto 0) => douta(9 downto 1),
      \douta[8]\(7) => \ramloop[1].ram.r_n_0\,
      \douta[8]\(6) => \ramloop[1].ram.r_n_1\,
      \douta[8]\(5) => \ramloop[1].ram.r_n_2\,
      \douta[8]\(4) => \ramloop[1].ram.r_n_3\,
      \douta[8]\(3) => \ramloop[1].ram.r_n_4\,
      \douta[8]\(2) => \ramloop[1].ram.r_n_5\,
      \douta[8]\(1) => \ramloop[1].ram.r_n_6\,
      \douta[8]\(0) => \ramloop[1].ram.r_n_7\,
      \douta[9]\(0) => \ramloop[1].ram.r_n_8\,
      p_7_out(8 downto 0) => p_7_out(8 downto 0)
    );
\ramloop[0].ram.r\: entity work.blk_mem_gen_0_blk_mem_gen_prim_width
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
\ramloop[1].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[1].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[1].ram.r_n_8\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka
    );
\ramloop[2].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\
     port map (
      DOADO(7) => \ramloop[2].ram.r_n_0\,
      DOADO(6) => \ramloop[2].ram.r_n_1\,
      DOADO(5) => \ramloop[2].ram.r_n_2\,
      DOADO(4) => \ramloop[2].ram.r_n_3\,
      DOADO(3) => \ramloop[2].ram.r_n_4\,
      DOADO(2) => \ramloop[2].ram.r_n_5\,
      DOADO(1) => \ramloop[2].ram.r_n_6\,
      DOADO(0) => \ramloop[2].ram.r_n_7\,
      DOPADOP(0) => \ramloop[2].ram.r_n_8\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka
    );
\ramloop[3].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      ena_array(0) => ena_array(4),
      p_7_out(8 downto 0) => p_7_out(8 downto 0)
    );
\ramloop[4].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(1 downto 0) => douta(11 downto 10)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_top : entity is "blk_mem_gen_top";
end blk_mem_gen_0_blk_mem_gen_top;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.blk_mem_gen_0_blk_mem_gen_generic_cstr
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_v8_4_3_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_v8_4_3_synth : entity is "blk_mem_gen_v8_4_3_synth";
end blk_mem_gen_0_blk_mem_gen_v8_4_3_synth;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_v8_4_3_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.blk_mem_gen_0_blk_mem_gen_top
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_v8_4_3 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is "2";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is "Estimated Power for IP     :     5.56159 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is "blk_mem_gen_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is "blk_mem_gen_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 10000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 10000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 10000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 10000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is "blk_mem_gen_v8_4_3";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of blk_mem_gen_0_blk_mem_gen_v8_4_3 : entity is "yes";
end blk_mem_gen_0_blk_mem_gen_v8_4_3;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_v8_4_3 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.blk_mem_gen_0_blk_mem_gen_v8_4_3_synth
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0 is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of blk_mem_gen_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of blk_mem_gen_0 : entity is "blk_mem_gen_0,blk_mem_gen_v8_4_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of blk_mem_gen_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of blk_mem_gen_0 : entity is "blk_mem_gen_v8_4_3,Vivado 2019.1";
end blk_mem_gen_0;

architecture STRUCTURE of blk_mem_gen_0 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "2";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     5.56159 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blk_mem_gen_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "blk_mem_gen_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 10000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 10000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 10000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 10000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.blk_mem_gen_0_blk_mem_gen_v8_4_3
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => B"00000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(11 downto 0) => B"000000000000",
      dinb(11 downto 0) => B"000000000000",
      douta(11 downto 0) => douta(11 downto 0),
      doutb(11 downto 0) => NLW_U0_doutb_UNCONNECTED(11 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(13 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(13 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(13 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(13 downto 0),
      s_axi_rdata(11 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(11 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(11 downto 0) => B"000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
