;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-126
	MOV -1, <-20
	MOV -807, <-20
	DJN -1, @-20
	SUB #72, @-200
	CMP #12, @200
	CMP 3, -0
	SUB 112, @10
	SUB 12, @10
	MOV #0, 20
	MOV #0, 20
	JMP 807, @-50
	CMP @0, @2
	SUB 10, 10
	JMP <10, 10
	SUB 18, 10
	SUB -207, <-126
	SUB 703, 0
	SUB 703, 0
	SUB 703, 0
	SUB 0, 0
	DAT #0, #14
	SUB 0, 0
	SUB #72, @-200
	SUB 0, 0
	SUB #60, @-200
	SUB #60, @-200
	SUB #60, @-200
	SUB @121, 101
	SUB @121, 101
	SUB #72, @-200
	SUB #72, @-200
	MOV @-127, 100
	MOV 807, <-50
	ADD <-30, 9
	SUB -0, 9
	ADD <-30, 9
	ADD <-30, 9
	SUB #12, @200
	JMZ -200, #2
	ADD 3, 320
	ADD 3, 320
	CMP @0, @2
	CMP @0, @2
	DJN -1, @-20
	MOV -807, <-20
	SPL 0, <332
	SLT 10, 20
	CMP @0, @2
	MOV -1, <-20
	DJN -1, @-20
