// Seed: 1920480050
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout uwire id_2;
  inout wire id_1;
  wire  id_7 = -1;
  logic id_8;
  logic id_9 = id_5;
  logic id_10;
  ;
  assign id_2 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri0 id_1
);
  assign id_0 = id_1;
  wire [(  -1  ) : 1] id_3;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4
  );
endmodule
