{"title": "GPU Cache Hierarchy Design Verification Engineer", "summary": "Do you love creating elegant solutions to highly complex challenges? Do you intrinsically see the importance in every detail? As part of our Silicon Engineering group, you\u2019ll help design and manufacture our next-generation, high-performance, power-efficient processor, system-on-chip (SoC). You\u2019ll ensure Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by millions. Joining this group means you will be responsible for crafting and building the technology that fuels Apple\u2019s devices. Together, we will enable our customers to do all the things they love with their devices.", "description": "As a GPU Cache Hierarchy Design Verification Engineer, you will be responsible for: -  Owning testing of major features and collaborating with other block and core level engineers to ensure flawless verification flow-  Developing verification plans in coordination with design leads and architects-  Architecting, building and maintaining verification test bench components and environments to validate architectural correctness of the design-  Generating directed and constrained random tests-  Running simulations and debugging design and environment issues-  Crafting functional coverage points, analyze coverage, and improve test environment to target coverage holes-  Crafting automated verification flows for block verification-  Applying knowledge of hardware description languages (VHDL/Verilog), hardware verification languages/frameworks (SystemVerilog/UVM/OVM), and logic simulators to verify sophisticated designs-  Mentoring junior engineers to grow their skillsets", "key_qualifications": "Solid understanding of computer and cache architecture, Experience developing a unit or subsystem testing environment from start to closure, Experience with memory/cache sub-system micro-architecture, Object oriented programming concepts preferably with SystemVerilog, Verification methodology experience such as UVM/OVM, Hardware description language experience in Verilog/VHDL, HDL simulators and waveform viewers experience, Ability to define coverage space, write coverage models, and analyze results, Strong interpersonal skills and collaboration, GPU experience is a plus", "preferred_qualifications": "", "education_experience": "BS + minimum of 3 years of experience", "additional_requirements": "", "pay_benefits": "", "company": "apple", "url": "https://jobs.apple.com/en-in/details/200449014"}