#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun May 10 15:48:59 2020
# Process ID: 18027
# Current directory: /home/malak/lab5_memory/lab5_memory.runs/impl_1
# Command line: vivado -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: /home/malak/lab5_memory/lab5_memory.runs/impl_1/top.vdi
# Journal file: /home/malak/lab5_memory/lab5_memory.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: link_design -top top -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1774.473 ; gain = 0.000 ; free physical = 846 ; free virtual = 5752
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CPU_RESETN'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNU'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTND'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1924.926 ; gain = 0.000 ; free physical = 746 ; free virtual = 5653
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 34 Warnings, 34 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1930.863 ; gain = 420.410 ; free physical = 745 ; free virtual = 5652
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2042.488 ; gain = 111.625 ; free physical = 737 ; free virtual = 5645

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 21a6f4225

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2438.348 ; gain = 395.859 ; free physical = 343 ; free virtual = 5271

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 21a6f4225

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2595.285 ; gain = 0.000 ; free physical = 180 ; free virtual = 5108
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 21a6f4225

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2595.285 ; gain = 0.000 ; free physical = 180 ; free virtual = 5108
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1403faf93

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2595.285 ; gain = 0.000 ; free physical = 180 ; free virtual = 5108
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1403faf93

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2595.285 ; gain = 0.000 ; free physical = 180 ; free virtual = 5108
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1403faf93

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2595.285 ; gain = 0.000 ; free physical = 180 ; free virtual = 5108
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1403faf93

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2595.285 ; gain = 0.000 ; free physical = 180 ; free virtual = 5108
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2595.285 ; gain = 0.000 ; free physical = 180 ; free virtual = 5108
Ending Logic Optimization Task | Checksum: 2175b7798

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2595.285 ; gain = 0.000 ; free physical = 180 ; free virtual = 5108

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2175b7798

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2595.285 ; gain = 0.000 ; free physical = 181 ; free virtual = 5109

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2175b7798

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2595.285 ; gain = 0.000 ; free physical = 181 ; free virtual = 5109

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2595.285 ; gain = 0.000 ; free physical = 181 ; free virtual = 5109
Ending Netlist Obfuscation Task | Checksum: 2175b7798

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2595.285 ; gain = 0.000 ; free physical = 181 ; free virtual = 5109
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 34 Warnings, 34 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2595.285 ; gain = 664.422 ; free physical = 181 ; free virtual = 5109
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2595.285 ; gain = 0.000 ; free physical = 181 ; free virtual = 5109
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2627.301 ; gain = 0.000 ; free physical = 178 ; free virtual = 5108
INFO: [Common 17-1381] The checkpoint '/home/malak/lab5_memory/lab5_memory.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/malak/lab5_memory/lab5_memory.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2749.867 ; gain = 0.000 ; free physical = 161 ; free virtual = 5093
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 181a2ae21

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2749.867 ; gain = 0.000 ; free physical = 161 ; free virtual = 5093
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2749.867 ; gain = 0.000 ; free physical = 161 ; free virtual = 5093

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f26a0d05

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2749.867 ; gain = 0.000 ; free physical = 146 ; free virtual = 5081

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1457184b4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2749.867 ; gain = 0.000 ; free physical = 155 ; free virtual = 5093

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1457184b4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2749.867 ; gain = 0.000 ; free physical = 155 ; free virtual = 5093
Phase 1 Placer Initialization | Checksum: 1457184b4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2749.867 ; gain = 0.000 ; free physical = 155 ; free virtual = 5093

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1457184b4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2749.867 ; gain = 0.000 ; free physical = 154 ; free virtual = 5093

Phase 2.2 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.2 Global Placement Core | Checksum: 1c1be1908

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2749.867 ; gain = 0.000 ; free physical = 133 ; free virtual = 5074
Phase 2 Global Placement | Checksum: 1c1be1908

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2749.867 ; gain = 0.000 ; free physical = 133 ; free virtual = 5074

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c1be1908

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2749.867 ; gain = 0.000 ; free physical = 133 ; free virtual = 5074

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18141e193

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2749.867 ; gain = 0.000 ; free physical = 132 ; free virtual = 5073

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c6aa8c6f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2749.867 ; gain = 0.000 ; free physical = 132 ; free virtual = 5073

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c6aa8c6f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2749.867 ; gain = 0.000 ; free physical = 132 ; free virtual = 5073

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 23ce2ba21

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2749.867 ; gain = 0.000 ; free physical = 138 ; free virtual = 5068

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 23ce2ba21

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2749.867 ; gain = 0.000 ; free physical = 138 ; free virtual = 5068

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 23ce2ba21

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2749.867 ; gain = 0.000 ; free physical = 138 ; free virtual = 5068
Phase 3 Detail Placement | Checksum: 23ce2ba21

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2749.867 ; gain = 0.000 ; free physical = 138 ; free virtual = 5068

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 23ce2ba21

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2749.867 ; gain = 0.000 ; free physical = 138 ; free virtual = 5068

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 23ce2ba21

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2749.867 ; gain = 0.000 ; free physical = 141 ; free virtual = 5071

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 23ce2ba21

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2749.867 ; gain = 0.000 ; free physical = 141 ; free virtual = 5071

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2749.867 ; gain = 0.000 ; free physical = 141 ; free virtual = 5071
Phase 4.4 Final Placement Cleanup | Checksum: 23ce2ba21

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2749.867 ; gain = 0.000 ; free physical = 141 ; free virtual = 5071
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 23ce2ba21

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2749.867 ; gain = 0.000 ; free physical = 141 ; free virtual = 5071
Ending Placer Task | Checksum: 196832b05

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2749.867 ; gain = 0.000 ; free physical = 141 ; free virtual = 5071
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 35 Warnings, 34 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2749.867 ; gain = 0.000 ; free physical = 158 ; free virtual = 5089
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2749.867 ; gain = 0.000 ; free physical = 158 ; free virtual = 5090
INFO: [Common 17-1381] The checkpoint '/home/malak/lab5_memory/lab5_memory.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2749.867 ; gain = 0.000 ; free physical = 152 ; free virtual = 5083
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2749.867 ; gain = 0.000 ; free physical = 158 ; free virtual = 5088
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 35 Warnings, 34 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2749.867 ; gain = 0.000 ; free physical = 158 ; free virtual = 5089
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2749.867 ; gain = 0.000 ; free physical = 157 ; free virtual = 5088
INFO: [Common 17-1381] The checkpoint '/home/malak/lab5_memory/lab5_memory.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: c29f3efe ConstDB: 0 ShapeSum: d3e3ec07 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1c15f0211

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2785.207 ; gain = 1.949 ; free physical = 277 ; free virtual = 4936
Post Restoration Checksum: NetGraph: f120c620 NumContArr: d03e3bf1 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1c15f0211

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2785.207 ; gain = 1.949 ; free physical = 256 ; free virtual = 4916

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1c15f0211

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2809.203 ; gain = 25.945 ; free physical = 220 ; free virtual = 4881

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1c15f0211

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2809.203 ; gain = 25.945 ; free physical = 220 ; free virtual = 4881
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2311cdbcc

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2825.492 ; gain = 42.234 ; free physical = 211 ; free virtual = 4872
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.626  | TNS=0.000  | WHS=0.002  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 286f98307

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2825.492 ; gain = 42.234 ; free physical = 211 ; free virtual = 4872

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 29
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 29
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 6ae71555

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2830.340 ; gain = 47.082 ; free physical = 211 ; free virtual = 4874

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.342  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13d8bd91a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2830.340 ; gain = 47.082 ; free physical = 211 ; free virtual = 4874
Phase 4 Rip-up And Reroute | Checksum: 13d8bd91a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2830.340 ; gain = 47.082 ; free physical = 211 ; free virtual = 4874

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 13d8bd91a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2830.340 ; gain = 47.082 ; free physical = 211 ; free virtual = 4874

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13d8bd91a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2830.340 ; gain = 47.082 ; free physical = 211 ; free virtual = 4874
Phase 5 Delay and Skew Optimization | Checksum: 13d8bd91a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2830.340 ; gain = 47.082 ; free physical = 211 ; free virtual = 4874

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: fbbbd04a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2830.340 ; gain = 47.082 ; free physical = 211 ; free virtual = 4874
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.437  | TNS=0.000  | WHS=0.309  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1dad1140a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2830.340 ; gain = 47.082 ; free physical = 211 ; free virtual = 4874
Phase 6 Post Hold Fix | Checksum: 1dad1140a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2830.340 ; gain = 47.082 ; free physical = 211 ; free virtual = 4874

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00422161 %
  Global Horizontal Routing Utilization  = 0.00710429 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 19236d2ba

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2830.340 ; gain = 47.082 ; free physical = 211 ; free virtual = 4874

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19236d2ba

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2830.340 ; gain = 47.082 ; free physical = 209 ; free virtual = 4872

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ca2a526f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2830.340 ; gain = 47.082 ; free physical = 209 ; free virtual = 4872

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.437  | TNS=0.000  | WHS=0.309  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1ca2a526f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2830.340 ; gain = 47.082 ; free physical = 210 ; free virtual = 4872
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2830.340 ; gain = 47.082 ; free physical = 245 ; free virtual = 4908

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 35 Warnings, 34 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 2830.340 ; gain = 80.473 ; free physical = 243 ; free virtual = 4906
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2830.340 ; gain = 0.000 ; free physical = 243 ; free virtual = 4906
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2830.340 ; gain = 0.000 ; free physical = 243 ; free virtual = 4907
INFO: [Common 17-1381] The checkpoint '/home/malak/lab5_memory/lab5_memory.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/malak/lab5_memory/lab5_memory.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/malak/lab5_memory/lab5_memory.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
81 Infos, 35 Warnings, 34 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun May 10 15:50:17 2020...
