# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../PILA.vhd" \
"../../../../../PILA_TB.vhd" \
"../../../../project_1.srcs/sim_1/new/PILA_TB2.vhd" \

# Do not sort compile order
nosort
