read_verilog -sv ../top_mux.v
synth -top top
abc -g cmos4
write_blif blif.blif
design -reset
read_blif blif.blif
