/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 320 192)
	(text "vga_module" (rect 5 0 78 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 107 24 124)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "pixel_rgb[2..0]" (rect 0 0 86 19)(font "Intel Clear" (font_size 8)))
		(text "pixel_rgb[2..0]" (rect 21 27 107 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "pixel_address[15..0]" (rect 0 0 121 19)(font "Intel Clear" (font_size 8)))
		(text "pixel_address[15..0]" (rect 21 43 142 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "print" (rect 0 0 28 19)(font "Intel Clear" (font_size 8)))
		(text "print" (rect 24 56 52 75)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "vga_clk" (rect 0 0 44 19)(font "Intel Clear" (font_size 8)))
		(text "vga_clk" (rect 24 72 68 91)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "cpu_clk" (rect 24 88 68 107)(font "Intel Clear" (font_size 8)))
		(text "cpu_clk" (rect 24 88 68 107)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 256 72)
		(output)
		(text "vga_rgb[2..0]" (rect 0 0 79 19)(font "Intel Clear" (font_size 8)))
		(text "vga_rgb[2..0]" (rect 156 67 235 86)(font "Intel Clear" (font_size 8)))
		(line (pt 256 72)(pt 240 72)(line_width 3))
	)
	(port
		(pt 256 40)
		(output)
		(text "vga_hsync" (rect 0 0 61 19)(font "Intel Clear" (font_size 8)))
		(text "vga_hsync" (rect 160 32 221 51)(font "Intel Clear" (font_size 8)))
		(line (pt 256 40)(pt 240 40))
	)
	(port
		(pt 256 56)
		(output)
		(text "vga_vsync" (rect 0 0 61 19)(font "Intel Clear" (font_size 8)))
		(text "vga_vsync" (rect 160 48 221 67)(font "Intel Clear" (font_size 8)))
		(line (pt 256 56)(pt 240 56))
	)
	(drawing
		(rectangle (rect 16 16 240 112))
	)
)
