// Seed: 3843388511
module module_0 (
    input  tri0 id_0,
    input  wor  id_1,
    output tri0 id_2
);
  assign id_2 = id_0 == id_0;
  logic id_4;
  ;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output wor id_1,
    input tri id_2,
    output wor id_3,
    input tri0 id_4,
    input wand id_5,
    output wire id_6,
    output supply0 id_7,
    output supply0 id_8,
    input tri0 id_9,
    output wand id_10
    , id_13,
    input tri id_11
);
  wire id_14;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_6
  );
endmodule
