
---------- Begin Simulation Statistics ----------
final_tick                                  360876000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 154053                       # Simulator instruction rate (inst/s)
host_mem_usage                                 718348                       # Number of bytes of host memory used
host_op_rate                                   162986                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.66                       # Real time elapsed on the host
host_tick_rate                               30939868                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1796817                       # Number of instructions simulated
sim_ops                                       1901026                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000361                       # Number of seconds simulated
sim_ticks                                   360876000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.770716                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                  86529                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups               95327                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect             4455                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted           178036                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              3490                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups           3650                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses             160                       # Number of indirect misses.
system.cpu0.branchPred.lookups                 228834                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                  14944                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           65                       # Number of mispredicted indirect branches.
system.cpu0.cc_regfile_reads                  4005596                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                  662315                       # number of cc regfile writes
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts             3043                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                    203412                       # Number of branches committed
system.cpu0.commit.bw_lim_events                26992                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2418                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts          39068                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts             1000001                       # Number of instructions committed
system.cpu0.commit.committedOps               1102176                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples       680026                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.620785                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.111452                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       277773     40.85%     40.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       162779     23.94%     64.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        73748     10.84%     75.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        62147      9.14%     84.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        31305      4.60%     89.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        19264      2.83%     92.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        14142      2.08%     94.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        11876      1.75%     96.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        26992      3.97%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       680026                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               12300                       # Number of function calls committed.
system.cpu0.commit.int_insts                   898573                       # Number of committed integer instructions.
system.cpu0.commit.loads                       216946                       # Number of loads committed
system.cpu0.commit.membars                       1198                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          703959     63.87%     63.87% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           3467      0.31%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         216946     19.68%     83.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        177804     16.13%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          1102176                       # Class of committed instruction
system.cpu0.commit.refs                        394750                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                    1000001                       # Number of Instructions Simulated
system.cpu0.committedOps                      1102176                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.721752                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.721752                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles               179385                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 1412                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved               85465                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts               1166487                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                   51011                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                   412913                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                  3097                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                23652                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles                40075                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                     228834                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                   276664                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                       668349                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                  252                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          413                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                       1123020                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 209                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           47                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                   9018                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.317053                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles             12954                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches            104963                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       1.555962                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples            686481                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.800035                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.250246                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                  174222     25.38%     25.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   96218     14.02%     39.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  108651     15.83%     55.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  307390     44.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              686481                       # Number of instructions fetched each cycle (Total)
system.cpu0.idleCycles                          35272                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts                3087                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                  205563                       # Number of branches executed
system.cpu0.iew.exec_nop                           38                       # number of nop insts executed
system.cpu0.iew.exec_rate                    1.560186                       # Inst execution rate
system.cpu0.iew.exec_refs                      405293                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    178718                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                   3643                       # Number of cycles IEW is blocking
system.cpu0.iew.iewBranchMispredictRate      1.501729                       # Percentage of branch mispredicts
system.cpu0.iew.iewBranchPercentage         18.254920                       # Percentage of branches executed
system.cpu0.iew.iewDispLoadInsts               226883                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              1244                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts              181144                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts            1146651                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts               226575                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             6410                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts              1126069                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                     3                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                10524                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                  3097                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles                10528                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked          168                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           19429                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         2306                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads         9933                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores         3333                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents            39                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect         3075                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect            12                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                   989539                       # num instructions consuming a value
system.cpu0.iew.wb_count                      1119778                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.592844                       # average fanout of values written-back
system.cpu0.iew.wb_producers                   586642                       # num instructions producing a value
system.cpu0.iew.wb_rate                      1.551470                       # insts written-back per cycle
system.cpu0.iew.wb_sent                       1120553                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                 1147877                       # number of integer regfile reads
system.cpu0.int_regfile_writes                 573813                       # number of integer regfile writes
system.cpu0.ipc                              1.385517                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.385517                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               721882     63.74%     63.74% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                3468      0.31%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   9      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                2      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 4      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              228199     20.15%     84.20% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             178919     15.80%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               1132483                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     365862                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.323062                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 193832     52.98%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 98074     26.81%     79.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                73956     20.21%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses               1498345                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads           3321831                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses      1119778                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes          1191058                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                   1144165                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                  1132483                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               2448                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined          44411                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued             4526                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved            30                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined       100790                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples       686481                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.649693                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.215785                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             181183     26.39%     26.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1              96364     14.04%     40.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             219339     31.95%     72.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             162085     23.61%     95.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4              26364      3.84%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5               1146      0.17%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         686481                       # Number of insts issued each cycle
system.cpu0.iq.rate                          1.569073                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            16482                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           11583                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads              226883                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             181144                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                 430615                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  4789                       # number of misc regfile writes
system.cpu0.numCycles                          721753                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.rename.BlockCycles                  21246                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps              1224842                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                    78                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                   85039                       # Number of cycles rename is idle
system.cpu0.rename.ROBFullEvents                10994                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups              5079067                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts               1151433                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands            1286509                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                   417729                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                 85138                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                  3097                       # Number of cycles rename is squashing
system.cpu0.rename.SquashedInsts                 6407                       # Number of squashed instructions processed by rename
system.cpu0.rename.UnblockCycles               117048                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                   61642                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.int_rename_lookups         1197666                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         42322                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1255                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                    73220                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1250                       # count of temporary serializing insts renamed
system.cpu0.rename.vec_rename_lookups            1342                       # Number of vector rename lookups
system.cpu0.rob.rob_reads                     1793966                       # The number of ROB reads
system.cpu0.rob.rob_writes                    2288971                       # The number of ROB writes
system.cpu0.timesIdled                            308                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.vec_regfile_reads                    1270                       # number of vector regfile reads
system.cpu0.vec_regfile_writes                   1234                       # number of vector regfile writes
system.cpu0.workload.numSyscalls                   23                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.170964                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                  30226                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups               31106                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                59                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect             2657                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted            35794                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                25                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups            238                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             213                       # Number of indirect misses.
system.cpu1.branchPred.lookups                  55298                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                   6033                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           65                       # Number of mispredicted indirect branches.
system.cpu1.cc_regfile_reads                  2862285                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                  342744                       # number of cc regfile writes
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts             2381                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                     48720                       # Number of branches committed
system.cpu1.commit.bw_lim_events                32350                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls             50                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts          14040                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts              796816                       # Number of instructions committed
system.cpu1.commit.committedOps                798850                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples       676540                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.180788                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.880292                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0       277271     40.98%     40.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       301385     44.55%     85.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2         6185      0.91%     86.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        32376      4.79%     91.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        14432      2.13%     93.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         7184      1.06%     94.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         1980      0.29%     94.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         3377      0.50%     95.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        32350      4.78%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total       676540                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                5608                       # Number of function calls committed.
system.cpu1.commit.int_insts                   761427                       # Number of committed integer instructions.
system.cpu1.commit.loads                       165746                       # Number of loads committed
system.cpu1.commit.membars                         20                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu          487615     61.04%     61.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             10      0.00%     61.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     61.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     61.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     61.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     61.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     61.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     61.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     61.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     61.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     61.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     61.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     61.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     61.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     61.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     61.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     61.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     61.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     61.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     61.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     61.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     61.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            4      0.00%     61.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     61.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     61.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     61.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     61.04% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         165746     20.75%     81.79% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        145475     18.21%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total           798850                       # Class of committed instruction
system.cpu1.commit.refs                        311221                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                     796816                       # Number of Instructions Simulated
system.cpu1.committedOps                       798850                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.905796                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.905796                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles               299521                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  306                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved               29816                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts                830888                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                   64286                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                   234434                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                  2475                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 8789                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles                78884                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                      55298                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   246356                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                       663370                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                  369                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles          622                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                        872678                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                 186                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          139                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                   5514                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.076616                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles             12526                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches             36284                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       1.209109                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples            679600                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.289813                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.228478                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                  245864     36.18%     36.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  187924     27.65%     63.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                   48803      7.18%     71.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  197009     28.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total              679600                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                          42153                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts                2416                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                   49334                       # Number of branches executed
system.cpu1.iew.exec_nop                            1                       # number of nop insts executed
system.cpu1.iew.exec_rate                    1.117594                       # Inst execution rate
system.cpu1.iew.exec_refs                      313282                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    145902                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                  27279                       # Number of cycles IEW is blocking
system.cpu1.iew.iewBranchMispredictRate      4.897231                       # Percentage of branch mispredicts
system.cpu1.iew.iewBranchPercentage          6.116086                       # Percentage of branches executed
system.cpu1.iew.iewDispLoadInsts               168747                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts                34                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              148146                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts             816922                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts               167380                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             3421                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts               806627                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                  2101                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                  234                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                  2475                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles                 2336                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked           36                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           55806                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           94                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads         3001                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores         2670                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            94                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect         1019                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect          1397                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                  1167197                       # num instructions consuming a value
system.cpu1.iew.wb_count                       805568                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.492012                       # average fanout of values written-back
system.cpu1.iew.wb_producers                   574275                       # num instructions producing a value
system.cpu1.iew.wb_rate                      1.116127                       # insts written-back per cycle
system.cpu1.iew.wb_sent                        805640                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                 1067121                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 465391                       # number of integer regfile writes
system.cpu1.ipc                              1.104001                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.104001                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass                9      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               495264     61.14%     61.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  12      0.00%     61.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     61.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     61.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     61.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     61.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     61.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     61.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     61.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     61.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     61.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     61.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     61.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     61.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     61.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     61.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     61.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     61.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     61.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     61.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     61.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     61.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     61.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     61.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     61.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     61.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     61.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     61.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             4      0.00%     61.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     61.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     61.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     61.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     61.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     61.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     61.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     61.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     61.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     61.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     61.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     61.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     61.14% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead              168057     20.75%     81.89% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             146702     18.11%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                810048                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                      53297                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.065795                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  23022     43.20%     43.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     43.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     43.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     43.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     43.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     43.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     43.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     43.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     43.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     43.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     43.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     43.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     43.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     43.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     43.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     43.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     43.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     43.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     43.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     43.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     43.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     43.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     43.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     43.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     43.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     43.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     43.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     43.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     43.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     43.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     43.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     43.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     43.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     43.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     43.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     43.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     43.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     43.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     43.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     43.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     43.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     43.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     43.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     43.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     43.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 23161     43.46%     86.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 7114     13.35%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses                863336                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads           2353392                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses       805568                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes           835073                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                    816867                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                   810048                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded                 54                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined          18058                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued              399                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved             4                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined        45504                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples       679600                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.191948                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.904776                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0             165148     24.30%     24.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             276781     40.73%     65.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             182135     26.80%     91.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3              53147      7.82%     99.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4               2389      0.35%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total         679600                       # Number of insts issued each cycle
system.cpu1.iq.rate                          1.122334                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads            91318                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           29484                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads              168747                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             148146                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 293908                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    78                       # number of misc regfile writes
system.cpu1.numCycles                          721753                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.rename.BlockCycles                 153089                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps               800109                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                 31263                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                  112583                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                    10                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                99522                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups              3945534                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts                820955                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands             823200                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                   253957                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                  2315                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                  2475                       # Number of cycles rename is squashing
system.cpu1.rename.SquashedInsts                 3720                       # Number of squashed instructions processed by rename
system.cpu1.rename.UnblockCycles               155453                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                   23069                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups         1164230                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles          2043                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts                37                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                   207071                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts            33                       # count of temporary serializing insts renamed
system.cpu1.rename.vec_rename_lookups              32                       # Number of vector rename lookups
system.cpu1.rob.rob_reads                     1456949                       # The number of ROB reads
system.cpu1.rob.rob_writes                    1628853                       # The number of ROB writes
system.cpu1.timesIdled                            380                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.vec_regfile_reads                      32                       # number of vector regfile reads
system.cpu1.workload.numSyscalls                   10                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued            10024                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified               10024                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  2040                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           37                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3297                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           30                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1361                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           88                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         4614                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             88                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    360876000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2900                       # Transaction distribution
system.membus.trans_dist::ReadExReq               397                       # Transaction distribution
system.membus.trans_dist::ReadExResp              397                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2900                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6594                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6594                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       211008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  211008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3297                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3297    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3297                       # Request fanout histogram
system.membus.respLayer1.occupancy           17285489                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             4322209                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.pwrStateResidencyTicks::ON      360876000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED    360876000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst       276144                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          276144                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       276144                       # number of overall hits
system.cpu0.icache.overall_hits::total         276144                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          519                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           519                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          519                       # number of overall misses
system.cpu0.icache.overall_misses::total          519                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     36372993                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     36372993                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     36372993                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     36372993                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       276663                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       276663                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       276663                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       276663                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.001876                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001876                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.001876                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001876                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 70082.838150                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 70082.838150                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 70082.838150                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 70082.838150                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        12486                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           55                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              113                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs   110.495575                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets    27.500000                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           99                       # number of writebacks
system.cpu0.icache.writebacks::total               99                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst          106                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          106                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst          106                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          106                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          413                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          413                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          413                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          413                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     30692495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     30692495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     30692495                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     30692495                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.001493                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001493                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.001493                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001493                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 74315.968523                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 74315.968523                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 74315.968523                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 74315.968523                       # average overall mshr miss latency
system.cpu0.icache.replacements                    99                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       276144                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         276144                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          519                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          519                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     36372993                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     36372993                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       276663                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       276663                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.001876                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001876                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 70082.838150                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 70082.838150                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst          106                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          106                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          413                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          413                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     30692495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     30692495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.001493                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001493                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 74315.968523                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 74315.968523                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED    360876000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          302.452227                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             276557                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              413                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           669.629540                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   302.452227                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.590727                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.590727                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          314                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          314                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.613281                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           553739                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          553739                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED    360876000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    360876000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    360876000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    360876000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED    360876000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    360876000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    360876000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    360876000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED    360876000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data       361662                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          361662                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data       361684                       # number of overall hits
system.cpu0.dcache.overall_hits::total         361684                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data         8103                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          8103                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data         8117                       # number of overall misses
system.cpu0.dcache.overall_misses::total         8117                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data    223322999                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    223322999                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data    223322999                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    223322999                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data       369765                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       369765                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data       369801                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       369801                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.021914                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021914                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.021950                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021950                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 27560.533012                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27560.533012                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 27512.997290                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27512.997290                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         3911                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            172                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    22.738372                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks         1084                       # number of writebacks
system.cpu0.dcache.writebacks::total             1084                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         6007                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         6007                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         6007                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         6007                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data         2096                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         2096                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data         2106                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         2106                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data     67521500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     67521500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data     68361000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     68361000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.005668                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005668                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.005695                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005695                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 32214.456107                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 32214.456107                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 32460.113960                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 32460.113960                       # average overall mshr miss latency
system.cpu0.dcache.replacements                  1084                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       200968                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         200968                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data          890                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          890                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data     38675500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     38675500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       201858                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       201858                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.004409                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.004409                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 43455.617978                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 43455.617978                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          443                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          443                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data          447                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          447                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data     29540000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     29540000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.002214                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002214                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 66085.011186                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 66085.011186                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       160694                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        160694                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data         7213                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         7213                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data    184647499                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    184647499                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       167907                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       167907                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.042958                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.042958                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 25599.265077                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 25599.265077                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         5564                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         5564                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         1649                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1649                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     37981500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     37981500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.009821                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.009821                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 23033.050334                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23033.050334                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data           22                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           22                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data           14                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           14                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data           36                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total           36                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.388889                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.388889                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data           10                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           10                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data       839500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total       839500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.277778                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.277778                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data        83950                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total        83950                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1199                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1199                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data            4                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data       313000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       313000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1203                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1203                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.003325                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.003325                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data        78250                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        78250                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data            2                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       154000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       154000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001663                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001663                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        77000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        77000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1197                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1197                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1197                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1197                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED    360876000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          715.360198                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             366188                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             2108                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           173.713472                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           214500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   715.360198                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.698594                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.698594                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          491                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          472                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           746510                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          746510                       # Number of data accesses
system.cpu1.pwrStateResidencyTicks::ON      360876000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED    360876000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       245670                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          245670                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       245670                       # number of overall hits
system.cpu1.icache.overall_hits::total         245670                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          684                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           684                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          684                       # number of overall misses
system.cpu1.icache.overall_misses::total          684                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst     45266486                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     45266486                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst     45266486                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     45266486                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       246354                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       246354                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       246354                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       246354                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002776                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002776                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002776                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002776                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 66179.073099                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 66179.073099                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 66179.073099                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 66179.073099                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs        14861                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          155                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs              148                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   100.412162                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets    38.750000                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          146                       # number of writebacks
system.cpu1.icache.writebacks::total              146                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          185                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          185                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          185                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          185                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst          499                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          499                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst          499                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          499                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst     36905489                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     36905489                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst     36905489                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     36905489                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002026                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 73958.895792                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 73958.895792                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 73958.895792                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 73958.895792                       # average overall mshr miss latency
system.cpu1.icache.replacements                   146                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       245670                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         245670                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          684                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          684                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst     45266486                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     45266486                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       246354                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       246354                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002776                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002776                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 66179.073099                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 66179.073099                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          185                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          185                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst          499                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          499                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst     36905489                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     36905489                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 73958.895792                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 73958.895792                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED    360876000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          337.348516                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             246169                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              499                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           493.324649                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            88500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   337.348516                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.658884                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.658884                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          353                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          353                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.689453                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           493207                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          493207                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED    360876000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    360876000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    360876000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    360876000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED    360876000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    360876000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    360876000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    360876000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED    360876000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data       161817                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          161817                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data       161817                       # number of overall hits
system.cpu1.dcache.overall_hits::total         161817                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data          763                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           763                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data          763                       # number of overall misses
system.cpu1.dcache.overall_misses::total          763                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data     43015996                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     43015996                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data     43015996                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     43015996                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data       162580                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       162580                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data       162580                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       162580                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.004693                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004693                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.004693                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004693                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 56377.452163                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 56377.452163                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 56377.452163                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 56377.452163                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          168                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         3074                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             32                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs           42                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    96.062500                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks            8                       # number of writebacks
system.cpu1.dcache.writebacks::total                8                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data          506                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          506                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data          506                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          506                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data          257                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          257                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data          257                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          257                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data     17196997                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     17196997                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data     17196997                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     17196997                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.001581                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001581                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.001581                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001581                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 66914.385214                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 66914.385214                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 66914.385214                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 66914.385214                       # average overall mshr miss latency
system.cpu1.dcache.replacements                     8                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data        92264                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          92264                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data          318                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          318                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data     17804500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     17804500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data        92582                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        92582                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.003435                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.003435                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 55988.993711                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 55988.993711                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          181                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          181                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data          137                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          137                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data     10302000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     10302000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.001480                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.001480                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 75197.080292                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 75197.080292                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data        69553                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         69553                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data          445                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          445                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data     25211496                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     25211496                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data        69998                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        69998                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.006357                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.006357                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 56655.047191                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 56655.047191                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data          325                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          325                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data          120                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          120                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data      6894997                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      6894997                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.001714                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001714                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 57458.308333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 57458.308333                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data           18                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data            2                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data       184500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       184500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data        92250                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        92250                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data            2                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           19                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           19                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data           19                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           19                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED    360876000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          234.872296                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             162111                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              257                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           630.782101                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           225000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   234.872296                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.229367                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.229367                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          249                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          249                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.243164                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           325495                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          325495                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED    360876000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                  21                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                1394                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                  13                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                  69                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1497                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst                 21                       # number of overall hits
system.l2.overall_hits::.cpu0.data               1394                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                 13                       # number of overall hits
system.l2.overall_hits::.cpu1.data                 69                       # number of overall hits
system.l2.overall_hits::total                    1497                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               392                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data               714                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               486                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data               188                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1780                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              392                       # number of overall misses
system.l2.overall_misses::.cpu0.data              714                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              486                       # number of overall misses
system.l2.overall_misses::.cpu1.data              188                       # number of overall misses
system.l2.overall_misses::total                  1780                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     30136500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data     56171500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     36307000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data     16350500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        138965500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     30136500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data     56171500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     36307000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data     16350500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       138965500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             413                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data            2108                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst             499                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data             257                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3277                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            413                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data           2108                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst            499                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data            257                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3277                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.949153                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.338710                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.973948                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.731518                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.543180                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.949153                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.338710                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.973948                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.731518                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.543180                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 76878.826531                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 78671.568627                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 74705.761317                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 86970.744681                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78070.505618                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 76878.826531                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 78671.568627                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 74705.761317                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 86970.744681                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78070.505618                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      1455                       # number of HardPF blocks evicted w/o reference
system.l2.demand_mshr_hits::.cpu0.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  17                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 17                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst          391                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data          709                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          485                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data          178                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1763                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          391                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data          709                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          485                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data          178                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         1622                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3385                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     27747000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data     51578500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     33368000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data     14517000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    127210500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     27747000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data     51578500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     33368000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data     14517000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     97903840                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    225114340                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.946731                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.336338                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.971944                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.692607                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.537992                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.946731                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.336338                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.971944                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.692607                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.032957                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70964.194373                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 72748.236953                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst        68800                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 81556.179775                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72155.700510                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70964.194373                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 72748.236953                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst        68800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 81556.179775                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 60359.950678                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66503.497784                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          959                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              959                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          959                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          959                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          348                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              348                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          348                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          348                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         1622                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           1622                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     97903840                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     97903840                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 60359.950678                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 60359.950678                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             1322                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data               52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1374                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            329                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 397                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     26989000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data      6372500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      33361500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         1651                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data          120                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1771                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.199273                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.566667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.224167                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 82033.434650                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 93713.235294                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84034.005038                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          329                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            397                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     25015000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data      5964500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     30979500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.199273                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.566667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.224167                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 76033.434650                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 87713.235294                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78034.005038                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst            21                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst            13                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 34                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          392                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          486                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              878                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     30136500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     36307000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66443500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          413                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst          499                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            912                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.949153                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.973948                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.962719                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 76878.826531                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 74705.761317                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75675.968109                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          391                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          485                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          876                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     27747000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     33368000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     61115000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.946731                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.971944                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.960526                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70964.194373                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst        68800                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69765.981735                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data           72                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data           17                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                89                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data          385                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data          120                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             505                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data     29182500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data      9978000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     39160500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data          457                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data          137                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           594                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.842451                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.875912                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.850168                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 75798.701299                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data        83150                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77545.544554                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           15                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data          380                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data          110                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          490                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data     26563500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data      8552500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     35116000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.831510                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.802920                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.824916                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 69903.947368                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data        77750                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71665.306122                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED    360876000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    360876000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   572.369506                       # Cycle average of tags in use
system.l2.tags.total_refs                        4338                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2841                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.526927                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   2616000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     498.349759                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    74.019746                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.015208                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.002259                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.017467                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            79                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1265                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          489                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          715                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.002411                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.038605                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     21177                       # Number of tag accesses
system.l2.tags.data_accesses                    21177                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    360876000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         25024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data         45376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         31040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data         11392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher        98176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             211008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        25024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        31040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         56064                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu0.inst            391                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data            709                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            485                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data            178                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher         1534                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3297                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         69342378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        125738481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         86012924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         31567630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    272049125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             584710538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     69342378                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     86012924                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        155355302                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        69342378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       125738481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        86012924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        31567630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    272049125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            584710538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu0.inst::samples       391.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples       709.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       485.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples       178.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      1534.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000599500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                6291                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3297                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3297                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               97                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     49514552                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   16485000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               111333302                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15018.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33768.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2667                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3297                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          626                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    335.744409                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   204.360586                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   327.360995                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          194     30.99%     30.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          151     24.12%     55.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           81     12.94%     68.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           33      5.27%     73.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           21      3.35%     76.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           28      4.47%     81.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           48      7.67%     88.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      1.28%     90.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           62      9.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          626                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 211008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  211008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       584.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    584.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     360701006                       # Total gap between requests
system.mem_ctrls.avgGap                     109402.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        25024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data        45376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        31040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data        11392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher        98176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu0.inst 69342377.991332203150                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 125738480.807812109590                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 86012924.106895446777                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 31567629.878406986594                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 272049124.907170355320                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          391                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data          709                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          485                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data          178                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher         1534                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     13202262                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data     25205589                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     15326268                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data      7854250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher     49744933                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33765.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     35550.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     31600.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     44125.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     32428.25                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    80.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2013480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1062600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             9017820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     28273440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        162423780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          1798560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          204589680                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        566.925149                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      3408001                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     11960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    345507999                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2484720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1313070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            14522760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     28273440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        155107830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          7959360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          209661180                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        580.978452                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     19422338                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     11960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    329493662                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    360876000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1506                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          959                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          378                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             2319                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1771                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1771                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           912                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          594                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          925                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         5300                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         1144                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          522                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  7891                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        32768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       204288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        41280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        16960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 295296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2319                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             5596                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.025375                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.157276                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   5454     97.46%     97.46% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    142      2.54%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               5596                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            3644000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            390490                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            748999                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           3164495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            619999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
