
Day6_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000010e0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  08001270  08001270  00002270  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080012c0  080012c0  00003054  2**0
                  CONTENTS
  4 .ARM          00000008  080012c0  080012c0  000022c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080012c8  080012c8  00003054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080012c8  080012c8  000022c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080012cc  080012cc  000022cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000054  20000000  080012d0  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00003054  2**0
                  CONTENTS
 10 .bss          00000170  20000054  20000054  00003054  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200001c4  200001c4  00003054  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00003054  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001b77  00000000  00000000  0000307e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000790  00000000  00000000  00004bf5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000160  00000000  00000000  00005388  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000000e9  00000000  00000000  000054e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000186d9  00000000  00000000  000055d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001e75  00000000  00000000  0001dcaa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008c41d  00000000  00000000  0001fb1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000abf3c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000008ac  00000000  00000000  000abf80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 0000001f  00000000  00000000  000ac82c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000049  00000000  00000000  000ac84b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000054 	.word	0x20000054
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08001258 	.word	0x08001258

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000058 	.word	0x20000058
 80001cc:	08001258 	.word	0x08001258

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <DelayMs>:
uint32_t DWT_Init(void);

#ifndef DELAY_MS
#define DELAY_MS

static inline void DelayMs(volatile uint32_t ms) {
 8000270:	b480      	push	{r7}
 8000272:	b085      	sub	sp, #20
 8000274:	af00      	add	r7, sp, #0
 8000276:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 8000278:	4b0e      	ldr	r3, [pc, #56]	@ (80002b4 <DelayMs+0x44>)
 800027a:	685b      	ldr	r3, [r3, #4]
 800027c:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 800027e:	4b0e      	ldr	r3, [pc, #56]	@ (80002b8 <DelayMs+0x48>)
 8000280:	681b      	ldr	r3, [r3, #0]
 8000282:	4a0e      	ldr	r2, [pc, #56]	@ (80002bc <DelayMs+0x4c>)
 8000284:	fba2 2303 	umull	r2, r3, r2, r3
 8000288:	099b      	lsrs	r3, r3, #6
 800028a:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	68ba      	ldr	r2, [r7, #8]
 8000290:	fb02 f303 	mul.w	r3, r2, r3
 8000294:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 8000296:	bf00      	nop
 8000298:	4b06      	ldr	r3, [pc, #24]	@ (80002b4 <DelayMs+0x44>)
 800029a:	685a      	ldr	r2, [r3, #4]
 800029c:	68fb      	ldr	r3, [r7, #12]
 800029e:	1ad2      	subs	r2, r2, r3
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	429a      	cmp	r2, r3
 80002a4:	d3f8      	bcc.n	8000298 <DelayMs+0x28>
}
 80002a6:	bf00      	nop
 80002a8:	bf00      	nop
 80002aa:	3714      	adds	r7, #20
 80002ac:	46bd      	mov	sp, r7
 80002ae:	bc80      	pop	{r7}
 80002b0:	4770      	bx	lr
 80002b2:	bf00      	nop
 80002b4:	e0001000 	.word	0xe0001000
 80002b8:	20000000 	.word	0x20000000
 80002bc:	10624dd3 	.word	0x10624dd3

080002c0 <LcdBusyWait>:
 *      Author: Nilesh
 */

#include "lcd.h"

void LcdBusyWait(void) {
 80002c0:	b480      	push	{r7}
 80002c2:	b083      	sub	sp, #12
 80002c4:	af00      	add	r7, sp, #0
	uint32_t state;
	// make D7/BF pin as input
	LCD_DATA_GPIO->MODER &= ~(BV(LCD_BF*2)|BV(LCD_BF*2+1));
 80002c6:	4b10      	ldr	r3, [pc, #64]	@ (8000308 <LcdBusyWait+0x48>)
 80002c8:	681b      	ldr	r3, [r3, #0]
 80002ca:	4a0f      	ldr	r2, [pc, #60]	@ (8000308 <LcdBusyWait+0x48>)
 80002cc:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80002d0:	6013      	str	r3, [r2, #0]
	// set RS=0, RW=1, EN=1
	LCD_CTRL_GPIO->BSRR = BV(LCD_RS_CLR) | BV(LCD_RW) | BV(LCD_EN);
 80002d2:	4b0d      	ldr	r3, [pc, #52]	@ (8000308 <LcdBusyWait+0x48>)
 80002d4:	4a0d      	ldr	r2, [pc, #52]	@ (800030c <LcdBusyWait+0x4c>)
 80002d6:	619a      	str	r2, [r3, #24]
	// read data
	do {
		state = LCD_DATA_GPIO->IDR;
 80002d8:	4b0b      	ldr	r3, [pc, #44]	@ (8000308 <LcdBusyWait+0x48>)
 80002da:	691b      	ldr	r3, [r3, #16]
 80002dc:	607b      	str	r3, [r7, #4]
	} while((state & BV(LCD_BF)) != 0); // repeat if BF=1
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	f003 0308 	and.w	r3, r3, #8
 80002e4:	2b00      	cmp	r3, #0
 80002e6:	d1f7      	bne.n	80002d8 <LcdBusyWait+0x18>
	// set RW=0, EN=0
	LCD_CTRL_GPIO->BSRR = BV(LCD_RW_CLR) | BV(LCD_EN_CLR);
 80002e8:	4b07      	ldr	r3, [pc, #28]	@ (8000308 <LcdBusyWait+0x48>)
 80002ea:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 80002ee:	619a      	str	r2, [r3, #24]
	// make D7/BF pin as output
	LCD_DATA_GPIO->MODER |= BV(LCD_BF*2);
 80002f0:	4b05      	ldr	r3, [pc, #20]	@ (8000308 <LcdBusyWait+0x48>)
 80002f2:	681b      	ldr	r3, [r3, #0]
 80002f4:	4a04      	ldr	r2, [pc, #16]	@ (8000308 <LcdBusyWait+0x48>)
 80002f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80002fa:	6013      	str	r3, [r2, #0]
}
 80002fc:	bf00      	nop
 80002fe:	370c      	adds	r7, #12
 8000300:	46bd      	mov	sp, r7
 8000302:	bc80      	pop	{r7}
 8000304:	4770      	bx	lr
 8000306:	bf00      	nop
 8000308:	40020c00 	.word	0x40020c00
 800030c:	002000c0 	.word	0x002000c0

08000310 <LcdWriteNibble>:

void LcdWriteNibble(uint8_t rs, uint8_t val) {
 8000310:	b580      	push	{r7, lr}
 8000312:	b082      	sub	sp, #8
 8000314:	af00      	add	r7, sp, #0
 8000316:	4603      	mov	r3, r0
 8000318:	460a      	mov	r2, r1
 800031a:	71fb      	strb	r3, [r7, #7]
 800031c:	4613      	mov	r3, r2
 800031e:	71bb      	strb	r3, [r7, #6]
	// set RS, RW = 0
	if(rs == LCD_CMD) // RS = 0
 8000320:	79fb      	ldrb	r3, [r7, #7]
 8000322:	2b00      	cmp	r3, #0
 8000324:	d104      	bne.n	8000330 <LcdWriteNibble+0x20>
		LCD_CTRL_GPIO->BSRR = BV(LCD_RS_CLR) | BV(LCD_RW_CLR);
 8000326:	4b11      	ldr	r3, [pc, #68]	@ (800036c <LcdWriteNibble+0x5c>)
 8000328:	f44f 02c0 	mov.w	r2, #6291456	@ 0x600000
 800032c:	619a      	str	r2, [r3, #24]
 800032e:	e002      	b.n	8000336 <LcdWriteNibble+0x26>
	else // RS = 1
		LCD_CTRL_GPIO->BSRR = BV(LCD_RS) | BV(LCD_RW_CLR);
 8000330:	4b0e      	ldr	r3, [pc, #56]	@ (800036c <LcdWriteNibble+0x5c>)
 8000332:	4a0f      	ldr	r2, [pc, #60]	@ (8000370 <LcdWriteNibble+0x60>)
 8000334:	619a      	str	r2, [r3, #24]
	// write data (4-bits)
	LCD_DATA_GPIO->ODR &= ~(BV(LCD_D7) | BV(LCD_D6) | BV(LCD_D5) | BV(LCD_D4));
 8000336:	4b0d      	ldr	r3, [pc, #52]	@ (800036c <LcdWriteNibble+0x5c>)
 8000338:	695b      	ldr	r3, [r3, #20]
 800033a:	4a0c      	ldr	r2, [pc, #48]	@ (800036c <LcdWriteNibble+0x5c>)
 800033c:	f023 030f 	bic.w	r3, r3, #15
 8000340:	6153      	str	r3, [r2, #20]
	LCD_DATA_GPIO->ODR |= val << LCD_D4;
 8000342:	4b0a      	ldr	r3, [pc, #40]	@ (800036c <LcdWriteNibble+0x5c>)
 8000344:	695a      	ldr	r2, [r3, #20]
 8000346:	79bb      	ldrb	r3, [r7, #6]
 8000348:	4908      	ldr	r1, [pc, #32]	@ (800036c <LcdWriteNibble+0x5c>)
 800034a:	4313      	orrs	r3, r2
 800034c:	614b      	str	r3, [r1, #20]
	// falling edge on EN
	LCD_CTRL_GPIO->BSRR = BV(LCD_EN);
 800034e:	4b07      	ldr	r3, [pc, #28]	@ (800036c <LcdWriteNibble+0x5c>)
 8000350:	2280      	movs	r2, #128	@ 0x80
 8000352:	619a      	str	r2, [r3, #24]
	DelayMs(1);
 8000354:	2001      	movs	r0, #1
 8000356:	f7ff ff8b 	bl	8000270 <DelayMs>
	LCD_CTRL_GPIO->BSRR = BV(LCD_EN_CLR);
 800035a:	4b04      	ldr	r3, [pc, #16]	@ (800036c <LcdWriteNibble+0x5c>)
 800035c:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000360:	619a      	str	r2, [r3, #24]
}
 8000362:	bf00      	nop
 8000364:	3708      	adds	r7, #8
 8000366:	46bd      	mov	sp, r7
 8000368:	bd80      	pop	{r7, pc}
 800036a:	bf00      	nop
 800036c:	40020c00 	.word	0x40020c00
 8000370:	00400020 	.word	0x00400020

08000374 <LcdWrite>:

void LcdWrite(uint8_t rs, uint8_t val) {
 8000374:	b580      	push	{r7, lr}
 8000376:	b084      	sub	sp, #16
 8000378:	af00      	add	r7, sp, #0
 800037a:	4603      	mov	r3, r0
 800037c:	460a      	mov	r2, r1
 800037e:	71fb      	strb	r3, [r7, #7]
 8000380:	4613      	mov	r3, r2
 8000382:	71bb      	strb	r3, [r7, #6]
	uint8_t high = val >> 4, low = val & 0x0F;
 8000384:	79bb      	ldrb	r3, [r7, #6]
 8000386:	091b      	lsrs	r3, r3, #4
 8000388:	73fb      	strb	r3, [r7, #15]
 800038a:	79bb      	ldrb	r3, [r7, #6]
 800038c:	f003 030f 	and.w	r3, r3, #15
 8000390:	73bb      	strb	r3, [r7, #14]
	// write high nibble
	LcdWriteNibble(rs, high);
 8000392:	7bfa      	ldrb	r2, [r7, #15]
 8000394:	79fb      	ldrb	r3, [r7, #7]
 8000396:	4611      	mov	r1, r2
 8000398:	4618      	mov	r0, r3
 800039a:	f7ff ffb9 	bl	8000310 <LcdWriteNibble>
	// write low nibble
	LcdWriteNibble(rs, low);
 800039e:	7bba      	ldrb	r2, [r7, #14]
 80003a0:	79fb      	ldrb	r3, [r7, #7]
 80003a2:	4611      	mov	r1, r2
 80003a4:	4618      	mov	r0, r3
 80003a6:	f7ff ffb3 	bl	8000310 <LcdWriteNibble>
	// wait for busy flag
	LcdBusyWait();
 80003aa:	f7ff ff89 	bl	80002c0 <LcdBusyWait>
	DelayMs(3);
 80003ae:	2003      	movs	r0, #3
 80003b0:	f7ff ff5e 	bl	8000270 <DelayMs>
}
 80003b4:	bf00      	nop
 80003b6:	3710      	adds	r7, #16
 80003b8:	46bd      	mov	sp, r7
 80003ba:	bd80      	pop	{r7, pc}

080003bc <LcdInit>:

void LcdInit(void) {
 80003bc:	b580      	push	{r7, lr}
 80003be:	af00      	add	r7, sp, #0
	DelayMs(50);
 80003c0:	2032      	movs	r0, #50	@ 0x32
 80003c2:	f7ff ff55 	bl	8000270 <DelayMs>
	// enable lcd data port and ctrl port
	RCC->AHB1ENR |= BV(LCD_DATA_GPIO_EN);
 80003c6:	4b34      	ldr	r3, [pc, #208]	@ (8000498 <LcdInit+0xdc>)
 80003c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003ca:	4a33      	ldr	r2, [pc, #204]	@ (8000498 <LcdInit+0xdc>)
 80003cc:	f043 0308 	orr.w	r3, r3, #8
 80003d0:	6313      	str	r3, [r2, #48]	@ 0x30
	RCC->AHB1ENR |= BV(LCD_CTRL_GPIO_EN);
 80003d2:	4b31      	ldr	r3, [pc, #196]	@ (8000498 <LcdInit+0xdc>)
 80003d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003d6:	4a30      	ldr	r2, [pc, #192]	@ (8000498 <LcdInit+0xdc>)
 80003d8:	f043 0308 	orr.w	r3, r3, #8
 80003dc:	6313      	str	r3, [r2, #48]	@ 0x30

	//initialize lcd data pins (mode=output, speed=low, type=push-pull, no pull up/down)
	LCD_DATA_GPIO->MODER &= ~(BV(LCD_D7*2+1) | BV(LCD_D6*2+1) | BV(LCD_D5*2+1) | BV(LCD_D4*2+1));
 80003de:	4b2f      	ldr	r3, [pc, #188]	@ (800049c <LcdInit+0xe0>)
 80003e0:	681b      	ldr	r3, [r3, #0]
 80003e2:	4a2e      	ldr	r2, [pc, #184]	@ (800049c <LcdInit+0xe0>)
 80003e4:	f023 03aa 	bic.w	r3, r3, #170	@ 0xaa
 80003e8:	6013      	str	r3, [r2, #0]
	LCD_DATA_GPIO->MODER |= BV(LCD_D7*2) | BV(LCD_D6*2) | BV(LCD_D5*2) | BV(LCD_D4*2);
 80003ea:	4b2c      	ldr	r3, [pc, #176]	@ (800049c <LcdInit+0xe0>)
 80003ec:	681b      	ldr	r3, [r3, #0]
 80003ee:	4a2b      	ldr	r2, [pc, #172]	@ (800049c <LcdInit+0xe0>)
 80003f0:	f043 0355 	orr.w	r3, r3, #85	@ 0x55
 80003f4:	6013      	str	r3, [r2, #0]
	LCD_DATA_GPIO->OSPEEDR &= ~(BV(LCD_D7*2+1) | BV(LCD_D7*2) | BV(LCD_D6*2+1) | BV(LCD_D6*2) | BV(LCD_D5*2+1) | BV(LCD_D5*2) | BV(LCD_D4*2+1) | BV(LCD_D4*2));
 80003f6:	4b29      	ldr	r3, [pc, #164]	@ (800049c <LcdInit+0xe0>)
 80003f8:	689b      	ldr	r3, [r3, #8]
 80003fa:	4a28      	ldr	r2, [pc, #160]	@ (800049c <LcdInit+0xe0>)
 80003fc:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8000400:	6093      	str	r3, [r2, #8]
	LCD_DATA_GPIO->PUPDR &= ~(BV(LCD_D7*2+1) | BV(LCD_D7*2) | BV(LCD_D6*2+1) | BV(LCD_D6*2) | BV(LCD_D5*2+1) | BV(LCD_D5*2) | BV(LCD_D4*2+1) | BV(LCD_D4*2));
 8000402:	4b26      	ldr	r3, [pc, #152]	@ (800049c <LcdInit+0xe0>)
 8000404:	68db      	ldr	r3, [r3, #12]
 8000406:	4a25      	ldr	r2, [pc, #148]	@ (800049c <LcdInit+0xe0>)
 8000408:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800040c:	60d3      	str	r3, [r2, #12]
	LCD_DATA_GPIO->OTYPER &= ~(BV(LCD_D7) | BV(LCD_D6) | BV(LCD_D5) | BV(LCD_D4));
 800040e:	4b23      	ldr	r3, [pc, #140]	@ (800049c <LcdInit+0xe0>)
 8000410:	685b      	ldr	r3, [r3, #4]
 8000412:	4a22      	ldr	r2, [pc, #136]	@ (800049c <LcdInit+0xe0>)
 8000414:	f023 030f 	bic.w	r3, r3, #15
 8000418:	6053      	str	r3, [r2, #4]
	//clear lcd data pins
	LCD_DATA_GPIO->BSRR = (BV(LCD_D7_CLR) | BV(LCD_D6_CLR) | BV(LCD_D5_CLR) | BV(LCD_D4_CLR));
 800041a:	4b20      	ldr	r3, [pc, #128]	@ (800049c <LcdInit+0xe0>)
 800041c:	f44f 2270 	mov.w	r2, #983040	@ 0xf0000
 8000420:	619a      	str	r2, [r3, #24]

	//initialize lcd ctrl pins (mode=output, speed=low, type=push-pull, no pull up/down)
	LCD_CTRL_GPIO->MODER &= ~(BV(LCD_RS*2+1) | BV(LCD_RW*2+1) | BV(LCD_EN*2+1));
 8000422:	4b1e      	ldr	r3, [pc, #120]	@ (800049c <LcdInit+0xe0>)
 8000424:	681b      	ldr	r3, [r3, #0]
 8000426:	4a1d      	ldr	r2, [pc, #116]	@ (800049c <LcdInit+0xe0>)
 8000428:	f423 4328 	bic.w	r3, r3, #43008	@ 0xa800
 800042c:	6013      	str	r3, [r2, #0]
	LCD_CTRL_GPIO->MODER |= BV(LCD_RS*2) | BV(LCD_RW*2) | BV(LCD_EN*2);
 800042e:	4b1b      	ldr	r3, [pc, #108]	@ (800049c <LcdInit+0xe0>)
 8000430:	681b      	ldr	r3, [r3, #0]
 8000432:	4a1a      	ldr	r2, [pc, #104]	@ (800049c <LcdInit+0xe0>)
 8000434:	f443 43a8 	orr.w	r3, r3, #21504	@ 0x5400
 8000438:	6013      	str	r3, [r2, #0]
	LCD_CTRL_GPIO->OSPEEDR &= ~(BV(LCD_RS*2+1) | BV(LCD_RS*2) | BV(LCD_RW*2+1) | BV(LCD_RW*2) | BV(LCD_EN*2+1) | BV(LCD_EN*2));
 800043a:	4b18      	ldr	r3, [pc, #96]	@ (800049c <LcdInit+0xe0>)
 800043c:	689b      	ldr	r3, [r3, #8]
 800043e:	4a17      	ldr	r2, [pc, #92]	@ (800049c <LcdInit+0xe0>)
 8000440:	f423 437c 	bic.w	r3, r3, #64512	@ 0xfc00
 8000444:	6093      	str	r3, [r2, #8]
	LCD_CTRL_GPIO->PUPDR &= ~(BV(LCD_RS*2+1) | BV(LCD_RS*2) | BV(LCD_RW*2+1) | BV(LCD_RW*2) | BV(LCD_EN*2+1) | BV(LCD_EN*2));
 8000446:	4b15      	ldr	r3, [pc, #84]	@ (800049c <LcdInit+0xe0>)
 8000448:	68db      	ldr	r3, [r3, #12]
 800044a:	4a14      	ldr	r2, [pc, #80]	@ (800049c <LcdInit+0xe0>)
 800044c:	f423 437c 	bic.w	r3, r3, #64512	@ 0xfc00
 8000450:	60d3      	str	r3, [r2, #12]
	LCD_CTRL_GPIO->OTYPER &= ~(BV(LCD_RS) | BV(LCD_RW) | BV(LCD_EN));
 8000452:	4b12      	ldr	r3, [pc, #72]	@ (800049c <LcdInit+0xe0>)
 8000454:	685b      	ldr	r3, [r3, #4]
 8000456:	4a11      	ldr	r2, [pc, #68]	@ (800049c <LcdInit+0xe0>)
 8000458:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 800045c:	6053      	str	r3, [r2, #4]

	//clear lcd ctrl pins
	LCD_CTRL_GPIO->BSRR = (BV(LCD_RS_CLR) | BV(LCD_RW_CLR) | BV(LCD_EN_CLR));
 800045e:	4b0f      	ldr	r3, [pc, #60]	@ (800049c <LcdInit+0xe0>)
 8000460:	f44f 0260 	mov.w	r2, #14680064	@ 0xe00000
 8000464:	619a      	str	r2, [r3, #24]

	DelayMs(200);
 8000466:	20c8      	movs	r0, #200	@ 0xc8
 8000468:	f7ff ff02 	bl	8000270 <DelayMs>
	// lcd initialization
	// 4-bit mode, 2-line, 5x8 font
	LcdWrite(LCD_CMD, LCD_FN_SET);
 800046c:	2128      	movs	r1, #40	@ 0x28
 800046e:	2000      	movs	r0, #0
 8000470:	f7ff ff80 	bl	8000374 <LcdWrite>
	// display on, cursor on, blink on
	LcdWrite(LCD_CMD, LCD_DISP_ON);
 8000474:	210f      	movs	r1, #15
 8000476:	2000      	movs	r0, #0
 8000478:	f7ff ff7c 	bl	8000374 <LcdWrite>
	// entry mode -- increment address
	LcdWrite(LCD_CMD, LCD_ENTRY_MODE);
 800047c:	2106      	movs	r1, #6
 800047e:	2000      	movs	r0, #0
 8000480:	f7ff ff78 	bl	8000374 <LcdWrite>
	// clear display
	LcdWrite(LCD_CMD, LCD_CLEAR);
 8000484:	2101      	movs	r1, #1
 8000486:	2000      	movs	r0, #0
 8000488:	f7ff ff74 	bl	8000374 <LcdWrite>

	DelayMs(200);
 800048c:	20c8      	movs	r0, #200	@ 0xc8
 800048e:	f7ff feef 	bl	8000270 <DelayMs>
}
 8000492:	bf00      	nop
 8000494:	bd80      	pop	{r7, pc}
 8000496:	bf00      	nop
 8000498:	40023800 	.word	0x40023800
 800049c:	40020c00 	.word	0x40020c00

080004a0 <LcdPuts>:

void LcdPuts(uint8_t line, char str[]) {
 80004a0:	b580      	push	{r7, lr}
 80004a2:	b084      	sub	sp, #16
 80004a4:	af00      	add	r7, sp, #0
 80004a6:	4603      	mov	r3, r0
 80004a8:	6039      	str	r1, [r7, #0]
 80004aa:	71fb      	strb	r3, [r7, #7]
	int i;
	// set lcd line address
	LcdWrite(LCD_CMD, line);
 80004ac:	79fb      	ldrb	r3, [r7, #7]
 80004ae:	4619      	mov	r1, r3
 80004b0:	2000      	movs	r0, #0
 80004b2:	f7ff ff5f 	bl	8000374 <LcdWrite>
	// send chars to lcd one by one
	for(i=0; str[i]!='\0'; i++)
 80004b6:	2300      	movs	r3, #0
 80004b8:	60fb      	str	r3, [r7, #12]
 80004ba:	e00a      	b.n	80004d2 <LcdPuts+0x32>
		LcdWrite(LCD_DATA, str[i]);
 80004bc:	68fb      	ldr	r3, [r7, #12]
 80004be:	683a      	ldr	r2, [r7, #0]
 80004c0:	4413      	add	r3, r2
 80004c2:	781b      	ldrb	r3, [r3, #0]
 80004c4:	4619      	mov	r1, r3
 80004c6:	2001      	movs	r0, #1
 80004c8:	f7ff ff54 	bl	8000374 <LcdWrite>
	for(i=0; str[i]!='\0'; i++)
 80004cc:	68fb      	ldr	r3, [r7, #12]
 80004ce:	3301      	adds	r3, #1
 80004d0:	60fb      	str	r3, [r7, #12]
 80004d2:	68fb      	ldr	r3, [r7, #12]
 80004d4:	683a      	ldr	r2, [r7, #0]
 80004d6:	4413      	add	r3, r2
 80004d8:	781b      	ldrb	r3, [r3, #0]
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d1ee      	bne.n	80004bc <LcdPuts+0x1c>
}
 80004de:	bf00      	nop
 80004e0:	bf00      	nop
 80004e2:	3710      	adds	r7, #16
 80004e4:	46bd      	mov	sp, r7
 80004e6:	bd80      	pop	{r7, pc}

080004e8 <DelayMs>:
static inline void DelayMs(volatile uint32_t ms) {
 80004e8:	b480      	push	{r7}
 80004ea:	b085      	sub	sp, #20
 80004ec:	af00      	add	r7, sp, #0
 80004ee:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 80004f0:	4b0e      	ldr	r3, [pc, #56]	@ (800052c <DelayMs+0x44>)
 80004f2:	685b      	ldr	r3, [r3, #4]
 80004f4:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 80004f6:	4b0e      	ldr	r3, [pc, #56]	@ (8000530 <DelayMs+0x48>)
 80004f8:	681b      	ldr	r3, [r3, #0]
 80004fa:	4a0e      	ldr	r2, [pc, #56]	@ (8000534 <DelayMs+0x4c>)
 80004fc:	fba2 2303 	umull	r2, r3, r2, r3
 8000500:	099b      	lsrs	r3, r3, #6
 8000502:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	68ba      	ldr	r2, [r7, #8]
 8000508:	fb02 f303 	mul.w	r3, r2, r3
 800050c:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 800050e:	bf00      	nop
 8000510:	4b06      	ldr	r3, [pc, #24]	@ (800052c <DelayMs+0x44>)
 8000512:	685a      	ldr	r2, [r3, #4]
 8000514:	68fb      	ldr	r3, [r7, #12]
 8000516:	1ad2      	subs	r2, r2, r3
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	429a      	cmp	r2, r3
 800051c:	d3f8      	bcc.n	8000510 <DelayMs+0x28>
}
 800051e:	bf00      	nop
 8000520:	bf00      	nop
 8000522:	3714      	adds	r7, #20
 8000524:	46bd      	mov	sp, r7
 8000526:	bc80      	pop	{r7}
 8000528:	4770      	bx	lr
 800052a:	bf00      	nop
 800052c:	e0001000 	.word	0xe0001000
 8000530:	20000000 	.word	0x20000000
 8000534:	10624dd3 	.word	0x10624dd3

08000538 <LedInit>:
 */

#include "led.h"
#include "stm32f4xx.h"

void LedInit(uint32_t pin) {
 8000538:	b480      	push	{r7}
 800053a:	b083      	sub	sp, #12
 800053c:	af00      	add	r7, sp, #0
 800053e:	6078      	str	r0, [r7, #4]
	// enable gpio clock (in AHB1ENR)
	RCC->AHB1ENR |= BV(LED_GPIO_EN);
 8000540:	4b28      	ldr	r3, [pc, #160]	@ (80005e4 <LedInit+0xac>)
 8000542:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000544:	4a27      	ldr	r2, [pc, #156]	@ (80005e4 <LedInit+0xac>)
 8000546:	f043 0308 	orr.w	r3, r3, #8
 800054a:	6313      	str	r3, [r2, #48]	@ 0x30
	// set gpio pin as output (in MODER)
	LED_GPIO->MODER &= ~BV(pin * 2 + 1);
 800054c:	4b26      	ldr	r3, [pc, #152]	@ (80005e8 <LedInit+0xb0>)
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	687a      	ldr	r2, [r7, #4]
 8000552:	0052      	lsls	r2, r2, #1
 8000554:	3201      	adds	r2, #1
 8000556:	2101      	movs	r1, #1
 8000558:	fa01 f202 	lsl.w	r2, r1, r2
 800055c:	43d2      	mvns	r2, r2
 800055e:	4611      	mov	r1, r2
 8000560:	4a21      	ldr	r2, [pc, #132]	@ (80005e8 <LedInit+0xb0>)
 8000562:	400b      	ands	r3, r1
 8000564:	6013      	str	r3, [r2, #0]
	LED_GPIO->MODER |= BV(pin * 2);
 8000566:	4b20      	ldr	r3, [pc, #128]	@ (80005e8 <LedInit+0xb0>)
 8000568:	681b      	ldr	r3, [r3, #0]
 800056a:	687a      	ldr	r2, [r7, #4]
 800056c:	0052      	lsls	r2, r2, #1
 800056e:	2101      	movs	r1, #1
 8000570:	fa01 f202 	lsl.w	r2, r1, r2
 8000574:	4611      	mov	r1, r2
 8000576:	4a1c      	ldr	r2, [pc, #112]	@ (80005e8 <LedInit+0xb0>)
 8000578:	430b      	orrs	r3, r1
 800057a:	6013      	str	r3, [r2, #0]
	// set gpio pin speed to low (in OSPEEDR)
	LED_GPIO->OSPEEDR &= ~(BV(pin * 2 + 1) | BV(pin * 2));
 800057c:	4b1a      	ldr	r3, [pc, #104]	@ (80005e8 <LedInit+0xb0>)
 800057e:	689b      	ldr	r3, [r3, #8]
 8000580:	687a      	ldr	r2, [r7, #4]
 8000582:	0052      	lsls	r2, r2, #1
 8000584:	3201      	adds	r2, #1
 8000586:	2101      	movs	r1, #1
 8000588:	4091      	lsls	r1, r2
 800058a:	687a      	ldr	r2, [r7, #4]
 800058c:	0052      	lsls	r2, r2, #1
 800058e:	2001      	movs	r0, #1
 8000590:	fa00 f202 	lsl.w	r2, r0, r2
 8000594:	430a      	orrs	r2, r1
 8000596:	43d2      	mvns	r2, r2
 8000598:	4611      	mov	r1, r2
 800059a:	4a13      	ldr	r2, [pc, #76]	@ (80005e8 <LedInit+0xb0>)
 800059c:	400b      	ands	r3, r1
 800059e:	6093      	str	r3, [r2, #8]
	// set gpio pin no pull up, no pull down (in PUPDR)
	LED_GPIO->PUPDR &= ~(BV(pin * 2 + 1) | BV(pin * 2));
 80005a0:	4b11      	ldr	r3, [pc, #68]	@ (80005e8 <LedInit+0xb0>)
 80005a2:	68db      	ldr	r3, [r3, #12]
 80005a4:	687a      	ldr	r2, [r7, #4]
 80005a6:	0052      	lsls	r2, r2, #1
 80005a8:	3201      	adds	r2, #1
 80005aa:	2101      	movs	r1, #1
 80005ac:	4091      	lsls	r1, r2
 80005ae:	687a      	ldr	r2, [r7, #4]
 80005b0:	0052      	lsls	r2, r2, #1
 80005b2:	2001      	movs	r0, #1
 80005b4:	fa00 f202 	lsl.w	r2, r0, r2
 80005b8:	430a      	orrs	r2, r1
 80005ba:	43d2      	mvns	r2, r2
 80005bc:	4611      	mov	r1, r2
 80005be:	4a0a      	ldr	r2, [pc, #40]	@ (80005e8 <LedInit+0xb0>)
 80005c0:	400b      	ands	r3, r1
 80005c2:	60d3      	str	r3, [r2, #12]
	// set gpio pin type as push-pull (in OTYPER)
	LED_GPIO->OTYPER &= ~BV(pin);
 80005c4:	4b08      	ldr	r3, [pc, #32]	@ (80005e8 <LedInit+0xb0>)
 80005c6:	685b      	ldr	r3, [r3, #4]
 80005c8:	2101      	movs	r1, #1
 80005ca:	687a      	ldr	r2, [r7, #4]
 80005cc:	fa01 f202 	lsl.w	r2, r1, r2
 80005d0:	43d2      	mvns	r2, r2
 80005d2:	4611      	mov	r1, r2
 80005d4:	4a04      	ldr	r2, [pc, #16]	@ (80005e8 <LedInit+0xb0>)
 80005d6:	400b      	ands	r3, r1
 80005d8:	6053      	str	r3, [r2, #4]
}
 80005da:	bf00      	nop
 80005dc:	370c      	adds	r7, #12
 80005de:	46bd      	mov	sp, r7
 80005e0:	bc80      	pop	{r7}
 80005e2:	4770      	bx	lr
 80005e4:	40023800 	.word	0x40023800
 80005e8:	40020c00 	.word	0x40020c00

080005ec <LedOn>:

void LedOn(uint32_t pin) {
 80005ec:	b480      	push	{r7}
 80005ee:	b083      	sub	sp, #12
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
	// set led pin (in ODR)
	LED_GPIO->ODR |= BV(pin);
 80005f4:	4b07      	ldr	r3, [pc, #28]	@ (8000614 <LedOn+0x28>)
 80005f6:	695b      	ldr	r3, [r3, #20]
 80005f8:	2101      	movs	r1, #1
 80005fa:	687a      	ldr	r2, [r7, #4]
 80005fc:	fa01 f202 	lsl.w	r2, r1, r2
 8000600:	4611      	mov	r1, r2
 8000602:	4a04      	ldr	r2, [pc, #16]	@ (8000614 <LedOn+0x28>)
 8000604:	430b      	orrs	r3, r1
 8000606:	6153      	str	r3, [r2, #20]
}
 8000608:	bf00      	nop
 800060a:	370c      	adds	r7, #12
 800060c:	46bd      	mov	sp, r7
 800060e:	bc80      	pop	{r7}
 8000610:	4770      	bx	lr
 8000612:	bf00      	nop
 8000614:	40020c00 	.word	0x40020c00

08000618 <LedOff>:

void LedOff(uint32_t pin) {
 8000618:	b480      	push	{r7}
 800061a:	b083      	sub	sp, #12
 800061c:	af00      	add	r7, sp, #0
 800061e:	6078      	str	r0, [r7, #4]
	// clear led pin (in ODR)
	LED_GPIO->ODR &= ~BV(pin);
 8000620:	4b07      	ldr	r3, [pc, #28]	@ (8000640 <LedOff+0x28>)
 8000622:	695b      	ldr	r3, [r3, #20]
 8000624:	2101      	movs	r1, #1
 8000626:	687a      	ldr	r2, [r7, #4]
 8000628:	fa01 f202 	lsl.w	r2, r1, r2
 800062c:	43d2      	mvns	r2, r2
 800062e:	4611      	mov	r1, r2
 8000630:	4a03      	ldr	r2, [pc, #12]	@ (8000640 <LedOff+0x28>)
 8000632:	400b      	ands	r3, r1
 8000634:	6153      	str	r3, [r2, #20]
}
 8000636:	bf00      	nop
 8000638:	370c      	adds	r7, #12
 800063a:	46bd      	mov	sp, r7
 800063c:	bc80      	pop	{r7}
 800063e:	4770      	bx	lr
 8000640:	40020c00 	.word	0x40020c00

08000644 <LedBlink>:

void LedBlink(uint32_t pin, uint32_t delay) {
 8000644:	b580      	push	{r7, lr}
 8000646:	b082      	sub	sp, #8
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]
 800064c:	6039      	str	r1, [r7, #0]
	LedOn(pin);
 800064e:	6878      	ldr	r0, [r7, #4]
 8000650:	f7ff ffcc 	bl	80005ec <LedOn>
	DelayMs(delay);
 8000654:	6838      	ldr	r0, [r7, #0]
 8000656:	f7ff ff47 	bl	80004e8 <DelayMs>
	LedOff(pin);
 800065a:	6878      	ldr	r0, [r7, #4]
 800065c:	f7ff ffdc 	bl	8000618 <LedOff>
}
 8000660:	bf00      	nop
 8000662:	3708      	adds	r7, #8
 8000664:	46bd      	mov	sp, r7
 8000666:	bd80      	pop	{r7, pc}

08000668 <main>:
#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif
int count ;
int main(void)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	b086      	sub	sp, #24
 800066c:	af00      	add	r7, sp, #0
	SystemInit();
 800066e:	f000 f8fb 	bl	8000868 <SystemInit>
	LcdInit();
 8000672:	f7ff fea3 	bl	80003bc <LcdInit>
	LedInit(LED_ORANGE);
 8000676:	200d      	movs	r0, #13
 8000678:	f7ff ff5e 	bl	8000538 <LedInit>
	SwitchInit(SWITCH);
 800067c:	2000      	movs	r0, #0
 800067e:	f000 f847 	bl	8000710 <SwitchInit>

	char str[20];
	LcdPuts(LCD_LINE1, "Assignment 4");
 8000682:	4911      	ldr	r1, [pc, #68]	@ (80006c8 <main+0x60>)
 8000684:	2080      	movs	r0, #128	@ 0x80
 8000686:	f7ff ff0b 	bl	80004a0 <LcdPuts>

	while(1) {
		sprintf(str, "Count = %d ",count);
 800068a:	4b10      	ldr	r3, [pc, #64]	@ (80006cc <main+0x64>)
 800068c:	681a      	ldr	r2, [r3, #0]
 800068e:	1d3b      	adds	r3, r7, #4
 8000690:	490f      	ldr	r1, [pc, #60]	@ (80006d0 <main+0x68>)
 8000692:	4618      	mov	r0, r3
 8000694:	f000 f948 	bl	8000928 <siprintf>
		LcdPuts(LCD_LINE2, str);
 8000698:	1d3b      	adds	r3, r7, #4
 800069a:	4619      	mov	r1, r3
 800069c:	20c0      	movs	r0, #192	@ 0xc0
 800069e:	f7ff feff 	bl	80004a0 <LcdPuts>
		// wait until switch interrupt generated
		while(exti0_flag == 0)
 80006a2:	bf00      	nop
 80006a4:	4b0b      	ldr	r3, [pc, #44]	@ (80006d4 <main+0x6c>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d0fb      	beq.n	80006a4 <main+0x3c>
			;
		// Blink the Led
		LedBlink(LED_ORANGE, 500);
 80006ac:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80006b0:	200d      	movs	r0, #13
 80006b2:	f7ff ffc7 	bl	8000644 <LedBlink>
		exti0_flag = 0;
 80006b6:	4b07      	ldr	r3, [pc, #28]	@ (80006d4 <main+0x6c>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	601a      	str	r2, [r3, #0]
		count++;
 80006bc:	4b03      	ldr	r3, [pc, #12]	@ (80006cc <main+0x64>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	3301      	adds	r3, #1
 80006c2:	4a02      	ldr	r2, [pc, #8]	@ (80006cc <main+0x64>)
 80006c4:	6013      	str	r3, [r2, #0]
		sprintf(str, "Count = %d ",count);
 80006c6:	e7e0      	b.n	800068a <main+0x22>
 80006c8:	08001270 	.word	0x08001270
 80006cc:	20000070 	.word	0x20000070
 80006d0:	08001280 	.word	0x08001280
 80006d4:	20000074 	.word	0x20000074

080006d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80006d8:	b480      	push	{r7}
 80006da:	b083      	sub	sp, #12
 80006dc:	af00      	add	r7, sp, #0
 80006de:	4603      	mov	r3, r0
 80006e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	db0b      	blt.n	8000702 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80006ea:	79fb      	ldrb	r3, [r7, #7]
 80006ec:	f003 021f 	and.w	r2, r3, #31
 80006f0:	4906      	ldr	r1, [pc, #24]	@ (800070c <__NVIC_EnableIRQ+0x34>)
 80006f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006f6:	095b      	lsrs	r3, r3, #5
 80006f8:	2001      	movs	r0, #1
 80006fa:	fa00 f202 	lsl.w	r2, r0, r2
 80006fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000702:	bf00      	nop
 8000704:	370c      	adds	r7, #12
 8000706:	46bd      	mov	sp, r7
 8000708:	bc80      	pop	{r7}
 800070a:	4770      	bx	lr
 800070c:	e000e100 	.word	0xe000e100

08000710 <SwitchInit>:
 *      Author: Nilesh
 */

#include "switch.h"

void SwitchInit(uint32_t pin) {
 8000710:	b580      	push	{r7, lr}
 8000712:	b082      	sub	sp, #8
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
	// enable gpio clock (in AHB1ENR)
	RCC->AHB1ENR |= BV(SWITCH_GPIO_EN);
 8000718:	4b2a      	ldr	r3, [pc, #168]	@ (80007c4 <SwitchInit+0xb4>)
 800071a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800071c:	4a29      	ldr	r2, [pc, #164]	@ (80007c4 <SwitchInit+0xb4>)
 800071e:	f043 0301 	orr.w	r3, r3, #1
 8000722:	6313      	str	r3, [r2, #48]	@ 0x30
	// set gpio pin as input (in MODER)
	SWITCH_GPIO->MODER &= ~(BV(pin * 2 + 1) | BV(pin * 2));
 8000724:	4b28      	ldr	r3, [pc, #160]	@ (80007c8 <SwitchInit+0xb8>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	687a      	ldr	r2, [r7, #4]
 800072a:	0052      	lsls	r2, r2, #1
 800072c:	3201      	adds	r2, #1
 800072e:	2101      	movs	r1, #1
 8000730:	4091      	lsls	r1, r2
 8000732:	687a      	ldr	r2, [r7, #4]
 8000734:	0052      	lsls	r2, r2, #1
 8000736:	2001      	movs	r0, #1
 8000738:	fa00 f202 	lsl.w	r2, r0, r2
 800073c:	430a      	orrs	r2, r1
 800073e:	43d2      	mvns	r2, r2
 8000740:	4611      	mov	r1, r2
 8000742:	4a21      	ldr	r2, [pc, #132]	@ (80007c8 <SwitchInit+0xb8>)
 8000744:	400b      	ands	r3, r1
 8000746:	6013      	str	r3, [r2, #0]
	// set gpio pin speed to low (in OSPEEDR)
	SWITCH_GPIO->OSPEEDR &= ~(BV(pin * 2 + 1) | BV(pin * 2));
 8000748:	4b1f      	ldr	r3, [pc, #124]	@ (80007c8 <SwitchInit+0xb8>)
 800074a:	689b      	ldr	r3, [r3, #8]
 800074c:	687a      	ldr	r2, [r7, #4]
 800074e:	0052      	lsls	r2, r2, #1
 8000750:	3201      	adds	r2, #1
 8000752:	2101      	movs	r1, #1
 8000754:	4091      	lsls	r1, r2
 8000756:	687a      	ldr	r2, [r7, #4]
 8000758:	0052      	lsls	r2, r2, #1
 800075a:	2001      	movs	r0, #1
 800075c:	fa00 f202 	lsl.w	r2, r0, r2
 8000760:	430a      	orrs	r2, r1
 8000762:	43d2      	mvns	r2, r2
 8000764:	4611      	mov	r1, r2
 8000766:	4a18      	ldr	r2, [pc, #96]	@ (80007c8 <SwitchInit+0xb8>)
 8000768:	400b      	ands	r3, r1
 800076a:	6093      	str	r3, [r2, #8]
	// set gpio pin no pull up, no pull down (in PUPDR)
	SWITCH_GPIO->PUPDR &= ~(BV(pin * 2 + 1) | BV(pin * 2));
 800076c:	4b16      	ldr	r3, [pc, #88]	@ (80007c8 <SwitchInit+0xb8>)
 800076e:	68db      	ldr	r3, [r3, #12]
 8000770:	687a      	ldr	r2, [r7, #4]
 8000772:	0052      	lsls	r2, r2, #1
 8000774:	3201      	adds	r2, #1
 8000776:	2101      	movs	r1, #1
 8000778:	4091      	lsls	r1, r2
 800077a:	687a      	ldr	r2, [r7, #4]
 800077c:	0052      	lsls	r2, r2, #1
 800077e:	2001      	movs	r0, #1
 8000780:	fa00 f202 	lsl.w	r2, r0, r2
 8000784:	430a      	orrs	r2, r1
 8000786:	43d2      	mvns	r2, r2
 8000788:	4611      	mov	r1, r2
 800078a:	4a0f      	ldr	r2, [pc, #60]	@ (80007c8 <SwitchInit+0xb8>)
 800078c:	400b      	ands	r3, r1
 800078e:	60d3      	str	r3, [r2, #12]
	// enable falling edge detection (in FTSR)
	EXTI->FTSR |= BV(SWITCH);
 8000790:	4b0e      	ldr	r3, [pc, #56]	@ (80007cc <SwitchInit+0xbc>)
 8000792:	68db      	ldr	r3, [r3, #12]
 8000794:	4a0d      	ldr	r2, [pc, #52]	@ (80007cc <SwitchInit+0xbc>)
 8000796:	f043 0301 	orr.w	r3, r3, #1
 800079a:	60d3      	str	r3, [r2, #12]
	// enable (unmask) exti interrupt (in IMR)
	EXTI->IMR |= BV(SWITCH);
 800079c:	4b0b      	ldr	r3, [pc, #44]	@ (80007cc <SwitchInit+0xbc>)
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	4a0a      	ldr	r2, [pc, #40]	@ (80007cc <SwitchInit+0xbc>)
 80007a2:	f043 0301 	orr.w	r3, r3, #1
 80007a6:	6013      	str	r3, [r2, #0]
	// select exti interrupt (in SYSCFG->EXTICRx)
	SYSCFG->EXTICR[0] &= ~(BV(3) | BV(2) | BV(1) | BV(0));
 80007a8:	4b09      	ldr	r3, [pc, #36]	@ (80007d0 <SwitchInit+0xc0>)
 80007aa:	689b      	ldr	r3, [r3, #8]
 80007ac:	4a08      	ldr	r2, [pc, #32]	@ (80007d0 <SwitchInit+0xc0>)
 80007ae:	f023 030f 	bic.w	r3, r3, #15
 80007b2:	6093      	str	r3, [r2, #8]
	// enable exti in NVIC (ISER or NVIC_EnableIRQ())
	//NVIC->ISER[0] |= BV(EXTI0_IRQn);
	NVIC_EnableIRQ(EXTI0_IRQn);
 80007b4:	2006      	movs	r0, #6
 80007b6:	f7ff ff8f 	bl	80006d8 <__NVIC_EnableIRQ>
}
 80007ba:	bf00      	nop
 80007bc:	3708      	adds	r7, #8
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	bf00      	nop
 80007c4:	40023800 	.word	0x40023800
 80007c8:	40020000 	.word	0x40020000
 80007cc:	40013c00 	.word	0x40013c00
 80007d0:	40013800 	.word	0x40013800

080007d4 <EXTI0_IRQHandler>:

// Global flag for interrupt
volatile int exti0_flag = 0;

// Switch EXTT0 IRQ Handler
void EXTI0_IRQHandler(void) {
 80007d4:	b480      	push	{r7}
 80007d6:	af00      	add	r7, sp, #0
    // Acknowledge interrupt (in PR)
	EXTI->PR |= BV(SWITCH);
 80007d8:	4b06      	ldr	r3, [pc, #24]	@ (80007f4 <EXTI0_IRQHandler+0x20>)
 80007da:	695b      	ldr	r3, [r3, #20]
 80007dc:	4a05      	ldr	r2, [pc, #20]	@ (80007f4 <EXTI0_IRQHandler+0x20>)
 80007de:	f043 0301 	orr.w	r3, r3, #1
 80007e2:	6153      	str	r3, [r2, #20]
	// Handle interrupt
	exti0_flag = 1;
 80007e4:	4b04      	ldr	r3, [pc, #16]	@ (80007f8 <EXTI0_IRQHandler+0x24>)
 80007e6:	2201      	movs	r2, #1
 80007e8:	601a      	str	r2, [r3, #0]
}
 80007ea:	bf00      	nop
 80007ec:	46bd      	mov	sp, r7
 80007ee:	bc80      	pop	{r7}
 80007f0:	4770      	bx	lr
 80007f2:	bf00      	nop
 80007f4:	40013c00 	.word	0x40013c00
 80007f8:	20000074 	.word	0x20000074

080007fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b086      	sub	sp, #24
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000804:	4a14      	ldr	r2, [pc, #80]	@ (8000858 <_sbrk+0x5c>)
 8000806:	4b15      	ldr	r3, [pc, #84]	@ (800085c <_sbrk+0x60>)
 8000808:	1ad3      	subs	r3, r2, r3
 800080a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800080c:	697b      	ldr	r3, [r7, #20]
 800080e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000810:	4b13      	ldr	r3, [pc, #76]	@ (8000860 <_sbrk+0x64>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	2b00      	cmp	r3, #0
 8000816:	d102      	bne.n	800081e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000818:	4b11      	ldr	r3, [pc, #68]	@ (8000860 <_sbrk+0x64>)
 800081a:	4a12      	ldr	r2, [pc, #72]	@ (8000864 <_sbrk+0x68>)
 800081c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800081e:	4b10      	ldr	r3, [pc, #64]	@ (8000860 <_sbrk+0x64>)
 8000820:	681a      	ldr	r2, [r3, #0]
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	4413      	add	r3, r2
 8000826:	693a      	ldr	r2, [r7, #16]
 8000828:	429a      	cmp	r2, r3
 800082a:	d207      	bcs.n	800083c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800082c:	f000 f89c 	bl	8000968 <__errno>
 8000830:	4603      	mov	r3, r0
 8000832:	220c      	movs	r2, #12
 8000834:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000836:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800083a:	e009      	b.n	8000850 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800083c:	4b08      	ldr	r3, [pc, #32]	@ (8000860 <_sbrk+0x64>)
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000842:	4b07      	ldr	r3, [pc, #28]	@ (8000860 <_sbrk+0x64>)
 8000844:	681a      	ldr	r2, [r3, #0]
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	4413      	add	r3, r2
 800084a:	4a05      	ldr	r2, [pc, #20]	@ (8000860 <_sbrk+0x64>)
 800084c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800084e:	68fb      	ldr	r3, [r7, #12]
}
 8000850:	4618      	mov	r0, r3
 8000852:	3718      	adds	r7, #24
 8000854:	46bd      	mov	sp, r7
 8000856:	bd80      	pop	{r7, pc}
 8000858:	20020000 	.word	0x20020000
 800085c:	00000400 	.word	0x00000400
 8000860:	20000078 	.word	0x20000078
 8000864:	200001c8 	.word	0x200001c8

08000868 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	af00      	add	r7, sp, #0
  DWT_Init();
 800086c:	f000 f802 	bl	8000874 <DWT_Init>
}
 8000870:	bf00      	nop
 8000872:	bd80      	pop	{r7, pc}

08000874 <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 8000874:	b480      	push	{r7}
 8000876:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000878:	4b14      	ldr	r3, [pc, #80]	@ (80008cc <DWT_Init+0x58>)
 800087a:	68db      	ldr	r3, [r3, #12]
 800087c:	4a13      	ldr	r2, [pc, #76]	@ (80008cc <DWT_Init+0x58>)
 800087e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000882:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8000884:	4b11      	ldr	r3, [pc, #68]	@ (80008cc <DWT_Init+0x58>)
 8000886:	68db      	ldr	r3, [r3, #12]
 8000888:	4a10      	ldr	r2, [pc, #64]	@ (80008cc <DWT_Init+0x58>)
 800088a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800088e:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000890:	4b0f      	ldr	r3, [pc, #60]	@ (80008d0 <DWT_Init+0x5c>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	4a0e      	ldr	r2, [pc, #56]	@ (80008d0 <DWT_Init+0x5c>)
 8000896:	f023 0301 	bic.w	r3, r3, #1
 800089a:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 800089c:	4b0c      	ldr	r3, [pc, #48]	@ (80008d0 <DWT_Init+0x5c>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	4a0b      	ldr	r2, [pc, #44]	@ (80008d0 <DWT_Init+0x5c>)
 80008a2:	f043 0301 	orr.w	r3, r3, #1
 80008a6:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 80008a8:	4b09      	ldr	r3, [pc, #36]	@ (80008d0 <DWT_Init+0x5c>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 80008ae:	bf00      	nop
    __ASM volatile ("NOP");
 80008b0:	bf00      	nop
    __ASM volatile ("NOP");
 80008b2:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 80008b4:	4b06      	ldr	r3, [pc, #24]	@ (80008d0 <DWT_Init+0x5c>)
 80008b6:	685b      	ldr	r3, [r3, #4]
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	bf0c      	ite	eq
 80008bc:	2301      	moveq	r3, #1
 80008be:	2300      	movne	r3, #0
 80008c0:	b2db      	uxtb	r3, r3
}
 80008c2:	4618      	mov	r0, r3
 80008c4:	46bd      	mov	sp, r7
 80008c6:	bc80      	pop	{r7}
 80008c8:	4770      	bx	lr
 80008ca:	bf00      	nop
 80008cc:	e000edf0 	.word	0xe000edf0
 80008d0:	e0001000 	.word	0xe0001000

080008d4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80008d4:	480d      	ldr	r0, [pc, #52]	@ (800090c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80008d6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80008d8:	f7ff ffc6 	bl	8000868 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008dc:	480c      	ldr	r0, [pc, #48]	@ (8000910 <LoopForever+0x6>)
  ldr r1, =_edata
 80008de:	490d      	ldr	r1, [pc, #52]	@ (8000914 <LoopForever+0xa>)
  ldr r2, =_sidata
 80008e0:	4a0d      	ldr	r2, [pc, #52]	@ (8000918 <LoopForever+0xe>)
  movs r3, #0
 80008e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008e4:	e002      	b.n	80008ec <LoopCopyDataInit>

080008e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008ea:	3304      	adds	r3, #4

080008ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008f0:	d3f9      	bcc.n	80008e6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008f2:	4a0a      	ldr	r2, [pc, #40]	@ (800091c <LoopForever+0x12>)
  ldr r4, =_ebss
 80008f4:	4c0a      	ldr	r4, [pc, #40]	@ (8000920 <LoopForever+0x16>)
  movs r3, #0
 80008f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008f8:	e001      	b.n	80008fe <LoopFillZerobss>

080008fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008fc:	3204      	adds	r2, #4

080008fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000900:	d3fb      	bcc.n	80008fa <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000902:	f000 f837 	bl	8000974 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000906:	f7ff feaf 	bl	8000668 <main>

0800090a <LoopForever>:

LoopForever:
  b LoopForever
 800090a:	e7fe      	b.n	800090a <LoopForever>
  ldr   r0, =_estack
 800090c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000910:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000914:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 8000918:	080012d0 	.word	0x080012d0
  ldr r2, =_sbss
 800091c:	20000054 	.word	0x20000054
  ldr r4, =_ebss
 8000920:	200001c4 	.word	0x200001c4

08000924 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000924:	e7fe      	b.n	8000924 <ADC_IRQHandler>
	...

08000928 <siprintf>:
 8000928:	b40e      	push	{r1, r2, r3}
 800092a:	b500      	push	{lr}
 800092c:	b09c      	sub	sp, #112	@ 0x70
 800092e:	ab1d      	add	r3, sp, #116	@ 0x74
 8000930:	9002      	str	r0, [sp, #8]
 8000932:	9006      	str	r0, [sp, #24]
 8000934:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8000938:	4809      	ldr	r0, [pc, #36]	@ (8000960 <siprintf+0x38>)
 800093a:	9107      	str	r1, [sp, #28]
 800093c:	9104      	str	r1, [sp, #16]
 800093e:	4909      	ldr	r1, [pc, #36]	@ (8000964 <siprintf+0x3c>)
 8000940:	f853 2b04 	ldr.w	r2, [r3], #4
 8000944:	9105      	str	r1, [sp, #20]
 8000946:	6800      	ldr	r0, [r0, #0]
 8000948:	9301      	str	r3, [sp, #4]
 800094a:	a902      	add	r1, sp, #8
 800094c:	f000 f98c 	bl	8000c68 <_svfiprintf_r>
 8000950:	9b02      	ldr	r3, [sp, #8]
 8000952:	2200      	movs	r2, #0
 8000954:	701a      	strb	r2, [r3, #0]
 8000956:	b01c      	add	sp, #112	@ 0x70
 8000958:	f85d eb04 	ldr.w	lr, [sp], #4
 800095c:	b003      	add	sp, #12
 800095e:	4770      	bx	lr
 8000960:	20000004 	.word	0x20000004
 8000964:	ffff0208 	.word	0xffff0208

08000968 <__errno>:
 8000968:	4b01      	ldr	r3, [pc, #4]	@ (8000970 <__errno+0x8>)
 800096a:	6818      	ldr	r0, [r3, #0]
 800096c:	4770      	bx	lr
 800096e:	bf00      	nop
 8000970:	20000004 	.word	0x20000004

08000974 <__libc_init_array>:
 8000974:	b570      	push	{r4, r5, r6, lr}
 8000976:	4d0d      	ldr	r5, [pc, #52]	@ (80009ac <__libc_init_array+0x38>)
 8000978:	4c0d      	ldr	r4, [pc, #52]	@ (80009b0 <__libc_init_array+0x3c>)
 800097a:	1b64      	subs	r4, r4, r5
 800097c:	10a4      	asrs	r4, r4, #2
 800097e:	2600      	movs	r6, #0
 8000980:	42a6      	cmp	r6, r4
 8000982:	d109      	bne.n	8000998 <__libc_init_array+0x24>
 8000984:	4d0b      	ldr	r5, [pc, #44]	@ (80009b4 <__libc_init_array+0x40>)
 8000986:	4c0c      	ldr	r4, [pc, #48]	@ (80009b8 <__libc_init_array+0x44>)
 8000988:	f000 fc66 	bl	8001258 <_init>
 800098c:	1b64      	subs	r4, r4, r5
 800098e:	10a4      	asrs	r4, r4, #2
 8000990:	2600      	movs	r6, #0
 8000992:	42a6      	cmp	r6, r4
 8000994:	d105      	bne.n	80009a2 <__libc_init_array+0x2e>
 8000996:	bd70      	pop	{r4, r5, r6, pc}
 8000998:	f855 3b04 	ldr.w	r3, [r5], #4
 800099c:	4798      	blx	r3
 800099e:	3601      	adds	r6, #1
 80009a0:	e7ee      	b.n	8000980 <__libc_init_array+0xc>
 80009a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80009a6:	4798      	blx	r3
 80009a8:	3601      	adds	r6, #1
 80009aa:	e7f2      	b.n	8000992 <__libc_init_array+0x1e>
 80009ac:	080012c8 	.word	0x080012c8
 80009b0:	080012c8 	.word	0x080012c8
 80009b4:	080012c8 	.word	0x080012c8
 80009b8:	080012cc 	.word	0x080012cc

080009bc <__retarget_lock_acquire_recursive>:
 80009bc:	4770      	bx	lr

080009be <__retarget_lock_release_recursive>:
 80009be:	4770      	bx	lr

080009c0 <_free_r>:
 80009c0:	b538      	push	{r3, r4, r5, lr}
 80009c2:	4605      	mov	r5, r0
 80009c4:	2900      	cmp	r1, #0
 80009c6:	d041      	beq.n	8000a4c <_free_r+0x8c>
 80009c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80009cc:	1f0c      	subs	r4, r1, #4
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	bfb8      	it	lt
 80009d2:	18e4      	addlt	r4, r4, r3
 80009d4:	f000 f8e0 	bl	8000b98 <__malloc_lock>
 80009d8:	4a1d      	ldr	r2, [pc, #116]	@ (8000a50 <_free_r+0x90>)
 80009da:	6813      	ldr	r3, [r2, #0]
 80009dc:	b933      	cbnz	r3, 80009ec <_free_r+0x2c>
 80009de:	6063      	str	r3, [r4, #4]
 80009e0:	6014      	str	r4, [r2, #0]
 80009e2:	4628      	mov	r0, r5
 80009e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80009e8:	f000 b8dc 	b.w	8000ba4 <__malloc_unlock>
 80009ec:	42a3      	cmp	r3, r4
 80009ee:	d908      	bls.n	8000a02 <_free_r+0x42>
 80009f0:	6820      	ldr	r0, [r4, #0]
 80009f2:	1821      	adds	r1, r4, r0
 80009f4:	428b      	cmp	r3, r1
 80009f6:	bf01      	itttt	eq
 80009f8:	6819      	ldreq	r1, [r3, #0]
 80009fa:	685b      	ldreq	r3, [r3, #4]
 80009fc:	1809      	addeq	r1, r1, r0
 80009fe:	6021      	streq	r1, [r4, #0]
 8000a00:	e7ed      	b.n	80009de <_free_r+0x1e>
 8000a02:	461a      	mov	r2, r3
 8000a04:	685b      	ldr	r3, [r3, #4]
 8000a06:	b10b      	cbz	r3, 8000a0c <_free_r+0x4c>
 8000a08:	42a3      	cmp	r3, r4
 8000a0a:	d9fa      	bls.n	8000a02 <_free_r+0x42>
 8000a0c:	6811      	ldr	r1, [r2, #0]
 8000a0e:	1850      	adds	r0, r2, r1
 8000a10:	42a0      	cmp	r0, r4
 8000a12:	d10b      	bne.n	8000a2c <_free_r+0x6c>
 8000a14:	6820      	ldr	r0, [r4, #0]
 8000a16:	4401      	add	r1, r0
 8000a18:	1850      	adds	r0, r2, r1
 8000a1a:	4283      	cmp	r3, r0
 8000a1c:	6011      	str	r1, [r2, #0]
 8000a1e:	d1e0      	bne.n	80009e2 <_free_r+0x22>
 8000a20:	6818      	ldr	r0, [r3, #0]
 8000a22:	685b      	ldr	r3, [r3, #4]
 8000a24:	6053      	str	r3, [r2, #4]
 8000a26:	4408      	add	r0, r1
 8000a28:	6010      	str	r0, [r2, #0]
 8000a2a:	e7da      	b.n	80009e2 <_free_r+0x22>
 8000a2c:	d902      	bls.n	8000a34 <_free_r+0x74>
 8000a2e:	230c      	movs	r3, #12
 8000a30:	602b      	str	r3, [r5, #0]
 8000a32:	e7d6      	b.n	80009e2 <_free_r+0x22>
 8000a34:	6820      	ldr	r0, [r4, #0]
 8000a36:	1821      	adds	r1, r4, r0
 8000a38:	428b      	cmp	r3, r1
 8000a3a:	bf04      	itt	eq
 8000a3c:	6819      	ldreq	r1, [r3, #0]
 8000a3e:	685b      	ldreq	r3, [r3, #4]
 8000a40:	6063      	str	r3, [r4, #4]
 8000a42:	bf04      	itt	eq
 8000a44:	1809      	addeq	r1, r1, r0
 8000a46:	6021      	streq	r1, [r4, #0]
 8000a48:	6054      	str	r4, [r2, #4]
 8000a4a:	e7ca      	b.n	80009e2 <_free_r+0x22>
 8000a4c:	bd38      	pop	{r3, r4, r5, pc}
 8000a4e:	bf00      	nop
 8000a50:	200001c0 	.word	0x200001c0

08000a54 <sbrk_aligned>:
 8000a54:	b570      	push	{r4, r5, r6, lr}
 8000a56:	4e0f      	ldr	r6, [pc, #60]	@ (8000a94 <sbrk_aligned+0x40>)
 8000a58:	460c      	mov	r4, r1
 8000a5a:	6831      	ldr	r1, [r6, #0]
 8000a5c:	4605      	mov	r5, r0
 8000a5e:	b911      	cbnz	r1, 8000a66 <sbrk_aligned+0x12>
 8000a60:	f000 fba6 	bl	80011b0 <_sbrk_r>
 8000a64:	6030      	str	r0, [r6, #0]
 8000a66:	4621      	mov	r1, r4
 8000a68:	4628      	mov	r0, r5
 8000a6a:	f000 fba1 	bl	80011b0 <_sbrk_r>
 8000a6e:	1c43      	adds	r3, r0, #1
 8000a70:	d103      	bne.n	8000a7a <sbrk_aligned+0x26>
 8000a72:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8000a76:	4620      	mov	r0, r4
 8000a78:	bd70      	pop	{r4, r5, r6, pc}
 8000a7a:	1cc4      	adds	r4, r0, #3
 8000a7c:	f024 0403 	bic.w	r4, r4, #3
 8000a80:	42a0      	cmp	r0, r4
 8000a82:	d0f8      	beq.n	8000a76 <sbrk_aligned+0x22>
 8000a84:	1a21      	subs	r1, r4, r0
 8000a86:	4628      	mov	r0, r5
 8000a88:	f000 fb92 	bl	80011b0 <_sbrk_r>
 8000a8c:	3001      	adds	r0, #1
 8000a8e:	d1f2      	bne.n	8000a76 <sbrk_aligned+0x22>
 8000a90:	e7ef      	b.n	8000a72 <sbrk_aligned+0x1e>
 8000a92:	bf00      	nop
 8000a94:	200001bc 	.word	0x200001bc

08000a98 <_malloc_r>:
 8000a98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000a9c:	1ccd      	adds	r5, r1, #3
 8000a9e:	f025 0503 	bic.w	r5, r5, #3
 8000aa2:	3508      	adds	r5, #8
 8000aa4:	2d0c      	cmp	r5, #12
 8000aa6:	bf38      	it	cc
 8000aa8:	250c      	movcc	r5, #12
 8000aaa:	2d00      	cmp	r5, #0
 8000aac:	4606      	mov	r6, r0
 8000aae:	db01      	blt.n	8000ab4 <_malloc_r+0x1c>
 8000ab0:	42a9      	cmp	r1, r5
 8000ab2:	d904      	bls.n	8000abe <_malloc_r+0x26>
 8000ab4:	230c      	movs	r3, #12
 8000ab6:	6033      	str	r3, [r6, #0]
 8000ab8:	2000      	movs	r0, #0
 8000aba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000abe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8000b94 <_malloc_r+0xfc>
 8000ac2:	f000 f869 	bl	8000b98 <__malloc_lock>
 8000ac6:	f8d8 3000 	ldr.w	r3, [r8]
 8000aca:	461c      	mov	r4, r3
 8000acc:	bb44      	cbnz	r4, 8000b20 <_malloc_r+0x88>
 8000ace:	4629      	mov	r1, r5
 8000ad0:	4630      	mov	r0, r6
 8000ad2:	f7ff ffbf 	bl	8000a54 <sbrk_aligned>
 8000ad6:	1c43      	adds	r3, r0, #1
 8000ad8:	4604      	mov	r4, r0
 8000ada:	d158      	bne.n	8000b8e <_malloc_r+0xf6>
 8000adc:	f8d8 4000 	ldr.w	r4, [r8]
 8000ae0:	4627      	mov	r7, r4
 8000ae2:	2f00      	cmp	r7, #0
 8000ae4:	d143      	bne.n	8000b6e <_malloc_r+0xd6>
 8000ae6:	2c00      	cmp	r4, #0
 8000ae8:	d04b      	beq.n	8000b82 <_malloc_r+0xea>
 8000aea:	6823      	ldr	r3, [r4, #0]
 8000aec:	4639      	mov	r1, r7
 8000aee:	4630      	mov	r0, r6
 8000af0:	eb04 0903 	add.w	r9, r4, r3
 8000af4:	f000 fb5c 	bl	80011b0 <_sbrk_r>
 8000af8:	4581      	cmp	r9, r0
 8000afa:	d142      	bne.n	8000b82 <_malloc_r+0xea>
 8000afc:	6821      	ldr	r1, [r4, #0]
 8000afe:	1a6d      	subs	r5, r5, r1
 8000b00:	4629      	mov	r1, r5
 8000b02:	4630      	mov	r0, r6
 8000b04:	f7ff ffa6 	bl	8000a54 <sbrk_aligned>
 8000b08:	3001      	adds	r0, #1
 8000b0a:	d03a      	beq.n	8000b82 <_malloc_r+0xea>
 8000b0c:	6823      	ldr	r3, [r4, #0]
 8000b0e:	442b      	add	r3, r5
 8000b10:	6023      	str	r3, [r4, #0]
 8000b12:	f8d8 3000 	ldr.w	r3, [r8]
 8000b16:	685a      	ldr	r2, [r3, #4]
 8000b18:	bb62      	cbnz	r2, 8000b74 <_malloc_r+0xdc>
 8000b1a:	f8c8 7000 	str.w	r7, [r8]
 8000b1e:	e00f      	b.n	8000b40 <_malloc_r+0xa8>
 8000b20:	6822      	ldr	r2, [r4, #0]
 8000b22:	1b52      	subs	r2, r2, r5
 8000b24:	d420      	bmi.n	8000b68 <_malloc_r+0xd0>
 8000b26:	2a0b      	cmp	r2, #11
 8000b28:	d917      	bls.n	8000b5a <_malloc_r+0xc2>
 8000b2a:	1961      	adds	r1, r4, r5
 8000b2c:	42a3      	cmp	r3, r4
 8000b2e:	6025      	str	r5, [r4, #0]
 8000b30:	bf18      	it	ne
 8000b32:	6059      	strne	r1, [r3, #4]
 8000b34:	6863      	ldr	r3, [r4, #4]
 8000b36:	bf08      	it	eq
 8000b38:	f8c8 1000 	streq.w	r1, [r8]
 8000b3c:	5162      	str	r2, [r4, r5]
 8000b3e:	604b      	str	r3, [r1, #4]
 8000b40:	4630      	mov	r0, r6
 8000b42:	f000 f82f 	bl	8000ba4 <__malloc_unlock>
 8000b46:	f104 000b 	add.w	r0, r4, #11
 8000b4a:	1d23      	adds	r3, r4, #4
 8000b4c:	f020 0007 	bic.w	r0, r0, #7
 8000b50:	1ac2      	subs	r2, r0, r3
 8000b52:	bf1c      	itt	ne
 8000b54:	1a1b      	subne	r3, r3, r0
 8000b56:	50a3      	strne	r3, [r4, r2]
 8000b58:	e7af      	b.n	8000aba <_malloc_r+0x22>
 8000b5a:	6862      	ldr	r2, [r4, #4]
 8000b5c:	42a3      	cmp	r3, r4
 8000b5e:	bf0c      	ite	eq
 8000b60:	f8c8 2000 	streq.w	r2, [r8]
 8000b64:	605a      	strne	r2, [r3, #4]
 8000b66:	e7eb      	b.n	8000b40 <_malloc_r+0xa8>
 8000b68:	4623      	mov	r3, r4
 8000b6a:	6864      	ldr	r4, [r4, #4]
 8000b6c:	e7ae      	b.n	8000acc <_malloc_r+0x34>
 8000b6e:	463c      	mov	r4, r7
 8000b70:	687f      	ldr	r7, [r7, #4]
 8000b72:	e7b6      	b.n	8000ae2 <_malloc_r+0x4a>
 8000b74:	461a      	mov	r2, r3
 8000b76:	685b      	ldr	r3, [r3, #4]
 8000b78:	42a3      	cmp	r3, r4
 8000b7a:	d1fb      	bne.n	8000b74 <_malloc_r+0xdc>
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	6053      	str	r3, [r2, #4]
 8000b80:	e7de      	b.n	8000b40 <_malloc_r+0xa8>
 8000b82:	230c      	movs	r3, #12
 8000b84:	6033      	str	r3, [r6, #0]
 8000b86:	4630      	mov	r0, r6
 8000b88:	f000 f80c 	bl	8000ba4 <__malloc_unlock>
 8000b8c:	e794      	b.n	8000ab8 <_malloc_r+0x20>
 8000b8e:	6005      	str	r5, [r0, #0]
 8000b90:	e7d6      	b.n	8000b40 <_malloc_r+0xa8>
 8000b92:	bf00      	nop
 8000b94:	200001c0 	.word	0x200001c0

08000b98 <__malloc_lock>:
 8000b98:	4801      	ldr	r0, [pc, #4]	@ (8000ba0 <__malloc_lock+0x8>)
 8000b9a:	f7ff bf0f 	b.w	80009bc <__retarget_lock_acquire_recursive>
 8000b9e:	bf00      	nop
 8000ba0:	200001b8 	.word	0x200001b8

08000ba4 <__malloc_unlock>:
 8000ba4:	4801      	ldr	r0, [pc, #4]	@ (8000bac <__malloc_unlock+0x8>)
 8000ba6:	f7ff bf0a 	b.w	80009be <__retarget_lock_release_recursive>
 8000baa:	bf00      	nop
 8000bac:	200001b8 	.word	0x200001b8

08000bb0 <__ssputs_r>:
 8000bb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bb4:	688e      	ldr	r6, [r1, #8]
 8000bb6:	461f      	mov	r7, r3
 8000bb8:	42be      	cmp	r6, r7
 8000bba:	680b      	ldr	r3, [r1, #0]
 8000bbc:	4682      	mov	sl, r0
 8000bbe:	460c      	mov	r4, r1
 8000bc0:	4690      	mov	r8, r2
 8000bc2:	d82d      	bhi.n	8000c20 <__ssputs_r+0x70>
 8000bc4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8000bc8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8000bcc:	d026      	beq.n	8000c1c <__ssputs_r+0x6c>
 8000bce:	6965      	ldr	r5, [r4, #20]
 8000bd0:	6909      	ldr	r1, [r1, #16]
 8000bd2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8000bd6:	eba3 0901 	sub.w	r9, r3, r1
 8000bda:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8000bde:	1c7b      	adds	r3, r7, #1
 8000be0:	444b      	add	r3, r9
 8000be2:	106d      	asrs	r5, r5, #1
 8000be4:	429d      	cmp	r5, r3
 8000be6:	bf38      	it	cc
 8000be8:	461d      	movcc	r5, r3
 8000bea:	0553      	lsls	r3, r2, #21
 8000bec:	d527      	bpl.n	8000c3e <__ssputs_r+0x8e>
 8000bee:	4629      	mov	r1, r5
 8000bf0:	f7ff ff52 	bl	8000a98 <_malloc_r>
 8000bf4:	4606      	mov	r6, r0
 8000bf6:	b360      	cbz	r0, 8000c52 <__ssputs_r+0xa2>
 8000bf8:	6921      	ldr	r1, [r4, #16]
 8000bfa:	464a      	mov	r2, r9
 8000bfc:	f000 fae8 	bl	80011d0 <memcpy>
 8000c00:	89a3      	ldrh	r3, [r4, #12]
 8000c02:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8000c06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c0a:	81a3      	strh	r3, [r4, #12]
 8000c0c:	6126      	str	r6, [r4, #16]
 8000c0e:	6165      	str	r5, [r4, #20]
 8000c10:	444e      	add	r6, r9
 8000c12:	eba5 0509 	sub.w	r5, r5, r9
 8000c16:	6026      	str	r6, [r4, #0]
 8000c18:	60a5      	str	r5, [r4, #8]
 8000c1a:	463e      	mov	r6, r7
 8000c1c:	42be      	cmp	r6, r7
 8000c1e:	d900      	bls.n	8000c22 <__ssputs_r+0x72>
 8000c20:	463e      	mov	r6, r7
 8000c22:	6820      	ldr	r0, [r4, #0]
 8000c24:	4632      	mov	r2, r6
 8000c26:	4641      	mov	r1, r8
 8000c28:	f000 faa8 	bl	800117c <memmove>
 8000c2c:	68a3      	ldr	r3, [r4, #8]
 8000c2e:	1b9b      	subs	r3, r3, r6
 8000c30:	60a3      	str	r3, [r4, #8]
 8000c32:	6823      	ldr	r3, [r4, #0]
 8000c34:	4433      	add	r3, r6
 8000c36:	6023      	str	r3, [r4, #0]
 8000c38:	2000      	movs	r0, #0
 8000c3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c3e:	462a      	mov	r2, r5
 8000c40:	f000 fad4 	bl	80011ec <_realloc_r>
 8000c44:	4606      	mov	r6, r0
 8000c46:	2800      	cmp	r0, #0
 8000c48:	d1e0      	bne.n	8000c0c <__ssputs_r+0x5c>
 8000c4a:	6921      	ldr	r1, [r4, #16]
 8000c4c:	4650      	mov	r0, sl
 8000c4e:	f7ff feb7 	bl	80009c0 <_free_r>
 8000c52:	230c      	movs	r3, #12
 8000c54:	f8ca 3000 	str.w	r3, [sl]
 8000c58:	89a3      	ldrh	r3, [r4, #12]
 8000c5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000c5e:	81a3      	strh	r3, [r4, #12]
 8000c60:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c64:	e7e9      	b.n	8000c3a <__ssputs_r+0x8a>
	...

08000c68 <_svfiprintf_r>:
 8000c68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000c6c:	4698      	mov	r8, r3
 8000c6e:	898b      	ldrh	r3, [r1, #12]
 8000c70:	061b      	lsls	r3, r3, #24
 8000c72:	b09d      	sub	sp, #116	@ 0x74
 8000c74:	4607      	mov	r7, r0
 8000c76:	460d      	mov	r5, r1
 8000c78:	4614      	mov	r4, r2
 8000c7a:	d510      	bpl.n	8000c9e <_svfiprintf_r+0x36>
 8000c7c:	690b      	ldr	r3, [r1, #16]
 8000c7e:	b973      	cbnz	r3, 8000c9e <_svfiprintf_r+0x36>
 8000c80:	2140      	movs	r1, #64	@ 0x40
 8000c82:	f7ff ff09 	bl	8000a98 <_malloc_r>
 8000c86:	6028      	str	r0, [r5, #0]
 8000c88:	6128      	str	r0, [r5, #16]
 8000c8a:	b930      	cbnz	r0, 8000c9a <_svfiprintf_r+0x32>
 8000c8c:	230c      	movs	r3, #12
 8000c8e:	603b      	str	r3, [r7, #0]
 8000c90:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c94:	b01d      	add	sp, #116	@ 0x74
 8000c96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000c9a:	2340      	movs	r3, #64	@ 0x40
 8000c9c:	616b      	str	r3, [r5, #20]
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	9309      	str	r3, [sp, #36]	@ 0x24
 8000ca2:	2320      	movs	r3, #32
 8000ca4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8000ca8:	f8cd 800c 	str.w	r8, [sp, #12]
 8000cac:	2330      	movs	r3, #48	@ 0x30
 8000cae:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8000e4c <_svfiprintf_r+0x1e4>
 8000cb2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8000cb6:	f04f 0901 	mov.w	r9, #1
 8000cba:	4623      	mov	r3, r4
 8000cbc:	469a      	mov	sl, r3
 8000cbe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000cc2:	b10a      	cbz	r2, 8000cc8 <_svfiprintf_r+0x60>
 8000cc4:	2a25      	cmp	r2, #37	@ 0x25
 8000cc6:	d1f9      	bne.n	8000cbc <_svfiprintf_r+0x54>
 8000cc8:	ebba 0b04 	subs.w	fp, sl, r4
 8000ccc:	d00b      	beq.n	8000ce6 <_svfiprintf_r+0x7e>
 8000cce:	465b      	mov	r3, fp
 8000cd0:	4622      	mov	r2, r4
 8000cd2:	4629      	mov	r1, r5
 8000cd4:	4638      	mov	r0, r7
 8000cd6:	f7ff ff6b 	bl	8000bb0 <__ssputs_r>
 8000cda:	3001      	adds	r0, #1
 8000cdc:	f000 80a7 	beq.w	8000e2e <_svfiprintf_r+0x1c6>
 8000ce0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8000ce2:	445a      	add	r2, fp
 8000ce4:	9209      	str	r2, [sp, #36]	@ 0x24
 8000ce6:	f89a 3000 	ldrb.w	r3, [sl]
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	f000 809f 	beq.w	8000e2e <_svfiprintf_r+0x1c6>
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000cf6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8000cfa:	f10a 0a01 	add.w	sl, sl, #1
 8000cfe:	9304      	str	r3, [sp, #16]
 8000d00:	9307      	str	r3, [sp, #28]
 8000d02:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8000d06:	931a      	str	r3, [sp, #104]	@ 0x68
 8000d08:	4654      	mov	r4, sl
 8000d0a:	2205      	movs	r2, #5
 8000d0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000d10:	484e      	ldr	r0, [pc, #312]	@ (8000e4c <_svfiprintf_r+0x1e4>)
 8000d12:	f7ff fa5d 	bl	80001d0 <memchr>
 8000d16:	9a04      	ldr	r2, [sp, #16]
 8000d18:	b9d8      	cbnz	r0, 8000d52 <_svfiprintf_r+0xea>
 8000d1a:	06d0      	lsls	r0, r2, #27
 8000d1c:	bf44      	itt	mi
 8000d1e:	2320      	movmi	r3, #32
 8000d20:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8000d24:	0711      	lsls	r1, r2, #28
 8000d26:	bf44      	itt	mi
 8000d28:	232b      	movmi	r3, #43	@ 0x2b
 8000d2a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8000d2e:	f89a 3000 	ldrb.w	r3, [sl]
 8000d32:	2b2a      	cmp	r3, #42	@ 0x2a
 8000d34:	d015      	beq.n	8000d62 <_svfiprintf_r+0xfa>
 8000d36:	9a07      	ldr	r2, [sp, #28]
 8000d38:	4654      	mov	r4, sl
 8000d3a:	2000      	movs	r0, #0
 8000d3c:	f04f 0c0a 	mov.w	ip, #10
 8000d40:	4621      	mov	r1, r4
 8000d42:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000d46:	3b30      	subs	r3, #48	@ 0x30
 8000d48:	2b09      	cmp	r3, #9
 8000d4a:	d94b      	bls.n	8000de4 <_svfiprintf_r+0x17c>
 8000d4c:	b1b0      	cbz	r0, 8000d7c <_svfiprintf_r+0x114>
 8000d4e:	9207      	str	r2, [sp, #28]
 8000d50:	e014      	b.n	8000d7c <_svfiprintf_r+0x114>
 8000d52:	eba0 0308 	sub.w	r3, r0, r8
 8000d56:	fa09 f303 	lsl.w	r3, r9, r3
 8000d5a:	4313      	orrs	r3, r2
 8000d5c:	9304      	str	r3, [sp, #16]
 8000d5e:	46a2      	mov	sl, r4
 8000d60:	e7d2      	b.n	8000d08 <_svfiprintf_r+0xa0>
 8000d62:	9b03      	ldr	r3, [sp, #12]
 8000d64:	1d19      	adds	r1, r3, #4
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	9103      	str	r1, [sp, #12]
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	bfbb      	ittet	lt
 8000d6e:	425b      	neglt	r3, r3
 8000d70:	f042 0202 	orrlt.w	r2, r2, #2
 8000d74:	9307      	strge	r3, [sp, #28]
 8000d76:	9307      	strlt	r3, [sp, #28]
 8000d78:	bfb8      	it	lt
 8000d7a:	9204      	strlt	r2, [sp, #16]
 8000d7c:	7823      	ldrb	r3, [r4, #0]
 8000d7e:	2b2e      	cmp	r3, #46	@ 0x2e
 8000d80:	d10a      	bne.n	8000d98 <_svfiprintf_r+0x130>
 8000d82:	7863      	ldrb	r3, [r4, #1]
 8000d84:	2b2a      	cmp	r3, #42	@ 0x2a
 8000d86:	d132      	bne.n	8000dee <_svfiprintf_r+0x186>
 8000d88:	9b03      	ldr	r3, [sp, #12]
 8000d8a:	1d1a      	adds	r2, r3, #4
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	9203      	str	r2, [sp, #12]
 8000d90:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8000d94:	3402      	adds	r4, #2
 8000d96:	9305      	str	r3, [sp, #20]
 8000d98:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8000e50 <_svfiprintf_r+0x1e8>
 8000d9c:	7821      	ldrb	r1, [r4, #0]
 8000d9e:	2203      	movs	r2, #3
 8000da0:	4650      	mov	r0, sl
 8000da2:	f7ff fa15 	bl	80001d0 <memchr>
 8000da6:	b138      	cbz	r0, 8000db8 <_svfiprintf_r+0x150>
 8000da8:	9b04      	ldr	r3, [sp, #16]
 8000daa:	eba0 000a 	sub.w	r0, r0, sl
 8000dae:	2240      	movs	r2, #64	@ 0x40
 8000db0:	4082      	lsls	r2, r0
 8000db2:	4313      	orrs	r3, r2
 8000db4:	3401      	adds	r4, #1
 8000db6:	9304      	str	r3, [sp, #16]
 8000db8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000dbc:	4825      	ldr	r0, [pc, #148]	@ (8000e54 <_svfiprintf_r+0x1ec>)
 8000dbe:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8000dc2:	2206      	movs	r2, #6
 8000dc4:	f7ff fa04 	bl	80001d0 <memchr>
 8000dc8:	2800      	cmp	r0, #0
 8000dca:	d036      	beq.n	8000e3a <_svfiprintf_r+0x1d2>
 8000dcc:	4b22      	ldr	r3, [pc, #136]	@ (8000e58 <_svfiprintf_r+0x1f0>)
 8000dce:	bb1b      	cbnz	r3, 8000e18 <_svfiprintf_r+0x1b0>
 8000dd0:	9b03      	ldr	r3, [sp, #12]
 8000dd2:	3307      	adds	r3, #7
 8000dd4:	f023 0307 	bic.w	r3, r3, #7
 8000dd8:	3308      	adds	r3, #8
 8000dda:	9303      	str	r3, [sp, #12]
 8000ddc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8000dde:	4433      	add	r3, r6
 8000de0:	9309      	str	r3, [sp, #36]	@ 0x24
 8000de2:	e76a      	b.n	8000cba <_svfiprintf_r+0x52>
 8000de4:	fb0c 3202 	mla	r2, ip, r2, r3
 8000de8:	460c      	mov	r4, r1
 8000dea:	2001      	movs	r0, #1
 8000dec:	e7a8      	b.n	8000d40 <_svfiprintf_r+0xd8>
 8000dee:	2300      	movs	r3, #0
 8000df0:	3401      	adds	r4, #1
 8000df2:	9305      	str	r3, [sp, #20]
 8000df4:	4619      	mov	r1, r3
 8000df6:	f04f 0c0a 	mov.w	ip, #10
 8000dfa:	4620      	mov	r0, r4
 8000dfc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000e00:	3a30      	subs	r2, #48	@ 0x30
 8000e02:	2a09      	cmp	r2, #9
 8000e04:	d903      	bls.n	8000e0e <_svfiprintf_r+0x1a6>
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d0c6      	beq.n	8000d98 <_svfiprintf_r+0x130>
 8000e0a:	9105      	str	r1, [sp, #20]
 8000e0c:	e7c4      	b.n	8000d98 <_svfiprintf_r+0x130>
 8000e0e:	fb0c 2101 	mla	r1, ip, r1, r2
 8000e12:	4604      	mov	r4, r0
 8000e14:	2301      	movs	r3, #1
 8000e16:	e7f0      	b.n	8000dfa <_svfiprintf_r+0x192>
 8000e18:	ab03      	add	r3, sp, #12
 8000e1a:	9300      	str	r3, [sp, #0]
 8000e1c:	462a      	mov	r2, r5
 8000e1e:	4b0f      	ldr	r3, [pc, #60]	@ (8000e5c <_svfiprintf_r+0x1f4>)
 8000e20:	a904      	add	r1, sp, #16
 8000e22:	4638      	mov	r0, r7
 8000e24:	f3af 8000 	nop.w
 8000e28:	1c42      	adds	r2, r0, #1
 8000e2a:	4606      	mov	r6, r0
 8000e2c:	d1d6      	bne.n	8000ddc <_svfiprintf_r+0x174>
 8000e2e:	89ab      	ldrh	r3, [r5, #12]
 8000e30:	065b      	lsls	r3, r3, #25
 8000e32:	f53f af2d 	bmi.w	8000c90 <_svfiprintf_r+0x28>
 8000e36:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8000e38:	e72c      	b.n	8000c94 <_svfiprintf_r+0x2c>
 8000e3a:	ab03      	add	r3, sp, #12
 8000e3c:	9300      	str	r3, [sp, #0]
 8000e3e:	462a      	mov	r2, r5
 8000e40:	4b06      	ldr	r3, [pc, #24]	@ (8000e5c <_svfiprintf_r+0x1f4>)
 8000e42:	a904      	add	r1, sp, #16
 8000e44:	4638      	mov	r0, r7
 8000e46:	f000 f879 	bl	8000f3c <_printf_i>
 8000e4a:	e7ed      	b.n	8000e28 <_svfiprintf_r+0x1c0>
 8000e4c:	0800128c 	.word	0x0800128c
 8000e50:	08001292 	.word	0x08001292
 8000e54:	08001296 	.word	0x08001296
 8000e58:	00000000 	.word	0x00000000
 8000e5c:	08000bb1 	.word	0x08000bb1

08000e60 <_printf_common>:
 8000e60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e64:	4616      	mov	r6, r2
 8000e66:	4698      	mov	r8, r3
 8000e68:	688a      	ldr	r2, [r1, #8]
 8000e6a:	690b      	ldr	r3, [r1, #16]
 8000e6c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8000e70:	4293      	cmp	r3, r2
 8000e72:	bfb8      	it	lt
 8000e74:	4613      	movlt	r3, r2
 8000e76:	6033      	str	r3, [r6, #0]
 8000e78:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8000e7c:	4607      	mov	r7, r0
 8000e7e:	460c      	mov	r4, r1
 8000e80:	b10a      	cbz	r2, 8000e86 <_printf_common+0x26>
 8000e82:	3301      	adds	r3, #1
 8000e84:	6033      	str	r3, [r6, #0]
 8000e86:	6823      	ldr	r3, [r4, #0]
 8000e88:	0699      	lsls	r1, r3, #26
 8000e8a:	bf42      	ittt	mi
 8000e8c:	6833      	ldrmi	r3, [r6, #0]
 8000e8e:	3302      	addmi	r3, #2
 8000e90:	6033      	strmi	r3, [r6, #0]
 8000e92:	6825      	ldr	r5, [r4, #0]
 8000e94:	f015 0506 	ands.w	r5, r5, #6
 8000e98:	d106      	bne.n	8000ea8 <_printf_common+0x48>
 8000e9a:	f104 0a19 	add.w	sl, r4, #25
 8000e9e:	68e3      	ldr	r3, [r4, #12]
 8000ea0:	6832      	ldr	r2, [r6, #0]
 8000ea2:	1a9b      	subs	r3, r3, r2
 8000ea4:	42ab      	cmp	r3, r5
 8000ea6:	dc26      	bgt.n	8000ef6 <_printf_common+0x96>
 8000ea8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8000eac:	6822      	ldr	r2, [r4, #0]
 8000eae:	3b00      	subs	r3, #0
 8000eb0:	bf18      	it	ne
 8000eb2:	2301      	movne	r3, #1
 8000eb4:	0692      	lsls	r2, r2, #26
 8000eb6:	d42b      	bmi.n	8000f10 <_printf_common+0xb0>
 8000eb8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8000ebc:	4641      	mov	r1, r8
 8000ebe:	4638      	mov	r0, r7
 8000ec0:	47c8      	blx	r9
 8000ec2:	3001      	adds	r0, #1
 8000ec4:	d01e      	beq.n	8000f04 <_printf_common+0xa4>
 8000ec6:	6823      	ldr	r3, [r4, #0]
 8000ec8:	6922      	ldr	r2, [r4, #16]
 8000eca:	f003 0306 	and.w	r3, r3, #6
 8000ece:	2b04      	cmp	r3, #4
 8000ed0:	bf02      	ittt	eq
 8000ed2:	68e5      	ldreq	r5, [r4, #12]
 8000ed4:	6833      	ldreq	r3, [r6, #0]
 8000ed6:	1aed      	subeq	r5, r5, r3
 8000ed8:	68a3      	ldr	r3, [r4, #8]
 8000eda:	bf0c      	ite	eq
 8000edc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8000ee0:	2500      	movne	r5, #0
 8000ee2:	4293      	cmp	r3, r2
 8000ee4:	bfc4      	itt	gt
 8000ee6:	1a9b      	subgt	r3, r3, r2
 8000ee8:	18ed      	addgt	r5, r5, r3
 8000eea:	2600      	movs	r6, #0
 8000eec:	341a      	adds	r4, #26
 8000eee:	42b5      	cmp	r5, r6
 8000ef0:	d11a      	bne.n	8000f28 <_printf_common+0xc8>
 8000ef2:	2000      	movs	r0, #0
 8000ef4:	e008      	b.n	8000f08 <_printf_common+0xa8>
 8000ef6:	2301      	movs	r3, #1
 8000ef8:	4652      	mov	r2, sl
 8000efa:	4641      	mov	r1, r8
 8000efc:	4638      	mov	r0, r7
 8000efe:	47c8      	blx	r9
 8000f00:	3001      	adds	r0, #1
 8000f02:	d103      	bne.n	8000f0c <_printf_common+0xac>
 8000f04:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000f08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f0c:	3501      	adds	r5, #1
 8000f0e:	e7c6      	b.n	8000e9e <_printf_common+0x3e>
 8000f10:	18e1      	adds	r1, r4, r3
 8000f12:	1c5a      	adds	r2, r3, #1
 8000f14:	2030      	movs	r0, #48	@ 0x30
 8000f16:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8000f1a:	4422      	add	r2, r4
 8000f1c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8000f20:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8000f24:	3302      	adds	r3, #2
 8000f26:	e7c7      	b.n	8000eb8 <_printf_common+0x58>
 8000f28:	2301      	movs	r3, #1
 8000f2a:	4622      	mov	r2, r4
 8000f2c:	4641      	mov	r1, r8
 8000f2e:	4638      	mov	r0, r7
 8000f30:	47c8      	blx	r9
 8000f32:	3001      	adds	r0, #1
 8000f34:	d0e6      	beq.n	8000f04 <_printf_common+0xa4>
 8000f36:	3601      	adds	r6, #1
 8000f38:	e7d9      	b.n	8000eee <_printf_common+0x8e>
	...

08000f3c <_printf_i>:
 8000f3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8000f40:	7e0f      	ldrb	r7, [r1, #24]
 8000f42:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8000f44:	2f78      	cmp	r7, #120	@ 0x78
 8000f46:	4691      	mov	r9, r2
 8000f48:	4680      	mov	r8, r0
 8000f4a:	460c      	mov	r4, r1
 8000f4c:	469a      	mov	sl, r3
 8000f4e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8000f52:	d807      	bhi.n	8000f64 <_printf_i+0x28>
 8000f54:	2f62      	cmp	r7, #98	@ 0x62
 8000f56:	d80a      	bhi.n	8000f6e <_printf_i+0x32>
 8000f58:	2f00      	cmp	r7, #0
 8000f5a:	f000 80d2 	beq.w	8001102 <_printf_i+0x1c6>
 8000f5e:	2f58      	cmp	r7, #88	@ 0x58
 8000f60:	f000 80b9 	beq.w	80010d6 <_printf_i+0x19a>
 8000f64:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8000f68:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8000f6c:	e03a      	b.n	8000fe4 <_printf_i+0xa8>
 8000f6e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8000f72:	2b15      	cmp	r3, #21
 8000f74:	d8f6      	bhi.n	8000f64 <_printf_i+0x28>
 8000f76:	a101      	add	r1, pc, #4	@ (adr r1, 8000f7c <_printf_i+0x40>)
 8000f78:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8000f7c:	08000fd5 	.word	0x08000fd5
 8000f80:	08000fe9 	.word	0x08000fe9
 8000f84:	08000f65 	.word	0x08000f65
 8000f88:	08000f65 	.word	0x08000f65
 8000f8c:	08000f65 	.word	0x08000f65
 8000f90:	08000f65 	.word	0x08000f65
 8000f94:	08000fe9 	.word	0x08000fe9
 8000f98:	08000f65 	.word	0x08000f65
 8000f9c:	08000f65 	.word	0x08000f65
 8000fa0:	08000f65 	.word	0x08000f65
 8000fa4:	08000f65 	.word	0x08000f65
 8000fa8:	080010e9 	.word	0x080010e9
 8000fac:	08001013 	.word	0x08001013
 8000fb0:	080010a3 	.word	0x080010a3
 8000fb4:	08000f65 	.word	0x08000f65
 8000fb8:	08000f65 	.word	0x08000f65
 8000fbc:	0800110b 	.word	0x0800110b
 8000fc0:	08000f65 	.word	0x08000f65
 8000fc4:	08001013 	.word	0x08001013
 8000fc8:	08000f65 	.word	0x08000f65
 8000fcc:	08000f65 	.word	0x08000f65
 8000fd0:	080010ab 	.word	0x080010ab
 8000fd4:	6833      	ldr	r3, [r6, #0]
 8000fd6:	1d1a      	adds	r2, r3, #4
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	6032      	str	r2, [r6, #0]
 8000fdc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8000fe0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8000fe4:	2301      	movs	r3, #1
 8000fe6:	e09d      	b.n	8001124 <_printf_i+0x1e8>
 8000fe8:	6833      	ldr	r3, [r6, #0]
 8000fea:	6820      	ldr	r0, [r4, #0]
 8000fec:	1d19      	adds	r1, r3, #4
 8000fee:	6031      	str	r1, [r6, #0]
 8000ff0:	0606      	lsls	r6, r0, #24
 8000ff2:	d501      	bpl.n	8000ff8 <_printf_i+0xbc>
 8000ff4:	681d      	ldr	r5, [r3, #0]
 8000ff6:	e003      	b.n	8001000 <_printf_i+0xc4>
 8000ff8:	0645      	lsls	r5, r0, #25
 8000ffa:	d5fb      	bpl.n	8000ff4 <_printf_i+0xb8>
 8000ffc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8001000:	2d00      	cmp	r5, #0
 8001002:	da03      	bge.n	800100c <_printf_i+0xd0>
 8001004:	232d      	movs	r3, #45	@ 0x2d
 8001006:	426d      	negs	r5, r5
 8001008:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800100c:	4859      	ldr	r0, [pc, #356]	@ (8001174 <_printf_i+0x238>)
 800100e:	230a      	movs	r3, #10
 8001010:	e011      	b.n	8001036 <_printf_i+0xfa>
 8001012:	6821      	ldr	r1, [r4, #0]
 8001014:	6833      	ldr	r3, [r6, #0]
 8001016:	0608      	lsls	r0, r1, #24
 8001018:	f853 5b04 	ldr.w	r5, [r3], #4
 800101c:	d402      	bmi.n	8001024 <_printf_i+0xe8>
 800101e:	0649      	lsls	r1, r1, #25
 8001020:	bf48      	it	mi
 8001022:	b2ad      	uxthmi	r5, r5
 8001024:	2f6f      	cmp	r7, #111	@ 0x6f
 8001026:	4853      	ldr	r0, [pc, #332]	@ (8001174 <_printf_i+0x238>)
 8001028:	6033      	str	r3, [r6, #0]
 800102a:	bf14      	ite	ne
 800102c:	230a      	movne	r3, #10
 800102e:	2308      	moveq	r3, #8
 8001030:	2100      	movs	r1, #0
 8001032:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8001036:	6866      	ldr	r6, [r4, #4]
 8001038:	60a6      	str	r6, [r4, #8]
 800103a:	2e00      	cmp	r6, #0
 800103c:	bfa2      	ittt	ge
 800103e:	6821      	ldrge	r1, [r4, #0]
 8001040:	f021 0104 	bicge.w	r1, r1, #4
 8001044:	6021      	strge	r1, [r4, #0]
 8001046:	b90d      	cbnz	r5, 800104c <_printf_i+0x110>
 8001048:	2e00      	cmp	r6, #0
 800104a:	d04b      	beq.n	80010e4 <_printf_i+0x1a8>
 800104c:	4616      	mov	r6, r2
 800104e:	fbb5 f1f3 	udiv	r1, r5, r3
 8001052:	fb03 5711 	mls	r7, r3, r1, r5
 8001056:	5dc7      	ldrb	r7, [r0, r7]
 8001058:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800105c:	462f      	mov	r7, r5
 800105e:	42bb      	cmp	r3, r7
 8001060:	460d      	mov	r5, r1
 8001062:	d9f4      	bls.n	800104e <_printf_i+0x112>
 8001064:	2b08      	cmp	r3, #8
 8001066:	d10b      	bne.n	8001080 <_printf_i+0x144>
 8001068:	6823      	ldr	r3, [r4, #0]
 800106a:	07df      	lsls	r7, r3, #31
 800106c:	d508      	bpl.n	8001080 <_printf_i+0x144>
 800106e:	6923      	ldr	r3, [r4, #16]
 8001070:	6861      	ldr	r1, [r4, #4]
 8001072:	4299      	cmp	r1, r3
 8001074:	bfde      	ittt	le
 8001076:	2330      	movle	r3, #48	@ 0x30
 8001078:	f806 3c01 	strble.w	r3, [r6, #-1]
 800107c:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8001080:	1b92      	subs	r2, r2, r6
 8001082:	6122      	str	r2, [r4, #16]
 8001084:	f8cd a000 	str.w	sl, [sp]
 8001088:	464b      	mov	r3, r9
 800108a:	aa03      	add	r2, sp, #12
 800108c:	4621      	mov	r1, r4
 800108e:	4640      	mov	r0, r8
 8001090:	f7ff fee6 	bl	8000e60 <_printf_common>
 8001094:	3001      	adds	r0, #1
 8001096:	d14a      	bne.n	800112e <_printf_i+0x1f2>
 8001098:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800109c:	b004      	add	sp, #16
 800109e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010a2:	6823      	ldr	r3, [r4, #0]
 80010a4:	f043 0320 	orr.w	r3, r3, #32
 80010a8:	6023      	str	r3, [r4, #0]
 80010aa:	4833      	ldr	r0, [pc, #204]	@ (8001178 <_printf_i+0x23c>)
 80010ac:	2778      	movs	r7, #120	@ 0x78
 80010ae:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80010b2:	6823      	ldr	r3, [r4, #0]
 80010b4:	6831      	ldr	r1, [r6, #0]
 80010b6:	061f      	lsls	r7, r3, #24
 80010b8:	f851 5b04 	ldr.w	r5, [r1], #4
 80010bc:	d402      	bmi.n	80010c4 <_printf_i+0x188>
 80010be:	065f      	lsls	r7, r3, #25
 80010c0:	bf48      	it	mi
 80010c2:	b2ad      	uxthmi	r5, r5
 80010c4:	6031      	str	r1, [r6, #0]
 80010c6:	07d9      	lsls	r1, r3, #31
 80010c8:	bf44      	itt	mi
 80010ca:	f043 0320 	orrmi.w	r3, r3, #32
 80010ce:	6023      	strmi	r3, [r4, #0]
 80010d0:	b11d      	cbz	r5, 80010da <_printf_i+0x19e>
 80010d2:	2310      	movs	r3, #16
 80010d4:	e7ac      	b.n	8001030 <_printf_i+0xf4>
 80010d6:	4827      	ldr	r0, [pc, #156]	@ (8001174 <_printf_i+0x238>)
 80010d8:	e7e9      	b.n	80010ae <_printf_i+0x172>
 80010da:	6823      	ldr	r3, [r4, #0]
 80010dc:	f023 0320 	bic.w	r3, r3, #32
 80010e0:	6023      	str	r3, [r4, #0]
 80010e2:	e7f6      	b.n	80010d2 <_printf_i+0x196>
 80010e4:	4616      	mov	r6, r2
 80010e6:	e7bd      	b.n	8001064 <_printf_i+0x128>
 80010e8:	6833      	ldr	r3, [r6, #0]
 80010ea:	6825      	ldr	r5, [r4, #0]
 80010ec:	6961      	ldr	r1, [r4, #20]
 80010ee:	1d18      	adds	r0, r3, #4
 80010f0:	6030      	str	r0, [r6, #0]
 80010f2:	062e      	lsls	r6, r5, #24
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	d501      	bpl.n	80010fc <_printf_i+0x1c0>
 80010f8:	6019      	str	r1, [r3, #0]
 80010fa:	e002      	b.n	8001102 <_printf_i+0x1c6>
 80010fc:	0668      	lsls	r0, r5, #25
 80010fe:	d5fb      	bpl.n	80010f8 <_printf_i+0x1bc>
 8001100:	8019      	strh	r1, [r3, #0]
 8001102:	2300      	movs	r3, #0
 8001104:	6123      	str	r3, [r4, #16]
 8001106:	4616      	mov	r6, r2
 8001108:	e7bc      	b.n	8001084 <_printf_i+0x148>
 800110a:	6833      	ldr	r3, [r6, #0]
 800110c:	1d1a      	adds	r2, r3, #4
 800110e:	6032      	str	r2, [r6, #0]
 8001110:	681e      	ldr	r6, [r3, #0]
 8001112:	6862      	ldr	r2, [r4, #4]
 8001114:	2100      	movs	r1, #0
 8001116:	4630      	mov	r0, r6
 8001118:	f7ff f85a 	bl	80001d0 <memchr>
 800111c:	b108      	cbz	r0, 8001122 <_printf_i+0x1e6>
 800111e:	1b80      	subs	r0, r0, r6
 8001120:	6060      	str	r0, [r4, #4]
 8001122:	6863      	ldr	r3, [r4, #4]
 8001124:	6123      	str	r3, [r4, #16]
 8001126:	2300      	movs	r3, #0
 8001128:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800112c:	e7aa      	b.n	8001084 <_printf_i+0x148>
 800112e:	6923      	ldr	r3, [r4, #16]
 8001130:	4632      	mov	r2, r6
 8001132:	4649      	mov	r1, r9
 8001134:	4640      	mov	r0, r8
 8001136:	47d0      	blx	sl
 8001138:	3001      	adds	r0, #1
 800113a:	d0ad      	beq.n	8001098 <_printf_i+0x15c>
 800113c:	6823      	ldr	r3, [r4, #0]
 800113e:	079b      	lsls	r3, r3, #30
 8001140:	d413      	bmi.n	800116a <_printf_i+0x22e>
 8001142:	68e0      	ldr	r0, [r4, #12]
 8001144:	9b03      	ldr	r3, [sp, #12]
 8001146:	4298      	cmp	r0, r3
 8001148:	bfb8      	it	lt
 800114a:	4618      	movlt	r0, r3
 800114c:	e7a6      	b.n	800109c <_printf_i+0x160>
 800114e:	2301      	movs	r3, #1
 8001150:	4632      	mov	r2, r6
 8001152:	4649      	mov	r1, r9
 8001154:	4640      	mov	r0, r8
 8001156:	47d0      	blx	sl
 8001158:	3001      	adds	r0, #1
 800115a:	d09d      	beq.n	8001098 <_printf_i+0x15c>
 800115c:	3501      	adds	r5, #1
 800115e:	68e3      	ldr	r3, [r4, #12]
 8001160:	9903      	ldr	r1, [sp, #12]
 8001162:	1a5b      	subs	r3, r3, r1
 8001164:	42ab      	cmp	r3, r5
 8001166:	dcf2      	bgt.n	800114e <_printf_i+0x212>
 8001168:	e7eb      	b.n	8001142 <_printf_i+0x206>
 800116a:	2500      	movs	r5, #0
 800116c:	f104 0619 	add.w	r6, r4, #25
 8001170:	e7f5      	b.n	800115e <_printf_i+0x222>
 8001172:	bf00      	nop
 8001174:	0800129d 	.word	0x0800129d
 8001178:	080012ae 	.word	0x080012ae

0800117c <memmove>:
 800117c:	4288      	cmp	r0, r1
 800117e:	b510      	push	{r4, lr}
 8001180:	eb01 0402 	add.w	r4, r1, r2
 8001184:	d902      	bls.n	800118c <memmove+0x10>
 8001186:	4284      	cmp	r4, r0
 8001188:	4623      	mov	r3, r4
 800118a:	d807      	bhi.n	800119c <memmove+0x20>
 800118c:	1e43      	subs	r3, r0, #1
 800118e:	42a1      	cmp	r1, r4
 8001190:	d008      	beq.n	80011a4 <memmove+0x28>
 8001192:	f811 2b01 	ldrb.w	r2, [r1], #1
 8001196:	f803 2f01 	strb.w	r2, [r3, #1]!
 800119a:	e7f8      	b.n	800118e <memmove+0x12>
 800119c:	4402      	add	r2, r0
 800119e:	4601      	mov	r1, r0
 80011a0:	428a      	cmp	r2, r1
 80011a2:	d100      	bne.n	80011a6 <memmove+0x2a>
 80011a4:	bd10      	pop	{r4, pc}
 80011a6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80011aa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80011ae:	e7f7      	b.n	80011a0 <memmove+0x24>

080011b0 <_sbrk_r>:
 80011b0:	b538      	push	{r3, r4, r5, lr}
 80011b2:	4d06      	ldr	r5, [pc, #24]	@ (80011cc <_sbrk_r+0x1c>)
 80011b4:	2300      	movs	r3, #0
 80011b6:	4604      	mov	r4, r0
 80011b8:	4608      	mov	r0, r1
 80011ba:	602b      	str	r3, [r5, #0]
 80011bc:	f7ff fb1e 	bl	80007fc <_sbrk>
 80011c0:	1c43      	adds	r3, r0, #1
 80011c2:	d102      	bne.n	80011ca <_sbrk_r+0x1a>
 80011c4:	682b      	ldr	r3, [r5, #0]
 80011c6:	b103      	cbz	r3, 80011ca <_sbrk_r+0x1a>
 80011c8:	6023      	str	r3, [r4, #0]
 80011ca:	bd38      	pop	{r3, r4, r5, pc}
 80011cc:	200001b4 	.word	0x200001b4

080011d0 <memcpy>:
 80011d0:	440a      	add	r2, r1
 80011d2:	4291      	cmp	r1, r2
 80011d4:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80011d8:	d100      	bne.n	80011dc <memcpy+0xc>
 80011da:	4770      	bx	lr
 80011dc:	b510      	push	{r4, lr}
 80011de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80011e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80011e6:	4291      	cmp	r1, r2
 80011e8:	d1f9      	bne.n	80011de <memcpy+0xe>
 80011ea:	bd10      	pop	{r4, pc}

080011ec <_realloc_r>:
 80011ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80011f0:	4680      	mov	r8, r0
 80011f2:	4615      	mov	r5, r2
 80011f4:	460c      	mov	r4, r1
 80011f6:	b921      	cbnz	r1, 8001202 <_realloc_r+0x16>
 80011f8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80011fc:	4611      	mov	r1, r2
 80011fe:	f7ff bc4b 	b.w	8000a98 <_malloc_r>
 8001202:	b92a      	cbnz	r2, 8001210 <_realloc_r+0x24>
 8001204:	f7ff fbdc 	bl	80009c0 <_free_r>
 8001208:	2400      	movs	r4, #0
 800120a:	4620      	mov	r0, r4
 800120c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001210:	f000 f81a 	bl	8001248 <_malloc_usable_size_r>
 8001214:	4285      	cmp	r5, r0
 8001216:	4606      	mov	r6, r0
 8001218:	d802      	bhi.n	8001220 <_realloc_r+0x34>
 800121a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800121e:	d8f4      	bhi.n	800120a <_realloc_r+0x1e>
 8001220:	4629      	mov	r1, r5
 8001222:	4640      	mov	r0, r8
 8001224:	f7ff fc38 	bl	8000a98 <_malloc_r>
 8001228:	4607      	mov	r7, r0
 800122a:	2800      	cmp	r0, #0
 800122c:	d0ec      	beq.n	8001208 <_realloc_r+0x1c>
 800122e:	42b5      	cmp	r5, r6
 8001230:	462a      	mov	r2, r5
 8001232:	4621      	mov	r1, r4
 8001234:	bf28      	it	cs
 8001236:	4632      	movcs	r2, r6
 8001238:	f7ff ffca 	bl	80011d0 <memcpy>
 800123c:	4621      	mov	r1, r4
 800123e:	4640      	mov	r0, r8
 8001240:	f7ff fbbe 	bl	80009c0 <_free_r>
 8001244:	463c      	mov	r4, r7
 8001246:	e7e0      	b.n	800120a <_realloc_r+0x1e>

08001248 <_malloc_usable_size_r>:
 8001248:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800124c:	1f18      	subs	r0, r3, #4
 800124e:	2b00      	cmp	r3, #0
 8001250:	bfbc      	itt	lt
 8001252:	580b      	ldrlt	r3, [r1, r0]
 8001254:	18c0      	addlt	r0, r0, r3
 8001256:	4770      	bx	lr

08001258 <_init>:
 8001258:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800125a:	bf00      	nop
 800125c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800125e:	bc08      	pop	{r3}
 8001260:	469e      	mov	lr, r3
 8001262:	4770      	bx	lr

08001264 <_fini>:
 8001264:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001266:	bf00      	nop
 8001268:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800126a:	bc08      	pop	{r3}
 800126c:	469e      	mov	lr, r3
 800126e:	4770      	bx	lr
