{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541091726441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541091726472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 01 13:02:06 2018 " "Processing started: Thu Nov 01 13:02:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541091726472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541091726472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LabVhdl -c LabVhdl " "Command: quartus_map --read_settings_files=on --write_settings_files=off LabVhdl -c LabVhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541091726472 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 1 -1 1541091728208 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541091728208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexador4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexador4x1-Multiplexador4x1 " "Found design unit 1: Multiplexador4x1-Multiplexador4x1" {  } { { "Multiplexador4x1.vhd" "" { Text "C:/Lab_VHDL/Multiplexador4x1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541091739955 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador4x1 " "Found entity 1: Multiplexador4x1" {  } { { "Multiplexador4x1.vhd" "" { Text "C:/Lab_VHDL/Multiplexador4x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541091739955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541091739955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadormais4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadormais4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SomadorMais4-SomadorMais4 " "Found design unit 1: SomadorMais4-SomadorMais4" {  } { { "SomadorMais4.vhd" "" { Text "C:/Lab_VHDL/SomadorMais4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541091739971 ""} { "Info" "ISGN_ENTITY_NAME" "1 SomadorMais4 " "Found entity 1: SomadorMais4" {  } { { "SomadorMais4.vhd" "" { Text "C:/Lab_VHDL/SomadorMais4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541091739971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541091739971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Qand-behavior " "Found design unit 1: Qand-behavior" {  } { { "QAnd.vhd" "" { Text "C:/Lab_VHDL/QAnd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541091739986 ""} { "Info" "ISGN_ENTITY_NAME" "1 QAnd " "Found entity 1: QAnd" {  } { { "QAnd.vhd" "" { Text "C:/Lab_VHDL/QAnd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541091739986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541091739986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QOr-behavior " "Found design unit 1: QOr-behavior" {  } { { "QOr.vhd" "" { Text "C:/Lab_VHDL/QOr.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541091740002 ""} { "Info" "ISGN_ENTITY_NAME" "1 QOr " "Found entity 1: QOr" {  } { { "QOr.vhd" "" { Text "C:/Lab_VHDL/QOr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541091740002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541091740002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qxor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qxor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QXor-QXor " "Found design unit 1: QXor-QXor" {  } { { "QXor.vhd" "" { Text "C:/Lab_VHDL/QXor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541091740002 ""} { "Info" "ISGN_ENTITY_NAME" "1 QXor " "Found entity 1: QXor" {  } { { "QXor.vhd" "" { Text "C:/Lab_VHDL/QXor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541091740002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541091740002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qnot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qnot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QNot-behavior " "Found design unit 1: QNot-behavior" {  } { { "QNot.vhd" "" { Text "C:/Lab_VHDL/QNot.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541091740018 ""} { "Info" "ISGN_ENTITY_NAME" "1 QNot " "Found entity 1: QNot" {  } { { "QNot.vhd" "" { Text "C:/Lab_VHDL/QNot.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541091740018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541091740018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoriaROM16bits-behavior " "Found design unit 1: MemoriaROM16bits-behavior" {  } { { "MemoriaROM16bits.vhd" "" { Text "C:/Lab_VHDL/MemoriaROM16bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541091740033 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoriaROM16bits " "Found entity 1: MemoriaROM16bits" {  } { { "MemoriaROM16bits.vhd" "" { Text "C:/Lab_VHDL/MemoriaROM16bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541091740033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541091740033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoriaRAM16bits-BEHAVIOR " "Found design unit 1: MemoriaRAM16bits-BEHAVIOR" {  } { { "MemoriaRAM16bits.vhd" "" { Text "C:/Lab_VHDL/MemoriaRAM16bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541091740049 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoriaRAM16bits " "Found entity 1: MemoriaRAM16bits" {  } { { "MemoriaRAM16bits.vhd" "" { Text "C:/Lab_VHDL/MemoriaRAM16bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541091740049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541091740049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorde16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorde16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somadorde16bits-BEHAVIOR " "Found design unit 1: Somadorde16bits-BEHAVIOR" {  } { { "Somadorde16bits.vhd" "" { Text "C:/Lab_VHDL/Somadorde16bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541091740049 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somadorde16bits " "Found entity 1: Somadorde16bits" {  } { { "Somadorde16bits.vhd" "" { Text "C:/Lab_VHDL/Somadorde16bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541091740049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541091740049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qnand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qnand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QNand-behavior " "Found design unit 1: QNand-behavior" {  } { { "QNand.vhd" "" { Text "C:/Lab_VHDL/QNand.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541091740065 ""} { "Info" "ISGN_ENTITY_NAME" "1 QNand " "Found entity 1: QNand" {  } { { "QNand.vhd" "" { Text "C:/Lab_VHDL/QNand.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541091740065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541091740065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftesquerda.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftesquerda.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftEsquerda-BEHAVIOR " "Found design unit 1: ShiftEsquerda-BEHAVIOR" {  } { { "ShiftEsquerda.vhd" "" { Text "C:/Lab_VHDL/ShiftEsquerda.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541091740080 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftEsquerda " "Found entity 1: ShiftEsquerda" {  } { { "ShiftEsquerda.vhd" "" { Text "C:/Lab_VHDL/ShiftEsquerda.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541091740080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541091740080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA16bits-BEHAVIOR " "Found design unit 1: ULA16bits-BEHAVIOR" {  } { { "ULA16bits.vhd" "" { Text "C:/Lab_VHDL/ULA16bits.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541091740096 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA16bits " "Found entity 1: ULA16bits" {  } { { "ULA16bits.vhd" "" { Text "C:/Lab_VHDL/ULA16bits.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541091740096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541091740096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftdireita.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftdireita.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftDireita-BEHAVIOR " "Found design unit 1: ShiftDireita-BEHAVIOR" {  } { { "ShiftDireita.vhd" "" { Text "C:/Lab_VHDL/ShiftDireita.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541091740111 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftDireita " "Found entity 1: ShiftDireita" {  } { { "ShiftDireita.vhd" "" { Text "C:/Lab_VHDL/ShiftDireita.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541091740111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541091740111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtracaode16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtracaode16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subtracaode16bits-BEHAVIOR " "Found design unit 1: Subtracaode16bits-BEHAVIOR" {  } { { "Subtracaode16bits.vhd" "" { Text "C:/Lab_VHDL/Subtracaode16bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541091740127 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subtracaode16bits " "Found entity 1: Subtracaode16bits" {  } { { "Subtracaode16bits.vhd" "" { Text "C:/Lab_VHDL/Subtracaode16bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541091740127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541091740127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador12x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexador12x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexador12x1-Multiplexador12x1 " "Found design unit 1: Multiplexador12x1-Multiplexador12x1" {  } { { "Multiplexador12x1.vhd" "" { Text "C:/Lab_VHDL/Multiplexador12x1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541091740143 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador12x1 " "Found entity 1: Multiplexador12x1" {  } { { "Multiplexador12x1.vhd" "" { Text "C:/Lab_VHDL/Multiplexador12x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541091740143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541091740143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensordesinal8to16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extensordesinal8to16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ExtensordeSinal8To16bits-BEHAVIOR " "Found design unit 1: ExtensordeSinal8To16bits-BEHAVIOR" {  } { { "ExtensordeSinal8To16bits.vhd" "" { Text "C:/Lab_VHDL/ExtensordeSinal8To16bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541091740143 ""} { "Info" "ISGN_ENTITY_NAME" "1 ExtensordeSinal8To16bits " "Found entity 1: ExtensordeSinal8To16bits" {  } { { "ExtensordeSinal8To16bits.vhd" "" { Text "C:/Lab_VHDL/ExtensordeSinal8To16bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541091740143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541091740143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoderegistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoderegistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancodeRegistradores-BEHAVIOR " "Found design unit 1: BancodeRegistradores-BEHAVIOR" {  } { { "BancodeRegistradores.vhd" "" { Text "C:/Lab_VHDL/BancodeRegistradores.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541091740158 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancodeRegistradores " "Found entity 1: BancodeRegistradores" {  } { { "BancodeRegistradores.vhd" "" { Text "C:/Lab_VHDL/BancodeRegistradores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541091740158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541091740158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflopd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlopD-BEHAVIOR " "Found design unit 1: FlipFlopD-BEHAVIOR" {  } { { "FlipFlopD.vhd" "" { Text "C:/Lab_VHDL/FlipFlopD.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541091740174 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopD " "Found entity 1: FlipFlopD" {  } { { "FlipFlopD.vhd" "" { Text "C:/Lab_VHDL/FlipFlopD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541091740174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541091740174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopjk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflopjk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlopJK-BEHV " "Found design unit 1: FlipFlopJK-BEHV" {  } { { "FlipFlopJK.vhd" "" { Text "C:/Lab_VHDL/FlipFlopJK.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541091740190 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopJK " "Found entity 1: FlipFlopJK" {  } { { "FlipFlopJK.vhd" "" { Text "C:/Lab_VHDL/FlipFlopJK.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541091740190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541091740190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadedecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadedecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadedeControle-behavior " "Found design unit 1: UnidadedeControle-behavior" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Lab_VHDL/UnidadedeControle.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541091740205 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadedeControle " "Found entity 1: UnidadedeControle" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Lab_VHDL/UnidadedeControle.vhd" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541091740205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541091740205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina_estados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maquina_estados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Maquina_estados-RTL " "Found design unit 1: Maquina_estados-RTL" {  } { { "Maquina_estados.vhd" "" { Text "C:/Lab_VHDL/Maquina_estados.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541091740205 ""} { "Info" "ISGN_ENTITY_NAME" "1 Maquina_estados " "Found entity 1: Maquina_estados" {  } { { "Maquina_estados.vhd" "" { Text "C:/Lab_VHDL/Maquina_estados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541091740205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541091740205 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BancodeRegistradores " "Elaborating entity \"BancodeRegistradores\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541091740361 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1541091741471 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1541091742127 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541091742127 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTR2\[3\] " "No output dependent on input pin \"INSTR2\[3\]\"" {  } { { "BancodeRegistradores.vhd" "" { Text "C:/Lab_VHDL/BancodeRegistradores.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541091742189 "|BancodeRegistradores|INSTR2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTR3\[3\] " "No output dependent on input pin \"INSTR3\[3\]\"" {  } { { "BancodeRegistradores.vhd" "" { Text "C:/Lab_VHDL/BancodeRegistradores.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541091742189 "|BancodeRegistradores|INSTR3[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRD\[3\] " "No output dependent on input pin \"INSTRD\[3\]\"" {  } { { "BancodeRegistradores.vhd" "" { Text "C:/Lab_VHDL/BancodeRegistradores.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541091742189 "|BancodeRegistradores|INSTRD[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1541091742189 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "357 " "Implemented 357 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1541091742189 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1541091742189 ""} { "Info" "ICUT_CUT_TM_LCELLS" "280 " "Implemented 280 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1541091742189 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1541091742189 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4884 " "Peak virtual memory: 4884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541091742221 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 01 13:02:22 2018 " "Processing ended: Thu Nov 01 13:02:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541091742221 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541091742221 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541091742221 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541091742221 ""}
