{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734571811441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734571811454 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 02:30:11 2024 " "Processing started: Thu Dec 19 02:30:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734571811454 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734571811454 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BE_VHDL -c BE_VHDL " "Command: quartus_map --read_settings_files=on --write_settings_files=off BE_VHDL -c BE_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734571811454 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734571813867 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734571813867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_anemo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avalon_anemo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_anemo-arch_avalon_anemo " "Found design unit 1: avalon_anemo-arch_avalon_anemo" {  } { { "avalon_anemo.vhd" "" { Text "C:/BE_VHDL/avalon_anemo.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734571835953 ""} { "Info" "ISGN_ENTITY_NAME" "1 avalon_anemo " "Found entity 1: avalon_anemo" {  } { { "avalon_anemo.vhd" "" { Text "C:/BE_VHDL/avalon_anemo.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734571835953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734571835953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloc_gestion_anemometre.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bloc_gestion_anemometre.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bloc_gestion_anemometre " "Found entity 1: bloc_gestion_anemometre" {  } { { "bloc_gestion_anemometre.bdf" "" { Schematic "C:/BE_VHDL/bloc_gestion_anemometre.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734571835962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734571835962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_1hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_1hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_1hz-behavorial " "Found design unit 1: div_1hz-behavorial" {  } { { "div_1Hz.vhd" "" { Text "C:/BE_VHDL/div_1Hz.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734571835968 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_1hz " "Found entity 1: div_1hz" {  } { { "div_1Hz.vhd" "" { Text "C:/BE_VHDL/div_1Hz.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734571835968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734571835968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloc_compteur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloc_compteur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bloc_compteur-Behavioral " "Found design unit 1: bloc_compteur-Behavioral" {  } { { "bloc_compteur.vhd" "" { Text "C:/BE_VHDL/bloc_compteur.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734571835974 ""} { "Info" "ISGN_ENTITY_NAME" "1 bloc_compteur " "Found entity 1: bloc_compteur" {  } { { "bloc_compteur.vhd" "" { Text "C:/BE_VHDL/bloc_compteur.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734571835974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734571835974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloc_choix_mode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloc_choix_mode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bloc_choix_mode-bhv " "Found design unit 1: bloc_choix_mode-bhv" {  } { { "bloc_choix_mode.vhd" "" { Text "C:/BE_VHDL/bloc_choix_mode.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734571835980 ""} { "Info" "ISGN_ENTITY_NAME" "1 bloc_choix_mode " "Found entity 1: bloc_choix_mode" {  } { { "bloc_choix_mode.vhd" "" { Text "C:/BE_VHDL/bloc_choix_mode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734571835980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734571835980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_anemometre_prav.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test_anemometre_prav.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test_anemometre_prav " "Found entity 1: test_anemometre_prav" {  } { { "test_anemometre_prav.bdf" "" { Schematic "C:/BE_VHDL/test_anemometre_prav.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734571835985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734571835985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_anemometre.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level_anemometre.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_anemometre-top_level " "Found design unit 1: top_level_anemometre-top_level" {  } { { "top_level_anemometre.vhd" "" { Text "C:/BE_VHDL/top_level_anemometre.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734571835997 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level_anemometre " "Found entity 1: top_level_anemometre" {  } { { "top_level_anemometre.vhd" "" { Text "C:/BE_VHDL/top_level_anemometre.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734571835997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734571835997 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bloc_compteur " "Elaborating entity \"bloc_compteur\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734571836094 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count bloc_compteur.vhd(52) " "VHDL Process Statement warning at bloc_compteur.vhd(52): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bloc_compteur.vhd" "" { Text "C:/BE_VHDL/bloc_compteur.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1734571836111 "|bloc_compteur"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] GND " "Pin \"leds\[0\]\" is stuck at GND" {  } { { "bloc_compteur.vhd" "" { Text "C:/BE_VHDL/bloc_compteur.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734571836898 "|bloc_compteur|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "counter_out\[0\] GND " "Pin \"counter_out\[0\]\" is stuck at GND" {  } { { "bloc_compteur.vhd" "" { Text "C:/BE_VHDL/bloc_compteur.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734571836898 "|bloc_compteur|counter_out[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1734571836898 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1734571836988 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1734571837731 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734571837731 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1734571837998 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1734571837998 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1734571837998 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1734571837998 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734571838027 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 02:30:38 2024 " "Processing ended: Thu Dec 19 02:30:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734571838027 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734571838027 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734571838027 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734571838027 ""}
