Welcome to the C S 429 Architecture Emulator

Author: [1m[31mReference Implementation[0m
Run begun at Thu Nov 17 19:19:19 2022



Pipeline state at end of cycle 0:
F: EOR   [PC, insn_bits] = [0040010C,  CA000000], seq_succ_PC: 0x400110, pred_PC: 0x400110
 	 [bubble, stall] = [false, false]
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X31
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 1:
F: ADD   [PC, insn_bits] = [00400110,  91000400], seq_succ_PC: 0x400114, pred_PC: 0x400114
 	 [bubble, stall] = [false, false]
D: EOR   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: EOR_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 2:
F: EOR   [PC, insn_bits] = [00400114,  CA010021], seq_succ_PC: 0x400118, pred_PC: 0x400118
 	 [bubble, stall] = [false, false]
D: ADD   [val_a, val_b, imm] = [0x0, 0x0, 0x1], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 3:
F: ADD   [PC, insn_bits] = [00400118,  91008021], seq_succ_PC: 0x40011C, pred_PC: 0x40011C
 	 [bubble, stall] = [false, false]
D: EOR   [val_a, val_b, imm] = [0x0, 0x0, 0x1], alu_op: EOR_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x1, 0x0, 0x0, 0x1, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 4:
F: MOVZ  [PC, insn_bits] = [0040011C,  D2800004], seq_succ_PC: 0x400120, pred_PC: 0x400120
 	 [bubble, stall] = [false, false]
D: ADD   [val_a, val_b, imm] = [0x0, 0x1, 0x20], alu_op: PLUS_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x1, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x1, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 5:
F: MOVZ  [PC, insn_bits] = [00400120,  D2800023], seq_succ_PC: 0x400124, pred_PC: 0x400124
 	 [bubble, stall] = [false, false]
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x1, 0x0], alu_op: MOV_OP, cond: EQ, dst: X4
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x20, 0x0, 0x1, 0x20, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X0, 0x1, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 6:
F: SUBS  [PC, insn_bits] = [00400124,  EB030083], seq_succ_PC: 0x400128, pred_PC: 0x400128
 	 [bubble, stall] = [false, false]
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x1, 0x1], alu_op: MOV_OP, cond: EQ, dst: X3
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x1, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADD   [val_ex, val_b, val_mem] = [0x20, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 7:
F: SUBS  [PC, insn_bits] = [00400128,  EB040022], seq_succ_PC: 0x40012C, pred_PC: 0x40012C
 	 [bubble, stall] = [false, false]
D: SUBS  [val_a, val_b, imm] = [0x0, 0x1, 0x1], alu_op: MINUS_OP, cond: EQ, dst: X3
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x1, 0x0, 0x1, 0x1, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: MOVZ  [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X0, 0x20, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 8:
F: B.cond [PC, insn_bits] = [0040012C,  54000080], seq_succ_PC: 0x400130, pred_PC: 0x40013C
 	 [bubble, stall] = [false, false]
D: SUBS  [val_a, val_b, imm] = [0x20, 0x0, 0x1], alu_op: MINUS_OP, cond: EQ, dst: X2
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: SUBS  [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFFF, 0x0, 0x1, 0x1, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x1, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 9:
F: EOR   [PC, insn_bits] = [0040013C,  CA010021], seq_succ_PC: 0x400140, pred_PC: 0x400140
 	 [bubble, stall] = [false, false]
D: B.cond [val_a, val_b, imm] = [0x0, 0x1, 0x1], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x20, 0x0, 0x0, 0x1, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: SUBS  [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFFF, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X0, 0x1, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 10:
F: ADD   [PC, insn_bits] = [00400140,  91002821], seq_succ_PC: 0x400144, pred_PC: 0x400144
 	 [bubble, stall] = [true, false]
D: EOR   [val_a, val_b, imm] = [0x20, 0x20, 0x1], alu_op: EOR_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [true, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x1, 0x0, 0x1, 0x1, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x20, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0xFFFFFFFFFFFFFFFF, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 11:
F: UBFM  [PC, insn_bits] = [00400144,  D37FF800], seq_succ_PC: 0x400134, pred_PC: 0x400134
 	 [bubble, stall] = [false, false]
D: NOP   [val_a, val_b, imm] = [0x1, 0xFFFFFFFFFFFFFFFF, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X31
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x1, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x20, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 12:
F: ADDS  [PC, insn_bits] = [00400134,  AB030021], seq_succ_PC: 0x400138, pred_PC: 0x400138
 	 [bubble, stall] = [false, false]
D: UBFM  [val_a, val_b, imm] = [0x1, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0xFFFFFFFFFFFFFFFF, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x1, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 13:
F: B     [PC, insn_bits] = [00400138,  17FFFFFC], seq_succ_PC: 0x40013C, pred_PC: 0x400128
 	 [bubble, stall] = [false, false]
D: ADDS  [val_a, val_b, imm] = [0x20, 0xFFFFFFFFFFFFFFFF, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: UBFM  [val_ex, a, b, imm, hw] = [0xFFF, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 14:
F: SUBS  [PC, insn_bits] = [00400128,  EB040022], seq_succ_PC: 0x40012C, pred_PC: 0x40012C
 	 [bubble, stall] = [false, false]
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X28
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: ADDS  [val_ex, a, b, imm, hw] = [0x1F, 0x0, 0xFFFFFFFFFFFFFFFF, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: UBFM  [val_ex, val_b, val_mem] = [0xFFF, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 15:
F: B.cond [PC, insn_bits] = [0040012C,  54000080], seq_succ_PC: 0x400130, pred_PC: 0x40013C
 	 [bubble, stall] = [false, false]
D: SUBS  [val_a, val_b, imm] = [0x1F, 0x0, 0xFFE], alu_op: MINUS_OP, cond: EQ, dst: X2
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x1F, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: UBFM  [dst, val_ex, val_mem] = [X0, 0xFFF, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 16:
F: EOR   [PC, insn_bits] = [0040013C,  CA010021], seq_succ_PC: 0x400140, pred_PC: 0x400140
 	 [bubble, stall] = [false, false]
D: B.cond [val_a, val_b, imm] = [0x0, 0xFFF, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x1F, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x1F, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 17:
F: ADD   [PC, insn_bits] = [00400140,  91002821], seq_succ_PC: 0x400144, pred_PC: 0x400144
 	 [bubble, stall] = [true, false]
D: EOR   [val_a, val_b, imm] = [0x1F, 0x1F, 0xFFE], alu_op: EOR_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [true, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0xFFF, 0x0, 0xFFF, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x1F, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 18:
F: UBFM  [PC, insn_bits] = [00400144,  D37FF800], seq_succ_PC: 0x400134, pred_PC: 0x400134
 	 [bubble, stall] = [false, false]
D: NOP   [val_a, val_b, imm] = [0xFFF, 0xFFFFFFFFFFFFFFFF, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X31
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0xFFF, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x1F, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 19:
F: ADDS  [PC, insn_bits] = [00400134,  AB030021], seq_succ_PC: 0x400138, pred_PC: 0x400138
 	 [bubble, stall] = [false, false]
D: UBFM  [val_a, val_b, imm] = [0xFFF, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0xFFE, 0x0, 0xFFFFFFFFFFFFFFFF, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0xFFF, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 20:
F: B     [PC, insn_bits] = [00400138,  17FFFFFC], seq_succ_PC: 0x40013C, pred_PC: 0x400128
 	 [bubble, stall] = [false, false]
D: ADDS  [val_a, val_b, imm] = [0x1F, 0xFFFFFFFFFFFFFFFF, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: UBFM  [val_ex, a, b, imm, hw] = [0x1FFD, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: NOP   [val_ex, val_b, val_mem] = [0xFFE, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 21:
F: SUBS  [PC, insn_bits] = [00400128,  EB040022], seq_succ_PC: 0x40012C, pred_PC: 0x40012C
 	 [bubble, stall] = [false, false]
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X28
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: ADDS  [val_ex, a, b, imm, hw] = [0x1E, 0x0, 0xFFFFFFFFFFFFFFFF, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: UBFM  [val_ex, val_b, val_mem] = [0x1FFD, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0xFFE, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 22:
F: B.cond [PC, insn_bits] = [0040012C,  54000080], seq_succ_PC: 0x400130, pred_PC: 0x40013C
 	 [bubble, stall] = [false, false]
D: SUBS  [val_a, val_b, imm] = [0x1E, 0x0, 0xFFE], alu_op: MINUS_OP, cond: EQ, dst: X2
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x1E, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: UBFM  [dst, val_ex, val_mem] = [X0, 0x1FFD, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 23:
F: EOR   [PC, insn_bits] = [0040013C,  CA010021], seq_succ_PC: 0x400140, pred_PC: 0x400140
 	 [bubble, stall] = [false, false]
D: B.cond [val_a, val_b, imm] = [0x0, 0x1FFD, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x1E, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x1E, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 24:
F: ADD   [PC, insn_bits] = [00400140,  91002821], seq_succ_PC: 0x400144, pred_PC: 0x400144
 	 [bubble, stall] = [true, false]
D: EOR   [val_a, val_b, imm] = [0x1E, 0x1E, 0xFFE], alu_op: EOR_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [true, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x1FFD, 0x0, 0x1FFD, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x1E, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 25:
F: UBFM  [PC, insn_bits] = [00400144,  D37FF800], seq_succ_PC: 0x400134, pred_PC: 0x400134
 	 [bubble, stall] = [false, false]
D: NOP   [val_a, val_b, imm] = [0x1FFD, 0xFFFFFFFFFFFFFFFF, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X31
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x1FFD, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x1E, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 26:
F: ADDS  [PC, insn_bits] = [00400134,  AB030021], seq_succ_PC: 0x400138, pred_PC: 0x400138
 	 [bubble, stall] = [false, false]
D: UBFM  [val_a, val_b, imm] = [0x1FFD, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x1FFC, 0x0, 0xFFFFFFFFFFFFFFFF, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x1FFD, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 27:
F: B     [PC, insn_bits] = [00400138,  17FFFFFC], seq_succ_PC: 0x40013C, pred_PC: 0x400128
 	 [bubble, stall] = [false, false]
D: ADDS  [val_a, val_b, imm] = [0x1E, 0xFFFFFFFFFFFFFFFF, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: UBFM  [val_ex, a, b, imm, hw] = [0x2FFB, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: NOP   [val_ex, val_b, val_mem] = [0x1FFC, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 28:
F: SUBS  [PC, insn_bits] = [00400128,  EB040022], seq_succ_PC: 0x40012C, pred_PC: 0x40012C
 	 [bubble, stall] = [false, false]
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X28
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: ADDS  [val_ex, a, b, imm, hw] = [0x1D, 0x0, 0xFFFFFFFFFFFFFFFF, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: UBFM  [val_ex, val_b, val_mem] = [0x2FFB, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x1FFC, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 29:
F: B.cond [PC, insn_bits] = [0040012C,  54000080], seq_succ_PC: 0x400130, pred_PC: 0x40013C
 	 [bubble, stall] = [false, false]
D: SUBS  [val_a, val_b, imm] = [0x1D, 0x0, 0xFFE], alu_op: MINUS_OP, cond: EQ, dst: X2
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x1D, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: UBFM  [dst, val_ex, val_mem] = [X0, 0x2FFB, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 30:
F: EOR   [PC, insn_bits] = [0040013C,  CA010021], seq_succ_PC: 0x400140, pred_PC: 0x400140
 	 [bubble, stall] = [false, false]
D: B.cond [val_a, val_b, imm] = [0x0, 0x2FFB, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x1D, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x1D, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 31:
F: ADD   [PC, insn_bits] = [00400140,  91002821], seq_succ_PC: 0x400144, pred_PC: 0x400144
 	 [bubble, stall] = [true, false]
D: EOR   [val_a, val_b, imm] = [0x1D, 0x1D, 0xFFE], alu_op: EOR_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [true, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x2FFB, 0x0, 0x2FFB, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x1D, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 32:
F: UBFM  [PC, insn_bits] = [00400144,  D37FF800], seq_succ_PC: 0x400134, pred_PC: 0x400134
 	 [bubble, stall] = [false, false]
D: NOP   [val_a, val_b, imm] = [0x2FFB, 0xFFFFFFFFFFFFFFFF, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X31
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x2FFB, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x1D, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 33:
F: ADDS  [PC, insn_bits] = [00400134,  AB030021], seq_succ_PC: 0x400138, pred_PC: 0x400138
 	 [bubble, stall] = [false, false]
D: UBFM  [val_a, val_b, imm] = [0x2FFB, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x2FFA, 0x0, 0xFFFFFFFFFFFFFFFF, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x2FFB, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 34:
F: B     [PC, insn_bits] = [00400138,  17FFFFFC], seq_succ_PC: 0x40013C, pred_PC: 0x400128
 	 [bubble, stall] = [false, false]
D: ADDS  [val_a, val_b, imm] = [0x1D, 0xFFFFFFFFFFFFFFFF, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: UBFM  [val_ex, a, b, imm, hw] = [0x3FF9, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: NOP   [val_ex, val_b, val_mem] = [0x2FFA, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 35:
F: SUBS  [PC, insn_bits] = [00400128,  EB040022], seq_succ_PC: 0x40012C, pred_PC: 0x40012C
 	 [bubble, stall] = [false, false]
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X28
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: ADDS  [val_ex, a, b, imm, hw] = [0x1C, 0x0, 0xFFFFFFFFFFFFFFFF, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: UBFM  [val_ex, val_b, val_mem] = [0x3FF9, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x2FFA, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 36:
F: B.cond [PC, insn_bits] = [0040012C,  54000080], seq_succ_PC: 0x400130, pred_PC: 0x40013C
 	 [bubble, stall] = [false, false]
D: SUBS  [val_a, val_b, imm] = [0x1C, 0x0, 0xFFE], alu_op: MINUS_OP, cond: EQ, dst: X2
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x1C, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: UBFM  [dst, val_ex, val_mem] = [X0, 0x3FF9, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 37:
F: EOR   [PC, insn_bits] = [0040013C,  CA010021], seq_succ_PC: 0x400140, pred_PC: 0x400140
 	 [bubble, stall] = [false, false]
D: B.cond [val_a, val_b, imm] = [0x0, 0x3FF9, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x1C, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x1C, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 38:
F: ADD   [PC, insn_bits] = [00400140,  91002821], seq_succ_PC: 0x400144, pred_PC: 0x400144
 	 [bubble, stall] = [true, false]
D: EOR   [val_a, val_b, imm] = [0x1C, 0x1C, 0xFFE], alu_op: EOR_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [true, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x3FF9, 0x0, 0x3FF9, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x1C, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 39:
F: UBFM  [PC, insn_bits] = [00400144,  D37FF800], seq_succ_PC: 0x400134, pred_PC: 0x400134
 	 [bubble, stall] = [false, false]
D: NOP   [val_a, val_b, imm] = [0x3FF9, 0xFFFFFFFFFFFFFFFF, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X31
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x3FF9, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x1C, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 40:
F: ADDS  [PC, insn_bits] = [00400134,  AB030021], seq_succ_PC: 0x400138, pred_PC: 0x400138
 	 [bubble, stall] = [false, false]
D: UBFM  [val_a, val_b, imm] = [0x3FF9, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x3FF8, 0x0, 0xFFFFFFFFFFFFFFFF, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x3FF9, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 41:
F: B     [PC, insn_bits] = [00400138,  17FFFFFC], seq_succ_PC: 0x40013C, pred_PC: 0x400128
 	 [bubble, stall] = [false, false]
D: ADDS  [val_a, val_b, imm] = [0x1C, 0xFFFFFFFFFFFFFFFF, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: UBFM  [val_ex, a, b, imm, hw] = [0x4FF7, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: NOP   [val_ex, val_b, val_mem] = [0x3FF8, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 42:
F: SUBS  [PC, insn_bits] = [00400128,  EB040022], seq_succ_PC: 0x40012C, pred_PC: 0x40012C
 	 [bubble, stall] = [false, false]
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X28
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: ADDS  [val_ex, a, b, imm, hw] = [0x1B, 0x0, 0xFFFFFFFFFFFFFFFF, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: UBFM  [val_ex, val_b, val_mem] = [0x4FF7, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x3FF8, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 43:
F: B.cond [PC, insn_bits] = [0040012C,  54000080], seq_succ_PC: 0x400130, pred_PC: 0x40013C
 	 [bubble, stall] = [false, false]
D: SUBS  [val_a, val_b, imm] = [0x1B, 0x0, 0xFFE], alu_op: MINUS_OP, cond: EQ, dst: X2
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x1B, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: UBFM  [dst, val_ex, val_mem] = [X0, 0x4FF7, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 44:
F: EOR   [PC, insn_bits] = [0040013C,  CA010021], seq_succ_PC: 0x400140, pred_PC: 0x400140
 	 [bubble, stall] = [false, false]
D: B.cond [val_a, val_b, imm] = [0x0, 0x4FF7, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x1B, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x1B, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 45:
F: ADD   [PC, insn_bits] = [00400140,  91002821], seq_succ_PC: 0x400144, pred_PC: 0x400144
 	 [bubble, stall] = [true, false]
D: EOR   [val_a, val_b, imm] = [0x1B, 0x1B, 0xFFE], alu_op: EOR_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [true, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x4FF7, 0x0, 0x4FF7, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x1B, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 46:
F: UBFM  [PC, insn_bits] = [00400144,  D37FF800], seq_succ_PC: 0x400134, pred_PC: 0x400134
 	 [bubble, stall] = [false, false]
D: NOP   [val_a, val_b, imm] = [0x4FF7, 0xFFFFFFFFFFFFFFFF, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X31
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x4FF7, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x1B, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 47:
F: ADDS  [PC, insn_bits] = [00400134,  AB030021], seq_succ_PC: 0x400138, pred_PC: 0x400138
 	 [bubble, stall] = [false, false]
D: UBFM  [val_a, val_b, imm] = [0x4FF7, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x4FF6, 0x0, 0xFFFFFFFFFFFFFFFF, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x4FF7, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 48:
F: B     [PC, insn_bits] = [00400138,  17FFFFFC], seq_succ_PC: 0x40013C, pred_PC: 0x400128
 	 [bubble, stall] = [false, false]
D: ADDS  [val_a, val_b, imm] = [0x1B, 0xFFFFFFFFFFFFFFFF, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: UBFM  [val_ex, a, b, imm, hw] = [0x5FF5, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: NOP   [val_ex, val_b, val_mem] = [0x4FF6, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 49:
F: SUBS  [PC, insn_bits] = [00400128,  EB040022], seq_succ_PC: 0x40012C, pred_PC: 0x40012C
 	 [bubble, stall] = [false, false]
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X28
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: ADDS  [val_ex, a, b, imm, hw] = [0x1A, 0x0, 0xFFFFFFFFFFFFFFFF, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: UBFM  [val_ex, val_b, val_mem] = [0x5FF5, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x4FF6, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 50:
F: B.cond [PC, insn_bits] = [0040012C,  54000080], seq_succ_PC: 0x400130, pred_PC: 0x40013C
 	 [bubble, stall] = [false, false]
D: SUBS  [val_a, val_b, imm] = [0x1A, 0x0, 0xFFE], alu_op: MINUS_OP, cond: EQ, dst: X2
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x1A, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: UBFM  [dst, val_ex, val_mem] = [X0, 0x5FF5, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 51:
F: EOR   [PC, insn_bits] = [0040013C,  CA010021], seq_succ_PC: 0x400140, pred_PC: 0x400140
 	 [bubble, stall] = [false, false]
D: B.cond [val_a, val_b, imm] = [0x0, 0x5FF5, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x1A, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x1A, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 52:
F: ADD   [PC, insn_bits] = [00400140,  91002821], seq_succ_PC: 0x400144, pred_PC: 0x400144
 	 [bubble, stall] = [true, false]
D: EOR   [val_a, val_b, imm] = [0x1A, 0x1A, 0xFFE], alu_op: EOR_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [true, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x5FF5, 0x0, 0x5FF5, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x1A, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 53:
F: UBFM  [PC, insn_bits] = [00400144,  D37FF800], seq_succ_PC: 0x400134, pred_PC: 0x400134
 	 [bubble, stall] = [false, false]
D: NOP   [val_a, val_b, imm] = [0x5FF5, 0xFFFFFFFFFFFFFFFF, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X31
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x5FF5, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x1A, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 54:
F: ADDS  [PC, insn_bits] = [00400134,  AB030021], seq_succ_PC: 0x400138, pred_PC: 0x400138
 	 [bubble, stall] = [false, false]
D: UBFM  [val_a, val_b, imm] = [0x5FF5, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x5FF4, 0x0, 0xFFFFFFFFFFFFFFFF, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x5FF5, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 55:
F: B     [PC, insn_bits] = [00400138,  17FFFFFC], seq_succ_PC: 0x40013C, pred_PC: 0x400128
 	 [bubble, stall] = [false, false]
D: ADDS  [val_a, val_b, imm] = [0x1A, 0xFFFFFFFFFFFFFFFF, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: UBFM  [val_ex, a, b, imm, hw] = [0x6FF3, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: NOP   [val_ex, val_b, val_mem] = [0x5FF4, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 56:
F: SUBS  [PC, insn_bits] = [00400128,  EB040022], seq_succ_PC: 0x40012C, pred_PC: 0x40012C
 	 [bubble, stall] = [false, false]
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X28
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: ADDS  [val_ex, a, b, imm, hw] = [0x19, 0x0, 0xFFFFFFFFFFFFFFFF, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: UBFM  [val_ex, val_b, val_mem] = [0x6FF3, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x5FF4, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 57:
F: B.cond [PC, insn_bits] = [0040012C,  54000080], seq_succ_PC: 0x400130, pred_PC: 0x40013C
 	 [bubble, stall] = [false, false]
D: SUBS  [val_a, val_b, imm] = [0x19, 0x0, 0xFFE], alu_op: MINUS_OP, cond: EQ, dst: X2
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x19, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: UBFM  [dst, val_ex, val_mem] = [X0, 0x6FF3, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 58:
F: EOR   [PC, insn_bits] = [0040013C,  CA010021], seq_succ_PC: 0x400140, pred_PC: 0x400140
 	 [bubble, stall] = [false, false]
D: B.cond [val_a, val_b, imm] = [0x0, 0x6FF3, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x19, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x19, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 59:
F: ADD   [PC, insn_bits] = [00400140,  91002821], seq_succ_PC: 0x400144, pred_PC: 0x400144
 	 [bubble, stall] = [true, false]
D: EOR   [val_a, val_b, imm] = [0x19, 0x19, 0xFFE], alu_op: EOR_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [true, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x6FF3, 0x0, 0x6FF3, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x19, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 60:
F: UBFM  [PC, insn_bits] = [00400144,  D37FF800], seq_succ_PC: 0x400134, pred_PC: 0x400134
 	 [bubble, stall] = [false, false]
D: NOP   [val_a, val_b, imm] = [0x6FF3, 0xFFFFFFFFFFFFFFFF, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X31
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x6FF3, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x19, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 61:
F: ADDS  [PC, insn_bits] = [00400134,  AB030021], seq_succ_PC: 0x400138, pred_PC: 0x400138
 	 [bubble, stall] = [false, false]
D: UBFM  [val_a, val_b, imm] = [0x6FF3, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x6FF2, 0x0, 0xFFFFFFFFFFFFFFFF, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x6FF3, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 62:
F: B     [PC, insn_bits] = [00400138,  17FFFFFC], seq_succ_PC: 0x40013C, pred_PC: 0x400128
 	 [bubble, stall] = [false, false]
D: ADDS  [val_a, val_b, imm] = [0x19, 0xFFFFFFFFFFFFFFFF, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: UBFM  [val_ex, a, b, imm, hw] = [0x7FF1, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: NOP   [val_ex, val_b, val_mem] = [0x6FF2, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 63:
F: SUBS  [PC, insn_bits] = [00400128,  EB040022], seq_succ_PC: 0x40012C, pred_PC: 0x40012C
 	 [bubble, stall] = [false, false]
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X28
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: ADDS  [val_ex, a, b, imm, hw] = [0x18, 0x0, 0xFFFFFFFFFFFFFFFF, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: UBFM  [val_ex, val_b, val_mem] = [0x7FF1, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x6FF2, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 64:
F: B.cond [PC, insn_bits] = [0040012C,  54000080], seq_succ_PC: 0x400130, pred_PC: 0x40013C
 	 [bubble, stall] = [false, false]
D: SUBS  [val_a, val_b, imm] = [0x18, 0x0, 0xFFE], alu_op: MINUS_OP, cond: EQ, dst: X2
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x18, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: UBFM  [dst, val_ex, val_mem] = [X0, 0x7FF1, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 65:
F: EOR   [PC, insn_bits] = [0040013C,  CA010021], seq_succ_PC: 0x400140, pred_PC: 0x400140
 	 [bubble, stall] = [false, false]
D: B.cond [val_a, val_b, imm] = [0x0, 0x7FF1, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x18, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x18, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 66:
F: ADD   [PC, insn_bits] = [00400140,  91002821], seq_succ_PC: 0x400144, pred_PC: 0x400144
 	 [bubble, stall] = [true, false]
D: EOR   [val_a, val_b, imm] = [0x18, 0x18, 0xFFE], alu_op: EOR_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [true, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x7FF1, 0x0, 0x7FF1, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x18, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 67:
F: UBFM  [PC, insn_bits] = [00400144,  D37FF800], seq_succ_PC: 0x400134, pred_PC: 0x400134
 	 [bubble, stall] = [false, false]
D: NOP   [val_a, val_b, imm] = [0x7FF1, 0xFFFFFFFFFFFFFFFF, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X31
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x7FF1, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x18, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 68:
F: ADDS  [PC, insn_bits] = [00400134,  AB030021], seq_succ_PC: 0x400138, pred_PC: 0x400138
 	 [bubble, stall] = [false, false]
D: UBFM  [val_a, val_b, imm] = [0x7FF1, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x7FF0, 0x0, 0xFFFFFFFFFFFFFFFF, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x7FF1, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 69:
F: B     [PC, insn_bits] = [00400138,  17FFFFFC], seq_succ_PC: 0x40013C, pred_PC: 0x400128
 	 [bubble, stall] = [false, false]
D: ADDS  [val_a, val_b, imm] = [0x18, 0xFFFFFFFFFFFFFFFF, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: UBFM  [val_ex, a, b, imm, hw] = [0x8FEF, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: NOP   [val_ex, val_b, val_mem] = [0x7FF0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 70:
F: SUBS  [PC, insn_bits] = [00400128,  EB040022], seq_succ_PC: 0x40012C, pred_PC: 0x40012C
 	 [bubble, stall] = [false, false]
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X28
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: ADDS  [val_ex, a, b, imm, hw] = [0x17, 0x0, 0xFFFFFFFFFFFFFFFF, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: UBFM  [val_ex, val_b, val_mem] = [0x8FEF, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x7FF0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 71:
F: B.cond [PC, insn_bits] = [0040012C,  54000080], seq_succ_PC: 0x400130, pred_PC: 0x40013C
 	 [bubble, stall] = [false, false]
D: SUBS  [val_a, val_b, imm] = [0x17, 0x0, 0xFFE], alu_op: MINUS_OP, cond: EQ, dst: X2
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x17, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: UBFM  [dst, val_ex, val_mem] = [X0, 0x8FEF, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 72:
F: EOR   [PC, insn_bits] = [0040013C,  CA010021], seq_succ_PC: 0x400140, pred_PC: 0x400140
 	 [bubble, stall] = [false, false]
D: B.cond [val_a, val_b, imm] = [0x0, 0x8FEF, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x17, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x17, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 73:
F: ADD   [PC, insn_bits] = [00400140,  91002821], seq_succ_PC: 0x400144, pred_PC: 0x400144
 	 [bubble, stall] = [true, false]
D: EOR   [val_a, val_b, imm] = [0x17, 0x17, 0xFFE], alu_op: EOR_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [true, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x8FEF, 0x0, 0x8FEF, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x17, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 74:
F: UBFM  [PC, insn_bits] = [00400144,  D37FF800], seq_succ_PC: 0x400134, pred_PC: 0x400134
 	 [bubble, stall] = [false, false]
D: NOP   [val_a, val_b, imm] = [0x8FEF, 0xFFFFFFFFFFFFFFFF, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X31
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x8FEF, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x17, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 75:
F: ADDS  [PC, insn_bits] = [00400134,  AB030021], seq_succ_PC: 0x400138, pred_PC: 0x400138
 	 [bubble, stall] = [false, false]
D: UBFM  [val_a, val_b, imm] = [0x8FEF, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x8FEE, 0x0, 0xFFFFFFFFFFFFFFFF, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x8FEF, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 76:
F: B     [PC, insn_bits] = [00400138,  17FFFFFC], seq_succ_PC: 0x40013C, pred_PC: 0x400128
 	 [bubble, stall] = [false, false]
D: ADDS  [val_a, val_b, imm] = [0x17, 0xFFFFFFFFFFFFFFFF, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: UBFM  [val_ex, a, b, imm, hw] = [0x9FED, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: NOP   [val_ex, val_b, val_mem] = [0x8FEE, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 77:
F: SUBS  [PC, insn_bits] = [00400128,  EB040022], seq_succ_PC: 0x40012C, pred_PC: 0x40012C
 	 [bubble, stall] = [false, false]
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X28
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: ADDS  [val_ex, a, b, imm, hw] = [0x16, 0x0, 0xFFFFFFFFFFFFFFFF, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: UBFM  [val_ex, val_b, val_mem] = [0x9FED, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x8FEE, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 78:
F: B.cond [PC, insn_bits] = [0040012C,  54000080], seq_succ_PC: 0x400130, pred_PC: 0x40013C
 	 [bubble, stall] = [false, false]
D: SUBS  [val_a, val_b, imm] = [0x16, 0x0, 0xFFE], alu_op: MINUS_OP, cond: EQ, dst: X2
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x16, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: UBFM  [dst, val_ex, val_mem] = [X0, 0x9FED, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 79:
F: EOR   [PC, insn_bits] = [0040013C,  CA010021], seq_succ_PC: 0x400140, pred_PC: 0x400140
 	 [bubble, stall] = [false, false]
D: B.cond [val_a, val_b, imm] = [0x0, 0x9FED, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x16, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x16, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 80:
F: ADD   [PC, insn_bits] = [00400140,  91002821], seq_succ_PC: 0x400144, pred_PC: 0x400144
 	 [bubble, stall] = [true, false]
D: EOR   [val_a, val_b, imm] = [0x16, 0x16, 0xFFE], alu_op: EOR_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [true, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x9FED, 0x0, 0x9FED, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x16, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 81:
F: UBFM  [PC, insn_bits] = [00400144,  D37FF800], seq_succ_PC: 0x400134, pred_PC: 0x400134
 	 [bubble, stall] = [false, false]
D: NOP   [val_a, val_b, imm] = [0x9FED, 0xFFFFFFFFFFFFFFFF, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X31
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x9FED, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x16, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 82:
F: ADDS  [PC, insn_bits] = [00400134,  AB030021], seq_succ_PC: 0x400138, pred_PC: 0x400138
 	 [bubble, stall] = [false, false]
D: UBFM  [val_a, val_b, imm] = [0x9FED, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x9FEC, 0x0, 0xFFFFFFFFFFFFFFFF, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x9FED, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 83:
F: B     [PC, insn_bits] = [00400138,  17FFFFFC], seq_succ_PC: 0x40013C, pred_PC: 0x400128
 	 [bubble, stall] = [false, false]
D: ADDS  [val_a, val_b, imm] = [0x16, 0xFFFFFFFFFFFFFFFF, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: UBFM  [val_ex, a, b, imm, hw] = [0xAFEB, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: NOP   [val_ex, val_b, val_mem] = [0x9FEC, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 84:
F: SUBS  [PC, insn_bits] = [00400128,  EB040022], seq_succ_PC: 0x40012C, pred_PC: 0x40012C
 	 [bubble, stall] = [false, false]
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X28
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: ADDS  [val_ex, a, b, imm, hw] = [0x15, 0x0, 0xFFFFFFFFFFFFFFFF, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: UBFM  [val_ex, val_b, val_mem] = [0xAFEB, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x9FEC, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 85:
F: B.cond [PC, insn_bits] = [0040012C,  54000080], seq_succ_PC: 0x400130, pred_PC: 0x40013C
 	 [bubble, stall] = [false, false]
D: SUBS  [val_a, val_b, imm] = [0x15, 0x0, 0xFFE], alu_op: MINUS_OP, cond: EQ, dst: X2
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x15, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: UBFM  [dst, val_ex, val_mem] = [X0, 0xAFEB, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 86:
F: EOR   [PC, insn_bits] = [0040013C,  CA010021], seq_succ_PC: 0x400140, pred_PC: 0x400140
 	 [bubble, stall] = [false, false]
D: B.cond [val_a, val_b, imm] = [0x0, 0xAFEB, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x15, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x15, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 87:
F: ADD   [PC, insn_bits] = [00400140,  91002821], seq_succ_PC: 0x400144, pred_PC: 0x400144
 	 [bubble, stall] = [true, false]
D: EOR   [val_a, val_b, imm] = [0x15, 0x15, 0xFFE], alu_op: EOR_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [true, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0xAFEB, 0x0, 0xAFEB, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x15, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 88:
F: UBFM  [PC, insn_bits] = [00400144,  D37FF800], seq_succ_PC: 0x400134, pred_PC: 0x400134
 	 [bubble, stall] = [false, false]
D: NOP   [val_a, val_b, imm] = [0xAFEB, 0xFFFFFFFFFFFFFFFF, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X31
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0xAFEB, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x15, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 89:
F: ADDS  [PC, insn_bits] = [00400134,  AB030021], seq_succ_PC: 0x400138, pred_PC: 0x400138
 	 [bubble, stall] = [false, false]
D: UBFM  [val_a, val_b, imm] = [0xAFEB, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0xAFEA, 0x0, 0xFFFFFFFFFFFFFFFF, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0xAFEB, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 90:
F: B     [PC, insn_bits] = [00400138,  17FFFFFC], seq_succ_PC: 0x40013C, pred_PC: 0x400128
 	 [bubble, stall] = [false, false]
D: ADDS  [val_a, val_b, imm] = [0x15, 0xFFFFFFFFFFFFFFFF, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: UBFM  [val_ex, a, b, imm, hw] = [0xBFE9, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: NOP   [val_ex, val_b, val_mem] = [0xAFEA, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 91:
F: SUBS  [PC, insn_bits] = [00400128,  EB040022], seq_succ_PC: 0x40012C, pred_PC: 0x40012C
 	 [bubble, stall] = [false, false]
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X28
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: ADDS  [val_ex, a, b, imm, hw] = [0x14, 0x0, 0xFFFFFFFFFFFFFFFF, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: UBFM  [val_ex, val_b, val_mem] = [0xBFE9, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0xAFEA, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 92:
F: B.cond [PC, insn_bits] = [0040012C,  54000080], seq_succ_PC: 0x400130, pred_PC: 0x40013C
 	 [bubble, stall] = [false, false]
D: SUBS  [val_a, val_b, imm] = [0x14, 0x0, 0xFFE], alu_op: MINUS_OP, cond: EQ, dst: X2
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x14, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: UBFM  [dst, val_ex, val_mem] = [X0, 0xBFE9, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 93:
F: EOR   [PC, insn_bits] = [0040013C,  CA010021], seq_succ_PC: 0x400140, pred_PC: 0x400140
 	 [bubble, stall] = [false, false]
D: B.cond [val_a, val_b, imm] = [0x0, 0xBFE9, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x14, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x14, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 94:
F: ADD   [PC, insn_bits] = [00400140,  91002821], seq_succ_PC: 0x400144, pred_PC: 0x400144
 	 [bubble, stall] = [true, false]
D: EOR   [val_a, val_b, imm] = [0x14, 0x14, 0xFFE], alu_op: EOR_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [true, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0xBFE9, 0x0, 0xBFE9, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x14, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 95:
F: UBFM  [PC, insn_bits] = [00400144,  D37FF800], seq_succ_PC: 0x400134, pred_PC: 0x400134
 	 [bubble, stall] = [false, false]
D: NOP   [val_a, val_b, imm] = [0xBFE9, 0xFFFFFFFFFFFFFFFF, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X31
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0xBFE9, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x14, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 96:
F: ADDS  [PC, insn_bits] = [00400134,  AB030021], seq_succ_PC: 0x400138, pred_PC: 0x400138
 	 [bubble, stall] = [false, false]
D: UBFM  [val_a, val_b, imm] = [0xBFE9, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0xBFE8, 0x0, 0xFFFFFFFFFFFFFFFF, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0xBFE9, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 97:
F: B     [PC, insn_bits] = [00400138,  17FFFFFC], seq_succ_PC: 0x40013C, pred_PC: 0x400128
 	 [bubble, stall] = [false, false]
D: ADDS  [val_a, val_b, imm] = [0x14, 0xFFFFFFFFFFFFFFFF, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: UBFM  [val_ex, a, b, imm, hw] = [0xCFE7, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: NOP   [val_ex, val_b, val_mem] = [0xBFE8, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 98:
F: SUBS  [PC, insn_bits] = [00400128,  EB040022], seq_succ_PC: 0x40012C, pred_PC: 0x40012C
 	 [bubble, stall] = [false, false]
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X28
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: ADDS  [val_ex, a, b, imm, hw] = [0x13, 0x0, 0xFFFFFFFFFFFFFFFF, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: UBFM  [val_ex, val_b, val_mem] = [0xCFE7, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0xBFE8, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 99:
F: B.cond [PC, insn_bits] = [0040012C,  54000080], seq_succ_PC: 0x400130, pred_PC: 0x40013C
 	 [bubble, stall] = [false, false]
D: SUBS  [val_a, val_b, imm] = [0x13, 0x0, 0xFFE], alu_op: MINUS_OP, cond: EQ, dst: X2
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x13, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: UBFM  [dst, val_ex, val_mem] = [X0, 0xCFE7, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 100:
F: EOR   [PC, insn_bits] = [0040013C,  CA010021], seq_succ_PC: 0x400140, pred_PC: 0x400140
 	 [bubble, stall] = [false, false]
D: B.cond [val_a, val_b, imm] = [0x0, 0xCFE7, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x13, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x13, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 101:
F: ADD   [PC, insn_bits] = [00400140,  91002821], seq_succ_PC: 0x400144, pred_PC: 0x400144
 	 [bubble, stall] = [true, false]
D: EOR   [val_a, val_b, imm] = [0x13, 0x13, 0xFFE], alu_op: EOR_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [true, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0xCFE7, 0x0, 0xCFE7, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x13, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 102:
F: UBFM  [PC, insn_bits] = [00400144,  D37FF800], seq_succ_PC: 0x400134, pred_PC: 0x400134
 	 [bubble, stall] = [false, false]
D: NOP   [val_a, val_b, imm] = [0xCFE7, 0xFFFFFFFFFFFFFFFF, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X31
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0xCFE7, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x13, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 103:
F: ADDS  [PC, insn_bits] = [00400134,  AB030021], seq_succ_PC: 0x400138, pred_PC: 0x400138
 	 [bubble, stall] = [false, false]
D: UBFM  [val_a, val_b, imm] = [0xCFE7, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0xCFE6, 0x0, 0xFFFFFFFFFFFFFFFF, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0xCFE7, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 104:
F: B     [PC, insn_bits] = [00400138,  17FFFFFC], seq_succ_PC: 0x40013C, pred_PC: 0x400128
 	 [bubble, stall] = [false, false]
D: ADDS  [val_a, val_b, imm] = [0x13, 0xFFFFFFFFFFFFFFFF, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: UBFM  [val_ex, a, b, imm, hw] = [0xDFE5, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: NOP   [val_ex, val_b, val_mem] = [0xCFE6, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 105:
F: SUBS  [PC, insn_bits] = [00400128,  EB040022], seq_succ_PC: 0x40012C, pred_PC: 0x40012C
 	 [bubble, stall] = [false, false]
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X28
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: ADDS  [val_ex, a, b, imm, hw] = [0x12, 0x0, 0xFFFFFFFFFFFFFFFF, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: UBFM  [val_ex, val_b, val_mem] = [0xDFE5, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0xCFE6, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 106:
F: B.cond [PC, insn_bits] = [0040012C,  54000080], seq_succ_PC: 0x400130, pred_PC: 0x40013C
 	 [bubble, stall] = [false, false]
D: SUBS  [val_a, val_b, imm] = [0x12, 0x0, 0xFFE], alu_op: MINUS_OP, cond: EQ, dst: X2
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x12, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: UBFM  [dst, val_ex, val_mem] = [X0, 0xDFE5, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 107:
F: EOR   [PC, insn_bits] = [0040013C,  CA010021], seq_succ_PC: 0x400140, pred_PC: 0x400140
 	 [bubble, stall] = [false, false]
D: B.cond [val_a, val_b, imm] = [0x0, 0xDFE5, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x12, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x12, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 108:
F: ADD   [PC, insn_bits] = [00400140,  91002821], seq_succ_PC: 0x400144, pred_PC: 0x400144
 	 [bubble, stall] = [true, false]
D: EOR   [val_a, val_b, imm] = [0x12, 0x12, 0xFFE], alu_op: EOR_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [true, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0xDFE5, 0x0, 0xDFE5, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x12, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 109:
F: UBFM  [PC, insn_bits] = [00400144,  D37FF800], seq_succ_PC: 0x400134, pred_PC: 0x400134
 	 [bubble, stall] = [false, false]
D: NOP   [val_a, val_b, imm] = [0xDFE5, 0xFFFFFFFFFFFFFFFF, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X31
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0xDFE5, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x12, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 110:
F: ADDS  [PC, insn_bits] = [00400134,  AB030021], seq_succ_PC: 0x400138, pred_PC: 0x400138
 	 [bubble, stall] = [false, false]
D: UBFM  [val_a, val_b, imm] = [0xDFE5, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0xDFE4, 0x0, 0xFFFFFFFFFFFFFFFF, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0xDFE5, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 111:
F: B     [PC, insn_bits] = [00400138,  17FFFFFC], seq_succ_PC: 0x40013C, pred_PC: 0x400128
 	 [bubble, stall] = [false, false]
D: ADDS  [val_a, val_b, imm] = [0x12, 0xFFFFFFFFFFFFFFFF, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: UBFM  [val_ex, a, b, imm, hw] = [0xEFE3, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: NOP   [val_ex, val_b, val_mem] = [0xDFE4, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 112:
F: SUBS  [PC, insn_bits] = [00400128,  EB040022], seq_succ_PC: 0x40012C, pred_PC: 0x40012C
 	 [bubble, stall] = [false, false]
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X28
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: ADDS  [val_ex, a, b, imm, hw] = [0x11, 0x0, 0xFFFFFFFFFFFFFFFF, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: UBFM  [val_ex, val_b, val_mem] = [0xEFE3, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0xDFE4, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 113:
F: B.cond [PC, insn_bits] = [0040012C,  54000080], seq_succ_PC: 0x400130, pred_PC: 0x40013C
 	 [bubble, stall] = [false, false]
D: SUBS  [val_a, val_b, imm] = [0x11, 0x0, 0xFFE], alu_op: MINUS_OP, cond: EQ, dst: X2
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x11, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: UBFM  [dst, val_ex, val_mem] = [X0, 0xEFE3, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 114:
F: EOR   [PC, insn_bits] = [0040013C,  CA010021], seq_succ_PC: 0x400140, pred_PC: 0x400140
 	 [bubble, stall] = [false, false]
D: B.cond [val_a, val_b, imm] = [0x0, 0xEFE3, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x11, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x11, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 115:
F: ADD   [PC, insn_bits] = [00400140,  91002821], seq_succ_PC: 0x400144, pred_PC: 0x400144
 	 [bubble, stall] = [true, false]
D: EOR   [val_a, val_b, imm] = [0x11, 0x11, 0xFFE], alu_op: EOR_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [true, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0xEFE3, 0x0, 0xEFE3, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x11, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 116:
F: UBFM  [PC, insn_bits] = [00400144,  D37FF800], seq_succ_PC: 0x400134, pred_PC: 0x400134
 	 [bubble, stall] = [false, false]
D: NOP   [val_a, val_b, imm] = [0xEFE3, 0xFFFFFFFFFFFFFFFF, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X31
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0xEFE3, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x11, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 117:
F: ADDS  [PC, insn_bits] = [00400134,  AB030021], seq_succ_PC: 0x400138, pred_PC: 0x400138
 	 [bubble, stall] = [false, false]
D: UBFM  [val_a, val_b, imm] = [0xEFE3, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0xEFE2, 0x0, 0xFFFFFFFFFFFFFFFF, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0xEFE3, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 118:
F: B     [PC, insn_bits] = [00400138,  17FFFFFC], seq_succ_PC: 0x40013C, pred_PC: 0x400128
 	 [bubble, stall] = [false, false]
D: ADDS  [val_a, val_b, imm] = [0x11, 0xFFFFFFFFFFFFFFFF, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: UBFM  [val_ex, a, b, imm, hw] = [0xFFE1, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: NOP   [val_ex, val_b, val_mem] = [0xEFE2, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 119:
F: SUBS  [PC, insn_bits] = [00400128,  EB040022], seq_succ_PC: 0x40012C, pred_PC: 0x40012C
 	 [bubble, stall] = [false, false]
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X28
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: ADDS  [val_ex, a, b, imm, hw] = [0x10, 0x0, 0xFFFFFFFFFFFFFFFF, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: UBFM  [val_ex, val_b, val_mem] = [0xFFE1, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0xEFE2, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 120:
F: B.cond [PC, insn_bits] = [0040012C,  54000080], seq_succ_PC: 0x400130, pred_PC: 0x40013C
 	 [bubble, stall] = [false, false]
D: SUBS  [val_a, val_b, imm] = [0x10, 0x0, 0xFFE], alu_op: MINUS_OP, cond: EQ, dst: X2
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x10, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: UBFM  [dst, val_ex, val_mem] = [X0, 0xFFE1, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 121:
F: EOR   [PC, insn_bits] = [0040013C,  CA010021], seq_succ_PC: 0x400140, pred_PC: 0x400140
 	 [bubble, stall] = [false, false]
D: B.cond [val_a, val_b, imm] = [0x0, 0xFFE1, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x10, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x10, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 122:
F: ADD   [PC, insn_bits] = [00400140,  91002821], seq_succ_PC: 0x400144, pred_PC: 0x400144
 	 [bubble, stall] = [true, false]
D: EOR   [val_a, val_b, imm] = [0x10, 0x10, 0xFFE], alu_op: EOR_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [true, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0xFFE1, 0x0, 0xFFE1, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x10, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 123:
F: UBFM  [PC, insn_bits] = [00400144,  D37FF800], seq_succ_PC: 0x400134, pred_PC: 0x400134
 	 [bubble, stall] = [false, false]
D: NOP   [val_a, val_b, imm] = [0xFFE1, 0xFFFFFFFFFFFFFFFF, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X31
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0xFFE1, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x10, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 124:
F: ADDS  [PC, insn_bits] = [00400134,  AB030021], seq_succ_PC: 0x400138, pred_PC: 0x400138
 	 [bubble, stall] = [false, false]
D: UBFM  [val_a, val_b, imm] = [0xFFE1, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0xFFE0, 0x0, 0xFFFFFFFFFFFFFFFF, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0xFFE1, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 125:
F: B     [PC, insn_bits] = [00400138,  17FFFFFC], seq_succ_PC: 0x40013C, pred_PC: 0x400128
 	 [bubble, stall] = [false, false]
D: ADDS  [val_a, val_b, imm] = [0x10, 0xFFFFFFFFFFFFFFFF, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: UBFM  [val_ex, a, b, imm, hw] = [0x10FDF, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: NOP   [val_ex, val_b, val_mem] = [0xFFE0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 126:
F: SUBS  [PC, insn_bits] = [00400128,  EB040022], seq_succ_PC: 0x40012C, pred_PC: 0x40012C
 	 [bubble, stall] = [false, false]
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X28
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: ADDS  [val_ex, a, b, imm, hw] = [0xF, 0x0, 0xFFFFFFFFFFFFFFFF, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: UBFM  [val_ex, val_b, val_mem] = [0x10FDF, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0xFFE0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 127:
F: B.cond [PC, insn_bits] = [0040012C,  54000080], seq_succ_PC: 0x400130, pred_PC: 0x40013C
 	 [bubble, stall] = [false, false]
D: SUBS  [val_a, val_b, imm] = [0xF, 0x0, 0xFFE], alu_op: MINUS_OP, cond: EQ, dst: X2
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0xF, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: UBFM  [dst, val_ex, val_mem] = [X0, 0x10FDF, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 128:
F: EOR   [PC, insn_bits] = [0040013C,  CA010021], seq_succ_PC: 0x400140, pred_PC: 0x400140
 	 [bubble, stall] = [false, false]
D: B.cond [val_a, val_b, imm] = [0x0, 0x10FDF, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xF, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0xF, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 129:
F: ADD   [PC, insn_bits] = [00400140,  91002821], seq_succ_PC: 0x400144, pred_PC: 0x400144
 	 [bubble, stall] = [true, false]
D: EOR   [val_a, val_b, imm] = [0xF, 0xF, 0xFFE], alu_op: EOR_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [true, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x10FDF, 0x0, 0x10FDF, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xF, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 130:
F: UBFM  [PC, insn_bits] = [00400144,  D37FF800], seq_succ_PC: 0x400134, pred_PC: 0x400134
 	 [bubble, stall] = [false, false]
D: NOP   [val_a, val_b, imm] = [0x10FDF, 0xFFFFFFFFFFFFFFFF, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X31
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x10FDF, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0xF, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 131:
F: ADDS  [PC, insn_bits] = [00400134,  AB030021], seq_succ_PC: 0x400138, pred_PC: 0x400138
 	 [bubble, stall] = [false, false]
D: UBFM  [val_a, val_b, imm] = [0x10FDF, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x10FDE, 0x0, 0xFFFFFFFFFFFFFFFF, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x10FDF, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 132:
F: B     [PC, insn_bits] = [00400138,  17FFFFFC], seq_succ_PC: 0x40013C, pred_PC: 0x400128
 	 [bubble, stall] = [false, false]
D: ADDS  [val_a, val_b, imm] = [0xF, 0xFFFFFFFFFFFFFFFF, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: UBFM  [val_ex, a, b, imm, hw] = [0x11FDD, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: NOP   [val_ex, val_b, val_mem] = [0x10FDE, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 133:
F: SUBS  [PC, insn_bits] = [00400128,  EB040022], seq_succ_PC: 0x40012C, pred_PC: 0x40012C
 	 [bubble, stall] = [false, false]
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X28
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: ADDS  [val_ex, a, b, imm, hw] = [0xE, 0x0, 0xFFFFFFFFFFFFFFFF, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: UBFM  [val_ex, val_b, val_mem] = [0x11FDD, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x10FDE, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 134:
F: B.cond [PC, insn_bits] = [0040012C,  54000080], seq_succ_PC: 0x400130, pred_PC: 0x40013C
 	 [bubble, stall] = [false, false]
D: SUBS  [val_a, val_b, imm] = [0xE, 0x0, 0xFFE], alu_op: MINUS_OP, cond: EQ, dst: X2
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0xE, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: UBFM  [dst, val_ex, val_mem] = [X0, 0x11FDD, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 135:
F: EOR   [PC, insn_bits] = [0040013C,  CA010021], seq_succ_PC: 0x400140, pred_PC: 0x400140
 	 [bubble, stall] = [false, false]
D: B.cond [val_a, val_b, imm] = [0x0, 0x11FDD, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xE, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0xE, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 136:
F: ADD   [PC, insn_bits] = [00400140,  91002821], seq_succ_PC: 0x400144, pred_PC: 0x400144
 	 [bubble, stall] = [true, false]
D: EOR   [val_a, val_b, imm] = [0xE, 0xE, 0xFFE], alu_op: EOR_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [true, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x11FDD, 0x0, 0x11FDD, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xE, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 137:
F: UBFM  [PC, insn_bits] = [00400144,  D37FF800], seq_succ_PC: 0x400134, pred_PC: 0x400134
 	 [bubble, stall] = [false, false]
D: NOP   [val_a, val_b, imm] = [0x11FDD, 0xFFFFFFFFFFFFFFFF, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X31
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x11FDD, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0xE, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 138:
F: ADDS  [PC, insn_bits] = [00400134,  AB030021], seq_succ_PC: 0x400138, pred_PC: 0x400138
 	 [bubble, stall] = [false, false]
D: UBFM  [val_a, val_b, imm] = [0x11FDD, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x11FDC, 0x0, 0xFFFFFFFFFFFFFFFF, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x11FDD, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 139:
F: B     [PC, insn_bits] = [00400138,  17FFFFFC], seq_succ_PC: 0x40013C, pred_PC: 0x400128
 	 [bubble, stall] = [false, false]
D: ADDS  [val_a, val_b, imm] = [0xE, 0xFFFFFFFFFFFFFFFF, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: UBFM  [val_ex, a, b, imm, hw] = [0x12FDB, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: NOP   [val_ex, val_b, val_mem] = [0x11FDC, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 140:
F: SUBS  [PC, insn_bits] = [00400128,  EB040022], seq_succ_PC: 0x40012C, pred_PC: 0x40012C
 	 [bubble, stall] = [false, false]
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X28
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: ADDS  [val_ex, a, b, imm, hw] = [0xD, 0x0, 0xFFFFFFFFFFFFFFFF, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: UBFM  [val_ex, val_b, val_mem] = [0x12FDB, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x11FDC, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 141:
F: B.cond [PC, insn_bits] = [0040012C,  54000080], seq_succ_PC: 0x400130, pred_PC: 0x40013C
 	 [bubble, stall] = [false, false]
D: SUBS  [val_a, val_b, imm] = [0xD, 0x0, 0xFFE], alu_op: MINUS_OP, cond: EQ, dst: X2
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0xD, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: UBFM  [dst, val_ex, val_mem] = [X0, 0x12FDB, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 142:
F: EOR   [PC, insn_bits] = [0040013C,  CA010021], seq_succ_PC: 0x400140, pred_PC: 0x400140
 	 [bubble, stall] = [false, false]
D: B.cond [val_a, val_b, imm] = [0x0, 0x12FDB, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xD, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0xD, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 143:
F: ADD   [PC, insn_bits] = [00400140,  91002821], seq_succ_PC: 0x400144, pred_PC: 0x400144
 	 [bubble, stall] = [true, false]
D: EOR   [val_a, val_b, imm] = [0xD, 0xD, 0xFFE], alu_op: EOR_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [true, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x12FDB, 0x0, 0x12FDB, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xD, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 144:
F: UBFM  [PC, insn_bits] = [00400144,  D37FF800], seq_succ_PC: 0x400134, pred_PC: 0x400134
 	 [bubble, stall] = [false, false]
D: NOP   [val_a, val_b, imm] = [0x12FDB, 0xFFFFFFFFFFFFFFFF, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X31
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x12FDB, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0xD, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 145:
F: ADDS  [PC, insn_bits] = [00400134,  AB030021], seq_succ_PC: 0x400138, pred_PC: 0x400138
 	 [bubble, stall] = [false, false]
D: UBFM  [val_a, val_b, imm] = [0x12FDB, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x12FDA, 0x0, 0xFFFFFFFFFFFFFFFF, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x12FDB, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 146:
F: B     [PC, insn_bits] = [00400138,  17FFFFFC], seq_succ_PC: 0x40013C, pred_PC: 0x400128
 	 [bubble, stall] = [false, false]
D: ADDS  [val_a, val_b, imm] = [0xD, 0xFFFFFFFFFFFFFFFF, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: UBFM  [val_ex, a, b, imm, hw] = [0x13FD9, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: NOP   [val_ex, val_b, val_mem] = [0x12FDA, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 147:
F: SUBS  [PC, insn_bits] = [00400128,  EB040022], seq_succ_PC: 0x40012C, pred_PC: 0x40012C
 	 [bubble, stall] = [false, false]
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X28
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: ADDS  [val_ex, a, b, imm, hw] = [0xC, 0x0, 0xFFFFFFFFFFFFFFFF, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: UBFM  [val_ex, val_b, val_mem] = [0x13FD9, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x12FDA, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 148:
F: B.cond [PC, insn_bits] = [0040012C,  54000080], seq_succ_PC: 0x400130, pred_PC: 0x40013C
 	 [bubble, stall] = [false, false]
D: SUBS  [val_a, val_b, imm] = [0xC, 0x0, 0xFFE], alu_op: MINUS_OP, cond: EQ, dst: X2
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0xC, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: UBFM  [dst, val_ex, val_mem] = [X0, 0x13FD9, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 149:
F: EOR   [PC, insn_bits] = [0040013C,  CA010021], seq_succ_PC: 0x400140, pred_PC: 0x400140
 	 [bubble, stall] = [false, false]
D: B.cond [val_a, val_b, imm] = [0x0, 0x13FD9, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xC, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0xC, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 150:
F: ADD   [PC, insn_bits] = [00400140,  91002821], seq_succ_PC: 0x400144, pred_PC: 0x400144
 	 [bubble, stall] = [true, false]
D: EOR   [val_a, val_b, imm] = [0xC, 0xC, 0xFFE], alu_op: EOR_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [true, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x13FD9, 0x0, 0x13FD9, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xC, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 151:
F: UBFM  [PC, insn_bits] = [00400144,  D37FF800], seq_succ_PC: 0x400134, pred_PC: 0x400134
 	 [bubble, stall] = [false, false]
D: NOP   [val_a, val_b, imm] = [0x13FD9, 0xFFFFFFFFFFFFFFFF, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X31
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x13FD9, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0xC, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 152:
F: ADDS  [PC, insn_bits] = [00400134,  AB030021], seq_succ_PC: 0x400138, pred_PC: 0x400138
 	 [bubble, stall] = [false, false]
D: UBFM  [val_a, val_b, imm] = [0x13FD9, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x13FD8, 0x0, 0xFFFFFFFFFFFFFFFF, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x13FD9, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 153:
F: B     [PC, insn_bits] = [00400138,  17FFFFFC], seq_succ_PC: 0x40013C, pred_PC: 0x400128
 	 [bubble, stall] = [false, false]
D: ADDS  [val_a, val_b, imm] = [0xC, 0xFFFFFFFFFFFFFFFF, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: UBFM  [val_ex, a, b, imm, hw] = [0x14FD7, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: NOP   [val_ex, val_b, val_mem] = [0x13FD8, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 154:
F: SUBS  [PC, insn_bits] = [00400128,  EB040022], seq_succ_PC: 0x40012C, pred_PC: 0x40012C
 	 [bubble, stall] = [false, false]
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X28
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: ADDS  [val_ex, a, b, imm, hw] = [0xB, 0x0, 0xFFFFFFFFFFFFFFFF, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: UBFM  [val_ex, val_b, val_mem] = [0x14FD7, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x13FD8, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 155:
F: B.cond [PC, insn_bits] = [0040012C,  54000080], seq_succ_PC: 0x400130, pred_PC: 0x40013C
 	 [bubble, stall] = [false, false]
D: SUBS  [val_a, val_b, imm] = [0xB, 0x0, 0xFFE], alu_op: MINUS_OP, cond: EQ, dst: X2
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0xB, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: UBFM  [dst, val_ex, val_mem] = [X0, 0x14FD7, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 156:
F: EOR   [PC, insn_bits] = [0040013C,  CA010021], seq_succ_PC: 0x400140, pred_PC: 0x400140
 	 [bubble, stall] = [false, false]
D: B.cond [val_a, val_b, imm] = [0x0, 0x14FD7, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xB, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0xB, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 157:
F: ADD   [PC, insn_bits] = [00400140,  91002821], seq_succ_PC: 0x400144, pred_PC: 0x400144
 	 [bubble, stall] = [true, false]
D: EOR   [val_a, val_b, imm] = [0xB, 0xB, 0xFFE], alu_op: EOR_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [true, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x14FD7, 0x0, 0x14FD7, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xB, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 158:
F: UBFM  [PC, insn_bits] = [00400144,  D37FF800], seq_succ_PC: 0x400134, pred_PC: 0x400134
 	 [bubble, stall] = [false, false]
D: NOP   [val_a, val_b, imm] = [0x14FD7, 0xFFFFFFFFFFFFFFFF, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X31
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x14FD7, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0xB, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 159:
F: ADDS  [PC, insn_bits] = [00400134,  AB030021], seq_succ_PC: 0x400138, pred_PC: 0x400138
 	 [bubble, stall] = [false, false]
D: UBFM  [val_a, val_b, imm] = [0x14FD7, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x14FD6, 0x0, 0xFFFFFFFFFFFFFFFF, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x14FD7, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 160:
F: B     [PC, insn_bits] = [00400138,  17FFFFFC], seq_succ_PC: 0x40013C, pred_PC: 0x400128
 	 [bubble, stall] = [false, false]
D: ADDS  [val_a, val_b, imm] = [0xB, 0xFFFFFFFFFFFFFFFF, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: UBFM  [val_ex, a, b, imm, hw] = [0x15FD5, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: NOP   [val_ex, val_b, val_mem] = [0x14FD6, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 161:
F: SUBS  [PC, insn_bits] = [00400128,  EB040022], seq_succ_PC: 0x40012C, pred_PC: 0x40012C
 	 [bubble, stall] = [false, false]
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X28
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: ADDS  [val_ex, a, b, imm, hw] = [0xA, 0x0, 0xFFFFFFFFFFFFFFFF, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: UBFM  [val_ex, val_b, val_mem] = [0x15FD5, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x14FD6, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 162:
F: B.cond [PC, insn_bits] = [0040012C,  54000080], seq_succ_PC: 0x400130, pred_PC: 0x40013C
 	 [bubble, stall] = [false, false]
D: SUBS  [val_a, val_b, imm] = [0xA, 0x0, 0xFFE], alu_op: MINUS_OP, cond: EQ, dst: X2
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0xA, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: UBFM  [dst, val_ex, val_mem] = [X0, 0x15FD5, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 163:
F: EOR   [PC, insn_bits] = [0040013C,  CA010021], seq_succ_PC: 0x400140, pred_PC: 0x400140
 	 [bubble, stall] = [false, false]
D: B.cond [val_a, val_b, imm] = [0x0, 0x15FD5, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xA, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0xA, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 164:
F: ADD   [PC, insn_bits] = [00400140,  91002821], seq_succ_PC: 0x400144, pred_PC: 0x400144
 	 [bubble, stall] = [true, false]
D: EOR   [val_a, val_b, imm] = [0xA, 0xA, 0xFFE], alu_op: EOR_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [true, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x15FD5, 0x0, 0x15FD5, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xA, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 165:
F: UBFM  [PC, insn_bits] = [00400144,  D37FF800], seq_succ_PC: 0x400134, pred_PC: 0x400134
 	 [bubble, stall] = [false, false]
D: NOP   [val_a, val_b, imm] = [0x15FD5, 0xFFFFFFFFFFFFFFFF, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X31
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x15FD5, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0xA, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 166:
F: ADDS  [PC, insn_bits] = [00400134,  AB030021], seq_succ_PC: 0x400138, pred_PC: 0x400138
 	 [bubble, stall] = [false, false]
D: UBFM  [val_a, val_b, imm] = [0x15FD5, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x15FD4, 0x0, 0xFFFFFFFFFFFFFFFF, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x15FD5, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 167:
F: B     [PC, insn_bits] = [00400138,  17FFFFFC], seq_succ_PC: 0x40013C, pred_PC: 0x400128
 	 [bubble, stall] = [false, false]
D: ADDS  [val_a, val_b, imm] = [0xA, 0xFFFFFFFFFFFFFFFF, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: UBFM  [val_ex, a, b, imm, hw] = [0x16FD3, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: NOP   [val_ex, val_b, val_mem] = [0x15FD4, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 168:
F: SUBS  [PC, insn_bits] = [00400128,  EB040022], seq_succ_PC: 0x40012C, pred_PC: 0x40012C
 	 [bubble, stall] = [false, false]
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X28
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: ADDS  [val_ex, a, b, imm, hw] = [0x9, 0x0, 0xFFFFFFFFFFFFFFFF, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: UBFM  [val_ex, val_b, val_mem] = [0x16FD3, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x15FD4, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 169:
F: B.cond [PC, insn_bits] = [0040012C,  54000080], seq_succ_PC: 0x400130, pred_PC: 0x40013C
 	 [bubble, stall] = [false, false]
D: SUBS  [val_a, val_b, imm] = [0x9, 0x0, 0xFFE], alu_op: MINUS_OP, cond: EQ, dst: X2
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x9, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: UBFM  [dst, val_ex, val_mem] = [X0, 0x16FD3, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 170:
F: EOR   [PC, insn_bits] = [0040013C,  CA010021], seq_succ_PC: 0x400140, pred_PC: 0x400140
 	 [bubble, stall] = [false, false]
D: B.cond [val_a, val_b, imm] = [0x0, 0x16FD3, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x9, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x9, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 171:
F: ADD   [PC, insn_bits] = [00400140,  91002821], seq_succ_PC: 0x400144, pred_PC: 0x400144
 	 [bubble, stall] = [true, false]
D: EOR   [val_a, val_b, imm] = [0x9, 0x9, 0xFFE], alu_op: EOR_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [true, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x16FD3, 0x0, 0x16FD3, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x9, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 172:
F: UBFM  [PC, insn_bits] = [00400144,  D37FF800], seq_succ_PC: 0x400134, pred_PC: 0x400134
 	 [bubble, stall] = [false, false]
D: NOP   [val_a, val_b, imm] = [0x16FD3, 0xFFFFFFFFFFFFFFFF, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X31
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x16FD3, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x9, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 173:
F: ADDS  [PC, insn_bits] = [00400134,  AB030021], seq_succ_PC: 0x400138, pred_PC: 0x400138
 	 [bubble, stall] = [false, false]
D: UBFM  [val_a, val_b, imm] = [0x16FD3, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x16FD2, 0x0, 0xFFFFFFFFFFFFFFFF, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x16FD3, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 174:
F: B     [PC, insn_bits] = [00400138,  17FFFFFC], seq_succ_PC: 0x40013C, pred_PC: 0x400128
 	 [bubble, stall] = [false, false]
D: ADDS  [val_a, val_b, imm] = [0x9, 0xFFFFFFFFFFFFFFFF, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: UBFM  [val_ex, a, b, imm, hw] = [0x17FD1, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: NOP   [val_ex, val_b, val_mem] = [0x16FD2, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 175:
F: SUBS  [PC, insn_bits] = [00400128,  EB040022], seq_succ_PC: 0x40012C, pred_PC: 0x40012C
 	 [bubble, stall] = [false, false]
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X28
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: ADDS  [val_ex, a, b, imm, hw] = [0x8, 0x0, 0xFFFFFFFFFFFFFFFF, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: UBFM  [val_ex, val_b, val_mem] = [0x17FD1, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x16FD2, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 176:
F: B.cond [PC, insn_bits] = [0040012C,  54000080], seq_succ_PC: 0x400130, pred_PC: 0x40013C
 	 [bubble, stall] = [false, false]
D: SUBS  [val_a, val_b, imm] = [0x8, 0x0, 0xFFE], alu_op: MINUS_OP, cond: EQ, dst: X2
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x8, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: UBFM  [dst, val_ex, val_mem] = [X0, 0x17FD1, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 177:
F: EOR   [PC, insn_bits] = [0040013C,  CA010021], seq_succ_PC: 0x400140, pred_PC: 0x400140
 	 [bubble, stall] = [false, false]
D: B.cond [val_a, val_b, imm] = [0x0, 0x17FD1, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x8, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x8, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 178:
F: ADD   [PC, insn_bits] = [00400140,  91002821], seq_succ_PC: 0x400144, pred_PC: 0x400144
 	 [bubble, stall] = [true, false]
D: EOR   [val_a, val_b, imm] = [0x8, 0x8, 0xFFE], alu_op: EOR_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [true, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x17FD1, 0x0, 0x17FD1, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x8, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 179:
F: UBFM  [PC, insn_bits] = [00400144,  D37FF800], seq_succ_PC: 0x400134, pred_PC: 0x400134
 	 [bubble, stall] = [false, false]
D: NOP   [val_a, val_b, imm] = [0x17FD1, 0xFFFFFFFFFFFFFFFF, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X31
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x17FD1, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x8, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 180:
F: ADDS  [PC, insn_bits] = [00400134,  AB030021], seq_succ_PC: 0x400138, pred_PC: 0x400138
 	 [bubble, stall] = [false, false]
D: UBFM  [val_a, val_b, imm] = [0x17FD1, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x17FD0, 0x0, 0xFFFFFFFFFFFFFFFF, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x17FD1, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 181:
F: B     [PC, insn_bits] = [00400138,  17FFFFFC], seq_succ_PC: 0x40013C, pred_PC: 0x400128
 	 [bubble, stall] = [false, false]
D: ADDS  [val_a, val_b, imm] = [0x8, 0xFFFFFFFFFFFFFFFF, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: UBFM  [val_ex, a, b, imm, hw] = [0x18FCF, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: NOP   [val_ex, val_b, val_mem] = [0x17FD0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 182:
F: SUBS  [PC, insn_bits] = [00400128,  EB040022], seq_succ_PC: 0x40012C, pred_PC: 0x40012C
 	 [bubble, stall] = [false, false]
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X28
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7, 0x0, 0xFFFFFFFFFFFFFFFF, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: UBFM  [val_ex, val_b, val_mem] = [0x18FCF, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x17FD0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 183:
F: B.cond [PC, insn_bits] = [0040012C,  54000080], seq_succ_PC: 0x400130, pred_PC: 0x40013C
 	 [bubble, stall] = [false, false]
D: SUBS  [val_a, val_b, imm] = [0x7, 0x0, 0xFFE], alu_op: MINUS_OP, cond: EQ, dst: X2
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: UBFM  [dst, val_ex, val_mem] = [X0, 0x18FCF, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 184:
F: EOR   [PC, insn_bits] = [0040013C,  CA010021], seq_succ_PC: 0x400140, pred_PC: 0x400140
 	 [bubble, stall] = [false, false]
D: B.cond [val_a, val_b, imm] = [0x0, 0x18FCF, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x7, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 185:
F: ADD   [PC, insn_bits] = [00400140,  91002821], seq_succ_PC: 0x400144, pred_PC: 0x400144
 	 [bubble, stall] = [true, false]
D: EOR   [val_a, val_b, imm] = [0x7, 0x7, 0xFFE], alu_op: EOR_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [true, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x18FCF, 0x0, 0x18FCF, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 186:
F: UBFM  [PC, insn_bits] = [00400144,  D37FF800], seq_succ_PC: 0x400134, pred_PC: 0x400134
 	 [bubble, stall] = [false, false]
D: NOP   [val_a, val_b, imm] = [0x18FCF, 0xFFFFFFFFFFFFFFFF, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X31
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x18FCF, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x7, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 187:
F: ADDS  [PC, insn_bits] = [00400134,  AB030021], seq_succ_PC: 0x400138, pred_PC: 0x400138
 	 [bubble, stall] = [false, false]
D: UBFM  [val_a, val_b, imm] = [0x18FCF, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x18FCE, 0x0, 0xFFFFFFFFFFFFFFFF, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x18FCF, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 188:
F: B     [PC, insn_bits] = [00400138,  17FFFFFC], seq_succ_PC: 0x40013C, pred_PC: 0x400128
 	 [bubble, stall] = [false, false]
D: ADDS  [val_a, val_b, imm] = [0x7, 0xFFFFFFFFFFFFFFFF, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: UBFM  [val_ex, a, b, imm, hw] = [0x19FCD, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: NOP   [val_ex, val_b, val_mem] = [0x18FCE, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 189:
F: SUBS  [PC, insn_bits] = [00400128,  EB040022], seq_succ_PC: 0x40012C, pred_PC: 0x40012C
 	 [bubble, stall] = [false, false]
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X28
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: ADDS  [val_ex, a, b, imm, hw] = [0x6, 0x0, 0xFFFFFFFFFFFFFFFF, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: UBFM  [val_ex, val_b, val_mem] = [0x19FCD, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x18FCE, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 190:
F: B.cond [PC, insn_bits] = [0040012C,  54000080], seq_succ_PC: 0x400130, pred_PC: 0x40013C
 	 [bubble, stall] = [false, false]
D: SUBS  [val_a, val_b, imm] = [0x6, 0x0, 0xFFE], alu_op: MINUS_OP, cond: EQ, dst: X2
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x6, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: UBFM  [dst, val_ex, val_mem] = [X0, 0x19FCD, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 191:
F: EOR   [PC, insn_bits] = [0040013C,  CA010021], seq_succ_PC: 0x400140, pred_PC: 0x400140
 	 [bubble, stall] = [false, false]
D: B.cond [val_a, val_b, imm] = [0x0, 0x19FCD, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x6, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x6, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 192:
F: ADD   [PC, insn_bits] = [00400140,  91002821], seq_succ_PC: 0x400144, pred_PC: 0x400144
 	 [bubble, stall] = [true, false]
D: EOR   [val_a, val_b, imm] = [0x6, 0x6, 0xFFE], alu_op: EOR_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [true, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x19FCD, 0x0, 0x19FCD, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x6, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 193:
F: UBFM  [PC, insn_bits] = [00400144,  D37FF800], seq_succ_PC: 0x400134, pred_PC: 0x400134
 	 [bubble, stall] = [false, false]
D: NOP   [val_a, val_b, imm] = [0x19FCD, 0xFFFFFFFFFFFFFFFF, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X31
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x19FCD, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x6, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 194:
F: ADDS  [PC, insn_bits] = [00400134,  AB030021], seq_succ_PC: 0x400138, pred_PC: 0x400138
 	 [bubble, stall] = [false, false]
D: UBFM  [val_a, val_b, imm] = [0x19FCD, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x19FCC, 0x0, 0xFFFFFFFFFFFFFFFF, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x19FCD, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 195:
F: B     [PC, insn_bits] = [00400138,  17FFFFFC], seq_succ_PC: 0x40013C, pred_PC: 0x400128
 	 [bubble, stall] = [false, false]
D: ADDS  [val_a, val_b, imm] = [0x6, 0xFFFFFFFFFFFFFFFF, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: UBFM  [val_ex, a, b, imm, hw] = [0x1AFCB, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: NOP   [val_ex, val_b, val_mem] = [0x19FCC, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 196:
F: SUBS  [PC, insn_bits] = [00400128,  EB040022], seq_succ_PC: 0x40012C, pred_PC: 0x40012C
 	 [bubble, stall] = [false, false]
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X28
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: ADDS  [val_ex, a, b, imm, hw] = [0x5, 0x0, 0xFFFFFFFFFFFFFFFF, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: UBFM  [val_ex, val_b, val_mem] = [0x1AFCB, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x19FCC, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 197:
F: B.cond [PC, insn_bits] = [0040012C,  54000080], seq_succ_PC: 0x400130, pred_PC: 0x40013C
 	 [bubble, stall] = [false, false]
D: SUBS  [val_a, val_b, imm] = [0x5, 0x0, 0xFFE], alu_op: MINUS_OP, cond: EQ, dst: X2
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x5, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: UBFM  [dst, val_ex, val_mem] = [X0, 0x1AFCB, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 198:
F: EOR   [PC, insn_bits] = [0040013C,  CA010021], seq_succ_PC: 0x400140, pred_PC: 0x400140
 	 [bubble, stall] = [false, false]
D: B.cond [val_a, val_b, imm] = [0x0, 0x1AFCB, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x5, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x5, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 199:
F: ADD   [PC, insn_bits] = [00400140,  91002821], seq_succ_PC: 0x400144, pred_PC: 0x400144
 	 [bubble, stall] = [true, false]
D: EOR   [val_a, val_b, imm] = [0x5, 0x5, 0xFFE], alu_op: EOR_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [true, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x1AFCB, 0x0, 0x1AFCB, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x5, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 200:
F: UBFM  [PC, insn_bits] = [00400144,  D37FF800], seq_succ_PC: 0x400134, pred_PC: 0x400134
 	 [bubble, stall] = [false, false]
D: NOP   [val_a, val_b, imm] = [0x1AFCB, 0xFFFFFFFFFFFFFFFF, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X31
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x1AFCB, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x5, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 201:
F: ADDS  [PC, insn_bits] = [00400134,  AB030021], seq_succ_PC: 0x400138, pred_PC: 0x400138
 	 [bubble, stall] = [false, false]
D: UBFM  [val_a, val_b, imm] = [0x1AFCB, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x1AFCA, 0x0, 0xFFFFFFFFFFFFFFFF, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x1AFCB, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 202:
F: B     [PC, insn_bits] = [00400138,  17FFFFFC], seq_succ_PC: 0x40013C, pred_PC: 0x400128
 	 [bubble, stall] = [false, false]
D: ADDS  [val_a, val_b, imm] = [0x5, 0xFFFFFFFFFFFFFFFF, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: UBFM  [val_ex, a, b, imm, hw] = [0x1BFC9, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: NOP   [val_ex, val_b, val_mem] = [0x1AFCA, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 203:
F: SUBS  [PC, insn_bits] = [00400128,  EB040022], seq_succ_PC: 0x40012C, pred_PC: 0x40012C
 	 [bubble, stall] = [false, false]
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X28
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: ADDS  [val_ex, a, b, imm, hw] = [0x4, 0x0, 0xFFFFFFFFFFFFFFFF, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: UBFM  [val_ex, val_b, val_mem] = [0x1BFC9, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x1AFCA, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 204:
F: B.cond [PC, insn_bits] = [0040012C,  54000080], seq_succ_PC: 0x400130, pred_PC: 0x40013C
 	 [bubble, stall] = [false, false]
D: SUBS  [val_a, val_b, imm] = [0x4, 0x0, 0xFFE], alu_op: MINUS_OP, cond: EQ, dst: X2
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x4, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: UBFM  [dst, val_ex, val_mem] = [X0, 0x1BFC9, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 205:
F: EOR   [PC, insn_bits] = [0040013C,  CA010021], seq_succ_PC: 0x400140, pred_PC: 0x400140
 	 [bubble, stall] = [false, false]
D: B.cond [val_a, val_b, imm] = [0x0, 0x1BFC9, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x4, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x4, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 206:
F: ADD   [PC, insn_bits] = [00400140,  91002821], seq_succ_PC: 0x400144, pred_PC: 0x400144
 	 [bubble, stall] = [true, false]
D: EOR   [val_a, val_b, imm] = [0x4, 0x4, 0xFFE], alu_op: EOR_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [true, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x1BFC9, 0x0, 0x1BFC9, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x4, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 207:
F: UBFM  [PC, insn_bits] = [00400144,  D37FF800], seq_succ_PC: 0x400134, pred_PC: 0x400134
 	 [bubble, stall] = [false, false]
D: NOP   [val_a, val_b, imm] = [0x1BFC9, 0xFFFFFFFFFFFFFFFF, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X31
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x1BFC9, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x4, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 208:
F: ADDS  [PC, insn_bits] = [00400134,  AB030021], seq_succ_PC: 0x400138, pred_PC: 0x400138
 	 [bubble, stall] = [false, false]
D: UBFM  [val_a, val_b, imm] = [0x1BFC9, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x1BFC8, 0x0, 0xFFFFFFFFFFFFFFFF, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x1BFC9, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 209:
F: B     [PC, insn_bits] = [00400138,  17FFFFFC], seq_succ_PC: 0x40013C, pred_PC: 0x400128
 	 [bubble, stall] = [false, false]
D: ADDS  [val_a, val_b, imm] = [0x4, 0xFFFFFFFFFFFFFFFF, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: UBFM  [val_ex, a, b, imm, hw] = [0x1CFC7, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: NOP   [val_ex, val_b, val_mem] = [0x1BFC8, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 210:
F: SUBS  [PC, insn_bits] = [00400128,  EB040022], seq_succ_PC: 0x40012C, pred_PC: 0x40012C
 	 [bubble, stall] = [false, false]
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X28
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: ADDS  [val_ex, a, b, imm, hw] = [0x3, 0x0, 0xFFFFFFFFFFFFFFFF, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: UBFM  [val_ex, val_b, val_mem] = [0x1CFC7, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x1BFC8, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 211:
F: B.cond [PC, insn_bits] = [0040012C,  54000080], seq_succ_PC: 0x400130, pred_PC: 0x40013C
 	 [bubble, stall] = [false, false]
D: SUBS  [val_a, val_b, imm] = [0x3, 0x0, 0xFFE], alu_op: MINUS_OP, cond: EQ, dst: X2
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x3, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: UBFM  [dst, val_ex, val_mem] = [X0, 0x1CFC7, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 212:
F: EOR   [PC, insn_bits] = [0040013C,  CA010021], seq_succ_PC: 0x400140, pred_PC: 0x400140
 	 [bubble, stall] = [false, false]
D: B.cond [val_a, val_b, imm] = [0x0, 0x1CFC7, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x3, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x3, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 213:
F: ADD   [PC, insn_bits] = [00400140,  91002821], seq_succ_PC: 0x400144, pred_PC: 0x400144
 	 [bubble, stall] = [true, false]
D: EOR   [val_a, val_b, imm] = [0x3, 0x3, 0xFFE], alu_op: EOR_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [true, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x1CFC7, 0x0, 0x1CFC7, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x3, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 214:
F: UBFM  [PC, insn_bits] = [00400144,  D37FF800], seq_succ_PC: 0x400134, pred_PC: 0x400134
 	 [bubble, stall] = [false, false]
D: NOP   [val_a, val_b, imm] = [0x1CFC7, 0xFFFFFFFFFFFFFFFF, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X31
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x1CFC7, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x3, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 215:
F: ADDS  [PC, insn_bits] = [00400134,  AB030021], seq_succ_PC: 0x400138, pred_PC: 0x400138
 	 [bubble, stall] = [false, false]
D: UBFM  [val_a, val_b, imm] = [0x1CFC7, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x1CFC6, 0x0, 0xFFFFFFFFFFFFFFFF, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x1CFC7, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 216:
F: B     [PC, insn_bits] = [00400138,  17FFFFFC], seq_succ_PC: 0x40013C, pred_PC: 0x400128
 	 [bubble, stall] = [false, false]
D: ADDS  [val_a, val_b, imm] = [0x3, 0xFFFFFFFFFFFFFFFF, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: UBFM  [val_ex, a, b, imm, hw] = [0x1DFC5, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: NOP   [val_ex, val_b, val_mem] = [0x1CFC6, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 217:
F: SUBS  [PC, insn_bits] = [00400128,  EB040022], seq_succ_PC: 0x40012C, pred_PC: 0x40012C
 	 [bubble, stall] = [false, false]
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X28
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: ADDS  [val_ex, a, b, imm, hw] = [0x2, 0x0, 0xFFFFFFFFFFFFFFFF, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: UBFM  [val_ex, val_b, val_mem] = [0x1DFC5, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x1CFC6, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 218:
F: B.cond [PC, insn_bits] = [0040012C,  54000080], seq_succ_PC: 0x400130, pred_PC: 0x40013C
 	 [bubble, stall] = [false, false]
D: SUBS  [val_a, val_b, imm] = [0x2, 0x0, 0xFFE], alu_op: MINUS_OP, cond: EQ, dst: X2
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x2, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: UBFM  [dst, val_ex, val_mem] = [X0, 0x1DFC5, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 219:
F: EOR   [PC, insn_bits] = [0040013C,  CA010021], seq_succ_PC: 0x400140, pred_PC: 0x400140
 	 [bubble, stall] = [false, false]
D: B.cond [val_a, val_b, imm] = [0x0, 0x1DFC5, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x2, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x2, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 220:
F: ADD   [PC, insn_bits] = [00400140,  91002821], seq_succ_PC: 0x400144, pred_PC: 0x400144
 	 [bubble, stall] = [true, false]
D: EOR   [val_a, val_b, imm] = [0x2, 0x2, 0xFFE], alu_op: EOR_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [true, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x1DFC5, 0x0, 0x1DFC5, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x2, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 221:
F: UBFM  [PC, insn_bits] = [00400144,  D37FF800], seq_succ_PC: 0x400134, pred_PC: 0x400134
 	 [bubble, stall] = [false, false]
D: NOP   [val_a, val_b, imm] = [0x1DFC5, 0xFFFFFFFFFFFFFFFF, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X31
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x1DFC5, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x2, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 222:
F: ADDS  [PC, insn_bits] = [00400134,  AB030021], seq_succ_PC: 0x400138, pred_PC: 0x400138
 	 [bubble, stall] = [false, false]
D: UBFM  [val_a, val_b, imm] = [0x1DFC5, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x1DFC4, 0x0, 0xFFFFFFFFFFFFFFFF, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x1DFC5, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 223:
F: B     [PC, insn_bits] = [00400138,  17FFFFFC], seq_succ_PC: 0x40013C, pred_PC: 0x400128
 	 [bubble, stall] = [false, false]
D: ADDS  [val_a, val_b, imm] = [0x2, 0xFFFFFFFFFFFFFFFF, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: UBFM  [val_ex, a, b, imm, hw] = [0x1EFC3, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: NOP   [val_ex, val_b, val_mem] = [0x1DFC4, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 224:
F: SUBS  [PC, insn_bits] = [00400128,  EB040022], seq_succ_PC: 0x40012C, pred_PC: 0x40012C
 	 [bubble, stall] = [false, false]
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X28
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: ADDS  [val_ex, a, b, imm, hw] = [0x1, 0x0, 0xFFFFFFFFFFFFFFFF, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: UBFM  [val_ex, val_b, val_mem] = [0x1EFC3, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x1DFC4, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 225:
F: B.cond [PC, insn_bits] = [0040012C,  54000080], seq_succ_PC: 0x400130, pred_PC: 0x40013C
 	 [bubble, stall] = [false, false]
D: SUBS  [val_a, val_b, imm] = [0x1, 0x0, 0xFFE], alu_op: MINUS_OP, cond: EQ, dst: X2
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x1, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: UBFM  [dst, val_ex, val_mem] = [X0, 0x1EFC3, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 226:
F: EOR   [PC, insn_bits] = [0040013C,  CA010021], seq_succ_PC: 0x400140, pred_PC: 0x400140
 	 [bubble, stall] = [false, false]
D: B.cond [val_a, val_b, imm] = [0x0, 0x1EFC3, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x1, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x1, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 227:
F: ADD   [PC, insn_bits] = [00400140,  91002821], seq_succ_PC: 0x400144, pred_PC: 0x400144
 	 [bubble, stall] = [true, false]
D: EOR   [val_a, val_b, imm] = [0x1, 0x1, 0xFFE], alu_op: EOR_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [true, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x1EFC3, 0x0, 0x1EFC3, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x1, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 228:
F: UBFM  [PC, insn_bits] = [00400144,  D37FF800], seq_succ_PC: 0x400134, pred_PC: 0x400134
 	 [bubble, stall] = [false, false]
D: NOP   [val_a, val_b, imm] = [0x1EFC3, 0xFFFFFFFFFFFFFFFF, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X31
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x1EFC3, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x1, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 229:
F: ADDS  [PC, insn_bits] = [00400134,  AB030021], seq_succ_PC: 0x400138, pred_PC: 0x400138
 	 [bubble, stall] = [false, false]
D: UBFM  [val_a, val_b, imm] = [0x1EFC3, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x1EFC2, 0x0, 0xFFFFFFFFFFFFFFFF, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x1EFC3, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 230:
F: B     [PC, insn_bits] = [00400138,  17FFFFFC], seq_succ_PC: 0x40013C, pred_PC: 0x400128
 	 [bubble, stall] = [false, false]
D: ADDS  [val_a, val_b, imm] = [0x1, 0xFFFFFFFFFFFFFFFF, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: UBFM  [val_ex, a, b, imm, hw] = [0x1FFC1, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: NOP   [val_ex, val_b, val_mem] = [0x1EFC2, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 231:
F: SUBS  [PC, insn_bits] = [00400128,  EB040022], seq_succ_PC: 0x40012C, pred_PC: 0x40012C
 	 [bubble, stall] = [false, false]
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X28
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: ADDS  [val_ex, a, b, imm, hw] = [0x0, 0x0, 0xFFFFFFFFFFFFFFFF, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: UBFM  [val_ex, val_b, val_mem] = [0x1FFC1, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x1EFC2, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 232:
F: B.cond [PC, insn_bits] = [0040012C,  54000080], seq_succ_PC: 0x400130, pred_PC: 0x40013C
 	 [bubble, stall] = [false, false]
D: SUBS  [val_a, val_b, imm] = [0x0, 0x0, 0xFFE], alu_op: MINUS_OP, cond: EQ, dst: X2
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: UBFM  [dst, val_ex, val_mem] = [X0, 0x1FFC1, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 233:
F: EOR   [PC, insn_bits] = [0040013C,  CA010021], seq_succ_PC: 0x400140, pred_PC: 0x400140
 	 [bubble, stall] = [false, false]
D: B.cond [val_a, val_b, imm] = [0x0, 0x1FFC1, 0xFFE], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 234:
F: ADD   [PC, insn_bits] = [00400140,  91002821], seq_succ_PC: 0x400144, pred_PC: 0x400144
 	 [bubble, stall] = [false, false]
D: EOR   [val_a, val_b, imm] = [0x0, 0x0, 0xFFE], alu_op: EOR_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x1FFC1, 0x0, 0x1FFC1, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 235:
F: SUBS  [PC, insn_bits] = [00400144,  EB040022], seq_succ_PC: 0x400148, pred_PC: 0x400148
 	 [bubble, stall] = [false, false]
D: ADD   [val_a, val_b, imm] = [0x0, 0x1FFC1, 0xA], alu_op: PLUS_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0xFFE, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x1FFC1, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 236:
F: B.cond [PC, insn_bits] = [00400148,  54000080], seq_succ_PC: 0x40014C, pred_PC: 0x400158
 	 [bubble, stall] = [false, false]
D: SUBS  [val_a, val_b, imm] = [0xA, 0x0, 0xA], alu_op: MINUS_OP, cond: EQ, dst: X2
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0xA, 0x0, 0x1FFC1, 0xA, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x1FFC1, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 237:
F: EOR   [PC, insn_bits] = [00400158,  CA0500A5], seq_succ_PC: 0x40015C, pred_PC: 0x40015C
 	 [bubble, stall] = [false, false]
D: B.cond [val_a, val_b, imm] = [0x0, 0x1FFC1, 0xA], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xA, 0x0, 0x0, 0xA, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: ADD   [val_ex, val_b, val_mem] = [0xA, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 238:
F: MVN   [PC, insn_bits] = [0040015C,  AA2503E5], seq_succ_PC: 0x400160, pred_PC: 0x400160
 	 [bubble, stall] = [true, false]
D: EOR   [val_a, val_b, imm] = [0x0, 0x0, 0xA], alu_op: EOR_OP, cond: EQ, dst: X5
 	 [bubble, stall] = [true, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x1FFC1, 0x0, 0x1FFC1, 0xA, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xA, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X0, 0xA, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 239:
F: UBFM  [PC, insn_bits] = [00400160,  D341FC00], seq_succ_PC: 0x400150, pred_PC: 0x400150
 	 [bubble, stall] = [false, false]
D: NOP   [val_a, val_b, imm] = [0x1FFC1, 0xFFFFFFFFFFFFFFFF, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X31
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x1FFC1, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0xA, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 240:
F: ADDS  [PC, insn_bits] = [00400150,  AB030021], seq_succ_PC: 0x400154, pred_PC: 0x400154
 	 [bubble, stall] = [false, false]
D: UBFM  [val_a, val_b, imm] = [0x1FFC1, 0xA, 0x7F], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x1FFC0, 0x0, 0xFFFFFFFFFFFFFFFF, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x1FFC1, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 241:
F: B     [PC, insn_bits] = [00400154,  17FFFFFC], seq_succ_PC: 0x400158, pred_PC: 0x400144
 	 [bubble, stall] = [false, false]
D: ADDS  [val_a, val_b, imm] = [0xA, 0xFFFFFFFFFFFFFFFF, 0x7F], alu_op: PLUS_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: UBFM  [val_ex, a, b, imm, hw] = [0x20040, 0x0, 0xA, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: NOP   [val_ex, val_b, val_mem] = [0x1FFC0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 242:
F: SUBS  [PC, insn_bits] = [00400144,  EB040022], seq_succ_PC: 0x400148, pred_PC: 0x400148
 	 [bubble, stall] = [false, false]
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x7F], alu_op: PLUS_OP, cond: EQ, dst: X28
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: ADDS  [val_ex, a, b, imm, hw] = [0x9, 0x0, 0xFFFFFFFFFFFFFFFF, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: UBFM  [val_ex, val_b, val_mem] = [0x20040, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x1FFC0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 243:
F: B.cond [PC, insn_bits] = [00400148,  54000080], seq_succ_PC: 0x40014C, pred_PC: 0x400158
 	 [bubble, stall] = [false, false]
D: SUBS  [val_a, val_b, imm] = [0x9, 0x0, 0x7F], alu_op: MINUS_OP, cond: EQ, dst: X2
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x9, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: UBFM  [dst, val_ex, val_mem] = [X0, 0x20040, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 244:
F: EOR   [PC, insn_bits] = [00400158,  CA0500A5], seq_succ_PC: 0x40015C, pred_PC: 0x40015C
 	 [bubble, stall] = [false, false]
D: B.cond [val_a, val_b, imm] = [0x0, 0x20040, 0x7F], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x9, 0x0, 0x0, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x9, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 245:
F: MVN   [PC, insn_bits] = [0040015C,  AA2503E5], seq_succ_PC: 0x400160, pred_PC: 0x400160
 	 [bubble, stall] = [true, false]
D: EOR   [val_a, val_b, imm] = [0x0, 0x0, 0x7F], alu_op: EOR_OP, cond: EQ, dst: X5
 	 [bubble, stall] = [true, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x20040, 0x0, 0x20040, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x9, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 246:
F: UBFM  [PC, insn_bits] = [00400160,  D341FC00], seq_succ_PC: 0x400150, pred_PC: 0x400150
 	 [bubble, stall] = [false, false]
D: NOP   [val_a, val_b, imm] = [0x20040, 0xFFFFFFFFFFFFFFFF, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X31
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x20040, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x9, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 247:
F: ADDS  [PC, insn_bits] = [00400150,  AB030021], seq_succ_PC: 0x400154, pred_PC: 0x400154
 	 [bubble, stall] = [false, false]
D: UBFM  [val_a, val_b, imm] = [0x20040, 0x9, 0x7F], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x2003F, 0x0, 0xFFFFFFFFFFFFFFFF, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x20040, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 248:
F: B     [PC, insn_bits] = [00400154,  17FFFFFC], seq_succ_PC: 0x400158, pred_PC: 0x400144
 	 [bubble, stall] = [false, false]
D: ADDS  [val_a, val_b, imm] = [0x9, 0xFFFFFFFFFFFFFFFF, 0x7F], alu_op: PLUS_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: UBFM  [val_ex, a, b, imm, hw] = [0x200BF, 0x0, 0x9, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: NOP   [val_ex, val_b, val_mem] = [0x2003F, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 249:
F: SUBS  [PC, insn_bits] = [00400144,  EB040022], seq_succ_PC: 0x400148, pred_PC: 0x400148
 	 [bubble, stall] = [false, false]
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x7F], alu_op: PLUS_OP, cond: EQ, dst: X28
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: ADDS  [val_ex, a, b, imm, hw] = [0x8, 0x0, 0xFFFFFFFFFFFFFFFF, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: UBFM  [val_ex, val_b, val_mem] = [0x200BF, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x2003F, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 250:
F: B.cond [PC, insn_bits] = [00400148,  54000080], seq_succ_PC: 0x40014C, pred_PC: 0x400158
 	 [bubble, stall] = [false, false]
D: SUBS  [val_a, val_b, imm] = [0x8, 0x0, 0x7F], alu_op: MINUS_OP, cond: EQ, dst: X2
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x8, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: UBFM  [dst, val_ex, val_mem] = [X0, 0x200BF, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 251:
F: EOR   [PC, insn_bits] = [00400158,  CA0500A5], seq_succ_PC: 0x40015C, pred_PC: 0x40015C
 	 [bubble, stall] = [false, false]
D: B.cond [val_a, val_b, imm] = [0x0, 0x200BF, 0x7F], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x8, 0x0, 0x0, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x8, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 252:
F: MVN   [PC, insn_bits] = [0040015C,  AA2503E5], seq_succ_PC: 0x400160, pred_PC: 0x400160
 	 [bubble, stall] = [true, false]
D: EOR   [val_a, val_b, imm] = [0x0, 0x0, 0x7F], alu_op: EOR_OP, cond: EQ, dst: X5
 	 [bubble, stall] = [true, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x200BF, 0x0, 0x200BF, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x8, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 253:
F: UBFM  [PC, insn_bits] = [00400160,  D341FC00], seq_succ_PC: 0x400150, pred_PC: 0x400150
 	 [bubble, stall] = [false, false]
D: NOP   [val_a, val_b, imm] = [0x200BF, 0xFFFFFFFFFFFFFFFF, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X31
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x200BF, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x8, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 254:
F: ADDS  [PC, insn_bits] = [00400150,  AB030021], seq_succ_PC: 0x400154, pred_PC: 0x400154
 	 [bubble, stall] = [false, false]
D: UBFM  [val_a, val_b, imm] = [0x200BF, 0x8, 0x7F], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x200BE, 0x0, 0xFFFFFFFFFFFFFFFF, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x200BF, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 255:
F: B     [PC, insn_bits] = [00400154,  17FFFFFC], seq_succ_PC: 0x400158, pred_PC: 0x400144
 	 [bubble, stall] = [false, false]
D: ADDS  [val_a, val_b, imm] = [0x8, 0xFFFFFFFFFFFFFFFF, 0x7F], alu_op: PLUS_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: UBFM  [val_ex, a, b, imm, hw] = [0x2013E, 0x0, 0x8, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: NOP   [val_ex, val_b, val_mem] = [0x200BE, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 256:
F: SUBS  [PC, insn_bits] = [00400144,  EB040022], seq_succ_PC: 0x400148, pred_PC: 0x400148
 	 [bubble, stall] = [false, false]
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x7F], alu_op: PLUS_OP, cond: EQ, dst: X28
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7, 0x0, 0xFFFFFFFFFFFFFFFF, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: UBFM  [val_ex, val_b, val_mem] = [0x2013E, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x200BE, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 257:
F: B.cond [PC, insn_bits] = [00400148,  54000080], seq_succ_PC: 0x40014C, pred_PC: 0x400158
 	 [bubble, stall] = [false, false]
D: SUBS  [val_a, val_b, imm] = [0x7, 0x0, 0x7F], alu_op: MINUS_OP, cond: EQ, dst: X2
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: UBFM  [dst, val_ex, val_mem] = [X0, 0x2013E, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 258:
F: EOR   [PC, insn_bits] = [00400158,  CA0500A5], seq_succ_PC: 0x40015C, pred_PC: 0x40015C
 	 [bubble, stall] = [false, false]
D: B.cond [val_a, val_b, imm] = [0x0, 0x2013E, 0x7F], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7, 0x0, 0x0, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x7, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 259:
F: MVN   [PC, insn_bits] = [0040015C,  AA2503E5], seq_succ_PC: 0x400160, pred_PC: 0x400160
 	 [bubble, stall] = [true, false]
D: EOR   [val_a, val_b, imm] = [0x0, 0x0, 0x7F], alu_op: EOR_OP, cond: EQ, dst: X5
 	 [bubble, stall] = [true, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x2013E, 0x0, 0x2013E, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 260:
F: UBFM  [PC, insn_bits] = [00400160,  D341FC00], seq_succ_PC: 0x400150, pred_PC: 0x400150
 	 [bubble, stall] = [false, false]
D: NOP   [val_a, val_b, imm] = [0x2013E, 0xFFFFFFFFFFFFFFFF, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X31
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x2013E, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x7, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 261:
F: ADDS  [PC, insn_bits] = [00400150,  AB030021], seq_succ_PC: 0x400154, pred_PC: 0x400154
 	 [bubble, stall] = [false, false]
D: UBFM  [val_a, val_b, imm] = [0x2013E, 0x7, 0x7F], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x2013D, 0x0, 0xFFFFFFFFFFFFFFFF, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x2013E, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 262:
F: B     [PC, insn_bits] = [00400154,  17FFFFFC], seq_succ_PC: 0x400158, pred_PC: 0x400144
 	 [bubble, stall] = [false, false]
D: ADDS  [val_a, val_b, imm] = [0x7, 0xFFFFFFFFFFFFFFFF, 0x7F], alu_op: PLUS_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: UBFM  [val_ex, a, b, imm, hw] = [0x201BD, 0x0, 0x7, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: NOP   [val_ex, val_b, val_mem] = [0x2013D, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 263:
F: SUBS  [PC, insn_bits] = [00400144,  EB040022], seq_succ_PC: 0x400148, pred_PC: 0x400148
 	 [bubble, stall] = [false, false]
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x7F], alu_op: PLUS_OP, cond: EQ, dst: X28
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: ADDS  [val_ex, a, b, imm, hw] = [0x6, 0x0, 0xFFFFFFFFFFFFFFFF, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: UBFM  [val_ex, val_b, val_mem] = [0x201BD, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x2013D, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 264:
F: B.cond [PC, insn_bits] = [00400148,  54000080], seq_succ_PC: 0x40014C, pred_PC: 0x400158
 	 [bubble, stall] = [false, false]
D: SUBS  [val_a, val_b, imm] = [0x6, 0x0, 0x7F], alu_op: MINUS_OP, cond: EQ, dst: X2
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x6, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: UBFM  [dst, val_ex, val_mem] = [X0, 0x201BD, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 265:
F: EOR   [PC, insn_bits] = [00400158,  CA0500A5], seq_succ_PC: 0x40015C, pred_PC: 0x40015C
 	 [bubble, stall] = [false, false]
D: B.cond [val_a, val_b, imm] = [0x0, 0x201BD, 0x7F], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x6, 0x0, 0x0, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x6, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 266:
F: MVN   [PC, insn_bits] = [0040015C,  AA2503E5], seq_succ_PC: 0x400160, pred_PC: 0x400160
 	 [bubble, stall] = [true, false]
D: EOR   [val_a, val_b, imm] = [0x0, 0x0, 0x7F], alu_op: EOR_OP, cond: EQ, dst: X5
 	 [bubble, stall] = [true, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x201BD, 0x0, 0x201BD, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x6, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 267:
F: UBFM  [PC, insn_bits] = [00400160,  D341FC00], seq_succ_PC: 0x400150, pred_PC: 0x400150
 	 [bubble, stall] = [false, false]
D: NOP   [val_a, val_b, imm] = [0x201BD, 0xFFFFFFFFFFFFFFFF, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X31
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x201BD, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x6, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 268:
F: ADDS  [PC, insn_bits] = [00400150,  AB030021], seq_succ_PC: 0x400154, pred_PC: 0x400154
 	 [bubble, stall] = [false, false]
D: UBFM  [val_a, val_b, imm] = [0x201BD, 0x6, 0x7F], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x201BC, 0x0, 0xFFFFFFFFFFFFFFFF, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x201BD, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 269:
F: B     [PC, insn_bits] = [00400154,  17FFFFFC], seq_succ_PC: 0x400158, pred_PC: 0x400144
 	 [bubble, stall] = [false, false]
D: ADDS  [val_a, val_b, imm] = [0x6, 0xFFFFFFFFFFFFFFFF, 0x7F], alu_op: PLUS_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: UBFM  [val_ex, a, b, imm, hw] = [0x2023C, 0x0, 0x6, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: NOP   [val_ex, val_b, val_mem] = [0x201BC, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 270:
F: SUBS  [PC, insn_bits] = [00400144,  EB040022], seq_succ_PC: 0x400148, pred_PC: 0x400148
 	 [bubble, stall] = [false, false]
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x7F], alu_op: PLUS_OP, cond: EQ, dst: X28
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: ADDS  [val_ex, a, b, imm, hw] = [0x5, 0x0, 0xFFFFFFFFFFFFFFFF, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: UBFM  [val_ex, val_b, val_mem] = [0x2023C, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x201BC, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 271:
F: B.cond [PC, insn_bits] = [00400148,  54000080], seq_succ_PC: 0x40014C, pred_PC: 0x400158
 	 [bubble, stall] = [false, false]
D: SUBS  [val_a, val_b, imm] = [0x5, 0x0, 0x7F], alu_op: MINUS_OP, cond: EQ, dst: X2
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x5, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: UBFM  [dst, val_ex, val_mem] = [X0, 0x2023C, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 272:
F: EOR   [PC, insn_bits] = [00400158,  CA0500A5], seq_succ_PC: 0x40015C, pred_PC: 0x40015C
 	 [bubble, stall] = [false, false]
D: B.cond [val_a, val_b, imm] = [0x0, 0x2023C, 0x7F], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x5, 0x0, 0x0, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x5, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 273:
F: MVN   [PC, insn_bits] = [0040015C,  AA2503E5], seq_succ_PC: 0x400160, pred_PC: 0x400160
 	 [bubble, stall] = [true, false]
D: EOR   [val_a, val_b, imm] = [0x0, 0x0, 0x7F], alu_op: EOR_OP, cond: EQ, dst: X5
 	 [bubble, stall] = [true, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x2023C, 0x0, 0x2023C, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x5, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 274:
F: UBFM  [PC, insn_bits] = [00400160,  D341FC00], seq_succ_PC: 0x400150, pred_PC: 0x400150
 	 [bubble, stall] = [false, false]
D: NOP   [val_a, val_b, imm] = [0x2023C, 0xFFFFFFFFFFFFFFFF, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X31
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x2023C, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x5, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 275:
F: ADDS  [PC, insn_bits] = [00400150,  AB030021], seq_succ_PC: 0x400154, pred_PC: 0x400154
 	 [bubble, stall] = [false, false]
D: UBFM  [val_a, val_b, imm] = [0x2023C, 0x5, 0x7F], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x2023B, 0x0, 0xFFFFFFFFFFFFFFFF, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x2023C, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 276:
F: B     [PC, insn_bits] = [00400154,  17FFFFFC], seq_succ_PC: 0x400158, pred_PC: 0x400144
 	 [bubble, stall] = [false, false]
D: ADDS  [val_a, val_b, imm] = [0x5, 0xFFFFFFFFFFFFFFFF, 0x7F], alu_op: PLUS_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: UBFM  [val_ex, a, b, imm, hw] = [0x202BB, 0x0, 0x5, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: NOP   [val_ex, val_b, val_mem] = [0x2023B, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 277:
F: SUBS  [PC, insn_bits] = [00400144,  EB040022], seq_succ_PC: 0x400148, pred_PC: 0x400148
 	 [bubble, stall] = [false, false]
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x7F], alu_op: PLUS_OP, cond: EQ, dst: X28
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: ADDS  [val_ex, a, b, imm, hw] = [0x4, 0x0, 0xFFFFFFFFFFFFFFFF, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: UBFM  [val_ex, val_b, val_mem] = [0x202BB, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x2023B, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 278:
F: B.cond [PC, insn_bits] = [00400148,  54000080], seq_succ_PC: 0x40014C, pred_PC: 0x400158
 	 [bubble, stall] = [false, false]
D: SUBS  [val_a, val_b, imm] = [0x4, 0x0, 0x7F], alu_op: MINUS_OP, cond: EQ, dst: X2
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x4, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: UBFM  [dst, val_ex, val_mem] = [X0, 0x202BB, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 279:
F: EOR   [PC, insn_bits] = [00400158,  CA0500A5], seq_succ_PC: 0x40015C, pred_PC: 0x40015C
 	 [bubble, stall] = [false, false]
D: B.cond [val_a, val_b, imm] = [0x0, 0x202BB, 0x7F], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x4, 0x0, 0x0, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x4, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 280:
F: MVN   [PC, insn_bits] = [0040015C,  AA2503E5], seq_succ_PC: 0x400160, pred_PC: 0x400160
 	 [bubble, stall] = [true, false]
D: EOR   [val_a, val_b, imm] = [0x0, 0x0, 0x7F], alu_op: EOR_OP, cond: EQ, dst: X5
 	 [bubble, stall] = [true, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x202BB, 0x0, 0x202BB, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x4, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 281:
F: UBFM  [PC, insn_bits] = [00400160,  D341FC00], seq_succ_PC: 0x400150, pred_PC: 0x400150
 	 [bubble, stall] = [false, false]
D: NOP   [val_a, val_b, imm] = [0x202BB, 0xFFFFFFFFFFFFFFFF, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X31
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x202BB, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x4, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 282:
F: ADDS  [PC, insn_bits] = [00400150,  AB030021], seq_succ_PC: 0x400154, pred_PC: 0x400154
 	 [bubble, stall] = [false, false]
D: UBFM  [val_a, val_b, imm] = [0x202BB, 0x4, 0x7F], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x202BA, 0x0, 0xFFFFFFFFFFFFFFFF, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x202BB, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 283:
F: B     [PC, insn_bits] = [00400154,  17FFFFFC], seq_succ_PC: 0x400158, pred_PC: 0x400144
 	 [bubble, stall] = [false, false]
D: ADDS  [val_a, val_b, imm] = [0x4, 0xFFFFFFFFFFFFFFFF, 0x7F], alu_op: PLUS_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: UBFM  [val_ex, a, b, imm, hw] = [0x2033A, 0x0, 0x4, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: NOP   [val_ex, val_b, val_mem] = [0x202BA, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 284:
F: SUBS  [PC, insn_bits] = [00400144,  EB040022], seq_succ_PC: 0x400148, pred_PC: 0x400148
 	 [bubble, stall] = [false, false]
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x7F], alu_op: PLUS_OP, cond: EQ, dst: X28
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: ADDS  [val_ex, a, b, imm, hw] = [0x3, 0x0, 0xFFFFFFFFFFFFFFFF, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: UBFM  [val_ex, val_b, val_mem] = [0x2033A, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x202BA, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 285:
F: B.cond [PC, insn_bits] = [00400148,  54000080], seq_succ_PC: 0x40014C, pred_PC: 0x400158
 	 [bubble, stall] = [false, false]
D: SUBS  [val_a, val_b, imm] = [0x3, 0x0, 0x7F], alu_op: MINUS_OP, cond: EQ, dst: X2
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x3, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: UBFM  [dst, val_ex, val_mem] = [X0, 0x2033A, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 286:
F: EOR   [PC, insn_bits] = [00400158,  CA0500A5], seq_succ_PC: 0x40015C, pred_PC: 0x40015C
 	 [bubble, stall] = [false, false]
D: B.cond [val_a, val_b, imm] = [0x0, 0x2033A, 0x7F], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x3, 0x0, 0x0, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x3, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 287:
F: MVN   [PC, insn_bits] = [0040015C,  AA2503E5], seq_succ_PC: 0x400160, pred_PC: 0x400160
 	 [bubble, stall] = [true, false]
D: EOR   [val_a, val_b, imm] = [0x0, 0x0, 0x7F], alu_op: EOR_OP, cond: EQ, dst: X5
 	 [bubble, stall] = [true, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x2033A, 0x0, 0x2033A, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x3, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 288:
F: UBFM  [PC, insn_bits] = [00400160,  D341FC00], seq_succ_PC: 0x400150, pred_PC: 0x400150
 	 [bubble, stall] = [false, false]
D: NOP   [val_a, val_b, imm] = [0x2033A, 0xFFFFFFFFFFFFFFFF, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X31
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x2033A, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x3, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 289:
F: ADDS  [PC, insn_bits] = [00400150,  AB030021], seq_succ_PC: 0x400154, pred_PC: 0x400154
 	 [bubble, stall] = [false, false]
D: UBFM  [val_a, val_b, imm] = [0x2033A, 0x3, 0x7F], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x20339, 0x0, 0xFFFFFFFFFFFFFFFF, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x2033A, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 290:
F: B     [PC, insn_bits] = [00400154,  17FFFFFC], seq_succ_PC: 0x400158, pred_PC: 0x400144
 	 [bubble, stall] = [false, false]
D: ADDS  [val_a, val_b, imm] = [0x3, 0xFFFFFFFFFFFFFFFF, 0x7F], alu_op: PLUS_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: UBFM  [val_ex, a, b, imm, hw] = [0x203B9, 0x0, 0x3, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: NOP   [val_ex, val_b, val_mem] = [0x20339, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 291:
F: SUBS  [PC, insn_bits] = [00400144,  EB040022], seq_succ_PC: 0x400148, pred_PC: 0x400148
 	 [bubble, stall] = [false, false]
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x7F], alu_op: PLUS_OP, cond: EQ, dst: X28
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: ADDS  [val_ex, a, b, imm, hw] = [0x2, 0x0, 0xFFFFFFFFFFFFFFFF, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: UBFM  [val_ex, val_b, val_mem] = [0x203B9, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x20339, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 292:
F: B.cond [PC, insn_bits] = [00400148,  54000080], seq_succ_PC: 0x40014C, pred_PC: 0x400158
 	 [bubble, stall] = [false, false]
D: SUBS  [val_a, val_b, imm] = [0x2, 0x0, 0x7F], alu_op: MINUS_OP, cond: EQ, dst: X2
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x2, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: UBFM  [dst, val_ex, val_mem] = [X0, 0x203B9, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 293:
F: EOR   [PC, insn_bits] = [00400158,  CA0500A5], seq_succ_PC: 0x40015C, pred_PC: 0x40015C
 	 [bubble, stall] = [false, false]
D: B.cond [val_a, val_b, imm] = [0x0, 0x203B9, 0x7F], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x2, 0x0, 0x0, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x2, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 294:
F: MVN   [PC, insn_bits] = [0040015C,  AA2503E5], seq_succ_PC: 0x400160, pred_PC: 0x400160
 	 [bubble, stall] = [true, false]
D: EOR   [val_a, val_b, imm] = [0x0, 0x0, 0x7F], alu_op: EOR_OP, cond: EQ, dst: X5
 	 [bubble, stall] = [true, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x203B9, 0x0, 0x203B9, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x2, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 295:
F: UBFM  [PC, insn_bits] = [00400160,  D341FC00], seq_succ_PC: 0x400150, pred_PC: 0x400150
 	 [bubble, stall] = [false, false]
D: NOP   [val_a, val_b, imm] = [0x203B9, 0xFFFFFFFFFFFFFFFF, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X31
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x203B9, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x2, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 296:
F: ADDS  [PC, insn_bits] = [00400150,  AB030021], seq_succ_PC: 0x400154, pred_PC: 0x400154
 	 [bubble, stall] = [false, false]
D: UBFM  [val_a, val_b, imm] = [0x203B9, 0x2, 0x7F], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x203B8, 0x0, 0xFFFFFFFFFFFFFFFF, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x203B9, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 297:
F: B     [PC, insn_bits] = [00400154,  17FFFFFC], seq_succ_PC: 0x400158, pred_PC: 0x400144
 	 [bubble, stall] = [false, false]
D: ADDS  [val_a, val_b, imm] = [0x2, 0xFFFFFFFFFFFFFFFF, 0x7F], alu_op: PLUS_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: UBFM  [val_ex, a, b, imm, hw] = [0x20438, 0x0, 0x2, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: NOP   [val_ex, val_b, val_mem] = [0x203B8, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 298:
F: SUBS  [PC, insn_bits] = [00400144,  EB040022], seq_succ_PC: 0x400148, pred_PC: 0x400148
 	 [bubble, stall] = [false, false]
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x7F], alu_op: PLUS_OP, cond: EQ, dst: X28
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: ADDS  [val_ex, a, b, imm, hw] = [0x1, 0x0, 0xFFFFFFFFFFFFFFFF, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: UBFM  [val_ex, val_b, val_mem] = [0x20438, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x203B8, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 299:
F: B.cond [PC, insn_bits] = [00400148,  54000080], seq_succ_PC: 0x40014C, pred_PC: 0x400158
 	 [bubble, stall] = [false, false]
D: SUBS  [val_a, val_b, imm] = [0x1, 0x0, 0x7F], alu_op: MINUS_OP, cond: EQ, dst: X2
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x1, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: UBFM  [dst, val_ex, val_mem] = [X0, 0x20438, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 300:
F: EOR   [PC, insn_bits] = [00400158,  CA0500A5], seq_succ_PC: 0x40015C, pred_PC: 0x40015C
 	 [bubble, stall] = [false, false]
D: B.cond [val_a, val_b, imm] = [0x0, 0x20438, 0x7F], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x1, 0x0, 0x0, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x1, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 301:
F: MVN   [PC, insn_bits] = [0040015C,  AA2503E5], seq_succ_PC: 0x400160, pred_PC: 0x400160
 	 [bubble, stall] = [true, false]
D: EOR   [val_a, val_b, imm] = [0x0, 0x0, 0x7F], alu_op: EOR_OP, cond: EQ, dst: X5
 	 [bubble, stall] = [true, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x20438, 0x0, 0x20438, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x1, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 302:
F: UBFM  [PC, insn_bits] = [00400160,  D341FC00], seq_succ_PC: 0x400150, pred_PC: 0x400150
 	 [bubble, stall] = [false, false]
D: NOP   [val_a, val_b, imm] = [0x20438, 0xFFFFFFFFFFFFFFFF, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X31
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x20438, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x1, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 303:
F: ADDS  [PC, insn_bits] = [00400150,  AB030021], seq_succ_PC: 0x400154, pred_PC: 0x400154
 	 [bubble, stall] = [false, false]
D: UBFM  [val_a, val_b, imm] = [0x20438, 0x1, 0x7F], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x20437, 0x0, 0xFFFFFFFFFFFFFFFF, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x20438, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 304:
F: B     [PC, insn_bits] = [00400154,  17FFFFFC], seq_succ_PC: 0x400158, pred_PC: 0x400144
 	 [bubble, stall] = [false, false]
D: ADDS  [val_a, val_b, imm] = [0x1, 0xFFFFFFFFFFFFFFFF, 0x7F], alu_op: PLUS_OP, cond: EQ, dst: X1
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: UBFM  [val_ex, a, b, imm, hw] = [0x204B7, 0x0, 0x1, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: NOP   [val_ex, val_b, val_mem] = [0x20437, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 305:
F: SUBS  [PC, insn_bits] = [00400144,  EB040022], seq_succ_PC: 0x400148, pred_PC: 0x400148
 	 [bubble, stall] = [false, false]
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x7F], alu_op: PLUS_OP, cond: EQ, dst: X28
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: ADDS  [val_ex, a, b, imm, hw] = [0x0, 0x0, 0xFFFFFFFFFFFFFFFF, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: UBFM  [val_ex, val_b, val_mem] = [0x204B7, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x20437, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 306:
F: B.cond [PC, insn_bits] = [00400148,  54000080], seq_succ_PC: 0x40014C, pred_PC: 0x400158
 	 [bubble, stall] = [false, false]
D: SUBS  [val_a, val_b, imm] = [0x0, 0x0, 0x7F], alu_op: MINUS_OP, cond: EQ, dst: X2
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADDS  [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: UBFM  [dst, val_ex, val_mem] = [X0, 0x204B7, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 307:
F: EOR   [PC, insn_bits] = [00400158,  CA0500A5], seq_succ_PC: 0x40015C, pred_PC: 0x40015C
 	 [bubble, stall] = [false, false]
D: B.cond [val_a, val_b, imm] = [0x0, 0x204B7, 0x7F], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 308:
F: MVN   [PC, insn_bits] = [0040015C,  AA2503E5], seq_succ_PC: 0x400160, pred_PC: 0x400160
 	 [bubble, stall] = [false, false]
D: EOR   [val_a, val_b, imm] = [0x0, 0x0, 0x7F], alu_op: EOR_OP, cond: EQ, dst: X5
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x204B7, 0x0, 0x204B7, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 309:
F: STUR  [PC, insn_bits] = [00400160,  F80000A0], seq_succ_PC: 0x400164, pred_PC: 0x400164
 	 [bubble, stall] = [false, false]
D: MVN   [val_a, val_b, imm] = [0x0, 0x0, 0x7F], alu_op: NEG_OP, cond: EQ, dst: X5
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x204B7, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 310:
F: NOP   [PC, insn_bits] = [00400164,  D503201F], seq_succ_PC: 0x400168, pred_PC: 0x400168
 	 [bubble, stall] = [false, false]
D: STUR  [val_a, val_b, imm] = [0xFFFFFFFFFFFFFFFF, 0x204B7, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: MVN   [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFFF, 0x0, 0x0, 0x7F, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X0, 0x204B7, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 311:
F: NOP   [PC, insn_bits] = [00400168,  D503201F], seq_succ_PC: 0x40016C, pred_PC: 0x40016C
 	 [bubble, stall] = [false, false]
D: NOP   [val_a, val_b, imm] = [0x204B7, 0xFFFFFFFFFFFFFFFF, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X31
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: STUR  [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFFF, 0x0, 0x204B7, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: MVN   [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFFF, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X0, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]


132279 0x000000000204b7

Pipeline state at end of cycle 312:
F: NOP   [PC, insn_bits] = [0040016C,  D503201F], seq_succ_PC: 0x400170, pred_PC: 0x400170
 	 [bubble, stall] = [false, false]
D: NOP   [val_a, val_b, imm] = [0x204B7, 0xFFFFFFFFFFFFFFFF, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X31
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x204B6, 0x0, 0xFFFFFFFFFFFFFFFF, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFFF, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: MVN   [dst, val_ex, val_mem] = [X0, 0xFFFFFFFFFFFFFFFF, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, true]



Pipeline state at end of cycle 313:
F: RET   [PC, insn_bits] = [00400170,  D65F03C0], seq_succ_PC: 0x400174, pred_PC: 0x400174
 	 [bubble, stall] = [false, false]
D: NOP   [val_a, val_b, imm] = [0x204B7, 0xFFFFFFFFFFFFFFFF, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X31
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x204B6, 0x0, 0xFFFFFFFFFFFFFFFF, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x204B6, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X0, 0xFFFFFFFFFFFFFFFF, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 314:
F: (null)[PC, insn_bits] = [00400174,  00000000], seq_succ_PC: 0x400178, pred_PC: 0x400178
 	 [bubble, stall] = [true, false]
D: RET   [val_a, val_b, imm] = [0xFFFFFFFFFFFFFFFB, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x204B6, 0x0, 0xFFFFFFFFFFFFFFFF, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x204B6, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x204B6, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]



Pipeline state at end of cycle 315:
F: (null)[PC, insn_bits] = [00400178,  00000000], seq_succ_PC: 0xFFFFFFFFFFFFFFFF, pred_PC: 0xFFFFFFFFFFFFFFFF
 	 [bubble, stall] = [false, false]
D: NOP   [val_a, val_b, imm] = [0x204B7, 0xFFFFFFFFFFFFFFFF, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X31
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]
X: RET   [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFFB, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP
 	 [bubble, stall] = [false, false]
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x204B6, 0x0, 0x0]
 	 [bubble, stall] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x204B6, 0x0]
 	 [bubble, stall] = [false, false]
	 W_sigs: [dst_31isSP, dst_sel, wval_sel, w_enable] = [false, false, false, false]


Run ended at Thu Nov 17 19:19:19 2022

[1mGoodbye!

[0m