\doxysubsubsubsection{SPI Clock Phase }
\hypertarget{group___s_p_i___clock___phase}{}\label{group___s_p_i___clock___phase}\index{SPI Clock Phase@{SPI Clock Phase}}
Collaboration diagram for SPI Clock Phase\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=330pt]{group___s_p_i___clock___phase}
\end{center}
\end{figure}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_p_i___clock___phase_ga208be78b79c51df200a495c4d2110b57}{SPI\+\_\+\+PHASE\+\_\+1\+EDGE}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___s_p_i___clock___phase_ga960275ac1d01d302c48e713399990c36}{SPI\+\_\+\+PHASE\+\_\+2\+EDGE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97602d8ded14bbd2c1deadaf308755a3}{SPI\+\_\+\+CR1\+\_\+\+CPHA}}
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\label{doc-define-members}
\Hypertarget{group___s_p_i___clock___phase_doc-define-members}
\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___s_p_i___clock___phase_ga208be78b79c51df200a495c4d2110b57}\index{SPI Clock Phase@{SPI Clock Phase}!SPI\_PHASE\_1EDGE@{SPI\_PHASE\_1EDGE}}
\index{SPI\_PHASE\_1EDGE@{SPI\_PHASE\_1EDGE}!SPI Clock Phase@{SPI Clock Phase}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_PHASE\_1EDGE}{SPI\_PHASE\_1EDGE}}
{\footnotesize\ttfamily \label{group___s_p_i___clock___phase_ga208be78b79c51df200a495c4d2110b57} 
\#define SPI\+\_\+\+PHASE\+\_\+1\+EDGE~(0x00000000U)}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__spi_8h_source_l00243}{243}} of file \mbox{\hyperlink{stm32f4xx__hal__spi_8h_source}{stm32f4xx\+\_\+hal\+\_\+spi.\+h}}.

\Hypertarget{group___s_p_i___clock___phase_ga960275ac1d01d302c48e713399990c36}\index{SPI Clock Phase@{SPI Clock Phase}!SPI\_PHASE\_2EDGE@{SPI\_PHASE\_2EDGE}}
\index{SPI\_PHASE\_2EDGE@{SPI\_PHASE\_2EDGE}!SPI Clock Phase@{SPI Clock Phase}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_PHASE\_2EDGE}{SPI\_PHASE\_2EDGE}}
{\footnotesize\ttfamily \label{group___s_p_i___clock___phase_ga960275ac1d01d302c48e713399990c36} 
\#define SPI\+\_\+\+PHASE\+\_\+2\+EDGE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97602d8ded14bbd2c1deadaf308755a3}{SPI\+\_\+\+CR1\+\_\+\+CPHA}}}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__spi_8h_source_l00244}{244}} of file \mbox{\hyperlink{stm32f4xx__hal__spi_8h_source}{stm32f4xx\+\_\+hal\+\_\+spi.\+h}}.

