Device-Tree bindings for Xilinx DRM

Xilinx DRM supports the display pipelines with Xilinx soft IPs on FPGA and
IPs on Xilinx boards.

The example hardware pipeline is depicted below
(*IPs in parentheses() are optional. IPs in brackets[] don't require drivers).
vdma-[remap]-(rgb2yuv)-(cresample)-(osd)-(rgb2yuv)-(cresample)-[axi2vid]-adv7511
(vdma-[remap]-(rgb2yuv)-(cresample)-|)                             |
                                                         si570 -> vtc

Required properties:
 - compatible: value should be "xlnx,drm".
 - xlnx,osd: the phandle for on screen display IP if used in the hardware design
 - xlnx,rgb2yuv: the phandle for rgb2ycrcb IP if used in the hardware design
 - xlnx,cresample: the phandle for chroma resampler IP if used in the hardware
   design
 - xlnx,vtc: the phandle for video timing controller IP
 - xlnx,encoder-slave: the phandle for the encoder slave.
 - clocks: the phandle for the pixel clock
 - planes: the subnode for resources for each plane

Required plane properties:
 - dmas: the phandle list of DMA specifiers
 - dma-names: the indentifier strings for DMAs
 - xlnx,rgb2yuv: the phandle for rgb2ycrcb IP if used for plane
 - xlnx,cresample: the phandle for chroma resampler IP if used for plane

The pipeline can be configured as following examples or more.
 - Example 1:
vdma - [remap] - rgb2yuv - cresample - [axi2vid] - adv7511
                                                      |
                                             si570 - vtc
	xilinx_drm {
		compatible = "xlnx,drm";
		xlnx,vtc = <&v_tc_0>;
		xlnx,encoder-slave = <&adv7511>;
		clocks = <&si570>;
		planes {
			plane0 {
				dma = <&axi_vdma_0>;
				dma-names = "vdma";
				xlnx,rgb2yuv = <&v_rgb2ycrcb_0>;
				xlnx,cresample = <&v_cresample_0>;
			};
		};
	};

 - Example 2:
vdma - [remap] --------- osd - cresample - [axi2vid] - adv7511
vdma - [remap] - rgb2yuv -|                               |
                                                 si570 - vtc

	xilinx_drm {
		compatible = "xlnx,drm";
		xlnx,osd = <&v_osd_0>;
		xlnx,cresample = <&v_cresample_0>;
		xlnx,vtc = <&v_tc_0>;
		xlnx,encoder-slave = <&adv7511>;
		clocks = <&si570>;
		planes {
			plane0 {
				dma = <&axi_vdma_0>;
				dma-names = "vdma";
			};
			plane1 {
				dma = <&axi_vdma_1>;
				dma-names = "vdma";
				xlnx,rgb2yuv = <&v_rgb2ycrcb_0>;
			};
		};
	};
