/*
 * hi6402es.h -- HI6402ES ALSA SoC HI6402ES codec driver
 *
 * Copyright (c) 2014 Hisilicon Technologies CO., Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef __HI6402ES_H__
#define __HI6402ES_H__

#define CODEC_BASE_ADDR		0x20000000
#define BASE_ADDR_PAGE_CFG	0x7000
#define BASE_ADDR_PAGE_ANA	0x7000
#define BASE_ADDR_PAGE_DIG	0x7200

/* MAD */
#define HI6402ES_EC_REG_CFG0		(BASE_ADDR_PAGE_CFG + 0x004)

#define HI6402ES_SC_DSP_CTRL0		(BASE_ADDR_PAGE_CFG + 0x004)
#define HI6402ES_SC_MAD_MODE_BIT			4

#define HI6402ES_MISC_CLK_EN		(BASE_ADDR_PAGE_CFG + 0x04A)
#define HI6402ES_MAD_CLK1_EN_BIT			5
#define HI6402ES_MAD_CLK0_EN_BIT			4

#define HI6402ES_DSP_CTRL6_DMAC	(BASE_ADDR_PAGE_CFG + 0x054)

#define HI6402ES_SC_MAD_CTRL0		(BASE_ADDR_PAGE_CFG + 0x013)
#define HI6402ES_SC_MAD_CG_EN_BIT			0

#define HI6402ES_SC_MAD_CTRL_18   (BASE_ADDR_PAGE_DIG + 0x0AA)
#define HI6402ES_MAD_EN                   1

#define HI6402ES_ANA_REG29        (BASE_ADDR_PAGE_ANA + 0x0BE)
#define HI6402ES_ANA_REG30        (BASE_ADDR_PAGE_ANA + 0x0BF)
#define HI6402ES_ANA_REG31        (BASE_ADDR_PAGE_ANA + 0x0C0)

#define HI6402ES_ANA_REG35        (BASE_ADDR_PAGE_ANA + 0x0C4)

/* AUD_CLK_EN */
#define HI6402ES_AUD_CLK_EN		(BASE_ADDR_PAGE_CFG + 0x040)
#define HI6402ES_AUD_CLK_EN_BIT			0

/* PORT CONFIG */
#define HI6402ES_S1_PORT_CFG_L		(BASE_ADDR_PAGE_DIG + 0x000)
#define HI6402ES_S1_PORT_CFG_H		(BASE_ADDR_PAGE_DIG + 0x001)
#define HI6402ES_S2_PORT_CFG_L		(BASE_ADDR_PAGE_DIG + 0x002)
#define HI6402ES_S2_PORT_CFG_H		(BASE_ADDR_PAGE_DIG + 0x003)
#define HI6402ES_S3_PORT_CFG_L		(BASE_ADDR_PAGE_DIG + 0x004)
#define HI6402ES_S3_PORT_CFG_H		(BASE_ADDR_PAGE_DIG + 0x005)
#define HI6402ES_S4_PORT_CFG_L		(BASE_ADDR_PAGE_DIG + 0x006)
#define HI6402ES_S4_PORT_CFG_H		(BASE_ADDR_PAGE_DIG + 0x007)

#define HI6402ES_FUNC_MODE_BIT			5
#define HI6402ES_DIRECT_LOOP_BIT			3
#define HI6402ES_MST_SLV_BIT				2
#define HI6402ES_IF_RX_EN_BIT				1
#define HI6402ES_IF_TX_EN_BIT				0

#define HI6402ES_RX_CLK_SEL_BIT			7
#define HI6402ES_TX_CLK_SEL_BIT			6
#define HI6402ES_WORD_LENGTH_BIT			4
#define HI6402ES_DATA_FORMAT_BIT			3
#define HI6402ES_CHNNL_MODE_BIT			2
#define HI6402ES_LRCLK_MODE_BIT			1
#define HI6402ES_FRAME_MODE_BIT			0

/* RATE CFG */
#define HI6402ES_S1_FS_CFG_L		(BASE_ADDR_PAGE_DIG + 0x0AE)
#define HI6402ES_S1_FS_CFG_H		(BASE_ADDR_PAGE_DIG + 0x0AF)
#define HI6402ES_S2_FS_CFG_L		(BASE_ADDR_PAGE_DIG + 0x0B0)
#define HI6402ES_S2_FS_CFG_H		(BASE_ADDR_PAGE_DIG + 0x0B1)
#define HI6402ES_S3_FS_CFG_L		(BASE_ADDR_PAGE_DIG + 0x0B2)
#define HI6402ES_S3_FS_CFG_H		(BASE_ADDR_PAGE_DIG + 0x0B3)
#define HI6402ES_S4_FS_CFG_L		(BASE_ADDR_PAGE_DIG + 0x0B4)
#define HI6402ES_S4_FS_CFG_H		(BASE_ADDR_PAGE_DIG + 0x0B5)

#define HI6402ES_OR_SRC_FS_CFG			7
#define HI6402ES_OL_SRC_FS_CFG			6
#define HI6402ES_IR_SRC_FS_CFG			5
#define HI6402ES_IL_SRC_FS_CFG			4
#define HI6402ES_PORT_CLK_EN				3
#define HI6402ES_PORT_FS_CFG				0

/* S-PORT IN SEL */
#define HI6402ES_S_PORT_IN_SEL		(BASE_ADDR_PAGE_DIG + 0x014)

#define HI6402ES_S4_PORT_IR_SEL_BIT		7
#define HI6402ES_S4_PORT_IL_SEL_BIT		6
#define HI6402ES_S3_PORT_IR_SEL_BIT		5
#define HI6402ES_S3_PORT_IL_SEL_BIT		4
#define HI6402ES_S2_PORT_IR_SEL_BIT		3
#define HI6402ES_S2_PORT_IL_SEL_BIT		2
#define HI6402ES_S1_PORT_IR_SEL_BIT		1
#define HI6402ES_S1_PORT_IL_SEL_BIT		0

/* S PORT SRC MODE */
#define HI6402ES_S1_SRC_IN_MODE_CGF		(BASE_ADDR_PAGE_DIG + 0x036)

#define HI6402ES_S1_SRC_IR_MODE_BIT			5
#define HI6402ES_S1_SRC_IL_MODE_BIT			1

#define HI6402ES_S1_SRC_OUT_MODE_CGF		(BASE_ADDR_PAGE_DIG + 0x037)

#define HI6402ES_S1_SRC_OR_MODE_BIT			4
#define HI6402ES_S1_SRC_OL_MODE_BIT			1

#define HI6402ES_S2_SRC_IN_MODE_CGF		(BASE_ADDR_PAGE_DIG + 0x048)

#define HI6402ES_S2_SRC_IR_MODE_BIT			5
#define HI6402ES_S2_SRC_IL_MODE_BIT			1

#define HI6402ES_S2_SRC_OUT_MODE_CGF		(BASE_ADDR_PAGE_DIG + 0x049)

#define HI6402ES_S2_SRC_OR_MODE_BIT			4
#define HI6402ES_S2_SRC_OL_MODE_BIT			1

#define HI6402ES_S3_SRC_IN_MODE_CGF		(BASE_ADDR_PAGE_DIG + 0x057)

#define HI6402ES_S3_SRC_IR_MODE_BIT			5
#define HI6402ES_S3_SRC_IL_MODE_BIT			1

#define HI6402ES_S3_SRC_OUT_MODE_CGF		(BASE_ADDR_PAGE_DIG + 0x058)

#define HI6402ES_S3_SRC_OR_MODE_BIT			4
#define HI6402ES_S3_SRC_OL_MODE_BIT			1

#define HI6402ES_S4_SRC_IN_MODE_CGF		(BASE_ADDR_PAGE_DIG + 0x066)

#define HI6402ES_S4_SRC_IR_MODE_BIT			5
#define HI6402ES_S4_SRC_IL_MODE_BIT			1

#define HI6402ES_S4_SRC_OUT_MODE_CGF		(BASE_ADDR_PAGE_DIG + 0x067)

#define HI6402ES_S4_SRC_OR_MODE_BIT			4
#define HI6402ES_S4_SRC_OL_MODE_BIT			1


/* DSP INTERFACE CLK ENABLE REG*/
#define HI6402ES_DSP_IF_CLK_BIT			(BASE_ADDR_PAGE_CFG + 0x045)

#define HI6402ES_S4_O_DSP_IF_EN_BIT			7
#define HI6402ES_S4_I_DSP_IF_EN_BIT			6
#define HI6402ES_S3_O_DSP_IF_EN_BIT			5
#define HI6402ES_S3_I_DSP_IF_EN_BIT			4
#define HI6402ES_S2_O_DSP_IF_EN_BIT			3
#define HI6402ES_S2_I_DSP_IF_EN_BIT			2
#define HI6402ES_S1_O_DSP_IF_EN_BIT			1
#define HI6402ES_S1_I_DSP_IF_EN_BIT			0

/* S1 AUDIO PGA SRC CLK ENABLE REG */
#define HI6402ES_S1_MODULE_CLK_REG		(BASE_ADDR_PAGE_CFG + 0x041)

#define HI6402ES_S1_SRC_OR_EN_BIT			7
#define HI6402ES_S1_SRC_OL_EN_BIT			6
#define HI6402ES_S1_PGA_OR_EN_BIT			5
#define HI6402ES_S1_PGA_OL_EN_BIT			4
#define HI6402ES_S1_SRC_IR_EN_BIT			3
#define HI6402ES_S1_SRC_IL_EN_BIT			2
#define HI6402ES_S1_PGA_IR_EN_BIT			1
#define HI6402ES_S1_PGA_IL_EN_BIT			0

/* S2 BT PGA SRC CLK ENABLE REG */
#define HI6402ES_S2_MODULE_CLK_REG		(BASE_ADDR_PAGE_CFG + 0x042)

#define HI6402ES_S2_SRC_OR_EN_BIT			7
#define HI6402ES_S2_SRC_OL_EN_BIT			6
#define HI6402ES_S2_PGA_OR_EN_BIT			5
#define HI6402ES_S2_PGA_OL_EN_BIT			4
#define HI6402ES_S2_SRC_IR_EN_BIT			3
#define HI6402ES_S2_SRC_IL_EN_BIT			2
#define HI6402ES_S2_PGA_IR_EN_BIT			1
#define HI6402ES_S2_PGA_IL_EN_BIT			0

/* S3 VOICE PGA SRC CLK ENABLE REG */
#define HI6402ES_S3_MODULE_CLK_REG		(BASE_ADDR_PAGE_CFG + 0x043)

#define HI6402ES_S3_SRC_OR_EN_BIT			7
#define HI6402ES_S3_SRC_OL_EN_BIT			6
#define HI6402ES_S3_PGA_OR_EN_BIT			5
#define HI6402ES_S3_PGA_OL_EN_BIT			4
#define HI6402ES_S3_SRC_IR_EN_BIT			3
#define HI6402ES_S3_SRC_IL_EN_BIT			2
#define HI6402ES_S3_PGA_IR_EN_BIT			1
#define HI6402ES_S3_PGA_IL_EN_BIT			0

/* S4 VOICE PGA SRC CLK ENABLE REG */
#define HI6402ES_S4_MODULE_CLK_REG		(BASE_ADDR_PAGE_CFG + 0x044)

#define HI6402ES_S4_SRC_OR_EN_BIT			7
#define HI6402ES_S4_SRC_OL_EN_BIT			6
#define HI6402ES_S4_PGA_OR_EN_BIT			5
#define HI6402ES_S4_PGA_OL_EN_BIT			4
#define HI6402ES_S4_SRC_IR_EN_BIT			3
#define HI6402ES_S4_SRC_IL_EN_BIT			2
#define HI6402ES_S4_PGA_IR_EN_BIT			1
#define HI6402ES_S4_PGA_IL_EN_BIT			0

#define HI6402ES_PLL_CLK_CFG_REG			(BASE_ADDR_PAGE_CFG + 0x0A0)

/* S1 IL PGA CFG */
#define HI6402ES_S1_PGA_IL_GAIN_CFG_REG		(BASE_ADDR_PAGE_DIG + 0x02A)
#define HI6402ES_S1_PGA_IL_GAIN_BIT			0

#define HI6402ES_S1_PGA_IL_MODE_CFG_REG1		(BASE_ADDR_PAGE_DIG + 0x02B)
#define HI6402ES_S1_PGA_IL_MODE_BIT			5
#define HI6402ES_S1_PGA_IL_FIN_BIT			0

#define HI6402ES_S1_PGA_IL_MODE_CFG_REG2		(BASE_ADDR_PAGE_DIG + 0x02C)
#define HI6402ES_S1_PGA_IL_FOUT_BIT			0

/* S1 IR PGA CFG */
#define HI6402ES_S1_PGA_IR_GAIN_CFG_REG		(BASE_ADDR_PAGE_DIG + 0x02D)
#define HI6402ES_S1_PGA_IR_GAIN_BIT			0

#define HI6402ES_S1_PGA_IR_MODE_CFG_REG1		(BASE_ADDR_PAGE_DIG + 0x02E)
#define HI6402ES_S1_PGA_IR_MODE_BIT			5
#define HI6402ES_S1_PGA_IR_FIN_BIT			0

#define HI6402ES_S1_PGA_IR_MODE_CFG_REG2		(BASE_ADDR_PAGE_DIG + 0x02F)
#define HI6402ES_S1_PGA_IR_FOUT_BIT			0

/* S1 OL PGA CFG */
#define HI6402ES_S1_PGA_OL_GAIN_CFG_REG		(BASE_ADDR_PAGE_DIG + 0x030)
#define HI6402ES_S1_PGA_OL_GAIN_BIT			0

#define HI6402ES_S1_PGA_OL_MODE_CFG_REG1		(BASE_ADDR_PAGE_DIG + 0x031)
#define HI6402ES_S1_PGA_OL_MODE_BIT			5
#define HI6402ES_S1_PGA_OL_FIN_BIT			0

#define HI6402ES_S1_PGA_OL_MODE_CFG_REG2		(BASE_ADDR_PAGE_DIG + 0x032)
#define HI6402ES_S1_PGA_OL_FOUT_BIT			0

/* S1 IR PGA CFG */
#define HI6402ES_S1_PGA_OR_GAIN_CFG_REG		(BASE_ADDR_PAGE_DIG + 0x033)
#define HI6402ES_S1_PGA_OR_GAIN_BIT			0

#define HI6402ES_S1_PGA_OR_MODE_CFG_REG1		(BASE_ADDR_PAGE_DIG + 0x034)
#define HI6402ES_S1_PGA_OR_MODE_BIT			5
#define HI6402ES_S1_PGA_OR_FIN_BIT			0

#define HI6402ES_S1_PGA_OR_MODE_CFG_REG2		(BASE_ADDR_PAGE_DIG + 0x035)
#define HI6402ES_S1_PGA_OR_FOUT_BIT			0

/* S2 IL PGA CFG */
#define HI6402ES_S2_PGA_IL_GAIN_CFG_REG		(BASE_ADDR_PAGE_DIG + 0x03C)
#define HI6402ES_S2_PGA_IL_GAIN_BIT			0

#define HI6402ES_S2_PGA_IL_MODE_CFG_REG1		(BASE_ADDR_PAGE_DIG + 0x03D)
#define HI6402ES_S2_PGA_IL_MODE_BIT			5
#define HI6402ES_S2_PGA_IL_FIN_BIT			0

#define HI6402ES_S2_PGA_IL_MODE_CFG_REG2		(BASE_ADDR_PAGE_DIG + 0x03E)
#define HI6402ES_S2_PGA_IL_FOUT_BIT			0

/* S2 IR PGA CFG */
#define HI6402ES_S2_PGA_IR_GAIN_CFG_REG		(BASE_ADDR_PAGE_DIG + 0x03F)
#define HI6402ES_S2_PGA_IR_GAIN_BIT			0

#define HI6402ES_S2_PGA_IR_MODE_CFG_REG1		(BASE_ADDR_PAGE_DIG + 0x040)
#define HI6402ES_S2_PGA_IR_MODE_BIT			5
#define HI6402ES_S2_PGA_IR_FIN_BIT			0

#define HI6402ES_S2_PGA_IR_MODE_CFG_REG2		(BASE_ADDR_PAGE_DIG + 0x041)
#define HI6402ES_S2_PGA_IR_FOUT_BIT			0

/* S2 OL PGA CFG */
#define HI6402ES_S2_PGA_OL_GAIN_CFG_REG		(BASE_ADDR_PAGE_DIG + 0x042)
#define HI6402ES_S2_PGA_OL_GAIN_BIT			0

#define HI6402ES_S2_PGA_OL_MODE_CFG_REG1		(BASE_ADDR_PAGE_DIG + 0x043)
#define HI6402ES_S2_PGA_OL_MODE_BIT			5
#define HI6402ES_S2_PGA_OL_FIN_BIT			0

#define HI6402ES_S2_PGA_OL_MODE_CFG_REG2		(BASE_ADDR_PAGE_DIG + 0x044)
#define HI6402ES_S2_PGA_OL_FOUT_BIT			0

/* S2 IR PGA CFG */
#define HI6402ES_S2_PGA_OR_GAIN_CFG_REG		(BASE_ADDR_PAGE_DIG + 0x045)
#define HI6402ES_S2_PGA_OR_GAIN_BIT			0

#define HI6402ES_S2_PGA_OR_MODE_CFG_REG1		(BASE_ADDR_PAGE_DIG + 0x046)
#define HI6402ES_S2_PGA_OR_MODE_BIT			5
#define HI6402ES_S2_PGA_OR_FIN_BIT			0

#define HI6402ES_S2_PGA_OR_MODE_CFG_REG2		(BASE_ADDR_PAGE_DIG + 0x047)
#define HI6402ES_S2_PGA_OR_FOUT_BIT			0

/* S3 IL PGA CFG */
#define HI6402ES_S3_PGA_IL_GAIN_CFG_REG		(BASE_ADDR_PAGE_DIG + 0x04B)
#define HI6402ES_S3_PGA_IL_GAIN_BIT			0

#define HI6402ES_S3_PGA_IL_MODE_CFG_REG1		(BASE_ADDR_PAGE_DIG + 0x04C)
#define HI6402ES_S3_PGA_IL_MODE_BIT			5
#define HI6402ES_S3_PGA_IL_FIN_BIT			0

#define HI6402ES_S3_PGA_IL_MODE_CFG_REG2		(BASE_ADDR_PAGE_DIG + 0x04D)
#define HI6402ES_S3_PGA_IL_FOUT_BIT			0

/* S3 IR PGA CFG */
#define HI6402ES_S3_PGA_IR_GAIN_CFG_REG		(BASE_ADDR_PAGE_DIG + 0x04E)
#define HI6402ES_S3_PGA_IR_GAIN_BIT			0

#define HI6402ES_S3_PGA_IR_MODE_CFG_REG1		(BASE_ADDR_PAGE_DIG + 0x04F)
#define HI6402ES_S3_PGA_IR_MODE_BIT			5
#define HI6402ES_S3_PGA_IR_FIN_BIT			0

#define HI6402ES_S3_PGA_IR_MODE_CFG_REG2		(BASE_ADDR_PAGE_DIG + 0x050)
#define HI6402ES_S3_PGA_IR_FOUT_BIT			0

/* S3 OL PGA CFG */
#define HI6402ES_S3_PGA_OL_GAIN_CFG_REG		(BASE_ADDR_PAGE_DIG + 0x051)
#define HI6402ES_S3_PGA_OL_GAIN_BIT			0

#define HI6402ES_S3_PGA_OL_MODE_CFG_REG1		(BASE_ADDR_PAGE_DIG + 0x052)
#define HI6402ES_S3_PGA_OL_MODE_BIT			5
#define HI6402ES_S3_PGA_OL_FIN_BIT			0

#define HI6402ES_S3_PGA_OL_MODE_CFG_REG2		(BASE_ADDR_PAGE_DIG + 0x053)
#define HI6402ES_S3_PGA_OL_FOUT_BIT			0

/* S3 IR PGA CFG */
#define HI6402ES_S3_PGA_OR_GAIN_CFG_REG		(BASE_ADDR_PAGE_DIG + 0x054)
#define HI6402ES_S3_PGA_OR_GAIN_BIT			0

#define HI6402ES_S3_PGA_OR_MODE_CFG_REG1		(BASE_ADDR_PAGE_DIG + 0x055)
#define HI6402ES_S3_PGA_OR_MODE_BIT			5
#define HI6402ES_S3_PGA_OR_FIN_BIT			0

#define HI6402ES_S3_PGA_OR_MODE_CFG_REG2		(BASE_ADDR_PAGE_DIG + 0x056)
#define HI6402ES_S3_PGA_OR_FOUT_BIT			0

/* S4 IL PGA CFG */
#define HI6402ES_S4_PGA_IL_GAIN_CFG_REG		(BASE_ADDR_PAGE_DIG + 0x05A)
#define HI6402ES_S4_PGA_IL_GAIN_BIT			0

#define HI6402ES_S4_PGA_IL_MODE_CFG_REG1		(BASE_ADDR_PAGE_DIG + 0x05B)
#define HI6402ES_S4_PGA_IL_MODE_BIT			5
#define HI6402ES_S4_PGA_IL_FIN_BIT			0

#define HI6402ES_S4_PGA_IL_MODE_CFG_REG2		(BASE_ADDR_PAGE_DIG + 0x05C)
#define HI6402ES_S4_PGA_IL_FOUT_BIT			0

/* S4 IR PGA CFG */
#define HI6402ES_S4_PGA_IR_GAIN_CFG_REG		(BASE_ADDR_PAGE_DIG + 0x05D)
#define HI6402ES_S4_PGA_IR_GAIN_BIT			0

#define HI6402ES_S4_PGA_IR_MODE_CFG_REG1		(BASE_ADDR_PAGE_DIG + 0x05E)
#define HI6402ES_S4_PGA_IR_MODE_BIT			5
#define HI6402ES_S4_PGA_IR_FIN_BIT			0

#define HI6402ES_S4_PGA_IR_MODE_CFG_REG2		(BASE_ADDR_PAGE_DIG + 0x05F)
#define HI6402ES_S4_PGA_IR_FOUT_BIT			0

/* S4 OL PGA CFG */
#define HI6402ES_S4_PGA_OL_GAIN_CFG_REG		(BASE_ADDR_PAGE_DIG + 0x060)
#define HI6402ES_S4_PGA_OL_GAIN_BIT			0

#define HI6402ES_S4_PGA_OL_MODE_CFG_REG1		(BASE_ADDR_PAGE_DIG + 0x061)
#define HI6402ES_S4_PGA_OL_MODE_BIT			5
#define HI6402ES_S4_PGA_OL_FIN_BIT			0

#define HI6402ES_S4_PGA_OL_MODE_CFG_REG2		(BASE_ADDR_PAGE_DIG + 0x062)
#define HI6402ES_S4_PGA_OL_FOUT_BIT			0

/* S4 OR PGA CFG */
#define HI6402ES_S4_PGA_OR_GAIN_CFG_REG		(BASE_ADDR_PAGE_DIG + 0x063)
#define HI6402ES_S4_PGA_OR_GAIN_BIT			0

#define HI6402ES_S4_PGA_OR_MODE_CFG_REG1		(BASE_ADDR_PAGE_DIG + 0x064)
#define HI6402ES_S4_PGA_OR_MODE_BIT			5
#define HI6402ES_S4_PGA_OR_FIN_BIT			0

#define HI6402ES_S4_PGA_OR_MODE_CFG_REG2		(BASE_ADDR_PAGE_DIG + 0x065)
#define HI6402ES_S4_PGA_OR_FOUT_BIT			0

/* SIDE PGA CFG */
#define HI6402ES_SIDE_PGA_GAIN_CFG_REG		(BASE_ADDR_PAGE_DIG + 0x07D)
#define HI6402ES_SIDE_PGA_GAIN_BIT			0

#define HI6402ES_SIDE_PGA_MODE_CFG_REG1		(BASE_ADDR_PAGE_DIG + 0x07E)
#define HI6402ES_SIDE_PGA_MODE_BIT			5
#define HI6402ES_SIDE_PGA_FIN_BIT				0

#define HI6402ES_SIDE_PGA_MODE_CFG_REG2		(BASE_ADDR_PAGE_DIG + 0x07F)
#define HI6402ES_SIDE_PGA_FOUT_BIT			0

/* DACL PGA CFG */
#define HI6402ES_DACL_PGA_GAIN_CFG_REG		(BASE_ADDR_PAGE_DIG + 0x080)
#define HI6402ES_DACL_PGA_GAIN_BIT			0

#define HI6402ES_DACL_PGA_MODE_CFG_REG1		(BASE_ADDR_PAGE_DIG + 0x081)
#define HI6402ES_DACL_PGA_MODE_BIT			5
#define HI6402ES_DACL_PGA_FIN_BIT				0

#define HI6402ES_DACL_PGA_MODE_CFG_REG2		(BASE_ADDR_PAGE_DIG + 0x082)
#define HI6402ES_DACL_PGA_FOUT_BIT			0

/* DACR PGA CFG */
#define HI6402ES_DACR_PGA_GAIN_CFG_REG		(BASE_ADDR_PAGE_DIG + 0x083)
#define HI6402ES_DACR_PGA_GAIN_BIT			0

#define HI6402ES_DACR_PGA_MODE_CFG_REG1		(BASE_ADDR_PAGE_DIG + 0x084)
#define HI6402ES_DACR_PGA_MODE_BIT			5
#define HI6402ES_DACR_PGA_FIN_BIT				0

#define HI6402ES_DACR_PGA_MODE_CFG_REG2		(BASE_ADDR_PAGE_DIG + 0x085)
#define HI6402ES_DACR_PGA_FOUT_BIT			0


/* MUX REG */
/* AP MUX SELECT */
#define HI6402ES_AP_MUX_SEL		(BASE_ADDR_PAGE_DIG + 0x008)

#define HI6402ES_APL_MUX_BIT			0
#define HI6402ES_APR_MUX_BIT			4

/* BT MUX SELECT */
#define HI6402ES_BT_MUX_SEL		(BASE_ADDR_PAGE_DIG + 0x00A)

#define HI6402ES_BTL_MUX_BIT			0
#define HI6402ES_BTR_MUX_BIT			4

/* M0 MUX SELECT */
#define HI6402ES_M0_MUX_SEL		(BASE_ADDR_PAGE_DIG + 0x009)

#define HI6402ES_M0L_MUX_BIT			0
#define HI6402ES_M0R_MUX_BIT			4

/* M1 MUX SELECT */
#define HI6402ES_M1_MUX_SEL		(BASE_ADDR_PAGE_DIG + 0x00B)

#define HI6402ES_M1L_MUX_BIT			0
#define HI6402ES_M1R_MUX_BIT			4

/* MUX FOR EQ */
#define HI6402ES_EQ_MUX_SEL		(BASE_ADDR_PAGE_DIG + 0x00E)
#define HI6402ES_EQ1_MUX_SEL_BIT		2
#define HI6402ES_EQ0_MUX_SEL_BIT		0

#define HI6402ES_SHARE_MUX_SEL			(BASE_ADDR_PAGE_DIG + 0x00F)

#define HI6402ES_S4_SRC_OUT_MUX_SEL_BIT		7
#define HI6402ES_S3_SRC_OUT_MUX_SEL_BIT		6
#define HI6402ES_S2_SRC_OUT_MUX_SEL_BIT		5
#define HI6402ES_S1_SRC_OUT_MUX_SEL_BIT		4
#define HI6402ES_SHARE_MUX_SEL_BIT			3

/* MUX FOR SRC SEL */
#define HI6402ES_S_PORT_SRC_IN_SEL0		(BASE_ADDR_PAGE_DIG + 0x00C)
#define HI6402ES_S_PORT_SRC_IN_SEL1		(BASE_ADDR_PAGE_DIG + 0x00D)

#define HI6402ES_S2_PORT_SRC_IR_SEL_BIT		6
#define HI6402ES_S2_PORT_SRC_IL_SEL_BIT		4
#define HI6402ES_S1_PORT_SRC_IR_SEL_BIT		2
#define HI6402ES_S1_PORT_SRC_IL_SEL_BIT		0

#define HI6402ES_S4_PORT_SRC_IR_SEL_BIT		6
#define HI6402ES_S4_PORT_SRC_IL_SEL_BIT		4
#define HI6402ES_S3_PORT_SRC_IR_SEL_BIT		2
#define HI6402ES_S3_PORT_SRC_IL_SEL_BIT		0

/* DAC MIXER MUX SELETCT*/
#define HI6402ES_DAC_MIXER_MUX_SEL	(BASE_ADDR_PAGE_DIG + 0x010)

#define HI6402ES_DACL_MIXER_MUX_BIT		0
#define HI6402ES_DACR_MIXER_MUX_BIT		4

/* MUX FOR IN2 OF MIXER4 */
#define HI6402ES_IN_OUT_MIXER4_MUX_SEL	(BASE_ADDR_PAGE_DIG + 0x011)

#define HI6402ES_MIXER4_OUT_MUX_BIT		4
#define HI6402ES_IN2_MIXER4R_MUX_BIT		2
#define HI6402ES_IN2_MIXER4L_MUX_BIT		0

/* MDM SRC MUX SELETCT*/
#define HI6402ES_MDM_SRC_MUX_SEL		(BASE_ADDR_PAGE_DIG + 0x012)

#define HI6402ES_MDM_SRC_MUX_BIT			0

/* SIDETONE SRC MUX SELETCT*/
#define HI6402ES_SIDETONE_SRC_MUX_SEL	(BASE_ADDR_PAGE_DIG + 0x012)

#define HI6402ES_SIDETONE_SRC_MUX_BIT		4

/* SRCDN MUX SELETCT*/
#define HI6402ES_SRCDN_MUX_SEL		(BASE_ADDR_PAGE_DIG + 0x013)

#define HI6402ES_S4_SRCDN_MUX_BIT			6
#define HI6402ES_S3_SRCDN_MUX_BIT			4
#define HI6402ES_S2_SRCDN_MUX_BIT			2
#define HI6402ES_S1_SRCDN_MUX_BIT			0

/* DACS MUX SELETCT*/
#define HI6402ES_DACS_MUX_SEL		(BASE_ADDR_PAGE_DIG + 0x015)

#define HI6402ES_DACSL_MUX_BIT		0
#define HI6402ES_DACSR_MUX_BIT		4

/* DAC SRC MIXER MUX SELETCT*/
#define HI6402ES_DAC_SRC_MIXER_MUX_SEL		(BASE_ADDR_PAGE_DIG + 0x015)

#define HI6402ES_DACL_SRC_MIXER_MUX_BIT			3
#define HI6402ES_DACR_SRC_MIXER_MUX_BIT			7



/* MUX OF DAC FILTER OUT */
#define HI6402ES_DAC_FILTER_OUTL_MUX_SEL		(BASE_ADDR_PAGE_DIG + 0x089)
#define HI6402ES_DAC_FILTER_OUTR_MUX_SEL		(BASE_ADDR_PAGE_DIG + 0x08A)

#define HI6402ES_DAC_FILTER_OUT_MUX_BIT			7
#define HI6402ES_DAC_SRC_UP16_MODE_BIT			3
#define HI6402ES_DAC_DEEMP_BYPASS_BIT				0

/* DAC HP MUX SELETCT*/
#define HI6402ES_DAC_HP_MUX_SEL		(BASE_ADDR_PAGE_DIG + 0x08E)

#define HI6402ES_DAC_HPL_MUX_BIT			0
#define HI6402ES_DAC_HPR_MUX_BIT			3

/* DAC EP MUX SELETCT*/
#define HI6402ES_DAC_EP_MUX_SEL		(BASE_ADDR_PAGE_DIG + 0x08E)

#define HI6402ES_DAC_EP_MUX_BIT			6

/* DAC LT MUX SELETCT*/
#define HI6402ES_DAC_LT_MUX_SEL		(BASE_ADDR_PAGE_DIG + 0x08F)

#define HI6402ES_DAC_LTL_MUX_BIT			1
#define HI6402ES_DAC_LTR_MUX_BIT			4
#define HI6402ES_DAC_EP_MUX_H_BIT			0

/* MUX FOR SDM */
#define HI6402ES_DACS_SDM_MUX_SEL		(BASE_ADDR_PAGE_DIG + 0x090)

#define HI6402ES_DACSR_SDM_MUX_BIT		6
#define HI6402ES_DACSL_SDM_MUX_BIT		4

#define HI6402ES_DAC_SDM_MUX_SEL		(BASE_ADDR_PAGE_DIG + 0x091)

#define HI6402ES_DACR_SDM_MUX_BIT			1
#define HI6402ES_DACL_SDM_MUX_BIT			0


/* ADC0 MUX SELETCT*/
#define HI6402ES_ADC0_MUX_SEL		(BASE_ADDR_PAGE_DIG + 0x094)

#define HI6402ES_ADCL0_MUX_BIT		0
#define HI6402ES_ADCR0_MUX_BIT		4

/* ADC1 MUX SELETCT*/
#define HI6402ES_ADC1_MUX_SEL		(BASE_ADDR_PAGE_DIG + 0x095)

#define HI6402ES_ADCL1_MUX_BIT		0
#define HI6402ES_ADCR1_MUX_BIT		4


/* DSP IF CLK ENABLE REG */
#define HI6402ES_DSP_IF_CLK_SEL		(BASE_ADDR_PAGE_CFG + 0x045)

#define HI6402ES_S4O_DSP_IF_EN_BIT		7
#define HI6402ES_S4I_DSP_IF_EN_BIT		6
#define HI6402ES_S3O_DSP_IF_EN_BIT		5
#define HI6402ES_S3I_DSP_IF_EN_BIT		4
#define HI6402ES_S2O_DSP_IF_EN_BIT		3
#define HI6402ES_S2I_DSP_IF_EN_BIT		2
#define HI6402ES_S1O_DSP_IF_EN_BIT		1
#define HI6402ES_S1I_DSP_IF_EN_BIT		0

#define HI6402ES_DSP_IF8_CLK_SEL		(BASE_ADDR_PAGE_CFG + 0x047)
#define HI6402ES_DSP_IF8_EN_BIT			4


/* DSP IF BYPASS */
/* S1 DSP IF BYPASS */
#define HI6402ES_S1_DSP_IF_SEL		(BASE_ADDR_PAGE_DIG + 0x037)

#define HI6402ES_S1_DSP_IF_IN_BIT			6
#define HI6402ES_S1_DSP_IF_OUT_BIT		7

/* S2 DSP IF BYPASS */
#define HI6402ES_S2_DSP_IF_SEL		(BASE_ADDR_PAGE_DIG + 0x049)

#define HI6402ES_S2_DSP_IF_IN_BIT			6
#define HI6402ES_S2_DSP_IF_OUT_BIT		7

/* S3 DSP IF BYPASS */
#define HI6402ES_S3_DSP_IF_SEL		(BASE_ADDR_PAGE_DIG + 0x058)

#define HI6402ES_S3_DSP_IF_IN_BIT			6
#define HI6402ES_S3_DSP_IF_OUT_BIT		7

/* S4 DSP IF BYPASS */
#define HI6402ES_S4_DSP_IF_SEL		(BASE_ADDR_PAGE_DIG + 0x067)

#define HI6402ES_S4_DSP_IF_IN_BIT			6
#define HI6402ES_S4_DSP_IF_OUT_BIT		7

/* DSP IF8 BYPASS */
#define HI6402ES_DSP_IF8_SEL			(BASE_ADDR_PAGE_DIG + 0x088)

#define HI6402ES_DSP_IF8_BIT				4


/* SRC BYPASS */
/* S1 IN SRC BYPASS */
#define HI6402ES_S1_IN_SRC_SEL		(BASE_ADDR_PAGE_CFG + 0x041)

#define HI6402ES_S1_IL_SRC_BIT			2
#define HI6402ES_S1_IR_SRC_BIT			3

/* S2 IN SRC BYPASS */
#define HI6402ES_S2_IN_SRC_SEL		(BASE_ADDR_PAGE_CFG + 0x042)

#define HI6402ES_S2_IL_SRC_BIT			2
#define HI6402ES_S2_IR_SRC_BIT			3

/* S3 IN SRC BYPASS */
#define HI6402ES_S3_IN_SRC_SEL		(BASE_ADDR_PAGE_CFG + 0x043)

#define HI6402ES_S3_IL_SRC_BIT			2
#define HI6402ES_S3_IR_SRC_BIT			3

/* S4 IN SRC BYPASS */
#define HI6402ES_S4_IN_SRC_SEL		(BASE_ADDR_PAGE_CFG + 0x044)

#define HI6402ES_S4_IL_SRC_BIT			2
#define HI6402ES_S4_IR_SRC_BIT			3

/* S1 OUT SRC BYPASS */
#define HI6402ES_S1_OUT_SRC_SEL		(BASE_ADDR_PAGE_CFG + 0x041)

#define HI6402ES_S1_OL_SRC_BIT			6
#define HI6402ES_S1_OR_SRC_BIT			7

/* S2 OUT SRC BYPASS */
#define HI6402ES_S2_OUT_SRC_SEL		(BASE_ADDR_PAGE_CFG + 0x042)

#define HI6402ES_S2_OL_SRC_BIT			6
#define HI6402ES_S2_OR_SRC_BIT			7

/* S3 OUT SRC BYPASS */
#define HI6402ES_S3_OUT_SRC_SEL		(BASE_ADDR_PAGE_CFG + 0x043)

#define HI6402ES_S3_OL_SRC_BIT			6
#define HI6402ES_S3_OR_SRC_BIT			7

/* S4 OUT SRC BYPASS */
#define HI6402ES_S4_OUT_SRC_SEL		(BASE_ADDR_PAGE_CFG + 0x044)

#define HI6402ES_S4_OL_SRC_BIT			6
#define HI6402ES_S4_OR_SRC_BIT			7

/* DAC SRC CLK */
#define HI6402ES_DAC_SRC_CLK_REG		(BASE_ADDR_PAGE_CFG + 0x047)

#define HI6402ES_DACR_SRC_EN_BIT			6
#define HI6402ES_DACL_SRC_EN_BIT			5

/* MDM SRC CLK */
#define HI6402ES_MDM_SRC_SEL			(BASE_ADDR_PAGE_CFG + 0x04A)

#define HI6402ES_PDM_EN_BIT				3
#define HI6402ES_MDM_SRC_EN_BIT			2
#define HI6402ES_SIDE_PGA_EN_BIT			1
#define HI6402ES_SIDE_SRC_EN_BIT			0

/* SOME CLK ENABLE REG */
#define HI6402ES_EQ_SM_CLK_REG		(BASE_ADDR_PAGE_CFG + 0x046)
#define HI6402ES_EQ1_CLK_EN_BIT			4
#define HI6402ES_EQ0_CLK_EN_BIT			3
#define HI6402ES_SRC_UP16R_EN_BIT			2
#define HI6402ES_SRC_UP16L_EN_BIT			1
#define HI6402ES_SHARE_MIXER_EN_BIT		0

/* MIXER CLK ENABLE */
#define HI6402ES_DAC_MIXER_CLK_REG		(BASE_ADDR_PAGE_CFG + 0x047)
#define HI6402ES_DACR_MIXER_EN_BIT			1
#define HI6402ES_DACL_MIXER_EN_BIT			0

#define HI6402ES_DAC_SRC_MIXER_CLK_REG	(BASE_ADDR_PAGE_CFG + 0x04C)
#define HI6402ES_DACR_SRC_MIXER_EN_BIT		1
#define HI6402ES_DACL_SRC_MIXER_EN_BIT		0

/* dac src mode */
#define HI6402ES_DAC_SRC_MODE_REG			(BASE_ADDR_PAGE_DIG + 0x086)
#define HI6402ES_DACR_SRC_MODE_BIT			5
#define HI6402ES_DACL_SRC_MODE_BIT			1

/* side src mdm src mode */
#define HI6402ES_SIDE_MDM_SRC_MODE_REG	(BASE_ADDR_PAGE_DIG + 0x087)
#define HI6402ES_SIDETONE_SRC_MODE_BIT		5
#define HI6402ES_MDM_SRC_MODE_BIT				1

/* MIXER REG */
/* DACL MIXER SELECT */
#define HI6402ES_DACL_MIXER_SEL_0			(BASE_ADDR_PAGE_DIG + 0x06A)
#define HI6402ES_DACL_MIXER_SEL_1			(BASE_ADDR_PAGE_DIG + 0x06B)

#define HI6402ES_DACL_MIXER_SIDETONE_BIT		5
#define HI6402ES_DACL_MIXER_MDM_BIT			7
#define HI6402ES_DACL_MIXER_S2L_BIT			6
#define HI6402ES_DACL_MIXER_S1_BIT			5

#define HI6402ES_DACL_MIXER_FD_REG_0		(BASE_ADDR_PAGE_DIG + 0x06A)
#define HI6402ES_DACL_MIXER_FD_REG_1		(BASE_ADDR_PAGE_DIG + 0x06B)

/* DACL MIXER GAIN CONFIG */
#define HI6402ES_DACL_MIXER_GAIN_REG		(BASE_ADDR_PAGE_DIG + 0x069)

#define HI6402ES_DACL_MIXER_SIDETONE_GAIN_BIT		6
#define HI6402ES_DACL_MIXER_MDM_GAIN_BIT			4
#define HI6402ES_DACL_MIXER_S2L_GAIN_BIT			2
#define HI6402ES_DACL_MIXER_S1_GAIN_BIT			0

/* DACR MIXER SELECT */
#define HI6402ES_DACR_MIXER_SEL_0			(BASE_ADDR_PAGE_DIG + 0x06D)
#define HI6402ES_DACR_MIXER_SEL_1			(BASE_ADDR_PAGE_DIG + 0x06E)

#define HI6402ES_DACR_MIXER_SIDETONE_BIT		5
#define HI6402ES_DACR_MIXER_MDM_BIT			7
#define HI6402ES_DACR_MIXER_S2R_BIT			6
#define HI6402ES_DACR_MIXER_S1_BIT			5

#define HI6402ES_DACR_MIXER_FD_REG_0		(BASE_ADDR_PAGE_DIG + 0x06D)
#define HI6402ES_DACR_MIXER_FD_REG_1		(BASE_ADDR_PAGE_DIG + 0x06E)

/* DACR MIXER GAIN CONFIG */
#define HI6402ES_DACR_MIXER_GAIN_REG		(BASE_ADDR_PAGE_DIG + 0x06C)

#define HI6402ES_DACR_MIXER_SIDETONE_GAIN_BIT	6
#define HI6402ES_DACR_MIXER_MDM_GAIN_BIT		4
#define HI6402ES_DACR_MIXER_S2R_GAIN_BIT		2
#define HI6402ES_DACR_MIXER_S1_GAIN_BIT		0

/* SHARE MIXER SELECT */
#define HI6402ES_SHARE_MIXER_SEL_0		(BASE_ADDR_PAGE_DIG + 0x03A)
#define HI6402ES_SHARE_MIXER_SEL_1		(BASE_ADDR_PAGE_DIG + 0x03B)

#define HI6402ES_SHARE_MIXER_2_BIT			7
#define HI6402ES_SHARE_MIXER_1_BIT			6
#define HI6402ES_SHARE_MIXER_0_BIT			5
#define HI6402ES_SHARE_MIXER_3_BIT			5

#define HI6402ES_SHARE_MIXER_FD_REG_0		(BASE_ADDR_PAGE_DIG + 0x03A)
#define HI6402ES_SHARE_MIXER_FD_REG_1		(BASE_ADDR_PAGE_DIG + 0x03B)


/* SHARE MIXER GAIN */
#define HI6402ES_SHARE_MIXER_GAIN_REG		(BASE_ADDR_PAGE_DIG + 0x039)

#define HI6402ES_SHARE_MIXER_GAIN4_BIT		6
#define HI6402ES_SHARE_MIXER_GAIN3_BIT		4
#define HI6402ES_SHARE_MIXER_GAIN2_BIT		2
#define HI6402ES_SHARE_MIXER_GAIN1_BIT		0

/* S1 DSP IF FS CFG */
#define HI6402ES_S1_DSP_IF_FS_CFG_REG	(BASE_ADDR_PAGE_DIG + 0x0AF)

/* DACSL MIXER SELECT */
#define HI6402ES_DACSL_MIXER_SEL			(BASE_ADDR_PAGE_DIG + 0x0B8)

#define HI6402ES_DACSL_MIXER_1_BIT			6
#define HI6402ES_DACSL_MIXER_0_BIT			5
#define HI6402ES_DACSL_MIXER_FD_IN_TIME_BIT	0

/* FS CFG */
#define HI6402ES_FS_DSM_CFG_REG			(BASE_ADDR_PAGE_DIG + 0x0B6)

/* DACSL MIXER FD */
#define HI6402ES_DACSL_MIXER_FD_REG		(BASE_ADDR_PAGE_DIG + 0x0B9)

#define HI6402ES_DACSL_MIXER_FD_EN_BIT		6
#define HI6402ES_DACSL_MIXER_FD_OUT_TIME_BIT	0

/* DACSL MIXER GAIN CONFIG */
#define HI6402ES_DACSL_MIXER_GAIN_REG		(BASE_ADDR_PAGE_DIG + 0x0B7)

#define HI6402ES_DACSL_MIXER_1_GAIN_BIT		2
#define HI6402ES_DACSL_MIXER_0_GAIN_BIT		0

/* DACSR MIXER SELECT */
#define HI6402ES_DACSR_MIXER_SEL			(BASE_ADDR_PAGE_DIG + 0x0BB)

#define HI6402ES_DACSR_MIXER_1_BIT			6
#define HI6402ES_DACSR_MIXER_0_BIT			5
#define HI6402ES_DACSR_MIXER_FD_IN_TIME_BIT	0

/* DACSL MIXER FD */
#define HI6402ES_DACSR_MIXER_FD_REG		(BASE_ADDR_PAGE_DIG + 0x0BC)

#define HI6402ES_DACSR_MIXER_FD_EN_BIT		6
#define HI6402ES_DACSR_MIXER_FD_OUT_TIME_BIT	0

/* DACSR MIXER GAIN CONFIG */
#define HI6402ES_DACSR_MIXER_GAIN_REG		(BASE_ADDR_PAGE_DIG + 0x0BA)

#define HI6402ES_DACSR_MIXER_1_GAIN_BIT		2
#define HI6402ES_DACSR_MIXER_0_GAIN_BIT		0

/* EQ EN */
#define HI6402ES_EQ_EN_REG	(BASE_ADDR_PAGE_DIG + 0x1D0)

#define HI6402ES_EQ0_EN_BIT		0
#define HI6402ES_EQ1_EN_BIT		1

/* DMIC */
#define HI6402ES_DMIC_CFG_REG		(BASE_ADDR_PAGE_DIG + 0x096)

#define HI6402ES_DMIC1_REV_BIT		7
#define HI6402ES_DMIC1_MODE_BIT		6
#define HI6402ES_DMIC0_REV_BIT		3
#define HI6402ES_DMIC0_MODE_BIT		2

#define HI6402ES_DMIC_CLK_REG			(BASE_ADDR_PAGE_CFG + 0x04B)

#define HI6402ES_DMIC1_FS_SEL_BIT			6
#define HI6402ES_DMIC0_FS_SEL_BIT			4
#define HI6402ES_DMIC1_IF_CLK_EN_BIT		3
#define HI6402ES_DMIC1_CLK_EN_BIT			2
#define HI6402ES_DMIC0_IF_CLK_EN_BIT		1
#define HI6402ES_DMIC0_CLK_EN_BIT			0

/* ANA BOOST */
#define HI6402ES_ANA_MIC_BOOST_REG		(BASE_ADDR_PAGE_ANA + 0x0AC)

#define HI6402ES_ANA_MAINMIC_BOOST_BIT		4
#define HI6402ES_ANA_AUXMIC_BOOST_BIT		0

#define HI6402ES_ANA_LINEIN_BOOST_REG		(BASE_ADDR_PAGE_ANA + 0x0AF)

#define HI6402ES_ANA_LINEINL_BOOST_BIT		4
#define HI6402ES_ANA_LINEINR_BOOST_BIT		0

/* ANA MIC PD */
#define HI6402ES_ANA_MIC_PD_REG		(BASE_ADDR_PAGE_ANA + 0x0DD)

#define HI6402ES_HS_MIC_PD_BIT			7
#define HI6402ES_MAIN_MIC_PD_BIT			0
#define HI6402ES_AUX_MIC_PD_BIT			1
#define HI6402ES_MIC2_PD_BIT				2
#define HI6402ES_MIC3_PD_BIT				3

/* ANA MIC DISCHG */
#define HI6402ES_MIC_DISCHG_REG		(BASE_ADDR_PAGE_ANA + 0x0E1)

#define HI6402ES_HS_MIC_DISCHG_BIT		5
#define HI6402ES_MAIN_MIC_DISCHG_BIT		4
#define HI6402ES_AUX_MIC_DISCHG_BIT		3
#define HI6402ES_MIC2_DISCHG_BIT			2
#define HI6402ES_MIC3_DISCHG_BIT			1
#define HI6402ES_HS_ECO_BIT				0

/* votage micbias */
#define HI6402ES_HS_MICBIAS_VALUE_REG	(BASE_ADDR_PAGE_ANA + 0x0E4)

#define HI6402ES_HS_MICBIAS_VALUE_BIT		0

#define HI6402ES_MAIN_AUX_MICBIAS_VALUE_REG	(BASE_ADDR_PAGE_ANA + 0x0E3)

#define HI6402ES_MAIN_MICBIAS_VALUE_BIT			3
#define HI6402ES_AUX_MICBIAS_VALUE_BIT			0

#define HI6402ES_MIC2_MIC3_MICBIAS_VALUE_REG	(BASE_ADDR_PAGE_ANA + 0x0E2)

#define HI6402ES_MIC2_MICBIAS_VALUE_BIT			3
#define HI6402ES_MIC3_MICBIAS_VALUE_BIT			0


/* ANALOG PGA */
#define HI6402ES_ADC_PD_REG		(BASE_ADDR_PAGE_ANA + 0x0A1)

#define HI6402ES_ADC0L_PD_BIT			7
#define HI6402ES_ADC0R_PD_BIT			6
#define HI6402ES_ADC1L_PD_BIT			5
#define HI6402ES_ADC1R_PD_BIT			4
#define HI6402ES_MAINPGA_PD_BIT		3
#define HI6402ES_AUXPGA_PD_BIT		2
#define HI6402ES_LINEPGAL_PD_BIT		1
#define HI6402ES_LINEPGAR_PD_BIT		0

#define HI6402ES_DAC_HP_PD_REG	(BASE_ADDR_PAGE_ANA + 0x0A2)

#define HI6402ES_DAC_HPL_PD1_BIT		7
#define HI6402ES_DAC_HPL_PD0_BIT		6
#define HI6402ES_DAC_HPR_PD1_BIT		5
#define HI6402ES_DAC_HPR_PD0_BIT		4
#define HI6402ES_DAC_HPL_MUTE_PD_BIT	3
#define HI6402ES_DAC_HPR_MUTE_PD_BIT	2
#define HI6402ES_DAC_HPL_PD_BIT		1
#define HI6402ES_DAC_HPR_PD_BIT		0

#define HI6402ES_DAC_HPL_I2V_CFG_REG	(BASE_ADDR_PAGE_ANA + 0x0B1)
#define HI6402ES_DAC_HPR_I2V_CFG_REG	(BASE_ADDR_PAGE_ANA + 0x0B2)

#define HI6402ES_LOL_PGA_CFG_REG	(BASE_ADDR_PAGE_ANA + 0x0B4)
#define HI6402ES_LOL_PGA_GAIN_BIT		1
#define HI6402ES_LOL_PGA_MUTE_BIT		0

#define HI6402ES_LOR_PGA_CFG_REG	(BASE_ADDR_PAGE_ANA + 0x0B5)
#define HI6402ES_LOR_PGA_GAIN_BIT		1
#define HI6402ES_LOR_PGA_MUTE_BIT		0

#define HI6402ES_HPL_PGA_CFG_REG	(BASE_ADDR_PAGE_ANA + 0x0B8)
#define HI6402ES_HPL_PGA_GAIN_BIT		0
#define HI6402ES_HPL_PGA_MUTE_BIT		6

#define HI6402ES_HPR_PGA_CFG_REG	(BASE_ADDR_PAGE_ANA + 0x0B9)
#define HI6402ES_HPR_PGA_GAIN_BIT		0
#define HI6402ES_HPR_PGA_MUTE_BIT		6

#define HI6402ES_HPL_POP_CFG1_REG		(BASE_ADDR_PAGE_ANA + 0x0BB)
#define HI6402ES_HPL_POP_CFG2_REG		(BASE_ADDR_PAGE_ANA + 0x0BC)

#define HI6402ES_EP_PGA_CFG_REG		(BASE_ADDR_PAGE_ANA + 0x0BD)
#define HI6402ES_EP_PGA_GAIN_BIT			1
#define HI6402ES_EP_PGA_MUTE_BIT			0

#define HI6402ES_DAC_EP_LO_PD_REG		(BASE_ADDR_PAGE_ANA + 0x0A3)

#define HI6402ES_DAC_EP_PD_BIT			5
#define HI6402ES_DAC_LOL_PD_BIT			4
#define HI6402ES_DAC_LOR_PD_BIT			3
#define HI6402ES_LOL_PD_BIT				2
#define HI6402ES_LOR_PD_BIT				1
#define HI6402ES_EP_PD_BIT				0

#define HI6402ES_CP_CLK_SEL_REG		(BASE_ADDR_PAGE_ANA + 0x0C6)

#define HI6402ES_POP_CLK_PD_REG		(BASE_ADDR_PAGE_ANA + 0x0C7)

#define HI6402ES_CLK_PD_BIT				1
#define HI6402ES_POP_CLK_PD_BIT			0

#define HI6402ES_ZCD_CFG_REG		(BASE_ADDR_PAGE_CFG + 0x0C9)

#define HI6402ES_HPL_ZCD_BIT				1
#define HI6402ES_HPR_ZCD_BIT				0

#define HI6402ES_CP_PD_REG			(BASE_ADDR_PAGE_ANA + 0x0B7)

#define HI6402ES_CP_PD_BIT				0

#define HI6402ES_CP2_PD_REG			(BASE_ADDR_PAGE_ANA + 0x0EA)

#define HI6402ES_CP2_PD_BIT				0


/* ANA MUX */
#define HI6402ES_LINEL_PGA_SEL_REG	(BASE_ADDR_PAGE_ANA + 0x0A6)

#define HI6402ES_LINEL_PGA_SEL_BIT		6
#define HI6402ES_LINEL_PGA_GAIN_BIT		1
#define HI6402ES_LINEL_PGA_MUTE2_BIT		0

#define HI6402ES_LINER_PGA_SEL_REG	(BASE_ADDR_PAGE_ANA + 0x0A7)

#define HI6402ES_LINER_PGA_SEL_BIT		6
#define HI6402ES_LINER_PGA_GAIN_BIT		1
#define HI6402ES_LINER_PGA_MUTE2_BIT		0

#define HI6402ES_AUX_PGA_SEL_REG		(BASE_ADDR_PAGE_ANA + 0x0A8)

#define HI6402ES_AUX_PGA_GAIN_BIT			3
#define HI6402ES_AUX_PGA_MUTE1_BIT		2
#define HI6402ES_AUX_PGA_MUTE2_BIT		1
#define HI6402ES_AUX_PGA_MUTE_UNLOCK_BIT	0

#define HI6402ES_MAIN_PGA_SEL_REG		(BASE_ADDR_PAGE_ANA + 0x0A9)

#define HI6402ES_MAIN_PGA_GAIN_BIT		2
#define HI6402ES_MAIN_PGA_SEL_BIT			1
#define HI6402ES_MAIN_PGA_MUTE2_BIT		0

#define HI6402ES_ADC_PGA_MUTE1_SEL_REG	(BASE_ADDR_PAGE_ANA + 0x0AA)

#define HI6402ES_LINEL_PGA_MUTE1_BIT			5
#define HI6402ES_LINEL_PGA_MUTE_UNLOCK_BIT	4
#define HI6402ES_LINER_PGA_MUTE1_BIT			3
#define HI6402ES_LINER_PGA_MUTE_UNLOCK_BIT	2
#define HI6402ES_MAIN_PGA_MUTE1_BIT			1
#define HI6402ES_MAIN_PGA_MUTE_UNLOCK_BIT		0

#define HI6402ES_POP_DIS_REG		(BASE_ADDR_PAGE_ANA + 0x0BB)

#define HI6402ES_POP_DIS_BIT			5

#define HI6402ES_PLL_START_REG	(BASE_ADDR_PAGE_ANA + 0x0D0)
#define HI6402ES_PLL_LOCK_REG		(BASE_ADDR_PAGE_ANA + 0x0E6)

#define HI6402ES_ISO_REG			(BASE_ADDR_PAGE_ANA + 0x0E5)

#define HI6402ES_ISO_A18_REG_BIT		1
#define HI6402ES_ISO_A33_REG_BIT		0

/* DIGITAL PGA */
/* DACPGA */
#define HI6402ES_DAC_PGA_CLK_REG	(BASE_ADDR_PAGE_CFG + 0x04A)

#define HI6402ES_DACL_PGA_EN_BIT		6
#define HI6402ES_DACR_PGA_EN_BIT		7

/* SDM */
#define HI6402ES_SDM_CLK_REG		(BASE_ADDR_PAGE_CFG + 0x048)

#define HI6402ES_DACL_SDM_EN_BIT		0
#define HI6402ES_DACR_SDM_EN_BIT		1
#define HI6402ES_DACSL_SDM_EN_BIT		2
#define HI6402ES_DACSR_SDM_EN_BIT		3

/* DAC SDM EN */
#define HI6402ES_SDM_DAC_REG		(BASE_ADDR_PAGE_DIG + 0x08C)

#define HI6402ES_SDM_DACL_EN_BIT		3
#define HI6402ES_SDM_DACR_EN_BIT		7

/* DAC SDM EN */
#define HI6402ES_SDM_DACS_REG		(BASE_ADDR_PAGE_DIG + 0x08D)

#define HI6402ES_SDM_DACSL_EN_BIT		3
#define HI6402ES_SDM_DACSR_EN_BIT		7

/* DAC ADC */
#define HI6402ES_DAC_ADC_CLK_REG	(BASE_ADDR_PAGE_CFG + 0x049)

#define HI6402ES_DACSR_EN_BIT			7
#define HI6402ES_DACSL_EN_BIT			6
#define HI6402ES_DACR_EN_BIT			5
#define HI6402ES_DACL_EN_BIT			4
#define HI6402ES_ADC1R_EN_BIT			3
#define HI6402ES_ADC1L_EN_BIT			2
#define HI6402ES_ADC0R_EN_BIT			1
#define HI6402ES_ADC0L_EN_BIT			0

/* AGC */
#define HI6402ES_DAC_AGC_CLK_REG	(BASE_ADDR_PAGE_CFG + 0x047)

#define HI6402ES_DACR_AGC_EN_BIT		3
#define HI6402ES_DACL_AGC_EN_BIT		2

#endif
