#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7f986a8c0db0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7f986a8b6d90 .scope module, "CPU_tb" "CPU_tb" 3 1;
 .timescale 0 0;
P_0x7f986a8bcf00 .param/str "RAM_INIT_FILE" 0 3 24, "test/5-data/data_jr_1.mem";
P_0x7f986a8bcf40 .param/str "ROM_INIT_FILE" 0 3 25, "test/1-binary/jr_1_instructions.mem";
v0x7f9869616e10_0 .net "active", 0 0, v0x7f986960d230_0;  1 drivers
v0x7f9869616ed0_0 .var "clk", 0 0;
v0x7f9869616fa0_0 .var "clock_enable", 0 0;
v0x7f9869617030_0 .net "data_address", 31 0, L_0x7f9869628310;  1 drivers
v0x7f98696170c0_0 .net "data_read", 0 0, v0x7f986960d6e0_0;  1 drivers
v0x7f98696171d0_0 .net "data_readdata", 31 0, L_0x7f986961d9c0;  1 drivers
v0x7f9869617260_0 .net "data_write", 0 0, v0x7f986960d800_0;  1 drivers
v0x7f9869617330_0 .net "data_writedata", 31 0, v0x7f986960d890_0;  1 drivers
v0x7f9869617400_0 .net "instr_address", 31 0, v0x7f986960dbd0_0;  1 drivers
v0x7f9869617510_0 .net "instr_readdata", 31 0, L_0x7f9869619ca0;  1 drivers
v0x7f98696175e0_0 .net "register_v0", 31 0, L_0x7f9869626580;  1 drivers
v0x7f9869617670_0 .var "reset", 0 0;
S_0x7f986a897c70 .scope module, "CPU" "mips_cpu_harvard" 3 98, 4 1 0, S_0x7f986a8b6d90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_readdata";
    .port_info 1 /INPUT 32 "instr_readdata";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clock_enable";
    .port_info 5 /OUTPUT 32 "register_v0";
    .port_info 6 /OUTPUT 32 "instr_address";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 32 "data_writedata";
    .port_info 9 /OUTPUT 1 "active";
    .port_info 10 /OUTPUT 1 "data_read";
    .port_info 11 /OUTPUT 1 "data_write";
enum0x7f986a853f30 .enum4 (6)
   "R" 6'b000000,
   "ADDIU" 6'b001001,
   "ANDI" 6'b001100,
   "SLTI" 6'b001010,
   "SLTIU" 6'b001011,
   "SW" 6'b101011,
   "LW" 6'b100011,
   "XORI" 6'b001110,
   "BEQ" 6'b000100,
   "LUI" 6'b001111,
   "ORI" 6'b001101,
   "J" 6'b000010,
   "JAL" 6'b000011,
   "B0" 6'b000001,
   "BLEZ" 6'b000110,
   "BGTZ" 6'b000111,
   "BNE" 6'b000101,
   "LB" 6'b100000,
   "LBU" 6'b100100,
   "LH" 6'b100001,
   "LHU" 6'b100101,
   "SB" 6'b101000,
   "SH" 6'b101001,
   "LWL" 6'b100010,
   "LWR" 6'b100110
 ;
enum0x7f986a8566e0 .enum4 (6)
   "JR" 6'b001000,
   "ADDU" 6'b100001,
   "AND" 6'b100100,
   "SLT" 6'b101010,
   "SLTU" 6'b101011,
   "SUBU" 6'b100011,
   "XOR" 6'b100110,
   "SLL" 6'b000000,
   "SLLV" 6'b000100,
   "SRA" 6'b000011,
   "SRAV" 6'b000111,
   "SRL" 6'b000010,
   "SRLV" 6'b000110,
   "DIV" 6'b011010,
   "DIVU" 6'b011011,
   "OR" 6'b100101,
   "MULT" 6'b011000,
   "MULTU" 6'b011001,
   "JALR" 6'b001001,
   "MTHI" 6'b010001,
   "MTLO" 6'b010011,
   "MFHI" 6'b010000,
   "MFLO" 6'b010010
 ;
enum0x7f986a858ba0 .enum4 (3)
   "Branch" 3'b000,
   "Imm" 3'b001,
   "Load" 3'b100,
   "Store" 3'b101
 ;
enum0x7f986a859240 .enum4 (5)
   "BLTZAL" 5'b10000,
   "BLTZ" 5'b00000,
   "BGEZ" 5'b00001,
   "BGEZAL" 5'b10001
 ;
L_0x7f986961fe90 .functor OR 1, L_0x7f986961fa20, L_0x7f986961fcf0, C4<0>, C4<0>;
L_0x7f9869620430 .functor AND 1, L_0x7f9869620210, L_0x7f98696202b0, C4<1>, C4<1>;
L_0x7f98696212d0 .functor OR 1, L_0x7f98696210f0, L_0x7f9869620e80, C4<0>, C4<0>;
L_0x7f98696213c0 .functor AND 1, L_0x7f9869620d00, L_0x7f98696212d0, C4<1>, C4<1>;
L_0x7f9869621190 .functor OR 1, L_0x7f98696213c0, L_0x7f98696214b0, C4<0>, C4<0>;
L_0x7f9869621b00 .functor AND 1, L_0x7f9869621940, L_0x7f9869621cb0, C4<1>, C4<1>;
L_0x7f9869621fb0 .functor AND 1, L_0x7f9869621b00, L_0x7f9869621f10, C4<1>, C4<1>;
L_0x7f9869621d90 .functor AND 1, L_0x7f9869621fb0, L_0x7f98696220a0, C4<1>, C4<1>;
L_0x7f986961f610 .functor AND 1, L_0x7f9869621d90, L_0x7f9869622310, C4<1>, C4<1>;
L_0x7f9869622180 .functor AND 1, L_0x7f986961f610, L_0x7f9869622540, C4<1>, C4<1>;
L_0x7f9869622820 .functor AND 1, L_0x7f9869622180, L_0x7f9869622780, C4<1>, C4<1>;
L_0x7f98696225e0 .functor AND 1, L_0x7f9869622820, L_0x7f9869622970, C4<1>, C4<1>;
L_0x7f9869622c40 .functor OR 1, L_0x7f98696225e0, L_0x7f98696226d0, C4<0>, C4<0>;
L_0x7f9869622a10 .functor OR 1, L_0x7f9869622c40, L_0x7f9869622da0, C4<0>, C4<0>;
L_0x7f9869623040 .functor OR 1, L_0x7f9869622a10, L_0x7f9869622b00, C4<0>, C4<0>;
L_0x7f9869623250 .functor OR 1, L_0x7f9869622e40, L_0x7f9869622f60, C4<0>, C4<0>;
L_0x7f9869623360 .functor AND 1, L_0x7f98696231b0, L_0x7f9869623250, C4<1>, C4<1>;
L_0x7f9869623730 .functor OR 1, L_0x7f9869623040, L_0x7f9869623360, C4<0>, C4<0>;
L_0x7f9869623c00 .functor AND 1, L_0x7f9869623520, L_0x7f986961b3d0, C4<1>, C4<1>;
L_0x7f9869623df0 .functor AND 1, L_0x7f9869623c00, L_0x7f9869623d50, C4<1>, C4<1>;
L_0x7f98696240c0 .functor OR 1, L_0x7f98696243a0, L_0x7f9869623fe0, C4<0>, C4<0>;
L_0x7f9869620fa0 .functor OR 1, L_0x7f98696240c0, L_0x7f9869623cb0, C4<0>, C4<0>;
L_0x7f9869624560 .functor OR 1, L_0x7f9869620fa0, L_0x7f9869624480, C4<0>, C4<0>;
L_0x7f9869624960 .functor OR 1, L_0x7f9869624560, L_0x7f9869624650, C4<0>, C4<0>;
L_0x7f9869624b30 .functor OR 1, L_0x7f9869624960, L_0x7f9869624a50, C4<0>, C4<0>;
L_0x7f9869624c60 .functor OR 1, L_0x7f9869624b30, L_0x7f9869624ba0, C4<0>, C4<0>;
L_0x7f9869624e30 .functor OR 1, L_0x7f9869624c60, L_0x7f9869624d50, C4<0>, C4<0>;
L_0x7f9869625040 .functor OR 1, L_0x7f9869624e30, L_0x7f9869624f30, C4<0>, C4<0>;
L_0x7f9869625230 .functor OR 1, L_0x7f9869625040, L_0x7f9869625130, C4<0>, C4<0>;
L_0x7f9869625460 .functor OR 1, L_0x7f9869625230, L_0x7f9869625340, C4<0>, C4<0>;
L_0x7f9869625650 .functor OR 1, L_0x7f9869625460, L_0x7f9869625570, C4<0>, C4<0>;
L_0x7f9869625830 .functor OR 1, L_0x7f9869625650, L_0x7f9869625750, C4<0>, C4<0>;
L_0x7f9869625e80 .functor OR 1, L_0x7f9869625ca0, L_0x7f9869625d80, C4<0>, C4<0>;
L_0x7f9869626390 .functor OR 1, L_0x7f9869625e80, L_0x7f9869625b60, C4<0>, C4<0>;
v0x7f986960e4d0_2 .array/port v0x7f986960e4d0, 2;
L_0x7f9869626580 .functor BUFZ 32, v0x7f986960e4d0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f9869605990_0 .var "ALU_code", 3 0;
v0x7f9869605a60_0 .net "HI", 31 0, L_0x7f9869627120;  1 drivers
v0x7f9869605b00_0 .var/s "HI_reg", 31 0;
v0x7f9869605bb0_0 .net "I_type", 0 0, L_0x7f9869620580;  1 drivers
v0x7f9869605c50_0 .net "J_type", 0 0, L_0x7f9869620060;  1 drivers
v0x7f9869605d30_0 .net "LO", 31 0, L_0x7f9869618b00;  1 drivers
v0x7f9869605dd0_0 .var/s "LO_reg", 31 0;
v0x7f9869605e80_0 .net "MSB", 0 0, L_0x7f9869626dc0;  1 drivers
v0x7f9869605f20_0 .net "OP", 5 0, L_0x7f986961ee40;  1 drivers
v0x7f9869606060_0 .net "OP_tail", 2 0, L_0x7f986961f340;  1 drivers
v0x7f9869606110_0 .var "PC_next", 31 0;
v0x7f98696061c0_0 .net "PC_upper", 3 0, L_0x7f986961f690;  1 drivers
v0x7f9869606270_0 .net "R_type", 0 0, L_0x7f986961fb60;  1 drivers
v0x7f9869606310_0 .net *"_ivl_1", 7 0, L_0x7f986961e790;  1 drivers
L_0x7f9869774568 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f98696063c0_0 .net *"_ivl_101", 0 0, L_0x7f9869774568;  1 drivers
L_0x7f98697745b0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7f9869606470_0 .net/2u *"_ivl_102", 5 0, L_0x7f98697745b0;  1 drivers
v0x7f9869606520_0 .net *"_ivl_104", 0 0, L_0x7f9869620be0;  1 drivers
v0x7f98696066b0_0 .net *"_ivl_107", 4 0, L_0x7f9869620ad0;  1 drivers
v0x7f9869606740_0 .net *"_ivl_108", 5 0, L_0x7f9869620de0;  1 drivers
L_0x7f98697745f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f98696067e0_0 .net *"_ivl_111", 0 0, L_0x7f98697745f8;  1 drivers
L_0x7f9869774640 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x7f9869606890_0 .net/2u *"_ivl_112", 5 0, L_0x7f9869774640;  1 drivers
v0x7f9869606940_0 .net *"_ivl_114", 0 0, L_0x7f9869620d00;  1 drivers
L_0x7f9869774688 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x7f98696069e0_0 .net/2u *"_ivl_116", 5 0, L_0x7f9869774688;  1 drivers
v0x7f9869606a90_0 .net *"_ivl_118", 0 0, L_0x7f98696210f0;  1 drivers
L_0x7f98697746d0 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x7f9869606b30_0 .net/2u *"_ivl_120", 5 0, L_0x7f98697746d0;  1 drivers
v0x7f9869606be0_0 .net *"_ivl_122", 0 0, L_0x7f9869620e80;  1 drivers
v0x7f9869606c80_0 .net *"_ivl_125", 0 0, L_0x7f98696212d0;  1 drivers
v0x7f9869606d20_0 .net *"_ivl_127", 0 0, L_0x7f98696213c0;  1 drivers
L_0x7f9869774718 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x7f9869606dc0_0 .net/2u *"_ivl_128", 5 0, L_0x7f9869774718;  1 drivers
v0x7f9869606e70_0 .net *"_ivl_130", 0 0, L_0x7f98696214b0;  1 drivers
v0x7f9869606f10_0 .net *"_ivl_133", 0 0, L_0x7f9869621190;  1 drivers
L_0x7f9869774760 .functor BUFT 1, C4<011111>, C4<0>, C4<0>, C4<0>;
v0x7f9869606fb0_0 .net/2u *"_ivl_134", 5 0, L_0x7f9869774760;  1 drivers
v0x7f9869607060_0 .net *"_ivl_137", 4 0, L_0x7f98696216e0;  1 drivers
v0x7f98696065d0_0 .net *"_ivl_138", 5 0, L_0x7f9869621780;  1 drivers
L_0x7f98697747a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f98696072f0_0 .net *"_ivl_141", 0 0, L_0x7f98697747a8;  1 drivers
v0x7f9869607380_0 .net *"_ivl_142", 5 0, L_0x7f98696215d0;  1 drivers
L_0x7f98697747f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7f9869607420_0 .net/2u *"_ivl_146", 5 0, L_0x7f98697747f0;  1 drivers
v0x7f98696074d0_0 .net *"_ivl_148", 0 0, L_0x7f9869621940;  1 drivers
v0x7f9869607570_0 .net *"_ivl_15", 2 0, L_0x7f986961f040;  1 drivers
L_0x7f9869774838 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x7f9869607620_0 .net/2u *"_ivl_150", 5 0, L_0x7f9869774838;  1 drivers
v0x7f98696076d0_0 .net *"_ivl_152", 0 0, L_0x7f9869621cb0;  1 drivers
v0x7f9869607770_0 .net *"_ivl_155", 0 0, L_0x7f9869621b00;  1 drivers
L_0x7f9869774880 .functor BUFT 1, C4<011010>, C4<0>, C4<0>, C4<0>;
v0x7f9869607810_0 .net/2u *"_ivl_156", 5 0, L_0x7f9869774880;  1 drivers
v0x7f98696078c0_0 .net *"_ivl_158", 0 0, L_0x7f9869621f10;  1 drivers
L_0x7f9869774178 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7f9869607960_0 .net/2u *"_ivl_16", 2 0, L_0x7f9869774178;  1 drivers
v0x7f9869607a10_0 .net *"_ivl_161", 0 0, L_0x7f9869621fb0;  1 drivers
L_0x7f98697748c8 .functor BUFT 1, C4<011011>, C4<0>, C4<0>, C4<0>;
v0x7f9869607ab0_0 .net/2u *"_ivl_162", 5 0, L_0x7f98697748c8;  1 drivers
v0x7f9869607b60_0 .net *"_ivl_164", 0 0, L_0x7f98696220a0;  1 drivers
v0x7f9869607c00_0 .net *"_ivl_167", 0 0, L_0x7f9869621d90;  1 drivers
L_0x7f9869774910 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x7f9869607ca0_0 .net/2u *"_ivl_168", 5 0, L_0x7f9869774910;  1 drivers
v0x7f9869607d50_0 .net *"_ivl_170", 0 0, L_0x7f9869622310;  1 drivers
v0x7f9869607df0_0 .net *"_ivl_173", 0 0, L_0x7f986961f610;  1 drivers
L_0x7f9869774958 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x7f9869607e90_0 .net/2u *"_ivl_174", 5 0, L_0x7f9869774958;  1 drivers
v0x7f9869607f40_0 .net *"_ivl_176", 0 0, L_0x7f9869622540;  1 drivers
v0x7f9869607fe0_0 .net *"_ivl_179", 0 0, L_0x7f9869622180;  1 drivers
v0x7f9869608080_0 .net *"_ivl_18", 0 0, L_0x7f986961f120;  1 drivers
L_0x7f98697749a0 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v0x7f9869608120_0 .net/2u *"_ivl_180", 5 0, L_0x7f98697749a0;  1 drivers
v0x7f98696081d0_0 .net *"_ivl_182", 0 0, L_0x7f9869622780;  1 drivers
v0x7f9869608270_0 .net *"_ivl_185", 0 0, L_0x7f9869622820;  1 drivers
L_0x7f98697749e8 .functor BUFT 1, C4<011001>, C4<0>, C4<0>, C4<0>;
v0x7f9869608310_0 .net/2u *"_ivl_186", 5 0, L_0x7f98697749e8;  1 drivers
v0x7f98696083c0_0 .net *"_ivl_188", 0 0, L_0x7f9869622970;  1 drivers
v0x7f9869608460_0 .net *"_ivl_191", 0 0, L_0x7f98696225e0;  1 drivers
L_0x7f9869774a30 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7f9869608500_0 .net/2u *"_ivl_192", 2 0, L_0x7f9869774a30;  1 drivers
v0x7f98696085b0_0 .net *"_ivl_194", 0 0, L_0x7f98696226d0;  1 drivers
v0x7f9869608650_0 .net *"_ivl_197", 0 0, L_0x7f9869622c40;  1 drivers
L_0x7f9869774a78 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7f9869607100_0 .net/2u *"_ivl_198", 2 0, L_0x7f9869774a78;  1 drivers
L_0x7f98697741c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f98696071b0_0 .net/2s *"_ivl_20", 1 0, L_0x7f98697741c0;  1 drivers
v0x7f9869607260_0 .net *"_ivl_200", 0 0, L_0x7f9869622da0;  1 drivers
v0x7f98696086f0_0 .net *"_ivl_203", 0 0, L_0x7f9869622a10;  1 drivers
L_0x7f9869774ac0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x7f9869608790_0 .net/2u *"_ivl_204", 5 0, L_0x7f9869774ac0;  1 drivers
v0x7f9869608840_0 .net *"_ivl_206", 0 0, L_0x7f9869622b00;  1 drivers
v0x7f98696088e0_0 .net *"_ivl_209", 0 0, L_0x7f9869623040;  1 drivers
L_0x7f9869774b08 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x7f9869608980_0 .net/2u *"_ivl_210", 5 0, L_0x7f9869774b08;  1 drivers
v0x7f9869608a30_0 .net *"_ivl_212", 0 0, L_0x7f98696231b0;  1 drivers
L_0x7f9869774b50 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x7f9869608ad0_0 .net/2u *"_ivl_214", 5 0, L_0x7f9869774b50;  1 drivers
v0x7f9869608b80_0 .net *"_ivl_216", 0 0, L_0x7f9869622e40;  1 drivers
L_0x7f9869774b98 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x7f9869608c20_0 .net/2u *"_ivl_218", 5 0, L_0x7f9869774b98;  1 drivers
L_0x7f9869774208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f9869608cd0_0 .net/2s *"_ivl_22", 1 0, L_0x7f9869774208;  1 drivers
v0x7f9869608d80_0 .net *"_ivl_220", 0 0, L_0x7f9869622f60;  1 drivers
v0x7f9869608e20_0 .net *"_ivl_223", 0 0, L_0x7f9869623250;  1 drivers
v0x7f9869608ec0_0 .net *"_ivl_225", 0 0, L_0x7f9869623360;  1 drivers
v0x7f9869608f60_0 .net *"_ivl_227", 0 0, L_0x7f9869623730;  1 drivers
L_0x7f9869774be0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f9869609000_0 .net/2s *"_ivl_228", 1 0, L_0x7f9869774be0;  1 drivers
L_0x7f9869774c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f98696090b0_0 .net/2s *"_ivl_230", 1 0, L_0x7f9869774c28;  1 drivers
v0x7f9869609160_0 .net *"_ivl_232", 1 0, L_0x7f98696237a0;  1 drivers
L_0x7f9869774c70 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7f9869609210_0 .net/2u *"_ivl_238", 5 0, L_0x7f9869774c70;  1 drivers
v0x7f98696092c0_0 .net *"_ivl_24", 1 0, L_0x7f986961b2b0;  1 drivers
v0x7f9869609370_0 .net *"_ivl_240", 0 0, L_0x7f9869623520;  1 drivers
v0x7f9869609410_0 .net *"_ivl_243", 0 0, L_0x7f9869623c00;  1 drivers
v0x7f98696094b0_0 .net *"_ivl_245", 0 0, L_0x7f9869623d50;  1 drivers
v0x7f9869609550_0 .net *"_ivl_247", 0 0, L_0x7f9869623df0;  1 drivers
L_0x7f9869774cb8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f98696095f0_0 .net/2u *"_ivl_248", 26 0, L_0x7f9869774cb8;  1 drivers
v0x7f98696096a0_0 .net *"_ivl_250", 31 0, L_0x7f9869623ea0;  1 drivers
v0x7f9869609750_0 .net *"_ivl_252", 31 0, L_0x7f9869623a00;  1 drivers
v0x7f9869609800_0 .net *"_ivl_254", 6 0, L_0x7f9869623aa0;  1 drivers
L_0x7f9869774d00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f98696098b0_0 .net *"_ivl_257", 0 0, L_0x7f9869774d00;  1 drivers
L_0x7f9869774d48 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7f9869609960_0 .net/2u *"_ivl_260", 5 0, L_0x7f9869774d48;  1 drivers
v0x7f9869609a10_0 .net *"_ivl_262", 0 0, L_0x7f98696243a0;  1 drivers
L_0x7f9869774d90 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x7f9869609ab0_0 .net/2u *"_ivl_264", 5 0, L_0x7f9869774d90;  1 drivers
v0x7f9869609b60_0 .net *"_ivl_266", 0 0, L_0x7f9869623fe0;  1 drivers
v0x7f9869609c00_0 .net *"_ivl_269", 0 0, L_0x7f98696240c0;  1 drivers
L_0x7f9869774dd8 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v0x7f9869609ca0_0 .net/2u *"_ivl_270", 5 0, L_0x7f9869774dd8;  1 drivers
v0x7f9869609d50_0 .net *"_ivl_272", 0 0, L_0x7f9869623cb0;  1 drivers
v0x7f9869609df0_0 .net *"_ivl_275", 0 0, L_0x7f9869620fa0;  1 drivers
L_0x7f9869774e20 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x7f9869609e90_0 .net/2u *"_ivl_276", 5 0, L_0x7f9869774e20;  1 drivers
v0x7f9869609f40_0 .net *"_ivl_278", 0 0, L_0x7f9869624480;  1 drivers
v0x7f9869609fe0_0 .net *"_ivl_281", 0 0, L_0x7f9869624560;  1 drivers
L_0x7f9869774e68 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x7f986960a080_0 .net/2u *"_ivl_282", 5 0, L_0x7f9869774e68;  1 drivers
v0x7f986960a130_0 .net *"_ivl_284", 0 0, L_0x7f9869624650;  1 drivers
v0x7f986960a1d0_0 .net *"_ivl_287", 0 0, L_0x7f9869624960;  1 drivers
L_0x7f9869774eb0 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x7f986960a270_0 .net/2u *"_ivl_288", 5 0, L_0x7f9869774eb0;  1 drivers
v0x7f986960a320_0 .net *"_ivl_290", 0 0, L_0x7f9869624a50;  1 drivers
v0x7f986960a3c0_0 .net *"_ivl_293", 0 0, L_0x7f9869624b30;  1 drivers
L_0x7f9869774ef8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x7f986960a460_0 .net/2u *"_ivl_294", 5 0, L_0x7f9869774ef8;  1 drivers
v0x7f986960a510_0 .net *"_ivl_296", 0 0, L_0x7f9869624ba0;  1 drivers
v0x7f986960a5b0_0 .net *"_ivl_299", 0 0, L_0x7f9869624c60;  1 drivers
v0x7f986960a650_0 .net *"_ivl_3", 7 0, L_0x7f986961eb40;  1 drivers
L_0x7f9869774f40 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v0x7f986960a700_0 .net/2u *"_ivl_300", 5 0, L_0x7f9869774f40;  1 drivers
v0x7f986960a7b0_0 .net *"_ivl_302", 0 0, L_0x7f9869624d50;  1 drivers
v0x7f986960a850_0 .net *"_ivl_305", 0 0, L_0x7f9869624e30;  1 drivers
L_0x7f9869774f88 .functor BUFT 1, C4<100001>, C4<0>, C4<0>, C4<0>;
v0x7f986960a8f0_0 .net/2u *"_ivl_306", 5 0, L_0x7f9869774f88;  1 drivers
v0x7f986960a9a0_0 .net *"_ivl_308", 0 0, L_0x7f9869624f30;  1 drivers
v0x7f986960aa40_0 .net *"_ivl_311", 0 0, L_0x7f9869625040;  1 drivers
L_0x7f9869774fd0 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v0x7f986960aae0_0 .net/2u *"_ivl_312", 5 0, L_0x7f9869774fd0;  1 drivers
v0x7f986960ab90_0 .net *"_ivl_314", 0 0, L_0x7f9869625130;  1 drivers
v0x7f986960ac30_0 .net *"_ivl_317", 0 0, L_0x7f9869625230;  1 drivers
L_0x7f9869775018 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x7f986960acd0_0 .net/2u *"_ivl_318", 5 0, L_0x7f9869775018;  1 drivers
v0x7f986960ad80_0 .net *"_ivl_320", 0 0, L_0x7f9869625340;  1 drivers
v0x7f986960ae20_0 .net *"_ivl_323", 0 0, L_0x7f9869625460;  1 drivers
L_0x7f9869775060 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x7f986960aec0_0 .net/2u *"_ivl_324", 5 0, L_0x7f9869775060;  1 drivers
v0x7f986960af70_0 .net *"_ivl_326", 0 0, L_0x7f9869625570;  1 drivers
v0x7f986960b010_0 .net *"_ivl_329", 0 0, L_0x7f9869625650;  1 drivers
L_0x7f98697750a8 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x7f986960b0b0_0 .net/2u *"_ivl_330", 5 0, L_0x7f98697750a8;  1 drivers
v0x7f986960b160_0 .net *"_ivl_332", 0 0, L_0x7f9869625750;  1 drivers
v0x7f986960b200_0 .net *"_ivl_335", 0 0, L_0x7f9869625830;  1 drivers
v0x7f986960b2a0_0 .net *"_ivl_336", 31 0, L_0x7f9869625940;  1 drivers
v0x7f986960b350_0 .net *"_ivl_338", 6 0, L_0x7f9869625a00;  1 drivers
L_0x7f9869774250 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7f986960b400_0 .net/2u *"_ivl_34", 31 0, L_0x7f9869774250;  1 drivers
L_0x7f98697750f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f986960b4b0_0 .net *"_ivl_341", 0 0, L_0x7f98697750f0;  1 drivers
L_0x7f9869775138 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0x7f986960b560_0 .net/2u *"_ivl_342", 5 0, L_0x7f9869775138;  1 drivers
v0x7f986960b610_0 .net *"_ivl_344", 0 0, L_0x7f9869625ca0;  1 drivers
L_0x7f9869775180 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0x7f986960b6b0_0 .net/2u *"_ivl_346", 5 0, L_0x7f9869775180;  1 drivers
v0x7f986960b760_0 .net *"_ivl_348", 0 0, L_0x7f9869625d80;  1 drivers
v0x7f986960b800_0 .net *"_ivl_351", 0 0, L_0x7f9869625e80;  1 drivers
L_0x7f98697751c8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0x7f986960b8a0_0 .net/2u *"_ivl_352", 5 0, L_0x7f98697751c8;  1 drivers
v0x7f986960b950_0 .net *"_ivl_354", 0 0, L_0x7f9869625b60;  1 drivers
v0x7f986960b9f0_0 .net *"_ivl_357", 0 0, L_0x7f9869626390;  1 drivers
L_0x7f9869775210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f986960ba90_0 .net/2u *"_ivl_358", 15 0, L_0x7f9869775210;  1 drivers
v0x7f986960bb40_0 .net *"_ivl_360", 31 0, L_0x7f9869626480;  1 drivers
v0x7f986960bbf0_0 .net *"_ivl_363", 0 0, L_0x7f9869625f30;  1 drivers
v0x7f986960bca0_0 .net *"_ivl_364", 15 0, L_0x7f9869626050;  1 drivers
v0x7f986960bd50_0 .net *"_ivl_366", 31 0, L_0x7f98696268c0;  1 drivers
v0x7f986960be00_0 .net *"_ivl_368", 31 0, L_0x7f9869626bc0;  1 drivers
v0x7f986960beb0_0 .net/s *"_ivl_377", 17 0, L_0x7f9869626280;  1 drivers
L_0x7f9869775258 .functor BUFT 1, C4<000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7f986960bf60_0 .net/2s *"_ivl_379", 17 0, L_0x7f9869775258;  1 drivers
v0x7f986960c010_0 .net *"_ivl_384", 0 0, L_0x7f98696271e0;  1 drivers
v0x7f986960c0c0_0 .net *"_ivl_385", 14 0, L_0x7f9869627280;  1 drivers
L_0x7f98697752a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f986960c170_0 .net/2u *"_ivl_389", 0 0, L_0x7f98697752a0;  1 drivers
L_0x7f9869774298 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7f986960c220_0 .net/2u *"_ivl_44", 5 0, L_0x7f9869774298;  1 drivers
v0x7f986960c2d0_0 .net *"_ivl_46", 0 0, L_0x7f986961f900;  1 drivers
L_0x7f98697742e0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f986960c370_0 .net/2s *"_ivl_48", 1 0, L_0x7f98697742e0;  1 drivers
v0x7f986960c420_0 .net *"_ivl_5", 7 0, L_0x7f986961ebe0;  1 drivers
L_0x7f9869774328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f986960c4d0_0 .net/2s *"_ivl_50", 1 0, L_0x7f9869774328;  1 drivers
v0x7f986960c580_0 .net *"_ivl_52", 1 0, L_0x7f986961fac0;  1 drivers
L_0x7f9869774370 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x7f986960c630_0 .net/2u *"_ivl_56", 5 0, L_0x7f9869774370;  1 drivers
v0x7f986960c6e0_0 .net *"_ivl_58", 0 0, L_0x7f986961fa20;  1 drivers
L_0x7f98697743b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0x7f986960c780_0 .net/2u *"_ivl_60", 5 0, L_0x7f98697743b8;  1 drivers
v0x7f986960c830_0 .net *"_ivl_62", 0 0, L_0x7f986961fcf0;  1 drivers
v0x7f986960c8d0_0 .net *"_ivl_65", 0 0, L_0x7f986961fe90;  1 drivers
L_0x7f9869774400 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f986960c970_0 .net/2s *"_ivl_66", 1 0, L_0x7f9869774400;  1 drivers
L_0x7f9869774448 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f986960ca20_0 .net/2s *"_ivl_68", 1 0, L_0x7f9869774448;  1 drivers
v0x7f986960cad0_0 .net *"_ivl_7", 7 0, L_0x7f986961ec80;  1 drivers
v0x7f986960cb80_0 .net *"_ivl_70", 1 0, L_0x7f986961ff00;  1 drivers
v0x7f986960cc30_0 .net *"_ivl_75", 0 0, L_0x7f9869620210;  1 drivers
v0x7f986960ccd0_0 .net *"_ivl_77", 0 0, L_0x7f98696202b0;  1 drivers
v0x7f986960cd70_0 .net *"_ivl_79", 0 0, L_0x7f9869620430;  1 drivers
L_0x7f9869774490 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f986960ce10_0 .net/2s *"_ivl_80", 1 0, L_0x7f9869774490;  1 drivers
L_0x7f98697744d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f986960cec0_0 .net/2s *"_ivl_82", 1 0, L_0x7f98697744d8;  1 drivers
v0x7f986960cf70_0 .net *"_ivl_84", 1 0, L_0x7f98696204a0;  1 drivers
v0x7f986960d020_0 .net *"_ivl_91", 4 0, L_0x7f9869620350;  1 drivers
L_0x7f9869774520 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f986960d0d0_0 .net *"_ivl_95", 0 0, L_0x7f9869774520;  1 drivers
v0x7f986960d180_0 .net *"_ivl_97", 4 0, L_0x7f98696206a0;  1 drivers
v0x7f986960d230_0 .var "active", 0 0;
v0x7f986960d2d0_0 .net "astart", 15 0, L_0x7f9869620750;  1 drivers
v0x7f986960d390_0 .var "branch_to", 32 0;
v0x7f986960d440_0 .net "clk", 0 0, v0x7f9869616ed0_0;  1 drivers
v0x7f986960d4f0_0 .net "clock_enable", 0 0, v0x7f9869616fa0_0;  1 drivers
v0x7f986960d590_0 .net "data", 31 0, L_0x7f9869628f60;  1 drivers
v0x7f986960d650_0 .net "data_address", 31 0, L_0x7f9869628310;  alias, 1 drivers
v0x7f986960d6e0_0 .var "data_read", 0 0;
v0x7f986960d770_0 .net "data_readdata", 31 0, L_0x7f986961d9c0;  alias, 1 drivers
v0x7f986960d800_0 .var "data_write", 0 0;
v0x7f986960d890_0 .var "data_writedata", 31 0;
v0x7f986960d920_0 .var "destination", 31 0;
v0x7f986960d9c0_0 .net "funct", 5 0, L_0x7f986961ef60;  1 drivers
v0x7f986960da70_0 .net "funct_tail", 1 0, L_0x7f986961f2a0;  1 drivers
v0x7f986960db20_0 .net "instr", 31 0, L_0x7f986961ed20;  1 drivers
v0x7f986960dbd0_0 .var "instr_address", 31 0;
v0x7f986960dc80_0 .net "instr_address_next", 31 0, L_0x7f986961f570;  1 drivers
v0x7f986960dd30_0 .net "instr_readdata", 31 0, L_0x7f9869619ca0;  alias, 1 drivers
v0x7f986960dde0_0 .var "jump", 0 0;
v0x7f986960de80_0 .var "jump_now", 0 0;
v0x7f986960df20_0 .var "jump_to", 31 0;
v0x7f986960dfd0_0 .net "offset", 17 0, L_0x7f9869626710;  1 drivers
v0x7f986960e080_0 .net "op_1", 31 0, L_0x7f9869624240;  1 drivers
v0x7f986960e160_0 .net "op_2", 31 0, L_0x7f9869626ca0;  1 drivers
v0x7f986960e240_0 .net "out", 31 0, v0x7f986a8d8390_0;  1 drivers
v0x7f986960e2d0_0 .net "reg_addr1", 5 0, L_0x7f9869620930;  1 drivers
v0x7f986960e370_0 .net "reg_addr2", 5 0, L_0x7f9869620830;  1 drivers
v0x7f986960e420_0 .net "reg_addrw", 5 0, L_0x7f9869621a60;  1 drivers
v0x7f986960e4d0 .array "reg_file", 0 31, 31 0;
v0x7f986960e870_0 .var "reg_write", 31 0;
v0x7f986960e920_0 .net "register_v0", 31 0, L_0x7f9869626580;  alias, 1 drivers
v0x7f986960e9d0_0 .net "reset", 0 0, v0x7f9869617670_0;  1 drivers
v0x7f986960ea70_0 .var "reset_prev", 0 0;
v0x7f986960eb10_0 .net "shamt", 4 0, L_0x7f9869623480;  1 drivers
v0x7f986960ebc0_0 .net "shift", 0 0, L_0x7f986961b3d0;  1 drivers
v0x7f986960ec60_0 .net "shift_op2", 0 0, L_0x7f986961f860;  1 drivers
v0x7f986960ed00_0 .net "sign_ext_address", 32 0, L_0x7f98696273a0;  1 drivers
v0x7f986960edb0_0 .net "sign_ext_offset", 32 0, L_0x7f9869627460;  1 drivers
v0x7f986960ee60_0 .var "stall", 0 0;
v0x7f986960ef10_0 .var "stall_prev", 0 0;
v0x7f986960efa0_0 .net "subtype", 2 0, L_0x7f986961f450;  1 drivers
v0x7f986960f050_0 .net "target", 25 0, L_0x7f986961f730;  1 drivers
v0x7f986960f100_0 .net "write_enable", 0 0, L_0x7f9869623920;  1 drivers
E_0x7f986a8c9310 .event posedge, v0x7f986a8d9280_0;
E_0x7f986a8cfb90/0 .event edge, v0x7f986960e9d0_0, v0x7f9869605810_0, v0x7f986960dbd0_0, v0x7f986960de80_0;
E_0x7f986a8cfb90/1 .event edge, v0x7f986a8d88d0_0, v0x7f986960d9c0_0, v0x7f986a8d81f0_0, v0x7f98696061c0_0;
E_0x7f986a8cfb90/2 .event edge, v0x7f986960f050_0, v0x7f986960ed00_0, v0x7f986960edb0_0, v0x7f9869606270_0;
E_0x7f986a8cfb90/3 .event edge, v0x7f9869605c50_0, v0x7f986960e370_0, v0x7f9869605e80_0, v0x7f986a8d82e0_0;
E_0x7f986a8cfb90 .event/or E_0x7f986a8cfb90/0, E_0x7f986a8cfb90/1, E_0x7f986a8cfb90/2, E_0x7f986a8cfb90/3;
E_0x7f986a8cfa50/0 .event edge, v0x7f986a8d88d0_0, v0x7f986960dc80_0, v0x7f986960e370_0, v0x7f986a8d8e00_0;
E_0x7f986a8cfa50/1 .event edge, v0x7f986960d9c0_0, v0x7f9869605b00_0, v0x7f9869605dd0_0, v0x7f986a8d8390_0;
E_0x7f986a8cfa50/2 .event edge, v0x7f986960efa0_0, v0x7f986a8d9320_0;
E_0x7f986a8cfa50 .event/or E_0x7f986a8cfa50/0, E_0x7f986a8cfa50/1, E_0x7f986a8cfa50/2;
E_0x7f986a8d00b0 .event edge, v0x7f986a8d88d0_0, v0x7f986960ef10_0, v0x7f986960e9d0_0;
E_0x7f986a8795d0/0 .event edge, v0x7f986a8d88d0_0, v0x7f986960ebc0_0, v0x7f986960da70_0, v0x7f986960d9c0_0;
E_0x7f986a8795d0/1 .event edge, v0x7f9869606060_0;
E_0x7f986a8795d0 .event/or E_0x7f986a8795d0/0, E_0x7f986a8795d0/1;
L_0x7f986961e790 .part L_0x7f9869619ca0, 0, 8;
L_0x7f986961eb40 .part L_0x7f9869619ca0, 8, 8;
L_0x7f986961ebe0 .part L_0x7f9869619ca0, 16, 8;
L_0x7f986961ec80 .part L_0x7f9869619ca0, 24, 8;
L_0x7f986961ed20 .concat [ 8 8 8 8], L_0x7f986961ec80, L_0x7f986961ebe0, L_0x7f986961eb40, L_0x7f986961e790;
L_0x7f986961ee40 .part L_0x7f986961ed20, 26, 6;
L_0x7f986961ef60 .part L_0x7f986961ed20, 0, 6;
L_0x7f986961f040 .part L_0x7f986961ef60, 3, 3;
L_0x7f986961f120 .cmp/eq 3, L_0x7f986961f040, L_0x7f9869774178;
L_0x7f986961b2b0 .functor MUXZ 2, L_0x7f9869774208, L_0x7f98697741c0, L_0x7f986961f120, C4<>;
L_0x7f986961b3d0 .part L_0x7f986961b2b0, 0, 1;
L_0x7f986961f2a0 .part L_0x7f986961ef60, 0, 2;
L_0x7f986961f340 .part L_0x7f986961ee40, 0, 3;
L_0x7f986961f450 .part L_0x7f986961ed20, 29, 3;
L_0x7f986961f570 .arith/sum 32, v0x7f986960dbd0_0, L_0x7f9869774250;
L_0x7f986961f690 .part L_0x7f986961f570, 28, 4;
L_0x7f986961f730 .part L_0x7f986961ed20, 0, 26;
L_0x7f986961f860 .part L_0x7f986961ef60, 2, 1;
L_0x7f986961f900 .cmp/eq 6, L_0x7f986961ee40, L_0x7f9869774298;
L_0x7f986961fac0 .functor MUXZ 2, L_0x7f9869774328, L_0x7f98697742e0, L_0x7f986961f900, C4<>;
L_0x7f986961fb60 .part L_0x7f986961fac0, 0, 1;
L_0x7f986961fa20 .cmp/eq 6, L_0x7f986961ee40, L_0x7f9869774370;
L_0x7f986961fcf0 .cmp/eq 6, L_0x7f986961ee40, L_0x7f98697743b8;
L_0x7f986961ff00 .functor MUXZ 2, L_0x7f9869774448, L_0x7f9869774400, L_0x7f986961fe90, C4<>;
L_0x7f9869620060 .part L_0x7f986961ff00, 0, 1;
L_0x7f9869620210 .reduce/nor L_0x7f9869620060;
L_0x7f98696202b0 .reduce/nor L_0x7f986961fb60;
L_0x7f98696204a0 .functor MUXZ 2, L_0x7f98697744d8, L_0x7f9869774490, L_0x7f9869620430, C4<>;
L_0x7f9869620580 .part L_0x7f98696204a0, 0, 1;
L_0x7f9869620750 .part L_0x7f986961ed20, 0, 16;
L_0x7f9869620350 .part L_0x7f986961ed20, 21, 5;
L_0x7f9869620930 .concat [ 5 1 0 0], L_0x7f9869620350, L_0x7f9869774520;
L_0x7f98696206a0 .part L_0x7f986961ed20, 16, 5;
L_0x7f9869620830 .concat [ 5 1 0 0], L_0x7f98696206a0, L_0x7f9869774568;
L_0x7f9869620be0 .cmp/eq 6, L_0x7f986961ee40, L_0x7f98697745b0;
L_0x7f9869620ad0 .part L_0x7f986961ed20, 11, 5;
L_0x7f9869620de0 .concat [ 5 1 0 0], L_0x7f9869620ad0, L_0x7f98697745f8;
L_0x7f9869620d00 .cmp/eq 6, L_0x7f986961ee40, L_0x7f9869774640;
L_0x7f98696210f0 .cmp/eq 6, L_0x7f9869620830, L_0x7f9869774688;
L_0x7f9869620e80 .cmp/eq 6, L_0x7f9869620830, L_0x7f98697746d0;
L_0x7f98696214b0 .cmp/eq 6, L_0x7f986961ee40, L_0x7f9869774718;
L_0x7f98696216e0 .part L_0x7f986961ed20, 16, 5;
L_0x7f9869621780 .concat [ 5 1 0 0], L_0x7f98696216e0, L_0x7f98697747a8;
L_0x7f98696215d0 .functor MUXZ 6, L_0x7f9869621780, L_0x7f9869774760, L_0x7f9869621190, C4<>;
L_0x7f9869621a60 .functor MUXZ 6, L_0x7f98696215d0, L_0x7f9869620de0, L_0x7f9869620be0, C4<>;
L_0x7f9869621940 .cmp/eq 6, L_0x7f986961ee40, L_0x7f98697747f0;
L_0x7f9869621cb0 .cmp/ne 6, L_0x7f986961ef60, L_0x7f9869774838;
L_0x7f9869621f10 .cmp/ne 6, L_0x7f986961ef60, L_0x7f9869774880;
L_0x7f98696220a0 .cmp/ne 6, L_0x7f986961ef60, L_0x7f98697748c8;
L_0x7f9869622310 .cmp/ne 6, L_0x7f986961ef60, L_0x7f9869774910;
L_0x7f9869622540 .cmp/ne 6, L_0x7f986961ef60, L_0x7f9869774958;
L_0x7f9869622780 .cmp/ne 6, L_0x7f986961ef60, L_0x7f98697749a0;
L_0x7f9869622970 .cmp/ne 6, L_0x7f986961ef60, L_0x7f98697749e8;
L_0x7f98696226d0 .cmp/eq 3, L_0x7f986961f450, L_0x7f9869774a30;
L_0x7f9869622da0 .cmp/eq 3, L_0x7f986961f450, L_0x7f9869774a78;
L_0x7f9869622b00 .cmp/eq 6, L_0x7f986961ee40, L_0x7f9869774ac0;
L_0x7f98696231b0 .cmp/eq 6, L_0x7f986961ee40, L_0x7f9869774b08;
L_0x7f9869622e40 .cmp/eq 6, L_0x7f9869620830, L_0x7f9869774b50;
L_0x7f9869622f60 .cmp/eq 6, L_0x7f9869620830, L_0x7f9869774b98;
L_0x7f98696237a0 .functor MUXZ 2, L_0x7f9869774c28, L_0x7f9869774be0, L_0x7f9869623730, C4<>;
L_0x7f9869623920 .part L_0x7f98696237a0, 0, 1;
L_0x7f9869623480 .part L_0x7f986961ed20, 6, 5;
L_0x7f9869623520 .cmp/eq 6, L_0x7f986961ee40, L_0x7f9869774c70;
L_0x7f9869623d50 .reduce/nor L_0x7f986961f860;
L_0x7f9869623ea0 .concat [ 5 27 0 0], L_0x7f9869623480, L_0x7f9869774cb8;
L_0x7f9869623a00 .array/port v0x7f986960e4d0, L_0x7f9869623aa0;
L_0x7f9869623aa0 .concat [ 6 1 0 0], L_0x7f9869620930, L_0x7f9869774d00;
L_0x7f9869624240 .functor MUXZ 32, L_0x7f9869623a00, L_0x7f9869623ea0, L_0x7f9869623df0, C4<>;
L_0x7f98696243a0 .cmp/eq 6, L_0x7f986961ee40, L_0x7f9869774d48;
L_0x7f9869623fe0 .cmp/eq 6, L_0x7f986961ee40, L_0x7f9869774d90;
L_0x7f9869623cb0 .cmp/eq 6, L_0x7f986961ee40, L_0x7f9869774dd8;
L_0x7f9869624480 .cmp/eq 6, L_0x7f986961ee40, L_0x7f9869774e20;
L_0x7f9869624650 .cmp/eq 6, L_0x7f986961ee40, L_0x7f9869774e68;
L_0x7f9869624a50 .cmp/eq 6, L_0x7f986961ee40, L_0x7f9869774eb0;
L_0x7f9869624ba0 .cmp/eq 6, L_0x7f986961ee40, L_0x7f9869774ef8;
L_0x7f9869624d50 .cmp/eq 6, L_0x7f986961ee40, L_0x7f9869774f40;
L_0x7f9869624f30 .cmp/eq 6, L_0x7f986961ee40, L_0x7f9869774f88;
L_0x7f9869625130 .cmp/eq 6, L_0x7f986961ee40, L_0x7f9869774fd0;
L_0x7f9869625340 .cmp/eq 6, L_0x7f986961ee40, L_0x7f9869775018;
L_0x7f9869625570 .cmp/eq 6, L_0x7f986961ee40, L_0x7f9869775060;
L_0x7f9869625750 .cmp/eq 6, L_0x7f986961ee40, L_0x7f98697750a8;
L_0x7f9869625940 .array/port v0x7f986960e4d0, L_0x7f9869625a00;
L_0x7f9869625a00 .concat [ 6 1 0 0], L_0x7f9869620830, L_0x7f98697750f0;
L_0x7f9869625ca0 .cmp/eq 6, L_0x7f986961ee40, L_0x7f9869775138;
L_0x7f9869625d80 .cmp/eq 6, L_0x7f986961ee40, L_0x7f9869775180;
L_0x7f9869625b60 .cmp/eq 6, L_0x7f986961ee40, L_0x7f98697751c8;
L_0x7f9869626480 .concat [ 16 16 0 0], L_0x7f9869620750, L_0x7f9869775210;
L_0x7f9869625f30 .part L_0x7f9869620750, 15, 1;
LS_0x7f9869626050_0_0 .concat [ 1 1 1 1], L_0x7f9869625f30, L_0x7f9869625f30, L_0x7f9869625f30, L_0x7f9869625f30;
LS_0x7f9869626050_0_4 .concat [ 1 1 1 1], L_0x7f9869625f30, L_0x7f9869625f30, L_0x7f9869625f30, L_0x7f9869625f30;
LS_0x7f9869626050_0_8 .concat [ 1 1 1 1], L_0x7f9869625f30, L_0x7f9869625f30, L_0x7f9869625f30, L_0x7f9869625f30;
LS_0x7f9869626050_0_12 .concat [ 1 1 1 1], L_0x7f9869625f30, L_0x7f9869625f30, L_0x7f9869625f30, L_0x7f9869625f30;
L_0x7f9869626050 .concat [ 4 4 4 4], LS_0x7f9869626050_0_0, LS_0x7f9869626050_0_4, LS_0x7f9869626050_0_8, LS_0x7f9869626050_0_12;
L_0x7f98696268c0 .concat [ 16 16 0 0], L_0x7f9869620750, L_0x7f9869626050;
L_0x7f9869626bc0 .functor MUXZ 32, L_0x7f98696268c0, L_0x7f9869626480, L_0x7f9869626390, C4<>;
L_0x7f9869626ca0 .functor MUXZ 32, L_0x7f9869626bc0, L_0x7f9869625940, L_0x7f9869625830, C4<>;
L_0x7f9869626dc0 .part L_0x7f9869624240, 31, 1;
L_0x7f9869626280 .extend/s 18, L_0x7f9869620750;
L_0x7f9869626710 .arith/mult 18, L_0x7f9869626280, L_0x7f9869775258;
L_0x7f98696271e0 .part L_0x7f9869626710, 17, 1;
LS_0x7f9869627280_0_0 .concat [ 1 1 1 1], L_0x7f98696271e0, L_0x7f98696271e0, L_0x7f98696271e0, L_0x7f98696271e0;
LS_0x7f9869627280_0_4 .concat [ 1 1 1 1], L_0x7f98696271e0, L_0x7f98696271e0, L_0x7f98696271e0, L_0x7f98696271e0;
LS_0x7f9869627280_0_8 .concat [ 1 1 1 1], L_0x7f98696271e0, L_0x7f98696271e0, L_0x7f98696271e0, L_0x7f98696271e0;
LS_0x7f9869627280_0_12 .concat [ 1 1 1 0], L_0x7f98696271e0, L_0x7f98696271e0, L_0x7f98696271e0;
L_0x7f9869627280 .concat [ 4 4 4 3], LS_0x7f9869627280_0_0, LS_0x7f9869627280_0_4, LS_0x7f9869627280_0_8, LS_0x7f9869627280_0_12;
L_0x7f9869627460 .concat [ 18 15 0 0], L_0x7f9869626710, L_0x7f9869627280;
L_0x7f98696273a0 .concat [ 32 1 0 0], v0x7f986960dbd0_0, L_0x7f98697752a0;
S_0x7f986a8966a0 .scope begin, "$unm_blk_41" "$unm_blk_41" 4 334, 4 334 0, S_0x7f986a897c70;
 .timescale 0 0;
v0x7f986a8d3510_0 .var/2s "i", 31 0;
S_0x7f986a8d7c30 .scope module, "ALU" "mips_cpu_alu" 4 347, 5 1 0, S_0x7f986a897c70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "low";
    .port_info 4 /OUTPUT 32 "high";
    .port_info 5 /OUTPUT 32 "out";
v0x7f986a8d7f10_0 .net "alu_control", 3 0, v0x7f9869605990_0;  1 drivers
v0x7f986a8d7fd0_0 .var "divmult_out", 63 0;
v0x7f986a8d8080_0 .net "high", 0 31, L_0x7f9869627120;  alias, 1 drivers
v0x7f986a8d8140_0 .net "low", 0 31, L_0x7f9869618b00;  alias, 1 drivers
v0x7f986a8d81f0_0 .net "op1", 31 0, L_0x7f9869624240;  alias, 1 drivers
v0x7f986a8d82e0_0 .net "op2", 31 0, L_0x7f9869626ca0;  alias, 1 drivers
v0x7f986a8d8390_0 .var "out", 0 31;
E_0x7f986a8d7ec0 .event edge, v0x7f986a8d7f10_0, v0x7f986a8d81f0_0, v0x7f986a8d82e0_0;
L_0x7f9869618b00 .part v0x7f986a8d7fd0_0, 0, 32;
L_0x7f9869627120 .part v0x7f986a8d7fd0_0, 32, 32;
S_0x7f986a8d84d0 .scope module, "ls" "mips_cpu_loadstore" 4 350, 6 1 0, S_0x7f986a897c70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op_1";
    .port_info 1 /INPUT 16 "astart";
    .port_info 2 /INPUT 32 "read_data";
    .port_info 3 /INPUT 32 "op_2";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 6 "OP";
    .port_info 6 /INPUT 1 "stall";
    .port_info 7 /OUTPUT 32 "data";
    .port_info 8 /OUTPUT 32 "data_address";
enum0x7f986a859ff0 .enum4 (6)
   "SW" 6'b101011,
   "LW" 6'b100011,
   "LB" 6'b100000,
   "LBU" 6'b100100,
   "LH" 6'b100001,
   "LHU" 6'b100101,
   "SB" 6'b101000,
   "SH" 6'b101001,
   "LWL" 6'b100010,
   "LWR" 6'b100110
 ;
L_0x7f9869628f60 .functor BUFZ 32, v0x7f9869605020_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f986a8d88d0_0 .net "OP", 5 0, L_0x7f986961ee40;  alias, 1 drivers
v0x7f986a8d8990_0 .net *"_ivl_1", 0 0, L_0x7f9869627b00;  1 drivers
v0x7f986a8d8a40_0 .net *"_ivl_11", 29 0, L_0x7f9869628270;  1 drivers
L_0x7f98697752e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f986a8d8b00_0 .net/2u *"_ivl_12", 1 0, L_0x7f98697752e8;  1 drivers
v0x7f986a8d8bb0_0 .net *"_ivl_2", 15 0, L_0x7f9869627ba0;  1 drivers
v0x7f986a8d8ca0_0 .net *"_ivl_4", 31 0, L_0x7f9869627d90;  1 drivers
v0x7f986a8d8d50_0 .net "address", 31 0, L_0x7f9869627cd0;  1 drivers
v0x7f986a8d8e00_0 .net "astart", 15 0, L_0x7f9869620750;  alias, 1 drivers
v0x7f986a8d8eb0_0 .net "byte0", 7 0, L_0x7f98696285b0;  1 drivers
v0x7f986a8d8fc0_0 .net "byte1", 7 0, L_0x7f9869628650;  1 drivers
v0x7f986a8d9070_0 .net "byte2", 7 0, L_0x7f98696286f0;  1 drivers
v0x7f986a8d9120_0 .net "byte3", 7 0, L_0x7f9869628790;  1 drivers
v0x7f986a8d91d0_0 .net "byte_enable", 1 0, L_0x7f98696281d0;  1 drivers
v0x7f986a8d9280_0 .net "clk", 0 0, v0x7f9869616ed0_0;  alias, 1 drivers
v0x7f986a8d9320_0 .net "data", 31 0, L_0x7f9869628f60;  alias, 1 drivers
v0x7f9869604de0_0 .net "data_address", 31 0, L_0x7f9869628310;  alias, 1 drivers
v0x7f9869604e70_0 .var "data_prev", 31 0;
v0x7f9869605020_0 .var "data_temp", 31 0;
v0x7f98696050b0_0 .net "op_1", 31 0, L_0x7f9869624240;  alias, 1 drivers
v0x7f9869605160_0 .net "op_2", 31 0, L_0x7f9869626ca0;  alias, 1 drivers
v0x7f9869605220_0 .net "op_2_b0", 7 0, L_0x7f9869628930;  1 drivers
v0x7f98696052d0_0 .net "op_2_b1", 7 0, L_0x7f98696289d0;  1 drivers
v0x7f9869605380_0 .net "op_2_b2", 7 0, L_0x7f9869628a70;  1 drivers
v0x7f9869605430_0 .net "op_2_b3", 7 0, L_0x7f9869628b10;  1 drivers
v0x7f98696054e0_0 .net "read_data", 31 0, L_0x7f986961d9c0;  alias, 1 drivers
v0x7f9869605590_0 .net "sign0", 0 0, L_0x7f9869628bb0;  1 drivers
v0x7f9869605630_0 .net "sign1", 0 0, L_0x7f9869628c50;  1 drivers
v0x7f98696056d0_0 .net "sign2", 0 0, L_0x7f9869628d80;  1 drivers
v0x7f9869605770_0 .net "sign3", 0 0, L_0x7f9869628e20;  1 drivers
v0x7f9869605810_0 .net "stall", 0 0, v0x7f986960ee60_0;  1 drivers
E_0x7f986a8d7e00/0 .event edge, v0x7f986a8d88d0_0, v0x7f9869605430_0, v0x7f9869605380_0, v0x7f98696052d0_0;
E_0x7f986a8d7e00/1 .event edge, v0x7f9869605220_0, v0x7f9869605810_0, v0x7f986a8d91d0_0, v0x7f986a8d9120_0;
E_0x7f986a8d7e00/2 .event edge, v0x7f986a8d9070_0, v0x7f986a8d8fc0_0, v0x7f986a8d8eb0_0, v0x7f9869604e70_0;
E_0x7f986a8d7e00 .event/or E_0x7f986a8d7e00/0, E_0x7f986a8d7e00/1, E_0x7f986a8d7e00/2;
E_0x7f986a8d8820/0 .event edge, v0x7f986a8d88d0_0, v0x7f986a8d91d0_0, v0x7f986a8d8eb0_0, v0x7f986a8d8fc0_0;
E_0x7f986a8d8820/1 .event edge, v0x7f986a8d9070_0, v0x7f986a8d9120_0, v0x7f9869605430_0, v0x7f9869605380_0;
E_0x7f986a8d8820/2 .event edge, v0x7f98696052d0_0, v0x7f9869605590_0, v0x7f9869605630_0, v0x7f98696056d0_0;
E_0x7f986a8d8820/3 .event edge, v0x7f9869605770_0, v0x7f9869605220_0;
E_0x7f986a8d8820 .event/or E_0x7f986a8d8820/0, E_0x7f986a8d8820/1, E_0x7f986a8d8820/2, E_0x7f986a8d8820/3;
L_0x7f9869627b00 .part L_0x7f9869620750, 15, 1;
LS_0x7f9869627ba0_0_0 .concat [ 1 1 1 1], L_0x7f9869627b00, L_0x7f9869627b00, L_0x7f9869627b00, L_0x7f9869627b00;
LS_0x7f9869627ba0_0_4 .concat [ 1 1 1 1], L_0x7f9869627b00, L_0x7f9869627b00, L_0x7f9869627b00, L_0x7f9869627b00;
LS_0x7f9869627ba0_0_8 .concat [ 1 1 1 1], L_0x7f9869627b00, L_0x7f9869627b00, L_0x7f9869627b00, L_0x7f9869627b00;
LS_0x7f9869627ba0_0_12 .concat [ 1 1 1 1], L_0x7f9869627b00, L_0x7f9869627b00, L_0x7f9869627b00, L_0x7f9869627b00;
L_0x7f9869627ba0 .concat [ 4 4 4 4], LS_0x7f9869627ba0_0_0, LS_0x7f9869627ba0_0_4, LS_0x7f9869627ba0_0_8, LS_0x7f9869627ba0_0_12;
L_0x7f9869627d90 .concat [ 16 16 0 0], L_0x7f9869620750, L_0x7f9869627ba0;
L_0x7f9869627cd0 .arith/sum 32, L_0x7f9869624240, L_0x7f9869627d90;
L_0x7f98696281d0 .part L_0x7f9869627cd0, 0, 2;
L_0x7f9869628270 .part L_0x7f9869627cd0, 2, 30;
L_0x7f9869628310 .concat [ 2 30 0 0], L_0x7f98697752e8, L_0x7f9869628270;
L_0x7f98696285b0 .part L_0x7f986961d9c0, 0, 8;
L_0x7f9869628650 .part L_0x7f986961d9c0, 8, 8;
L_0x7f98696286f0 .part L_0x7f986961d9c0, 16, 8;
L_0x7f9869628790 .part L_0x7f986961d9c0, 24, 8;
L_0x7f9869628930 .part L_0x7f9869626ca0, 24, 8;
L_0x7f98696289d0 .part L_0x7f9869626ca0, 16, 8;
L_0x7f9869628a70 .part L_0x7f9869626ca0, 8, 8;
L_0x7f9869628b10 .part L_0x7f9869626ca0, 0, 8;
L_0x7f9869628bb0 .part L_0x7f98696285b0, 7, 1;
L_0x7f9869628c50 .part L_0x7f9869628650, 7, 1;
L_0x7f9869628d80 .part L_0x7f98696286f0, 7, 1;
L_0x7f9869628e20 .part L_0x7f9869628790, 7, 1;
S_0x7f986960f2c0 .scope module, "MEM" "ROM_module" 3 84, 7 1 0, S_0x7f986a8b6d90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x7f986960f490 .param/str "ROM_INIT_FILE" 0 7 11, "test/1-binary/jr_1_instructions.mem";
v0x7f986960f590 .array "PRE_RESET_V", -1077936128 -1077936136, 7 0;
v0x7f986960f630 .array "ROM_RESET_V", -1077933128 -1077936128, 7 0;
v0x7f986960f6d0_0 .net *"_ivl_10", 7 0, L_0x7f9869617950;  1 drivers
L_0x7f9869773560 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f986960f790_0 .net *"_ivl_101", 0 0, L_0x7f9869773560;  1 drivers
L_0x7f98697735a8 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7f986960f840_0 .net/2u *"_ivl_102", 32 0, L_0x7f98697735a8;  1 drivers
v0x7f986960f930_0 .net *"_ivl_104", 32 0, L_0x7f9869619830;  1 drivers
L_0x7f98697735f0 .functor BUFT 1, C4<010111111101111111111111111111000>, C4<0>, C4<0>, C4<0>;
v0x7f986960f9e0_0 .net/2u *"_ivl_106", 32 0, L_0x7f98697735f0;  1 drivers
v0x7f986960fa90_0 .net *"_ivl_108", 32 0, L_0x7f9869619750;  1 drivers
v0x7f986960fb40_0 .net *"_ivl_110", 7 0, L_0x7f9869619b00;  1 drivers
v0x7f986960fc50_0 .net *"_ivl_115", 32 0, L_0x7f9869619e00;  1 drivers
L_0x7f9869773638 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f986960fd00_0 .net *"_ivl_118", 0 0, L_0x7f9869773638;  1 drivers
L_0x7f9869773680 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f986960fdb0_0 .net/2u *"_ivl_119", 32 0, L_0x7f9869773680;  1 drivers
v0x7f986960fe60_0 .net *"_ivl_12", 32 0, L_0x7f9869617a10;  1 drivers
v0x7f986960ff10_0 .net *"_ivl_121", 0 0, L_0x7f9869619be0;  1 drivers
v0x7f986960ffb0_0 .net *"_ivl_123", 7 0, L_0x7f986961a030;  1 drivers
v0x7f9869610060_0 .net *"_ivl_125", 32 0, L_0x7f9869619ea0;  1 drivers
L_0x7f98697736c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9869610110_0 .net *"_ivl_128", 0 0, L_0x7f98697736c8;  1 drivers
L_0x7f9869773710 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7f98696102a0_0 .net/2u *"_ivl_129", 32 0, L_0x7f9869773710;  1 drivers
v0x7f9869610330_0 .net *"_ivl_131", 32 0, L_0x7f986961a1f0;  1 drivers
L_0x7f9869773758 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f98696103e0_0 .net/2u *"_ivl_133", 32 0, L_0x7f9869773758;  1 drivers
v0x7f9869610490_0 .net *"_ivl_135", 32 0, L_0x7f986961a0d0;  1 drivers
v0x7f9869610540_0 .net *"_ivl_137", 7 0, L_0x7f986961a4a0;  1 drivers
v0x7f98696105f0_0 .net *"_ivl_139", 32 0, L_0x7f986961a330;  1 drivers
L_0x7f98697737a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f98696106a0_0 .net *"_ivl_142", 0 0, L_0x7f98697737a0;  1 drivers
L_0x7f98697737e8 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7f9869610750_0 .net/2u *"_ivl_143", 32 0, L_0x7f98697737e8;  1 drivers
v0x7f9869610800_0 .net *"_ivl_145", 32 0, L_0x7f986961a680;  1 drivers
L_0x7f9869773830 .functor BUFT 1, C4<010111111101111111111111111111000>, C4<0>, C4<0>, C4<0>;
v0x7f98696108b0_0 .net/2u *"_ivl_147", 32 0, L_0x7f9869773830;  1 drivers
v0x7f9869610960_0 .net *"_ivl_149", 32 0, L_0x7f986961a540;  1 drivers
L_0x7f9869773098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9869610a10_0 .net *"_ivl_15", 0 0, L_0x7f9869773098;  1 drivers
v0x7f9869610ac0_0 .net *"_ivl_151", 7 0, L_0x7f986961a910;  1 drivers
L_0x7f98697730e0 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9869610b70_0 .net/2u *"_ivl_16", 32 0, L_0x7f98697730e0;  1 drivers
v0x7f9869610c20_0 .net *"_ivl_18", 32 0, L_0x7f9869617bb0;  1 drivers
v0x7f9869610cd0_0 .net *"_ivl_2", 32 0, L_0x7f9869617700;  1 drivers
v0x7f98696101c0_0 .net *"_ivl_20", 7 0, L_0x7f9869617d60;  1 drivers
v0x7f9869610f60_0 .net *"_ivl_22", 32 0, L_0x7f9869617e00;  1 drivers
L_0x7f9869773128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9869610ff0_0 .net *"_ivl_25", 0 0, L_0x7f9869773128;  1 drivers
L_0x7f9869773170 .functor BUFT 1, C4<010111111101111111111111111111000>, C4<0>, C4<0>, C4<0>;
v0x7f9869611090_0 .net/2u *"_ivl_26", 32 0, L_0x7f9869773170;  1 drivers
v0x7f9869611140_0 .net *"_ivl_28", 32 0, L_0x7f9869617f60;  1 drivers
v0x7f98696111f0_0 .net *"_ivl_30", 7 0, L_0x7f98696180e0;  1 drivers
v0x7f98696112a0_0 .net *"_ivl_34", 32 0, L_0x7f9869618250;  1 drivers
L_0x7f98697731b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9869611350_0 .net *"_ivl_37", 0 0, L_0x7f98697731b8;  1 drivers
L_0x7f9869773200 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9869611400_0 .net/2u *"_ivl_38", 32 0, L_0x7f9869773200;  1 drivers
v0x7f98696114b0_0 .net *"_ivl_40", 0 0, L_0x7f9869618330;  1 drivers
v0x7f9869611550_0 .net *"_ivl_42", 7 0, L_0x7f98696184b0;  1 drivers
v0x7f9869611600_0 .net *"_ivl_44", 32 0, L_0x7f9869618550;  1 drivers
L_0x7f9869773248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f98696116b0_0 .net *"_ivl_47", 0 0, L_0x7f9869773248;  1 drivers
L_0x7f9869773290 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f9869611760_0 .net/2u *"_ivl_48", 32 0, L_0x7f9869773290;  1 drivers
L_0x7f9869773008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9869611810_0 .net *"_ivl_5", 0 0, L_0x7f9869773008;  1 drivers
v0x7f98696118c0_0 .net *"_ivl_50", 32 0, L_0x7f98696186e0;  1 drivers
L_0x7f98697732d8 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9869611970_0 .net/2u *"_ivl_52", 32 0, L_0x7f98697732d8;  1 drivers
v0x7f9869611a20_0 .net *"_ivl_54", 32 0, L_0x7f9869618780;  1 drivers
v0x7f9869611ad0_0 .net *"_ivl_56", 7 0, L_0x7f9869618980;  1 drivers
v0x7f9869611b80_0 .net *"_ivl_58", 32 0, L_0x7f9869618a20;  1 drivers
L_0x7f9869773050 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9869611c30_0 .net/2u *"_ivl_6", 32 0, L_0x7f9869773050;  1 drivers
L_0x7f9869773320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9869611ce0_0 .net *"_ivl_61", 0 0, L_0x7f9869773320;  1 drivers
L_0x7f9869773368 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f9869611d90_0 .net/2u *"_ivl_62", 32 0, L_0x7f9869773368;  1 drivers
v0x7f9869611e40_0 .net *"_ivl_64", 32 0, L_0x7f9869618c50;  1 drivers
L_0x7f98697733b0 .functor BUFT 1, C4<010111111101111111111111111111000>, C4<0>, C4<0>, C4<0>;
v0x7f9869611ef0_0 .net/2u *"_ivl_66", 32 0, L_0x7f98697733b0;  1 drivers
v0x7f9869611fa0_0 .net *"_ivl_68", 32 0, L_0x7f9869618cf0;  1 drivers
v0x7f9869612050_0 .net *"_ivl_70", 7 0, L_0x7f9869618ed0;  1 drivers
v0x7f9869612100_0 .net *"_ivl_74", 32 0, L_0x7f9869618f70;  1 drivers
L_0x7f98697733f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f98696121b0_0 .net *"_ivl_77", 0 0, L_0x7f98697733f8;  1 drivers
L_0x7f9869773440 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9869612260_0 .net/2u *"_ivl_78", 32 0, L_0x7f9869773440;  1 drivers
v0x7f9869612310_0 .net *"_ivl_8", 0 0, L_0x7f9869617810;  1 drivers
v0x7f98696123b0_0 .net *"_ivl_80", 0 0, L_0x7f9869618e30;  1 drivers
v0x7f9869610d70_0 .net *"_ivl_82", 7 0, L_0x7f9869619180;  1 drivers
v0x7f9869610e20_0 .net *"_ivl_84", 32 0, L_0x7f9869619010;  1 drivers
L_0x7f9869773488 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9869610ed0_0 .net *"_ivl_87", 0 0, L_0x7f9869773488;  1 drivers
L_0x7f98697734d0 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7f9869612460_0 .net/2u *"_ivl_88", 32 0, L_0x7f98697734d0;  1 drivers
v0x7f9869612510_0 .net *"_ivl_90", 32 0, L_0x7f9869619420;  1 drivers
L_0x7f9869773518 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f98696125c0_0 .net/2u *"_ivl_92", 32 0, L_0x7f9869773518;  1 drivers
v0x7f9869612670_0 .net *"_ivl_94", 32 0, L_0x7f9869619220;  1 drivers
v0x7f9869612720_0 .net *"_ivl_96", 7 0, L_0x7f98696196b0;  1 drivers
v0x7f98696127d0_0 .net *"_ivl_98", 32 0, L_0x7f9869619500;  1 drivers
v0x7f9869612880_0 .net "addr", 31 0, v0x7f986960dbd0_0;  alias, 1 drivers
v0x7f9869612940_0 .net "instruction", 31 0, L_0x7f9869619ca0;  alias, 1 drivers
L_0x7f9869617700 .concat [ 32 1 0 0], v0x7f986960dbd0_0, L_0x7f9869773008;
L_0x7f9869617810 .cmp/ge 33, L_0x7f9869617700, L_0x7f9869773050;
L_0x7f9869617950 .array/port v0x7f986960f630, L_0x7f9869617bb0;
L_0x7f9869617a10 .concat [ 32 1 0 0], v0x7f986960dbd0_0, L_0x7f9869773098;
L_0x7f9869617bb0 .arith/sub 33, L_0x7f9869617a10, L_0x7f98697730e0;
L_0x7f9869617d60 .array/port v0x7f986960f590, L_0x7f9869617f60;
L_0x7f9869617e00 .concat [ 32 1 0 0], v0x7f986960dbd0_0, L_0x7f9869773128;
L_0x7f9869617f60 .arith/sub 33, L_0x7f9869617e00, L_0x7f9869773170;
L_0x7f98696180e0 .functor MUXZ 8, L_0x7f9869617d60, L_0x7f9869617950, L_0x7f9869617810, C4<>;
L_0x7f9869618250 .concat [ 32 1 0 0], v0x7f986960dbd0_0, L_0x7f98697731b8;
L_0x7f9869618330 .cmp/ge 33, L_0x7f9869618250, L_0x7f9869773200;
L_0x7f98696184b0 .array/port v0x7f986960f630, L_0x7f9869618780;
L_0x7f9869618550 .concat [ 32 1 0 0], v0x7f986960dbd0_0, L_0x7f9869773248;
L_0x7f98696186e0 .arith/sum 33, L_0x7f9869618550, L_0x7f9869773290;
L_0x7f9869618780 .arith/sub 33, L_0x7f98696186e0, L_0x7f98697732d8;
L_0x7f9869618980 .array/port v0x7f986960f590, L_0x7f9869618cf0;
L_0x7f9869618a20 .concat [ 32 1 0 0], v0x7f986960dbd0_0, L_0x7f9869773320;
L_0x7f9869618c50 .arith/sum 33, L_0x7f9869618a20, L_0x7f9869773368;
L_0x7f9869618cf0 .arith/sub 33, L_0x7f9869618c50, L_0x7f98697733b0;
L_0x7f9869618ed0 .functor MUXZ 8, L_0x7f9869618980, L_0x7f98696184b0, L_0x7f9869618330, C4<>;
L_0x7f9869618f70 .concat [ 32 1 0 0], v0x7f986960dbd0_0, L_0x7f98697733f8;
L_0x7f9869618e30 .cmp/ge 33, L_0x7f9869618f70, L_0x7f9869773440;
L_0x7f9869619180 .array/port v0x7f986960f630, L_0x7f9869619220;
L_0x7f9869619010 .concat [ 32 1 0 0], v0x7f986960dbd0_0, L_0x7f9869773488;
L_0x7f9869619420 .arith/sum 33, L_0x7f9869619010, L_0x7f98697734d0;
L_0x7f9869619220 .arith/sub 33, L_0x7f9869619420, L_0x7f9869773518;
L_0x7f98696196b0 .array/port v0x7f986960f590, L_0x7f9869619750;
L_0x7f9869619500 .concat [ 32 1 0 0], v0x7f986960dbd0_0, L_0x7f9869773560;
L_0x7f9869619830 .arith/sum 33, L_0x7f9869619500, L_0x7f98697735a8;
L_0x7f9869619750 .arith/sub 33, L_0x7f9869619830, L_0x7f98697735f0;
L_0x7f9869619b00 .functor MUXZ 8, L_0x7f98696196b0, L_0x7f9869619180, L_0x7f9869618e30, C4<>;
L_0x7f9869619ca0 .concat8 [ 8 8 8 8], L_0x7f98696180e0, L_0x7f9869618ed0, L_0x7f9869619b00, L_0x7f986961a910;
L_0x7f9869619e00 .concat [ 32 1 0 0], v0x7f986960dbd0_0, L_0x7f9869773638;
L_0x7f9869619be0 .cmp/ge 33, L_0x7f9869619e00, L_0x7f9869773680;
L_0x7f986961a030 .array/port v0x7f986960f630, L_0x7f986961a0d0;
L_0x7f9869619ea0 .concat [ 32 1 0 0], v0x7f986960dbd0_0, L_0x7f98697736c8;
L_0x7f986961a1f0 .arith/sum 33, L_0x7f9869619ea0, L_0x7f9869773710;
L_0x7f986961a0d0 .arith/sub 33, L_0x7f986961a1f0, L_0x7f9869773758;
L_0x7f986961a4a0 .array/port v0x7f986960f590, L_0x7f986961a540;
L_0x7f986961a330 .concat [ 32 1 0 0], v0x7f986960dbd0_0, L_0x7f98697737a0;
L_0x7f986961a680 .arith/sum 33, L_0x7f986961a330, L_0x7f98697737e8;
L_0x7f986961a540 .arith/sub 33, L_0x7f986961a680, L_0x7f9869773830;
L_0x7f986961a910 .functor MUXZ 8, L_0x7f986961a4a0, L_0x7f986961a030, L_0x7f9869619be0, C4<>;
S_0x7f98696129d0 .scope module, "ramx" "RAM_module" 3 90, 8 1 0, S_0x7f986a8b6d90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "data_in";
    .port_info 2 /INPUT 1 "data_read";
    .port_info 3 /INPUT 1 "data_write";
    .port_info 4 /OUTPUT 32 "data_out";
P_0x7f9869612b90 .param/str "RAM_INIT_FILE" 0 8 17, "test/5-data/data_jr_1.mem";
L_0x7f986961a860 .functor AND 1, v0x7f986960d6e0_0, L_0x7f986961ae10, C4<1>, C4<1>;
L_0x7f986961be40 .functor AND 1, v0x7f986960d6e0_0, L_0x7f986961bc90, C4<1>, C4<1>;
L_0x7f986961cd30 .functor AND 1, v0x7f986960d6e0_0, L_0x7f986961cba0, C4<1>, C4<1>;
L_0x7f986961d840 .functor AND 1, v0x7f986960d6e0_0, L_0x7f986961d7a0, C4<1>, C4<1>;
v0x7f9869612d50 .array "RAM", 1000 0, 7 0;
v0x7f9869612df0 .array "RAM_big", -1356857244 -1356857344, 7 0;
v0x7f9869612e90_0 .net *"_ivl_101", 0 0, L_0x7f986961cd30;  1 drivers
v0x7f9869612f20_0 .net *"_ivl_102", 32 0, L_0x7f986961c520;  1 drivers
L_0x7f9869773cf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9869612fd0_0 .net *"_ivl_105", 0 0, L_0x7f9869773cf8;  1 drivers
L_0x7f9869773d40 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f98696130c0_0 .net/2u *"_ivl_106", 32 0, L_0x7f9869773d40;  1 drivers
v0x7f9869613170_0 .net *"_ivl_108", 0 0, L_0x7f986961cde0;  1 drivers
v0x7f9869613210_0 .net *"_ivl_11", 0 0, L_0x7f986961ae10;  1 drivers
v0x7f98696132b0_0 .net *"_ivl_110", 7 0, L_0x7f986961d000;  1 drivers
v0x7f98696133c0_0 .net *"_ivl_112", 32 0, L_0x7f986961cc40;  1 drivers
L_0x7f9869773d88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9869613470_0 .net *"_ivl_115", 0 0, L_0x7f9869773d88;  1 drivers
L_0x7f9869773dd0 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7f9869613520_0 .net/2u *"_ivl_116", 32 0, L_0x7f9869773dd0;  1 drivers
v0x7f98696135d0_0 .net *"_ivl_118", 32 0, L_0x7f986961cf40;  1 drivers
v0x7f9869613680_0 .net *"_ivl_120", 7 0, L_0x7f986961d290;  1 drivers
v0x7f9869613730_0 .net *"_ivl_122", 32 0, L_0x7f986961d0a0;  1 drivers
L_0x7f9869773e18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f98696137e0_0 .net *"_ivl_125", 0 0, L_0x7f9869773e18;  1 drivers
L_0x7f9869773e60 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7f9869613890_0 .net/2u *"_ivl_126", 32 0, L_0x7f9869773e60;  1 drivers
v0x7f9869613a20_0 .net *"_ivl_128", 32 0, L_0x7f986961d450;  1 drivers
v0x7f9869613ab0_0 .net *"_ivl_13", 0 0, L_0x7f986961a860;  1 drivers
L_0x7f9869773ea8 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9869613b50_0 .net/2u *"_ivl_130", 32 0, L_0x7f9869773ea8;  1 drivers
v0x7f9869613c00_0 .net *"_ivl_132", 32 0, L_0x7f986961d330;  1 drivers
v0x7f9869613cb0_0 .net *"_ivl_134", 7 0, L_0x7f986961d700;  1 drivers
L_0x7f9869773ef0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7f9869613d60_0 .net/2u *"_ivl_136", 7 0, L_0x7f9869773ef0;  1 drivers
v0x7f9869613e10_0 .net *"_ivl_138", 7 0, L_0x7f986961d8e0;  1 drivers
v0x7f9869613ec0_0 .net *"_ivl_14", 32 0, L_0x7f986961aeb0;  1 drivers
v0x7f9869613f70_0 .net *"_ivl_144", 0 0, L_0x7f986961d7a0;  1 drivers
v0x7f9869614010_0 .net *"_ivl_146", 0 0, L_0x7f986961d840;  1 drivers
v0x7f98696140b0_0 .net *"_ivl_147", 32 0, L_0x7f986961dcf0;  1 drivers
L_0x7f9869773f38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9869614160_0 .net *"_ivl_150", 0 0, L_0x7f9869773f38;  1 drivers
L_0x7f9869773f80 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9869614210_0 .net/2u *"_ivl_151", 32 0, L_0x7f9869773f80;  1 drivers
v0x7f98696142c0_0 .net *"_ivl_153", 0 0, L_0x7f986961dba0;  1 drivers
v0x7f9869614360_0 .net *"_ivl_155", 7 0, L_0x7f986961df30;  1 drivers
v0x7f9869614410_0 .net *"_ivl_157", 32 0, L_0x7f986961dd90;  1 drivers
L_0x7f9869773fc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9869613940_0 .net *"_ivl_160", 0 0, L_0x7f9869773fc8;  1 drivers
L_0x7f9869774010 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7f98696146a0_0 .net/2u *"_ivl_161", 32 0, L_0x7f9869774010;  1 drivers
v0x7f9869614730_0 .net *"_ivl_163", 32 0, L_0x7f986961e140;  1 drivers
v0x7f98696147d0_0 .net *"_ivl_165", 7 0, L_0x7f986961dfd0;  1 drivers
v0x7f9869614880_0 .net *"_ivl_167", 32 0, L_0x7f986961e070;  1 drivers
L_0x7f9869773878 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9869614930_0 .net *"_ivl_17", 0 0, L_0x7f9869773878;  1 drivers
L_0x7f9869774058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f98696149e0_0 .net *"_ivl_170", 0 0, L_0x7f9869774058;  1 drivers
L_0x7f98697740a0 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7f9869614a90_0 .net/2u *"_ivl_171", 32 0, L_0x7f98697740a0;  1 drivers
v0x7f9869614b40_0 .net *"_ivl_173", 32 0, L_0x7f986961e3f0;  1 drivers
L_0x7f98697740e8 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9869614bf0_0 .net/2u *"_ivl_175", 32 0, L_0x7f98697740e8;  1 drivers
v0x7f9869614ca0_0 .net *"_ivl_177", 32 0, L_0x7f986961e550;  1 drivers
v0x7f9869614d50_0 .net *"_ivl_179", 7 0, L_0x7f986961e220;  1 drivers
L_0x7f98697738c0 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9869614e00_0 .net/2u *"_ivl_18", 32 0, L_0x7f98697738c0;  1 drivers
L_0x7f9869774130 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7f9869614eb0_0 .net/2u *"_ivl_181", 7 0, L_0x7f9869774130;  1 drivers
v0x7f9869614f60_0 .net *"_ivl_183", 7 0, L_0x7f986961e870;  1 drivers
v0x7f9869615010_0 .net *"_ivl_20", 0 0, L_0x7f986961afd0;  1 drivers
v0x7f98696150b0_0 .net *"_ivl_22", 7 0, L_0x7f986961b130;  1 drivers
v0x7f9869615160_0 .net *"_ivl_24", 32 0, L_0x7f986961b1d0;  1 drivers
L_0x7f9869773908 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9869615210_0 .net *"_ivl_27", 0 0, L_0x7f9869773908;  1 drivers
L_0x7f9869773950 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f98696152c0_0 .net/2u *"_ivl_28", 32 0, L_0x7f9869773950;  1 drivers
v0x7f9869615370_0 .net *"_ivl_30", 32 0, L_0x7f9869619320;  1 drivers
v0x7f9869615420_0 .net *"_ivl_32", 7 0, L_0x7f986961b540;  1 drivers
v0x7f98696154d0_0 .net *"_ivl_34", 32 0, L_0x7f986961b640;  1 drivers
L_0x7f9869773998 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9869615580_0 .net *"_ivl_37", 0 0, L_0x7f9869773998;  1 drivers
L_0x7f98697739e0 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9869615630_0 .net/2u *"_ivl_38", 32 0, L_0x7f98697739e0;  1 drivers
v0x7f98696156e0_0 .net *"_ivl_40", 32 0, L_0x7f986961b6e0;  1 drivers
L_0x7f9869773a28 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9869615790_0 .net/2u *"_ivl_42", 32 0, L_0x7f9869773a28;  1 drivers
v0x7f9869615840_0 .net *"_ivl_44", 32 0, L_0x7f986961b8b0;  1 drivers
v0x7f98696158f0_0 .net *"_ivl_46", 7 0, L_0x7f986961b9d0;  1 drivers
L_0x7f9869773a70 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7f98696159a0_0 .net/2u *"_ivl_48", 7 0, L_0x7f9869773a70;  1 drivers
v0x7f9869615a50_0 .net *"_ivl_50", 7 0, L_0x7f986961bb30;  1 drivers
v0x7f9869615b00_0 .net *"_ivl_55", 0 0, L_0x7f986961bc90;  1 drivers
v0x7f98696144b0_0 .net *"_ivl_57", 0 0, L_0x7f986961be40;  1 drivers
v0x7f9869614550_0 .net *"_ivl_58", 32 0, L_0x7f986961beb0;  1 drivers
L_0x7f9869773ab8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9869614600_0 .net *"_ivl_61", 0 0, L_0x7f9869773ab8;  1 drivers
L_0x7f9869773b00 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9869615ba0_0 .net/2u *"_ivl_62", 32 0, L_0x7f9869773b00;  1 drivers
v0x7f9869615c50_0 .net *"_ivl_64", 0 0, L_0x7f986961bf50;  1 drivers
v0x7f9869615cf0_0 .net *"_ivl_66", 7 0, L_0x7f986961c110;  1 drivers
v0x7f9869615da0_0 .net *"_ivl_68", 32 0, L_0x7f986961c1b0;  1 drivers
L_0x7f9869773b48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9869615e50_0 .net *"_ivl_71", 0 0, L_0x7f9869773b48;  1 drivers
L_0x7f9869773b90 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f9869615f00_0 .net/2u *"_ivl_72", 32 0, L_0x7f9869773b90;  1 drivers
v0x7f9869615fb0_0 .net *"_ivl_74", 32 0, L_0x7f986961c070;  1 drivers
v0x7f9869616060_0 .net *"_ivl_76", 7 0, L_0x7f986961c440;  1 drivers
v0x7f9869616110_0 .net *"_ivl_78", 32 0, L_0x7f986961c350;  1 drivers
L_0x7f9869773bd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f98696161c0_0 .net *"_ivl_81", 0 0, L_0x7f9869773bd8;  1 drivers
L_0x7f9869773c20 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f9869616270_0 .net/2u *"_ivl_82", 32 0, L_0x7f9869773c20;  1 drivers
v0x7f9869616320_0 .net *"_ivl_84", 32 0, L_0x7f986961c600;  1 drivers
L_0x7f9869773c68 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f98696163d0_0 .net/2u *"_ivl_86", 32 0, L_0x7f9869773c68;  1 drivers
v0x7f9869616480_0 .net *"_ivl_88", 32 0, L_0x7f986961c760;  1 drivers
v0x7f9869616530_0 .net *"_ivl_90", 7 0, L_0x7f986961c8e0;  1 drivers
L_0x7f9869773cb0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7f98696165e0_0 .net/2u *"_ivl_92", 7 0, L_0x7f9869773cb0;  1 drivers
v0x7f9869616690_0 .net *"_ivl_94", 7 0, L_0x7f986961ca40;  1 drivers
v0x7f9869616740_0 .net *"_ivl_99", 0 0, L_0x7f986961cba0;  1 drivers
v0x7f98696167e0_0 .net "addr", 31 0, L_0x7f9869628310;  alias, 1 drivers
v0x7f98696168c0_0 .net "byte0_in", 7 0, L_0x7f986961ab10;  1 drivers
v0x7f9869616950_0 .net "byte1_in", 7 0, L_0x7f986961abb0;  1 drivers
v0x7f98696169e0_0 .net "byte2_in", 7 0, L_0x7f986961acd0;  1 drivers
v0x7f9869616a70_0 .net "byte3_in", 7 0, L_0x7f986961ad70;  1 drivers
v0x7f9869616b00_0 .net "data_in", 31 0, v0x7f986960d890_0;  alias, 1 drivers
v0x7f9869616ba0_0 .net "data_out", 31 0, L_0x7f986961d9c0;  alias, 1 drivers
v0x7f9869616c70_0 .net "data_read", 0 0, v0x7f986960d6e0_0;  alias, 1 drivers
v0x7f9869616d00_0 .net "data_write", 0 0, v0x7f986960d800_0;  alias, 1 drivers
E_0x7f9869612ce0/0 .event edge, v0x7f986960d6e0_0, v0x7f986960d800_0, v0x7f9869604de0_0, v0x7f98696168c0_0;
E_0x7f9869612ce0/1 .event edge, v0x7f9869616950_0, v0x7f98696169e0_0, v0x7f9869616a70_0;
E_0x7f9869612ce0 .event/or E_0x7f9869612ce0/0, E_0x7f9869612ce0/1;
L_0x7f986961ab10 .part v0x7f986960d890_0, 0, 8;
L_0x7f986961abb0 .part v0x7f986960d890_0, 8, 8;
L_0x7f986961acd0 .part v0x7f986960d890_0, 16, 8;
L_0x7f986961ad70 .part v0x7f986960d890_0, 24, 8;
L_0x7f986961ae10 .reduce/nor v0x7f986960d800_0;
L_0x7f986961aeb0 .concat [ 32 1 0 0], L_0x7f9869628310, L_0x7f9869773878;
L_0x7f986961afd0 .cmp/gt 33, L_0x7f98697738c0, L_0x7f986961aeb0;
L_0x7f986961b130 .array/port v0x7f9869612d50, L_0x7f9869619320;
L_0x7f986961b1d0 .concat [ 32 1 0 0], L_0x7f9869628310, L_0x7f9869773908;
L_0x7f9869619320 .arith/sum 33, L_0x7f986961b1d0, L_0x7f9869773950;
L_0x7f986961b540 .array/port v0x7f9869612df0, L_0x7f986961b8b0;
L_0x7f986961b640 .concat [ 32 1 0 0], L_0x7f9869628310, L_0x7f9869773998;
L_0x7f986961b6e0 .arith/sum 33, L_0x7f986961b640, L_0x7f98697739e0;
L_0x7f986961b8b0 .arith/sub 33, L_0x7f986961b6e0, L_0x7f9869773a28;
L_0x7f986961b9d0 .functor MUXZ 8, L_0x7f986961b540, L_0x7f986961b130, L_0x7f986961afd0, C4<>;
L_0x7f986961bb30 .functor MUXZ 8, L_0x7f9869773a70, L_0x7f986961b9d0, L_0x7f986961a860, C4<>;
L_0x7f986961bc90 .reduce/nor v0x7f986960d800_0;
L_0x7f986961beb0 .concat [ 32 1 0 0], L_0x7f9869628310, L_0x7f9869773ab8;
L_0x7f986961bf50 .cmp/gt 33, L_0x7f9869773b00, L_0x7f986961beb0;
L_0x7f986961c110 .array/port v0x7f9869612d50, L_0x7f986961c070;
L_0x7f986961c1b0 .concat [ 32 1 0 0], L_0x7f9869628310, L_0x7f9869773b48;
L_0x7f986961c070 .arith/sum 33, L_0x7f986961c1b0, L_0x7f9869773b90;
L_0x7f986961c440 .array/port v0x7f9869612df0, L_0x7f986961c760;
L_0x7f986961c350 .concat [ 32 1 0 0], L_0x7f9869628310, L_0x7f9869773bd8;
L_0x7f986961c600 .arith/sum 33, L_0x7f986961c350, L_0x7f9869773c20;
L_0x7f986961c760 .arith/sub 33, L_0x7f986961c600, L_0x7f9869773c68;
L_0x7f986961c8e0 .functor MUXZ 8, L_0x7f986961c440, L_0x7f986961c110, L_0x7f986961bf50, C4<>;
L_0x7f986961ca40 .functor MUXZ 8, L_0x7f9869773cb0, L_0x7f986961c8e0, L_0x7f986961be40, C4<>;
L_0x7f986961cba0 .reduce/nor v0x7f986960d800_0;
L_0x7f986961c520 .concat [ 32 1 0 0], L_0x7f9869628310, L_0x7f9869773cf8;
L_0x7f986961cde0 .cmp/gt 33, L_0x7f9869773d40, L_0x7f986961c520;
L_0x7f986961d000 .array/port v0x7f9869612d50, L_0x7f986961cf40;
L_0x7f986961cc40 .concat [ 32 1 0 0], L_0x7f9869628310, L_0x7f9869773d88;
L_0x7f986961cf40 .arith/sum 33, L_0x7f986961cc40, L_0x7f9869773dd0;
L_0x7f986961d290 .array/port v0x7f9869612df0, L_0x7f986961d330;
L_0x7f986961d0a0 .concat [ 32 1 0 0], L_0x7f9869628310, L_0x7f9869773e18;
L_0x7f986961d450 .arith/sum 33, L_0x7f986961d0a0, L_0x7f9869773e60;
L_0x7f986961d330 .arith/sub 33, L_0x7f986961d450, L_0x7f9869773ea8;
L_0x7f986961d700 .functor MUXZ 8, L_0x7f986961d290, L_0x7f986961d000, L_0x7f986961cde0, C4<>;
L_0x7f986961d8e0 .functor MUXZ 8, L_0x7f9869773ef0, L_0x7f986961d700, L_0x7f986961cd30, C4<>;
L_0x7f986961d9c0 .concat8 [ 8 8 8 8], L_0x7f986961bb30, L_0x7f986961ca40, L_0x7f986961d8e0, L_0x7f986961e870;
L_0x7f986961d7a0 .reduce/nor v0x7f986960d800_0;
L_0x7f986961dcf0 .concat [ 32 1 0 0], L_0x7f9869628310, L_0x7f9869773f38;
L_0x7f986961dba0 .cmp/gt 33, L_0x7f9869773f80, L_0x7f986961dcf0;
L_0x7f986961df30 .array/port v0x7f9869612d50, L_0x7f986961e140;
L_0x7f986961dd90 .concat [ 32 1 0 0], L_0x7f9869628310, L_0x7f9869773fc8;
L_0x7f986961e140 .arith/sum 33, L_0x7f986961dd90, L_0x7f9869774010;
L_0x7f986961dfd0 .array/port v0x7f9869612df0, L_0x7f986961e550;
L_0x7f986961e070 .concat [ 32 1 0 0], L_0x7f9869628310, L_0x7f9869774058;
L_0x7f986961e3f0 .arith/sum 33, L_0x7f986961e070, L_0x7f98697740a0;
L_0x7f986961e550 .arith/sub 33, L_0x7f986961e3f0, L_0x7f98697740e8;
L_0x7f986961e220 .functor MUXZ 8, L_0x7f986961dfd0, L_0x7f986961df30, L_0x7f986961dba0, C4<>;
L_0x7f986961e870 .functor MUXZ 8, L_0x7f9869774130, L_0x7f986961e220, L_0x7f986961d840, C4<>;
    .scope S_0x7f986960f2c0;
T_0 ;
    %vpi_call/w 7 23 "$readmemh", P_0x7f986960f490, v0x7f986960f630, 33'sb010111111110000000000000000000000 {0 0 0};
    %vpi_call/w 7 24 "$readmemh", "pre_reset_v.mem", v0x7f986960f590, 33'sb010111111101111111111111111111000 {0 0 0};
    %vpi_call/w 7 25 "$display", "Instruction = %h", &A<v0x7f986960f630, 0> {0 0 0};
    %vpi_call/w 7 26 "$display", "Instruction r = %h", &A<v0x7f986960f630, 0> {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7f98696129d0;
T_1 ;
Ewait_0 .event/or E_0x7f9869612ce0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x7f9869616c70_0;
    %nor/r;
    %load/vec4 v0x7f9869616d00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7f98696167e0_0;
    %pad/u 33;
    %cmpi/u 2938109952, 0, 33;
    %jmp/0xz  T_1.2, 5;
    %load/vec4 v0x7f98696168c0_0;
    %ix/getv 4, v0x7f98696167e0_0;
    %store/vec4a v0x7f9869612d50, 4, 0;
    %load/vec4 v0x7f9869616950_0;
    %load/vec4 v0x7f98696167e0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7f9869612d50, 4, 0;
    %load/vec4 v0x7f98696169e0_0;
    %load/vec4 v0x7f98696167e0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7f9869612d50, 4, 0;
    %load/vec4 v0x7f9869616a70_0;
    %load/vec4 v0x7f98696167e0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7f9869612d50, 4, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7f98696168c0_0;
    %load/vec4 v0x7f98696167e0_0;
    %pad/u 33;
    %subi 2938109952, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7f9869612df0, 4, 0;
    %load/vec4 v0x7f9869616950_0;
    %load/vec4 v0x7f98696167e0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %subi 2938109952, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7f9869612df0, 4, 0;
    %load/vec4 v0x7f98696169e0_0;
    %load/vec4 v0x7f98696167e0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %subi 2938109952, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7f9869612df0, 4, 0;
    %load/vec4 v0x7f9869616a70_0;
    %load/vec4 v0x7f98696167e0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %subi 2938109952, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7f9869612df0, 4, 0;
T_1.3 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f98696129d0;
T_2 ;
    %vpi_call/w 8 56 "$readmemh", P_0x7f9869612b90, v0x7f9869612d50, 32'sb00000000000000000000000100000000 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7f986a8d7c30;
T_3 ;
Ewait_1 .event/or E_0x7f986a8d7ec0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x7f986a8d7f10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.15;
T_3.1 ;
    %load/vec4 v0x7f986a8d81f0_0;
    %pad/s 64;
    %load/vec4 v0x7f986a8d82e0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x7f986a8d7fd0_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f986a8d8390_0, 0, 32;
    %jmp T_3.15;
T_3.2 ;
    %load/vec4 v0x7f986a8d81f0_0;
    %pad/u 64;
    %load/vec4 v0x7f986a8d82e0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x7f986a8d7fd0_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f986a8d8390_0, 0, 32;
    %jmp T_3.15;
T_3.3 ;
    %load/vec4 v0x7f986a8d81f0_0;
    %load/vec4 v0x7f986a8d82e0_0;
    %div/s;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f986a8d7fd0_0, 4, 32;
    %load/vec4 v0x7f986a8d81f0_0;
    %load/vec4 v0x7f986a8d82e0_0;
    %mod/s;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f986a8d7fd0_0, 4, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f986a8d8390_0, 0, 32;
    %jmp T_3.15;
T_3.4 ;
    %load/vec4 v0x7f986a8d81f0_0;
    %load/vec4 v0x7f986a8d82e0_0;
    %div;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f986a8d7fd0_0, 4, 32;
    %load/vec4 v0x7f986a8d81f0_0;
    %load/vec4 v0x7f986a8d82e0_0;
    %mod;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f986a8d7fd0_0, 4, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f986a8d8390_0, 0, 32;
    %jmp T_3.15;
T_3.5 ;
    %load/vec4 v0x7f986a8d81f0_0;
    %load/vec4 v0x7f986a8d82e0_0;
    %add;
    %store/vec4 v0x7f986a8d8390_0, 0, 32;
    %jmp T_3.15;
T_3.6 ;
    %load/vec4 v0x7f986a8d81f0_0;
    %load/vec4 v0x7f986a8d82e0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x7f986a8d8390_0, 0, 32;
    %jmp T_3.15;
T_3.7 ;
    %load/vec4 v0x7f986a8d81f0_0;
    %load/vec4 v0x7f986a8d82e0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x7f986a8d8390_0, 0, 32;
    %jmp T_3.15;
T_3.8 ;
    %load/vec4 v0x7f986a8d81f0_0;
    %load/vec4 v0x7f986a8d82e0_0;
    %and;
    %store/vec4 v0x7f986a8d8390_0, 0, 32;
    %jmp T_3.15;
T_3.9 ;
    %load/vec4 v0x7f986a8d81f0_0;
    %load/vec4 v0x7f986a8d82e0_0;
    %or;
    %store/vec4 v0x7f986a8d8390_0, 0, 32;
    %jmp T_3.15;
T_3.10 ;
    %load/vec4 v0x7f986a8d81f0_0;
    %load/vec4 v0x7f986a8d82e0_0;
    %xor;
    %store/vec4 v0x7f986a8d8390_0, 0, 32;
    %jmp T_3.15;
T_3.11 ;
    %load/vec4 v0x7f986a8d82e0_0;
    %ix/getv 4, v0x7f986a8d81f0_0;
    %shiftl 4;
    %store/vec4 v0x7f986a8d8390_0, 0, 32;
    %jmp T_3.15;
T_3.12 ;
    %load/vec4 v0x7f986a8d82e0_0;
    %ix/getv 4, v0x7f986a8d81f0_0;
    %shiftr 4;
    %store/vec4 v0x7f986a8d8390_0, 0, 32;
    %jmp T_3.15;
T_3.13 ;
    %load/vec4 v0x7f986a8d82e0_0;
    %ix/getv 4, v0x7f986a8d81f0_0;
    %shiftr/s 4;
    %store/vec4 v0x7f986a8d8390_0, 0, 32;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x7f986a8d81f0_0;
    %load/vec4 v0x7f986a8d82e0_0;
    %sub;
    %store/vec4 v0x7f986a8d8390_0, 0, 32;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7f986a8d84d0;
T_4 ;
Ewait_2 .event/or E_0x7f986a8d8820, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x7f986a8d88d0_0;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v0x7f986a8d91d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %jmp T_4.12;
T_4.8 ;
    %load/vec4 v0x7f986a8d8eb0_0;
    %load/vec4 v0x7f986a8d8fc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f986a8d9070_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f986a8d9120_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9869605020_0, 0, 32;
    %jmp T_4.12;
T_4.9 ;
    %load/vec4 v0x7f986a8d8fc0_0;
    %load/vec4 v0x7f986a8d9070_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f986a8d9120_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f9869605430_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9869605020_0, 0, 32;
    %jmp T_4.12;
T_4.10 ;
    %load/vec4 v0x7f986a8d9070_0;
    %load/vec4 v0x7f986a8d9120_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f9869605380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f9869605430_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9869605020_0, 0, 32;
    %jmp T_4.12;
T_4.11 ;
    %load/vec4 v0x7f986a8d9120_0;
    %load/vec4 v0x7f98696052d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f9869605380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f9869605430_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9869605020_0, 0, 32;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v0x7f986a8d91d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %jmp T_4.17;
T_4.13 ;
    %load/vec4 v0x7f9869605590_0;
    %replicate 24;
    %load/vec4 v0x7f986a8d8eb0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9869605020_0, 0, 32;
    %jmp T_4.17;
T_4.14 ;
    %load/vec4 v0x7f9869605630_0;
    %replicate 24;
    %load/vec4 v0x7f986a8d8fc0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9869605020_0, 0, 32;
    %jmp T_4.17;
T_4.15 ;
    %load/vec4 v0x7f98696056d0_0;
    %replicate 24;
    %load/vec4 v0x7f986a8d9070_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9869605020_0, 0, 32;
    %jmp T_4.17;
T_4.16 ;
    %load/vec4 v0x7f9869605770_0;
    %replicate 24;
    %load/vec4 v0x7f986a8d9120_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9869605020_0, 0, 32;
    %jmp T_4.17;
T_4.17 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x7f986a8d91d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.18 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7f986a8d8eb0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9869605020_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7f986a8d8fc0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9869605020_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7f986a8d9070_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9869605020_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7f986a8d9120_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9869605020_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x7f986a8d91d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %jmp T_4.27;
T_4.23 ;
    %load/vec4 v0x7f9869605220_0;
    %load/vec4 v0x7f98696052d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f9869605380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f986a8d8eb0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9869605020_0, 0, 32;
    %jmp T_4.27;
T_4.24 ;
    %load/vec4 v0x7f9869605220_0;
    %load/vec4 v0x7f98696052d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f986a8d8eb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f986a8d8fc0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9869605020_0, 0, 32;
    %jmp T_4.27;
T_4.25 ;
    %load/vec4 v0x7f9869605220_0;
    %load/vec4 v0x7f986a8d8eb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f986a8d8fc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f986a8d9070_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9869605020_0, 0, 32;
    %jmp T_4.27;
T_4.26 ;
    %load/vec4 v0x7f986a8d8eb0_0;
    %load/vec4 v0x7f986a8d8fc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f986a8d9070_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f986a8d9120_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9869605020_0, 0, 32;
    %jmp T_4.27;
T_4.27 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x7f986a8d8eb0_0;
    %load/vec4 v0x7f986a8d8fc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f986a8d9070_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f986a8d9120_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9869605020_0, 0, 32;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x7f98696056d0_0;
    %replicate 16;
    %load/vec4 v0x7f986a8d9070_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f986a8d9120_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9869605020_0, 0, 32;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7f986a8d9070_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f986a8d9120_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9869605020_0, 0, 32;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f986a8d84d0;
T_5 ;
Ewait_3 .event/or E_0x7f986a8d7e00, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x7f986a8d88d0_0;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v0x7f9869605430_0;
    %load/vec4 v0x7f9869605380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f98696052d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f9869605220_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9869605020_0, 0, 32;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v0x7f9869605810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x7f986a8d91d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0x7f986a8d9120_0;
    %load/vec4 v0x7f986a8d9070_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f986a8d8fc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f9869605430_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9869604e70_0, 0, 32;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0x7f986a8d9120_0;
    %load/vec4 v0x7f986a8d9070_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f9869605430_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f986a8d8eb0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9869604e70_0, 0, 32;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0x7f986a8d9120_0;
    %load/vec4 v0x7f9869605430_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f986a8d8fc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f986a8d8eb0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9869604e70_0, 0, 32;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x7f9869605430_0;
    %load/vec4 v0x7f986a8d9070_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f986a8d8fc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f986a8d8eb0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9869604e70_0, 0, 32;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x7f9869604e70_0;
    %store/vec4 v0x7f9869605020_0, 0, 32;
T_5.5 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7f9869605810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0x7f9869605430_0;
    %load/vec4 v0x7f9869605380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f986a8d8fc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f986a8d8eb0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9869604e70_0, 0, 32;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x7f9869604e70_0;
    %store/vec4 v0x7f9869605020_0, 0, 32;
T_5.12 ;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f986a897c70;
T_6 ;
Ewait_4 .event/or E_0x7f986a8795d0, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x7f9869605f20_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x7f986960ebc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0x7f986960da70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9869605990_0, 0, 4;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x7f986960d9c0_0;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %jmp T_6.15;
T_6.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9869605990_0, 0, 4;
    %jmp T_6.15;
T_6.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7f9869605990_0, 0, 4;
    %jmp T_6.15;
T_6.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f9869605990_0, 0, 4;
    %jmp T_6.15;
T_6.7 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7f9869605990_0, 0, 4;
    %jmp T_6.15;
T_6.8 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7f9869605990_0, 0, 4;
    %jmp T_6.15;
T_6.9 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7f9869605990_0, 0, 4;
    %jmp T_6.15;
T_6.10 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7f9869605990_0, 0, 4;
    %jmp T_6.15;
T_6.11 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7f9869605990_0, 0, 4;
    %jmp T_6.15;
T_6.12 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7f9869605990_0, 0, 4;
    %jmp T_6.15;
T_6.13 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7f9869605990_0, 0, 4;
    %jmp T_6.15;
T_6.14 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7f9869605990_0, 0, 4;
    %jmp T_6.15;
T_6.15 ;
    %pop/vec4 1;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f9869606060_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9869605990_0, 0, 4;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7f986a897c70;
T_7 ;
Ewait_5 .event/or E_0x7f986a8d00b0, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x7f9869605f20_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9869605f20_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f986960ef10_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %pad/s 1;
    %store/vec4 v0x7f986960ee60_0, 0, 1;
    %load/vec4 v0x7f986960e9d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x7f9869605f20_0;
    %cmpi/e 35, 0, 6;
    %flag_mov 9, 4;
    %load/vec4 v0x7f9869605f20_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9869605f20_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f986960ee60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 10;
    %flag_or 10, 9;
    %load/vec4 v0x7f9869605f20_0;
    %cmpi/e 32, 0, 6;
    %flag_or 4, 10;
    %flag_mov 9, 4;
    %load/vec4 v0x7f9869605f20_0;
    %cmpi/e 36, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x7f9869605f20_0;
    %cmpi/e 34, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x7f9869605f20_0;
    %cmpi/e 38, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x7f9869605f20_0;
    %cmpi/e 33, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x7f9869605f20_0;
    %cmpi/e 37, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %jmp/0 T_7.4, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.5, 9;
T_7.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.5, 9;
 ; End of false expr.
    %blend;
T_7.5;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/s 1;
    %store/vec4 v0x7f986960d6e0_0, 0, 1;
    %load/vec4 v0x7f986960e9d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.6, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %load/vec4 v0x7f9869605f20_0;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9869605f20_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f9869605f20_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f986960ee60_0;
    %nor/r;
    %and;
    %flag_set/vec4 9;
    %jmp/0 T_7.8, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.9, 9;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.9, 9;
 ; End of false expr.
    %blend;
T_7.9;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %pad/s 1;
    %store/vec4 v0x7f986960d800_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7f986a897c70;
T_8 ;
    %wait E_0x7f986a8c9310;
    %load/vec4 v0x7f986960ee60_0;
    %assign/vec4 v0x7f986960ef10_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7f986a897c70;
T_9 ;
Ewait_6 .event/or E_0x7f986a8cfa50, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x7f9869605f20_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %load/vec4 v0x7f986960efa0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_9.6, 4;
    %load/vec4 v0x7f986960d590_0;
    %store/vec4 v0x7f986960e870_0, 0, 32;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x7f986960efa0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_9.8, 4;
    %load/vec4 v0x7f986960d590_0;
    %store/vec4 v0x7f986960d890_0, 0, 32;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v0x7f986960e240_0;
    %store/vec4 v0x7f986960e870_0, 0, 32;
T_9.9 ;
T_9.7 ;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v0x7f986960dc80_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7f986960e870_0, 0, 32;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v0x7f986960e370_0;
    %cmpi/e 17, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x7f986960e370_0;
    %cmpi/e 16, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_9.10, 4;
    %load/vec4 v0x7f986960dc80_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7f986960e870_0, 0, 32;
T_9.10 ;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0x7f986960d2d0_0;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x7f986960e870_0, 0, 32;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0x7f986960d9c0_0;
    %cmpi/e 9, 0, 6;
    %jmp/0xz  T_9.12, 4;
    %load/vec4 v0x7f986960dc80_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7f986960e870_0, 0, 32;
    %jmp T_9.13;
T_9.12 ;
    %load/vec4 v0x7f986960d9c0_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_9.14, 4;
    %jmp T_9.15;
T_9.14 ;
    %load/vec4 v0x7f986960d9c0_0;
    %cmpi/e 16, 0, 6;
    %jmp/0xz  T_9.16, 4;
    %load/vec4 v0x7f9869605b00_0;
    %store/vec4 v0x7f986960e870_0, 0, 32;
    %jmp T_9.17;
T_9.16 ;
    %load/vec4 v0x7f986960d9c0_0;
    %cmpi/e 18, 0, 6;
    %jmp/0xz  T_9.18, 4;
    %load/vec4 v0x7f9869605dd0_0;
    %store/vec4 v0x7f986960e870_0, 0, 32;
    %jmp T_9.19;
T_9.18 ;
    %load/vec4 v0x7f986960e240_0;
    %store/vec4 v0x7f986960e870_0, 0, 32;
T_9.19 ;
T_9.17 ;
T_9.15 ;
T_9.13 ;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7f986a897c70;
T_10 ;
    %wait E_0x7f986a8c9310;
    %load/vec4 v0x7f9869605f20_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f986960d9c0_0;
    %pushi/vec4 24, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f986960d9c0_0;
    %pushi/vec4 25, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f986960d9c0_0;
    %pushi/vec4 26, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f986960d9c0_0;
    %pushi/vec4 27, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7f9869605a60_0;
    %assign/vec4 v0x7f9869605b00_0, 0;
    %load/vec4 v0x7f9869605d30_0;
    %assign/vec4 v0x7f9869605dd0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7f9869605f20_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f986960d9c0_0;
    %pushi/vec4 19, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x7f986960e080_0;
    %assign/vec4 v0x7f9869605dd0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7f9869605f20_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f986960d9c0_0;
    %pushi/vec4 17, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x7f986960e080_0;
    %assign/vec4 v0x7f9869605b00_0, 0;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7f986a897c70;
T_11 ;
Ewait_7 .event/or E_0x7f986a8cfb90, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x7f986960e9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %store/vec4 v0x7f9869606110_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f986960dde0_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7f986960ee60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x7f986960dbd0_0;
    %store/vec4 v0x7f9869606110_0, 0, 32;
    %load/vec4 v0x7f986960de80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f986960dde0_0, 0, 1;
    %jmp T_11.5;
T_11.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f986960dde0_0, 0, 1;
T_11.5 ;
T_11.2 ;
T_11.1 ;
    %load/vec4 v0x7f9869605f20_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f986960d9c0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f986960d9c0_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_11.6, 8;
    %load/vec4 v0x7f986960e080_0;
    %jmp/1 T_11.7, 8;
T_11.6 ; End of true expr.
    %load/vec4 v0x7f98696061c0_0;
    %load/vec4 v0x7f986960f050_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %jmp/0 T_11.7, 8;
 ; End of false expr.
    %blend;
T_11.7;
    %store/vec4 v0x7f986960df20_0, 0, 32;
    %load/vec4 v0x7f986960ed00_0;
    %load/vec4 v0x7f986960edb0_0;
    %add;
    %addi 4, 0, 33;
    %store/vec4 v0x7f986960d390_0, 0, 33;
    %load/vec4 v0x7f9869606270_0;
    %load/vec4 v0x7f986960d9c0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f986960d9c0_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7f9869605c50_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7f9869605f20_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f986960e370_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f986960e370_0;
    %pushi/vec4 17, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f9869605e80_0;
    %nor/r;
    %and;
    %load/vec4 v0x7f986960e370_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f986960e370_0;
    %pushi/vec4 16, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f9869605e80_0;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x7f9869605f20_0;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f986960e080_0;
    %load/vec4 v0x7f986960e160_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7f9869605f20_0;
    %pushi/vec4 7, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7f986960e080_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x7f9869605f20_0;
    %pushi/vec4 5, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f986960e080_0;
    %load/vec4 v0x7f986960e160_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7f9869605f20_0;
    %pushi/vec4 6, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f986960e080_0;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0 T_11.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_11.9, 8;
T_11.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_11.9, 8;
 ; End of false expr.
    %blend;
T_11.9;
    %pad/s 1;
    %store/vec4 v0x7f986960dde0_0, 0, 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7f986a897c70;
T_12 ;
    %wait E_0x7f986a8c9310;
    %load/vec4 v0x7f986960ee60_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %load/vec4 v0x7f986960d920_0;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v0x7f9869605c50_0;
    %flag_set/vec4 9;
    %load/vec4 v0x7f9869606270_0;
    %load/vec4 v0x7f986960d9c0_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f986960d9c0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 10;
    %flag_or 10, 9;
    %jmp/0 T_12.2, 10;
    %load/vec4 v0x7f986960df20_0;
    %jmp/1 T_12.3, 10;
T_12.2 ; End of true expr.
    %load/vec4 v0x7f986960d390_0;
    %parti/s 32, 0, 2;
    %jmp/0 T_12.3, 10;
 ; End of false expr.
    %blend;
T_12.3;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %assign/vec4 v0x7f986960d920_0, 0;
    %load/vec4 v0x7f986960dde0_0;
    %assign/vec4 v0x7f986960de80_0, 0;
    %load/vec4 v0x7f986960de80_0;
    %load/vec4 v0x7f986960ee60_0;
    %nor/r;
    %and;
    %load/vec4 v0x7f986960e9d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x7f986960d920_0;
    %assign/vec4 v0x7f986960dbd0_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x7f986960e9d0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7f986960ee60_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_12.6, 9;
    %load/vec4 v0x7f9869606110_0;
    %jmp/1 T_12.7, 9;
T_12.6 ; End of true expr.
    %load/vec4 v0x7f986960dc80_0;
    %jmp/0 T_12.7, 9;
 ; End of false expr.
    %blend;
T_12.7;
    %assign/vec4 v0x7f986960dbd0_0, 0;
T_12.5 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7f986a897c70;
T_13 ;
    %wait E_0x7f986a8c9310;
    %load/vec4 v0x7f986960e9d0_0;
    %assign/vec4 v0x7f986960ea70_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7f986a897c70;
T_14 ;
    %wait E_0x7f986a8c9310;
    %load/vec4 v0x7f986960e9d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %load/vec4 v0x7f986960dbd0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_14.2, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_14.3, 9;
T_14.2 ; End of true expr.
    %load/vec4 v0x7f986960d230_0;
    %pad/u 2;
    %jmp/0 T_14.3, 9;
 ; End of false expr.
    %blend;
T_14.3;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %pad/u 1;
    %assign/vec4 v0x7f986960d230_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7f986a897c70;
T_15 ;
    %wait E_0x7f986a8c9310;
    %load/vec4 v0x7f986960e9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %fork t_1, S_0x7f986a8966a0;
    %jmp t_0;
    .scope S_0x7f986a8966a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f986a8d3510_0, 0, 32;
T_15.2 ;
    %load/vec4 v0x7f986a8d3510_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_15.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7f986a8d3510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f986960e4d0, 0, 4;
    %load/vec4 v0x7f986a8d3510_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7f986a8d3510_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %end;
    .scope S_0x7f986a897c70;
t_0 %join;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7f986960f100_0;
    %load/vec4 v0x7f986960d4f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x7f986960e870_0;
    %load/vec4 v0x7f986960e420_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f986960e4d0, 0, 4;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7f986a8b6d90;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9869616ed0_0, 0, 1;
    %pushi/vec4 100000, 0, 32;
T_16.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_16.1, 5;
    %jmp/1 T_16.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1, 0;
    %load/vec4 v0x7f9869616ed0_0;
    %nor/r;
    %store/vec4 v0x7f9869616ed0_0, 0, 1;
    %jmp T_16.0;
T_16.1 ;
    %pop/vec4 1;
    %end;
    .thread T_16;
    .scope S_0x7f986a8b6d90;
T_17 ;
    %vpi_call/w 3 39 "$dumpfile", "CPU_TB.vcd" {0 0 0};
    %vpi_call/w 3 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f986a8b6d90 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9869616fa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9869617670_0, 0, 1;
    %vpi_call/w 3 60 "$display", "ROM MODULE RESULTS:" {0 0 0};
    %wait E_0x7f986a8c9310;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9869617670_0, 0, 1;
    %vpi_call/w 3 65 "$display", "CPU started" {0 0 0};
    %pushi/vec4 500, 0, 32;
T_17.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_17.1, 5;
    %jmp/1 T_17.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7f986a8c9310;
    %load/vec4 v0x7f9869616e10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.2, 4;
    %vpi_call/w 3 71 "$display", "RESULT = %h", v0x7f98696175e0_0 {0 0 0};
    %vpi_call/w 3 72 "$finish" {0 0 0};
T_17.2 ;
    %jmp T_17.0;
T_17.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 78 "$fatal" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "test/CPU_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu_alu.v";
    "rtl/mips_cpu_loadstore.v";
    "test/ROM.v";
    "test/RAM.v";
