m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/simulation/modelsim
vMAC
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1749778043
!i10b 1
!s100 j:?T1M;Jg7>P;VEkIGI[Q3
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
I0>8l8PYjSe[o=EQ@YC5dL2
Z4 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
w1749778026
8C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/MAC_module.sv
FC:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/MAC_module.sv
!i122 1
L0 1 40
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1749778043.000000
!s107 C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/MAC_module.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness|C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/MAC_module.sv|
!i113 1
Z7 o-sv -work work
Z8 !s92 -sv -work work +incdir+C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness
Z9 tCvgOpt 0
n@m@a@c
vMMU_tb
R1
R2
!i10b 1
!s100 Q`5mLd]@cY9oRo:41]?3<0
R3
IRVlgXPmY[C6:WF7i:DE=C3
R4
S1
R0
w1749777432
8C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/MMU_tb.sv
FC:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/MMU_tb.sv
!i122 2
L0 3 298
R5
r1
!s85 0
31
R6
!s107 C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/MMU_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness|C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/MMU_tb.sv|
!i113 1
R7
R8
R9
n@m@m@u_tb
vTPU
R1
!s110 1749778042
!i10b 1
!s100 WP_@@9zKKl@O_?Bo12ehz2
R3
IA1FYlXPg9_YQmhF]dEHE10
R4
S1
R0
w1749777908
8C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/TPU.sv
FC:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/TPU.sv
!i122 0
L0 1 114
R5
r1
!s85 0
31
!s108 1749778042.000000
!s107 C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/TPU.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness|C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/TPU.sv|
!i113 1
R7
R8
R9
n@t@p@u
