library ieee;
use ieee. std_logic_1164.all;
use ieee. std_logic_arith.all;
use ieee. std_logic_unsigned.all;

entity restador is
	port(
		A,B: in std_logic
		Q,B: out std_logic);
end sumador;

architecture behavioral of sumador is
	begin
		Q <= A xor B;
		B <= (not A) and B;
end behavioral;
		