$date
	Thu Feb  8 10:19:44 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module decoder_tb $end
$var wire 8 ! out [7:0] $end
$var parameter 32 " decodeWidth $end
$var parameter 32 # encodeWidth $end
$var reg 3 $ in [2:0] $end
$scope module test_decoder $end
$var wire 3 % in [2:0] $end
$var parameter 32 & decodeWidth $end
$var parameter 32 ' encodeWidth $end
$var reg 8 ( out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 '
b1000 &
b11 #
b1000 "
$end
#0
$dumpvars
b11111110 (
b0 %
b0 $
b11111110 !
$end
#20
b11111101 !
b11111101 (
b1 $
b1 %
#40
b1111111 !
b1111111 (
b111 $
b111 %
#60
b11111011 !
b11111011 (
b10 $
b10 %
#80
