// Seed: 1491716349
module module_0;
  always @(posedge 1 or id_1) id_1 = 1'b0;
  wor  id_2 = id_2;
  tri0 id_3;
  wire id_4;
  id_5(
      id_2, !id_6, 1, id_3
  );
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  wire id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input uwire id_0,
    output wand id_1,
    input tri1 id_2,
    input uwire id_3,
    input tri id_4,
    input tri1 id_5,
    output wand id_6,
    output supply1 id_7,
    input wand id_8,
    output tri0 id_9,
    input supply1 id_10,
    output tri id_11
);
  wire id_13;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
