

================================================================
== Vivado HLS Report for 'gradient_z_calc'
================================================================
* Date:           Tue Apr 14 19:35:56 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        optical-flow
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7v2000tfhg1761-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.939|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   54|   54|   54|   54|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- GRAD_Z_OUTER_GRAD_Z_INNER  |   52|   52|         4|          1|          1|    50|    yes   |
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	6  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @gradient_z_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @frame5_a_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @frame4_a_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @frame3_b_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @frame2_a_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @frame1_a_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.18ns)   --->   "br label %1" [optical_flow.cpp:111]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 1.37>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]"   --->   Operation 14 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.12ns)   --->   "%exitcond_flatten = icmp eq i6 %indvar_flatten, -14"   --->   Operation 15 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.37ns)   --->   "%indvar_flatten_next = add i6 %indvar_flatten, 1"   --->   Operation 16 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %2, label %.reset"   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.89>
ST_3 : Operation 18 [1/1] (2.93ns)   --->   "%frame1_a_V_read = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* @frame1_a_V)"   --->   Operation 18 'read' 'frame1_a_V_read' <Predicate = (!exitcond_flatten)> <Delay = 2.93> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 19 [1/1] (2.93ns)   --->   "%frame2_a_V_read = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* @frame2_a_V)"   --->   Operation 19 'read' 'frame2_a_V_read' <Predicate = (!exitcond_flatten)> <Delay = 2.93> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%p_shl = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %frame2_a_V_read, i3 0)" [optical_flow.cpp:120]   --->   Operation 20 'bitconcatenate' 'p_shl' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%p_shl_cast_cast = zext i11 %p_shl to i12" [optical_flow.cpp:120]   --->   Operation 21 'zext' 'p_shl_cast_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i8 %frame1_a_V_read to i12" [optical_flow.cpp:120]   --->   Operation 22 'zext' 'tmp_2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.46ns)   --->   "%p_Val2_s = sub i12 %tmp_2_cast, %p_shl_cast_cast" [optical_flow.cpp:120]   --->   Operation 23 'sub' 'p_Val2_s' <Predicate = (!exitcond_flatten)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%p_Val2_cast = sext i12 %p_Val2_s to i13" [optical_flow.cpp:120]   --->   Operation 24 'sext' 'p_Val2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (2.93ns)   --->   "%frame3_V_load4 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* @frame3_b_V)"   --->   Operation 25 'read' 'frame3_V_load4' <Predicate = (!exitcond_flatten)> <Delay = 2.93> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 26 [1/1] (2.93ns)   --->   "%frame4_a_V_read = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* @frame4_a_V)"   --->   Operation 26 'read' 'frame4_a_V_read' <Predicate = (!exitcond_flatten)> <Delay = 2.93> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %frame4_a_V_read, i3 0)" [optical_flow.cpp:120]   --->   Operation 27 'bitconcatenate' 'p_Val2_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%p_Val2_1_cast_cast = zext i11 %p_Val2_1 to i13" [optical_flow.cpp:120]   --->   Operation 28 'zext' 'p_Val2_1_cast_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_Val2_2 = add i13 %p_Val2_1_cast_cast, %p_Val2_cast" [optical_flow.cpp:120]   --->   Operation 29 'add' 'p_Val2_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.24> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 30 [1/1] (2.93ns)   --->   "%frame5_a_V_read = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* @frame5_a_V)"   --->   Operation 30 'read' 'frame5_a_V_read' <Predicate = (!exitcond_flatten)> <Delay = 2.93> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%OP1_V_4_cast = zext i8 %frame5_a_V_read to i13" [optical_flow.cpp:120]   --->   Operation 31 'zext' 'OP1_V_4_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (2.49ns) (root node of TernaryAdder)   --->   "%p_Val2_3 = sub i13 %p_Val2_2, %OP1_V_4_cast" [optical_flow.cpp:120]   --->   Operation 32 'sub' 'p_Val2_3' <Predicate = (!exitcond_flatten)> <Delay = 2.49> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.24> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %p_Val2_3, i32 12)" [optical_flow.cpp:120]   --->   Operation 33 'bitselect' 'tmp_27' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.63>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = call i24 @_ssdm_op_BitConcatenate.i24.i13.i11(i13 %p_Val2_3, i11 0)" [optical_flow.cpp:120]   --->   Operation 34 'bitconcatenate' 'tmp' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%sext_cast = sext i24 %tmp to i57" [optical_flow.cpp:120]   --->   Operation 35 'sext' 'sext_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (6.63ns)   --->   "%mul = mul i57 5726623062, %sext_cast" [optical_flow.cpp:120]   --->   Operation 36 'mul' 'mul' <Predicate = (!exitcond_flatten)> <Delay = 6.63> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_29 = call i21 @_ssdm_op_PartSelect.i21.i57.i32.i32(i57 %mul, i32 36, i32 56)" [optical_flow.cpp:120]   --->   Operation 37 'partselect' 'tmp_29' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.93>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([26 x i8]* @GRAD_Z_OUTER_GRAD_Z_s)"   --->   Operation 38 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str7) nounwind" [optical_flow.cpp:114]   --->   Operation 39 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str7)" [optical_flow.cpp:114]   --->   Operation 40 'specregionbegin' 'tmp_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [optical_flow.cpp:115]   --->   Operation 41 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (1.90ns)   --->   "%neg_mul = sub i57 0, %mul" [optical_flow.cpp:120]   --->   Operation 42 'sub' 'neg_mul' <Predicate = (!exitcond_flatten & tmp_27)> <Delay = 1.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_28 = call i21 @_ssdm_op_PartSelect.i21.i57.i32.i32(i57 %neg_mul, i32 36, i32 56)" [optical_flow.cpp:120]   --->   Operation 43 'partselect' 'tmp_28' <Predicate = (!exitcond_flatten & tmp_27)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_s = sext i21 %tmp_28 to i32" [optical_flow.cpp:120]   --->   Operation 44 'sext' 'tmp_s' <Predicate = (!exitcond_flatten & tmp_27)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_22 = sext i21 %tmp_29 to i32" [optical_flow.cpp:120]   --->   Operation 45 'sext' 'tmp_22' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_23 = select i1 %tmp_27, i32 %tmp_s, i32 %tmp_22" [optical_flow.cpp:120]   --->   Operation 46 'select' 'tmp_23' <Predicate = (!exitcond_flatten & tmp_27)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (1.60ns) (out node of the LUT)   --->   "%neg_ti = sub i32 0, %tmp_23" [optical_flow.cpp:120]   --->   Operation 47 'sub' 'neg_ti' <Predicate = (!exitcond_flatten & tmp_27)> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.50ns)   --->   "%tmp_3 = select i1 %tmp_27, i32 %neg_ti, i32 %tmp_22" [optical_flow.cpp:120]   --->   Operation 48 'select' 'tmp_3' <Predicate = (!exitcond_flatten)> <Delay = 0.50> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (2.93ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @gradient_z_V, i32 %tmp_3)" [optical_flow.cpp:120]   --->   Operation 49 'write' <Predicate = (!exitcond_flatten)> <Delay = 2.93> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str7, i32 %tmp_1)" [optical_flow.cpp:121]   --->   Operation 50 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 51 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "ret void" [optical_flow.cpp:123]   --->   Operation 52 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ frame1_a_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ frame2_a_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ frame3_b_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ frame4_a_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ frame5_a_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ gradient_z_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7          (specinterface  ) [ 0000000]
StgValue_8          (specinterface  ) [ 0000000]
StgValue_9          (specinterface  ) [ 0000000]
StgValue_10         (specinterface  ) [ 0000000]
StgValue_11         (specinterface  ) [ 0000000]
StgValue_12         (specinterface  ) [ 0000000]
StgValue_13         (br             ) [ 0111110]
indvar_flatten      (phi            ) [ 0010000]
exitcond_flatten    (icmp           ) [ 0011110]
indvar_flatten_next (add            ) [ 0111110]
StgValue_17         (br             ) [ 0000000]
frame1_a_V_read     (read           ) [ 0000000]
frame2_a_V_read     (read           ) [ 0000000]
p_shl               (bitconcatenate ) [ 0000000]
p_shl_cast_cast     (zext           ) [ 0000000]
tmp_2_cast          (zext           ) [ 0000000]
p_Val2_s            (sub            ) [ 0000000]
p_Val2_cast         (sext           ) [ 0000000]
frame3_V_load4      (read           ) [ 0000000]
frame4_a_V_read     (read           ) [ 0000000]
p_Val2_1            (bitconcatenate ) [ 0000000]
p_Val2_1_cast_cast  (zext           ) [ 0000000]
p_Val2_2            (add            ) [ 0000000]
frame5_a_V_read     (read           ) [ 0000000]
OP1_V_4_cast        (zext           ) [ 0000000]
p_Val2_3            (sub            ) [ 0010100]
tmp_27              (bitselect      ) [ 0010110]
tmp                 (bitconcatenate ) [ 0000000]
sext_cast           (sext           ) [ 0000000]
mul                 (mul            ) [ 0010010]
tmp_29              (partselect     ) [ 0010010]
StgValue_38         (specloopname   ) [ 0000000]
StgValue_39         (specloopname   ) [ 0000000]
tmp_1               (specregionbegin) [ 0000000]
StgValue_41         (specpipeline   ) [ 0000000]
neg_mul             (sub            ) [ 0000000]
tmp_28              (partselect     ) [ 0000000]
tmp_s               (sext           ) [ 0000000]
tmp_22              (sext           ) [ 0000000]
tmp_23              (select         ) [ 0000000]
neg_ti              (sub            ) [ 0000000]
tmp_3               (select         ) [ 0000000]
StgValue_49         (write          ) [ 0000000]
empty               (specregionend  ) [ 0000000]
StgValue_51         (br             ) [ 0111110]
StgValue_52         (ret            ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="frame1_a_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame1_a_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="frame2_a_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame2_a_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="frame3_b_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame3_b_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="frame4_a_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame4_a_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="frame5_a_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame5_a_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="gradient_z_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gradient_z_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i13.i11"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i21.i57.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="GRAD_Z_OUTER_GRAD_Z_s"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="frame1_a_V_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame1_a_V_read/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="frame2_a_V_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame2_a_V_read/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="frame3_V_load4_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame3_V_load4/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="frame4_a_V_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame4_a_V_read/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="frame5_a_V_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame5_a_V_read/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="StgValue_49_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="0" index="2" bw="23" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_49/5 "/>
</bind>
</comp>

<comp id="109" class="1005" name="indvar_flatten_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="6" slack="1"/>
<pin id="111" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="indvar_flatten_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="1"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="6" slack="0"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="exitcond_flatten_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="6" slack="0"/>
<pin id="122" dir="0" index="1" bw="5" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="indvar_flatten_next_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="6" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_shl_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="11" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="0"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_shl_cast_cast_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="11" slack="0"/>
<pin id="142" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast_cast/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_2_cast_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_Val2_s_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="11" slack="0"/>
<pin id="151" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_Val2_cast_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="12" slack="0"/>
<pin id="156" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_cast/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_Val2_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="11" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_1/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_Val2_1_cast_cast_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="11" slack="0"/>
<pin id="168" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_1_cast_cast/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="p_Val2_2_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="11" slack="0"/>
<pin id="172" dir="0" index="1" bw="12" slack="0"/>
<pin id="173" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_2/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="OP1_V_4_cast_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_4_cast/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_Val2_3_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="13" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_3/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_27_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="13" slack="0"/>
<pin id="189" dir="0" index="2" bw="5" slack="0"/>
<pin id="190" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="24" slack="0"/>
<pin id="196" dir="0" index="1" bw="13" slack="1"/>
<pin id="197" dir="0" index="2" bw="1" slack="0"/>
<pin id="198" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sext_cast_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="24" slack="0"/>
<pin id="203" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_cast/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="mul_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="34" slack="0"/>
<pin id="207" dir="0" index="1" bw="24" slack="0"/>
<pin id="208" dir="1" index="2" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_29_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="21" slack="0"/>
<pin id="213" dir="0" index="1" bw="57" slack="0"/>
<pin id="214" dir="0" index="2" bw="7" slack="0"/>
<pin id="215" dir="0" index="3" bw="7" slack="0"/>
<pin id="216" dir="1" index="4" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="neg_mul_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="57" slack="1"/>
<pin id="224" dir="1" index="2" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_mul/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_28_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="21" slack="0"/>
<pin id="228" dir="0" index="1" bw="57" slack="0"/>
<pin id="229" dir="0" index="2" bw="7" slack="0"/>
<pin id="230" dir="0" index="3" bw="7" slack="0"/>
<pin id="231" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28/5 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_s_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="21" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_22_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="21" slack="1"/>
<pin id="242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_22/5 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_23_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="2"/>
<pin id="245" dir="0" index="1" bw="21" slack="0"/>
<pin id="246" dir="0" index="2" bw="21" slack="0"/>
<pin id="247" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_23/5 "/>
</bind>
</comp>

<comp id="250" class="1004" name="neg_ti_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="21" slack="0"/>
<pin id="253" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_ti/5 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_3_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="2"/>
<pin id="258" dir="0" index="1" bw="23" slack="0"/>
<pin id="259" dir="0" index="2" bw="21" slack="0"/>
<pin id="260" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="264" class="1005" name="exitcond_flatten_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="268" class="1005" name="indvar_flatten_next_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="6" slack="0"/>
<pin id="270" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="273" class="1005" name="p_Val2_3_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="13" slack="1"/>
<pin id="275" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="278" class="1005" name="tmp_27_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="2"/>
<pin id="280" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="284" class="1005" name="mul_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="57" slack="1"/>
<pin id="286" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="289" class="1005" name="tmp_29_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="21" slack="1"/>
<pin id="291" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="30" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="30" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="30" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="30" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="30" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="68" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="109" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="124"><net_src comp="113" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="26" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="113" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="28" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="32" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="78" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="143"><net_src comp="132" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="72" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="140" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="148" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="32" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="90" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="34" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="169"><net_src comp="158" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="166" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="154" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="96" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="170" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="176" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="36" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="180" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="38" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="199"><net_src comp="40" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="42" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="204"><net_src comp="194" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="44" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="201" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="46" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="205" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="219"><net_src comp="48" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="220"><net_src comp="50" pin="0"/><net_sink comp="211" pin=3"/></net>

<net id="225"><net_src comp="66" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="232"><net_src comp="46" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="221" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="234"><net_src comp="48" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="235"><net_src comp="50" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="239"><net_src comp="226" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="248"><net_src comp="236" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="249"><net_src comp="240" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="254"><net_src comp="16" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="243" pin="3"/><net_sink comp="250" pin=1"/></net>

<net id="261"><net_src comp="250" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="262"><net_src comp="240" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="263"><net_src comp="256" pin="3"/><net_sink comp="102" pin=2"/></net>

<net id="267"><net_src comp="120" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="126" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="276"><net_src comp="180" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="281"><net_src comp="186" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="287"><net_src comp="205" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="292"><net_src comp="211" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="240" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gradient_z_V | {5 }
 - Input state : 
	Port: gradient_z_calc : frame1_a_V | {3 }
	Port: gradient_z_calc : frame2_a_V | {3 }
	Port: gradient_z_calc : frame3_b_V | {3 }
	Port: gradient_z_calc : frame4_a_V | {3 }
	Port: gradient_z_calc : frame5_a_V | {3 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_17 : 2
	State 3
		p_shl_cast_cast : 1
		p_Val2_s : 2
		p_Val2_cast : 3
		p_Val2_1_cast_cast : 1
		p_Val2_2 : 4
		p_Val2_3 : 5
		tmp_27 : 6
	State 4
		sext_cast : 1
		mul : 2
		tmp_29 : 3
	State 5
		tmp_28 : 1
		tmp_s : 2
		tmp_23 : 3
		neg_ti : 4
		tmp_3 : 5
		StgValue_49 : 6
		empty : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |       p_Val2_s_fu_148      |    0    |    0    |    18   |
|    sub   |       p_Val2_3_fu_180      |    0    |    0    |    13   |
|          |       neg_mul_fu_221       |    0    |    0    |    64   |
|          |        neg_ti_fu_250       |    0    |    0    |    28   |
|----------|----------------------------|---------|---------|---------|
|  select  |        tmp_23_fu_243       |    0    |    0    |    21   |
|          |        tmp_3_fu_256        |    0    |    0    |    23   |
|----------|----------------------------|---------|---------|---------|
|    add   | indvar_flatten_next_fu_126 |    0    |    0    |    15   |
|          |       p_Val2_2_fu_170      |    0    |    0    |    13   |
|----------|----------------------------|---------|---------|---------|
|    mul   |         mul_fu_205         |    4    |    0    |    23   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |   exitcond_flatten_fu_120  |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|
|          | frame1_a_V_read_read_fu_72 |    0    |    0    |    0    |
|          | frame2_a_V_read_read_fu_78 |    0    |    0    |    0    |
|   read   |  frame3_V_load4_read_fu_84 |    0    |    0    |    0    |
|          | frame4_a_V_read_read_fu_90 |    0    |    0    |    0    |
|          | frame5_a_V_read_read_fu_96 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |  StgValue_49_write_fu_102  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        p_shl_fu_132        |    0    |    0    |    0    |
|bitconcatenate|       p_Val2_1_fu_158      |    0    |    0    |    0    |
|          |         tmp_fu_194         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |   p_shl_cast_cast_fu_140   |    0    |    0    |    0    |
|   zext   |      tmp_2_cast_fu_144     |    0    |    0    |    0    |
|          |  p_Val2_1_cast_cast_fu_166 |    0    |    0    |    0    |
|          |     OP1_V_4_cast_fu_176    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     p_Val2_cast_fu_154     |    0    |    0    |    0    |
|   sext   |      sext_cast_fu_201      |    0    |    0    |    0    |
|          |        tmp_s_fu_236        |    0    |    0    |    0    |
|          |        tmp_22_fu_240       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
| bitselect|        tmp_27_fu_186       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|        tmp_29_fu_211       |    0    |    0    |    0    |
|          |        tmp_28_fu_226       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    4    |    0    |   229   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  exitcond_flatten_reg_264 |    1   |
|indvar_flatten_next_reg_268|    6   |
|   indvar_flatten_reg_109  |    6   |
|        mul_reg_284        |   57   |
|      p_Val2_3_reg_273     |   13   |
|       tmp_27_reg_278      |    1   |
|       tmp_29_reg_289      |   21   |
+---------------------------+--------+
|           Total           |   105  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   |    0   |   229  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   105  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   105  |   229  |
+-----------+--------+--------+--------+
