#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001fc62d32c50 .scope module, "main" "main" 2 6;
 .timescale -9 -12;
v000001fc62d9fb50_0 .var "clk", 0 0;
v000001fc62d9e750_0 .var "reset", 0 0;
S_000001fc62d32de0 .scope module, "dut" "IITK_Mini_MIPS" 2 10, 3 12 0, S_000001fc62d32c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_000001fc62d362a0 .functor NOT 1, L_000001fc62d9e9d0, C4<0>, C4<0>, C4<0>;
L_000001fc62d363f0 .functor AND 1, L_000001fc62d362a0, v000001fc62d9e110_0, C4<1>, C4<1>;
L_000001fc62d364d0 .functor AND 1, L_000001fc62d9fdd0, v000001fc62d9e110_0, C4<1>, C4<1>;
L_000001fc62d368c0 .functor OR 1, L_000001fc62d364d0, v000001fc62d9eb10_0, C4<0>, C4<0>;
L_000001fc62d35b30 .functor OR 1, L_000001fc62d368c0, v000001fc62d9e390_0, C4<0>, C4<0>;
L_000001fc62d36540 .functor BUFZ 1, v000001fc62d9e2f0_0, C4<0>, C4<0>, C4<0>;
v000001fc62d9eed0_0 .net "I", 0 0, L_000001fc62d35b30;  1 drivers
v000001fc62d9e1b0_0 .net "J", 0 0, L_000001fc62d36540;  1 drivers
v000001fc62d9e250_0 .var "PC", 31 0;
v000001fc62d9e430_0 .net "R", 0 0, L_000001fc62d363f0;  1 drivers
v000001fc62d9ff10_0 .net *"_ivl_1", 0 0, L_000001fc62d9e9d0;  1 drivers
v000001fc62d9fab0_0 .net *"_ivl_10", 0 0, L_000001fc62d368c0;  1 drivers
v000001fc62d9ec50_0 .net *"_ivl_2", 0 0, L_000001fc62d362a0;  1 drivers
v000001fc62d9f1f0_0 .net *"_ivl_7", 0 0, L_000001fc62d9fdd0;  1 drivers
v000001fc62d9ea70_0 .net *"_ivl_8", 0 0, L_000001fc62d364d0;  1 drivers
v000001fc62d9e890_0 .net "alu", 0 0, v000001fc62d9e110_0;  1 drivers
v000001fc62d9f150_0 .net "branch", 0 0, v000001fc62d9eb10_0;  1 drivers
v000001fc62d9e6b0_0 .net "clk", 0 0, v000001fc62d9fb50_0;  1 drivers
v000001fc62d9e930_0 .net "float", 0 0, v000001fc62d9f010_0;  1 drivers
v000001fc62d9f8d0_0 .var "instruction", 31 0;
v000001fc62d9e570 .array "instruction_memory", 3 0, 31 0;
v000001fc62d9ed90_0 .net "jump", 0 0, v000001fc62d9e2f0_0;  1 drivers
v000001fc62d9e610_0 .net "mem", 0 0, v000001fc62d9e390_0;  1 drivers
v000001fc62d9fa10_0 .net "reset", 0 0, v000001fc62d9e750_0;  1 drivers
L_000001fc62d9e9d0 .part v000001fc62d9f8d0_0, 28, 1;
L_000001fc62d9fdd0 .part v000001fc62d9f8d0_0, 28, 1;
S_000001fc62d21900 .scope module, "CU" "control_unit" 3 31, 4 1 0, S_000001fc62d32de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /INPUT 32 "PC";
    .port_info 3 /OUTPUT 1 "alu";
    .port_info 4 /OUTPUT 1 "branch";
    .port_info 5 /OUTPUT 1 "float";
    .port_info 6 /OUTPUT 1 "jump";
    .port_info 7 /OUTPUT 1 "mem";
v000001fc62d9f510_0 .net "PC", 31 0, v000001fc62d9e250_0;  1 drivers
L_000001fc62dd0088 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001fc62d9f790_0 .net/2u *"_ivl_4", 2 0, L_000001fc62dd0088;  1 drivers
L_000001fc62dd00d0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v000001fc62d9e4d0_0 .net/2u *"_ivl_8", 2 0, L_000001fc62dd00d0;  1 drivers
v000001fc62d9f970_0 .net "a", 0 0, L_000001fc62d9f830;  1 drivers
v000001fc62d9e110_0 .var "alu", 0 0;
v000001fc62d9ecf0_0 .net "b", 0 0, L_000001fc62d9f330;  1 drivers
v000001fc62d9eb10_0 .var "branch", 0 0;
v000001fc62d9f290_0 .var "cc", 0 0;
v000001fc62d9ebb0_0 .net "clk", 0 0, v000001fc62d9fb50_0;  alias, 1 drivers
v000001fc62d9e7f0_0 .net "first", 2 0, L_000001fc62d9ee30;  1 drivers
v000001fc62d9f010_0 .var "float", 0 0;
v000001fc62d9f650_0 .net "instruction", 31 0, v000001fc62d9f8d0_0;  1 drivers
v000001fc62d9e2f0_0 .var "jump", 0 0;
v000001fc62d9e390_0 .var "mem", 0 0;
v000001fc62d9ef70_0 .net "second", 2 0, L_000001fc62d9f0b0;  1 drivers
E_000001fc62d45c10 .event anyedge, v000001fc62d9e7f0_0, v000001fc62d9f970_0, v000001fc62d9ecf0_0;
L_000001fc62d9ee30 .part v000001fc62d9f8d0_0, 29, 3;
L_000001fc62d9f0b0 .part v000001fc62d9f8d0_0, 26, 3;
L_000001fc62d9f830 .cmp/eq 3, L_000001fc62d9ee30, L_000001fc62dd0088;
L_000001fc62d9f330 .cmp/ge 3, L_000001fc62d9f0b0, L_000001fc62dd00d0;
S_000001fc62d21a90 .scope module, "Alu" "ALU" 4 25, 5 1 0, S_000001fc62d21900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "alu";
    .port_info 2 /INPUT 32 "instruction";
v000001fc62d109b0_0 .net "alu", 0 0, v000001fc62d9e110_0;  alias, 1 drivers
v000001fc62d10910_0 .net "clk", 0 0, v000001fc62d9fb50_0;  alias, 1 drivers
v000001fc62d11450_0 .net "immediate", 15 0, L_000001fc62d9fd30;  1 drivers
v000001fc62d10a50_0 .net "instruction", 31 0, v000001fc62d9f8d0_0;  alias, 1 drivers
v000001fc62d107d0_0 .net "rd", 4 0, L_000001fc62d9fbf0;  1 drivers
v000001fc62d11130_0 .net "rs", 4 0, L_000001fc62d9f5b0;  1 drivers
v000001fc62d10b90_0 .net "rt", 4 0, L_000001fc62d9f6f0;  1 drivers
v000001fc62d10c30_0 .net "shift", 10 0, L_000001fc62d9fc90;  1 drivers
E_000001fc62d45cd0 .event posedge, v000001fc62d10910_0;
L_000001fc62d9f5b0 .part v000001fc62d9f8d0_0, 21, 5;
L_000001fc62d9f6f0 .part v000001fc62d9f8d0_0, 16, 5;
L_000001fc62d9fbf0 .part v000001fc62d9f8d0_0, 11, 5;
L_000001fc62d9fc90 .part v000001fc62d9f8d0_0, 0, 11;
L_000001fc62d9fd30 .part v000001fc62d9f8d0_0, 0, 16;
S_000001fc62d2ecd0 .scope module, "branching" "Branching" 4 31, 6 1 0, S_000001fc62d21900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /INPUT 32 "PC";
v000001fc62d11590_0 .net "PC", 31 0, v000001fc62d9e250_0;  alias, 1 drivers
v000001fc62d10d70_0 .net "branch", 0 0, v000001fc62d9eb10_0;  alias, 1 drivers
v000001fc62d10e10_0 .net "instruction", 31 0, v000001fc62d9f8d0_0;  alias, 1 drivers
E_000001fc62d45590 .event posedge, v000001fc62d10d70_0;
S_000001fc62d2ee60 .scope module, "fpu" "FPU" 4 37, 7 1 0, S_000001fc62d21900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "float";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /INPUT 1 "cc";
v000001fc62d10690_0 .net "cc", 0 0, v000001fc62d9f290_0;  1 drivers
v000001fc62d10f50_0 .net "float", 0 0, v000001fc62d9f010_0;  alias, 1 drivers
v000001fc62d10ff0_0 .net "instruction", 31 0, v000001fc62d9f8d0_0;  alias, 1 drivers
E_000001fc62d45d50 .event posedge, v000001fc62d10f50_0;
S_000001fc62d18fb0 .scope module, "jum" "Jump" 4 48, 8 1 0, S_000001fc62d21900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "jump";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /INPUT 32 "PC";
v000001fc62d114f0_0 .net "PC", 31 0, v000001fc62d9e250_0;  alias, 1 drivers
v000001fc62d10870_0 .net "instruction", 31 0, v000001fc62d9f8d0_0;  alias, 1 drivers
v000001fc62d111d0_0 .net "jump", 0 0, v000001fc62d9e2f0_0;  alias, 1 drivers
E_000001fc62d45550 .event posedge, v000001fc62d111d0_0;
S_000001fc62d19140 .scope module, "memory" "Memory" 4 43, 9 1 0, S_000001fc62d21900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "mem";
    .port_info 1 /INPUT 32 "instruction";
v000001fc62d11270 .array "FPR", 31 0, 31 0;
v000001fc62d11310 .array "GPR", 31 0, 31 0;
v000001fc62d9f3d0_0 .net "instruction", 31 0, v000001fc62d9f8d0_0;  alias, 1 drivers
v000001fc62d9f470_0 .net "mem", 0 0, v000001fc62d9e390_0;  alias, 1 drivers
E_000001fc62d45250 .event posedge, v000001fc62d9f470_0;
    .scope S_000001fc62d21a90;
T_0 ;
    %wait E_000001fc62d45cd0;
    %load/vec4 v000001fc62d109b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 5 14 "$display", "alu = %d,instruction = %b,rs = %d ,rt = %d, rd= %d,shift=%d,immediate=%d", v000001fc62d109b0_0, v000001fc62d10a50_0, v000001fc62d11130_0, v000001fc62d10b90_0, v000001fc62d107d0_0, v000001fc62d10c30_0, v000001fc62d11450_0 {0 0 0};
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001fc62d2ecd0;
T_1 ;
    %wait E_000001fc62d45590;
    %vpi_call 6 4 "$display", "Branch" {0 0 0};
    %jmp T_1;
    .thread T_1;
    .scope S_000001fc62d2ee60;
T_2 ;
    %wait E_000001fc62d45d50;
    %vpi_call 7 6 "$display", "Float" {0 0 0};
    %jmp T_2;
    .thread T_2;
    .scope S_000001fc62d19140;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc62d11270, 0, 4;
    %end;
    .thread T_3;
    .scope S_000001fc62d19140;
T_4 ;
    %wait E_000001fc62d45250;
    %vpi_call 9 80 "$display", "Memory" {0 0 0};
    %jmp T_4;
    .thread T_4;
    .scope S_000001fc62d18fb0;
T_5 ;
    %wait E_000001fc62d45550;
    %vpi_call 8 7 "$display", "Jump" {0 0 0};
    %jmp T_5;
    .thread T_5;
    .scope S_000001fc62d21900;
T_6 ;
    %wait E_000001fc62d45c10;
    %load/vec4 v000001fc62d9e7f0_0;
    %cmpi/u 3, 0, 3;
    %flag_get/vec4 5;
    %assign/vec4 v000001fc62d9e110_0, 0;
    %load/vec4 v000001fc62d9e7f0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v000001fc62d9e7f0_0;
    %parti/s 1, 1, 2;
    %inv;
    %and;
    %assign/vec4 v000001fc62d9eb10_0, 0;
    %load/vec4 v000001fc62d9e7f0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v000001fc62d9e7f0_0;
    %parti/s 1, 1, 2;
    %and;
    %assign/vec4 v000001fc62d9f010_0, 0;
    %load/vec4 v000001fc62d9f970_0;
    %load/vec4 v000001fc62d9ecf0_0;
    %inv;
    %and;
    %assign/vec4 v000001fc62d9e2f0_0, 0;
    %load/vec4 v000001fc62d9f970_0;
    %load/vec4 v000001fc62d9ecf0_0;
    %and;
    %assign/vec4 v000001fc62d9e390_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001fc62d32de0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fc62d9e250_0, 0;
    %end;
    .thread T_7;
    .scope S_000001fc62d32de0;
T_8 ;
    %wait E_000001fc62d45cd0;
    %ix/getv 4, v000001fc62d9e250_0;
    %load/vec4a v000001fc62d9e570, 4;
    %assign/vec4 v000001fc62d9f8d0_0, 0;
    %load/vec4 v000001fc62d9e250_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001fc62d9e250_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_000001fc62d32c50;
T_9 ;
    %delay 40000, 0;
    %load/vec4 v000001fc62d9fb50_0;
    %inv;
    %store/vec4 v000001fc62d9fb50_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_000001fc62d32c50;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fc62d9fb50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fc62d9e750_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fc62d9e750_0, 0, 1;
    %delay 700000, 0;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_000001fc62d32c50;
T_11 ;
    %delay 5000, 0;
    %pushi/vec4 2228256, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fc62d9e570, 4, 0;
    %pushi/vec4 1346502658, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fc62d9e570, 4, 0;
    %pushi/vec4 1610612738, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fc62d9e570, 4, 0;
    %pushi/vec4 1948385284, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fc62d9e570, 4, 0;
    %end;
    .thread T_11;
    .scope S_000001fc62d32c50;
T_12 ;
    %vpi_call 2 46 "$monitor", "Instruction=%b | Opcode=%b  | ALU=%b | MEM=%b | Branch=%b | Jump=%b | R = %b| I= %b | J=%b", v000001fc62d9f8d0_0, &PV<v000001fc62d9f8d0_0, 26, 6>, v000001fc62d9e890_0, v000001fc62d9e610_0, v000001fc62d9f150_0, v000001fc62d9ed90_0, v000001fc62d9e430_0, v000001fc62d9eed0_0, v000001fc62d9e1b0_0 {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "main.v";
    "./IITK_Mini_MIPS.v";
    "./control_unit.v";
    "./ALU.v";
    "./Branching.v";
    "./FPU.v";
    "./Jump.v";
    "./Memory.v";
