//
// File created by:  ncverilog
// Do not modify this file
//
-VFILE
/home/m103/m103061630/lab/T18/Verilog/tsmc18.v
