git clone --depth 1 --no-tags https://github.com/YashChavda777/full_adder.git f:/verilog_sva_gh_scraper/data/full_repos/685852048
git clone --depth 1 --no-tags https://github.com/Djil0-az/Comp-Arch-and-Assembly-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/685327057
git clone --depth 1 --no-tags https://github.com/jeffdi/demo_5.git f:/verilog_sva_gh_scraper/data/full_repos/686102808
git clone --depth 1 --no-tags https://github.com/KenLo51/RISC-V-RV32I.git f:/verilog_sva_gh_scraper/data/full_repos/688007728
git clone --depth 1 --no-tags https://github.com/Chia-Yu-Kuo/IC-Contest-cell-based.git f:/verilog_sva_gh_scraper/data/full_repos/689627559
git clone --depth 1 --no-tags https://github.com/uptoamir/Logic-Circuits.git f:/verilog_sva_gh_scraper/data/full_repos/692350965
git clone --depth 1 --no-tags https://github.com/karthik5102001/Verilog-HDL-.git f:/verilog_sva_gh_scraper/data/full_repos/691639706
git clone --depth 1 --no-tags https://github.com/Likhit-622207/FPGAspeaks.git f:/verilog_sva_gh_scraper/data/full_repos/692307140
git clone --depth 1 --no-tags https://github.com/joecha5/TDD_P1.git f:/verilog_sva_gh_scraper/data/full_repos/691582436
git clone --depth 1 --no-tags https://github.com/yingqianch/test.git f:/verilog_sva_gh_scraper/data/full_repos/692095787
git clone --depth 1 --no-tags https://github.com/rajdeepbanik123/sequence_detector.git f:/verilog_sva_gh_scraper/data/full_repos/692381365
git clone --depth 1 --no-tags https://github.com/efabless/EF_ACMP_DI.git f:/verilog_sva_gh_scraper/data/full_repos/687631532
git clone --depth 1 --no-tags https://github.com/junichiroshiraya/OpenLaneTest01.git f:/verilog_sva_gh_scraper/data/full_repos/687497761
git clone --depth 1 --no-tags https://github.com/S-Vighnesh/pes_3bit_rc.git f:/verilog_sva_gh_scraper/data/full_repos/686060815
git clone --depth 1 --no-tags https://github.com/webber98008092/lab_combination.git f:/verilog_sva_gh_scraper/data/full_repos/685027974
git clone --depth 1 --no-tags https://github.com/sg1711/lemming_2D.git f:/verilog_sva_gh_scraper/data/full_repos/685027159
git clone --depth 1 --no-tags https://github.com/SougataDe1/SURETRUST_PROJECTS.git f:/verilog_sva_gh_scraper/data/full_repos/685526023
git clone --depth 1 --no-tags https://github.com/SR-Rishab/pes_divider.git f:/verilog_sva_gh_scraper/data/full_repos/685894179
git clone --depth 1 --no-tags https://github.com/aishwarya-2511/pes_sync_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/685898445
git clone --depth 1 --no-tags https://github.com/Anirudh-Ravi123/pes_elevator.git f:/verilog_sva_gh_scraper/data/full_repos/685892127
git clone --depth 1 --no-tags https://github.com/jchin2/EESPFAL.git f:/verilog_sva_gh_scraper/data/full_repos/685808194
git clone --depth 1 --no-tags https://github.com/navidnt/Advanced_Computer_Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/689280601
git clone --depth 1 --no-tags https://github.com/Pinigelbard/shift_register.git f:/verilog_sva_gh_scraper/data/full_repos/689966254
git clone --depth 1 --no-tags https://github.com/hego2022/Risc-V.git f:/verilog_sva_gh_scraper/data/full_repos/687617723
git clone --depth 1 --no-tags https://github.com/fuweiting/CO_Lab4_Pipeline_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/687621443
git clone --depth 1 --no-tags https://github.com/Therust123/fir_optimised.git f:/verilog_sva_gh_scraper/data/full_repos/690418101
git clone --depth 1 --no-tags https://github.com/developedby/dds-group10.git f:/verilog_sva_gh_scraper/data/full_repos/688896947
git clone --depth 1 --no-tags https://github.com/phanhuyan/sobel_detection_on_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/689037715
git clone --depth 1 --no-tags https://github.com/mariam606/RISCV_Simulator_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/689034897
git clone --depth 1 --no-tags https://github.com/UESTCGG/Xilinx-Template-Comment.git f:/verilog_sva_gh_scraper/data/full_repos/689599925
git clone --depth 1 --no-tags https://github.com/chandanabgowda/prime-number.git f:/verilog_sva_gh_scraper/data/full_repos/690663932
git clone --depth 1 --no-tags https://github.com/chandanabgowda/4Bit_fulladder.git f:/verilog_sva_gh_scraper/data/full_repos/690681232
git clone --depth 1 --no-tags https://github.com/chandanabgowda/D_Flipflop.git f:/verilog_sva_gh_scraper/data/full_repos/690686404
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL--DAY-37.git f:/verilog_sva_gh_scraper/data/full_repos/686697814
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/encoder.git f:/verilog_sva_gh_scraper/data/full_repos/685465447
git clone --depth 1 --no-tags https://github.com/CyanW0202/System_Verilog2023.git f:/verilog_sva_gh_scraper/data/full_repos/685251811
git clone --depth 1 --no-tags https://github.com/Arth19/ProjetoVA2.git f:/verilog_sva_gh_scraper/data/full_repos/686401352
git clone --depth 1 --no-tags https://github.com/meenakshi311/RTL-design-for-RISCV-ISA.git f:/verilog_sva_gh_scraper/data/full_repos/686071684
git clone --depth 1 --no-tags https://github.com/silencexw/ldqm_SoC.git f:/verilog_sva_gh_scraper/data/full_repos/686809770
git clone --depth 1 --no-tags https://github.com/Jacky-Lzx/HDLBits_exercise.git f:/verilog_sva_gh_scraper/data/full_repos/685960315
git clone --depth 1 --no-tags https://github.com/Shubhashree359/johnson_counter.git f:/verilog_sva_gh_scraper/data/full_repos/686053274
git clone --depth 1 --no-tags https://github.com/lauchinyuan/SDRAM_Verilog_Ctrl.git f:/verilog_sva_gh_scraper/data/full_repos/687464781
git clone --depth 1 --no-tags https://github.com/wonseop1/MU0_project.git f:/verilog_sva_gh_scraper/data/full_repos/687530123
git clone --depth 1 --no-tags https://github.com/mohamedEbrahimElsayed/ALSU-project.git f:/verilog_sva_gh_scraper/data/full_repos/687929557
git clone --depth 1 --no-tags https://github.com/Anndress07/branch_predictor.git f:/verilog_sva_gh_scraper/data/full_repos/688202505
git clone --depth 1 --no-tags https://github.com/IIntzes/tt4_um_prng.git f:/verilog_sva_gh_scraper/data/full_repos/688609149
git clone --depth 1 --no-tags https://github.com/Benisonpin/cte_Caravel_user_project.git f:/verilog_sva_gh_scraper/data/full_repos/688832191
git clone --depth 1 --no-tags https://github.com/fleathlushby/tt04-TI_S-Box.git f:/verilog_sva_gh_scraper/data/full_repos/688806831
git clone --depth 1 --no-tags https://github.com/Yuhua-Y/icc2016.git f:/verilog_sva_gh_scraper/data/full_repos/688878195
git clone --depth 1 --no-tags https://github.com/Yuhua-Y/icc2022.git f:/verilog_sva_gh_scraper/data/full_repos/688881139
git clone --depth 1 --no-tags https://github.com/Yuhua-Y/icc2015.git f:/verilog_sva_gh_scraper/data/full_repos/688881862
git clone --depth 1 --no-tags https://github.com/Yuhua-Y/FFT.git f:/verilog_sva_gh_scraper/data/full_repos/688882214
git clone --depth 1 --no-tags https://github.com/choiyj1203/ECE_exp2.git f:/verilog_sva_gh_scraper/data/full_repos/689185181
git clone --depth 1 --no-tags https://github.com/kshong11/ECE_exp2.git f:/verilog_sva_gh_scraper/data/full_repos/689544909
git clone --depth 1 --no-tags https://github.com/XueXinping18/ece550.git f:/verilog_sva_gh_scraper/data/full_repos/691785097
git clone --depth 1 --no-tags https://github.com/bhatbharath/basic_programs.git f:/verilog_sva_gh_scraper/data/full_repos/690538830
git clone --depth 1 --no-tags https://github.com/ericlai0323/Verilog_Practice.git f:/verilog_sva_gh_scraper/data/full_repos/692313146
git clone --depth 1 --no-tags https://github.com/RAOUMERTC73/verilog_project.git f:/verilog_sva_gh_scraper/data/full_repos/692049225
git clone --depth 1 --no-tags https://github.com/aidanrhind/UofU_HLS_Acceleration.git f:/verilog_sva_gh_scraper/data/full_repos/685646392
git clone --depth 1 --no-tags https://github.com/MohamedEmad34/Sequential8x8_multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/689246943
git clone --depth 1 --no-tags https://github.com/ajayjaiswal12nov/Verilog_Practice.git f:/verilog_sva_gh_scraper/data/full_repos/689258889
git clone --depth 1 --no-tags https://github.com/windowsuser404/Comporg_assignments.git f:/verilog_sva_gh_scraper/data/full_repos/689461246
git clone --depth 1 --no-tags https://github.com/wholala/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/689315698
git clone --depth 1 --no-tags https://github.com/namberino/chips-v.git f:/verilog_sva_gh_scraper/data/full_repos/689602895
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/mod_N_counter.git f:/verilog_sva_gh_scraper/data/full_repos/685469449
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/universal_shift_register_project1.git f:/verilog_sva_gh_scraper/data/full_repos/685474650
git clone --depth 1 --no-tags https://github.com/Ruhinaazshaik/PROJECTS.git f:/verilog_sva_gh_scraper/data/full_repos/685461331
git clone --depth 1 --no-tags https://github.com/Hema-m-01/verilog_projects.git f:/verilog_sva_gh_scraper/data/full_repos/685574249
git clone --depth 1 --no-tags https://github.com/db2260/digital-oscilloscope.git f:/verilog_sva_gh_scraper/data/full_repos/687072126
git clone --depth 1 --no-tags https://github.com/francabrera0/ALU_module.git f:/verilog_sva_gh_scraper/data/full_repos/687200645
git clone --depth 1 --no-tags https://github.com/tianya0001/OpenMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/685930374
git clone --depth 1 --no-tags https://github.com/cristiancristescu5/AMD_AutumnPractice.git f:/verilog_sva_gh_scraper/data/full_repos/687475748
git clone --depth 1 --no-tags https://github.com/Nsralla/traffic-light-design-for-two-roads.git f:/verilog_sva_gh_scraper/data/full_repos/690489793
git clone --depth 1 --no-tags https://github.com/yuheng03712/ICcontest_univ_pre_2018.git f:/verilog_sva_gh_scraper/data/full_repos/686581345
git clone --depth 1 --no-tags https://github.com/Om-Dhawan/Vending_Machine.git f:/verilog_sva_gh_scraper/data/full_repos/686649525
git clone --depth 1 --no-tags https://github.com/2397786244/toy_rv32i.git f:/verilog_sva_gh_scraper/data/full_repos/686394011
git clone --depth 1 --no-tags https://github.com/Khalid-Hesham/UART_TX.git f:/verilog_sva_gh_scraper/data/full_repos/686208420
git clone --depth 1 --no-tags https://github.com/kapi36/Synchronous_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/686536714
git clone --depth 1 --no-tags https://github.com/SogolGoodarzi/MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/686608364
git clone --depth 1 --no-tags https://github.com/Khalid-Hesham/Clock-Divider.git f:/verilog_sva_gh_scraper/data/full_repos/686969831
git clone --depth 1 --no-tags https://github.com/lild4d4/re-run-tt03_ac3e-usm_ro-based_tempsens.git f:/verilog_sva_gh_scraper/data/full_repos/686805637
git clone --depth 1 --no-tags https://github.com/mohos455/Spartan6-DSP48A1-With-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/690001108
git clone --depth 1 --no-tags https://github.com/vnarayana-455/vlsi-suretrust.git f:/verilog_sva_gh_scraper/data/full_repos/685442908
git clone --depth 1 --no-tags https://github.com/ahmed-elhoseiny/Cache-Controller-Implementation-with-Write-Through-Policy-.git f:/verilog_sva_gh_scraper/data/full_repos/685104406
git clone --depth 1 --no-tags https://github.com/achyuthem/Pipelined_MIPS_processor.git f:/verilog_sva_gh_scraper/data/full_repos/685641384
git clone --depth 1 --no-tags https://github.com/MohamedKhaleeed/AES-128.git f:/verilog_sva_gh_scraper/data/full_repos/685352086
git clone --depth 1 --no-tags https://github.com/venaikkaran/527_PnR_Optimizer.git f:/verilog_sva_gh_scraper/data/full_repos/690863568
git clone --depth 1 --no-tags https://github.com/saisanwariya/SimpleSwitch-FIFO-FirstinFirstout.git f:/verilog_sva_gh_scraper/data/full_repos/691690631
git clone --depth 1 --no-tags https://github.com/Negin-Safari/RISCV-Multi-Cycle.git f:/verilog_sva_gh_scraper/data/full_repos/691760958
git clone --depth 1 --no-tags https://github.com/Mohamedfares10/2_Sequance_Detector_Checker.git f:/verilog_sva_gh_scraper/data/full_repos/692110197
git clone --depth 1 --no-tags https://github.com/SudarshanKashyapThorve/v-sample.git f:/verilog_sva_gh_scraper/data/full_repos/688270437
git clone --depth 1 --no-tags https://github.com/IoannisIn/tt_lfsr_test.git f:/verilog_sva_gh_scraper/data/full_repos/688298840
git clone --depth 1 --no-tags https://github.com/Ethan-Greenwald/ECE385.git f:/verilog_sva_gh_scraper/data/full_repos/688533214
git clone --depth 1 --no-tags https://github.com/spandoescode/4x4SystolicArray.git f:/verilog_sva_gh_scraper/data/full_repos/688699517
git clone --depth 1 --no-tags https://github.com/Tocalon/ContadorVLSI.git f:/verilog_sva_gh_scraper/data/full_repos/690717775
git clone --depth 1 --no-tags https://github.com/AbdullahMahmoudGhazal/PWM.git f:/verilog_sva_gh_scraper/data/full_repos/692384765
git clone --depth 1 --no-tags https://github.com/kugelvlitz/CE-4303_lab1.git f:/verilog_sva_gh_scraper/data/full_repos/691272361
git clone --depth 1 --no-tags https://github.com/torjaquintero/cursoverilog.git f:/verilog_sva_gh_scraper/data/full_repos/687542416
git clone --depth 1 --no-tags https://github.com/Jerry20000730/ECE550.git f:/verilog_sva_gh_scraper/data/full_repos/692267512
git clone --depth 1 --no-tags https://github.com/AhmedOsama2000/Single_Cycle.git f:/verilog_sva_gh_scraper/data/full_repos/685238718
