// Seed: 1424339778
module module_0 (
    input tri0 id_0,
    output uwire id_1,
    output wand id_2,
    input supply0 id_3,
    input wor id_4,
    output wand id_5,
    input supply1 id_6,
    input uwire id_7,
    output supply0 id_8,
    output wire id_9,
    output wand id_10,
    output tri1 id_11,
    input uwire id_12,
    output tri0 id_13,
    input uwire id_14,
    output tri id_15,
    input supply0 id_16,
    input tri0 id_17,
    input wand id_18,
    input tri0 id_19,
    output tri1 id_20,
    output tri1 id_21,
    output wand id_22,
    input tri0 id_23,
    input wand id_24,
    input wire id_25,
    input uwire id_26
);
  assign id_13 = -1 + -1;
  assign module_1.type_7 = 0;
  wire id_28, id_29;
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    output tri1 id_2,
    input uwire id_3,
    output wor id_4,
    output supply0 id_5,
    output tri1 id_6,
    input tri id_7,
    input tri1 id_8,
    input tri1 id_9,
    output supply0 id_10,
    output wor id_11,
    output wire id_12
);
  wire id_14;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6,
      id_9,
      id_9,
      id_11,
      id_7,
      id_8,
      id_4,
      id_2,
      id_10,
      id_2,
      id_9,
      id_11,
      id_9,
      id_4,
      id_8,
      id_3,
      id_3,
      id_3,
      id_0,
      id_12,
      id_10,
      id_8,
      id_7,
      id_3,
      id_9
  );
endmodule
