{
   "ExpandedHierarchyInLayout":"",
   "comment_0":"Simple MicroBlaze Design
For instructions see the Vivado documentation, in particular
Vivado Design Suite User Guide:  Embedded Processor Hardware Design (UG898)

To Export this Design to SDK:
1. Click on the Generate Bitstream in Flow Navigator
2. Select File => Export => Export Hardware",
   "comment_1":"Example MicroBlaze Design in IP Integrator",
   "commentid":"comment_0|comment_1|",
   "font_comment_0":"20",
   "font_comment_1":"24",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port gpio -pg 1 -y -10 -defaultsOSRD
preplace port sys_clk -pg 1 -y 180 -defaultsOSRD
preplace port uart -pg 1 -y 330 -defaultsOSRD
preplace port sw0 -pg 1 -y 330 -defaultsOSRD
preplace port reset_n -pg 1 -y 220 -defaultsOSRD
preplace port led2 -pg 1 -y -30 -defaultsOSRD -left
preplace port led3 -pg 1 -y -90 -defaultsOSRD -left
preplace portBus led0 -pg 1 -y 270 -defaultsOSRD
preplace portBus led1 -pg 1 -y 290 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 2 -y 450 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 5 -y 190 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 6 -y 210 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 3 -y 80 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 4 -y 80 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 6 -y 370 -defaultsOSRD
preplace inst rst_clk_wiz_1_100M -pg 1 -lvl 3 -y 260 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 1 -y 210 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 6 -y 60 -defaultsOSRD
preplace netloc sw0_1 1 0 1 -470
preplace netloc clk_wiz_1_clkfb_out 1 0 2 -440 290 -240
preplace netloc microblaze_0_Clk 1 1 5 N 190 -60 160 310 170 810 -30 1350
preplace netloc sys_clk_1 1 0 1 -460
preplace netloc microblaze_0_axi_periph_M00_AXI 1 5 1 1330
preplace netloc microblaze_0_M_AXI_DP 1 4 1 820
preplace netloc microblaze_0_ilmb_1 1 4 2 800 -10 1330J
preplace netloc xlconstant_0_dout 1 2 1 -60
preplace netloc rst_clk_wiz_1_100M_bus_struct_reset 1 3 4 NJ 240 790J 400 1360 450 1610
preplace netloc microblaze_0_axi_periph_M01_AXI 1 5 1 1340
preplace netloc rst_clk_wiz_1_100M_peripheral_aresetn 1 3 4 NJ 300 820 390 1370 290 N
preplace netloc rst_clk_wiz_1_100M_mb_reset 1 0 4 N -30 N -30 N -30 300
preplace netloc clk_wiz_1_locked 1 1 2 N 210 -70
preplace netloc axi_uartlite_0_UART 1 6 1 1620
preplace netloc axi_gpio_0_GPIO 1 6 1 1610
preplace netloc microblaze_0_dlmb_1 1 4 2 790 -20 1360J
preplace netloc microblaze_0_debug 1 3 1 N
preplace netloc reset_1 1 0 3 -450 300 N 300 -80
preplace netloc mdm_1_debug_sys_rst 1 2 2 -50 10 290
preplace cgraphic comment_1 place top 807 -65 textcolor 4 linecolor 3 linewidth 0
preplace cgraphic comment_0 place bot 601 -36 textcolor 4 linecolor 3 linewidth 2
levelinfo -pg 1 -490 -340 -160 120 550 1180 1500 1650 -top -190 -bot 1370
"
}
{
   ""da_axi4_cnt"":"2",
   ""da_mb_cnt"":"1",
   "da_axi4_cnt":"2"
}
{
   "/comment_0":"comment_0",
   "/comment_1":"comment_1"
}