<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link href="insn.css" rel="stylesheet" type="text/css"/><meta content="iform.xsl" name="generator"/><title>FMOV (general) -- A64</title></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">FMOV (general)</h2><p class="aml">Floating-point Move to or from general-purpose register without conversion. This instruction transfers the contents of a SIMD&amp;FP register to a general-purpose register, or the contents of a general-purpose register to a SIMD&amp;FP register.</p><p class="aml">Depending on the settings in the <a class="armarm-xref" title="Reference to Armv8 ARM section">CPACR_EL1</a>, <a class="armarm-xref" title="Reference to Armv8 ARM section">CPTR_EL2</a>, and <a class="armarm-xref" title="Reference to Armv8 ARM section">CPTR_EL3</a> registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.</p><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">0</td><td class="lr">0</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">ftype</td><td class="lr">1</td><td class="l">0</td><td class="r">x</td><td class="l">1</td><td>1</td><td class="r">x</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr><tr class="secondrow"><td/><td/><td/><td colspan="5"/><td colspan="2"/><td/><td class="droppedname" colspan="2">rmode</td><td class="droppedname" colspan="3">opcode</td><td colspan="6"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Half-precision to 32-bit<span class="bitdiff"> (sf == 0 &amp;&amp; ftype == 11 &amp;&amp; rmode == 00 &amp;&amp; opcode == 110)</span><span style="font-size:smaller;"><br/>(FEAT_FP16)
            </span></h4><a id="FMOV_32H_float2int"/><p class="asm-code">FMOV  <a href="#sa_wd" title="32-bit general-purpose destination register (field &quot;Rd&quot;)">&lt;Wd></a>, <a href="#sa_hn" title="16-bit SIMD&amp;FP source register (field &quot;Rn&quot;)">&lt;Hn></a></p></div><div class="encoding"><h4 class="encoding">Half-precision to 64-bit<span class="bitdiff"> (sf == 1 &amp;&amp; ftype == 11 &amp;&amp; rmode == 00 &amp;&amp; opcode == 110)</span><span style="font-size:smaller;"><br/>(FEAT_FP16)
            </span></h4><a id="FMOV_64H_float2int"/><p class="asm-code">FMOV  <a href="#sa_xd" title="64-bit general-purpose destination register (field &quot;Rd&quot;)">&lt;Xd></a>, <a href="#sa_hn" title="16-bit SIMD&amp;FP source register (field &quot;Rn&quot;)">&lt;Hn></a></p></div><div class="encoding"><h4 class="encoding">32-bit to half-precision<span class="bitdiff"> (sf == 0 &amp;&amp; ftype == 11 &amp;&amp; rmode == 00 &amp;&amp; opcode == 111)</span><span style="font-size:smaller;"><br/>(FEAT_FP16)
            </span></h4><a id="FMOV_H32_float2int"/><p class="asm-code">FMOV  <a href="#sa_hd" title="16-bit SIMD&amp;FP destination register (field &quot;Rd&quot;)">&lt;Hd></a>, <a href="#sa_wn" title="32-bit general-purpose source register (field &quot;Rn&quot;)">&lt;Wn></a></p></div><div class="encoding"><h4 class="encoding">32-bit to single-precision<span class="bitdiff"> (sf == 0 &amp;&amp; ftype == 00 &amp;&amp; rmode == 00 &amp;&amp; opcode == 111)</span></h4><a id="FMOV_S32_float2int"/><p class="asm-code">FMOV  <a href="#sa_sd" title="32-bit SIMD&amp;FP destination register (field &quot;Rd&quot;)">&lt;Sd></a>, <a href="#sa_wn" title="32-bit general-purpose source register (field &quot;Rn&quot;)">&lt;Wn></a></p></div><div class="encoding"><h4 class="encoding">Single-precision to 32-bit<span class="bitdiff"> (sf == 0 &amp;&amp; ftype == 00 &amp;&amp; rmode == 00 &amp;&amp; opcode == 110)</span></h4><a id="FMOV_32S_float2int"/><p class="asm-code">FMOV  <a href="#sa_wd" title="32-bit general-purpose destination register (field &quot;Rd&quot;)">&lt;Wd></a>, <a href="#sa_sn" title="32-bit SIMD&amp;FP source register (field &quot;Rn&quot;)">&lt;Sn></a></p></div><div class="encoding"><h4 class="encoding">64-bit to half-precision<span class="bitdiff"> (sf == 1 &amp;&amp; ftype == 11 &amp;&amp; rmode == 00 &amp;&amp; opcode == 111)</span><span style="font-size:smaller;"><br/>(FEAT_FP16)
            </span></h4><a id="FMOV_H64_float2int"/><p class="asm-code">FMOV  <a href="#sa_hd" title="16-bit SIMD&amp;FP destination register (field &quot;Rd&quot;)">&lt;Hd></a>, <a href="#sa_xn" title="64-bit general-purpose source register (field &quot;Rn&quot;)">&lt;Xn></a></p></div><div class="encoding"><h4 class="encoding">64-bit to double-precision<span class="bitdiff"> (sf == 1 &amp;&amp; ftype == 01 &amp;&amp; rmode == 00 &amp;&amp; opcode == 111)</span></h4><a id="FMOV_D64_float2int"/><p class="asm-code">FMOV  <a href="#sa_dd" title="64-bit SIMD&amp;FP destination register (field &quot;Rd&quot;)">&lt;Dd></a>, <a href="#sa_xn" title="64-bit general-purpose source register (field &quot;Rn&quot;)">&lt;Xn></a></p></div><div class="encoding"><h4 class="encoding">64-bit to top half of 128-bit<span class="bitdiff"> (sf == 1 &amp;&amp; ftype == 10 &amp;&amp; rmode == 01 &amp;&amp; opcode == 111)</span></h4><a id="FMOV_V64I_float2int"/><p class="asm-code">FMOV  <a href="#sa_vd" title="SIMD&amp;FP destination register (field &quot;Rd&quot;)">&lt;Vd></a>.D[1], <a href="#sa_xn" title="64-bit general-purpose source register (field &quot;Rn&quot;)">&lt;Xn></a></p></div><div class="encoding"><h4 class="encoding">Double-precision to 64-bit<span class="bitdiff"> (sf == 1 &amp;&amp; ftype == 01 &amp;&amp; rmode == 00 &amp;&amp; opcode == 110)</span></h4><a id="FMOV_64D_float2int"/><p class="asm-code">FMOV  <a href="#sa_xd" title="64-bit general-purpose destination register (field &quot;Rd&quot;)">&lt;Xd></a>, <a href="#sa_dn" title="64-bit SIMD&amp;FP source register (field &quot;Rn&quot;)">&lt;Dn></a></p></div><div class="encoding"><h4 class="encoding">Top half of 128-bit to 64-bit<span class="bitdiff"> (sf == 1 &amp;&amp; ftype == 10 &amp;&amp; rmode == 01 &amp;&amp; opcode == 110)</span></h4><a id="FMOV_64VX_float2int"/><p class="asm-code">FMOV  <a href="#sa_xd" title="64-bit general-purpose destination register (field &quot;Rd&quot;)">&lt;Xd></a>, <a href="#sa_vn" title="SIMD&amp;FP source register (field &quot;Rn&quot;)">&lt;Vn></a>.D[1]</p></div><p class="pseudocode">integer d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);
integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);

integer intsize = if sf == '1' then 64 else 32;
integer fltsize;
<a href="shared_pseudocode.html#FPConvOp" title="enumeration FPConvOp    {FPConvOp_CVT_FtoI, FPConvOp_CVT_ItoF, FPConvOp_MOV_FtoI, FPConvOp_MOV_ItoF , FPConvOp_CVT_FtoI_JS }">FPConvOp</a> op;
<a href="shared_pseudocode.html#FPRounding" title="enumeration FPRounding  {FPRounding_TIEEVEN, FPRounding_POSINF, FPRounding_NEGINF,  FPRounding_ZERO, FPRounding_TIEAWAY, FPRounding_ODD}">FPRounding</a> rounding;
boolean unsigned;
integer part;

case ftype of
    when '00'
        fltsize = 32;
    when '01'
        fltsize = 64;
    when '10'
        if opcode&lt;2:1>:rmode != '11 01' then UNDEFINED;
        fltsize = 128;
    when '11'
        if <a href="shared_pseudocode.html#impl-shared.HaveFP16Ext.0" title="function: boolean HaveFP16Ext()">HaveFP16Ext</a>() then
            fltsize = 16;
        else
            UNDEFINED;

case opcode&lt;2:1>:rmode of
    when '00 xx'    // FCVT[NPMZ][US]
        rounding = <a href="shared_pseudocode.html#impl-shared.FPDecodeRounding.1" title="function: FPRounding FPDecodeRounding(bits(2) rmode)">FPDecodeRounding</a>(rmode);
        unsigned = (opcode&lt;0> == '1');
        op = <a href="shared_pseudocode.html#FPConvOp_CVT_FtoI" title="enumeration FPConvOp    {FPConvOp_CVT_FtoI, FPConvOp_CVT_ItoF, FPConvOp_MOV_FtoI, FPConvOp_MOV_ItoF , FPConvOp_CVT_FtoI_JS }">FPConvOp_CVT_FtoI</a>;
    when '01 00'    // [US]CVTF
        rounding = <a href="shared_pseudocode.html#impl-shared.FPRoundingMode.1" title="function: FPRounding FPRoundingMode(FPCRType fpcr)">FPRoundingMode</a>(FPCR[]);
        unsigned = (opcode&lt;0> == '1');
        op = <a href="shared_pseudocode.html#FPConvOp_CVT_ItoF" title="enumeration FPConvOp    {FPConvOp_CVT_FtoI, FPConvOp_CVT_ItoF, FPConvOp_MOV_FtoI, FPConvOp_MOV_ItoF , FPConvOp_CVT_FtoI_JS }">FPConvOp_CVT_ItoF</a>;
    when '10 00'    // FCVTA[US]
        rounding = <a href="shared_pseudocode.html#FPRounding_TIEAWAY" title="enumeration FPRounding  {FPRounding_TIEEVEN, FPRounding_POSINF, FPRounding_NEGINF,  FPRounding_ZERO, FPRounding_TIEAWAY, FPRounding_ODD}">FPRounding_TIEAWAY</a>;
        unsigned = (opcode&lt;0> == '1');
        op = <a href="shared_pseudocode.html#FPConvOp_CVT_FtoI" title="enumeration FPConvOp    {FPConvOp_CVT_FtoI, FPConvOp_CVT_ItoF, FPConvOp_MOV_FtoI, FPConvOp_MOV_ItoF , FPConvOp_CVT_FtoI_JS }">FPConvOp_CVT_FtoI</a>;
    when '11 00'    // FMOV
        if fltsize != 16 &amp;&amp; fltsize != intsize then UNDEFINED;
        op = if opcode&lt;0> == '1' then <a href="shared_pseudocode.html#FPConvOp_MOV_ItoF" title="enumeration FPConvOp    {FPConvOp_CVT_FtoI, FPConvOp_CVT_ItoF, FPConvOp_MOV_FtoI, FPConvOp_MOV_ItoF , FPConvOp_CVT_FtoI_JS }">FPConvOp_MOV_ItoF</a> else <a href="shared_pseudocode.html#FPConvOp_MOV_FtoI" title="enumeration FPConvOp    {FPConvOp_CVT_FtoI, FPConvOp_CVT_ItoF, FPConvOp_MOV_FtoI, FPConvOp_MOV_ItoF , FPConvOp_CVT_FtoI_JS }">FPConvOp_MOV_FtoI</a>;
        part = 0;
    when '11 01'    // FMOV D[1]
        if intsize != 64 || fltsize != 128 then UNDEFINED;
        op = if opcode&lt;0> == '1' then <a href="shared_pseudocode.html#FPConvOp_MOV_ItoF" title="enumeration FPConvOp    {FPConvOp_CVT_FtoI, FPConvOp_CVT_ItoF, FPConvOp_MOV_FtoI, FPConvOp_MOV_ItoF , FPConvOp_CVT_FtoI_JS }">FPConvOp_MOV_ItoF</a> else <a href="shared_pseudocode.html#FPConvOp_MOV_FtoI" title="enumeration FPConvOp    {FPConvOp_CVT_FtoI, FPConvOp_CVT_ItoF, FPConvOp_MOV_FtoI, FPConvOp_MOV_ItoF , FPConvOp_CVT_FtoI_JS }">FPConvOp_MOV_FtoI</a>;
        part = 1;
        fltsize = 64;    // size of D[1] is 64
    when '11 11'    // FJCVTZS
        if !<a href="shared_pseudocode.html#impl-shared.HaveFJCVTZSExt.0" title="function: boolean HaveFJCVTZSExt()">HaveFJCVTZSExt</a>() then UNDEFINED;
        rounding = <a href="shared_pseudocode.html#FPRounding_ZERO" title="enumeration FPRounding  {FPRounding_TIEEVEN, FPRounding_POSINF, FPRounding_NEGINF,  FPRounding_ZERO, FPRounding_TIEAWAY, FPRounding_ODD}">FPRounding_ZERO</a>;
        unsigned = (opcode&lt;0> == '1');
        op = <a href="shared_pseudocode.html#FPConvOp_CVT_FtoI_JS" title="enumeration FPConvOp    {FPConvOp_CVT_FtoI, FPConvOp_CVT_ItoF, FPConvOp_MOV_FtoI, FPConvOp_MOV_ItoF , FPConvOp_CVT_FtoI_JS }">FPConvOp_CVT_FtoI_JS</a>;
    otherwise
        UNDEFINED;</p><div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Dd></td><td><a id="sa_dd"/><p class="aml">Is the 64-bit name of the SIMD&amp;FP destination register, encoded in the "Rd" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Hd></td><td><a id="sa_hd"/><p class="aml">Is the 16-bit name of the SIMD&amp;FP destination register, encoded in the "Rd" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Sd></td><td><a id="sa_sd"/><p class="aml">Is the 32-bit name of the SIMD&amp;FP destination register, encoded in the "Rd" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Wn></td><td><a id="sa_wn"/><p class="aml">Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Vd></td><td><a id="sa_vd"/><p class="aml">Is the name of the SIMD&amp;FP destination register, encoded in the "Rd" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xn></td><td><a id="sa_xn"/><p class="aml">Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Wd></td><td><a id="sa_wd"/><p class="aml">Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Sn></td><td><a id="sa_sn"/><p class="aml">Is the 32-bit name of the SIMD&amp;FP source register, encoded in the "Rn" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xd></td><td><a id="sa_xd"/><p class="aml">Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Vn></td><td><a id="sa_vn"/><p class="aml">Is the name of the SIMD&amp;FP source register, encoded in the "Rn" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Hn></td><td><a id="sa_hn"/><p class="aml">Is the 16-bit name of the SIMD&amp;FP source register, encoded in the "Rn" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Dn></td><td><a id="sa_dn"/><p class="aml">Is the 64-bit name of the SIMD&amp;FP source register, encoded in the "Rn" field.</p></td></tr></table></div><div class="syntax-notes"/><div class="ps"><a id="execute"/><h3 class="pseudocode">Operation</h3><p class="pseudocode">if op == <a href="shared_pseudocode.html#FPConvOp_CVT_FtoI_JS" title="enumeration FPConvOp    {FPConvOp_CVT_FtoI, FPConvOp_CVT_ItoF, FPConvOp_MOV_FtoI, FPConvOp_MOV_ItoF , FPConvOp_CVT_FtoI_JS }">FPConvOp_CVT_FtoI_JS</a> then
    <a href="shared_pseudocode.html#impl-aarch64.CheckFPAdvSIMDEnabled64.0" title="function: CheckFPAdvSIMDEnabled64()">CheckFPAdvSIMDEnabled64</a>();
else
    <a href="shared_pseudocode.html#impl-aarch64.CheckFPEnabled64.0" title="function: CheckFPEnabled64()">CheckFPEnabled64</a>();

<a href="shared_pseudocode.html#FPCRType" title="type FPCRType">FPCRType</a> fpcr = FPCR[];
boolean merge = <a href="shared_pseudocode.html#impl-shared.IsMerging.1" title="function: boolean IsMerging(FPCRType fpcr)">IsMerging</a>(fpcr);
integer fsize = if op == <a href="shared_pseudocode.html#FPConvOp_CVT_ItoF" title="enumeration FPConvOp    {FPConvOp_CVT_FtoI, FPConvOp_CVT_ItoF, FPConvOp_MOV_FtoI, FPConvOp_MOV_ItoF , FPConvOp_CVT_FtoI_JS }">FPConvOp_CVT_ItoF</a> &amp;&amp; merge then 128 else fltsize;
bits(fsize) fltval;
bits(intsize) intval;

case op of
    when <a href="shared_pseudocode.html#FPConvOp_CVT_FtoI" title="enumeration FPConvOp    {FPConvOp_CVT_FtoI, FPConvOp_CVT_ItoF, FPConvOp_MOV_FtoI, FPConvOp_MOV_ItoF , FPConvOp_CVT_FtoI_JS }">FPConvOp_CVT_FtoI</a>
        fltval = <a href="shared_pseudocode.html#impl-aarch64.V.read.2" title="accessor: bits(width) V[integer n, integer width]">V</a>[n, fsize];
        intval = <a href="shared_pseudocode.html#impl-shared.FPToFixed.6" title="function: bits(M) FPToFixed(bits(N) op, integer fbits, boolean unsigned, FPCRType fpcr, FPRounding rounding, integer M)">FPToFixed</a>(fltval, 0, unsigned, fpcr, rounding, intsize);
        <a href="shared_pseudocode.html#impl-aarch64.X.write.2" title="accessor: X[integer n, integer width] = bits(width) value">X</a>[d, intsize] = intval;
    when <a href="shared_pseudocode.html#FPConvOp_CVT_ItoF" title="enumeration FPConvOp    {FPConvOp_CVT_FtoI, FPConvOp_CVT_ItoF, FPConvOp_MOV_FtoI, FPConvOp_MOV_ItoF , FPConvOp_CVT_FtoI_JS }">FPConvOp_CVT_ItoF</a>
        intval = <a href="shared_pseudocode.html#impl-aarch64.X.read.2" title="accessor: bits(width) X[integer n, integer width]">X</a>[n, intsize];
        fltval = if merge then <a href="shared_pseudocode.html#impl-aarch64.V.read.2" title="accessor: bits(width) V[integer n, integer width]">V</a>[d, fsize] else <a href="shared_pseudocode.html#impl-shared.Zeros.1" title="function: bits(N) Zeros(integer N)">Zeros</a>(fsize);
        <a href="shared_pseudocode.html#impl-shared.Elem.write.3" title="accessor: Elem[bits(N) &amp;vector, integer e, integer size] = bits(size) value">Elem</a>[fltval, 0, fltsize] = <a href="shared_pseudocode.html#impl-shared.FixedToFP.6" title="function: bits(N) FixedToFP(bits(M) op, integer fbits, boolean unsigned, FPCRType fpcr, FPRounding rounding, integer N)">FixedToFP</a>(intval, 0, unsigned, fpcr, rounding, fltsize);
        <a href="shared_pseudocode.html#impl-aarch64.V.write.2" title="accessor: V[integer n, integer width] = bits(width) value">V</a>[d, fsize] = fltval;
    when <a href="shared_pseudocode.html#FPConvOp_MOV_FtoI" title="enumeration FPConvOp    {FPConvOp_CVT_FtoI, FPConvOp_CVT_ItoF, FPConvOp_MOV_FtoI, FPConvOp_MOV_ItoF , FPConvOp_CVT_FtoI_JS }">FPConvOp_MOV_FtoI</a>
        fltval = <a href="shared_pseudocode.html#impl-aarch64.Vpart.read.3" title="accessor: bits(width) Vpart[integer n, integer part, integer width]">Vpart</a><ins>[n, part, fsize];
</ins><del>[n,part,fsize];
</del>        intval = <a href="shared_pseudocode.html#impl-shared.ZeroExtend.2" title="function: bits(N) ZeroExtend(bits(M) x, integer N)">ZeroExtend</a>(fltval, intsize);
        <a href="shared_pseudocode.html#impl-aarch64.X.write.2" title="accessor: X[integer n, integer width] = bits(width) value">X</a>[d, intsize] = intval;
    when <a href="shared_pseudocode.html#FPConvOp_MOV_ItoF" title="enumeration FPConvOp    {FPConvOp_CVT_FtoI, FPConvOp_CVT_ItoF, FPConvOp_MOV_FtoI, FPConvOp_MOV_ItoF , FPConvOp_CVT_FtoI_JS }">FPConvOp_MOV_ItoF</a>
        intval = <a href="shared_pseudocode.html#impl-aarch64.X.read.2" title="accessor: bits(width) X[integer n, integer width]">X</a>[n, intsize];
        fltval = intval&lt;fsize-1:0>;
        <a href="shared_pseudocode.html#impl-aarch64.Vpart.write.3" title="accessor: Vpart[integer n, integer part, integer width] = bits(width) value">Vpart</a><ins>[d, part, fsize] = fltval;
</ins><del>[d,part,fsize] = fltval;
</del>    when <a href="shared_pseudocode.html#FPConvOp_CVT_FtoI_JS" title="enumeration FPConvOp    {FPConvOp_CVT_FtoI, FPConvOp_CVT_ItoF, FPConvOp_MOV_FtoI, FPConvOp_MOV_ItoF , FPConvOp_CVT_FtoI_JS }">FPConvOp_CVT_FtoI_JS</a>
        bit z;
        fltval = <a href="shared_pseudocode.html#impl-aarch64.V.read.2" title="accessor: bits(width) V[integer n, integer width]">V</a>[n, fsize];
        (intval, z) = <a href="shared_pseudocode.html#impl-shared.FPToFixedJS.4" title="function: (bits(N), bit) FPToFixedJS(bits(M) op, FPCRType fpcr, boolean Is64, integer N)">FPToFixedJS</a>(fltval, fpcr, TRUE, intsize);
        PSTATE.&lt;N,Z,C,V> = '0':z:'00';
        <a href="shared_pseudocode.html#impl-aarch64.X.write.2" title="accessor: X[integer n, integer width] = bits(width) value">X</a>[d, intsize] = intval;</p></div><h3>Operational information</h3><p class="aml">If FEAT_SME is implemented and the PE is in Streaming SVE mode, then any subsequent instruction which is dependent on the general-purpose register written by this instruction might be significantly delayed.</p><hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v33.62, AdvSIMD v29.12, pseudocode v2023-03_rel, sve v2023-03_rc3b
      ; Build timestamp: <ins>2023-03-31T11</ins><del>2023-03-31T10</del>:<ins>36</ins><del>41</del>
    </p><p class="copyconf">
      Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>