[2025-09-17 18:56:56] START suite=cs trace=classification_phase2_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase2_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3143073 heartbeat IPC: 3.182 cumulative IPC: 3.182 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5608394 cumulative IPC: 3.566 (Simulation time: 00 hr 01 min 09 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5608394 cumulative IPC: 3.566 (Simulation time: 00 hr 01 min 09 sec)
Heartbeat CPU 0 instructions: 20000008 cycles: 5608395 heartbeat IPC: 4.056 cumulative IPC: 5 (Simulation time: 00 hr 01 min 09 sec)
Heartbeat CPU 0 instructions: 30000010 cycles: 13472909 heartbeat IPC: 1.272 cumulative IPC: 1.272 (Simulation time: 00 hr 02 min 04 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 22377243 heartbeat IPC: 1.123 cumulative IPC: 1.193 (Simulation time: 00 hr 02 min 55 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 32263258 heartbeat IPC: 1.012 cumulative IPC: 1.125 (Simulation time: 00 hr 03 min 51 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 43731814 heartbeat IPC: 0.8719 cumulative IPC: 1.049 (Simulation time: 00 hr 05 min 05 sec)
Heartbeat CPU 0 instructions: 70000017 cycles: 56804124 heartbeat IPC: 0.765 cumulative IPC: 0.9766 (Simulation time: 00 hr 06 min 18 sec)
Heartbeat CPU 0 instructions: 80000021 cycles: 70384078 heartbeat IPC: 0.7364 cumulative IPC: 0.9263 (Simulation time: 00 hr 07 min 28 sec)
Heartbeat CPU 0 instructions: 90000021 cycles: 84310518 heartbeat IPC: 0.7181 cumulative IPC: 0.8894 (Simulation time: 00 hr 08 min 45 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase2_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000021 cycles: 98254463 heartbeat IPC: 0.7172 cumulative IPC: 0.8635 (Simulation time: 00 hr 10 min 07 sec)
Heartbeat CPU 0 instructions: 110000022 cycles: 112712787 heartbeat IPC: 0.6916 cumulative IPC: 0.8403 (Simulation time: 00 hr 11 min 33 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 120000043 cumulative IPC: 0.8333 (Simulation time: 00 hr 12 min 50 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 120000043 cumulative IPC: 0.8333 (Simulation time: 00 hr 12 min 50 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase2_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8333 instructions: 100000000 cycles: 120000043
CPU 0 Branch Prediction Accuracy: 99.88% MPKI: 0.00323 Average ROB Occupancy at Mispredict: 4.057e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00117
BRANCH_INDIRECT: 0.00194
BRANCH_CONDITIONAL: 0.00012
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 334085
LQ_STALL: 5100
SQ_STALL: 114406


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 194.47531
REPLAY_LOAD: 92.81639
NON_REPLAY_LOAD: 10.720582

== Total ==
ADDR_TRANS: 63010
REPLAY_LOAD: 61166
NON_REPLAY_LOAD: 209909

== Counts ==
ADDR_TRANS: 324
REPLAY_LOAD: 659
NON_REPLAY_LOAD: 19580

cpu0->cpu0_STLB TOTAL        ACCESS:     672423 HIT:     485434 MISS:     186989 MSHR_MERGE:          2
cpu0->cpu0_STLB LOAD         ACCESS:     672423 HIT:     485434 MISS:     186989 MSHR_MERGE:          2
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 115.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1359071 HIT:     444085 MISS:     914986 MSHR_MERGE:      14545
cpu0->cpu0_L2C LOAD         ACCESS:     669420 HIT:     176036 MISS:     493384 MSHR_MERGE:        398
cpu0->cpu0_L2C RFO          ACCESS:      45742 HIT:      24706 MISS:      21036 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     168815 HIT:      89037 MISS:      79778 MSHR_MERGE:      14147
cpu0->cpu0_L2C WRITE        ACCESS:      61429 HIT:      61150 MISS:        279 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     413665 HIT:      93156 MISS:     320509 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     123637 ISSUED:     123637 USEFUL:      30946 USELESS:      14706
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 52.82 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6614104 HIT:    6598338 MISS:      15766 MSHR_MERGE:       5431
cpu0->cpu0_L1I LOAD         ACCESS:    6614104 HIT:    6598338 MISS:      15766 MSHR_MERGE:       5431
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 90.28 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   11530113 HIT:   10029838 MISS:    1500275 MSHR_MERGE:     336599
cpu0->cpu0_L1D LOAD         ACCESS:    9222285 HIT:    8377023 MISS:     845262 MSHR_MERGE:     186177
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     188137 HIT:     131918 MISS:      56219 MSHR_MERGE:      11036
cpu0->cpu0_L1D WRITE        ACCESS:    1681745 HIT:    1496951 MISS:     184794 MSHR_MERGE:     139051
cpu0->cpu0_L1D TRANSLATION  ACCESS:     437946 HIT:      23946 MISS:     414000 MSHR_MERGE:        335
cpu0->cpu0_L1D PREFETCH REQUESTED:     198609 ISSUED:     188137 USEFUL:      25999 USELESS:      18778
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 46.68 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5442592 HIT:    5439495 MISS:       3097 MSHR_MERGE:       1861
cpu0->cpu0_ITLB LOAD         ACCESS:    5442592 HIT:    5439495 MISS:       3097 MSHR_MERGE:       1861
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 157.7 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   10841502 HIT:    9994582 MISS:     846920 MSHR_MERGE:     175733
cpu0->cpu0_DTLB LOAD         ACCESS:   10841502 HIT:    9994582 MISS:     846920 MSHR_MERGE:     175733
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 36.19 cycles
cpu0->LLC TOTAL        ACCESS:     931810 HIT:     646309 MISS:     285501 MSHR_MERGE:         16
cpu0->LLC LOAD         ACCESS:     492986 HIT:     339573 MISS:     153413 MSHR_MERGE:          1
cpu0->LLC RFO          ACCESS:      21036 HIT:        963 MISS:      20073 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      65631 HIT:      43579 MISS:      22052 MSHR_MERGE:         15
cpu0->LLC WRITE        ACCESS:      31648 HIT:      31579 MISS:         69 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     320509 HIT:     230615 MISS:      89894 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 89.36 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       8360
  ROW_BUFFER_MISS:     277051
  AVG DBUS CONGESTED CYCLE: 6.848
Channel 0 WQ ROW_BUFFER_HIT:       5361
  ROW_BUFFER_MISS:      24656
  FULL:          0
Channel 0 REFRESHES ISSUED:      10000

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       410536        49290        80299        24894
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         1005         8111        30469        13819
  STLB miss resolved @ L2C                0         3116        28077        85672        36342
  STLB miss resolved @ LLC                0         3071        31131       183449        57167
  STLB miss resolved @ MEM                0          597         5634        58224        55719

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                461           30          370          182          471
---------------------------------------------------------------
  STLB miss resolved @ L1D                3            1            1           45          154
  STLB miss resolved @ L2C                4            2            2            5           34
  STLB miss resolved @ LLC               14            3            2          236          132
  STLB miss resolved @ MEM               25            5            8          259          992
[2025-09-17 19:09:46] END   suite=cs trace=classification_phase2_core1 (rc=0)
