{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 23 16:00:07 2019 " "Info: Processing started: Sat Nov 23 16:00:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off jp -c jp " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off jp -c jp" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WVRFX_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "jp.v(13) " "Warning (10268): Verilog HDL information at jp.v(13): Always Construct contains both blocking and non-blocking assignments" {  } { { "jp.v" "" { Text "E:/jp/jp.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: Always Construct contains both blocking and non-blocking assignments" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jp.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file jp.v" { { "Info" "ISGN_ENTITY_NAME" "1 jp " "Info: Found entity 1: jp" {  } { { "jp.v" "" { Text "E:/jp/jp.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "jp " "Info: Elaborating entity \"jp\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Info" "IVRFX_VRFC_OBJECT_DECLARED_NOT_USED" "s jp.v(8) " "Info (10035): Verilog HDL or VHDL information at jp.v(8): object \"s\" declared but not used" {  } { { "jp.v" "" { Text "E:/jp/jp.v" 8 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 jp.v(48) " "Warning (10230): Verilog HDL assignment warning at jp.v(48): truncated value with size 32 to match size of target (4)" {  } { { "jp.v" "" { Text "E:/jp/jp.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led1 jp.v(54) " "Warning (10235): Verilog HDL Always Construct warning at jp.v(54): variable \"led1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "jp.v" "" { Text "E:/jp/jp.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led2 jp.v(55) " "Warning (10235): Verilog HDL Always Construct warning at jp.v(55): variable \"led2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "jp.v" "" { Text "E:/jp/jp.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led3 jp.v(56) " "Warning (10235): Verilog HDL Always Construct warning at jp.v(56): variable \"led3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "jp.v" "" { Text "E:/jp/jp.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led4 jp.v(57) " "Warning (10235): Verilog HDL Always Construct warning at jp.v(57): variable \"led4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "jp.v" "" { Text "E:/jp/jp.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led5 jp.v(58) " "Warning (10235): Verilog HDL Always Construct warning at jp.v(58): variable \"led5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "jp.v" "" { Text "E:/jp/jp.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led6 jp.v(59) " "Warning (10235): Verilog HDL Always Construct warning at jp.v(59): variable \"led6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "jp.v" "" { Text "E:/jp/jp.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_ALWAYS_ID_HOLDS_VALUE" "dout jp.v(51) " "Warning (10240): Verilog HDL Always Construct warning at jp.v(51): variable \"dout\" may not be assigned a new value in every possible path through the Always Construct.  Variable \"dout\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "jp.v" "" { Text "E:/jp/jp.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" may not be assigned a new value in every possible path through the Always Construct.  Variable \"%1!s!\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "temp\[7\] data_in GND " "Warning: Reduced register \"temp\[7\]\" with stuck data_in port to stuck value GND" {  } { { "jp.v" "" { Text "E:/jp/jp.v" 41 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "led1\[7\] data_in GND " "Warning: Reduced register \"led1\[7\]\" with stuck data_in port to stuck value GND" {  } { { "jp.v" "" { Text "E:/jp/jp.v" 41 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "led2\[7\] data_in GND " "Warning: Reduced register \"led2\[7\]\" with stuck data_in port to stuck value GND" {  } { { "jp.v" "" { Text "E:/jp/jp.v" 41 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "led3\[7\] data_in GND " "Warning: Reduced register \"led3\[7\]\" with stuck data_in port to stuck value GND" {  } { { "jp.v" "" { Text "E:/jp/jp.v" 41 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "led4\[7\] data_in GND " "Warning: Reduced register \"led4\[7\]\" with stuck data_in port to stuck value GND" {  } { { "jp.v" "" { Text "E:/jp/jp.v" 41 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "led5\[7\] data_in GND " "Warning: Reduced register \"led5\[7\]\" with stuck data_in port to stuck value GND" {  } { { "jp.v" "" { Text "E:/jp/jp.v" 41 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "led6\[7\] data_in GND " "Warning: Reduced register \"led6\[7\]\" with stuck data_in port to stuck value GND" {  } { { "jp.v" "" { Text "E:/jp/jp.v" 41 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dout\[0\]\$latch " "Warning: Latch dout\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt\[2\]" {  } { { "jp.v" "" { Text "E:/jp/jp.v" 49 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "jp.v" "" { Text "E:/jp/jp.v" 53 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dout\[1\]\$latch " "Warning: Latch dout\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt\[2\]" {  } { { "jp.v" "" { Text "E:/jp/jp.v" 49 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "jp.v" "" { Text "E:/jp/jp.v" 53 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dout\[2\]\$latch " "Warning: Latch dout\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt\[2\]" {  } { { "jp.v" "" { Text "E:/jp/jp.v" 49 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "jp.v" "" { Text "E:/jp/jp.v" 53 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dout\[3\]\$latch " "Warning: Latch dout\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt\[2\]" {  } { { "jp.v" "" { Text "E:/jp/jp.v" 49 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "jp.v" "" { Text "E:/jp/jp.v" 53 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dout\[4\]\$latch " "Warning: Latch dout\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt\[2\]" {  } { { "jp.v" "" { Text "E:/jp/jp.v" 49 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "jp.v" "" { Text "E:/jp/jp.v" 53 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dout\[5\]\$latch " "Warning: Latch dout\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt\[2\]" {  } { { "jp.v" "" { Text "E:/jp/jp.v" 49 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "jp.v" "" { Text "E:/jp/jp.v" 53 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dout\[6\]\$latch " "Warning: Latch dout\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt\[2\]" {  } { { "jp.v" "" { Text "E:/jp/jp.v" 49 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "jp.v" "" { Text "E:/jp/jp.v" 53 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "dout\[7\] GND " "Warning: Pin \"dout\[7\]\" stuck at GND" {  } { { "jp.v" "" { Text "E:/jp/jp.v" 53 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "164 " "Info: Implemented 164 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "145 " "Info: Implemented 145 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 23 16:00:08 2019 " "Info: Processing ended: Sat Nov 23 16:00:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
