// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module write_output (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        blue_output_V_dout,
        blue_output_V_empty_n,
        blue_output_V_read,
        green_output_V_dout,
        green_output_V_empty_n,
        green_output_V_read,
        red_output_V_dout,
        red_output_V_empty_n,
        red_output_V_read,
        out_r_TDATA,
        out_r_TVALID,
        out_r_TREADY,
        out_r_TKEEP,
        out_r_TSTRB,
        out_r_TLAST
);

parameter    ap_ST_fsm_state1 = 18'd1;
parameter    ap_ST_fsm_pp0_stage0 = 18'd2;
parameter    ap_ST_fsm_pp0_stage1 = 18'd4;
parameter    ap_ST_fsm_pp0_stage2 = 18'd8;
parameter    ap_ST_fsm_pp0_stage3 = 18'd16;
parameter    ap_ST_fsm_pp0_stage4 = 18'd32;
parameter    ap_ST_fsm_pp0_stage5 = 18'd64;
parameter    ap_ST_fsm_pp0_stage6 = 18'd128;
parameter    ap_ST_fsm_pp0_stage7 = 18'd256;
parameter    ap_ST_fsm_pp0_stage8 = 18'd512;
parameter    ap_ST_fsm_pp0_stage9 = 18'd1024;
parameter    ap_ST_fsm_pp0_stage10 = 18'd2048;
parameter    ap_ST_fsm_pp0_stage11 = 18'd4096;
parameter    ap_ST_fsm_pp0_stage12 = 18'd8192;
parameter    ap_ST_fsm_pp0_stage13 = 18'd16384;
parameter    ap_ST_fsm_pp0_stage14 = 18'd32768;
parameter    ap_ST_fsm_pp0_stage15 = 18'd65536;
parameter    ap_ST_fsm_state19 = 18'd131072;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] blue_output_V_dout;
input   blue_output_V_empty_n;
output   blue_output_V_read;
input  [15:0] green_output_V_dout;
input   green_output_V_empty_n;
output   green_output_V_read;
input  [15:0] red_output_V_dout;
input   red_output_V_empty_n;
output   red_output_V_read;
output  [255:0] out_r_TDATA;
output   out_r_TVALID;
input   out_r_TREADY;
output  [31:0] out_r_TKEEP;
output  [31:0] out_r_TSTRB;
output  [0:0] out_r_TLAST;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg blue_output_V_read;
reg green_output_V_read;
reg red_output_V_read;
reg out_r_TVALID;

(* fsm_encoding = "none" *) reg   [17:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    blue_output_V_blk_n;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage1;
reg   [0:0] icmp_ln199_reg_1365;
wire   [1:0] ap_phi_mux_state_0_phi_fu_230_p4;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
reg   [1:0] state_2_0_reg_238;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
reg   [1:0] state_2_1_reg_271;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
reg   [1:0] state_2_2_reg_304;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
reg   [1:0] state_2_3_reg_337;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
reg   [1:0] state_2_4_reg_370;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7;
reg   [1:0] state_2_5_reg_403;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8;
reg   [1:0] state_2_6_reg_436;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9;
reg   [1:0] state_2_7_reg_469;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10;
reg   [1:0] state_2_8_reg_502;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11;
reg   [1:0] state_2_9_reg_535;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12;
reg   [1:0] state_2_10_reg_568;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13;
reg   [1:0] state_2_11_reg_601;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14;
reg   [1:0] state_2_12_reg_634;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_pp0_stage15;
reg   [1:0] state_2_13_reg_667;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [1:0] state_2_14_reg_700;
reg    green_output_V_blk_n;
reg    red_output_V_blk_n;
reg    out_r_TDATA_blk_n;
reg   [6:0] i_0_reg_202;
reg   [255:0] p_029_0_0_reg_214;
reg   [1:0] state_0_reg_226;
wire   [0:0] icmp_ln199_fu_768_p2;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_predicate_op216_read_state18;
reg    ap_predicate_op219_read_state18;
reg    ap_predicate_op222_read_state18;
reg    ap_block_state18_pp0_stage0_iter1;
reg    ap_block_state18_io;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] tmp_last_V_fu_774_p2;
reg   [0:0] tmp_last_V_reg_1369;
wire   [6:0] i_fu_780_p2;
reg   [6:0] i_reg_1374;
reg    ap_predicate_op36_read_state3;
reg    ap_predicate_op39_read_state3;
reg    ap_predicate_op42_read_state3;
reg    ap_block_state3_pp0_stage1_iter0;
reg    ap_block_pp0_stage1_11001;
wire   [255:0] p_Result_2_fu_786_p5;
wire   [255:0] p_Result_1_fu_798_p5;
wire   [255:0] p_Result_s_fu_810_p5;
wire   [255:0] p_Result_2_1_fu_822_p5;
reg    ap_predicate_op48_read_state4;
reg    ap_predicate_op51_read_state4;
reg    ap_predicate_op54_read_state4;
reg    ap_block_state4_pp0_stage2_iter0;
reg    ap_block_pp0_stage2_11001;
wire   [255:0] p_Result_1_1_fu_834_p5;
wire   [255:0] p_Result_s_9_fu_846_p5;
wire   [255:0] p_Result_2_2_fu_858_p5;
reg    ap_predicate_op60_read_state5;
reg    ap_predicate_op63_read_state5;
reg    ap_predicate_op66_read_state5;
reg    ap_block_state5_pp0_stage3_iter0;
reg    ap_block_pp0_stage3_11001;
wire   [255:0] p_Result_1_2_fu_870_p5;
wire   [255:0] p_Result_13_fu_882_p5;
wire   [255:0] p_Result_2_3_fu_894_p5;
reg    ap_predicate_op72_read_state6;
reg    ap_predicate_op75_read_state6;
reg    ap_predicate_op78_read_state6;
reg    ap_block_state6_pp0_stage4_iter0;
reg    ap_block_pp0_stage4_11001;
wire   [255:0] p_Result_1_3_fu_906_p5;
wire   [255:0] p_Result_3_fu_918_p5;
wire   [255:0] p_Result_2_4_fu_930_p5;
reg    ap_predicate_op84_read_state7;
reg    ap_predicate_op87_read_state7;
reg    ap_predicate_op90_read_state7;
reg    ap_block_state7_pp0_stage5_iter0;
reg    ap_block_pp0_stage5_11001;
wire   [255:0] p_Result_1_4_fu_942_p5;
wire   [255:0] p_Result_4_fu_954_p5;
wire   [255:0] p_Result_2_5_fu_966_p5;
reg    ap_predicate_op96_read_state8;
reg    ap_predicate_op99_read_state8;
reg    ap_predicate_op102_read_state8;
reg    ap_block_state8_pp0_stage6_iter0;
reg    ap_block_pp0_stage6_11001;
wire   [255:0] p_Result_1_5_fu_978_p5;
wire   [255:0] p_Result_5_fu_990_p5;
wire   [255:0] p_Result_2_6_fu_1002_p5;
reg    ap_predicate_op108_read_state9;
reg    ap_predicate_op111_read_state9;
reg    ap_predicate_op114_read_state9;
reg    ap_block_state9_pp0_stage7_iter0;
reg    ap_block_pp0_stage7_11001;
wire   [255:0] p_Result_1_6_fu_1014_p5;
wire   [255:0] p_Result_6_fu_1026_p5;
wire   [255:0] p_Result_2_7_fu_1038_p5;
reg    ap_predicate_op120_read_state10;
reg    ap_predicate_op123_read_state10;
reg    ap_predicate_op126_read_state10;
reg    ap_block_state10_pp0_stage8_iter0;
reg    ap_block_pp0_stage8_11001;
wire   [255:0] p_Result_1_7_fu_1050_p5;
wire   [255:0] p_Result_7_fu_1062_p5;
wire   [255:0] p_Result_2_8_fu_1074_p5;
reg    ap_predicate_op132_read_state11;
reg    ap_predicate_op135_read_state11;
reg    ap_predicate_op138_read_state11;
reg    ap_block_state11_pp0_stage9_iter0;
reg    ap_block_pp0_stage9_11001;
wire   [255:0] p_Result_1_8_fu_1086_p5;
wire   [255:0] p_Result_8_fu_1098_p5;
wire   [255:0] p_Result_2_9_fu_1110_p5;
reg    ap_predicate_op144_read_state12;
reg    ap_predicate_op147_read_state12;
reg    ap_predicate_op150_read_state12;
reg    ap_block_state12_pp0_stage10_iter0;
reg    ap_block_pp0_stage10_11001;
wire   [255:0] p_Result_1_9_fu_1122_p5;
wire   [255:0] p_Result_9_fu_1134_p5;
wire   [255:0] p_Result_2_s_fu_1146_p5;
reg    ap_predicate_op156_read_state13;
reg    ap_predicate_op159_read_state13;
reg    ap_predicate_op162_read_state13;
reg    ap_block_state13_pp0_stage11_iter0;
reg    ap_block_pp0_stage11_11001;
wire   [255:0] p_Result_1_s_fu_1158_p5;
wire   [255:0] p_Result_10_fu_1170_p5;
wire   [255:0] p_Result_2_10_fu_1182_p5;
reg    ap_predicate_op168_read_state14;
reg    ap_predicate_op171_read_state14;
reg    ap_predicate_op174_read_state14;
reg    ap_block_state14_pp0_stage12_iter0;
reg    ap_block_pp0_stage12_11001;
wire   [255:0] p_Result_1_10_fu_1194_p5;
wire   [255:0] p_Result_11_fu_1206_p5;
wire   [255:0] p_Result_2_11_fu_1218_p5;
reg    ap_predicate_op180_read_state15;
reg    ap_predicate_op183_read_state15;
reg    ap_predicate_op186_read_state15;
reg    ap_block_state15_pp0_stage13_iter0;
reg    ap_block_pp0_stage13_11001;
wire   [255:0] p_Result_1_11_fu_1230_p5;
wire   [255:0] p_Result_12_fu_1242_p5;
wire   [255:0] p_Result_2_12_fu_1254_p5;
reg    ap_predicate_op192_read_state16;
reg    ap_predicate_op195_read_state16;
reg    ap_predicate_op198_read_state16;
reg    ap_block_state16_pp0_stage14_iter0;
reg    ap_block_pp0_stage14_11001;
wire   [255:0] p_Result_1_12_fu_1266_p5;
wire   [255:0] p_Result_16_fu_1278_p5;
wire   [255:0] p_Result_2_13_fu_1290_p5;
reg    ap_predicate_op204_read_state17;
reg    ap_predicate_op207_read_state17;
reg    ap_predicate_op210_read_state17;
reg    ap_block_state17_pp0_stage15_iter0;
reg    ap_block_pp0_stage15_11001;
wire   [255:0] p_Result_1_13_fu_1302_p5;
wire   [255:0] p_Result_14_fu_1314_p5;
reg    ap_block_pp0_stage1_subdone;
reg    ap_condition_pp0_exit_iter0_state3;
reg    ap_block_pp0_stage15_subdone;
reg   [6:0] ap_phi_mux_i_0_phi_fu_206_p4;
reg   [255:0] ap_phi_mux_tmp_data_V_phi_fu_736_p8;
reg   [1:0] ap_phi_mux_state_2_15_phi_fu_753_p8;
wire   [1:0] ap_phi_reg_pp0_iter0_state_2_0_reg_238;
reg   [255:0] ap_phi_reg_pp0_iter0_p_029_0_2_0_reg_256;
wire   [1:0] ap_phi_reg_pp0_iter0_state_2_1_reg_271;
reg   [255:0] ap_phi_reg_pp0_iter0_p_029_0_2_1_reg_289;
wire   [1:0] ap_phi_reg_pp0_iter0_state_2_2_reg_304;
reg   [255:0] ap_phi_reg_pp0_iter0_p_029_0_2_2_reg_322;
wire   [1:0] ap_phi_reg_pp0_iter0_state_2_3_reg_337;
reg   [255:0] ap_phi_reg_pp0_iter0_p_029_0_2_3_reg_355;
wire   [1:0] ap_phi_reg_pp0_iter0_state_2_4_reg_370;
reg   [255:0] ap_phi_reg_pp0_iter0_p_029_0_2_4_reg_388;
wire   [1:0] ap_phi_reg_pp0_iter0_state_2_5_reg_403;
reg   [255:0] ap_phi_reg_pp0_iter0_p_029_0_2_5_reg_421;
wire   [1:0] ap_phi_reg_pp0_iter0_state_2_6_reg_436;
reg   [255:0] ap_phi_reg_pp0_iter0_p_029_0_2_6_reg_454;
wire   [1:0] ap_phi_reg_pp0_iter0_state_2_7_reg_469;
reg   [255:0] ap_phi_reg_pp0_iter0_p_029_0_2_7_reg_487;
wire   [1:0] ap_phi_reg_pp0_iter0_state_2_8_reg_502;
reg   [255:0] ap_phi_reg_pp0_iter0_p_029_0_2_8_reg_520;
wire   [1:0] ap_phi_reg_pp0_iter0_state_2_9_reg_535;
reg   [255:0] ap_phi_reg_pp0_iter0_p_029_0_2_9_reg_553;
wire   [1:0] ap_phi_reg_pp0_iter0_state_2_10_reg_568;
reg   [255:0] ap_phi_reg_pp0_iter0_p_029_0_2_10_reg_586;
wire   [1:0] ap_phi_reg_pp0_iter0_state_2_11_reg_601;
reg   [255:0] ap_phi_reg_pp0_iter0_p_029_0_2_11_reg_619;
wire   [1:0] ap_phi_reg_pp0_iter0_state_2_12_reg_634;
reg   [255:0] ap_phi_reg_pp0_iter0_p_029_0_2_12_reg_652;
wire   [1:0] ap_phi_reg_pp0_iter0_state_2_13_reg_667;
reg   [255:0] ap_phi_reg_pp0_iter0_p_029_0_2_13_reg_685;
wire   [1:0] ap_phi_reg_pp0_iter0_state_2_14_reg_700;
wire   [255:0] ap_phi_reg_pp0_iter0_p_029_0_2_14_reg_718;
reg   [255:0] ap_phi_reg_pp0_iter1_p_029_0_2_14_reg_718;
wire   [255:0] p_Result_2_14_fu_1326_p5;
wire   [255:0] ap_phi_reg_pp0_iter1_tmp_data_V_reg_732;
wire   [255:0] p_Result_1_14_fu_1339_p5;
wire   [255:0] p_Result_15_fu_1352_p5;
wire   [1:0] ap_phi_reg_pp0_iter1_state_2_15_reg_749;
reg    ap_block_pp0_stage0_01001;
wire    ap_CS_fsm_state19;
reg   [17:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp0_stage7_subdone;
reg    ap_block_pp0_stage8_subdone;
reg    ap_block_pp0_stage9_subdone;
reg    ap_block_pp0_stage10_subdone;
reg    ap_block_pp0_stage11_subdone;
reg    ap_block_pp0_stage12_subdone;
reg    ap_block_pp0_stage13_subdone;
reg    ap_block_pp0_stage14_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_1591;
reg    ap_condition_1596;
reg    ap_condition_1600;
reg    ap_condition_1604;
reg    ap_condition_1608;
reg    ap_condition_1612;
reg    ap_condition_1616;
reg    ap_condition_1620;
reg    ap_condition_1624;
reg    ap_condition_1628;
reg    ap_condition_1632;
reg    ap_condition_1636;
reg    ap_condition_1640;
reg    ap_condition_1644;
reg    ap_condition_1094;
reg    ap_condition_541;
reg    ap_condition_1050;
reg    ap_condition_1061;
reg    ap_condition_1072;
reg    ap_condition_1083;
reg    ap_condition_951;
reg    ap_condition_962;
reg    ap_condition_973;
reg    ap_condition_984;
reg    ap_condition_995;
reg    ap_condition_1006;
reg    ap_condition_1017;
reg    ap_condition_1028;
reg    ap_condition_1039;

// power-on initialization
initial begin
#0 ap_CS_fsm = 18'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state3) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1591)) begin
        if ((ap_phi_mux_state_0_phi_fu_230_p4 == 2'd3)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_0_reg_256 <= p_029_0_0_reg_214;
        end else if ((state_0_reg_226 == 2'd0)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_0_reg_256 <= p_Result_s_fu_810_p5;
        end else if ((state_0_reg_226 == 2'd1)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_0_reg_256 <= p_Result_1_fu_798_p5;
        end else if ((state_0_reg_226 == 2'd2)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_0_reg_256 <= p_Result_2_fu_786_p5;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1596)) begin
        if ((state_2_9_reg_535 == 2'd3)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_10_reg_586 <= ap_phi_reg_pp0_iter0_p_029_0_2_9_reg_553;
        end else if ((state_2_9_reg_535 == 2'd0)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_10_reg_586 <= p_Result_10_fu_1170_p5;
        end else if ((state_2_9_reg_535 == 2'd1)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_10_reg_586 <= p_Result_1_s_fu_1158_p5;
        end else if ((state_2_9_reg_535 == 2'd2)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_10_reg_586 <= p_Result_2_s_fu_1146_p5;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1600)) begin
        if ((state_2_10_reg_568 == 2'd3)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_11_reg_619 <= ap_phi_reg_pp0_iter0_p_029_0_2_10_reg_586;
        end else if ((state_2_10_reg_568 == 2'd0)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_11_reg_619 <= p_Result_11_fu_1206_p5;
        end else if ((state_2_10_reg_568 == 2'd1)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_11_reg_619 <= p_Result_1_10_fu_1194_p5;
        end else if ((state_2_10_reg_568 == 2'd2)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_11_reg_619 <= p_Result_2_10_fu_1182_p5;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1604)) begin
        if ((state_2_11_reg_601 == 2'd3)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_12_reg_652 <= ap_phi_reg_pp0_iter0_p_029_0_2_11_reg_619;
        end else if ((state_2_11_reg_601 == 2'd0)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_12_reg_652 <= p_Result_12_fu_1242_p5;
        end else if ((state_2_11_reg_601 == 2'd1)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_12_reg_652 <= p_Result_1_11_fu_1230_p5;
        end else if ((state_2_11_reg_601 == 2'd2)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_12_reg_652 <= p_Result_2_11_fu_1218_p5;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1608)) begin
        if ((state_2_12_reg_634 == 2'd3)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_13_reg_685 <= ap_phi_reg_pp0_iter0_p_029_0_2_12_reg_652;
        end else if ((state_2_12_reg_634 == 2'd0)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_13_reg_685 <= p_Result_16_fu_1278_p5;
        end else if ((state_2_12_reg_634 == 2'd1)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_13_reg_685 <= p_Result_1_12_fu_1266_p5;
        end else if ((state_2_12_reg_634 == 2'd2)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_13_reg_685 <= p_Result_2_12_fu_1254_p5;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1612)) begin
        if ((state_2_0_reg_238 == 2'd3)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_1_reg_289 <= ap_phi_reg_pp0_iter0_p_029_0_2_0_reg_256;
        end else if ((state_2_0_reg_238 == 2'd0)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_1_reg_289 <= p_Result_s_9_fu_846_p5;
        end else if ((state_2_0_reg_238 == 2'd1)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_1_reg_289 <= p_Result_1_1_fu_834_p5;
        end else if ((state_2_0_reg_238 == 2'd2)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_1_reg_289 <= p_Result_2_1_fu_822_p5;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1616)) begin
        if ((state_2_1_reg_271 == 2'd3)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_2_reg_322 <= ap_phi_reg_pp0_iter0_p_029_0_2_1_reg_289;
        end else if ((state_2_1_reg_271 == 2'd0)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_2_reg_322 <= p_Result_13_fu_882_p5;
        end else if ((state_2_1_reg_271 == 2'd1)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_2_reg_322 <= p_Result_1_2_fu_870_p5;
        end else if ((state_2_1_reg_271 == 2'd2)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_2_reg_322 <= p_Result_2_2_fu_858_p5;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1620)) begin
        if ((state_2_2_reg_304 == 2'd3)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_3_reg_355 <= ap_phi_reg_pp0_iter0_p_029_0_2_2_reg_322;
        end else if ((state_2_2_reg_304 == 2'd0)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_3_reg_355 <= p_Result_3_fu_918_p5;
        end else if ((state_2_2_reg_304 == 2'd1)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_3_reg_355 <= p_Result_1_3_fu_906_p5;
        end else if ((state_2_2_reg_304 == 2'd2)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_3_reg_355 <= p_Result_2_3_fu_894_p5;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1624)) begin
        if ((state_2_3_reg_337 == 2'd3)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_4_reg_388 <= ap_phi_reg_pp0_iter0_p_029_0_2_3_reg_355;
        end else if ((state_2_3_reg_337 == 2'd0)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_4_reg_388 <= p_Result_4_fu_954_p5;
        end else if ((state_2_3_reg_337 == 2'd1)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_4_reg_388 <= p_Result_1_4_fu_942_p5;
        end else if ((state_2_3_reg_337 == 2'd2)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_4_reg_388 <= p_Result_2_4_fu_930_p5;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1628)) begin
        if ((state_2_4_reg_370 == 2'd3)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_5_reg_421 <= ap_phi_reg_pp0_iter0_p_029_0_2_4_reg_388;
        end else if ((state_2_4_reg_370 == 2'd0)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_5_reg_421 <= p_Result_5_fu_990_p5;
        end else if ((state_2_4_reg_370 == 2'd1)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_5_reg_421 <= p_Result_1_5_fu_978_p5;
        end else if ((state_2_4_reg_370 == 2'd2)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_5_reg_421 <= p_Result_2_5_fu_966_p5;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1632)) begin
        if ((state_2_5_reg_403 == 2'd3)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_6_reg_454 <= ap_phi_reg_pp0_iter0_p_029_0_2_5_reg_421;
        end else if ((state_2_5_reg_403 == 2'd0)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_6_reg_454 <= p_Result_6_fu_1026_p5;
        end else if ((state_2_5_reg_403 == 2'd1)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_6_reg_454 <= p_Result_1_6_fu_1014_p5;
        end else if ((state_2_5_reg_403 == 2'd2)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_6_reg_454 <= p_Result_2_6_fu_1002_p5;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1636)) begin
        if ((state_2_6_reg_436 == 2'd3)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_7_reg_487 <= ap_phi_reg_pp0_iter0_p_029_0_2_6_reg_454;
        end else if ((state_2_6_reg_436 == 2'd0)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_7_reg_487 <= p_Result_7_fu_1062_p5;
        end else if ((state_2_6_reg_436 == 2'd1)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_7_reg_487 <= p_Result_1_7_fu_1050_p5;
        end else if ((state_2_6_reg_436 == 2'd2)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_7_reg_487 <= p_Result_2_7_fu_1038_p5;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1640)) begin
        if ((state_2_7_reg_469 == 2'd3)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_8_reg_520 <= ap_phi_reg_pp0_iter0_p_029_0_2_7_reg_487;
        end else if ((state_2_7_reg_469 == 2'd0)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_8_reg_520 <= p_Result_8_fu_1098_p5;
        end else if ((state_2_7_reg_469 == 2'd1)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_8_reg_520 <= p_Result_1_8_fu_1086_p5;
        end else if ((state_2_7_reg_469 == 2'd2)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_8_reg_520 <= p_Result_2_8_fu_1074_p5;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1644)) begin
        if ((state_2_8_reg_502 == 2'd3)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_9_reg_553 <= ap_phi_reg_pp0_iter0_p_029_0_2_8_reg_520;
        end else if ((state_2_8_reg_502 == 2'd0)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_9_reg_553 <= p_Result_9_fu_1134_p5;
        end else if ((state_2_8_reg_502 == 2'd1)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_9_reg_553 <= p_Result_1_9_fu_1122_p5;
        end else if ((state_2_8_reg_502 == 2'd2)) begin
            ap_phi_reg_pp0_iter0_p_029_0_2_9_reg_553 <= p_Result_2_9_fu_1110_p5;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1094)) begin
        if (((icmp_ln199_reg_1365 == 1'd0) & (state_2_13_reg_667 == 2'd3))) begin
            ap_phi_reg_pp0_iter1_p_029_0_2_14_reg_718 <= ap_phi_reg_pp0_iter0_p_029_0_2_13_reg_685;
        end else if (((state_2_13_reg_667 == 2'd0) & (icmp_ln199_reg_1365 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_029_0_2_14_reg_718 <= p_Result_14_fu_1314_p5;
        end else if (((icmp_ln199_reg_1365 == 1'd0) & (state_2_13_reg_667 == 2'd1))) begin
            ap_phi_reg_pp0_iter1_p_029_0_2_14_reg_718 <= p_Result_1_13_fu_1302_p5;
        end else if (((icmp_ln199_reg_1365 == 1'd0) & (state_2_13_reg_667 == 2'd2))) begin
            ap_phi_reg_pp0_iter1_p_029_0_2_14_reg_718 <= p_Result_2_13_fu_1290_p5;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_029_0_2_14_reg_718 <= ap_phi_reg_pp0_iter0_p_029_0_2_14_reg_718;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln199_reg_1365 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_0_reg_202 <= i_reg_1374;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_202 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln199_reg_1365 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        state_0_reg_226 <= ap_phi_mux_state_2_15_phi_fu_753_p8;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        state_0_reg_226 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_541)) begin
        if (((ap_phi_mux_state_0_phi_fu_230_p4 == 2'd3) & (icmp_ln199_reg_1365 == 1'd0))) begin
            state_2_0_reg_238 <= state_0_reg_226;
        end else if (((state_0_reg_226 == 2'd0) & (icmp_ln199_reg_1365 == 1'd0))) begin
            state_2_0_reg_238 <= 2'd1;
        end else if (((state_0_reg_226 == 2'd1) & (icmp_ln199_reg_1365 == 1'd0))) begin
            state_2_0_reg_238 <= 2'd2;
        end else if (((state_0_reg_226 == 2'd2) & (icmp_ln199_reg_1365 == 1'd0))) begin
            state_2_0_reg_238 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            state_2_0_reg_238 <= ap_phi_reg_pp0_iter0_state_2_0_reg_238;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1050)) begin
        if (((icmp_ln199_reg_1365 == 1'd0) & (state_2_9_reg_535 == 2'd3))) begin
            state_2_10_reg_568 <= state_2_9_reg_535;
        end else if (((state_2_9_reg_535 == 2'd0) & (icmp_ln199_reg_1365 == 1'd0))) begin
            state_2_10_reg_568 <= 2'd1;
        end else if (((icmp_ln199_reg_1365 == 1'd0) & (state_2_9_reg_535 == 2'd1))) begin
            state_2_10_reg_568 <= 2'd2;
        end else if (((icmp_ln199_reg_1365 == 1'd0) & (state_2_9_reg_535 == 2'd2))) begin
            state_2_10_reg_568 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            state_2_10_reg_568 <= ap_phi_reg_pp0_iter0_state_2_10_reg_568;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1061)) begin
        if (((icmp_ln199_reg_1365 == 1'd0) & (state_2_10_reg_568 == 2'd3))) begin
            state_2_11_reg_601 <= state_2_10_reg_568;
        end else if (((state_2_10_reg_568 == 2'd0) & (icmp_ln199_reg_1365 == 1'd0))) begin
            state_2_11_reg_601 <= 2'd1;
        end else if (((icmp_ln199_reg_1365 == 1'd0) & (state_2_10_reg_568 == 2'd1))) begin
            state_2_11_reg_601 <= 2'd2;
        end else if (((icmp_ln199_reg_1365 == 1'd0) & (state_2_10_reg_568 == 2'd2))) begin
            state_2_11_reg_601 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            state_2_11_reg_601 <= ap_phi_reg_pp0_iter0_state_2_11_reg_601;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1072)) begin
        if (((icmp_ln199_reg_1365 == 1'd0) & (state_2_11_reg_601 == 2'd3))) begin
            state_2_12_reg_634 <= state_2_11_reg_601;
        end else if (((state_2_11_reg_601 == 2'd0) & (icmp_ln199_reg_1365 == 1'd0))) begin
            state_2_12_reg_634 <= 2'd1;
        end else if (((icmp_ln199_reg_1365 == 1'd0) & (state_2_11_reg_601 == 2'd1))) begin
            state_2_12_reg_634 <= 2'd2;
        end else if (((icmp_ln199_reg_1365 == 1'd0) & (state_2_11_reg_601 == 2'd2))) begin
            state_2_12_reg_634 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            state_2_12_reg_634 <= ap_phi_reg_pp0_iter0_state_2_12_reg_634;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1083)) begin
        if (((icmp_ln199_reg_1365 == 1'd0) & (state_2_12_reg_634 == 2'd3))) begin
            state_2_13_reg_667 <= state_2_12_reg_634;
        end else if (((state_2_12_reg_634 == 2'd0) & (icmp_ln199_reg_1365 == 1'd0))) begin
            state_2_13_reg_667 <= 2'd1;
        end else if (((icmp_ln199_reg_1365 == 1'd0) & (state_2_12_reg_634 == 2'd1))) begin
            state_2_13_reg_667 <= 2'd2;
        end else if (((icmp_ln199_reg_1365 == 1'd0) & (state_2_12_reg_634 == 2'd2))) begin
            state_2_13_reg_667 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            state_2_13_reg_667 <= ap_phi_reg_pp0_iter0_state_2_13_reg_667;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1094)) begin
        if (((icmp_ln199_reg_1365 == 1'd0) & (state_2_13_reg_667 == 2'd3))) begin
            state_2_14_reg_700 <= state_2_13_reg_667;
        end else if (((state_2_13_reg_667 == 2'd0) & (icmp_ln199_reg_1365 == 1'd0))) begin
            state_2_14_reg_700 <= 2'd1;
        end else if (((icmp_ln199_reg_1365 == 1'd0) & (state_2_13_reg_667 == 2'd1))) begin
            state_2_14_reg_700 <= 2'd2;
        end else if (((icmp_ln199_reg_1365 == 1'd0) & (state_2_13_reg_667 == 2'd2))) begin
            state_2_14_reg_700 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            state_2_14_reg_700 <= ap_phi_reg_pp0_iter0_state_2_14_reg_700;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_951)) begin
        if (((state_2_0_reg_238 == 2'd3) & (icmp_ln199_reg_1365 == 1'd0))) begin
            state_2_1_reg_271 <= state_2_0_reg_238;
        end else if (((state_2_0_reg_238 == 2'd0) & (icmp_ln199_reg_1365 == 1'd0))) begin
            state_2_1_reg_271 <= 2'd1;
        end else if (((state_2_0_reg_238 == 2'd1) & (icmp_ln199_reg_1365 == 1'd0))) begin
            state_2_1_reg_271 <= 2'd2;
        end else if (((state_2_0_reg_238 == 2'd2) & (icmp_ln199_reg_1365 == 1'd0))) begin
            state_2_1_reg_271 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            state_2_1_reg_271 <= ap_phi_reg_pp0_iter0_state_2_1_reg_271;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_962)) begin
        if (((icmp_ln199_reg_1365 == 1'd0) & (state_2_1_reg_271 == 2'd3))) begin
            state_2_2_reg_304 <= state_2_1_reg_271;
        end else if (((state_2_1_reg_271 == 2'd0) & (icmp_ln199_reg_1365 == 1'd0))) begin
            state_2_2_reg_304 <= 2'd1;
        end else if (((icmp_ln199_reg_1365 == 1'd0) & (state_2_1_reg_271 == 2'd1))) begin
            state_2_2_reg_304 <= 2'd2;
        end else if (((icmp_ln199_reg_1365 == 1'd0) & (state_2_1_reg_271 == 2'd2))) begin
            state_2_2_reg_304 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            state_2_2_reg_304 <= ap_phi_reg_pp0_iter0_state_2_2_reg_304;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_973)) begin
        if (((icmp_ln199_reg_1365 == 1'd0) & (state_2_2_reg_304 == 2'd3))) begin
            state_2_3_reg_337 <= state_2_2_reg_304;
        end else if (((state_2_2_reg_304 == 2'd0) & (icmp_ln199_reg_1365 == 1'd0))) begin
            state_2_3_reg_337 <= 2'd1;
        end else if (((icmp_ln199_reg_1365 == 1'd0) & (state_2_2_reg_304 == 2'd1))) begin
            state_2_3_reg_337 <= 2'd2;
        end else if (((icmp_ln199_reg_1365 == 1'd0) & (state_2_2_reg_304 == 2'd2))) begin
            state_2_3_reg_337 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            state_2_3_reg_337 <= ap_phi_reg_pp0_iter0_state_2_3_reg_337;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_984)) begin
        if (((icmp_ln199_reg_1365 == 1'd0) & (state_2_3_reg_337 == 2'd3))) begin
            state_2_4_reg_370 <= state_2_3_reg_337;
        end else if (((state_2_3_reg_337 == 2'd0) & (icmp_ln199_reg_1365 == 1'd0))) begin
            state_2_4_reg_370 <= 2'd1;
        end else if (((icmp_ln199_reg_1365 == 1'd0) & (state_2_3_reg_337 == 2'd1))) begin
            state_2_4_reg_370 <= 2'd2;
        end else if (((icmp_ln199_reg_1365 == 1'd0) & (state_2_3_reg_337 == 2'd2))) begin
            state_2_4_reg_370 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            state_2_4_reg_370 <= ap_phi_reg_pp0_iter0_state_2_4_reg_370;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_995)) begin
        if (((icmp_ln199_reg_1365 == 1'd0) & (state_2_4_reg_370 == 2'd3))) begin
            state_2_5_reg_403 <= state_2_4_reg_370;
        end else if (((state_2_4_reg_370 == 2'd0) & (icmp_ln199_reg_1365 == 1'd0))) begin
            state_2_5_reg_403 <= 2'd1;
        end else if (((icmp_ln199_reg_1365 == 1'd0) & (state_2_4_reg_370 == 2'd1))) begin
            state_2_5_reg_403 <= 2'd2;
        end else if (((icmp_ln199_reg_1365 == 1'd0) & (state_2_4_reg_370 == 2'd2))) begin
            state_2_5_reg_403 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            state_2_5_reg_403 <= ap_phi_reg_pp0_iter0_state_2_5_reg_403;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1006)) begin
        if (((icmp_ln199_reg_1365 == 1'd0) & (state_2_5_reg_403 == 2'd3))) begin
            state_2_6_reg_436 <= state_2_5_reg_403;
        end else if (((state_2_5_reg_403 == 2'd0) & (icmp_ln199_reg_1365 == 1'd0))) begin
            state_2_6_reg_436 <= 2'd1;
        end else if (((icmp_ln199_reg_1365 == 1'd0) & (state_2_5_reg_403 == 2'd1))) begin
            state_2_6_reg_436 <= 2'd2;
        end else if (((icmp_ln199_reg_1365 == 1'd0) & (state_2_5_reg_403 == 2'd2))) begin
            state_2_6_reg_436 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            state_2_6_reg_436 <= ap_phi_reg_pp0_iter0_state_2_6_reg_436;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1017)) begin
        if (((icmp_ln199_reg_1365 == 1'd0) & (state_2_6_reg_436 == 2'd3))) begin
            state_2_7_reg_469 <= state_2_6_reg_436;
        end else if (((state_2_6_reg_436 == 2'd0) & (icmp_ln199_reg_1365 == 1'd0))) begin
            state_2_7_reg_469 <= 2'd1;
        end else if (((icmp_ln199_reg_1365 == 1'd0) & (state_2_6_reg_436 == 2'd1))) begin
            state_2_7_reg_469 <= 2'd2;
        end else if (((icmp_ln199_reg_1365 == 1'd0) & (state_2_6_reg_436 == 2'd2))) begin
            state_2_7_reg_469 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            state_2_7_reg_469 <= ap_phi_reg_pp0_iter0_state_2_7_reg_469;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1028)) begin
        if (((icmp_ln199_reg_1365 == 1'd0) & (state_2_7_reg_469 == 2'd3))) begin
            state_2_8_reg_502 <= state_2_7_reg_469;
        end else if (((state_2_7_reg_469 == 2'd0) & (icmp_ln199_reg_1365 == 1'd0))) begin
            state_2_8_reg_502 <= 2'd1;
        end else if (((icmp_ln199_reg_1365 == 1'd0) & (state_2_7_reg_469 == 2'd1))) begin
            state_2_8_reg_502 <= 2'd2;
        end else if (((icmp_ln199_reg_1365 == 1'd0) & (state_2_7_reg_469 == 2'd2))) begin
            state_2_8_reg_502 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            state_2_8_reg_502 <= ap_phi_reg_pp0_iter0_state_2_8_reg_502;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1039)) begin
        if (((icmp_ln199_reg_1365 == 1'd0) & (state_2_8_reg_502 == 2'd3))) begin
            state_2_9_reg_535 <= state_2_8_reg_502;
        end else if (((state_2_8_reg_502 == 2'd0) & (icmp_ln199_reg_1365 == 1'd0))) begin
            state_2_9_reg_535 <= 2'd1;
        end else if (((icmp_ln199_reg_1365 == 1'd0) & (state_2_8_reg_502 == 2'd1))) begin
            state_2_9_reg_535 <= 2'd2;
        end else if (((icmp_ln199_reg_1365 == 1'd0) & (state_2_8_reg_502 == 2'd2))) begin
            state_2_9_reg_535 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            state_2_9_reg_535 <= ap_phi_reg_pp0_iter0_state_2_9_reg_535;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        i_reg_1374 <= i_fu_780_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln199_reg_1365 <= icmp_ln199_fu_768_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln199_reg_1365 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_029_0_0_reg_214 <= ap_phi_mux_tmp_data_V_phi_fu_736_p8;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln199_fu_768_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_last_V_reg_1369 <= tmp_last_V_fu_774_p2;
    end
end

always @ (*) begin
    if ((icmp_ln199_reg_1365 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln199_reg_1365 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_i_0_phi_fu_206_p4 = i_reg_1374;
    end else begin
        ap_phi_mux_i_0_phi_fu_206_p4 = i_0_reg_202;
    end
end

always @ (*) begin
    if ((icmp_ln199_reg_1365 == 1'd0)) begin
        if ((state_2_14_reg_700 == 2'd3)) begin
            ap_phi_mux_state_2_15_phi_fu_753_p8 = state_2_14_reg_700;
        end else if ((state_2_14_reg_700 == 2'd0)) begin
            ap_phi_mux_state_2_15_phi_fu_753_p8 = 2'd1;
        end else if ((state_2_14_reg_700 == 2'd1)) begin
            ap_phi_mux_state_2_15_phi_fu_753_p8 = 2'd2;
        end else if ((state_2_14_reg_700 == 2'd2)) begin
            ap_phi_mux_state_2_15_phi_fu_753_p8 = 2'd0;
        end else begin
            ap_phi_mux_state_2_15_phi_fu_753_p8 = ap_phi_reg_pp0_iter1_state_2_15_reg_749;
        end
    end else begin
        ap_phi_mux_state_2_15_phi_fu_753_p8 = ap_phi_reg_pp0_iter1_state_2_15_reg_749;
    end
end

always @ (*) begin
    if ((icmp_ln199_reg_1365 == 1'd0)) begin
        if ((state_2_14_reg_700 == 2'd3)) begin
            ap_phi_mux_tmp_data_V_phi_fu_736_p8 = ap_phi_reg_pp0_iter1_p_029_0_2_14_reg_718;
        end else if ((state_2_14_reg_700 == 2'd0)) begin
            ap_phi_mux_tmp_data_V_phi_fu_736_p8 = p_Result_15_fu_1352_p5;
        end else if ((state_2_14_reg_700 == 2'd1)) begin
            ap_phi_mux_tmp_data_V_phi_fu_736_p8 = p_Result_1_14_fu_1339_p5;
        end else if ((state_2_14_reg_700 == 2'd2)) begin
            ap_phi_mux_tmp_data_V_phi_fu_736_p8 = p_Result_2_14_fu_1326_p5;
        end else begin
            ap_phi_mux_tmp_data_V_phi_fu_736_p8 = ap_phi_reg_pp0_iter1_tmp_data_V_reg_732;
        end
    end else begin
        ap_phi_mux_tmp_data_V_phi_fu_736_p8 = ap_phi_reg_pp0_iter1_tmp_data_V_reg_732;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((state_2_14_reg_700 == 2'd0) & (icmp_ln199_reg_1365 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3) & (state_2_1_reg_271 == 2'd0) & (icmp_ln199_reg_1365 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (state_2_0_reg_238 == 2'd0) & (icmp_ln199_reg_1365 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((state_2_13_reg_667 == 2'd0) & (icmp_ln199_reg_1365 == 1'd0) & (1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((state_2_12_reg_634 == 2'd0) & (icmp_ln199_reg_1365 == 1'd0) & (1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((state_2_11_reg_601 == 2'd0) & (icmp_ln199_reg_1365 == 1'd0) & (1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((state_2_10_reg_568 == 2'd0) & (icmp_ln199_reg_1365 == 1'd0) & (1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((state_2_9_reg_535 == 2'd0) & (icmp_ln199_reg_1365 == 1'd0) & (1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((state_2_8_reg_502 == 2'd0) & (icmp_ln199_reg_1365 == 1'd0) & (1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((state_2_7_reg_469 == 2'd0) & (icmp_ln199_reg_1365 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((state_2_6_reg_436 == 2'd0) & (icmp_ln199_reg_1365 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((state_2_5_reg_403 == 2'd0) & (icmp_ln199_reg_1365 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((state_2_4_reg_370 == 2'd0) & (icmp_ln199_reg_1365 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((state_2_3_reg_337 == 2'd0) & (icmp_ln199_reg_1365 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((state_2_2_reg_304 == 2'd0) & (icmp_ln199_reg_1365 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((state_0_reg_226 == 2'd0) & (icmp_ln199_reg_1365 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        blue_output_V_blk_n = blue_output_V_empty_n;
    end else begin
        blue_output_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_predicate_op66_read_state5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_predicate_op54_read_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_predicate_op210_read_state17 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_predicate_op198_read_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_predicate_op186_read_state15 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_predicate_op174_read_state14 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_predicate_op162_read_state13 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_predicate_op150_read_state12 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_predicate_op138_read_state11 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_predicate_op126_read_state10 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_predicate_op114_read_state9 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_predicate_op102_read_state8 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_predicate_op90_read_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_predicate_op78_read_state6 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_op42_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op222_read_state18 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        blue_output_V_read = 1'b1;
    end else begin
        blue_output_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln199_reg_1365 == 1'd0) & (state_2_14_reg_700 == 2'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3) & (icmp_ln199_reg_1365 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (state_2_1_reg_271 == 2'd1)) | ((state_2_0_reg_238 == 2'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln199_reg_1365 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln199_reg_1365 == 1'd0) & (state_2_13_reg_667 == 2'd1) & (1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln199_reg_1365 == 1'd0) & (state_2_12_reg_634 == 2'd1) & (1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln199_reg_1365 == 1'd0) & (state_2_11_reg_601 == 2'd1) & (1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln199_reg_1365 == 1'd0) & (state_2_10_reg_568 == 2'd1) & (1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln199_reg_1365 == 1'd0) & (state_2_9_reg_535 == 2'd1) & (1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln199_reg_1365 == 1'd0) & (state_2_8_reg_502 == 2'd1) & (1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln199_reg_1365 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (state_2_7_reg_469 == 2'd1) & (1'b0 == ap_block_pp0_stage9)) | ((icmp_ln199_reg_1365 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (state_2_6_reg_436 == 2'd1) & (1'b0 == ap_block_pp0_stage8)) | ((icmp_ln199_reg_1365 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (state_2_5_reg_403 == 2'd1) & (1'b0 == ap_block_pp0_stage7)) | ((icmp_ln199_reg_1365 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (state_2_4_reg_370 == 2'd1) & (1'b0 == ap_block_pp0_stage6)) | ((icmp_ln199_reg_1365 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (state_2_3_reg_337 == 2'd1) & (1'b0 == ap_block_pp0_stage5)) | ((icmp_ln199_reg_1365 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (state_2_2_reg_304 == 2'd1) & (1'b0 == ap_block_pp0_stage4)) | ((state_0_reg_226 == 2'd1) & (icmp_ln199_reg_1365 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        green_output_V_blk_n = green_output_V_empty_n;
    end else begin
        green_output_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_predicate_op63_read_state5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_predicate_op51_read_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_predicate_op207_read_state17 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_predicate_op195_read_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_predicate_op183_read_state15 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_predicate_op171_read_state14 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_predicate_op159_read_state13 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_predicate_op147_read_state12 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_predicate_op135_read_state11 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_predicate_op123_read_state10 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_predicate_op111_read_state9 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_predicate_op99_read_state8 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_predicate_op87_read_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_predicate_op75_read_state6 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_op39_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op219_read_state18 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        green_output_V_read = 1'b1;
    end else begin
        green_output_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln199_reg_1365 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_r_TDATA_blk_n = out_r_TREADY;
    end else begin
        out_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln199_reg_1365 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_r_TVALID = 1'b1;
    end else begin
        out_r_TVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln199_reg_1365 == 1'd0) & (state_2_14_reg_700 == 2'd2) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3) & (icmp_ln199_reg_1365 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (state_2_1_reg_271 == 2'd2)) | ((state_2_0_reg_238 == 2'd2) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln199_reg_1365 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln199_reg_1365 == 1'd0) & (state_2_13_reg_667 == 2'd2) & (1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln199_reg_1365 == 1'd0) & (state_2_12_reg_634 == 2'd2) & (1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln199_reg_1365 == 1'd0) & (state_2_11_reg_601 == 2'd2) & (1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln199_reg_1365 == 1'd0) & (state_2_10_reg_568 == 2'd2) & (1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln199_reg_1365 == 1'd0) & (state_2_9_reg_535 == 2'd2) & (1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln199_reg_1365 == 1'd0) & (state_2_8_reg_502 == 2'd2) & (1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln199_reg_1365 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (state_2_7_reg_469 == 2'd2) & (1'b0 == ap_block_pp0_stage9)) | ((icmp_ln199_reg_1365 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (state_2_6_reg_436 == 2'd2) & (1'b0 == ap_block_pp0_stage8)) | ((icmp_ln199_reg_1365 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (state_2_5_reg_403 == 2'd2) & (1'b0 == ap_block_pp0_stage7)) | ((icmp_ln199_reg_1365 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (state_2_4_reg_370 == 2'd2) & (1'b0 == ap_block_pp0_stage6)) | ((icmp_ln199_reg_1365 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (state_2_3_reg_337 == 2'd2) & (1'b0 == ap_block_pp0_stage5)) | ((icmp_ln199_reg_1365 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (state_2_2_reg_304 == 2'd2) & (1'b0 == ap_block_pp0_stage4)) | ((state_0_reg_226 == 2'd2) & (icmp_ln199_reg_1365 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        red_output_V_blk_n = red_output_V_empty_n;
    end else begin
        red_output_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_predicate_op60_read_state5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_predicate_op48_read_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_predicate_op204_read_state17 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_predicate_op192_read_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_predicate_op180_read_state15 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_predicate_op168_read_state14 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_predicate_op156_read_state13 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_predicate_op144_read_state12 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_predicate_op132_read_state11 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_predicate_op120_read_state10 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_predicate_op108_read_state9 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_predicate_op96_read_state8 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_predicate_op84_read_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_predicate_op72_read_state6 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_op36_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op216_read_state18 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        red_output_V_read = 1'b1;
    end else begin
        red_output_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((~((1'b0 == ap_block_pp0_stage1_subdone) & (icmp_ln199_reg_1365 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (icmp_ln199_reg_1365 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd17];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((blue_output_V_empty_n == 1'b0) & (ap_predicate_op222_read_state18 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op219_read_state18 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op216_read_state18 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state18_io) | ((blue_output_V_empty_n == 1'b0) & (ap_predicate_op222_read_state18 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op219_read_state18 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op216_read_state18 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state18_io) | ((blue_output_V_empty_n == 1'b0) & (ap_predicate_op222_read_state18 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op219_read_state18 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op216_read_state18 == 1'b1))));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((blue_output_V_empty_n == 1'b0) & (ap_predicate_op150_read_state12 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op147_read_state12 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op144_read_state12 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage10_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((blue_output_V_empty_n == 1'b0) & (ap_predicate_op150_read_state12 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op147_read_state12 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op144_read_state12 == 1'b1))));
end

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((blue_output_V_empty_n == 1'b0) & (ap_predicate_op162_read_state13 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op159_read_state13 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op156_read_state13 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage11_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((blue_output_V_empty_n == 1'b0) & (ap_predicate_op162_read_state13 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op159_read_state13 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op156_read_state13 == 1'b1))));
end

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((blue_output_V_empty_n == 1'b0) & (ap_predicate_op174_read_state14 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op171_read_state14 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op168_read_state14 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage12_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((blue_output_V_empty_n == 1'b0) & (ap_predicate_op174_read_state14 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op171_read_state14 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op168_read_state14 == 1'b1))));
end

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((blue_output_V_empty_n == 1'b0) & (ap_predicate_op186_read_state15 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op183_read_state15 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op180_read_state15 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage13_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((blue_output_V_empty_n == 1'b0) & (ap_predicate_op186_read_state15 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op183_read_state15 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op180_read_state15 == 1'b1))));
end

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((blue_output_V_empty_n == 1'b0) & (ap_predicate_op198_read_state16 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op195_read_state16 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op192_read_state16 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage14_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((blue_output_V_empty_n == 1'b0) & (ap_predicate_op198_read_state16 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op195_read_state16 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op192_read_state16 == 1'b1))));
end

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((blue_output_V_empty_n == 1'b0) & (ap_predicate_op210_read_state17 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op207_read_state17 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op204_read_state17 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage15_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((blue_output_V_empty_n == 1'b0) & (ap_predicate_op210_read_state17 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op207_read_state17 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op204_read_state17 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((blue_output_V_empty_n == 1'b0) & (ap_predicate_op42_read_state3 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op39_read_state3 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op36_read_state3 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((blue_output_V_empty_n == 1'b0) & (ap_predicate_op42_read_state3 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op39_read_state3 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op36_read_state3 == 1'b1))));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((blue_output_V_empty_n == 1'b0) & (ap_predicate_op54_read_state4 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op51_read_state4 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op48_read_state4 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((blue_output_V_empty_n == 1'b0) & (ap_predicate_op54_read_state4 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op51_read_state4 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op48_read_state4 == 1'b1))));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((blue_output_V_empty_n == 1'b0) & (ap_predicate_op66_read_state5 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op63_read_state5 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op60_read_state5 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((blue_output_V_empty_n == 1'b0) & (ap_predicate_op66_read_state5 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op63_read_state5 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op60_read_state5 == 1'b1))));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((blue_output_V_empty_n == 1'b0) & (ap_predicate_op78_read_state6 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op75_read_state6 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op72_read_state6 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((blue_output_V_empty_n == 1'b0) & (ap_predicate_op78_read_state6 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op75_read_state6 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op72_read_state6 == 1'b1))));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((blue_output_V_empty_n == 1'b0) & (ap_predicate_op90_read_state7 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op87_read_state7 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op84_read_state7 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((blue_output_V_empty_n == 1'b0) & (ap_predicate_op90_read_state7 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op87_read_state7 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op84_read_state7 == 1'b1))));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((blue_output_V_empty_n == 1'b0) & (ap_predicate_op102_read_state8 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op99_read_state8 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op96_read_state8 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((blue_output_V_empty_n == 1'b0) & (ap_predicate_op102_read_state8 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op99_read_state8 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op96_read_state8 == 1'b1))));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((blue_output_V_empty_n == 1'b0) & (ap_predicate_op114_read_state9 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op111_read_state9 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op108_read_state9 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((blue_output_V_empty_n == 1'b0) & (ap_predicate_op114_read_state9 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op111_read_state9 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op108_read_state9 == 1'b1))));
end

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((blue_output_V_empty_n == 1'b0) & (ap_predicate_op126_read_state10 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op123_read_state10 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op120_read_state10 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage8_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((blue_output_V_empty_n == 1'b0) & (ap_predicate_op126_read_state10 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op123_read_state10 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op120_read_state10 == 1'b1))));
end

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((blue_output_V_empty_n == 1'b0) & (ap_predicate_op138_read_state11 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op135_read_state11 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op132_read_state11 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage9_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((blue_output_V_empty_n == 1'b0) & (ap_predicate_op138_read_state11 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op135_read_state11 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op132_read_state11 == 1'b1))));
end

always @ (*) begin
    ap_block_state10_pp0_stage8_iter0 = (((blue_output_V_empty_n == 1'b0) & (ap_predicate_op126_read_state10 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op123_read_state10 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op120_read_state10 == 1'b1)));
end

always @ (*) begin
    ap_block_state11_pp0_stage9_iter0 = (((blue_output_V_empty_n == 1'b0) & (ap_predicate_op138_read_state11 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op135_read_state11 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op132_read_state11 == 1'b1)));
end

always @ (*) begin
    ap_block_state12_pp0_stage10_iter0 = (((blue_output_V_empty_n == 1'b0) & (ap_predicate_op150_read_state12 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op147_read_state12 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op144_read_state12 == 1'b1)));
end

always @ (*) begin
    ap_block_state13_pp0_stage11_iter0 = (((blue_output_V_empty_n == 1'b0) & (ap_predicate_op162_read_state13 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op159_read_state13 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op156_read_state13 == 1'b1)));
end

always @ (*) begin
    ap_block_state14_pp0_stage12_iter0 = (((blue_output_V_empty_n == 1'b0) & (ap_predicate_op174_read_state14 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op171_read_state14 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op168_read_state14 == 1'b1)));
end

always @ (*) begin
    ap_block_state15_pp0_stage13_iter0 = (((blue_output_V_empty_n == 1'b0) & (ap_predicate_op186_read_state15 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op183_read_state15 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op180_read_state15 == 1'b1)));
end

always @ (*) begin
    ap_block_state16_pp0_stage14_iter0 = (((blue_output_V_empty_n == 1'b0) & (ap_predicate_op198_read_state16 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op195_read_state16 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op192_read_state16 == 1'b1)));
end

always @ (*) begin
    ap_block_state17_pp0_stage15_iter0 = (((blue_output_V_empty_n == 1'b0) & (ap_predicate_op210_read_state17 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op207_read_state17 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op204_read_state17 == 1'b1)));
end

always @ (*) begin
    ap_block_state18_io = ((icmp_ln199_reg_1365 == 1'd0) & (out_r_TREADY == 1'b0));
end

always @ (*) begin
    ap_block_state18_pp0_stage0_iter1 = (((blue_output_V_empty_n == 1'b0) & (ap_predicate_op222_read_state18 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op219_read_state18 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op216_read_state18 == 1'b1)));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0 = (((blue_output_V_empty_n == 1'b0) & (ap_predicate_op42_read_state3 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op39_read_state3 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op36_read_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_state4_pp0_stage2_iter0 = (((blue_output_V_empty_n == 1'b0) & (ap_predicate_op54_read_state4 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op51_read_state4 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op48_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_state5_pp0_stage3_iter0 = (((blue_output_V_empty_n == 1'b0) & (ap_predicate_op66_read_state5 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op63_read_state5 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op60_read_state5 == 1'b1)));
end

always @ (*) begin
    ap_block_state6_pp0_stage4_iter0 = (((blue_output_V_empty_n == 1'b0) & (ap_predicate_op78_read_state6 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op75_read_state6 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op72_read_state6 == 1'b1)));
end

always @ (*) begin
    ap_block_state7_pp0_stage5_iter0 = (((blue_output_V_empty_n == 1'b0) & (ap_predicate_op90_read_state7 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op87_read_state7 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op84_read_state7 == 1'b1)));
end

always @ (*) begin
    ap_block_state8_pp0_stage6_iter0 = (((blue_output_V_empty_n == 1'b0) & (ap_predicate_op102_read_state8 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op99_read_state8 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op96_read_state8 == 1'b1)));
end

always @ (*) begin
    ap_block_state9_pp0_stage7_iter0 = (((blue_output_V_empty_n == 1'b0) & (ap_predicate_op114_read_state9 == 1'b1)) | ((green_output_V_empty_n == 1'b0) & (ap_predicate_op111_read_state9 == 1'b1)) | ((red_output_V_empty_n == 1'b0) & (ap_predicate_op108_read_state9 == 1'b1)));
end

always @ (*) begin
    ap_condition_1006 = ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_1017 = ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8));
end

always @ (*) begin
    ap_condition_1028 = ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9));
end

always @ (*) begin
    ap_condition_1039 = ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10));
end

always @ (*) begin
    ap_condition_1050 = ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11));
end

always @ (*) begin
    ap_condition_1061 = ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12));
end

always @ (*) begin
    ap_condition_1072 = ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13));
end

always @ (*) begin
    ap_condition_1083 = ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14));
end

always @ (*) begin
    ap_condition_1094 = ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15));
end

always @ (*) begin
    ap_condition_1591 = ((icmp_ln199_reg_1365 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_1596 = ((1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln199_reg_1365 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11));
end

always @ (*) begin
    ap_condition_1600 = ((1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln199_reg_1365 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12));
end

always @ (*) begin
    ap_condition_1604 = ((1'b0 == ap_block_pp0_stage13_11001) & (icmp_ln199_reg_1365 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13));
end

always @ (*) begin
    ap_condition_1608 = ((1'b0 == ap_block_pp0_stage14_11001) & (icmp_ln199_reg_1365 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14));
end

always @ (*) begin
    ap_condition_1612 = ((icmp_ln199_reg_1365 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_1616 = ((icmp_ln199_reg_1365 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_1620 = ((icmp_ln199_reg_1365 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_1624 = ((icmp_ln199_reg_1365 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_1628 = ((icmp_ln199_reg_1365 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_1632 = ((icmp_ln199_reg_1365 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_1636 = ((1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln199_reg_1365 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8));
end

always @ (*) begin
    ap_condition_1640 = ((1'b0 == ap_block_pp0_stage9_11001) & (icmp_ln199_reg_1365 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9));
end

always @ (*) begin
    ap_condition_1644 = ((1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln199_reg_1365 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10));
end

always @ (*) begin
    ap_condition_541 = ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_951 = ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_962 = ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_973 = ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_984 = ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_995 = ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_mux_state_0_phi_fu_230_p4 = state_0_reg_226;

assign ap_phi_reg_pp0_iter0_p_029_0_2_14_reg_718 = 'bx;

assign ap_phi_reg_pp0_iter0_state_2_0_reg_238 = 'bx;

assign ap_phi_reg_pp0_iter0_state_2_10_reg_568 = 'bx;

assign ap_phi_reg_pp0_iter0_state_2_11_reg_601 = 'bx;

assign ap_phi_reg_pp0_iter0_state_2_12_reg_634 = 'bx;

assign ap_phi_reg_pp0_iter0_state_2_13_reg_667 = 'bx;

assign ap_phi_reg_pp0_iter0_state_2_14_reg_700 = 'bx;

assign ap_phi_reg_pp0_iter0_state_2_1_reg_271 = 'bx;

assign ap_phi_reg_pp0_iter0_state_2_2_reg_304 = 'bx;

assign ap_phi_reg_pp0_iter0_state_2_3_reg_337 = 'bx;

assign ap_phi_reg_pp0_iter0_state_2_4_reg_370 = 'bx;

assign ap_phi_reg_pp0_iter0_state_2_5_reg_403 = 'bx;

assign ap_phi_reg_pp0_iter0_state_2_6_reg_436 = 'bx;

assign ap_phi_reg_pp0_iter0_state_2_7_reg_469 = 'bx;

assign ap_phi_reg_pp0_iter0_state_2_8_reg_502 = 'bx;

assign ap_phi_reg_pp0_iter0_state_2_9_reg_535 = 'bx;

assign ap_phi_reg_pp0_iter1_state_2_15_reg_749 = 'bx;

assign ap_phi_reg_pp0_iter1_tmp_data_V_reg_732 = 'bx;

always @ (*) begin
    ap_predicate_op102_read_state8 = ((state_2_4_reg_370 == 2'd0) & (icmp_ln199_reg_1365 == 1'd0));
end

always @ (*) begin
    ap_predicate_op108_read_state9 = ((icmp_ln199_reg_1365 == 1'd0) & (state_2_5_reg_403 == 2'd2));
end

always @ (*) begin
    ap_predicate_op111_read_state9 = ((icmp_ln199_reg_1365 == 1'd0) & (state_2_5_reg_403 == 2'd1));
end

always @ (*) begin
    ap_predicate_op114_read_state9 = ((state_2_5_reg_403 == 2'd0) & (icmp_ln199_reg_1365 == 1'd0));
end

always @ (*) begin
    ap_predicate_op120_read_state10 = ((icmp_ln199_reg_1365 == 1'd0) & (state_2_6_reg_436 == 2'd2));
end

always @ (*) begin
    ap_predicate_op123_read_state10 = ((icmp_ln199_reg_1365 == 1'd0) & (state_2_6_reg_436 == 2'd1));
end

always @ (*) begin
    ap_predicate_op126_read_state10 = ((state_2_6_reg_436 == 2'd0) & (icmp_ln199_reg_1365 == 1'd0));
end

always @ (*) begin
    ap_predicate_op132_read_state11 = ((icmp_ln199_reg_1365 == 1'd0) & (state_2_7_reg_469 == 2'd2));
end

always @ (*) begin
    ap_predicate_op135_read_state11 = ((icmp_ln199_reg_1365 == 1'd0) & (state_2_7_reg_469 == 2'd1));
end

always @ (*) begin
    ap_predicate_op138_read_state11 = ((state_2_7_reg_469 == 2'd0) & (icmp_ln199_reg_1365 == 1'd0));
end

always @ (*) begin
    ap_predicate_op144_read_state12 = ((icmp_ln199_reg_1365 == 1'd0) & (state_2_8_reg_502 == 2'd2));
end

always @ (*) begin
    ap_predicate_op147_read_state12 = ((icmp_ln199_reg_1365 == 1'd0) & (state_2_8_reg_502 == 2'd1));
end

always @ (*) begin
    ap_predicate_op150_read_state12 = ((state_2_8_reg_502 == 2'd0) & (icmp_ln199_reg_1365 == 1'd0));
end

always @ (*) begin
    ap_predicate_op156_read_state13 = ((icmp_ln199_reg_1365 == 1'd0) & (state_2_9_reg_535 == 2'd2));
end

always @ (*) begin
    ap_predicate_op159_read_state13 = ((icmp_ln199_reg_1365 == 1'd0) & (state_2_9_reg_535 == 2'd1));
end

always @ (*) begin
    ap_predicate_op162_read_state13 = ((state_2_9_reg_535 == 2'd0) & (icmp_ln199_reg_1365 == 1'd0));
end

always @ (*) begin
    ap_predicate_op168_read_state14 = ((icmp_ln199_reg_1365 == 1'd0) & (state_2_10_reg_568 == 2'd2));
end

always @ (*) begin
    ap_predicate_op171_read_state14 = ((icmp_ln199_reg_1365 == 1'd0) & (state_2_10_reg_568 == 2'd1));
end

always @ (*) begin
    ap_predicate_op174_read_state14 = ((state_2_10_reg_568 == 2'd0) & (icmp_ln199_reg_1365 == 1'd0));
end

always @ (*) begin
    ap_predicate_op180_read_state15 = ((icmp_ln199_reg_1365 == 1'd0) & (state_2_11_reg_601 == 2'd2));
end

always @ (*) begin
    ap_predicate_op183_read_state15 = ((icmp_ln199_reg_1365 == 1'd0) & (state_2_11_reg_601 == 2'd1));
end

always @ (*) begin
    ap_predicate_op186_read_state15 = ((state_2_11_reg_601 == 2'd0) & (icmp_ln199_reg_1365 == 1'd0));
end

always @ (*) begin
    ap_predicate_op192_read_state16 = ((icmp_ln199_reg_1365 == 1'd0) & (state_2_12_reg_634 == 2'd2));
end

always @ (*) begin
    ap_predicate_op195_read_state16 = ((icmp_ln199_reg_1365 == 1'd0) & (state_2_12_reg_634 == 2'd1));
end

always @ (*) begin
    ap_predicate_op198_read_state16 = ((state_2_12_reg_634 == 2'd0) & (icmp_ln199_reg_1365 == 1'd0));
end

always @ (*) begin
    ap_predicate_op204_read_state17 = ((icmp_ln199_reg_1365 == 1'd0) & (state_2_13_reg_667 == 2'd2));
end

always @ (*) begin
    ap_predicate_op207_read_state17 = ((icmp_ln199_reg_1365 == 1'd0) & (state_2_13_reg_667 == 2'd1));
end

always @ (*) begin
    ap_predicate_op210_read_state17 = ((state_2_13_reg_667 == 2'd0) & (icmp_ln199_reg_1365 == 1'd0));
end

always @ (*) begin
    ap_predicate_op216_read_state18 = ((icmp_ln199_reg_1365 == 1'd0) & (state_2_14_reg_700 == 2'd2));
end

always @ (*) begin
    ap_predicate_op219_read_state18 = ((icmp_ln199_reg_1365 == 1'd0) & (state_2_14_reg_700 == 2'd1));
end

always @ (*) begin
    ap_predicate_op222_read_state18 = ((state_2_14_reg_700 == 2'd0) & (icmp_ln199_reg_1365 == 1'd0));
end

always @ (*) begin
    ap_predicate_op36_read_state3 = ((state_0_reg_226 == 2'd2) & (icmp_ln199_reg_1365 == 1'd0));
end

always @ (*) begin
    ap_predicate_op39_read_state3 = ((state_0_reg_226 == 2'd1) & (icmp_ln199_reg_1365 == 1'd0));
end

always @ (*) begin
    ap_predicate_op42_read_state3 = ((state_0_reg_226 == 2'd0) & (icmp_ln199_reg_1365 == 1'd0));
end

always @ (*) begin
    ap_predicate_op48_read_state4 = ((state_2_0_reg_238 == 2'd2) & (icmp_ln199_reg_1365 == 1'd0));
end

always @ (*) begin
    ap_predicate_op51_read_state4 = ((state_2_0_reg_238 == 2'd1) & (icmp_ln199_reg_1365 == 1'd0));
end

always @ (*) begin
    ap_predicate_op54_read_state4 = ((state_2_0_reg_238 == 2'd0) & (icmp_ln199_reg_1365 == 1'd0));
end

always @ (*) begin
    ap_predicate_op60_read_state5 = ((icmp_ln199_reg_1365 == 1'd0) & (state_2_1_reg_271 == 2'd2));
end

always @ (*) begin
    ap_predicate_op63_read_state5 = ((icmp_ln199_reg_1365 == 1'd0) & (state_2_1_reg_271 == 2'd1));
end

always @ (*) begin
    ap_predicate_op66_read_state5 = ((state_2_1_reg_271 == 2'd0) & (icmp_ln199_reg_1365 == 1'd0));
end

always @ (*) begin
    ap_predicate_op72_read_state6 = ((icmp_ln199_reg_1365 == 1'd0) & (state_2_2_reg_304 == 2'd2));
end

always @ (*) begin
    ap_predicate_op75_read_state6 = ((icmp_ln199_reg_1365 == 1'd0) & (state_2_2_reg_304 == 2'd1));
end

always @ (*) begin
    ap_predicate_op78_read_state6 = ((state_2_2_reg_304 == 2'd0) & (icmp_ln199_reg_1365 == 1'd0));
end

always @ (*) begin
    ap_predicate_op84_read_state7 = ((icmp_ln199_reg_1365 == 1'd0) & (state_2_3_reg_337 == 2'd2));
end

always @ (*) begin
    ap_predicate_op87_read_state7 = ((icmp_ln199_reg_1365 == 1'd0) & (state_2_3_reg_337 == 2'd1));
end

always @ (*) begin
    ap_predicate_op90_read_state7 = ((state_2_3_reg_337 == 2'd0) & (icmp_ln199_reg_1365 == 1'd0));
end

always @ (*) begin
    ap_predicate_op96_read_state8 = ((icmp_ln199_reg_1365 == 1'd0) & (state_2_4_reg_370 == 2'd2));
end

always @ (*) begin
    ap_predicate_op99_read_state8 = ((icmp_ln199_reg_1365 == 1'd0) & (state_2_4_reg_370 == 2'd1));
end

assign i_fu_780_p2 = (i_0_reg_202 + 7'd1);

assign icmp_ln199_fu_768_p2 = ((ap_phi_mux_i_0_phi_fu_206_p4 == 7'd120) ? 1'b1 : 1'b0);

assign out_r_TDATA = ap_phi_mux_tmp_data_V_phi_fu_736_p8;

assign out_r_TKEEP = 32'd4294967295;

assign out_r_TLAST = tmp_last_V_reg_1369;

assign out_r_TSTRB = 32'd0;

assign p_Result_10_fu_1170_p5 = {{ap_phi_reg_pp0_iter0_p_029_0_2_9_reg_553[255:176]}, {blue_output_V_dout}, {ap_phi_reg_pp0_iter0_p_029_0_2_9_reg_553[159:0]}};

assign p_Result_11_fu_1206_p5 = {{ap_phi_reg_pp0_iter0_p_029_0_2_10_reg_586[255:192]}, {blue_output_V_dout}, {ap_phi_reg_pp0_iter0_p_029_0_2_10_reg_586[175:0]}};

assign p_Result_12_fu_1242_p5 = {{ap_phi_reg_pp0_iter0_p_029_0_2_11_reg_619[255:208]}, {blue_output_V_dout}, {ap_phi_reg_pp0_iter0_p_029_0_2_11_reg_619[191:0]}};

assign p_Result_13_fu_882_p5 = {{ap_phi_reg_pp0_iter0_p_029_0_2_1_reg_289[255:48]}, {blue_output_V_dout}, {ap_phi_reg_pp0_iter0_p_029_0_2_1_reg_289[31:0]}};

assign p_Result_14_fu_1314_p5 = {{ap_phi_reg_pp0_iter0_p_029_0_2_13_reg_685[255:240]}, {blue_output_V_dout}, {ap_phi_reg_pp0_iter0_p_029_0_2_13_reg_685[223:0]}};

assign p_Result_15_fu_1352_p5 = {{blue_output_V_dout}, {ap_phi_reg_pp0_iter1_p_029_0_2_14_reg_718[239:0]}};

assign p_Result_16_fu_1278_p5 = {{ap_phi_reg_pp0_iter0_p_029_0_2_12_reg_652[255:224]}, {blue_output_V_dout}, {ap_phi_reg_pp0_iter0_p_029_0_2_12_reg_652[207:0]}};

assign p_Result_1_10_fu_1194_p5 = {{ap_phi_reg_pp0_iter0_p_029_0_2_10_reg_586[255:192]}, {green_output_V_dout}, {ap_phi_reg_pp0_iter0_p_029_0_2_10_reg_586[175:0]}};

assign p_Result_1_11_fu_1230_p5 = {{ap_phi_reg_pp0_iter0_p_029_0_2_11_reg_619[255:208]}, {green_output_V_dout}, {ap_phi_reg_pp0_iter0_p_029_0_2_11_reg_619[191:0]}};

assign p_Result_1_12_fu_1266_p5 = {{ap_phi_reg_pp0_iter0_p_029_0_2_12_reg_652[255:224]}, {green_output_V_dout}, {ap_phi_reg_pp0_iter0_p_029_0_2_12_reg_652[207:0]}};

assign p_Result_1_13_fu_1302_p5 = {{ap_phi_reg_pp0_iter0_p_029_0_2_13_reg_685[255:240]}, {green_output_V_dout}, {ap_phi_reg_pp0_iter0_p_029_0_2_13_reg_685[223:0]}};

assign p_Result_1_14_fu_1339_p5 = {{green_output_V_dout}, {ap_phi_reg_pp0_iter1_p_029_0_2_14_reg_718[239:0]}};

assign p_Result_1_1_fu_834_p5 = {{ap_phi_reg_pp0_iter0_p_029_0_2_0_reg_256[255:32]}, {green_output_V_dout}, {ap_phi_reg_pp0_iter0_p_029_0_2_0_reg_256[15:0]}};

assign p_Result_1_2_fu_870_p5 = {{ap_phi_reg_pp0_iter0_p_029_0_2_1_reg_289[255:48]}, {green_output_V_dout}, {ap_phi_reg_pp0_iter0_p_029_0_2_1_reg_289[31:0]}};

assign p_Result_1_3_fu_906_p5 = {{ap_phi_reg_pp0_iter0_p_029_0_2_2_reg_322[255:64]}, {green_output_V_dout}, {ap_phi_reg_pp0_iter0_p_029_0_2_2_reg_322[47:0]}};

assign p_Result_1_4_fu_942_p5 = {{ap_phi_reg_pp0_iter0_p_029_0_2_3_reg_355[255:80]}, {green_output_V_dout}, {ap_phi_reg_pp0_iter0_p_029_0_2_3_reg_355[63:0]}};

assign p_Result_1_5_fu_978_p5 = {{ap_phi_reg_pp0_iter0_p_029_0_2_4_reg_388[255:96]}, {green_output_V_dout}, {ap_phi_reg_pp0_iter0_p_029_0_2_4_reg_388[79:0]}};

assign p_Result_1_6_fu_1014_p5 = {{ap_phi_reg_pp0_iter0_p_029_0_2_5_reg_421[255:112]}, {green_output_V_dout}, {ap_phi_reg_pp0_iter0_p_029_0_2_5_reg_421[95:0]}};

assign p_Result_1_7_fu_1050_p5 = {{ap_phi_reg_pp0_iter0_p_029_0_2_6_reg_454[255:128]}, {green_output_V_dout}, {ap_phi_reg_pp0_iter0_p_029_0_2_6_reg_454[111:0]}};

assign p_Result_1_8_fu_1086_p5 = {{ap_phi_reg_pp0_iter0_p_029_0_2_7_reg_487[255:144]}, {green_output_V_dout}, {ap_phi_reg_pp0_iter0_p_029_0_2_7_reg_487[127:0]}};

assign p_Result_1_9_fu_1122_p5 = {{ap_phi_reg_pp0_iter0_p_029_0_2_8_reg_520[255:160]}, {green_output_V_dout}, {ap_phi_reg_pp0_iter0_p_029_0_2_8_reg_520[143:0]}};

assign p_Result_1_fu_798_p5 = {{p_029_0_0_reg_214[255:16]}, {green_output_V_dout}};

assign p_Result_1_s_fu_1158_p5 = {{ap_phi_reg_pp0_iter0_p_029_0_2_9_reg_553[255:176]}, {green_output_V_dout}, {ap_phi_reg_pp0_iter0_p_029_0_2_9_reg_553[159:0]}};

assign p_Result_2_10_fu_1182_p5 = {{ap_phi_reg_pp0_iter0_p_029_0_2_10_reg_586[255:192]}, {red_output_V_dout}, {ap_phi_reg_pp0_iter0_p_029_0_2_10_reg_586[175:0]}};

assign p_Result_2_11_fu_1218_p5 = {{ap_phi_reg_pp0_iter0_p_029_0_2_11_reg_619[255:208]}, {red_output_V_dout}, {ap_phi_reg_pp0_iter0_p_029_0_2_11_reg_619[191:0]}};

assign p_Result_2_12_fu_1254_p5 = {{ap_phi_reg_pp0_iter0_p_029_0_2_12_reg_652[255:224]}, {red_output_V_dout}, {ap_phi_reg_pp0_iter0_p_029_0_2_12_reg_652[207:0]}};

assign p_Result_2_13_fu_1290_p5 = {{ap_phi_reg_pp0_iter0_p_029_0_2_13_reg_685[255:240]}, {red_output_V_dout}, {ap_phi_reg_pp0_iter0_p_029_0_2_13_reg_685[223:0]}};

assign p_Result_2_14_fu_1326_p5 = {{red_output_V_dout}, {ap_phi_reg_pp0_iter1_p_029_0_2_14_reg_718[239:0]}};

assign p_Result_2_1_fu_822_p5 = {{ap_phi_reg_pp0_iter0_p_029_0_2_0_reg_256[255:32]}, {red_output_V_dout}, {ap_phi_reg_pp0_iter0_p_029_0_2_0_reg_256[15:0]}};

assign p_Result_2_2_fu_858_p5 = {{ap_phi_reg_pp0_iter0_p_029_0_2_1_reg_289[255:48]}, {red_output_V_dout}, {ap_phi_reg_pp0_iter0_p_029_0_2_1_reg_289[31:0]}};

assign p_Result_2_3_fu_894_p5 = {{ap_phi_reg_pp0_iter0_p_029_0_2_2_reg_322[255:64]}, {red_output_V_dout}, {ap_phi_reg_pp0_iter0_p_029_0_2_2_reg_322[47:0]}};

assign p_Result_2_4_fu_930_p5 = {{ap_phi_reg_pp0_iter0_p_029_0_2_3_reg_355[255:80]}, {red_output_V_dout}, {ap_phi_reg_pp0_iter0_p_029_0_2_3_reg_355[63:0]}};

assign p_Result_2_5_fu_966_p5 = {{ap_phi_reg_pp0_iter0_p_029_0_2_4_reg_388[255:96]}, {red_output_V_dout}, {ap_phi_reg_pp0_iter0_p_029_0_2_4_reg_388[79:0]}};

assign p_Result_2_6_fu_1002_p5 = {{ap_phi_reg_pp0_iter0_p_029_0_2_5_reg_421[255:112]}, {red_output_V_dout}, {ap_phi_reg_pp0_iter0_p_029_0_2_5_reg_421[95:0]}};

assign p_Result_2_7_fu_1038_p5 = {{ap_phi_reg_pp0_iter0_p_029_0_2_6_reg_454[255:128]}, {red_output_V_dout}, {ap_phi_reg_pp0_iter0_p_029_0_2_6_reg_454[111:0]}};

assign p_Result_2_8_fu_1074_p5 = {{ap_phi_reg_pp0_iter0_p_029_0_2_7_reg_487[255:144]}, {red_output_V_dout}, {ap_phi_reg_pp0_iter0_p_029_0_2_7_reg_487[127:0]}};

assign p_Result_2_9_fu_1110_p5 = {{ap_phi_reg_pp0_iter0_p_029_0_2_8_reg_520[255:160]}, {red_output_V_dout}, {ap_phi_reg_pp0_iter0_p_029_0_2_8_reg_520[143:0]}};

assign p_Result_2_fu_786_p5 = {{p_029_0_0_reg_214[255:16]}, {red_output_V_dout}};

assign p_Result_2_s_fu_1146_p5 = {{ap_phi_reg_pp0_iter0_p_029_0_2_9_reg_553[255:176]}, {red_output_V_dout}, {ap_phi_reg_pp0_iter0_p_029_0_2_9_reg_553[159:0]}};

assign p_Result_3_fu_918_p5 = {{ap_phi_reg_pp0_iter0_p_029_0_2_2_reg_322[255:64]}, {blue_output_V_dout}, {ap_phi_reg_pp0_iter0_p_029_0_2_2_reg_322[47:0]}};

assign p_Result_4_fu_954_p5 = {{ap_phi_reg_pp0_iter0_p_029_0_2_3_reg_355[255:80]}, {blue_output_V_dout}, {ap_phi_reg_pp0_iter0_p_029_0_2_3_reg_355[63:0]}};

assign p_Result_5_fu_990_p5 = {{ap_phi_reg_pp0_iter0_p_029_0_2_4_reg_388[255:96]}, {blue_output_V_dout}, {ap_phi_reg_pp0_iter0_p_029_0_2_4_reg_388[79:0]}};

assign p_Result_6_fu_1026_p5 = {{ap_phi_reg_pp0_iter0_p_029_0_2_5_reg_421[255:112]}, {blue_output_V_dout}, {ap_phi_reg_pp0_iter0_p_029_0_2_5_reg_421[95:0]}};

assign p_Result_7_fu_1062_p5 = {{ap_phi_reg_pp0_iter0_p_029_0_2_6_reg_454[255:128]}, {blue_output_V_dout}, {ap_phi_reg_pp0_iter0_p_029_0_2_6_reg_454[111:0]}};

assign p_Result_8_fu_1098_p5 = {{ap_phi_reg_pp0_iter0_p_029_0_2_7_reg_487[255:144]}, {blue_output_V_dout}, {ap_phi_reg_pp0_iter0_p_029_0_2_7_reg_487[127:0]}};

assign p_Result_9_fu_1134_p5 = {{ap_phi_reg_pp0_iter0_p_029_0_2_8_reg_520[255:160]}, {blue_output_V_dout}, {ap_phi_reg_pp0_iter0_p_029_0_2_8_reg_520[143:0]}};

assign p_Result_s_9_fu_846_p5 = {{ap_phi_reg_pp0_iter0_p_029_0_2_0_reg_256[255:32]}, {blue_output_V_dout}, {ap_phi_reg_pp0_iter0_p_029_0_2_0_reg_256[15:0]}};

assign p_Result_s_fu_810_p5 = {{p_029_0_0_reg_214[255:16]}, {blue_output_V_dout}};

assign tmp_last_V_fu_774_p2 = ((ap_phi_mux_i_0_phi_fu_206_p4 == 7'd119) ? 1'b1 : 1'b0);

endmodule //write_output
