0.7
2020.2
Jun 10 2021
19:45:28
/home/asci/vivado/vitis_rl/matrixmul_prj/solution1/sim/verilog/AESL_automem_a.v,1630579572,systemVerilog,,,,AESL_automem_a,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/asci/vivado/vitis_rl/matrixmul_prj/solution1/sim/verilog/AESL_automem_b.v,1630579572,systemVerilog,,,,AESL_automem_b,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/asci/vivado/vitis_rl/matrixmul_prj/solution1/sim/verilog/AESL_automem_res.v,1630579572,systemVerilog,,,,AESL_automem_res,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/asci/vivado/vitis_rl/matrixmul_prj/solution1/sim/verilog/AESL_automem_res1.v,1630579572,systemVerilog,,,,AESL_automem_res1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/asci/vivado/vitis_rl/matrixmul_prj/solution1/sim/verilog/csv_file_dump.svh,1630579572,verilog,,,,,,,,,,,,
/home/asci/vivado/vitis_rl/matrixmul_prj/solution1/sim/verilog/dataflow_monitor.sv,1630579572,systemVerilog,/home/asci/vivado/vitis_rl/matrixmul_prj/solution1/sim/verilog/nodf_module_interface.svh;/home/asci/vivado/vitis_rl/matrixmul_prj/solution1/sim/verilog/upc_loop_interface.svh,,/home/asci/vivado/vitis_rl/matrixmul_prj/solution1/sim/verilog/dump_file_agent.svh;/home/asci/vivado/vitis_rl/matrixmul_prj/solution1/sim/verilog/csv_file_dump.svh;/home/asci/vivado/vitis_rl/matrixmul_prj/solution1/sim/verilog/sample_agent.svh;/home/asci/vivado/vitis_rl/matrixmul_prj/solution1/sim/verilog/loop_sample_agent.svh;/home/asci/vivado/vitis_rl/matrixmul_prj/solution1/sim/verilog/sample_manager.svh;/home/asci/vivado/vitis_rl/matrixmul_prj/solution1/sim/verilog/nodf_module_interface.svh;/home/asci/vivado/vitis_rl/matrixmul_prj/solution1/sim/verilog/nodf_module_monitor.svh;/home/asci/vivado/vitis_rl/matrixmul_prj/solution1/sim/verilog/upc_loop_interface.svh;/home/asci/vivado/vitis_rl/matrixmul_prj/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/asci/vivado/vitis_rl/matrixmul_prj/solution1/sim/verilog/dump_file_agent.svh,1630579572,verilog,,,,,,,,,,,,
/home/asci/vivado/vitis_rl/matrixmul_prj/solution1/sim/verilog/fifo_para.vh,1630579572,verilog,,,,,,,,,,,,
/home/asci/vivado/vitis_rl/matrixmul_prj/solution1/sim/verilog/loop_sample_agent.svh,1630579572,verilog,,,,,,,,,,,,
/home/asci/vivado/vitis_rl/matrixmul_prj/solution1/sim/verilog/matrixmul.autotb.v,1630579572,systemVerilog,,,/home/asci/vivado/vitis_rl/matrixmul_prj/solution1/sim/verilog/fifo_para.vh,apatb_matrixmul_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/asci/vivado/vitis_rl/matrixmul_prj/solution1/sim/verilog/matrixmul.v,1630579563,systemVerilog,,,,matrixmul,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/asci/vivado/vitis_rl/matrixmul_prj/solution1/sim/verilog/matrixmul_flow_control_loop_pipe_sequential_init.v,1630579563,systemVerilog,,,,matrixmul_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/asci/vivado/vitis_rl/matrixmul_prj/solution1/sim/verilog/matrixmul_mac_muladd_16s_16s_16ns_16_1_1.v,1630579563,systemVerilog,,,,matrixmul_mac_muladd_16s_16s_16ns_16_1_1;matrixmul_mac_muladd_16s_16s_16ns_16_1_1_DSP48_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/asci/vivado/vitis_rl/matrixmul_prj/solution1/sim/verilog/matrixmul_mac_muladd_8s_8s_16ns_16_1_1.v,1630579563,systemVerilog,,,,matrixmul_mac_muladd_8s_8s_16ns_16_1_1;matrixmul_mac_muladd_8s_8s_16ns_16_1_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/asci/vivado/vitis_rl/matrixmul_prj/solution1/sim/verilog/matrixmul_matrixmul_Pipeline_Row1_Col2.v,1630579563,systemVerilog,,,,matrixmul_matrixmul_Pipeline_Row1_Col2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/asci/vivado/vitis_rl/matrixmul_prj/solution1/sim/verilog/matrixmul_matrixmul_Pipeline_Row_Col_Product.v,1630579562,systemVerilog,,,,matrixmul_matrixmul_Pipeline_Row_Col_Product,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/asci/vivado/vitis_rl/matrixmul_prj/solution1/sim/verilog/nodf_module_interface.svh,1630579572,verilog,,,,nodf_module_intf,,,,,,,,
/home/asci/vivado/vitis_rl/matrixmul_prj/solution1/sim/verilog/nodf_module_monitor.svh,1630579572,verilog,,,,,,,,,,,,
/home/asci/vivado/vitis_rl/matrixmul_prj/solution1/sim/verilog/sample_agent.svh,1630579572,verilog,,,,,,,,,,,,
/home/asci/vivado/vitis_rl/matrixmul_prj/solution1/sim/verilog/sample_manager.svh,1630579572,verilog,,,,,,,,,,,,
/home/asci/vivado/vitis_rl/matrixmul_prj/solution1/sim/verilog/upc_loop_interface.svh,1630579572,verilog,,,,upc_loop_intf,,,,,,,,
/home/asci/vivado/vitis_rl/matrixmul_prj/solution1/sim/verilog/upc_loop_monitor.svh,1630579572,verilog,,,,,,,,,,,,
