{"vcs1":{"timestamp_begin":1769668401.911432841, "rt":6.83, "ut":6.53, "st":0.19}}
{"vcselab":{"timestamp_begin":1769668408.789251619, "rt":0.32, "ut":0.22, "st":0.06}}
{"link":{"timestamp_begin":1769668409.150209142, "rt":0.22, "ut":0.15, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769668401.637887455}
{"VCS_COMP_START_TIME": 1769668401.637887455}
{"VCS_COMP_END_TIME": 1769668409.419797109}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 347380}}
{"vcselab": {"peak_mem": 173712}}
