<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>MagicLight Controller: DMA_Private_Functions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MagicLight Controller
   &#160;<span id="projectnumber">1.2</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__DMA__Private__Functions.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">DMA_Private_Functions<div class="ingroups"><a class="el" href="group__DMA.html">DMA</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for DMA_Private_Functions:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group__DMA__Private__Functions.png" border="0" alt="" usemap="#group____DMA____Private____Functions"/>
<map name="group____DMA____Private____Functions" id="group____DMA____Private____Functions">
<area shape="rect" id="node1" href="group__DMA.html" title="DMA driver modules. " alt="" coords="6,5,58,32"/></map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga21ca0d50b13e502db5ab5feb484f9ece"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Private__Functions.html#ga21ca0d50b13e502db5ab5feb484f9ece">DMA_DeInit</a> (DMA_Channel_TypeDef *DMAy_Channelx)</td></tr>
<tr class="memdesc:ga21ca0d50b13e502db5ab5feb484f9ece"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deinitializes the DMAy Channelx registers to their default reset values.  <a href="#ga21ca0d50b13e502db5ab5feb484f9ece">More...</a><br/></td></tr>
<tr class="separator:ga21ca0d50b13e502db5ab5feb484f9ece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c3d1b9dc041f8e5f2cfc8d5dd858278"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Private__Functions.html#ga7c3d1b9dc041f8e5f2cfc8d5dd858278">DMA_Init</a> (DMA_Channel_TypeDef *DMAy_Channelx, <a class="el" href="structDMA__InitTypeDef.html">DMA_InitTypeDef</a> *DMA_InitStruct)</td></tr>
<tr class="memdesc:ga7c3d1b9dc041f8e5f2cfc8d5dd858278"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the DMAy Channelx according to the specified parameters in the DMA_InitStruct.  <a href="#ga7c3d1b9dc041f8e5f2cfc8d5dd858278">More...</a><br/></td></tr>
<tr class="separator:ga7c3d1b9dc041f8e5f2cfc8d5dd858278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f7f95f750a90a6824f4e9b6f58adc7e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Private__Functions.html#ga0f7f95f750a90a6824f4e9b6f58adc7e">DMA_StructInit</a> (<a class="el" href="structDMA__InitTypeDef.html">DMA_InitTypeDef</a> *DMA_InitStruct)</td></tr>
<tr class="memdesc:ga0f7f95f750a90a6824f4e9b6f58adc7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fills each DMA_InitStruct member with its default value.  <a href="#ga0f7f95f750a90a6824f4e9b6f58adc7e">More...</a><br/></td></tr>
<tr class="separator:ga0f7f95f750a90a6824f4e9b6f58adc7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e7cb6b9ae5f142e2961df879cdaba65"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Private__Functions.html#ga8e7cb6b9ae5f142e2961df879cdaba65">DMA_Cmd</a> (DMA_Channel_TypeDef *DMAy_Channelx, FunctionalState NewState)</td></tr>
<tr class="memdesc:ga8e7cb6b9ae5f142e2961df879cdaba65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the specified DMAy Channelx.  <a href="#ga8e7cb6b9ae5f142e2961df879cdaba65">More...</a><br/></td></tr>
<tr class="separator:ga8e7cb6b9ae5f142e2961df879cdaba65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bb60360be9cd57f96399be2f3b5eb2b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Private__Functions.html#ga0bb60360be9cd57f96399be2f3b5eb2b">DMA_ITConfig</a> (DMA_Channel_TypeDef *DMAy_Channelx, uint32_t DMA_IT, FunctionalState NewState)</td></tr>
<tr class="memdesc:ga0bb60360be9cd57f96399be2f3b5eb2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the specified DMAy Channelx interrupts.  <a href="#ga0bb60360be9cd57f96399be2f3b5eb2b">More...</a><br/></td></tr>
<tr class="separator:ga0bb60360be9cd57f96399be2f3b5eb2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade5d9e532814eaa46514cb385fdff709"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Private__Functions.html#gade5d9e532814eaa46514cb385fdff709">DMA_SetCurrDataCounter</a> (DMA_Channel_TypeDef *DMAy_Channelx, uint16_t DataNumber)</td></tr>
<tr class="memdesc:gade5d9e532814eaa46514cb385fdff709"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the number of data units in the current DMAy Channelx transfer.  <a href="#gade5d9e532814eaa46514cb385fdff709">More...</a><br/></td></tr>
<tr class="separator:gade5d9e532814eaa46514cb385fdff709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga511b4c402d1ff32d53f28736956cac5d"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Private__Functions.html#ga511b4c402d1ff32d53f28736956cac5d">DMA_GetCurrDataCounter</a> (DMA_Channel_TypeDef *DMAy_Channelx)</td></tr>
<tr class="memdesc:ga511b4c402d1ff32d53f28736956cac5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the number of remaining data units in the current DMAy Channelx transfer.  <a href="#ga511b4c402d1ff32d53f28736956cac5d">More...</a><br/></td></tr>
<tr class="separator:ga511b4c402d1ff32d53f28736956cac5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb30b7a891834c267eefd5d30b688a9f"><td class="memItemLeft" align="right" valign="top">FlagStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Private__Functions.html#gafb30b7a891834c267eefd5d30b688a9f">DMA_GetFlagStatus</a> (uint32_t DMAy_FLAG)</td></tr>
<tr class="memdesc:gafb30b7a891834c267eefd5d30b688a9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether the specified DMAy Channelx flag is set or not.  <a href="#gafb30b7a891834c267eefd5d30b688a9f">More...</a><br/></td></tr>
<tr class="separator:gafb30b7a891834c267eefd5d30b688a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25cdca360f309c8ceb7c206cd9ad9119"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Private__Functions.html#ga25cdca360f309c8ceb7c206cd9ad9119">DMA_ClearFlag</a> (uint32_t DMAy_FLAG)</td></tr>
<tr class="memdesc:ga25cdca360f309c8ceb7c206cd9ad9119"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the DMAy Channelx's pending flags.  <a href="#ga25cdca360f309c8ceb7c206cd9ad9119">More...</a><br/></td></tr>
<tr class="separator:ga25cdca360f309c8ceb7c206cd9ad9119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9287331247150fe84d03ecd7ad8adb52"><td class="memItemLeft" align="right" valign="top">ITStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Private__Functions.html#ga9287331247150fe84d03ecd7ad8adb52">DMA_GetITStatus</a> (uint32_t DMAy_IT)</td></tr>
<tr class="memdesc:ga9287331247150fe84d03ecd7ad8adb52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether the specified DMAy Channelx interrupt has occurred or not.  <a href="#ga9287331247150fe84d03ecd7ad8adb52">More...</a><br/></td></tr>
<tr class="separator:ga9287331247150fe84d03ecd7ad8adb52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91a7340e5b334a942f3eb1e05ed5f67a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Private__Functions.html#ga91a7340e5b334a942f3eb1e05ed5f67a">DMA_ClearITPendingBit</a> (uint32_t DMAy_IT)</td></tr>
<tr class="memdesc:ga91a7340e5b334a942f3eb1e05ed5f67a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the DMAy Channelx's interrupt pending bits.  <a href="#ga91a7340e5b334a942f3eb1e05ed5f67a">More...</a><br/></td></tr>
<tr class="separator:ga91a7340e5b334a942f3eb1e05ed5f67a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga25cdca360f309c8ceb7c206cd9ad9119"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_ClearFlag </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>DMAy_FLAG</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears the DMAy Channelx's pending flags. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_FLAG</td><td>specifies the flag to clear. This parameter can be any combination (for the same DMA) of the following values: <ul>
<li>DMA1_FLAG_GL1: DMA1 Channel1 global flag. </li>
<li>DMA1_FLAG_TC1: DMA1 Channel1 transfer complete flag. </li>
<li>DMA1_FLAG_HT1: DMA1 Channel1 half transfer flag. </li>
<li>DMA1_FLAG_TE1: DMA1 Channel1 transfer error flag. </li>
<li>DMA1_FLAG_GL2: DMA1 Channel2 global flag. </li>
<li>DMA1_FLAG_TC2: DMA1 Channel2 transfer complete flag. </li>
<li>DMA1_FLAG_HT2: DMA1 Channel2 half transfer flag. </li>
<li>DMA1_FLAG_TE2: DMA1 Channel2 transfer error flag. </li>
<li>DMA1_FLAG_GL3: DMA1 Channel3 global flag. </li>
<li>DMA1_FLAG_TC3: DMA1 Channel3 transfer complete flag. </li>
<li>DMA1_FLAG_HT3: DMA1 Channel3 half transfer flag. </li>
<li>DMA1_FLAG_TE3: DMA1 Channel3 transfer error flag. </li>
<li>DMA1_FLAG_GL4: DMA1 Channel4 global flag. </li>
<li>DMA1_FLAG_TC4: DMA1 Channel4 transfer complete flag. </li>
<li>DMA1_FLAG_HT4: DMA1 Channel4 half transfer flag. </li>
<li>DMA1_FLAG_TE4: DMA1 Channel4 transfer error flag. </li>
<li>DMA1_FLAG_GL5: DMA1 Channel5 global flag. </li>
<li>DMA1_FLAG_TC5: DMA1 Channel5 transfer complete flag. </li>
<li>DMA1_FLAG_HT5: DMA1 Channel5 half transfer flag. </li>
<li>DMA1_FLAG_TE5: DMA1 Channel5 transfer error flag. </li>
<li>DMA1_FLAG_GL6: DMA1 Channel6 global flag. </li>
<li>DMA1_FLAG_TC6: DMA1 Channel6 transfer complete flag. </li>
<li>DMA1_FLAG_HT6: DMA1 Channel6 half transfer flag. </li>
<li>DMA1_FLAG_TE6: DMA1 Channel6 transfer error flag. </li>
<li>DMA1_FLAG_GL7: DMA1 Channel7 global flag. </li>
<li>DMA1_FLAG_TC7: DMA1 Channel7 transfer complete flag. </li>
<li>DMA1_FLAG_HT7: DMA1 Channel7 half transfer flag. </li>
<li>DMA1_FLAG_TE7: DMA1 Channel7 transfer error flag. </li>
<li>DMA2_FLAG_GL1: DMA2 Channel1 global flag. </li>
<li>DMA2_FLAG_TC1: DMA2 Channel1 transfer complete flag. </li>
<li>DMA2_FLAG_HT1: DMA2 Channel1 half transfer flag. </li>
<li>DMA2_FLAG_TE1: DMA2 Channel1 transfer error flag. </li>
<li>DMA2_FLAG_GL2: DMA2 Channel2 global flag. </li>
<li>DMA2_FLAG_TC2: DMA2 Channel2 transfer complete flag. </li>
<li>DMA2_FLAG_HT2: DMA2 Channel2 half transfer flag. </li>
<li>DMA2_FLAG_TE2: DMA2 Channel2 transfer error flag. </li>
<li>DMA2_FLAG_GL3: DMA2 Channel3 global flag. </li>
<li>DMA2_FLAG_TC3: DMA2 Channel3 transfer complete flag. </li>
<li>DMA2_FLAG_HT3: DMA2 Channel3 half transfer flag. </li>
<li>DMA2_FLAG_TE3: DMA2 Channel3 transfer error flag. </li>
<li>DMA2_FLAG_GL4: DMA2 Channel4 global flag. </li>
<li>DMA2_FLAG_TC4: DMA2 Channel4 transfer complete flag. </li>
<li>DMA2_FLAG_HT4: DMA2 Channel4 half transfer flag. </li>
<li>DMA2_FLAG_TE4: DMA2 Channel4 transfer error flag. </li>
<li>DMA2_FLAG_GL5: DMA2 Channel5 global flag. </li>
<li>DMA2_FLAG_TC5: DMA2 Channel5 transfer complete flag. </li>
<li>DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag. </li>
<li>DMA2_FLAG_TE5: DMA2 Channel5 transfer error flag. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__dma_8c_source.html#l00523">523</a> of file <a class="el" href="stm32f10x__dma_8c_source.html">stm32f10x_dma.c</a>.</p>

<p>References <a class="el" href="stm32f10x__conf_8h_source.html#l00069">assert_param</a>, <a class="el" href="stm32f10x__dma_8c_source.html#l00064">FLAG_Mask</a>, and <a class="el" href="stm32f10x__dma_8h_source.html#l00354">IS_DMA_CLEAR_FLAG</a>.</p>

<p>Referenced by <a class="el" href="stm32__ub__ws2812_8c_source.html#l01461">WS2812_DMA_CH1_ISR()</a>, <a class="el" href="stm32__ub__ws2812_8c_source.html#l01484">WS2812_DMA_CH2_ISR()</a>, <a class="el" href="stm32__ub__ws2812_8c_source.html#l01507">WS2812_DMA_CH3_ISR()</a>, and <a class="el" href="stm32__ub__ws2812_8c_source.html#l01530">WS2812_DMA_CH4_ISR()</a>.</p>

</div>
</div>
<a class="anchor" id="ga91a7340e5b334a942f3eb1e05ed5f67a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_ClearITPendingBit </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>DMAy_IT</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears the DMAy Channelx's interrupt pending bits. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_IT</td><td>specifies the DMAy interrupt pending bit to clear. This parameter can be any combination (for the same DMA) of the following values: <ul>
<li>DMA1_IT_GL1: DMA1 Channel1 global interrupt. </li>
<li>DMA1_IT_TC1: DMA1 Channel1 transfer complete interrupt. </li>
<li>DMA1_IT_HT1: DMA1 Channel1 half transfer interrupt. </li>
<li>DMA1_IT_TE1: DMA1 Channel1 transfer error interrupt. </li>
<li>DMA1_IT_GL2: DMA1 Channel2 global interrupt. </li>
<li>DMA1_IT_TC2: DMA1 Channel2 transfer complete interrupt. </li>
<li>DMA1_IT_HT2: DMA1 Channel2 half transfer interrupt. </li>
<li>DMA1_IT_TE2: DMA1 Channel2 transfer error interrupt. </li>
<li>DMA1_IT_GL3: DMA1 Channel3 global interrupt. </li>
<li>DMA1_IT_TC3: DMA1 Channel3 transfer complete interrupt. </li>
<li>DMA1_IT_HT3: DMA1 Channel3 half transfer interrupt. </li>
<li>DMA1_IT_TE3: DMA1 Channel3 transfer error interrupt. </li>
<li>DMA1_IT_GL4: DMA1 Channel4 global interrupt. </li>
<li>DMA1_IT_TC4: DMA1 Channel4 transfer complete interrupt. </li>
<li>DMA1_IT_HT4: DMA1 Channel4 half transfer interrupt. </li>
<li>DMA1_IT_TE4: DMA1 Channel4 transfer error interrupt. </li>
<li>DMA1_IT_GL5: DMA1 Channel5 global interrupt. </li>
<li>DMA1_IT_TC5: DMA1 Channel5 transfer complete interrupt. </li>
<li>DMA1_IT_HT5: DMA1 Channel5 half transfer interrupt. </li>
<li>DMA1_IT_TE5: DMA1 Channel5 transfer error interrupt. </li>
<li>DMA1_IT_GL6: DMA1 Channel6 global interrupt. </li>
<li>DMA1_IT_TC6: DMA1 Channel6 transfer complete interrupt. </li>
<li>DMA1_IT_HT6: DMA1 Channel6 half transfer interrupt. </li>
<li>DMA1_IT_TE6: DMA1 Channel6 transfer error interrupt. </li>
<li>DMA1_IT_GL7: DMA1 Channel7 global interrupt. </li>
<li>DMA1_IT_TC7: DMA1 Channel7 transfer complete interrupt. </li>
<li>DMA1_IT_HT7: DMA1 Channel7 half transfer interrupt. </li>
<li>DMA1_IT_TE7: DMA1 Channel7 transfer error interrupt. </li>
<li>DMA2_IT_GL1: DMA2 Channel1 global interrupt. </li>
<li>DMA2_IT_TC1: DMA2 Channel1 transfer complete interrupt. </li>
<li>DMA2_IT_HT1: DMA2 Channel1 half transfer interrupt. </li>
<li>DMA2_IT_TE1: DMA2 Channel1 transfer error interrupt. </li>
<li>DMA2_IT_GL2: DMA2 Channel2 global interrupt. </li>
<li>DMA2_IT_TC2: DMA2 Channel2 transfer complete interrupt. </li>
<li>DMA2_IT_HT2: DMA2 Channel2 half transfer interrupt. </li>
<li>DMA2_IT_TE2: DMA2 Channel2 transfer error interrupt. </li>
<li>DMA2_IT_GL3: DMA2 Channel3 global interrupt. </li>
<li>DMA2_IT_TC3: DMA2 Channel3 transfer complete interrupt. </li>
<li>DMA2_IT_HT3: DMA2 Channel3 half transfer interrupt. </li>
<li>DMA2_IT_TE3: DMA2 Channel3 transfer error interrupt. </li>
<li>DMA2_IT_GL4: DMA2 Channel4 global interrupt. </li>
<li>DMA2_IT_TC4: DMA2 Channel4 transfer complete interrupt. </li>
<li>DMA2_IT_HT4: DMA2 Channel4 half transfer interrupt. </li>
<li>DMA2_IT_TE4: DMA2 Channel4 transfer error interrupt. </li>
<li>DMA2_IT_GL5: DMA2 Channel5 global interrupt. </li>
<li>DMA2_IT_TC5: DMA2 Channel5 transfer complete interrupt. </li>
<li>DMA2_IT_HT5: DMA2 Channel5 half transfer interrupt. </li>
<li>DMA2_IT_TE5: DMA2 Channel5 transfer error interrupt. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__dma_8c_source.html#l00684">684</a> of file <a class="el" href="stm32f10x__dma_8c_source.html">stm32f10x_dma.c</a>.</p>

<p>References <a class="el" href="stm32f10x__conf_8h_source.html#l00069">assert_param</a>, <a class="el" href="stm32f10x__dma_8c_source.html#l00064">FLAG_Mask</a>, and <a class="el" href="stm32f10x__dma_8h_source.html#l00270">IS_DMA_CLEAR_IT</a>.</p>

</div>
</div>
<a class="anchor" id="ga8e7cb6b9ae5f142e2961df879cdaba65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_Cmd </td>
          <td>(</td>
          <td class="paramtype">DMA_Channel_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAy_Channelx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FunctionalState&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the specified DMAy Channelx. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Channelx</td><td>where y can be 1 or 2 to select the DMA and x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel. </td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the DMAy Channelx. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__dma_8c_source.html#l00294">294</a> of file <a class="el" href="stm32f10x__dma_8c_source.html">stm32f10x_dma.c</a>.</p>

<p>References <a class="el" href="stm32f10x__conf_8h_source.html#l00069">assert_param</a>, and <a class="el" href="stm32f10x__dma_8h_source.html#l00095">IS_DMA_ALL_PERIPH</a>.</p>

<p>Referenced by <a class="el" href="stm32__ub__ws2812_8c_source.html#l01025">p_WS2812_DMA_Start()</a>, <a class="el" href="stm32__ub__ws2812_8c_source.html#l01262">p_WS2812_InitDMA()</a>, <a class="el" href="stm32__ub__ws2812_8c_source.html#l01461">WS2812_DMA_CH1_ISR()</a>, <a class="el" href="stm32__ub__ws2812_8c_source.html#l01484">WS2812_DMA_CH2_ISR()</a>, <a class="el" href="stm32__ub__ws2812_8c_source.html#l01507">WS2812_DMA_CH3_ISR()</a>, and <a class="el" href="stm32__ub__ws2812_8c_source.html#l01530">WS2812_DMA_CH4_ISR()</a>.</p>

</div>
</div>
<a class="anchor" id="ga21ca0d50b13e502db5ab5feb484f9ece"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_DeInit </td>
          <td>(</td>
          <td class="paramtype">DMA_Channel_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAy_Channelx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Deinitializes the DMAy Channelx registers to their default reset values. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Channelx</td><td>where y can be 1 or 2 to select the DMA and x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__dma_8c_source.html#l00108">108</a> of file <a class="el" href="stm32f10x__dma_8c_source.html">stm32f10x_dma.c</a>.</p>

<p>References <a class="el" href="stm32f10x__conf_8h_source.html#l00069">assert_param</a>, <a class="el" href="stm32f10x__dma_8c_source.html#l00048">DMA1_Channel1_IT_Mask</a>, <a class="el" href="stm32f10x__dma_8c_source.html#l00049">DMA1_Channel2_IT_Mask</a>, <a class="el" href="stm32f10x__dma_8c_source.html#l00050">DMA1_Channel3_IT_Mask</a>, <a class="el" href="stm32f10x__dma_8c_source.html#l00051">DMA1_Channel4_IT_Mask</a>, <a class="el" href="stm32f10x__dma_8c_source.html#l00052">DMA1_Channel5_IT_Mask</a>, <a class="el" href="stm32f10x__dma_8c_source.html#l00053">DMA1_Channel6_IT_Mask</a>, <a class="el" href="stm32f10x__dma_8c_source.html#l00054">DMA1_Channel7_IT_Mask</a>, <a class="el" href="stm32f10x__dma_8c_source.html#l00057">DMA2_Channel1_IT_Mask</a>, <a class="el" href="stm32f10x__dma_8c_source.html#l00058">DMA2_Channel2_IT_Mask</a>, <a class="el" href="stm32f10x__dma_8c_source.html#l00059">DMA2_Channel3_IT_Mask</a>, <a class="el" href="stm32f10x__dma_8c_source.html#l00060">DMA2_Channel4_IT_Mask</a>, <a class="el" href="stm32f10x__dma_8c_source.html#l00061">DMA2_Channel5_IT_Mask</a>, and <a class="el" href="stm32f10x__dma_8h_source.html#l00095">IS_DMA_ALL_PERIPH</a>.</p>

<p>Referenced by <a class="el" href="stm32__ub__ws2812_8c_source.html#l01262">p_WS2812_InitDMA()</a>.</p>

</div>
</div>
<a class="anchor" id="ga511b4c402d1ff32d53f28736956cac5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t DMA_GetCurrDataCounter </td>
          <td>(</td>
          <td class="paramtype">DMA_Channel_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAy_Channelx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the number of remaining data units in the current DMAy Channelx transfer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Channelx</td><td>where y can be 1 or 2 to select the DMA and x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>number of remaining data units in the current DMAy Channelx transfer. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__dma_8c_source.html#l00371">371</a> of file <a class="el" href="stm32f10x__dma_8c_source.html">stm32f10x_dma.c</a>.</p>

<p>References <a class="el" href="stm32f10x__conf_8h_source.html#l00069">assert_param</a>, and <a class="el" href="stm32f10x__dma_8h_source.html#l00095">IS_DMA_ALL_PERIPH</a>.</p>

<p>Referenced by <a class="el" href="stm32__ub__ws2812_8c_source.html#l01553">EXTI9_5_IRQHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="gafb30b7a891834c267eefd5d30b688a9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FlagStatus DMA_GetFlagStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>DMAy_FLAG</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks whether the specified DMAy Channelx flag is set or not. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_FLAG</td><td>specifies the flag to check. This parameter can be one of the following values: <ul>
<li>DMA1_FLAG_GL1: DMA1 Channel1 global flag. </li>
<li>DMA1_FLAG_TC1: DMA1 Channel1 transfer complete flag. </li>
<li>DMA1_FLAG_HT1: DMA1 Channel1 half transfer flag. </li>
<li>DMA1_FLAG_TE1: DMA1 Channel1 transfer error flag. </li>
<li>DMA1_FLAG_GL2: DMA1 Channel2 global flag. </li>
<li>DMA1_FLAG_TC2: DMA1 Channel2 transfer complete flag. </li>
<li>DMA1_FLAG_HT2: DMA1 Channel2 half transfer flag. </li>
<li>DMA1_FLAG_TE2: DMA1 Channel2 transfer error flag. </li>
<li>DMA1_FLAG_GL3: DMA1 Channel3 global flag. </li>
<li>DMA1_FLAG_TC3: DMA1 Channel3 transfer complete flag. </li>
<li>DMA1_FLAG_HT3: DMA1 Channel3 half transfer flag. </li>
<li>DMA1_FLAG_TE3: DMA1 Channel3 transfer error flag. </li>
<li>DMA1_FLAG_GL4: DMA1 Channel4 global flag. </li>
<li>DMA1_FLAG_TC4: DMA1 Channel4 transfer complete flag. </li>
<li>DMA1_FLAG_HT4: DMA1 Channel4 half transfer flag. </li>
<li>DMA1_FLAG_TE4: DMA1 Channel4 transfer error flag. </li>
<li>DMA1_FLAG_GL5: DMA1 Channel5 global flag. </li>
<li>DMA1_FLAG_TC5: DMA1 Channel5 transfer complete flag. </li>
<li>DMA1_FLAG_HT5: DMA1 Channel5 half transfer flag. </li>
<li>DMA1_FLAG_TE5: DMA1 Channel5 transfer error flag. </li>
<li>DMA1_FLAG_GL6: DMA1 Channel6 global flag. </li>
<li>DMA1_FLAG_TC6: DMA1 Channel6 transfer complete flag. </li>
<li>DMA1_FLAG_HT6: DMA1 Channel6 half transfer flag. </li>
<li>DMA1_FLAG_TE6: DMA1 Channel6 transfer error flag. </li>
<li>DMA1_FLAG_GL7: DMA1 Channel7 global flag. </li>
<li>DMA1_FLAG_TC7: DMA1 Channel7 transfer complete flag. </li>
<li>DMA1_FLAG_HT7: DMA1 Channel7 half transfer flag. </li>
<li>DMA1_FLAG_TE7: DMA1 Channel7 transfer error flag. </li>
<li>DMA2_FLAG_GL1: DMA2 Channel1 global flag. </li>
<li>DMA2_FLAG_TC1: DMA2 Channel1 transfer complete flag. </li>
<li>DMA2_FLAG_HT1: DMA2 Channel1 half transfer flag. </li>
<li>DMA2_FLAG_TE1: DMA2 Channel1 transfer error flag. </li>
<li>DMA2_FLAG_GL2: DMA2 Channel2 global flag. </li>
<li>DMA2_FLAG_TC2: DMA2 Channel2 transfer complete flag. </li>
<li>DMA2_FLAG_HT2: DMA2 Channel2 half transfer flag. </li>
<li>DMA2_FLAG_TE2: DMA2 Channel2 transfer error flag. </li>
<li>DMA2_FLAG_GL3: DMA2 Channel3 global flag. </li>
<li>DMA2_FLAG_TC3: DMA2 Channel3 transfer complete flag. </li>
<li>DMA2_FLAG_HT3: DMA2 Channel3 half transfer flag. </li>
<li>DMA2_FLAG_TE3: DMA2 Channel3 transfer error flag. </li>
<li>DMA2_FLAG_GL4: DMA2 Channel4 global flag. </li>
<li>DMA2_FLAG_TC4: DMA2 Channel4 transfer complete flag. </li>
<li>DMA2_FLAG_HT4: DMA2 Channel4 half transfer flag. </li>
<li>DMA2_FLAG_TE4: DMA2 Channel4 transfer error flag. </li>
<li>DMA2_FLAG_GL5: DMA2 Channel5 global flag. </li>
<li>DMA2_FLAG_TC5: DMA2 Channel5 transfer complete flag. </li>
<li>DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag. </li>
<li>DMA2_FLAG_TE5: DMA2 Channel5 transfer error flag. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>new state of DMAy_FLAG (SET or RESET). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__dma_8c_source.html#l00433">433</a> of file <a class="el" href="stm32f10x__dma_8c_source.html">stm32f10x_dma.c</a>.</p>

<p>References <a class="el" href="stm32f10x__conf_8h_source.html#l00069">assert_param</a>, <a class="el" href="stm32f10x__dma_8c_source.html#l00064">FLAG_Mask</a>, and <a class="el" href="stm32f10x__dma_8h_source.html#l00356">IS_DMA_GET_FLAG</a>.</p>

</div>
</div>
<a class="anchor" id="ga9287331247150fe84d03ecd7ad8adb52"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ITStatus DMA_GetITStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>DMAy_IT</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks whether the specified DMAy Channelx interrupt has occurred or not. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_IT</td><td>specifies the DMAy interrupt source to check. This parameter can be one of the following values: <ul>
<li>DMA1_IT_GL1: DMA1 Channel1 global interrupt. </li>
<li>DMA1_IT_TC1: DMA1 Channel1 transfer complete interrupt. </li>
<li>DMA1_IT_HT1: DMA1 Channel1 half transfer interrupt. </li>
<li>DMA1_IT_TE1: DMA1 Channel1 transfer error interrupt. </li>
<li>DMA1_IT_GL2: DMA1 Channel2 global interrupt. </li>
<li>DMA1_IT_TC2: DMA1 Channel2 transfer complete interrupt. </li>
<li>DMA1_IT_HT2: DMA1 Channel2 half transfer interrupt. </li>
<li>DMA1_IT_TE2: DMA1 Channel2 transfer error interrupt. </li>
<li>DMA1_IT_GL3: DMA1 Channel3 global interrupt. </li>
<li>DMA1_IT_TC3: DMA1 Channel3 transfer complete interrupt. </li>
<li>DMA1_IT_HT3: DMA1 Channel3 half transfer interrupt. </li>
<li>DMA1_IT_TE3: DMA1 Channel3 transfer error interrupt. </li>
<li>DMA1_IT_GL4: DMA1 Channel4 global interrupt. </li>
<li>DMA1_IT_TC4: DMA1 Channel4 transfer complete interrupt. </li>
<li>DMA1_IT_HT4: DMA1 Channel4 half transfer interrupt. </li>
<li>DMA1_IT_TE4: DMA1 Channel4 transfer error interrupt. </li>
<li>DMA1_IT_GL5: DMA1 Channel5 global interrupt. </li>
<li>DMA1_IT_TC5: DMA1 Channel5 transfer complete interrupt. </li>
<li>DMA1_IT_HT5: DMA1 Channel5 half transfer interrupt. </li>
<li>DMA1_IT_TE5: DMA1 Channel5 transfer error interrupt. </li>
<li>DMA1_IT_GL6: DMA1 Channel6 global interrupt. </li>
<li>DMA1_IT_TC6: DMA1 Channel6 transfer complete interrupt. </li>
<li>DMA1_IT_HT6: DMA1 Channel6 half transfer interrupt. </li>
<li>DMA1_IT_TE6: DMA1 Channel6 transfer error interrupt. </li>
<li>DMA1_IT_GL7: DMA1 Channel7 global interrupt. </li>
<li>DMA1_IT_TC7: DMA1 Channel7 transfer complete interrupt. </li>
<li>DMA1_IT_HT7: DMA1 Channel7 half transfer interrupt. </li>
<li>DMA1_IT_TE7: DMA1 Channel7 transfer error interrupt. </li>
<li>DMA2_IT_GL1: DMA2 Channel1 global interrupt. </li>
<li>DMA2_IT_TC1: DMA2 Channel1 transfer complete interrupt. </li>
<li>DMA2_IT_HT1: DMA2 Channel1 half transfer interrupt. </li>
<li>DMA2_IT_TE1: DMA2 Channel1 transfer error interrupt. </li>
<li>DMA2_IT_GL2: DMA2 Channel2 global interrupt. </li>
<li>DMA2_IT_TC2: DMA2 Channel2 transfer complete interrupt. </li>
<li>DMA2_IT_HT2: DMA2 Channel2 half transfer interrupt. </li>
<li>DMA2_IT_TE2: DMA2 Channel2 transfer error interrupt. </li>
<li>DMA2_IT_GL3: DMA2 Channel3 global interrupt. </li>
<li>DMA2_IT_TC3: DMA2 Channel3 transfer complete interrupt. </li>
<li>DMA2_IT_HT3: DMA2 Channel3 half transfer interrupt. </li>
<li>DMA2_IT_TE3: DMA2 Channel3 transfer error interrupt. </li>
<li>DMA2_IT_GL4: DMA2 Channel4 global interrupt. </li>
<li>DMA2_IT_TC4: DMA2 Channel4 transfer complete interrupt. </li>
<li>DMA2_IT_HT4: DMA2 Channel4 half transfer interrupt. </li>
<li>DMA2_IT_TE4: DMA2 Channel4 transfer error interrupt. </li>
<li>DMA2_IT_GL5: DMA2 Channel5 global interrupt. </li>
<li>DMA2_IT_TC5: DMA2 Channel5 transfer complete interrupt. </li>
<li>DMA2_IT_HT5: DMA2 Channel5 half transfer interrupt. </li>
<li>DMA2_IT_TE5: DMA2 Channel5 transfer error interrupt. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>new state of DMAy_IT (SET or RESET). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__dma_8c_source.html#l00595">595</a> of file <a class="el" href="stm32f10x__dma_8c_source.html">stm32f10x_dma.c</a>.</p>

<p>References <a class="el" href="stm32f10x__conf_8h_source.html#l00069">assert_param</a>, <a class="el" href="stm32f10x__dma_8c_source.html#l00064">FLAG_Mask</a>, and <a class="el" href="stm32f10x__dma_8h_source.html#l00272">IS_DMA_GET_IT</a>.</p>

<p>Referenced by <a class="el" href="stm32__ub__ws2812_8c_source.html#l01461">WS2812_DMA_CH1_ISR()</a>, <a class="el" href="stm32__ub__ws2812_8c_source.html#l01484">WS2812_DMA_CH2_ISR()</a>, <a class="el" href="stm32__ub__ws2812_8c_source.html#l01507">WS2812_DMA_CH3_ISR()</a>, and <a class="el" href="stm32__ub__ws2812_8c_source.html#l01530">WS2812_DMA_CH4_ISR()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7c3d1b9dc041f8e5f2cfc8d5dd858278"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_Init </td>
          <td>(</td>
          <td class="paramtype">DMA_Channel_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAy_Channelx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structDMA__InitTypeDef.html">DMA_InitTypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMA_InitStruct</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the DMAy Channelx according to the specified parameters in the DMA_InitStruct. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Channelx</td><td>where y can be 1 or 2 to select the DMA and x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel. </td></tr>
    <tr><td class="paramname">DMA_InitStruct</td><td>pointer to a <a class="el" href="structDMA__InitTypeDef.html" title="DMA Init structure definition. ">DMA_InitTypeDef</a> structure that contains the configuration information for the specified DMA Channel. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__dma_8c_source.html#l00202">202</a> of file <a class="el" href="stm32f10x__dma_8c_source.html">stm32f10x_dma.c</a>.</p>

<p>References <a class="el" href="stm32f10x__conf_8h_source.html#l00069">assert_param</a>, <a class="el" href="stm32f10x__dma_8c_source.html#l00067">CCR_CLEAR_Mask</a>, <a class="el" href="stm32f10x__dma_8h_source.html#l00059">DMA_InitTypeDef::DMA_BufferSize</a>, <a class="el" href="stm32f10x__dma_8h_source.html#l00056">DMA_InitTypeDef::DMA_DIR</a>, <a class="el" href="stm32f10x__dma_8h_source.html#l00083">DMA_InitTypeDef::DMA_M2M</a>, <a class="el" href="stm32f10x__dma_8h_source.html#l00054">DMA_InitTypeDef::DMA_MemoryBaseAddr</a>, <a class="el" href="stm32f10x__dma_8h_source.html#l00072">DMA_InitTypeDef::DMA_MemoryDataSize</a>, <a class="el" href="stm32f10x__dma_8h_source.html#l00066">DMA_InitTypeDef::DMA_MemoryInc</a>, <a class="el" href="stm32f10x__dma_8h_source.html#l00075">DMA_InitTypeDef::DMA_Mode</a>, <a class="el" href="stm32f10x__dma_8h_source.html#l00052">DMA_InitTypeDef::DMA_PeripheralBaseAddr</a>, <a class="el" href="stm32f10x__dma_8h_source.html#l00069">DMA_InitTypeDef::DMA_PeripheralDataSize</a>, <a class="el" href="stm32f10x__dma_8h_source.html#l00063">DMA_InitTypeDef::DMA_PeripheralInc</a>, <a class="el" href="stm32f10x__dma_8h_source.html#l00080">DMA_InitTypeDef::DMA_Priority</a>, <a class="el" href="stm32f10x__dma_8h_source.html#l00095">IS_DMA_ALL_PERIPH</a>, <a class="el" href="stm32f10x__dma_8h_source.html#l00388">IS_DMA_BUFFER_SIZE</a>, <a class="el" href="stm32f10x__dma_8h_source.html#l00114">IS_DMA_DIR</a>, <a class="el" href="stm32f10x__dma_8h_source.html#l00205">IS_DMA_M2M_STATE</a>, <a class="el" href="stm32f10x__dma_8h_source.html#l00165">IS_DMA_MEMORY_DATA_SIZE</a>, <a class="el" href="stm32f10x__dma_8h_source.html#l00138">IS_DMA_MEMORY_INC_STATE</a>, <a class="el" href="stm32f10x__dma_8h_source.html#l00178">IS_DMA_MODE</a>, <a class="el" href="stm32f10x__dma_8h_source.html#l00151">IS_DMA_PERIPHERAL_DATA_SIZE</a>, <a class="el" href="stm32f10x__dma_8h_source.html#l00126">IS_DMA_PERIPHERAL_INC_STATE</a>, and <a class="el" href="stm32f10x__dma_8h_source.html#l00191">IS_DMA_PRIORITY</a>.</p>

<p>Referenced by <a class="el" href="stm32__ub__ws2812_8c_source.html#l01262">p_WS2812_InitDMA()</a>.</p>

</div>
</div>
<a class="anchor" id="ga0bb60360be9cd57f96399be2f3b5eb2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_ITConfig </td>
          <td>(</td>
          <td class="paramtype">DMA_Channel_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAy_Channelx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>DMA_IT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FunctionalState&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the specified DMAy Channelx interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Channelx</td><td>where y can be 1 or 2 to select the DMA and x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel. </td></tr>
    <tr><td class="paramname">DMA_IT</td><td>specifies the DMA interrupts sources to be enabled or disabled. This parameter can be any combination of the following values: <ul>
<li>DMA_IT_TC: Transfer complete interrupt mask </li>
<li>DMA_IT_HT: Half transfer interrupt mask </li>
<li>DMA_IT_TE: Transfer error interrupt mask </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified DMA interrupts. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__dma_8c_source.html#l00326">326</a> of file <a class="el" href="stm32f10x__dma_8c_source.html">stm32f10x_dma.c</a>.</p>

<p>References <a class="el" href="stm32f10x__conf_8h_source.html#l00069">assert_param</a>, <a class="el" href="stm32f10x__dma_8h_source.html#l00095">IS_DMA_ALL_PERIPH</a>, and <a class="el" href="stm32f10x__dma_8h_source.html#l00218">IS_DMA_CONFIG_IT</a>.</p>

<p>Referenced by <a class="el" href="stm32__ub__ws2812_8c_source.html#l01025">p_WS2812_DMA_Start()</a>.</p>

</div>
</div>
<a class="anchor" id="gade5d9e532814eaa46514cb385fdff709"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_SetCurrDataCounter </td>
          <td>(</td>
          <td class="paramtype">DMA_Channel_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAy_Channelx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>DataNumber</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the number of data units in the current DMAy Channelx transfer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Channelx</td><td>where y can be 1 or 2 to select the DMA and x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel. </td></tr>
    <tr><td class="paramname">DataNumber</td><td>The number of data units in the current DMAy Channelx transfer. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>This function can only be used when the DMAy_Channelx is disabled. </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None.</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__dma_8c_source.html#l00353">353</a> of file <a class="el" href="stm32f10x__dma_8c_source.html">stm32f10x_dma.c</a>.</p>

<p>References <a class="el" href="stm32f10x__conf_8h_source.html#l00069">assert_param</a>, and <a class="el" href="stm32f10x__dma_8h_source.html#l00095">IS_DMA_ALL_PERIPH</a>.</p>

</div>
</div>
<a class="anchor" id="ga0f7f95f750a90a6824f4e9b6f58adc7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_StructInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structDMA__InitTypeDef.html">DMA_InitTypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMA_InitStruct</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fills each DMA_InitStruct member with its default value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMA_InitStruct</td><td>: pointer to a <a class="el" href="structDMA__InitTypeDef.html" title="DMA Init structure definition. ">DMA_InitTypeDef</a> structure which will be initialized. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__dma_8c_source.html#l00259">259</a> of file <a class="el" href="stm32f10x__dma_8c_source.html">stm32f10x_dma.c</a>.</p>

<p>References <a class="el" href="stm32f10x__dma_8h_source.html#l00059">DMA_InitTypeDef::DMA_BufferSize</a>, <a class="el" href="stm32f10x__dma_8h_source.html#l00056">DMA_InitTypeDef::DMA_DIR</a>, <a class="el" href="stm32f10x__dma_8h_source.html#l00113">DMA_DIR_PeripheralSRC</a>, <a class="el" href="stm32f10x__dma_8h_source.html#l00083">DMA_InitTypeDef::DMA_M2M</a>, <a class="el" href="stm32f10x__dma_8h_source.html#l00204">DMA_M2M_Disable</a>, <a class="el" href="stm32f10x__dma_8h_source.html#l00054">DMA_InitTypeDef::DMA_MemoryBaseAddr</a>, <a class="el" href="stm32f10x__dma_8h_source.html#l00072">DMA_InitTypeDef::DMA_MemoryDataSize</a>, <a class="el" href="stm32f10x__dma_8h_source.html#l00162">DMA_MemoryDataSize_Byte</a>, <a class="el" href="stm32f10x__dma_8h_source.html#l00066">DMA_InitTypeDef::DMA_MemoryInc</a>, <a class="el" href="stm32f10x__dma_8h_source.html#l00137">DMA_MemoryInc_Disable</a>, <a class="el" href="stm32f10x__dma_8h_source.html#l00075">DMA_InitTypeDef::DMA_Mode</a>, <a class="el" href="stm32f10x__dma_8h_source.html#l00177">DMA_Mode_Normal</a>, <a class="el" href="stm32f10x__dma_8h_source.html#l00052">DMA_InitTypeDef::DMA_PeripheralBaseAddr</a>, <a class="el" href="stm32f10x__dma_8h_source.html#l00069">DMA_InitTypeDef::DMA_PeripheralDataSize</a>, <a class="el" href="stm32f10x__dma_8h_source.html#l00148">DMA_PeripheralDataSize_Byte</a>, <a class="el" href="stm32f10x__dma_8h_source.html#l00063">DMA_InitTypeDef::DMA_PeripheralInc</a>, <a class="el" href="stm32f10x__dma_8h_source.html#l00125">DMA_PeripheralInc_Disable</a>, <a class="el" href="stm32f10x__dma_8h_source.html#l00080">DMA_InitTypeDef::DMA_Priority</a>, and <a class="el" href="stm32f10x__dma_8h_source.html#l00190">DMA_Priority_Low</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Fri Oct 24 2014 13:02:49 for MagicLight Controller by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
