
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010305                       # Number of seconds simulated
sim_ticks                                 10305428169                       # Number of ticks simulated
final_tick                               536492412933                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 191316                       # Simulator instruction rate (inst/s)
host_op_rate                                   239006                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 241691                       # Simulator tick rate (ticks/s)
host_mem_usage                               67371544                       # Number of bytes of host memory used
host_seconds                                 42638.88                       # Real time elapsed on the host
sim_insts                                  8157505538                       # Number of instructions simulated
sim_ops                                   10190964694                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        82944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       159232                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       156032                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       318464                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        83072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       319616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       156032                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       318976                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1629952                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4096                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           35584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       634112                       # Number of bytes written to this memory
system.physmem.bytes_written::total            634112                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          648                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1244                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1219                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2488                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          649                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         2497                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         1219                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           32                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         2492                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 12734                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4954                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4954                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       459564                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      8048574                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       434722                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     15451275                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       422302                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     15140759                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       434722                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     30902549                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       434722                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      8060995                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       409881                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     31014335                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       459564                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     15140759                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       397460                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     30952232                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               158164413                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       459564                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       434722                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       422302                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       434722                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       434722                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       409881                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       459564                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       397460                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3452938                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          61531844                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               61531844                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          61531844                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       459564                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      8048574                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       434722                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     15451275                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       422302                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     15140759                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       434722                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     30902549                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       434722                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      8060995                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       409881                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     31014335                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       459564                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     15140759                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       397460                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     30952232                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              219696257                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus0.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2212119                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1841548                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202700                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       846396                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          808426                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          237802                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9498                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19233122                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              12131883                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2212119                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1046228                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2528586                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         565822                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        983301                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines          1196120                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       193741                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23106297                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.645483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.017281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20577711     89.06%     89.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          154974      0.67%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          195154      0.84%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          310528      1.34%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          130313      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          168107      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          195036      0.84%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           89948      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1284526      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23106297                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.089511                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.490906                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19120104                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1107412                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2516557                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         1230                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        360992                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       336753                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          284                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14832464                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1616                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        360992                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19139909                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          61641                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       991510                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2497925                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        54316                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14741208                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          7699                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        37790                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     20582716                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     68547110                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     68547110                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17188036                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         3394666                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3555                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1849                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           191636                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1383859                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       721466                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8073                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       164717                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14388903                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3571                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13792084                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        14054                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1769693                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      3620939                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          126                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23106297                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.596897                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.318984                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17262510     74.71%     74.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2665290     11.53%     86.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1089092      4.71%     90.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       611555      2.65%     93.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       826777      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       255668      1.11%     98.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       250167      1.08%     99.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       134409      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        10829      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23106297                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          94722     78.86%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         13062     10.87%     89.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        12333     10.27%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11618150     84.24%     84.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       188426      1.37%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1705      0.01%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1264840      9.17%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       718963      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13792084                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.558084                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             120117                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008709                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50824636                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16162253                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13430369                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13912201                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        10181                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       266517                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           89                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        11245                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        360992                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          47054                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5998                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14392478                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        11230                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1383859                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       721466                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1850                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          5232                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           89                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       118999                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114664                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       233663                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13550415                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1243512                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       241669                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1962381                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1915716                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            718869                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.548305                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13430468                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13430369                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8046100                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         21619317                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.543448                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372172                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12322356                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2070175                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3445                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204204                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22745305                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.541754                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.361494                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17528242     77.06%     77.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2644557     11.63%     88.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       960835      4.22%     92.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       477447      2.10%     95.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       437410      1.92%     96.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       183312      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       181939      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        86550      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       245013      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22745305                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12322356                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1827560                       # Number of memory references committed
system.switch_cpus0.commit.loads              1117339                       # Number of loads committed
system.switch_cpus0.commit.membars               1718                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1785946                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11094269                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254460                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       245013                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            36892745                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29146079                       # The number of ROB writes
system.switch_cpus0.timesIdled                 294131                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1606961                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12322356                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.471325                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.471325                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.404641                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.404641                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60966957                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18765686                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13713239                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3442                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus1.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1948208                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1596936                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       192866                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       817246                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          759924                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          200600                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8752                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     18631876                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              11076066                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1948208                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       960524                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2435518                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         546685                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        981882                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1149074                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       191373                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     22399924                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.604734                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.951170                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        19964406     89.13%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          263566      1.18%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          304930      1.36%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          168268      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          191235      0.85%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          107433      0.48%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           73214      0.33%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          188606      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1138266      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     22399924                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078833                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.448183                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        18477662                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      1139387                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2414457                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        19805                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        348611                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       316536                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2037                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      13520218                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        10595                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        348611                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        18508248                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         386719                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       668837                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2404690                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        82817                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      13510824                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         20374                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        38689                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     18778849                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     62906947                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     62906947                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16027005                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2751799                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3591                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2027                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           225186                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1293111                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       703012                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        17870                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       155418                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          13488951                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3601                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         12752702                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        18649                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1682774                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3884217                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          450                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     22399924                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.569319                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.260468                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     17026904     76.01%     76.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2161497      9.65%     85.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1162486      5.19%     90.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       802171      3.58%     94.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       701404      3.13%     97.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       358775      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        88547      0.40%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        56173      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        41967      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     22399924                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3242     11.69%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         12022     43.34%     55.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        12476     44.97%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     10672759     83.69%     83.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       198976      1.56%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1561      0.01%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1181836      9.27%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       697570      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      12752702                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.516027                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              27740                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002175                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     47951717                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     15175468                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     12535714                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      12780442                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        32095                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       230758                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           72                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          143                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        15604                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          781                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          142                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        348611                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         342471                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        13370                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     13492577                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         4127                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1293111                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       703012                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2027                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          9387                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          143                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       111395                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       108375                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       219770                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     12560298                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1108627                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       192404                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   25                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1805996                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1757996                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            697369                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.508241                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              12535981                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             12535714                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7451062                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         19509902                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.507247                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381912                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9412685                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11548428                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1944370                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3151                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       193762                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     22051313                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.523707                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.341638                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     17332617     78.60%     78.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2188533      9.92%     88.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       917465      4.16%     92.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       550164      2.49%     95.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       381373      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       247031      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       128247      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       102720      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       203163      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     22051313                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9412685                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11548428                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1749755                       # Number of memory references committed
system.switch_cpus1.commit.loads              1062351                       # Number of loads committed
system.switch_cpus1.commit.membars               1572                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1652851                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10411365                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       234987                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       203163                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            35340883                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           27334258                       # The number of ROB writes
system.switch_cpus1.timesIdled                 287187                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2313334                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9412685                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11548428                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9412685                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.625527                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.625527                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.380876                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.380876                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        56660622                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       17399063                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       12619255                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3148                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus2.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         1945315                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1594735                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       192523                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       817046                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          758925                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          200203                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8747                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     18612340                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              11060452                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1945315                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       959128                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2432502                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         545041                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       1006290                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1147791                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       191019                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     22400507                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.603906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.949862                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        19968005     89.14%     89.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          262936      1.17%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          304769      1.36%     91.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          168169      0.75%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          191695      0.86%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          107133      0.48%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           72871      0.33%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          188293      0.84%     94.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1136636      5.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     22400507                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.078715                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.447551                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        18459428                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      1162479                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2411719                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        19535                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        347344                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       315818                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2031                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      13502091                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        10645                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        347344                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        18489453                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         348194                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       731420                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2402245                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        81849                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      13492809                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           25                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         20066                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        38391                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     18754950                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     62826589                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     62826589                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16018120                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2736830                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3614                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2051                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           222474                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1291330                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       701934                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        17886                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       154907                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          13471289                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3618                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         12738068                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        18034                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1672491                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3865429                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          472                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     22400507                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.568651                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.259857                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     17033608     76.04%     76.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2159290      9.64%     85.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1160354      5.18%     90.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       801574      3.58%     94.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       701426      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       358132      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        87813      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        56374      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        41936      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     22400507                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           3143     11.42%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         11944     43.38%     54.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        12445     45.20%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     10661224     83.70%     83.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       198870      1.56%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1560      0.01%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1179899      9.26%     94.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       696515      5.47%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      12738068                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.515435                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              27532                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002161                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     47922209                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     15147533                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     12523254                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      12765600                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        32222                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       229572                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           77                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          136                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        14920                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          780                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           90                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        347344                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         306698                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        12848                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     13474931                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         3924                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1291330                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       701934                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2047                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          8936                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          136                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       111126                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       108005                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       219131                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     12547150                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1107263                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       190918                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   24                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1803591                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1756187                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            696328                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.507709                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              12523529                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             12523254                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7444752                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         19492168                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.506742                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381936                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9407413                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11542048                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1933037                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3146                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       193455                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     22053163                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.523374                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.341310                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     17337709     78.62%     78.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2186665      9.92%     88.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       916410      4.16%     92.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       550284      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       381331      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       246910      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       128131      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       102733      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       202990      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     22053163                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9407413                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11542048                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1748772                       # Number of memory references committed
system.switch_cpus2.commit.loads              1061758                       # Number of loads committed
system.switch_cpus2.commit.membars               1570                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1651958                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10405609                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       234868                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       202990                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            35325193                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           27297528                       # The number of ROB writes
system.switch_cpus2.timesIdled                 286959                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2312751                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9407413                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11542048                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9407413                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.626998                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.626998                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.380663                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.380663                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        56604662                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       17381778                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       12602051                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3142                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus3.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1845972                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1665231                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        98879                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       712037                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          656992                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          101728                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         4320                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     19561026                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              11611923                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1845972                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       758720                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2294940                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         311515                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       1195403                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1124555                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        99186                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     23261590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.585711                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.905432                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        20966650     90.13%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           81874      0.35%     90.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          166670      0.72%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           70464      0.30%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          380768      1.64%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          339197      1.46%     94.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           65483      0.28%     94.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          137869      0.59%     95.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1052615      4.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     23261590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.074696                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.469866                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        19431783                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      1326086                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2286548                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         7188                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        209980                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       162327                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          241                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      13615898                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1467                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        209980                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        19453741                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1155250                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       100806                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2273312                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        68496                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      13607916                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          156                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         29887                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        24409                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          974                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     15986232                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     64088154                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     64088154                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     14140832                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         1845400                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         1586                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          805                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           169889                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      3206848                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      1620952                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        15029                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        79015                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          13579242                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         1590                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13042392                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         7482                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1070487                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      2576694                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     23261590                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.560684                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.356203                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     18611496     80.01%     80.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1400179      6.02%     86.03% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1146806      4.93%     90.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       493799      2.12%     93.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       625123      2.69%     95.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       599300      2.58%     98.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       340920      1.47%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        27044      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        16923      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     23261590                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          33050     11.21%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        254490     86.29%     97.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         7376      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      8186139     62.77%     62.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       113964      0.87%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          780      0.01%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      3124788     23.96%     87.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      1616721     12.40%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13042392                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.527749                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             294916                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.022612                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     49648772                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     14651668                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     12929489                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13337308                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        23539                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       127507                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           59                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          350                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        10954                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         1150                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        209980                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1113873                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        18815                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     13580842                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          142                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      3206848                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      1620952                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          806                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         12486                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           13                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          350                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        56764                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        58678                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       115442                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     12950020                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      3113879                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        92372                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   10                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             4730399                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1695740                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           1616520                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.524011                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              12929938                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             12929489                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          6984140                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         13778658                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.523180                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.506881                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10494335                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12332442                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      1249918                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1570                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       100808                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     23051610                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.534993                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.357153                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     18573880     80.58%     80.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1637481      7.10%     87.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       767758      3.33%     91.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       757349      3.29%     94.29% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       206897      0.90%     95.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       875709      3.80%     98.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        65513      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        47997      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       119026      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     23051610                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10494335                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12332442                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               4689339                       # Number of memory references committed
system.switch_cpus3.commit.loads              3079341                       # Number of loads committed
system.switch_cpus3.commit.membars                784                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1628114                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10966909                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       119415                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       119026                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            36514918                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           27374728                       # The number of ROB writes
system.switch_cpus3.timesIdled                 427072                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1451668                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10494335                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12332442                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10494335                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.354914                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.354914                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.424644                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.424644                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        64013988                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       15022747                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       16202930                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          1568                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus4.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2212759                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1842450                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       202758                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       847900                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          809456                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          237883                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         9549                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     19254264                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              12137377                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2212759                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1047339                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2530287                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         565349                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        961179                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus4.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus4.fetch.CacheLines          1197119                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       193753                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     23106479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.645687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.017386                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        20576192     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          154747      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          196589      0.85%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          310836      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          130153      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          168284      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          195356      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           89632      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1284690      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     23106479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.089537                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.491128                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        19140187                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      1086435                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2518165                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1238                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        360452                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       336459                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          285                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      14836783                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1613                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        360452                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        19160193                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          62397                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       969180                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2499363                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        54890                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      14744602                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           27                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          7825                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        38170                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     20591811                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     68566346                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     68566346                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     17207255                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         3384544                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3545                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         1837                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           193634                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1382983                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       721648                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         8069                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       164673                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          14394691                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3561                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         13800382                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        13357                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1764259                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3605265                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          112                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     23106479                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.597252                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.319095                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     17257154     74.69%     74.69% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2668860     11.55%     86.24% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1090503      4.72%     90.96% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       612006      2.65%     93.60% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       827066      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       255322      1.10%     98.29% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       250132      1.08%     99.37% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       134656      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        10780      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     23106479                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          94655     78.94%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         12908     10.76%     89.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        12351     10.30%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     11625701     84.24%     84.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       188656      1.37%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1707      0.01%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1265245      9.17%     94.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       719073      5.21%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      13800382                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.558420                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             119914                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008689                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     50840514                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     16162600                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     13439837                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      13920296                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        10105                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       264389                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           91                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        10634                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        360452                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          47598                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         6122                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     14398257                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        11141                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1382983                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       721648                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         1838                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          5373                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           91                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       119379                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       114290                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       233669                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     13559122                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1244198                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       241260                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1963151                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1917195                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            718953                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.548658                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              13439927                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             13439837                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          8054085                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         21634132                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.543831                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372286                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     10011204                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     12336151                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2062153                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3449                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       204268                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     22746027                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.542343                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.361888                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     17522288     77.03%     77.03% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2648078     11.64%     88.68% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       961788      4.23%     92.90% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       478539      2.10%     95.01% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       437900      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       183804      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       182074      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        86632      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       244924      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     22746027                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     10011204                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      12336151                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1829605                       # Number of memory references committed
system.switch_cpus4.commit.loads              1118591                       # Number of loads committed
system.switch_cpus4.commit.membars               1720                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1787954                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         11106680                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       254743                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       244924                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            36899329                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           29157085                       # The number of ROB writes
system.switch_cpus4.timesIdled                 294302                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1606779                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           10011204                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             12336151                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     10011204                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.468560                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.468560                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.405094                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.405094                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        61008560                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       18780833                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       13719961                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3446                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus5.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         1849407                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1668048                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        98633                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       712536                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          658443                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          101929                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         4329                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     19603529                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              11634250                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1849407                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       760372                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2299366                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         309796                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       1189435                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1126674                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        99005                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     23301072                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.585807                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.905533                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        21001706     90.13%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           81645      0.35%     90.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          167775      0.72%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           70699      0.30%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          380903      1.63%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          340170      1.46%     94.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           65573      0.28%     94.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          138075      0.59%     95.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1054526      4.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     23301072                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.074835                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.470770                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        19472745                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      1321639                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2290939                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         7236                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        208508                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       162880                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          234                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      13641481                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1432                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        208508                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        19494779                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1149597                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       100826                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2277685                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        69672                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      13633430                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         30245                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        24792                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         1457                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands     16015741                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     64208140                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     64208140                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     14182840                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         1832857                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         1586                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          804                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           170421                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      3213753                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      1625033                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        15087                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        78528                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          13605087                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         1590                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         13073475                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         7589                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1061582                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      2550162                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     23301072                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.561068                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.356405                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     18639759     80.00%     80.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      1402304      6.02%     86.01% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1150059      4.94%     90.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       497027      2.13%     93.08% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       625931      2.69%     95.77% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       600530      2.58%     98.35% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       341607      1.47%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        26884      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        16971      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     23301072                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          32972     11.16%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        255000     86.33%     97.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         7400      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      8204494     62.76%     62.76% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       114364      0.87%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          782      0.01%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      3132877     23.96%     87.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      1620958     12.40%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      13073475                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.529007                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             295372                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022593                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     49750983                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     14668614                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     12961344                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      13368847                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        24059                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       126098                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           58                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          356                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        10667                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         1151                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        208508                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1106387                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        18975                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     13606691                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          139                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      3213753                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      1625033                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          804                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         12605                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          356                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        56714                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        58592                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       115306                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     12981952                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      3122461                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        91523                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   14                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             4743254                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1700734                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           1620793                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.525303                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              12961795                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             12961344                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          7002074                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         13807597                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.524469                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.507117                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     10524698                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     12368288                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      1239754                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         1574                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       100572                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     23092564                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.535596                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.357820                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     18601422     80.55%     80.55% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      1642810      7.11%     87.67% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       769613      3.33%     91.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       760299      3.29%     94.29% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       207508      0.90%     95.19% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       877617      3.80%     98.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        65503      0.28%     99.27% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        48116      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       119676      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     23092564                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     10524698                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      12368288                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               4702016                       # Number of memory references committed
system.switch_cpus5.commit.loads              3087650                       # Number of loads committed
system.switch_cpus5.commit.membars                786                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1632906                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         10998840                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       119814                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       119676                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            36580904                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           27424652                       # The number of ROB writes
system.switch_cpus5.timesIdled                 427504                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1412186                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           10524698                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             12368288                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     10524698                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.348120                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.348120                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.425873                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.425873                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        64171857                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       15059480                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       16237653                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          1572                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus6.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         1942528                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1592300                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       192471                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       814790                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          757686                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          199847                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         8707                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     18587389                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              11045974                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            1942528                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       957533                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2429432                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         545777                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       1014842                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1146338                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       190909                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     22381864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.603643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.949543                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        19952432     89.15%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          263164      1.18%     90.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          304008      1.36%     91.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          168026      0.75%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          190706      0.85%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          107148      0.48%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           73129      0.33%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          187958      0.84%     94.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1135293      5.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     22381864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078603                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.446966                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        18433884                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      1171559                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2408542                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        19705                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        348172                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       315562                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred         2029                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      13485222                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        10583                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        348172                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        18464281                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         363617                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       724294                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2398902                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        82596                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      13476180                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           29                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         20190                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        38685                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     18730152                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     62747856                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     62747856                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     15987655                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         2742492                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3604                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         2039                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           224304                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1289977                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       701337                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        17680                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       155082                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          13455365                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3610                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         12720453                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        18228                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1679060                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      3875322                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          467                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     22381864                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.568338                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.259647                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     17022903     76.06%     76.06% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2155529      9.63%     85.69% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1159214      5.18%     90.87% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       800455      3.58%     94.44% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       699787      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       357722      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        88279      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        56101      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        41874      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     22381864                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3183     11.50%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         12078     43.64%     55.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        12414     44.86%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     10646131     83.69%     83.69% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       198590      1.56%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1557      0.01%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1178271      9.26%     94.53% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       695904      5.47%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      12720453                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.514722                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              27675                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002176                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     47868673                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     15138169                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     12505220                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      12748128                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        31895                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       230255                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           72                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          136                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        15636                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          779                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked           52                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        348172                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         322018                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        12895                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     13459003                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         3767                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1289977                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       701337                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         2040                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          8970                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          136                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       111234                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       107955                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       219189                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     12529470                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1105602                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       190983                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   28                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             1801320                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1753465                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            695718                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.506994                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              12505476                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             12505220                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7432555                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         19463532                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.506013                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381871                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      9389511                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     11520010                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1939171                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3143                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       193406                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     22033692                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.522836                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.340753                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     17326927     78.64%     78.64% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2182779      9.91%     88.54% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       915243      4.15%     92.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       548878      2.49%     95.19% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       380377      1.73%     96.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       246374      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       127788      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       102603      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       202723      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     22033692                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      9389511                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      11520010                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1745423                       # Number of memory references committed
system.switch_cpus6.commit.loads              1059722                       # Number of loads committed
system.switch_cpus6.commit.membars               1568                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1648766                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         10385761                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       234413                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       202723                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            35290085                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           27266553                       # The number of ROB writes
system.switch_cpus6.timesIdled                 286567                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                2331394                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            9389511                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             11520010                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      9389511                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.632007                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.632007                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.379938                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.379938                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        56522275                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       17356422                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       12585420                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3140                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus7.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         1847089                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1666131                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        98871                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       697902                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          658034                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          101642                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         4330                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     19582202                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              11620322                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            1847089                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       759676                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2297182                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         310723                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       1189524                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.MiscStallCycles          161                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus7.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.switch_cpus7.fetch.CacheLines          1125693                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        99233                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     23278520                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.585666                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.905150                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        20981338     90.13%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           81843      0.35%     90.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          167516      0.72%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           70339      0.30%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          381438      1.64%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          339731      1.46%     94.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           65863      0.28%     94.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          137666      0.59%     95.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1052786      4.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     23278520                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.074741                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.470206                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        19451531                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      1321760                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2288774                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         7246                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        209204                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       162528                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          234                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      13625054                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1434                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        209204                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        19473450                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1150215                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       100417                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2275654                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        69575                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      13617127                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         30367                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        24430                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         1765                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands     15994358                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     64132931                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     64132931                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     14157687                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         1836665                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         1582                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          802                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           169529                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      3210672                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      1623278                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        14868                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        78629                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          13588906                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         1586                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         13056741                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         7477                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1062332                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      2550897                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     23278520                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.560892                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.356272                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     18623562     80.00%     80.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      1400505      6.02%     86.02% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1147953      4.93%     90.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       496152      2.13%     93.08% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       625399      2.69%     95.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       600048      2.58%     98.35% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       341130      1.47%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        26910      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        16861      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     23278520                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          33055     11.20%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        254769     86.31%     97.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         7370      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      8193138     62.75%     62.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       114116      0.87%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          780      0.01%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      3129457     23.97%     87.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      1619250     12.40%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      13056741                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.528329                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             295194                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.022609                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     49694673                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     14653170                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     12944823                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      13351935                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        23859                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       126081                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           57                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          347                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        10619                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         1148                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        209204                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1108041                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        18904                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     13590503                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          154                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      3210672                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      1623278                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          802                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         12529                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           11                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          347                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        57025                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        58583                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       115608                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     12965144                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      3119157                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        91597                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   11                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             4738236                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1698041                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           1619079                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.524623                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              12945267                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             12944823                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          6992754                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         13787514                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.523801                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.507180                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     10508447                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     12348768                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1243035                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         1570                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       100805                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     23069316                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.535290                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.357468                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     18585943     80.57%     80.57% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      1639288      7.11%     87.67% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       768273      3.33%     91.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       759075      3.29%     94.29% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       207116      0.90%     95.19% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       876948      3.80%     98.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        65464      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        47951      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       119258      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     23069316                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     10508447                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      12348768                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               4697242                       # Number of memory references committed
system.switch_cpus7.commit.loads              3084588                       # Number of loads committed
system.switch_cpus7.commit.membars                784                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1630199                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         10981354                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       119508                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       119258                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            36541835                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           27392849                       # The number of ROB writes
system.switch_cpus7.timesIdled                 427437                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1434738                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           10508447                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             12348768                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     10508447                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.351752                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.351752                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.425215                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.425215                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        64094094                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       15038038                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       16219305                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          1568                       # number of misc regfile writes
system.l20.replacements                           685                       # number of replacements
system.l20.tagsinuse                      4095.394030                       # Cycle average of tags in use
system.l20.total_refs                          252809                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4780                       # Sample count of references to valid blocks.
system.l20.avg_refs                         52.888912                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          122.394030                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    32.895561                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   313.155152                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3626.949287                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.029881                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.008031                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.076454                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.885486                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999852                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         2961                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   2963                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             933                       # number of Writeback hits
system.l20.Writeback_hits::total                  933                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           16                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   16                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         2977                       # number of demand (read+write) hits
system.l20.demand_hits::total                    2979                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         2977                       # number of overall hits
system.l20.overall_hits::total                   2979                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           37                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          648                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  685                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           37                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          648                       # number of demand (read+write) misses
system.l20.demand_misses::total                   685                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           37                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          648                       # number of overall misses
system.l20.overall_misses::total                  685                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     50674106                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    303246075                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      353920181                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     50674106                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    303246075                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       353920181                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     50674106                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    303246075                       # number of overall miss cycles
system.l20.overall_miss_latency::total      353920181                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           39                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         3609                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               3648                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          933                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              933                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           16                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               16                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           39                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         3625                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                3664                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           39                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         3625                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               3664                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.179551                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.187774                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.178759                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.186954                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.178759                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.186954                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 467972.337963                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 516671.797080                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 467972.337963                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 516671.797080                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 467972.337963                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 516671.797080                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 398                       # number of writebacks
system.l20.writebacks::total                      398                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          648                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             685                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          648                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              685                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          648                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             685                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    256698962                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    304716221                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    256698962                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    304716221                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    256698962                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    304716221                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.179551                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.187774                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.178759                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.186954                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.178759                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.186954                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 396140.373457                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 444841.198540                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 396140.373457                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 444841.198540                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 396140.373457                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 444841.198540                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1279                       # number of replacements
system.l21.tagsinuse                      4095.426932                       # Cycle average of tags in use
system.l21.total_refs                          345887                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5375                       # Sample count of references to valid blocks.
system.l21.avg_refs                         64.351070                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          149.355227                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    29.942613                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   563.577131                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3352.551961                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.036464                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.007310                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.137592                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.818494                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999860                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3909                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3910                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2233                       # number of Writeback hits
system.l21.Writeback_hits::total                 2233                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           15                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3924                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3925                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3924                       # number of overall hits
system.l21.overall_hits::total                   3925                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           35                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1242                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1277                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           35                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1244                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1279                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           35                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1244                       # number of overall misses
system.l21.overall_misses::total                 1279                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     30060385                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    618890836                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      648951221                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       837483                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       837483                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     30060385                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    619728319                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       649788704                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     30060385                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    619728319                       # number of overall miss cycles
system.l21.overall_miss_latency::total      649788704                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           36                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5151                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5187                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2233                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2233                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           17                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               17                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           36                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5168                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5204                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           36                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5168                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5204                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.241118                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.246192                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.117647                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.117647                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.240712                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.245772                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.240712                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.245772                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 858868.142857                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 498301.800322                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 508184.198121                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 418741.500000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 418741.500000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 858868.142857                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 498173.889871                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 508044.334636                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 858868.142857                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 498173.889871                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 508044.334636                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 813                       # number of writebacks
system.l21.writebacks::total                      813                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1242                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1277                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1244                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1279                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1244                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1279                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     27534645                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    529139911                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    556674556                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       693133                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       693133                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     27534645                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    529833044                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    557367689                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     27534645                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    529833044                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    557367689                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.241118                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.246192                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.117647                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.240712                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.245772                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.240712                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.245772                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 786704.142857                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 426038.575684                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 435923.693031                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 346566.500000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 346566.500000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 786704.142857                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 425910.807074                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 435783.963253                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 786704.142857                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 425910.807074                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 435783.963253                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1253                       # number of replacements
system.l22.tagsinuse                      4095.422400                       # Cycle average of tags in use
system.l22.total_refs                          345865                       # Total number of references to valid blocks.
system.l22.sampled_refs                          5349                       # Sample count of references to valid blocks.
system.l22.avg_refs                         64.659749                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          149.538700                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    29.632844                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   558.126651                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3358.124205                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.036508                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.007235                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.136261                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.819855                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999859                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3891                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3892                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            2229                       # number of Writeback hits
system.l22.Writeback_hits::total                 2229                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           15                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3906                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3907                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3906                       # number of overall hits
system.l22.overall_hits::total                   3907                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           34                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1217                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1251                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            2                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           34                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1219                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1253                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           34                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1219                       # number of overall misses
system.l22.overall_misses::total                 1253                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     29187430                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    622472474                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      651659904                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      1166466                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      1166466                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     29187430                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    623638940                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       652826370                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     29187430                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    623638940                       # number of overall miss cycles
system.l22.overall_miss_latency::total      652826370                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           35                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         5108                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               5143                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         2229                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             2229                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           17                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               17                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           35                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         5125                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                5160                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           35                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         5125                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               5160                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.238254                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.243243                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data     0.117647                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total        0.117647                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.237854                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.242829                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.237854                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.242829                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 858453.823529                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 511481.079704                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 520911.194245                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data       583233                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total       583233                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 858453.823529                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 511598.802297                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 521010.670391                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 858453.823529                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 511598.802297                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 521010.670391                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 795                       # number of writebacks
system.l22.writebacks::total                      795                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           34                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1217                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1251                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            2                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           34                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1219                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1253                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           34                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1219                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1253                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     26746230                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    535091874                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    561838104                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      1022866                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      1022866                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     26746230                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    536114740                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    562860970                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     26746230                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    536114740                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    562860970                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.238254                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.243243                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total     0.117647                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.237854                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.242829                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.237854                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.242829                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 786653.823529                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 439681.079704                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 449111.194245                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data       511433                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total       511433                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 786653.823529                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 439798.802297                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 449210.670391                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 786653.823529                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 439798.802297                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 449210.670391                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          2523                       # number of replacements
system.l23.tagsinuse                      4095.907730                       # Cycle average of tags in use
system.l23.total_refs                          324530                       # Total number of references to valid blocks.
system.l23.sampled_refs                          6619                       # Sample count of references to valid blocks.
system.l23.avg_refs                         49.030065                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           12.542920                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    23.750730                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1188.313440                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          2871.300640                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.003062                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.005799                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.290116                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.701001                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999977                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         5005                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   5006                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2143                       # number of Writeback hits
system.l23.Writeback_hits::total                 2143                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data            6                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         5011                       # number of demand (read+write) hits
system.l23.demand_hits::total                    5012                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         5011                       # number of overall hits
system.l23.overall_hits::total                   5012                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           35                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         2488                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 2523                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           35                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         2488                       # number of demand (read+write) misses
system.l23.demand_misses::total                  2523                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           35                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         2488                       # number of overall misses
system.l23.overall_misses::total                 2523                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     35357798                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1296476267                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1331834065                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     35357798                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1296476267                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1331834065                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     35357798                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1296476267                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1331834065                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           36                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         7493                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               7529                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2143                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2143                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            6                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           36                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         7499                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                7535                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           36                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         7499                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               7535                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.332043                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.335104                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.331778                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.334837                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.331778                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.334837                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 1010222.800000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 521091.747186                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 527877.156163                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 1010222.800000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 521091.747186                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 527877.156163                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 1010222.800000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 521091.747186                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 527877.156163                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 585                       # number of writebacks
system.l23.writebacks::total                      585                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           35                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         2488                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            2523                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           35                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         2488                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             2523                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           35                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         2488                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            2523                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     32843876                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1117733815                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1150577691                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     32843876                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1117733815                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1150577691                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     32843876                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1117733815                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1150577691                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.332043                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.335104                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.331778                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.334837                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.331778                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.334837                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 938396.457143                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 449249.925643                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 456035.549346                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 938396.457143                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 449249.925643                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 456035.549346                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 938396.457143                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 449249.925643                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 456035.549346                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           684                       # number of replacements
system.l24.tagsinuse                      4095.481829                       # Cycle average of tags in use
system.l24.total_refs                          252837                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4779                       # Sample count of references to valid blocks.
system.l24.avg_refs                         52.905838                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          122.481829                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    32.077535                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   313.273059                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3627.649405                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.029903                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.007831                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.076483                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.885657                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999873                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         2982                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   2984                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             940                       # number of Writeback hits
system.l24.Writeback_hits::total                  940                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           14                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   14                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         2996                       # number of demand (read+write) hits
system.l24.demand_hits::total                    2998                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         2996                       # number of overall hits
system.l24.overall_hits::total                   2998                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           35                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          649                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  684                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           35                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          649                       # number of demand (read+write) misses
system.l24.demand_misses::total                   684                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           35                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          649                       # number of overall misses
system.l24.overall_misses::total                  684                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     49997658                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    291371273                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      341368931                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     49997658                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    291371273                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       341368931                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     49997658                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    291371273                       # number of overall miss cycles
system.l24.overall_miss_latency::total      341368931                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           37                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         3631                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               3668                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          940                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              940                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           14                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               14                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           37                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         3645                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                3682                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           37                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         3645                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               3682                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.945946                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.178739                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.186478                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.945946                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.178052                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.185769                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.945946                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.178052                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.185769                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 1428504.514286                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 448954.195686                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 499077.384503                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 1428504.514286                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 448954.195686                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 499077.384503                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 1428504.514286                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 448954.195686                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 499077.384503                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 399                       # number of writebacks
system.l24.writebacks::total                      399                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           35                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          649                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             684                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           35                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          649                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              684                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           35                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          649                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             684                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     47484658                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    244753531                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    292238189                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     47484658                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    244753531                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    292238189                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     47484658                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    244753531                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    292238189                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.178739                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.186478                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.945946                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.178052                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.185769                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.945946                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.178052                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.185769                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1356704.514286                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 377124.084746                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 427248.814327                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 1356704.514286                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 377124.084746                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 427248.814327                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 1356704.514286                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 377124.084746                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 427248.814327                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          2530                       # number of replacements
system.l25.tagsinuse                      4095.908285                       # Cycle average of tags in use
system.l25.total_refs                          324545                       # Total number of references to valid blocks.
system.l25.sampled_refs                          6626                       # Sample count of references to valid blocks.
system.l25.avg_refs                         48.980531                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           12.629540                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    22.331744                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  1190.625842                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          2870.321159                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.003083                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.005452                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.290680                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.700762                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         5018                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   5019                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            2145                       # number of Writeback hits
system.l25.Writeback_hits::total                 2145                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data            6                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         5024                       # number of demand (read+write) hits
system.l25.demand_hits::total                    5025                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         5024                       # number of overall hits
system.l25.overall_hits::total                   5025                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           33                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         2497                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 2530                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           33                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         2497                       # number of demand (read+write) misses
system.l25.demand_misses::total                  2530                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           33                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         2497                       # number of overall misses
system.l25.overall_misses::total                 2530                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     32112544                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   1271824661                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     1303937205                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     32112544                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   1271824661                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      1303937205                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     32112544                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   1271824661                       # number of overall miss cycles
system.l25.overall_miss_latency::total     1303937205                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           34                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         7515                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               7549                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         2145                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             2145                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data            6                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           34                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         7521                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                7555                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           34                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         7521                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               7555                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.970588                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.332269                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.335144                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.970588                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.332004                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.334878                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.970588                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.332004                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.334878                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 973107.393939                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 509341.073688                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 515390.199605                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 973107.393939                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 509341.073688                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 515390.199605                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 973107.393939                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 509341.073688                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 515390.199605                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 583                       # number of writebacks
system.l25.writebacks::total                      583                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           33                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         2497                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            2530                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           33                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         2497                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             2530                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           33                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         2497                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            2530                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     29742233                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   1092518592                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   1122260825                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     29742233                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   1092518592                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   1122260825                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     29742233                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   1092518592                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   1122260825                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.332269                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.335144                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.970588                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.332004                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.334878                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.970588                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.332004                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.334878                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 901279.787879                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 437532.475771                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 443581.353755                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 901279.787879                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 437532.475771                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 443581.353755                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 901279.787879                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 437532.475771                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 443581.353755                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          1256                       # number of replacements
system.l26.tagsinuse                      4095.464836                       # Cycle average of tags in use
system.l26.total_refs                          345866                       # Total number of references to valid blocks.
system.l26.sampled_refs                          5352                       # Sample count of references to valid blocks.
system.l26.avg_refs                         64.623692                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          149.397744                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    30.537150                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   559.739869                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3355.790073                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.036474                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.007455                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.136655                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.819285                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999869                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         3895                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   3896                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            2226                       # number of Writeback hits
system.l26.Writeback_hits::total                 2226                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           15                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         3910                       # number of demand (read+write) hits
system.l26.demand_hits::total                    3911                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         3910                       # number of overall hits
system.l26.overall_hits::total                   3911                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           37                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         1217                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 1254                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data            2                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           37                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         1219                       # number of demand (read+write) misses
system.l26.demand_misses::total                  1256                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           37                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         1219                       # number of overall misses
system.l26.overall_misses::total                 1256                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     31762836                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    642104663                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      673867499                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data       829926                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total       829926                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     31762836                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    642934589                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       674697425                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     31762836                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    642934589                       # number of overall miss cycles
system.l26.overall_miss_latency::total      674697425                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           38                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         5112                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               5150                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         2226                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             2226                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           17                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               17                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           38                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         5129                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                5167                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           38                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         5129                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               5167                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.238067                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.243495                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data     0.117647                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total        0.117647                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.237668                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.243081                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.237668                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.243081                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 858455.027027                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 527612.705834                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 537374.401116                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data       414963                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total       414963                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 858455.027027                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 527427.882691                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 537179.478503                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 858455.027027                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 527427.882691                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 537179.478503                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 797                       # number of writebacks
system.l26.writebacks::total                      797                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         1217                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            1254                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data            2                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         1219                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             1256                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         1219                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            1256                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     29104197                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    554645840                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    583750037                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data       686326                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total       686326                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     29104197                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    555332166                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    584436363                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     29104197                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    555332166                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    584436363                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.238067                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.243495                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total     0.117647                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.237668                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.243081                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.237668                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.243081                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 786599.918919                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 455748.430567                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 465510.396332                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data       343163                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total       343163                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 786599.918919                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 455563.712879                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 465315.575637                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 786599.918919                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 455563.712879                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 465315.575637                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          2524                       # number of replacements
system.l27.tagsinuse                      4095.907892                       # Cycle average of tags in use
system.l27.total_refs                          324524                       # Total number of references to valid blocks.
system.l27.sampled_refs                          6620                       # Sample count of references to valid blocks.
system.l27.avg_refs                         49.021752                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           12.538659                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    21.893614                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  1192.924298                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          2868.551321                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.003061                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.005345                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.291241                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.700330                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         5005                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   5006                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            2137                       # number of Writeback hits
system.l27.Writeback_hits::total                 2137                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data            6                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         5011                       # number of demand (read+write) hits
system.l27.demand_hits::total                    5012                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         5011                       # number of overall hits
system.l27.overall_hits::total                   5012                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           32                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         2492                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 2524                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           32                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         2492                       # number of demand (read+write) misses
system.l27.demand_misses::total                  2524                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           32                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         2492                       # number of overall misses
system.l27.overall_misses::total                 2524                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     42510755                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   1290697347                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     1333208102                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     42510755                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   1290697347                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      1333208102                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     42510755                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   1290697347                       # number of overall miss cycles
system.l27.overall_miss_latency::total     1333208102                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           33                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         7497                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               7530                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         2137                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             2137                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data            6                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           33                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         7503                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                7536                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           33                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         7503                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               7536                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.969697                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.332400                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.335193                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.969697                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.332134                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.334926                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.969697                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.332134                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.334926                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1328461.093750                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 517936.335072                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 528212.401743                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1328461.093750                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 517936.335072                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 528212.401743                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1328461.093750                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 517936.335072                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 528212.401743                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 584                       # number of writebacks
system.l27.writebacks::total                      584                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           32                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         2492                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            2524                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           32                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         2492                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             2524                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           32                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         2492                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            2524                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     40213155                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   1111695011                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   1151908166                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     40213155                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   1111695011                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   1151908166                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     40213155                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   1111695011                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   1151908166                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.969697                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.332400                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.335193                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.969697                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.332134                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.334926                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.969697                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.332134                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.334926                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1256661.093750                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 446105.542135                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 456381.999208                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 1256661.093750                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 446105.542135                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 456381.999208                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 1256661.093750                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 446105.542135                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 456381.999208                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               489.839506                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001204161                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2026729.070850                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    34.839506                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.055833                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.784999                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1196061                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1196061                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1196061                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1196061                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1196061                       # number of overall hits
system.cpu0.icache.overall_hits::total        1196061                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           59                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           59                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           59                       # number of overall misses
system.cpu0.icache.overall_misses::total           59                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     80166869                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     80166869                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     80166869                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     80166869                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     80166869                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     80166869                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1196120                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1196120                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1196120                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1196120                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1196120                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1196120                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000049                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000049                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000049                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000049                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000049                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000049                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 1358760.491525                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 1358760.491525                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 1358760.491525                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       211139                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs       211139                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           20                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           20                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     51125820                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     51125820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     51125820                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 1310918.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3625                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               148429213                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  3881                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              38245.094821                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   220.293479                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    35.706521                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.860521                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.139479                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       952613                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         952613                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       706666                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        706666                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1818                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1818                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1721                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1721                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1659279                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1659279                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1659279                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1659279                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         9223                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9223                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           75                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         9298                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          9298                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         9298                       # number of overall misses
system.cpu0.dcache.overall_misses::total         9298                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1290983812                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1290983812                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6124414                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6124414                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1297108226                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1297108226                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1297108226                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1297108226                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       961836                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       961836                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       706741                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       706741                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1668577                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1668577                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1668577                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1668577                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009589                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009589                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000106                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000106                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005572                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005572                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005572                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005572                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 139974.391413                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 139974.391413                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 81658.853333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 81658.853333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 139504.003657                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 139504.003657                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 139504.003657                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 139504.003657                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          933                       # number of writebacks
system.cpu0.dcache.writebacks::total              933                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         5614                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         5614                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           59                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           59                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         5673                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         5673                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         5673                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         5673                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3609                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3609                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           16                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3625                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3625                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3625                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3625                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    501829696                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    501829696                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1138795                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1138795                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    502968491                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    502968491                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    502968491                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    502968491                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003752                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003752                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002173                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002173                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002173                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002173                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 139049.513993                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 139049.513993                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 71174.687500                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 71174.687500                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 138749.928552                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 138749.928552                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 138749.928552                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 138749.928552                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               512.862124                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999368774                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1929283.347490                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    30.862124                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.049459                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.821894                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1149029                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1149029                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1149029                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1149029                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1149029                       # number of overall hits
system.cpu1.icache.overall_hits::total        1149029                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           45                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           45                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           45                       # number of overall misses
system.cpu1.icache.overall_misses::total           45                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     33535053                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     33535053                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     33535053                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     33535053                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     33535053                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     33535053                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1149074                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1149074                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1149074                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1149074                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1149074                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1149074                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 745223.400000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 745223.400000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 745223.400000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 745223.400000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 745223.400000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 745223.400000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     30436840                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     30436840                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     30436840                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     30436840                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     30436840                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     30436840                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 845467.777778                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 845467.777778                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 845467.777778                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 845467.777778                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 845467.777778                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 845467.777778                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5168                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               158003067                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5424                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              29130.358960                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.616495                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.383505                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.873502                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.126498                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       809856                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         809856                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       683539                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        683539                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1720                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1720                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1574                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1574                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1493395                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1493395                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1493395                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1493395                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        17819                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        17819                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          499                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          499                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18318                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18318                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18318                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18318                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4106687594                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4106687594                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    224268889                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    224268889                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4330956483                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4330956483                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4330956483                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4330956483                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       827675                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       827675                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       684038                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       684038                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1720                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1720                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1574                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1574                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1511713                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1511713                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1511713                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1511713                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021529                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021529                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000729                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000729                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012117                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012117                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012117                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012117                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 230466.782311                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 230466.782311                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 449436.651303                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 449436.651303                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 236431.732886                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 236431.732886                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 236431.732886                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 236431.732886                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1642801                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 410700.250000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2233                       # number of writebacks
system.cpu1.dcache.writebacks::total             2233                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        12668                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12668                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          482                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          482                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        13150                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        13150                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        13150                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        13150                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5151                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5151                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           17                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5168                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5168                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5168                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5168                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    885859023                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    885859023                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1826156                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1826156                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    887685179                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    887685179                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    887685179                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    887685179                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006223                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006223                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003419                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003419                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003419                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003419                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 171978.066977                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 171978.066977                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 107420.941176                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 107420.941176                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 171765.708011                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 171765.708011                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 171765.708011                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 171765.708011                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               512.552268                       # Cycle average of tags in use
system.cpu2.icache.total_refs               999367490                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1933012.553191                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    30.552268                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.048962                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.821398                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1147745                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1147745                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1147745                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1147745                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1147745                       # number of overall hits
system.cpu2.icache.overall_hits::total        1147745                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           46                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           46                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           46                       # number of overall misses
system.cpu2.icache.overall_misses::total           46                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     44191098                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     44191098                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     44191098                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     44191098                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     44191098                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     44191098                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1147791                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1147791                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1147791                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1147791                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1147791                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1147791                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000040                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000040                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 960676.043478                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 960676.043478                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 960676.043478                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 960676.043478                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 960676.043478                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 960676.043478                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           11                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           11                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     29535550                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     29535550                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     29535550                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     29535550                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     29535550                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     29535550                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 843872.857143                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 843872.857143                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 843872.857143                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 843872.857143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 843872.857143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 843872.857143                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  5125                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               158001515                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  5381                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              29362.853559                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.931741                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.068259                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.874733                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.125267                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       808714                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         808714                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       683137                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        683137                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1715                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1715                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1571                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1571                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1491851                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1491851                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1491851                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1491851                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        17653                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        17653                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          515                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          515                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        18168                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         18168                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        18168                       # number of overall misses
system.cpu2.dcache.overall_misses::total        18168                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4155848531                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4155848531                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    226919037                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    226919037                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4382767568                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4382767568                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4382767568                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4382767568                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       826367                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       826367                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       683652                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       683652                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1571                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1571                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1510019                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1510019                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1510019                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1510019                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021362                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021362                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000753                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000753                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012032                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012032                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012032                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012032                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 235418.825752                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 235418.825752                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 440619.489320                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 440619.489320                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 241235.555262                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 241235.555262                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 241235.555262                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 241235.555262                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      1026949                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 205389.800000                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         2229                       # number of writebacks
system.cpu2.dcache.writebacks::total             2229                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        12545                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        12545                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          498                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          498                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        13043                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        13043                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        13043                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        13043                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         5108                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         5108                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           17                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         5125                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         5125                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         5125                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         5125                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    888116748                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    888116748                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      2155126                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      2155126                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    890271874                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    890271874                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    890271874                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    890271874                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006181                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006181                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003394                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003394                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003394                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003394                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 173867.805012                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 173867.805012                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 126772.117647                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 126772.117647                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 173711.585171                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 173711.585171                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 173711.585171                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 173711.585171                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.tagsinuse               567.093051                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1028839814                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   579                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1776925.412781                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    24.940812                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   542.152239                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.039969                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.868834                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.908803                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1124493                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1124493                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1124493                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1124493                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1124493                       # number of overall hits
system.cpu3.icache.overall_hits::total        1124493                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           62                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           62                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           62                       # number of overall misses
system.cpu3.icache.overall_misses::total           62                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     52398884                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     52398884                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     52398884                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     52398884                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     52398884                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     52398884                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1124555                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1124555                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1124555                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1124555                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1124555                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1124555                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000055                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000055                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000055                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000055                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000055                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000055                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 845143.290323                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 845143.290323                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 845143.290323                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 845143.290323                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 845143.290323                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 845143.290323                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           26                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           26                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           26                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           36                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           36                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     35731828                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     35731828                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     35731828                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     35731828                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     35731828                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     35731828                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 992550.777778                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 992550.777778                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 992550.777778                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 992550.777778                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 992550.777778                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 992550.777778                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  7499                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               405283598                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  7755                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              52260.941070                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   111.042387                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   144.957613                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.433759                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.566241                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      2938449                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2938449                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      1608389                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1608389                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          786                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          786                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          784                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          784                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      4546838                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4546838                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      4546838                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4546838                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        26815                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        26815                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           20                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           20                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        26835                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         26835                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        26835                       # number of overall misses
system.cpu3.dcache.overall_misses::total        26835                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   6466656163                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   6466656163                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      1511691                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1511691                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   6468167854                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   6468167854                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   6468167854                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   6468167854                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      2965264                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2965264                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      1608409                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1608409                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          786                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          786                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          784                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          784                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      4573673                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      4573673                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      4573673                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      4573673                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009043                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009043                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000012                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005867                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005867                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005867                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005867                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 241158.163826                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 241158.163826                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 75584.550000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 75584.550000                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 241034.762586                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 241034.762586                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 241034.762586                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 241034.762586                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2143                       # number of writebacks
system.cpu3.dcache.writebacks::total             2143                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        19322                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        19322                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           14                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        19336                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        19336                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        19336                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        19336                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         7493                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         7493                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         7499                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         7499                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         7499                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         7499                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1660326432                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1660326432                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       387014                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       387014                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1660713446                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1660713446                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1660713446                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1660713446                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002527                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002527                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001640                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001640                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001640                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001640                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 221583.669024                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 221583.669024                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 64502.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 64502.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 221457.987198                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 221457.987198                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 221457.987198                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 221457.987198                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               489.021589                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1001205163                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              2034969.843496                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    34.021589                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.054522                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.783688                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1197063                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1197063                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1197063                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1197063                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1197063                       # number of overall hits
system.cpu4.icache.overall_hits::total        1197063                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           56                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           56                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           56                       # number of overall misses
system.cpu4.icache.overall_misses::total           56                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     77459565                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     77459565                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     77459565                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     77459565                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     77459565                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     77459565                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1197119                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1197119                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1197119                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1197119                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1197119                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1197119                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000047                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000047                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 1383206.517857                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 1383206.517857                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 1383206.517857                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 1383206.517857                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 1383206.517857                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 1383206.517857                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs       201191                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs       201191                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           19                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           19                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           19                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     50417861                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     50417861                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     50417861                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     50417861                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     50417861                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     50417861                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1362644.891892                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 1362644.891892                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 1362644.891892                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 1362644.891892                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 1362644.891892                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 1362644.891892                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  3645                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               148430417                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  3901                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              38049.325045                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   220.309760                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    35.690240                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.860585                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.139415                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       953015                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         953015                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       707478                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        707478                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1806                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1806                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1723                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1723                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1660493                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1660493                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1660493                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1660493                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         9288                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         9288                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           52                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           52                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         9340                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          9340                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         9340                       # number of overall misses
system.cpu4.dcache.overall_misses::total         9340                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   1274762976                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   1274762976                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      4314673                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      4314673                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   1279077649                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   1279077649                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   1279077649                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   1279077649                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       962303                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       962303                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       707530                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       707530                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1806                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1806                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1723                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1723                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1669833                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1669833                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1669833                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1669833                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009652                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009652                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000073                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000073                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005593                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005593                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005593                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005593                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 137248.382429                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 137248.382429                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 82974.480769                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 82974.480769                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 136946.215096                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 136946.215096                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 136946.215096                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 136946.215096                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          940                       # number of writebacks
system.cpu4.dcache.writebacks::total              940                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         5657                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         5657                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           38                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           38                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         5695                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         5695                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         5695                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         5695                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         3631                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         3631                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           14                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         3645                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         3645                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         3645                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         3645                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    491304102                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    491304102                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       935656                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       935656                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    492239758                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    492239758                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    492239758                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    492239758                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003773                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003773                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002183                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002183                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002183                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002183                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 135308.207656                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 135308.207656                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 66832.571429                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 66832.571429                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 135045.201097                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 135045.201097                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 135045.201097                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 135045.201097                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     1                       # number of replacements
system.cpu5.icache.tagsinuse               566.106528                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1028841939                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   577                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1783088.282496                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    23.737431                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   542.369098                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.038041                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.869181                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.907222                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1126618                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1126618                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1126618                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1126618                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1126618                       # number of overall hits
system.cpu5.icache.overall_hits::total        1126618                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           56                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           56                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           56                       # number of overall misses
system.cpu5.icache.overall_misses::total           56                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     45102384                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     45102384                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     45102384                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     45102384                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     45102384                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     45102384                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1126674                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1126674                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1126674                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1126674                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1126674                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1126674                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000050                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000050                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000050                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000050                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000050                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000050                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 805399.714286                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 805399.714286                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 805399.714286                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 805399.714286                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 805399.714286                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 805399.714286                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           22                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           22                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           22                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           34                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           34                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           34                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     32481957                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     32481957                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     32481957                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     32481957                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     32481957                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     32481957                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 955351.676471                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 955351.676471                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 955351.676471                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 955351.676471                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 955351.676471                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 955351.676471                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  7521                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               405295435                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  7777                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              52114.624534                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   111.052053                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   144.947947                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.433797                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.566203                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      2945918                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        2945918                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      1612753                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       1612753                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          788                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          788                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          786                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          786                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      4558671                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         4558671                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      4558671                       # number of overall hits
system.cpu5.dcache.overall_hits::total        4558671                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        27011                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        27011                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           20                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           20                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        27031                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         27031                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        27031                       # number of overall misses
system.cpu5.dcache.overall_misses::total        27031                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   6371724533                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   6371724533                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      1608012                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1608012                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   6373332545                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   6373332545                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   6373332545                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   6373332545                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      2972929                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      2972929                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      1612773                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      1612773                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          788                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          788                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          786                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          786                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      4585702                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      4585702                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      4585702                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      4585702                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009086                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009086                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000012                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005895                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005895                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005895                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005895                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 235893.692681                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 235893.692681                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 80400.600000                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 80400.600000                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 235778.644704                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 235778.644704                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 235778.644704                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 235778.644704                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         2145                       # number of writebacks
system.cpu5.dcache.writebacks::total             2145                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        19496                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        19496                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           14                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        19510                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        19510                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        19510                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        19510                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         7515                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         7515                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         7521                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         7521                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         7521                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         7521                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   1636907253                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   1636907253                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       396461                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       396461                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   1637303714                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   1637303714                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   1637303714                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   1637303714                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002528                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002528                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001640                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001640                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001640                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001640                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 217818.663074                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 217818.663074                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 66076.833333                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 66076.833333                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 217697.608563                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 217697.608563                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 217697.608563                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 217697.608563                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     1                       # number of replacements
system.cpu6.icache.tagsinuse               513.152365                       # Cycle average of tags in use
system.cpu6.icache.total_refs               999366030                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1921857.750000                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    31.456317                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   481.696048                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.050411                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.771949                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.822360                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1146285                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1146285                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1146285                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1146285                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1146285                       # number of overall hits
system.cpu6.icache.overall_hits::total        1146285                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           53                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           53                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           53                       # number of overall misses
system.cpu6.icache.overall_misses::total           53                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     38977875                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     38977875                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     38977875                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     38977875                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     38977875                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     38977875                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1146338                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1146338                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1146338                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1146338                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1146338                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1146338                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000046                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000046                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 735431.603774                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 735431.603774                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 735431.603774                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 735431.603774                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 735431.603774                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 735431.603774                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           15                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           15                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     32157232                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     32157232                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     32157232                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     32157232                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     32157232                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     32157232                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 846242.947368                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 846242.947368                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 846242.947368                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 846242.947368                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 846242.947368                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 846242.947368                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  5129                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               157999446                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  5385                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              29340.658496                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   223.602006                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    32.397994                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.873445                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.126555                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       807925                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         807925                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       681861                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        681861                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1712                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1712                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1570                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1570                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1489786                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1489786                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1489786                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1489786                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        17648                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        17648                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          481                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          481                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        18129                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         18129                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        18129                       # number of overall misses
system.cpu6.dcache.overall_misses::total        18129                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   4201455270                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   4201455270                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    228966463                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    228966463                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   4430421733                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   4430421733                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   4430421733                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   4430421733                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       825573                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       825573                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       682342                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       682342                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1712                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1712                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1570                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1570                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1507915                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1507915                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1507915                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1507915                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021377                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021377                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000705                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000705                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.012023                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.012023                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.012023                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.012023                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 238069.768246                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 238069.768246                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 476021.752599                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 476021.752599                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 244383.128303                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 244383.128303                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 244383.128303                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 244383.128303                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets       594660                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets       148665                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         2226                       # number of writebacks
system.cpu6.dcache.writebacks::total             2226                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        12536                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        12536                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          464                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          464                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        13000                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        13000                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        13000                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        13000                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         5112                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         5112                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           17                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         5129                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         5129                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         5129                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         5129                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    907927156                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    907927156                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      1818595                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1818595                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    909745751                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    909745751                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    909745751                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    909745751                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006192                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006192                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003401                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003401                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003401                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003401                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 177607.033646                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 177607.033646                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 106976.176471                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 106976.176471                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 177372.928641                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 177372.928641                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 177372.928641                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 177372.928641                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     1                       # number of replacements
system.cpu7.icache.tagsinuse               565.460320                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1028840959                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   576                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1786182.220486                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    23.090623                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   542.369697                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.037004                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.869182                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.906186                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1125638                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1125638                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1125638                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1125638                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1125638                       # number of overall hits
system.cpu7.icache.overall_hits::total        1125638                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           54                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           54                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           54                       # number of overall misses
system.cpu7.icache.overall_misses::total           54                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     62756232                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     62756232                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     62756232                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     62756232                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     62756232                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     62756232                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1125692                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1125692                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1125692                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1125692                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1125692                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1125692                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000048                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000048                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000048                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000048                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000048                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000048                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 1162152.444444                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 1162152.444444                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 1162152.444444                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 1162152.444444                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 1162152.444444                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 1162152.444444                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs        77442                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs        77442                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           21                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           21                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           21                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           33                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           33                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           33                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     42885914                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     42885914                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     42885914                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     42885914                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     42885914                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     42885914                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1299573.151515                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1299573.151515                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1299573.151515                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1299573.151515                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1299573.151515                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1299573.151515                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  7503                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               405291070                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  7759                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              52234.961980                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   111.046035                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   144.953965                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.433774                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.566226                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      2943265                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        2943265                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      1611045                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       1611045                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          786                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          786                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          784                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          784                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      4554310                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         4554310                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      4554310                       # number of overall hits
system.cpu7.dcache.overall_hits::total        4554310                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        26893                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        26893                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           20                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           20                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        26913                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         26913                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        26913                       # number of overall misses
system.cpu7.dcache.overall_misses::total        26913                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   6413619631                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   6413619631                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      1543059                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1543059                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   6415162690                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   6415162690                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   6415162690                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   6415162690                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      2970158                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      2970158                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      1611065                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      1611065                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          786                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          786                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          784                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          784                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      4581223                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      4581223                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      4581223                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      4581223                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009054                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009054                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000012                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005875                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005875                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005875                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005875                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 238486.581304                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 238486.581304                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 77152.950000                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 77152.950000                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 238366.688589                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 238366.688589                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 238366.688589                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 238366.688589                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         2137                       # number of writebacks
system.cpu7.dcache.writebacks::total             2137                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        19396                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        19396                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           14                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        19410                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        19410                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        19410                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        19410                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         7497                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         7497                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            6                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         7503                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         7503                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         7503                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         7503                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   1654831300                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   1654831300                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       389840                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       389840                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   1655221140                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   1655221140                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   1655221140                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   1655221140                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002524                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002524                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001638                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001638                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001638                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001638                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 220732.466320                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 220732.466320                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 64973.333333                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 64973.333333                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 220607.908836                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 220607.908836                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 220607.908836                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 220607.908836                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
