

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_VITIS_LOOP_387_3'
================================================================
* Date:           Sat Sep 27 10:30:55 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       35|       35|  0.350 us|  0.350 us|   35|   35|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_387_3  |       33|       33|         3|          1|          1|    32|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%w = alloca i32 1"   --->   Operation 6 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln332_2_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln332_2"   --->   Operation 7 'read' 'sext_ln332_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln332_2_cast = sext i58 %sext_ln332_2_read"   --->   Operation 8 'sext' 'sext_ln332_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem2, void @empty_28, i32 0, i32 0, void @empty_4, i32 0, i32 1024, void @empty_27, void @empty_6, void @empty_4, i32 16, i32 16, i32 16, i32 32, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %w"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc95"   --->   Operation 43 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%w_1 = load i6 %w" [activation_accelerator.cpp:387]   --->   Operation 44 'load' 'w_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.78ns)   --->   "%icmp_ln387 = icmp_eq  i6 %w_1, i6 32" [activation_accelerator.cpp:387]   --->   Operation 45 'icmp' 'icmp_ln387' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.78ns)   --->   "%add_ln387 = add i6 %w_1, i6 1" [activation_accelerator.cpp:387]   --->   Operation 46 'add' 'add_ln387' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln387 = br i1 %icmp_ln387, void %for.inc95.split, void %for.inc105.exitStub" [activation_accelerator.cpp:387]   --->   Operation 47 'br' 'br_ln387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln387 = zext i6 %w_1" [activation_accelerator.cpp:387]   --->   Operation 48 'zext' 'zext_ln387' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9_addr = getelementptr i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9, i64 0, i64 %zext_ln387"   --->   Operation 49 'getelementptr' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9_addr' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (1.23ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9_load = load i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9_addr"   --->   Operation 50 'load' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9_load' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8_addr = getelementptr i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8, i64 0, i64 %zext_ln387"   --->   Operation 51 'getelementptr' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8_addr' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (1.23ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8_load = load i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8_addr"   --->   Operation 52 'load' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8_load' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7_addr = getelementptr i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7, i64 0, i64 %zext_ln387"   --->   Operation 53 'getelementptr' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7_addr' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (1.23ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7_load = load i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7_addr"   --->   Operation 54 'load' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7_load' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6_addr = getelementptr i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6, i64 0, i64 %zext_ln387"   --->   Operation 55 'getelementptr' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6_addr' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (1.23ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6_load = load i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6_addr"   --->   Operation 56 'load' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6_load' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5_addr = getelementptr i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5, i64 0, i64 %zext_ln387"   --->   Operation 57 'getelementptr' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5_addr' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (1.23ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5_load = load i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5_addr"   --->   Operation 58 'load' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5_load' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4_addr = getelementptr i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4, i64 0, i64 %zext_ln387"   --->   Operation 59 'getelementptr' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4_addr' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_1 : Operation 60 [2/2] (1.23ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4_load = load i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4_addr"   --->   Operation 60 'load' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4_load' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3_addr = getelementptr i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3, i64 0, i64 %zext_ln387"   --->   Operation 61 'getelementptr' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3_addr' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_1 : Operation 62 [2/2] (1.23ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3_load = load i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3_addr"   --->   Operation 62 'load' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3_load' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2_addr = getelementptr i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2, i64 0, i64 %zext_ln387"   --->   Operation 63 'getelementptr' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2_addr' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (1.23ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2_load = load i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2_addr"   --->   Operation 64 'load' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2_load' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1_addr = getelementptr i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1, i64 0, i64 %zext_ln387"   --->   Operation 65 'getelementptr' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1_addr' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (1.23ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1_load = load i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1_addr"   --->   Operation 66 'load' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1_load' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_addr = getelementptr i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2, i64 0, i64 %zext_ln387"   --->   Operation 67 'getelementptr' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_addr' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (1.23ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_load = load i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_addr"   --->   Operation 68 'load' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_load' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10, i64 0, i64 %zext_ln387"   --->   Operation 69 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10_addr' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_1 : Operation 70 [2/2] (1.23ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10_load = load i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10_addr"   --->   Operation 70 'load' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10_load' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11, i64 0, i64 %zext_ln387"   --->   Operation 71 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11_addr' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_1 : Operation 72 [2/2] (1.23ns)   --->   "%activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2 = load i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11_addr"   --->   Operation 72 'load' 'activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12, i64 0, i64 %zext_ln387"   --->   Operation 73 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12_addr' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_1 : Operation 74 [2/2] (1.23ns)   --->   "%activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_52 = load i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12_addr"   --->   Operation 74 'load' 'activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_52' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13, i64 0, i64 %zext_ln387"   --->   Operation 75 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13_addr' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_1 : Operation 76 [2/2] (1.23ns)   --->   "%activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_53 = load i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13_addr"   --->   Operation 76 'load' 'activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_53' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14, i64 0, i64 %zext_ln387"   --->   Operation 77 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14_addr' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_1 : Operation 78 [2/2] (1.23ns)   --->   "%activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_54 = load i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14_addr"   --->   Operation 78 'load' 'activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_54' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_55 = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15, i64 0, i64 %zext_ln387"   --->   Operation 79 'getelementptr' 'activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_55' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_1 : Operation 80 [2/2] (1.23ns)   --->   "%activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_56 = load i5 %activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_55"   --->   Operation 80 'load' 'activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_56' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16, i64 0, i64 %zext_ln387"   --->   Operation 81 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16_addr' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_1 : Operation 82 [2/2] (1.23ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16_load = load i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16_addr"   --->   Operation 82 'load' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16_load' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17, i64 0, i64 %zext_ln387"   --->   Operation 83 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17_addr' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_1 : Operation 84 [2/2] (1.23ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17_load = load i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17_addr"   --->   Operation 84 'load' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17_load' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18, i64 0, i64 %zext_ln387"   --->   Operation 85 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18_addr' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_1 : Operation 86 [2/2] (1.23ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18_load = load i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18_addr"   --->   Operation 86 'load' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18_load' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19, i64 0, i64 %zext_ln387"   --->   Operation 87 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19_addr' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_1 : Operation 88 [2/2] (1.23ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19_load = load i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19_addr"   --->   Operation 88 'load' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19_load' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20, i64 0, i64 %zext_ln387"   --->   Operation 89 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20_addr' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_1 : Operation 90 [2/2] (1.23ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20_load = load i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20_addr"   --->   Operation 90 'load' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20_load' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21, i64 0, i64 %zext_ln387"   --->   Operation 91 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21_addr' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_1 : Operation 92 [2/2] (1.23ns)   --->   "%activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_57 = load i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21_addr"   --->   Operation 92 'load' 'activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_57' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22, i64 0, i64 %zext_ln387"   --->   Operation 93 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22_addr' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_1 : Operation 94 [2/2] (1.23ns)   --->   "%activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_58 = load i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22_addr"   --->   Operation 94 'load' 'activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_58' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23, i64 0, i64 %zext_ln387"   --->   Operation 95 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23_addr' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_1 : Operation 96 [2/2] (1.23ns)   --->   "%activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_59 = load i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23_addr"   --->   Operation 96 'load' 'activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_59' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24, i64 0, i64 %zext_ln387"   --->   Operation 97 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24_addr' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_1 : Operation 98 [2/2] (1.23ns)   --->   "%activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_60 = load i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24_addr"   --->   Operation 98 'load' 'activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_60' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_61 = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25, i64 0, i64 %zext_ln387"   --->   Operation 99 'getelementptr' 'activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_61' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_1 : Operation 100 [2/2] (1.23ns)   --->   "%activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_62 = load i5 %activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_61"   --->   Operation 100 'load' 'activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_62' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26, i64 0, i64 %zext_ln387"   --->   Operation 101 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26_addr' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_1 : Operation 102 [2/2] (1.23ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26_load = load i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26_addr"   --->   Operation 102 'load' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26_load' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27, i64 0, i64 %zext_ln387"   --->   Operation 103 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27_addr' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_1 : Operation 104 [2/2] (1.23ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27_load = load i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27_addr"   --->   Operation 104 'load' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27_load' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28, i64 0, i64 %zext_ln387"   --->   Operation 105 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28_addr' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_1 : Operation 106 [2/2] (1.23ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28_load = load i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28_addr"   --->   Operation 106 'load' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28_load' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29, i64 0, i64 %zext_ln387"   --->   Operation 107 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29_addr' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_1 : Operation 108 [2/2] (1.23ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29_load = load i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29_addr"   --->   Operation 108 'load' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29_load' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30, i64 0, i64 %zext_ln387"   --->   Operation 109 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30_addr' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_1 : Operation 110 [2/2] (1.23ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30_load = load i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30_addr"   --->   Operation 110 'load' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30_load' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31, i64 0, i64 %zext_ln387"   --->   Operation 111 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31_addr' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_1 : Operation 112 [2/2] (1.23ns)   --->   "%activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_63 = load i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31_addr"   --->   Operation 112 'load' 'activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_63' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 113 [1/1] (0.42ns)   --->   "%store_ln387 = store i6 %add_ln387, i6 %w" [activation_accelerator.cpp:387]   --->   Operation 113 'store' 'store_ln387' <Predicate = (!icmp_ln387)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem2"   --->   Operation 114 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i512 %gmem2, i64 %sext_ln332_2_cast" [activation_accelerator.cpp:332]   --->   Operation 115 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 116 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/2] (1.23ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9_load = load i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9_addr"   --->   Operation 117 'load' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9_load' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 118 [1/2] (1.23ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8_load = load i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8_addr"   --->   Operation 118 'load' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8_load' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 119 [1/2] (1.23ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7_load = load i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7_addr"   --->   Operation 119 'load' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7_load' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 120 [1/2] (1.23ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6_load = load i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6_addr"   --->   Operation 120 'load' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6_load' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 121 [1/2] (1.23ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5_load = load i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5_addr"   --->   Operation 121 'load' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5_load' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 122 [1/2] (1.23ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4_load = load i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4_addr"   --->   Operation 122 'load' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4_load' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 123 [1/2] (1.23ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3_load = load i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3_addr"   --->   Operation 123 'load' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3_load' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 124 [1/2] (1.23ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2_load = load i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2_addr"   --->   Operation 124 'load' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2_load' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 125 [1/2] (1.23ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1_load = load i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1_addr"   --->   Operation 125 'load' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1_load' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 126 [1/2] (1.23ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_load = load i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_addr"   --->   Operation 126 'load' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_load' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 127 [1/2] (1.23ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10_load = load i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10_addr"   --->   Operation 127 'load' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10_load' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 128 [1/2] (1.23ns)   --->   "%activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2 = load i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11_addr"   --->   Operation 128 'load' 'activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 129 [1/2] (1.23ns)   --->   "%activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_52 = load i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12_addr"   --->   Operation 129 'load' 'activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_52' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 130 [1/2] (1.23ns)   --->   "%activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_53 = load i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13_addr"   --->   Operation 130 'load' 'activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_53' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 131 [1/2] (1.23ns)   --->   "%activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_54 = load i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14_addr"   --->   Operation 131 'load' 'activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_54' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 132 [1/2] (1.23ns)   --->   "%activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_56 = load i5 %activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_55"   --->   Operation 132 'load' 'activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_56' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 133 [1/2] (1.23ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16_load = load i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16_addr"   --->   Operation 133 'load' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16_load' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 134 [1/2] (1.23ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17_load = load i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17_addr"   --->   Operation 134 'load' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17_load' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 135 [1/2] (1.23ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18_load = load i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18_addr"   --->   Operation 135 'load' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18_load' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 136 [1/2] (1.23ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19_load = load i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19_addr"   --->   Operation 136 'load' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19_load' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 137 [1/2] (1.23ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20_load = load i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20_addr"   --->   Operation 137 'load' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20_load' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 138 [1/2] (1.23ns)   --->   "%activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_57 = load i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21_addr"   --->   Operation 138 'load' 'activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_57' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 139 [1/2] (1.23ns)   --->   "%activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_58 = load i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22_addr"   --->   Operation 139 'load' 'activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_58' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 140 [1/2] (1.23ns)   --->   "%activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_59 = load i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23_addr"   --->   Operation 140 'load' 'activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_59' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 141 [1/2] (1.23ns)   --->   "%activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_60 = load i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24_addr"   --->   Operation 141 'load' 'activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_60' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 142 [1/2] (1.23ns)   --->   "%activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_62 = load i5 %activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_61"   --->   Operation 142 'load' 'activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_62' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 143 [1/2] (1.23ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26_load = load i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26_addr"   --->   Operation 143 'load' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26_load' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 144 [1/2] (1.23ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27_load = load i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27_addr"   --->   Operation 144 'load' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27_load' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 145 [1/2] (1.23ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28_load = load i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28_addr"   --->   Operation 145 'load' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28_load' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 146 [1/2] (1.23ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29_load = load i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29_addr"   --->   Operation 146 'load' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29_load' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 147 [1/2] (1.23ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30_load = load i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30_addr"   --->   Operation 147 'load' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30_load' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 148 [1/2] (1.23ns)   --->   "%activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_63 = load i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31_addr"   --->   Operation 148 'load' 'activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_63' <Predicate = (!icmp_ln387)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 154 'ret' 'ret_ln0' <Predicate = (icmp_ln387)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%specpipeline_ln388 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [activation_accelerator.cpp:388]   --->   Operation 149 'specpipeline' 'specpipeline_ln388' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%specloopname_ln389 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [activation_accelerator.cpp:389]   --->   Operation 150 'specloopname' 'specloopname_ln389' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_63, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30_load, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29_load, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28_load, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27_load, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26_load, i16 %activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_62, i16 %activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_60, i16 %activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_59, i16 %activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_58, i16 %activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_57, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20_load, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19_load, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18_load, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17_load, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16_load, i16 %activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_56, i16 %activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_54, i16 %activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_53, i16 %activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_52, i16 %activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10_load, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_load, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1_load, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2_load, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3_load, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4_load, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5_load, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6_load, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7_load, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8_load, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9_load"   --->   Operation 151 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (7.30ns)   --->   "%write_ln394 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem2_addr, i512 %p_Result_s, i64 18446744073709551615" [activation_accelerator.cpp:394]   --->   Operation 152 'write' 'write_ln394' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln387 = br void %for.inc95" [activation_accelerator.cpp:387]   --->   Operation 153 'br' 'br_ln387' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.24ns
The critical path consists of the following:
	'alloca' operation ('w') [35]  (0 ns)
	'load' operation ('w', activation_accelerator.cpp:387) on local variable 'w' [74]  (0 ns)
	'getelementptr' operation ('activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9_addr') [85]  (0 ns)
	'load' operation ('activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9_load') on array 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9' [86]  (1.24 ns)

 <State 2>: 1.24ns
The critical path consists of the following:
	'load' operation ('activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9_load') on array 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9' [86]  (1.24 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln394', activation_accelerator.cpp:394) on port 'gmem2' (activation_accelerator.cpp:394) [150]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
