Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Wed Dec 22 16:10:12 2021
| Host         : ivanarhipych-HP-Notebook running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_methodology -file polynomial3_methodology_drc_routed.rpt -pb polynomial3_methodology_drc_routed.pb -rpx polynomial3_methodology_drc_routed.rpx
| Design       : polynomial3
| Device       : xc7a200tfbg676-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 320
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| SYNTH-10  | Warning  | Wide multiplier               | 9          |
| TIMING-16 | Warning  | Large setup violation         | 115        |
| TIMING-18 | Warning  | Missing input or output delay | 196        |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-10#1 Warning
Wide multiplier  
Detected multiplier at multOp of size 16x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#2 Warning
Wide multiplier  
Detected multiplier at multOp__0 of size 18x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#3 Warning
Wide multiplier  
Detected multiplier at multOp__1 of size 16x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#4 Warning
Wide multiplier  
Detected multiplier at multOp__2 of size 18x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#5 Warning
Wide multiplier  
Detected multiplier at multOp__3 of size 16x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#6 Warning
Wide multiplier  
Detected multiplier at multOp__4 of size 18x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#7 Warning
Wide multiplier  
Detected multiplier at mult_reg[0] of size 18x16, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#8 Warning
Wide multiplier  
Detected multiplier at mult_reg[1] of size 18x16, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#9 Warning
Wide multiplier  
Detected multiplier at mult_reg[2] of size 18x16, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.021 ns between multOp__2/CLK (clocked by clk) and mult_reg[1][9]__0/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.025 ns between multOp__4/CLK (clocked by clk) and mult_reg[2][8]__0/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.035 ns between multOp__2/CLK (clocked by clk) and mult_reg[1][8]__0/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.088 ns between mult_reg[0]/CLK (clocked by clk) and multOp__3_i_27_psdsp_1/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.090 ns between multOp__2/CLK (clocked by clk) and mult_reg[1][4]__0/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.093 ns between multOp__2/CLK (clocked by clk) and mult_reg[1][15]__0/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.094 ns between multOp__2/CLK (clocked by clk) and mult_reg[1][11]__0/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.100 ns between multOp__2/CLK (clocked by clk) and mult_reg[1][16]__0/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.126 ns between mult_reg[0]/CLK (clocked by clk) and multOp__3_i_27_psdsp_5/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.127 ns between mult_reg[0]/CLK (clocked by clk) and multOp__3_i_27_psdsp_7/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.136 ns between multOp__2/CLK (clocked by clk) and mult_reg[1][10]__0/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.175 ns between multOp__2/CLK (clocked by clk) and mult_reg[1][6]__0/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.231 ns between mult_reg[0]/CLK (clocked by clk) and multOp__3_i_27_psdsp_6/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.261 ns between mult_reg[0]/CLK (clocked by clk) and multOp__3_i_27_psdsp/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.275 ns between multOp__2/CLK (clocked by clk) and mult_reg[1][5]__0/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.306 ns between multOp__2/CLK (clocked by clk) and mult_reg[1][7]__0/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.381 ns between mult_reg[0]/CLK (clocked by clk) and multOp__3_i_27_psdsp_3/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.392 ns between mult_reg[0]/CLK (clocked by clk) and multOp__3_i_27_psdsp_2/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.427 ns between mult_reg[0]/CLK (clocked by clk) and multOp__3_i_27_psdsp_4/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between multOp__2/CLK (clocked by clk) and mult_reg[1]/PCIN[0] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between multOp__2/CLK (clocked by clk) and mult_reg[1]/PCIN[10] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between multOp__2/CLK (clocked by clk) and mult_reg[1]/PCIN[11] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between multOp__2/CLK (clocked by clk) and mult_reg[1]/PCIN[12] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between multOp__2/CLK (clocked by clk) and mult_reg[1]/PCIN[13] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between multOp__2/CLK (clocked by clk) and mult_reg[1]/PCIN[14] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between multOp__2/CLK (clocked by clk) and mult_reg[1]/PCIN[15] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between multOp__2/CLK (clocked by clk) and mult_reg[1]/PCIN[16] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between multOp__2/CLK (clocked by clk) and mult_reg[1]/PCIN[17] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between multOp__2/CLK (clocked by clk) and mult_reg[1]/PCIN[18] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between multOp__2/CLK (clocked by clk) and mult_reg[1]/PCIN[19] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between multOp__2/CLK (clocked by clk) and mult_reg[1]/PCIN[1] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between multOp__2/CLK (clocked by clk) and mult_reg[1]/PCIN[20] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between multOp__2/CLK (clocked by clk) and mult_reg[1]/PCIN[21] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between multOp__2/CLK (clocked by clk) and mult_reg[1]/PCIN[22] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between multOp__2/CLK (clocked by clk) and mult_reg[1]/PCIN[23] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between multOp__2/CLK (clocked by clk) and mult_reg[1]/PCIN[24] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between multOp__2/CLK (clocked by clk) and mult_reg[1]/PCIN[25] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between multOp__2/CLK (clocked by clk) and mult_reg[1]/PCIN[26] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between multOp__2/CLK (clocked by clk) and mult_reg[1]/PCIN[27] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between multOp__2/CLK (clocked by clk) and mult_reg[1]/PCIN[28] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between multOp__2/CLK (clocked by clk) and mult_reg[1]/PCIN[29] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between multOp__2/CLK (clocked by clk) and mult_reg[1]/PCIN[2] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between multOp__2/CLK (clocked by clk) and mult_reg[1]/PCIN[30] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between multOp__2/CLK (clocked by clk) and mult_reg[1]/PCIN[31] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between multOp__2/CLK (clocked by clk) and mult_reg[1]/PCIN[32] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between multOp__2/CLK (clocked by clk) and mult_reg[1]/PCIN[33] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between multOp__2/CLK (clocked by clk) and mult_reg[1]/PCIN[34] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between multOp__2/CLK (clocked by clk) and mult_reg[1]/PCIN[35] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between multOp__2/CLK (clocked by clk) and mult_reg[1]/PCIN[36] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between multOp__2/CLK (clocked by clk) and mult_reg[1]/PCIN[37] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between multOp__2/CLK (clocked by clk) and mult_reg[1]/PCIN[38] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between multOp__2/CLK (clocked by clk) and mult_reg[1]/PCIN[39] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between multOp__2/CLK (clocked by clk) and mult_reg[1]/PCIN[3] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between multOp__2/CLK (clocked by clk) and mult_reg[1]/PCIN[40] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between multOp__2/CLK (clocked by clk) and mult_reg[1]/PCIN[41] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between multOp__2/CLK (clocked by clk) and mult_reg[1]/PCIN[42] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between multOp__2/CLK (clocked by clk) and mult_reg[1]/PCIN[43] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between multOp__2/CLK (clocked by clk) and mult_reg[1]/PCIN[44] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between multOp__2/CLK (clocked by clk) and mult_reg[1]/PCIN[45] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between multOp__2/CLK (clocked by clk) and mult_reg[1]/PCIN[46] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between multOp__2/CLK (clocked by clk) and mult_reg[1]/PCIN[47] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between multOp__2/CLK (clocked by clk) and mult_reg[1]/PCIN[4] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between multOp__2/CLK (clocked by clk) and mult_reg[1]/PCIN[5] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between multOp__2/CLK (clocked by clk) and mult_reg[1]/PCIN[6] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between multOp__2/CLK (clocked by clk) and mult_reg[1]/PCIN[7] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between multOp__2/CLK (clocked by clk) and mult_reg[1]/PCIN[8] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between multOp__2/CLK (clocked by clk) and mult_reg[1]/PCIN[9] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between multOp__4/CLK (clocked by clk) and mult_reg[2]/PCIN[0] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between multOp__4/CLK (clocked by clk) and mult_reg[2]/PCIN[10] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between multOp__4/CLK (clocked by clk) and mult_reg[2]/PCIN[11] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between multOp__4/CLK (clocked by clk) and mult_reg[2]/PCIN[12] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between multOp__4/CLK (clocked by clk) and mult_reg[2]/PCIN[13] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between multOp__4/CLK (clocked by clk) and mult_reg[2]/PCIN[14] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between multOp__4/CLK (clocked by clk) and mult_reg[2]/PCIN[15] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between multOp__4/CLK (clocked by clk) and mult_reg[2]/PCIN[16] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between multOp__4/CLK (clocked by clk) and mult_reg[2]/PCIN[17] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between multOp__4/CLK (clocked by clk) and mult_reg[2]/PCIN[18] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between multOp__4/CLK (clocked by clk) and mult_reg[2]/PCIN[19] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between multOp__4/CLK (clocked by clk) and mult_reg[2]/PCIN[1] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between multOp__4/CLK (clocked by clk) and mult_reg[2]/PCIN[20] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between multOp__4/CLK (clocked by clk) and mult_reg[2]/PCIN[21] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between multOp__4/CLK (clocked by clk) and mult_reg[2]/PCIN[22] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between multOp__4/CLK (clocked by clk) and mult_reg[2]/PCIN[23] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between multOp__4/CLK (clocked by clk) and mult_reg[2]/PCIN[24] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between multOp__4/CLK (clocked by clk) and mult_reg[2]/PCIN[25] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between multOp__4/CLK (clocked by clk) and mult_reg[2]/PCIN[26] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between multOp__4/CLK (clocked by clk) and mult_reg[2]/PCIN[27] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between multOp__4/CLK (clocked by clk) and mult_reg[2]/PCIN[28] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between multOp__4/CLK (clocked by clk) and mult_reg[2]/PCIN[29] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between multOp__4/CLK (clocked by clk) and mult_reg[2]/PCIN[2] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between multOp__4/CLK (clocked by clk) and mult_reg[2]/PCIN[30] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between multOp__4/CLK (clocked by clk) and mult_reg[2]/PCIN[31] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between multOp__4/CLK (clocked by clk) and mult_reg[2]/PCIN[32] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between multOp__4/CLK (clocked by clk) and mult_reg[2]/PCIN[33] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between multOp__4/CLK (clocked by clk) and mult_reg[2]/PCIN[34] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between multOp__4/CLK (clocked by clk) and mult_reg[2]/PCIN[35] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between multOp__4/CLK (clocked by clk) and mult_reg[2]/PCIN[36] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between multOp__4/CLK (clocked by clk) and mult_reg[2]/PCIN[37] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between multOp__4/CLK (clocked by clk) and mult_reg[2]/PCIN[38] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between multOp__4/CLK (clocked by clk) and mult_reg[2]/PCIN[39] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between multOp__4/CLK (clocked by clk) and mult_reg[2]/PCIN[3] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between multOp__4/CLK (clocked by clk) and mult_reg[2]/PCIN[40] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between multOp__4/CLK (clocked by clk) and mult_reg[2]/PCIN[41] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between multOp__4/CLK (clocked by clk) and mult_reg[2]/PCIN[42] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between multOp__4/CLK (clocked by clk) and mult_reg[2]/PCIN[43] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between multOp__4/CLK (clocked by clk) and mult_reg[2]/PCIN[44] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between multOp__4/CLK (clocked by clk) and mult_reg[2]/PCIN[45] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between multOp__4/CLK (clocked by clk) and mult_reg[2]/PCIN[46] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between multOp__4/CLK (clocked by clk) and mult_reg[2]/PCIN[47] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between multOp__4/CLK (clocked by clk) and mult_reg[2]/PCIN[4] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between multOp__4/CLK (clocked by clk) and mult_reg[2]/PCIN[5] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between multOp__4/CLK (clocked by clk) and mult_reg[2]/PCIN[6] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between multOp__4/CLK (clocked by clk) and mult_reg[2]/PCIN[7] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between multOp__4/CLK (clocked by clk) and mult_reg[2]/PCIN[8] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between multOp__4/CLK (clocked by clk) and mult_reg[2]/PCIN[9] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on in_tdata[0][0] relative to clock(s) clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on in_tdata[0][10] relative to clock(s) clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on in_tdata[0][11] relative to clock(s) clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on in_tdata[0][12] relative to clock(s) clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on in_tdata[0][13] relative to clock(s) clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on in_tdata[0][14] relative to clock(s) clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on in_tdata[0][15] relative to clock(s) clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on in_tdata[0][16] relative to clock(s) clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on in_tdata[0][17] relative to clock(s) clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on in_tdata[0][18] relative to clock(s) clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on in_tdata[0][19] relative to clock(s) clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on in_tdata[0][1] relative to clock(s) clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on in_tdata[0][20] relative to clock(s) clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on in_tdata[0][21] relative to clock(s) clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on in_tdata[0][22] relative to clock(s) clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on in_tdata[0][23] relative to clock(s) clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on in_tdata[0][24] relative to clock(s) clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on in_tdata[0][25] relative to clock(s) clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on in_tdata[0][26] relative to clock(s) clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on in_tdata[0][27] relative to clock(s) clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on in_tdata[0][28] relative to clock(s) clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on in_tdata[0][29] relative to clock(s) clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on in_tdata[0][2] relative to clock(s) clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on in_tdata[0][30] relative to clock(s) clk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on in_tdata[0][31] relative to clock(s) clk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on in_tdata[0][3] relative to clock(s) clk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on in_tdata[0][4] relative to clock(s) clk
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on in_tdata[0][5] relative to clock(s) clk
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on in_tdata[0][6] relative to clock(s) clk
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on in_tdata[0][7] relative to clock(s) clk
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on in_tdata[0][8] relative to clock(s) clk
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on in_tdata[0][9] relative to clock(s) clk
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on in_tdata[1][0] relative to clock(s) clk
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on in_tdata[1][10] relative to clock(s) clk
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on in_tdata[1][11] relative to clock(s) clk
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on in_tdata[1][12] relative to clock(s) clk
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on in_tdata[1][13] relative to clock(s) clk
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on in_tdata[1][14] relative to clock(s) clk
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on in_tdata[1][15] relative to clock(s) clk
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on in_tdata[1][16] relative to clock(s) clk
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on in_tdata[1][17] relative to clock(s) clk
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on in_tdata[1][18] relative to clock(s) clk
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on in_tdata[1][19] relative to clock(s) clk
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on in_tdata[1][1] relative to clock(s) clk
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on in_tdata[1][20] relative to clock(s) clk
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on in_tdata[1][21] relative to clock(s) clk
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on in_tdata[1][22] relative to clock(s) clk
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on in_tdata[1][23] relative to clock(s) clk
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on in_tdata[1][24] relative to clock(s) clk
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on in_tdata[1][25] relative to clock(s) clk
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on in_tdata[1][26] relative to clock(s) clk
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on in_tdata[1][27] relative to clock(s) clk
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An input delay is missing on in_tdata[1][28] relative to clock(s) clk
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An input delay is missing on in_tdata[1][29] relative to clock(s) clk
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An input delay is missing on in_tdata[1][2] relative to clock(s) clk
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An input delay is missing on in_tdata[1][30] relative to clock(s) clk
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An input delay is missing on in_tdata[1][31] relative to clock(s) clk
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An input delay is missing on in_tdata[1][3] relative to clock(s) clk
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An input delay is missing on in_tdata[1][4] relative to clock(s) clk
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An input delay is missing on in_tdata[1][5] relative to clock(s) clk
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An input delay is missing on in_tdata[1][6] relative to clock(s) clk
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An input delay is missing on in_tdata[1][7] relative to clock(s) clk
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An input delay is missing on in_tdata[1][8] relative to clock(s) clk
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An input delay is missing on in_tdata[1][9] relative to clock(s) clk
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An input delay is missing on in_tdata[2][0] relative to clock(s) clk
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An input delay is missing on in_tdata[2][10] relative to clock(s) clk
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An input delay is missing on in_tdata[2][11] relative to clock(s) clk
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An input delay is missing on in_tdata[2][12] relative to clock(s) clk
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An input delay is missing on in_tdata[2][13] relative to clock(s) clk
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An input delay is missing on in_tdata[2][14] relative to clock(s) clk
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An input delay is missing on in_tdata[2][15] relative to clock(s) clk
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An input delay is missing on in_tdata[2][16] relative to clock(s) clk
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An input delay is missing on in_tdata[2][17] relative to clock(s) clk
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An input delay is missing on in_tdata[2][18] relative to clock(s) clk
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An input delay is missing on in_tdata[2][19] relative to clock(s) clk
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An input delay is missing on in_tdata[2][1] relative to clock(s) clk
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An input delay is missing on in_tdata[2][20] relative to clock(s) clk
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An input delay is missing on in_tdata[2][21] relative to clock(s) clk
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An input delay is missing on in_tdata[2][22] relative to clock(s) clk
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An input delay is missing on in_tdata[2][23] relative to clock(s) clk
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An input delay is missing on in_tdata[2][24] relative to clock(s) clk
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An input delay is missing on in_tdata[2][25] relative to clock(s) clk
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An input delay is missing on in_tdata[2][26] relative to clock(s) clk
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An input delay is missing on in_tdata[2][27] relative to clock(s) clk
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An input delay is missing on in_tdata[2][28] relative to clock(s) clk
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An input delay is missing on in_tdata[2][29] relative to clock(s) clk
Related violations: <none>

TIMING-18#87 Warning
Missing input or output delay  
An input delay is missing on in_tdata[2][2] relative to clock(s) clk
Related violations: <none>

TIMING-18#88 Warning
Missing input or output delay  
An input delay is missing on in_tdata[2][30] relative to clock(s) clk
Related violations: <none>

TIMING-18#89 Warning
Missing input or output delay  
An input delay is missing on in_tdata[2][31] relative to clock(s) clk
Related violations: <none>

TIMING-18#90 Warning
Missing input or output delay  
An input delay is missing on in_tdata[2][3] relative to clock(s) clk
Related violations: <none>

TIMING-18#91 Warning
Missing input or output delay  
An input delay is missing on in_tdata[2][4] relative to clock(s) clk
Related violations: <none>

TIMING-18#92 Warning
Missing input or output delay  
An input delay is missing on in_tdata[2][5] relative to clock(s) clk
Related violations: <none>

TIMING-18#93 Warning
Missing input or output delay  
An input delay is missing on in_tdata[2][6] relative to clock(s) clk
Related violations: <none>

TIMING-18#94 Warning
Missing input or output delay  
An input delay is missing on in_tdata[2][7] relative to clock(s) clk
Related violations: <none>

TIMING-18#95 Warning
Missing input or output delay  
An input delay is missing on in_tdata[2][8] relative to clock(s) clk
Related violations: <none>

TIMING-18#96 Warning
Missing input or output delay  
An input delay is missing on in_tdata[2][9] relative to clock(s) clk
Related violations: <none>

TIMING-18#97 Warning
Missing input or output delay  
An input delay is missing on in_tdata[3][0] relative to clock(s) clk
Related violations: <none>

TIMING-18#98 Warning
Missing input or output delay  
An input delay is missing on in_tdata[3][10] relative to clock(s) clk
Related violations: <none>

TIMING-18#99 Warning
Missing input or output delay  
An input delay is missing on in_tdata[3][11] relative to clock(s) clk
Related violations: <none>

TIMING-18#100 Warning
Missing input or output delay  
An input delay is missing on in_tdata[3][12] relative to clock(s) clk
Related violations: <none>

TIMING-18#101 Warning
Missing input or output delay  
An input delay is missing on in_tdata[3][13] relative to clock(s) clk
Related violations: <none>

TIMING-18#102 Warning
Missing input or output delay  
An input delay is missing on in_tdata[3][14] relative to clock(s) clk
Related violations: <none>

TIMING-18#103 Warning
Missing input or output delay  
An input delay is missing on in_tdata[3][15] relative to clock(s) clk
Related violations: <none>

TIMING-18#104 Warning
Missing input or output delay  
An input delay is missing on in_tdata[3][16] relative to clock(s) clk
Related violations: <none>

TIMING-18#105 Warning
Missing input or output delay  
An input delay is missing on in_tdata[3][17] relative to clock(s) clk
Related violations: <none>

TIMING-18#106 Warning
Missing input or output delay  
An input delay is missing on in_tdata[3][18] relative to clock(s) clk
Related violations: <none>

TIMING-18#107 Warning
Missing input or output delay  
An input delay is missing on in_tdata[3][19] relative to clock(s) clk
Related violations: <none>

TIMING-18#108 Warning
Missing input or output delay  
An input delay is missing on in_tdata[3][1] relative to clock(s) clk
Related violations: <none>

TIMING-18#109 Warning
Missing input or output delay  
An input delay is missing on in_tdata[3][20] relative to clock(s) clk
Related violations: <none>

TIMING-18#110 Warning
Missing input or output delay  
An input delay is missing on in_tdata[3][21] relative to clock(s) clk
Related violations: <none>

TIMING-18#111 Warning
Missing input or output delay  
An input delay is missing on in_tdata[3][22] relative to clock(s) clk
Related violations: <none>

TIMING-18#112 Warning
Missing input or output delay  
An input delay is missing on in_tdata[3][23] relative to clock(s) clk
Related violations: <none>

TIMING-18#113 Warning
Missing input or output delay  
An input delay is missing on in_tdata[3][24] relative to clock(s) clk
Related violations: <none>

TIMING-18#114 Warning
Missing input or output delay  
An input delay is missing on in_tdata[3][25] relative to clock(s) clk
Related violations: <none>

TIMING-18#115 Warning
Missing input or output delay  
An input delay is missing on in_tdata[3][26] relative to clock(s) clk
Related violations: <none>

TIMING-18#116 Warning
Missing input or output delay  
An input delay is missing on in_tdata[3][27] relative to clock(s) clk
Related violations: <none>

TIMING-18#117 Warning
Missing input or output delay  
An input delay is missing on in_tdata[3][28] relative to clock(s) clk
Related violations: <none>

TIMING-18#118 Warning
Missing input or output delay  
An input delay is missing on in_tdata[3][29] relative to clock(s) clk
Related violations: <none>

TIMING-18#119 Warning
Missing input or output delay  
An input delay is missing on in_tdata[3][2] relative to clock(s) clk
Related violations: <none>

TIMING-18#120 Warning
Missing input or output delay  
An input delay is missing on in_tdata[3][30] relative to clock(s) clk
Related violations: <none>

TIMING-18#121 Warning
Missing input or output delay  
An input delay is missing on in_tdata[3][31] relative to clock(s) clk
Related violations: <none>

TIMING-18#122 Warning
Missing input or output delay  
An input delay is missing on in_tdata[3][3] relative to clock(s) clk
Related violations: <none>

TIMING-18#123 Warning
Missing input or output delay  
An input delay is missing on in_tdata[3][4] relative to clock(s) clk
Related violations: <none>

TIMING-18#124 Warning
Missing input or output delay  
An input delay is missing on in_tdata[3][5] relative to clock(s) clk
Related violations: <none>

TIMING-18#125 Warning
Missing input or output delay  
An input delay is missing on in_tdata[3][6] relative to clock(s) clk
Related violations: <none>

TIMING-18#126 Warning
Missing input or output delay  
An input delay is missing on in_tdata[3][7] relative to clock(s) clk
Related violations: <none>

TIMING-18#127 Warning
Missing input or output delay  
An input delay is missing on in_tdata[3][8] relative to clock(s) clk
Related violations: <none>

TIMING-18#128 Warning
Missing input or output delay  
An input delay is missing on in_tdata[3][9] relative to clock(s) clk
Related violations: <none>

TIMING-18#129 Warning
Missing input or output delay  
An input delay is missing on in_tdata[4][0] relative to clock(s) clk
Related violations: <none>

TIMING-18#130 Warning
Missing input or output delay  
An input delay is missing on in_tdata[4][10] relative to clock(s) clk
Related violations: <none>

TIMING-18#131 Warning
Missing input or output delay  
An input delay is missing on in_tdata[4][11] relative to clock(s) clk
Related violations: <none>

TIMING-18#132 Warning
Missing input or output delay  
An input delay is missing on in_tdata[4][12] relative to clock(s) clk
Related violations: <none>

TIMING-18#133 Warning
Missing input or output delay  
An input delay is missing on in_tdata[4][13] relative to clock(s) clk
Related violations: <none>

TIMING-18#134 Warning
Missing input or output delay  
An input delay is missing on in_tdata[4][14] relative to clock(s) clk
Related violations: <none>

TIMING-18#135 Warning
Missing input or output delay  
An input delay is missing on in_tdata[4][15] relative to clock(s) clk
Related violations: <none>

TIMING-18#136 Warning
Missing input or output delay  
An input delay is missing on in_tdata[4][16] relative to clock(s) clk
Related violations: <none>

TIMING-18#137 Warning
Missing input or output delay  
An input delay is missing on in_tdata[4][17] relative to clock(s) clk
Related violations: <none>

TIMING-18#138 Warning
Missing input or output delay  
An input delay is missing on in_tdata[4][18] relative to clock(s) clk
Related violations: <none>

TIMING-18#139 Warning
Missing input or output delay  
An input delay is missing on in_tdata[4][19] relative to clock(s) clk
Related violations: <none>

TIMING-18#140 Warning
Missing input or output delay  
An input delay is missing on in_tdata[4][1] relative to clock(s) clk
Related violations: <none>

TIMING-18#141 Warning
Missing input or output delay  
An input delay is missing on in_tdata[4][20] relative to clock(s) clk
Related violations: <none>

TIMING-18#142 Warning
Missing input or output delay  
An input delay is missing on in_tdata[4][21] relative to clock(s) clk
Related violations: <none>

TIMING-18#143 Warning
Missing input or output delay  
An input delay is missing on in_tdata[4][22] relative to clock(s) clk
Related violations: <none>

TIMING-18#144 Warning
Missing input or output delay  
An input delay is missing on in_tdata[4][23] relative to clock(s) clk
Related violations: <none>

TIMING-18#145 Warning
Missing input or output delay  
An input delay is missing on in_tdata[4][24] relative to clock(s) clk
Related violations: <none>

TIMING-18#146 Warning
Missing input or output delay  
An input delay is missing on in_tdata[4][25] relative to clock(s) clk
Related violations: <none>

TIMING-18#147 Warning
Missing input or output delay  
An input delay is missing on in_tdata[4][26] relative to clock(s) clk
Related violations: <none>

TIMING-18#148 Warning
Missing input or output delay  
An input delay is missing on in_tdata[4][27] relative to clock(s) clk
Related violations: <none>

TIMING-18#149 Warning
Missing input or output delay  
An input delay is missing on in_tdata[4][28] relative to clock(s) clk
Related violations: <none>

TIMING-18#150 Warning
Missing input or output delay  
An input delay is missing on in_tdata[4][29] relative to clock(s) clk
Related violations: <none>

TIMING-18#151 Warning
Missing input or output delay  
An input delay is missing on in_tdata[4][2] relative to clock(s) clk
Related violations: <none>

TIMING-18#152 Warning
Missing input or output delay  
An input delay is missing on in_tdata[4][30] relative to clock(s) clk
Related violations: <none>

TIMING-18#153 Warning
Missing input or output delay  
An input delay is missing on in_tdata[4][31] relative to clock(s) clk
Related violations: <none>

TIMING-18#154 Warning
Missing input or output delay  
An input delay is missing on in_tdata[4][3] relative to clock(s) clk
Related violations: <none>

TIMING-18#155 Warning
Missing input or output delay  
An input delay is missing on in_tdata[4][4] relative to clock(s) clk
Related violations: <none>

TIMING-18#156 Warning
Missing input or output delay  
An input delay is missing on in_tdata[4][5] relative to clock(s) clk
Related violations: <none>

TIMING-18#157 Warning
Missing input or output delay  
An input delay is missing on in_tdata[4][6] relative to clock(s) clk
Related violations: <none>

TIMING-18#158 Warning
Missing input or output delay  
An input delay is missing on in_tdata[4][7] relative to clock(s) clk
Related violations: <none>

TIMING-18#159 Warning
Missing input or output delay  
An input delay is missing on in_tdata[4][8] relative to clock(s) clk
Related violations: <none>

TIMING-18#160 Warning
Missing input or output delay  
An input delay is missing on in_tdata[4][9] relative to clock(s) clk
Related violations: <none>

TIMING-18#161 Warning
Missing input or output delay  
An input delay is missing on in_tvalid relative to clock(s) clk
Related violations: <none>

TIMING-18#162 Warning
Missing input or output delay  
An input delay is missing on is_ready relative to clock(s) clk
Related violations: <none>

TIMING-18#163 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) clk
Related violations: <none>

TIMING-18#164 Warning
Missing input or output delay  
An output delay is missing on out_tdata[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#165 Warning
Missing input or output delay  
An output delay is missing on out_tdata[10] relative to clock(s) clk
Related violations: <none>

TIMING-18#166 Warning
Missing input or output delay  
An output delay is missing on out_tdata[11] relative to clock(s) clk
Related violations: <none>

TIMING-18#167 Warning
Missing input or output delay  
An output delay is missing on out_tdata[12] relative to clock(s) clk
Related violations: <none>

TIMING-18#168 Warning
Missing input or output delay  
An output delay is missing on out_tdata[13] relative to clock(s) clk
Related violations: <none>

TIMING-18#169 Warning
Missing input or output delay  
An output delay is missing on out_tdata[14] relative to clock(s) clk
Related violations: <none>

TIMING-18#170 Warning
Missing input or output delay  
An output delay is missing on out_tdata[15] relative to clock(s) clk
Related violations: <none>

TIMING-18#171 Warning
Missing input or output delay  
An output delay is missing on out_tdata[16] relative to clock(s) clk
Related violations: <none>

TIMING-18#172 Warning
Missing input or output delay  
An output delay is missing on out_tdata[17] relative to clock(s) clk
Related violations: <none>

TIMING-18#173 Warning
Missing input or output delay  
An output delay is missing on out_tdata[18] relative to clock(s) clk
Related violations: <none>

TIMING-18#174 Warning
Missing input or output delay  
An output delay is missing on out_tdata[19] relative to clock(s) clk
Related violations: <none>

TIMING-18#175 Warning
Missing input or output delay  
An output delay is missing on out_tdata[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#176 Warning
Missing input or output delay  
An output delay is missing on out_tdata[20] relative to clock(s) clk
Related violations: <none>

TIMING-18#177 Warning
Missing input or output delay  
An output delay is missing on out_tdata[21] relative to clock(s) clk
Related violations: <none>

TIMING-18#178 Warning
Missing input or output delay  
An output delay is missing on out_tdata[22] relative to clock(s) clk
Related violations: <none>

TIMING-18#179 Warning
Missing input or output delay  
An output delay is missing on out_tdata[23] relative to clock(s) clk
Related violations: <none>

TIMING-18#180 Warning
Missing input or output delay  
An output delay is missing on out_tdata[24] relative to clock(s) clk
Related violations: <none>

TIMING-18#181 Warning
Missing input or output delay  
An output delay is missing on out_tdata[25] relative to clock(s) clk
Related violations: <none>

TIMING-18#182 Warning
Missing input or output delay  
An output delay is missing on out_tdata[26] relative to clock(s) clk
Related violations: <none>

TIMING-18#183 Warning
Missing input or output delay  
An output delay is missing on out_tdata[27] relative to clock(s) clk
Related violations: <none>

TIMING-18#184 Warning
Missing input or output delay  
An output delay is missing on out_tdata[28] relative to clock(s) clk
Related violations: <none>

TIMING-18#185 Warning
Missing input or output delay  
An output delay is missing on out_tdata[29] relative to clock(s) clk
Related violations: <none>

TIMING-18#186 Warning
Missing input or output delay  
An output delay is missing on out_tdata[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#187 Warning
Missing input or output delay  
An output delay is missing on out_tdata[30] relative to clock(s) clk
Related violations: <none>

TIMING-18#188 Warning
Missing input or output delay  
An output delay is missing on out_tdata[31] relative to clock(s) clk
Related violations: <none>

TIMING-18#189 Warning
Missing input or output delay  
An output delay is missing on out_tdata[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#190 Warning
Missing input or output delay  
An output delay is missing on out_tdata[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#191 Warning
Missing input or output delay  
An output delay is missing on out_tdata[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#192 Warning
Missing input or output delay  
An output delay is missing on out_tdata[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#193 Warning
Missing input or output delay  
An output delay is missing on out_tdata[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#194 Warning
Missing input or output delay  
An output delay is missing on out_tdata[8] relative to clock(s) clk
Related violations: <none>

TIMING-18#195 Warning
Missing input or output delay  
An output delay is missing on out_tdata[9] relative to clock(s) clk
Related violations: <none>

TIMING-18#196 Warning
Missing input or output delay  
An output delay is missing on out_tvalid relative to clock(s) clk
Related violations: <none>


