TimeQuest Timing Analyzer report for MoraGras_VillenaJimenez_FSD_E2E3
Mon Dec 13 19:46:12 2021
Quartus Prime Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK'
 13. Slow 1200mV 85C Model Hold: 'CLK'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'CLK'
 22. Slow 1200mV 0C Model Hold: 'CLK'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'CLK'
 30. Fast 1200mV 0C Model Hold: 'CLK'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+------------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                        ;
+-----------------------+------------------------------------------------------------------+
; Quartus Prime Version ; Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                                        ;
; Revision Name         ; MoraGras_VillenaJimenez_FSD_E2E3                                 ;
; Device Family         ; Cyclone IV E                                                     ;
; Device Name           ; EP4CE115F29C7                                                    ;
; Timing Models         ; Final                                                            ;
; Delay Model           ; Combined                                                         ;
; Rise/Fall Delays      ; Enabled                                                          ;
+-----------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
;     Processors 3-6         ;   0.3%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                       ;
+-----------+-----------------+------------+---------------------------------------------------------------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note                                                          ;
+-----------+-----------------+------------+---------------------------------------------------------------+
; 250.5 MHz ; 250.0 MHz       ; CLK        ; limit due to minimum period restriction (max I/O toggle rate) ;
+-----------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; CLK   ; -2.992 ; -86.078            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 0.459 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; CLK   ; -3.000 ; -46.690                          ;
+-------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                         ;
+--------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.992 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[15]  ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.085     ; 3.905      ;
; -2.992 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[15]  ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.085     ; 3.905      ;
; -2.986 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12]  ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.085     ; 3.899      ;
; -2.986 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12]  ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.085     ; 3.899      ;
; -2.974 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[0]   ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.078     ; 3.894      ;
; -2.974 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[0]   ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.078     ; 3.894      ;
; -2.972 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[1]   ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.078     ; 3.892      ;
; -2.972 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[1]   ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.078     ; 3.892      ;
; -2.961 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[6]   ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.078     ; 3.881      ;
; -2.961 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[6]   ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.078     ; 3.881      ;
; -2.920 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[17]  ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.085     ; 3.833      ;
; -2.920 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[17]  ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.085     ; 3.833      ;
; -2.907 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[16]  ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.085     ; 3.820      ;
; -2.907 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[16]  ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.085     ; 3.820      ;
; -2.905 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[7]   ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.078     ; 3.825      ;
; -2.905 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[7]   ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.078     ; 3.825      ;
; -2.897 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[5]   ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.078     ; 3.817      ;
; -2.897 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[5]   ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.078     ; 3.817      ;
; -2.844 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[14]  ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.085     ; 3.757      ;
; -2.844 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[14]  ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.085     ; 3.757      ;
; -2.813 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[3]   ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.078     ; 3.733      ;
; -2.813 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[3]   ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.078     ; 3.733      ;
; -2.804 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[6]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[0] ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.725      ;
; -2.804 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[6]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.725      ;
; -2.804 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[6]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.725      ;
; -2.804 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[6]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.725      ;
; -2.804 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[6]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.725      ;
; -2.804 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[6]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[5] ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.725      ;
; -2.789 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[15]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[0] ; CLK          ; CLK         ; 1.000        ; -0.084     ; 3.703      ;
; -2.789 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[15]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; CLK          ; CLK         ; 1.000        ; -0.084     ; 3.703      ;
; -2.789 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[15]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; CLK          ; CLK         ; 1.000        ; -0.084     ; 3.703      ;
; -2.789 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[15]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; CLK          ; CLK         ; 1.000        ; -0.084     ; 3.703      ;
; -2.789 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[15]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; CLK          ; CLK         ; 1.000        ; -0.084     ; 3.703      ;
; -2.789 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[15]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[5] ; CLK          ; CLK         ; 1.000        ; -0.084     ; 3.703      ;
; -2.785 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[19]  ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.085     ; 3.698      ;
; -2.785 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[19]  ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.085     ; 3.698      ;
; -2.783 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[0] ; CLK          ; CLK         ; 1.000        ; -0.084     ; 3.697      ;
; -2.783 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; CLK          ; CLK         ; 1.000        ; -0.084     ; 3.697      ;
; -2.783 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; CLK          ; CLK         ; 1.000        ; -0.084     ; 3.697      ;
; -2.783 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; CLK          ; CLK         ; 1.000        ; -0.084     ; 3.697      ;
; -2.783 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; CLK          ; CLK         ; 1.000        ; -0.084     ; 3.697      ;
; -2.783 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[5] ; CLK          ; CLK         ; 1.000        ; -0.084     ; 3.697      ;
; -2.771 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[0]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[0] ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.692      ;
; -2.771 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[0]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.692      ;
; -2.771 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[0]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.692      ;
; -2.771 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[0]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.692      ;
; -2.771 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[0]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.692      ;
; -2.771 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[0]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[5] ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.692      ;
; -2.769 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[1]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[0] ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.690      ;
; -2.769 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[1]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.690      ;
; -2.769 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[1]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.690      ;
; -2.769 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[1]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.690      ;
; -2.769 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[1]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.690      ;
; -2.769 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[1]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[5] ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.690      ;
; -2.763 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[23]  ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.085     ; 3.676      ;
; -2.763 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[23]  ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.085     ; 3.676      ;
; -2.757 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[20]  ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.085     ; 3.670      ;
; -2.757 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[20]  ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.085     ; 3.670      ;
; -2.750 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[16]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[0] ; CLK          ; CLK         ; 1.000        ; -0.084     ; 3.664      ;
; -2.750 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[16]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; CLK          ; CLK         ; 1.000        ; -0.084     ; 3.664      ;
; -2.750 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[16]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; CLK          ; CLK         ; 1.000        ; -0.084     ; 3.664      ;
; -2.750 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[16]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; CLK          ; CLK         ; 1.000        ; -0.084     ; 3.664      ;
; -2.750 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[16]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; CLK          ; CLK         ; 1.000        ; -0.084     ; 3.664      ;
; -2.750 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[16]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[5] ; CLK          ; CLK         ; 1.000        ; -0.084     ; 3.664      ;
; -2.748 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[7]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[0] ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.669      ;
; -2.748 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[7]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.669      ;
; -2.748 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[7]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.669      ;
; -2.748 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[7]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.669      ;
; -2.748 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[7]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.669      ;
; -2.748 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[7]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[5] ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.669      ;
; -2.740 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[5]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[0] ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.661      ;
; -2.740 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[5]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.661      ;
; -2.740 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[5]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.661      ;
; -2.740 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[5]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.661      ;
; -2.740 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[5]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.661      ;
; -2.740 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[5]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[5] ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.661      ;
; -2.739 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[9]   ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.078     ; 3.659      ;
; -2.739 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[9]   ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.078     ; 3.659      ;
; -2.732 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[22]  ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.085     ; 3.645      ;
; -2.732 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[22]  ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.085     ; 3.645      ;
; -2.730 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[8]   ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.078     ; 3.650      ;
; -2.730 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[8]   ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.078     ; 3.650      ;
; -2.717 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[17]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[0] ; CLK          ; CLK         ; 1.000        ; -0.084     ; 3.631      ;
; -2.717 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[17]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; CLK          ; CLK         ; 1.000        ; -0.084     ; 3.631      ;
; -2.717 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[17]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; CLK          ; CLK         ; 1.000        ; -0.084     ; 3.631      ;
; -2.717 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[17]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; CLK          ; CLK         ; 1.000        ; -0.084     ; 3.631      ;
; -2.717 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[17]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; CLK          ; CLK         ; 1.000        ; -0.084     ; 3.631      ;
; -2.717 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[17]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[5] ; CLK          ; CLK         ; 1.000        ; -0.084     ; 3.631      ;
; -2.715 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[13]  ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.085     ; 3.628      ;
; -2.715 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[13]  ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.085     ; 3.628      ;
; -2.699 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[5] ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.080     ; 3.617      ;
; -2.699 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[5] ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.080     ; 3.617      ;
; -2.697 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[2]   ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.078     ; 3.617      ;
; -2.697 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[2]   ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.078     ; 3.617      ;
; -2.694 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[0] ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.080     ; 3.612      ;
; -2.694 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[0] ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.080     ; 3.612      ;
; -2.687 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[14]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[0] ; CLK          ; CLK         ; 1.000        ; -0.084     ; 3.601      ;
; -2.687 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[14]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; CLK          ; CLK         ; 1.000        ; -0.084     ; 3.601      ;
; -2.687 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[14]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; CLK          ; CLK         ; 1.000        ; -0.084     ; 3.601      ;
; -2.687 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[14]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; CLK          ; CLK         ; 1.000        ; -0.084     ; 3.601      ;
+--------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                         ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.459 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[5] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[5] ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.724      ;
; 0.603 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[23]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[23]  ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.869      ;
; 0.641 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[9]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[9]   ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.906      ;
; 0.642 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[17]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[17]  ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[7]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[7]   ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.907      ;
; 0.643 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[1]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[1]   ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.908      ;
; 0.644 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[18]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[18]  ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.910      ;
; 0.645 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[21]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[21]  ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.911      ;
; 0.645 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[2]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[2]   ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.910      ;
; 0.645 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[5]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[5]   ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.910      ;
; 0.645 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12]  ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.911      ;
; 0.646 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[19]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[19]  ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.912      ;
; 0.646 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[3]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[3]   ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.911      ;
; 0.646 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[10]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[10]  ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.911      ;
; 0.647 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[16]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[16]  ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.913      ;
; 0.647 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[8]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[8]   ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.912      ;
; 0.648 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[4]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[4]   ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.913      ;
; 0.649 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[20]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[20]  ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.915      ;
; 0.653 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.918      ;
; 0.653 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.918      ;
; 0.658 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.923      ;
; 0.662 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[6]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[6]   ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.927      ;
; 0.671 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[0] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[0] ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.936      ;
; 0.671 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[0]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[0]   ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.936      ;
; 0.674 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.939      ;
; 0.715 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; Gpedes~reg0                                          ; CLK          ; CLK         ; 0.000        ; 0.478      ; 1.379      ;
; 0.734 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; Rpedes~reg0                                          ; CLK          ; CLK         ; 0.000        ; 0.478      ; 1.398      ;
; 0.787 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; Rcars~reg0                                           ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.051      ;
; 0.811 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[22]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[22]  ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.077      ;
; 0.818 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[14]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[14]  ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.084      ;
; 0.819 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[11]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[11]  ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.084      ;
; 0.826 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[15]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[15]  ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.092      ;
; 0.835 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; Gpedes~reg0                                          ; CLK          ; CLK         ; 0.000        ; 0.478      ; 1.499      ;
; 0.848 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[5] ; Rcars~reg0                                           ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.112      ;
; 0.854 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; Rpedes~reg0                                          ; CLK          ; CLK         ; 0.000        ; 0.478      ; 1.518      ;
; 0.863 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[13]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[13]  ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.129      ;
; 0.951 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; Gpedes~reg0                                          ; CLK          ; CLK         ; 0.000        ; 0.478      ; 1.615      ;
; 0.959 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[9]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[10]  ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.224      ;
; 0.960 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[17]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[18]  ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.226      ;
; 0.960 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[7]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[8]   ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.225      ;
; 0.961 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[1]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[2]   ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.226      ;
; 0.962 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[5]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[6]   ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.227      ;
; 0.962 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[21]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[22]  ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.228      ;
; 0.963 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[3]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[4]   ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.228      ;
; 0.963 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[19]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[20]  ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.229      ;
; 0.970 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.235      ;
; 0.970 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; Rpedes~reg0                                          ; CLK          ; CLK         ; 0.000        ; 0.478      ; 1.634      ;
; 0.971 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[10]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12]  ; CLK          ; CLK         ; 0.000        ; 0.086      ; 1.243      ;
; 0.971 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[18]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[19]  ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.237      ;
; 0.972 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[2]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[3]   ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.237      ;
; 0.972 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[13]  ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.238      ;
; 0.973 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[10]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[11]  ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.238      ;
; 0.974 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[8]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[9]   ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.239      ;
; 0.974 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[16]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[17]  ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.240      ;
; 0.975 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[0]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[1]   ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.240      ;
; 0.975 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[4]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[5]   ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.240      ;
; 0.976 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[20]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[21]  ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.242      ;
; 0.976 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[18]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[20]  ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.242      ;
; 0.977 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[14]  ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.243      ;
; 0.977 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[2]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[4]   ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.242      ;
; 0.979 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[0] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.244      ;
; 0.979 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[8]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[10]  ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.244      ;
; 0.979 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[16]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[18]  ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.245      ;
; 0.980 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.245      ;
; 0.980 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[0]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[2]   ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.245      ;
; 0.980 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[4]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[6]   ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.245      ;
; 0.981 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[20]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[22]  ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.247      ;
; 0.984 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[0] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.249      ;
; 0.985 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[5] ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.250      ;
; 0.985 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.250      ;
; 0.989 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[6]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[7]   ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.254      ;
; 0.992 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.257      ;
; 0.994 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[6]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[8]   ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.259      ;
; 1.074 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; Rpedes~reg0                                          ; CLK          ; CLK         ; 0.000        ; 0.478      ; 1.738      ;
; 1.078 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[9]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12]  ; CLK          ; CLK         ; 0.000        ; 0.086      ; 1.350      ;
; 1.080 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[9]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[11]  ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.345      ;
; 1.081 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[17]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[19]  ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.347      ;
; 1.081 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[7]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[9]   ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.346      ;
; 1.082 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[1]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[3]   ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.347      ;
; 1.082 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; Gpedes~reg0                                          ; CLK          ; CLK         ; 0.000        ; 0.478      ; 1.746      ;
; 1.083 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[21]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[23]  ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.349      ;
; 1.083 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[5]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[7]   ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.348      ;
; 1.084 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[3]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[5]   ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.349      ;
; 1.084 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[19]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[21]  ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.350      ;
; 1.086 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[17]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[20]  ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.352      ;
; 1.086 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[7]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[10]  ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.351      ;
; 1.087 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[1]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[4]   ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.352      ;
; 1.088 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[5]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[8]   ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.353      ;
; 1.089 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[3]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[6]   ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.354      ;
; 1.089 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[19]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[22]  ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.355      ;
; 1.091 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.356      ;
; 1.092 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[10]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[13]  ; CLK          ; CLK         ; 0.000        ; 0.086      ; 1.364      ;
; 1.096 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.361      ;
; 1.097 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[10]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[14]  ; CLK          ; CLK         ; 0.000        ; 0.086      ; 1.369      ;
; 1.097 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[18]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[21]  ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.363      ;
; 1.098 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[15]  ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.364      ;
; 1.098 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[8]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12]  ; CLK          ; CLK         ; 0.000        ; 0.086      ; 1.370      ;
; 1.098 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[2]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[5]   ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.363      ;
; 1.100 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[8]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[11]  ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.365      ;
; 1.100 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[16]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[19]  ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.366      ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 273.67 MHz ; 250.0 MHz       ; CLK        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -2.654 ; -75.662           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.416 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -46.690                         ;
+-------+--------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                         ;
+--------+-----------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.654 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[15] ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.576      ;
; -2.654 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[15] ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.576      ;
; -2.647 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12] ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.569      ;
; -2.647 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12] ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.569      ;
; -2.638 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[0]  ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.567      ;
; -2.638 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[0]  ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.567      ;
; -2.637 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[1]  ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.566      ;
; -2.637 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[1]  ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.566      ;
; -2.599 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[6]  ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.528      ;
; -2.599 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[6]  ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.528      ;
; -2.589 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[17] ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.511      ;
; -2.589 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[17] ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.511      ;
; -2.540 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[16] ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.462      ;
; -2.540 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[7]  ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.469      ;
; -2.540 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[16] ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.462      ;
; -2.540 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[7]  ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.469      ;
; -2.532 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[5]  ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.461      ;
; -2.532 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[5]  ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.461      ;
; -2.502 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[3]  ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.431      ;
; -2.502 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[3]  ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.431      ;
; -2.492 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[14] ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.414      ;
; -2.492 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[14] ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.414      ;
; -2.474 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[19] ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.396      ;
; -2.474 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[19] ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.396      ;
; -2.465 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[6]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[0] ; CLK          ; CLK         ; 1.000        ; -0.069     ; 3.395      ;
; -2.465 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[6]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; CLK          ; CLK         ; 1.000        ; -0.069     ; 3.395      ;
; -2.465 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[6]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; CLK          ; CLK         ; 1.000        ; -0.069     ; 3.395      ;
; -2.465 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[6]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; CLK          ; CLK         ; 1.000        ; -0.069     ; 3.395      ;
; -2.465 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[6]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; CLK          ; CLK         ; 1.000        ; -0.069     ; 3.395      ;
; -2.465 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[6]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[5] ; CLK          ; CLK         ; 1.000        ; -0.069     ; 3.395      ;
; -2.455 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[15] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[0] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 3.378      ;
; -2.455 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[15] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 3.378      ;
; -2.455 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[15] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 3.378      ;
; -2.455 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[15] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 3.378      ;
; -2.455 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[15] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 3.378      ;
; -2.455 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[15] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[5] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 3.378      ;
; -2.448 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[0] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 3.371      ;
; -2.448 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 3.371      ;
; -2.448 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 3.371      ;
; -2.448 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 3.371      ;
; -2.448 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 3.371      ;
; -2.448 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[5] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 3.371      ;
; -2.443 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[23] ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.365      ;
; -2.443 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[23] ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.365      ;
; -2.439 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[0]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[0] ; CLK          ; CLK         ; 1.000        ; -0.069     ; 3.369      ;
; -2.439 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[0]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; CLK          ; CLK         ; 1.000        ; -0.069     ; 3.369      ;
; -2.439 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[0]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; CLK          ; CLK         ; 1.000        ; -0.069     ; 3.369      ;
; -2.439 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[0]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; CLK          ; CLK         ; 1.000        ; -0.069     ; 3.369      ;
; -2.439 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[0]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; CLK          ; CLK         ; 1.000        ; -0.069     ; 3.369      ;
; -2.439 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[0]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[5] ; CLK          ; CLK         ; 1.000        ; -0.069     ; 3.369      ;
; -2.438 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[1]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[0] ; CLK          ; CLK         ; 1.000        ; -0.069     ; 3.368      ;
; -2.438 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[1]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; CLK          ; CLK         ; 1.000        ; -0.069     ; 3.368      ;
; -2.438 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[1]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; CLK          ; CLK         ; 1.000        ; -0.069     ; 3.368      ;
; -2.438 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[1]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; CLK          ; CLK         ; 1.000        ; -0.069     ; 3.368      ;
; -2.438 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[1]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; CLK          ; CLK         ; 1.000        ; -0.069     ; 3.368      ;
; -2.438 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[1]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[5] ; CLK          ; CLK         ; 1.000        ; -0.069     ; 3.368      ;
; -2.436 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[20] ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.358      ;
; -2.436 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[20] ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.358      ;
; -2.420 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[22] ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.342      ;
; -2.420 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[22] ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.342      ;
; -2.412 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[16] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[0] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 3.335      ;
; -2.412 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[7]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[0] ; CLK          ; CLK         ; 1.000        ; -0.069     ; 3.342      ;
; -2.412 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[16] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 3.335      ;
; -2.412 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[7]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; CLK          ; CLK         ; 1.000        ; -0.069     ; 3.342      ;
; -2.412 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[16] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 3.335      ;
; -2.412 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[7]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; CLK          ; CLK         ; 1.000        ; -0.069     ; 3.342      ;
; -2.412 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[16] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 3.335      ;
; -2.412 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[7]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; CLK          ; CLK         ; 1.000        ; -0.069     ; 3.342      ;
; -2.412 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[16] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 3.335      ;
; -2.412 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[7]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; CLK          ; CLK         ; 1.000        ; -0.069     ; 3.342      ;
; -2.412 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[16] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[5] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 3.335      ;
; -2.412 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[7]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[5] ; CLK          ; CLK         ; 1.000        ; -0.069     ; 3.342      ;
; -2.410 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[13] ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.332      ;
; -2.410 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[13] ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.332      ;
; -2.404 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[5]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[0] ; CLK          ; CLK         ; 1.000        ; -0.069     ; 3.334      ;
; -2.404 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[5]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; CLK          ; CLK         ; 1.000        ; -0.069     ; 3.334      ;
; -2.404 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[5]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; CLK          ; CLK         ; 1.000        ; -0.069     ; 3.334      ;
; -2.404 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[5]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; CLK          ; CLK         ; 1.000        ; -0.069     ; 3.334      ;
; -2.404 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[5]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; CLK          ; CLK         ; 1.000        ; -0.069     ; 3.334      ;
; -2.404 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[5]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[5] ; CLK          ; CLK         ; 1.000        ; -0.069     ; 3.334      ;
; -2.394 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[2]  ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.323      ;
; -2.394 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[2]  ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.323      ;
; -2.394 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[9]  ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.323      ;
; -2.394 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[9]  ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.323      ;
; -2.390 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[17] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[0] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 3.313      ;
; -2.390 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[17] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 3.313      ;
; -2.390 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[17] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 3.313      ;
; -2.390 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[17] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 3.313      ;
; -2.390 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[17] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 3.313      ;
; -2.390 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[17] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[5] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 3.313      ;
; -2.387 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[8]  ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.316      ;
; -2.387 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[8]  ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.316      ;
; -2.367 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[18] ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.289      ;
; -2.367 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[18] ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.289      ;
; -2.364 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[14] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[0] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 3.287      ;
; -2.364 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[14] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 3.287      ;
; -2.364 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[14] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 3.287      ;
; -2.364 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[14] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 3.287      ;
; -2.364 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[14] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 3.287      ;
; -2.364 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[14] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[5] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 3.287      ;
+--------+-----------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                          ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.416 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[5] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[5] ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.657      ;
; 0.557 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[23]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[23]  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.799      ;
; 0.586 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[9]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[9]   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.828      ;
; 0.587 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[7]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[7]   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.829      ;
; 0.588 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[18]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[18]  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[17]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[17]  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[1]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[1]   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[2]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[2]   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.830      ;
; 0.590 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[5]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[5]   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[10]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[10]  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12]  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.832      ;
; 0.591 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[21]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[21]  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.833      ;
; 0.591 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[19]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[19]  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.833      ;
; 0.591 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[3]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[3]   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.833      ;
; 0.591 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[8]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[8]   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.833      ;
; 0.592 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[16]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[16]  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.834      ;
; 0.592 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[4]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[4]   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.834      ;
; 0.594 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[20]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[20]  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.836      ;
; 0.597 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.838      ;
; 0.598 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.839      ;
; 0.602 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.843      ;
; 0.605 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[6]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[6]   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.847      ;
; 0.613 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[0]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[0]   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.855      ;
; 0.616 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[0] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[0] ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.857      ;
; 0.616 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.857      ;
; 0.631 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; Gpedes~reg0                                          ; CLK          ; CLK         ; 0.000        ; 0.435      ; 1.237      ;
; 0.654 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; Rpedes~reg0                                          ; CLK          ; CLK         ; 0.000        ; 0.435      ; 1.260      ;
; 0.726 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; Rcars~reg0                                           ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.967      ;
; 0.746 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; Gpedes~reg0                                          ; CLK          ; CLK         ; 0.000        ; 0.435      ; 1.352      ;
; 0.752 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[22]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[22]  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.994      ;
; 0.759 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[11]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[11]  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.001      ;
; 0.760 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[14]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[14]  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.002      ;
; 0.768 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[15]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[15]  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.010      ;
; 0.769 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; Rpedes~reg0                                          ; CLK          ; CLK         ; 0.000        ; 0.435      ; 1.375      ;
; 0.786 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[5] ; Rcars~reg0                                           ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.027      ;
; 0.802 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[13]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[13]  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.044      ;
; 0.844 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; Gpedes~reg0                                          ; CLK          ; CLK         ; 0.000        ; 0.435      ; 1.450      ;
; 0.867 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; Rpedes~reg0                                          ; CLK          ; CLK         ; 0.000        ; 0.435      ; 1.473      ;
; 0.872 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[9]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[10]  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.114      ;
; 0.873 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[7]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[8]   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.115      ;
; 0.874 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[17]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[18]  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.116      ;
; 0.874 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[1]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[2]   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.116      ;
; 0.876 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[18]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[19]  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.118      ;
; 0.876 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[2]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[3]   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.118      ;
; 0.877 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[5]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[6]   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.119      ;
; 0.878 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[3]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[4]   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.120      ;
; 0.878 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[19]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[20]  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.120      ;
; 0.878 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[21]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[22]  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.120      ;
; 0.878 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[10]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[11]  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.120      ;
; 0.878 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[13]  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.120      ;
; 0.879 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[8]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[9]   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.121      ;
; 0.880 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[16]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[17]  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.122      ;
; 0.880 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[0]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[1]   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.122      ;
; 0.880 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[4]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[5]   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.122      ;
; 0.882 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[10]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12]  ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.131      ;
; 0.882 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[20]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[21]  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.124      ;
; 0.885 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.126      ;
; 0.885 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[0] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.126      ;
; 0.885 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.126      ;
; 0.887 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[2]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[4]   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.129      ;
; 0.887 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[18]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[20]  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.129      ;
; 0.889 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[14]  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.131      ;
; 0.890 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[5] ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.131      ;
; 0.890 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[8]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[10]  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.132      ;
; 0.891 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[16]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[18]  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.133      ;
; 0.891 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[0]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[2]   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.133      ;
; 0.891 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[4]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[6]   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.133      ;
; 0.893 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[6]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[7]   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.135      ;
; 0.893 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[20]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[22]  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.135      ;
; 0.896 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.137      ;
; 0.896 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[0] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.137      ;
; 0.902 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.143      ;
; 0.904 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[6]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[8]   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.146      ;
; 0.971 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[9]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[11]  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.213      ;
; 0.972 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[7]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[9]   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.214      ;
; 0.973 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[17]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[19]  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.215      ;
; 0.973 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[1]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[3]   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.215      ;
; 0.975 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[9]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12]  ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.224      ;
; 0.976 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[5]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[7]   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.218      ;
; 0.977 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[21]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[23]  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.219      ;
; 0.977 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[3]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[5]   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.219      ;
; 0.977 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[19]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[21]  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.219      ;
; 0.981 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[10]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[13]  ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.230      ;
; 0.983 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[7]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[10]  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.225      ;
; 0.984 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.225      ;
; 0.984 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[1]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[4]   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.226      ;
; 0.984 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[17]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[20]  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.226      ;
; 0.986 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[2]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[5]   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.228      ;
; 0.986 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[18]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[21]  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.228      ;
; 0.987 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[5]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[8]   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.229      ;
; 0.988 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[15]  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.230      ;
; 0.988 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[3]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[6]   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.230      ;
; 0.988 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[19]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[22]  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.230      ;
; 0.989 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[8]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[11]  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.231      ;
; 0.990 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[16]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[19]  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.232      ;
; 0.990 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[0]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[3]   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.232      ;
; 0.990 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[4]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[7]   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.232      ;
; 0.992 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[10]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[14]  ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.241      ;
; 0.992 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[20]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[23]  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.234      ;
; 0.993 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[8]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12]  ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.242      ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -0.922 ; -23.520           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.211 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -39.112                         ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                          ;
+--------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.922 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[16]  ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.047     ; 1.862      ;
; -0.922 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[16]  ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.047     ; 1.862      ;
; -0.902 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[6]   ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.040     ; 1.849      ;
; -0.902 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[6]   ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.040     ; 1.849      ;
; -0.890 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[15]  ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.047     ; 1.830      ;
; -0.890 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[15]  ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.047     ; 1.830      ;
; -0.888 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12]  ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.047     ; 1.828      ;
; -0.888 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12]  ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.047     ; 1.828      ;
; -0.874 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[7]   ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.040     ; 1.821      ;
; -0.874 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[7]   ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.040     ; 1.821      ;
; -0.873 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[14]  ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.047     ; 1.813      ;
; -0.873 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[14]  ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.047     ; 1.813      ;
; -0.871 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[0]   ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.040     ; 1.818      ;
; -0.871 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[0]   ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.040     ; 1.818      ;
; -0.870 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[1]   ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.040     ; 1.817      ;
; -0.870 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[1]   ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.040     ; 1.817      ;
; -0.868 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[5]   ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.040     ; 1.815      ;
; -0.868 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[5]   ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.040     ; 1.815      ;
; -0.865 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[17]  ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.047     ; 1.805      ;
; -0.865 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[17]  ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.047     ; 1.805      ;
; -0.827 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[16]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[0] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 1.768      ;
; -0.827 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[16]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 1.768      ;
; -0.827 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[16]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 1.768      ;
; -0.827 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[16]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 1.768      ;
; -0.827 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[16]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 1.768      ;
; -0.827 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[16]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[5] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 1.768      ;
; -0.816 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[15]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[0] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 1.757      ;
; -0.816 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[15]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 1.757      ;
; -0.816 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[15]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 1.757      ;
; -0.816 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[15]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 1.757      ;
; -0.816 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[15]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 1.757      ;
; -0.816 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[15]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[5] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 1.757      ;
; -0.815 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[22]  ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.047     ; 1.755      ;
; -0.815 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[22]  ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.047     ; 1.755      ;
; -0.814 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[0] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 1.755      ;
; -0.814 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 1.755      ;
; -0.814 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 1.755      ;
; -0.814 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 1.755      ;
; -0.814 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 1.755      ;
; -0.814 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[5] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 1.755      ;
; -0.808 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[19]  ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.047     ; 1.748      ;
; -0.808 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[19]  ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.047     ; 1.748      ;
; -0.807 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[6]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[0] ; CLK          ; CLK         ; 1.000        ; -0.039     ; 1.755      ;
; -0.807 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[6]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; CLK          ; CLK         ; 1.000        ; -0.039     ; 1.755      ;
; -0.807 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[6]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; CLK          ; CLK         ; 1.000        ; -0.039     ; 1.755      ;
; -0.807 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[6]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; CLK          ; CLK         ; 1.000        ; -0.039     ; 1.755      ;
; -0.807 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[6]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; CLK          ; CLK         ; 1.000        ; -0.039     ; 1.755      ;
; -0.807 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[6]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[5] ; CLK          ; CLK         ; 1.000        ; -0.039     ; 1.755      ;
; -0.797 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[0]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[0] ; CLK          ; CLK         ; 1.000        ; -0.039     ; 1.745      ;
; -0.797 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[0]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; CLK          ; CLK         ; 1.000        ; -0.039     ; 1.745      ;
; -0.797 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[0]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; CLK          ; CLK         ; 1.000        ; -0.039     ; 1.745      ;
; -0.797 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[0]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; CLK          ; CLK         ; 1.000        ; -0.039     ; 1.745      ;
; -0.797 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[0]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; CLK          ; CLK         ; 1.000        ; -0.039     ; 1.745      ;
; -0.797 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[0]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[5] ; CLK          ; CLK         ; 1.000        ; -0.039     ; 1.745      ;
; -0.796 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[1]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[0] ; CLK          ; CLK         ; 1.000        ; -0.039     ; 1.744      ;
; -0.796 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[1]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; CLK          ; CLK         ; 1.000        ; -0.039     ; 1.744      ;
; -0.796 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[1]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; CLK          ; CLK         ; 1.000        ; -0.039     ; 1.744      ;
; -0.796 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[1]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; CLK          ; CLK         ; 1.000        ; -0.039     ; 1.744      ;
; -0.796 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[1]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; CLK          ; CLK         ; 1.000        ; -0.039     ; 1.744      ;
; -0.796 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[1]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[5] ; CLK          ; CLK         ; 1.000        ; -0.039     ; 1.744      ;
; -0.793 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[9]   ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.040     ; 1.740      ;
; -0.793 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[9]   ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.040     ; 1.740      ;
; -0.791 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[17]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[0] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 1.732      ;
; -0.791 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[17]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 1.732      ;
; -0.791 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[17]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 1.732      ;
; -0.791 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[17]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 1.732      ;
; -0.791 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[17]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 1.732      ;
; -0.791 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[17]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[5] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 1.732      ;
; -0.789 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[5] ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.040     ; 1.736      ;
; -0.789 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[5] ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.040     ; 1.736      ;
; -0.788 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[23]  ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.047     ; 1.728      ;
; -0.788 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[23]  ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.047     ; 1.728      ;
; -0.788 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[3]   ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.040     ; 1.735      ;
; -0.788 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[3]   ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.040     ; 1.735      ;
; -0.787 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[8]   ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.040     ; 1.734      ;
; -0.787 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[8]   ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.040     ; 1.734      ;
; -0.786 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[20]  ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.047     ; 1.726      ;
; -0.786 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[20]  ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.047     ; 1.726      ;
; -0.785 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[0] ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.040     ; 1.732      ;
; -0.785 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[0] ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.040     ; 1.732      ;
; -0.779 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[7]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[0] ; CLK          ; CLK         ; 1.000        ; -0.039     ; 1.727      ;
; -0.779 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[7]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; CLK          ; CLK         ; 1.000        ; -0.039     ; 1.727      ;
; -0.779 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[7]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; CLK          ; CLK         ; 1.000        ; -0.039     ; 1.727      ;
; -0.779 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[7]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; CLK          ; CLK         ; 1.000        ; -0.039     ; 1.727      ;
; -0.779 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[7]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; CLK          ; CLK         ; 1.000        ; -0.039     ; 1.727      ;
; -0.779 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[7]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[5] ; CLK          ; CLK         ; 1.000        ; -0.039     ; 1.727      ;
; -0.778 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[14]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[0] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 1.719      ;
; -0.778 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[14]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 1.719      ;
; -0.778 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[14]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 1.719      ;
; -0.778 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[14]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 1.719      ;
; -0.778 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[14]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 1.719      ;
; -0.778 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[14]  ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[5] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 1.719      ;
; -0.773 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[5]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[0] ; CLK          ; CLK         ; 1.000        ; -0.039     ; 1.721      ;
; -0.773 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[5]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; CLK          ; CLK         ; 1.000        ; -0.039     ; 1.721      ;
; -0.773 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[5]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; CLK          ; CLK         ; 1.000        ; -0.039     ; 1.721      ;
; -0.773 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[5]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; CLK          ; CLK         ; 1.000        ; -0.039     ; 1.721      ;
; -0.773 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[5]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; CLK          ; CLK         ; 1.000        ; -0.039     ; 1.721      ;
; -0.773 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[5]   ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[5] ; CLK          ; CLK         ; 1.000        ; -0.039     ; 1.721      ;
; -0.765 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[13]  ; Rcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.047     ; 1.705      ;
; -0.765 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[13]  ; Gcars~reg0                                           ; CLK          ; CLK         ; 1.000        ; -0.047     ; 1.705      ;
+--------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                          ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.211 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[5] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[5] ; CLK          ; CLK         ; 0.000        ; 0.039      ; 0.334      ;
; 0.268 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[23]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[23]  ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.392      ;
; 0.293 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[9]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[9]   ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.417      ;
; 0.294 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[2]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[2]   ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.418      ;
; 0.294 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[7]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[7]   ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.418      ;
; 0.294 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[10]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[10]  ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.418      ;
; 0.294 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12]  ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.418      ;
; 0.295 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[21]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[21]  ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[19]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[19]  ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[18]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[18]  ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[17]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[17]  ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[1]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[1]   ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[3]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[3]   ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[4]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[4]   ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[5]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[5]   ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.419      ;
; 0.296 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[20]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[20]  ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.420      ;
; 0.296 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[16]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[16]  ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.420      ;
; 0.296 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[8]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[8]   ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.420      ;
; 0.301 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; CLK          ; CLK         ; 0.000        ; 0.039      ; 0.424      ;
; 0.301 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; CLK          ; CLK         ; 0.000        ; 0.039      ; 0.424      ;
; 0.302 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; CLK          ; CLK         ; 0.000        ; 0.039      ; 0.425      ;
; 0.303 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[6]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[6]   ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.427      ;
; 0.307 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[0]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[0]   ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.431      ;
; 0.310 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[0] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[0] ; CLK          ; CLK         ; 0.000        ; 0.039      ; 0.433      ;
; 0.311 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; CLK          ; CLK         ; 0.000        ; 0.039      ; 0.434      ;
; 0.352 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; Gpedes~reg0                                          ; CLK          ; CLK         ; 0.000        ; 0.228      ; 0.664      ;
; 0.354 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; Rcars~reg0                                           ; CLK          ; CLK         ; 0.000        ; 0.039      ; 0.477      ;
; 0.357 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; Rpedes~reg0                                          ; CLK          ; CLK         ; 0.000        ; 0.228      ; 0.669      ;
; 0.364 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[22]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[22]  ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.488      ;
; 0.368 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[14]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[14]  ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.492      ;
; 0.369 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[11]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[11]  ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.493      ;
; 0.370 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[15]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[15]  ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.494      ;
; 0.384 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[13]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[13]  ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.508      ;
; 0.384 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[5] ; Rcars~reg0                                           ; CLK          ; CLK         ; 0.000        ; 0.039      ; 0.507      ;
; 0.407 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; Gpedes~reg0                                          ; CLK          ; CLK         ; 0.000        ; 0.228      ; 0.719      ;
; 0.411 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; Rpedes~reg0                                          ; CLK          ; CLK         ; 0.000        ; 0.228      ; 0.723      ;
; 0.442 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[9]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[10]  ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.566      ;
; 0.443 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[7]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[8]   ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.567      ;
; 0.444 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[1]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[2]   ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.568      ;
; 0.444 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[17]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[18]  ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.568      ;
; 0.444 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[3]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[4]   ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.568      ;
; 0.444 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[19]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[20]  ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.568      ;
; 0.444 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[5]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[6]   ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.568      ;
; 0.444 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[21]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[22]  ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.568      ;
; 0.448 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[10]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12]  ; CLK          ; CLK         ; 0.000        ; 0.047      ; 0.579      ;
; 0.450 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; CLK          ; CLK         ; 0.000        ; 0.039      ; 0.573      ;
; 0.452 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[2]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[3]   ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.576      ;
; 0.452 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[10]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[11]  ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.576      ;
; 0.452 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[13]  ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.576      ;
; 0.453 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[18]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[19]  ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.577      ;
; 0.453 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[4]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[5]   ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.577      ;
; 0.454 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[8]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[9]   ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.578      ;
; 0.454 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[20]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[21]  ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.578      ;
; 0.454 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[16]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[17]  ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.578      ;
; 0.454 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[0]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[1]   ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.578      ;
; 0.455 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[14]  ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.579      ;
; 0.455 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[2]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[4]   ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.579      ;
; 0.456 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[18]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[20]  ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.580      ;
; 0.456 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[4]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[6]   ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.580      ;
; 0.457 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[8]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[10]  ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.581      ;
; 0.457 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[0]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[2]   ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.581      ;
; 0.457 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[16]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[18]  ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.581      ;
; 0.457 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[20]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[22]  ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.581      ;
; 0.459 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[0] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; CLK          ; CLK         ; 0.000        ; 0.039      ; 0.582      ;
; 0.459 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; CLK          ; CLK         ; 0.000        ; 0.039      ; 0.582      ;
; 0.460 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[5] ; CLK          ; CLK         ; 0.000        ; 0.039      ; 0.583      ;
; 0.460 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; CLK          ; CLK         ; 0.000        ; 0.039      ; 0.583      ;
; 0.461 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[6]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[7]   ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.585      ;
; 0.462 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[0] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; CLK          ; CLK         ; 0.000        ; 0.039      ; 0.585      ;
; 0.462 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[2] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; CLK          ; CLK         ; 0.000        ; 0.039      ; 0.585      ;
; 0.464 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[6]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[8]   ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.588      ;
; 0.469 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; Gpedes~reg0                                          ; CLK          ; CLK         ; 0.000        ; 0.228      ; 0.781      ;
; 0.472 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; Gpedes~reg0                                          ; CLK          ; CLK         ; 0.000        ; 0.228      ; 0.784      ;
; 0.474 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; Rpedes~reg0                                          ; CLK          ; CLK         ; 0.000        ; 0.228      ; 0.786      ;
; 0.477 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; Rpedes~reg0                                          ; CLK          ; CLK         ; 0.000        ; 0.228      ; 0.789      ;
; 0.501 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[9]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12]  ; CLK          ; CLK         ; 0.000        ; 0.047      ; 0.632      ;
; 0.505 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[9]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[11]  ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.629      ;
; 0.506 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[7]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[9]   ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.630      ;
; 0.507 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[21]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[23]  ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.631      ;
; 0.507 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[1]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[3]   ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.631      ;
; 0.507 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[17]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[19]  ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.631      ;
; 0.507 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[3]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[5]   ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.631      ;
; 0.507 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[19]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[21]  ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.631      ;
; 0.507 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[5]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[7]   ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.631      ;
; 0.509 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[7]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[10]  ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.633      ;
; 0.510 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[1]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[4]   ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.634      ;
; 0.510 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[17]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[20]  ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.634      ;
; 0.510 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[3]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[6]   ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.634      ;
; 0.510 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[19]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[22]  ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.634      ;
; 0.510 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[5]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[8]   ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.634      ;
; 0.511 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[11]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12]  ; CLK          ; CLK         ; 0.000        ; 0.047      ; 0.642      ;
; 0.511 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[10]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[13]  ; CLK          ; CLK         ; 0.000        ; 0.047      ; 0.642      ;
; 0.513 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[3] ; CLK          ; CLK         ; 0.000        ; 0.039      ; 0.636      ;
; 0.514 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[10]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[14]  ; CLK          ; CLK         ; 0.000        ; 0.047      ; 0.645      ;
; 0.516 ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[1] ; sem_clocks:CONTADOR|binary_counter_tc:SEMAFOROS|Q[4] ; CLK          ; CLK         ; 0.000        ; 0.039      ; 0.639      ;
; 0.516 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[8]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12]  ; CLK          ; CLK         ; 0.000        ; 0.047      ; 0.647      ;
; 0.518 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[12]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[15]  ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.642      ;
; 0.518 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[2]   ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[5]   ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.642      ;
; 0.519 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[15]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[16]  ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.643      ;
; 0.519 ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[18]  ; sem_clocks:CONTADOR|binary_counter_tc:DIVISOR|Q[21]  ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.643      ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.992  ; 0.211 ; N/A      ; N/A     ; -3.000              ;
;  CLK             ; -2.992  ; 0.211 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -86.078 ; 0.0   ; 0.0      ; 0.0     ; -46.69              ;
;  CLK             ; -86.078 ; 0.000 ; N/A      ; N/A     ; -46.690             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Rcars         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Gcars         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Rpedes        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Gpedes        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK_ENA                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SEM_P[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SEM_LOADn               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RSTn                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SEM_P[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SEM_P[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SEM_P[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SEM_P[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SEM_P[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Rcars         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Gcars         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Rpedes        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Gpedes        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Rcars         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Gcars         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Rpedes        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Gpedes        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Rcars         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Gcars         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Rpedes        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Gpedes        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 1275     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 1275     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 76    ; 76   ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; CLK    ; CLK   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; CLK_ENA    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RSTn       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEM_LOADn  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEM_P[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEM_P[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEM_P[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEM_P[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEM_P[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEM_P[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Gcars       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Gpedes      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rcars       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rpedes      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; CLK_ENA    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RSTn       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEM_LOADn  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEM_P[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEM_P[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEM_P[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEM_P[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEM_P[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEM_P[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Gcars       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Gpedes      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rcars       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rpedes      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition
    Info: Processing started: Mon Dec 13 19:46:10 2021
Info: Command: quartus_sta MoraGras_VillenaJimenez_FSD_E2E3 -c MoraGras_VillenaJimenez_FSD_E2E3
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'MoraGras_VillenaJimenez_FSD_E2E3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.992
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.992             -86.078 CLK 
Info (332146): Worst-case hold slack is 0.459
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.459               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -46.690 CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.654
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.654             -75.662 CLK 
Info (332146): Worst-case hold slack is 0.416
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.416               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -46.690 CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.922
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.922             -23.520 CLK 
Info (332146): Worst-case hold slack is 0.211
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.211               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -39.112 CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4865 megabytes
    Info: Processing ended: Mon Dec 13 19:46:12 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


