{'base_new': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['enc_dec', 'base_new_enc', 'base_new_dec']],
              'DLines': ['315:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f8e3b1146d0>]},
 'base_new_enc': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['isomorphism', 'sbox_in']],
                  'DLines': ['313:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f8e3b1143d0>]},
 'base_new_pp': {'CDeps': [[[]]],
                 'CLines': [[None]],
                 'Clocked': True,
                 'DDeps': [['base_new']],
                 'DLines': ['321:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8e3b114d10>]},
 'out_gf_inv8_1': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['gf_inv_8_stage2', 'base_new_pp', 'out_gf_pp']],
                   'DLines': ['324:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f8e3b114fd0>]},
 'out_gf_inv8_stage1': {'CDeps': [],
                        'CLines': [],
                        'Clocked': False,
                        'DDeps': [['gf_inv_8_stage1', 'base_new']],
                        'DLines': ['316:D'],
                        'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f8e3b1148d0>]},
 'out_gf_pp': {'CDeps': [[[]]],
               'CLines': [[None]],
               'Clocked': True,
               'DDeps': [['out_gf_inv8_stage1']],
               'DLines': ['320:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8e3b114b90>]},
 'sbox_out_dec': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['isomorphism_inv', 'out_gf_inv8_1', 'DEC']],
                  'DLines': ['327:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f8e3b115610>]},
 'sbox_out_enc': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['isomorphism_inv', 'out_gf_inv8_1', 'ENC']],
                  'DLines': ['326:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f8e3b115310>]}}
