#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Aug 30 23:02:01 2019
# Process ID: 6731
# Current directory: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324
# Command line: vivado
# Log file: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/vivado.log
# Journal file: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/LED_CONTROLLER_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
upgrade_ip -vlnv user.org:user:LED_CONTROLLER:1.0 [get_ips  LED_CONTROLLER_0] -log ip_upgrade.log
Upgrading 'LED_CONTROLLER_0'
INFO: [IP_Flow 19-3422] Upgraded LED_CONTROLLER_0 (LED_CONTROLLER_v1.0 1.0) from revision 1 to revision 2
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'LED_CONTROLLER_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips LED_CONTROLLER_0] -no_script -sync -force -quiet
export_ip_user_files -of_objects  [get_files /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/ip/LED_CONTROLLER_0/LED_CONTROLLER_0.xci] -no_script -reset -force -quiet
remove_files  /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/ip/LED_CONTROLLER_0/LED_CONTROLLER_0.xci
update_compile_order -fileset sources_1
open_bd_design {/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Successfully read diagram <design_1> from BD file </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/design_1.bd>
generate_target all [get_files  /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
Exporting to file /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 6736.203 ; gain = 137.488 ; free physical = 4715 ; free virtual = 9240
export_ip_user_files -of_objects [get_files /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.ip_user_files/sim_scripts -ip_user_files_dir /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.ip_user_files -ipstatic_source_dir /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.cache/compile_simlib/modelsim} {questa=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.cache/compile_simlib/questa} {ies=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.cache/compile_simlib/ies} {xcelium=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.cache/compile_simlib/xcelium} {vcs=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.cache/compile_simlib/vcs} {riviera=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
create_peripheral user.org user myip 1.0 -dir /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core user.org:user:myip:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core user.org:user:myip:1.0]
write_peripheral [ipx::find_open_core user.org:user:myip:1.0]
set_property  ip_repo_paths  {/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/myip_1.0 /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/LED_CONTROLLER_1.0 /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/myip_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/LED_CONTROLLER_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo'.
ipx::edit_ip_in_project -upgrade true -name edit_myip_v1_0 -directory /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/myip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/myip_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/LED_CONTROLLER_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/myip_1.0/hdl/myip_v1_0.v:]
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/myip_1.0
CRITICAL WARNING: [IP_Flow 19-1681] Failed to reload user IP repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/myip_1.0'. ''/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/myip_1.0' is not valid: Path is contained within another repository.'
0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myLED:1.0 myLED_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/myLED_0/S00_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins myLED_0/S00_AXI]
ERROR: [BD 5-390] IP definition not found for VLNV: xilinx.com:ip:axi_interconnect:* 
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
ERROR: [BD 41-2168] Errors found in procedure apply_rule:
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.


INFO: [BD 5-145] Automation rule xilinx.com:bd_rule:axi4 was not applied to object S00_AXI
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/myLED_0/S00_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins myLED_0/S00_AXI]'
ERROR: [Common 17-39] 'apply_bd_automation' failed due to earlier errors.
delete_bd_objs [get_bd_cells myLED_0]
save_bd_design
Wrote  : </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
regenerate_bd_layout
set_property location {2 569 247} [get_bd_cells rst_ps7_0_50M]
set_property location {1 261 305} [get_bd_cells rst_ps7_0_50M]
save_bd_design
Wrote  : </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
open_bd_design {/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/design_1.bd}
create_bd_cell -type ip -vlnv user.org:user:myip:1.0 myip_0
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/myip_0/S00_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins myip_0/S00_AXI]
ERROR: [BD 5-390] IP definition not found for VLNV: xilinx.com:ip:axi_interconnect:* 
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
ERROR: [BD 41-2168] Errors found in procedure apply_rule:
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.


INFO: [BD 5-145] Automation rule xilinx.com:bd_rule:axi4 was not applied to object S00_AXI
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/myip_0/S00_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins myip_0/S00_AXI]'
ERROR: [Common 17-39] 'apply_bd_automation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug 30 23:15:31 2019...
