#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Nov 14 16:01:38 2023
# Process ID: 31584
# Current directory: D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10404 D:\Downloads\CPU_design_v7.3nowait\CPU_design_v5\project_4.xpr
# Log file: D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/vivado.log
# Journal file: D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5\vivado.jou
# Running On: DESKTOP-29JMRA2, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 16897 MB
#-----------------------------------------------------------
start_gui
open_project D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'D:/Downloads/CPU_design_v5' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2511.684 ; gain = 382.148
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_ram_cpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ram_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ram_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/code4/addrselector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addrselector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/code4/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/code4/alu_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/code4/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/code4/data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/code4/datapc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/code4/ir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ir
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/code4/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/new/ram_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/code4/reg_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_group
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/code4/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/code4/state_transition.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_transition
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/new/water_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module water_led
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sim_1/new/tb_ram_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ram_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ram_cpu_behav xil_defaultlib.tb_ram_cpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ram_cpu_behav xil_defaultlib.tb_ram_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'cz_flag' [D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sim_1/new/tb_ram_cpu.v:32]
WARNING: [VRFC 10-3705] select index 16 into 'ram' is out of bounds [D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/new/ram.v:56]
WARNING: [VRFC 10-3705] select index 17 into 'ram' is out of bounds [D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/new/ram.v:57]
WARNING: [VRFC 10-3705] select index 18 into 'ram' is out of bounds [D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/new/ram.v:58]
WARNING: [VRFC 10-3705] select index 19 into 'ram' is out of bounds [D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/new/ram.v:59]
WARNING: [VRFC 10-3705] select index 20 into 'ram' is out of bounds [D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/new/ram.v:60]
WARNING: [VRFC 10-3705] select index 21 into 'ram' is out of bounds [D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/new/ram.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.datapc
Compiling module xil_defaultlib.addrselector
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.reg_group
Compiling module xil_defaultlib.alu_mux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.water_led
Compiling module xil_defaultlib.data_path
Compiling module xil_defaultlib.ir
Compiling module xil_defaultlib.state_transition
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.ram_cpu
Compiling module xil_defaultlib.tb_ram_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ram_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ram_cpu_behav -key {Behavioral:sim_1:Functional:tb_ram_cpu} -tclbatch {tb_ram_cpu.tcl} -view {D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sim_1/imports/codes/project_4/tb_cpu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sim_1/imports/codes/project_4/tb_cpu_behav.wcfg
source tb_ram_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ram_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2620.570 ; gain = 22.160
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_ram_cpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ram_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ram_cpu_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_ram_cpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ram_cpu_behav xil_defaultlib.tb_ram_cpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ram_cpu_behav xil_defaultlib.tb_ram_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'cz_flag' [D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sim_1/new/tb_ram_cpu.v:32]
WARNING: [VRFC 10-3705] select index 16 into 'ram' is out of bounds [D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/new/ram.v:56]
WARNING: [VRFC 10-3705] select index 17 into 'ram' is out of bounds [D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/new/ram.v:57]
WARNING: [VRFC 10-3705] select index 18 into 'ram' is out of bounds [D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/new/ram.v:58]
WARNING: [VRFC 10-3705] select index 19 into 'ram' is out of bounds [D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/new/ram.v:59]
WARNING: [VRFC 10-3705] select index 20 into 'ram' is out of bounds [D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/new/ram.v:60]
WARNING: [VRFC 10-3705] select index 21 into 'ram' is out of bounds [D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/new/ram.v:61]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/utils_1/imports/synth_1/cpu.dcp with file D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.runs/synth_1/ram_cpu.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.runs/synth_1

launch_runs synth_1 -jobs 16
[Tue Nov 14 16:10:37 2023] Launched synth_1...
Run output will be captured here: D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.runs/synth_1/runme.log
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_ram_cpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.sim/sim_1/behav/xsim/simulate.log"
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_ram_cpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ram_cpu_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_ram_cpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ram_cpu_behav xil_defaultlib.tb_ram_cpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ram_cpu_behav xil_defaultlib.tb_ram_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'cz_flag' [D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sim_1/new/tb_ram_cpu.v:32]
WARNING: [VRFC 10-3705] select index 16 into 'ram' is out of bounds [D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/new/ram.v:56]
WARNING: [VRFC 10-3705] select index 17 into 'ram' is out of bounds [D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/new/ram.v:57]
WARNING: [VRFC 10-3705] select index 18 into 'ram' is out of bounds [D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/new/ram.v:58]
WARNING: [VRFC 10-3705] select index 19 into 'ram' is out of bounds [D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/new/ram.v:59]
WARNING: [VRFC 10-3705] select index 20 into 'ram' is out of bounds [D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/new/ram.v:60]
WARNING: [VRFC 10-3705] select index 21 into 'ram' is out of bounds [D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/new/ram.v:61]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_ram_cpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ram_cpu_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_ram_cpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ram_cpu_behav xil_defaultlib.tb_ram_cpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ram_cpu_behav xil_defaultlib.tb_ram_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'cz_flag' [D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sim_1/new/tb_ram_cpu.v:32]
WARNING: [VRFC 10-3705] select index 16 into 'ram' is out of bounds [D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/new/ram.v:56]
WARNING: [VRFC 10-3705] select index 17 into 'ram' is out of bounds [D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/new/ram.v:57]
WARNING: [VRFC 10-3705] select index 18 into 'ram' is out of bounds [D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/new/ram.v:58]
WARNING: [VRFC 10-3705] select index 19 into 'ram' is out of bounds [D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/new/ram.v:59]
WARNING: [VRFC 10-3705] select index 20 into 'ram' is out of bounds [D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/new/ram.v:60]
WARNING: [VRFC 10-3705] select index 21 into 'ram' is out of bounds [D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/new/ram.v:61]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_ram_cpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.sim/sim_1/behav/xsim/simulate.log"
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_ram_cpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ram_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/code4/addrselector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addrselector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/code4/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/code4/alu_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/code4/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/code4/data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/code4/datapc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/code4/ir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ir
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/code4/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/new/ram_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/code4/reg_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_group
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/code4/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/code4/state_transition.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_transition
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/new/water_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module water_led
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sim_1/new/tb_ram_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ram_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_ram_cpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ram_cpu_behav xil_defaultlib.tb_ram_cpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ram_cpu_behav xil_defaultlib.tb_ram_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'cz_flag' [D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sim_1/new/tb_ram_cpu.v:32]
WARNING: [VRFC 10-3705] select index 16 into 'ram' is out of bounds [D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/new/ram.v:59]
WARNING: [VRFC 10-3705] select index 17 into 'ram' is out of bounds [D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/new/ram.v:60]
WARNING: [VRFC 10-3705] select index 18 into 'ram' is out of bounds [D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/new/ram.v:61]
WARNING: [VRFC 10-3705] select index 19 into 'ram' is out of bounds [D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/new/ram.v:62]
WARNING: [VRFC 10-3705] select index 20 into 'ram' is out of bounds [D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/new/ram.v:63]
WARNING: [VRFC 10-3705] select index 21 into 'ram' is out of bounds [D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sources_1/imports/new/ram.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.datapc
Compiling module xil_defaultlib.addrselector
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.reg_group
Compiling module xil_defaultlib.alu_mux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.water_led
Compiling module xil_defaultlib.data_path
Compiling module xil_defaultlib.ir
Compiling module xil_defaultlib.state_transition
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.ram_cpu
Compiling module xil_defaultlib.tb_ram_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ram_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
save_wave_config {D:/Downloads/CPU_design_v7.3nowait/CPU_design_v5/project_4.srcs/sim_1/imports/codes/project_4/tb_cpu_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 14 16:29:14 2023...
