#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Sep 11 16:13:20 2024
# Process ID: 468529
# Current directory: /home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/zc706/vivado_synth
# Command line: vivado
# Log file: /home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/zc706/vivado_synth/vivado.log
# Journal file: /home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/zc706/vivado_synth/vivado.jou
# Running On: iitg-Precision-3660, OS: Linux, CPU Frequency: 2770.660 MHz, CPU Physical cores: 16, Host memory: 33317 MB
#-----------------------------------------------------------
start_gui
open_project /home/iitg/fpga_top_ajit/fpga_top_ajit.xpr
update_compile_order -fileset sources_1
ipx::package_project -root_dir /home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/zc706/ip_repo -vendor NinePath -library NY -taxonomy /UserIP -import_files
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  /home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/zc706/ip_repo [current_project]
update_ip_catalog
ipx::check_integrity -quiet -xrt [ipx::current_core]
ipx::archive_core /home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/zc706/ip_repo/NinePath_NY_fpga_top_1.0.zip [ipx::current_core]
create_bd_design "ajit"
startgroup
create_bd_cell -type ip -vlnv NinePath:NY:fpga_top:1.0 fpga_top_0
endgroup
startgroup
make_bd_pins_external  [get_bd_pins fpga_top_0/DEBUG_UART_RX] [get_bd_pins fpga_top_0/reset] [get_bd_pins fpga_top_0/CPU_MODE] [get_bd_pins fpga_top_0/clk_n] [get_bd_pins fpga_top_0/reset_clk] [get_bd_pins fpga_top_0/clk_p] [get_bd_pins fpga_top_0/SERIAL_UART_TX] [get_bd_pins fpga_top_0/SERIAL_UART_RX] [get_bd_pins fpga_top_0/DEBUG_UART_TX]
endgroup
update_compile_order -fileset sources_1
regenerate_bd_layout
validate_bd_design
save_bd_design
make_wrapper -files [get_files /home/iitg/fpga_top_ajit/fpga_top_ajit.srcs/sources_1/bd/ajit/ajit.bd] -top
add_files -norecurse /home/iitg/fpga_top_ajit/fpga_top_ajit.gen/sources_1/bd/ajit/hdl/ajit_wrapper.vhd
update_compile_order -fileset sources_1
file mkdir /home/iitg/fpga_top_ajit/fpga_top_ajit.srcs/constrs_1
file mkdir /home/iitg/fpga_top_ajit/fpga_top_ajit.srcs/constrs_1/new
close [ open /home/iitg/fpga_top_ajit/fpga_top_ajit.srcs/constrs_1/new/constraints.xdc w ]
add_files -fileset constrs_1 /home/iitg/fpga_top_ajit/fpga_top_ajit.srcs/constrs_1/new/constraints.xdc
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ajit_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
generate_target all [get_files  /home/iitg/fpga_top_ajit/fpga_top_ajit.srcs/sources_1/bd/ajit/ajit.bd]
catch { config_ip_cache -export [get_ips -all ajit_fpga_top_0_0] }
export_ip_user_files -of_objects [get_files /home/iitg/fpga_top_ajit/fpga_top_ajit.srcs/sources_1/bd/ajit/ajit.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/iitg/fpga_top_ajit/fpga_top_ajit.srcs/sources_1/bd/ajit/ajit.bd]
launch_runs ajit_fpga_top_0_0_synth_1 -jobs 12
wait_on_run ajit_fpga_top_0_0_synth_1
export_simulation -of_objects [get_files /home/iitg/fpga_top_ajit/fpga_top_ajit.srcs/sources_1/bd/ajit/ajit.bd] -directory /home/iitg/fpga_top_ajit/fpga_top_ajit.ip_user_files/sim_scripts -ip_user_files_dir /home/iitg/fpga_top_ajit/fpga_top_ajit.ip_user_files -ipstatic_source_dir /home/iitg/fpga_top_ajit/fpga_top_ajit.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/iitg/fpga_top_ajit/fpga_top_ajit.cache/compile_simlib/modelsim} {questa=/home/iitg/fpga_top_ajit/fpga_top_ajit.cache/compile_simlib/questa} {xcelium=/home/iitg/fpga_top_ajit/fpga_top_ajit.cache/compile_simlib/xcelium} {vcs=/home/iitg/fpga_top_ajit/fpga_top_ajit.cache/compile_simlib/vcs} {riviera=/home/iitg/fpga_top_ajit/fpga_top_ajit.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -jobs 12
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file /home/iitg/fpga_top_ajit/ajit_wrapper.xsa
write_hw_platform -fixed -force -file /home/iitg/fpga_top_ajit/ajit_wrapper1.xsa
write_bd_tcl -force /home/iitg/fpga_top_ajit/ajit.tcl
write_hw_platform -fixed -include_bit -force -file /home/iitg/fpga_top_ajit/ajit_wrapper2.xsa
delete_ip_run [get_files -of_objects [get_fileset sources_1] /home/iitg/fpga_top_ajit/fpga_top_ajit.srcs/sources_1/bd/ajit/ajit.bd]
set_property synth_checkpoint_mode None [get_files  /home/iitg/fpga_top_ajit/fpga_top_ajit.srcs/sources_1/bd/ajit/ajit.bd]
generate_target all [get_files  /home/iitg/fpga_top_ajit/fpga_top_ajit.srcs/sources_1/bd/ajit/ajit.bd]
export_ip_user_files -of_objects [get_files /home/iitg/fpga_top_ajit/fpga_top_ajit.srcs/sources_1/bd/ajit/ajit.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/iitg/fpga_top_ajit/fpga_top_ajit.srcs/sources_1/bd/ajit/ajit.bd] -directory /home/iitg/fpga_top_ajit/fpga_top_ajit.ip_user_files/sim_scripts -ip_user_files_dir /home/iitg/fpga_top_ajit/fpga_top_ajit.ip_user_files -ipstatic_source_dir /home/iitg/fpga_top_ajit/fpga_top_ajit.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/iitg/fpga_top_ajit/fpga_top_ajit.cache/compile_simlib/modelsim} {questa=/home/iitg/fpga_top_ajit/fpga_top_ajit.cache/compile_simlib/questa} {xcelium=/home/iitg/fpga_top_ajit/fpga_top_ajit.cache/compile_simlib/xcelium} {vcs=/home/iitg/fpga_top_ajit/fpga_top_ajit.cache/compile_simlib/vcs} {riviera=/home/iitg/fpga_top_ajit/fpga_top_ajit.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
write_hw_platform -fixed -force -file /home/iitg/fpga_top_ajit/ajit_wrapper31.xsa
write_hw_platform -fixed -force -file /home/iitg/fpga_top_ajit/ajit_boot2/ajit_wrapper4.xsa
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_project /home/iitg/vck190/vck190.xpr
current_project fpga_top_ajit
current_project vck190
open_bd_design {/home/iitg/vck190/vck190.srcs/sources_1/bd/vckajit/vckajit.bd}
reset_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
current_project fpga_top_ajit
current_project vck190
copy_run -name synth_1_copy_2 [get_runs synth_1] 
set_property board_part xilinx.com:vck190:part0:3.2 [current_project]
reset_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
update_compile_order -fileset sources_1
current_project fpga_top_ajit
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_bd_design {/home/iitg/fpga_top_ajit/fpga_top_ajit.srcs/sources_1/bd/ajit/ajit.bd}
reset_run impl_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
current_project vck190
launch_runs impl_1 -to_step write_device_image -jobs 12
wait_on_run impl_1
