{"vcs1":{"timestamp_begin":1728733238.849479451, "rt":1.61, "ut":0.75, "st":0.26}}
{"vcselab":{"timestamp_begin":1728733240.535421824, "rt":0.97, "ut":0.29, "st":0.13}}
{"link":{"timestamp_begin":1728733241.579316471, "rt":0.29, "ut":0.13, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728733238.302582743}
{"VCS_COMP_START_TIME": 1728733238.302582743}
{"VCS_COMP_END_TIME": 1728733243.332287881}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 332432}}
{"stitch_vcselab": {"peak_mem": 231556}}
