<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — interconnect stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="chip.html">chip</a></span> (20)
<br/><span class="tag"><a href="model.html">model</a></span> (19)
<br/><span class="tag"><a href="base.html">base</a></span> (18)
<br/><span class="tag"><a href="network.html">network</a></span> (18)
<br/><span class="tag"><a href="system.html">system</a></span> (16)
</div>
<h2><span class="ttl">Stem</span> interconnect$ (<a href="../words.html">all stems</a>)</h2>
<h3>134 papers:</h3>
<dl class="toc"><dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-AzarkhishRLB.html">DATE-2015-AzarkhishRLB</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>High performance AXI-4.0 based interconnect for extensible smart memory cubes (<abbr title="Erfan Azarkhish">EA</abbr>, <abbr title="Davide Rossi">DR</abbr>, <abbr title="Igor Loi">IL</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 1317–1322.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-DuongNXWTBYWW.html">DATE-2015-DuongNXWTBYWW</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Coherent crosstalk noise analyses in ring-based optical interconnects (<abbr title="Luan H. K. Duong">LHKD</abbr>, <abbr title="Mahdi Nikdast">MN</abbr>, <abbr title="Jiang Xu">JX</abbr>, <abbr title="Zhehui Wang">ZW</abbr>, <abbr title="Yvain Thonnart">YT</abbr>, <abbr title="Sébastien Le Beux">SLB</abbr>, <abbr title="Peng Yang">PY</abbr>, <abbr title="Xiaowen Wu">XW</abbr>, <abbr title="Zhifei Wang">ZW</abbr>), pp. 501–506.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-HuangTTC.html">DATE-2015-HuangTTC</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Feedback-bus oscillation ring: a general architecture for delay characterization and test of interconnects (<abbr title="Shi-Yu Huang">SYH</abbr>, <abbr title="Meng-Ting Tsai">MTT</abbr>, <abbr title="Kun-Han Hans Tsai">KHHT</abbr>, <abbr title="Wu-Tung Cheng">WTC</abbr>), pp. 924–927.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-KarageorgosSRRT.html">DATE-2015-KarageorgosSRRT</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/variability.html" title="variability">#variability</a></span></dt><dd>Impact of interconnect multiple-patterning variability on SRAMs (<abbr title="Ioannis Karageorgos">IK</abbr>, <abbr title="Michele Stucchi">MS</abbr>, <abbr title="Praveen Raghavan">PR</abbr>, <abbr title="Julien Ryckaert">JR</abbr>, <abbr title="Zsolt Tokei">ZT</abbr>, <abbr title="Diederik Verkest">DV</abbr>, <abbr title="Rogier Baert">RB</abbr>, <abbr title="Sushil Sakhare">SS</abbr>, <abbr title="Wim Dehaene">WD</abbr>), pp. 609–612.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-LaerEMWJ.html">DATE-2015-LaerEMWJ</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Coherence based message prediction for optically interconnected chip multiprocessors (<abbr title="Anouk Van Laer">AVL</abbr>, <abbr title="Chamath Ellawala">CE</abbr>, <abbr title="Muhammad Ridwan Madarbux">MRM</abbr>, <abbr title="Philip M. Watts">PMW</abbr>, <abbr title="Timothy M. Jones">TMJ</abbr>), pp. 613–616.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-LiFBLON.html">DATE-2015-LiFBLON</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Thermal aware design method for VCSEL-based on-chip optical interconnect (<abbr title="Hui Li">HL</abbr>, <abbr title="Alain Fourmigue">AF</abbr>, <abbr title="Sébastien Le Beux">SLB</abbr>, <abbr title="Xavier Letartre">XL</abbr>, <abbr title="Ian O'Connor">IO</abbr>, <abbr title="Gabriela Nicolescu">GN</abbr>), pp. 1120–1125.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-MaHJ.html">DATE-2015-MaHJ</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>A packet-switched interconnect for many-core systems with BE and RT service (<abbr title="Runan Ma">RM</abbr>, <abbr title="Zhida Hui">ZH</abbr>, <abbr title="Axel Jantsch">AJ</abbr>), pp. 980–983.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-XieKBWPC.html">DATE-2015-XieKBWPC</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Efficiency-driven design time optimization of a hybrid energy storage system with networked charge transfer interconnect (<abbr title="Qing Xie">QX</abbr>, <abbr title="Younghyun Kim">YK</abbr>, <abbr title="Donkyu Baek">DB</abbr>, <abbr title="Yanzhi Wang">YW</abbr>, <abbr title="Massoud Pedram">MP</abbr>, <abbr title="Naehyuck Chang">NC</abbr>), pp. 1607–1610.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-CilardoFGM.html">DATE-2014-CilardoFGM</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Joint communication scheduling and interconnect synthesis for FPGA-based many-core systems (<abbr title="Alessandro Cilardo">AC</abbr>, <abbr title="Edoardo Fusella">EF</abbr>, <abbr title="Luca Gallo">LG</abbr>, <abbr title="Antonino Mazzeo">AM</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-ErbSSB.html">DATE-2014-ErbSSB</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/smt.html" title="smt">#smt</a></span></dt><dd>Efficient SMT-based ATPG for interconnect open defects (<abbr title="Dominik Erb">DE</abbr>, <abbr title="Karsten Scheibler">KS</abbr>, <abbr title="Matthias Sauer">MS</abbr>, <abbr title="Bernd Becker">BB</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-TaouilMHM.html">DATE-2014-TaouilMHM</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span></dt><dd>Interconnect test for 3D stacked memory-on-logic (<abbr title="Mottaqiallah Taouil">MT</abbr>, <abbr title="Mahmoud Masadeh">MM</abbr>, <abbr title="Said Hamdioui">SH</abbr>, <abbr title="Erik Jan Marinissen">EJM</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-TurkyilmazCRBC.html">DATE-2014-TurkyilmazCRBC</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>3D FPGA using high-density interconnect Monolithic Integration (<abbr title="Ogun Turkyilmaz">OT</abbr>, <abbr title="Gerald Cibrario">GC</abbr>, <abbr title="Olivier Rozeau">OR</abbr>, <abbr title="Perrine Batude">PB</abbr>, <abbr title="Fabien Clermidy">FC</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-VillenaS.html">DATE-2014-VillenaS</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/variability.html" title="variability">#variability</a></span></dt><dd>Efficient analysis of variability impact on interconnect lines and resistor networks (<abbr title="Jorge Fernandez Villena">JFV</abbr>, <abbr title="L. Miguel Silveira">LMS</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-FettweisHLF.html">DATE-2013-FettweisHLF</a></dt><dd>Wireless interconnect for board and chip level (<abbr title="Gerhard Fettweis">GF</abbr>, <abbr title="Najeeb ul Hassan">NuH</abbr>, <abbr title="Lukas Landau">LL</abbr>, <abbr title="Erik Fischer">EF</abbr>), pp. 958–963.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-Pham-QuocHWABB.html">DATE-2013-Pham-QuocHWABB</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span></dt><dd>Hybrid interconnect design for heterogeneous hardware accelerators (<abbr title="Cuong Pham-Quoc">CPQ</abbr>, <abbr title="Jan Heisswolf">JH</abbr>, <abbr title="Stephan Werner">SW</abbr>, <abbr title="Zaid Al-Ars">ZAA</abbr>, <abbr title="Jürgen Becker">JB</abbr>, <abbr title="Koen Bertels">KB</abbr>), pp. 843–846.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-Xie.html">DATE-2013-Xie</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Future memory and interconnect technologies (<abbr title="Yuan Xie 0001">YX0</abbr>), pp. 964–969.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ZhaiYZ.html">DATE-2013-ZhaiYZ</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/float.html" title="float">#float</a></span> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span></dt><dd>GPU-friendly floating random walk algorithm for capacitance extraction of VLSI interconnects (<abbr title="Kuangya Zhai">KZ</abbr>, <abbr title="Wenjian Yu">WY</abbr>, <abbr title="Hao Zhuang">HZ</abbr>), pp. 1661–1666.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-2013-CuiBLD.html">HPDC-2013-CuiBLD</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Virtual TCP offload: optimizing ethernet overlay performance on advanced interconnects (<abbr title="Zheng Cui">ZC</abbr>, <abbr title="Patrick G. Bridges">PGB</abbr>, <abbr title="John R. Lange">JRL</abbr>, <abbr title="Peter A. Dinda">PAD</abbr>), pp. 49–60.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-2013-ChandraKZ.html">SOSP-2013-ChandraKZ</a> <span class="tag"><a href="../tag/web.html" title="web">#web</a></span> <span class="tag"><a href="../tag/web%20service.html" title="web service">#web service</a></span></dt><dd>Asynchronous intrusion recovery for interconnected web services (<abbr title="Ramesh Chandra">RC</abbr>, <abbr title="Taesoo Kim">TK</abbr>, <abbr title="Nickolai Zeldovich">NZ</abbr>), pp. 213–227.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-DasSHMC.html">DATE-2012-DasSHMC</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Dynamic Directories: A mechanism for reducing on-chip interconnect power in multicores (<abbr title="Abhishek Das">AD</abbr>, <abbr title="Matthew Schuchhardt">MS</abbr>, <abbr title="Nikos Hardavellas">NH</abbr>, <abbr title="Gokhan Memik">GM</abbr>, <abbr title="Alok N. Choudhary">ANC</abbr>), pp. 479–484.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/cikm.png" alt="CIKM"/><a href="../CIKM-2012-DragutOMMBS.html">CIKM-2012-DragutOMMBS</a></dt><dd>Lonomics Atlas: a tool to explore interconnected ionomic, genomic and environmental data (<abbr title="Eduard C. Dragut">ECD</abbr>, <abbr title="Mourad Ouzzani">MO</abbr>, <abbr title="Amgad Madkour">AM</abbr>, <abbr title="Nabeel Mohamed">NM</abbr>, <abbr title="Peter Baker">PB</abbr>, <abbr title="David E. Salt">DES</abbr>), pp. 2680–2682.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/models.png" alt="MODELS"/><a href="../MoDELS-2012-HegedusHRV.html">MoDELS-2012-HegedusHRV</a> <span class="tag"><a href="../tag/emf.html" title="emf">#emf</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Query-Driven Soft Interconnection of EMF Models (<abbr title="Ábel Hegedüs">ÁH</abbr>, <abbr title="Ákos Horváth">ÁH</abbr>, <abbr title="István Ráth">IR</abbr>, <abbr title="Dániel Varró">DV</abbr>), pp. 134–150.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-ChaixAZN.html">DATE-2011-ChaixAZN</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span></dt><dd>A fault-tolerant deadlock-free adaptive routing for on chip interconnects (<abbr title="Fabien Chaix">FC</abbr>, <abbr title="Dimiter Avresky">DA</abbr>, <abbr title="Nacer-Eddine Zergainoh">NEZ</abbr>, <abbr title="Michael Nicolaidis">MN</abbr>), pp. 909–912.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-GobbatoCG.html">DATE-2011-GobbatoCG</a> <span class="tag"><a href="../tag/megamodelling.html" title="megamodelling">#megamodelling</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A parallel Hamiltonian eigensolver for passivity characterization and enforcement of large interconnect macromodels (<abbr title="L. Gobbato">LG</abbr>, <abbr title="Alessandro Chinea">AC</abbr>, <abbr title="Stefano Grivet-Talocia">SGT</abbr>), pp. 26–31.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-OnizawaMH.html">DATE-2011-OnizawaMH</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span></dt><dd>Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring (<abbr title="Naoya Onizawa">NO</abbr>, <abbr title="Atsushi Matsumoto">AM</abbr>, <abbr title="Takahiro Hanyu">TH</abbr>), pp. 776–781.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-RahimiLKB.html">DATE-2011-RahimiLKB</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>A fully-synthesizable single-cycle interconnection network for Shared-L1 processor clusters (<abbr title="Abbas Rahimi">AR</abbr>, <abbr title="Igor Loi">IL</abbr>, <abbr title="Mohammad Reza Kakoee">MRK</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 491–496.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-WohSDKSBM.html">DATE-2011-WohSDKSBM</a></dt><dd>Low power interconnects for SIMD computers (<abbr title="Mark Woh">MW</abbr>, <abbr title="Sudhir Satpathy">SS</abbr>, <abbr title="Ronald G. Dreslinski">RGD</abbr>, <abbr title="Danny Kershaw">DK</abbr>, <abbr title="Dennis Sylvester">DS</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Trevor N. Mudge">TNM</abbr>), pp. 600–605.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-YoonLJPKPC.html">DATE-2011-YoonLJPKPC</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>I2CRF: Incremental interconnect customization for embedded reconfigurable fabrics (<abbr title="Jonghee W. Yoon">JWY</abbr>, <abbr title="Jongeun Lee">JL</abbr>, <abbr title="Jaewan Jung">JJ</abbr>, <abbr title="Sanghyun Park">SP</abbr>, <abbr title="Yongjoo Kim">YK</abbr>, <abbr title="Yunheung Paek">YP</abbr>, <abbr title="Doosan Cho">DC</abbr>), pp. 1346–1351.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-ChanHBBC.html">DATE-2010-ChanHBBC</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>PhoenixSim: A simulator for physical-layer analysis of chip-scale photonic interconnection networks (<abbr title="Johnnie Chan">JC</abbr>, <abbr title="Gilbert Hendry">GH</abbr>, <abbr title="Aleksandr Biberman">AB</abbr>, <abbr title="Keren Bergman">KB</abbr>, <abbr title="Luca P. Carloni">LPC</abbr>), pp. 691–696.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-El-MoselhyD.html">DATE-2010-El-MoselhyD</a> <span class="tag"><a href="../tag/order.html" title="order">#order</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Variation-aware interconnect extraction using statistical moment preserving model order reduction (<abbr title="Tarek A. El-Moselhy">TAEM</abbr>, <abbr title="Luca Daniel">LD</abbr>), pp. 453–458.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-JunYC.html">DATE-2010-JunYC</a> <span class="tag"><a href="../tag/library.html" title="library">#library</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network (<abbr title="Minje Jun">MJ</abbr>, <abbr title="Sungroh Yoon">SY</abbr>, <abbr title="Eui-Young Chung">EYC</abbr>), pp. 1390–1395.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-MahmoodBMMD.html">DATE-2010-MahmoodBMMD</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/order.html" title="order">#order</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>Passive reduced order modeling of multiport interconnects via semidefinite programming (<abbr title="Zohaib Mahmood">ZM</abbr>, <abbr title="Bradley N. Bond">BNB</abbr>, <abbr title="Tarek Moselhy">TM</abbr>, <abbr title="Alexandre Megretski">AM</abbr>, <abbr title="Luca Daniel">LD</abbr>), pp. 622–625.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-SrivastavaSB.html">DATE-2010-SrivastavaSB</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient 3D high-frequency impedance extraction for general interconnects and inductors above a layered substrate (<abbr title="Navin Srivastava">NS</abbr>, <abbr title="Roberto Suaya">RS</abbr>, <abbr title="Kaustav Banerjee">KB</abbr>), pp. 459–464.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-UgryumovaS.html">DATE-2010-UgryumovaS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On passivity of the super node algorithm for EM modeling of interconnect systems (<abbr title="Maria V. Ugryumova">MVU</abbr>, <abbr title="Wil H. A. Schilders">WHAS</abbr>), pp. 471–476.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-WeerasekeraGPT.html">DATE-2010-WeerasekeraGPT</a> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On signalling over Through-Silicon Via (TSV) interconnects in 3-D Integrated Circuits (<abbr title="Roshan Weerasekera">RW</abbr>, <abbr title="Matt Grange">MG</abbr>, <abbr title="Dinesh Pamunuwa">DP</abbr>, <abbr title="Hannu Tenhunen">HT</abbr>), pp. 1325–1328.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-ZengC.html">DATE-2010-ZengC</a> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Interconnect delay and slew metrics using the beta distribution (<abbr title="Jun-Kuei Zeng">JKZ</abbr>, <abbr title="Chung-Ping Chen">CPC</abbr>), pp. 1329–1332.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-ChenW.html">DATE-2009-ChenW</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>New simulation methodology of 3D surface roughness loss for interconnects modeling (<abbr title="Quan Chen">QC</abbr>, <abbr title="Ngai Wong">NW</abbr>), pp. 1184–1189.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-MadduriVBT.html">DATE-2009-MadduriVBT</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span></dt><dd>A monitor interconnect and support subsystem for multicore processors (<abbr title="Sailaja Madduri">SM</abbr>, <abbr title="Ramakrishna Vadlamani">RV</abbr>, <abbr title="Wayne Burleson">WB</abbr>, <abbr title="Russell Tessier">RT</abbr>), pp. 761–766.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-SioziosPS.html">DATE-2009-SioziosPS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>A software-supported methodology for exploring interconnection architectures targeting 3-D FPGAs (<abbr title="Kostas Siozios">KS</abbr>, <abbr title="Vasilis F. Pavlidis">VFP</abbr>, <abbr title="Dimitrios Soudris">DS</abbr>), pp. 172–177.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-VignonCDMF.html">DATE-2009-VignonCDMF</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>A novel DRAM architecture as a low leakage alternative for SRAM caches in a 3D interconnect context (<abbr title="Anselme Vignon">AV</abbr>, <abbr title="Stefan Cosemans">SC</abbr>, <abbr title="Wim Dehaene">WD</abbr>, <abbr title="Pol Marchal">PM</abbr>, <abbr title="Marco Facchini">MF</abbr>), pp. 929–933.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-WangM.html">DATE-2009-WangM</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>An accurate interconnect thermal model using equivalent transmission line circuit (<abbr title="Baohua Wang">BW</abbr>, <abbr title="Pinaki Mazumder">PM</abbr>), pp. 280–283.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-2009-HurseyML.html">HPDC-2009-HurseyML</a></dt><dd>Interconnect agnostic checkpoint/restart in open MPI (<abbr title="Joshua Hursey">JH</abbr>, <abbr title="Timothy Mattox">TM</abbr>, <abbr title="Andrew Lumsdaine">AL</abbr>), pp. 49–58.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/pepm.png" alt="PEPM"/><a href="../PEPM-2009-SalamaMTGO.html">PEPM-2009-SalamaMTGO</a> <span class="tag"><a href="../tag/consistency.html" title="consistency">#consistency</a></span> <span class="tag"><a href="../tag/dependent%20type.html" title="dependent type">#dependent type</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Static consistency checking for verilog wire interconnects: using dependent types to check the sanity of verilog descriptions (<abbr title="Cherif Salama">CS</abbr>, <abbr title="Gregory Malecha">GM</abbr>, <abbr title="Walid Taha">WT</abbr>, <abbr title="Jim Grundy">JG</abbr>, <abbr title="John O'Leary">JO</abbr>), pp. 121–130.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/keod.png" alt="KEOD"/><a href="../KEOD-2009-KrempelsPST.html">KEOD-2009-KrempelsPST</a> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span></dt><dd>Interconnected Tool-assistance for Development of Agent-oriented Software Systems (<abbr title="Karl-Heinz Krempels">KHK</abbr>, <abbr title="Andriy Panchenko">AP</abbr>, <abbr title="Janno von Stülpnagel">JvS</abbr>, <abbr title="Christoph Terwelp">CT</abbr>), pp. 308–314.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/kmis.png" alt="KMIS"/><a href="../KMIS-2009-Garrot-Lavoue.html">KMIS-2009-Garrot-Lavoue</a> <span class="tag"><a href="../tag/community.html" title="community">#community</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/information%20management.html" title="information management">#information management</a></span> <span class="tag"><a href="../tag/web.html" title="web">#web</a></span></dt><dd>Interconnection of Communities of Practice — A Web Platform for Knowledge Management (<abbr title="Élise Garrot-Lavoué">ÉGL</abbr>), pp. 13–20.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/models.png" alt="MODELS"/><a href="../MoDELS-2009-DawV.html">MoDELS-2009-DawV</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/state%20machine.html" title="state machine">#state machine</a></span> <span class="tag"><a href="../tag/uml.html" title="uml">#uml</a></span></dt><dd>Deterministic UML Models for Interconnected Activities and State Machines (<abbr title="Zamira Daw">ZD</abbr>, <abbr title="Marcus Vetter">MV</abbr>), pp. 556–570.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-Rimolo-DonadioSGKR.html">DATE-2008-Rimolo-DonadioSGKR</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Analysis and Optimization of the Recessed Probe Launch for High Frequency Measurements of PCB Interconnects (<abbr title="Renato Rimolo-Donadio">RRD</abbr>, <abbr title="Christian Schuster">CS</abbr>, <abbr title="Xiaoxiong Gu">XG</abbr>, <abbr title="Young Hoon Kwark">YHK</abbr>, <abbr title="Mark B. Ritter">MBR</abbr>), pp. 252–255.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-SrivastavaSB.html">DATE-2008-SrivastavaSB</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>High-Frequency Mutual Impedance Extraction of VLSI Interconnects In the Presence of a Multi-layer Conducting Substrate (<abbr title="Navin Srivastava">NS</abbr>, <abbr title="Roberto Suaya">RS</abbr>, <abbr title="Kaustav Banerjee">KB</abbr>), pp. 426–431.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-YonedaF.html">DATE-2008-YonedaF</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>Wrapper and TAM Co-Optimization for Reuse of SoC Functional Interconnects (<abbr title="Tomokazu Yoneda">TY</abbr>, <abbr title="Hideo Fujiwara">HF</abbr>), pp. 1366–1369.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-ZengC.html">DATE-2008-ZengC</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/polynomial.html" title="polynomial">#polynomial</a></span> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span></dt><dd>Deep Submicron Interconnect Timing Model with Quadratic Random Variable Analysis (<abbr title="Jun-Kuei Zeng">JKZ</abbr>, <abbr title="Chung-Ping Chen">CPC</abbr>), pp. 1091–1094.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/icpc.png" alt="ICPC"/><a href="../ICPC-2008-FonsecaCHP.html">ICPC-2008-FonsecaCHP</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/how.html" title="how">#how</a></span> <span class="tag"><a href="../tag/web.html" title="web">#web</a></span></dt><dd>How to Interconnect Operational and Behavioral Views of Web Applications (<abbr title="Ruben Filipe Cardoso da Fonseca">RFCdF</abbr>, <abbr title="Daniela Carneiro da Cruz">DCdC</abbr>, <abbr title="Pedro Rangel Henriques">PRH</abbr>, <abbr title="Maria João Varanda Pereira">MJVP</abbr>), pp. 263–267.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-ChoudhuryRRM.html">DATE-2007-ChoudhuryRRM</a> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Interactive presentation: Single-ended coding techniques for off-chip interconnects to commodity memory (<abbr title="Mihir R. Choudhury">MRC</abbr>, <abbr title="Kyle Ringgenberg">KR</abbr>, <abbr title="Scott Rixner">SR</abbr>, <abbr title="Kartik Mohanram">KM</abbr>), pp. 1072–1077.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-EachempatiNGVM.html">DATE-2007-EachempatiNGVM</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Assessing carbon nanotube bundle interconnect for future FPGA architectures (<abbr title="Soumya Eachempati">SE</abbr>, <abbr title="Arthur Nieuwoudt">AN</abbr>, <abbr title="Aman Gayasen">AG</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>, <abbr title="Yehia Massoud">YM</abbr>), pp. 307–312.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-FanMTCH.html">DATE-2007-FanMTCH</a> <span class="tag"><a href="../tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="../tag/order.html" title="order">#order</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Statistical model order reduction for interconnect circuits considering spatial correlations (<abbr title="Jeffrey Fan">JF</abbr>, <abbr title="Ning Mi">NM</abbr>, <abbr title="Sheldon X.-D. Tan">SXDT</abbr>, <abbr title="Yici Cai">YC</abbr>, <abbr title="Xianlong Hong">XH</abbr>), pp. 1508–1513.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-HuMWD.html">DATE-2007-HuMWD</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Optimization-based wideband basis functions for efficient interconnect extraction (<abbr title="Xin Hu">XH</abbr>, <abbr title="Tarek Moselhy">TM</abbr>, <abbr title="Jacob K. White">JKW</abbr>, <abbr title="Luca Daniel">LD</abbr>), pp. 1200–1205.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-KrauseBHTR.html">DATE-2007-KrauseBHTR</a> <span class="tag"><a href="../tag/component.html" title="component">#component</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Timing simulation of interconnected AUTOSAR software-components (<abbr title="Matthias Krause">MK</abbr>, <abbr title="Oliver Bringmann">OB</abbr>, <abbr title="André Hergenhan">AH</abbr>, <abbr title="Gökhan Tabanoglu">GT</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>), pp. 474–479.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-LeGB.html">DATE-2007-LeGB</a> <span class="tag"><a href="../tag/pervasive.html" title="pervasive">#pervasive</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal verification of a pervasive interconnect bus system in a high-performance microprocessor (<abbr title="Thuyen Le">TL</abbr>, <abbr title="Tilman Glökler">TG</abbr>, <abbr title="Jason Baumgartner">JB</abbr>), pp. 219–224.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-LinH.html">DATE-2007-LinH</a> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Interactive presentation: Statistical dual-Vdd assignment for FPGA interconnect power reduction (<abbr title="Yan Lin">YL</abbr>, <abbr title="Lei He">LH</abbr>), pp. 636–641.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-XuRC.html">DATE-2007-XuRC</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Interactive presentation: Analysis of power consumption and BER of flip-flop based interconnect pipelining (<abbr title="Jingye Xu">JX</abbr>, <abbr title="Abinash Roy">AR</abbr>, <abbr title="Masud H. Chowdhury">MHC</abbr>), pp. 1218–1223.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-ZhuZCXZ.html">DATE-2007-ZhuZCXZ</a> <span class="tag"><a href="../tag/grid.html" title="grid">#grid</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>A sparse grid based spectral stochastic collocation method for variations-aware capacitance extraction of interconnects under nanometer process technology (<abbr title="Hengliang Zhu">HZ</abbr>, <abbr title="Xuan Zeng">XZ</abbr>, <abbr title="Wei Cai">WC</abbr>, <abbr title="Jintao Xue">JX</abbr>, <abbr title="Dian Zhou">DZ</abbr>), pp. 1514–1519.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/seke.png" alt="SEKE"/><a href="../SEKE-2007-ZhouKBSC.html">SEKE-2007-ZhouKBSC</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/requirements.html" title="requirements">#requirements</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>A Framework of Hierarchical Requirements Patterns for Specifying Systems of Interconnected Simulink/Stateflow Modules (<abbr title="Changyan Zhou">CZ</abbr>, <abbr title="Ratnesh Kumar">RK</abbr>, <abbr title="Devesh Bhatt">DB</abbr>, <abbr title="Kirk Schloegel">KS</abbr>, <abbr title="Darren D. Cofer">DDC</abbr>), pp. 179–184.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-AbbaspourFP.html">DATE-2006-AbbaspourFP</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Non-gaussian statistical interconnect timing analysis (<abbr title="Soroush Abbaspour">SA</abbr>, <abbr title="Hanif Fatemi">HF</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 533–538.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-AngioliniMCBR.html">DATE-2006-AngioliniMCBR</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>Contrasting a NoC and a traditional interconnect fabric with layout awareness (<abbr title="Federico Angiolini">FA</abbr>, <abbr title="Paolo Meloni">PM</abbr>, <abbr title="Salvatore Carta">SC</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Luigi Raffo">LR</abbr>), pp. 124–129.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-LeeKKCY.html">DATE-2006-LeeKKCY</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>A network-on-chip with 3Gbps/wire serialized on-chip interconnect using adaptive control schemes (<abbr title="Se-Joong Lee">SJL</abbr>, <abbr title="Kwanho Kim">KK</abbr>, <abbr title="Hyejung Kim">HK</abbr>, <abbr title="Namjun Cho">NC</abbr>, <abbr title="Hoi-Jun Yoo">HJY</abbr>), pp. 79–80.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-Liu.html">DATE-2006-Liu</a></dt><dd>A practical method to estimate interconnect responses to variabilities (<abbr title="Frank Liu">FL</abbr>), pp. 545–546.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-OmanaCRM.html">DATE-2006-OmanaCRM</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Low-cost and highly reliable detector for transient and crosstalk faults affecting FPGA interconnects (<abbr title="Martin Omaña">MO</abbr>, <abbr title="José Manuel Cazeaux">JMC</abbr>, <abbr title="Daniele Rossi">DR</abbr>, <abbr title="Cecilia Metra">CM</abbr>), pp. 170–175.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-SutharD.html">DATE-2006-SutharD</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Efficient on-line interconnect testing in FPGAs with provable detectability for multiple faults (<abbr title="Vishal Suthar">VS</abbr>, <abbr title="Shantanu Dutt">SD</abbr>), pp. 1165–1170.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2006-DumitrascuBPBJ.html">DATE-DF-2006-DumitrascuBPBJ</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Flexible MPSoC platform with fast interconnect exploration for optimal system performance for a specific application (<abbr title="Florin Dumitrascu">FD</abbr>, <abbr title="Iuliana Bacivarov">IB</abbr>, <abbr title="Lorenzo Pieralisi">LP</abbr>, <abbr title="Marius Bonaciu">MB</abbr>, <abbr title="Ahmed Amine Jerraya">AAJ</abbr>), pp. 166–171.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2006-MeijerKB.html">DATE-DF-2006-MeijerKB</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span></dt><dd>Energy-efficient FPGA interconnect design (<abbr title="Maurice Meijer">MM</abbr>, <abbr title="Rohini Krishnan">RK</abbr>, <abbr title="Martijn T. Bennebroek">MTB</abbr>), pp. 42–47.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2006-QuaglioVCTM.html">DATE-DF-2006-QuaglioVCTM</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span></dt><dd>Interconnection framework for high-throughput, flexible LDPC decoders (<abbr title="Federico Quaglio">FQ</abbr>, <abbr title="Fabrizio Vacca">FV</abbr>, <abbr title="Cristiano Castellano">CC</abbr>, <abbr title="Alberto Tarable">AT</abbr>, <abbr title="Guido Masera">GM</abbr>), pp. 124–129.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/flops.png" alt="FLOPS"/><a href="../FLOPS-2006-PlasmeijerA.html">FLOPS-2006-PlasmeijerA</a> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/web.html" title="web">#web</a></span></dt><dd>iData for the World Wide Web — Programming Interconnected Web Forms (<abbr title="Rinus Plasmeijer">RP</abbr>, <abbr title="Peter Achten">PA</abbr>), pp. 242–258.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-v4-2006-ZhangMH.html">ICPR-v4-2006-ZhangMH</a> <span class="tag"><a href="../tag/feature%20model.html" title="feature model">#feature model</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Multiscale Feature Extraction of Finger-Vein Patterns Based on Curvelets and Local Interconnection Structure Neural Network (<abbr title="Zhongbo Zhang">ZZ</abbr>, <abbr title="Siliang Ma">SM</abbr>, <abbr title="Xiao Han">XH</abbr>), pp. 145–148.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-GangwarBPK.html">DATE-2005-GangwarBPK</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span></dt><dd>Evaluation of Bus Based Interconnect Mechanisms in Clustered VLIW Architectures (<abbr title="Anup Gangwar">AG</abbr>, <abbr title="M. Balakrishnan">MB</abbr>, <abbr title="Preeti Ranjan Panda">PRP</abbr>, <abbr title="Anshul Kumar">AK</abbr>), pp. 730–735.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-LiLLPN.html">DATE-2005-LiLLPN</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/order.html" title="order">#order</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/variability.html" title="variability">#variability</a></span></dt><dd>Modeling Interconnect Variability Using Efficient Parametric Model Order Reduction (<abbr title="Peng Li">PL</abbr>, <abbr title="Frank Liu">FL</abbr>, <abbr title="Xin Li">XL</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>, <abbr title="Sani R. Nassif">SRN</abbr>), pp. 958–963.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-SoensPWD.html">DATE-2005-SoensPWD</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Simulation Methodology for Analysis of Substrate Noise Impact on Analog / RF Circuits Including Interconnect Resistance (<abbr title="Charlotte Soens">CS</abbr>, <abbr title="Geert Van der Plas">GVdP</abbr>, <abbr title="Piet Wambacq">PW</abbr>, <abbr title="Stéphane Donnay">SD</abbr>), pp. 270–275.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-TsaiVXI.html">DATE-2005-TsaiVXI</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Leakage-Aware Interconnect for On-Chip Network (<abbr title="Yuh-Fang Tsai">YFT</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>, <abbr title="Yuan Xie">YX</abbr>, <abbr title="Mary Jane Irwin">MJI</abbr>), pp. 230–231.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-WeberCSW.html">DATE-2005-WeberCSW</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>A Quality-of-Service Mechanism for Interconnection Networks in System-on-Chips (<abbr title="Wolf-Dietrich Weber">WDW</abbr>, <abbr title="Joe Chou">JC</abbr>, <abbr title="Ian Swarbrick">IS</abbr>, <abbr title="Drew Wingard">DW</abbr>), pp. 1232–1237.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/cikm.png" alt="CIKM"/><a href="../CIKM-2005-CohenKKS.html">CIKM-2005-CohenKKS</a> <span class="tag"><a href="../tag/keyword.html" title="keyword">#keyword</a></span> <span class="tag"><a href="../tag/semantics.html" title="semantics">#semantics</a></span> <span class="tag"><a href="../tag/xml.html" title="xml">#xml</a></span></dt><dd>Interconnection semantics for keyword search in XML (<abbr title="Sara Cohen">SC</abbr>, <abbr title="Yaron Kanza">YK</abbr>, <abbr title="Benny Kimelfeld">BK</abbr>, <abbr title="Yehoshua Sagiv">YS</abbr>), pp. 389–396.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2005-FarahabadyS.html">SAC-2005-FarahabadyS</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/recursion.html" title="recursion">#recursion</a></span></dt><dd>The recursive transpose-connected cycles (RTCC) interconnection network for multiprocessors (<abbr title="M. Hoseiny Farahabady">MHF</abbr>, <abbr title="Hamid Sarbazi-Azad">HSA</abbr>), pp. 734–738.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2005-MonemizadehS.html">SAC-2005-MonemizadehS</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>The necklace-hypercube: a well scalable hypercube-based interconnection network for multiprocessors (<abbr title="M. Monemizadeh">MM</abbr>, <abbr title="Hamid Sarbazi-Azad">HSA</abbr>), pp. 729–733.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-CatthoorCMGLMSW.html">DATE-v1-2004-CatthoorCMGLMSW</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/how.html" title="how">#how</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>How Can System-Level Design Solve the Interconnect Technology Scaling Problem? (<abbr title="Francky Catthoor">FC</abbr>, <abbr title="Andrea Cuomo">AC</abbr>, <abbr title="Grant Martin">GM</abbr>, <abbr title="Patrick Groeneveld">PG</abbr>, <abbr title="Rudy Lauwereins">RL</abbr>, <abbr title="Karen Maex">KM</abbr>, <abbr title="Patrick van de Steeg">PvdS</abbr>, <abbr title="Ron Wilson">RW</abbr>), pp. 332–339.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-Fit-FloreaHK.html">DATE-v1-2004-Fit-FloreaHK</a></dt><dd>Enhancing Reliability of Operational Interconnections in FPGAs (<abbr title="Alex Fit-Florea">AFF</abbr>, <abbr title="Miroslav Halás">MH</abbr>, <abbr title="Fatih Kocan">FK</abbr>), pp. 746–747.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-LiVKI.html">DATE-v1-2004-LiVKI</a></dt><dd>A Crosstalk Aware Interconnect with Variable Cycle Transmission (<abbr title="Lin Li">LL</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Mary Jane Irwin">MJI</abbr>), pp. 102–107.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-ChandraXSP.html">DATE-v2-2004-ChandraXSP</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An Interconnect Channel Design Methodology for High Performance Integrated Circuits (<abbr title="Vikas Chandra">VC</abbr>, <abbr title="Anthony Xu">AX</abbr>, <abbr title="Herman Schmit">HS</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 1138–1143.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-JiangC04a.html">DATE-v2-2004-JiangC04a</a> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Realizable Reduction for Electromagnetically Coupled RLMC Interconnects (<abbr title="Rong Jiang">RJ</abbr>, <abbr title="Charlie Chung-Ping Chen">CCPC</abbr>), pp. 1400–1401.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-NakashimaIOM.html">DATE-v2-2004-NakashimaIOM</a></dt><dd>ULSI Interconnect Length Distribution Model Considering Core Utilization (<abbr title="Hidenari Nakashima">HN</abbr>, <abbr title="Junpei Inoue">JI</abbr>, <abbr title="Kenichi Okada">KO</abbr>, <abbr title="Kazuya Masu">KM</abbr>), pp. 1210–1217.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-DasguptaKM.html">DATE-2003-DasguptaKM</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A Novel Metric for Interconnect Architecture Performance (<abbr title="Parthasarathi Dasgupta">PD</abbr>, <abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Swamy Muddu">SM</abbr>), pp. 10448–10455.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-GerlingSSMT.html">DATE-2003-GerlingSSMT</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Improved Time Domain Simulation of Optical Multimode Intrasystem Interconnects (<abbr title="Jens Gerling">JG</abbr>, <abbr title="Oliver Stübbe">OS</abbr>, <abbr title="Jürgen Schrage">JS</abbr>, <abbr title="Gerd Mrozynski">GM</abbr>, <abbr title="Jürgen Teich">JT</abbr>), pp. 11110–11111.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-Grivet-TalociaSMC.html">DATE-2003-Grivet-TalociaSMC</a> <span class="tag"><a href="../tag/megamodelling.html" title="megamodelling">#megamodelling</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Combined FDTD/Macromodel Simulation of Interconnected Digital Devices (<abbr title="Stefano Grivet-Talocia">SGT</abbr>, <abbr title="Igor S. Stievano">ISS</abbr>, <abbr title="Ivan A. Maio">IAM</abbr>, <abbr title="Flavio G. Canavero">FGC</abbr>), pp. 10536–10541.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-LuK.html">DATE-2003-LuK</a></dt><dd>Interconnect Planning with Local Area Constrained Retiming (<abbr title="Ruibing Lu">RL</abbr>, <abbr title="Cheng-Kok Koh">CKK</abbr>), pp. 10442–10447.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-MartorellMA.html">DATE-2003-MartorellMA</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Modeling and Evaluation of Substrate Noise Induced by Interconnects (<abbr title="Ferran Martorell">FM</abbr>, <abbr title="Diego Mateo">DM</abbr>, <abbr title="Xavier Aragonès">XA</abbr>), pp. 10524–10529.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-PetrotG.html">DATE-2003-PetrotG</a> <span class="tag"><a href="../tag/api.html" title="api">#api</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/lightweight.html" title="lightweight">#lightweight</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Lightweight Implementation of the POSIX Threads API for an On-Chip MIPS Multiprocessor with VCI Interconnect (<abbr title="Frédéric Pétrot">FP</abbr>, <abbr title="Pascal Gomez">PG</abbr>), pp. 20051–20056.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-YeBM.html">DATE-2003-YeBM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span></dt><dd>Packetized On-Chip Interconnect Communication Analysis for MPSoC (<abbr title="Terry Tao Ye">TTY</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 10344–10349.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-BecerZBPH.html">DATE-2002-BecerZBPH</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Analysis of Noise Avoidance Techniques in DSM Interconnects Using a Complete Crosstalk Noise Model  (<abbr title="Murat R. Becer">MRB</abbr>, <abbr title="Vladimir Zolotov">VZ</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Rajendran Panda">RP</abbr>, <abbr title="Ibrahim N. Hajj">INH</abbr>), pp. 456–463.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-FavalliM.html">DATE-2002-FavalliM</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>Problems Due to Open Faults in the Interconnections of Self-Checking Data-Paths (<abbr title="Michele Favalli">MF</abbr>, <abbr title="Cecilia Metra">CM</abbr>), pp. 612–617.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-GorenZGGLASW.html">DATE-2002-GorenZGGLASW</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>An Interconnect-Aware Methodology for Analog and Mixed Signal Design, Based on High Bandwidth (Over 40 Ghz) On-Chip Transmission Line Approach  (<abbr title="David Goren">DG</abbr>, <abbr title="Michael Zelikson">MZ</abbr>, <abbr title="Tiberiu C. Galambos">TCG</abbr>, <abbr title="Rachel Gordin">RG</abbr>, <abbr title="Betty Livshitz">BL</abbr>, <abbr title="Alon Amir">AA</abbr>, <abbr title="Anatoly Sherman">AS</abbr>, <abbr title="Israel A. Wagner">IAW</abbr>), pp. 804–811.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-LuZKC.html">DATE-2002-LuZKC</a></dt><dd>Flip-Flop and Repeater Insertion for Early Interconnect Planning (<abbr title="Ruibing Lu">RL</abbr>, <abbr title="Guoan Zhong">GZ</abbr>, <abbr title="Cheng-Kok Koh">CKK</abbr>, <abbr title="Kai-Yuan Chao">KYC</abbr>), pp. 690–695.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-XuM.html">DATE-2002-XuM</a></dt><dd>Formulation of Low-Order Dominant Poles for Y-Matrix of Interconnects (<abbr title="Qinwei Xu">QX</abbr>, <abbr title="Pinaki Mazumder">PM</abbr>), pp. 820–825.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-YmeriNMRSV.html">DATE-2002-YmeriNMRSV</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Simple and Efficient Approach for Shunt Admittance Parameters Calculations of VLSI On-Chip Interconnects on Semiconducting Substrate (<abbr title="Hasan Ymeri">HY</abbr>, <abbr title="Bart Nauwelaers">BN</abbr>, <abbr title="Karen Maex">KM</abbr>, <abbr title="David De Roest">DDR</abbr>, <abbr title="Michele Stucchi">MS</abbr>, <abbr title="Servaas Vandenberghe">SV</abbr>), p. 1113.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-CappuccinoC.html">DATE-2001-CappuccinoC</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>CMOS sizing rule for high performance long interconnects (<abbr title="Gregorio Cappuccino">GC</abbr>, <abbr title="Giuseppe Cocorullo">GC</abbr>), p. 817.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-HuangM.html">DATE-2001-HuangM</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Managing dynamic reconfiguration overhead in systems-on-a-chip design using reconfigurable datapaths and optimized interconnection networks (<abbr title="Zhining Huang">ZH</abbr>, <abbr title="Sharad Malik">SM</abbr>), p. 735.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/tools.png" alt="TOOLS"/><a href="../TOOLS-EUROPE-2001-FiadeiroA.html">TOOLS-EUROPE-2001-FiadeiroA</a> <span class="tag"><a href="../tag/contract.html" title="contract">#contract</a></span></dt><dd>Interconnecting Objects via Contracts (<abbr title="José Luiz Fiadeiro">JLF</abbr>, <abbr title="Luis Filipe Andrade">LFA</abbr>), pp. 182–183.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2001-JangCJJ.html">SAC-2001-JangCJJ</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient schemes to scale the interconnection network bandwidth in a ring-based multiprocessor system (<abbr title="Byoung-Soon Jang">BSJ</abbr>, <abbr title="Sung Woo Chung">SWC</abbr>, <abbr title="Seong Tae Jhang">STJ</abbr>, <abbr title="Chu Shik Jhon">CSJ</abbr>), pp. 510–516.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-GuerrierG.html">DATE-2000-GuerrierG</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>A Generic Architecture for On-Chip Packet-Switched Interconnections (<abbr title="Pierre Guerrier">PG</abbr>, <abbr title="Alain Greiner">AG</abbr>), pp. 250–256.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-Pillkahn.html">DATE-2000-Pillkahn</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span></dt><dd>Evaluation of Interconnects with TDR (<abbr title="Ulf Pillkahn">UP</abbr>), p. 740.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-FeldmanKL.html">DATE-1999-FeldmanKL</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Techniques for Modeling Chip-Level Interconnect, Substrate and Package Parasitics (<abbr title="Peter Feldmann">PF</abbr>, <abbr title="Sharad Kapur">SK</abbr>, <abbr title="David E. Long">DEL</abbr>), pp. 418–417.</dd> <div class="pagevis" style="width:-1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-RenovellPFZ.html">DATE-1999-RenovellPFZ</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Testing the Configurable Interconnect/Logic Interface of SRAM-Based FPGA’s (<abbr title="Michel Renovell">MR</abbr>, <abbr title="Jean Michel Portal">JMP</abbr>, <abbr title="Joan Figueras">JF</abbr>, <abbr title="Yervant Zorian">YZ</abbr>), pp. 618–622.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-ShinKK.html">DATE-1999-ShinKK</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>At-Speed Boundary-Scan Interconnect Testing in a Board with Multiple System Clocks (<abbr title="Jongchul Shin">JS</abbr>, <abbr title="Hyunjin Kim">HK</abbr>, <abbr title="Sungho Kang">SK</abbr>), p. 473–?.</dd> 
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-ToulouseBLN.html">DATE-1999-ToulouseBLN</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient 3D Modelling for Extraction of Interconnect Capacitances in Deep Submicron Dense Layouts (<abbr title="A. Toulouse">AT</abbr>, <abbr title="David Bernard">DB</abbr>, <abbr title="Christian Landrault">CL</abbr>, <abbr title="Pascal Nouet">PN</abbr>), pp. 576–580.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-WangYK.html">DATE-1999-WangYK</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Coupled Noise Estimation for Distributed RC Interconnect Model (<abbr title="Janet Meiling Wang">JMW</abbr>, <abbr title="Qingjian Yu">QY</abbr>, <abbr title="Ernest S. Kuh">ESK</abbr>), pp. 664–668.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/uml.png" alt="UML"/><a href="../UML-1999-AndradeF.html">UML-1999-AndradeF</a> <span class="tag"><a href="../tag/contract.html" title="contract">#contract</a></span></dt><dd>Interconnecting Objects Via Contracts (<abbr title="Luis Filipe Andrade">LFA</abbr>, <abbr title="José Luiz Fiadeiro">JLF</abbr>), pp. 566–583.</dd> <div class="pagevis" style="width:17px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1999-HarwoodS.html">SAC-1999-HarwoodS</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>A Method of Trading Diameter for Reduced Degree to Construct Low Cost Interconnection Networks (<abbr title="Aaron Harwood">AH</abbr>, <abbr title="Hong Shen">HS</abbr>), pp. 474–480.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-GasteierGM.html">DATE-1998-GasteierGM</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Generation of Interconnect Topologies for Communication Synthesis (<abbr title="Michael Gasteier">MG</abbr>, <abbr title="Manfred Glesner">MG</abbr>, <abbr title="Michael Münch">MM</abbr>), pp. 36–42.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-KahngMSS.html">DATE-1998-KahngMSS</a></dt><dd>Interconnect Tuning Strategies for High-Performance Ics (<abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Sudhakar Muddu">SM</abbr>, <abbr title="Egino Sarto">ES</abbr>, <abbr title="Rahul Sharma">RS</abbr>), pp. 471–478.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-MarquesKWS.html">DATE-1998-MarquesKWS</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/order.html" title="order">#order</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>An Efficient Algorithm for Fast Parasitic Extraction and Passive Order Reduction of 3D Interconnect Models (<abbr title="Nuno Alexandre Marques">NAM</abbr>, <abbr title="Mattan Kamon">MK</abbr>, <abbr title="Jacob White">JW</abbr>, <abbr title="Luis Miguel Silveira">LMS</abbr>), pp. 538–543.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-NordholzGTONAW.html">DATE-1998-NordholzGTONAW</a> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Core Interconnect Testing Hazards (<abbr title="Petra Nordholz">PN</abbr>, <abbr title="Hartmut Grabinski">HG</abbr>, <abbr title="Dieter Treytnar">DT</abbr>, <abbr title="Jan Otterstedt">JO</abbr>, <abbr title="Dirk Niggemeyer">DN</abbr>, <abbr title="Uwe Arz">UA</abbr>, <abbr title="T. W. Williams">TWW</abbr>), pp. 953–954.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-ShaoC.html">DATE-1998-ShaoC</a> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>MCM Interconnect Design Using Two-Pole Approximation (<abbr title="Jianhua Shao">JS</abbr>, <abbr title="Richard M. M. Chen">RMMC</abbr>), pp. 544–548.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1998-ColeMHMRSSV.html">STOC-1998-ColeMHMRSSV</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span></dt><dd>Randomized Protocols for Low Congestion Circuit Routing in Multistage Interconnection Networks (<abbr title="Richard Cole">RC</abbr>, <abbr title="Bruce M. Maggs">BMM</abbr>, <abbr title="Friedhelm Meyer auf der Heide">FMadH</abbr>, <abbr title="Michael Mitzenmacher">MM</abbr>, <abbr title="Andréa W. Richa">AWR</abbr>, <abbr title="Klaus Schröder">KS</abbr>, <abbr title="Ramesh K. Sitaraman">RKS</abbr>, <abbr title="Berthold Vöcking">BV</abbr>), pp. 378–388.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-Kristof.html">EDTC-1997-Kristof</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/idea.html" title="idea">#idea</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Extension of the boundary-scan architecture and new idea of BIST for more effective testing and self-testing of interconnections (<abbr title="Adam Kristof">AK</abbr>), p. 630.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-KunduG.html">EDTC-1997-KunduG</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Inductance analysis of on-chip interconnects [deep submicron CMOS] (<abbr title="Sandip Kundu">SK</abbr>, <abbr title="Uttam Ghoshal">UG</abbr>), pp. 252–255.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-PomeranzR97a.html">EDTC-1997-PomeranzR97a</a> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/state%20machine.html" title="state machine">#state machine</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>On the use of reset to increase the testability of interconnected finite-state machines (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 554–559.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-SousaC.html">EDTC-1997-SousaC</a></dt><dd>Improved diagnosis of realistic interconnect shorts (<abbr title="José T. de Sousa">JTdS</abbr>, <abbr title="Peter Y. K. Cheung">PYKC</abbr>), pp. 501–505.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1997-ChoiK.html">SAC-1997-ChoiK</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Hierarchical multistage interconnection network for shared-memory multiprocessor system (<abbr title="Chang-hoon Choi">ChC</abbr>, <abbr title="Sung-Chun Kim">SCK</abbr>), pp. 468–472.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/icsme.png" alt="ICSME"/><a href="../ICSM-1996-MancoridisH.html">ICSM-1996-MancoridisH</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Recovering the Structure of Software Systems Using Tube Graph Interconnection Clustering (<abbr title="Spiros Mancoridis">SM</abbr>, <abbr title="Richard C. Holt">RCH</abbr>), p. 23–?.</dd> 
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1996-AbualiWS.html">SAC-1996-AbualiWS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/search-based.html" title="search-based">#search-based</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Solving the subset interconnection design problem using genetic algorithms (<abbr title="Faris N. Abuali">FNA</abbr>, <abbr title="Roger L. Wainwright">RLW</abbr>, <abbr title="Dale A. Schoenefeld">DAS</abbr>), pp. 299–304.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/fse.png" alt="FSE"/><a href="../FSE-1995-FiadeiroM.html">FSE-1995-FiadeiroM</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>Interconnecting Formalisms: Supporting Modularity, Reuse and Incrementality (<abbr title="José Luiz Fiadeiro">JLF</abbr>, <abbr title="Thomas Stephen Edward Maibaum">TSEM</abbr>), pp. 72–80.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-Su.html">EDAC-1994-Su</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/random%20testing.html" title="random testing">#random testing</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Random Testing of Interconnects in A Boundary Scan Environment (<abbr title="Chauchin Su">CS</abbr>), pp. 226–231.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1994-Upfal.html">ICALP-1994-Upfal</a> <span class="tag"><a href="../tag/formal%20method.html" title="formal method">#formal method</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>On the Theory of Interconnection Networks for Parallel Computers (<abbr title="Eli Upfal">EU</abbr>), pp. 473–486.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1993-ZhengLP.html">SAC-1993-ZhengLP</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Sparse Hypercube-Like Interconnection Networks (<abbr title="Si-Qing Zheng">SQZ</abbr>, <abbr title="Shahram Latifi">SL</abbr>, <abbr title="E. K. Park">EKP</abbr>), pp. 694–700.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/icse.png" alt="ICSE"/><a href="../ICSE-1987-Perry.html">ICSE-1987-Perry</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Software Interconnection Models (<abbr title="Dewayne E. Perry">DEP</abbr>), pp. 61–71.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/icgt.png" alt="ICGT"/><a href="../GG-1986-BaileyC.html">GG-1986-BaileyC</a> <span class="tag"><a href="../tag/graph%20grammar.html" title="graph grammar">#graph grammar</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>Graph Grammar Based Specification of Interconnection Structures for Massively Parallel Computation (<abbr title="Duane A. Bailey">DAB</abbr>, <abbr title="Janice E. Cuny">JEC</abbr>), pp. 73–85.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1982-GoguenM.html">ICALP-1982-GoguenM</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/persistent.html" title="persistent">#persistent</a></span></dt><dd>Universal Realization, Persistent Interconnection and Implementation of Abstract Modules (<abbr title="Joseph A. Goguen">JAG</abbr>, <abbr title="José Meseguer">JM</abbr>), pp. 265–281.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/icse.png" alt="ICSE"/><a href="../ICSE-1979-BerryP.html">ICSE-1979-BerryP</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>The Use of a Module Interconnection Specification Capability in the SARA System Design Methodology (<abbr title="Daniel M. Berry">DMB</abbr>, <abbr title="Maria Heloisa (Lolo) Penedo">MH(P</abbr>), pp. 294–307.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/icse.png" alt="ICSE"/><a href="../ICSE-1979-Tichy.html">ICSE-1979-Tichy</a> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span></dt><dd>Software Development Based on Module Interconnection (<abbr title="Walter F. Tichy">WFT</abbr>), pp. 29–41.</dd> <div class="pagevis" style="width:12px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>