// Seed: 532490208
module module_0 (
    output supply1 id_0,
    output supply0 id_1,
    input wand void id_2,
    input tri id_3,
    input tri id_4,
    input supply0 id_5
    , id_8,
    input wor id_6
);
  wand id_9, id_10;
  wire id_11;
  reg id_12, id_13, id_14;
  always id_14 <= -id_8;
  assign module_1.type_1 = 0;
  wire id_15, id_16, id_17;
  assign id_10 = 1'b0;
  wire id_18;
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    output tri1 id_2,
    input tri0 id_3,
    output wand id_4,
    output tri1 id_5,
    input wand id_6
);
  assign id_2 = id_6;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_6,
      id_0,
      id_3,
      id_0,
      id_6
  );
endmodule
