/* AUTOGENERATED STUB FOR ANDROID BUILD */
#ifndef TRACE_TRACE_HW_I386_H
#define TRACE_TRACE_HW_I386_H

/* No-op trace events */
#ifndef trace_event_get_state_backends
#define trace_event_get_state_backends(id) (0)
#endif
#ifndef trace_event_get_state
#define trace_event_get_state(id) (0)
#endif
#define TRACE_AMDVI_ALL_INVAL 0
#define TRACE_AMDVI_ALL_INVAL_ENABLED 0
#define TRACE_AMDVI_ALL_INVAL_BACKEND_DSTATE() (0)
static inline void trace_amdvi_all_inval(void) {
}
#define TRACE_AMDVI_CACHE_UPDATE 0
#define TRACE_AMDVI_CACHE_UPDATE_ENABLED 0
#define TRACE_AMDVI_CACHE_UPDATE_BACKEND_DSTATE() (0)
static inline void trace_amdvi_cache_update(uint16_t domid, uint8_t bus, uint8_t slot, uint8_t func, uint64_t gpa, uint64_t txaddr) {
    (void)domid;
    (void)bus;
    (void)slot;
    (void)func;
    (void)gpa;
    (void)txaddr;
}
#define TRACE_AMDVI_COMMAND_ERROR 0
#define TRACE_AMDVI_COMMAND_ERROR_ENABLED 0
#define TRACE_AMDVI_COMMAND_ERROR_BACKEND_DSTATE() (0)
static inline void trace_amdvi_command_error(uint64_t status) {
    (void)status;
}
#define TRACE_AMDVI_COMMAND_EXEC 0
#define TRACE_AMDVI_COMMAND_EXEC_ENABLED 0
#define TRACE_AMDVI_COMMAND_EXEC_BACKEND_DSTATE() (0)
static inline void trace_amdvi_command_exec(uint32_t head, uint32_t tail, uint64_t buf) {
    (void)head;
    (void)tail;
    (void)buf;
}
#define TRACE_AMDVI_COMMAND_READ_FAIL 0
#define TRACE_AMDVI_COMMAND_READ_FAIL_ENABLED 0
#define TRACE_AMDVI_COMMAND_READ_FAIL_BACKEND_DSTATE() (0)
static inline void trace_amdvi_command_read_fail(uint64_t addr, uint32_t head) {
    (void)addr;
    (void)head;
}
#define TRACE_AMDVI_COMPLETION_WAIT 0
#define TRACE_AMDVI_COMPLETION_WAIT_ENABLED 0
#define TRACE_AMDVI_COMPLETION_WAIT_BACKEND_DSTATE() (0)
static inline void trace_amdvi_completion_wait(uint64_t addr, uint64_t data) {
    (void)addr;
    (void)data;
}
#define TRACE_AMDVI_COMPLETION_WAIT_FAIL 0
#define TRACE_AMDVI_COMPLETION_WAIT_FAIL_ENABLED 0
#define TRACE_AMDVI_COMPLETION_WAIT_FAIL_BACKEND_DSTATE() (0)
static inline void trace_amdvi_completion_wait_fail(uint64_t addr) {
    (void)addr;
}
#define TRACE_AMDVI_CONTROL_STATUS 0
#define TRACE_AMDVI_CONTROL_STATUS_ENABLED 0
#define TRACE_AMDVI_CONTROL_STATUS_BACKEND_DSTATE() (0)
static inline void trace_amdvi_control_status(uint64_t val) {
    (void)val;
}
#define TRACE_AMDVI_DEVTAB_INVAL 0
#define TRACE_AMDVI_DEVTAB_INVAL_ENABLED 0
#define TRACE_AMDVI_DEVTAB_INVAL_BACKEND_DSTATE() (0)
static inline void trace_amdvi_devtab_inval(uint8_t bus, uint8_t slot, uint8_t func) {
    (void)bus;
    (void)slot;
    (void)func;
}
#define TRACE_AMDVI_DTE_GET_FAIL 0
#define TRACE_AMDVI_DTE_GET_FAIL_ENABLED 0
#define TRACE_AMDVI_DTE_GET_FAIL_BACKEND_DSTATE() (0)
static inline void trace_amdvi_dte_get_fail(uint64_t addr, uint32_t offset) {
    (void)addr;
    (void)offset;
}
#define TRACE_AMDVI_ERR 0
#define TRACE_AMDVI_ERR_ENABLED 0
#define TRACE_AMDVI_ERR_BACKEND_DSTATE() (0)
static inline void trace_amdvi_err(const char *str) {
    (void)str;
}
#define TRACE_AMDVI_EVNTLOG_FAIL 0
#define TRACE_AMDVI_EVNTLOG_FAIL_ENABLED 0
#define TRACE_AMDVI_EVNTLOG_FAIL_BACKEND_DSTATE() (0)
static inline void trace_amdvi_evntlog_fail(uint64_t addr, uint32_t head) {
    (void)addr;
    (void)head;
}
#define TRACE_AMDVI_GET_PTE_HWERROR 0
#define TRACE_AMDVI_GET_PTE_HWERROR_ENABLED 0
#define TRACE_AMDVI_GET_PTE_HWERROR_BACKEND_DSTATE() (0)
static inline void trace_amdvi_get_pte_hwerror(uint64_t addr) {
    (void)addr;
}
#define TRACE_AMDVI_INTR_INVAL 0
#define TRACE_AMDVI_INTR_INVAL_ENABLED 0
#define TRACE_AMDVI_INTR_INVAL_BACKEND_DSTATE() (0)
static inline void trace_amdvi_intr_inval(void) {
}
#define TRACE_AMDVI_INVALID_DTE 0
#define TRACE_AMDVI_INVALID_DTE_ENABLED 0
#define TRACE_AMDVI_INVALID_DTE_BACKEND_DSTATE() (0)
static inline void trace_amdvi_invalid_dte(uint64_t addr) {
    (void)addr;
}
#define TRACE_AMDVI_IOTLB_HIT 0
#define TRACE_AMDVI_IOTLB_HIT_ENABLED 0
#define TRACE_AMDVI_IOTLB_HIT_BACKEND_DSTATE() (0)
static inline void trace_amdvi_iotlb_hit(uint8_t bus, uint8_t slot, uint8_t func, uint64_t addr, uint64_t txaddr) {
    (void)bus;
    (void)slot;
    (void)func;
    (void)addr;
    (void)txaddr;
}
#define TRACE_AMDVI_IOTLB_INVAL 0
#define TRACE_AMDVI_IOTLB_INVAL_ENABLED 0
#define TRACE_AMDVI_IOTLB_INVAL_BACKEND_DSTATE() (0)
static inline void trace_amdvi_iotlb_inval(void) {
}
#define TRACE_AMDVI_IOTLB_RESET 0
#define TRACE_AMDVI_IOTLB_RESET_ENABLED 0
#define TRACE_AMDVI_IOTLB_RESET_BACKEND_DSTATE() (0)
static inline void trace_amdvi_iotlb_reset(void) {
}
#define TRACE_AMDVI_IR_DELIVERY_MODE 0
#define TRACE_AMDVI_IR_DELIVERY_MODE_ENABLED 0
#define TRACE_AMDVI_IR_DELIVERY_MODE_BACKEND_DSTATE() (0)
static inline void trace_amdvi_ir_delivery_mode(const char *str) {
    (void)str;
}
#define TRACE_AMDVI_IR_ERR 0
#define TRACE_AMDVI_IR_ERR_ENABLED 0
#define TRACE_AMDVI_IR_ERR_BACKEND_DSTATE() (0)
static inline void trace_amdvi_ir_err(const char *str) {
    (void)str;
}
#define TRACE_AMDVI_IR_INTCTL 0
#define TRACE_AMDVI_IR_INTCTL_ENABLED 0
#define TRACE_AMDVI_IR_INTCTL_BACKEND_DSTATE() (0)
static inline void trace_amdvi_ir_intctl(uint8_t val) {
    (void)val;
}
#define TRACE_AMDVI_IR_IRTE 0
#define TRACE_AMDVI_IR_IRTE_ENABLED 0
#define TRACE_AMDVI_IR_IRTE_BACKEND_DSTATE() (0)
static inline void trace_amdvi_ir_irte(uint64_t addr, uint64_t data) {
    (void)addr;
    (void)data;
}
#define TRACE_AMDVI_IR_IRTE_GA_VAL 0
#define TRACE_AMDVI_IR_IRTE_GA_VAL_ENABLED 0
#define TRACE_AMDVI_IR_IRTE_GA_VAL_BACKEND_DSTATE() (0)
static inline void trace_amdvi_ir_irte_ga_val(uint64_t hi, uint64_t lo) {
    (void)hi;
    (void)lo;
}
#define TRACE_AMDVI_IR_IRTE_VAL 0
#define TRACE_AMDVI_IR_IRTE_VAL_ENABLED 0
#define TRACE_AMDVI_IR_IRTE_VAL_BACKEND_DSTATE() (0)
static inline void trace_amdvi_ir_irte_val(uint32_t data) {
    (void)data;
}
#define TRACE_AMDVI_IR_REMAP_MSI 0
#define TRACE_AMDVI_IR_REMAP_MSI_ENABLED 0
#define TRACE_AMDVI_IR_REMAP_MSI_BACKEND_DSTATE() (0)
static inline void trace_amdvi_ir_remap_msi(uint64_t addr, uint64_t data, uint64_t addr2, uint64_t data2) {
    (void)addr;
    (void)data;
    (void)addr2;
    (void)data2;
}
#define TRACE_AMDVI_IR_REMAP_MSI_REQ 0
#define TRACE_AMDVI_IR_REMAP_MSI_REQ_ENABLED 0
#define TRACE_AMDVI_IR_REMAP_MSI_REQ_BACKEND_DSTATE() (0)
static inline void trace_amdvi_ir_remap_msi_req(uint64_t addr, uint64_t data, uint8_t devid) {
    (void)addr;
    (void)data;
    (void)devid;
}
#define TRACE_AMDVI_IR_TARGET_ABORT 0
#define TRACE_AMDVI_IR_TARGET_ABORT_ENABLED 0
#define TRACE_AMDVI_IR_TARGET_ABORT_BACKEND_DSTATE() (0)
static inline void trace_amdvi_ir_target_abort(const char *str) {
    (void)str;
}
#define TRACE_AMDVI_MEM_IR_WRITE 0
#define TRACE_AMDVI_MEM_IR_WRITE_ENABLED 0
#define TRACE_AMDVI_MEM_IR_WRITE_BACKEND_DSTATE() (0)
static inline void trace_amdvi_mem_ir_write(uint64_t addr, uint64_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_AMDVI_MEM_IR_WRITE_REQ 0
#define TRACE_AMDVI_MEM_IR_WRITE_REQ_ENABLED 0
#define TRACE_AMDVI_MEM_IR_WRITE_REQ_BACKEND_DSTATE() (0)
static inline void trace_amdvi_mem_ir_write_req(uint64_t addr, uint64_t val, uint32_t size) {
    (void)addr;
    (void)val;
    (void)size;
}
#define TRACE_AMDVI_MMIO_READ 0
#define TRACE_AMDVI_MMIO_READ_ENABLED 0
#define TRACE_AMDVI_MMIO_READ_BACKEND_DSTATE() (0)
static inline void trace_amdvi_mmio_read(const char *reg, uint64_t addr, unsigned size, uint64_t offset) {
    (void)reg;
    (void)addr;
    (void)size;
    (void)offset;
}
#define TRACE_AMDVI_MMIO_READ_INVALID 0
#define TRACE_AMDVI_MMIO_READ_INVALID_ENABLED 0
#define TRACE_AMDVI_MMIO_READ_INVALID_BACKEND_DSTATE() (0)
static inline void trace_amdvi_mmio_read_invalid(int max, uint64_t addr, unsigned size) {
    (void)max;
    (void)addr;
    (void)size;
}
#define TRACE_AMDVI_MMIO_WRITE 0
#define TRACE_AMDVI_MMIO_WRITE_ENABLED 0
#define TRACE_AMDVI_MMIO_WRITE_BACKEND_DSTATE() (0)
static inline void trace_amdvi_mmio_write(const char *reg, uint64_t addr, unsigned size, uint64_t val, uint64_t offset) {
    (void)reg;
    (void)addr;
    (void)size;
    (void)val;
    (void)offset;
}
#define TRACE_AMDVI_MODE_INVALID 0
#define TRACE_AMDVI_MODE_INVALID_ENABLED 0
#define TRACE_AMDVI_MODE_INVALID_BACKEND_DSTATE() (0)
static inline void trace_amdvi_mode_invalid(uint8_t level, uint64_t addr) {
    (void)level;
    (void)addr;
}
#define TRACE_AMDVI_PAGE_FAULT 0
#define TRACE_AMDVI_PAGE_FAULT_ENABLED 0
#define TRACE_AMDVI_PAGE_FAULT_BACKEND_DSTATE() (0)
static inline void trace_amdvi_page_fault(uint64_t addr) {
    (void)addr;
}
#define TRACE_AMDVI_PAGES_INVAL 0
#define TRACE_AMDVI_PAGES_INVAL_ENABLED 0
#define TRACE_AMDVI_PAGES_INVAL_BACKEND_DSTATE() (0)
static inline void trace_amdvi_pages_inval(uint16_t domid) {
    (void)domid;
}
#define TRACE_AMDVI_PPR_EXEC 0
#define TRACE_AMDVI_PPR_EXEC_ENABLED 0
#define TRACE_AMDVI_PPR_EXEC_BACKEND_DSTATE() (0)
static inline void trace_amdvi_ppr_exec(void) {
}
#define TRACE_AMDVI_PREFETCH_PAGES 0
#define TRACE_AMDVI_PREFETCH_PAGES_ENABLED 0
#define TRACE_AMDVI_PREFETCH_PAGES_BACKEND_DSTATE() (0)
static inline void trace_amdvi_prefetch_pages(void) {
}
#define TRACE_AMDVI_TRANSLATION_RESULT 0
#define TRACE_AMDVI_TRANSLATION_RESULT_ENABLED 0
#define TRACE_AMDVI_TRANSLATION_RESULT_BACKEND_DSTATE() (0)
static inline void trace_amdvi_translation_result(uint8_t bus, uint8_t slot, uint8_t func, uint64_t addr, uint64_t txaddr) {
    (void)bus;
    (void)slot;
    (void)func;
    (void)addr;
    (void)txaddr;
}
#define TRACE_AMDVI_UNHANDLED_COMMAND 0
#define TRACE_AMDVI_UNHANDLED_COMMAND_ENABLED 0
#define TRACE_AMDVI_UNHANDLED_COMMAND_BACKEND_DSTATE() (0)
static inline void trace_amdvi_unhandled_command(uint8_t type) {
    (void)type;
}
#define TRACE_PORT92_READ 0
#define TRACE_PORT92_READ_ENABLED 0
#define TRACE_PORT92_READ_BACKEND_DSTATE() (0)
static inline void trace_port92_read(uint8_t val) {
    (void)val;
}
#define TRACE_PORT92_WRITE 0
#define TRACE_PORT92_WRITE_ENABLED 0
#define TRACE_PORT92_WRITE_BACKEND_DSTATE() (0)
static inline void trace_port92_write(uint8_t val) {
    (void)val;
}
#define TRACE_VMMOUSE_DATA 0
#define TRACE_VMMOUSE_DATA_ENABLED 0
#define TRACE_VMMOUSE_DATA_BACKEND_DSTATE() (0)
static inline void trace_vmmouse_data(uint32_t size) {
    (void)size;
}
#define TRACE_VMMOUSE_DISABLE 0
#define TRACE_VMMOUSE_DISABLE_ENABLED 0
#define TRACE_VMMOUSE_DISABLE_BACKEND_DSTATE() (0)
static inline void trace_vmmouse_disable(void) {
}
#define TRACE_VMMOUSE_GET_STATUS 0
#define TRACE_VMMOUSE_GET_STATUS_ENABLED 0
#define TRACE_VMMOUSE_GET_STATUS_BACKEND_DSTATE() (0)
static inline void trace_vmmouse_get_status(void) {
}
#define TRACE_VMMOUSE_INIT 0
#define TRACE_VMMOUSE_INIT_ENABLED 0
#define TRACE_VMMOUSE_INIT_BACKEND_DSTATE() (0)
static inline void trace_vmmouse_init(void) {
}
#define TRACE_VMMOUSE_MOUSE_EVENT 0
#define TRACE_VMMOUSE_MOUSE_EVENT_ENABLED 0
#define TRACE_VMMOUSE_MOUSE_EVENT_BACKEND_DSTATE() (0)
static inline void trace_vmmouse_mouse_event(int x, int y, int dz, int buttons_state) {
    (void)x;
    (void)y;
    (void)dz;
    (void)buttons_state;
}
#define TRACE_VMMOUSE_READ_ID 0
#define TRACE_VMMOUSE_READ_ID_ENABLED 0
#define TRACE_VMMOUSE_READ_ID_BACKEND_DSTATE() (0)
static inline void trace_vmmouse_read_id(void) {
}
#define TRACE_VMMOUSE_REQUEST_ABSOLUTE 0
#define TRACE_VMMOUSE_REQUEST_ABSOLUTE_ENABLED 0
#define TRACE_VMMOUSE_REQUEST_ABSOLUTE_BACKEND_DSTATE() (0)
static inline void trace_vmmouse_request_absolute(void) {
}
#define TRACE_VMMOUSE_REQUEST_RELATIVE 0
#define TRACE_VMMOUSE_REQUEST_RELATIVE_ENABLED 0
#define TRACE_VMMOUSE_REQUEST_RELATIVE_BACKEND_DSTATE() (0)
static inline void trace_vmmouse_request_relative(void) {
}
#define TRACE_VMPORT_COMMAND 0
#define TRACE_VMPORT_COMMAND_ENABLED 0
#define TRACE_VMPORT_COMMAND_BACKEND_DSTATE() (0)
static inline void trace_vmport_command(unsigned char command) {
    (void)command;
}
#define TRACE_VMPORT_REGISTER 0
#define TRACE_VMPORT_REGISTER_ENABLED 0
#define TRACE_VMPORT_REGISTER_BACKEND_DSTATE() (0)
static inline void trace_vmport_register(unsigned char command, void *func, void *opaque) {
    (void)command;
    (void)func;
    (void)opaque;
}
#define TRACE_VTD_AS_UNMAP_WHOLE 0
#define TRACE_VTD_AS_UNMAP_WHOLE_ENABLED 0
#define TRACE_VTD_AS_UNMAP_WHOLE_BACKEND_DSTATE() (0)
static inline void trace_vtd_as_unmap_whole(uint8_t bus, uint8_t slot, uint8_t fn, uint64_t iova, uint64_t size) {
    (void)bus;
    (void)slot;
    (void)fn;
    (void)iova;
    (void)size;
}
#define TRACE_VTD_CE_NOT_PRESENT 0
#define TRACE_VTD_CE_NOT_PRESENT_ENABLED 0
#define TRACE_VTD_CE_NOT_PRESENT_BACKEND_DSTATE() (0)
static inline void trace_vtd_ce_not_present(uint8_t bus, uint8_t devfn) {
    (void)bus;
    (void)devfn;
}
#define TRACE_VTD_CONTEXT_CACHE_RESET 0
#define TRACE_VTD_CONTEXT_CACHE_RESET_ENABLED 0
#define TRACE_VTD_CONTEXT_CACHE_RESET_BACKEND_DSTATE() (0)
static inline void trace_vtd_context_cache_reset(void) {
}
#define TRACE_VTD_DMAR_ENABLE 0
#define TRACE_VTD_DMAR_ENABLE_ENABLED 0
#define TRACE_VTD_DMAR_ENABLE_BACKEND_DSTATE() (0)
static inline void trace_vtd_dmar_enable(bool en) {
    (void)en;
}
#define TRACE_VTD_DMAR_FAULT 0
#define TRACE_VTD_DMAR_FAULT_ENABLED 0
#define TRACE_VTD_DMAR_FAULT_BACKEND_DSTATE() (0)
static inline void trace_vtd_dmar_fault(uint16_t sid, int fault, uint64_t addr, bool is_write) {
    (void)sid;
    (void)fault;
    (void)addr;
    (void)is_write;
}
#define TRACE_VTD_DMAR_TRANSLATE 0
#define TRACE_VTD_DMAR_TRANSLATE_ENABLED 0
#define TRACE_VTD_DMAR_TRANSLATE_BACKEND_DSTATE() (0)
static inline void trace_vtd_dmar_translate(uint8_t bus, uint8_t slot, uint8_t func, uint64_t iova, uint64_t gpa, uint64_t mask) {
    (void)bus;
    (void)slot;
    (void)func;
    (void)iova;
    (void)gpa;
    (void)mask;
}
#define TRACE_VTD_FAULT_DISABLED 0
#define TRACE_VTD_FAULT_DISABLED_ENABLED 0
#define TRACE_VTD_FAULT_DISABLED_BACKEND_DSTATE() (0)
static inline void trace_vtd_fault_disabled(void) {
}
#define TRACE_VTD_FRR_NEW 0
#define TRACE_VTD_FRR_NEW_ENABLED 0
#define TRACE_VTD_FRR_NEW_BACKEND_DSTATE() (0)
static inline void trace_vtd_frr_new(int index, uint64_t hi, uint64_t lo) {
    (void)index;
    (void)hi;
    (void)lo;
}
#define TRACE_VTD_FSTS_CLEAR_IP 0
#define TRACE_VTD_FSTS_CLEAR_IP_ENABLED 0
#define TRACE_VTD_FSTS_CLEAR_IP_BACKEND_DSTATE() (0)
static inline void trace_vtd_fsts_clear_ip(void) {
}
#define TRACE_VTD_FSTS_PPF 0
#define TRACE_VTD_FSTS_PPF_ENABLED 0
#define TRACE_VTD_FSTS_PPF_BACKEND_DSTATE() (0)
static inline void trace_vtd_fsts_ppf(bool set) {
    (void)set;
}
#define TRACE_VTD_INV_DESC 0
#define TRACE_VTD_INV_DESC_ENABLED 0
#define TRACE_VTD_INV_DESC_BACKEND_DSTATE() (0)
static inline void trace_vtd_inv_desc(const char *type, uint64_t hi, uint64_t lo) {
    (void)type;
    (void)hi;
    (void)lo;
}
#define TRACE_VTD_INV_DESC_CC_DEVICE 0
#define TRACE_VTD_INV_DESC_CC_DEVICE_ENABLED 0
#define TRACE_VTD_INV_DESC_CC_DEVICE_BACKEND_DSTATE() (0)
static inline void trace_vtd_inv_desc_cc_device(uint8_t bus, uint8_t dev, uint8_t fn) {
    (void)bus;
    (void)dev;
    (void)fn;
}
#define TRACE_VTD_INV_DESC_CC_DEVICES 0
#define TRACE_VTD_INV_DESC_CC_DEVICES_ENABLED 0
#define TRACE_VTD_INV_DESC_CC_DEVICES_BACKEND_DSTATE() (0)
static inline void trace_vtd_inv_desc_cc_devices(uint16_t sid, uint16_t fmask) {
    (void)sid;
    (void)fmask;
}
#define TRACE_VTD_INV_DESC_CC_DOMAIN 0
#define TRACE_VTD_INV_DESC_CC_DOMAIN_ENABLED 0
#define TRACE_VTD_INV_DESC_CC_DOMAIN_BACKEND_DSTATE() (0)
static inline void trace_vtd_inv_desc_cc_domain(uint16_t domain) {
    (void)domain;
}
#define TRACE_VTD_INV_DESC_CC_GLOBAL 0
#define TRACE_VTD_INV_DESC_CC_GLOBAL_ENABLED 0
#define TRACE_VTD_INV_DESC_CC_GLOBAL_BACKEND_DSTATE() (0)
static inline void trace_vtd_inv_desc_cc_global(void) {
}
#define TRACE_VTD_INV_DESC_IEC 0
#define TRACE_VTD_INV_DESC_IEC_ENABLED 0
#define TRACE_VTD_INV_DESC_IEC_BACKEND_DSTATE() (0)
static inline void trace_vtd_inv_desc_iec(uint32_t granularity, uint32_t index, uint32_t mask) {
    (void)granularity;
    (void)index;
    (void)mask;
}
#define TRACE_VTD_INV_DESC_IOTLB_DOMAIN 0
#define TRACE_VTD_INV_DESC_IOTLB_DOMAIN_ENABLED 0
#define TRACE_VTD_INV_DESC_IOTLB_DOMAIN_BACKEND_DSTATE() (0)
static inline void trace_vtd_inv_desc_iotlb_domain(uint16_t domain) {
    (void)domain;
}
#define TRACE_VTD_INV_DESC_IOTLB_GLOBAL 0
#define TRACE_VTD_INV_DESC_IOTLB_GLOBAL_ENABLED 0
#define TRACE_VTD_INV_DESC_IOTLB_GLOBAL_BACKEND_DSTATE() (0)
static inline void trace_vtd_inv_desc_iotlb_global(void) {
}
#define TRACE_VTD_INV_DESC_IOTLB_PAGES 0
#define TRACE_VTD_INV_DESC_IOTLB_PAGES_ENABLED 0
#define TRACE_VTD_INV_DESC_IOTLB_PAGES_BACKEND_DSTATE() (0)
static inline void trace_vtd_inv_desc_iotlb_pages(uint16_t domain, uint64_t addr, uint8_t mask) {
    (void)domain;
    (void)addr;
    (void)mask;
}
#define TRACE_VTD_INV_DESC_IOTLB_PASID 0
#define TRACE_VTD_INV_DESC_IOTLB_PASID_ENABLED 0
#define TRACE_VTD_INV_DESC_IOTLB_PASID_BACKEND_DSTATE() (0)
static inline void trace_vtd_inv_desc_iotlb_pasid(uint16_t domain, uint32_t pasid) {
    (void)domain;
    (void)pasid;
}
#define TRACE_VTD_INV_DESC_IOTLB_PASID_PAGES 0
#define TRACE_VTD_INV_DESC_IOTLB_PASID_PAGES_ENABLED 0
#define TRACE_VTD_INV_DESC_IOTLB_PASID_PAGES_BACKEND_DSTATE() (0)
static inline void trace_vtd_inv_desc_iotlb_pasid_pages(uint16_t domain, uint64_t addr, uint8_t mask, uint32_t pasid) {
    (void)domain;
    (void)addr;
    (void)mask;
    (void)pasid;
}
#define TRACE_VTD_INV_DESC_PASID_CACHE_DSI 0
#define TRACE_VTD_INV_DESC_PASID_CACHE_DSI_ENABLED 0
#define TRACE_VTD_INV_DESC_PASID_CACHE_DSI_BACKEND_DSTATE() (0)
static inline void trace_vtd_inv_desc_pasid_cache_dsi(uint16_t domain) {
    (void)domain;
}
#define TRACE_VTD_INV_DESC_PASID_CACHE_GSI 0
#define TRACE_VTD_INV_DESC_PASID_CACHE_GSI_ENABLED 0
#define TRACE_VTD_INV_DESC_PASID_CACHE_GSI_BACKEND_DSTATE() (0)
static inline void trace_vtd_inv_desc_pasid_cache_gsi(void) {
}
#define TRACE_VTD_INV_DESC_PASID_CACHE_PSI 0
#define TRACE_VTD_INV_DESC_PASID_CACHE_PSI_ENABLED 0
#define TRACE_VTD_INV_DESC_PASID_CACHE_PSI_BACKEND_DSTATE() (0)
static inline void trace_vtd_inv_desc_pasid_cache_psi(uint16_t domain, uint32_t pasid) {
    (void)domain;
    (void)pasid;
}
#define TRACE_VTD_INV_DESC_WAIT_IRQ 0
#define TRACE_VTD_INV_DESC_WAIT_IRQ_ENABLED 0
#define TRACE_VTD_INV_DESC_WAIT_IRQ_BACKEND_DSTATE() (0)
static inline void trace_vtd_inv_desc_wait_irq(const char *msg) {
    (void)msg;
}
#define TRACE_VTD_INV_DESC_WAIT_SW 0
#define TRACE_VTD_INV_DESC_WAIT_SW_ENABLED 0
#define TRACE_VTD_INV_DESC_WAIT_SW_BACKEND_DSTATE() (0)
static inline void trace_vtd_inv_desc_wait_sw(uint64_t addr, uint32_t data) {
    (void)addr;
    (void)data;
}
#define TRACE_VTD_INV_DESC_WAIT_WRITE_FAIL 0
#define TRACE_VTD_INV_DESC_WAIT_WRITE_FAIL_ENABLED 0
#define TRACE_VTD_INV_DESC_WAIT_WRITE_FAIL_BACKEND_DSTATE() (0)
static inline void trace_vtd_inv_desc_wait_write_fail(uint64_t hi, uint64_t lo) {
    (void)hi;
    (void)lo;
}
#define TRACE_VTD_INV_QI_ENABLE 0
#define TRACE_VTD_INV_QI_ENABLE_ENABLED 0
#define TRACE_VTD_INV_QI_ENABLE_BACKEND_DSTATE() (0)
static inline void trace_vtd_inv_qi_enable(bool enable) {
    (void)enable;
}
#define TRACE_VTD_INV_QI_FETCH 0
#define TRACE_VTD_INV_QI_FETCH_ENABLED 0
#define TRACE_VTD_INV_QI_FETCH_BACKEND_DSTATE() (0)
static inline void trace_vtd_inv_qi_fetch(void) {
}
#define TRACE_VTD_INV_QI_HEAD 0
#define TRACE_VTD_INV_QI_HEAD_ENABLED 0
#define TRACE_VTD_INV_QI_HEAD_BACKEND_DSTATE() (0)
static inline void trace_vtd_inv_qi_head(uint16_t head) {
    (void)head;
}
#define TRACE_VTD_INV_QI_SETUP 0
#define TRACE_VTD_INV_QI_SETUP_ENABLED 0
#define TRACE_VTD_INV_QI_SETUP_BACKEND_DSTATE() (0)
static inline void trace_vtd_inv_qi_setup(uint64_t addr, int size) {
    (void)addr;
    (void)size;
}
#define TRACE_VTD_INV_QI_TAIL 0
#define TRACE_VTD_INV_QI_TAIL_ENABLED 0
#define TRACE_VTD_INV_QI_TAIL_BACKEND_DSTATE() (0)
static inline void trace_vtd_inv_qi_tail(uint16_t head) {
    (void)head;
}
#define TRACE_VTD_IOTLB_CC_HIT 0
#define TRACE_VTD_IOTLB_CC_HIT_ENABLED 0
#define TRACE_VTD_IOTLB_CC_HIT_BACKEND_DSTATE() (0)
static inline void trace_vtd_iotlb_cc_hit(uint8_t bus, uint8_t devfn, uint64_t high, uint64_t low, uint32_t gen) {
    (void)bus;
    (void)devfn;
    (void)high;
    (void)low;
    (void)gen;
}
#define TRACE_VTD_IOTLB_CC_UPDATE 0
#define TRACE_VTD_IOTLB_CC_UPDATE_ENABLED 0
#define TRACE_VTD_IOTLB_CC_UPDATE_BACKEND_DSTATE() (0)
static inline void trace_vtd_iotlb_cc_update(uint8_t bus, uint8_t devfn, uint64_t high, uint64_t low, uint32_t gen1, uint32_t gen2) {
    (void)bus;
    (void)devfn;
    (void)high;
    (void)low;
    (void)gen1;
    (void)gen2;
}
#define TRACE_VTD_IOTLB_PAGE_HIT 0
#define TRACE_VTD_IOTLB_PAGE_HIT_ENABLED 0
#define TRACE_VTD_IOTLB_PAGE_HIT_BACKEND_DSTATE() (0)
static inline void trace_vtd_iotlb_page_hit(uint16_t sid, uint64_t addr, uint64_t slpte, uint16_t domain) {
    (void)sid;
    (void)addr;
    (void)slpte;
    (void)domain;
}
#define TRACE_VTD_IOTLB_PAGE_UPDATE 0
#define TRACE_VTD_IOTLB_PAGE_UPDATE_ENABLED 0
#define TRACE_VTD_IOTLB_PAGE_UPDATE_BACKEND_DSTATE() (0)
static inline void trace_vtd_iotlb_page_update(uint16_t sid, uint64_t addr, uint64_t slpte, uint16_t domain) {
    (void)sid;
    (void)addr;
    (void)slpte;
    (void)domain;
}
#define TRACE_VTD_IOTLB_RESET 0
#define TRACE_VTD_IOTLB_RESET_ENABLED 0
#define TRACE_VTD_IOTLB_RESET_BACKEND_DSTATE() (0)
static inline void trace_vtd_iotlb_reset(const char *reason) {
    (void)reason;
}
#define TRACE_VTD_IR_ENABLE 0
#define TRACE_VTD_IR_ENABLE_ENABLED 0
#define TRACE_VTD_IR_ENABLE_BACKEND_DSTATE() (0)
static inline void trace_vtd_ir_enable(bool en) {
    (void)en;
}
#define TRACE_VTD_IR_IRTE_GET 0
#define TRACE_VTD_IR_IRTE_GET_ENABLED 0
#define TRACE_VTD_IR_IRTE_GET_BACKEND_DSTATE() (0)
static inline void trace_vtd_ir_irte_get(int index, uint64_t lo, uint64_t hi) {
    (void)index;
    (void)lo;
    (void)hi;
}
#define TRACE_VTD_IR_REMAP 0
#define TRACE_VTD_IR_REMAP_ENABLED 0
#define TRACE_VTD_IR_REMAP_BACKEND_DSTATE() (0)
static inline void trace_vtd_ir_remap(int index, int tri, int vec, int deliver, uint32_t dest, int dest_mode) {
    (void)index;
    (void)tri;
    (void)vec;
    (void)deliver;
    (void)dest;
    (void)dest_mode;
}
#define TRACE_VTD_IR_REMAP_MSI 0
#define TRACE_VTD_IR_REMAP_MSI_ENABLED 0
#define TRACE_VTD_IR_REMAP_MSI_BACKEND_DSTATE() (0)
static inline void trace_vtd_ir_remap_msi(uint64_t addr, uint64_t data, uint64_t addr2, uint64_t data2) {
    (void)addr;
    (void)data;
    (void)addr2;
    (void)data2;
}
#define TRACE_VTD_IR_REMAP_MSI_REQ 0
#define TRACE_VTD_IR_REMAP_MSI_REQ_ENABLED 0
#define TRACE_VTD_IR_REMAP_MSI_REQ_BACKEND_DSTATE() (0)
static inline void trace_vtd_ir_remap_msi_req(uint64_t addr, uint64_t data) {
    (void)addr;
    (void)data;
}
#define TRACE_VTD_IR_REMAP_TYPE 0
#define TRACE_VTD_IR_REMAP_TYPE_ENABLED 0
#define TRACE_VTD_IR_REMAP_TYPE_BACKEND_DSTATE() (0)
static inline void trace_vtd_ir_remap_type(const char *type) {
    (void)type;
}
#define TRACE_VTD_IRQ_GENERATE 0
#define TRACE_VTD_IRQ_GENERATE_ENABLED 0
#define TRACE_VTD_IRQ_GENERATE_BACKEND_DSTATE() (0)
static inline void trace_vtd_irq_generate(uint64_t addr, uint64_t data) {
    (void)addr;
    (void)data;
}
#define TRACE_VTD_PAGE_WALK_LEVEL 0
#define TRACE_VTD_PAGE_WALK_LEVEL_ENABLED 0
#define TRACE_VTD_PAGE_WALK_LEVEL_BACKEND_DSTATE() (0)
static inline void trace_vtd_page_walk_level(uint64_t addr, uint32_t level, uint64_t start, uint64_t end) {
    (void)addr;
    (void)level;
    (void)start;
    (void)end;
}
#define TRACE_VTD_PAGE_WALK_ONE 0
#define TRACE_VTD_PAGE_WALK_ONE_ENABLED 0
#define TRACE_VTD_PAGE_WALK_ONE_BACKEND_DSTATE() (0)
static inline void trace_vtd_page_walk_one(uint16_t domain, uint64_t iova, uint64_t gpa, uint64_t mask, int perm) {
    (void)domain;
    (void)iova;
    (void)gpa;
    (void)mask;
    (void)perm;
}
#define TRACE_VTD_PAGE_WALK_ONE_SKIP_MAP 0
#define TRACE_VTD_PAGE_WALK_ONE_SKIP_MAP_ENABLED 0
#define TRACE_VTD_PAGE_WALK_ONE_SKIP_MAP_BACKEND_DSTATE() (0)
static inline void trace_vtd_page_walk_one_skip_map(uint64_t iova, uint64_t mask, uint64_t translated) {
    (void)iova;
    (void)mask;
    (void)translated;
}
#define TRACE_VTD_PAGE_WALK_ONE_SKIP_UNMAP 0
#define TRACE_VTD_PAGE_WALK_ONE_SKIP_UNMAP_ENABLED 0
#define TRACE_VTD_PAGE_WALK_ONE_SKIP_UNMAP_BACKEND_DSTATE() (0)
static inline void trace_vtd_page_walk_one_skip_unmap(uint64_t iova, uint64_t mask) {
    (void)iova;
    (void)mask;
}
#define TRACE_VTD_PAGE_WALK_SKIP_READ 0
#define TRACE_VTD_PAGE_WALK_SKIP_READ_ENABLED 0
#define TRACE_VTD_PAGE_WALK_SKIP_READ_BACKEND_DSTATE() (0)
static inline void trace_vtd_page_walk_skip_read(uint64_t iova, uint64_t next) {
    (void)iova;
    (void)next;
}
#define TRACE_VTD_PAGE_WALK_SKIP_RESERVE 0
#define TRACE_VTD_PAGE_WALK_SKIP_RESERVE_ENABLED 0
#define TRACE_VTD_PAGE_WALK_SKIP_RESERVE_BACKEND_DSTATE() (0)
static inline void trace_vtd_page_walk_skip_reserve(uint64_t iova, uint64_t next) {
    (void)iova;
    (void)next;
}
#define TRACE_VTD_PASID_CACHE_RESET 0
#define TRACE_VTD_PASID_CACHE_RESET_ENABLED 0
#define TRACE_VTD_PASID_CACHE_RESET_BACKEND_DSTATE() (0)
static inline void trace_vtd_pasid_cache_reset(void) {
}
#define TRACE_VTD_PT_ENABLE_FAST_PATH 0
#define TRACE_VTD_PT_ENABLE_FAST_PATH_ENABLED 0
#define TRACE_VTD_PT_ENABLE_FAST_PATH_BACKEND_DSTATE() (0)
static inline void trace_vtd_pt_enable_fast_path(uint16_t sid, bool success) {
    (void)sid;
    (void)success;
}
#define TRACE_VTD_RE_NOT_PRESENT 0
#define TRACE_VTD_RE_NOT_PRESENT_ENABLED 0
#define TRACE_VTD_RE_NOT_PRESENT_BACKEND_DSTATE() (0)
static inline void trace_vtd_re_not_present(uint8_t bus) {
    (void)bus;
}
#define TRACE_VTD_REG_DMAR_ROOT 0
#define TRACE_VTD_REG_DMAR_ROOT_ENABLED 0
#define TRACE_VTD_REG_DMAR_ROOT_BACKEND_DSTATE() (0)
static inline void trace_vtd_reg_dmar_root(uint64_t addr, bool scalable) {
    (void)addr;
    (void)scalable;
}
#define TRACE_VTD_REG_ICS_CLEAR_IP 0
#define TRACE_VTD_REG_ICS_CLEAR_IP_ENABLED 0
#define TRACE_VTD_REG_ICS_CLEAR_IP_BACKEND_DSTATE() (0)
static inline void trace_vtd_reg_ics_clear_ip(void) {
}
#define TRACE_VTD_REG_IR_ROOT 0
#define TRACE_VTD_REG_IR_ROOT_ENABLED 0
#define TRACE_VTD_REG_IR_ROOT_BACKEND_DSTATE() (0)
static inline void trace_vtd_reg_ir_root(uint64_t addr, uint32_t size) {
    (void)addr;
    (void)size;
}
#define TRACE_VTD_REG_READ 0
#define TRACE_VTD_REG_READ_ENABLED 0
#define TRACE_VTD_REG_READ_BACKEND_DSTATE() (0)
static inline void trace_vtd_reg_read(uint64_t addr, uint64_t size) {
    (void)addr;
    (void)size;
}
#define TRACE_VTD_REG_WRITE 0
#define TRACE_VTD_REG_WRITE_ENABLED 0
#define TRACE_VTD_REG_WRITE_BACKEND_DSTATE() (0)
static inline void trace_vtd_reg_write(uint64_t addr, uint64_t size, uint64_t val) {
    (void)addr;
    (void)size;
    (void)val;
}
#define TRACE_VTD_REG_WRITE_FECTL 0
#define TRACE_VTD_REG_WRITE_FECTL_ENABLED 0
#define TRACE_VTD_REG_WRITE_FECTL_BACKEND_DSTATE() (0)
static inline void trace_vtd_reg_write_fectl(uint32_t value) {
    (void)value;
}
#define TRACE_VTD_REG_WRITE_GCMD 0
#define TRACE_VTD_REG_WRITE_GCMD_ENABLED 0
#define TRACE_VTD_REG_WRITE_GCMD_BACKEND_DSTATE() (0)
static inline void trace_vtd_reg_write_gcmd(uint32_t status, uint32_t val) {
    (void)status;
    (void)val;
}
#define TRACE_VTD_REG_WRITE_IECTL 0
#define TRACE_VTD_REG_WRITE_IECTL_ENABLED 0
#define TRACE_VTD_REG_WRITE_IECTL_BACKEND_DSTATE() (0)
static inline void trace_vtd_reg_write_iectl(uint32_t value) {
    (void)value;
}
#define TRACE_VTD_REPLAY_CE_INVALID 0
#define TRACE_VTD_REPLAY_CE_INVALID_ENABLED 0
#define TRACE_VTD_REPLAY_CE_INVALID_BACKEND_DSTATE() (0)
static inline void trace_vtd_replay_ce_invalid(uint8_t bus, uint8_t dev, uint8_t fn) {
    (void)bus;
    (void)dev;
    (void)fn;
}
#define TRACE_VTD_REPLAY_CE_VALID 0
#define TRACE_VTD_REPLAY_CE_VALID_ENABLED 0
#define TRACE_VTD_REPLAY_CE_VALID_BACKEND_DSTATE() (0)
static inline void trace_vtd_replay_ce_valid(const char *mode, uint8_t bus, uint8_t dev, uint8_t fn, uint16_t domain, uint64_t hi, uint64_t lo) {
    (void)mode;
    (void)bus;
    (void)dev;
    (void)fn;
    (void)domain;
    (void)hi;
    (void)lo;
}
#define TRACE_VTD_RESET_EXIT 0
#define TRACE_VTD_RESET_EXIT_ENABLED 0
#define TRACE_VTD_RESET_EXIT_BACKEND_DSTATE() (0)
static inline void trace_vtd_reset_exit(void) {
}
#define TRACE_VTD_SWITCH_ADDRESS_SPACE 0
#define TRACE_VTD_SWITCH_ADDRESS_SPACE_ENABLED 0
#define TRACE_VTD_SWITCH_ADDRESS_SPACE_BACKEND_DSTATE() (0)
static inline void trace_vtd_switch_address_space(uint8_t bus, uint8_t slot, uint8_t fn, bool on) {
    (void)bus;
    (void)slot;
    (void)fn;
    (void)on;
}
#define TRACE_VTD_TRANSLATE_PT 0
#define TRACE_VTD_TRANSLATE_PT_ENABLED 0
#define TRACE_VTD_TRANSLATE_PT_BACKEND_DSTATE() (0)
static inline void trace_vtd_translate_pt(uint16_t sid, uint64_t addr) {
    (void)sid;
    (void)addr;
}
#define TRACE_VTD_WARN_INVALID_QI_TAIL 0
#define TRACE_VTD_WARN_INVALID_QI_TAIL_ENABLED 0
#define TRACE_VTD_WARN_INVALID_QI_TAIL_BACKEND_DSTATE() (0)
static inline void trace_vtd_warn_invalid_qi_tail(uint16_t tail) {
    (void)tail;
}
#define TRACE_VTD_WARN_IR_TRIGGER 0
#define TRACE_VTD_WARN_IR_TRIGGER_ENABLED 0
#define TRACE_VTD_WARN_IR_TRIGGER_BACKEND_DSTATE() (0)
static inline void trace_vtd_warn_ir_trigger(uint16_t sid, int index, int trig, int target) {
    (void)sid;
    (void)index;
    (void)trig;
    (void)target;
}
#define TRACE_VTD_WARN_IR_VECTOR 0
#define TRACE_VTD_WARN_IR_VECTOR_ENABLED 0
#define TRACE_VTD_WARN_IR_VECTOR_BACKEND_DSTATE() (0)
static inline void trace_vtd_warn_ir_vector(uint16_t sid, int index, int vec, int target) {
    (void)sid;
    (void)index;
    (void)vec;
    (void)target;
}
#define TRACE_X86_GSI_INTERRUPT 0
#define TRACE_X86_GSI_INTERRUPT_ENABLED 0
#define TRACE_X86_GSI_INTERRUPT_BACKEND_DSTATE() (0)
static inline void trace_x86_gsi_interrupt(int irqn, int level) {
    (void)irqn;
    (void)level;
}
#define TRACE_X86_IOMMU_IEC_NOTIFY 0
#define TRACE_X86_IOMMU_IEC_NOTIFY_ENABLED 0
#define TRACE_X86_IOMMU_IEC_NOTIFY_BACKEND_DSTATE() (0)
static inline void trace_x86_iommu_iec_notify(bool global, uint32_t index, uint32_t mask) {
    (void)global;
    (void)index;
    (void)mask;
}
#define TRACE_X86_PIC_INTERRUPT 0
#define TRACE_X86_PIC_INTERRUPT_ENABLED 0
#define TRACE_X86_PIC_INTERRUPT_BACKEND_DSTATE() (0)
static inline void trace_x86_pic_interrupt(int irqn, int level) {
    (void)irqn;
    (void)level;
}

#endif