#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Apr 19 19:51:51 2019
# Process ID: 38052
# Current directory: C:/Users/13646/Desktop/数电实验李佳/实验五/BCD-7位数码管显示1-F
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent39896 C:\Users\13646\Desktop\数电实验李佳\实验五\BCD-7位数码管显示1-F\project_1.xpr
# Log file: C:/Users/13646/Desktop/数电实验李佳/实验五/BCD-7位数码管显示1-F/vivado.log
# Journal file: C:/Users/13646/Desktop/数电实验李佳/实验五/BCD-7位数码管显示1-F\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/13646/Desktop/数电实验李佳/实验五/BCD-7位数码管显示1-F/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/13646/Downloads/xilinx/Vivado/2015.4/lib/74IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/13646/Downloads/xilinx/Vivado/2015.4/lib/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/13646/Downloads/xilinx/Vivado/2015.4/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:xup:xup_nand4:1.0'. The one found in IP location 'c:/Users/13646/Downloads/xilinx/Vivado/2015.4/lib/74IP/xup_nand4_1' will take precedence over the same IP in location c:/Users/13646/Downloads/xilinx/Vivado/2015.4/lib/XUP_LIB/xup_nand4_1.0
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 732.504 ; gain = 172.016
open_bd_design {C:/Users/13646/Desktop/数电实验李佳/实验五/BCD-7位数码管显示1-F/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:XUP:six_not_gate:1.0 - six_not_gate_0
Adding component instance block -- xilinx.com:XUP:four_2_input_and_gate:1.0 - four_2_input_and_gate_0
Adding component instance block -- xilinx.com:XUP:tri_3_input_and_gate:1.0 - tri_3_input_and_gate_1
Adding component instance block -- xilinx.com:xup:xup_or6:1.0 - xup_or6_0
Adding component instance block -- xilinx.com:xup:xup_xor2:1.0 - xup_xor2_0
Adding component instance block -- xilinx.com:XUP:six_not_gate:1.0 - six_not_gate_1
Adding component instance block -- xilinx.com:XUP:four_2_input_and_gate:1.0 - four_2_input_and_gate_1
Adding component instance block -- xilinx.com:xup:xup_and3:1.0 - xup_and3_0
Adding component instance block -- xilinx.com:xup:xup_or4:1.0 - xup_or4_0
Adding component instance block -- xilinx.com:xup:xup_xor2:1.0 - xup_xor2_1
Adding component instance block -- xilinx.com:XUP:six_not_gate:1.0 - six_not_gate_2
Adding component instance block -- xilinx.com:xup:xup_or4:1.0 - xup_or4_1
Adding component instance block -- xilinx.com:XUP:four_2_input_and_gate:1.0 - four_2_input_and_gate_2
Adding component instance block -- xilinx.com:XUP:six_not_gate:1.0 - six_not_gate_3
Adding component instance block -- xilinx.com:xup:xup_xor2:1.0 - xup_xor2_2
Adding component instance block -- xilinx.com:XUP:tri_3_input_and_gate:1.0 - tri_3_input_and_gate_0
Adding component instance block -- xilinx.com:xup:xup_and2:1.0 - xup_and2_0
Adding component instance block -- xilinx.com:xup:xup_or5:1.0 - xup_or5_0
Adding component instance block -- xilinx.com:xup:xup_and2:1.0 - xup_and2_1
Adding component instance block -- xilinx.com:XUP:six_not_gate:1.0 - six_not_gate_4
Adding component instance block -- xilinx.com:XUP:four_2_input_and_gate:1.0 - four_2_input_and_gate_3
Adding component instance block -- xilinx.com:xup:xup_or4:1.0 - xup_or4_2
Adding component instance block -- xilinx.com:XUP:six_not_gate:1.0 - six_not_gate_5
Adding component instance block -- xilinx.com:XUP:four_2_input_and_gate:1.0 - four_2_input_and_gate_4
Adding component instance block -- xilinx.com:xup:xup_or5:1.0 - xup_or5_1
Adding component instance block -- xilinx.com:xup:xup_and3:1.0 - xup_and3_1
Adding component instance block -- xilinx.com:XUP:six_not_gate:1.0 - six_not_gate_6
Adding component instance block -- xilinx.com:XUP:four_2_input_and_gate:1.0 - four_2_input_and_gate_5
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_four_2_input_and_gate_4_0 
Adding component instance block -- xilinx.com:xup:xup_and3:1.0 - xup_and3_2
Adding component instance block -- xilinx.com:xup:xup_or5:1.0 - xup_or5_2
Adding component instance block -- xilinx.com:XUP:four_2_input_and_gate:1.0 - four_2_input_and_gate_6
Successfully read diagram <design_1> from BD file <C:/Users/13646/Desktop/数电实验李佳/实验五/BCD-7位数码管显示1-F/project_1.srcs/sources_1/bd/design_1/design_1.bd>
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/13646/Desktop/数电实验李佳/实验五/BCD-7位数码管显示1-F/project_1.srcs/constrs_1/new/project_1.xdc]
Finished Parsing XDC File [C:/Users/13646/Desktop/数电实验李佳/实验五/BCD-7位数码管显示1-F/project_1.srcs/constrs_1/new/project_1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1070.590 ; gain = 282.289
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 19 21:53:37 2019...
