0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/Sanaullah/Desktop/Xilinx Project/D_latch/D_latch.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
C:/Users/Sanaullah/Desktop/Xilinx Project/D_latch/D_latch.srcs/sim_1/new/testbench.v,1570463899,verilog,,,,testbench,,,,,,,,
C:/Users/Sanaullah/Desktop/Xilinx Project/D_latch/D_latch.srcs/sources_1/new/D_latch.v,1570464053,verilog,,C:/Users/Sanaullah/Desktop/Xilinx Project/D_latch/D_latch.srcs/sim_1/new/testbench.v,,D_latch,,,,,,,,
