#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Dec 18 14:54:24 2025
# Process ID: 36276
# Current directory: C:/FPGA_DEMO/Artix 7/Helix 7/HELIX_A7_TEST
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11428 C:\FPGA_DEMO\Artix 7\Helix 7\HELIX_A7_TEST\project_1.xpr
# Log file: C:/FPGA_DEMO/Artix 7/Helix 7/HELIX_A7_TEST/vivado.log
# Journal file: C:/FPGA_DEMO/Artix 7/Helix 7/HELIX_A7_TEST\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/FPGA_DEMO/Artix 7/Helix 7/HELIX_A7_TEST/project_1.xpr}
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/FPGA_DEMO/Artix 7/smtpl/ip_repo'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/FPGA_DEMO/Artix 7/smtpl/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/vitis/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1180.121 ; gain = 0.000
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-02:32:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1180.121 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319A28DBCA
set_property PROGRAM.FILE {C:/FPGA_DEMO/Artix 7/Helix 7/HELIX_A7_TEST/project_1.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {mx25l3233f-spi-x1_x2_x4}] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Dec 18 14:56:29 2025] Launched impl_1...
Run output will be captured here: C:/FPGA_DEMO/Artix 7/Helix 7/HELIX_A7_TEST/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/FPGA_DEMO/Artix 7/Helix 7/HELIX_A7_TEST/project_1.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/FPGA_DEMO/Artix 7/Helix 7/HELIX_A7_TEST/project_1.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_project
open_project {C:/FPGA_DEMO/Artix 7/EISLER_A7_TEST/project_1.xpr}
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/FPGA_DEMO/smtpl/ip_repo'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/FPGA_DEMO/smtpl/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/vitis/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
open_hw_manager
export_ip_user_files -of_objects  [get_files {{C:/FPGA_DEMO/Artix 7/EISLER_A7_TEST/project_1.srcs/constrs_1/imports/new/top.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/FPGA_DEMO/Artix 7/EISLER_A7_TEST/project_1.srcs/constrs_1/imports/new/top.xdc}}
add_files -fileset constrs_1 -norecurse {{C:/FPGA_DEMO/Artix 7/Helix 7/HELIX_A7_TEST/project_1.srcs/constrs_1/imports/new/top.xdc}}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Dec 18 15:06:45 2025] Launched synth_1...
Run output will be captured here: C:/FPGA_DEMO/Artix 7/EISLER_A7_TEST/project_1.runs/synth_1/runme.log
[Thu Dec 18 15:06:45 2025] Launched impl_1...
Run output will be captured here: C:/FPGA_DEMO/Artix 7/EISLER_A7_TEST/project_1.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA_DEMO\Artix 7\EISLER_A7_TEST\project_1.srcs\sources_1\imports\new\lcd_4bit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA_DEMO\Artix 7\EISLER_A7_TEST\project_1.srcs\sources_1\imports\sp6_star_board_test\top.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
copy_run -name synth_1_copy_2 [get_runs synth_1] 
synth_1_copy_2
set_property part xc7a35tftg256-1 [current_project]
WARNING: [IP_Flow 19-2162] IP 'design_1_clk_wiz_0_0' is locked:
* Current project part 'xc7a35tftg256-1' and the part 'xc7a35tcsg324-1' used to customize the IP 'design_1_clk_wiz_0_0' do not match.
reset_run impl_1
reset_run design_1_clk_wiz_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [Project 1-577] IP run design_1_clk_wiz_0_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/FPGA_DEMO/Artix 7/EISLER_A7_TEST/project_1.srcs/sources_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/FPGA_DEMO/Artix 7/EISLER_A7_TEST/project_1.srcs/sources_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xci

WARNING: [Project 1-576] IP 'C:/FPGA_DEMO/Artix 7/EISLER_A7_TEST/project_1.srcs/sources_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xci' in run design_1_clk_wiz_0_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
[Thu Dec 18 15:07:58 2025] Launched design_1_clk_wiz_0_0_synth_1...
Run output will be captured here: C:/FPGA_DEMO/Artix 7/EISLER_A7_TEST/project_1.runs/design_1_clk_wiz_0_0_synth_1/runme.log
[Thu Dec 18 15:07:58 2025] Launched synth_1...
Run output will be captured here: C:/FPGA_DEMO/Artix 7/EISLER_A7_TEST/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Thu Dec 18 15:08:55 2025] Launched impl_1...
Run output will be captured here: C:/FPGA_DEMO/Artix 7/EISLER_A7_TEST/project_1.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 18 15:10:15 2025...
