Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Mar 25 17:57:41 2023
| Host         : LAPTOP-SUF3QFK3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.073        0.000                      0                  191        0.167        0.000                      0                  191        4.500        0.000                       0                   114  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.073        0.000                      0                  191        0.167        0.000                      0                  191        4.500        0.000                       0                   114  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 PWM_Control/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_Control/counter_reg_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 0.890ns (19.821%)  route 3.600ns (80.179%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.564     5.085    PWM_Control/clk_IBUF_BUFG
    SLICE_X10Y13         FDRE                                         r  PWM_Control/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  PWM_Control/counter_reg_reg[0]/Q
                         net (fo=15, routed)          1.348     6.951    PWM_Control/counter_reg[0]
    SLICE_X10Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.075 f  PWM_Control/counter_reg[26]_i_9/O
                         net (fo=1, routed)           0.685     7.760    PWM_Control/counter_reg[26]_i_9_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I1_O)        0.124     7.884 f  PWM_Control/counter_reg[26]_i_4/O
                         net (fo=1, routed)           0.660     8.544    PWM_Control/counter_reg[26]_i_4_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I1_O)        0.124     8.668 r  PWM_Control/counter_reg[26]_i_1/O
                         net (fo=26, routed)          0.908     9.575    PWM_Control/counter_reg[26]_i_1_n_0
    SLICE_X7Y14          FDRE                                         r  PWM_Control/counter_reg_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.512    14.853    PWM_Control/clk_IBUF_BUFG
    SLICE_X7Y14          FDRE                                         r  PWM_Control/counter_reg_reg[17]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X7Y14          FDRE (Setup_fdre_C_R)       -0.429    14.649    PWM_Control/counter_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -9.575    
  -------------------------------------------------------------------
                         slack                                  5.073    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 PWM_Control/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_Control/counter_reg_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 0.890ns (19.821%)  route 3.600ns (80.179%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.564     5.085    PWM_Control/clk_IBUF_BUFG
    SLICE_X10Y13         FDRE                                         r  PWM_Control/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  PWM_Control/counter_reg_reg[0]/Q
                         net (fo=15, routed)          1.348     6.951    PWM_Control/counter_reg[0]
    SLICE_X10Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.075 f  PWM_Control/counter_reg[26]_i_9/O
                         net (fo=1, routed)           0.685     7.760    PWM_Control/counter_reg[26]_i_9_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I1_O)        0.124     7.884 f  PWM_Control/counter_reg[26]_i_4/O
                         net (fo=1, routed)           0.660     8.544    PWM_Control/counter_reg[26]_i_4_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I1_O)        0.124     8.668 r  PWM_Control/counter_reg[26]_i_1/O
                         net (fo=26, routed)          0.908     9.575    PWM_Control/counter_reg[26]_i_1_n_0
    SLICE_X7Y14          FDRE                                         r  PWM_Control/counter_reg_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.512    14.853    PWM_Control/clk_IBUF_BUFG
    SLICE_X7Y14          FDRE                                         r  PWM_Control/counter_reg_reg[18]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X7Y14          FDRE (Setup_fdre_C_R)       -0.429    14.649    PWM_Control/counter_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -9.575    
  -------------------------------------------------------------------
                         slack                                  5.073    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 PWM_Control/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_Control/counter_reg_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 0.890ns (19.821%)  route 3.600ns (80.179%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.564     5.085    PWM_Control/clk_IBUF_BUFG
    SLICE_X10Y13         FDRE                                         r  PWM_Control/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  PWM_Control/counter_reg_reg[0]/Q
                         net (fo=15, routed)          1.348     6.951    PWM_Control/counter_reg[0]
    SLICE_X10Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.075 f  PWM_Control/counter_reg[26]_i_9/O
                         net (fo=1, routed)           0.685     7.760    PWM_Control/counter_reg[26]_i_9_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I1_O)        0.124     7.884 f  PWM_Control/counter_reg[26]_i_4/O
                         net (fo=1, routed)           0.660     8.544    PWM_Control/counter_reg[26]_i_4_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I1_O)        0.124     8.668 r  PWM_Control/counter_reg[26]_i_1/O
                         net (fo=26, routed)          0.908     9.575    PWM_Control/counter_reg[26]_i_1_n_0
    SLICE_X7Y14          FDRE                                         r  PWM_Control/counter_reg_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.512    14.853    PWM_Control/clk_IBUF_BUFG
    SLICE_X7Y14          FDRE                                         r  PWM_Control/counter_reg_reg[19]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X7Y14          FDRE (Setup_fdre_C_R)       -0.429    14.649    PWM_Control/counter_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -9.575    
  -------------------------------------------------------------------
                         slack                                  5.073    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 PWM_Control/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_Control/counter_reg_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 0.890ns (19.821%)  route 3.600ns (80.179%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.564     5.085    PWM_Control/clk_IBUF_BUFG
    SLICE_X10Y13         FDRE                                         r  PWM_Control/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  PWM_Control/counter_reg_reg[0]/Q
                         net (fo=15, routed)          1.348     6.951    PWM_Control/counter_reg[0]
    SLICE_X10Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.075 f  PWM_Control/counter_reg[26]_i_9/O
                         net (fo=1, routed)           0.685     7.760    PWM_Control/counter_reg[26]_i_9_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I1_O)        0.124     7.884 f  PWM_Control/counter_reg[26]_i_4/O
                         net (fo=1, routed)           0.660     8.544    PWM_Control/counter_reg[26]_i_4_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I1_O)        0.124     8.668 r  PWM_Control/counter_reg[26]_i_1/O
                         net (fo=26, routed)          0.908     9.575    PWM_Control/counter_reg[26]_i_1_n_0
    SLICE_X7Y14          FDRE                                         r  PWM_Control/counter_reg_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.512    14.853    PWM_Control/clk_IBUF_BUFG
    SLICE_X7Y14          FDRE                                         r  PWM_Control/counter_reg_reg[20]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X7Y14          FDRE (Setup_fdre_C_R)       -0.429    14.649    PWM_Control/counter_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -9.575    
  -------------------------------------------------------------------
                         slack                                  5.073    

Slack (MET) :             5.212ns  (required time - arrival time)
  Source:                 PWM_Control/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_Control/counter_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.352ns  (logic 0.890ns (20.451%)  route 3.462ns (79.549%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.564     5.085    PWM_Control/clk_IBUF_BUFG
    SLICE_X10Y13         FDRE                                         r  PWM_Control/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  PWM_Control/counter_reg_reg[0]/Q
                         net (fo=15, routed)          1.348     6.951    PWM_Control/counter_reg[0]
    SLICE_X10Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.075 f  PWM_Control/counter_reg[26]_i_9/O
                         net (fo=1, routed)           0.685     7.760    PWM_Control/counter_reg[26]_i_9_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I1_O)        0.124     7.884 f  PWM_Control/counter_reg[26]_i_4/O
                         net (fo=1, routed)           0.660     8.544    PWM_Control/counter_reg[26]_i_4_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I1_O)        0.124     8.668 r  PWM_Control/counter_reg[26]_i_1/O
                         net (fo=26, routed)          0.770     9.437    PWM_Control/counter_reg[26]_i_1_n_0
    SLICE_X7Y13          FDRE                                         r  PWM_Control/counter_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.512    14.853    PWM_Control/clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  PWM_Control/counter_reg_reg[13]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X7Y13          FDRE (Setup_fdre_C_R)       -0.429    14.649    PWM_Control/counter_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -9.437    
  -------------------------------------------------------------------
                         slack                                  5.212    

Slack (MET) :             5.212ns  (required time - arrival time)
  Source:                 PWM_Control/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_Control/counter_reg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.352ns  (logic 0.890ns (20.451%)  route 3.462ns (79.549%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.564     5.085    PWM_Control/clk_IBUF_BUFG
    SLICE_X10Y13         FDRE                                         r  PWM_Control/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  PWM_Control/counter_reg_reg[0]/Q
                         net (fo=15, routed)          1.348     6.951    PWM_Control/counter_reg[0]
    SLICE_X10Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.075 f  PWM_Control/counter_reg[26]_i_9/O
                         net (fo=1, routed)           0.685     7.760    PWM_Control/counter_reg[26]_i_9_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I1_O)        0.124     7.884 f  PWM_Control/counter_reg[26]_i_4/O
                         net (fo=1, routed)           0.660     8.544    PWM_Control/counter_reg[26]_i_4_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I1_O)        0.124     8.668 r  PWM_Control/counter_reg[26]_i_1/O
                         net (fo=26, routed)          0.770     9.437    PWM_Control/counter_reg[26]_i_1_n_0
    SLICE_X7Y13          FDRE                                         r  PWM_Control/counter_reg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.512    14.853    PWM_Control/clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  PWM_Control/counter_reg_reg[14]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X7Y13          FDRE (Setup_fdre_C_R)       -0.429    14.649    PWM_Control/counter_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -9.437    
  -------------------------------------------------------------------
                         slack                                  5.212    

Slack (MET) :             5.212ns  (required time - arrival time)
  Source:                 PWM_Control/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_Control/counter_reg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.352ns  (logic 0.890ns (20.451%)  route 3.462ns (79.549%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.564     5.085    PWM_Control/clk_IBUF_BUFG
    SLICE_X10Y13         FDRE                                         r  PWM_Control/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  PWM_Control/counter_reg_reg[0]/Q
                         net (fo=15, routed)          1.348     6.951    PWM_Control/counter_reg[0]
    SLICE_X10Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.075 f  PWM_Control/counter_reg[26]_i_9/O
                         net (fo=1, routed)           0.685     7.760    PWM_Control/counter_reg[26]_i_9_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I1_O)        0.124     7.884 f  PWM_Control/counter_reg[26]_i_4/O
                         net (fo=1, routed)           0.660     8.544    PWM_Control/counter_reg[26]_i_4_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I1_O)        0.124     8.668 r  PWM_Control/counter_reg[26]_i_1/O
                         net (fo=26, routed)          0.770     9.437    PWM_Control/counter_reg[26]_i_1_n_0
    SLICE_X7Y13          FDRE                                         r  PWM_Control/counter_reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.512    14.853    PWM_Control/clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  PWM_Control/counter_reg_reg[15]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X7Y13          FDRE (Setup_fdre_C_R)       -0.429    14.649    PWM_Control/counter_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -9.437    
  -------------------------------------------------------------------
                         slack                                  5.212    

Slack (MET) :             5.212ns  (required time - arrival time)
  Source:                 PWM_Control/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_Control/counter_reg_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.352ns  (logic 0.890ns (20.451%)  route 3.462ns (79.549%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.564     5.085    PWM_Control/clk_IBUF_BUFG
    SLICE_X10Y13         FDRE                                         r  PWM_Control/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  PWM_Control/counter_reg_reg[0]/Q
                         net (fo=15, routed)          1.348     6.951    PWM_Control/counter_reg[0]
    SLICE_X10Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.075 f  PWM_Control/counter_reg[26]_i_9/O
                         net (fo=1, routed)           0.685     7.760    PWM_Control/counter_reg[26]_i_9_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I1_O)        0.124     7.884 f  PWM_Control/counter_reg[26]_i_4/O
                         net (fo=1, routed)           0.660     8.544    PWM_Control/counter_reg[26]_i_4_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I1_O)        0.124     8.668 r  PWM_Control/counter_reg[26]_i_1/O
                         net (fo=26, routed)          0.770     9.437    PWM_Control/counter_reg[26]_i_1_n_0
    SLICE_X7Y13          FDRE                                         r  PWM_Control/counter_reg_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.512    14.853    PWM_Control/clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  PWM_Control/counter_reg_reg[16]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X7Y13          FDRE (Setup_fdre_C_R)       -0.429    14.649    PWM_Control/counter_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -9.437    
  -------------------------------------------------------------------
                         slack                                  5.212    

Slack (MET) :             5.244ns  (required time - arrival time)
  Source:                 PWM_Control/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_Control/counter_reg_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 0.890ns (20.615%)  route 3.427ns (79.385%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.564     5.085    PWM_Control/clk_IBUF_BUFG
    SLICE_X10Y13         FDRE                                         r  PWM_Control/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  PWM_Control/counter_reg_reg[0]/Q
                         net (fo=15, routed)          1.348     6.951    PWM_Control/counter_reg[0]
    SLICE_X10Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.075 f  PWM_Control/counter_reg[26]_i_9/O
                         net (fo=1, routed)           0.685     7.760    PWM_Control/counter_reg[26]_i_9_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I1_O)        0.124     7.884 f  PWM_Control/counter_reg[26]_i_4/O
                         net (fo=1, routed)           0.660     8.544    PWM_Control/counter_reg[26]_i_4_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I1_O)        0.124     8.668 r  PWM_Control/counter_reg[26]_i_1/O
                         net (fo=26, routed)          0.735     9.403    PWM_Control/counter_reg[26]_i_1_n_0
    SLICE_X7Y16          FDRE                                         r  PWM_Control/counter_reg_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.510    14.851    PWM_Control/clk_IBUF_BUFG
    SLICE_X7Y16          FDRE                                         r  PWM_Control/counter_reg_reg[25]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X7Y16          FDRE (Setup_fdre_C_R)       -0.429    14.647    PWM_Control/counter_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                  5.244    

Slack (MET) :             5.244ns  (required time - arrival time)
  Source:                 PWM_Control/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_Control/counter_reg_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 0.890ns (20.615%)  route 3.427ns (79.385%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.564     5.085    PWM_Control/clk_IBUF_BUFG
    SLICE_X10Y13         FDRE                                         r  PWM_Control/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  PWM_Control/counter_reg_reg[0]/Q
                         net (fo=15, routed)          1.348     6.951    PWM_Control/counter_reg[0]
    SLICE_X10Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.075 f  PWM_Control/counter_reg[26]_i_9/O
                         net (fo=1, routed)           0.685     7.760    PWM_Control/counter_reg[26]_i_9_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I1_O)        0.124     7.884 f  PWM_Control/counter_reg[26]_i_4/O
                         net (fo=1, routed)           0.660     8.544    PWM_Control/counter_reg[26]_i_4_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I1_O)        0.124     8.668 r  PWM_Control/counter_reg[26]_i_1/O
                         net (fo=26, routed)          0.735     9.403    PWM_Control/counter_reg[26]_i_1_n_0
    SLICE_X7Y16          FDRE                                         r  PWM_Control/counter_reg_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.510    14.851    PWM_Control/clk_IBUF_BUFG
    SLICE_X7Y16          FDRE                                         r  PWM_Control/counter_reg_reg[26]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X7Y16          FDRE (Setup_fdre_C_R)       -0.429    14.647    PWM_Control/counter_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                  5.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 UART/UART_transceiver/receiver/rx_stored_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/UART_transceiver/receiver/rx_data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.753%)  route 0.112ns (44.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.593     1.476    UART/UART_transceiver/receiver/clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  UART/UART_transceiver/receiver/rx_stored_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  UART/UART_transceiver/receiver/rx_stored_data_reg[1]/Q
                         net (fo=3, routed)           0.112     1.729    UART/UART_transceiver/receiver/rx_stored_data_reg_n_0_[1]
    SLICE_X3Y11          FDRE                                         r  UART/UART_transceiver/receiver/rx_data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.864     1.991    UART/UART_transceiver/receiver/clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  UART/UART_transceiver/receiver/rx_data_out_reg[1]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X3Y11          FDRE (Hold_fdre_C_D)         0.070     1.562    UART/UART_transceiver/receiver/rx_data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 UART/UART_transceiver/transmitter/FSM_onehot_tx_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/UART_transceiver/transmitter/tx_data_out_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.010%)  route 0.114ns (37.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.585     1.468    UART/UART_transceiver/transmitter/clk_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  UART/UART_transceiver/transmitter/FSM_onehot_tx_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  UART/UART_transceiver/transmitter/FSM_onehot_tx_state_reg[2]/Q
                         net (fo=4, routed)           0.114     1.723    UART/UART_transceiver/transmitter/FSM_onehot_tx_state_reg_n_0_[2]
    SLICE_X2Y23          LUT6 (Prop_lut6_I1_O)        0.045     1.768 r  UART/UART_transceiver/transmitter/tx_data_out_i_1/O
                         net (fo=1, routed)           0.000     1.768    UART/UART_transceiver/transmitter/tx_data_out_i_1_n_0
    SLICE_X2Y23          FDSE                                         r  UART/UART_transceiver/transmitter/tx_data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.851     1.978    UART/UART_transceiver/transmitter/clk_IBUF_BUFG
    SLICE_X2Y23          FDSE                                         r  UART/UART_transceiver/transmitter/tx_data_out_reg/C
                         clock pessimism             -0.499     1.479    
    SLICE_X2Y23          FDSE (Hold_fdse_C_D)         0.120     1.599    UART/UART_transceiver/transmitter/tx_data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 UART/UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.652%)  route 0.102ns (35.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.581     1.464    UART/UART_transceiver/transmitter/clk_IBUF_BUFG
    SLICE_X5Y23          FDRE                                         r  UART/UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  UART/UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[4]/Q
                         net (fo=5, routed)           0.102     1.707    UART/UART_transceiver/transmitter/baud_count[4]
    SLICE_X4Y23          LUT6 (Prop_lut6_I5_O)        0.045     1.752 r  UART/UART_transceiver/transmitter/baud_rate_clk_generator.baud_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.752    UART/UART_transceiver/transmitter/baud_count_1[5]
    SLICE_X4Y23          FDSE                                         r  UART/UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.849     1.976    UART/UART_transceiver/transmitter/clk_IBUF_BUFG
    SLICE_X4Y23          FDSE                                         r  UART/UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[5]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X4Y23          FDSE (Hold_fdse_C_D)         0.092     1.569    UART/UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 UART/UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.428%)  route 0.103ns (35.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.581     1.464    UART/UART_transceiver/transmitter/clk_IBUF_BUFG
    SLICE_X5Y23          FDRE                                         r  UART/UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  UART/UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[4]/Q
                         net (fo=5, routed)           0.103     1.708    UART/UART_transceiver/transmitter/baud_count[4]
    SLICE_X4Y23          LUT6 (Prop_lut6_I5_O)        0.045     1.753 r  UART/UART_transceiver/transmitter/baud_rate_clk_generator.baud_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.753    UART/UART_transceiver/transmitter/baud_count_1[3]
    SLICE_X4Y23          FDRE                                         r  UART/UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.849     1.976    UART/UART_transceiver/transmitter/clk_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  UART/UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[3]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X4Y23          FDRE (Hold_fdre_C_D)         0.091     1.568    UART/UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 UART/UART_transceiver/receiver/baud_rate_x16_clk_generator.baud_x16_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/UART_transceiver/receiver/baud_rate_x16_clk_generator.baud_x16_count_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.916%)  route 0.143ns (43.084%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.595     1.478    UART/UART_transceiver/receiver/clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  UART/UART_transceiver/receiver/baud_rate_x16_clk_generator.baud_x16_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  UART/UART_transceiver/receiver/baud_rate_x16_clk_generator.baud_x16_count_reg[1]/Q
                         net (fo=6, routed)           0.143     1.762    UART/UART_transceiver/receiver/baud_x16_count[1]
    SLICE_X2Y4           LUT5 (Prop_lut5_I2_O)        0.048     1.810 r  UART/UART_transceiver/receiver/baud_rate_x16_clk_generator.baud_x16_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.810    UART/UART_transceiver/receiver/baud_rate_x16_clk_generator.baud_x16_count[4]_i_1_n_0
    SLICE_X2Y4           FDSE                                         r  UART/UART_transceiver/receiver/baud_rate_x16_clk_generator.baud_x16_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.866     1.993    UART/UART_transceiver/receiver/clk_IBUF_BUFG
    SLICE_X2Y4           FDSE                                         r  UART/UART_transceiver/receiver/baud_rate_x16_clk_generator.baud_x16_count_reg[4]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y4           FDSE (Hold_fdse_C_D)         0.131     1.625    UART/UART_transceiver/receiver/baud_rate_x16_clk_generator.baud_x16_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 UART/UART_transceiver/transmitter/data_index_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/UART_transceiver/transmitter/data_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.189ns (61.390%)  route 0.119ns (38.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.583     1.466    UART/UART_transceiver/transmitter/clk_IBUF_BUFG
    SLICE_X1Y23          FDSE                                         r  UART/UART_transceiver/transmitter/data_index_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDSE (Prop_fdse_C_Q)         0.141     1.607 f  UART/UART_transceiver/transmitter/data_index_reset_reg/Q
                         net (fo=4, routed)           0.119     1.726    UART/UART_transceiver/transmitter/data_index_reset_reg_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I3_O)        0.048     1.774 r  UART/UART_transceiver/transmitter/data_index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.774    UART/UART_transceiver/transmitter/data_index[1]_i_1_n_0
    SLICE_X0Y23          FDRE                                         r  UART/UART_transceiver/transmitter/data_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.851     1.978    UART/UART_transceiver/transmitter/clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  UART/UART_transceiver/transmitter/data_index_reg[1]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.107     1.586    UART/UART_transceiver/transmitter/data_index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 UART/tx_button_controller/flipflop_3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/UART_transceiver/transmitter/start_detected_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.422%)  route 0.138ns (42.578%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.582     1.465    UART/tx_button_controller/clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  UART/tx_button_controller/flipflop_3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  UART/tx_button_controller/flipflop_3_reg/Q
                         net (fo=4, routed)           0.138     1.744    UART/UART_transceiver/transmitter/flipflop_3
    SLICE_X2Y24          LUT5 (Prop_lut5_I2_O)        0.045     1.789 r  UART/UART_transceiver/transmitter/start_detected_i_1/O
                         net (fo=1, routed)           0.000     1.789    UART/UART_transceiver/transmitter/start_detected_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  UART/UART_transceiver/transmitter/start_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.850     1.977    UART/UART_transceiver/transmitter/clk_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  UART/UART_transceiver/transmitter/start_detected_reg/C
                         clock pessimism             -0.499     1.478    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.120     1.598    UART/UART_transceiver/transmitter/start_detected_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 UART/UART_transceiver/receiver/baud_rate_x16_clk_generator.baud_x16_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/UART_transceiver/receiver/baud_rate_x16_clk_generator.baud_x16_count_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.523%)  route 0.143ns (43.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.595     1.478    UART/UART_transceiver/receiver/clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  UART/UART_transceiver/receiver/baud_rate_x16_clk_generator.baud_x16_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  UART/UART_transceiver/receiver/baud_rate_x16_clk_generator.baud_x16_count_reg[1]/Q
                         net (fo=6, routed)           0.143     1.762    UART/UART_transceiver/receiver/baud_x16_count[1]
    SLICE_X2Y4           LUT3 (Prop_lut3_I1_O)        0.045     1.807 r  UART/UART_transceiver/receiver/baud_rate_x16_clk_generator.baud_x16_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.807    UART/UART_transceiver/receiver/baud_rate_x16_clk_generator.baud_x16_count[2]_i_1_n_0
    SLICE_X2Y4           FDSE                                         r  UART/UART_transceiver/receiver/baud_rate_x16_clk_generator.baud_x16_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.866     1.993    UART/UART_transceiver/receiver/clk_IBUF_BUFG
    SLICE_X2Y4           FDSE                                         r  UART/UART_transceiver/receiver/baud_rate_x16_clk_generator.baud_x16_count_reg[2]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y4           FDSE (Hold_fdse_C_D)         0.120     1.614    UART/UART_transceiver/receiver/baud_rate_x16_clk_generator.baud_x16_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 UART/UART_transceiver/receiver/rx_stored_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/UART_transceiver/receiver/rx_data_out_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.231%)  route 0.145ns (50.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.593     1.476    UART/UART_transceiver/receiver/clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  UART/UART_transceiver/receiver/rx_stored_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  UART/UART_transceiver/receiver/rx_stored_data_reg[0]/Q
                         net (fo=3, routed)           0.145     1.763    UART/UART_transceiver/receiver/rx_stored_data_reg_n_0_[0]
    SLICE_X0Y9           FDRE                                         r  UART/UART_transceiver/receiver/rx_data_out_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.865     1.992    UART/UART_transceiver/receiver/clk_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  UART/UART_transceiver/receiver/rx_data_out_reg[0]_lopt_replica/C
                         clock pessimism             -0.499     1.493    
    SLICE_X0Y9           FDRE (Hold_fdre_C_D)         0.070     1.563    UART/UART_transceiver/receiver/rx_data_out_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 UART/UART_transceiver/transmitter/data_index_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/UART_transceiver/transmitter/data_index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.010%)  route 0.119ns (38.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.583     1.466    UART/UART_transceiver/transmitter/clk_IBUF_BUFG
    SLICE_X1Y23          FDSE                                         r  UART/UART_transceiver/transmitter/data_index_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDSE (Prop_fdse_C_Q)         0.141     1.607 f  UART/UART_transceiver/transmitter/data_index_reset_reg/Q
                         net (fo=4, routed)           0.119     1.726    UART/UART_transceiver/transmitter/data_index_reset_reg_n_0
    SLICE_X0Y23          LUT4 (Prop_lut4_I2_O)        0.045     1.771 r  UART/UART_transceiver/transmitter/data_index[0]_i_1/O
                         net (fo=1, routed)           0.000     1.771    UART/UART_transceiver/transmitter/data_index[0]_i_1_n_0
    SLICE_X0Y23          FDRE                                         r  UART/UART_transceiver/transmitter/data_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.851     1.978    UART/UART_transceiver/transmitter/clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  UART/UART_transceiver/transmitter/data_index_reg[0]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.091     1.570    UART/UART_transceiver/transmitter/data_index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y13   PWM_Control/counter_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y12    PWM_Control/counter_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y12    PWM_Control/counter_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y12    PWM_Control/counter_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y13    PWM_Control/counter_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y13    PWM_Control/counter_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y13    PWM_Control/counter_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y13    PWM_Control/counter_reg_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y14    PWM_Control/counter_reg_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y13   PWM_Control/counter_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y13   PWM_Control/counter_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y12    PWM_Control/counter_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y12    PWM_Control/counter_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y12    PWM_Control/counter_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y12    PWM_Control/counter_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y12    PWM_Control/counter_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y12    PWM_Control/counter_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y13    PWM_Control/counter_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y13    PWM_Control/counter_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y13   PWM_Control/counter_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y13   PWM_Control/counter_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y12    PWM_Control/counter_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y12    PWM_Control/counter_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y12    PWM_Control/counter_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y12    PWM_Control/counter_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y12    PWM_Control/counter_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y12    PWM_Control/counter_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y13    PWM_Control/counter_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y13    PWM_Control/counter_reg_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in[4]
                            (input port)
  Destination:            PWM3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.364ns  (logic 6.578ns (40.199%)  route 9.786ns (59.801%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  data_in[4] (IN)
                         net (fo=0)                   0.000     0.000    data_in[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  data_in_IBUF[4]_inst/O
                         net (fo=23, routed)          2.257     3.707    PWM_Control/data_in_IBUF[4]
    SLICE_X5Y11          LUT2 (Prop_lut2_I1_O)        0.152     3.859 f  PWM_Control/PWM1_carry_i_11/O
                         net (fo=3, routed)           0.846     4.705    UART/UART_transceiver/receiver/PWM6_carry__0_i_6_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I4_O)        0.326     5.031 r  UART/UART_transceiver/receiver/PWM3_carry_i_9/O
                         net (fo=9, routed)           1.329     6.360    PWM_Control/PWM3_carry_1
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.124     6.484 r  PWM_Control/PWM3_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.484    PWM_Control/PWM3_carry__0_i_6_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.017 r  PWM_Control/PWM3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.017    PWM_Control/PWM3_carry__0_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.134 r  PWM_Control/PWM3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.134    PWM_Control/PWM3_carry__1_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.291 r  PWM_Control/PWM3_carry__2/CO[1]
                         net (fo=1, routed)           5.354    12.645    PWM3_OBUF
    K3                   OBUF (Prop_obuf_I_O)         3.718    16.364 r  PWM3_OBUF_inst/O
                         net (fo=0)                   0.000    16.364    PWM3
    K3                                                                r  PWM3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[4]
                            (input port)
  Destination:            PWM2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.856ns  (logic 6.582ns (41.512%)  route 9.274ns (58.488%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  data_in[4] (IN)
                         net (fo=0)                   0.000     0.000    data_in[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  data_in_IBUF[4]_inst/O
                         net (fo=23, routed)          2.257     3.707    PWM_Control/data_in_IBUF[4]
    SLICE_X5Y11          LUT2 (Prop_lut2_I1_O)        0.152     3.859 r  PWM_Control/PWM1_carry_i_11/O
                         net (fo=3, routed)           0.824     4.683    UART/UART_transceiver/receiver/PWM6_carry__0_i_6_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I5_O)        0.326     5.009 r  UART/UART_transceiver/receiver/PWM2_carry__0_i_8/O
                         net (fo=4, routed)           1.153     6.163    UART/UART_transceiver/receiver/PWM2_carry__0_i_8_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I0_O)        0.124     6.287 r  UART/UART_transceiver/receiver/PWM2_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.287    PWM_Control/PWM2_carry__1_0[1]
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.837 r  PWM_Control/PWM2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.837    PWM_Control/PWM2_carry__0_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.951 r  PWM_Control/PWM2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.951    PWM_Control/PWM2_carry__1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.108 r  PWM_Control/PWM2_carry__2/CO[1]
                         net (fo=1, routed)           5.040    12.148    PWM2_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.708    15.856 r  PWM2_OBUF_inst/O
                         net (fo=0)                   0.000    15.856    PWM2
    J3                                                                r  PWM2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[0]
                            (input port)
  Destination:            PWM4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.682ns  (logic 6.552ns (41.778%)  route 9.131ns (58.222%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  data_in[0] (IN)
                         net (fo=0)                   0.000     0.000    data_in[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  data_in_IBUF[0]_inst/O
                         net (fo=14, routed)          1.725     3.178    UART/UART_transceiver/receiver/data_in_IBUF[0]
    SLICE_X3Y10          LUT5 (Prop_lut5_I1_O)        0.124     3.302 f  UART/UART_transceiver/receiver/PWM2_carry_i_11/O
                         net (fo=6, routed)           0.620     3.922    UART/UART_transceiver/receiver/PWM2_carry_i_11_n_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I0_O)        0.124     4.046 r  UART/UART_transceiver/receiver/PWM4_carry_i_9/O
                         net (fo=4, routed)           0.829     4.874    PWM_Control/PWM4_carry_1
    SLICE_X5Y11          LUT3 (Prop_lut3_I0_O)        0.152     5.026 r  PWM_Control/PWM4_carry_i_2/O
                         net (fo=1, routed)           0.505     5.531    PWM_Control/PWM4_carry_i_2_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606     6.137 r  PWM_Control/PWM4_carry/CO[3]
                         net (fo=1, routed)           0.000     6.137    PWM_Control/PWM4_carry_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.251 r  PWM_Control/PWM4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.251    PWM_Control/PWM4_carry__0_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.365 r  PWM_Control/PWM4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.365    PWM_Control/PWM4_carry__1_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.522 r  PWM_Control/PWM4_carry__2/CO[1]
                         net (fo=1, routed)           5.452    11.974    PWM4_OBUF
    A15                  OBUF (Prop_obuf_I_O)         3.708    15.682 r  PWM4_OBUF_inst/O
                         net (fo=0)                   0.000    15.682    PWM4
    A15                                                               r  PWM4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[5]
                            (input port)
  Destination:            PWM1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.390ns  (logic 6.220ns (40.414%)  route 9.170ns (59.586%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 f  data_in[5] (IN)
                         net (fo=0)                   0.000     0.000    data_in[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  data_in_IBUF[5]_inst/O
                         net (fo=17, routed)          2.105     3.571    PWM_Control/data_in_IBUF[5]
    SLICE_X6Y11          LUT2 (Prop_lut2_I1_O)        0.124     3.695 f  PWM_Control/PWM1_carry_i_10/O
                         net (fo=6, routed)           0.860     4.555    UART/UART_transceiver/receiver/PWM4_carry_i_5
    SLICE_X6Y10          LUT6 (Prop_lut6_I3_O)        0.124     4.679 r  UART/UART_transceiver/receiver/PWM1_carry_i_9/O
                         net (fo=9, routed)           1.227     5.906    PWM_Control/PWM1_carry_0
    SLICE_X9Y12          LUT3 (Prop_lut3_I0_O)        0.124     6.030 r  PWM_Control/PWM1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.030    PWM_Control/PWM1_carry__0_i_5_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.431 r  PWM_Control/PWM1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.431    PWM_Control/PWM1_carry__0_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.545 r  PWM_Control/PWM1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.545    PWM_Control/PWM1_carry__1_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.702 r  PWM_Control/PWM1_carry__2/CO[1]
                         net (fo=1, routed)           4.978    11.680    PWM1_OBUF
    H1                   OBUF (Prop_obuf_I_O)         3.710    15.390 r  PWM1_OBUF_inst/O
                         net (fo=0)                   0.000    15.390    PWM1
    H1                                                                r  PWM1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[0]
                            (input port)
  Destination:            PWM6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.872ns  (logic 6.443ns (50.053%)  route 6.429ns (49.947%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  data_in[0] (IN)
                         net (fo=0)                   0.000     0.000    data_in[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  data_in_IBUF[0]_inst/O
                         net (fo=14, routed)          1.725     3.178    UART/UART_transceiver/receiver/data_in_IBUF[0]
    SLICE_X3Y10          LUT5 (Prop_lut5_I1_O)        0.124     3.302 r  UART/UART_transceiver/receiver/PWM2_carry_i_11/O
                         net (fo=6, routed)           0.965     4.267    UART/UART_transceiver/receiver/PWM2_carry_i_11_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I4_O)        0.124     4.391 r  UART/UART_transceiver/receiver/PWM6_carry_i_10/O
                         net (fo=6, routed)           1.131     5.522    PWM_Control/PWM6_carry__0_1
    SLICE_X2Y13          LUT3 (Prop_lut3_I0_O)        0.146     5.668 r  PWM_Control/PWM6_carry__0_i_1/O
                         net (fo=1, routed)           0.484     6.152    PWM_Control/PWM6_carry__0_i_1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589     6.741 r  PWM_Control/PWM6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.741    PWM_Control/PWM6_carry__0_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.855 r  PWM_Control/PWM6_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.855    PWM_Control/PWM6_carry__1_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.012 r  PWM_Control/PWM6_carry__2/CO[1]
                         net (fo=1, routed)           2.124     9.136    PWM6_OBUF
    L17                  OBUF (Prop_obuf_I_O)         3.736    12.872 r  PWM6_OBUF_inst/O
                         net (fo=0)                   0.000    12.872    PWM6
    L17                                                               r  PWM6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[0]
                            (input port)
  Destination:            PWM5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.720ns  (logic 6.560ns (51.571%)  route 6.160ns (48.429%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  data_in[0] (IN)
                         net (fo=0)                   0.000     0.000    data_in[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  data_in_IBUF[0]_inst/O
                         net (fo=14, routed)          1.725     3.178    UART/UART_transceiver/receiver/data_in_IBUF[0]
    SLICE_X3Y10          LUT5 (Prop_lut5_I1_O)        0.124     3.302 f  UART/UART_transceiver/receiver/PWM2_carry_i_11/O
                         net (fo=6, routed)           1.046     4.348    UART/UART_transceiver/receiver/PWM2_carry_i_11_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I1_O)        0.124     4.472 r  UART/UART_transceiver/receiver/PWM5_carry_i_9/O
                         net (fo=9, routed)           0.495     4.967    PWM_Control/PWM5_carry_0
    SLICE_X6Y11          LUT3 (Prop_lut3_I0_O)        0.116     5.083 r  PWM_Control/PWM5_carry__0_i_3/O
                         net (fo=1, routed)           0.804     5.887    PWM_Control/PWM5_carry__0_i_3_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724     6.611 r  PWM_Control/PWM5_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.611    PWM_Control/PWM5_carry__0_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.728 r  PWM_Control/PWM5_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.728    PWM_Control/PWM5_carry__1_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.885 r  PWM_Control/PWM5_carry__2/CO[1]
                         net (fo=1, routed)           2.090     8.975    PWM5_OBUF
    K17                  OBUF (Prop_obuf_I_O)         3.745    12.720 r  PWM5_OBUF_inst/O
                         net (fo=0)                   0.000    12.720    PWM5
    K17                                                               r  PWM5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[2]
                            (input port)
  Destination:            data_tx[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.188ns  (logic 5.103ns (41.871%)  route 7.085ns (58.129%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  data_in[2] (IN)
                         net (fo=0)                   0.000     0.000    data_in[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  data_in_IBUF[2]_inst/O
                         net (fo=14, routed)          2.274     3.738    UART/UART_transceiver/transmitter/data_in_IBUF[2]
    SLICE_X2Y20          LUT6 (Prop_lut6_I1_O)        0.124     3.862 r  UART/UART_transceiver/transmitter/data_tx_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           4.810     8.673    data_tx_OBUF[6]
    P1                   OBUF (Prop_obuf_I_O)         3.515    12.188 r  data_tx_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.188    data_tx[6]
    P1                                                                r  data_tx[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[2]
                            (input port)
  Destination:            data_tx[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.037ns  (logic 5.106ns (42.417%)  route 6.931ns (57.583%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  data_in[2] (IN)
                         net (fo=0)                   0.000     0.000    data_in[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  data_in_IBUF[2]_inst/O
                         net (fo=14, routed)          2.263     3.727    UART/UART_transceiver/transmitter/data_in_IBUF[2]
    SLICE_X3Y20          LUT6 (Prop_lut6_I5_O)        0.124     3.851 r  UART/UART_transceiver/transmitter/data_tx_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           4.668     8.519    data_tx_OBUF[4]
    P3                   OBUF (Prop_obuf_I_O)         3.518    12.037 r  data_tx_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.037    data_tx[4]
    P3                                                                r  data_tx[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[2]
                            (input port)
  Destination:            data_tx[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.647ns  (logic 5.096ns (43.756%)  route 6.551ns (56.244%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  data_in[2] (IN)
                         net (fo=0)                   0.000     0.000    data_in[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  data_in_IBUF[2]_inst/O
                         net (fo=14, routed)          2.146     3.610    UART/UART_transceiver/transmitter/data_in_IBUF[2]
    SLICE_X3Y20          LUT6 (Prop_lut6_I2_O)        0.124     3.734 r  UART/UART_transceiver/transmitter/data_tx_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           4.404     8.138    data_tx_OBUF[1]
    V3                   OBUF (Prop_obuf_I_O)         3.508    11.647 r  data_tx_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.647    data_tx[1]
    V3                                                                r  data_tx[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[2]
                            (input port)
  Destination:            data_tx[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.599ns  (logic 5.113ns (44.082%)  route 6.486ns (55.918%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  data_in[2] (IN)
                         net (fo=0)                   0.000     0.000    data_in[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  data_in_IBUF[2]_inst/O
                         net (fo=14, routed)          2.540     4.004    UART/UART_transceiver/transmitter/data_in_IBUF[2]
    SLICE_X3Y20          LUT6 (Prop_lut6_I1_O)        0.124     4.128 r  UART/UART_transceiver/transmitter/data_tx_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.946     8.074    data_tx_OBUF[2]
    W3                   OBUF (Prop_obuf_I_O)         3.525    11.599 r  data_tx_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.599    data_tx[2]
    W3                                                                r  data_tx[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in[5]
                            (input port)
  Destination:            data_tx[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.396ns  (logic 1.484ns (61.940%)  route 0.912ns (38.060%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  data_in[5] (IN)
                         net (fo=0)                   0.000     0.000    data_in[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  data_in_IBUF[5]_inst/O
                         net (fo=17, routed)          0.448     0.682    UART/UART_transceiver/transmitter/data_in_IBUF[5]
    SLICE_X0Y14          LUT6 (Prop_lut6_I1_O)        0.045     0.727 r  UART/UART_transceiver/transmitter/data_tx_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.464     1.191    data_tx_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         1.205     2.396 r  data_tx_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.396    data_tx[0]
    V13                                                               r  data_tx[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[1]
                            (input port)
  Destination:            PWM5
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.966ns  (logic 1.807ns (60.934%)  route 1.159ns (39.066%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  data_in[1] (IN)
                         net (fo=0)                   0.000     0.000    data_in[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  data_in_IBUF[1]_inst/O
                         net (fo=17, routed)          0.423     0.653    UART/UART_transceiver/receiver/data_in_IBUF[1]
    SLICE_X6Y11          LUT6 (Prop_lut6_I3_O)        0.045     0.698 f  UART/UART_transceiver/receiver/PWM5_carry_i_9/O
                         net (fo=9, routed)           0.211     0.908    PWM_Control/PWM5_carry_0
    SLICE_X6Y13          LUT3 (Prop_lut3_I0_O)        0.048     0.956 r  PWM_Control/PWM5_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.956    PWM_Control/PWM5_carry__0_i_1_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     1.047 r  PWM_Control/PWM5_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.047    PWM_Control/PWM5_carry__0_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.087 r  PWM_Control/PWM5_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.087    PWM_Control/PWM5_carry__1_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.132 r  PWM_Control/PWM5_carry__2/CO[1]
                         net (fo=1, routed)           0.525     1.657    PWM5_OBUF
    K17                  OBUF (Prop_obuf_I_O)         1.309     2.966 r  PWM5_OBUF_inst/O
                         net (fo=0)                   0.000     2.966    PWM5
    K17                                                               r  PWM5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[1]
                            (input port)
  Destination:            PWM6
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.010ns  (logic 1.774ns (58.933%)  route 1.236ns (41.067%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  data_in[1] (IN)
                         net (fo=0)                   0.000     0.000    data_in[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  data_in_IBUF[1]_inst/O
                         net (fo=17, routed)          0.698     0.927    UART/UART_transceiver/receiver/data_in_IBUF[1]
    SLICE_X4Y12          LUT6 (Prop_lut6_I2_O)        0.045     0.972 r  UART/UART_transceiver/receiver/PWM6_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.972    PWM_Control/PWM6_carry__1_0[2]
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.087 r  PWM_Control/PWM6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.087    PWM_Control/PWM6_carry__0_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.126 r  PWM_Control/PWM6_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.126    PWM_Control/PWM6_carry__1_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.171 r  PWM_Control/PWM6_carry__2/CO[1]
                         net (fo=1, routed)           0.539     1.710    PWM6_OBUF
    L17                  OBUF (Prop_obuf_I_O)         1.301     3.010 r  PWM6_OBUF_inst/O
                         net (fo=0)                   0.000     3.010    PWM6
    L17                                                               r  PWM6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[0]
                            (input port)
  Destination:            data_tx[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.492ns  (logic 1.471ns (42.119%)  route 2.021ns (57.882%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  data_in[0] (IN)
                         net (fo=0)                   0.000     0.000    data_in[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  data_in_IBUF[0]_inst/O
                         net (fo=14, routed)          0.660     0.881    UART/UART_transceiver/transmitter/data_in_IBUF[0]
    SLICE_X3Y20          LUT6 (Prop_lut6_I2_O)        0.045     0.926 r  UART/UART_transceiver/transmitter/data_tx_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.361     2.287    data_tx_OBUF[3]
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.492 r  data_tx_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.492    data_tx[3]
    U3                                                                r  data_tx[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[0]
                            (input port)
  Destination:            data_tx[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.577ns  (logic 1.492ns (41.718%)  route 2.085ns (58.282%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  data_in[0] (IN)
                         net (fo=0)                   0.000     0.000    data_in[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  data_in_IBUF[0]_inst/O
                         net (fo=14, routed)          0.574     0.795    UART/UART_transceiver/transmitter/data_in_IBUF[0]
    SLICE_X3Y20          LUT6 (Prop_lut6_I5_O)        0.045     0.840 r  UART/UART_transceiver/transmitter/data_tx_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.511     2.351    data_tx_OBUF[2]
    W3                   OBUF (Prop_obuf_I_O)         1.226     3.577 r  data_tx_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.577    data_tx[2]
    W3                                                                r  data_tx[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[0]
                            (input port)
  Destination:            data_tx[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.875ns  (logic 1.485ns (38.321%)  route 2.390ns (61.679%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  data_in[0] (IN)
                         net (fo=0)                   0.000     0.000    data_in[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  data_in_IBUF[0]_inst/O
                         net (fo=14, routed)          0.606     0.827    UART/UART_transceiver/transmitter/data_in_IBUF[0]
    SLICE_X3Y20          LUT6 (Prop_lut6_I3_O)        0.045     0.872 r  UART/UART_transceiver/transmitter/data_tx_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           1.784     2.656    data_tx_OBUF[4]
    P3                   OBUF (Prop_obuf_I_O)         1.219     3.875 r  data_tx_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.875    data_tx[4]
    P3                                                                r  data_tx[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[0]
                            (input port)
  Destination:            data_tx[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.985ns  (logic 1.482ns (37.201%)  route 2.502ns (62.800%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  data_in[0] (IN)
                         net (fo=0)                   0.000     0.000    data_in[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  data_in_IBUF[0]_inst/O
                         net (fo=14, routed)          0.607     0.828    UART/UART_transceiver/transmitter/data_in_IBUF[0]
    SLICE_X2Y20          LUT6 (Prop_lut6_I3_O)        0.045     0.873 r  UART/UART_transceiver/transmitter/data_tx_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           1.895     2.768    data_tx_OBUF[6]
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.985 r  data_tx_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.985    data_tx[6]
    P1                                                                r  data_tx[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[1]
                            (input port)
  Destination:            data_tx[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.998ns  (logic 1.484ns (37.113%)  route 2.514ns (62.887%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  data_in[1] (IN)
                         net (fo=0)                   0.000     0.000    data_in[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  data_in_IBUF[1]_inst/O
                         net (fo=17, routed)          0.736     0.965    UART/UART_transceiver/transmitter/data_in_IBUF[1]
    SLICE_X3Y20          LUT6 (Prop_lut6_I4_O)        0.045     1.010 r  UART/UART_transceiver/transmitter/data_tx_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.778     2.788    data_tx_OBUF[1]
    V3                   OBUF (Prop_obuf_I_O)         1.209     3.998 r  data_tx_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.998    data_tx[1]
    V3                                                                r  data_tx[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[5]
                            (input port)
  Destination:            PWM2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.136ns  (logic 1.752ns (42.347%)  route 2.385ns (57.653%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  data_in[5] (IN)
                         net (fo=0)                   0.000     0.000    data_in[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  data_in_IBUF[5]_inst/O
                         net (fo=17, routed)          0.467     0.701    UART/UART_transceiver/receiver/data_in_IBUF[5]
    SLICE_X3Y14          LUT6 (Prop_lut6_I2_O)        0.045     0.746 r  UART/UART_transceiver/receiver/PWM2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.746    PWM_Control/PWM2_carry__1_0[2]
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.861 r  PWM_Control/PWM2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.861    PWM_Control/PWM2_carry__0_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.900 r  PWM_Control/PWM2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.900    PWM_Control/PWM2_carry__1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.945 r  PWM_Control/PWM2_carry__2/CO[1]
                         net (fo=1, routed)           1.918     2.863    PWM2_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.274     4.136 r  PWM2_OBUF_inst/O
                         net (fo=0)                   0.000     4.136    PWM2
    J3                                                                r  PWM2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[3]
                            (input port)
  Destination:            PWM4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.148ns  (logic 1.773ns (42.743%)  route 2.375ns (57.257%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  data_in[3] (IN)
                         net (fo=0)                   0.000     0.000    data_in[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  data_in_IBUF[3]_inst/O
                         net (fo=24, routed)          0.551     0.767    UART/UART_transceiver/receiver/data_in_IBUF[3]
    SLICE_X5Y12          LUT6 (Prop_lut6_I3_O)        0.045     0.812 r  UART/UART_transceiver/receiver/PWM4_carry_i_6/O
                         net (fo=1, routed)           0.000     0.812    PWM_Control/PWM4_carry__0_0[0]
    SLICE_X5Y12          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.927 r  PWM_Control/PWM4_carry/CO[3]
                         net (fo=1, routed)           0.000     0.927    PWM_Control/PWM4_carry_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.966 r  PWM_Control/PWM4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.966    PWM_Control/PWM4_carry__0_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.005 r  PWM_Control/PWM4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.005    PWM_Control/PWM4_carry__1_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.050 r  PWM_Control/PWM4_carry__2/CO[1]
                         net (fo=1, routed)           1.824     2.874    PWM4_OBUF
    A15                  OBUF (Prop_obuf_I_O)         1.273     4.148 r  PWM4_OBUF_inst/O
                         net (fo=0)                   0.000     4.148    PWM4
    A15                                                               r  PWM4 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART/UART_transceiver/receiver/rx_data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.132ns  (logic 5.850ns (41.394%)  route 8.282ns (58.606%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.636     5.157    UART/UART_transceiver/receiver/clk_IBUF_BUFG
    SLICE_X2Y9           FDRE                                         r  UART/UART_transceiver/receiver/rx_data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518     5.675 r  UART/UART_transceiver/receiver/rx_data_out_reg[0]/Q
                         net (fo=6, routed)           0.827     6.502    UART/UART_transceiver/receiver/Q[0]
    SLICE_X3Y10          LUT5 (Prop_lut5_I0_O)        0.154     6.656 r  UART/UART_transceiver/receiver/g0_b3/O
                         net (fo=8, routed)           0.669     7.326    UART/UART_transceiver/receiver/out[0]
    SLICE_X3Y12          LUT6 (Prop_lut6_I3_O)        0.327     7.653 r  UART/UART_transceiver/receiver/PWM4_carry_i_9/O
                         net (fo=4, routed)           0.829     8.482    PWM_Control/PWM4_carry_1
    SLICE_X5Y11          LUT3 (Prop_lut3_I0_O)        0.152     8.634 r  PWM_Control/PWM4_carry_i_2/O
                         net (fo=1, routed)           0.505     9.138    PWM_Control/PWM4_carry_i_2_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606     9.744 r  PWM_Control/PWM4_carry/CO[3]
                         net (fo=1, routed)           0.000     9.744    PWM_Control/PWM4_carry_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.858 r  PWM_Control/PWM4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.858    PWM_Control/PWM4_carry__0_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.972 r  PWM_Control/PWM4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.972    PWM_Control/PWM4_carry__1_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.129 r  PWM_Control/PWM4_carry__2/CO[1]
                         net (fo=1, routed)           5.452    15.582    PWM4_OBUF
    A15                  OBUF (Prop_obuf_I_O)         3.708    19.290 r  PWM4_OBUF_inst/O
                         net (fo=0)                   0.000    19.290    PWM4
    A15                                                               r  PWM4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UART_transceiver/receiver/rx_data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.017ns  (logic 5.718ns (40.796%)  route 8.299ns (59.204%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.635     5.156    UART/UART_transceiver/receiver/clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  UART/UART_transceiver/receiver/rx_data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.419     5.575 f  UART/UART_transceiver/receiver/rx_data_out_reg[5]/Q
                         net (fo=4, routed)           0.839     6.414    UART/UART_transceiver/receiver/Q[5]
    SLICE_X3Y10          LUT3 (Prop_lut3_I2_O)        0.324     6.738 f  UART/UART_transceiver/receiver/PWM1_carry_i_12/O
                         net (fo=5, routed)           0.777     7.515    UART/UART_transceiver/receiver/PWM1_carry_i_12_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I2_O)        0.326     7.841 r  UART/UART_transceiver/receiver/PWM3_carry_i_9/O
                         net (fo=9, routed)           1.329     9.170    PWM_Control/PWM3_carry_1
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.124     9.294 r  PWM_Control/PWM3_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.294    PWM_Control/PWM3_carry__0_i_6_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.827 r  PWM_Control/PWM3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.827    PWM_Control/PWM3_carry__0_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.944 r  PWM_Control/PWM3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.944    PWM_Control/PWM3_carry__1_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.101 r  PWM_Control/PWM3_carry__2/CO[1]
                         net (fo=1, routed)           5.354    15.455    PWM3_OBUF
    K3                   OBUF (Prop_obuf_I_O)         3.718    19.173 r  PWM3_OBUF_inst/O
                         net (fo=0)                   0.000    19.173    PWM3
    K3                                                                r  PWM3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UART_transceiver/receiver/rx_data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.450ns  (logic 5.575ns (41.446%)  route 7.875ns (58.554%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.635     5.156    UART/UART_transceiver/receiver/clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  UART/UART_transceiver/receiver/rx_data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.419     5.575 f  UART/UART_transceiver/receiver/rx_data_out_reg[5]/Q
                         net (fo=4, routed)           0.839     6.414    UART/UART_transceiver/receiver/Q[5]
    SLICE_X3Y10          LUT3 (Prop_lut3_I2_O)        0.324     6.738 f  UART/UART_transceiver/receiver/PWM1_carry_i_12/O
                         net (fo=5, routed)           0.832     7.570    UART/UART_transceiver/receiver/PWM1_carry_i_12_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I5_O)        0.326     7.896 r  UART/UART_transceiver/receiver/PWM1_carry_i_9/O
                         net (fo=9, routed)           1.227     9.123    PWM_Control/PWM1_carry_0
    SLICE_X9Y12          LUT3 (Prop_lut3_I0_O)        0.124     9.247 r  PWM_Control/PWM1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.247    PWM_Control/PWM1_carry__0_i_5_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.648 r  PWM_Control/PWM1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.648    PWM_Control/PWM1_carry__0_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.762 r  PWM_Control/PWM1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.762    PWM_Control/PWM1_carry__1_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.919 r  PWM_Control/PWM1_carry__2/CO[1]
                         net (fo=1, routed)           4.978    14.897    PWM1_OBUF
    H1                   OBUF (Prop_obuf_I_O)         3.710    18.606 r  PWM1_OBUF_inst/O
                         net (fo=0)                   0.000    18.606    PWM1
    H1                                                                r  PWM1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UART_transceiver/receiver/rx_data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.212ns  (logic 5.327ns (40.323%)  route 7.884ns (59.677%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.635     5.156    UART/UART_transceiver/receiver/clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  UART/UART_transceiver/receiver/rx_data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.419     5.575 r  UART/UART_transceiver/receiver/rx_data_out_reg[5]/Q
                         net (fo=4, routed)           0.839     6.414    UART/UART_transceiver/receiver/Q[5]
    SLICE_X3Y10          LUT5 (Prop_lut5_I2_O)        0.296     6.710 r  UART/UART_transceiver/receiver/PWM2_carry_i_11/O
                         net (fo=6, routed)           0.832     7.542    UART/UART_transceiver/receiver/PWM2_carry_i_11_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I4_O)        0.124     7.666 r  UART/UART_transceiver/receiver/PWM2_carry_i_10/O
                         net (fo=6, routed)           0.701     8.367    PWM_Control/PWM2_carry__0_0
    SLICE_X2Y13          LUT3 (Prop_lut3_I0_O)        0.124     8.491 r  PWM_Control/PWM2_carry__0_i_1/O
                         net (fo=1, routed)           0.472     8.964    PWM_Control/PWM2_carry__0_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.349 r  PWM_Control/PWM2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.349    PWM_Control/PWM2_carry__0_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.463 r  PWM_Control/PWM2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.463    PWM_Control/PWM2_carry__1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.620 r  PWM_Control/PWM2_carry__2/CO[1]
                         net (fo=1, routed)           5.040    14.660    PWM2_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.708    18.368 r  PWM2_OBUF_inst/O
                         net (fo=0)                   0.000    18.368    PWM2
    J3                                                                r  PWM2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UART_transceiver/receiver/rx_data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.124ns  (logic 5.581ns (50.169%)  route 5.543ns (49.831%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.635     5.156    UART/UART_transceiver/receiver/clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  UART/UART_transceiver/receiver/rx_data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.419     5.575 r  UART/UART_transceiver/receiver/rx_data_out_reg[5]/Q
                         net (fo=4, routed)           0.839     6.414    UART/UART_transceiver/receiver/Q[5]
    SLICE_X3Y10          LUT5 (Prop_lut5_I2_O)        0.296     6.710 r  UART/UART_transceiver/receiver/PWM2_carry_i_11/O
                         net (fo=6, routed)           0.965     7.675    UART/UART_transceiver/receiver/PWM2_carry_i_11_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I4_O)        0.124     7.799 r  UART/UART_transceiver/receiver/PWM6_carry_i_10/O
                         net (fo=6, routed)           1.131     8.931    PWM_Control/PWM6_carry__0_1
    SLICE_X2Y13          LUT3 (Prop_lut3_I0_O)        0.146     9.077 r  PWM_Control/PWM6_carry__0_i_1/O
                         net (fo=1, routed)           0.484     9.561    PWM_Control/PWM6_carry__0_i_1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    10.150 r  PWM_Control/PWM6_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.150    PWM_Control/PWM6_carry__0_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.264 r  PWM_Control/PWM6_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.264    PWM_Control/PWM6_carry__1_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.421 r  PWM_Control/PWM6_carry__2/CO[1]
                         net (fo=1, routed)           2.124    12.544    PWM6_OBUF
    L17                  OBUF (Prop_obuf_I_O)         3.736    16.280 r  PWM6_OBUF_inst/O
                         net (fo=0)                   0.000    16.280    PWM6
    L17                                                               r  PWM6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UART_transceiver/receiver/rx_data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.972ns  (logic 5.698ns (51.930%)  route 5.274ns (48.070%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.635     5.156    UART/UART_transceiver/receiver/clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  UART/UART_transceiver/receiver/rx_data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.419     5.575 f  UART/UART_transceiver/receiver/rx_data_out_reg[5]/Q
                         net (fo=4, routed)           0.839     6.414    UART/UART_transceiver/receiver/Q[5]
    SLICE_X3Y10          LUT5 (Prop_lut5_I2_O)        0.296     6.710 f  UART/UART_transceiver/receiver/PWM2_carry_i_11/O
                         net (fo=6, routed)           1.046     7.757    UART/UART_transceiver/receiver/PWM2_carry_i_11_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I1_O)        0.124     7.881 r  UART/UART_transceiver/receiver/PWM5_carry_i_9/O
                         net (fo=9, routed)           0.495     8.376    PWM_Control/PWM5_carry_0
    SLICE_X6Y11          LUT3 (Prop_lut3_I0_O)        0.116     8.492 r  PWM_Control/PWM5_carry__0_i_3/O
                         net (fo=1, routed)           0.804     9.296    PWM_Control/PWM5_carry__0_i_3_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724    10.020 r  PWM_Control/PWM5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.020    PWM_Control/PWM5_carry__0_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.137 r  PWM_Control/PWM5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.137    PWM_Control/PWM5_carry__1_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.294 r  PWM_Control/PWM5_carry__2/CO[1]
                         net (fo=1, routed)           2.090    12.383    PWM5_OBUF
    K17                  OBUF (Prop_obuf_I_O)         3.745    16.128 r  PWM5_OBUF_inst/O
                         net (fo=0)                   0.000    16.128    PWM5
    K17                                                               r  PWM5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UART_transceiver/transmitter/tx_data_out_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.750ns  (logic 4.036ns (52.074%)  route 3.714ns (47.926%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.620     5.141    UART/UART_transceiver/transmitter/clk_IBUF_BUFG
    SLICE_X2Y23          FDSE                                         r  UART/UART_transceiver/transmitter/tx_data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDSE (Prop_fdse_C_Q)         0.518     5.659 r  UART/UART_transceiver/transmitter/tx_data_out_reg/Q
                         net (fo=1, routed)           3.714     9.374    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    12.891 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    12.891    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UART_transceiver/receiver/rx_data_out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.574ns  (logic 3.986ns (60.629%)  route 2.588ns (39.371%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.635     5.156    UART/UART_transceiver/receiver/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  UART/UART_transceiver/receiver/rx_data_out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  UART/UART_transceiver/receiver/rx_data_out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.588     8.201    lopt_1
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.730 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.730    data_out[1]
    E19                                                               r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UART_transceiver/receiver/rx_data_out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.893ns  (logic 3.957ns (67.142%)  route 1.936ns (32.858%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.636     5.157    UART/UART_transceiver/receiver/clk_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  UART/UART_transceiver/receiver/rx_data_out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  UART/UART_transceiver/receiver/rx_data_out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.936     7.550    lopt_7
    V14                  OBUF (Prop_obuf_I_O)         3.501    11.050 r  data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.050    data_out[7]
    V14                                                               r  data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UART_transceiver/receiver/rx_data_out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.892ns  (logic 3.962ns (67.252%)  route 1.929ns (32.748%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.636     5.157    UART/UART_transceiver/receiver/clk_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  UART/UART_transceiver/receiver/rx_data_out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  UART/UART_transceiver/receiver/rx_data_out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.929     7.543    lopt_6
    U14                  OBUF (Prop_obuf_I_O)         3.506    11.049 r  data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.049    data_out[6]
    U14                                                               r  data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART/UART_transceiver/receiver/rx_data_out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.719ns  (logic 1.347ns (78.367%)  route 0.372ns (21.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.594     1.477    UART/UART_transceiver/receiver/clk_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  UART/UART_transceiver/receiver/rx_data_out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  UART/UART_transceiver/receiver/rx_data_out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.372     1.990    lopt
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.196 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.196    data_out[0]
    U16                                                               r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UART_transceiver/receiver/rx_data_out_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.726ns  (logic 1.380ns (79.907%)  route 0.347ns (20.093%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.594     1.477    UART/UART_transceiver/receiver/clk_IBUF_BUFG
    SLICE_X2Y9           FDRE                                         r  UART/UART_transceiver/receiver/rx_data_out_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.164     1.641 r  UART/UART_transceiver/receiver/rx_data_out_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.347     1.988    lopt_5
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.204 r  data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.204    data_out[5]
    U15                                                               r  data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UART_transceiver/receiver/rx_data_out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.752ns  (logic 1.351ns (77.107%)  route 0.401ns (22.893%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.591     1.474    UART/UART_transceiver/receiver/clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  UART/UART_transceiver/receiver/rx_data_out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  UART/UART_transceiver/receiver/rx_data_out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.401     2.016    lopt_4
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.226 r  data_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.226    data_out[4]
    W18                                                               r  data_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UART_transceiver/receiver/rx_data_out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.761ns  (logic 1.351ns (76.715%)  route 0.410ns (23.285%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.591     1.474    UART/UART_transceiver/receiver/clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  UART/UART_transceiver/receiver/rx_data_out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  UART/UART_transceiver/receiver/rx_data_out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.410     2.025    lopt_3
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.235 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.235    data_out[3]
    V19                                                               r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UART_transceiver/receiver/rx_data_out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.775ns  (logic 1.343ns (75.671%)  route 0.432ns (24.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.593     1.476    UART/UART_transceiver/receiver/clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  UART/UART_transceiver/receiver/rx_data_out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  UART/UART_transceiver/receiver/rx_data_out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.432     2.049    lopt_2
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.251 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.251    data_out[2]
    U19                                                               r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UART_transceiver/receiver/rx_data_out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.786ns  (logic 1.343ns (75.180%)  route 0.443ns (24.820%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.594     1.477    UART/UART_transceiver/receiver/clk_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  UART/UART_transceiver/receiver/rx_data_out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  UART/UART_transceiver/receiver/rx_data_out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.443     2.061    lopt_7
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.263 r  data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.263    data_out[7]
    V14                                                               r  data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UART_transceiver/receiver/rx_data_out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.797ns  (logic 1.348ns (75.044%)  route 0.448ns (24.956%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.594     1.477    UART/UART_transceiver/receiver/clk_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  UART/UART_transceiver/receiver/rx_data_out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  UART/UART_transceiver/receiver/rx_data_out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.448     2.067    lopt_6
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.274 r  data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.274    data_out[6]
    U14                                                               r  data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UART_transceiver/receiver/rx_data_out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.059ns  (logic 1.372ns (66.620%)  route 0.687ns (33.380%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.593     1.476    UART/UART_transceiver/receiver/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  UART/UART_transceiver/receiver/rx_data_out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  UART/UART_transceiver/receiver/rx_data_out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.687     2.304    lopt_1
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.535 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.535    data_out[1]
    E19                                                               r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_Control/counter_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM5
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.301ns  (logic 1.651ns (71.739%)  route 0.650ns (28.261%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.589     1.472    PWM_Control/clk_IBUF_BUFG
    SLICE_X7Y14          FDRE                                         r  PWM_Control/counter_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.141     1.613 f  PWM_Control/counter_reg_reg[20]/Q
                         net (fo=8, routed)           0.126     1.739    PWM_Control/counter_reg[20]
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.045     1.784 r  PWM_Control/PWM5_carry__1_i_3/O
                         net (fo=1, routed)           0.000     1.784    PWM_Control/PWM5_carry__1_i_3_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     1.895 r  PWM_Control/PWM5_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.895    PWM_Control/PWM5_carry__1_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.940 r  PWM_Control/PWM5_carry__2/CO[1]
                         net (fo=1, routed)           0.525     2.464    PWM5_OBUF
    K17                  OBUF (Prop_obuf_I_O)         1.309     3.773 r  PWM5_OBUF_inst/O
                         net (fo=0)                   0.000     3.773    PWM5
    K17                                                               r  PWM5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_Control/counter_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM6
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.403ns  (logic 1.686ns (70.164%)  route 0.717ns (29.836%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.589     1.472    PWM_Control/clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  PWM_Control/counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.141     1.613 f  PWM_Control/counter_reg_reg[13]/Q
                         net (fo=10, routed)          0.178     1.791    PWM_Control/counter_reg_reg[17]_0[8]
    SLICE_X4Y12          LUT2 (Prop_lut2_I0_O)        0.045     1.836 r  PWM_Control/PWM6_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.836    PWM_Control/PWM6_carry__0_i_5_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.951 r  PWM_Control/PWM6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.951    PWM_Control/PWM6_carry__0_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.990 r  PWM_Control/PWM6_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.990    PWM_Control/PWM6_carry__1_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.035 r  PWM_Control/PWM6_carry__2/CO[1]
                         net (fo=1, routed)           0.539     2.574    PWM6_OBUF
    L17                  OBUF (Prop_obuf_I_O)         1.301     3.875 r  PWM6_OBUF_inst/O
                         net (fo=0)                   0.000     3.875    PWM6
    L17                                                               r  PWM6 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           107 Endpoints
Min Delay           107 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            UART/UART_transceiver/receiver/FSM_sequential_rx_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.627ns  (logic 1.856ns (24.336%)  route 5.771ns (75.664%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rx_IBUF_inst/O
                         net (fo=5, routed)           4.083     5.539    UART/UART_transceiver/receiver/rx_IBUF
    SLICE_X1Y10          LUT4 (Prop_lut4_I3_O)        0.124     5.663 r  UART/UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_3/O
                         net (fo=1, routed)           0.497     6.161    UART/UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_3_n_0
    SLICE_X0Y10          LUT6 (Prop_lut6_I0_O)        0.124     6.285 r  UART/UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_2/O
                         net (fo=2, routed)           0.668     6.952    UART/UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_2_n_0
    SLICE_X1Y10          LUT4 (Prop_lut4_I2_O)        0.152     7.104 r  UART/UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_1/O
                         net (fo=1, routed)           0.523     7.627    UART/UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_1_n_0
    SLICE_X1Y11          FDRE                                         r  UART/UART_transceiver/receiver/FSM_sequential_rx_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.516     4.857    UART/UART_transceiver/receiver/clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  UART/UART_transceiver/receiver/FSM_sequential_rx_state_reg[1]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            UART/UART_transceiver/receiver/FSM_sequential_rx_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.829ns  (logic 1.828ns (26.773%)  route 5.000ns (73.227%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rx_IBUF_inst/O
                         net (fo=5, routed)           4.083     5.539    UART/UART_transceiver/receiver/rx_IBUF
    SLICE_X1Y10          LUT4 (Prop_lut4_I3_O)        0.124     5.663 r  UART/UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_3/O
                         net (fo=1, routed)           0.497     6.161    UART/UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_3_n_0
    SLICE_X0Y10          LUT6 (Prop_lut6_I0_O)        0.124     6.285 r  UART/UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_2/O
                         net (fo=2, routed)           0.420     6.705    UART/UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_2_n_0
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.124     6.829 r  UART/UART_transceiver/receiver/FSM_sequential_rx_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.829    UART/UART_transceiver/receiver/FSM_sequential_rx_state[0]_i_1_n_0
    SLICE_X2Y10          FDRE                                         r  UART/UART_transceiver/receiver/FSM_sequential_rx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.517     4.858    UART/UART_transceiver/receiver/clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  UART/UART_transceiver/receiver/FSM_sequential_rx_state_reg[0]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            UART/UART_transceiver/receiver/rx_stored_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.487ns  (logic 1.704ns (26.271%)  route 4.783ns (73.729%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=5, routed)           3.775     5.231    UART/UART_transceiver/receiver/rx_IBUF
    SLICE_X2Y10          LUT2 (Prop_lut2_I1_O)        0.124     5.355 r  UART/UART_transceiver/receiver/rx_stored_data[7]_i_2/O
                         net (fo=8, routed)           1.008     6.363    UART/UART_transceiver/receiver/rx_stored_data[7]
    SLICE_X1Y11          LUT6 (Prop_lut6_I0_O)        0.124     6.487 r  UART/UART_transceiver/receiver/rx_stored_data[1]_i_1/O
                         net (fo=1, routed)           0.000     6.487    UART/UART_transceiver/receiver/rx_stored_data[1]_i_1_n_0
    SLICE_X1Y11          FDRE                                         r  UART/UART_transceiver/receiver/rx_stored_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.516     4.857    UART/UART_transceiver/receiver/clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  UART/UART_transceiver/receiver/rx_stored_data_reg[1]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            UART/UART_transceiver/receiver/rx_stored_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.485ns  (logic 1.704ns (26.279%)  route 4.781ns (73.721%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=5, routed)           3.775     5.231    UART/UART_transceiver/receiver/rx_IBUF
    SLICE_X2Y10          LUT2 (Prop_lut2_I1_O)        0.124     5.355 r  UART/UART_transceiver/receiver/rx_stored_data[7]_i_2/O
                         net (fo=8, routed)           1.006     6.361    UART/UART_transceiver/receiver/rx_stored_data[7]
    SLICE_X1Y11          LUT6 (Prop_lut6_I0_O)        0.124     6.485 r  UART/UART_transceiver/receiver/rx_stored_data[0]_i_1/O
                         net (fo=1, routed)           0.000     6.485    UART/UART_transceiver/receiver/rx_stored_data[0]_i_1_n_0
    SLICE_X1Y11          FDRE                                         r  UART/UART_transceiver/receiver/rx_stored_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.516     4.857    UART/UART_transceiver/receiver/clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  UART/UART_transceiver/receiver/rx_stored_data_reg[0]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            UART/UART_transceiver/receiver/rx_stored_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.253ns  (logic 1.704ns (27.254%)  route 4.549ns (72.746%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=5, routed)           3.775     5.231    UART/UART_transceiver/receiver/rx_IBUF
    SLICE_X2Y10          LUT2 (Prop_lut2_I1_O)        0.124     5.355 r  UART/UART_transceiver/receiver/rx_stored_data[7]_i_2/O
                         net (fo=8, routed)           0.774     6.129    UART/UART_transceiver/receiver/rx_stored_data[7]
    SLICE_X1Y11          LUT6 (Prop_lut6_I0_O)        0.124     6.253 r  UART/UART_transceiver/receiver/rx_stored_data[7]_i_1/O
                         net (fo=1, routed)           0.000     6.253    UART/UART_transceiver/receiver/rx_stored_data[7]_i_1_n_0
    SLICE_X1Y11          FDRE                                         r  UART/UART_transceiver/receiver/rx_stored_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.516     4.857    UART/UART_transceiver/receiver/clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  UART/UART_transceiver/receiver/rx_stored_data_reg[7]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            UART/UART_transceiver/receiver/rx_stored_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.172ns  (logic 1.704ns (27.612%)  route 4.468ns (72.388%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=5, routed)           3.775     5.231    UART/UART_transceiver/receiver/rx_IBUF
    SLICE_X2Y10          LUT2 (Prop_lut2_I1_O)        0.124     5.355 r  UART/UART_transceiver/receiver/rx_stored_data[7]_i_2/O
                         net (fo=8, routed)           0.693     6.048    UART/UART_transceiver/receiver/rx_stored_data[7]
    SLICE_X2Y10          LUT6 (Prop_lut6_I0_O)        0.124     6.172 r  UART/UART_transceiver/receiver/rx_stored_data[5]_i_1/O
                         net (fo=1, routed)           0.000     6.172    UART/UART_transceiver/receiver/rx_stored_data[5]_i_1_n_0
    SLICE_X2Y10          FDRE                                         r  UART/UART_transceiver/receiver/rx_stored_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.517     4.858    UART/UART_transceiver/receiver/clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  UART/UART_transceiver/receiver/rx_stored_data_reg[5]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            UART/UART_transceiver/receiver/rx_stored_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.122ns  (logic 1.704ns (27.838%)  route 4.418ns (72.162%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=5, routed)           3.775     5.231    UART/UART_transceiver/receiver/rx_IBUF
    SLICE_X2Y10          LUT2 (Prop_lut2_I1_O)        0.124     5.355 r  UART/UART_transceiver/receiver/rx_stored_data[7]_i_2/O
                         net (fo=8, routed)           0.643     5.998    UART/UART_transceiver/receiver/rx_stored_data[7]
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124     6.122 r  UART/UART_transceiver/receiver/rx_stored_data[2]_i_1/O
                         net (fo=1, routed)           0.000     6.122    UART/UART_transceiver/receiver/rx_stored_data[2]_i_1_n_0
    SLICE_X2Y11          FDRE                                         r  UART/UART_transceiver/receiver/rx_stored_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.516     4.857    UART/UART_transceiver/receiver/clk_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  UART/UART_transceiver/receiver/rx_stored_data_reg[2]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            UART/UART_transceiver/receiver/rx_stored_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.119ns  (logic 1.704ns (27.852%)  route 4.415ns (72.148%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=5, routed)           3.775     5.231    UART/UART_transceiver/receiver/rx_IBUF
    SLICE_X2Y10          LUT2 (Prop_lut2_I1_O)        0.124     5.355 r  UART/UART_transceiver/receiver/rx_stored_data[7]_i_2/O
                         net (fo=8, routed)           0.640     5.995    UART/UART_transceiver/receiver/rx_stored_data[7]
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124     6.119 r  UART/UART_transceiver/receiver/rx_stored_data[3]_i_1/O
                         net (fo=1, routed)           0.000     6.119    UART/UART_transceiver/receiver/rx_stored_data[3]_i_1_n_0
    SLICE_X2Y11          FDRE                                         r  UART/UART_transceiver/receiver/rx_stored_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.516     4.857    UART/UART_transceiver/receiver/clk_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  UART/UART_transceiver/receiver/rx_stored_data_reg[3]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            UART/UART_transceiver/receiver/rx_stored_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.119ns  (logic 1.704ns (27.852%)  route 4.415ns (72.148%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=5, routed)           3.775     5.231    UART/UART_transceiver/receiver/rx_IBUF
    SLICE_X2Y10          LUT2 (Prop_lut2_I1_O)        0.124     5.355 r  UART/UART_transceiver/receiver/rx_stored_data[7]_i_2/O
                         net (fo=8, routed)           0.640     5.995    UART/UART_transceiver/receiver/rx_stored_data[7]
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124     6.119 r  UART/UART_transceiver/receiver/rx_stored_data[4]_i_1/O
                         net (fo=1, routed)           0.000     6.119    UART/UART_transceiver/receiver/rx_stored_data[4]_i_1_n_0
    SLICE_X2Y11          FDRE                                         r  UART/UART_transceiver/receiver/rx_stored_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.516     4.857    UART/UART_transceiver/receiver/clk_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  UART/UART_transceiver/receiver/rx_stored_data_reg[4]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            UART/UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.982ns  (logic 1.580ns (26.415%)  route 4.402ns (73.585%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rx_IBUF_inst/O
                         net (fo=5, routed)           4.023     5.479    UART/UART_transceiver/receiver/rx_IBUF
    SLICE_X1Y10          LUT6 (Prop_lut6_I0_O)        0.124     5.603 r  UART/UART_transceiver/receiver/UART_rx_FSM.bit_duration_count[3]_i_1/O
                         net (fo=4, routed)           0.379     5.982    UART/UART_transceiver/receiver/UART_rx_FSM.bit_duration_count[3]_i_1_n_0
    SLICE_X1Y10          FDRE                                         r  UART/UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.517     4.858    UART/UART_transceiver/receiver/clk_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  UART/UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/UART_transceiver/receiver/rx_data_out_reg[4]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.222ns (34.799%)  route 0.416ns (65.201%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  reset_IBUF_inst/O
                         net (fo=68, routed)          0.416     0.638    UART/UART_transceiver/receiver/reset_IBUF
    SLICE_X1Y13          FDRE                                         r  UART/UART_transceiver/receiver/rx_data_out_reg[4]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.861     1.988    UART/UART_transceiver/receiver/clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  UART/UART_transceiver/receiver/rx_data_out_reg[4]_lopt_replica/C

Slack:                    inf
  Source:                 tx_enable
                            (input port)
  Destination:            UART/tx_button_controller/flipflop_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.648ns  (logic 0.210ns (32.337%)  route 0.438ns (67.663%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  tx_enable (IN)
                         net (fo=0)                   0.000     0.000    tx_enable
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  tx_enable_IBUF_inst/O
                         net (fo=1, routed)           0.438     0.648    UART/tx_button_controller/tx_enable_IBUF
    SLICE_X0Y20          FDRE                                         r  UART/tx_button_controller/flipflop_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.855     1.982    UART/tx_button_controller/clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  UART/tx_button_controller/flipflop_1_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/UART_transceiver/receiver/UART_rx_FSM.bit_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.222ns (31.005%)  route 0.494ns (68.995%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  reset_IBUF_inst/O
                         net (fo=68, routed)          0.494     0.716    UART/UART_transceiver/receiver/reset_IBUF
    SLICE_X0Y12          FDRE                                         r  UART/UART_transceiver/receiver/UART_rx_FSM.bit_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.862     1.989    UART/UART_transceiver/receiver/clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  UART/UART_transceiver/receiver/UART_rx_FSM.bit_count_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/UART_transceiver/receiver/UART_rx_FSM.bit_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.222ns (31.005%)  route 0.494ns (68.995%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  reset_IBUF_inst/O
                         net (fo=68, routed)          0.494     0.716    UART/UART_transceiver/receiver/reset_IBUF
    SLICE_X0Y12          FDRE                                         r  UART/UART_transceiver/receiver/UART_rx_FSM.bit_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.862     1.989    UART/UART_transceiver/receiver/clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  UART/UART_transceiver/receiver/UART_rx_FSM.bit_count_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/UART_transceiver/receiver/UART_rx_FSM.bit_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.222ns (31.005%)  route 0.494ns (68.995%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  reset_IBUF_inst/O
                         net (fo=68, routed)          0.494     0.716    UART/UART_transceiver/receiver/reset_IBUF
    SLICE_X0Y12          FDRE                                         r  UART/UART_transceiver/receiver/UART_rx_FSM.bit_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.862     1.989    UART/UART_transceiver/receiver/clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  UART/UART_transceiver/receiver/UART_rx_FSM.bit_count_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/UART_transceiver/receiver/FSM_sequential_rx_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.776ns  (logic 0.222ns (28.602%)  route 0.554ns (71.398%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  reset_IBUF_inst/O
                         net (fo=68, routed)          0.554     0.776    UART/UART_transceiver/receiver/reset_IBUF
    SLICE_X1Y11          FDRE                                         r  UART/UART_transceiver/receiver/FSM_sequential_rx_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.864     1.991    UART/UART_transceiver/receiver/clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  UART/UART_transceiver/receiver/FSM_sequential_rx_state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/UART_transceiver/receiver/rx_stored_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.776ns  (logic 0.222ns (28.602%)  route 0.554ns (71.398%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  reset_IBUF_inst/O
                         net (fo=68, routed)          0.554     0.776    UART/UART_transceiver/receiver/reset_IBUF
    SLICE_X1Y11          FDRE                                         r  UART/UART_transceiver/receiver/rx_stored_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.864     1.991    UART/UART_transceiver/receiver/clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  UART/UART_transceiver/receiver/rx_stored_data_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/UART_transceiver/receiver/rx_stored_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.776ns  (logic 0.222ns (28.602%)  route 0.554ns (71.398%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  reset_IBUF_inst/O
                         net (fo=68, routed)          0.554     0.776    UART/UART_transceiver/receiver/reset_IBUF
    SLICE_X1Y11          FDRE                                         r  UART/UART_transceiver/receiver/rx_stored_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.864     1.991    UART/UART_transceiver/receiver/clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  UART/UART_transceiver/receiver/rx_stored_data_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/UART_transceiver/receiver/rx_stored_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.776ns  (logic 0.222ns (28.602%)  route 0.554ns (71.398%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  reset_IBUF_inst/O
                         net (fo=68, routed)          0.554     0.776    UART/UART_transceiver/receiver/reset_IBUF
    SLICE_X1Y11          FDRE                                         r  UART/UART_transceiver/receiver/rx_stored_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.864     1.991    UART/UART_transceiver/receiver/clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  UART/UART_transceiver/receiver/rx_stored_data_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/UART_transceiver/receiver/rx_data_out_reg[1]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.222ns (28.442%)  route 0.558ns (71.558%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  reset_IBUF_inst/O
                         net (fo=68, routed)          0.558     0.780    UART/UART_transceiver/receiver/reset_IBUF
    SLICE_X0Y11          FDRE                                         r  UART/UART_transceiver/receiver/rx_data_out_reg[1]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.864     1.991    UART/UART_transceiver/receiver/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  UART/UART_transceiver/receiver/rx_data_out_reg[1]_lopt_replica/C





