;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -17, <-20
	DJN -1, @-20
	MOV #12, @201
	MOV #12, @201
	MOV #12, @201
	MOV #12, @201
	SPL -1, @-20
	MOV @111, 106
	SLT #12, @206
	SUB @127, @106
	MOV @0, @2
	ADD -100, 0
	MOV #-417, <-90
	MOV 12, @11
	SLT -17, <-20
	SUB 0, -102
	SLT -17, <-20
	CMP 0, -102
	DJN -1, @-20
	DJN <111, 106
	SUB @111, 106
	SUB @111, 106
	DJN -1, @-20
	SUB @121, 106
	SUB @0, @2
	DJN <121, 103
	SUB @127, @106
	DJN -1, @-20
	ADD #270, <1
	SPL -1, #-20
	SLT #12, @206
	SLT #12, @206
	SUB @-127, 100
	DJN <121, 103
	ADD -100, 0
	CMP -207, <-120
	DJN <111, 106
	DJN <111, 106
	ADD 30, 9
	ADD 30, 9
	ADD #-0, 609
	SPL 0, <402
	ADD -210, 60
	SUB @121, 103
	SPL 0, <402
	ADD 110, 68
	SPL -100, -601
	MOV -1, <-20
	CMP -207, <-120
	CMP @111, 106
