{"vcs1":{"timestamp_begin":1741685810.756239995, "rt":7.26, "ut":6.96, "st":0.24}}
{"vcselab":{"timestamp_begin":1741685818.095803495, "rt":0.28, "ut":0.17, "st":0.11}}
{"link":{"timestamp_begin":1741685818.439839308, "rt":0.29, "ut":0.12, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741685810.443223874}
{"VCS_COMP_START_TIME": 1741685810.443223874}
{"VCS_COMP_END_TIME": 1741685818.793810565}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 378508}}
{"vcselab": {"peak_mem": 174724}}
