
build/ovcharka-firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005150  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  0800525c  0800525c  0000625c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800529c  0800529c  0000629c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080052a0  080052a0  000062a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000000ac  20000000  080052a4  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000644  200000ac  08005350  000070ac  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200006f0  08005350  000076f0  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  000070ac  2**0
                  CONTENTS, READONLY
  9 .comment      00000039  00000000  00000000  000070d5  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001f897  00000000  00000000  0000710e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004ce2  00000000  00000000  000269a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_loclists 0000c59f  00000000  00000000  0002b687  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00001420  00000000  00000000  00037c28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00000f13  00000000  00000000  00039048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000169cf  00000000  00000000  00039f5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00005d52  00000000  00000000  0005092a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_frame  000033a8  00000000  00000000  0005667c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 0000016d  00000000  00000000  00059a24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__aeabi_fmul>:
 800010c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000110:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000114:	bf1e      	ittt	ne
 8000116:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800011a:	ea92 0f0c 	teqne	r2, ip
 800011e:	ea93 0f0c 	teqne	r3, ip
 8000122:	d06f      	beq.n	8000204 <__aeabi_fmul+0xf8>
 8000124:	441a      	add	r2, r3
 8000126:	ea80 0c01 	eor.w	ip, r0, r1
 800012a:	0240      	lsls	r0, r0, #9
 800012c:	bf18      	it	ne
 800012e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000132:	d01e      	beq.n	8000172 <__aeabi_fmul+0x66>
 8000134:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000138:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 800013c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000140:	fba0 3101 	umull	r3, r1, r0, r1
 8000144:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000148:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 800014c:	bf3e      	ittt	cc
 800014e:	0049      	lslcc	r1, r1, #1
 8000150:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000154:	005b      	lslcc	r3, r3, #1
 8000156:	ea40 0001 	orr.w	r0, r0, r1
 800015a:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 800015e:	2afd      	cmp	r2, #253	@ 0xfd
 8000160:	d81d      	bhi.n	800019e <__aeabi_fmul+0x92>
 8000162:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000166:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800016a:	bf08      	it	eq
 800016c:	f020 0001 	biceq.w	r0, r0, #1
 8000170:	4770      	bx	lr
 8000172:	f090 0f00 	teq	r0, #0
 8000176:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800017a:	bf08      	it	eq
 800017c:	0249      	lsleq	r1, r1, #9
 800017e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000182:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000186:	3a7f      	subs	r2, #127	@ 0x7f
 8000188:	bfc2      	ittt	gt
 800018a:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 800018e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000192:	4770      	bxgt	lr
 8000194:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000198:	f04f 0300 	mov.w	r3, #0
 800019c:	3a01      	subs	r2, #1
 800019e:	dc5d      	bgt.n	800025c <__aeabi_fmul+0x150>
 80001a0:	f112 0f19 	cmn.w	r2, #25
 80001a4:	bfdc      	itt	le
 80001a6:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 80001aa:	4770      	bxle	lr
 80001ac:	f1c2 0200 	rsb	r2, r2, #0
 80001b0:	0041      	lsls	r1, r0, #1
 80001b2:	fa21 f102 	lsr.w	r1, r1, r2
 80001b6:	f1c2 0220 	rsb	r2, r2, #32
 80001ba:	fa00 fc02 	lsl.w	ip, r0, r2
 80001be:	ea5f 0031 	movs.w	r0, r1, rrx
 80001c2:	f140 0000 	adc.w	r0, r0, #0
 80001c6:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80001ca:	bf08      	it	eq
 80001cc:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80001d0:	4770      	bx	lr
 80001d2:	f092 0f00 	teq	r2, #0
 80001d6:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 80001da:	bf02      	ittt	eq
 80001dc:	0040      	lsleq	r0, r0, #1
 80001de:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 80001e2:	3a01      	subeq	r2, #1
 80001e4:	d0f9      	beq.n	80001da <__aeabi_fmul+0xce>
 80001e6:	ea40 000c 	orr.w	r0, r0, ip
 80001ea:	f093 0f00 	teq	r3, #0
 80001ee:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80001f2:	bf02      	ittt	eq
 80001f4:	0049      	lsleq	r1, r1, #1
 80001f6:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80001fa:	3b01      	subeq	r3, #1
 80001fc:	d0f9      	beq.n	80001f2 <__aeabi_fmul+0xe6>
 80001fe:	ea41 010c 	orr.w	r1, r1, ip
 8000202:	e78f      	b.n	8000124 <__aeabi_fmul+0x18>
 8000204:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000208:	ea92 0f0c 	teq	r2, ip
 800020c:	bf18      	it	ne
 800020e:	ea93 0f0c 	teqne	r3, ip
 8000212:	d00a      	beq.n	800022a <__aeabi_fmul+0x11e>
 8000214:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000218:	bf18      	it	ne
 800021a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800021e:	d1d8      	bne.n	80001d2 <__aeabi_fmul+0xc6>
 8000220:	ea80 0001 	eor.w	r0, r0, r1
 8000224:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000228:	4770      	bx	lr
 800022a:	f090 0f00 	teq	r0, #0
 800022e:	bf17      	itett	ne
 8000230:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000234:	4608      	moveq	r0, r1
 8000236:	f091 0f00 	teqne	r1, #0
 800023a:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800023e:	d014      	beq.n	800026a <__aeabi_fmul+0x15e>
 8000240:	ea92 0f0c 	teq	r2, ip
 8000244:	d101      	bne.n	800024a <__aeabi_fmul+0x13e>
 8000246:	0242      	lsls	r2, r0, #9
 8000248:	d10f      	bne.n	800026a <__aeabi_fmul+0x15e>
 800024a:	ea93 0f0c 	teq	r3, ip
 800024e:	d103      	bne.n	8000258 <__aeabi_fmul+0x14c>
 8000250:	024b      	lsls	r3, r1, #9
 8000252:	bf18      	it	ne
 8000254:	4608      	movne	r0, r1
 8000256:	d108      	bne.n	800026a <__aeabi_fmul+0x15e>
 8000258:	ea80 0001 	eor.w	r0, r0, r1
 800025c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000260:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000264:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000268:	4770      	bx	lr
 800026a:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 800026e:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000272:	4770      	bx	lr

08000274 <__aeabi_fdiv>:
 8000274:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000278:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800027c:	bf1e      	ittt	ne
 800027e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000282:	ea92 0f0c 	teqne	r2, ip
 8000286:	ea93 0f0c 	teqne	r3, ip
 800028a:	d069      	beq.n	8000360 <__aeabi_fdiv+0xec>
 800028c:	eba2 0203 	sub.w	r2, r2, r3
 8000290:	ea80 0c01 	eor.w	ip, r0, r1
 8000294:	0249      	lsls	r1, r1, #9
 8000296:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800029a:	d037      	beq.n	800030c <__aeabi_fdiv+0x98>
 800029c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80002a0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 80002a4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 80002a8:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80002ac:	428b      	cmp	r3, r1
 80002ae:	bf38      	it	cc
 80002b0:	005b      	lslcc	r3, r3, #1
 80002b2:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 80002b6:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 80002ba:	428b      	cmp	r3, r1
 80002bc:	bf24      	itt	cs
 80002be:	1a5b      	subcs	r3, r3, r1
 80002c0:	ea40 000c 	orrcs.w	r0, r0, ip
 80002c4:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 80002c8:	bf24      	itt	cs
 80002ca:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 80002ce:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80002d2:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 80002d6:	bf24      	itt	cs
 80002d8:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 80002dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80002e0:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 80002e4:	bf24      	itt	cs
 80002e6:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 80002ea:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80002ee:	011b      	lsls	r3, r3, #4
 80002f0:	bf18      	it	ne
 80002f2:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 80002f6:	d1e0      	bne.n	80002ba <__aeabi_fdiv+0x46>
 80002f8:	2afd      	cmp	r2, #253	@ 0xfd
 80002fa:	f63f af50 	bhi.w	800019e <__aeabi_fmul+0x92>
 80002fe:	428b      	cmp	r3, r1
 8000300:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000304:	bf08      	it	eq
 8000306:	f020 0001 	biceq.w	r0, r0, #1
 800030a:	4770      	bx	lr
 800030c:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000310:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000314:	327f      	adds	r2, #127	@ 0x7f
 8000316:	bfc2      	ittt	gt
 8000318:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 800031c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000320:	4770      	bxgt	lr
 8000322:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000326:	f04f 0300 	mov.w	r3, #0
 800032a:	3a01      	subs	r2, #1
 800032c:	e737      	b.n	800019e <__aeabi_fmul+0x92>
 800032e:	f092 0f00 	teq	r2, #0
 8000332:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000336:	bf02      	ittt	eq
 8000338:	0040      	lsleq	r0, r0, #1
 800033a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800033e:	3a01      	subeq	r2, #1
 8000340:	d0f9      	beq.n	8000336 <__aeabi_fdiv+0xc2>
 8000342:	ea40 000c 	orr.w	r0, r0, ip
 8000346:	f093 0f00 	teq	r3, #0
 800034a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800034e:	bf02      	ittt	eq
 8000350:	0049      	lsleq	r1, r1, #1
 8000352:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000356:	3b01      	subeq	r3, #1
 8000358:	d0f9      	beq.n	800034e <__aeabi_fdiv+0xda>
 800035a:	ea41 010c 	orr.w	r1, r1, ip
 800035e:	e795      	b.n	800028c <__aeabi_fdiv+0x18>
 8000360:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000364:	ea92 0f0c 	teq	r2, ip
 8000368:	d108      	bne.n	800037c <__aeabi_fdiv+0x108>
 800036a:	0242      	lsls	r2, r0, #9
 800036c:	f47f af7d 	bne.w	800026a <__aeabi_fmul+0x15e>
 8000370:	ea93 0f0c 	teq	r3, ip
 8000374:	f47f af70 	bne.w	8000258 <__aeabi_fmul+0x14c>
 8000378:	4608      	mov	r0, r1
 800037a:	e776      	b.n	800026a <__aeabi_fmul+0x15e>
 800037c:	ea93 0f0c 	teq	r3, ip
 8000380:	d104      	bne.n	800038c <__aeabi_fdiv+0x118>
 8000382:	024b      	lsls	r3, r1, #9
 8000384:	f43f af4c 	beq.w	8000220 <__aeabi_fmul+0x114>
 8000388:	4608      	mov	r0, r1
 800038a:	e76e      	b.n	800026a <__aeabi_fmul+0x15e>
 800038c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000390:	bf18      	it	ne
 8000392:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000396:	d1ca      	bne.n	800032e <__aeabi_fdiv+0xba>
 8000398:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 800039c:	f47f af5c 	bne.w	8000258 <__aeabi_fmul+0x14c>
 80003a0:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 80003a4:	f47f af3c 	bne.w	8000220 <__aeabi_fmul+0x114>
 80003a8:	e75f      	b.n	800026a <__aeabi_fmul+0x15e>
 80003aa:	bf00      	nop

080003ac <__aeabi_f2iz>:
 80003ac:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80003b0:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80003b4:	d30f      	bcc.n	80003d6 <__aeabi_f2iz+0x2a>
 80003b6:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80003ba:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80003be:	d90d      	bls.n	80003dc <__aeabi_f2iz+0x30>
 80003c0:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80003c4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80003c8:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80003cc:	fa23 f002 	lsr.w	r0, r3, r2
 80003d0:	bf18      	it	ne
 80003d2:	4240      	negne	r0, r0
 80003d4:	4770      	bx	lr
 80003d6:	f04f 0000 	mov.w	r0, #0
 80003da:	4770      	bx	lr
 80003dc:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 80003e0:	d101      	bne.n	80003e6 <__aeabi_f2iz+0x3a>
 80003e2:	0242      	lsls	r2, r0, #9
 80003e4:	d105      	bne.n	80003f2 <__aeabi_f2iz+0x46>
 80003e6:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 80003ea:	bf08      	it	eq
 80003ec:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80003f0:	4770      	bx	lr
 80003f2:	f04f 0000 	mov.w	r0, #0
 80003f6:	4770      	bx	lr

080003f8 <__do_global_dtors_aux>:
 80003f8:	b510      	push	{r4, lr}
 80003fa:	4c05      	ldr	r4, [pc, #20]	@ (8000410 <__do_global_dtors_aux+0x18>)
 80003fc:	7823      	ldrb	r3, [r4, #0]
 80003fe:	b933      	cbnz	r3, 800040e <__do_global_dtors_aux+0x16>
 8000400:	4b04      	ldr	r3, [pc, #16]	@ (8000414 <__do_global_dtors_aux+0x1c>)
 8000402:	b113      	cbz	r3, 800040a <__do_global_dtors_aux+0x12>
 8000404:	4804      	ldr	r0, [pc, #16]	@ (8000418 <__do_global_dtors_aux+0x20>)
 8000406:	f3af 8000 	nop.w
 800040a:	2301      	movs	r3, #1
 800040c:	7023      	strb	r3, [r4, #0]
 800040e:	bd10      	pop	{r4, pc}
 8000410:	200000ac 	.word	0x200000ac
 8000414:	00000000 	.word	0x00000000
 8000418:	08005244 	.word	0x08005244

0800041c <frame_dummy>:
 800041c:	b508      	push	{r3, lr}
 800041e:	4b03      	ldr	r3, [pc, #12]	@ (800042c <frame_dummy+0x10>)
 8000420:	b11b      	cbz	r3, 800042a <frame_dummy+0xe>
 8000422:	4903      	ldr	r1, [pc, #12]	@ (8000430 <frame_dummy+0x14>)
 8000424:	4803      	ldr	r0, [pc, #12]	@ (8000434 <frame_dummy+0x18>)
 8000426:	f3af 8000 	nop.w
 800042a:	bd08      	pop	{r3, pc}
 800042c:	00000000 	.word	0x00000000
 8000430:	200000b0 	.word	0x200000b0
 8000434:	08005244 	.word	0x08005244

08000438 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000438:	b500      	push	{lr}
 800043a:	b085      	sub	sp, #20

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800043c:	2300      	movs	r3, #0
 800043e:	9301      	str	r3, [sp, #4]
 8000440:	9302      	str	r3, [sp, #8]
 8000442:	9303      	str	r3, [sp, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000444:	4817      	ldr	r0, [pc, #92]	@ (80004a4 <MX_ADC1_Init+0x6c>)
 8000446:	4a18      	ldr	r2, [pc, #96]	@ (80004a8 <MX_ADC1_Init+0x70>)
 8000448:	6002      	str	r2, [r0, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800044a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800044e:	6082      	str	r2, [r0, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000450:	7303      	strb	r3, [r0, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000452:	7503      	strb	r3, [r0, #20]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8000454:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000458:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800045a:	6043      	str	r3, [r0, #4]
  hadc1.Init.NbrOfConversion = 2;
 800045c:	2302      	movs	r3, #2
 800045e:	6103      	str	r3, [r0, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000460:	f002 f9ac 	bl	80027bc <HAL_ADC_Init>
 8000464:	b9a8      	cbnz	r0, 8000492 <MX_ADC1_Init+0x5a>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000466:	2303      	movs	r3, #3
 8000468:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800046a:	2301      	movs	r3, #1
 800046c:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 800046e:	2307      	movs	r3, #7
 8000470:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000472:	a901      	add	r1, sp, #4
 8000474:	480b      	ldr	r0, [pc, #44]	@ (80004a4 <MX_ADC1_Init+0x6c>)
 8000476:	f001 fff9 	bl	800246c <HAL_ADC_ConfigChannel>
 800047a:	b968      	cbnz	r0, 8000498 <MX_ADC1_Init+0x60>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800047c:	2302      	movs	r3, #2
 800047e:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000480:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000482:	a901      	add	r1, sp, #4
 8000484:	4807      	ldr	r0, [pc, #28]	@ (80004a4 <MX_ADC1_Init+0x6c>)
 8000486:	f001 fff1 	bl	800246c <HAL_ADC_ConfigChannel>
 800048a:	b940      	cbnz	r0, 800049e <MX_ADC1_Init+0x66>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800048c:	b005      	add	sp, #20
 800048e:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000492:	f000 fd31 	bl	8000ef8 <Error_Handler>
 8000496:	e7e6      	b.n	8000466 <MX_ADC1_Init+0x2e>
    Error_Handler();
 8000498:	f000 fd2e 	bl	8000ef8 <Error_Handler>
 800049c:	e7ee      	b.n	800047c <MX_ADC1_Init+0x44>
    Error_Handler();
 800049e:	f000 fd2b 	bl	8000ef8 <Error_Handler>
}
 80004a2:	e7f3      	b.n	800048c <MX_ADC1_Init+0x54>
 80004a4:	2000010c 	.word	0x2000010c
 80004a8:	40012400 	.word	0x40012400

080004ac <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80004ac:	b510      	push	{r4, lr}
 80004ae:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004b0:	2300      	movs	r3, #0
 80004b2:	9302      	str	r3, [sp, #8]
 80004b4:	9303      	str	r3, [sp, #12]
 80004b6:	9304      	str	r3, [sp, #16]
 80004b8:	9305      	str	r3, [sp, #20]
  if(adcHandle->Instance==ADC1)
 80004ba:	6802      	ldr	r2, [r0, #0]
 80004bc:	4b1f      	ldr	r3, [pc, #124]	@ (800053c <HAL_ADC_MspInit+0x90>)
 80004be:	429a      	cmp	r2, r3
 80004c0:	d001      	beq.n	80004c6 <HAL_ADC_MspInit+0x1a>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80004c2:	b006      	add	sp, #24
 80004c4:	bd10      	pop	{r4, pc}
 80004c6:	4604      	mov	r4, r0
    __HAL_RCC_ADC1_CLK_ENABLE();
 80004c8:	f503 436c 	add.w	r3, r3, #60416	@ 0xec00
 80004cc:	699a      	ldr	r2, [r3, #24]
 80004ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80004d2:	619a      	str	r2, [r3, #24]
 80004d4:	699a      	ldr	r2, [r3, #24]
 80004d6:	f402 7200 	and.w	r2, r2, #512	@ 0x200
 80004da:	9200      	str	r2, [sp, #0]
 80004dc:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004de:	699a      	ldr	r2, [r3, #24]
 80004e0:	f042 0204 	orr.w	r2, r2, #4
 80004e4:	619a      	str	r2, [r3, #24]
 80004e6:	699b      	ldr	r3, [r3, #24]
 80004e8:	f003 0304 	and.w	r3, r3, #4
 80004ec:	9301      	str	r3, [sp, #4]
 80004ee:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = CS2_Pin|CS1_Pin;
 80004f0:	230c      	movs	r3, #12
 80004f2:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80004f4:	2303      	movs	r3, #3
 80004f6:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004f8:	a902      	add	r1, sp, #8
 80004fa:	4811      	ldr	r0, [pc, #68]	@ (8000540 <HAL_ADC_MspInit+0x94>)
 80004fc:	f002 fc70 	bl	8002de0 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 8000500:	4810      	ldr	r0, [pc, #64]	@ (8000544 <HAL_ADC_MspInit+0x98>)
 8000502:	4b11      	ldr	r3, [pc, #68]	@ (8000548 <HAL_ADC_MspInit+0x9c>)
 8000504:	6003      	str	r3, [r0, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000506:	2300      	movs	r3, #0
 8000508:	6043      	str	r3, [r0, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800050a:	6083      	str	r3, [r0, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800050c:	2380      	movs	r3, #128	@ 0x80
 800050e:	60c3      	str	r3, [r0, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000510:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000514:	6103      	str	r3, [r0, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000516:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800051a:	6143      	str	r3, [r0, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800051c:	2320      	movs	r3, #32
 800051e:	6183      	str	r3, [r0, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000520:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000524:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000526:	f002 fadb 	bl	8002ae0 <HAL_DMA_Init>
 800052a:	b918      	cbnz	r0, 8000534 <HAL_ADC_MspInit+0x88>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800052c:	4b05      	ldr	r3, [pc, #20]	@ (8000544 <HAL_ADC_MspInit+0x98>)
 800052e:	6223      	str	r3, [r4, #32]
 8000530:	625c      	str	r4, [r3, #36]	@ 0x24
}
 8000532:	e7c6      	b.n	80004c2 <HAL_ADC_MspInit+0x16>
      Error_Handler();
 8000534:	f000 fce0 	bl	8000ef8 <Error_Handler>
 8000538:	e7f8      	b.n	800052c <HAL_ADC_MspInit+0x80>
 800053a:	bf00      	nop
 800053c:	40012400 	.word	0x40012400
 8000540:	40010800 	.word	0x40010800
 8000544:	200000c8 	.word	0x200000c8
 8000548:	40020008 	.word	0x40020008

0800054c <adc_cur_init>:
int16_t CS_ADC_M2_Offset = M2_ADC_OFFSET;
float CS_ADC_M1_Gain = 0.00107;
float CS_ADC_M2_Gain = 0.00107;

void adc_cur_init()
{
 800054c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    // Starting DMA for capturing current measures from ADC
    HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adc, 2);
 800054e:	4c0e      	ldr	r4, [pc, #56]	@ (8000588 <adc_cur_init+0x3c>)
 8000550:	2202      	movs	r2, #2
 8000552:	4621      	mov	r1, r4
 8000554:	480d      	ldr	r0, [pc, #52]	@ (800058c <adc_cur_init+0x40>)
 8000556:	f002 f86d 	bl	8002634 <HAL_ADC_Start_DMA>

    // Initia;lization of filters
    initEMA_iq18(&filter1, 0.005, _IQ18(CS_ADC_M1_Offset));
 800055a:	4e0d      	ldr	r6, [pc, #52]	@ (8000590 <adc_cur_init+0x44>)
 800055c:	f9b6 2000 	ldrsh.w	r2, [r6]
 8000560:	4f0c      	ldr	r7, [pc, #48]	@ (8000594 <adc_cur_init+0x48>)
 8000562:	0492      	lsls	r2, r2, #18
 8000564:	4639      	mov	r1, r7
 8000566:	480c      	ldr	r0, [pc, #48]	@ (8000598 <adc_cur_init+0x4c>)
 8000568:	f000 f9b5 	bl	80008d6 <initEMA_iq18>
    initEMA_iq18(&filter2, 0.005, _IQ18(CS_ADC_M2_Offset));
 800056c:	4d0b      	ldr	r5, [pc, #44]	@ (800059c <adc_cur_init+0x50>)
 800056e:	f9b5 2000 	ldrsh.w	r2, [r5]
 8000572:	0492      	lsls	r2, r2, #18
 8000574:	4639      	mov	r1, r7
 8000576:	480a      	ldr	r0, [pc, #40]	@ (80005a0 <adc_cur_init+0x54>)
 8000578:	f000 f9ad 	bl	80008d6 <initEMA_iq18>
    adc[0] = CS_ADC_M1_Offset;
 800057c:	8833      	ldrh	r3, [r6, #0]
 800057e:	8023      	strh	r3, [r4, #0]
    adc[1] = CS_ADC_M2_Offset;
 8000580:	882b      	ldrh	r3, [r5, #0]
 8000582:	8063      	strh	r3, [r4, #2]
}
 8000584:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000586:	bf00      	nop
 8000588:	20000154 	.word	0x20000154
 800058c:	2000010c 	.word	0x2000010c
 8000590:	2000000a 	.word	0x2000000a
 8000594:	3ba3d70a 	.word	0x3ba3d70a
 8000598:	20000144 	.word	0x20000144
 800059c:	20000008 	.word	0x20000008
 80005a0:	2000013c 	.word	0x2000013c

080005a4 <adc_callback_handler>:

void adc_callback_handler()
{
 80005a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    _iq18 adc0_filtered = updateEMA_iq18(&filter1, _IQ18(adc[0]));
 80005a6:	4f18      	ldr	r7, [pc, #96]	@ (8000608 <adc_callback_handler+0x64>)
 80005a8:	8839      	ldrh	r1, [r7, #0]
 80005aa:	0489      	lsls	r1, r1, #18
 80005ac:	4817      	ldr	r0, [pc, #92]	@ (800060c <adc_callback_handler+0x68>)
 80005ae:	f000 f99f 	bl	80008f0 <updateEMA_iq18>
 80005b2:	4605      	mov	r5, r0
    current[0] = _IQ18mpy((adc0_filtered - _IQ18(CS_ADC_M1_Offset)), _IQ18(CS_ADC_M1_Gain));
 80005b4:	4b16      	ldr	r3, [pc, #88]	@ (8000610 <adc_callback_handler+0x6c>)
 80005b6:	f9b3 4000 	ldrsh.w	r4, [r3]
 80005ba:	04a4      	lsls	r4, r4, #18
 80005bc:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 80005c0:	4b14      	ldr	r3, [pc, #80]	@ (8000614 <adc_callback_handler+0x70>)
 80005c2:	6818      	ldr	r0, [r3, #0]
 80005c4:	f7ff fda2 	bl	800010c <__aeabi_fmul>
 80005c8:	f7ff fef0 	bl	80003ac <__aeabi_f2iz>
 80005cc:	4601      	mov	r1, r0
 80005ce:	1b28      	subs	r0, r5, r4
 80005d0:	f004 fdf0 	bl	80051b4 <_IQ18mpy>
 80005d4:	4e10      	ldr	r6, [pc, #64]	@ (8000618 <adc_callback_handler+0x74>)
 80005d6:	6030      	str	r0, [r6, #0]

    _iq18 adc1_filtered = updateEMA_iq18(&filter2, _IQ18(adc[1]));
 80005d8:	8879      	ldrh	r1, [r7, #2]
 80005da:	0489      	lsls	r1, r1, #18
 80005dc:	480f      	ldr	r0, [pc, #60]	@ (800061c <adc_callback_handler+0x78>)
 80005de:	f000 f987 	bl	80008f0 <updateEMA_iq18>
 80005e2:	4605      	mov	r5, r0
    current[1] = _IQ18mpy((adc1_filtered - _IQ18(CS_ADC_M2_Offset)), _IQ18(CS_ADC_M2_Gain));
 80005e4:	4b0e      	ldr	r3, [pc, #56]	@ (8000620 <adc_callback_handler+0x7c>)
 80005e6:	f9b3 4000 	ldrsh.w	r4, [r3]
 80005ea:	04a4      	lsls	r4, r4, #18
 80005ec:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 80005f0:	4b0c      	ldr	r3, [pc, #48]	@ (8000624 <adc_callback_handler+0x80>)
 80005f2:	6818      	ldr	r0, [r3, #0]
 80005f4:	f7ff fd8a 	bl	800010c <__aeabi_fmul>
 80005f8:	f7ff fed8 	bl	80003ac <__aeabi_f2iz>
 80005fc:	4601      	mov	r1, r0
 80005fe:	1b28      	subs	r0, r5, r4
 8000600:	f004 fdd8 	bl	80051b4 <_IQ18mpy>
 8000604:	6070      	str	r0, [r6, #4]
}
 8000606:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000608:	20000154 	.word	0x20000154
 800060c:	20000144 	.word	0x20000144
 8000610:	2000000a 	.word	0x2000000a
 8000614:	20000004 	.word	0x20000004
 8000618:	2000014c 	.word	0x2000014c
 800061c:	2000013c 	.word	0x2000013c
 8000620:	20000008 	.word	0x20000008
 8000624:	20000000 	.word	0x20000000

08000628 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000628:	b508      	push	{r3, lr}
    adc_callback_handler();
 800062a:	f7ff ffbb 	bl	80005a4 <adc_callback_handler>
 800062e:	bd08      	pop	{r3, pc}

08000630 <crc8_ccitt>:
#include "crc_8_16.h"

// CRC-8-CCITT-FALSE calculation
uint8_t crc8_ccitt(uint8_t *data, size_t length) {
 8000630:	b500      	push	{lr}
 8000632:	4686      	mov	lr, r0
    uint8_t crc = CRC8_INIT;

    for (size_t i = 0; i < length; ++i) {
 8000634:	f04f 0c00 	mov.w	ip, #0
    uint8_t crc = CRC8_INIT;
 8000638:	4660      	mov	r0, ip
    for (size_t i = 0; i < length; ++i) {
 800063a:	e00e      	b.n	800065a <crc8_ccitt+0x2a>
        crc ^= data[i];
        for (uint8_t bit = 8; bit > 0; --bit) {
            if (crc & 0x80) {
                crc = (crc << 1) ^ CRC8_POLY;
            } else {
                crc <<= 1;
 800063c:	0040      	lsls	r0, r0, #1
 800063e:	b2c0      	uxtb	r0, r0
        for (uint8_t bit = 8; bit > 0; --bit) {
 8000640:	3b01      	subs	r3, #1
 8000642:	b2db      	uxtb	r3, r3
 8000644:	b13b      	cbz	r3, 8000656 <crc8_ccitt+0x26>
            if (crc & 0x80) {
 8000646:	b242      	sxtb	r2, r0
 8000648:	2a00      	cmp	r2, #0
 800064a:	daf7      	bge.n	800063c <crc8_ccitt+0xc>
                crc = (crc << 1) ^ CRC8_POLY;
 800064c:	0052      	lsls	r2, r2, #1
 800064e:	f082 0207 	eor.w	r2, r2, #7
 8000652:	b2d0      	uxtb	r0, r2
 8000654:	e7f4      	b.n	8000640 <crc8_ccitt+0x10>
    for (size_t i = 0; i < length; ++i) {
 8000656:	f10c 0c01 	add.w	ip, ip, #1
 800065a:	458c      	cmp	ip, r1
 800065c:	d204      	bcs.n	8000668 <crc8_ccitt+0x38>
        crc ^= data[i];
 800065e:	f81e 300c 	ldrb.w	r3, [lr, ip]
 8000662:	4058      	eors	r0, r3
        for (uint8_t bit = 8; bit > 0; --bit) {
 8000664:	2308      	movs	r3, #8
 8000666:	e7ed      	b.n	8000644 <crc8_ccitt+0x14>
            }
        }
    }
    return crc;
}
 8000668:	f85d fb04 	ldr.w	pc, [sp], #4

0800066c <crc16_ccitt>:

// CRC-16-CCITT-FALSE calculation
uint16_t crc16_ccitt(uint8_t *data, size_t length) {
 800066c:	b500      	push	{lr}
 800066e:	4686      	mov	lr, r0
    uint16_t crc = CRC16_INIT;

    for (size_t i = 0; i < length; ++i) {
 8000670:	f04f 0c00 	mov.w	ip, #0
    uint16_t crc = CRC16_INIT;
 8000674:	f64f 70ff 	movw	r0, #65535	@ 0xffff
    for (size_t i = 0; i < length; ++i) {
 8000678:	e00f      	b.n	800069a <crc16_ccitt+0x2e>
        crc ^= (data[i] << 8);
        for (uint8_t bit = 8; bit > 0; --bit) {
            if (crc & 0x8000) {
                crc = (crc << 1) ^ CRC16_POLY;
            } else {
                crc <<= 1;
 800067a:	0040      	lsls	r0, r0, #1
 800067c:	b280      	uxth	r0, r0
        for (uint8_t bit = 8; bit > 0; --bit) {
 800067e:	3b01      	subs	r3, #1
 8000680:	b2db      	uxtb	r3, r3
 8000682:	b143      	cbz	r3, 8000696 <crc16_ccitt+0x2a>
            if (crc & 0x8000) {
 8000684:	b202      	sxth	r2, r0
 8000686:	2a00      	cmp	r2, #0
 8000688:	daf7      	bge.n	800067a <crc16_ccitt+0xe>
                crc = (crc << 1) ^ CRC16_POLY;
 800068a:	f241 0021 	movw	r0, #4129	@ 0x1021
 800068e:	ea80 0042 	eor.w	r0, r0, r2, lsl #1
 8000692:	b280      	uxth	r0, r0
 8000694:	e7f3      	b.n	800067e <crc16_ccitt+0x12>
    for (size_t i = 0; i < length; ++i) {
 8000696:	f10c 0c01 	add.w	ip, ip, #1
 800069a:	458c      	cmp	ip, r1
 800069c:	d205      	bcs.n	80006aa <crc16_ccitt+0x3e>
        crc ^= (data[i] << 8);
 800069e:	f81e 300c 	ldrb.w	r3, [lr, ip]
 80006a2:	ea80 2003 	eor.w	r0, r0, r3, lsl #8
        for (uint8_t bit = 8; bit > 0; --bit) {
 80006a6:	2308      	movs	r3, #8
 80006a8:	e7eb      	b.n	8000682 <crc16_ccitt+0x16>
            }
        }
    }
    return crc;
 80006aa:	f85d fb04 	ldr.w	pc, [sp], #4
	...

080006b0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80006b0:	b500      	push	{lr}
 80006b2:	b083      	sub	sp, #12

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80006b4:	4b1a      	ldr	r3, [pc, #104]	@ (8000720 <MX_DMA_Init+0x70>)
 80006b6:	695a      	ldr	r2, [r3, #20]
 80006b8:	f042 0201 	orr.w	r2, r2, #1
 80006bc:	615a      	str	r2, [r3, #20]
 80006be:	695b      	ldr	r3, [r3, #20]
 80006c0:	f003 0301 	and.w	r3, r3, #1
 80006c4:	9301      	str	r3, [sp, #4]
 80006c6:	9b01      	ldr	r3, [sp, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80006c8:	2200      	movs	r2, #0
 80006ca:	4611      	mov	r1, r2
 80006cc:	200b      	movs	r0, #11
 80006ce:	f002 f9bf 	bl	8002a50 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80006d2:	200b      	movs	r0, #11
 80006d4:	f002 f9cc 	bl	8002a70 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80006d8:	2200      	movs	r2, #0
 80006da:	4611      	mov	r1, r2
 80006dc:	200c      	movs	r0, #12
 80006de:	f002 f9b7 	bl	8002a50 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80006e2:	200c      	movs	r0, #12
 80006e4:	f002 f9c4 	bl	8002a70 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80006e8:	2200      	movs	r2, #0
 80006ea:	4611      	mov	r1, r2
 80006ec:	200d      	movs	r0, #13
 80006ee:	f002 f9af 	bl	8002a50 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80006f2:	200d      	movs	r0, #13
 80006f4:	f002 f9bc 	bl	8002a70 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80006f8:	2200      	movs	r2, #0
 80006fa:	4611      	mov	r1, r2
 80006fc:	200e      	movs	r0, #14
 80006fe:	f002 f9a7 	bl	8002a50 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000702:	200e      	movs	r0, #14
 8000704:	f002 f9b4 	bl	8002a70 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8000708:	2200      	movs	r2, #0
 800070a:	4611      	mov	r1, r2
 800070c:	200f      	movs	r0, #15
 800070e:	f002 f99f 	bl	8002a50 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000712:	200f      	movs	r0, #15
 8000714:	f002 f9ac 	bl	8002a70 <HAL_NVIC_EnableIRQ>

}
 8000718:	b003      	add	sp, #12
 800071a:	f85d fb04 	ldr.w	pc, [sp], #4
 800071e:	bf00      	nop
 8000720:	40021000 	.word	0x40021000

08000724 <drv8106_read_reg_blocking>:
uint8_t drv8106_cur_read_addr;
uint8_t drv8106_read_flag;


void drv8106_read_reg_blocking(drv8106_t* drv_inst, uint8_t reg_addr)
{
 8000724:	b510      	push	{r4, lr}
 8000726:	b084      	sub	sp, #16
 8000728:	4604      	mov	r4, r0
    uint16_t tx = (reg_addr | DRV8106_READ_MASK) << 8;
 800072a:	f041 0140 	orr.w	r1, r1, #64	@ 0x40
 800072e:	0209      	lsls	r1, r1, #8
 8000730:	f8ad 100e 	strh.w	r1, [sp, #14]

    HAL_GPIO_WritePin(drv_inst->CS_PORT, drv_inst->CS_PIN, GPIO_PIN_RESET);
 8000734:	2200      	movs	r2, #0
 8000736:	8901      	ldrh	r1, [r0, #8]
 8000738:	6840      	ldr	r0, [r0, #4]
 800073a:	f002 fc66 	bl	800300a <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(drv_inst->spi_handler_ptr, (uint8_t*)&tx, (uint8_t*)&drv_inst->rxbuff, 1, HAL_MAX_DELAY);
 800073e:	4622      	mov	r2, r4
 8000740:	f852 0b0a 	ldr.w	r0, [r2], #10
 8000744:	f04f 33ff 	mov.w	r3, #4294967295
 8000748:	9300      	str	r3, [sp, #0]
 800074a:	2301      	movs	r3, #1
 800074c:	f10d 010e 	add.w	r1, sp, #14
 8000750:	f003 f95f 	bl	8003a12 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(drv_inst->CS_PORT, drv_inst->CS_PIN, GPIO_PIN_SET);
 8000754:	2201      	movs	r2, #1
 8000756:	8921      	ldrh	r1, [r4, #8]
 8000758:	6860      	ldr	r0, [r4, #4]
 800075a:	f002 fc56 	bl	800300a <HAL_GPIO_WritePin>
    // HAL_Delay(1); // in case it doesnt manage to flip CS
}
 800075e:	b004      	add	sp, #16
 8000760:	bd10      	pop	{r4, pc}

08000762 <drv8106_write_reg_blocking>:

void drv8106_write_reg_blocking(drv8106_t* drv_inst, uint8_t reg_addr, uint8_t data){
 8000762:	b510      	push	{r4, lr}
 8000764:	b084      	sub	sp, #16
 8000766:	4604      	mov	r4, r0
    uint16_t tx;
    tx = (reg_addr << 8) | data;
 8000768:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800076c:	f8ad 200e 	strh.w	r2, [sp, #14]

    HAL_GPIO_WritePin(drv_inst->CS_PORT, drv_inst->CS_PIN, GPIO_PIN_RESET);
 8000770:	2200      	movs	r2, #0
 8000772:	8901      	ldrh	r1, [r0, #8]
 8000774:	6840      	ldr	r0, [r0, #4]
 8000776:	f002 fc48 	bl	800300a <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(drv_inst->spi_handler_ptr, (uint8_t*)&tx, (uint8_t*)&drv_inst->rxbuff, 1, HAL_MAX_DELAY);
 800077a:	4622      	mov	r2, r4
 800077c:	f852 0b0a 	ldr.w	r0, [r2], #10
 8000780:	f04f 33ff 	mov.w	r3, #4294967295
 8000784:	9300      	str	r3, [sp, #0]
 8000786:	2301      	movs	r3, #1
 8000788:	f10d 010e 	add.w	r1, sp, #14
 800078c:	f003 f941 	bl	8003a12 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(drv_inst->CS_PORT, drv_inst->CS_PIN, GPIO_PIN_SET);
 8000790:	2201      	movs	r2, #1
 8000792:	8921      	ldrh	r1, [r4, #8]
 8000794:	6860      	ldr	r0, [r4, #4]
 8000796:	f002 fc38 	bl	800300a <HAL_GPIO_WritePin>
    // HAL_Delay(1); // in case it doesnt manage to flip CS
}
 800079a:	b004      	add	sp, #16
 800079c:	bd10      	pop	{r4, pc}

0800079e <drv8106_read_all_blocking>:


void drv8106_read_all_blocking(drv8106_t* drv_inst){
 800079e:	b510      	push	{r4, lr}
 80007a0:	4604      	mov	r4, r0

    drv8106_read_reg_blocking(drv_inst, DRV8106_IC_STAT_1);
 80007a2:	2100      	movs	r1, #0
 80007a4:	f7ff ffbe 	bl	8000724 <drv8106_read_reg_blocking>
    drv_inst->register_map.IC_STAT_1 = (uint8_t)(drv_inst->rxbuff & 0xFF);
 80007a8:	7aa3      	ldrb	r3, [r4, #10]
 80007aa:	73a3      	strb	r3, [r4, #14]

    drv8106_read_reg_blocking(drv_inst, DRV8106_VGS_VDS_STAT);
 80007ac:	2101      	movs	r1, #1
 80007ae:	4620      	mov	r0, r4
 80007b0:	f7ff ffb8 	bl	8000724 <drv8106_read_reg_blocking>
    drv_inst->register_map.VGS_VDS_STAT = (uint8_t)(drv_inst->rxbuff & 0xFF);
 80007b4:	7aa3      	ldrb	r3, [r4, #10]
 80007b6:	73e3      	strb	r3, [r4, #15]

    drv8106_read_reg_blocking(drv_inst, DRV8106_IC_STAT_2);
 80007b8:	2102      	movs	r1, #2
 80007ba:	4620      	mov	r0, r4
 80007bc:	f7ff ffb2 	bl	8000724 <drv8106_read_reg_blocking>
    drv_inst->register_map.IC_STAT_2 = (uint8_t)(drv_inst->rxbuff & 0xFF);
 80007c0:	7aa3      	ldrb	r3, [r4, #10]
 80007c2:	7423      	strb	r3, [r4, #16]

    drv8106_read_reg_blocking(drv_inst, DRV8106_IC_CTRL);
 80007c4:	2104      	movs	r1, #4
 80007c6:	4620      	mov	r0, r4
 80007c8:	f7ff ffac 	bl	8000724 <drv8106_read_reg_blocking>
    drv_inst->register_map.IC_CTRL = (uint8_t)(drv_inst->rxbuff & 0xFF);
 80007cc:	7aa3      	ldrb	r3, [r4, #10]
 80007ce:	74a3      	strb	r3, [r4, #18]

    drv8106_read_reg_blocking(drv_inst, DRV8106_BRG_CTRL);
 80007d0:	2105      	movs	r1, #5
 80007d2:	4620      	mov	r0, r4
 80007d4:	f7ff ffa6 	bl	8000724 <drv8106_read_reg_blocking>
    drv_inst->register_map.BRG_CTRL = (uint8_t)(drv_inst->rxbuff & 0xFF);
 80007d8:	7aa3      	ldrb	r3, [r4, #10]
 80007da:	74e3      	strb	r3, [r4, #19]

    drv8106_read_reg_blocking(drv_inst, DRV8106_DRV_CTRL_1);
 80007dc:	2106      	movs	r1, #6
 80007de:	4620      	mov	r0, r4
 80007e0:	f7ff ffa0 	bl	8000724 <drv8106_read_reg_blocking>
    drv_inst->register_map.DRV_CTRL_1 = (uint8_t)(drv_inst->rxbuff & 0xFF);
 80007e4:	7aa3      	ldrb	r3, [r4, #10]
 80007e6:	7523      	strb	r3, [r4, #20]

    drv8106_read_reg_blocking(drv_inst, DRV8106_DRV_CTRL_2);
 80007e8:	2107      	movs	r1, #7
 80007ea:	4620      	mov	r0, r4
 80007ec:	f7ff ff9a 	bl	8000724 <drv8106_read_reg_blocking>
    drv_inst->register_map.DRV_CTRL_2 = (uint8_t)(drv_inst->rxbuff & 0xFF);
 80007f0:	7aa3      	ldrb	r3, [r4, #10]
 80007f2:	7563      	strb	r3, [r4, #21]

    drv8106_read_reg_blocking(drv_inst, DRV8106_DRV_CTRL_3);
 80007f4:	2108      	movs	r1, #8
 80007f6:	4620      	mov	r0, r4
 80007f8:	f7ff ff94 	bl	8000724 <drv8106_read_reg_blocking>
    drv_inst->register_map.DRV_CTRL_3 = (uint8_t)(drv_inst->rxbuff & 0xFF);
 80007fc:	7aa3      	ldrb	r3, [r4, #10]
 80007fe:	75a3      	strb	r3, [r4, #22]

    drv8106_read_reg_blocking(drv_inst, DRV8106_VDS_CTRL_1);
 8000800:	2109      	movs	r1, #9
 8000802:	4620      	mov	r0, r4
 8000804:	f7ff ff8e 	bl	8000724 <drv8106_read_reg_blocking>
    drv_inst->register_map.VDS_CTRL_1 = (uint8_t)(drv_inst->rxbuff & 0xFF);
 8000808:	7aa3      	ldrb	r3, [r4, #10]
 800080a:	75e3      	strb	r3, [r4, #23]

    drv8106_read_reg_blocking(drv_inst, DRV8106_VDS_CTRL_2);
 800080c:	210a      	movs	r1, #10
 800080e:	4620      	mov	r0, r4
 8000810:	f7ff ff88 	bl	8000724 <drv8106_read_reg_blocking>
    drv_inst->register_map.VDS_CTRL_2 = (uint8_t)(drv_inst->rxbuff & 0xFF);
 8000814:	7aa3      	ldrb	r3, [r4, #10]
 8000816:	7623      	strb	r3, [r4, #24]

    drv8106_read_reg_blocking(drv_inst, DRV8106_OLSC_CTRL);
 8000818:	210b      	movs	r1, #11
 800081a:	4620      	mov	r0, r4
 800081c:	f7ff ff82 	bl	8000724 <drv8106_read_reg_blocking>
    drv_inst->register_map.OLSC_CTRL = (uint8_t)(drv_inst->rxbuff & 0xFF);
 8000820:	7aa3      	ldrb	r3, [r4, #10]
 8000822:	7663      	strb	r3, [r4, #25]

    drv8106_read_reg_blocking(drv_inst, DRV8106_UVOV_CTRL);
 8000824:	210c      	movs	r1, #12
 8000826:	4620      	mov	r0, r4
 8000828:	f7ff ff7c 	bl	8000724 <drv8106_read_reg_blocking>
    drv_inst->register_map.UVOV_CTRL = (uint8_t)(drv_inst->rxbuff & 0xFF);
 800082c:	7aa3      	ldrb	r3, [r4, #10]
 800082e:	76a3      	strb	r3, [r4, #26]

    drv8106_read_reg_blocking(drv_inst, DRV8106_CSA_CTRL);
 8000830:	210d      	movs	r1, #13
 8000832:	4620      	mov	r0, r4
 8000834:	f7ff ff76 	bl	8000724 <drv8106_read_reg_blocking>
    drv_inst->register_map.CSA_CTRL = (uint8_t)(drv_inst->rxbuff & 0xFF);
 8000838:	7aa3      	ldrb	r3, [r4, #10]
 800083a:	76e3      	strb	r3, [r4, #27]
}
 800083c:	bd10      	pop	{r4, pc}

0800083e <drv8106_reset_blocking>:

void drv8106_reset_blocking(drv8106_t* drv_inst){
 800083e:	b510      	push	{r4, lr}
 8000840:	4604      	mov	r4, r0
    drv8106_write_reg_blocking(drv_inst, DRV8106_IC_CTRL, DRV8106_IC_CTRL_DEFAULT);
 8000842:	2206      	movs	r2, #6
 8000844:	2104      	movs	r1, #4
 8000846:	f7ff ff8c 	bl	8000762 <drv8106_write_reg_blocking>
    drv8106_write_reg_blocking(drv_inst, DRV8106_BRG_CTRL, DRV8106_BRG_CTRL_DEFAULT);
 800084a:	2200      	movs	r2, #0
 800084c:	2105      	movs	r1, #5
 800084e:	4620      	mov	r0, r4
 8000850:	f7ff ff87 	bl	8000762 <drv8106_write_reg_blocking>
    drv8106_write_reg_blocking(drv_inst, DRV8106_DRV_CTRL_1, DRV8106_DRV_CTRL_1_DEFAULT);
 8000854:	22ff      	movs	r2, #255	@ 0xff
 8000856:	2106      	movs	r1, #6
 8000858:	4620      	mov	r0, r4
 800085a:	f7ff ff82 	bl	8000762 <drv8106_write_reg_blocking>
    drv8106_write_reg_blocking(drv_inst, DRV8106_DRV_CTRL_2, DRV8106_DRV_CTRL_2_DEFAULT);
 800085e:	22ff      	movs	r2, #255	@ 0xff
 8000860:	2107      	movs	r1, #7
 8000862:	4620      	mov	r0, r4
 8000864:	f7ff ff7d 	bl	8000762 <drv8106_write_reg_blocking>
    drv8106_write_reg_blocking(drv_inst, DRV8106_DRV_CTRL_3, DRV8106_DRV_CTRL_3_DEFAULT);
 8000868:	2220      	movs	r2, #32
 800086a:	2108      	movs	r1, #8
 800086c:	4620      	mov	r0, r4
 800086e:	f7ff ff78 	bl	8000762 <drv8106_write_reg_blocking>
    drv8106_write_reg_blocking(drv_inst, DRV8106_VDS_CTRL_1, DRV8106_VDS_CTRL_1_DEFAULT);
 8000872:	2220      	movs	r2, #32
 8000874:	2109      	movs	r1, #9
 8000876:	4620      	mov	r0, r4
 8000878:	f7ff ff73 	bl	8000762 <drv8106_write_reg_blocking>
    drv8106_write_reg_blocking(drv_inst, DRV8106_VDS_CTRL_2, DRV8106_VDS_CTRL_2_DEFAULT);
 800087c:	22dd      	movs	r2, #221	@ 0xdd
 800087e:	210a      	movs	r1, #10
 8000880:	4620      	mov	r0, r4
 8000882:	f7ff ff6e 	bl	8000762 <drv8106_write_reg_blocking>
    drv8106_write_reg_blocking(drv_inst, DRV8106_OLSC_CTRL, DRV8106_OLSC_CTRL_DEFAULT);
 8000886:	2200      	movs	r2, #0
 8000888:	210b      	movs	r1, #11
 800088a:	4620      	mov	r0, r4
 800088c:	f7ff ff69 	bl	8000762 <drv8106_write_reg_blocking>
    drv8106_write_reg_blocking(drv_inst, DRV8106_UVOV_CTRL, DRV8106_UVOV_CTRL_DEFAULT);
 8000890:	2214      	movs	r2, #20
 8000892:	210c      	movs	r1, #12
 8000894:	4620      	mov	r0, r4
 8000896:	f7ff ff64 	bl	8000762 <drv8106_write_reg_blocking>
    drv8106_write_reg_blocking(drv_inst, DRV8106_CSA_CTRL, DRV8106_CSA_CTRL_DEFAULT);
 800089a:	2201      	movs	r2, #1
 800089c:	210d      	movs	r1, #13
 800089e:	4620      	mov	r0, r4
 80008a0:	f7ff ff5f 	bl	8000762 <drv8106_write_reg_blocking>
}
 80008a4:	bd10      	pop	{r4, pc}

080008a6 <drv8106_Enable_blocking>:
// // disable drv ic in non-blocking manner via dma
// void drv8106_Disable_dma(drv8106_t* drv_inst){
//     drv8106_write_reg_dma(drv_inst, DRV8106_IC_CTRL, 0);
// }

void drv8106_Enable_blocking(drv8106_t* drv_inst){
 80008a6:	b508      	push	{r3, lr}
    drv8106_write_reg_blocking(drv_inst, DRV8106_IC_CTRL, DRV8106_EN_DRV);
 80008a8:	2280      	movs	r2, #128	@ 0x80
 80008aa:	2104      	movs	r1, #4
 80008ac:	f7ff ff59 	bl	8000762 <drv8106_write_reg_blocking>
}
 80008b0:	bd08      	pop	{r3, pc}

080008b2 <drv8106_CSA_enable_g10_blocking>:

void drv8106_Disable_blocking(drv8106_t* drv_inst){
    drv8106_write_reg_blocking(drv_inst, DRV8106_IC_CTRL, 0);
}

void drv8106_CSA_enable_g10_blocking(drv8106_t* drv_inst){
 80008b2:	b508      	push	{r3, lr}
    drv8106_write_reg_blocking(drv_inst, DRV8106_CSA_CTRL, DRV8106_CSA_SH_EN | DRV8106_CSA_GAIN_10);
 80008b4:	2280      	movs	r2, #128	@ 0x80
 80008b6:	210d      	movs	r1, #13
 80008b8:	f7ff ff53 	bl	8000762 <drv8106_write_reg_blocking>
}
 80008bc:	bd08      	pop	{r3, pc}

080008be <drv8106_clear_fault_blocking>:
    drv_inst->faults_list.Undervoltage = drv_inst->register_map.IC_STAT_1 & DRV8106_UV;
    drv_inst->faults_list.Overvoltage = drv_inst->register_map.IC_STAT_1 & DRV8106_OV;
    drv_inst->faults_list.Overtemperature = drv_inst->register_map.IC_STAT_1 & DRV8106_OT;
}

void drv8106_clear_fault_blocking(drv8106_t* drv_inst){
 80008be:	b508      	push	{r3, lr}
    drv8106_write_reg_blocking(drv_inst, DRV8106_IC_CTRL, DRV8106_CLR_FLT);
 80008c0:	2201      	movs	r2, #1
 80008c2:	2104      	movs	r1, #4
 80008c4:	f7ff ff4d 	bl	8000762 <drv8106_write_reg_blocking>
}
 80008c8:	bd08      	pop	{r3, pc}

080008ca <drv8106_set_fault_autorecovery_blocking>:

void drv8106_set_fault_autorecovery_blocking(drv8106_t* drv_inst){
 80008ca:	b508      	push	{r3, lr}
    uint8_t data = DRV8106_UV_MODE | DRV8106_OV_MODE_AUTO | DRV8106_OV_DG_4us | DRV8106_OV_LVL;
    drv8106_write_reg_blocking(drv_inst, DRV8106_UVOV_CTRL, data);
 80008cc:	22b4      	movs	r2, #180	@ 0xb4
 80008ce:	210c      	movs	r1, #12
 80008d0:	f7ff ff47 	bl	8000762 <drv8106_write_reg_blocking>
}
 80008d4:	bd08      	pop	{r3, pc}

080008d6 <initEMA_iq18>:
 */

#include "ema_iq18.h"

// Initialize the EMA filter
void initEMA_iq18(EMA_iq18* filter, float alpha, _iq18 initial_value) {
 80008d6:	b538      	push	{r3, r4, r5, lr}
 80008d8:	4604      	mov	r4, r0
 80008da:	4608      	mov	r0, r1
 80008dc:	4615      	mov	r5, r2
	filter->alpha = _IQ18(alpha);
 80008de:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 80008e2:	f7ff fc13 	bl	800010c <__aeabi_fmul>
 80008e6:	f7ff fd61 	bl	80003ac <__aeabi_f2iz>
 80008ea:	6020      	str	r0, [r4, #0]
	filter->previous = initial_value;
 80008ec:	6065      	str	r5, [r4, #4]
}
 80008ee:	bd38      	pop	{r3, r4, r5, pc}

080008f0 <updateEMA_iq18>:

// Update the EMA filter with a new value and return the filtered result
_iq18 updateEMA_iq18(EMA_iq18 *filter, _iq18 newValue) {
 80008f0:	b538      	push	{r3, r4, r5, lr}
 80008f2:	4605      	mov	r5, r0
	_iq18 ema = _IQ18mpy(filter->alpha, newValue)
 80008f4:	6800      	ldr	r0, [r0, #0]
 80008f6:	f004 fc5d 	bl	80051b4 <_IQ18mpy>
 80008fa:	4604      	mov	r4, r0
			+ _IQ18mpy((_IQ18(1) - filter->alpha), filter->previous);
 80008fc:	6828      	ldr	r0, [r5, #0]
 80008fe:	6869      	ldr	r1, [r5, #4]
 8000900:	f5c0 2080 	rsb	r0, r0, #262144	@ 0x40000
 8000904:	f004 fc56 	bl	80051b4 <_IQ18mpy>
	_iq18 ema = _IQ18mpy(filter->alpha, newValue)
 8000908:	4420      	add	r0, r4
	filter->previous = ema;
 800090a:	6068      	str	r0, [r5, #4]
	return ema;
}
 800090c:	bd38      	pop	{r3, r4, r5, pc}
	...

08000910 <encoder_updatePosition_iq18>:
		encoder->reverse_flag = 1;
	} else {
		encoder->reverse_flag = -1;
	}
}
void encoder_updatePosition_iq18(encoder_iq18_t *encoder) {
 8000910:	b538      	push	{r3, r4, r5, lr}
 8000912:	4604      	mov	r4, r0
	encoder->currentTicks = (int16_t) encoder->htim->Instance->CNT;
 8000914:	6803      	ldr	r3, [r0, #0]
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800091a:	b200      	sxth	r0, r0
 800091c:	8520      	strh	r0, [r4, #40]	@ 0x28

	encoder->fullRevolutions += _IQ18div(
			_IQ18(encoder->currentTicks / encoder->countsPerRevolution),
 800091e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8000920:	fb90 f0f3 	sdiv	r0, r0, r3
	encoder->fullRevolutions += _IQ18div(
 8000924:	6a21      	ldr	r1, [r4, #32]
 8000926:	0480      	lsls	r0, r0, #18
 8000928:	f004 fbfc 	bl	8005124 <_IQ18div>
 800092c:	6963      	ldr	r3, [r4, #20]
 800092e:	4403      	add	r3, r0
 8000930:	6163      	str	r3, [r4, #20]
			encoder->gearRatio);

	encoder->currentTicks = encoder->currentTicks
 8000932:	f9b4 3028 	ldrsh.w	r3, [r4, #40]	@ 0x28
			% encoder->countsPerRevolution;
 8000936:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8000938:	fb93 f1f2 	sdiv	r1, r3, r2
 800093c:	fb02 3311 	mls	r3, r2, r1, r3
	encoder->currentTicks = encoder->currentTicks
 8000940:	8523      	strh	r3, [r4, #40]	@ 0x28
	encoder->htim->Instance->CNT = (uint16_t) encoder->currentTicks;
 8000942:	6822      	ldr	r2, [r4, #0]
 8000944:	6812      	ldr	r2, [r2, #0]
 8000946:	b29b      	uxth	r3, r3
 8000948:	6253      	str	r3, [r2, #36]	@ 0x24

	encoder->angle = _IQ18mpy(
			(encoder->fullRevolutions
 800094a:	6965      	ldr	r5, [r4, #20]
					+ _IQ18div(
							_IQ18div(_IQ18(encoder->currentTicks),
 800094c:	f9b4 0028 	ldrsh.w	r0, [r4, #40]	@ 0x28
									_IQ18(encoder->countsPerRevolution)),
 8000950:	8d61      	ldrh	r1, [r4, #42]	@ 0x2a
					+ _IQ18div(
 8000952:	0489      	lsls	r1, r1, #18
 8000954:	0480      	lsls	r0, r0, #18
 8000956:	f004 fbe5 	bl	8005124 <_IQ18div>
 800095a:	6a21      	ldr	r1, [r4, #32]
 800095c:	f004 fbe2 	bl	8005124 <_IQ18div>
 8000960:	4428      	add	r0, r5
	encoder->angle = _IQ18mpy(
 8000962:	4905      	ldr	r1, [pc, #20]	@ (8000978 <encoder_updatePosition_iq18+0x68>)
 8000964:	0040      	lsls	r0, r0, #1
 8000966:	f004 fc25 	bl	80051b4 <_IQ18mpy>
							encoder->gearRatio)) << 1,
			PI_IQ18) * encoder->reverse_flag;
 800096a:	f994 302c 	ldrsb.w	r3, [r4, #44]	@ 0x2c
 800096e:	fb03 f000 	mul.w	r0, r3, r0
	encoder->angle = _IQ18mpy(
 8000972:	60e0      	str	r0, [r4, #12]
}
 8000974:	bd38      	pop	{r3, r4, r5, pc}
 8000976:	bf00      	nop
 8000978:	000c90fd 	.word	0x000c90fd

0800097c <encoder_updateVelocity_qep_iq18>:

void encoder_updateVelocity_qep_iq18(encoder_iq18_t *encoder) {
 800097c:	b510      	push	{r4, lr}
 800097e:	4604      	mov	r4, r0
	_iq18 velocity = _IQ18div((encoder->angle - encoder->previousAngle),
 8000980:	68c0      	ldr	r0, [r0, #12]
 8000982:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8000984:	69e1      	ldr	r1, [r4, #28]
 8000986:	1ac0      	subs	r0, r0, r3
 8000988:	f004 fbcc 	bl	8005124 <_IQ18div>
 800098c:	4601      	mov	r1, r0
			encoder->dt);
//	encoder->angularVelocity = velocity;
	encoder->angularVelocity = updateEMA_iq18(&encoder->filter, velocity);
 800098e:	1d20      	adds	r0, r4, #4
 8000990:	f7ff ffae 	bl	80008f0 <updateEMA_iq18>
 8000994:	6120      	str	r0, [r4, #16]
	encoder->previousAngle = encoder->angle;
 8000996:	68e3      	ldr	r3, [r4, #12]
 8000998:	6263      	str	r3, [r4, #36]	@ 0x24
}
 800099a:	bd10      	pop	{r4, pc}

0800099c <encoder_reset_iq18>:
void encoder_reset_iq18(encoder_iq18_t *encoder) {
	encoder->htim->Instance->CNT = 0;
 800099c:	6803      	ldr	r3, [r0, #0]
 800099e:	681a      	ldr	r2, [r3, #0]
 80009a0:	2300      	movs	r3, #0
 80009a2:	6253      	str	r3, [r2, #36]	@ 0x24
	encoder->angularVelocity = 0;
 80009a4:	6103      	str	r3, [r0, #16]
	encoder->previousAngle = 0;
 80009a6:	6243      	str	r3, [r0, #36]	@ 0x24
	encoder->angle = 0;
 80009a8:	60c3      	str	r3, [r0, #12]
	encoder->fullRevolutions = 0;
 80009aa:	6143      	str	r3, [r0, #20]
	encoder->currentTicks = 0;
 80009ac:	8503      	strh	r3, [r0, #40]	@ 0x28
	encoder->filter.previous = 0;
 80009ae:	6083      	str	r3, [r0, #8]
}
 80009b0:	4770      	bx	lr

080009b2 <encoder_getAngle_iq18>:

_iq18 encoder_getAngle_iq18(encoder_iq18_t *encoder) {
	return encoder->angle; // * encoder->reverse_flag;
	// return encoder->angle * encoder->reverse_flag;
}
 80009b2:	68c0      	ldr	r0, [r0, #12]
 80009b4:	4770      	bx	lr

080009b6 <encoder_getVelocity_iq18>:
_iq18 encoder_getVelocity_iq18(encoder_iq18_t *encoder) {
	return encoder->angularVelocity;// * encoder->reverse_flag;
	// return encoder->angularVelocity * encoder->reverse_flag;
}
 80009b6:	6900      	ldr	r0, [r0, #16]
 80009b8:	4770      	bx	lr
	...

080009bc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80009bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80009c0:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009c2:	2400      	movs	r4, #0
 80009c4:	9404      	str	r4, [sp, #16]
 80009c6:	9405      	str	r4, [sp, #20]
 80009c8:	9406      	str	r4, [sp, #24]
 80009ca:	9407      	str	r4, [sp, #28]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009cc:	4b4c      	ldr	r3, [pc, #304]	@ (8000b00 <MX_GPIO_Init+0x144>)
 80009ce:	699a      	ldr	r2, [r3, #24]
 80009d0:	f042 0220 	orr.w	r2, r2, #32
 80009d4:	619a      	str	r2, [r3, #24]
 80009d6:	699a      	ldr	r2, [r3, #24]
 80009d8:	f002 0220 	and.w	r2, r2, #32
 80009dc:	9200      	str	r2, [sp, #0]
 80009de:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009e0:	699a      	ldr	r2, [r3, #24]
 80009e2:	f042 0210 	orr.w	r2, r2, #16
 80009e6:	619a      	str	r2, [r3, #24]
 80009e8:	699a      	ldr	r2, [r3, #24]
 80009ea:	f002 0210 	and.w	r2, r2, #16
 80009ee:	9201      	str	r2, [sp, #4]
 80009f0:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009f2:	699a      	ldr	r2, [r3, #24]
 80009f4:	f042 0204 	orr.w	r2, r2, #4
 80009f8:	619a      	str	r2, [r3, #24]
 80009fa:	699a      	ldr	r2, [r3, #24]
 80009fc:	f002 0204 	and.w	r2, r2, #4
 8000a00:	9202      	str	r2, [sp, #8]
 8000a02:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a04:	699a      	ldr	r2, [r3, #24]
 8000a06:	f042 0208 	orr.w	r2, r2, #8
 8000a0a:	619a      	str	r2, [r3, #24]
 8000a0c:	699b      	ldr	r3, [r3, #24]
 8000a0e:	f003 0308 	and.w	r3, r3, #8
 8000a12:	9303      	str	r3, [sp, #12]
 8000a14:	9b03      	ldr	r3, [sp, #12]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, BRIDGESLEEP1_Pin|DRVOFF2_Pin|SPI1_SS2_Pin|SPI1_SS3_Pin, GPIO_PIN_RESET);
 8000a16:	f8df 90ec 	ldr.w	r9, [pc, #236]	@ 8000b04 <MX_GPIO_Init+0x148>
 8000a1a:	4622      	mov	r2, r4
 8000a1c:	213c      	movs	r1, #60	@ 0x3c
 8000a1e:	4648      	mov	r0, r9
 8000a20:	f002 faf3 	bl	800300a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DIR2_1_Pin|SPI1_SS1_Pin, GPIO_PIN_RESET);
 8000a24:	4e38      	ldr	r6, [pc, #224]	@ (8000b08 <MX_GPIO_Init+0x14c>)
 8000a26:	4622      	mov	r2, r4
 8000a28:	2112      	movs	r1, #18
 8000a2a:	4630      	mov	r0, r6
 8000a2c:	f002 faed 	bl	800300a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI1_SS4_Pin|DIR1_1_Pin|HIZ1_Pin|HIZ2_Pin
 8000a30:	4f36      	ldr	r7, [pc, #216]	@ (8000b0c <MX_GPIO_Init+0x150>)
 8000a32:	4622      	mov	r2, r4
 8000a34:	f643 0137 	movw	r1, #14391	@ 0x3837
 8000a38:	4638      	mov	r0, r7
 8000a3a:	f002 fae6 	bl	800300a <HAL_GPIO_WritePin>
                          |DRVOFF1_Pin|BRIDGESLEEP2_Pin|IND_LED_Pin|RS485_CTRL_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : nFAULT_L2_Pin nFAULT_R2_Pin ENC1_Z_Pin ENC2_Z_Pin */
  GPIO_InitStruct.Pin = nFAULT_L2_Pin|nFAULT_R2_Pin|ENC1_Z_Pin|ENC2_Z_Pin;
 8000a3e:	f240 3303 	movw	r3, #771	@ 0x303
 8000a42:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a44:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a46:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a48:	a904      	add	r1, sp, #16
 8000a4a:	4648      	mov	r0, r9
 8000a4c:	f002 f9c8 	bl	8002de0 <HAL_GPIO_Init>

  /*Configure GPIO pins : BRIDGESLEEP1_Pin DRVOFF2_Pin */
  GPIO_InitStruct.Pin = BRIDGESLEEP1_Pin|DRVOFF2_Pin;
 8000a50:	230c      	movs	r3, #12
 8000a52:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a54:	2501      	movs	r5, #1
 8000a56:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a58:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a5a:	f04f 0802 	mov.w	r8, #2
 8000a5e:	f8cd 801c 	str.w	r8, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a62:	a904      	add	r1, sp, #16
 8000a64:	4648      	mov	r0, r9
 8000a66:	f002 f9bb 	bl	8002de0 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIR2_1_Pin */
  GPIO_InitStruct.Pin = DIR2_1_Pin;
 8000a6a:	f8cd 8010 	str.w	r8, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a6e:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a70:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a72:	f8cd 801c 	str.w	r8, [sp, #28]
  HAL_GPIO_Init(DIR2_1_GPIO_Port, &GPIO_InitStruct);
 8000a76:	a904      	add	r1, sp, #16
 8000a78:	4630      	mov	r0, r6
 8000a7a:	f002 f9b1 	bl	8002de0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_SS1_Pin */
  GPIO_InitStruct.Pin = SPI1_SS1_Pin;
 8000a7e:	2310      	movs	r3, #16
 8000a80:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a82:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a84:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a86:	f04f 0a03 	mov.w	sl, #3
 8000a8a:	f8cd a01c 	str.w	sl, [sp, #28]
  HAL_GPIO_Init(SPI1_SS1_GPIO_Port, &GPIO_InitStruct);
 8000a8e:	eb0d 0103 	add.w	r1, sp, r3
 8000a92:	4630      	mov	r0, r6
 8000a94:	f002 f9a4 	bl	8002de0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SS2_Pin SPI1_SS3_Pin */
  GPIO_InitStruct.Pin = SPI1_SS2_Pin|SPI1_SS3_Pin;
 8000a98:	2330      	movs	r3, #48	@ 0x30
 8000a9a:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a9c:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a9e:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000aa0:	f8cd a01c 	str.w	sl, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000aa4:	a904      	add	r1, sp, #16
 8000aa6:	4648      	mov	r0, r9
 8000aa8:	f002 f99a 	bl	8002de0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SS4_Pin RS485_CTRL_Pin */
  GPIO_InitStruct.Pin = SPI1_SS4_Pin|RS485_CTRL_Pin;
 8000aac:	2321      	movs	r3, #33	@ 0x21
 8000aae:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ab0:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab2:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ab4:	f8cd a01c 	str.w	sl, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ab8:	a904      	add	r1, sp, #16
 8000aba:	4638      	mov	r0, r7
 8000abc:	f002 f990 	bl	8002de0 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIR1_1_Pin HIZ1_Pin HIZ2_Pin DRVOFF1_Pin
                           BRIDGESLEEP2_Pin IND_LED_Pin */
  GPIO_InitStruct.Pin = DIR1_1_Pin|HIZ1_Pin|HIZ2_Pin|DRVOFF1_Pin
 8000ac0:	f643 0316 	movw	r3, #14358	@ 0x3816
 8000ac4:	9304      	str	r3, [sp, #16]
                          |BRIDGESLEEP2_Pin|IND_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ac6:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac8:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aca:	f8cd 801c 	str.w	r8, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ace:	a904      	add	r1, sp, #16
 8000ad0:	4638      	mov	r0, r7
 8000ad2:	f002 f985 	bl	8002de0 <HAL_GPIO_Init>

  /*Configure GPIO pins : nFAULT_R1_Pin nFAULT_L1_Pin */
  GPIO_InitStruct.Pin = nFAULT_R1_Pin|nFAULT_L1_Pin;
 8000ad6:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000ada:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000adc:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ade:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ae0:	a904      	add	r1, sp, #16
 8000ae2:	4638      	mov	r0, r7
 8000ae4:	f002 f97c 	bl	8002de0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_ID_Pin */
  GPIO_InitStruct.Pin = USB_ID_Pin;
 8000ae8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000aec:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000aee:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af0:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(USB_ID_GPIO_Port, &GPIO_InitStruct);
 8000af2:	a904      	add	r1, sp, #16
 8000af4:	4630      	mov	r0, r6
 8000af6:	f002 f973 	bl	8002de0 <HAL_GPIO_Init>

}
 8000afa:	b008      	add	sp, #32
 8000afc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b00:	40021000 	.word	0x40021000
 8000b04:	40011000 	.word	0x40011000
 8000b08:	40010800 	.word	0x40010800
 8000b0c:	40010c00 	.word	0x40010c00

08000b10 <ind_led_init>:
#include "ind_led.h"

ind_led_t ind_led_red;

void ind_led_init(ind_led_t* led, GPIO_TypeDef* port, uint16_t pin, uint16_t call_freq_hz, uint8_t lowtrig_flag)
{
 8000b10:	b508      	push	{r3, lr}
 8000b12:	4684      	mov	ip, r0
 8000b14:	4608      	mov	r0, r1
 8000b16:	4611      	mov	r1, r2
 8000b18:	f89d 2008 	ldrb.w	r2, [sp, #8]
    led->port = port;
 8000b1c:	f8cc 0000 	str.w	r0, [ip]
    led->pin = pin;
 8000b20:	f8ac 1004 	strh.w	r1, [ip, #4]
    led->call_freq = call_freq_hz;
 8000b24:	f8ac 3006 	strh.w	r3, [ip, #6]
    led->div8_hz = call_freq_hz >> 3;
 8000b28:	ea4f 0ed3 	mov.w	lr, r3, lsr #3
 8000b2c:	f8ac e00a 	strh.w	lr, [ip, #10]
    led->div4_hz = call_freq_hz >> 2;
 8000b30:	ea4f 0e93 	mov.w	lr, r3, lsr #2
 8000b34:	f8ac e00c 	strh.w	lr, [ip, #12]
    led->div2_hz = call_freq_hz >> 1;
 8000b38:	ea4f 0e53 	mov.w	lr, r3, lsr #1
 8000b3c:	f8ac e00e 	strh.w	lr, [ip, #14]
    led->div05_hz = call_freq_hz << 1;
 8000b40:	005b      	lsls	r3, r3, #1
 8000b42:	f8ac 3010 	strh.w	r3, [ip, #16]
    led->lowtrigflag = lowtrig_flag;
 8000b46:	f88c 2016 	strb.w	r2, [ip, #22]
    led->opmode = OFF;
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	f88c 3014 	strb.w	r3, [ip, #20]
    led->prev_opmode = OFF;
 8000b50:	f88c 3015 	strb.w	r3, [ip, #21]
    led->CNT_LED = 0;
 8000b54:	f8ac 3008 	strh.w	r3, [ip, #8]
    HAL_GPIO_WritePin(led->port, led->pin, led->lowtrigflag);
 8000b58:	f002 fa57 	bl	800300a <HAL_GPIO_WritePin>
}
 8000b5c:	bd08      	pop	{r3, pc}

08000b5e <ind_led_handler>:

void ind_led_handler(ind_led_t* led){
 8000b5e:	b510      	push	{r4, lr}
 8000b60:	4604      	mov	r4, r0
    if(led->opmode != led->prev_opmode){
 8000b62:	7d03      	ldrb	r3, [r0, #20]
 8000b64:	7d42      	ldrb	r2, [r0, #21]
 8000b66:	4293      	cmp	r3, r2
 8000b68:	d002      	beq.n	8000b70 <ind_led_handler+0x12>
        led->CNT_LED = 0;
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	8102      	strh	r2, [r0, #8]
        led->prev_opmode = led->opmode;
 8000b6e:	7543      	strb	r3, [r0, #21]
    }
    if(led->opmode == OFF){
 8000b70:	b1cb      	cbz	r3, 8000ba6 <ind_led_handler+0x48>
        HAL_GPIO_WritePin(led->port, led->pin, led->lowtrigflag);
    } else if (led->opmode == STATIC){
 8000b72:	2b01      	cmp	r3, #1
 8000b74:	d01d      	beq.n	8000bb2 <ind_led_handler+0x54>
        HAL_GPIO_WritePin(led->port, led->pin, !led->lowtrigflag);
    } else {
        if (led->CNT_LED < (led->cur_div >> 1)){
 8000b76:	8923      	ldrh	r3, [r4, #8]
 8000b78:	8a62      	ldrh	r2, [r4, #18]
 8000b7a:	ebb3 0f52 	cmp.w	r3, r2, lsr #1
 8000b7e:	d221      	bcs.n	8000bc4 <ind_led_handler+0x66>
            HAL_GPIO_WritePin(led->port, led->pin, !led->lowtrigflag);
 8000b80:	7da2      	ldrb	r2, [r4, #22]
 8000b82:	fab2 f282 	clz	r2, r2
 8000b86:	0952      	lsrs	r2, r2, #5
 8000b88:	88a1      	ldrh	r1, [r4, #4]
 8000b8a:	6820      	ldr	r0, [r4, #0]
 8000b8c:	f002 fa3d 	bl	800300a <HAL_GPIO_WritePin>
        } else {
            HAL_GPIO_WritePin(led->port, led->pin, led->lowtrigflag);
        }
        if (led->CNT_LED >= (led->cur_div-1)){
 8000b90:	8922      	ldrh	r2, [r4, #8]
 8000b92:	8a63      	ldrh	r3, [r4, #18]
 8000b94:	3b01      	subs	r3, #1
 8000b96:	429a      	cmp	r2, r3
 8000b98:	db01      	blt.n	8000b9e <ind_led_handler+0x40>
            led->CNT_LED = 0;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	8123      	strh	r3, [r4, #8]
        }
        led->CNT_LED++;
 8000b9e:	8923      	ldrh	r3, [r4, #8]
 8000ba0:	3301      	adds	r3, #1
 8000ba2:	8123      	strh	r3, [r4, #8]
    }
}
 8000ba4:	bd10      	pop	{r4, pc}
        HAL_GPIO_WritePin(led->port, led->pin, led->lowtrigflag);
 8000ba6:	7da2      	ldrb	r2, [r4, #22]
 8000ba8:	88a1      	ldrh	r1, [r4, #4]
 8000baa:	6820      	ldr	r0, [r4, #0]
 8000bac:	f002 fa2d 	bl	800300a <HAL_GPIO_WritePin>
 8000bb0:	e7f8      	b.n	8000ba4 <ind_led_handler+0x46>
        HAL_GPIO_WritePin(led->port, led->pin, !led->lowtrigflag);
 8000bb2:	7da2      	ldrb	r2, [r4, #22]
 8000bb4:	fab2 f282 	clz	r2, r2
 8000bb8:	0952      	lsrs	r2, r2, #5
 8000bba:	88a1      	ldrh	r1, [r4, #4]
 8000bbc:	6820      	ldr	r0, [r4, #0]
 8000bbe:	f002 fa24 	bl	800300a <HAL_GPIO_WritePin>
 8000bc2:	e7ef      	b.n	8000ba4 <ind_led_handler+0x46>
            HAL_GPIO_WritePin(led->port, led->pin, led->lowtrigflag);
 8000bc4:	7da2      	ldrb	r2, [r4, #22]
 8000bc6:	88a1      	ldrh	r1, [r4, #4]
 8000bc8:	6820      	ldr	r0, [r4, #0]
 8000bca:	f002 fa1e 	bl	800300a <HAL_GPIO_WritePin>
 8000bce:	e7df      	b.n	8000b90 <ind_led_handler+0x32>

08000bd0 <ind_led_set_opmode>:

void ind_led_set_opmode(ind_led_t* led, ind_led_opmode opmode){
    led->opmode = opmode;
 8000bd0:	7501      	strb	r1, [r0, #20]
    switch (opmode)
 8000bd2:	3902      	subs	r1, #2
 8000bd4:	2904      	cmp	r1, #4
 8000bd6:	d812      	bhi.n	8000bfe <ind_led_set_opmode+0x2e>
 8000bd8:	e8df f001 	tbb	[pc, r1]
 8000bdc:	0c090603 	.word	0x0c090603
 8000be0:	0f          	.byte	0x0f
 8000be1:	00          	.byte	0x00
    {
    case BLINK_05HZ:
        led->cur_div = led->div05_hz;
 8000be2:	8a03      	ldrh	r3, [r0, #16]
 8000be4:	8243      	strh	r3, [r0, #18]
        break;
 8000be6:	4770      	bx	lr
    case BLINK_1HZ:
        led->cur_div = led->call_freq;
 8000be8:	88c3      	ldrh	r3, [r0, #6]
 8000bea:	8243      	strh	r3, [r0, #18]
        break;
 8000bec:	4770      	bx	lr
    case BLINK_2HZ:
        led->cur_div = led->div2_hz;
 8000bee:	89c3      	ldrh	r3, [r0, #14]
 8000bf0:	8243      	strh	r3, [r0, #18]
        break;
 8000bf2:	4770      	bx	lr
    case BLINK_4HZ:
        led->cur_div = led->div4_hz;
 8000bf4:	8983      	ldrh	r3, [r0, #12]
 8000bf6:	8243      	strh	r3, [r0, #18]
        break;
 8000bf8:	4770      	bx	lr
    case BLINK_8HZ:
        led->cur_div = led->div8_hz;
 8000bfa:	8943      	ldrh	r3, [r0, #10]
 8000bfc:	8243      	strh	r3, [r0, #18]
    default:
        break;
    }
 8000bfe:	4770      	bx	lr

08000c00 <HAL_TIM_PeriodElapsedCallback>:
uint8_t fault1, fault2, fault3, fault4, loops_op_mode, prev_control_mode;

float cur_debug_set_1, cur_debug_set_2, vel_debug_set_1, vel_debug_set_2, ang_debug_set_1, ang_debug_set_2;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c00:	b538      	push	{r3, r4, r5, lr}
    if(htim->Instance == TIM3){
 8000c02:	6802      	ldr	r2, [r0, #0]
 8000c04:	4ba3      	ldr	r3, [pc, #652]	@ (8000e94 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8000c06:	429a      	cmp	r2, r3
 8000c08:	d000      	beq.n	8000c0c <HAL_TIM_PeriodElapsedCallback+0xc>
            encoder_reset_iq18(&servo1_g.encoder);
            encoder_reset_iq18(&servo2_g.encoder);
            reset_flag = 0;
        }
    }
 8000c0a:	bd38      	pop	{r3, r4, r5, pc}
        if ((get_crc_success_rate() < 50) && !loops_op_mode){
 8000c0c:	f000 fb0a 	bl	8001224 <get_crc_success_rate>
 8000c10:	2831      	cmp	r0, #49	@ 0x31
 8000c12:	d809      	bhi.n	8000c28 <HAL_TIM_PeriodElapsedCallback+0x28>
 8000c14:	4ba0      	ldr	r3, [pc, #640]	@ (8000e98 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8000c16:	781b      	ldrb	r3, [r3, #0]
 8000c18:	b933      	cbnz	r3, 8000c28 <HAL_TIM_PeriodElapsedCallback+0x28>
            system_enabled = 0;
 8000c1a:	4ba0      	ldr	r3, [pc, #640]	@ (8000e9c <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	701a      	strb	r2, [r3, #0]
            comms_fault_flag = 1;
 8000c20:	4b9f      	ldr	r3, [pc, #636]	@ (8000ea0 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8000c22:	2201      	movs	r2, #1
 8000c24:	701a      	strb	r2, [r3, #0]
 8000c26:	e002      	b.n	8000c2e <HAL_TIM_PeriodElapsedCallback+0x2e>
            comms_fault_flag = 0;
 8000c28:	4b9d      	ldr	r3, [pc, #628]	@ (8000ea0 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	701a      	strb	r2, [r3, #0]
        if(control_mode != prev_control_mode){
 8000c2e:	4b9d      	ldr	r3, [pc, #628]	@ (8000ea4 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8000c30:	781b      	ldrb	r3, [r3, #0]
 8000c32:	b2db      	uxtb	r3, r3
 8000c34:	4a9c      	ldr	r2, [pc, #624]	@ (8000ea8 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8000c36:	7812      	ldrb	r2, [r2, #0]
 8000c38:	4293      	cmp	r3, r2
 8000c3a:	d12b      	bne.n	8000c94 <HAL_TIM_PeriodElapsedCallback+0x94>
        if (system_enabled){
 8000c3c:	4b97      	ldr	r3, [pc, #604]	@ (8000e9c <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8000c3e:	781b      	ldrb	r3, [r3, #0]
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d136      	bne.n	8000cb2 <HAL_TIM_PeriodElapsedCallback+0xb2>
        irq_counter250++;
 8000c44:	4a99      	ldr	r2, [pc, #612]	@ (8000eac <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8000c46:	8813      	ldrh	r3, [r2, #0]
 8000c48:	3301      	adds	r3, #1
 8000c4a:	b29b      	uxth	r3, r3
 8000c4c:	8013      	strh	r3, [r2, #0]
        if (irq_counter250 == 36)
 8000c4e:	2b24      	cmp	r3, #36	@ 0x24
 8000c50:	d039      	beq.n	8000cc6 <HAL_TIM_PeriodElapsedCallback+0xc6>
        if (irq_counter250 == 72)
 8000c52:	4b96      	ldr	r3, [pc, #600]	@ (8000eac <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8000c54:	881b      	ldrh	r3, [r3, #0]
 8000c56:	2b48      	cmp	r3, #72	@ 0x48
 8000c58:	d07b      	beq.n	8000d52 <HAL_TIM_PeriodElapsedCallback+0x152>
        if(!system_enabled)
 8000c5a:	4b90      	ldr	r3, [pc, #576]	@ (8000e9c <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8000c5c:	781b      	ldrb	r3, [r3, #0]
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	f000 80ff 	beq.w	8000e62 <HAL_TIM_PeriodElapsedCallback+0x262>
        if (brg_fault_flag){
 8000c64:	4b92      	ldr	r3, [pc, #584]	@ (8000eb0 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8000c66:	781b      	ldrb	r3, [r3, #0]
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	f040 8109 	bne.w	8000e80 <HAL_TIM_PeriodElapsedCallback+0x280>
        if (comms_fault_flag){
 8000c6e:	4b8c      	ldr	r3, [pc, #560]	@ (8000ea0 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8000c70:	781b      	ldrb	r3, [r3, #0]
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	f040 8109 	bne.w	8000e8a <HAL_TIM_PeriodElapsedCallback+0x28a>
        if (reset_flag)
 8000c78:	4b8e      	ldr	r3, [pc, #568]	@ (8000eb4 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8000c7a:	781b      	ldrb	r3, [r3, #0]
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d0c4      	beq.n	8000c0a <HAL_TIM_PeriodElapsedCallback+0xa>
            encoder_reset_iq18(&servo1_g.encoder);
 8000c80:	488d      	ldr	r0, [pc, #564]	@ (8000eb8 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8000c82:	f7ff fe8b 	bl	800099c <encoder_reset_iq18>
            encoder_reset_iq18(&servo2_g.encoder);
 8000c86:	488d      	ldr	r0, [pc, #564]	@ (8000ebc <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8000c88:	f7ff fe88 	bl	800099c <encoder_reset_iq18>
            reset_flag = 0;
 8000c8c:	4b89      	ldr	r3, [pc, #548]	@ (8000eb4 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	701a      	strb	r2, [r3, #0]
 8000c92:	e7ba      	b.n	8000c0a <HAL_TIM_PeriodElapsedCallback+0xa>
            TIM3->CCR1 = 0;
 8000c94:	4b7f      	ldr	r3, [pc, #508]	@ (8000e94 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	635a      	str	r2, [r3, #52]	@ 0x34
            TIM3->CCR2 = 0;
 8000c9a:	639a      	str	r2, [r3, #56]	@ 0x38
            servo_iq18_reset(&servo1_g);
 8000c9c:	4886      	ldr	r0, [pc, #536]	@ (8000eb8 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8000c9e:	f000 ffa0 	bl	8001be2 <servo_iq18_reset>
            servo_iq18_reset(&servo2_g);
 8000ca2:	4886      	ldr	r0, [pc, #536]	@ (8000ebc <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8000ca4:	f000 ff9d 	bl	8001be2 <servo_iq18_reset>
            prev_control_mode = control_mode;
 8000ca8:	4b7e      	ldr	r3, [pc, #504]	@ (8000ea4 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8000caa:	781a      	ldrb	r2, [r3, #0]
 8000cac:	4b7e      	ldr	r3, [pc, #504]	@ (8000ea8 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8000cae:	701a      	strb	r2, [r3, #0]
 8000cb0:	e7c4      	b.n	8000c3c <HAL_TIM_PeriodElapsedCallback+0x3c>
            servo_iq18_currentLoop(&servo1_g, current[0]);
 8000cb2:	4c83      	ldr	r4, [pc, #524]	@ (8000ec0 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8000cb4:	6821      	ldr	r1, [r4, #0]
 8000cb6:	4880      	ldr	r0, [pc, #512]	@ (8000eb8 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8000cb8:	f000 ff36 	bl	8001b28 <servo_iq18_currentLoop>
            servo_iq18_currentLoop(&servo2_g, current[1]);
 8000cbc:	6861      	ldr	r1, [r4, #4]
 8000cbe:	487f      	ldr	r0, [pc, #508]	@ (8000ebc <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8000cc0:	f000 ff32 	bl	8001b28 <servo_iq18_currentLoop>
 8000cc4:	e7be      	b.n	8000c44 <HAL_TIM_PeriodElapsedCallback+0x44>
            encoder_updatePosition_iq18(&servo1_g.encoder);
 8000cc6:	4c7c      	ldr	r4, [pc, #496]	@ (8000eb8 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8000cc8:	4620      	mov	r0, r4
 8000cca:	f7ff fe21 	bl	8000910 <encoder_updatePosition_iq18>
            encoder_updateVelocity_qep_iq18(&servo1_g.encoder);
 8000cce:	4620      	mov	r0, r4
 8000cd0:	f7ff fe54 	bl	800097c <encoder_updateVelocity_qep_iq18>
            if (system_enabled){
 8000cd4:	4b71      	ldr	r3, [pc, #452]	@ (8000e9c <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8000cd6:	781b      	ldrb	r3, [r3, #0]
 8000cd8:	bb7b      	cbnz	r3, 8000d3a <HAL_TIM_PeriodElapsedCallback+0x13a>
            fault1 = HAL_GPIO_ReadPin(nFAULT_L1_GPIO_Port, nFAULT_L1_Pin);
 8000cda:	4d7a      	ldr	r5, [pc, #488]	@ (8000ec4 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8000cdc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000ce0:	4628      	mov	r0, r5
 8000ce2:	f002 f98b 	bl	8002ffc <HAL_GPIO_ReadPin>
 8000ce6:	4c78      	ldr	r4, [pc, #480]	@ (8000ec8 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8000ce8:	7020      	strb	r0, [r4, #0]
            fault2 = HAL_GPIO_ReadPin(nFAULT_R1_GPIO_Port, nFAULT_R1_Pin);
 8000cea:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000cee:	4628      	mov	r0, r5
 8000cf0:	f002 f984 	bl	8002ffc <HAL_GPIO_ReadPin>
 8000cf4:	4b75      	ldr	r3, [pc, #468]	@ (8000ecc <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8000cf6:	7018      	strb	r0, [r3, #0]
            fault3 = HAL_GPIO_ReadPin(nFAULT_L2_GPIO_Port, nFAULT_L2_Pin);
 8000cf8:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8000cfc:	2101      	movs	r1, #1
 8000cfe:	4628      	mov	r0, r5
 8000d00:	f002 f97c 	bl	8002ffc <HAL_GPIO_ReadPin>
 8000d04:	4b72      	ldr	r3, [pc, #456]	@ (8000ed0 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8000d06:	7018      	strb	r0, [r3, #0]
            fault4 = HAL_GPIO_ReadPin(nFAULT_R2_GPIO_Port, nFAULT_R2_Pin);
 8000d08:	2102      	movs	r1, #2
 8000d0a:	4628      	mov	r0, r5
 8000d0c:	f002 f976 	bl	8002ffc <HAL_GPIO_ReadPin>
 8000d10:	4b70      	ldr	r3, [pc, #448]	@ (8000ed4 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8000d12:	7018      	strb	r0, [r3, #0]
            if(!(fault1 && fault2 && fault3 && fault4)){
 8000d14:	7823      	ldrb	r3, [r4, #0]
 8000d16:	b133      	cbz	r3, 8000d26 <HAL_TIM_PeriodElapsedCallback+0x126>
 8000d18:	4b6c      	ldr	r3, [pc, #432]	@ (8000ecc <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8000d1a:	781b      	ldrb	r3, [r3, #0]
 8000d1c:	b11b      	cbz	r3, 8000d26 <HAL_TIM_PeriodElapsedCallback+0x126>
 8000d1e:	4b6c      	ldr	r3, [pc, #432]	@ (8000ed0 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8000d20:	781b      	ldrb	r3, [r3, #0]
 8000d22:	b103      	cbz	r3, 8000d26 <HAL_TIM_PeriodElapsedCallback+0x126>
 8000d24:	b988      	cbnz	r0, 8000d4a <HAL_TIM_PeriodElapsedCallback+0x14a>
                system_enabled = 0;
 8000d26:	4b5d      	ldr	r3, [pc, #372]	@ (8000e9c <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	701a      	strb	r2, [r3, #0]
                brg_fault_flag = 1;
 8000d2c:	4b60      	ldr	r3, [pc, #384]	@ (8000eb0 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8000d2e:	2201      	movs	r2, #1
 8000d30:	701a      	strb	r2, [r3, #0]
            ind_led_handler(&ind_led_red);
 8000d32:	4869      	ldr	r0, [pc, #420]	@ (8000ed8 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8000d34:	f7ff ff13 	bl	8000b5e <ind_led_handler>
 8000d38:	e78b      	b.n	8000c52 <HAL_TIM_PeriodElapsedCallback+0x52>
                servo_iq18_velocityLoop(&servo1_g);
 8000d3a:	4620      	mov	r0, r4
 8000d3c:	f000 feae 	bl	8001a9c <servo_iq18_velocityLoop>
                ind_led_set_opmode(&ind_led_red, BLINK_1HZ);
 8000d40:	2103      	movs	r1, #3
 8000d42:	4865      	ldr	r0, [pc, #404]	@ (8000ed8 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8000d44:	f7ff ff44 	bl	8000bd0 <ind_led_set_opmode>
 8000d48:	e7c7      	b.n	8000cda <HAL_TIM_PeriodElapsedCallback+0xda>
                brg_fault_flag = 0;
 8000d4a:	4b59      	ldr	r3, [pc, #356]	@ (8000eb0 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	701a      	strb	r2, [r3, #0]
 8000d50:	e7ef      	b.n	8000d32 <HAL_TIM_PeriodElapsedCallback+0x132>
            encoder_updatePosition_iq18(&servo2_g.encoder);
 8000d52:	4c5a      	ldr	r4, [pc, #360]	@ (8000ebc <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8000d54:	4620      	mov	r0, r4
 8000d56:	f7ff fddb 	bl	8000910 <encoder_updatePosition_iq18>
            encoder_updateVelocity_qep_iq18(&servo2_g.encoder);
 8000d5a:	4620      	mov	r0, r4
 8000d5c:	f7ff fe0e 	bl	800097c <encoder_updateVelocity_qep_iq18>
            if (system_enabled){
 8000d60:	4b4e      	ldr	r3, [pc, #312]	@ (8000e9c <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8000d62:	781b      	ldrb	r3, [r3, #0]
 8000d64:	b953      	cbnz	r3, 8000d7c <HAL_TIM_PeriodElapsedCallback+0x17c>
            irq_counter250 = 0;
 8000d66:	4b51      	ldr	r3, [pc, #324]	@ (8000eac <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	801a      	strh	r2, [r3, #0]
            switch (loops_op_mode)
 8000d6c:	4b4a      	ldr	r3, [pc, #296]	@ (8000e98 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8000d6e:	781b      	ldrb	r3, [r3, #0]
 8000d70:	2b03      	cmp	r3, #3
 8000d72:	d872      	bhi.n	8000e5a <HAL_TIM_PeriodElapsedCallback+0x25a>
 8000d74:	e8df f003 	tbb	[pc, r3]
 8000d78:	59402706 	.word	0x59402706
                servo_iq18_velocityLoop(&servo2_g);
 8000d7c:	4620      	mov	r0, r4
 8000d7e:	f000 fe8d 	bl	8001a9c <servo_iq18_velocityLoop>
 8000d82:	e7f0      	b.n	8000d66 <HAL_TIM_PeriodElapsedCallback+0x166>
                if(!control_mode){
 8000d84:	4b47      	ldr	r3, [pc, #284]	@ (8000ea4 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	b973      	cbnz	r3, 8000da8 <HAL_TIM_PeriodElapsedCallback+0x1a8>
                    _iq18 comms_vel1 = (_iq18)data_ctrl.velocity_1 << 9;
 8000d8a:	4b54      	ldr	r3, [pc, #336]	@ (8000edc <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8000d8c:	f9b3 1005 	ldrsh.w	r1, [r3, #5]
                    _iq18 comms_vel2 = (_iq18)data_ctrl.velocity_2 << 9;
 8000d90:	f9b3 400b 	ldrsh.w	r4, [r3, #11]
 8000d94:	0264      	lsls	r4, r4, #9
                    servo_iq18_controlVelocity(&servo1_g, comms_vel1);
 8000d96:	0249      	lsls	r1, r1, #9
 8000d98:	4847      	ldr	r0, [pc, #284]	@ (8000eb8 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8000d9a:	f000 fef6 	bl	8001b8a <servo_iq18_controlVelocity>
                    servo_iq18_controlVelocity(&servo2_g, comms_vel2);
 8000d9e:	4621      	mov	r1, r4
 8000da0:	4846      	ldr	r0, [pc, #280]	@ (8000ebc <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8000da2:	f000 fef2 	bl	8001b8a <servo_iq18_controlVelocity>
 8000da6:	e758      	b.n	8000c5a <HAL_TIM_PeriodElapsedCallback+0x5a>
                    _iq18 comms_ang1 = (_iq18)data_ctrl.angle_1 << 8;
 8000da8:	4b4c      	ldr	r3, [pc, #304]	@ (8000edc <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8000daa:	f8d3 1001 	ldr.w	r1, [r3, #1]
                    _iq18 comms_ang2 = (_iq18)data_ctrl.angle_2 << 8;
 8000dae:	f8d3 4007 	ldr.w	r4, [r3, #7]
 8000db2:	0224      	lsls	r4, r4, #8
                    servo_iq18_controlPosition(&servo1_g, comms_ang1);
 8000db4:	0209      	lsls	r1, r1, #8
 8000db6:	4840      	ldr	r0, [pc, #256]	@ (8000eb8 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8000db8:	f000 fedd 	bl	8001b76 <servo_iq18_controlPosition>
                    servo_iq18_controlPosition(&servo2_g, comms_ang2);
 8000dbc:	4621      	mov	r1, r4
 8000dbe:	483f      	ldr	r0, [pc, #252]	@ (8000ebc <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8000dc0:	f000 fed9 	bl	8001b76 <servo_iq18_controlPosition>
 8000dc4:	e749      	b.n	8000c5a <HAL_TIM_PeriodElapsedCallback+0x5a>
                servo_iq18_controlCurrent(&servo1_g, _IQ18(cur_debug_set_1));
 8000dc6:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 8000dca:	4b45      	ldr	r3, [pc, #276]	@ (8000ee0 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8000dcc:	6818      	ldr	r0, [r3, #0]
 8000dce:	f7ff f99d 	bl	800010c <__aeabi_fmul>
 8000dd2:	f7ff faeb 	bl	80003ac <__aeabi_f2iz>
 8000dd6:	4601      	mov	r1, r0
 8000dd8:	4837      	ldr	r0, [pc, #220]	@ (8000eb8 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8000dda:	f000 feeb 	bl	8001bb4 <servo_iq18_controlCurrent>
                servo_iq18_controlCurrent(&servo2_g, _IQ18(cur_debug_set_2));
 8000dde:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 8000de2:	4b40      	ldr	r3, [pc, #256]	@ (8000ee4 <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 8000de4:	6818      	ldr	r0, [r3, #0]
 8000de6:	f7ff f991 	bl	800010c <__aeabi_fmul>
 8000dea:	f7ff fadf 	bl	80003ac <__aeabi_f2iz>
 8000dee:	4601      	mov	r1, r0
 8000df0:	4832      	ldr	r0, [pc, #200]	@ (8000ebc <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8000df2:	f000 fedf 	bl	8001bb4 <servo_iq18_controlCurrent>
                break;
 8000df6:	e730      	b.n	8000c5a <HAL_TIM_PeriodElapsedCallback+0x5a>
                servo_iq18_controlVelocity(&servo1_g, _IQ18(vel_debug_set_1));
 8000df8:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 8000dfc:	4b3a      	ldr	r3, [pc, #232]	@ (8000ee8 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8000dfe:	6818      	ldr	r0, [r3, #0]
 8000e00:	f7ff f984 	bl	800010c <__aeabi_fmul>
 8000e04:	f7ff fad2 	bl	80003ac <__aeabi_f2iz>
 8000e08:	4601      	mov	r1, r0
 8000e0a:	482b      	ldr	r0, [pc, #172]	@ (8000eb8 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8000e0c:	f000 febd 	bl	8001b8a <servo_iq18_controlVelocity>
                servo_iq18_controlVelocity(&servo2_g, _IQ18(vel_debug_set_2));
 8000e10:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 8000e14:	4b35      	ldr	r3, [pc, #212]	@ (8000eec <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8000e16:	6818      	ldr	r0, [r3, #0]
 8000e18:	f7ff f978 	bl	800010c <__aeabi_fmul>
 8000e1c:	f7ff fac6 	bl	80003ac <__aeabi_f2iz>
 8000e20:	4601      	mov	r1, r0
 8000e22:	4826      	ldr	r0, [pc, #152]	@ (8000ebc <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8000e24:	f000 feb1 	bl	8001b8a <servo_iq18_controlVelocity>
                break;
 8000e28:	e717      	b.n	8000c5a <HAL_TIM_PeriodElapsedCallback+0x5a>
                servo_iq18_controlPosition(&servo1_g, _IQ18(ang_debug_set_1));
 8000e2a:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 8000e2e:	4b30      	ldr	r3, [pc, #192]	@ (8000ef0 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8000e30:	6818      	ldr	r0, [r3, #0]
 8000e32:	f7ff f96b 	bl	800010c <__aeabi_fmul>
 8000e36:	f7ff fab9 	bl	80003ac <__aeabi_f2iz>
 8000e3a:	4601      	mov	r1, r0
 8000e3c:	481e      	ldr	r0, [pc, #120]	@ (8000eb8 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8000e3e:	f000 fe9a 	bl	8001b76 <servo_iq18_controlPosition>
                servo_iq18_controlPosition(&servo2_g, _IQ18(ang_debug_set_2));
 8000e42:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 8000e46:	4b2b      	ldr	r3, [pc, #172]	@ (8000ef4 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8000e48:	6818      	ldr	r0, [r3, #0]
 8000e4a:	f7ff f95f 	bl	800010c <__aeabi_fmul>
 8000e4e:	f7ff faad 	bl	80003ac <__aeabi_f2iz>
 8000e52:	4601      	mov	r1, r0
 8000e54:	4819      	ldr	r0, [pc, #100]	@ (8000ebc <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8000e56:	f000 fe8e 	bl	8001b76 <servo_iq18_controlPosition>
                system_enabled = 0;
 8000e5a:	4b10      	ldr	r3, [pc, #64]	@ (8000e9c <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	701a      	strb	r2, [r3, #0]
                break;
 8000e60:	e6fb      	b.n	8000c5a <HAL_TIM_PeriodElapsedCallback+0x5a>
            TIM3->CCR1 = 0;
 8000e62:	4b0c      	ldr	r3, [pc, #48]	@ (8000e94 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8000e64:	2200      	movs	r2, #0
 8000e66:	635a      	str	r2, [r3, #52]	@ 0x34
            TIM3->CCR2 = 0;
 8000e68:	639a      	str	r2, [r3, #56]	@ 0x38
            servo_iq18_reset(&servo1_g);
 8000e6a:	4813      	ldr	r0, [pc, #76]	@ (8000eb8 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8000e6c:	f000 feb9 	bl	8001be2 <servo_iq18_reset>
            servo_iq18_reset(&servo2_g);
 8000e70:	4812      	ldr	r0, [pc, #72]	@ (8000ebc <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8000e72:	f000 feb6 	bl	8001be2 <servo_iq18_reset>
            ind_led_set_opmode(&ind_led_red, BLINK_05HZ);
 8000e76:	2102      	movs	r1, #2
 8000e78:	4817      	ldr	r0, [pc, #92]	@ (8000ed8 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8000e7a:	f7ff fea9 	bl	8000bd0 <ind_led_set_opmode>
 8000e7e:	e6f1      	b.n	8000c64 <HAL_TIM_PeriodElapsedCallback+0x64>
            ind_led_set_opmode(&ind_led_red, BLINK_8HZ);
 8000e80:	2106      	movs	r1, #6
 8000e82:	4815      	ldr	r0, [pc, #84]	@ (8000ed8 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8000e84:	f7ff fea4 	bl	8000bd0 <ind_led_set_opmode>
 8000e88:	e6f1      	b.n	8000c6e <HAL_TIM_PeriodElapsedCallback+0x6e>
            ind_led_set_opmode(&ind_led_red, BLINK_4HZ);
 8000e8a:	2105      	movs	r1, #5
 8000e8c:	4812      	ldr	r0, [pc, #72]	@ (8000ed8 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8000e8e:	f7ff fe9f 	bl	8000bd0 <ind_led_set_opmode>
 8000e92:	e6f1      	b.n	8000c78 <HAL_TIM_PeriodElapsedCallback+0x78>
 8000e94:	40000400 	.word	0x40000400
 8000e98:	20000191 	.word	0x20000191
 8000e9c:	2000015d 	.word	0x2000015d
 8000ea0:	20000159 	.word	0x20000159
 8000ea4:	2000015c 	.word	0x2000015c
 8000ea8:	20000190 	.word	0x20000190
 8000eac:	20000196 	.word	0x20000196
 8000eb0:	2000015a 	.word	0x2000015a
 8000eb4:	2000015b 	.word	0x2000015b
 8000eb8:	200002b0 	.word	0x200002b0
 8000ebc:	20000198 	.word	0x20000198
 8000ec0:	2000014c 	.word	0x2000014c
 8000ec4:	40010c00 	.word	0x40010c00
 8000ec8:	20000195 	.word	0x20000195
 8000ecc:	20000194 	.word	0x20000194
 8000ed0:	20000193 	.word	0x20000193
 8000ed4:	20000192 	.word	0x20000192
 8000ed8:	20000160 	.word	0x20000160
 8000edc:	200003e4 	.word	0x200003e4
 8000ee0:	2000018c 	.word	0x2000018c
 8000ee4:	20000188 	.word	0x20000188
 8000ee8:	20000184 	.word	0x20000184
 8000eec:	20000180 	.word	0x20000180
 8000ef0:	2000017c 	.word	0x2000017c
 8000ef4:	20000178 	.word	0x20000178

08000ef8 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ef8:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000efa:	e7fe      	b.n	8000efa <Error_Handler+0x2>

08000efc <SystemClock_Config>:
{
 8000efc:	b500      	push	{lr}
 8000efe:	b095      	sub	sp, #84	@ 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f00:	2228      	movs	r2, #40	@ 0x28
 8000f02:	2100      	movs	r1, #0
 8000f04:	eb0d 0002 	add.w	r0, sp, r2
 8000f08:	f004 f95c 	bl	80051c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	9305      	str	r3, [sp, #20]
 8000f10:	9306      	str	r3, [sp, #24]
 8000f12:	9307      	str	r3, [sp, #28]
 8000f14:	9308      	str	r3, [sp, #32]
 8000f16:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f18:	9301      	str	r3, [sp, #4]
 8000f1a:	9302      	str	r3, [sp, #8]
 8000f1c:	9303      	str	r3, [sp, #12]
 8000f1e:	9304      	str	r3, [sp, #16]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f20:	2201      	movs	r2, #1
 8000f22:	920a      	str	r2, [sp, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f24:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000f28:	930b      	str	r3, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f2a:	920e      	str	r2, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f2c:	2202      	movs	r2, #2
 8000f2e:	9211      	str	r2, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f30:	9312      	str	r3, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000f32:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000f36:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f38:	a80a      	add	r0, sp, #40	@ 0x28
 8000f3a:	f002 f883 	bl	8003044 <HAL_RCC_OscConfig>
 8000f3e:	b9c8      	cbnz	r0, 8000f74 <SystemClock_Config+0x78>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f40:	230f      	movs	r3, #15
 8000f42:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f44:	2102      	movs	r1, #2
 8000f46:	9106      	str	r1, [sp, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f48:	2300      	movs	r3, #0
 8000f4a:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000f4c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f50:	9208      	str	r2, [sp, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f52:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000f54:	a805      	add	r0, sp, #20
 8000f56:	f002 faa7 	bl	80034a8 <HAL_RCC_ClockConfig>
 8000f5a:	b968      	cbnz	r0, 8000f78 <SystemClock_Config+0x7c>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000f5c:	2302      	movs	r3, #2
 8000f5e:	9301      	str	r3, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000f60:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000f64:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f66:	a801      	add	r0, sp, #4
 8000f68:	f002 fb7a 	bl	8003660 <HAL_RCCEx_PeriphCLKConfig>
 8000f6c:	b930      	cbnz	r0, 8000f7c <SystemClock_Config+0x80>
}
 8000f6e:	b015      	add	sp, #84	@ 0x54
 8000f70:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000f74:	f7ff ffc0 	bl	8000ef8 <Error_Handler>
    Error_Handler();
 8000f78:	f7ff ffbe 	bl	8000ef8 <Error_Handler>
    Error_Handler();
 8000f7c:	f7ff ffbc 	bl	8000ef8 <Error_Handler>

08000f80 <main>:
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b082      	sub	sp, #8
  HAL_Init();
 8000f84:	f001 f9fc 	bl	8002380 <HAL_Init>
  SystemClock_Config();
 8000f88:	f7ff ffb8 	bl	8000efc <SystemClock_Config>
  MX_GPIO_Init();
 8000f8c:	f7ff fd16 	bl	80009bc <MX_GPIO_Init>
  MX_DMA_Init();
 8000f90:	f7ff fb8e 	bl	80006b0 <MX_DMA_Init>
  MX_ADC1_Init();
 8000f94:	f7ff fa50 	bl	8000438 <MX_ADC1_Init>
  MX_SPI1_Init();
 8000f98:	f000 fe32 	bl	8001c00 <MX_SPI1_Init>
  MX_TIM1_Init();
 8000f9c:	f000 ff46 	bl	8001e2c <MX_TIM1_Init>
  MX_TIM2_Init();
 8000fa0:	f000 ff7a 	bl	8001e98 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000fa4:	f001 f8dc 	bl	8002160 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000fa8:	f000 ffa8 	bl	8001efc <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8000fac:	f001 f924 	bl	80021f8 <MX_USART1_UART_Init>
  TXOFF; // Turn off transceiver during init
 8000fb0:	4c48      	ldr	r4, [pc, #288]	@ (80010d4 <main+0x154>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	2120      	movs	r1, #32
 8000fb6:	4620      	mov	r0, r4
 8000fb8:	f002 f827 	bl	800300a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SPI1_SS1_GPIO_Port, SPI1_SS1_Pin, GPIO_PIN_SET);
 8000fbc:	2201      	movs	r2, #1
 8000fbe:	2110      	movs	r1, #16
 8000fc0:	4845      	ldr	r0, [pc, #276]	@ (80010d8 <main+0x158>)
 8000fc2:	f002 f822 	bl	800300a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SPI1_SS2_GPIO_Port, SPI1_SS2_Pin, GPIO_PIN_SET);
 8000fc6:	4d45      	ldr	r5, [pc, #276]	@ (80010dc <main+0x15c>)
 8000fc8:	2201      	movs	r2, #1
 8000fca:	2110      	movs	r1, #16
 8000fcc:	4628      	mov	r0, r5
 8000fce:	f002 f81c 	bl	800300a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SPI1_SS3_GPIO_Port, SPI1_SS3_Pin, GPIO_PIN_SET);
 8000fd2:	2201      	movs	r2, #1
 8000fd4:	2120      	movs	r1, #32
 8000fd6:	4628      	mov	r0, r5
 8000fd8:	f002 f817 	bl	800300a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SPI1_SS4_GPIO_Port, SPI1_SS4_Pin, GPIO_PIN_SET);
 8000fdc:	2201      	movs	r2, #1
 8000fde:	4611      	mov	r1, r2
 8000fe0:	4620      	mov	r0, r4
 8000fe2:	f002 f812 	bl	800300a <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8000fe6:	2001      	movs	r0, #1
 8000fe8:	f001 f9ee 	bl	80023c8 <HAL_Delay>
  HAL_GPIO_WritePin(BRIDGESLEEP1_GPIO_Port, BRIDGESLEEP1_Pin, GPIO_PIN_SET);
 8000fec:	2201      	movs	r2, #1
 8000fee:	2104      	movs	r1, #4
 8000ff0:	4628      	mov	r0, r5
 8000ff2:	f002 f80a 	bl	800300a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(BRIDGESLEEP2_GPIO_Port, BRIDGESLEEP2_Pin, GPIO_PIN_SET);
 8000ff6:	2201      	movs	r2, #1
 8000ff8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ffc:	4620      	mov	r0, r4
 8000ffe:	f002 f804 	bl	800300a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(HIZ1_GPIO_Port, HIZ1_Pin, GPIO_PIN_SET);
 8001002:	2201      	movs	r2, #1
 8001004:	2104      	movs	r1, #4
 8001006:	4620      	mov	r0, r4
 8001008:	f001 ffff 	bl	800300a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(HIZ2_GPIO_Port, HIZ2_Pin, GPIO_PIN_SET);
 800100c:	2201      	movs	r2, #1
 800100e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001012:	4620      	mov	r0, r4
 8001014:	f001 fff9 	bl	800300a <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8001018:	2001      	movs	r0, #1
 800101a:	f001 f9d5 	bl	80023c8 <HAL_Delay>
  drv8106_reset_blocking(&drv_l1_dd6);
 800101e:	f8df 80c0 	ldr.w	r8, [pc, #192]	@ 80010e0 <main+0x160>
 8001022:	4640      	mov	r0, r8
 8001024:	f7ff fc0b 	bl	800083e <drv8106_reset_blocking>
  drv8106_reset_blocking(&drv_r1_dd7);
 8001028:	4f2e      	ldr	r7, [pc, #184]	@ (80010e4 <main+0x164>)
 800102a:	4638      	mov	r0, r7
 800102c:	f7ff fc07 	bl	800083e <drv8106_reset_blocking>
  drv8106_reset_blocking(&drv_l2_dd8);
 8001030:	4e2d      	ldr	r6, [pc, #180]	@ (80010e8 <main+0x168>)
 8001032:	4630      	mov	r0, r6
 8001034:	f7ff fc03 	bl	800083e <drv8106_reset_blocking>
  drv8106_reset_blocking(&drv_r2_dd9);
 8001038:	4d2c      	ldr	r5, [pc, #176]	@ (80010ec <main+0x16c>)
 800103a:	4628      	mov	r0, r5
 800103c:	f7ff fbff 	bl	800083e <drv8106_reset_blocking>
  drv8106_clear_fault_blocking(&drv_l1_dd6);
 8001040:	4640      	mov	r0, r8
 8001042:	f7ff fc3c 	bl	80008be <drv8106_clear_fault_blocking>
  drv8106_clear_fault_blocking(&drv_r1_dd7);
 8001046:	4638      	mov	r0, r7
 8001048:	f7ff fc39 	bl	80008be <drv8106_clear_fault_blocking>
  drv8106_clear_fault_blocking(&drv_l2_dd8);
 800104c:	4630      	mov	r0, r6
 800104e:	f7ff fc36 	bl	80008be <drv8106_clear_fault_blocking>
  drv8106_clear_fault_blocking(&drv_r2_dd9);
 8001052:	4628      	mov	r0, r5
 8001054:	f7ff fc33 	bl	80008be <drv8106_clear_fault_blocking>
  drv8106_read_all_blocking(&drv_l1_dd6);
 8001058:	4640      	mov	r0, r8
 800105a:	f7ff fba0 	bl	800079e <drv8106_read_all_blocking>
  drv8106_read_all_blocking(&drv_r1_dd7);
 800105e:	4638      	mov	r0, r7
 8001060:	f7ff fb9d 	bl	800079e <drv8106_read_all_blocking>
  drv8106_read_all_blocking(&drv_l2_dd8);
 8001064:	4630      	mov	r0, r6
 8001066:	f7ff fb9a 	bl	800079e <drv8106_read_all_blocking>
  drv8106_read_all_blocking(&drv_r2_dd9);
 800106a:	4628      	mov	r0, r5
 800106c:	f7ff fb97 	bl	800079e <drv8106_read_all_blocking>
  drv8106_CSA_enable_g10_blocking(&drv_l1_dd6);
 8001070:	4640      	mov	r0, r8
 8001072:	f7ff fc1e 	bl	80008b2 <drv8106_CSA_enable_g10_blocking>
  drv8106_CSA_enable_g10_blocking(&drv_r1_dd7);
 8001076:	4638      	mov	r0, r7
 8001078:	f7ff fc1b 	bl	80008b2 <drv8106_CSA_enable_g10_blocking>
  drv8106_CSA_enable_g10_blocking(&drv_l2_dd8);
 800107c:	4630      	mov	r0, r6
 800107e:	f7ff fc18 	bl	80008b2 <drv8106_CSA_enable_g10_blocking>
  drv8106_CSA_enable_g10_blocking(&drv_r2_dd9);
 8001082:	4628      	mov	r0, r5
 8001084:	f7ff fc15 	bl	80008b2 <drv8106_CSA_enable_g10_blocking>
  drv8106_set_fault_autorecovery_blocking(&drv_l1_dd6);
 8001088:	4640      	mov	r0, r8
 800108a:	f7ff fc1e 	bl	80008ca <drv8106_set_fault_autorecovery_blocking>
  drv8106_set_fault_autorecovery_blocking(&drv_r1_dd7);
 800108e:	4638      	mov	r0, r7
 8001090:	f7ff fc1b 	bl	80008ca <drv8106_set_fault_autorecovery_blocking>
  drv8106_set_fault_autorecovery_blocking(&drv_l2_dd8);
 8001094:	4630      	mov	r0, r6
 8001096:	f7ff fc18 	bl	80008ca <drv8106_set_fault_autorecovery_blocking>
  drv8106_set_fault_autorecovery_blocking(&drv_r2_dd9);
 800109a:	4628      	mov	r0, r5
 800109c:	f7ff fc15 	bl	80008ca <drv8106_set_fault_autorecovery_blocking>
  drv8106_Enable_blocking(&drv_l1_dd6);
 80010a0:	4640      	mov	r0, r8
 80010a2:	f7ff fc00 	bl	80008a6 <drv8106_Enable_blocking>
  drv8106_Enable_blocking(&drv_r1_dd7);
 80010a6:	4638      	mov	r0, r7
 80010a8:	f7ff fbfd 	bl	80008a6 <drv8106_Enable_blocking>
  drv8106_Enable_blocking(&drv_l2_dd8);
 80010ac:	4630      	mov	r0, r6
 80010ae:	f7ff fbfa 	bl	80008a6 <drv8106_Enable_blocking>
  drv8106_Enable_blocking(&drv_r2_dd9);
 80010b2:	4628      	mov	r0, r5
 80010b4:	f7ff fbf7 	bl	80008a6 <drv8106_Enable_blocking>
  HAL_Delay(1);
 80010b8:	2001      	movs	r0, #1
 80010ba:	f001 f985 	bl	80023c8 <HAL_Delay>
  ind_led_init(&ind_led_red, IND_LED_GPIO_Port, IND_LED_Pin, 250, 0);
 80010be:	2300      	movs	r3, #0
 80010c0:	9300      	str	r3, [sp, #0]
 80010c2:	23fa      	movs	r3, #250	@ 0xfa
 80010c4:	2210      	movs	r2, #16
 80010c6:	4621      	mov	r1, r4
 80010c8:	4809      	ldr	r0, [pc, #36]	@ (80010f0 <main+0x170>)
 80010ca:	f7ff fd21 	bl	8000b10 <ind_led_init>
  init_mtr_ctrl();
 80010ce:	f000 f811 	bl	80010f4 <init_mtr_ctrl>
  while (1)
 80010d2:	e7fe      	b.n	80010d2 <main+0x152>
 80010d4:	40010c00 	.word	0x40010c00
 80010d8:	40010800 	.word	0x40010800
 80010dc:	40011000 	.word	0x40011000
 80010e0:	20000078 	.word	0x20000078
 80010e4:	20000054 	.word	0x20000054
 80010e8:	20000030 	.word	0x20000030
 80010ec:	2000000c 	.word	0x2000000c
 80010f0:	20000160 	.word	0x20000160

080010f4 <init_mtr_ctrl>:
#include "main_init.h"

EMA_iq18 IC_filter;

void init_mtr_ctrl()
{
 80010f4:	b508      	push	{r3, lr}
    // Disable system flag before init
    system_enabled = 0;
 80010f6:	4b18      	ldr	r3, [pc, #96]	@ (8001158 <init_mtr_ctrl+0x64>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	701a      	strb	r2, [r3, #0]

    // Init servo with parameters from settings.h
    servo_init();
 80010fc:	f000 faf6 	bl	80016ec <servo_init>

    // Reset servos
    servo_iq18_reset(&servo1_g);
 8001100:	4816      	ldr	r0, [pc, #88]	@ (800115c <init_mtr_ctrl+0x68>)
 8001102:	f000 fd6e 	bl	8001be2 <servo_iq18_reset>
    servo_iq18_reset(&servo2_g);
 8001106:	4816      	ldr	r0, [pc, #88]	@ (8001160 <init_mtr_ctrl+0x6c>)
 8001108:	f000 fd6b 	bl	8001be2 <servo_iq18_reset>

    // Init timers etc and adc for current sensing
    servo_periph_init();
 800110c:	f000 fab0 	bl	8001670 <servo_periph_init>
    adc_cur_init();
 8001110:	f7ff fa1c 	bl	800054c <adc_cur_init>

    // Var that stores which axis servo this is (configured in settings.h)
    axis_define = S_NUM;
 8001114:	4b13      	ldr	r3, [pc, #76]	@ (8001164 <init_mtr_ctrl+0x70>)
 8001116:	2202      	movs	r2, #2
 8001118:	701a      	strb	r2, [r3, #0]

    // Fill ID fields of feedback packets accordingly to axis define
    if (axis_define == 1){ // if front axis
 800111a:	781b      	ldrb	r3, [r3, #0]
 800111c:	b2db      	uxtb	r3, r3
 800111e:	2b01      	cmp	r3, #1
 8001120:	d013      	beq.n	800114a <init_mtr_ctrl+0x56>
        data_encoder.ID = ID_DATA_ENC_S1;
        data_current.ID = ID_DATA_CUR_S1;
    } else { // if rear axis
        data_encoder.ID = ID_DATA_ENC_S2;
 8001122:	4b11      	ldr	r3, [pc, #68]	@ (8001168 <init_mtr_ctrl+0x74>)
 8001124:	2251      	movs	r2, #81	@ 0x51
 8001126:	701a      	strb	r2, [r3, #0]
        data_current.ID = ID_DATA_CUR_S2;
 8001128:	4b10      	ldr	r3, [pc, #64]	@ (800116c <init_mtr_ctrl+0x78>)
 800112a:	2253      	movs	r2, #83	@ 0x53
 800112c:	701a      	strb	r2, [r3, #0]
    }

    TXOFF; // Turn of transmission just in case
 800112e:	2200      	movs	r2, #0
 8001130:	2120      	movs	r1, #32
 8001132:	480f      	ldr	r0, [pc, #60]	@ (8001170 <init_mtr_ctrl+0x7c>)
 8001134:	f001 ff69 	bl	800300a <HAL_GPIO_WritePin>
    expected_packet = SYNC; // States that we are waiting for SYNC packet
 8001138:	4b0e      	ldr	r3, [pc, #56]	@ (8001174 <init_mtr_ctrl+0x80>)
 800113a:	2200      	movs	r2, #0
 800113c:	701a      	strb	r2, [r3, #0]
    HAL_UART_Receive_DMA(&huart1, (uint8_t*)&packet_sync, S_SYNC); // start receiving sync packet (should happen before tx start on master)
 800113e:	2202      	movs	r2, #2
 8001140:	490d      	ldr	r1, [pc, #52]	@ (8001178 <init_mtr_ctrl+0x84>)
 8001142:	480e      	ldr	r0, [pc, #56]	@ (800117c <init_mtr_ctrl+0x88>)
 8001144:	f003 ffb4 	bl	80050b0 <HAL_UART_Receive_DMA>
    
}
 8001148:	bd08      	pop	{r3, pc}
        data_encoder.ID = ID_DATA_ENC_S1;
 800114a:	4b07      	ldr	r3, [pc, #28]	@ (8001168 <init_mtr_ctrl+0x74>)
 800114c:	2250      	movs	r2, #80	@ 0x50
 800114e:	701a      	strb	r2, [r3, #0]
        data_current.ID = ID_DATA_CUR_S1;
 8001150:	4b06      	ldr	r3, [pc, #24]	@ (800116c <init_mtr_ctrl+0x78>)
 8001152:	2252      	movs	r2, #82	@ 0x52
 8001154:	701a      	strb	r2, [r3, #0]
 8001156:	e7ea      	b.n	800112e <init_mtr_ctrl+0x3a>
 8001158:	2000015d 	.word	0x2000015d
 800115c:	200002b0 	.word	0x200002b0
 8001160:	20000198 	.word	0x20000198
 8001164:	20000158 	.word	0x20000158
 8001168:	200003d4 	.word	0x200003d4
 800116c:	200003cc 	.word	0x200003cc
 8001170:	40010c00 	.word	0x40010c00
 8001174:	200003c8 	.word	0x200003c8
 8001178:	20000404 	.word	0x20000404
 800117c:	200006a4 	.word	0x200006a4

08001180 <pid_iq18_reset>:
	pid->previousError = pid->error;
}

// Resets all the components and previous error
void pid_iq18_reset(pid_iq18_t *pid) {
	pid->P = 0;
 8001180:	2300      	movs	r3, #0
 8001182:	6183      	str	r3, [r0, #24]
	pid->I = 0;
 8001184:	61c3      	str	r3, [r0, #28]
	pid->D = 0;
 8001186:	6203      	str	r3, [r0, #32]
	pid->previousError = 0;
 8001188:	6383      	str	r3, [r0, #56]	@ 0x38
	pid->output = 0;
 800118a:	6343      	str	r3, [r0, #52]	@ 0x34
}
 800118c:	4770      	bx	lr

0800118e <pid_iq18_calculate>:
void pid_iq18_calculate(pid_iq18_t *pid, _iq18 setpoint, _iq18 feedback) {
 800118e:	b538      	push	{r3, r4, r5, lr}
 8001190:	4604      	mov	r4, r0
	pid->error = setpoint - feedback;
 8001192:	1a89      	subs	r1, r1, r2
 8001194:	6001      	str	r1, [r0, #0]
	if ((pid->error > -(pid->toleranceBand))
 8001196:	6943      	ldr	r3, [r0, #20]
 8001198:	425a      	negs	r2, r3
 800119a:	4291      	cmp	r1, r2
 800119c:	dd01      	ble.n	80011a2 <pid_iq18_calculate+0x14>
			&& (pid->error < pid->toleranceBand)) {
 800119e:	4299      	cmp	r1, r3
 80011a0:	db30      	blt.n	8001204 <pid_iq18_calculate+0x76>
	pid->P = _IQ18mpy(pid->error, pid->kp);
 80011a2:	6861      	ldr	r1, [r4, #4]
 80011a4:	6820      	ldr	r0, [r4, #0]
 80011a6:	f004 f805 	bl	80051b4 <_IQ18mpy>
 80011aa:	61a0      	str	r0, [r4, #24]
			(_IQ18mpy(pid->error, pid->ki)
 80011ac:	68a1      	ldr	r1, [r4, #8]
 80011ae:	6820      	ldr	r0, [r4, #0]
 80011b0:	f004 f800 	bl	80051b4 <_IQ18mpy>
 80011b4:	4605      	mov	r5, r0
					+ _IQ18mpy(pid->output - pid->rawOutput, pid->kb)),
 80011b6:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 80011b8:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80011ba:	6921      	ldr	r1, [r4, #16]
 80011bc:	1ac0      	subs	r0, r0, r3
 80011be:	f003 fff9 	bl	80051b4 <_IQ18mpy>
	pid->I += _IQ18mpy(
 80011c2:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80011c4:	4428      	add	r0, r5
 80011c6:	f003 fff5 	bl	80051b4 <_IQ18mpy>
 80011ca:	69e3      	ldr	r3, [r4, #28]
 80011cc:	4403      	add	r3, r0
 80011ce:	61e3      	str	r3, [r4, #28]
	pid->D = _IQ18div(_IQ18mpy((pid->error - pid->previousError), pid->kd),
 80011d0:	6820      	ldr	r0, [r4, #0]
 80011d2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80011d4:	68e1      	ldr	r1, [r4, #12]
 80011d6:	1ac0      	subs	r0, r0, r3
 80011d8:	f003 ffec 	bl	80051b4 <_IQ18mpy>
 80011dc:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80011de:	f003 ffa1 	bl	8005124 <_IQ18div>
 80011e2:	6220      	str	r0, [r4, #32]
	pid->rawOutput = pid->P + pid->I + pid->D;
 80011e4:	69a3      	ldr	r3, [r4, #24]
 80011e6:	69e2      	ldr	r2, [r4, #28]
 80011e8:	4413      	add	r3, r2
 80011ea:	4418      	add	r0, r3
 80011ec:	6320      	str	r0, [r4, #48]	@ 0x30
	pid->output = _IQsat(pid->rawOutput, pid->upperLimit, pid->lowerLimit);
 80011ee:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80011f0:	4298      	cmp	r0, r3
 80011f2:	dc03      	bgt.n	80011fc <pid_iq18_calculate+0x6e>
 80011f4:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80011f6:	4283      	cmp	r3, r0
 80011f8:	bfb8      	it	lt
 80011fa:	4603      	movlt	r3, r0
 80011fc:	6363      	str	r3, [r4, #52]	@ 0x34
	pid->previousError = pid->error;
 80011fe:	6823      	ldr	r3, [r4, #0]
 8001200:	63a3      	str	r3, [r4, #56]	@ 0x38
}
 8001202:	bd38      	pop	{r3, r4, r5, pc}
		pid->error = 0;
 8001204:	2300      	movs	r3, #0
 8001206:	6003      	str	r3, [r0, #0]
		pid_iq18_reset(pid);
 8001208:	f7ff ffba 	bl	8001180 <pid_iq18_reset>
 800120c:	e7c9      	b.n	80011a2 <pid_iq18_calculate+0x14>

0800120e <pid_iq18_getOutput>:

// Getter for output
_iq18 pid_iq18_getOutput(pid_iq18_t *pid) {
	return pid->output;
}
 800120e:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 8001210:	4770      	bx	lr
	...

08001214 <update_crc_history>:

// Counters for packets that failed crc check
uint32_t failed_sync_packets_count, failed_data_packets_count;

void update_crc_history(uint8_t crc_ok){
    bus_crc_history = (bus_crc_history << 1) | crc_ok;
 8001214:	4b02      	ldr	r3, [pc, #8]	@ (8001220 <update_crc_history+0xc>)
 8001216:	681a      	ldr	r2, [r3, #0]
 8001218:	ea40 0042 	orr.w	r0, r0, r2, lsl #1
 800121c:	6018      	str	r0, [r3, #0]
}
 800121e:	4770      	bx	lr
 8001220:	2000009c 	.word	0x2000009c

08001224 <get_crc_success_rate>:

uint8_t  get_crc_success_rate(){
 8001224:	b508      	push	{r3, lr}
    uint8_t success_count = __builtin_popcount(bus_crc_history);
 8001226:	4b05      	ldr	r3, [pc, #20]	@ (800123c <get_crc_success_rate+0x18>)
 8001228:	6818      	ldr	r0, [r3, #0]
 800122a:	f003 fff7 	bl	800521c <__popcountsi2>
    return (success_count * 100) / 32;
 800122e:	b2c0      	uxtb	r0, r0
 8001230:	2364      	movs	r3, #100	@ 0x64
 8001232:	fb03 f000 	mul.w	r0, r3, r0
}
 8001236:	f3c0 1047 	ubfx	r0, r0, #5, #8
 800123a:	bd08      	pop	{r3, pc}
 800123c:	2000009c 	.word	0x2000009c

08001240 <pack_encoder_feedback>:

void pack_encoder_feedback(pack_data_encoder_t *packet) // Pack and crc encoder data
{
 8001240:	b570      	push	{r4, r5, r6, lr}
 8001242:	4604      	mov	r4, r0
    int8_t s1_inv = (SERVO1_REVERSE) ? -1 : 1;
    int8_t s2_inv = (SERVO2_REVERSE) ? -1 : 1;

    packet->angle_1 = (encoder_getAngle_iq18(&servo1_g.encoder) >> 9) * s1_inv;
 8001244:	4e13      	ldr	r6, [pc, #76]	@ (8001294 <pack_encoder_feedback+0x54>)
 8001246:	4630      	mov	r0, r6
 8001248:	f7ff fbb3 	bl	80009b2 <encoder_getAngle_iq18>
 800124c:	1240      	asrs	r0, r0, #9
 800124e:	4240      	negs	r0, r0
 8001250:	f8c4 0001 	str.w	r0, [r4, #1]
    packet->angle_1 = (encoder_getAngle_iq18(&servo2_g.encoder) >> 9) * s2_inv;
 8001254:	4d10      	ldr	r5, [pc, #64]	@ (8001298 <pack_encoder_feedback+0x58>)
 8001256:	4628      	mov	r0, r5
 8001258:	f7ff fbab 	bl	80009b2 <encoder_getAngle_iq18>
 800125c:	1240      	asrs	r0, r0, #9
 800125e:	4240      	negs	r0, r0
 8001260:	f8c4 0001 	str.w	r0, [r4, #1]

    packet->velocity_1 = (int16_t)(encoder_getVelocity_iq18(&servo1_g.encoder) >> 9) * s1_inv;
 8001264:	4630      	mov	r0, r6
 8001266:	f7ff fba6 	bl	80009b6 <encoder_getVelocity_iq18>
 800126a:	f3c0 204f 	ubfx	r0, r0, #9, #16
 800126e:	4240      	negs	r0, r0
 8001270:	f8a4 0005 	strh.w	r0, [r4, #5]
    packet->velocity_2 = (int16_t)(encoder_getVelocity_iq18(&servo2_g.encoder) >> 9) * s2_inv;
 8001274:	4628      	mov	r0, r5
 8001276:	f7ff fb9e 	bl	80009b6 <encoder_getVelocity_iq18>
 800127a:	f3c0 204f 	ubfx	r0, r0, #9, #16
 800127e:	4240      	negs	r0, r0
 8001280:	f8a4 000b 	strh.w	r0, [r4, #11]

    packet->crc16 = crc16_ccitt((uint8_t*)packet, S_DATA_ENC_S1-2); // Using S1 size since they are same
 8001284:	210d      	movs	r1, #13
 8001286:	4620      	mov	r0, r4
 8001288:	f7ff f9f0 	bl	800066c <crc16_ccitt>
 800128c:	f8a4 000d 	strh.w	r0, [r4, #13]
}
 8001290:	bd70      	pop	{r4, r5, r6, pc}
 8001292:	bf00      	nop
 8001294:	200002b0 	.word	0x200002b0
 8001298:	20000198 	.word	0x20000198

0800129c <pack_current_feedback>:

void pack_current_feedback(pack_data_current_t *packet) // Pack and crc encoder data
{
 800129c:	b510      	push	{r4, lr}
 800129e:	4604      	mov	r4, r0
    int8_t s1_inv = (SERVO1_REVERSE) ? -1 : 1;
    int8_t s2_inv = (SERVO2_REVERSE) ? -1 : 1;
    packet->current1 = (int16_t)(current[0] >> 9) * s1_inv;
 80012a0:	4a08      	ldr	r2, [pc, #32]	@ (80012c4 <pack_current_feedback+0x28>)
 80012a2:	6813      	ldr	r3, [r2, #0]
 80012a4:	f3c3 234f 	ubfx	r3, r3, #9, #16
 80012a8:	425b      	negs	r3, r3
 80012aa:	f8a0 3001 	strh.w	r3, [r0, #1]
    packet->current2 = (int16_t)(current[1] >> 9) * s2_inv;
 80012ae:	6853      	ldr	r3, [r2, #4]
 80012b0:	f3c3 234f 	ubfx	r3, r3, #9, #16
 80012b4:	425b      	negs	r3, r3
 80012b6:	f8a0 3003 	strh.w	r3, [r0, #3]
    packet->crc16 = crc16_ccitt((uint8_t*)packet, S_DATA_CUR_S1-2); // Using S1 size since they are same
 80012ba:	2106      	movs	r1, #6
 80012bc:	f7ff f9d6 	bl	800066c <crc16_ccitt>
 80012c0:	80e0      	strh	r0, [r4, #6]
}
 80012c2:	bd10      	pop	{r4, pc}
 80012c4:	2000014c 	.word	0x2000014c

080012c8 <sync_packet_handler>:

void sync_packet_handler(pack_sync_t *packet)
{
 80012c8:	b510      	push	{r4, lr}
    switch (packet->ID)
 80012ca:	7803      	ldrb	r3, [r0, #0]
 80012cc:	2b0c      	cmp	r3, #12
 80012ce:	d817      	bhi.n	8001300 <sync_packet_handler+0x38>
 80012d0:	e8df f003 	tbb	[pc, r3]
 80012d4:	16251707 	.word	0x16251707
 80012d8:	47331616 	.word	0x47331616
 80012dc:	95785b16 	.word	0x95785b16
 80012e0:	b2          	.byte	0xb2
 80012e1:	00          	.byte	0x00
    {
    case ID_S_STBY:
        system_enabled = 0;
 80012e2:	2400      	movs	r4, #0
 80012e4:	4b63      	ldr	r3, [pc, #396]	@ (8001474 <sync_packet_handler+0x1ac>)
 80012e6:	701c      	strb	r4, [r3, #0]
        expected_packet = SYNC;
 80012e8:	4b63      	ldr	r3, [pc, #396]	@ (8001478 <sync_packet_handler+0x1b0>)
 80012ea:	701c      	strb	r4, [r3, #0]
        HAL_UART_Receive_DMA(&huart1, (uint8_t *)&packet_sync, S_SYNC);
 80012ec:	2202      	movs	r2, #2
 80012ee:	4963      	ldr	r1, [pc, #396]	@ (800147c <sync_packet_handler+0x1b4>)
 80012f0:	4863      	ldr	r0, [pc, #396]	@ (8001480 <sync_packet_handler+0x1b8>)
 80012f2:	f003 fedd 	bl	80050b0 <HAL_UART_Receive_DMA>
        data_ctrl.velocity_1 = 0;
 80012f6:	4b63      	ldr	r3, [pc, #396]	@ (8001484 <sync_packet_handler+0x1bc>)
 80012f8:	715c      	strb	r4, [r3, #5]
 80012fa:	719c      	strb	r4, [r3, #6]
        data_ctrl.velocity_2 = 0;
 80012fc:	72dc      	strb	r4, [r3, #11]
 80012fe:	731c      	strb	r4, [r3, #12]
        }
        break;
    default:
        break;
    }
}
 8001300:	bd10      	pop	{r4, pc}
        system_enabled = 1;
 8001302:	4b5c      	ldr	r3, [pc, #368]	@ (8001474 <sync_packet_handler+0x1ac>)
 8001304:	2201      	movs	r2, #1
 8001306:	701a      	strb	r2, [r3, #0]
        control_mode = 0; // control velocity
 8001308:	2300      	movs	r3, #0
 800130a:	4a5f      	ldr	r2, [pc, #380]	@ (8001488 <sync_packet_handler+0x1c0>)
 800130c:	7013      	strb	r3, [r2, #0]
        expected_packet = SYNC;
 800130e:	4a5a      	ldr	r2, [pc, #360]	@ (8001478 <sync_packet_handler+0x1b0>)
 8001310:	7013      	strb	r3, [r2, #0]
        HAL_UART_Receive_DMA(&huart1, (uint8_t *)&packet_sync, S_SYNC);
 8001312:	2202      	movs	r2, #2
 8001314:	4959      	ldr	r1, [pc, #356]	@ (800147c <sync_packet_handler+0x1b4>)
 8001316:	485a      	ldr	r0, [pc, #360]	@ (8001480 <sync_packet_handler+0x1b8>)
 8001318:	f003 feca 	bl	80050b0 <HAL_UART_Receive_DMA>
        break;
 800131c:	e7f0      	b.n	8001300 <sync_packet_handler+0x38>
        system_enabled = 1;
 800131e:	2301      	movs	r3, #1
 8001320:	4a54      	ldr	r2, [pc, #336]	@ (8001474 <sync_packet_handler+0x1ac>)
 8001322:	7013      	strb	r3, [r2, #0]
        control_mode = 1; // control angle
 8001324:	4a58      	ldr	r2, [pc, #352]	@ (8001488 <sync_packet_handler+0x1c0>)
 8001326:	7013      	strb	r3, [r2, #0]
        expected_packet = SYNC;
 8001328:	4b53      	ldr	r3, [pc, #332]	@ (8001478 <sync_packet_handler+0x1b0>)
 800132a:	2200      	movs	r2, #0
 800132c:	701a      	strb	r2, [r3, #0]
        HAL_UART_Receive_DMA(&huart1, (uint8_t *)&packet_sync, S_SYNC);
 800132e:	2202      	movs	r2, #2
 8001330:	4952      	ldr	r1, [pc, #328]	@ (800147c <sync_packet_handler+0x1b4>)
 8001332:	4853      	ldr	r0, [pc, #332]	@ (8001480 <sync_packet_handler+0x1b8>)
 8001334:	f003 febc 	bl	80050b0 <HAL_UART_Receive_DMA>
        break;
 8001338:	e7e2      	b.n	8001300 <sync_packet_handler+0x38>
        expected_packet = DATA_CTRL_S1;
 800133a:	4b4f      	ldr	r3, [pc, #316]	@ (8001478 <sync_packet_handler+0x1b0>)
 800133c:	2201      	movs	r2, #1
 800133e:	701a      	strb	r2, [r3, #0]
        if (axis_define == 1)
 8001340:	4b52      	ldr	r3, [pc, #328]	@ (800148c <sync_packet_handler+0x1c4>)
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	b2db      	uxtb	r3, r3
 8001346:	4293      	cmp	r3, r2
 8001348:	d005      	beq.n	8001356 <sync_packet_handler+0x8e>
            HAL_UART_Receive_DMA(&huart1, uart_rx_dump_buffer, S_DATA_CTRL_S1);
 800134a:	2210      	movs	r2, #16
 800134c:	4950      	ldr	r1, [pc, #320]	@ (8001490 <sync_packet_handler+0x1c8>)
 800134e:	484c      	ldr	r0, [pc, #304]	@ (8001480 <sync_packet_handler+0x1b8>)
 8001350:	f003 feae 	bl	80050b0 <HAL_UART_Receive_DMA>
 8001354:	e7d4      	b.n	8001300 <sync_packet_handler+0x38>
            HAL_UART_Receive_DMA(&huart1, (uint8_t *)&data_ctrl_unchecked, S_DATA_CTRL_S1);
 8001356:	2210      	movs	r2, #16
 8001358:	494e      	ldr	r1, [pc, #312]	@ (8001494 <sync_packet_handler+0x1cc>)
 800135a:	4849      	ldr	r0, [pc, #292]	@ (8001480 <sync_packet_handler+0x1b8>)
 800135c:	f003 fea8 	bl	80050b0 <HAL_UART_Receive_DMA>
 8001360:	e7ce      	b.n	8001300 <sync_packet_handler+0x38>
        expected_packet = DATA_CTRL_S2;
 8001362:	4b45      	ldr	r3, [pc, #276]	@ (8001478 <sync_packet_handler+0x1b0>)
 8001364:	2202      	movs	r2, #2
 8001366:	701a      	strb	r2, [r3, #0]
        if (axis_define == 2)
 8001368:	4b48      	ldr	r3, [pc, #288]	@ (800148c <sync_packet_handler+0x1c4>)
 800136a:	781b      	ldrb	r3, [r3, #0]
 800136c:	b2db      	uxtb	r3, r3
 800136e:	4293      	cmp	r3, r2
 8001370:	d005      	beq.n	800137e <sync_packet_handler+0xb6>
            HAL_UART_Receive_DMA(&huart1, uart_rx_dump_buffer, S_DATA_CTRL_S2);
 8001372:	2210      	movs	r2, #16
 8001374:	4946      	ldr	r1, [pc, #280]	@ (8001490 <sync_packet_handler+0x1c8>)
 8001376:	4842      	ldr	r0, [pc, #264]	@ (8001480 <sync_packet_handler+0x1b8>)
 8001378:	f003 fe9a 	bl	80050b0 <HAL_UART_Receive_DMA>
 800137c:	e7c0      	b.n	8001300 <sync_packet_handler+0x38>
            HAL_UART_Receive_DMA(&huart1, (uint8_t *)&data_ctrl_unchecked, S_DATA_CTRL_S2);
 800137e:	2210      	movs	r2, #16
 8001380:	4944      	ldr	r1, [pc, #272]	@ (8001494 <sync_packet_handler+0x1cc>)
 8001382:	483f      	ldr	r0, [pc, #252]	@ (8001480 <sync_packet_handler+0x1b8>)
 8001384:	f003 fe94 	bl	80050b0 <HAL_UART_Receive_DMA>
 8001388:	e7ba      	b.n	8001300 <sync_packet_handler+0x38>
        expected_packet = DATA_ENC_S1;
 800138a:	4b3b      	ldr	r3, [pc, #236]	@ (8001478 <sync_packet_handler+0x1b0>)
 800138c:	2203      	movs	r2, #3
 800138e:	701a      	strb	r2, [r3, #0]
        if (axis_define == 1)
 8001390:	4b3e      	ldr	r3, [pc, #248]	@ (800148c <sync_packet_handler+0x1c4>)
 8001392:	781b      	ldrb	r3, [r3, #0]
 8001394:	b2db      	uxtb	r3, r3
 8001396:	2b01      	cmp	r3, #1
 8001398:	d005      	beq.n	80013a6 <sync_packet_handler+0xde>
            HAL_UART_Receive_DMA(&huart1, uart_rx_dump_buffer, S_DATA_ENC_S1);
 800139a:	220f      	movs	r2, #15
 800139c:	493c      	ldr	r1, [pc, #240]	@ (8001490 <sync_packet_handler+0x1c8>)
 800139e:	4838      	ldr	r0, [pc, #224]	@ (8001480 <sync_packet_handler+0x1b8>)
 80013a0:	f003 fe86 	bl	80050b0 <HAL_UART_Receive_DMA>
 80013a4:	e7ac      	b.n	8001300 <sync_packet_handler+0x38>
            pack_encoder_feedback(&data_encoder);
 80013a6:	4c3c      	ldr	r4, [pc, #240]	@ (8001498 <sync_packet_handler+0x1d0>)
 80013a8:	4620      	mov	r0, r4
 80013aa:	f7ff ff49 	bl	8001240 <pack_encoder_feedback>
            TXON; // Turn on transmission on Transceiver
 80013ae:	2201      	movs	r2, #1
 80013b0:	2120      	movs	r1, #32
 80013b2:	483a      	ldr	r0, [pc, #232]	@ (800149c <sync_packet_handler+0x1d4>)
 80013b4:	f001 fe29 	bl	800300a <HAL_GPIO_WritePin>
            HAL_UART_Transmit_DMA(&huart1, (uint8_t*)&data_encoder, S_DATA_ENC_S1);
 80013b8:	220f      	movs	r2, #15
 80013ba:	4621      	mov	r1, r4
 80013bc:	4830      	ldr	r0, [pc, #192]	@ (8001480 <sync_packet_handler+0x1b8>)
 80013be:	f003 fb61 	bl	8004a84 <HAL_UART_Transmit_DMA>
 80013c2:	e79d      	b.n	8001300 <sync_packet_handler+0x38>
        expected_packet = DATA_ENC_S2;
 80013c4:	4b2c      	ldr	r3, [pc, #176]	@ (8001478 <sync_packet_handler+0x1b0>)
 80013c6:	2204      	movs	r2, #4
 80013c8:	701a      	strb	r2, [r3, #0]
        if (axis_define == 2)
 80013ca:	4b30      	ldr	r3, [pc, #192]	@ (800148c <sync_packet_handler+0x1c4>)
 80013cc:	781b      	ldrb	r3, [r3, #0]
 80013ce:	b2db      	uxtb	r3, r3
 80013d0:	2b02      	cmp	r3, #2
 80013d2:	d005      	beq.n	80013e0 <sync_packet_handler+0x118>
            HAL_UART_Receive_DMA(&huart1, uart_rx_dump_buffer, S_DATA_ENC_S2);
 80013d4:	220f      	movs	r2, #15
 80013d6:	492e      	ldr	r1, [pc, #184]	@ (8001490 <sync_packet_handler+0x1c8>)
 80013d8:	4829      	ldr	r0, [pc, #164]	@ (8001480 <sync_packet_handler+0x1b8>)
 80013da:	f003 fe69 	bl	80050b0 <HAL_UART_Receive_DMA>
 80013de:	e78f      	b.n	8001300 <sync_packet_handler+0x38>
            pack_encoder_feedback(&data_encoder);
 80013e0:	4c2d      	ldr	r4, [pc, #180]	@ (8001498 <sync_packet_handler+0x1d0>)
 80013e2:	4620      	mov	r0, r4
 80013e4:	f7ff ff2c 	bl	8001240 <pack_encoder_feedback>
            TXON; // Turn on transmission on Transceiver
 80013e8:	2201      	movs	r2, #1
 80013ea:	2120      	movs	r1, #32
 80013ec:	482b      	ldr	r0, [pc, #172]	@ (800149c <sync_packet_handler+0x1d4>)
 80013ee:	f001 fe0c 	bl	800300a <HAL_GPIO_WritePin>
            HAL_UART_Transmit_DMA(&huart1, (uint8_t*)&data_encoder, S_DATA_ENC_S2);
 80013f2:	220f      	movs	r2, #15
 80013f4:	4621      	mov	r1, r4
 80013f6:	4822      	ldr	r0, [pc, #136]	@ (8001480 <sync_packet_handler+0x1b8>)
 80013f8:	f003 fb44 	bl	8004a84 <HAL_UART_Transmit_DMA>
 80013fc:	e780      	b.n	8001300 <sync_packet_handler+0x38>
        expected_packet = DATA_CUR_S1;
 80013fe:	4b1e      	ldr	r3, [pc, #120]	@ (8001478 <sync_packet_handler+0x1b0>)
 8001400:	2205      	movs	r2, #5
 8001402:	701a      	strb	r2, [r3, #0]
        if (axis_define == 1)
 8001404:	4b21      	ldr	r3, [pc, #132]	@ (800148c <sync_packet_handler+0x1c4>)
 8001406:	781b      	ldrb	r3, [r3, #0]
 8001408:	b2db      	uxtb	r3, r3
 800140a:	2b01      	cmp	r3, #1
 800140c:	d005      	beq.n	800141a <sync_packet_handler+0x152>
            HAL_UART_Receive_DMA(&huart1, uart_rx_dump_buffer, S_DATA_CUR_S1);
 800140e:	2208      	movs	r2, #8
 8001410:	491f      	ldr	r1, [pc, #124]	@ (8001490 <sync_packet_handler+0x1c8>)
 8001412:	481b      	ldr	r0, [pc, #108]	@ (8001480 <sync_packet_handler+0x1b8>)
 8001414:	f003 fe4c 	bl	80050b0 <HAL_UART_Receive_DMA>
 8001418:	e772      	b.n	8001300 <sync_packet_handler+0x38>
            pack_current_feedback(&data_current);
 800141a:	4c21      	ldr	r4, [pc, #132]	@ (80014a0 <sync_packet_handler+0x1d8>)
 800141c:	4620      	mov	r0, r4
 800141e:	f7ff ff3d 	bl	800129c <pack_current_feedback>
            TXON; // Turn on transmission on Transceiver
 8001422:	2201      	movs	r2, #1
 8001424:	2120      	movs	r1, #32
 8001426:	481d      	ldr	r0, [pc, #116]	@ (800149c <sync_packet_handler+0x1d4>)
 8001428:	f001 fdef 	bl	800300a <HAL_GPIO_WritePin>
            HAL_UART_Transmit_DMA(&huart1, (uint8_t *)&data_current, S_DATA_CUR_S1);
 800142c:	2208      	movs	r2, #8
 800142e:	4621      	mov	r1, r4
 8001430:	4813      	ldr	r0, [pc, #76]	@ (8001480 <sync_packet_handler+0x1b8>)
 8001432:	f003 fb27 	bl	8004a84 <HAL_UART_Transmit_DMA>
 8001436:	e763      	b.n	8001300 <sync_packet_handler+0x38>
        expected_packet = DATA_CUR_S2;
 8001438:	4b0f      	ldr	r3, [pc, #60]	@ (8001478 <sync_packet_handler+0x1b0>)
 800143a:	2206      	movs	r2, #6
 800143c:	701a      	strb	r2, [r3, #0]
        if (axis_define == 2)
 800143e:	4b13      	ldr	r3, [pc, #76]	@ (800148c <sync_packet_handler+0x1c4>)
 8001440:	781b      	ldrb	r3, [r3, #0]
 8001442:	b2db      	uxtb	r3, r3
 8001444:	2b02      	cmp	r3, #2
 8001446:	d005      	beq.n	8001454 <sync_packet_handler+0x18c>
            HAL_UART_Receive_DMA(&huart1, uart_rx_dump_buffer, S_DATA_CUR_S2);
 8001448:	2208      	movs	r2, #8
 800144a:	4911      	ldr	r1, [pc, #68]	@ (8001490 <sync_packet_handler+0x1c8>)
 800144c:	480c      	ldr	r0, [pc, #48]	@ (8001480 <sync_packet_handler+0x1b8>)
 800144e:	f003 fe2f 	bl	80050b0 <HAL_UART_Receive_DMA>
}
 8001452:	e755      	b.n	8001300 <sync_packet_handler+0x38>
            pack_current_feedback(&data_current);
 8001454:	4c12      	ldr	r4, [pc, #72]	@ (80014a0 <sync_packet_handler+0x1d8>)
 8001456:	4620      	mov	r0, r4
 8001458:	f7ff ff20 	bl	800129c <pack_current_feedback>
            TXON; // Turn on transmission on Transceiver
 800145c:	2201      	movs	r2, #1
 800145e:	2120      	movs	r1, #32
 8001460:	480e      	ldr	r0, [pc, #56]	@ (800149c <sync_packet_handler+0x1d4>)
 8001462:	f001 fdd2 	bl	800300a <HAL_GPIO_WritePin>
            HAL_UART_Transmit_DMA(&huart1, (uint8_t *)&data_current, S_DATA_CUR_S2);
 8001466:	2208      	movs	r2, #8
 8001468:	4621      	mov	r1, r4
 800146a:	4805      	ldr	r0, [pc, #20]	@ (8001480 <sync_packet_handler+0x1b8>)
 800146c:	f003 fb0a 	bl	8004a84 <HAL_UART_Transmit_DMA>
 8001470:	e746      	b.n	8001300 <sync_packet_handler+0x38>
 8001472:	bf00      	nop
 8001474:	2000015d 	.word	0x2000015d
 8001478:	200003c8 	.word	0x200003c8
 800147c:	20000404 	.word	0x20000404
 8001480:	200006a4 	.word	0x200006a4
 8001484:	200003e4 	.word	0x200003e4
 8001488:	2000015c 	.word	0x2000015c
 800148c:	20000158 	.word	0x20000158
 8001490:	20000408 	.word	0x20000408
 8001494:	200003f4 	.word	0x200003f4
 8001498:	200003d4 	.word	0x200003d4
 800149c:	40010c00 	.word	0x40010c00
 80014a0:	200003cc 	.word	0x200003cc

080014a4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80014a4:	b510      	push	{r4, lr}
    switch (expected_packet)
 80014a6:	4b3f      	ldr	r3, [pc, #252]	@ (80015a4 <HAL_UART_RxCpltCallback+0x100>)
 80014a8:	781b      	ldrb	r3, [r3, #0]
 80014aa:	2b01      	cmp	r3, #1
 80014ac:	d01d      	beq.n	80014ea <HAL_UART_RxCpltCallback+0x46>
 80014ae:	2b02      	cmp	r3, #2
 80014b0:	d045      	beq.n	800153e <HAL_UART_RxCpltCallback+0x9a>
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d16d      	bne.n	8001592 <HAL_UART_RxCpltCallback+0xee>
    {
    case SYNC:
        if (packet_sync.crc8 == crc8_ccitt((uint8_t *)&packet_sync, 1))
 80014b6:	483c      	ldr	r0, [pc, #240]	@ (80015a8 <HAL_UART_RxCpltCallback+0x104>)
 80014b8:	7844      	ldrb	r4, [r0, #1]
 80014ba:	2101      	movs	r1, #1
 80014bc:	f7ff f8b8 	bl	8000630 <crc8_ccitt>
 80014c0:	4284      	cmp	r4, r0
 80014c2:	d00b      	beq.n	80014dc <HAL_UART_RxCpltCallback+0x38>
            update_crc_history(1);
            sync_packet_handler(&packet_sync);
        }
        else
        {
            update_crc_history(0);
 80014c4:	2000      	movs	r0, #0
 80014c6:	f7ff fea5 	bl	8001214 <update_crc_history>
            expected_packet = SYNC;
 80014ca:	4b36      	ldr	r3, [pc, #216]	@ (80015a4 <HAL_UART_RxCpltCallback+0x100>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	701a      	strb	r2, [r3, #0]
            HAL_UART_Receive_DMA(&huart1, (uint8_t *)&packet_sync, S_SYNC);
 80014d0:	2202      	movs	r2, #2
 80014d2:	4935      	ldr	r1, [pc, #212]	@ (80015a8 <HAL_UART_RxCpltCallback+0x104>)
 80014d4:	4835      	ldr	r0, [pc, #212]	@ (80015ac <HAL_UART_RxCpltCallback+0x108>)
 80014d6:	f003 fdeb 	bl	80050b0 <HAL_UART_Receive_DMA>
 80014da:	e013      	b.n	8001504 <HAL_UART_RxCpltCallback+0x60>
            update_crc_history(1);
 80014dc:	2001      	movs	r0, #1
 80014de:	f7ff fe99 	bl	8001214 <update_crc_history>
            sync_packet_handler(&packet_sync);
 80014e2:	4831      	ldr	r0, [pc, #196]	@ (80015a8 <HAL_UART_RxCpltCallback+0x104>)
 80014e4:	f7ff fef0 	bl	80012c8 <sync_packet_handler>
 80014e8:	e00c      	b.n	8001504 <HAL_UART_RxCpltCallback+0x60>
        }
        break;
    case DATA_CTRL_S1:
        if (axis_define == 1)
 80014ea:	4b31      	ldr	r3, [pc, #196]	@ (80015b0 <HAL_UART_RxCpltCallback+0x10c>)
 80014ec:	781b      	ldrb	r3, [r3, #0]
 80014ee:	b2db      	uxtb	r3, r3
 80014f0:	2b01      	cmp	r3, #1
 80014f2:	d008      	beq.n	8001506 <HAL_UART_RxCpltCallback+0x62>
                update_crc_history(0);
                expected_packet = SYNC;
                HAL_UART_Receive_DMA(&huart1, (uint8_t *)&packet_sync, S_SYNC);
            }
        }
        expected_packet = SYNC;
 80014f4:	4b2b      	ldr	r3, [pc, #172]	@ (80015a4 <HAL_UART_RxCpltCallback+0x100>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	701a      	strb	r2, [r3, #0]
        HAL_UART_Receive_DMA(&huart1, (uint8_t *)&packet_sync, S_SYNC);
 80014fa:	2202      	movs	r2, #2
 80014fc:	492a      	ldr	r1, [pc, #168]	@ (80015a8 <HAL_UART_RxCpltCallback+0x104>)
 80014fe:	482b      	ldr	r0, [pc, #172]	@ (80015ac <HAL_UART_RxCpltCallback+0x108>)
 8001500:	f003 fdd6 	bl	80050b0 <HAL_UART_Receive_DMA>
    default:
        expected_packet = SYNC;
        HAL_UART_Receive_DMA(&huart1, (uint8_t *)&packet_sync, S_SYNC);
        break;
    }
}
 8001504:	bd10      	pop	{r4, pc}
            if (data_ctrl_unchecked.crc16 == crc16_ccitt((uint8_t *)&data_ctrl_unchecked, S_DATA_CTRL_S1 - 2))
 8001506:	482b      	ldr	r0, [pc, #172]	@ (80015b4 <HAL_UART_RxCpltCallback+0x110>)
 8001508:	89c4      	ldrh	r4, [r0, #14]
 800150a:	210e      	movs	r1, #14
 800150c:	f7ff f8ae 	bl	800066c <crc16_ccitt>
 8001510:	4284      	cmp	r4, r0
 8001512:	d00b      	beq.n	800152c <HAL_UART_RxCpltCallback+0x88>
                update_crc_history(0);
 8001514:	2000      	movs	r0, #0
 8001516:	f7ff fe7d 	bl	8001214 <update_crc_history>
                expected_packet = SYNC;
 800151a:	4b22      	ldr	r3, [pc, #136]	@ (80015a4 <HAL_UART_RxCpltCallback+0x100>)
 800151c:	2200      	movs	r2, #0
 800151e:	701a      	strb	r2, [r3, #0]
                HAL_UART_Receive_DMA(&huart1, (uint8_t *)&packet_sync, S_SYNC);
 8001520:	2202      	movs	r2, #2
 8001522:	4921      	ldr	r1, [pc, #132]	@ (80015a8 <HAL_UART_RxCpltCallback+0x104>)
 8001524:	4821      	ldr	r0, [pc, #132]	@ (80015ac <HAL_UART_RxCpltCallback+0x108>)
 8001526:	f003 fdc3 	bl	80050b0 <HAL_UART_Receive_DMA>
 800152a:	e7e3      	b.n	80014f4 <HAL_UART_RxCpltCallback+0x50>
                update_crc_history(1);
 800152c:	2001      	movs	r0, #1
 800152e:	f7ff fe71 	bl	8001214 <update_crc_history>
                memcpy(&data_ctrl, &data_ctrl_unchecked, S_DATA_CTRL_S1);
 8001532:	4c21      	ldr	r4, [pc, #132]	@ (80015b8 <HAL_UART_RxCpltCallback+0x114>)
 8001534:	4b1f      	ldr	r3, [pc, #124]	@ (80015b4 <HAL_UART_RxCpltCallback+0x110>)
 8001536:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001538:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800153c:	e7da      	b.n	80014f4 <HAL_UART_RxCpltCallback+0x50>
        if (axis_define == 2)
 800153e:	4b1c      	ldr	r3, [pc, #112]	@ (80015b0 <HAL_UART_RxCpltCallback+0x10c>)
 8001540:	781b      	ldrb	r3, [r3, #0]
 8001542:	b2db      	uxtb	r3, r3
 8001544:	2b02      	cmp	r3, #2
 8001546:	d008      	beq.n	800155a <HAL_UART_RxCpltCallback+0xb6>
        expected_packet = SYNC;
 8001548:	4b16      	ldr	r3, [pc, #88]	@ (80015a4 <HAL_UART_RxCpltCallback+0x100>)
 800154a:	2200      	movs	r2, #0
 800154c:	701a      	strb	r2, [r3, #0]
        HAL_UART_Receive_DMA(&huart1, (uint8_t *)&packet_sync, S_SYNC);
 800154e:	2202      	movs	r2, #2
 8001550:	4915      	ldr	r1, [pc, #84]	@ (80015a8 <HAL_UART_RxCpltCallback+0x104>)
 8001552:	4816      	ldr	r0, [pc, #88]	@ (80015ac <HAL_UART_RxCpltCallback+0x108>)
 8001554:	f003 fdac 	bl	80050b0 <HAL_UART_Receive_DMA>
        break;
 8001558:	e7d4      	b.n	8001504 <HAL_UART_RxCpltCallback+0x60>
            if (data_ctrl_unchecked.crc16 == crc16_ccitt((uint8_t *)&data_ctrl_unchecked, S_DATA_CTRL_S2 - 2))
 800155a:	4816      	ldr	r0, [pc, #88]	@ (80015b4 <HAL_UART_RxCpltCallback+0x110>)
 800155c:	89c4      	ldrh	r4, [r0, #14]
 800155e:	210e      	movs	r1, #14
 8001560:	f7ff f884 	bl	800066c <crc16_ccitt>
 8001564:	4284      	cmp	r4, r0
 8001566:	d00b      	beq.n	8001580 <HAL_UART_RxCpltCallback+0xdc>
                update_crc_history(0);
 8001568:	2000      	movs	r0, #0
 800156a:	f7ff fe53 	bl	8001214 <update_crc_history>
                expected_packet = SYNC;
 800156e:	4b0d      	ldr	r3, [pc, #52]	@ (80015a4 <HAL_UART_RxCpltCallback+0x100>)
 8001570:	2200      	movs	r2, #0
 8001572:	701a      	strb	r2, [r3, #0]
                HAL_UART_Receive_DMA(&huart1, (uint8_t *)&packet_sync, S_SYNC);
 8001574:	2202      	movs	r2, #2
 8001576:	490c      	ldr	r1, [pc, #48]	@ (80015a8 <HAL_UART_RxCpltCallback+0x104>)
 8001578:	480c      	ldr	r0, [pc, #48]	@ (80015ac <HAL_UART_RxCpltCallback+0x108>)
 800157a:	f003 fd99 	bl	80050b0 <HAL_UART_Receive_DMA>
 800157e:	e7e3      	b.n	8001548 <HAL_UART_RxCpltCallback+0xa4>
                update_crc_history(1);
 8001580:	2001      	movs	r0, #1
 8001582:	f7ff fe47 	bl	8001214 <update_crc_history>
                memcpy(&data_ctrl, &data_ctrl_unchecked, S_DATA_CTRL_S2);
 8001586:	4c0c      	ldr	r4, [pc, #48]	@ (80015b8 <HAL_UART_RxCpltCallback+0x114>)
 8001588:	4b0a      	ldr	r3, [pc, #40]	@ (80015b4 <HAL_UART_RxCpltCallback+0x110>)
 800158a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800158c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001590:	e7da      	b.n	8001548 <HAL_UART_RxCpltCallback+0xa4>
        expected_packet = SYNC;
 8001592:	4b04      	ldr	r3, [pc, #16]	@ (80015a4 <HAL_UART_RxCpltCallback+0x100>)
 8001594:	2200      	movs	r2, #0
 8001596:	701a      	strb	r2, [r3, #0]
        HAL_UART_Receive_DMA(&huart1, (uint8_t *)&packet_sync, S_SYNC);
 8001598:	2202      	movs	r2, #2
 800159a:	4903      	ldr	r1, [pc, #12]	@ (80015a8 <HAL_UART_RxCpltCallback+0x104>)
 800159c:	4803      	ldr	r0, [pc, #12]	@ (80015ac <HAL_UART_RxCpltCallback+0x108>)
 800159e:	f003 fd87 	bl	80050b0 <HAL_UART_Receive_DMA>
}
 80015a2:	e7af      	b.n	8001504 <HAL_UART_RxCpltCallback+0x60>
 80015a4:	200003c8 	.word	0x200003c8
 80015a8:	20000404 	.word	0x20000404
 80015ac:	200006a4 	.word	0x200006a4
 80015b0:	20000158 	.word	0x20000158
 80015b4:	200003f4 	.word	0x200003f4
 80015b8:	200003e4 	.word	0x200003e4

080015bc <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80015bc:	b508      	push	{r3, lr}
    TXOFF; // Turn of transmission on transceiver in order to not hang the bus
 80015be:	2200      	movs	r2, #0
 80015c0:	2120      	movs	r1, #32
 80015c2:	4806      	ldr	r0, [pc, #24]	@ (80015dc <HAL_UART_TxCpltCallback+0x20>)
 80015c4:	f001 fd21 	bl	800300a <HAL_GPIO_WritePin>
    expected_packet = SYNC;
 80015c8:	4b05      	ldr	r3, [pc, #20]	@ (80015e0 <HAL_UART_TxCpltCallback+0x24>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	701a      	strb	r2, [r3, #0]
    HAL_UART_Receive_DMA(&huart1, (uint8_t *)&packet_sync, S_SYNC);
 80015ce:	2202      	movs	r2, #2
 80015d0:	4904      	ldr	r1, [pc, #16]	@ (80015e4 <HAL_UART_TxCpltCallback+0x28>)
 80015d2:	4805      	ldr	r0, [pc, #20]	@ (80015e8 <HAL_UART_TxCpltCallback+0x2c>)
 80015d4:	f003 fd6c 	bl	80050b0 <HAL_UART_Receive_DMA>
 80015d8:	bd08      	pop	{r3, pc}
 80015da:	bf00      	nop
 80015dc:	40010c00 	.word	0x40010c00
 80015e0:	200003c8 	.word	0x200003c8
 80015e4:	20000404 	.word	0x20000404
 80015e8:	200006a4 	.word	0x200006a4

080015ec <pwm_setSpeed>:
void pwm_dutyLimits(pwmControl_t *driver, uint16_t minDuty, uint16_t maxDuty) {
	driver->minDuty = minDuty;
	driver->maxDuty = maxDuty;
}

void pwm_setSpeed(pwmControl_t *driver, int32_t duty) {
 80015ec:	b510      	push	{r4, lr}
 80015ee:	4604      	mov	r4, r0
	if (!duty) {
 80015f0:	b951      	cbnz	r1, 8001608 <pwm_setSpeed+0x1c>
		driver->_duty = 0;
 80015f2:	2300      	movs	r3, #0
 80015f4:	6083      	str	r3, [r0, #8]
		driver->dir = 0;
 80015f6:	7503      	strb	r3, [r0, #20]
			HAL_GPIO_WritePin(driver->dir1_Port, driver->dir1_Pin, 0);
			driver->dir = -1;
		}
	}

	switch (driver->timerChannel) {
 80015f8:	7d63      	ldrb	r3, [r4, #21]
 80015fa:	3b01      	subs	r3, #1
 80015fc:	2b03      	cmp	r3, #3
 80015fe:	d826      	bhi.n	800164e <pwm_setSpeed+0x62>
 8001600:	e8df f003 	tbb	[pc, r3]
 8001604:	302b2621 	.word	0x302b2621
 8001608:	460a      	mov	r2, r1
		driver->_duty = constrain(ABS(duty), driver->minDuty, driver->maxDuty);
 800160a:	ea81 71e1 	eor.w	r1, r1, r1, asr #31
 800160e:	eba1 71e2 	sub.w	r1, r1, r2, asr #31
 8001612:	8a43      	ldrh	r3, [r0, #18]
 8001614:	4299      	cmp	r1, r3
 8001616:	db03      	blt.n	8001620 <pwm_setSpeed+0x34>
 8001618:	8a03      	ldrh	r3, [r0, #16]
 800161a:	428b      	cmp	r3, r1
 800161c:	bfa8      	it	ge
 800161e:	460b      	movge	r3, r1
 8001620:	60a3      	str	r3, [r4, #8]
		if (duty > 0) {
 8001622:	2a00      	cmp	r2, #0
 8001624:	dd07      	ble.n	8001636 <pwm_setSpeed+0x4a>
			HAL_GPIO_WritePin(driver->dir1_Port, driver->dir1_Pin, 1);
 8001626:	2201      	movs	r2, #1
 8001628:	89a1      	ldrh	r1, [r4, #12]
 800162a:	6860      	ldr	r0, [r4, #4]
 800162c:	f001 fced 	bl	800300a <HAL_GPIO_WritePin>
			driver->dir = 1;
 8001630:	2301      	movs	r3, #1
 8001632:	7523      	strb	r3, [r4, #20]
 8001634:	e7e0      	b.n	80015f8 <pwm_setSpeed+0xc>
			HAL_GPIO_WritePin(driver->dir1_Port, driver->dir1_Pin, 0);
 8001636:	2200      	movs	r2, #0
 8001638:	89a1      	ldrh	r1, [r4, #12]
 800163a:	6860      	ldr	r0, [r4, #4]
 800163c:	f001 fce5 	bl	800300a <HAL_GPIO_WritePin>
			driver->dir = -1;
 8001640:	23ff      	movs	r3, #255	@ 0xff
 8001642:	7523      	strb	r3, [r4, #20]
 8001644:	e7d8      	b.n	80015f8 <pwm_setSpeed+0xc>
	case 1:
		driver->htim->Instance->CCR1 = driver->_duty;
 8001646:	6823      	ldr	r3, [r4, #0]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	68a2      	ldr	r2, [r4, #8]
 800164c:	635a      	str	r2, [r3, #52]	@ 0x34
		driver->htim->Instance->CCR4 = driver->_duty;
		break;
	default:
		break;
	}
}
 800164e:	bd10      	pop	{r4, pc}
		driver->htim->Instance->CCR2 = driver->_duty;
 8001650:	6823      	ldr	r3, [r4, #0]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	68a2      	ldr	r2, [r4, #8]
 8001656:	639a      	str	r2, [r3, #56]	@ 0x38
		break;
 8001658:	e7f9      	b.n	800164e <pwm_setSpeed+0x62>
		driver->htim->Instance->CCR3 = driver->_duty;
 800165a:	6823      	ldr	r3, [r4, #0]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	68a2      	ldr	r2, [r4, #8]
 8001660:	63da      	str	r2, [r3, #60]	@ 0x3c
		break;
 8001662:	e7f4      	b.n	800164e <pwm_setSpeed+0x62>
		driver->htim->Instance->CCR4 = driver->_duty;
 8001664:	6823      	ldr	r3, [r4, #0]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	68a2      	ldr	r2, [r4, #8]
 800166a:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800166c:	e7ef      	b.n	800164e <pwm_setSpeed+0x62>
	...

08001670 <servo_periph_init>:
#include "servo_init.h"

// servo_iq18_t servo1_g, servo2_g;

void servo_periph_init()
{
 8001670:	b510      	push	{r4, lr}
    // Init timers

    // TIM1&2 for encoders
    MX_TIM1_Init();
 8001672:	f000 fbdb 	bl	8001e2c <MX_TIM1_Init>
    MX_TIM2_Init();
 8001676:	f000 fc0f 	bl	8001e98 <MX_TIM2_Init>

    // TIM3&4 for periodical tasks
    MX_TIM3_Init(); // PWM as well
 800167a:	f000 fd71 	bl	8002160 <MX_TIM3_Init>

    // Init & calibrate ADC
    MX_ADC1_Init();
 800167e:	f7fe fedb 	bl	8000438 <MX_ADC1_Init>
    HAL_ADCEx_Calibration_Start(&hadc1);
 8001682:	4815      	ldr	r0, [pc, #84]	@ (80016d8 <servo_periph_init+0x68>)
 8001684:	f001 f91e 	bl	80028c4 <HAL_ADCEx_Calibration_Start>

    // Start timers

    // Clear CNT and start timers 1&2 in encoder mode
    __HAL_TIM_CLEAR_IT(&htim1, TIM_IT_UPDATE);
 8001688:	4814      	ldr	r0, [pc, #80]	@ (80016dc <servo_periph_init+0x6c>)
 800168a:	6803      	ldr	r3, [r0, #0]
 800168c:	f06f 0401 	mvn.w	r4, #1
 8001690:	611c      	str	r4, [r3, #16]
    HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8001692:	213c      	movs	r1, #60	@ 0x3c
 8001694:	f003 f870 	bl	8004778 <HAL_TIM_Encoder_Start>
    __HAL_TIM_CLEAR_IT(&htim2, TIM_IT_UPDATE);
 8001698:	4811      	ldr	r0, [pc, #68]	@ (80016e0 <servo_periph_init+0x70>)
 800169a:	6803      	ldr	r3, [r0, #0]
 800169c:	611c      	str	r4, [r3, #16]
    HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 800169e:	213c      	movs	r1, #60	@ 0x3c
 80016a0:	f003 f86a 	bl	8004778 <HAL_TIM_Encoder_Start>

    // Start TIM3 in PWM mode and also turn on interrupts
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80016a4:	4c0f      	ldr	r4, [pc, #60]	@ (80016e4 <servo_periph_init+0x74>)
 80016a6:	2100      	movs	r1, #0
 80016a8:	4620      	mov	r0, r4
 80016aa:	f002 ff53 	bl	8004554 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80016ae:	2104      	movs	r1, #4
 80016b0:	4620      	mov	r0, r4
 80016b2:	f002 ff4f 	bl	8004554 <HAL_TIM_PWM_Start>
    HAL_TIM_Base_Start_IT(&htim3);
 80016b6:	4620      	mov	r0, r4
 80016b8:	f002 fc30 	bl	8003f1c <HAL_TIM_Base_Start_IT>

    
    HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_3);
 80016bc:	4c0a      	ldr	r4, [pc, #40]	@ (80016e8 <servo_periph_init+0x78>)
 80016be:	2108      	movs	r1, #8
 80016c0:	4620      	mov	r0, r4
 80016c2:	f002 ffb5 	bl	8004630 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_4);
 80016c6:	210c      	movs	r1, #12
 80016c8:	4620      	mov	r0, r4
 80016ca:	f002 ffb1 	bl	8004630 <HAL_TIM_IC_Start_IT>
    HAL_TIM_Base_Start_IT(&htim4);
 80016ce:	4620      	mov	r0, r4
 80016d0:	f002 fc24 	bl	8003f1c <HAL_TIM_Base_Start_IT>
}
 80016d4:	bd10      	pop	{r4, pc}
 80016d6:	bf00      	nop
 80016d8:	2000010c 	.word	0x2000010c
 80016dc:	200005d4 	.word	0x200005d4
 80016e0:	2000058c 	.word	0x2000058c
 80016e4:	20000544 	.word	0x20000544
 80016e8:	200004fc 	.word	0x200004fc

080016ec <servo_init>:

void servo_init()
{
 80016ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80016f0:	b085      	sub	sp, #20
    // Init servo1
    if (SERVO1_ENABLE)
    {
        servo_iq18_base_init(&servo1_g, Triple, MT_VELOCITY, MT_GEAR_RATIO, SERVO1_REVERSE);
 80016f2:	4d43      	ldr	r5, [pc, #268]	@ (8001800 <servo_init+0x114>)
 80016f4:	f04f 0801 	mov.w	r8, #1
 80016f8:	f8cd 8000 	str.w	r8, [sp]
 80016fc:	4b41      	ldr	r3, [pc, #260]	@ (8001804 <servo_init+0x118>)
 80016fe:	4a42      	ldr	r2, [pc, #264]	@ (8001808 <servo_init+0x11c>)
 8001700:	2102      	movs	r1, #2
 8001702:	4628      	mov	r0, r5
 8001704:	f000 f8a2 	bl	800184c <servo_iq18_base_init>
        servo_iq18_encoder_init(&servo1_g, &htim1, ENC_TPR, SERVO1_ENC_REVERSE);
 8001708:	2300      	movs	r3, #0
 800170a:	222c      	movs	r2, #44	@ 0x2c
 800170c:	493f      	ldr	r1, [pc, #252]	@ (800180c <servo_init+0x120>)
 800170e:	4628      	mov	r0, r5
 8001710:	f000 f8ca 	bl	80018a8 <servo_iq18_encoder_init>

        servo_iq18_driver_init(&servo1_g, &htim3, 1, DIR1_1_GPIO_Port, DIR1_1_Pin, 0, 1000);
 8001714:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001718:	9302      	str	r3, [sp, #8]
 800171a:	2200      	movs	r2, #0
 800171c:	9201      	str	r2, [sp, #4]
 800171e:	2702      	movs	r7, #2
 8001720:	9700      	str	r7, [sp, #0]
 8001722:	4b3b      	ldr	r3, [pc, #236]	@ (8001810 <servo_init+0x124>)
 8001724:	4642      	mov	r2, r8
 8001726:	493b      	ldr	r1, [pc, #236]	@ (8001814 <servo_init+0x128>)
 8001728:	4628      	mov	r0, r5
 800172a:	f000 f8d3 	bl	80018d4 <servo_iq18_driver_init>

        servo_iq18_position_init(&servo1_g, ANG_KP, ANG_KI, ANG_KD, ANG_DT, ANG_KB);
 800172e:	2400      	movs	r4, #0
 8001730:	9401      	str	r4, [sp, #4]
 8001732:	4e39      	ldr	r6, [pc, #228]	@ (8001818 <servo_init+0x12c>)
 8001734:	9600      	str	r6, [sp, #0]
 8001736:	4623      	mov	r3, r4
 8001738:	4622      	mov	r2, r4
 800173a:	4938      	ldr	r1, [pc, #224]	@ (800181c <servo_init+0x130>)
 800173c:	4628      	mov	r0, r5
 800173e:	f000 f8fb 	bl	8001938 <servo_iq18_position_init>
        servo_iq18_velocity_init(&servo1_g, VEL_KP, VEL_KI,
 8001742:	f8df b0dc 	ldr.w	fp, [pc, #220]	@ 8001820 <servo_init+0x134>
 8001746:	f8cd b004 	str.w	fp, [sp, #4]
 800174a:	9600      	str	r6, [sp, #0]
 800174c:	4623      	mov	r3, r4
 800174e:	4a35      	ldr	r2, [pc, #212]	@ (8001824 <servo_init+0x138>)
 8001750:	4935      	ldr	r1, [pc, #212]	@ (8001828 <servo_init+0x13c>)
 8001752:	4628      	mov	r0, r5
 8001754:	f000 f91d 	bl	8001992 <servo_iq18_velocity_init>
                                 VEL_KD, VEL_DT, VEL_KB);
        servo_iq18_current_init(&servo1_g, CUR_LIMIT, CUR_KP, CUR_KI, CUR_KD,
 8001758:	f8df a0d0 	ldr.w	sl, [pc, #208]	@ 800182c <servo_init+0x140>
 800175c:	f8cd a008 	str.w	sl, [sp, #8]
 8001760:	f8df 90cc 	ldr.w	r9, [pc, #204]	@ 8001830 <servo_init+0x144>
 8001764:	f8cd 9004 	str.w	r9, [sp, #4]
 8001768:	9400      	str	r4, [sp, #0]
 800176a:	4b32      	ldr	r3, [pc, #200]	@ (8001834 <servo_init+0x148>)
 800176c:	4a32      	ldr	r2, [pc, #200]	@ (8001838 <servo_init+0x14c>)
 800176e:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001772:	4628      	mov	r0, r5
 8001774:	f000 f93d 	bl	80019f2 <servo_iq18_current_init>
                                CUR_DT, CUR_KB);
        servo_iq18_setPositionTolerance(&servo1_g, ANG_TOLERANCE);
 8001778:	4930      	ldr	r1, [pc, #192]	@ (800183c <servo_init+0x150>)
 800177a:	4628      	mov	r0, r5
 800177c:	f000 f983 	bl	8001a86 <servo_iq18_setPositionTolerance>
    }

    // Init servo2
    if (SERVO2_ENABLE)
    {
        servo_iq18_base_init(&servo2_g, Triple, MT_VELOCITY, MT_GEAR_RATIO, SERVO2_REVERSE);
 8001780:	4d2f      	ldr	r5, [pc, #188]	@ (8001840 <servo_init+0x154>)
 8001782:	f8cd 8000 	str.w	r8, [sp]
 8001786:	4b1f      	ldr	r3, [pc, #124]	@ (8001804 <servo_init+0x118>)
 8001788:	4a1f      	ldr	r2, [pc, #124]	@ (8001808 <servo_init+0x11c>)
 800178a:	4639      	mov	r1, r7
 800178c:	4628      	mov	r0, r5
 800178e:	f000 f85d 	bl	800184c <servo_iq18_base_init>
        servo_iq18_encoder_init(&servo2_g, &htim2, ENC_TPR, SERVO2_ENC_REVERSE);
 8001792:	4643      	mov	r3, r8
 8001794:	222c      	movs	r2, #44	@ 0x2c
 8001796:	492b      	ldr	r1, [pc, #172]	@ (8001844 <servo_init+0x158>)
 8001798:	4628      	mov	r0, r5
 800179a:	f000 f885 	bl	80018a8 <servo_iq18_encoder_init>

        servo_iq18_driver_init(&servo2_g, &htim3, 2, DIR2_1_GPIO_Port, DIR2_1_Pin, 0, 1000);
 800179e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80017a2:	9302      	str	r3, [sp, #8]
 80017a4:	2200      	movs	r2, #0
 80017a6:	9201      	str	r2, [sp, #4]
 80017a8:	9700      	str	r7, [sp, #0]
 80017aa:	4b27      	ldr	r3, [pc, #156]	@ (8001848 <servo_init+0x15c>)
 80017ac:	463a      	mov	r2, r7
 80017ae:	4919      	ldr	r1, [pc, #100]	@ (8001814 <servo_init+0x128>)
 80017b0:	4628      	mov	r0, r5
 80017b2:	f000 f88f 	bl	80018d4 <servo_iq18_driver_init>

        servo_iq18_position_init(&servo2_g, ANG_KP, ANG_KI, ANG_KD, ANG_DT, ANG_KB);
 80017b6:	9401      	str	r4, [sp, #4]
 80017b8:	9600      	str	r6, [sp, #0]
 80017ba:	4623      	mov	r3, r4
 80017bc:	4622      	mov	r2, r4
 80017be:	4917      	ldr	r1, [pc, #92]	@ (800181c <servo_init+0x130>)
 80017c0:	4628      	mov	r0, r5
 80017c2:	f000 f8b9 	bl	8001938 <servo_iq18_position_init>
        servo_iq18_velocity_init(&servo2_g, VEL_KP, VEL_KI,
 80017c6:	f8cd b004 	str.w	fp, [sp, #4]
 80017ca:	9600      	str	r6, [sp, #0]
 80017cc:	4623      	mov	r3, r4
 80017ce:	4a15      	ldr	r2, [pc, #84]	@ (8001824 <servo_init+0x138>)
 80017d0:	4915      	ldr	r1, [pc, #84]	@ (8001828 <servo_init+0x13c>)
 80017d2:	4628      	mov	r0, r5
 80017d4:	f000 f8dd 	bl	8001992 <servo_iq18_velocity_init>
                                 VEL_KD, VEL_DT, VEL_KB);
        servo_iq18_current_init(&servo2_g, CUR_LIMIT, CUR_KP, CUR_KI, CUR_KD,
 80017d8:	f8cd a008 	str.w	sl, [sp, #8]
 80017dc:	f8cd 9004 	str.w	r9, [sp, #4]
 80017e0:	9400      	str	r4, [sp, #0]
 80017e2:	4b14      	ldr	r3, [pc, #80]	@ (8001834 <servo_init+0x148>)
 80017e4:	4a14      	ldr	r2, [pc, #80]	@ (8001838 <servo_init+0x14c>)
 80017e6:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80017ea:	4628      	mov	r0, r5
 80017ec:	f000 f901 	bl	80019f2 <servo_iq18_current_init>
                                CUR_DT, CUR_KB);
        servo_iq18_setPositionTolerance(&servo2_g, ANG_TOLERANCE);
 80017f0:	4912      	ldr	r1, [pc, #72]	@ (800183c <servo_init+0x150>)
 80017f2:	4628      	mov	r0, r5
 80017f4:	f000 f947 	bl	8001a86 <servo_iq18_setPositionTolerance>
    }
 80017f8:	b005      	add	sp, #20
 80017fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80017fe:	bf00      	nop
 8001800:	200002b0 	.word	0x200002b0
 8001804:	41aa6666 	.word	0x41aa6666
 8001808:	44852000 	.word	0x44852000
 800180c:	200005d4 	.word	0x200005d4
 8001810:	40010c00 	.word	0x40010c00
 8001814:	20000544 	.word	0x20000544
 8001818:	3b83126f 	.word	0x3b83126f
 800181c:	4064dd2f 	.word	0x4064dd2f
 8001820:	3f126e98 	.word	0x3f126e98
 8001824:	3e428f5c 	.word	0x3e428f5c
 8001828:	3d6a5f85 	.word	0x3d6a5f85
 800182c:	44a2472b 	.word	0x44a2472b
 8001830:	386903ba 	.word	0x386903ba
 8001834:	44e15b12 	.word	0x44e15b12
 8001838:	40bfd639 	.word	0x40bfd639
 800183c:	3ca3d70a 	.word	0x3ca3d70a
 8001840:	20000198 	.word	0x20000198
 8001844:	2000058c 	.word	0x2000058c
 8001848:	40010800 	.word	0x40010800

0800184c <servo_iq18_base_init>:
 *      Author: zhmis
 */
#include "servo_iq18.h"

void servo_iq18_base_init(servo_iq18_t *servo, enum loops servoLoops,
		float motorSpeed, float gearRatio, uint8_t reverse) {
 800184c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001850:	4604      	mov	r4, r0
 8001852:	460d      	mov	r5, r1
 8001854:	4617      	mov	r7, r2
 8001856:	461e      	mov	r6, r3
 8001858:	f89d 8018 	ldrb.w	r8, [sp, #24]
	servo->controllerLoops = servoLoops;
 800185c:	f880 1114 	strb.w	r1, [r0, #276]	@ 0x114
	servo->encoder.gearRatio = _IQ18(gearRatio);
 8001860:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 8001864:	4618      	mov	r0, r3
 8001866:	f7fe fc51 	bl	800010c <__aeabi_fmul>
 800186a:	f7fe fd9f 	bl	80003ac <__aeabi_f2iz>
 800186e:	6220      	str	r0, [r4, #32]
	if (reverse) {
 8001870:	f1b8 0f00 	cmp.w	r8, #0
 8001874:	d014      	beq.n	80018a0 <servo_iq18_base_init+0x54>
		servo->reverseFlag = -1;
 8001876:	23ff      	movs	r3, #255	@ 0xff
 8001878:	f884 3110 	strb.w	r3, [r4, #272]	@ 0x110
	} else {
		servo->reverseFlag = 1;
	}
	servo->maxShaftSpeed = _IQ18(motorSpeed / gearRatio);
 800187c:	4631      	mov	r1, r6
 800187e:	4638      	mov	r0, r7
 8001880:	f7fe fcf8 	bl	8000274 <__aeabi_fdiv>
 8001884:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 8001888:	f7fe fc40 	bl	800010c <__aeabi_fmul>
 800188c:	f7fe fd8e 	bl	80003ac <__aeabi_f2iz>
 8001890:	f8c4 0108 	str.w	r0, [r4, #264]	@ 0x108

	if (servoLoops != Single) {
 8001894:	b115      	cbz	r5, 800189c <servo_iq18_base_init+0x50>
		servo->pid_position.lowerLimit = -servo->maxShaftSpeed;
 8001896:	4243      	negs	r3, r0
 8001898:	65e3      	str	r3, [r4, #92]	@ 0x5c
		servo->pid_position.upperLimit = servo->maxShaftSpeed;
 800189a:	65a0      	str	r0, [r4, #88]	@ 0x58
	}
}
 800189c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		servo->reverseFlag = 1;
 80018a0:	2301      	movs	r3, #1
 80018a2:	f884 3110 	strb.w	r3, [r4, #272]	@ 0x110
 80018a6:	e7e9      	b.n	800187c <servo_iq18_base_init+0x30>

080018a8 <servo_iq18_encoder_init>:

void servo_iq18_encoder_init(servo_iq18_t *servo, TIM_HandleTypeDef *htim,
		uint16_t CPR, uint8_t encoder_is_reversed) {
 80018a8:	b538      	push	{r3, r4, r5, lr}
 80018aa:	4604      	mov	r4, r0
 80018ac:	461d      	mov	r5, r3
	servo->encoder.htim = htim;
 80018ae:	6001      	str	r1, [r0, #0]
	servo->encoder.countsPerRevolution = CPR;
 80018b0:	8542      	strh	r2, [r0, #42]	@ 0x2a
	initEMA_iq18(&servo->encoder.filter, VEL_EMA, 0);
 80018b2:	2200      	movs	r2, #0
 80018b4:	4906      	ldr	r1, [pc, #24]	@ (80018d0 <servo_iq18_encoder_init+0x28>)
 80018b6:	3004      	adds	r0, #4
 80018b8:	f7ff f80d 	bl	80008d6 <initEMA_iq18>
	if(!encoder_is_reversed){
 80018bc:	b91d      	cbnz	r5, 80018c6 <servo_iq18_encoder_init+0x1e>
		servo->encoder.reverse_flag = 1;
 80018be:	2301      	movs	r3, #1
 80018c0:	f884 302c 	strb.w	r3, [r4, #44]	@ 0x2c
	}else{
		servo->encoder.reverse_flag = -1;
	}
}
 80018c4:	bd38      	pop	{r3, r4, r5, pc}
		servo->encoder.reverse_flag = -1;
 80018c6:	23ff      	movs	r3, #255	@ 0xff
 80018c8:	f884 302c 	strb.w	r3, [r4, #44]	@ 0x2c
}
 80018cc:	e7fa      	b.n	80018c4 <servo_iq18_encoder_init+0x1c>
 80018ce:	bf00      	nop
 80018d0:	3ecccccd 	.word	0x3ecccccd

080018d4 <servo_iq18_driver_init>:

void servo_iq18_driver_init(servo_iq18_t *servo, TIM_HandleTypeDef *htim,
		uint8_t timerChannel, GPIO_TypeDef *dir1_Port, uint32_t dir1_Pin, uint16_t minDuty,
		uint16_t maxDuty) {
	servo->driver.htim = htim;
 80018d4:	f8c0 10e4 	str.w	r1, [r0, #228]	@ 0xe4
	servo->driver.timerChannel = timerChannel;
 80018d8:	f880 20f9 	strb.w	r2, [r0, #249]	@ 0xf9
	servo->driver.dir1_Port = dir1_Port;
 80018dc:	f8c0 30e8 	str.w	r3, [r0, #232]	@ 0xe8
	servo->driver.dir1_Pin = dir1_Pin;
 80018e0:	9b00      	ldr	r3, [sp, #0]
 80018e2:	f8c0 30f0 	str.w	r3, [r0, #240]	@ 0xf0

	servo->driver.minDuty = minDuty;
 80018e6:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 80018ea:	f8a0 30f6 	strh.w	r3, [r0, #246]	@ 0xf6
	servo->driver.maxDuty = maxDuty;
 80018ee:	f8bd 3008 	ldrh.w	r3, [sp, #8]
 80018f2:	f8a0 30f4 	strh.w	r3, [r0, #244]	@ 0xf4

	switch (servo->controllerLoops) {
 80018f6:	f890 3114 	ldrb.w	r3, [r0, #276]	@ 0x114
 80018fa:	2b01      	cmp	r3, #1
 80018fc:	d009      	beq.n	8001912 <servo_iq18_driver_init+0x3e>
 80018fe:	2b02      	cmp	r3, #2
 8001900:	d00f      	beq.n	8001922 <servo_iq18_driver_init+0x4e>
 8001902:	b9ab      	cbnz	r3, 8001930 <servo_iq18_driver_init+0x5c>
	case Single:
		servo->pid_position.lowerLimit = _IQ18(-1);
 8001904:	f5a3 2380 	sub.w	r3, r3, #262144	@ 0x40000
 8001908:	65c3      	str	r3, [r0, #92]	@ 0x5c
		servo->pid_position.upperLimit = _IQ18(1);
 800190a:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800190e:	6583      	str	r3, [r0, #88]	@ 0x58
		break;
 8001910:	4770      	bx	lr
	case Double:
		servo->pid_velocity.lowerLimit = _IQ18(-1);
 8001912:	4b08      	ldr	r3, [pc, #32]	@ (8001934 <servo_iq18_driver_init+0x60>)
 8001914:	f8c0 3098 	str.w	r3, [r0, #152]	@ 0x98
		servo->pid_velocity.upperLimit = _IQ18(1);
 8001918:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800191c:	f8c0 3094 	str.w	r3, [r0, #148]	@ 0x94
		break;
 8001920:	4770      	bx	lr
	case Triple:
		servo->pid_current.lowerLimit = _IQ18(-1);
 8001922:	4b04      	ldr	r3, [pc, #16]	@ (8001934 <servo_iq18_driver_init+0x60>)
 8001924:	f8c0 30d4 	str.w	r3, [r0, #212]	@ 0xd4
		servo->pid_current.upperLimit = _IQ18(1);
 8001928:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800192c:	f8c0 30d0 	str.w	r3, [r0, #208]	@ 0xd0
		break;
	default:
		break;
	}
}
 8001930:	4770      	bx	lr
 8001932:	bf00      	nop
 8001934:	fffc0000 	.word	0xfffc0000

08001938 <servo_iq18_position_init>:

void servo_iq18_position_init(servo_iq18_t *servo, float kp, float ki, float kd,
		float dt, float kb) {
 8001938:	b570      	push	{r4, r5, r6, lr}
 800193a:	4604      	mov	r4, r0
 800193c:	4608      	mov	r0, r1
 800193e:	4616      	mov	r6, r2
 8001940:	461d      	mov	r5, r3
	servo->pid_position.kp = _IQ18(kp);
 8001942:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 8001946:	f7fe fbe1 	bl	800010c <__aeabi_fmul>
 800194a:	f7fe fd2f 	bl	80003ac <__aeabi_f2iz>
 800194e:	6360      	str	r0, [r4, #52]	@ 0x34
	servo->pid_position.ki = _IQ18(ki);
 8001950:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 8001954:	4630      	mov	r0, r6
 8001956:	f7fe fbd9 	bl	800010c <__aeabi_fmul>
 800195a:	f7fe fd27 	bl	80003ac <__aeabi_f2iz>
 800195e:	63a0      	str	r0, [r4, #56]	@ 0x38
	servo->pid_position.kd = _IQ18(kd);
 8001960:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 8001964:	4628      	mov	r0, r5
 8001966:	f7fe fbd1 	bl	800010c <__aeabi_fmul>
 800196a:	f7fe fd1f 	bl	80003ac <__aeabi_f2iz>
 800196e:	63e0      	str	r0, [r4, #60]	@ 0x3c
	servo->pid_position.dt = _IQ18(dt);
 8001970:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 8001974:	9804      	ldr	r0, [sp, #16]
 8001976:	f7fe fbc9 	bl	800010c <__aeabi_fmul>
 800197a:	f7fe fd17 	bl	80003ac <__aeabi_f2iz>
 800197e:	6560      	str	r0, [r4, #84]	@ 0x54
	servo->pid_position.kb = _IQ18(kb);
 8001980:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 8001984:	9805      	ldr	r0, [sp, #20]
 8001986:	f7fe fbc1 	bl	800010c <__aeabi_fmul>
 800198a:	f7fe fd0f 	bl	80003ac <__aeabi_f2iz>
 800198e:	6420      	str	r0, [r4, #64]	@ 0x40
}
 8001990:	bd70      	pop	{r4, r5, r6, pc}

08001992 <servo_iq18_velocity_init>:

void servo_iq18_velocity_init(servo_iq18_t *servo, float kp, float ki, float kd,
		float dt, float kb) {
 8001992:	b570      	push	{r4, r5, r6, lr}
 8001994:	4604      	mov	r4, r0
 8001996:	4608      	mov	r0, r1
 8001998:	4616      	mov	r6, r2
 800199a:	461d      	mov	r5, r3
	servo->pid_velocity.kp = _IQ18(kp);
 800199c:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 80019a0:	f7fe fbb4 	bl	800010c <__aeabi_fmul>
 80019a4:	f7fe fd02 	bl	80003ac <__aeabi_f2iz>
 80019a8:	6720      	str	r0, [r4, #112]	@ 0x70
	servo->pid_velocity.ki = _IQ18(ki);
 80019aa:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 80019ae:	4630      	mov	r0, r6
 80019b0:	f7fe fbac 	bl	800010c <__aeabi_fmul>
 80019b4:	f7fe fcfa 	bl	80003ac <__aeabi_f2iz>
 80019b8:	6760      	str	r0, [r4, #116]	@ 0x74
	servo->pid_velocity.kd = _IQ18(kd);
 80019ba:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 80019be:	4628      	mov	r0, r5
 80019c0:	f7fe fba4 	bl	800010c <__aeabi_fmul>
 80019c4:	f7fe fcf2 	bl	80003ac <__aeabi_f2iz>
 80019c8:	67a0      	str	r0, [r4, #120]	@ 0x78
	servo->pid_velocity.dt = _IQ18(dt);
 80019ca:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 80019ce:	9804      	ldr	r0, [sp, #16]
 80019d0:	f7fe fb9c 	bl	800010c <__aeabi_fmul>
 80019d4:	f7fe fcea 	bl	80003ac <__aeabi_f2iz>
 80019d8:	4605      	mov	r5, r0
 80019da:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
	servo->pid_velocity.kb = _IQ18(kb);
 80019de:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 80019e2:	9805      	ldr	r0, [sp, #20]
 80019e4:	f7fe fb92 	bl	800010c <__aeabi_fmul>
 80019e8:	f7fe fce0 	bl	80003ac <__aeabi_f2iz>
 80019ec:	67e0      	str	r0, [r4, #124]	@ 0x7c
	servo->encoder.dt = _IQ18(dt);
 80019ee:	61e5      	str	r5, [r4, #28]
}
 80019f0:	bd70      	pop	{r4, r5, r6, pc}

080019f2 <servo_iq18_current_init>:

void servo_iq18_current_init(servo_iq18_t *servo, float ratedCurrent, float kp,
		float ki, float kd, float dt, float kb) {
 80019f2:	b570      	push	{r4, r5, r6, lr}
 80019f4:	4604      	mov	r4, r0
 80019f6:	460d      	mov	r5, r1
 80019f8:	461e      	mov	r6, r3
	servo->pid_current.kp = _IQ18(kp);
 80019fa:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 80019fe:	4610      	mov	r0, r2
 8001a00:	f7fe fb84 	bl	800010c <__aeabi_fmul>
 8001a04:	f7fe fcd2 	bl	80003ac <__aeabi_f2iz>
 8001a08:	f8c4 00ac 	str.w	r0, [r4, #172]	@ 0xac
	servo->pid_current.ki = _IQ18(ki);
 8001a0c:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 8001a10:	4630      	mov	r0, r6
 8001a12:	f7fe fb7b 	bl	800010c <__aeabi_fmul>
 8001a16:	f7fe fcc9 	bl	80003ac <__aeabi_f2iz>
 8001a1a:	f8c4 00b0 	str.w	r0, [r4, #176]	@ 0xb0
	servo->pid_current.kd = _IQ18(kd);
 8001a1e:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 8001a22:	9804      	ldr	r0, [sp, #16]
 8001a24:	f7fe fb72 	bl	800010c <__aeabi_fmul>
 8001a28:	f7fe fcc0 	bl	80003ac <__aeabi_f2iz>
 8001a2c:	f8c4 00b4 	str.w	r0, [r4, #180]	@ 0xb4
	servo->pid_current.dt = _IQ18(dt);
 8001a30:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 8001a34:	9805      	ldr	r0, [sp, #20]
 8001a36:	f7fe fb69 	bl	800010c <__aeabi_fmul>
 8001a3a:	f7fe fcb7 	bl	80003ac <__aeabi_f2iz>
 8001a3e:	f8c4 00cc 	str.w	r0, [r4, #204]	@ 0xcc
	servo->pid_current.kb = _IQ18(kb);
 8001a42:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 8001a46:	9806      	ldr	r0, [sp, #24]
 8001a48:	f7fe fb60 	bl	800010c <__aeabi_fmul>
 8001a4c:	f7fe fcae 	bl	80003ac <__aeabi_f2iz>
 8001a50:	f8c4 00b8 	str.w	r0, [r4, #184]	@ 0xb8
	servo->maxCurrent = _IQ18(ratedCurrent);
 8001a54:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 8001a58:	4628      	mov	r0, r5
 8001a5a:	f7fe fb57 	bl	800010c <__aeabi_fmul>
 8001a5e:	4606      	mov	r6, r0
 8001a60:	f7fe fca4 	bl	80003ac <__aeabi_f2iz>
 8001a64:	f8c4 010c 	str.w	r0, [r4, #268]	@ 0x10c
	if (servo->controllerLoops == Triple) {
 8001a68:	f894 3114 	ldrb.w	r3, [r4, #276]	@ 0x114
 8001a6c:	2b02      	cmp	r3, #2
 8001a6e:	d000      	beq.n	8001a72 <servo_iq18_current_init+0x80>
		servo->pid_velocity.lowerLimit = _IQ18(-ratedCurrent);
		servo->pid_velocity.upperLimit = _IQ18(ratedCurrent);
	}
}
 8001a70:	bd70      	pop	{r4, r5, r6, pc}
 8001a72:	4605      	mov	r5, r0
		servo->pid_velocity.lowerLimit = _IQ18(-ratedCurrent);
 8001a74:	f106 4000 	add.w	r0, r6, #2147483648	@ 0x80000000
 8001a78:	f7fe fc98 	bl	80003ac <__aeabi_f2iz>
 8001a7c:	f8c4 0098 	str.w	r0, [r4, #152]	@ 0x98
		servo->pid_velocity.upperLimit = _IQ18(ratedCurrent);
 8001a80:	f8c4 5094 	str.w	r5, [r4, #148]	@ 0x94
}
 8001a84:	e7f4      	b.n	8001a70 <servo_iq18_current_init+0x7e>

08001a86 <servo_iq18_setPositionTolerance>:

void servo_iq18_setPositionTolerance(servo_iq18_t *servo, float tolerance) {
 8001a86:	b510      	push	{r4, lr}
 8001a88:	4604      	mov	r4, r0
 8001a8a:	4608      	mov	r0, r1
	servo->pid_position.toleranceBand = _IQ18(tolerance);
 8001a8c:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 8001a90:	f7fe fb3c 	bl	800010c <__aeabi_fmul>
 8001a94:	f7fe fc8a 	bl	80003ac <__aeabi_f2iz>
 8001a98:	6460      	str	r0, [r4, #68]	@ 0x44
}
 8001a9a:	bd10      	pop	{r4, pc}

08001a9c <servo_iq18_velocityLoop>:
		break;
	}
	}
}

void servo_iq18_velocityLoop(servo_iq18_t *servo) {
 8001a9c:	b538      	push	{r3, r4, r5, lr}
 8001a9e:	4604      	mov	r4, r0
	// encoder_updatePosition_iq18(&servo->encoder);
	// encoder_updateVelocity_qep_iq18(&servo->encoder);
	if (servo->currentMode != Current) {
 8001aa0:	f890 3115 	ldrb.w	r3, [r0, #277]	@ 0x115
 8001aa4:	2b03      	cmp	r3, #3
 8001aa6:	d10e      	bne.n	8001ac6 <servo_iq18_velocityLoop+0x2a>
		pid_iq18_calculate(&servo->pid_velocity, servo->velocitySetpoint,
				encoder_getVelocity_iq18(&servo->encoder));
	}

	switch (servo->controllerLoops) {
 8001aa8:	f894 3114 	ldrb.w	r3, [r4, #276]	@ 0x114
 8001aac:	2b01      	cmp	r3, #1
 8001aae:	d015      	beq.n	8001adc <servo_iq18_velocityLoop+0x40>
 8001ab0:	2b02      	cmp	r3, #2
 8001ab2:	d026      	beq.n	8001b02 <servo_iq18_velocityLoop+0x66>
 8001ab4:	b933      	cbnz	r3, 8001ac4 <servo_iq18_velocityLoop+0x28>
	case Single:
		pid_iq18_reset(&servo->pid_velocity);
 8001ab6:	f104 006c 	add.w	r0, r4, #108	@ 0x6c
 8001aba:	f7ff fb61 	bl	8001180 <pid_iq18_reset>
		servo->velocitySetpoint = 0;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
			pid_iq18_reset(&servo->pid_velocity);
			servo->velocitySetpoint = 0;
		}
		break;
	}
}
 8001ac4:	bd38      	pop	{r3, r4, r5, pc}
		pid_iq18_calculate(&servo->pid_velocity, servo->velocitySetpoint,
 8001ac6:	f8d0 5100 	ldr.w	r5, [r0, #256]	@ 0x100
 8001aca:	f7fe ff74 	bl	80009b6 <encoder_getVelocity_iq18>
 8001ace:	4602      	mov	r2, r0
 8001ad0:	4629      	mov	r1, r5
 8001ad2:	f104 006c 	add.w	r0, r4, #108	@ 0x6c
 8001ad6:	f7ff fb5a 	bl	800118e <pid_iq18_calculate>
 8001ada:	e7e5      	b.n	8001aa8 <servo_iq18_velocityLoop+0xc>
		int32_t duty = (int32_t) (((int64_t) pid_iq18_getOutput(
 8001adc:	f104 006c 	add.w	r0, r4, #108	@ 0x6c
 8001ae0:	f7ff fb95 	bl	800120e <pid_iq18_getOutput>
 8001ae4:	17c2      	asrs	r2, r0, #31
				&servo->pid_velocity) * servo->driver.maxDuty) >> 18);
 8001ae6:	f8b4 30f4 	ldrh.w	r3, [r4, #244]	@ 0xf4
 8001aea:	fba0 0103 	umull	r0, r1, r0, r3
 8001aee:	fb03 1102 	mla	r1, r3, r2, r1
 8001af2:	0c80      	lsrs	r0, r0, #18
		pwm_setSpeed(&servo->driver, duty);
 8001af4:	ea40 3181 	orr.w	r1, r0, r1, lsl #14
 8001af8:	f104 00e4 	add.w	r0, r4, #228	@ 0xe4
 8001afc:	f7ff fd76 	bl	80015ec <pwm_setSpeed>
		break;
 8001b00:	e7e0      	b.n	8001ac4 <servo_iq18_velocityLoop+0x28>
		if (servo->currentMode != Current) {
 8001b02:	f894 3115 	ldrb.w	r3, [r4, #277]	@ 0x115
 8001b06:	2b03      	cmp	r3, #3
 8001b08:	d006      	beq.n	8001b18 <servo_iq18_velocityLoop+0x7c>
			servo->currentSetpoint = pid_iq18_getOutput(&servo->pid_velocity);
 8001b0a:	f104 006c 	add.w	r0, r4, #108	@ 0x6c
 8001b0e:	f7ff fb7e 	bl	800120e <pid_iq18_getOutput>
 8001b12:	f8c4 0104 	str.w	r0, [r4, #260]	@ 0x104
 8001b16:	e7d5      	b.n	8001ac4 <servo_iq18_velocityLoop+0x28>
			pid_iq18_reset(&servo->pid_velocity);
 8001b18:	f104 006c 	add.w	r0, r4, #108	@ 0x6c
 8001b1c:	f7ff fb30 	bl	8001180 <pid_iq18_reset>
			servo->velocitySetpoint = 0;
 8001b20:	2300      	movs	r3, #0
 8001b22:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
}
 8001b26:	e7cd      	b.n	8001ac4 <servo_iq18_velocityLoop+0x28>

08001b28 <servo_iq18_currentLoop>:

void servo_iq18_currentLoop(servo_iq18_t *servo, _iq18 currentFeedback) {
 8001b28:	b538      	push	{r3, r4, r5, lr}
 8001b2a:	4604      	mov	r4, r0
	if (servo->controllerLoops == Triple) {
 8001b2c:	f890 3114 	ldrb.w	r3, [r0, #276]	@ 0x114
 8001b30:	2b02      	cmp	r3, #2
 8001b32:	d006      	beq.n	8001b42 <servo_iq18_currentLoop+0x1a>
				currentFeedback);
		int32_t duty = (int32_t) (((int64_t) pid_iq18_getOutput(
				&servo->pid_current) * servo->driver.maxDuty) >> 18);
		pwm_setSpeed(&servo->driver, duty);
	} else {
		pid_iq18_reset(&servo->pid_current);
 8001b34:	30a8      	adds	r0, #168	@ 0xa8
 8001b36:	f7ff fb23 	bl	8001180 <pid_iq18_reset>
		servo->currentSetpoint = 0;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	f8c4 3104 	str.w	r3, [r4, #260]	@ 0x104
	}
}
 8001b40:	bd38      	pop	{r3, r4, r5, pc}
		pid_iq18_calculate(&servo->pid_current, servo->currentSetpoint,
 8001b42:	f100 05a8 	add.w	r5, r0, #168	@ 0xa8
 8001b46:	460a      	mov	r2, r1
 8001b48:	f8d0 1104 	ldr.w	r1, [r0, #260]	@ 0x104
 8001b4c:	4628      	mov	r0, r5
 8001b4e:	f7ff fb1e 	bl	800118e <pid_iq18_calculate>
		int32_t duty = (int32_t) (((int64_t) pid_iq18_getOutput(
 8001b52:	4628      	mov	r0, r5
 8001b54:	f7ff fb5b 	bl	800120e <pid_iq18_getOutput>
 8001b58:	17c2      	asrs	r2, r0, #31
				&servo->pid_current) * servo->driver.maxDuty) >> 18);
 8001b5a:	f8b4 30f4 	ldrh.w	r3, [r4, #244]	@ 0xf4
 8001b5e:	fba0 0103 	umull	r0, r1, r0, r3
 8001b62:	fb03 1102 	mla	r1, r3, r2, r1
 8001b66:	0c80      	lsrs	r0, r0, #18
		pwm_setSpeed(&servo->driver, duty);
 8001b68:	ea40 3181 	orr.w	r1, r0, r1, lsl #14
 8001b6c:	f104 00e4 	add.w	r0, r4, #228	@ 0xe4
 8001b70:	f7ff fd3c 	bl	80015ec <pwm_setSpeed>
 8001b74:	e7e4      	b.n	8001b40 <servo_iq18_currentLoop+0x18>

08001b76 <servo_iq18_controlPosition>:

void servo_iq18_controlPosition(servo_iq18_t *servo, _iq18 setpoint) {
	servo->currentMode = Position;
 8001b76:	2301      	movs	r3, #1
 8001b78:	f880 3115 	strb.w	r3, [r0, #277]	@ 0x115
	servo->positionSetpoint = setpoint * servo->reverseFlag;
 8001b7c:	f990 3110 	ldrsb.w	r3, [r0, #272]	@ 0x110
 8001b80:	fb01 f303 	mul.w	r3, r1, r3
 8001b84:	f8c0 30fc 	str.w	r3, [r0, #252]	@ 0xfc
}
 8001b88:	4770      	bx	lr

08001b8a <servo_iq18_controlVelocity>:

void servo_iq18_controlVelocity(servo_iq18_t *servo, _iq18 setpoint) {
	if (servo->controllerLoops != Single) {
 8001b8a:	f890 3114 	ldrb.w	r3, [r0, #276]	@ 0x114
 8001b8e:	b183      	cbz	r3, 8001bb2 <servo_iq18_controlVelocity+0x28>
		servo->currentMode = Velocity;
 8001b90:	2302      	movs	r3, #2
 8001b92:	f880 3115 	strb.w	r3, [r0, #277]	@ 0x115
		// _iq18 vel_setp_iq18 = (_iq18)setpoint_q9 << 9;
		servo->velocitySetpoint = _IQsat(setpoint * servo->reverseFlag,
 8001b96:	f990 2110 	ldrsb.w	r2, [r0, #272]	@ 0x110
 8001b9a:	fb01 f202 	mul.w	r2, r1, r2
 8001b9e:	f8d0 3108 	ldr.w	r3, [r0, #264]	@ 0x108
 8001ba2:	429a      	cmp	r2, r3
 8001ba4:	dc03      	bgt.n	8001bae <servo_iq18_controlVelocity+0x24>
 8001ba6:	425b      	negs	r3, r3
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	bfb8      	it	lt
 8001bac:	4613      	movlt	r3, r2
 8001bae:	f8c0 3100 	str.w	r3, [r0, #256]	@ 0x100
				servo->maxShaftSpeed, -servo->maxShaftSpeed);
	}
}
 8001bb2:	4770      	bx	lr

08001bb4 <servo_iq18_controlCurrent>:

void servo_iq18_controlCurrent(servo_iq18_t *servo, _iq18 setpoint) {
	if (servo->controllerLoops == Triple) {
 8001bb4:	f890 3114 	ldrb.w	r3, [r0, #276]	@ 0x114
 8001bb8:	2b02      	cmp	r3, #2
 8001bba:	d000      	beq.n	8001bbe <servo_iq18_controlCurrent+0xa>
		servo->currentMode = Current;
		servo->currentSetpoint = _IQsat(setpoint * servo->reverseFlag,
				servo->maxCurrent, -servo->maxCurrent);
		// servo->currentSetpoint = _IQ18(setpoint);
	}
}
 8001bbc:	4770      	bx	lr
		servo->currentMode = Current;
 8001bbe:	2303      	movs	r3, #3
 8001bc0:	f880 3115 	strb.w	r3, [r0, #277]	@ 0x115
		servo->currentSetpoint = _IQsat(setpoint * servo->reverseFlag,
 8001bc4:	f990 2110 	ldrsb.w	r2, [r0, #272]	@ 0x110
 8001bc8:	fb01 f202 	mul.w	r2, r1, r2
 8001bcc:	f8d0 310c 	ldr.w	r3, [r0, #268]	@ 0x10c
 8001bd0:	429a      	cmp	r2, r3
 8001bd2:	dc03      	bgt.n	8001bdc <servo_iq18_controlCurrent+0x28>
 8001bd4:	425b      	negs	r3, r3
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	bfb8      	it	lt
 8001bda:	4613      	movlt	r3, r2
 8001bdc:	f8c0 3104 	str.w	r3, [r0, #260]	@ 0x104
}
 8001be0:	e7ec      	b.n	8001bbc <servo_iq18_controlCurrent+0x8>

08001be2 <servo_iq18_reset>:

void servo_iq18_reset(servo_iq18_t *servo){
 8001be2:	b510      	push	{r4, lr}
 8001be4:	4604      	mov	r4, r0
	// encoder_reset_iq18(&servo->encoder);
	pid_iq18_reset(&servo->pid_current);
 8001be6:	30a8      	adds	r0, #168	@ 0xa8
 8001be8:	f7ff faca 	bl	8001180 <pid_iq18_reset>
	pid_iq18_reset(&servo->pid_velocity);
 8001bec:	f104 006c 	add.w	r0, r4, #108	@ 0x6c
 8001bf0:	f7ff fac6 	bl	8001180 <pid_iq18_reset>
	pid_iq18_reset(&servo->pid_position);
 8001bf4:	f104 0030 	add.w	r0, r4, #48	@ 0x30
 8001bf8:	f7ff fac2 	bl	8001180 <pid_iq18_reset>
 8001bfc:	bd10      	pop	{r4, pc}
	...

08001c00 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001c00:	b508      	push	{r3, lr}
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001c02:	480f      	ldr	r0, [pc, #60]	@ (8001c40 <MX_SPI1_Init+0x40>)
 8001c04:	4b0f      	ldr	r3, [pc, #60]	@ (8001c44 <MX_SPI1_Init+0x44>)
 8001c06:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001c08:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8001c0c:	6043      	str	r3, [r0, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8001c12:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001c16:	60c2      	str	r2, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c18:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001c1a:	2201      	movs	r2, #1
 8001c1c:	6142      	str	r2, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001c1e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c22:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001c24:	2228      	movs	r2, #40	@ 0x28
 8001c26:	61c2      	str	r2, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c28:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c2a:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c2c:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001c2e:	230a      	movs	r3, #10
 8001c30:	62c3      	str	r3, [r0, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001c32:	f001 fe93 	bl	800395c <HAL_SPI_Init>
 8001c36:	b900      	cbnz	r0, 8001c3a <MX_SPI1_Init+0x3a>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001c38:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001c3a:	f7ff f95d 	bl	8000ef8 <Error_Handler>
}
 8001c3e:	e7fb      	b.n	8001c38 <MX_SPI1_Init+0x38>
 8001c40:	200004a4 	.word	0x200004a4
 8001c44:	40013000 	.word	0x40013000

08001c48 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001c48:	b570      	push	{r4, r5, r6, lr}
 8001c4a:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	9302      	str	r3, [sp, #8]
 8001c50:	9303      	str	r3, [sp, #12]
 8001c52:	9304      	str	r3, [sp, #16]
 8001c54:	9305      	str	r3, [sp, #20]
  if(spiHandle->Instance==SPI1)
 8001c56:	6802      	ldr	r2, [r0, #0]
 8001c58:	4b36      	ldr	r3, [pc, #216]	@ (8001d34 <HAL_SPI_MspInit+0xec>)
 8001c5a:	429a      	cmp	r2, r3
 8001c5c:	d001      	beq.n	8001c62 <HAL_SPI_MspInit+0x1a>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001c5e:	b006      	add	sp, #24
 8001c60:	bd70      	pop	{r4, r5, r6, pc}
 8001c62:	4604      	mov	r4, r0
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001c64:	f503 4360 	add.w	r3, r3, #57344	@ 0xe000
 8001c68:	699a      	ldr	r2, [r3, #24]
 8001c6a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001c6e:	619a      	str	r2, [r3, #24]
 8001c70:	699a      	ldr	r2, [r3, #24]
 8001c72:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8001c76:	9200      	str	r2, [sp, #0]
 8001c78:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c7a:	699a      	ldr	r2, [r3, #24]
 8001c7c:	f042 0204 	orr.w	r2, r2, #4
 8001c80:	619a      	str	r2, [r3, #24]
 8001c82:	699b      	ldr	r3, [r3, #24]
 8001c84:	f003 0304 	and.w	r3, r3, #4
 8001c88:	9301      	str	r3, [sp, #4]
 8001c8a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001c8c:	23a0      	movs	r3, #160	@ 0xa0
 8001c8e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c90:	2302      	movs	r3, #2
 8001c92:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c94:	2303      	movs	r3, #3
 8001c96:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c98:	4e27      	ldr	r6, [pc, #156]	@ (8001d38 <HAL_SPI_MspInit+0xf0>)
 8001c9a:	a902      	add	r1, sp, #8
 8001c9c:	4630      	mov	r0, r6
 8001c9e:	f001 f89f 	bl	8002de0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001ca2:	2340      	movs	r3, #64	@ 0x40
 8001ca4:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ca6:	2500      	movs	r5, #0
 8001ca8:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001caa:	9504      	str	r5, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cac:	a902      	add	r1, sp, #8
 8001cae:	4630      	mov	r0, r6
 8001cb0:	f001 f896 	bl	8002de0 <HAL_GPIO_Init>
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8001cb4:	4821      	ldr	r0, [pc, #132]	@ (8001d3c <HAL_SPI_MspInit+0xf4>)
 8001cb6:	4b22      	ldr	r3, [pc, #136]	@ (8001d40 <HAL_SPI_MspInit+0xf8>)
 8001cb8:	6003      	str	r3, [r0, #0]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001cba:	6045      	str	r5, [r0, #4]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001cbc:	6085      	str	r5, [r0, #8]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001cbe:	2380      	movs	r3, #128	@ 0x80
 8001cc0:	60c3      	str	r3, [r0, #12]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001cc2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001cc6:	6103      	str	r3, [r0, #16]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001cc8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001ccc:	6143      	str	r3, [r0, #20]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8001cce:	6185      	str	r5, [r0, #24]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001cd0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cd4:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001cd6:	f000 ff03 	bl	8002ae0 <HAL_DMA_Init>
 8001cda:	bb20      	cbnz	r0, 8001d26 <HAL_SPI_MspInit+0xde>
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8001cdc:	4b17      	ldr	r3, [pc, #92]	@ (8001d3c <HAL_SPI_MspInit+0xf4>)
 8001cde:	64e3      	str	r3, [r4, #76]	@ 0x4c
 8001ce0:	625c      	str	r4, [r3, #36]	@ 0x24
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8001ce2:	4818      	ldr	r0, [pc, #96]	@ (8001d44 <HAL_SPI_MspInit+0xfc>)
 8001ce4:	4b18      	ldr	r3, [pc, #96]	@ (8001d48 <HAL_SPI_MspInit+0x100>)
 8001ce6:	6003      	str	r3, [r0, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001ce8:	2310      	movs	r3, #16
 8001cea:	6043      	str	r3, [r0, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001cec:	2300      	movs	r3, #0
 8001cee:	6083      	str	r3, [r0, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001cf0:	2280      	movs	r2, #128	@ 0x80
 8001cf2:	60c2      	str	r2, [r0, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001cf4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001cf8:	6102      	str	r2, [r0, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001cfa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001cfe:	6142      	str	r2, [r0, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001d00:	6183      	str	r3, [r0, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001d02:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d06:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001d08:	f000 feea 	bl	8002ae0 <HAL_DMA_Init>
 8001d0c:	b970      	cbnz	r0, 8001d2c <HAL_SPI_MspInit+0xe4>
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8001d0e:	4b0d      	ldr	r3, [pc, #52]	@ (8001d44 <HAL_SPI_MspInit+0xfc>)
 8001d10:	64a3      	str	r3, [r4, #72]	@ 0x48
 8001d12:	625c      	str	r4, [r3, #36]	@ 0x24
    HAL_NVIC_SetPriority(SPI1_IRQn, 3, 0);
 8001d14:	2200      	movs	r2, #0
 8001d16:	2103      	movs	r1, #3
 8001d18:	2023      	movs	r0, #35	@ 0x23
 8001d1a:	f000 fe99 	bl	8002a50 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001d1e:	2023      	movs	r0, #35	@ 0x23
 8001d20:	f000 fea6 	bl	8002a70 <HAL_NVIC_EnableIRQ>
}
 8001d24:	e79b      	b.n	8001c5e <HAL_SPI_MspInit+0x16>
      Error_Handler();
 8001d26:	f7ff f8e7 	bl	8000ef8 <Error_Handler>
 8001d2a:	e7d7      	b.n	8001cdc <HAL_SPI_MspInit+0x94>
      Error_Handler();
 8001d2c:	f7ff f8e4 	bl	8000ef8 <Error_Handler>
 8001d30:	e7ed      	b.n	8001d0e <HAL_SPI_MspInit+0xc6>
 8001d32:	bf00      	nop
 8001d34:	40013000 	.word	0x40013000
 8001d38:	40010800 	.word	0x40010800
 8001d3c:	20000460 	.word	0x20000460
 8001d40:	4002001c 	.word	0x4002001c
 8001d44:	2000041c 	.word	0x2000041c
 8001d48:	40020030 	.word	0x40020030

08001d4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d4c:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001d4e:	4b0e      	ldr	r3, [pc, #56]	@ (8001d88 <HAL_MspInit+0x3c>)
 8001d50:	699a      	ldr	r2, [r3, #24]
 8001d52:	f042 0201 	orr.w	r2, r2, #1
 8001d56:	619a      	str	r2, [r3, #24]
 8001d58:	699a      	ldr	r2, [r3, #24]
 8001d5a:	f002 0201 	and.w	r2, r2, #1
 8001d5e:	9200      	str	r2, [sp, #0]
 8001d60:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d62:	69da      	ldr	r2, [r3, #28]
 8001d64:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001d68:	61da      	str	r2, [r3, #28]
 8001d6a:	69db      	ldr	r3, [r3, #28]
 8001d6c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d70:	9301      	str	r3, [sp, #4]
 8001d72:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001d74:	4a05      	ldr	r2, [pc, #20]	@ (8001d8c <HAL_MspInit+0x40>)
 8001d76:	6853      	ldr	r3, [r2, #4]
 8001d78:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001d7c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001d80:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d82:	b002      	add	sp, #8
 8001d84:	4770      	bx	lr
 8001d86:	bf00      	nop
 8001d88:	40021000 	.word	0x40021000
 8001d8c:	40010000 	.word	0x40010000

08001d90 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d90:	e7fe      	b.n	8001d90 <NMI_Handler>

08001d92 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d92:	e7fe      	b.n	8001d92 <HardFault_Handler>

08001d94 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d94:	e7fe      	b.n	8001d94 <MemManage_Handler>

08001d96 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d96:	e7fe      	b.n	8001d96 <BusFault_Handler>

08001d98 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d98:	e7fe      	b.n	8001d98 <UsageFault_Handler>

08001d9a <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d9a:	4770      	bx	lr

08001d9c <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d9c:	4770      	bx	lr

08001d9e <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d9e:	4770      	bx	lr

08001da0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001da0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001da2:	f000 faff 	bl	80023a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001da6:	bd08      	pop	{r3, pc}

08001da8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001da8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001daa:	4802      	ldr	r0, [pc, #8]	@ (8001db4 <DMA1_Channel1_IRQHandler+0xc>)
 8001dac:	f000 ff76 	bl	8002c9c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001db0:	bd08      	pop	{r3, pc}
 8001db2:	bf00      	nop
 8001db4:	200000c8 	.word	0x200000c8

08001db8 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001db8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001dba:	4802      	ldr	r0, [pc, #8]	@ (8001dc4 <DMA1_Channel2_IRQHandler+0xc>)
 8001dbc:	f000 ff6e 	bl	8002c9c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001dc0:	bd08      	pop	{r3, pc}
 8001dc2:	bf00      	nop
 8001dc4:	20000460 	.word	0x20000460

08001dc8 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001dc8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001dca:	4802      	ldr	r0, [pc, #8]	@ (8001dd4 <DMA1_Channel3_IRQHandler+0xc>)
 8001dcc:	f000 ff66 	bl	8002c9c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001dd0:	bd08      	pop	{r3, pc}
 8001dd2:	bf00      	nop
 8001dd4:	2000041c 	.word	0x2000041c

08001dd8 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8001dd8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001dda:	4802      	ldr	r0, [pc, #8]	@ (8001de4 <DMA1_Channel4_IRQHandler+0xc>)
 8001ddc:	f000 ff5e 	bl	8002c9c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8001de0:	bd08      	pop	{r3, pc}
 8001de2:	bf00      	nop
 8001de4:	20000660 	.word	0x20000660

08001de8 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001de8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001dea:	4802      	ldr	r0, [pc, #8]	@ (8001df4 <DMA1_Channel5_IRQHandler+0xc>)
 8001dec:	f000 ff56 	bl	8002c9c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001df0:	bd08      	pop	{r3, pc}
 8001df2:	bf00      	nop
 8001df4:	2000061c 	.word	0x2000061c

08001df8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001df8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001dfa:	4802      	ldr	r0, [pc, #8]	@ (8001e04 <TIM3_IRQHandler+0xc>)
 8001dfc:	f002 f8c6 	bl	8003f8c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */
  // sos++;
  // task18khz();

  /* USER CODE END TIM3_IRQn 1 */
}
 8001e00:	bd08      	pop	{r3, pc}
 8001e02:	bf00      	nop
 8001e04:	20000544 	.word	0x20000544

08001e08 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001e08:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001e0a:	4802      	ldr	r0, [pc, #8]	@ (8001e14 <SPI1_IRQHandler+0xc>)
 8001e0c:	f001 ff2c 	bl	8003c68 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001e10:	bd08      	pop	{r3, pc}
 8001e12:	bf00      	nop
 8001e14:	200004a4 	.word	0x200004a4

08001e18 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001e18:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001e1a:	4802      	ldr	r0, [pc, #8]	@ (8001e24 <USART1_IRQHandler+0xc>)
 8001e1c:	f002 ff58 	bl	8004cd0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001e20:	bd08      	pop	{r3, pc}
 8001e22:	bf00      	nop
 8001e24:	200006a4 	.word	0x200006a4

08001e28 <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e28:	4770      	bx	lr
	...

08001e2c <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001e2c:	b500      	push	{lr}
 8001e2e:	b08d      	sub	sp, #52	@ 0x34

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001e30:	2224      	movs	r2, #36	@ 0x24
 8001e32:	2100      	movs	r1, #0
 8001e34:	a803      	add	r0, sp, #12
 8001e36:	f003 f9c5 	bl	80051c4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	9301      	str	r3, [sp, #4]
 8001e3e:	9302      	str	r3, [sp, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001e40:	4813      	ldr	r0, [pc, #76]	@ (8001e90 <MX_TIM1_Init+0x64>)
 8001e42:	4a14      	ldr	r2, [pc, #80]	@ (8001e94 <MX_TIM1_Init+0x68>)
 8001e44:	6002      	str	r2, [r0, #0]
  htim1.Init.Prescaler = 0;
 8001e46:	6043      	str	r3, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e48:	6083      	str	r3, [r0, #8]
  htim1.Init.Period = 65535;
 8001e4a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001e4e:	60c2      	str	r2, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e50:	6103      	str	r3, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 8001e52:	6143      	str	r3, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e54:	6183      	str	r3, [r0, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001e56:	2303      	movs	r3, #3
 8001e58:	9303      	str	r3, [sp, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	9205      	str	r2, [sp, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC1Filter = 10;
 8001e5e:	230a      	movs	r3, #10
 8001e60:	9307      	str	r3, [sp, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001e62:	9209      	str	r2, [sp, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 10;
 8001e64:	930b      	str	r3, [sp, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001e66:	a903      	add	r1, sp, #12
 8001e68:	f002 f9da 	bl	8004220 <HAL_TIM_Encoder_Init>
 8001e6c:	b950      	cbnz	r0, 8001e84 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e72:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001e74:	a901      	add	r1, sp, #4
 8001e76:	4806      	ldr	r0, [pc, #24]	@ (8001e90 <MX_TIM1_Init+0x64>)
 8001e78:	f002 fce4 	bl	8004844 <HAL_TIMEx_MasterConfigSynchronization>
 8001e7c:	b928      	cbnz	r0, 8001e8a <MX_TIM1_Init+0x5e>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001e7e:	b00d      	add	sp, #52	@ 0x34
 8001e80:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001e84:	f7ff f838 	bl	8000ef8 <Error_Handler>
 8001e88:	e7f1      	b.n	8001e6e <MX_TIM1_Init+0x42>
    Error_Handler();
 8001e8a:	f7ff f835 	bl	8000ef8 <Error_Handler>
}
 8001e8e:	e7f6      	b.n	8001e7e <MX_TIM1_Init+0x52>
 8001e90:	200005d4 	.word	0x200005d4
 8001e94:	40012c00 	.word	0x40012c00

08001e98 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001e98:	b500      	push	{lr}
 8001e9a:	b08d      	sub	sp, #52	@ 0x34

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001e9c:	2224      	movs	r2, #36	@ 0x24
 8001e9e:	2100      	movs	r1, #0
 8001ea0:	a803      	add	r0, sp, #12
 8001ea2:	f003 f98f 	bl	80051c4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	9301      	str	r3, [sp, #4]
 8001eaa:	9302      	str	r3, [sp, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001eac:	4812      	ldr	r0, [pc, #72]	@ (8001ef8 <MX_TIM2_Init+0x60>)
 8001eae:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001eb2:	6002      	str	r2, [r0, #0]
  htim2.Init.Prescaler = 0;
 8001eb4:	6043      	str	r3, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001eb6:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 65535;
 8001eb8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001ebc:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ebe:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ec0:	6183      	str	r3, [r0, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001ec2:	2303      	movs	r3, #3
 8001ec4:	9303      	str	r3, [sp, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	9305      	str	r3, [sp, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC1Filter = 0;
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001eca:	9309      	str	r3, [sp, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 0;
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001ecc:	a903      	add	r1, sp, #12
 8001ece:	f002 f9a7 	bl	8004220 <HAL_TIM_Encoder_Init>
 8001ed2:	b950      	cbnz	r0, 8001eea <MX_TIM2_Init+0x52>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ed8:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001eda:	a901      	add	r1, sp, #4
 8001edc:	4806      	ldr	r0, [pc, #24]	@ (8001ef8 <MX_TIM2_Init+0x60>)
 8001ede:	f002 fcb1 	bl	8004844 <HAL_TIMEx_MasterConfigSynchronization>
 8001ee2:	b928      	cbnz	r0, 8001ef0 <MX_TIM2_Init+0x58>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001ee4:	b00d      	add	sp, #52	@ 0x34
 8001ee6:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001eea:	f7ff f805 	bl	8000ef8 <Error_Handler>
 8001eee:	e7f1      	b.n	8001ed4 <MX_TIM2_Init+0x3c>
    Error_Handler();
 8001ef0:	f7ff f802 	bl	8000ef8 <Error_Handler>
}
 8001ef4:	e7f6      	b.n	8001ee4 <MX_TIM2_Init+0x4c>
 8001ef6:	bf00      	nop
 8001ef8:	2000058c 	.word	0x2000058c

08001efc <MX_TIM4_Init>:
  HAL_TIM_MspPostInit(&htim3);

}
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001efc:	b500      	push	{lr}
 8001efe:	b087      	sub	sp, #28

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f00:	2300      	movs	r3, #0
 8001f02:	9304      	str	r3, [sp, #16]
 8001f04:	9305      	str	r3, [sp, #20]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001f06:	9300      	str	r3, [sp, #0]
 8001f08:	9301      	str	r3, [sp, #4]
 8001f0a:	9302      	str	r3, [sp, #8]
 8001f0c:	9303      	str	r3, [sp, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001f0e:	481c      	ldr	r0, [pc, #112]	@ (8001f80 <MX_TIM4_Init+0x84>)
 8001f10:	4a1c      	ldr	r2, [pc, #112]	@ (8001f84 <MX_TIM4_Init+0x88>)
 8001f12:	6002      	str	r2, [r0, #0]
  htim4.Init.Prescaler = 1100-1;
 8001f14:	f240 424b 	movw	r2, #1099	@ 0x44b
 8001f18:	6042      	str	r2, [r0, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f1a:	6083      	str	r3, [r0, #8]
  htim4.Init.Period = 72-1;
 8001f1c:	2247      	movs	r2, #71	@ 0x47
 8001f1e:	60c2      	str	r2, [r0, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f20:	6103      	str	r3, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f22:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8001f24:	f002 f950 	bl	80041c8 <HAL_TIM_IC_Init>
 8001f28:	b9e8      	cbnz	r0, 8001f66 <MX_TIM4_Init+0x6a>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	9304      	str	r3, [sp, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f2e:	9305      	str	r3, [sp, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001f30:	a904      	add	r1, sp, #16
 8001f32:	4813      	ldr	r0, [pc, #76]	@ (8001f80 <MX_TIM4_Init+0x84>)
 8001f34:	f002 fc86 	bl	8004844 <HAL_TIMEx_MasterConfigSynchronization>
 8001f38:	b9c0      	cbnz	r0, 8001f6c <MX_TIM4_Init+0x70>
  {
    Error_Handler();
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	9300      	str	r3, [sp, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001f3e:	2201      	movs	r2, #1
 8001f40:	9201      	str	r2, [sp, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001f42:	9302      	str	r3, [sp, #8]
  sConfigIC.ICFilter = 15;
 8001f44:	230f      	movs	r3, #15
 8001f46:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001f48:	2208      	movs	r2, #8
 8001f4a:	4669      	mov	r1, sp
 8001f4c:	480c      	ldr	r0, [pc, #48]	@ (8001f80 <MX_TIM4_Init+0x84>)
 8001f4e:	f002 fa8b 	bl	8004468 <HAL_TIM_IC_ConfigChannel>
 8001f52:	b970      	cbnz	r0, 8001f72 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
  }
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8001f54:	220c      	movs	r2, #12
 8001f56:	4669      	mov	r1, sp
 8001f58:	4809      	ldr	r0, [pc, #36]	@ (8001f80 <MX_TIM4_Init+0x84>)
 8001f5a:	f002 fa85 	bl	8004468 <HAL_TIM_IC_ConfigChannel>
 8001f5e:	b958      	cbnz	r0, 8001f78 <MX_TIM4_Init+0x7c>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001f60:	b007      	add	sp, #28
 8001f62:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001f66:	f7fe ffc7 	bl	8000ef8 <Error_Handler>
 8001f6a:	e7de      	b.n	8001f2a <MX_TIM4_Init+0x2e>
    Error_Handler();
 8001f6c:	f7fe ffc4 	bl	8000ef8 <Error_Handler>
 8001f70:	e7e3      	b.n	8001f3a <MX_TIM4_Init+0x3e>
    Error_Handler();
 8001f72:	f7fe ffc1 	bl	8000ef8 <Error_Handler>
 8001f76:	e7ed      	b.n	8001f54 <MX_TIM4_Init+0x58>
    Error_Handler();
 8001f78:	f7fe ffbe 	bl	8000ef8 <Error_Handler>
}
 8001f7c:	e7f0      	b.n	8001f60 <MX_TIM4_Init+0x64>
 8001f7e:	bf00      	nop
 8001f80:	200004fc 	.word	0x200004fc
 8001f84:	40000800 	.word	0x40000800

08001f88 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001f88:	b500      	push	{lr}
 8001f8a:	b08b      	sub	sp, #44	@ 0x2c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	9306      	str	r3, [sp, #24]
 8001f90:	9307      	str	r3, [sp, #28]
 8001f92:	9308      	str	r3, [sp, #32]
 8001f94:	9309      	str	r3, [sp, #36]	@ 0x24
  if(tim_encoderHandle->Instance==TIM1)
 8001f96:	6803      	ldr	r3, [r0, #0]
 8001f98:	4a2d      	ldr	r2, [pc, #180]	@ (8002050 <HAL_TIM_Encoder_MspInit+0xc8>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d005      	beq.n	8001faa <HAL_TIM_Encoder_MspInit+0x22>

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(tim_encoderHandle->Instance==TIM2)
 8001f9e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001fa2:	d01d      	beq.n	8001fe0 <HAL_TIM_Encoder_MspInit+0x58>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001fa4:	b00b      	add	sp, #44	@ 0x2c
 8001fa6:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001faa:	4b2a      	ldr	r3, [pc, #168]	@ (8002054 <HAL_TIM_Encoder_MspInit+0xcc>)
 8001fac:	699a      	ldr	r2, [r3, #24]
 8001fae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001fb2:	619a      	str	r2, [r3, #24]
 8001fb4:	699a      	ldr	r2, [r3, #24]
 8001fb6:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8001fba:	9201      	str	r2, [sp, #4]
 8001fbc:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fbe:	699a      	ldr	r2, [r3, #24]
 8001fc0:	f042 0204 	orr.w	r2, r2, #4
 8001fc4:	619a      	str	r2, [r3, #24]
 8001fc6:	699b      	ldr	r3, [r3, #24]
 8001fc8:	f003 0304 	and.w	r3, r3, #4
 8001fcc:	9302      	str	r3, [sp, #8]
 8001fce:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = ENC1_CH1_Pin|ENC1_CH2_Pin;
 8001fd0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001fd4:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fd6:	a906      	add	r1, sp, #24
 8001fd8:	481f      	ldr	r0, [pc, #124]	@ (8002058 <HAL_TIM_Encoder_MspInit+0xd0>)
 8001fda:	f000 ff01 	bl	8002de0 <HAL_GPIO_Init>
 8001fde:	e7e1      	b.n	8001fa4 <HAL_TIM_Encoder_MspInit+0x1c>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001fe0:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 8001fe4:	69da      	ldr	r2, [r3, #28]
 8001fe6:	f042 0201 	orr.w	r2, r2, #1
 8001fea:	61da      	str	r2, [r3, #28]
 8001fec:	69da      	ldr	r2, [r3, #28]
 8001fee:	f002 0201 	and.w	r2, r2, #1
 8001ff2:	9203      	str	r2, [sp, #12]
 8001ff4:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ff6:	699a      	ldr	r2, [r3, #24]
 8001ff8:	f042 0204 	orr.w	r2, r2, #4
 8001ffc:	619a      	str	r2, [r3, #24]
 8001ffe:	699a      	ldr	r2, [r3, #24]
 8002000:	f002 0204 	and.w	r2, r2, #4
 8002004:	9204      	str	r2, [sp, #16]
 8002006:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002008:	699a      	ldr	r2, [r3, #24]
 800200a:	f042 0208 	orr.w	r2, r2, #8
 800200e:	619a      	str	r2, [r3, #24]
 8002010:	699b      	ldr	r3, [r3, #24]
 8002012:	f003 0308 	and.w	r3, r3, #8
 8002016:	9305      	str	r3, [sp, #20]
 8002018:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Pin = ENC2_CH1_Pin;
 800201a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800201e:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(ENC2_CH1_GPIO_Port, &GPIO_InitStruct);
 8002020:	a906      	add	r1, sp, #24
 8002022:	480d      	ldr	r0, [pc, #52]	@ (8002058 <HAL_TIM_Encoder_MspInit+0xd0>)
 8002024:	f000 fedc 	bl	8002de0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ENC2_CH2_Pin;
 8002028:	2308      	movs	r3, #8
 800202a:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800202c:	2300      	movs	r3, #0
 800202e:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002030:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(ENC2_CH2_GPIO_Port, &GPIO_InitStruct);
 8002032:	a906      	add	r1, sp, #24
 8002034:	4809      	ldr	r0, [pc, #36]	@ (800205c <HAL_TIM_Encoder_MspInit+0xd4>)
 8002036:	f000 fed3 	bl	8002de0 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 800203a:	4a09      	ldr	r2, [pc, #36]	@ (8002060 <HAL_TIM_Encoder_MspInit+0xd8>)
 800203c:	6853      	ldr	r3, [r2, #4]
 800203e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002042:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8002046:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800204a:	6053      	str	r3, [r2, #4]
}
 800204c:	e7aa      	b.n	8001fa4 <HAL_TIM_Encoder_MspInit+0x1c>
 800204e:	bf00      	nop
 8002050:	40012c00 	.word	0x40012c00
 8002054:	40021000 	.word	0x40021000
 8002058:	40010800 	.word	0x40010800
 800205c:	40010c00 	.word	0x40010c00
 8002060:	40010000 	.word	0x40010000

08002064 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{

  if(tim_pwmHandle->Instance==TIM3)
 8002064:	6802      	ldr	r2, [r0, #0]
 8002066:	4b0e      	ldr	r3, [pc, #56]	@ (80020a0 <HAL_TIM_PWM_MspInit+0x3c>)
 8002068:	429a      	cmp	r2, r3
 800206a:	d000      	beq.n	800206e <HAL_TIM_PWM_MspInit+0xa>
 800206c:	4770      	bx	lr
{
 800206e:	b500      	push	{lr}
 8002070:	b083      	sub	sp, #12
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002072:	f503 3303 	add.w	r3, r3, #134144	@ 0x20c00
 8002076:	69da      	ldr	r2, [r3, #28]
 8002078:	f042 0202 	orr.w	r2, r2, #2
 800207c:	61da      	str	r2, [r3, #28]
 800207e:	69db      	ldr	r3, [r3, #28]
 8002080:	f003 0302 	and.w	r3, r3, #2
 8002084:	9301      	str	r3, [sp, #4]
 8002086:	9b01      	ldr	r3, [sp, #4]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8002088:	2200      	movs	r2, #0
 800208a:	2101      	movs	r1, #1
 800208c:	201d      	movs	r0, #29
 800208e:	f000 fcdf 	bl	8002a50 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002092:	201d      	movs	r0, #29
 8002094:	f000 fcec 	bl	8002a70 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002098:	b003      	add	sp, #12
 800209a:	f85d fb04 	ldr.w	pc, [sp], #4
 800209e:	bf00      	nop
 80020a0:	40000400 	.word	0x40000400

080020a4 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 80020a4:	b500      	push	{lr}
 80020a6:	b087      	sub	sp, #28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020a8:	2300      	movs	r3, #0
 80020aa:	9302      	str	r3, [sp, #8]
 80020ac:	9303      	str	r3, [sp, #12]
 80020ae:	9304      	str	r3, [sp, #16]
 80020b0:	9305      	str	r3, [sp, #20]
  if(tim_icHandle->Instance==TIM4)
 80020b2:	6802      	ldr	r2, [r0, #0]
 80020b4:	4b10      	ldr	r3, [pc, #64]	@ (80020f8 <HAL_TIM_IC_MspInit+0x54>)
 80020b6:	429a      	cmp	r2, r3
 80020b8:	d002      	beq.n	80020c0 <HAL_TIM_IC_MspInit+0x1c>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80020ba:	b007      	add	sp, #28
 80020bc:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM4_CLK_ENABLE();
 80020c0:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 80020c4:	69da      	ldr	r2, [r3, #28]
 80020c6:	f042 0204 	orr.w	r2, r2, #4
 80020ca:	61da      	str	r2, [r3, #28]
 80020cc:	69da      	ldr	r2, [r3, #28]
 80020ce:	f002 0204 	and.w	r2, r2, #4
 80020d2:	9200      	str	r2, [sp, #0]
 80020d4:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020d6:	699a      	ldr	r2, [r3, #24]
 80020d8:	f042 0208 	orr.w	r2, r2, #8
 80020dc:	619a      	str	r2, [r3, #24]
 80020de:	699b      	ldr	r3, [r3, #24]
 80020e0:	f003 0308 	and.w	r3, r3, #8
 80020e4:	9301      	str	r3, [sp, #4]
 80020e6:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = ENC1_CH1_F_Pin|ENC2_CH1_F_Pin;
 80020e8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80020ec:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020ee:	a902      	add	r1, sp, #8
 80020f0:	4802      	ldr	r0, [pc, #8]	@ (80020fc <HAL_TIM_IC_MspInit+0x58>)
 80020f2:	f000 fe75 	bl	8002de0 <HAL_GPIO_Init>
}
 80020f6:	e7e0      	b.n	80020ba <HAL_TIM_IC_MspInit+0x16>
 80020f8:	40000800 	.word	0x40000800
 80020fc:	40010c00 	.word	0x40010c00

08002100 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002100:	b500      	push	{lr}
 8002102:	b087      	sub	sp, #28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002104:	2300      	movs	r3, #0
 8002106:	9302      	str	r3, [sp, #8]
 8002108:	9303      	str	r3, [sp, #12]
 800210a:	9304      	str	r3, [sp, #16]
 800210c:	9305      	str	r3, [sp, #20]
  if(timHandle->Instance==TIM3)
 800210e:	6802      	ldr	r2, [r0, #0]
 8002110:	4b10      	ldr	r3, [pc, #64]	@ (8002154 <HAL_TIM_MspPostInit+0x54>)
 8002112:	429a      	cmp	r2, r3
 8002114:	d002      	beq.n	800211c <HAL_TIM_MspPostInit+0x1c>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002116:	b007      	add	sp, #28
 8002118:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800211c:	f503 3303 	add.w	r3, r3, #134144	@ 0x20c00
 8002120:	699a      	ldr	r2, [r3, #24]
 8002122:	f042 0210 	orr.w	r2, r2, #16
 8002126:	619a      	str	r2, [r3, #24]
 8002128:	699b      	ldr	r3, [r3, #24]
 800212a:	f003 0310 	and.w	r3, r3, #16
 800212e:	9301      	str	r3, [sp, #4]
 8002130:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = PWM1_Pin|PWM2_Pin;
 8002132:	23c0      	movs	r3, #192	@ 0xc0
 8002134:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002136:	2302      	movs	r3, #2
 8002138:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800213a:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800213c:	a902      	add	r1, sp, #8
 800213e:	4806      	ldr	r0, [pc, #24]	@ (8002158 <HAL_TIM_MspPostInit+0x58>)
 8002140:	f000 fe4e 	bl	8002de0 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM3_ENABLE();
 8002144:	4a05      	ldr	r2, [pc, #20]	@ (800215c <HAL_TIM_MspPostInit+0x5c>)
 8002146:	6853      	ldr	r3, [r2, #4]
 8002148:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 800214c:	f443 6340 	orr.w	r3, r3, #3072	@ 0xc00
 8002150:	6053      	str	r3, [r2, #4]
}
 8002152:	e7e0      	b.n	8002116 <HAL_TIM_MspPostInit+0x16>
 8002154:	40000400 	.word	0x40000400
 8002158:	40011000 	.word	0x40011000
 800215c:	40010000 	.word	0x40010000

08002160 <MX_TIM3_Init>:
{
 8002160:	b500      	push	{lr}
 8002162:	b08b      	sub	sp, #44	@ 0x2c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002164:	2300      	movs	r3, #0
 8002166:	9308      	str	r3, [sp, #32]
 8002168:	9309      	str	r3, [sp, #36]	@ 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 800216a:	9301      	str	r3, [sp, #4]
 800216c:	9302      	str	r3, [sp, #8]
 800216e:	9303      	str	r3, [sp, #12]
 8002170:	9304      	str	r3, [sp, #16]
 8002172:	9305      	str	r3, [sp, #20]
 8002174:	9306      	str	r3, [sp, #24]
 8002176:	9307      	str	r3, [sp, #28]
  htim3.Instance = TIM3;
 8002178:	481d      	ldr	r0, [pc, #116]	@ (80021f0 <MX_TIM3_Init+0x90>)
 800217a:	4a1e      	ldr	r2, [pc, #120]	@ (80021f4 <MX_TIM3_Init+0x94>)
 800217c:	6002      	str	r2, [r0, #0]
  htim3.Init.Prescaler = 4-1;
 800217e:	2203      	movs	r2, #3
 8002180:	6042      	str	r2, [r0, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002182:	6083      	str	r3, [r0, #8]
  htim3.Init.Period = 1000-1;
 8002184:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002188:	60c2      	str	r2, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800218a:	6103      	str	r3, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800218c:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800218e:	f001 ffef 	bl	8004170 <HAL_TIM_PWM_Init>
 8002192:	bb00      	cbnz	r0, 80021d6 <MX_TIM3_Init+0x76>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002194:	2320      	movs	r3, #32
 8002196:	9308      	str	r3, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002198:	2300      	movs	r3, #0
 800219a:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800219c:	a908      	add	r1, sp, #32
 800219e:	4814      	ldr	r0, [pc, #80]	@ (80021f0 <MX_TIM3_Init+0x90>)
 80021a0:	f002 fb50 	bl	8004844 <HAL_TIMEx_MasterConfigSynchronization>
 80021a4:	b9d0      	cbnz	r0, 80021dc <MX_TIM3_Init+0x7c>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80021a6:	2360      	movs	r3, #96	@ 0x60
 80021a8:	9301      	str	r3, [sp, #4]
  sConfigOC.Pulse = 0;
 80021aa:	2200      	movs	r2, #0
 80021ac:	9202      	str	r2, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80021ae:	9203      	str	r2, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021b0:	9205      	str	r2, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80021b2:	a901      	add	r1, sp, #4
 80021b4:	480e      	ldr	r0, [pc, #56]	@ (80021f0 <MX_TIM3_Init+0x90>)
 80021b6:	f002 f8bd 	bl	8004334 <HAL_TIM_PWM_ConfigChannel>
 80021ba:	b990      	cbnz	r0, 80021e2 <MX_TIM3_Init+0x82>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80021bc:	2204      	movs	r2, #4
 80021be:	eb0d 0102 	add.w	r1, sp, r2
 80021c2:	480b      	ldr	r0, [pc, #44]	@ (80021f0 <MX_TIM3_Init+0x90>)
 80021c4:	f002 f8b6 	bl	8004334 <HAL_TIM_PWM_ConfigChannel>
 80021c8:	b970      	cbnz	r0, 80021e8 <MX_TIM3_Init+0x88>
  HAL_TIM_MspPostInit(&htim3);
 80021ca:	4809      	ldr	r0, [pc, #36]	@ (80021f0 <MX_TIM3_Init+0x90>)
 80021cc:	f7ff ff98 	bl	8002100 <HAL_TIM_MspPostInit>
}
 80021d0:	b00b      	add	sp, #44	@ 0x2c
 80021d2:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80021d6:	f7fe fe8f 	bl	8000ef8 <Error_Handler>
 80021da:	e7db      	b.n	8002194 <MX_TIM3_Init+0x34>
    Error_Handler();
 80021dc:	f7fe fe8c 	bl	8000ef8 <Error_Handler>
 80021e0:	e7e1      	b.n	80021a6 <MX_TIM3_Init+0x46>
    Error_Handler();
 80021e2:	f7fe fe89 	bl	8000ef8 <Error_Handler>
 80021e6:	e7e9      	b.n	80021bc <MX_TIM3_Init+0x5c>
    Error_Handler();
 80021e8:	f7fe fe86 	bl	8000ef8 <Error_Handler>
 80021ec:	e7ed      	b.n	80021ca <MX_TIM3_Init+0x6a>
 80021ee:	bf00      	nop
 80021f0:	20000544 	.word	0x20000544
 80021f4:	40000400 	.word	0x40000400

080021f8 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80021f8:	b508      	push	{r3, lr}
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80021fa:	480a      	ldr	r0, [pc, #40]	@ (8002224 <MX_USART1_UART_Init+0x2c>)
 80021fc:	4b0a      	ldr	r3, [pc, #40]	@ (8002228 <MX_USART1_UART_Init+0x30>)
 80021fe:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 1000000;
 8002200:	4b0a      	ldr	r3, [pc, #40]	@ (800222c <MX_USART1_UART_Init+0x34>)
 8002202:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002204:	2300      	movs	r3, #0
 8002206:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002208:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800220a:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800220c:	220c      	movs	r2, #12
 800220e:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002210:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002212:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002214:	f002 fc06 	bl	8004a24 <HAL_UART_Init>
 8002218:	b900      	cbnz	r0, 800221c <MX_USART1_UART_Init+0x24>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800221a:	bd08      	pop	{r3, pc}
    Error_Handler();
 800221c:	f7fe fe6c 	bl	8000ef8 <Error_Handler>
}
 8002220:	e7fb      	b.n	800221a <MX_USART1_UART_Init+0x22>
 8002222:	bf00      	nop
 8002224:	200006a4 	.word	0x200006a4
 8002228:	40013800 	.word	0x40013800
 800222c:	000f4240 	.word	0x000f4240

08002230 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002230:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002232:	b087      	sub	sp, #28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002234:	2300      	movs	r3, #0
 8002236:	9302      	str	r3, [sp, #8]
 8002238:	9303      	str	r3, [sp, #12]
 800223a:	9304      	str	r3, [sp, #16]
 800223c:	9305      	str	r3, [sp, #20]
  if(uartHandle->Instance==USART1)
 800223e:	6802      	ldr	r2, [r0, #0]
 8002240:	4b35      	ldr	r3, [pc, #212]	@ (8002318 <HAL_UART_MspInit+0xe8>)
 8002242:	429a      	cmp	r2, r3
 8002244:	d001      	beq.n	800224a <HAL_UART_MspInit+0x1a>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002246:	b007      	add	sp, #28
 8002248:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800224a:	4604      	mov	r4, r0
    __HAL_RCC_USART1_CLK_ENABLE();
 800224c:	f503 4358 	add.w	r3, r3, #55296	@ 0xd800
 8002250:	699a      	ldr	r2, [r3, #24]
 8002252:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002256:	619a      	str	r2, [r3, #24]
 8002258:	699a      	ldr	r2, [r3, #24]
 800225a:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 800225e:	9200      	str	r2, [sp, #0]
 8002260:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002262:	699a      	ldr	r2, [r3, #24]
 8002264:	f042 0208 	orr.w	r2, r2, #8
 8002268:	619a      	str	r2, [r3, #24]
 800226a:	699b      	ldr	r3, [r3, #24]
 800226c:	f003 0308 	and.w	r3, r3, #8
 8002270:	9301      	str	r3, [sp, #4]
 8002272:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002274:	2340      	movs	r3, #64	@ 0x40
 8002276:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002278:	2302      	movs	r3, #2
 800227a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800227c:	2303      	movs	r3, #3
 800227e:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002280:	4f26      	ldr	r7, [pc, #152]	@ (800231c <HAL_UART_MspInit+0xec>)
 8002282:	a902      	add	r1, sp, #8
 8002284:	4638      	mov	r0, r7
 8002286:	f000 fdab 	bl	8002de0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800228a:	2680      	movs	r6, #128	@ 0x80
 800228c:	9602      	str	r6, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800228e:	2500      	movs	r5, #0
 8002290:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002292:	9504      	str	r5, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002294:	a902      	add	r1, sp, #8
 8002296:	4638      	mov	r0, r7
 8002298:	f000 fda2 	bl	8002de0 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_USART1_ENABLE();
 800229c:	4a20      	ldr	r2, [pc, #128]	@ (8002320 <HAL_UART_MspInit+0xf0>)
 800229e:	6853      	ldr	r3, [r2, #4]
 80022a0:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80022a4:	f043 0304 	orr.w	r3, r3, #4
 80022a8:	6053      	str	r3, [r2, #4]
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80022aa:	481e      	ldr	r0, [pc, #120]	@ (8002324 <HAL_UART_MspInit+0xf4>)
 80022ac:	4b1e      	ldr	r3, [pc, #120]	@ (8002328 <HAL_UART_MspInit+0xf8>)
 80022ae:	6003      	str	r3, [r0, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80022b0:	2310      	movs	r3, #16
 80022b2:	6043      	str	r3, [r0, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80022b4:	6085      	str	r5, [r0, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80022b6:	60c6      	str	r6, [r0, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80022b8:	6105      	str	r5, [r0, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80022ba:	6145      	str	r5, [r0, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80022bc:	6185      	str	r5, [r0, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80022be:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80022c2:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80022c4:	f000 fc0c 	bl	8002ae0 <HAL_DMA_Init>
 80022c8:	b9f8      	cbnz	r0, 800230a <HAL_UART_MspInit+0xda>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80022ca:	4b16      	ldr	r3, [pc, #88]	@ (8002324 <HAL_UART_MspInit+0xf4>)
 80022cc:	63a3      	str	r3, [r4, #56]	@ 0x38
 80022ce:	625c      	str	r4, [r3, #36]	@ 0x24
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80022d0:	4816      	ldr	r0, [pc, #88]	@ (800232c <HAL_UART_MspInit+0xfc>)
 80022d2:	4b17      	ldr	r3, [pc, #92]	@ (8002330 <HAL_UART_MspInit+0x100>)
 80022d4:	6003      	str	r3, [r0, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80022d6:	2300      	movs	r3, #0
 80022d8:	6043      	str	r3, [r0, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80022da:	6083      	str	r3, [r0, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80022dc:	2280      	movs	r2, #128	@ 0x80
 80022de:	60c2      	str	r2, [r0, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80022e0:	6103      	str	r3, [r0, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80022e2:	6143      	str	r3, [r0, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80022e4:	6183      	str	r3, [r0, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80022e6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80022ea:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80022ec:	f000 fbf8 	bl	8002ae0 <HAL_DMA_Init>
 80022f0:	b970      	cbnz	r0, 8002310 <HAL_UART_MspInit+0xe0>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80022f2:	4b0e      	ldr	r3, [pc, #56]	@ (800232c <HAL_UART_MspInit+0xfc>)
 80022f4:	63e3      	str	r3, [r4, #60]	@ 0x3c
 80022f6:	625c      	str	r4, [r3, #36]	@ 0x24
    HAL_NVIC_SetPriority(USART1_IRQn, 2, 0);
 80022f8:	2200      	movs	r2, #0
 80022fa:	2102      	movs	r1, #2
 80022fc:	2025      	movs	r0, #37	@ 0x25
 80022fe:	f000 fba7 	bl	8002a50 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002302:	2025      	movs	r0, #37	@ 0x25
 8002304:	f000 fbb4 	bl	8002a70 <HAL_NVIC_EnableIRQ>
}
 8002308:	e79d      	b.n	8002246 <HAL_UART_MspInit+0x16>
      Error_Handler();
 800230a:	f7fe fdf5 	bl	8000ef8 <Error_Handler>
 800230e:	e7dc      	b.n	80022ca <HAL_UART_MspInit+0x9a>
      Error_Handler();
 8002310:	f7fe fdf2 	bl	8000ef8 <Error_Handler>
 8002314:	e7ed      	b.n	80022f2 <HAL_UART_MspInit+0xc2>
 8002316:	bf00      	nop
 8002318:	40013800 	.word	0x40013800
 800231c:	40010c00 	.word	0x40010c00
 8002320:	40010000 	.word	0x40010000
 8002324:	20000660 	.word	0x20000660
 8002328:	40020044 	.word	0x40020044
 800232c:	2000061c 	.word	0x2000061c
 8002330:	40020058 	.word	0x40020058

08002334 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002334:	b510      	push	{r4, lr}
 8002336:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002338:	4b0e      	ldr	r3, [pc, #56]	@ (8002374 <HAL_InitTick+0x40>)
 800233a:	781a      	ldrb	r2, [r3, #0]
 800233c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002340:	fbb3 f3f2 	udiv	r3, r3, r2
 8002344:	4a0c      	ldr	r2, [pc, #48]	@ (8002378 <HAL_InitTick+0x44>)
 8002346:	6810      	ldr	r0, [r2, #0]
 8002348:	fbb0 f0f3 	udiv	r0, r0, r3
 800234c:	f000 fb9e 	bl	8002a8c <HAL_SYSTICK_Config>
 8002350:	b968      	cbnz	r0, 800236e <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002352:	2c0f      	cmp	r4, #15
 8002354:	d901      	bls.n	800235a <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8002356:	2001      	movs	r0, #1
 8002358:	e00a      	b.n	8002370 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800235a:	2200      	movs	r2, #0
 800235c:	4621      	mov	r1, r4
 800235e:	f04f 30ff 	mov.w	r0, #4294967295
 8002362:	f000 fb75 	bl	8002a50 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002366:	4b05      	ldr	r3, [pc, #20]	@ (800237c <HAL_InitTick+0x48>)
 8002368:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800236a:	2000      	movs	r0, #0
 800236c:	e000      	b.n	8002370 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 800236e:	2001      	movs	r0, #1
}
 8002370:	bd10      	pop	{r4, pc}
 8002372:	bf00      	nop
 8002374:	200000a4 	.word	0x200000a4
 8002378:	200000a0 	.word	0x200000a0
 800237c:	200000a8 	.word	0x200000a8

08002380 <HAL_Init>:
{
 8002380:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002382:	4a07      	ldr	r2, [pc, #28]	@ (80023a0 <HAL_Init+0x20>)
 8002384:	6813      	ldr	r3, [r2, #0]
 8002386:	f043 0310 	orr.w	r3, r3, #16
 800238a:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800238c:	2003      	movs	r0, #3
 800238e:	f000 fb4d 	bl	8002a2c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8002392:	200f      	movs	r0, #15
 8002394:	f7ff ffce 	bl	8002334 <HAL_InitTick>
  HAL_MspInit();
 8002398:	f7ff fcd8 	bl	8001d4c <HAL_MspInit>
}
 800239c:	2000      	movs	r0, #0
 800239e:	bd08      	pop	{r3, pc}
 80023a0:	40022000 	.word	0x40022000

080023a4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80023a4:	4a03      	ldr	r2, [pc, #12]	@ (80023b4 <HAL_IncTick+0x10>)
 80023a6:	6811      	ldr	r1, [r2, #0]
 80023a8:	4b03      	ldr	r3, [pc, #12]	@ (80023b8 <HAL_IncTick+0x14>)
 80023aa:	781b      	ldrb	r3, [r3, #0]
 80023ac:	440b      	add	r3, r1
 80023ae:	6013      	str	r3, [r2, #0]
}
 80023b0:	4770      	bx	lr
 80023b2:	bf00      	nop
 80023b4:	200006ec 	.word	0x200006ec
 80023b8:	200000a4 	.word	0x200000a4

080023bc <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80023bc:	4b01      	ldr	r3, [pc, #4]	@ (80023c4 <HAL_GetTick+0x8>)
 80023be:	6818      	ldr	r0, [r3, #0]
}
 80023c0:	4770      	bx	lr
 80023c2:	bf00      	nop
 80023c4:	200006ec 	.word	0x200006ec

080023c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023c8:	b538      	push	{r3, r4, r5, lr}
 80023ca:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80023cc:	f7ff fff6 	bl	80023bc <HAL_GetTick>
 80023d0:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023d2:	f1b4 3fff 	cmp.w	r4, #4294967295
 80023d6:	d002      	beq.n	80023de <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 80023d8:	4b04      	ldr	r3, [pc, #16]	@ (80023ec <HAL_Delay+0x24>)
 80023da:	781b      	ldrb	r3, [r3, #0]
 80023dc:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80023de:	f7ff ffed 	bl	80023bc <HAL_GetTick>
 80023e2:	1b40      	subs	r0, r0, r5
 80023e4:	42a0      	cmp	r0, r4
 80023e6:	d3fa      	bcc.n	80023de <HAL_Delay+0x16>
  {
  }
}
 80023e8:	bd38      	pop	{r3, r4, r5, pc}
 80023ea:	bf00      	nop
 80023ec:	200000a4 	.word	0x200000a4

080023f0 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80023f0:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80023f2:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80023f4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80023f6:	f012 0f50 	tst.w	r2, #80	@ 0x50
 80023fa:	d11e      	bne.n	800243a <ADC_DMAConvCplt+0x4a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80023fc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80023fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002402:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	6892      	ldr	r2, [r2, #8]
 8002408:	f402 2260 	and.w	r2, r2, #917504	@ 0xe0000
 800240c:	f5b2 2f60 	cmp.w	r2, #917504	@ 0xe0000
 8002410:	d003      	beq.n	800241a <ADC_DMAConvCplt+0x2a>
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002412:	4618      	mov	r0, r3
 8002414:	f7fe f908 	bl	8000628 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002418:	bd08      	pop	{r3, pc}
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 800241a:	7b1a      	ldrb	r2, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800241c:	2a00      	cmp	r2, #0
 800241e:	d1f8      	bne.n	8002412 <ADC_DMAConvCplt+0x22>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002420:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002422:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002426:	629a      	str	r2, [r3, #40]	@ 0x28
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002428:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800242a:	f412 5f80 	tst.w	r2, #4096	@ 0x1000
 800242e:	d1f0      	bne.n	8002412 <ADC_DMAConvCplt+0x22>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002430:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002432:	f042 0201 	orr.w	r2, r2, #1
 8002436:	629a      	str	r2, [r3, #40]	@ 0x28
 8002438:	e7eb      	b.n	8002412 <ADC_DMAConvCplt+0x22>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800243a:	6a1b      	ldr	r3, [r3, #32]
 800243c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800243e:	4798      	blx	r3
}
 8002440:	e7ea      	b.n	8002418 <ADC_DMAConvCplt+0x28>

08002442 <HAL_ADC_ConvHalfCpltCallback>:
}
 8002442:	4770      	bx	lr

08002444 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002444:	b508      	push	{r3, lr}
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002446:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8002448:	f7ff fffb 	bl	8002442 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800244c:	bd08      	pop	{r3, pc}

0800244e <HAL_ADC_ErrorCallback>:
}
 800244e:	4770      	bx	lr

08002450 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002450:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002452:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002454:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8002456:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800245a:	6283      	str	r3, [r0, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800245c:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 800245e:	f043 0304 	orr.w	r3, r3, #4
 8002462:	62c3      	str	r3, [r0, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002464:	f7ff fff3 	bl	800244e <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002468:	bd08      	pop	{r3, pc}
	...

0800246c <HAL_ADC_ConfigChannel>:
{ 
 800246c:	b430      	push	{r4, r5}
 800246e:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0U;
 8002470:	2200      	movs	r2, #0
 8002472:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8002474:	f890 2024 	ldrb.w	r2, [r0, #36]	@ 0x24
 8002478:	2a01      	cmp	r2, #1
 800247a:	f000 808f 	beq.w	800259c <HAL_ADC_ConfigChannel+0x130>
 800247e:	4603      	mov	r3, r0
 8002480:	2201      	movs	r2, #1
 8002482:	f880 2024 	strb.w	r2, [r0, #36]	@ 0x24
  if (sConfig->Rank < 7U)
 8002486:	684a      	ldr	r2, [r1, #4]
 8002488:	2a06      	cmp	r2, #6
 800248a:	d82d      	bhi.n	80024e8 <HAL_ADC_ConfigChannel+0x7c>
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800248c:	6804      	ldr	r4, [r0, #0]
 800248e:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8002490:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8002494:	3a05      	subs	r2, #5
 8002496:	f04f 0c1f 	mov.w	ip, #31
 800249a:	fa0c fc02 	lsl.w	ip, ip, r2
 800249e:	ea20 000c 	bic.w	r0, r0, ip
 80024a2:	680d      	ldr	r5, [r1, #0]
 80024a4:	fa05 f202 	lsl.w	r2, r5, r2
 80024a8:	4302      	orrs	r2, r0
 80024aa:	6362      	str	r2, [r4, #52]	@ 0x34
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80024ac:	680a      	ldr	r2, [r1, #0]
 80024ae:	2a09      	cmp	r2, #9
 80024b0:	d938      	bls.n	8002524 <HAL_ADC_ConfigChannel+0xb8>
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80024b2:	681c      	ldr	r4, [r3, #0]
 80024b4:	68e0      	ldr	r0, [r4, #12]
 80024b6:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80024ba:	3a1e      	subs	r2, #30
 80024bc:	f04f 0c07 	mov.w	ip, #7
 80024c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80024c4:	ea20 000c 	bic.w	r0, r0, ip
 80024c8:	688d      	ldr	r5, [r1, #8]
 80024ca:	fa05 f202 	lsl.w	r2, r5, r2
 80024ce:	4302      	orrs	r2, r0
 80024d0:	60e2      	str	r2, [r4, #12]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80024d2:	680a      	ldr	r2, [r1, #0]
 80024d4:	3a10      	subs	r2, #16
 80024d6:	2a01      	cmp	r2, #1
 80024d8:	d934      	bls.n	8002544 <HAL_ADC_ConfigChannel+0xd8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024da:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 80024dc:	2200      	movs	r2, #0
 80024de:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
}
 80024e2:	b002      	add	sp, #8
 80024e4:	bc30      	pop	{r4, r5}
 80024e6:	4770      	bx	lr
  else if (sConfig->Rank < 13U)
 80024e8:	2a0c      	cmp	r2, #12
 80024ea:	d80d      	bhi.n	8002508 <HAL_ADC_ConfigChannel+0x9c>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80024ec:	6805      	ldr	r5, [r0, #0]
 80024ee:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 80024f0:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80024f4:	3a23      	subs	r2, #35	@ 0x23
 80024f6:	241f      	movs	r4, #31
 80024f8:	4094      	lsls	r4, r2
 80024fa:	ea20 0004 	bic.w	r0, r0, r4
 80024fe:	680c      	ldr	r4, [r1, #0]
 8002500:	4094      	lsls	r4, r2
 8002502:	4320      	orrs	r0, r4
 8002504:	6328      	str	r0, [r5, #48]	@ 0x30
 8002506:	e7d1      	b.n	80024ac <HAL_ADC_ConfigChannel+0x40>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002508:	6805      	ldr	r5, [r0, #0]
 800250a:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 800250c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8002510:	3a41      	subs	r2, #65	@ 0x41
 8002512:	241f      	movs	r4, #31
 8002514:	4094      	lsls	r4, r2
 8002516:	ea20 0004 	bic.w	r0, r0, r4
 800251a:	680c      	ldr	r4, [r1, #0]
 800251c:	4094      	lsls	r4, r2
 800251e:	4320      	orrs	r0, r4
 8002520:	62e8      	str	r0, [r5, #44]	@ 0x2c
 8002522:	e7c3      	b.n	80024ac <HAL_ADC_ConfigChannel+0x40>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002524:	681c      	ldr	r4, [r3, #0]
 8002526:	6920      	ldr	r0, [r4, #16]
 8002528:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800252c:	f04f 0c07 	mov.w	ip, #7
 8002530:	fa0c fc02 	lsl.w	ip, ip, r2
 8002534:	ea20 000c 	bic.w	r0, r0, ip
 8002538:	688d      	ldr	r5, [r1, #8]
 800253a:	fa05 f202 	lsl.w	r2, r5, r2
 800253e:	4302      	orrs	r2, r0
 8002540:	6122      	str	r2, [r4, #16]
 8002542:	e7c6      	b.n	80024d2 <HAL_ADC_ConfigChannel+0x66>
    if (hadc->Instance == ADC1)
 8002544:	681a      	ldr	r2, [r3, #0]
 8002546:	4816      	ldr	r0, [pc, #88]	@ (80025a0 <HAL_ADC_ConfigChannel+0x134>)
 8002548:	4282      	cmp	r2, r0
 800254a:	d005      	beq.n	8002558 <HAL_ADC_ConfigChannel+0xec>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800254c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800254e:	f042 0220 	orr.w	r2, r2, #32
 8002552:	629a      	str	r2, [r3, #40]	@ 0x28
      tmp_hal_status = HAL_ERROR;
 8002554:	2001      	movs	r0, #1
 8002556:	e7c1      	b.n	80024dc <HAL_ADC_ConfigChannel+0x70>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002558:	6890      	ldr	r0, [r2, #8]
 800255a:	f410 0f00 	tst.w	r0, #8388608	@ 0x800000
 800255e:	d11b      	bne.n	8002598 <HAL_ADC_ConfigChannel+0x12c>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002560:	6890      	ldr	r0, [r2, #8]
 8002562:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8002566:	6090      	str	r0, [r2, #8]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002568:	680a      	ldr	r2, [r1, #0]
 800256a:	2a10      	cmp	r2, #16
 800256c:	d001      	beq.n	8002572 <HAL_ADC_ConfigChannel+0x106>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800256e:	2000      	movs	r0, #0
 8002570:	e7b4      	b.n	80024dc <HAL_ADC_ConfigChannel+0x70>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002572:	4a0c      	ldr	r2, [pc, #48]	@ (80025a4 <HAL_ADC_ConfigChannel+0x138>)
 8002574:	6812      	ldr	r2, [r2, #0]
 8002576:	490c      	ldr	r1, [pc, #48]	@ (80025a8 <HAL_ADC_ConfigChannel+0x13c>)
 8002578:	fba1 1202 	umull	r1, r2, r1, r2
 800257c:	0c92      	lsrs	r2, r2, #18
 800257e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8002582:	0052      	lsls	r2, r2, #1
 8002584:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 8002586:	e002      	b.n	800258e <HAL_ADC_ConfigChannel+0x122>
            wait_loop_index--;
 8002588:	9a01      	ldr	r2, [sp, #4]
 800258a:	3a01      	subs	r2, #1
 800258c:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 800258e:	9a01      	ldr	r2, [sp, #4]
 8002590:	2a00      	cmp	r2, #0
 8002592:	d1f9      	bne.n	8002588 <HAL_ADC_ConfigChannel+0x11c>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002594:	2000      	movs	r0, #0
 8002596:	e7a1      	b.n	80024dc <HAL_ADC_ConfigChannel+0x70>
 8002598:	2000      	movs	r0, #0
 800259a:	e79f      	b.n	80024dc <HAL_ADC_ConfigChannel+0x70>
  __HAL_LOCK(hadc);
 800259c:	2002      	movs	r0, #2
 800259e:	e7a0      	b.n	80024e2 <HAL_ADC_ConfigChannel+0x76>
 80025a0:	40012400 	.word	0x40012400
 80025a4:	200000a0 	.word	0x200000a0
 80025a8:	431bde83 	.word	0x431bde83

080025ac <ADC_Enable>:
{
 80025ac:	b530      	push	{r4, r5, lr}
 80025ae:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0U;
 80025b0:	2300      	movs	r3, #0
 80025b2:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 80025b4:	6803      	ldr	r3, [r0, #0]
 80025b6:	689a      	ldr	r2, [r3, #8]
 80025b8:	f012 0f01 	tst.w	r2, #1
 80025bc:	d133      	bne.n	8002626 <ADC_Enable+0x7a>
 80025be:	4604      	mov	r4, r0
    __HAL_ADC_ENABLE(hadc);
 80025c0:	689a      	ldr	r2, [r3, #8]
 80025c2:	f042 0201 	orr.w	r2, r2, #1
 80025c6:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80025c8:	4b18      	ldr	r3, [pc, #96]	@ (800262c <ADC_Enable+0x80>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4a18      	ldr	r2, [pc, #96]	@ (8002630 <ADC_Enable+0x84>)
 80025ce:	fba2 2303 	umull	r2, r3, r2, r3
 80025d2:	0c9b      	lsrs	r3, r3, #18
 80025d4:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 80025d6:	e002      	b.n	80025de <ADC_Enable+0x32>
      wait_loop_index--;
 80025d8:	9b01      	ldr	r3, [sp, #4]
 80025da:	3b01      	subs	r3, #1
 80025dc:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 80025de:	9b01      	ldr	r3, [sp, #4]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d1f9      	bne.n	80025d8 <ADC_Enable+0x2c>
    tickstart = HAL_GetTick();
 80025e4:	f7ff feea 	bl	80023bc <HAL_GetTick>
 80025e8:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 80025ea:	6823      	ldr	r3, [r4, #0]
 80025ec:	689b      	ldr	r3, [r3, #8]
 80025ee:	f013 0f01 	tst.w	r3, #1
 80025f2:	d116      	bne.n	8002622 <ADC_Enable+0x76>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80025f4:	f7ff fee2 	bl	80023bc <HAL_GetTick>
 80025f8:	1b43      	subs	r3, r0, r5
 80025fa:	2b02      	cmp	r3, #2
 80025fc:	d9f5      	bls.n	80025ea <ADC_Enable+0x3e>
        if(ADC_IS_ENABLE(hadc) == RESET)
 80025fe:	6823      	ldr	r3, [r4, #0]
 8002600:	689b      	ldr	r3, [r3, #8]
 8002602:	f013 0f01 	tst.w	r3, #1
 8002606:	d1f0      	bne.n	80025ea <ADC_Enable+0x3e>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002608:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800260a:	f043 0310 	orr.w	r3, r3, #16
 800260e:	62a3      	str	r3, [r4, #40]	@ 0x28
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002610:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8002612:	f043 0301 	orr.w	r3, r3, #1
 8002616:	62e3      	str	r3, [r4, #44]	@ 0x2c
          __HAL_UNLOCK(hadc);
 8002618:	2300      	movs	r3, #0
 800261a:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
          return HAL_ERROR;
 800261e:	2001      	movs	r0, #1
 8002620:	e002      	b.n	8002628 <ADC_Enable+0x7c>
  return HAL_OK;
 8002622:	2000      	movs	r0, #0
 8002624:	e000      	b.n	8002628 <ADC_Enable+0x7c>
 8002626:	2000      	movs	r0, #0
}
 8002628:	b003      	add	sp, #12
 800262a:	bd30      	pop	{r4, r5, pc}
 800262c:	200000a0 	.word	0x200000a0
 8002630:	431bde83 	.word	0x431bde83

08002634 <HAL_ADC_Start_DMA>:
{
 8002634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002636:	4604      	mov	r4, r0
 8002638:	460d      	mov	r5, r1
 800263a:	4616      	mov	r6, r2
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 800263c:	6801      	ldr	r1, [r0, #0]
 800263e:	4844      	ldr	r0, [pc, #272]	@ (8002750 <HAL_ADC_Start_DMA+0x11c>)
 8002640:	4281      	cmp	r1, r0
 8002642:	d059      	beq.n	80026f8 <HAL_ADC_Start_DMA+0xc4>
 8002644:	4b43      	ldr	r3, [pc, #268]	@ (8002754 <HAL_ADC_Start_DMA+0x120>)
 8002646:	4299      	cmp	r1, r3
 8002648:	d056      	beq.n	80026f8 <HAL_ADC_Start_DMA+0xc4>
    __HAL_LOCK(hadc);
 800264a:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 800264e:	2b01      	cmp	r3, #1
 8002650:	d07c      	beq.n	800274c <HAL_ADC_Start_DMA+0x118>
 8002652:	2301      	movs	r3, #1
 8002654:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
    tmp_hal_status = ADC_Enable(hadc);
 8002658:	4620      	mov	r0, r4
 800265a:	f7ff ffa7 	bl	80025ac <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 800265e:	4607      	mov	r7, r0
 8002660:	2800      	cmp	r0, #0
 8002662:	d16e      	bne.n	8002742 <HAL_ADC_Start_DMA+0x10e>
      ADC_STATE_CLR_SET(hadc->State,
 8002664:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8002666:	f421 6170 	bic.w	r1, r1, #3840	@ 0xf00
 800266a:	f021 0101 	bic.w	r1, r1, #1
 800266e:	f441 7180 	orr.w	r1, r1, #256	@ 0x100
 8002672:	62a1      	str	r1, [r4, #40]	@ 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002674:	6822      	ldr	r2, [r4, #0]
 8002676:	4b37      	ldr	r3, [pc, #220]	@ (8002754 <HAL_ADC_Start_DMA+0x120>)
 8002678:	429a      	cmp	r2, r3
 800267a:	d044      	beq.n	8002706 <HAL_ADC_Start_DMA+0xd2>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800267c:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800267e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002682:	62a3      	str	r3, [r4, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002684:	6853      	ldr	r3, [r2, #4]
 8002686:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800268a:	d005      	beq.n	8002698 <HAL_ADC_Start_DMA+0x64>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800268c:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800268e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002692:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002696:	62a3      	str	r3, [r4, #40]	@ 0x28
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002698:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800269a:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 800269e:	d048      	beq.n	8002732 <HAL_ADC_Start_DMA+0xfe>
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80026a0:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80026a2:	f023 0306 	bic.w	r3, r3, #6
 80026a6:	62e3      	str	r3, [r4, #44]	@ 0x2c
      __HAL_UNLOCK(hadc);
 80026a8:	2300      	movs	r3, #0
 80026aa:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80026ae:	6a23      	ldr	r3, [r4, #32]
 80026b0:	4a29      	ldr	r2, [pc, #164]	@ (8002758 <HAL_ADC_Start_DMA+0x124>)
 80026b2:	629a      	str	r2, [r3, #40]	@ 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80026b4:	6a23      	ldr	r3, [r4, #32]
 80026b6:	4a29      	ldr	r2, [pc, #164]	@ (800275c <HAL_ADC_Start_DMA+0x128>)
 80026b8:	62da      	str	r2, [r3, #44]	@ 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80026ba:	6a23      	ldr	r3, [r4, #32]
 80026bc:	4a28      	ldr	r2, [pc, #160]	@ (8002760 <HAL_ADC_Start_DMA+0x12c>)
 80026be:	631a      	str	r2, [r3, #48]	@ 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80026c0:	6823      	ldr	r3, [r4, #0]
 80026c2:	f06f 0202 	mvn.w	r2, #2
 80026c6:	601a      	str	r2, [r3, #0]
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80026c8:	6822      	ldr	r2, [r4, #0]
 80026ca:	6893      	ldr	r3, [r2, #8]
 80026cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026d0:	6093      	str	r3, [r2, #8]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80026d2:	6821      	ldr	r1, [r4, #0]
 80026d4:	4633      	mov	r3, r6
 80026d6:	462a      	mov	r2, r5
 80026d8:	314c      	adds	r1, #76	@ 0x4c
 80026da:	6a20      	ldr	r0, [r4, #32]
 80026dc:	f000 fa34 	bl	8002b48 <HAL_DMA_Start_IT>
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80026e0:	6823      	ldr	r3, [r4, #0]
 80026e2:	689a      	ldr	r2, [r3, #8]
 80026e4:	f402 2260 	and.w	r2, r2, #917504	@ 0xe0000
 80026e8:	f5b2 2f60 	cmp.w	r2, #917504	@ 0xe0000
 80026ec:	d024      	beq.n	8002738 <HAL_ADC_Start_DMA+0x104>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80026ee:	689a      	ldr	r2, [r3, #8]
 80026f0:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80026f4:	609a      	str	r2, [r3, #8]
 80026f6:	e027      	b.n	8002748 <HAL_ADC_Start_DMA+0x114>
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80026f8:	4b15      	ldr	r3, [pc, #84]	@ (8002750 <HAL_ADC_Start_DMA+0x11c>)
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	f413 2f70 	tst.w	r3, #983040	@ 0xf0000
 8002700:	d0a3      	beq.n	800264a <HAL_ADC_Start_DMA+0x16>
    tmp_hal_status = HAL_ERROR;
 8002702:	2701      	movs	r7, #1
 8002704:	e020      	b.n	8002748 <HAL_ADC_Start_DMA+0x114>
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002706:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	f413 2f70 	tst.w	r3, #983040	@ 0xf0000
 8002710:	d0b4      	beq.n	800267c <HAL_ADC_Start_DMA+0x48>
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002712:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002714:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002718:	62a3      	str	r3, [r4, #40]	@ 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800271a:	4b0d      	ldr	r3, [pc, #52]	@ (8002750 <HAL_ADC_Start_DMA+0x11c>)
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8002722:	d0b9      	beq.n	8002698 <HAL_ADC_Start_DMA+0x64>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002724:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002726:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800272a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800272e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002730:	e7b2      	b.n	8002698 <HAL_ADC_Start_DMA+0x64>
        ADC_CLEAR_ERRORCODE(hadc);
 8002732:	2300      	movs	r3, #0
 8002734:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002736:	e7b7      	b.n	80026a8 <HAL_ADC_Start_DMA+0x74>
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002738:	689a      	ldr	r2, [r3, #8]
 800273a:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 800273e:	609a      	str	r2, [r3, #8]
 8002740:	e002      	b.n	8002748 <HAL_ADC_Start_DMA+0x114>
      __HAL_UNLOCK(hadc);
 8002742:	2300      	movs	r3, #0
 8002744:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
}
 8002748:	4638      	mov	r0, r7
 800274a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_LOCK(hadc);
 800274c:	2702      	movs	r7, #2
 800274e:	e7fb      	b.n	8002748 <HAL_ADC_Start_DMA+0x114>
 8002750:	40012400 	.word	0x40012400
 8002754:	40012800 	.word	0x40012800
 8002758:	080023f1 	.word	0x080023f1
 800275c:	08002445 	.word	0x08002445
 8002760:	08002451 	.word	0x08002451

08002764 <ADC_ConversionStop_Disable>:
{
 8002764:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002766:	6803      	ldr	r3, [r0, #0]
 8002768:	689a      	ldr	r2, [r3, #8]
 800276a:	f012 0f01 	tst.w	r2, #1
 800276e:	d101      	bne.n	8002774 <ADC_ConversionStop_Disable+0x10>
  return HAL_OK;
 8002770:	2000      	movs	r0, #0
}
 8002772:	bd38      	pop	{r3, r4, r5, pc}
 8002774:	4604      	mov	r4, r0
    __HAL_ADC_DISABLE(hadc);
 8002776:	689a      	ldr	r2, [r3, #8]
 8002778:	f022 0201 	bic.w	r2, r2, #1
 800277c:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 800277e:	f7ff fe1d 	bl	80023bc <HAL_GetTick>
 8002782:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002784:	6823      	ldr	r3, [r4, #0]
 8002786:	689b      	ldr	r3, [r3, #8]
 8002788:	f013 0f01 	tst.w	r3, #1
 800278c:	d013      	beq.n	80027b6 <ADC_ConversionStop_Disable+0x52>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800278e:	f7ff fe15 	bl	80023bc <HAL_GetTick>
 8002792:	1b43      	subs	r3, r0, r5
 8002794:	2b02      	cmp	r3, #2
 8002796:	d9f5      	bls.n	8002784 <ADC_ConversionStop_Disable+0x20>
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002798:	6823      	ldr	r3, [r4, #0]
 800279a:	689b      	ldr	r3, [r3, #8]
 800279c:	f013 0f01 	tst.w	r3, #1
 80027a0:	d0f0      	beq.n	8002784 <ADC_ConversionStop_Disable+0x20>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027a2:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80027a4:	f043 0310 	orr.w	r3, r3, #16
 80027a8:	62a3      	str	r3, [r4, #40]	@ 0x28
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027aa:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80027ac:	f043 0301 	orr.w	r3, r3, #1
 80027b0:	62e3      	str	r3, [r4, #44]	@ 0x2c
          return HAL_ERROR;
 80027b2:	2001      	movs	r0, #1
 80027b4:	e7dd      	b.n	8002772 <ADC_ConversionStop_Disable+0xe>
  return HAL_OK;
 80027b6:	2000      	movs	r0, #0
 80027b8:	e7db      	b.n	8002772 <ADC_ConversionStop_Disable+0xe>
	...

080027bc <HAL_ADC_Init>:
  if(hadc == NULL)
 80027bc:	2800      	cmp	r0, #0
 80027be:	d07b      	beq.n	80028b8 <HAL_ADC_Init+0xfc>
{
 80027c0:	b570      	push	{r4, r5, r6, lr}
 80027c2:	4604      	mov	r4, r0
  if (hadc->State == HAL_ADC_STATE_RESET)
 80027c4:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d04d      	beq.n	8002866 <HAL_ADC_Init+0xaa>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80027ca:	4620      	mov	r0, r4
 80027cc:	f7ff ffca 	bl	8002764 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80027d0:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80027d2:	f013 0310 	ands.w	r3, r3, #16
 80027d6:	d169      	bne.n	80028ac <HAL_ADC_Init+0xf0>
 80027d8:	2800      	cmp	r0, #0
 80027da:	d167      	bne.n	80028ac <HAL_ADC_Init+0xf0>
    ADC_STATE_CLR_SET(hadc->State,
 80027dc:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80027de:	f422 5288 	bic.w	r2, r2, #4352	@ 0x1100
 80027e2:	f022 0202 	bic.w	r2, r2, #2
 80027e6:	f042 0202 	orr.w	r2, r2, #2
 80027ea:	62a2      	str	r2, [r4, #40]	@ 0x28
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80027ec:	6862      	ldr	r2, [r4, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80027ee:	69e1      	ldr	r1, [r4, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80027f0:	430a      	orrs	r2, r1
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80027f2:	7b21      	ldrb	r1, [r4, #12]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80027f4:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80027f8:	68a5      	ldr	r5, [r4, #8]
 80027fa:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 80027fe:	d002      	beq.n	8002806 <HAL_ADC_Init+0x4a>
 8002800:	2d01      	cmp	r5, #1
 8002802:	d036      	beq.n	8002872 <HAL_ADC_Init+0xb6>
 8002804:	461d      	mov	r5, r3
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002806:	7d26      	ldrb	r6, [r4, #20]
 8002808:	2e01      	cmp	r6, #1
 800280a:	d035      	beq.n	8002878 <HAL_ADC_Init+0xbc>
      MODIFY_REG(hadc->Instance->CR1,
 800280c:	6826      	ldr	r6, [r4, #0]
 800280e:	6871      	ldr	r1, [r6, #4]
 8002810:	f421 4169 	bic.w	r1, r1, #59648	@ 0xe900
 8002814:	4329      	orrs	r1, r5
 8002816:	6071      	str	r1, [r6, #4]
      MODIFY_REG(hadc->Instance->CR2,
 8002818:	6825      	ldr	r5, [r4, #0]
 800281a:	68ae      	ldr	r6, [r5, #8]
 800281c:	4927      	ldr	r1, [pc, #156]	@ (80028bc <HAL_ADC_Init+0x100>)
 800281e:	4031      	ands	r1, r6
 8002820:	4311      	orrs	r1, r2
 8002822:	60a9      	str	r1, [r5, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002824:	68a1      	ldr	r1, [r4, #8]
 8002826:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 800282a:	d001      	beq.n	8002830 <HAL_ADC_Init+0x74>
 800282c:	2901      	cmp	r1, #1
 800282e:	d102      	bne.n	8002836 <HAL_ADC_Init+0x7a>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002830:	6923      	ldr	r3, [r4, #16]
 8002832:	3b01      	subs	r3, #1
 8002834:	051b      	lsls	r3, r3, #20
    MODIFY_REG(hadc->Instance->SQR1,
 8002836:	6825      	ldr	r5, [r4, #0]
 8002838:	6ae9      	ldr	r1, [r5, #44]	@ 0x2c
 800283a:	f421 0170 	bic.w	r1, r1, #15728640	@ 0xf00000
 800283e:	430b      	orrs	r3, r1
 8002840:	62eb      	str	r3, [r5, #44]	@ 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002842:	6823      	ldr	r3, [r4, #0]
 8002844:	6899      	ldr	r1, [r3, #8]
 8002846:	4b1e      	ldr	r3, [pc, #120]	@ (80028c0 <HAL_ADC_Init+0x104>)
 8002848:	400b      	ands	r3, r1
 800284a:	429a      	cmp	r2, r3
 800284c:	d025      	beq.n	800289a <HAL_ADC_Init+0xde>
      ADC_STATE_CLR_SET(hadc->State,
 800284e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002850:	f023 0312 	bic.w	r3, r3, #18
 8002854:	f043 0310 	orr.w	r3, r3, #16
 8002858:	62a3      	str	r3, [r4, #40]	@ 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800285a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800285c:	f043 0301 	orr.w	r3, r3, #1
 8002860:	62e3      	str	r3, [r4, #44]	@ 0x2c
      tmp_hal_status = HAL_ERROR;
 8002862:	2001      	movs	r0, #1
 8002864:	e027      	b.n	80028b6 <HAL_ADC_Init+0xfa>
    ADC_CLEAR_ERRORCODE(hadc);
 8002866:	62c3      	str	r3, [r0, #44]	@ 0x2c
    hadc->Lock = HAL_UNLOCKED;
 8002868:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
    HAL_ADC_MspInit(hadc);
 800286c:	f7fd fe1e 	bl	80004ac <HAL_ADC_MspInit>
 8002870:	e7ab      	b.n	80027ca <HAL_ADC_Init+0xe>
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002872:	f44f 7580 	mov.w	r5, #256	@ 0x100
 8002876:	e7c6      	b.n	8002806 <HAL_ADC_Init+0x4a>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002878:	b931      	cbnz	r1, 8002888 <HAL_ADC_Init+0xcc>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800287a:	69a1      	ldr	r1, [r4, #24]
 800287c:	3901      	subs	r1, #1
 800287e:	ea45 3141 	orr.w	r1, r5, r1, lsl #13
 8002882:	f441 6500 	orr.w	r5, r1, #2048	@ 0x800
 8002886:	e7c1      	b.n	800280c <HAL_ADC_Init+0x50>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002888:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800288a:	f041 0120 	orr.w	r1, r1, #32
 800288e:	62a1      	str	r1, [r4, #40]	@ 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002890:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8002892:	f041 0101 	orr.w	r1, r1, #1
 8002896:	62e1      	str	r1, [r4, #44]	@ 0x2c
 8002898:	e7b8      	b.n	800280c <HAL_ADC_Init+0x50>
      ADC_CLEAR_ERRORCODE(hadc);
 800289a:	2300      	movs	r3, #0
 800289c:	62e3      	str	r3, [r4, #44]	@ 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 800289e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80028a0:	f023 0303 	bic.w	r3, r3, #3
 80028a4:	f043 0301 	orr.w	r3, r3, #1
 80028a8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80028aa:	e004      	b.n	80028b6 <HAL_ADC_Init+0xfa>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028ac:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80028ae:	f043 0310 	orr.w	r3, r3, #16
 80028b2:	62a3      	str	r3, [r4, #40]	@ 0x28
    tmp_hal_status = HAL_ERROR;
 80028b4:	2001      	movs	r0, #1
}
 80028b6:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80028b8:	2001      	movs	r0, #1
}
 80028ba:	4770      	bx	lr
 80028bc:	ffe1f7fd 	.word	0xffe1f7fd
 80028c0:	ff1f0efe 	.word	0xff1f0efe

080028c4 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 80028c4:	b570      	push	{r4, r5, r6, lr}
 80028c6:	b082      	sub	sp, #8
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 80028c8:	2300      	movs	r3, #0
 80028ca:	9301      	str	r3, [sp, #4]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80028cc:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 80028d0:	2b01      	cmp	r3, #1
 80028d2:	d072      	beq.n	80029ba <HAL_ADCEx_Calibration_Start+0xf6>
 80028d4:	4604      	mov	r4, r0
 80028d6:	2301      	movs	r3, #1
 80028d8:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80028dc:	f7ff ff42 	bl	8002764 <ADC_ConversionStop_Disable>
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 80028e0:	4620      	mov	r0, r4
 80028e2:	f7ff fe63 	bl	80025ac <ADC_Enable>

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 80028e6:	4605      	mov	r5, r0
 80028e8:	b128      	cbz	r0, 80028f6 <HAL_ADCEx_Calibration_Start+0x32>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028ea:	2300      	movs	r3, #0
 80028ec:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
}
 80028f0:	4628      	mov	r0, r5
 80028f2:	b002      	add	sp, #8
 80028f4:	bd70      	pop	{r4, r5, r6, pc}
     ADC_STATE_CLR_SET(hadc->State,
 80028f6:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80028f8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80028fc:	f023 0302 	bic.w	r3, r3, #2
 8002900:	f043 0302 	orr.w	r3, r3, #2
 8002904:	62a3      	str	r3, [r4, #40]	@ 0x28
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002906:	4b2e      	ldr	r3, [pc, #184]	@ (80029c0 <HAL_ADCEx_Calibration_Start+0xfc>)
 8002908:	681e      	ldr	r6, [r3, #0]
 800290a:	2002      	movs	r0, #2
 800290c:	f000 ff34 	bl	8003778 <HAL_RCCEx_GetPeriphCLKFreq>
 8002910:	fbb6 f6f0 	udiv	r6, r6, r0
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8002914:	0076      	lsls	r6, r6, #1
    wait_loop_index = ((SystemCoreClock
 8002916:	9601      	str	r6, [sp, #4]
    while(wait_loop_index != 0U)
 8002918:	e002      	b.n	8002920 <HAL_ADCEx_Calibration_Start+0x5c>
      wait_loop_index--;
 800291a:	9b01      	ldr	r3, [sp, #4]
 800291c:	3b01      	subs	r3, #1
 800291e:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8002920:	9b01      	ldr	r3, [sp, #4]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d1f9      	bne.n	800291a <HAL_ADCEx_Calibration_Start+0x56>
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8002926:	6822      	ldr	r2, [r4, #0]
 8002928:	6893      	ldr	r3, [r2, #8]
 800292a:	f043 0308 	orr.w	r3, r3, #8
 800292e:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();  
 8002930:	f7ff fd44 	bl	80023bc <HAL_GetTick>
 8002934:	4606      	mov	r6, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002936:	6823      	ldr	r3, [r4, #0]
 8002938:	689a      	ldr	r2, [r3, #8]
 800293a:	f012 0f08 	tst.w	r2, #8
 800293e:	d014      	beq.n	800296a <HAL_ADCEx_Calibration_Start+0xa6>
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002940:	f7ff fd3c 	bl	80023bc <HAL_GetTick>
 8002944:	1b80      	subs	r0, r0, r6
 8002946:	280a      	cmp	r0, #10
 8002948:	d9f5      	bls.n	8002936 <HAL_ADCEx_Calibration_Start+0x72>
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800294a:	6823      	ldr	r3, [r4, #0]
 800294c:	689b      	ldr	r3, [r3, #8]
 800294e:	f013 0f08 	tst.w	r3, #8
 8002952:	d0f0      	beq.n	8002936 <HAL_ADCEx_Calibration_Start+0x72>
          ADC_STATE_CLR_SET(hadc->State,
 8002954:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002956:	f023 0312 	bic.w	r3, r3, #18
 800295a:	f043 0310 	orr.w	r3, r3, #16
 800295e:	62a3      	str	r3, [r4, #40]	@ 0x28
          __HAL_UNLOCK(hadc);
 8002960:	2300      	movs	r3, #0
 8002962:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
          return HAL_ERROR;
 8002966:	2501      	movs	r5, #1
 8002968:	e7c2      	b.n	80028f0 <HAL_ADCEx_Calibration_Start+0x2c>
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 800296a:	689a      	ldr	r2, [r3, #8]
 800296c:	f042 0204 	orr.w	r2, r2, #4
 8002970:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();  
 8002972:	f7ff fd23 	bl	80023bc <HAL_GetTick>
 8002976:	4606      	mov	r6, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002978:	6823      	ldr	r3, [r4, #0]
 800297a:	689b      	ldr	r3, [r3, #8]
 800297c:	f013 0f04 	tst.w	r3, #4
 8002980:	d014      	beq.n	80029ac <HAL_ADCEx_Calibration_Start+0xe8>
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002982:	f7ff fd1b 	bl	80023bc <HAL_GetTick>
 8002986:	1b80      	subs	r0, r0, r6
 8002988:	280a      	cmp	r0, #10
 800298a:	d9f5      	bls.n	8002978 <HAL_ADCEx_Calibration_Start+0xb4>
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800298c:	6823      	ldr	r3, [r4, #0]
 800298e:	689b      	ldr	r3, [r3, #8]
 8002990:	f013 0f04 	tst.w	r3, #4
 8002994:	d0f0      	beq.n	8002978 <HAL_ADCEx_Calibration_Start+0xb4>
          ADC_STATE_CLR_SET(hadc->State,
 8002996:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002998:	f023 0312 	bic.w	r3, r3, #18
 800299c:	f043 0310 	orr.w	r3, r3, #16
 80029a0:	62a3      	str	r3, [r4, #40]	@ 0x28
          __HAL_UNLOCK(hadc);
 80029a2:	2300      	movs	r3, #0
 80029a4:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
          return HAL_ERROR;
 80029a8:	2501      	movs	r5, #1
 80029aa:	e7a1      	b.n	80028f0 <HAL_ADCEx_Calibration_Start+0x2c>
    ADC_STATE_CLR_SET(hadc->State,
 80029ac:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80029ae:	f023 0303 	bic.w	r3, r3, #3
 80029b2:	f043 0301 	orr.w	r3, r3, #1
 80029b6:	62a3      	str	r3, [r4, #40]	@ 0x28
 80029b8:	e797      	b.n	80028ea <HAL_ADCEx_Calibration_Start+0x26>
  __HAL_LOCK(hadc);
 80029ba:	2502      	movs	r5, #2
 80029bc:	e798      	b.n	80028f0 <HAL_ADCEx_Calibration_Start+0x2c>
 80029be:	bf00      	nop
 80029c0:	200000a0 	.word	0x200000a0

080029c4 <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 80029c4:	2800      	cmp	r0, #0
 80029c6:	db08      	blt.n	80029da <__NVIC_SetPriority+0x16>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029c8:	0109      	lsls	r1, r1, #4
 80029ca:	b2c9      	uxtb	r1, r1
 80029cc:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 80029d0:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 80029d4:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 80029d8:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029da:	f000 000f 	and.w	r0, r0, #15
 80029de:	0109      	lsls	r1, r1, #4
 80029e0:	b2c9      	uxtb	r1, r1
 80029e2:	4b01      	ldr	r3, [pc, #4]	@ (80029e8 <__NVIC_SetPriority+0x24>)
 80029e4:	5419      	strb	r1, [r3, r0]
  }
}
 80029e6:	4770      	bx	lr
 80029e8:	e000ed14 	.word	0xe000ed14

080029ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029ec:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029ee:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029f2:	f1c0 0c07 	rsb	ip, r0, #7
 80029f6:	f1bc 0f04 	cmp.w	ip, #4
 80029fa:	bf28      	it	cs
 80029fc:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a00:	1d03      	adds	r3, r0, #4
 8002a02:	2b06      	cmp	r3, #6
 8002a04:	d90f      	bls.n	8002a26 <NVIC_EncodePriority+0x3a>
 8002a06:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a08:	f04f 3eff 	mov.w	lr, #4294967295
 8002a0c:	fa0e f00c 	lsl.w	r0, lr, ip
 8002a10:	ea21 0100 	bic.w	r1, r1, r0
 8002a14:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a16:	fa0e fe03 	lsl.w	lr, lr, r3
 8002a1a:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 8002a1e:	ea41 0002 	orr.w	r0, r1, r2
 8002a22:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a26:	2300      	movs	r3, #0
 8002a28:	e7ee      	b.n	8002a08 <NVIC_EncodePriority+0x1c>
	...

08002a2c <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a2c:	4a07      	ldr	r2, [pc, #28]	@ (8002a4c <HAL_NVIC_SetPriorityGrouping+0x20>)
 8002a2e:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a30:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002a34:	041b      	lsls	r3, r3, #16
 8002a36:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002a38:	0200      	lsls	r0, r0, #8
 8002a3a:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a3e:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8002a40:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002a44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8002a48:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8002a4a:	4770      	bx	lr
 8002a4c:	e000ed00 	.word	0xe000ed00

08002a50 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a50:	b510      	push	{r4, lr}
 8002a52:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a54:	4b05      	ldr	r3, [pc, #20]	@ (8002a6c <HAL_NVIC_SetPriority+0x1c>)
 8002a56:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a58:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8002a5c:	f7ff ffc6 	bl	80029ec <NVIC_EncodePriority>
 8002a60:	4601      	mov	r1, r0
 8002a62:	4620      	mov	r0, r4
 8002a64:	f7ff ffae 	bl	80029c4 <__NVIC_SetPriority>
}
 8002a68:	bd10      	pop	{r4, pc}
 8002a6a:	bf00      	nop
 8002a6c:	e000ed00 	.word	0xe000ed00

08002a70 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002a70:	2800      	cmp	r0, #0
 8002a72:	db07      	blt.n	8002a84 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a74:	f000 021f 	and.w	r2, r0, #31
 8002a78:	0940      	lsrs	r0, r0, #5
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	4093      	lsls	r3, r2
 8002a7e:	4a02      	ldr	r2, [pc, #8]	@ (8002a88 <HAL_NVIC_EnableIRQ+0x18>)
 8002a80:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002a84:	4770      	bx	lr
 8002a86:	bf00      	nop
 8002a88:	e000e100 	.word	0xe000e100

08002a8c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a8c:	3801      	subs	r0, #1
 8002a8e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8002a92:	d20b      	bcs.n	8002aac <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a94:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8002a98:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a9a:	4a05      	ldr	r2, [pc, #20]	@ (8002ab0 <HAL_SYSTICK_Config+0x24>)
 8002a9c:	21f0      	movs	r1, #240	@ 0xf0
 8002a9e:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002aa2:	2000      	movs	r0, #0
 8002aa4:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002aa6:	2207      	movs	r2, #7
 8002aa8:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002aaa:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8002aac:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8002aae:	4770      	bx	lr
 8002ab0:	e000ed00 	.word	0xe000ed00

08002ab4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ab4:	b430      	push	{r4, r5}
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002ab6:	2401      	movs	r4, #1
 8002ab8:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 8002aba:	40ac      	lsls	r4, r5
 8002abc:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
 8002abe:	606c      	str	r4, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002ac0:	6804      	ldr	r4, [r0, #0]
 8002ac2:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002ac4:	6843      	ldr	r3, [r0, #4]
 8002ac6:	2b10      	cmp	r3, #16
 8002ac8:	d005      	beq.n	8002ad6 <DMA_SetConfig+0x22>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8002aca:	6803      	ldr	r3, [r0, #0]
 8002acc:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8002ace:	6803      	ldr	r3, [r0, #0]
 8002ad0:	60da      	str	r2, [r3, #12]
  }
}
 8002ad2:	bc30      	pop	{r4, r5}
 8002ad4:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 8002ad6:	6803      	ldr	r3, [r0, #0]
 8002ad8:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 8002ada:	6803      	ldr	r3, [r0, #0]
 8002adc:	60d9      	str	r1, [r3, #12]
 8002ade:	e7f8      	b.n	8002ad2 <DMA_SetConfig+0x1e>

08002ae0 <HAL_DMA_Init>:
  if(hdma == NULL)
 8002ae0:	b350      	cbz	r0, 8002b38 <HAL_DMA_Init+0x58>
{
 8002ae2:	b410      	push	{r4}
 8002ae4:	4602      	mov	r2, r0
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002ae6:	6801      	ldr	r1, [r0, #0]
 8002ae8:	4b14      	ldr	r3, [pc, #80]	@ (8002b3c <HAL_DMA_Init+0x5c>)
 8002aea:	440b      	add	r3, r1
 8002aec:	4814      	ldr	r0, [pc, #80]	@ (8002b40 <HAL_DMA_Init+0x60>)
 8002aee:	fba0 0303 	umull	r0, r3, r0, r3
 8002af2:	091b      	lsrs	r3, r3, #4
 8002af4:	009b      	lsls	r3, r3, #2
 8002af6:	6413      	str	r3, [r2, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8002af8:	4b12      	ldr	r3, [pc, #72]	@ (8002b44 <HAL_DMA_Init+0x64>)
 8002afa:	63d3      	str	r3, [r2, #60]	@ 0x3c
  hdma->State = HAL_DMA_STATE_BUSY;
 8002afc:	2302      	movs	r3, #2
 8002afe:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21
  tmp = hdma->Instance->CCR;
 8002b02:	6808      	ldr	r0, [r1, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002b04:	f36f 100d 	bfc	r0, #4, #10
  tmp |=  hdma->Init.Direction        |
 8002b08:	6853      	ldr	r3, [r2, #4]
 8002b0a:	6894      	ldr	r4, [r2, #8]
 8002b0c:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b0e:	68d4      	ldr	r4, [r2, #12]
 8002b10:	4323      	orrs	r3, r4
 8002b12:	6914      	ldr	r4, [r2, #16]
 8002b14:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b16:	6954      	ldr	r4, [r2, #20]
 8002b18:	4323      	orrs	r3, r4
 8002b1a:	6994      	ldr	r4, [r2, #24]
 8002b1c:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b1e:	69d4      	ldr	r4, [r2, #28]
 8002b20:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 8002b22:	4303      	orrs	r3, r0
  hdma->Instance->CCR = tmp;
 8002b24:	600b      	str	r3, [r1, #0]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b26:	2000      	movs	r0, #0
 8002b28:	6390      	str	r0, [r2, #56]	@ 0x38
  hdma->State = HAL_DMA_STATE_READY;
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21
  hdma->Lock = HAL_UNLOCKED;
 8002b30:	f882 0020 	strb.w	r0, [r2, #32]
}
 8002b34:	bc10      	pop	{r4}
 8002b36:	4770      	bx	lr
    return HAL_ERROR;
 8002b38:	2001      	movs	r0, #1
}
 8002b3a:	4770      	bx	lr
 8002b3c:	bffdfff8 	.word	0xbffdfff8
 8002b40:	cccccccd 	.word	0xcccccccd
 8002b44:	40020000 	.word	0x40020000

08002b48 <HAL_DMA_Start_IT>:
{
 8002b48:	b538      	push	{r3, r4, r5, lr}
 8002b4a:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 8002b4c:	f890 0020 	ldrb.w	r0, [r0, #32]
 8002b50:	2801      	cmp	r0, #1
 8002b52:	d032      	beq.n	8002bba <HAL_DMA_Start_IT+0x72>
 8002b54:	2001      	movs	r0, #1
 8002b56:	f884 0020 	strb.w	r0, [r4, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8002b5a:	f894 0021 	ldrb.w	r0, [r4, #33]	@ 0x21
 8002b5e:	b2c0      	uxtb	r0, r0
 8002b60:	2801      	cmp	r0, #1
 8002b62:	d004      	beq.n	8002b6e <HAL_DMA_Start_IT+0x26>
    __HAL_UNLOCK(hdma); 
 8002b64:	2300      	movs	r3, #0
 8002b66:	f884 3020 	strb.w	r3, [r4, #32]
    status = HAL_BUSY;
 8002b6a:	2002      	movs	r0, #2
}
 8002b6c:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8002b6e:	2002      	movs	r0, #2
 8002b70:	f884 0021 	strb.w	r0, [r4, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b74:	2000      	movs	r0, #0
 8002b76:	63a0      	str	r0, [r4, #56]	@ 0x38
    __HAL_DMA_DISABLE(hdma);
 8002b78:	6825      	ldr	r5, [r4, #0]
 8002b7a:	6828      	ldr	r0, [r5, #0]
 8002b7c:	f020 0001 	bic.w	r0, r0, #1
 8002b80:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002b82:	4620      	mov	r0, r4
 8002b84:	f7ff ff96 	bl	8002ab4 <DMA_SetConfig>
    if(NULL != hdma->XferHalfCpltCallback)
 8002b88:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8002b8a:	b15b      	cbz	r3, 8002ba4 <HAL_DMA_Start_IT+0x5c>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b8c:	6822      	ldr	r2, [r4, #0]
 8002b8e:	6813      	ldr	r3, [r2, #0]
 8002b90:	f043 030e 	orr.w	r3, r3, #14
 8002b94:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 8002b96:	6822      	ldr	r2, [r4, #0]
 8002b98:	6813      	ldr	r3, [r2, #0]
 8002b9a:	f043 0301 	orr.w	r3, r3, #1
 8002b9e:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002ba0:	2000      	movs	r0, #0
 8002ba2:	e7e3      	b.n	8002b6c <HAL_DMA_Start_IT+0x24>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002ba4:	6822      	ldr	r2, [r4, #0]
 8002ba6:	6813      	ldr	r3, [r2, #0]
 8002ba8:	f023 0304 	bic.w	r3, r3, #4
 8002bac:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002bae:	6822      	ldr	r2, [r4, #0]
 8002bb0:	6813      	ldr	r3, [r2, #0]
 8002bb2:	f043 030a 	orr.w	r3, r3, #10
 8002bb6:	6013      	str	r3, [r2, #0]
 8002bb8:	e7ed      	b.n	8002b96 <HAL_DMA_Start_IT+0x4e>
  __HAL_LOCK(hdma);
 8002bba:	2002      	movs	r0, #2
 8002bbc:	e7d6      	b.n	8002b6c <HAL_DMA_Start_IT+0x24>

08002bbe <HAL_DMA_Abort>:
{
 8002bbe:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002bc0:	f890 2021 	ldrb.w	r2, [r0, #33]	@ 0x21
 8002bc4:	b2d2      	uxtb	r2, r2
 8002bc6:	2a02      	cmp	r2, #2
 8002bc8:	d006      	beq.n	8002bd8 <HAL_DMA_Abort+0x1a>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002bca:	2204      	movs	r2, #4
 8002bcc:	6382      	str	r2, [r0, #56]	@ 0x38
    __HAL_UNLOCK(hdma);
 8002bce:	2200      	movs	r2, #0
 8002bd0:	f880 2020 	strb.w	r2, [r0, #32]
    return HAL_ERROR;
 8002bd4:	2001      	movs	r0, #1
 8002bd6:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002bd8:	6801      	ldr	r1, [r0, #0]
 8002bda:	680a      	ldr	r2, [r1, #0]
 8002bdc:	f022 020e 	bic.w	r2, r2, #14
 8002be0:	600a      	str	r2, [r1, #0]
    __HAL_DMA_DISABLE(hdma);
 8002be2:	6801      	ldr	r1, [r0, #0]
 8002be4:	680a      	ldr	r2, [r1, #0]
 8002be6:	f022 0201 	bic.w	r2, r2, #1
 8002bea:	600a      	str	r2, [r1, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002bec:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8002bee:	6bc0      	ldr	r0, [r0, #60]	@ 0x3c
 8002bf0:	2101      	movs	r1, #1
 8002bf2:	fa01 f202 	lsl.w	r2, r1, r2
 8002bf6:	6042      	str	r2, [r0, #4]
  hdma->State = HAL_DMA_STATE_READY;
 8002bf8:	f883 1021 	strb.w	r1, [r3, #33]	@ 0x21
  __HAL_UNLOCK(hdma);      
 8002bfc:	2000      	movs	r0, #0
 8002bfe:	f883 0020 	strb.w	r0, [r3, #32]
}
 8002c02:	4770      	bx	lr

08002c04 <HAL_DMA_Abort_IT>:
{  
 8002c04:	b508      	push	{r3, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002c06:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 8002c0a:	b2db      	uxtb	r3, r3
 8002c0c:	2b02      	cmp	r3, #2
 8002c0e:	d003      	beq.n	8002c18 <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c10:	2304      	movs	r3, #4
 8002c12:	6383      	str	r3, [r0, #56]	@ 0x38
    status = HAL_ERROR;
 8002c14:	2001      	movs	r0, #1
}
 8002c16:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c18:	6802      	ldr	r2, [r0, #0]
 8002c1a:	6813      	ldr	r3, [r2, #0]
 8002c1c:	f023 030e 	bic.w	r3, r3, #14
 8002c20:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8002c22:	6802      	ldr	r2, [r0, #0]
 8002c24:	6813      	ldr	r3, [r2, #0]
 8002c26:	f023 0301 	bic.w	r3, r3, #1
 8002c2a:	6013      	str	r3, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002c2c:	6803      	ldr	r3, [r0, #0]
 8002c2e:	4a19      	ldr	r2, [pc, #100]	@ (8002c94 <HAL_DMA_Abort_IT+0x90>)
 8002c30:	4293      	cmp	r3, r2
 8002c32:	d014      	beq.n	8002c5e <HAL_DMA_Abort_IT+0x5a>
 8002c34:	3214      	adds	r2, #20
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d01f      	beq.n	8002c7a <HAL_DMA_Abort_IT+0x76>
 8002c3a:	3214      	adds	r2, #20
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	d01e      	beq.n	8002c7e <HAL_DMA_Abort_IT+0x7a>
 8002c40:	3214      	adds	r2, #20
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d01e      	beq.n	8002c84 <HAL_DMA_Abort_IT+0x80>
 8002c46:	3214      	adds	r2, #20
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d01e      	beq.n	8002c8a <HAL_DMA_Abort_IT+0x86>
 8002c4c:	3214      	adds	r2, #20
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d002      	beq.n	8002c58 <HAL_DMA_Abort_IT+0x54>
 8002c52:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002c56:	e003      	b.n	8002c60 <HAL_DMA_Abort_IT+0x5c>
 8002c58:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002c5c:	e000      	b.n	8002c60 <HAL_DMA_Abort_IT+0x5c>
 8002c5e:	2201      	movs	r2, #1
 8002c60:	4b0d      	ldr	r3, [pc, #52]	@ (8002c98 <HAL_DMA_Abort_IT+0x94>)
 8002c62:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8002c64:	2301      	movs	r3, #1
 8002c66:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
    __HAL_UNLOCK(hdma);
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8002c70:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8002c72:	b16b      	cbz	r3, 8002c90 <HAL_DMA_Abort_IT+0x8c>
      hdma->XferAbortCallback(hdma);
 8002c74:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8002c76:	2000      	movs	r0, #0
 8002c78:	e7cd      	b.n	8002c16 <HAL_DMA_Abort_IT+0x12>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002c7a:	2210      	movs	r2, #16
 8002c7c:	e7f0      	b.n	8002c60 <HAL_DMA_Abort_IT+0x5c>
 8002c7e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002c82:	e7ed      	b.n	8002c60 <HAL_DMA_Abort_IT+0x5c>
 8002c84:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002c88:	e7ea      	b.n	8002c60 <HAL_DMA_Abort_IT+0x5c>
 8002c8a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002c8e:	e7e7      	b.n	8002c60 <HAL_DMA_Abort_IT+0x5c>
  HAL_StatusTypeDef status = HAL_OK;
 8002c90:	2000      	movs	r0, #0
 8002c92:	e7c0      	b.n	8002c16 <HAL_DMA_Abort_IT+0x12>
 8002c94:	40020008 	.word	0x40020008
 8002c98:	40020000 	.word	0x40020000

08002c9c <HAL_DMA_IRQHandler>:
{
 8002c9c:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002c9e:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8002ca0:	681a      	ldr	r2, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8002ca2:	6804      	ldr	r4, [r0, #0]
 8002ca4:	6825      	ldr	r5, [r4, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002ca6:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8002ca8:	2304      	movs	r3, #4
 8002caa:	408b      	lsls	r3, r1
 8002cac:	4213      	tst	r3, r2
 8002cae:	d035      	beq.n	8002d1c <HAL_DMA_IRQHandler+0x80>
 8002cb0:	f015 0f04 	tst.w	r5, #4
 8002cb4:	d032      	beq.n	8002d1c <HAL_DMA_IRQHandler+0x80>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002cb6:	6823      	ldr	r3, [r4, #0]
 8002cb8:	f013 0f20 	tst.w	r3, #32
 8002cbc:	d103      	bne.n	8002cc6 <HAL_DMA_IRQHandler+0x2a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002cbe:	6823      	ldr	r3, [r4, #0]
 8002cc0:	f023 0304 	bic.w	r3, r3, #4
 8002cc4:	6023      	str	r3, [r4, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002cc6:	6803      	ldr	r3, [r0, #0]
 8002cc8:	4a43      	ldr	r2, [pc, #268]	@ (8002dd8 <HAL_DMA_IRQHandler+0x13c>)
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d014      	beq.n	8002cf8 <HAL_DMA_IRQHandler+0x5c>
 8002cce:	3214      	adds	r2, #20
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d018      	beq.n	8002d06 <HAL_DMA_IRQHandler+0x6a>
 8002cd4:	3214      	adds	r2, #20
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d017      	beq.n	8002d0a <HAL_DMA_IRQHandler+0x6e>
 8002cda:	3214      	adds	r2, #20
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d017      	beq.n	8002d10 <HAL_DMA_IRQHandler+0x74>
 8002ce0:	3214      	adds	r2, #20
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d017      	beq.n	8002d16 <HAL_DMA_IRQHandler+0x7a>
 8002ce6:	3214      	adds	r2, #20
 8002ce8:	4293      	cmp	r3, r2
 8002cea:	d002      	beq.n	8002cf2 <HAL_DMA_IRQHandler+0x56>
 8002cec:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002cf0:	e003      	b.n	8002cfa <HAL_DMA_IRQHandler+0x5e>
 8002cf2:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8002cf6:	e000      	b.n	8002cfa <HAL_DMA_IRQHandler+0x5e>
 8002cf8:	2204      	movs	r2, #4
 8002cfa:	4b38      	ldr	r3, [pc, #224]	@ (8002ddc <HAL_DMA_IRQHandler+0x140>)
 8002cfc:	605a      	str	r2, [r3, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 8002cfe:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8002d00:	b103      	cbz	r3, 8002d04 <HAL_DMA_IRQHandler+0x68>
      hdma->XferHalfCpltCallback(hdma);
 8002d02:	4798      	blx	r3
}
 8002d04:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002d06:	2240      	movs	r2, #64	@ 0x40
 8002d08:	e7f7      	b.n	8002cfa <HAL_DMA_IRQHandler+0x5e>
 8002d0a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002d0e:	e7f4      	b.n	8002cfa <HAL_DMA_IRQHandler+0x5e>
 8002d10:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002d14:	e7f1      	b.n	8002cfa <HAL_DMA_IRQHandler+0x5e>
 8002d16:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8002d1a:	e7ee      	b.n	8002cfa <HAL_DMA_IRQHandler+0x5e>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002d1c:	2302      	movs	r3, #2
 8002d1e:	408b      	lsls	r3, r1
 8002d20:	4213      	tst	r3, r2
 8002d22:	d03c      	beq.n	8002d9e <HAL_DMA_IRQHandler+0x102>
 8002d24:	f015 0f02 	tst.w	r5, #2
 8002d28:	d039      	beq.n	8002d9e <HAL_DMA_IRQHandler+0x102>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002d2a:	6823      	ldr	r3, [r4, #0]
 8002d2c:	f013 0f20 	tst.w	r3, #32
 8002d30:	d106      	bne.n	8002d40 <HAL_DMA_IRQHandler+0xa4>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002d32:	6823      	ldr	r3, [r4, #0]
 8002d34:	f023 030a 	bic.w	r3, r3, #10
 8002d38:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002d40:	6803      	ldr	r3, [r0, #0]
 8002d42:	4a25      	ldr	r2, [pc, #148]	@ (8002dd8 <HAL_DMA_IRQHandler+0x13c>)
 8002d44:	4293      	cmp	r3, r2
 8002d46:	d014      	beq.n	8002d72 <HAL_DMA_IRQHandler+0xd6>
 8002d48:	3214      	adds	r2, #20
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d01c      	beq.n	8002d88 <HAL_DMA_IRQHandler+0xec>
 8002d4e:	3214      	adds	r2, #20
 8002d50:	4293      	cmp	r3, r2
 8002d52:	d01b      	beq.n	8002d8c <HAL_DMA_IRQHandler+0xf0>
 8002d54:	3214      	adds	r2, #20
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d01b      	beq.n	8002d92 <HAL_DMA_IRQHandler+0xf6>
 8002d5a:	3214      	adds	r2, #20
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d01b      	beq.n	8002d98 <HAL_DMA_IRQHandler+0xfc>
 8002d60:	3214      	adds	r2, #20
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d002      	beq.n	8002d6c <HAL_DMA_IRQHandler+0xd0>
 8002d66:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002d6a:	e003      	b.n	8002d74 <HAL_DMA_IRQHandler+0xd8>
 8002d6c:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8002d70:	e000      	b.n	8002d74 <HAL_DMA_IRQHandler+0xd8>
 8002d72:	2202      	movs	r2, #2
 8002d74:	4b19      	ldr	r3, [pc, #100]	@ (8002ddc <HAL_DMA_IRQHandler+0x140>)
 8002d76:	605a      	str	r2, [r3, #4]
    __HAL_UNLOCK(hdma);
 8002d78:	2300      	movs	r3, #0
 8002d7a:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8002d7e:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d0bf      	beq.n	8002d04 <HAL_DMA_IRQHandler+0x68>
      hdma->XferCpltCallback(hdma);
 8002d84:	4798      	blx	r3
 8002d86:	e7bd      	b.n	8002d04 <HAL_DMA_IRQHandler+0x68>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002d88:	2220      	movs	r2, #32
 8002d8a:	e7f3      	b.n	8002d74 <HAL_DMA_IRQHandler+0xd8>
 8002d8c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002d90:	e7f0      	b.n	8002d74 <HAL_DMA_IRQHandler+0xd8>
 8002d92:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002d96:	e7ed      	b.n	8002d74 <HAL_DMA_IRQHandler+0xd8>
 8002d98:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002d9c:	e7ea      	b.n	8002d74 <HAL_DMA_IRQHandler+0xd8>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002d9e:	2308      	movs	r3, #8
 8002da0:	408b      	lsls	r3, r1
 8002da2:	4213      	tst	r3, r2
 8002da4:	d0ae      	beq.n	8002d04 <HAL_DMA_IRQHandler+0x68>
 8002da6:	f015 0f08 	tst.w	r5, #8
 8002daa:	d0ab      	beq.n	8002d04 <HAL_DMA_IRQHandler+0x68>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002dac:	6823      	ldr	r3, [r4, #0]
 8002dae:	f023 030e 	bic.w	r3, r3, #14
 8002db2:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002db4:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8002db6:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8002db8:	2301      	movs	r3, #1
 8002dba:	fa03 f202 	lsl.w	r2, r3, r2
 8002dbe:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002dc0:	6383      	str	r3, [r0, #56]	@ 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8002dc2:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
    __HAL_UNLOCK(hdma);
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 8002dcc:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d098      	beq.n	8002d04 <HAL_DMA_IRQHandler+0x68>
      hdma->XferErrorCallback(hdma);
 8002dd2:	4798      	blx	r3
  return;
 8002dd4:	e796      	b.n	8002d04 <HAL_DMA_IRQHandler+0x68>
 8002dd6:	bf00      	nop
 8002dd8:	40020008 	.word	0x40020008
 8002ddc:	40020000 	.word	0x40020000

08002de0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002de0:	b570      	push	{r4, r5, r6, lr}
 8002de2:	b082      	sub	sp, #8
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002de4:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 8002de6:	46a4      	mov	ip, r4
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002de8:	e0a1      	b.n	8002f2e <HAL_GPIO_Init+0x14e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002dea:	4d7e      	ldr	r5, [pc, #504]	@ (8002fe4 <HAL_GPIO_Init+0x204>)
 8002dec:	42ab      	cmp	r3, r5
 8002dee:	d014      	beq.n	8002e1a <HAL_GPIO_Init+0x3a>
 8002df0:	d80c      	bhi.n	8002e0c <HAL_GPIO_Init+0x2c>
 8002df2:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8002df6:	42ab      	cmp	r3, r5
 8002df8:	d00f      	beq.n	8002e1a <HAL_GPIO_Init+0x3a>
 8002dfa:	f505 2570 	add.w	r5, r5, #983040	@ 0xf0000
 8002dfe:	42ab      	cmp	r3, r5
 8002e00:	d00b      	beq.n	8002e1a <HAL_GPIO_Init+0x3a>
 8002e02:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8002e06:	42ab      	cmp	r3, r5
 8002e08:	d110      	bne.n	8002e2c <HAL_GPIO_Init+0x4c>
 8002e0a:	e006      	b.n	8002e1a <HAL_GPIO_Init+0x3a>
 8002e0c:	4d76      	ldr	r5, [pc, #472]	@ (8002fe8 <HAL_GPIO_Init+0x208>)
 8002e0e:	42ab      	cmp	r3, r5
 8002e10:	d003      	beq.n	8002e1a <HAL_GPIO_Init+0x3a>
 8002e12:	f505 3580 	add.w	r5, r5, #65536	@ 0x10000
 8002e16:	42ab      	cmp	r3, r5
 8002e18:	d108      	bne.n	8002e2c <HAL_GPIO_Init+0x4c>
        case GPIO_MODE_EVT_RISING:
        case GPIO_MODE_EVT_FALLING:
        case GPIO_MODE_EVT_RISING_FALLING:
          /* Check the GPIO pull parameter */
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002e1a:	688b      	ldr	r3, [r1, #8]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d050      	beq.n	8002ec2 <HAL_GPIO_Init+0xe2>
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
          }
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002e20:	2b01      	cmp	r3, #1
 8002e22:	d049      	beq.n	8002eb8 <HAL_GPIO_Init+0xd8>
          else /* GPIO_PULLDOWN */
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;

            /* Reset the corresponding ODR bit */
            GPIOx->BRR = ioposition;
 8002e24:	6142      	str	r2, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002e26:	2408      	movs	r4, #8
 8002e28:	e000      	b.n	8002e2c <HAL_GPIO_Init+0x4c>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002e2a:	68cc      	ldr	r4, [r1, #12]
          break;
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002e2c:	f1be 0fff 	cmp.w	lr, #255	@ 0xff
 8002e30:	d849      	bhi.n	8002ec6 <HAL_GPIO_Init+0xe6>
 8002e32:	4606      	mov	r6, r0
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002e34:	ea4f 028c 	mov.w	r2, ip, lsl #2

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002e38:	6833      	ldr	r3, [r6, #0]
 8002e3a:	250f      	movs	r5, #15
 8002e3c:	4095      	lsls	r5, r2
 8002e3e:	ea23 0305 	bic.w	r3, r3, r5
 8002e42:	fa04 f202 	lsl.w	r2, r4, r2
 8002e46:	4313      	orrs	r3, r2
 8002e48:	6033      	str	r3, [r6, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002e4a:	684b      	ldr	r3, [r1, #4]
 8002e4c:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8002e50:	d06b      	beq.n	8002f2a <HAL_GPIO_Init+0x14a>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002e52:	4b66      	ldr	r3, [pc, #408]	@ (8002fec <HAL_GPIO_Init+0x20c>)
 8002e54:	699a      	ldr	r2, [r3, #24]
 8002e56:	f042 0201 	orr.w	r2, r2, #1
 8002e5a:	619a      	str	r2, [r3, #24]
 8002e5c:	699b      	ldr	r3, [r3, #24]
 8002e5e:	f003 0301 	and.w	r3, r3, #1
 8002e62:	9301      	str	r3, [sp, #4]
 8002e64:	9b01      	ldr	r3, [sp, #4]
        temp = AFIO->EXTICR[position >> 2u];
 8002e66:	ea4f 029c 	mov.w	r2, ip, lsr #2
 8002e6a:	1c95      	adds	r5, r2, #2
 8002e6c:	4b60      	ldr	r3, [pc, #384]	@ (8002ff0 <HAL_GPIO_Init+0x210>)
 8002e6e:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002e72:	f00c 0503 	and.w	r5, ip, #3
 8002e76:	00ad      	lsls	r5, r5, #2
 8002e78:	230f      	movs	r3, #15
 8002e7a:	40ab      	lsls	r3, r5
 8002e7c:	ea26 0603 	bic.w	r6, r6, r3
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002e80:	4b5c      	ldr	r3, [pc, #368]	@ (8002ff4 <HAL_GPIO_Init+0x214>)
 8002e82:	4298      	cmp	r0, r3
 8002e84:	d026      	beq.n	8002ed4 <HAL_GPIO_Init+0xf4>
 8002e86:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002e8a:	4298      	cmp	r0, r3
 8002e8c:	f000 808c 	beq.w	8002fa8 <HAL_GPIO_Init+0x1c8>
 8002e90:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002e94:	4298      	cmp	r0, r3
 8002e96:	f000 8089 	beq.w	8002fac <HAL_GPIO_Init+0x1cc>
 8002e9a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002e9e:	4298      	cmp	r0, r3
 8002ea0:	d016      	beq.n	8002ed0 <HAL_GPIO_Init+0xf0>
 8002ea2:	2304      	movs	r3, #4
 8002ea4:	e017      	b.n	8002ed6 <HAL_GPIO_Init+0xf6>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002ea6:	68cc      	ldr	r4, [r1, #12]
 8002ea8:	3404      	adds	r4, #4
          break;
 8002eaa:	e7bf      	b.n	8002e2c <HAL_GPIO_Init+0x4c>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002eac:	68cc      	ldr	r4, [r1, #12]
 8002eae:	3408      	adds	r4, #8
          break;
 8002eb0:	e7bc      	b.n	8002e2c <HAL_GPIO_Init+0x4c>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002eb2:	68cc      	ldr	r4, [r1, #12]
 8002eb4:	340c      	adds	r4, #12
          break;
 8002eb6:	e7b9      	b.n	8002e2c <HAL_GPIO_Init+0x4c>
            GPIOx->BSRR = ioposition;
 8002eb8:	6102      	str	r2, [r0, #16]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002eba:	2408      	movs	r4, #8
 8002ebc:	e7b6      	b.n	8002e2c <HAL_GPIO_Init+0x4c>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002ebe:	2400      	movs	r4, #0
 8002ec0:	e7b4      	b.n	8002e2c <HAL_GPIO_Init+0x4c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002ec2:	2404      	movs	r4, #4
 8002ec4:	e7b2      	b.n	8002e2c <HAL_GPIO_Init+0x4c>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002ec6:	1d06      	adds	r6, r0, #4
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002ec8:	f1ac 0208 	sub.w	r2, ip, #8
 8002ecc:	0092      	lsls	r2, r2, #2
 8002ece:	e7b3      	b.n	8002e38 <HAL_GPIO_Init+0x58>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002ed0:	2303      	movs	r3, #3
 8002ed2:	e000      	b.n	8002ed6 <HAL_GPIO_Init+0xf6>
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	40ab      	lsls	r3, r5
 8002ed8:	4333      	orrs	r3, r6
        AFIO->EXTICR[position >> 2u] = temp;
 8002eda:	3202      	adds	r2, #2
 8002edc:	4d44      	ldr	r5, [pc, #272]	@ (8002ff0 <HAL_GPIO_Init+0x210>)
 8002ede:	f845 3022 	str.w	r3, [r5, r2, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002ee2:	684b      	ldr	r3, [r1, #4]
 8002ee4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8002ee8:	d062      	beq.n	8002fb0 <HAL_GPIO_Init+0x1d0>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002eea:	4a43      	ldr	r2, [pc, #268]	@ (8002ff8 <HAL_GPIO_Init+0x218>)
 8002eec:	6893      	ldr	r3, [r2, #8]
 8002eee:	ea43 030e 	orr.w	r3, r3, lr
 8002ef2:	6093      	str	r3, [r2, #8]
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002ef4:	684b      	ldr	r3, [r1, #4]
 8002ef6:	f413 1f00 	tst.w	r3, #2097152	@ 0x200000
 8002efa:	d05f      	beq.n	8002fbc <HAL_GPIO_Init+0x1dc>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002efc:	4a3e      	ldr	r2, [pc, #248]	@ (8002ff8 <HAL_GPIO_Init+0x218>)
 8002efe:	68d3      	ldr	r3, [r2, #12]
 8002f00:	ea43 030e 	orr.w	r3, r3, lr
 8002f04:	60d3      	str	r3, [r2, #12]
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002f06:	684b      	ldr	r3, [r1, #4]
 8002f08:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8002f0c:	d05c      	beq.n	8002fc8 <HAL_GPIO_Init+0x1e8>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002f0e:	4a3a      	ldr	r2, [pc, #232]	@ (8002ff8 <HAL_GPIO_Init+0x218>)
 8002f10:	6853      	ldr	r3, [r2, #4]
 8002f12:	ea43 030e 	orr.w	r3, r3, lr
 8002f16:	6053      	str	r3, [r2, #4]
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002f18:	684b      	ldr	r3, [r1, #4]
 8002f1a:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8002f1e:	d059      	beq.n	8002fd4 <HAL_GPIO_Init+0x1f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002f20:	4a35      	ldr	r2, [pc, #212]	@ (8002ff8 <HAL_GPIO_Init+0x218>)
 8002f22:	6813      	ldr	r3, [r2, #0]
 8002f24:	ea43 030e 	orr.w	r3, r3, lr
 8002f28:	6013      	str	r3, [r2, #0]
          CLEAR_BIT(EXTI->IMR, iocurrent);
        }
      }
    }

	position++;
 8002f2a:	f10c 0c01 	add.w	ip, ip, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f2e:	680b      	ldr	r3, [r1, #0]
 8002f30:	fa33 f20c 	lsrs.w	r2, r3, ip
 8002f34:	d054      	beq.n	8002fe0 <HAL_GPIO_Init+0x200>
    ioposition = (0x01uL << position);
 8002f36:	2201      	movs	r2, #1
 8002f38:	fa02 f20c 	lsl.w	r2, r2, ip
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f3c:	ea03 0e02 	and.w	lr, r3, r2
    if (iocurrent == ioposition)
 8002f40:	ea32 0303 	bics.w	r3, r2, r3
 8002f44:	d1f1      	bne.n	8002f2a <HAL_GPIO_Init+0x14a>
      switch (GPIO_Init->Mode)
 8002f46:	684b      	ldr	r3, [r1, #4]
 8002f48:	2b12      	cmp	r3, #18
 8002f4a:	f63f af4e 	bhi.w	8002dea <HAL_GPIO_Init+0xa>
 8002f4e:	2b12      	cmp	r3, #18
 8002f50:	f63f af6c 	bhi.w	8002e2c <HAL_GPIO_Init+0x4c>
 8002f54:	a501      	add	r5, pc, #4	@ (adr r5, 8002f5c <HAL_GPIO_Init+0x17c>)
 8002f56:	f855 f023 	ldr.w	pc, [r5, r3, lsl #2]
 8002f5a:	bf00      	nop
 8002f5c:	08002e1b 	.word	0x08002e1b
 8002f60:	08002e2b 	.word	0x08002e2b
 8002f64:	08002ead 	.word	0x08002ead
 8002f68:	08002ebf 	.word	0x08002ebf
 8002f6c:	08002e2d 	.word	0x08002e2d
 8002f70:	08002e2d 	.word	0x08002e2d
 8002f74:	08002e2d 	.word	0x08002e2d
 8002f78:	08002e2d 	.word	0x08002e2d
 8002f7c:	08002e2d 	.word	0x08002e2d
 8002f80:	08002e2d 	.word	0x08002e2d
 8002f84:	08002e2d 	.word	0x08002e2d
 8002f88:	08002e2d 	.word	0x08002e2d
 8002f8c:	08002e2d 	.word	0x08002e2d
 8002f90:	08002e2d 	.word	0x08002e2d
 8002f94:	08002e2d 	.word	0x08002e2d
 8002f98:	08002e2d 	.word	0x08002e2d
 8002f9c:	08002e2d 	.word	0x08002e2d
 8002fa0:	08002ea7 	.word	0x08002ea7
 8002fa4:	08002eb3 	.word	0x08002eb3
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002fa8:	2301      	movs	r3, #1
 8002faa:	e794      	b.n	8002ed6 <HAL_GPIO_Init+0xf6>
 8002fac:	2302      	movs	r3, #2
 8002fae:	e792      	b.n	8002ed6 <HAL_GPIO_Init+0xf6>
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002fb0:	4a11      	ldr	r2, [pc, #68]	@ (8002ff8 <HAL_GPIO_Init+0x218>)
 8002fb2:	6893      	ldr	r3, [r2, #8]
 8002fb4:	ea23 030e 	bic.w	r3, r3, lr
 8002fb8:	6093      	str	r3, [r2, #8]
 8002fba:	e79b      	b.n	8002ef4 <HAL_GPIO_Init+0x114>
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002fbc:	4a0e      	ldr	r2, [pc, #56]	@ (8002ff8 <HAL_GPIO_Init+0x218>)
 8002fbe:	68d3      	ldr	r3, [r2, #12]
 8002fc0:	ea23 030e 	bic.w	r3, r3, lr
 8002fc4:	60d3      	str	r3, [r2, #12]
 8002fc6:	e79e      	b.n	8002f06 <HAL_GPIO_Init+0x126>
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002fc8:	4a0b      	ldr	r2, [pc, #44]	@ (8002ff8 <HAL_GPIO_Init+0x218>)
 8002fca:	6853      	ldr	r3, [r2, #4]
 8002fcc:	ea23 030e 	bic.w	r3, r3, lr
 8002fd0:	6053      	str	r3, [r2, #4]
 8002fd2:	e7a1      	b.n	8002f18 <HAL_GPIO_Init+0x138>
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002fd4:	4a08      	ldr	r2, [pc, #32]	@ (8002ff8 <HAL_GPIO_Init+0x218>)
 8002fd6:	6813      	ldr	r3, [r2, #0]
 8002fd8:	ea23 030e 	bic.w	r3, r3, lr
 8002fdc:	6013      	str	r3, [r2, #0]
 8002fde:	e7a4      	b.n	8002f2a <HAL_GPIO_Init+0x14a>
  }
}
 8002fe0:	b002      	add	sp, #8
 8002fe2:	bd70      	pop	{r4, r5, r6, pc}
 8002fe4:	10220000 	.word	0x10220000
 8002fe8:	10310000 	.word	0x10310000
 8002fec:	40021000 	.word	0x40021000
 8002ff0:	40010000 	.word	0x40010000
 8002ff4:	40010800 	.word	0x40010800
 8002ff8:	40010400 	.word	0x40010400

08002ffc <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002ffc:	6883      	ldr	r3, [r0, #8]
 8002ffe:	4219      	tst	r1, r3
 8003000:	d001      	beq.n	8003006 <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
 8003002:	2001      	movs	r0, #1
 8003004:	4770      	bx	lr
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003006:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 8003008:	4770      	bx	lr

0800300a <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800300a:	b10a      	cbz	r2, 8003010 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 800300c:	6101      	str	r1, [r0, #16]
 800300e:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003010:	0409      	lsls	r1, r1, #16
 8003012:	6101      	str	r1, [r0, #16]
  }
}
 8003014:	4770      	bx	lr
	...

08003018 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003018:	b082      	sub	sp, #8
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800301a:	4b08      	ldr	r3, [pc, #32]	@ (800303c <RCC_Delay+0x24>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4a08      	ldr	r2, [pc, #32]	@ (8003040 <RCC_Delay+0x28>)
 8003020:	fba2 2303 	umull	r2, r3, r2, r3
 8003024:	0a5b      	lsrs	r3, r3, #9
 8003026:	fb00 f303 	mul.w	r3, r0, r3
 800302a:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 800302c:	bf00      	nop
  }
  while (Delay --);
 800302e:	9b01      	ldr	r3, [sp, #4]
 8003030:	1e5a      	subs	r2, r3, #1
 8003032:	9201      	str	r2, [sp, #4]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d1f9      	bne.n	800302c <RCC_Delay+0x14>
}
 8003038:	b002      	add	sp, #8
 800303a:	4770      	bx	lr
 800303c:	200000a0 	.word	0x200000a0
 8003040:	10624dd3 	.word	0x10624dd3

08003044 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8003044:	2800      	cmp	r0, #0
 8003046:	f000 81f1 	beq.w	800342c <HAL_RCC_OscConfig+0x3e8>
{
 800304a:	b570      	push	{r4, r5, r6, lr}
 800304c:	b082      	sub	sp, #8
 800304e:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003050:	6803      	ldr	r3, [r0, #0]
 8003052:	f013 0f01 	tst.w	r3, #1
 8003056:	d02c      	beq.n	80030b2 <HAL_RCC_OscConfig+0x6e>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003058:	4b99      	ldr	r3, [pc, #612]	@ (80032c0 <HAL_RCC_OscConfig+0x27c>)
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	f003 030c 	and.w	r3, r3, #12
 8003060:	2b04      	cmp	r3, #4
 8003062:	d01d      	beq.n	80030a0 <HAL_RCC_OscConfig+0x5c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003064:	4b96      	ldr	r3, [pc, #600]	@ (80032c0 <HAL_RCC_OscConfig+0x27c>)
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	f003 030c 	and.w	r3, r3, #12
 800306c:	2b08      	cmp	r3, #8
 800306e:	d012      	beq.n	8003096 <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003070:	6863      	ldr	r3, [r4, #4]
 8003072:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003076:	d041      	beq.n	80030fc <HAL_RCC_OscConfig+0xb8>
 8003078:	2b00      	cmp	r3, #0
 800307a:	d155      	bne.n	8003128 <HAL_RCC_OscConfig+0xe4>
 800307c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003080:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 8003084:	681a      	ldr	r2, [r3, #0]
 8003086:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800308a:	601a      	str	r2, [r3, #0]
 800308c:	681a      	ldr	r2, [r3, #0]
 800308e:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003092:	601a      	str	r2, [r3, #0]
 8003094:	e037      	b.n	8003106 <HAL_RCC_OscConfig+0xc2>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003096:	4b8a      	ldr	r3, [pc, #552]	@ (80032c0 <HAL_RCC_OscConfig+0x27c>)
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 800309e:	d0e7      	beq.n	8003070 <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030a0:	4b87      	ldr	r3, [pc, #540]	@ (80032c0 <HAL_RCC_OscConfig+0x27c>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80030a8:	d003      	beq.n	80030b2 <HAL_RCC_OscConfig+0x6e>
 80030aa:	6863      	ldr	r3, [r4, #4]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	f000 81bf 	beq.w	8003430 <HAL_RCC_OscConfig+0x3ec>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030b2:	6823      	ldr	r3, [r4, #0]
 80030b4:	f013 0f02 	tst.w	r3, #2
 80030b8:	d075      	beq.n	80031a6 <HAL_RCC_OscConfig+0x162>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80030ba:	4b81      	ldr	r3, [pc, #516]	@ (80032c0 <HAL_RCC_OscConfig+0x27c>)
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	f013 0f0c 	tst.w	r3, #12
 80030c2:	d05f      	beq.n	8003184 <HAL_RCC_OscConfig+0x140>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80030c4:	4b7e      	ldr	r3, [pc, #504]	@ (80032c0 <HAL_RCC_OscConfig+0x27c>)
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	f003 030c 	and.w	r3, r3, #12
 80030cc:	2b08      	cmp	r3, #8
 80030ce:	d054      	beq.n	800317a <HAL_RCC_OscConfig+0x136>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80030d0:	6923      	ldr	r3, [r4, #16]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	f000 808a 	beq.w	80031ec <HAL_RCC_OscConfig+0x1a8>
        __HAL_RCC_HSI_ENABLE();
 80030d8:	4b7a      	ldr	r3, [pc, #488]	@ (80032c4 <HAL_RCC_OscConfig+0x280>)
 80030da:	2201      	movs	r2, #1
 80030dc:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80030de:	f7ff f96d 	bl	80023bc <HAL_GetTick>
 80030e2:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030e4:	4b76      	ldr	r3, [pc, #472]	@ (80032c0 <HAL_RCC_OscConfig+0x27c>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f013 0f02 	tst.w	r3, #2
 80030ec:	d175      	bne.n	80031da <HAL_RCC_OscConfig+0x196>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030ee:	f7ff f965 	bl	80023bc <HAL_GetTick>
 80030f2:	1b40      	subs	r0, r0, r5
 80030f4:	2802      	cmp	r0, #2
 80030f6:	d9f5      	bls.n	80030e4 <HAL_RCC_OscConfig+0xa0>
            return HAL_TIMEOUT;
 80030f8:	2003      	movs	r0, #3
 80030fa:	e19e      	b.n	800343a <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030fc:	4a70      	ldr	r2, [pc, #448]	@ (80032c0 <HAL_RCC_OscConfig+0x27c>)
 80030fe:	6813      	ldr	r3, [r2, #0]
 8003100:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003104:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003106:	6863      	ldr	r3, [r4, #4]
 8003108:	b343      	cbz	r3, 800315c <HAL_RCC_OscConfig+0x118>
        tickstart = HAL_GetTick();
 800310a:	f7ff f957 	bl	80023bc <HAL_GetTick>
 800310e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003110:	4b6b      	ldr	r3, [pc, #428]	@ (80032c0 <HAL_RCC_OscConfig+0x27c>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8003118:	d1cb      	bne.n	80030b2 <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800311a:	f7ff f94f 	bl	80023bc <HAL_GetTick>
 800311e:	1b40      	subs	r0, r0, r5
 8003120:	2864      	cmp	r0, #100	@ 0x64
 8003122:	d9f5      	bls.n	8003110 <HAL_RCC_OscConfig+0xcc>
            return HAL_TIMEOUT;
 8003124:	2003      	movs	r0, #3
 8003126:	e188      	b.n	800343a <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003128:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800312c:	d009      	beq.n	8003142 <HAL_RCC_OscConfig+0xfe>
 800312e:	4b64      	ldr	r3, [pc, #400]	@ (80032c0 <HAL_RCC_OscConfig+0x27c>)
 8003130:	681a      	ldr	r2, [r3, #0]
 8003132:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8003136:	601a      	str	r2, [r3, #0]
 8003138:	681a      	ldr	r2, [r3, #0]
 800313a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800313e:	601a      	str	r2, [r3, #0]
 8003140:	e7e1      	b.n	8003106 <HAL_RCC_OscConfig+0xc2>
 8003142:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003146:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 800314a:	681a      	ldr	r2, [r3, #0]
 800314c:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8003150:	601a      	str	r2, [r3, #0]
 8003152:	681a      	ldr	r2, [r3, #0]
 8003154:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003158:	601a      	str	r2, [r3, #0]
 800315a:	e7d4      	b.n	8003106 <HAL_RCC_OscConfig+0xc2>
        tickstart = HAL_GetTick();
 800315c:	f7ff f92e 	bl	80023bc <HAL_GetTick>
 8003160:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003162:	4b57      	ldr	r3, [pc, #348]	@ (80032c0 <HAL_RCC_OscConfig+0x27c>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800316a:	d0a2      	beq.n	80030b2 <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800316c:	f7ff f926 	bl	80023bc <HAL_GetTick>
 8003170:	1b40      	subs	r0, r0, r5
 8003172:	2864      	cmp	r0, #100	@ 0x64
 8003174:	d9f5      	bls.n	8003162 <HAL_RCC_OscConfig+0x11e>
            return HAL_TIMEOUT;
 8003176:	2003      	movs	r0, #3
 8003178:	e15f      	b.n	800343a <HAL_RCC_OscConfig+0x3f6>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800317a:	4b51      	ldr	r3, [pc, #324]	@ (80032c0 <HAL_RCC_OscConfig+0x27c>)
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8003182:	d1a5      	bne.n	80030d0 <HAL_RCC_OscConfig+0x8c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003184:	4b4e      	ldr	r3, [pc, #312]	@ (80032c0 <HAL_RCC_OscConfig+0x27c>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f013 0f02 	tst.w	r3, #2
 800318c:	d003      	beq.n	8003196 <HAL_RCC_OscConfig+0x152>
 800318e:	6923      	ldr	r3, [r4, #16]
 8003190:	2b01      	cmp	r3, #1
 8003192:	f040 814f 	bne.w	8003434 <HAL_RCC_OscConfig+0x3f0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003196:	4a4a      	ldr	r2, [pc, #296]	@ (80032c0 <HAL_RCC_OscConfig+0x27c>)
 8003198:	6813      	ldr	r3, [r2, #0]
 800319a:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800319e:	6961      	ldr	r1, [r4, #20]
 80031a0:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80031a4:	6013      	str	r3, [r2, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80031a6:	6823      	ldr	r3, [r4, #0]
 80031a8:	f013 0f08 	tst.w	r3, #8
 80031ac:	d033      	beq.n	8003216 <HAL_RCC_OscConfig+0x1d2>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80031ae:	69a3      	ldr	r3, [r4, #24]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d05c      	beq.n	800326e <HAL_RCC_OscConfig+0x22a>
      __HAL_RCC_LSI_ENABLE();
 80031b4:	4b43      	ldr	r3, [pc, #268]	@ (80032c4 <HAL_RCC_OscConfig+0x280>)
 80031b6:	2201      	movs	r2, #1
 80031b8:	f8c3 2480 	str.w	r2, [r3, #1152]	@ 0x480
      tickstart = HAL_GetTick();
 80031bc:	f7ff f8fe 	bl	80023bc <HAL_GetTick>
 80031c0:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031c2:	4b3f      	ldr	r3, [pc, #252]	@ (80032c0 <HAL_RCC_OscConfig+0x27c>)
 80031c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031c6:	f013 0f02 	tst.w	r3, #2
 80031ca:	d121      	bne.n	8003210 <HAL_RCC_OscConfig+0x1cc>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031cc:	f7ff f8f6 	bl	80023bc <HAL_GetTick>
 80031d0:	1b40      	subs	r0, r0, r5
 80031d2:	2802      	cmp	r0, #2
 80031d4:	d9f5      	bls.n	80031c2 <HAL_RCC_OscConfig+0x17e>
          return HAL_TIMEOUT;
 80031d6:	2003      	movs	r0, #3
 80031d8:	e12f      	b.n	800343a <HAL_RCC_OscConfig+0x3f6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031da:	4a39      	ldr	r2, [pc, #228]	@ (80032c0 <HAL_RCC_OscConfig+0x27c>)
 80031dc:	6813      	ldr	r3, [r2, #0]
 80031de:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80031e2:	6961      	ldr	r1, [r4, #20]
 80031e4:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80031e8:	6013      	str	r3, [r2, #0]
 80031ea:	e7dc      	b.n	80031a6 <HAL_RCC_OscConfig+0x162>
        __HAL_RCC_HSI_DISABLE();
 80031ec:	4b35      	ldr	r3, [pc, #212]	@ (80032c4 <HAL_RCC_OscConfig+0x280>)
 80031ee:	2200      	movs	r2, #0
 80031f0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80031f2:	f7ff f8e3 	bl	80023bc <HAL_GetTick>
 80031f6:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031f8:	4b31      	ldr	r3, [pc, #196]	@ (80032c0 <HAL_RCC_OscConfig+0x27c>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f013 0f02 	tst.w	r3, #2
 8003200:	d0d1      	beq.n	80031a6 <HAL_RCC_OscConfig+0x162>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003202:	f7ff f8db 	bl	80023bc <HAL_GetTick>
 8003206:	1b40      	subs	r0, r0, r5
 8003208:	2802      	cmp	r0, #2
 800320a:	d9f5      	bls.n	80031f8 <HAL_RCC_OscConfig+0x1b4>
            return HAL_TIMEOUT;
 800320c:	2003      	movs	r0, #3
 800320e:	e114      	b.n	800343a <HAL_RCC_OscConfig+0x3f6>
      RCC_Delay(1);
 8003210:	2001      	movs	r0, #1
 8003212:	f7ff ff01 	bl	8003018 <RCC_Delay>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003216:	6823      	ldr	r3, [r4, #0]
 8003218:	f013 0f04 	tst.w	r3, #4
 800321c:	f000 8096 	beq.w	800334c <HAL_RCC_OscConfig+0x308>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003220:	4b27      	ldr	r3, [pc, #156]	@ (80032c0 <HAL_RCC_OscConfig+0x27c>)
 8003222:	69db      	ldr	r3, [r3, #28]
 8003224:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8003228:	d134      	bne.n	8003294 <HAL_RCC_OscConfig+0x250>
      __HAL_RCC_PWR_CLK_ENABLE();
 800322a:	4b25      	ldr	r3, [pc, #148]	@ (80032c0 <HAL_RCC_OscConfig+0x27c>)
 800322c:	69da      	ldr	r2, [r3, #28]
 800322e:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8003232:	61da      	str	r2, [r3, #28]
 8003234:	69db      	ldr	r3, [r3, #28]
 8003236:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800323a:	9301      	str	r3, [sp, #4]
 800323c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800323e:	2501      	movs	r5, #1
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003240:	4b21      	ldr	r3, [pc, #132]	@ (80032c8 <HAL_RCC_OscConfig+0x284>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8003248:	d026      	beq.n	8003298 <HAL_RCC_OscConfig+0x254>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800324a:	68e3      	ldr	r3, [r4, #12]
 800324c:	2b01      	cmp	r3, #1
 800324e:	d03d      	beq.n	80032cc <HAL_RCC_OscConfig+0x288>
 8003250:	2b00      	cmp	r3, #0
 8003252:	d153      	bne.n	80032fc <HAL_RCC_OscConfig+0x2b8>
 8003254:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003258:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 800325c:	6a1a      	ldr	r2, [r3, #32]
 800325e:	f022 0201 	bic.w	r2, r2, #1
 8003262:	621a      	str	r2, [r3, #32]
 8003264:	6a1a      	ldr	r2, [r3, #32]
 8003266:	f022 0204 	bic.w	r2, r2, #4
 800326a:	621a      	str	r2, [r3, #32]
 800326c:	e033      	b.n	80032d6 <HAL_RCC_OscConfig+0x292>
      __HAL_RCC_LSI_DISABLE();
 800326e:	4b15      	ldr	r3, [pc, #84]	@ (80032c4 <HAL_RCC_OscConfig+0x280>)
 8003270:	2200      	movs	r2, #0
 8003272:	f8c3 2480 	str.w	r2, [r3, #1152]	@ 0x480
      tickstart = HAL_GetTick();
 8003276:	f7ff f8a1 	bl	80023bc <HAL_GetTick>
 800327a:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800327c:	4b10      	ldr	r3, [pc, #64]	@ (80032c0 <HAL_RCC_OscConfig+0x27c>)
 800327e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003280:	f013 0f02 	tst.w	r3, #2
 8003284:	d0c7      	beq.n	8003216 <HAL_RCC_OscConfig+0x1d2>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003286:	f7ff f899 	bl	80023bc <HAL_GetTick>
 800328a:	1b40      	subs	r0, r0, r5
 800328c:	2802      	cmp	r0, #2
 800328e:	d9f5      	bls.n	800327c <HAL_RCC_OscConfig+0x238>
          return HAL_TIMEOUT;
 8003290:	2003      	movs	r0, #3
 8003292:	e0d2      	b.n	800343a <HAL_RCC_OscConfig+0x3f6>
    FlagStatus       pwrclkchanged = RESET;
 8003294:	2500      	movs	r5, #0
 8003296:	e7d3      	b.n	8003240 <HAL_RCC_OscConfig+0x1fc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003298:	4a0b      	ldr	r2, [pc, #44]	@ (80032c8 <HAL_RCC_OscConfig+0x284>)
 800329a:	6813      	ldr	r3, [r2, #0]
 800329c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032a0:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80032a2:	f7ff f88b 	bl	80023bc <HAL_GetTick>
 80032a6:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032a8:	4b07      	ldr	r3, [pc, #28]	@ (80032c8 <HAL_RCC_OscConfig+0x284>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80032b0:	d1cb      	bne.n	800324a <HAL_RCC_OscConfig+0x206>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032b2:	f7ff f883 	bl	80023bc <HAL_GetTick>
 80032b6:	1b80      	subs	r0, r0, r6
 80032b8:	2864      	cmp	r0, #100	@ 0x64
 80032ba:	d9f5      	bls.n	80032a8 <HAL_RCC_OscConfig+0x264>
          return HAL_TIMEOUT;
 80032bc:	2003      	movs	r0, #3
 80032be:	e0bc      	b.n	800343a <HAL_RCC_OscConfig+0x3f6>
 80032c0:	40021000 	.word	0x40021000
 80032c4:	42420000 	.word	0x42420000
 80032c8:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032cc:	4a5f      	ldr	r2, [pc, #380]	@ (800344c <HAL_RCC_OscConfig+0x408>)
 80032ce:	6a13      	ldr	r3, [r2, #32]
 80032d0:	f043 0301 	orr.w	r3, r3, #1
 80032d4:	6213      	str	r3, [r2, #32]
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80032d6:	68e3      	ldr	r3, [r4, #12]
 80032d8:	b333      	cbz	r3, 8003328 <HAL_RCC_OscConfig+0x2e4>
      tickstart = HAL_GetTick();
 80032da:	f7ff f86f 	bl	80023bc <HAL_GetTick>
 80032de:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032e0:	4b5a      	ldr	r3, [pc, #360]	@ (800344c <HAL_RCC_OscConfig+0x408>)
 80032e2:	6a1b      	ldr	r3, [r3, #32]
 80032e4:	f013 0f02 	tst.w	r3, #2
 80032e8:	d12f      	bne.n	800334a <HAL_RCC_OscConfig+0x306>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032ea:	f7ff f867 	bl	80023bc <HAL_GetTick>
 80032ee:	1b80      	subs	r0, r0, r6
 80032f0:	f241 3388 	movw	r3, #5000	@ 0x1388
 80032f4:	4298      	cmp	r0, r3
 80032f6:	d9f3      	bls.n	80032e0 <HAL_RCC_OscConfig+0x29c>
          return HAL_TIMEOUT;
 80032f8:	2003      	movs	r0, #3
 80032fa:	e09e      	b.n	800343a <HAL_RCC_OscConfig+0x3f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032fc:	2b05      	cmp	r3, #5
 80032fe:	d009      	beq.n	8003314 <HAL_RCC_OscConfig+0x2d0>
 8003300:	4b52      	ldr	r3, [pc, #328]	@ (800344c <HAL_RCC_OscConfig+0x408>)
 8003302:	6a1a      	ldr	r2, [r3, #32]
 8003304:	f022 0201 	bic.w	r2, r2, #1
 8003308:	621a      	str	r2, [r3, #32]
 800330a:	6a1a      	ldr	r2, [r3, #32]
 800330c:	f022 0204 	bic.w	r2, r2, #4
 8003310:	621a      	str	r2, [r3, #32]
 8003312:	e7e0      	b.n	80032d6 <HAL_RCC_OscConfig+0x292>
 8003314:	4b4d      	ldr	r3, [pc, #308]	@ (800344c <HAL_RCC_OscConfig+0x408>)
 8003316:	6a1a      	ldr	r2, [r3, #32]
 8003318:	f042 0204 	orr.w	r2, r2, #4
 800331c:	621a      	str	r2, [r3, #32]
 800331e:	6a1a      	ldr	r2, [r3, #32]
 8003320:	f042 0201 	orr.w	r2, r2, #1
 8003324:	621a      	str	r2, [r3, #32]
 8003326:	e7d6      	b.n	80032d6 <HAL_RCC_OscConfig+0x292>
      tickstart = HAL_GetTick();
 8003328:	f7ff f848 	bl	80023bc <HAL_GetTick>
 800332c:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800332e:	4b47      	ldr	r3, [pc, #284]	@ (800344c <HAL_RCC_OscConfig+0x408>)
 8003330:	6a1b      	ldr	r3, [r3, #32]
 8003332:	f013 0f02 	tst.w	r3, #2
 8003336:	d008      	beq.n	800334a <HAL_RCC_OscConfig+0x306>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003338:	f7ff f840 	bl	80023bc <HAL_GetTick>
 800333c:	1b80      	subs	r0, r0, r6
 800333e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003342:	4298      	cmp	r0, r3
 8003344:	d9f3      	bls.n	800332e <HAL_RCC_OscConfig+0x2ea>
          return HAL_TIMEOUT;
 8003346:	2003      	movs	r0, #3
 8003348:	e077      	b.n	800343a <HAL_RCC_OscConfig+0x3f6>
    if (pwrclkchanged == SET)
 800334a:	b9e5      	cbnz	r5, 8003386 <HAL_RCC_OscConfig+0x342>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800334c:	69e3      	ldr	r3, [r4, #28]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d072      	beq.n	8003438 <HAL_RCC_OscConfig+0x3f4>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003352:	4a3e      	ldr	r2, [pc, #248]	@ (800344c <HAL_RCC_OscConfig+0x408>)
 8003354:	6852      	ldr	r2, [r2, #4]
 8003356:	f002 020c 	and.w	r2, r2, #12
 800335a:	2a08      	cmp	r2, #8
 800335c:	d056      	beq.n	800340c <HAL_RCC_OscConfig+0x3c8>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800335e:	2b02      	cmp	r3, #2
 8003360:	d017      	beq.n	8003392 <HAL_RCC_OscConfig+0x34e>
        __HAL_RCC_PLL_DISABLE();
 8003362:	4b3b      	ldr	r3, [pc, #236]	@ (8003450 <HAL_RCC_OscConfig+0x40c>)
 8003364:	2200      	movs	r2, #0
 8003366:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8003368:	f7ff f828 	bl	80023bc <HAL_GetTick>
 800336c:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800336e:	4b37      	ldr	r3, [pc, #220]	@ (800344c <HAL_RCC_OscConfig+0x408>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8003376:	d047      	beq.n	8003408 <HAL_RCC_OscConfig+0x3c4>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003378:	f7ff f820 	bl	80023bc <HAL_GetTick>
 800337c:	1b00      	subs	r0, r0, r4
 800337e:	2802      	cmp	r0, #2
 8003380:	d9f5      	bls.n	800336e <HAL_RCC_OscConfig+0x32a>
            return HAL_TIMEOUT;
 8003382:	2003      	movs	r0, #3
 8003384:	e059      	b.n	800343a <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003386:	4a31      	ldr	r2, [pc, #196]	@ (800344c <HAL_RCC_OscConfig+0x408>)
 8003388:	69d3      	ldr	r3, [r2, #28]
 800338a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800338e:	61d3      	str	r3, [r2, #28]
 8003390:	e7dc      	b.n	800334c <HAL_RCC_OscConfig+0x308>
        __HAL_RCC_PLL_DISABLE();
 8003392:	4b2f      	ldr	r3, [pc, #188]	@ (8003450 <HAL_RCC_OscConfig+0x40c>)
 8003394:	2200      	movs	r2, #0
 8003396:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8003398:	f7ff f810 	bl	80023bc <HAL_GetTick>
 800339c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800339e:	4b2b      	ldr	r3, [pc, #172]	@ (800344c <HAL_RCC_OscConfig+0x408>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80033a6:	d006      	beq.n	80033b6 <HAL_RCC_OscConfig+0x372>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033a8:	f7ff f808 	bl	80023bc <HAL_GetTick>
 80033ac:	1b40      	subs	r0, r0, r5
 80033ae:	2802      	cmp	r0, #2
 80033b0:	d9f5      	bls.n	800339e <HAL_RCC_OscConfig+0x35a>
            return HAL_TIMEOUT;
 80033b2:	2003      	movs	r0, #3
 80033b4:	e041      	b.n	800343a <HAL_RCC_OscConfig+0x3f6>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80033b6:	6a23      	ldr	r3, [r4, #32]
 80033b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033bc:	d01a      	beq.n	80033f4 <HAL_RCC_OscConfig+0x3b0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80033be:	4923      	ldr	r1, [pc, #140]	@ (800344c <HAL_RCC_OscConfig+0x408>)
 80033c0:	684b      	ldr	r3, [r1, #4]
 80033c2:	f423 1374 	bic.w	r3, r3, #3997696	@ 0x3d0000
 80033c6:	6a22      	ldr	r2, [r4, #32]
 80033c8:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 80033ca:	4302      	orrs	r2, r0
 80033cc:	4313      	orrs	r3, r2
 80033ce:	604b      	str	r3, [r1, #4]
        __HAL_RCC_PLL_ENABLE();
 80033d0:	4b1f      	ldr	r3, [pc, #124]	@ (8003450 <HAL_RCC_OscConfig+0x40c>)
 80033d2:	2201      	movs	r2, #1
 80033d4:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 80033d6:	f7fe fff1 	bl	80023bc <HAL_GetTick>
 80033da:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80033dc:	4b1b      	ldr	r3, [pc, #108]	@ (800344c <HAL_RCC_OscConfig+0x408>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80033e4:	d10e      	bne.n	8003404 <HAL_RCC_OscConfig+0x3c0>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033e6:	f7fe ffe9 	bl	80023bc <HAL_GetTick>
 80033ea:	1b00      	subs	r0, r0, r4
 80033ec:	2802      	cmp	r0, #2
 80033ee:	d9f5      	bls.n	80033dc <HAL_RCC_OscConfig+0x398>
            return HAL_TIMEOUT;
 80033f0:	2003      	movs	r0, #3
 80033f2:	e022      	b.n	800343a <HAL_RCC_OscConfig+0x3f6>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80033f4:	4a15      	ldr	r2, [pc, #84]	@ (800344c <HAL_RCC_OscConfig+0x408>)
 80033f6:	6853      	ldr	r3, [r2, #4]
 80033f8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80033fc:	68a1      	ldr	r1, [r4, #8]
 80033fe:	430b      	orrs	r3, r1
 8003400:	6053      	str	r3, [r2, #4]
 8003402:	e7dc      	b.n	80033be <HAL_RCC_OscConfig+0x37a>
  return HAL_OK;
 8003404:	2000      	movs	r0, #0
 8003406:	e018      	b.n	800343a <HAL_RCC_OscConfig+0x3f6>
 8003408:	2000      	movs	r0, #0
 800340a:	e016      	b.n	800343a <HAL_RCC_OscConfig+0x3f6>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800340c:	2b01      	cmp	r3, #1
 800340e:	d016      	beq.n	800343e <HAL_RCC_OscConfig+0x3fa>
        pll_config = RCC->CFGR;
 8003410:	4b0e      	ldr	r3, [pc, #56]	@ (800344c <HAL_RCC_OscConfig+0x408>)
 8003412:	685b      	ldr	r3, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003414:	f403 3180 	and.w	r1, r3, #65536	@ 0x10000
 8003418:	6a22      	ldr	r2, [r4, #32]
 800341a:	4291      	cmp	r1, r2
 800341c:	d111      	bne.n	8003442 <HAL_RCC_OscConfig+0x3fe>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800341e:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8003422:	6a62      	ldr	r2, [r4, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003424:	4293      	cmp	r3, r2
 8003426:	d10e      	bne.n	8003446 <HAL_RCC_OscConfig+0x402>
  return HAL_OK;
 8003428:	2000      	movs	r0, #0
 800342a:	e006      	b.n	800343a <HAL_RCC_OscConfig+0x3f6>
    return HAL_ERROR;
 800342c:	2001      	movs	r0, #1
}
 800342e:	4770      	bx	lr
        return HAL_ERROR;
 8003430:	2001      	movs	r0, #1
 8003432:	e002      	b.n	800343a <HAL_RCC_OscConfig+0x3f6>
        return HAL_ERROR;
 8003434:	2001      	movs	r0, #1
 8003436:	e000      	b.n	800343a <HAL_RCC_OscConfig+0x3f6>
  return HAL_OK;
 8003438:	2000      	movs	r0, #0
}
 800343a:	b002      	add	sp, #8
 800343c:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 800343e:	2001      	movs	r0, #1
 8003440:	e7fb      	b.n	800343a <HAL_RCC_OscConfig+0x3f6>
          return HAL_ERROR;
 8003442:	2001      	movs	r0, #1
 8003444:	e7f9      	b.n	800343a <HAL_RCC_OscConfig+0x3f6>
 8003446:	2001      	movs	r0, #1
 8003448:	e7f7      	b.n	800343a <HAL_RCC_OscConfig+0x3f6>
 800344a:	bf00      	nop
 800344c:	40021000 	.word	0x40021000
 8003450:	42420000 	.word	0x42420000

08003454 <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 8003454:	4b0f      	ldr	r3, [pc, #60]	@ (8003494 <HAL_RCC_GetSysClockFreq+0x40>)
 8003456:	685b      	ldr	r3, [r3, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8003458:	f003 020c 	and.w	r2, r3, #12
 800345c:	2a08      	cmp	r2, #8
 800345e:	d001      	beq.n	8003464 <HAL_RCC_GetSysClockFreq+0x10>
      sysclockfreq = HSE_VALUE;
 8003460:	480d      	ldr	r0, [pc, #52]	@ (8003498 <HAL_RCC_GetSysClockFreq+0x44>)
}
 8003462:	4770      	bx	lr
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003464:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8003468:	490c      	ldr	r1, [pc, #48]	@ (800349c <HAL_RCC_GetSysClockFreq+0x48>)
 800346a:	5c88      	ldrb	r0, [r1, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800346c:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8003470:	d00b      	beq.n	800348a <HAL_RCC_GetSysClockFreq+0x36>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003472:	4b08      	ldr	r3, [pc, #32]	@ (8003494 <HAL_RCC_GetSysClockFreq+0x40>)
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	f3c3 4340 	ubfx	r3, r3, #17, #1
 800347a:	4a09      	ldr	r2, [pc, #36]	@ (80034a0 <HAL_RCC_GetSysClockFreq+0x4c>)
 800347c:	5cd3      	ldrb	r3, [r2, r3]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800347e:	4a06      	ldr	r2, [pc, #24]	@ (8003498 <HAL_RCC_GetSysClockFreq+0x44>)
 8003480:	fb02 f000 	mul.w	r0, r2, r0
 8003484:	fbb0 f0f3 	udiv	r0, r0, r3
 8003488:	4770      	bx	lr
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800348a:	4b06      	ldr	r3, [pc, #24]	@ (80034a4 <HAL_RCC_GetSysClockFreq+0x50>)
 800348c:	fb03 f000 	mul.w	r0, r3, r0
 8003490:	4770      	bx	lr
 8003492:	bf00      	nop
 8003494:	40021000 	.word	0x40021000
 8003498:	007a1200 	.word	0x007a1200
 800349c:	08005278 	.word	0x08005278
 80034a0:	08005274 	.word	0x08005274
 80034a4:	003d0900 	.word	0x003d0900

080034a8 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 80034a8:	2800      	cmp	r0, #0
 80034aa:	f000 80a0 	beq.w	80035ee <HAL_RCC_ClockConfig+0x146>
{
 80034ae:	b570      	push	{r4, r5, r6, lr}
 80034b0:	460d      	mov	r5, r1
 80034b2:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80034b4:	4b52      	ldr	r3, [pc, #328]	@ (8003600 <HAL_RCC_ClockConfig+0x158>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f003 0307 	and.w	r3, r3, #7
 80034bc:	428b      	cmp	r3, r1
 80034be:	d20b      	bcs.n	80034d8 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034c0:	4a4f      	ldr	r2, [pc, #316]	@ (8003600 <HAL_RCC_ClockConfig+0x158>)
 80034c2:	6813      	ldr	r3, [r2, #0]
 80034c4:	f023 0307 	bic.w	r3, r3, #7
 80034c8:	430b      	orrs	r3, r1
 80034ca:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034cc:	6813      	ldr	r3, [r2, #0]
 80034ce:	f003 0307 	and.w	r3, r3, #7
 80034d2:	428b      	cmp	r3, r1
 80034d4:	f040 808d 	bne.w	80035f2 <HAL_RCC_ClockConfig+0x14a>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034d8:	6823      	ldr	r3, [r4, #0]
 80034da:	f013 0f02 	tst.w	r3, #2
 80034de:	d017      	beq.n	8003510 <HAL_RCC_ClockConfig+0x68>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034e0:	f013 0f04 	tst.w	r3, #4
 80034e4:	d004      	beq.n	80034f0 <HAL_RCC_ClockConfig+0x48>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80034e6:	4a47      	ldr	r2, [pc, #284]	@ (8003604 <HAL_RCC_ClockConfig+0x15c>)
 80034e8:	6853      	ldr	r3, [r2, #4]
 80034ea:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80034ee:	6053      	str	r3, [r2, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034f0:	6823      	ldr	r3, [r4, #0]
 80034f2:	f013 0f08 	tst.w	r3, #8
 80034f6:	d004      	beq.n	8003502 <HAL_RCC_ClockConfig+0x5a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80034f8:	4a42      	ldr	r2, [pc, #264]	@ (8003604 <HAL_RCC_ClockConfig+0x15c>)
 80034fa:	6853      	ldr	r3, [r2, #4]
 80034fc:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003500:	6053      	str	r3, [r2, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003502:	4a40      	ldr	r2, [pc, #256]	@ (8003604 <HAL_RCC_ClockConfig+0x15c>)
 8003504:	6853      	ldr	r3, [r2, #4]
 8003506:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800350a:	68a1      	ldr	r1, [r4, #8]
 800350c:	430b      	orrs	r3, r1
 800350e:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003510:	6823      	ldr	r3, [r4, #0]
 8003512:	f013 0f01 	tst.w	r3, #1
 8003516:	d031      	beq.n	800357c <HAL_RCC_ClockConfig+0xd4>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003518:	6863      	ldr	r3, [r4, #4]
 800351a:	2b01      	cmp	r3, #1
 800351c:	d020      	beq.n	8003560 <HAL_RCC_ClockConfig+0xb8>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800351e:	2b02      	cmp	r3, #2
 8003520:	d025      	beq.n	800356e <HAL_RCC_ClockConfig+0xc6>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003522:	4a38      	ldr	r2, [pc, #224]	@ (8003604 <HAL_RCC_ClockConfig+0x15c>)
 8003524:	6812      	ldr	r2, [r2, #0]
 8003526:	f012 0f02 	tst.w	r2, #2
 800352a:	d064      	beq.n	80035f6 <HAL_RCC_ClockConfig+0x14e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800352c:	4935      	ldr	r1, [pc, #212]	@ (8003604 <HAL_RCC_ClockConfig+0x15c>)
 800352e:	684a      	ldr	r2, [r1, #4]
 8003530:	f022 0203 	bic.w	r2, r2, #3
 8003534:	4313      	orrs	r3, r2
 8003536:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 8003538:	f7fe ff40 	bl	80023bc <HAL_GetTick>
 800353c:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800353e:	4b31      	ldr	r3, [pc, #196]	@ (8003604 <HAL_RCC_ClockConfig+0x15c>)
 8003540:	685b      	ldr	r3, [r3, #4]
 8003542:	f003 030c 	and.w	r3, r3, #12
 8003546:	6862      	ldr	r2, [r4, #4]
 8003548:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800354c:	d016      	beq.n	800357c <HAL_RCC_ClockConfig+0xd4>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800354e:	f7fe ff35 	bl	80023bc <HAL_GetTick>
 8003552:	1b80      	subs	r0, r0, r6
 8003554:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003558:	4298      	cmp	r0, r3
 800355a:	d9f0      	bls.n	800353e <HAL_RCC_ClockConfig+0x96>
        return HAL_TIMEOUT;
 800355c:	2003      	movs	r0, #3
 800355e:	e045      	b.n	80035ec <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003560:	4a28      	ldr	r2, [pc, #160]	@ (8003604 <HAL_RCC_ClockConfig+0x15c>)
 8003562:	6812      	ldr	r2, [r2, #0]
 8003564:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8003568:	d1e0      	bne.n	800352c <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 800356a:	2001      	movs	r0, #1
 800356c:	e03e      	b.n	80035ec <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800356e:	4a25      	ldr	r2, [pc, #148]	@ (8003604 <HAL_RCC_ClockConfig+0x15c>)
 8003570:	6812      	ldr	r2, [r2, #0]
 8003572:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 8003576:	d1d9      	bne.n	800352c <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 8003578:	2001      	movs	r0, #1
 800357a:	e037      	b.n	80035ec <HAL_RCC_ClockConfig+0x144>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800357c:	4b20      	ldr	r3, [pc, #128]	@ (8003600 <HAL_RCC_ClockConfig+0x158>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f003 0307 	and.w	r3, r3, #7
 8003584:	42ab      	cmp	r3, r5
 8003586:	d90a      	bls.n	800359e <HAL_RCC_ClockConfig+0xf6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003588:	4a1d      	ldr	r2, [pc, #116]	@ (8003600 <HAL_RCC_ClockConfig+0x158>)
 800358a:	6813      	ldr	r3, [r2, #0]
 800358c:	f023 0307 	bic.w	r3, r3, #7
 8003590:	432b      	orrs	r3, r5
 8003592:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003594:	6813      	ldr	r3, [r2, #0]
 8003596:	f003 0307 	and.w	r3, r3, #7
 800359a:	42ab      	cmp	r3, r5
 800359c:	d12d      	bne.n	80035fa <HAL_RCC_ClockConfig+0x152>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800359e:	6823      	ldr	r3, [r4, #0]
 80035a0:	f013 0f04 	tst.w	r3, #4
 80035a4:	d006      	beq.n	80035b4 <HAL_RCC_ClockConfig+0x10c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035a6:	4a17      	ldr	r2, [pc, #92]	@ (8003604 <HAL_RCC_ClockConfig+0x15c>)
 80035a8:	6853      	ldr	r3, [r2, #4]
 80035aa:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80035ae:	68e1      	ldr	r1, [r4, #12]
 80035b0:	430b      	orrs	r3, r1
 80035b2:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035b4:	6823      	ldr	r3, [r4, #0]
 80035b6:	f013 0f08 	tst.w	r3, #8
 80035ba:	d007      	beq.n	80035cc <HAL_RCC_ClockConfig+0x124>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80035bc:	4a11      	ldr	r2, [pc, #68]	@ (8003604 <HAL_RCC_ClockConfig+0x15c>)
 80035be:	6853      	ldr	r3, [r2, #4]
 80035c0:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 80035c4:	6921      	ldr	r1, [r4, #16]
 80035c6:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80035ca:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80035cc:	f7ff ff42 	bl	8003454 <HAL_RCC_GetSysClockFreq>
 80035d0:	4b0c      	ldr	r3, [pc, #48]	@ (8003604 <HAL_RCC_ClockConfig+0x15c>)
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80035d8:	4a0b      	ldr	r2, [pc, #44]	@ (8003608 <HAL_RCC_ClockConfig+0x160>)
 80035da:	5cd3      	ldrb	r3, [r2, r3]
 80035dc:	40d8      	lsrs	r0, r3
 80035de:	4b0b      	ldr	r3, [pc, #44]	@ (800360c <HAL_RCC_ClockConfig+0x164>)
 80035e0:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 80035e2:	4b0b      	ldr	r3, [pc, #44]	@ (8003610 <HAL_RCC_ClockConfig+0x168>)
 80035e4:	6818      	ldr	r0, [r3, #0]
 80035e6:	f7fe fea5 	bl	8002334 <HAL_InitTick>
  return HAL_OK;
 80035ea:	2000      	movs	r0, #0
}
 80035ec:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80035ee:	2001      	movs	r0, #1
}
 80035f0:	4770      	bx	lr
    return HAL_ERROR;
 80035f2:	2001      	movs	r0, #1
 80035f4:	e7fa      	b.n	80035ec <HAL_RCC_ClockConfig+0x144>
        return HAL_ERROR;
 80035f6:	2001      	movs	r0, #1
 80035f8:	e7f8      	b.n	80035ec <HAL_RCC_ClockConfig+0x144>
    return HAL_ERROR;
 80035fa:	2001      	movs	r0, #1
 80035fc:	e7f6      	b.n	80035ec <HAL_RCC_ClockConfig+0x144>
 80035fe:	bf00      	nop
 8003600:	40022000 	.word	0x40022000
 8003604:	40021000 	.word	0x40021000
 8003608:	08005264 	.word	0x08005264
 800360c:	200000a0 	.word	0x200000a0
 8003610:	200000a8 	.word	0x200000a8

08003614 <HAL_RCC_GetHCLKFreq>:
}
 8003614:	4b01      	ldr	r3, [pc, #4]	@ (800361c <HAL_RCC_GetHCLKFreq+0x8>)
 8003616:	6818      	ldr	r0, [r3, #0]
 8003618:	4770      	bx	lr
 800361a:	bf00      	nop
 800361c:	200000a0 	.word	0x200000a0

08003620 <HAL_RCC_GetPCLK1Freq>:
{
 8003620:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003622:	f7ff fff7 	bl	8003614 <HAL_RCC_GetHCLKFreq>
 8003626:	4b04      	ldr	r3, [pc, #16]	@ (8003638 <HAL_RCC_GetPCLK1Freq+0x18>)
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800362e:	4a03      	ldr	r2, [pc, #12]	@ (800363c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8003630:	5cd3      	ldrb	r3, [r2, r3]
}
 8003632:	40d8      	lsrs	r0, r3
 8003634:	bd08      	pop	{r3, pc}
 8003636:	bf00      	nop
 8003638:	40021000 	.word	0x40021000
 800363c:	0800525c 	.word	0x0800525c

08003640 <HAL_RCC_GetPCLK2Freq>:
{
 8003640:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003642:	f7ff ffe7 	bl	8003614 <HAL_RCC_GetHCLKFreq>
 8003646:	4b04      	ldr	r3, [pc, #16]	@ (8003658 <HAL_RCC_GetPCLK2Freq+0x18>)
 8003648:	685b      	ldr	r3, [r3, #4]
 800364a:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800364e:	4a03      	ldr	r2, [pc, #12]	@ (800365c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8003650:	5cd3      	ldrb	r3, [r2, r3]
}
 8003652:	40d8      	lsrs	r0, r3
 8003654:	bd08      	pop	{r3, pc}
 8003656:	bf00      	nop
 8003658:	40021000 	.word	0x40021000
 800365c:	0800525c 	.word	0x0800525c

08003660 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003660:	b570      	push	{r4, r5, r6, lr}
 8003662:	b082      	sub	sp, #8
 8003664:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003666:	6803      	ldr	r3, [r0, #0]
 8003668:	f013 0f01 	tst.w	r3, #1
 800366c:	d036      	beq.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0x7c>
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800366e:	4b3f      	ldr	r3, [pc, #252]	@ (800376c <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8003670:	69db      	ldr	r3, [r3, #28]
 8003672:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8003676:	d149      	bne.n	800370c <HAL_RCCEx_PeriphCLKConfig+0xac>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003678:	4b3c      	ldr	r3, [pc, #240]	@ (800376c <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 800367a:	69da      	ldr	r2, [r3, #28]
 800367c:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8003680:	61da      	str	r2, [r3, #28]
 8003682:	69db      	ldr	r3, [r3, #28]
 8003684:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003688:	9301      	str	r3, [sp, #4]
 800368a:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800368c:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800368e:	4b38      	ldr	r3, [pc, #224]	@ (8003770 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8003696:	d03b      	beq.n	8003710 <HAL_RCCEx_PeriphCLKConfig+0xb0>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003698:	4b34      	ldr	r3, [pc, #208]	@ (800376c <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 800369a:	6a1b      	ldr	r3, [r3, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800369c:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 80036a0:	d013      	beq.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0x6a>
 80036a2:	6862      	ldr	r2, [r4, #4]
 80036a4:	f402 7240 	and.w	r2, r2, #768	@ 0x300
 80036a8:	429a      	cmp	r2, r3
 80036aa:	d00e      	beq.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0x6a>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80036ac:	4a2f      	ldr	r2, [pc, #188]	@ (800376c <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 80036ae:	6a13      	ldr	r3, [r2, #32]
 80036b0:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80036b4:	492f      	ldr	r1, [pc, #188]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 80036b6:	2601      	movs	r6, #1
 80036b8:	f8c1 6440 	str.w	r6, [r1, #1088]	@ 0x440
      __HAL_RCC_BACKUPRESET_RELEASE();
 80036bc:	2600      	movs	r6, #0
 80036be:	f8c1 6440 	str.w	r6, [r1, #1088]	@ 0x440
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80036c2:	6210      	str	r0, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80036c4:	f013 0f01 	tst.w	r3, #1
 80036c8:	d136      	bne.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0xd8>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80036ca:	4a28      	ldr	r2, [pc, #160]	@ (800376c <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 80036cc:	6a13      	ldr	r3, [r2, #32]
 80036ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80036d2:	6861      	ldr	r1, [r4, #4]
 80036d4:	430b      	orrs	r3, r1
 80036d6:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80036d8:	2d00      	cmp	r5, #0
 80036da:	d13e      	bne.n	800375a <HAL_RCCEx_PeriphCLKConfig+0xfa>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80036dc:	6823      	ldr	r3, [r4, #0]
 80036de:	f013 0f02 	tst.w	r3, #2
 80036e2:	d006      	beq.n	80036f2 <HAL_RCCEx_PeriphCLKConfig+0x92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80036e4:	4a21      	ldr	r2, [pc, #132]	@ (800376c <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 80036e6:	6853      	ldr	r3, [r2, #4]
 80036e8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80036ec:	68a1      	ldr	r1, [r4, #8]
 80036ee:	430b      	orrs	r3, r1
 80036f0:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80036f2:	6823      	ldr	r3, [r4, #0]
 80036f4:	f013 0f10 	tst.w	r3, #16
 80036f8:	d034      	beq.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80036fa:	4a1c      	ldr	r2, [pc, #112]	@ (800376c <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 80036fc:	6853      	ldr	r3, [r2, #4]
 80036fe:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8003702:	68e1      	ldr	r1, [r4, #12]
 8003704:	430b      	orrs	r3, r1
 8003706:	6053      	str	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003708:	2000      	movs	r0, #0
 800370a:	e02c      	b.n	8003766 <HAL_RCCEx_PeriphCLKConfig+0x106>
    FlagStatus pwrclkchanged = RESET;
 800370c:	2500      	movs	r5, #0
 800370e:	e7be      	b.n	800368e <HAL_RCCEx_PeriphCLKConfig+0x2e>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003710:	4a17      	ldr	r2, [pc, #92]	@ (8003770 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8003712:	6813      	ldr	r3, [r2, #0]
 8003714:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003718:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800371a:	f7fe fe4f 	bl	80023bc <HAL_GetTick>
 800371e:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003720:	4b13      	ldr	r3, [pc, #76]	@ (8003770 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8003728:	d1b6      	bne.n	8003698 <HAL_RCCEx_PeriphCLKConfig+0x38>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800372a:	f7fe fe47 	bl	80023bc <HAL_GetTick>
 800372e:	1b80      	subs	r0, r0, r6
 8003730:	2864      	cmp	r0, #100	@ 0x64
 8003732:	d9f5      	bls.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0xc0>
          return HAL_TIMEOUT;
 8003734:	2003      	movs	r0, #3
 8003736:	e016      	b.n	8003766 <HAL_RCCEx_PeriphCLKConfig+0x106>
        tickstart = HAL_GetTick();
 8003738:	f7fe fe40 	bl	80023bc <HAL_GetTick>
 800373c:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800373e:	4b0b      	ldr	r3, [pc, #44]	@ (800376c <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8003740:	6a1b      	ldr	r3, [r3, #32]
 8003742:	f013 0f02 	tst.w	r3, #2
 8003746:	d1c0      	bne.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0x6a>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003748:	f7fe fe38 	bl	80023bc <HAL_GetTick>
 800374c:	1b80      	subs	r0, r0, r6
 800374e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003752:	4298      	cmp	r0, r3
 8003754:	d9f3      	bls.n	800373e <HAL_RCCEx_PeriphCLKConfig+0xde>
            return HAL_TIMEOUT;
 8003756:	2003      	movs	r0, #3
 8003758:	e005      	b.n	8003766 <HAL_RCCEx_PeriphCLKConfig+0x106>
      __HAL_RCC_PWR_CLK_DISABLE();
 800375a:	69d3      	ldr	r3, [r2, #28]
 800375c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003760:	61d3      	str	r3, [r2, #28]
 8003762:	e7bb      	b.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0x7c>
  return HAL_OK;
 8003764:	2000      	movs	r0, #0
}
 8003766:	b002      	add	sp, #8
 8003768:	bd70      	pop	{r4, r5, r6, pc}
 800376a:	bf00      	nop
 800376c:	40021000 	.word	0x40021000
 8003770:	40007000 	.word	0x40007000
 8003774:	42420000 	.word	0x42420000

08003778 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003778:	b508      	push	{r3, lr}
  uint32_t temp_reg = 0U, frequency = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800377a:	2802      	cmp	r0, #2
 800377c:	d04e      	beq.n	800381c <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
 800377e:	2810      	cmp	r0, #16
 8003780:	d003      	beq.n	800378a <HAL_RCCEx_GetPeriphCLKFreq+0x12>
 8003782:	2801      	cmp	r0, #1
 8003784:	d028      	beq.n	80037d8 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
 8003786:	2000      	movs	r0, #0
 8003788:	e052      	b.n	8003830 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 800378a:	4b2b      	ldr	r3, [pc, #172]	@ (8003838 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 800378c:	685a      	ldr	r2, [r3, #4]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800378e:	6818      	ldr	r0, [r3, #0]
 8003790:	f010 7080 	ands.w	r0, r0, #16777216	@ 0x1000000
 8003794:	d04c      	beq.n	8003830 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003796:	f3c2 4383 	ubfx	r3, r2, #18, #4
 800379a:	4928      	ldr	r1, [pc, #160]	@ (800383c <HAL_RCCEx_GetPeriphCLKFreq+0xc4>)
 800379c:	5cc8      	ldrb	r0, [r1, r3]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800379e:	f412 3f80 	tst.w	r2, #65536	@ 0x10000
 80037a2:	d015      	beq.n	80037d0 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80037a4:	4b24      	ldr	r3, [pc, #144]	@ (8003838 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	f3c3 4340 	ubfx	r3, r3, #17, #1
 80037ac:	4a24      	ldr	r2, [pc, #144]	@ (8003840 <HAL_RCCEx_GetPeriphCLKFreq+0xc8>)
 80037ae:	5cd2      	ldrb	r2, [r2, r3]
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80037b0:	4b24      	ldr	r3, [pc, #144]	@ (8003844 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>)
 80037b2:	fbb3 f3f2 	udiv	r3, r3, r2
 80037b6:	fb03 f000 	mul.w	r0, r3, r0
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80037ba:	4b1f      	ldr	r3, [pc, #124]	@ (8003838 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 80037c2:	d135      	bne.n	8003830 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
          frequency = pllclk;
        }
        else
        {
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
 80037c4:	0040      	lsls	r0, r0, #1
 80037c6:	4b20      	ldr	r3, [pc, #128]	@ (8003848 <HAL_RCCEx_GetPeriphCLKFreq+0xd0>)
 80037c8:	fba3 3000 	umull	r3, r0, r3, r0
 80037cc:	0840      	lsrs	r0, r0, #1
 80037ce:	e02f      	b.n	8003830 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80037d0:	4b1e      	ldr	r3, [pc, #120]	@ (800384c <HAL_RCCEx_GetPeriphCLKFreq+0xd4>)
 80037d2:	fb03 f000 	mul.w	r0, r3, r0
 80037d6:	e7f0      	b.n	80037ba <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 80037d8:	4b17      	ldr	r3, [pc, #92]	@ (8003838 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 80037da:	6a1b      	ldr	r3, [r3, #32]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80037dc:	f240 3202 	movw	r2, #770	@ 0x302
 80037e0:	401a      	ands	r2, r3
 80037e2:	f5b2 7f81 	cmp.w	r2, #258	@ 0x102
 80037e6:	d024      	beq.n	8003832 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
      {
        frequency = LSE_VALUE;
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80037e8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80037ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80037f0:	d004      	beq.n	80037fc <HAL_RCCEx_GetPeriphCLKFreq+0x84>
      {
        frequency = LSI_VALUE;
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80037f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80037f6:	d009      	beq.n	800380c <HAL_RCCEx_GetPeriphCLKFreq+0x94>
  uint32_t temp_reg = 0U, frequency = 0U;
 80037f8:	2000      	movs	r0, #0
 80037fa:	e019      	b.n	8003830 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80037fc:	4a0e      	ldr	r2, [pc, #56]	@ (8003838 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 80037fe:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003800:	f012 0f02 	tst.w	r2, #2
 8003804:	d0f5      	beq.n	80037f2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
        frequency = LSI_VALUE;
 8003806:	f649 4040 	movw	r0, #40000	@ 0x9c40
 800380a:	e011      	b.n	8003830 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800380c:	4b0a      	ldr	r3, [pc, #40]	@ (8003838 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 800380e:	6818      	ldr	r0, [r3, #0]
 8003810:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8003814:	d00c      	beq.n	8003830 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
      {
        frequency = HSE_VALUE / 128U;
 8003816:	f24f 4024 	movw	r0, #62500	@ 0xf424
    default:
    {
      break;
    }
  }
  return (frequency);
 800381a:	e009      	b.n	8003830 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800381c:	f7ff ff10 	bl	8003640 <HAL_RCC_GetPCLK2Freq>
 8003820:	4b05      	ldr	r3, [pc, #20]	@ (8003838 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 8003822:	685b      	ldr	r3, [r3, #4]
 8003824:	f3c3 3381 	ubfx	r3, r3, #14, #2
 8003828:	3301      	adds	r3, #1
 800382a:	005b      	lsls	r3, r3, #1
 800382c:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8003830:	bd08      	pop	{r3, pc}
        frequency = LSE_VALUE;
 8003832:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8003836:	e7fb      	b.n	8003830 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
 8003838:	40021000 	.word	0x40021000
 800383c:	0800528c 	.word	0x0800528c
 8003840:	08005288 	.word	0x08005288
 8003844:	007a1200 	.word	0x007a1200
 8003848:	aaaaaaab 	.word	0xaaaaaaab
 800384c:	003d0900 	.word	0x003d0900

08003850 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003850:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003854:	b082      	sub	sp, #8
 8003856:	4605      	mov	r5, r0
 8003858:	4688      	mov	r8, r1
 800385a:	4617      	mov	r7, r2
 800385c:	461e      	mov	r6, r3
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800385e:	f7fe fdad 	bl	80023bc <HAL_GetTick>
 8003862:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003864:	1a1b      	subs	r3, r3, r0
 8003866:	eb03 0906 	add.w	r9, r3, r6
  tmp_tickstart = HAL_GetTick();
 800386a:	f7fe fda7 	bl	80023bc <HAL_GetTick>
 800386e:	4682      	mov	sl, r0

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003870:	4b28      	ldr	r3, [pc, #160]	@ (8003914 <SPI_WaitFlagStateUntilTimeout+0xc4>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 8003878:	fb09 f303 	mul.w	r3, r9, r3
 800387c:	9301      	str	r3, [sp, #4]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800387e:	682b      	ldr	r3, [r5, #0]
 8003880:	689c      	ldr	r4, [r3, #8]
 8003882:	ea38 0404 	bics.w	r4, r8, r4
 8003886:	bf0c      	ite	eq
 8003888:	2301      	moveq	r3, #1
 800388a:	2300      	movne	r3, #0
 800388c:	42bb      	cmp	r3, r7
 800388e:	d03d      	beq.n	800390c <SPI_WaitFlagStateUntilTimeout+0xbc>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003890:	f1b6 3fff 	cmp.w	r6, #4294967295
 8003894:	d0f3      	beq.n	800387e <SPI_WaitFlagStateUntilTimeout+0x2e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003896:	f7fe fd91 	bl	80023bc <HAL_GetTick>
 800389a:	eba0 000a 	sub.w	r0, r0, sl
 800389e:	4548      	cmp	r0, r9
 80038a0:	d207      	bcs.n	80038b2 <SPI_WaitFlagStateUntilTimeout+0x62>
        __HAL_UNLOCK(hspi);

        return HAL_TIMEOUT;
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80038a2:	9a01      	ldr	r2, [sp, #4]
 80038a4:	b102      	cbz	r2, 80038a8 <SPI_WaitFlagStateUntilTimeout+0x58>
 80038a6:	464a      	mov	r2, r9
      {
        tmp_timeout = 0U;
      }
      count--;
 80038a8:	9b01      	ldr	r3, [sp, #4]
 80038aa:	3b01      	subs	r3, #1
 80038ac:	9301      	str	r3, [sp, #4]
 80038ae:	4691      	mov	r9, r2
 80038b0:	e7e5      	b.n	800387e <SPI_WaitFlagStateUntilTimeout+0x2e>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80038b2:	682a      	ldr	r2, [r5, #0]
 80038b4:	6853      	ldr	r3, [r2, #4]
 80038b6:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 80038ba:	6053      	str	r3, [r2, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80038bc:	686b      	ldr	r3, [r5, #4]
 80038be:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80038c2:	d00b      	beq.n	80038dc <SPI_WaitFlagStateUntilTimeout+0x8c>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80038c4:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 80038c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80038ca:	d014      	beq.n	80038f6 <SPI_WaitFlagStateUntilTimeout+0xa6>
        hspi->State = HAL_SPI_STATE_READY;
 80038cc:	2301      	movs	r3, #1
 80038ce:	f885 3051 	strb.w	r3, [r5, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80038d2:	2300      	movs	r3, #0
 80038d4:	f885 3050 	strb.w	r3, [r5, #80]	@ 0x50
        return HAL_TIMEOUT;
 80038d8:	2003      	movs	r0, #3
 80038da:	e018      	b.n	800390e <SPI_WaitFlagStateUntilTimeout+0xbe>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80038dc:	68ab      	ldr	r3, [r5, #8]
 80038de:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80038e2:	d002      	beq.n	80038ea <SPI_WaitFlagStateUntilTimeout+0x9a>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80038e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038e8:	d1ec      	bne.n	80038c4 <SPI_WaitFlagStateUntilTimeout+0x74>
          __HAL_SPI_DISABLE(hspi);
 80038ea:	682a      	ldr	r2, [r5, #0]
 80038ec:	6813      	ldr	r3, [r2, #0]
 80038ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80038f2:	6013      	str	r3, [r2, #0]
 80038f4:	e7e6      	b.n	80038c4 <SPI_WaitFlagStateUntilTimeout+0x74>
          SPI_RESET_CRC(hspi);
 80038f6:	682a      	ldr	r2, [r5, #0]
 80038f8:	6813      	ldr	r3, [r2, #0]
 80038fa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80038fe:	6013      	str	r3, [r2, #0]
 8003900:	682a      	ldr	r2, [r5, #0]
 8003902:	6813      	ldr	r3, [r2, #0]
 8003904:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003908:	6013      	str	r3, [r2, #0]
 800390a:	e7df      	b.n	80038cc <SPI_WaitFlagStateUntilTimeout+0x7c>
    }
  }

  return HAL_OK;
 800390c:	2000      	movs	r0, #0
}
 800390e:	b002      	add	sp, #8
 8003910:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003914:	200000a0 	.word	0x200000a0

08003918 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003918:	b570      	push	{r4, r5, r6, lr}
 800391a:	b082      	sub	sp, #8
 800391c:	4606      	mov	r6, r0
 800391e:	460c      	mov	r4, r1
 8003920:	4615      	mov	r5, r2
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003922:	9200      	str	r2, [sp, #0]
 8003924:	460b      	mov	r3, r1
 8003926:	2201      	movs	r2, #1
 8003928:	2102      	movs	r1, #2
 800392a:	f7ff ff91 	bl	8003850 <SPI_WaitFlagStateUntilTimeout>
 800392e:	b948      	cbnz	r0, 8003944 <SPI_EndRxTxTransaction+0x2c>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003930:	9500      	str	r5, [sp, #0]
 8003932:	4623      	mov	r3, r4
 8003934:	2200      	movs	r2, #0
 8003936:	2180      	movs	r1, #128	@ 0x80
 8003938:	4630      	mov	r0, r6
 800393a:	f7ff ff89 	bl	8003850 <SPI_WaitFlagStateUntilTimeout>
 800393e:	b938      	cbnz	r0, 8003950 <SPI_EndRxTxTransaction+0x38>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }
  return HAL_OK;
}
 8003940:	b002      	add	sp, #8
 8003942:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003944:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 8003946:	f043 0320 	orr.w	r3, r3, #32
 800394a:	6573      	str	r3, [r6, #84]	@ 0x54
    return HAL_TIMEOUT;
 800394c:	2003      	movs	r0, #3
 800394e:	e7f7      	b.n	8003940 <SPI_EndRxTxTransaction+0x28>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003950:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 8003952:	f043 0320 	orr.w	r3, r3, #32
 8003956:	6573      	str	r3, [r6, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003958:	2003      	movs	r0, #3
 800395a:	e7f1      	b.n	8003940 <SPI_EndRxTxTransaction+0x28>

0800395c <HAL_SPI_Init>:
  if (hspi == NULL)
 800395c:	2800      	cmp	r0, #0
 800395e:	d056      	beq.n	8003a0e <HAL_SPI_Init+0xb2>
{
 8003960:	b510      	push	{r4, lr}
 8003962:	4604      	mov	r4, r0
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003964:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8003966:	b933      	cbnz	r3, 8003976 <HAL_SPI_Init+0x1a>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003968:	6843      	ldr	r3, [r0, #4]
 800396a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800396e:	d005      	beq.n	800397c <HAL_SPI_Init+0x20>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003970:	2300      	movs	r3, #0
 8003972:	61c3      	str	r3, [r0, #28]
 8003974:	e002      	b.n	800397c <HAL_SPI_Init+0x20>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003976:	2300      	movs	r3, #0
 8003978:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800397a:	6143      	str	r3, [r0, #20]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800397c:	2300      	movs	r3, #0
 800397e:	62a3      	str	r3, [r4, #40]	@ 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8003980:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 8003984:	2b00      	cmp	r3, #0
 8003986:	d03c      	beq.n	8003a02 <HAL_SPI_Init+0xa6>
  hspi->State = HAL_SPI_STATE_BUSY;
 8003988:	2302      	movs	r3, #2
 800398a:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  __HAL_SPI_DISABLE(hspi);
 800398e:	6822      	ldr	r2, [r4, #0]
 8003990:	6813      	ldr	r3, [r2, #0]
 8003992:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003996:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003998:	6863      	ldr	r3, [r4, #4]
 800399a:	f403 7382 	and.w	r3, r3, #260	@ 0x104
 800399e:	68a2      	ldr	r2, [r4, #8]
 80039a0:	f402 4204 	and.w	r2, r2, #33792	@ 0x8400
 80039a4:	4313      	orrs	r3, r2
 80039a6:	68e2      	ldr	r2, [r4, #12]
 80039a8:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80039ac:	4313      	orrs	r3, r2
 80039ae:	6922      	ldr	r2, [r4, #16]
 80039b0:	f002 0202 	and.w	r2, r2, #2
 80039b4:	4313      	orrs	r3, r2
 80039b6:	6962      	ldr	r2, [r4, #20]
 80039b8:	f002 0201 	and.w	r2, r2, #1
 80039bc:	4313      	orrs	r3, r2
 80039be:	69a2      	ldr	r2, [r4, #24]
 80039c0:	f402 7200 	and.w	r2, r2, #512	@ 0x200
 80039c4:	4313      	orrs	r3, r2
 80039c6:	69e2      	ldr	r2, [r4, #28]
 80039c8:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 80039cc:	4313      	orrs	r3, r2
 80039ce:	6a22      	ldr	r2, [r4, #32]
 80039d0:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 80039d4:	4313      	orrs	r3, r2
 80039d6:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80039d8:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80039dc:	6821      	ldr	r1, [r4, #0]
 80039de:	4313      	orrs	r3, r2
 80039e0:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80039e2:	8b63      	ldrh	r3, [r4, #26]
 80039e4:	6822      	ldr	r2, [r4, #0]
 80039e6:	f003 0304 	and.w	r3, r3, #4
 80039ea:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80039ec:	6822      	ldr	r2, [r4, #0]
 80039ee:	69d3      	ldr	r3, [r2, #28]
 80039f0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80039f4:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80039f6:	2000      	movs	r0, #0
 80039f8:	6560      	str	r0, [r4, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80039fa:	2301      	movs	r3, #1
 80039fc:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
}
 8003a00:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 8003a02:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
    HAL_SPI_MspInit(hspi);
 8003a06:	4620      	mov	r0, r4
 8003a08:	f7fe f91e 	bl	8001c48 <HAL_SPI_MspInit>
 8003a0c:	e7bc      	b.n	8003988 <HAL_SPI_Init+0x2c>
    return HAL_ERROR;
 8003a0e:	2001      	movs	r0, #1
}
 8003a10:	4770      	bx	lr

08003a12 <HAL_SPI_TransmitReceive>:
{
 8003a12:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003a16:	b083      	sub	sp, #12
 8003a18:	4604      	mov	r4, r0
 8003a1a:	4688      	mov	r8, r1
 8003a1c:	4691      	mov	r9, r2
 8003a1e:	461f      	mov	r7, r3
 8003a20:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
  tickstart = HAL_GetTick();
 8003a22:	f7fe fccb 	bl	80023bc <HAL_GetTick>
 8003a26:	4606      	mov	r6, r0
  tmp_state           = hspi->State;
 8003a28:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 8003a2c:	b2db      	uxtb	r3, r3
  tmp_mode            = hspi->Init.Mode;
 8003a2e:	6862      	ldr	r2, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003a30:	2b01      	cmp	r3, #1
 8003a32:	d00a      	beq.n	8003a4a <HAL_SPI_TransmitReceive+0x38>
 8003a34:	f5b2 7f82 	cmp.w	r2, #260	@ 0x104
 8003a38:	f040 8105 	bne.w	8003c46 <HAL_SPI_TransmitReceive+0x234>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003a3c:	68a2      	ldr	r2, [r4, #8]
 8003a3e:	2a00      	cmp	r2, #0
 8003a40:	f040 8105 	bne.w	8003c4e <HAL_SPI_TransmitReceive+0x23c>
 8003a44:	2b04      	cmp	r3, #4
 8003a46:	f040 8104 	bne.w	8003c52 <HAL_SPI_TransmitReceive+0x240>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003a4a:	f1b8 0f00 	cmp.w	r8, #0
 8003a4e:	f000 8102 	beq.w	8003c56 <HAL_SPI_TransmitReceive+0x244>
 8003a52:	f1b9 0f00 	cmp.w	r9, #0
 8003a56:	f000 8100 	beq.w	8003c5a <HAL_SPI_TransmitReceive+0x248>
 8003a5a:	2f00      	cmp	r7, #0
 8003a5c:	f000 80ff 	beq.w	8003c5e <HAL_SPI_TransmitReceive+0x24c>
  __HAL_LOCK(hspi);
 8003a60:	f894 3050 	ldrb.w	r3, [r4, #80]	@ 0x50
 8003a64:	2b01      	cmp	r3, #1
 8003a66:	f000 80fc 	beq.w	8003c62 <HAL_SPI_TransmitReceive+0x250>
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003a70:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 8003a74:	b2db      	uxtb	r3, r3
 8003a76:	2b04      	cmp	r3, #4
 8003a78:	d002      	beq.n	8003a80 <HAL_SPI_TransmitReceive+0x6e>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003a7a:	2305      	movs	r3, #5
 8003a7c:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003a80:	2300      	movs	r3, #0
 8003a82:	6563      	str	r3, [r4, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003a84:	f8c4 9038 	str.w	r9, [r4, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8003a88:	87e7      	strh	r7, [r4, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8003a8a:	87a7      	strh	r7, [r4, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003a8c:	f8c4 8030 	str.w	r8, [r4, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8003a90:	86e7      	strh	r7, [r4, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8003a92:	86a7      	strh	r7, [r4, #52]	@ 0x34
  hspi->RxISR       = NULL;
 8003a94:	6423      	str	r3, [r4, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003a96:	6463      	str	r3, [r4, #68]	@ 0x44
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003a98:	6823      	ldr	r3, [r4, #0]
 8003a9a:	681a      	ldr	r2, [r3, #0]
 8003a9c:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8003aa0:	d103      	bne.n	8003aaa <HAL_SPI_TransmitReceive+0x98>
    __HAL_SPI_ENABLE(hspi);
 8003aa2:	681a      	ldr	r2, [r3, #0]
 8003aa4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003aa8:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003aaa:	68e3      	ldr	r3, [r4, #12]
 8003aac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ab0:	d011      	beq.n	8003ad6 <HAL_SPI_TransmitReceive+0xc4>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003ab2:	6863      	ldr	r3, [r4, #4]
 8003ab4:	b10b      	cbz	r3, 8003aba <HAL_SPI_TransmitReceive+0xa8>
 8003ab6:	2f01      	cmp	r7, #1
 8003ab8:	d10b      	bne.n	8003ad2 <HAL_SPI_TransmitReceive+0xc0>
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003aba:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8003abc:	6823      	ldr	r3, [r4, #0]
 8003abe:	7812      	ldrb	r2, [r2, #0]
 8003ac0:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003ac2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003ac4:	3301      	adds	r3, #1
 8003ac6:	6323      	str	r3, [r4, #48]	@ 0x30
      hspi->TxXferCount--;
 8003ac8:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8003aca:	b29b      	uxth	r3, r3
 8003acc:	3b01      	subs	r3, #1
 8003ace:	b29b      	uxth	r3, r3
 8003ad0:	86e3      	strh	r3, [r4, #54]	@ 0x36
        txallowed = 1U;
 8003ad2:	2701      	movs	r7, #1
 8003ad4:	e071      	b.n	8003bba <HAL_SPI_TransmitReceive+0x1a8>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003ad6:	6863      	ldr	r3, [r4, #4]
 8003ad8:	b10b      	cbz	r3, 8003ade <HAL_SPI_TransmitReceive+0xcc>
 8003ada:	2f01      	cmp	r7, #1
 8003adc:	d10b      	bne.n	8003af6 <HAL_SPI_TransmitReceive+0xe4>
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003ade:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8003ae0:	6823      	ldr	r3, [r4, #0]
 8003ae2:	8812      	ldrh	r2, [r2, #0]
 8003ae4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ae6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003ae8:	3302      	adds	r3, #2
 8003aea:	6323      	str	r3, [r4, #48]	@ 0x30
      hspi->TxXferCount--;
 8003aec:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8003aee:	b29b      	uxth	r3, r3
 8003af0:	3b01      	subs	r3, #1
 8003af2:	b29b      	uxth	r3, r3
 8003af4:	86e3      	strh	r3, [r4, #54]	@ 0x36
        txallowed = 1U;
 8003af6:	2701      	movs	r7, #1
 8003af8:	e01b      	b.n	8003b32 <HAL_SPI_TransmitReceive+0x120>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003afa:	6823      	ldr	r3, [r4, #0]
 8003afc:	689a      	ldr	r2, [r3, #8]
 8003afe:	f012 0f01 	tst.w	r2, #1
 8003b02:	d00e      	beq.n	8003b22 <HAL_SPI_TransmitReceive+0x110>
 8003b04:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
 8003b06:	b292      	uxth	r2, r2
 8003b08:	b15a      	cbz	r2, 8003b22 <HAL_SPI_TransmitReceive+0x110>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003b0a:	68da      	ldr	r2, [r3, #12]
 8003b0c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003b0e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003b10:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003b12:	3302      	adds	r3, #2
 8003b14:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 8003b16:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8003b18:	b29b      	uxth	r3, r3
 8003b1a:	3b01      	subs	r3, #1
 8003b1c:	b29b      	uxth	r3, r3
 8003b1e:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 8003b20:	2701      	movs	r7, #1
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003b22:	f7fe fc4b 	bl	80023bc <HAL_GetTick>
 8003b26:	1b80      	subs	r0, r0, r6
 8003b28:	42a8      	cmp	r0, r5
 8003b2a:	d302      	bcc.n	8003b32 <HAL_SPI_TransmitReceive+0x120>
 8003b2c:	f1b5 3fff 	cmp.w	r5, #4294967295
 8003b30:	d11e      	bne.n	8003b70 <HAL_SPI_TransmitReceive+0x15e>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003b32:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8003b34:	b29b      	uxth	r3, r3
 8003b36:	b91b      	cbnz	r3, 8003b40 <HAL_SPI_TransmitReceive+0x12e>
 8003b38:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8003b3a:	b29b      	uxth	r3, r3
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d062      	beq.n	8003c06 <HAL_SPI_TransmitReceive+0x1f4>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003b40:	6823      	ldr	r3, [r4, #0]
 8003b42:	689a      	ldr	r2, [r3, #8]
 8003b44:	f012 0f02 	tst.w	r2, #2
 8003b48:	d0d7      	beq.n	8003afa <HAL_SPI_TransmitReceive+0xe8>
 8003b4a:	8ee2      	ldrh	r2, [r4, #54]	@ 0x36
 8003b4c:	b292      	uxth	r2, r2
 8003b4e:	2a00      	cmp	r2, #0
 8003b50:	d0d3      	beq.n	8003afa <HAL_SPI_TransmitReceive+0xe8>
 8003b52:	2f00      	cmp	r7, #0
 8003b54:	d0d1      	beq.n	8003afa <HAL_SPI_TransmitReceive+0xe8>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003b56:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8003b58:	8812      	ldrh	r2, [r2, #0]
 8003b5a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b5c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003b5e:	3302      	adds	r3, #2
 8003b60:	6323      	str	r3, [r4, #48]	@ 0x30
        hspi->TxXferCount--;
 8003b62:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8003b64:	b29b      	uxth	r3, r3
 8003b66:	3b01      	subs	r3, #1
 8003b68:	b29b      	uxth	r3, r3
 8003b6a:	86e3      	strh	r3, [r4, #54]	@ 0x36
        txallowed = 0U;
 8003b6c:	2700      	movs	r7, #0
 8003b6e:	e7c4      	b.n	8003afa <HAL_SPI_TransmitReceive+0xe8>
        hspi->State = HAL_SPI_STATE_READY;
 8003b70:	2301      	movs	r3, #1
 8003b72:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003b76:	2300      	movs	r3, #0
 8003b78:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003b7c:	2003      	movs	r0, #3
 8003b7e:	e063      	b.n	8003c48 <HAL_SPI_TransmitReceive+0x236>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003b80:	6823      	ldr	r3, [r4, #0]
 8003b82:	689a      	ldr	r2, [r3, #8]
 8003b84:	f012 0f01 	tst.w	r2, #1
 8003b88:	d00e      	beq.n	8003ba8 <HAL_SPI_TransmitReceive+0x196>
 8003b8a:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
 8003b8c:	b292      	uxth	r2, r2
 8003b8e:	b15a      	cbz	r2, 8003ba8 <HAL_SPI_TransmitReceive+0x196>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003b90:	68da      	ldr	r2, [r3, #12]
 8003b92:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003b94:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003b96:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003b98:	3301      	adds	r3, #1
 8003b9a:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 8003b9c:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8003b9e:	b29b      	uxth	r3, r3
 8003ba0:	3b01      	subs	r3, #1
 8003ba2:	b29b      	uxth	r3, r3
 8003ba4:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 8003ba6:	2701      	movs	r7, #1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003ba8:	f7fe fc08 	bl	80023bc <HAL_GetTick>
 8003bac:	1b83      	subs	r3, r0, r6
 8003bae:	42ab      	cmp	r3, r5
 8003bb0:	d302      	bcc.n	8003bb8 <HAL_SPI_TransmitReceive+0x1a6>
 8003bb2:	f1b5 3fff 	cmp.w	r5, #4294967295
 8003bb6:	d11e      	bne.n	8003bf6 <HAL_SPI_TransmitReceive+0x1e4>
 8003bb8:	b1ed      	cbz	r5, 8003bf6 <HAL_SPI_TransmitReceive+0x1e4>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003bba:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8003bbc:	b29b      	uxth	r3, r3
 8003bbe:	b913      	cbnz	r3, 8003bc6 <HAL_SPI_TransmitReceive+0x1b4>
 8003bc0:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8003bc2:	b29b      	uxth	r3, r3
 8003bc4:	b1fb      	cbz	r3, 8003c06 <HAL_SPI_TransmitReceive+0x1f4>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003bc6:	6823      	ldr	r3, [r4, #0]
 8003bc8:	689a      	ldr	r2, [r3, #8]
 8003bca:	f012 0f02 	tst.w	r2, #2
 8003bce:	d0d7      	beq.n	8003b80 <HAL_SPI_TransmitReceive+0x16e>
 8003bd0:	8ee2      	ldrh	r2, [r4, #54]	@ 0x36
 8003bd2:	b292      	uxth	r2, r2
 8003bd4:	2a00      	cmp	r2, #0
 8003bd6:	d0d3      	beq.n	8003b80 <HAL_SPI_TransmitReceive+0x16e>
 8003bd8:	2f00      	cmp	r7, #0
 8003bda:	d0d1      	beq.n	8003b80 <HAL_SPI_TransmitReceive+0x16e>
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003bdc:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8003bde:	7812      	ldrb	r2, [r2, #0]
 8003be0:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr++;
 8003be2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003be4:	3301      	adds	r3, #1
 8003be6:	6323      	str	r3, [r4, #48]	@ 0x30
        hspi->TxXferCount--;
 8003be8:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8003bea:	b29b      	uxth	r3, r3
 8003bec:	3b01      	subs	r3, #1
 8003bee:	b29b      	uxth	r3, r3
 8003bf0:	86e3      	strh	r3, [r4, #54]	@ 0x36
        txallowed = 0U;
 8003bf2:	2700      	movs	r7, #0
 8003bf4:	e7c4      	b.n	8003b80 <HAL_SPI_TransmitReceive+0x16e>
        hspi->State = HAL_SPI_STATE_READY;
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003c02:	2003      	movs	r0, #3
 8003c04:	e020      	b.n	8003c48 <HAL_SPI_TransmitReceive+0x236>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003c06:	4632      	mov	r2, r6
 8003c08:	4629      	mov	r1, r5
 8003c0a:	4620      	mov	r0, r4
 8003c0c:	f7ff fe84 	bl	8003918 <SPI_EndRxTxTransaction>
 8003c10:	b990      	cbnz	r0, 8003c38 <HAL_SPI_TransmitReceive+0x226>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003c12:	68a3      	ldr	r3, [r4, #8]
 8003c14:	b933      	cbnz	r3, 8003c24 <HAL_SPI_TransmitReceive+0x212>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003c16:	9301      	str	r3, [sp, #4]
 8003c18:	6823      	ldr	r3, [r4, #0]
 8003c1a:	68da      	ldr	r2, [r3, #12]
 8003c1c:	9201      	str	r2, [sp, #4]
 8003c1e:	689b      	ldr	r3, [r3, #8]
 8003c20:	9301      	str	r3, [sp, #4]
 8003c22:	9b01      	ldr	r3, [sp, #4]
  hspi->State = HAL_SPI_STATE_READY;
 8003c24:	2301      	movs	r3, #1
 8003c26:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003c30:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003c32:	b14b      	cbz	r3, 8003c48 <HAL_SPI_TransmitReceive+0x236>
    return HAL_ERROR;
 8003c34:	2001      	movs	r0, #1
 8003c36:	e007      	b.n	8003c48 <HAL_SPI_TransmitReceive+0x236>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003c38:	2320      	movs	r3, #32
 8003c3a:	6563      	str	r3, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
    return HAL_ERROR;
 8003c42:	2001      	movs	r0, #1
 8003c44:	e000      	b.n	8003c48 <HAL_SPI_TransmitReceive+0x236>
    return HAL_BUSY;
 8003c46:	2002      	movs	r0, #2
}
 8003c48:	b003      	add	sp, #12
 8003c4a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    return HAL_BUSY;
 8003c4e:	2002      	movs	r0, #2
 8003c50:	e7fa      	b.n	8003c48 <HAL_SPI_TransmitReceive+0x236>
 8003c52:	2002      	movs	r0, #2
 8003c54:	e7f8      	b.n	8003c48 <HAL_SPI_TransmitReceive+0x236>
    return HAL_ERROR;
 8003c56:	2001      	movs	r0, #1
 8003c58:	e7f6      	b.n	8003c48 <HAL_SPI_TransmitReceive+0x236>
 8003c5a:	2001      	movs	r0, #1
 8003c5c:	e7f4      	b.n	8003c48 <HAL_SPI_TransmitReceive+0x236>
 8003c5e:	2001      	movs	r0, #1
 8003c60:	e7f2      	b.n	8003c48 <HAL_SPI_TransmitReceive+0x236>
  __HAL_LOCK(hspi);
 8003c62:	2002      	movs	r0, #2
 8003c64:	e7f0      	b.n	8003c48 <HAL_SPI_TransmitReceive+0x236>

08003c66 <HAL_SPI_ErrorCallback>:
}
 8003c66:	4770      	bx	lr

08003c68 <HAL_SPI_IRQHandler>:
{
 8003c68:	b530      	push	{r4, r5, lr}
 8003c6a:	b085      	sub	sp, #20
 8003c6c:	4604      	mov	r4, r0
  uint32_t itsource = hspi->Instance->CR2;
 8003c6e:	6802      	ldr	r2, [r0, #0]
 8003c70:	6851      	ldr	r1, [r2, #4]
  uint32_t itflag   = hspi->Instance->SR;
 8003c72:	6893      	ldr	r3, [r2, #8]
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003c74:	f3c3 1080 	ubfx	r0, r3, #6, #1
 8003c78:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8003c7c:	d105      	bne.n	8003c8a <HAL_SPI_IRQHandler+0x22>
 8003c7e:	f013 0f01 	tst.w	r3, #1
 8003c82:	d002      	beq.n	8003c8a <HAL_SPI_IRQHandler+0x22>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003c84:	f011 0f40 	tst.w	r1, #64	@ 0x40
 8003c88:	d15a      	bne.n	8003d40 <HAL_SPI_IRQHandler+0xd8>
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003c8a:	f013 0f02 	tst.w	r3, #2
 8003c8e:	d002      	beq.n	8003c96 <HAL_SPI_IRQHandler+0x2e>
 8003c90:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8003c94:	d158      	bne.n	8003d48 <HAL_SPI_IRQHandler+0xe0>
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 8003c96:	f3c3 1540 	ubfx	r5, r3, #5, #1
 8003c9a:	f013 0f20 	tst.w	r3, #32
 8003c9e:	d101      	bne.n	8003ca4 <HAL_SPI_IRQHandler+0x3c>
 8003ca0:	2800      	cmp	r0, #0
 8003ca2:	d054      	beq.n	8003d4e <HAL_SPI_IRQHandler+0xe6>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003ca4:	f011 0f20 	tst.w	r1, #32
 8003ca8:	d051      	beq.n	8003d4e <HAL_SPI_IRQHandler+0xe6>
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003caa:	b178      	cbz	r0, 8003ccc <HAL_SPI_IRQHandler+0x64>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003cac:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 8003cb0:	b2db      	uxtb	r3, r3
 8003cb2:	2b03      	cmp	r3, #3
 8003cb4:	d04d      	beq.n	8003d52 <HAL_SPI_IRQHandler+0xea>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003cb6:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003cb8:	f043 0304 	orr.w	r3, r3, #4
 8003cbc:	6563      	str	r3, [r4, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	9301      	str	r3, [sp, #4]
 8003cc2:	68d3      	ldr	r3, [r2, #12]
 8003cc4:	9301      	str	r3, [sp, #4]
 8003cc6:	6893      	ldr	r3, [r2, #8]
 8003cc8:	9301      	str	r3, [sp, #4]
 8003cca:	9b01      	ldr	r3, [sp, #4]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003ccc:	b165      	cbz	r5, 8003ce8 <HAL_SPI_IRQHandler+0x80>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8003cce:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003cd0:	f043 0301 	orr.w	r3, r3, #1
 8003cd4:	6563      	str	r3, [r4, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	9303      	str	r3, [sp, #12]
 8003cda:	6893      	ldr	r3, [r2, #8]
 8003cdc:	9303      	str	r3, [sp, #12]
 8003cde:	6813      	ldr	r3, [r2, #0]
 8003ce0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003ce4:	6013      	str	r3, [r2, #0]
 8003ce6:	9b03      	ldr	r3, [sp, #12]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003ce8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d02f      	beq.n	8003d4e <HAL_SPI_IRQHandler+0xe6>
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003cee:	6822      	ldr	r2, [r4, #0]
 8003cf0:	6853      	ldr	r3, [r2, #4]
 8003cf2:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 8003cf6:	6053      	str	r3, [r2, #4]
      hspi->State = HAL_SPI_STATE_READY;
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003cfe:	f011 0f03 	tst.w	r1, #3
 8003d02:	d02e      	beq.n	8003d62 <HAL_SPI_IRQHandler+0xfa>
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003d04:	6822      	ldr	r2, [r4, #0]
 8003d06:	6853      	ldr	r3, [r2, #4]
 8003d08:	f023 0303 	bic.w	r3, r3, #3
 8003d0c:	6053      	str	r3, [r2, #4]
        if (hspi->hdmarx != NULL)
 8003d0e:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8003d10:	b14b      	cbz	r3, 8003d26 <HAL_SPI_IRQHandler+0xbe>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003d12:	4a16      	ldr	r2, [pc, #88]	@ (8003d6c <HAL_SPI_IRQHandler+0x104>)
 8003d14:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003d16:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8003d18:	f7fe ff74 	bl	8002c04 <HAL_DMA_Abort_IT>
 8003d1c:	b118      	cbz	r0, 8003d26 <HAL_SPI_IRQHandler+0xbe>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003d1e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003d20:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003d24:	6563      	str	r3, [r4, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8003d26:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8003d28:	b18b      	cbz	r3, 8003d4e <HAL_SPI_IRQHandler+0xe6>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003d2a:	4a10      	ldr	r2, [pc, #64]	@ (8003d6c <HAL_SPI_IRQHandler+0x104>)
 8003d2c:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003d2e:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 8003d30:	f7fe ff68 	bl	8002c04 <HAL_DMA_Abort_IT>
 8003d34:	b158      	cbz	r0, 8003d4e <HAL_SPI_IRQHandler+0xe6>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003d36:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003d38:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003d3c:	6563      	str	r3, [r4, #84]	@ 0x54
 8003d3e:	e006      	b.n	8003d4e <HAL_SPI_IRQHandler+0xe6>
    hspi->RxISR(hspi);
 8003d40:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003d42:	4620      	mov	r0, r4
 8003d44:	4798      	blx	r3
    return;
 8003d46:	e002      	b.n	8003d4e <HAL_SPI_IRQHandler+0xe6>
    hspi->TxISR(hspi);
 8003d48:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8003d4a:	4620      	mov	r0, r4
 8003d4c:	4798      	blx	r3
}
 8003d4e:	b005      	add	sp, #20
 8003d50:	bd30      	pop	{r4, r5, pc}
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003d52:	2300      	movs	r3, #0
 8003d54:	9302      	str	r3, [sp, #8]
 8003d56:	68d3      	ldr	r3, [r2, #12]
 8003d58:	9302      	str	r3, [sp, #8]
 8003d5a:	6893      	ldr	r3, [r2, #8]
 8003d5c:	9302      	str	r3, [sp, #8]
 8003d5e:	9b02      	ldr	r3, [sp, #8]
        return;
 8003d60:	e7f5      	b.n	8003d4e <HAL_SPI_IRQHandler+0xe6>
        HAL_SPI_ErrorCallback(hspi);
 8003d62:	4620      	mov	r0, r4
 8003d64:	f7ff ff7f 	bl	8003c66 <HAL_SPI_ErrorCallback>
    return;
 8003d68:	e7f1      	b.n	8003d4e <HAL_SPI_IRQHandler+0xe6>
 8003d6a:	bf00      	nop
 8003d6c:	08003d71 	.word	0x08003d71

08003d70 <SPI_DMAAbortOnError>:
{
 8003d70:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003d72:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  hspi->RxXferCount = 0U;
 8003d74:	2300      	movs	r3, #0
 8003d76:	87c3      	strh	r3, [r0, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8003d78:	86c3      	strh	r3, [r0, #54]	@ 0x36
  HAL_SPI_ErrorCallback(hspi);
 8003d7a:	f7ff ff74 	bl	8003c66 <HAL_SPI_ErrorCallback>
}
 8003d7e:	bd08      	pop	{r3, pc}

08003d80 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003d80:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d82:	6a02      	ldr	r2, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d84:	6a03      	ldr	r3, [r0, #32]
 8003d86:	f023 0301 	bic.w	r3, r3, #1
 8003d8a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d8c:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003d8e:	6983      	ldr	r3, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003d90:	f023 0373 	bic.w	r3, r3, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003d94:	680c      	ldr	r4, [r1, #0]
 8003d96:	431c      	orrs	r4, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003d98:	f022 0202 	bic.w	r2, r2, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003d9c:	688b      	ldr	r3, [r1, #8]
 8003d9e:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003da0:	4a0b      	ldr	r2, [pc, #44]	@ (8003dd0 <TIM_OC1_SetConfig+0x50>)
 8003da2:	4290      	cmp	r0, r2
 8003da4:	d006      	beq.n	8003db4 <TIM_OC1_SetConfig+0x34>
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003da6:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003da8:	6184      	str	r4, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003daa:	684a      	ldr	r2, [r1, #4]
 8003dac:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003dae:	6203      	str	r3, [r0, #32]
}
 8003db0:	bc30      	pop	{r4, r5}
 8003db2:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC1NP;
 8003db4:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8003db8:	68ca      	ldr	r2, [r1, #12]
 8003dba:	431a      	orrs	r2, r3
    tmpccer &= ~TIM_CCER_CC1NE;
 8003dbc:	f022 0304 	bic.w	r3, r2, #4
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003dc0:	f425 7540 	bic.w	r5, r5, #768	@ 0x300
    tmpcr2 |= OC_Config->OCIdleState;
 8003dc4:	694a      	ldr	r2, [r1, #20]
 8003dc6:	432a      	orrs	r2, r5
    tmpcr2 |= OC_Config->OCNIdleState;
 8003dc8:	698d      	ldr	r5, [r1, #24]
 8003dca:	4315      	orrs	r5, r2
 8003dcc:	e7eb      	b.n	8003da6 <TIM_OC1_SetConfig+0x26>
 8003dce:	bf00      	nop
 8003dd0:	40012c00 	.word	0x40012c00

08003dd4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003dd4:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003dd6:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003dd8:	6a02      	ldr	r2, [r0, #32]
 8003dda:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003dde:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003de0:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003de2:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003de4:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003de8:	680d      	ldr	r5, [r1, #0]
 8003dea:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003dec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003df0:	688a      	ldr	r2, [r1, #8]
 8003df2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003df6:	4a0d      	ldr	r2, [pc, #52]	@ (8003e2c <TIM_OC3_SetConfig+0x58>)
 8003df8:	4290      	cmp	r0, r2
 8003dfa:	d006      	beq.n	8003e0a <TIM_OC3_SetConfig+0x36>
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003dfc:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003dfe:	61c5      	str	r5, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003e00:	684a      	ldr	r2, [r1, #4]
 8003e02:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e04:	6203      	str	r3, [r0, #32]
}
 8003e06:	bc30      	pop	{r4, r5}
 8003e08:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC3NP;
 8003e0a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003e0e:	68ca      	ldr	r2, [r1, #12]
 8003e10:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8003e14:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003e18:	f424 5440 	bic.w	r4, r4, #12288	@ 0x3000
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003e1c:	694a      	ldr	r2, [r1, #20]
 8003e1e:	ea44 1402 	orr.w	r4, r4, r2, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003e22:	698a      	ldr	r2, [r1, #24]
 8003e24:	ea44 1402 	orr.w	r4, r4, r2, lsl #4
 8003e28:	e7e8      	b.n	8003dfc <TIM_OC3_SetConfig+0x28>
 8003e2a:	bf00      	nop
 8003e2c:	40012c00 	.word	0x40012c00

08003e30 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003e30:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e32:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003e34:	6a02      	ldr	r2, [r0, #32]
 8003e36:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003e3a:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e3c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003e3e:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003e40:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003e44:	680d      	ldr	r5, [r1, #0]
 8003e46:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003e4a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003e4e:	688d      	ldr	r5, [r1, #8]
 8003e50:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e54:	4d07      	ldr	r5, [pc, #28]	@ (8003e74 <TIM_OC4_SetConfig+0x44>)
 8003e56:	42a8      	cmp	r0, r5
 8003e58:	d006      	beq.n	8003e68 <TIM_OC4_SetConfig+0x38>
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e5a:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003e5c:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003e5e:	684a      	ldr	r2, [r1, #4]
 8003e60:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e62:	6203      	str	r3, [r0, #32]
}
 8003e64:	bc30      	pop	{r4, r5}
 8003e66:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003e68:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003e6c:	694d      	ldr	r5, [r1, #20]
 8003e6e:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 8003e72:	e7f2      	b.n	8003e5a <TIM_OC4_SetConfig+0x2a>
 8003e74:	40012c00 	.word	0x40012c00

08003e78 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003e78:	b430      	push	{r4, r5}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003e7a:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e7c:	6a04      	ldr	r4, [r0, #32]
 8003e7e:	f024 0410 	bic.w	r4, r4, #16
 8003e82:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e84:	6984      	ldr	r4, [r0, #24]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8003e86:	f424 7c40 	bic.w	ip, r4, #768	@ 0x300
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8003e8a:	ea4c 2c02 	orr.w	ip, ip, r2, lsl #8

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003e8e:	f42c 4c70 	bic.w	ip, ip, #61440	@ 0xf000
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8003e92:	031b      	lsls	r3, r3, #12
 8003e94:	b29b      	uxth	r3, r3
 8003e96:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003e9a:	f025 05a0 	bic.w	r5, r5, #160	@ 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8003e9e:	0109      	lsls	r1, r1, #4
 8003ea0:	f001 01a0 	and.w	r1, r1, #160	@ 0xa0
 8003ea4:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003ea6:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8003ea8:	6201      	str	r1, [r0, #32]
}
 8003eaa:	bc30      	pop	{r4, r5}
 8003eac:	4770      	bx	lr

08003eae <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003eae:	b430      	push	{r4, r5}
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8003eb0:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003eb2:	6a04      	ldr	r4, [r0, #32]
 8003eb4:	f424 7480 	bic.w	r4, r4, #256	@ 0x100
 8003eb8:	6204      	str	r4, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003eba:	69c4      	ldr	r4, [r0, #28]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8003ebc:	f024 0c03 	bic.w	ip, r4, #3
  tmpccmr2 |= TIM_ICSelection;
 8003ec0:	ea4c 0c02 	orr.w	ip, ip, r2

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8003ec4:	f02c 0cf0 	bic.w	ip, ip, #240	@ 0xf0
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8003ec8:	011b      	lsls	r3, r3, #4
 8003eca:	b2db      	uxtb	r3, r3
 8003ecc:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8003ed0:	f425 7500 	bic.w	r5, r5, #512	@ 0x200
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8003ed4:	0209      	lsls	r1, r1, #8
 8003ed6:	f401 7100 	and.w	r1, r1, #512	@ 0x200
 8003eda:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003edc:	61c3      	str	r3, [r0, #28]
  TIMx->CCER = tmpccer;
 8003ede:	6201      	str	r1, [r0, #32]
}
 8003ee0:	bc30      	pop	{r4, r5}
 8003ee2:	4770      	bx	lr

08003ee4 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003ee4:	b430      	push	{r4, r5}
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8003ee6:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003ee8:	6a04      	ldr	r4, [r0, #32]
 8003eea:	f424 5480 	bic.w	r4, r4, #4096	@ 0x1000
 8003eee:	6204      	str	r4, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003ef0:	69c4      	ldr	r4, [r0, #28]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8003ef2:	f424 7c40 	bic.w	ip, r4, #768	@ 0x300
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8003ef6:	ea4c 2c02 	orr.w	ip, ip, r2, lsl #8

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003efa:	f42c 4c70 	bic.w	ip, ip, #61440	@ 0xf000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8003efe:	031b      	lsls	r3, r3, #12
 8003f00:	b29b      	uxth	r3, r3
 8003f02:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8003f06:	f425 5500 	bic.w	r5, r5, #8192	@ 0x2000
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8003f0a:	0309      	lsls	r1, r1, #12
 8003f0c:	f401 5100 	and.w	r1, r1, #8192	@ 0x2000
 8003f10:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003f12:	61c3      	str	r3, [r0, #28]
  TIMx->CCER = tmpccer ;
 8003f14:	6201      	str	r1, [r0, #32]
}
 8003f16:	bc30      	pop	{r4, r5}
 8003f18:	4770      	bx	lr
	...

08003f1c <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8003f1c:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8003f20:	b2db      	uxtb	r3, r3
 8003f22:	2b01      	cmp	r3, #1
 8003f24:	d127      	bne.n	8003f76 <HAL_TIM_Base_Start_IT+0x5a>
  htim->State = HAL_TIM_STATE_BUSY;
 8003f26:	2302      	movs	r3, #2
 8003f28:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003f2c:	6802      	ldr	r2, [r0, #0]
 8003f2e:	68d3      	ldr	r3, [r2, #12]
 8003f30:	f043 0301 	orr.w	r3, r3, #1
 8003f34:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f36:	6803      	ldr	r3, [r0, #0]
 8003f38:	4a11      	ldr	r2, [pc, #68]	@ (8003f80 <HAL_TIM_Base_Start_IT+0x64>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d010      	beq.n	8003f60 <HAL_TIM_Base_Start_IT+0x44>
 8003f3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f42:	d00d      	beq.n	8003f60 <HAL_TIM_Base_Start_IT+0x44>
 8003f44:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8003f48:	4293      	cmp	r3, r2
 8003f4a:	d009      	beq.n	8003f60 <HAL_TIM_Base_Start_IT+0x44>
 8003f4c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8003f50:	4293      	cmp	r3, r2
 8003f52:	d005      	beq.n	8003f60 <HAL_TIM_Base_Start_IT+0x44>
    __HAL_TIM_ENABLE(htim);
 8003f54:	681a      	ldr	r2, [r3, #0]
 8003f56:	f042 0201 	orr.w	r2, r2, #1
 8003f5a:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8003f5c:	2000      	movs	r0, #0
 8003f5e:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f60:	689a      	ldr	r2, [r3, #8]
 8003f62:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f66:	2a06      	cmp	r2, #6
 8003f68:	d007      	beq.n	8003f7a <HAL_TIM_Base_Start_IT+0x5e>
      __HAL_TIM_ENABLE(htim);
 8003f6a:	681a      	ldr	r2, [r3, #0]
 8003f6c:	f042 0201 	orr.w	r2, r2, #1
 8003f70:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8003f72:	2000      	movs	r0, #0
 8003f74:	4770      	bx	lr
    return HAL_ERROR;
 8003f76:	2001      	movs	r0, #1
 8003f78:	4770      	bx	lr
  return HAL_OK;
 8003f7a:	2000      	movs	r0, #0
}
 8003f7c:	4770      	bx	lr
 8003f7e:	bf00      	nop
 8003f80:	40012c00 	.word	0x40012c00

08003f84 <HAL_TIM_OC_DelayElapsedCallback>:
}
 8003f84:	4770      	bx	lr

08003f86 <HAL_TIM_IC_CaptureCallback>:
}
 8003f86:	4770      	bx	lr

08003f88 <HAL_TIM_PWM_PulseFinishedCallback>:
}
 8003f88:	4770      	bx	lr

08003f8a <HAL_TIM_TriggerCallback>:
}
 8003f8a:	4770      	bx	lr

08003f8c <HAL_TIM_IRQHandler>:
{
 8003f8c:	b570      	push	{r4, r5, r6, lr}
 8003f8e:	4604      	mov	r4, r0
  uint32_t itsource = htim->Instance->DIER;
 8003f90:	6803      	ldr	r3, [r0, #0]
 8003f92:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003f94:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003f96:	f015 0f02 	tst.w	r5, #2
 8003f9a:	d010      	beq.n	8003fbe <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003f9c:	f016 0f02 	tst.w	r6, #2
 8003fa0:	d00d      	beq.n	8003fbe <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003fa2:	f06f 0202 	mvn.w	r2, #2
 8003fa6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003fa8:	2301      	movs	r3, #1
 8003faa:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003fac:	6803      	ldr	r3, [r0, #0]
 8003fae:	699b      	ldr	r3, [r3, #24]
 8003fb0:	f013 0f03 	tst.w	r3, #3
 8003fb4:	d05e      	beq.n	8004074 <HAL_TIM_IRQHandler+0xe8>
          HAL_TIM_IC_CaptureCallback(htim);
 8003fb6:	f7ff ffe6 	bl	8003f86 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fba:	2300      	movs	r3, #0
 8003fbc:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003fbe:	f015 0f04 	tst.w	r5, #4
 8003fc2:	d012      	beq.n	8003fea <HAL_TIM_IRQHandler+0x5e>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003fc4:	f016 0f04 	tst.w	r6, #4
 8003fc8:	d00f      	beq.n	8003fea <HAL_TIM_IRQHandler+0x5e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003fca:	6823      	ldr	r3, [r4, #0]
 8003fcc:	f06f 0204 	mvn.w	r2, #4
 8003fd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003fd2:	2302      	movs	r3, #2
 8003fd4:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003fd6:	6823      	ldr	r3, [r4, #0]
 8003fd8:	699b      	ldr	r3, [r3, #24]
 8003fda:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8003fde:	d04f      	beq.n	8004080 <HAL_TIM_IRQHandler+0xf4>
        HAL_TIM_IC_CaptureCallback(htim);
 8003fe0:	4620      	mov	r0, r4
 8003fe2:	f7ff ffd0 	bl	8003f86 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003fea:	f015 0f08 	tst.w	r5, #8
 8003fee:	d012      	beq.n	8004016 <HAL_TIM_IRQHandler+0x8a>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003ff0:	f016 0f08 	tst.w	r6, #8
 8003ff4:	d00f      	beq.n	8004016 <HAL_TIM_IRQHandler+0x8a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003ff6:	6823      	ldr	r3, [r4, #0]
 8003ff8:	f06f 0208 	mvn.w	r2, #8
 8003ffc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003ffe:	2304      	movs	r3, #4
 8004000:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004002:	6823      	ldr	r3, [r4, #0]
 8004004:	69db      	ldr	r3, [r3, #28]
 8004006:	f013 0f03 	tst.w	r3, #3
 800400a:	d040      	beq.n	800408e <HAL_TIM_IRQHandler+0x102>
        HAL_TIM_IC_CaptureCallback(htim);
 800400c:	4620      	mov	r0, r4
 800400e:	f7ff ffba 	bl	8003f86 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004012:	2300      	movs	r3, #0
 8004014:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004016:	f015 0f10 	tst.w	r5, #16
 800401a:	d012      	beq.n	8004042 <HAL_TIM_IRQHandler+0xb6>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800401c:	f016 0f10 	tst.w	r6, #16
 8004020:	d00f      	beq.n	8004042 <HAL_TIM_IRQHandler+0xb6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004022:	6823      	ldr	r3, [r4, #0]
 8004024:	f06f 0210 	mvn.w	r2, #16
 8004028:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800402a:	2308      	movs	r3, #8
 800402c:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800402e:	6823      	ldr	r3, [r4, #0]
 8004030:	69db      	ldr	r3, [r3, #28]
 8004032:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8004036:	d031      	beq.n	800409c <HAL_TIM_IRQHandler+0x110>
        HAL_TIM_IC_CaptureCallback(htim);
 8004038:	4620      	mov	r0, r4
 800403a:	f7ff ffa4 	bl	8003f86 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800403e:	2300      	movs	r3, #0
 8004040:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004042:	f015 0f01 	tst.w	r5, #1
 8004046:	d002      	beq.n	800404e <HAL_TIM_IRQHandler+0xc2>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004048:	f016 0f01 	tst.w	r6, #1
 800404c:	d12d      	bne.n	80040aa <HAL_TIM_IRQHandler+0x11e>
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800404e:	f015 0f80 	tst.w	r5, #128	@ 0x80
 8004052:	d002      	beq.n	800405a <HAL_TIM_IRQHandler+0xce>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004054:	f016 0f80 	tst.w	r6, #128	@ 0x80
 8004058:	d12f      	bne.n	80040ba <HAL_TIM_IRQHandler+0x12e>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800405a:	f015 0f40 	tst.w	r5, #64	@ 0x40
 800405e:	d002      	beq.n	8004066 <HAL_TIM_IRQHandler+0xda>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004060:	f016 0f40 	tst.w	r6, #64	@ 0x40
 8004064:	d131      	bne.n	80040ca <HAL_TIM_IRQHandler+0x13e>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004066:	f015 0f20 	tst.w	r5, #32
 800406a:	d002      	beq.n	8004072 <HAL_TIM_IRQHandler+0xe6>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800406c:	f016 0f20 	tst.w	r6, #32
 8004070:	d133      	bne.n	80040da <HAL_TIM_IRQHandler+0x14e>
}
 8004072:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004074:	f7ff ff86 	bl	8003f84 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004078:	4620      	mov	r0, r4
 800407a:	f7ff ff85 	bl	8003f88 <HAL_TIM_PWM_PulseFinishedCallback>
 800407e:	e79c      	b.n	8003fba <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004080:	4620      	mov	r0, r4
 8004082:	f7ff ff7f 	bl	8003f84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004086:	4620      	mov	r0, r4
 8004088:	f7ff ff7e 	bl	8003f88 <HAL_TIM_PWM_PulseFinishedCallback>
 800408c:	e7ab      	b.n	8003fe6 <HAL_TIM_IRQHandler+0x5a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800408e:	4620      	mov	r0, r4
 8004090:	f7ff ff78 	bl	8003f84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004094:	4620      	mov	r0, r4
 8004096:	f7ff ff77 	bl	8003f88 <HAL_TIM_PWM_PulseFinishedCallback>
 800409a:	e7ba      	b.n	8004012 <HAL_TIM_IRQHandler+0x86>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800409c:	4620      	mov	r0, r4
 800409e:	f7ff ff71 	bl	8003f84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040a2:	4620      	mov	r0, r4
 80040a4:	f7ff ff70 	bl	8003f88 <HAL_TIM_PWM_PulseFinishedCallback>
 80040a8:	e7c9      	b.n	800403e <HAL_TIM_IRQHandler+0xb2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80040aa:	6823      	ldr	r3, [r4, #0]
 80040ac:	f06f 0201 	mvn.w	r2, #1
 80040b0:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80040b2:	4620      	mov	r0, r4
 80040b4:	f7fc fda4 	bl	8000c00 <HAL_TIM_PeriodElapsedCallback>
 80040b8:	e7c9      	b.n	800404e <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80040ba:	6823      	ldr	r3, [r4, #0]
 80040bc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80040c0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80040c2:	4620      	mov	r0, r4
 80040c4:	f000 fbf5 	bl	80048b2 <HAL_TIMEx_BreakCallback>
 80040c8:	e7c7      	b.n	800405a <HAL_TIM_IRQHandler+0xce>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80040ca:	6823      	ldr	r3, [r4, #0]
 80040cc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80040d0:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80040d2:	4620      	mov	r0, r4
 80040d4:	f7ff ff59 	bl	8003f8a <HAL_TIM_TriggerCallback>
 80040d8:	e7c5      	b.n	8004066 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80040da:	6823      	ldr	r3, [r4, #0]
 80040dc:	f06f 0220 	mvn.w	r2, #32
 80040e0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 80040e2:	4620      	mov	r0, r4
 80040e4:	f000 fbe4 	bl	80048b0 <HAL_TIMEx_CommutCallback>
}
 80040e8:	e7c3      	b.n	8004072 <HAL_TIM_IRQHandler+0xe6>
	...

080040ec <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 80040ec:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80040ee:	4a1f      	ldr	r2, [pc, #124]	@ (800416c <TIM_Base_SetConfig+0x80>)
 80040f0:	4290      	cmp	r0, r2
 80040f2:	d00a      	beq.n	800410a <TIM_Base_SetConfig+0x1e>
 80040f4:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 80040f8:	d007      	beq.n	800410a <TIM_Base_SetConfig+0x1e>
 80040fa:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 80040fe:	4290      	cmp	r0, r2
 8004100:	d003      	beq.n	800410a <TIM_Base_SetConfig+0x1e>
 8004102:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8004106:	4290      	cmp	r0, r2
 8004108:	d103      	bne.n	8004112 <TIM_Base_SetConfig+0x26>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800410a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 800410e:	684a      	ldr	r2, [r1, #4]
 8004110:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004112:	4a16      	ldr	r2, [pc, #88]	@ (800416c <TIM_Base_SetConfig+0x80>)
 8004114:	4290      	cmp	r0, r2
 8004116:	d00a      	beq.n	800412e <TIM_Base_SetConfig+0x42>
 8004118:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 800411c:	d007      	beq.n	800412e <TIM_Base_SetConfig+0x42>
 800411e:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8004122:	4290      	cmp	r0, r2
 8004124:	d003      	beq.n	800412e <TIM_Base_SetConfig+0x42>
 8004126:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800412a:	4290      	cmp	r0, r2
 800412c:	d103      	bne.n	8004136 <TIM_Base_SetConfig+0x4a>
    tmpcr1 &= ~TIM_CR1_CKD;
 800412e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004132:	68ca      	ldr	r2, [r1, #12]
 8004134:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004136:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800413a:	694a      	ldr	r2, [r1, #20]
 800413c:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800413e:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004140:	688b      	ldr	r3, [r1, #8]
 8004142:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004144:	680b      	ldr	r3, [r1, #0]
 8004146:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004148:	4b08      	ldr	r3, [pc, #32]	@ (800416c <TIM_Base_SetConfig+0x80>)
 800414a:	4298      	cmp	r0, r3
 800414c:	d00a      	beq.n	8004164 <TIM_Base_SetConfig+0x78>
  TIMx->EGR = TIM_EGR_UG;
 800414e:	2301      	movs	r3, #1
 8004150:	6143      	str	r3, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004152:	6903      	ldr	r3, [r0, #16]
 8004154:	f013 0f01 	tst.w	r3, #1
 8004158:	d003      	beq.n	8004162 <TIM_Base_SetConfig+0x76>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800415a:	6903      	ldr	r3, [r0, #16]
 800415c:	f023 0301 	bic.w	r3, r3, #1
 8004160:	6103      	str	r3, [r0, #16]
}
 8004162:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 8004164:	690b      	ldr	r3, [r1, #16]
 8004166:	6303      	str	r3, [r0, #48]	@ 0x30
 8004168:	e7f1      	b.n	800414e <TIM_Base_SetConfig+0x62>
 800416a:	bf00      	nop
 800416c:	40012c00 	.word	0x40012c00

08004170 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8004170:	b340      	cbz	r0, 80041c4 <HAL_TIM_PWM_Init+0x54>
{
 8004172:	b510      	push	{r4, lr}
 8004174:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8004176:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800417a:	b1f3      	cbz	r3, 80041ba <HAL_TIM_PWM_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 800417c:	2302      	movs	r3, #2
 800417e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004182:	4621      	mov	r1, r4
 8004184:	f851 0b04 	ldr.w	r0, [r1], #4
 8004188:	f7ff ffb0 	bl	80040ec <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800418c:	2301      	movs	r3, #1
 800418e:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004192:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8004196:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800419a:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800419e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041a2:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80041a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80041aa:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 80041ae:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 80041b2:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 80041b6:	2000      	movs	r0, #0
}
 80041b8:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80041ba:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80041be:	f7fd ff51 	bl	8002064 <HAL_TIM_PWM_MspInit>
 80041c2:	e7db      	b.n	800417c <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 80041c4:	2001      	movs	r0, #1
}
 80041c6:	4770      	bx	lr

080041c8 <HAL_TIM_IC_Init>:
  if (htim == NULL)
 80041c8:	b340      	cbz	r0, 800421c <HAL_TIM_IC_Init+0x54>
{
 80041ca:	b510      	push	{r4, lr}
 80041cc:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80041ce:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80041d2:	b1f3      	cbz	r3, 8004212 <HAL_TIM_IC_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 80041d4:	2302      	movs	r3, #2
 80041d6:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80041da:	4621      	mov	r1, r4
 80041dc:	f851 0b04 	ldr.w	r0, [r1], #4
 80041e0:	f7ff ff84 	bl	80040ec <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80041e4:	2301      	movs	r3, #1
 80041e6:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041ea:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 80041ee:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 80041f2:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 80041f6:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041fa:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80041fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004202:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8004206:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 800420a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 800420e:	2000      	movs	r0, #0
}
 8004210:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8004212:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_IC_MspInit(htim);
 8004216:	f7fd ff45 	bl	80020a4 <HAL_TIM_IC_MspInit>
 800421a:	e7db      	b.n	80041d4 <HAL_TIM_IC_Init+0xc>
    return HAL_ERROR;
 800421c:	2001      	movs	r0, #1
}
 800421e:	4770      	bx	lr

08004220 <HAL_TIM_Encoder_Init>:
  if (htim == NULL)
 8004220:	2800      	cmp	r0, #0
 8004222:	d056      	beq.n	80042d2 <HAL_TIM_Encoder_Init+0xb2>
{
 8004224:	b570      	push	{r4, r5, r6, lr}
 8004226:	460d      	mov	r5, r1
 8004228:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800422a:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800422e:	2b00      	cmp	r3, #0
 8004230:	d04a      	beq.n	80042c8 <HAL_TIM_Encoder_Init+0xa8>
  htim->State = HAL_TIM_STATE_BUSY;
 8004232:	2302      	movs	r3, #2
 8004234:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004238:	6822      	ldr	r2, [r4, #0]
 800423a:	6893      	ldr	r3, [r2, #8]
 800423c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004240:	f023 0307 	bic.w	r3, r3, #7
 8004244:	6093      	str	r3, [r2, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004246:	4621      	mov	r1, r4
 8004248:	f851 0b04 	ldr.w	r0, [r1], #4
 800424c:	f7ff ff4e 	bl	80040ec <TIM_Base_SetConfig>
  tmpsmcr = htim->Instance->SMCR;
 8004250:	6821      	ldr	r1, [r4, #0]
 8004252:	688b      	ldr	r3, [r1, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 8004254:	698a      	ldr	r2, [r1, #24]
  tmpccer = htim->Instance->CCER;
 8004256:	6a0e      	ldr	r6, [r1, #32]
  tmpsmcr |= sConfig->EncoderMode;
 8004258:	6828      	ldr	r0, [r5, #0]
 800425a:	4318      	orrs	r0, r3
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800425c:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004260:	f022 0203 	bic.w	r2, r2, #3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004264:	68ab      	ldr	r3, [r5, #8]
 8004266:	f8d5 c018 	ldr.w	ip, [r5, #24]
 800426a:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
 800426e:	4313      	orrs	r3, r2
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004270:	f423 437c 	bic.w	r3, r3, #64512	@ 0xfc00
 8004274:	f023 03fc 	bic.w	r3, r3, #252	@ 0xfc
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004278:	68ea      	ldr	r2, [r5, #12]
 800427a:	f8d5 c01c 	ldr.w	ip, [r5, #28]
 800427e:	ea42 220c 	orr.w	r2, r2, ip, lsl #8
 8004282:	431a      	orrs	r2, r3
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004284:	6a2b      	ldr	r3, [r5, #32]
 8004286:	031b      	lsls	r3, r3, #12
 8004288:	f8d5 c010 	ldr.w	ip, [r5, #16]
 800428c:	ea43 130c 	orr.w	r3, r3, ip, lsl #4
 8004290:	4313      	orrs	r3, r2
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004292:	f026 0622 	bic.w	r6, r6, #34	@ 0x22
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004296:	686a      	ldr	r2, [r5, #4]
 8004298:	696d      	ldr	r5, [r5, #20]
 800429a:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
 800429e:	4332      	orrs	r2, r6
  htim->Instance->SMCR = tmpsmcr;
 80042a0:	6088      	str	r0, [r1, #8]
  htim->Instance->CCMR1 = tmpccmr1;
 80042a2:	6821      	ldr	r1, [r4, #0]
 80042a4:	618b      	str	r3, [r1, #24]
  htim->Instance->CCER = tmpccer;
 80042a6:	6823      	ldr	r3, [r4, #0]
 80042a8:	621a      	str	r2, [r3, #32]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80042aa:	2301      	movs	r3, #1
 80042ac:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80042b0:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80042b4:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80042b8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80042bc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  htim->State = HAL_TIM_STATE_READY;
 80042c0:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 80042c4:	2000      	movs	r0, #0
}
 80042c6:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 80042c8:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 80042cc:	f7fd fe5c 	bl	8001f88 <HAL_TIM_Encoder_MspInit>
 80042d0:	e7af      	b.n	8004232 <HAL_TIM_Encoder_Init+0x12>
    return HAL_ERROR;
 80042d2:	2001      	movs	r0, #1
}
 80042d4:	4770      	bx	lr
	...

080042d8 <TIM_OC2_SetConfig>:
{
 80042d8:	b430      	push	{r4, r5}
  tmpccer = TIMx->CCER;
 80042da:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80042dc:	6a02      	ldr	r2, [r0, #32]
 80042de:	f022 0210 	bic.w	r2, r2, #16
 80042e2:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80042e4:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80042e6:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80042e8:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80042ec:	680d      	ldr	r5, [r1, #0]
 80042ee:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 80042f2:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80042f6:	688d      	ldr	r5, [r1, #8]
 80042f8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80042fc:	4d0c      	ldr	r5, [pc, #48]	@ (8004330 <TIM_OC2_SetConfig+0x58>)
 80042fe:	42a8      	cmp	r0, r5
 8004300:	d006      	beq.n	8004310 <TIM_OC2_SetConfig+0x38>
  TIMx->CR2 = tmpcr2;
 8004302:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8004304:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8004306:	684a      	ldr	r2, [r1, #4]
 8004308:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 800430a:	6203      	str	r3, [r0, #32]
}
 800430c:	bc30      	pop	{r4, r5}
 800430e:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC2NP;
 8004310:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004314:	68cd      	ldr	r5, [r1, #12]
 8004316:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 800431a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800431e:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004322:	694d      	ldr	r5, [r1, #20]
 8004324:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004328:	698d      	ldr	r5, [r1, #24]
 800432a:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
 800432e:	e7e8      	b.n	8004302 <TIM_OC2_SetConfig+0x2a>
 8004330:	40012c00 	.word	0x40012c00

08004334 <HAL_TIM_PWM_ConfigChannel>:
{
 8004334:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8004336:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 800433a:	2b01      	cmp	r3, #1
 800433c:	d066      	beq.n	800440c <HAL_TIM_PWM_ConfigChannel+0xd8>
 800433e:	4604      	mov	r4, r0
 8004340:	460d      	mov	r5, r1
 8004342:	2301      	movs	r3, #1
 8004344:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 8004348:	2a0c      	cmp	r2, #12
 800434a:	d85a      	bhi.n	8004402 <HAL_TIM_PWM_ConfigChannel+0xce>
 800434c:	e8df f002 	tbb	[pc, r2]
 8004350:	59595907 	.word	0x59595907
 8004354:	5959591b 	.word	0x5959591b
 8004358:	59595930 	.word	0x59595930
 800435c:	44          	.byte	0x44
 800435d:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800435e:	6800      	ldr	r0, [r0, #0]
 8004360:	f7ff fd0e 	bl	8003d80 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004364:	6822      	ldr	r2, [r4, #0]
 8004366:	6993      	ldr	r3, [r2, #24]
 8004368:	f043 0308 	orr.w	r3, r3, #8
 800436c:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800436e:	6822      	ldr	r2, [r4, #0]
 8004370:	6993      	ldr	r3, [r2, #24]
 8004372:	f023 0304 	bic.w	r3, r3, #4
 8004376:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004378:	6822      	ldr	r2, [r4, #0]
 800437a:	6993      	ldr	r3, [r2, #24]
 800437c:	6929      	ldr	r1, [r5, #16]
 800437e:	430b      	orrs	r3, r1
 8004380:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8004382:	2000      	movs	r0, #0
      break;
 8004384:	e03e      	b.n	8004404 <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004386:	6800      	ldr	r0, [r0, #0]
 8004388:	f7ff ffa6 	bl	80042d8 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800438c:	6822      	ldr	r2, [r4, #0]
 800438e:	6993      	ldr	r3, [r2, #24]
 8004390:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004394:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004396:	6822      	ldr	r2, [r4, #0]
 8004398:	6993      	ldr	r3, [r2, #24]
 800439a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800439e:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80043a0:	6822      	ldr	r2, [r4, #0]
 80043a2:	6993      	ldr	r3, [r2, #24]
 80043a4:	6929      	ldr	r1, [r5, #16]
 80043a6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80043aa:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80043ac:	2000      	movs	r0, #0
      break;
 80043ae:	e029      	b.n	8004404 <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80043b0:	6800      	ldr	r0, [r0, #0]
 80043b2:	f7ff fd0f 	bl	8003dd4 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80043b6:	6822      	ldr	r2, [r4, #0]
 80043b8:	69d3      	ldr	r3, [r2, #28]
 80043ba:	f043 0308 	orr.w	r3, r3, #8
 80043be:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80043c0:	6822      	ldr	r2, [r4, #0]
 80043c2:	69d3      	ldr	r3, [r2, #28]
 80043c4:	f023 0304 	bic.w	r3, r3, #4
 80043c8:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80043ca:	6822      	ldr	r2, [r4, #0]
 80043cc:	69d3      	ldr	r3, [r2, #28]
 80043ce:	6929      	ldr	r1, [r5, #16]
 80043d0:	430b      	orrs	r3, r1
 80043d2:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 80043d4:	2000      	movs	r0, #0
      break;
 80043d6:	e015      	b.n	8004404 <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80043d8:	6800      	ldr	r0, [r0, #0]
 80043da:	f7ff fd29 	bl	8003e30 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80043de:	6822      	ldr	r2, [r4, #0]
 80043e0:	69d3      	ldr	r3, [r2, #28]
 80043e2:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80043e6:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80043e8:	6822      	ldr	r2, [r4, #0]
 80043ea:	69d3      	ldr	r3, [r2, #28]
 80043ec:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80043f0:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80043f2:	6822      	ldr	r2, [r4, #0]
 80043f4:	69d3      	ldr	r3, [r2, #28]
 80043f6:	6929      	ldr	r1, [r5, #16]
 80043f8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80043fc:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 80043fe:	2000      	movs	r0, #0
      break;
 8004400:	e000      	b.n	8004404 <HAL_TIM_PWM_ConfigChannel+0xd0>
  switch (Channel)
 8004402:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8004404:	2300      	movs	r3, #0
 8004406:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 800440a:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 800440c:	2002      	movs	r0, #2
 800440e:	e7fc      	b.n	800440a <HAL_TIM_PWM_ConfigChannel+0xd6>

08004410 <TIM_TI1_SetConfig>:
{
 8004410:	b470      	push	{r4, r5, r6}
  tmpccer = TIMx->CCER;
 8004412:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004414:	6a04      	ldr	r4, [r0, #32]
 8004416:	f024 0401 	bic.w	r4, r4, #1
 800441a:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800441c:	6984      	ldr	r4, [r0, #24]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800441e:	4e11      	ldr	r6, [pc, #68]	@ (8004464 <TIM_TI1_SetConfig+0x54>)
 8004420:	42b0      	cmp	r0, r6
 8004422:	d00d      	beq.n	8004440 <TIM_TI1_SetConfig+0x30>
 8004424:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8004428:	d00a      	beq.n	8004440 <TIM_TI1_SetConfig+0x30>
 800442a:	f5a6 3694 	sub.w	r6, r6, #75776	@ 0x12800
 800442e:	42b0      	cmp	r0, r6
 8004430:	d006      	beq.n	8004440 <TIM_TI1_SetConfig+0x30>
 8004432:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8004436:	42b0      	cmp	r0, r6
 8004438:	d002      	beq.n	8004440 <TIM_TI1_SetConfig+0x30>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800443a:	f044 0201 	orr.w	r2, r4, #1
 800443e:	e002      	b.n	8004446 <TIM_TI1_SetConfig+0x36>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004440:	f024 0403 	bic.w	r4, r4, #3
    tmpccmr1 |= TIM_ICSelection;
 8004444:	4322      	orrs	r2, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004446:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800444a:	011b      	lsls	r3, r3, #4
 800444c:	b2db      	uxtb	r3, r3
 800444e:	4313      	orrs	r3, r2
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004450:	f025 020a 	bic.w	r2, r5, #10
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004454:	f001 010a 	and.w	r1, r1, #10
 8004458:	4311      	orrs	r1, r2
  TIMx->CCMR1 = tmpccmr1;
 800445a:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800445c:	6201      	str	r1, [r0, #32]
}
 800445e:	bc70      	pop	{r4, r5, r6}
 8004460:	4770      	bx	lr
 8004462:	bf00      	nop
 8004464:	40012c00 	.word	0x40012c00

08004468 <HAL_TIM_IC_ConfigChannel>:
{
 8004468:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800446a:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 800446e:	2b01      	cmp	r3, #1
 8004470:	d05e      	beq.n	8004530 <HAL_TIM_IC_ConfigChannel+0xc8>
 8004472:	4604      	mov	r4, r0
 8004474:	460d      	mov	r5, r1
 8004476:	2301      	movs	r3, #1
 8004478:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  if (Channel == TIM_CHANNEL_1)
 800447c:	2a0c      	cmp	r2, #12
 800447e:	d852      	bhi.n	8004526 <HAL_TIM_IC_ConfigChannel+0xbe>
 8004480:	e8df f002 	tbb	[pc, r2]
 8004484:	51515107 	.word	0x51515107
 8004488:	51515119 	.word	0x51515119
 800448c:	5151512c 	.word	0x5151512c
 8004490:	3e          	.byte	0x3e
 8004491:	00          	.byte	0x00
    TIM_TI1_SetConfig(htim->Instance,
 8004492:	68cb      	ldr	r3, [r1, #12]
 8004494:	684a      	ldr	r2, [r1, #4]
 8004496:	6809      	ldr	r1, [r1, #0]
 8004498:	6800      	ldr	r0, [r0, #0]
 800449a:	f7ff ffb9 	bl	8004410 <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800449e:	6822      	ldr	r2, [r4, #0]
 80044a0:	6993      	ldr	r3, [r2, #24]
 80044a2:	f023 030c 	bic.w	r3, r3, #12
 80044a6:	6193      	str	r3, [r2, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80044a8:	6822      	ldr	r2, [r4, #0]
 80044aa:	6993      	ldr	r3, [r2, #24]
 80044ac:	68a9      	ldr	r1, [r5, #8]
 80044ae:	430b      	orrs	r3, r1
 80044b0:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80044b2:	2000      	movs	r0, #0
 80044b4:	e038      	b.n	8004528 <HAL_TIM_IC_ConfigChannel+0xc0>
    TIM_TI2_SetConfig(htim->Instance,
 80044b6:	68cb      	ldr	r3, [r1, #12]
 80044b8:	684a      	ldr	r2, [r1, #4]
 80044ba:	6809      	ldr	r1, [r1, #0]
 80044bc:	6800      	ldr	r0, [r0, #0]
 80044be:	f7ff fcdb 	bl	8003e78 <TIM_TI2_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80044c2:	6822      	ldr	r2, [r4, #0]
 80044c4:	6993      	ldr	r3, [r2, #24]
 80044c6:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80044ca:	6193      	str	r3, [r2, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80044cc:	6822      	ldr	r2, [r4, #0]
 80044ce:	6993      	ldr	r3, [r2, #24]
 80044d0:	68a9      	ldr	r1, [r5, #8]
 80044d2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80044d6:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80044d8:	2000      	movs	r0, #0
 80044da:	e025      	b.n	8004528 <HAL_TIM_IC_ConfigChannel+0xc0>
    TIM_TI3_SetConfig(htim->Instance,
 80044dc:	68cb      	ldr	r3, [r1, #12]
 80044de:	684a      	ldr	r2, [r1, #4]
 80044e0:	6809      	ldr	r1, [r1, #0]
 80044e2:	6800      	ldr	r0, [r0, #0]
 80044e4:	f7ff fce3 	bl	8003eae <TIM_TI3_SetConfig>
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80044e8:	6822      	ldr	r2, [r4, #0]
 80044ea:	69d3      	ldr	r3, [r2, #28]
 80044ec:	f023 030c 	bic.w	r3, r3, #12
 80044f0:	61d3      	str	r3, [r2, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80044f2:	6822      	ldr	r2, [r4, #0]
 80044f4:	69d3      	ldr	r3, [r2, #28]
 80044f6:	68a9      	ldr	r1, [r5, #8]
 80044f8:	430b      	orrs	r3, r1
 80044fa:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 80044fc:	2000      	movs	r0, #0
 80044fe:	e013      	b.n	8004528 <HAL_TIM_IC_ConfigChannel+0xc0>
    TIM_TI4_SetConfig(htim->Instance,
 8004500:	68cb      	ldr	r3, [r1, #12]
 8004502:	684a      	ldr	r2, [r1, #4]
 8004504:	6809      	ldr	r1, [r1, #0]
 8004506:	6800      	ldr	r0, [r0, #0]
 8004508:	f7ff fcec 	bl	8003ee4 <TIM_TI4_SetConfig>
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800450c:	6822      	ldr	r2, [r4, #0]
 800450e:	69d3      	ldr	r3, [r2, #28]
 8004510:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8004514:	61d3      	str	r3, [r2, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004516:	6822      	ldr	r2, [r4, #0]
 8004518:	69d3      	ldr	r3, [r2, #28]
 800451a:	68a9      	ldr	r1, [r5, #8]
 800451c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8004520:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8004522:	2000      	movs	r0, #0
 8004524:	e000      	b.n	8004528 <HAL_TIM_IC_ConfigChannel+0xc0>
  __HAL_LOCK(htim);
 8004526:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8004528:	2300      	movs	r3, #0
 800452a:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 800452e:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 8004530:	2002      	movs	r0, #2
 8004532:	e7fc      	b.n	800452e <HAL_TIM_IC_ConfigChannel+0xc6>

08004534 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004534:	f001 011f 	and.w	r1, r1, #31
 8004538:	f04f 0c01 	mov.w	ip, #1
 800453c:	fa0c fc01 	lsl.w	ip, ip, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004540:	6a03      	ldr	r3, [r0, #32]
 8004542:	ea23 030c 	bic.w	r3, r3, ip
 8004546:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004548:	6a03      	ldr	r3, [r0, #32]
 800454a:	408a      	lsls	r2, r1
 800454c:	4313      	orrs	r3, r2
 800454e:	6203      	str	r3, [r0, #32]
}
 8004550:	4770      	bx	lr
	...

08004554 <HAL_TIM_PWM_Start>:
{
 8004554:	b510      	push	{r4, lr}
 8004556:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004558:	4608      	mov	r0, r1
 800455a:	bb51      	cbnz	r1, 80045b2 <HAL_TIM_PWM_Start+0x5e>
 800455c:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
 8004560:	b2db      	uxtb	r3, r3
 8004562:	3b01      	subs	r3, #1
 8004564:	bf18      	it	ne
 8004566:	2301      	movne	r3, #1
 8004568:	2b00      	cmp	r3, #0
 800456a:	d15b      	bne.n	8004624 <HAL_TIM_PWM_Start+0xd0>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800456c:	2800      	cmp	r0, #0
 800456e:	d139      	bne.n	80045e4 <HAL_TIM_PWM_Start+0x90>
 8004570:	2302      	movs	r3, #2
 8004572:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004576:	2201      	movs	r2, #1
 8004578:	4601      	mov	r1, r0
 800457a:	6820      	ldr	r0, [r4, #0]
 800457c:	f7ff ffda 	bl	8004534 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004580:	6823      	ldr	r3, [r4, #0]
 8004582:	4a2a      	ldr	r2, [pc, #168]	@ (800462c <HAL_TIM_PWM_Start+0xd8>)
 8004584:	4293      	cmp	r3, r2
 8004586:	d03d      	beq.n	8004604 <HAL_TIM_PWM_Start+0xb0>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004588:	6823      	ldr	r3, [r4, #0]
 800458a:	4a28      	ldr	r2, [pc, #160]	@ (800462c <HAL_TIM_PWM_Start+0xd8>)
 800458c:	4293      	cmp	r3, r2
 800458e:	d03e      	beq.n	800460e <HAL_TIM_PWM_Start+0xba>
 8004590:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004594:	d03b      	beq.n	800460e <HAL_TIM_PWM_Start+0xba>
 8004596:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 800459a:	4293      	cmp	r3, r2
 800459c:	d037      	beq.n	800460e <HAL_TIM_PWM_Start+0xba>
 800459e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80045a2:	4293      	cmp	r3, r2
 80045a4:	d033      	beq.n	800460e <HAL_TIM_PWM_Start+0xba>
    __HAL_TIM_ENABLE(htim);
 80045a6:	681a      	ldr	r2, [r3, #0]
 80045a8:	f042 0201 	orr.w	r2, r2, #1
 80045ac:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80045ae:	2000      	movs	r0, #0
 80045b0:	e039      	b.n	8004626 <HAL_TIM_PWM_Start+0xd2>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80045b2:	2904      	cmp	r1, #4
 80045b4:	d008      	beq.n	80045c8 <HAL_TIM_PWM_Start+0x74>
 80045b6:	2908      	cmp	r1, #8
 80045b8:	d00d      	beq.n	80045d6 <HAL_TIM_PWM_Start+0x82>
 80045ba:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 80045be:	b2db      	uxtb	r3, r3
 80045c0:	3b01      	subs	r3, #1
 80045c2:	bf18      	it	ne
 80045c4:	2301      	movne	r3, #1
 80045c6:	e7cf      	b.n	8004568 <HAL_TIM_PWM_Start+0x14>
 80045c8:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
 80045cc:	b2db      	uxtb	r3, r3
 80045ce:	3b01      	subs	r3, #1
 80045d0:	bf18      	it	ne
 80045d2:	2301      	movne	r3, #1
 80045d4:	e7c8      	b.n	8004568 <HAL_TIM_PWM_Start+0x14>
 80045d6:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 80045da:	b2db      	uxtb	r3, r3
 80045dc:	3b01      	subs	r3, #1
 80045de:	bf18      	it	ne
 80045e0:	2301      	movne	r3, #1
 80045e2:	e7c1      	b.n	8004568 <HAL_TIM_PWM_Start+0x14>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80045e4:	2804      	cmp	r0, #4
 80045e6:	d005      	beq.n	80045f4 <HAL_TIM_PWM_Start+0xa0>
 80045e8:	2808      	cmp	r0, #8
 80045ea:	d007      	beq.n	80045fc <HAL_TIM_PWM_Start+0xa8>
 80045ec:	2302      	movs	r3, #2
 80045ee:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 80045f2:	e7c0      	b.n	8004576 <HAL_TIM_PWM_Start+0x22>
 80045f4:	2302      	movs	r3, #2
 80045f6:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 80045fa:	e7bc      	b.n	8004576 <HAL_TIM_PWM_Start+0x22>
 80045fc:	2302      	movs	r3, #2
 80045fe:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8004602:	e7b8      	b.n	8004576 <HAL_TIM_PWM_Start+0x22>
    __HAL_TIM_MOE_ENABLE(htim);
 8004604:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004606:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800460a:	645a      	str	r2, [r3, #68]	@ 0x44
 800460c:	e7bc      	b.n	8004588 <HAL_TIM_PWM_Start+0x34>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800460e:	689a      	ldr	r2, [r3, #8]
 8004610:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004614:	2a06      	cmp	r2, #6
 8004616:	d007      	beq.n	8004628 <HAL_TIM_PWM_Start+0xd4>
      __HAL_TIM_ENABLE(htim);
 8004618:	681a      	ldr	r2, [r3, #0]
 800461a:	f042 0201 	orr.w	r2, r2, #1
 800461e:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8004620:	2000      	movs	r0, #0
 8004622:	e000      	b.n	8004626 <HAL_TIM_PWM_Start+0xd2>
    return HAL_ERROR;
 8004624:	2001      	movs	r0, #1
}
 8004626:	bd10      	pop	{r4, pc}
  return HAL_OK;
 8004628:	2000      	movs	r0, #0
 800462a:	e7fc      	b.n	8004626 <HAL_TIM_PWM_Start+0xd2>
 800462c:	40012c00 	.word	0x40012c00

08004630 <HAL_TIM_IC_Start_IT>:
{
 8004630:	b510      	push	{r4, lr}
 8004632:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8004634:	460b      	mov	r3, r1
 8004636:	b9f1      	cbnz	r1, 8004676 <HAL_TIM_IC_Start_IT+0x46>
 8004638:	f890 003e 	ldrb.w	r0, [r0, #62]	@ 0x3e
 800463c:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800463e:	bb53      	cbnz	r3, 8004696 <HAL_TIM_IC_Start_IT+0x66>
 8004640:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
 8004644:	b2d2      	uxtb	r2, r2
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004646:	2801      	cmp	r0, #1
 8004648:	f040 808e 	bne.w	8004768 <HAL_TIM_IC_Start_IT+0x138>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800464c:	2a01      	cmp	r2, #1
 800464e:	f040 808c 	bne.w	800476a <HAL_TIM_IC_Start_IT+0x13a>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004652:	bb83      	cbnz	r3, 80046b6 <HAL_TIM_IC_Start_IT+0x86>
 8004654:	2102      	movs	r1, #2
 8004656:	f884 103e 	strb.w	r1, [r4, #62]	@ 0x3e
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800465a:	f884 1042 	strb.w	r1, [r4, #66]	@ 0x42
  switch (Channel)
 800465e:	2b0c      	cmp	r3, #12
 8004660:	f200 8084 	bhi.w	800476c <HAL_TIM_IC_Start_IT+0x13c>
 8004664:	e8df f003 	tbb	[pc, r3]
 8004668:	82828269 	.word	0x82828269
 800466c:	82828241 	.word	0x82828241
 8004670:	82828263 	.word	0x82828263
 8004674:	6f          	.byte	0x6f
 8004675:	00          	.byte	0x00
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8004676:	2904      	cmp	r1, #4
 8004678:	d005      	beq.n	8004686 <HAL_TIM_IC_Start_IT+0x56>
 800467a:	2908      	cmp	r1, #8
 800467c:	d007      	beq.n	800468e <HAL_TIM_IC_Start_IT+0x5e>
 800467e:	f890 0041 	ldrb.w	r0, [r0, #65]	@ 0x41
 8004682:	b2c0      	uxtb	r0, r0
 8004684:	e7db      	b.n	800463e <HAL_TIM_IC_Start_IT+0xe>
 8004686:	f890 003f 	ldrb.w	r0, [r0, #63]	@ 0x3f
 800468a:	b2c0      	uxtb	r0, r0
 800468c:	e7d7      	b.n	800463e <HAL_TIM_IC_Start_IT+0xe>
 800468e:	f890 0040 	ldrb.w	r0, [r0, #64]	@ 0x40
 8004692:	b2c0      	uxtb	r0, r0
 8004694:	e7d3      	b.n	800463e <HAL_TIM_IC_Start_IT+0xe>
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004696:	2b04      	cmp	r3, #4
 8004698:	d005      	beq.n	80046a6 <HAL_TIM_IC_Start_IT+0x76>
 800469a:	2b08      	cmp	r3, #8
 800469c:	d007      	beq.n	80046ae <HAL_TIM_IC_Start_IT+0x7e>
 800469e:	f894 2045 	ldrb.w	r2, [r4, #69]	@ 0x45
 80046a2:	b2d2      	uxtb	r2, r2
 80046a4:	e7cf      	b.n	8004646 <HAL_TIM_IC_Start_IT+0x16>
 80046a6:	f894 2043 	ldrb.w	r2, [r4, #67]	@ 0x43
 80046aa:	b2d2      	uxtb	r2, r2
 80046ac:	e7cb      	b.n	8004646 <HAL_TIM_IC_Start_IT+0x16>
 80046ae:	f894 2044 	ldrb.w	r2, [r4, #68]	@ 0x44
 80046b2:	b2d2      	uxtb	r2, r2
 80046b4:	e7c7      	b.n	8004646 <HAL_TIM_IC_Start_IT+0x16>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80046b6:	2b04      	cmp	r3, #4
 80046b8:	d00c      	beq.n	80046d4 <HAL_TIM_IC_Start_IT+0xa4>
 80046ba:	2b08      	cmp	r3, #8
 80046bc:	d00e      	beq.n	80046dc <HAL_TIM_IC_Start_IT+0xac>
 80046be:	2102      	movs	r1, #2
 80046c0:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80046c4:	2b04      	cmp	r3, #4
 80046c6:	d00d      	beq.n	80046e4 <HAL_TIM_IC_Start_IT+0xb4>
 80046c8:	2b08      	cmp	r3, #8
 80046ca:	d02d      	beq.n	8004728 <HAL_TIM_IC_Start_IT+0xf8>
 80046cc:	2102      	movs	r1, #2
 80046ce:	f884 1045 	strb.w	r1, [r4, #69]	@ 0x45
 80046d2:	e7c4      	b.n	800465e <HAL_TIM_IC_Start_IT+0x2e>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80046d4:	2102      	movs	r1, #2
 80046d6:	f884 103f 	strb.w	r1, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80046da:	e7f3      	b.n	80046c4 <HAL_TIM_IC_Start_IT+0x94>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80046dc:	2102      	movs	r1, #2
 80046de:	f884 1040 	strb.w	r1, [r4, #64]	@ 0x40
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80046e2:	e7ef      	b.n	80046c4 <HAL_TIM_IC_Start_IT+0x94>
 80046e4:	2202      	movs	r2, #2
 80046e6:	f884 2043 	strb.w	r2, [r4, #67]	@ 0x43
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80046ea:	6821      	ldr	r1, [r4, #0]
 80046ec:	68ca      	ldr	r2, [r1, #12]
 80046ee:	f042 0204 	orr.w	r2, r2, #4
 80046f2:	60ca      	str	r2, [r1, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80046f4:	2201      	movs	r2, #1
 80046f6:	4619      	mov	r1, r3
 80046f8:	6820      	ldr	r0, [r4, #0]
 80046fa:	f7ff ff1b 	bl	8004534 <TIM_CCxChannelCmd>
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046fe:	6823      	ldr	r3, [r4, #0]
 8004700:	4a1c      	ldr	r2, [pc, #112]	@ (8004774 <HAL_TIM_IC_Start_IT+0x144>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d025      	beq.n	8004752 <HAL_TIM_IC_Start_IT+0x122>
 8004706:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800470a:	d022      	beq.n	8004752 <HAL_TIM_IC_Start_IT+0x122>
 800470c:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8004710:	4293      	cmp	r3, r2
 8004712:	d01e      	beq.n	8004752 <HAL_TIM_IC_Start_IT+0x122>
 8004714:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8004718:	4293      	cmp	r3, r2
 800471a:	d01a      	beq.n	8004752 <HAL_TIM_IC_Start_IT+0x122>
      __HAL_TIM_ENABLE(htim);
 800471c:	681a      	ldr	r2, [r3, #0]
 800471e:	f042 0201 	orr.w	r2, r2, #1
 8004722:	601a      	str	r2, [r3, #0]
 8004724:	2000      	movs	r0, #0
 8004726:	e020      	b.n	800476a <HAL_TIM_IC_Start_IT+0x13a>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004728:	2202      	movs	r2, #2
 800472a:	f884 2044 	strb.w	r2, [r4, #68]	@ 0x44
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800472e:	6821      	ldr	r1, [r4, #0]
 8004730:	68ca      	ldr	r2, [r1, #12]
 8004732:	f042 0208 	orr.w	r2, r2, #8
 8004736:	60ca      	str	r2, [r1, #12]
  if (status == HAL_OK)
 8004738:	e7dc      	b.n	80046f4 <HAL_TIM_IC_Start_IT+0xc4>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800473a:	6821      	ldr	r1, [r4, #0]
 800473c:	68ca      	ldr	r2, [r1, #12]
 800473e:	f042 0202 	orr.w	r2, r2, #2
 8004742:	60ca      	str	r2, [r1, #12]
  if (status == HAL_OK)
 8004744:	e7d6      	b.n	80046f4 <HAL_TIM_IC_Start_IT+0xc4>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004746:	6821      	ldr	r1, [r4, #0]
 8004748:	68ca      	ldr	r2, [r1, #12]
 800474a:	f042 0210 	orr.w	r2, r2, #16
 800474e:	60ca      	str	r2, [r1, #12]
  if (status == HAL_OK)
 8004750:	e7d0      	b.n	80046f4 <HAL_TIM_IC_Start_IT+0xc4>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004752:	689a      	ldr	r2, [r3, #8]
 8004754:	f002 0207 	and.w	r2, r2, #7
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004758:	2a06      	cmp	r2, #6
 800475a:	d009      	beq.n	8004770 <HAL_TIM_IC_Start_IT+0x140>
        __HAL_TIM_ENABLE(htim);
 800475c:	681a      	ldr	r2, [r3, #0]
 800475e:	f042 0201 	orr.w	r2, r2, #1
 8004762:	601a      	str	r2, [r3, #0]
 8004764:	2000      	movs	r0, #0
 8004766:	e000      	b.n	800476a <HAL_TIM_IC_Start_IT+0x13a>
    return HAL_ERROR;
 8004768:	2001      	movs	r0, #1
}
 800476a:	bd10      	pop	{r4, pc}
  switch (Channel)
 800476c:	4610      	mov	r0, r2
 800476e:	e7fc      	b.n	800476a <HAL_TIM_IC_Start_IT+0x13a>
 8004770:	2000      	movs	r0, #0
 8004772:	e7fa      	b.n	800476a <HAL_TIM_IC_Start_IT+0x13a>
 8004774:	40012c00 	.word	0x40012c00

08004778 <HAL_TIM_Encoder_Start>:
{
 8004778:	b538      	push	{r3, r4, r5, lr}
 800477a:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800477c:	f890 003e 	ldrb.w	r0, [r0, #62]	@ 0x3e
 8004780:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004782:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004786:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
 800478a:	b2d2      	uxtb	r2, r2
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800478c:	f894 c043 	ldrb.w	ip, [r4, #67]	@ 0x43
  if (Channel == TIM_CHANNEL_1)
 8004790:	460d      	mov	r5, r1
 8004792:	b9b1      	cbnz	r1, 80047c2 <HAL_TIM_Encoder_Start+0x4a>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004794:	2801      	cmp	r0, #1
 8004796:	d149      	bne.n	800482c <HAL_TIM_Encoder_Start+0xb4>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004798:	2a01      	cmp	r2, #1
 800479a:	d148      	bne.n	800482e <HAL_TIM_Encoder_Start+0xb6>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800479c:	2302      	movs	r3, #2
 800479e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80047a2:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  switch (Channel)
 80047a6:	b37d      	cbz	r5, 8004808 <HAL_TIM_Encoder_Start+0x90>
 80047a8:	2d04      	cmp	r5, #4
 80047aa:	d039      	beq.n	8004820 <HAL_TIM_Encoder_Start+0xa8>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80047ac:	2201      	movs	r2, #1
 80047ae:	2100      	movs	r1, #0
 80047b0:	6820      	ldr	r0, [r4, #0]
 80047b2:	f7ff febf 	bl	8004534 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80047b6:	2201      	movs	r2, #1
 80047b8:	2104      	movs	r1, #4
 80047ba:	6820      	ldr	r0, [r4, #0]
 80047bc:	f7ff feba 	bl	8004534 <TIM_CCxChannelCmd>
      break;
 80047c0:	e027      	b.n	8004812 <HAL_TIM_Encoder_Start+0x9a>
 80047c2:	b2db      	uxtb	r3, r3
 80047c4:	fa5f fc8c 	uxtb.w	ip, ip
  else if (Channel == TIM_CHANNEL_2)
 80047c8:	2904      	cmp	r1, #4
 80047ca:	d012      	beq.n	80047f2 <HAL_TIM_Encoder_Start+0x7a>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80047cc:	2801      	cmp	r0, #1
 80047ce:	d133      	bne.n	8004838 <HAL_TIM_Encoder_Start+0xc0>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80047d0:	2b01      	cmp	r3, #1
 80047d2:	d12c      	bne.n	800482e <HAL_TIM_Encoder_Start+0xb6>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80047d4:	2a01      	cmp	r2, #1
 80047d6:	d131      	bne.n	800483c <HAL_TIM_Encoder_Start+0xc4>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80047d8:	f1bc 0f01 	cmp.w	ip, #1
 80047dc:	d130      	bne.n	8004840 <HAL_TIM_Encoder_Start+0xc8>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80047de:	2302      	movs	r3, #2
 80047e0:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80047e4:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80047e8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80047ec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80047f0:	e7d9      	b.n	80047a6 <HAL_TIM_Encoder_Start+0x2e>
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80047f2:	2b01      	cmp	r3, #1
 80047f4:	d11c      	bne.n	8004830 <HAL_TIM_Encoder_Start+0xb8>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80047f6:	f1bc 0f01 	cmp.w	ip, #1
 80047fa:	d11b      	bne.n	8004834 <HAL_TIM_Encoder_Start+0xbc>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80047fc:	2302      	movs	r3, #2
 80047fe:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004802:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004806:	e7ce      	b.n	80047a6 <HAL_TIM_Encoder_Start+0x2e>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004808:	2201      	movs	r2, #1
 800480a:	2100      	movs	r1, #0
 800480c:	6820      	ldr	r0, [r4, #0]
 800480e:	f7ff fe91 	bl	8004534 <TIM_CCxChannelCmd>
  __HAL_TIM_ENABLE(htim);
 8004812:	6822      	ldr	r2, [r4, #0]
 8004814:	6813      	ldr	r3, [r2, #0]
 8004816:	f043 0301 	orr.w	r3, r3, #1
 800481a:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 800481c:	2000      	movs	r0, #0
 800481e:	e006      	b.n	800482e <HAL_TIM_Encoder_Start+0xb6>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004820:	2201      	movs	r2, #1
 8004822:	2104      	movs	r1, #4
 8004824:	6820      	ldr	r0, [r4, #0]
 8004826:	f7ff fe85 	bl	8004534 <TIM_CCxChannelCmd>
      break;
 800482a:	e7f2      	b.n	8004812 <HAL_TIM_Encoder_Start+0x9a>
      return HAL_ERROR;
 800482c:	2001      	movs	r0, #1
}
 800482e:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8004830:	2001      	movs	r0, #1
 8004832:	e7fc      	b.n	800482e <HAL_TIM_Encoder_Start+0xb6>
 8004834:	4618      	mov	r0, r3
 8004836:	e7fa      	b.n	800482e <HAL_TIM_Encoder_Start+0xb6>
      return HAL_ERROR;
 8004838:	2001      	movs	r0, #1
 800483a:	e7f8      	b.n	800482e <HAL_TIM_Encoder_Start+0xb6>
 800483c:	4618      	mov	r0, r3
 800483e:	e7f6      	b.n	800482e <HAL_TIM_Encoder_Start+0xb6>
 8004840:	4610      	mov	r0, r2
 8004842:	e7f4      	b.n	800482e <HAL_TIM_Encoder_Start+0xb6>

08004844 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004844:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8004848:	2a01      	cmp	r2, #1
 800484a:	d02c      	beq.n	80048a6 <HAL_TIMEx_MasterConfigSynchronization+0x62>
{
 800484c:	b410      	push	{r4}
 800484e:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 8004850:	2201      	movs	r2, #1
 8004852:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004856:	2202      	movs	r2, #2
 8004858:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800485c:	6802      	ldr	r2, [r0, #0]
 800485e:	6850      	ldr	r0, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004860:	6894      	ldr	r4, [r2, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004862:	f020 0c70 	bic.w	ip, r0, #112	@ 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004866:	6808      	ldr	r0, [r1, #0]
 8004868:	ea40 000c 	orr.w	r0, r0, ip

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800486c:	6050      	str	r0, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800486e:	681a      	ldr	r2, [r3, #0]
 8004870:	480e      	ldr	r0, [pc, #56]	@ (80048ac <HAL_TIMEx_MasterConfigSynchronization+0x68>)
 8004872:	4282      	cmp	r2, r0
 8004874:	d00a      	beq.n	800488c <HAL_TIMEx_MasterConfigSynchronization+0x48>
 8004876:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 800487a:	d007      	beq.n	800488c <HAL_TIMEx_MasterConfigSynchronization+0x48>
 800487c:	f5a0 3094 	sub.w	r0, r0, #75776	@ 0x12800
 8004880:	4282      	cmp	r2, r0
 8004882:	d003      	beq.n	800488c <HAL_TIMEx_MasterConfigSynchronization+0x48>
 8004884:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8004888:	4282      	cmp	r2, r0
 800488a:	d104      	bne.n	8004896 <HAL_TIMEx_MasterConfigSynchronization+0x52>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800488c:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004890:	6849      	ldr	r1, [r1, #4]
 8004892:	4321      	orrs	r1, r4

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004894:	6091      	str	r1, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004896:	2201      	movs	r2, #1
 8004898:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800489c:	2000      	movs	r0, #0
 800489e:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 80048a2:	bc10      	pop	{r4}
 80048a4:	4770      	bx	lr
  __HAL_LOCK(htim);
 80048a6:	2002      	movs	r0, #2
}
 80048a8:	4770      	bx	lr
 80048aa:	bf00      	nop
 80048ac:	40012c00 	.word	0x40012c00

080048b0 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80048b0:	4770      	bx	lr

080048b2 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80048b2:	4770      	bx	lr

080048b4 <UART_EndTxTransfer>:
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80048b4:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048b6:	f102 030c 	add.w	r3, r2, #12
 80048ba:	e853 3f00 	ldrex	r3, [r3]
 80048be:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048c2:	320c      	adds	r2, #12
 80048c4:	e842 3100 	strex	r1, r3, [r2]
 80048c8:	2900      	cmp	r1, #0
 80048ca:	d1f3      	bne.n	80048b4 <UART_EndTxTransfer>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80048cc:	2320      	movs	r3, #32
 80048ce:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
}
 80048d2:	4770      	bx	lr

080048d4 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80048d4:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048d6:	f102 030c 	add.w	r3, r2, #12
 80048da:	e853 3f00 	ldrex	r3, [r3]
 80048de:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048e2:	320c      	adds	r2, #12
 80048e4:	e842 3100 	strex	r1, r3, [r2]
 80048e8:	2900      	cmp	r1, #0
 80048ea:	d1f3      	bne.n	80048d4 <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048ec:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048ee:	f102 0314 	add.w	r3, r2, #20
 80048f2:	e853 3f00 	ldrex	r3, [r3]
 80048f6:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048fa:	3214      	adds	r2, #20
 80048fc:	e842 3100 	strex	r1, r3, [r2]
 8004900:	2900      	cmp	r1, #0
 8004902:	d1f3      	bne.n	80048ec <UART_EndRxTransfer+0x18>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004904:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8004906:	2b01      	cmp	r3, #1
 8004908:	d005      	beq.n	8004916 <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800490a:	2320      	movs	r3, #32
 800490c:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004910:	2300      	movs	r3, #0
 8004912:	6303      	str	r3, [r0, #48]	@ 0x30
}
 8004914:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004916:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004918:	f102 030c 	add.w	r3, r2, #12
 800491c:	e853 3f00 	ldrex	r3, [r3]
 8004920:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004924:	320c      	adds	r2, #12
 8004926:	e842 3100 	strex	r1, r3, [r2]
 800492a:	2900      	cmp	r1, #0
 800492c:	d1f3      	bne.n	8004916 <UART_EndRxTransfer+0x42>
 800492e:	e7ec      	b.n	800490a <UART_EndRxTransfer+0x36>

08004930 <UART_Transmit_IT>:
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004930:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8004934:	b2db      	uxtb	r3, r3
 8004936:	2b21      	cmp	r3, #33	@ 0x21
 8004938:	d001      	beq.n	800493e <UART_Transmit_IT+0xe>
    }
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 800493a:	2002      	movs	r0, #2
  }
}
 800493c:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800493e:	6883      	ldr	r3, [r0, #8]
 8004940:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004944:	d017      	beq.n	8004976 <UART_Transmit_IT+0x46>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004946:	6a03      	ldr	r3, [r0, #32]
 8004948:	1c5a      	adds	r2, r3, #1
 800494a:	6202      	str	r2, [r0, #32]
 800494c:	781a      	ldrb	r2, [r3, #0]
 800494e:	6803      	ldr	r3, [r0, #0]
 8004950:	605a      	str	r2, [r3, #4]
    if (--huart->TxXferCount == 0U)
 8004952:	8cc3      	ldrh	r3, [r0, #38]	@ 0x26
 8004954:	b29b      	uxth	r3, r3
 8004956:	3b01      	subs	r3, #1
 8004958:	b29b      	uxth	r3, r3
 800495a:	84c3      	strh	r3, [r0, #38]	@ 0x26
 800495c:	b94b      	cbnz	r3, 8004972 <UART_Transmit_IT+0x42>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800495e:	6802      	ldr	r2, [r0, #0]
 8004960:	68d3      	ldr	r3, [r2, #12]
 8004962:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004966:	60d3      	str	r3, [r2, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004968:	6802      	ldr	r2, [r0, #0]
 800496a:	68d3      	ldr	r3, [r2, #12]
 800496c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004970:	60d3      	str	r3, [r2, #12]
    return HAL_OK;
 8004972:	2000      	movs	r0, #0
 8004974:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004976:	6903      	ldr	r3, [r0, #16]
 8004978:	2b00      	cmp	r3, #0
 800497a:	d1e4      	bne.n	8004946 <UART_Transmit_IT+0x16>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800497c:	6a03      	ldr	r3, [r0, #32]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800497e:	881b      	ldrh	r3, [r3, #0]
 8004980:	6802      	ldr	r2, [r0, #0]
 8004982:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004986:	6053      	str	r3, [r2, #4]
      huart->pTxBuffPtr += 2U;
 8004988:	6a03      	ldr	r3, [r0, #32]
 800498a:	3302      	adds	r3, #2
 800498c:	6203      	str	r3, [r0, #32]
 800498e:	e7e0      	b.n	8004952 <UART_Transmit_IT+0x22>

08004990 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004990:	b510      	push	{r4, lr}
 8004992:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004994:	6802      	ldr	r2, [r0, #0]
 8004996:	6913      	ldr	r3, [r2, #16]
 8004998:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800499c:	68c1      	ldr	r1, [r0, #12]
 800499e:	430b      	orrs	r3, r1
 80049a0:	6113      	str	r3, [r2, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80049a2:	6883      	ldr	r3, [r0, #8]
 80049a4:	6902      	ldr	r2, [r0, #16]
 80049a6:	4313      	orrs	r3, r2
 80049a8:	6942      	ldr	r2, [r0, #20]
 80049aa:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1,
 80049ac:	6801      	ldr	r1, [r0, #0]
 80049ae:	68cb      	ldr	r3, [r1, #12]
 80049b0:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80049b4:	f023 030c 	bic.w	r3, r3, #12
 80049b8:	4313      	orrs	r3, r2
 80049ba:	60cb      	str	r3, [r1, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80049bc:	6802      	ldr	r2, [r0, #0]
 80049be:	6953      	ldr	r3, [r2, #20]
 80049c0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80049c4:	6981      	ldr	r1, [r0, #24]
 80049c6:	430b      	orrs	r3, r1
 80049c8:	6153      	str	r3, [r2, #20]


  if(huart->Instance == USART1)
 80049ca:	6802      	ldr	r2, [r0, #0]
 80049cc:	4b13      	ldr	r3, [pc, #76]	@ (8004a1c <UART_SetConfig+0x8c>)
 80049ce:	429a      	cmp	r2, r3
 80049d0:	d020      	beq.n	8004a14 <UART_SetConfig+0x84>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80049d2:	f7fe fe25 	bl	8003620 <HAL_RCC_GetPCLK1Freq>
 80049d6:	4602      	mov	r2, r0
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80049d8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80049dc:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80049e0:	6863      	ldr	r3, [r4, #4]
 80049e2:	009b      	lsls	r3, r3, #2
 80049e4:	fbb2 f2f3 	udiv	r2, r2, r3
 80049e8:	480d      	ldr	r0, [pc, #52]	@ (8004a20 <UART_SetConfig+0x90>)
 80049ea:	fba0 3102 	umull	r3, r1, r0, r2
 80049ee:	0949      	lsrs	r1, r1, #5
 80049f0:	2364      	movs	r3, #100	@ 0x64
 80049f2:	fb03 2311 	mls	r3, r3, r1, r2
 80049f6:	011b      	lsls	r3, r3, #4
 80049f8:	3332      	adds	r3, #50	@ 0x32
 80049fa:	fba0 0303 	umull	r0, r3, r0, r3
 80049fe:	095b      	lsrs	r3, r3, #5
 8004a00:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004a04:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8004a08:	f003 030f 	and.w	r3, r3, #15
 8004a0c:	6821      	ldr	r1, [r4, #0]
 8004a0e:	4413      	add	r3, r2
 8004a10:	608b      	str	r3, [r1, #8]
#endif /* USART_CR1_OVER8 */
}
 8004a12:	bd10      	pop	{r4, pc}
    pclk = HAL_RCC_GetPCLK2Freq();
 8004a14:	f7fe fe14 	bl	8003640 <HAL_RCC_GetPCLK2Freq>
 8004a18:	4602      	mov	r2, r0
 8004a1a:	e7dd      	b.n	80049d8 <UART_SetConfig+0x48>
 8004a1c:	40013800 	.word	0x40013800
 8004a20:	51eb851f 	.word	0x51eb851f

08004a24 <HAL_UART_Init>:
  if (huart == NULL)
 8004a24:	b360      	cbz	r0, 8004a80 <HAL_UART_Init+0x5c>
{
 8004a26:	b510      	push	{r4, lr}
 8004a28:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8004a2a:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8004a2e:	b313      	cbz	r3, 8004a76 <HAL_UART_Init+0x52>
  huart->gState = HAL_UART_STATE_BUSY;
 8004a30:	2324      	movs	r3, #36	@ 0x24
 8004a32:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 8004a36:	6822      	ldr	r2, [r4, #0]
 8004a38:	68d3      	ldr	r3, [r2, #12]
 8004a3a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004a3e:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8004a40:	4620      	mov	r0, r4
 8004a42:	f7ff ffa5 	bl	8004990 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a46:	6822      	ldr	r2, [r4, #0]
 8004a48:	6913      	ldr	r3, [r2, #16]
 8004a4a:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 8004a4e:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a50:	6822      	ldr	r2, [r4, #0]
 8004a52:	6953      	ldr	r3, [r2, #20]
 8004a54:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 8004a58:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 8004a5a:	6822      	ldr	r2, [r4, #0]
 8004a5c:	68d3      	ldr	r3, [r2, #12]
 8004a5e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004a62:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a64:	2000      	movs	r0, #0
 8004a66:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004a68:	2320      	movs	r3, #32
 8004a6a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004a6e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004a72:	6360      	str	r0, [r4, #52]	@ 0x34
}
 8004a74:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8004a76:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 8004a7a:	f7fd fbd9 	bl	8002230 <HAL_UART_MspInit>
 8004a7e:	e7d7      	b.n	8004a30 <HAL_UART_Init+0xc>
    return HAL_ERROR;
 8004a80:	2001      	movs	r0, #1
}
 8004a82:	4770      	bx	lr

08004a84 <HAL_UART_Transmit_DMA>:
{
 8004a84:	b538      	push	{r3, r4, r5, lr}
 8004a86:	4613      	mov	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8004a88:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 8004a8c:	b2d2      	uxtb	r2, r2
 8004a8e:	2a20      	cmp	r2, #32
 8004a90:	d12f      	bne.n	8004af2 <HAL_UART_Transmit_DMA+0x6e>
 8004a92:	4604      	mov	r4, r0
    if ((pData == NULL) || (Size == 0U))
 8004a94:	2900      	cmp	r1, #0
 8004a96:	d02e      	beq.n	8004af6 <HAL_UART_Transmit_DMA+0x72>
 8004a98:	b90b      	cbnz	r3, 8004a9e <HAL_UART_Transmit_DMA+0x1a>
      return HAL_ERROR;
 8004a9a:	2001      	movs	r0, #1
}
 8004a9c:	bd38      	pop	{r3, r4, r5, pc}
    huart->pTxBuffPtr = pData;
 8004a9e:	6201      	str	r1, [r0, #32]
    huart->TxXferSize = Size;
 8004aa0:	8483      	strh	r3, [r0, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004aa2:	84c3      	strh	r3, [r0, #38]	@ 0x26
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	6442      	str	r2, [r0, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004aa8:	2021      	movs	r0, #33	@ 0x21
 8004aaa:	f884 0041 	strb.w	r0, [r4, #65]	@ 0x41
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8004aae:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8004ab0:	4d12      	ldr	r5, [pc, #72]	@ (8004afc <HAL_UART_Transmit_DMA+0x78>)
 8004ab2:	6285      	str	r5, [r0, #40]	@ 0x28
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8004ab4:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8004ab6:	4d12      	ldr	r5, [pc, #72]	@ (8004b00 <HAL_UART_Transmit_DMA+0x7c>)
 8004ab8:	62c5      	str	r5, [r0, #44]	@ 0x2c
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8004aba:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8004abc:	4d11      	ldr	r5, [pc, #68]	@ (8004b04 <HAL_UART_Transmit_DMA+0x80>)
 8004abe:	6305      	str	r5, [r0, #48]	@ 0x30
    huart->hdmatx->XferAbortCallback = NULL;
 8004ac0:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8004ac2:	6342      	str	r2, [r0, #52]	@ 0x34
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8004ac4:	6822      	ldr	r2, [r4, #0]
 8004ac6:	3204      	adds	r2, #4
 8004ac8:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8004aca:	f7fe f83d 	bl	8002b48 <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8004ace:	6823      	ldr	r3, [r4, #0]
 8004ad0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004ad4:	601a      	str	r2, [r3, #0]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004ad6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ad8:	f102 0314 	add.w	r3, r2, #20
 8004adc:	e853 3f00 	ldrex	r3, [r3]
 8004ae0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ae4:	3214      	adds	r2, #20
 8004ae6:	e842 3100 	strex	r1, r3, [r2]
 8004aea:	2900      	cmp	r1, #0
 8004aec:	d1f3      	bne.n	8004ad6 <HAL_UART_Transmit_DMA+0x52>
    return HAL_OK;
 8004aee:	2000      	movs	r0, #0
 8004af0:	e7d4      	b.n	8004a9c <HAL_UART_Transmit_DMA+0x18>
    return HAL_BUSY;
 8004af2:	2002      	movs	r0, #2
 8004af4:	e7d2      	b.n	8004a9c <HAL_UART_Transmit_DMA+0x18>
      return HAL_ERROR;
 8004af6:	2001      	movs	r0, #1
 8004af8:	e7d0      	b.n	8004a9c <HAL_UART_Transmit_DMA+0x18>
 8004afa:	bf00      	nop
 8004afc:	08004b09 	.word	0x08004b09
 8004b00:	08004b71 	.word	0x08004b71
 8004b04:	08004b7f 	.word	0x08004b7f

08004b08 <UART_DMATransmitCplt>:
{
 8004b08:	b508      	push	{r3, lr}
 8004b0a:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004b0c:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f013 0f20 	tst.w	r3, #32
 8004b16:	d11a      	bne.n	8004b4e <UART_DMATransmitCplt+0x46>
    huart->TxXferCount = 0x00U;
 8004b18:	2300      	movs	r3, #0
 8004b1a:	84c3      	strh	r3, [r0, #38]	@ 0x26
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004b1c:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b1e:	f102 0314 	add.w	r3, r2, #20
 8004b22:	e853 3f00 	ldrex	r3, [r3]
 8004b26:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b2a:	3214      	adds	r2, #20
 8004b2c:	e842 3100 	strex	r1, r3, [r2]
 8004b30:	2900      	cmp	r1, #0
 8004b32:	d1f3      	bne.n	8004b1c <UART_DMATransmitCplt+0x14>
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004b34:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b36:	f102 030c 	add.w	r3, r2, #12
 8004b3a:	e853 3f00 	ldrex	r3, [r3]
 8004b3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b42:	320c      	adds	r2, #12
 8004b44:	e842 3100 	strex	r1, r3, [r2]
 8004b48:	2900      	cmp	r1, #0
 8004b4a:	d1f3      	bne.n	8004b34 <UART_DMATransmitCplt+0x2c>
}
 8004b4c:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 8004b4e:	f7fc fd35 	bl	80015bc <HAL_UART_TxCpltCallback>
}
 8004b52:	e7fb      	b.n	8004b4c <UART_DMATransmitCplt+0x44>

08004b54 <UART_EndTransmit_IT>:
{
 8004b54:	b508      	push	{r3, lr}
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004b56:	6801      	ldr	r1, [r0, #0]
 8004b58:	68ca      	ldr	r2, [r1, #12]
 8004b5a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b5e:	60ca      	str	r2, [r1, #12]
  huart->gState = HAL_UART_STATE_READY;
 8004b60:	2220      	movs	r2, #32
 8004b62:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41
  HAL_UART_TxCpltCallback(huart);
 8004b66:	f7fc fd29 	bl	80015bc <HAL_UART_TxCpltCallback>
}
 8004b6a:	2000      	movs	r0, #0
 8004b6c:	bd08      	pop	{r3, pc}

08004b6e <HAL_UART_TxHalfCpltCallback>:
}
 8004b6e:	4770      	bx	lr

08004b70 <UART_DMATxHalfCplt>:
{
 8004b70:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 8004b72:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8004b74:	f7ff fffb 	bl	8004b6e <HAL_UART_TxHalfCpltCallback>
}
 8004b78:	bd08      	pop	{r3, pc}

08004b7a <HAL_UART_RxHalfCpltCallback>:
}
 8004b7a:	4770      	bx	lr

08004b7c <HAL_UART_ErrorCallback>:
}
 8004b7c:	4770      	bx	lr

08004b7e <UART_DMAError>:
{
 8004b7e:	b510      	push	{r4, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004b80:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004b82:	6823      	ldr	r3, [r4, #0]
 8004b84:	695a      	ldr	r2, [r3, #20]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004b86:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8004b8a:	b2db      	uxtb	r3, r3
 8004b8c:	2b21      	cmp	r3, #33	@ 0x21
 8004b8e:	d010      	beq.n	8004bb2 <UART_DMAError+0x34>
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004b90:	6823      	ldr	r3, [r4, #0]
 8004b92:	695a      	ldr	r2, [r3, #20]
 8004b94:	f002 0240 	and.w	r2, r2, #64	@ 0x40
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004b98:	f894 3042 	ldrb.w	r3, [r4, #66]	@ 0x42
 8004b9c:	b2db      	uxtb	r3, r3
 8004b9e:	2b22      	cmp	r3, #34	@ 0x22
 8004ba0:	d011      	beq.n	8004bc6 <UART_DMAError+0x48>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004ba2:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8004ba4:	f043 0310 	orr.w	r3, r3, #16
 8004ba8:	6463      	str	r3, [r4, #68]	@ 0x44
  HAL_UART_ErrorCallback(huart);
 8004baa:	4620      	mov	r0, r4
 8004bac:	f7ff ffe6 	bl	8004b7c <HAL_UART_ErrorCallback>
}
 8004bb0:	bd10      	pop	{r4, pc}
 8004bb2:	f002 0280 	and.w	r2, r2, #128	@ 0x80
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004bb6:	2a00      	cmp	r2, #0
 8004bb8:	d0ea      	beq.n	8004b90 <UART_DMAError+0x12>
    huart->TxXferCount = 0x00U;
 8004bba:	2300      	movs	r3, #0
 8004bbc:	84e3      	strh	r3, [r4, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8004bbe:	4620      	mov	r0, r4
 8004bc0:	f7ff fe78 	bl	80048b4 <UART_EndTxTransfer>
 8004bc4:	e7e4      	b.n	8004b90 <UART_DMAError+0x12>
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004bc6:	2a00      	cmp	r2, #0
 8004bc8:	d0eb      	beq.n	8004ba2 <UART_DMAError+0x24>
    huart->RxXferCount = 0x00U;
 8004bca:	2300      	movs	r3, #0
 8004bcc:	85e3      	strh	r3, [r4, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8004bce:	4620      	mov	r0, r4
 8004bd0:	f7ff fe80 	bl	80048d4 <UART_EndRxTransfer>
 8004bd4:	e7e5      	b.n	8004ba2 <UART_DMAError+0x24>

08004bd6 <UART_DMAAbortOnError>:
{
 8004bd6:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004bd8:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  huart->RxXferCount = 0x00U;
 8004bda:	2300      	movs	r3, #0
 8004bdc:	85c3      	strh	r3, [r0, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8004bde:	84c3      	strh	r3, [r0, #38]	@ 0x26
  HAL_UART_ErrorCallback(huart);
 8004be0:	f7ff ffcc 	bl	8004b7c <HAL_UART_ErrorCallback>
}
 8004be4:	bd08      	pop	{r3, pc}

08004be6 <HAL_UARTEx_RxEventCallback>:
}
 8004be6:	4770      	bx	lr

08004be8 <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004be8:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 8004bec:	b2db      	uxtb	r3, r3
 8004bee:	2b22      	cmp	r3, #34	@ 0x22
 8004bf0:	d169      	bne.n	8004cc6 <UART_Receive_IT+0xde>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004bf2:	6883      	ldr	r3, [r0, #8]
 8004bf4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004bf8:	d04f      	beq.n	8004c9a <UART_Receive_IT+0xb2>
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004bfa:	6a82      	ldr	r2, [r0, #40]	@ 0x28
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004bfc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c00:	d004      	beq.n	8004c0c <UART_Receive_IT+0x24>
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d156      	bne.n	8004cb4 <UART_Receive_IT+0xcc>
 8004c06:	6903      	ldr	r3, [r0, #16]
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d153      	bne.n	8004cb4 <UART_Receive_IT+0xcc>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004c0c:	6803      	ldr	r3, [r0, #0]
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr += 1U;
 8004c12:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8004c14:	3301      	adds	r3, #1
 8004c16:	6283      	str	r3, [r0, #40]	@ 0x28
    if (--huart->RxXferCount == 0U)
 8004c18:	8dc3      	ldrh	r3, [r0, #46]	@ 0x2e
 8004c1a:	b29b      	uxth	r3, r3
 8004c1c:	3b01      	subs	r3, #1
 8004c1e:	b29b      	uxth	r3, r3
 8004c20:	85c3      	strh	r3, [r0, #46]	@ 0x2e
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d151      	bne.n	8004cca <UART_Receive_IT+0xe2>
{
 8004c26:	b500      	push	{lr}
 8004c28:	b083      	sub	sp, #12
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004c2a:	6802      	ldr	r2, [r0, #0]
 8004c2c:	68d3      	ldr	r3, [r2, #12]
 8004c2e:	f023 0320 	bic.w	r3, r3, #32
 8004c32:	60d3      	str	r3, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004c34:	6802      	ldr	r2, [r0, #0]
 8004c36:	68d3      	ldr	r3, [r2, #12]
 8004c38:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004c3c:	60d3      	str	r3, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004c3e:	6802      	ldr	r2, [r0, #0]
 8004c40:	6953      	ldr	r3, [r2, #20]
 8004c42:	f023 0301 	bic.w	r3, r3, #1
 8004c46:	6153      	str	r3, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8004c48:	2320      	movs	r3, #32
 8004c4a:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004c4e:	2300      	movs	r3, #0
 8004c50:	6343      	str	r3, [r0, #52]	@ 0x34
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c52:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8004c54:	2b01      	cmp	r3, #1
 8004c56:	d133      	bne.n	8004cc0 <UART_Receive_IT+0xd8>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c58:	2300      	movs	r3, #0
 8004c5a:	6303      	str	r3, [r0, #48]	@ 0x30
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c5c:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c5e:	f102 030c 	add.w	r3, r2, #12
 8004c62:	e853 3f00 	ldrex	r3, [r3]
 8004c66:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c6a:	320c      	adds	r2, #12
 8004c6c:	e842 3100 	strex	r1, r3, [r2]
 8004c70:	2900      	cmp	r1, #0
 8004c72:	d1f3      	bne.n	8004c5c <UART_Receive_IT+0x74>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004c74:	6803      	ldr	r3, [r0, #0]
 8004c76:	681a      	ldr	r2, [r3, #0]
 8004c78:	f012 0f10 	tst.w	r2, #16
 8004c7c:	d006      	beq.n	8004c8c <UART_Receive_IT+0xa4>
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004c7e:	2200      	movs	r2, #0
 8004c80:	9201      	str	r2, [sp, #4]
 8004c82:	681a      	ldr	r2, [r3, #0]
 8004c84:	9201      	str	r2, [sp, #4]
 8004c86:	685b      	ldr	r3, [r3, #4]
 8004c88:	9301      	str	r3, [sp, #4]
 8004c8a:	9b01      	ldr	r3, [sp, #4]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004c8c:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 8004c8e:	f7ff ffaa 	bl	8004be6 <HAL_UARTEx_RxEventCallback>
      return HAL_OK;
 8004c92:	2000      	movs	r0, #0
}
 8004c94:	b003      	add	sp, #12
 8004c96:	f85d fb04 	ldr.w	pc, [sp], #4
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c9a:	6902      	ldr	r2, [r0, #16]
 8004c9c:	2a00      	cmp	r2, #0
 8004c9e:	d1ac      	bne.n	8004bfa <UART_Receive_IT+0x12>
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004ca0:	6a82      	ldr	r2, [r0, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004ca2:	6803      	ldr	r3, [r0, #0]
 8004ca4:	685b      	ldr	r3, [r3, #4]
 8004ca6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004caa:	8013      	strh	r3, [r2, #0]
      huart->pRxBuffPtr += 2U;
 8004cac:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8004cae:	3302      	adds	r3, #2
 8004cb0:	6283      	str	r3, [r0, #40]	@ 0x28
 8004cb2:	e7b1      	b.n	8004c18 <UART_Receive_IT+0x30>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004cb4:	6803      	ldr	r3, [r0, #0]
 8004cb6:	685b      	ldr	r3, [r3, #4]
 8004cb8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004cbc:	7013      	strb	r3, [r2, #0]
 8004cbe:	e7a8      	b.n	8004c12 <UART_Receive_IT+0x2a>
        HAL_UART_RxCpltCallback(huart);
 8004cc0:	f7fc fbf0 	bl	80014a4 <HAL_UART_RxCpltCallback>
 8004cc4:	e7e5      	b.n	8004c92 <UART_Receive_IT+0xaa>
    return HAL_BUSY;
 8004cc6:	2002      	movs	r0, #2
 8004cc8:	4770      	bx	lr
    return HAL_OK;
 8004cca:	2000      	movs	r0, #0
}
 8004ccc:	4770      	bx	lr
	...

08004cd0 <HAL_UART_IRQHandler>:
{
 8004cd0:	b510      	push	{r4, lr}
 8004cd2:	b082      	sub	sp, #8
 8004cd4:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004cd6:	6802      	ldr	r2, [r0, #0]
 8004cd8:	6813      	ldr	r3, [r2, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004cda:	68d0      	ldr	r0, [r2, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004cdc:	6951      	ldr	r1, [r2, #20]
  if (errorflags == RESET)
 8004cde:	f013 0f0f 	tst.w	r3, #15
 8004ce2:	d109      	bne.n	8004cf8 <HAL_UART_IRQHandler+0x28>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004ce4:	f013 0f20 	tst.w	r3, #32
 8004ce8:	d00c      	beq.n	8004d04 <HAL_UART_IRQHandler+0x34>
 8004cea:	f010 0f20 	tst.w	r0, #32
 8004cee:	d009      	beq.n	8004d04 <HAL_UART_IRQHandler+0x34>
      UART_Receive_IT(huart);
 8004cf0:	4620      	mov	r0, r4
 8004cf2:	f7ff ff79 	bl	8004be8 <UART_Receive_IT>
      return;
 8004cf6:	e016      	b.n	8004d26 <HAL_UART_IRQHandler+0x56>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004cf8:	f011 0101 	ands.w	r1, r1, #1
 8004cfc:	d115      	bne.n	8004d2a <HAL_UART_IRQHandler+0x5a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004cfe:	f410 7f90 	tst.w	r0, #288	@ 0x120
 8004d02:	d112      	bne.n	8004d2a <HAL_UART_IRQHandler+0x5a>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d04:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8004d06:	2901      	cmp	r1, #1
 8004d08:	d079      	beq.n	8004dfe <HAL_UART_IRQHandler+0x12e>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004d0a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004d0e:	d003      	beq.n	8004d18 <HAL_UART_IRQHandler+0x48>
 8004d10:	f010 0f80 	tst.w	r0, #128	@ 0x80
 8004d14:	f040 8113 	bne.w	8004f3e <HAL_UART_IRQHandler+0x26e>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004d18:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8004d1c:	d003      	beq.n	8004d26 <HAL_UART_IRQHandler+0x56>
 8004d1e:	f010 0f40 	tst.w	r0, #64	@ 0x40
 8004d22:	f040 8110 	bne.w	8004f46 <HAL_UART_IRQHandler+0x276>
}
 8004d26:	b002      	add	sp, #8
 8004d28:	bd10      	pop	{r4, pc}
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004d2a:	f013 0f01 	tst.w	r3, #1
 8004d2e:	d006      	beq.n	8004d3e <HAL_UART_IRQHandler+0x6e>
 8004d30:	f410 7f80 	tst.w	r0, #256	@ 0x100
 8004d34:	d003      	beq.n	8004d3e <HAL_UART_IRQHandler+0x6e>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004d36:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8004d38:	f042 0201 	orr.w	r2, r2, #1
 8004d3c:	6462      	str	r2, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004d3e:	f013 0f04 	tst.w	r3, #4
 8004d42:	d004      	beq.n	8004d4e <HAL_UART_IRQHandler+0x7e>
 8004d44:	b119      	cbz	r1, 8004d4e <HAL_UART_IRQHandler+0x7e>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004d46:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8004d48:	f042 0202 	orr.w	r2, r2, #2
 8004d4c:	6462      	str	r2, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004d4e:	f013 0f02 	tst.w	r3, #2
 8004d52:	d004      	beq.n	8004d5e <HAL_UART_IRQHandler+0x8e>
 8004d54:	b119      	cbz	r1, 8004d5e <HAL_UART_IRQHandler+0x8e>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004d56:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8004d58:	f042 0204 	orr.w	r2, r2, #4
 8004d5c:	6462      	str	r2, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004d5e:	f013 0f08 	tst.w	r3, #8
 8004d62:	d007      	beq.n	8004d74 <HAL_UART_IRQHandler+0xa4>
 8004d64:	f010 0f20 	tst.w	r0, #32
 8004d68:	d100      	bne.n	8004d6c <HAL_UART_IRQHandler+0x9c>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004d6a:	b119      	cbz	r1, 8004d74 <HAL_UART_IRQHandler+0xa4>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004d6c:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8004d6e:	f042 0208 	orr.w	r2, r2, #8
 8004d72:	6462      	str	r2, [r4, #68]	@ 0x44
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004d74:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8004d76:	2a00      	cmp	r2, #0
 8004d78:	d0d5      	beq.n	8004d26 <HAL_UART_IRQHandler+0x56>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004d7a:	f013 0f20 	tst.w	r3, #32
 8004d7e:	d002      	beq.n	8004d86 <HAL_UART_IRQHandler+0xb6>
 8004d80:	f010 0f20 	tst.w	r0, #32
 8004d84:	d129      	bne.n	8004dda <HAL_UART_IRQHandler+0x10a>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004d86:	6823      	ldr	r3, [r4, #0]
 8004d88:	695b      	ldr	r3, [r3, #20]
 8004d8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004d8e:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8004d90:	f012 0f08 	tst.w	r2, #8
 8004d94:	d100      	bne.n	8004d98 <HAL_UART_IRQHandler+0xc8>
 8004d96:	b363      	cbz	r3, 8004df2 <HAL_UART_IRQHandler+0x122>
        UART_EndRxTransfer(huart);
 8004d98:	4620      	mov	r0, r4
 8004d9a:	f7ff fd9b 	bl	80048d4 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d9e:	6823      	ldr	r3, [r4, #0]
 8004da0:	695b      	ldr	r3, [r3, #20]
 8004da2:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8004da6:	d020      	beq.n	8004dea <HAL_UART_IRQHandler+0x11a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004da8:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004daa:	f102 0314 	add.w	r3, r2, #20
 8004dae:	e853 3f00 	ldrex	r3, [r3]
 8004db2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004db6:	3214      	adds	r2, #20
 8004db8:	e842 3100 	strex	r1, r3, [r2]
 8004dbc:	2900      	cmp	r1, #0
 8004dbe:	d1f3      	bne.n	8004da8 <HAL_UART_IRQHandler+0xd8>
          if (huart->hdmarx != NULL)
 8004dc0:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8004dc2:	b173      	cbz	r3, 8004de2 <HAL_UART_IRQHandler+0x112>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004dc4:	4a62      	ldr	r2, [pc, #392]	@ (8004f50 <HAL_UART_IRQHandler+0x280>)
 8004dc6:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004dc8:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8004dca:	f7fd ff1b 	bl	8002c04 <HAL_DMA_Abort_IT>
 8004dce:	2800      	cmp	r0, #0
 8004dd0:	d0a9      	beq.n	8004d26 <HAL_UART_IRQHandler+0x56>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004dd2:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8004dd4:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8004dd6:	4798      	blx	r3
 8004dd8:	e7a5      	b.n	8004d26 <HAL_UART_IRQHandler+0x56>
        UART_Receive_IT(huart);
 8004dda:	4620      	mov	r0, r4
 8004ddc:	f7ff ff04 	bl	8004be8 <UART_Receive_IT>
 8004de0:	e7d1      	b.n	8004d86 <HAL_UART_IRQHandler+0xb6>
            HAL_UART_ErrorCallback(huart);
 8004de2:	4620      	mov	r0, r4
 8004de4:	f7ff feca 	bl	8004b7c <HAL_UART_ErrorCallback>
 8004de8:	e79d      	b.n	8004d26 <HAL_UART_IRQHandler+0x56>
          HAL_UART_ErrorCallback(huart);
 8004dea:	4620      	mov	r0, r4
 8004dec:	f7ff fec6 	bl	8004b7c <HAL_UART_ErrorCallback>
 8004df0:	e799      	b.n	8004d26 <HAL_UART_IRQHandler+0x56>
        HAL_UART_ErrorCallback(huart);
 8004df2:	4620      	mov	r0, r4
 8004df4:	f7ff fec2 	bl	8004b7c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004df8:	2300      	movs	r3, #0
 8004dfa:	6463      	str	r3, [r4, #68]	@ 0x44
    return;
 8004dfc:	e793      	b.n	8004d26 <HAL_UART_IRQHandler+0x56>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004dfe:	f013 0f10 	tst.w	r3, #16
 8004e02:	d082      	beq.n	8004d0a <HAL_UART_IRQHandler+0x3a>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004e04:	f010 0f10 	tst.w	r0, #16
 8004e08:	f43f af7f 	beq.w	8004d0a <HAL_UART_IRQHandler+0x3a>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	9301      	str	r3, [sp, #4]
 8004e10:	6813      	ldr	r3, [r2, #0]
 8004e12:	9301      	str	r3, [sp, #4]
 8004e14:	6853      	ldr	r3, [r2, #4]
 8004e16:	9301      	str	r3, [sp, #4]
 8004e18:	9b01      	ldr	r3, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e1a:	6953      	ldr	r3, [r2, #20]
 8004e1c:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8004e20:	d051      	beq.n	8004ec6 <HAL_UART_IRQHandler+0x1f6>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004e22:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8004e24:	6813      	ldr	r3, [r2, #0]
 8004e26:	685b      	ldr	r3, [r3, #4]
 8004e28:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	f43f af7b 	beq.w	8004d26 <HAL_UART_IRQHandler+0x56>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004e30:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
 8004e32:	4299      	cmp	r1, r3
 8004e34:	f67f af77 	bls.w	8004d26 <HAL_UART_IRQHandler+0x56>
        huart->RxXferCount = nb_remaining_rx_data;
 8004e38:	85e3      	strh	r3, [r4, #46]	@ 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004e3a:	6993      	ldr	r3, [r2, #24]
 8004e3c:	2b20      	cmp	r3, #32
 8004e3e:	d037      	beq.n	8004eb0 <HAL_UART_IRQHandler+0x1e0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004e40:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e42:	f102 030c 	add.w	r3, r2, #12
 8004e46:	e853 3f00 	ldrex	r3, [r3]
 8004e4a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e4e:	320c      	adds	r2, #12
 8004e50:	e842 3100 	strex	r1, r3, [r2]
 8004e54:	2900      	cmp	r1, #0
 8004e56:	d1f3      	bne.n	8004e40 <HAL_UART_IRQHandler+0x170>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e58:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e5a:	f102 0314 	add.w	r3, r2, #20
 8004e5e:	e853 3f00 	ldrex	r3, [r3]
 8004e62:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e66:	3214      	adds	r2, #20
 8004e68:	e842 3100 	strex	r1, r3, [r2]
 8004e6c:	2900      	cmp	r1, #0
 8004e6e:	d1f3      	bne.n	8004e58 <HAL_UART_IRQHandler+0x188>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e70:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e72:	f102 0314 	add.w	r3, r2, #20
 8004e76:	e853 3f00 	ldrex	r3, [r3]
 8004e7a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e7e:	3214      	adds	r2, #20
 8004e80:	e842 3100 	strex	r1, r3, [r2]
 8004e84:	2900      	cmp	r1, #0
 8004e86:	d1f3      	bne.n	8004e70 <HAL_UART_IRQHandler+0x1a0>
          huart->RxState = HAL_UART_STATE_READY;
 8004e88:	2320      	movs	r3, #32
 8004e8a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e8e:	2300      	movs	r3, #0
 8004e90:	6323      	str	r3, [r4, #48]	@ 0x30
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e92:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e94:	f102 030c 	add.w	r3, r2, #12
 8004e98:	e853 3f00 	ldrex	r3, [r3]
 8004e9c:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ea0:	320c      	adds	r2, #12
 8004ea2:	e842 3100 	strex	r1, r3, [r2]
 8004ea6:	2900      	cmp	r1, #0
 8004ea8:	d1f3      	bne.n	8004e92 <HAL_UART_IRQHandler+0x1c2>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004eaa:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8004eac:	f7fd fe87 	bl	8002bbe <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004eb0:	2302      	movs	r3, #2
 8004eb2:	6363      	str	r3, [r4, #52]	@ 0x34
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004eb4:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
 8004eb6:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 8004eb8:	b29b      	uxth	r3, r3
 8004eba:	1ac9      	subs	r1, r1, r3
 8004ebc:	b289      	uxth	r1, r1
 8004ebe:	4620      	mov	r0, r4
 8004ec0:	f7ff fe91 	bl	8004be6 <HAL_UARTEx_RxEventCallback>
      return;
 8004ec4:	e72f      	b.n	8004d26 <HAL_UART_IRQHandler+0x56>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004ec6:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
 8004ec8:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 8004eca:	b29b      	uxth	r3, r3
 8004ecc:	1ac9      	subs	r1, r1, r3
 8004ece:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 8004ed0:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 8004ed2:	b29b      	uxth	r3, r3
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	f43f af26 	beq.w	8004d26 <HAL_UART_IRQHandler+0x56>
          && (nb_rx_data > 0U))
 8004eda:	2900      	cmp	r1, #0
 8004edc:	f43f af23 	beq.w	8004d26 <HAL_UART_IRQHandler+0x56>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ee0:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ee2:	f102 030c 	add.w	r3, r2, #12
 8004ee6:	e853 3f00 	ldrex	r3, [r3]
 8004eea:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eee:	320c      	adds	r2, #12
 8004ef0:	e842 3000 	strex	r0, r3, [r2]
 8004ef4:	2800      	cmp	r0, #0
 8004ef6:	d1f3      	bne.n	8004ee0 <HAL_UART_IRQHandler+0x210>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ef8:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004efa:	f102 0314 	add.w	r3, r2, #20
 8004efe:	e853 3f00 	ldrex	r3, [r3]
 8004f02:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f06:	3214      	adds	r2, #20
 8004f08:	e842 3000 	strex	r0, r3, [r2]
 8004f0c:	2800      	cmp	r0, #0
 8004f0e:	d1f3      	bne.n	8004ef8 <HAL_UART_IRQHandler+0x228>
        huart->RxState = HAL_UART_STATE_READY;
 8004f10:	2320      	movs	r3, #32
 8004f12:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f16:	2300      	movs	r3, #0
 8004f18:	6323      	str	r3, [r4, #48]	@ 0x30
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f1a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f1c:	f102 030c 	add.w	r3, r2, #12
 8004f20:	e853 3f00 	ldrex	r3, [r3]
 8004f24:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f28:	320c      	adds	r2, #12
 8004f2a:	e842 3000 	strex	r0, r3, [r2]
 8004f2e:	2800      	cmp	r0, #0
 8004f30:	d1f3      	bne.n	8004f1a <HAL_UART_IRQHandler+0x24a>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004f32:	2302      	movs	r3, #2
 8004f34:	6363      	str	r3, [r4, #52]	@ 0x34
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004f36:	4620      	mov	r0, r4
 8004f38:	f7ff fe55 	bl	8004be6 <HAL_UARTEx_RxEventCallback>
      return;
 8004f3c:	e6f3      	b.n	8004d26 <HAL_UART_IRQHandler+0x56>
    UART_Transmit_IT(huart);
 8004f3e:	4620      	mov	r0, r4
 8004f40:	f7ff fcf6 	bl	8004930 <UART_Transmit_IT>
    return;
 8004f44:	e6ef      	b.n	8004d26 <HAL_UART_IRQHandler+0x56>
    UART_EndTransmit_IT(huart);
 8004f46:	4620      	mov	r0, r4
 8004f48:	f7ff fe04 	bl	8004b54 <UART_EndTransmit_IT>
    return;
 8004f4c:	e6eb      	b.n	8004d26 <HAL_UART_IRQHandler+0x56>
 8004f4e:	bf00      	nop
 8004f50:	08004bd7 	.word	0x08004bd7

08004f54 <UART_DMARxHalfCplt>:
{
 8004f54:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f56:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8004f58:	2301      	movs	r3, #1
 8004f5a:	6343      	str	r3, [r0, #52]	@ 0x34
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f5c:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8004f5e:	2b01      	cmp	r3, #1
 8004f60:	d002      	beq.n	8004f68 <UART_DMARxHalfCplt+0x14>
    HAL_UART_RxHalfCpltCallback(huart);
 8004f62:	f7ff fe0a 	bl	8004b7a <HAL_UART_RxHalfCpltCallback>
}
 8004f66:	bd08      	pop	{r3, pc}
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004f68:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 8004f6a:	0849      	lsrs	r1, r1, #1
 8004f6c:	f7ff fe3b 	bl	8004be6 <HAL_UARTEx_RxEventCallback>
 8004f70:	e7f9      	b.n	8004f66 <UART_DMARxHalfCplt+0x12>

08004f72 <UART_DMAReceiveCplt>:
{
 8004f72:	b508      	push	{r3, lr}
 8004f74:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f76:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f013 0f20 	tst.w	r3, #32
 8004f80:	d12b      	bne.n	8004fda <UART_DMAReceiveCplt+0x68>
    huart->RxXferCount = 0U;
 8004f82:	2300      	movs	r3, #0
 8004f84:	85c3      	strh	r3, [r0, #46]	@ 0x2e
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004f86:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f88:	f102 030c 	add.w	r3, r2, #12
 8004f8c:	e853 3f00 	ldrex	r3, [r3]
 8004f90:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f94:	320c      	adds	r2, #12
 8004f96:	e842 3100 	strex	r1, r3, [r2]
 8004f9a:	2900      	cmp	r1, #0
 8004f9c:	d1f3      	bne.n	8004f86 <UART_DMAReceiveCplt+0x14>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f9e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fa0:	f102 0314 	add.w	r3, r2, #20
 8004fa4:	e853 3f00 	ldrex	r3, [r3]
 8004fa8:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fac:	3214      	adds	r2, #20
 8004fae:	e842 3100 	strex	r1, r3, [r2]
 8004fb2:	2900      	cmp	r1, #0
 8004fb4:	d1f3      	bne.n	8004f9e <UART_DMAReceiveCplt+0x2c>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004fb6:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fb8:	f102 0314 	add.w	r3, r2, #20
 8004fbc:	e853 3f00 	ldrex	r3, [r3]
 8004fc0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fc4:	3214      	adds	r2, #20
 8004fc6:	e842 3100 	strex	r1, r3, [r2]
 8004fca:	2900      	cmp	r1, #0
 8004fcc:	d1f3      	bne.n	8004fb6 <UART_DMAReceiveCplt+0x44>
    huart->RxState = HAL_UART_STATE_READY;
 8004fce:	2320      	movs	r3, #32
 8004fd0:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004fd4:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8004fd6:	2b01      	cmp	r3, #1
 8004fd8:	d007      	beq.n	8004fea <UART_DMAReceiveCplt+0x78>
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004fda:	2300      	movs	r3, #0
 8004fdc:	6343      	str	r3, [r0, #52]	@ 0x34
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004fde:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8004fe0:	2b01      	cmp	r3, #1
 8004fe2:	d00f      	beq.n	8005004 <UART_DMAReceiveCplt+0x92>
    HAL_UART_RxCpltCallback(huart);
 8004fe4:	f7fc fa5e 	bl	80014a4 <HAL_UART_RxCpltCallback>
}
 8004fe8:	bd08      	pop	{r3, pc}
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004fea:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fec:	f102 030c 	add.w	r3, r2, #12
 8004ff0:	e853 3f00 	ldrex	r3, [r3]
 8004ff4:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ff8:	320c      	adds	r2, #12
 8004ffa:	e842 3100 	strex	r1, r3, [r2]
 8004ffe:	2900      	cmp	r1, #0
 8005000:	d1f3      	bne.n	8004fea <UART_DMAReceiveCplt+0x78>
 8005002:	e7ea      	b.n	8004fda <UART_DMAReceiveCplt+0x68>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005004:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 8005006:	f7ff fdee 	bl	8004be6 <HAL_UARTEx_RxEventCallback>
 800500a:	e7ed      	b.n	8004fe8 <UART_DMAReceiveCplt+0x76>

0800500c <UART_Start_Receive_DMA>:
{
 800500c:	b530      	push	{r4, r5, lr}
 800500e:	b083      	sub	sp, #12
 8005010:	4604      	mov	r4, r0
 8005012:	4613      	mov	r3, r2
  huart->pRxBuffPtr = pData;
 8005014:	6281      	str	r1, [r0, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005016:	8582      	strh	r2, [r0, #44]	@ 0x2c
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005018:	2500      	movs	r5, #0
 800501a:	6445      	str	r5, [r0, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800501c:	2222      	movs	r2, #34	@ 0x22
 800501e:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005022:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8005024:	481f      	ldr	r0, [pc, #124]	@ (80050a4 <UART_Start_Receive_DMA+0x98>)
 8005026:	6290      	str	r0, [r2, #40]	@ 0x28
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005028:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 800502a:	481f      	ldr	r0, [pc, #124]	@ (80050a8 <UART_Start_Receive_DMA+0x9c>)
 800502c:	62d0      	str	r0, [r2, #44]	@ 0x2c
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800502e:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8005030:	481e      	ldr	r0, [pc, #120]	@ (80050ac <UART_Start_Receive_DMA+0xa0>)
 8005032:	6310      	str	r0, [r2, #48]	@ 0x30
  huart->hdmarx->XferAbortCallback = NULL;
 8005034:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8005036:	6355      	str	r5, [r2, #52]	@ 0x34
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8005038:	6820      	ldr	r0, [r4, #0]
 800503a:	460a      	mov	r2, r1
 800503c:	1d01      	adds	r1, r0, #4
 800503e:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8005040:	f7fd fd82 	bl	8002b48 <HAL_DMA_Start_IT>
  __HAL_UART_CLEAR_OREFLAG(huart);
 8005044:	9501      	str	r5, [sp, #4]
 8005046:	6823      	ldr	r3, [r4, #0]
 8005048:	681a      	ldr	r2, [r3, #0]
 800504a:	9201      	str	r2, [sp, #4]
 800504c:	685b      	ldr	r3, [r3, #4]
 800504e:	9301      	str	r3, [sp, #4]
 8005050:	9b01      	ldr	r3, [sp, #4]
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005052:	6923      	ldr	r3, [r4, #16]
 8005054:	b15b      	cbz	r3, 800506e <UART_Start_Receive_DMA+0x62>
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005056:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005058:	f102 030c 	add.w	r3, r2, #12
 800505c:	e853 3f00 	ldrex	r3, [r3]
 8005060:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005064:	320c      	adds	r2, #12
 8005066:	e842 3100 	strex	r1, r3, [r2]
 800506a:	2900      	cmp	r1, #0
 800506c:	d1f3      	bne.n	8005056 <UART_Start_Receive_DMA+0x4a>
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800506e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005070:	f102 0314 	add.w	r3, r2, #20
 8005074:	e853 3f00 	ldrex	r3, [r3]
 8005078:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800507c:	3214      	adds	r2, #20
 800507e:	e842 3100 	strex	r1, r3, [r2]
 8005082:	2900      	cmp	r1, #0
 8005084:	d1f3      	bne.n	800506e <UART_Start_Receive_DMA+0x62>
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005086:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005088:	f102 0314 	add.w	r3, r2, #20
 800508c:	e853 3f00 	ldrex	r3, [r3]
 8005090:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005094:	3214      	adds	r2, #20
 8005096:	e842 3100 	strex	r1, r3, [r2]
 800509a:	2900      	cmp	r1, #0
 800509c:	d1f3      	bne.n	8005086 <UART_Start_Receive_DMA+0x7a>
}
 800509e:	2000      	movs	r0, #0
 80050a0:	b003      	add	sp, #12
 80050a2:	bd30      	pop	{r4, r5, pc}
 80050a4:	08004f73 	.word	0x08004f73
 80050a8:	08004f55 	.word	0x08004f55
 80050ac:	08004b7f 	.word	0x08004b7f

080050b0 <HAL_UART_Receive_DMA>:
{
 80050b0:	b508      	push	{r3, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 80050b2:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 80050b6:	b2db      	uxtb	r3, r3
 80050b8:	2b20      	cmp	r3, #32
 80050ba:	d108      	bne.n	80050ce <HAL_UART_Receive_DMA+0x1e>
    if ((pData == NULL) || (Size == 0U))
 80050bc:	b149      	cbz	r1, 80050d2 <HAL_UART_Receive_DMA+0x22>
 80050be:	b90a      	cbnz	r2, 80050c4 <HAL_UART_Receive_DMA+0x14>
      return HAL_ERROR;
 80050c0:	2001      	movs	r0, #1
}
 80050c2:	bd08      	pop	{r3, pc}
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050c4:	2300      	movs	r3, #0
 80050c6:	6303      	str	r3, [r0, #48]	@ 0x30
    return (UART_Start_Receive_DMA(huart, pData, Size));
 80050c8:	f7ff ffa0 	bl	800500c <UART_Start_Receive_DMA>
 80050cc:	e7f9      	b.n	80050c2 <HAL_UART_Receive_DMA+0x12>
    return HAL_BUSY;
 80050ce:	2002      	movs	r0, #2
 80050d0:	e7f7      	b.n	80050c2 <HAL_UART_Receive_DMA+0x12>
      return HAL_ERROR;
 80050d2:	2001      	movs	r0, #1
 80050d4:	e7f5      	b.n	80050c2 <HAL_UART_Receive_DMA+0x12>
	...

080050d8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80050d8:	f7fc fea6 	bl	8001e28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80050dc:	480b      	ldr	r0, [pc, #44]	@ (800510c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80050de:	490c      	ldr	r1, [pc, #48]	@ (8005110 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80050e0:	4a0c      	ldr	r2, [pc, #48]	@ (8005114 <LoopFillZerobss+0x16>)
  movs r3, #0
 80050e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80050e4:	e002      	b.n	80050ec <LoopCopyDataInit>

080050e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80050e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80050e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80050ea:	3304      	adds	r3, #4

080050ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80050ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80050ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80050f0:	d3f9      	bcc.n	80050e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80050f2:	4a09      	ldr	r2, [pc, #36]	@ (8005118 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80050f4:	4c09      	ldr	r4, [pc, #36]	@ (800511c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80050f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80050f8:	e001      	b.n	80050fe <LoopFillZerobss>

080050fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80050fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80050fc:	3204      	adds	r2, #4

080050fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80050fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005100:	d3fb      	bcc.n	80050fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005102:	f000 f867 	bl	80051d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8005106:	f7fb ff3b 	bl	8000f80 <main>
  bx lr
 800510a:	4770      	bx	lr
  ldr r0, =_sdata
 800510c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005110:	200000ac 	.word	0x200000ac
  ldr r2, =_sidata
 8005114:	080052a4 	.word	0x080052a4
  ldr r2, =_sbss
 8005118:	200000ac 	.word	0x200000ac
  ldr r4, =_ebss
 800511c:	200006f0 	.word	0x200006f0

08005120 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005120:	e7fe      	b.n	8005120 <ADC1_2_IRQHandler>
	...

08005124 <_IQ18div>:
 8005124:	f091 0f00 	teq	r1, #0
 8005128:	bf04      	itt	eq
 800512a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800512e:	4770      	bxeq	lr
 8005130:	b510      	push	{r4, lr}
 8005132:	f04f 0e01 	mov.w	lr, #1
 8005136:	ea90 0f01 	teq	r0, r1
 800513a:	bf48      	it	mi
 800513c:	f04f 0e00 	movmi.w	lr, #0
 8005140:	2800      	cmp	r0, #0
 8005142:	bf48      	it	mi
 8005144:	4240      	negmi	r0, r0
 8005146:	2900      	cmp	r1, #0
 8005148:	bf48      	it	mi
 800514a:	4249      	negmi	r1, r1
 800514c:	fab0 f480 	clz	r4, r0
 8005150:	2c12      	cmp	r4, #18
 8005152:	bfa8      	it	ge
 8005154:	2412      	movge	r4, #18
 8005156:	fa00 f204 	lsl.w	r2, r0, r4
 800515a:	f1c4 0c12 	rsb	ip, r4, #18
 800515e:	fbb2 f0f1 	udiv	r0, r2, r1
 8005162:	fab0 f380 	clz	r3, r0
 8005166:	459c      	cmp	ip, r3
 8005168:	bfa4      	itt	ge
 800516a:	f1ce 4000 	rsbge	r0, lr, #2147483648	@ 0x80000000
 800516e:	bd10      	popge	{r4, pc}
 8005170:	fb01 2210 	mls	r2, r1, r0, r2
 8005174:	fab2 f482 	clz	r4, r2
 8005178:	4564      	cmp	r4, ip
 800517a:	da0e      	bge.n	800519a <divfinished18>

0800517c <divmore18>:
 800517c:	ebac 0c04 	sub.w	ip, ip, r4
 8005180:	fa02 f204 	lsl.w	r2, r2, r4
 8005184:	fa00 f004 	lsl.w	r0, r0, r4
 8005188:	fbb2 f3f1 	udiv	r3, r2, r1
 800518c:	fb01 2213 	mls	r2, r1, r3, r2
 8005190:	4418      	add	r0, r3
 8005192:	fab2 f482 	clz	r4, r2
 8005196:	4564      	cmp	r4, ip
 8005198:	ddf0      	ble.n	800517c <divmore18>

0800519a <divfinished18>:
 800519a:	fa02 f20c 	lsl.w	r2, r2, ip
 800519e:	fa00 f00c 	lsl.w	r0, r0, ip
 80051a2:	fbb2 f3f1 	udiv	r3, r2, r1
 80051a6:	4418      	add	r0, r3
 80051a8:	f09e 0f00 	teq	lr, #0
 80051ac:	bf08      	it	eq
 80051ae:	4240      	negeq	r0, r0
 80051b0:	bd10      	pop	{r4, pc}
 80051b2:	bf00      	nop

080051b4 <_IQ18mpy>:
 80051b4:	fb80 0101 	smull	r0, r1, r0, r1
 80051b8:	ea4f 4090 	mov.w	r0, r0, lsr #18
 80051bc:	eb00 3081 	add.w	r0, r0, r1, lsl #14
 80051c0:	4770      	bx	lr
 80051c2:	bf00      	nop

080051c4 <memset>:
 80051c4:	4603      	mov	r3, r0
 80051c6:	4402      	add	r2, r0
 80051c8:	4293      	cmp	r3, r2
 80051ca:	d100      	bne.n	80051ce <memset+0xa>
 80051cc:	4770      	bx	lr
 80051ce:	f803 1b01 	strb.w	r1, [r3], #1
 80051d2:	e7f9      	b.n	80051c8 <memset+0x4>

080051d4 <__libc_init_array>:
 80051d4:	b570      	push	{r4, r5, r6, lr}
 80051d6:	2600      	movs	r6, #0
 80051d8:	4d0c      	ldr	r5, [pc, #48]	@ (800520c <__libc_init_array+0x38>)
 80051da:	4c0d      	ldr	r4, [pc, #52]	@ (8005210 <__libc_init_array+0x3c>)
 80051dc:	1b64      	subs	r4, r4, r5
 80051de:	10a4      	asrs	r4, r4, #2
 80051e0:	42a6      	cmp	r6, r4
 80051e2:	d109      	bne.n	80051f8 <__libc_init_array+0x24>
 80051e4:	f000 f82e 	bl	8005244 <_init>
 80051e8:	2600      	movs	r6, #0
 80051ea:	4d0a      	ldr	r5, [pc, #40]	@ (8005214 <__libc_init_array+0x40>)
 80051ec:	4c0a      	ldr	r4, [pc, #40]	@ (8005218 <__libc_init_array+0x44>)
 80051ee:	1b64      	subs	r4, r4, r5
 80051f0:	10a4      	asrs	r4, r4, #2
 80051f2:	42a6      	cmp	r6, r4
 80051f4:	d105      	bne.n	8005202 <__libc_init_array+0x2e>
 80051f6:	bd70      	pop	{r4, r5, r6, pc}
 80051f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80051fc:	4798      	blx	r3
 80051fe:	3601      	adds	r6, #1
 8005200:	e7ee      	b.n	80051e0 <__libc_init_array+0xc>
 8005202:	f855 3b04 	ldr.w	r3, [r5], #4
 8005206:	4798      	blx	r3
 8005208:	3601      	adds	r6, #1
 800520a:	e7f2      	b.n	80051f2 <__libc_init_array+0x1e>
 800520c:	0800529c 	.word	0x0800529c
 8005210:	0800529c 	.word	0x0800529c
 8005214:	0800529c 	.word	0x0800529c
 8005218:	080052a0 	.word	0x080052a0

0800521c <__popcountsi2>:
 800521c:	0843      	lsrs	r3, r0, #1
 800521e:	f003 3355 	and.w	r3, r3, #1431655765	@ 0x55555555
 8005222:	1ac0      	subs	r0, r0, r3
 8005224:	0883      	lsrs	r3, r0, #2
 8005226:	f003 3333 	and.w	r3, r3, #858993459	@ 0x33333333
 800522a:	f000 3033 	and.w	r0, r0, #858993459	@ 0x33333333
 800522e:	4418      	add	r0, r3
 8005230:	eb00 1010 	add.w	r0, r0, r0, lsr #4
 8005234:	f000 300f 	and.w	r0, r0, #252645135	@ 0xf0f0f0f
 8005238:	eb00 2000 	add.w	r0, r0, r0, lsl #8
 800523c:	eb00 4000 	add.w	r0, r0, r0, lsl #16
 8005240:	0e00      	lsrs	r0, r0, #24
 8005242:	4770      	bx	lr

08005244 <_init>:
 8005244:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005246:	bf00      	nop
 8005248:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800524a:	bc08      	pop	{r3}
 800524c:	469e      	mov	lr, r3
 800524e:	4770      	bx	lr

08005250 <_fini>:
 8005250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005252:	bf00      	nop
 8005254:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005256:	bc08      	pop	{r3}
 8005258:	469e      	mov	lr, r3
 800525a:	4770      	bx	lr
