---
layout: archive
title: "CV"
permalink: /cv/
author_profile: true
redirect_from:
  - /resume
---
{% include base_path %}


Full Resume [link](https://github.com/rahul7rajdn/rahul7rajdn.github.io/blob/master/files/Resume_Rahul_Raj_DN_Fulltime.pdf)

Education
======
* Master of Science in Electrical and Computer Engineering, Georgia Institute of Technology, 2026 (expected)
* Bachelor of Engineering in Electronics and Communication Engineering, RV College of Engineering, 2021

Work experience
======
* Wi-Fi MAC RTL Design Intern, Qualcomm (May 2025 - August 2025)
* ASIC Engineer, Cisco (February 2023 - July 2024)
* Software Engineer, Cisco (October 2021 - February 2023)
* Technical Undergraduate Intern (February 2021 - July 2021)

  
Skills
======
* Computer Architecture
* Performance Modeling
* Memory
* Digital VLSI Design
* Microarchitecture
* RTL Design
* Lint
* Logic Synthesis
* CDC
* Static Timing Analysis
* Low Power VLSI Design
* FPGA
  
  
Languages
======
* C, C++, Python, Verilog, System Verilog, Tcl, Perl, Assembly, CUDA

