Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Mar 27 17:30:16 2019
| Host         : DESKTOP-T5PLO2M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file handgesture_mb_wrapper_timing_summary_routed.rpt -pb handgesture_mb_wrapper_timing_summary_routed.pb -rpx handgesture_mb_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : handgesture_mb_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 5785 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.726        0.000                      0                11734        0.032        0.000                      0                11734        3.000        0.000                       0                  6064  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                             Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                             ------------       ----------      --------------
clk_100MHz                                                        {0.000 5.000}      10.000          100.000         
  clk_out1_handgesture_mb_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
  clkfbout_handgesture_mb_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
sys_clk_pin                                                       {0.000 5.000}      10.000          100.000         
  clk_out1_handgesture_mb_clk_wiz_1_0_1                           {0.000 5.000}      10.000          100.000         
  clkfbout_handgesture_mb_clk_wiz_1_0_1                           {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_handgesture_mb_clk_wiz_1_0                                   0.726        0.000                      0                11465        0.106        0.000                      0                11465        3.750        0.000                       0                  5787  
  clkfbout_handgesture_mb_clk_wiz_1_0                                                                                                                                                                               7.845        0.000                       0                     3  
handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.005        0.000                      0                  222        0.113        0.000                      0                  222       15.686        0.000                       0                   233  
handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       10.087        0.000                      0                   47        0.270        0.000                      0                   47       16.166        0.000                       0                    40  
sys_clk_pin                                                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_handgesture_mb_clk_wiz_1_0_1                                 0.726        0.000                      0                11465        0.106        0.000                      0                11465        3.750        0.000                       0                  5787  
  clkfbout_handgesture_mb_clk_wiz_1_0_1                                                                                                                                                                             7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                             To Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                             --------                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_handgesture_mb_clk_wiz_1_0_1  clk_out1_handgesture_mb_clk_wiz_1_0          0.726        0.000                      0                11465        0.032        0.000                      0                11465  
clk_out1_handgesture_mb_clk_wiz_1_0    clk_out1_handgesture_mb_clk_wiz_1_0_1        0.726        0.000                      0                11465        0.032        0.000                      0                11465  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_handgesture_mb_clk_wiz_1_0
  To Clock:  clk_out1_handgesture_mb_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.726ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg12_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.128ns  (logic 4.343ns (47.577%)  route 4.785ns (52.423%))
  Logic Levels:           11  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.633    -0.907    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/s00_axi_aclk
    SLICE_X51Y97         FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg12_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.419    -0.488 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg12_reg[3]/Q
                         net (fo=3, routed)           0.890     0.402    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg12[3]
    SLICE_X52Y100        LUT3 (Prop_lut3_I2_O)        0.324     0.726 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_129/O
                         net (fo=2, routed)           0.619     1.345    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_129_n_0
    SLICE_X52Y101        LUT4 (Prop_lut4_I3_O)        0.332     1.677 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_133/O
                         net (fo=1, routed)           0.000     1.677    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_133_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.209 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000     2.209    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_87_n_0
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.448 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_85/O[2]
                         net (fo=2, routed)           0.820     3.268    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_85_n_5
    SLICE_X48Y102        LUT3 (Prop_lut3_I2_O)        0.331     3.599 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_66/O
                         net (fo=2, routed)           0.690     4.289    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_66_n_0
    SLICE_X48Y102        LUT4 (Prop_lut4_I3_O)        0.327     4.616 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_70/O
                         net (fo=1, routed)           0.000     4.616    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_70_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.017 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.017    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_16_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.240 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_10/O[0]
                         net (fo=2, routed)           0.696     5.936    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_10_n_7
    SLICE_X43Y101        LUT3 (Prop_lut3_I1_O)        0.293     6.229 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_17__1/O
                         net (fo=2, routed)           0.452     6.681    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_17__1_n_0
    SLICE_X43Y101        LUT5 (Prop_lut5_I4_O)        0.326     7.007 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_3__1/O
                         net (fo=2, routed)           0.619     7.626    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_3__1_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     8.222 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.222    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/p_1_in0
    SLICE_X45Y100        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.500     8.479    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/s00_axi_aclk
    SLICE_X45Y100        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]/C
                         clock pessimism              0.480     8.960    
                         clock uncertainty           -0.074     8.885    
    SLICE_X45Y100        FDRE (Setup_fdre_C_D)        0.062     8.947    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]
  -------------------------------------------------------------------
                         required time                          8.947    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg12_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.069ns  (logic 4.284ns (47.236%)  route 4.785ns (52.764%))
  Logic Levels:           11  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.633    -0.907    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/s00_axi_aclk
    SLICE_X51Y97         FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg12_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.419    -0.488 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg12_reg[3]/Q
                         net (fo=3, routed)           0.890     0.402    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg12[3]
    SLICE_X52Y100        LUT3 (Prop_lut3_I2_O)        0.324     0.726 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_129/O
                         net (fo=2, routed)           0.619     1.345    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_129_n_0
    SLICE_X52Y101        LUT4 (Prop_lut4_I3_O)        0.332     1.677 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_133/O
                         net (fo=1, routed)           0.000     1.677    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_133_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.209 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000     2.209    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_87_n_0
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.448 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_85/O[2]
                         net (fo=2, routed)           0.820     3.268    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_85_n_5
    SLICE_X48Y102        LUT3 (Prop_lut3_I2_O)        0.331     3.599 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_66/O
                         net (fo=2, routed)           0.690     4.289    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_66_n_0
    SLICE_X48Y102        LUT4 (Prop_lut4_I3_O)        0.327     4.616 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_70/O
                         net (fo=1, routed)           0.000     4.616    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_70_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.017 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.017    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_16_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.240 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_10/O[0]
                         net (fo=2, routed)           0.696     5.936    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_10_n_7
    SLICE_X43Y101        LUT3 (Prop_lut3_I1_O)        0.293     6.229 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_17__1/O
                         net (fo=2, routed)           0.452     6.681    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_17__1_n_0
    SLICE_X43Y101        LUT5 (Prop_lut5_I4_O)        0.326     7.007 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_3__1/O
                         net (fo=2, routed)           0.619     7.626    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_3__1_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.163 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.163    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_1_n_5
    SLICE_X45Y100        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.500     8.479    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/s00_axi_aclk
    SLICE_X45Y100        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[10]/C
                         clock pessimism              0.480     8.960    
                         clock uncertainty           -0.074     8.885    
    SLICE_X45Y100        FDRE (Setup_fdre_C_D)        0.062     8.947    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[10]
  -------------------------------------------------------------------
                         required time                          8.947    
                         arrival time                          -8.163    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/intermediate_reg15_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.158ns  (logic 4.242ns (46.322%)  route 4.916ns (53.678%))
  Logic Levels:           12  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.608    -0.932    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/s00_axi_aclk
    SLICE_X33Y122        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/intermediate_reg15_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y122        FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/intermediate_reg15_reg[6]/Q
                         net (fo=3, routed)           0.963     0.487    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/intermediate_reg15[6]
    SLICE_X33Y119        LUT3 (Prop_lut3_I2_O)        0.154     0.641 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_118/O
                         net (fo=2, routed)           0.690     1.331    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_118_n_0
    SLICE_X33Y119        LUT4 (Prop_lut4_I3_O)        0.327     1.658 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_122/O
                         net (fo=1, routed)           0.000     1.658    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_122_n_0
    SLICE_X33Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.059 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000     2.059    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_86_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.298 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_84/O[2]
                         net (fo=2, routed)           0.797     3.095    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_84_n_5
    SLICE_X36Y119        LUT3 (Prop_lut3_I1_O)        0.331     3.426 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_66/O
                         net (fo=2, routed)           0.648     4.074    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_66_n_0
    SLICE_X36Y119        LUT4 (Prop_lut4_I3_O)        0.327     4.401 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_70/O
                         net (fo=1, routed)           0.000     4.401    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_70_n_0
    SLICE_X36Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.802    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_16_n_0
    SLICE_X36Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.025 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_10/O[0]
                         net (fo=2, routed)           0.735     5.760    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_10_n_7
    SLICE_X49Y122        LUT3 (Prop_lut3_I1_O)        0.293     6.053 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_17__0/O
                         net (fo=2, routed)           0.582     6.635    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_17__0_n_0
    SLICE_X45Y123        LUT5 (Prop_lut5_I4_O)        0.326     6.961 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_3__0/O
                         net (fo=2, routed)           0.501     7.461    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_3__0_n_0
    SLICE_X44Y121        LUT6 (Prop_lut6_I0_O)        0.124     7.585 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_7/O
                         net (fo=1, routed)           0.000     7.585    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_7_n_0
    SLICE_X44Y121        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.225 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.225    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/p_1_in0
    SLICE_X44Y121        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.487     8.466    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/s00_axi_aclk
    SLICE_X44Y121        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]/C
                         clock pessimism              0.560     9.026    
                         clock uncertainty           -0.074     8.951    
    SLICE_X44Y121        FDRE (Setup_fdre_C_D)        0.062     9.013    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]
  -------------------------------------------------------------------
                         required time                          9.013    
                         arrival time                          -8.225    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/intermediate_reg15_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.098ns  (logic 4.182ns (45.968%)  route 4.916ns (54.032%))
  Logic Levels:           12  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.608    -0.932    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/s00_axi_aclk
    SLICE_X33Y122        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/intermediate_reg15_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y122        FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/intermediate_reg15_reg[6]/Q
                         net (fo=3, routed)           0.963     0.487    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/intermediate_reg15[6]
    SLICE_X33Y119        LUT3 (Prop_lut3_I2_O)        0.154     0.641 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_118/O
                         net (fo=2, routed)           0.690     1.331    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_118_n_0
    SLICE_X33Y119        LUT4 (Prop_lut4_I3_O)        0.327     1.658 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_122/O
                         net (fo=1, routed)           0.000     1.658    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_122_n_0
    SLICE_X33Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.059 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000     2.059    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_86_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.298 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_84/O[2]
                         net (fo=2, routed)           0.797     3.095    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_84_n_5
    SLICE_X36Y119        LUT3 (Prop_lut3_I1_O)        0.331     3.426 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_66/O
                         net (fo=2, routed)           0.648     4.074    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_66_n_0
    SLICE_X36Y119        LUT4 (Prop_lut4_I3_O)        0.327     4.401 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_70/O
                         net (fo=1, routed)           0.000     4.401    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_70_n_0
    SLICE_X36Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.802    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_16_n_0
    SLICE_X36Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.025 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_10/O[0]
                         net (fo=2, routed)           0.735     5.760    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_10_n_7
    SLICE_X49Y122        LUT3 (Prop_lut3_I1_O)        0.293     6.053 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_17__0/O
                         net (fo=2, routed)           0.582     6.635    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_17__0_n_0
    SLICE_X45Y123        LUT5 (Prop_lut5_I4_O)        0.326     6.961 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_3__0/O
                         net (fo=2, routed)           0.501     7.461    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_3__0_n_0
    SLICE_X44Y121        LUT6 (Prop_lut6_I0_O)        0.124     7.585 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_7/O
                         net (fo=1, routed)           0.000     7.585    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_7_n_0
    SLICE_X44Y121        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.165 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.165    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_1_n_5
    SLICE_X44Y121        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.487     8.466    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/s00_axi_aclk
    SLICE_X44Y121        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[10]/C
                         clock pessimism              0.560     9.026    
                         clock uncertainty           -0.074     8.951    
    SLICE_X44Y121        FDRE (Setup_fdre_C_D)        0.062     9.013    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[10]
  -------------------------------------------------------------------
                         required time                          9.013    
                         arrival time                          -8.165    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.073ns  (logic 4.415ns (48.658%)  route 4.658ns (51.342%))
  Logic Levels:           13  (CARRY4=6 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.617    -0.923    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/s00_axi_aclk
    SLICE_X51Y101        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg1_reg[2]/Q
                         net (fo=3, routed)           0.829     0.361    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg1[2]
    SLICE_X49Y100        LUT3 (Prop_lut3_I1_O)        0.154     0.515 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_59/O
                         net (fo=2, routed)           0.690     1.205    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_59_n_0
    SLICE_X49Y100        LUT4 (Prop_lut4_I3_O)        0.327     1.532 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_62/O
                         net (fo=1, routed)           0.000     1.532    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_62_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.933 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.933    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_51_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.156 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_86/O[0]
                         net (fo=2, routed)           0.828     2.984    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_86_n_7
    SLICE_X50Y101        LUT3 (Prop_lut3_I1_O)        0.299     3.283 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_36/O
                         net (fo=2, routed)           0.721     4.004    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_36_n_0
    SLICE_X48Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.128 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_40/O
                         net (fo=1, routed)           0.000     4.128    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_40_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.678 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.678    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_14_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.900 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_16/O[0]
                         net (fo=2, routed)           0.787     5.687    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_16_n_7
    SLICE_X44Y99         LUT3 (Prop_lut3_I1_O)        0.325     6.012 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_15__1/O
                         net (fo=2, routed)           0.452     6.464    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_15__1_n_0
    SLICE_X44Y99         LUT5 (Prop_lut5_I4_O)        0.326     6.790 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_4__1/O
                         net (fo=2, routed)           0.351     7.142    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_4__1_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I0_O)        0.124     7.266 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_8/O
                         net (fo=1, routed)           0.000     7.266    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_8_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.816 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.816    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_1_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.150 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.150    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_1_n_6
    SLICE_X45Y100        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.500     8.479    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/s00_axi_aclk
    SLICE_X45Y100        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[9]/C
                         clock pessimism              0.560     9.039    
                         clock uncertainty           -0.074     8.964    
    SLICE_X45Y100        FDRE (Setup_fdre_C_D)        0.062     9.026    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[9]
  -------------------------------------------------------------------
                         required time                          9.026    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.987ns  (required time - arrival time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.962ns  (logic 4.304ns (48.022%)  route 4.658ns (51.978%))
  Logic Levels:           13  (CARRY4=6 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.617    -0.923    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/s00_axi_aclk
    SLICE_X51Y101        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg1_reg[2]/Q
                         net (fo=3, routed)           0.829     0.361    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg1[2]
    SLICE_X49Y100        LUT3 (Prop_lut3_I1_O)        0.154     0.515 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_59/O
                         net (fo=2, routed)           0.690     1.205    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_59_n_0
    SLICE_X49Y100        LUT4 (Prop_lut4_I3_O)        0.327     1.532 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_62/O
                         net (fo=1, routed)           0.000     1.532    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_62_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.933 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.933    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_51_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.156 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_86/O[0]
                         net (fo=2, routed)           0.828     2.984    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_86_n_7
    SLICE_X50Y101        LUT3 (Prop_lut3_I1_O)        0.299     3.283 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_36/O
                         net (fo=2, routed)           0.721     4.004    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_36_n_0
    SLICE_X48Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.128 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_40/O
                         net (fo=1, routed)           0.000     4.128    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_40_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.678 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.678    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_14_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.900 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_16/O[0]
                         net (fo=2, routed)           0.787     5.687    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_16_n_7
    SLICE_X44Y99         LUT3 (Prop_lut3_I1_O)        0.325     6.012 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_15__1/O
                         net (fo=2, routed)           0.452     6.464    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_15__1_n_0
    SLICE_X44Y99         LUT5 (Prop_lut5_I4_O)        0.326     6.790 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_4__1/O
                         net (fo=2, routed)           0.351     7.142    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_4__1_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I0_O)        0.124     7.266 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_8/O
                         net (fo=1, routed)           0.000     7.266    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_8_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.816 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.816    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_1_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.039 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.039    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_1_n_7
    SLICE_X45Y100        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.500     8.479    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/s00_axi_aclk
    SLICE_X45Y100        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[8]/C
                         clock pessimism              0.560     9.039    
                         clock uncertainty           -0.074     8.964    
    SLICE_X45Y100        FDRE (Setup_fdre_C_D)        0.062     9.026    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[8]
  -------------------------------------------------------------------
                         required time                          9.026    
                         arrival time                          -8.039    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             1.000ns  (required time - arrival time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/intermediate_reg12_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.946ns  (logic 3.877ns (43.338%)  route 5.069ns (56.662%))
  Logic Levels:           12  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.625    -0.915    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/s00_axi_aclk
    SLICE_X36Y102        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/intermediate_reg12_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/intermediate_reg12_reg[2]/Q
                         net (fo=3, routed)           0.942     0.483    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/intermediate_reg12[2]
    SLICE_X36Y106        LUT3 (Prop_lut3_I2_O)        0.153     0.636 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_52/O
                         net (fo=2, routed)           0.648     1.284    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_52_n_0
    SLICE_X36Y106        LUT4 (Prop_lut4_I3_O)        0.327     1.611 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_55/O
                         net (fo=1, routed)           0.000     1.611    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_55_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     1.859 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[7]_i_50/O[3]
                         net (fo=2, routed)           0.792     2.652    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[7]_i_50_n_4
    SLICE_X34Y106        LUT3 (Prop_lut3_I1_O)        0.331     2.983 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_37/O
                         net (fo=2, routed)           0.616     3.599    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_37_n_0
    SLICE_X34Y107        LUT4 (Prop_lut4_I3_O)        0.355     3.954 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_41/O
                         net (fo=1, routed)           0.000     3.954    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_41_n_0
    SLICE_X34Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.467 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.467    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[7]_i_14_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.686 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_16/O[0]
                         net (fo=2, routed)           0.896     5.581    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_16_n_7
    SLICE_X29Y104        LUT3 (Prop_lut3_I2_O)        0.295     5.876 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_11/O
                         net (fo=2, routed)           0.595     6.471    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_11_n_0
    SLICE_X28Y104        LUT5 (Prop_lut5_I3_O)        0.124     6.595 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_3/O
                         net (fo=2, routed)           0.579     7.175    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_3_n_0
    SLICE_X31Y104        LUT6 (Prop_lut6_I0_O)        0.124     7.299 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_7/O
                         net (fo=1, routed)           0.000     7.299    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_7_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.697 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.697    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[7]_i_1_n_0
    SLICE_X31Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.031 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.031    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_1_n_6
    SLICE_X31Y105        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.504     8.483    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/s00_axi_aclk
    SLICE_X31Y105        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[9]/C
                         clock pessimism              0.560     9.043    
                         clock uncertainty           -0.074     8.968    
    SLICE_X31Y105        FDRE (Setup_fdre_C_D)        0.062     9.030    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[9]
  -------------------------------------------------------------------
                         required time                          9.030    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.003ns  (required time - arrival time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/intermediate_reg13_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.945ns  (logic 4.275ns (47.791%)  route 4.670ns (52.209%))
  Logic Levels:           12  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.622    -0.918    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/s00_axi_aclk
    SLICE_X38Y107        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/intermediate_reg13_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.400 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/intermediate_reg13_reg[6]/Q
                         net (fo=3, routed)           1.023     0.623    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/intermediate_reg13[6]
    SLICE_X36Y107        LUT3 (Prop_lut3_I0_O)        0.154     0.777 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_126/O
                         net (fo=2, routed)           0.690     1.467    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_126_n_0
    SLICE_X36Y107        LUT4 (Prop_lut4_I3_O)        0.327     1.794 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_130/O
                         net (fo=1, routed)           0.000     1.794    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_130_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.195 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000     2.195    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_87_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.434 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_85/O[2]
                         net (fo=2, routed)           0.653     3.087    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_85_n_5
    SLICE_X34Y108        LUT3 (Prop_lut3_I2_O)        0.331     3.418 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_66/O
                         net (fo=2, routed)           0.708     4.125    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_66_n_0
    SLICE_X34Y108        LUT4 (Prop_lut4_I3_O)        0.331     4.456 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_70/O
                         net (fo=1, routed)           0.000     4.456    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_70_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.832 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.832    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_16_n_0
    SLICE_X34Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.051 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_10/O[0]
                         net (fo=2, routed)           0.699     5.751    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_10_n_7
    SLICE_X31Y106        LUT3 (Prop_lut3_I1_O)        0.289     6.040 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_17/O
                         net (fo=2, routed)           0.452     6.492    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_17_n_0
    SLICE_X31Y106        LUT5 (Prop_lut5_I4_O)        0.326     6.818 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_3/O
                         net (fo=2, routed)           0.445     7.263    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_3_n_0
    SLICE_X31Y105        LUT6 (Prop_lut6_I0_O)        0.124     7.387 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_7/O
                         net (fo=1, routed)           0.000     7.387    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_7_n_0
    SLICE_X31Y105        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.027 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.027    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/p_1_in0
    SLICE_X31Y105        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.504     8.483    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/s00_axi_aclk
    SLICE_X31Y105        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]/C
                         clock pessimism              0.560     9.043    
                         clock uncertainty           -0.074     8.968    
    SLICE_X31Y105        FDRE (Setup_fdre_C_D)        0.062     9.030    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]
  -------------------------------------------------------------------
                         required time                          9.030    
                         arrival time                          -8.027    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.058ns  (required time - arrival time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.829ns  (logic 4.171ns (47.243%)  route 4.658ns (52.757%))
  Logic Levels:           12  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.617    -0.923    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/s00_axi_aclk
    SLICE_X51Y101        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg1_reg[2]/Q
                         net (fo=3, routed)           0.829     0.361    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg1[2]
    SLICE_X49Y100        LUT3 (Prop_lut3_I1_O)        0.154     0.515 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_59/O
                         net (fo=2, routed)           0.690     1.205    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_59_n_0
    SLICE_X49Y100        LUT4 (Prop_lut4_I3_O)        0.327     1.532 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_62/O
                         net (fo=1, routed)           0.000     1.532    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_62_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.933 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.933    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_51_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.156 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_86/O[0]
                         net (fo=2, routed)           0.828     2.984    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_86_n_7
    SLICE_X50Y101        LUT3 (Prop_lut3_I1_O)        0.299     3.283 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_36/O
                         net (fo=2, routed)           0.721     4.004    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_36_n_0
    SLICE_X48Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.128 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_40/O
                         net (fo=1, routed)           0.000     4.128    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_40_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.678 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.678    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_14_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.900 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_16/O[0]
                         net (fo=2, routed)           0.787     5.687    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_16_n_7
    SLICE_X44Y99         LUT3 (Prop_lut3_I1_O)        0.325     6.012 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_15__1/O
                         net (fo=2, routed)           0.452     6.464    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_15__1_n_0
    SLICE_X44Y99         LUT5 (Prop_lut5_I4_O)        0.326     6.790 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_4__1/O
                         net (fo=2, routed)           0.351     7.142    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_4__1_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I0_O)        0.124     7.266 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_8/O
                         net (fo=1, routed)           0.000     7.266    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_8_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.906 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.906    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_1_n_4
    SLICE_X45Y99         FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.516     8.496    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/s00_axi_aclk
    SLICE_X45Y99         FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]/C
                         clock pessimism              0.480     8.976    
                         clock uncertainty           -0.074     8.902    
    SLICE_X45Y99         FDRE (Setup_fdre_C_D)        0.062     8.964    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]
  -------------------------------------------------------------------
                         required time                          8.964    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.063ns  (required time - arrival time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/intermediate_reg13_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.885ns  (logic 4.215ns (47.438%)  route 4.670ns (52.562%))
  Logic Levels:           12  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.622    -0.918    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/s00_axi_aclk
    SLICE_X38Y107        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/intermediate_reg13_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.400 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/intermediate_reg13_reg[6]/Q
                         net (fo=3, routed)           1.023     0.623    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/intermediate_reg13[6]
    SLICE_X36Y107        LUT3 (Prop_lut3_I0_O)        0.154     0.777 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_126/O
                         net (fo=2, routed)           0.690     1.467    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_126_n_0
    SLICE_X36Y107        LUT4 (Prop_lut4_I3_O)        0.327     1.794 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_130/O
                         net (fo=1, routed)           0.000     1.794    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_130_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.195 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000     2.195    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_87_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.434 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_85/O[2]
                         net (fo=2, routed)           0.653     3.087    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_85_n_5
    SLICE_X34Y108        LUT3 (Prop_lut3_I2_O)        0.331     3.418 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_66/O
                         net (fo=2, routed)           0.708     4.125    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_66_n_0
    SLICE_X34Y108        LUT4 (Prop_lut4_I3_O)        0.331     4.456 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_70/O
                         net (fo=1, routed)           0.000     4.456    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_70_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.832 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.832    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_16_n_0
    SLICE_X34Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.051 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_10/O[0]
                         net (fo=2, routed)           0.699     5.751    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_10_n_7
    SLICE_X31Y106        LUT3 (Prop_lut3_I1_O)        0.289     6.040 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_17/O
                         net (fo=2, routed)           0.452     6.492    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_17_n_0
    SLICE_X31Y106        LUT5 (Prop_lut5_I4_O)        0.326     6.818 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_3/O
                         net (fo=2, routed)           0.445     7.263    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_3_n_0
    SLICE_X31Y105        LUT6 (Prop_lut6_I0_O)        0.124     7.387 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_7/O
                         net (fo=1, routed)           0.000     7.387    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_7_n_0
    SLICE_X31Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.967 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.967    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_1_n_5
    SLICE_X31Y105        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.504     8.483    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/s00_axi_aclk
    SLICE_X31Y105        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[10]/C
                         clock pessimism              0.560     9.043    
                         clock uncertainty           -0.074     8.968    
    SLICE_X31Y105        FDRE (Setup_fdre_C_D)        0.062     9.030    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[10]
  -------------------------------------------------------------------
                         required time                          9.030    
                         arrival time                          -7.967    
  -------------------------------------------------------------------
                         slack                                  1.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.565    -0.599    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst/Clk
    SLICE_X15Y71         FDRE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst/Using_FPGA.Native/Q
                         net (fo=1, routed)           0.054    -0.404    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst/Using_FPGA.Native_n_0
    SLICE_X14Y71         LUT2 (Prop_lut2_I1_O)        0.045    -0.359 r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst/wb_exception_kind_i[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.359    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_kind[31]
    SLICE_X14Y71         FDRE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.834    -0.839    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X14Y71         FDRE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X14Y71         FDRE (Hold_fdre_C_D)         0.121    -0.465    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 handgesture_mb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/ACK_EN_SYNC_ON_AXI_CLK_GEN.NO_CASCADE_MASTER.second_ack_sync_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/FSM_sequential_IRQ_LEVEL_GEN.IRQ_LEVEL_FAST_ON_AXI_CLK_GEN.current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.575    -0.589    handgesture_mb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X9Y94          FDRE                                         r  handgesture_mb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/ACK_EN_SYNC_ON_AXI_CLK_GEN.NO_CASCADE_MASTER.second_ack_sync_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  handgesture_mb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/ACK_EN_SYNC_ON_AXI_CLK_GEN.NO_CASCADE_MASTER.second_ack_sync_d2_reg/Q
                         net (fo=1, routed)           0.054    -0.394    handgesture_mb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/second_ack_sync_d2
    SLICE_X8Y94          LUT5 (Prop_lut5_I2_O)        0.045    -0.349 r  handgesture_mb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/FSM_sequential_IRQ_LEVEL_GEN.IRQ_LEVEL_FAST_ON_AXI_CLK_GEN.current_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.349    handgesture_mb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/FSM_sequential_IRQ_LEVEL_GEN.IRQ_LEVEL_FAST_ON_AXI_CLK_GEN.current_state[1]_i_1_n_0
    SLICE_X8Y94          FDRE                                         r  handgesture_mb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/FSM_sequential_IRQ_LEVEL_GEN.IRQ_LEVEL_FAST_ON_AXI_CLK_GEN.current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.846    -0.827    handgesture_mb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X8Y94          FDRE                                         r  handgesture_mb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/FSM_sequential_IRQ_LEVEL_GEN.IRQ_LEVEL_FAST_ON_AXI_CLK_GEN.current_state_reg[1]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.121    -0.455    handgesture_mb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/FSM_sequential_IRQ_LEVEL_GEN.IRQ_LEVEL_FAST_ON_AXI_CLK_GEN.current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[4].x_reg[5][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].x_reg[6][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.251ns (52.140%)  route 0.230ns (47.860%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.558    -0.606    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/s00_axi_aclk
    SLICE_X55Y103        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[4].x_reg[5][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[4].x_reg[5][9]/Q
                         net (fo=3, routed)           0.230    -0.235    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[4].x_reg[5]_87[9]
    SLICE_X51Y108        LUT3 (Prop_lut3_I0_O)        0.045    -0.190 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].x[6][11]_i_4__1/O
                         net (fo=1, routed)           0.000    -0.190    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].x[6][11]_i_4__1_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.125 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].x_reg[6][11]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    -0.125    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].x_reg[6][11]_i_1__1_n_6
    SLICE_X51Y108        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].x_reg[6][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.828    -0.845    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/s00_axi_aclk
    SLICE_X51Y108        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].x_reg[6][9]/C
                         clock pessimism              0.504    -0.341    
    SLICE_X51Y108        FDRE (Hold_fdre_C_D)         0.105    -0.236    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].x_reg[6][9]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].z_reg[6][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z_reg[7][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.272ns (55.169%)  route 0.221ns (44.831%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.556    -0.608    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/s00_axi_aclk
    SLICE_X54Y110        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].z_reg[6][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y110        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].z_reg[6][23]/Q
                         net (fo=1, routed)           0.221    -0.223    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].z_reg[6]_92[23]
    SLICE_X49Y109        LUT2 (Prop_lut2_I0_O)        0.045    -0.178 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z[7][23]_i_3__1/O
                         net (fo=1, routed)           0.000    -0.178    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z[7][23]_i_3__1_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.115 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z_reg[7][23]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.115    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z_reg[7][23]_i_1__1_n_4
    SLICE_X49Y109        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z_reg[7][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.830    -0.843    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/s00_axi_aclk
    SLICE_X49Y109        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z_reg[7][23]/C
                         clock pessimism              0.504    -0.339    
    SLICE_X49Y109        FDRE (Hold_fdre_C_D)         0.105    -0.234    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z_reg[7][23]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Interrupt_Brk_combo_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.565    -0.599    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I/Clk
    SLICE_X11Y72         FDRE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I/Using_FPGA.Native/Q
                         net (fo=2, routed)           0.067    -0.391    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/of_MSR[0]
    SLICE_X10Y72         LUT5 (Prop_lut5_I1_O)        0.045    -0.346 r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Interrupt_Brk_combo_i_1/O
                         net (fo=1, routed)           0.000    -0.346    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/of_Interrupt
    SLICE_X10Y72         FDRE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Interrupt_Brk_combo_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.833    -0.840    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X10Y72         FDRE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Interrupt_Brk_combo_reg/C
                         clock pessimism              0.254    -0.586    
    SLICE_X10Y72         FDRE (Hold_fdre_C_D)         0.120    -0.466    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Interrupt_Brk_combo_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].z_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z_reg[7][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.274ns (55.492%)  route 0.220ns (44.508%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.558    -0.606    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/s00_axi_aclk
    SLICE_X54Y106        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].z_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y106        FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].z_reg[6][5]/Q
                         net (fo=1, routed)           0.220    -0.222    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].z_reg[6]_92[5]
    SLICE_X49Y105        LUT2 (Prop_lut2_I0_O)        0.045    -0.177 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z[7][7]_i_5__1/O
                         net (fo=1, routed)           0.000    -0.177    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z[7][7]_i_5__1_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.112 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z_reg[7][7]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    -0.112    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z_reg[7][7]_i_1__1_n_6
    SLICE_X49Y105        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.831    -0.842    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/s00_axi_aclk
    SLICE_X49Y105        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z_reg[7][5]/C
                         clock pessimism              0.504    -0.338    
    SLICE_X49Y105        FDRE (Hold_fdre_C_D)         0.105    -0.233    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z_reg[7][5]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 handgesture_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.576    -0.588    handgesture_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X13Y98         FDRE                                         r  handgesture_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  handgesture_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[6]/Q
                         net (fo=4, routed)           0.068    -0.379    handgesture_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/Q[0]
    SLICE_X12Y98         LUT5 (Prop_lut5_I0_O)        0.045    -0.334 r  handgesture_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_i_1/O
                         net (fo=1, routed)           0.000    -0.334    handgesture_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_i_1_n_0
    SLICE_X12Y98         FDRE                                         r  handgesture_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.847    -0.826    handgesture_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X12Y98         FDRE                                         r  handgesture_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/C
                         clock pessimism              0.251    -0.575    
    SLICE_X12Y98         FDRE (Hold_fdre_C_D)         0.120    -0.455    handgesture_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 handgesture_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.565    -0.599    handgesture_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X35Y101        FDRE                                         r  handgesture_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  handgesture_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.402    handgesture_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X35Y101        FDRE                                         r  handgesture_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.836    -0.837    handgesture_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X35Y101        FDRE                                         r  handgesture_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.599    
    SLICE_X35Y101        FDRE (Hold_fdre_C_D)         0.075    -0.524    handgesture_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].x_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].x_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.249ns (51.105%)  route 0.238ns (48.895%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.559    -0.605    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/s00_axi_aclk
    SLICE_X51Y106        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].x_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].x_reg[6][3]/Q
                         net (fo=2, routed)           0.238    -0.226    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].x_reg[6]_90[3]
    SLICE_X53Y112        LUT3 (Prop_lut3_I0_O)        0.045    -0.181 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].x[7][3]_i_3__1/O
                         net (fo=1, routed)           0.000    -0.181    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].x[7][3]_i_3__1_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.118 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].x_reg[7][3]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.118    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].x_reg[7][3]_i_1__1_n_4
    SLICE_X53Y112        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].x_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.823    -0.849    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/s00_axi_aclk
    SLICE_X53Y112        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].x_reg[7][3]/C
                         clock pessimism              0.504    -0.345    
    SLICE_X53Y112        FDRE (Hold_fdre_C_D)         0.105    -0.240    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].x_reg[7][3]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 handgesture_mb_i/bt_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/bt_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.131%)  route 0.115ns (44.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.598    -0.566    handgesture_mb_i/bt_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X0Y104         FDRE                                         r  handgesture_mb_i/bt_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  handgesture_mb_i/bt_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/Q
                         net (fo=3, routed)           0.115    -0.310    handgesture_mb_i/bt_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X2Y104         SRL16E                                       r  handgesture_mb_i/bt_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.871    -0.802    handgesture_mb_i/bt_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X2Y104         SRL16E                                       r  handgesture_mb_i/bt_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism              0.252    -0.550    
    SLICE_X2Y104         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.435    handgesture_mb_i/bt_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_handgesture_mb_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12     handgesture_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12     handgesture_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y14     handgesture_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y14     handgesture_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y17     handgesture_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y17     handgesture_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13     handgesture_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13     handgesture_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y18     handgesture_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y18     handgesture_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y77      handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y77      handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y77      handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y77      handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y77      handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y77      handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y77      handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y77      handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y87      handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y87      handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y87      handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y87      handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y87      handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y87      handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y87      handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y87      handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y87      handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y87      handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y81      handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y81      handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_handgesture_mb_clk_wiz_1_0
  To Clock:  clkfbout_handgesture_mb_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_handgesture_mb_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   handgesture_mb_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.005ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.005ns  (required time - arrival time)
  Source:                 handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.704ns (20.711%)  route 2.695ns (79.289%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.392ns = ( 20.058 - 16.667 ) 
    Source Clock Delay      (SCD):    3.816ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080     2.080    handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.176 r  handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.639     3.816    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X33Y96         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDCE (Prop_fdce_C_Q)         0.456     4.272 f  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          1.145     5.417    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_1
    SLICE_X36Y94         LUT6 (Prop_lut6_I4_O)        0.124     5.541 r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.829     6.370    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X38Y94         LUT5 (Prop_lut5_I0_O)        0.124     6.494 r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.721     7.215    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X32Y95         FDRE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    18.450    handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.541 f  handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.517    20.058    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X32Y95         FDRE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.399    20.457    
                         clock uncertainty           -0.035    20.422    
    SLICE_X32Y95         FDRE (Setup_fdre_C_CE)      -0.202    20.220    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         20.220    
                         arrival time                          -7.215    
  -------------------------------------------------------------------
                         slack                                 13.005    

Slack (MET) :             13.489ns  (required time - arrival time)
  Source:                 handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.832ns  (logic 0.735ns (25.953%)  route 2.097ns (74.047%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.390ns = ( 36.723 - 33.333 ) 
    Source Clock Delay      (SCD):    3.816ns = ( 20.482 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.639    20.482    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X32Y95         FDRE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.459    20.941 r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.591    21.532    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X31Y95         LUT6 (Prop_lut6_I0_O)        0.124    21.656 r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.124    22.780    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X31Y90         LUT5 (Prop_lut5_I4_O)        0.152    22.932 r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.382    23.314    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X31Y90         FDCE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.515    36.723    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y90         FDCE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.399    37.122    
                         clock uncertainty           -0.035    37.087    
    SLICE_X31Y90         FDCE (Setup_fdce_C_D)       -0.283    36.804    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.804    
                         arrival time                         -23.314    
  -------------------------------------------------------------------
                         slack                                 13.489    

Slack (MET) :             13.601ns  (required time - arrival time)
  Source:                 handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.728ns  (logic 0.733ns (26.868%)  route 1.995ns (73.132%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.390ns = ( 36.723 - 33.333 ) 
    Source Clock Delay      (SCD):    3.816ns = ( 20.482 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.639    20.482    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X32Y95         FDRE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.459    20.941 r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.591    21.532    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X31Y95         LUT6 (Prop_lut6_I0_O)        0.124    21.656 r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.899    22.555    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X31Y90         LUT4 (Prop_lut4_I3_O)        0.150    22.705 r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.506    23.211    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X31Y90         FDCE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.515    36.723    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y90         FDCE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.399    37.122    
                         clock uncertainty           -0.035    37.087    
    SLICE_X31Y90         FDCE (Setup_fdce_C_D)       -0.275    36.812    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.812    
                         arrival time                         -23.211    
  -------------------------------------------------------------------
                         slack                                 13.601    

Slack (MET) :             14.053ns  (required time - arrival time)
  Source:                 handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.568ns  (logic 0.707ns (27.535%)  route 1.861ns (72.465%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.392ns = ( 36.725 - 33.333 ) 
    Source Clock Delay      (SCD):    3.816ns = ( 20.482 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.639    20.482    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X32Y95         FDRE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.459    20.941 r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.591    21.532    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X31Y95         LUT6 (Prop_lut6_I0_O)        0.124    21.656 r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.270    22.926    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X29Y91         LUT3 (Prop_lut3_I2_O)        0.124    23.050 r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    23.050    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X29Y91         FDCE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.517    36.725    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y91         FDCE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.382    37.107    
                         clock uncertainty           -0.035    37.072    
    SLICE_X29Y91         FDCE (Setup_fdce_C_D)        0.031    37.103    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.103    
                         arrival time                         -23.050    
  -------------------------------------------------------------------
                         slack                                 14.053    

Slack (MET) :             14.067ns  (required time - arrival time)
  Source:                 handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.598ns  (logic 0.737ns (28.372%)  route 1.861ns (71.628%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.392ns = ( 36.725 - 33.333 ) 
    Source Clock Delay      (SCD):    3.816ns = ( 20.482 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.639    20.482    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X32Y95         FDRE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.459    20.941 r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.591    21.532    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X31Y95         LUT6 (Prop_lut6_I0_O)        0.124    21.656 r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.270    22.926    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X29Y91         LUT4 (Prop_lut4_I3_O)        0.154    23.080 r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    23.080    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X29Y91         FDCE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.517    36.725    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y91         FDCE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.382    37.107    
                         clock uncertainty           -0.035    37.072    
    SLICE_X29Y91         FDCE (Setup_fdce_C_D)        0.075    37.147    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.147    
                         arrival time                         -23.080    
  -------------------------------------------------------------------
                         slack                                 14.067    

Slack (MET) :             14.182ns  (required time - arrival time)
  Source:                 handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.436ns  (logic 0.707ns (29.018%)  route 1.729ns (70.982%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.392ns = ( 36.725 - 33.333 ) 
    Source Clock Delay      (SCD):    3.816ns = ( 20.482 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.639    20.482    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X32Y95         FDRE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.459    20.941 r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.591    21.532    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X31Y95         LUT6 (Prop_lut6_I0_O)        0.124    21.656 r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.139    22.795    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X29Y91         LUT6 (Prop_lut6_I5_O)        0.124    22.919 r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.919    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X29Y91         FDCE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.517    36.725    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y91         FDCE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.382    37.107    
                         clock uncertainty           -0.035    37.072    
    SLICE_X29Y91         FDCE (Setup_fdce_C_D)        0.029    37.101    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.101    
                         arrival time                         -22.919    
  -------------------------------------------------------------------
                         slack                                 14.182    

Slack (MET) :             14.365ns  (required time - arrival time)
  Source:                 handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.269ns  (logic 0.707ns (31.156%)  route 1.562ns (68.844%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.391ns = ( 36.724 - 33.333 ) 
    Source Clock Delay      (SCD):    3.816ns = ( 20.482 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.639    20.482    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X32Y95         FDRE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.459    20.941 r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.591    21.532    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X31Y95         LUT6 (Prop_lut6_I0_O)        0.124    21.656 r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.971    22.628    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X31Y92         LUT2 (Prop_lut2_I0_O)        0.124    22.752 r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.752    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1_n_0
    SLICE_X31Y92         FDCE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.516    36.724    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y92         FDCE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.399    37.123    
                         clock uncertainty           -0.035    37.088    
    SLICE_X31Y92         FDCE (Setup_fdce_C_D)        0.029    37.117    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         37.117    
                         arrival time                         -22.752    
  -------------------------------------------------------------------
                         slack                                 14.365    

Slack (MET) :             14.383ns  (required time - arrival time)
  Source:                 handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.297ns  (logic 0.735ns (31.995%)  route 1.562ns (68.005%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.391ns = ( 36.724 - 33.333 ) 
    Source Clock Delay      (SCD):    3.816ns = ( 20.482 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.639    20.482    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X32Y95         FDRE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.459    20.941 r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.591    21.532    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X31Y95         LUT6 (Prop_lut6_I0_O)        0.124    21.656 r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.971    22.628    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X31Y92         LUT3 (Prop_lut3_I2_O)        0.152    22.780 r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    22.780    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X31Y92         FDCE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.516    36.724    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y92         FDCE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.399    37.123    
                         clock uncertainty           -0.035    37.088    
    SLICE_X31Y92         FDCE (Setup_fdce_C_D)        0.075    37.163    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.163    
                         arrival time                         -22.780    
  -------------------------------------------------------------------
                         slack                                 14.383    

Slack (MET) :             14.409ns  (required time - arrival time)
  Source:                 handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.211ns  (logic 0.707ns (31.971%)  route 1.504ns (68.029%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.392ns = ( 36.725 - 33.333 ) 
    Source Clock Delay      (SCD):    3.816ns = ( 20.482 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.639    20.482    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X32Y95         FDRE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.459    20.941 r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.591    21.532    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X31Y95         LUT6 (Prop_lut6_I0_O)        0.124    21.656 r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.914    22.570    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X29Y91         LUT3 (Prop_lut3_I2_O)        0.124    22.694 r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.694    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X29Y91         FDCE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.517    36.725    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y91         FDCE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.382    37.107    
                         clock uncertainty           -0.035    37.072    
    SLICE_X29Y91         FDCE (Setup_fdce_C_D)        0.031    37.103    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         37.103    
                         arrival time                         -22.694    
  -------------------------------------------------------------------
                         slack                                 14.409    

Slack (MET) :             14.683ns  (required time - arrival time)
  Source:                 handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.952ns  (logic 0.707ns (36.216%)  route 1.245ns (63.784%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.392ns = ( 36.725 - 33.333 ) 
    Source Clock Delay      (SCD):    3.816ns = ( 20.482 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.639    20.482    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X32Y95         FDRE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.459    20.941 r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.438    21.379    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X32Y96         LUT6 (Prop_lut6_I4_O)        0.124    21.503 r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.807    22.311    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_22_out__0
    SLICE_X31Y96         LUT6 (Prop_lut6_I1_O)        0.124    22.435 r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.435    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X31Y96         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.517    36.725    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X31Y96         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.399    37.124    
                         clock uncertainty           -0.035    37.089    
    SLICE_X31Y96         FDCE (Setup_fdce_C_D)        0.029    37.118    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         37.118    
                         arrival time                         -22.435    
  -------------------------------------------------------------------
                         slack                                 14.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.650%)  route 0.104ns (42.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.831ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.564     1.426    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X36Y86         FDPE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDPE (Prop_fdpe_C_Q)         0.141     1.567 r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.104     1.671    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X34Y86         SRL16E                                       r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.834     1.831    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X34Y86         SRL16E                                       r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.390     1.441    
    SLICE_X34Y86         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.558    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.597     1.459    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X7Y65          FDCE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDCE (Prop_fdce_C_Q)         0.141     1.600 r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/Q
                         net (fo=2, routed)           0.066     1.666    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[13]
    SLICE_X6Y65          FDCE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.866     1.863    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X6Y65          FDCE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
                         clock pessimism             -0.391     1.472    
    SLICE_X6Y65          FDCE (Hold_fdce_C_D)         0.076     1.548    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.083%)  route 0.120ns (38.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.569     1.431    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X35Y98         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDCE (Prop_fdce_C_Q)         0.141     1.572 r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]/Q
                         net (fo=6, routed)           0.120     1.692    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg__1[4]
    SLICE_X34Y98         LUT5 (Prop_lut5_I2_O)        0.048     1.740 r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.740    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[3]
    SLICE_X34Y98         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.840     1.837    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X34Y98         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[2]/C
                         clock pessimism             -0.393     1.444    
    SLICE_X34Y98         FDCE (Hold_fdce_C_D)         0.133     1.577    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.597     1.459    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X7Y65          FDCE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDCE (Prop_fdce_C_Q)         0.128     1.587 r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]/Q
                         net (fo=2, routed)           0.059     1.646    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[15]
    SLICE_X6Y65          FDCE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.866     1.863    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X6Y65          FDCE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
                         clock pessimism             -0.391     1.472    
    SLICE_X6Y65          FDCE (Hold_fdce_C_D)         0.010     1.482    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.879%)  route 0.126ns (47.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.597     1.459    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X7Y65          FDCE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDCE (Prop_fdce_C_Q)         0.141     1.600 r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[14]/Q
                         net (fo=2, routed)           0.126     1.726    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[14]
    SLICE_X6Y65          FDCE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.866     1.863    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X6Y65          FDCE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
                         clock pessimism             -0.391     1.472    
    SLICE_X6Y65          FDCE (Hold_fdce_C_D)         0.076     1.548    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/C
                            (rising edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/D
                            (rising edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.565     1.427    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X35Y87         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDCE (Prop_fdce_C_Q)         0.141     1.568 r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/Q
                         net (fo=1, routed)           0.112     1.680    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2_n_0
    SLICE_X34Y87         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/D
  -------------------------------------------------------------------    -------------------

                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.835     1.832    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X34Y87         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/C
                         clock pessimism             -0.392     1.440    
    SLICE_X34Y87         FDCE (Hold_fdce_C_D)         0.060     1.500    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.433%)  route 0.123ns (46.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.568     1.430    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y66          FDCE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDCE (Prop_fdce_C_Q)         0.141     1.571 r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/Q
                         net (fo=4, routed)           0.123     1.694    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[30]
    SLICE_X8Y65          FDCE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.838     1.835    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X8Y65          FDCE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/C
                         clock pessimism             -0.390     1.445    
    SLICE_X8Y65          FDCE (Hold_fdce_C_D)         0.063     1.508    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
                            (rising edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/D
                            (rising edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.128ns (71.030%)  route 0.052ns (28.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.831ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.564     1.426    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X35Y86         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDCE (Prop_fdce_C_Q)         0.128     1.554 r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/Q
                         net (fo=1, routed)           0.052     1.606    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9_n_0
    SLICE_X35Y86         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/D
  -------------------------------------------------------------------    -------------------

                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.834     1.831    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X35Y86         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/C
                         clock pessimism             -0.405     1.426    
    SLICE_X35Y86         FDCE (Hold_fdce_C_D)        -0.006     1.420    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/C
                            (rising edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/D
                            (rising edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.730%)  route 0.115ns (41.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.831ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.566     1.428    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X34Y88         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDCE (Prop_fdce_C_Q)         0.164     1.592 r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/Q
                         net (fo=1, routed)           0.115     1.707    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8_n_0
    SLICE_X35Y86         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/D
  -------------------------------------------------------------------    -------------------

                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.834     1.831    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X35Y86         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
                         clock pessimism             -0.390     1.441    
    SLICE_X35Y86         FDCE (Hold_fdce_C_D)         0.078     1.519    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.042%)  route 0.135ns (48.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.569     1.431    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X37Y98         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDCE (Prop_fdce_C_Q)         0.141     1.572 r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[15]/Q
                         net (fo=3, routed)           0.135     1.707    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample[15]
    SLICE_X37Y99         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.840     1.837    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X37Y99         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[15]/C
                         clock pessimism             -0.390     1.447    
    SLICE_X37Y99         FDCE (Hold_fdce_C_D)         0.070     1.517    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0  handgesture_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X32Y95   handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X33Y96   handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X40Y96   handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X36Y99   handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X36Y99   handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X36Y99   handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X36Y99   handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X36Y99   handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X36Y98   handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y91   handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y91   handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X34Y95   handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X34Y95   handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X34Y86   handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X34Y86   handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X34Y86   handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y90   handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y92   handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y90   handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y91   handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y91   handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X34Y95   handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X34Y95   handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y90   handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y92   handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y90   handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y90   handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y90   handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y91   handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       10.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.270ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.087ns  (required time - arrival time)
  Source:                 handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.335ns  (logic 0.964ns (18.068%)  route 4.371ns (81.932%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.043ns = ( 34.376 - 33.333 ) 
    Source Clock Delay      (SCD):    1.986ns = ( 18.652 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.986    18.652    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y94         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDCE (Prop_fdce_C_Q)         0.362    19.014 f  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.123    20.137    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[7]
    SLICE_X33Y94         LUT3 (Prop_lut3_I2_O)        0.152    20.289 f  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.452    20.741    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X33Y94         LUT4 (Prop_lut4_I0_O)        0.326    21.067 f  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.711    21.778    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X30Y93         LUT5 (Prop_lut5_I0_O)        0.124    21.902 r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           2.086    23.988    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X15Y68         FDCE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.043    34.376    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y68         FDCE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.032    34.408    
                         clock uncertainty           -0.035    34.372    
    SLICE_X15Y68         FDCE (Setup_fdce_C_CE)      -0.298    34.074    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.074    
                         arrival time                         -23.988    
  -------------------------------------------------------------------
                         slack                                 10.087    

Slack (MET) :             10.447ns  (required time - arrival time)
  Source:                 handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.140ns  (logic 0.964ns (18.756%)  route 4.176ns (81.244%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.208ns = ( 34.541 - 33.333 ) 
    Source Clock Delay      (SCD):    1.986ns = ( 18.652 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.986    18.652    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y94         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDCE (Prop_fdce_C_Q)         0.362    19.014 f  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.123    20.137    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[7]
    SLICE_X33Y94         LUT3 (Prop_lut3_I2_O)        0.152    20.289 f  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.452    20.741    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X33Y94         LUT4 (Prop_lut4_I0_O)        0.326    21.067 f  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.711    21.778    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X30Y93         LUT5 (Prop_lut5_I0_O)        0.124    21.902 r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.890    23.792    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X13Y65         FDCE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.208    34.541    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X13Y65         FDCE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.032    34.573    
                         clock uncertainty           -0.035    34.537    
    SLICE_X13Y65         FDCE (Setup_fdce_C_CE)      -0.298    34.239    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.239    
                         arrival time                         -23.792    
  -------------------------------------------------------------------
                         slack                                 10.447    

Slack (MET) :             10.640ns  (required time - arrival time)
  Source:                 handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.950ns  (logic 0.964ns (19.473%)  route 3.986ns (80.527%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.208ns = ( 34.541 - 33.333 ) 
    Source Clock Delay      (SCD):    1.986ns = ( 18.652 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.986    18.652    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y94         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDCE (Prop_fdce_C_Q)         0.362    19.014 f  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.123    20.137    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[7]
    SLICE_X33Y94         LUT3 (Prop_lut3_I2_O)        0.152    20.289 f  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.452    20.741    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X33Y94         LUT4 (Prop_lut4_I0_O)        0.326    21.067 f  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.711    21.778    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X30Y93         LUT5 (Prop_lut5_I0_O)        0.124    21.902 r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.701    23.603    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X12Y65         FDCE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.208    34.541    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X12Y65         FDCE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.032    34.573    
                         clock uncertainty           -0.035    34.537    
    SLICE_X12Y65         FDCE (Setup_fdce_C_CE)      -0.295    34.242    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.242    
                         arrival time                         -23.603    
  -------------------------------------------------------------------
                         slack                                 10.640    

Slack (MET) :             10.810ns  (required time - arrival time)
  Source:                 handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.061ns  (logic 0.964ns (19.049%)  route 4.097ns (80.951%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 34.824 - 33.333 ) 
    Source Clock Delay      (SCD):    1.986ns = ( 18.652 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.986    18.652    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y94         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDCE (Prop_fdce_C_Q)         0.362    19.014 f  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.123    20.137    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[7]
    SLICE_X33Y94         LUT3 (Prop_lut3_I2_O)        0.152    20.289 f  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.452    20.741    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X33Y94         LUT4 (Prop_lut4_I0_O)        0.326    21.067 f  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.711    21.778    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X30Y93         LUT5 (Prop_lut5_I0_O)        0.124    21.902 r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.811    23.713    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X13Y67         FDCE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.491    34.824    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X13Y67         FDCE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.032    34.856    
                         clock uncertainty           -0.035    34.821    
    SLICE_X13Y67         FDCE (Setup_fdce_C_CE)      -0.298    34.523    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.523    
                         arrival time                         -23.713    
  -------------------------------------------------------------------
                         slack                                 10.810    

Slack (MET) :             10.813ns  (required time - arrival time)
  Source:                 handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.061ns  (logic 0.964ns (19.049%)  route 4.097ns (80.951%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 34.824 - 33.333 ) 
    Source Clock Delay      (SCD):    1.986ns = ( 18.652 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.986    18.652    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y94         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDCE (Prop_fdce_C_Q)         0.362    19.014 f  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.123    20.137    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[7]
    SLICE_X33Y94         LUT3 (Prop_lut3_I2_O)        0.152    20.289 f  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.452    20.741    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X33Y94         LUT4 (Prop_lut4_I0_O)        0.326    21.067 f  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.711    21.778    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X30Y93         LUT5 (Prop_lut5_I0_O)        0.124    21.902 r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.811    23.713    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X12Y67         FDCE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.491    34.824    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X12Y67         FDCE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.032    34.856    
                         clock uncertainty           -0.035    34.821    
    SLICE_X12Y67         FDCE (Setup_fdce_C_CE)      -0.295    34.526    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.526    
                         arrival time                         -23.713    
  -------------------------------------------------------------------
                         slack                                 10.813    

Slack (MET) :             10.813ns  (required time - arrival time)
  Source:                 handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.061ns  (logic 0.964ns (19.049%)  route 4.097ns (80.951%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 34.824 - 33.333 ) 
    Source Clock Delay      (SCD):    1.986ns = ( 18.652 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.986    18.652    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y94         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDCE (Prop_fdce_C_Q)         0.362    19.014 f  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.123    20.137    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[7]
    SLICE_X33Y94         LUT3 (Prop_lut3_I2_O)        0.152    20.289 f  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.452    20.741    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X33Y94         LUT4 (Prop_lut4_I0_O)        0.326    21.067 f  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.711    21.778    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X30Y93         LUT5 (Prop_lut5_I0_O)        0.124    21.902 r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.811    23.713    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X12Y67         FDCE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.491    34.824    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X12Y67         FDCE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.032    34.856    
                         clock uncertainty           -0.035    34.821    
    SLICE_X12Y67         FDCE (Setup_fdce_C_CE)      -0.295    34.526    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         34.526    
                         arrival time                         -23.713    
  -------------------------------------------------------------------
                         slack                                 10.813    

Slack (MET) :             10.813ns  (required time - arrival time)
  Source:                 handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.061ns  (logic 0.964ns (19.049%)  route 4.097ns (80.951%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 34.824 - 33.333 ) 
    Source Clock Delay      (SCD):    1.986ns = ( 18.652 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.986    18.652    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y94         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDCE (Prop_fdce_C_Q)         0.362    19.014 f  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.123    20.137    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[7]
    SLICE_X33Y94         LUT3 (Prop_lut3_I2_O)        0.152    20.289 f  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.452    20.741    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X33Y94         LUT4 (Prop_lut4_I0_O)        0.326    21.067 f  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.711    21.778    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X30Y93         LUT5 (Prop_lut5_I0_O)        0.124    21.902 r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.811    23.713    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X12Y67         FDCE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.491    34.824    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X12Y67         FDCE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.032    34.856    
                         clock uncertainty           -0.035    34.821    
    SLICE_X12Y67         FDCE (Setup_fdce_C_CE)      -0.295    34.526    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         34.526    
                         arrival time                         -23.713    
  -------------------------------------------------------------------
                         slack                                 10.813    

Slack (MET) :             10.813ns  (required time - arrival time)
  Source:                 handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.061ns  (logic 0.964ns (19.049%)  route 4.097ns (80.951%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 34.824 - 33.333 ) 
    Source Clock Delay      (SCD):    1.986ns = ( 18.652 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.986    18.652    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y94         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDCE (Prop_fdce_C_Q)         0.362    19.014 f  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.123    20.137    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[7]
    SLICE_X33Y94         LUT3 (Prop_lut3_I2_O)        0.152    20.289 f  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.452    20.741    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X33Y94         LUT4 (Prop_lut4_I0_O)        0.326    21.067 f  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.711    21.778    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X30Y93         LUT5 (Prop_lut5_I0_O)        0.124    21.902 r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.811    23.713    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X12Y67         FDCE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.491    34.824    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X12Y67         FDCE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.032    34.856    
                         clock uncertainty           -0.035    34.821    
    SLICE_X12Y67         FDCE (Setup_fdce_C_CE)      -0.295    34.526    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         34.526    
                         arrival time                         -23.713    
  -------------------------------------------------------------------
                         slack                                 10.813    

Slack (MET) :             10.813ns  (required time - arrival time)
  Source:                 handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.061ns  (logic 0.964ns (19.049%)  route 4.097ns (80.951%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 34.824 - 33.333 ) 
    Source Clock Delay      (SCD):    1.986ns = ( 18.652 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.986    18.652    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y94         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDCE (Prop_fdce_C_Q)         0.362    19.014 f  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.123    20.137    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[7]
    SLICE_X33Y94         LUT3 (Prop_lut3_I2_O)        0.152    20.289 f  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.452    20.741    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X33Y94         LUT4 (Prop_lut4_I0_O)        0.326    21.067 f  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.711    21.778    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X30Y93         LUT5 (Prop_lut5_I0_O)        0.124    21.902 r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.811    23.713    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X12Y67         FDCE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.491    34.824    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X12Y67         FDCE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.032    34.856    
                         clock uncertainty           -0.035    34.821    
    SLICE_X12Y67         FDCE (Setup_fdce_C_CE)      -0.295    34.526    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         34.526    
                         arrival time                         -23.713    
  -------------------------------------------------------------------
                         slack                                 10.813    

Slack (MET) :             11.109ns  (required time - arrival time)
  Source:                 handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.701ns  (logic 0.962ns (20.464%)  route 3.739ns (79.535%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.184ns = ( 34.517 - 33.333 ) 
    Source Clock Delay      (SCD):    1.743ns = ( 18.409 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.743    18.409    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y94         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDCE (Prop_fdce_C_Q)         0.303    18.712 r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=14, routed)          1.003    19.715    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[1]
    SLICE_X33Y94         LUT3 (Prop_lut3_I2_O)        0.327    20.042 r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=8, routed)           1.347    21.390    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X30Y93         LUT5 (Prop_lut5_I2_O)        0.332    21.722 r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           1.388    23.110    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X14Y66         FDCE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.184    34.517    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y66         FDCE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.032    34.549    
                         clock uncertainty           -0.035    34.514    
    SLICE_X14Y66         FDCE (Setup_fdce_C_CE)      -0.295    34.219    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.219    
                         arrival time                         -23.110    
  -------------------------------------------------------------------
                         slack                                 11.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.157ns (48.263%)  route 0.168ns (51.737%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.754ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.754     0.754    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y95         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDCE (Prop_fdce_C_Q)         0.112     0.866 r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.168     1.035    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.045     1.080 r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.080    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X33Y95         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.877     0.877    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y95         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.123     0.754    
    SLICE_X33Y95         FDCE (Hold_fdce_C_D)         0.055     0.809    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.163ns (48.182%)  route 0.175ns (51.818%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    0.167ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.042     1.042    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y96         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDCE (Prop_fdce_C_Q)         0.118     1.160 r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.175     1.336    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X34Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.381 r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.381    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X34Y96         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.209     1.209    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y96         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.167     1.042    
    SLICE_X34Y96         FDCE (Hold_fdce_C_D)         0.063     1.105    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.197ns (39.762%)  route 0.298ns (60.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.754ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.754     0.754    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y95         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDCE (Prop_fdce_C_Q)         0.099     0.853 r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.298     1.152    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.098     1.250 r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.250    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X33Y95         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.877     0.877    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y95         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.123     0.754    
    SLICE_X33Y95         FDCE (Hold_fdce_C_D)         0.071     0.825    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.560ns  (logic 0.157ns (28.057%)  route 0.403ns (71.943%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns = ( 17.621 - 16.667 ) 
    Source Clock Delay      (SCD):    0.732ns = ( 17.399 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.732    17.399    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X35Y93         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDCE (Prop_fdce_C_Q)         0.112    17.511 f  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.164    17.675    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X35Y94         LUT5 (Prop_lut5_I4_O)        0.045    17.720 r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.238    17.958    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X34Y94         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.955    17.621    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y94         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.072    17.549    
    SLICE_X34Y94         FDCE (Hold_fdce_C_CE)       -0.073    17.476    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.476    
                         arrival time                          17.958    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.560ns  (logic 0.157ns (28.057%)  route 0.403ns (71.943%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns = ( 17.621 - 16.667 ) 
    Source Clock Delay      (SCD):    0.732ns = ( 17.399 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.732    17.399    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X35Y93         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDCE (Prop_fdce_C_Q)         0.112    17.511 f  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.164    17.675    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X35Y94         LUT5 (Prop_lut5_I4_O)        0.045    17.720 r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.238    17.958    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X34Y94         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.955    17.621    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y94         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.072    17.549    
    SLICE_X34Y94         FDCE (Hold_fdce_C_CE)       -0.073    17.476    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.476    
                         arrival time                          17.958    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.550ns  (logic 0.157ns (28.558%)  route 0.393ns (71.442%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns = ( 17.514 - 16.667 ) 
    Source Clock Delay      (SCD):    0.732ns = ( 17.399 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.732    17.399    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X35Y93         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDCE (Prop_fdce_C_Q)         0.112    17.511 f  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.164    17.675    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X35Y94         LUT5 (Prop_lut5_I4_O)        0.045    17.720 r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.228    17.949    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X36Y94         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.848    17.514    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y94         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.080    17.434    
    SLICE_X36Y94         FDCE (Hold_fdce_C_CE)       -0.075    17.359    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.359    
                         arrival time                          17.949    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.550ns  (logic 0.157ns (28.558%)  route 0.393ns (71.442%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns = ( 17.514 - 16.667 ) 
    Source Clock Delay      (SCD):    0.732ns = ( 17.399 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.732    17.399    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X35Y93         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDCE (Prop_fdce_C_Q)         0.112    17.511 f  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.164    17.675    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X35Y94         LUT5 (Prop_lut5_I4_O)        0.045    17.720 r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.228    17.949    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X36Y94         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.848    17.514    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y94         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.080    17.434    
    SLICE_X36Y94         FDCE (Hold_fdce_C_CE)       -0.075    17.359    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.359    
                         arrival time                          17.949    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.550ns  (logic 0.157ns (28.558%)  route 0.393ns (71.442%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns = ( 17.514 - 16.667 ) 
    Source Clock Delay      (SCD):    0.732ns = ( 17.399 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.732    17.399    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X35Y93         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDCE (Prop_fdce_C_Q)         0.112    17.511 f  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.164    17.675    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X35Y94         LUT5 (Prop_lut5_I4_O)        0.045    17.720 r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.228    17.949    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X36Y94         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.848    17.514    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y94         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.080    17.434    
    SLICE_X36Y94         FDCE (Hold_fdce_C_CE)       -0.075    17.359    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.359    
                         arrival time                          17.949    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.550ns  (logic 0.157ns (28.558%)  route 0.393ns (71.442%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns = ( 17.514 - 16.667 ) 
    Source Clock Delay      (SCD):    0.732ns = ( 17.399 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.732    17.399    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X35Y93         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDCE (Prop_fdce_C_Q)         0.112    17.511 f  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.164    17.675    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X35Y94         LUT5 (Prop_lut5_I4_O)        0.045    17.720 r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.228    17.949    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X36Y94         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.848    17.514    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y94         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.080    17.434    
    SLICE_X36Y94         FDCE (Hold_fdce_C_CE)       -0.075    17.359    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.359    
                         arrival time                          17.949    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.550ns  (logic 0.157ns (28.558%)  route 0.393ns (71.442%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns = ( 17.514 - 16.667 ) 
    Source Clock Delay      (SCD):    0.732ns = ( 17.399 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.732    17.399    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X35Y93         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDCE (Prop_fdce_C_Q)         0.112    17.511 f  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.164    17.675    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X35Y94         LUT5 (Prop_lut5_I4_O)        0.045    17.720 r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.228    17.949    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X36Y94         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.848    17.514    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y94         FDCE                                         r  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.080    17.434    
    SLICE_X36Y94         FDCE (Hold_fdce_C_CE)       -0.075    17.359    handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.359    
                         arrival time                          17.949    
  -------------------------------------------------------------------
                         slack                                  0.589    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { handgesture_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X33Y95  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X34Y96  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X32Y94  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X34Y94  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X36Y94  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X36Y94  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X34Y94  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X36Y94  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X36Y94  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X36Y94  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y93  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y93  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y93  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y93  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y93  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y93  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y93  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y93  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X15Y68  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X12Y67  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y94  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y94  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y93  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y93  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y93  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y93  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y93  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y93  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y93  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y93  handgesture_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_handgesture_mb_clk_wiz_1_0_1
  To Clock:  clk_out1_handgesture_mb_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.726ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg12_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@10.000ns - clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.128ns  (logic 4.343ns (47.577%)  route 4.785ns (52.423%))
  Logic Levels:           11  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.633    -0.907    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/s00_axi_aclk
    SLICE_X51Y97         FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg12_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.419    -0.488 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg12_reg[3]/Q
                         net (fo=3, routed)           0.890     0.402    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg12[3]
    SLICE_X52Y100        LUT3 (Prop_lut3_I2_O)        0.324     0.726 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_129/O
                         net (fo=2, routed)           0.619     1.345    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_129_n_0
    SLICE_X52Y101        LUT4 (Prop_lut4_I3_O)        0.332     1.677 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_133/O
                         net (fo=1, routed)           0.000     1.677    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_133_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.209 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000     2.209    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_87_n_0
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.448 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_85/O[2]
                         net (fo=2, routed)           0.820     3.268    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_85_n_5
    SLICE_X48Y102        LUT3 (Prop_lut3_I2_O)        0.331     3.599 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_66/O
                         net (fo=2, routed)           0.690     4.289    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_66_n_0
    SLICE_X48Y102        LUT4 (Prop_lut4_I3_O)        0.327     4.616 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_70/O
                         net (fo=1, routed)           0.000     4.616    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_70_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.017 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.017    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_16_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.240 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_10/O[0]
                         net (fo=2, routed)           0.696     5.936    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_10_n_7
    SLICE_X43Y101        LUT3 (Prop_lut3_I1_O)        0.293     6.229 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_17__1/O
                         net (fo=2, routed)           0.452     6.681    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_17__1_n_0
    SLICE_X43Y101        LUT5 (Prop_lut5_I4_O)        0.326     7.007 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_3__1/O
                         net (fo=2, routed)           0.619     7.626    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_3__1_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     8.222 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.222    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/p_1_in0
    SLICE_X45Y100        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.500     8.479    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/s00_axi_aclk
    SLICE_X45Y100        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]/C
                         clock pessimism              0.480     8.960    
                         clock uncertainty           -0.074     8.886    
    SLICE_X45Y100        FDRE (Setup_fdre_C_D)        0.062     8.948    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]
  -------------------------------------------------------------------
                         required time                          8.948    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg12_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@10.000ns - clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.069ns  (logic 4.284ns (47.236%)  route 4.785ns (52.764%))
  Logic Levels:           11  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.633    -0.907    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/s00_axi_aclk
    SLICE_X51Y97         FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg12_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.419    -0.488 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg12_reg[3]/Q
                         net (fo=3, routed)           0.890     0.402    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg12[3]
    SLICE_X52Y100        LUT3 (Prop_lut3_I2_O)        0.324     0.726 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_129/O
                         net (fo=2, routed)           0.619     1.345    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_129_n_0
    SLICE_X52Y101        LUT4 (Prop_lut4_I3_O)        0.332     1.677 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_133/O
                         net (fo=1, routed)           0.000     1.677    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_133_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.209 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000     2.209    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_87_n_0
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.448 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_85/O[2]
                         net (fo=2, routed)           0.820     3.268    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_85_n_5
    SLICE_X48Y102        LUT3 (Prop_lut3_I2_O)        0.331     3.599 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_66/O
                         net (fo=2, routed)           0.690     4.289    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_66_n_0
    SLICE_X48Y102        LUT4 (Prop_lut4_I3_O)        0.327     4.616 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_70/O
                         net (fo=1, routed)           0.000     4.616    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_70_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.017 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.017    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_16_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.240 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_10/O[0]
                         net (fo=2, routed)           0.696     5.936    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_10_n_7
    SLICE_X43Y101        LUT3 (Prop_lut3_I1_O)        0.293     6.229 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_17__1/O
                         net (fo=2, routed)           0.452     6.681    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_17__1_n_0
    SLICE_X43Y101        LUT5 (Prop_lut5_I4_O)        0.326     7.007 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_3__1/O
                         net (fo=2, routed)           0.619     7.626    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_3__1_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.163 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.163    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_1_n_5
    SLICE_X45Y100        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.500     8.479    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/s00_axi_aclk
    SLICE_X45Y100        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[10]/C
                         clock pessimism              0.480     8.960    
                         clock uncertainty           -0.074     8.886    
    SLICE_X45Y100        FDRE (Setup_fdre_C_D)        0.062     8.948    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[10]
  -------------------------------------------------------------------
                         required time                          8.948    
                         arrival time                          -8.163    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/intermediate_reg15_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@10.000ns - clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.158ns  (logic 4.242ns (46.322%)  route 4.916ns (53.678%))
  Logic Levels:           12  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.608    -0.932    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/s00_axi_aclk
    SLICE_X33Y122        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/intermediate_reg15_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y122        FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/intermediate_reg15_reg[6]/Q
                         net (fo=3, routed)           0.963     0.487    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/intermediate_reg15[6]
    SLICE_X33Y119        LUT3 (Prop_lut3_I2_O)        0.154     0.641 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_118/O
                         net (fo=2, routed)           0.690     1.331    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_118_n_0
    SLICE_X33Y119        LUT4 (Prop_lut4_I3_O)        0.327     1.658 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_122/O
                         net (fo=1, routed)           0.000     1.658    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_122_n_0
    SLICE_X33Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.059 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000     2.059    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_86_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.298 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_84/O[2]
                         net (fo=2, routed)           0.797     3.095    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_84_n_5
    SLICE_X36Y119        LUT3 (Prop_lut3_I1_O)        0.331     3.426 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_66/O
                         net (fo=2, routed)           0.648     4.074    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_66_n_0
    SLICE_X36Y119        LUT4 (Prop_lut4_I3_O)        0.327     4.401 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_70/O
                         net (fo=1, routed)           0.000     4.401    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_70_n_0
    SLICE_X36Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.802    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_16_n_0
    SLICE_X36Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.025 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_10/O[0]
                         net (fo=2, routed)           0.735     5.760    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_10_n_7
    SLICE_X49Y122        LUT3 (Prop_lut3_I1_O)        0.293     6.053 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_17__0/O
                         net (fo=2, routed)           0.582     6.635    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_17__0_n_0
    SLICE_X45Y123        LUT5 (Prop_lut5_I4_O)        0.326     6.961 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_3__0/O
                         net (fo=2, routed)           0.501     7.461    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_3__0_n_0
    SLICE_X44Y121        LUT6 (Prop_lut6_I0_O)        0.124     7.585 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_7/O
                         net (fo=1, routed)           0.000     7.585    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_7_n_0
    SLICE_X44Y121        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.225 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.225    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/p_1_in0
    SLICE_X44Y121        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.487     8.466    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/s00_axi_aclk
    SLICE_X44Y121        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]/C
                         clock pessimism              0.560     9.026    
                         clock uncertainty           -0.074     8.952    
    SLICE_X44Y121        FDRE (Setup_fdre_C_D)        0.062     9.014    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]
  -------------------------------------------------------------------
                         required time                          9.014    
                         arrival time                          -8.225    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/intermediate_reg15_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@10.000ns - clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.098ns  (logic 4.182ns (45.968%)  route 4.916ns (54.032%))
  Logic Levels:           12  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.608    -0.932    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/s00_axi_aclk
    SLICE_X33Y122        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/intermediate_reg15_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y122        FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/intermediate_reg15_reg[6]/Q
                         net (fo=3, routed)           0.963     0.487    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/intermediate_reg15[6]
    SLICE_X33Y119        LUT3 (Prop_lut3_I2_O)        0.154     0.641 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_118/O
                         net (fo=2, routed)           0.690     1.331    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_118_n_0
    SLICE_X33Y119        LUT4 (Prop_lut4_I3_O)        0.327     1.658 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_122/O
                         net (fo=1, routed)           0.000     1.658    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_122_n_0
    SLICE_X33Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.059 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000     2.059    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_86_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.298 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_84/O[2]
                         net (fo=2, routed)           0.797     3.095    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_84_n_5
    SLICE_X36Y119        LUT3 (Prop_lut3_I1_O)        0.331     3.426 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_66/O
                         net (fo=2, routed)           0.648     4.074    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_66_n_0
    SLICE_X36Y119        LUT4 (Prop_lut4_I3_O)        0.327     4.401 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_70/O
                         net (fo=1, routed)           0.000     4.401    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_70_n_0
    SLICE_X36Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.802    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_16_n_0
    SLICE_X36Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.025 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_10/O[0]
                         net (fo=2, routed)           0.735     5.760    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_10_n_7
    SLICE_X49Y122        LUT3 (Prop_lut3_I1_O)        0.293     6.053 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_17__0/O
                         net (fo=2, routed)           0.582     6.635    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_17__0_n_0
    SLICE_X45Y123        LUT5 (Prop_lut5_I4_O)        0.326     6.961 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_3__0/O
                         net (fo=2, routed)           0.501     7.461    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_3__0_n_0
    SLICE_X44Y121        LUT6 (Prop_lut6_I0_O)        0.124     7.585 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_7/O
                         net (fo=1, routed)           0.000     7.585    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_7_n_0
    SLICE_X44Y121        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.165 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.165    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_1_n_5
    SLICE_X44Y121        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.487     8.466    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/s00_axi_aclk
    SLICE_X44Y121        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[10]/C
                         clock pessimism              0.560     9.026    
                         clock uncertainty           -0.074     8.952    
    SLICE_X44Y121        FDRE (Setup_fdre_C_D)        0.062     9.014    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[10]
  -------------------------------------------------------------------
                         required time                          9.014    
                         arrival time                          -8.165    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@10.000ns - clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.073ns  (logic 4.415ns (48.658%)  route 4.658ns (51.342%))
  Logic Levels:           13  (CARRY4=6 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.617    -0.923    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/s00_axi_aclk
    SLICE_X51Y101        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg1_reg[2]/Q
                         net (fo=3, routed)           0.829     0.361    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg1[2]
    SLICE_X49Y100        LUT3 (Prop_lut3_I1_O)        0.154     0.515 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_59/O
                         net (fo=2, routed)           0.690     1.205    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_59_n_0
    SLICE_X49Y100        LUT4 (Prop_lut4_I3_O)        0.327     1.532 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_62/O
                         net (fo=1, routed)           0.000     1.532    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_62_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.933 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.933    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_51_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.156 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_86/O[0]
                         net (fo=2, routed)           0.828     2.984    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_86_n_7
    SLICE_X50Y101        LUT3 (Prop_lut3_I1_O)        0.299     3.283 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_36/O
                         net (fo=2, routed)           0.721     4.004    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_36_n_0
    SLICE_X48Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.128 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_40/O
                         net (fo=1, routed)           0.000     4.128    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_40_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.678 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.678    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_14_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.900 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_16/O[0]
                         net (fo=2, routed)           0.787     5.687    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_16_n_7
    SLICE_X44Y99         LUT3 (Prop_lut3_I1_O)        0.325     6.012 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_15__1/O
                         net (fo=2, routed)           0.452     6.464    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_15__1_n_0
    SLICE_X44Y99         LUT5 (Prop_lut5_I4_O)        0.326     6.790 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_4__1/O
                         net (fo=2, routed)           0.351     7.142    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_4__1_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I0_O)        0.124     7.266 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_8/O
                         net (fo=1, routed)           0.000     7.266    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_8_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.816 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.816    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_1_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.150 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.150    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_1_n_6
    SLICE_X45Y100        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.500     8.479    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/s00_axi_aclk
    SLICE_X45Y100        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[9]/C
                         clock pessimism              0.560     9.039    
                         clock uncertainty           -0.074     8.965    
    SLICE_X45Y100        FDRE (Setup_fdre_C_D)        0.062     9.027    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[9]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.988ns  (required time - arrival time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@10.000ns - clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.962ns  (logic 4.304ns (48.022%)  route 4.658ns (51.978%))
  Logic Levels:           13  (CARRY4=6 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.617    -0.923    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/s00_axi_aclk
    SLICE_X51Y101        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg1_reg[2]/Q
                         net (fo=3, routed)           0.829     0.361    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg1[2]
    SLICE_X49Y100        LUT3 (Prop_lut3_I1_O)        0.154     0.515 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_59/O
                         net (fo=2, routed)           0.690     1.205    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_59_n_0
    SLICE_X49Y100        LUT4 (Prop_lut4_I3_O)        0.327     1.532 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_62/O
                         net (fo=1, routed)           0.000     1.532    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_62_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.933 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.933    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_51_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.156 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_86/O[0]
                         net (fo=2, routed)           0.828     2.984    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_86_n_7
    SLICE_X50Y101        LUT3 (Prop_lut3_I1_O)        0.299     3.283 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_36/O
                         net (fo=2, routed)           0.721     4.004    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_36_n_0
    SLICE_X48Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.128 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_40/O
                         net (fo=1, routed)           0.000     4.128    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_40_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.678 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.678    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_14_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.900 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_16/O[0]
                         net (fo=2, routed)           0.787     5.687    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_16_n_7
    SLICE_X44Y99         LUT3 (Prop_lut3_I1_O)        0.325     6.012 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_15__1/O
                         net (fo=2, routed)           0.452     6.464    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_15__1_n_0
    SLICE_X44Y99         LUT5 (Prop_lut5_I4_O)        0.326     6.790 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_4__1/O
                         net (fo=2, routed)           0.351     7.142    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_4__1_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I0_O)        0.124     7.266 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_8/O
                         net (fo=1, routed)           0.000     7.266    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_8_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.816 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.816    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_1_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.039 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.039    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_1_n_7
    SLICE_X45Y100        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.500     8.479    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/s00_axi_aclk
    SLICE_X45Y100        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[8]/C
                         clock pessimism              0.560     9.039    
                         clock uncertainty           -0.074     8.965    
    SLICE_X45Y100        FDRE (Setup_fdre_C_D)        0.062     9.027    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[8]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -8.039    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/intermediate_reg12_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@10.000ns - clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.946ns  (logic 3.877ns (43.338%)  route 5.069ns (56.662%))
  Logic Levels:           12  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.625    -0.915    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/s00_axi_aclk
    SLICE_X36Y102        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/intermediate_reg12_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/intermediate_reg12_reg[2]/Q
                         net (fo=3, routed)           0.942     0.483    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/intermediate_reg12[2]
    SLICE_X36Y106        LUT3 (Prop_lut3_I2_O)        0.153     0.636 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_52/O
                         net (fo=2, routed)           0.648     1.284    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_52_n_0
    SLICE_X36Y106        LUT4 (Prop_lut4_I3_O)        0.327     1.611 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_55/O
                         net (fo=1, routed)           0.000     1.611    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_55_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     1.859 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[7]_i_50/O[3]
                         net (fo=2, routed)           0.792     2.652    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[7]_i_50_n_4
    SLICE_X34Y106        LUT3 (Prop_lut3_I1_O)        0.331     2.983 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_37/O
                         net (fo=2, routed)           0.616     3.599    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_37_n_0
    SLICE_X34Y107        LUT4 (Prop_lut4_I3_O)        0.355     3.954 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_41/O
                         net (fo=1, routed)           0.000     3.954    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_41_n_0
    SLICE_X34Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.467 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.467    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[7]_i_14_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.686 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_16/O[0]
                         net (fo=2, routed)           0.896     5.581    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_16_n_7
    SLICE_X29Y104        LUT3 (Prop_lut3_I2_O)        0.295     5.876 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_11/O
                         net (fo=2, routed)           0.595     6.471    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_11_n_0
    SLICE_X28Y104        LUT5 (Prop_lut5_I3_O)        0.124     6.595 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_3/O
                         net (fo=2, routed)           0.579     7.175    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_3_n_0
    SLICE_X31Y104        LUT6 (Prop_lut6_I0_O)        0.124     7.299 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_7/O
                         net (fo=1, routed)           0.000     7.299    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_7_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.697 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.697    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[7]_i_1_n_0
    SLICE_X31Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.031 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.031    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_1_n_6
    SLICE_X31Y105        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.504     8.483    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/s00_axi_aclk
    SLICE_X31Y105        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[9]/C
                         clock pessimism              0.560     9.043    
                         clock uncertainty           -0.074     8.969    
    SLICE_X31Y105        FDRE (Setup_fdre_C_D)        0.062     9.031    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[9]
  -------------------------------------------------------------------
                         required time                          9.031    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.004ns  (required time - arrival time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/intermediate_reg13_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@10.000ns - clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.945ns  (logic 4.275ns (47.791%)  route 4.670ns (52.209%))
  Logic Levels:           12  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.622    -0.918    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/s00_axi_aclk
    SLICE_X38Y107        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/intermediate_reg13_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.400 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/intermediate_reg13_reg[6]/Q
                         net (fo=3, routed)           1.023     0.623    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/intermediate_reg13[6]
    SLICE_X36Y107        LUT3 (Prop_lut3_I0_O)        0.154     0.777 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_126/O
                         net (fo=2, routed)           0.690     1.467    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_126_n_0
    SLICE_X36Y107        LUT4 (Prop_lut4_I3_O)        0.327     1.794 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_130/O
                         net (fo=1, routed)           0.000     1.794    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_130_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.195 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000     2.195    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_87_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.434 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_85/O[2]
                         net (fo=2, routed)           0.653     3.087    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_85_n_5
    SLICE_X34Y108        LUT3 (Prop_lut3_I2_O)        0.331     3.418 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_66/O
                         net (fo=2, routed)           0.708     4.125    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_66_n_0
    SLICE_X34Y108        LUT4 (Prop_lut4_I3_O)        0.331     4.456 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_70/O
                         net (fo=1, routed)           0.000     4.456    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_70_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.832 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.832    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_16_n_0
    SLICE_X34Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.051 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_10/O[0]
                         net (fo=2, routed)           0.699     5.751    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_10_n_7
    SLICE_X31Y106        LUT3 (Prop_lut3_I1_O)        0.289     6.040 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_17/O
                         net (fo=2, routed)           0.452     6.492    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_17_n_0
    SLICE_X31Y106        LUT5 (Prop_lut5_I4_O)        0.326     6.818 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_3/O
                         net (fo=2, routed)           0.445     7.263    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_3_n_0
    SLICE_X31Y105        LUT6 (Prop_lut6_I0_O)        0.124     7.387 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_7/O
                         net (fo=1, routed)           0.000     7.387    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_7_n_0
    SLICE_X31Y105        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.027 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.027    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/p_1_in0
    SLICE_X31Y105        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.504     8.483    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/s00_axi_aclk
    SLICE_X31Y105        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]/C
                         clock pessimism              0.560     9.043    
                         clock uncertainty           -0.074     8.969    
    SLICE_X31Y105        FDRE (Setup_fdre_C_D)        0.062     9.031    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]
  -------------------------------------------------------------------
                         required time                          9.031    
                         arrival time                          -8.027    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@10.000ns - clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.829ns  (logic 4.171ns (47.243%)  route 4.658ns (52.757%))
  Logic Levels:           12  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.617    -0.923    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/s00_axi_aclk
    SLICE_X51Y101        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg1_reg[2]/Q
                         net (fo=3, routed)           0.829     0.361    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg1[2]
    SLICE_X49Y100        LUT3 (Prop_lut3_I1_O)        0.154     0.515 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_59/O
                         net (fo=2, routed)           0.690     1.205    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_59_n_0
    SLICE_X49Y100        LUT4 (Prop_lut4_I3_O)        0.327     1.532 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_62/O
                         net (fo=1, routed)           0.000     1.532    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_62_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.933 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.933    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_51_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.156 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_86/O[0]
                         net (fo=2, routed)           0.828     2.984    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_86_n_7
    SLICE_X50Y101        LUT3 (Prop_lut3_I1_O)        0.299     3.283 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_36/O
                         net (fo=2, routed)           0.721     4.004    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_36_n_0
    SLICE_X48Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.128 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_40/O
                         net (fo=1, routed)           0.000     4.128    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_40_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.678 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.678    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_14_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.900 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_16/O[0]
                         net (fo=2, routed)           0.787     5.687    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_16_n_7
    SLICE_X44Y99         LUT3 (Prop_lut3_I1_O)        0.325     6.012 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_15__1/O
                         net (fo=2, routed)           0.452     6.464    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_15__1_n_0
    SLICE_X44Y99         LUT5 (Prop_lut5_I4_O)        0.326     6.790 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_4__1/O
                         net (fo=2, routed)           0.351     7.142    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_4__1_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I0_O)        0.124     7.266 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_8/O
                         net (fo=1, routed)           0.000     7.266    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_8_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.906 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.906    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_1_n_4
    SLICE_X45Y99         FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.516     8.496    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/s00_axi_aclk
    SLICE_X45Y99         FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]/C
                         clock pessimism              0.480     8.976    
                         clock uncertainty           -0.074     8.903    
    SLICE_X45Y99         FDRE (Setup_fdre_C_D)        0.062     8.965    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/intermediate_reg13_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@10.000ns - clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.885ns  (logic 4.215ns (47.438%)  route 4.670ns (52.562%))
  Logic Levels:           12  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.622    -0.918    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/s00_axi_aclk
    SLICE_X38Y107        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/intermediate_reg13_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.400 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/intermediate_reg13_reg[6]/Q
                         net (fo=3, routed)           1.023     0.623    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/intermediate_reg13[6]
    SLICE_X36Y107        LUT3 (Prop_lut3_I0_O)        0.154     0.777 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_126/O
                         net (fo=2, routed)           0.690     1.467    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_126_n_0
    SLICE_X36Y107        LUT4 (Prop_lut4_I3_O)        0.327     1.794 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_130/O
                         net (fo=1, routed)           0.000     1.794    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_130_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.195 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000     2.195    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_87_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.434 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_85/O[2]
                         net (fo=2, routed)           0.653     3.087    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_85_n_5
    SLICE_X34Y108        LUT3 (Prop_lut3_I2_O)        0.331     3.418 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_66/O
                         net (fo=2, routed)           0.708     4.125    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_66_n_0
    SLICE_X34Y108        LUT4 (Prop_lut4_I3_O)        0.331     4.456 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_70/O
                         net (fo=1, routed)           0.000     4.456    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_70_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.832 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.832    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_16_n_0
    SLICE_X34Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.051 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_10/O[0]
                         net (fo=2, routed)           0.699     5.751    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_10_n_7
    SLICE_X31Y106        LUT3 (Prop_lut3_I1_O)        0.289     6.040 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_17/O
                         net (fo=2, routed)           0.452     6.492    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_17_n_0
    SLICE_X31Y106        LUT5 (Prop_lut5_I4_O)        0.326     6.818 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_3/O
                         net (fo=2, routed)           0.445     7.263    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_3_n_0
    SLICE_X31Y105        LUT6 (Prop_lut6_I0_O)        0.124     7.387 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_7/O
                         net (fo=1, routed)           0.000     7.387    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_7_n_0
    SLICE_X31Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.967 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.967    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_1_n_5
    SLICE_X31Y105        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.504     8.483    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/s00_axi_aclk
    SLICE_X31Y105        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[10]/C
                         clock pessimism              0.560     9.043    
                         clock uncertainty           -0.074     8.969    
    SLICE_X31Y105        FDRE (Setup_fdre_C_D)        0.062     9.031    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[10]
  -------------------------------------------------------------------
                         required time                          9.031    
                         arrival time                          -7.967    
  -------------------------------------------------------------------
                         slack                                  1.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns - clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.565    -0.599    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst/Clk
    SLICE_X15Y71         FDRE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst/Using_FPGA.Native/Q
                         net (fo=1, routed)           0.054    -0.404    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst/Using_FPGA.Native_n_0
    SLICE_X14Y71         LUT2 (Prop_lut2_I1_O)        0.045    -0.359 r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst/wb_exception_kind_i[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.359    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_kind[31]
    SLICE_X14Y71         FDRE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.834    -0.839    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X14Y71         FDRE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X14Y71         FDRE (Hold_fdre_C_D)         0.121    -0.465    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 handgesture_mb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/ACK_EN_SYNC_ON_AXI_CLK_GEN.NO_CASCADE_MASTER.second_ack_sync_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/FSM_sequential_IRQ_LEVEL_GEN.IRQ_LEVEL_FAST_ON_AXI_CLK_GEN.current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns - clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.575    -0.589    handgesture_mb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X9Y94          FDRE                                         r  handgesture_mb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/ACK_EN_SYNC_ON_AXI_CLK_GEN.NO_CASCADE_MASTER.second_ack_sync_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  handgesture_mb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/ACK_EN_SYNC_ON_AXI_CLK_GEN.NO_CASCADE_MASTER.second_ack_sync_d2_reg/Q
                         net (fo=1, routed)           0.054    -0.394    handgesture_mb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/second_ack_sync_d2
    SLICE_X8Y94          LUT5 (Prop_lut5_I2_O)        0.045    -0.349 r  handgesture_mb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/FSM_sequential_IRQ_LEVEL_GEN.IRQ_LEVEL_FAST_ON_AXI_CLK_GEN.current_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.349    handgesture_mb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/FSM_sequential_IRQ_LEVEL_GEN.IRQ_LEVEL_FAST_ON_AXI_CLK_GEN.current_state[1]_i_1_n_0
    SLICE_X8Y94          FDRE                                         r  handgesture_mb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/FSM_sequential_IRQ_LEVEL_GEN.IRQ_LEVEL_FAST_ON_AXI_CLK_GEN.current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.846    -0.827    handgesture_mb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X8Y94          FDRE                                         r  handgesture_mb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/FSM_sequential_IRQ_LEVEL_GEN.IRQ_LEVEL_FAST_ON_AXI_CLK_GEN.current_state_reg[1]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.121    -0.455    handgesture_mb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/FSM_sequential_IRQ_LEVEL_GEN.IRQ_LEVEL_FAST_ON_AXI_CLK_GEN.current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[4].x_reg[5][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].x_reg[6][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns - clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.251ns (52.140%)  route 0.230ns (47.860%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.558    -0.606    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/s00_axi_aclk
    SLICE_X55Y103        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[4].x_reg[5][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[4].x_reg[5][9]/Q
                         net (fo=3, routed)           0.230    -0.235    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[4].x_reg[5]_87[9]
    SLICE_X51Y108        LUT3 (Prop_lut3_I0_O)        0.045    -0.190 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].x[6][11]_i_4__1/O
                         net (fo=1, routed)           0.000    -0.190    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].x[6][11]_i_4__1_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.125 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].x_reg[6][11]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    -0.125    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].x_reg[6][11]_i_1__1_n_6
    SLICE_X51Y108        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].x_reg[6][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.828    -0.845    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/s00_axi_aclk
    SLICE_X51Y108        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].x_reg[6][9]/C
                         clock pessimism              0.504    -0.341    
    SLICE_X51Y108        FDRE (Hold_fdre_C_D)         0.105    -0.236    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].x_reg[6][9]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].z_reg[6][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z_reg[7][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns - clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.272ns (55.169%)  route 0.221ns (44.831%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.556    -0.608    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/s00_axi_aclk
    SLICE_X54Y110        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].z_reg[6][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y110        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].z_reg[6][23]/Q
                         net (fo=1, routed)           0.221    -0.223    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].z_reg[6]_92[23]
    SLICE_X49Y109        LUT2 (Prop_lut2_I0_O)        0.045    -0.178 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z[7][23]_i_3__1/O
                         net (fo=1, routed)           0.000    -0.178    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z[7][23]_i_3__1_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.115 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z_reg[7][23]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.115    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z_reg[7][23]_i_1__1_n_4
    SLICE_X49Y109        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z_reg[7][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.830    -0.843    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/s00_axi_aclk
    SLICE_X49Y109        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z_reg[7][23]/C
                         clock pessimism              0.504    -0.339    
    SLICE_X49Y109        FDRE (Hold_fdre_C_D)         0.105    -0.234    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z_reg[7][23]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Interrupt_Brk_combo_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns - clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.565    -0.599    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I/Clk
    SLICE_X11Y72         FDRE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I/Using_FPGA.Native/Q
                         net (fo=2, routed)           0.067    -0.391    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/of_MSR[0]
    SLICE_X10Y72         LUT5 (Prop_lut5_I1_O)        0.045    -0.346 r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Interrupt_Brk_combo_i_1/O
                         net (fo=1, routed)           0.000    -0.346    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/of_Interrupt
    SLICE_X10Y72         FDRE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Interrupt_Brk_combo_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.833    -0.840    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X10Y72         FDRE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Interrupt_Brk_combo_reg/C
                         clock pessimism              0.254    -0.586    
    SLICE_X10Y72         FDRE (Hold_fdre_C_D)         0.120    -0.466    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Interrupt_Brk_combo_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].z_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z_reg[7][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns - clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.274ns (55.492%)  route 0.220ns (44.508%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.558    -0.606    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/s00_axi_aclk
    SLICE_X54Y106        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].z_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y106        FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].z_reg[6][5]/Q
                         net (fo=1, routed)           0.220    -0.222    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].z_reg[6]_92[5]
    SLICE_X49Y105        LUT2 (Prop_lut2_I0_O)        0.045    -0.177 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z[7][7]_i_5__1/O
                         net (fo=1, routed)           0.000    -0.177    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z[7][7]_i_5__1_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.112 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z_reg[7][7]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    -0.112    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z_reg[7][7]_i_1__1_n_6
    SLICE_X49Y105        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.831    -0.842    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/s00_axi_aclk
    SLICE_X49Y105        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z_reg[7][5]/C
                         clock pessimism              0.504    -0.338    
    SLICE_X49Y105        FDRE (Hold_fdre_C_D)         0.105    -0.233    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z_reg[7][5]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 handgesture_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns - clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.576    -0.588    handgesture_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X13Y98         FDRE                                         r  handgesture_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  handgesture_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[6]/Q
                         net (fo=4, routed)           0.068    -0.379    handgesture_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/Q[0]
    SLICE_X12Y98         LUT5 (Prop_lut5_I0_O)        0.045    -0.334 r  handgesture_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_i_1/O
                         net (fo=1, routed)           0.000    -0.334    handgesture_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_i_1_n_0
    SLICE_X12Y98         FDRE                                         r  handgesture_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.847    -0.826    handgesture_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X12Y98         FDRE                                         r  handgesture_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/C
                         clock pessimism              0.251    -0.575    
    SLICE_X12Y98         FDRE (Hold_fdre_C_D)         0.120    -0.455    handgesture_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 handgesture_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns - clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.565    -0.599    handgesture_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X35Y101        FDRE                                         r  handgesture_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  handgesture_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.402    handgesture_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X35Y101        FDRE                                         r  handgesture_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.836    -0.837    handgesture_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X35Y101        FDRE                                         r  handgesture_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.599    
    SLICE_X35Y101        FDRE (Hold_fdre_C_D)         0.075    -0.524    handgesture_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].x_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].x_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns - clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.249ns (51.105%)  route 0.238ns (48.895%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.559    -0.605    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/s00_axi_aclk
    SLICE_X51Y106        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].x_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].x_reg[6][3]/Q
                         net (fo=2, routed)           0.238    -0.226    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].x_reg[6]_90[3]
    SLICE_X53Y112        LUT3 (Prop_lut3_I0_O)        0.045    -0.181 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].x[7][3]_i_3__1/O
                         net (fo=1, routed)           0.000    -0.181    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].x[7][3]_i_3__1_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.118 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].x_reg[7][3]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.118    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].x_reg[7][3]_i_1__1_n_4
    SLICE_X53Y112        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].x_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.823    -0.849    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/s00_axi_aclk
    SLICE_X53Y112        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].x_reg[7][3]/C
                         clock pessimism              0.504    -0.345    
    SLICE_X53Y112        FDRE (Hold_fdre_C_D)         0.105    -0.240    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].x_reg[7][3]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 handgesture_mb_i/bt_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/bt_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns - clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.131%)  route 0.115ns (44.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.598    -0.566    handgesture_mb_i/bt_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X0Y104         FDRE                                         r  handgesture_mb_i/bt_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  handgesture_mb_i/bt_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/Q
                         net (fo=3, routed)           0.115    -0.310    handgesture_mb_i/bt_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X2Y104         SRL16E                                       r  handgesture_mb_i/bt_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.871    -0.802    handgesture_mb_i/bt_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X2Y104         SRL16E                                       r  handgesture_mb_i/bt_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism              0.252    -0.550    
    SLICE_X2Y104         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.435    handgesture_mb_i/bt_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_handgesture_mb_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12     handgesture_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12     handgesture_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y14     handgesture_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y14     handgesture_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y17     handgesture_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y17     handgesture_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13     handgesture_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13     handgesture_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y18     handgesture_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y18     handgesture_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y77      handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y77      handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y77      handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y77      handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y77      handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y77      handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y77      handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y77      handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y87      handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y87      handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y87      handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y87      handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y87      handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y87      handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y87      handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y87      handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y87      handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y87      handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y81      handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y81      handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_handgesture_mb_clk_wiz_1_0_1
  To Clock:  clkfbout_handgesture_mb_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_handgesture_mb_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   handgesture_mb_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_handgesture_mb_clk_wiz_1_0_1
  To Clock:  clk_out1_handgesture_mb_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.726ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg12_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.128ns  (logic 4.343ns (47.577%)  route 4.785ns (52.423%))
  Logic Levels:           11  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.633    -0.907    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/s00_axi_aclk
    SLICE_X51Y97         FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg12_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.419    -0.488 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg12_reg[3]/Q
                         net (fo=3, routed)           0.890     0.402    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg12[3]
    SLICE_X52Y100        LUT3 (Prop_lut3_I2_O)        0.324     0.726 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_129/O
                         net (fo=2, routed)           0.619     1.345    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_129_n_0
    SLICE_X52Y101        LUT4 (Prop_lut4_I3_O)        0.332     1.677 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_133/O
                         net (fo=1, routed)           0.000     1.677    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_133_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.209 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000     2.209    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_87_n_0
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.448 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_85/O[2]
                         net (fo=2, routed)           0.820     3.268    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_85_n_5
    SLICE_X48Y102        LUT3 (Prop_lut3_I2_O)        0.331     3.599 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_66/O
                         net (fo=2, routed)           0.690     4.289    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_66_n_0
    SLICE_X48Y102        LUT4 (Prop_lut4_I3_O)        0.327     4.616 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_70/O
                         net (fo=1, routed)           0.000     4.616    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_70_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.017 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.017    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_16_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.240 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_10/O[0]
                         net (fo=2, routed)           0.696     5.936    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_10_n_7
    SLICE_X43Y101        LUT3 (Prop_lut3_I1_O)        0.293     6.229 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_17__1/O
                         net (fo=2, routed)           0.452     6.681    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_17__1_n_0
    SLICE_X43Y101        LUT5 (Prop_lut5_I4_O)        0.326     7.007 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_3__1/O
                         net (fo=2, routed)           0.619     7.626    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_3__1_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     8.222 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.222    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/p_1_in0
    SLICE_X45Y100        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.500     8.479    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/s00_axi_aclk
    SLICE_X45Y100        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]/C
                         clock pessimism              0.480     8.960    
                         clock uncertainty           -0.074     8.885    
    SLICE_X45Y100        FDRE (Setup_fdre_C_D)        0.062     8.947    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]
  -------------------------------------------------------------------
                         required time                          8.947    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg12_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.069ns  (logic 4.284ns (47.236%)  route 4.785ns (52.764%))
  Logic Levels:           11  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.633    -0.907    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/s00_axi_aclk
    SLICE_X51Y97         FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg12_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.419    -0.488 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg12_reg[3]/Q
                         net (fo=3, routed)           0.890     0.402    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg12[3]
    SLICE_X52Y100        LUT3 (Prop_lut3_I2_O)        0.324     0.726 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_129/O
                         net (fo=2, routed)           0.619     1.345    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_129_n_0
    SLICE_X52Y101        LUT4 (Prop_lut4_I3_O)        0.332     1.677 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_133/O
                         net (fo=1, routed)           0.000     1.677    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_133_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.209 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000     2.209    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_87_n_0
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.448 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_85/O[2]
                         net (fo=2, routed)           0.820     3.268    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_85_n_5
    SLICE_X48Y102        LUT3 (Prop_lut3_I2_O)        0.331     3.599 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_66/O
                         net (fo=2, routed)           0.690     4.289    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_66_n_0
    SLICE_X48Y102        LUT4 (Prop_lut4_I3_O)        0.327     4.616 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_70/O
                         net (fo=1, routed)           0.000     4.616    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_70_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.017 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.017    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_16_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.240 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_10/O[0]
                         net (fo=2, routed)           0.696     5.936    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_10_n_7
    SLICE_X43Y101        LUT3 (Prop_lut3_I1_O)        0.293     6.229 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_17__1/O
                         net (fo=2, routed)           0.452     6.681    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_17__1_n_0
    SLICE_X43Y101        LUT5 (Prop_lut5_I4_O)        0.326     7.007 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_3__1/O
                         net (fo=2, routed)           0.619     7.626    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_3__1_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.163 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.163    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_1_n_5
    SLICE_X45Y100        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.500     8.479    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/s00_axi_aclk
    SLICE_X45Y100        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[10]/C
                         clock pessimism              0.480     8.960    
                         clock uncertainty           -0.074     8.885    
    SLICE_X45Y100        FDRE (Setup_fdre_C_D)        0.062     8.947    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[10]
  -------------------------------------------------------------------
                         required time                          8.947    
                         arrival time                          -8.163    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/intermediate_reg15_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.158ns  (logic 4.242ns (46.322%)  route 4.916ns (53.678%))
  Logic Levels:           12  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.608    -0.932    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/s00_axi_aclk
    SLICE_X33Y122        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/intermediate_reg15_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y122        FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/intermediate_reg15_reg[6]/Q
                         net (fo=3, routed)           0.963     0.487    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/intermediate_reg15[6]
    SLICE_X33Y119        LUT3 (Prop_lut3_I2_O)        0.154     0.641 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_118/O
                         net (fo=2, routed)           0.690     1.331    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_118_n_0
    SLICE_X33Y119        LUT4 (Prop_lut4_I3_O)        0.327     1.658 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_122/O
                         net (fo=1, routed)           0.000     1.658    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_122_n_0
    SLICE_X33Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.059 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000     2.059    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_86_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.298 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_84/O[2]
                         net (fo=2, routed)           0.797     3.095    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_84_n_5
    SLICE_X36Y119        LUT3 (Prop_lut3_I1_O)        0.331     3.426 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_66/O
                         net (fo=2, routed)           0.648     4.074    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_66_n_0
    SLICE_X36Y119        LUT4 (Prop_lut4_I3_O)        0.327     4.401 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_70/O
                         net (fo=1, routed)           0.000     4.401    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_70_n_0
    SLICE_X36Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.802    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_16_n_0
    SLICE_X36Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.025 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_10/O[0]
                         net (fo=2, routed)           0.735     5.760    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_10_n_7
    SLICE_X49Y122        LUT3 (Prop_lut3_I1_O)        0.293     6.053 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_17__0/O
                         net (fo=2, routed)           0.582     6.635    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_17__0_n_0
    SLICE_X45Y123        LUT5 (Prop_lut5_I4_O)        0.326     6.961 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_3__0/O
                         net (fo=2, routed)           0.501     7.461    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_3__0_n_0
    SLICE_X44Y121        LUT6 (Prop_lut6_I0_O)        0.124     7.585 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_7/O
                         net (fo=1, routed)           0.000     7.585    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_7_n_0
    SLICE_X44Y121        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.225 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.225    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/p_1_in0
    SLICE_X44Y121        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.487     8.466    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/s00_axi_aclk
    SLICE_X44Y121        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]/C
                         clock pessimism              0.560     9.026    
                         clock uncertainty           -0.074     8.951    
    SLICE_X44Y121        FDRE (Setup_fdre_C_D)        0.062     9.013    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]
  -------------------------------------------------------------------
                         required time                          9.013    
                         arrival time                          -8.225    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/intermediate_reg15_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.098ns  (logic 4.182ns (45.968%)  route 4.916ns (54.032%))
  Logic Levels:           12  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.608    -0.932    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/s00_axi_aclk
    SLICE_X33Y122        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/intermediate_reg15_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y122        FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/intermediate_reg15_reg[6]/Q
                         net (fo=3, routed)           0.963     0.487    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/intermediate_reg15[6]
    SLICE_X33Y119        LUT3 (Prop_lut3_I2_O)        0.154     0.641 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_118/O
                         net (fo=2, routed)           0.690     1.331    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_118_n_0
    SLICE_X33Y119        LUT4 (Prop_lut4_I3_O)        0.327     1.658 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_122/O
                         net (fo=1, routed)           0.000     1.658    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_122_n_0
    SLICE_X33Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.059 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000     2.059    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_86_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.298 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_84/O[2]
                         net (fo=2, routed)           0.797     3.095    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_84_n_5
    SLICE_X36Y119        LUT3 (Prop_lut3_I1_O)        0.331     3.426 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_66/O
                         net (fo=2, routed)           0.648     4.074    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_66_n_0
    SLICE_X36Y119        LUT4 (Prop_lut4_I3_O)        0.327     4.401 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_70/O
                         net (fo=1, routed)           0.000     4.401    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_70_n_0
    SLICE_X36Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.802    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_16_n_0
    SLICE_X36Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.025 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_10/O[0]
                         net (fo=2, routed)           0.735     5.760    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_10_n_7
    SLICE_X49Y122        LUT3 (Prop_lut3_I1_O)        0.293     6.053 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_17__0/O
                         net (fo=2, routed)           0.582     6.635    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_17__0_n_0
    SLICE_X45Y123        LUT5 (Prop_lut5_I4_O)        0.326     6.961 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_3__0/O
                         net (fo=2, routed)           0.501     7.461    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_3__0_n_0
    SLICE_X44Y121        LUT6 (Prop_lut6_I0_O)        0.124     7.585 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_7/O
                         net (fo=1, routed)           0.000     7.585    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_7_n_0
    SLICE_X44Y121        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.165 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.165    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_1_n_5
    SLICE_X44Y121        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.487     8.466    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/s00_axi_aclk
    SLICE_X44Y121        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[10]/C
                         clock pessimism              0.560     9.026    
                         clock uncertainty           -0.074     8.951    
    SLICE_X44Y121        FDRE (Setup_fdre_C_D)        0.062     9.013    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[10]
  -------------------------------------------------------------------
                         required time                          9.013    
                         arrival time                          -8.165    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.073ns  (logic 4.415ns (48.658%)  route 4.658ns (51.342%))
  Logic Levels:           13  (CARRY4=6 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.617    -0.923    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/s00_axi_aclk
    SLICE_X51Y101        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg1_reg[2]/Q
                         net (fo=3, routed)           0.829     0.361    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg1[2]
    SLICE_X49Y100        LUT3 (Prop_lut3_I1_O)        0.154     0.515 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_59/O
                         net (fo=2, routed)           0.690     1.205    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_59_n_0
    SLICE_X49Y100        LUT4 (Prop_lut4_I3_O)        0.327     1.532 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_62/O
                         net (fo=1, routed)           0.000     1.532    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_62_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.933 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.933    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_51_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.156 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_86/O[0]
                         net (fo=2, routed)           0.828     2.984    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_86_n_7
    SLICE_X50Y101        LUT3 (Prop_lut3_I1_O)        0.299     3.283 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_36/O
                         net (fo=2, routed)           0.721     4.004    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_36_n_0
    SLICE_X48Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.128 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_40/O
                         net (fo=1, routed)           0.000     4.128    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_40_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.678 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.678    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_14_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.900 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_16/O[0]
                         net (fo=2, routed)           0.787     5.687    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_16_n_7
    SLICE_X44Y99         LUT3 (Prop_lut3_I1_O)        0.325     6.012 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_15__1/O
                         net (fo=2, routed)           0.452     6.464    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_15__1_n_0
    SLICE_X44Y99         LUT5 (Prop_lut5_I4_O)        0.326     6.790 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_4__1/O
                         net (fo=2, routed)           0.351     7.142    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_4__1_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I0_O)        0.124     7.266 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_8/O
                         net (fo=1, routed)           0.000     7.266    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_8_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.816 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.816    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_1_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.150 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.150    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_1_n_6
    SLICE_X45Y100        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.500     8.479    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/s00_axi_aclk
    SLICE_X45Y100        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[9]/C
                         clock pessimism              0.560     9.039    
                         clock uncertainty           -0.074     8.964    
    SLICE_X45Y100        FDRE (Setup_fdre_C_D)        0.062     9.026    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[9]
  -------------------------------------------------------------------
                         required time                          9.026    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.987ns  (required time - arrival time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.962ns  (logic 4.304ns (48.022%)  route 4.658ns (51.978%))
  Logic Levels:           13  (CARRY4=6 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.617    -0.923    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/s00_axi_aclk
    SLICE_X51Y101        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg1_reg[2]/Q
                         net (fo=3, routed)           0.829     0.361    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg1[2]
    SLICE_X49Y100        LUT3 (Prop_lut3_I1_O)        0.154     0.515 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_59/O
                         net (fo=2, routed)           0.690     1.205    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_59_n_0
    SLICE_X49Y100        LUT4 (Prop_lut4_I3_O)        0.327     1.532 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_62/O
                         net (fo=1, routed)           0.000     1.532    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_62_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.933 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.933    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_51_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.156 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_86/O[0]
                         net (fo=2, routed)           0.828     2.984    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_86_n_7
    SLICE_X50Y101        LUT3 (Prop_lut3_I1_O)        0.299     3.283 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_36/O
                         net (fo=2, routed)           0.721     4.004    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_36_n_0
    SLICE_X48Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.128 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_40/O
                         net (fo=1, routed)           0.000     4.128    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_40_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.678 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.678    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_14_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.900 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_16/O[0]
                         net (fo=2, routed)           0.787     5.687    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_16_n_7
    SLICE_X44Y99         LUT3 (Prop_lut3_I1_O)        0.325     6.012 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_15__1/O
                         net (fo=2, routed)           0.452     6.464    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_15__1_n_0
    SLICE_X44Y99         LUT5 (Prop_lut5_I4_O)        0.326     6.790 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_4__1/O
                         net (fo=2, routed)           0.351     7.142    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_4__1_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I0_O)        0.124     7.266 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_8/O
                         net (fo=1, routed)           0.000     7.266    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_8_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.816 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.816    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_1_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.039 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.039    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_1_n_7
    SLICE_X45Y100        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.500     8.479    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/s00_axi_aclk
    SLICE_X45Y100        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[8]/C
                         clock pessimism              0.560     9.039    
                         clock uncertainty           -0.074     8.964    
    SLICE_X45Y100        FDRE (Setup_fdre_C_D)        0.062     9.026    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[8]
  -------------------------------------------------------------------
                         required time                          9.026    
                         arrival time                          -8.039    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             1.000ns  (required time - arrival time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/intermediate_reg12_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.946ns  (logic 3.877ns (43.338%)  route 5.069ns (56.662%))
  Logic Levels:           12  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.625    -0.915    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/s00_axi_aclk
    SLICE_X36Y102        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/intermediate_reg12_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/intermediate_reg12_reg[2]/Q
                         net (fo=3, routed)           0.942     0.483    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/intermediate_reg12[2]
    SLICE_X36Y106        LUT3 (Prop_lut3_I2_O)        0.153     0.636 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_52/O
                         net (fo=2, routed)           0.648     1.284    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_52_n_0
    SLICE_X36Y106        LUT4 (Prop_lut4_I3_O)        0.327     1.611 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_55/O
                         net (fo=1, routed)           0.000     1.611    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_55_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     1.859 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[7]_i_50/O[3]
                         net (fo=2, routed)           0.792     2.652    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[7]_i_50_n_4
    SLICE_X34Y106        LUT3 (Prop_lut3_I1_O)        0.331     2.983 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_37/O
                         net (fo=2, routed)           0.616     3.599    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_37_n_0
    SLICE_X34Y107        LUT4 (Prop_lut4_I3_O)        0.355     3.954 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_41/O
                         net (fo=1, routed)           0.000     3.954    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_41_n_0
    SLICE_X34Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.467 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.467    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[7]_i_14_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.686 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_16/O[0]
                         net (fo=2, routed)           0.896     5.581    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_16_n_7
    SLICE_X29Y104        LUT3 (Prop_lut3_I2_O)        0.295     5.876 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_11/O
                         net (fo=2, routed)           0.595     6.471    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_11_n_0
    SLICE_X28Y104        LUT5 (Prop_lut5_I3_O)        0.124     6.595 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_3/O
                         net (fo=2, routed)           0.579     7.175    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_3_n_0
    SLICE_X31Y104        LUT6 (Prop_lut6_I0_O)        0.124     7.299 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_7/O
                         net (fo=1, routed)           0.000     7.299    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_7_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.697 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.697    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[7]_i_1_n_0
    SLICE_X31Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.031 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.031    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_1_n_6
    SLICE_X31Y105        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.504     8.483    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/s00_axi_aclk
    SLICE_X31Y105        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[9]/C
                         clock pessimism              0.560     9.043    
                         clock uncertainty           -0.074     8.968    
    SLICE_X31Y105        FDRE (Setup_fdre_C_D)        0.062     9.030    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[9]
  -------------------------------------------------------------------
                         required time                          9.030    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.003ns  (required time - arrival time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/intermediate_reg13_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.945ns  (logic 4.275ns (47.791%)  route 4.670ns (52.209%))
  Logic Levels:           12  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.622    -0.918    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/s00_axi_aclk
    SLICE_X38Y107        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/intermediate_reg13_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.400 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/intermediate_reg13_reg[6]/Q
                         net (fo=3, routed)           1.023     0.623    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/intermediate_reg13[6]
    SLICE_X36Y107        LUT3 (Prop_lut3_I0_O)        0.154     0.777 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_126/O
                         net (fo=2, routed)           0.690     1.467    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_126_n_0
    SLICE_X36Y107        LUT4 (Prop_lut4_I3_O)        0.327     1.794 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_130/O
                         net (fo=1, routed)           0.000     1.794    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_130_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.195 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000     2.195    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_87_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.434 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_85/O[2]
                         net (fo=2, routed)           0.653     3.087    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_85_n_5
    SLICE_X34Y108        LUT3 (Prop_lut3_I2_O)        0.331     3.418 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_66/O
                         net (fo=2, routed)           0.708     4.125    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_66_n_0
    SLICE_X34Y108        LUT4 (Prop_lut4_I3_O)        0.331     4.456 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_70/O
                         net (fo=1, routed)           0.000     4.456    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_70_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.832 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.832    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_16_n_0
    SLICE_X34Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.051 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_10/O[0]
                         net (fo=2, routed)           0.699     5.751    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_10_n_7
    SLICE_X31Y106        LUT3 (Prop_lut3_I1_O)        0.289     6.040 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_17/O
                         net (fo=2, routed)           0.452     6.492    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_17_n_0
    SLICE_X31Y106        LUT5 (Prop_lut5_I4_O)        0.326     6.818 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_3/O
                         net (fo=2, routed)           0.445     7.263    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_3_n_0
    SLICE_X31Y105        LUT6 (Prop_lut6_I0_O)        0.124     7.387 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_7/O
                         net (fo=1, routed)           0.000     7.387    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_7_n_0
    SLICE_X31Y105        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.027 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.027    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/p_1_in0
    SLICE_X31Y105        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.504     8.483    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/s00_axi_aclk
    SLICE_X31Y105        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]/C
                         clock pessimism              0.560     9.043    
                         clock uncertainty           -0.074     8.968    
    SLICE_X31Y105        FDRE (Setup_fdre_C_D)        0.062     9.030    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]
  -------------------------------------------------------------------
                         required time                          9.030    
                         arrival time                          -8.027    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.058ns  (required time - arrival time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.829ns  (logic 4.171ns (47.243%)  route 4.658ns (52.757%))
  Logic Levels:           12  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.617    -0.923    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/s00_axi_aclk
    SLICE_X51Y101        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg1_reg[2]/Q
                         net (fo=3, routed)           0.829     0.361    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg1[2]
    SLICE_X49Y100        LUT3 (Prop_lut3_I1_O)        0.154     0.515 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_59/O
                         net (fo=2, routed)           0.690     1.205    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_59_n_0
    SLICE_X49Y100        LUT4 (Prop_lut4_I3_O)        0.327     1.532 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_62/O
                         net (fo=1, routed)           0.000     1.532    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_62_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.933 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.933    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_51_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.156 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_86/O[0]
                         net (fo=2, routed)           0.828     2.984    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_86_n_7
    SLICE_X50Y101        LUT3 (Prop_lut3_I1_O)        0.299     3.283 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_36/O
                         net (fo=2, routed)           0.721     4.004    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_36_n_0
    SLICE_X48Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.128 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_40/O
                         net (fo=1, routed)           0.000     4.128    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_40_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.678 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.678    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_14_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.900 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_16/O[0]
                         net (fo=2, routed)           0.787     5.687    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_16_n_7
    SLICE_X44Y99         LUT3 (Prop_lut3_I1_O)        0.325     6.012 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_15__1/O
                         net (fo=2, routed)           0.452     6.464    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_15__1_n_0
    SLICE_X44Y99         LUT5 (Prop_lut5_I4_O)        0.326     6.790 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_4__1/O
                         net (fo=2, routed)           0.351     7.142    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_4__1_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I0_O)        0.124     7.266 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_8/O
                         net (fo=1, routed)           0.000     7.266    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_8_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.906 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.906    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_1_n_4
    SLICE_X45Y99         FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.516     8.496    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/s00_axi_aclk
    SLICE_X45Y99         FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]/C
                         clock pessimism              0.480     8.976    
                         clock uncertainty           -0.074     8.902    
    SLICE_X45Y99         FDRE (Setup_fdre_C_D)        0.062     8.964    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]
  -------------------------------------------------------------------
                         required time                          8.964    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.063ns  (required time - arrival time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/intermediate_reg13_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.885ns  (logic 4.215ns (47.438%)  route 4.670ns (52.562%))
  Logic Levels:           12  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.622    -0.918    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/s00_axi_aclk
    SLICE_X38Y107        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/intermediate_reg13_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.400 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/intermediate_reg13_reg[6]/Q
                         net (fo=3, routed)           1.023     0.623    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/intermediate_reg13[6]
    SLICE_X36Y107        LUT3 (Prop_lut3_I0_O)        0.154     0.777 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_126/O
                         net (fo=2, routed)           0.690     1.467    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_126_n_0
    SLICE_X36Y107        LUT4 (Prop_lut4_I3_O)        0.327     1.794 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_130/O
                         net (fo=1, routed)           0.000     1.794    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_130_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.195 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000     2.195    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_87_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.434 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_85/O[2]
                         net (fo=2, routed)           0.653     3.087    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_85_n_5
    SLICE_X34Y108        LUT3 (Prop_lut3_I2_O)        0.331     3.418 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_66/O
                         net (fo=2, routed)           0.708     4.125    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_66_n_0
    SLICE_X34Y108        LUT4 (Prop_lut4_I3_O)        0.331     4.456 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_70/O
                         net (fo=1, routed)           0.000     4.456    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_70_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.832 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.832    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_16_n_0
    SLICE_X34Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.051 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_10/O[0]
                         net (fo=2, routed)           0.699     5.751    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_10_n_7
    SLICE_X31Y106        LUT3 (Prop_lut3_I1_O)        0.289     6.040 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_17/O
                         net (fo=2, routed)           0.452     6.492    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_17_n_0
    SLICE_X31Y106        LUT5 (Prop_lut5_I4_O)        0.326     6.818 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_3/O
                         net (fo=2, routed)           0.445     7.263    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_3_n_0
    SLICE_X31Y105        LUT6 (Prop_lut6_I0_O)        0.124     7.387 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_7/O
                         net (fo=1, routed)           0.000     7.387    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_7_n_0
    SLICE_X31Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.967 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.967    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_1_n_5
    SLICE_X31Y105        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.504     8.483    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/s00_axi_aclk
    SLICE_X31Y105        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[10]/C
                         clock pessimism              0.560     9.043    
                         clock uncertainty           -0.074     8.968    
    SLICE_X31Y105        FDRE (Setup_fdre_C_D)        0.062     9.030    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[10]
  -------------------------------------------------------------------
                         required time                          9.030    
                         arrival time                          -7.967    
  -------------------------------------------------------------------
                         slack                                  1.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.565    -0.599    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst/Clk
    SLICE_X15Y71         FDRE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst/Using_FPGA.Native/Q
                         net (fo=1, routed)           0.054    -0.404    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst/Using_FPGA.Native_n_0
    SLICE_X14Y71         LUT2 (Prop_lut2_I1_O)        0.045    -0.359 r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst/wb_exception_kind_i[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.359    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_kind[31]
    SLICE_X14Y71         FDRE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.834    -0.839    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X14Y71         FDRE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X14Y71         FDRE (Hold_fdre_C_D)         0.121    -0.391    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 handgesture_mb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/ACK_EN_SYNC_ON_AXI_CLK_GEN.NO_CASCADE_MASTER.second_ack_sync_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/FSM_sequential_IRQ_LEVEL_GEN.IRQ_LEVEL_FAST_ON_AXI_CLK_GEN.current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.575    -0.589    handgesture_mb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X9Y94          FDRE                                         r  handgesture_mb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/ACK_EN_SYNC_ON_AXI_CLK_GEN.NO_CASCADE_MASTER.second_ack_sync_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  handgesture_mb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/ACK_EN_SYNC_ON_AXI_CLK_GEN.NO_CASCADE_MASTER.second_ack_sync_d2_reg/Q
                         net (fo=1, routed)           0.054    -0.394    handgesture_mb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/second_ack_sync_d2
    SLICE_X8Y94          LUT5 (Prop_lut5_I2_O)        0.045    -0.349 r  handgesture_mb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/FSM_sequential_IRQ_LEVEL_GEN.IRQ_LEVEL_FAST_ON_AXI_CLK_GEN.current_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.349    handgesture_mb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/FSM_sequential_IRQ_LEVEL_GEN.IRQ_LEVEL_FAST_ON_AXI_CLK_GEN.current_state[1]_i_1_n_0
    SLICE_X8Y94          FDRE                                         r  handgesture_mb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/FSM_sequential_IRQ_LEVEL_GEN.IRQ_LEVEL_FAST_ON_AXI_CLK_GEN.current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.846    -0.827    handgesture_mb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X8Y94          FDRE                                         r  handgesture_mb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/FSM_sequential_IRQ_LEVEL_GEN.IRQ_LEVEL_FAST_ON_AXI_CLK_GEN.current_state_reg[1]/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.074    -0.502    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.121    -0.381    handgesture_mb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/FSM_sequential_IRQ_LEVEL_GEN.IRQ_LEVEL_FAST_ON_AXI_CLK_GEN.current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[4].x_reg[5][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].x_reg[6][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.251ns (52.140%)  route 0.230ns (47.860%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.558    -0.606    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/s00_axi_aclk
    SLICE_X55Y103        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[4].x_reg[5][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[4].x_reg[5][9]/Q
                         net (fo=3, routed)           0.230    -0.235    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[4].x_reg[5]_87[9]
    SLICE_X51Y108        LUT3 (Prop_lut3_I0_O)        0.045    -0.190 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].x[6][11]_i_4__1/O
                         net (fo=1, routed)           0.000    -0.190    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].x[6][11]_i_4__1_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.125 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].x_reg[6][11]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    -0.125    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].x_reg[6][11]_i_1__1_n_6
    SLICE_X51Y108        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].x_reg[6][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.828    -0.845    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/s00_axi_aclk
    SLICE_X51Y108        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].x_reg[6][9]/C
                         clock pessimism              0.504    -0.341    
                         clock uncertainty            0.074    -0.267    
    SLICE_X51Y108        FDRE (Hold_fdre_C_D)         0.105    -0.162    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].x_reg[6][9]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].z_reg[6][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z_reg[7][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.272ns (55.169%)  route 0.221ns (44.831%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.556    -0.608    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/s00_axi_aclk
    SLICE_X54Y110        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].z_reg[6][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y110        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].z_reg[6][23]/Q
                         net (fo=1, routed)           0.221    -0.223    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].z_reg[6]_92[23]
    SLICE_X49Y109        LUT2 (Prop_lut2_I0_O)        0.045    -0.178 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z[7][23]_i_3__1/O
                         net (fo=1, routed)           0.000    -0.178    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z[7][23]_i_3__1_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.115 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z_reg[7][23]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.115    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z_reg[7][23]_i_1__1_n_4
    SLICE_X49Y109        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z_reg[7][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.830    -0.843    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/s00_axi_aclk
    SLICE_X49Y109        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z_reg[7][23]/C
                         clock pessimism              0.504    -0.339    
                         clock uncertainty            0.074    -0.265    
    SLICE_X49Y109        FDRE (Hold_fdre_C_D)         0.105    -0.160    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z_reg[7][23]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Interrupt_Brk_combo_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.565    -0.599    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I/Clk
    SLICE_X11Y72         FDRE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I/Using_FPGA.Native/Q
                         net (fo=2, routed)           0.067    -0.391    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/of_MSR[0]
    SLICE_X10Y72         LUT5 (Prop_lut5_I1_O)        0.045    -0.346 r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Interrupt_Brk_combo_i_1/O
                         net (fo=1, routed)           0.000    -0.346    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/of_Interrupt
    SLICE_X10Y72         FDRE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Interrupt_Brk_combo_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.833    -0.840    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X10Y72         FDRE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Interrupt_Brk_combo_reg/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X10Y72         FDRE (Hold_fdre_C_D)         0.120    -0.392    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Interrupt_Brk_combo_reg
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].z_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z_reg[7][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.274ns (55.492%)  route 0.220ns (44.508%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.558    -0.606    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/s00_axi_aclk
    SLICE_X54Y106        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].z_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y106        FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].z_reg[6][5]/Q
                         net (fo=1, routed)           0.220    -0.222    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].z_reg[6]_92[5]
    SLICE_X49Y105        LUT2 (Prop_lut2_I0_O)        0.045    -0.177 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z[7][7]_i_5__1/O
                         net (fo=1, routed)           0.000    -0.177    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z[7][7]_i_5__1_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.112 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z_reg[7][7]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    -0.112    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z_reg[7][7]_i_1__1_n_6
    SLICE_X49Y105        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.831    -0.842    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/s00_axi_aclk
    SLICE_X49Y105        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z_reg[7][5]/C
                         clock pessimism              0.504    -0.338    
                         clock uncertainty            0.074    -0.264    
    SLICE_X49Y105        FDRE (Hold_fdre_C_D)         0.105    -0.159    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z_reg[7][5]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 handgesture_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.576    -0.588    handgesture_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X13Y98         FDRE                                         r  handgesture_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  handgesture_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[6]/Q
                         net (fo=4, routed)           0.068    -0.379    handgesture_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/Q[0]
    SLICE_X12Y98         LUT5 (Prop_lut5_I0_O)        0.045    -0.334 r  handgesture_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_i_1/O
                         net (fo=1, routed)           0.000    -0.334    handgesture_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_i_1_n_0
    SLICE_X12Y98         FDRE                                         r  handgesture_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.847    -0.826    handgesture_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X12Y98         FDRE                                         r  handgesture_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.074    -0.501    
    SLICE_X12Y98         FDRE (Hold_fdre_C_D)         0.120    -0.381    handgesture_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 handgesture_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.565    -0.599    handgesture_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X35Y101        FDRE                                         r  handgesture_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  handgesture_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.402    handgesture_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X35Y101        FDRE                                         r  handgesture_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.836    -0.837    handgesture_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X35Y101        FDRE                                         r  handgesture_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.074    -0.525    
    SLICE_X35Y101        FDRE (Hold_fdre_C_D)         0.075    -0.450    handgesture_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].x_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].x_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.249ns (51.105%)  route 0.238ns (48.895%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.559    -0.605    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/s00_axi_aclk
    SLICE_X51Y106        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].x_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].x_reg[6][3]/Q
                         net (fo=2, routed)           0.238    -0.226    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].x_reg[6]_90[3]
    SLICE_X53Y112        LUT3 (Prop_lut3_I0_O)        0.045    -0.181 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].x[7][3]_i_3__1/O
                         net (fo=1, routed)           0.000    -0.181    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].x[7][3]_i_3__1_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.118 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].x_reg[7][3]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.118    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].x_reg[7][3]_i_1__1_n_4
    SLICE_X53Y112        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].x_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.823    -0.849    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/s00_axi_aclk
    SLICE_X53Y112        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].x_reg[7][3]/C
                         clock pessimism              0.504    -0.345    
                         clock uncertainty            0.074    -0.271    
    SLICE_X53Y112        FDRE (Hold_fdre_C_D)         0.105    -0.166    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].x_reg[7][3]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 handgesture_mb_i/bt_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/bt_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.131%)  route 0.115ns (44.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.598    -0.566    handgesture_mb_i/bt_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X0Y104         FDRE                                         r  handgesture_mb_i/bt_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  handgesture_mb_i/bt_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/Q
                         net (fo=3, routed)           0.115    -0.310    handgesture_mb_i/bt_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X2Y104         SRL16E                                       r  handgesture_mb_i/bt_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.871    -0.802    handgesture_mb_i/bt_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X2Y104         SRL16E                                       r  handgesture_mb_i/bt_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.074    -0.476    
    SLICE_X2Y104         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.361    handgesture_mb_i/bt_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.050    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_handgesture_mb_clk_wiz_1_0
  To Clock:  clk_out1_handgesture_mb_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.726ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg12_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@10.000ns - clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.128ns  (logic 4.343ns (47.577%)  route 4.785ns (52.423%))
  Logic Levels:           11  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.633    -0.907    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/s00_axi_aclk
    SLICE_X51Y97         FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg12_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.419    -0.488 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg12_reg[3]/Q
                         net (fo=3, routed)           0.890     0.402    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg12[3]
    SLICE_X52Y100        LUT3 (Prop_lut3_I2_O)        0.324     0.726 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_129/O
                         net (fo=2, routed)           0.619     1.345    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_129_n_0
    SLICE_X52Y101        LUT4 (Prop_lut4_I3_O)        0.332     1.677 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_133/O
                         net (fo=1, routed)           0.000     1.677    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_133_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.209 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000     2.209    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_87_n_0
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.448 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_85/O[2]
                         net (fo=2, routed)           0.820     3.268    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_85_n_5
    SLICE_X48Y102        LUT3 (Prop_lut3_I2_O)        0.331     3.599 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_66/O
                         net (fo=2, routed)           0.690     4.289    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_66_n_0
    SLICE_X48Y102        LUT4 (Prop_lut4_I3_O)        0.327     4.616 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_70/O
                         net (fo=1, routed)           0.000     4.616    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_70_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.017 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.017    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_16_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.240 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_10/O[0]
                         net (fo=2, routed)           0.696     5.936    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_10_n_7
    SLICE_X43Y101        LUT3 (Prop_lut3_I1_O)        0.293     6.229 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_17__1/O
                         net (fo=2, routed)           0.452     6.681    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_17__1_n_0
    SLICE_X43Y101        LUT5 (Prop_lut5_I4_O)        0.326     7.007 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_3__1/O
                         net (fo=2, routed)           0.619     7.626    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_3__1_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     8.222 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.222    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/p_1_in0
    SLICE_X45Y100        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.500     8.479    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/s00_axi_aclk
    SLICE_X45Y100        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]/C
                         clock pessimism              0.480     8.960    
                         clock uncertainty           -0.074     8.885    
    SLICE_X45Y100        FDRE (Setup_fdre_C_D)        0.062     8.947    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]
  -------------------------------------------------------------------
                         required time                          8.947    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg12_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@10.000ns - clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.069ns  (logic 4.284ns (47.236%)  route 4.785ns (52.764%))
  Logic Levels:           11  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.633    -0.907    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/s00_axi_aclk
    SLICE_X51Y97         FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg12_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.419    -0.488 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg12_reg[3]/Q
                         net (fo=3, routed)           0.890     0.402    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg12[3]
    SLICE_X52Y100        LUT3 (Prop_lut3_I2_O)        0.324     0.726 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_129/O
                         net (fo=2, routed)           0.619     1.345    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_129_n_0
    SLICE_X52Y101        LUT4 (Prop_lut4_I3_O)        0.332     1.677 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_133/O
                         net (fo=1, routed)           0.000     1.677    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_133_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.209 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000     2.209    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_87_n_0
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.448 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_85/O[2]
                         net (fo=2, routed)           0.820     3.268    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_85_n_5
    SLICE_X48Y102        LUT3 (Prop_lut3_I2_O)        0.331     3.599 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_66/O
                         net (fo=2, routed)           0.690     4.289    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_66_n_0
    SLICE_X48Y102        LUT4 (Prop_lut4_I3_O)        0.327     4.616 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_70/O
                         net (fo=1, routed)           0.000     4.616    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_70_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.017 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.017    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_16_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.240 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_10/O[0]
                         net (fo=2, routed)           0.696     5.936    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_10_n_7
    SLICE_X43Y101        LUT3 (Prop_lut3_I1_O)        0.293     6.229 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_17__1/O
                         net (fo=2, routed)           0.452     6.681    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_17__1_n_0
    SLICE_X43Y101        LUT5 (Prop_lut5_I4_O)        0.326     7.007 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_3__1/O
                         net (fo=2, routed)           0.619     7.626    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[15]_i_3__1_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.163 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.163    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_1_n_5
    SLICE_X45Y100        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.500     8.479    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/s00_axi_aclk
    SLICE_X45Y100        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[10]/C
                         clock pessimism              0.480     8.960    
                         clock uncertainty           -0.074     8.885    
    SLICE_X45Y100        FDRE (Setup_fdre_C_D)        0.062     8.947    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[10]
  -------------------------------------------------------------------
                         required time                          8.947    
                         arrival time                          -8.163    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/intermediate_reg15_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@10.000ns - clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.158ns  (logic 4.242ns (46.322%)  route 4.916ns (53.678%))
  Logic Levels:           12  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.608    -0.932    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/s00_axi_aclk
    SLICE_X33Y122        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/intermediate_reg15_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y122        FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/intermediate_reg15_reg[6]/Q
                         net (fo=3, routed)           0.963     0.487    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/intermediate_reg15[6]
    SLICE_X33Y119        LUT3 (Prop_lut3_I2_O)        0.154     0.641 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_118/O
                         net (fo=2, routed)           0.690     1.331    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_118_n_0
    SLICE_X33Y119        LUT4 (Prop_lut4_I3_O)        0.327     1.658 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_122/O
                         net (fo=1, routed)           0.000     1.658    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_122_n_0
    SLICE_X33Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.059 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000     2.059    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_86_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.298 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_84/O[2]
                         net (fo=2, routed)           0.797     3.095    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_84_n_5
    SLICE_X36Y119        LUT3 (Prop_lut3_I1_O)        0.331     3.426 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_66/O
                         net (fo=2, routed)           0.648     4.074    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_66_n_0
    SLICE_X36Y119        LUT4 (Prop_lut4_I3_O)        0.327     4.401 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_70/O
                         net (fo=1, routed)           0.000     4.401    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_70_n_0
    SLICE_X36Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.802    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_16_n_0
    SLICE_X36Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.025 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_10/O[0]
                         net (fo=2, routed)           0.735     5.760    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_10_n_7
    SLICE_X49Y122        LUT3 (Prop_lut3_I1_O)        0.293     6.053 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_17__0/O
                         net (fo=2, routed)           0.582     6.635    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_17__0_n_0
    SLICE_X45Y123        LUT5 (Prop_lut5_I4_O)        0.326     6.961 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_3__0/O
                         net (fo=2, routed)           0.501     7.461    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_3__0_n_0
    SLICE_X44Y121        LUT6 (Prop_lut6_I0_O)        0.124     7.585 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_7/O
                         net (fo=1, routed)           0.000     7.585    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_7_n_0
    SLICE_X44Y121        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.225 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.225    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/p_1_in0
    SLICE_X44Y121        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.487     8.466    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/s00_axi_aclk
    SLICE_X44Y121        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]/C
                         clock pessimism              0.560     9.026    
                         clock uncertainty           -0.074     8.951    
    SLICE_X44Y121        FDRE (Setup_fdre_C_D)        0.062     9.013    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]
  -------------------------------------------------------------------
                         required time                          9.013    
                         arrival time                          -8.225    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/intermediate_reg15_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@10.000ns - clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.098ns  (logic 4.182ns (45.968%)  route 4.916ns (54.032%))
  Logic Levels:           12  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.608    -0.932    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/s00_axi_aclk
    SLICE_X33Y122        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/intermediate_reg15_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y122        FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/intermediate_reg15_reg[6]/Q
                         net (fo=3, routed)           0.963     0.487    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/intermediate_reg15[6]
    SLICE_X33Y119        LUT3 (Prop_lut3_I2_O)        0.154     0.641 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_118/O
                         net (fo=2, routed)           0.690     1.331    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_118_n_0
    SLICE_X33Y119        LUT4 (Prop_lut4_I3_O)        0.327     1.658 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_122/O
                         net (fo=1, routed)           0.000     1.658    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_122_n_0
    SLICE_X33Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.059 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000     2.059    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_86_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.298 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_84/O[2]
                         net (fo=2, routed)           0.797     3.095    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_84_n_5
    SLICE_X36Y119        LUT3 (Prop_lut3_I1_O)        0.331     3.426 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_66/O
                         net (fo=2, routed)           0.648     4.074    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_66_n_0
    SLICE_X36Y119        LUT4 (Prop_lut4_I3_O)        0.327     4.401 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_70/O
                         net (fo=1, routed)           0.000     4.401    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_70_n_0
    SLICE_X36Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.802    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_16_n_0
    SLICE_X36Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.025 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_10/O[0]
                         net (fo=2, routed)           0.735     5.760    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_10_n_7
    SLICE_X49Y122        LUT3 (Prop_lut3_I1_O)        0.293     6.053 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_17__0/O
                         net (fo=2, routed)           0.582     6.635    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_17__0_n_0
    SLICE_X45Y123        LUT5 (Prop_lut5_I4_O)        0.326     6.961 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_3__0/O
                         net (fo=2, routed)           0.501     7.461    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_3__0_n_0
    SLICE_X44Y121        LUT6 (Prop_lut6_I0_O)        0.124     7.585 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_7/O
                         net (fo=1, routed)           0.000     7.585    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number[15]_i_7_n_0
    SLICE_X44Y121        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.165 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.165    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[15]_i_1_n_5
    SLICE_X44Y121        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.487     8.466    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/s00_axi_aclk
    SLICE_X44Y121        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[10]/C
                         clock pessimism              0.560     9.026    
                         clock uncertainty           -0.074     8.951    
    SLICE_X44Y121        FDRE (Setup_fdre_C_D)        0.062     9.013    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_y/output_number_reg[10]
  -------------------------------------------------------------------
                         required time                          9.013    
                         arrival time                          -8.165    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@10.000ns - clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.073ns  (logic 4.415ns (48.658%)  route 4.658ns (51.342%))
  Logic Levels:           13  (CARRY4=6 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.617    -0.923    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/s00_axi_aclk
    SLICE_X51Y101        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg1_reg[2]/Q
                         net (fo=3, routed)           0.829     0.361    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg1[2]
    SLICE_X49Y100        LUT3 (Prop_lut3_I1_O)        0.154     0.515 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_59/O
                         net (fo=2, routed)           0.690     1.205    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_59_n_0
    SLICE_X49Y100        LUT4 (Prop_lut4_I3_O)        0.327     1.532 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_62/O
                         net (fo=1, routed)           0.000     1.532    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_62_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.933 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.933    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_51_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.156 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_86/O[0]
                         net (fo=2, routed)           0.828     2.984    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_86_n_7
    SLICE_X50Y101        LUT3 (Prop_lut3_I1_O)        0.299     3.283 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_36/O
                         net (fo=2, routed)           0.721     4.004    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_36_n_0
    SLICE_X48Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.128 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_40/O
                         net (fo=1, routed)           0.000     4.128    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_40_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.678 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.678    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_14_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.900 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_16/O[0]
                         net (fo=2, routed)           0.787     5.687    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_16_n_7
    SLICE_X44Y99         LUT3 (Prop_lut3_I1_O)        0.325     6.012 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_15__1/O
                         net (fo=2, routed)           0.452     6.464    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_15__1_n_0
    SLICE_X44Y99         LUT5 (Prop_lut5_I4_O)        0.326     6.790 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_4__1/O
                         net (fo=2, routed)           0.351     7.142    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_4__1_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I0_O)        0.124     7.266 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_8/O
                         net (fo=1, routed)           0.000     7.266    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_8_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.816 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.816    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_1_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.150 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.150    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_1_n_6
    SLICE_X45Y100        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.500     8.479    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/s00_axi_aclk
    SLICE_X45Y100        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[9]/C
                         clock pessimism              0.560     9.039    
                         clock uncertainty           -0.074     8.964    
    SLICE_X45Y100        FDRE (Setup_fdre_C_D)        0.062     9.026    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[9]
  -------------------------------------------------------------------
                         required time                          9.026    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.987ns  (required time - arrival time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@10.000ns - clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.962ns  (logic 4.304ns (48.022%)  route 4.658ns (51.978%))
  Logic Levels:           13  (CARRY4=6 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.617    -0.923    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/s00_axi_aclk
    SLICE_X51Y101        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg1_reg[2]/Q
                         net (fo=3, routed)           0.829     0.361    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg1[2]
    SLICE_X49Y100        LUT3 (Prop_lut3_I1_O)        0.154     0.515 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_59/O
                         net (fo=2, routed)           0.690     1.205    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_59_n_0
    SLICE_X49Y100        LUT4 (Prop_lut4_I3_O)        0.327     1.532 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_62/O
                         net (fo=1, routed)           0.000     1.532    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_62_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.933 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.933    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_51_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.156 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_86/O[0]
                         net (fo=2, routed)           0.828     2.984    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_86_n_7
    SLICE_X50Y101        LUT3 (Prop_lut3_I1_O)        0.299     3.283 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_36/O
                         net (fo=2, routed)           0.721     4.004    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_36_n_0
    SLICE_X48Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.128 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_40/O
                         net (fo=1, routed)           0.000     4.128    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_40_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.678 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.678    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_14_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.900 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_16/O[0]
                         net (fo=2, routed)           0.787     5.687    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_16_n_7
    SLICE_X44Y99         LUT3 (Prop_lut3_I1_O)        0.325     6.012 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_15__1/O
                         net (fo=2, routed)           0.452     6.464    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_15__1_n_0
    SLICE_X44Y99         LUT5 (Prop_lut5_I4_O)        0.326     6.790 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_4__1/O
                         net (fo=2, routed)           0.351     7.142    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_4__1_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I0_O)        0.124     7.266 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_8/O
                         net (fo=1, routed)           0.000     7.266    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_8_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.816 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.816    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_1_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.039 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.039    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_1_n_7
    SLICE_X45Y100        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.500     8.479    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/s00_axi_aclk
    SLICE_X45Y100        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[8]/C
                         clock pessimism              0.560     9.039    
                         clock uncertainty           -0.074     8.964    
    SLICE_X45Y100        FDRE (Setup_fdre_C_D)        0.062     9.026    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[8]
  -------------------------------------------------------------------
                         required time                          9.026    
                         arrival time                          -8.039    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             1.000ns  (required time - arrival time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/intermediate_reg12_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@10.000ns - clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.946ns  (logic 3.877ns (43.338%)  route 5.069ns (56.662%))
  Logic Levels:           12  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.625    -0.915    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/s00_axi_aclk
    SLICE_X36Y102        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/intermediate_reg12_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/intermediate_reg12_reg[2]/Q
                         net (fo=3, routed)           0.942     0.483    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/intermediate_reg12[2]
    SLICE_X36Y106        LUT3 (Prop_lut3_I2_O)        0.153     0.636 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_52/O
                         net (fo=2, routed)           0.648     1.284    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_52_n_0
    SLICE_X36Y106        LUT4 (Prop_lut4_I3_O)        0.327     1.611 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_55/O
                         net (fo=1, routed)           0.000     1.611    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_55_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     1.859 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[7]_i_50/O[3]
                         net (fo=2, routed)           0.792     2.652    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[7]_i_50_n_4
    SLICE_X34Y106        LUT3 (Prop_lut3_I1_O)        0.331     2.983 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_37/O
                         net (fo=2, routed)           0.616     3.599    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_37_n_0
    SLICE_X34Y107        LUT4 (Prop_lut4_I3_O)        0.355     3.954 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_41/O
                         net (fo=1, routed)           0.000     3.954    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_41_n_0
    SLICE_X34Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.467 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.467    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[7]_i_14_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.686 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_16/O[0]
                         net (fo=2, routed)           0.896     5.581    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_16_n_7
    SLICE_X29Y104        LUT3 (Prop_lut3_I2_O)        0.295     5.876 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_11/O
                         net (fo=2, routed)           0.595     6.471    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_11_n_0
    SLICE_X28Y104        LUT5 (Prop_lut5_I3_O)        0.124     6.595 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_3/O
                         net (fo=2, routed)           0.579     7.175    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_3_n_0
    SLICE_X31Y104        LUT6 (Prop_lut6_I0_O)        0.124     7.299 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_7/O
                         net (fo=1, routed)           0.000     7.299    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[7]_i_7_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.697 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.697    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[7]_i_1_n_0
    SLICE_X31Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.031 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.031    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_1_n_6
    SLICE_X31Y105        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.504     8.483    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/s00_axi_aclk
    SLICE_X31Y105        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[9]/C
                         clock pessimism              0.560     9.043    
                         clock uncertainty           -0.074     8.968    
    SLICE_X31Y105        FDRE (Setup_fdre_C_D)        0.062     9.030    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[9]
  -------------------------------------------------------------------
                         required time                          9.030    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.003ns  (required time - arrival time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/intermediate_reg13_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@10.000ns - clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.945ns  (logic 4.275ns (47.791%)  route 4.670ns (52.209%))
  Logic Levels:           12  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.622    -0.918    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/s00_axi_aclk
    SLICE_X38Y107        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/intermediate_reg13_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.400 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/intermediate_reg13_reg[6]/Q
                         net (fo=3, routed)           1.023     0.623    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/intermediate_reg13[6]
    SLICE_X36Y107        LUT3 (Prop_lut3_I0_O)        0.154     0.777 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_126/O
                         net (fo=2, routed)           0.690     1.467    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_126_n_0
    SLICE_X36Y107        LUT4 (Prop_lut4_I3_O)        0.327     1.794 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_130/O
                         net (fo=1, routed)           0.000     1.794    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_130_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.195 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000     2.195    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_87_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.434 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_85/O[2]
                         net (fo=2, routed)           0.653     3.087    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_85_n_5
    SLICE_X34Y108        LUT3 (Prop_lut3_I2_O)        0.331     3.418 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_66/O
                         net (fo=2, routed)           0.708     4.125    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_66_n_0
    SLICE_X34Y108        LUT4 (Prop_lut4_I3_O)        0.331     4.456 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_70/O
                         net (fo=1, routed)           0.000     4.456    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_70_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.832 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.832    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_16_n_0
    SLICE_X34Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.051 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_10/O[0]
                         net (fo=2, routed)           0.699     5.751    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_10_n_7
    SLICE_X31Y106        LUT3 (Prop_lut3_I1_O)        0.289     6.040 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_17/O
                         net (fo=2, routed)           0.452     6.492    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_17_n_0
    SLICE_X31Y106        LUT5 (Prop_lut5_I4_O)        0.326     6.818 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_3/O
                         net (fo=2, routed)           0.445     7.263    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_3_n_0
    SLICE_X31Y105        LUT6 (Prop_lut6_I0_O)        0.124     7.387 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_7/O
                         net (fo=1, routed)           0.000     7.387    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_7_n_0
    SLICE_X31Y105        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.027 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.027    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/p_1_in0
    SLICE_X31Y105        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.504     8.483    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/s00_axi_aclk
    SLICE_X31Y105        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]/C
                         clock pessimism              0.560     9.043    
                         clock uncertainty           -0.074     8.968    
    SLICE_X31Y105        FDRE (Setup_fdre_C_D)        0.062     9.030    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]
  -------------------------------------------------------------------
                         required time                          9.030    
                         arrival time                          -8.027    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.058ns  (required time - arrival time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@10.000ns - clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.829ns  (logic 4.171ns (47.243%)  route 4.658ns (52.757%))
  Logic Levels:           12  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.617    -0.923    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/s00_axi_aclk
    SLICE_X51Y101        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg1_reg[2]/Q
                         net (fo=3, routed)           0.829     0.361    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/intermediate_reg1[2]
    SLICE_X49Y100        LUT3 (Prop_lut3_I1_O)        0.154     0.515 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_59/O
                         net (fo=2, routed)           0.690     1.205    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_59_n_0
    SLICE_X49Y100        LUT4 (Prop_lut4_I3_O)        0.327     1.532 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_62/O
                         net (fo=1, routed)           0.000     1.532    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_62_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.933 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.933    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_51_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.156 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_86/O[0]
                         net (fo=2, routed)           0.828     2.984    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_86_n_7
    SLICE_X50Y101        LUT3 (Prop_lut3_I1_O)        0.299     3.283 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_36/O
                         net (fo=2, routed)           0.721     4.004    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_36_n_0
    SLICE_X48Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.128 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_40/O
                         net (fo=1, routed)           0.000     4.128    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_40_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.678 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.678    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_14_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.900 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_16/O[0]
                         net (fo=2, routed)           0.787     5.687    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[15]_i_16_n_7
    SLICE_X44Y99         LUT3 (Prop_lut3_I1_O)        0.325     6.012 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_15__1/O
                         net (fo=2, routed)           0.452     6.464    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_15__1_n_0
    SLICE_X44Y99         LUT5 (Prop_lut5_I4_O)        0.326     6.790 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_4__1/O
                         net (fo=2, routed)           0.351     7.142    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_4__1_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I0_O)        0.124     7.266 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_8/O
                         net (fo=1, routed)           0.000     7.266    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number[7]_i_8_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.906 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.906    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]_i_1_n_4
    SLICE_X45Y99         FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.516     8.496    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/s00_axi_aclk
    SLICE_X45Y99         FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]/C
                         clock pessimism              0.480     8.976    
                         clock uncertainty           -0.074     8.902    
    SLICE_X45Y99         FDRE (Setup_fdre_C_D)        0.062     8.964    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_z/output_number_reg[7]
  -------------------------------------------------------------------
                         required time                          8.964    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.063ns  (required time - arrival time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/intermediate_reg13_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@10.000ns - clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.885ns  (logic 4.215ns (47.438%)  route 4.670ns (52.562%))
  Logic Levels:           12  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.622    -0.918    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/s00_axi_aclk
    SLICE_X38Y107        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/intermediate_reg13_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.400 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/intermediate_reg13_reg[6]/Q
                         net (fo=3, routed)           1.023     0.623    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/intermediate_reg13[6]
    SLICE_X36Y107        LUT3 (Prop_lut3_I0_O)        0.154     0.777 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_126/O
                         net (fo=2, routed)           0.690     1.467    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_126_n_0
    SLICE_X36Y107        LUT4 (Prop_lut4_I3_O)        0.327     1.794 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_130/O
                         net (fo=1, routed)           0.000     1.794    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_130_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.195 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000     2.195    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_87_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.434 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_85/O[2]
                         net (fo=2, routed)           0.653     3.087    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_85_n_5
    SLICE_X34Y108        LUT3 (Prop_lut3_I2_O)        0.331     3.418 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_66/O
                         net (fo=2, routed)           0.708     4.125    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_66_n_0
    SLICE_X34Y108        LUT4 (Prop_lut4_I3_O)        0.331     4.456 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_70/O
                         net (fo=1, routed)           0.000     4.456    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_70_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.832 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.832    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_16_n_0
    SLICE_X34Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.051 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_10/O[0]
                         net (fo=2, routed)           0.699     5.751    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_10_n_7
    SLICE_X31Y106        LUT3 (Prop_lut3_I1_O)        0.289     6.040 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_17/O
                         net (fo=2, routed)           0.452     6.492    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_17_n_0
    SLICE_X31Y106        LUT5 (Prop_lut5_I4_O)        0.326     6.818 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_3/O
                         net (fo=2, routed)           0.445     7.263    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_3_n_0
    SLICE_X31Y105        LUT6 (Prop_lut6_I0_O)        0.124     7.387 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_7/O
                         net (fo=1, routed)           0.000     7.387    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number[15]_i_7_n_0
    SLICE_X31Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.967 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.967    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[15]_i_1_n_5
    SLICE_X31Y105        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        1.504     8.483    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/s00_axi_aclk
    SLICE_X31Y105        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[10]/C
                         clock pessimism              0.560     9.043    
                         clock uncertainty           -0.074     8.968    
    SLICE_X31Y105        FDRE (Setup_fdre_C_D)        0.062     9.030    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/filter_x/output_number_reg[10]
  -------------------------------------------------------------------
                         required time                          9.030    
                         arrival time                          -7.967    
  -------------------------------------------------------------------
                         slack                                  1.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns - clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.565    -0.599    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst/Clk
    SLICE_X15Y71         FDRE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst/Using_FPGA.Native/Q
                         net (fo=1, routed)           0.054    -0.404    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst/Using_FPGA.Native_n_0
    SLICE_X14Y71         LUT2 (Prop_lut2_I1_O)        0.045    -0.359 r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst/wb_exception_kind_i[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.359    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_kind[31]
    SLICE_X14Y71         FDRE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.834    -0.839    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X14Y71         FDRE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X14Y71         FDRE (Hold_fdre_C_D)         0.121    -0.391    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[31]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 handgesture_mb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/ACK_EN_SYNC_ON_AXI_CLK_GEN.NO_CASCADE_MASTER.second_ack_sync_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/FSM_sequential_IRQ_LEVEL_GEN.IRQ_LEVEL_FAST_ON_AXI_CLK_GEN.current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns - clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.575    -0.589    handgesture_mb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X9Y94          FDRE                                         r  handgesture_mb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/ACK_EN_SYNC_ON_AXI_CLK_GEN.NO_CASCADE_MASTER.second_ack_sync_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  handgesture_mb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/ACK_EN_SYNC_ON_AXI_CLK_GEN.NO_CASCADE_MASTER.second_ack_sync_d2_reg/Q
                         net (fo=1, routed)           0.054    -0.394    handgesture_mb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/second_ack_sync_d2
    SLICE_X8Y94          LUT5 (Prop_lut5_I2_O)        0.045    -0.349 r  handgesture_mb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/FSM_sequential_IRQ_LEVEL_GEN.IRQ_LEVEL_FAST_ON_AXI_CLK_GEN.current_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.349    handgesture_mb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/FSM_sequential_IRQ_LEVEL_GEN.IRQ_LEVEL_FAST_ON_AXI_CLK_GEN.current_state[1]_i_1_n_0
    SLICE_X8Y94          FDRE                                         r  handgesture_mb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/FSM_sequential_IRQ_LEVEL_GEN.IRQ_LEVEL_FAST_ON_AXI_CLK_GEN.current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.846    -0.827    handgesture_mb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X8Y94          FDRE                                         r  handgesture_mb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/FSM_sequential_IRQ_LEVEL_GEN.IRQ_LEVEL_FAST_ON_AXI_CLK_GEN.current_state_reg[1]/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.074    -0.502    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.121    -0.381    handgesture_mb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/FSM_sequential_IRQ_LEVEL_GEN.IRQ_LEVEL_FAST_ON_AXI_CLK_GEN.current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[4].x_reg[5][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].x_reg[6][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns - clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.251ns (52.140%)  route 0.230ns (47.860%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.558    -0.606    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/s00_axi_aclk
    SLICE_X55Y103        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[4].x_reg[5][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[4].x_reg[5][9]/Q
                         net (fo=3, routed)           0.230    -0.235    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[4].x_reg[5]_87[9]
    SLICE_X51Y108        LUT3 (Prop_lut3_I0_O)        0.045    -0.190 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].x[6][11]_i_4__1/O
                         net (fo=1, routed)           0.000    -0.190    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].x[6][11]_i_4__1_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.125 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].x_reg[6][11]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    -0.125    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].x_reg[6][11]_i_1__1_n_6
    SLICE_X51Y108        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].x_reg[6][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.828    -0.845    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/s00_axi_aclk
    SLICE_X51Y108        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].x_reg[6][9]/C
                         clock pessimism              0.504    -0.341    
                         clock uncertainty            0.074    -0.267    
    SLICE_X51Y108        FDRE (Hold_fdre_C_D)         0.105    -0.162    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].x_reg[6][9]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].z_reg[6][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z_reg[7][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns - clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.272ns (55.169%)  route 0.221ns (44.831%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.556    -0.608    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/s00_axi_aclk
    SLICE_X54Y110        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].z_reg[6][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y110        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].z_reg[6][23]/Q
                         net (fo=1, routed)           0.221    -0.223    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].z_reg[6]_92[23]
    SLICE_X49Y109        LUT2 (Prop_lut2_I0_O)        0.045    -0.178 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z[7][23]_i_3__1/O
                         net (fo=1, routed)           0.000    -0.178    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z[7][23]_i_3__1_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.115 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z_reg[7][23]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.115    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z_reg[7][23]_i_1__1_n_4
    SLICE_X49Y109        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z_reg[7][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.830    -0.843    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/s00_axi_aclk
    SLICE_X49Y109        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z_reg[7][23]/C
                         clock pessimism              0.504    -0.339    
                         clock uncertainty            0.074    -0.265    
    SLICE_X49Y109        FDRE (Hold_fdre_C_D)         0.105    -0.160    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z_reg[7][23]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Interrupt_Brk_combo_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns - clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.565    -0.599    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I/Clk
    SLICE_X11Y72         FDRE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I/Using_FPGA.Native/Q
                         net (fo=2, routed)           0.067    -0.391    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/of_MSR[0]
    SLICE_X10Y72         LUT5 (Prop_lut5_I1_O)        0.045    -0.346 r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Interrupt_Brk_combo_i_1/O
                         net (fo=1, routed)           0.000    -0.346    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/of_Interrupt
    SLICE_X10Y72         FDRE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Interrupt_Brk_combo_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.833    -0.840    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X10Y72         FDRE                                         r  handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Interrupt_Brk_combo_reg/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X10Y72         FDRE (Hold_fdre_C_D)         0.120    -0.392    handgesture_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Interrupt_Brk_combo_reg
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].z_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z_reg[7][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns - clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.274ns (55.492%)  route 0.220ns (44.508%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.558    -0.606    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/s00_axi_aclk
    SLICE_X54Y106        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].z_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y106        FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].z_reg[6][5]/Q
                         net (fo=1, routed)           0.220    -0.222    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].z_reg[6]_92[5]
    SLICE_X49Y105        LUT2 (Prop_lut2_I0_O)        0.045    -0.177 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z[7][7]_i_5__1/O
                         net (fo=1, routed)           0.000    -0.177    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z[7][7]_i_5__1_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.112 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z_reg[7][7]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    -0.112    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z_reg[7][7]_i_1__1_n_6
    SLICE_X49Y105        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.831    -0.842    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/s00_axi_aclk
    SLICE_X49Y105        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z_reg[7][5]/C
                         clock pessimism              0.504    -0.338    
                         clock uncertainty            0.074    -0.264    
    SLICE_X49Y105        FDRE (Hold_fdre_C_D)         0.105    -0.159    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].z_reg[7][5]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 handgesture_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns - clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.576    -0.588    handgesture_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X13Y98         FDRE                                         r  handgesture_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  handgesture_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[6]/Q
                         net (fo=4, routed)           0.068    -0.379    handgesture_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/Q[0]
    SLICE_X12Y98         LUT5 (Prop_lut5_I0_O)        0.045    -0.334 r  handgesture_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_i_1/O
                         net (fo=1, routed)           0.000    -0.334    handgesture_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_i_1_n_0
    SLICE_X12Y98         FDRE                                         r  handgesture_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.847    -0.826    handgesture_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X12Y98         FDRE                                         r  handgesture_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.074    -0.501    
    SLICE_X12Y98         FDRE (Hold_fdre_C_D)         0.120    -0.381    handgesture_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 handgesture_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns - clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.565    -0.599    handgesture_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X35Y101        FDRE                                         r  handgesture_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  handgesture_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.402    handgesture_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X35Y101        FDRE                                         r  handgesture_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.836    -0.837    handgesture_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X35Y101        FDRE                                         r  handgesture_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.074    -0.525    
    SLICE_X35Y101        FDRE (Hold_fdre_C_D)         0.075    -0.450    handgesture_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].x_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].x_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns - clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.249ns (51.105%)  route 0.238ns (48.895%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.559    -0.605    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/s00_axi_aclk
    SLICE_X51Y106        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].x_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].x_reg[6][3]/Q
                         net (fo=2, routed)           0.238    -0.226    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[5].x_reg[6]_90[3]
    SLICE_X53Y112        LUT3 (Prop_lut3_I0_O)        0.045    -0.181 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].x[7][3]_i_3__1/O
                         net (fo=1, routed)           0.000    -0.181    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].x[7][3]_i_3__1_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.118 r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].x_reg[7][3]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.118    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].x_reg[7][3]_i_1__1_n_4
    SLICE_X53Y112        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].x_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.823    -0.849    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/s00_axi_aclk
    SLICE_X53Y112        FDRE                                         r  handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].x_reg[7][3]/C
                         clock pessimism              0.504    -0.345    
                         clock uncertainty            0.074    -0.271    
    SLICE_X53Y112        FDRE (Hold_fdre_C_D)         0.105    -0.166    handgesture_mb_i/myip_slave2_0/inst/myip_slave2_v1_0_S00_AXI_inst/cordic_counter_z/cordic1/xyz[6].x_reg[7][3]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 handgesture_mb_i/bt_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_handgesture_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            handgesture_mb_i/bt_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_handgesture_mb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_handgesture_mb_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_handgesture_mb_clk_wiz_1_0_1 rise@0.000ns - clk_out1_handgesture_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.131%)  route 0.115ns (44.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_handgesture_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.598    -0.566    handgesture_mb_i/bt_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X0Y104         FDRE                                         r  handgesture_mb_i/bt_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  handgesture_mb_i/bt_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/Q
                         net (fo=3, routed)           0.115    -0.310    handgesture_mb_i/bt_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X2Y104         SRL16E                                       r  handgesture_mb_i/bt_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_handgesture_mb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    handgesture_mb_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  handgesture_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    handgesture_mb_i/clk_wiz_1/inst/clk_in1_handgesture_mb_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  handgesture_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    handgesture_mb_i/clk_wiz_1/inst/clk_out1_handgesture_mb_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  handgesture_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5785, routed)        0.871    -0.802    handgesture_mb_i/bt_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X2Y104         SRL16E                                       r  handgesture_mb_i/bt_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.074    -0.476    
    SLICE_X2Y104         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.361    handgesture_mb_i/bt_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.050    





