<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Mark6: src/extern/PF_RING-4.7.0/drivers/intel/igb/igb-3.0.22/src/e1000_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.4 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div id="top">
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Mark6</div>
   <div id="projectbrief">Mark6 VLBI data acquisition software.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_249616ead0532db7c581c28062f7a49e.html">src</a>      </li>
      <li class="navelem"><a class="el" href="dir_99a38eff05bc1388efa7bcbb456e2008.html">extern</a>      </li>
      <li class="navelem"><a class="el" href="dir_53c688ba8854e22dd560901b085b7a24.html">PF_RING-4.7.0</a>      </li>
      <li class="navelem"><a class="el" href="dir_08abce4056e40422ca54188a7ad15713.html">drivers</a>      </li>
      <li class="navelem"><a class="el" href="dir_0aa32237f90cad5b43b1dfe5d6b3443b.html">intel</a>      </li>
      <li class="navelem"><a class="el" href="dir_3c2810a9602a6e1cace3517f89aee72b.html">igb</a>      </li>
      <li class="navelem"><a class="el" href="dir_7e6283e46a535da0a7c1aa2c5482db05.html">igb-3.0.22</a>      </li>
      <li class="navelem"><a class="el" href="dir_0c425da04c49dcf9213f9b26dcbb667f.html">src</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">e1000_regs.h</div>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*******************************************************************************</span>
<a name="l00002"></a>00002 <span class="comment"></span>
<a name="l00003"></a>00003 <span class="comment">  Intel(R) Gigabit Ethernet Linux driver</span>
<a name="l00004"></a>00004 <span class="comment">  Copyright(c) 2007-2010 Intel Corporation.</span>
<a name="l00005"></a>00005 <span class="comment"></span>
<a name="l00006"></a>00006 <span class="comment">  This program is free software; you can redistribute it and/or modify it</span>
<a name="l00007"></a>00007 <span class="comment">  under the terms and conditions of the GNU General Public License,</span>
<a name="l00008"></a>00008 <span class="comment">  version 2, as published by the Free Software Foundation.</span>
<a name="l00009"></a>00009 <span class="comment"></span>
<a name="l00010"></a>00010 <span class="comment">  This program is distributed in the hope it will be useful, but WITHOUT</span>
<a name="l00011"></a>00011 <span class="comment">  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<a name="l00012"></a>00012 <span class="comment">  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<a name="l00013"></a>00013 <span class="comment">  more details.</span>
<a name="l00014"></a>00014 <span class="comment"></span>
<a name="l00015"></a>00015 <span class="comment">  You should have received a copy of the GNU General Public License along with</span>
<a name="l00016"></a>00016 <span class="comment">  this program; if not, write to the Free Software Foundation, Inc.,</span>
<a name="l00017"></a>00017 <span class="comment">  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.</span>
<a name="l00018"></a>00018 <span class="comment"></span>
<a name="l00019"></a>00019 <span class="comment">  The full GNU General Public License is included in this distribution in</span>
<a name="l00020"></a>00020 <span class="comment">  the file called &quot;COPYING&quot;.</span>
<a name="l00021"></a>00021 <span class="comment"></span>
<a name="l00022"></a>00022 <span class="comment">  Contact Information:</span>
<a name="l00023"></a>00023 <span class="comment">  e1000-devel Mailing List &lt;e1000-devel@lists.sourceforge.net&gt;</span>
<a name="l00024"></a>00024 <span class="comment">  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497</span>
<a name="l00025"></a>00025 <span class="comment"></span>
<a name="l00026"></a>00026 <span class="comment">*******************************************************************************/</span>
<a name="l00027"></a>00027 
<a name="l00028"></a>00028 <span class="preprocessor">#ifndef _E1000_REGS_H_</span>
<a name="l00029"></a>00029 <span class="preprocessor"></span><span class="preprocessor">#define _E1000_REGS_H_</span>
<a name="l00030"></a>00030 <span class="preprocessor"></span>
<a name="l00031"></a>00031 <span class="preprocessor">#define E1000_CTRL     0x00000  </span><span class="comment">/* Device Control - RW */</span>
<a name="l00032"></a>00032 <span class="preprocessor">#define E1000_CTRL_DUP 0x00004  </span><span class="comment">/* Device Control Duplicate (Shadow) - RW */</span>
<a name="l00033"></a>00033 <span class="preprocessor">#define E1000_STATUS   0x00008  </span><span class="comment">/* Device Status - RO */</span>
<a name="l00034"></a>00034 <span class="preprocessor">#define E1000_EECD     0x00010  </span><span class="comment">/* EEPROM/Flash Control - RW */</span>
<a name="l00035"></a>00035 <span class="preprocessor">#define E1000_EERD     0x00014  </span><span class="comment">/* EEPROM Read - RW */</span>
<a name="l00036"></a>00036 <span class="preprocessor">#define E1000_CTRL_EXT 0x00018  </span><span class="comment">/* Extended Device Control - RW */</span>
<a name="l00037"></a>00037 <span class="preprocessor">#define E1000_FLA      0x0001C  </span><span class="comment">/* Flash Access - RW */</span>
<a name="l00038"></a>00038 <span class="preprocessor">#define E1000_MDIC     0x00020  </span><span class="comment">/* MDI Control - RW */</span>
<a name="l00039"></a>00039 <span class="preprocessor">#define E1000_MDICNFG  0x00E04  </span><span class="comment">/* MDI Config - RW */</span>
<a name="l00040"></a>00040 <span class="preprocessor">#define E1000_REGISTER_SET_SIZE        0x20000 </span><span class="comment">/* CSR Size */</span>
<a name="l00041"></a>00041 <span class="preprocessor">#define E1000_EEPROM_INIT_CTRL_WORD_2  0x0F </span><span class="comment">/* EEPROM Init Ctrl Word 2 */</span>
<a name="l00042"></a>00042 <span class="preprocessor">#define E1000_BARCTRL                  0x5BBC </span><span class="comment">/* BAR ctrl reg */</span>
<a name="l00043"></a>00043 <span class="preprocessor">#define E1000_BARCTRL_FLSIZE           0x0700 </span><span class="comment">/* BAR ctrl Flsize */</span>
<a name="l00044"></a>00044 <span class="preprocessor">#define E1000_BARCTRL_CSRSIZE          0x2000 </span><span class="comment">/* BAR ctrl CSR size */</span>
<a name="l00045"></a>00045 <span class="preprocessor">#define E1000_SCTL     0x00024  </span><span class="comment">/* SerDes Control - RW */</span>
<a name="l00046"></a>00046 <span class="preprocessor">#define E1000_FCAL     0x00028  </span><span class="comment">/* Flow Control Address Low - RW */</span>
<a name="l00047"></a>00047 <span class="preprocessor">#define E1000_FCAH     0x0002C  </span><span class="comment">/* Flow Control Address High -RW */</span>
<a name="l00048"></a>00048 <span class="preprocessor">#define E1000_FEXT     0x0002C  </span><span class="comment">/* Future Extended - RW */</span>
<a name="l00049"></a>00049 <span class="preprocessor">#define E1000_FEXTNVM4 0x00024  </span><span class="comment">/* Future Extended NVM 4 - RW */</span>
<a name="l00050"></a>00050 <span class="preprocessor">#define E1000_FEXTNVM  0x00028  </span><span class="comment">/* Future Extended NVM - RW */</span>
<a name="l00051"></a>00051 <span class="preprocessor">#define E1000_FCT      0x00030  </span><span class="comment">/* Flow Control Type - RW */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#define E1000_CONNSW   0x00034  </span><span class="comment">/* Copper/Fiber switch control - RW */</span>
<a name="l00053"></a>00053 <span class="preprocessor">#define E1000_VET      0x00038  </span><span class="comment">/* VLAN Ether Type - RW */</span>
<a name="l00054"></a>00054 <span class="preprocessor">#define E1000_ICR      0x000C0  </span><span class="comment">/* Interrupt Cause Read - R/clr */</span>
<a name="l00055"></a>00055 <span class="preprocessor">#define E1000_ITR      0x000C4  </span><span class="comment">/* Interrupt Throttling Rate - RW */</span>
<a name="l00056"></a>00056 <span class="preprocessor">#define E1000_ICS      0x000C8  </span><span class="comment">/* Interrupt Cause Set - WO */</span>
<a name="l00057"></a>00057 <span class="preprocessor">#define E1000_IMS      0x000D0  </span><span class="comment">/* Interrupt Mask Set - RW */</span>
<a name="l00058"></a>00058 <span class="preprocessor">#define E1000_IMC      0x000D8  </span><span class="comment">/* Interrupt Mask Clear - WO */</span>
<a name="l00059"></a>00059 <span class="preprocessor">#define E1000_IAM      0x000E0  </span><span class="comment">/* Interrupt Acknowledge Auto Mask */</span>
<a name="l00060"></a>00060 <span class="preprocessor">#define E1000_RCTL     0x00100  </span><span class="comment">/* Rx Control - RW */</span>
<a name="l00061"></a>00061 <span class="preprocessor">#define E1000_FCTTV    0x00170  </span><span class="comment">/* Flow Control Transmit Timer Value - RW */</span>
<a name="l00062"></a>00062 <span class="preprocessor">#define E1000_TXCW     0x00178  </span><span class="comment">/* Tx Configuration Word - RW */</span>
<a name="l00063"></a>00063 <span class="preprocessor">#define E1000_RXCW     0x00180  </span><span class="comment">/* Rx Configuration Word - RO */</span>
<a name="l00064"></a>00064 <span class="preprocessor">#define E1000_EICR     0x01580  </span><span class="comment">/* Ext. Interrupt Cause Read - R/clr */</span>
<a name="l00065"></a>00065 <span class="preprocessor">#define E1000_EITR(_n) (0x01680 + (0x4 * (_n)))</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#define E1000_EICS     0x01520  </span><span class="comment">/* Ext. Interrupt Cause Set - W0 */</span>
<a name="l00067"></a>00067 <span class="preprocessor">#define E1000_EIMS     0x01524  </span><span class="comment">/* Ext. Interrupt Mask Set/Read - RW */</span>
<a name="l00068"></a>00068 <span class="preprocessor">#define E1000_EIMC     0x01528  </span><span class="comment">/* Ext. Interrupt Mask Clear - WO */</span>
<a name="l00069"></a>00069 <span class="preprocessor">#define E1000_EIAC     0x0152C  </span><span class="comment">/* Ext. Interrupt Auto Clear - RW */</span>
<a name="l00070"></a>00070 <span class="preprocessor">#define E1000_EIAM     0x01530  </span><span class="comment">/* Ext. Interrupt Ack Auto Clear Mask - RW */</span>
<a name="l00071"></a>00071 <span class="preprocessor">#define E1000_GPIE     0x01514  </span><span class="comment">/* General Purpose Interrupt Enable - RW */</span>
<a name="l00072"></a>00072 <span class="preprocessor">#define E1000_IVAR0    0x01700  </span><span class="comment">/* Interrupt Vector Allocation (array) - RW */</span>
<a name="l00073"></a>00073 <span class="preprocessor">#define E1000_IVAR_MISC 0x01740 </span><span class="comment">/* IVAR for &quot;other&quot; causes - RW */</span>
<a name="l00074"></a>00074 <span class="preprocessor">#define E1000_TCTL     0x00400  </span><span class="comment">/* Tx Control - RW */</span>
<a name="l00075"></a>00075 <span class="preprocessor">#define E1000_TCTL_EXT 0x00404  </span><span class="comment">/* Extended Tx Control - RW */</span>
<a name="l00076"></a>00076 <span class="preprocessor">#define E1000_TIPG     0x00410  </span><span class="comment">/* Tx Inter-packet gap -RW */</span>
<a name="l00077"></a>00077 <span class="preprocessor">#define E1000_TBT      0x00448  </span><span class="comment">/* Tx Burst Timer - RW */</span>
<a name="l00078"></a>00078 <span class="preprocessor">#define E1000_AIT      0x00458  </span><span class="comment">/* Adaptive Interframe Spacing Throttle - RW */</span>
<a name="l00079"></a>00079 <span class="preprocessor">#define E1000_LEDCTL   0x00E00  </span><span class="comment">/* LED Control - RW */</span>
<a name="l00080"></a>00080 <span class="preprocessor">#define E1000_EXTCNF_CTRL  0x00F00  </span><span class="comment">/* Extended Configuration Control */</span>
<a name="l00081"></a>00081 <span class="preprocessor">#define E1000_EXTCNF_SIZE  0x00F08  </span><span class="comment">/* Extended Configuration Size */</span>
<a name="l00082"></a>00082 <span class="preprocessor">#define E1000_PHY_CTRL     0x00F10  </span><span class="comment">/* PHY Control Register in CSR */</span>
<a name="l00083"></a>00083 <span class="preprocessor">#define E1000_PBA      0x01000  </span><span class="comment">/* Packet Buffer Allocation - RW */</span>
<a name="l00084"></a>00084 <span class="preprocessor">#define E1000_PBS      0x01008  </span><span class="comment">/* Packet Buffer Size */</span>
<a name="l00085"></a>00085 <span class="preprocessor">#define E1000_EEMNGCTL 0x01010  </span><span class="comment">/* MNG EEprom Control */</span>
<a name="l00086"></a>00086 <span class="preprocessor">#define E1000_EEARBC   0x01024  </span><span class="comment">/* EEPROM Auto Read Bus Control */</span>
<a name="l00087"></a>00087 <span class="preprocessor">#define E1000_FLASHT   0x01028  </span><span class="comment">/* FLASH Timer Register */</span>
<a name="l00088"></a>00088 <span class="preprocessor">#define E1000_EEWR     0x0102C  </span><span class="comment">/* EEPROM Write Register - RW */</span>
<a name="l00089"></a>00089 <span class="preprocessor">#define E1000_FLSWCTL  0x01030  </span><span class="comment">/* FLASH control register */</span>
<a name="l00090"></a>00090 <span class="preprocessor">#define E1000_FLSWDATA 0x01034  </span><span class="comment">/* FLASH data register */</span>
<a name="l00091"></a>00091 <span class="preprocessor">#define E1000_FLSWCNT  0x01038  </span><span class="comment">/* FLASH Access Counter */</span>
<a name="l00092"></a>00092 <span class="preprocessor">#define E1000_FLOP     0x0103C  </span><span class="comment">/* FLASH Opcode Register */</span>
<a name="l00093"></a>00093 <span class="preprocessor">#define E1000_I2CCMD   0x01028  </span><span class="comment">/* SFPI2C Command Register - RW */</span>
<a name="l00094"></a>00094 <span class="preprocessor">#define E1000_I2CPARAMS 0x0102C </span><span class="comment">/* SFPI2C Parameters Register - RW */</span>
<a name="l00095"></a>00095 <span class="preprocessor">#define E1000_WDSTP    0x01040  </span><span class="comment">/* Watchdog Setup - RW */</span>
<a name="l00096"></a>00096 <span class="preprocessor">#define E1000_SWDSTS   0x01044  </span><span class="comment">/* SW Device Status - RW */</span>
<a name="l00097"></a>00097 <span class="preprocessor">#define E1000_FRTIMER  0x01048  </span><span class="comment">/* Free Running Timer - RW */</span>
<a name="l00098"></a>00098 <span class="preprocessor">#define E1000_TCPTIMER 0x0104C  </span><span class="comment">/* TCP Timer - RW */</span>
<a name="l00099"></a>00099 <span class="preprocessor">#define E1000_VPDDIAG  0x01060  </span><span class="comment">/* VPD Diagnostic - RO */</span>
<a name="l00100"></a>00100 <span class="preprocessor">#define E1000_ICR_V2   0x01500  </span><span class="comment">/* Interrupt Cause - new location - RC */</span>
<a name="l00101"></a>00101 <span class="preprocessor">#define E1000_ICS_V2   0x01504  </span><span class="comment">/* Interrupt Cause Set - new location - WO */</span>
<a name="l00102"></a>00102 <span class="preprocessor">#define E1000_IMS_V2   0x01508  </span><span class="comment">/* Interrupt Mask Set/Read - new location - RW */</span>
<a name="l00103"></a>00103 <span class="preprocessor">#define E1000_IMC_V2   0x0150C  </span><span class="comment">/* Interrupt Mask Clear - new location - WO */</span>
<a name="l00104"></a>00104 <span class="preprocessor">#define E1000_IAM_V2   0x01510  </span><span class="comment">/* Interrupt Ack Auto Mask - new location - RW */</span>
<a name="l00105"></a>00105 <span class="preprocessor">#define E1000_ERT      0x02008  </span><span class="comment">/* Early Rx Threshold - RW */</span>
<a name="l00106"></a>00106 <span class="preprocessor">#define E1000_FCRTL    0x02160  </span><span class="comment">/* Flow Control Receive Threshold Low - RW */</span>
<a name="l00107"></a>00107 <span class="preprocessor">#define E1000_FCRTH    0x02168  </span><span class="comment">/* Flow Control Receive Threshold High - RW */</span>
<a name="l00108"></a>00108 <span class="preprocessor">#define E1000_PSRCTL   0x02170  </span><span class="comment">/* Packet Split Receive Control - RW */</span>
<a name="l00109"></a>00109 <span class="preprocessor">#define E1000_RDFPCQ(_n)  (0x02430 + (0x4 * (_n)))</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PBRTH    0x02458  </span><span class="comment">/* PB Rx Arbitration Threshold - RW */</span>
<a name="l00111"></a>00111 <span class="preprocessor">#define E1000_FCRTV    0x02460  </span><span class="comment">/* Flow Control Refresh Timer Value - RW */</span>
<a name="l00112"></a>00112 <span class="comment">/* Split and Replication Rx Control - RW */</span>
<a name="l00113"></a>00113 <span class="preprocessor">#define E1000_RDPUMB   0x025CC  </span><span class="comment">/* DMA Rx Descriptor uC Mailbox - RW */</span>
<a name="l00114"></a>00114 <span class="preprocessor">#define E1000_RDPUAD   0x025D0  </span><span class="comment">/* DMA Rx Descriptor uC Addr Command - RW */</span>
<a name="l00115"></a>00115 <span class="preprocessor">#define E1000_RDPUWD   0x025D4  </span><span class="comment">/* DMA Rx Descriptor uC Data Write - RW */</span>
<a name="l00116"></a>00116 <span class="preprocessor">#define E1000_RDPURD   0x025D8  </span><span class="comment">/* DMA Rx Descriptor uC Data Read - RW */</span>
<a name="l00117"></a>00117 <span class="preprocessor">#define E1000_RDPUCTL  0x025DC  </span><span class="comment">/* DMA Rx Descriptor uC Control - RW */</span>
<a name="l00118"></a>00118 <span class="preprocessor">#define E1000_PBDIAG   0x02458  </span><span class="comment">/* Packet Buffer Diagnostic - RW */</span>
<a name="l00119"></a>00119 <span class="preprocessor">#define E1000_RXPBS    0x02404  </span><span class="comment">/* Rx Packet Buffer Size - RW */</span>
<a name="l00120"></a>00120 <span class="preprocessor">#define E1000_IRPBS 0x02404 </span><span class="comment">/* Same as RXPBS, renamed for newer adapters - RW */</span>
<a name="l00121"></a>00121 <span class="preprocessor">#define E1000_PBRWAC   0x024E8 </span><span class="comment">/* Rx packet buffer wrap around counter - RO */</span>
<a name="l00122"></a>00122 <span class="preprocessor">#define E1000_RDTR     0x02820  </span><span class="comment">/* Rx Delay Timer - RW */</span>
<a name="l00123"></a>00123 <span class="preprocessor">#define E1000_RADV     0x0282C  </span><span class="comment">/* Rx Interrupt Absolute Delay Timer - RW */</span>
<a name="l00124"></a>00124 <span class="comment">/*</span>
<a name="l00125"></a>00125 <span class="comment"> * Convenience macros</span>
<a name="l00126"></a>00126 <span class="comment"> *</span>
<a name="l00127"></a>00127 <span class="comment"> * Note: &quot;_n&quot; is the queue number of the register to be written to.</span>
<a name="l00128"></a>00128 <span class="comment"> *</span>
<a name="l00129"></a>00129 <span class="comment"> * Example usage:</span>
<a name="l00130"></a>00130 <span class="comment"> * E1000_RDBAL_REG(current_rx_queue)</span>
<a name="l00131"></a>00131 <span class="comment"> */</span>
<a name="l00132"></a>00132 <span class="preprocessor">#define E1000_RDBAL(_n)      ((_n) &lt; 4 ? (0x02800 + ((_n) * 0x100)) : \</span>
<a name="l00133"></a>00133 <span class="preprocessor">                                         (0x0C000 + ((_n) * 0x40)))</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RDBAH(_n)      ((_n) &lt; 4 ? (0x02804 + ((_n) * 0x100)) : \</span>
<a name="l00135"></a>00135 <span class="preprocessor">                                         (0x0C004 + ((_n) * 0x40)))</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RDLEN(_n)      ((_n) &lt; 4 ? (0x02808 + ((_n) * 0x100)) : \</span>
<a name="l00137"></a>00137 <span class="preprocessor">                                         (0x0C008 + ((_n) * 0x40)))</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span><span class="preprocessor">#define E1000_SRRCTL(_n)     ((_n) &lt; 4 ? (0x0280C + ((_n) * 0x100)) : \</span>
<a name="l00139"></a>00139 <span class="preprocessor">                                         (0x0C00C + ((_n) * 0x40)))</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RDH(_n)        ((_n) &lt; 4 ? (0x02810 + ((_n) * 0x100)) : \</span>
<a name="l00141"></a>00141 <span class="preprocessor">                                         (0x0C010 + ((_n) * 0x40)))</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RXCTL(_n)      ((_n) &lt; 4 ? (0x02814 + ((_n) * 0x100)) : \</span>
<a name="l00143"></a>00143 <span class="preprocessor">                                         (0x0C014 + ((_n) * 0x40)))</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="preprocessor">#define E1000_DCA_RXCTRL(_n) E1000_RXCTL(_n)</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RDT(_n)        ((_n) &lt; 4 ? (0x02818 + ((_n) * 0x100)) : \</span>
<a name="l00146"></a>00146 <span class="preprocessor">                                         (0x0C018 + ((_n) * 0x40)))</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RXDCTL(_n)     ((_n) &lt; 4 ? (0x02828 + ((_n) * 0x100)) : \</span>
<a name="l00148"></a>00148 <span class="preprocessor">                                         (0x0C028 + ((_n) * 0x40)))</span>
<a name="l00149"></a>00149 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RQDPC(_n)      ((_n) &lt; 4 ? (0x02830 + ((_n) * 0x100)) : \</span>
<a name="l00150"></a>00150 <span class="preprocessor">                                         (0x0C030 + ((_n) * 0x40)))</span>
<a name="l00151"></a>00151 <span class="preprocessor"></span><span class="preprocessor">#define E1000_TDBAL(_n)      ((_n) &lt; 4 ? (0x03800 + ((_n) * 0x100)) : \</span>
<a name="l00152"></a>00152 <span class="preprocessor">                                         (0x0E000 + ((_n) * 0x40)))</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">#define E1000_TDBAH(_n)      ((_n) &lt; 4 ? (0x03804 + ((_n) * 0x100)) : \</span>
<a name="l00154"></a>00154 <span class="preprocessor">                                         (0x0E004 + ((_n) * 0x40)))</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="preprocessor">#define E1000_TDLEN(_n)      ((_n) &lt; 4 ? (0x03808 + ((_n) * 0x100)) : \</span>
<a name="l00156"></a>00156 <span class="preprocessor">                                         (0x0E008 + ((_n) * 0x40)))</span>
<a name="l00157"></a>00157 <span class="preprocessor"></span><span class="preprocessor">#define E1000_TDH(_n)        ((_n) &lt; 4 ? (0x03810 + ((_n) * 0x100)) : \</span>
<a name="l00158"></a>00158 <span class="preprocessor">                                         (0x0E010 + ((_n) * 0x40)))</span>
<a name="l00159"></a>00159 <span class="preprocessor"></span><span class="preprocessor">#define E1000_TXCTL(_n)      ((_n) &lt; 4 ? (0x03814 + ((_n) * 0x100)) : \</span>
<a name="l00160"></a>00160 <span class="preprocessor">                                         (0x0E014 + ((_n) * 0x40)))</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span><span class="preprocessor">#define E1000_DCA_TXCTRL(_n) E1000_TXCTL(_n)</span>
<a name="l00162"></a>00162 <span class="preprocessor"></span><span class="preprocessor">#define E1000_TDT(_n)        ((_n) &lt; 4 ? (0x03818 + ((_n) * 0x100)) : \</span>
<a name="l00163"></a>00163 <span class="preprocessor">                                         (0x0E018 + ((_n) * 0x40)))</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">#define E1000_TXDCTL(_n)     ((_n) &lt; 4 ? (0x03828 + ((_n) * 0x100)) : \</span>
<a name="l00165"></a>00165 <span class="preprocessor">                                         (0x0E028 + ((_n) * 0x40)))</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="preprocessor">#define E1000_TDWBAL(_n)     ((_n) &lt; 4 ? (0x03838 + ((_n) * 0x100)) : \</span>
<a name="l00167"></a>00167 <span class="preprocessor">                                         (0x0E038 + ((_n) * 0x40)))</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span><span class="preprocessor">#define E1000_TDWBAH(_n)     ((_n) &lt; 4 ? (0x0383C + ((_n) * 0x100)) : \</span>
<a name="l00169"></a>00169 <span class="preprocessor">                                         (0x0E03C + ((_n) * 0x40)))</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span><span class="preprocessor">#define E1000_TARC(_n)                   (0x03840 + ((_n) * 0x100))</span>
<a name="l00171"></a>00171 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RSRPD    0x02C00  </span><span class="comment">/* Rx Small Packet Detect - RW */</span>
<a name="l00172"></a>00172 <span class="preprocessor">#define E1000_RAID     0x02C08  </span><span class="comment">/* Receive Ack Interrupt Delay - RW */</span>
<a name="l00173"></a>00173 <span class="preprocessor">#define E1000_TXDMAC   0x03000  </span><span class="comment">/* Tx DMA Control - RW */</span>
<a name="l00174"></a>00174 <span class="preprocessor">#define E1000_KABGTXD  0x03004  </span><span class="comment">/* AFE Band Gap Transmit Ref Data */</span>
<a name="l00175"></a>00175 <span class="preprocessor">#define E1000_PSRTYPE(_i)       (0x05480 + ((_i) * 4))</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RAL(_i)  (((_i) &lt;= 15) ? (0x05400 + ((_i) * 8)) : \</span>
<a name="l00177"></a>00177 <span class="preprocessor">                                       (0x054E0 + ((_i - 16) * 8)))</span>
<a name="l00178"></a>00178 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RAH(_i)  (((_i) &lt;= 15) ? (0x05404 + ((_i) * 8)) : \</span>
<a name="l00179"></a>00179 <span class="preprocessor">                                       (0x054E4 + ((_i - 16) * 8)))</span>
<a name="l00180"></a>00180 <span class="preprocessor"></span><span class="preprocessor">#define E1000_SHRAL(_i)         (0x05438 + ((_i) * 8))</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span><span class="preprocessor">#define E1000_SHRAH(_i)         (0x0543C + ((_i) * 8))</span>
<a name="l00182"></a>00182 <span class="preprocessor"></span><span class="preprocessor">#define E1000_IP4AT_REG(_i)     (0x05840 + ((_i) * 8))</span>
<a name="l00183"></a>00183 <span class="preprocessor"></span><span class="preprocessor">#define E1000_IP6AT_REG(_i)     (0x05880 + ((_i) * 4))</span>
<a name="l00184"></a>00184 <span class="preprocessor"></span><span class="preprocessor">#define E1000_WUPM_REG(_i)      (0x05A00 + ((_i) * 4))</span>
<a name="l00185"></a>00185 <span class="preprocessor"></span><span class="preprocessor">#define E1000_FFMT_REG(_i)      (0x09000 + ((_i) * 8))</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">#define E1000_FFVT_REG(_i)      (0x09800 + ((_i) * 8))</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">#define E1000_FFLT_REG(_i)      (0x05F00 + ((_i) * 8))</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PBSLAC   0x03100  </span><span class="comment">/* Packet Buffer Slave Access Control */</span>
<a name="l00189"></a>00189 <span class="preprocessor">#define E1000_PBSLAD(_n)  (0x03110 + (0x4 * (_n)))  </span><span class="comment">/* Packet Buffer DWORD (_n) */</span>
<a name="l00190"></a>00190 <span class="preprocessor">#define E1000_TXPBS    0x03404  </span><span class="comment">/* Tx Packet Buffer Size - RW */</span>
<a name="l00191"></a>00191 <span class="preprocessor">#define E1000_ITPBS   0x03404   </span><span class="comment">/* Same as TXPBS, renamed for newer adpaters - RW */</span>
<a name="l00192"></a>00192 <span class="preprocessor">#define E1000_TDFH     0x03410  </span><span class="comment">/* Tx Data FIFO Head - RW */</span>
<a name="l00193"></a>00193 <span class="preprocessor">#define E1000_TDFT     0x03418  </span><span class="comment">/* Tx Data FIFO Tail - RW */</span>
<a name="l00194"></a>00194 <span class="preprocessor">#define E1000_TDFHS    0x03420  </span><span class="comment">/* Tx Data FIFO Head Saved - RW */</span>
<a name="l00195"></a>00195 <span class="preprocessor">#define E1000_TDFTS    0x03428  </span><span class="comment">/* Tx Data FIFO Tail Saved - RW */</span>
<a name="l00196"></a>00196 <span class="preprocessor">#define E1000_TDFPC    0x03430  </span><span class="comment">/* Tx Data FIFO Packet Count - RW */</span>
<a name="l00197"></a>00197 <span class="preprocessor">#define E1000_TDPUMB   0x0357C  </span><span class="comment">/* DMA Tx Descriptor uC Mail Box - RW */</span>
<a name="l00198"></a>00198 <span class="preprocessor">#define E1000_TDPUAD   0x03580  </span><span class="comment">/* DMA Tx Descriptor uC Addr Command - RW */</span>
<a name="l00199"></a>00199 <span class="preprocessor">#define E1000_TDPUWD   0x03584  </span><span class="comment">/* DMA Tx Descriptor uC Data Write - RW */</span>
<a name="l00200"></a>00200 <span class="preprocessor">#define E1000_TDPURD   0x03588  </span><span class="comment">/* DMA Tx Descriptor uC Data  Read  - RW */</span>
<a name="l00201"></a>00201 <span class="preprocessor">#define E1000_TDPUCTL  0x0358C  </span><span class="comment">/* DMA Tx Descriptor uC Control - RW */</span>
<a name="l00202"></a>00202 <span class="preprocessor">#define E1000_DTXCTL   0x03590  </span><span class="comment">/* DMA Tx Control - RW */</span>
<a name="l00203"></a>00203 <span class="preprocessor">#define E1000_DTXTCPFLGL 0x0359C </span><span class="comment">/* DMA Tx Control flag low - RW */</span>
<a name="l00204"></a>00204 <span class="preprocessor">#define E1000_DTXTCPFLGH 0x035A0 </span><span class="comment">/* DMA Tx Control flag high - RW */</span>
<a name="l00205"></a>00205 <span class="preprocessor">#define E1000_DTXMXSZRQ  0x03540 </span><span class="comment">/* DMA Tx Max Total Allow Size Requests - RW */</span>
<a name="l00206"></a>00206 <span class="preprocessor">#define E1000_TIDV     0x03820  </span><span class="comment">/* Tx Interrupt Delay Value - RW */</span>
<a name="l00207"></a>00207 <span class="preprocessor">#define E1000_TADV     0x0382C  </span><span class="comment">/* Tx Interrupt Absolute Delay Val - RW */</span>
<a name="l00208"></a>00208 <span class="preprocessor">#define E1000_TSPMT    0x03830  </span><span class="comment">/* TCP Segmentation PAD &amp; Min Threshold - RW */</span>
<a name="l00209"></a>00209 <span class="preprocessor">#define E1000_CRCERRS  0x04000  </span><span class="comment">/* CRC Error Count - R/clr */</span>
<a name="l00210"></a>00210 <span class="preprocessor">#define E1000_ALGNERRC 0x04004  </span><span class="comment">/* Alignment Error Count - R/clr */</span>
<a name="l00211"></a>00211 <span class="preprocessor">#define E1000_SYMERRS  0x04008  </span><span class="comment">/* Symbol Error Count - R/clr */</span>
<a name="l00212"></a>00212 <span class="preprocessor">#define E1000_RXERRC   0x0400C  </span><span class="comment">/* Receive Error Count - R/clr */</span>
<a name="l00213"></a>00213 <span class="preprocessor">#define E1000_MPC      0x04010  </span><span class="comment">/* Missed Packet Count - R/clr */</span>
<a name="l00214"></a>00214 <span class="preprocessor">#define E1000_SCC      0x04014  </span><span class="comment">/* Single Collision Count - R/clr */</span>
<a name="l00215"></a>00215 <span class="preprocessor">#define E1000_ECOL     0x04018  </span><span class="comment">/* Excessive Collision Count - R/clr */</span>
<a name="l00216"></a>00216 <span class="preprocessor">#define E1000_MCC      0x0401C  </span><span class="comment">/* Multiple Collision Count - R/clr */</span>
<a name="l00217"></a>00217 <span class="preprocessor">#define E1000_LATECOL  0x04020  </span><span class="comment">/* Late Collision Count - R/clr */</span>
<a name="l00218"></a>00218 <span class="preprocessor">#define E1000_COLC     0x04028  </span><span class="comment">/* Collision Count - R/clr */</span>
<a name="l00219"></a>00219 <span class="preprocessor">#define E1000_DC       0x04030  </span><span class="comment">/* Defer Count - R/clr */</span>
<a name="l00220"></a>00220 <span class="preprocessor">#define E1000_TNCRS    0x04034  </span><span class="comment">/* Tx-No CRS - R/clr */</span>
<a name="l00221"></a>00221 <span class="preprocessor">#define E1000_SEC      0x04038  </span><span class="comment">/* Sequence Error Count - R/clr */</span>
<a name="l00222"></a>00222 <span class="preprocessor">#define E1000_CEXTERR  0x0403C  </span><span class="comment">/* Carrier Extension Error Count - R/clr */</span>
<a name="l00223"></a>00223 <span class="preprocessor">#define E1000_RLEC     0x04040  </span><span class="comment">/* Receive Length Error Count - R/clr */</span>
<a name="l00224"></a>00224 <span class="preprocessor">#define E1000_XONRXC   0x04048  </span><span class="comment">/* XON Rx Count - R/clr */</span>
<a name="l00225"></a>00225 <span class="preprocessor">#define E1000_XONTXC   0x0404C  </span><span class="comment">/* XON Tx Count - R/clr */</span>
<a name="l00226"></a>00226 <span class="preprocessor">#define E1000_XOFFRXC  0x04050  </span><span class="comment">/* XOFF Rx Count - R/clr */</span>
<a name="l00227"></a>00227 <span class="preprocessor">#define E1000_XOFFTXC  0x04054  </span><span class="comment">/* XOFF Tx Count - R/clr */</span>
<a name="l00228"></a>00228 <span class="preprocessor">#define E1000_FCRUC    0x04058  </span><span class="comment">/* Flow Control Rx Unsupported Count- R/clr */</span>
<a name="l00229"></a>00229 <span class="preprocessor">#define E1000_PRC64    0x0405C  </span><span class="comment">/* Packets Rx (64 bytes) - R/clr */</span>
<a name="l00230"></a>00230 <span class="preprocessor">#define E1000_PRC127   0x04060  </span><span class="comment">/* Packets Rx (65-127 bytes) - R/clr */</span>
<a name="l00231"></a>00231 <span class="preprocessor">#define E1000_PRC255   0x04064  </span><span class="comment">/* Packets Rx (128-255 bytes) - R/clr */</span>
<a name="l00232"></a>00232 <span class="preprocessor">#define E1000_PRC511   0x04068  </span><span class="comment">/* Packets Rx (255-511 bytes) - R/clr */</span>
<a name="l00233"></a>00233 <span class="preprocessor">#define E1000_PRC1023  0x0406C  </span><span class="comment">/* Packets Rx (512-1023 bytes) - R/clr */</span>
<a name="l00234"></a>00234 <span class="preprocessor">#define E1000_PRC1522  0x04070  </span><span class="comment">/* Packets Rx (1024-1522 bytes) - R/clr */</span>
<a name="l00235"></a>00235 <span class="preprocessor">#define E1000_GPRC     0x04074  </span><span class="comment">/* Good Packets Rx Count - R/clr */</span>
<a name="l00236"></a>00236 <span class="preprocessor">#define E1000_BPRC     0x04078  </span><span class="comment">/* Broadcast Packets Rx Count - R/clr */</span>
<a name="l00237"></a>00237 <span class="preprocessor">#define E1000_MPRC     0x0407C  </span><span class="comment">/* Multicast Packets Rx Count - R/clr */</span>
<a name="l00238"></a>00238 <span class="preprocessor">#define E1000_GPTC     0x04080  </span><span class="comment">/* Good Packets Tx Count - R/clr */</span>
<a name="l00239"></a>00239 <span class="preprocessor">#define E1000_GORCL    0x04088  </span><span class="comment">/* Good Octets Rx Count Low - R/clr */</span>
<a name="l00240"></a>00240 <span class="preprocessor">#define E1000_GORCH    0x0408C  </span><span class="comment">/* Good Octets Rx Count High - R/clr */</span>
<a name="l00241"></a>00241 <span class="preprocessor">#define E1000_GOTCL    0x04090  </span><span class="comment">/* Good Octets Tx Count Low - R/clr */</span>
<a name="l00242"></a>00242 <span class="preprocessor">#define E1000_GOTCH    0x04094  </span><span class="comment">/* Good Octets Tx Count High - R/clr */</span>
<a name="l00243"></a>00243 <span class="preprocessor">#define E1000_RNBC     0x040A0  </span><span class="comment">/* Rx No Buffers Count - R/clr */</span>
<a name="l00244"></a>00244 <span class="preprocessor">#define E1000_RUC      0x040A4  </span><span class="comment">/* Rx Undersize Count - R/clr */</span>
<a name="l00245"></a>00245 <span class="preprocessor">#define E1000_RFC      0x040A8  </span><span class="comment">/* Rx Fragment Count - R/clr */</span>
<a name="l00246"></a>00246 <span class="preprocessor">#define E1000_ROC      0x040AC  </span><span class="comment">/* Rx Oversize Count - R/clr */</span>
<a name="l00247"></a>00247 <span class="preprocessor">#define E1000_RJC      0x040B0  </span><span class="comment">/* Rx Jabber Count - R/clr */</span>
<a name="l00248"></a>00248 <span class="preprocessor">#define E1000_MGTPRC   0x040B4  </span><span class="comment">/* Management Packets Rx Count - R/clr */</span>
<a name="l00249"></a>00249 <span class="preprocessor">#define E1000_MGTPDC   0x040B8  </span><span class="comment">/* Management Packets Dropped Count - R/clr */</span>
<a name="l00250"></a>00250 <span class="preprocessor">#define E1000_MGTPTC   0x040BC  </span><span class="comment">/* Management Packets Tx Count - R/clr */</span>
<a name="l00251"></a>00251 <span class="preprocessor">#define E1000_TORL     0x040C0  </span><span class="comment">/* Total Octets Rx Low - R/clr */</span>
<a name="l00252"></a>00252 <span class="preprocessor">#define E1000_TORH     0x040C4  </span><span class="comment">/* Total Octets Rx High - R/clr */</span>
<a name="l00253"></a>00253 <span class="preprocessor">#define E1000_TOTL     0x040C8  </span><span class="comment">/* Total Octets Tx Low - R/clr */</span>
<a name="l00254"></a>00254 <span class="preprocessor">#define E1000_TOTH     0x040CC  </span><span class="comment">/* Total Octets Tx High - R/clr */</span>
<a name="l00255"></a>00255 <span class="preprocessor">#define E1000_TPR      0x040D0  </span><span class="comment">/* Total Packets Rx - R/clr */</span>
<a name="l00256"></a>00256 <span class="preprocessor">#define E1000_TPT      0x040D4  </span><span class="comment">/* Total Packets Tx - R/clr */</span>
<a name="l00257"></a>00257 <span class="preprocessor">#define E1000_PTC64    0x040D8  </span><span class="comment">/* Packets Tx (64 bytes) - R/clr */</span>
<a name="l00258"></a>00258 <span class="preprocessor">#define E1000_PTC127   0x040DC  </span><span class="comment">/* Packets Tx (65-127 bytes) - R/clr */</span>
<a name="l00259"></a>00259 <span class="preprocessor">#define E1000_PTC255   0x040E0  </span><span class="comment">/* Packets Tx (128-255 bytes) - R/clr */</span>
<a name="l00260"></a>00260 <span class="preprocessor">#define E1000_PTC511   0x040E4  </span><span class="comment">/* Packets Tx (256-511 bytes) - R/clr */</span>
<a name="l00261"></a>00261 <span class="preprocessor">#define E1000_PTC1023  0x040E8  </span><span class="comment">/* Packets Tx (512-1023 bytes) - R/clr */</span>
<a name="l00262"></a>00262 <span class="preprocessor">#define E1000_PTC1522  0x040EC  </span><span class="comment">/* Packets Tx (1024-1522 Bytes) - R/clr */</span>
<a name="l00263"></a>00263 <span class="preprocessor">#define E1000_MPTC     0x040F0  </span><span class="comment">/* Multicast Packets Tx Count - R/clr */</span>
<a name="l00264"></a>00264 <span class="preprocessor">#define E1000_BPTC     0x040F4  </span><span class="comment">/* Broadcast Packets Tx Count - R/clr */</span>
<a name="l00265"></a>00265 <span class="preprocessor">#define E1000_TSCTC    0x040F8  </span><span class="comment">/* TCP Segmentation Context Tx - R/clr */</span>
<a name="l00266"></a>00266 <span class="preprocessor">#define E1000_TSCTFC   0x040FC  </span><span class="comment">/* TCP Segmentation Context Tx Fail - R/clr */</span>
<a name="l00267"></a>00267 <span class="preprocessor">#define E1000_IAC      0x04100  </span><span class="comment">/* Interrupt Assertion Count */</span>
<a name="l00268"></a>00268 <span class="preprocessor">#define E1000_ICRXPTC  0x04104  </span><span class="comment">/* Interrupt Cause Rx Pkt Timer Expire Count */</span>
<a name="l00269"></a>00269 <span class="preprocessor">#define E1000_ICRXATC  0x04108  </span><span class="comment">/* Interrupt Cause Rx Abs Timer Expire Count */</span>
<a name="l00270"></a>00270 <span class="preprocessor">#define E1000_ICTXPTC  0x0410C  </span><span class="comment">/* Interrupt Cause Tx Pkt Timer Expire Count */</span>
<a name="l00271"></a>00271 <span class="preprocessor">#define E1000_ICTXATC  0x04110  </span><span class="comment">/* Interrupt Cause Tx Abs Timer Expire Count */</span>
<a name="l00272"></a>00272 <span class="preprocessor">#define E1000_ICTXQEC  0x04118  </span><span class="comment">/* Interrupt Cause Tx Queue Empty Count */</span>
<a name="l00273"></a>00273 <span class="preprocessor">#define E1000_ICTXQMTC 0x0411C  </span><span class="comment">/* Interrupt Cause Tx Queue Min Thresh Count */</span>
<a name="l00274"></a>00274 <span class="preprocessor">#define E1000_ICRXDMTC 0x04120  </span><span class="comment">/* Interrupt Cause Rx Desc Min Thresh Count */</span>
<a name="l00275"></a>00275 <span class="preprocessor">#define E1000_ICRXOC   0x04124  </span><span class="comment">/* Interrupt Cause Receiver Overrun Count */</span>
<a name="l00276"></a>00276 
<a name="l00277"></a>00277 <span class="comment">/* Virtualization statistical counters */</span>
<a name="l00278"></a>00278 <span class="preprocessor">#define E1000_PFVFGPRC(_n)   (0x010010 + (0x100 * (_n)))</span>
<a name="l00279"></a>00279 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PFVFGPTC(_n)   (0x010014 + (0x100 * (_n)))</span>
<a name="l00280"></a>00280 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PFVFGORC(_n)   (0x010018 + (0x100 * (_n)))</span>
<a name="l00281"></a>00281 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PFVFGOTC(_n)   (0x010034 + (0x100 * (_n)))</span>
<a name="l00282"></a>00282 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PFVFMPRC(_n)   (0x010038 + (0x100 * (_n)))</span>
<a name="l00283"></a>00283 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PFVFGPRLBC(_n) (0x010040 + (0x100 * (_n)))</span>
<a name="l00284"></a>00284 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PFVFGPTLBC(_n) (0x010044 + (0x100 * (_n)))</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PFVFGORLBC(_n) (0x010048 + (0x100 * (_n)))</span>
<a name="l00286"></a>00286 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PFVFGOTLBC(_n) (0x010050 + (0x100 * (_n)))</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span>
<a name="l00288"></a>00288 <span class="preprocessor">#define E1000_LSECTXUT        0x04300  </span><span class="comment">/* LinkSec Tx Untagged Packet Count - OutPktsUntagged */</span>
<a name="l00289"></a>00289 <span class="preprocessor">#define E1000_LSECTXPKTE      0x04304  </span><span class="comment">/* LinkSec Encrypted Tx Packets Count - OutPktsEncrypted */</span>
<a name="l00290"></a>00290 <span class="preprocessor">#define E1000_LSECTXPKTP      0x04308  </span><span class="comment">/* LinkSec Protected Tx Packet Count - OutPktsProtected */</span>
<a name="l00291"></a>00291 <span class="preprocessor">#define E1000_LSECTXOCTE      0x0430C  </span><span class="comment">/* LinkSec Encrypted Tx Octets Count - OutOctetsEncrypted */</span>
<a name="l00292"></a>00292 <span class="preprocessor">#define E1000_LSECTXOCTP      0x04310  </span><span class="comment">/* LinkSec Protected Tx Octets Count - OutOctetsProtected */</span>
<a name="l00293"></a>00293 <span class="preprocessor">#define E1000_LSECRXUT        0x04314  </span><span class="comment">/* LinkSec Untagged non-Strict Rx Packet Count - InPktsUntagged/InPktsNoTag */</span>
<a name="l00294"></a>00294 <span class="preprocessor">#define E1000_LSECRXOCTD      0x0431C  </span><span class="comment">/* LinkSec Rx Octets Decrypted Count - InOctetsDecrypted */</span>
<a name="l00295"></a>00295 <span class="preprocessor">#define E1000_LSECRXOCTV      0x04320  </span><span class="comment">/* LinkSec Rx Octets Validated - InOctetsValidated */</span>
<a name="l00296"></a>00296 <span class="preprocessor">#define E1000_LSECRXBAD       0x04324  </span><span class="comment">/* LinkSec Rx Bad Tag - InPktsBadTag */</span>
<a name="l00297"></a>00297 <span class="preprocessor">#define E1000_LSECRXNOSCI     0x04328  </span><span class="comment">/* LinkSec Rx Packet No SCI Count - InPktsNoSci */</span>
<a name="l00298"></a>00298 <span class="preprocessor">#define E1000_LSECRXUNSCI     0x0432C  </span><span class="comment">/* LinkSec Rx Packet Unknown SCI Count - InPktsUnknownSci */</span>
<a name="l00299"></a>00299 <span class="preprocessor">#define E1000_LSECRXUNCH      0x04330  </span><span class="comment">/* LinkSec Rx Unchecked Packets Count - InPktsUnchecked */</span>
<a name="l00300"></a>00300 <span class="preprocessor">#define E1000_LSECRXDELAY     0x04340  </span><span class="comment">/* LinkSec Rx Delayed Packet Count - InPktsDelayed */</span>
<a name="l00301"></a>00301 <span class="preprocessor">#define E1000_LSECRXLATE      0x04350  </span><span class="comment">/* LinkSec Rx Late Packets Count - InPktsLate */</span>
<a name="l00302"></a>00302 <span class="preprocessor">#define E1000_LSECRXOK(_n)    (0x04360 + (0x04 * (_n))) </span><span class="comment">/* LinkSec Rx Packet OK Count - InPktsOk */</span>
<a name="l00303"></a>00303 <span class="preprocessor">#define E1000_LSECRXINV(_n)   (0x04380 + (0x04 * (_n))) </span><span class="comment">/* LinkSec Rx Invalid Count - InPktsInvalid */</span>
<a name="l00304"></a>00304 <span class="preprocessor">#define E1000_LSECRXNV(_n)    (0x043A0 + (0x04 * (_n))) </span><span class="comment">/* LinkSec Rx Not Valid Count - InPktsNotValid */</span>
<a name="l00305"></a>00305 <span class="preprocessor">#define E1000_LSECRXUNSA      0x043C0  </span><span class="comment">/* LinkSec Rx Unused SA Count - InPktsUnusedSa */</span>
<a name="l00306"></a>00306 <span class="preprocessor">#define E1000_LSECRXNUSA      0x043D0  </span><span class="comment">/* LinkSec Rx Not Using SA Count - InPktsNotUsingSa */</span>
<a name="l00307"></a>00307 <span class="preprocessor">#define E1000_LSECTXCAP       0x0B000  </span><span class="comment">/* LinkSec Tx Capabilities Register - RO */</span>
<a name="l00308"></a>00308 <span class="preprocessor">#define E1000_LSECRXCAP       0x0B300  </span><span class="comment">/* LinkSec Rx Capabilities Register - RO */</span>
<a name="l00309"></a>00309 <span class="preprocessor">#define E1000_LSECTXCTRL      0x0B004  </span><span class="comment">/* LinkSec Tx Control - RW */</span>
<a name="l00310"></a>00310 <span class="preprocessor">#define E1000_LSECRXCTRL      0x0B304  </span><span class="comment">/* LinkSec Rx Control - RW */</span>
<a name="l00311"></a>00311 <span class="preprocessor">#define E1000_LSECTXSCL       0x0B008  </span><span class="comment">/* LinkSec Tx SCI Low - RW */</span>
<a name="l00312"></a>00312 <span class="preprocessor">#define E1000_LSECTXSCH       0x0B00C  </span><span class="comment">/* LinkSec Tx SCI High - RW */</span>
<a name="l00313"></a>00313 <span class="preprocessor">#define E1000_LSECTXSA        0x0B010  </span><span class="comment">/* LinkSec Tx SA0 - RW */</span>
<a name="l00314"></a>00314 <span class="preprocessor">#define E1000_LSECTXPN0       0x0B018  </span><span class="comment">/* LinkSec Tx SA PN 0 - RW */</span>
<a name="l00315"></a>00315 <span class="preprocessor">#define E1000_LSECTXPN1       0x0B01C  </span><span class="comment">/* LinkSec Tx SA PN 1 - RW */</span>
<a name="l00316"></a>00316 <span class="preprocessor">#define E1000_LSECRXSCL       0x0B3D0  </span><span class="comment">/* LinkSec Rx SCI Low - RW */</span>
<a name="l00317"></a>00317 <span class="preprocessor">#define E1000_LSECRXSCH       0x0B3E0  </span><span class="comment">/* LinkSec Rx SCI High - RW */</span>
<a name="l00318"></a>00318 <span class="preprocessor">#define E1000_LSECTXKEY0(_n)  (0x0B020 + (0x04 * (_n))) </span><span class="comment">/* LinkSec Tx 128-bit Key 0 - WO */</span>
<a name="l00319"></a>00319 <span class="preprocessor">#define E1000_LSECTXKEY1(_n)  (0x0B030 + (0x04 * (_n))) </span><span class="comment">/* LinkSec Tx 128-bit Key 1 - WO */</span>
<a name="l00320"></a>00320 <span class="preprocessor">#define E1000_LSECRXSA(_n)    (0x0B310 + (0x04 * (_n))) </span><span class="comment">/* LinkSec Rx SAs - RW */</span>
<a name="l00321"></a>00321 <span class="preprocessor">#define E1000_LSECRXPN(_n)    (0x0B330 + (0x04 * (_n))) </span><span class="comment">/* LinkSec Rx SAs - RW */</span>
<a name="l00322"></a>00322 <span class="comment">/*</span>
<a name="l00323"></a>00323 <span class="comment"> * LinkSec Rx Keys  - where _n is the SA no. and _m the 4 dwords of the 128 bit</span>
<a name="l00324"></a>00324 <span class="comment"> * key - RW.</span>
<a name="l00325"></a>00325 <span class="comment"> */</span>
<a name="l00326"></a>00326 <span class="preprocessor">#define E1000_LSECRXKEY(_n, _m) (0x0B350 + (0x10 * (_n)) + (0x04 * (_m)))</span>
<a name="l00327"></a>00327 <span class="preprocessor"></span>
<a name="l00328"></a>00328 <span class="preprocessor">#define E1000_SSVPC             0x041A0  </span><span class="comment">/* Switch Security Violation Packet Count */</span>
<a name="l00329"></a>00329 <span class="preprocessor">#define E1000_IPSCTRL           0xB430   </span><span class="comment">/* IpSec Control Register */</span>
<a name="l00330"></a>00330 <span class="preprocessor">#define E1000_IPSRXCMD          0x0B408  </span><span class="comment">/* IPSec Rx Command Register - RW */</span>
<a name="l00331"></a>00331 <span class="preprocessor">#define E1000_IPSRXIDX          0x0B400  </span><span class="comment">/* IPSec Rx Index - RW */</span>
<a name="l00332"></a>00332 <span class="preprocessor">#define E1000_IPSRXIPADDR(_n)   (0x0B420+ (0x04 * (_n)))  </span><span class="comment">/* IPSec Rx IPv4/v6 Address - RW */</span>
<a name="l00333"></a>00333 <span class="preprocessor">#define E1000_IPSRXKEY(_n)      (0x0B410 + (0x04 * (_n))) </span><span class="comment">/* IPSec Rx 128-bit Key - RW */</span>
<a name="l00334"></a>00334 <span class="preprocessor">#define E1000_IPSRXSALT         0x0B404  </span><span class="comment">/* IPSec Rx Salt - RW */</span>
<a name="l00335"></a>00335 <span class="preprocessor">#define E1000_IPSRXSPI          0x0B40C  </span><span class="comment">/* IPSec Rx SPI - RW */</span>
<a name="l00336"></a>00336 <span class="preprocessor">#define E1000_IPSTXKEY(_n)      (0x0B460 + (0x04 * (_n))) </span><span class="comment">/* IPSec Tx 128-bit Key - RW */</span>
<a name="l00337"></a>00337 <span class="preprocessor">#define E1000_IPSTXSALT         0x0B454  </span><span class="comment">/* IPSec Tx Salt - RW */</span>
<a name="l00338"></a>00338 <span class="preprocessor">#define E1000_IPSTXIDX          0x0B450  </span><span class="comment">/* IPSec Tx SA IDX - RW */</span>
<a name="l00339"></a>00339 <span class="preprocessor">#define E1000_PCS_CFG0    0x04200  </span><span class="comment">/* PCS Configuration 0 - RW */</span>
<a name="l00340"></a>00340 <span class="preprocessor">#define E1000_PCS_LCTL    0x04208  </span><span class="comment">/* PCS Link Control - RW */</span>
<a name="l00341"></a>00341 <span class="preprocessor">#define E1000_PCS_LSTAT   0x0420C  </span><span class="comment">/* PCS Link Status - RO */</span>
<a name="l00342"></a>00342 <span class="preprocessor">#define E1000_CBTMPC      0x0402C  </span><span class="comment">/* Circuit Breaker Tx Packet Count */</span>
<a name="l00343"></a>00343 <span class="preprocessor">#define E1000_HTDPMC      0x0403C  </span><span class="comment">/* Host Transmit Discarded Packets */</span>
<a name="l00344"></a>00344 <span class="preprocessor">#define E1000_CBRDPC      0x04044  </span><span class="comment">/* Circuit Breaker Rx Dropped Count */</span>
<a name="l00345"></a>00345 <span class="preprocessor">#define E1000_CBRMPC      0x040FC  </span><span class="comment">/* Circuit Breaker Rx Packet Count */</span>
<a name="l00346"></a>00346 <span class="preprocessor">#define E1000_RPTHC       0x04104  </span><span class="comment">/* Rx Packets To Host */</span>
<a name="l00347"></a>00347 <span class="preprocessor">#define E1000_HGPTC       0x04118  </span><span class="comment">/* Host Good Packets Tx Count */</span>
<a name="l00348"></a>00348 <span class="preprocessor">#define E1000_HTCBDPC     0x04124  </span><span class="comment">/* Host Tx Circuit Breaker Dropped Count */</span>
<a name="l00349"></a>00349 <span class="preprocessor">#define E1000_HGORCL      0x04128  </span><span class="comment">/* Host Good Octets Received Count Low */</span>
<a name="l00350"></a>00350 <span class="preprocessor">#define E1000_HGORCH      0x0412C  </span><span class="comment">/* Host Good Octets Received Count High */</span>
<a name="l00351"></a>00351 <span class="preprocessor">#define E1000_HGOTCL      0x04130  </span><span class="comment">/* Host Good Octets Transmit Count Low */</span>
<a name="l00352"></a>00352 <span class="preprocessor">#define E1000_HGOTCH      0x04134  </span><span class="comment">/* Host Good Octets Transmit Count High */</span>
<a name="l00353"></a>00353 <span class="preprocessor">#define E1000_LENERRS     0x04138  </span><span class="comment">/* Length Errors Count */</span>
<a name="l00354"></a>00354 <span class="preprocessor">#define E1000_SCVPC       0x04228  </span><span class="comment">/* SerDes/SGMII Code Violation Pkt Count */</span>
<a name="l00355"></a>00355 <span class="preprocessor">#define E1000_HRMPC       0x0A018  </span><span class="comment">/* Header Redirection Missed Packet Count */</span>
<a name="l00356"></a>00356 <span class="preprocessor">#define E1000_PCS_ANADV   0x04218  </span><span class="comment">/* AN advertisement - RW */</span>
<a name="l00357"></a>00357 <span class="preprocessor">#define E1000_PCS_LPAB    0x0421C  </span><span class="comment">/* Link Partner Ability - RW */</span>
<a name="l00358"></a>00358 <span class="preprocessor">#define E1000_PCS_NPTX    0x04220  </span><span class="comment">/* AN Next Page Transmit - RW */</span>
<a name="l00359"></a>00359 <span class="preprocessor">#define E1000_PCS_LPABNP  0x04224  </span><span class="comment">/* Link Partner Ability Next Page - RW */</span>
<a name="l00360"></a>00360 <span class="preprocessor">#define E1000_1GSTAT_RCV  0x04228  </span><span class="comment">/* 1GSTAT Code Violation Packet Count - RW */</span>
<a name="l00361"></a>00361 <span class="preprocessor">#define E1000_RXCSUM   0x05000  </span><span class="comment">/* Rx Checksum Control - RW */</span>
<a name="l00362"></a>00362 <span class="preprocessor">#define E1000_RLPML    0x05004  </span><span class="comment">/* Rx Long Packet Max Length */</span>
<a name="l00363"></a>00363 <span class="preprocessor">#define E1000_RFCTL    0x05008  </span><span class="comment">/* Receive Filter Control*/</span>
<a name="l00364"></a>00364 <span class="preprocessor">#define E1000_MTA      0x05200  </span><span class="comment">/* Multicast Table Array - RW Array */</span>
<a name="l00365"></a>00365 <span class="preprocessor">#define E1000_RA       0x05400  </span><span class="comment">/* Receive Address - RW Array */</span>
<a name="l00366"></a>00366 <span class="preprocessor">#define E1000_RA2      0x054E0  </span><span class="comment">/* 2nd half of receive address array - RW Array */</span>
<a name="l00367"></a>00367 <span class="preprocessor">#define E1000_VFTA     0x05600  </span><span class="comment">/* VLAN Filter Table Array - RW Array */</span>
<a name="l00368"></a>00368 <span class="preprocessor">#define E1000_VT_CTL   0x0581C  </span><span class="comment">/* VMDq Control - RW */</span>
<a name="l00369"></a>00369 <span class="preprocessor">#define E1000_VFQA0    0x0B000  </span><span class="comment">/* VLAN Filter Queue Array 0 - RW Array */</span>
<a name="l00370"></a>00370 <span class="preprocessor">#define E1000_VFQA1    0x0B200  </span><span class="comment">/* VLAN Filter Queue Array 1 - RW Array */</span>
<a name="l00371"></a>00371 <span class="preprocessor">#define E1000_WUC      0x05800  </span><span class="comment">/* Wakeup Control - RW */</span>
<a name="l00372"></a>00372 <span class="preprocessor">#define E1000_WUFC     0x05808  </span><span class="comment">/* Wakeup Filter Control - RW */</span>
<a name="l00373"></a>00373 <span class="preprocessor">#define E1000_WUS      0x05810  </span><span class="comment">/* Wakeup Status - RO */</span>
<a name="l00374"></a>00374 <span class="preprocessor">#define E1000_MANC     0x05820  </span><span class="comment">/* Management Control - RW */</span>
<a name="l00375"></a>00375 <span class="preprocessor">#define E1000_IPAV     0x05838  </span><span class="comment">/* IP Address Valid - RW */</span>
<a name="l00376"></a>00376 <span class="preprocessor">#define E1000_IP4AT    0x05840  </span><span class="comment">/* IPv4 Address Table - RW Array */</span>
<a name="l00377"></a>00377 <span class="preprocessor">#define E1000_IP6AT    0x05880  </span><span class="comment">/* IPv6 Address Table - RW Array */</span>
<a name="l00378"></a>00378 <span class="preprocessor">#define E1000_WUPL     0x05900  </span><span class="comment">/* Wakeup Packet Length - RW */</span>
<a name="l00379"></a>00379 <span class="preprocessor">#define E1000_WUPM     0x05A00  </span><span class="comment">/* Wakeup Packet Memory - RO A */</span>
<a name="l00380"></a>00380 <span class="preprocessor">#define E1000_PBACL    0x05B68  </span><span class="comment">/* MSIx PBA Clear - Read/Write 1&#39;s to clear */</span>
<a name="l00381"></a>00381 <span class="preprocessor">#define E1000_FFLT     0x05F00  </span><span class="comment">/* Flexible Filter Length Table - RW Array */</span>
<a name="l00382"></a>00382 <span class="preprocessor">#define E1000_HOST_IF  0x08800  </span><span class="comment">/* Host Interface */</span>
<a name="l00383"></a>00383 <span class="preprocessor">#define E1000_FFMT     0x09000  </span><span class="comment">/* Flexible Filter Mask Table - RW Array */</span>
<a name="l00384"></a>00384 <span class="preprocessor">#define E1000_FFVT     0x09800  </span><span class="comment">/* Flexible Filter Value Table - RW Array */</span>
<a name="l00385"></a>00385 <span class="preprocessor">#define E1000_FHFT(_n)  (0x09000 + (_n * 0x100)) </span><span class="comment">/* Flexible Host Filter Table */</span>
<a name="l00386"></a>00386 <span class="preprocessor">#define E1000_FHFT_EXT(_n) (0x09A00 + (_n * 0x100)) </span><span class="comment">/* Ext Flexible Host Filter Table */</span>
<a name="l00387"></a>00387 
<a name="l00388"></a>00388 
<a name="l00389"></a>00389 <span class="preprocessor">#define E1000_KMRNCTRLSTA 0x00034 </span><span class="comment">/* MAC-PHY interface - RW */</span>
<a name="l00390"></a>00390 <span class="preprocessor">#define E1000_MDPHYA      0x0003C </span><span class="comment">/* PHY address - RW */</span>
<a name="l00391"></a>00391 <span class="preprocessor">#define E1000_MANC2H      0x05860 </span><span class="comment">/* Management Control To Host - RW */</span>
<a name="l00392"></a>00392 <span class="preprocessor">#define E1000_MDEF(_n)    (0x05890 + (4 * (_n))) </span><span class="comment">/* Mngmt Decision Filters */</span>
<a name="l00393"></a>00393 <span class="preprocessor">#define E1000_SW_FW_SYNC  0x05B5C </span><span class="comment">/* Software-Firmware Synchronization - RW */</span>
<a name="l00394"></a>00394 <span class="preprocessor">#define E1000_CCMCTL      0x05B48 </span><span class="comment">/* CCM Control Register */</span>
<a name="l00395"></a>00395 <span class="preprocessor">#define E1000_GIOCTL      0x05B44 </span><span class="comment">/* GIO Analog Control Register */</span>
<a name="l00396"></a>00396 <span class="preprocessor">#define E1000_SCCTL       0x05B4C </span><span class="comment">/* PCIc PLL Configuration Register */</span>
<a name="l00397"></a>00397 <span class="preprocessor">#define E1000_GCR         0x05B00 </span><span class="comment">/* PCI-Ex Control */</span>
<a name="l00398"></a>00398 <span class="preprocessor">#define E1000_GCR2        0x05B64 </span><span class="comment">/* PCI-Ex Control #2 */</span>
<a name="l00399"></a>00399 <span class="preprocessor">#define E1000_GSCL_1    0x05B10 </span><span class="comment">/* PCI-Ex Statistic Control #1 */</span>
<a name="l00400"></a>00400 <span class="preprocessor">#define E1000_GSCL_2    0x05B14 </span><span class="comment">/* PCI-Ex Statistic Control #2 */</span>
<a name="l00401"></a>00401 <span class="preprocessor">#define E1000_GSCL_3    0x05B18 </span><span class="comment">/* PCI-Ex Statistic Control #3 */</span>
<a name="l00402"></a>00402 <span class="preprocessor">#define E1000_GSCL_4    0x05B1C </span><span class="comment">/* PCI-Ex Statistic Control #4 */</span>
<a name="l00403"></a>00403 <span class="preprocessor">#define E1000_FACTPS    0x05B30 </span><span class="comment">/* Function Active and Power State to MNG */</span>
<a name="l00404"></a>00404 <span class="preprocessor">#define E1000_SWSM      0x05B50 </span><span class="comment">/* SW Semaphore */</span>
<a name="l00405"></a>00405 <span class="preprocessor">#define E1000_FWSM      0x05B54 </span><span class="comment">/* FW Semaphore */</span>
<a name="l00406"></a>00406 <span class="preprocessor">#define E1000_SWSM2     0x05B58 </span><span class="comment">/* Driver-only SW semaphore (not used by BOOT agents) */</span>
<a name="l00407"></a>00407 <span class="preprocessor">#define E1000_DCA_ID    0x05B70 </span><span class="comment">/* DCA Requester ID Information - RO */</span>
<a name="l00408"></a>00408 <span class="preprocessor">#define E1000_DCA_CTRL  0x05B74 </span><span class="comment">/* DCA Control - RW */</span>
<a name="l00409"></a>00409 <span class="preprocessor">#define E1000_UFUSE     0x05B78 </span><span class="comment">/* UFUSE - RO */</span>
<a name="l00410"></a>00410 <span class="preprocessor">#define E1000_FFLT_DBG  0x05F04 </span><span class="comment">/* Debug Register */</span>
<a name="l00411"></a>00411 <span class="preprocessor">#define E1000_HICR      0x08F00 </span><span class="comment">/* Host Interface Control */</span>
<a name="l00412"></a>00412 <span class="preprocessor">#define E1000_FWSTS     0x08F0C </span><span class="comment">/* FW Status */</span>
<a name="l00413"></a>00413 
<a name="l00414"></a>00414 <span class="comment">/* RSS registers */</span>
<a name="l00415"></a>00415 <span class="preprocessor">#define E1000_CPUVEC    0x02C10 </span><span class="comment">/* CPU Vector Register - RW */</span>
<a name="l00416"></a>00416 <span class="preprocessor">#define E1000_MRQC      0x05818 </span><span class="comment">/* Multiple Receive Control - RW */</span>
<a name="l00417"></a>00417 <span class="preprocessor">#define E1000_IMIR(_i)      (0x05A80 + ((_i) * 4))  </span><span class="comment">/* Immediate Interrupt */</span>
<a name="l00418"></a>00418 <span class="preprocessor">#define E1000_IMIREXT(_i)   (0x05AA0 + ((_i) * 4))  </span><span class="comment">/* Immediate Interrupt Ext*/</span>
<a name="l00419"></a>00419 <span class="preprocessor">#define E1000_IMIRVP    0x05AC0 </span><span class="comment">/* Immediate Interrupt Rx VLAN Priority - RW */</span>
<a name="l00420"></a>00420 <span class="preprocessor">#define E1000_MSIXBM(_i)    (0x01600 + ((_i) * 4)) </span><span class="comment">/* MSI-X Allocation Register</span>
<a name="l00421"></a>00421 <span class="comment">                                                    * (_i) - RW */</span>
<a name="l00422"></a>00422 <span class="preprocessor">#define E1000_MSIXTADD(_i)  (0x0C000 + ((_i) * 0x10)) </span><span class="comment">/* MSI-X Table entry addr</span>
<a name="l00423"></a>00423 <span class="comment">                                                       * low reg - RW */</span>
<a name="l00424"></a>00424 <span class="preprocessor">#define E1000_MSIXTUADD(_i) (0x0C004 + ((_i) * 0x10)) </span><span class="comment">/* MSI-X Table entry addr</span>
<a name="l00425"></a>00425 <span class="comment">                                                       * upper reg - RW */</span>
<a name="l00426"></a>00426 <span class="preprocessor">#define E1000_MSIXTMSG(_i)  (0x0C008 + ((_i) * 0x10)) </span><span class="comment">/* MSI-X Table entry</span>
<a name="l00427"></a>00427 <span class="comment">                                                       * message reg - RW */</span>
<a name="l00428"></a>00428 <span class="preprocessor">#define E1000_MSIXVCTRL(_i) (0x0C00C + ((_i) * 0x10)) </span><span class="comment">/* MSI-X Table entry</span>
<a name="l00429"></a>00429 <span class="comment">                                                       * vector ctrl reg - RW */</span>
<a name="l00430"></a>00430 <span class="preprocessor">#define E1000_MSIXPBA    0x0E000 </span><span class="comment">/* MSI-X Pending bit array */</span>
<a name="l00431"></a>00431 <span class="preprocessor">#define E1000_RETA(_i)  (0x05C00 + ((_i) * 4)) </span><span class="comment">/* Redirection Table - RW */</span>
<a name="l00432"></a>00432 <span class="preprocessor">#define E1000_RSSRK(_i) (0x05C80 + ((_i) * 4)) </span><span class="comment">/* RSS Random Key - RW */</span>
<a name="l00433"></a>00433 <span class="preprocessor">#define E1000_RSSIM     0x05864 </span><span class="comment">/* RSS Interrupt Mask */</span>
<a name="l00434"></a>00434 <span class="preprocessor">#define E1000_RSSIR     0x05868 </span><span class="comment">/* RSS Interrupt Request */</span>
<a name="l00435"></a>00435 <span class="comment">/* VT Registers */</span>
<a name="l00436"></a>00436 <span class="preprocessor">#define E1000_SWPBS     0x03004 </span><span class="comment">/* Switch Packet Buffer Size - RW */</span>
<a name="l00437"></a>00437 <span class="preprocessor">#define E1000_MBVFICR   0x00C80 </span><span class="comment">/* Mailbox VF Cause - RWC */</span>
<a name="l00438"></a>00438 <span class="preprocessor">#define E1000_MBVFIMR   0x00C84 </span><span class="comment">/* Mailbox VF int Mask - RW */</span>
<a name="l00439"></a>00439 <span class="preprocessor">#define E1000_VFLRE     0x00C88 </span><span class="comment">/* VF Register Events - RWC */</span>
<a name="l00440"></a>00440 <span class="preprocessor">#define E1000_VFRE      0x00C8C </span><span class="comment">/* VF Receive Enables */</span>
<a name="l00441"></a>00441 <span class="preprocessor">#define E1000_VFTE      0x00C90 </span><span class="comment">/* VF Transmit Enables */</span>
<a name="l00442"></a>00442 <span class="preprocessor">#define E1000_QDE       0x02408 </span><span class="comment">/* Queue Drop Enable - RW */</span>
<a name="l00443"></a>00443 <span class="preprocessor">#define E1000_DTXSWC    0x03500 </span><span class="comment">/* DMA Tx Switch Control - RW */</span>
<a name="l00444"></a>00444 <span class="preprocessor">#define E1000_WVBR      0x03554 </span><span class="comment">/* VM Wrong Behavior - RWS */</span>
<a name="l00445"></a>00445 <span class="preprocessor">#define E1000_RPLOLR    0x05AF0 </span><span class="comment">/* Replication Offload - RW */</span>
<a name="l00446"></a>00446 <span class="preprocessor">#define E1000_UTA       0x0A000 </span><span class="comment">/* Unicast Table Array - RW */</span>
<a name="l00447"></a>00447 <span class="preprocessor">#define E1000_IOVTCL    0x05BBC </span><span class="comment">/* IOV Control Register */</span>
<a name="l00448"></a>00448 <span class="preprocessor">#define E1000_VMRCTL    0X05D80 </span><span class="comment">/* Virtual Mirror Rule Control */</span>
<a name="l00449"></a>00449 <span class="preprocessor">#define E1000_VMRVLAN   0x05D90 </span><span class="comment">/* Virtual Mirror Rule VLAN */</span>
<a name="l00450"></a>00450 <span class="preprocessor">#define E1000_VMRVM     0x05DA0 </span><span class="comment">/* Virtual Mirror Rule VM */</span>
<a name="l00451"></a>00451 <span class="preprocessor">#define E1000_MDFB      0x03558 </span><span class="comment">/* Malicious Driver free block */</span>
<a name="l00452"></a>00452 <span class="preprocessor">#define E1000_LVMMC     0x03548 </span><span class="comment">/* Last VM Misbehavior cause */</span>
<a name="l00453"></a>00453 <span class="preprocessor">#define E1000_TXSWC     0x05ACC </span><span class="comment">/* Tx Switch Control */</span>
<a name="l00454"></a>00454 <span class="preprocessor">#define E1000_SCCRL     0x05DB0 </span><span class="comment">/* Storm Control Control */</span>
<a name="l00455"></a>00455 <span class="preprocessor">#define E1000_BSCTRH    0x05DB8 </span><span class="comment">/* Broadcast Storm Control Threshold */</span>
<a name="l00456"></a>00456 <span class="preprocessor">#define E1000_MSCTRH    0x05DBC </span><span class="comment">/* Multicast Storm Control Threshold */</span>
<a name="l00457"></a>00457 <span class="comment">/* These act per VF so an array friendly macro is used */</span>
<a name="l00458"></a>00458 <span class="preprocessor">#define E1000_V2PMAILBOX(_n)   (0x00C40 + (4 * (_n)))</span>
<a name="l00459"></a>00459 <span class="preprocessor"></span><span class="preprocessor">#define E1000_P2VMAILBOX(_n)   (0x00C00 + (4 * (_n)))</span>
<a name="l00460"></a>00460 <span class="preprocessor"></span><span class="preprocessor">#define E1000_VMBMEM(_n)       (0x00800 + (64 * (_n)))</span>
<a name="l00461"></a>00461 <span class="preprocessor"></span><span class="preprocessor">#define E1000_VFVMBMEM(_n)     (0x00800 + (_n))</span>
<a name="l00462"></a>00462 <span class="preprocessor"></span><span class="preprocessor">#define E1000_VMOLR(_n)        (0x05AD0 + (4 * (_n)))</span>
<a name="l00463"></a>00463 <span class="preprocessor"></span><span class="preprocessor">#define E1000_VLVF(_n)         (0x05D00 + (4 * (_n))) </span><span class="comment">/* VLAN Virtual Machine</span>
<a name="l00464"></a>00464 <span class="comment">                                                       * Filter - RW */</span>
<a name="l00465"></a>00465 <span class="preprocessor">#define E1000_VMVIR(_n)        (0x03700 + (4 * (_n)))</span>
<a name="l00466"></a>00466 <span class="preprocessor"></span><span class="preprocessor">#define E1000_DVMOLR(_n)       (0x0C038 + (0x40 * (_n))) </span><span class="comment">/* DMA VM offload */</span>
<a name="l00467"></a>00467 <span class="comment">/* Time Sync */</span>
<a name="l00468"></a>00468 <span class="preprocessor">#define E1000_TSYNCRXCTL 0x0B620 </span><span class="comment">/* Rx Time Sync Control register - RW */</span>
<a name="l00469"></a>00469 <span class="preprocessor">#define E1000_TSYNCTXCTL 0x0B614 </span><span class="comment">/* Tx Time Sync Control register - RW */</span>
<a name="l00470"></a>00470 <span class="preprocessor">#define E1000_TSYNCRXCFG 0x05F50 </span><span class="comment">/* Time Sync Rx Configuration - RW */</span>
<a name="l00471"></a>00471 <span class="preprocessor">#define E1000_RXSTMPL    0x0B624 </span><span class="comment">/* Rx timestamp Low - RO */</span>
<a name="l00472"></a>00472 <span class="preprocessor">#define E1000_RXSTMPH    0x0B628 </span><span class="comment">/* Rx timestamp High - RO */</span>
<a name="l00473"></a>00473 <span class="preprocessor">#define E1000_RXSATRL    0x0B62C </span><span class="comment">/* Rx timestamp attribute low - RO */</span>
<a name="l00474"></a>00474 <span class="preprocessor">#define E1000_RXSATRH    0x0B630 </span><span class="comment">/* Rx timestamp attribute high - RO */</span>
<a name="l00475"></a>00475 <span class="preprocessor">#define E1000_TXSTMPL    0x0B618 </span><span class="comment">/* Tx timestamp value Low - RO */</span>
<a name="l00476"></a>00476 <span class="preprocessor">#define E1000_TXSTMPH    0x0B61C </span><span class="comment">/* Tx timestamp value High - RO */</span>
<a name="l00477"></a>00477 <span class="preprocessor">#define E1000_SYSTIML    0x0B600 </span><span class="comment">/* System time register Low - RO */</span>
<a name="l00478"></a>00478 <span class="preprocessor">#define E1000_SYSTIMH    0x0B604 </span><span class="comment">/* System time register High - RO */</span>
<a name="l00479"></a>00479 <span class="preprocessor">#define E1000_TIMINCA    0x0B608 </span><span class="comment">/* Increment attributes register - RW */</span>
<a name="l00480"></a>00480 <span class="preprocessor">#define E1000_TSAUXC     0x0B640 </span><span class="comment">/* Timesync Auxiliary Control register */</span>
<a name="l00481"></a>00481 <span class="preprocessor">#define E1000_SYSTIMR    0x0B6F8 </span><span class="comment">/* System time register Residue */</span>
<a name="l00482"></a>00482 
<a name="l00483"></a>00483 <span class="comment">/* Filtering Registers */</span>
<a name="l00484"></a>00484 <span class="preprocessor">#define E1000_SAQF(_n)  (0x05980 + (4 * (_n))) </span><span class="comment">/* Source Address Queue Fltr */</span>
<a name="l00485"></a>00485 <span class="preprocessor">#define E1000_DAQF(_n)  (0x059A0 + (4 * (_n))) </span><span class="comment">/* Dest Address Queue Fltr */</span>
<a name="l00486"></a>00486 <span class="preprocessor">#define E1000_SPQF(_n)  (0x059C0 + (4 * (_n))) </span><span class="comment">/* Source Port Queue Fltr */</span>
<a name="l00487"></a>00487 <span class="preprocessor">#define E1000_FTQF(_n)  (0x059E0 + (4 * (_n))) </span><span class="comment">/* 5-tuple Queue Fltr */</span>
<a name="l00488"></a>00488 <span class="preprocessor">#define E1000_TTQF(_n)  (0x059E0 + (4 * (_n))) </span><span class="comment">/* 2-tuple Queue Fltr */</span>
<a name="l00489"></a>00489 <span class="preprocessor">#define E1000_SYNQF(_n) (0x055FC + (4 * (_n))) </span><span class="comment">/* SYN Packet Queue Fltr */</span>
<a name="l00490"></a>00490 <span class="preprocessor">#define E1000_ETQF(_n)  (0x05CB0 + (4 * (_n))) </span><span class="comment">/* EType Queue Fltr */</span>
<a name="l00491"></a>00491 
<a name="l00492"></a>00492 <span class="preprocessor">#define E1000_RTTDCS            0x3600  </span><span class="comment">/* Reedtown Tx Desc plane control and status */</span>
<a name="l00493"></a>00493 <span class="preprocessor">#define E1000_RTTPCS            0x3474  </span><span class="comment">/* Reedtown Tx Packet Plane control and status */</span>
<a name="l00494"></a>00494 <span class="preprocessor">#define E1000_RTRPCS            0x2474  </span><span class="comment">/* Rx packet plane control and status */</span>
<a name="l00495"></a>00495 <span class="preprocessor">#define E1000_RTRUP2TC          0x05AC4 </span><span class="comment">/* Rx User Priority to Traffic Class */</span>
<a name="l00496"></a>00496 <span class="preprocessor">#define E1000_RTTUP2TC          0x0418  </span><span class="comment">/* Transmit User Priority to Traffic Class */</span>
<a name="l00497"></a>00497 <span class="preprocessor">#define E1000_RTTDTCRC(_n)      (0x3610 + ((_n) * 4)) </span><span class="comment">/* Tx Desc plane TC Rate-scheduler config */</span>
<a name="l00498"></a>00498 <span class="preprocessor">#define E1000_RTTPTCRC(_n)      (0x3480 + ((_n) * 4)) </span><span class="comment">/* Tx Packet plane TC Rate-Scheduler Config */</span>
<a name="l00499"></a>00499 <span class="preprocessor">#define E1000_RTRPTCRC(_n)      (0x2480 + ((_n) * 4)) </span><span class="comment">/* Rx Packet plane TC Rate-Scheduler Config */</span>
<a name="l00500"></a>00500 <span class="preprocessor">#define E1000_RTTDTCRS(_n)      (0x3630 + ((_n) * 4)) </span><span class="comment">/* Tx Desc Plane TC Rate-Scheduler Status */</span>
<a name="l00501"></a>00501 <span class="preprocessor">#define E1000_RTTDTCRM(_n)      (0x3650 + ((_n) * 4)) </span><span class="comment">/* Tx Desc Plane TC Rate-Scheduler MMW */</span>
<a name="l00502"></a>00502 <span class="preprocessor">#define E1000_RTTPTCRS(_n)      (0x34A0 + ((_n) * 4)) </span><span class="comment">/* Tx Packet plane TC Rate-Scheduler Status */</span>
<a name="l00503"></a>00503 <span class="preprocessor">#define E1000_RTTPTCRM(_n)      (0x34C0 + ((_n) * 4)) </span><span class="comment">/* Tx Packet plane TC Rate-scheduler MMW */</span>
<a name="l00504"></a>00504 <span class="preprocessor">#define E1000_RTRPTCRS(_n)      (0x24A0 + ((_n) * 4)) </span><span class="comment">/* Rx Packet plane TC Rate-Scheduler Status */</span>
<a name="l00505"></a>00505 <span class="preprocessor">#define E1000_RTRPTCRM(_n)      (0x24C0 + ((_n) * 4)) </span><span class="comment">/* Rx Packet plane TC Rate-Scheduler MMW */</span>
<a name="l00506"></a>00506 <span class="preprocessor">#define E1000_RTTDVMRM(_n)      (0x3670 + ((_n) * 4)) </span><span class="comment">/* Tx Desc plane VM Rate-Scheduler MMW*/</span>
<a name="l00507"></a>00507 <span class="preprocessor">#define E1000_RTTBCNRM(_n)      (0x3690 + ((_n) * 4)) </span><span class="comment">/* Tx BCN Rate-Scheduler MMW */</span>
<a name="l00508"></a>00508 <span class="preprocessor">#define E1000_RTTDQSEL          0x3604  </span><span class="comment">/* Tx Desc Plane Queue Select */</span>
<a name="l00509"></a>00509 <span class="preprocessor">#define E1000_RTTDVMRC          0x3608  </span><span class="comment">/* Tx Desc Plane VM Rate-Scheduler Config */</span>
<a name="l00510"></a>00510 <span class="preprocessor">#define E1000_RTTDVMRS          0x360C  </span><span class="comment">/* Tx Desc Plane VM Rate-Scheduler Status */</span>
<a name="l00511"></a>00511 <span class="preprocessor">#define E1000_RTTBCNRC          0x36B0  </span><span class="comment">/* Tx BCN Rate-Scheduler Config */</span>
<a name="l00512"></a>00512 <span class="preprocessor">#define E1000_RTTBCNRS          0x36B4  </span><span class="comment">/* Tx BCN Rate-Scheduler Status */</span>
<a name="l00513"></a>00513 <span class="preprocessor">#define E1000_RTTBCNCR          0xB200  </span><span class="comment">/* Tx BCN Control Register */</span>
<a name="l00514"></a>00514 <span class="preprocessor">#define E1000_RTTBCNTG          0x35A4  </span><span class="comment">/* Tx BCN Tagging */</span>
<a name="l00515"></a>00515 <span class="preprocessor">#define E1000_RTTBCNCP          0xB208  </span><span class="comment">/* Tx BCN Congestion point */</span>
<a name="l00516"></a>00516 <span class="preprocessor">#define E1000_RTRBCNCR          0xB20C  </span><span class="comment">/* Rx BCN Control Register */</span>
<a name="l00517"></a>00517 <span class="preprocessor">#define E1000_RTTBCNRD          0x36B8  </span><span class="comment">/* Tx BCN Rate Drift */</span>
<a name="l00518"></a>00518 <span class="preprocessor">#define E1000_PFCTOP            0x1080  </span><span class="comment">/* Priority Flow Control Type and Opcode */</span>
<a name="l00519"></a>00519 <span class="preprocessor">#define E1000_RTTBCNIDX         0xB204  </span><span class="comment">/* Tx BCN Congestion Point */</span>
<a name="l00520"></a>00520 <span class="preprocessor">#define E1000_RTTBCNACH         0x0B214 </span><span class="comment">/* Tx BCN Control High */</span>
<a name="l00521"></a>00521 <span class="preprocessor">#define E1000_RTTBCNACL         0x0B210 </span><span class="comment">/* Tx BCN Control Low */</span>
<a name="l00522"></a>00522 
<a name="l00523"></a>00523 <span class="comment">/* DMA Coalescing registers */</span>
<a name="l00524"></a>00524 <span class="preprocessor">#define E1000_DMACR             0x02508 </span><span class="comment">/* Control Register */</span>
<a name="l00525"></a>00525 <span class="preprocessor">#define E1000_DMCTXTH           0x03550 </span><span class="comment">/* Transmit Threshold */</span>
<a name="l00526"></a>00526 <span class="preprocessor">#define E1000_DMCTLX            0x02514 </span><span class="comment">/* Time to Lx Request */</span>
<a name="l00527"></a>00527 <span class="preprocessor">#define E1000_DMCRTRH           0x05DD0 </span><span class="comment">/* Receive Packet Rate Threshold */</span>
<a name="l00528"></a>00528 <span class="preprocessor">#define E1000_DMCCNT            0x05DD4 </span><span class="comment">/* Current Rx Count */</span>
<a name="l00529"></a>00529 <span class="preprocessor">#define E1000_FCRTC             0x02170 </span><span class="comment">/* Flow Control Rx high watermark */</span>
<a name="l00530"></a>00530 <span class="preprocessor">#define E1000_PCIEMISC          0x05BB8 </span><span class="comment">/* PCIE misc config register */</span>
<a name="l00531"></a>00531 
<a name="l00532"></a>00532 <span class="comment">/* PCIe Parity Status Register */</span>
<a name="l00533"></a>00533 <span class="preprocessor">#define E1000_PCIEERRSTS        0x05BA8</span>
<a name="l00534"></a>00534 <span class="preprocessor"></span>
<a name="l00535"></a>00535 <span class="preprocessor">#define E1000_PROXYS            0x5F64 </span><span class="comment">/* Proxying Status */</span>
<a name="l00536"></a>00536 <span class="preprocessor">#define E1000_PROXYFC           0x5F60 </span><span class="comment">/* Proxying Filter Control */</span>
<a name="l00537"></a>00537 <span class="comment">/* Thermal sensor configuration and status registers */</span>
<a name="l00538"></a>00538 <span class="preprocessor">#define E1000_THMJT             0x08100 </span><span class="comment">/* Junction Temperature */</span>
<a name="l00539"></a>00539 <span class="preprocessor">#define E1000_THLOWTC           0x08104 </span><span class="comment">/* Low Threshold Control */</span>
<a name="l00540"></a>00540 <span class="preprocessor">#define E1000_THMIDTC           0x08108 </span><span class="comment">/* Mid Threshold Control */</span>
<a name="l00541"></a>00541 <span class="preprocessor">#define E1000_THHIGHTC          0x0810C </span><span class="comment">/* High Threshold Control */</span>
<a name="l00542"></a>00542 <span class="preprocessor">#define E1000_THSTAT            0x08110 </span><span class="comment">/* Thermal Sensor Status */</span>
<a name="l00543"></a>00543 
<a name="l00544"></a>00544 <span class="comment">/*Energy Efficient Ethernet &quot;EEE&quot; registers */</span>
<a name="l00545"></a>00545 <span class="preprocessor">#define E1000_IPCNFG            0x0E38 </span><span class="comment">/* Internal PHY Configuration */</span>
<a name="l00546"></a>00546 <span class="preprocessor">#define E1000_LTRC              0x01A0 </span><span class="comment">/* Latency Tolerance Reporting Control */</span>
<a name="l00547"></a>00547 <span class="preprocessor">#define E1000_EEER              0x0E30 </span><span class="comment">/* Energy Efficient Ethernet &quot;EEE&quot;*/</span>
<a name="l00548"></a>00548 <span class="preprocessor">#define E1000_EEE_SU            0x0E34 </span><span class="comment">/* EEE Setup */</span>
<a name="l00549"></a>00549 <span class="preprocessor">#define E1000_TLPIC             0x4148 </span><span class="comment">/* EEE Tx LPI Count - TLPIC */</span>
<a name="l00550"></a>00550 <span class="preprocessor">#define E1000_RLPIC             0x414C </span><span class="comment">/* EEE Rx LPI Count - RLPIC */</span>
<a name="l00551"></a>00551 
<a name="l00552"></a>00552 <span class="comment">/* OS2BMC Registers */</span>
<a name="l00553"></a>00553 <span class="preprocessor">#define E1000_B2OSPC            0x08FE0 </span><span class="comment">/* BMC2OS packets sent by BMC */</span>
<a name="l00554"></a>00554 <span class="preprocessor">#define E1000_B2OGPRC           0x04158 </span><span class="comment">/* BMC2OS packets received by host */</span>
<a name="l00555"></a>00555 <span class="preprocessor">#define E1000_O2BGPTC           0x08FE4 </span><span class="comment">/* OS2BMC packets received by BMC */</span>
<a name="l00556"></a>00556 <span class="preprocessor">#define E1000_O2BSPC            0x0415C </span><span class="comment">/* OS2BMC packets transmitted by host */</span>
<a name="l00557"></a>00557 
<a name="l00558"></a>00558 <span class="preprocessor">#endif</span>
</pre></div></div>
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated on Wed Sep 28 2011 14:20:25 for Mark6 by&#160;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.4 </small></address>
</body>
</html>
