Info: Starting: Create simulation model
Info: qsys-generate D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\fpll\mgt_pll.qsys --simulation=VHDL --output-directory=D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\fpll\mgt_pll --family="Arria 10" --part=10AX115S3F45E2SG
Progress: Loading fpll/mgt_pll.qsys
Progress: Reading input file
Progress: Adding xcvr_fpll_a10_0 [altera_xcvr_fpll_a10 15.1]
Progress: Parameterizing module xcvr_fpll_a10_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: mgt_pll.xcvr_fpll_a10_0: For the selected device(10AX115S3F45E2SG), PLL speed grade is 3.
Info: mgt_pll: "Transforming system: mgt_pll"
Info: mgt_pll: Running transform generation_view_transform
Info: mgt_pll: Running transform generation_view_transform took 0.000s
Info: xcvr_fpll_a10_0: Running transform generation_view_transform
Info: xcvr_fpll_a10_0: Running transform generation_view_transform took 0.000s
Info: mgt_pll: Running transform merlin_avalon_transform
Info: mgt_pll: Running transform merlin_avalon_transform took 0.036s
Info: mgt_pll: "Naming system components in system: mgt_pll"
Info: mgt_pll: "Processing generation queue"
Info: mgt_pll: "Generating: mgt_pll"
Info: mgt_pll: "Generating: altera_xcvr_fpll_a10"
Info: xcvr_fpll_a10_0: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info: xcvr_fpll_a10_0: add_fileset_file ./mentor/twentynm_xcvr_avmm.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../alt_xcvr_core/nf/mentor/twentynm_xcvr_avmm.sv MENTOR_SPECIFIC
Info: xcvr_fpll_a10_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: xcvr_fpll_a10_0: add_fileset_file ./mentor/alt_xcvr_resync.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../../altera_xcvr_generic/mentor/ctrl/alt_xcvr_resync.sv MENTOR_SPECIFIC
Info: xcvr_fpll_a10_0: add_fileset_file ./altera_xcvr_fpll_a10.sv SYSTEM_VERILOG PATH ../source/altera_xcvr_fpll_a10.sv
Info: xcvr_fpll_a10_0: add_fileset_file ./mentor/altera_xcvr_fpll_a10.sv SYSTEM_VERILOG_ENCRYPT PATH ../mentor/source/altera_xcvr_fpll_a10.sv MENTOR_SPECIFIC
Info: xcvr_fpll_a10_0: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv
Info: xcvr_fpll_a10_0: add_fileset_file ./alt_xcvr_native_avmm_nf.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/alt_xcvr_native_avmm_nf.sv
Info: xcvr_fpll_a10_0: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_embedded_debug.sv
Info: xcvr_fpll_a10_0: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_avmm_csr.sv
Info: xcvr_fpll_a10_0: add_fileset_file ./mentor/alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_atx_pll_vi/mentor/source/alt_xcvr_pll_embedded_debug.sv MENTOR_SPECIFIC
Info: xcvr_fpll_a10_0: add_fileset_file ./mentor/alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_atx_pll_vi/mentor/source/alt_xcvr_pll_avmm_csr.sv MENTOR_SPECIFIC
Info: mgt_pll: Done "mgt_pll" with 2 modules, 19 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\fpll\mgt_pll\mgt_pll.spd --output-directory=D:/gbt_fpga/tags/gbt_fpga_4_0/gbt_bank/altera_a10/mgt/fpll/mgt_pll/sim/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\fpll\mgt_pll\mgt_pll.spd --output-directory=D:/gbt_fpga/tags/gbt_fpga_4_0/gbt_bank/altera_a10/mgt/fpll/mgt_pll/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in D:/gbt_fpga/tags/gbt_fpga_4_0/gbt_bank/altera_a10/mgt/fpll/mgt_pll/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in D:/gbt_fpga/tags/gbt_fpga_4_0/gbt_bank/altera_a10/mgt/fpll/mgt_pll/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in D:/gbt_fpga/tags/gbt_fpga_4_0/gbt_bank/altera_a10/mgt/fpll/mgt_pll/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in D:/gbt_fpga/tags/gbt_fpga_4_0/gbt_bank/altera_a10/mgt/fpll/mgt_pll/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/gbt_fpga/tags/gbt_fpga_4_0/gbt_bank/altera_a10/mgt/fpll/mgt_pll/sim/.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\fpll\mgt_pll.qsys --block-symbol-file --output-directory=D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\fpll\mgt_pll --family="Arria 10" --part=10AX115S3F45E2SG
Progress: Loading fpll/mgt_pll.qsys
Progress: Reading input file
Progress: Adding xcvr_fpll_a10_0 [altera_xcvr_fpll_a10 15.1]
Progress: Parameterizing module xcvr_fpll_a10_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: mgt_pll.xcvr_fpll_a10_0: For the selected device(10AX115S3F45E2SG), PLL speed grade is 3.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\fpll\mgt_pll.qsys --synthesis=VHDL --output-directory=D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\fpll\mgt_pll --family="Arria 10" --part=10AX115S3F45E2SG
Progress: Loading fpll/mgt_pll.qsys
Progress: Reading input file
Progress: Adding xcvr_fpll_a10_0 [altera_xcvr_fpll_a10 15.1]
Progress: Parameterizing module xcvr_fpll_a10_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: mgt_pll.xcvr_fpll_a10_0: For the selected device(10AX115S3F45E2SG), PLL speed grade is 3.
Info: mgt_pll: "Transforming system: mgt_pll"
Info: mgt_pll: Running transform generation_view_transform
Info: mgt_pll: Running transform generation_view_transform took 0.000s
Info: xcvr_fpll_a10_0: Running transform generation_view_transform
Info: xcvr_fpll_a10_0: Running transform generation_view_transform took 0.000s
Info: mgt_pll: Running transform merlin_avalon_transform
Info: mgt_pll: Running transform merlin_avalon_transform took 0.007s
Info: mgt_pll: "Naming system components in system: mgt_pll"
Info: mgt_pll: "Processing generation queue"
Info: mgt_pll: "Generating: mgt_pll"
Info: mgt_pll: "Generating: altera_xcvr_fpll_a10"
Info: xcvr_fpll_a10_0: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info: xcvr_fpll_a10_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: xcvr_fpll_a10_0: add_fileset_file ./altera_xcvr_fpll_a10.sv SYSTEM_VERILOG PATH ../source/altera_xcvr_fpll_a10.sv
Info: xcvr_fpll_a10_0: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv
Info: xcvr_fpll_a10_0: add_fileset_file ./alt_xcvr_native_avmm_nf.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/alt_xcvr_native_avmm_nf.sv
Info: xcvr_fpll_a10_0: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_embedded_debug.sv
Info: xcvr_fpll_a10_0: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_avmm_csr.sv
Info: mgt_pll: Done "mgt_pll" with 2 modules, 11 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
