set_property MARK_DEBUG true [get_nets design_1_i/axis_flow_control_d1_0_m_axis_TREADY]
set_property MARK_DEBUG true [get_nets design_1_i/axis_flow_control_d1_0_m_axis_TVALID]
set_property MARK_DEBUG true [get_nets design_1_i/axis_flow_control_D1/U0/i_flow_control_d1/m_axis_tready_buf]
#set_property MARK_DEBUG true [get_nets design_1_i/axis_flow_control_D1/U0/i_flow_control_d1/m_axis_tvalid_i]
#set_property MARK_DEBUG true [get_nets design_1_i/axis_flow_control_D1/U0/i_flow_control_d1/m_axis_tvalid_key]
#set_property MARK_DEBUG true [get_nets design_1_i/axis_flow_control_D1/U0/i_flow_control_d1/pass]
#set_property MARK_DEBUG true [get_nets design_1_i/axis_flow_control_D1/U0/i_flow_control_d1/trig_latch]
#set_property MARK_DEBUG true [get_nets design_1_i/axis_flow_control_D1/U0/i_flow_control_d1/trig_latch_clr]
#set_property MARK_DEBUG true [get_nets design_1_i/axis_flow_control_D1/U0/i_flow_control_d1/fifo_half]
set_property MARK_DEBUG true [get_nets {design_1_i/axis_flow_control_D1/U0/i_flow_control_d1/sm_state[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axis_flow_control_D1/U0/i_flow_control_d1/sm_state[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axis_flow_control_D1/U0/i_flow_control_d1/sm_state[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axis_flow_control_D1/U0/i_flow_control_d1/sm_state[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axis_flow_control_D1/U0/i_flow_control_d1/sm_state_sink[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axis_flow_control_D1/U0/i_flow_control_d1/sm_state_sink[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axis_flow_control_D1/U0/i_flow_control_d1/sm_state_sink[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axis_flow_control_D1/U0/i_flow_control_d1/sm_state_sink[3]}]


create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 65536 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 4 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/axis_flow_control_D1/U0/i_flow_control_d1/sm_state_sink[0]} {design_1_i/axis_flow_control_D1/U0/i_flow_control_d1/sm_state_sink[1]} {design_1_i/axis_flow_control_D1/U0/i_flow_control_d1/sm_state_sink[2]} {design_1_i/axis_flow_control_D1/U0/i_flow_control_d1/sm_state_sink[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 4 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/axis_flow_control_D1/U0/i_flow_control_d1/sm_state[0]} {design_1_i/axis_flow_control_D1/U0/i_flow_control_d1/sm_state[1]} {design_1_i/axis_flow_control_D1/U0/i_flow_control_d1/sm_state[2]} {design_1_i/axis_flow_control_D1/U0/i_flow_control_d1/sm_state[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list design_1_i/axis_flow_control_d1_0_m_axis_TREADY]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list design_1_i/axis_flow_control_d1_0_m_axis_TVALID]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list design_1_i/axis_flow_control_D1/U0/i_flow_control_d1/m_axis_tready_buf]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_FCLK_CLK0]
