// Seed: 1334317526
module module_0 (
    output uwire id_0,
    input wire id_1,
    input supply0 id_2,
    input wand id_3,
    output wand id_4
);
  assign id_4 = id_3;
endmodule
module module_1 (
    input tri1 id_0,
    inout logic id_1,
    input supply1 id_2,
    input tri0 id_3,
    input wor id_4,
    output wire id_5,
    output wand id_6,
    input logic id_7,
    input uwire id_8,
    input tri id_9,
    input tri0 id_10,
    output tri id_11,
    input wire id_12
);
  always_latch begin
    id_1 <= id_7;
    $display(1, (id_7 * id_4 == 1'b0), id_10);
  end
  module_0(
      id_11, id_10, id_8, id_3, id_11
  );
endmodule
