<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Hold Times</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Data Port</TH>
<TH>Clock Port</TH>
<TH>Rise</TH>
<TH>Fall</TH>
<TH>Clock Edge</TH>
<TH>Clock Reference</TH>
</TR>
</thead><tbody><TR  bgcolor="#FFFFFF">
<TD >DATA_IO[*]</TD>
<TD >sclk</TD>
<TD >-2.298</TD>
<TD >-2.298</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[0]</TD>
<TD >sclk</TD>
<TD >-3.006</TD>
<TD >-3.006</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[1]</TD>
<TD >sclk</TD>
<TD >-3.268</TD>
<TD >-3.268</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[2]</TD>
<TD >sclk</TD>
<TD >-3.071</TD>
<TD >-3.071</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[3]</TD>
<TD >sclk</TD>
<TD >-3.223</TD>
<TD >-3.223</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[4]</TD>
<TD >sclk</TD>
<TD >-3.587</TD>
<TD >-3.587</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[5]</TD>
<TD >sclk</TD>
<TD >-2.874</TD>
<TD >-2.874</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[6]</TD>
<TD >sclk</TD>
<TD >-2.648</TD>
<TD >-2.648</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[7]</TD>
<TD >sclk</TD>
<TD >-2.845</TD>
<TD >-2.845</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[8]</TD>
<TD >sclk</TD>
<TD >-2.635</TD>
<TD >-2.635</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[9]</TD>
<TD >sclk</TD>
<TD >-3.003</TD>
<TD >-3.003</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[10]</TD>
<TD >sclk</TD>
<TD >-2.777</TD>
<TD >-2.777</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[11]</TD>
<TD >sclk</TD>
<TD >-2.755</TD>
<TD >-2.755</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[12]</TD>
<TD >sclk</TD>
<TD >-2.855</TD>
<TD >-2.855</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[13]</TD>
<TD >sclk</TD>
<TD >-2.910</TD>
<TD >-2.910</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[14]</TD>
<TD >sclk</TD>
<TD >-2.660</TD>
<TD >-2.660</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[15]</TD>
<TD >sclk</TD>
<TD >-2.701</TD>
<TD >-2.701</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[16]</TD>
<TD >sclk</TD>
<TD >-2.887</TD>
<TD >-2.887</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[17]</TD>
<TD >sclk</TD>
<TD >-2.696</TD>
<TD >-2.696</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[18]</TD>
<TD >sclk</TD>
<TD >-2.826</TD>
<TD >-2.826</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[19]</TD>
<TD >sclk</TD>
<TD >-2.710</TD>
<TD >-2.710</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[20]</TD>
<TD >sclk</TD>
<TD >-3.145</TD>
<TD >-3.145</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[21]</TD>
<TD >sclk</TD>
<TD >-2.843</TD>
<TD >-2.843</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[22]</TD>
<TD >sclk</TD>
<TD >-2.735</TD>
<TD >-2.735</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[23]</TD>
<TD >sclk</TD>
<TD >-2.736</TD>
<TD >-2.736</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[24]</TD>
<TD >sclk</TD>
<TD >-2.634</TD>
<TD >-2.634</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[25]</TD>
<TD >sclk</TD>
<TD >-2.653</TD>
<TD >-2.653</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[26]</TD>
<TD >sclk</TD>
<TD >-2.395</TD>
<TD >-2.395</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[27]</TD>
<TD >sclk</TD>
<TD >-2.692</TD>
<TD >-2.692</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[28]</TD>
<TD >sclk</TD>
<TD >-2.491</TD>
<TD >-2.491</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[29]</TD>
<TD >sclk</TD>
<TD >-2.567</TD>
<TD >-2.567</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[30]</TD>
<TD >sclk</TD>
<TD >-2.610</TD>
<TD >-2.610</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[31]</TD>
<TD >sclk</TD>
<TD >-2.298</TD>
<TD >-2.298</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >PD_PORT[*]</TD>
<TD >sclk</TD>
<TD >-2.298</TD>
<TD >-2.298</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[0]</TD>
<TD >sclk</TD>
<TD >-2.298</TD>
<TD >-2.298</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[1]</TD>
<TD >sclk</TD>
<TD >-2.694</TD>
<TD >-2.694</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[2]</TD>
<TD >sclk</TD>
<TD >-2.640</TD>
<TD >-2.640</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[3]</TD>
<TD >sclk</TD>
<TD >-2.797</TD>
<TD >-2.797</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[4]</TD>
<TD >sclk</TD>
<TD >-2.928</TD>
<TD >-2.928</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[5]</TD>
<TD >sclk</TD>
<TD >-2.704</TD>
<TD >-2.704</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[6]</TD>
<TD >sclk</TD>
<TD >-2.731</TD>
<TD >-2.731</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[7]</TD>
<TD >sclk</TD>
<TD >-2.683</TD>
<TD >-2.683</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >PD_PORT[*]</TD>
<TD >sclk</TD>
<TD >-2.287</TD>
<TD >-2.287</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[0]</TD>
<TD >sclk</TD>
<TD >-2.287</TD>
<TD >-2.287</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[1]</TD>
<TD >sclk</TD>
<TD >-2.311</TD>
<TD >-2.311</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[2]</TD>
<TD >sclk</TD>
<TD >-2.440</TD>
<TD >-2.440</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[3]</TD>
<TD >sclk</TD>
<TD >-2.413</TD>
<TD >-2.413</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[4]</TD>
<TD >sclk</TD>
<TD >-2.413</TD>
<TD >-2.413</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[5]</TD>
<TD >sclk</TD>
<TD >-2.426</TD>
<TD >-2.426</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[6]</TD>
<TD >sclk</TD>
<TD >-2.427</TD>
<TD >-2.427</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[7]</TD>
<TD >sclk</TD>
<TD >-2.358</TD>
<TD >-2.358</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >ADDR[*]</TD>
<TD >sclk</TD>
<TD >1.307</TD>
<TD >1.307</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;ADDR[2]</TD>
<TD >sclk</TD>
<TD >1.307</TD>
<TD >1.307</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;ADDR[3]</TD>
<TD >sclk</TD>
<TD >1.007</TD>
<TD >1.007</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;ADDR[4]</TD>
<TD >sclk</TD>
<TD >1.229</TD>
<TD >1.229</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;ADDR[5]</TD>
<TD >sclk</TD>
<TD >1.164</TD>
<TD >1.164</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;ADDR[6]</TD>
<TD >sclk</TD>
<TD >1.172</TD>
<TD >1.172</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >DATA_IO[*]</TD>
<TD >sclk</TD>
<TD >1.146</TD>
<TD >1.146</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[1]</TD>
<TD >sclk</TD>
<TD >1.146</TD>
<TD >1.146</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[2]</TD>
<TD >sclk</TD>
<TD >0.960</TD>
<TD >0.960</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[4]</TD>
<TD >sclk</TD>
<TD >0.883</TD>
<TD >0.883</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[25]</TD>
<TD >sclk</TD>
<TD >0.910</TD>
<TD >0.910</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >INTA</TD>
<TD >sclk</TD>
<TD >1.312</TD>
<TD >1.312</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >R_W_IO</TD>
<TD >sclk</TD>
<TD >1.048</TD>
<TD >1.048</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_AS_IO</TD>
<TD >sclk</TD>
<TD >1.046</TD>
<TD >1.046</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_BERR</TD>
<TD >sclk</TD>
<TD >0.873</TD>
<TD >0.873</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_CS</TD>
<TD >sclk</TD>
<TD >0.929</TD>
<TD >0.929</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_DSACK_IO[*]</TD>
<TD >sclk</TD>
<TD >1.078</TD>
<TD >1.078</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;_DSACK_IO[0]</TD>
<TD >sclk</TD>
<TD >0.589</TD>
<TD >0.589</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;_DSACK_IO[1]</TD>
<TD >sclk</TD>
<TD >1.078</TD>
<TD >1.078</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >ADDR[*]</TD>
<TD >sclk</TD>
<TD >6.201</TD>
<TD >6.201</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;ADDR[6]</TD>
<TD >sclk</TD>
<TD >6.201</TD>
<TD >6.201</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >R_W_IO</TD>
<TD >sclk</TD>
<TD >5.877</TD>
<TD >5.877</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_AS_IO</TD>
<TD >sclk</TD>
<TD >5.999</TD>
<TD >5.999</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_BERR</TD>
<TD >sclk</TD>
<TD >5.669</TD>
<TD >5.669</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_CS</TD>
<TD >sclk</TD>
<TD >6.395</TD>
<TD >6.395</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_DREQ</TD>
<TD >sclk</TD>
<TD >8.496</TD>
<TD >8.496</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_DSACK_IO[*]</TD>
<TD >sclk</TD>
<TD >5.697</TD>
<TD >5.697</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;_DSACK_IO[0]</TD>
<TD >sclk</TD>
<TD >5.583</TD>
<TD >5.583</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;_DSACK_IO[1]</TD>
<TD >sclk</TD>
<TD >5.697</TD>
<TD >5.697</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_STERM</TD>
<TD >sclk</TD>
<TD >8.785</TD>
<TD >8.785</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >DATA_IO[*]</TD>
<TD >sclk</TD>
<TD >6.329</TD>
<TD >6.329</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[16]</TD>
<TD >sclk</TD>
<TD >6.045</TD>
<TD >6.045</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[17]</TD>
<TD >sclk</TD>
<TD >6.135</TD>
<TD >6.135</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[18]</TD>
<TD >sclk</TD>
<TD >6.049</TD>
<TD >6.049</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[19]</TD>
<TD >sclk</TD>
<TD >5.950</TD>
<TD >5.950</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[20]</TD>
<TD >sclk</TD>
<TD >5.945</TD>
<TD >5.945</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[21]</TD>
<TD >sclk</TD>
<TD >6.016</TD>
<TD >6.016</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[22]</TD>
<TD >sclk</TD>
<TD >6.122</TD>
<TD >6.122</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[23]</TD>
<TD >sclk</TD>
<TD >6.184</TD>
<TD >6.184</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[24]</TD>
<TD >sclk</TD>
<TD >6.150</TD>
<TD >6.150</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[25]</TD>
<TD >sclk</TD>
<TD >6.223</TD>
<TD >6.223</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[26]</TD>
<TD >sclk</TD>
<TD >6.329</TD>
<TD >6.329</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[27]</TD>
<TD >sclk</TD>
<TD >6.211</TD>
<TD >6.211</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[28]</TD>
<TD >sclk</TD>
<TD >6.274</TD>
<TD >6.274</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[29]</TD>
<TD >sclk</TD>
<TD >6.144</TD>
<TD >6.144</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[30]</TD>
<TD >sclk</TD>
<TD >6.059</TD>
<TD >6.059</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[31]</TD>
<TD >sclk</TD>
<TD >6.293</TD>
<TD >6.293</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >ADDR[*]</TD>
<TD >sclk</TD>
<TD >10.735</TD>
<TD >10.735</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;ADDR[2]</TD>
<TD >sclk</TD>
<TD >10.606</TD>
<TD >10.606</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;ADDR[3]</TD>
<TD >sclk</TD>
<TD >10.303</TD>
<TD >10.303</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;ADDR[4]</TD>
<TD >sclk</TD>
<TD >10.735</TD>
<TD >10.735</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;ADDR[5]</TD>
<TD >sclk</TD>
<TD >10.709</TD>
<TD >10.709</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;ADDR[6]</TD>
<TD >sclk</TD>
<TD >10.281</TD>
<TD >10.281</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >DATA_IO[*]</TD>
<TD >sclk</TD>
<TD >10.918</TD>
<TD >10.918</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[25]</TD>
<TD >sclk</TD>
<TD >10.918</TD>
<TD >10.918</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >R_W_IO</TD>
<TD >sclk</TD>
<TD >10.898</TD>
<TD >10.898</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_AS_IO</TD>
<TD >sclk</TD>
<TD >10.925</TD>
<TD >10.925</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_BERR</TD>
<TD >sclk</TD>
<TD >10.796</TD>
<TD >10.796</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_BG</TD>
<TD >sclk</TD>
<TD >11.171</TD>
<TD >11.171</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_BGACK_IO</TD>
<TD >sclk</TD>
<TD >11.401</TD>
<TD >11.401</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_CS</TD>
<TD >sclk</TD>
<TD >10.475</TD>
<TD >10.475</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_DREQ</TD>
<TD >sclk</TD>
<TD >13.444</TD>
<TD >13.444</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_DSACK_IO[*]</TD>
<TD >sclk</TD>
<TD >11.221</TD>
<TD >11.221</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;_DSACK_IO[0]</TD>
<TD >sclk</TD>
<TD >10.836</TD>
<TD >10.836</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;_DSACK_IO[1]</TD>
<TD >sclk</TD>
<TD >11.221</TD>
<TD >11.221</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_STERM</TD>
<TD >sclk</TD>
<TD >13.475</TD>
<TD >13.475</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
