# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../eth_udp.srcs/sources_1/new/crc32_d8.v" \
"../../../../eth_udp.srcs/sources_1/new/eth_udp_tx_gmii.v" \
"../../../../eth_udp.srcs/sources_1/new/ip_checksum.v" \
"../../../../eth_udp.srcs/sim_1/new/eth_udp_tx_gmii_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
