Analysis & Synthesis report for cyclone3
Sun Aug 21 16:08:04 2016
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for fir_filter_verilog:inst6|altshift_taps:summa15_rtl_0|shift_taps_25m:auto_generated|altsyncram_oj31:altsyncram4
 18. Parameter Settings for User Entity Instance: altpll0:inst5|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: fir_filter_verilog:inst6
 20. Parameter Settings for User Entity Instance: lpm_sub128:inst2|lpm_add_sub:LPM_ADD_SUB_component
 21. Parameter Settings for User Entity Instance: my_fir:inst|add_param1:inst25
 22. Parameter Settings for User Entity Instance: my_fir:inst|add_param1:inst25|lpm_add_sub:inst
 23. Parameter Settings for User Entity Instance: my_fir:inst|add_param1:inst26
 24. Parameter Settings for User Entity Instance: my_fir:inst|add_param1:inst26|lpm_add_sub:inst
 25. Parameter Settings for User Entity Instance: my_fir:inst|add_param1:inst23
 26. Parameter Settings for User Entity Instance: my_fir:inst|add_param1:inst23|lpm_add_sub:inst
 27. Parameter Settings for User Entity Instance: my_fir:inst|add_param1:inst14
 28. Parameter Settings for User Entity Instance: my_fir:inst|add_param1:inst14|lpm_add_sub:inst
 29. Parameter Settings for User Entity Instance: my_fir:inst|lpm_mult1:mult9|lpm_mult:lpm_mult_component
 30. Parameter Settings for User Entity Instance: my_fir:inst|LPM_DFF:reg9
 31. Parameter Settings for User Entity Instance: my_fir:inst|LPM_DFF:reg8
 32. Parameter Settings for User Entity Instance: my_fir:inst|LPM_DFF:reg7
 33. Parameter Settings for User Entity Instance: my_fir:inst|LPM_DFF:reg6
 34. Parameter Settings for User Entity Instance: my_fir:inst|LPM_DFF:reg5
 35. Parameter Settings for User Entity Instance: my_fir:inst|LPM_DFF:reg4
 36. Parameter Settings for User Entity Instance: my_fir:inst|LPM_DFF:reg3
 37. Parameter Settings for User Entity Instance: my_fir:inst|LPM_DFF:reg2
 38. Parameter Settings for User Entity Instance: my_fir:inst|LPM_DFF:reg1
 39. Parameter Settings for User Entity Instance: my_fir:inst|LPM_CONSTANT:inst18
 40. Parameter Settings for User Entity Instance: my_fir:inst|LPM_CONSTANT:inst21
 41. Parameter Settings for User Entity Instance: my_fir:inst|LPM_CONSTANT:inst20
 42. Parameter Settings for User Entity Instance: my_fir:inst|LPM_CONSTANT:inst27
 43. Parameter Settings for User Entity Instance: my_fir:inst|add_param1:inst24
 44. Parameter Settings for User Entity Instance: my_fir:inst|add_param1:inst24|lpm_add_sub:inst
 45. Parameter Settings for User Entity Instance: my_fir:inst|add_param1:inst22
 46. Parameter Settings for User Entity Instance: my_fir:inst|add_param1:inst22|lpm_add_sub:inst
 47. Parameter Settings for User Entity Instance: my_fir:inst|add_param1:inst12
 48. Parameter Settings for User Entity Instance: my_fir:inst|add_param1:inst12|lpm_add_sub:inst
 49. Parameter Settings for User Entity Instance: my_fir:inst|lpm_mult1:mult8|lpm_mult:lpm_mult_component
 50. Parameter Settings for User Entity Instance: my_fir:inst|LPM_CONSTANT:inst17
 51. Parameter Settings for User Entity Instance: my_fir:inst|lpm_mult1:mult7|lpm_mult:lpm_mult_component
 52. Parameter Settings for User Entity Instance: my_fir:inst|LPM_CONSTANT:inst15
 53. Parameter Settings for User Entity Instance: my_fir:inst|add_param1:inst11
 54. Parameter Settings for User Entity Instance: my_fir:inst|add_param1:inst11|lpm_add_sub:inst
 55. Parameter Settings for User Entity Instance: my_fir:inst|lpm_mult1:mult6|lpm_mult:lpm_mult_component
 56. Parameter Settings for User Entity Instance: my_fir:inst|LPM_CONSTANT:inst13
 57. Parameter Settings for User Entity Instance: my_fir:inst|lpm_mult1:mult5|lpm_mult:lpm_mult_component
 58. Parameter Settings for User Entity Instance: my_fir:inst|LPM_CONSTANT:inst7
 59. Parameter Settings for User Entity Instance: my_fir:inst|add_param1:inst16
 60. Parameter Settings for User Entity Instance: my_fir:inst|add_param1:inst16|lpm_add_sub:inst
 61. Parameter Settings for User Entity Instance: my_fir:inst|add_param1:inst10
 62. Parameter Settings for User Entity Instance: my_fir:inst|add_param1:inst10|lpm_add_sub:inst
 63. Parameter Settings for User Entity Instance: my_fir:inst|lpm_mult1:mult4|lpm_mult:lpm_mult_component
 64. Parameter Settings for User Entity Instance: my_fir:inst|LPM_CONSTANT:inst6
 65. Parameter Settings for User Entity Instance: my_fir:inst|lpm_mult1:mult3|lpm_mult:lpm_mult_component
 66. Parameter Settings for User Entity Instance: my_fir:inst|LPM_CONSTANT:inst5
 67. Parameter Settings for User Entity Instance: my_fir:inst|add_param1:inst9
 68. Parameter Settings for User Entity Instance: my_fir:inst|add_param1:inst9|lpm_add_sub:inst
 69. Parameter Settings for User Entity Instance: my_fir:inst|lpm_mult1:mult2|lpm_mult:lpm_mult_component
 70. Parameter Settings for User Entity Instance: my_fir:inst|LPM_CONSTANT:inst4
 71. Parameter Settings for User Entity Instance: my_fir:inst|lpm_mult1:mult1|lpm_mult:lpm_mult_component
 72. Parameter Settings for User Entity Instance: my_fir:inst|LPM_CONSTANT:inst3
 73. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 74. Parameter Settings for Inferred Entity Instance: fir_filter_verilog:inst6|altshift_taps:summa15_rtl_0
 75. Parameter Settings for Inferred Entity Instance: fir_filter_verilog:inst6|lpm_mult:Mult0
 76. Parameter Settings for Inferred Entity Instance: fir_filter_verilog:inst6|lpm_mult:Mult1
 77. Parameter Settings for Inferred Entity Instance: fir_filter_verilog:inst6|lpm_mult:Mult2
 78. Parameter Settings for Inferred Entity Instance: fir_filter_verilog:inst6|lpm_mult:Mult3
 79. Parameter Settings for Inferred Entity Instance: fir_filter_verilog:inst6|lpm_mult:Mult4
 80. altpll Parameter Settings by Entity Instance
 81. lpm_mult Parameter Settings by Entity Instance
 82. altshift_taps Parameter Settings by Entity Instance
 83. SignalTap II Logic Analyzer Settings
 84. Elapsed Time Per Partition
 85. Connections to In-System Debugging Instance "auto_signaltap_0"
 86. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Aug 21 16:08:04 2016      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; cyclone3                                   ;
; Top-level Entity Name              ; cyclone3                                   ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 1,584                                      ;
;     Total combinational functions  ; 960                                        ;
;     Dedicated logic registers      ; 1,343                                      ;
; Total registers                    ; 1343                                       ;
; Total pins                         ; 17                                         ;
; Total virtual pins                 ; 40                                         ;
; Total memory bits                  ; 86,088                                     ;
; Embedded Multiplier 9-bit elements ; 9                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C10E144C8       ;                    ;
; Top-level entity name                                                      ; cyclone3           ; cyclone3           ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                         ;
+-----------------------------------------------------------+-----------------+------------------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                          ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                                ; Library ;
+-----------------------------------------------------------+-----------------+------------------------------------------+-----------------------------------------------------------------------------+---------+
; cyclone3.bdf                                              ; yes             ; User Block Diagram/Schematic File        ; C:/altera/kkk/cyclone3.bdf                                                  ;         ;
; altpll0.v                                                 ; yes             ; User Wizard-Generated File               ; C:/altera/kkk/altpll0.v                                                     ;         ;
; my_fir.bdf                                                ; yes             ; User Block Diagram/Schematic File        ; C:/altera/kkk/my_fir.bdf                                                    ;         ;
; lpm_mult1.vhd                                             ; yes             ; User Wizard-Generated File               ; C:/altera/kkk/lpm_mult1.vhd                                                 ;         ;
; lpm_sub128.vhd                                            ; yes             ; User Wizard-Generated File               ; C:/altera/kkk/lpm_sub128.vhd                                                ;         ;
; altpll.tdf                                                ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf                   ;         ;
; aglobal131.inc                                            ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc               ;         ;
; stratix_pll.inc                                           ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc              ;         ;
; stratixii_pll.inc                                         ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc            ;         ;
; cycloneii_pll.inc                                         ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc            ;         ;
; db/altpll0_altpll.v                                       ; yes             ; Auto-Generated Megafunction              ; C:/altera/kkk/db/altpll0_altpll.v                                           ;         ;
; fir_filter_verilog.v                                      ; yes             ; Auto-Found Verilog HDL File              ; C:/altera/kkk/fir_filter_verilog.v                                          ;         ;
; lpm_add_sub.tdf                                           ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf              ;         ;
; addcore.inc                                               ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/addcore.inc                  ;         ;
; look_add.inc                                              ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/look_add.inc                 ;         ;
; bypassff.inc                                              ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                                              ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; alt_stratix_add_sub.inc                                   ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc      ;         ;
; db/add_sub_2qj.tdf                                        ; yes             ; Auto-Generated Megafunction              ; C:/altera/kkk/db/add_sub_2qj.tdf                                            ;         ;
; add_param1.bdf                                            ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/altera/kkk/add_param1.bdf                                                ;         ;
; db/add_sub_e3f.tdf                                        ; yes             ; Auto-Generated Megafunction              ; C:/altera/kkk/db/add_sub_e3f.tdf                                            ;         ;
; db/add_sub_m3f.tdf                                        ; yes             ; Auto-Generated Megafunction              ; C:/altera/kkk/db/add_sub_m3f.tdf                                            ;         ;
; db/add_sub_l3f.tdf                                        ; yes             ; Auto-Generated Megafunction              ; C:/altera/kkk/db/add_sub_l3f.tdf                                            ;         ;
; db/add_sub_k3f.tdf                                        ; yes             ; Auto-Generated Megafunction              ; C:/altera/kkk/db/add_sub_k3f.tdf                                            ;         ;
; lpm_mult.tdf                                              ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf                 ;         ;
; lpm_add_sub.inc                                           ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; multcore.inc                                              ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/multcore.inc                 ;         ;
; db/mult_82p.tdf                                           ; yes             ; Auto-Generated Megafunction              ; C:/altera/kkk/db/mult_82p.tdf                                               ;         ;
; lpm_dff.tdf                                               ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_dff.tdf                  ;         ;
; lpm_constant.inc                                          ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                                                ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; lpm_constant.tdf                                          ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.tdf             ;         ;
; sld_signaltap.vhd                                         ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd                                    ; yes             ; Encrypted Megafunction                   ; c:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd                                       ; yes             ; Encrypted Megafunction                   ; c:/altera/13.1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                                          ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; sld_mbpmg.vhd                                             ; yes             ; Encrypted Megafunction                   ; c:/altera/13.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_sel.tdf                              ; yes             ; Encrypted Megafunction                   ; c:/altera/13.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_sel.tdf ;         ;
; db/sld_ela_trigger_flow_sel_an31.tdf                      ; yes             ; Auto-Generated Megafunction              ; C:/altera/kkk/db/sld_ela_trigger_flow_sel_an31.tdf                          ;         ;
; db/sld_reserved_cyclone3_auto_signaltap_0_flow_mgr_c90c.v ; yes             ; Encrypted Auto-Generated Megafunction    ; C:/altera/kkk/db/sld_reserved_cyclone3_auto_signaltap_0_flow_mgr_c90c.v     ;         ;
; sld_buffer_manager.vhd                                    ; yes             ; Encrypted Megafunction                   ; c:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; altsyncram.tdf                                            ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc                                     ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                                               ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                                            ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                                             ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                                                ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                                                ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                                              ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_hq14.tdf                                    ; yes             ; Auto-Generated Megafunction              ; C:/altera/kkk/db/altsyncram_hq14.tdf                                        ;         ;
; altdpram.tdf                                              ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                                              ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                                               ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc                                       ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                                            ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                                               ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                                                ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; db/mux_irc.tdf                                            ; yes             ; Auto-Generated Megafunction              ; C:/altera/kkk/db/mux_irc.tdf                                                ;         ;
; lpm_decode.tdf                                            ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                                                ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                                           ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_4uf.tdf                                         ; yes             ; Auto-Generated Megafunction              ; C:/altera/kkk/db/decode_4uf.tdf                                             ;         ;
; lpm_counter.tdf                                           ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; cmpconst.inc                                              ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                                           ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc                                   ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_7fi.tdf                                           ; yes             ; Auto-Generated Megafunction              ; C:/altera/kkk/db/cntr_7fi.tdf                                               ;         ;
; db/cmpr_jfc.tdf                                           ; yes             ; Auto-Generated Megafunction              ; C:/altera/kkk/db/cmpr_jfc.tdf                                               ;         ;
; db/cntr_78j.tdf                                           ; yes             ; Auto-Generated Megafunction              ; C:/altera/kkk/db/cntr_78j.tdf                                               ;         ;
; db/cntr_5fi.tdf                                           ; yes             ; Auto-Generated Megafunction              ; C:/altera/kkk/db/cntr_5fi.tdf                                               ;         ;
; db/cmpr_ifc.tdf                                           ; yes             ; Auto-Generated Megafunction              ; C:/altera/kkk/db/cmpr_ifc.tdf                                               ;         ;
; db/cntr_p1j.tdf                                           ; yes             ; Auto-Generated Megafunction              ; C:/altera/kkk/db/cntr_p1j.tdf                                               ;         ;
; db/cmpr_efc.tdf                                           ; yes             ; Auto-Generated Megafunction              ; C:/altera/kkk/db/cmpr_efc.tdf                                               ;         ;
; sld_rom_sr.vhd                                            ; yes             ; Encrypted Megafunction                   ; c:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                                               ; yes             ; Encrypted Megafunction                   ; c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                                          ; yes             ; Encrypted Megafunction                   ; c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
; altshift_taps.tdf                                         ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/altshift_taps.tdf            ;         ;
; db/shift_taps_25m.tdf                                     ; yes             ; Auto-Generated Megafunction              ; C:/altera/kkk/db/shift_taps_25m.tdf                                         ;         ;
; db/altsyncram_oj31.tdf                                    ; yes             ; Auto-Generated Megafunction              ; C:/altera/kkk/db/altsyncram_oj31.tdf                                        ;         ;
; db/add_sub_p2e.tdf                                        ; yes             ; Auto-Generated Megafunction              ; C:/altera/kkk/db/add_sub_p2e.tdf                                            ;         ;
; db/cntr_tnf.tdf                                           ; yes             ; Auto-Generated Megafunction              ; C:/altera/kkk/db/cntr_tnf.tdf                                               ;         ;
; db/cmpr_ffc.tdf                                           ; yes             ; Auto-Generated Megafunction              ; C:/altera/kkk/db/cmpr_ffc.tdf                                               ;         ;
; multcore.tdf                                              ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf                 ;         ;
; csa_add.inc                                               ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/csa_add.inc                  ;         ;
; mpar_add.inc                                              ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.inc                 ;         ;
; muleabz.inc                                               ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/muleabz.inc                  ;         ;
; mul_lfrg.inc                                              ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/mul_lfrg.inc                 ;         ;
; mul_boothc.inc                                            ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/mul_boothc.inc               ;         ;
; alt_ded_mult.inc                                          ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/alt_ded_mult.inc             ;         ;
; alt_ded_mult_y.inc                                        ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc           ;         ;
; dffpipe.inc                                               ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/dffpipe.inc                  ;         ;
; mpar_add.tdf                                              ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf                 ;         ;
; db/add_sub_2jh.tdf                                        ; yes             ; Auto-Generated Megafunction              ; C:/altera/kkk/db/add_sub_2jh.tdf                                            ;         ;
; altshift.tdf                                              ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/altshift.tdf                 ;         ;
; db/add_sub_3jh.tdf                                        ; yes             ; Auto-Generated Megafunction              ; C:/altera/kkk/db/add_sub_3jh.tdf                                            ;         ;
+-----------------------------------------------------------+-----------------+------------------------------------------+-----------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                        ;
+---------------------------------------------+--------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                ;
+---------------------------------------------+--------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,584                                                                                ;
;                                             ;                                                                                      ;
; Total combinational functions               ; 960                                                                                  ;
; Logic element usage by number of LUT inputs ;                                                                                      ;
;     -- 4 input functions                    ; 208                                                                                  ;
;     -- 3 input functions                    ; 516                                                                                  ;
;     -- <=2 input functions                  ; 236                                                                                  ;
;                                             ;                                                                                      ;
; Logic elements by mode                      ;                                                                                      ;
;     -- normal mode                          ; 498                                                                                  ;
;     -- arithmetic mode                      ; 462                                                                                  ;
;                                             ;                                                                                      ;
; Total registers                             ; 1343                                                                                 ;
;     -- Dedicated logic registers            ; 1343                                                                                 ;
;     -- I/O registers                        ; 0                                                                                    ;
;                                             ;                                                                                      ;
; Virtual pins                                ; 40                                                                                   ;
; I/O pins                                    ; 17                                                                                   ;
; Total memory bits                           ; 86088                                                                                ;
; Embedded Multiplier 9-bit elements          ; 9                                                                                    ;
; Total PLLs                                  ; 1                                                                                    ;
;     -- PLLs                                 ; 1                                                                                    ;
;                                             ;                                                                                      ;
; Maximum fan-out node                        ; altpll0:inst5|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 967                                                                                  ;
; Total fan-out                               ; 7855                                                                                 ;
; Average fan-out                             ; 3.18                                                                                 ;
+---------------------------------------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                           ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |cyclone3                                                                                               ; 960 (1)           ; 1343 (0)     ; 86088       ; 9            ; 9       ; 0         ; 17   ; 40           ; |cyclone3                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |altpll0:inst5|                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|altpll0:inst5                                                                                                                                                                                                                                                                                                       ; work         ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|altpll0:inst5|altpll:altpll_component                                                                                                                                                                                                                                                                               ; work         ;
;          |altpll0_altpll:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|altpll0:inst5|altpll:altpll_component|altpll0_altpll:auto_generated                                                                                                                                                                                                                                                 ; work         ;
;    |fir_filter_verilog:inst6|                                                                           ; 327 (252)         ; 266 (262)    ; 72          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|fir_filter_verilog:inst6                                                                                                                                                                                                                                                                                            ; work         ;
;       |altshift_taps:summa15_rtl_0|                                                                     ; 7 (0)             ; 4 (0)        ; 72          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|fir_filter_verilog:inst6|altshift_taps:summa15_rtl_0                                                                                                                                                                                                                                                                ; work         ;
;          |shift_taps_25m:auto_generated|                                                                ; 7 (2)             ; 4 (2)        ; 72          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|fir_filter_verilog:inst6|altshift_taps:summa15_rtl_0|shift_taps_25m:auto_generated                                                                                                                                                                                                                                  ; work         ;
;             |altsyncram_oj31:altsyncram4|                                                               ; 0 (0)             ; 0 (0)        ; 72          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|fir_filter_verilog:inst6|altshift_taps:summa15_rtl_0|shift_taps_25m:auto_generated|altsyncram_oj31:altsyncram4                                                                                                                                                                                                      ; work         ;
;             |cntr_tnf:cntr1|                                                                            ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|fir_filter_verilog:inst6|altshift_taps:summa15_rtl_0|shift_taps_25m:auto_generated|cntr_tnf:cntr1                                                                                                                                                                                                                   ; work         ;
;       |lpm_mult:Mult0|                                                                                  ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|fir_filter_verilog:inst6|lpm_mult:Mult0                                                                                                                                                                                                                                                                             ; work         ;
;          |multcore:mult_core|                                                                           ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|fir_filter_verilog:inst6|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                          ; work         ;
;       |lpm_mult:Mult1|                                                                                  ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|fir_filter_verilog:inst6|lpm_mult:Mult1                                                                                                                                                                                                                                                                             ; work         ;
;          |multcore:mult_core|                                                                           ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|fir_filter_verilog:inst6|lpm_mult:Mult1|multcore:mult_core                                                                                                                                                                                                                                                          ; work         ;
;       |lpm_mult:Mult2|                                                                                  ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|fir_filter_verilog:inst6|lpm_mult:Mult2                                                                                                                                                                                                                                                                             ; work         ;
;          |multcore:mult_core|                                                                           ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|fir_filter_verilog:inst6|lpm_mult:Mult2|multcore:mult_core                                                                                                                                                                                                                                                          ; work         ;
;       |lpm_mult:Mult3|                                                                                  ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|fir_filter_verilog:inst6|lpm_mult:Mult3                                                                                                                                                                                                                                                                             ; work         ;
;          |multcore:mult_core|                                                                           ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|fir_filter_verilog:inst6|lpm_mult:Mult3|multcore:mult_core                                                                                                                                                                                                                                                          ; work         ;
;       |lpm_mult:Mult4|                                                                                  ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|fir_filter_verilog:inst6|lpm_mult:Mult4                                                                                                                                                                                                                                                                             ; work         ;
;          |multcore:mult_core|                                                                           ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|fir_filter_verilog:inst6|lpm_mult:Mult4|multcore:mult_core                                                                                                                                                                                                                                                          ; work         ;
;    |lpm_sub128:inst2|                                                                                   ; 1 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|lpm_sub128:inst2                                                                                                                                                                                                                                                                                                    ; work         ;
;       |lpm_add_sub:LPM_ADD_SUB_component|                                                               ; 1 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|lpm_sub128:inst2|lpm_add_sub:LPM_ADD_SUB_component                                                                                                                                                                                                                                                                  ; work         ;
;          |add_sub_2qj:auto_generated|                                                                   ; 1 (1)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|lpm_sub128:inst2|lpm_add_sub:LPM_ADD_SUB_component|add_sub_2qj:auto_generated                                                                                                                                                                                                                                       ; work         ;
;    |my_fir:inst|                                                                                        ; 143 (0)           ; 215 (0)      ; 0           ; 9            ; 9       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst                                                                                                                                                                                                                                                                                                         ; work         ;
;       |add_param1:inst10|                                                                               ; 17 (0)            ; 17 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|add_param1:inst10                                                                                                                                                                                                                                                                                       ; work         ;
;          |lpm_add_sub:inst|                                                                             ; 17 (0)            ; 17 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|add_param1:inst10|lpm_add_sub:inst                                                                                                                                                                                                                                                                      ; work         ;
;             |add_sub_k3f:auto_generated|                                                                ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|add_param1:inst10|lpm_add_sub:inst|add_sub_k3f:auto_generated                                                                                                                                                                                                                                           ; work         ;
;       |add_param1:inst11|                                                                               ; 17 (0)            ; 17 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|add_param1:inst11                                                                                                                                                                                                                                                                                       ; work         ;
;          |lpm_add_sub:inst|                                                                             ; 17 (0)            ; 17 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|add_param1:inst11|lpm_add_sub:inst                                                                                                                                                                                                                                                                      ; work         ;
;             |add_sub_k3f:auto_generated|                                                                ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|add_param1:inst11|lpm_add_sub:inst|add_sub_k3f:auto_generated                                                                                                                                                                                                                                           ; work         ;
;       |add_param1:inst12|                                                                               ; 17 (0)            ; 17 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|add_param1:inst12                                                                                                                                                                                                                                                                                       ; work         ;
;          |lpm_add_sub:inst|                                                                             ; 17 (0)            ; 17 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|add_param1:inst12|lpm_add_sub:inst                                                                                                                                                                                                                                                                      ; work         ;
;             |add_sub_k3f:auto_generated|                                                                ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|add_param1:inst12|lpm_add_sub:inst|add_sub_k3f:auto_generated                                                                                                                                                                                                                                           ; work         ;
;       |add_param1:inst16|                                                                               ; 18 (0)            ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|add_param1:inst16                                                                                                                                                                                                                                                                                       ; work         ;
;          |lpm_add_sub:inst|                                                                             ; 18 (0)            ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|add_param1:inst16|lpm_add_sub:inst                                                                                                                                                                                                                                                                      ; work         ;
;             |add_sub_l3f:auto_generated|                                                                ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|add_param1:inst16|lpm_add_sub:inst|add_sub_l3f:auto_generated                                                                                                                                                                                                                                           ; work         ;
;       |add_param1:inst22|                                                                               ; 18 (0)            ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|add_param1:inst22                                                                                                                                                                                                                                                                                       ; work         ;
;          |lpm_add_sub:inst|                                                                             ; 18 (0)            ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|add_param1:inst22|lpm_add_sub:inst                                                                                                                                                                                                                                                                      ; work         ;
;             |add_sub_l3f:auto_generated|                                                                ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|add_param1:inst22|lpm_add_sub:inst|add_sub_l3f:auto_generated                                                                                                                                                                                                                                           ; work         ;
;       |add_param1:inst24|                                                                               ; 19 (0)            ; 19 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|add_param1:inst24                                                                                                                                                                                                                                                                                       ; work         ;
;          |lpm_add_sub:inst|                                                                             ; 19 (0)            ; 19 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|add_param1:inst24|lpm_add_sub:inst                                                                                                                                                                                                                                                                      ; work         ;
;             |add_sub_m3f:auto_generated|                                                                ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|add_param1:inst24|lpm_add_sub:inst|add_sub_m3f:auto_generated                                                                                                                                                                                                                                           ; work         ;
;       |add_param1:inst25|                                                                               ; 20 (0)            ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|add_param1:inst25                                                                                                                                                                                                                                                                                       ; work         ;
;          |lpm_add_sub:inst|                                                                             ; 20 (0)            ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|add_param1:inst25|lpm_add_sub:inst                                                                                                                                                                                                                                                                      ; work         ;
;             |add_sub_e3f:auto_generated|                                                                ; 20 (20)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|add_param1:inst25|lpm_add_sub:inst|add_sub_e3f:auto_generated                                                                                                                                                                                                                                           ; work         ;
;       |add_param1:inst9|                                                                                ; 17 (0)            ; 17 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|add_param1:inst9                                                                                                                                                                                                                                                                                        ; work         ;
;          |lpm_add_sub:inst|                                                                             ; 17 (0)            ; 17 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|add_param1:inst9|lpm_add_sub:inst                                                                                                                                                                                                                                                                       ; work         ;
;             |add_sub_k3f:auto_generated|                                                                ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|add_param1:inst9|lpm_add_sub:inst|add_sub_k3f:auto_generated                                                                                                                                                                                                                                            ; work         ;
;       |lpm_dff:reg1|                                                                                    ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|lpm_dff:reg1                                                                                                                                                                                                                                                                                            ; work         ;
;       |lpm_dff:reg2|                                                                                    ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|lpm_dff:reg2                                                                                                                                                                                                                                                                                            ; work         ;
;       |lpm_dff:reg3|                                                                                    ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|lpm_dff:reg3                                                                                                                                                                                                                                                                                            ; work         ;
;       |lpm_dff:reg4|                                                                                    ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|lpm_dff:reg4                                                                                                                                                                                                                                                                                            ; work         ;
;       |lpm_dff:reg5|                                                                                    ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|lpm_dff:reg5                                                                                                                                                                                                                                                                                            ; work         ;
;       |lpm_dff:reg6|                                                                                    ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|lpm_dff:reg6                                                                                                                                                                                                                                                                                            ; work         ;
;       |lpm_dff:reg7|                                                                                    ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|lpm_dff:reg7                                                                                                                                                                                                                                                                                            ; work         ;
;       |lpm_dff:reg8|                                                                                    ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|lpm_dff:reg8                                                                                                                                                                                                                                                                                            ; work         ;
;       |lpm_dff:reg9|                                                                                    ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|lpm_dff:reg9                                                                                                                                                                                                                                                                                            ; work         ;
;       |lpm_mult1:mult1|                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|lpm_mult1:mult1                                                                                                                                                                                                                                                                                         ; work         ;
;          |lpm_mult:lpm_mult_component|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|lpm_mult1:mult1|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                             ; work         ;
;             |mult_82p:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|lpm_mult1:mult1|lpm_mult:lpm_mult_component|mult_82p:auto_generated                                                                                                                                                                                                                                     ; work         ;
;       |lpm_mult1:mult2|                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|lpm_mult1:mult2                                                                                                                                                                                                                                                                                         ; work         ;
;          |lpm_mult:lpm_mult_component|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|lpm_mult1:mult2|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                             ; work         ;
;             |mult_82p:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|lpm_mult1:mult2|lpm_mult:lpm_mult_component|mult_82p:auto_generated                                                                                                                                                                                                                                     ; work         ;
;       |lpm_mult1:mult3|                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|lpm_mult1:mult3                                                                                                                                                                                                                                                                                         ; work         ;
;          |lpm_mult:lpm_mult_component|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|lpm_mult1:mult3|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                             ; work         ;
;             |mult_82p:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|lpm_mult1:mult3|lpm_mult:lpm_mult_component|mult_82p:auto_generated                                                                                                                                                                                                                                     ; work         ;
;       |lpm_mult1:mult4|                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|lpm_mult1:mult4                                                                                                                                                                                                                                                                                         ; work         ;
;          |lpm_mult:lpm_mult_component|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|lpm_mult1:mult4|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                             ; work         ;
;             |mult_82p:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|lpm_mult1:mult4|lpm_mult:lpm_mult_component|mult_82p:auto_generated                                                                                                                                                                                                                                     ; work         ;
;       |lpm_mult1:mult5|                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|lpm_mult1:mult5                                                                                                                                                                                                                                                                                         ; work         ;
;          |lpm_mult:lpm_mult_component|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|lpm_mult1:mult5|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                             ; work         ;
;             |mult_82p:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|lpm_mult1:mult5|lpm_mult:lpm_mult_component|mult_82p:auto_generated                                                                                                                                                                                                                                     ; work         ;
;       |lpm_mult1:mult6|                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|lpm_mult1:mult6                                                                                                                                                                                                                                                                                         ; work         ;
;          |lpm_mult:lpm_mult_component|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|lpm_mult1:mult6|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                             ; work         ;
;             |mult_82p:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|lpm_mult1:mult6|lpm_mult:lpm_mult_component|mult_82p:auto_generated                                                                                                                                                                                                                                     ; work         ;
;       |lpm_mult1:mult7|                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|lpm_mult1:mult7                                                                                                                                                                                                                                                                                         ; work         ;
;          |lpm_mult:lpm_mult_component|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|lpm_mult1:mult7|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                             ; work         ;
;             |mult_82p:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|lpm_mult1:mult7|lpm_mult:lpm_mult_component|mult_82p:auto_generated                                                                                                                                                                                                                                     ; work         ;
;       |lpm_mult1:mult8|                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|lpm_mult1:mult8                                                                                                                                                                                                                                                                                         ; work         ;
;          |lpm_mult:lpm_mult_component|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|lpm_mult1:mult8|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                             ; work         ;
;             |mult_82p:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|lpm_mult1:mult8|lpm_mult:lpm_mult_component|mult_82p:auto_generated                                                                                                                                                                                                                                     ; work         ;
;       |lpm_mult1:mult9|                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|lpm_mult1:mult9                                                                                                                                                                                                                                                                                         ; work         ;
;          |lpm_mult:lpm_mult_component|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|lpm_mult1:mult9|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                             ; work         ;
;             |mult_82p:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cyclone3|my_fir:inst|lpm_mult1:mult9|lpm_mult:lpm_mult_component|mult_82p:auto_generated                                                                                                                                                                                                                                     ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 119 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                    ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 118 (80)          ; 90 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                       ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                               ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                             ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 369 (1)           ; 764 (87)     ; 86016       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 368 (0)           ; 677 (0)      ; 86016       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 368 (87)          ; 677 (250)    ; 86016       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                         ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 25 (0)            ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                          ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                      ; work         ;
;                   |decode_4uf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_4uf:auto_generated                                                                                            ; work         ;
;                |lpm_mux:mux|                                                                            ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                              ; work         ;
;                   |mux_irc:auto_generated|                                                              ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_irc:auto_generated                                                                                                       ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 86016       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                         ; work         ;
;                |altsyncram_hq14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 86016       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hq14:auto_generated                                                                                                                          ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                          ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                            ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                 ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 86 (86)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                              ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 4 (1)             ; 143 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                             ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                     ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 0 (0)             ; 135 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                      ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 135 (135)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                           ; work         ;
;                |sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|                        ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity                                                                                                             ; work         ;
;                   |sld_ela_trigger_flow_sel_an31:auto_generated|                                        ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_an31:auto_generated                                                                ; work         ;
;                      |sld_reserved_cyclone3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|                   ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_an31:auto_generated|sld_reserved_cyclone3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1 ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 127 (10)          ; 111 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                        ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                              ; work         ;
;                   |cntr_7fi:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_7fi:auto_generated                                      ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 11 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                       ; work         ;
;                   |cntr_78j:auto_generated|                                                             ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_78j:auto_generated                                                               ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                             ; work         ;
;                   |cntr_5fi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_5fi:auto_generated                                                     ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                ; work         ;
;                   |cntr_p1j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_p1j:auto_generated                                                        ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                       ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 42 (42)           ; 42 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                        ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                     ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cyclone3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                   ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; fir_filter_verilog:inst6|altshift_taps:summa15_rtl_0|shift_taps_25m:auto_generated|altsyncram_oj31:altsyncram4|ALTSYNCRAM                                                                             ; AUTO ; Simple Dual Port ; 3            ; 24           ; 3            ; 24           ; 72    ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hq14:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 2048         ; 42           ; 2048         ; 42           ; 86016 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 9           ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 9           ;
; Signed Embedded Multipliers           ; 9           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                               ; IP Include File                                                         ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |cyclone3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_an31:auto_generated|sld_reserved_cyclone3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1 ; C:/altera/kkk/db/sld_reserved_cyclone3_auto_signaltap_0_flow_mgr_c90c.v ;
; Altera ; LPM_MULT     ; 13.1    ; N/A          ; N/A          ; |cyclone3|my_fir:inst|lpm_mult1:mult1                                                                                                                                                                                                                                                                                         ; C:/altera/kkk/lpm_mult1.vhd                                             ;
; Altera ; LPM_MULT     ; 13.1    ; N/A          ; N/A          ; |cyclone3|my_fir:inst|lpm_mult1:mult2                                                                                                                                                                                                                                                                                         ; C:/altera/kkk/lpm_mult1.vhd                                             ;
; Altera ; LPM_MULT     ; 13.1    ; N/A          ; N/A          ; |cyclone3|my_fir:inst|lpm_mult1:mult3                                                                                                                                                                                                                                                                                         ; C:/altera/kkk/lpm_mult1.vhd                                             ;
; Altera ; LPM_MULT     ; 13.1    ; N/A          ; N/A          ; |cyclone3|my_fir:inst|lpm_mult1:mult4                                                                                                                                                                                                                                                                                         ; C:/altera/kkk/lpm_mult1.vhd                                             ;
; Altera ; LPM_MULT     ; 13.1    ; N/A          ; N/A          ; |cyclone3|my_fir:inst|lpm_mult1:mult5                                                                                                                                                                                                                                                                                         ; C:/altera/kkk/lpm_mult1.vhd                                             ;
; Altera ; LPM_MULT     ; 13.1    ; N/A          ; N/A          ; |cyclone3|my_fir:inst|lpm_mult1:mult6                                                                                                                                                                                                                                                                                         ; C:/altera/kkk/lpm_mult1.vhd                                             ;
; Altera ; LPM_MULT     ; 13.1    ; N/A          ; N/A          ; |cyclone3|my_fir:inst|lpm_mult1:mult7                                                                                                                                                                                                                                                                                         ; C:/altera/kkk/lpm_mult1.vhd                                             ;
; Altera ; LPM_MULT     ; 13.1    ; N/A          ; N/A          ; |cyclone3|my_fir:inst|lpm_mult1:mult8                                                                                                                                                                                                                                                                                         ; C:/altera/kkk/lpm_mult1.vhd                                             ;
; Altera ; LPM_MULT     ; 13.1    ; N/A          ; N/A          ; |cyclone3|my_fir:inst|lpm_mult1:mult9                                                                                                                                                                                                                                                                                         ; C:/altera/kkk/lpm_mult1.vhd                                             ;
; Altera ; LPM_ADD_SUB  ; 13.1    ; N/A          ; N/A          ; |cyclone3|lpm_sub128:inst2                                                                                                                                                                                                                                                                                                    ; C:/altera/kkk/lpm_sub128.vhd                                            ;
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |cyclone3|altpll0:inst5                                                                                                                                                                                                                                                                                                       ; C:/altera/kkk/altpll0.v                                                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                  ; Reason for Removal                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fir_filter_verilog:inst6|summa32[19]                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; fir_filter_verilog:inst6|proisvedenie[8][0]                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; fir_filter_verilog:inst6|summa15[0]                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; fir_filter_verilog:inst6|summa23[0]                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; fir_filter_verilog:inst6|summa32[0]                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; fir_filter_verilog:inst6|summa23[18]                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; fir_filter_verilog:inst6|summa15[17]                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; fir_filter_verilog:inst6|proisvedenie[7][0]                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; fir_filter_verilog:inst6|proisvedenie[1][0]                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; fir_filter_verilog:inst6|proisvedenie[0][0]                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; fir_filter_verilog:inst6|summa32[18]                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; fir_filter_verilog:inst6|summa23[17]                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; fir_filter_verilog:inst6|summa32[17]                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; fir_filter_verilog:inst6|summa11[0]                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; fir_filter_verilog:inst6|dff[0][7]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg1|dffs[7]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[0][6]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg1|dffs[6]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[0][5]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg1|dffs[5]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[0][4]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg1|dffs[4]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[0][3]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg1|dffs[3]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[0][2]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg1|dffs[2]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[0][1]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg1|dffs[1]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[0][0]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg1|dffs[0]                                                                                                                                                        ;
; fir_filter_verilog:inst6|proisvedenie[0][11]                                                                                                                                                                                                                                                                                                   ; Merged with my_fir:inst|lpm_dff:reg2|dffs[7]                                                                                                                                                        ;
; fir_filter_verilog:inst6|proisvedenie[0][12]                                                                                                                                                                                                                                                                                                   ; Merged with my_fir:inst|lpm_dff:reg2|dffs[7]                                                                                                                                                        ;
; fir_filter_verilog:inst6|proisvedenie[0][13]                                                                                                                                                                                                                                                                                                   ; Merged with my_fir:inst|lpm_dff:reg2|dffs[7]                                                                                                                                                        ;
; fir_filter_verilog:inst6|proisvedenie[0][14]                                                                                                                                                                                                                                                                                                   ; Merged with my_fir:inst|lpm_dff:reg2|dffs[7]                                                                                                                                                        ;
; fir_filter_verilog:inst6|proisvedenie[0][15]                                                                                                                                                                                                                                                                                                   ; Merged with my_fir:inst|lpm_dff:reg2|dffs[7]                                                                                                                                                        ;
; fir_filter_verilog:inst6|proisvedenie[0][16]                                                                                                                                                                                                                                                                                                   ; Merged with my_fir:inst|lpm_dff:reg2|dffs[7]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[1][7]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg2|dffs[7]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[1][6]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg2|dffs[6]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[1][5]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg2|dffs[5]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[1][4]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg2|dffs[4]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[1][3]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg2|dffs[3]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[1][2]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg2|dffs[2]                                                                                                                                                        ;
; fir_filter_verilog:inst6|proisvedenie[0][2]                                                                                                                                                                                                                                                                                                    ; Merged with my_fir:inst|lpm_dff:reg2|dffs[1]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[1][1]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg2|dffs[1]                                                                                                                                                        ;
; fir_filter_verilog:inst6|proisvedenie[0][1]                                                                                                                                                                                                                                                                                                    ; Merged with my_fir:inst|lpm_dff:reg2|dffs[0]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[1][0]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg2|dffs[0]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[2][7]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg3|dffs[7]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[2][6]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg3|dffs[6]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[2][5]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg3|dffs[5]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[2][4]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg3|dffs[4]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[2][3]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg3|dffs[3]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[2][2]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg3|dffs[2]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[2][1]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg3|dffs[1]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[2][0]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg3|dffs[0]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[3][7]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg4|dffs[7]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[3][6]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg4|dffs[6]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[3][5]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg4|dffs[5]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[3][4]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg4|dffs[4]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[3][3]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg4|dffs[3]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[3][2]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg4|dffs[2]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[3][1]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg4|dffs[1]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[3][0]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg4|dffs[0]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[4][7]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg5|dffs[7]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[4][6]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg5|dffs[6]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[4][5]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg5|dffs[5]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[4][4]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg5|dffs[4]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[4][3]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg5|dffs[3]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[4][2]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg5|dffs[2]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[4][1]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg5|dffs[1]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[4][0]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg5|dffs[0]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[5][7]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg6|dffs[7]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[5][6]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg6|dffs[6]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[5][5]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg6|dffs[5]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[5][4]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg6|dffs[4]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[5][3]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg6|dffs[3]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[5][2]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg6|dffs[2]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[5][1]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg6|dffs[1]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[5][0]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg6|dffs[0]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[6][7]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg7|dffs[7]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[6][6]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg7|dffs[6]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[6][5]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg7|dffs[5]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[6][4]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg7|dffs[4]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[6][3]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg7|dffs[3]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[6][2]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg7|dffs[2]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[6][1]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg7|dffs[1]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[6][0]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg7|dffs[0]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[7][7]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg8|dffs[7]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[7][6]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg8|dffs[6]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[7][5]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg8|dffs[5]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[7][4]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg8|dffs[4]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[7][3]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg8|dffs[3]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[7][2]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg8|dffs[2]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[7][1]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg8|dffs[1]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[7][0]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg8|dffs[0]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[8][7]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg9|dffs[7]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[8][6]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg9|dffs[6]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[8][5]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg9|dffs[5]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[8][4]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg9|dffs[4]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[8][3]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg9|dffs[3]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[8][2]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg9|dffs[2]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[8][1]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg9|dffs[1]                                                                                                                                                        ;
; fir_filter_verilog:inst6|dff[8][0]                                                                                                                                                                                                                                                                                                             ; Merged with my_fir:inst|lpm_dff:reg9|dffs[0]                                                                                                                                                        ;
; my_fir:inst|add_param1:inst14|lpm_add_sub:inst|add_sub_k3f:auto_generated|pipeline_dffe[15]                                                                                                                                                                                                                                                    ; Merged with my_fir:inst|add_param1:inst14|lpm_add_sub:inst|add_sub_k3f:auto_generated|pipeline_dffe[16]                                                                                             ;
; my_fir:inst|add_param1:inst23|lpm_add_sub:inst|add_sub_l3f:auto_generated|pipeline_dffe[15,16]                                                                                                                                                                                                                                                 ; Merged with my_fir:inst|add_param1:inst23|lpm_add_sub:inst|add_sub_l3f:auto_generated|pipeline_dffe[17]                                                                                             ;
; my_fir:inst|add_param1:inst26|lpm_add_sub:inst|add_sub_m3f:auto_generated|pipeline_dffe[15..17]                                                                                                                                                                                                                                                ; Merged with my_fir:inst|add_param1:inst26|lpm_add_sub:inst|add_sub_m3f:auto_generated|pipeline_dffe[18]                                                                                             ;
; fir_filter_verilog:inst6|proisvedenie[8][12]                                                                                                                                                                                                                                                                                                   ; Merged with fir_filter_verilog:inst6|proisvedenie[8][11]                                                                                                                                            ;
; fir_filter_verilog:inst6|proisvedenie[8][13]                                                                                                                                                                                                                                                                                                   ; Merged with fir_filter_verilog:inst6|proisvedenie[8][11]                                                                                                                                            ;
; fir_filter_verilog:inst6|proisvedenie[8][14]                                                                                                                                                                                                                                                                                                   ; Merged with fir_filter_verilog:inst6|proisvedenie[8][11]                                                                                                                                            ;
; fir_filter_verilog:inst6|proisvedenie[8][15]                                                                                                                                                                                                                                                                                                   ; Merged with fir_filter_verilog:inst6|proisvedenie[8][11]                                                                                                                                            ;
; fir_filter_verilog:inst6|proisvedenie[8][16]                                                                                                                                                                                                                                                                                                   ; Merged with fir_filter_verilog:inst6|proisvedenie[8][11]                                                                                                                                            ;
; fir_filter_verilog:inst6|proisvedenie[7][14]                                                                                                                                                                                                                                                                                                   ; Merged with fir_filter_verilog:inst6|proisvedenie[7][13]                                                                                                                                            ;
; fir_filter_verilog:inst6|proisvedenie[7][15]                                                                                                                                                                                                                                                                                                   ; Merged with fir_filter_verilog:inst6|proisvedenie[7][13]                                                                                                                                            ;
; fir_filter_verilog:inst6|proisvedenie[7][16]                                                                                                                                                                                                                                                                                                   ; Merged with fir_filter_verilog:inst6|proisvedenie[7][13]                                                                                                                                            ;
; fir_filter_verilog:inst6|proisvedenie[6][15]                                                                                                                                                                                                                                                                                                   ; Merged with fir_filter_verilog:inst6|proisvedenie[6][14]                                                                                                                                            ;
; fir_filter_verilog:inst6|proisvedenie[6][16]                                                                                                                                                                                                                                                                                                   ; Merged with fir_filter_verilog:inst6|proisvedenie[6][14]                                                                                                                                            ;
; fir_filter_verilog:inst6|proisvedenie[5][16]                                                                                                                                                                                                                                                                                                   ; Merged with fir_filter_verilog:inst6|proisvedenie[5][15]                                                                                                                                            ;
; fir_filter_verilog:inst6|proisvedenie[4][16]                                                                                                                                                                                                                                                                                                   ; Merged with fir_filter_verilog:inst6|proisvedenie[4][15]                                                                                                                                            ;
; fir_filter_verilog:inst6|proisvedenie[3][16]                                                                                                                                                                                                                                                                                                   ; Merged with fir_filter_verilog:inst6|proisvedenie[3][15]                                                                                                                                            ;
; fir_filter_verilog:inst6|proisvedenie[2][15]                                                                                                                                                                                                                                                                                                   ; Merged with fir_filter_verilog:inst6|proisvedenie[2][14]                                                                                                                                            ;
; fir_filter_verilog:inst6|proisvedenie[2][16]                                                                                                                                                                                                                                                                                                   ; Merged with fir_filter_verilog:inst6|proisvedenie[2][14]                                                                                                                                            ;
; fir_filter_verilog:inst6|proisvedenie[1][14]                                                                                                                                                                                                                                                                                                   ; Merged with fir_filter_verilog:inst6|proisvedenie[1][13]                                                                                                                                            ;
; fir_filter_verilog:inst6|proisvedenie[1][15]                                                                                                                                                                                                                                                                                                   ; Merged with fir_filter_verilog:inst6|proisvedenie[1][13]                                                                                                                                            ;
; fir_filter_verilog:inst6|proisvedenie[1][16]                                                                                                                                                                                                                                                                                                   ; Merged with fir_filter_verilog:inst6|proisvedenie[1][13]                                                                                                                                            ;
; fir_filter_verilog:inst6|summa15[12..16]                                                                                                                                                                                                                                                                                                       ; Merged with fir_filter_verilog:inst6|summa15[11]                                                                                                                                                    ;
; fir_filter_verilog:inst6|summa23[12..16]                                                                                                                                                                                                                                                                                                       ; Merged with fir_filter_verilog:inst6|summa23[11]                                                                                                                                                    ;
; fir_filter_verilog:inst6|summa32[11..15]                                                                                                                                                                                                                                                                                                       ; Merged with fir_filter_verilog:inst6|summa32[16]                                                                                                                                                    ;
; fir_filter_verilog:inst6|proisvedenie[4][0]                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; fir_filter_verilog:inst6|proisvedenie[1][1]                                                                                                                                                                                                                                                                                                    ; Merged with my_fir:inst|lpm_dff:reg3|dffs[0]                                                                                                                                                        ;
; fir_filter_verilog:inst6|proisvedenie[2][0]                                                                                                                                                                                                                                                                                                    ; Merged with my_fir:inst|lpm_dff:reg4|dffs[0]                                                                                                                                                        ;
; fir_filter_verilog:inst6|proisvedenie[3][0]                                                                                                                                                                                                                                                                                                    ; Merged with my_fir:inst|lpm_dff:reg5|dffs[0]                                                                                                                                                        ;
; fir_filter_verilog:inst6|proisvedenie[5][0]                                                                                                                                                                                                                                                                                                    ; Merged with my_fir:inst|lpm_dff:reg7|dffs[0]                                                                                                                                                        ;
; fir_filter_verilog:inst6|proisvedenie[6][0]                                                                                                                                                                                                                                                                                                    ; Merged with my_fir:inst|lpm_dff:reg8|dffs[0]                                                                                                                                                        ;
; fir_filter_verilog:inst6|summa13[0]                                                                                                                                                                                                                                                                                                            ; Merged with my_fir:inst|lpm_dff:reg8|dffs[0]                                                                                                                                                        ;
; fir_filter_verilog:inst6|proisvedenie[7][1]                                                                                                                                                                                                                                                                                                    ; Merged with my_fir:inst|lpm_dff:reg9|dffs[0]                                                                                                                                                        ;
; fir_filter_verilog:inst6|summa14[0]                                                                                                                                                                                                                                                                                                            ; Merged with my_fir:inst|lpm_dff:reg9|dffs[0]                                                                                                                                                        ;
; fir_filter_verilog:inst6|proisvedenie[2][3]                                                                                                                                                                                                                                                                                                    ; Merged with my_fir:inst|lpm_dff:reg4|dffs[3]                                                                                                                                                        ;
; fir_filter_verilog:inst6|proisvedenie[2][2]                                                                                                                                                                                                                                                                                                    ; Merged with my_fir:inst|lpm_dff:reg4|dffs[2]                                                                                                                                                        ;
; fir_filter_verilog:inst6|proisvedenie[2][1]                                                                                                                                                                                                                                                                                                    ; Merged with my_fir:inst|lpm_dff:reg4|dffs[1]                                                                                                                                                        ;
; fir_filter_verilog:inst6|proisvedenie[3][1]                                                                                                                                                                                                                                                                                                    ; Merged with my_fir:inst|lpm_dff:reg5|dffs[1]                                                                                                                                                        ;
; fir_filter_verilog:inst6|proisvedenie[4][2]                                                                                                                                                                                                                                                                                                    ; Merged with my_fir:inst|lpm_dff:reg6|dffs[1]                                                                                                                                                        ;
; fir_filter_verilog:inst6|proisvedenie[4][1]                                                                                                                                                                                                                                                                                                    ; Merged with my_fir:inst|lpm_dff:reg6|dffs[0]                                                                                                                                                        ;
; fir_filter_verilog:inst6|proisvedenie[5][1]                                                                                                                                                                                                                                                                                                    ; Merged with my_fir:inst|lpm_dff:reg7|dffs[1]                                                                                                                                                        ;
; fir_filter_verilog:inst6|proisvedenie[6][3]                                                                                                                                                                                                                                                                                                    ; Merged with my_fir:inst|lpm_dff:reg8|dffs[3]                                                                                                                                                        ;
; fir_filter_verilog:inst6|proisvedenie[6][2]                                                                                                                                                                                                                                                                                                    ; Merged with my_fir:inst|lpm_dff:reg8|dffs[2]                                                                                                                                                        ;
; fir_filter_verilog:inst6|proisvedenie[6][1]                                                                                                                                                                                                                                                                                                    ; Merged with my_fir:inst|lpm_dff:reg8|dffs[1]                                                                                                                                                        ;
; Total Number of Removed Registers = 152                                                                                                                                                                                                                                                                                                        ;                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_an31:auto_generated|sld_reserved_cyclone3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|post_fill_count_reg[0..10] ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_an31:auto_generated|sld_reserved_cyclone3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|segment_trigger_reg[0]     ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_an31:auto_generated|sld_reserved_cyclone3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|use_post_fill_count_reg[0] ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                                                                                                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10]                                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 39                                                                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fir_filter_verilog:inst6|proisvedenie[8][0]                                                                                                                  ; Stuck at GND              ; fir_filter_verilog:inst6|summa15[0], fir_filter_verilog:inst6|summa23[0],                                                                                     ;
;                                                                                                                                                              ; due to stuck port data_in ; fir_filter_verilog:inst6|summa32[0]                                                                                                                           ;
; fir_filter_verilog:inst6|summa15[17]                                                                                                                         ; Stuck at GND              ; fir_filter_verilog:inst6|summa23[17], fir_filter_verilog:inst6|summa32[17]                                                                                    ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; fir_filter_verilog:inst6|summa23[18]                                                                                                                         ; Stuck at GND              ; fir_filter_verilog:inst6|summa32[18]                                                                                                                          ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1343  ;
; Number of registers using Synchronous Clear  ; 44    ;
; Number of registers using Synchronous Load   ; 65    ;
; Number of registers using Asynchronous Clear ; 345   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 433   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 16                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                            ;
+---------------------------------------------------------------------------------------------------+----------------------------------------+------------+
; Register Name                                                                                     ; Megafunction                           ; Type       ;
+---------------------------------------------------------------------------------------------------+----------------------------------------+------------+
; fir_filter_verilog:inst6|summa32[3..10]                                                           ; fir_filter_verilog:inst6|summa15_rtl_0 ; SHIFT_TAPS ;
; fir_filter_verilog:inst6|summa23[3..10]                                                           ; fir_filter_verilog:inst6|summa15_rtl_0 ; SHIFT_TAPS ;
; fir_filter_verilog:inst6|summa15[3..10]                                                           ; fir_filter_verilog:inst6|summa15_rtl_0 ; SHIFT_TAPS ;
; my_fir:inst|add_param1:inst26|lpm_add_sub:inst|add_sub_m3f:auto_generated|pipeline_dffe[0..14,18] ; fir_filter_verilog:inst6|summa15_rtl_0 ; SHIFT_TAPS ;
; my_fir:inst|add_param1:inst23|lpm_add_sub:inst|add_sub_l3f:auto_generated|pipeline_dffe[0..14,17] ; fir_filter_verilog:inst6|summa15_rtl_0 ; SHIFT_TAPS ;
; my_fir:inst|add_param1:inst14|lpm_add_sub:inst|add_sub_k3f:auto_generated|pipeline_dffe[0..14,16] ; fir_filter_verilog:inst6|summa15_rtl_0 ; SHIFT_TAPS ;
+---------------------------------------------------------------------------------------------------+----------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |cyclone3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |cyclone3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |cyclone3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |cyclone3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                     ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |cyclone3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |cyclone3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |cyclone3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                        ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |cyclone3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cyclone3|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |cyclone3|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |cyclone3|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                               ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |cyclone3|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                           ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |cyclone3|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                    ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |cyclone3|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fir_filter_verilog:inst6|altshift_taps:summa15_rtl_0|shift_taps_25m:auto_generated|altsyncram_oj31:altsyncram4 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll0:inst5|altpll:altpll_component ;
+-------------------------------+---------------------------+------------------------+
; Parameter Name                ; Value                     ; Type                   ;
+-------------------------------+---------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                ;
; PLL_TYPE                      ; AUTO                      ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=altpll0 ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 10000                     ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                ;
; LOCK_HIGH                     ; 1                         ; Untyped                ;
; LOCK_LOW                      ; 1                         ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                ;
; SKIP_VCO                      ; OFF                       ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                ;
; BANDWIDTH                     ; 0                         ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                ;
; DOWN_SPREAD                   ; 0                         ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK0_DIVIDE_BY                ; 2000                      ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                ;
; DPA_DIVIDER                   ; 0                         ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                ;
; VCO_MIN                       ; 0                         ; Untyped                ;
; VCO_MAX                       ; 0                         ; Untyped                ;
; VCO_CENTER                    ; 0                         ; Untyped                ;
; PFD_MIN                       ; 0                         ; Untyped                ;
; PFD_MAX                       ; 0                         ; Untyped                ;
; M_INITIAL                     ; 0                         ; Untyped                ;
; M                             ; 0                         ; Untyped                ;
; N                             ; 1                         ; Untyped                ;
; M2                            ; 1                         ; Untyped                ;
; N2                            ; 1                         ; Untyped                ;
; SS                            ; 1                         ; Untyped                ;
; C0_HIGH                       ; 0                         ; Untyped                ;
; C1_HIGH                       ; 0                         ; Untyped                ;
; C2_HIGH                       ; 0                         ; Untyped                ;
; C3_HIGH                       ; 0                         ; Untyped                ;
; C4_HIGH                       ; 0                         ; Untyped                ;
; C5_HIGH                       ; 0                         ; Untyped                ;
; C6_HIGH                       ; 0                         ; Untyped                ;
; C7_HIGH                       ; 0                         ; Untyped                ;
; C8_HIGH                       ; 0                         ; Untyped                ;
; C9_HIGH                       ; 0                         ; Untyped                ;
; C0_LOW                        ; 0                         ; Untyped                ;
; C1_LOW                        ; 0                         ; Untyped                ;
; C2_LOW                        ; 0                         ; Untyped                ;
; C3_LOW                        ; 0                         ; Untyped                ;
; C4_LOW                        ; 0                         ; Untyped                ;
; C5_LOW                        ; 0                         ; Untyped                ;
; C6_LOW                        ; 0                         ; Untyped                ;
; C7_LOW                        ; 0                         ; Untyped                ;
; C8_LOW                        ; 0                         ; Untyped                ;
; C9_LOW                        ; 0                         ; Untyped                ;
; C0_INITIAL                    ; 0                         ; Untyped                ;
; C1_INITIAL                    ; 0                         ; Untyped                ;
; C2_INITIAL                    ; 0                         ; Untyped                ;
; C3_INITIAL                    ; 0                         ; Untyped                ;
; C4_INITIAL                    ; 0                         ; Untyped                ;
; C5_INITIAL                    ; 0                         ; Untyped                ;
; C6_INITIAL                    ; 0                         ; Untyped                ;
; C7_INITIAL                    ; 0                         ; Untyped                ;
; C8_INITIAL                    ; 0                         ; Untyped                ;
; C9_INITIAL                    ; 0                         ; Untyped                ;
; C0_MODE                       ; BYPASS                    ; Untyped                ;
; C1_MODE                       ; BYPASS                    ; Untyped                ;
; C2_MODE                       ; BYPASS                    ; Untyped                ;
; C3_MODE                       ; BYPASS                    ; Untyped                ;
; C4_MODE                       ; BYPASS                    ; Untyped                ;
; C5_MODE                       ; BYPASS                    ; Untyped                ;
; C6_MODE                       ; BYPASS                    ; Untyped                ;
; C7_MODE                       ; BYPASS                    ; Untyped                ;
; C8_MODE                       ; BYPASS                    ; Untyped                ;
; C9_MODE                       ; BYPASS                    ; Untyped                ;
; C0_PH                         ; 0                         ; Untyped                ;
; C1_PH                         ; 0                         ; Untyped                ;
; C2_PH                         ; 0                         ; Untyped                ;
; C3_PH                         ; 0                         ; Untyped                ;
; C4_PH                         ; 0                         ; Untyped                ;
; C5_PH                         ; 0                         ; Untyped                ;
; C6_PH                         ; 0                         ; Untyped                ;
; C7_PH                         ; 0                         ; Untyped                ;
; C8_PH                         ; 0                         ; Untyped                ;
; C9_PH                         ; 0                         ; Untyped                ;
; L0_HIGH                       ; 1                         ; Untyped                ;
; L1_HIGH                       ; 1                         ; Untyped                ;
; G0_HIGH                       ; 1                         ; Untyped                ;
; G1_HIGH                       ; 1                         ; Untyped                ;
; G2_HIGH                       ; 1                         ; Untyped                ;
; G3_HIGH                       ; 1                         ; Untyped                ;
; E0_HIGH                       ; 1                         ; Untyped                ;
; E1_HIGH                       ; 1                         ; Untyped                ;
; E2_HIGH                       ; 1                         ; Untyped                ;
; E3_HIGH                       ; 1                         ; Untyped                ;
; L0_LOW                        ; 1                         ; Untyped                ;
; L1_LOW                        ; 1                         ; Untyped                ;
; G0_LOW                        ; 1                         ; Untyped                ;
; G1_LOW                        ; 1                         ; Untyped                ;
; G2_LOW                        ; 1                         ; Untyped                ;
; G3_LOW                        ; 1                         ; Untyped                ;
; E0_LOW                        ; 1                         ; Untyped                ;
; E1_LOW                        ; 1                         ; Untyped                ;
; E2_LOW                        ; 1                         ; Untyped                ;
; E3_LOW                        ; 1                         ; Untyped                ;
; L0_INITIAL                    ; 1                         ; Untyped                ;
; L1_INITIAL                    ; 1                         ; Untyped                ;
; G0_INITIAL                    ; 1                         ; Untyped                ;
; G1_INITIAL                    ; 1                         ; Untyped                ;
; G2_INITIAL                    ; 1                         ; Untyped                ;
; G3_INITIAL                    ; 1                         ; Untyped                ;
; E0_INITIAL                    ; 1                         ; Untyped                ;
; E1_INITIAL                    ; 1                         ; Untyped                ;
; E2_INITIAL                    ; 1                         ; Untyped                ;
; E3_INITIAL                    ; 1                         ; Untyped                ;
; L0_MODE                       ; BYPASS                    ; Untyped                ;
; L1_MODE                       ; BYPASS                    ; Untyped                ;
; G0_MODE                       ; BYPASS                    ; Untyped                ;
; G1_MODE                       ; BYPASS                    ; Untyped                ;
; G2_MODE                       ; BYPASS                    ; Untyped                ;
; G3_MODE                       ; BYPASS                    ; Untyped                ;
; E0_MODE                       ; BYPASS                    ; Untyped                ;
; E1_MODE                       ; BYPASS                    ; Untyped                ;
; E2_MODE                       ; BYPASS                    ; Untyped                ;
; E3_MODE                       ; BYPASS                    ; Untyped                ;
; L0_PH                         ; 0                         ; Untyped                ;
; L1_PH                         ; 0                         ; Untyped                ;
; G0_PH                         ; 0                         ; Untyped                ;
; G1_PH                         ; 0                         ; Untyped                ;
; G2_PH                         ; 0                         ; Untyped                ;
; G3_PH                         ; 0                         ; Untyped                ;
; E0_PH                         ; 0                         ; Untyped                ;
; E1_PH                         ; 0                         ; Untyped                ;
; E2_PH                         ; 0                         ; Untyped                ;
; E3_PH                         ; 0                         ; Untyped                ;
; M_PH                          ; 0                         ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                ;
; CLK0_COUNTER                  ; G0                        ; Untyped                ;
; CLK1_COUNTER                  ; G0                        ; Untyped                ;
; CLK2_COUNTER                  ; G0                        ; Untyped                ;
; CLK3_COUNTER                  ; G0                        ; Untyped                ;
; CLK4_COUNTER                  ; G0                        ; Untyped                ;
; CLK5_COUNTER                  ; G0                        ; Untyped                ;
; CLK6_COUNTER                  ; E0                        ; Untyped                ;
; CLK7_COUNTER                  ; E1                        ; Untyped                ;
; CLK8_COUNTER                  ; E2                        ; Untyped                ;
; CLK9_COUNTER                  ; E3                        ; Untyped                ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                ;
; M_TIME_DELAY                  ; 0                         ; Untyped                ;
; N_TIME_DELAY                  ; 0                         ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                ;
; VCO_POST_SCALE                ; 0                         ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III               ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                ;
; CBXI_PARAMETER                ; altpll0_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone III               ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE         ;
+-------------------------------+---------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_filter_verilog:inst6 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; LEN            ; 9     ; Signed Integer                               ;
; coef0          ; 10    ; Signed Integer                               ;
; coef1          ; 30    ; Signed Integer                               ;
; coef2          ; 49    ; Signed Integer                               ;
; coef3          ; 69    ; Signed Integer                               ;
; coef4          ; 74    ; Signed Integer                               ;
; coef5          ; 69    ; Signed Integer                               ;
; coef6          ; 49    ; Signed Integer                               ;
; coef7          ; 30    ; Signed Integer                               ;
; coef8          ; 10    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_sub128:inst2|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+----------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                     ;
+------------------------+-------------+----------------------------------------------------------+
; LPM_WIDTH              ; 8           ; Signed Integer                                           ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                  ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                  ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                  ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                           ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                  ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                  ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                  ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                       ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                  ;
; USE_WYS                ; OFF         ; Untyped                                                  ;
; STYLE                  ; FAST        ; Untyped                                                  ;
; CBXI_PARAMETER         ; add_sub_2qj ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                           ;
+------------------------+-------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|add_param1:inst25 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; width          ; 19    ; Untyped                                           ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|add_param1:inst25|lpm_add_sub:inst ;
+------------------------+-------------+------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                 ;
+------------------------+-------------+------------------------------------------------------+
; LPM_WIDTH              ; 20          ; Untyped                                              ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                              ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                              ;
; LPM_PIPELINE           ; 1           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                   ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                              ;
; USE_WYS                ; OFF         ; Untyped                                              ;
; STYLE                  ; FAST        ; Untyped                                              ;
; CBXI_PARAMETER         ; add_sub_e3f ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                       ;
+------------------------+-------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|add_param1:inst26 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; width          ; 18    ; Untyped                                           ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|add_param1:inst26|lpm_add_sub:inst ;
+------------------------+-------------+------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                 ;
+------------------------+-------------+------------------------------------------------------+
; LPM_WIDTH              ; 19          ; Untyped                                              ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                              ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                              ;
; LPM_PIPELINE           ; 1           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                   ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                              ;
; USE_WYS                ; OFF         ; Untyped                                              ;
; STYLE                  ; FAST        ; Untyped                                              ;
; CBXI_PARAMETER         ; add_sub_m3f ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                       ;
+------------------------+-------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|add_param1:inst23 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; width          ; 17    ; Untyped                                           ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|add_param1:inst23|lpm_add_sub:inst ;
+------------------------+-------------+------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                 ;
+------------------------+-------------+------------------------------------------------------+
; LPM_WIDTH              ; 18          ; Untyped                                              ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                              ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                              ;
; LPM_PIPELINE           ; 1           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                   ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                              ;
; USE_WYS                ; OFF         ; Untyped                                              ;
; STYLE                  ; FAST        ; Untyped                                              ;
; CBXI_PARAMETER         ; add_sub_l3f ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                       ;
+------------------------+-------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|add_param1:inst14 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; width          ; 16    ; Untyped                                           ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|add_param1:inst14|lpm_add_sub:inst ;
+------------------------+-------------+------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                 ;
+------------------------+-------------+------------------------------------------------------+
; LPM_WIDTH              ; 17          ; Untyped                                              ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                              ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                              ;
; LPM_PIPELINE           ; 1           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                   ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                              ;
; USE_WYS                ; OFF         ; Untyped                                              ;
; STYLE                  ; FAST        ; Untyped                                              ;
; CBXI_PARAMETER         ; add_sub_k3f ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                       ;
+------------------------+-------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|lpm_mult1:mult9|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+---------------------------------------+
; Parameter Name                                 ; Value       ; Type                                  ;
+------------------------------------------------+-------------+---------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                        ;
; LPM_WIDTHA                                     ; 8           ; Signed Integer                        ;
; LPM_WIDTHB                                     ; 8           ; Signed Integer                        ;
; LPM_WIDTHP                                     ; 16          ; Signed Integer                        ;
; LPM_WIDTHR                                     ; 0           ; Untyped                               ;
; LPM_WIDTHS                                     ; 1           ; Untyped                               ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                               ;
; LPM_PIPELINE                                   ; 1           ; Signed Integer                        ;
; LATENCY                                        ; 0           ; Untyped                               ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                               ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                               ;
; USE_EAB                                        ; OFF         ; Untyped                               ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                               ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                               ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                               ;
; CBXI_PARAMETER                                 ; mult_82p    ; Untyped                               ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                               ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                               ;
+------------------------------------------------+-------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|LPM_DFF:reg9 ;
+------------------------+-------------+--------------------------------+
; Parameter Name         ; Value       ; Type                           ;
+------------------------+-------------+--------------------------------+
; LPM_WIDTH              ; 8           ; Signed Integer                 ;
; LPM_AVALUE             ; 0           ; Untyped                        ;
; LPM_SVALUE             ; 0           ; Untyped                        ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                 ;
+------------------------+-------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|LPM_DFF:reg8 ;
+------------------------+-------------+--------------------------------+
; Parameter Name         ; Value       ; Type                           ;
+------------------------+-------------+--------------------------------+
; LPM_WIDTH              ; 8           ; Signed Integer                 ;
; LPM_AVALUE             ; 0           ; Untyped                        ;
; LPM_SVALUE             ; 0           ; Untyped                        ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                 ;
+------------------------+-------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|LPM_DFF:reg7 ;
+------------------------+-------------+--------------------------------+
; Parameter Name         ; Value       ; Type                           ;
+------------------------+-------------+--------------------------------+
; LPM_WIDTH              ; 8           ; Signed Integer                 ;
; LPM_AVALUE             ; 0           ; Untyped                        ;
; LPM_SVALUE             ; 0           ; Untyped                        ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                 ;
+------------------------+-------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|LPM_DFF:reg6 ;
+------------------------+-------------+--------------------------------+
; Parameter Name         ; Value       ; Type                           ;
+------------------------+-------------+--------------------------------+
; LPM_WIDTH              ; 8           ; Signed Integer                 ;
; LPM_AVALUE             ; 0           ; Untyped                        ;
; LPM_SVALUE             ; 0           ; Untyped                        ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                 ;
+------------------------+-------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|LPM_DFF:reg5 ;
+------------------------+-------------+--------------------------------+
; Parameter Name         ; Value       ; Type                           ;
+------------------------+-------------+--------------------------------+
; LPM_WIDTH              ; 8           ; Signed Integer                 ;
; LPM_AVALUE             ; 0           ; Untyped                        ;
; LPM_SVALUE             ; 0           ; Untyped                        ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                 ;
+------------------------+-------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|LPM_DFF:reg4 ;
+------------------------+-------------+--------------------------------+
; Parameter Name         ; Value       ; Type                           ;
+------------------------+-------------+--------------------------------+
; LPM_WIDTH              ; 8           ; Signed Integer                 ;
; LPM_AVALUE             ; 0           ; Untyped                        ;
; LPM_SVALUE             ; 0           ; Untyped                        ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                 ;
+------------------------+-------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|LPM_DFF:reg3 ;
+------------------------+-------------+--------------------------------+
; Parameter Name         ; Value       ; Type                           ;
+------------------------+-------------+--------------------------------+
; LPM_WIDTH              ; 8           ; Signed Integer                 ;
; LPM_AVALUE             ; 0           ; Untyped                        ;
; LPM_SVALUE             ; 0           ; Untyped                        ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                 ;
+------------------------+-------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|LPM_DFF:reg2 ;
+------------------------+-------------+--------------------------------+
; Parameter Name         ; Value       ; Type                           ;
+------------------------+-------------+--------------------------------+
; LPM_WIDTH              ; 8           ; Signed Integer                 ;
; LPM_AVALUE             ; 0           ; Untyped                        ;
; LPM_SVALUE             ; 0           ; Untyped                        ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                 ;
+------------------------+-------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|LPM_DFF:reg1 ;
+------------------------+-------------+--------------------------------+
; Parameter Name         ; Value       ; Type                           ;
+------------------------+-------------+--------------------------------+
; LPM_WIDTH              ; 8           ; Signed Integer                 ;
; LPM_AVALUE             ; 0           ; Untyped                        ;
; LPM_SVALUE             ; 0           ; Untyped                        ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                 ;
+------------------------+-------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|LPM_CONSTANT:inst18 ;
+--------------------+------------------+--------------------------------------+
; Parameter Name     ; Value            ; Type                                 ;
+--------------------+------------------+--------------------------------------+
; LPM_WIDTH          ; 8                ; Untyped                              ;
; LPM_CVALUE         ; 10               ; Untyped                              ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                              ;
; CBXI_PARAMETER     ; lpm_constant_4a4 ; Untyped                              ;
+--------------------+------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|LPM_CONSTANT:inst21 ;
+--------------------+------------------+--------------------------------------+
; Parameter Name     ; Value            ; Type                                 ;
+--------------------+------------------+--------------------------------------+
; LPM_WIDTH          ; 16               ; Untyped                              ;
; LPM_CVALUE         ; 0                ; Untyped                              ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                              ;
; CBXI_PARAMETER     ; lpm_constant_2d4 ; Untyped                              ;
+--------------------+------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|LPM_CONSTANT:inst20 ;
+--------------------+------------------+--------------------------------------+
; Parameter Name     ; Value            ; Type                                 ;
+--------------------+------------------+--------------------------------------+
; LPM_WIDTH          ; 17               ; Untyped                              ;
; LPM_CVALUE         ; 0                ; Untyped                              ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                              ;
; CBXI_PARAMETER     ; lpm_constant_je4 ; Untyped                              ;
+--------------------+------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|LPM_CONSTANT:inst27 ;
+--------------------+------------------+--------------------------------------+
; Parameter Name     ; Value            ; Type                                 ;
+--------------------+------------------+--------------------------------------+
; LPM_WIDTH          ; 18               ; Untyped                              ;
; LPM_CVALUE         ; 0                ; Untyped                              ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                              ;
; CBXI_PARAMETER     ; lpm_constant_ke4 ; Untyped                              ;
+--------------------+------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|add_param1:inst24 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; width          ; 18    ; Untyped                                           ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|add_param1:inst24|lpm_add_sub:inst ;
+------------------------+-------------+------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                 ;
+------------------------+-------------+------------------------------------------------------+
; LPM_WIDTH              ; 19          ; Untyped                                              ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                              ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                              ;
; LPM_PIPELINE           ; 1           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                   ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                              ;
; USE_WYS                ; OFF         ; Untyped                                              ;
; STYLE                  ; FAST        ; Untyped                                              ;
; CBXI_PARAMETER         ; add_sub_m3f ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                       ;
+------------------------+-------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|add_param1:inst22 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; width          ; 17    ; Untyped                                           ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|add_param1:inst22|lpm_add_sub:inst ;
+------------------------+-------------+------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                 ;
+------------------------+-------------+------------------------------------------------------+
; LPM_WIDTH              ; 18          ; Untyped                                              ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                              ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                              ;
; LPM_PIPELINE           ; 1           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                   ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                              ;
; USE_WYS                ; OFF         ; Untyped                                              ;
; STYLE                  ; FAST        ; Untyped                                              ;
; CBXI_PARAMETER         ; add_sub_l3f ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                       ;
+------------------------+-------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|add_param1:inst12 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; width          ; 16    ; Untyped                                           ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|add_param1:inst12|lpm_add_sub:inst ;
+------------------------+-------------+------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                 ;
+------------------------+-------------+------------------------------------------------------+
; LPM_WIDTH              ; 17          ; Untyped                                              ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                              ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                              ;
; LPM_PIPELINE           ; 1           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                   ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                              ;
; USE_WYS                ; OFF         ; Untyped                                              ;
; STYLE                  ; FAST        ; Untyped                                              ;
; CBXI_PARAMETER         ; add_sub_k3f ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                       ;
+------------------------+-------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|lpm_mult1:mult8|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+---------------------------------------+
; Parameter Name                                 ; Value       ; Type                                  ;
+------------------------------------------------+-------------+---------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                        ;
; LPM_WIDTHA                                     ; 8           ; Signed Integer                        ;
; LPM_WIDTHB                                     ; 8           ; Signed Integer                        ;
; LPM_WIDTHP                                     ; 16          ; Signed Integer                        ;
; LPM_WIDTHR                                     ; 0           ; Untyped                               ;
; LPM_WIDTHS                                     ; 1           ; Untyped                               ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                               ;
; LPM_PIPELINE                                   ; 1           ; Signed Integer                        ;
; LATENCY                                        ; 0           ; Untyped                               ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                               ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                               ;
; USE_EAB                                        ; OFF         ; Untyped                               ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                               ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                               ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                               ;
; CBXI_PARAMETER                                 ; mult_82p    ; Untyped                               ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                               ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                               ;
+------------------------------------------------+-------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|LPM_CONSTANT:inst17 ;
+--------------------+------------------+--------------------------------------+
; Parameter Name     ; Value            ; Type                                 ;
+--------------------+------------------+--------------------------------------+
; LPM_WIDTH          ; 8                ; Untyped                              ;
; LPM_CVALUE         ; 30               ; Untyped                              ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                              ;
; CBXI_PARAMETER     ; lpm_constant_9a4 ; Untyped                              ;
+--------------------+------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|lpm_mult1:mult7|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+---------------------------------------+
; Parameter Name                                 ; Value       ; Type                                  ;
+------------------------------------------------+-------------+---------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                        ;
; LPM_WIDTHA                                     ; 8           ; Signed Integer                        ;
; LPM_WIDTHB                                     ; 8           ; Signed Integer                        ;
; LPM_WIDTHP                                     ; 16          ; Signed Integer                        ;
; LPM_WIDTHR                                     ; 0           ; Untyped                               ;
; LPM_WIDTHS                                     ; 1           ; Untyped                               ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                               ;
; LPM_PIPELINE                                   ; 1           ; Signed Integer                        ;
; LATENCY                                        ; 0           ; Untyped                               ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                               ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                               ;
; USE_EAB                                        ; OFF         ; Untyped                               ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                               ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                               ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                               ;
; CBXI_PARAMETER                                 ; mult_82p    ; Untyped                               ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                               ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                               ;
+------------------------------------------------+-------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|LPM_CONSTANT:inst15 ;
+--------------------+------------------+--------------------------------------+
; Parameter Name     ; Value            ; Type                                 ;
+--------------------+------------------+--------------------------------------+
; LPM_WIDTH          ; 8                ; Untyped                              ;
; LPM_CVALUE         ; 49               ; Untyped                              ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                              ;
; CBXI_PARAMETER     ; lpm_constant_n84 ; Untyped                              ;
+--------------------+------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|add_param1:inst11 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; width          ; 16    ; Untyped                                           ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|add_param1:inst11|lpm_add_sub:inst ;
+------------------------+-------------+------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                 ;
+------------------------+-------------+------------------------------------------------------+
; LPM_WIDTH              ; 17          ; Untyped                                              ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                              ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                              ;
; LPM_PIPELINE           ; 1           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                   ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                              ;
; USE_WYS                ; OFF         ; Untyped                                              ;
; STYLE                  ; FAST        ; Untyped                                              ;
; CBXI_PARAMETER         ; add_sub_k3f ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                       ;
+------------------------+-------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|lpm_mult1:mult6|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+---------------------------------------+
; Parameter Name                                 ; Value       ; Type                                  ;
+------------------------------------------------+-------------+---------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                        ;
; LPM_WIDTHA                                     ; 8           ; Signed Integer                        ;
; LPM_WIDTHB                                     ; 8           ; Signed Integer                        ;
; LPM_WIDTHP                                     ; 16          ; Signed Integer                        ;
; LPM_WIDTHR                                     ; 0           ; Untyped                               ;
; LPM_WIDTHS                                     ; 1           ; Untyped                               ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                               ;
; LPM_PIPELINE                                   ; 1           ; Signed Integer                        ;
; LATENCY                                        ; 0           ; Untyped                               ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                               ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                               ;
; USE_EAB                                        ; OFF         ; Untyped                               ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                               ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                               ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                               ;
; CBXI_PARAMETER                                 ; mult_82p    ; Untyped                               ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                               ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                               ;
+------------------------------------------------+-------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|LPM_CONSTANT:inst13 ;
+--------------------+------------------+--------------------------------------+
; Parameter Name     ; Value            ; Type                                 ;
+--------------------+------------------+--------------------------------------+
; LPM_WIDTH          ; 8                ; Untyped                              ;
; LPM_CVALUE         ; 69               ; Untyped                              ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                              ;
; CBXI_PARAMETER     ; lpm_constant_s84 ; Untyped                              ;
+--------------------+------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|lpm_mult1:mult5|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+---------------------------------------+
; Parameter Name                                 ; Value       ; Type                                  ;
+------------------------------------------------+-------------+---------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                        ;
; LPM_WIDTHA                                     ; 8           ; Signed Integer                        ;
; LPM_WIDTHB                                     ; 8           ; Signed Integer                        ;
; LPM_WIDTHP                                     ; 16          ; Signed Integer                        ;
; LPM_WIDTHR                                     ; 0           ; Untyped                               ;
; LPM_WIDTHS                                     ; 1           ; Untyped                               ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                               ;
; LPM_PIPELINE                                   ; 1           ; Signed Integer                        ;
; LATENCY                                        ; 0           ; Untyped                               ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                               ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                               ;
; USE_EAB                                        ; OFF         ; Untyped                               ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                               ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                               ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                               ;
; CBXI_PARAMETER                                 ; mult_82p    ; Untyped                               ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                               ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                               ;
+------------------------------------------------+-------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|LPM_CONSTANT:inst7 ;
+--------------------+------------------+-------------------------------------+
; Parameter Name     ; Value            ; Type                                ;
+--------------------+------------------+-------------------------------------+
; LPM_WIDTH          ; 8                ; Untyped                             ;
; LPM_CVALUE         ; 74               ; Untyped                             ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                             ;
; CBXI_PARAMETER     ; lpm_constant_8a4 ; Untyped                             ;
+--------------------+------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|add_param1:inst16 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; width          ; 17    ; Untyped                                           ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|add_param1:inst16|lpm_add_sub:inst ;
+------------------------+-------------+------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                 ;
+------------------------+-------------+------------------------------------------------------+
; LPM_WIDTH              ; 18          ; Untyped                                              ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                              ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                              ;
; LPM_PIPELINE           ; 1           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                   ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                              ;
; USE_WYS                ; OFF         ; Untyped                                              ;
; STYLE                  ; FAST        ; Untyped                                              ;
; CBXI_PARAMETER         ; add_sub_l3f ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                       ;
+------------------------+-------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|add_param1:inst10 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; width          ; 16    ; Untyped                                           ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|add_param1:inst10|lpm_add_sub:inst ;
+------------------------+-------------+------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                 ;
+------------------------+-------------+------------------------------------------------------+
; LPM_WIDTH              ; 17          ; Untyped                                              ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                              ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                              ;
; LPM_PIPELINE           ; 1           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                   ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                              ;
; USE_WYS                ; OFF         ; Untyped                                              ;
; STYLE                  ; FAST        ; Untyped                                              ;
; CBXI_PARAMETER         ; add_sub_k3f ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                       ;
+------------------------+-------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|lpm_mult1:mult4|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+---------------------------------------+
; Parameter Name                                 ; Value       ; Type                                  ;
+------------------------------------------------+-------------+---------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                        ;
; LPM_WIDTHA                                     ; 8           ; Signed Integer                        ;
; LPM_WIDTHB                                     ; 8           ; Signed Integer                        ;
; LPM_WIDTHP                                     ; 16          ; Signed Integer                        ;
; LPM_WIDTHR                                     ; 0           ; Untyped                               ;
; LPM_WIDTHS                                     ; 1           ; Untyped                               ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                               ;
; LPM_PIPELINE                                   ; 1           ; Signed Integer                        ;
; LATENCY                                        ; 0           ; Untyped                               ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                               ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                               ;
; USE_EAB                                        ; OFF         ; Untyped                               ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                               ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                               ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                               ;
; CBXI_PARAMETER                                 ; mult_82p    ; Untyped                               ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                               ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                               ;
+------------------------------------------------+-------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|LPM_CONSTANT:inst6 ;
+--------------------+------------------+-------------------------------------+
; Parameter Name     ; Value            ; Type                                ;
+--------------------+------------------+-------------------------------------+
; LPM_WIDTH          ; 8                ; Untyped                             ;
; LPM_CVALUE         ; 69               ; Untyped                             ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                             ;
; CBXI_PARAMETER     ; lpm_constant_s84 ; Untyped                             ;
+--------------------+------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|lpm_mult1:mult3|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+---------------------------------------+
; Parameter Name                                 ; Value       ; Type                                  ;
+------------------------------------------------+-------------+---------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                        ;
; LPM_WIDTHA                                     ; 8           ; Signed Integer                        ;
; LPM_WIDTHB                                     ; 8           ; Signed Integer                        ;
; LPM_WIDTHP                                     ; 16          ; Signed Integer                        ;
; LPM_WIDTHR                                     ; 0           ; Untyped                               ;
; LPM_WIDTHS                                     ; 1           ; Untyped                               ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                               ;
; LPM_PIPELINE                                   ; 1           ; Signed Integer                        ;
; LATENCY                                        ; 0           ; Untyped                               ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                               ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                               ;
; USE_EAB                                        ; OFF         ; Untyped                               ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                               ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                               ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                               ;
; CBXI_PARAMETER                                 ; mult_82p    ; Untyped                               ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                               ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                               ;
+------------------------------------------------+-------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|LPM_CONSTANT:inst5 ;
+--------------------+------------------+-------------------------------------+
; Parameter Name     ; Value            ; Type                                ;
+--------------------+------------------+-------------------------------------+
; LPM_WIDTH          ; 8                ; Untyped                             ;
; LPM_CVALUE         ; 49               ; Untyped                             ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                             ;
; CBXI_PARAMETER     ; lpm_constant_n84 ; Untyped                             ;
+--------------------+------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|add_param1:inst9 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; width          ; 16    ; Untyped                                          ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|add_param1:inst9|lpm_add_sub:inst ;
+------------------------+-------------+-----------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                ;
+------------------------+-------------+-----------------------------------------------------+
; LPM_WIDTH              ; 17          ; Untyped                                             ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                             ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                             ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                             ;
; LPM_PIPELINE           ; 1           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                             ;
; REGISTERED_AT_END      ; 0           ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                             ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                             ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                  ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                             ;
; USE_WYS                ; OFF         ; Untyped                                             ;
; STYLE                  ; FAST        ; Untyped                                             ;
; CBXI_PARAMETER         ; add_sub_k3f ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                      ;
+------------------------+-------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|lpm_mult1:mult2|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+---------------------------------------+
; Parameter Name                                 ; Value       ; Type                                  ;
+------------------------------------------------+-------------+---------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                        ;
; LPM_WIDTHA                                     ; 8           ; Signed Integer                        ;
; LPM_WIDTHB                                     ; 8           ; Signed Integer                        ;
; LPM_WIDTHP                                     ; 16          ; Signed Integer                        ;
; LPM_WIDTHR                                     ; 0           ; Untyped                               ;
; LPM_WIDTHS                                     ; 1           ; Untyped                               ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                               ;
; LPM_PIPELINE                                   ; 1           ; Signed Integer                        ;
; LATENCY                                        ; 0           ; Untyped                               ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                               ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                               ;
; USE_EAB                                        ; OFF         ; Untyped                               ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                               ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                               ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                               ;
; CBXI_PARAMETER                                 ; mult_82p    ; Untyped                               ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                               ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                               ;
+------------------------------------------------+-------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|LPM_CONSTANT:inst4 ;
+--------------------+------------------+-------------------------------------+
; Parameter Name     ; Value            ; Type                                ;
+--------------------+------------------+-------------------------------------+
; LPM_WIDTH          ; 8                ; Untyped                             ;
; LPM_CVALUE         ; 30               ; Untyped                             ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                             ;
; CBXI_PARAMETER     ; lpm_constant_9a4 ; Untyped                             ;
+--------------------+------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|lpm_mult1:mult1|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+---------------------------------------+
; Parameter Name                                 ; Value       ; Type                                  ;
+------------------------------------------------+-------------+---------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                        ;
; LPM_WIDTHA                                     ; 8           ; Signed Integer                        ;
; LPM_WIDTHB                                     ; 8           ; Signed Integer                        ;
; LPM_WIDTHP                                     ; 16          ; Signed Integer                        ;
; LPM_WIDTHR                                     ; 0           ; Untyped                               ;
; LPM_WIDTHS                                     ; 1           ; Untyped                               ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                               ;
; LPM_PIPELINE                                   ; 1           ; Signed Integer                        ;
; LATENCY                                        ; 0           ; Untyped                               ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                               ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                               ;
; USE_EAB                                        ; OFF         ; Untyped                               ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                               ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                               ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                               ;
; CBXI_PARAMETER                                 ; mult_82p    ; Untyped                               ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                               ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                               ;
+------------------------------------------------+-------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fir:inst|LPM_CONSTANT:inst3 ;
+--------------------+------------------+-------------------------------------+
; Parameter Name     ; Value            ; Type                                ;
+--------------------+------------------+-------------------------------------+
; LPM_WIDTH          ; 8                ; Untyped                             ;
; LPM_CVALUE         ; 10               ; Untyped                             ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                             ;
; CBXI_PARAMETER     ; lpm_constant_4a4 ; Untyped                             ;
+--------------------+------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                  ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                          ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                              ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                      ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                      ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                      ; Signed Integer ;
; sld_data_bits                                   ; 42                                                                                                                                                     ; Untyped        ;
; sld_trigger_bits                                ; 45                                                                                                                                                     ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                     ; Signed Integer ;
; sld_node_crc_hiword                             ; 47962                                                                                                                                                  ; Untyped        ;
; sld_node_crc_loword                             ; 3729                                                                                                                                                   ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                      ; Signed Integer ;
; sld_sample_depth                                ; 2048                                                                                                                                                   ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                   ; Untyped        ;
; sld_ram_block_type                              ; M9K                                                                                                                                                    ; Untyped        ;
; sld_state_bits                                  ; 2                                                                                                                                                      ; Untyped        ;
; sld_buffer_full_stop                            ; 0                                                                                                                                                      ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                      ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                      ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                      ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                      ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                      ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                               ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                      ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                      ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                   ; String         ;
; sld_inversion_mask_length                       ; 150                                                                                                                                                    ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                      ; Untyped        ;
; sld_state_flow_mgr_entity                       ; sld_reserved_cyclone3_auto_signaltap_0_flow_mgr_c90c                                                                                                   ; Untyped        ;
; sld_state_flow_use_generated                    ; 1                                                                                                                                                      ; Untyped        ;
; sld_current_resource_width                      ; 0                                                                                                                                                      ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                      ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                      ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter_verilog:inst6|altshift_taps:summa15_rtl_0 ;
+----------------+----------------+---------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                ;
+----------------+----------------+---------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                             ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                             ;
; TAP_DISTANCE   ; 3              ; Untyped                                                             ;
; WIDTH          ; 24             ; Untyped                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                             ;
; CBXI_PARAMETER ; shift_taps_25m ; Untyped                                                             ;
+----------------+----------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter_verilog:inst6|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+---------------------------+
; Parameter Name                                 ; Value       ; Type                      ;
+------------------------------------------------+-------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 7           ; Untyped                   ;
; LPM_WIDTHB                                     ; 8           ; Untyped                   ;
; LPM_WIDTHP                                     ; 15          ; Untyped                   ;
; LPM_WIDTHR                                     ; 15          ; Untyped                   ;
; LPM_WIDTHS                                     ; 1           ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                   ;
; LPM_PIPELINE                                   ; 0           ; Untyped                   ;
; LATENCY                                        ; 0           ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; YES         ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                   ;
; USE_EAB                                        ; OFF         ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                   ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                   ;
+------------------------------------------------+-------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter_verilog:inst6|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+---------------------------+
; Parameter Name                                 ; Value       ; Type                      ;
+------------------------------------------------+-------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 8           ; Untyped                   ;
; LPM_WIDTHB                                     ; 8           ; Untyped                   ;
; LPM_WIDTHP                                     ; 16          ; Untyped                   ;
; LPM_WIDTHR                                     ; 16          ; Untyped                   ;
; LPM_WIDTHS                                     ; 1           ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                   ;
; LPM_PIPELINE                                   ; 0           ; Untyped                   ;
; LATENCY                                        ; 0           ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; YES         ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                   ;
; USE_EAB                                        ; OFF         ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                   ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                   ;
+------------------------------------------------+-------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter_verilog:inst6|lpm_mult:Mult2 ;
+------------------------------------------------+-------------+---------------------------+
; Parameter Name                                 ; Value       ; Type                      ;
+------------------------------------------------+-------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 8           ; Untyped                   ;
; LPM_WIDTHB                                     ; 8           ; Untyped                   ;
; LPM_WIDTHP                                     ; 16          ; Untyped                   ;
; LPM_WIDTHR                                     ; 16          ; Untyped                   ;
; LPM_WIDTHS                                     ; 1           ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                   ;
; LPM_PIPELINE                                   ; 0           ; Untyped                   ;
; LATENCY                                        ; 0           ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; YES         ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                   ;
; USE_EAB                                        ; OFF         ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                   ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                   ;
+------------------------------------------------+-------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter_verilog:inst6|lpm_mult:Mult3 ;
+------------------------------------------------+-------------+---------------------------+
; Parameter Name                                 ; Value       ; Type                      ;
+------------------------------------------------+-------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 8           ; Untyped                   ;
; LPM_WIDTHB                                     ; 8           ; Untyped                   ;
; LPM_WIDTHP                                     ; 16          ; Untyped                   ;
; LPM_WIDTHR                                     ; 16          ; Untyped                   ;
; LPM_WIDTHS                                     ; 1           ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                   ;
; LPM_PIPELINE                                   ; 0           ; Untyped                   ;
; LATENCY                                        ; 0           ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; YES         ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                   ;
; USE_EAB                                        ; OFF         ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                   ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                   ;
+------------------------------------------------+-------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter_verilog:inst6|lpm_mult:Mult4 ;
+------------------------------------------------+-------------+---------------------------+
; Parameter Name                                 ; Value       ; Type                      ;
+------------------------------------------------+-------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 7           ; Untyped                   ;
; LPM_WIDTHB                                     ; 8           ; Untyped                   ;
; LPM_WIDTHP                                     ; 15          ; Untyped                   ;
; LPM_WIDTHR                                     ; 15          ; Untyped                   ;
; LPM_WIDTHS                                     ; 1           ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                   ;
; LPM_PIPELINE                                   ; 0           ; Untyped                   ;
; LATENCY                                        ; 0           ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; YES         ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                   ;
; USE_EAB                                        ; OFF         ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                   ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                   ;
+------------------------------------------------+-------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 1                                     ;
; Entity Instance               ; altpll0:inst5|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 10000                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                  ;
+---------------------------------------+---------------------------------------------------------+
; Name                                  ; Value                                                   ;
+---------------------------------------+---------------------------------------------------------+
; Number of entity instances            ; 14                                                      ;
; Entity Instance                       ; my_fir:inst|lpm_mult1:mult9|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 8                                                       ;
;     -- LPM_WIDTHB                     ; 8                                                       ;
;     -- LPM_WIDTHP                     ; 16                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                      ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
; Entity Instance                       ; my_fir:inst|lpm_mult1:mult8|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 8                                                       ;
;     -- LPM_WIDTHB                     ; 8                                                       ;
;     -- LPM_WIDTHP                     ; 16                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                      ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
; Entity Instance                       ; my_fir:inst|lpm_mult1:mult7|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 8                                                       ;
;     -- LPM_WIDTHB                     ; 8                                                       ;
;     -- LPM_WIDTHP                     ; 16                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                      ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
; Entity Instance                       ; my_fir:inst|lpm_mult1:mult6|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 8                                                       ;
;     -- LPM_WIDTHB                     ; 8                                                       ;
;     -- LPM_WIDTHP                     ; 16                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                      ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
; Entity Instance                       ; my_fir:inst|lpm_mult1:mult5|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 8                                                       ;
;     -- LPM_WIDTHB                     ; 8                                                       ;
;     -- LPM_WIDTHP                     ; 16                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                      ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
; Entity Instance                       ; my_fir:inst|lpm_mult1:mult4|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 8                                                       ;
;     -- LPM_WIDTHB                     ; 8                                                       ;
;     -- LPM_WIDTHP                     ; 16                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                      ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
; Entity Instance                       ; my_fir:inst|lpm_mult1:mult3|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 8                                                       ;
;     -- LPM_WIDTHB                     ; 8                                                       ;
;     -- LPM_WIDTHP                     ; 16                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                      ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
; Entity Instance                       ; my_fir:inst|lpm_mult1:mult2|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 8                                                       ;
;     -- LPM_WIDTHB                     ; 8                                                       ;
;     -- LPM_WIDTHP                     ; 16                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                      ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
; Entity Instance                       ; my_fir:inst|lpm_mult1:mult1|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 8                                                       ;
;     -- LPM_WIDTHB                     ; 8                                                       ;
;     -- LPM_WIDTHP                     ; 16                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                      ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
; Entity Instance                       ; fir_filter_verilog:inst6|lpm_mult:Mult0                 ;
;     -- LPM_WIDTHA                     ; 7                                                       ;
;     -- LPM_WIDTHB                     ; 8                                                       ;
;     -- LPM_WIDTHP                     ; 15                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                      ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
; Entity Instance                       ; fir_filter_verilog:inst6|lpm_mult:Mult1                 ;
;     -- LPM_WIDTHA                     ; 8                                                       ;
;     -- LPM_WIDTHB                     ; 8                                                       ;
;     -- LPM_WIDTHP                     ; 16                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                      ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
; Entity Instance                       ; fir_filter_verilog:inst6|lpm_mult:Mult2                 ;
;     -- LPM_WIDTHA                     ; 8                                                       ;
;     -- LPM_WIDTHB                     ; 8                                                       ;
;     -- LPM_WIDTHP                     ; 16                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                      ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
; Entity Instance                       ; fir_filter_verilog:inst6|lpm_mult:Mult3                 ;
;     -- LPM_WIDTHA                     ; 8                                                       ;
;     -- LPM_WIDTHB                     ; 8                                                       ;
;     -- LPM_WIDTHP                     ; 16                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                      ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
; Entity Instance                       ; fir_filter_verilog:inst6|lpm_mult:Mult4                 ;
;     -- LPM_WIDTHA                     ; 7                                                       ;
;     -- LPM_WIDTHB                     ; 8                                                       ;
;     -- LPM_WIDTHP                     ; 15                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                      ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
+---------------------------------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                               ;
+----------------------------+------------------------------------------------------+
; Name                       ; Value                                                ;
+----------------------------+------------------------------------------------------+
; Number of entity instances ; 1                                                    ;
; Entity Instance            ; fir_filter_verilog:inst6|altshift_taps:summa15_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                    ;
;     -- TAP_DISTANCE        ; 3                                                    ;
;     -- WIDTH               ; 24                                                   ;
+----------------------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 45                  ; 42               ; 2048         ; 1        ; continuous             ; state-based          ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:02     ;
; Top                            ; 00:00:03     ;
; sld_hub:auto_hub               ; 00:00:01     ;
+--------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                       ;
+-------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------+---------+
; Name        ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                           ; Details ;
+-------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------+---------+
; ADC_CLK     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; altpll0:inst5|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0]        ; N/A     ;
; ADC_D[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_D[0]                                                                                    ; N/A     ;
; ADC_D[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_D[0]                                                                                    ; N/A     ;
; ADC_D[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_D[1]                                                                                    ; N/A     ;
; ADC_D[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_D[1]                                                                                    ; N/A     ;
; ADC_D[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_D[2]                                                                                    ; N/A     ;
; ADC_D[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_D[2]                                                                                    ; N/A     ;
; ADC_D[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_D[3]                                                                                    ; N/A     ;
; ADC_D[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_D[3]                                                                                    ; N/A     ;
; ADC_D[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_D[4]                                                                                    ; N/A     ;
; ADC_D[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_D[4]                                                                                    ; N/A     ;
; ADC_D[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_D[5]                                                                                    ; N/A     ;
; ADC_D[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_D[5]                                                                                    ; N/A     ;
; ADC_D[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_D[6]                                                                                    ; N/A     ;
; ADC_D[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_D[6]                                                                                    ; N/A     ;
; ADC_D[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_D[7]                                                                                    ; N/A     ;
; ADC_D[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_D[7]                                                                                    ; N/A     ;
; fir_out[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_verilog:inst6|summa41[0]                                                         ; N/A     ;
; fir_out[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_verilog:inst6|summa41[0]                                                         ; N/A     ;
; fir_out[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_verilog:inst6|summa41[10]                                                        ; N/A     ;
; fir_out[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_verilog:inst6|summa41[10]                                                        ; N/A     ;
; fir_out[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_verilog:inst6|summa41[11]                                                        ; N/A     ;
; fir_out[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_verilog:inst6|summa41[11]                                                        ; N/A     ;
; fir_out[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_verilog:inst6|summa41[12]                                                        ; N/A     ;
; fir_out[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_verilog:inst6|summa41[12]                                                        ; N/A     ;
; fir_out[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_verilog:inst6|summa41[13]                                                        ; N/A     ;
; fir_out[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_verilog:inst6|summa41[13]                                                        ; N/A     ;
; fir_out[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_verilog:inst6|summa41[14]                                                        ; N/A     ;
; fir_out[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_verilog:inst6|summa41[14]                                                        ; N/A     ;
; fir_out[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_verilog:inst6|summa41[15]                                                        ; N/A     ;
; fir_out[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_verilog:inst6|summa41[15]                                                        ; N/A     ;
; fir_out[16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_verilog:inst6|summa41[16]                                                        ; N/A     ;
; fir_out[16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_verilog:inst6|summa41[16]                                                        ; N/A     ;
; fir_out[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_verilog:inst6|summa41[1]                                                         ; N/A     ;
; fir_out[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_verilog:inst6|summa41[1]                                                         ; N/A     ;
; fir_out[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_verilog:inst6|summa41[2]                                                         ; N/A     ;
; fir_out[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_verilog:inst6|summa41[2]                                                         ; N/A     ;
; fir_out[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_verilog:inst6|summa41[3]                                                         ; N/A     ;
; fir_out[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_verilog:inst6|summa41[3]                                                         ; N/A     ;
; fir_out[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_verilog:inst6|summa41[4]                                                         ; N/A     ;
; fir_out[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_verilog:inst6|summa41[4]                                                         ; N/A     ;
; fir_out[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_verilog:inst6|summa41[5]                                                         ; N/A     ;
; fir_out[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_verilog:inst6|summa41[5]                                                         ; N/A     ;
; fir_out[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_verilog:inst6|summa41[6]                                                         ; N/A     ;
; fir_out[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_verilog:inst6|summa41[6]                                                         ; N/A     ;
; fir_out[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_verilog:inst6|summa41[7]                                                         ; N/A     ;
; fir_out[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_verilog:inst6|summa41[7]                                                         ; N/A     ;
; fir_out[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_verilog:inst6|summa41[8]                                                         ; N/A     ;
; fir_out[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_verilog:inst6|summa41[8]                                                         ; N/A     ;
; fir_out[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_verilog:inst6|summa41[9]                                                         ; N/A     ;
; fir_out[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_verilog:inst6|summa41[9]                                                         ; N/A     ;
; result[0]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; my_fir:inst|add_param1:inst25|lpm_add_sub:inst|add_sub_e3f:auto_generated|pipeline_dffe[0]  ; N/A     ;
; result[0]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; my_fir:inst|add_param1:inst25|lpm_add_sub:inst|add_sub_e3f:auto_generated|pipeline_dffe[0]  ; N/A     ;
; result[10]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; my_fir:inst|add_param1:inst25|lpm_add_sub:inst|add_sub_e3f:auto_generated|pipeline_dffe[10] ; N/A     ;
; result[10]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; my_fir:inst|add_param1:inst25|lpm_add_sub:inst|add_sub_e3f:auto_generated|pipeline_dffe[10] ; N/A     ;
; result[11]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; my_fir:inst|add_param1:inst25|lpm_add_sub:inst|add_sub_e3f:auto_generated|pipeline_dffe[11] ; N/A     ;
; result[11]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; my_fir:inst|add_param1:inst25|lpm_add_sub:inst|add_sub_e3f:auto_generated|pipeline_dffe[11] ; N/A     ;
; result[12]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; my_fir:inst|add_param1:inst25|lpm_add_sub:inst|add_sub_e3f:auto_generated|pipeline_dffe[12] ; N/A     ;
; result[12]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; my_fir:inst|add_param1:inst25|lpm_add_sub:inst|add_sub_e3f:auto_generated|pipeline_dffe[12] ; N/A     ;
; result[13]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; my_fir:inst|add_param1:inst25|lpm_add_sub:inst|add_sub_e3f:auto_generated|pipeline_dffe[13] ; N/A     ;
; result[13]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; my_fir:inst|add_param1:inst25|lpm_add_sub:inst|add_sub_e3f:auto_generated|pipeline_dffe[13] ; N/A     ;
; result[14]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; my_fir:inst|add_param1:inst25|lpm_add_sub:inst|add_sub_e3f:auto_generated|pipeline_dffe[14] ; N/A     ;
; result[14]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; my_fir:inst|add_param1:inst25|lpm_add_sub:inst|add_sub_e3f:auto_generated|pipeline_dffe[14] ; N/A     ;
; result[15]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; my_fir:inst|add_param1:inst25|lpm_add_sub:inst|add_sub_e3f:auto_generated|pipeline_dffe[15] ; N/A     ;
; result[15]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; my_fir:inst|add_param1:inst25|lpm_add_sub:inst|add_sub_e3f:auto_generated|pipeline_dffe[15] ; N/A     ;
; result[16]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; my_fir:inst|add_param1:inst25|lpm_add_sub:inst|add_sub_e3f:auto_generated|pipeline_dffe[16] ; N/A     ;
; result[16]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; my_fir:inst|add_param1:inst25|lpm_add_sub:inst|add_sub_e3f:auto_generated|pipeline_dffe[16] ; N/A     ;
; result[17]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; my_fir:inst|add_param1:inst25|lpm_add_sub:inst|add_sub_e3f:auto_generated|pipeline_dffe[17] ; N/A     ;
; result[18]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; my_fir:inst|add_param1:inst25|lpm_add_sub:inst|add_sub_e3f:auto_generated|pipeline_dffe[18] ; N/A     ;
; result[19]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; my_fir:inst|add_param1:inst25|lpm_add_sub:inst|add_sub_e3f:auto_generated|pipeline_dffe[19] ; N/A     ;
; result[1]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; my_fir:inst|add_param1:inst25|lpm_add_sub:inst|add_sub_e3f:auto_generated|pipeline_dffe[1]  ; N/A     ;
; result[1]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; my_fir:inst|add_param1:inst25|lpm_add_sub:inst|add_sub_e3f:auto_generated|pipeline_dffe[1]  ; N/A     ;
; result[2]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; my_fir:inst|add_param1:inst25|lpm_add_sub:inst|add_sub_e3f:auto_generated|pipeline_dffe[2]  ; N/A     ;
; result[2]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; my_fir:inst|add_param1:inst25|lpm_add_sub:inst|add_sub_e3f:auto_generated|pipeline_dffe[2]  ; N/A     ;
; result[3]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; my_fir:inst|add_param1:inst25|lpm_add_sub:inst|add_sub_e3f:auto_generated|pipeline_dffe[3]  ; N/A     ;
; result[3]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; my_fir:inst|add_param1:inst25|lpm_add_sub:inst|add_sub_e3f:auto_generated|pipeline_dffe[3]  ; N/A     ;
; result[4]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; my_fir:inst|add_param1:inst25|lpm_add_sub:inst|add_sub_e3f:auto_generated|pipeline_dffe[4]  ; N/A     ;
; result[4]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; my_fir:inst|add_param1:inst25|lpm_add_sub:inst|add_sub_e3f:auto_generated|pipeline_dffe[4]  ; N/A     ;
; result[5]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; my_fir:inst|add_param1:inst25|lpm_add_sub:inst|add_sub_e3f:auto_generated|pipeline_dffe[5]  ; N/A     ;
; result[5]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; my_fir:inst|add_param1:inst25|lpm_add_sub:inst|add_sub_e3f:auto_generated|pipeline_dffe[5]  ; N/A     ;
; result[6]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; my_fir:inst|add_param1:inst25|lpm_add_sub:inst|add_sub_e3f:auto_generated|pipeline_dffe[6]  ; N/A     ;
; result[6]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; my_fir:inst|add_param1:inst25|lpm_add_sub:inst|add_sub_e3f:auto_generated|pipeline_dffe[6]  ; N/A     ;
; result[7]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; my_fir:inst|add_param1:inst25|lpm_add_sub:inst|add_sub_e3f:auto_generated|pipeline_dffe[7]  ; N/A     ;
; result[7]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; my_fir:inst|add_param1:inst25|lpm_add_sub:inst|add_sub_e3f:auto_generated|pipeline_dffe[7]  ; N/A     ;
; result[8]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; my_fir:inst|add_param1:inst25|lpm_add_sub:inst|add_sub_e3f:auto_generated|pipeline_dffe[8]  ; N/A     ;
; result[8]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; my_fir:inst|add_param1:inst25|lpm_add_sub:inst|add_sub_e3f:auto_generated|pipeline_dffe[8]  ; N/A     ;
; result[9]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; my_fir:inst|add_param1:inst25|lpm_add_sub:inst|add_sub_e3f:auto_generated|pipeline_dffe[9]  ; N/A     ;
; result[9]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; my_fir:inst|add_param1:inst25|lpm_add_sub:inst|add_sub_e3f:auto_generated|pipeline_dffe[9]  ; N/A     ;
+-------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sun Aug 21 16:07:43 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cyclone3 -c cyclone3
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file cyclone3.bdf
    Info (12023): Found entity 1: cyclone3
Info (12021): Found 1 design units, including 1 entities, in source file altpll0.v
    Info (12023): Found entity 1: altpll0
Info (12021): Found 1 design units, including 1 entities, in source file txtgen.v
    Info (12023): Found entity 1: txtgen
Info (12021): Found 1 design units, including 1 entities, in source file myfifo.v
    Info (12023): Found entity 1: myfifo
Info (12021): Found 1 design units, including 1 entities, in source file usb_recv.v
    Info (12023): Found entity 1: usb_recv
Info (12021): Found 1 design units, including 1 entities, in source file my_fir.bdf
    Info (12023): Found entity 1: my_fir
Info (12021): Found 2 design units, including 1 entities, in source file lpm_mult0.vhd
    Info (12022): Found design unit 1: lpm_mult0-SYN
    Info (12023): Found entity 1: lpm_mult0
Info (12021): Found 2 design units, including 1 entities, in source file lpm_mult1.vhd
    Info (12022): Found design unit 1: lpm_mult1-SYN
    Info (12023): Found entity 1: lpm_mult1
Info (12021): Found 2 design units, including 1 entities, in source file lpm_add_sub0.vhd
    Info (12022): Found design unit 1: lpm_add_sub0-SYN
    Info (12023): Found entity 1: lpm_add_sub0
Info (12021): Found 2 design units, including 1 entities, in source file lpm_add_17.vhd
    Info (12022): Found design unit 1: lpm_add_17-SYN
    Info (12023): Found entity 1: lpm_add_17
Info (12021): Found 2 design units, including 1 entities, in source file lpm_add_16.vhd
    Info (12022): Found design unit 1: lpm_add_16-SYN
    Info (12023): Found entity 1: lpm_add_16
Info (12021): Found 2 design units, including 1 entities, in source file lpm_add_18.vhd
    Info (12022): Found design unit 1: lpm_add_18-SYN
    Info (12023): Found entity 1: lpm_add_18
Info (12021): Found 2 design units, including 1 entities, in source file lpm_add_19.vhd
    Info (12022): Found design unit 1: lpm_add_19-SYN
    Info (12023): Found entity 1: lpm_add_19
Info (12021): Found 2 design units, including 1 entities, in source file lpm_sub128.vhd
    Info (12022): Found design unit 1: lpm_sub128-SYN
    Info (12023): Found entity 1: lpm_sub128
Info (12021): Found 2 design units, including 1 entities, in source file fir_filter.vhd
    Info (12022): Found design unit 1: fir_filter-rtl
    Info (12023): Found entity 1: fir_filter
Warning (12019): Can't analyze file -- file fir_filter/altera_avalon_sc_fifo.v is missing
Warning (12019): Can't analyze file -- file fir_filter/auk_dspip_math_pkg_hpfir.vhd is missing
Warning (12019): Can't analyze file -- file fir_filter/auk_dspip_lib_pkg_hpfir.vhd is missing
Warning (12019): Can't analyze file -- file fir_filter/auk_dspip_avalon_streaming_controller_hpfir.vhd is missing
Warning (12019): Can't analyze file -- file fir_filter/auk_dspip_avalon_streaming_sink_hpfir.vhd is missing
Warning (12019): Can't analyze file -- file fir_filter/auk_dspip_avalon_streaming_source_hpfir.vhd is missing
Warning (12019): Can't analyze file -- file fir_filter/auk_dspip_roundsat_hpfir.vhd is missing
Warning (12019): Can't analyze file -- file fir_filter/dspba_library_package.vhd is missing
Warning (12019): Can't analyze file -- file fir_filter/dspba_library.vhd is missing
Warning (12019): Can't analyze file -- file fir_filter/fir_filter_0002_rtl.vhd is missing
Warning (12019): Can't analyze file -- file fir_filter/fir_filter_0002_ast.vhd is missing
Warning (12019): Can't analyze file -- file fir_filter/fir_filter_0002.vhd is missing
Info (12127): Elaborating entity "cyclone3" for the top level hierarchy
Warning (275009): Pin "FTDI_BD0" not connected
Warning (275009): Pin "FTDI_BD2" not connected
Warning (275009): Pin "FTDI_BD3" not connected
Info (12128): Elaborating entity "altpll0" for hierarchy "altpll0:inst5"
Info (12128): Elaborating entity "altpll" for hierarchy "altpll0:inst5|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "altpll0:inst5|altpll:altpll_component"
Info (12133): Instantiated megafunction "altpll0:inst5|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "10000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=altpll0"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll0_altpll.v
    Info (12023): Found entity 1: altpll0_altpll
Info (12128): Elaborating entity "altpll0_altpll" for hierarchy "altpll0:inst5|altpll:altpll_component|altpll0_altpll:auto_generated"
Warning (12125): Using design file fir_filter_verilog.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: fir_filter_verilog
Info (12128): Elaborating entity "fir_filter_verilog" for hierarchy "fir_filter_verilog:inst6"
Warning (10230): Verilog HDL assignment warning at fir_filter_verilog.v(42): truncated value with size 32 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at fir_filter_verilog.v(43): truncated value with size 32 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at fir_filter_verilog.v(44): truncated value with size 32 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at fir_filter_verilog.v(45): truncated value with size 32 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at fir_filter_verilog.v(46): truncated value with size 32 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at fir_filter_verilog.v(47): truncated value with size 32 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at fir_filter_verilog.v(48): truncated value with size 32 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at fir_filter_verilog.v(49): truncated value with size 32 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at fir_filter_verilog.v(50): truncated value with size 32 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at fir_filter_verilog.v(80): truncated value with size 21 to match size of target (20)
Info (12128): Elaborating entity "lpm_sub128" for hierarchy "lpm_sub128:inst2"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "lpm_sub128:inst2|lpm_add_sub:LPM_ADD_SUB_component"
Info (12130): Elaborated megafunction instantiation "lpm_sub128:inst2|lpm_add_sub:LPM_ADD_SUB_component"
Info (12133): Instantiated megafunction "lpm_sub128:inst2|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_2qj.tdf
    Info (12023): Found entity 1: add_sub_2qj
Info (12128): Elaborating entity "add_sub_2qj" for hierarchy "lpm_sub128:inst2|lpm_add_sub:LPM_ADD_SUB_component|add_sub_2qj:auto_generated"
Info (12128): Elaborating entity "my_fir" for hierarchy "my_fir:inst"
Warning (12125): Using design file add_param1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: add_param1
Info (12128): Elaborating entity "add_param1" for hierarchy "my_fir:inst|add_param1:inst25"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "my_fir:inst|add_param1:inst25|lpm_add_sub:inst"
Info (12130): Elaborated megafunction instantiation "my_fir:inst|add_param1:inst25|lpm_add_sub:inst"
Info (12133): Instantiated megafunction "my_fir:inst|add_param1:inst25|lpm_add_sub:inst" with the following parameter:
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "20"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_e3f.tdf
    Info (12023): Found entity 1: add_sub_e3f
Info (12128): Elaborating entity "add_sub_e3f" for hierarchy "my_fir:inst|add_param1:inst25|lpm_add_sub:inst|add_sub_e3f:auto_generated"
Info (12128): Elaborating entity "add_param1" for hierarchy "my_fir:inst|add_param1:inst26"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "my_fir:inst|add_param1:inst26|lpm_add_sub:inst"
Info (12130): Elaborated megafunction instantiation "my_fir:inst|add_param1:inst26|lpm_add_sub:inst"
Info (12133): Instantiated megafunction "my_fir:inst|add_param1:inst26|lpm_add_sub:inst" with the following parameter:
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "19"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_m3f.tdf
    Info (12023): Found entity 1: add_sub_m3f
Info (12128): Elaborating entity "add_sub_m3f" for hierarchy "my_fir:inst|add_param1:inst26|lpm_add_sub:inst|add_sub_m3f:auto_generated"
Info (12128): Elaborating entity "add_param1" for hierarchy "my_fir:inst|add_param1:inst23"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "my_fir:inst|add_param1:inst23|lpm_add_sub:inst"
Info (12130): Elaborated megafunction instantiation "my_fir:inst|add_param1:inst23|lpm_add_sub:inst"
Info (12133): Instantiated megafunction "my_fir:inst|add_param1:inst23|lpm_add_sub:inst" with the following parameter:
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "18"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_l3f.tdf
    Info (12023): Found entity 1: add_sub_l3f
Info (12128): Elaborating entity "add_sub_l3f" for hierarchy "my_fir:inst|add_param1:inst23|lpm_add_sub:inst|add_sub_l3f:auto_generated"
Info (12128): Elaborating entity "add_param1" for hierarchy "my_fir:inst|add_param1:inst14"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "my_fir:inst|add_param1:inst14|lpm_add_sub:inst"
Info (12130): Elaborated megafunction instantiation "my_fir:inst|add_param1:inst14|lpm_add_sub:inst"
Info (12133): Instantiated megafunction "my_fir:inst|add_param1:inst14|lpm_add_sub:inst" with the following parameter:
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "17"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_k3f.tdf
    Info (12023): Found entity 1: add_sub_k3f
Info (12128): Elaborating entity "add_sub_k3f" for hierarchy "my_fir:inst|add_param1:inst14|lpm_add_sub:inst|add_sub_k3f:auto_generated"
Info (12128): Elaborating entity "lpm_mult1" for hierarchy "my_fir:inst|lpm_mult1:mult9"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "my_fir:inst|lpm_mult1:mult9|lpm_mult:lpm_mult_component"
Info (12130): Elaborated megafunction instantiation "my_fir:inst|lpm_mult1:mult9|lpm_mult:lpm_mult_component"
Info (12133): Instantiated megafunction "my_fir:inst|lpm_mult1:mult9|lpm_mult:lpm_mult_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "8"
    Info (12134): Parameter "lpm_widthb" = "8"
    Info (12134): Parameter "lpm_widthp" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_82p.tdf
    Info (12023): Found entity 1: mult_82p
Info (12128): Elaborating entity "mult_82p" for hierarchy "my_fir:inst|lpm_mult1:mult9|lpm_mult:lpm_mult_component|mult_82p:auto_generated"
Info (12128): Elaborating entity "LPM_DFF" for hierarchy "my_fir:inst|LPM_DFF:reg9"
Info (12130): Elaborated megafunction instantiation "my_fir:inst|LPM_DFF:reg9"
Info (12133): Instantiated megafunction "my_fir:inst|LPM_DFF:reg9" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "8"
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "my_fir:inst|LPM_CONSTANT:inst18"
Info (12130): Elaborated megafunction instantiation "my_fir:inst|LPM_CONSTANT:inst18"
Info (12133): Instantiated megafunction "my_fir:inst|LPM_CONSTANT:inst18" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "10"
    Info (12134): Parameter "LPM_WIDTH" = "8"
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "my_fir:inst|LPM_CONSTANT:inst21"
Info (12130): Elaborated megafunction instantiation "my_fir:inst|LPM_CONSTANT:inst21"
Info (12133): Instantiated megafunction "my_fir:inst|LPM_CONSTANT:inst21" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "0"
    Info (12134): Parameter "LPM_WIDTH" = "16"
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "my_fir:inst|LPM_CONSTANT:inst20"
Info (12130): Elaborated megafunction instantiation "my_fir:inst|LPM_CONSTANT:inst20"
Info (12133): Instantiated megafunction "my_fir:inst|LPM_CONSTANT:inst20" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "0"
    Info (12134): Parameter "LPM_WIDTH" = "17"
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "my_fir:inst|LPM_CONSTANT:inst27"
Info (12130): Elaborated megafunction instantiation "my_fir:inst|LPM_CONSTANT:inst27"
Info (12133): Instantiated megafunction "my_fir:inst|LPM_CONSTANT:inst27" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "0"
    Info (12134): Parameter "LPM_WIDTH" = "18"
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "my_fir:inst|LPM_CONSTANT:inst17"
Info (12130): Elaborated megafunction instantiation "my_fir:inst|LPM_CONSTANT:inst17"
Info (12133): Instantiated megafunction "my_fir:inst|LPM_CONSTANT:inst17" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "30"
    Info (12134): Parameter "LPM_WIDTH" = "8"
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "my_fir:inst|LPM_CONSTANT:inst15"
Info (12130): Elaborated megafunction instantiation "my_fir:inst|LPM_CONSTANT:inst15"
Info (12133): Instantiated megafunction "my_fir:inst|LPM_CONSTANT:inst15" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "49"
    Info (12134): Parameter "LPM_WIDTH" = "8"
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "my_fir:inst|LPM_CONSTANT:inst13"
Info (12130): Elaborated megafunction instantiation "my_fir:inst|LPM_CONSTANT:inst13"
Info (12133): Instantiated megafunction "my_fir:inst|LPM_CONSTANT:inst13" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "69"
    Info (12134): Parameter "LPM_WIDTH" = "8"
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "my_fir:inst|LPM_CONSTANT:inst7"
Info (12130): Elaborated megafunction instantiation "my_fir:inst|LPM_CONSTANT:inst7"
Info (12133): Instantiated megafunction "my_fir:inst|LPM_CONSTANT:inst7" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "74"
    Info (12134): Parameter "LPM_WIDTH" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_an31.tdf
    Info (12023): Found entity 1: sld_ela_trigger_flow_sel_an31
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_cyclone3_auto_signaltap_0_flow_mgr_c90c.v
    Info (12023): Found entity 1: sld_reserved_cyclone3_auto_signaltap_0_flow_mgr_c90c
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hq14.tdf
    Info (12023): Found entity 1: altsyncram_hq14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_irc.tdf
    Info (12023): Found entity 1: mux_irc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf
    Info (12023): Found entity 1: decode_4uf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7fi.tdf
    Info (12023): Found entity 1: cntr_7fi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_jfc.tdf
    Info (12023): Found entity 1: cmpr_jfc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_78j.tdf
    Info (12023): Found entity 1: cntr_78j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_5fi.tdf
    Info (12023): Found entity 1: cntr_5fi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf
    Info (12023): Found entity 1: cmpr_ifc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf
    Info (12023): Found entity 1: cntr_p1j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf
    Info (12023): Found entity 1: cmpr_efc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "fir_filter_verilog:inst6|summa15_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 24
Info (278001): Inferred 5 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_filter_verilog:inst6|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_filter_verilog:inst6|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_filter_verilog:inst6|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_filter_verilog:inst6|Mult3"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_filter_verilog:inst6|Mult4"
Info (12130): Elaborated megafunction instantiation "fir_filter_verilog:inst6|altshift_taps:summa15_rtl_0"
Info (12133): Instantiated megafunction "fir_filter_verilog:inst6|altshift_taps:summa15_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "24"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_25m.tdf
    Info (12023): Found entity 1: shift_taps_25m
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oj31.tdf
    Info (12023): Found entity 1: altsyncram_oj31
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_p2e.tdf
    Info (12023): Found entity 1: add_sub_p2e
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tnf.tdf
    Info (12023): Found entity 1: cntr_tnf
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ffc.tdf
    Info (12023): Found entity 1: cmpr_ffc
Info (12130): Elaborated megafunction instantiation "fir_filter_verilog:inst6|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "fir_filter_verilog:inst6|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "fir_filter_verilog:inst6|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "fir_filter_verilog:inst6|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "fir_filter_verilog:inst6|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "fir_filter_verilog:inst6|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "fir_filter_verilog:inst6|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "fir_filter_verilog:inst6|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_2jh.tdf
    Info (12023): Found entity 1: add_sub_2jh
Info (12131): Elaborated megafunction instantiation "fir_filter_verilog:inst6|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "fir_filter_verilog:inst6|lpm_mult:Mult0"
Info (12130): Elaborated megafunction instantiation "fir_filter_verilog:inst6|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "fir_filter_verilog:inst6|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "fir_filter_verilog:inst6|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "fir_filter_verilog:inst6|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "fir_filter_verilog:inst6|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "fir_filter_verilog:inst6|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "fir_filter_verilog:inst6|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "fir_filter_verilog:inst6|lpm_mult:Mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_3jh.tdf
    Info (12023): Found entity 1: add_sub_3jh
Info (12131): Elaborated megafunction instantiation "fir_filter_verilog:inst6|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "fir_filter_verilog:inst6|lpm_mult:Mult1"
Info (12130): Elaborated megafunction instantiation "fir_filter_verilog:inst6|lpm_mult:Mult2"
Info (12133): Instantiated megafunction "fir_filter_verilog:inst6|lpm_mult:Mult2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (18057): The assignment to disallow NOT gate push-back on register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff" is ignored
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Warning (20013): Ignored assignments for entity "fir_filter" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_filter -qip fir_filter.qip -library fir_filter was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_filter -sip fir_filter.sip -library lib_fir_filter was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity fir_filter -qip fir_filter.qip -library fir_filter was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity fir_filter -sip fir_filter.sip -library lib_fir_filter was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_filter -qip fir_filter.qip -library fir_filter was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_filter -sip fir_filter.sip -library lib_fir_filter was ignored
Warning (20013): Ignored assignments for entity "fir_filter_0002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_filter_0002 -qip fir_filter.qip -library fir_filter was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity fir_filter_0002 -qip fir_filter.qip -library fir_filter was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_filter_0002 -qip fir_filter.qip -library fir_filter was ignored
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 88 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (15717): Design contains 40 virtual pins; timing numbers associated with paths containing virtual pins are estimates
    Info (15719): Pin "fir_out[19]" is virtual output pin
    Info (15719): Pin "fir_out[18]" is virtual output pin
    Info (15719): Pin "fir_out[17]" is virtual output pin
    Info (15719): Pin "fir_out[16]" is virtual output pin
    Info (15719): Pin "fir_out[15]" is virtual output pin
    Info (15719): Pin "fir_out[14]" is virtual output pin
    Info (15719): Pin "fir_out[13]" is virtual output pin
    Info (15719): Pin "fir_out[12]" is virtual output pin
    Info (15719): Pin "fir_out[11]" is virtual output pin
    Info (15719): Pin "fir_out[10]" is virtual output pin
    Info (15719): Pin "fir_out[9]" is virtual output pin
    Info (15719): Pin "fir_out[8]" is virtual output pin
    Info (15719): Pin "fir_out[7]" is virtual output pin
    Info (15719): Pin "fir_out[6]" is virtual output pin
    Info (15719): Pin "fir_out[5]" is virtual output pin
    Info (15719): Pin "fir_out[4]" is virtual output pin
    Info (15719): Pin "fir_out[3]" is virtual output pin
    Info (15719): Pin "fir_out[2]" is virtual output pin
    Info (15719): Pin "fir_out[1]" is virtual output pin
    Info (15719): Pin "fir_out[0]" is virtual output pin
    Info (15719): Pin "result[19]" is virtual output pin
    Info (15719): Pin "result[18]" is virtual output pin
    Info (15719): Pin "result[17]" is virtual output pin
    Info (15719): Pin "result[16]" is virtual output pin
    Info (15719): Pin "result[15]" is virtual output pin
    Info (15719): Pin "result[14]" is virtual output pin
    Info (15719): Pin "result[13]" is virtual output pin
    Info (15719): Pin "result[12]" is virtual output pin
    Info (15719): Pin "result[11]" is virtual output pin
    Info (15719): Pin "result[10]" is virtual output pin
    Info (15719): Pin "result[9]" is virtual output pin
    Info (15719): Pin "result[8]" is virtual output pin
    Info (15719): Pin "result[7]" is virtual output pin
    Info (15719): Pin "result[6]" is virtual output pin
    Info (15719): Pin "result[5]" is virtual output pin
    Info (15719): Pin "result[4]" is virtual output pin
    Info (15719): Pin "result[3]" is virtual output pin
    Info (15719): Pin "result[2]" is virtual output pin
    Info (15719): Pin "result[1]" is virtual output pin
    Info (15719): Pin "result[0]" is virtual output pin
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "FTDI_BD0"
    Warning (15610): No output dependent on input pin "FTDI_BD2"
    Warning (15610): No output dependent on input pin "FTDI_BD3"
Info (21057): Implemented 1739 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 6 output pins
    Info (21061): Implemented 1641 logic cells
    Info (21064): Implemented 66 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 9 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 45 warnings
    Info: Peak virtual memory: 576 megabytes
    Info: Processing ended: Sun Aug 21 16:08:04 2016
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:19


