#-----------------------------------------------------------
# Vivado v2013.3 (64-bit)
# SW Build 329390 on Wed Oct 16 18:26:55 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Tue May 27 11:21:57 2014
# Process ID: 2346
# Log file: /home/vladimir/Z/zedboard/final_dma/vivado.log
# Journal file: /home/vladimir/Z/zedboard/final_dma/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/vladimir/Z/zedboard/final_dma/testDMA.xpr
open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd}
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0} {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0/component.xml}
close_project
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0} {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0/component.xml}
current_project testDMA
delete_bd_objs [get_bd_intf_nets axi_data_fifo_0_m_axi1] [get_bd_intf_nets init_dma_0_m01_axi] [get_bd_cells axi_data_fifo_0]
delete_bd_objs [get_bd_nets init_dma_0_m00_start_vector]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_m00_axi]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_data_fifo:2.1 axi_data_fifo_0
endgroup
connect_bd_intf_net [get_bd_intf_pins processing_system7_0_axi_periph/M00_AXI] [get_bd_intf_pins axi_data_fifo_0/S_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_data_fifo_0/M_AXI] [get_bd_intf_pins init_dma_0/S01_AXI]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/S01_ACLK] [get_bd_pins axi_data_fifo_0/aclk]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/S01_ARESETN] [get_bd_pins axi_data_fifo_0/aresetn]
current_project edit_ip
ipx::merge_project_changes ports [ipx::current_core]
ipx::remove_port {PL_DDR_ADDR_BUF} [ipx::current_core]
ipx::remove_port {PS_DDR_ADDR_BUF} [ipx::current_core]
ipx::remove_port {PL_LEN_REF} [ipx::current_core]
ipx::remove_port {PL_START_CAPTURES} [ipx::current_core]
ipx::remove_port {PS_START_CAPTURES} [ipx::current_core]
ipx::update_ip_instances
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0} {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0/component.xml}
current_project testDMA
current_project edit_ip
ipx::merge_project_changes ports [ipx::current_core]
ipx::remove_port {PL_START_CAPTURES} [ipx::current_core]
ipx::remove_port {PS_START_CAPTURES} [ipx::current_core]
ipx::remove_port {PL_LEN_REF} [ipx::current_core]
ipx::remove_port {PS_DDR_ADDR_BUF} [ipx::current_core]
ipx::remove_port {PL_DDR_ADDR_BUF} [ipx::current_core]
ipx::update_ip_instances
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0} {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0/component.xml}
startgroup
current_project testDMA
create_bd_cell -type ip -vlnv xilinx.com:user:reg_status:1.0 reg_status_0
endgroup
ipx::edit_ip_in_project -upgrade true -name {edit_ip1} -directory {/home/vladimir/Z/zedboard/final_dma/IPCore/reg_status_1.0} {/home/vladimir/Z/zedboard/final_dma/IPCore/reg_status_1.0/component.xml}
current_project edit_ip
current_project testDMA
delete_bd_objs [get_bd_cells reg_status_0]
current_project edit_ip
ipx::current_core {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0/component.xml}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes ports [ipx::current_core]
ipx::remove_port {S_PL_START} [ipx::current_core]
ipx::remove_port {PS_DDR_ADDR_BUF} [ipx::current_core]
ipx::remove_port {PL_DDR_ADDR_BUF} [ipx::current_core]
ipx::remove_port {M_PL_START} [ipx::current_core]
ipx::remove_port {PL_LEN_REF} [ipx::current_core]
ipx::remove_port {PL_START_CAPTURES} [ipx::current_core]
ipx::remove_port {PS_START_CAPTURES} [ipx::current_core]
ipx::merge_project_changes ports [ipx::current_core]
ipx::remove_port {PL_LEN_REF} [ipx::current_core]
ipx::remove_port {PL_START_CAPTURES} [ipx::current_core]
ipx::remove_port {PS_START_CAPTURES} [ipx::current_core]
ipx::remove_port {PS_DDR_ADDR_BUF} [ipx::current_core]
ipx::remove_port {PL_DDR_ADDR_BUF} [ipx::current_core]
ipx::remove_port {M_PL_START} [ipx::current_core]
ipx::remove_port {S_PL_START} [ipx::current_core]
ipx::update_ip_instances
close_project
make_wrapper -files [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top
import_files -force -norecurse /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v
update_compile_order -fileset sources_1
generate_target all [get_files  /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd]
open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd}
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0} {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0/component.xml}
ipx::update_ip_instances
make_wrapper -files [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top
import_files -force -norecurse /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v
update_compile_order -fileset sources_1
generate_target all [get_files  /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
assign_bd_address [get_bd_addr_segs init_dma_0/S01_AXI/S01_AXI_reg] -target_address_space /processing_system7_0/Data
make_wrapper -files [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top
import_files -force -norecurse /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v
update_compile_order -fileset sources_1
generate_target all [get_files  /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd]
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
set_property ip_repo_paths  /home/vladimir/Z/zedboard/final_dma/IPCore [current_fileset]
update_ip_catalog -rebuild
open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd}
remove_files {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_ADC_emul_0_9/testDMA_ADC_emul_0_9.upgrade_log /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_def_stream_0_0/testDMA_def_stream_0_0.upgrade_log /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_init_dma_0_1/testDMA_init_dma_0_1.upgrade_log /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_init_dma_v4_0_1/testDMA_init_dma_v4_0_1.upgrade_log}
make_wrapper -files [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top
import_files -force -norecurse /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v
open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd}
generate_target all [get_files  /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd]
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
assign_bd_address [get_bd_addr_segs init_dma_0/S01_AXI/S01_AXI_reg] -target_address_space /init_dma_0/M00_AXI
delete_bd_objs [get_bd_addr_segs init_dma_0/M00_AXI/SEG_init_dma_0_S01_AXI_reg]
save_bd_design
