<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Frames src/hotspot/cpu/x86/assembler_x86.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
    <script type="text/javascript" src="../../../../navigation.js"></script>
  </head>
<body onkeypress="keypress(event);">
<a name="0"></a>
<hr />
<pre>   1 /*
   2  * Copyright (c) 1997, 2019, Oracle and/or its affiliates. All rights reserved.
   3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   4  *
   5  * This code is free software; you can redistribute it and/or modify it
   6  * under the terms of the GNU General Public License version 2 only, as
   7  * published by the Free Software Foundation.
   8  *
   9  * This code is distributed in the hope that it will be useful, but WITHOUT
  10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  12  * version 2 for more details (a copy is included in the LICENSE file that
  13  * accompanied this code).
  14  *
  15  * You should have received a copy of the GNU General Public License version
  16  * 2 along with this work; if not, write to the Free Software Foundation,
  17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  18  *
  19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  20  * or visit www.oracle.com if you need additional information or have any
  21  * questions.
  22  *
  23  */
  24 
  25 #ifndef CPU_X86_ASSEMBLER_X86_HPP
  26 #define CPU_X86_ASSEMBLER_X86_HPP
  27 
  28 #include &quot;asm/register.hpp&quot;
  29 #include &quot;runtime/vm_version.hpp&quot;
  30 #include &quot;utilities/powerOfTwo.hpp&quot;
  31 
  32 class BiasedLockingCounters;
  33 
  34 // Contains all the definitions needed for x86 assembly code generation.
  35 
  36 // Calling convention
  37 class Argument {
  38  public:
  39   enum {
  40 #ifdef _LP64
  41 #ifdef _WIN64
  42     n_int_register_parameters_c   = 4, // rcx, rdx, r8, r9 (c_rarg0, c_rarg1, ...)
  43     n_float_register_parameters_c = 4,  // xmm0 - xmm3 (c_farg0, c_farg1, ... )
  44 #else
  45     n_int_register_parameters_c   = 6, // rdi, rsi, rdx, rcx, r8, r9 (c_rarg0, c_rarg1, ...)
  46     n_float_register_parameters_c = 8,  // xmm0 - xmm7 (c_farg0, c_farg1, ... )
  47 #endif // _WIN64
  48     n_int_register_parameters_j   = 6, // j_rarg0, j_rarg1, ...
  49     n_float_register_parameters_j = 8  // j_farg0, j_farg1, ...
  50 #else
  51     n_register_parameters = 0   // 0 registers used to pass arguments
  52 #endif // _LP64
  53   };
  54 };
  55 
  56 
  57 #ifdef _LP64
  58 // Symbolically name the register arguments used by the c calling convention.
  59 // Windows is different from linux/solaris. So much for standards...
  60 
  61 #ifdef _WIN64
  62 
  63 REGISTER_DECLARATION(Register, c_rarg0, rcx);
  64 REGISTER_DECLARATION(Register, c_rarg1, rdx);
  65 REGISTER_DECLARATION(Register, c_rarg2, r8);
  66 REGISTER_DECLARATION(Register, c_rarg3, r9);
  67 
  68 REGISTER_DECLARATION(XMMRegister, c_farg0, xmm0);
  69 REGISTER_DECLARATION(XMMRegister, c_farg1, xmm1);
  70 REGISTER_DECLARATION(XMMRegister, c_farg2, xmm2);
  71 REGISTER_DECLARATION(XMMRegister, c_farg3, xmm3);
  72 
  73 #else
  74 
  75 REGISTER_DECLARATION(Register, c_rarg0, rdi);
  76 REGISTER_DECLARATION(Register, c_rarg1, rsi);
  77 REGISTER_DECLARATION(Register, c_rarg2, rdx);
  78 REGISTER_DECLARATION(Register, c_rarg3, rcx);
  79 REGISTER_DECLARATION(Register, c_rarg4, r8);
  80 REGISTER_DECLARATION(Register, c_rarg5, r9);
  81 
  82 REGISTER_DECLARATION(XMMRegister, c_farg0, xmm0);
  83 REGISTER_DECLARATION(XMMRegister, c_farg1, xmm1);
  84 REGISTER_DECLARATION(XMMRegister, c_farg2, xmm2);
  85 REGISTER_DECLARATION(XMMRegister, c_farg3, xmm3);
  86 REGISTER_DECLARATION(XMMRegister, c_farg4, xmm4);
  87 REGISTER_DECLARATION(XMMRegister, c_farg5, xmm5);
  88 REGISTER_DECLARATION(XMMRegister, c_farg6, xmm6);
  89 REGISTER_DECLARATION(XMMRegister, c_farg7, xmm7);
  90 
  91 #endif // _WIN64
  92 
  93 // Symbolically name the register arguments used by the Java calling convention.
  94 // We have control over the convention for java so we can do what we please.
  95 // What pleases us is to offset the java calling convention so that when
  96 // we call a suitable jni method the arguments are lined up and we don&#39;t
  97 // have to do little shuffling. A suitable jni method is non-static and a
  98 // small number of arguments (two fewer args on windows)
  99 //
 100 //        |-------------------------------------------------------|
 101 //        | c_rarg0   c_rarg1  c_rarg2 c_rarg3 c_rarg4 c_rarg5    |
 102 //        |-------------------------------------------------------|
 103 //        | rcx       rdx      r8      r9      rdi*    rsi*       | windows (* not a c_rarg)
 104 //        | rdi       rsi      rdx     rcx     r8      r9         | solaris/linux
 105 //        |-------------------------------------------------------|
 106 //        | j_rarg5   j_rarg0  j_rarg1 j_rarg2 j_rarg3 j_rarg4    |
 107 //        |-------------------------------------------------------|
 108 
 109 REGISTER_DECLARATION(Register, j_rarg0, c_rarg1);
 110 REGISTER_DECLARATION(Register, j_rarg1, c_rarg2);
 111 REGISTER_DECLARATION(Register, j_rarg2, c_rarg3);
 112 // Windows runs out of register args here
 113 #ifdef _WIN64
 114 REGISTER_DECLARATION(Register, j_rarg3, rdi);
 115 REGISTER_DECLARATION(Register, j_rarg4, rsi);
 116 #else
 117 REGISTER_DECLARATION(Register, j_rarg3, c_rarg4);
 118 REGISTER_DECLARATION(Register, j_rarg4, c_rarg5);
 119 #endif /* _WIN64 */
 120 REGISTER_DECLARATION(Register, j_rarg5, c_rarg0);
 121 
 122 REGISTER_DECLARATION(XMMRegister, j_farg0, xmm0);
 123 REGISTER_DECLARATION(XMMRegister, j_farg1, xmm1);
 124 REGISTER_DECLARATION(XMMRegister, j_farg2, xmm2);
 125 REGISTER_DECLARATION(XMMRegister, j_farg3, xmm3);
 126 REGISTER_DECLARATION(XMMRegister, j_farg4, xmm4);
 127 REGISTER_DECLARATION(XMMRegister, j_farg5, xmm5);
 128 REGISTER_DECLARATION(XMMRegister, j_farg6, xmm6);
 129 REGISTER_DECLARATION(XMMRegister, j_farg7, xmm7);
 130 
 131 REGISTER_DECLARATION(Register, rscratch1, r10);  // volatile
 132 REGISTER_DECLARATION(Register, rscratch2, r11);  // volatile
 133 
 134 REGISTER_DECLARATION(Register, r12_heapbase, r12); // callee-saved
 135 REGISTER_DECLARATION(Register, r15_thread, r15); // callee-saved
 136 
 137 #else
 138 // rscratch1 will apear in 32bit code that is dead but of course must compile
 139 // Using noreg ensures if the dead code is incorrectly live and executed it
 140 // will cause an assertion failure
 141 #define rscratch1 noreg
 142 #define rscratch2 noreg
 143 
 144 #endif // _LP64
 145 
 146 // JSR 292
 147 // On x86, the SP does not have to be saved when invoking method handle intrinsics
 148 // or compiled lambda forms. We indicate that by setting rbp_mh_SP_save to noreg.
 149 REGISTER_DECLARATION(Register, rbp_mh_SP_save, noreg);
 150 
 151 // Address is an abstraction used to represent a memory location
 152 // using any of the amd64 addressing modes with one object.
 153 //
 154 // Note: A register location is represented via a Register, not
 155 //       via an address for efficiency &amp; simplicity reasons.
 156 
 157 class ArrayAddress;
 158 
 159 class Address {
 160  public:
 161   enum ScaleFactor {
 162     no_scale = -1,
 163     times_1  =  0,
 164     times_2  =  1,
 165     times_4  =  2,
 166     times_8  =  3,
 167     times_ptr = LP64_ONLY(times_8) NOT_LP64(times_4)
 168   };
 169   static ScaleFactor times(int size) {
 170     assert(size &gt;= 1 &amp;&amp; size &lt;= 8 &amp;&amp; is_power_of_2(size), &quot;bad scale size&quot;);
 171     if (size == 8)  return times_8;
 172     if (size == 4)  return times_4;
 173     if (size == 2)  return times_2;
 174     return times_1;
 175   }
 176   static int scale_size(ScaleFactor scale) {
 177     assert(scale != no_scale, &quot;&quot;);
 178     assert(((1 &lt;&lt; (int)times_1) == 1 &amp;&amp;
 179             (1 &lt;&lt; (int)times_2) == 2 &amp;&amp;
 180             (1 &lt;&lt; (int)times_4) == 4 &amp;&amp;
 181             (1 &lt;&lt; (int)times_8) == 8), &quot;&quot;);
 182     return (1 &lt;&lt; (int)scale);
 183   }
 184 
 185  private:
 186   Register         _base;
 187   Register         _index;
 188   XMMRegister      _xmmindex;
 189   ScaleFactor      _scale;
 190   int              _disp;
 191   bool             _isxmmindex;
 192   RelocationHolder _rspec;
 193 
 194   // Easily misused constructors make them private
 195   // %%% can we make these go away?
 196   NOT_LP64(Address(address loc, RelocationHolder spec);)
 197   Address(int disp, address loc, relocInfo::relocType rtype);
 198   Address(int disp, address loc, RelocationHolder spec);
 199 
 200  public:
 201 
 202  int disp() { return _disp; }
 203   // creation
 204   Address()
 205     : _base(noreg),
 206       _index(noreg),
 207       _xmmindex(xnoreg),
 208       _scale(no_scale),
 209       _disp(0),
 210       _isxmmindex(false){
 211   }
 212 
 213   // No default displacement otherwise Register can be implicitly
 214   // converted to 0(Register) which is quite a different animal.
 215 
 216   Address(Register base, int disp)
 217     : _base(base),
 218       _index(noreg),
 219       _xmmindex(xnoreg),
 220       _scale(no_scale),
 221       _disp(disp),
 222       _isxmmindex(false){
 223   }
 224 
 225   Address(Register base, Register index, ScaleFactor scale, int disp = 0)
 226     : _base (base),
 227       _index(index),
 228       _xmmindex(xnoreg),
 229       _scale(scale),
 230       _disp (disp),
 231       _isxmmindex(false) {
 232     assert(!index-&gt;is_valid() == (scale == Address::no_scale),
 233            &quot;inconsistent address&quot;);
 234   }
 235 
 236   Address(Register base, RegisterOrConstant index, ScaleFactor scale = times_1, int disp = 0)
 237     : _base (base),
 238       _index(index.register_or_noreg()),
 239       _xmmindex(xnoreg),
 240       _scale(scale),
 241       _disp (disp + (index.constant_or_zero() * scale_size(scale))),
 242       _isxmmindex(false){
 243     if (!index.is_register())  scale = Address::no_scale;
 244     assert(!_index-&gt;is_valid() == (scale == Address::no_scale),
 245            &quot;inconsistent address&quot;);
 246   }
 247 
 248   Address(Register base, XMMRegister index, ScaleFactor scale, int disp = 0)
 249     : _base (base),
 250       _index(noreg),
 251       _xmmindex(index),
 252       _scale(scale),
 253       _disp(disp),
 254       _isxmmindex(true) {
 255       assert(!index-&gt;is_valid() == (scale == Address::no_scale),
 256              &quot;inconsistent address&quot;);
 257   }
 258 
 259   Address plus_disp(int disp) const {
 260     Address a = (*this);
 261     a._disp += disp;
 262     return a;
 263   }
 264   Address plus_disp(RegisterOrConstant disp, ScaleFactor scale = times_1) const {
 265     Address a = (*this);
 266     a._disp += disp.constant_or_zero() * scale_size(scale);
 267     if (disp.is_register()) {
 268       assert(!a.index()-&gt;is_valid(), &quot;competing indexes&quot;);
 269       a._index = disp.as_register();
 270       a._scale = scale;
 271     }
 272     return a;
 273   }
 274   bool is_same_address(Address a) const {
 275     // disregard _rspec
 276     return _base == a._base &amp;&amp; _disp == a._disp &amp;&amp; _index == a._index &amp;&amp; _scale == a._scale;
 277   }
 278 
 279   // The following two overloads are used in connection with the
 280   // ByteSize type (see sizes.hpp).  They simplify the use of
 281   // ByteSize&#39;d arguments in assembly code. Note that their equivalent
 282   // for the optimized build are the member functions with int disp
 283   // argument since ByteSize is mapped to an int type in that case.
 284   //
 285   // Note: DO NOT introduce similar overloaded functions for WordSize
 286   // arguments as in the optimized mode, both ByteSize and WordSize
 287   // are mapped to the same type and thus the compiler cannot make a
 288   // distinction anymore (=&gt; compiler errors).
 289 
 290 #ifdef ASSERT
 291   Address(Register base, ByteSize disp)
 292     : _base(base),
 293       _index(noreg),
 294       _xmmindex(xnoreg),
 295       _scale(no_scale),
 296       _disp(in_bytes(disp)),
 297       _isxmmindex(false){
 298   }
 299 
 300   Address(Register base, Register index, ScaleFactor scale, ByteSize disp)
 301     : _base(base),
 302       _index(index),
 303       _xmmindex(xnoreg),
 304       _scale(scale),
 305       _disp(in_bytes(disp)),
 306       _isxmmindex(false){
 307     assert(!index-&gt;is_valid() == (scale == Address::no_scale),
 308            &quot;inconsistent address&quot;);
 309   }
 310   Address(Register base, RegisterOrConstant index, ScaleFactor scale, ByteSize disp)
 311     : _base (base),
 312       _index(index.register_or_noreg()),
 313       _xmmindex(xnoreg),
 314       _scale(scale),
 315       _disp (in_bytes(disp) + (index.constant_or_zero() * scale_size(scale))),
 316       _isxmmindex(false) {
 317     if (!index.is_register())  scale = Address::no_scale;
 318     assert(!_index-&gt;is_valid() == (scale == Address::no_scale),
 319            &quot;inconsistent address&quot;);
 320   }
 321 
 322 #endif // ASSERT
 323 
 324   // accessors
 325   bool        uses(Register reg) const { return _base == reg || _index == reg; }
 326   Register    base()             const { return _base;  }
 327   Register    index()            const { return _index; }
 328   XMMRegister xmmindex()         const { return _xmmindex; }
 329   ScaleFactor scale()            const { return _scale; }
 330   int         disp()             const { return _disp;  }
 331   bool        isxmmindex()       const { return _isxmmindex; }
 332 
 333   // Convert the raw encoding form into the form expected by the constructor for
 334   // Address.  An index of 4 (rsp) corresponds to having no index, so convert
 335   // that to noreg for the Address constructor.
 336   static Address make_raw(int base, int index, int scale, int disp, relocInfo::relocType disp_reloc);
 337 
 338   static Address make_array(ArrayAddress);
 339 
 340  private:
 341   bool base_needs_rex() const {
 342     return _base != noreg &amp;&amp; _base-&gt;encoding() &gt;= 8;
 343   }
 344 
 345   bool index_needs_rex() const {
 346     return _index != noreg &amp;&amp;_index-&gt;encoding() &gt;= 8;
 347   }
 348 
 349   bool xmmindex_needs_rex() const {
 350     return _xmmindex != xnoreg &amp;&amp; _xmmindex-&gt;encoding() &gt;= 8;
 351   }
 352 
 353   relocInfo::relocType reloc() const { return _rspec.type(); }
 354 
 355   friend class Assembler;
 356   friend class MacroAssembler;
 357   friend class LIR_Assembler; // base/index/scale/disp
 358 };
 359 
 360 //
 361 // AddressLiteral has been split out from Address because operands of this type
 362 // need to be treated specially on 32bit vs. 64bit platforms. By splitting it out
 363 // the few instructions that need to deal with address literals are unique and the
 364 // MacroAssembler does not have to implement every instruction in the Assembler
 365 // in order to search for address literals that may need special handling depending
 366 // on the instruction and the platform. As small step on the way to merging i486/amd64
 367 // directories.
 368 //
 369 class AddressLiteral {
 370   friend class ArrayAddress;
 371   RelocationHolder _rspec;
 372   // Typically we use AddressLiterals we want to use their rval
 373   // However in some situations we want the lval (effect address) of the item.
 374   // We provide a special factory for making those lvals.
 375   bool _is_lval;
 376 
 377   // If the target is far we&#39;ll need to load the ea of this to
 378   // a register to reach it. Otherwise if near we can do rip
 379   // relative addressing.
 380 
 381   address          _target;
 382 
 383  protected:
 384   // creation
 385   AddressLiteral()
 386     : _is_lval(false),
 387       _target(NULL)
 388   {}
 389 
 390   public:
 391 
 392 
 393   AddressLiteral(address target, relocInfo::relocType rtype);
 394 
 395   AddressLiteral(address target, RelocationHolder const&amp; rspec)
 396     : _rspec(rspec),
 397       _is_lval(false),
 398       _target(target)
 399   {}
 400 
 401   AddressLiteral addr() {
 402     AddressLiteral ret = *this;
 403     ret._is_lval = true;
 404     return ret;
 405   }
 406 
 407 
 408  private:
 409 
 410   address target() { return _target; }
 411   bool is_lval() { return _is_lval; }
 412 
 413   relocInfo::relocType reloc() const { return _rspec.type(); }
 414   const RelocationHolder&amp; rspec() const { return _rspec; }
 415 
 416   friend class Assembler;
 417   friend class MacroAssembler;
 418   friend class Address;
 419   friend class LIR_Assembler;
 420 };
 421 
 422 // Convience classes
 423 class RuntimeAddress: public AddressLiteral {
 424 
 425   public:
 426 
 427   RuntimeAddress(address target) : AddressLiteral(target, relocInfo::runtime_call_type) {}
 428 
 429 };
 430 
 431 class ExternalAddress: public AddressLiteral {
 432  private:
 433   static relocInfo::relocType reloc_for_target(address target) {
 434     // Sometimes ExternalAddress is used for values which aren&#39;t
 435     // exactly addresses, like the card table base.
 436     // external_word_type can&#39;t be used for values in the first page
 437     // so just skip the reloc in that case.
 438     return external_word_Relocation::can_be_relocated(target) ? relocInfo::external_word_type : relocInfo::none;
 439   }
 440 
 441  public:
 442 
 443   ExternalAddress(address target) : AddressLiteral(target, reloc_for_target(target)) {}
 444 
 445 };
 446 
 447 class InternalAddress: public AddressLiteral {
 448 
 449   public:
 450 
 451   InternalAddress(address target) : AddressLiteral(target, relocInfo::internal_word_type) {}
 452 
 453 };
 454 
 455 // x86 can do array addressing as a single operation since disp can be an absolute
 456 // address amd64 can&#39;t. We create a class that expresses the concept but does extra
 457 // magic on amd64 to get the final result
 458 
 459 class ArrayAddress {
 460   private:
 461 
 462   AddressLiteral _base;
 463   Address        _index;
 464 
 465   public:
 466 
 467   ArrayAddress() {};
 468   ArrayAddress(AddressLiteral base, Address index): _base(base), _index(index) {};
 469   AddressLiteral base() { return _base; }
 470   Address index() { return _index; }
 471 
 472 };
 473 
 474 class InstructionAttr;
 475 
 476 // 64-bit refect the fxsave size which is 512 bytes and the new xsave area on EVEX which is another 2176 bytes
 477 // See fxsave and xsave(EVEX enabled) documentation for layout
 478 const int FPUStateSizeInWords = NOT_LP64(27) LP64_ONLY(2688 / wordSize);
 479 
 480 // The Intel x86/Amd64 Assembler: Pure assembler doing NO optimizations on the instruction
 481 // level (e.g. mov rax, 0 is not translated into xor rax, rax!); i.e., what you write
 482 // is what you get. The Assembler is generating code into a CodeBuffer.
 483 
 484 class Assembler : public AbstractAssembler  {
 485   friend class AbstractAssembler; // for the non-virtual hack
 486   friend class LIR_Assembler; // as_Address()
 487   friend class StubGenerator;
 488 
 489  public:
 490   enum Condition {                     // The x86 condition codes used for conditional jumps/moves.
 491     zero          = 0x4,
 492     notZero       = 0x5,
 493     equal         = 0x4,
 494     notEqual      = 0x5,
 495     less          = 0xc,
 496     lessEqual     = 0xe,
 497     greater       = 0xf,
 498     greaterEqual  = 0xd,
 499     below         = 0x2,
 500     belowEqual    = 0x6,
 501     above         = 0x7,
 502     aboveEqual    = 0x3,
 503     overflow      = 0x0,
 504     noOverflow    = 0x1,
 505     carrySet      = 0x2,
 506     carryClear    = 0x3,
 507     negative      = 0x8,
 508     positive      = 0x9,
 509     parity        = 0xa,
 510     noParity      = 0xb
 511   };
 512 
 513   enum Prefix {
 514     // segment overrides
 515     CS_segment = 0x2e,
 516     SS_segment = 0x36,
 517     DS_segment = 0x3e,
 518     ES_segment = 0x26,
 519     FS_segment = 0x64,
 520     GS_segment = 0x65,
 521 
 522     REX        = 0x40,
 523 
 524     REX_B      = 0x41,
 525     REX_X      = 0x42,
 526     REX_XB     = 0x43,
 527     REX_R      = 0x44,
 528     REX_RB     = 0x45,
 529     REX_RX     = 0x46,
 530     REX_RXB    = 0x47,
 531 
 532     REX_W      = 0x48,
 533 
 534     REX_WB     = 0x49,
 535     REX_WX     = 0x4A,
 536     REX_WXB    = 0x4B,
 537     REX_WR     = 0x4C,
 538     REX_WRB    = 0x4D,
 539     REX_WRX    = 0x4E,
 540     REX_WRXB   = 0x4F,
 541 
 542     VEX_3bytes = 0xC4,
 543     VEX_2bytes = 0xC5,
 544     EVEX_4bytes = 0x62,
 545     Prefix_EMPTY = 0x0
 546   };
 547 
 548   enum VexPrefix {
 549     VEX_B = 0x20,
 550     VEX_X = 0x40,
 551     VEX_R = 0x80,
 552     VEX_W = 0x80
 553   };
 554 
 555   enum ExexPrefix {
 556     EVEX_F  = 0x04,
 557     EVEX_V  = 0x08,
 558     EVEX_Rb = 0x10,
 559     EVEX_X  = 0x40,
 560     EVEX_Z  = 0x80
 561   };
 562 
 563   enum VexSimdPrefix {
 564     VEX_SIMD_NONE = 0x0,
 565     VEX_SIMD_66   = 0x1,
 566     VEX_SIMD_F3   = 0x2,
 567     VEX_SIMD_F2   = 0x3
 568   };
 569 
 570   enum VexOpcode {
 571     VEX_OPCODE_NONE  = 0x0,
 572     VEX_OPCODE_0F    = 0x1,
 573     VEX_OPCODE_0F_38 = 0x2,
 574     VEX_OPCODE_0F_3A = 0x3,
 575     VEX_OPCODE_MASK  = 0x1F
 576   };
 577 
 578   enum AvxVectorLen {
 579     AVX_128bit = 0x0,
 580     AVX_256bit = 0x1,
 581     AVX_512bit = 0x2,
 582     AVX_NoVec  = 0x4
 583   };
 584 
 585   enum EvexTupleType {
 586     EVEX_FV   = 0,
 587     EVEX_HV   = 4,
 588     EVEX_FVM  = 6,
 589     EVEX_T1S  = 7,
 590     EVEX_T1F  = 11,
 591     EVEX_T2   = 13,
 592     EVEX_T4   = 15,
 593     EVEX_T8   = 17,
 594     EVEX_HVM  = 18,
 595     EVEX_QVM  = 19,
 596     EVEX_OVM  = 20,
 597     EVEX_M128 = 21,
 598     EVEX_DUP  = 22,
 599     EVEX_ETUP = 23
 600   };
 601 
 602   enum EvexInputSizeInBits {
 603     EVEX_8bit  = 0,
 604     EVEX_16bit = 1,
 605     EVEX_32bit = 2,
 606     EVEX_64bit = 3,
 607     EVEX_NObit = 4
 608   };
 609 
 610   enum WhichOperand {
 611     // input to locate_operand, and format code for relocations
 612     imm_operand  = 0,            // embedded 32-bit|64-bit immediate operand
 613     disp32_operand = 1,          // embedded 32-bit displacement or address
 614     call32_operand = 2,          // embedded 32-bit self-relative displacement
 615 #ifndef _LP64
 616     _WhichOperand_limit = 3
 617 #else
 618      narrow_oop_operand = 3,     // embedded 32-bit immediate narrow oop
 619     _WhichOperand_limit = 4
 620 #endif
 621   };
 622 
 623   enum ComparisonPredicate {
 624     eq = 0,
 625     lt = 1,
 626     le = 2,
 627     _false = 3,
 628     neq = 4,
 629     nlt = 5,
 630     nle = 6,
 631     _true = 7
 632   };
 633 
 634   //---&lt;  calculate length of instruction  &gt;---
 635   // As instruction size can&#39;t be found out easily on x86/x64,
 636   // we just use &#39;4&#39; for len and maxlen.
 637   // instruction must start at passed address
 638   static unsigned int instr_len(unsigned char *instr) { return 4; }
 639 
 640   //---&lt;  longest instructions  &gt;---
 641   // Max instruction length is not specified in architecture documentation.
 642   // We could use a &quot;safe enough&quot; estimate (15), but just default to
 643   // instruction length guess from above.
 644   static unsigned int instr_maxlen() { return 4; }
 645 
 646   // NOTE: The general philopsophy of the declarations here is that 64bit versions
 647   // of instructions are freely declared without the need for wrapping them an ifdef.
 648   // (Some dangerous instructions are ifdef&#39;s out of inappropriate jvm&#39;s.)
 649   // In the .cpp file the implementations are wrapped so that they are dropped out
 650   // of the resulting jvm. This is done mostly to keep the footprint of MINIMAL
 651   // to the size it was prior to merging up the 32bit and 64bit assemblers.
 652   //
 653   // This does mean you&#39;ll get a linker/runtime error if you use a 64bit only instruction
 654   // in a 32bit vm. This is somewhat unfortunate but keeps the ifdef noise down.
 655 
 656 private:
 657 
 658   bool _legacy_mode_bw;
 659   bool _legacy_mode_dq;
 660   bool _legacy_mode_vl;
 661   bool _legacy_mode_vlbw;
 662   bool _is_managed;
 663 
 664   class InstructionAttr *_attributes;
 665 
 666   // 64bit prefixes
 667   int prefix_and_encode(int reg_enc, bool byteinst = false);
 668   int prefixq_and_encode(int reg_enc);
 669 
 670   int prefix_and_encode(int dst_enc, int src_enc) {
 671     return prefix_and_encode(dst_enc, false, src_enc, false);
 672   }
 673   int prefix_and_encode(int dst_enc, bool dst_is_byte, int src_enc, bool src_is_byte);
 674   int prefixq_and_encode(int dst_enc, int src_enc);
 675 
 676   void prefix(Register reg);
 677   void prefix(Register dst, Register src, Prefix p);
 678   void prefix(Register dst, Address adr, Prefix p);
 679   void prefix(Address adr);
 680   void prefixq(Address adr);
 681 
 682   void prefix(Address adr, Register reg,  bool byteinst = false);
 683   void prefix(Address adr, XMMRegister reg);
 684   void prefixq(Address adr, Register reg);
 685   void prefixq(Address adr, XMMRegister reg);
 686 
 687   void prefetch_prefix(Address src);
 688 
 689   void rex_prefix(Address adr, XMMRegister xreg,
 690                   VexSimdPrefix pre, VexOpcode opc, bool rex_w);
 691   int  rex_prefix_and_encode(int dst_enc, int src_enc,
 692                              VexSimdPrefix pre, VexOpcode opc, bool rex_w);
 693 
 694   void vex_prefix(bool vex_r, bool vex_b, bool vex_x, int nds_enc, VexSimdPrefix pre, VexOpcode opc);
 695 
 696   void evex_prefix(bool vex_r, bool vex_b, bool vex_x, bool evex_r, bool evex_v,
 697                    int nds_enc, VexSimdPrefix pre, VexOpcode opc);
 698 
 699   void vex_prefix(Address adr, int nds_enc, int xreg_enc,
 700                   VexSimdPrefix pre, VexOpcode opc,
 701                   InstructionAttr *attributes);
 702 
 703   int  vex_prefix_and_encode(int dst_enc, int nds_enc, int src_enc,
 704                              VexSimdPrefix pre, VexOpcode opc,
 705                              InstructionAttr *attributes);
 706 
 707   void simd_prefix(XMMRegister xreg, XMMRegister nds, Address adr, VexSimdPrefix pre,
 708                    VexOpcode opc, InstructionAttr *attributes);
 709 
 710   int simd_prefix_and_encode(XMMRegister dst, XMMRegister nds, XMMRegister src, VexSimdPrefix pre,
 711                              VexOpcode opc, InstructionAttr *attributes);
 712 
 713   // Helper functions for groups of instructions
 714   void emit_arith_b(int op1, int op2, Register dst, int imm8);
 715 
 716   void emit_arith(int op1, int op2, Register dst, int32_t imm32);
 717   // Force generation of a 4 byte immediate value even if it fits into 8bit
 718   void emit_arith_imm32(int op1, int op2, Register dst, int32_t imm32);
 719   void emit_arith(int op1, int op2, Register dst, Register src);
 720 
 721   bool emit_compressed_disp_byte(int &amp;disp);
 722 
 723   void emit_operand(Register reg,
 724                     Register base, Register index, Address::ScaleFactor scale,
 725                     int disp,
 726                     RelocationHolder const&amp; rspec,
 727                     int rip_relative_correction = 0);
 728 
 729   void emit_operand(XMMRegister reg, Register base, XMMRegister index,
 730                     Address::ScaleFactor scale,
 731                     int disp, RelocationHolder const&amp; rspec);
 732 
 733   void emit_operand(Register reg, Address adr, int rip_relative_correction = 0);
 734 
 735   // operands that only take the original 32bit registers
 736   void emit_operand32(Register reg, Address adr);
 737 
 738   void emit_operand(XMMRegister reg,
 739                     Register base, Register index, Address::ScaleFactor scale,
 740                     int disp,
 741                     RelocationHolder const&amp; rspec);
 742 
 743   void emit_operand(XMMRegister reg, Address adr);
 744 
 745   void emit_operand(MMXRegister reg, Address adr);
 746 
 747   // workaround gcc (3.2.1-7) bug
 748   void emit_operand(Address adr, MMXRegister reg);
 749 
 750 
 751   // Immediate-to-memory forms
 752   void emit_arith_operand(int op1, Register rm, Address adr, int32_t imm32);
 753 
 754   void emit_farith(int b1, int b2, int i);
 755 
 756 
 757  protected:
 758   #ifdef ASSERT
 759   void check_relocation(RelocationHolder const&amp; rspec, int format);
 760   #endif
 761 
 762   void emit_data(jint data, relocInfo::relocType    rtype, int format);
 763   void emit_data(jint data, RelocationHolder const&amp; rspec, int format);
 764   void emit_data64(jlong data, relocInfo::relocType rtype, int format = 0);
 765   void emit_data64(jlong data, RelocationHolder const&amp; rspec, int format = 0);
 766 
 767   bool reachable(AddressLiteral adr) NOT_LP64({ return true;});
 768 
 769   // These are all easily abused and hence protected
 770 
 771   // 32BIT ONLY SECTION
 772 #ifndef _LP64
 773   // Make these disappear in 64bit mode since they would never be correct
 774   void cmp_literal32(Register src1, int32_t imm32, RelocationHolder const&amp; rspec);   // 32BIT ONLY
 775   void cmp_literal32(Address src1, int32_t imm32, RelocationHolder const&amp; rspec);    // 32BIT ONLY
 776 
 777   void mov_literal32(Register dst, int32_t imm32, RelocationHolder const&amp; rspec);    // 32BIT ONLY
 778   void mov_literal32(Address dst, int32_t imm32, RelocationHolder const&amp; rspec);     // 32BIT ONLY
 779 
 780   void push_literal32(int32_t imm32, RelocationHolder const&amp; rspec);                 // 32BIT ONLY
 781 #else
 782   // 64BIT ONLY SECTION
 783   void mov_literal64(Register dst, intptr_t imm64, RelocationHolder const&amp; rspec);   // 64BIT ONLY
 784 
 785   void cmp_narrow_oop(Register src1, int32_t imm32, RelocationHolder const&amp; rspec);
 786   void cmp_narrow_oop(Address src1, int32_t imm32, RelocationHolder const&amp; rspec);
 787 
 788   void mov_narrow_oop(Register dst, int32_t imm32, RelocationHolder const&amp; rspec);
 789   void mov_narrow_oop(Address dst, int32_t imm32, RelocationHolder const&amp; rspec);
 790 #endif // _LP64
 791 
 792   // These are unique in that we are ensured by the caller that the 32bit
 793   // relative in these instructions will always be able to reach the potentially
 794   // 64bit address described by entry. Since they can take a 64bit address they
 795   // don&#39;t have the 32 suffix like the other instructions in this class.
 796 
 797   void call_literal(address entry, RelocationHolder const&amp; rspec);
 798   void jmp_literal(address entry, RelocationHolder const&amp; rspec);
 799 
 800   // Avoid using directly section
 801   // Instructions in this section are actually usable by anyone without danger
 802   // of failure but have performance issues that are addressed my enhanced
 803   // instructions which will do the proper thing base on the particular cpu.
 804   // We protect them because we don&#39;t trust you...
 805 
 806   // Don&#39;t use next inc() and dec() methods directly. INC &amp; DEC instructions
 807   // could cause a partial flag stall since they don&#39;t set CF flag.
 808   // Use MacroAssembler::decrement() &amp; MacroAssembler::increment() methods
 809   // which call inc() &amp; dec() or add() &amp; sub() in accordance with
 810   // the product flag UseIncDec value.
 811 
 812   void decl(Register dst);
 813   void decl(Address dst);
 814   void decq(Register dst);
 815   void decq(Address dst);
 816 
 817   void incl(Register dst);
 818   void incl(Address dst);
 819   void incq(Register dst);
 820   void incq(Address dst);
 821 
 822   // New cpus require use of movsd and movss to avoid partial register stall
 823   // when loading from memory. But for old Opteron use movlpd instead of movsd.
 824   // The selection is done in MacroAssembler::movdbl() and movflt().
 825 
 826   // Move Scalar Single-Precision Floating-Point Values
 827   void movss(XMMRegister dst, Address src);
 828   void movss(XMMRegister dst, XMMRegister src);
 829   void movss(Address dst, XMMRegister src);
 830 
 831   // Move Scalar Double-Precision Floating-Point Values
 832   void movsd(XMMRegister dst, Address src);
 833   void movsd(XMMRegister dst, XMMRegister src);
 834   void movsd(Address dst, XMMRegister src);
 835   void movlpd(XMMRegister dst, Address src);
 836 
 837   // New cpus require use of movaps and movapd to avoid partial register stall
 838   // when moving between registers.
 839   void movaps(XMMRegister dst, XMMRegister src);
 840   void movapd(XMMRegister dst, XMMRegister src);
 841 
 842   // End avoid using directly
 843 
 844 
 845   // Instruction prefixes
 846   void prefix(Prefix p);
 847 
 848   public:
 849 
 850   // Creation
 851   Assembler(CodeBuffer* code) : AbstractAssembler(code) {
 852     init_attributes();
 853   }
 854 
 855   // Decoding
 856   static address locate_operand(address inst, WhichOperand which);
 857   static address locate_next_instruction(address inst);
 858 
 859   // Utilities
 860   static bool is_polling_page_far() NOT_LP64({ return false;});
 861   static bool query_compressed_disp_byte(int disp, bool is_evex_inst, int vector_len,
 862                                          int cur_tuple_type, int in_size_in_bits, int cur_encoding);
 863 
 864   // Generic instructions
 865   // Does 32bit or 64bit as needed for the platform. In some sense these
 866   // belong in macro assembler but there is no need for both varieties to exist
 867 
 868   void init_attributes(void) {
 869     _legacy_mode_bw = (VM_Version::supports_avx512bw() == false);
 870     _legacy_mode_dq = (VM_Version::supports_avx512dq() == false);
 871     _legacy_mode_vl = (VM_Version::supports_avx512vl() == false);
 872     _legacy_mode_vlbw = (VM_Version::supports_avx512vlbw() == false);
 873     _is_managed = false;
 874     _attributes = NULL;
 875   }
 876 
 877   void set_attributes(InstructionAttr *attributes) { _attributes = attributes; }
 878   void clear_attributes(void) { _attributes = NULL; }
 879 
 880   void set_managed(void) { _is_managed = true; }
 881   void clear_managed(void) { _is_managed = false; }
 882   bool is_managed(void) { return _is_managed; }
 883 
 884   void lea(Register dst, Address src);
 885 
 886   void mov(Register dst, Register src);
 887 
<a name="1" id="anc1"></a>










 888   void pusha();
 889   void popa();
 890 
 891   void pushf();
 892   void popf();
 893 
 894   void push(int32_t imm32);
 895 
 896   void push(Register src);
 897 
 898   void pop(Register dst);
 899 
 900   // These are dummies to prevent surprise implicit conversions to Register
 901   void push(void* v);
 902   void pop(void* v);
 903 
 904   // These do register sized moves/scans
 905   void rep_mov();
 906   void rep_stos();
 907   void rep_stosb();
 908   void repne_scan();
 909 #ifdef _LP64
 910   void repne_scanl();
 911 #endif
 912 
 913   // Vanilla instructions in lexical order
 914 
 915   void adcl(Address dst, int32_t imm32);
 916   void adcl(Address dst, Register src);
 917   void adcl(Register dst, int32_t imm32);
 918   void adcl(Register dst, Address src);
 919   void adcl(Register dst, Register src);
 920 
 921   void adcq(Register dst, int32_t imm32);
 922   void adcq(Register dst, Address src);
 923   void adcq(Register dst, Register src);
 924 
 925   void addb(Address dst, int imm8);
 926   void addw(Address dst, int imm16);
 927 
 928   void addl(Address dst, int32_t imm32);
 929   void addl(Address dst, Register src);
 930   void addl(Register dst, int32_t imm32);
 931   void addl(Register dst, Address src);
 932   void addl(Register dst, Register src);
 933 
 934   void addq(Address dst, int32_t imm32);
 935   void addq(Address dst, Register src);
 936   void addq(Register dst, int32_t imm32);
 937   void addq(Register dst, Address src);
 938   void addq(Register dst, Register src);
 939 
 940 #ifdef _LP64
 941  //Add Unsigned Integers with Carry Flag
 942   void adcxq(Register dst, Register src);
 943 
 944  //Add Unsigned Integers with Overflow Flag
 945   void adoxq(Register dst, Register src);
 946 #endif
 947 
 948   void addr_nop_4();
 949   void addr_nop_5();
 950   void addr_nop_7();
 951   void addr_nop_8();
 952 
 953   // Add Scalar Double-Precision Floating-Point Values
 954   void addsd(XMMRegister dst, Address src);
 955   void addsd(XMMRegister dst, XMMRegister src);
 956 
 957   // Add Scalar Single-Precision Floating-Point Values
 958   void addss(XMMRegister dst, Address src);
 959   void addss(XMMRegister dst, XMMRegister src);
 960 
 961   // AES instructions
 962   void aesdec(XMMRegister dst, Address src);
 963   void aesdec(XMMRegister dst, XMMRegister src);
 964   void aesdeclast(XMMRegister dst, Address src);
 965   void aesdeclast(XMMRegister dst, XMMRegister src);
 966   void aesenc(XMMRegister dst, Address src);
 967   void aesenc(XMMRegister dst, XMMRegister src);
 968   void aesenclast(XMMRegister dst, Address src);
 969   void aesenclast(XMMRegister dst, XMMRegister src);
 970   // Vector AES instructions
 971   void vaesenc(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
 972   void vaesenclast(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
 973   void vaesdec(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
 974   void vaesdeclast(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
 975 
 976   void andl(Address  dst, int32_t imm32);
 977   void andl(Register dst, int32_t imm32);
 978   void andl(Register dst, Address src);
 979   void andl(Register dst, Register src);
 980 
 981   void andq(Address  dst, int32_t imm32);
 982   void andq(Register dst, int32_t imm32);
 983   void andq(Register dst, Address src);
 984   void andq(Register dst, Register src);
 985 
 986   // BMI instructions
 987   void andnl(Register dst, Register src1, Register src2);
 988   void andnl(Register dst, Register src1, Address src2);
 989   void andnq(Register dst, Register src1, Register src2);
 990   void andnq(Register dst, Register src1, Address src2);
 991 
 992   void blsil(Register dst, Register src);
 993   void blsil(Register dst, Address src);
 994   void blsiq(Register dst, Register src);
 995   void blsiq(Register dst, Address src);
 996 
 997   void blsmskl(Register dst, Register src);
 998   void blsmskl(Register dst, Address src);
 999   void blsmskq(Register dst, Register src);
1000   void blsmskq(Register dst, Address src);
1001 
1002   void blsrl(Register dst, Register src);
1003   void blsrl(Register dst, Address src);
1004   void blsrq(Register dst, Register src);
1005   void blsrq(Register dst, Address src);
1006 
1007   void bsfl(Register dst, Register src);
1008   void bsrl(Register dst, Register src);
1009 
1010 #ifdef _LP64
1011   void bsfq(Register dst, Register src);
1012   void bsrq(Register dst, Register src);
1013 #endif
1014 
1015   void bswapl(Register reg);
1016 
1017   void bswapq(Register reg);
1018 
1019   void call(Label&amp; L, relocInfo::relocType rtype);
1020   void call(Register reg);  // push pc; pc &lt;- reg
1021   void call(Address adr);   // push pc; pc &lt;- adr
1022 
1023   void cdql();
1024 
1025   void cdqq();
1026 
1027   void cld();
1028 
1029   void clflush(Address adr);
1030   void clflushopt(Address adr);
1031   void clwb(Address adr);
1032 
1033   void cmovl(Condition cc, Register dst, Register src);
1034   void cmovl(Condition cc, Register dst, Address src);
1035 
1036   void cmovq(Condition cc, Register dst, Register src);
1037   void cmovq(Condition cc, Register dst, Address src);
1038 
1039 
1040   void cmpb(Address dst, int imm8);
1041 
1042   void cmpl(Address dst, int32_t imm32);
1043 
1044   void cmpl(Register dst, int32_t imm32);
1045   void cmpl(Register dst, Register src);
1046   void cmpl(Register dst, Address src);
1047 
1048   void cmpq(Address dst, int32_t imm32);
1049   void cmpq(Address dst, Register src);
1050 
1051   void cmpq(Register dst, int32_t imm32);
1052   void cmpq(Register dst, Register src);
1053   void cmpq(Register dst, Address src);
1054 
1055   // these are dummies used to catch attempting to convert NULL to Register
1056   void cmpl(Register dst, void* junk); // dummy
1057   void cmpq(Register dst, void* junk); // dummy
1058 
1059   void cmpw(Address dst, int imm16);
1060 
1061   void cmpxchg8 (Address adr);
1062 
1063   void cmpxchgb(Register reg, Address adr);
1064   void cmpxchgl(Register reg, Address adr);
1065 
1066   void cmpxchgq(Register reg, Address adr);
1067 
1068   // Ordered Compare Scalar Double-Precision Floating-Point Values and set EFLAGS
1069   void comisd(XMMRegister dst, Address src);
1070   void comisd(XMMRegister dst, XMMRegister src);
1071 
1072   // Ordered Compare Scalar Single-Precision Floating-Point Values and set EFLAGS
1073   void comiss(XMMRegister dst, Address src);
1074   void comiss(XMMRegister dst, XMMRegister src);
1075 
1076   // Identify processor type and features
1077   void cpuid();
1078 
1079   // CRC32C
1080   void crc32(Register crc, Register v, int8_t sizeInBytes);
1081   void crc32(Register crc, Address adr, int8_t sizeInBytes);
1082 
1083   // Convert Scalar Double-Precision Floating-Point Value to Scalar Single-Precision Floating-Point Value
1084   void cvtsd2ss(XMMRegister dst, XMMRegister src);
1085   void cvtsd2ss(XMMRegister dst, Address src);
1086 
1087   // Convert Doubleword Integer to Scalar Double-Precision Floating-Point Value
1088   void cvtsi2sdl(XMMRegister dst, Register src);
1089   void cvtsi2sdl(XMMRegister dst, Address src);
1090   void cvtsi2sdq(XMMRegister dst, Register src);
1091   void cvtsi2sdq(XMMRegister dst, Address src);
1092 
1093   // Convert Doubleword Integer to Scalar Single-Precision Floating-Point Value
1094   void cvtsi2ssl(XMMRegister dst, Register src);
1095   void cvtsi2ssl(XMMRegister dst, Address src);
1096   void cvtsi2ssq(XMMRegister dst, Register src);
1097   void cvtsi2ssq(XMMRegister dst, Address src);
1098 
1099   // Convert Packed Signed Doubleword Integers to Packed Double-Precision Floating-Point Value
1100   void cvtdq2pd(XMMRegister dst, XMMRegister src);
1101 
1102   // Convert Packed Signed Doubleword Integers to Packed Single-Precision Floating-Point Value
1103   void cvtdq2ps(XMMRegister dst, XMMRegister src);
1104 
1105   // Convert Scalar Single-Precision Floating-Point Value to Scalar Double-Precision Floating-Point Value
1106   void cvtss2sd(XMMRegister dst, XMMRegister src);
1107   void cvtss2sd(XMMRegister dst, Address src);
1108 
1109   // Convert with Truncation Scalar Double-Precision Floating-Point Value to Doubleword Integer
1110   void cvttsd2sil(Register dst, Address src);
1111   void cvttsd2sil(Register dst, XMMRegister src);
1112   void cvttsd2siq(Register dst, Address src);
1113   void cvttsd2siq(Register dst, XMMRegister src);
1114 
1115   // Convert with Truncation Scalar Single-Precision Floating-Point Value to Doubleword Integer
1116   void cvttss2sil(Register dst, XMMRegister src);
1117   void cvttss2siq(Register dst, XMMRegister src);
1118 
1119   void cvttpd2dq(XMMRegister dst, XMMRegister src);
1120 
1121   //Abs of packed Integer values
1122   void pabsb(XMMRegister dst, XMMRegister src);
1123   void pabsw(XMMRegister dst, XMMRegister src);
1124   void pabsd(XMMRegister dst, XMMRegister src);
1125   void vpabsb(XMMRegister dst, XMMRegister src, int vector_len);
1126   void vpabsw(XMMRegister dst, XMMRegister src, int vector_len);
1127   void vpabsd(XMMRegister dst, XMMRegister src, int vector_len);
1128   void evpabsq(XMMRegister dst, XMMRegister src, int vector_len);
1129 
1130   // Divide Scalar Double-Precision Floating-Point Values
1131   void divsd(XMMRegister dst, Address src);
1132   void divsd(XMMRegister dst, XMMRegister src);
1133 
1134   // Divide Scalar Single-Precision Floating-Point Values
1135   void divss(XMMRegister dst, Address src);
1136   void divss(XMMRegister dst, XMMRegister src);
1137 
1138   void emms();
1139 
1140 #ifndef _LP64
1141   void fabs();
1142 
1143   void fadd(int i);
1144 
1145   void fadd_d(Address src);
1146   void fadd_s(Address src);
1147 
1148   // &quot;Alternate&quot; versions of x87 instructions place result down in FPU
1149   // stack instead of on TOS
1150 
1151   void fadda(int i); // &quot;alternate&quot; fadd
1152   void faddp(int i = 1);
1153 
1154   void fchs();
1155 
1156   void fcom(int i);
1157 
1158   void fcomp(int i = 1);
1159   void fcomp_d(Address src);
1160   void fcomp_s(Address src);
1161 
1162   void fcompp();
1163 
1164   void fcos();
1165 
1166   void fdecstp();
1167 
1168   void fdiv(int i);
1169   void fdiv_d(Address src);
1170   void fdivr_s(Address src);
1171   void fdiva(int i);  // &quot;alternate&quot; fdiv
1172   void fdivp(int i = 1);
1173 
1174   void fdivr(int i);
1175   void fdivr_d(Address src);
1176   void fdiv_s(Address src);
1177 
1178   void fdivra(int i); // &quot;alternate&quot; reversed fdiv
1179 
1180   void fdivrp(int i = 1);
1181 
1182   void ffree(int i = 0);
1183 
1184   void fild_d(Address adr);
1185   void fild_s(Address adr);
1186 
1187   void fincstp();
1188 
1189   void finit();
1190 
1191   void fist_s (Address adr);
1192   void fistp_d(Address adr);
1193   void fistp_s(Address adr);
1194 
1195   void fld1();
1196 
1197   void fld_d(Address adr);
1198   void fld_s(Address adr);
1199   void fld_s(int index);
1200   void fld_x(Address adr);  // extended-precision (80-bit) format
1201 
1202   void fldcw(Address src);
1203 
1204   void fldenv(Address src);
1205 
1206   void fldlg2();
1207 
1208   void fldln2();
1209 
1210   void fldz();
1211 
1212   void flog();
1213   void flog10();
1214 
1215   void fmul(int i);
1216 
1217   void fmul_d(Address src);
1218   void fmul_s(Address src);
1219 
1220   void fmula(int i);  // &quot;alternate&quot; fmul
1221 
1222   void fmulp(int i = 1);
1223 
1224   void fnsave(Address dst);
1225 
1226   void fnstcw(Address src);
1227 
1228   void fnstsw_ax();
1229 
1230   void fprem();
1231   void fprem1();
1232 
1233   void frstor(Address src);
1234 
1235   void fsin();
1236 
1237   void fsqrt();
1238 
1239   void fst_d(Address adr);
1240   void fst_s(Address adr);
1241 
1242   void fstp_d(Address adr);
1243   void fstp_d(int index);
1244   void fstp_s(Address adr);
1245   void fstp_x(Address adr); // extended-precision (80-bit) format
1246 
1247   void fsub(int i);
1248   void fsub_d(Address src);
1249   void fsub_s(Address src);
1250 
1251   void fsuba(int i);  // &quot;alternate&quot; fsub
1252 
1253   void fsubp(int i = 1);
1254 
1255   void fsubr(int i);
1256   void fsubr_d(Address src);
1257   void fsubr_s(Address src);
1258 
1259   void fsubra(int i); // &quot;alternate&quot; reversed fsub
1260 
1261   void fsubrp(int i = 1);
1262 
1263   void ftan();
1264 
1265   void ftst();
1266 
1267   void fucomi(int i = 1);
1268   void fucomip(int i = 1);
1269 
1270   void fwait();
1271 
1272   void fxch(int i = 1);
1273 
1274   void fyl2x();
1275   void frndint();
1276   void f2xm1();
1277   void fldl2e();
1278 #endif // !_LP64
1279 
1280   void fxrstor(Address src);
1281   void xrstor(Address src);
1282 
1283   void fxsave(Address dst);
1284   void xsave(Address dst);
1285 
1286   void hlt();
1287 
1288   void idivl(Register src);
1289   void divl(Register src); // Unsigned division
1290 
1291 #ifdef _LP64
1292   void idivq(Register src);
1293 #endif
1294 
1295   void imull(Register src);
1296   void imull(Register dst, Register src);
1297   void imull(Register dst, Register src, int value);
1298   void imull(Register dst, Address src);
1299 
1300 #ifdef _LP64
1301   void imulq(Register dst, Register src);
1302   void imulq(Register dst, Register src, int value);
1303   void imulq(Register dst, Address src);
1304 #endif
1305 
1306   // jcc is the generic conditional branch generator to run-
1307   // time routines, jcc is used for branches to labels. jcc
1308   // takes a branch opcode (cc) and a label (L) and generates
1309   // either a backward branch or a forward branch and links it
1310   // to the label fixup chain. Usage:
1311   //
1312   // Label L;      // unbound label
1313   // jcc(cc, L);   // forward branch to unbound label
1314   // bind(L);      // bind label to the current pc
1315   // jcc(cc, L);   // backward branch to bound label
1316   // bind(L);      // illegal: a label may be bound only once
1317   //
1318   // Note: The same Label can be used for forward and backward branches
1319   // but it may be bound only once.
1320 
1321   void jcc(Condition cc, Label&amp; L, bool maybe_short = true);
1322 
1323   // Conditional jump to a 8-bit offset to L.
1324   // WARNING: be very careful using this for forward jumps.  If the label is
1325   // not bound within an 8-bit offset of this instruction, a run-time error
1326   // will occur.
1327 
1328   // Use macro to record file and line number.
1329   #define jccb(cc, L) jccb_0(cc, L, __FILE__, __LINE__)
1330 
1331   void jccb_0(Condition cc, Label&amp; L, const char* file, int line);
1332 
1333   void jmp(Address entry);    // pc &lt;- entry
1334 
1335   // Label operations &amp; relative jumps (PPUM Appendix D)
1336   void jmp(Label&amp; L, bool maybe_short = true);   // unconditional jump to L
1337 
1338   void jmp(Register entry); // pc &lt;- entry
1339 
1340   // Unconditional 8-bit offset jump to L.
1341   // WARNING: be very careful using this for forward jumps.  If the label is
1342   // not bound within an 8-bit offset of this instruction, a run-time error
1343   // will occur.
1344 
1345   // Use macro to record file and line number.
1346   #define jmpb(L) jmpb_0(L, __FILE__, __LINE__)
1347 
1348   void jmpb_0(Label&amp; L, const char* file, int line);
1349 
1350   void ldmxcsr( Address src );
1351 
1352   void leal(Register dst, Address src);
1353 
1354   void leaq(Register dst, Address src);
1355 
1356   void lfence();
1357 
1358   void lock();
1359 
1360   void lzcntl(Register dst, Register src);
1361 
1362 #ifdef _LP64
1363   void lzcntq(Register dst, Register src);
1364 #endif
1365 
1366   enum Membar_mask_bits {
1367     StoreStore = 1 &lt;&lt; 3,
1368     LoadStore  = 1 &lt;&lt; 2,
1369     StoreLoad  = 1 &lt;&lt; 1,
1370     LoadLoad   = 1 &lt;&lt; 0
1371   };
1372 
1373   // Serializes memory and blows flags
1374   void membar(Membar_mask_bits order_constraint) {
1375     // We only have to handle StoreLoad
1376     if (order_constraint &amp; StoreLoad) {
1377       // All usable chips support &quot;locked&quot; instructions which suffice
1378       // as barriers, and are much faster than the alternative of
1379       // using cpuid instruction. We use here a locked add [esp-C],0.
1380       // This is conveniently otherwise a no-op except for blowing
1381       // flags, and introducing a false dependency on target memory
1382       // location. We can&#39;t do anything with flags, but we can avoid
1383       // memory dependencies in the current method by locked-adding
1384       // somewhere else on the stack. Doing [esp+C] will collide with
1385       // something on stack in current method, hence we go for [esp-C].
1386       // It is convenient since it is almost always in data cache, for
1387       // any small C.  We need to step back from SP to avoid data
1388       // dependencies with other things on below SP (callee-saves, for
1389       // example). Without a clear way to figure out the minimal safe
1390       // distance from SP, it makes sense to step back the complete
1391       // cache line, as this will also avoid possible second-order effects
1392       // with locked ops against the cache line. Our choice of offset
1393       // is bounded by x86 operand encoding, which should stay within
1394       // [-128; +127] to have the 8-byte displacement encoding.
1395       //
1396       // Any change to this code may need to revisit other places in
1397       // the code where this idiom is used, in particular the
1398       // orderAccess code.
1399 
1400       int offset = -VM_Version::L1_line_size();
1401       if (offset &lt; -128) {
1402         offset = -128;
1403       }
1404 
1405       lock();
1406       addl(Address(rsp, offset), 0);// Assert the lock# signal here
1407     }
1408   }
1409 
1410   void mfence();
1411   void sfence();
1412 
1413   // Moves
1414 
1415   void mov64(Register dst, int64_t imm64);
1416 
1417   void movb(Address dst, Register src);
1418   void movb(Address dst, int imm8);
1419   void movb(Register dst, Address src);
1420 
1421   void movddup(XMMRegister dst, XMMRegister src);
1422 
1423   void kmovbl(KRegister dst, Register src);
1424   void kmovbl(Register dst, KRegister src);
1425   void kmovwl(KRegister dst, Register src);
1426   void kmovwl(KRegister dst, Address src);
1427   void kmovwl(Register dst, KRegister src);
1428   void kmovdl(KRegister dst, Register src);
1429   void kmovdl(Register dst, KRegister src);
1430   void kmovql(KRegister dst, KRegister src);
1431   void kmovql(Address dst, KRegister src);
1432   void kmovql(KRegister dst, Address src);
1433   void kmovql(KRegister dst, Register src);
1434   void kmovql(Register dst, KRegister src);
1435 
1436   void knotwl(KRegister dst, KRegister src);
1437 
1438   void kortestbl(KRegister dst, KRegister src);
1439   void kortestwl(KRegister dst, KRegister src);
1440   void kortestdl(KRegister dst, KRegister src);
1441   void kortestql(KRegister dst, KRegister src);
1442 
1443   void ktestq(KRegister src1, KRegister src2);
1444   void ktestd(KRegister src1, KRegister src2);
1445 
1446   void ktestql(KRegister dst, KRegister src);
1447 
1448   void movdl(XMMRegister dst, Register src);
1449   void movdl(Register dst, XMMRegister src);
1450   void movdl(XMMRegister dst, Address src);
1451   void movdl(Address dst, XMMRegister src);
1452 
1453   // Move Double Quadword
1454   void movdq(XMMRegister dst, Register src);
1455   void movdq(Register dst, XMMRegister src);
1456 
1457   // Move Aligned Double Quadword
1458   void movdqa(XMMRegister dst, XMMRegister src);
1459   void movdqa(XMMRegister dst, Address src);
1460 
1461   // Move Unaligned Double Quadword
1462   void movdqu(Address     dst, XMMRegister src);
1463   void movdqu(XMMRegister dst, Address src);
1464   void movdqu(XMMRegister dst, XMMRegister src);
1465 
1466   // Move Unaligned 256bit Vector
1467   void vmovdqu(Address dst, XMMRegister src);
1468   void vmovdqu(XMMRegister dst, Address src);
1469   void vmovdqu(XMMRegister dst, XMMRegister src);
1470 
1471    // Move Unaligned 512bit Vector
1472   void evmovdqub(Address dst, XMMRegister src, int vector_len);
1473   void evmovdqub(XMMRegister dst, Address src, int vector_len);
1474   void evmovdqub(XMMRegister dst, XMMRegister src, int vector_len);
1475   void evmovdqub(XMMRegister dst, KRegister mask, Address src, int vector_len);
1476   void evmovdquw(Address dst, XMMRegister src, int vector_len);
1477   void evmovdquw(Address dst, KRegister mask, XMMRegister src, int vector_len);
1478   void evmovdquw(XMMRegister dst, Address src, int vector_len);
1479   void evmovdquw(XMMRegister dst, KRegister mask, Address src, int vector_len);
1480   void evmovdqul(Address dst, XMMRegister src, int vector_len);
1481   void evmovdqul(XMMRegister dst, Address src, int vector_len);
1482   void evmovdqul(XMMRegister dst, XMMRegister src, int vector_len);
1483   void evmovdquq(Address dst, XMMRegister src, int vector_len);
1484   void evmovdquq(XMMRegister dst, Address src, int vector_len);
1485   void evmovdquq(XMMRegister dst, XMMRegister src, int vector_len);
1486 
1487   // Move lower 64bit to high 64bit in 128bit register
1488   void movlhps(XMMRegister dst, XMMRegister src);
1489 
1490   void movl(Register dst, int32_t imm32);
1491   void movl(Address dst, int32_t imm32);
1492   void movl(Register dst, Register src);
1493   void movl(Register dst, Address src);
1494   void movl(Address dst, Register src);
1495 
1496   // These dummies prevent using movl from converting a zero (like NULL) into Register
1497   // by giving the compiler two choices it can&#39;t resolve
1498 
1499   void movl(Address  dst, void* junk);
1500   void movl(Register dst, void* junk);
1501 
1502 #ifdef _LP64
1503   void movq(Register dst, Register src);
1504   void movq(Register dst, Address src);
1505   void movq(Address  dst, Register src);
1506 #endif
1507 
1508   void movq(Address     dst, MMXRegister src );
1509   void movq(MMXRegister dst, Address src );
1510 
1511 #ifdef _LP64
1512   // These dummies prevent using movq from converting a zero (like NULL) into Register
1513   // by giving the compiler two choices it can&#39;t resolve
1514 
1515   void movq(Address  dst, void* dummy);
1516   void movq(Register dst, void* dummy);
1517 #endif
1518 
1519   // Move Quadword
1520   void movq(Address     dst, XMMRegister src);
1521   void movq(XMMRegister dst, Address src);
1522 
1523   void movsbl(Register dst, Address src);
1524   void movsbl(Register dst, Register src);
1525 
1526 #ifdef _LP64
1527   void movsbq(Register dst, Address src);
1528   void movsbq(Register dst, Register src);
1529 
1530   // Move signed 32bit immediate to 64bit extending sign
1531   void movslq(Address  dst, int32_t imm64);
1532   void movslq(Register dst, int32_t imm64);
1533 
1534   void movslq(Register dst, Address src);
1535   void movslq(Register dst, Register src);
1536   void movslq(Register dst, void* src); // Dummy declaration to cause NULL to be ambiguous
1537 #endif
1538 
1539   void movswl(Register dst, Address src);
1540   void movswl(Register dst, Register src);
1541 
1542 #ifdef _LP64
1543   void movswq(Register dst, Address src);
1544   void movswq(Register dst, Register src);
1545 #endif
1546 
1547   void movw(Address dst, int imm16);
1548   void movw(Register dst, Address src);
1549   void movw(Address dst, Register src);
1550 
1551   void movzbl(Register dst, Address src);
1552   void movzbl(Register dst, Register src);
1553 
1554 #ifdef _LP64
1555   void movzbq(Register dst, Address src);
1556   void movzbq(Register dst, Register src);
1557 #endif
1558 
1559   void movzwl(Register dst, Address src);
1560   void movzwl(Register dst, Register src);
1561 
1562 #ifdef _LP64
1563   void movzwq(Register dst, Address src);
1564   void movzwq(Register dst, Register src);
1565 #endif
1566 
1567   // Unsigned multiply with RAX destination register
1568   void mull(Address src);
1569   void mull(Register src);
1570 
1571 #ifdef _LP64
1572   void mulq(Address src);
1573   void mulq(Register src);
1574   void mulxq(Register dst1, Register dst2, Register src);
1575 #endif
1576 
1577   // Multiply Scalar Double-Precision Floating-Point Values
1578   void mulsd(XMMRegister dst, Address src);
1579   void mulsd(XMMRegister dst, XMMRegister src);
1580 
1581   // Multiply Scalar Single-Precision Floating-Point Values
1582   void mulss(XMMRegister dst, Address src);
1583   void mulss(XMMRegister dst, XMMRegister src);
1584 
1585   void negl(Register dst);
1586 
1587 #ifdef _LP64
1588   void negq(Register dst);
1589 #endif
1590 
1591   void nop(int i = 1);
1592 
1593   void notl(Register dst);
1594 
1595 #ifdef _LP64
1596   void notq(Register dst);
1597 
1598   void btsq(Address dst, int imm8);
1599   void btrq(Address dst, int imm8);
1600 #endif
1601 
1602   void orl(Address dst, int32_t imm32);
1603   void orl(Register dst, int32_t imm32);
1604   void orl(Register dst, Address src);
1605   void orl(Register dst, Register src);
1606   void orl(Address dst, Register src);
1607 
1608   void orb(Address dst, int imm8);
1609 
1610   void orq(Address dst, int32_t imm32);
1611   void orq(Register dst, int32_t imm32);
1612   void orq(Register dst, Address src);
1613   void orq(Register dst, Register src);
1614 
1615   // Pack with unsigned saturation
1616   void packuswb(XMMRegister dst, XMMRegister src);
1617   void packuswb(XMMRegister dst, Address src);
1618   void vpackuswb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1619 
1620   // Pemutation of 64bit words
1621   void vpermq(XMMRegister dst, XMMRegister src, int imm8, int vector_len);
1622   void vpermq(XMMRegister dst, XMMRegister src, int imm8);
1623   void vpermq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1624   void vperm2i128(XMMRegister dst,  XMMRegister nds, XMMRegister src, int imm8);
1625   void vperm2f128(XMMRegister dst, XMMRegister nds, XMMRegister src, int imm8);
1626   void evpermi2q(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1627 
1628   void pause();
1629 
1630   // Undefined Instruction
1631   void ud2();
1632 
1633   // SSE4.2 string instructions
1634   void pcmpestri(XMMRegister xmm1, XMMRegister xmm2, int imm8);
1635   void pcmpestri(XMMRegister xmm1, Address src, int imm8);
1636 
1637   void pcmpeqb(XMMRegister dst, XMMRegister src);
1638   void vpcmpeqb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1639   void evpcmpeqb(KRegister kdst, XMMRegister nds, XMMRegister src, int vector_len);
1640   void evpcmpeqb(KRegister kdst, XMMRegister nds, Address src, int vector_len);
1641   void evpcmpeqb(KRegister kdst, KRegister mask, XMMRegister nds, Address src, int vector_len);
1642 
1643   void evpcmpgtb(KRegister kdst, XMMRegister nds, Address src, int vector_len);
1644   void evpcmpgtb(KRegister kdst, KRegister mask, XMMRegister nds, Address src, int vector_len);
1645 
1646   void evpcmpuw(KRegister kdst, XMMRegister nds, XMMRegister src, ComparisonPredicate vcc, int vector_len);
1647   void evpcmpuw(KRegister kdst, KRegister mask, XMMRegister nds, XMMRegister src, ComparisonPredicate of, int vector_len);
1648   void evpcmpuw(KRegister kdst, XMMRegister nds, Address src, ComparisonPredicate vcc, int vector_len);
1649 
1650   void pcmpeqw(XMMRegister dst, XMMRegister src);
1651   void vpcmpeqw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1652   void evpcmpeqw(KRegister kdst, XMMRegister nds, XMMRegister src, int vector_len);
1653   void evpcmpeqw(KRegister kdst, XMMRegister nds, Address src, int vector_len);
1654 
1655   void pcmpeqd(XMMRegister dst, XMMRegister src);
1656   void vpcmpeqd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1657   void evpcmpeqd(KRegister kdst, XMMRegister nds, XMMRegister src, int vector_len);
1658   void evpcmpeqd(KRegister kdst, XMMRegister nds, Address src, int vector_len);
1659 
1660   void pcmpeqq(XMMRegister dst, XMMRegister src);
1661   void vpcmpeqq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1662   void evpcmpeqq(KRegister kdst, XMMRegister nds, XMMRegister src, int vector_len);
1663   void evpcmpeqq(KRegister kdst, XMMRegister nds, Address src, int vector_len);
1664 
1665   void pmovmskb(Register dst, XMMRegister src);
1666   void vpmovmskb(Register dst, XMMRegister src);
1667 
1668   // SSE 4.1 extract
1669   void pextrd(Register dst, XMMRegister src, int imm8);
1670   void pextrq(Register dst, XMMRegister src, int imm8);
1671   void pextrd(Address dst, XMMRegister src, int imm8);
1672   void pextrq(Address dst, XMMRegister src, int imm8);
1673   void pextrb(Address dst, XMMRegister src, int imm8);
1674   // SSE 2 extract
1675   void pextrw(Register dst, XMMRegister src, int imm8);
1676   void pextrw(Address dst, XMMRegister src, int imm8);
1677 
1678   // SSE 4.1 insert
1679   void pinsrd(XMMRegister dst, Register src, int imm8);
1680   void pinsrq(XMMRegister dst, Register src, int imm8);
1681   void pinsrd(XMMRegister dst, Address src, int imm8);
1682   void pinsrq(XMMRegister dst, Address src, int imm8);
1683   void pinsrb(XMMRegister dst, Address src, int imm8);
1684   // SSE 2 insert
1685   void pinsrw(XMMRegister dst, Register src, int imm8);
1686   void pinsrw(XMMRegister dst, Address src, int imm8);
1687 
1688   // SSE4.1 packed move
1689   void pmovzxbw(XMMRegister dst, XMMRegister src);
1690   void pmovzxbw(XMMRegister dst, Address src);
1691 
1692   void vpmovzxbw( XMMRegister dst, Address src, int vector_len);
1693   void vpmovzxbw(XMMRegister dst, XMMRegister src, int vector_len);
1694   void evpmovzxbw(XMMRegister dst, KRegister mask, Address src, int vector_len);
1695 
1696   void evpmovwb(Address dst, XMMRegister src, int vector_len);
1697   void evpmovwb(Address dst, KRegister mask, XMMRegister src, int vector_len);
1698 
1699   void vpmovzxwd(XMMRegister dst, XMMRegister src, int vector_len);
1700 
1701   void evpmovdb(Address dst, XMMRegister src, int vector_len);
1702 
1703   // Sign extend moves
1704   void pmovsxbw(XMMRegister dst, XMMRegister src);
1705   void vpmovsxbw(XMMRegister dst, XMMRegister src, int vector_len);
1706 
1707   // Multiply add
1708   void pmaddwd(XMMRegister dst, XMMRegister src);
1709   void vpmaddwd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1710   // Multiply add accumulate
1711   void evpdpwssd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1712 
1713 #ifndef _LP64 // no 32bit push/pop on amd64
1714   void popl(Address dst);
1715 #endif
1716 
1717 #ifdef _LP64
1718   void popq(Address dst);
1719 #endif
1720 
1721   void popcntl(Register dst, Address src);
1722   void popcntl(Register dst, Register src);
1723 
1724   void vpopcntd(XMMRegister dst, XMMRegister src, int vector_len);
1725 
1726 #ifdef _LP64
1727   void popcntq(Register dst, Address src);
1728   void popcntq(Register dst, Register src);
1729 #endif
1730 
1731   // Prefetches (SSE, SSE2, 3DNOW only)
1732 
1733   void prefetchnta(Address src);
1734   void prefetchr(Address src);
1735   void prefetcht0(Address src);
1736   void prefetcht1(Address src);
1737   void prefetcht2(Address src);
1738   void prefetchw(Address src);
1739 
1740   // Shuffle Bytes
1741   void pshufb(XMMRegister dst, XMMRegister src);
1742   void pshufb(XMMRegister dst, Address src);
1743   void vpshufb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1744 
1745   // Shuffle Packed Doublewords
1746   void pshufd(XMMRegister dst, XMMRegister src, int mode);
1747   void pshufd(XMMRegister dst, Address src,     int mode);
1748   void vpshufd(XMMRegister dst, XMMRegister src, int mode, int vector_len);
1749 
1750   // Shuffle Packed Low Words
1751   void pshuflw(XMMRegister dst, XMMRegister src, int mode);
1752   void pshuflw(XMMRegister dst, Address src,     int mode);
1753 
1754   // Shuffle packed values at 128 bit granularity
1755   void evshufi64x2(XMMRegister dst, XMMRegister nds, XMMRegister src, int imm8, int vector_len);
1756 
1757   // Shift Right by bytes Logical DoubleQuadword Immediate
1758   void psrldq(XMMRegister dst, int shift);
1759   // Shift Left by bytes Logical DoubleQuadword Immediate
1760   void pslldq(XMMRegister dst, int shift);
1761 
1762   // Logical Compare 128bit
1763   void ptest(XMMRegister dst, XMMRegister src);
1764   void ptest(XMMRegister dst, Address src);
1765   // Logical Compare 256bit
1766   void vptest(XMMRegister dst, XMMRegister src);
1767   void vptest(XMMRegister dst, Address src);
1768 
1769   // Interleave Low Bytes
1770   void punpcklbw(XMMRegister dst, XMMRegister src);
1771   void punpcklbw(XMMRegister dst, Address src);
1772 
1773   // Interleave Low Doublewords
1774   void punpckldq(XMMRegister dst, XMMRegister src);
1775   void punpckldq(XMMRegister dst, Address src);
1776 
1777   // Interleave Low Quadwords
1778   void punpcklqdq(XMMRegister dst, XMMRegister src);
1779 
1780 #ifndef _LP64 // no 32bit push/pop on amd64
1781   void pushl(Address src);
1782 #endif
1783 
1784   void pushq(Address src);
1785 
1786   void rcll(Register dst, int imm8);
1787 
1788   void rclq(Register dst, int imm8);
1789 
1790   void rcrq(Register dst, int imm8);
1791 
1792   void rcpps(XMMRegister dst, XMMRegister src);
1793 
1794   void rcpss(XMMRegister dst, XMMRegister src);
1795 
1796   void rdtsc();
1797 
1798   void ret(int imm16);
1799 
1800 #ifdef _LP64
1801   void rorq(Register dst, int imm8);
1802   void rorxq(Register dst, Register src, int imm8);
1803   void rorxd(Register dst, Register src, int imm8);
1804 #endif
1805 
1806   void sahf();
1807 
1808   void sarl(Register dst, int imm8);
1809   void sarl(Register dst);
1810 
1811   void sarq(Register dst, int imm8);
1812   void sarq(Register dst);
1813 
1814   void sbbl(Address dst, int32_t imm32);
1815   void sbbl(Register dst, int32_t imm32);
1816   void sbbl(Register dst, Address src);
1817   void sbbl(Register dst, Register src);
1818 
1819   void sbbq(Address dst, int32_t imm32);
1820   void sbbq(Register dst, int32_t imm32);
1821   void sbbq(Register dst, Address src);
1822   void sbbq(Register dst, Register src);
1823 
1824   void setb(Condition cc, Register dst);
1825 
1826   void palignr(XMMRegister dst, XMMRegister src, int imm8);
1827   void vpalignr(XMMRegister dst, XMMRegister src1, XMMRegister src2, int imm8, int vector_len);
1828   void evalignq(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8);
1829 
1830   void pblendw(XMMRegister dst, XMMRegister src, int imm8);
1831 
1832   void sha1rnds4(XMMRegister dst, XMMRegister src, int imm8);
1833   void sha1nexte(XMMRegister dst, XMMRegister src);
1834   void sha1msg1(XMMRegister dst, XMMRegister src);
1835   void sha1msg2(XMMRegister dst, XMMRegister src);
1836   // xmm0 is implicit additional source to the following instruction.
1837   void sha256rnds2(XMMRegister dst, XMMRegister src);
1838   void sha256msg1(XMMRegister dst, XMMRegister src);
1839   void sha256msg2(XMMRegister dst, XMMRegister src);
1840 
1841   void shldl(Register dst, Register src);
1842   void shldl(Register dst, Register src, int8_t imm8);
1843   void shrdl(Register dst, Register src);
1844   void shrdl(Register dst, Register src, int8_t imm8);
1845 
1846   void shll(Register dst, int imm8);
1847   void shll(Register dst);
1848 
1849   void shlq(Register dst, int imm8);
1850   void shlq(Register dst);
1851 
1852   void shrl(Register dst, int imm8);
1853   void shrl(Register dst);
1854 
1855   void shrq(Register dst, int imm8);
1856   void shrq(Register dst);
1857 
1858   void smovl(); // QQQ generic?
1859 
1860   // Compute Square Root of Scalar Double-Precision Floating-Point Value
1861   void sqrtsd(XMMRegister dst, Address src);
1862   void sqrtsd(XMMRegister dst, XMMRegister src);
1863 
1864   void roundsd(XMMRegister dst, Address src, int32_t rmode);
1865   void roundsd(XMMRegister dst, XMMRegister src, int32_t rmode);
1866 
1867   // Compute Square Root of Scalar Single-Precision Floating-Point Value
1868   void sqrtss(XMMRegister dst, Address src);
1869   void sqrtss(XMMRegister dst, XMMRegister src);
1870 
1871   void std();
1872 
1873   void stmxcsr( Address dst );
1874 
1875   void subl(Address dst, int32_t imm32);
1876   void subl(Address dst, Register src);
1877   void subl(Register dst, int32_t imm32);
1878   void subl(Register dst, Address src);
1879   void subl(Register dst, Register src);
1880 
1881   void subq(Address dst, int32_t imm32);
1882   void subq(Address dst, Register src);
1883   void subq(Register dst, int32_t imm32);
1884   void subq(Register dst, Address src);
1885   void subq(Register dst, Register src);
1886 
1887   // Force generation of a 4 byte immediate value even if it fits into 8bit
1888   void subl_imm32(Register dst, int32_t imm32);
1889   void subq_imm32(Register dst, int32_t imm32);
1890 
1891   // Subtract Scalar Double-Precision Floating-Point Values
1892   void subsd(XMMRegister dst, Address src);
1893   void subsd(XMMRegister dst, XMMRegister src);
1894 
1895   // Subtract Scalar Single-Precision Floating-Point Values
1896   void subss(XMMRegister dst, Address src);
1897   void subss(XMMRegister dst, XMMRegister src);
1898 
1899   void testb(Register dst, int imm8);
1900   void testb(Address dst, int imm8);
1901 
1902   void testl(Register dst, int32_t imm32);
1903   void testl(Register dst, Register src);
1904   void testl(Register dst, Address src);
1905 
1906   void testq(Register dst, int32_t imm32);
1907   void testq(Register dst, Register src);
1908   void testq(Register dst, Address src);
1909 
1910   // BMI - count trailing zeros
1911   void tzcntl(Register dst, Register src);
1912   void tzcntq(Register dst, Register src);
1913 
1914   // Unordered Compare Scalar Double-Precision Floating-Point Values and set EFLAGS
1915   void ucomisd(XMMRegister dst, Address src);
1916   void ucomisd(XMMRegister dst, XMMRegister src);
1917 
1918   // Unordered Compare Scalar Single-Precision Floating-Point Values and set EFLAGS
1919   void ucomiss(XMMRegister dst, Address src);
1920   void ucomiss(XMMRegister dst, XMMRegister src);
1921 
1922   void xabort(int8_t imm8);
1923 
1924   void xaddb(Address dst, Register src);
1925   void xaddw(Address dst, Register src);
1926   void xaddl(Address dst, Register src);
1927   void xaddq(Address dst, Register src);
1928 
1929   void xbegin(Label&amp; abort, relocInfo::relocType rtype = relocInfo::none);
1930 
1931   void xchgb(Register reg, Address adr);
1932   void xchgw(Register reg, Address adr);
1933   void xchgl(Register reg, Address adr);
1934   void xchgl(Register dst, Register src);
1935 
1936   void xchgq(Register reg, Address adr);
1937   void xchgq(Register dst, Register src);
1938 
1939   void xend();
1940 
1941   // Get Value of Extended Control Register
1942   void xgetbv();
1943 
1944   void xorl(Register dst, int32_t imm32);
1945   void xorl(Register dst, Address src);
1946   void xorl(Register dst, Register src);
1947 
1948   void xorb(Register dst, Address src);
1949 
1950   void xorq(Register dst, Address src);
1951   void xorq(Register dst, Register src);
1952 
1953   void set_byte_if_not_zero(Register dst); // sets reg to 1 if not zero, otherwise 0
1954 
1955   // AVX 3-operands scalar instructions (encoded with VEX prefix)
1956 
1957   void vaddsd(XMMRegister dst, XMMRegister nds, Address src);
1958   void vaddsd(XMMRegister dst, XMMRegister nds, XMMRegister src);
1959   void vaddss(XMMRegister dst, XMMRegister nds, Address src);
1960   void vaddss(XMMRegister dst, XMMRegister nds, XMMRegister src);
1961   void vdivsd(XMMRegister dst, XMMRegister nds, Address src);
1962   void vdivsd(XMMRegister dst, XMMRegister nds, XMMRegister src);
1963   void vdivss(XMMRegister dst, XMMRegister nds, Address src);
1964   void vdivss(XMMRegister dst, XMMRegister nds, XMMRegister src);
1965   void vfmadd231sd(XMMRegister dst, XMMRegister nds, XMMRegister src);
1966   void vfmadd231ss(XMMRegister dst, XMMRegister nds, XMMRegister src);
1967   void vmulsd(XMMRegister dst, XMMRegister nds, Address src);
1968   void vmulsd(XMMRegister dst, XMMRegister nds, XMMRegister src);
1969   void vmulss(XMMRegister dst, XMMRegister nds, Address src);
1970   void vmulss(XMMRegister dst, XMMRegister nds, XMMRegister src);
1971   void vsubsd(XMMRegister dst, XMMRegister nds, Address src);
1972   void vsubsd(XMMRegister dst, XMMRegister nds, XMMRegister src);
1973   void vsubss(XMMRegister dst, XMMRegister nds, Address src);
1974   void vsubss(XMMRegister dst, XMMRegister nds, XMMRegister src);
1975 
1976   void vmaxss(XMMRegister dst, XMMRegister nds, XMMRegister src);
1977   void vmaxsd(XMMRegister dst, XMMRegister nds, XMMRegister src);
1978   void vminss(XMMRegister dst, XMMRegister nds, XMMRegister src);
1979   void vminsd(XMMRegister dst, XMMRegister nds, XMMRegister src);
1980 
1981   void shlxl(Register dst, Register src1, Register src2);
1982   void shlxq(Register dst, Register src1, Register src2);
1983 
1984   //====================VECTOR ARITHMETIC=====================================
1985 
1986   // Add Packed Floating-Point Values
1987   void addpd(XMMRegister dst, XMMRegister src);
1988   void addpd(XMMRegister dst, Address src);
1989   void addps(XMMRegister dst, XMMRegister src);
1990   void vaddpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1991   void vaddps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1992   void vaddpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
1993   void vaddps(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
1994 
1995   // Subtract Packed Floating-Point Values
1996   void subpd(XMMRegister dst, XMMRegister src);
1997   void subps(XMMRegister dst, XMMRegister src);
1998   void vsubpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1999   void vsubps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2000   void vsubpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2001   void vsubps(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2002 
2003   // Multiply Packed Floating-Point Values
2004   void mulpd(XMMRegister dst, XMMRegister src);
2005   void mulpd(XMMRegister dst, Address src);
2006   void mulps(XMMRegister dst, XMMRegister src);
2007   void vmulpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2008   void vmulps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2009   void vmulpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2010   void vmulps(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2011 
2012   void vfmadd231pd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2013   void vfmadd231ps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2014   void vfmadd231pd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2015   void vfmadd231ps(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2016 
2017   // Divide Packed Floating-Point Values
2018   void divpd(XMMRegister dst, XMMRegister src);
2019   void divps(XMMRegister dst, XMMRegister src);
2020   void vdivpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2021   void vdivps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2022   void vdivpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2023   void vdivps(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2024 
2025   // Sqrt Packed Floating-Point Values
2026   void vsqrtpd(XMMRegister dst, XMMRegister src, int vector_len);
2027   void vsqrtpd(XMMRegister dst, Address src, int vector_len);
2028   void vsqrtps(XMMRegister dst, XMMRegister src, int vector_len);
2029   void vsqrtps(XMMRegister dst, Address src, int vector_len);
2030 
2031   // Round Packed Double precision value.
2032   void vroundpd(XMMRegister dst, XMMRegister src, int32_t rmode, int vector_len);
2033   void vroundpd(XMMRegister dst, Address src, int32_t rmode, int vector_len);
2034   void vrndscalepd(XMMRegister dst,  XMMRegister src,  int32_t rmode, int vector_len);
2035   void vrndscalepd(XMMRegister dst, Address src, int32_t rmode, int vector_len);
2036 
2037   // Bitwise Logical AND of Packed Floating-Point Values
2038   void andpd(XMMRegister dst, XMMRegister src);
2039   void andps(XMMRegister dst, XMMRegister src);
2040   void vandpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2041   void vandps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2042   void vandpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2043   void vandps(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2044 
2045   void unpckhpd(XMMRegister dst, XMMRegister src);
2046   void unpcklpd(XMMRegister dst, XMMRegister src);
2047 
2048   // Bitwise Logical XOR of Packed Floating-Point Values
2049   void xorpd(XMMRegister dst, XMMRegister src);
2050   void xorps(XMMRegister dst, XMMRegister src);
2051   void vxorpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2052   void vxorps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2053   void vxorpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2054   void vxorps(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2055 
2056   // Add horizontal packed integers
2057   void vphaddw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2058   void vphaddd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2059   void phaddw(XMMRegister dst, XMMRegister src);
2060   void phaddd(XMMRegister dst, XMMRegister src);
2061 
2062   // Add packed integers
2063   void paddb(XMMRegister dst, XMMRegister src);
2064   void paddw(XMMRegister dst, XMMRegister src);
2065   void paddd(XMMRegister dst, XMMRegister src);
2066   void paddd(XMMRegister dst, Address src);
2067   void paddq(XMMRegister dst, XMMRegister src);
2068   void vpaddb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2069   void vpaddw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2070   void vpaddd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2071   void vpaddq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2072   void vpaddb(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2073   void vpaddw(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2074   void vpaddd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2075   void vpaddq(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2076 
2077   // Sub packed integers
2078   void psubb(XMMRegister dst, XMMRegister src);
2079   void psubw(XMMRegister dst, XMMRegister src);
2080   void psubd(XMMRegister dst, XMMRegister src);
2081   void psubq(XMMRegister dst, XMMRegister src);
2082   void vpsubb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2083   void vpsubw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2084   void vpsubd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2085   void vpsubq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2086   void vpsubb(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2087   void vpsubw(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2088   void vpsubd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2089   void vpsubq(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2090 
2091   // Multiply packed integers (only shorts and ints)
2092   void pmullw(XMMRegister dst, XMMRegister src);
2093   void pmulld(XMMRegister dst, XMMRegister src);
2094   void vpmullw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2095   void vpmulld(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2096   void vpmullq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2097   void vpmullw(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2098   void vpmulld(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2099   void vpmullq(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2100 
2101   // Shift left packed integers
2102   void psllw(XMMRegister dst, int shift);
2103   void pslld(XMMRegister dst, int shift);
2104   void psllq(XMMRegister dst, int shift);
2105   void psllw(XMMRegister dst, XMMRegister shift);
2106   void pslld(XMMRegister dst, XMMRegister shift);
2107   void psllq(XMMRegister dst, XMMRegister shift);
2108   void vpsllw(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2109   void vpslld(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2110   void vpsllq(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2111   void vpsllw(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2112   void vpslld(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2113   void vpsllq(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2114   void vpslldq(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2115 
2116   // Logical shift right packed integers
2117   void psrlw(XMMRegister dst, int shift);
2118   void psrld(XMMRegister dst, int shift);
2119   void psrlq(XMMRegister dst, int shift);
2120   void psrlw(XMMRegister dst, XMMRegister shift);
2121   void psrld(XMMRegister dst, XMMRegister shift);
2122   void psrlq(XMMRegister dst, XMMRegister shift);
2123   void vpsrlw(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2124   void vpsrld(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2125   void vpsrlq(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2126   void vpsrlw(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2127   void vpsrld(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2128   void vpsrlq(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2129   void vpsrldq(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2130   void evpsrlvw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2131   void evpsllvw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2132 
2133   // Arithmetic shift right packed integers (only shorts and ints, no instructions for longs)
2134   void psraw(XMMRegister dst, int shift);
2135   void psrad(XMMRegister dst, int shift);
2136   void psraw(XMMRegister dst, XMMRegister shift);
2137   void psrad(XMMRegister dst, XMMRegister shift);
2138   void vpsraw(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2139   void vpsrad(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2140   void vpsraw(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2141   void vpsrad(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2142   void evpsraq(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2143   void evpsraq(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2144 
2145   void vpshldvd(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2146   void vpshrdvd(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2147 
2148   // And packed integers
2149   void pand(XMMRegister dst, XMMRegister src);
2150   void vpand(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2151   void vpand(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2152   void vpandq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2153 
2154   // Andn packed integers
2155   void pandn(XMMRegister dst, XMMRegister src);
2156   void vpandn(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2157 
2158   // Or packed integers
2159   void por(XMMRegister dst, XMMRegister src);
2160   void vpor(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2161   void vpor(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2162   void vporq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2163 
2164   // Xor packed integers
2165   void pxor(XMMRegister dst, XMMRegister src);
2166   void vpxor(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2167   void vpxor(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2168   void evpxorq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2169   void evpxorq(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2170 
2171 
2172   // vinserti forms
2173   void vinserti128(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8);
2174   void vinserti128(XMMRegister dst, XMMRegister nds, Address src, uint8_t imm8);
2175   void vinserti32x4(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8);
2176   void vinserti32x4(XMMRegister dst, XMMRegister nds, Address src, uint8_t imm8);
2177   void vinserti64x4(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8);
2178 
2179   // vinsertf forms
2180   void vinsertf128(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8);
2181   void vinsertf128(XMMRegister dst, XMMRegister nds, Address src, uint8_t imm8);
2182   void vinsertf32x4(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8);
2183   void vinsertf32x4(XMMRegister dst, XMMRegister nds, Address src, uint8_t imm8);
2184   void vinsertf64x4(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8);
2185   void vinsertf64x4(XMMRegister dst, XMMRegister nds, Address src, uint8_t imm8);
2186 
2187   // vextracti forms
2188   void vextracti128(XMMRegister dst, XMMRegister src, uint8_t imm8);
2189   void vextracti128(Address dst, XMMRegister src, uint8_t imm8);
2190   void vextracti32x4(XMMRegister dst, XMMRegister src, uint8_t imm8);
2191   void vextracti32x4(Address dst, XMMRegister src, uint8_t imm8);
2192   void vextracti64x2(XMMRegister dst, XMMRegister src, uint8_t imm8);
2193   void vextracti64x4(XMMRegister dst, XMMRegister src, uint8_t imm8);
2194   void vextracti64x4(Address dst, XMMRegister src, uint8_t imm8);
2195 
2196   // vextractf forms
2197   void vextractf128(XMMRegister dst, XMMRegister src, uint8_t imm8);
2198   void vextractf128(Address dst, XMMRegister src, uint8_t imm8);
2199   void vextractf32x4(XMMRegister dst, XMMRegister src, uint8_t imm8);
2200   void vextractf32x4(Address dst, XMMRegister src, uint8_t imm8);
2201   void vextractf64x2(XMMRegister dst, XMMRegister src, uint8_t imm8);
2202   void vextractf64x4(XMMRegister dst, XMMRegister src, uint8_t imm8);
2203   void vextractf64x4(Address dst, XMMRegister src, uint8_t imm8);
2204 
2205   // xmm/mem sourced byte/word/dword/qword replicate
2206   void vpbroadcastb(XMMRegister dst, XMMRegister src, int vector_len);
2207   void vpbroadcastb(XMMRegister dst, Address src, int vector_len);
2208   void vpbroadcastw(XMMRegister dst, XMMRegister src, int vector_len);
2209   void vpbroadcastw(XMMRegister dst, Address src, int vector_len);
2210   void vpbroadcastd(XMMRegister dst, XMMRegister src, int vector_len);
2211   void vpbroadcastd(XMMRegister dst, Address src, int vector_len);
2212   void vpbroadcastq(XMMRegister dst, XMMRegister src, int vector_len);
2213   void vpbroadcastq(XMMRegister dst, Address src, int vector_len);
2214 
2215   void evbroadcasti64x2(XMMRegister dst, XMMRegister src, int vector_len);
2216   void evbroadcasti64x2(XMMRegister dst, Address src, int vector_len);
2217 
2218   // scalar single/double precision replicate
2219   void vbroadcastss(XMMRegister dst, XMMRegister src, int vector_len);
2220   void vbroadcastss(XMMRegister dst, Address src, int vector_len);
2221   void vbroadcastsd(XMMRegister dst, XMMRegister src, int vector_len);
2222   void vbroadcastsd(XMMRegister dst, Address src, int vector_len);
2223 
2224   // gpr sourced byte/word/dword/qword replicate
2225   void evpbroadcastb(XMMRegister dst, Register src, int vector_len);
2226   void evpbroadcastw(XMMRegister dst, Register src, int vector_len);
2227   void evpbroadcastd(XMMRegister dst, Register src, int vector_len);
2228   void evpbroadcastq(XMMRegister dst, Register src, int vector_len);
2229 
2230   void evpgatherdd(XMMRegister dst, KRegister k1, Address src, int vector_len);
2231 
2232   // Carry-Less Multiplication Quadword
2233   void pclmulqdq(XMMRegister dst, XMMRegister src, int mask);
2234   void vpclmulqdq(XMMRegister dst, XMMRegister nds, XMMRegister src, int mask);
2235   void evpclmulqdq(XMMRegister dst, XMMRegister nds, XMMRegister src, int mask, int vector_len);
2236   // AVX instruction which is used to clear upper 128 bits of YMM registers and
2237   // to avoid transaction penalty between AVX and SSE states. There is no
2238   // penalty if legacy SSE instructions are encoded using VEX prefix because
2239   // they always clear upper 128 bits. It should be used before calling
2240   // runtime code and native libraries.
2241   void vzeroupper();
2242 
2243   // AVX support for vectorized conditional move (float/double). The following two instructions used only coupled.
2244   void cmppd(XMMRegister dst, XMMRegister nds, XMMRegister src, int cop, int vector_len);
2245   void blendvpd(XMMRegister dst, XMMRegister nds, XMMRegister src1, XMMRegister src2, int vector_len);
2246   void cmpps(XMMRegister dst, XMMRegister nds, XMMRegister src, int cop, int vector_len);
2247   void blendvps(XMMRegister dst, XMMRegister nds, XMMRegister src1, XMMRegister src2, int vector_len);
2248   void vpblendd(XMMRegister dst, XMMRegister nds, XMMRegister src, int imm8, int vector_len);
2249 
2250  protected:
2251   // Next instructions require address alignment 16 bytes SSE mode.
2252   // They should be called only from corresponding MacroAssembler instructions.
2253   void andpd(XMMRegister dst, Address src);
2254   void andps(XMMRegister dst, Address src);
2255   void xorpd(XMMRegister dst, Address src);
2256   void xorps(XMMRegister dst, Address src);
2257 
2258 };
2259 
2260 // The Intel x86/Amd64 Assembler attributes: All fields enclosed here are to guide encoding level decisions.
2261 // Specific set functions are for specialized use, else defaults or whatever was supplied to object construction
2262 // are applied.
2263 class InstructionAttr {
2264 public:
2265   InstructionAttr(
2266     int vector_len,     // The length of vector to be applied in encoding - for both AVX and EVEX
2267     bool rex_vex_w,     // Width of data: if 32-bits or less, false, else if 64-bit or specially defined, true
2268     bool legacy_mode,   // Details if either this instruction is conditionally encoded to AVX or earlier if true else possibly EVEX
2269     bool no_reg_mask,   // when true, k0 is used when EVEX encoding is chosen, else embedded_opmask_register_specifier is used
2270     bool uses_vl)       // This instruction may have legacy constraints based on vector length for EVEX
2271     :
2272       _avx_vector_len(vector_len),
2273       _rex_vex_w(rex_vex_w),
2274       _rex_vex_w_reverted(false),
2275       _legacy_mode(legacy_mode),
2276       _no_reg_mask(no_reg_mask),
2277       _uses_vl(uses_vl),
2278       _tuple_type(Assembler::EVEX_ETUP),
2279       _input_size_in_bits(Assembler::EVEX_NObit),
2280       _is_evex_instruction(false),
2281       _evex_encoding(0),
2282       _is_clear_context(true),
2283       _is_extended_context(false),
2284       _embedded_opmask_register_specifier(0), // hard code k0
2285       _current_assembler(NULL) {
2286     if (UseAVX &lt; 3) _legacy_mode = true;
2287   }
2288 
2289   ~InstructionAttr() {
2290     if (_current_assembler != NULL) {
2291       _current_assembler-&gt;clear_attributes();
2292     }
2293     _current_assembler = NULL;
2294   }
2295 
2296 private:
2297   int  _avx_vector_len;
2298   bool _rex_vex_w;
2299   bool _rex_vex_w_reverted;
2300   bool _legacy_mode;
2301   bool _no_reg_mask;
2302   bool _uses_vl;
2303   int  _tuple_type;
2304   int  _input_size_in_bits;
2305   bool _is_evex_instruction;
2306   int  _evex_encoding;
2307   bool _is_clear_context;
2308   bool _is_extended_context;
2309   int _embedded_opmask_register_specifier;
2310 
2311   Assembler *_current_assembler;
2312 
2313 public:
2314   // query functions for field accessors
2315   int  get_vector_len(void) const { return _avx_vector_len; }
2316   bool is_rex_vex_w(void) const { return _rex_vex_w; }
2317   bool is_rex_vex_w_reverted(void) { return _rex_vex_w_reverted; }
2318   bool is_legacy_mode(void) const { return _legacy_mode; }
2319   bool is_no_reg_mask(void) const { return _no_reg_mask; }
2320   bool uses_vl(void) const { return _uses_vl; }
2321   int  get_tuple_type(void) const { return _tuple_type; }
2322   int  get_input_size(void) const { return _input_size_in_bits; }
2323   int  is_evex_instruction(void) const { return _is_evex_instruction; }
2324   int  get_evex_encoding(void) const { return _evex_encoding; }
2325   bool is_clear_context(void) const { return _is_clear_context; }
2326   bool is_extended_context(void) const { return _is_extended_context; }
2327   int get_embedded_opmask_register_specifier(void) const { return _embedded_opmask_register_specifier; }
2328 
2329   // Set the vector len manually
2330   void set_vector_len(int vector_len) { _avx_vector_len = vector_len; }
2331 
2332   // Set revert rex_vex_w for avx encoding
2333   void set_rex_vex_w_reverted(void) { _rex_vex_w_reverted = true; }
2334 
2335   // Set rex_vex_w based on state
2336   void set_rex_vex_w(bool state) { _rex_vex_w = state; }
2337 
2338   // Set the instruction to be encoded in AVX mode
2339   void set_is_legacy_mode(void) { _legacy_mode = true; }
2340 
2341   // Set the current instuction to be encoded as an EVEX instuction
2342   void set_is_evex_instruction(void) { _is_evex_instruction = true; }
2343 
2344   // Internal encoding data used in compressed immediate offset programming
2345   void set_evex_encoding(int value) { _evex_encoding = value; }
2346 
2347   // Set the Evex.Z field to be used to clear all non directed XMM/YMM/ZMM components
2348   void reset_is_clear_context(void) { _is_clear_context = false; }
2349 
2350   // Map back to current asembler so that we can manage object level assocation
2351   void set_current_assembler(Assembler *current_assembler) { _current_assembler = current_assembler; }
2352 
2353   // Address modifiers used for compressed displacement calculation
2354   void set_address_attributes(int tuple_type, int input_size_in_bits) {
2355     if (VM_Version::supports_evex()) {
2356       _tuple_type = tuple_type;
2357       _input_size_in_bits = input_size_in_bits;
2358     }
2359   }
2360 
2361   // Set embedded opmask register specifier.
2362   void set_embedded_opmask_register_specifier(KRegister mask) {
2363     _embedded_opmask_register_specifier = (*mask).encoding() &amp; 0x7;
2364   }
2365 
2366 };
2367 
2368 #endif // CPU_X86_ASSEMBLER_X86_HPP
<a name="2" id="anc2"></a><b style="font-size: large; color: red">--- EOF ---</b>
















































































</pre>
<input id="eof" value="2" type="hidden" />
</body>
</html>