<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::SITargetLowering Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1SITargetLowering.html">SITargetLowering</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="classllvm_1_1SITargetLowering-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::SITargetLowering Class Reference<span class="mlabels"><span class="mlabel">final</span></span></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &quot;<a class="el" href="SIISelLowering_8h_source.html">Target/AMDGPU/SIISelLowering.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::SITargetLowering:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classllvm_1_1SITargetLowering__inherit__graph.svg" width="214" height="262"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::SITargetLowering:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classllvm_1_1SITargetLowering__coll__graph.svg" width="440" height="502"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a9ff4217411d6a24d497a1a0d504a86c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a9ff4217411d6a24d497a1a0d504a86c8">getRegisterTypeForCallingConv</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="el" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>, <a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CC, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a9ff4217411d6a24d497a1a0d504a86c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Certain combinations of ABIs, Targets and features require that types are legal for some operations and not for other operations.  <a href="#a9ff4217411d6a24d497a1a0d504a86c8">More...</a><br /></td></tr>
<tr class="separator:a9ff4217411d6a24d497a1a0d504a86c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8ee36cbd5d910c4f4a1d899a109baf6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#aa8ee36cbd5d910c4f4a1d899a109baf6">getNumRegistersForCallingConv</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="el" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>, <a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CC, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:aa8ee36cbd5d910c4f4a1d899a109baf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Certain targets require unusual breakdowns of certain types.  <a href="#aa8ee36cbd5d910c4f4a1d899a109baf6">More...</a><br /></td></tr>
<tr class="separator:aa8ee36cbd5d910c4f4a1d899a109baf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af37fa82c85e811c7ed496ebcbacf99c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#af37fa82c85e811c7ed496ebcbacf99c8">getVectorTypeBreakdownForCallingConv</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="el" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>, <a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CC, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;IntermediateVT, <a class="el" href="classunsigned.html">unsigned</a> &amp;NumIntermediates, <a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;RegisterVT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:af37fa82c85e811c7ed496ebcbacf99c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Certain targets such as MIPS require that some types such as vectors are always broken down into scalars in some contexts.  <a href="#af37fa82c85e811c7ed496ebcbacf99c8">More...</a><br /></td></tr>
<tr class="separator:af37fa82c85e811c7ed496ebcbacf99c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88e01d7fa3f418c441946a2200eb12c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a88e01d7fa3f418c441946a2200eb12c0">shouldEmitFixup</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a88e01d7fa3f418c441946a2200eb12c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27bb49c3656188aff4e75ebc6d4147d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a27bb49c3656188aff4e75ebc6d4147d5">shouldEmitGOTReloc</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a27bb49c3656188aff4e75ebc6d4147d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf18fd06c03bc65cbbf30fe2dc9201e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#acf18fd06c03bc65cbbf30fe2dc9201e0">shouldEmitPCReloc</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:acf18fd06c03bc65cbbf30fe2dc9201e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaca0c9ffff0d1cba0462a1daccf5f12"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#acaca0c9ffff0d1cba0462a1daccf5f12">SITargetLowering</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;tm, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;STI)</td></tr>
<tr class="separator:acaca0c9ffff0d1cba0462a1daccf5f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24ad06f18143b455e48074549d2e7e3e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a24ad06f18143b455e48074549d2e7e3e">getSubtarget</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a24ad06f18143b455e48074549d2e7e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f70fef2f29624d157355066a70fccb0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a9f70fef2f29624d157355066a70fccb0">isFPExtFoldable</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="structllvm_1_1EVT.html">EVT</a> DestVT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> SrcVT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a9f70fef2f29624d157355066a70fccb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if an fpext operation input to an <code>Opcode</code> operation is free (for instance, because half-precision floating-point numbers are implicitly extended to float-precision) for an FMA instruction.  <a href="#a9f70fef2f29624d157355066a70fccb0">More...</a><br /></td></tr>
<tr class="separator:a9f70fef2f29624d157355066a70fccb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a648ed5c911362027600889278b0525aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a648ed5c911362027600889278b0525aa">isShuffleMaskLegal</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;, <a class="el" href="structllvm_1_1EVT.html">EVT</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a648ed5c911362027600889278b0525aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Targets can use this to indicate that they only support <em>some</em> VECTOR_SHUFFLE operations, those with specific masks.  <a href="#a648ed5c911362027600889278b0525aa">More...</a><br /></td></tr>
<tr class="separator:a648ed5c911362027600889278b0525aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2b19bc21d3201e045841292463888ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#ae2b19bc21d3201e045841292463888ba">getTgtMemIntrinsic</a> (<a class="el" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html">IntrinsicInfo</a> &amp;, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1CallInst.html">CallInst</a> &amp;, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classunsigned.html">unsigned</a> IntrinsicID) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:ae2b19bc21d3201e045841292463888ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given an intrinsic, checks if on the target the intrinsic will need to map to a MemIntrinsicNode (touches memory).  <a href="#ae2b19bc21d3201e045841292463888ba">More...</a><br /></td></tr>
<tr class="separator:ae2b19bc21d3201e045841292463888ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab91cfb9c6be53976244a00964072736c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#ab91cfb9c6be53976244a00964072736c">getAddrModeArguments</a> (<a class="el" href="classllvm_1_1IntrinsicInst.html">IntrinsicInst</a> *, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1Value.html">Value</a> *&gt; &amp;, <a class="el" href="classllvm_1_1Type.html">Type</a> *&amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:ab91cfb9c6be53976244a00964072736c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CodeGenPrepare sinks address calculations into the same BB as Load/Store instructions reading the address.  <a href="#ab91cfb9c6be53976244a00964072736c">More...</a><br /></td></tr>
<tr class="separator:ab91cfb9c6be53976244a00964072736c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59cbd71d104e6dd12907e781dfe51b33"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a59cbd71d104e6dd12907e781dfe51b33">isLegalGlobalAddressingMode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html">AddrMode</a> &amp;AM) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a59cbd71d104e6dd12907e781dfe51b33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d3e878a08fe1d62c3aad96a158d1a94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a6d3e878a08fe1d62c3aad96a158d1a94">isLegalAddressingMode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html">AddrMode</a> &amp;AM, <a class="el" href="classllvm_1_1Type.html">Type</a> *Ty, <a class="el" href="classunsigned.html">unsigned</a> AS, <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a6d3e878a08fe1d62c3aad96a158d1a94"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the addressing mode represented by AM is legal for this target, for a load/store of the specified type.  <a href="#a6d3e878a08fe1d62c3aad96a158d1a94">More...</a><br /></td></tr>
<tr class="separator:a6d3e878a08fe1d62c3aad96a158d1a94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36d3bfad0983ce2ee47b935a62d844bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a36d3bfad0983ce2ee47b935a62d844bb">canMergeStoresTo</a> (<a class="el" href="classunsigned.html">unsigned</a> AS, <a class="el" href="structllvm_1_1EVT.html">EVT</a> MemVT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a36d3bfad0983ce2ee47b935a62d844bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns if it's reasonable to merge stores to MemVT size.  <a href="#a36d3bfad0983ce2ee47b935a62d844bb">More...</a><br /></td></tr>
<tr class="separator:a36d3bfad0983ce2ee47b935a62d844bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a013b0293e193cf32d38b73b40ef50d09"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a013b0293e193cf32d38b73b40ef50d09">allowsMisalignedMemoryAccessesImpl</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, <a class="el" href="classunsigned.html">unsigned</a> AS, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1Align.html">Align</a>, <a class="el" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags=<a class="el" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">MachineMemOperand::MONone</a>, <a class="el" href="classbool.html">bool</a> *IsFast=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a013b0293e193cf32d38b73b40ef50d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a586be739c95c3c820aeed09d7c860a70"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a586be739c95c3c820aeed09d7c860a70">allowsMisalignedMemoryAccesses</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> AS, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1Align.html">Align</a>, <a class="el" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags=<a class="el" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">MachineMemOperand::MONone</a>, <a class="el" href="classbool.html">bool</a> *IsFast=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a586be739c95c3c820aeed09d7c860a70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determine if the target supports unaligned memory accesses.  <a href="#a586be739c95c3c820aeed09d7c860a70">More...</a><br /></td></tr>
<tr class="separator:a586be739c95c3c820aeed09d7c860a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0b153dc5c334d64187af2423df46fc4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#af0b153dc5c334d64187af2423df46fc4">getOptimalMemOpType</a> (uint64_t <a class="el" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, <a class="el" href="classunsigned.html">unsigned</a> DstAlign, <a class="el" href="classunsigned.html">unsigned</a> SrcAlign, <a class="el" href="classbool.html">bool</a> IsMemset, <a class="el" href="classbool.html">bool</a> ZeroMemset, <a class="el" href="classbool.html">bool</a> MemcpyStrSrc, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AttributeList.html">AttributeList</a> &amp;FuncAttributes) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:af0b153dc5c334d64187af2423df46fc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the target specific optimal type for load and store operations as a result of memset, memcpy, and memmove lowering.  <a href="#af0b153dc5c334d64187af2423df46fc4">More...</a><br /></td></tr>
<tr class="separator:af0b153dc5c334d64187af2423df46fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6efe4a90557fd6f23f2dd8e91b5523c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a6efe4a90557fd6f23f2dd8e91b5523c8">isMemOpUniform</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6efe4a90557fd6f23f2dd8e91b5523c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a934e0e0b94737441bea75fc4babf0021"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a934e0e0b94737441bea75fc4babf0021">isMemOpHasNoClobberedMemOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a934e0e0b94737441bea75fc4babf0021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a275ffcfbf04498d9520302bc6968d3df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a275ffcfbf04498d9520302bc6968d3df">isNoopAddrSpaceCast</a> (<a class="el" href="classunsigned.html">unsigned</a> SrcAS, <a class="el" href="classunsigned.html">unsigned</a> DestAS) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a275ffcfbf04498d9520302bc6968d3df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if a cast between SrcAS and DestAS is a noop.  <a href="#a275ffcfbf04498d9520302bc6968d3df">More...</a><br /></td></tr>
<tr class="separator:a275ffcfbf04498d9520302bc6968d3df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acef45b06cdaf4ceb36c30d6de6e0ad16"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#acef45b06cdaf4ceb36c30d6de6e0ad16">isFreeAddrSpaceCast</a> (<a class="el" href="classunsigned.html">unsigned</a> SrcAS, <a class="el" href="classunsigned.html">unsigned</a> DestAS) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:acef45b06cdaf4ceb36c30d6de6e0ad16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if a cast from SrcAS to DestAS is "cheap", such that e.g.  <a href="#acef45b06cdaf4ceb36c30d6de6e0ad16">More...</a><br /></td></tr>
<tr class="separator:acef45b06cdaf4ceb36c30d6de6e0ad16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2296245711471dfe7656193f56799c00"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681">TargetLoweringBase::LegalizeTypeAction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a2296245711471dfe7656193f56799c00">getPreferredVectorAction</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a2296245711471dfe7656193f56799c00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the preferred vector type legalization action.  <a href="#a2296245711471dfe7656193f56799c00">More...</a><br /></td></tr>
<tr class="separator:a2296245711471dfe7656193f56799c00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a494b64d5fe298962bb42fc2ac098f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a5a494b64d5fe298962bb42fc2ac098f0">shouldConvertConstantLoadToIntImm</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Imm, <a class="el" href="classllvm_1_1Type.html">Type</a> *Ty) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a5a494b64d5fe298962bb42fc2ac098f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it is beneficial to convert a load of a constant to just the constant itself.  <a href="#a5a494b64d5fe298962bb42fc2ac098f0">More...</a><br /></td></tr>
<tr class="separator:a5a494b64d5fe298962bb42fc2ac098f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00c85693fe30c4ddff7e08b2d84ca7df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a00c85693fe30c4ddff7e08b2d84ca7df">isTypeDesirableForOp</a> (<a class="el" href="classunsigned.html">unsigned</a> Op, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a00c85693fe30c4ddff7e08b2d84ca7df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the target has native support for the specified value type and it is 'desirable' to use the type for the given node type.  <a href="#a00c85693fe30c4ddff7e08b2d84ca7df">More...</a><br /></td></tr>
<tr class="separator:a00c85693fe30c4ddff7e08b2d84ca7df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0009b65fffe67f99ae742be1f7aaa6fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a0009b65fffe67f99ae742be1f7aaa6fa">isOffsetFoldingLegal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a0009b65fffe67f99ae742be1f7aaa6fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if folding a constant offset with the given GlobalAddress is legal.  <a href="#a0009b65fffe67f99ae742be1f7aaa6fa">More...</a><br /></td></tr>
<tr class="separator:a0009b65fffe67f99ae742be1f7aaa6fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc385634c5cb053216d49b31696b2e6a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#abc385634c5cb053216d49b31696b2e6a">supportSplitCSR</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:abc385634c5cb053216d49b31696b2e6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the target supports that a subset of CSRs for the given machine function is handled explicitly via copies.  <a href="#abc385634c5cb053216d49b31696b2e6a">More...</a><br /></td></tr>
<tr class="separator:abc385634c5cb053216d49b31696b2e6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad89bcbe8a00a57884989de6adbc13ed8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#ad89bcbe8a00a57884989de6adbc13ed8">initializeSplitCSR</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="structllvm_1_1Entry.html">Entry</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:ad89bcbe8a00a57884989de6adbc13ed8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform necessary initialization to handle a subset of CSRs explicitly via copies.  <a href="#ad89bcbe8a00a57884989de6adbc13ed8">More...</a><br /></td></tr>
<tr class="separator:ad89bcbe8a00a57884989de6adbc13ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36a59e027a190d0450f0e54b53dfcdce"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a36a59e027a190d0450f0e54b53dfcdce">insertCopiesSplitCSR</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="structllvm_1_1Entry.html">Entry</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&gt; &amp;Exits) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a36a59e027a190d0450f0e54b53dfcdce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert explicit copies in entry and exit blocks.  <a href="#a36a59e027a190d0450f0e54b53dfcdce">More...</a><br /></td></tr>
<tr class="separator:a36a59e027a190d0450f0e54b53dfcdce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9854eddb8a07891be9aa4af0da56f198"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a9854eddb8a07891be9aa4af0da56f198">LowerFormalArguments</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <a class="el" href="classbool.html">bool</a> isVarArg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1InputArg.html">ISD::InputArg</a> &gt; &amp;Ins, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;InVals) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a9854eddb8a07891be9aa4af0da56f198"><td class="mdescLeft">&#160;</td><td class="mdescRight">This hook must be implemented to lower the incoming (formal) arguments, described by the Ins array, into the specified DAG.  <a href="#a9854eddb8a07891be9aa4af0da56f198">More...</a><br /></td></tr>
<tr class="separator:a9854eddb8a07891be9aa4af0da56f198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7018aef3d39b22065d3e8bfb48bc7d92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a7018aef3d39b22065d3e8bfb48bc7d92">CanLowerReturn</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classbool.html">bool</a> isVarArg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1OutputArg.html">ISD::OutputArg</a> &gt; &amp;Outs, <a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="el" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a7018aef3d39b22065d3e8bfb48bc7d92"><td class="mdescLeft">&#160;</td><td class="mdescRight">This hook should be implemented to check whether the return values described by the Outs array can fit into the return registers.  <a href="#a7018aef3d39b22065d3e8bfb48bc7d92">More...</a><br /></td></tr>
<tr class="separator:a7018aef3d39b22065d3e8bfb48bc7d92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ce28f633cfe7a89369965cd9792e8fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a4ce28f633cfe7a89369965cd9792e8fb">LowerReturn</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <a class="el" href="classbool.html">bool</a> IsVarArg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1OutputArg.html">ISD::OutputArg</a> &gt; &amp;Outs, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;OutVals, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a4ce28f633cfe7a89369965cd9792e8fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">This hook must be implemented to lower outgoing return values, described by the Outs array, into the specified DAG.  <a href="#a4ce28f633cfe7a89369965cd9792e8fb">More...</a><br /></td></tr>
<tr class="separator:a4ce28f633cfe7a89369965cd9792e8fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a718142064cb4d438b13c1519972b16a3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a718142064cb4d438b13c1519972b16a3">passSpecialInputs</a> (<a class="el" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html">CallLoweringInfo</a> &amp;CLI, <a class="el" href="classllvm_1_1CCState.html">CCState</a> &amp;CCInfo, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> &amp;<a class="el" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&gt; &amp;RegsToPass, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;MemOpChains, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a718142064cb4d438b13c1519972b16a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a25ae4ea692ba36dd37aa3e6db06245"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a0a25ae4ea692ba36dd37aa3e6db06245">LowerCallResult</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> InFlag, <a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <a class="el" href="classbool.html">bool</a> isVarArg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1InputArg.html">ISD::InputArg</a> &gt; &amp;Ins, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;InVals, <a class="el" href="classbool.html">bool</a> isThisReturn, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ThisVal) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a0a25ae4ea692ba36dd37aa3e6db06245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac7a5fd4d172200a005d5e17839ba5d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#aac7a5fd4d172200a005d5e17839ba5d0">mayBeEmittedAsTailCall</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1CallInst.html">CallInst</a> *) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:aac7a5fd4d172200a005d5e17839ba5d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the target may be able emit the call instruction as a tail call.  <a href="#aac7a5fd4d172200a005d5e17839ba5d0">More...</a><br /></td></tr>
<tr class="separator:aac7a5fd4d172200a005d5e17839ba5d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9330a86a613cf892ee5c7f515713f200"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a9330a86a613cf892ee5c7f515713f200">isEligibleForTailCallOptimization</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Callee, <a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CalleeCC, <a class="el" href="classbool.html">bool</a> isVarArg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1OutputArg.html">ISD::OutputArg</a> &gt; &amp;Outs, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;OutVals, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1InputArg.html">ISD::InputArg</a> &gt; &amp;Ins, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9330a86a613cf892ee5c7f515713f200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19163d10ff2d0dcede586ea892c7c920"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a19163d10ff2d0dcede586ea892c7c920">LowerCall</a> (<a class="el" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html">CallLoweringInfo</a> &amp;CLI, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;InVals) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a19163d10ff2d0dcede586ea892c7c920"><td class="mdescLeft">&#160;</td><td class="mdescRight">This hook must be implemented to lower calls into the specified DAG.  <a href="#a19163d10ff2d0dcede586ea892c7c920">More...</a><br /></td></tr>
<tr class="separator:a19163d10ff2d0dcede586ea892c7c920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a697cb1debe6ad1be7e59990072185844"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a697cb1debe6ad1be7e59990072185844">getRegisterByName</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *RegName, <a class="el" href="classllvm_1_1LLT.html">LLT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a697cb1debe6ad1be7e59990072185844"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the register ID of the name passed in.  <a href="#a697cb1debe6ad1be7e59990072185844">More...</a><br /></td></tr>
<tr class="separator:a697cb1debe6ad1be7e59990072185844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b55d1aa92c4d9f17904aa2c9d7c79a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a8b55d1aa92c4d9f17904aa2c9d7c79a3">splitKillBlock</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a8b55d1aa92c4d9f17904aa2c9d7c79a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1271e8babb762355bcb15d461f8f6a1c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a1271e8babb762355bcb15d461f8f6a1c">bundleInstWithWaitcnt</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a1271e8babb762355bcb15d461f8f6a1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert <code>MI</code> into a BUNDLE with an S_WAITCNT 0 immediately following it.  <a href="#a1271e8babb762355bcb15d461f8f6a1c">More...</a><br /></td></tr>
<tr class="separator:a1271e8babb762355bcb15d461f8f6a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82e453c9e7f441c185009164f0136fa8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a82e453c9e7f441c185009164f0136fa8">emitGWSMemViolTestLoop</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a82e453c9e7f441c185009164f0136fa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92bd7eb8dcbdfa0341a4fe88a09941da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a92bd7eb8dcbdfa0341a4fe88a09941da">EmitInstrWithCustomInserter</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a92bd7eb8dcbdfa0341a4fe88a09941da"><td class="mdescLeft">&#160;</td><td class="mdescRight">This method should be implemented by targets that mark instructions with the 'usesCustomInserter' flag.  <a href="#a92bd7eb8dcbdfa0341a4fe88a09941da">More...</a><br /></td></tr>
<tr class="separator:a92bd7eb8dcbdfa0341a4fe88a09941da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a221321047375162b216103af6c37c6b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a221321047375162b216103af6c37c6b6">hasBitPreservingFPLogic</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a221321047375162b216103af6c37c6b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it is safe to transform an integer-domain bitwise operation into the equivalent floating-point operation.  <a href="#a221321047375162b216103af6c37c6b6">More...</a><br /></td></tr>
<tr class="separator:a221321047375162b216103af6c37c6b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a252bda5366489b915943e70e1f12f4e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a252bda5366489b915943e70e1f12f4e1">enableAggressiveFMAFusion</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a252bda5366489b915943e70e1f12f4e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if target always beneficiates from combining into FMA for a given value type.  <a href="#a252bda5366489b915943e70e1f12f4e1">More...</a><br /></td></tr>
<tr class="separator:a252bda5366489b915943e70e1f12f4e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f4f77bf289589785c34e8eebc274dd6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a1f4f77bf289589785c34e8eebc274dd6">getSetCCResultType</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL, <a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="el" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a1f4f77bf289589785c34e8eebc274dd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the ValueType of the result of SETCC operations.  <a href="#a1f4f77bf289589785c34e8eebc274dd6">More...</a><br /></td></tr>
<tr class="separator:a1f4f77bf289589785c34e8eebc274dd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18e930a4e536fe7e799347150a853b4a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a18e930a4e536fe7e799347150a853b4a">getScalarShiftAmountTy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;, <a class="el" href="structllvm_1_1EVT.html">EVT</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a18e930a4e536fe7e799347150a853b4a"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structllvm_1_1EVT.html" title="Extended Value Type. ">EVT</a> is not used in-tree, but is used by out-of-tree target.  <a href="#a18e930a4e536fe7e799347150a853b4a">More...</a><br /></td></tr>
<tr class="separator:a18e930a4e536fe7e799347150a853b4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09d003869fdbb4295da2fe546c17a9ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a09d003869fdbb4295da2fe546c17a9ab">isFMAFasterThanFMulAndFAdd</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a09d003869fdbb4295da2fe546c17a9ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if an FMA operation is faster than a pair of fmul and fadd instructions.  <a href="#a09d003869fdbb4295da2fe546c17a9ab">More...</a><br /></td></tr>
<tr class="separator:a09d003869fdbb4295da2fe546c17a9ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a649afc520bae67da4a40269e83073bd9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a649afc520bae67da4a40269e83073bd9">isFMADLegalForFAddFSub</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a649afc520bae67da4a40269e83073bd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the FADD or FSUB node passed could legally be combined with an fmul to form an <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2415bea72c995bb9cf9f85bbbf90bcd7" title="FMAD - Perform a * b + c, while getting the same result as the separately rounded operations...">ISD::FMAD</a>.  <a href="#a649afc520bae67da4a40269e83073bd9">More...</a><br /></td></tr>
<tr class="separator:a649afc520bae67da4a40269e83073bd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a340ad7483a3a62499003a7042f47dd24"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a340ad7483a3a62499003a7042f47dd24">splitUnaryVectorOp</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a340ad7483a3a62499003a7042f47dd24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3363282d3c0d2a20c9cef755f5ef2ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#ae3363282d3c0d2a20c9cef755f5ef2ba">splitBinaryVectorOp</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae3363282d3c0d2a20c9cef755f5ef2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01001268634e40bee4795018346e91b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a01001268634e40bee4795018346e91b4">splitTernaryVectorOp</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a01001268634e40bee4795018346e91b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae668edf01c895691c170a07a7a15a6b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#aae668edf01c895691c170a07a7a15a6b">LowerOperation</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:aae668edf01c895691c170a07a7a15a6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">This callback is invoked for operations that are unsupported by the target, which are registered to use 'custom' lowering, and whose defined values are all legal.  <a href="#aae668edf01c895691c170a07a7a15a6b">More...</a><br /></td></tr>
<tr class="separator:aae668edf01c895691c170a07a7a15a6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a697277613cca131c099969ca5d421041"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a697277613cca131c099969ca5d421041">ReplaceNodeResults</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;<a class="el" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a697277613cca131c099969ca5d421041"><td class="mdescLeft">&#160;</td><td class="mdescRight">This callback is invoked when a node result type is illegal for the target, and the operation was registered to use 'custom' lowering for that result type.  <a href="#a697277613cca131c099969ca5d421041">More...</a><br /></td></tr>
<tr class="separator:a697277613cca131c099969ca5d421041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9930ac25c4e4a7ff566e6301bade01e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a9930ac25c4e4a7ff566e6301bade01e7">PerformDAGCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a9930ac25c4e4a7ff566e6301bade01e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">This method will be invoked for all target nodes and for any target-independent nodes that the target has registered with invoke it for.  <a href="#a9930ac25c4e4a7ff566e6301bade01e7">More...</a><br /></td></tr>
<tr class="separator:a9930ac25c4e4a7ff566e6301bade01e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00eceab7a08d0acc74a729ebd9660475"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a00eceab7a08d0acc74a729ebd9660475">PostISelFolding</a> (<a class="el" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a00eceab7a08d0acc74a729ebd9660475"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fold the instructions after selecting them.  <a href="#a00eceab7a08d0acc74a729ebd9660475">More...</a><br /></td></tr>
<tr class="separator:a00eceab7a08d0acc74a729ebd9660475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fb0978a667242babb4778cdf091945c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a9fb0978a667242babb4778cdf091945c">AdjustInstrPostInstrSelection</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classNode.html">Node</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a9fb0978a667242babb4778cdf091945c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assign the register class depending on the number of bits set in the writemask.  <a href="#a9fb0978a667242babb4778cdf091945c">More...</a><br /></td></tr>
<tr class="separator:a9fb0978a667242babb4778cdf091945c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a203e9048ad3087cf61713d0d307a246c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a203e9048ad3087cf61713d0d307a246c">legalizeTargetIndependentNode</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classNode.html">Node</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a203e9048ad3087cf61713d0d307a246c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Legalize target independent instructions (e.g.  <a href="#a203e9048ad3087cf61713d0d307a246c">More...</a><br /></td></tr>
<tr class="separator:a203e9048ad3087cf61713d0d307a246c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a085fd28c023f589357d388359f526de7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a085fd28c023f589357d388359f526de7">wrapAddr64Rsrc</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Ptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a085fd28c023f589357d388359f526de7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8e96ae270760edd815a40b2125fe6e8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#aa8e96ae270760edd815a40b2125fe6e8">buildRSRC</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Ptr, <a class="el" href="classuint32__t.html">uint32_t</a> RsrcDword1, uint64_t RsrcDword2And3) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa8e96ae270760edd815a40b2125fe6e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a resource descriptor with the 'Add TID' bit enabled The TID (Thread ID) is multiplied by the stride value (bits [61:48] of the resource descriptor) to create an offset, which is added to the resource pointer.  <a href="#aa8e96ae270760edd815a40b2125fe6e8">More...</a><br /></td></tr>
<tr class="separator:aa8e96ae270760edd815a40b2125fe6e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f39e10469c6e4a18135aed5e76cddf5"><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a5f39e10469c6e4a18135aed5e76cddf5">getRegForInlineAsmConstraint</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> Constraint, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a5f39e10469c6e4a18135aed5e76cddf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a physical register constraint (e.g.  <a href="#a5f39e10469c6e4a18135aed5e76cddf5">More...</a><br /></td></tr>
<tr class="separator:a5f39e10469c6e4a18135aed5e76cddf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cc2e446c8b94f69ff81fd22efc5d630"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">ConstraintType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a4cc2e446c8b94f69ff81fd22efc5d630">getConstraintType</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> Constraint) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a4cc2e446c8b94f69ff81fd22efc5d630"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a constraint, return the type of constraint it is for this target.  <a href="#a4cc2e446c8b94f69ff81fd22efc5d630">More...</a><br /></td></tr>
<tr class="separator:a4cc2e446c8b94f69ff81fd22efc5d630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae04fb59c8161149d4ccf19b9d5ea0c7f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#ae04fb59c8161149d4ccf19b9d5ea0c7f">copyToM0</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae04fb59c8161149d4ccf19b9d5ea0c7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5ee374b5dd8bd37ca7876c4bfb24bbf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#aa5ee374b5dd8bd37ca7876c4bfb24bbf">finalizeLowering</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:aa5ee374b5dd8bd37ca7876c4bfb24bbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Execute target specific actions to finalize target lowering.  <a href="#aa5ee374b5dd8bd37ca7876c4bfb24bbf">More...</a><br /></td></tr>
<tr class="separator:aa5ee374b5dd8bd37ca7876c4bfb24bbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4596caca1dc56c35c56f16706aa96d0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#ae4596caca1dc56c35c56f16706aa96d0">computeKnownBitsForFrameIndex</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="structllvm_1_1KnownBits.html">KnownBits</a> &amp;Known, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>=0) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:ae4596caca1dc56c35c56f16706aa96d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determine which of the bits of FrameIndex <code>FIOp</code> are known to be 0.  <a href="#ae4596caca1dc56c35c56f16706aa96d0">More...</a><br /></td></tr>
<tr class="separator:ae4596caca1dc56c35c56f16706aa96d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d1b20e0ebb696707b4a0d8e0a0aefae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a0d1b20e0ebb696707b4a0d8e0a0aefae">isSDNodeSourceOfDivergence</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1FunctionLoweringInfo.html">FunctionLoweringInfo</a> *FLI, <a class="el" href="classllvm_1_1LegacyDivergenceAnalysis.html">LegacyDivergenceAnalysis</a> *DA) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a0d1b20e0ebb696707b4a0d8e0a0aefae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f6b98def08062ba093a93bd2ca06ffe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a2f6b98def08062ba093a93bd2ca06ffe">isCanonicalized</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="InstCombineMulDivRem_8cpp.html#a26e11e9c1ef55164b429eb9dc019f213">MaxDepth</a>=5) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a2f6b98def08062ba093a93bd2ca06ffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cecbf06f780c6264fc01c069fb04551"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a1cecbf06f780c6264fc01c069fb04551">denormalsEnabledForType</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a1cecbf06f780c6264fc01c069fb04551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cda63f2c6c5963fb7d30f17c31449b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a9cda63f2c6c5963fb7d30f17c31449b2">isKnownNeverNaNForTargetNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> SNaN=<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>=0) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a9cda63f2c6c5963fb7d30f17c31449b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">If <code>SNaN</code> is false,.  <a href="#a9cda63f2c6c5963fb7d30f17c31449b2">More...</a><br /></td></tr>
<tr class="separator:a9cda63f2c6c5963fb7d30f17c31449b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a874edeab85418837bb65d4d2ec4c5d0b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">AtomicExpansionKind</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a874edeab85418837bb65d4d2ec4c5d0b">shouldExpandAtomicRMWInIR</a> (<a class="el" href="classllvm_1_1AtomicRMWInst.html">AtomicRMWInst</a> *) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a874edeab85418837bb65d4d2ec4c5d0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns how the IR-level AtomicExpand pass should expand the given AtomicRMW, if at all.  <a href="#a874edeab85418837bb65d4d2ec4c5d0b">More...</a><br /></td></tr>
<tr class="separator:a874edeab85418837bb65d4d2ec4c5d0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a503e72a2d289df6f71b2ccdc58a18907"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a503e72a2d289df6f71b2ccdc58a18907">getRegClassFor</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classbool.html">bool</a> isDivergent) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a503e72a2d289df6f71b2ccdc58a18907"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the register class that should be used for the specified value type.  <a href="#a503e72a2d289df6f71b2ccdc58a18907">More...</a><br /></td></tr>
<tr class="separator:a503e72a2d289df6f71b2ccdc58a18907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10799c8833054017c6ab052c8b9c1aa2"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a10799c8833054017c6ab052c8b9c1aa2">requiresUniformRegister</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Value.html">Value</a> *V) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a10799c8833054017c6ab052c8b9c1aa2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allows target to decide about the register class of the specific value that is live outside the defining block.  <a href="#a10799c8833054017c6ab052c8b9c1aa2">More...</a><br /></td></tr>
<tr class="separator:a10799c8833054017c6ab052c8b9c1aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b2c69041e8c83952d7cdd75cf7a36e8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1Align.html">Align</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a5b2c69041e8c83952d7cdd75cf7a36e8">getPrefLoopAlignment</a> (<a class="el" href="classllvm_1_1MachineLoop.html">MachineLoop</a> *ML) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a5b2c69041e8c83952d7cdd75cf7a36e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the preferred loop alignment.  <a href="#a5b2c69041e8c83952d7cdd75cf7a36e8">More...</a><br /></td></tr>
<tr class="separator:a5b2c69041e8c83952d7cdd75cf7a36e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4678f677f6c3bd2a4c2d4b64549017d0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a4678f677f6c3bd2a4c2d4b64549017d0">allocateHSAUserSGPRs</a> (<a class="el" href="classllvm_1_1CCState.html">CCState</a> &amp;CCInfo, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> &amp;<a class="el" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a4678f677f6c3bd2a4c2d4b64549017d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af865c2eb29210cd8301b25be349dd6a5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#af865c2eb29210cd8301b25be349dd6a5">allocateSystemSGPRs</a> (<a class="el" href="classllvm_1_1CCState.html">CCState</a> &amp;CCInfo, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> &amp;<a class="el" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>, <a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <a class="el" href="classbool.html">bool</a> IsShader) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af865c2eb29210cd8301b25be349dd6a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add01b669c3b94782f5e3a2babaa12f50"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#add01b669c3b94782f5e3a2babaa12f50">allocateSpecialEntryInputVGPRs</a> (<a class="el" href="classllvm_1_1CCState.html">CCState</a> &amp;CCInfo, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> &amp;<a class="el" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:add01b669c3b94782f5e3a2babaa12f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ef0dde77e91309be534394dc420d4a5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#a3ef0dde77e91309be534394dc420d4a5">allocateSpecialInputSGPRs</a> (<a class="el" href="classllvm_1_1CCState.html">CCState</a> &amp;CCInfo, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> &amp;<a class="el" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a3ef0dde77e91309be534394dc420d4a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa387b847af356ba9f53e3bb1384874a2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#aa387b847af356ba9f53e3bb1384874a2">allocateSpecialInputVGPRs</a> (<a class="el" href="classllvm_1_1CCState.html">CCState</a> &amp;CCInfo, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> &amp;<a class="el" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa387b847af356ba9f53e3bb1384874a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1AMDGPUTargetLowering"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classllvm_1_1AMDGPUTargetLowering')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html">llvm::AMDGPUTargetLowering</a></td></tr>
<tr class="memitem:abb9af8521eda1de8847a48e54ef33453 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#abb9af8521eda1de8847a48e54ef33453">AMDGPUTargetLowering</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;TM, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;STI)</td></tr>
<tr class="separator:abb9af8521eda1de8847a48e54ef33453 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee7f4c20bccde279fbcb3be1bff0018f inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#aee7f4c20bccde279fbcb3be1bff0018f">mayIgnoreSignedZero</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aee7f4c20bccde279fbcb3be1bff0018f inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b9007ba3cc8c225dbb8e89fbfabc1a9 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a9b9007ba3cc8c225dbb8e89fbfabc1a9">isFAbsFree</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a9b9007ba3cc8c225dbb8e89fbfabc1a9 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if an fabs operation is free to the point where it is never worthwhile to replace it with a bitwise operation.  <a href="classllvm_1_1AMDGPUTargetLowering.html#a9b9007ba3cc8c225dbb8e89fbfabc1a9">More...</a><br /></td></tr>
<tr class="separator:a9b9007ba3cc8c225dbb8e89fbfabc1a9 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cb5f3e841a19c00cf078f9b65886e4e inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a4cb5f3e841a19c00cf078f9b65886e4e">isFNegFree</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a4cb5f3e841a19c00cf078f9b65886e4e inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if an fneg operation is free to the point where it is never worthwhile to replace it with a bitwise operation.  <a href="classllvm_1_1AMDGPUTargetLowering.html#a4cb5f3e841a19c00cf078f9b65886e4e">More...</a><br /></td></tr>
<tr class="separator:a4cb5f3e841a19c00cf078f9b65886e4e inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ed8040b1178ab7333dc69161e2b09b6 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a2ed8040b1178ab7333dc69161e2b09b6">isTruncateFree</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> Src, <a class="el" href="structllvm_1_1EVT.html">EVT</a> Dest) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a2ed8040b1178ab7333dc69161e2b09b6 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69fb974494d6177f9c3ab043222b7fdf inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a69fb974494d6177f9c3ab043222b7fdf">isTruncateFree</a> (<a class="el" href="classllvm_1_1Type.html">Type</a> *Src, <a class="el" href="classllvm_1_1Type.html">Type</a> *Dest) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a69fb974494d6177f9c3ab043222b7fdf inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it's free to truncate a value of type FromTy to type ToTy.  <a href="classllvm_1_1AMDGPUTargetLowering.html#a69fb974494d6177f9c3ab043222b7fdf">More...</a><br /></td></tr>
<tr class="separator:a69fb974494d6177f9c3ab043222b7fdf inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84e23075cb31b3959abf7b6022a0884f inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a84e23075cb31b3959abf7b6022a0884f">isZExtFree</a> (<a class="el" href="classllvm_1_1Type.html">Type</a> *Src, <a class="el" href="classllvm_1_1Type.html">Type</a> *Dest) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a84e23075cb31b3959abf7b6022a0884f inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if any actual instruction that defines a value of type FromTy implicitly zero-extends the value to ToTy in the result register.  <a href="classllvm_1_1AMDGPUTargetLowering.html#a84e23075cb31b3959abf7b6022a0884f">More...</a><br /></td></tr>
<tr class="separator:a84e23075cb31b3959abf7b6022a0884f inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a711e06f460101ee1212da6d0bf212ba2 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a711e06f460101ee1212da6d0bf212ba2">isZExtFree</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> Src, <a class="el" href="structllvm_1_1EVT.html">EVT</a> Dest) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a711e06f460101ee1212da6d0bf212ba2 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2e0444f17357271db82bdbe8305d38e inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#af2e0444f17357271db82bdbe8305d38e">isZExtFree</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:af2e0444f17357271db82bdbe8305d38e inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if zero-extending the specific node Val to type VT2 is free (either because it's implicitly zero-extended such as <a class="el" href="namespacellvm_1_1ARM.html" title="Define some predicates that are used for node matching. ">ARM</a> ldrb / ldrh or because it's folded such as <a class="el" href="namespacellvm_1_1X86.html" title="Define some predicates that are used for node matching. ">X86</a> zero-extending loads).  <a href="classllvm_1_1AMDGPUTargetLowering.html#af2e0444f17357271db82bdbe8305d38e">More...</a><br /></td></tr>
<tr class="separator:af2e0444f17357271db82bdbe8305d38e inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e140301be5b3d103f67479fea6723e9 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a9e140301be5b3d103f67479fea6723e9">isNarrowingProfitable</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT1, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a9e140301be5b3d103f67479fea6723e9 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it's profitable to narrow operations of type VT1 to VT2.  <a href="classllvm_1_1AMDGPUTargetLowering.html#a9e140301be5b3d103f67479fea6723e9">More...</a><br /></td></tr>
<tr class="separator:a9e140301be5b3d103f67479fea6723e9 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a953df07e79c704e6dfc7cb191f3732f0 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a953df07e79c704e6dfc7cb191f3732f0">getVectorIdxTy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a953df07e79c704e6dfc7cb191f3732f0 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the type to be used for the index operand of: <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9" title="INSERT_VECTOR_ELT(VECTOR, VAL, IDX) - Returns VECTOR with the element at IDX replaced with VAL...">ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd" title="EXTRACT_VECTOR_ELT(VECTOR, IDX) - Returns a single element from VECTOR identified by the (potentially...">ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1617abaedbb1d902bb3a5b3136684f9c" title="INSERT_SUBVECTOR(VECTOR1, VECTOR2, IDX) - Returns a vector with VECTOR2 inserted into VECTOR1 at the ...">ISD::INSERT_SUBVECTOR</a>, and <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf" title="EXTRACT_SUBVECTOR(VECTOR, IDX) - Returns a subvector from VECTOR (an vector value) starting with the ...">ISD::EXTRACT_SUBVECTOR</a>.  <a href="classllvm_1_1AMDGPUTargetLowering.html#a953df07e79c704e6dfc7cb191f3732f0">More...</a><br /></td></tr>
<tr class="separator:a953df07e79c704e6dfc7cb191f3732f0 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a802f2fdd577459fc2fa593e510e2dcc8 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a802f2fdd577459fc2fa593e510e2dcc8">isSelectSupported</a> (<a class="el" href="classllvm_1_1TargetLoweringBase.html#a575e134a5e8414029a5c4a284858e6cd">SelectSupportKind</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a802f2fdd577459fc2fa593e510e2dcc8 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd2d8ceb743ffe76c8647eeba439fcdd inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#acd2d8ceb743ffe76c8647eeba439fcdd">isFPImmLegal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APFloat.html">APFloat</a> &amp;Imm, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classbool.html">bool</a> ForCodeSize) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:acd2d8ceb743ffe76c8647eeba439fcdd inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the target can instruction select the specified FP immediate natively.  <a href="classllvm_1_1AMDGPUTargetLowering.html#acd2d8ceb743ffe76c8647eeba439fcdd">More...</a><br /></td></tr>
<tr class="separator:acd2d8ceb743ffe76c8647eeba439fcdd inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6aad70f3c5691f093fdda1782dcc8d5 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#ad6aad70f3c5691f093fdda1782dcc8d5">ShouldShrinkFPConstant</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:ad6aad70f3c5691f093fdda1782dcc8d5 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">If true, then instruction selection should seek to shrink the FP constant of the specified type to a smaller type in order to save space and / or reduce runtime.  <a href="classllvm_1_1AMDGPUTargetLowering.html#ad6aad70f3c5691f093fdda1782dcc8d5">More...</a><br /></td></tr>
<tr class="separator:ad6aad70f3c5691f093fdda1782dcc8d5 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9131ae18383241b54e466cf623a7312b inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a9131ae18383241b54e466cf623a7312b">shouldReduceLoadWidth</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Load, <a class="el" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">ISD::LoadExtType</a> <a class="el" href="CodeGenPrepare_8cpp.html#a76ebce10fbe0fc0431f545d25965fe89">ExtType</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> ExtVT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a9131ae18383241b54e466cf623a7312b inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it is profitable to reduce a load to a smaller type.  <a href="classllvm_1_1AMDGPUTargetLowering.html#a9131ae18383241b54e466cf623a7312b">More...</a><br /></td></tr>
<tr class="separator:a9131ae18383241b54e466cf623a7312b inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ffc0933141e7a87b1b1b2b474f576da inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a8ffc0933141e7a87b1b1b2b474f576da">isLoadBitCastBeneficial</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> final</td></tr>
<tr class="memdesc:a8ffc0933141e7a87b1b1b2b474f576da inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the following transform is beneficial: fold (conv (load x)) -&gt; (load (conv*)x) On architectures that don't natively support some vector loads efficiently, casting the load to a smaller vector of larger types and loading is more efficient, however, this can be undone by optimizations in dag combiner.  <a href="classllvm_1_1AMDGPUTargetLowering.html#a8ffc0933141e7a87b1b1b2b474f576da">More...</a><br /></td></tr>
<tr class="separator:a8ffc0933141e7a87b1b1b2b474f576da inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa8ebc7371a9ca74907158a3530d15b9 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#aaa8ebc7371a9ca74907158a3530d15b9">storeOfVectorConstantIsCheap</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> MemVT, <a class="el" href="classunsigned.html">unsigned</a> NumElem, <a class="el" href="classunsigned.html">unsigned</a> AS) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:aaa8ebc7371a9ca74907158a3530d15b9 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it is expected to be cheaper to do a store of a non-zero vector constant with the given size and type for the address space than to store the individual scalar element constants.  <a href="classllvm_1_1AMDGPUTargetLowering.html#aaa8ebc7371a9ca74907158a3530d15b9">More...</a><br /></td></tr>
<tr class="separator:aaa8ebc7371a9ca74907158a3530d15b9 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3125064e12a1be393d79e6d2356bef71 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a3125064e12a1be393d79e6d2356bef71">aggressivelyPreferBuildVectorSources</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VecVT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a3125064e12a1be393d79e6d2356bef71 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af68fd604afa263da99656c5dc819f644 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#af68fd604afa263da99656c5dc819f644">isCheapToSpeculateCttz</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:af68fd604afa263da99656c5dc819f644 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it is cheap to speculate a call to intrinsic cttz.  <a href="classllvm_1_1AMDGPUTargetLowering.html#af68fd604afa263da99656c5dc819f644">More...</a><br /></td></tr>
<tr class="separator:af68fd604afa263da99656c5dc819f644 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42b8dc1d091020d4e40a4852682d5c07 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a42b8dc1d091020d4e40a4852682d5c07">isCheapToSpeculateCtlz</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a42b8dc1d091020d4e40a4852682d5c07 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it is cheap to speculate a call to intrinsic ctlz.  <a href="classllvm_1_1AMDGPUTargetLowering.html#a42b8dc1d091020d4e40a4852682d5c07">More...</a><br /></td></tr>
<tr class="separator:a42b8dc1d091020d4e40a4852682d5c07 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a430354699c0f912f4078f57fcc607319 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a430354699c0f912f4078f57fcc607319">isSDNodeAlwaysUniform</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a430354699c0f912f4078f57fcc607319 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5275881bd107ea2567bbcc6170773d4a inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a5275881bd107ea2567bbcc6170773d4a">addTokenForArgument</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI, int ClobberedFI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a5275881bd107ea2567bbcc6170773d4a inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b01b00892f78bc1a75f271e3b9042f5 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a2b01b00892f78bc1a75f271e3b9042f5">lowerUnhandledCall</a> (<a class="el" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html">CallLoweringInfo</a> &amp;CLI, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;InVals, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> Reason) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a2b01b00892f78bc1a75f271e3b9042f5 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad47eb141a735c9c43d062fe6f931b31b inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#ad47eb141a735c9c43d062fe6f931b31b">LowerDYNAMIC_STACKALLOC</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ad47eb141a735c9c43d062fe6f931b31b inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04f37b0be46418aec20de01e0b389303 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a04f37b0be46418aec20de01e0b389303">combineFMinMaxLegacy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LHS, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> RHS, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> True, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> False, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> CC, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a04f37b0be46418aec20de01e0b389303 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate Min/Max node.  <a href="classllvm_1_1AMDGPUTargetLowering.html#a04f37b0be46418aec20de01e0b389303">More...</a><br /></td></tr>
<tr class="separator:a04f37b0be46418aec20de01e0b389303 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1f9567380bcff27bac5f4bf4750c47e inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#ac1f9567380bcff27bac5f4bf4750c47e">getTargetNodeName</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:ac1f9567380bcff27bac5f4bf4750c47e inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">This method returns the name of a target specific DAG node.  <a href="classllvm_1_1AMDGPUTargetLowering.html#ac1f9567380bcff27bac5f4bf4750c47e">More...</a><br /></td></tr>
<tr class="separator:ac1f9567380bcff27bac5f4bf4750c47e inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefa65434116c09d02df76de19d5889ad inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#aefa65434116c09d02df76de19d5889ad">mergeStoresAfterLegalization</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:aefa65434116c09d02df76de19d5889ad inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allow store merging for the specified type after legalization in addition to before legalization.  <a href="classllvm_1_1AMDGPUTargetLowering.html#aefa65434116c09d02df76de19d5889ad">More...</a><br /></td></tr>
<tr class="separator:aefa65434116c09d02df76de19d5889ad inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7a9478d27cc96e1005772d3e47de7b5 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#af7a9478d27cc96e1005772d3e47de7b5">isFsqrtCheap</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Operand, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:af7a9478d27cc96e1005772d3e47de7b5 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if SQRT(X) shouldn't be replaced with X*RSQRT(X).  <a href="classllvm_1_1AMDGPUTargetLowering.html#af7a9478d27cc96e1005772d3e47de7b5">More...</a><br /></td></tr>
<tr class="separator:af7a9478d27cc96e1005772d3e47de7b5 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7096330c4dedf69342af3e87084027f inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#aa7096330c4dedf69342af3e87084027f">getSqrtEstimate</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Operand, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, int <a class="el" href="classllvm_1_1TargetLoweringBase.html#a0cbb26a6b04c9a328e0e0966881da33fa8e243db2e3806dcf4997c408a355ddfc">Enabled</a>, int &amp;RefinementSteps, <a class="el" href="classbool.html">bool</a> &amp;UseOneConstNR, <a class="el" href="classbool.html">bool</a> Reciprocal) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:aa7096330c4dedf69342af3e87084027f inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hooks for building estimates in place of slower divisions and square roots.  <a href="classllvm_1_1AMDGPUTargetLowering.html#aa7096330c4dedf69342af3e87084027f">More...</a><br /></td></tr>
<tr class="separator:aa7096330c4dedf69342af3e87084027f inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab896bc8d88c40cb995c6286c2204e260 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#ab896bc8d88c40cb995c6286c2204e260">getRecipEstimate</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Operand, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, int <a class="el" href="classllvm_1_1TargetLoweringBase.html#a0cbb26a6b04c9a328e0e0966881da33fa8e243db2e3806dcf4997c408a355ddfc">Enabled</a>, int &amp;RefinementSteps) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:ab896bc8d88c40cb995c6286c2204e260 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a reciprocal estimate value for the input operand.  <a href="classllvm_1_1AMDGPUTargetLowering.html#ab896bc8d88c40cb995c6286c2204e260">More...</a><br /></td></tr>
<tr class="separator:ab896bc8d88c40cb995c6286c2204e260 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a251b4037da222d49a7b332d241f63ea6 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a251b4037da222d49a7b332d241f63ea6">computeKnownBitsForTargetNode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="structllvm_1_1KnownBits.html">KnownBits</a> &amp;Known, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>=0) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a251b4037da222d49a7b332d241f63ea6 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determine which of the bits specified in <code>Mask</code> are known to be either zero or one and return them in the <code>KnownZero</code> and <code>KnownOne</code> bitsets.  <a href="classllvm_1_1AMDGPUTargetLowering.html#a251b4037da222d49a7b332d241f63ea6">More...</a><br /></td></tr>
<tr class="separator:a251b4037da222d49a7b332d241f63ea6 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06b5f6e2134c6eaee1e1e95b5468c0be inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a06b5f6e2134c6eaee1e1e95b5468c0be">ComputeNumSignBitsForTargetNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>=0) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a06b5f6e2134c6eaee1e1e95b5468c0be inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">This method can be implemented by targets that want to expose additional information about sign bits to the DAG <a class="el" href="classllvm_1_1Combiner.html">Combiner</a>.  <a href="classllvm_1_1AMDGPUTargetLowering.html#a06b5f6e2134c6eaee1e1e95b5468c0be">More...</a><br /></td></tr>
<tr class="separator:a06b5f6e2134c6eaee1e1e95b5468c0be inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0c4ae07ac6d74f8f7b4e8f8a04f4bd5 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#ac0c4ae07ac6d74f8f7b4e8f8a04f4bd5">CreateLiveInRegister</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;SL, <a class="el" href="classbool.html">bool</a> RawReg=<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac0c4ae07ac6d74f8f7b4e8f8a04f4bd5 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper function that adds Reg to the LiveIn list of the DAG's <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a>.  <a href="classllvm_1_1AMDGPUTargetLowering.html#ac0c4ae07ac6d74f8f7b4e8f8a04f4bd5">More...</a><br /></td></tr>
<tr class="separator:ac0c4ae07ac6d74f8f7b4e8f8a04f4bd5 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00fc410befc0e62642a2ee6f6a155373 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a00fc410befc0e62642a2ee6f6a155373">CreateLiveInRegister</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a00fc410befc0e62642a2ee6f6a155373 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1e7d8bd0d0ab89e14eea5d99dd5dc4c inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#ac1e7d8bd0d0ab89e14eea5d99dd5dc4c">CreateLiveInRegisterRaw</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ac1e7d8bd0d0ab89e14eea5d99dd5dc4c inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c10e3651139ad6ec8af95a7b7fb152d inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a9c10e3651139ad6ec8af95a7b7fb152d">loadStackInputValue</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;SL, int64_t Offset) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9c10e3651139ad6ec8af95a7b7fb152d inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Similar to CreateLiveInRegister, except value maybe loaded from a stack slot rather than passed in a register.  <a href="classllvm_1_1AMDGPUTargetLowering.html#a9c10e3651139ad6ec8af95a7b7fb152d">More...</a><br /></td></tr>
<tr class="separator:a9c10e3651139ad6ec8af95a7b7fb152d inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c9659f794755f065314788b9546ea82 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a1c9659f794755f065314788b9546ea82">storeStackInputValue</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;SL, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ArgVal, int64_t Offset) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a1c9659f794755f065314788b9546ea82 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e1294084507417fe6404d7b7b9c9471 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a6e1294084507417fe6404d7b7b9c9471">loadInputValue</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;SL, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1ArgDescriptor.html">ArgDescriptor</a> &amp;<a class="el" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6e1294084507417fe6404d7b7b9c9471 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a663b4deab0378b73e460588d96871a inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuint32__t.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a5a663b4deab0378b73e460588d96871a">getImplicitParameterOffset</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#aabb66ae6636b6dbd45c1b66dd9353821">ImplicitParameter</a> Param) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5a663b4deab0378b73e460588d96871a inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper function that returns the byte offset of the given type of implicit parameter.  <a href="classllvm_1_1AMDGPUTargetLowering.html#a5a663b4deab0378b73e460588d96871a">More...</a><br /></td></tr>
<tr class="separator:a5a663b4deab0378b73e460588d96871a inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59e1cdbcaa50512155d71c575f450946 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a59e1cdbcaa50512155d71c575f450946">getFenceOperandTy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a59e1cdbcaa50512155d71c575f450946 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the type for operands of fence.  <a href="classllvm_1_1AMDGPUTargetLowering.html#a59e1cdbcaa50512155d71c575f450946">More...</a><br /></td></tr>
<tr class="separator:a59e1cdbcaa50512155d71c575f450946 inherit pub_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1TargetLowering"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classllvm_1_1TargetLowering')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1TargetLowering.html">llvm::TargetLowering</a></td></tr>
<tr class="memitem:aaa96f111a59a7a2e7f9c689b344543df inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#aaa96f111a59a7a2e7f9c689b344543df">TargetLowering</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLowering.html">TargetLowering</a> &amp;)=delete</td></tr>
<tr class="separator:aaa96f111a59a7a2e7f9c689b344543df inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fb4ac9652b870ac7649f238edf44025 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLowering.html">TargetLowering</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a0fb4ac9652b870ac7649f238edf44025">operator=</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLowering.html">TargetLowering</a> &amp;)=delete</td></tr>
<tr class="separator:a0fb4ac9652b870ac7649f238edf44025 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe1e996d32560cca1f0a7d85b691a4ec inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#afe1e996d32560cca1f0a7d85b691a4ec">TargetLowering</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;TM)</td></tr>
<tr class="memdesc:afe1e996d32560cca1f0a7d85b691a4ec inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">NOTE: The <a class="el" href="classllvm_1_1TargetMachine.html" title="Primary interface to the complete machine description for the target machine. ">TargetMachine</a> owns TLOF.  <a href="classllvm_1_1TargetLowering.html#afe1e996d32560cca1f0a7d85b691a4ec">More...</a><br /></td></tr>
<tr class="separator:afe1e996d32560cca1f0a7d85b691a4ec inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a946fedb8af1dc83622a53b2ebdd1c7ad inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a946fedb8af1dc83622a53b2ebdd1c7ad">isPositionIndependent</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a946fedb8af1dc83622a53b2ebdd1c7ad inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9d63fccccfc98800dc7c8bb11356e90 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ad9d63fccccfc98800dc7c8bb11356e90">getPreIndexedAddressParts</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;, <a class="el" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad9d63fccccfc98800dc7c8bb11356e90 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true by value, base pointer and offset pointer and addressing mode by reference if the node's address can be legally represented as pre-indexed load / store address.  <a href="classllvm_1_1TargetLowering.html#ad9d63fccccfc98800dc7c8bb11356e90">More...</a><br /></td></tr>
<tr class="separator:ad9d63fccccfc98800dc7c8bb11356e90 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac01f44d948268acd41c5994ea6cc1369 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ac01f44d948268acd41c5994ea6cc1369">getPostIndexedAddressParts</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;, <a class="el" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac01f44d948268acd41c5994ea6cc1369 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true by value, base pointer and offset pointer and addressing mode by reference if this node can be combined with a load / store to form a post-indexed load / store.  <a href="classllvm_1_1TargetLowering.html#ac01f44d948268acd41c5994ea6cc1369">More...</a><br /></td></tr>
<tr class="separator:ac01f44d948268acd41c5994ea6cc1369 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97f597434d447bcc927007f32b35d3d4 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a97f597434d447bcc927007f32b35d3d4">isIndexingLegal</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="classllvm_1_1Base.html">Base</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> Offset, <a class="el" href="classbool.html">bool</a> IsPre, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a97f597434d447bcc927007f32b35d3d4 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the specified base+offset is a legal indexed addressing mode for this target.  <a href="classllvm_1_1TargetLowering.html#a97f597434d447bcc927007f32b35d3d4">More...</a><br /></td></tr>
<tr class="separator:a97f597434d447bcc927007f32b35d3d4 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc0f0b496eb788d740e4fa54b82f4477 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#adc0f0b496eb788d740e4fa54b82f4477">getJumpTableEncoding</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:adc0f0b496eb788d740e4fa54b82f4477 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the entry encoding for a jump table in the current function.  <a href="classllvm_1_1TargetLowering.html#adc0f0b496eb788d740e4fa54b82f4477">More...</a><br /></td></tr>
<tr class="separator:adc0f0b496eb788d740e4fa54b82f4477 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66b7347d565b5cc91537753f9b8978dd inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCExpr.html">MCExpr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a66b7347d565b5cc91537753f9b8978dd">LowerCustomJumpTableEntry</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineJumpTableInfo.html">MachineJumpTableInfo</a> *, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *, <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classllvm_1_1MCContext.html">MCContext</a> &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a66b7347d565b5cc91537753f9b8978dd inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa515729d5d6441d6c9aa337986629320 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#aa515729d5d6441d6c9aa337986629320">getPICJumpTableRelocBase</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Table, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa515729d5d6441d6c9aa337986629320 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns relocation base for the given PIC jumptable.  <a href="classllvm_1_1TargetLowering.html#aa515729d5d6441d6c9aa337986629320">More...</a><br /></td></tr>
<tr class="separator:aa515729d5d6441d6c9aa337986629320 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c644b2264cbfb220c327b1c6aa9ebf7 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCExpr.html">MCExpr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a0c644b2264cbfb220c327b1c6aa9ebf7">getPICJumpTableRelocBaseExpr</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF, <a class="el" href="classunsigned.html">unsigned</a> JTI, <a class="el" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0c644b2264cbfb220c327b1c6aa9ebf7 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">This returns the relocation base for the given PIC jumptable, the same as getPICJumpTableRelocBase, but as an <a class="el" href="classllvm_1_1MCExpr.html" title="Base class for the full range of assembler expressions which are needed for parsing. ">MCExpr</a>.  <a href="classllvm_1_1TargetLowering.html#a0c644b2264cbfb220c327b1c6aa9ebf7">More...</a><br /></td></tr>
<tr class="separator:a0c644b2264cbfb220c327b1c6aa9ebf7 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae5737c5c8f1d8355f5679a668b9dbbe inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#aae5737c5c8f1d8355f5679a668b9dbbe">isInTailCallPosition</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classNode.html">Node</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Chain) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aae5737c5c8f1d8355f5679a668b9dbbe inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> whether a given call node is in tail position within its function.  <a href="classllvm_1_1TargetLowering.html#aae5737c5c8f1d8355f5679a668b9dbbe">More...</a><br /></td></tr>
<tr class="separator:aae5737c5c8f1d8355f5679a668b9dbbe inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e836f71ed0ea3e2bdd35923fe5364b8 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a2e836f71ed0ea3e2bdd35923fe5364b8">softenSetCCOperands</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;NewLHS, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;NewRHS, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> &amp;CCCode, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> OldLHS, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> OldRHS) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a2e836f71ed0ea3e2bdd35923fe5364b8 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Soften the operands of a comparison.  <a href="classllvm_1_1TargetLowering.html#a2e836f71ed0ea3e2bdd35923fe5364b8">More...</a><br /></td></tr>
<tr class="separator:a2e836f71ed0ea3e2bdd35923fe5364b8 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab82eaadc35982883624fe254b6327458 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ab82eaadc35982883624fe254b6327458">softenSetCCOperands</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;NewLHS, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;NewRHS, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> &amp;CCCode, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> OldLHS, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> OldRHS, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Chain, <a class="el" href="classbool.html">bool</a> IsSignaling=<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab82eaadc35982883624fe254b6327458 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30f3f5dc999b1dda8f20ff2242ea285a inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a30f3f5dc999b1dda8f20ff2242ea285a">makeLibCall</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="namespacellvm_1_1RTLIB.html#a50a0bab21f1d14a86a1483ec283e4447">RTLIB::Libcall</a> LC, <a class="el" href="structllvm_1_1EVT.html">EVT</a> RetVT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; Ops, <a class="el" href="structllvm_1_1TargetLowering_1_1MakeLibCallOptions.html">MakeLibCallOptions</a> CallOptions, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain=<a class="el" href="classllvm_1_1SDValue.html">SDValue</a>()) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a30f3f5dc999b1dda8f20ff2242ea285a inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a pair of (return value, chain).  <a href="classllvm_1_1TargetLowering.html#a30f3f5dc999b1dda8f20ff2242ea285a">More...</a><br /></td></tr>
<tr class="separator:a30f3f5dc999b1dda8f20ff2242ea285a inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71269a2478f041a4c4651f9ca277f83a inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a71269a2478f041a4c4651f9ca277f83a">parametersInCSRMatch</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *CallerPreservedMask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &gt; &amp;ArgLocs, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;OutVals) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a71269a2478f041a4c4651f9ca277f83a inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> whether parameters to a call that are passed in callee saved registers are the same as from the calling function.  <a href="classllvm_1_1TargetLowering.html#a71269a2478f041a4c4651f9ca277f83a">More...</a><br /></td></tr>
<tr class="separator:a71269a2478f041a4c4651f9ca277f83a inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31934be053e10f5bc6d5041b06d01241 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a31934be053e10f5bc6d5041b06d01241">findOptimalMemOpLowering</a> (std::vector&lt; <a class="el" href="structllvm_1_1EVT.html">EVT</a> &gt; &amp;MemOps, <a class="el" href="classunsigned.html">unsigned</a> Limit, uint64_t <a class="el" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, <a class="el" href="classunsigned.html">unsigned</a> DstAlign, <a class="el" href="classunsigned.html">unsigned</a> SrcAlign, <a class="el" href="classbool.html">bool</a> IsMemset, <a class="el" href="classbool.html">bool</a> ZeroMemset, <a class="el" href="classbool.html">bool</a> MemcpyStrSrc, <a class="el" href="classbool.html">bool</a> AllowOverlap, <a class="el" href="classunsigned.html">unsigned</a> DstAS, <a class="el" href="classunsigned.html">unsigned</a> SrcAS, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AttributeList.html">AttributeList</a> &amp;FuncAttributes) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a31934be053e10f5bc6d5041b06d01241 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determines the optimal series of memory ops to replace the memset / memcpy.  <a href="classllvm_1_1TargetLowering.html#a31934be053e10f5bc6d5041b06d01241">More...</a><br /></td></tr>
<tr class="separator:a31934be053e10f5bc6d5041b06d01241 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54ab2a707d23f0441c0f3e4dd8082239 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a54ab2a707d23f0441c0f3e4dd8082239">ShrinkDemandedConstant</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Demanded, <a class="el" href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html">TargetLoweringOpt</a> &amp;TLO) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a54ab2a707d23f0441c0f3e4dd8082239 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> to see if the specified operand of the specified instruction is a constant integer.  <a href="classllvm_1_1TargetLowering.html#a54ab2a707d23f0441c0f3e4dd8082239">More...</a><br /></td></tr>
<tr class="separator:a54ab2a707d23f0441c0f3e4dd8082239 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab315a1da424d94b50b9d7f6b5f8a861d inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ab315a1da424d94b50b9d7f6b5f8a861d">targetShrinkDemandedConstant</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Demanded, <a class="el" href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html">TargetLoweringOpt</a> &amp;TLO) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab315a1da424d94b50b9d7f6b5f8a861d inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a794008429218ce6d45147c450cb769fa inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a794008429218ce6d45147c450cb769fa">ShrinkDemandedOp</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classunsigned.html">unsigned</a> BitWidth, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Demanded, <a class="el" href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html">TargetLoweringOpt</a> &amp;TLO) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a794008429218ce6d45147c450cb769fa inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert x+y to (VT)((SmallVT)x+(SmallVT)y) if the casts are free.  <a href="classllvm_1_1TargetLowering.html#a794008429218ce6d45147c450cb769fa">More...</a><br /></td></tr>
<tr class="separator:a794008429218ce6d45147c450cb769fa inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6d77ede0c0d9cc01cf96c45e4d6baa4 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#aa6d77ede0c0d9cc01cf96c45e4d6baa4">SimplifyDemandedBits</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1DemandedBits.html">DemandedBits</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts, <a class="el" href="structllvm_1_1KnownBits.html">KnownBits</a> &amp;Known, <a class="el" href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html">TargetLoweringOpt</a> &amp;TLO, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>=0, <a class="el" href="classbool.html">bool</a> AssumeSingleUse=<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa6d77ede0c0d9cc01cf96c45e4d6baa4 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Look at Op.  <a href="classllvm_1_1TargetLowering.html#aa6d77ede0c0d9cc01cf96c45e4d6baa4">More...</a><br /></td></tr>
<tr class="separator:aa6d77ede0c0d9cc01cf96c45e4d6baa4 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad91444fa2b4739c6740dada187105a8c inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ad91444fa2b4739c6740dada187105a8c">SimplifyDemandedBits</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1DemandedBits.html">DemandedBits</a>, <a class="el" href="structllvm_1_1KnownBits.html">KnownBits</a> &amp;Known, <a class="el" href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html">TargetLoweringOpt</a> &amp;TLO, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>=0, <a class="el" href="classbool.html">bool</a> AssumeSingleUse=<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad91444fa2b4739c6740dada187105a8c inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper wrapper around SimplifyDemandedBits, demanding all elements.  <a href="classllvm_1_1TargetLowering.html#ad91444fa2b4739c6740dada187105a8c">More...</a><br /></td></tr>
<tr class="separator:ad91444fa2b4739c6740dada187105a8c inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a460af560380cbbc728685c1298888956 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a460af560380cbbc728685c1298888956">SimplifyDemandedBits</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedMask, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a460af560380cbbc728685c1298888956 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper wrapper around SimplifyDemandedBits.  <a href="classllvm_1_1TargetLowering.html#a460af560380cbbc728685c1298888956">More...</a><br /></td></tr>
<tr class="separator:a460af560380cbbc728685c1298888956 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af838687281aea5e3967521fa0075b519 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#af838687281aea5e3967521fa0075b519">SimplifyMultipleUseDemandedBits</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1DemandedBits.html">DemandedBits</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af838687281aea5e3967521fa0075b519 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">More limited version of SimplifyDemandedBits that can be used to "look
through" ops that don't contribute to the DemandedBits/DemandedElts - bitwise ops etc.  <a href="classllvm_1_1TargetLowering.html#af838687281aea5e3967521fa0075b519">More...</a><br /></td></tr>
<tr class="separator:af838687281aea5e3967521fa0075b519 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13766ecddfb7da212a5b7623dd58725f inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a13766ecddfb7da212a5b7623dd58725f">SimplifyDemandedVectorElts</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedEltMask, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownUndef, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownZero, <a class="el" href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html">TargetLoweringOpt</a> &amp;TLO, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>=0, <a class="el" href="classbool.html">bool</a> AssumeSingleUse=<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a13766ecddfb7da212a5b7623dd58725f inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Look at Vector Op.  <a href="classllvm_1_1TargetLowering.html#a13766ecddfb7da212a5b7623dd58725f">More...</a><br /></td></tr>
<tr class="separator:a13766ecddfb7da212a5b7623dd58725f inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4868d30d27bc220041e7f5a93ab6861 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#af4868d30d27bc220041e7f5a93ab6861">SimplifyDemandedVectorElts</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownUndef, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownZero, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af4868d30d27bc220041e7f5a93ab6861 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper wrapper around SimplifyDemandedVectorElts.  <a href="classllvm_1_1TargetLowering.html#af4868d30d27bc220041e7f5a93ab6861">More...</a><br /></td></tr>
<tr class="separator:af4868d30d27bc220041e7f5a93ab6861 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2117bd386bdbed11ed20ee13f65376b inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#af2117bd386bdbed11ed20ee13f65376b">computeKnownBitsForTargetInstr</a> (<a class="el" href="classllvm_1_1GISelKnownBits.html">GISelKnownBits</a> &amp;Analysis, <a class="el" href="classllvm_1_1Register.html">Register</a> R, <a class="el" href="structllvm_1_1KnownBits.html">KnownBits</a> &amp;Known, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>=0) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af2117bd386bdbed11ed20ee13f65376b inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determine which of the bits specified in Mask are known to be either zero or one and return them in the KnownZero/KnownOne bitsets.  <a href="classllvm_1_1TargetLowering.html#af2117bd386bdbed11ed20ee13f65376b">More...</a><br /></td></tr>
<tr class="separator:af2117bd386bdbed11ed20ee13f65376b inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71cf568b5e1f19d6382926d2634acd2c inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a71cf568b5e1f19d6382926d2634acd2c">SimplifyDemandedVectorEltsForTargetNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownUndef, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownZero, <a class="el" href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html">TargetLoweringOpt</a> &amp;TLO, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>=0) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a71cf568b5e1f19d6382926d2634acd2c inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Attempt to simplify any target nodes based on the demanded vector elements, returning true on success.  <a href="classllvm_1_1TargetLowering.html#a71cf568b5e1f19d6382926d2634acd2c">More...</a><br /></td></tr>
<tr class="separator:a71cf568b5e1f19d6382926d2634acd2c inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8b94f8e9d7cd31e49c932250de8bf0e inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#aa8b94f8e9d7cd31e49c932250de8bf0e">SimplifyDemandedBitsForTargetNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1DemandedBits.html">DemandedBits</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts, <a class="el" href="structllvm_1_1KnownBits.html">KnownBits</a> &amp;Known, <a class="el" href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html">TargetLoweringOpt</a> &amp;TLO, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>=0) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa8b94f8e9d7cd31e49c932250de8bf0e inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Attempt to simplify any target nodes based on the demanded bits/elts, returning true on success.  <a href="classllvm_1_1TargetLowering.html#aa8b94f8e9d7cd31e49c932250de8bf0e">More...</a><br /></td></tr>
<tr class="separator:aa8b94f8e9d7cd31e49c932250de8bf0e inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ffeb949f6e945ab38edfca83ff24431 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a9ffeb949f6e945ab38edfca83ff24431">SimplifyMultipleUseDemandedBitsForTargetNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1DemandedBits.html">DemandedBits</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9ffeb949f6e945ab38edfca83ff24431 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">More limited version of SimplifyDemandedBits that can be used to "look
through" ops that don't contribute to the DemandedBits/DemandedElts - bitwise ops etc.  <a href="classllvm_1_1TargetLowering.html#a9ffeb949f6e945ab38edfca83ff24431">More...</a><br /></td></tr>
<tr class="separator:a9ffeb949f6e945ab38edfca83ff24431 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1e23426caed5f96a3f807b39f4c1b14 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#aa1e23426caed5f96a3f807b39f4c1b14">buildLegalVectorShuffle</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> N0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> N1, <a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa1e23426caed5f96a3f807b39f4c1b14 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tries to build a legal vector shuffle using the provided parameters or equivalent variations.  <a href="classllvm_1_1TargetLowering.html#aa1e23426caed5f96a3f807b39f4c1b14">More...</a><br /></td></tr>
<tr class="separator:aa1e23426caed5f96a3f807b39f4c1b14 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0ca2613f95bcc8581dbc7cf80a3e3d6 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Constant.html">Constant</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ad0ca2613f95bcc8581dbc7cf80a3e3d6">getTargetConstantFromLoad</a> (<a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *LD) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad0ca2613f95bcc8581dbc7cf80a3e3d6 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">This method returns the constant pool value that will be loaded by LD.  <a href="classllvm_1_1TargetLowering.html#ad0ca2613f95bcc8581dbc7cf80a3e3d6">More...</a><br /></td></tr>
<tr class="separator:ad0ca2613f95bcc8581dbc7cf80a3e3d6 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac34320b14fa50acc632832041dc6a2a5 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ac34320b14fa50acc632832041dc6a2a5">isConstTrueVal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac34320b14fa50acc632832041dc6a2a5 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return if the N is a constant or constant vector equal to the true value from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a79adbcc34e24b86ef8a216a34ccf5af8" title="For targets without i1 registers, this gives the nature of the high-bits of boolean values held in ty...">getBooleanContents()</a>.  <a href="classllvm_1_1TargetLowering.html#ac34320b14fa50acc632832041dc6a2a5">More...</a><br /></td></tr>
<tr class="separator:ac34320b14fa50acc632832041dc6a2a5 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a599b5e752f565b3291b5cffcea6f83ce inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a599b5e752f565b3291b5cffcea6f83ce">isConstFalseVal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a599b5e752f565b3291b5cffcea6f83ce inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return if the N is a constant or constant vector equal to the false value from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a79adbcc34e24b86ef8a216a34ccf5af8" title="For targets without i1 registers, this gives the nature of the high-bits of boolean values held in ty...">getBooleanContents()</a>.  <a href="classllvm_1_1TargetLowering.html#a599b5e752f565b3291b5cffcea6f83ce">More...</a><br /></td></tr>
<tr class="separator:a599b5e752f565b3291b5cffcea6f83ce inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac39c56aa177d8ff22fcffe90bd43ca8a inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ac39c56aa177d8ff22fcffe90bd43ca8a">isExtendedTrueVal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classbool.html">bool</a> SExt) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac39c56aa177d8ff22fcffe90bd43ca8a inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return if <code>N</code> is a True value when extended to <code>VT</code>.  <a href="classllvm_1_1TargetLowering.html#ac39c56aa177d8ff22fcffe90bd43ca8a">More...</a><br /></td></tr>
<tr class="separator:ac39c56aa177d8ff22fcffe90bd43ca8a inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac16686da29a8a1a231b6a18209c7558c inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ac16686da29a8a1a231b6a18209c7558c">SimplifySetCC</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> N0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> N1, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> Cond, <a class="el" href="classbool.html">bool</a> foldBooleans, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac16686da29a8a1a231b6a18209c7558c inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to simplify a setcc built with the specified operands and cc.  <a href="classllvm_1_1TargetLowering.html#ac16686da29a8a1a231b6a18209c7558c">More...</a><br /></td></tr>
<tr class="separator:ac16686da29a8a1a231b6a18209c7558c inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fb3dd542dde309c8e94f2a54f041814 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a5fb3dd542dde309c8e94f2a54f041814">unwrapAddress</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a5fb3dd542dde309c8e94f2a54f041814 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaa48a9ffc9de44a999a9862667ce082 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#adaa48a9ffc9de44a999a9862667ce082">isGAPlusOffset</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *&amp;GA, int64_t &amp;Offset) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:adaa48a9ffc9de44a999a9862667ce082 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true (and the <a class="el" href="classllvm_1_1GlobalValue.html">GlobalValue</a> and the offset) if the node is a GlobalAddress + offset.  <a href="classllvm_1_1TargetLowering.html#adaa48a9ffc9de44a999a9862667ce082">More...</a><br /></td></tr>
<tr class="separator:adaa48a9ffc9de44a999a9862667ce082 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acadf633df07f9e11330ae99edf3e1bb7 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#acadf633df07f9e11330ae99edf3e1bb7">isDesirableToCommuteWithShift</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="namespacellvm.html#aa6d856e4879bb775617f8c3634773b7a">CombineLevel</a> Level) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:acadf633df07f9e11330ae99edf3e1bb7 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it is profitable to move this shift by a constant amount though its operand, adjusting any immediate operands as necessary to preserve semantics.  <a href="classllvm_1_1TargetLowering.html#acadf633df07f9e11330ae99edf3e1bb7">More...</a><br /></td></tr>
<tr class="separator:acadf633df07f9e11330ae99edf3e1bb7 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0f5ed52fc25cb051265a7b91d4fa96f inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ac0f5ed52fc25cb051265a7b91d4fa96f">isDesirableToCombineBuildVectorToShuffleTruncate</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; ShuffleMask, <a class="el" href="structllvm_1_1EVT.html">EVT</a> SrcVT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> TruncVT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ac0f5ed52fc25cb051265a7b91d4fa96f inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff7c382c626528004a59c365a2bc7e98 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#aff7c382c626528004a59c365a2bc7e98">isDesirableToTransformToIntegerOp</a> (<a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aff7c382c626528004a59c365a2bc7e98 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it is profitable for dag combiner to transform a floating point op of specified opcode to a equivalent op of an integer type.  <a href="classllvm_1_1TargetLowering.html#aff7c382c626528004a59c365a2bc7e98">More...</a><br /></td></tr>
<tr class="separator:aff7c382c626528004a59c365a2bc7e98 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67dd43e2dfeed538828a0028fef372d3 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a67dd43e2dfeed538828a0028fef372d3">IsDesirableToPromoteOp</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a67dd43e2dfeed538828a0028fef372d3 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">This method query the target whether it is beneficial for dag combiner to promote the specified node.  <a href="classllvm_1_1TargetLowering.html#a67dd43e2dfeed538828a0028fef372d3">More...</a><br /></td></tr>
<tr class="separator:a67dd43e2dfeed538828a0028fef372d3 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17694ad399c24aae0d2c0ecfbecfea5a inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a17694ad399c24aae0d2c0ecfbecfea5a">supportSwiftError</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a17694ad399c24aae0d2c0ecfbecfea5a inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the target supports swifterror attribute.  <a href="classllvm_1_1TargetLowering.html#a17694ad399c24aae0d2c0ecfbecfea5a">More...</a><br /></td></tr>
<tr class="separator:a17694ad399c24aae0d2c0ecfbecfea5a inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a9d73e0f96a8ba428fb0cf7a611583c inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classchar.html">char</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a6a9d73e0f96a8ba428fb0cf7a611583c">isNegatibleForFree</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> LegalOperations, <a class="el" href="classbool.html">bool</a> ForCodeSize, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>=0) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6a9d73e0f96a8ba428fb0cf7a611583c inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return 1 if we can compute the negated form of the specified expression for the same cost as the expression itself, or 2 if we can compute the negated form more cheaply than the expression itself.  <a href="classllvm_1_1TargetLowering.html#a6a9d73e0f96a8ba428fb0cf7a611583c">More...</a><br /></td></tr>
<tr class="separator:a6a9d73e0f96a8ba428fb0cf7a611583c inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a215df6b7be2cbb5a42170fca127a3306 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a215df6b7be2cbb5a42170fca127a3306">getNegatedExpression</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> LegalOperations, <a class="el" href="classbool.html">bool</a> ForCodeSize, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>=0) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a215df6b7be2cbb5a42170fca127a3306 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">If isNegatibleForFree returns true, return the newly negated expression.  <a href="classllvm_1_1TargetLowering.html#a215df6b7be2cbb5a42170fca127a3306">More...</a><br /></td></tr>
<tr class="separator:a215df6b7be2cbb5a42170fca127a3306 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85c180916a0b56a2cf0168cb2fa79d44 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a85c180916a0b56a2cf0168cb2fa79d44">LowerCallTo</a> (<a class="el" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html">CallLoweringInfo</a> &amp;CLI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a85c180916a0b56a2cf0168cb2fa79d44 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function lowers an abstract call to a function into an actual call.  <a href="classllvm_1_1TargetLowering.html#a85c180916a0b56a2cf0168cb2fa79d44">More...</a><br /></td></tr>
<tr class="separator:a85c180916a0b56a2cf0168cb2fa79d44 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ca7974b9fac2a640e6a769d98f3e194 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a2ca7974b9fac2a640e6a769d98f3e194">HandleByVal</a> (<a class="el" href="classllvm_1_1CCState.html">CCState</a> *, <a class="el" href="classunsigned.html">unsigned</a> &amp;, <a class="el" href="classunsigned.html">unsigned</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a2ca7974b9fac2a640e6a769d98f3e194 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target-specific cleanup for formal ByVal parameters.  <a href="classllvm_1_1TargetLowering.html#a2ca7974b9fac2a640e6a769d98f3e194">More...</a><br /></td></tr>
<tr class="separator:a2ca7974b9fac2a640e6a769d98f3e194 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a138a6e09184eae2d1d412cd4e8d60e11 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a138a6e09184eae2d1d412cd4e8d60e11">isUsedByReturnOnly</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a138a6e09184eae2d1d412cd4e8d60e11 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if result of the specified node is used by a return node only.  <a href="classllvm_1_1TargetLowering.html#a138a6e09184eae2d1d412cd4e8d60e11">More...</a><br /></td></tr>
<tr class="separator:a138a6e09184eae2d1d412cd4e8d60e11 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad12b1d8bf790953adcaa323d75dcae55 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ad12b1d8bf790953adcaa323d75dcae55">getClearCacheBuiltinName</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad12b1d8bf790953adcaa323d75dcae55 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the builtin name for the __builtin___clear_cache intrinsic Default is to invoke the clear cache library call.  <a href="classllvm_1_1TargetLowering.html#ad12b1d8bf790953adcaa323d75dcae55">More...</a><br /></td></tr>
<tr class="separator:ad12b1d8bf790953adcaa323d75dcae55 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b10a312e4ab7eb05f1b88f6e5eb8e56 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a2b10a312e4ab7eb05f1b88f6e5eb8e56">getTypeForExtReturn</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="el" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">ISD::NodeType</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a2b10a312e4ab7eb05f1b88f6e5eb8e56 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the type that should be used to zero or sign extend a zeroext/signext integer return value.  <a href="classllvm_1_1TargetLowering.html#a2b10a312e4ab7eb05f1b88f6e5eb8e56">More...</a><br /></td></tr>
<tr class="separator:a2b10a312e4ab7eb05f1b88f6e5eb8e56 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d1831d79abc9da9bf293083a712a7a8 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a2d1831d79abc9da9bf293083a712a7a8">functionArgumentNeedsConsecutiveRegisters</a> (<a class="el" href="classllvm_1_1Type.html">Type</a> *Ty, <a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <a class="el" href="classbool.html">bool</a> isVarArg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a2d1831d79abc9da9bf293083a712a7a8 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">For some targets, an LLVM struct type must be broken down into multiple simple types, but the calling convention specifies that the entire struct must be passed in a block of consecutive registers.  <a href="classllvm_1_1TargetLowering.html#a2d1831d79abc9da9bf293083a712a7a8">More...</a><br /></td></tr>
<tr class="separator:a2d1831d79abc9da9bf293083a712a7a8 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac030eb4ba5f177779c4f903fabfdb285 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ac030eb4ba5f177779c4f903fabfdb285">shouldSplitFunctionArgumentsAsLittleEndian</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac030eb4ba5f177779c4f903fabfdb285 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">For most targets, an LLVM type must be broken down into multiple smaller types.  <a href="classllvm_1_1TargetLowering.html#ac030eb4ba5f177779c4f903fabfdb285">More...</a><br /></td></tr>
<tr class="separator:ac030eb4ba5f177779c4f903fabfdb285 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e3337f413b4a84ba8cf0e3f917b0f13 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a3e3337f413b4a84ba8cf0e3f917b0f13">getScratchRegisters</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3e3337f413b4a84ba8cf0e3f917b0f13 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a 0 terminated array of registers that can be safely used as scratch registers.  <a href="classllvm_1_1TargetLowering.html#a3e3337f413b4a84ba8cf0e3f917b0f13">More...</a><br /></td></tr>
<tr class="separator:a3e3337f413b4a84ba8cf0e3f917b0f13 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c8ebb50f3043a4715d5a182288e8c82 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a4c8ebb50f3043a4715d5a182288e8c82">prepareVolatileOrAtomicLoad</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4c8ebb50f3043a4715d5a182288e8c82 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">This callback is used to prepare for a volatile or atomic load.  <a href="classllvm_1_1TargetLowering.html#a4c8ebb50f3043a4715d5a182288e8c82">More...</a><br /></td></tr>
<tr class="separator:a4c8ebb50f3043a4715d5a182288e8c82 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab480da2e8f938f9e3babcde7811f56fc inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ab480da2e8f938f9e3babcde7811f56fc">getMMOFlags</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> &amp;<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab480da2e8f938f9e3babcde7811f56fc inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">This callback is used to inspect load/store instructions and add target-specific <a class="el" href="classllvm_1_1MachineMemOperand.html" title="A description of a memory reference used in the backend. ">MachineMemOperand</a> flags to them.  <a href="classllvm_1_1TargetLowering.html#ab480da2e8f938f9e3babcde7811f56fc">More...</a><br /></td></tr>
<tr class="separator:ab480da2e8f938f9e3babcde7811f56fc inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4917eb10ee8793073dd2c4a4b43c4d6e inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a4917eb10ee8793073dd2c4a4b43c4d6e">lowerAtomicStoreAsStoreSDNode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1StoreInst.html">StoreInst</a> &amp;<a class="el" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4917eb10ee8793073dd2c4a4b43c4d6e inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Should <a class="el" href="classllvm_1_1SelectionDAG.html" title="This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...">SelectionDAG</a> lower an atomic store of the given kind as a normal <a class="el" href="classllvm_1_1StoreSDNode.html" title="This class is used to represent ISD::STORE nodes. ">StoreSDNode</a> (as opposed to an <a class="el" href="classllvm_1_1AtomicSDNode.html" title="This is an SDNode representing atomic operations. ">AtomicSDNode</a>)? NOTE: The intention is to eventually migrate all targets to the using StoreSDNodes, but porting is being done target at a time.  <a href="classllvm_1_1TargetLowering.html#a4917eb10ee8793073dd2c4a4b43c4d6e">More...</a><br /></td></tr>
<tr class="separator:a4917eb10ee8793073dd2c4a4b43c4d6e inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3460d35eb4a1a0ba43d70b8df24c40e inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ac3460d35eb4a1a0ba43d70b8df24c40e">lowerAtomicLoadAsLoadSDNode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LoadInst.html">LoadInst</a> &amp;LI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac3460d35eb4a1a0ba43d70b8df24c40e inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Should <a class="el" href="classllvm_1_1SelectionDAG.html" title="This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...">SelectionDAG</a> lower an atomic load of the given kind as a normal <a class="el" href="classllvm_1_1LoadSDNode.html" title="This class is used to represent ISD::LOAD nodes. ">LoadSDNode</a> (as opposed to an <a class="el" href="classllvm_1_1AtomicSDNode.html" title="This is an SDNode representing atomic operations. ">AtomicSDNode</a>)? NOTE: The intention is to eventually migrate all targets to the using LoadSDNodes, but porting is being done target at a time.  <a href="classllvm_1_1TargetLowering.html#ac3460d35eb4a1a0ba43d70b8df24c40e">More...</a><br /></td></tr>
<tr class="separator:ac3460d35eb4a1a0ba43d70b8df24c40e inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0dc891688dc49785f177d7e5a000b63 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ae0dc891688dc49785f177d7e5a000b63">LowerOperationWrapper</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;<a class="el" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae0dc891688dc49785f177d7e5a000b63 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">This callback is invoked by the type legalizer to legalize nodes with an illegal operand type but legal result types.  <a href="classllvm_1_1TargetLowering.html#ae0dc891688dc49785f177d7e5a000b63">More...</a><br /></td></tr>
<tr class="separator:ae0dc891688dc49785f177d7e5a000b63 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a286f2900f4ab0248c3573bdaa46292 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1FastISel.html">FastISel</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a2a286f2900f4ab0248c3573bdaa46292">createFastISel</a> (<a class="el" href="classllvm_1_1FunctionLoweringInfo.html">FunctionLoweringInfo</a> &amp;, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLibraryInfo.html">TargetLibraryInfo</a> *) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a2a286f2900f4ab0248c3573bdaa46292 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">This method returns a target specific <a class="el" href="classllvm_1_1FastISel.html" title="This is a fast-path instruction selection class that generates poor code and doesn&#39;t support illegal ...">FastISel</a> object, or null if the target does not support "fast" ISel.  <a href="classllvm_1_1TargetLowering.html#a2a286f2900f4ab0248c3573bdaa46292">More...</a><br /></td></tr>
<tr class="separator:a2a286f2900f4ab0248c3573bdaa46292 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae4f7b25e91df6bdcdfde5c53eda539d inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#aae4f7b25e91df6bdcdfde5c53eda539d">verifyReturnAddressArgumentIsConstant</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aae4f7b25e91df6bdcdfde5c53eda539d inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa394506e609b72337e9c664ef264db8b inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#aa394506e609b72337e9c664ef264db8b">ExpandInlineAsm</a> (<a class="el" href="classllvm_1_1CallInst.html">CallInst</a> *) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa394506e609b72337e9c664ef264db8b inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">This hook allows the target to expand an inline asm call to be explicit llvm code if it wants to.  <a href="classllvm_1_1TargetLowering.html#aa394506e609b72337e9c664ef264db8b">More...</a><br /></td></tr>
<tr class="separator:aa394506e609b72337e9c664ef264db8b inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0becedf0245b872255806348853def1a inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1TargetLowering.html#a3db162658a7687e8a5df34f5a6aaa840">AsmOperandInfoVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a0becedf0245b872255806348853def1a">ParseConstraints</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="classllvm_1_1ImmutableCallSite.html">ImmutableCallSite</a> CS) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0becedf0245b872255806348853def1a inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Split up the constraint string from the inline assembly value into the specific constraints and their prefixes, and also tie in the associated operand values.  <a href="classllvm_1_1TargetLowering.html#a0becedf0245b872255806348853def1a">More...</a><br /></td></tr>
<tr class="separator:a0becedf0245b872255806348853def1a inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a039b096d4eba5c5293451f12200cd011 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abc">ConstraintWeight</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a039b096d4eba5c5293451f12200cd011">getMultipleConstraintMatchWeight</a> (<a class="el" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html">AsmOperandInfo</a> &amp;<a class="el" href="LazyValueInfo_8cpp.html#add11cb1bc38847ce70e526af765dcce7">info</a>, int maIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a039b096d4eba5c5293451f12200cd011 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Examine constraint type and operand type and determine a weight value.  <a href="classllvm_1_1TargetLowering.html#a039b096d4eba5c5293451f12200cd011">More...</a><br /></td></tr>
<tr class="separator:a039b096d4eba5c5293451f12200cd011 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9609e4232b2d3ff707a9225ea295420d inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abc">ConstraintWeight</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a9609e4232b2d3ff707a9225ea295420d">getSingleConstraintMatchWeight</a> (<a class="el" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html">AsmOperandInfo</a> &amp;<a class="el" href="LazyValueInfo_8cpp.html#add11cb1bc38847ce70e526af765dcce7">info</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *constraint) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9609e4232b2d3ff707a9225ea295420d inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Examine constraint string and operand type and determine a weight value.  <a href="classllvm_1_1TargetLowering.html#a9609e4232b2d3ff707a9225ea295420d">More...</a><br /></td></tr>
<tr class="separator:a9609e4232b2d3ff707a9225ea295420d inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb82500e7e47e76d087ce8606ae8e625 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#acb82500e7e47e76d087ce8606ae8e625">ComputeConstraintToUse</a> (<a class="el" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html">AsmOperandInfo</a> &amp;OpInfo, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *DAG=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:acb82500e7e47e76d087ce8606ae8e625 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determines the constraint code and constraint type to use for the specific <a class="el" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html" title="This contains information for each constraint that we are lowering. ">AsmOperandInfo</a>, setting OpInfo.ConstraintCode and OpInfo.ConstraintType.  <a href="classllvm_1_1TargetLowering.html#acb82500e7e47e76d087ce8606ae8e625">More...</a><br /></td></tr>
<tr class="separator:acb82500e7e47e76d087ce8606ae8e625 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81c2ce31f2561bc76682f4a76f1ba0f0 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a81c2ce31f2561bc76682f4a76f1ba0f0">getInlineAsmMemConstraint</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> ConstraintCode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a81c2ce31f2561bc76682f4a76f1ba0f0 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f014d86215983a968bd908b7e40c5c3 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a7f014d86215983a968bd908b7e40c5c3">LowerXConstraint</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> ConstraintVT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a7f014d86215983a968bd908b7e40c5c3 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to replace an X constraint, which matches anything, with another that has more specific requirements based on the type of the corresponding operand.  <a href="classllvm_1_1TargetLowering.html#a7f014d86215983a968bd908b7e40c5c3">More...</a><br /></td></tr>
<tr class="separator:a7f014d86215983a968bd908b7e40c5c3 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a556f35d8a6a0497584093bab410a2c12 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a556f35d8a6a0497584093bab410a2c12">LowerAsmOperandForConstraint</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, std::string &amp;Constraint, std::vector&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Ops, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a556f35d8a6a0497584093bab410a2c12 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower the specified operand into the Ops vector.  <a href="classllvm_1_1TargetLowering.html#a556f35d8a6a0497584093bab410a2c12">More...</a><br /></td></tr>
<tr class="separator:a556f35d8a6a0497584093bab410a2c12 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45cb0dcf1e5e9ece12337719c6c3439a inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a45cb0dcf1e5e9ece12337719c6c3439a">LowerAsmOutputForConstraint</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Chain, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Flag, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> DL, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html">AsmOperandInfo</a> &amp;OpInfo, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a45cb0dcf1e5e9ece12337719c6c3439a inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42e7033ba50e7cccfe9085a0f84d4e3c inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a42e7033ba50e7cccfe9085a0f84d4e3c">BuildSDIV</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> IsAfterLegalization, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&gt; &amp;Created) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a42e7033ba50e7cccfe9085a0f84d4e3c inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given an <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1f61c2422057e10403b2f6003543c300">ISD::SDIV</a> node expressing a divide by constant, return a DAG expression to select that will generate the same value by multiplying by a magic number.  <a href="classllvm_1_1TargetLowering.html#a42e7033ba50e7cccfe9085a0f84d4e3c">More...</a><br /></td></tr>
<tr class="separator:a42e7033ba50e7cccfe9085a0f84d4e3c inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3372ca8d012591717ba4dd72580a428a inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a3372ca8d012591717ba4dd72580a428a">BuildUDIV</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> IsAfterLegalization, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&gt; &amp;Created) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3372ca8d012591717ba4dd72580a428a inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given an <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a15637879021fa7d5226045c0668a99a8">ISD::UDIV</a> node expressing a divide by constant, return a DAG expression to select that will generate the same value by multiplying by a magic number.  <a href="classllvm_1_1TargetLowering.html#a3372ca8d012591717ba4dd72580a428a">More...</a><br /></td></tr>
<tr class="separator:a3372ca8d012591717ba4dd72580a428a inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a564bdb745698846569c2d4206baa9609 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a564bdb745698846569c2d4206baa9609">BuildSDIVPow2</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Divisor, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&gt; &amp;Created) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a564bdb745698846569c2d4206baa9609 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Targets may override this function to provide custom SDIV lowering for power-of-2 denominators.  <a href="classllvm_1_1TargetLowering.html#a564bdb745698846569c2d4206baa9609">More...</a><br /></td></tr>
<tr class="separator:a564bdb745698846569c2d4206baa9609 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad540ba702458038e9dfc70c04d4286ec inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ad540ba702458038e9dfc70c04d4286ec">combineRepeatedFPDivisors</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad540ba702458038e9dfc70c04d4286ec inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether this target prefers to combine FDIVs with the same divisor.  <a href="classllvm_1_1TargetLowering.html#ad540ba702458038e9dfc70c04d4286ec">More...</a><br /></td></tr>
<tr class="separator:ad540ba702458038e9dfc70c04d4286ec inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad49de03548b71407c924bd68bb6d487b inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ad49de03548b71407c924bd68bb6d487b">expandMUL_LOHI</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> dl, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LHS, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> RHS, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Result, <a class="el" href="structllvm_1_1EVT.html">EVT</a> HiLoVT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1TargetLoweringBase.html#aff813db965c76a7e0f64c426cded6534">MulExpansionKind</a> Kind, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LL=<a class="el" href="classllvm_1_1SDValue.html">SDValue</a>(), <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LH=<a class="el" href="classllvm_1_1SDValue.html">SDValue</a>(), <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> RL=<a class="el" href="classllvm_1_1SDValue.html">SDValue</a>(), <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> RH=<a class="el" href="classllvm_1_1SDValue.html">SDValue</a>()) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad49de03548b71407c924bd68bb6d487b inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expand a MUL or [US]MUL_LOHI of n-bit values into two or four nodes, respectively, each computing an n/2-bit part of the result.  <a href="classllvm_1_1TargetLowering.html#ad49de03548b71407c924bd68bb6d487b">More...</a><br /></td></tr>
<tr class="separator:ad49de03548b71407c924bd68bb6d487b inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a099c022f48b2d827b57369984102288f inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a099c022f48b2d827b57369984102288f">expandMUL</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Lo, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Hi, <a class="el" href="structllvm_1_1EVT.html">EVT</a> HiLoVT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1TargetLoweringBase.html#aff813db965c76a7e0f64c426cded6534">MulExpansionKind</a> Kind, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LL=<a class="el" href="classllvm_1_1SDValue.html">SDValue</a>(), <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LH=<a class="el" href="classllvm_1_1SDValue.html">SDValue</a>(), <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> RL=<a class="el" href="classllvm_1_1SDValue.html">SDValue</a>(), <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> RH=<a class="el" href="classllvm_1_1SDValue.html">SDValue</a>()) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a099c022f48b2d827b57369984102288f inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expand a MUL into two nodes.  <a href="classllvm_1_1TargetLowering.html#a099c022f48b2d827b57369984102288f">More...</a><br /></td></tr>
<tr class="separator:a099c022f48b2d827b57369984102288f inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c96eb51fbb8940cae8cd8d9b4e85caa inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a9c96eb51fbb8940cae8cd8d9b4e85caa">expandFunnelShift</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Result, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9c96eb51fbb8940cae8cd8d9b4e85caa inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expand funnel shift.  <a href="classllvm_1_1TargetLowering.html#a9c96eb51fbb8940cae8cd8d9b4e85caa">More...</a><br /></td></tr>
<tr class="separator:a9c96eb51fbb8940cae8cd8d9b4e85caa inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05480e6c11501256a56e503691f0f211 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a05480e6c11501256a56e503691f0f211">expandROT</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Result, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a05480e6c11501256a56e503691f0f211 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expand rotations.  <a href="classllvm_1_1TargetLowering.html#a05480e6c11501256a56e503691f0f211">More...</a><br /></td></tr>
<tr class="separator:a05480e6c11501256a56e503691f0f211 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f3f6cd0784625e11013d812e56b259a inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a9f3f6cd0784625e11013d812e56b259a">expandFP_TO_SINT</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Result, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9f3f6cd0784625e11013d812e56b259a inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expand float(f32) to SINT(i64) conversion.  <a href="classllvm_1_1TargetLowering.html#a9f3f6cd0784625e11013d812e56b259a">More...</a><br /></td></tr>
<tr class="separator:a9f3f6cd0784625e11013d812e56b259a inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fe22335c423eff43d9ea9ff58c1a8db inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a6fe22335c423eff43d9ea9ff58c1a8db">expandFP_TO_UINT</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Result, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Chain, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6fe22335c423eff43d9ea9ff58c1a8db inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expand float to UINT conversion.  <a href="classllvm_1_1TargetLowering.html#a6fe22335c423eff43d9ea9ff58c1a8db">More...</a><br /></td></tr>
<tr class="separator:a6fe22335c423eff43d9ea9ff58c1a8db inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af891179ec1a3f9e9bfaedede7d68783e inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#af891179ec1a3f9e9bfaedede7d68783e">expandUINT_TO_FP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Result, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Chain, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af891179ec1a3f9e9bfaedede7d68783e inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expand UINT(i64) to double(f64) conversion.  <a href="classllvm_1_1TargetLowering.html#af891179ec1a3f9e9bfaedede7d68783e">More...</a><br /></td></tr>
<tr class="separator:af891179ec1a3f9e9bfaedede7d68783e inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada7446963e28dafe99e2fcf693f4407a inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ada7446963e28dafe99e2fcf693f4407a">expandFMINNUM_FMAXNUM</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ada7446963e28dafe99e2fcf693f4407a inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expand fminnum/fmaxnum into fminnum_ieee/fmaxnum_ieee with quieted inputs.  <a href="classllvm_1_1TargetLowering.html#ada7446963e28dafe99e2fcf693f4407a">More...</a><br /></td></tr>
<tr class="separator:ada7446963e28dafe99e2fcf693f4407a inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77d8e8acceb00546a76e271058b8e2f8 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a77d8e8acceb00546a76e271058b8e2f8">expandCTPOP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Result, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a77d8e8acceb00546a76e271058b8e2f8 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expand CTPOP nodes.  <a href="classllvm_1_1TargetLowering.html#a77d8e8acceb00546a76e271058b8e2f8">More...</a><br /></td></tr>
<tr class="separator:a77d8e8acceb00546a76e271058b8e2f8 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a8dbac80d88d058ab044c0e1f6f04c7 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a7a8dbac80d88d058ab044c0e1f6f04c7">expandCTLZ</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Result, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a7a8dbac80d88d058ab044c0e1f6f04c7 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expand CTLZ/CTLZ_ZERO_UNDEF nodes.  <a href="classllvm_1_1TargetLowering.html#a7a8dbac80d88d058ab044c0e1f6f04c7">More...</a><br /></td></tr>
<tr class="separator:a7a8dbac80d88d058ab044c0e1f6f04c7 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af96e67f06a53c3f79943868ae61f570e inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#af96e67f06a53c3f79943868ae61f570e">expandCTTZ</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Result, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af96e67f06a53c3f79943868ae61f570e inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expand CTTZ/CTTZ_ZERO_UNDEF nodes.  <a href="classllvm_1_1TargetLowering.html#af96e67f06a53c3f79943868ae61f570e">More...</a><br /></td></tr>
<tr class="separator:af96e67f06a53c3f79943868ae61f570e inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d9c0483adfe28f82ec4f2ec1a893367 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a2d9c0483adfe28f82ec4f2ec1a893367">expandABS</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Result, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a2d9c0483adfe28f82ec4f2ec1a893367 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expand ABS nodes.  <a href="classllvm_1_1TargetLowering.html#a2d9c0483adfe28f82ec4f2ec1a893367">More...</a><br /></td></tr>
<tr class="separator:a2d9c0483adfe28f82ec4f2ec1a893367 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa58ff0adf7c1110a878f5a98abd087ba inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#aa58ff0adf7c1110a878f5a98abd087ba">scalarizeVectorLoad</a> (<a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *LD, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa58ff0adf7c1110a878f5a98abd087ba inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Turn load of vector type into a load of the individual elements.  <a href="classllvm_1_1TargetLowering.html#aa58ff0adf7c1110a878f5a98abd087ba">More...</a><br /></td></tr>
<tr class="separator:aa58ff0adf7c1110a878f5a98abd087ba inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1af840a92041720670b3ddb0abadaa84 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a1af840a92041720670b3ddb0abadaa84">scalarizeVectorStore</a> (<a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> *ST, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a1af840a92041720670b3ddb0abadaa84 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77a694c3edbcb15c7e8319a3c37ec485 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a77a694c3edbcb15c7e8319a3c37ec485">expandUnalignedLoad</a> (<a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *LD, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a77a694c3edbcb15c7e8319a3c37ec485 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expands an unaligned load to 2 half-size loads for an integer, and possibly more for vectors.  <a href="classllvm_1_1TargetLowering.html#a77a694c3edbcb15c7e8319a3c37ec485">More...</a><br /></td></tr>
<tr class="separator:a77a694c3edbcb15c7e8319a3c37ec485 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5194f2db1b9c25d2dd3f0302d428430e inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a5194f2db1b9c25d2dd3f0302d428430e">expandUnalignedStore</a> (<a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> *ST, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5194f2db1b9c25d2dd3f0302d428430e inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expands an unaligned store to 2 half-size stores for integer values, and possibly more for vectors.  <a href="classllvm_1_1TargetLowering.html#a5194f2db1b9c25d2dd3f0302d428430e">More...</a><br /></td></tr>
<tr class="separator:a5194f2db1b9c25d2dd3f0302d428430e inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacc24244f1c711d681342958b1efe214 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#aacc24244f1c711d681342958b1efe214">IncrementMemoryAddress</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Addr, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="structllvm_1_1EVT.html">EVT</a> DataVT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> IsCompressedMemory) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aacc24244f1c711d681342958b1efe214 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Increments memory address <code>Addr</code> according to the type of the value <code>DataVT</code> that should be stored.  <a href="classllvm_1_1TargetLowering.html#aacc24244f1c711d681342958b1efe214">More...</a><br /></td></tr>
<tr class="separator:aacc24244f1c711d681342958b1efe214 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9ed6848d132dfc4cdd7545832804916 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ac9ed6848d132dfc4cdd7545832804916">getVectorElementPointer</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> VecPtr, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VecVT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Index) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac9ed6848d132dfc4cdd7545832804916 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get a pointer to vector element <code>Idx</code> located in memory for a vector of type <code>VecVT</code> starting at a base address of <code>VecPtr</code>.  <a href="classllvm_1_1TargetLowering.html#ac9ed6848d132dfc4cdd7545832804916">More...</a><br /></td></tr>
<tr class="separator:ac9ed6848d132dfc4cdd7545832804916 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0229015cd9266cde771a2748ed84758d inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a0229015cd9266cde771a2748ed84758d">expandAddSubSat</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classNode.html">Node</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0229015cd9266cde771a2748ed84758d inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Method for building the DAG expansion of <a class="el" href="namespacellvm_1_1ISD.html" title="ISD namespace - This namespace contains an enum which represents all of the SelectionDAG node types a...">ISD</a>::[US][ADD|SUB]SAT.  <a href="classllvm_1_1TargetLowering.html#a0229015cd9266cde771a2748ed84758d">More...</a><br /></td></tr>
<tr class="separator:a0229015cd9266cde771a2748ed84758d inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea8004e0e191218d92f8699ef35f95cb inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#aea8004e0e191218d92f8699ef35f95cb">expandFixedPointMul</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classNode.html">Node</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aea8004e0e191218d92f8699ef35f95cb inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Method for building the DAG expansion of <a class="el" href="namespacellvm_1_1ISD.html" title="ISD namespace - This namespace contains an enum which represents all of the SelectionDAG node types a...">ISD</a>::[U|S]MULFIX[SAT].  <a href="classllvm_1_1TargetLowering.html#aea8004e0e191218d92f8699ef35f95cb">More...</a><br /></td></tr>
<tr class="separator:aea8004e0e191218d92f8699ef35f95cb inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9329741a630c829cd29e00d86363f17 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ac9329741a630c829cd29e00d86363f17">expandFixedPointDiv</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LHS, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> RHS, <a class="el" href="classunsigned.html">unsigned</a> Scale, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac9329741a630c829cd29e00d86363f17 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Method for building the DAG expansion of <a class="el" href="namespacellvm_1_1ISD.html" title="ISD namespace - This namespace contains an enum which represents all of the SelectionDAG node types a...">ISD</a>::[US]DIVFIX.  <a href="classllvm_1_1TargetLowering.html#ac9329741a630c829cd29e00d86363f17">More...</a><br /></td></tr>
<tr class="separator:ac9329741a630c829cd29e00d86363f17 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af468635c22fce958df78508e85aba57a inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#af468635c22fce958df78508e85aba57a">expandUADDSUBO</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classNode.html">Node</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Result, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Overflow, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af468635c22fce958df78508e85aba57a inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Method for building the DAG expansion of ISD::U(ADD|SUB)O.  <a href="classllvm_1_1TargetLowering.html#af468635c22fce958df78508e85aba57a">More...</a><br /></td></tr>
<tr class="separator:af468635c22fce958df78508e85aba57a inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6036d63e9f5b40ee7332e065e9e7da07 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a6036d63e9f5b40ee7332e065e9e7da07">expandSADDSUBO</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classNode.html">Node</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Result, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Overflow, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6036d63e9f5b40ee7332e065e9e7da07 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Method for building the DAG expansion of ISD::S(ADD|SUB)O.  <a href="classllvm_1_1TargetLowering.html#a6036d63e9f5b40ee7332e065e9e7da07">More...</a><br /></td></tr>
<tr class="separator:a6036d63e9f5b40ee7332e065e9e7da07 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0708b6269ed83d16f576dfa263c969f8 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a0708b6269ed83d16f576dfa263c969f8">expandMULO</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classNode.html">Node</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Result, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Overflow, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0708b6269ed83d16f576dfa263c969f8 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Method for building the DAG expansion of <a class="el" href="namespacellvm_1_1ISD.html" title="ISD namespace - This namespace contains an enum which represents all of the SelectionDAG node types a...">ISD</a>::[US]MULO.  <a href="classllvm_1_1TargetLowering.html#a0708b6269ed83d16f576dfa263c969f8">More...</a><br /></td></tr>
<tr class="separator:a0708b6269ed83d16f576dfa263c969f8 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61d67d9dc208e6d887cbc979797d5a22 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a61d67d9dc208e6d887cbc979797d5a22">expandVecReduce</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classNode.html">Node</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a61d67d9dc208e6d887cbc979797d5a22 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expand a VECREDUCE_* into an explicit calculation.  <a href="classllvm_1_1TargetLowering.html#a61d67d9dc208e6d887cbc979797d5a22">More...</a><br /></td></tr>
<tr class="separator:a61d67d9dc208e6d887cbc979797d5a22 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a9cf0a3d25f7ae2ea7689c0324988e0 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a2a9cf0a3d25f7ae2ea7689c0324988e0">useLoadStackGuardNode</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a2a9cf0a3d25f7ae2ea7689c0324988e0 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">If this function returns true, <a class="el" href="classllvm_1_1SelectionDAGBuilder.html" title="SelectionDAGBuilder - This is the common target-independent lowering implementation that is parameter...">SelectionDAGBuilder</a> emits a LOAD_STACK_GUARD node when it is lowering Intrinsic::stackprotector.  <a href="classllvm_1_1TargetLowering.html#a2a9cf0a3d25f7ae2ea7689c0324988e0">More...</a><br /></td></tr>
<tr class="separator:a2a9cf0a3d25f7ae2ea7689c0324988e0 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ee0110a687cf5a9bdb9e8596d9ca3fb inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a1ee0110a687cf5a9bdb9e8596d9ca3fb">emitStackGuardXorFP</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a1ee0110a687cf5a9bdb9e8596d9ca3fb inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a3c71bbcbbfe364fc019b710aa01d48 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a7a3c71bbcbbfe364fc019b710aa01d48">LowerToTLSEmulatedModel</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a7a3c71bbcbbfe364fc019b710aa01d48 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower TLS global address <a class="el" href="classllvm_1_1SDNode.html" title="Represents one node in the SelectionDAG. ">SDNode</a> for target independent emulated TLS model.  <a href="classllvm_1_1TargetLowering.html#a7a3c71bbcbbfe364fc019b710aa01d48">More...</a><br /></td></tr>
<tr class="separator:a7a3c71bbcbbfe364fc019b710aa01d48 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab3c3d422bf57c0124da2fd74e8a1a6a inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#aab3c3d422bf57c0124da2fd74e8a1a6a">expandIndirectJTBranch</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1Value.html">Value</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Addr, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aab3c3d422bf57c0124da2fd74e8a1a6a inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expands target specific indirect branch for the case of <a class="el" href="namespacellvm_1_1JumpTable.html">JumpTable</a> expanasion.  <a href="classllvm_1_1TargetLowering.html#aab3c3d422bf57c0124da2fd74e8a1a6a">More...</a><br /></td></tr>
<tr class="separator:aab3c3d422bf57c0124da2fd74e8a1a6a inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2389b62fc77888df38b57a3e6839d163 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a2389b62fc77888df38b57a3e6839d163">lowerCmpEqZeroToCtlzSrl</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a2389b62fc77888df38b57a3e6839d163 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1TargetLoweringBase"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classllvm_1_1TargetLoweringBase')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1TargetLoweringBase.html">llvm::TargetLoweringBase</a></td></tr>
<tr class="memitem:a6ce9570e0bbbfbfae465611121f52259 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a6ce9570e0bbbfbfae465611121f52259">markLibCallAttributes</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF, <a class="el" href="classunsigned.html">unsigned</a> CC, <a class="el" href="classllvm_1_1TargetLoweringBase.html#ae4ac6bc14db22dbd7b94a3b1bd276796">ArgListTy</a> &amp;Args) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6ce9570e0bbbfbfae465611121f52259 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5c03f3e796f76a1a81cdf3f41e24493 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ac5c03f3e796f76a1a81cdf3f41e24493">TargetLoweringBase</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;TM)</td></tr>
<tr class="memdesc:ac5c03f3e796f76a1a81cdf3f41e24493 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">NOTE: The <a class="el" href="classllvm_1_1TargetMachine.html" title="Primary interface to the complete machine description for the target machine. ">TargetMachine</a> owns TLOF.  <a href="classllvm_1_1TargetLoweringBase.html#ac5c03f3e796f76a1a81cdf3f41e24493">More...</a><br /></td></tr>
<tr class="separator:ac5c03f3e796f76a1a81cdf3f41e24493 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab17273ed23f4ca8bb5a205df36dc2e08 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ab17273ed23f4ca8bb5a205df36dc2e08">TargetLoweringBase</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLoweringBase.html">TargetLoweringBase</a> &amp;)=delete</td></tr>
<tr class="separator:ab17273ed23f4ca8bb5a205df36dc2e08 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f43d9384855984c6dd5c60e977567b4 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLoweringBase.html">TargetLoweringBase</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a3f43d9384855984c6dd5c60e977567b4">operator=</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLoweringBase.html">TargetLoweringBase</a> &amp;)=delete</td></tr>
<tr class="separator:a3f43d9384855984c6dd5c60e977567b4 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e1810e35719af22b9fe55ea74029cb3 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a9e1810e35719af22b9fe55ea74029cb3">~TargetLoweringBase</a> ()=default</td></tr>
<tr class="separator:a9e1810e35719af22b9fe55ea74029cb3 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72fb98cf5169441d46e457603b8ec564 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a72fb98cf5169441d46e457603b8ec564">isStrictFPEnabled</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a72fb98cf5169441d46e457603b8ec564 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the target support strict float operation.  <a href="classllvm_1_1TargetLoweringBase.html#a72fb98cf5169441d46e457603b8ec564">More...</a><br /></td></tr>
<tr class="separator:a72fb98cf5169441d46e457603b8ec564 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ae2ee148379ed3d041b4bce586f7f99 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a1ae2ee148379ed3d041b4bce586f7f99">getTargetMachine</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a1ae2ee148379ed3d041b4bce586f7f99 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca632fc83dfd8f23f3456ef50a49e31a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aca632fc83dfd8f23f3456ef50a49e31a">useSoftFloat</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aca632fc83dfd8f23f3456ef50a49e31a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8aabf5d0aa80038973255ff2d1e1a9fc inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a8aabf5d0aa80038973255ff2d1e1a9fc">getPointerTy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL, <a class="el" href="classuint32__t.html">uint32_t</a> AS=0) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8aabf5d0aa80038973255ff2d1e1a9fc inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the pointer type for the given address space, defaults to the pointer type from the data layout.  <a href="classllvm_1_1TargetLoweringBase.html#a8aabf5d0aa80038973255ff2d1e1a9fc">More...</a><br /></td></tr>
<tr class="separator:a8aabf5d0aa80038973255ff2d1e1a9fc inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf48c2e55411b4725dc766b681d9f538 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#abf48c2e55411b4725dc766b681d9f538">getPointerMemTy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL, <a class="el" href="classuint32__t.html">uint32_t</a> AS=0) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:abf48c2e55411b4725dc766b681d9f538 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the in-memory pointer type for the given address space, defaults to the pointer type from the data layout.  <a href="classllvm_1_1TargetLoweringBase.html#abf48c2e55411b4725dc766b681d9f538">More...</a><br /></td></tr>
<tr class="separator:abf48c2e55411b4725dc766b681d9f538 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeff3faad50d459c3f486bb4ac76789af inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aeff3faad50d459c3f486bb4ac76789af">getFrameIndexTy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aeff3faad50d459c3f486bb4ac76789af inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the type for frame index, which is determined by the alloca address space specified through the data layout.  <a href="classllvm_1_1TargetLoweringBase.html#aeff3faad50d459c3f486bb4ac76789af">More...</a><br /></td></tr>
<tr class="separator:aeff3faad50d459c3f486bb4ac76789af inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a765e839be4868739fe762c9c3a719ca8 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a765e839be4868739fe762c9c3a719ca8">getShiftAmountTy</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> LHSTy, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL, <a class="el" href="classbool.html">bool</a> LegalTypes=<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a765e839be4868739fe762c9c3a719ca8 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68854fcd2c2154186d45ebdbfe5b3ba1 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a68854fcd2c2154186d45ebdbfe5b3ba1">reduceSelectOfFPConstantLoads</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> CmpOpVT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a68854fcd2c2154186d45ebdbfe5b3ba1 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it is profitable to convert a select of FP constants into a constant pool load whose address depends on the select condition.  <a href="classllvm_1_1TargetLoweringBase.html#a68854fcd2c2154186d45ebdbfe5b3ba1">More...</a><br /></td></tr>
<tr class="separator:a68854fcd2c2154186d45ebdbfe5b3ba1 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa00abc9ed22bfa32ebd68531b619b005 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aa00abc9ed22bfa32ebd68531b619b005">hasMultipleConditionRegisters</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa00abc9ed22bfa32ebd68531b619b005 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if multiple condition registers are available.  <a href="classllvm_1_1TargetLoweringBase.html#aa00abc9ed22bfa32ebd68531b619b005">More...</a><br /></td></tr>
<tr class="separator:aa00abc9ed22bfa32ebd68531b619b005 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4574a60531dbf7cd8027141baa30c09a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a4574a60531dbf7cd8027141baa30c09a">hasExtractBitsInsn</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4574a60531dbf7cd8027141baa30c09a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the target has BitExtract instructions.  <a href="classllvm_1_1TargetLoweringBase.html#a4574a60531dbf7cd8027141baa30c09a">More...</a><br /></td></tr>
<tr class="separator:a4574a60531dbf7cd8027141baa30c09a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a130f9b8849c55cb78a279fc3b05e55e9 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a130f9b8849c55cb78a279fc3b05e55e9">shouldExpandBuildVectorWithShuffles</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a>, <a class="el" href="classunsigned.html">unsigned</a> DefinedValues) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a130f9b8849c55cb78a279fc3b05e55e9 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8253e8cffce52e1615827da53089978 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aa8253e8cffce52e1615827da53089978">isIntDivCheap</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1AttributeList.html">AttributeList</a> Attr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa8253e8cffce52e1615827da53089978 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if integer divide is usually cheaper than a sequence of several shifts, adds, and multiplies for this target.  <a href="classllvm_1_1TargetLoweringBase.html#aa8253e8cffce52e1615827da53089978">More...</a><br /></td></tr>
<tr class="separator:aa8253e8cffce52e1615827da53089978 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a116b1148a5c409c9c6eead5911a1a9f6 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a116b1148a5c409c9c6eead5911a1a9f6">hasStandaloneRem</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a116b1148a5c409c9c6eead5911a1a9f6 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the target can handle a standalone remainder operation.  <a href="classllvm_1_1TargetLoweringBase.html#a116b1148a5c409c9c6eead5911a1a9f6">More...</a><br /></td></tr>
<tr class="separator:a116b1148a5c409c9c6eead5911a1a9f6 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26e6cef786083fa5be5eed33adb16e13 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a26e6cef786083fa5be5eed33adb16e13">getRecipEstimateSqrtEnabled</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a26e6cef786083fa5be5eed33adb16e13 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a ReciprocalEstimate enum value for a square root of the given type based on the function's attributes.  <a href="classllvm_1_1TargetLoweringBase.html#a26e6cef786083fa5be5eed33adb16e13">More...</a><br /></td></tr>
<tr class="separator:a26e6cef786083fa5be5eed33adb16e13 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81db7ad778042035155d0e5052ca7b0f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a81db7ad778042035155d0e5052ca7b0f">getRecipEstimateDivEnabled</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a81db7ad778042035155d0e5052ca7b0f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a ReciprocalEstimate enum value for a division of the given type based on the function's attributes.  <a href="classllvm_1_1TargetLoweringBase.html#a81db7ad778042035155d0e5052ca7b0f">More...</a><br /></td></tr>
<tr class="separator:a81db7ad778042035155d0e5052ca7b0f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad86e2242dfd2adddc99fc4409aad112d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ad86e2242dfd2adddc99fc4409aad112d">getSqrtRefinementSteps</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad86e2242dfd2adddc99fc4409aad112d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the refinement step count for a square root of the given type based on the function's attributes.  <a href="classllvm_1_1TargetLoweringBase.html#ad86e2242dfd2adddc99fc4409aad112d">More...</a><br /></td></tr>
<tr class="separator:ad86e2242dfd2adddc99fc4409aad112d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e5892228edb2677bf26969df95ac9e3 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a6e5892228edb2677bf26969df95ac9e3">getDivRefinementSteps</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6e5892228edb2677bf26969df95ac9e3 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the refinement step count for a division of the given type based on the function's attributes.  <a href="classllvm_1_1TargetLoweringBase.html#a6e5892228edb2677bf26969df95ac9e3">More...</a><br /></td></tr>
<tr class="separator:a6e5892228edb2677bf26969df95ac9e3 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ade65d2ea72712ca307ed5d5876dba8 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a6ade65d2ea72712ca307ed5d5876dba8">isSlowDivBypassed</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6ade65d2ea72712ca307ed5d5876dba8 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if target has indicated at least one type should be bypassed.  <a href="classllvm_1_1TargetLoweringBase.html#a6ade65d2ea72712ca307ed5d5876dba8">More...</a><br /></td></tr>
<tr class="separator:a6ade65d2ea72712ca307ed5d5876dba8 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dd1fd9f6122f09ff0793bf0383d4d2b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> int, <a class="el" href="classunsigned.html">unsigned</a> int &gt; &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a8dd1fd9f6122f09ff0793bf0383d4d2b">getBypassSlowDivWidths</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8dd1fd9f6122f09ff0793bf0383d4d2b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns map of slow types for division or remainder with corresponding fast types.  <a href="classllvm_1_1TargetLoweringBase.html#a8dd1fd9f6122f09ff0793bf0383d4d2b">More...</a><br /></td></tr>
<tr class="separator:a8dd1fd9f6122f09ff0793bf0383d4d2b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43ab2c6c81d610b0225c3d301dd4bd4c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a43ab2c6c81d610b0225c3d301dd4bd4c">isJumpExpensive</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a43ab2c6c81d610b0225c3d301dd4bd4c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if Flow Control is an expensive operation that should be avoided.  <a href="classllvm_1_1TargetLoweringBase.html#a43ab2c6c81d610b0225c3d301dd4bd4c">More...</a><br /></td></tr>
<tr class="separator:a43ab2c6c81d610b0225c3d301dd4bd4c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9f4cbd152c2c5d84007f3ad710ee895 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aa9f4cbd152c2c5d84007f3ad710ee895">isPredictableSelectExpensive</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa9f4cbd152c2c5d84007f3ad710ee895 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if selects are only cheaper than branches if the branch is unlikely to be predicted right.  <a href="classllvm_1_1TargetLoweringBase.html#aa9f4cbd152c2c5d84007f3ad710ee895">More...</a><br /></td></tr>
<tr class="separator:aa9f4cbd152c2c5d84007f3ad710ee895 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd03cbb2eeea9f85a0812c537a296a01 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#acd03cbb2eeea9f85a0812c537a296a01">getPredictableBranchThreshold</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:acd03cbb2eeea9f85a0812c537a296a01 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">If a branch or a select condition is skewed in one direction by more than this factor, it is very likely to be predicted correctly.  <a href="classllvm_1_1TargetLoweringBase.html#acd03cbb2eeea9f85a0812c537a296a01">More...</a><br /></td></tr>
<tr class="separator:acd03cbb2eeea9f85a0812c537a296a01 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca8d2227da995d25cfb533ca2e7e80f5 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aca8d2227da995d25cfb533ca2e7e80f5">isStoreBitCastBeneficial</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> StoreVT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> BitcastVT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aca8d2227da995d25cfb533ca2e7e80f5 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the following transform is beneficial: (store (y (conv x)), y*)) -&gt; (store x, (x*))  <a href="classllvm_1_1TargetLoweringBase.html#aca8d2227da995d25cfb533ca2e7e80f5">More...</a><br /></td></tr>
<tr class="separator:aca8d2227da995d25cfb533ca2e7e80f5 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca3a64890b27cc4b760a7ff278306959 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aca3a64890b27cc4b760a7ff278306959">isCtlzFast</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aca3a64890b27cc4b760a7ff278306959 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if ctlz instruction is fast.  <a href="classllvm_1_1TargetLoweringBase.html#aca3a64890b27cc4b760a7ff278306959">More...</a><br /></td></tr>
<tr class="separator:aca3a64890b27cc4b760a7ff278306959 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18c621c39394892e502cf03313e04bf7 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a18c621c39394892e502cf03313e04bf7">isEqualityCmpFoldedWithSignedCmp</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a18c621c39394892e502cf03313e04bf7 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if instruction generated for equality comparison is folded with instruction generated for signed comparison.  <a href="classllvm_1_1TargetLoweringBase.html#a18c621c39394892e502cf03313e04bf7">More...</a><br /></td></tr>
<tr class="separator:a18c621c39394892e502cf03313e04bf7 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab068741575ed8c7f6bd4fe059edabd14 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ab068741575ed8c7f6bd4fe059edabd14">isMultiStoresCheaperThanBitsMerge</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> LTy, <a class="el" href="structllvm_1_1EVT.html">EVT</a> HTy) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab068741575ed8c7f6bd4fe059edabd14 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it is cheaper to split the store of a merged int val from a pair of smaller values into multiple stores.  <a href="classllvm_1_1TargetLoweringBase.html#ab068741575ed8c7f6bd4fe059edabd14">More...</a><br /></td></tr>
<tr class="separator:ab068741575ed8c7f6bd4fe059edabd14 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f8d2859994eb10cdca39be26aa929bc inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a1f8d2859994eb10cdca39be26aa929bc">isMaskAndCmp0FoldingBeneficial</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> &amp;AndI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a1f8d2859994eb10cdca39be26aa929bc inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return if the target supports combining a chain like:  <a href="classllvm_1_1TargetLoweringBase.html#a1f8d2859994eb10cdca39be26aa929bc">More...</a><br /></td></tr>
<tr class="separator:a1f8d2859994eb10cdca39be26aa929bc inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19ccf5435f5e156ab95d8ce8edc7bfe4 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a19ccf5435f5e156ab95d8ce8edc7bfe4">convertSetCCLogicToBitwiseLogic</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a19ccf5435f5e156ab95d8ce8edc7bfe4 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Use.html" title="A Use represents the edge between a Value definition and its users. ">Use</a> bitwise logic to make pairs of compares more efficient.  <a href="classllvm_1_1TargetLoweringBase.html#a19ccf5435f5e156ab95d8ce8edc7bfe4">More...</a><br /></td></tr>
<tr class="separator:a19ccf5435f5e156ab95d8ce8edc7bfe4 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaec1f554f594ab5ab55d5ddc8c3b5708 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aaec1f554f594ab5ab55d5ddc8c3b5708">hasFastEqualityCompare</a> (<a class="el" href="classunsigned.html">unsigned</a> NumBits) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aaec1f554f594ab5ab55d5ddc8c3b5708 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the preferred operand type if the target has a quick way to compare integer values of the given size.  <a href="classllvm_1_1TargetLoweringBase.html#aaec1f554f594ab5ab55d5ddc8c3b5708">More...</a><br /></td></tr>
<tr class="separator:aaec1f554f594ab5ab55d5ddc8c3b5708 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad4749fd44e2f7c1b8908f6d5e8a9d1f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aad4749fd44e2f7c1b8908f6d5e8a9d1f">hasAndNotCompare</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="Hello_8cpp.html#adcf0b87dbf114806b91551a8e03f074f">Y</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aad4749fd44e2f7c1b8908f6d5e8a9d1f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the target should transform: (X &amp; Y) == Y &mdash;&gt; (~X &amp; Y) == 0 (X &amp; Y) != Y &mdash;&gt; (~X &amp; Y) != 0.  <a href="classllvm_1_1TargetLoweringBase.html#aad4749fd44e2f7c1b8908f6d5e8a9d1f">More...</a><br /></td></tr>
<tr class="separator:aad4749fd44e2f7c1b8908f6d5e8a9d1f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a48578bc58c1f6df62722a7bb561349 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a0a48578bc58c1f6df62722a7bb561349">hasAndNot</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="Hello_8cpp.html#aee863704a718e84acf61d9d9b6e01121">X</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0a48578bc58c1f6df62722a7bb561349 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the target has a bitwise and-not operation: X = ~A &amp; B This can be used to simplify select or other instructions.  <a href="classllvm_1_1TargetLoweringBase.html#a0a48578bc58c1f6df62722a7bb561349">More...</a><br /></td></tr>
<tr class="separator:a0a48578bc58c1f6df62722a7bb561349 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f18615ecb42a0876e0fa80136629d39 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a3f18615ecb42a0876e0fa80136629d39">hasBitTest</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="Hello_8cpp.html#aee863704a718e84acf61d9d9b6e01121">X</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="Hello_8cpp.html#adcf0b87dbf114806b91551a8e03f074f">Y</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3f18615ecb42a0876e0fa80136629d39 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the target has a bit-test instruction: (X &amp; (1 &lt;&lt; Y)) ==/!= 0 This knowledge can be used to prevent breaking the pattern, or creating it if it could be recognized.  <a href="classllvm_1_1TargetLoweringBase.html#a3f18615ecb42a0876e0fa80136629d39">More...</a><br /></td></tr>
<tr class="separator:a3f18615ecb42a0876e0fa80136629d39 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3d7ae47cc6ea1b57a087cd22f50a5f9 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ab3d7ae47cc6ea1b57a087cd22f50a5f9">shouldFoldMaskToVariableShiftPair</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="Hello_8cpp.html#aee863704a718e84acf61d9d9b6e01121">X</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab3d7ae47cc6ea1b57a087cd22f50a5f9 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">There are two ways to clear extreme bits (either low or high): Mask: x &amp; (-1 &lt;&lt; y) (the instcombine canonical form) Shifts: x &gt;&gt; y &lt;&lt; y Return true if the variant with 2 variable shifts is preferred.  <a href="classllvm_1_1TargetLoweringBase.html#ab3d7ae47cc6ea1b57a087cd22f50a5f9">More...</a><br /></td></tr>
<tr class="separator:ab3d7ae47cc6ea1b57a087cd22f50a5f9 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ea263078f271d4d5e25764ef77d2878 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a6ea263078f271d4d5e25764ef77d2878">shouldFoldConstantShiftPairToMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="namespacellvm.html#aa6d856e4879bb775617f8c3634773b7a">CombineLevel</a> Level) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6ea263078f271d4d5e25764ef77d2878 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it is profitable to fold a pair of shifts into a mask.  <a href="classllvm_1_1TargetLoweringBase.html#a6ea263078f271d4d5e25764ef77d2878">More...</a><br /></td></tr>
<tr class="separator:a6ea263078f271d4d5e25764ef77d2878 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a583ad984c8f06e187574d2c0e6b137d5 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a583ad984c8f06e187574d2c0e6b137d5">shouldTransformSignedTruncationCheck</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> XVT, <a class="el" href="classunsigned.html">unsigned</a> KeptBits) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a583ad984c8f06e187574d2c0e6b137d5 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Should we tranform the IR-optimal check for whether given truncation down into KeptBits would be truncating or not: (add x, (1 &lt;&lt; (KeptBits-1))) srccond (1 &lt;&lt; KeptBits) Into it's more traditional form: ((x &lt;&lt; C) a&gt;&gt; C) dstcond x Return true if we should transform.  <a href="classllvm_1_1TargetLoweringBase.html#a583ad984c8f06e187574d2c0e6b137d5">More...</a><br /></td></tr>
<tr class="separator:a583ad984c8f06e187574d2c0e6b137d5 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bd4abfb6bf968505c7417e2b2532236 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a9bd4abfb6bf968505c7417e2b2532236">shouldProduceAndByConstByHoistingConstFromShiftsLHSOfAnd</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="Hello_8cpp.html#aee863704a718e84acf61d9d9b6e01121">X</a>, <a class="el" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *XC, <a class="el" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *CC, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="Hello_8cpp.html#adcf0b87dbf114806b91551a8e03f074f">Y</a>, <a class="el" href="classunsigned.html">unsigned</a> OldShiftOpcode, <a class="el" href="classunsigned.html">unsigned</a> NewShiftOpcode, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9bd4abfb6bf968505c7417e2b2532236 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given the pattern (X &amp; (C l&gt;&gt;/&lt;&lt; Y)) ==/!= 0 return true if it should be transformed into: ((X &lt;&lt;/l&gt;&gt; Y) &amp; C) ==/!= 0 WARNING: if 'X' is a constant, the fold may deadlock! FIXME: we could avoid passing XC, but we can't use <a class="el" href="namespacellvm.html#abb4484ddcdad2576d97870230db05ed8" title="Returns the SDNode if it is a constant splat BuildVector or constant int. ">isConstOrConstSplat()</a> here because it can end up being not linked in.  <a href="classllvm_1_1TargetLoweringBase.html#a9bd4abfb6bf968505c7417e2b2532236">More...</a><br /></td></tr>
<tr class="separator:a9bd4abfb6bf968505c7417e2b2532236 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a471c1b56d47ff1b7c28e824b6e951e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a8a471c1b56d47ff1b7c28e824b6e951e">preferIncOfAddToSubOfNot</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8a471c1b56d47ff1b7c28e824b6e951e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">These two forms are equivalent: sub y, (xor x, -1) add (add x, 1), y The variant with two add's is IR-canonical.  <a href="classllvm_1_1TargetLoweringBase.html#a8a471c1b56d47ff1b7c28e824b6e951e">More...</a><br /></td></tr>
<tr class="separator:a8a471c1b56d47ff1b7c28e824b6e951e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a399726540ec6435b4c7237b298239741 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a399726540ec6435b4c7237b298239741">enableExtLdPromotion</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a399726540ec6435b4c7237b298239741 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the target wants to use the optimization that turns ext(promotableInst1(...(promotableInstN(load)))) into promotedInst1(...(promotedInstN(ext(load)))).  <a href="classllvm_1_1TargetLoweringBase.html#a399726540ec6435b4c7237b298239741">More...</a><br /></td></tr>
<tr class="separator:a399726540ec6435b4c7237b298239741 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80725805c0e5e9fe87b7d6f3e147c1c1 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a80725805c0e5e9fe87b7d6f3e147c1c1">canCombineStoreAndExtract</a> (<a class="el" href="classllvm_1_1Type.html">Type</a> *VectorTy, <a class="el" href="classllvm_1_1Value.html">Value</a> *Idx, <a class="el" href="classunsigned.html">unsigned</a> &amp;Cost) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a80725805c0e5e9fe87b7d6f3e147c1c1 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the target can combine store(extractelement VectorTy, Idx).  <a href="classllvm_1_1TargetLoweringBase.html#a80725805c0e5e9fe87b7d6f3e147c1c1">More...</a><br /></td></tr>
<tr class="separator:a80725805c0e5e9fe87b7d6f3e147c1c1 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7035e162a6cea401b52b2578bbc16df inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ad7035e162a6cea401b52b2578bbc16df">shouldSplatInsEltVarIndex</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad7035e162a6cea401b52b2578bbc16df inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if inserting a scalar into a variable element of an undef vector is more efficiently handled by splatting the scalar instead.  <a href="classllvm_1_1TargetLoweringBase.html#ad7035e162a6cea401b52b2578bbc16df">More...</a><br /></td></tr>
<tr class="separator:ad7035e162a6cea401b52b2578bbc16df inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a525f2430c0744940e57aa0586fbfba8d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346">MVT::SimpleValueType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a525f2430c0744940e57aa0586fbfba8d">getCmpLibcallReturnType</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a525f2430c0744940e57aa0586fbfba8d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the ValueType for comparison libcalls.  <a href="classllvm_1_1TargetLoweringBase.html#a525f2430c0744940e57aa0586fbfba8d">More...</a><br /></td></tr>
<tr class="separator:a525f2430c0744940e57aa0586fbfba8d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79adbcc34e24b86ef8a216a34ccf5af8 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aa61af767c51a95e2dd0dff2001168755">BooleanContent</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a79adbcc34e24b86ef8a216a34ccf5af8">getBooleanContents</a> (<a class="el" href="classbool.html">bool</a> isVec, <a class="el" href="classbool.html">bool</a> isFloat) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a79adbcc34e24b86ef8a216a34ccf5af8 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">For targets without i1 registers, this gives the nature of the high-bits of boolean values held in types wider than i1.  <a href="classllvm_1_1TargetLoweringBase.html#a79adbcc34e24b86ef8a216a34ccf5af8">More...</a><br /></td></tr>
<tr class="separator:a79adbcc34e24b86ef8a216a34ccf5af8 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acacfd46afec464ad93feec85965a552d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aa61af767c51a95e2dd0dff2001168755">BooleanContent</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#acacfd46afec464ad93feec85965a552d">getBooleanContents</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> <a class="el" href="classllvm_1_1Type.html">Type</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:acacfd46afec464ad93feec85965a552d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62d8f9b1392945a99d900e55b9a2727f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309e">Sched::Preference</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a62d8f9b1392945a99d900e55b9a2727f">getSchedulingPreference</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a62d8f9b1392945a99d900e55b9a2727f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return target scheduling preference.  <a href="classllvm_1_1TargetLoweringBase.html#a62d8f9b1392945a99d900e55b9a2727f">More...</a><br /></td></tr>
<tr class="separator:a62d8f9b1392945a99d900e55b9a2727f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22138f1aa0d512150b7cf1b86afb688b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309e">Sched::Preference</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a22138f1aa0d512150b7cf1b86afb688b">getSchedulingPreference</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a22138f1aa0d512150b7cf1b86afb688b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Some scheduler, e.g.  <a href="classllvm_1_1TargetLoweringBase.html#a22138f1aa0d512150b7cf1b86afb688b">More...</a><br /></td></tr>
<tr class="separator:a22138f1aa0d512150b7cf1b86afb688b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b0dc5e794281f03078beb23cb1b7b6d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a1b0dc5e794281f03078beb23cb1b7b6d">getRepRegClassFor</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a1b0dc5e794281f03078beb23cb1b7b6d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the 'representative' register class for the specified value type.  <a href="classllvm_1_1TargetLoweringBase.html#a1b0dc5e794281f03078beb23cb1b7b6d">More...</a><br /></td></tr>
<tr class="separator:a1b0dc5e794281f03078beb23cb1b7b6d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8d4fa238c461e8e76a08a4c8503deae inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aa8d4fa238c461e8e76a08a4c8503deae">getRepRegClassCostFor</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa8d4fa238c461e8e76a08a4c8503deae inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the cost of the 'representative' register class for the specified value type.  <a href="classllvm_1_1TargetLoweringBase.html#aa8d4fa238c461e8e76a08a4c8503deae">More...</a><br /></td></tr>
<tr class="separator:aa8d4fa238c461e8e76a08a4c8503deae inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9441e9c2c87e3d3ae9e4a41efedc042 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ae9441e9c2c87e3d3ae9e4a41efedc042">shouldExpandShift</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae9441e9c2c87e3d3ae9e4a41efedc042 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if SHIFT instructions should be expanded to SHIFT_PARTS instructions, and false if a library call is preferred (e.g for code-size reasons).  <a href="classllvm_1_1TargetLoweringBase.html#ae9441e9c2c87e3d3ae9e4a41efedc042">More...</a><br /></td></tr>
<tr class="separator:ae9441e9c2c87e3d3ae9e4a41efedc042 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80b305b278aa0e04f80312e15b2b6d54 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a80b305b278aa0e04f80312e15b2b6d54">isTypeLegal</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a80b305b278aa0e04f80312e15b2b6d54 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the target has native support for the specified value type.  <a href="classllvm_1_1TargetLoweringBase.html#a80b305b278aa0e04f80312e15b2b6d54">More...</a><br /></td></tr>
<tr class="separator:a80b305b278aa0e04f80312e15b2b6d54 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95fef0e9216565019e9c2c3397b71317 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLoweringBase_1_1ValueTypeActionImpl.html">ValueTypeActionImpl</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a95fef0e9216565019e9c2c3397b71317">getValueTypeActions</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a95fef0e9216565019e9c2c3397b71317 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad859786d7e54bdc5c568ac20c69816e0 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681">LegalizeTypeAction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ad859786d7e54bdc5c568ac20c69816e0">getTypeAction</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="el" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad859786d7e54bdc5c568ac20c69816e0 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return how we should legalize values of this type, either it is already legal (return 'Legal') or we need to promote it to a larger type (return 'Promote'), or we need to expand it into multiple registers of smaller integer type (return 'Expand').  <a href="classllvm_1_1TargetLoweringBase.html#ad859786d7e54bdc5c568ac20c69816e0">More...</a><br /></td></tr>
<tr class="separator:ad859786d7e54bdc5c568ac20c69816e0 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28061ef8f49325f2d3013504ff23d7fa inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681">LegalizeTypeAction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a28061ef8f49325f2d3013504ff23d7fa">getTypeAction</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a28061ef8f49325f2d3013504ff23d7fa inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ba2f73b3289e3ad0954c1dc3b58503a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a1ba2f73b3289e3ad0954c1dc3b58503a">getTypeToTransformTo</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="el" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a1ba2f73b3289e3ad0954c1dc3b58503a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">For types supported by the target, this is an identity function.  <a href="classllvm_1_1TargetLoweringBase.html#a1ba2f73b3289e3ad0954c1dc3b58503a">More...</a><br /></td></tr>
<tr class="separator:a1ba2f73b3289e3ad0954c1dc3b58503a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28cd6368ac9562cde04d4865813b82d5 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a28cd6368ac9562cde04d4865813b82d5">getTypeToExpandTo</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="el" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a28cd6368ac9562cde04d4865813b82d5 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">For types supported by the target, this is an identity function.  <a href="classllvm_1_1TargetLoweringBase.html#a28cd6368ac9562cde04d4865813b82d5">More...</a><br /></td></tr>
<tr class="separator:a28cd6368ac9562cde04d4865813b82d5 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd413c038500ff13a7a888e65d8777ce inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#afd413c038500ff13a7a888e65d8777ce">getVectorTypeBreakdown</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="el" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;IntermediateVT, <a class="el" href="classunsigned.html">unsigned</a> &amp;NumIntermediates, <a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;RegisterVT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:afd413c038500ff13a7a888e65d8777ce inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector types are broken down into some number of legal first class types.  <a href="classllvm_1_1TargetLoweringBase.html#afd413c038500ff13a7a888e65d8777ce">More...</a><br /></td></tr>
<tr class="separator:afd413c038500ff13a7a888e65d8777ce inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27de330e1406031eb596ceaea751d523 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a27de330e1406031eb596ceaea751d523">canOpTrap</a> (<a class="el" href="classunsigned.html">unsigned</a> Op, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a27de330e1406031eb596ceaea751d523 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the operation can trap for the value type.  <a href="classllvm_1_1TargetLoweringBase.html#a27de330e1406031eb596ceaea751d523">More...</a><br /></td></tr>
<tr class="separator:a27de330e1406031eb596ceaea751d523 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acda586549f5bfd37cc07e7481ec957c8 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#acda586549f5bfd37cc07e7481ec957c8">isVectorClearMaskLegal</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;, <a class="el" href="structllvm_1_1EVT.html">EVT</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:acda586549f5bfd37cc07e7481ec957c8 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Similar to isShuffleMaskLegal.  <a href="classllvm_1_1TargetLoweringBase.html#acda586549f5bfd37cc07e7481ec957c8">More...</a><br /></td></tr>
<tr class="separator:acda586549f5bfd37cc07e7481ec957c8 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7966eae031882124c0beee58c4c922e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#af7966eae031882124c0beee58c4c922e">getOperationAction</a> (<a class="el" href="classunsigned.html">unsigned</a> Op, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af7966eae031882124c0beee58c4c922e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return how this operation should be treated: either it is legal, needs to be promoted to a larger size, needs to be expanded to some other code sequence, or the target has a custom expander for it.  <a href="classllvm_1_1TargetLoweringBase.html#af7966eae031882124c0beee58c4c922e">More...</a><br /></td></tr>
<tr class="separator:af7966eae031882124c0beee58c4c922e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20eeba917439b06c9d1bfc4caceb4ef9 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a20eeba917439b06c9d1bfc4caceb4ef9">isSupportedFixedPointOperation</a> (<a class="el" href="classunsigned.html">unsigned</a> Op, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> Scale) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a20eeba917439b06c9d1bfc4caceb4ef9 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Custom method defined by each target to indicate if an operation which may require a scale is supported natively by the target.  <a href="classllvm_1_1TargetLoweringBase.html#a20eeba917439b06c9d1bfc4caceb4ef9">More...</a><br /></td></tr>
<tr class="separator:a20eeba917439b06c9d1bfc4caceb4ef9 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a600e57758651208ac2074e793d532a40 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a600e57758651208ac2074e793d532a40">getFixedPointOperationAction</a> (<a class="el" href="classunsigned.html">unsigned</a> Op, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> Scale) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a600e57758651208ac2074e793d532a40 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Some fixed point operations may be natively supported by the target but only for specific scales.  <a href="classllvm_1_1TargetLoweringBase.html#a600e57758651208ac2074e793d532a40">More...</a><br /></td></tr>
<tr class="separator:a600e57758651208ac2074e793d532a40 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8758b906deafde8aa192e1de1ea81b9 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ab8758b906deafde8aa192e1de1ea81b9">getStrictFPOperationAction</a> (<a class="el" href="classunsigned.html">unsigned</a> Op, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab8758b906deafde8aa192e1de1ea81b9 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39077a35fe4d8d5a419883d8749a667e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a39077a35fe4d8d5a419883d8749a667e">isOperationLegalOrCustom</a> (<a class="el" href="classunsigned.html">unsigned</a> Op, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a39077a35fe4d8d5a419883d8749a667e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified operation is legal on this target or can be made legal with custom lowering.  <a href="classllvm_1_1TargetLoweringBase.html#a39077a35fe4d8d5a419883d8749a667e">More...</a><br /></td></tr>
<tr class="separator:a39077a35fe4d8d5a419883d8749a667e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31923a866e4ffefdc301b2b728feff35 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a31923a866e4ffefdc301b2b728feff35">isOperationLegalOrPromote</a> (<a class="el" href="classunsigned.html">unsigned</a> Op, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a31923a866e4ffefdc301b2b728feff35 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified operation is legal on this target or can be made legal using promotion.  <a href="classllvm_1_1TargetLoweringBase.html#a31923a866e4ffefdc301b2b728feff35">More...</a><br /></td></tr>
<tr class="separator:a31923a866e4ffefdc301b2b728feff35 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3ef3e7f1cf903a42d5b69ad9c42c44b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ae3ef3e7f1cf903a42d5b69ad9c42c44b">isOperationLegalOrCustomOrPromote</a> (<a class="el" href="classunsigned.html">unsigned</a> Op, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae3ef3e7f1cf903a42d5b69ad9c42c44b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified operation is legal on this target or can be made legal with custom lowering or using promotion.  <a href="classllvm_1_1TargetLoweringBase.html#ae3ef3e7f1cf903a42d5b69ad9c42c44b">More...</a><br /></td></tr>
<tr class="separator:ae3ef3e7f1cf903a42d5b69ad9c42c44b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a657b27286b37057f0fdf1af3e43bc890 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a657b27286b37057f0fdf1af3e43bc890">isOperationCustom</a> (<a class="el" href="classunsigned.html">unsigned</a> Op, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a657b27286b37057f0fdf1af3e43bc890 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the operation uses custom lowering, regardless of whether the type is legal or not.  <a href="classllvm_1_1TargetLoweringBase.html#a657b27286b37057f0fdf1af3e43bc890">More...</a><br /></td></tr>
<tr class="separator:a657b27286b37057f0fdf1af3e43bc890 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a392f6e72d46ff14ee31481e3452f6c31 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a392f6e72d46ff14ee31481e3452f6c31">areJTsAllowed</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> *Fn) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a392f6e72d46ff14ee31481e3452f6c31 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if lowering to a jump table is allowed.  <a href="classllvm_1_1TargetLoweringBase.html#a392f6e72d46ff14ee31481e3452f6c31">More...</a><br /></td></tr>
<tr class="separator:a392f6e72d46ff14ee31481e3452f6c31 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a316297cc95186ebd04166b07ff210f06 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a316297cc95186ebd04166b07ff210f06">rangeFitsInWord</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Low, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="NVVMIntrRange_8cpp.html#a7df34dbf636f2fbbb00f2b86eccdb1eb">High</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a316297cc95186ebd04166b07ff210f06 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> whether the range [Low,High] fits in a machine word.  <a href="classllvm_1_1TargetLoweringBase.html#a316297cc95186ebd04166b07ff210f06">More...</a><br /></td></tr>
<tr class="separator:a316297cc95186ebd04166b07ff210f06 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37220c0a6aefcf3bc39557df36067d3d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a37220c0a6aefcf3bc39557df36067d3d">isSuitableForJumpTable</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SwitchInst.html">SwitchInst</a> *<a class="el" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>, uint64_t NumCases, uint64_t Range, <a class="el" href="classllvm_1_1ProfileSummaryInfo.html">ProfileSummaryInfo</a> *PSI, <a class="el" href="classllvm_1_1BlockFrequencyInfo.html">BlockFrequencyInfo</a> *BFI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a37220c0a6aefcf3bc39557df36067d3d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if lowering to a jump table is suitable for a set of case clusters which may contain <code>NumCases</code> cases, <code>Range</code> range of values.  <a href="classllvm_1_1TargetLoweringBase.html#a37220c0a6aefcf3bc39557df36067d3d">More...</a><br /></td></tr>
<tr class="separator:a37220c0a6aefcf3bc39557df36067d3d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8934364fd3062d0c5e51e398222eec38 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a8934364fd3062d0c5e51e398222eec38">isSuitableForBitTests</a> (<a class="el" href="classunsigned.html">unsigned</a> NumDests, <a class="el" href="classunsigned.html">unsigned</a> NumCmps, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Low, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="NVVMIntrRange_8cpp.html#a7df34dbf636f2fbbb00f2b86eccdb1eb">High</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8934364fd3062d0c5e51e398222eec38 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if lowering to a bit test is suitable for a set of case clusters which contains <code>NumDests</code> unique destinations, <code>Low</code> and <code>High</code> as its lowest and highest case values, and expects <code>NumCmps</code> case value comparisons.  <a href="classllvm_1_1TargetLoweringBase.html#a8934364fd3062d0c5e51e398222eec38">More...</a><br /></td></tr>
<tr class="separator:a8934364fd3062d0c5e51e398222eec38 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0248ed29f933c5faa55cbdfebf3139bd inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a0248ed29f933c5faa55cbdfebf3139bd">isOperationExpand</a> (<a class="el" href="classunsigned.html">unsigned</a> Op, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0248ed29f933c5faa55cbdfebf3139bd inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified operation is illegal on this target or unlikely to be made legal with custom lowering.  <a href="classllvm_1_1TargetLoweringBase.html#a0248ed29f933c5faa55cbdfebf3139bd">More...</a><br /></td></tr>
<tr class="separator:a0248ed29f933c5faa55cbdfebf3139bd inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9245ed740fe76aaad3e5b0650da21c98 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a9245ed740fe76aaad3e5b0650da21c98">isOperationLegal</a> (<a class="el" href="classunsigned.html">unsigned</a> Op, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9245ed740fe76aaad3e5b0650da21c98 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified operation is legal on this target.  <a href="classllvm_1_1TargetLoweringBase.html#a9245ed740fe76aaad3e5b0650da21c98">More...</a><br /></td></tr>
<tr class="separator:a9245ed740fe76aaad3e5b0650da21c98 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fd228909f3f1a59c6ef7d15c3547b61 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a9fd228909f3f1a59c6ef7d15c3547b61">getLoadExtAction</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="CodeGenPrepare_8cpp.html#a76ebce10fbe0fc0431f545d25965fe89">ExtType</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> ValVT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> MemVT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9fd228909f3f1a59c6ef7d15c3547b61 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return how this load with extension should be treated: either it is legal, needs to be promoted to a larger size, needs to be expanded to some other code sequence, or the target has a custom expander for it.  <a href="classllvm_1_1TargetLoweringBase.html#a9fd228909f3f1a59c6ef7d15c3547b61">More...</a><br /></td></tr>
<tr class="separator:a9fd228909f3f1a59c6ef7d15c3547b61 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9933809d64070af5fc4400df7e38d58 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ab9933809d64070af5fc4400df7e38d58">isLoadExtLegal</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="CodeGenPrepare_8cpp.html#a76ebce10fbe0fc0431f545d25965fe89">ExtType</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> ValVT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> MemVT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab9933809d64070af5fc4400df7e38d58 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified load with extension is legal on this target.  <a href="classllvm_1_1TargetLoweringBase.html#ab9933809d64070af5fc4400df7e38d58">More...</a><br /></td></tr>
<tr class="separator:ab9933809d64070af5fc4400df7e38d58 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0c1684e3685df4d9e0c158d92460e14 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ab0c1684e3685df4d9e0c158d92460e14">isLoadExtLegalOrCustom</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="CodeGenPrepare_8cpp.html#a76ebce10fbe0fc0431f545d25965fe89">ExtType</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> ValVT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> MemVT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab0c1684e3685df4d9e0c158d92460e14 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified load with extension is legal or custom on this target.  <a href="classllvm_1_1TargetLoweringBase.html#ab0c1684e3685df4d9e0c158d92460e14">More...</a><br /></td></tr>
<tr class="separator:ab0c1684e3685df4d9e0c158d92460e14 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a924b8ce261b7b394b47b82a07cd2456a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a924b8ce261b7b394b47b82a07cd2456a">getTruncStoreAction</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> ValVT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> MemVT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a924b8ce261b7b394b47b82a07cd2456a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return how this store with truncation should be treated: either it is legal, needs to be promoted to a larger size, needs to be expanded to some other code sequence, or the target has a custom expander for it.  <a href="classllvm_1_1TargetLoweringBase.html#a924b8ce261b7b394b47b82a07cd2456a">More...</a><br /></td></tr>
<tr class="separator:a924b8ce261b7b394b47b82a07cd2456a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45bf10d83a054f10b0e07ae9a0b6f80b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a45bf10d83a054f10b0e07ae9a0b6f80b">isTruncStoreLegal</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> ValVT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> MemVT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a45bf10d83a054f10b0e07ae9a0b6f80b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified store with truncation is legal on this target.  <a href="classllvm_1_1TargetLoweringBase.html#a45bf10d83a054f10b0e07ae9a0b6f80b">More...</a><br /></td></tr>
<tr class="separator:a45bf10d83a054f10b0e07ae9a0b6f80b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8245c5889d1f6ce9fbaa81638d443df inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ad8245c5889d1f6ce9fbaa81638d443df">isTruncStoreLegalOrCustom</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> ValVT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> MemVT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad8245c5889d1f6ce9fbaa81638d443df inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified store with truncation has solution on this target.  <a href="classllvm_1_1TargetLoweringBase.html#ad8245c5889d1f6ce9fbaa81638d443df">More...</a><br /></td></tr>
<tr class="separator:ad8245c5889d1f6ce9fbaa81638d443df inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a581a4dd5f827ab0cdee787c6de74cdb1 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a581a4dd5f827ab0cdee787c6de74cdb1">getIndexedLoadAction</a> (<a class="el" href="classunsigned.html">unsigned</a> IdxMode, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a581a4dd5f827ab0cdee787c6de74cdb1 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return how the indexed load should be treated: either it is legal, needs to be promoted to a larger size, needs to be expanded to some other code sequence, or the target has a custom expander for it.  <a href="classllvm_1_1TargetLoweringBase.html#a581a4dd5f827ab0cdee787c6de74cdb1">More...</a><br /></td></tr>
<tr class="separator:a581a4dd5f827ab0cdee787c6de74cdb1 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab57d04d7949ffdf008c6a2e222ebbe43 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ab57d04d7949ffdf008c6a2e222ebbe43">isIndexedLoadLegal</a> (<a class="el" href="classunsigned.html">unsigned</a> IdxMode, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab57d04d7949ffdf008c6a2e222ebbe43 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified indexed load is legal on this target.  <a href="classllvm_1_1TargetLoweringBase.html#ab57d04d7949ffdf008c6a2e222ebbe43">More...</a><br /></td></tr>
<tr class="separator:ab57d04d7949ffdf008c6a2e222ebbe43 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4915b462edcb464fb85b75b00f7d4822 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a4915b462edcb464fb85b75b00f7d4822">getIndexedStoreAction</a> (<a class="el" href="classunsigned.html">unsigned</a> IdxMode, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4915b462edcb464fb85b75b00f7d4822 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return how the indexed store should be treated: either it is legal, needs to be promoted to a larger size, needs to be expanded to some other code sequence, or the target has a custom expander for it.  <a href="classllvm_1_1TargetLoweringBase.html#a4915b462edcb464fb85b75b00f7d4822">More...</a><br /></td></tr>
<tr class="separator:a4915b462edcb464fb85b75b00f7d4822 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fd231e43d25de7b9d908c140a5a29f0 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a0fd231e43d25de7b9d908c140a5a29f0">isIndexedStoreLegal</a> (<a class="el" href="classunsigned.html">unsigned</a> IdxMode, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0fd231e43d25de7b9d908c140a5a29f0 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified indexed load is legal on this target.  <a href="classllvm_1_1TargetLoweringBase.html#a0fd231e43d25de7b9d908c140a5a29f0">More...</a><br /></td></tr>
<tr class="separator:a0fd231e43d25de7b9d908c140a5a29f0 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad70bbe611ee8dfd41d9048c48f5b8217 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ad70bbe611ee8dfd41d9048c48f5b8217">getIndexedMaskedLoadAction</a> (<a class="el" href="classunsigned.html">unsigned</a> IdxMode, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad70bbe611ee8dfd41d9048c48f5b8217 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return how the indexed load should be treated: either it is legal, needs to be promoted to a larger size, needs to be expanded to some other code sequence, or the target has a custom expander for it.  <a href="classllvm_1_1TargetLoweringBase.html#ad70bbe611ee8dfd41d9048c48f5b8217">More...</a><br /></td></tr>
<tr class="separator:ad70bbe611ee8dfd41d9048c48f5b8217 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a623aec2b1908acf20c615e16a870cc8b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a623aec2b1908acf20c615e16a870cc8b">isIndexedMaskedLoadLegal</a> (<a class="el" href="classunsigned.html">unsigned</a> IdxMode, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a623aec2b1908acf20c615e16a870cc8b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified indexed load is legal on this target.  <a href="classllvm_1_1TargetLoweringBase.html#a623aec2b1908acf20c615e16a870cc8b">More...</a><br /></td></tr>
<tr class="separator:a623aec2b1908acf20c615e16a870cc8b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13bbaf1431af74fc726ec1c616e44bbc inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a13bbaf1431af74fc726ec1c616e44bbc">getIndexedMaskedStoreAction</a> (<a class="el" href="classunsigned.html">unsigned</a> IdxMode, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a13bbaf1431af74fc726ec1c616e44bbc inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return how the indexed store should be treated: either it is legal, needs to be promoted to a larger size, needs to be expanded to some other code sequence, or the target has a custom expander for it.  <a href="classllvm_1_1TargetLoweringBase.html#a13bbaf1431af74fc726ec1c616e44bbc">More...</a><br /></td></tr>
<tr class="separator:a13bbaf1431af74fc726ec1c616e44bbc inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc21c72422f4757e0d633c2f380abde6 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#acc21c72422f4757e0d633c2f380abde6">isIndexedMaskedStoreLegal</a> (<a class="el" href="classunsigned.html">unsigned</a> IdxMode, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:acc21c72422f4757e0d633c2f380abde6 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified indexed load is legal on this target.  <a href="classllvm_1_1TargetLoweringBase.html#acc21c72422f4757e0d633c2f380abde6">More...</a><br /></td></tr>
<tr class="separator:acc21c72422f4757e0d633c2f380abde6 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44d2b45590a05798a4aa2d63cba23e55 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a44d2b45590a05798a4aa2d63cba23e55">getCondCodeAction</a> (<a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a44d2b45590a05798a4aa2d63cba23e55 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return how the condition code should be treated: either it is legal, needs to be expanded to some other code sequence, or the target has a custom expander for it.  <a href="classllvm_1_1TargetLoweringBase.html#a44d2b45590a05798a4aa2d63cba23e55">More...</a><br /></td></tr>
<tr class="separator:a44d2b45590a05798a4aa2d63cba23e55 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ddfa7ca92088dcd1b6c8936bca6917a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a7ddfa7ca92088dcd1b6c8936bca6917a">isCondCodeLegal</a> (<a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a7ddfa7ca92088dcd1b6c8936bca6917a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified condition code is legal on this target.  <a href="classllvm_1_1TargetLoweringBase.html#a7ddfa7ca92088dcd1b6c8936bca6917a">More...</a><br /></td></tr>
<tr class="separator:a7ddfa7ca92088dcd1b6c8936bca6917a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefa6619fc003e2d48cf16a23e0c81f8e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aefa6619fc003e2d48cf16a23e0c81f8e">isCondCodeLegalOrCustom</a> (<a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aefa6619fc003e2d48cf16a23e0c81f8e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified condition code is legal or custom on this target.  <a href="classllvm_1_1TargetLoweringBase.html#aefa6619fc003e2d48cf16a23e0c81f8e">More...</a><br /></td></tr>
<tr class="separator:aefa6619fc003e2d48cf16a23e0c81f8e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9b1fee2763162b5604387d07428c28e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#af9b1fee2763162b5604387d07428c28e">getTypeToPromoteTo</a> (<a class="el" href="classunsigned.html">unsigned</a> Op, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af9b1fee2763162b5604387d07428c28e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">If the action for this operation is to promote, this method returns the ValueType to promote to.  <a href="classllvm_1_1TargetLoweringBase.html#af9b1fee2763162b5604387d07428c28e">More...</a><br /></td></tr>
<tr class="separator:af9b1fee2763162b5604387d07428c28e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a126c61d55fb4d2e509537ce68e8b6400 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a126c61d55fb4d2e509537ce68e8b6400">getValueType</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL, <a class="el" href="classllvm_1_1Type.html">Type</a> *Ty, <a class="el" href="classbool.html">bool</a> AllowUnknown=<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a126c61d55fb4d2e509537ce68e8b6400 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the <a class="el" href="structllvm_1_1EVT.html" title="Extended Value Type. ">EVT</a> corresponding to this LLVM type.  <a href="classllvm_1_1TargetLoweringBase.html#a126c61d55fb4d2e509537ce68e8b6400">More...</a><br /></td></tr>
<tr class="separator:a126c61d55fb4d2e509537ce68e8b6400 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02b5aaf4357ae931647439e312a034bc inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a02b5aaf4357ae931647439e312a034bc">getMemValueType</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL, <a class="el" href="classllvm_1_1Type.html">Type</a> *Ty, <a class="el" href="classbool.html">bool</a> AllowUnknown=<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a02b5aaf4357ae931647439e312a034bc inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a795c61cf1031636a1f7d90056da39afc inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a795c61cf1031636a1f7d90056da39afc">getSimpleValueType</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL, <a class="el" href="classllvm_1_1Type.html">Type</a> *Ty, <a class="el" href="classbool.html">bool</a> AllowUnknown=<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a795c61cf1031636a1f7d90056da39afc inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the <a class="el" href="classllvm_1_1MVT.html" title="Machine Value Type. ">MVT</a> corresponding to this LLVM type. See getValueType.  <a href="classllvm_1_1TargetLoweringBase.html#a795c61cf1031636a1f7d90056da39afc">More...</a><br /></td></tr>
<tr class="separator:a795c61cf1031636a1f7d90056da39afc inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dbac75339dc0ba2b1b6a445f0628d69 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a9dbac75339dc0ba2b1b6a445f0628d69">getByValTypeAlignment</a> (<a class="el" href="classllvm_1_1Type.html">Type</a> *Ty, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9dbac75339dc0ba2b1b6a445f0628d69 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the desired alignment for ByVal or InAlloca aggregate function arguments in the caller parameter area.  <a href="classllvm_1_1TargetLoweringBase.html#a9dbac75339dc0ba2b1b6a445f0628d69">More...</a><br /></td></tr>
<tr class="separator:a9dbac75339dc0ba2b1b6a445f0628d69 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af344c6bd2d070c999525df85be7688cf inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#af344c6bd2d070c999525df85be7688cf">getRegisterType</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af344c6bd2d070c999525df85be7688cf inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the type of registers that this ValueType will eventually require.  <a href="classllvm_1_1TargetLoweringBase.html#af344c6bd2d070c999525df85be7688cf">More...</a><br /></td></tr>
<tr class="separator:af344c6bd2d070c999525df85be7688cf inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f52b55c29541c64f2af910d479579f5 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a3f52b55c29541c64f2af910d479579f5">getRegisterType</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="el" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3f52b55c29541c64f2af910d479579f5 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the type of registers that this ValueType will eventually require.  <a href="classllvm_1_1TargetLoweringBase.html#a3f52b55c29541c64f2af910d479579f5">More...</a><br /></td></tr>
<tr class="separator:a3f52b55c29541c64f2af910d479579f5 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10202b48479c22595b8f9b0535ec5049 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a10202b48479c22595b8f9b0535ec5049">getNumRegisters</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="el" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a10202b48479c22595b8f9b0535ec5049 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the number of registers that this ValueType will eventually require.  <a href="classllvm_1_1TargetLoweringBase.html#a10202b48479c22595b8f9b0535ec5049">More...</a><br /></td></tr>
<tr class="separator:a10202b48479c22595b8f9b0535ec5049 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd915e6fe6fa7c9000699382f2560456 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="structllvm_1_1Align.html">Align</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#abd915e6fe6fa7c9000699382f2560456">getABIAlignmentForCallingConv</a> (<a class="el" href="classllvm_1_1Type.html">Type</a> *ArgTy, <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> DL) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:abd915e6fe6fa7c9000699382f2560456 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Certain targets have context senstive alignment requirements, where one type has the alignment requirement of another type.  <a href="classllvm_1_1TargetLoweringBase.html#abd915e6fe6fa7c9000699382f2560456">More...</a><br /></td></tr>
<tr class="separator:abd915e6fe6fa7c9000699382f2560456 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a688ffa442f6e7922360f0a744a479bbd inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a688ffa442f6e7922360f0a744a479bbd">hasBigEndianPartOrdering</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a688ffa442f6e7922360f0a744a479bbd inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">When splitting a value of the specified type into parts, does the Lo or Hi part come first? This usually follows the endianness, except for ppcf128, where the Hi part always comes first.  <a href="classllvm_1_1TargetLoweringBase.html#a688ffa442f6e7922360f0a744a479bbd">More...</a><br /></td></tr>
<tr class="separator:a688ffa442f6e7922360f0a744a479bbd inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad29ce49d4f59b44faa0a0d3538f6c760 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ad29ce49d4f59b44faa0a0d3538f6c760">hasTargetDAGCombine</a> (<a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">ISD::NodeType</a> NT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad29ce49d4f59b44faa0a0d3538f6c760 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">If true, the target has custom DAG combine transformations that it can perform for the specified node.  <a href="classllvm_1_1TargetLoweringBase.html#ad29ce49d4f59b44faa0a0d3538f6c760">More...</a><br /></td></tr>
<tr class="separator:ad29ce49d4f59b44faa0a0d3538f6c760 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaca6fd0445e2997e3e0d59581204a77d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aaca6fd0445e2997e3e0d59581204a77d">getGatherAllAliasesMaxDepth</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aaca6fd0445e2997e3e0d59581204a77d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06dc915b7e077d8948d3e7202ffe1f8f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a06dc915b7e077d8948d3e7202ffe1f8f">getVaListSizeInBits</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a06dc915b7e077d8948d3e7202ffe1f8f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the size of the platform's va_list object.  <a href="classllvm_1_1TargetLoweringBase.html#a06dc915b7e077d8948d3e7202ffe1f8f">More...</a><br /></td></tr>
<tr class="separator:a06dc915b7e077d8948d3e7202ffe1f8f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea38b47d1095d96c4103ce3990ae8eca inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aea38b47d1095d96c4103ce3990ae8eca">getMaxStoresPerMemset</a> (<a class="el" href="classbool.html">bool</a> OptSize) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aea38b47d1095d96c4103ce3990ae8eca inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get maximum # of store operations permitted for llvm.memset.  <a href="classllvm_1_1TargetLoweringBase.html#aea38b47d1095d96c4103ce3990ae8eca">More...</a><br /></td></tr>
<tr class="separator:aea38b47d1095d96c4103ce3990ae8eca inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4aeaf8d22c1a5ec6e5c36633c5951c30 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a4aeaf8d22c1a5ec6e5c36633c5951c30">getMaxStoresPerMemcpy</a> (<a class="el" href="classbool.html">bool</a> OptSize) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4aeaf8d22c1a5ec6e5c36633c5951c30 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get maximum # of store operations permitted for llvm.memcpy.  <a href="classllvm_1_1TargetLoweringBase.html#a4aeaf8d22c1a5ec6e5c36633c5951c30">More...</a><br /></td></tr>
<tr class="separator:a4aeaf8d22c1a5ec6e5c36633c5951c30 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2def05829e73ca6a68ea3224ad592aa inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ab2def05829e73ca6a68ea3224ad592aa">getMaxGluedStoresPerMemcpy</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab2def05829e73ca6a68ea3224ad592aa inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get maximum # of store operations to be glued together.  <a href="classllvm_1_1TargetLoweringBase.html#ab2def05829e73ca6a68ea3224ad592aa">More...</a><br /></td></tr>
<tr class="separator:ab2def05829e73ca6a68ea3224ad592aa inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a722818f9037db94e546c34e73517b92e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a722818f9037db94e546c34e73517b92e">getMaxExpandSizeMemcmp</a> (<a class="el" href="classbool.html">bool</a> OptSize) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a722818f9037db94e546c34e73517b92e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get maximum # of load operations permitted for memcmp.  <a href="classllvm_1_1TargetLoweringBase.html#a722818f9037db94e546c34e73517b92e">More...</a><br /></td></tr>
<tr class="separator:a722818f9037db94e546c34e73517b92e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabf1014e2eb7b6826ee5c98baee11764 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aabf1014e2eb7b6826ee5c98baee11764">getMaxStoresPerMemmove</a> (<a class="el" href="classbool.html">bool</a> OptSize) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aabf1014e2eb7b6826ee5c98baee11764 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get maximum # of store operations permitted for llvm.memmove.  <a href="classllvm_1_1TargetLoweringBase.html#aabf1014e2eb7b6826ee5c98baee11764">More...</a><br /></td></tr>
<tr class="separator:aabf1014e2eb7b6826ee5c98baee11764 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb9750320d46cebf9bc82102fb8f9fed inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#abb9750320d46cebf9bc82102fb8f9fed">allowsMisalignedMemoryAccesses</a> (<a class="el" href="classllvm_1_1LLT.html">LLT</a>, <a class="el" href="classunsigned.html">unsigned</a> AddrSpace=0, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1Align.html">Align</a>=1, <a class="el" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags=<a class="el" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">MachineMemOperand::MONone</a>, <a class="el" href="classbool.html">bool</a> *=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:abb9750320d46cebf9bc82102fb8f9fed inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1LLT.html">LLT</a> handling variant.  <a href="classllvm_1_1TargetLoweringBase.html#abb9750320d46cebf9bc82102fb8f9fed">More...</a><br /></td></tr>
<tr class="separator:abb9750320d46cebf9bc82102fb8f9fed inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bd94da773b04cd6178044aef33042c0 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a2bd94da773b04cd6178044aef33042c0">allowsMemoryAccessForAlignment</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="el" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> AddrSpace=0, <a class="el" href="classunsigned.html">unsigned</a> Alignment=1, <a class="el" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags=<a class="el" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">MachineMemOperand::MONone</a>, <a class="el" href="classbool.html">bool</a> *Fast=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a2bd94da773b04cd6178044aef33042c0 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns true if the memory access is aligned or if the target allows this specific unaligned memory access.  <a href="classllvm_1_1TargetLoweringBase.html#a2bd94da773b04cd6178044aef33042c0">More...</a><br /></td></tr>
<tr class="separator:a2bd94da773b04cd6178044aef33042c0 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b6a25f648ff08c41f75cfd9ebad220d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a5b6a25f648ff08c41f75cfd9ebad220d">allowsMemoryAccessForAlignment</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="el" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO, <a class="el" href="classbool.html">bool</a> *Fast=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5b6a25f648ff08c41f75cfd9ebad220d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the memory access of this type is aligned or if the target allows this specific unaligned access for the given <a class="el" href="classllvm_1_1MachineMemOperand.html" title="A description of a memory reference used in the backend. ">MachineMemOperand</a>.  <a href="classllvm_1_1TargetLoweringBase.html#a5b6a25f648ff08c41f75cfd9ebad220d">More...</a><br /></td></tr>
<tr class="separator:a5b6a25f648ff08c41f75cfd9ebad220d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5c4b8529c61f10e89b6f2f3fd45a87c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#af5c4b8529c61f10e89b6f2f3fd45a87c">allowsMemoryAccess</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="el" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> AddrSpace=0, <a class="el" href="classunsigned.html">unsigned</a> Alignment=1, <a class="el" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags=<a class="el" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">MachineMemOperand::MONone</a>, <a class="el" href="classbool.html">bool</a> *Fast=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af5c4b8529c61f10e89b6f2f3fd45a87c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the target supports a memory access of this type for the given address space and alignment.  <a href="classllvm_1_1TargetLoweringBase.html#af5c4b8529c61f10e89b6f2f3fd45a87c">More...</a><br /></td></tr>
<tr class="separator:af5c4b8529c61f10e89b6f2f3fd45a87c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7303c135b27751868a0ba4b6f9225b8c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a7303c135b27751868a0ba4b6f9225b8c">allowsMemoryAccess</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="el" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO, <a class="el" href="classbool.html">bool</a> *Fast=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a7303c135b27751868a0ba4b6f9225b8c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the target supports a memory access of this type for the given <a class="el" href="classllvm_1_1MachineMemOperand.html" title="A description of a memory reference used in the backend. ">MachineMemOperand</a>.  <a href="classllvm_1_1TargetLoweringBase.html#a7303c135b27751868a0ba4b6f9225b8c">More...</a><br /></td></tr>
<tr class="separator:a7303c135b27751868a0ba4b6f9225b8c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16605f3b5c2a2227800cecd6ec65f439 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1LLT.html">LLT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a16605f3b5c2a2227800cecd6ec65f439">getOptimalMemOpLLT</a> (uint64_t, <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classbool.html">bool</a>, <a class="el" href="classbool.html">bool</a>, <a class="el" href="classbool.html">bool</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AttributeList.html">AttributeList</a> &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a16605f3b5c2a2227800cecd6ec65f439 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1LLT.html">LLT</a> returning variant.  <a href="classllvm_1_1TargetLoweringBase.html#a16605f3b5c2a2227800cecd6ec65f439">More...</a><br /></td></tr>
<tr class="separator:a16605f3b5c2a2227800cecd6ec65f439 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e1a572dcdde338698d9f94f0039f09f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a2e1a572dcdde338698d9f94f0039f09f">isSafeMemOpType</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a2e1a572dcdde338698d9f94f0039f09f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if it's safe to use load / store of the specified type to expand memcpy / memset inline.  <a href="classllvm_1_1TargetLoweringBase.html#a2e1a572dcdde338698d9f94f0039f09f">More...</a><br /></td></tr>
<tr class="separator:a2e1a572dcdde338698d9f94f0039f09f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3008612893c2c2095a2263367952a798 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a3008612893c2c2095a2263367952a798">getMinimumJumpTableEntries</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3008612893c2c2095a2263367952a798 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return lower limit for number of blocks in a jump table.  <a href="classllvm_1_1TargetLoweringBase.html#a3008612893c2c2095a2263367952a798">More...</a><br /></td></tr>
<tr class="separator:a3008612893c2c2095a2263367952a798 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab95e4ba1a5ed4d2f1256065a393042f2 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ab95e4ba1a5ed4d2f1256065a393042f2">getMinimumJumpTableDensity</a> (<a class="el" href="classbool.html">bool</a> OptForSize) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab95e4ba1a5ed4d2f1256065a393042f2 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return lower limit of the density in a jump table.  <a href="classllvm_1_1TargetLoweringBase.html#ab95e4ba1a5ed4d2f1256065a393042f2">More...</a><br /></td></tr>
<tr class="separator:ab95e4ba1a5ed4d2f1256065a393042f2 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b7d8d1b98f160a4b807187194b99d96 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a4b7d8d1b98f160a4b807187194b99d96">getMaximumJumpTableSize</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4b7d8d1b98f160a4b807187194b99d96 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return upper limit for number of entries in a jump table.  <a href="classllvm_1_1TargetLoweringBase.html#a4b7d8d1b98f160a4b807187194b99d96">More...</a><br /></td></tr>
<tr class="separator:a4b7d8d1b98f160a4b807187194b99d96 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a144b7f2cbbe52a536d6f2789a53651f9 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a144b7f2cbbe52a536d6f2789a53651f9">isJumpTableRelative</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a144b7f2cbbe52a536d6f2789a53651f9 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61de32f0bf7ce9050414c2c9dc3f42ad inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a61de32f0bf7ce9050414c2c9dc3f42ad">getStackPointerRegisterToSaveRestore</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a61de32f0bf7ce9050414c2c9dc3f42ad inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">If a physical register, this specifies the register that llvm.savestack/llvm.restorestack should save and restore.  <a href="classllvm_1_1TargetLoweringBase.html#a61de32f0bf7ce9050414c2c9dc3f42ad">More...</a><br /></td></tr>
<tr class="separator:a61de32f0bf7ce9050414c2c9dc3f42ad inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaacb0d4b842abf0c75abcbc9c666945d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aaacb0d4b842abf0c75abcbc9c666945d">getExceptionPointerRegister</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Constant.html">Constant</a> *PersonalityFn) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aaacb0d4b842abf0c75abcbc9c666945d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">If a physical register, this returns the register that receives the exception address on entry to an EH pad.  <a href="classllvm_1_1TargetLoweringBase.html#aaacb0d4b842abf0c75abcbc9c666945d">More...</a><br /></td></tr>
<tr class="separator:aaacb0d4b842abf0c75abcbc9c666945d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe089d90920eccfc7b4aa07d3f0335ca inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#abe089d90920eccfc7b4aa07d3f0335ca">getExceptionSelectorRegister</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Constant.html">Constant</a> *PersonalityFn) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:abe089d90920eccfc7b4aa07d3f0335ca inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">If a physical register, this returns the register that receives the exception typeid on entry to a landing pad.  <a href="classllvm_1_1TargetLoweringBase.html#abe089d90920eccfc7b4aa07d3f0335ca">More...</a><br /></td></tr>
<tr class="separator:abe089d90920eccfc7b4aa07d3f0335ca inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a407a38af417e80699f0abcbc4dc15d21 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a407a38af417e80699f0abcbc4dc15d21">needsFixedCatchObjects</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a407a38af417e80699f0abcbc4dc15d21 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfb567227a45a69afd81fbad3535da71 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1Align.html">Align</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#acfb567227a45a69afd81fbad3535da71">getMinStackArgumentAlignment</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:acfb567227a45a69afd81fbad3535da71 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the minimum stack alignment of an argument.  <a href="classllvm_1_1TargetLoweringBase.html#acfb567227a45a69afd81fbad3535da71">More...</a><br /></td></tr>
<tr class="separator:acfb567227a45a69afd81fbad3535da71 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac740567a4369a0ed636fe8c34e1ed69f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1Align.html">Align</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ac740567a4369a0ed636fe8c34e1ed69f">getMinFunctionAlignment</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac740567a4369a0ed636fe8c34e1ed69f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the minimum function alignment.  <a href="classllvm_1_1TargetLoweringBase.html#ac740567a4369a0ed636fe8c34e1ed69f">More...</a><br /></td></tr>
<tr class="separator:ac740567a4369a0ed636fe8c34e1ed69f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac334a112f1f7f756c4d694f5a297bb3c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1Align.html">Align</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ac334a112f1f7f756c4d694f5a297bb3c">getPrefFunctionAlignment</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac334a112f1f7f756c4d694f5a297bb3c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the preferred function alignment.  <a href="classllvm_1_1TargetLoweringBase.html#ac334a112f1f7f756c4d694f5a297bb3c">More...</a><br /></td></tr>
<tr class="separator:ac334a112f1f7f756c4d694f5a297bb3c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4da7a3eb0a5a115e5a79013773736a5 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ab4da7a3eb0a5a115e5a79013773736a5">alignLoopsWithOptSize</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab4da7a3eb0a5a115e5a79013773736a5 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Should loops be aligned even when the function is marked OptSize (but not MinSize).  <a href="classllvm_1_1TargetLoweringBase.html#ab4da7a3eb0a5a115e5a79013773736a5">More...</a><br /></td></tr>
<tr class="separator:ab4da7a3eb0a5a115e5a79013773736a5 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17180ab270ca3a7dae00ca8c8865de7c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a17180ab270ca3a7dae00ca8c8865de7c">getIRStackGuard</a> (<a class="el" href="classllvm_1_1IRBuilder.html">IRBuilder</a>&lt;&gt; &amp;IRB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a17180ab270ca3a7dae00ca8c8865de7c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">If the target has a standard location for the stack protector guard, returns the address of that location.  <a href="classllvm_1_1TargetLoweringBase.html#a17180ab270ca3a7dae00ca8c8865de7c">More...</a><br /></td></tr>
<tr class="separator:a17180ab270ca3a7dae00ca8c8865de7c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3e31a71f6d0e55d41956d5b20ed7989 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#af3e31a71f6d0e55d41956d5b20ed7989">insertSSPDeclarations</a> (<a class="el" href="classllvm_1_1Module.html">Module</a> &amp;M) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af3e31a71f6d0e55d41956d5b20ed7989 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inserts necessary declarations for SSP (stack protection) purpose.  <a href="classllvm_1_1TargetLoweringBase.html#af3e31a71f6d0e55d41956d5b20ed7989">More...</a><br /></td></tr>
<tr class="separator:af3e31a71f6d0e55d41956d5b20ed7989 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40e9675119de3bcd2fd05b549994a17d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a40e9675119de3bcd2fd05b549994a17d">getSDagStackGuard</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Module.html">Module</a> &amp;M) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a40e9675119de3bcd2fd05b549994a17d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the variable that's previously inserted by insertSSPDeclarations, if any, otherwise return nullptr.  <a href="classllvm_1_1TargetLoweringBase.html#a40e9675119de3bcd2fd05b549994a17d">More...</a><br /></td></tr>
<tr class="separator:a40e9675119de3bcd2fd05b549994a17d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a190effd8532e35fa84618634c54edc38 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a190effd8532e35fa84618634c54edc38">useStackGuardXorFP</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a190effd8532e35fa84618634c54edc38 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">If this function returns true, stack protection checks should XOR the frame pointer (or whichever pointer is used to address locals) into the stack guard value before checking it.  <a href="classllvm_1_1TargetLoweringBase.html#a190effd8532e35fa84618634c54edc38">More...</a><br /></td></tr>
<tr class="separator:a190effd8532e35fa84618634c54edc38 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cc7ede2e4ce0498c628270ca97ed75c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1Function.html">Function</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a5cc7ede2e4ce0498c628270ca97ed75c">getSSPStackGuardCheck</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Module.html">Module</a> &amp;M) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5cc7ede2e4ce0498c628270ca97ed75c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">If the target has a standard stack protection check function that performs validation and error handling, returns the function.  <a href="classllvm_1_1TargetLoweringBase.html#a5cc7ede2e4ce0498c628270ca97ed75c">More...</a><br /></td></tr>
<tr class="separator:a5cc7ede2e4ce0498c628270ca97ed75c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a166173227b1d839e059c48c2b3df542f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a166173227b1d839e059c48c2b3df542f">getSafeStackPointerLocation</a> (<a class="el" href="classllvm_1_1IRBuilder.html">IRBuilder</a>&lt;&gt; &amp;IRB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a166173227b1d839e059c48c2b3df542f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the target-specific address of the unsafe stack pointer.  <a href="classllvm_1_1TargetLoweringBase.html#a166173227b1d839e059c48c2b3df542f">More...</a><br /></td></tr>
<tr class="separator:a166173227b1d839e059c48c2b3df542f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fb1f2b5e76456a0afb82407a4a5dfde inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a8fb1f2b5e76456a0afb82407a4a5dfde">getStackProbeSymbolName</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8fb1f2b5e76456a0afb82407a4a5dfde inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the name of the symbol used to emit stack probes or the empty string if not applicable.  <a href="classllvm_1_1TargetLoweringBase.html#a8fb1f2b5e76456a0afb82407a4a5dfde">More...</a><br /></td></tr>
<tr class="separator:a8fb1f2b5e76456a0afb82407a4a5dfde inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06fa292c17759eb5fad044ed10981a88 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a06fa292c17759eb5fad044ed10981a88">shouldAlignPointerArgs</a> (<a class="el" href="classllvm_1_1CallInst.html">CallInst</a> *, <a class="el" href="classunsigned.html">unsigned</a> &amp;, <a class="el" href="classunsigned.html">unsigned</a> &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a06fa292c17759eb5fad044ed10981a88 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the pointer arguments to CI should be aligned by aligning the object whose address is being passed.  <a href="classllvm_1_1TargetLoweringBase.html#a06fa292c17759eb5fad044ed10981a88">More...</a><br /></td></tr>
<tr class="separator:a06fa292c17759eb5fad044ed10981a88 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebf92f2e7a24d974f8962922bd9add9b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aebf92f2e7a24d974f8962922bd9add9b">emitAtomicCmpXchgNoStoreLLBalance</a> (<a class="el" href="classllvm_1_1IRBuilder.html">IRBuilder</a>&lt;&gt; &amp;Builder) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aebf92f2e7a24d974f8962922bd9add9b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6f57c95115de937c8bf2372db90bb9b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#af6f57c95115de937c8bf2372db90bb9b">shouldExpandAtomicStoreInIR</a> (<a class="el" href="classllvm_1_1StoreInst.html">StoreInst</a> *<a class="el" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af6f57c95115de937c8bf2372db90bb9b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the given (atomic) store should be expanded by the IR-level AtomicExpand pass into an "atomic xchg" which ignores its input.  <a href="classllvm_1_1TargetLoweringBase.html#af6f57c95115de937c8bf2372db90bb9b">More...</a><br /></td></tr>
<tr class="separator:af6f57c95115de937c8bf2372db90bb9b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a602c996b7668a0a80db1c0194f144a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a0a602c996b7668a0a80db1c0194f144a">shouldSignExtendTypeInLibCall</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> <a class="el" href="classllvm_1_1Type.html">Type</a>, <a class="el" href="classbool.html">bool</a> IsSigned) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0a602c996b7668a0a80db1c0194f144a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if arguments should be sign-extended in lib calls.  <a href="classllvm_1_1TargetLoweringBase.html#a0a602c996b7668a0a80db1c0194f144a">More...</a><br /></td></tr>
<tr class="separator:a0a602c996b7668a0a80db1c0194f144a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b71455962e4ef36ac855018496368c4 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a6b71455962e4ef36ac855018496368c4">shouldExtendTypeInLibCall</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> <a class="el" href="classllvm_1_1Type.html">Type</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6b71455962e4ef36ac855018496368c4 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if arguments should be extended in lib calls.  <a href="classllvm_1_1TargetLoweringBase.html#a6b71455962e4ef36ac855018496368c4">More...</a><br /></td></tr>
<tr class="separator:a6b71455962e4ef36ac855018496368c4 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa194bbb60e552f8dfb26f34ba99e0a7a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">AtomicExpansionKind</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aa194bbb60e552f8dfb26f34ba99e0a7a">shouldExpandAtomicLoadInIR</a> (<a class="el" href="classllvm_1_1LoadInst.html">LoadInst</a> *LI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa194bbb60e552f8dfb26f34ba99e0a7a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns how the given (atomic) load should be expanded by the IR-level AtomicExpand pass.  <a href="classllvm_1_1TargetLoweringBase.html#aa194bbb60e552f8dfb26f34ba99e0a7a">More...</a><br /></td></tr>
<tr class="separator:aa194bbb60e552f8dfb26f34ba99e0a7a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9638f2649a117b559c3a3ebbe4e07cdf inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">AtomicExpansionKind</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a9638f2649a117b559c3a3ebbe4e07cdf">shouldExpandAtomicCmpXchgInIR</a> (<a class="el" href="classllvm_1_1AtomicCmpXchgInst.html">AtomicCmpXchgInst</a> *AI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9638f2649a117b559c3a3ebbe4e07cdf inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns how the given atomic cmpxchg should be expanded by the IR-level AtomicExpand pass.  <a href="classllvm_1_1TargetLoweringBase.html#a9638f2649a117b559c3a3ebbe4e07cdf">More...</a><br /></td></tr>
<tr class="separator:a9638f2649a117b559c3a3ebbe4e07cdf inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c9577464c762e99efd0dc0fcf355124 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1LoadInst.html">LoadInst</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a8c9577464c762e99efd0dc0fcf355124">lowerIdempotentRMWIntoFencedLoad</a> (<a class="el" href="classllvm_1_1AtomicRMWInst.html">AtomicRMWInst</a> *RMWI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8c9577464c762e99efd0dc0fcf355124 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">On some platforms, an AtomicRMW that never actually modifies the value (such as fetch_add of 0) can be turned into a fence followed by an atomic load.  <a href="classllvm_1_1TargetLoweringBase.html#a8c9577464c762e99efd0dc0fcf355124">More...</a><br /></td></tr>
<tr class="separator:a8c9577464c762e99efd0dc0fcf355124 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62776704228be288b780c2d5f591e1b2 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">ISD::NodeType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a62776704228be288b780c2d5f591e1b2">getExtendForAtomicOps</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a62776704228be288b780c2d5f591e1b2 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns how the platform's atomic operations are extended (ZERO_EXTEND, SIGN_EXTEND, or ANY_EXTEND).  <a href="classllvm_1_1TargetLoweringBase.html#a62776704228be288b780c2d5f591e1b2">More...</a><br /></td></tr>
<tr class="separator:a62776704228be288b780c2d5f591e1b2 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c4fe86e764b49ef70c73006d63758fc inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a5c4fe86e764b49ef70c73006d63758fc">shouldNormalizeToSelectSequence</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="el" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5c4fe86e764b49ef70c73006d63758fc inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if we should normalize select(N0&amp;N1, X, Y) =&gt; select(N0, select(N1, X, Y), Y) and select(N0|N1, X, Y) =&gt; select(N0, select(N1, X, Y, Y)) if it is likely that it saves us from materializing N0 and N1 in an integer register.  <a href="classllvm_1_1TargetLoweringBase.html#a5c4fe86e764b49ef70c73006d63758fc">More...</a><br /></td></tr>
<tr class="separator:a5c4fe86e764b49ef70c73006d63758fc inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ac08ec2ac5905d35da452c5b7fed73a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a9ac08ec2ac5905d35da452c5b7fed73a">isProfitableToCombineMinNumMaxNum</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9ac08ec2ac5905d35da452c5b7fed73a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc4327509fd659b7dee6d54659881ed4 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#afc4327509fd659b7dee6d54659881ed4">convertSelectOfConstantsToMath</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:afc4327509fd659b7dee6d54659881ed4 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if a select of constants (select Cond, C1, C2) should be transformed into simple math ops with the condition value.  <a href="classllvm_1_1TargetLoweringBase.html#afc4327509fd659b7dee6d54659881ed4">More...</a><br /></td></tr>
<tr class="separator:afc4327509fd659b7dee6d54659881ed4 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0904da484f8cd4e253536bf528d477b5 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a0904da484f8cd4e253536bf528d477b5">decomposeMulByConstant</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="el" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0904da484f8cd4e253536bf528d477b5 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it is profitable to transform an integer multiplication-by-constant into simpler operations like shifts and adds.  <a href="classllvm_1_1TargetLoweringBase.html#a0904da484f8cd4e253536bf528d477b5">More...</a><br /></td></tr>
<tr class="separator:a0904da484f8cd4e253536bf528d477b5 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfb6d055ff40649191068eae2f52a67b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#acfb6d055ff40649191068eae2f52a67b">shouldUseStrictFP_TO_INT</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> FpVT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> IntVT, <a class="el" href="classbool.html">bool</a> IsSigned) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:acfb6d055ff40649191068eae2f52a67b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it is more correct/profitable to use strict FP_TO_INT conversion operations - canonicalizing the FP source value instead of converting all cases and then selecting based on value.  <a href="classllvm_1_1TargetLoweringBase.html#acfb6d055ff40649191068eae2f52a67b">More...</a><br /></td></tr>
<tr class="separator:acfb6d055ff40649191068eae2f52a67b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4a6881cbaa8cfa8f9d1af5ff536f39c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ac4a6881cbaa8cfa8f9d1af5ff536f39c">getScalingFactorCost</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html">AddrMode</a> &amp;AM, <a class="el" href="classllvm_1_1Type.html">Type</a> *Ty, <a class="el" href="classunsigned.html">unsigned</a> AS=0) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac4a6881cbaa8cfa8f9d1af5ff536f39c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the cost of the scaling factor used in the addressing mode represented by AM for this target, for a load/store of the specified type.  <a href="classllvm_1_1TargetLoweringBase.html#ac4a6881cbaa8cfa8f9d1af5ff536f39c">More...</a><br /></td></tr>
<tr class="separator:ac4a6881cbaa8cfa8f9d1af5ff536f39c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1946f350ff6d981eb8ec0f7f044625fd inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a1946f350ff6d981eb8ec0f7f044625fd">isLegalICmpImmediate</a> (int64_t) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a1946f350ff6d981eb8ec0f7f044625fd inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified immediate is legal icmp immediate, that is the target has icmp instructions which can compare a register against the immediate without having to materialize the immediate into a register.  <a href="classllvm_1_1TargetLoweringBase.html#a1946f350ff6d981eb8ec0f7f044625fd">More...</a><br /></td></tr>
<tr class="separator:a1946f350ff6d981eb8ec0f7f044625fd inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ccde50eadcc47f62c4076681b969864 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a8ccde50eadcc47f62c4076681b969864">isLegalAddImmediate</a> (int64_t) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8ccde50eadcc47f62c4076681b969864 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified immediate is legal add immediate, that is the target has add instructions which can add a register with the immediate without having to materialize the immediate into a register.  <a href="classllvm_1_1TargetLoweringBase.html#a8ccde50eadcc47f62c4076681b969864">More...</a><br /></td></tr>
<tr class="separator:a8ccde50eadcc47f62c4076681b969864 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af72efd29af2efc1ca06d7439702655e1 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#af72efd29af2efc1ca06d7439702655e1">isLegalStoreImmediate</a> (int64_t <a class="el" href="classllvm_1_1Value.html">Value</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af72efd29af2efc1ca06d7439702655e1 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified immediate is legal for the value input of a store instruction.  <a href="classllvm_1_1TargetLoweringBase.html#af72efd29af2efc1ca06d7439702655e1">More...</a><br /></td></tr>
<tr class="separator:af72efd29af2efc1ca06d7439702655e1 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0791d03936abf005dfeef844f2d23fc6 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a0791d03936abf005dfeef844f2d23fc6">isVectorShiftByScalarCheap</a> (<a class="el" href="classllvm_1_1Type.html">Type</a> *Ty) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0791d03936abf005dfeef844f2d23fc6 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it's significantly cheaper to shift a vector by a uniform scalar than by an amount which will vary across each lane.  <a href="classllvm_1_1TargetLoweringBase.html#a0791d03936abf005dfeef844f2d23fc6">More...</a><br /></td></tr>
<tr class="separator:a0791d03936abf005dfeef844f2d23fc6 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c3a10f878938b827a268d6ab66dbb77 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a4c3a10f878938b827a268d6ab66dbb77">isCommutativeBinOp</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4c3a10f878938b827a268d6ab66dbb77 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the opcode is a commutative binary operation.  <a href="classllvm_1_1TargetLoweringBase.html#a4c3a10f878938b827a268d6ab66dbb77">More...</a><br /></td></tr>
<tr class="separator:a4c3a10f878938b827a268d6ab66dbb77 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3598cfe4665dac7e694fb4be22158b8 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ab3598cfe4665dac7e694fb4be22158b8">isBinOp</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab3598cfe4665dac7e694fb4be22158b8 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the node is a math/logic binary operator.  <a href="classllvm_1_1TargetLoweringBase.html#ab3598cfe4665dac7e694fb4be22158b8">More...</a><br /></td></tr>
<tr class="separator:ab3598cfe4665dac7e694fb4be22158b8 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59fab36c0403f6b6801219e1b73ba585 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a59fab36c0403f6b6801219e1b73ba585">allowTruncateForTailCall</a> (<a class="el" href="classllvm_1_1Type.html">Type</a> *FromTy, <a class="el" href="classllvm_1_1Type.html">Type</a> *ToTy) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a59fab36c0403f6b6801219e1b73ba585 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if a truncation from FromTy to ToTy is permitted when deciding whether a call is in tail position.  <a href="classllvm_1_1TargetLoweringBase.html#a59fab36c0403f6b6801219e1b73ba585">More...</a><br /></td></tr>
<tr class="separator:a59fab36c0403f6b6801219e1b73ba585 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac075713010d5632234a7a171d74b62f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aac075713010d5632234a7a171d74b62f">isProfitableToHoist</a> (<a class="el" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aac075713010d5632234a7a171d74b62f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa262bd68fe6b244861c0a5d249d68c30 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aa262bd68fe6b244861c0a5d249d68c30">isExtFree</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa262bd68fe6b244861c0a5d249d68c30 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the extension represented by <code>I</code> is free.  <a href="classllvm_1_1TargetLoweringBase.html#aa262bd68fe6b244861c0a5d249d68c30">More...</a><br /></td></tr>
<tr class="separator:aa262bd68fe6b244861c0a5d249d68c30 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25aa6029f4af7a3baadbd476d76fcaff inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a25aa6029f4af7a3baadbd476d76fcaff">isExtLoad</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LoadInst.html">LoadInst</a> *Load, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> *Ext, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a25aa6029f4af7a3baadbd476d76fcaff inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if <code>Load</code> and <code>Ext</code> can form an ExtLoad.  <a href="classllvm_1_1TargetLoweringBase.html#a25aa6029f4af7a3baadbd476d76fcaff">More...</a><br /></td></tr>
<tr class="separator:a25aa6029f4af7a3baadbd476d76fcaff inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29366507d51536f380af3c2184bfe374 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a29366507d51536f380af3c2184bfe374">isSExtCheaperThanZExt</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> FromTy, <a class="el" href="structllvm_1_1EVT.html">EVT</a> ToTy) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a29366507d51536f380af3c2184bfe374 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if sign-extension from FromTy to ToTy is cheaper than zero-extension.  <a href="classllvm_1_1TargetLoweringBase.html#a29366507d51536f380af3c2184bfe374">More...</a><br /></td></tr>
<tr class="separator:a29366507d51536f380af3c2184bfe374 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af782a9e1e8a1d9093dcee35ec89b2e83 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#af782a9e1e8a1d9093dcee35ec89b2e83">shouldSinkOperands</a> (<a class="el" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1Use.html">Use</a> *&gt; &amp;Ops) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af782a9e1e8a1d9093dcee35ec89b2e83 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if sinking I's operands to the same basic block as I is profitable, e.g.  <a href="classllvm_1_1TargetLoweringBase.html#af782a9e1e8a1d9093dcee35ec89b2e83">More...</a><br /></td></tr>
<tr class="separator:af782a9e1e8a1d9093dcee35ec89b2e83 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a049187337c771ca5da05d4450ece21e6 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a049187337c771ca5da05d4450ece21e6">hasPairedLoad</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a049187337c771ca5da05d4450ece21e6 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the target supplies and combines to a paired load two loaded values of type LoadedType next to each other in memory.  <a href="classllvm_1_1TargetLoweringBase.html#a049187337c771ca5da05d4450ece21e6">More...</a><br /></td></tr>
<tr class="separator:a049187337c771ca5da05d4450ece21e6 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae50d1d4ef6168ca5a3e89e47e810e7eb inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ae50d1d4ef6168ca5a3e89e47e810e7eb">hasVectorBlend</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae50d1d4ef6168ca5a3e89e47e810e7eb inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the target has a vector blend instruction.  <a href="classllvm_1_1TargetLoweringBase.html#ae50d1d4ef6168ca5a3e89e47e810e7eb">More...</a><br /></td></tr>
<tr class="separator:ae50d1d4ef6168ca5a3e89e47e810e7eb inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9217d0c83a31e23a74c96c313b8c2601 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a9217d0c83a31e23a74c96c313b8c2601">getMaxSupportedInterleaveFactor</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9217d0c83a31e23a74c96c313b8c2601 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the maximum supported factor for interleaved memory accesses.  <a href="classllvm_1_1TargetLoweringBase.html#a9217d0c83a31e23a74c96c313b8c2601">More...</a><br /></td></tr>
<tr class="separator:a9217d0c83a31e23a74c96c313b8c2601 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc3a9a6f31410c559e8bd9fbbdae473e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#afc3a9a6f31410c559e8bd9fbbdae473e">lowerInterleavedLoad</a> (<a class="el" href="classllvm_1_1LoadInst.html">LoadInst</a> *LI, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1ShuffleVectorInst.html">ShuffleVectorInst</a> *&gt; Shuffles, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; Indices, <a class="el" href="classunsigned.html">unsigned</a> Factor) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:afc3a9a6f31410c559e8bd9fbbdae473e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower an interleaved load to target specific intrinsics.  <a href="classllvm_1_1TargetLoweringBase.html#afc3a9a6f31410c559e8bd9fbbdae473e">More...</a><br /></td></tr>
<tr class="separator:afc3a9a6f31410c559e8bd9fbbdae473e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fb4538886a5b2d3ed3f5cabfbfde752 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a3fb4538886a5b2d3ed3f5cabfbfde752">lowerInterleavedStore</a> (<a class="el" href="classllvm_1_1StoreInst.html">StoreInst</a> *<a class="el" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>, <a class="el" href="classllvm_1_1ShuffleVectorInst.html">ShuffleVectorInst</a> *SVI, <a class="el" href="classunsigned.html">unsigned</a> Factor) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3fb4538886a5b2d3ed3f5cabfbfde752 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower an interleaved store to target specific intrinsics.  <a href="classllvm_1_1TargetLoweringBase.html#a3fb4538886a5b2d3ed3f5cabfbfde752">More...</a><br /></td></tr>
<tr class="separator:a3fb4538886a5b2d3ed3f5cabfbfde752 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75b5f43626eca6f155a21f22e4a5acd0 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a75b5f43626eca6f155a21f22e4a5acd0">isFPExtFree</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> DestVT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> SrcVT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a75b5f43626eca6f155a21f22e4a5acd0 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if an fpext operation is free (for instance, because single-precision floating-point numbers are implicitly extended to double-precision).  <a href="classllvm_1_1TargetLoweringBase.html#a75b5f43626eca6f155a21f22e4a5acd0">More...</a><br /></td></tr>
<tr class="separator:a75b5f43626eca6f155a21f22e4a5acd0 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e59c039fa29b841bae761e78dfc7d91 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a1e59c039fa29b841bae761e78dfc7d91">isVectorLoadExtDesirable</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ExtVal) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a1e59c039fa29b841bae761e78dfc7d91 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if folding a vector load into ExtVal (a sign, zero, or any extend node) is profitable.  <a href="classllvm_1_1TargetLoweringBase.html#a1e59c039fa29b841bae761e78dfc7d91">More...</a><br /></td></tr>
<tr class="separator:a1e59c039fa29b841bae761e78dfc7d91 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad404f6d4c27d0632ec092983a1e2df3 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aad404f6d4c27d0632ec092983a1e2df3">isFMAFasterThanFMulAndFAdd</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> &amp;<a class="el" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>, <a class="el" href="classllvm_1_1Type.html">Type</a> *) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aad404f6d4c27d0632ec092983a1e2df3 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">IR version.  <a href="classllvm_1_1TargetLoweringBase.html#aad404f6d4c27d0632ec092983a1e2df3">More...</a><br /></td></tr>
<tr class="separator:aad404f6d4c27d0632ec092983a1e2df3 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6af60c6301887f2f31ff9ae54329620a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a6af60c6301887f2f31ff9ae54329620a">isExtractSubvectorCheap</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> ResVT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> SrcVT, <a class="el" href="classunsigned.html">unsigned</a> Index) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6af60c6301887f2f31ff9ae54329620a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if EXTRACT_SUBVECTOR is cheap for extracting this result type from this source type with this index.  <a href="classllvm_1_1TargetLoweringBase.html#a6af60c6301887f2f31ff9ae54329620a">More...</a><br /></td></tr>
<tr class="separator:a6af60c6301887f2f31ff9ae54329620a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2a1ee827cfddefb077a5962261fd67c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ac2a1ee827cfddefb077a5962261fd67c">shouldScalarizeBinop</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> VecOp) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac2a1ee827cfddefb077a5962261fd67c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to convert an extract element of a vector binary operation into an extract element followed by a scalar operation.  <a href="classllvm_1_1TargetLoweringBase.html#ac2a1ee827cfddefb077a5962261fd67c">More...</a><br /></td></tr>
<tr class="separator:ac2a1ee827cfddefb077a5962261fd67c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a517ad06f5e9060b01cb831f5bc99e3a7 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a517ad06f5e9060b01cb831f5bc99e3a7">isExtractVecEltCheap</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> Index) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a517ad06f5e9060b01cb831f5bc99e3a7 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if extraction of a scalar element from the given vector type at the given index is cheap.  <a href="classllvm_1_1TargetLoweringBase.html#a517ad06f5e9060b01cb831f5bc99e3a7">More...</a><br /></td></tr>
<tr class="separator:a517ad06f5e9060b01cb831f5bc99e3a7 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7394ca050ce6f7486625d34eb801ce6a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a7394ca050ce6f7486625d34eb801ce6a">shouldFormOverflowOp</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a7394ca050ce6f7486625d34eb801ce6a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to convert math with an overflow comparison into the corresponding DAG node operation.  <a href="classllvm_1_1TargetLoweringBase.html#a7394ca050ce6f7486625d34eb801ce6a">More...</a><br /></td></tr>
<tr class="separator:a7394ca050ce6f7486625d34eb801ce6a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9506719826e5449066b6a74d2d21d012 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a9506719826e5449066b6a74d2d21d012">shouldConsiderGEPOffsetSplit</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9506719826e5449066b6a74d2d21d012 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73287af67238556f601b5255cd6e6274 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a73287af67238556f601b5255cd6e6274">shouldAvoidTransformToShift</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> Amount) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a73287af67238556f601b5255cd6e6274 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if creating a shift of the type by the given amount is not profitable.  <a href="classllvm_1_1TargetLoweringBase.html#a73287af67238556f601b5255cd6e6274">More...</a><br /></td></tr>
<tr class="separator:a73287af67238556f601b5255cd6e6274 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b36797b46a42e7b489e47c2d009bc1d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a8b36797b46a42e7b489e47c2d009bc1d">setLibcallName</a> (<a class="el" href="namespacellvm_1_1RTLIB.html#a50a0bab21f1d14a86a1483ec283e4447">RTLIB::Libcall</a> Call, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *<a class="el" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>)</td></tr>
<tr class="memdesc:a8b36797b46a42e7b489e47c2d009bc1d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rename the default libcall routine name for the specified libcall.  <a href="classllvm_1_1TargetLoweringBase.html#a8b36797b46a42e7b489e47c2d009bc1d">More...</a><br /></td></tr>
<tr class="separator:a8b36797b46a42e7b489e47c2d009bc1d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37d07c2039ddd3ffe787ae9cb81344d0 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a37d07c2039ddd3ffe787ae9cb81344d0">getLibcallName</a> (<a class="el" href="namespacellvm_1_1RTLIB.html#a50a0bab21f1d14a86a1483ec283e4447">RTLIB::Libcall</a> Call) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a37d07c2039ddd3ffe787ae9cb81344d0 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the libcall routine name for the specified libcall.  <a href="classllvm_1_1TargetLoweringBase.html#a37d07c2039ddd3ffe787ae9cb81344d0">More...</a><br /></td></tr>
<tr class="separator:a37d07c2039ddd3ffe787ae9cb81344d0 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11d5723c448d435dce77417ce2b8cb01 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a11d5723c448d435dce77417ce2b8cb01">setCmpLibcallCC</a> (<a class="el" href="namespacellvm_1_1RTLIB.html#a50a0bab21f1d14a86a1483ec283e4447">RTLIB::Libcall</a> Call, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC)</td></tr>
<tr class="memdesc:a11d5723c448d435dce77417ce2b8cb01 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override the default CondCode to be used to test the result of the comparison libcall against zero.  <a href="classllvm_1_1TargetLoweringBase.html#a11d5723c448d435dce77417ce2b8cb01">More...</a><br /></td></tr>
<tr class="separator:a11d5723c448d435dce77417ce2b8cb01 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad85fc60334b97452e632a353e5a4b814 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ad85fc60334b97452e632a353e5a4b814">getCmpLibcallCC</a> (<a class="el" href="namespacellvm_1_1RTLIB.html#a50a0bab21f1d14a86a1483ec283e4447">RTLIB::Libcall</a> Call) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad85fc60334b97452e632a353e5a4b814 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the CondCode that's to be used to test the result of the comparison libcall against zero.  <a href="classllvm_1_1TargetLoweringBase.html#ad85fc60334b97452e632a353e5a4b814">More...</a><br /></td></tr>
<tr class="separator:ad85fc60334b97452e632a353e5a4b814 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b258bf80e376a39c623bf880461894b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a3b258bf80e376a39c623bf880461894b">setLibcallCallingConv</a> (<a class="el" href="namespacellvm_1_1RTLIB.html#a50a0bab21f1d14a86a1483ec283e4447">RTLIB::Libcall</a> Call, <a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CC)</td></tr>
<tr class="memdesc:a3b258bf80e376a39c623bf880461894b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the <a class="el" href="namespacellvm_1_1CallingConv.html" title="CallingConv Namespace - This namespace contains an enum with a value for the well-known calling conve...">CallingConv</a> that should be used for the specified libcall.  <a href="classllvm_1_1TargetLoweringBase.html#a3b258bf80e376a39c623bf880461894b">More...</a><br /></td></tr>
<tr class="separator:a3b258bf80e376a39c623bf880461894b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a165e3da23cb77e612919b366f1978af2 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a165e3da23cb77e612919b366f1978af2">getLibcallCallingConv</a> (<a class="el" href="namespacellvm_1_1RTLIB.html#a50a0bab21f1d14a86a1483ec283e4447">RTLIB::Libcall</a> Call) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a165e3da23cb77e612919b366f1978af2 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the <a class="el" href="namespacellvm_1_1CallingConv.html" title="CallingConv Namespace - This namespace contains an enum with a value for the well-known calling conve...">CallingConv</a> that should be used for the specified libcall.  <a href="classllvm_1_1TargetLoweringBase.html#a165e3da23cb77e612919b366f1978af2">More...</a><br /></td></tr>
<tr class="separator:a165e3da23cb77e612919b366f1978af2 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a025e6664b2f55d2c217543c34eb1f64e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a025e6664b2f55d2c217543c34eb1f64e">InstructionOpcodeToISD</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a025e6664b2f55d2c217543c34eb1f64e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the <a class="el" href="namespacellvm_1_1ISD.html" title="ISD namespace - This namespace contains an enum which represents all of the SelectionDAG node types a...">ISD</a> node that corresponds to the <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> class opcode.  <a href="classllvm_1_1TargetLoweringBase.html#a025e6664b2f55d2c217543c34eb1f64e">More...</a><br /></td></tr>
<tr class="separator:a025e6664b2f55d2c217543c34eb1f64e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad58e16187d6abbd0b22dd587732d2343 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">std::pair&lt; int, <a class="el" href="classllvm_1_1MVT.html">MVT</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ad58e16187d6abbd0b22dd587732d2343">getTypeLegalizationCost</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL, <a class="el" href="classllvm_1_1Type.html">Type</a> *Ty) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad58e16187d6abbd0b22dd587732d2343 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Estimate the cost of type-legalization and the legalized type.  <a href="classllvm_1_1TargetLoweringBase.html#ad58e16187d6abbd0b22dd587732d2343">More...</a><br /></td></tr>
<tr class="separator:ad58e16187d6abbd0b22dd587732d2343 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4f441f058eb21d972cd86d45089fc01 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ab4f441f058eb21d972cd86d45089fc01">getMaxAtomicSizeInBitsSupported</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab4f441f058eb21d972cd86d45089fc01 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the maximum atomic operation size (in bits) supported by the backend.  <a href="classllvm_1_1TargetLoweringBase.html#ab4f441f058eb21d972cd86d45089fc01">More...</a><br /></td></tr>
<tr class="separator:ab4f441f058eb21d972cd86d45089fc01 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3764b6c7a86edf8f7e67d1b57ecc8f29 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a3764b6c7a86edf8f7e67d1b57ecc8f29">getMinCmpXchgSizeInBits</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3764b6c7a86edf8f7e67d1b57ecc8f29 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the size of the smallest cmpxchg or ll/sc instruction the backend supports.  <a href="classllvm_1_1TargetLoweringBase.html#a3764b6c7a86edf8f7e67d1b57ecc8f29">More...</a><br /></td></tr>
<tr class="separator:a3764b6c7a86edf8f7e67d1b57ecc8f29 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae209eef1c0fd4634eea3311501aa6c23 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ae209eef1c0fd4634eea3311501aa6c23">supportsUnalignedAtomics</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae209eef1c0fd4634eea3311501aa6c23 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether the target supports unaligned atomic operations.  <a href="classllvm_1_1TargetLoweringBase.html#ae209eef1c0fd4634eea3311501aa6c23">More...</a><br /></td></tr>
<tr class="separator:ae209eef1c0fd4634eea3311501aa6c23 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29d670e9b67b98e535e0704bbcfed918 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a29d670e9b67b98e535e0704bbcfed918">shouldInsertFencesForAtomic</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a29d670e9b67b98e535e0704bbcfed918 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether AtomicExpandPass should automatically insert fences and reduce ordering for this atomic.  <a href="classllvm_1_1TargetLoweringBase.html#a29d670e9b67b98e535e0704bbcfed918">More...</a><br /></td></tr>
<tr class="separator:a29d670e9b67b98e535e0704bbcfed918 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae88a73a6765f6cc8115f5a7b70f8fd20 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ae88a73a6765f6cc8115f5a7b70f8fd20">emitLoadLinked</a> (<a class="el" href="classllvm_1_1IRBuilder.html">IRBuilder</a>&lt;&gt; &amp;Builder, <a class="el" href="classllvm_1_1Value.html">Value</a> *Addr, <a class="el" href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02">AtomicOrdering</a> Ord) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae88a73a6765f6cc8115f5a7b70f8fd20 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform a load-linked operation on Addr, returning a "Value *" with the corresponding pointee type.  <a href="classllvm_1_1TargetLoweringBase.html#ae88a73a6765f6cc8115f5a7b70f8fd20">More...</a><br /></td></tr>
<tr class="separator:ae88a73a6765f6cc8115f5a7b70f8fd20 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf925375088ed895cad38bb3fc1eefe7 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#acf925375088ed895cad38bb3fc1eefe7">emitStoreConditional</a> (<a class="el" href="classllvm_1_1IRBuilder.html">IRBuilder</a>&lt;&gt; &amp;Builder, <a class="el" href="classllvm_1_1Value.html">Value</a> *Val, <a class="el" href="classllvm_1_1Value.html">Value</a> *Addr, <a class="el" href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02">AtomicOrdering</a> Ord) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:acf925375088ed895cad38bb3fc1eefe7 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform a store-conditional operation to Addr.  <a href="classllvm_1_1TargetLoweringBase.html#acf925375088ed895cad38bb3fc1eefe7">More...</a><br /></td></tr>
<tr class="separator:acf925375088ed895cad38bb3fc1eefe7 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0484003f3f4a89f2abf529e113c9959b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a0484003f3f4a89f2abf529e113c9959b">emitMaskedAtomicRMWIntrinsic</a> (<a class="el" href="classllvm_1_1IRBuilder.html">IRBuilder</a>&lt;&gt; &amp;Builder, <a class="el" href="classllvm_1_1AtomicRMWInst.html">AtomicRMWInst</a> *AI, <a class="el" href="classllvm_1_1Value.html">Value</a> *AlignedAddr, <a class="el" href="classllvm_1_1Value.html">Value</a> *Incr, <a class="el" href="classllvm_1_1Value.html">Value</a> *Mask, <a class="el" href="classllvm_1_1Value.html">Value</a> *ShiftAmt, <a class="el" href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02">AtomicOrdering</a> Ord) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0484003f3f4a89f2abf529e113c9959b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform a masked atomicrmw using a target-specific intrinsic.  <a href="classllvm_1_1TargetLoweringBase.html#a0484003f3f4a89f2abf529e113c9959b">More...</a><br /></td></tr>
<tr class="separator:a0484003f3f4a89f2abf529e113c9959b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a319138943e178eb89d7c4936f8d631b8 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a319138943e178eb89d7c4936f8d631b8">emitMaskedAtomicCmpXchgIntrinsic</a> (<a class="el" href="classllvm_1_1IRBuilder.html">IRBuilder</a>&lt;&gt; &amp;Builder, <a class="el" href="classllvm_1_1AtomicCmpXchgInst.html">AtomicCmpXchgInst</a> *CI, <a class="el" href="classllvm_1_1Value.html">Value</a> *AlignedAddr, <a class="el" href="classllvm_1_1Value.html">Value</a> *CmpVal, <a class="el" href="classllvm_1_1Value.html">Value</a> *NewVal, <a class="el" href="classllvm_1_1Value.html">Value</a> *Mask, <a class="el" href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02">AtomicOrdering</a> Ord) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a319138943e178eb89d7c4936f8d631b8 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform a masked cmpxchg using a target-specific intrinsic.  <a href="classllvm_1_1TargetLoweringBase.html#a319138943e178eb89d7c4936f8d631b8">More...</a><br /></td></tr>
<tr class="separator:a319138943e178eb89d7c4936f8d631b8 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c3e71453e10eba5f7c416abea3d892e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a9c3e71453e10eba5f7c416abea3d892e">emitLeadingFence</a> (<a class="el" href="classllvm_1_1IRBuilder.html">IRBuilder</a>&lt;&gt; &amp;Builder, <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> *Inst, <a class="el" href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02">AtomicOrdering</a> Ord) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9c3e71453e10eba5f7c416abea3d892e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inserts in the IR a target-specific intrinsic specifying a fence.  <a href="classllvm_1_1TargetLoweringBase.html#a9c3e71453e10eba5f7c416abea3d892e">More...</a><br /></td></tr>
<tr class="separator:a9c3e71453e10eba5f7c416abea3d892e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f76b72d7f224c5360e050fb1b7ce591 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a2f76b72d7f224c5360e050fb1b7ce591">emitTrailingFence</a> (<a class="el" href="classllvm_1_1IRBuilder.html">IRBuilder</a>&lt;&gt; &amp;Builder, <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> *Inst, <a class="el" href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02">AtomicOrdering</a> Ord) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a2f76b72d7f224c5360e050fb1b7ce591 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:acd0df047ee2137d466b1f983a2c2ce34"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SITargetLowering.html#acd0df047ee2137d466b1f983a2c2ce34">isFlatGlobalAddrSpace</a> (<a class="el" href="classunsigned.html">unsigned</a> AS)</td></tr>
<tr class="separator:acd0df047ee2137d466b1f983a2c2ce34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_static_methods_classllvm_1_1AMDGPUTargetLowering"><td colspan="2" onclick="javascript:toggleInherit('pub_static_methods_classllvm_1_1AMDGPUTargetLowering')"><img src="closed.png" alt="-"/>&#160;Static Public Member Functions inherited from <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html">llvm::AMDGPUTargetLowering</a></td></tr>
<tr class="memitem:acd87db70cdd379bbe637cdd47902e3c1 inherit pub_static_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#acd87db70cdd379bbe637cdd47902e3c1">numBitsUnsigned</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:acd87db70cdd379bbe637cdd47902e3c1 inherit pub_static_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0238909162902c113be9f912d02f35a2 inherit pub_static_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a0238909162902c113be9f912d02f35a2">numBitsSigned</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a0238909162902c113be9f912d02f35a2 inherit pub_static_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb312b79379a52ff3354d2c0557cd8cc inherit pub_static_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#adb312b79379a52ff3354d2c0557cd8cc">hasDefinedInitializer</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV)</td></tr>
<tr class="separator:adb312b79379a52ff3354d2c0557cd8cc inherit pub_static_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac8d173aca5b7a57cc264a77303f50b1 inherit pub_static_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#aac8d173aca5b7a57cc264a77303f50b1">stripBitcast</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Val)</td></tr>
<tr class="separator:aac8d173aca5b7a57cc264a77303f50b1 inherit pub_static_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca708dccf3303e8529183ba47e14642b inherit pub_static_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#aca708dccf3303e8529183ba47e14642b">allUsesHaveSourceMods</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> CostThreshold=4)</td></tr>
<tr class="separator:aca708dccf3303e8529183ba47e14642b inherit pub_static_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6c3ecb76f1a2b56378ea30a8f895979 inherit pub_static_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#ac6c3ecb76f1a2b56378ea30a8f895979">CCAssignFnForCall</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CC, <a class="el" href="classbool.html">bool</a> IsVarArg)</td></tr>
<tr class="memdesc:ac6c3ecb76f1a2b56378ea30a8f895979 inherit pub_static_methods_classllvm_1_1AMDGPUTargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the correct CCAssignFn for a given CallingConvention value.  <a href="classllvm_1_1AMDGPUTargetLowering.html#ac6c3ecb76f1a2b56378ea30a8f895979">More...</a><br /></td></tr>
<tr class="separator:ac6c3ecb76f1a2b56378ea30a8f895979 inherit pub_static_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac50d36f342b4fd1dad4441e59b29051a inherit pub_static_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#ac50d36f342b4fd1dad4441e59b29051a">CCAssignFnForReturn</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CC, <a class="el" href="classbool.html">bool</a> IsVarArg)</td></tr>
<tr class="separator:ac50d36f342b4fd1dad4441e59b29051a inherit pub_static_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_static_methods_classllvm_1_1TargetLoweringBase"><td colspan="2" onclick="javascript:toggleInherit('pub_static_methods_classllvm_1_1TargetLoweringBase')"><img src="closed.png" alt="-"/>&#160;Static Public Member Functions inherited from <a class="el" href="classllvm_1_1TargetLoweringBase.html">llvm::TargetLoweringBase</a></td></tr>
<tr class="memitem:affa111c5fcedf4f9c7eaf11be9977f32 inherit pub_static_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">ISD::NodeType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#affa111c5fcedf4f9c7eaf11be9977f32">getExtendForContent</a> (<a class="el" href="classllvm_1_1TargetLoweringBase.html#aa61af767c51a95e2dd0dff2001168755">BooleanContent</a> Content)</td></tr>
<tr class="separator:affa111c5fcedf4f9c7eaf11be9977f32 inherit pub_static_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pub_types_classllvm_1_1AMDGPUTargetLowering"><td colspan="2" onclick="javascript:toggleInherit('pub_types_classllvm_1_1AMDGPUTargetLowering')"><img src="closed.png" alt="-"/>&#160;Public Types inherited from <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html">llvm::AMDGPUTargetLowering</a></td></tr>
<tr class="memitem:aabb66ae6636b6dbd45c1b66dd9353821 inherit pub_types_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#aabb66ae6636b6dbd45c1b66dd9353821">ImplicitParameter</a> { <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#aabb66ae6636b6dbd45c1b66dd9353821a3b608a404034c22b030fca524632ebb0">FIRST_IMPLICIT</a>, 
<a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#aabb66ae6636b6dbd45c1b66dd9353821a0c3b6476041a6b00d9bf8dcd054102c2">GRID_DIM</a> = FIRST_IMPLICIT, 
<a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#aabb66ae6636b6dbd45c1b66dd9353821abb10afce29f2bda2452d867e530ee855">GRID_OFFSET</a>
 }</td></tr>
<tr class="separator:aabb66ae6636b6dbd45c1b66dd9353821 inherit pub_types_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_types_classllvm_1_1TargetLowering"><td colspan="2" onclick="javascript:toggleInherit('pub_types_classllvm_1_1TargetLowering')"><img src="closed.png" alt="-"/>&#160;Public Types inherited from <a class="el" href="classllvm_1_1TargetLowering.html">llvm::TargetLowering</a></td></tr>
<tr class="memitem:a0b0176781cd4fd9f45cc739f1d007116 inherit pub_types_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">ConstraintType</a> { <br />
&#160;&#160;<a class="el" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116a85f9b8131f0608c03c58e4e23d875dfc">C_Register</a>, 
<a class="el" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116a1d7718fd43ac0a5c715686a76f9cfd89">C_RegisterClass</a>, 
<a class="el" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116a420d729d2e7d056ec884c094ccdc4467">C_Memory</a>, 
<a class="el" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116a7bc0fe0fa6be5eaabb77e46c8d9ab2c8">C_Immediate</a>, 
<br />
&#160;&#160;<a class="el" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116abc9c279d343d2f957ab51b37ff39e88e">C_Other</a>, 
<a class="el" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116ad4cd486b7360ed34c9553b6c9056b764">C_Unknown</a>
<br />
 }</td></tr>
<tr class="separator:a0b0176781cd4fd9f45cc739f1d007116 inherit pub_types_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f5cab5437026605269663cda7389abc inherit pub_types_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abc">ConstraintWeight</a> { <br />
&#160;&#160;<a class="el" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abca2a03cc05a305d0cd861ff2d070da40ca">CW_Invalid</a> = -1, 
<a class="el" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abcad2cf3d9c529f93c9afe82c16053bc0e3">CW_Okay</a> = 0, 
<a class="el" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abca69e2895d90783dc2ab3efe070397cbea">CW_Good</a> = 1, 
<a class="el" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abca3054688f1464c0691ef2ef5e581276a8">CW_Better</a> = 2, 
<br />
&#160;&#160;<a class="el" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abcaeadafdb6717a390cbe0c3ee93a0b1a2c">CW_Best</a> = 3, 
<a class="el" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abca8f769b6cac1ebb4de9412ecfe92fe20d">CW_SpecificReg</a> = CW_Okay, 
<a class="el" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abcaa36ab38b266c612487d9ff61df7475af">CW_Register</a> = CW_Good, 
<a class="el" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abca5b8290e7824d2be12d9886e17c7aedd6">CW_Memory</a> = CW_Better, 
<br />
&#160;&#160;<a class="el" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abca632c68154579a54426d0841e490ddb40">CW_Constant</a> = CW_Best, 
<a class="el" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abcad4df0dd48c58dea43776a5a77e74ba76">CW_Default</a> = CW_Okay
<br />
 }</td></tr>
<tr class="separator:a7f5cab5437026605269663cda7389abc inherit pub_types_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3db162658a7687e8a5df34f5a6aaa840 inherit pub_types_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a3db162658a7687e8a5df34f5a6aaa840">AsmOperandInfoVector</a> = std::vector&lt; <a class="el" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html">AsmOperandInfo</a> &gt;</td></tr>
<tr class="separator:a3db162658a7687e8a5df34f5a6aaa840 inherit pub_types_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_types_classllvm_1_1TargetLoweringBase"><td colspan="2" onclick="javascript:toggleInherit('pub_types_classllvm_1_1TargetLoweringBase')"><img src="closed.png" alt="-"/>&#160;Public Types inherited from <a class="el" href="classllvm_1_1TargetLoweringBase.html">llvm::TargetLoweringBase</a></td></tr>
<tr class="memitem:a12b8712b6c436a8152a5fa996cd8956a inherit pub_types_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a> : uint8_t { <br />
&#160;&#160;<a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>, 
<a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>, 
<a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>, 
<a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aafb9a152dd1ee4089f5fc96a33c5c90d2">LibCall</a>, 
<br />
&#160;&#160;<a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>
<br />
 }<tr class="memdesc:a12b8712b6c436a8152a5fa996cd8956a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This enum indicates whether operations are valid for a target, and if not, what action should be used to make them valid.  <a href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:a12b8712b6c436a8152a5fa996cd8956a inherit pub_types_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35dc101b509721ffbfb58aba316de681 inherit pub_types_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681">LegalizeTypeAction</a> : uint8_t { <br />
&#160;&#160;<a class="el" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681af54ec6880362512f9fec982cd4ce39fb">TypeLegal</a>, 
<a class="el" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681a26f35604723482a1aee6514940c2987d">TypePromoteInteger</a>, 
<a class="el" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681a5c111d159cec321b85802cb1baba7f12">TypeExpandInteger</a>, 
<a class="el" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681a2f11b8376488870063cf0c3036fb9577">TypeSoftenFloat</a>, 
<br />
&#160;&#160;<a class="el" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681a43bc669b0f21542131c6623548c567e3">TypeExpandFloat</a>, 
<a class="el" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681aba2534b602f98a2952464c3682a39dbc">TypeScalarizeVector</a>, 
<a class="el" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681a40cd81ebfaf97cef327ad65d37b816da">TypeSplitVector</a>, 
<a class="el" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681a5290057031a9bc71850f61e757cb940e">TypeWidenVector</a>, 
<br />
&#160;&#160;<a class="el" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681ab8c4c8f23deded1905e71e37ab1f5f94">TypePromoteFloat</a>
<br />
 }<tr class="memdesc:a35dc101b509721ffbfb58aba316de681"><td class="mdescLeft">&#160;</td><td class="mdescRight">This enum indicates whether a types are legal for a target, and if not, what action should be used to make them valid.  <a href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:a35dc101b509721ffbfb58aba316de681 inherit pub_types_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa61af767c51a95e2dd0dff2001168755 inherit pub_types_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aa61af767c51a95e2dd0dff2001168755">BooleanContent</a> { <a class="el" href="classllvm_1_1TargetLoweringBase.html#aa61af767c51a95e2dd0dff2001168755a145391af8fd5e5455ffa3170c2d701ce">UndefinedBooleanContent</a>, 
<a class="el" href="classllvm_1_1TargetLoweringBase.html#aa61af767c51a95e2dd0dff2001168755a0e2d72cfdcc49d2d189f440b3cc31dff">ZeroOrOneBooleanContent</a>, 
<a class="el" href="classllvm_1_1TargetLoweringBase.html#aa61af767c51a95e2dd0dff2001168755a695a19c9c3ae14638be151add82755cb">ZeroOrNegativeOneBooleanContent</a>
 }<tr class="memdesc:aa61af767c51a95e2dd0dff2001168755"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enum that describes how the target represents true/false values.  <a href="classllvm_1_1TargetLoweringBase.html#aa61af767c51a95e2dd0dff2001168755">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:aa61af767c51a95e2dd0dff2001168755 inherit pub_types_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a575e134a5e8414029a5c4a284858e6cd inherit pub_types_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a575e134a5e8414029a5c4a284858e6cd">SelectSupportKind</a> { <a class="el" href="classllvm_1_1TargetLoweringBase.html#a575e134a5e8414029a5c4a284858e6cda87a93c29e9b581a0845c5cd878a8d3b7">ScalarValSelect</a>, 
<a class="el" href="classllvm_1_1TargetLoweringBase.html#a575e134a5e8414029a5c4a284858e6cda14714058f9e9eb27b0a4ec62d23bddd5">ScalarCondVectorVal</a>, 
<a class="el" href="classllvm_1_1TargetLoweringBase.html#a575e134a5e8414029a5c4a284858e6cda57d13a184979a5a9b7110c20e9d6f55d">VectorMaskSelect</a>
 }<tr class="memdesc:a575e134a5e8414029a5c4a284858e6cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enum that describes what type of support for selects the target has.  <a href="classllvm_1_1TargetLoweringBase.html#a575e134a5e8414029a5c4a284858e6cd">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:a575e134a5e8414029a5c4a284858e6cd inherit pub_types_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba40628328a660c78a9d73cc209f5e84 inherit pub_types_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">AtomicExpansionKind</a> { <br />
&#160;&#160;<a class="el" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84a6adf97f83acf6453d4a6a4b1070f3754">AtomicExpansionKind::None</a>, 
<a class="el" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84a2985b9c595be648a72a6dd08268c2218">AtomicExpansionKind::LLSC</a>, 
<a class="el" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84a4cf4a97fbc85619dbd1e34842a54bdba">AtomicExpansionKind::LLOnly</a>, 
<a class="el" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84a369f472273bc816735055f13a6e6fd6c">AtomicExpansionKind::CmpXChg</a>, 
<br />
&#160;&#160;<a class="el" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84ae8e80c2bf991369add363ad75aa12137">AtomicExpansionKind::MaskedIntrinsic</a>
<br />
 }<tr class="memdesc:aba40628328a660c78a9d73cc209f5e84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enum that specifies what an atomic load/AtomicRMWInst is expanded to, if at all.  <a href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:aba40628328a660c78a9d73cc209f5e84 inherit pub_types_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff813db965c76a7e0f64c426cded6534 inherit pub_types_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aff813db965c76a7e0f64c426cded6534">MulExpansionKind</a> { <a class="el" href="classllvm_1_1TargetLoweringBase.html#aff813db965c76a7e0f64c426cded6534a68eec46437c384d8dad18d5464ebc35c">MulExpansionKind::Always</a>, 
<a class="el" href="classllvm_1_1TargetLoweringBase.html#aff813db965c76a7e0f64c426cded6534a8c584e48b330cb281f2581d171b1c06a">MulExpansionKind::OnlyLegalOrCustom</a>
 }<tr class="memdesc:aff813db965c76a7e0f64c426cded6534"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enum that specifies when a multiplication should be expanded.  <a href="classllvm_1_1TargetLoweringBase.html#aff813db965c76a7e0f64c426cded6534">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:aff813db965c76a7e0f64c426cded6534 inherit pub_types_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cbb26a6b04c9a328e0e0966881da33f inherit pub_types_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a0cbb26a6b04c9a328e0e0966881da33f">ReciprocalEstimate</a> : int { <a class="el" href="classllvm_1_1TargetLoweringBase.html#a0cbb26a6b04c9a328e0e0966881da33faef4d83ea802e3b855bf36ea9689414b9">Unspecified</a> = -1, 
<a class="el" href="classllvm_1_1TargetLoweringBase.html#a0cbb26a6b04c9a328e0e0966881da33fabe65751dd4c96666d211802141105b27">Disabled</a> = 0, 
<a class="el" href="classllvm_1_1TargetLoweringBase.html#a0cbb26a6b04c9a328e0e0966881da33fa8e243db2e3806dcf4997c408a355ddfc">Enabled</a> = 1
 }<tr class="memdesc:a0cbb26a6b04c9a328e0e0966881da33f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reciprocal estimate status values used by the functions below.  <a href="classllvm_1_1TargetLoweringBase.html#a0cbb26a6b04c9a328e0e0966881da33f">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:a0cbb26a6b04c9a328e0e0966881da33f inherit pub_types_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe96944549bddbf323309eaaf466b385 inherit pub_types_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#afe96944549bddbf323309eaaf466b385">LegalizeKind</a> = std::pair&lt; <a class="el" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681">LegalizeTypeAction</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> &gt;</td></tr>
<tr class="memdesc:afe96944549bddbf323309eaaf466b385 inherit pub_types_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">LegalizeKind holds the legalization kind that needs to happen to <a class="el" href="structllvm_1_1EVT.html" title="Extended Value Type. ">EVT</a> in order to type-legalize it.  <a href="classllvm_1_1TargetLoweringBase.html#afe96944549bddbf323309eaaf466b385">More...</a><br /></td></tr>
<tr class="separator:afe96944549bddbf323309eaaf466b385 inherit pub_types_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4ac6bc14db22dbd7b94a3b1bd276796 inherit pub_types_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ae4ac6bc14db22dbd7b94a3b1bd276796">ArgListTy</a> = std::vector&lt; <a class="el" href="classllvm_1_1TargetLoweringBase_1_1ArgListEntry.html">ArgListEntry</a> &gt;</td></tr>
<tr class="separator:ae4ac6bc14db22dbd7b94a3b1bd276796 inherit pub_types_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classllvm_1_1AMDGPUTargetLowering"><td colspan="2" onclick="javascript:toggleInherit('pro_methods_classllvm_1_1AMDGPUTargetLowering')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html">llvm::AMDGPUTargetLowering</a></td></tr>
<tr class="memitem:a24cc4a1d21ea4653fdd760e2d7ae930e inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a24cc4a1d21ea4653fdd760e2d7ae930e">LowerEXTRACT_SUBVECTOR</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a24cc4a1d21ea4653fdd760e2d7ae930e inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13428801d19f40af7da16a16d76329fb inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a13428801d19f40af7da16a16d76329fb">LowerCONCAT_VECTORS</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a13428801d19f40af7da16a16d76329fb inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44ff264cec63b1f24bef941423c2ae5b inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a44ff264cec63b1f24bef941423c2ae5b">LowerFREM</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a44ff264cec63b1f24bef941423c2ae5b inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Split a vector store into multiple scalar stores.  <a href="classllvm_1_1AMDGPUTargetLowering.html#a44ff264cec63b1f24bef941423c2ae5b">More...</a><br /></td></tr>
<tr class="separator:a44ff264cec63b1f24bef941423c2ae5b inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a320ee4dc0443cbff7002d140d19d9c31 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a320ee4dc0443cbff7002d140d19d9c31">LowerFCEIL</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a320ee4dc0443cbff7002d140d19d9c31 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0dbb24291ed1233a95588724ebd87e9 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#ad0dbb24291ed1233a95588724ebd87e9">LowerFTRUNC</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ad0dbb24291ed1233a95588724ebd87e9 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae48bbb9921feca789df1b15e88845d46 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#ae48bbb9921feca789df1b15e88845d46">LowerFRINT</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae48bbb9921feca789df1b15e88845d46 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1024751a2b0f9481676cd996f737115 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#ac1024751a2b0f9481676cd996f737115">LowerFNEARBYINT</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ac1024751a2b0f9481676cd996f737115 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48f544397f5613ed5d3c100967381f66 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a48f544397f5613ed5d3c100967381f66">LowerFROUND_LegalFTRUNC</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a48f544397f5613ed5d3c100967381f66 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a184fa674911e869d574c8f6f39842177 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a184fa674911e869d574c8f6f39842177">LowerFROUND64</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a184fa674911e869d574c8f6f39842177 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16af4d76ff324087fcb805c002e183af inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a16af4d76ff324087fcb805c002e183af">LowerFROUND</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a16af4d76ff324087fcb805c002e183af inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6639fdbc7f45eb3560a44d35e57fc782 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a6639fdbc7f45eb3560a44d35e57fc782">LowerFFLOOR</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6639fdbc7f45eb3560a44d35e57fc782 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad904c86419e3488c0883eba51fcc4e74 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#ad904c86419e3488c0883eba51fcc4e74">LowerFLOG</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, double Log2BaseInverted) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ad904c86419e3488c0883eba51fcc4e74 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b4d189fb624411d2c3e6d460da3796f inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a8b4d189fb624411d2c3e6d460da3796f">lowerFEXP</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a8b4d189fb624411d2c3e6d460da3796f inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae4e2c7609965dd1067b5be39e85af23 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#aae4e2c7609965dd1067b5be39e85af23">LowerCTLZ_CTTZ</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aae4e2c7609965dd1067b5be39e85af23 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a325c5bab9cf354d0d83623094cf9d1 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a9a325c5bab9cf354d0d83623094cf9d1">LowerINT_TO_FP32</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> <a class="el" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9a325c5bab9cf354d0d83623094cf9d1 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f39c12d317c20af90de8c186c92d1f8 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a4f39c12d317c20af90de8c186c92d1f8">LowerINT_TO_FP64</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> <a class="el" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a4f39c12d317c20af90de8c186c92d1f8 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77e6c251ad11a37c573a5ecd3ebbafb8 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a77e6c251ad11a37c573a5ecd3ebbafb8">LowerUINT_TO_FP</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a77e6c251ad11a37c573a5ecd3ebbafb8 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab4b5080df65dcf07d19dce5b8111396 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#aab4b5080df65dcf07d19dce5b8111396">LowerSINT_TO_FP</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aab4b5080df65dcf07d19dce5b8111396 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74eb3355a5e6a7603a828c6ccf44e838 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a74eb3355a5e6a7603a828c6ccf44e838">LowerFP64_TO_INT</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> <a class="el" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a74eb3355a5e6a7603a828c6ccf44e838 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50d6cc7f6a30055914ca1598d668f7bc inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a50d6cc7f6a30055914ca1598d668f7bc">LowerFP_TO_FP16</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a50d6cc7f6a30055914ca1598d668f7bc inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a533018bd9ac5e5d208d2ccddc2637d69 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a533018bd9ac5e5d208d2ccddc2637d69">LowerFP_TO_UINT</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a533018bd9ac5e5d208d2ccddc2637d69 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4265b82b4286ae067134945e22b068b2 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a4265b82b4286ae067134945e22b068b2">LowerFP_TO_SINT</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a4265b82b4286ae067134945e22b068b2 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2a107ae57d52b3efb40096c179e270d inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#ac2a107ae57d52b3efb40096c179e270d">LowerSIGN_EXTEND_INREG</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ac2a107ae57d52b3efb40096c179e270d inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a273d2011b48b740db185cdcdf4decf76 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a273d2011b48b740db185cdcdf4decf76">shouldCombineMemoryType</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a273d2011b48b740db185cdcdf4decf76 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13463f9ee8babeef33857cbbc8ea4af1 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a13463f9ee8babeef33857cbbc8ea4af1">performLoadCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a13463f9ee8babeef33857cbbc8ea4af1 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad85146c9cfc75b8fe84203e7b920b9e2 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#ad85146c9cfc75b8fe84203e7b920b9e2">performStoreCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ad85146c9cfc75b8fe84203e7b920b9e2 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c8bc97059759cb53b363069723311ef inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a2c8bc97059759cb53b363069723311ef">performAssertSZExtCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a2c8bc97059759cb53b363069723311ef inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4ec834dd7b4ce858321ecad900e9363 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#ae4ec834dd7b4ce858321ecad900e9363">performIntrinsicWOChainCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae4ec834dd7b4ce858321ecad900e9363 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a6ac5eb53f29d680d116a97de4e53a8 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a2a6ac5eb53f29d680d116a97de4e53a8">splitBinaryBitConstantOpImpl</a> (<a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;SL, <a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LHS, <a class="el" href="classuint32__t.html">uint32_t</a> ValLo, <a class="el" href="classuint32__t.html">uint32_t</a> ValHi) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a2a6ac5eb53f29d680d116a97de4e53a8 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Split the 64-bit value <code>LHS</code> into two 32-bit components, and perform the binary operation <code>Opc</code> to it with the corresponding constant operands.  <a href="classllvm_1_1AMDGPUTargetLowering.html#a2a6ac5eb53f29d680d116a97de4e53a8">More...</a><br /></td></tr>
<tr class="separator:a2a6ac5eb53f29d680d116a97de4e53a8 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a2c60919236f6bec42a5a1cd2e0fadb inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a4a2c60919236f6bec42a5a1cd2e0fadb">performShlCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a4a2c60919236f6bec42a5a1cd2e0fadb inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a801abfb2be28ad60d1a5f79828e99a41 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a801abfb2be28ad60d1a5f79828e99a41">performSraCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a801abfb2be28ad60d1a5f79828e99a41 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89077a6acaf53615241018f1013dc349 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a89077a6acaf53615241018f1013dc349">performSrlCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a89077a6acaf53615241018f1013dc349 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa90790617dff98c702c09eb5e62e7430 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#aa90790617dff98c702c09eb5e62e7430">performTruncateCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa90790617dff98c702c09eb5e62e7430 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab049ba889709df922c683e1961c32ae9 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#ab049ba889709df922c683e1961c32ae9">performMulCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab049ba889709df922c683e1961c32ae9 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e110576778e9ccf929885efddeea4aa inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a3e110576778e9ccf929885efddeea4aa">performMulhsCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a3e110576778e9ccf929885efddeea4aa inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09d46d8519c83130e03376d0d2e0008a inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a09d46d8519c83130e03376d0d2e0008a">performMulhuCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a09d46d8519c83130e03376d0d2e0008a inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acad31ac68a185f119952b105566e3bd0 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#acad31ac68a185f119952b105566e3bd0">performMulLoHi24Combine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:acad31ac68a185f119952b105566e3bd0 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f7b70914dc135fef1df446161972822 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a7f7b70914dc135fef1df446161972822">performCtlz_CttzCombine</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;SL, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Cond, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LHS, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> RHS, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a7f7b70914dc135fef1df446161972822 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66904f0583c44a66125515e02e4905b1 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a66904f0583c44a66125515e02e4905b1">performSelectCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a66904f0583c44a66125515e02e4905b1 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a7d63730380e17cc7355495627454d5 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a6a7d63730380e17cc7355495627454d5">isConstantCostlierToNegate</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6a7d63730380e17cc7355495627454d5 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6913e341612419ecb5b860b6759b929c inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a6913e341612419ecb5b860b6759b929c">performFNegCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6913e341612419ecb5b860b6759b929c inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0d935eaffbef9423e07ac82afb5eeb3 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#ae0d935eaffbef9423e07ac82afb5eeb3">performFAbsCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae0d935eaffbef9423e07ac82afb5eeb3 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9d34da62b4146ef6290977107ea7ead inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#ad9d34da62b4146ef6290977107ea7ead">performRcpCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ad9d34da62b4146ef6290977107ea7ead inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf8d7f83f5f1ac927a1f43a8db7ce730 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#aaf8d7f83f5f1ac927a1f43a8db7ce730">split64BitValue</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aaf8d7f83f5f1ac927a1f43a8db7ce730 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return 64-bit value Op as two 32-bit integers.  <a href="classllvm_1_1AMDGPUTargetLowering.html#aaf8d7f83f5f1ac927a1f43a8db7ce730">More...</a><br /></td></tr>
<tr class="separator:aaf8d7f83f5f1ac927a1f43a8db7ce730 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade43855f04d97068b4fe4244ad205fb4 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#ade43855f04d97068b4fe4244ad205fb4">getLoHalf64</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ade43855f04d97068b4fe4244ad205fb4 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1dafe04d5c38b74c95d3ea84e35175f inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#af1dafe04d5c38b74c95d3ea84e35175f">getHiHalf64</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af1dafe04d5c38b74c95d3ea84e35175f inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af11e81ec39d8b1108c8aae7a8cc4d605 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="structllvm_1_1EVT.html">EVT</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#af11e81ec39d8b1108c8aae7a8cc4d605">getSplitDestVTs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;VT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af11e81ec39d8b1108c8aae7a8cc4d605 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Split a vector type into two parts.  <a href="classllvm_1_1AMDGPUTargetLowering.html#af11e81ec39d8b1108c8aae7a8cc4d605">More...</a><br /></td></tr>
<tr class="separator:af11e81ec39d8b1108c8aae7a8cc4d605 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95e6431ff6ad6b548c061a19df107850 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a95e6431ff6ad6b548c061a19df107850">splitVector</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;LoVT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;HighVT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a95e6431ff6ad6b548c061a19df107850 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Split a vector value into two parts of types LoVT and HiVT.  <a href="classllvm_1_1AMDGPUTargetLowering.html#a95e6431ff6ad6b548c061a19df107850">More...</a><br /></td></tr>
<tr class="separator:a95e6431ff6ad6b548c061a19df107850 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bd751c4c85d494e52e578b6bc10f8bc inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a0bd751c4c85d494e52e578b6bc10f8bc">SplitVectorLoad</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0bd751c4c85d494e52e578b6bc10f8bc inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Split a vector load into 2 loads of half the vector.  <a href="classllvm_1_1AMDGPUTargetLowering.html#a0bd751c4c85d494e52e578b6bc10f8bc">More...</a><br /></td></tr>
<tr class="separator:a0bd751c4c85d494e52e578b6bc10f8bc inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44044b0e93e8ecacfc6b0ab0984bb9c5 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a44044b0e93e8ecacfc6b0ab0984bb9c5">WidenVectorLoad</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a44044b0e93e8ecacfc6b0ab0984bb9c5 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Widen a vector load from vec3 to vec4.  <a href="classllvm_1_1AMDGPUTargetLowering.html#a44044b0e93e8ecacfc6b0ab0984bb9c5">More...</a><br /></td></tr>
<tr class="separator:a44044b0e93e8ecacfc6b0ab0984bb9c5 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad3b6954334c350e17f08d707e1f102f inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#aad3b6954334c350e17f08d707e1f102f">SplitVectorStore</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aad3b6954334c350e17f08d707e1f102f inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Split a vector store into 2 stores of half the vector.  <a href="classllvm_1_1AMDGPUTargetLowering.html#aad3b6954334c350e17f08d707e1f102f">More...</a><br /></td></tr>
<tr class="separator:aad3b6954334c350e17f08d707e1f102f inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2de15b0aa7d9e5739e7ba791d7516882 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a2de15b0aa7d9e5739e7ba791d7516882">LowerSTORE</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a2de15b0aa7d9e5739e7ba791d7516882 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c55ea322cde31251b9727c6109895bd inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a4c55ea322cde31251b9727c6109895bd">LowerSDIVREM</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a4c55ea322cde31251b9727c6109895bd inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae54e04166dc3c7f87ac2d1393dbf2c1e inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#ae54e04166dc3c7f87ac2d1393dbf2c1e">LowerUDIVREM</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae54e04166dc3c7f87ac2d1393dbf2c1e inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f30e11353716cf175b1fb59b11cb6f4 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a6f30e11353716cf175b1fb59b11cb6f4">LowerDIVREM24</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> sign) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6f30e11353716cf175b1fb59b11cb6f4 inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec76b73c15365e949f7322e371e6471b inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#aec76b73c15365e949f7322e371e6471b">LowerUDIVREM64</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;<a class="el" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aec76b73c15365e949f7322e371e6471b inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13c4414eff134cca785b7f6e50dec7cb inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a13c4414eff134cca785b7f6e50dec7cb">analyzeFormalArgumentsCompute</a> (<a class="el" href="classllvm_1_1CCState.html">CCState</a> &amp;State, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1InputArg.html">ISD::InputArg</a> &gt; &amp;Ins) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a13c4414eff134cca785b7f6e50dec7cb inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">The <a class="el" href="classllvm_1_1SelectionDAGBuilder.html" title="SelectionDAGBuilder - This is the common target-independent lowering implementation that is parameter...">SelectionDAGBuilder</a> will automatically promote function arguments with illegal types.  <a href="classllvm_1_1AMDGPUTargetLowering.html#a13c4414eff134cca785b7f6e50dec7cb">More...</a><br /></td></tr>
<tr class="separator:a13c4414eff134cca785b7f6e50dec7cb inherit pro_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classllvm_1_1TargetLoweringBase"><td colspan="2" onclick="javascript:toggleInherit('pro_methods_classllvm_1_1TargetLoweringBase')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classllvm_1_1TargetLoweringBase.html">llvm::TargetLoweringBase</a></td></tr>
<tr class="memitem:a0b793dc0bbf21627a4e8a2b4c7962c20 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a0b793dc0bbf21627a4e8a2b4c7962c20">initActions</a> ()</td></tr>
<tr class="memdesc:a0b793dc0bbf21627a4e8a2b4c7962c20 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize all of the actions to default values.  <a href="classllvm_1_1TargetLoweringBase.html#a0b793dc0bbf21627a4e8a2b4c7962c20">More...</a><br /></td></tr>
<tr class="separator:a0b793dc0bbf21627a4e8a2b4c7962c20 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd9c1957cc02082534f2d01417efd058 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#abd9c1957cc02082534f2d01417efd058">getDefaultSafeStackPointerLocation</a> (<a class="el" href="classllvm_1_1IRBuilder.html">IRBuilder</a>&lt;&gt; &amp;IRB, <a class="el" href="classbool.html">bool</a> UseTLS) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:abd9c1957cc02082534f2d01417efd058 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b928e5a6718acab4fa0030ce9198e8a inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a6b928e5a6718acab4fa0030ce9198e8a">setBooleanContents</a> (<a class="el" href="classllvm_1_1TargetLoweringBase.html#aa61af767c51a95e2dd0dff2001168755">BooleanContent</a> Ty)</td></tr>
<tr class="memdesc:a6b928e5a6718acab4fa0030ce9198e8a inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify how the target extends the result of integer and floating point boolean values from i1 to a wider type.  <a href="classllvm_1_1TargetLoweringBase.html#a6b928e5a6718acab4fa0030ce9198e8a">More...</a><br /></td></tr>
<tr class="separator:a6b928e5a6718acab4fa0030ce9198e8a inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc0bb1b25d261de12745e6114933b24a inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#abc0bb1b25d261de12745e6114933b24a">setBooleanContents</a> (<a class="el" href="classllvm_1_1TargetLoweringBase.html#aa61af767c51a95e2dd0dff2001168755">BooleanContent</a> IntTy, <a class="el" href="classllvm_1_1TargetLoweringBase.html#aa61af767c51a95e2dd0dff2001168755">BooleanContent</a> FloatTy)</td></tr>
<tr class="memdesc:abc0bb1b25d261de12745e6114933b24a inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify how the target extends the result of integer and floating point boolean values from i1 to a wider type.  <a href="classllvm_1_1TargetLoweringBase.html#abc0bb1b25d261de12745e6114933b24a">More...</a><br /></td></tr>
<tr class="separator:abc0bb1b25d261de12745e6114933b24a inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0662d63e058816bf77a5b8f35331bd9d inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a0662d63e058816bf77a5b8f35331bd9d">setBooleanVectorContents</a> (<a class="el" href="classllvm_1_1TargetLoweringBase.html#aa61af767c51a95e2dd0dff2001168755">BooleanContent</a> Ty)</td></tr>
<tr class="memdesc:a0662d63e058816bf77a5b8f35331bd9d inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify how the target extends the result of a vector boolean value from a vector of i1 to a wider type.  <a href="classllvm_1_1TargetLoweringBase.html#a0662d63e058816bf77a5b8f35331bd9d">More...</a><br /></td></tr>
<tr class="separator:a0662d63e058816bf77a5b8f35331bd9d inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2a24aed2ba5d4f9c8db9904df6fa635 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#af2a24aed2ba5d4f9c8db9904df6fa635">setSchedulingPreference</a> (<a class="el" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309e">Sched::Preference</a> Pref)</td></tr>
<tr class="memdesc:af2a24aed2ba5d4f9c8db9904df6fa635 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify the target scheduling preference.  <a href="classllvm_1_1TargetLoweringBase.html#af2a24aed2ba5d4f9c8db9904df6fa635">More...</a><br /></td></tr>
<tr class="separator:af2a24aed2ba5d4f9c8db9904df6fa635 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cc71effed4a85d71b1e556d266f0d3b inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a9cc71effed4a85d71b1e556d266f0d3b">setMinimumJumpTableEntries</a> (<a class="el" href="classunsigned.html">unsigned</a> Val)</td></tr>
<tr class="memdesc:a9cc71effed4a85d71b1e556d266f0d3b inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate the minimum number of blocks to generate jump tables.  <a href="classllvm_1_1TargetLoweringBase.html#a9cc71effed4a85d71b1e556d266f0d3b">More...</a><br /></td></tr>
<tr class="separator:a9cc71effed4a85d71b1e556d266f0d3b inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2daba03291ed357d731e42824d8ba4b1 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a2daba03291ed357d731e42824d8ba4b1">setMaximumJumpTableSize</a> (<a class="el" href="classunsigned.html">unsigned</a>)</td></tr>
<tr class="memdesc:a2daba03291ed357d731e42824d8ba4b1 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate the maximum number of entries in jump tables.  <a href="classllvm_1_1TargetLoweringBase.html#a2daba03291ed357d731e42824d8ba4b1">More...</a><br /></td></tr>
<tr class="separator:a2daba03291ed357d731e42824d8ba4b1 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa978d53d0e324539ecc141fb0d84954b inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aa978d53d0e324539ecc141fb0d84954b">setStackPointerRegisterToSaveRestore</a> (<a class="el" href="classunsigned.html">unsigned</a> R)</td></tr>
<tr class="memdesc:aa978d53d0e324539ecc141fb0d84954b inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">If set to a physical register, this specifies the register that llvm.savestack/llvm.restorestack should save and restore.  <a href="classllvm_1_1TargetLoweringBase.html#aa978d53d0e324539ecc141fb0d84954b">More...</a><br /></td></tr>
<tr class="separator:aa978d53d0e324539ecc141fb0d84954b inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb09b1add015714789734df22b143112 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aeb09b1add015714789734df22b143112">setHasMultipleConditionRegisters</a> (<a class="el" href="classbool.html">bool</a> hasManyRegs=<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>)</td></tr>
<tr class="memdesc:aeb09b1add015714789734df22b143112 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tells the code generator that the target has multiple (allocatable) condition registers that can be used to store the results of comparisons for use by selects and conditional branches.  <a href="classllvm_1_1TargetLoweringBase.html#aeb09b1add015714789734df22b143112">More...</a><br /></td></tr>
<tr class="separator:aeb09b1add015714789734df22b143112 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3eae9a1850a035894e633aef9d5fbacd inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a3eae9a1850a035894e633aef9d5fbacd">setHasExtractBitsInsn</a> (<a class="el" href="classbool.html">bool</a> hasExtractInsn=<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>)</td></tr>
<tr class="memdesc:a3eae9a1850a035894e633aef9d5fbacd inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tells the code generator that the target has BitExtract instructions.  <a href="classllvm_1_1TargetLoweringBase.html#a3eae9a1850a035894e633aef9d5fbacd">More...</a><br /></td></tr>
<tr class="separator:a3eae9a1850a035894e633aef9d5fbacd inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7666cad940e6ca0f5c37b9e7b23157d inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#af7666cad940e6ca0f5c37b9e7b23157d">setJumpIsExpensive</a> (<a class="el" href="classbool.html">bool</a> isExpensive=<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>)</td></tr>
<tr class="memdesc:af7666cad940e6ca0f5c37b9e7b23157d inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tells the code generator not to expand logic operations on comparison predicates into separate sequences that increase the amount of flow control.  <a href="classllvm_1_1TargetLoweringBase.html#af7666cad940e6ca0f5c37b9e7b23157d">More...</a><br /></td></tr>
<tr class="separator:af7666cad940e6ca0f5c37b9e7b23157d inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ebc673c7187aba992cc6925c27d47b5 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a3ebc673c7187aba992cc6925c27d47b5">addBypassSlowDiv</a> (<a class="el" href="classunsigned.html">unsigned</a> int SlowBitWidth, <a class="el" href="classunsigned.html">unsigned</a> int FastBitWidth)</td></tr>
<tr class="memdesc:a3ebc673c7187aba992cc6925c27d47b5 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tells the code generator which bitwidths to bypass.  <a href="classllvm_1_1TargetLoweringBase.html#a3ebc673c7187aba992cc6925c27d47b5">More...</a><br /></td></tr>
<tr class="separator:a3ebc673c7187aba992cc6925c27d47b5 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c45a718f16057459d95d09d42ec6902 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)</td></tr>
<tr class="memdesc:a7c45a718f16057459d95d09d42ec6902 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add the specified register class as an available regclass for the specified value type.  <a href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">More...</a><br /></td></tr>
<tr class="separator:a7c45a718f16057459d95d09d42ec6902 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1cbaebc2a18476b73105d6916a56664 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual std::pair&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *, uint8_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ac1cbaebc2a18476b73105d6916a56664">findRepresentativeClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac1cbaebc2a18476b73105d6916a56664 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the largest legal super-reg register class of the register class for the specified type and its associated "cost".  <a href="classllvm_1_1TargetLoweringBase.html#ac1cbaebc2a18476b73105d6916a56664">More...</a><br /></td></tr>
<tr class="separator:ac1cbaebc2a18476b73105d6916a56664 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6df03220bbe2ea3cfb905f36fb26822c inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a6df03220bbe2ea3cfb905f36fb26822c">computeRegisterProperties</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="memdesc:a6df03220bbe2ea3cfb905f36fb26822c inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Once all of the register classes are added, this allows us to compute derived properties we expose.  <a href="classllvm_1_1TargetLoweringBase.html#a6df03220bbe2ea3cfb905f36fb26822c">More...</a><br /></td></tr>
<tr class="separator:a6df03220bbe2ea3cfb905f36fb26822c inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07c0c67913bb543fc45ce9ef65ef260a inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a> (<a class="el" href="classunsigned.html">unsigned</a> Op, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a> Action)</td></tr>
<tr class="memdesc:a07c0c67913bb543fc45ce9ef65ef260a inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate that the specified operation does not work with the specified type and indicate what to do about it.  <a href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">More...</a><br /></td></tr>
<tr class="separator:a07c0c67913bb543fc45ce9ef65ef260a inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1d4d71bf37fea6a3170f27438d41e6d inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ad1d4d71bf37fea6a3170f27438d41e6d">setLoadExtAction</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="CodeGenPrepare_8cpp.html#a76ebce10fbe0fc0431f545d25965fe89">ExtType</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> ValVT, <a class="el" href="classllvm_1_1MVT.html">MVT</a> MemVT, <a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a> Action)</td></tr>
<tr class="memdesc:ad1d4d71bf37fea6a3170f27438d41e6d inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate that the specified load with extension does not work with the specified type and indicate what to do about it.  <a href="classllvm_1_1TargetLoweringBase.html#ad1d4d71bf37fea6a3170f27438d41e6d">More...</a><br /></td></tr>
<tr class="separator:ad1d4d71bf37fea6a3170f27438d41e6d inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa243085e56636cc454143f916686c190 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aa243085e56636cc454143f916686c190">setTruncStoreAction</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> ValVT, <a class="el" href="classllvm_1_1MVT.html">MVT</a> MemVT, <a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a> Action)</td></tr>
<tr class="memdesc:aa243085e56636cc454143f916686c190 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate that the specified truncating store does not work with the specified type and indicate what to do about it.  <a href="classllvm_1_1TargetLoweringBase.html#aa243085e56636cc454143f916686c190">More...</a><br /></td></tr>
<tr class="separator:aa243085e56636cc454143f916686c190 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc21cf92ad41b655d26be24173440b0d inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#afc21cf92ad41b655d26be24173440b0d">setIndexedLoadAction</a> (<a class="el" href="classunsigned.html">unsigned</a> IdxMode, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a> Action)</td></tr>
<tr class="memdesc:afc21cf92ad41b655d26be24173440b0d inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate that the specified indexed load does or does not work with the specified type and indicate what to do abort it.  <a href="classllvm_1_1TargetLoweringBase.html#afc21cf92ad41b655d26be24173440b0d">More...</a><br /></td></tr>
<tr class="separator:afc21cf92ad41b655d26be24173440b0d inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2435670de567f1a77c9981c1737f5bee inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a2435670de567f1a77c9981c1737f5bee">setIndexedStoreAction</a> (<a class="el" href="classunsigned.html">unsigned</a> IdxMode, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a> Action)</td></tr>
<tr class="memdesc:a2435670de567f1a77c9981c1737f5bee inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate that the specified indexed store does or does not work with the specified type and indicate what to do about it.  <a href="classllvm_1_1TargetLoweringBase.html#a2435670de567f1a77c9981c1737f5bee">More...</a><br /></td></tr>
<tr class="separator:a2435670de567f1a77c9981c1737f5bee inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ceead36af290c79e5f096d1bc47b029 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a3ceead36af290c79e5f096d1bc47b029">setIndexedMaskedLoadAction</a> (<a class="el" href="classunsigned.html">unsigned</a> IdxMode, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a> Action)</td></tr>
<tr class="memdesc:a3ceead36af290c79e5f096d1bc47b029 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate that the specified indexed masked load does or does not work with the specified type and indicate what to do about it.  <a href="classllvm_1_1TargetLoweringBase.html#a3ceead36af290c79e5f096d1bc47b029">More...</a><br /></td></tr>
<tr class="separator:a3ceead36af290c79e5f096d1bc47b029 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93fd0732889c7643c46f985fd69fe5c2 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a93fd0732889c7643c46f985fd69fe5c2">setIndexedMaskedStoreAction</a> (<a class="el" href="classunsigned.html">unsigned</a> IdxMode, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a> Action)</td></tr>
<tr class="memdesc:a93fd0732889c7643c46f985fd69fe5c2 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate that the specified indexed masked store does or does not work with the specified type and indicate what to do about it.  <a href="classllvm_1_1TargetLoweringBase.html#a93fd0732889c7643c46f985fd69fe5c2">More...</a><br /></td></tr>
<tr class="separator:a93fd0732889c7643c46f985fd69fe5c2 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66b5dc9e9679a48aa49902e47d6c0770 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a66b5dc9e9679a48aa49902e47d6c0770">setCondCodeAction</a> (<a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a> Action)</td></tr>
<tr class="memdesc:a66b5dc9e9679a48aa49902e47d6c0770 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate that the specified condition code is or isn't supported on the target and indicate what to do about it.  <a href="classllvm_1_1TargetLoweringBase.html#a66b5dc9e9679a48aa49902e47d6c0770">More...</a><br /></td></tr>
<tr class="separator:a66b5dc9e9679a48aa49902e47d6c0770 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8c490e0623b6a0e2c12c12e0d924abe inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ab8c490e0623b6a0e2c12c12e0d924abe">AddPromotedToType</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classllvm_1_1MVT.html">MVT</a> OrigVT, <a class="el" href="classllvm_1_1MVT.html">MVT</a> DestVT)</td></tr>
<tr class="memdesc:ab8c490e0623b6a0e2c12c12e0d924abe inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">If Opc/OrigVT is specified as being promoted, the promotion code defaults to trying a larger integer/fp until it can find one that works.  <a href="classllvm_1_1TargetLoweringBase.html#ab8c490e0623b6a0e2c12c12e0d924abe">More...</a><br /></td></tr>
<tr class="separator:ab8c490e0623b6a0e2c12c12e0d924abe inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a357d8fa7fd274fd0fd281e19d468d92b inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a357d8fa7fd274fd0fd281e19d468d92b">setOperationPromotedToType</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classllvm_1_1MVT.html">MVT</a> OrigVT, <a class="el" href="classllvm_1_1MVT.html">MVT</a> DestVT)</td></tr>
<tr class="memdesc:a357d8fa7fd274fd0fd281e19d468d92b inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convenience method to set an operation to Promote and specify the type in a single call.  <a href="classllvm_1_1TargetLoweringBase.html#a357d8fa7fd274fd0fd281e19d468d92b">More...</a><br /></td></tr>
<tr class="separator:a357d8fa7fd274fd0fd281e19d468d92b inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07debef9c174231d513e1966ef50cd0a inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a> (<a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">ISD::NodeType</a> NT)</td></tr>
<tr class="memdesc:a07debef9c174231d513e1966ef50cd0a inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Targets should invoke this method for each target independent node that they want to provide a custom DAG combiner for by implementing the PerformDAGCombine virtual method.  <a href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">More...</a><br /></td></tr>
<tr class="separator:a07debef9c174231d513e1966ef50cd0a inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6566d8c65c03ad2f7b18ed08f0e7f208 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a6566d8c65c03ad2f7b18ed08f0e7f208">setMinFunctionAlignment</a> (<a class="el" href="structllvm_1_1Align.html">Align</a> Alignment)</td></tr>
<tr class="memdesc:a6566d8c65c03ad2f7b18ed08f0e7f208 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the target's minimum function alignment.  <a href="classllvm_1_1TargetLoweringBase.html#a6566d8c65c03ad2f7b18ed08f0e7f208">More...</a><br /></td></tr>
<tr class="separator:a6566d8c65c03ad2f7b18ed08f0e7f208 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bb50938977c871d4dfa617d1b759a9a inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a8bb50938977c871d4dfa617d1b759a9a">setPrefFunctionAlignment</a> (<a class="el" href="structllvm_1_1Align.html">Align</a> Alignment)</td></tr>
<tr class="memdesc:a8bb50938977c871d4dfa617d1b759a9a inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the target's preferred function alignment.  <a href="classllvm_1_1TargetLoweringBase.html#a8bb50938977c871d4dfa617d1b759a9a">More...</a><br /></td></tr>
<tr class="separator:a8bb50938977c871d4dfa617d1b759a9a inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4aebe88e5c44bdb37513651bc72c2889 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a4aebe88e5c44bdb37513651bc72c2889">setPrefLoopAlignment</a> (<a class="el" href="structllvm_1_1Align.html">Align</a> Alignment)</td></tr>
<tr class="memdesc:a4aebe88e5c44bdb37513651bc72c2889 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the target's preferred loop alignment.  <a href="classllvm_1_1TargetLoweringBase.html#a4aebe88e5c44bdb37513651bc72c2889">More...</a><br /></td></tr>
<tr class="separator:a4aebe88e5c44bdb37513651bc72c2889 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2544bef91bdf3e85c561e59a0e662292 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a2544bef91bdf3e85c561e59a0e662292">setMinStackArgumentAlignment</a> (<a class="el" href="structllvm_1_1Align.html">Align</a> Alignment)</td></tr>
<tr class="memdesc:a2544bef91bdf3e85c561e59a0e662292 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the minimum stack alignment of an argument.  <a href="classllvm_1_1TargetLoweringBase.html#a2544bef91bdf3e85c561e59a0e662292">More...</a><br /></td></tr>
<tr class="separator:a2544bef91bdf3e85c561e59a0e662292 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4df001a3c611cc8b423ca0e54560210f inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a4df001a3c611cc8b423ca0e54560210f">setMaxAtomicSizeInBitsSupported</a> (<a class="el" href="classunsigned.html">unsigned</a> SizeInBits)</td></tr>
<tr class="memdesc:a4df001a3c611cc8b423ca0e54560210f inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the maximum atomic operation size supported by the backend.  <a href="classllvm_1_1TargetLoweringBase.html#a4df001a3c611cc8b423ca0e54560210f">More...</a><br /></td></tr>
<tr class="separator:a4df001a3c611cc8b423ca0e54560210f inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6a8a4a9115087b5dd7aa1dbff26a193 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ab6a8a4a9115087b5dd7aa1dbff26a193">setMinCmpXchgSizeInBits</a> (<a class="el" href="classunsigned.html">unsigned</a> SizeInBits)</td></tr>
<tr class="memdesc:ab6a8a4a9115087b5dd7aa1dbff26a193 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the minimum cmpxchg or ll/sc size supported by the backend.  <a href="classllvm_1_1TargetLoweringBase.html#ab6a8a4a9115087b5dd7aa1dbff26a193">More...</a><br /></td></tr>
<tr class="separator:ab6a8a4a9115087b5dd7aa1dbff26a193 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86e88e952aa64c2ce26a36b0ce1d8466 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a86e88e952aa64c2ce26a36b0ce1d8466">setSupportsUnalignedAtomics</a> (<a class="el" href="classbool.html">bool</a> UnalignedSupported)</td></tr>
<tr class="memdesc:a86e88e952aa64c2ce26a36b0ce1d8466 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets whether unaligned atomic operations are supported.  <a href="classllvm_1_1TargetLoweringBase.html#a86e88e952aa64c2ce26a36b0ce1d8466">More...</a><br /></td></tr>
<tr class="separator:a86e88e952aa64c2ce26a36b0ce1d8466 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11ba5ab8417567c96c4d8713df768688 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a11ba5ab8417567c96c4d8713df768688">isExtFreeImpl</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a11ba5ab8417567c96c4d8713df768688 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the extension represented by <code>I</code> is free.  <a href="classllvm_1_1TargetLoweringBase.html#a11ba5ab8417567c96c4d8713df768688">More...</a><br /></td></tr>
<tr class="separator:a11ba5ab8417567c96c4d8713df768688 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59078941da3e0dedf257050df111a8d1 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a59078941da3e0dedf257050df111a8d1">isLegalRC</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a59078941da3e0dedf257050df111a8d1 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the value types that can be represented by the specified register class are all legal.  <a href="classllvm_1_1TargetLoweringBase.html#a59078941da3e0dedf257050df111a8d1">More...</a><br /></td></tr>
<tr class="separator:a59078941da3e0dedf257050df111a8d1 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a187aaa5a843dd80a268ebfd242a03284 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a187aaa5a843dd80a268ebfd242a03284">emitPatchPoint</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a187aaa5a843dd80a268ebfd242a03284 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Replace/modify any TargetFrameIndex operands with a targte-dependent sequence of memory operands that is recognized by PrologEpilogInserter.  <a href="classllvm_1_1TargetLoweringBase.html#a187aaa5a843dd80a268ebfd242a03284">More...</a><br /></td></tr>
<tr class="separator:a187aaa5a843dd80a268ebfd242a03284 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ca43275d372740fef8776b44217145e inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a7ca43275d372740fef8776b44217145e">emitXRayCustomEvent</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a7ca43275d372740fef8776b44217145e inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Replace/modify the XRay custom event operands with target-dependent details.  <a href="classllvm_1_1TargetLoweringBase.html#a7ca43275d372740fef8776b44217145e">More...</a><br /></td></tr>
<tr class="separator:a7ca43275d372740fef8776b44217145e inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab317163b99a9576b3d17a7eb1e4f1e97 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ab317163b99a9576b3d17a7eb1e4f1e97">emitXRayTypedEvent</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab317163b99a9576b3d17a7eb1e4f1e97 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Replace/modify the XRay typed event operands with target-dependent details.  <a href="classllvm_1_1TargetLoweringBase.html#ab317163b99a9576b3d17a7eb1e4f1e97">More...</a><br /></td></tr>
<tr class="separator:ab317163b99a9576b3d17a7eb1e4f1e97 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_static_methods_classllvm_1_1AMDGPUTargetLowering"><td colspan="2" onclick="javascript:toggleInherit('pro_static_methods_classllvm_1_1AMDGPUTargetLowering')"><img src="closed.png" alt="-"/>&#160;Static Protected Member Functions inherited from <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html">llvm::AMDGPUTargetLowering</a></td></tr>
<tr class="memitem:aa1cac5332a31f59e2455eaad0fb11278 inherit pro_static_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#aa1cac5332a31f59e2455eaad0fb11278">getEquivalentMemType</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="el" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT)</td></tr>
<tr class="separator:aa1cac5332a31f59e2455eaad0fb11278 inherit pro_static_methods_classllvm_1_1AMDGPUTargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classllvm_1_1TargetLoweringBase"><td colspan="2" onclick="javascript:toggleInherit('pro_attribs_classllvm_1_1TargetLoweringBase')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classllvm_1_1TargetLoweringBase.html">llvm::TargetLoweringBase</a></td></tr>
<tr class="memitem:ad53cd7e7b02001174120015f80922e6f inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ad53cd7e7b02001174120015f80922e6f">GatherAllAliasesMaxDepth</a></td></tr>
<tr class="memdesc:ad53cd7e7b02001174120015f80922e6f inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Depth that GatherAllAliases should should continue looking for chain dependencies when trying to find a more preferable chain.  <a href="classllvm_1_1TargetLoweringBase.html#ad53cd7e7b02001174120015f80922e6f">More...</a><br /></td></tr>
<tr class="separator:ad53cd7e7b02001174120015f80922e6f inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9830bda9bf50bfdab4c10954cc6fb1ac inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a9830bda9bf50bfdab4c10954cc6fb1ac">MaxStoresPerMemset</a></td></tr>
<tr class="memdesc:a9830bda9bf50bfdab4c10954cc6fb1ac inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify maximum number of store instructions per memset call.  <a href="classllvm_1_1TargetLoweringBase.html#a9830bda9bf50bfdab4c10954cc6fb1ac">More...</a><br /></td></tr>
<tr class="separator:a9830bda9bf50bfdab4c10954cc6fb1ac inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67f472063b7db365d0b5da597871e03d inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a67f472063b7db365d0b5da597871e03d">MaxStoresPerMemsetOptSize</a></td></tr>
<tr class="memdesc:a67f472063b7db365d0b5da597871e03d inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Likewise for functions with the OptSize attribute.  <a href="classllvm_1_1TargetLoweringBase.html#a67f472063b7db365d0b5da597871e03d">More...</a><br /></td></tr>
<tr class="separator:a67f472063b7db365d0b5da597871e03d inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefbee33131c130f8f691c9a482f5fc40 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aefbee33131c130f8f691c9a482f5fc40">MaxStoresPerMemcpy</a></td></tr>
<tr class="memdesc:aefbee33131c130f8f691c9a482f5fc40 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify maximum number of store instructions per memcpy call.  <a href="classllvm_1_1TargetLoweringBase.html#aefbee33131c130f8f691c9a482f5fc40">More...</a><br /></td></tr>
<tr class="separator:aefbee33131c130f8f691c9a482f5fc40 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1695feb44cd6dd30c64697360f1e76d3 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a1695feb44cd6dd30c64697360f1e76d3">MaxStoresPerMemcpyOptSize</a></td></tr>
<tr class="memdesc:a1695feb44cd6dd30c64697360f1e76d3 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Likewise for functions with the OptSize attribute.  <a href="classllvm_1_1TargetLoweringBase.html#a1695feb44cd6dd30c64697360f1e76d3">More...</a><br /></td></tr>
<tr class="separator:a1695feb44cd6dd30c64697360f1e76d3 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a341640d7d2de863af77af238f5a5ff94 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a341640d7d2de863af77af238f5a5ff94">MaxGluedStoresPerMemcpy</a> = 0</td></tr>
<tr class="memdesc:a341640d7d2de863af77af238f5a5ff94 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify max number of store instructions to glue in inlined memcpy.  <a href="classllvm_1_1TargetLoweringBase.html#a341640d7d2de863af77af238f5a5ff94">More...</a><br /></td></tr>
<tr class="separator:a341640d7d2de863af77af238f5a5ff94 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3111deca0523de0afcc110cf020ebaaf inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a3111deca0523de0afcc110cf020ebaaf">MaxLoadsPerMemcmp</a></td></tr>
<tr class="memdesc:a3111deca0523de0afcc110cf020ebaaf inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify maximum number of load instructions per memcmp call.  <a href="classllvm_1_1TargetLoweringBase.html#a3111deca0523de0afcc110cf020ebaaf">More...</a><br /></td></tr>
<tr class="separator:a3111deca0523de0afcc110cf020ebaaf inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae9cf790eaa990b803a93058582d78e8 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aae9cf790eaa990b803a93058582d78e8">MaxLoadsPerMemcmpOptSize</a></td></tr>
<tr class="memdesc:aae9cf790eaa990b803a93058582d78e8 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Likewise for functions with the OptSize attribute.  <a href="classllvm_1_1TargetLoweringBase.html#aae9cf790eaa990b803a93058582d78e8">More...</a><br /></td></tr>
<tr class="separator:aae9cf790eaa990b803a93058582d78e8 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d0f43699563375800a45f45bc11ff49 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a6d0f43699563375800a45f45bc11ff49">MaxStoresPerMemmove</a></td></tr>
<tr class="memdesc:a6d0f43699563375800a45f45bc11ff49 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify maximum number of store instructions per memmove call.  <a href="classllvm_1_1TargetLoweringBase.html#a6d0f43699563375800a45f45bc11ff49">More...</a><br /></td></tr>
<tr class="separator:a6d0f43699563375800a45f45bc11ff49 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7800cede44a09d00fcc61b9087c20d85 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a7800cede44a09d00fcc61b9087c20d85">MaxStoresPerMemmoveOptSize</a></td></tr>
<tr class="memdesc:a7800cede44a09d00fcc61b9087c20d85 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Likewise for functions with the OptSize attribute.  <a href="classllvm_1_1TargetLoweringBase.html#a7800cede44a09d00fcc61b9087c20d85">More...</a><br /></td></tr>
<tr class="separator:a7800cede44a09d00fcc61b9087c20d85 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cc366cf4e0b825191ca9babcf290286 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a0cc366cf4e0b825191ca9babcf290286">PredictableSelectIsExpensive</a></td></tr>
<tr class="memdesc:a0cc366cf4e0b825191ca9babcf290286 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tells the code generator that select is more expensive than a branch if the branch is usually predicted right.  <a href="classllvm_1_1TargetLoweringBase.html#a0cc366cf4e0b825191ca9babcf290286">More...</a><br /></td></tr>
<tr class="separator:a0cc366cf4e0b825191ca9babcf290286 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80ebe2acf36317f888422a345e90ba87 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a80ebe2acf36317f888422a345e90ba87">EnableExtLdPromotion</a></td></tr>
<tr class="separator:a80ebe2acf36317f888422a345e90ba87 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfe2696265f6b0a7cd08bb6159fb9db4 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#adfe2696265f6b0a7cd08bb6159fb9db4">IsStrictFPEnabled</a></td></tr>
<tr class="separator:adfe2696265f6b0a7cd08bb6159fb9db4 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="SIISelLowering_8h_source.html#l00023">23</a> of file <a class="el" href="SIISelLowering_8h_source.html">SIISelLowering.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="acaca0c9ffff0d1cba0462a1daccf5f12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acaca0c9ffff0d1cba0462a1daccf5f12">&#9670;&nbsp;</a></span>SITargetLowering()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SITargetLowering::SITargetLowering </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;&#160;</td>
          <td class="paramname"><em>tm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l00118">118</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00243">llvm::ISD::ADDCARRY</a>, <a class="el" href="TargetLowering_8h_source.html#l02086">llvm::TargetLoweringBase::AddPromotedToType()</a>, <a class="el" href="TargetLowering_8h_source.html#l01986">llvm::TargetLoweringBase::addRegisterClass()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00629">llvm::ISD::ADDRSPACECAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00532">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00857">llvm::ISD::ATOMIC_CMP_SWAP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00863">llvm::ISD::ATOMIC_CMP_SWAP_WITH_SUCCESS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00846">llvm::ISD::ATOMIC_LOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00872">llvm::ISD::ATOMIC_LOAD_ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00874">llvm::ISD::ATOMIC_LOAD_AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00883">llvm::ISD::ATOMIC_LOAD_FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00880">llvm::ISD::ATOMIC_LOAD_MAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00879">llvm::ISD::ATOMIC_LOAD_MIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00878">llvm::ISD::ATOMIC_LOAD_NAND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00876">llvm::ISD::ATOMIC_LOAD_OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00873">llvm::ISD::ATOMIC_LOAD_SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00882">llvm::ISD::ATOMIC_LOAD_UMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00881">llvm::ISD::ATOMIC_LOAD_UMIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00877">llvm::ISD::ATOMIC_LOAD_XOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00850">llvm::ISD::ATOMIC_STORE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00871">llvm::ISD::ATOMIC_SWAP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00625">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00474">llvm::ISD::BITREVERSE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00708">llvm::ISD::BR_CC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00702">llvm::ISD::BRCOND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00474">llvm::ISD::BSWAP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00381">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00943">llvm::ISD::BUILTIN_OP_END</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01141">llvm::TargetLoweringBase::computeRegisterProperties()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00399">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00062">llvm::ISD::Constant</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00062">llvm::ISD::ConstantFP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00474">llvm::ISD::CTLZ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00477">llvm::ISD::CTLZ_ZERO_UNDEF</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00474">llvm::ISD::CTPOP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00474">llvm::ISD::CTTZ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00477">llvm::ISD::CTTZ_ZERO_UNDEF</a>, <a class="el" href="TargetLowering_8h_source.html#l00120">llvm::TargetLoweringBase::Custom</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00831">llvm::ISD::DEBUGTRAP</a>, <a class="el" href="TargetLowering_8h_source.html#l00118">llvm::TargetLoweringBase::Expand</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00412">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00640">llvm::ISD::FABS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00373">llvm::ISD::FCANONICALIZE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00642">llvm::ISD::FCEIL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00366">llvm::ISD::FCOPYSIGN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00640">llvm::ISD::FCOS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FDIV</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00641">llvm::ISD::FEXP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00642">llvm::ISD::FFLOOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00641">llvm::ISD::FLOG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00641">llvm::ISD::FLOG10</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00356">llvm::ISD::FMA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00360">llvm::ISD::FMAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00652">llvm::ISD::FMAXNUM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00658">llvm::ISD::FMAXNUM_IEEE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00652">llvm::ISD::FMINNUM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00658">llvm::ISD::FMINNUM_IEEE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FMUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00640">llvm::ISD::FNEG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00635">llvm::ISD::FP16_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00610">llvm::ISD::FP_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00599">llvm::ISD::FP_ROUND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00635">llvm::ISD::FP_TO_FP16</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00585">llvm::ISD::FP_TO_SINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00586">llvm::ISD::FP_TO_UINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00640">llvm::ISD::FPOW</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00642">llvm::ISD::FRINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00642">llvm::ISD::FROUND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00640">llvm::ISD::FSIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FSUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00642">llvm::ISD::FTRUNC</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00421">llvm::GCNSubtarget::getRegisterInfo()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00063">llvm::ISD::GlobalAddress</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00143">llvm::AMDGPUSubtarget::has16BitInsts()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00521">llvm::GCNSubtarget::hasBCNT()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00509">llvm::GCNSubtarget::hasBFE()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00513">llvm::GCNSubtarget::hasBFI()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00529">llvm::GCNSubtarget::hasFFBH()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00525">llvm::GCNSubtarget::hasFFBL()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00703">llvm::GCNSubtarget::hasFlatAddressSpace()</a>, <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00565">llvm::GCNSubtarget::hasMadF16()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00832">llvm::GCNSubtarget::hasMAIInsts()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00168">llvm::AMDGPUSubtarget::hasVOP3PInsts()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00654">llvm::GCNSubtarget::haveRoundOpsF64()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00407">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00386">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00167">llvm::ISD::INTRINSIC_VOID</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00160">llvm::ISD::INTRINSIC_W_CHAIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00152">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="TargetLowering_8h_source.html#l00116">llvm::TargetLoweringBase::Legal</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00672">llvm::ISD::LOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="TargetLowering_8h_source.html#l00117">llvm::TargetLoweringBase::Promote</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00808">llvm::ISD::READCYCLECOUNTER</a>, <a class="el" href="TargetLowering_8h_source.html#l00101">llvm::Sched::RegPressure</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::ROTL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::ROTR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00429">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::SDIV</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00481">llvm::ISD::SELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00496">llvm::ISD::SELECT_CC</a>, <a class="el" href="TargetLowering_8h_source.html#l01920">llvm::TargetLoweringBase::setBooleanContents()</a>, <a class="el" href="TargetLowering_8h_source.html#l01934">llvm::TargetLoweringBase::setBooleanVectorContents()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00504">llvm::ISD::SETCC</a>, <a class="el" href="TargetLowering_8h_source.html#l01969">llvm::TargetLoweringBase::setHasExtractBitsInsn()</a>, <a class="el" href="TargetLowering_8h_source.html#l02003">llvm::TargetLoweringBase::setOperationAction()</a>, <a class="el" href="TargetLowering_8h_source.html#l01939">llvm::TargetLoweringBase::setSchedulingPreference()</a>, <a class="el" href="TargetLowering_8h_source.html#l02100">llvm::TargetLoweringBase::setTargetDAGCombine()</a>, <a class="el" href="TargetLowering_8h_source.html#l02023">llvm::TargetLoweringBase::setTruncStoreAction()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00517">llvm::ISD::SHL_PARTS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00526">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00547">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00539">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00445">llvm::ISD::SMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00445">llvm::ISD::SMIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00517">llvm::ISD::SRA_PARTS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::SREM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00517">llvm::ISD::SRL_PARTS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00672">llvm::ISD::STORE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00243">llvm::ISD::SUBCARRY</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00828">llvm::ISD::TRAP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00252">llvm::ISD::UADDO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::UDIV</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00540">llvm::ISD::UINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00445">llvm::ISD::UMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00445">llvm::ISD::UMIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00179">llvm::ISD::UNDEF</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::UREM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00255">llvm::ISD::USUBO</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v16f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00119">llvm::MVT::v2f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00126">llvm::MVT::v2f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00140">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00061">llvm::MVT::v2i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00083">llvm::MVT::v2i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00093">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00108">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00073">llvm::MVT::v2i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00132">llvm::MVT::v32f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00088">llvm::MVT::v32i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00099">llvm::MVT::v32i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00127">llvm::MVT::v3f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00084">llvm::MVT::v3i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00094">llvm::MVT::v3i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00121">llvm::MVT::v4f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00128">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00062">llvm::MVT::v4i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v4i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00074">llvm::MVT::v4i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00129">llvm::MVT::v5f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v5i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00122">llvm::MVT::v8f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00130">llvm::MVT::v8f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00097">llvm::MVT::v8i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00075">llvm::MVT::v8i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00421">llvm::ISD::VECTOR_SHUFFLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::XOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>, and <a class="el" href="TargetLowering_8h_source.html#l00144">llvm::TargetLoweringBase::ZeroOrOneBooleanContent</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a9fb0978a667242babb4778cdf091945c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fb0978a667242babb4778cdf091945c">&#9670;&nbsp;</a></span>AdjustInstrPostInstrSelection()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SITargetLowering::AdjustInstrPostInstrSelection </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Node</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Assign the register class depending on the number of bits set in the writemask. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a99c48a76a7958e6cef5a8dc6683ab58f">llvm::TargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l10436">10436</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00316">llvm::BuildMI()</a>, <a class="el" href="TGLexer_8h_source.html#l00049">llvm::tgtok::Def</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a5965cc6ae8985160e076a4391a4e1181">llvm::AMDGPU::getAtomicNoRetOp()</a>, <a class="el" href="MachineInstr_8h_source.html#l00400">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="MachineInstr_8h_source.html#l00423">llvm::MachineInstr::getDesc()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01325">llvm::SIRegisterInfo::getEquivalentVGPRClass()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00409">llvm::GCNSubtarget::getInstrInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00718">llvm::SDNode::getMachineOpcode()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00173">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00271">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01679">llvm::SIRegisterInfo::getRegClassForReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00479">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00421">llvm::GCNSubtarget::getRegisterInfo()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l00768">getSubtarget()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00411">llvm::MachineRegisterInfo::getUniqueVRegDef()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09049">llvm::SDNode::hasAnyUseOfValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09031">llvm::SDNode::hasNUsesOfValue()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01694">llvm::SIRegisterInfo::isAGPR()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00713">llvm::SDNode::isMachineOpcode()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00138">llvm::SIRegisterInfo::isSGPRReg()</a>, <a class="el" href="Register_8h_source.html#l00069">llvm::Register::isVirtualRegister()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00421">llvm::SIInstrInfo::isVOP3()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04133">llvm::SIInstrInfo::legalizeOperandsVOP3()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00199">llvm::MCInstrDesc::OpInfo</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00295">llvm::MachineInstr::RemoveOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l01559">llvm::MachineInstr::setDesc()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00058">llvm::MachineRegisterInfo::setRegClass()</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>, <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00817">llvm::SDNode::use_begin()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>.</p>

</div>
</div>
<a id="a4678f677f6c3bd2a4c2d4b64549017d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4678f677f6c3bd2a4c2d4b64549017d0">&#9670;&nbsp;</a></span>allocateHSAUserSGPRs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SITargetLowering::allocateHSAUserSGPRs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1CCState.html">CCState</a> &amp;&#160;</td>
          <td class="paramname"><em>CCInfo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>Info</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l01767">1767</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00218">llvm::SIMachineFunctionInfo::addDispatchID()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00196">llvm::SIMachineFunctionInfo::addDispatchPtr()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00225">llvm::SIMachineFunctionInfo::addFlatScratchInit()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00232">llvm::SIMachineFunctionInfo::addImplicitBufferPtr()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00210">llvm::SIMachineFunctionInfo::addKernargSegmentPtr()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00611">llvm::MachineFunction::addLiveIn()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00187">llvm::SIMachineFunctionInfo::addPrivateSegmentBuffer()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00203">llvm::SIMachineFunctionInfo::addQueuePtr()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00354">llvm::CCState::AllocateReg()</a>, <a class="el" href="AMDGPU_8h_source.html#l00275">AMDGPUAS::CONSTANT_ADDRESS</a>, <a class="el" href="MachineFunction_8h_source.html#l00479">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00607">llvm::SIMachineFunctionInfo::hasDispatchID()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00595">llvm::SIMachineFunctionInfo::hasDispatchPtr()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00611">llvm::SIMachineFunctionInfo::hasFlatScratchInit()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00651">llvm::SIMachineFunctionInfo::hasImplicitBufferPtr()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00603">llvm::SIMachineFunctionInfo::hasKernargSegmentPtr()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00591">llvm::SIMachineFunctionInfo::hasPrivateSegmentBuffer()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00599">llvm::SIMachineFunctionInfo::hasQueuePtr()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00049">llvm::LLT::pointer()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00182">llvm::MachineRegisterInfo::setType()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l02027">LowerFormalArguments()</a>.</p>

</div>
</div>
<a id="add01b669c3b94782f5e3a2babaa12f50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add01b669c3b94782f5e3a2babaa12f50">&#9670;&nbsp;</a></span>allocateSpecialEntryInputVGPRs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SITargetLowering::allocateSpecialEntryInputVGPRs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1CCState.html">CCState</a> &amp;&#160;</td>
          <td class="paramname"><em>CCInfo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>Info</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l01623">1623</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8cpp_source.html#l00611">llvm::MachineFunction::addLiveIn()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00354">llvm::CCState::AllocateReg()</a>, <a class="el" href="AMDGPUArgumentUsageInfo_8h_source.html#l00047">llvm::ArgDescriptor::createRegister()</a>, <a class="el" href="MachineFunction_8h_source.html#l00479">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00635">llvm::SIMachineFunctionInfo::hasWorkItemIDX()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00639">llvm::SIMachineFunctionInfo::hasWorkItemIDY()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00643">llvm::SIMachineFunctionInfo::hasWorkItemIDZ()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00182">llvm::MachineRegisterInfo::setType()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00568">llvm::SIMachineFunctionInfo::setWorkItemIDX()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00572">llvm::SIMachineFunctionInfo::setWorkItemIDY()</a>, and <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00576">llvm::SIMachineFunctionInfo::setWorkItemIDZ()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02027">LowerFormalArguments()</a>, and <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00436">llvm::AMDGPUCallLowering::lowerFormalArgumentsKernel()</a>.</p>

</div>
</div>
<a id="a3ef0dde77e91309be534394dc420d4a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ef0dde77e91309be534394dc420d4a5">&#9670;&nbsp;</a></span>allocateSpecialInputSGPRs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SITargetLowering::allocateSpecialInputSGPRs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1CCState.html">CCState</a> &amp;&#160;</td>
          <td class="paramname"><em>CCInfo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>Info</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l01730">1730</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIISelLowering_8cpp_source.html#l01701">allocateSGPR32Input()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01705">allocateSGPR64Input()</a>, <a class="el" href="AMDGPUArgumentUsageInfo_8h_source.html#l00125">llvm::AMDGPUFunctionArgInfo::DispatchPtr</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00655">llvm::SIMachineFunctionInfo::getArgInfo()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00607">llvm::SIMachineFunctionInfo::hasDispatchID()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00595">llvm::SIMachineFunctionInfo::hasDispatchPtr()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00647">llvm::SIMachineFunctionInfo::hasImplicitArgPtr()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00603">llvm::SIMachineFunctionInfo::hasKernargSegmentPtr()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00599">llvm::SIMachineFunctionInfo::hasQueuePtr()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00615">llvm::SIMachineFunctionInfo::hasWorkGroupIDX()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00619">llvm::SIMachineFunctionInfo::hasWorkGroupIDY()</a>, and <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00623">llvm::SIMachineFunctionInfo::hasWorkGroupIDZ()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00565">llvm::AMDGPUCallLowering::lowerFormalArguments()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l02027">LowerFormalArguments()</a>.</p>

</div>
</div>
<a id="aa387b847af356ba9f53e3bb1384874a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa387b847af356ba9f53e3bb1384874a2">&#9670;&nbsp;</a></span>allocateSpecialInputVGPRs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SITargetLowering::allocateSpecialInputVGPRs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1CCState.html">CCState</a> &amp;&#160;</td>
          <td class="paramname"><em>CCInfo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>Info</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l01709">1709</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIISelLowering_8cpp_source.html#l01659">allocateVGPR32Input()</a>, <a class="el" href="AMDGPULibCalls_8cpp_source.html#l00224">Arg</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00635">llvm::SIMachineFunctionInfo::hasWorkItemIDX()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00639">llvm::SIMachineFunctionInfo::hasWorkItemIDY()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00643">llvm::SIMachineFunctionInfo::hasWorkItemIDZ()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00568">llvm::SIMachineFunctionInfo::setWorkItemIDX()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00572">llvm::SIMachineFunctionInfo::setWorkItemIDY()</a>, and <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00576">llvm::SIMachineFunctionInfo::setWorkItemIDZ()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00565">llvm::AMDGPUCallLowering::lowerFormalArguments()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l02027">LowerFormalArguments()</a>.</p>

</div>
</div>
<a id="af865c2eb29210cd8301b25be349dd6a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af865c2eb29210cd8301b25be349dd6a5">&#9670;&nbsp;</a></span>allocateSystemSGPRs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SITargetLowering::allocateSystemSGPRs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1CCState.html">CCState</a> &amp;&#160;</td>
          <td class="paramname"><em>CCInfo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>Info</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CallConv</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsShader</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l01822">1822</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8cpp_source.html#l00611">llvm::MachineFunction::addLiveIn()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00580">llvm::SIMachineFunctionInfo::addPrivateSegmentWaveByteOffset()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00543">llvm::SIMachineFunctionInfo::addWorkGroupIDX()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00549">llvm::SIMachineFunctionInfo::addWorkGroupIDY()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00555">llvm::SIMachineFunctionInfo::addWorkGroupIDZ()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00561">llvm::SIMachineFunctionInfo::addWorkGroupInfo()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00354">llvm::CCState::AllocateReg()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l00108">findFirstFreeSGPR()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00693">llvm::SIMachineFunctionInfo::getPrivateSegmentWaveByteOffsetSystemSGPR()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00631">llvm::SIMachineFunctionInfo::hasPrivateSegmentWaveByteOffset()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00615">llvm::SIMachineFunctionInfo::hasWorkGroupIDX()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00619">llvm::SIMachineFunctionInfo::hasWorkGroupIDY()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00623">llvm::SIMachineFunctionInfo::hasWorkGroupIDZ()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00627">llvm::SIMachineFunctionInfo::hasWorkGroupInfo()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>, and <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00587">llvm::SIMachineFunctionInfo::setPrivateSegmentWaveByteOffset()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00565">llvm::AMDGPUCallLowering::lowerFormalArguments()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02027">LowerFormalArguments()</a>, and <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00436">llvm::AMDGPUCallLowering::lowerFormalArgumentsKernel()</a>.</p>

</div>
</div>
<a id="a586be739c95c3c820aeed09d7c860a70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a586be739c95c3c820aeed09d7c860a70">&#9670;&nbsp;</a></span>allowsMisalignedMemoryAccesses()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SITargetLowering::allowsMisalignedMemoryAccesses </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>AddrSpace</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Align</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a>&#160;</td>
          <td class="paramname"><em>Flags</em> = <code><a class="el" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">MachineMemOperand::MONone</a></code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> *&#160;</td>
          <td class="paramname"> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Determine if the target supports unaligned memory accesses. </p>
<p>This function returns true if the target allows unaligned memory accesses of the specified type in the given address space. If true, it also returns whether the unaligned memory access is "fast" in the last argument by reference. This is used, for example, in situations where an array copy/move/set is converted to a sequence of store operations. Its use helps to ensure that such replacements don't generate code that causes an alignment error (trap) on the target machine. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a1ce2b960b380be0f48170ce8ca705379">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l01303">1303</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUMetadata_8h_source.html#l00164">llvm::AMDGPU::HSAMD::Kernel::Arg::Key::Align</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01247">allowsMisalignedMemoryAccessesImpl()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00314">llvm::EVT::getStoreSize()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>.</p>

</div>
</div>
<a id="a013b0293e193cf32d38b73b40ef50d09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a013b0293e193cf32d38b73b40ef50d09">&#9670;&nbsp;</a></span>allowsMisalignedMemoryAccessesImpl()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SITargetLowering::allowsMisalignedMemoryAccessesImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>AS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Align</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a>&#160;</td>
          <td class="paramname"><em>Flags</em> = <code><a class="el" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">MachineMemOperand::MONone</a></code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> *&#160;</td>
          <td class="paramname"><em>IsFast</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l01247">1247</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPU_8h_source.html#l00275">AMDGPUAS::CONSTANT_ADDRESS</a>, <a class="el" href="AMDGPU_8h_source.html#l00279">AMDGPUAS::CONSTANT_ADDRESS_32BIT</a>, <a class="el" href="AMDGPU_8h_source.html#l00271">AMDGPUAS::FLAT_ADDRESS</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00679">llvm::GCNSubtarget::hasUnalignedBufferAccess()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00683">llvm::GCNSubtarget::hasUnalignedScratchAccess()</a>, <a class="el" href="AMDGPU_8h_source.html#l00276">AMDGPUAS::LOCAL_ADDRESS</a>, <a class="el" href="AMDGPU_8h_source.html#l00277">AMDGPUAS::PRIVATE_ADDRESS</a>, and <a class="el" href="AMDGPU_8h_source.html#l00273">AMDGPUAS::REGION_ADDRESS</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l01303">allowsMisalignedMemoryAccesses()</a>, and <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l00163">llvm::AMDGPULegalizerInfo::AMDGPULegalizerInfo()</a>.</p>

</div>
</div>
<a id="aa8e96ae270760edd815a40b2125fe6e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8e96ae270760edd815a40b2125fe6e8">&#9670;&nbsp;</a></span>buildRSRC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> * SITargetLowering::buildRSRC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Ptr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classuint32__t.html">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RsrcDword1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>RsrcDword2And3</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return a resource descriptor with the 'Add TID' bit enabled The TID (Thread ID) is multiplied by the stride value (bits [61:48] of the resource descriptor) to create an offset, which is added to the resource pointer. </p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l10555">10555</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIISelLowering_8cpp_source.html#l10514">buildSMovImm32()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07964">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08082">llvm::SelectionDAG::getTargetExtractSubreg()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>, and <a class="el" href="AMDGPUISelDAGToDAG_8cpp_source.html#l01472">isStackPtrRelative()</a>.</p>

</div>
</div>
<a id="a1271e8babb762355bcb15d461f8f6a1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1271e8babb762355bcb15d461f8f6a1c">&#9670;&nbsp;</a></span>bundleInstWithWaitcnt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SITargetLowering::bundleInstWithWaitcnt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Insert <code>MI</code> into a BUNDLE with an S_WAITCNT 0 immediately following it. </p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l03107">3107</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00550">llvm::MIBundleBuilder::begin()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00316">llvm::BuildMI()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="MachineInstrBundle_8cpp_source.html#l00125">llvm::finalizeBundle()</a>, <a class="el" href="MachineInstr_8h_source.html#l00400">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00409">llvm::GCNSubtarget::getInstrInfo()</a>, <a class="el" href="ilist__node_8h_source.html#l00081">llvm::ilist_node_impl&lt; OptionsT &gt;::getIterator()</a>, <a class="el" href="MachineInstr_8h_source.html#l00271">llvm::MachineInstr::getParent()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l00768">getSubtarget()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l03121">emitGWSMemViolTestLoop()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03586">EmitInstrWithCustomInserter()</a>, and <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>.</p>

</div>
</div>
<a id="a7018aef3d39b22065d3e8bfb48bc7d92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7018aef3d39b22065d3e8bfb48bc7d92">&#9670;&nbsp;</a></span>CanLowerReturn()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SITargetLowering::CanLowerReturn </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1OutputArg.html">ISD::OutputArg</a> &gt; &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This hook should be implemented to check whether the return values described by the Outs array can fit into the return registers. </p>
<p>If false is returned, an sret-demotion is performed. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#adf8baf41573cc50b4fc3a97be275df7f">llvm::TargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l02252">2252</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01038">llvm::AMDGPUTargetLowering::CCAssignFnForReturn()</a>, <a class="el" href="CallingConvLower_8cpp_source.html#l00100">llvm::CCState::CheckReturn()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00904">llvm::AMDGPU::isEntryFunctionCC()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>.</p>

</div>
</div>
<a id="a36d3bfad0983ce2ee47b935a62d844bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36d3bfad0983ce2ee47b935a62d844bb">&#9670;&nbsp;</a></span>canMergeStoresTo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SITargetLowering::canMergeStoresTo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>AS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>MemVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns if it's reasonable to merge stores to MemVT size. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#aec1c9279b0ac4b770af9027e31c720b6">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l01234">1234</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPU_8h_source.html#l00271">AMDGPUAS::FLAT_ADDRESS</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00469">llvm::GCNSubtarget::getMaxPrivateElementSize()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l00768">getSubtarget()</a>, <a class="el" href="AMDGPU_8h_source.html#l00272">AMDGPUAS::GLOBAL_ADDRESS</a>, <a class="el" href="AMDGPU_8h_source.html#l00276">AMDGPUAS::LOCAL_ADDRESS</a>, <a class="el" href="AMDGPU_8h_source.html#l00277">AMDGPUAS::PRIVATE_ADDRESS</a>, and <a class="el" href="AMDGPU_8h_source.html#l00273">AMDGPUAS::REGION_ADDRESS</a>.</p>

</div>
</div>
<a id="ae4596caca1dc56c35c56f16706aa96d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4596caca1dc56c35c56f16706aa96d0">&#9670;&nbsp;</a></span>computeKnownBitsForFrameIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SITargetLowering::computeKnownBitsForFrameIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>FIOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1KnownBits.html">KnownBits</a> &amp;&#160;</td>
          <td class="paramname"><em>Known</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>DemandedElts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Depth</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Determine which of the bits of FrameIndex <code>FIOp</code> are known to be 0. </p>
<p>Default implementation computes low bits based on alignment information. This should preserve known bits passed into it. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#adea163c63f8617eaca2718f887944d9f">llvm::TargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l10777">10777</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetLowering_8cpp_source.html#l02664">llvm::TargetLowering::computeKnownBitsForFrameIndex()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l00768">getSubtarget()</a>, <a class="el" href="APInt_8h_source.html#l01495">llvm::APInt::setHighBits()</a>, and <a class="el" href="KnownBits_8h_source.html#l00023">llvm::KnownBits::Zero</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>.</p>

</div>
</div>
<a id="ae04fb59c8161149d4ccf19b9d5ea0c7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae04fb59c8161149d4ccf19b9d5ea0c7f">&#9670;&nbsp;</a></span>copyToM0()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::copyToM0 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Chain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l05126">5126</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00058">llvm::ISD::AssertZext</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07964">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01546">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00212">llvm::MVT::Glue</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUISelDAGToDAG_8cpp_source.html#l00398">llvm::createR600ISelDag()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l06115">getBufferOffsetForMMO()</a>, and <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>.</p>

</div>
</div>
<a id="a1cecbf06f780c6264fc01c069fb04551"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cecbf06f780c6264fc01c069fb04551">&#9670;&nbsp;</a></span>denormalsEnabledForType()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SITargetLowering::denormalsEnabledForType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l10930">10930</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f64</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="ValueTypes_8h_source.html#l00262">llvm::EVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00255">llvm::EVT::getSimpleVT()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l00098">hasFP32Denormals()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l00103">hasFP64FP16Denormals()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00265">llvm::MVT::SimpleTy</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l08741">isCanonicalized()</a>, and <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>.</p>

</div>
</div>
<a id="a82e453c9e7f441c185009164f0136fa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82e453c9e7f441c185009164f0136fa8">&#9670;&nbsp;</a></span>emitGWSMemViolTestLoop()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * SITargetLowering::emitGWSMemViolTestLoop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>BB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l03121">3121</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00122">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00216">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00316">llvm::BuildMI()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03107">bundleInstWithWaitcnt()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00158">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00746">llvm::AMDGPU::Hwreg::encodeHwreg()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00218">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineInstr_8h_source.html#l00400">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00409">llvm::GCNSubtarget::getInstrInfo()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05861">llvm::SIInstrInfo::getNamedOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00173">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00479">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l00768">getSubtarget()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="SIDefines_8h_source.html#l00320">llvm::AMDGPU::Hwreg::ID_TRAPSTS</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00046">llvm::RegState::Kill</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="SIDefines_8h_source.html#l00348">llvm::AMDGPU::Hwreg::OFFSET_MEM_VIOL</a>, <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03069">splitBlockForLoop()</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l03586">EmitInstrWithCustomInserter()</a>, and <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>.</p>

</div>
</div>
<a id="a92bd7eb8dcbdfa0341a4fe88a09941da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92bd7eb8dcbdfa0341a4fe88a09941da">&#9670;&nbsp;</a></span>EmitInstrWithCustomInserter()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * SITargetLowering::EmitInstrWithCustomInserter </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This method should be implemented by targets that mark instructions with the 'usesCustomInserter' flag. </p>
<p>These instructions are special in various ways, which require special support to insert. The specified <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction. ">MachineInstr</a> is created but not inserted into any basic blocks, and this method is called to expand it into a sequence of instructions, potentially also creating new basic blocks and control flow. As long as the returned basic block is different (i.e., we created a new one), the custom inserter is free to modify the rest of <code>MBB</code>. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#ab2ee18d088fd0e8eea95d27156bd6d82">llvm::TargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l03586">3586</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="FileCheck_8cpp_source.html#l00208">add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00215">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00122">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00088">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="Triple_8h_source.html#l00183">llvm::Triple::AMDHSA</a>, <a class="el" href="Triple_8h_source.html#l00190">llvm::Triple::AMDPAL</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00216">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03893">llvm::SIInstrInfo::buildExtractSubRegOrImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00316">llvm::BuildMI()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03107">bundleInstWithWaitcnt()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00204">llvm::MachineInstrBuilder::cloneMemRefs()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00158">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00044">llvm::RegState::Define</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03121">emitGWSMemViolTestLoop()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03486">emitIndirectDst()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03395">emitIndirectSrc()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00289">llvm::TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00669">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00400">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00712">llvm::SIMachineFunctionInfo::getFrameOffsetReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00535">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineFunction_8h_source.html#l00567">llvm::MachineFunction::getInfo()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00409">llvm::GCNSubtarget::getInstrInfo()</a>, <a class="el" href="ilist__node_8h_source.html#l00081">llvm::ilist_node_impl&lt; OptionsT &gt;::getIterator()</a>, <a class="el" href="AMDGPUMachineFunction_8h_source.html#l00056">llvm::AMDGPUMachineFunction::getLDSSize()</a>, <a class="el" href="MachineInstr_8h_source.html#l00429">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00173">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00479">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00173">llvm::SIInstrInfo::getRegisterInfo()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00421">llvm::GCNSubtarget::getRegisterInfo()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01759">llvm::SIRegisterInfo::getReturnAddressReg()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00730">llvm::SIMachineFunctionInfo::getStackPtrOffsetReg()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l00768">getSubtarget()</a>, <a class="el" href="MachineFunction_8h_source.html#l00469">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="TargetLowering_8h_source.html#l00243">llvm::TargetLoweringBase::getTargetMachine()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#ab0ccda834736fa549ceccbbb9d4aa340">llvm::AMDGPU::getVOPe64()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00196">llvm::AMDGPUSubtarget::getWavefrontSize()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00252">llvm::AMDGPU::IsaInfo::getWavefrontSize()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00045">llvm::RegState::Implicit</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00054">llvm::RegState::ImplicitDefine</a>, <a class="el" href="CSEInfo_8cpp_source.html#l00025">Info</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01168">llvm::MachineBasicBlock::insert()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00481">llvm::SIInstrInfo::isMIMG()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00421">llvm::SIInstrInfo::isVOP3()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l01180">llvm::GCNSubtarget::isWave32()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00046">llvm::RegState::Kill</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04522">llvm::SIInstrInfo::legalizeOperands()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="MachineInstr_8h_source.html#l00879">llvm::MachineInstr::mayLoadOrStore()</a>, <a class="el" href="MachineInstr_8h_source.html#l00579">llvm::MachineInstr::memoperands_empty()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06363">llvm::SIInstrInfo::pseudoToMCOpcode()</a>, <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00140">llvm::report_fatal_error()</a>, <a class="el" href="MachineOperand_8h_source.html#l00509">llvm::MachineOperand::setIsUndef()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03036">splitKillBlock()</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">llvm::ARM_MB::ST</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>.</p>

</div>
</div>
<a id="a252bda5366489b915943e70e1f12f4e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a252bda5366489b915943e70e1f12f4e1">&#9670;&nbsp;</a></span>enableAggressiveFMAFusion()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SITargetLowering::enableAggressiveFMAFusion </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if target always beneficiates from combining into FMA for a given value type. </p>
<p>This must typically return false on targets where FMA takes more cycles to execute than FADD. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a0f115f9fbecd64e8af48554ff9d8204f">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l03882">3882</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>.</p>

</div>
</div>
<a id="aa5ee374b5dd8bd37ca7876c4bfb24bbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5ee374b5dd8bd37ca7876c4bfb24bbf">&#9670;&nbsp;</a></span>finalizeLowering()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SITargetLowering::finalizeLowering </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Execute target specific actions to finalize target lowering. </p>
<p>This is used to set extra flags in MachineFrameInformation and freezing the set of reserved registers. The default implementation just freezes the set of reserved registers. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a07e9067b95ae52ee880a08c7d132fd56">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l10724">10724</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00316">llvm::BuildMI()</a>, <a class="el" href="MachineFunction_8h_source.html#l00662">llvm::MachineFunction::empty()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l02005">llvm::TargetLoweringBase::finalizeLowering()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06255">llvm::SIInstrInfo::fixImplicitOperands()</a>, <a class="el" href="MachineFunction_8h_source.html#l00663">llvm::MachineFunction::front()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00218">llvm::MachineBasicBlock::getFirstNonDebugInstr()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00712">llvm::SIMachineFunctionInfo::getFrameOffsetReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00567">llvm::MachineFunction::getInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00479">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00421">llvm::GCNSubtarget::getRegisterInfo()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00699">llvm::SIMachineFunctionInfo::getScratchRSrcReg()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00708">llvm::SIMachineFunctionInfo::getScratchWaveOffsetReg()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00730">llvm::SIMachineFunctionInfo::getStackPtrOffsetReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00469">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="TargetLowering_8h_source.html#l00243">llvm::TargetLoweringBase::getTargetMachine()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="CSEInfo_8cpp_source.html#l00025">Info</a>, <a class="el" href="AMDGPUMachineFunction_8h_source.html#l00064">llvm::AMDGPUMachineFunction::isEntryFunction()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00180">llvm::SIMachineFunctionInfo::limitOccupancy()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00380">llvm::MachineRegisterInfo::replaceRegWith()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01873">reservePrivateMemoryRegs()</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">llvm::ARM_MB::ST</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>.</p>

</div>
</div>
<a id="ab91cfb9c6be53976244a00964072736c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab91cfb9c6be53976244a00964072736c">&#9670;&nbsp;</a></span>getAddrModeArguments()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SITargetLowering::getAddrModeArguments </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1IntrinsicInst.html">IntrinsicInst</a> *&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1Value.html">Value</a> *&gt; &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Type.html">Type</a> *&amp;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>CodeGenPrepare sinks address calculations into the same BB as Load/Store instructions reading the address. </p>
<p>This allows as much computation as possible to be done in the address mode for that operand. This hook lets targets also pass back when this should be done on intrinsics which load/store. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a0642d248b0811b028c96830a84dbb2e3">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l01061">1061</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetLowering_8h_source.html#l02169">llvm::TargetLoweringBase::AddrMode::BaseOffs</a>, <a class="el" href="AMDGPU_8h_source.html#l00271">AMDGPUAS::FLAT_ADDRESS</a>, <a class="el" href="InstrTypes_8h_source.html#l01246">llvm::CallBase::getArgOperand()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00409">llvm::GCNSubtarget::getInstrInfo()</a>, <a class="el" href="IntrinsicInst_8h_source.html#l00051">llvm::IntrinsicInst::getIntrinsicID()</a>, <a class="el" href="Value_8h_source.html#l00246">llvm::Value::getType()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00711">llvm::GCNSubtarget::hasFlatInstOffsets()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06296">llvm::SIInstrInfo::isLegalFLATOffset()</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, and <a class="el" href="TargetLowering_8h_source.html#l02171">llvm::TargetLoweringBase::AddrMode::Scale</a>.</p>

</div>
</div>
<a id="a4cc2e446c8b94f69ff81fd22efc5d630"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cc2e446c8b94f69ff81fd22efc5d630">&#9670;&nbsp;</a></span>getConstraintType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">SITargetLowering::ConstraintType</a> SITargetLowering::getConstraintType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>Constraint</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given a constraint, return the type of constraint it is for this target. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a5ef5081d01bdfeac5defece3566fe14c">llvm::TargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l10708">10708</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetLowering_8h_source.html#l03858">llvm::TargetLowering::C_RegisterClass</a>, <a class="el" href="TargetLowering_8cpp_source.html#l04042">llvm::TargetLowering::getConstraintType()</a>, and <a class="el" href="StringRef_8h_source.html#l00151">llvm::StringRef::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>.</p>

</div>
</div>
<a id="aa8ee36cbd5d910c4f4a1d899a109baf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8ee36cbd5d910c4f4a1d899a109baf6">&#9670;&nbsp;</a></span>getNumRegistersForCallingConv()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> SITargetLowering::getNumRegistersForCallingConv </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;&#160;</td>
          <td class="paramname"><em>Context</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Certain targets require unusual breakdowns of certain types. </p>
<p>For MIPS, this occurs when a vector type is used, as vector are passed through the integer register set. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a315b23c0819f55fa9e7473c21992fc12">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l00818">818</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00211">llvm::CallingConv::AMDGPU_KERNEL</a>, <a class="el" href="TargetLowering_8h_source.html#l01342">llvm::TargetLoweringBase::getNumRegistersForCallingConv()</a>, <a class="el" href="ValueTypes_8h_source.html#l00262">llvm::EVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00143">llvm::AMDGPUSubtarget::has16BitInsts()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, and <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00149">llvm::AMDGPUCallLowering::AMDGPUCallLowering()</a>.</p>

</div>
</div>
<a id="af0b153dc5c334d64187af2423df46fc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0b153dc5c334d64187af2423df46fc4">&#9670;&nbsp;</a></span>getOptimalMemOpType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1EVT.html">EVT</a> SITargetLowering::getOptimalMemOpType </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AttributeList.html">AttributeList</a> &amp;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the target specific optimal type for load and store operations as a result of memset, memcpy, and memmove lowering. </p>
<p>If DstAlign is zero that means it's safe to destination alignment can satisfy any constraint. Similarly if SrcAlign is zero it means there isn't a need to check it against alignment requirement, probably because the source does not need to be loaded. If 'IsMemset' is true, that means it's expanding a memset. If 'ZeroMemset' is true, that means it's a memset of zero. 'MemcpyStrSrc' indicates whether the memcpy source is constant so it does not need to be loaded. It returns <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">EVT::Other</a> if the type should be determined using generic target-independent logic. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a4ae6a86d1ebaacd131b749d92618788a">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l01322">1322</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="MachineValueType_8h_source.html#l00093">llvm::MVT::v2i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>.</p>

</div>
</div>
<a id="a2296245711471dfe7656193f56799c00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2296245711471dfe7656193f56799c00">&#9670;&nbsp;</a></span>getPreferredVectorAction()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681">TargetLoweringBase::LegalizeTypeAction</a> SITargetLowering::getPreferredVectorAction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the preferred vector type legalization action. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a59ae7f93fccb0ae431e82f8d74ba443c">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l01370">1370</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00878">llvm::MVT::bitsLE()</a>, <a class="el" href="TargetLowering_8h_source.html#l00309">llvm::TargetLoweringBase::getPreferredVectorAction()</a>, <a class="el" href="MachineValueType_8h_source.html#l00420">llvm::MVT::getScalarType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00547">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00403">llvm::MVT::isPow2VectorType()</a>, <a class="el" href="TargetLowering_8h_source.html#l00132">llvm::TargetLoweringBase::TypeSplitVector</a>, and <a class="el" href="TargetLowering_8h_source.html#l00133">llvm::TargetLoweringBase::TypeWidenVector</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>.</p>

</div>
</div>
<a id="a5b2c69041e8c83952d7cdd75cf7a36e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b2c69041e8c83952d7cdd75cf7a36e8">&#9670;&nbsp;</a></span>getPrefLoopAlignment()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1Align.html">Align</a> SITargetLowering::getPrefLoopAlignment </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineLoop.html">MachineLoop</a> *&#160;</td>
          <td class="paramname"><em>ML</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the preferred loop alignment. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a50de6510e75d9b2be1935a85a7b96a7e">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l10791">10791</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUMetadata_8h_source.html#l00164">llvm::AMDGPU::HSAMD::Kernel::Arg::Key::Align</a>, <a class="el" href="LoopInfo_8h_source.html#l00161">llvm::LoopBase&lt; BlockT, LoopT &gt;::blocks()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00316">llvm::BuildMI()</a>, <a class="el" href="SIISelLowering_8cpp.html#ad9f1bcbc632e7827aabb402e7b54f2f5">DisableLoopAlignment</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00376">llvm::MachineBasicBlock::getAlignment()</a>, <a class="el" href="LoopInfoImpl_8h_source.html#l00075">llvm::LoopBase&lt; BlockT, LoopT &gt;::getExitBlock()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00218">llvm::MachineBasicBlock::getFirstNonDebugInstr()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00200">llvm::MachineBasicBlock::getFirstTerminator()</a>, <a class="el" href="LoopInfo_8h_source.html#l00105">llvm::LoopBase&lt; BlockT, LoopT &gt;::getHeader()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00409">llvm::GCNSubtarget::getInstrInfo()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05989">llvm::SIInstrInfo::getInstSizeInBytes()</a>, <a class="el" href="LoopInfoImpl_8h_source.html#l00160">llvm::LoopBase&lt; BlockT, LoopT &gt;::getLoopPreheader()</a>, <a class="el" href="LoopInfo_8h_source.html#l00106">llvm::LoopBase&lt; BlockT, LoopT &gt;::getParentLoop()</a>, <a class="el" href="TargetLowering_8h_source.html#l01595">llvm::TargetLoweringBase::getPrefLoopAlignment()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l00768">getSubtarget()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00059">llvm::AMDGPUSubtarget::GFX10</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="Compiler_8h_source.html#l00186">LLVM_ATTRIBUTE_UNUSED</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>.</p>

</div>
</div>
<a id="a503e72a2d289df6f71b2ccdc58a18907"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a503e72a2d289df6f71b2ccdc58a18907">&#9670;&nbsp;</a></span>getRegClassFor()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SITargetLowering::getRegClassFor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isDivergent</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the register class that should be used for the specified value type. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a0aba33f2dcf1220173b9d3608fecc3df">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l10993">10993</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8cpp_source.html#l01369">llvm::SIRegisterInfo::getEquivalentSGPRClass()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01325">llvm::SIRegisterInfo::getEquivalentVGPRClass()</a>, <a class="el" href="TargetLowering_8h_source.html#l00707">llvm::TargetLoweringBase::getRegClassFor()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00421">llvm::GCNSubtarget::getRegisterInfo()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00196">llvm::AMDGPUSubtarget::getWavefrontSize()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00129">llvm::SIRegisterInfo::isSGPRClass()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l04450">shouldEmitPCReloc()</a>.</p>

</div>
</div>
<a id="a5f39e10469c6e4a18135aed5e76cddf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f39e10469c6e4a18135aed5e76cddf5">&#9670;&nbsp;</a></span>getRegForInlineAsmConstraint()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * &gt; SITargetLowering::getRegForInlineAsmConstraint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>Constraint</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given a physical register constraint (e.g. </p>
<p>{edx}), return the register number and the register class for the register.</p>
<p>Given a register class constraint, like 'r', if this corresponds directly to an LLVM register class, return a register of 0 and the register class pointer.</p>
<p>This should only be used for C_Register constraints. On error, this returns a register number of 0 and a null register class pointer. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#aa6212c76af6dce96dfd1b788278f7239">llvm::TargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l10590">10590</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f16</a>, <a class="el" href="Testing_2Support_2Error_8h_source.html#l00147">llvm::Failed()</a>, <a class="el" href="StringRef_8h_source.html#l00499">llvm::StringRef::getAsInteger()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l04183">llvm::TargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00083">llvm::TargetRegisterClass::getRegister()</a>, <a class="el" href="MachineValueType_8h_source.html#l00679">llvm::MVT::getSizeInBits()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00832">llvm::GCNSubtarget::hasMAIInsts()</a>, <a class="el" href="MachineValueType_8h_source.html#l00045">llvm::MVT::i128</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="TargetLowering_8h_source.html#l00750">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="MachineValueType_8h_source.html#l00265">llvm::MVT::SimpleTy</a>, <a class="el" href="StringRef_8h_source.html#l00151">llvm::StringRef::size()</a>, and <a class="el" href="StringRef_8h_source.html#l00600">llvm::StringRef::substr()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l11047">requiresUniformRegister()</a>.</p>

</div>
</div>
<a id="a697cb1debe6ad1be7e59990072185844"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a697cb1debe6ad1be7e59990072185844">&#9670;&nbsp;</a></span>getRegisterByName()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> SITargetLowering::getRegisterByName </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *&#160;</td>
          <td class="paramname"><em>RegName</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a>&#160;</td>
          <td class="paramname"><em>Ty</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the register ID of the name passed in. </p>
<p>Used by named register global variables extension. There is no target-independent behaviour so the default action is to bail. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a349007dec8d5a6ab5e7d338c282003ca">llvm::TargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l02988">2988</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="StringSwitch_8h_source.html#l00067">llvm::StringSwitch&lt; T, R &gt;::Case()</a>, <a class="el" href="StringSwitch_8h_source.html#l00181">llvm::StringSwitch&lt; T, R &gt;::Default()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00421">llvm::GCNSubtarget::getRegisterInfo()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00108">llvm::LLT::getSizeInBits()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00707">llvm::GCNSubtarget::hasFlatScrRegister()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>, <a class="el" href="Mem2Reg_8cpp_source.html#l00110">Register</a>, and <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00140">llvm::report_fatal_error()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>.</p>

</div>
</div>
<a id="a9ff4217411d6a24d497a1a0d504a86c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ff4217411d6a24d497a1a0d504a86c8">&#9670;&nbsp;</a></span>getRegisterTypeForCallingConv()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MVT.html">MVT</a> SITargetLowering::getRegisterTypeForCallingConv </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;&#160;</td>
          <td class="paramname"><em>Context</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Certain combinations of ABIs, Targets and features require that types are legal for some operations and not for other operations. </p>
<p>For MIPS all vector types must be passed through the integer register set. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a347d293012b5070f6833926f3d2e50d7">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l00795">795</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00211">llvm::CallingConv::AMDGPU_KERNEL</a>, <a class="el" href="TargetLowering_8h_source.html#l01334">llvm::TargetLoweringBase::getRegisterTypeForCallingConv()</a>, <a class="el" href="ValueTypes_8h_source.html#l00262">llvm::EVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00255">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00143">llvm::AMDGPUSubtarget::has16BitInsts()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="ValueTypes_8h_source.html#l00141">llvm::EVT::isInteger()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, <a class="el" href="MachineValueType_8h_source.html#l00119">llvm::MVT::v2f16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00083">llvm::MVT::v2i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00149">llvm::AMDGPUCallLowering::AMDGPUCallLowering()</a>.</p>

</div>
</div>
<a id="a18e930a4e536fe7e799347150a853b4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18e930a4e536fe7e799347150a853b4a">&#9670;&nbsp;</a></span>getScalarShiftAmountTy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MVT.html">MVT</a> SITargetLowering::getScalarShiftAmountTy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="structllvm_1_1EVT.html" title="Extended Value Type. ">EVT</a> is not used in-tree, but is used by out-of-tree target. </p>
<p>A documentation for this function would be nice... </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a898cd76da08d3d7fae3ae103b3a92868">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l03901">3901</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>.</p>

</div>
</div>
<a id="a1f4f77bf289589785c34e8eebc274dd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f4f77bf289589785c34e8eebc274dd6">&#9670;&nbsp;</a></span>getSetCCResultType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1EVT.html">EVT</a> SITargetLowering::getSetCCResultType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;&#160;</td>
          <td class="paramname"><em>Context</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the ValueType of the result of SETCC operations. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a76483b2b4498079d3778c57326c39e99">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l03893">3893</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, and <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l07615">getFPTernOp()</a>, and <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>.</p>

</div>
</div>
<a id="a24ad06f18143b455e48074549d2e7e3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24ad06f18143b455e48074549d2e7e3e">&#9670;&nbsp;</a></span>getSubtarget()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> * SITargetLowering::getSubtarget </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l00768">768</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l10436">AdjustInstrPostInstrSelection()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l08141">bitOpWithConstantIsReducible()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03107">bundleInstWithWaitcnt()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01234">canMergeStoresTo()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10777">computeKnownBitsForFrameIndex()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03121">emitGWSMemViolTestLoop()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03586">EmitInstrWithCustomInserter()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l08213">getPermuteMask()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10791">getPrefLoopAlignment()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l09077">getSplatConstantFP()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01992">insertCopiesSplitCSR()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l09212">isClampZeroToOne()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02594">isEligibleForTailCallOptimization()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02676">LowerCall()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l04239">lowerFCMPIntrinsic()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02027">LowerFormalArguments()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l04203">lowerICMPIntrinsic()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02269">LowerReturn()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l05316">parseTexFail()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10343">PostISelFolding()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l04450">shouldEmitPCReloc()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03036">splitKillBlock()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l10520">wrapAddr64Rsrc()</a>.</p>

</div>
</div>
<a id="ae2b19bc21d3201e045841292463888ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2b19bc21d3201e045841292463888ba">&#9670;&nbsp;</a></span>getTgtMemIntrinsic()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SITargetLowering::getTgtMemIntrinsic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html">IntrinsicInfo</a> &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1CallInst.html">CallInst</a> &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given an intrinsic, checks if on the target the intrinsic will need to map to a MemIntrinsicNode (touches memory). </p>
<p>If this is the case, it returns true and store the intrinsic information into the IntrinsicInfo that was passed to the function. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a63b14c4f9e64a39b295555f72a3f2b36">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l00921">921</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUMetadata_8h_source.html#l00164">llvm::AMDGPU::HSAMD::Kernel::Arg::Key::Align</a>, <a class="el" href="TargetLowering_8h_source.html#l00853">llvm::TargetLoweringBase::IntrinsicInfo::align</a>, <a class="el" href="Casting_8h_source.html#l00332">llvm::dyn_cast()</a>, <a class="el" href="TargetLowering_8h_source.html#l00855">llvm::TargetLoweringBase::IntrinsicInfo::flags</a>, <a class="el" href="InstrTypes_8h_source.html#l01246">llvm::CallBase::getArgOperand()</a>, <a class="el" href="namespacellvm_1_1Intrinsic.html#a89cda2218259523c41863fc1175d6907">llvm::Intrinsic::getAttributes()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00875">llvm::SIMachineFunctionInfo::getBufferPSV()</a>, <a class="el" href="Value_8cpp_source.html#l00744">llvm::Value::getContext()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00893">llvm::SIMachineFunctionInfo::getGWSPSV()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00884">llvm::SIMachineFunctionInfo::getImagePSV()</a>, <a class="el" href="MachineFunction_8h_source.html#l00567">llvm::MachineFunction::getInfo()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00409">llvm::GCNSubtarget::getInstrInfo()</a>, <a class="el" href="User_8h_source.html#l00169">llvm::User::getOperand()</a>, <a class="el" href="Type_8h_source.html#l00381">llvm::Type::getPointerElementType()</a>, <a class="el" href="MachineFunction_8h_source.html#l00469">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="Value_8h_source.html#l00246">llvm::Value::getType()</a>, <a class="el" href="ValueTypes_8cpp_source.html#l00324">llvm::MVT::getVT()</a>, <a class="el" href="Attributes_8cpp_source.html#l01314">llvm::AttributeList::hasFnAttribute()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00167">llvm::ISD::INTRINSIC_VOID</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00160">llvm::ISD::INTRINSIC_W_CHAIN</a>, <a class="el" href="Constants_8h_source.html#l00192">llvm::ConstantInt::isZero()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#af98b3cfe3f57ebba50badc6b64d2ac83">llvm::AMDGPU::lookupRsrcIntrinsic()</a>, <a class="el" href="TargetLowering_8h_source.html#l00845">llvm::TargetLoweringBase::IntrinsicInfo::memVT</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l00880">memVTFromAggregate()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00141">llvm::MachineMemOperand::MODereferenceable</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00133">llvm::MachineMemOperand::MOLoad</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00135">llvm::MachineMemOperand::MOStore</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00137">llvm::MachineMemOperand::MOVolatile</a>, <a class="el" href="TargetLowering_8h_source.html#l00844">llvm::TargetLoweringBase::IntrinsicInfo::opc</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="TargetLowering_8h_source.html#l00848">llvm::TargetLoweringBase::IntrinsicInfo::ptrVal</a>, <a class="el" href="Optional_8h_source.html#l00251">llvm::Optional&lt; T &gt;::reset()</a>, and <a class="el" href="TargetLowering_8h_source.html#l00851">llvm::TargetLoweringBase::IntrinsicInfo::size</a>.</p>

</div>
</div>
<a id="af37fa82c85e811c7ed496ebcbacf99c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af37fa82c85e811c7ed496ebcbacf99c8">&#9670;&nbsp;</a></span>getVectorTypeBreakdownForCallingConv()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> SITargetLowering::getVectorTypeBreakdownForCallingConv </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;&#160;</td>
          <td class="paramname"><em>Context</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;&#160;</td>
          <td class="paramname"><em>IntermediateVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>NumIntermediates</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;&#160;</td>
          <td class="paramname"><em>RegisterVT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Certain targets such as MIPS require that some types such as vectors are always broken down into scalars in some contexts. </p>
<p>This occurs even if the vector type is legal. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a5b806e2538d0e91175d970c8232a3099">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l00843">843</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00211">llvm::CallingConv::AMDGPU_KERNEL</a>, <a class="el" href="ValueTypes_8h_source.html#l00262">llvm::EVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00255">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="TargetLowering_8h_source.html#l00836">llvm::TargetLoweringBase::getVectorTypeBreakdownForCallingConv()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00143">llvm::AMDGPUSubtarget::has16BitInsts()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="ValueTypes_8h_source.html#l00141">llvm::EVT::isInteger()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, <a class="el" href="MachineValueType_8h_source.html#l00119">llvm::MVT::v2f16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00083">llvm::MVT::v2i16</a>.</p>

</div>
</div>
<a id="a221321047375162b216103af6c37c6b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a221321047375162b216103af6c37c6b6">&#9670;&nbsp;</a></span>hasBitPreservingFPLogic()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SITargetLowering::hasBitPreservingFPLogic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if it is safe to transform an integer-domain bitwise operation into the equivalent floating-point operation. </p>
<p>This should be set to true if the target has IEEE-754-compliant fabs/fneg operations for the input type. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a29ea661f7b8b4c52dd92f0e8a08e3e18">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l03878">3878</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00262">llvm::EVT::getScalarType()</a>, and <a class="el" href="TargetLowering_8h_source.html#l00750">llvm::TargetLoweringBase::isTypeLegal()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>.</p>

</div>
</div>
<a id="ad89bcbe8a00a57884989de6adbc13ed8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad89bcbe8a00a57884989de6adbc13ed8">&#9670;&nbsp;</a></span>initializeSplitCSR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SITargetLowering::initializeSplitCSR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>Entry</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Perform necessary initialization to handle a subset of CSRs explicitly via copies. </p>
<p>This function is called at the beginning of instruction selection. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#aa15229fc1a15ce3693166d66a0994334">llvm::TargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l01988">1988</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>.</p>

</div>
</div>
<a id="a36a59e027a190d0450f0e54b53dfcdce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36a59e027a190d0450f0e54b53dfcdce">&#9670;&nbsp;</a></span>insertCopiesSplitCSR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SITargetLowering::insertCopiesSplitCSR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>Entry</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&gt; &amp;&#160;</td>
          <td class="paramname"><em>Exits</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Insert explicit copies in entry and exit blocks. </p>
<p>We copy a subset of CSRs to virtual registers in the entry block, and copy them back to physical registers in the exit blocks. This function is called at the end of instruction selection. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#affd0a2fe9993b4b4d974d0c2f21fdf8d">llvm::TargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l01992">1992</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineBasicBlock_8h_source.html#l00315">llvm::MachineBasicBlock::addLiveIn()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00216">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00316">llvm::BuildMI()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00158">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="MCInstrInfo_8h_source.html#l00044">llvm::MCInstrInfo::get()</a>, <a class="el" href="AMDGPURegisterInfo_8cpp_source.html#l00112">llvm::SIRegisterInfo::getCalleeSavedRegsViaCopy()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00409">llvm::GCNSubtarget::getInstrInfo()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00173">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00479">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00421">llvm::GCNSubtarget::getRegisterInfo()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l00768">getSubtarget()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>.</p>

</div>
</div>
<a id="a2f6b98def08062ba093a93bd2ca06ffe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f6b98def08062ba093a93bd2ca06ffe">&#9670;&nbsp;</a></span>isCanonicalized()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SITargetLowering::isCanonicalized </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>MaxDepth</em> = <code>5</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l08741">8741</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00625">llvm::ISD::BITCAST</a>, <a class="el" href="APFloat_8h_source.html#l01114">llvm::APFloat::bitcastToAPInt()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00381">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00068">C</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00364">llvm::AMDGPUISD::CLAMP</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00448">llvm::AMDGPUISD::CVT_F32_UBYTE0</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00449">llvm::AMDGPUISD::CVT_F32_UBYTE1</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00450">llvm::AMDGPUISD::CVT_F32_UBYTE2</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00451">llvm::AMDGPUISD::CVT_F32_UBYTE3</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00455">llvm::AMDGPUISD::CVT_PKRTZ_F16_F32</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10930">denormalsEnabledForType()</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00397">llvm::AMDGPUISD::DIV_FIXUP</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00396">llvm::AMDGPUISD::DIV_FMAS</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00395">llvm::AMDGPUISD::DIV_SCALE</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00412">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F()</a>, <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f16</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00640">llvm::ISD::FABS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00373">llvm::ISD::FCANONICALIZE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00642">llvm::ISD::FCEIL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00366">llvm::ISD::FCOPYSIGN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00640">llvm::ISD::FCOS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FDIV</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00642">llvm::ISD::FFLOOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00356">llvm::ISD::FMA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00360">llvm::ISD::FMAD</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00400">llvm::AMDGPUISD::FMAD_FTZ</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00384">llvm::AMDGPUISD::FMAX3</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00652">llvm::ISD::FMAXNUM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00658">llvm::ISD::FMAXNUM_IEEE</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00390">llvm::AMDGPUISD::FMED3</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00387">llvm::AMDGPUISD::FMIN3</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00652">llvm::ISD::FMINNUM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00658">llvm::ISD::FMINNUM_IEEE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FMUL</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00410">llvm::AMDGPUISD::FMUL_LEGACY</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00640">llvm::ISD::FNEG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00610">llvm::ISD::FP_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00599">llvm::ISD::FP_ROUND</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00360">llvm::AMDGPUISD::FRACT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FREM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00640">llvm::ISD::FSIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::FSINCOS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00640">llvm::ISD::FSQRT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FSUB</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01376">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="APFloat_8h_source.html#l00906">llvm::APFloat::getQNaN()</a>, <a class="el" href="ValueTypes_8h_source.html#l00262">llvm::EVT::getScalarType()</a>, <a class="el" href="APFloat_8h_source.html#l01175">llvm::APFloat::getSemantics()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00386">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00152">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="APFloat_8h_source.html#l01168">llvm::APFloat::isDenormal()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01594">llvm::SelectionDAG::isKnownNeverSNaN()</a>, <a class="el" href="APFloat_8h_source.html#l01165">llvm::APFloat::isNaN()</a>, <a class="el" href="APFloat_8h_source.html#l01169">llvm::APFloat::isSignaling()</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00412">llvm::AMDGPUISD::LDEXP</a>, <a class="el" href="Compiler_8h_source.html#l00279">LLVM_FALLTHROUGH</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00405">llvm::AMDGPUISD::RCP</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00409">llvm::AMDGPUISD::RCP_IFLAG</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00407">llvm::AMDGPUISD::RCP_LEGACY</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00406">llvm::AMDGPUISD::RSQ</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00411">llvm::AMDGPUISD::RSQ_CLAMP</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00408">llvm::AMDGPUISD::RSQ_LEGACY</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00481">llvm::ISD::SELECT</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00634">llvm::GCNSubtarget::supportsMinMaxDenormModes()</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00401">llvm::AMDGPUISD::TRIG_PREOP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00179">llvm::ISD::UNDEF</a>, and <a class="el" href="MachineValueType_8h_source.html#l00119">llvm::MVT::v2f16</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l08926">vectorEltWillFoldAway()</a>.</p>

</div>
</div>
<a id="a9330a86a613cf892ee5c7f515713f200"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9330a86a613cf892ee5c7f515713f200">&#9670;&nbsp;</a></span>isEligibleForTailCallOptimization()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SITargetLowering::isEligibleForTailCallOptimization </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Callee</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CalleeCC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isVarArg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1OutputArg.html">ISD::OutputArg</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Outs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>OutVals</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1InputArg.html">ISD::InputArg</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Ins</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l02594">2594</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConvLower_8cpp_source.html#l00127">llvm::CCState::AnalyzeCallOperands()</a>, <a class="el" href="Function_8h_source.html#l00730">llvm::Function::args()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02580">canGuaranteeTCO()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01033">llvm::AMDGPUTargetLowering::CCAssignFnForCall()</a>, <a class="el" href="SmallVector_8h_source.html#l00055">llvm::SmallVectorBase::empty()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00525">llvm::SIMachineFunctionInfo::getBytesInStackArgArea()</a>, <a class="el" href="Function_8h_source.html#l00212">llvm::Function::getCallingConv()</a>, <a class="el" href="AMDGPURegisterInfo_8cpp_source.html#l00116">llvm::SIRegisterInfo::getCallPreservedMask()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="MachineFunction_8h_source.html#l00456">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineFunction_8h_source.html#l00567">llvm::MachineFunction::getInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00272">llvm::CCState::getNextStackOffset()</a>, <a class="el" href="MachineFunction_8h_source.html#l00479">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00421">llvm::GCNSubtarget::getRegisterInfo()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l00768">getSubtarget()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00424">llvm::SelectionDAG::getTarget()</a>, <a class="el" href="TargetOptions_8h_source.html#l00184">llvm::TargetOptions::GuaranteedTailCallOpt</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02585">mayTailCallThisCC()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00103">llvm::TargetMachine::Options</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00078">llvm::TargetLowering::parametersInCSRMatch()</a>, <a class="el" href="CallingConvLower_8cpp_source.html#l00259">llvm::CCState::resultsCompatible()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l02676">LowerCall()</a>.</p>

</div>
</div>
<a id="acd0df047ee2137d466b1f983a2c2ce34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd0df047ee2137d466b1f983a2c2ce34">&#9670;&nbsp;</a></span>isFlatGlobalAddrSpace()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> llvm::SITargetLowering::isFlatGlobalAddrSpace </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>AS</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8h_source.html#l00265">265</a> of file <a class="el" href="SIISelLowering_8h_source.html">SIISelLowering.h</a>.</p>

<p class="reference">References <a class="el" href="SIISelLowering_8cpp_source.html#l10436">AdjustInstrPostInstrSelection()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01767">allocateHSAUserSGPRs()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01623">allocateSpecialEntryInputVGPRs()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01730">allocateSpecialInputSGPRs()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01709">allocateSpecialInputVGPRs()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01822">allocateSystemSGPRs()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10555">buildRSRC()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03107">bundleInstWithWaitcnt()</a>, <a class="el" href="AMDGPULibCalls_8cpp_source.html#l00224">Callee</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02252">CanLowerReturn()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10777">computeKnownBitsForFrameIndex()</a>, <a class="el" href="AMDGPU_8h_source.html#l00275">AMDGPUAS::CONSTANT_ADDRESS</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l05126">copyToM0()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10930">denormalsEnabledForType()</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03121">emitGWSMemViolTestLoop()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03586">EmitInstrWithCustomInserter()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03882">enableAggressiveFMAFusion()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10724">finalizeLowering()</a>, <a class="el" href="AMDGPU_8h_source.html#l00271">AMDGPUAS::FLAT_ADDRESS</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10708">getConstraintType()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01370">getPreferredVectorAction()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10791">getPrefLoopAlignment()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10993">getRegClassFor()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10590">getRegForInlineAsmConstraint()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02988">getRegisterByName()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03901">getScalarShiftAmountTy()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03893">getSetCCResultType()</a>, <a class="el" href="AMDGPU_8h_source.html#l00272">AMDGPUAS::GLOBAL_ADDRESS</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03878">hasBitPreservingFPLogic()</a>, <a class="el" href="CSEInfo_8cpp_source.html#l00025">Info</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01988">initializeSplitCSR()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00159">llvm::MipsISD::Ins</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01992">insertCopiesSplitCSR()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l08741">isCanonicalized()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02594">isEligibleForTailCallOptimization()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03949">isFMADLegalForFAddFSub()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03922">isFMAFasterThanFMulAndFAdd()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01353">isFreeAddrSpaceCast()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10943">isKnownNeverNaNForTargetNode()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01341">isNoopAddrSpaceCast()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l05029">isOffsetFoldingLegal()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10875">isSDNodeSourceOfDivergence()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01383">isTypeDesirableForOp()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10297">legalizeTargetIndependentNode()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02676">LowerCall()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02378">LowerCallResult()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02027">LowerFormalArguments()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l04035">LowerOperation()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02269">LowerReturn()</a>, <a class="el" href="AMDGPU_8h_source.html#l00269">AMDGPUAS::MAX_AMDGPU_ADDRESS</a>, <a class="el" href="ValueTracking_8cpp_source.html#l00080">MaxDepth</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02665">mayBeEmittedAsTailCall()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02436">passSpecialInputs()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l09983">PerformDAGCombine()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10343">PostISelFolding()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l04271">ReplaceNodeResults()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l11047">requiresUniformRegister()</a>, <a class="el" href="AliasAnalysis_8cpp_source.html#l00774">Results</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01377">shouldConvertConstantLoadToIntImm()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10961">shouldExpandAtomicRMWInIR()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03990">splitBinaryVectorOp()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03036">splitKillBlock()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l04011">splitTernaryVectorOp()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03970">splitUnaryVectorOp()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01983">supportSplitCSR()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l10520">wrapAddr64Rsrc()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l07692">getSPDenormModeValue()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01341">isNoopAddrSpaceCast()</a>, and <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01779">llvm::AMDGPULegalizerInfo::legalizeAtomicCmpXChg()</a>.</p>

</div>
</div>
<a id="a649afc520bae67da4a40269e83073bd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a649afc520bae67da4a40269e83073bd9">&#9670;&nbsp;</a></span>isFMADLegalForFAddFSub()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SITargetLowering::isFMADLegalForFAddFSub </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the FADD or FSUB node passed could legally be combined with an fmul to form an <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2415bea72c995bb9cf9f85bbbf90bcd7" title="FMAD - Perform a * b + c, while getting the same result as the separately rounded operations...">ISD::FMAD</a>. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a3c6044e3bfc481dfe1c4a2c45724d155">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l03949">3949</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f32</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l00098">hasFP32Denormals()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l00103">hasFP64FP16Denormals()</a>, and <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00565">llvm::GCNSubtarget::hasMadF16()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>.</p>

</div>
</div>
<a id="a09d003869fdbb4295da2fe546c17a9ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09d003869fdbb4295da2fe546c17a9ab">&#9670;&nbsp;</a></span>isFMAFasterThanFMulAndFAdd()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SITargetLowering::isFMAFasterThanFMulAndFAdd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if an FMA operation is faster than a pair of fmul and fadd instructions. </p>
<p>fmuladd intrinsics will be expanded to FMAs when this method returns true, otherwise fmuladd is expanded to fmul + fadd.</p>
<p>NOTE: This may be called before legalization on types for which FMAs are not legal, but should return true if those types will eventually legalize to types that support FMAs. After legalization, it will only be called on types that support FMAs (via Legal or Custom actions) </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a01e67f27ae5f75164e2591e9024df6ec">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l03922">3922</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f64</a>, <a class="el" href="ValueTypes_8h_source.html#l00262">llvm::EVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00255">llvm::EVT::getSimpleVT()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00143">llvm::AMDGPUSubtarget::has16BitInsts()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00804">llvm::GCNSubtarget::hasDLInsts()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00491">llvm::GCNSubtarget::hasFastFMAF32()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l00098">hasFP32Denormals()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l00103">hasFP64FP16Denormals()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00265">llvm::MVT::SimpleTy</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l09212">isClampZeroToOne()</a>, and <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>.</p>

</div>
</div>
<a id="a9f70fef2f29624d157355066a70fccb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f70fef2f29624d157355066a70fccb0">&#9670;&nbsp;</a></span>isFPExtFoldable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SITargetLowering::isFPExtFoldable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>DestVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>SrcVT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if an fpext operation input to an <code>Opcode</code> operation is free (for instance, because half-precision floating-point numbers are implicitly extended to float-precision) for an FMA instruction. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a58ed954e5eaff1b63e086855f2183b38">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l00780">780</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00356">llvm::ISD::FMA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00360">llvm::ISD::FMAD</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="ValueTypes_8h_source.html#l00262">llvm::EVT::getScalarType()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00541">llvm::GCNSubtarget::hasFmaMixInsts()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l00098">hasFP32Denormals()</a>, and <a class="el" href="AMDGPUSubtarget_8h_source.html#l00147">llvm::AMDGPUSubtarget::hasMadMixInsts()</a>.</p>

</div>
</div>
<a id="acef45b06cdaf4ceb36c30d6de6e0ad16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acef45b06cdaf4ceb36c30d6de6e0ad16">&#9670;&nbsp;</a></span>isFreeAddrSpaceCast()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SITargetLowering::isFreeAddrSpaceCast </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcAS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DestAS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if a cast from SrcAS to DestAS is "cheap", such that e.g. </p>
<p>we are happy to sink it into basic blocks. A cast may be free, but not necessarily a no-op. e.g. a free truncate from a 64-bit to 32-bit pointer. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a7c0478fa6e9234f08f481a9d6ab73767">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l01353">1353</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPU_8h_source.html#l00271">AMDGPUAS::FLAT_ADDRESS</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l01341">isNoopAddrSpaceCast()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>.</p>

</div>
</div>
<a id="a9cda63f2c6c5963fb7d30f17c31449b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cda63f2c6c5963fb7d30f17c31449b2">&#9670;&nbsp;</a></span>isKnownNeverNaNForTargetNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SITargetLowering::isKnownNeverNaNForTargetNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>SNaN</em> = <code><a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a></code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Depth</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If <code>SNaN</code> is false,. </p>
<dl class="section return"><dt>Returns</dt><dd>true if <code>Op</code> is known to never be any NaN. If <code>sNaN</code> is true, returns if <code>Op</code> is known to never be a signaling NaN. </dd></dl>

<p>Reimplemented from <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#acd6d3300fd7843329d88c1a1790ab0d7">llvm::AMDGPUTargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l10943">10943</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUISelLowering_8h_source.html#l00364">llvm::AMDGPUISD::CLAMP</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00676">llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp</a>, <a class="el" href="MachineFunction_8h_source.html#l00567">llvm::MachineFunction::getInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="AMDGPUMachineFunction_8h_source.html#l00060">llvm::AMDGPUMachineFunction::getMode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="CSEInfo_8cpp_source.html#l00025">Info</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04076">llvm::SelectionDAG::isKnownNeverNaN()</a>, and <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l04610">llvm::AMDGPUTargetLowering::isKnownNeverNaNForTargetNode()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>.</p>

</div>
</div>
<a id="a6d3e878a08fe1d62c3aad96a158d1a94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d3e878a08fe1d62c3aad96a158d1a94">&#9670;&nbsp;</a></span>isLegalAddressingMode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SITargetLowering::isLegalAddressingMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html">AddrMode</a> &amp;&#160;</td>
          <td class="paramname"><em>AM</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Type.html">Type</a> *&#160;</td>
          <td class="paramname"><em>Ty</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>AS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Instruction.html">Instruction</a> *&#160;</td>
          <td class="paramname"><em>I</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the addressing mode represented by AM is legal for this target, for a load/store of the specified type. </p>
<p>isLegalAddressingMode - Return true if the addressing mode represented by AM is legal for this target, for a load/store of the specified type.</p>
<p>The type may be VoidTy, in which case only return true if the addressing mode is legal for a load/store of any legal type. TODO: Handle pre/postinc as well.</p>
<p>If the address space cannot be determined, it will be -1.</p>
<p>TODO: Remove default argument </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#afa3aef362a1dcff57193d4e6a54f7044">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l01153">1153</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetLowering_8h_source.html#l02168">llvm::TargetLoweringBase::AddrMode::BaseGV</a>, <a class="el" href="TargetLowering_8h_source.html#l02169">llvm::TargetLoweringBase::AddrMode::BaseOffs</a>, <a class="el" href="AMDGPU_8h_source.html#l00281">AMDGPUAS::BUFFER_FAT_POINTER</a>, <a class="el" href="AMDGPU_8h_source.html#l00275">AMDGPUAS::CONSTANT_ADDRESS</a>, <a class="el" href="AMDGPU_8h_source.html#l00279">AMDGPUAS::CONSTANT_ADDRESS_32BIT</a>, <a class="el" href="AMDGPU_8h_source.html#l00271">AMDGPUAS::FLAT_ADDRESS</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00452">llvm::GCNSubtarget::getGeneration()</a>, <a class="el" href="DataLayout_8h_source.html#l00454">llvm::DataLayout::getTypeStoreSize()</a>, <a class="el" href="AMDGPU_8h_source.html#l00272">AMDGPUAS::GLOBAL_ADDRESS</a>, <a class="el" href="TargetLowering_8h_source.html#l02170">llvm::TargetLoweringBase::AddrMode::HasBaseReg</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01095">isLegalGlobalAddressingMode()</a>, <a class="el" href="Type_8h_source.html#l00265">llvm::Type::isSized()</a>, <a class="el" href="MathExtras_8h_source.html#l00382">llvm::isUInt&lt; 16 &gt;()</a>, <a class="el" href="MathExtras_8h_source.html#l00385">llvm::isUInt&lt; 32 &gt;()</a>, <a class="el" href="MathExtras_8h_source.html#l00379">llvm::isUInt&lt; 8 &gt;()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="AMDGPU_8h_source.html#l00276">AMDGPUAS::LOCAL_ADDRESS</a>, <a class="el" href="AMDGPU_8h_source.html#l00277">AMDGPUAS::PRIVATE_ADDRESS</a>, <a class="el" href="AMDGPU_8h_source.html#l00273">AMDGPUAS::REGION_ADDRESS</a>, <a class="el" href="TargetLowering_8h_source.html#l02171">llvm::TargetLoweringBase::AddrMode::Scale</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00056">llvm::AMDGPUSubtarget::SEA_ISLANDS</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00055">llvm::AMDGPUSubtarget::SOUTHERN_ISLANDS</a>, <a class="el" href="AMDGPU_8h_source.html#l00312">AMDGPUAS::UNKNOWN_ADDRESS_SPACE</a>, and <a class="el" href="AMDGPUSubtarget_8h_source.html#l00057">llvm::AMDGPUSubtarget::VOLCANIC_ISLANDS</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l07692">getSPDenormModeValue()</a>.</p>

</div>
</div>
<a id="a59cbd71d104e6dd12907e781dfe51b33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59cbd71d104e6dd12907e781dfe51b33">&#9670;&nbsp;</a></span>isLegalGlobalAddressingMode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SITargetLowering::isLegalGlobalAddressingMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html">AddrMode</a> &amp;&#160;</td>
          <td class="paramname"><em>AM</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l01095">1095</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetLowering_8h_source.html#l02169">llvm::TargetLoweringBase::AddrMode::BaseOffs</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00409">llvm::GCNSubtarget::getInstrInfo()</a>, <a class="el" href="AMDGPU_8h_source.html#l00272">AMDGPUAS::GLOBAL_ADDRESS</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00499">llvm::GCNSubtarget::hasAddr64()</a>, <a class="el" href="TargetLowering_8h_source.html#l02170">llvm::TargetLoweringBase::AddrMode::HasBaseReg</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00715">llvm::GCNSubtarget::hasFlatGlobalInsts()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06296">llvm::SIInstrInfo::isLegalFLATOffset()</a>, <a class="el" href="TargetLowering_8h_source.html#l02171">llvm::TargetLoweringBase::AddrMode::Scale</a>, and <a class="el" href="AMDGPUSubtarget_8h_source.html#l00643">llvm::GCNSubtarget::useFlatForGlobal()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SILoadStoreOptimizer_8cpp_source.html#l00696">getBufferFormatWithCompCount()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l01153">isLegalAddressingMode()</a>.</p>

</div>
</div>
<a id="a934e0e0b94737441bea75fc4babf0021"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a934e0e0b94737441bea75fc4babf0021">&#9670;&nbsp;</a></span>isMemOpHasNoClobberedMemOperand()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SITargetLowering::isMemOpHasNoClobberedMemOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l01346">1346</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l01367">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="IR_2Instruction_8h_source.html#l00244">llvm::Instruction::getMetadata()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00200">llvm::MachineMemOperand::getValue()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l07254">getLoadExtOrTrunc()</a>.</p>

</div>
</div>
<a id="a6efe4a90557fd6f23f2dd8e91b5523c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6efe4a90557fd6f23f2dd8e91b5523c8">&#9670;&nbsp;</a></span>isMemOpUniform()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SITargetLowering::isMemOpUniform </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l01363">1363</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l01367">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00032">llvm::AMDGPUInstrInfo::isUniformMMO()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

</div>
</div>
<a id="a275ffcfbf04498d9520302bc6968d3df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a275ffcfbf04498d9520302bc6968d3df">&#9670;&nbsp;</a></span>isNoopAddrSpaceCast()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SITargetLowering::isNoopAddrSpaceCast </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcAS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DestAS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if a cast between SrcAS and DestAS is a noop. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#adfda48bb05a4777ae333a00090055c8c">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l01341">1341</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01353">isFreeAddrSpaceCast()</a>, and <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01250">llvm::AMDGPULegalizerInfo::legalizeAddrSpaceCast()</a>.</p>

</div>
</div>
<a id="a0009b65fffe67f99ae742be1f7aaa6fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0009b65fffe67f99ae742be1f7aaa6fa">&#9670;&nbsp;</a></span>isOffsetFoldingLegal()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SITargetLowering::isOffsetFoldingLegal </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *&#160;</td>
          <td class="paramname"><em>GA</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if folding a constant offset with the given GlobalAddress is legal. </p>
<p>It is frequently not legal in PIC relocation models. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#ac2ae48be42971dba7cc418da96444f1c">llvm::TargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l05029">5029</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPU_8h_source.html#l00275">AMDGPUAS::CONSTANT_ADDRESS</a>, <a class="el" href="AMDGPU_8h_source.html#l00279">AMDGPUAS::CONSTANT_ADDRESS_32BIT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09493">llvm::GlobalAddressSDNode::getAddressSpace()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01725">llvm::GlobalAddressSDNode::getGlobal()</a>, <a class="el" href="AMDGPU_8h_source.html#l00272">AMDGPUAS::GLOBAL_ADDRESS</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l04439">shouldEmitGOTReloc()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>.</p>

</div>
</div>
<a id="a0d1b20e0ebb696707b4a0d8e0a0aefae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d1b20e0ebb696707b4a0d8e0a0aefae">&#9670;&nbsp;</a></span>isSDNodeSourceOfDivergence()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SITargetLowering::isSDNodeSourceOfDivergence </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1FunctionLoweringInfo.html">FunctionLoweringInfo</a> *&#160;</td>
          <td class="paramname"><em>FLI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LegacyDivergenceAnalysis.html">LegacyDivergenceAnalysis</a> *&#160;</td>
          <td class="paramname"><em>DA</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a9bf34c34a83532fc0df7f687ae3d5591">llvm::TargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l10875">10875</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00775">llvm::ISD::CALLSEQ_END</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00176">llvm::ISD::CopyFromReg</a>, <a class="el" href="FunctionLoweringInfo_8h_source.html#l00070">llvm::FunctionLoweringInfo::DemoteRegister</a>, <a class="el" href="AMDGPU_8h_source.html#l00271">AMDGPUAS::FLAT_ADDRESS</a>, <a class="el" href="FunctionLoweringInfo_8h_source.html#l00055">llvm::FunctionLoweringInfo::Fn</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01374">llvm::MemSDNode::getAddressSpace()</a>, <a class="el" href="Function_8h_source.html#l00212">llvm::Function::getCallingConv()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00409">llvm::GCNSubtarget::getInstrInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02049">llvm::RegisterSDNode::getReg()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00173">llvm::SIInstrInfo::getRegisterInfo()</a>, <a class="el" href="FunctionLoweringInfo_8cpp_source.html#l00537">llvm::FunctionLoweringInfo::getValueFromVirtualReg()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00160">llvm::ISD::INTRINSIC_W_CHAIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00152">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10863">isCopyFromRegOfInlineAsm()</a>, <a class="el" href="LegacyDivergenceAnalysis_8cpp_source.html#l00359">llvm::LegacyDivergenceAnalysis::isDivergent()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00904">llvm::AMDGPU::isEntryFunctionCC()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01339">llvm::AMDGPU::isIntrinsicSourceOfDivergence()</a>, <a class="el" href="Register_8h_source.html#l00063">llvm::Register::isPhysicalRegister()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00138">llvm::SIRegisterInfo::isSGPRReg()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00672">llvm::ISD::LOAD</a>, <a class="el" href="FunctionLoweringInfo_8h_source.html#l00056">llvm::FunctionLoweringInfo::MF</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AMDGPU_8h_source.html#l00277">AMDGPUAS::PRIVATE_ADDRESS</a>, <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">llvm::ARM_MB::ST</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>.</p>

</div>
</div>
<a id="a648ed5c911362027600889278b0525aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a648ed5c911362027600889278b0525aa">&#9670;&nbsp;</a></span>isShuffleMaskLegal()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SITargetLowering::isShuffleMaskLegal </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Targets can use this to indicate that they only support <em>some</em> VECTOR_SHUFFLE operations, those with specific masks. </p>
<p>By default, if a target supports the VECTOR_SHUFFLE node, all mask values are assumed to be legal. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a0d6b509080e384efa570bbb54754bbd2">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l00789">789</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

</div>
</div>
<a id="a00c85693fe30c4ddff7e08b2d84ca7df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00c85693fe30c4ddff7e08b2d84ca7df">&#9670;&nbsp;</a></span>isTypeDesirableForOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SITargetLowering::isTypeDesirableForOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the target has native support for the specified value type and it is 'desirable' to use the type for the given node type. </p>
<p>e.g. On x86 i16 is legal, but undesirable since i16 instruction encodings are longer and some i16 instructions are slow. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a7c66bde62e1fbe747611b8d385ad6c9a">llvm::TargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l01383">1383</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConvLower_8h_source.html#l00039">llvm::CCValAssign::AExt</a>, <a class="el" href="MathExtras_8h_source.html#l00742">llvm::alignDown()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="AMDGPULibCalls_8cpp_source.html#l00224">Arg</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00058">llvm::ISD::AssertSext</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00058">llvm::ISD::AssertZext</a>, <a class="el" href="CallingConvLower_8h_source.html#l00046">llvm::CCValAssign::BCvt</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00625">llvm::ISD::BITCAST</a>, <a class="el" href="ValueTypes_8h_source.html#l00243">llvm::EVT::bitsLT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00115">llvm::EVT::changeTypeToInteger()</a>, <a class="el" href="AMDGPU_8h_source.html#l00275">AMDGPUAS::CONSTANT_ADDRESS</a>, <a class="el" href="MachineFrameInfo_8cpp_source.html#l00082">llvm::MachineFrameInfo::CreateFixedObject()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l04118">llvm::AMDGPUTargetLowering::CreateLiveInRegister()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01024">llvm::ISD::EXTLOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00412">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00314">llvm::AMDGPUTargetLowering::FIRST_IMPLICIT</a>, <a class="el" href="TargetCallingConv_8h_source.html#l00158">llvm::ISD::InputArg::Flags</a>, <a class="el" href="TargetCallingConv_8h_source.html#l00146">llvm::ISD::ArgFlagsTy::getByValSize()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00729">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00423">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06885">llvm::SelectionDAG::getExtLoad()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00984">llvm::MachinePointerInfo::getFixedStack()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01427">llvm::SelectionDAG::getFrameIndex()</a>, <a class="el" href="MachineFunction_8h_source.html#l00485">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l04205">llvm::AMDGPUTargetLowering::getImplicitParameterOffset()</a>, <a class="el" href="MachineFunction_8h_source.html#l00567">llvm::MachineFunction::getInfo()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00460">llvm::MachineRegisterInfo::getLiveInVirtReg()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06868">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00155">llvm::CCValAssign::getLocInfo()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00151">llvm::CCValAssign::getLocMemOffset()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00153">llvm::CCValAssign::getLocVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06652">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00866">llvm::SelectionDAG::getObjectPtrOffset()</a>, <a class="el" href="TargetLowering_8h_source.html#l00250">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00664">llvm::SIMachineFunctionInfo::getPreloadedValue()</a>, <a class="el" href="MachineFunction_8h_source.html#l00479">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="AMDGPUArgumentUsageInfo_8h_source.html#l00071">llvm::ArgDescriptor::getRegister()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01148">llvm::SelectionDAG::getSExtOrTrunc()</a>, <a class="el" href="ValueTypes_8h_source.html#l00314">llvm::EVT::getStoreSize()</a>, <a class="el" href="MachineValueType_8h_source.html#l00841">llvm::MVT::getStoreSize()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01546">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00143">llvm::CCValAssign::getValVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01154">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00143">llvm::AMDGPUSubtarget::has16BitInsts()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="CSEInfo_8cpp_source.html#l00025">Info</a>, <a class="el" href="TargetCallingConv_8h_source.html#l00080">llvm::ISD::ArgFlagsTy::isByVal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00136">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="TargetCallingConv_8h_source.html#l00071">llvm::ISD::ArgFlagsTy::isSExt()</a>, <a class="el" href="TargetLowering_8h_source.html#l03367">llvm::TargetLowering::isTypeDesirableForOp()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isVector()</a>, <a class="el" href="TargetCallingConv_8h_source.html#l00068">llvm::ISD::ArgFlagsTy::isZExt()</a>, <a class="el" href="AMDGPUArgumentUsageInfo_8h_source.html#l00103">llvm::AMDGPUFunctionArgInfo::KERNARG_SEGMENT_PTR</a>, <a class="el" href="SparcInstrInfo_8h_source.html#l00032">llvm::SPII::Load</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00672">llvm::ISD::LOAD</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00141">llvm::MachineMemOperand::MODereferenceable</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00143">llvm::MachineMemOperand::MOInvariant</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01023">llvm::ISD::NON_EXTLOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00481">llvm::ISD::SELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00504">llvm::ISD::SETCC</a>, <a class="el" href="CallingConvLower_8h_source.html#l00037">llvm::CCValAssign::SExt</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01025">llvm::ISD::SEXTLOAD</a>, <a class="el" href="NVPTXISelLowering_8cpp_source.html#l04572">Signed</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00672">llvm::ISD::STORE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::XOR</a>, <a class="el" href="CallingConvLower_8h_source.html#l00038">llvm::CCValAssign::ZExt</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01026">llvm::ISD::ZEXTLOAD</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>.</p>

</div>
</div>
<a id="a203e9048ad3087cf61713d0d307a246c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a203e9048ad3087cf61713d0d307a246c">&#9670;&nbsp;</a></span>legalizeTargetIndependentNode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> * SITargetLowering::legalizeTargetIndependentNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Node</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Legalize target independent instructions (e.g. </p>
<p>INSERT_SUBREG) with frame index operands. LLVM assumes that inputs are to these instructions are registers. </p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l10297">10297</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00171">llvm::ISD::CopyToReg</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00158">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00703">llvm::SelectionDAG::getCopyToReg()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00973">llvm::SDNode::getGluedNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07964">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00925">llvm::SDNode::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00998">llvm::SDNode::getNumValues()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02049">llvm::RegisterSDNode::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00479">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01790">llvm::SelectionDAG::getRegister()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10287">isFrameIndexOp()</a>, <a class="el" href="Register_8h_source.html#l00063">llvm::Register::isPhysicalRegister()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00746">llvm::SelectionDAG::RemoveDeadNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08301">llvm::SelectionDAG::ReplaceAllUsesWith()</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l07616">llvm::SelectionDAG::UpdateNodeOperands()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10343">PostISelFolding()</a>, and <a class="el" href="AMDGPUISelDAGToDAG_8cpp_source.html#l00658">selectSGPRVectorRegClassID()</a>.</p>

</div>
</div>
<a id="a19163d10ff2d0dcede586ea892c7c920"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19163d10ff2d0dcede586ea892c7c920">&#9670;&nbsp;</a></span>LowerCall()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::LowerCall </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html">CallLoweringInfo</a> &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This hook must be implemented to lower calls into the specified DAG. </p>
<p>The outgoing arguments to the call are described by the Outs array, and the values to be returned by the call are described by the Ins array. The implementation should fill in the InVals array with legal-type return values from the call, and return the resulting token chain value. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a87233ac3dee7d1baf830dc37268e179d">llvm::AMDGPUTargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l02676">2676</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01043">llvm::AMDGPUTargetLowering::addTokenForArgument()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00039">llvm::CCValAssign::AExt</a>, <a class="el" href="CallingConvLower_8cpp_source.html#l00127">llvm::CCState::AnalyzeCallOperands()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00532">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="AMDGPULibCalls_8cpp_source.html#l00224">Arg</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00046">llvm::CCValAssign::BCvt</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00625">llvm::ISD::BITCAST</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00341">llvm::AMDGPUISD::CALL</a>, <a class="el" href="TargetLowering_8h_source.html#l03468">llvm::TargetLowering::CallLoweringInfo::CallConv</a>, <a class="el" href="AMDGPULibCalls_8cpp_source.html#l00224">Callee</a>, <a class="el" href="TargetLowering_8h_source.html#l03469">llvm::TargetLowering::CallLoweringInfo::Callee</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01033">llvm::AMDGPUTargetLowering::CCAssignFnForCall()</a>, <a class="el" href="TargetLowering_8h_source.html#l03449">llvm::TargetLowering::CallLoweringInfo::Chain</a>, <a class="el" href="Alignment_8h_source.html#l00215">llvm::commonAlignment()</a>, <a class="el" href="MachineFrameInfo_8cpp_source.html#l00082">llvm::MachineFrameInfo::CreateFixedObject()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l04118">llvm::AMDGPUTargetLowering::CreateLiveInRegister()</a>, <a class="el" href="TargetLowering_8h_source.html#l03473">llvm::TargetLowering::CallLoweringInfo::CS</a>, <a class="el" href="TargetLowering_8h_source.html#l03471">llvm::TargetLowering::CallLoweringInfo::DAG</a>, <a class="el" href="TargetLowering_8h_source.html#l03472">llvm::TargetLowering::CallLoweringInfo::DL</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="SmallVector_8h_source.html#l00641">llvm::SmallVectorImpl&lt; T &gt;::emplace_back()</a>, <a class="el" href="SmallVector_8h_source.html#l00055">llvm::SmallVectorBase::empty()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00610">llvm::ISD::FP_EXTEND</a>, <a class="el" href="CallingConvLower_8h_source.html#l00051">llvm::CCValAssign::FPExt</a>, <a class="el" href="CallingConvLower_8h_source.html#l00036">llvm::CCValAssign::Full</a>, <a class="el" href="TargetCallingConv_8h_source.html#l00128">llvm::ISD::ArgFlagsTy::getByValAlign()</a>, <a class="el" href="TargetCallingConv_8h_source.html#l00146">llvm::ISD::ArgFlagsTy::getByValSize()</a>, <a class="el" href="CallSite_8h_source.html#l00111">llvm::CallSiteBase&lt; FunTy, BBTy, ValTy, UserTy, UseTy, InstrTy, CallTy, InvokeTy, CallBrTy, IterTy &gt;::getCalledFunction()</a>, <a class="el" href="Function_8h_source.html#l00212">llvm::Function::getCallingConv()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00895">llvm::SelectionDAG::getCALLSEQ_END()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00883">llvm::SelectionDAG::getCALLSEQ_START()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00729">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00703">llvm::SelectionDAG::getCopyToReg()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00984">llvm::MachinePointerInfo::getFixedStack()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01427">llvm::SelectionDAG::getFrameIndex()</a>, <a class="el" href="MachineFunction_8h_source.html#l00485">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00456">llvm::MachineFunction::getFunction()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01725">llvm::GlobalAddressSDNode::getGlobal()</a>, <a class="el" href="MachineFunction_8h_source.html#l00567">llvm::MachineFunction::getInfo()</a>, <a class="el" href="CallSite_8h_source.html#l00096">llvm::CallSiteBase&lt; FunTy, BBTy, ValTy, UserTy, UseTy, InstrTy, CallTy, InvokeTy, CallBrTy, IterTy &gt;::getInstruction()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00155">llvm::CCValAssign::getLocInfo()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00151">llvm::CCValAssign::getLocMemOffset()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00150">llvm::CCValAssign::getLocReg()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00153">llvm::CCValAssign::getLocVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06258">llvm::SelectionDAG::getMemcpy()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00272">llvm::CCState::getNextStackOffset()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01790">llvm::SelectionDAG::getRegister()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00421">llvm::GCNSubtarget::getRegisterInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01805">llvm::SelectionDAG::getRegisterMask()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01759">llvm::SIRegisterInfo::getReturnAddressReg()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00699">llvm::SIMachineFunctionInfo::getScratchRSrcReg()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00997">llvm::MachinePointerInfo::getStack()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00880">llvm::GCNSubtarget::getStackAlignment()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06919">llvm::SelectionDAG::getStore()</a>, <a class="el" href="MachineValueType_8h_source.html#l00841">llvm::MVT::getStoreSize()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l00768">getSubtarget()</a>, <a class="el" href="MachineFunction_8h_source.html#l00465">llvm::MachineFunction::getTarget()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00650">llvm::SelectionDAG::getTargetGlobalAddress()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09727">llvm::SelectionDAG::getTokenFactor()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00143">llvm::CCValAssign::getValVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07526">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00212">llvm::MVT::Glue</a>, <a class="el" href="TargetOptions_8h_source.html#l00184">llvm::TargetOptions::GuaranteedTailCallOpt</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="CSEInfo_8cpp_source.html#l00025">Info</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00159">llvm::MipsISD::Ins</a>, <a class="el" href="TargetLowering_8h_source.html#l03476">llvm::TargetLowering::CallLoweringInfo::Ins</a>, <a class="el" href="TargetCallingConv_8h_source.html#l00080">llvm::ISD::ArgFlagsTy::isByVal()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02594">isEligibleForTailCallOptimization()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00146">llvm::CCValAssign::isMemLoc()</a>, <a class="el" href="CallSite_8h_source.html#l00279">llvm::CallSiteBase&lt; FunTy, BBTy, ValTy, UserTy, UseTy, InstrTy, CallTy, InvokeTy, CallBrTy, IterTy &gt;::isMustTailCall()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08811">llvm::isNullConstant()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00145">llvm::CCValAssign::isRegLoc()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00885">llvm::AMDGPU::isShader()</a>, <a class="el" href="TargetLowering_8h_source.html#l03462">llvm::TargetLowering::CallLoweringInfo::IsTailCall</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="TargetLowering_8h_source.html#l03453">llvm::TargetLowering::CallLoweringInfo::IsVarArg</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02378">LowerCallResult()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01079">llvm::AMDGPUTargetLowering::lowerUnhandledCall()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00103">llvm::TargetMachine::Options</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="TargetLowering_8h_source.html#l03474">llvm::TargetLowering::CallLoweringInfo::Outs</a>, <a class="el" href="TargetLowering_8h_source.html#l03475">llvm::TargetLowering::CallLoweringInfo::OutVals</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02436">passSpecialInputs()</a>, <a class="el" href="AMDGPU_8h_source.html#l00277">AMDGPUAS::PRIVATE_ADDRESS</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00140">llvm::report_fatal_error()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00608">llvm::MachineFrameInfo::setHasTailCall()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00037">llvm::CCValAssign::SExt</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00526">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="SparcInstrInfo_8h_source.html#l00033">llvm::SPII::Store</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00342">llvm::AMDGPUISD::TC_RETURN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00051">llvm::ISD::TokenFactor</a>, <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>, <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>, and <a class="el" href="CallingConvLower_8h_source.html#l00038">llvm::CCValAssign::ZExt</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>.</p>

</div>
</div>
<a id="a0a25ae4ea692ba36dd37aa3e6db06245"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a25ae4ea692ba36dd37aa3e6db06245">&#9670;&nbsp;</a></span>LowerCallResult()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::LowerCallResult </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Chain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>InFlag</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CallConv</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isVarArg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1InputArg.html">ISD::InputArg</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Ins</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>InVals</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isThisReturn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>ThisVal</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l02378">2378</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConvLower_8h_source.html#l00039">llvm::CCValAssign::AExt</a>, <a class="el" href="CallingConvLower_8cpp_source.html#l00163">llvm::CCState::AnalyzeCallResult()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00058">llvm::ISD::AssertSext</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00058">llvm::ISD::AssertZext</a>, <a class="el" href="CallingConvLower_8h_source.html#l00046">llvm::CCValAssign::BCvt</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00625">llvm::ISD::BITCAST</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01038">llvm::AMDGPUTargetLowering::CCAssignFnForReturn()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00036">llvm::CCValAssign::Full</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00729">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00155">llvm::CCValAssign::getLocInfo()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00150">llvm::CCValAssign::getLocReg()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00153">llvm::CCValAssign::getLocVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01546">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00143">llvm::CCValAssign::getValVT()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00146">llvm::CCValAssign::isMemLoc()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00145">llvm::CCValAssign::isRegLoc()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00140">llvm::report_fatal_error()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00037">llvm::CCValAssign::SExt</a>, <a class="el" href="SmallVector_8h_source.html#l00052">llvm::SmallVectorBase::size()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, and <a class="el" href="CallingConvLower_8h_source.html#l00038">llvm::CCValAssign::ZExt</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l02676">LowerCall()</a>.</p>

</div>
</div>
<a id="a9854eddb8a07891be9aa4af0da56f198"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9854eddb8a07891be9aa4af0da56f198">&#9670;&nbsp;</a></span>LowerFormalArguments()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::LowerFormalArguments </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1InputArg.html">ISD::InputArg</a> &gt; &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This hook must be implemented to lower the incoming (formal) arguments, described by the Ins array, into the specified DAG. </p>
<p>The implementation should fill in the InVals array with legal-type argument values, and return the resulting token chain value. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#ab0296381d01e49bf5c4cbe0f3dc07187">llvm::TargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l02027">2027</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8cpp_source.html#l00611">llvm::MachineFunction::addLiveIn()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00039">llvm::CCValAssign::AExt</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01767">allocateHSAUserSGPRs()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00354">llvm::CCState::AllocateReg()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01623">allocateSpecialEntryInputVGPRs()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01730">allocateSpecialInputSGPRs()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01709">allocateSpecialInputVGPRs()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01822">allocateSystemSGPRs()</a>, <a class="el" href="CallingConv_8h_source.html#l00205">llvm::CallingConv::AMDGPU_PS</a>, <a class="el" href="CallingConvLower_8cpp_source.html#l00086">llvm::CCState::AnalyzeFormalArguments()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l00905">llvm::AMDGPUTargetLowering::analyzeFormalArgumentsCompute()</a>, <a class="el" href="SmallVector_8h_source.html#l00387">llvm::SmallVectorImpl&lt; T &gt;::append()</a>, <a class="el" href="AMDGPULibCalls_8cpp_source.html#l00224">Arg</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00058">llvm::ISD::AssertSext</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00058">llvm::ISD::AssertZext</a>, <a class="el" href="CallingConvLower_8h_source.html#l00046">llvm::CCValAssign::BCvt</a>, <a class="el" href="SmallVector_8h_source.html#l00127">llvm::SmallVectorTemplateCommon&lt; T &gt;::begin()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00625">llvm::ISD::BITCAST</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01033">llvm::AMDGPUTargetLowering::CCAssignFnForCall()</a>, <a class="el" href="MathExtras_8h_source.html#l00156">llvm::countTrailingZeros()</a>, <a class="el" href="LLVMContext_8cpp_source.html#l00215">llvm::LLVMContext::diagnose()</a>, <a class="el" href="Casting_8h_source.html#l00332">llvm::dyn_cast()</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="SmallVector_8h_source.html#l00055">llvm::SmallVectorBase::empty()</a>, <a class="el" href="SmallVector_8h_source.html#l00129">llvm::SmallVectorTemplateCommon&lt; T &gt;::end()</a>, <a class="el" href="TargetCallingConv_8h_source.html#l00158">llvm::ISD::InputArg::Flags</a>, <a class="el" href="CallingConvLower_8h_source.html#l00036">llvm::CCValAssign::Full</a>, <a class="el" href="PassAnalysisSupport_8h_source.html#l00220">llvm::Pass::getAnalysis()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00655">llvm::SIMachineFunctionInfo::getArgInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00729">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01134">llvm::SDLoc::getDebugLoc()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00712">llvm::SIMachineFunctionInfo::getFrameOffsetReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00456">llvm::MachineFunction::getFunction()</a>, <a class="el" href="Function_8h_source.html#l00163">llvm::Function::getFunctionType()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00452">llvm::GCNSubtarget::getGeneration()</a>, <a class="el" href="MachineFunction_8h_source.html#l00567">llvm::MachineFunction::getInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00064">llvm::EVT::getIntegerVT()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00461">llvm::GCNSubtarget::getKnownHighZeroBitsForFrameIndex()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00155">llvm::CCValAssign::getLocInfo()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00151">llvm::CCValAssign::getLocMemOffset()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00150">llvm::CCValAssign::getLocReg()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00153">llvm::CCValAssign::getLocVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00272">llvm::CCState::getNextStackOffset()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="TargetCallingConv_8h_source.html#l00185">llvm::ISD::InputArg::getOrigArgIndex()</a>, <a class="el" href="DerivedTypes_8h_source.html#l00140">llvm::FunctionType::getParamType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00421">llvm::SelectionDAG::getPass()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00795">llvm::SIMachineFunctionInfo::getPSInputAddr()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00799">llvm::SIMachineFunctionInfo::getPSInputEnable()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00421">llvm::GCNSubtarget::getRegisterInfo()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00699">llvm::SIMachineFunctionInfo::getScratchRSrcReg()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00708">llvm::SIMachineFunctionInfo::getScratchWaveOffsetReg()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l00768">getSubtarget()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01546">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00143">llvm::CCValAssign::getValVT()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00595">llvm::SIMachineFunctionInfo::hasDispatchPtr()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00611">llvm::SIMachineFunctionInfo::hasFlatScratchInit()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00603">llvm::SIMachineFunctionInfo::hasKernargSegmentPtr()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00615">llvm::SIMachineFunctionInfo::hasWorkGroupIDX()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00619">llvm::SIMachineFunctionInfo::hasWorkGroupIDY()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00623">llvm::SIMachineFunctionInfo::hasWorkGroupIDZ()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00627">llvm::SIMachineFunctionInfo::hasWorkGroupInfo()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00635">llvm::SIMachineFunctionInfo::hasWorkItemIDX()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00639">llvm::SIMachineFunctionInfo::hasWorkItemIDY()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00643">llvm::SIMachineFunctionInfo::hasWorkItemIDZ()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="CSEInfo_8cpp_source.html#l00025">Info</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00123">llvm::AMDGPUSubtarget::isAmdHsaOS()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00127">llvm::AMDGPUSubtarget::isAmdPalOS()</a>, <a class="el" href="TargetCallingConv_8h_source.html#l00080">llvm::ISD::ArgFlagsTy::isByVal()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00904">llvm::AMDGPU::isEntryFunctionCC()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00541">llvm::AMDGPU::isKernel()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00146">llvm::CCValAssign::isMemLoc()</a>, <a class="el" href="TargetCallingConv_8h_source.html#l00181">llvm::ISD::InputArg::isOrigArg()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00803">llvm::SIMachineFunctionInfo::isPSInputAllocated()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00145">llvm::CCValAssign::isRegLoc()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00885">llvm::AMDGPU::isShader()</a>, <a class="el" href="TargetCallingConv_8h_source.html#l00077">llvm::ISD::ArgFlagsTy::isSRet()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="AMDGPU_8h_source.html#l00276">AMDGPUAS::LOCAL_ADDRESS</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00807">llvm::SIMachineFunctionInfo::markPSInputAllocated()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00811">llvm::SIMachineFunctionInfo::markPSInputEnabled()</a>, <a class="el" href="MathExtras_8h_source.html#l00661">llvm::MinAlign()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01573">processShaderInputArgs()</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>, <a class="el" href="AMDGPU_8h_source.html#l00273">AMDGPUAS::REGION_ADDRESS</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00529">llvm::SIMachineFunctionInfo::setBytesInStackArgArea()</a>, <a class="el" href="AMDGPUArgumentUsageInfo_8h_source.html#l00174">llvm::AMDGPUArgumentUsageInfo::setFuncArgInfo()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00037">llvm::CCValAssign::SExt</a>, <a class="el" href="SmallVector_8h_source.html#l00052">llvm::SmallVectorBase::size()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00055">llvm::AMDGPUSubtarget::SOUTHERN_ISLANDS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00051">llvm::ISD::TokenFactor</a>, <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, <a class="el" href="TargetCallingConv_8h_source.html#l00159">llvm::ISD::InputArg::VT</a>, <a class="el" href="MathExtras_8h_source.html#l00046">llvm::ZB_Undefined</a>, and <a class="el" href="CallingConvLower_8h_source.html#l00038">llvm::CCValAssign::ZExt</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>.</p>

</div>
</div>
<a id="aae668edf01c895691c170a07a7a15a6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae668edf01c895691c170a07a7a15a6b">&#9670;&nbsp;</a></span>LowerOperation()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::LowerOperation </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This callback is invoked for operations that are unsupported by the target, which are registered to use 'custom' lowering, and whose defined values are all legal. </p>
<p>If the target has no operations that require custom lowering, it need not implement this. The default implementation of this aborts. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a5066c1ab86d5c2470c5fcfa215399b0d">llvm::AMDGPUTargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l04035">4035</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00629">llvm::ISD::ADDRSPACECAST</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00857">llvm::ISD::ATOMIC_CMP_SWAP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00702">llvm::ISD::BRCOND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00381">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00831">llvm::ISD::DEBUGTRAP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00640">llvm::ISD::FABS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00373">llvm::ISD::FCANONICALIZE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00640">llvm::ISD::FCOS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FDIV</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00356">llvm::ISD::FMA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00652">llvm::ISD::FMAXNUM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00658">llvm::ISD::FMAXNUM_IEEE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00652">llvm::ISD::FMINNUM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00658">llvm::ISD::FMINNUM_IEEE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FMUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00640">llvm::ISD::FNEG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00599">llvm::ISD::FP_ROUND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00640">llvm::ISD::FSIN</a>, <a class="el" href="MachineFunction_8h_source.html#l00567">llvm::MachineFunction::getInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00998">llvm::SDNode::getNumValues()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00063">llvm::ISD::GlobalAddress</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00407">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00386">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00167">llvm::ISD::INTRINSIC_VOID</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00160">llvm::ISD::INTRINSIC_W_CHAIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00152">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00672">llvm::ISD::LOAD</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01122">llvm::AMDGPUTargetLowering::LowerOperation()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00074">llvm::ISD::RETURNADDR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00481">llvm::ISD::SELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00445">llvm::ISD::SMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00445">llvm::ISD::SMIN</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03990">splitBinaryVectorOp()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l04011">splitTernaryVectorOp()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03970">splitUnaryVectorOp()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00672">llvm::ISD::STORE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00828">llvm::ISD::TRAP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00445">llvm::ISD::UMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00445">llvm::ISD::UMIN</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00421">llvm::ISD::VECTOR_SHUFFLE</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>.</p>

</div>
</div>
<a id="a4ce28f633cfe7a89369965cd9792e8fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ce28f633cfe7a89369965cd9792e8fb">&#9670;&nbsp;</a></span>LowerReturn()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::LowerReturn </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1OutputArg.html">ISD::OutputArg</a> &gt; &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This hook must be implemented to lower outgoing return values, described by the Outs array, into the specified DAG. </p>
<p>The implementation should return the resulting token chain value. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#ad768c6e8777e25ab6cba9285d2c01c87">llvm::AMDGPUTargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l02269">2269</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConvLower_8h_source.html#l00039">llvm::CCValAssign::AExt</a>, <a class="el" href="CallingConvLower_8cpp_source.html#l00114">llvm::CCState::AnalyzeReturn()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00532">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="AMDGPULibCalls_8cpp_source.html#l00224">Arg</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00046">llvm::CCValAssign::BCvt</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00625">llvm::ISD::BITCAST</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01038">llvm::AMDGPUTargetLowering::CCAssignFnForReturn()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l04118">llvm::AMDGPUTargetLowering::CreateLiveInRegister()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00158">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="SmallVector_8h_source.html#l00055">llvm::SmallVectorBase::empty()</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00351">llvm::AMDGPUISD::ENDPGM</a>, <a class="el" href="CallingConvLower_8h_source.html#l00036">llvm::CCValAssign::Full</a>, <a class="el" href="AMDGPURegisterInfo_8cpp_source.html#l00112">llvm::SIRegisterInfo::getCalleeSavedRegsViaCopy()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00703">llvm::SelectionDAG::getCopyToReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00567">llvm::MachineFunction::getInfo()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00155">llvm::CCValAssign::getLocInfo()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00150">llvm::CCValAssign::getLocReg()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00153">llvm::CCValAssign::getLocVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineFunction_8h_source.html#l00479">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01790">llvm::SelectionDAG::getRegister()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00421">llvm::GCNSubtarget::getRegisterInfo()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01759">llvm::SIRegisterInfo::getReturnAddressReg()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l00768">getSubtarget()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="CSEInfo_8cpp_source.html#l00025">Info</a>, <a class="el" href="AMDGPUMachineFunction_8h_source.html#l00064">llvm::AMDGPUMachineFunction::isEntryFunction()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00541">llvm::AMDGPU::isKernel()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00145">llvm::CCValAssign::isRegLoc()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00885">llvm::AMDGPU::isShader()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01016">llvm::AMDGPUTargetLowering::LowerReturn()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00357">llvm::AMDGPUISD::RET_FLAG</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00354">llvm::AMDGPUISD::RETURN_TO_EPILOG</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00815">llvm::SIMachineFunctionInfo::returnsVoid()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00819">llvm::SIMachineFunctionInfo::setIfReturnsVoid()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00037">llvm::CCValAssign::SExt</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00526">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="SmallVector_8h_source.html#l00052">llvm::SmallVectorBase::size()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>, and <a class="el" href="CallingConvLower_8h_source.html#l00038">llvm::CCValAssign::ZExt</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>.</p>

</div>
</div>
<a id="aac7a5fd4d172200a005d5e17839ba5d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac7a5fd4d172200a005d5e17839ba5d0">&#9670;&nbsp;</a></span>mayBeEmittedAsTailCall()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SITargetLowering::mayBeEmittedAsTailCall </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1CallInst.html">CallInst</a> *&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the target may be able emit the call instruction as a tail call. </p>
<p>This is used by optimization passes to determine if it's profitable to duplicate return instructions to enable tailcall optimization. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#ae4502810d1edc3d8931681159af36d3b">llvm::TargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l02665">2665</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Function_8h_source.html#l00212">llvm::Function::getCallingConv()</a>, <a class="el" href="IR_2Instruction_8h_source.html#l00066">llvm::Instruction::getParent()</a>, <a class="el" href="BasicBlock_8h_source.html#l00106">llvm::BasicBlock::getParent()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00904">llvm::AMDGPU::isEntryFunctionCC()</a>, and <a class="el" href="Instructions_8h_source.html#l01645">llvm::CallInst::isTailCall()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>.</p>

</div>
</div>
<a id="a718142064cb4d438b13c1519972b16a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a718142064cb4d438b13c1519972b16a3">&#9670;&nbsp;</a></span>passSpecialInputs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SITargetLowering::passSpecialInputs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html">CallLoweringInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>CLI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1CCState.html">CCState</a> &amp;&#160;</td>
          <td class="paramname"><em>CCInfo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>Info</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>RegsToPass</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>MemOpChains</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Chain</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l02436">2436</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConvLower_8h_source.html#l00426">llvm::CCState::AllocateStack()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AMDGPUArgumentUsageInfo_8h_source.html#l00055">llvm::ArgDescriptor::createArg()</a>, <a class="el" href="TargetLowering_8h_source.html#l03473">llvm::TargetLowering::CallLoweringInfo::CS</a>, <a class="el" href="TargetLowering_8h_source.html#l03471">llvm::TargetLowering::CallLoweringInfo::DAG</a>, <a class="el" href="AMDGPUArgumentUsageInfo_8h_source.html#l00104">llvm::AMDGPUFunctionArgInfo::DISPATCH_ID</a>, <a class="el" href="AMDGPUArgumentUsageInfo_8h_source.html#l00101">llvm::AMDGPUFunctionArgInfo::DISPATCH_PTR</a>, <a class="el" href="TargetLowering_8h_source.html#l03472">llvm::TargetLowering::CallLoweringInfo::DL</a>, <a class="el" href="PassAnalysisSupport_8h_source.html#l00220">llvm::Pass::getAnalysis()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00655">llvm::SIMachineFunctionInfo::getArgInfo()</a>, <a class="el" href="CallSite_8h_source.html#l00111">llvm::CallSiteBase&lt; FunTy, BBTy, ValTy, UserTy, UseTy, InstrTy, CallTy, InvokeTy, CallBrTy, IterTy &gt;::getCalledFunction()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00421">llvm::SelectionDAG::getPass()</a>, <a class="el" href="AMDGPUArgumentUsageInfo_8cpp_source.html#l00081">llvm::AMDGPUFunctionArgInfo::getPreloadedValue()</a>, <a class="el" href="AMDGPUArgumentUsageInfo_8h_source.html#l00071">llvm::ArgDescriptor::getRegister()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00421">llvm::GCNSubtarget::getRegisterInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01333">llvm::SelectionDAG::getShiftAmountConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00314">llvm::EVT::getStoreSize()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="AMDGPUArgumentUsageInfo_8h_source.html#l00111">llvm::AMDGPUFunctionArgInfo::IMPLICIT_ARG_PTR</a>, <a class="el" href="AMDGPUArgumentUsageInfo_8h_source.html#l00085">llvm::ArgDescriptor::isMasked()</a>, <a class="el" href="AMDGPUArgumentUsageInfo_8h_source.html#l00067">llvm::ArgDescriptor::isRegister()</a>, <a class="el" href="AMDGPUArgumentUsageInfo_8h_source.html#l00103">llvm::AMDGPUFunctionArgInfo::KERNARG_SEGMENT_PTR</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l04184">llvm::AMDGPUTargetLowering::loadInputValue()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="AMDGPUArgumentUsageInfo_8h_source.html#l00102">llvm::AMDGPUFunctionArgInfo::QUEUE_PTR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SHL</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l04170">llvm::AMDGPUTargetLowering::storeStackInputValue()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>, <a class="el" href="AMDGPUArgumentUsageInfo_8h_source.html#l00106">llvm::AMDGPUFunctionArgInfo::WORKGROUP_ID_X</a>, <a class="el" href="AMDGPUArgumentUsageInfo_8h_source.html#l00107">llvm::AMDGPUFunctionArgInfo::WORKGROUP_ID_Y</a>, <a class="el" href="AMDGPUArgumentUsageInfo_8h_source.html#l00108">llvm::AMDGPUFunctionArgInfo::WORKGROUP_ID_Z</a>, <a class="el" href="AMDGPUArgumentUsageInfo_8h_source.html#l00114">llvm::AMDGPUFunctionArgInfo::WORKITEM_ID_X</a>, <a class="el" href="AMDGPUArgumentUsageInfo_8h_source.html#l00115">llvm::AMDGPUFunctionArgInfo::WORKITEM_ID_Y</a>, <a class="el" href="AMDGPUArgumentUsageInfo_8h_source.html#l00116">llvm::AMDGPUFunctionArgInfo::WORKITEM_ID_Z</a>, <a class="el" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>, and <a class="el" href="namespacellvm.html#aa100a124c9d33561b0950011928aae00a21c2e59531c8710156d34a3c30ac81d5">llvm::Z</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l02676">LowerCall()</a>.</p>

</div>
</div>
<a id="a9930ac25c4e4a7ff566e6301bade01e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9930ac25c4e4a7ff566e6301bade01e7">&#9670;&nbsp;</a></span>PerformDAGCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::PerformDAGCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This method will be invoked for all target nodes and for any target-independent nodes that the target has registered with invoke it for. </p>
<p>The semantics are as follows: Return <a class="el" href="classllvm_1_1Value.html" title="LLVM Value Representation. ">Value</a>: SDValue.Val == 0 - No change was made SDValue.Val == N - N was replaced, is dead, and is already handled. otherwise - N should be replaced by the returned Operand.</p>
<p>In addition, methods provided by DAGCombinerInfo may be used to perform more complex transformations. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#ae8ade4269715b02714b67bdf1a0b9ba5">llvm::AMDGPUTargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l09983">9983</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00243">llvm::ISD::ADDCARRY</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00532">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00857">llvm::ISD::ATOMIC_CMP_SWAP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00863">llvm::ISD::ATOMIC_CMP_SWAP_WITH_SUCCESS</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00503">llvm::AMDGPUISD::ATOMIC_DEC</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00502">llvm::AMDGPUISD::ATOMIC_INC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00846">llvm::ISD::ATOMIC_LOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00872">llvm::ISD::ATOMIC_LOAD_ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00874">llvm::ISD::ATOMIC_LOAD_AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00883">llvm::ISD::ATOMIC_LOAD_FADD</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00505">llvm::AMDGPUISD::ATOMIC_LOAD_FMAX</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00504">llvm::AMDGPUISD::ATOMIC_LOAD_FMIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00880">llvm::ISD::ATOMIC_LOAD_MAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00879">llvm::ISD::ATOMIC_LOAD_MIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00878">llvm::ISD::ATOMIC_LOAD_NAND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00876">llvm::ISD::ATOMIC_LOAD_OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00873">llvm::ISD::ATOMIC_LOAD_SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00882">llvm::ISD::ATOMIC_LOAD_UMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00881">llvm::ISD::ATOMIC_LOAD_UMIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00877">llvm::ISD::ATOMIC_LOAD_XOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00850">llvm::ISD::ATOMIC_STORE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00871">llvm::ISD::ATOMIC_SWAP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00625">llvm::ISD::BITCAST</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00364">llvm::AMDGPUISD::CLAMP</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00448">llvm::AMDGPUISD::CVT_F32_UBYTE0</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00449">llvm::AMDGPUISD::CVT_F32_UBYTE1</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00450">llvm::AMDGPUISD::CVT_F32_UBYTE2</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00451">llvm::AMDGPUISD::CVT_F32_UBYTE3</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00455">llvm::AMDGPUISD::CVT_PKRTZ_F16_F32</a>, <a class="el" href="TargetLowering_8h_source.html#l03275">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00158">llvm::MipsISD::Ext</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f16</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00373">llvm::ISD::FCANONICALIZE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00356">llvm::ISD::FMA</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00381">llvm::AMDGPUISD::FMAX_LEGACY</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00652">llvm::ISD::FMAXNUM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00658">llvm::ISD::FMAXNUM_IEEE</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00390">llvm::AMDGPUISD::FMED3</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00382">llvm::AMDGPUISD::FMIN_LEGACY</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00652">llvm::ISD::FMINNUM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00658">llvm::ISD::FMINNUM_IEEE</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00413">llvm::AMDGPUISD::FP_CLASS</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00360">llvm::AMDGPUISD::FRACT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00295">llvm::ISD::FSUB</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="TargetLowering_8h_source.html#l00243">llvm::TargetLoweringBase::getTargetMachine()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00386">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="TargetLowering_8h_source.html#l03280">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00412">llvm::AMDGPUISD::LDEXP</a>, <a class="el" href="Compiler_8h_source.html#l00279">LLVM_FALLTHROUGH</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00672">llvm::ISD::LOAD</a>, <a class="el" href="CodeGen_8h_source.html#l00053">llvm::CodeGenOpt::None</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l03902">llvm::AMDGPUTargetLowering::PerformDAGCombine()</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00405">llvm::AMDGPUISD::RCP</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00409">llvm::AMDGPUISD::RCP_IFLAG</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00407">llvm::AMDGPUISD::RCP_LEGACY</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00406">llvm::AMDGPUISD::RSQ</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00411">llvm::AMDGPUISD::RSQ_CLAMP</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00408">llvm::AMDGPUISD::RSQ_LEGACY</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00429">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00504">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00547">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00539">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00445">llvm::ISD::SMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00445">llvm::ISD::SMIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00672">llvm::ISD::STORE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00243">llvm::ISD::SUBCARRY</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00540">llvm::ISD::UINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00445">llvm::ISD::UMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00445">llvm::ISD::UMIN</a>, <a class="el" href="MachineValueType_8h_source.html#l00119">llvm::MVT::v2f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00083">llvm::MVT::v2i16</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::XOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>.</p>

</div>
</div>
<a id="a00eceab7a08d0acc74a729ebd9660475"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00eceab7a08d0acc74a729ebd9660475">&#9670;&nbsp;</a></span>PostISelFolding()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> * SITargetLowering::PostISelFolding </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *&#160;</td>
          <td class="paramname"><em>Node</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Fold the instructions after selecting them. </p>
<p>Returns null if users were already updated. </p>

<p>Implements <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a41951b956c69e5d97b45c18d6fb0a08a">llvm::AMDGPUTargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l10343">10343</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUSubtarget_8h_source.html#l00409">llvm::GCNSubtarget::getInstrInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00718">llvm::SDNode::getMachineOpcode()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l00768">getSubtarget()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00489">llvm::SIInstrInfo::isGather4()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00481">llvm::SIInstrInfo::isMIMG()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10297">legalizeTargetIndependentNode()</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>.</p>

</div>
</div>
<a id="a697277613cca131c099969ca5d421041"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a697277613cca131c099969ca5d421041">&#9670;&nbsp;</a></span>ReplaceNodeResults()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SITargetLowering::ReplaceNodeResults </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This callback is invoked when a node result type is illegal for the target, and the operation was registered to use 'custom' lowering for that result type. </p>
<p>The target places new result values for the node in Results (their number and types must exactly match those of the original return values of the node), or leaves Results empty, which indicates that the node is not to be custom lowered after all.</p>
<p>If the target has no operations that require custom lowering, it need not implement this. The default implementation aborts. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#ad968ecdcaf64b24df6515220e36bdb5d">llvm::AMDGPUTargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l04271">4271</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00532">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00625">llvm::ISD::BITCAST</a>, <a class="el" href="ValueTypes_8h_source.html#l00243">llvm::EVT::bitsLT()</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00458">llvm::AMDGPUISD::CVT_PK_I16_I32</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00459">llvm::AMDGPUISD::CVT_PK_U16_U32</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00456">llvm::AMDGPUISD::CVT_PKNORM_I16_F32</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00457">llvm::AMDGPUISD::CVT_PKNORM_U16_F32</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00455">llvm::AMDGPUISD::CVT_PKRTZ_F16_F32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00640">llvm::ISD::FABS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00640">llvm::ISD::FNEG</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l00042">llvm::AMDGPUTargetLowering::getEquivalentMemType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00386">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00160">llvm::ISD::INTRINSIC_W_CHAIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00152">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="TargetLowering_8h_source.html#l00750">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00199">llvm::ISD::MERGE_VALUES</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00481">llvm::ISD::SELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00119">llvm::MVT::v2f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00083">llvm::MVT::v2i16</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>.</p>

</div>
</div>
<a id="a10799c8833054017c6ab052c8b9c1aa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10799c8833054017c6ab052c8b9c1aa2">&#9670;&nbsp;</a></span>requiresUniformRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SITargetLowering::requiresUniformRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Allows target to decide about the register class of the specific value that is live outside the defining block. </p>
<p>Returns true if the value needs uniform register class. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a060bfc244ef97a0080b1015b90d74905">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l11047">11047</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetLowering_8cpp_source.html#l04597">llvm::TargetLowering::ComputeConstraintToUse()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00258">llvm::MachineFunction::getDataLayout()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10590">getRegForInlineAsmConstraint()</a>, <a class="el" href="MachineFunction_8h_source.html#l00479">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00421">llvm::GCNSubtarget::getRegisterInfo()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l11007">hasCFUser()</a>, <a class="el" href="InlineAsm_8h_source.html#l00092">llvm::InlineAsm::isOutput</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00129">llvm::SIRegisterInfo::isSGPRClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00138">llvm::SIRegisterInfo::isSGPRReg()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="TargetLowering_8cpp_source.html#l04246">llvm::TargetLowering::ParseConstraints()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>.</p>

</div>
</div>
<a id="a5a494b64d5fe298962bb42fc2ac098f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a494b64d5fe298962bb42fc2ac098f0">&#9670;&nbsp;</a></span>shouldConvertConstantLoadToIntImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SITargetLowering::shouldConvertConstantLoadToIntImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Type.html">Type</a> *&#160;</td>
          <td class="paramname"><em>Ty</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if it is beneficial to convert a load of a constant to just the constant itself. </p>
<p>On some targets it might be more efficient to use a combination of arithmetic instructions to materialize the constant instead of loading it from a constant pool. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a2010aad920dfc8338ccc551ac6d6888e">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l01377">1377</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>.</p>

</div>
</div>
<a id="a88e01d7fa3f418c441946a2200eb12c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88e01d7fa3f418c441946a2200eb12c0">&#9670;&nbsp;</a></span>shouldEmitFixup()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SITargetLowering::shouldEmitFixup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *&#160;</td>
          <td class="paramname"><em>GV</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>True if fixup needs to be emitted for given global value <code>GV</code>, false otherwise. </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l04432">4432</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPU_8h_source.html#l00275">AMDGPUAS::CONSTANT_ADDRESS</a>, <a class="el" href="AMDGPU_8h_source.html#l00279">AMDGPUAS::CONSTANT_ADDRESS_32BIT</a>, <a class="el" href="Globals_8cpp_source.html#l00111">llvm::GlobalValue::getAddressSpace()</a>, <a class="el" href="TargetLowering_8h_source.html#l00243">llvm::TargetLoweringBase::getTargetMachine()</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00111">llvm::TargetMachine::getTargetTriple()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00561">llvm::AMDGPU::shouldEmitConstantsToTextSection()</a>, and <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00496">llvm::TT</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l05038">buildPCRelGlobalAddress()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01674">llvm::AMDGPULegalizerInfo::legalizeGlobalValue()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l04439">shouldEmitGOTReloc()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l04450">shouldEmitPCReloc()</a>.</p>

</div>
</div>
<a id="a27bb49c3656188aff4e75ebc6d4147d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27bb49c3656188aff4e75ebc6d4147d5">&#9670;&nbsp;</a></span>shouldEmitGOTReloc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SITargetLowering::shouldEmitGOTReloc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *&#160;</td>
          <td class="paramname"><em>GV</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>True if GOT relocation needs to be emitted for given global value <code>GV</code>, false otherwise. </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l04439">4439</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPU_8h_source.html#l00275">AMDGPUAS::CONSTANT_ADDRESS</a>, <a class="el" href="AMDGPU_8h_source.html#l00279">AMDGPUAS::CONSTANT_ADDRESS_32BIT</a>, <a class="el" href="Globals_8cpp_source.html#l00111">llvm::GlobalValue::getAddressSpace()</a>, <a class="el" href="GlobalValue_8h_source.html#l00575">llvm::GlobalValue::getParent()</a>, <a class="el" href="TargetLowering_8h_source.html#l00243">llvm::TargetLoweringBase::getTargetMachine()</a>, <a class="el" href="GlobalValue_8h_source.html#l00279">llvm::GlobalValue::getValueType()</a>, <a class="el" href="AMDGPU_8h_source.html#l00272">AMDGPUAS::GLOBAL_ADDRESS</a>, <a class="el" href="Type_8h_source.html#l00215">llvm::Type::isFunctionTy()</a>, <a class="el" href="TargetMachine_8cpp_source.html#l00094">llvm::TargetMachine::shouldAssumeDSOLocal()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l04432">shouldEmitFixup()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l05029">isOffsetFoldingLegal()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l04450">shouldEmitPCReloc()</a>.</p>

</div>
</div>
<a id="acf18fd06c03bc65cbbf30fe2dc9201e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf18fd06c03bc65cbbf30fe2dc9201e0">&#9670;&nbsp;</a></span>shouldEmitPCReloc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SITargetLowering::shouldEmitPCReloc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *&#160;</td>
          <td class="paramname"><em>GV</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>True if PC-relative relocation needs to be emitted for given global value <code>GV</code>, false otherwise. </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l04450">4450</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8cpp_source.html#l00611">llvm::MachineFunction::addLiveIn()</a>, <a class="el" href="DAGCombine_8h_source.html#l00018">llvm::AfterLegalizeVectorOps</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="SmallVector_8h_source.html#l00387">llvm::SmallVectorImpl&lt; T &gt;::append()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00419">llvm::AMDGPUISD::BFI</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00420">llvm::AMDGPUISD::BFM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00625">llvm::ISD::BITCAST</a>, <a class="el" href="ValueTypes_8h_source.html#l00249">llvm::EVT::bitsLE()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00687">llvm::ISD::BR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00702">llvm::ISD::BRCOND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00381">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="X86InterleavedAccess_8cpp_source.html#l00232">Concat</a>, <a class="el" href="AMDGPU_8h_source.html#l00275">AMDGPUAS::CONSTANT_ADDRESS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00171">llvm::ISD::CopyToReg</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l04118">llvm::AMDGPUTargetLowering::CreateLiveInRegister()</a>, <a class="el" href="LLVMContext_8cpp_source.html#l00215">llvm::LLVMContext::diagnose()</a>, <a class="el" href="DiagnosticInfo_8h_source.html#l00044">llvm::DS_Warning</a>, <a class="el" href="Casting_8h_source.html#l00332">llvm::dyn_cast()</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00351">llvm::AMDGPUISD::ENDPGM</a>, <a class="el" href="TargetLowering_8cpp_source.html#l06311">llvm::TargetLowering::expandFMINNUM_FMAXNUM()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f64</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l04396">findUser()</a>, <a class="el" href="AMDGPU_8h_source.html#l00271">AMDGPUAS::FLAT_ADDRESS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00610">llvm::ISD::FP_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00635">llvm::ISD::FP_TO_FP16</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00642">llvm::ISD::FTRUNC</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01142">llvm::SelectionDAG::getAnyExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00758">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01221">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01597">llvm::SDNode::getConstantOperandVal()</a>, <a class="el" href="Function_8cpp_source.html#l00223">llvm::Function::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00430">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00729">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00703">llvm::SelectionDAG::getCopyToReg()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01201">llvm::SDValue::getDebugLoc()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01134">llvm::SDLoc::getDebugLoc()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01278">llvm::AddrSpaceCastSDNode::getDestAddressSpace()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="MachineFunction_8h_source.html#l00485">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00456">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineFunction_8h_source.html#l00567">llvm::MachineFunction::getInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00899">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06868">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07964">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06652">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="AMDGPUMachineFunction_8h_source.html#l00060">llvm::AMDGPUMachineFunction::getMode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01194">llvm::SelectionDAG::getNOT()</a>, <a class="el" href="AMDGPUTargetMachine_8h_source.html#l00059">llvm::AMDGPUTargetMachine::getNullPointerValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00998">llvm::SDNode::getNumValues()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00866">llvm::SelectionDAG::getObjectPtrOffset()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00739">llvm::SIMachineFunctionInfo::getQueuePtrUserSGPR()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10993">getRegClassFor()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01790">llvm::SelectionDAG::getRegister()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00421">llvm::GCNSubtarget::getRegisterInfo()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01759">llvm::SIRegisterInfo::getReturnAddressReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00996">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00169">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00775">llvm::SelectionDAG::getSplatBuildVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01277">llvm::AddrSpaceCastSDNode::getSrcAddressSpace()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l00768">getSubtarget()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="TargetLowering_8h_source.html#l00243">llvm::TargetLoweringBase::getTargetMachine()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00565">llvm::GCNSubtarget::getTrapHandlerAbi()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00911">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07526">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00966">llvm::SDNode::getVTList()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00687">llvm::GCNSubtarget::hasApertureRegs()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="SIDefines_8h_source.html#l00325">llvm::AMDGPU::Hwreg::ID_MEM_BASES</a>, <a class="el" href="SIDefines_8h_source.html#l00337">llvm::AMDGPU::Hwreg::ID_SHIFT_</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00672">llvm::AMDGPU::SIModeRegisterDefaults::IEEE</a>, <a class="el" href="CSEInfo_8cpp_source.html#l00025">Info</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00159">llvm::MipsISD::Ins</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00386">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01328">Intr</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00167">llvm::ISD::INTRINSIC_VOID</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00160">llvm::ISD::INTRINSIC_W_CHAIN</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00726">llvm::SDNode::isDivergent()</a>, <a class="el" href="AMDGPUMachineFunction_8h_source.html#l00064">llvm::AMDGPUMachineFunction::isEntryFunction()</a>, <a class="el" href="MathExtras_8h_source.html#l00465">llvm::isPowerOf2_32()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00691">llvm::GCNSubtarget::isTrapHandlerEnabled()</a>, <a class="el" href="AMDGPU_8h_source.html#l00276">AMDGPUAS::LOCAL_ADDRESS</a>, <a class="el" href="MathExtras_8h_source.html#l00585">llvm::Log2_32()</a>, <a class="el" href="MathExtras_8h_source.html#l00661">llvm::MinAlign()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00141">llvm::MachineMemOperand::MODereferenceable</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00143">llvm::MachineMemOperand::MOInvariant</a>, <a class="el" href="SIDefines_8h_source.html#l00344">llvm::AMDGPU::Hwreg::OFFSET_SHIFT_</a>, <a class="el" href="SIDefines_8h_source.html#l00351">llvm::AMDGPU::Hwreg::OFFSET_SRC_PRIVATE_BASE</a>, <a class="el" href="SIDefines_8h_source.html#l00350">llvm::AMDGPU::Hwreg::OFFSET_SRC_SHARED_BASE</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00945">llvm::SDNode::op_begin()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00946">llvm::SDNode::op_end()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="AMDGPU_8h_source.html#l00277">AMDGPUAS::PRIVATE_ADDRESS</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08455">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08301">llvm::SelectionDAG::ReplaceAllUsesWith()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00481">llvm::ISD::SELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00504">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01072">llvm::ISD::SETNE</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00372">llvm::MachineFrameInfo::setReturnAddressIsTaken()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SHL</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l04432">shouldEmitFixup()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l04439">shouldEmitGOTReloc()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03990">splitBinaryVectorOp()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRL</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00343">llvm::AMDGPUISD::TRAP</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00260">llvm::GCNSubtarget::TrapHandlerAbiHsa</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00267">llvm::GCNSubtarget::TrapIDLLVMDebugTrap</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00266">llvm::GCNSubtarget::TrapIDLLVMTrap</a>, <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00083">llvm::MVT::v2i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00093">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00121">llvm::MVT::v4f16</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01022">llvm::SDNode::value_begin()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01023">llvm::SDNode::value_end()</a>, <a class="el" href="SIDefines_8h_source.html#l00356">llvm::AMDGPU::Hwreg::WIDTH_M1_SHIFT_</a>, <a class="el" href="SIDefines_8h_source.html#l00361">llvm::AMDGPU::Hwreg::WIDTH_M1_SRC_PRIVATE_BASE</a>, and <a class="el" href="SIDefines_8h_source.html#l00360">llvm::AMDGPU::Hwreg::WIDTH_M1_SRC_SHARED_BASE</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l05038">buildPCRelGlobalAddress()</a>, and <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01674">llvm::AMDGPULegalizerInfo::legalizeGlobalValue()</a>.</p>

</div>
</div>
<a id="a874edeab85418837bb65d4d2ec4c5d0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a874edeab85418837bb65d4d2ec4c5d0b">&#9670;&nbsp;</a></span>shouldExpandAtomicRMWInIR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">TargetLowering::AtomicExpansionKind</a> SITargetLowering::shouldExpandAtomicRMWInIR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1AtomicRMWInst.html">AtomicRMWInst</a> *&#160;</td>
          <td class="paramname"><em>RMW</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns how the IR-level AtomicExpand pass should expand the given AtomicRMW, if at all. </p>
<p>Default is to never expand. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a3ffe0b061b7394b3a331f03f991dfe8f">llvm::AMDGPUTargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l10961">10961</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84a369f472273bc816735055f13a6e6fd6c">llvm::TargetLoweringBase::CmpXChg</a>, <a class="el" href="Instructions_8h_source.html#l00747">llvm::AtomicRMWInst::FAdd</a>, <a class="el" href="Instructions_8h_source.html#l00769">llvm::AtomicRMWInst::getOperation()</a>, <a class="el" href="Instructions_8h_source.html#l00838">llvm::AtomicRMWInst::getPointerAddressSpace()</a>, <a class="el" href="Value_8h_source.html#l00246">llvm::Value::getType()</a>, <a class="el" href="AMDGPU_8h_source.html#l00272">AMDGPUAS::GLOBAL_ADDRESS</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00840">llvm::GCNSubtarget::hasAtomicFaddInsts()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00958">llvm::GCNSubtarget::hasLDSFPAtomics()</a>, <a class="el" href="Type_8h_source.html#l00147">llvm::Type::isFloatTy()</a>, <a class="el" href="Type_8h_source.html#l00144">llvm::Type::isHalfTy()</a>, <a class="el" href="AMDGPU_8h_source.html#l00276">AMDGPUAS::LOCAL_ADDRESS</a>, <a class="el" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84a6adf97f83acf6453d4a6a4b1070f3754">llvm::TargetLoweringBase::None</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l04708">llvm::AMDGPUTargetLowering::shouldExpandAtomicRMWInIR()</a>, and <a class="el" href="Value_8h_source.html#l00343">llvm::Value::use_empty()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>.</p>

</div>
</div>
<a id="ae3363282d3c0d2a20c9cef755f5ef2ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3363282d3c0d2a20c9cef755f5ef2ba">&#9670;&nbsp;</a></span>splitBinaryVectorOp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::splitBinaryVectorOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l03990">3990</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00399">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00989">llvm::SDNode::getFlags()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01687">llvm::SelectionDAG::SplitVectorOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00121">llvm::MVT::v4f16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v4i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l04035">LowerOperation()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l04450">shouldEmitPCReloc()</a>.</p>

</div>
</div>
<a id="a8b55d1aa92c4d9f17904aa2c9d7c79a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b55d1aa92c4d9f17904aa2c9d7c79a3">&#9670;&nbsp;</a></span>splitKillBlock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * SITargetLowering::splitKillBlock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>BB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l03036">3036</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineBasicBlock_8cpp_source.html#l00655">llvm::MachineBasicBlock::addSuccessor()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00216">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00402">llvm::MachineFunction::CreateMachineBasicBlock()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00218">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00150">llvm::MachineBasicBlock::getBasicBlock()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00409">llvm::GCNSubtarget::getInstrInfo()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06244">llvm::SIInstrInfo::getKillTerminatorFromPseudo()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00173">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l00768">getSubtarget()</a>, <a class="el" href="MachineFunction_8h_source.html#l00670">llvm::MachineFunction::insert()</a>, <a class="el" href="MachineInstr_8h_source.html#l01559">llvm::MachineInstr::setDesc()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00708">llvm::MachineBasicBlock::splice()</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>, and <a class="el" href="MachineBasicBlock_8cpp_source.html#l00794">llvm::MachineBasicBlock::transferSuccessorsAndUpdatePHIs()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l03586">EmitInstrWithCustomInserter()</a>, and <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>.</p>

</div>
</div>
<a id="a01001268634e40bee4795018346e91b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01001268634e40bee4795018346e91b4">&#9670;&nbsp;</a></span>splitTernaryVectorOp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::splitTernaryVectorOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l04011">4011</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00399">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00989">llvm::SDNode::getFlags()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01687">llvm::SelectionDAG::SplitVectorOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00121">llvm::MVT::v4f16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v4i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l04035">LowerOperation()</a>.</p>

</div>
</div>
<a id="a340ad7483a3a62499003a7042f47dd24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a340ad7483a3a62499003a7042f47dd24">&#9670;&nbsp;</a></span>splitUnaryVectorOp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::splitUnaryVectorOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l03970">3970</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00399">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00989">llvm::SDNode::getFlags()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07322">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00077">llvm::MipsISD::Hi</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00081">llvm::MipsISD::Lo</a>, <a class="el" href="SelectionDAG_8h_source.html#l01687">llvm::SelectionDAG::SplitVectorOperand()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00121">llvm::MVT::v4f16</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l04035">LowerOperation()</a>.</p>

</div>
</div>
<a id="abc385634c5cb053216d49b31696b2e6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc385634c5cb053216d49b31696b2e6a">&#9670;&nbsp;</a></span>supportSplitCSR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SITargetLowering::supportSplitCSR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the target supports that a subset of CSRs for the given machine function is handled explicitly via copies. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#adf63d5761e47f6e642a82cab1abda28f">llvm::TargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l01983">1983</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00567">llvm::MachineFunction::getInfo()</a>, <a class="el" href="CSEInfo_8cpp_source.html#l00025">Info</a>, and <a class="el" href="AMDGPUMachineFunction_8h_source.html#l00064">llvm::AMDGPUMachineFunction::isEntryFunction()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>.</p>

</div>
</div>
<a id="a085fd28c023f589357d388359f526de7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a085fd28c023f589357d388359f526de7">&#9670;&nbsp;</a></span>wrapAddr64Rsrc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> * SITargetLowering::wrapAddr64Rsrc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Ptr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIISelLowering_8cpp_source.html#l10520">10520</a> of file <a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIISelLowering_8cpp_source.html#l10514">buildSMovImm32()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05870">llvm::SIInstrInfo::getDefaultRsrcDataFormat()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00409">llvm::GCNSubtarget::getInstrInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07964">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l00768">getSubtarget()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>, <a class="el" href="MachineValueType_8h_source.html#l00093">llvm::MVT::v2i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8h_source.html#l00265">isFlatGlobalAddrSpace()</a>, and <a class="el" href="AMDGPUISelDAGToDAG_8cpp_source.html#l00658">selectSGPRVectorRegClassID()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>lib/Target/AMDGPU/<a class="el" href="SIISelLowering_8h_source.html">SIISelLowering.h</a></li>
<li>lib/Target/AMDGPU/<a class="el" href="SIISelLowering_8cpp_source.html">SIISelLowering.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:23:08 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
