# vsim -vopt work.top -voptargs="+acc=npr" -l alu_sub_test.log -coverage -c -do "add wave log -r /*; coverage save -onexit -directive -cvg -codeAll cov.ucdb; run -all;quit;" -wlf waveform.wlf "+UVM_TESTNAME=alu_sub_test" "+UVM_OBJECTION_TRACE" 
# Start time: 12:46:53 on Nov 05,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: sequence.sv(19): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: sequence.sv(23): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: sequence.sv(56): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: sequence.sv(60): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: sequence.sv(92): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: sequence.sv(122): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: sequence.sv(149): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: sequence.sv(180): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.intf(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.globals(fast)
# Loading work.tb_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.alu_interface_sv_unit(fast)
# Loading work.intf(fast)
# Loading work.assertions(fast)
# Loading work.ALU_DESIGN(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3015) top.sv(21): [PCDPC] - Port size (8) does not match connection size (9) for port 'OPA'. The port definition is at: design.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /top/dut File: design.sv
# ** Warning: (vsim-3015) top.sv(21): [PCDPC] - Port size (8) does not match connection size (9) for port 'OPB'. The port definition is at: design.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /top/dut File: design.sv
# ** Warning: (vsim-3015) top.sv(21): [PCDPC] - Port size (4) does not match connection size (5) for port 'CMD'. The port definition is at: design.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /top/dut File: design.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# add wave log -r /*
# (vish-4014) No objects found matching 'log'.
#  coverage save -onexit -directive -cvg -codeAll cov.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# Top
# UVM_INFO assertion.sv(27) @ 0: reporter [ALU_Assertions] time=0 ALU Assertions run started 
# UVM_INFO @ 0: reporter [RNTST] Running test alu_sub_test...
# UVM_INFO alu_sub_test.sv(15) @ 0: uvm_test_top [uvm_test_top] start of run phase
# UVM_INFO @ 0: run [OBJTN_TRC] Object uvm_test_top raised 1 objection(s): count=1  total=1
# UVM_INFO @ 0: run [OBJTN_TRC] Object uvm_top added 1 objection(s) to its total (raised from source object uvm_test_top): count=0  total=1
# UVM_INFO driver.sv(27) @ 0: uvm_test_top.env_h.agent_a_h.drv_h [uvm_test_top.env_h.agent_a_h.drv_h] start of drv run phase
# UVM_INFO sequence.sv(50) @ 0: uvm_test_top.env_h.agent_a_h.seqr_h@@sub_op_seq_h [uvm_test_top.env_h.agent_a_h.seqr_h.sub_op_seq_h] start of sub_seq run phase
# UVM_INFO driver.sv(91) @ 15: uvm_test_top.env_h.agent_a_h.drv_h [alu_driver] opa=62,opb=153,cmd=1,mode=1,cin=0,inp_valid=3
# UVM_INFO driver.sv(91) @ 25: uvm_test_top.env_h.agent_a_h.drv_h [alu_driver] opa=60,opb=22,cmd=1,mode=1,cin=0,inp_valid=3
# UVM_INFO sb.sv(116) @ 25: uvm_test_top.env_h.scoreboard_h [scoreboard] 5opa=62,opb=153,res=421,oflow=1,cmd=1,mode=1, cin=0,inp_valid=3
# UVM_ERROR sb.sv(318) @ 25: uvm_test_top.env_h.scoreboard_h [scoreboard] Fail matched expected_res=421,actual_res=0
# time=25 oflow t assertion failure
# 
# UVM_INFO driver.sv(91) @ 35: uvm_test_top.env_h.agent_a_h.drv_h [alu_driver] opa=89,opb=23,cmd=1,mode=1,cin=1,inp_valid=3
# UVM_INFO driver.sv(91) @ 45: uvm_test_top.env_h.agent_a_h.drv_h [alu_driver] opa=225,opb=189,cmd=3,mode=1,cin=0,inp_valid=3
# UVM_INFO sb.sv(116) @ 45: uvm_test_top.env_h.scoreboard_h [scoreboard] 5opa=89,opb=23,res=66,oflow=0,cmd=1,mode=1, cin=1,inp_valid=3
# UVM_ERROR sb.sv(307) @ 45: uvm_test_top.env_h.scoreboard_h [scoreboard] Fail matched expected_res=66,actual_res=421
# UVM_INFO driver.sv(91) @ 55: uvm_test_top.env_h.agent_a_h.drv_h [alu_driver] opa=13,opb=163,cmd=1,mode=1,cin=1,inp_valid=3
# UVM_INFO driver.sv(91) @ 65: uvm_test_top.env_h.agent_a_h.drv_h [alu_driver] opa=219,opb=251,cmd=3,mode=1,cin=1,inp_valid=3
# UVM_INFO sb.sv(116) @ 65: uvm_test_top.env_h.scoreboard_h [scoreboard] 5opa=13,opb=163,res=362,oflow=1,cmd=1,mode=1, cin=1,inp_valid=3
# UVM_ERROR sb.sv(307) @ 65: uvm_test_top.env_h.scoreboard_h [scoreboard] Fail matched expected_res=362,actual_res=66
# time=65 oflow t assertion failure
# 
# UVM_INFO driver.sv(91) @ 75: uvm_test_top.env_h.agent_a_h.drv_h [alu_driver] opa=53,opb=37,cmd=3,mode=1,cin=1,inp_valid=3
# time=75 oflow t assertion failure
# 
# UVM_INFO driver.sv(91) @ 85: uvm_test_top.env_h.agent_a_h.drv_h [alu_driver] opa=192,opb=64,cmd=3,mode=1,cin=1,inp_valid=3
# UVM_INFO sb.sv(130) @ 85: uvm_test_top.env_h.scoreboard_h [scoreboard] 7opa=53,opb=37,res=15,oflow=0,cmd=3,mode=1, cin=1, inp_valid=3
# UVM_ERROR sb.sv(307) @ 85: uvm_test_top.env_h.scoreboard_h [scoreboard] Fail matched expected_res=15,actual_res=362
# UVM_INFO driver.sv(91) @ 95: uvm_test_top.env_h.agent_a_h.drv_h [alu_driver] opa=47,opb=137,cmd=3,mode=1,cin=0,inp_valid=3
# UVM_INFO driver.sv(91) @ 105: uvm_test_top.env_h.agent_a_h.drv_h [alu_driver] opa=153,opb=74,cmd=1,mode=1,cin=0,inp_valid=3
# UVM_INFO sb.sv(130) @ 105: uvm_test_top.env_h.scoreboard_h [scoreboard] 7opa=47,opb=137,res=422,oflow=1,cmd=3,mode=1, cin=0, inp_valid=3
# UVM_ERROR sb.sv(307) @ 105: uvm_test_top.env_h.scoreboard_h [scoreboard] Fail matched expected_res=422,actual_res=15
# time=105 oflow t assertion failure
# 
# UVM_INFO sb.sv(116) @ 125: uvm_test_top.env_h.scoreboard_h [scoreboard] 5opa=153,opb=74,res=79,oflow=0,cmd=1,mode=1, cin=0,inp_valid=3
# UVM_ERROR sb.sv(307) @ 125: uvm_test_top.env_h.scoreboard_h [scoreboard] Fail matched expected_res=79,actual_res=422
# UVM_INFO sb.sv(116) @ 145: uvm_test_top.env_h.scoreboard_h [scoreboard] 5opa=153,opb=74,res=79,oflow=0,cmd=1,mode=1, cin=0,inp_valid=3
# UVM_INFO sb.sv(305) @ 145: uvm_test_top.env_h.scoreboard_h [scoreboard] result matched expected_res=79,actual_res=79
# UVM_INFO @ 155: run [OBJTN_TRC] Object uvm_test_top dropped 1 objection(s): count=0  total=0
# UVM_INFO alu_sub_test.sv(22) @ 155: uvm_test_top [uvm_test_top] end of run phase
# UVM_INFO @ 155: run [OBJTN_TRC] Object uvm_test_top all_dropped 1 objection(s): count=0  total=0
# UVM_INFO @ 155: run [OBJTN_TRC] Object uvm_top subtracted 1 objection(s) from its total (dropped from source object uvm_test_top): count=0  total=0
# UVM_INFO @ 155: run [OBJTN_TRC] Object uvm_top subtracted 1 objection(s) from its total (all_dropped from source object uvm_test_top): count=0  total=0
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 155: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   33
# UVM_WARNING :    0
# UVM_ERROR :    6
# UVM_FATAL :    0
# ** Report counts by id
# [ALU_Assertions]     1
# [OBJTN_TRC]     6
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [alu_driver]    10
# [scoreboard]    14
# [uvm_test_top]     2
# [uvm_test_top.env_h.agent_a_h.drv_h]     1
# [uvm_test_top.env_h.agent_a_h.seqr_h.sub_op_seq_h]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 155 ns  Iteration: 54  Instance: /top
# Saving coverage database on exit...
# End time: 12:46:56 on Nov 05,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 12
