/* Generated by Yosys 0.33 (git sha1 2584903a060) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_b4fece0932b146898c9e390a87dbe368.v:1.1-3.12" *)
module tet_and_laci(TetR, LacI, Y);
  wire _0_;
  wire _1_;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_b4fece0932b146898c9e390a87dbe368.v:1.49-1.53" *)
  input LacI;
  wire LacI;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_b4fece0932b146898c9e390a87dbe368.v:1.32-1.36" *)
  input TetR;
  wire TetR;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_b4fece0932b146898c9e390a87dbe368.v:1.67-1.68" *)
  output Y;
  wire Y;
  \$_NOT_  _2_ (
    .A(TetR),
    .Y(_0_)
  );
  \$_NOT_  _3_ (
    .A(LacI),
    .Y(_1_)
  );
  \$_NOR_  _4_ (
    .A(_0_),
    .B(_1_),
    .Y(Y)
  );
endmodule
