srcscan starts
srcscan exits with return value 0
ERI-9002)
INFO: analyzing module Detect (VERI-9002)
E:/Expertise/Computer Organization Course Design/project_int_pipeline/code/EXT.v(1): INFO: Compiling verilog file "E:/Expertise/Computer Organization Course Design/project_int_pipeline/code/ctrl_ensrcscan starts
INFO: analyzing module Counter_x (VERI-9002)
INFO: analyzing module Detect (VERI-9002)
E:/Expertise/Computer Organization Course Design/project_int_pipeline/code/EXT.v(1): INFO: Compiling verilog file "E:/Expertise/Computer Organization Course Design/project_int_pipeline/code/ctrl_encode_def.v" included at line 1. (VERI-9003)
E:/Expertise/Computer Organization Course Design/project_int_pipeline/code/EXT.v(1): INFO: back to file 'E:/Expertise/Computer Organization Course Design/project_int_pipeline/code/EXT.v' (VERI-2320)
INFO: analyzing module EXT (VERI-9002)
INFO: analyzing module Enter (VERI-9002)
INFO: analyzing module Forwarding (VERI-9002)
INFO: analyzing module GRE_array (VERI-9002)
INFO: analyzing module MIO_BUS (VERI-9002)
INFO: analyzing module Multi_8CH32 (VERI-9002)
C:/Users/SAKURA~1/AppData/Local/Temp/VivadoEditorAssist5530191673307069999.tmp(1): INFO: Compiling verilog file "E:/Expertise/Computer Organization Course Design/project_int_pipeline/code/ctrl_encode_def.v" included at line 1. (VERI-9003)
C:/Users/SAKURA~1/AppData/Local/Temp/VivadoEditorAssist5530191673307069999.tmp(1): INFO: back to file 'C:/Users/SAKURA~1/AppData/Local/Temp/VivadoEditorAssist5530191673307069999.tmp' (VERI-2320)
INFO: analyzing module NPC (VERI-9002)
INFO: analyzing module PC (VERI-9002)
INFO: analyzing module RF (VERI-9002)
C:/Users/SAKURA~1/AppData/Local/Temp/VivadoEditorAssist14270691313351709573.tmp(1): INFO: Compiling verilog file "E:/Expertise/Computer Organization Course Design/project_int_pipeline/code/ctrl_encode_def.v" included at line 1. (VERI-9003)
C:/Users/SAKURA~1/AppData/Local/Temp/VivadoEditorAssist14270691313351709573.tmp(1): INFO: back to file 'C:/Users/SAKURA~1/AppData/Local/Temp/VivadoEditorAssist14270691313351709573.tmp' (VERI-2320)
INFO: analyzing module SCPU (VERI-9002)
INFO: analyzing module SPIO (VERI-9002)
INFO: analyzing module SSeg7 (VERI-9002)
INFO: analyzing module Stall (VERI-9002)
E:/Expertise/Computer Organization Course Design/project_int_pipeline/code/alu.v(1): INFO: Compiling verilog file "E:/Expertise/Computer Organization Course Design/project_int_pipeline/code/ctrl_encode_def.v" included at line 1. (VERI-9003)
E:/Expertise/Computer Organization Course Design/project_int_pipeline/code/alu.v(1): INFO: back to file 'E:/Expertise/Computer Organization Course Design/project_int_pipeline/code/alu.v' (VERI-2320)
INFO: analyzing module alu (VERI-9002)
INFO: analyzing module clk_div (VERI-9002)
INFO: analyzing module ctrl (VERI-9002)
E:/Expertise/Computer Organization Course Design/project_int_pipeline/code/dm_controller.v(1): INFO: Compiling verilog file "E:/Expertise/Computer Organization Course Design/project_int_pipeline/code/ctrl_encode_def.v" included at line 1. (VERI-9003)
E:/Expertise/Computer Organization Course Design/project_int_pipeline/code/dm_controller.v(1): INFO: back to file 'E:/Expertise/Computer Organization Course Design/project_int_pipeline/code/dm_controller.v' (VERI-2320)
INFO: analyzing module dm_controller (VERI-9002)
INFO: analyzing module int_controller (VERI-9002)
INFO: analyzing module int_judger (VERI-9002)
INFO: analyzing module top (VERI-9002)
C:/Users/SAKURA~1/AppData/Local/Temp/VivadoEditorAssist4847650046292741296.tmp(98): INFO: undeclared symbol 'GPIOf0000000_we', assumed default net type 'wire' (VERI-2561)
C:/Users/SAKURA~1/AppData/Local/Temp/VivadoEditorAssist4847650046292741296.tmp(135): INFO: undeclared symbol 'GPIOe0000000_we', assumed default net type 'wire' (VERI-2561)
INFO: analyzing module FGPA_single_CPU_tb (VERI-9002)
INFO: analyzing module Counter_x (VERI-9002)
E:/Expertise/Computer Organization Course Design/project_int_pipeline/code/Counter_3_IO.v(21): WARNING: overwriting previous definition of module 'Counter_x' (VERI-1206)
INFO: analyzing module Detect (VERI-9002)
E:/Expertise/Computer Organization Course Design/project_int_pipeline/code/Detect.v(1): WARNING: overwriting previous definition of module 'Detect' (VERI-1206)
E:/Expertise/Computer Organization Course Design/project_int_pipeline/code/EXT.v(1): INFO: Compiling verilog file "E:/Expertise/Computer Organization Course Design/project_int_pipeline/code/ctrl_encode_def.v" included at line 1. (VERI-9003)
E:/Expertise/Computer Organization Course Design/project_int_pipeline/code/EXT.v(1): INFO: back to file 'E:/Expertise/Computer Organization Course Design/project_int_pipeline/code/EXT.v' (VERI-2320)
INFO: analyzing module EXT (VERI-9002)
E:/Expertise/Computer Organization Course Design/project_int_pipeline/code/EXT.v(2): WARNING: overwriting previous definition of module 'EXT' (VERI-1206)
INFO: analyzing module Enter (VERI-9002)
E:/Expertise/Computer Organization Course Design/project_int_pipeline/code/Enter.v(21): WARNING: overwriting previous definition of module 'Enter' (VERI-1206)
INFO: analyzing module Forwarding (VERI-9002)
E:/Expertise/Computer Organization Course Design/project_int_pipeline/code/Forwarding.v(1): WARNING: overwriting previous definition of module 'Forwarding' (VERI-1206)
INFO: analyzing module GRE_array (VERI-9002)
C:/Users/SAKURA~1/AppData/Local/Temp/VivadoEditorAssist764858145065789318.tmp(1): WARNING: overwriting previous definition of module 'GRE_array' (VERI-1206)
INFO: analyzing module MIO_BUS (VERI-9002)
E:/Expertise/Computer Organization Course Design/project_int_pipeline/code/MIO_BUS.V(15): WARNING: overwriting previous definition of module 'MIO_BUS' (VERI-1206)
INFO: analyzing module Multi_8CH32 (VERI-9002)
E:/Expertise/Computer Organization Course Design/project_int_pipeline/code/Multi_8CH32.v(15): WARNING: overwriting previous definition of module 'Multi_8CH32' (VERI-1206)
C:/Users/SAKURA~1/AppData/Local/Temp/VivadoEditorAssist5530191673307069999.tmp(1): INFO: Compiling verilog file "E:/Expertise/Computer Organization Course Design/project_int_pipeline/code/ctrl_encode_def.v" included at line 1. (VERI-9003)
C:/Users/SAKURA~1/AppData/Local/Temp/VivadoEditorAssist5530191673307069999.tmp(1): INFO: back to file 'C:/Users/SAKURA~1/AppData/Local/Temp/VivadoEditorAssist5530191673307069999.tmp' (VERI-2320)
INFO: analyzing module NPC (VERI-9002)
C:/Users/SAKURA~1/AppData/Local/Temp/VivadoEditorAssist5530191673307069999.tmp(3): WARNING: overwriting previous definition of module 'NPC' (VERI-1206)
INFO: analyzing module PC (VERI-9002)
C:/Users/SAKURA~1/AppData/Local/Temp/VivadoEditorAssist2465118450539524191.tmp(1): WARNING: overwriting previous definition of module 'PC' (VERI-1206)
INFO: analyzing module RF (VERI-9002)
E:/Expertise/Computer Organization Course Design/project_int_pipeline/code/RF.v(2): WARNING: overwriting previous definition of module 'RF' (VERI-1206)
C:/Users/SAKURA~1/AppData/Local/Temp/VivadoEditorAssist14270691313351709573.tmp(1): INFO: Compiling verilog file "E:/Expertise/Computer Organization Course Design/project_int_pipeline/code/ctrl_encode_def.v" included at line 1. (VERI-9003)
C:/Users/SAKURA~1/AppData/Local/Temp/VivadoEditorAssist14270691313351709573.tmp(1): INFO: back to file 'C:/Users/SAKURA~1/AppData/Local/Temp/VivadoEditorAssist14270691313351709573.tmp' (VERI-2320)
INFO: analyzing module SCPU (VERI-9002)
C:/Users/SAKURA~1/AppData/Local/Temp/VivadoEditorAssist14270691313351709573.tmp(2): WARNING: overwriting previous definition of module 'SCPU' (VERI-1206)
INFO: analyzing module SPIO (VERI-9002)
E:/Expertise/Computer Organization Course Design/project_int_pipeline/code/SPIO.v(15): WARNING: overwriting previous definition of module 'SPIO' (VERI-1206)
INFO: analyzing module SSeg7 (VERI-9002)
E:/Expertise/Computer Organization Course Design/project_int_pipeline/code/SSeg7.v(15): WARNING: overwriting previous definition of module 'SSeg7' (VERI-1206)
INFO: analyzing module Stall (VERI-9002)
E:/Expertise/Computer Organization Course Design/project_int_pipeline/code/Stall.v(1): WARNING: overwriting previous definition of module 'Stall' (VERI-1206)
E:/Expertise/Computer Organization Course Design/project_int_pipeline/code/alu.v(1): INFO: Compiling verilog file "E:/Expertise/Computer Organization Course Design/project_int_pipeline/code/ctrl_encode_def.v" included at line 1. (VERI-9003)
E:/Expertise/Computer Organization Course Design/project_int_pipeline/code/alu.v(1): INFO: back to file 'E:/Expertise/Computer Organization Course Design/project_int_pipeline/code/alu.v' (VERI-2320)
INFO: analyzing module alu (VERI-9002)
E:/Expertise/Computer Organization Course Design/project_int_pipeline/code/alu.v(3): WARNING: overwriting previous definition of module 'alu' (VERI-1206)
INFO: analyzing module clk_div (VERI-9002)
C:/Users/SAKURA~1/AppData/Local/Temp/VivadoEditorAssist485055244200186119.tmp(2): WARNING: overwriting previous definition of module 'clk_div' (VERI-1206)
INFO: analyzing module ctrl (VERI-9002)
E:/Expertise/Computer Organization Course Design/project_int_pipeline/code/ctrl.v(4): WARNING: overwriting previous definition of module 'ctrl' (VERI-1206)
E:/Expertise/Computer Organization Course Design/project_int_pipeline/code/dm_controller.v(1): INFO: Compiling verilog file "E:/Expertise/Computer Organization Course Design/project_int_pipeline/code/ctrl_encode_def.v" included at line 1. (VERI-9003)
E:/Expertise/Computer Organization Course Design/project_int_pipeline/code/dm_controller.v(1): INFO: back to file 'E:/Expertise/Computer Organization Course Design/project_int_pipeline/code/dm_controller.v' (VERI-2320)
INFO: analyzing module dm_controller (VERI-9002)
E:/Expertise/Computer Organization Course Design/project_int_pipeline/code/dm_controller.v(2): WARNING: overwriting previous definition of module 'dm_controller' (VERI-1206)
INFO: analyzing module int_controller (VERI-9002)
C:/Users/SAKURA~1/AppData/Local/Temp/VivadoEditorAssist15524654710294743344.tmp(6): WARNING: overwriting previous definition of module 'int_controller' (VERI-1206)
INFO: analyzing module int_judger (VERI-9002)
C:/Users/SAKURA~1/AppData/Local/Temp/VivadoEditorAssist4000959135532599774.tmp(3): WARNING: overwriting previous definition of module 'int_judger' (VERI-1206)
INFO: analyzing module top (VERI-9002)
C:/Users/SAKURA~1/AppData/Local/Temp/VivadoEditorAssist4847650046292741296.tmp(98): INFO: undeclared symbol 'GPIOf0000000_we', assumed default net type 'wire' (VERI-2561)
C:/Users/SAKURA~1/AppData/Local/Temp/VivadoEditorAssist4847650046292741296.tmp(135): INFO: undeclared symbol 'GPIOe0000000_we', assumed default net type 'wire' (VERI-2561)
C:/Users/SAKURA~1/AppData/Local/Temp/VivadoEditorAssist4847650046292741296.tmp(24): WARNING: overwriting previous definition of module 'top' (VERI-1206)
INFO: analyzing module FGPA_single_CPU_tb (VERI-9002)
C:/Users/SAKURA~1/AppData/Local/Temp/VivadoEditorAssist12937137087705977905.tmp(1): WARNING: overwriting previous definition of module 'FGPA_single_CPU_tb' (VERI-1206)
srcscan exits with return value 0
