Analysis & Synthesis report for topModule
Sat Dec 24 18:19:04 2016
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Messages
  5. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sat Dec 24 18:19:04 2016            ;
; Quartus II Version                 ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name                      ; topModule                                    ;
; Top-level Entity Name              ; topModule                                    ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; N/A until Partition Merge                    ;
;     Total combinational functions  ; N/A until Partition Merge                    ;
;     Dedicated logic registers      ; N/A until Partition Merge                    ;
; Total registers                    ; N/A until Partition Merge                    ;
; Total pins                         ; N/A until Partition Merge                    ;
; Total virtual pins                 ; N/A until Partition Merge                    ;
; Total memory bits                  ; N/A until Partition Merge                    ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                    ;
; Total PLLs                         ; N/A until Partition Merge                    ;
+------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EP2C35F672C6       ;                    ;
; Top-level entity name                                        ; topModule          ; topModule          ;
; Family name                                                  ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                      ; Off                ;                    ;
; Use smart compilation                                        ; Off                ; Off                ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; DSP Block Balancing                                          ; Auto               ; Auto               ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing          ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Timing-Driven Synthesis                                      ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Auto Gated Clock Conversion                                  ; Off                ; Off                ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; SDC constraint protection                                    ; Off                ; Off                ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
; Analysis & Synthesis Message Level                           ; Medium             ; Medium             ;
+--------------------------------------------------------------+--------------------+--------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Dec 24 18:19:02 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off topModule -c topModule
Warning (10229): Verilog HDL Expression warning at topModule.v(68): truncated literal to match 7 bits
Warning (10229): Verilog HDL Expression warning at topModule.v(70): truncated literal to match 7 bits
Info: Found 1 design units, including 1 entities, in source file topModule.v
    Info: Found entity 1: topModule
Info: Found 1 design units, including 1 entities, in source file VGA_CONTROLLER.v
    Info: Found entity 1: VGA_CONTROLLER
Info: Found 2 design units, including 2 entities, in source file ps2_recv.v
    Info: Found entity 1: ps2_recv
    Info: Found entity 2: ps2_rx
Warning: Can't analyze file -- file C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/PS2_CONTROLLER.v is missing
Info: Found 1 design units, including 1 entities, in source file counter.v
    Info: Found entity 1: counter
Warning: Can't analyze file -- file C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/add_mod.v is missing
Warning (10229): Verilog HDL Expression warning at printMonster.v(15): truncated literal to match 10 bits
Info: Found 1 design units, including 1 entities, in source file printMonster.v
    Info: Found entity 1: printMonster
Warning (10229): Verilog HDL Expression warning at printCross.v(10): truncated literal to match 10 bits
Info: Found 1 design units, including 1 entities, in source file printCross.v
    Info: Found entity 1: printCross
Warning: Can't analyze file -- file C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/distVector.v is missing
Info: Found 1 design units, including 1 entities, in source file monster_generator.v
    Info: Found entity 1: monster_generator
Info: Found 1 design units, including 1 entities, in source file weapon.v
    Info: Found entity 1: weapon
Warning: Can't analyze file -- file C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/Verilog1.v is missing
Warning: Can't analyze file -- file C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/lifePoint.v is missing
Info: Found 1 design units, including 1 entities, in source file pulse_maker.v
    Info: Found entity 1: pulse_maker
Info: Found 1 design units, including 1 entities, in source file monster_data.v
    Info: Found entity 1: monster_data
Info: Found 1 design units, including 1 entities, in source file location_data.v
    Info: Found entity 1: location_data
Warning: Can't analyze file -- file C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/lifePointData.v is missing
Info: Found 1 design units, including 1 entities, in source file lifePoint_data.v
    Info: Found entity 1: lifePoint_data
Warning (10229): Verilog HDL Expression warning at printPlayerLifeBar.v(10): truncated literal to match 10 bits
Info: Found 1 design units, including 1 entities, in source file printPlayerLifeBar.v
    Info: Found entity 1: printPlayerLifeBar
Warning (10229): Verilog HDL Expression warning at printBullet.v(11): truncated literal to match 10 bits
Info: Found 1 design units, including 1 entities, in source file printBullet.v
    Info: Found entity 1: printBullet
Info: Found 1 design units, including 1 entities, in source file VGA_data.v
    Info: Found entity 1: VGA_data
Info: Found 1 design units, including 1 entities, in source file setOfMonster_data.v
    Info: Found entity 1: setOfMonster_data
Warning (10229): Verilog HDL Expression warning at printGameOver.v(12): truncated literal to match 10 bits
Info: Found 1 design units, including 1 entities, in source file printGameOver.v
    Info: Found entity 1: printGameOver
Info: Elaborating entity "topModule" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at topModule.v(96): object "reg_keycode" assigned a value but never read
Warning (10858): Verilog HDL warning at topModule.v(99): object reg_ps2_reset used but never assigned
Warning (10036): Verilog HDL or VHDL warning at topModule.v(335): object "debug_test_key_count" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at topModule.v(336): object "debug_keyCount" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at topModule.v(337): object "debug_reg_KEY_VALUE" assigned a value but never read
Warning (10034): Output port "topOUT_LEDG[8]" at topModule.v(52) has no driver
Warning (10030): Net "reg_ps2_reset" at topModule.v(99) has no driver or initial value, using a default initial value '0'
Info: Elaborating entity "monster_generator" for hierarchy "monster_generator:module_moster_generator"
Warning (10230): Verilog HDL assignment warning at monster_generator.v(69): truncated value with size 32 to match size of target (5)
Info: Elaborating entity "counter" for hierarchy "monster_generator:module_moster_generator|counter:module_Hz1_counter"
Info: Elaborating entity "ps2_recv" for hierarchy "ps2_recv:module_ps2_recv"
Warning (10230): Verilog HDL assignment warning at ps2_recv.v(34): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ps2_recv.v(54): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ps2_recv.v(61): truncated value with size 32 to match size of target (1)
Info: Elaborating entity "ps2_rx" for hierarchy "ps2_recv:module_ps2_recv|ps2_rx:ps2_rx_state_unit"
Warning (10230): Verilog HDL assignment warning at ps2_recv.v(119): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ps2_recv.v(129): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ps2_recv.v(153): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ps2_recv.v(160): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at ps2_recv.v(164): truncated value with size 32 to match size of target (1)
Info: Elaborating entity "VGA_CONTROLLER" for hierarchy "VGA_CONTROLLER:module_vga_controller"
Warning (10230): Verilog HDL assignment warning at VGA_CONTROLLER.v(38): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_CONTROLLER.v(59): truncated value with size 32 to match size of target (10)
Info: Elaborating entity "VGA_data" for hierarchy "VGA_data:module_VGA_data"
Info: Elaborating entity "printMonster" for hierarchy "VGA_data:module_VGA_data|printMonster:module_printMonster0"
Error (10200): Verilog HDL Conditional Statement error at printMonster.v(98): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct File: C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/printMonster.v Line: 98
Warning (10240): Verilog HDL Always Construct warning at printMonster.v(93): inferring latch(es) for variable "isHitEffect", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "isHitEffect" at printMonster.v(98)
Error: Can't elaborate user hierarchy "VGA_data:module_VGA_data|printMonster:module_printMonster0" File: C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/VGA_data.v Line: 59
Info: Generated suppressed messages file C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.map.smsg
Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 32 warnings
    Error: Peak virtual memory: 261 megabytes
    Error: Processing ended: Sat Dec 24 18:19:04 2016
    Error: Elapsed time: 00:00:02
    Error: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.map.smsg.


