// Seed: 3815176204
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output supply1 id_2;
  output wire id_1;
  wire  id_9;
  logic id_10;
  assign id_10 = 1;
  always id_10 <= -1;
  assign id_2 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd71
) (
    input wire id_0,
    input supply0 _id_1,
    output tri1 id_2,
    output logic id_3,
    output wand id_4,
    input supply1 id_5,
    input tri0 id_6,
    output tri1 id_7
);
  logic id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
  id_10 :
  assert property (@(negedge 1 / 1) id_1 && -1) id_3 = id_9;
  wire [id_1 : ""] id_11;
  wire id_12, id_13, id_14, id_15, id_16[1 : -1];
endmodule
