CHIP_REV_IS_EMUL,FUNC_0
CHIP_REV_IS_FPGA,FUNC_1
CHIP_REV_IS_SLOW,FUNC_2
ELINK_DEBUG_P0,FUNC_3
ELINK_ETH_MAX_JUMBO_PACKET_SIZE,VAR_0
ELINK_ETH_OVREHEAD,VAR_1
ELINK_FEATURE_CONFIG_PFC_ENABLED,VAR_2
ELINK_FLOW_CTRL_RX,VAR_3
ELINK_FLOW_CTRL_TX,VAR_4
ELINK_MAC_TYPE_EMAC,VAR_5
ELINK_STATUS_OK,VAR_6
EMAC_MODE_PORT_GMII,VAR_7
EMAC_REG_EMAC_MODE,VAR_8
EMAC_REG_EMAC_RX_MODE,VAR_9
EMAC_REG_EMAC_RX_MTU_SIZE,VAR_10
EMAC_REG_EMAC_TX_MODE,VAR_11
EMAC_REG_RX_PFC_MODE,VAR_12
EMAC_REG_RX_PFC_MODE_PRIORITIES,VAR_13
EMAC_REG_RX_PFC_MODE_RX_EN,VAR_14
EMAC_REG_RX_PFC_MODE_TX_EN,VAR_15
EMAC_REG_RX_PFC_PARAM,VAR_16
EMAC_REG_RX_PFC_PARAM_OPCODE_BITSHIFT,VAR_17
EMAC_REG_RX_PFC_PARAM_PRIORITY_EN_BITSHIFT,VAR_18
EMAC_RX_MODE_FLOW_EN,VAR_19
EMAC_RX_MODE_KEEP_MAC_CONTROL,VAR_20
EMAC_RX_MODE_KEEP_VLAN_TAG,VAR_21
EMAC_RX_MODE_PROMISCUOUS,VAR_22
EMAC_RX_MODE_RESET,VAR_23
EMAC_RX_MTU_SIZE_JUMBO_ENA,VAR_24
EMAC_TX_MODE_EXT_PAUSE_EN,VAR_25
EMAC_TX_MODE_FLOW_EN,VAR_26
EMAC_TX_MODE_RESET,VAR_27
GRCBASE_EMAC0,VAR_28
GRCBASE_EMAC1,VAR_29
GRCBASE_MISC,VAR_30
MISC_REGISTERS_RESET_REG_2_CLEAR,VAR_31
MISC_REGISTERS_RESET_REG_2_RST_BMAC0,VAR_32
MISC_REGISTERS_RESET_REG_2_SET,VAR_33
NIG_REG_BMAC0_IN_EN,VAR_34
NIG_REG_BMAC0_OUT_EN,VAR_35
NIG_REG_BMAC0_PAUSE_OUT_EN,VAR_36
NIG_REG_BMAC0_REGS_OUT_EN,VAR_37
NIG_REG_EGRESS_EMAC0_OUT_EN,VAR_38
NIG_REG_EGRESS_EMAC0_PORT,VAR_39
NIG_REG_EMAC0_IN_EN,VAR_40
NIG_REG_EMAC0_PAUSE_OUT_EN,VAR_41
NIG_REG_NIG_EMAC0_EN,VAR_42
NIG_REG_NIG_INGRESS_EMAC0_NO_CRC,VAR_43
NIG_REG_XGXS_LANE_SEL_P0,VAR_44
NIG_REG_XGXS_SERDES0_MODE_SEL,VAR_45
PHY_XGXS_FLAG,VAR_46
PORT_HW_CFG_LANE_SWAP_CFG_MASTER_MASK,VAR_47
PORT_HW_CFG_LANE_SWAP_CFG_MASTER_SHIFT,VAR_48
REG_RD,FUNC_4
REG_WR,FUNC_5
elink_bits_dis,FUNC_6
elink_bits_en,FUNC_7
elink_cb_reg_write,FUNC_8
elink_emac_enable,FUNC_9
params,VAR_49
vars,VAR_50
lb,VAR_51
sc,VAR_52
port,VAR_53
emac_base,VAR_54
val,VAR_55
ser_lane,VAR_56
