/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_pcie_ep_cfg_pb.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 2/28/12 5:38p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Feb 28 11:03:20 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/b0/bchp_pcie_ep_cfg_pb.h $
 * 
 * Hydra_Software_Devel/1   2/28/12 5:38p tdo
 * SW7435-40: Need 7435B0 public/central RDB (magnum) headers checked into
 * clearcase
 *
 ***************************************************************************/

#ifndef BCHP_PCIE_EP_CFG_PB_H__
#define BCHP_PCIE_EP_CFG_PB_H__

/***************************************************************************
 *PCIE_EP_CFG_PB
 ***************************************************************************/
#define BCHP_PCIE_EP_CFG_PB_PWR_BDGT_CAP         0x00412150 /* pwr_bdgt_cap */
#define BCHP_PCIE_EP_CFG_PB_PWR_BDGT_DATA_SEL    0x00412154 /* pwr_bdgt_data_sel */
#define BCHP_PCIE_EP_CFG_PB_PWR_BDGT_DATA        0x00412158 /* pwr_bdgt_data */
#define BCHP_PCIE_EP_CFG_PB_PWR_BDGT_CAPABILITY  0x0041215c /* pwr_bdgt_capability */

/***************************************************************************
 *PWR_BDGT_CAP - pwr_bdgt_cap
 ***************************************************************************/
/* PCIE_EP_CFG_PB :: PWR_BDGT_CAP :: NEXT [31:20] */
#define BCHP_PCIE_EP_CFG_PB_PWR_BDGT_CAP_NEXT_MASK                 0xfff00000
#define BCHP_PCIE_EP_CFG_PB_PWR_BDGT_CAP_NEXT_SHIFT                20
#define BCHP_PCIE_EP_CFG_PB_PWR_BDGT_CAP_NEXT_DEFAULT              0x00000160

/* PCIE_EP_CFG_PB :: PWR_BDGT_CAP :: VER [19:16] */
#define BCHP_PCIE_EP_CFG_PB_PWR_BDGT_CAP_VER_MASK                  0x000f0000
#define BCHP_PCIE_EP_CFG_PB_PWR_BDGT_CAP_VER_SHIFT                 16
#define BCHP_PCIE_EP_CFG_PB_PWR_BDGT_CAP_VER_DEFAULT               0x00000001

/* PCIE_EP_CFG_PB :: PWR_BDGT_CAP :: PWR_BDGT_CAP_ID [15:00] */
#define BCHP_PCIE_EP_CFG_PB_PWR_BDGT_CAP_PWR_BDGT_CAP_ID_MASK      0x0000ffff
#define BCHP_PCIE_EP_CFG_PB_PWR_BDGT_CAP_PWR_BDGT_CAP_ID_SHIFT     0
#define BCHP_PCIE_EP_CFG_PB_PWR_BDGT_CAP_PWR_BDGT_CAP_ID_DEFAULT   0x00000004

/***************************************************************************
 *PWR_BDGT_DATA_SEL - pwr_bdgt_data_sel
 ***************************************************************************/
/* PCIE_EP_CFG_PB :: PWR_BDGT_DATA_SEL :: RESERVED0 [31:08] */
#define BCHP_PCIE_EP_CFG_PB_PWR_BDGT_DATA_SEL_RESERVED0_MASK       0xffffff00
#define BCHP_PCIE_EP_CFG_PB_PWR_BDGT_DATA_SEL_RESERVED0_SHIFT      8

/* PCIE_EP_CFG_PB :: PWR_BDGT_DATA_SEL :: DS_VALUE [07:00] */
#define BCHP_PCIE_EP_CFG_PB_PWR_BDGT_DATA_SEL_DS_VALUE_MASK        0x000000ff
#define BCHP_PCIE_EP_CFG_PB_PWR_BDGT_DATA_SEL_DS_VALUE_SHIFT       0
#define BCHP_PCIE_EP_CFG_PB_PWR_BDGT_DATA_SEL_DS_VALUE_DEFAULT     0x00000000

/***************************************************************************
 *PWR_BDGT_DATA - pwr_bdgt_data
 ***************************************************************************/
/* PCIE_EP_CFG_PB :: PWR_BDGT_DATA :: RESERVED1 [31:21] */
#define BCHP_PCIE_EP_CFG_PB_PWR_BDGT_DATA_RESERVED1_MASK           0xffe00000
#define BCHP_PCIE_EP_CFG_PB_PWR_BDGT_DATA_RESERVED1_SHIFT          21

/* PCIE_EP_CFG_PB :: PWR_BDGT_DATA :: RAIL [20:18] */
#define BCHP_PCIE_EP_CFG_PB_PWR_BDGT_DATA_RAIL_MASK                0x001c0000
#define BCHP_PCIE_EP_CFG_PB_PWR_BDGT_DATA_RAIL_SHIFT               18
#define BCHP_PCIE_EP_CFG_PB_PWR_BDGT_DATA_RAIL_DEFAULT             0x00000000

/* PCIE_EP_CFG_PB :: PWR_BDGT_DATA :: TYPE [17:15] */
#define BCHP_PCIE_EP_CFG_PB_PWR_BDGT_DATA_TYPE_MASK                0x00038000
#define BCHP_PCIE_EP_CFG_PB_PWR_BDGT_DATA_TYPE_SHIFT               15
#define BCHP_PCIE_EP_CFG_PB_PWR_BDGT_DATA_TYPE_DEFAULT             0x00000000

/* PCIE_EP_CFG_PB :: PWR_BDGT_DATA :: PM_STATE [14:13] */
#define BCHP_PCIE_EP_CFG_PB_PWR_BDGT_DATA_PM_STATE_MASK            0x00006000
#define BCHP_PCIE_EP_CFG_PB_PWR_BDGT_DATA_PM_STATE_SHIFT           13
#define BCHP_PCIE_EP_CFG_PB_PWR_BDGT_DATA_PM_STATE_DEFAULT         0x00000000

/* PCIE_EP_CFG_PB :: PWR_BDGT_DATA :: RESERVED0 [12:10] */
#define BCHP_PCIE_EP_CFG_PB_PWR_BDGT_DATA_RESERVED0_MASK           0x00001c00
#define BCHP_PCIE_EP_CFG_PB_PWR_BDGT_DATA_RESERVED0_SHIFT          10

/* PCIE_EP_CFG_PB :: PWR_BDGT_DATA :: DSCALE [09:08] */
#define BCHP_PCIE_EP_CFG_PB_PWR_BDGT_DATA_DSCALE_MASK              0x00000300
#define BCHP_PCIE_EP_CFG_PB_PWR_BDGT_DATA_DSCALE_SHIFT             8
#define BCHP_PCIE_EP_CFG_PB_PWR_BDGT_DATA_DSCALE_DEFAULT           0x00000000

/* PCIE_EP_CFG_PB :: PWR_BDGT_DATA :: BASE_PWR [07:00] */
#define BCHP_PCIE_EP_CFG_PB_PWR_BDGT_DATA_BASE_PWR_MASK            0x000000ff
#define BCHP_PCIE_EP_CFG_PB_PWR_BDGT_DATA_BASE_PWR_SHIFT           0
#define BCHP_PCIE_EP_CFG_PB_PWR_BDGT_DATA_BASE_PWR_DEFAULT         0x00000000

/***************************************************************************
 *PWR_BDGT_CAPABILITY - pwr_bdgt_capability
 ***************************************************************************/
/* PCIE_EP_CFG_PB :: PWR_BDGT_CAPABILITY :: RESERVED0 [31:01] */
#define BCHP_PCIE_EP_CFG_PB_PWR_BDGT_CAPABILITY_RESERVED0_MASK     0xfffffffe
#define BCHP_PCIE_EP_CFG_PB_PWR_BDGT_CAPABILITY_RESERVED0_SHIFT    1

/* PCIE_EP_CFG_PB :: PWR_BDGT_CAPABILITY :: PCIE_CFG_PB_CAP_SYS_ALLOC [00:00] */
#define BCHP_PCIE_EP_CFG_PB_PWR_BDGT_CAPABILITY_PCIE_CFG_PB_CAP_SYS_ALLOC_MASK 0x00000001
#define BCHP_PCIE_EP_CFG_PB_PWR_BDGT_CAPABILITY_PCIE_CFG_PB_CAP_SYS_ALLOC_SHIFT 0
#define BCHP_PCIE_EP_CFG_PB_PWR_BDGT_CAPABILITY_PCIE_CFG_PB_CAP_SYS_ALLOC_DEFAULT 0x00000000

#endif /* #ifndef BCHP_PCIE_EP_CFG_PB_H__ */

/* End of File */
