#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Mar  8 10:49:38 2016
# Process ID: 5741
# Current directory: /home/ap/projects/zynq_project/vivado/camera2640_project.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/ap/projects/zynq_project/vivado/camera2640_project.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/ap/projects/zynq_project/vivado/camera2640_project.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1031.270 ; gain = 115.777 ; free physical = 4289 ; free virtual = 14022
Converted RTL already exists. Skipping compile_c
Command: synth_design -top design_1_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
WARNING: [Synth 8-992] S_AXI_GP0_ACLK_temp is already implicitly declared earlier [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2701]
WARNING: [Synth 8-992] S_AXI_GP1_ACLK_temp is already implicitly declared earlier [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2702]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:35 . Memory (MB): peak = 1123.660 ; gain = 279.504 ; free physical = 4194 ; free virtual = 13930
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:46]
INFO: [Synth 8-3491] module 'design_1' declared at '/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2561' bound to instance 'design_1_i' of component 'design_1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:107]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2605]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_mem_intercon_0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1413]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1R706YB' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/hdl/design_1.vhd:100]
INFO: [Synth 8-3491] module 'design_1_auto_pc_0' declared at '/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:57' bound to instance 'auto_pc' of component 'design_1_auto_pc_0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/hdl/design_1.vhd:343]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi3_conv' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b_downsizer' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b_downsizer' (1#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_a_axi3_conv' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12483]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12484]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12485]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12486]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12803]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12804]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12805]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12806]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12807]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (2#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized0' (2#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk' (3#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5403]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5418]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5422]
INFO: [Synth 8-256] done synthesizing module 'dmem' (4#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory' (5#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (6#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'compare' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare' (7#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (8#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-226] default block is never used [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11041]
INFO: [Synth 8-226] default block is never used [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11365]
INFO: [Synth 8-226] default block is never used [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11450]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (9#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (10#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (11#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (12#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (13#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk' (14#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (15#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (16#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth' (17#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1' (18#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen' (19#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo' (20#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_a_axi3_conv' (21#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_w_axi3_conv' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_w_axi3_conv' (22#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_a_axi3_conv__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized1' (22#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (22#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5418]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5422]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized0' (22#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (22#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (22#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (22#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (22#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized0' (22#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized0' (22#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen__parameterized0' (22#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo__parameterized0' (22#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_a_axi3_conv__parameterized0' (22#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_r_axi3_conv' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_r_axi3_conv' (23#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi3_conv' (24#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter' (25#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (26#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1R706YB' (27#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/hdl/design_1.vhd:100]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_7HNO1D' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/hdl/design_1.vhd:986]
INFO: [Synth 8-3491] module 'design_1_auto_us_0' declared at '/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:57' bound to instance 'auto_us' of component 'design_1_auto_us_0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1105]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_7_top' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_7_axi_upsizer' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_7_w_upsizer' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_7_w_upsizer' (28#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_7_a_upsizer' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (29#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_7_a_upsizer' (30#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (31#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice' (32#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized0' (32#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized1' (32#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized2' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized2' (32#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized3' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized3' (32#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (33#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice' (34#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
WARNING: [Synth 8-3848] Net m_axi_rready in module/entity axi_dwidth_converter_v2_1_7_axi_upsizer does not have driver. [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:210]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_7_axi_upsizer' (35#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_7_top' (36#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_0' (37#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_7HNO1D' (38#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/hdl/design_1.vhd:986]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1W60HW0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1190]
INFO: [Synth 8-3491] module 'design_1_auto_us_1' declared at '/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/synth/design_1_auto_us_1.v:57' bound to instance 'auto_us' of component 'design_1_auto_us_1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1291]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/synth/design_1_auto_us_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_7_top__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_7_axi_upsizer__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_7_r_upsizer' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_7_r_upsizer' (39#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (39#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized4' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized4' (39#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized5' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized5' (39#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized6' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized6' (39#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized7' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized7' (39#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized8' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized8' (39#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (39#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized0' (39#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_7_a_upsizer__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_7_a_upsizer__parameterized0' (39#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized9' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized9' (39#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized10' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized10' (39#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized11' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized11' (39#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized12' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized12' (39#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized1' (39#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_7_axi_upsizer__parameterized0' (39#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_7_top__parameterized0' (39#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_1' (40#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/synth/design_1_auto_us_1.v:57]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1W60HW0' (41#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1190]
INFO: [Synth 8-3491] module 'design_1_xbar_1' declared at '/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/synth/design_1_xbar_1.v:57' bound to instance 'xbar' of component 'design_1_xbar_1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1890]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/synth/design_1_xbar_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_crossbar' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_si_transactor' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (42#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (43#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder' (44#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43432]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (45#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43432]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl' (46#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo' (47#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (48#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_si_transactor' (49#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_splitter' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_splitter' (50#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_wdata_router' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo' (51#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_wdata_router' (52#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (52#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized0' (52#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized0' (52#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized1' (52#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized0' (52#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized1' (52#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized2' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized2' (52#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized3' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized3' (52#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized4' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized4' (52#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized5' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized5' (52#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized6' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized6' (52#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized7' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized7' (52#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized0' (52#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_wdata_mux' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized8' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized8' (52#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized0' (52#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (52#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_wdata_mux' (53#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized2' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (53#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized13' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized13' (53#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized14' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized14' (53#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized15' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized15' (53#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized16' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized16' (53#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized17' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized17' (53#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (53#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized2' (53#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized2' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized2' (53#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized3' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized3' (53#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized1' (53#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_wdata_mux__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized1' (53#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (53#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_wdata_mux__parameterized0' (53#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized3' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' (53#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized18' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized18' (53#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized19' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized19' (53#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized20' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized20' (53#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized21' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized21' (53#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized22' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized22' (53#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' (53#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized3' (53#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_decerr_slave' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:195]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_decerr_slave' (54#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_arbiter' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (54#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' (54#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '2' bits. [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:276]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_arbiter' (55#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_crossbar' (56#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar' (57#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_1' (58#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/synth/design_1_xbar_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_mem_intercon_0' (59#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1413]
INFO: [Synth 8-3491] module 'design_1_axi_vdma_0_0' declared at '/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/synth/design_1_axi_vdma_0_0.vhd:59' bound to instance 'axi_vdma_0' of component 'design_1_axi_vdma_0_0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3141]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_vdma_0_0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/synth/design_1_axi_vdma_0_0.vhd:123]
INFO: [Synth 8-3491] module 'axi_vdma' declared at '/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma.vhd:154' bound to instance 'U0' of component 'axi_vdma' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/synth/design_1_axi_vdma_0_0.vhd:358]
INFO: [Synth 8-638] synthesizing module 'axi_vdma' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma.vhd:592]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_rst_module' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_rst_module.vhd:258]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_rst_module.vhd:396]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_rst_module.vhd:397]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_rst_module.vhd:399]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reset' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reset.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reset' (60#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reset.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_rst_module' (61#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_rst_module.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_if' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:329]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:383]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:384]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:385]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:386]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:387]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:388]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:389]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:390]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:391]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:392]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_lite_if' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:249]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:333]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:334]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:338]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:339]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:343]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:344]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:377]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:378]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_lite_if' (62#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_if' (63#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:329]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_intrpt' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_intrpt.vhd:256]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_intrpt' (64#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_intrpt.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_sg' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_sg.vhd:435]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_mngr' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_sg_ftch_mngr.vhd:250]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_sm' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_sg_ftch_sm.vhd:237]
INFO: [Synth 8-226] default block is never used [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_sg_ftch_sm.vhd:359]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_sm' (65#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_sg_ftch_sm.vhd:237]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_pntr' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_sg_ftch_pntr.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_pntr' (66#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_sg_ftch_pntr.vhd:203]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_cmdsts_if' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_sg_ftch_cmdsts_if.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_cmdsts_if' (67#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_sg_ftch_cmdsts_if.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_mngr' (68#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_sg_ftch_mngr.vhd:250]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_q_mngr' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:240]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_noqueue' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_sg_ftch_noqueue.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_noqueue' (69#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_sg_ftch_noqueue.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_q_mngr' (70#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:240]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover.vhd:528]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_basic_wrap' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_basic_wrap.vhd:306]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (71#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (72#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (72#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (73#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (74#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_scc' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_scc.vhd:231]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_scc' (75#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_scc.vhd:231]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:341]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:347]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (76#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (77#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (78#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:138]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:139]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:141]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (79#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
WARNING: [Synth 8-3848] Net sig_cache2mstr_command in module/entity axi_datamover_mm2s_basic_wrap does not have driver. [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_basic_wrap.vhd:440]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_basic_wrap' (80#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_basic_wrap.vhd:306]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_omit_wrap' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_omit_wrap.vhd:302]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_omit_wrap' (81#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_omit_wrap.vhd:302]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (82#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover.vhd:528]
INFO: [Synth 8-256] done synthesizing module 'axi_sg' (83#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_sg.vhd:435]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sg_cdc' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sg_cdc.vhd:206]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sg_cdc' (84#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sg_cdc.vhd:206]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_skid_buf' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_skid_buf.vhd:175]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_skid_buf.vhd:200]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_skid_buf.vhd:201]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_skid_buf.vhd:204]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_skid_buf.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_skid_buf' (85#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_skid_buf.vhd:175]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_s2mm_axis_dwidth_converter' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_s2mm_axis_dwidth_converter.vhd:201]
INFO: [Synth 8-3491] module 'axi_vdma_v6_2_6_axis_dwidth_converter_v1_0_axis_dwidth_converter' declared at '/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/verilog/axi_vdma_v6_2_axis_dwidth_converter_v1_0_axis_dwidth_converter.v:66' bound to instance 'S2MM_AXIS_DWIDTH_CONVERTER_I' of component 'axi_vdma_v6_2_6_axis_dwidth_converter_v1_0_axis_dwidth_converter' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_s2mm_axis_dwidth_converter.vhd:332]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_v6_2_6_axis_dwidth_converter_v1_0_axis_dwidth_converter' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/verilog/axi_vdma_v6_2_axis_dwidth_converter_v1_0_axis_dwidth_converter.v:66]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_v6_2_6_axis_dwidth_converter_v1_0_axisc_upsizer' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/verilog/axi_vdma_v6_2_axis_dwidth_converter_v1_0_axisc_upsizer.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_v6_2_6_axis_dwidth_converter_v1_0_axisc_upsizer' (86#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/verilog/axi_vdma_v6_2_axis_dwidth_converter_v1_0_axisc_upsizer.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_v6_2_6_axis_dwidth_converter_v1_0_axisc_downsizer' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/verilog/axi_vdma_v6_2_axis_dwidth_converter_v1_0_axisc_downsizer.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_v6_2_6_axis_dwidth_converter_v1_0_axisc_downsizer' (87#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/verilog/axi_vdma_v6_2_axis_dwidth_converter_v1_0_axisc_downsizer.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_v6_2_6_axis_register_slice_v1_0_axis_register_slice' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/verilog/axi_vdma_v6_2_axis_register_slice_v1_0_axis_register_slice.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_v6_2_6_axis_infrastructure_v1_0_util_axis2vector' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/verilog/axi_vdma_v6_2_axis_infrastructure_v1_0_util_axis2vector.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_v6_2_6_axis_infrastructure_v1_0_util_axis2vector' (88#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/verilog/axi_vdma_v6_2_axis_infrastructure_v1_0_util_axis2vector.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_v6_2_6_axis_register_slice_v1_0_axisc_register_slice' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/verilog/axi_vdma_v6_2_axis_register_slice_v1_0_axisc_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_v6_2_6_axis_register_slice_v1_0_axisc_register_slice' (89#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/verilog/axi_vdma_v6_2_axis_register_slice_v1_0_axisc_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_v6_2_6_axis_infrastructure_v1_0_util_vector2axis' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/verilog/axi_vdma_v6_2_axis_infrastructure_v1_0_util_vector2axis.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_v6_2_6_axis_infrastructure_v1_0_util_vector2axis' (90#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/verilog/axi_vdma_v6_2_axis_infrastructure_v1_0_util_vector2axis.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_v6_2_6_axis_register_slice_v1_0_axis_register_slice' (91#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/verilog/axi_vdma_v6_2_axis_register_slice_v1_0_axis_register_slice.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_v6_2_6_axis_register_slice_v1_0_axis_register_slice__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/verilog/axi_vdma_v6_2_axis_register_slice_v1_0_axis_register_slice.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_v6_2_6_axis_infrastructure_v1_0_util_axis2vector__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/verilog/axi_vdma_v6_2_axis_infrastructure_v1_0_util_axis2vector.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_v6_2_6_axis_infrastructure_v1_0_util_axis2vector__parameterized0' (91#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/verilog/axi_vdma_v6_2_axis_infrastructure_v1_0_util_axis2vector.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_v6_2_6_axis_register_slice_v1_0_axisc_register_slice__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/verilog/axi_vdma_v6_2_axis_register_slice_v1_0_axisc_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_v6_2_6_axis_register_slice_v1_0_axisc_register_slice__parameterized0' (91#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/verilog/axi_vdma_v6_2_axis_register_slice_v1_0_axisc_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_v6_2_6_axis_infrastructure_v1_0_util_vector2axis__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/verilog/axi_vdma_v6_2_axis_infrastructure_v1_0_util_vector2axis.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_v6_2_6_axis_infrastructure_v1_0_util_vector2axis__parameterized0' (91#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/verilog/axi_vdma_v6_2_axis_infrastructure_v1_0_util_vector2axis.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_v6_2_6_axis_register_slice_v1_0_axis_register_slice__parameterized0' (91#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/verilog/axi_vdma_v6_2_axis_register_slice_v1_0_axis_register_slice.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_v6_2_6_axis_dwidth_converter_v1_0_axis_dwidth_converter' (92#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/verilog/axi_vdma_v6_2_axis_dwidth_converter_v1_0_axis_dwidth_converter.v:66]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_s2mm_axis_dwidth_converter' (93#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_s2mm_axis_dwidth_converter.vhd:201]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_module.vhd:352]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_register.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register' (94#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_register.vhd:295]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_mux' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_mux.vhd:295]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_mux.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_mux' (95#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_mux.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module' (96#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_module.vhd:352]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mngr.vhd:431]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sm.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm' (97#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sm.vhd:253]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sg_if' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sg_if.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sg_if' (98#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sg_if.vhd:203]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if' (99#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sts_mngr' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sts_mngr.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sts_mngr' (100#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sts_mngr.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vidreg_module' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vidreg_module.vhd:239]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sgregister' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sgregister.vhd:206]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sgregister' (101#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sgregister.vhd:206]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vidreg_module' (102#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vidreg_module.vhd:239]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mux' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_genlock_mux.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mux' (103#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_genlock_mux.vhd:177]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder' (104#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder__parameterized0' (104#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr' (105#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr' (106#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mngr.vhd:431]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen' (107#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vid_cdc' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:207]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:230]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:231]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:232]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:233]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:235]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vid_cdc' (108#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:207]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sof_gen' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sof_gen.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sof_gen' (109#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sof_gen.vhd:159]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_s2mm_linebuf' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:300]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:366]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:367]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:374]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:375]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:2465]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:2466]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sfifo' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sfifo.vhd:127]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized2' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized2' (109#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized3' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized3' (109#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized1' (109#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_1' declared at '/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:133' bound to instance 'bmg' of component 'blk_mem_gen_v8_3_1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:6631]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_synth' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (110#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193270]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193274]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193278]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193282]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193296]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:15635]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (111#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (112#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16370]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' (112#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (112#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16370]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' (112#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized1' (112#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185950]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:186103]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (113#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (114#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (115#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_synth' (116#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1' (117#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized1' (117#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized0' (117#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7622]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized0' (117#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7622]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized1' (117#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized0' (117#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-226] default block is never used [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11041]
INFO: [Synth 8-226] default block is never used [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11365]
INFO: [Synth 8-226] default block is never used [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11450]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized0' (117#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-638] synthesizing module 'dc_ss_fwft' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10806]
INFO: [Synth 8-638] synthesizing module 'updn_cntr' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8380]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr' (118#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8380]
INFO: [Synth 8-256] done synthesizing module 'dc_ss_fwft' (119#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10806]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized0' (119#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized0' (119#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized2' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7622]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized2' (119#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized3' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7622]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized3' (119#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized0' (119#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized0' (119#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized1' (119#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized1' (119#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized1' (119#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized1' (119#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized1' (119#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sfifo' (120#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sfifo.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_s2mm_linebuf' (121#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:300]
INFO: [Synth 8-638] synthesizing module 'axi_datamover__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover.vhd:528]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_omit_wrap' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_omit_wrap.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_omit_wrap' (122#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_omit_wrap.vhd:291]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (123#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (124#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (125#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (126#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (126#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (126#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (126#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (126#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (126#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (126#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (126#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (126#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (126#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (126#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (126#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (126#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (126#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (126#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (126#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (126#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (127#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd:349]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd:769]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd:770]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (128#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd:349]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (128#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (128#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (128#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (128#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:208]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:429]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:125]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:152]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:153]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:155]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:177]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:178]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:179]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (129#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (130#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:125]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (131#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (132#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized2' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized2' (132#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (132#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (132#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (132#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (132#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (133#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:208]
INFO: [Synth 8-4471] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:757]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (134#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_indet_btt.vhd:225]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set_nodre' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_stbs_set_nodre.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set_nodre' (135#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_stbs_set_nodre.vhd:101]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized2' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized2' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized2' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized2' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized4' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized4' (135#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized2' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized2' (135#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized2' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5418]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5422]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized1' (135#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized2' (135#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized1' (135#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized4' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized4' (135#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized5' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized5' (135#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized6' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized6' (135#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized1' (135#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'dc_ss' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15926]
INFO: [Synth 8-638] synthesizing module 'updn_cntr__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8380]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr__parameterized0' (135#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8380]
INFO: [Synth 8-256] done synthesizing module 'dc_ss' (136#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15926]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10275]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags' (137#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10275]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized1' (137#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized1' (137#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized7' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized7' (137#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized8' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized8' (137#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized1' (137#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'wr_handshaking_flags' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15405]
INFO: [Synth 8-256] done synthesizing module 'wr_handshaking_flags' (138#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15405]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized1' (138#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized2' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized2' (138#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized2' (138#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized2' (138#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized2' (138#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized2' (138#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (139#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (140#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized3' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized3' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized5' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized5' (140#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized3' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized3' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized6' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized6' (140#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized3' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized3' (140#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized3' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_1' declared at '/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:133' bound to instance 'bmg' of component 'blk_mem_gen_v8_3_1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:6631]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1__parameterized1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized0' (140#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193270]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193274]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193278]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193282]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193296]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized2' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16984]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:17045]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' (140#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized2' (140#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185950]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:186103]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' (140#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized0' (140#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized0' (140#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized0' (140#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1__parameterized1' (140#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized3' (140#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized2' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized2' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized2' (140#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized2' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized9' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized9' (140#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized10' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized10' (140#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized11' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized11' (140#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized2' (140#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'dc_ss__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15926]
INFO: [Synth 8-638] synthesizing module 'updn_cntr__parameterized1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8380]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr__parameterized1' (140#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8380]
INFO: [Synth 8-256] done synthesizing module 'dc_ss__parameterized0' (140#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15926]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10275]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags__parameterized0' (140#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10275]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-226] default block is never used [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11041]
INFO: [Synth 8-226] default block is never used [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11365]
INFO: [Synth 8-226] default block is never used [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11450]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized1' (140#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized2' (140#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized2' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized2' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized2' (140#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized2' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized12' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized12' (140#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized13' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized13' (140#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized2' (140#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized2' (140#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized3' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized3' (140#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized3' (140#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized3' (140#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized3' (140#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized3' (140#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (140#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (140#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized0' (140#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (141#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_indet_btt.vhd:225]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (141#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (141#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (141#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (141#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (141#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:388]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (141#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (141#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (141#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (141#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (142#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:388]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:125]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:150]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:151]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:153]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:154]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_demux.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (143#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_demux.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (144#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (145#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover__parameterized0' (145#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover.vhd:528]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma' (146#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma.vhd:592]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_vdma_0_0' (147#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/synth/design_1_axi_vdma_0_0.vhd:123]
INFO: [Synth 8-3491] module 'design_1_processing_system7_0_0' declared at '/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:57' bound to instance 'processing_system7_0' of component 'design_1_processing_system7_0_0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3203]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1328]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1329]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (148#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (149#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:33163]
INFO: [Synth 8-256] done synthesizing module 'PS7' (150#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:33163]
INFO: [Synth 8-638] synthesizing module 'xlnx_axi_wrshim_unwrap' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:4213]
INFO: [Synth 8-256] done synthesizing module 'xlnx_axi_wrshim_unwrap' (151#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:4213]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (152#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:493]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (153#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_axi_periph_0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2093]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_OBU1DD' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/hdl/design_1.vhd:471]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_OBU1DD' (154#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/hdl/design_1.vhd:471]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1FBREZ4' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/hdl/design_1.vhd:569]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1FBREZ4' (155#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/hdl/design_1.vhd:569]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1CFO1MB' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/hdl/design_1.vhd:693]
INFO: [Synth 8-3491] module 'design_1_auto_pc_1' declared at '/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:57' bound to instance 'auto_pc' of component 'design_1_auto_pc_1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/hdl/design_1.vhd:876]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_aw_channel' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_cmd_translator' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_incr_cmd' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_incr_cmd' (156#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wrap_cmd' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wrap_cmd' (157#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_cmd_translator' (158#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm' (159#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_aw_channel' (160#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_b_channel' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo' (161#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0' (161#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_b_channel' (162#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_ar_channel' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm' (163#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_ar_channel' (164#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_r_channel' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1' (164#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2' (164#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_r_channel' (165#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized4' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' (165#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized23' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized23' (165#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized24' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized24' (165#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized25' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized25' (165#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized26' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized26' (165#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized27' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized27' (165#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' (165#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized4' (165#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized5' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized4' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized4' (165#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized28' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized28' (165#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized29' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized29' (165#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized30' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized30' (165#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized31' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized31' (165#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized32' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized32' (165#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized4' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized4' (165#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized5' (165#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s' (166#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter__parameterized0' (166#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (167#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1CFO1MB' (168#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/hdl/design_1.vhd:693]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at '/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:57' bound to instance 'xbar' of component 'design_1_xbar_0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2496]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_crossbar_sasd' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized4' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (168#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (168#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized4' (168#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_decerr_slave__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_decerr_slave__parameterized0' (168#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_arbiter_sasd' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_arbiter_sasd' (169#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized0' (169#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized5' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized5' (169#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized6' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized6' (169#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized7' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized7' (169#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized8' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized8' (169#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized9' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized9' (169#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized10' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized10' (169#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized11' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized11' (169#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized33' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized33' (169#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized12' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized12' (169#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized13' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized13' (169#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_crossbar_sasd' (170#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar__parameterized0' (170#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (171#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_axi_periph_0' (172#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2093]
INFO: [Synth 8-3491] module 'design_1_rst_processing_system7_0_100M_0' declared at '/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/synth/design_1_rst_processing_system7_0_100M_0.vhd:59' bound to instance 'rst_processing_system7_0_100M' of component 'design_1_rst_processing_system7_0_100M_0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3418]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_processing_system7_0_100M_0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/synth/design_1_rst_processing_system7_0_100M_0.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/synth/design_1_rst_processing_system7_0_100M_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (173#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (174#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (175#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (176#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (177#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (178#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_processing_system7_0_100M_0' (179#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/synth/design_1_rst_processing_system7_0_100M_0.vhd:74]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0' declared at '/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/synth/design_1_v_tpg_0_0.v:57' bound to instance 'v_tpg_0' of component 'design_1_v_tpg_0_0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3431]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/synth/design_1_v_tpg_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg.v:55]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_CTRL_s_axi' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_CTRL_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_CTRL_s_axi.v:323]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_CTRL_s_axi' (180#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_CTRL_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgBackground' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgBackground.v:48]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgBackground.v:138]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternRainbow' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:48]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:110]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit.v:71]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit_rom' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit.v:27]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit.v:28]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit_rom.dat' is read successfully [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit.v:31]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit_rom.dat' is read successfully [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit.v:32]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit_rom' (181#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit' (182#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit.v:71]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:435]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:437]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:439]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:445]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:447]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:557]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:579]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:581]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:583]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:591]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:593]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:597]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:599]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:601]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:603]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:605]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternRainbow' (183#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternZonePlate' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternZonePlate.v:48]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternZonePlate.v:112]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternZonePlate.v:167]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternZonePlate_tpgSinTableArray' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternZonePlate_tpgSinTableArray.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternZonePlate_tpgSinTableArray_rom' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternZonePlate_tpgSinTableArray.v:9]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_v_tpg_tpgPatternZonePlate_tpgSinTableArray_rom.dat' is read successfully [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternZonePlate_tpgSinTableArray.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternZonePlate_tpgSinTableArray_rom' (184#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternZonePlate_tpgSinTableArray.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternZonePlate_tpgSinTableArray' (185#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternZonePlate_tpgSinTableArray.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_reg_int_s' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_reg_int_s.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_reg_int_s' (186#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_reg_int_s.v:10]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_am_addmul_1s_16ns_16ns_32_1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_am_addmul_1s_16ns_16ns_32_1.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_am_addmul_1s_16ns_16ns_32_1_DSP48_0' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_am_addmul_1s_16ns_16ns_32_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_am_addmul_1s_16ns_16ns_32_1_DSP48_0' (187#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_am_addmul_1s_16ns_16ns_32_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_am_addmul_1s_16ns_16ns_32_1' (188#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_am_addmul_1s_16ns_16ns_32_1.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16s_16_1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16s_16_1.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16s_16_1_DSP48_1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16s_16_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16s_16_1_DSP48_1' (189#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16s_16_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16s_16_1' (190#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16s_16_1.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16ns_16_1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16ns_16_1.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16ns_16_1_DSP48_2' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16ns_16_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16ns_16_1_DSP48_2' (191#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16ns_16_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16ns_16_1' (192#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16ns_16_1.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mul_mul_9ns_20s_27_1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mul_mul_9ns_20s_27_1.v:14]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mul_mul_9ns_20s_27_1_DSP48_3' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mul_mul_9ns_20s_27_1.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mul_mul_9ns_20s_27_1_DSP48_3' (193#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mul_mul_9ns_20s_27_1.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mul_mul_9ns_20s_27_1' (194#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mul_mul_9ns_20s_27_1.v:14]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternZonePlate.v:476]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternZonePlate.v:516]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternZonePlate.v:542]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternZonePlate.v:566]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternZonePlate.v:570]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternZonePlate' (195#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternZonePlate.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard.v:48]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard.v:109]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgCheckerBoardArray' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgCheckerBoardArray.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgCheckerBoardArray_rom' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgCheckerBoardArray.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgCheckerBoardArray.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgCheckerBoardArray_rom.dat' is read successfully [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgCheckerBoardArray.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgCheckerBoardArray_rom' (196#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgCheckerBoardArray.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgCheckerBoardArray' (197#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgCheckerBoardArray.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_r232' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_r232.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_r232_rom' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_r232.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_r232.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_r232_rom.dat' is read successfully [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_r232.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_r232_rom' (198#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_r232.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_r232' (199#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_r232.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y229' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y229.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y229_rom' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y229.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y229.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y229_rom.dat' is read successfully [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y229.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y229_rom' (200#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y229.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y229' (201#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y229.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_g235' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_g235.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_g235_rom' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_g235.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_g235.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_g235_rom.dat' is read successfully [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_g235.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_g235_rom' (202#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_g235.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_g235' (203#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_g235.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom.dat' is read successfully [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom' (204#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223' (205#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226_rom' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226_rom.dat' is read successfully [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226_rom' (206#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226' (207#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b238' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b238.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b238_rom' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b238.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b238.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b238_rom.dat' is read successfully [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b238.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b238_rom' (208#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b238.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b238' (209#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b238.v:43]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard.v:494]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard.v:496]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard.v:498]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard.v:558]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard.v:574]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard.v:614]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard.v:618]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard.v:622]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard' (210#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars.v:48]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars.v:106]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars_tpgTartanBarArray' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars_tpgTartanBarArray.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars_tpgTartanBarArray_rom' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars_tpgTartanBarArray.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars_tpgTartanBarArray.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars_tpgTartanBarArray_rom.dat' is read successfully [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars_tpgTartanBarArray.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars_tpgTartanBarArray_rom' (211#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars_tpgTartanBarArray.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars_tpgTartanBarArray' (212#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars_tpgTartanBarArray.v:43]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars.v:490]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars.v:492]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars.v:494]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars.v:554]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars.v:608]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars.v:612]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars.v:616]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars' (213#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch.v:48]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch.v:108]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_whiYuv_1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_whiYuv_1.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_whiYuv_1_rom' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_whiYuv_1.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_whiYuv_1.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_whiYuv_1_rom.dat' is read successfully [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_whiYuv_1.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_whiYuv_1_rom' (214#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_whiYuv_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_whiYuv_1' (215#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_whiYuv_1.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1_rom' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1_rom.dat' is read successfully [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1_rom' (216#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1' (217#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1.v:43]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch.v:321]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch.v:325]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch.v:327]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch.v:356]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch.v:358]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch.v:360]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch.v:362]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch.v:364]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch.v:408]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch' (218#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternColorBars' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternColorBars.v:48]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternColorBars.v:101]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternColorBars.v:400]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternColorBars.v:402]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternColorBars.v:404]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternColorBars.v:453]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternColorBars.v:483]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternColorBars.v:487]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternColorBars.v:491]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternColorBars' (219#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternColorBars.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternVerticalRamp' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternVerticalRamp.v:48]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternVerticalRamp.v:95]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternVerticalRamp.v:193]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternVerticalRamp' (220#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternVerticalRamp.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternVerticalHorizontalRa' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternVerticalHorizontalRa.v:48]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternVerticalHorizontalRa.v:94]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternVerticalHorizontalRa.v:169]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternVerticalHorizontalRa.v:171]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternVerticalHorizontalRa' (221#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternVerticalHorizontalRa.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternSolidBlue' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidBlue.v:48]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidBlue.v:93]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternSolidBlue_bluYuv' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidBlue_bluYuv.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternSolidBlue_bluYuv_rom' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidBlue_bluYuv.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidBlue_bluYuv.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_v_tpg_tpgPatternSolidBlue_bluYuv_rom.dat' is read successfully [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidBlue_bluYuv.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternSolidBlue_bluYuv_rom' (222#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidBlue_bluYuv.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternSolidBlue_bluYuv' (223#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidBlue_bluYuv.v:43]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidBlue.v:208]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidBlue.v:210]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidBlue.v:212]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidBlue.v:229]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidBlue.v:231]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternSolidBlue' (224#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidBlue.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternSolidGreen' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidGreen.v:48]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidGreen.v:93]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternSolidGreen_grnYuv' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidGreen_grnYuv.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternSolidGreen_grnYuv_rom' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidGreen_grnYuv.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidGreen_grnYuv.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_v_tpg_tpgPatternSolidGreen_grnYuv_rom.dat' is read successfully [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidGreen_grnYuv.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternSolidGreen_grnYuv_rom' (225#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidGreen_grnYuv.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternSolidGreen_grnYuv' (226#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidGreen_grnYuv.v:43]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidGreen.v:208]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidGreen.v:210]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidGreen.v:212]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidGreen.v:229]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidGreen.v:231]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternSolidGreen' (227#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidGreen.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternSolidRed' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidRed.v:48]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidRed.v:92]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternSolidRed_redYuv' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidRed_redYuv.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternSolidRed_redYuv_rom' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidRed_redYuv.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidRed_redYuv.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_v_tpg_tpgPatternSolidRed_redYuv_rom.dat' is read successfully [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidRed_redYuv.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternSolidRed_redYuv_rom' (228#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidRed_redYuv.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternSolidRed_redYuv' (229#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidRed_redYuv.v:43]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidRed.v:208]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidRed.v:210]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidRed.v:212]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidRed.v:229]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidRed.v:235]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternSolidRed' (230#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidRed.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPRBS' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPRBS.v:48]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPRBS.v:92]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPRBS.v:261]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPRBS' (231#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPRBS.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternSolidWhite' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidWhite.v:48]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidWhite.v:90]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidWhite.v:205]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidWhite.v:207]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidWhite.v:220]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidWhite.v:224]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternSolidWhite' (232#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidWhite.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternSolidBlack' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidBlack.v:48]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidBlack.v:203]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidBlack.v:205]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidBlack.v:220]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidBlack.v:222]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternSolidBlack' (233#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidBlack.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternHorizontalRamp' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternHorizontalRamp.v:48]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternHorizontalRamp.v:165]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternHorizontalRamp.v:167]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternHorizontalRamp' (234#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternHorizontalRamp.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternTemporalRamp' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternTemporalRamp.v:48]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternTemporalRamp.v:74]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternTemporalRamp' (235#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternTemporalRamp.v:48]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgBackground' (236#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgBackground.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgForeground' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgForeground.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternBox' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternBox.v:48]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternBox.v:392]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternBox.v:394]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternBox.v:396]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternBox.v:471]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternBox.v:473]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternBox.v:505]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternBox.v:507]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternBox' (237#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternBox.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHair' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHair.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHair_whiYuv_2' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHair_whiYuv_2.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHair_whiYuv_2_rom' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHair_whiYuv_2.v:9]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHair_whiYuv_2_rom.dat' is read successfully [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHair_whiYuv_2.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHair_whiYuv_2_rom' (238#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHair_whiYuv_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHair_whiYuv_2' (239#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHair_whiYuv_2.v:43]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHair.v:237]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHair.v:239]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHair.v:241]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHair.v:258]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHair.v:260]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHair.v:262]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHair.v:270]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHair' (240#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHair.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternMask' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternMask.v:48]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternMask.v:89]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternMask.v:91]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternMask.v:93]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgPatternMask' (241#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternMask.v:48]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_tpgForeground' (242#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgForeground.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_MultiPixStream2AXIvideo' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_MultiPixStream2AXIvideo.v:10]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_MultiPixStream2AXIvideo_mapComp' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_MultiPixStream2AXIvideo_mapComp.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_MultiPixStream2AXIvideo_mapComp_rom' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_MultiPixStream2AXIvideo_mapComp.v:9]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_v_tpg_MultiPixStream2AXIvideo_mapComp_rom.dat' is read successfully [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_MultiPixStream2AXIvideo_mapComp.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_MultiPixStream2AXIvideo_mapComp_rom' (243#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_MultiPixStream2AXIvideo_mapComp.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_MultiPixStream2AXIvideo_mapComp' (244#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_MultiPixStream2AXIvideo_mapComp.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_reg_unsigned_short_s' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_reg_unsigned_short_s.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_reg_unsigned_short_s' (245#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_reg_unsigned_short_s.v:10]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mux_3to1_sel2_8_1' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mux_3to1_sel2_8_1.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mux_3to1_sel2_8_1' (246#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mux_3to1_sel2_8_1.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_MultiPixStream2AXIvideo.v:683]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_MultiPixStream2AXIvideo' (247#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_MultiPixStream2AXIvideo.v:10]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_FIFO_v_tpg_bckgndYUV_V_val_0_V' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_FIFO_v_tpg_bckgndYUV_V_val_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_FIFO_v_tpg_bckgndYUV_V_val_0_V_shiftReg' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_FIFO_v_tpg_bckgndYUV_V_val_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_FIFO_v_tpg_bckgndYUV_V_val_0_V_shiftReg' (248#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_FIFO_v_tpg_bckgndYUV_V_val_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_FIFO_v_tpg_bckgndYUV_V_val_0_V' (249#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_FIFO_v_tpg_bckgndYUV_V_val_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_FIFO_v_tpg_bckgndYUV_V_val_1_V' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_FIFO_v_tpg_bckgndYUV_V_val_1_V.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_FIFO_v_tpg_bckgndYUV_V_val_1_V_shiftReg' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_FIFO_v_tpg_bckgndYUV_V_val_1_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_FIFO_v_tpg_bckgndYUV_V_val_1_V_shiftReg' (250#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_FIFO_v_tpg_bckgndYUV_V_val_1_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_FIFO_v_tpg_bckgndYUV_V_val_1_V' (251#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_FIFO_v_tpg_bckgndYUV_V_val_1_V.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_FIFO_v_tpg_bckgndYUV_V_val_2_V' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_FIFO_v_tpg_bckgndYUV_V_val_2_V.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_FIFO_v_tpg_bckgndYUV_V_val_2_V_shiftReg' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_FIFO_v_tpg_bckgndYUV_V_val_2_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_FIFO_v_tpg_bckgndYUV_V_val_2_V_shiftReg' (252#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_FIFO_v_tpg_bckgndYUV_V_val_2_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_FIFO_v_tpg_bckgndYUV_V_val_2_V' (253#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_FIFO_v_tpg_bckgndYUV_V_val_2_V.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_FIFO_v_tpg_ovrlayYUV_V_val_0_V' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_FIFO_v_tpg_ovrlayYUV_V_val_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_FIFO_v_tpg_ovrlayYUV_V_val_0_V_shiftReg' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_FIFO_v_tpg_ovrlayYUV_V_val_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_FIFO_v_tpg_ovrlayYUV_V_val_0_V_shiftReg' (254#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_FIFO_v_tpg_ovrlayYUV_V_val_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_FIFO_v_tpg_ovrlayYUV_V_val_0_V' (255#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_FIFO_v_tpg_ovrlayYUV_V_val_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_FIFO_v_tpg_ovrlayYUV_V_val_1_V' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_FIFO_v_tpg_ovrlayYUV_V_val_1_V.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_FIFO_v_tpg_ovrlayYUV_V_val_1_V_shiftReg' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_FIFO_v_tpg_ovrlayYUV_V_val_1_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_FIFO_v_tpg_ovrlayYUV_V_val_1_V_shiftReg' (256#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_FIFO_v_tpg_ovrlayYUV_V_val_1_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_FIFO_v_tpg_ovrlayYUV_V_val_1_V' (257#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_FIFO_v_tpg_ovrlayYUV_V_val_1_V.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_FIFO_v_tpg_ovrlayYUV_V_val_2_V' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_FIFO_v_tpg_ovrlayYUV_V_val_2_V.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_FIFO_v_tpg_ovrlayYUV_V_val_2_V_shiftReg' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_FIFO_v_tpg_ovrlayYUV_V_val_2_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_FIFO_v_tpg_ovrlayYUV_V_val_2_V_shiftReg' (258#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_FIFO_v_tpg_ovrlayYUV_V_val_2_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_FIFO_v_tpg_ovrlayYUV_V_val_2_V' (259#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_FIFO_v_tpg_ovrlayYUV_V_val_2_V.v:45]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg' (260#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg.v:55]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0' (261#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/synth/design_1_v_tpg_0_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1' (262#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2605]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:17333' bound to instance 'iic_0_scl_iobuf' of component 'IOBUF' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:145]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (263#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:17333' bound to instance 'iic_0_sda_iobuf' of component 'IOBUF' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:152]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:17333' bound to instance 'iic_1_scl_iobuf' of component 'IOBUF' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:159]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:17333' bound to instance 'iic_1_sda_iobuf' of component 'IOBUF' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (264#1) [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:45 ; elapsed = 00:15:55 . Memory (MB): peak = 1427.555 ; gain = 583.398 ; free physical = 3877 ; free virtual = 13620
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[70] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[69] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[68] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[67] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[62] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[61] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[60] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[59] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[52] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[51] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[50] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[44] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[43] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[42] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[41] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[34] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[33] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[32] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[31] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[26] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[25] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[24] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[23] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[16] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[15] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[14] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[7] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[6] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[5] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[71] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[70] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[69] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[68] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[67] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[62] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[61] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[60] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[59] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[53] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[52] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[51] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[50] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[44] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[43] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[42] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[41] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[34] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[33] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[32] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[31] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[26] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[25] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[24] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[23] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[16] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[15] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[14] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[7] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[6] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[5] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin I_MSTR_SCC:cache2mstr_command[7] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_basic_wrap.vhd:664]
INFO: [Synth 8-3295] tying undriven pin I_MSTR_SCC:cache2mstr_command[6] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_basic_wrap.vhd:664]
INFO: [Synth 8-3295] tying undriven pin I_MSTR_SCC:cache2mstr_command[5] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_basic_wrap.vhd:664]
INFO: [Synth 8-3295] tying undriven pin I_MSTR_SCC:cache2mstr_command[4] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_basic_wrap.vhd:664]
INFO: [Synth 8-3295] tying undriven pin I_MSTR_SCC:cache2mstr_command[3] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_basic_wrap.vhd:664]
INFO: [Synth 8-3295] tying undriven pin I_MSTR_SCC:cache2mstr_command[2] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_basic_wrap.vhd:664]
INFO: [Synth 8-3295] tying undriven pin I_MSTR_SCC:cache2mstr_command[1] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_basic_wrap.vhd:664]
INFO: [Synth 8-3295] tying undriven pin I_MSTR_SCC:cache2mstr_command[0] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_basic_wrap.vhd:664]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[16] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[15] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[14] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[7] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[6] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[5] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[16] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[15] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[14] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[7] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[6] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[5] to constant 0 [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:06:48 ; elapsed = 00:16:01 . Memory (MB): peak = 1427.555 ; gain = 583.398 ; free physical = 3877 ; free virtual = 13620
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Finished Parsing XDC File [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Parsing XDC File [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/constrs_1/imports/new/zedboard_custom_pins.xdc]
CRITICAL WARNING: [Vivado 12-4102] Property DIRECTION is only supported for pin planning projects. Please remove this constraint from your XDC for other project types. [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/constrs_1/imports/new/zedboard_custom_pins.xdc:1]
CRITICAL WARNING: [Vivado 12-4102] Property DIRECTION is only supported for pin planning projects. Please remove this constraint from your XDC for other project types. [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/constrs_1/imports/new/zedboard_custom_pins.xdc:2]
CRITICAL WARNING: [Vivado 12-4102] Property DIRECTION is only supported for pin planning projects. Please remove this constraint from your XDC for other project types. [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/constrs_1/imports/new/zedboard_custom_pins.xdc:3]
CRITICAL WARNING: [Vivado 12-4102] Property DIRECTION is only supported for pin planning projects. Please remove this constraint from your XDC for other project types. [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/constrs_1/imports/new/zedboard_custom_pins.xdc:4]
CRITICAL WARNING: [Vivado 12-4102] Property DIRECTION is only supported for pin planning projects. Please remove this constraint from your XDC for other project types. [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/constrs_1/imports/new/zedboard_custom_pins.xdc:5]
CRITICAL WARNING: [Vivado 12-4102] Property DIRECTION is only supported for pin planning projects. Please remove this constraint from your XDC for other project types. [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/constrs_1/imports/new/zedboard_custom_pins.xdc:6]
Finished Parsing XDC File [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/constrs_1/imports/new/zedboard_custom_pins.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/constrs_1/imports/new/zedboard_custom_pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ap/projects/zynq_project/vivado/camera2640_project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ap/projects/zynq_project/vivado/camera2640_project.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ap/projects/zynq_project/vivado/camera2640_project.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_clocks.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Finished Parsing XDC File [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_clocks.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Parsing XDC File [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0.xdc] for cell 'design_1_i/v_tpg_0/inst'
Finished Parsing XDC File [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0.xdc] for cell 'design_1_i/v_tpg_0/inst'
Parsing XDC File [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  FDR => FDRE: 12 instances
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1592.551 ; gain = 0.000 ; free physical = 3696 ; free virtual = 13461
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5870 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:07:07 ; elapsed = 00:16:48 . Memory (MB): peak = 1592.555 ; gain = 748.398 ; free physical = 3692 ; free virtual = 13457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:07:07 ; elapsed = 00:16:48 . Memory (MB): peak = 1592.555 ; gain = 748.398 ; free physical = 3692 ; free virtual = 13457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  /home/ap/projects/zynq_project/vivado/camera2640_project.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for design_1_i/axi_vdma_0/U0. (constraint file  /home/ap/projects/zynq_project/vivado/camera2640_project.runs/synth_1/dont_touch.xdc, line 49).
Applied set_property DONT_TOUCH = true for design_1_i/v_tpg_0/inst. (constraint file  /home/ap/projects/zynq_project/vivado/camera2640_project.runs/synth_1/dont_touch.xdc, line 57).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst. (constraint file  /home/ap/projects/zynq_project/vivado/camera2640_project.runs/synth_1/dont_touch.xdc, line 78).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst. (constraint file  /home/ap/projects/zynq_project/vivado/camera2640_project.runs/synth_1/dont_touch.xdc, line 83).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s01_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_vdma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_processing_system7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_tpg_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:07:08 ; elapsed = 00:16:49 . Memory (MB): peak = 1592.555 ; gain = 748.398 ; free physical = 3692 ; free virtual = 13457
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:823]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:763]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:763]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:275]
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:231]
INFO: [Synth 8-5546] ROM "read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:942]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:937]
INFO: [Synth 8-5546] ROM "ch2_ioc_irq_set_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_delay_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_dly_fast_incr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:1309]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:734]
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_addr_aligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_upper_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "var_ms_strb_index" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_eq_0_pre_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8414]
INFO: [Synth 8-5545] ROM "SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8414]
INFO: [Synth 8-5587] ROM size for "lvar_num_set" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "sig_dbc_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'sig_input_eof_reg_reg' into 'sig_cmd_reg_full_reg' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_scc.vhd:444]
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_last_strb" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:609]
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8414]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_vdma_v6_2_6_axis_dwidth_converter_v1_0_axisc_upsizer'
INFO: [Synth 8-5544] ROM "r0_reg_sel0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r0_reg_sel0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'GEN_DWIDTH_FLUSH_SOF.strm_not_finished_dwidth_reg' into 'GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_s2mm_axis_dwidth_converter.vhd:386]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sm.vhd:764]
INFO: [Synth 8-802] inferred FSM for state register 'dmacntrl_cs_reg' in module 'axi_vdma_sm'
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'cmnd_pending_reg' into 's_axis_cmd_tvalid_reg' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:334]
INFO: [Synth 8-5546] ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_sof_late_reg' into 'GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma.vhd:3430]
INFO: [Synth 8-5544] ROM "address_offset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:136]
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:222]
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:537]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:547]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:537]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:547]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_2_reg_711_reg' and it is trimmed from '9' to '8' bits. [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:325]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:537]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:547]
INFO: [Synth 8-5546] ROM "tmp_fu_122_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_138_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phitmp3_fu_468_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternZonePlate.v:542]
INFO: [Synth 8-5546] ROM "tmp_11_fu_309_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_5_fu_227_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard.v:334]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard.v:550]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard.v:550]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard.v:550]
INFO: [Synth 8-5546] ROM "tmp_91_fu_369_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_84_fu_276_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_87_fu_316_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars.v:330]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars.v:546]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars.v:546]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars.v:546]
INFO: [Synth 8-5546] ROM "tmp_32_fu_357_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_26_fu_272_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_28_fu_308_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch.v:235]
INFO: [Synth 8-5546] ROM "tmp_69_fu_294_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_70_fu_300_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_218_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_59_fu_212_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_76_fu_186_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_75_fu_180_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_66_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_19_fu_77_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_fu_102_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_48_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_76_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_fu_52_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_58_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_fu_52_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_58_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_fu_52_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_58_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_64_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_50_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_56_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_48_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_54_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_40_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_58_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_24_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternBox.v:471]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternBox.v:473]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternBox.v:451]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternBox.v:449]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternBox.v:451]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternBox.v:449]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternBox.v:451]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternBox.v:449]
INFO: [Synth 8-5546] ROM "tmp_s_fu_208_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_368_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_s_fu_104_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_73_fu_110_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_45_fu_56_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_303_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_reg_502_reg' and it is trimmed from '16' to '11' bits. [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_MultiPixStream2AXIvideo.v:436]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond1_fu_285_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp2_fu_354_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp_fu_340_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SM_RESET |                            00010 |                              000
                 SM_IDLE |                            00001 |                              001
               SM_ACTIVE |                            10000 |                              101
                  SM_END |                            01000 |                              011
        SM_END_TO_ACTIVE |                            00100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_vdma_v6_2_6_axis_dwidth_converter_v1_0_axisc_upsizer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              wait_pipe1 |                              001 |                              001
              wait_pipe2 |                              010 |                              010
            execute_xfer |                              011 |                              100
              check_done |                              100 |                              101
           calc_cmd_addr |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dmacntrl_cs_reg' using encoding 'sequential' in module 'axi_vdma_sm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:07:21 ; elapsed = 00:17:22 . Memory (MB): peak = 1592.555 ; gain = 748.398 ; free physical = 3699 ; free virtual = 13464
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:07:21 ; elapsed = 00:17:23 . Memory (MB): peak = 1592.559 ; gain = 748.402 ; free physical = 3699 ; free virtual = 13465
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "data41" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_285_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp2_fu_354_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp_fu_340_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' into 'gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:122]
INFO: [Synth 8-5546] ROM "ch2_delay_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_dly_fast_incr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_ioc_irq_set_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_CMD_FIFO/sig_init_reg_reg' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_CMD_FIFO/sig_init_reg2_reg' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg_reg' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg2_reg' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_upper_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_reset_reg_reg' into 'I_DRE_CNTL_FIFO/sig_init_reg_reg' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:234]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_stop_request_reg' into 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:229]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[15:0]' into 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[15:0]' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:944]
INFO: [Synth 8-5546] ROM "GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_pre_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_stop_request_reg' into 'ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sready_stop_reg_reg' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:194]
INFO: [Synth 8-5545] ROM "I_XD_FIFO/SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5587] ROM size for "SAME_WIDTH_NO_DRE.I_IBTTCC_STBS_SET/lvar_num_set" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "SAME_WIDTH_NO_DRE_WDC.I_WDC_STBS_SET/lvar_num_set" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:199]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_stop_request_reg' into 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sready_stop_reg_reg' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:194]
INFO: [Synth 8-5546] ROM "I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_DMA_REGISTER/threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'VIDEO_REG_I/GEN_SG_REGISTER.run_stop_d1_reg' into 'I_STS_MNGR/halted_clr_reg' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vidreg_module.vhd:314]
INFO: [Synth 8-4471] merging register 'DYNAMIC_MASTER_MODE_FRAME_CNT.valid_frame_sync_reg' into 'VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mngr.vhd:1287]
INFO: [Synth 8-4471] merging register 'DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_d1_reg' into 'I_SM/frame_sync_d1_reg' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mngr.vhd:1320]
INFO: [Synth 8-4471] merging register 'DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_d2_reg' into 'I_SM/frame_sync_d2_reg' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mngr.vhd:1321]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:459]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:537]
INFO: [Synth 8-5546] ROM "icmp_fu_138_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_122_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phitmp3_fu_468_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5547] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_tpg_reg_int_s_fu_177/ap_return_reg' and it is trimmed from '31' to '16' bits. [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_reg_int_s.v:34]
INFO: [Synth 8-5546] ROM "tmp_11_fu_309_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_5_fu_227_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "tmp_91_fu_369_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_87_fu_316_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "tmp_32_fu_357_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_28_fu_308_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_218_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_69_fu_294_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_70_fu_300_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "tmp_76_fu_186_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_fu_102_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_19_fu_77_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_76_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_48_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_52_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_58_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_52_p2" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'grp_v_tpg_tpgPatternSolidWhite_fu_539/ap_CS_fsm_reg[0:0]' into 'call_ret15_v_tpg_tpgPRBS_fu_526/ap_CS_fsm_reg[0:0]' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidWhite.v:128]
INFO: [Synth 8-4471] merging register 'grp_v_tpg_tpgPatternCrossHair_fu_278/ap_CS_fsm_reg[0:0]' into 'grp_v_tpg_tpgPatternBox_fu_251/ap_CS_fsm_reg[0:0]' [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHair.v:151]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_tpg_reg_unsigned_short_s_fu_247/ap_return_reg' and it is trimmed from '16' to '11' bits. [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_reg_unsigned_short_s.v:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_tpg_reg_unsigned_short_s_fu_253/ap_return_reg' and it is trimmed from '16' to '12' bits. [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_reg_unsigned_short_s.v:63]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:07:29 ; elapsed = 00:17:40 . Memory (MB): peak = 1592.559 ; gain = 748.402 ; free physical = 3702 ; free virtual = 13468
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:07:29 ; elapsed = 00:17:40 . Memory (MB): peak = 1592.559 ; gain = 748.402 ; free physical = 3702 ; free virtual = 13468

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternRainbow_fu_331/ap_CS_fsm_reg[0] ' (FDSE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\call_ret15_v_tpg_tpgPRBS_fu_526/ap_CS_fsm_reg[0] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternZonePlate_fu_340/ap_CS_fsm_reg[0] ' (FDSE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\call_ret15_v_tpg_tpgPRBS_fu_526/ap_CS_fsm_reg[0] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternRainbow_fu_331/ap_reg_ppstg_b_reg_674_pp0_it2_reg[0] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternRainbow_fu_331/tmp_196_cast_reg_686_reg[0] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternRainbow_fu_331/tmp_63_reg_696_reg[0] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternRainbow_fu_331/ap_reg_ppstg_p_tmp_s_reg_661_pp0_it2_reg[0] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternRainbow_fu_331/tmp_196_cast_reg_686_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternRainbow_fu_331/tmp_59_reg_681_reg[0] )
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternRainbow_fu_331/tmp_60_reg_691_reg[0] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternRainbow_fu_331/ap_reg_ppstg_p_tmp_s_reg_661_pp0_it2_reg[0] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidBlack_fu_548/ap_CS_fsm_reg[0] ' (FDSE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\call_ret15_v_tpg_tpgPRBS_fu_526/ap_CS_fsm_reg[0] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidBlue_fu_499/ap_CS_fsm_reg[0] ' (FDSE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\call_ret15_v_tpg_tpgPRBS_fu_526/ap_CS_fsm_reg[0] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidGreen_fu_508/ap_CS_fsm_reg[0] ' (FDSE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\call_ret15_v_tpg_tpgPRBS_fu_526/ap_CS_fsm_reg[0] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidRed_fu_517/ap_CS_fsm_reg[0] ' (FDSE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\call_ret15_v_tpg_tpgPRBS_fu_526/ap_CS_fsm_reg[0] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCheckerBoard_fu_364/ap_CS_fsm_reg[0] ' (FDSE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\call_ret15_v_tpg_tpgPRBS_fu_526/ap_CS_fsm_reg[0] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\call_ret13_v_tpg_tpgPatternVerticalHorizontalRa_fu_487/ap_CS_fsm_reg[0] ' (FDSE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\call_ret15_v_tpg_tpgPRBS_fu_526/ap_CS_fsm_reg[0] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCrossHatch_fu_430/ap_CS_fsm_reg[0] ' (FDSE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\call_ret15_v_tpg_tpgPRBS_fu_526/ap_CS_fsm_reg[0] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternTartanColorBars_fu_397/ap_CS_fsm_reg[0] ' (FDSE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\call_ret15_v_tpg_tpgPRBS_fu_526/ap_CS_fsm_reg[0] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternZonePlate_fu_340/tmp_18_reg_503_reg[6] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternZonePlate_fu_340/tmp_33_tr_reg_493_reg[25] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternZonePlate_fu_340/tmp_18_reg_503_reg[5] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternZonePlate_fu_340/tmp_33_tr_reg_493_reg[24] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternZonePlate_fu_340/tmp_18_reg_503_reg[3] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternZonePlate_fu_340/tmp_33_tr_reg_493_reg[22] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternZonePlate_fu_340/tmp_18_reg_503_reg[2] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternZonePlate_fu_340/tmp_33_tr_reg_493_reg[21] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternZonePlate_fu_340/tmp_18_reg_503_reg[1] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternZonePlate_fu_340/tmp_33_tr_reg_493_reg[20] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternZonePlate_fu_340/tmp_18_reg_503_reg[0] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternZonePlate_fu_340/tmp_33_tr_reg_493_reg[19] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternZonePlate_fu_340/tmp_18_reg_503_reg[4] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternZonePlate_fu_340/tmp_33_tr_reg_493_reg[23] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternZonePlate_fu_340/tmp_33_tr_reg_493_reg[26] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternZonePlate_fu_340/tmp_18_reg_503_reg[7] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternZonePlate_fu_340/tmp_21_reg_498_reg[0] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternZonePlate_fu_340/tmp_18_reg_503_reg[7] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternColorBars_fu_451/ap_CS_fsm_reg[0] ' (FDSE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\call_ret15_v_tpg_tpgPRBS_fu_526/ap_CS_fsm_reg[0] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\call_ret3_v_tpg_tpgPatternVerticalRamp_fu_475/ap_CS_fsm_reg[0] ' (FDSE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\call_ret15_v_tpg_tpgPRBS_fu_526/ap_CS_fsm_reg[0] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\call_ret2_v_tpg_tpgPatternHorizontalRamp_fu_557/ap_CS_fsm_reg[0] ' (FDSE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\call_ret15_v_tpg_tpgPRBS_fu_526/ap_CS_fsm_reg[0] '
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\call_ret15_v_tpg_tpgPRBS_fu_526/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\outpix_val_2_V_9_reg_1221_reg[0] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\outpix_val_1_V_10_reg_1216_reg[0] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_v223_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom_U/q0_reg[0] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_v223_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom_U/q0_reg[1] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_u226_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226_rom_U/q0_reg[0] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_v223_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom_U/q0_reg[1] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCrossHatch_fu_430/whiYuv_1_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[0] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCrossHatch_fu_430/whiYuv_1_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[1] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCrossHatch_fu_430/blkYuv_1_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[0] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCrossHatch_fu_430/blkYuv_1_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[1] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidWhite_fu_539/whiYuv_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[0] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidWhite_fu_539/whiYuv_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[1] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidBlack_fu_548/blkYuv_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[0] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidBlack_fu_548/blkYuv_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[1] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidBlue_fu_499/bluYuv_U/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidBlue_bluYuv_rom_U/q0_reg[0] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidBlue_fu_499/bluYuv_U/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidBlue_bluYuv_rom_U/q0_reg[3] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidRed_fu_517/redYuv_U/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidRed_redYuv_rom_U/q0_reg[0] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidRed_fu_517/redYuv_U/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidRed_redYuv_rom_U/q0_reg[4] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_y229_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y229_rom_U/q0_reg[0] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelRgb_b238_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b238_rom_U/q0_reg[0] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\outpix_val_2_V_9_reg_1221_reg[1] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\outpix_val_1_V_10_reg_1216_reg[1] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_v223_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom_U/q0_reg[1] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_v223_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom_U/q0_reg[2] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_u226_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226_rom_U/q0_reg[1] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_v223_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom_U/q0_reg[2] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCrossHatch_fu_430/whiYuv_1_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[1] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCrossHatch_fu_430/whiYuv_1_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[2] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCrossHatch_fu_430/blkYuv_1_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[1] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCrossHatch_fu_430/blkYuv_1_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[2] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternTartanColorBars_fu_397/tpgBarSelYuv_v222_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom_U/q0_reg[1] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternTartanColorBars_fu_397/tpgBarSelYuv_v222_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom_U/q0_reg[3] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternTartanColorBars_fu_397/tpgBarSelYuv_u225_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226_rom_U/q0_reg[1] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternTartanColorBars_fu_397/tpgBarSelYuv_u225_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226_rom_U/q0_reg[3] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternColorBars_fu_451/tpgBarSelYuv_v221_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom_U/q0_reg[1] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternColorBars_fu_451/tpgBarSelYuv_v221_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom_U/q0_reg[3] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternColorBars_fu_451/tpgBarSelYuv_u224_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226_rom_U/q0_reg[1] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternColorBars_fu_451/tpgBarSelYuv_u224_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226_rom_U/q0_reg[3] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidWhite_fu_539/whiYuv_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[1] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidWhite_fu_539/whiYuv_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[2] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidBlack_fu_548/blkYuv_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[1] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidBlack_fu_548/blkYuv_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[2] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidBlue_fu_499/bluYuv_U/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidBlue_bluYuv_rom_U/q0_reg[1] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidBlue_fu_499/bluYuv_U/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidBlue_bluYuv_rom_U/q0_reg[5] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidGreen_fu_508/grnYuv_U/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidGreen_grnYuv_rom_U/q0_reg[1] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidGreen_fu_508/grnYuv_U/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidGreen_grnYuv_rom_U/q0_reg[3] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidRed_fu_517/redYuv_U/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidRed_redYuv_rom_U/q0_reg[1] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidRed_fu_517/redYuv_U/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidRed_redYuv_rom_U/q0_reg[5] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_y229_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y229_rom_U/q0_reg[1] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelRgb_b238_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b238_rom_U/q0_reg[0] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\outpix_val_2_V_9_reg_1221_reg[2] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\outpix_val_1_V_10_reg_1216_reg[2] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_v223_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom_U/q0_reg[2] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_v223_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom_U/q0_reg[3] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_u226_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226_rom_U/q0_reg[2] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_v223_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom_U/q0_reg[3] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCrossHatch_fu_430/whiYuv_1_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[2] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCrossHatch_fu_430/whiYuv_1_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[3] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCrossHatch_fu_430/blkYuv_1_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[2] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCrossHatch_fu_430/blkYuv_1_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[3] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternTartanColorBars_fu_397/tpgBarSelYuv_v222_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom_U/q0_reg[2] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternTartanColorBars_fu_397/tpgBarSelYuv_v222_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom_U/q0_reg[4] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternTartanColorBars_fu_397/tpgBarSelYuv_u225_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226_rom_U/q0_reg[2] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternTartanColorBars_fu_397/tpgBarSelYuv_u225_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226_rom_U/q0_reg[4] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternColorBars_fu_451/tpgBarSelYuv_v221_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom_U/q0_reg[2] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternColorBars_fu_451/tpgBarSelYuv_v221_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom_U/q0_reg[4] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternColorBars_fu_451/tpgBarSelYuv_u224_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226_rom_U/q0_reg[2] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternColorBars_fu_451/tpgBarSelYuv_u224_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226_rom_U/q0_reg[4] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidWhite_fu_539/whiYuv_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[2] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidWhite_fu_539/whiYuv_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[3] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidBlack_fu_548/blkYuv_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[2] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidBlack_fu_548/blkYuv_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[3] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidBlue_fu_499/bluYuv_U/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidBlue_bluYuv_rom_U/q0_reg[2] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidBlue_fu_499/bluYuv_U/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidBlue_bluYuv_rom_U/q0_reg[4] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidGreen_fu_508/grnYuv_U/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidGreen_grnYuv_rom_U/q0_reg[2] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidGreen_fu_508/grnYuv_U/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidGreen_grnYuv_rom_U/q0_reg[4] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidRed_fu_517/redYuv_U/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidRed_redYuv_rom_U/q0_reg[2] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidRed_fu_517/redYuv_U/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidRed_redYuv_rom_U/q0_reg[6] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_y229_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y229_rom_U/q0_reg[2] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelRgb_b238_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b238_rom_U/q0_reg[0] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\outpix_val_2_V_9_reg_1221_reg[3] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\outpix_val_1_V_10_reg_1216_reg[3] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_v223_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom_U/q0_reg[3] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_v223_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom_U/q0_reg[4] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_u226_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226_rom_U/q0_reg[3] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_v223_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom_U/q0_reg[4] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCrossHatch_fu_430/whiYuv_1_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[3] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCrossHatch_fu_430/whiYuv_1_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[4] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCrossHatch_fu_430/blkYuv_1_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[3] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCrossHatch_fu_430/blkYuv_1_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[4] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternTartanColorBars_fu_397/tpgBarSelYuv_v222_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom_U/q0_reg[3] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternTartanColorBars_fu_397/tpgBarSelYuv_v222_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom_U/q0_reg[5] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternTartanColorBars_fu_397/tpgBarSelYuv_u225_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226_rom_U/q0_reg[3] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternTartanColorBars_fu_397/tpgBarSelYuv_u225_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226_rom_U/q0_reg[5] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternColorBars_fu_451/tpgBarSelYuv_v221_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom_U/q0_reg[3] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternColorBars_fu_451/tpgBarSelYuv_v221_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom_U/q0_reg[5] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternColorBars_fu_451/tpgBarSelYuv_u224_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226_rom_U/q0_reg[3] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternColorBars_fu_451/tpgBarSelYuv_u224_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226_rom_U/q0_reg[5] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidWhite_fu_539/whiYuv_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[3] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidWhite_fu_539/whiYuv_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[4] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidBlack_fu_548/blkYuv_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[3] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidBlack_fu_548/blkYuv_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[4] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_y229_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y229_rom_U/q0_reg[3] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelRgb_b238_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b238_rom_U/q0_reg[0] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\outpix_val_2_V_9_reg_1221_reg[4] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\outpix_val_1_V_10_reg_1216_reg[4] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_v223_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom_U/q0_reg[4] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_v223_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom_U/q0_reg[5] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_u226_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226_rom_U/q0_reg[4] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_v223_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom_U/q0_reg[5] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCrossHatch_fu_430/whiYuv_1_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[4] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCrossHatch_fu_430/whiYuv_1_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[5] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCrossHatch_fu_430/blkYuv_1_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[4] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCrossHatch_fu_430/blkYuv_1_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[5] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternTartanColorBars_fu_397/tpgBarSelYuv_u225_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226_rom_U/q0_reg[4] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternTartanColorBars_fu_397/tpgBarSelYuv_u225_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226_rom_U/q0_reg[6] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternColorBars_fu_451/tpgBarSelYuv_u224_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226_rom_U/q0_reg[4] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternColorBars_fu_451/tpgBarSelYuv_u224_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226_rom_U/q0_reg[6] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidWhite_fu_539/whiYuv_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[4] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidWhite_fu_539/whiYuv_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[5] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidBlack_fu_548/blkYuv_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[4] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidBlack_fu_548/blkYuv_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[5] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_y229_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y229_rom_U/q0_reg[4] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelRgb_b238_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b238_rom_U/q0_reg[0] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\outpix_val_2_V_9_reg_1221_reg[5] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\outpix_val_1_V_10_reg_1216_reg[5] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_v223_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom_U/q0_reg[5] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_v223_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom_U/q0_reg[6] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_u226_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226_rom_U/q0_reg[5] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_v223_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom_U/q0_reg[6] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCrossHatch_fu_430/whiYuv_1_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[5] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCrossHatch_fu_430/whiYuv_1_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[6] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCrossHatch_fu_430/blkYuv_1_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[5] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCrossHatch_fu_430/blkYuv_1_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[6] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternTartanColorBars_fu_397/tpgBarSelYuv_v222_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom_U/q0_reg[5] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternTartanColorBars_fu_397/tpgBarSelYuv_v222_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom_U/q0_reg[6] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternColorBars_fu_451/tpgBarSelYuv_v221_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom_U/q0_reg[5] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternColorBars_fu_451/tpgBarSelYuv_v221_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom_U/q0_reg[6] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidWhite_fu_539/whiYuv_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[5] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidWhite_fu_539/whiYuv_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[6] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidBlack_fu_548/blkYuv_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[5] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidBlack_fu_548/blkYuv_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[6] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidBlue_fu_499/bluYuv_U/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidBlue_bluYuv_rom_U/q0_reg[5] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidBlue_fu_499/bluYuv_U/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidBlue_bluYuv_rom_U/q0_reg[6] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidRed_fu_517/redYuv_U/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidRed_redYuv_rom_U/q0_reg[5] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidRed_fu_517/redYuv_U/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidRed_redYuv_rom_U/q0_reg[7] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_y229_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y229_rom_U/q0_reg[5] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelRgb_b238_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b238_rom_U/q0_reg[0] '
INFO: [Synth 8-3886] merging instance 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\outpix_val_2_V_9_reg_1221_reg[6] ' (FDE) to 'design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\outpix_val_1_V_10_reg_1216_reg[6] '
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_u226_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226_rom_U/q0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCrossHatch_fu_430/blkYuv_1_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidBlack_fu_548/blkYuv_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternSolidGreen_fu_508/grnYuv_U/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidGreen_grnYuv_rom_U/q0_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_u226_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226_rom_U/q0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/v_tpg_0/inst/v_tpg_tpgForeground_U0/\grp_v_tpg_tpgPatternCrossHair_fu_278/whiYuv_2_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHair_whiYuv_2_rom_U/q0_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/v_tpg_0/inst/v_tpg_tpgForeground_U0/\grp_v_tpg_tpgPatternBox_fu_251/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/v_tpg_0/inst/v_tpg_tpgForeground_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/v_tpg_0/inst/v_tpg_MultiPixStream2AXIvideo_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/\rdata_reg[31] )
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[31] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[30] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[29] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[28] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[27] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[26] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[25] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[24] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[23] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[22] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[21] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[20] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[19] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[18] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[17] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[16] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternRainbow_fu_331/ap_reg_ppiten_pp0_it1_reg ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternRainbow_fu_331/ap_reg_ppiten_pp0_it2_reg ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternRainbow_fu_331/ap_reg_ppiten_pp0_it3_reg ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternRainbow_fu_331/ap_reg_ppiten_pp0_it4_reg ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternRainbow_fu_331/tmp_59_reg_681_reg[0] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternRainbow_fu_331/tmp_196_cast_reg_686_reg[13] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternRainbow_fu_331/tmp8_reg_706_reg[6] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternRainbow_fu_331/tmp8_reg_706_reg[5] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternRainbow_fu_331/tmp8_reg_706_reg[4] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternRainbow_fu_331/tmp8_reg_706_reg[3] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternRainbow_fu_331/tmp8_reg_706_reg[2] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternRainbow_fu_331/tmp8_reg_706_reg[1] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternRainbow_fu_331/tmp8_reg_706_reg[0] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternRainbow_fu_331/ap_reg_ppstg_b_reg_674_pp0_it2_reg[0] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternRainbow_fu_331/tmp_63_reg_696_reg[0] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternRainbow_fu_331/tmp_60_reg_691_reg[0] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternZonePlate_fu_340/ap_reg_ppiten_pp0_it2_reg ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternZonePlate_fu_340/ap_reg_ppiten_pp0_it3_reg ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternZonePlate_fu_340/ap_reg_ppiten_pp0_it4_reg ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternZonePlate_fu_340/tmp_21_reg_498_reg[0] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternZonePlate_fu_340/tmp_18_reg_503_reg[6] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternZonePlate_fu_340/tmp_18_reg_503_reg[5] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternZonePlate_fu_340/tmp_18_reg_503_reg[3] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternZonePlate_fu_340/tmp_18_reg_503_reg[2] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternZonePlate_fu_340/tmp_18_reg_503_reg[1] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternZonePlate_fu_340/tmp_18_reg_503_reg[0] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternZonePlate_fu_340/tmp_18_reg_503_reg[4] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternZonePlate_fu_340/tmp_33_tr_reg_493_reg[26] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternCheckerBoard_fu_364/ap_reg_ppiten_pp0_it2_reg ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelRgb_r232_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_r232_rom_U/q0_reg[0] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelRgb_g235_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_g235_rom_U/q0_reg[0] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_v223_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom_U/q0_reg[0] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelRgb_b238_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b238_rom_U/q0_reg[0] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternCheckerBoard_fu_364/hBarSel_2_0_reg[2] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternCheckerBoard_fu_364/hBarSel_2_0_reg[1] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternCheckerBoard_fu_364/vBarSel_1_reg[7] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternCheckerBoard_fu_364/vBarSel_1_reg[6] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternCheckerBoard_fu_364/vBarSel_1_reg[5] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternCheckerBoard_fu_364/vBarSel_1_reg[4] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternCheckerBoard_fu_364/vBarSel_1_reg[3] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternCheckerBoard_fu_364/vBarSel_1_reg[2] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternCheckerBoard_fu_364/vBarSel_1_reg[1] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_v223_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom_U/q0_reg[1] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_u226_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226_rom_U/q0_reg[0] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_y229_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y229_rom_U/q0_reg[0] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_v223_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom_U/q0_reg[2] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_u226_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226_rom_U/q0_reg[1] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_y229_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y229_rom_U/q0_reg[1] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_v223_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom_U/q0_reg[3] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_u226_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226_rom_U/q0_reg[2] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_y229_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y229_rom_U/q0_reg[2] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_v223_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom_U/q0_reg[4] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_u226_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226_rom_U/q0_reg[3] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_y229_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y229_rom_U/q0_reg[3] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_v223_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom_U/q0_reg[5] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_u226_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226_rom_U/q0_reg[4] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_y229_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y229_rom_U/q0_reg[4] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_v223_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom_U/q0_reg[6] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_u226_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226_rom_U/q0_reg[5] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_y229_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y229_rom_U/q0_reg[5] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_u226_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226_rom_U/q0_reg[6] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_y229_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y229_rom_U/q0_reg[6] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_u226_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226_rom_U/q0_reg[7] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternCheckerBoard_fu_364/tpgBarSelYuv_v223_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom_U/q0_reg[7] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternTartanColorBars_fu_397/ap_reg_ppiten_pp0_it2_reg ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternTartanColorBars_fu_397/tpgBarSelYuv_u225_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226_rom_U/q0_reg[4] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternTartanColorBars_fu_397/tpgBarSelYuv_u225_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226_rom_U/q0_reg[3] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternTartanColorBars_fu_397/tpgBarSelYuv_u225_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226_rom_U/q0_reg[2] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternTartanColorBars_fu_397/tpgBarSelYuv_u225_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226_rom_U/q0_reg[1] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternTartanColorBars_fu_397/tpgBarSelRgb_g234_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_g235_rom_U/q0_reg[0] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternTartanColorBars_fu_397/tpgBarSelYuv_v222_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom_U/q0_reg[5] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternTartanColorBars_fu_397/tpgBarSelYuv_v222_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom_U/q0_reg[3] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternTartanColorBars_fu_397/tpgBarSelYuv_v222_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom_U/q0_reg[2] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternTartanColorBars_fu_397/tpgBarSelYuv_v222_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom_U/q0_reg[1] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternTartanColorBars_fu_397/tpgBarSelYuv_y228_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y229_rom_U/q0_reg[6] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternCrossHatch_fu_430/ap_reg_ppiten_pp0_it1_reg ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternCrossHatch_fu_430/blkYuv_1_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[6] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternCrossHatch_fu_430/blkYuv_1_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[5] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternCrossHatch_fu_430/blkYuv_1_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[4] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternCrossHatch_fu_430/blkYuv_1_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[3] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternCrossHatch_fu_430/blkYuv_1_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[2] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternCrossHatch_fu_430/blkYuv_1_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[1] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternCrossHatch_fu_430/blkYuv_1_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[0] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (\grp_v_tpg_tpgPatternCrossHatch_fu_430/whiYuv_1_U/design_1_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[8] ) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_tpgBackground.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:07:54 ; elapsed = 00:18:40 . Memory (MB): peak = 1592.559 ; gain = 748.402 ; free physical = 3690 ; free virtual = 13458
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:07:54 ; elapsed = 00:18:40 . Memory (MB): peak = 1592.559 ; gain = 748.402 ; free physical = 3690 ; free virtual = 13458

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:08:08 ; elapsed = 00:19:12 . Memory (MB): peak = 1777.551 ; gain = 933.395 ; free physical = 3505 ; free virtual = 13282
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:08:12 ; elapsed = 00:19:23 . Memory (MB): peak = 1811.574 ; gain = 967.418 ; free physical = 3472 ; free virtual = 13249
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/v_tpg_0/inst/\v_tpg_tpgBackground_U0/grp_v_tpg_tpgPatternSolidGreen_fu_508/grnYuv_U/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidGreen_grnYuv_rom_U/q0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/v_tpg_0/inst/\v_tpg_tpgBackground_U0/grp_v_tpg_tpgPatternSolidGreen_fu_508/grnYuv_U/design_1_v_tpg_0_0_v_tpg_tpgPatternSolidGreen_grnYuv_rom_U/q0_reg[7] )
INFO: [Synth 8-4480] The timing for the instance \v_tpg_tpgBackground_U0/grp_v_tpg_tpgPatternRainbow_fu_331/tpgSinTableArray_9bit_U/design_1_v_tpg_0_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit_rom_U/q0_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \v_tpg_tpgBackground_U0/grp_v_tpg_tpgPatternRainbow_fu_331/tpgSinTableArray_9bit_U/design_1_v_tpg_0_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit_rom_U/q0_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \v_tpg_tpgBackground_U0/grp_v_tpg_tpgPatternRainbow_fu_331/tpgSinTableArray_9bit_U/design_1_v_tpg_0_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit_rom_U/q2_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \v_tpg_tpgBackground_U0/grp_v_tpg_tpgPatternZonePlate_fu_340/tpgSinTableArray_U/design_1_v_tpg_0_0_v_tpg_tpgPatternZonePlate_tpgSinTableArray_rom_U/q0_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \v_tpg_tpgBackground_U0/grp_v_tpg_tpgPatternZonePlate_fu_340/tpgSinTableArray_U/design_1_v_tpg_0_0_v_tpg_tpgPatternZonePlate_tpgSinTableArray_rom_U/q0_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:08:23 ; elapsed = 00:19:49 . Memory (MB): peak = 1843.902 ; gain = 999.746 ; free physical = 3443 ; free virtual = 13219
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:08:23 ; elapsed = 00:19:49 . Memory (MB): peak = 1843.902 ; gain = 999.746 ; free physical = 3443 ; free virtual = 13219

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:08:23 ; elapsed = 00:19:49 . Memory (MB): peak = 1843.902 ; gain = 999.746 ; free physical = 3443 ; free virtual = 13219
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0] is being inverted and renamed to GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0]_inv.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1] is being inverted and renamed to GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 21 to 11 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 21 to 11 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ap/projects/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:08:26 ; elapsed = 00:19:55 . Memory (MB): peak = 1843.902 ; gain = 999.746 ; free physical = 3442 ; free virtual = 13219
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:08:26 ; elapsed = 00:19:56 . Memory (MB): peak = 1843.902 ; gain = 999.746 ; free physical = 3442 ; free virtual = 13219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'i_3_0' in module 'fifo_generator_v13_0_1_synth__parameterized2' to reference 'reset_blk_ramfifo' which has no pins
WARNING: [Synth 8-115] binding instance 'i_3_0' in module 'fifo_generator_v13_0_1_synth__parameterized3' to reference 'reset_blk_ramfifo__parameterized5' which has no pins
WARNING: [Synth 8-115] binding instance 'i_3_0' in module 'fifo_generator_v13_0_1_synth__parameterized1' to reference 'reset_blk_ramfifo__parameterized2' which has no pins
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:08:29 ; elapsed = 00:20:02 . Memory (MB): peak = 1843.902 ; gain = 999.746 ; free physical = 3442 ; free virtual = 13219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:08:29 ; elapsed = 00:20:02 . Memory (MB): peak = 1843.902 ; gain = 999.746 ; free physical = 3442 ; free virtual = 13219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:08:30 ; elapsed = 00:20:04 . Memory (MB): peak = 1843.902 ; gain = 999.746 ; free physical = 3442 ; free virtual = 13219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:08:30 ; elapsed = 00:20:04 . Memory (MB): peak = 1843.902 ; gain = 999.746 ; free physical = 3442 ; free virtual = 13219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     3|
|3     |CARRY4     |   341|
|4     |DSP48E1_4  |     1|
|5     |DSP48E1_5  |     1|
|6     |DSP48E1_6  |     1|
|7     |DSP48E1_7  |     1|
|8     |LUT1       |   860|
|9     |LUT2       |  1022|
|10    |LUT3       |  1422|
|11    |LUT4       |  1019|
|12    |LUT5       |  1127|
|13    |LUT6       |  1622|
|14    |MUXCY      |    24|
|15    |MUXF7      |    10|
|16    |PS7        |     1|
|17    |RAM32M     |     4|
|18    |RAM32X1D   |     1|
|19    |RAMB18E1   |     1|
|20    |RAMB18E1_1 |     2|
|21    |RAMB18E1_2 |     1|
|22    |RAMB36E1   |     1|
|23    |RAMB36E1_1 |     2|
|24    |RAMB36E1_2 |     1|
|25    |SRL16      |     1|
|26    |SRL16E     |   228|
|27    |SRLC32E    |   109|
|28    |FDCE       |    66|
|29    |FDPE       |    87|
|30    |FDR        |     8|
|31    |FDRE       |  6331|
|32    |FDSE       |   204|
|33    |IOBUF      |     4|
|34    |OBUF       |     2|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:08:30 ; elapsed = 00:20:04 . Memory (MB): peak = 1843.902 ; gain = 999.746 ; free physical = 3442 ; free virtual = 13219
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 862 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:08:11 ; elapsed = 00:19:17 . Memory (MB): peak = 1843.902 ; gain = 647.637 ; free physical = 3442 ; free virtual = 13219
Synthesis Optimization Complete : Time (s): cpu = 00:08:30 ; elapsed = 00:20:05 . Memory (MB): peak = 1843.902 ; gain = 999.746 ; free physical = 3442 ; free virtual = 13219
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 395 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 29 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 8 instances
  FDR => FDRE: 8 instances
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  SRL16 => SRL16E: 1 instances
  SRLC32E => SRL16E: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
1770 Infos, 378 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:33 ; elapsed = 00:20:12 . Memory (MB): peak = 1843.906 ; gain = 812.637 ; free physical = 3439 ; free virtual = 13219
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1843.906 ; gain = 0.000 ; free physical = 3435 ; free virtual = 13217
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.47 . Memory (MB): peak = 1843.906 ; gain = 0.000 ; free physical = 3435 ; free virtual = 13217
INFO: [Common 17-206] Exiting Vivado at Tue Mar  8 11:10:23 2016...
