/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [9:0] celloutsig_0_0z;
  wire [13:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [15:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [10:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire [8:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  reg [4:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_28z;
  wire [13:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [2:0] celloutsig_0_36z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_48z;
  wire [16:0] celloutsig_0_4z;
  wire celloutsig_0_56z;
  wire [4:0] celloutsig_0_57z;
  reg [14:0] celloutsig_0_5z;
  wire [26:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  reg [2:0] celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [14:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [25:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  reg [8:0] celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[116] ? in_data[142] : in_data[166];
  assign celloutsig_1_14z = celloutsig_1_6z ? celloutsig_1_5z[20] : celloutsig_1_7z;
  assign celloutsig_1_16z = !(celloutsig_1_14z ? celloutsig_1_15z : celloutsig_1_2z[13]);
  assign celloutsig_0_43z = celloutsig_0_17z ^ celloutsig_0_22z[2];
  assign celloutsig_1_6z = celloutsig_1_0z ^ celloutsig_1_4z;
  assign celloutsig_1_2z = { in_data[147:137], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } & in_data[181:167];
  assign celloutsig_0_10z = { celloutsig_0_2z[12:0], celloutsig_0_9z } & { celloutsig_0_6z[19:13], celloutsig_0_3z };
  assign celloutsig_0_21z = { celloutsig_0_18z[9:8], celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_11z } === in_data[35:19];
  assign celloutsig_0_28z = { celloutsig_0_2z[9:7], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_17z } === { celloutsig_0_0z[5:0], celloutsig_0_7z, celloutsig_0_12z };
  assign celloutsig_0_23z = { celloutsig_0_18z[5], celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_16z } >= celloutsig_0_13z[12:5];
  assign celloutsig_1_3z = { celloutsig_1_2z[9:2], celloutsig_1_0z, celloutsig_1_1z } > { celloutsig_1_2z[7:1], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_18z = { 10'h000, celloutsig_1_9z[0], celloutsig_1_3z } > { celloutsig_1_11z[3], celloutsig_1_0z, celloutsig_1_0z, 2'h0, celloutsig_1_13z[0], celloutsig_1_12z, celloutsig_1_6z };
  assign celloutsig_0_12z = celloutsig_0_6z[24:3] > { celloutsig_0_1z[1], celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_11z };
  assign celloutsig_0_56z = celloutsig_0_2z[7:4] <= { celloutsig_0_8z[1], celloutsig_0_11z, celloutsig_0_33z, celloutsig_0_48z };
  assign celloutsig_1_19z = { in_data[107], celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_16z, celloutsig_1_18z, celloutsig_1_6z, 2'h0, celloutsig_1_13z[0] } <= { celloutsig_1_12z, celloutsig_1_16z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_18z, 2'h0, celloutsig_1_13z[0], celloutsig_1_15z, celloutsig_1_1z };
  assign celloutsig_0_14z = { celloutsig_0_1z[3:2], celloutsig_0_12z, celloutsig_0_2z } <= celloutsig_0_4z;
  assign celloutsig_0_9z = celloutsig_0_5z[4:2] && celloutsig_0_3z[6:4];
  assign celloutsig_1_15z = celloutsig_1_8z[7] & ~(celloutsig_1_6z);
  assign celloutsig_0_11z = celloutsig_0_8z[2] & ~(celloutsig_0_1z[3]);
  assign celloutsig_0_16z = celloutsig_0_1z[2] & ~(celloutsig_0_10z[10]);
  assign celloutsig_0_4z = { celloutsig_0_3z[2:0], celloutsig_0_2z } * { celloutsig_0_1z[2:0], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_11z = { celloutsig_1_5z[5:1], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_3z } * { celloutsig_1_2z[12:8], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_36z = celloutsig_0_28z ? { celloutsig_0_2z[3], celloutsig_0_7z, celloutsig_0_21z } : { celloutsig_0_6z[2:1], celloutsig_0_17z };
  assign celloutsig_1_12z = celloutsig_1_9z[0] ? { in_data[157:154], celloutsig_1_6z } : { in_data[114:111], celloutsig_1_7z };
  assign celloutsig_0_8z = celloutsig_0_5z[11] ? celloutsig_0_6z[18:16] : celloutsig_0_2z[12:10];
  assign celloutsig_1_7z = { in_data[168:145], celloutsig_1_0z, celloutsig_1_6z } != { celloutsig_1_5z[18:8], celloutsig_1_2z };
  assign celloutsig_1_5z = - { in_data[149:127], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_2z = - in_data[18:5];
  assign celloutsig_0_1z = celloutsig_0_0z[5:2] | in_data[21:18];
  assign celloutsig_0_33z = | { celloutsig_0_5z[13:12], celloutsig_0_23z };
  assign celloutsig_0_48z = | { celloutsig_0_6z[23:22], celloutsig_0_43z, celloutsig_0_33z };
  assign celloutsig_1_1z = in_data[124] & celloutsig_1_0z;
  assign celloutsig_1_4z = celloutsig_1_0z & celloutsig_1_2z[14];
  assign celloutsig_0_17z = celloutsig_0_9z & celloutsig_0_8z[2];
  assign celloutsig_0_7z = | in_data[86:72];
  assign celloutsig_0_13z = { celloutsig_0_10z[13:1], celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_11z } >> { celloutsig_0_6z[22:8], celloutsig_0_12z };
  assign celloutsig_0_18z = { celloutsig_0_13z[12:3], celloutsig_0_14z } >> celloutsig_0_5z[12:2];
  assign celloutsig_0_3z = celloutsig_0_2z[7:1] <<< celloutsig_0_0z[6:0];
  assign celloutsig_0_20z = celloutsig_0_0z[8:0] >>> in_data[29:21];
  assign celloutsig_0_6z = { celloutsig_0_2z[13:11], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } - { celloutsig_0_5z[10:8], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_57z = { celloutsig_0_36z[0], celloutsig_0_35z, celloutsig_0_9z, celloutsig_0_48z, celloutsig_0_43z } ^ celloutsig_0_18z[6:2];
  assign celloutsig_0_35z = ~((celloutsig_0_33z & celloutsig_0_20z[2]) | celloutsig_0_30z);
  assign celloutsig_0_19z = ~((celloutsig_0_14z & celloutsig_0_12z) | celloutsig_0_9z);
  assign celloutsig_0_30z = ~((celloutsig_0_0z[1] & celloutsig_0_17z) | celloutsig_0_14z);
  always_latch
    if (celloutsig_1_18z) celloutsig_0_0z = 10'h000;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[51:42];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_5z = 15'h0000;
    else if (clkin_data[0]) celloutsig_0_5z = { celloutsig_0_0z[7:0], celloutsig_0_3z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_8z = 9'h000;
    else if (clkin_data[32]) celloutsig_1_8z = in_data[118:110];
  always_latch
    if (!clkin_data[64]) celloutsig_1_10z = 3'h0;
    else if (clkin_data[32]) celloutsig_1_10z = celloutsig_1_8z[8:6];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_22z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_22z = celloutsig_0_6z[26:22];
  assign celloutsig_1_9z[0] = celloutsig_1_2z[1] ^ celloutsig_1_7z;
  assign celloutsig_1_13z[0] = celloutsig_1_1z & celloutsig_1_7z;
  assign celloutsig_1_13z[2:1] = 2'h0;
  assign celloutsig_1_9z[10:1] = 10'h000;
  assign { out_data[128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_56z, celloutsig_0_57z };
endmodule
