

================================================================
== Vivado HLS Report for 'cache_update'
================================================================
* Date:           Fri Dec  6 23:49:07 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_64th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.853 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      317|      317| 3.170 us | 3.170 us |  317|  317|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CACHE_UPDATE_LOOP_1     |      316|      316|       158|          -|          -|     2|    no    |
        | + CACHE_UPDATE_LOOP_2    |      156|      156|        26|          -|          -|     6|    no    |
        |  ++ CACHE_UPDATE_LOOP_3  |       24|       24|         2|          -|          -|    12|    no    |
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    259|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        1|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|     60|    -|
|Register         |        -|      -|      61|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      0|      61|    319|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |k_cache_V_U  |cache_update_k_cajbC  |        1|  0|   0|    0|   120|   24|     1|         2880|
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                      |        1|  0|   0|    0|   120|   24|     1|         2880|
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln203_6_fu_350_p2  |     +    |      0|  0|  15|           9|           9|
    |add_ln203_fu_279_p2    |     +    |      0|  0|  15|           7|           7|
    |add_ln204_4_fu_244_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln204_5_fu_340_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln204_6_fu_355_p2  |     +    |      0|  0|  15|           6|           6|
    |add_ln204_fu_170_p2    |     +    |      0|  0|  15|           5|           5|
    |i_fu_144_p2            |     +    |      0|  0|  10|           2|           1|
    |j_fu_230_p2            |     +    |      0|  0|  12|           3|           1|
    |k_fu_322_p2            |     +    |      0|  0|  13|           4|           1|
    |sub_ln203_5_fu_304_p2  |     -    |      0|  0|  15|           9|           9|
    |sub_ln203_fu_200_p2    |     -    |      0|  0|  15|           6|           6|
    |sub_ln204_2_fu_273_p2  |     -    |      0|  0|  15|           8|           8|
    |sub_ln204_fu_218_p2    |     -    |      0|  0|  15|           6|           6|
    |icmp_ln201_fu_138_p2   |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln202_fu_224_p2   |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln203_fu_316_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln204_fu_310_p2   |   icmp   |      0|  0|   9|           3|           3|
    |cache_out_V_d0         |  select  |      0|  0|  38|           1|          38|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 259|          91|         123|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  33|          6|    1|          6|
    |i_0_reg_105  |   9|          2|    2|          4|
    |j_0_reg_116  |   9|          2|    3|          6|
    |k_0_reg_127  |   9|          2|    4|          8|
    +-------------+----+-----------+-----+-----------+
    |Total        |  60|         12|   10|         24|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+---+----+-----+-----------+
    |         Name        | FF| LUT| Bits| Const Bits|
    +---------------------+---+----+-----+-----------+
    |add_ln203_6_reg_440  |  9|   0|    9|          0|
    |add_ln204_reg_389    |  5|   0|    5|          0|
    |ap_CS_fsm            |  5|   0|    5|          0|
    |i_0_reg_105          |  2|   0|    2|          0|
    |i_reg_384            |  2|   0|    2|          0|
    |icmp_ln204_reg_422   |  1|   0|    1|          0|
    |j_0_reg_116          |  3|   0|    3|          0|
    |j_reg_407            |  3|   0|    3|          0|
    |k_0_reg_127          |  4|   0|    4|          0|
    |k_reg_430            |  4|   0|    4|          0|
    |sext_ln203_reg_394   |  6|   0|    7|          1|
    |sub_ln203_5_reg_417  |  7|   0|    9|          2|
    |sub_ln204_2_reg_412  |  6|   0|    8|          2|
    |sub_ln204_reg_399    |  4|   0|    6|          2|
    +---------------------+---+----+-----+-----------+
    |Total                | 61|   0|   68|          7|
    +---------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | cache_update | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | cache_update | return value |
|ap_start              |  in |    1| ap_ctrl_hs | cache_update | return value |
|ap_done               | out |    1| ap_ctrl_hs | cache_update | return value |
|ap_idle               | out |    1| ap_ctrl_hs | cache_update | return value |
|ap_ready              | out |    1| ap_ctrl_hs | cache_update | return value |
|cache_out_V_address0  | out |    8|  ap_memory |  cache_out_V |     array    |
|cache_out_V_ce0       | out |    1|  ap_memory |  cache_out_V |     array    |
|cache_out_V_we0       | out |    1|  ap_memory |  cache_out_V |     array    |
|cache_out_V_d0        | out |   38|  ap_memory |  cache_out_V |     array    |
|update_0_V_address0   | out |    5|  ap_memory |  update_0_V  |     array    |
|update_0_V_ce0        | out |    1|  ap_memory |  update_0_V  |     array    |
|update_0_V_q0         |  in |   38|  ap_memory |  update_0_V  |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

