#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_start", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_done", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_idle", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_ready", 1, hls_out, -1, "", "", 1),
	Port_Property("a_0_address0", 3, hls_out, 0, "ap_memory", "mem_address", 1),
	Port_Property("a_0_ce0", 1, hls_out, 0, "ap_memory", "mem_ce", 1),
	Port_Property("a_0_q0", 32, hls_in, 0, "ap_memory", "mem_dout", 1),
	Port_Property("a_1_address0", 3, hls_out, 1, "ap_memory", "mem_address", 1),
	Port_Property("a_1_ce0", 1, hls_out, 1, "ap_memory", "mem_ce", 1),
	Port_Property("a_1_q0", 32, hls_in, 1, "ap_memory", "mem_dout", 1),
	Port_Property("a_2_address0", 3, hls_out, 2, "ap_memory", "mem_address", 1),
	Port_Property("a_2_ce0", 1, hls_out, 2, "ap_memory", "mem_ce", 1),
	Port_Property("a_2_q0", 32, hls_in, 2, "ap_memory", "mem_dout", 1),
	Port_Property("a_3_address0", 3, hls_out, 3, "ap_memory", "mem_address", 1),
	Port_Property("a_3_ce0", 1, hls_out, 3, "ap_memory", "mem_ce", 1),
	Port_Property("a_3_q0", 32, hls_in, 3, "ap_memory", "mem_dout", 1),
	Port_Property("a_4_address0", 3, hls_out, 4, "ap_memory", "mem_address", 1),
	Port_Property("a_4_ce0", 1, hls_out, 4, "ap_memory", "mem_ce", 1),
	Port_Property("a_4_q0", 32, hls_in, 4, "ap_memory", "mem_dout", 1),
	Port_Property("a_5_address0", 3, hls_out, 5, "ap_memory", "mem_address", 1),
	Port_Property("a_5_ce0", 1, hls_out, 5, "ap_memory", "mem_ce", 1),
	Port_Property("a_5_q0", 32, hls_in, 5, "ap_memory", "mem_dout", 1),
	Port_Property("b_0_0", 32, hls_in, 6, "ap_none", "in_data", 1),
	Port_Property("b_0_1", 32, hls_in, 7, "ap_none", "in_data", 1),
	Port_Property("b_0_2", 32, hls_in, 8, "ap_none", "in_data", 1),
	Port_Property("b_0_3", 32, hls_in, 9, "ap_none", "in_data", 1),
	Port_Property("b_0_4", 32, hls_in, 10, "ap_none", "in_data", 1),
	Port_Property("b_0_5", 32, hls_in, 11, "ap_none", "in_data", 1),
	Port_Property("b_1_0", 32, hls_in, 12, "ap_none", "in_data", 1),
	Port_Property("b_1_1", 32, hls_in, 13, "ap_none", "in_data", 1),
	Port_Property("b_1_2", 32, hls_in, 14, "ap_none", "in_data", 1),
	Port_Property("b_1_3", 32, hls_in, 15, "ap_none", "in_data", 1),
	Port_Property("b_1_4", 32, hls_in, 16, "ap_none", "in_data", 1),
	Port_Property("b_1_5", 32, hls_in, 17, "ap_none", "in_data", 1),
	Port_Property("b_2_0", 32, hls_in, 18, "ap_none", "in_data", 1),
	Port_Property("b_2_1", 32, hls_in, 19, "ap_none", "in_data", 1),
	Port_Property("b_2_2", 32, hls_in, 20, "ap_none", "in_data", 1),
	Port_Property("b_2_3", 32, hls_in, 21, "ap_none", "in_data", 1),
	Port_Property("b_2_4", 32, hls_in, 22, "ap_none", "in_data", 1),
	Port_Property("b_2_5", 32, hls_in, 23, "ap_none", "in_data", 1),
	Port_Property("b_3_0", 32, hls_in, 24, "ap_none", "in_data", 1),
	Port_Property("b_3_1", 32, hls_in, 25, "ap_none", "in_data", 1),
	Port_Property("b_3_2", 32, hls_in, 26, "ap_none", "in_data", 1),
	Port_Property("b_3_3", 32, hls_in, 27, "ap_none", "in_data", 1),
	Port_Property("b_3_4", 32, hls_in, 28, "ap_none", "in_data", 1),
	Port_Property("b_3_5", 32, hls_in, 29, "ap_none", "in_data", 1),
	Port_Property("b_4_0", 32, hls_in, 30, "ap_none", "in_data", 1),
	Port_Property("b_4_1", 32, hls_in, 31, "ap_none", "in_data", 1),
	Port_Property("b_4_2", 32, hls_in, 32, "ap_none", "in_data", 1),
	Port_Property("b_4_3", 32, hls_in, 33, "ap_none", "in_data", 1),
	Port_Property("b_4_4", 32, hls_in, 34, "ap_none", "in_data", 1),
	Port_Property("b_4_5", 32, hls_in, 35, "ap_none", "in_data", 1),
	Port_Property("b_5_0", 32, hls_in, 36, "ap_none", "in_data", 1),
	Port_Property("b_5_1", 32, hls_in, 37, "ap_none", "in_data", 1),
	Port_Property("b_5_2", 32, hls_in, 38, "ap_none", "in_data", 1),
	Port_Property("b_5_3", 32, hls_in, 39, "ap_none", "in_data", 1),
	Port_Property("b_5_4", 32, hls_in, 40, "ap_none", "in_data", 1),
	Port_Property("b_5_5", 32, hls_in, 41, "ap_none", "in_data", 1),
	Port_Property("out_0_address0", 3, hls_out, 42, "ap_memory", "mem_address", 1),
	Port_Property("out_0_ce0", 1, hls_out, 42, "ap_memory", "mem_ce", 1),
	Port_Property("out_0_we0", 1, hls_out, 42, "ap_memory", "mem_we", 1),
	Port_Property("out_0_d0", 32, hls_out, 42, "ap_memory", "mem_din", 1),
	Port_Property("out_1_address0", 3, hls_out, 43, "ap_memory", "mem_address", 1),
	Port_Property("out_1_ce0", 1, hls_out, 43, "ap_memory", "mem_ce", 1),
	Port_Property("out_1_we0", 1, hls_out, 43, "ap_memory", "mem_we", 1),
	Port_Property("out_1_d0", 32, hls_out, 43, "ap_memory", "mem_din", 1),
	Port_Property("out_2_address0", 3, hls_out, 44, "ap_memory", "mem_address", 1),
	Port_Property("out_2_ce0", 1, hls_out, 44, "ap_memory", "mem_ce", 1),
	Port_Property("out_2_we0", 1, hls_out, 44, "ap_memory", "mem_we", 1),
	Port_Property("out_2_d0", 32, hls_out, 44, "ap_memory", "mem_din", 1),
	Port_Property("out_3_address0", 3, hls_out, 45, "ap_memory", "mem_address", 1),
	Port_Property("out_3_ce0", 1, hls_out, 45, "ap_memory", "mem_ce", 1),
	Port_Property("out_3_we0", 1, hls_out, 45, "ap_memory", "mem_we", 1),
	Port_Property("out_3_d0", 32, hls_out, 45, "ap_memory", "mem_din", 1),
	Port_Property("out_4_address0", 3, hls_out, 46, "ap_memory", "mem_address", 1),
	Port_Property("out_4_ce0", 1, hls_out, 46, "ap_memory", "mem_ce", 1),
	Port_Property("out_4_we0", 1, hls_out, 46, "ap_memory", "mem_we", 1),
	Port_Property("out_4_d0", 32, hls_out, 46, "ap_memory", "mem_din", 1),
	Port_Property("out_5_address0", 3, hls_out, 47, "ap_memory", "mem_address", 1),
	Port_Property("out_5_ce0", 1, hls_out, 47, "ap_memory", "mem_ce", 1),
	Port_Property("out_5_we0", 1, hls_out, 47, "ap_memory", "mem_we", 1),
	Port_Property("out_5_d0", 32, hls_out, 47, "ap_memory", "mem_din", 1),
};
const char* HLS_Design_Meta::dut_name = "mmult_hw";
