;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 27/07/2017 00:53:11
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0x0000000402A4  	GOTO	_main
0x0004	0x000000  	0
0x0006	0x000000  	0
0x0008	0x000000  	0
0x000A	0x000000  	0
0x000C	0x000000  	0
0x000E	0x000000  	0
0x0010	0x000000  	0
0x0012	0x000000  	0
0x0014	0x0002DC  	732
0x0016	0x000000  	0
0x0018	0x000000  	0
0x001A	0x000000  	0
0x001C	0x000000  	0
0x001E	0x000000  	0
0x0020	0x000000  	0
0x0022	0x000000  	0
0x0024	0x000000  	0
0x0026	0x000000  	0
0x0028	0x000000  	0
0x002A	0x000000  	0
0x002C	0x000000  	0
0x002E	0x000000  	0
0x0030	0x000000  	0
0x0032	0x000000  	0
0x0034	0x000000  	0
0x0036	0x000000  	0
0x0038	0x000000  	0
0x003A	0x000000  	0
0x003C	0x000000  	0
0x003E	0x000000  	0
0x0040	0x000000  	0
0x0042	0x000000  	0
0x0044	0x000000  	0
0x0046	0x000000  	0
0x0048	0x000000  	0
0x004A	0x000000  	0
0x004C	0x000000  	0
0x004E	0x000000  	0
0x0050	0x000000  	0
0x0052	0x000000  	0
0x0054	0x000000  	0
0x0056	0x000000  	0
0x0058	0x000000  	0
0x005A	0x000000  	0
0x005C	0x000000  	0
0x005E	0x000000  	0
0x0060	0x000000  	0
0x0062	0x000000  	0
0x0064	0x000000  	0
0x0066	0x000000  	0
0x0068	0x000000  	0
0x006A	0x000000  	0
0x006C	0x000000  	0
0x006E	0x000000  	0
0x0070	0x000000  	0
0x0072	0x000000  	0
0x0074	0x000000  	0
0x0076	0x000000  	0
0x0078	0x000000  	0
0x007A	0x000000  	0
0x007C	0x000000  	0
0x007E	0x000000  	0
0x0080	0x000000  	0
0x0082	0x000000  	0
0x0084	0x000000  	0
0x0086	0x000000  	0
0x0088	0x000000  	0
0x008A	0x000000  	0
0x008C	0x000000  	0
0x008E	0x000000  	0
0x0090	0x000000  	0
0x0092	0x000000  	0
0x0094	0x000000  	0
0x0096	0x000000  	0
0x0098	0x000000  	0
0x009A	0x000000  	0
0x009C	0x000000  	0
0x009E	0x000000  	0
0x00A0	0x000000  	0
0x00A2	0x000000  	0
0x00A4	0x000000  	0
0x00A6	0x000000  	0
0x00A8	0x000000  	0
0x00AA	0x000000  	0
0x00AC	0x000000  	0
0x00AE	0x000000  	0
0x00B0	0x000000  	0
0x00B2	0x000000  	0
0x00B4	0x000000  	0
0x00B6	0x000000  	0
0x00B8	0x000000  	0
0x00BA	0x000000  	0
0x00BC	0x000000  	0
0x00BE	0x000000  	0
0x00C0	0x000000  	0
0x00C2	0x000000  	0
0x00C4	0x000000  	0
0x00C6	0x000000  	0
0x00C8	0x000000  	0
0x00CA	0x000000  	0
0x00CC	0x000000  	0
0x00CE	0x000000  	0
0x00D0	0x000000  	0
0x00D2	0x000000  	0
0x00D4	0x000000  	0
0x00D6	0x000000  	0
0x00D8	0x000000  	0
0x00DA	0x000000  	0
0x00DC	0x000000  	0
0x00DE	0x000000  	0
0x00E0	0x000000  	0
0x00E2	0x000000  	0
0x00E4	0x000000  	0
0x00E6	0x000000  	0
0x00E8	0x000000  	0
0x00EA	0x000000  	0
0x00EC	0x000000  	0
0x00EE	0x000000  	0
0x00F0	0x000000  	0
0x00F2	0x000000  	0
0x00F4	0x000000  	0
0x00F6	0x000000  	0
0x00F8	0x000000  	0
0x00FA	0x000000  	0
0x00FC	0x000000  	0
0x00FE	0x000000  	0
_main:
0x02A4	0x2080CF  	MOV	#2060, W15
0x02A6	0x20FFF0  	MOV	#4095, W0
0x02A8	0xB7A020  	MOV	WREG, SPLIM
0x02AA	0x200000  	MOV	#0, W0
0x02AC	0xB7A034  	MOV	WREG, PSVPAG
0x02AE	0x200040  	MOV	#4, W0
0x02B0	0xB72044  	IOR	CORCON
0x02B2	0x000000020314  	CALL	788
;Nuova Torretta Lap Timer.c,17 :: 		void main() {
;Nuova Torretta Lap Timer.c,18 :: 		InitExternalInterrupt();
0x02B6	0x781F8A  	PUSH	W10
0x02B8	0x781F8B  	PUSH	W11
0x02BA	0x07FFA4  	RCALL	_InitExternalInterrupt
;Nuova Torretta Lap Timer.c,20 :: 		UART1_Init(BAUDRATE);
0x02BC	0x22580A  	MOV	#9600, W10
0x02BE	0x20000B  	MOV	#0, W11
0x02C0	0x07FFAF  	RCALL	_UART1_Init
;Nuova Torretta Lap Timer.c,21 :: 		Delay_ms(200);
0x02C2	0x2000B8  	MOV	#11, W8
0x02C4	0x22C2D7  	MOV	#11309, W7
L_main2:
0x02C6	0xED200E  	DEC	W7
0x02C8	0x3AFFFE  	BRA NZ	L_main2
0x02CA	0xED2010  	DEC	W8
0x02CC	0x3AFFFC  	BRA NZ	L_main2
;Nuova Torretta Lap Timer.c,23 :: 		while(x);
L_main4:
0x02CE	0x208000  	MOV	#lo_addr(_x), W0
0x02D0	0xE00010  	CP0	[W0]
0x02D2	0x320001  	BRA Z	L_main5
L__main8:
0x02D4	0x37FFFC  	BRA	L_main4
L_main5:
;Nuova Torretta Lap Timer.c,24 :: 		}
L_end_main:
0x02D6	0x7805CF  	POP	W11
0x02D8	0x78054F  	POP	W10
L__main_end_loop:
0x02DA	0x37FFFF  	BRA	L__main_end_loop
; end of _main
_InitExternalInterrupt:
;Nuova Torretta Lap Timer.c,28 :: 		void InitExternalInterrupt() {
;Nuova Torretta Lap Timer.c,29 :: 		INTCON2 = 0;
0x0204	0xEF2082  	CLR	INTCON2
;Nuova Torretta Lap Timer.c,31 :: 		INTCON2bits.INT0EP = 0;
0x0206	0xA90082  	BCLR	INTCON2bits, #0
;Nuova Torretta Lap Timer.c,32 :: 		IFS0bits.INT0IF = 0;
0x0208	0xA90084  	BCLR	IFS0bits, #0
;Nuova Torretta Lap Timer.c,33 :: 		IPC3bits.CNIP = 0x05;
0x020A	0x250000  	MOV	#20480, W0
0x020C	0x780080  	MOV	W0, W1
0x020E	0x2009A0  	MOV	#lo_addr(IPC3bits), W0
0x0210	0x688090  	XOR	W1, [W0], W1
0x0212	0x270000  	MOV	#28672, W0
0x0214	0x608080  	AND	W1, W0, W1
0x0216	0x2009A0  	MOV	#lo_addr(IPC3bits), W0
0x0218	0x688090  	XOR	W1, [W0], W1
0x021A	0x8804D1  	MOV	W1, IPC3bits
;Nuova Torretta Lap Timer.c,34 :: 		IEC0bits.INT0IE = 1;
0x021C	0xA8008C  	BSET	IEC0bits, #0
;Nuova Torretta Lap Timer.c,35 :: 		}
L_end_InitExternalInterrupt:
0x021E	0x060000  	RETURN
; end of _InitExternalInterrupt
_UART1_Init:
0x0220	0xFA0008  	LNK	#8
;__Lib_UART_1_p30.c,114 :: 		
;__Lib_UART_1_p30.c,117 :: 		
0x0222	0x201780  	MOV	#lo_addr(_UART1_Write), W0
0x0224	0x884050  	MOV	W0, _UART_Wr_Ptr
;__Lib_UART_1_p30.c,118 :: 		
0x0226	0x2FFFF0  	MOV	#lo_addr(_UART1_Read), W0
0x0228	0x884040  	MOV	W0, _UART_Rd_Ptr
;__Lib_UART_1_p30.c,119 :: 		
0x022A	0x2FFFF0  	MOV	#lo_addr(_UART1_Data_Ready), W0
0x022C	0x884030  	MOV	W0, _UART_Rdy_Ptr
;__Lib_UART_1_p30.c,120 :: 		
0x022E	0x2FFFF0  	MOV	#lo_addr(_UART1_Tx_Idle), W0
0x0230	0x884020  	MOV	W0, _UART_Tx_Idle_Ptr
;__Lib_UART_1_p30.c,125 :: 		
0x0232	0xEF220C  	CLR	U1MODE
;__Lib_UART_1_p30.c,126 :: 		
0x0234	0x280000  	MOV	#32768, W0
0x0236	0xB7A20E  	MOV	WREG, U1STA
;__Lib_UART_1_p30.c,127 :: 		
0x0238	0x07FFCF  	RCALL	_Get_Fosc_kHz
;__Lib_UART_1_p30.c,130 :: 		
0x023A	0x203E82  	MOV	#1000, W2
0x023C	0x200003  	MOV	#0, W3
0x023E	0x07FF60  	RCALL	__Multiply_32x32
; tmp start address is: 8 (W4)
0x0240	0xBE0200  	MOV.D	W0, W4
;__Lib_UART_1_p30.c,133 :: 		
0x0242	0x07FFCD  	RCALL	_Get_Fosc_Per_Cyc
0x0244	0xDE0041  	LSR	W0, #1, W0
0x0246	0x400064  	ADD	W0, #4, W0
0x0248	0x780080  	MOV	W0, W1
0x024A	0xBE010A  	MOV.D	W10, W2
L__UART1_Init43:
0x024C	0xE90081  	DEC	W1, W1
0x024E	0x350003  	BRA LT	L__UART1_Init44
0x0250	0xD00102  	SL	W2, W2
0x0252	0xD28183  	RLC	W3, W3
0x0254	0x37FFFB  	BRA	L__UART1_Init43
L__UART1_Init44:
0x0256	0x980702  	MOV	W2, [W14+0]
0x0258	0x980713  	MOV	W3, [W14+2]
;__Lib_UART_1_p30.c,135 :: 		
0x025A	0xBE9F84  	PUSH.D	W4
0x025C	0xBE0004  	MOV.D	W4, W0
0x025E	0xEB0200  	CLR	W4
0x0260	0x07FF5F  	RCALL	__Modulus_32x32
0x0262	0xBE024F  	POP.D	W4
0x0264	0x980720  	MOV	W0, [W14+4]
0x0266	0x980731  	MOV	W1, [W14+6]
;__Lib_UART_1_p30.c,136 :: 		
0x0268	0xBE0004  	MOV.D	W4, W0
0x026A	0x90010E  	MOV	[W14+0], W2
0x026C	0x90019E  	MOV	[W14+2], W3
0x026E	0xEB0200  	CLR	W4
0x0270	0x07FF8A  	RCALL	__Divide_32x32
; tmp end address is: 8 (W4)
; tmp start address is: 6 (W3)
0x0272	0x780180  	MOV	W0, W3
0x0274	0x780201  	MOV	W1, W4
;__Lib_UART_1_p30.c,138 :: 		
0x0276	0x470060  	ADD	W14, #0, W0
0x0278	0xD10150  	LSR	[++W0], W2
0x027A	0xD380C0  	RRC	[--W0], W1
0x027C	0x470064  	ADD	W14, #4, W0
0x027E	0xE10830  	CP	W1, [W0++]
0x0280	0xE19020  	CPB	W2, [W0--]
0x0282	0x310004  	BRA GEU	L__UART1_Init27
L__UART1_Init45:
;__Lib_UART_1_p30.c,139 :: 		
; tmp start address is: 0 (W0)
0x0284	0x418061  	ADD	W3, #1, W0
0x0286	0x4A00E0  	ADDC	W4, #0, W1
; tmp end address is: 6 (W3)
0x0288	0xBE0100  	MOV.D	W0, W2
; tmp end address is: 0 (W0)
0x028A	0x370002  	BRA	L_UART1_Init13
L__UART1_Init27:
;__Lib_UART_1_p30.c,138 :: 		
0x028C	0x780103  	MOV	W3, W2
0x028E	0x780184  	MOV	W4, W3
;__Lib_UART_1_p30.c,139 :: 		
L_UART1_Init13:
;__Lib_UART_1_p30.c,142 :: 		
; tmp start address is: 4 (W2)
0x0290	0x510061  	SUB	W2, #1, W0
0x0292	0x5980E0  	SUBB	W3, #0, W1
; tmp end address is: 4 (W2)
0x0294	0x8810A0  	MOV	W0, U1BRG
;__Lib_UART_1_p30.c,143 :: 		
0x0296	0xA9220E  	BCLR	U1STA, #1
;__Lib_UART_1_p30.c,145 :: 		
0x0298	0xA8E20D  	BSET	U1MODE, #15
;__Lib_UART_1_p30.c,146 :: 		
0x029A	0xA8420F  	BSET	U1STA, #10
;__Lib_UART_1_p30.c,147 :: 		
0x029C	0x07FF3A  	RCALL	_Delay_100ms
0x029E	0x07FF39  	RCALL	_Delay_100ms
;__Lib_UART_1_p30.c,149 :: 		
L_end_UART1_Init:
0x02A0	0xFA8000  	ULNK
0x02A2	0x060000  	RETURN
; end of _UART1_Init
_Get_Fosc_kHz:
;__Lib_Delays.c,38 :: 		unsigned long Get_Fosc_kHz() {
;__Lib_Delays.c,39 :: 		return Clock_kHz();
0x01D8	0x29C400  	MOV	#40000, W0
0x01DA	0x200001  	MOV	#0, W1
;__Lib_Delays.c,40 :: 		}
L_end_Get_Fosc_kHz:
0x01DC	0x060000  	RETURN
; end of _Get_Fosc_kHz
_Get_Fosc_Per_Cyc:
;__Lib_Delays.c,63 :: 		unsigned int Get_Fosc_Per_Cyc() {
;__Lib_Delays.c,64 :: 		return __FOSC_PER_CYC;
0x01DE	0x200040  	MOV	#4, W0
;__Lib_Delays.c,65 :: 		}
L_end_Get_Fosc_Per_Cyc:
0x01E0	0x060000  	RETURN
; end of _Get_Fosc_Per_Cyc
_Delay_100ms:
;__Lib_Delays.c,666 :: 		void Delay_100ms()
;__Lib_Delays.c,668 :: 		Delay_ms(100);
0x0112	0x200068  	MOV	#6, W8
0x0114	0x216167  	MOV	#5654, W7
L_Delay_100ms33:
0x0116	0xED200E  	DEC	W7
0x0118	0x3AFFFE  	BRA NZ	L_Delay_100ms33
0x011A	0xED2010  	DEC	W8
0x011C	0x3AFFFC  	BRA NZ	L_Delay_100ms33
;__Lib_Delays.c,669 :: 		}
L_end_Delay_100ms:
0x011E	0x060000  	RETURN
; end of _Delay_100ms
__Multiply_32x32:
0x0100	0xFA0000  	LNK	#0
;__Lib_Math.c,43 :: 		
;__Lib_Math.c,46 :: 		
0x0102	0xB80A02  	MUL.UU	W1, W2, W4
;__Lib_Math.c,47 :: 		
0x0104	0x880050  	MOV	W0, W5
;__Lib_Math.c,48 :: 		
0x0106	0xB80002  	MUL.UU	W0, W2, W0
;__Lib_Math.c,49 :: 		
0x0108	0x420081  	ADD	W4, W1, W1
;__Lib_Math.c,50 :: 		
0x010A	0xB82A03  	MUL.UU	W5, W3, W4
;__Lib_Math.c,51 :: 		
0x010C	0x420081  	ADD	W4, W1, W1
;__Lib_Math.c,54 :: 		
L_end__Multiply_32x32:
0x010E	0xFA8000  	ULNK
0x0110	0x060000  	RETURN
; end of __Multiply_32x32
__Modulus_32x32:
0x0120	0xFA0000  	LNK	#0
;__Lib_Math.c,162 :: 		
;__Lib_Math.c,164 :: 		
0x0122	0x070002  	RCALL	Modulus_32x32___testsus
;__Lib_Math.c,166 :: 		
0x0124	0x000000040174  	GOTO	the_end_Modulus_32x32
;__Lib_Math.c,171 :: 		
Modulus_32x32___testsus:
;__Lib_Math.c,172 :: 		
0x0128	0xE20008  	CP0	W4
;__Lib_Math.c,173 :: 		
0x012A	0x3A0002  	BRA NZ	Modulus_32x32___modsi3
;__Lib_Math.c,175 :: 		
0x012C	0x070010  	RCALL	Modulus_32x32___umodsi3
;__Lib_Math.c,176 :: 		
0x012E	0x060000  	RETURN
;__Lib_Math.c,178 :: 		
Modulus_32x32___modsi3:
;__Lib_Math.c,179 :: 		
0x0130	0x781F81  	MOV	W1, [W15++]
;__Lib_Math.c,180 :: 		
0x0132	0xE20002  	CP0	W1
;__Lib_Math.c,181 :: 		
0x0134	0x3D0002  	BRA GE	Modulus_32x32_modtestb
;__Lib_Math.c,182 :: 		
0x0136	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,183 :: 		
0x0138	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,184 :: 		
Modulus_32x32_modtestb:
;__Lib_Math.c,185 :: 		
0x013A	0xE20006  	CP0	W3
;__Lib_Math.c,186 :: 		
0x013C	0x3D0002  	BRA GE	Modulus_32x32_calcrem
;__Lib_Math.c,187 :: 		
0x013E	0x110160  	SUBR	W2, #0, W2
;__Lib_Math.c,188 :: 		
0x0140	0x1981E0  	SUBBR	W3, #0, W3
;__Lib_Math.c,189 :: 		
Modulus_32x32_calcrem:
;__Lib_Math.c,190 :: 		
0x0142	0x070005  	RCALL	Modulus_32x32___umodsi3
;__Lib_Math.c,191 :: 		
0x0144	0xE0004F  	CP0	[--W15]
;__Lib_Math.c,192 :: 		
0x0146	0x3B0002  	BRA NN	Modulus_32x32_exitr
;__Lib_Math.c,193 :: 		
0x0148	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,194 :: 		
0x014A	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,195 :: 		
Modulus_32x32_exitr:
;__Lib_Math.c,196 :: 		
0x014C	0x060000  	RETURN
;__Lib_Math.c,197 :: 		
Modulus_32x32___umodsi3:
;__Lib_Math.c,198 :: 		
0x014E	0x070002  	RCALL	Modulus_32x32___udivsi3
;__Lib_Math.c,199 :: 		
0x0150	0xBE8004  	MOV.D	W4, W0
;__Lib_Math.c,200 :: 		
0x0152	0x060000  	RETURN
;__Lib_Math.c,201 :: 		
Modulus_32x32___udivsi3:
;__Lib_Math.c,202 :: 		
0x0154	0xB82260  	MUL.UU	W4, #0, W4
;__Lib_Math.c,203 :: 		
0x0156	0x200206  	MOV	#32, W6
;__Lib_Math.c,204 :: 		
Modulus_32x32_nextbit:
;__Lib_Math.c,205 :: 		
0x0158	0xD00000  	SL	W0, W0
;__Lib_Math.c,206 :: 		
0x015A	0xD28081  	RLC	W1, W1
;__Lib_Math.c,207 :: 		
0x015C	0xD28204  	RLC	W4, W4
;__Lib_Math.c,208 :: 		
0x015E	0xD28285  	RLC	W5, W5
;__Lib_Math.c,209 :: 		
0x0160	0xA80000  	BSET	W0, #0
;__Lib_Math.c,210 :: 		
0x0162	0x520202  	SUB	W4, W2, W4
;__Lib_Math.c,211 :: 		
0x0164	0x5A8283  	SUBB	W5, W3, W5
;__Lib_Math.c,212 :: 		
0x0166	0x3B0003  	BRA NN	Modulus_32x32_iterate
;__Lib_Math.c,213 :: 		
0x0168	0x420202  	ADD	W4, W2, W4
;__Lib_Math.c,214 :: 		
0x016A	0x4A8283  	ADDC	W5, W3, W5
;__Lib_Math.c,215 :: 		
0x016C	0xA10000  	BCLR	W0, #0
;__Lib_Math.c,216 :: 		
Modulus_32x32_iterate:
;__Lib_Math.c,217 :: 		
0x016E	0xE90306  	DEC	W6, W6
;__Lib_Math.c,218 :: 		
0x0170	0x3AFFF3  	BRA NZ	Modulus_32x32_nextbit
;__Lib_Math.c,219 :: 		
0x0172	0x060000  	RETURN
;__Lib_Math.c,222 :: 		
the_end_Modulus_32x32:
;__Lib_Math.c,225 :: 		
L_end__Modulus_32x32:
0x0174	0xFA8000  	ULNK
0x0176	0x060000  	RETURN
; end of __Modulus_32x32
__Divide_32x32:
0x0186	0xFA0000  	LNK	#0
;__Lib_Math.c,78 :: 		
;__Lib_Math.c,81 :: 		
0x0188	0x070002  	RCALL	Divide_32x32___testsus
;__Lib_Math.c,83 :: 		
0x018A	0x0000000401D4  	GOTO	the_end_Divide_32x32
;__Lib_Math.c,88 :: 		
Divide_32x32___testsus:
;__Lib_Math.c,89 :: 		
0x018E	0xE20008  	CP0	W4
;__Lib_Math.c,90 :: 		
0x0190	0x3A0002  	BRA NZ	Divide_32x32___divsi3
;__Lib_Math.c,92 :: 		
0x0192	0x070010  	RCALL	Divide_32x32___udivsi3
;__Lib_Math.c,93 :: 		
0x0194	0x060000  	RETURN
;__Lib_Math.c,95 :: 		
Divide_32x32___divsi3:
;__Lib_Math.c,96 :: 		
0x0196	0x689F83  	XOR	W1, W3, [W15++]
;__Lib_Math.c,97 :: 		
0x0198	0xE20002  	CP0	W1
;__Lib_Math.c,98 :: 		
0x019A	0x3D0002  	BRA GE	Divide_32x32_divtestb
;__Lib_Math.c,99 :: 		
0x019C	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,100 :: 		
0x019E	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,101 :: 		
Divide_32x32_divtestb:
;__Lib_Math.c,102 :: 		
0x01A0	0xE20006  	CP0	W3
;__Lib_Math.c,103 :: 		
0x01A2	0x3D0002  	BRA GE	Divide_32x32_calcquot
;__Lib_Math.c,104 :: 		
0x01A4	0x110160  	SUBR	W2, #0, W2
;__Lib_Math.c,105 :: 		
0x01A6	0x1981E0  	SUBBR	W3, #0, W3
;__Lib_Math.c,106 :: 		
Divide_32x32_calcquot:
;__Lib_Math.c,107 :: 		
0x01A8	0x070005  	RCALL	Divide_32x32___udivsi3
;__Lib_Math.c,108 :: 		
0x01AA	0xE0004F  	CP0	[--W15]
;__Lib_Math.c,109 :: 		
0x01AC	0x3B0002  	BRA NN	Divide_32x32_returnq
;__Lib_Math.c,110 :: 		
0x01AE	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,111 :: 		
0x01B0	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,112 :: 		
Divide_32x32_returnq:
;__Lib_Math.c,113 :: 		
0x01B2	0x060000  	RETURN
;__Lib_Math.c,114 :: 		
Divide_32x32___udivsi3:
;__Lib_Math.c,115 :: 		
0x01B4	0xB82260  	MUL.UU	W4, #0, W4
;__Lib_Math.c,116 :: 		
0x01B6	0x200206  	MOV	#32, W6
;__Lib_Math.c,117 :: 		
Divide_32x32_nextbit:
;__Lib_Math.c,118 :: 		
0x01B8	0xD00000  	SL	W0, W0
;__Lib_Math.c,119 :: 		
0x01BA	0xD28081  	RLC	W1, W1
;__Lib_Math.c,120 :: 		
0x01BC	0xD28204  	RLC	W4, W4
;__Lib_Math.c,121 :: 		
0x01BE	0xD28285  	RLC	W5, W5
;__Lib_Math.c,122 :: 		
0x01C0	0xA80000  	BSET	W0, #0
;__Lib_Math.c,123 :: 		
0x01C2	0x520202  	SUB	W4, W2, W4
;__Lib_Math.c,124 :: 		
0x01C4	0x5A8283  	SUBB	W5, W3, W5
;__Lib_Math.c,125 :: 		
0x01C6	0x3B0003  	BRA NN	Divide_32x32_iterate
;__Lib_Math.c,126 :: 		
0x01C8	0x420202  	ADD	W4, W2, W4
;__Lib_Math.c,127 :: 		
0x01CA	0x4A8283  	ADDC	W5, W3, W5
;__Lib_Math.c,128 :: 		
0x01CC	0xA10000  	BCLR	W0, #0
;__Lib_Math.c,129 :: 		
Divide_32x32_iterate:
;__Lib_Math.c,130 :: 		
0x01CE	0xE90306  	DEC	W6, W6
;__Lib_Math.c,131 :: 		
0x01D0	0x3AFFF3  	BRA NZ	Divide_32x32_nextbit
;__Lib_Math.c,132 :: 		
0x01D2	0x060000  	RETURN
;__Lib_Math.c,135 :: 		
the_end_Divide_32x32:
;__Lib_Math.c,138 :: 		
L_end__Divide_32x32:
0x01D4	0xFA8000  	ULNK
0x01D6	0x060000  	RETURN
; end of __Divide_32x32
0x0314	0x208001  	MOV	#lo_addr(_x), W1
0x0316	0x283100  	MOV	#33552, W0
0x0318	0x090001  	REPEAT	#1
0x031A	0x7818B0  	MOV	[W0++], [W1++]
0x031C	0x060000  	RETURN
_photocell:
0x02DC	0xF80034  	PUSH	PSVPAG
0x02DE	0xF80036  	PUSH	RCOUNT
0x02E0	0x781F80  	PUSH	W0
0x02E2	0x200020  	MOV	#2, W0
0x02E4	0x09000C  	REPEAT	#12
0x02E6	0x781FB0  	PUSH	[W0++]
;Nuova Torretta Lap Timer.c,8 :: 		void photocell() iv IVT_ADDR_INT0INTERRUPT ics ICS_AUTO {
;Nuova Torretta Lap Timer.c,9 :: 		UART1_Write_Text("s");
0x02E8	0x781F8A  	PUSH	W10
0x02EA	0x20802A  	MOV	#lo_addr(?lstr1_Nuova_32Torretta_32Lap_32Timer), W10
0x02EC	0x07FF7A  	RCALL	_UART1_Write_Text
;Nuova Torretta Lap Timer.c,10 :: 		Delay_ms(3000);
0x02EE	0x200998  	MOV	#153, W8
0x02F0	0x296B17  	MOV	#38577, W7
L_photocell0:
0x02F2	0xED200E  	DEC	W7
0x02F4	0x3AFFFE  	BRA NZ	L_photocell0
0x02F6	0xED2010  	DEC	W8
0x02F8	0x3AFFFC  	BRA NZ	L_photocell0
0x02FA	0x000000  	NOP
0x02FC	0x000000  	NOP
;Nuova Torretta Lap Timer.c,12 :: 		IFS0bits.INT0IF = 0;
0x02FE	0xA90084  	BCLR	IFS0bits, #0
;Nuova Torretta Lap Timer.c,13 :: 		}
L_end_photocell:
0x0300	0x78054F  	POP	W10
0x0302	0x2001A0  	MOV	#26, W0
0x0304	0x09000C  	REPEAT	#12
0x0306	0x78104F  	POP	[W0--]
0x0308	0x78004F  	POP	W0
0x030A	0xF90036  	POP	RCOUNT
0x030C	0xF90034  	POP	PSVPAG
0x030E	0x064000  	RETFIE
; end of _photocell
_UART1_Write_Text:
0x01E2	0xFA0000  	LNK	#0
;__Lib_UART_1_p30.c,50 :: 		
;__Lib_UART_1_p30.c,51 :: 		
; counter start address is: 2 (W1)
0x01E4	0xEF2002  	CLR	W1
;__Lib_UART_1_p30.c,53 :: 		
; data_ start address is: 0 (W0)
0x01E6	0x78401A  	MOV.B	[W10], W0
; counter end address is: 2 (W1)
; data_ end address is: 0 (W0)
;__Lib_UART_1_p30.c,54 :: 		
L_UART1_Write_Text2:
; data_ start address is: 0 (W0)
; counter start address is: 2 (W1)
0x01E8	0xE10460  	CP.B	W0, #0
0x01EA	0x32000A  	BRA Z	L_UART1_Write_Text3
L__UART1_Write_Text31:
;__Lib_UART_1_p30.c,55 :: 		
0x01EC	0x781F8A  	PUSH	W10
; data_ end address is: 0 (W0)
0x01EE	0xFB8500  	ZE	W0, W10
0x01F0	0x07FFC3  	RCALL	_UART1_Write
0x01F2	0x78054F  	POP	W10
;__Lib_UART_1_p30.c,56 :: 		
0x01F4	0x40C061  	ADD.B	W1, #1, W0
0x01F6	0x784080  	MOV.B	W0, W1
;__Lib_UART_1_p30.c,57 :: 		
0x01F8	0xFB8000  	ZE	W0, W0
0x01FA	0x450000  	ADD	W10, W0, W0
; data_ start address is: 0 (W0)
0x01FC	0x784010  	MOV.B	[W0], W0
;__Lib_UART_1_p30.c,58 :: 		
; counter end address is: 2 (W1)
; data_ end address is: 0 (W0)
0x01FE	0x37FFF4  	BRA	L_UART1_Write_Text2
L_UART1_Write_Text3:
;__Lib_UART_1_p30.c,59 :: 		
L_end_UART1_Write_Text:
0x0200	0xFA8000  	ULNK
0x0202	0x060000  	RETURN
; end of _UART1_Write_Text
_UART1_Write:
0x0178	0xFA0000  	LNK	#0
;__Lib_UART_1_p30.c,44 :: 		
;__Lib_UART_1_p30.c,45 :: 		
L_UART1_Write0:
0x017A	0xAF020F  	BTSC	U1STA, #8
0x017C	0x370001  	BRA	L_UART1_Write1
0x017E	0x37FFFD  	BRA	L_UART1_Write0
L_UART1_Write1:
;__Lib_UART_1_p30.c,46 :: 		
0x0180	0x88108A  	MOV	W10, U1TXREG
;__Lib_UART_1_p30.c,47 :: 		
L_end_UART1_Write:
0x0182	0xFA8000  	ULNK
0x0184	0x060000  	RETURN
; end of _UART1_Write
;Nuova Torretta Lap Timer.c,0 :: ?ICS_x [2]
0x0310	0x0001 ;?ICS_x+0
; end of ?ICS_x
;Nuova Torretta Lap Timer.c,0 :: ?ICS?lstr1_Nuova_32Torretta_32Lap_32Timer [2]
0x0312	0x0073 ;?ICS?lstr1_Nuova_32Torretta_32Lap_32Timer+0
; end of ?ICS?lstr1_Nuova_32Torretta_32Lap_32Timer
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0100      [18]    __Multiply_32x32
0x0112      [14]    _Delay_100ms
0x0120      [88]    __Modulus_32x32
0x0178      [14]    _UART1_Write
0x0186      [82]    __Divide_32x32
0x01D8       [6]    _Get_Fosc_kHz
0x01DE       [4]    _Get_Fosc_Per_Cyc
0x01E2      [34]    _UART1_Write_Text
0x0204      [28]    _InitExternalInterrupt
0x0220     [132]    _UART1_Init
0x02A4      [56]    _main
0x02DC      [52]    _photocell
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x020C       [2]    U1MODE
0x0804       [2]    _UART_Tx_Idle_Ptr
0x0806       [2]    _UART_Rdy_Ptr
0x020E       [2]    U1STA
0x0210       [2]    U1TXREG
0x0214       [2]    U1BRG
0x0808       [2]    _UART_Rd_Ptr
0x0084       [2]    IFS0bits
0x0082       [2]    INTCON2bits
0x0082       [2]    INTCON2
0x009A       [2]    IPC3bits
0x080A       [2]    _UART_Wr_Ptr
0x008C       [2]    IEC0bits
0x0800       [2]    _x
0x0802       [2]    ?lstr1_Nuova_32Torretta_32Lap_32Timer
0x0082       [2]    INTCON2
0x0014       [2]    FARG_UART1_Write__data
0x0014       [2]    FARG_UART1_Write_Text_uart_text
0x020C       [2]    U1MODE
0x020E       [2]    U1STA
0x0210       [2]    U1TXREG
0x0214       [2]    U1BRG
0x0014       [4]    FARG_UART1_Init_baud_rate
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x0310       [2]    ?ICS_x
0x0312       [2]    ?ICS?lstr1_Nuova_32Torretta_32Lap_32Timer
//** Label List: ** 
//----------------------------------------------
  L_photocell0
  L_main2
  L_main4
  L_main5
  L_end_photocell
  _photocell
  L_end_main
  _main
  L__main8
  L__main_end_loop
  L_end_InitExternalInterrupt
  _InitExternalInterrupt
  Delay_Cyc_loop
  Delay_Cyc_rez
  Label1
  Label2
  Delay_Cyc_loop
  Delay_Cyc_rem
  L_VDelay_ms3
  L_VDelay_ms4
  Label1
  Label2
  Delay_Cyc_loop
  Delay_Cyc_rem
  L_VDelay_Advanced_ms7
  L_VDelay_Advanced_ms8
  Label1
  Label2
  Delay_Cyc_loop
  Delay_Cyc_rem
  L_Delay_1us11
  L_Delay_10us13
  L_Delay_22us15
  L_Delay_50us17
  L_Delay_80us19
  L_Delay_500us21
  L_Delay_5500us23
  L_Delay_1ms25
  L_Delay_5ms27
  L_Delay_8ms29
  L_Delay_10ms31
  L_Delay_100ms33
  L_Delay_1sec35
  L_end_Get_Fosc_kHz
  _Get_Fosc_kHz
  L_end_Get_Fosc_Per_Cyc
  _Get_Fosc_Per_Cyc
  L_end_Delay_Cyc
  _Delay_Cyc
  L_end_Delay_Cyc_Long
  _Delay_Cyc_Long
  L_end_VDelay_ms
  _VDelay_ms
  L_end_VDelay_Advanced_ms
  _VDelay_Advanced_ms
  L_end_Delay_W0
  _Delay_W0
  L_end_Delay_1us
  _Delay_1us
  L_end_Delay_10us
  _Delay_10us
  L_end_Delay_22us
  _Delay_22us
  L_end_Delay_50us
  _Delay_50us
  L_end_Delay_80us
  _Delay_80us
  L_end_Delay_500us
  _Delay_500us
  L_end_Delay_5500us
  _Delay_5500us
  L_end_Delay_1ms
  _Delay_1ms
  L_end_Delay_5ms
  _Delay_5ms
  L_end_Delay_8ms
  _Delay_8ms
  L_end_Delay_10ms
  _Delay_10ms
  L_end_Delay_100ms
  _Delay_100ms
  L_end_Delay_1sec
  _Delay_1sec
  Divide_32x32___testsus
  the_end_Divide_32x32
  Divide_32x32___divsi3
  Divide_32x32___udivsi3
  Divide_32x32_divtestb
  Divide_32x32_calcquot
  Divide_32x32_returnq
  Divide_32x32_nextbit
  Divide_32x32_iterate
  Modulus_32x32___testsus
  the_end_Modulus_32x32
  Modulus_32x32___modsi3
  Modulus_32x32___umodsi3
  Modulus_32x32_modtestb
  Modulus_32x32_calcrem
  Modulus_32x32_exitr
  Modulus_32x32___udivsi3
  Modulus_32x32_nextbit
  Modulus_32x32_iterate
  L_end__Multiply_32x32
  __Multiply_32x32
  L_end__Divide_32x32
  __Divide_32x32
  L_end__Modulus_32x32
  __Modulus_32x32
  L_UART1_Write0
  L_UART1_Write1
  L_UART1_Write_Text2
  L_UART1_Write_Text3
  L_UART1_Read_Text4
  L_UART1_Read_Text5
  L_UART1_Read_Text6
  L_UART1_Read_Text7
  L_UART1_Read_Text8
  L_UART1_Read_Text9
  L_UART1_Read_Text10
  L_UART1_Read_Text11
  L_UART1_Read_Text12
  L_UART1_Init13
  L_UART1_Init_Advanced14
  L_UART_Write_Text15
  L_UART_Write_Text16
  L_UART_Read_Text17
  L_UART_Read_Text18
  L_UART_Read_Text19
  L_UART_Read_Text20
  L_UART_Read_Text21
  L_UART_Read_Text22
  L_UART_Read_Text23
  L_UART_Read_Text24
  L_UART_Read_Text25
  L__UART1_Read_Text26
  L__UART1_Init27
  L__UART1_Init_Advanced28
  L_end_UART1_Write
  _UART1_Write
  L_end_UART1_Write_Text
  _UART1_Write_Text
  L__UART1_Write_Text31
  L_end_UART1_Data_Ready
  _UART1_Data_Ready
  L_end_UART1_Read
  _UART1_Read
  L_end_UART1_Read_Text
  _UART1_Read_Text
  L__UART1_Read_Text35
  L__UART1_Read_Text36
  L__UART1_Read_Text37
  L__UART1_Read_Text38
  L__UART1_Read_Text39
  L__UART1_Read_Text40
  L_end_UART1_Tx_Idle
  _UART1_Tx_Idle
  L_end_UART1_Init
  _UART1_Init
  L__UART1_Init43
  L__UART1_Init44
  L__UART1_Init45
  L_end_UART1_Init_Advanced
  _UART1_Init_Advanced
  L__UART1_Init_Advanced47
  L__UART1_Init_Advanced48
  L__UART1_Init_Advanced49
  L_end_UART_Set_Active
  _UART_Set_Active
  L_end_UART_Write
  _UART_Write
  L_end_UART_Write_Text
  _UART_Write_Text
  L__UART_Write_Text53
  L_end_UART_Read
  _UART_Read
  L_end_UART_Data_Ready
  _UART_Data_Ready
  L_end_UART_Read_Text
  _UART_Read_Text
  L__UART_Read_Text57
  L__UART_Read_Text58
  L__UART_Read_Text59
  L__UART_Read_Text60
  L__UART_Read_Text61
  L__UART_Read_Text62
  L_end_UART_Tx_Idle
  _UART_Tx_Idle
  L_photocell0
  L_main2
  L_main4
  L_main5
  L_end_photocell
  _photocell
  L_end_main
  _main
  L__main8
  L__main_end_loop
  L_end_InitExternalInterrupt
  _InitExternalInterrupt
  L_UART1_Write0
  L_UART1_Write1
  L_UART1_Write_Text2
  L_UART1_Write_Text3
  L_UART1_Read_Text4
  L_UART1_Read_Text5
  L_UART1_Read_Text6
  L_UART1_Read_Text7
  L_UART1_Read_Text8
  L_UART1_Read_Text9
  L_UART1_Read_Text10
  L_UART1_Read_Text11
  L_UART1_Read_Text12
  L_UART1_Init13
  L_UART1_Init_Advanced14
  L_UART_Write_Text15
  L_UART_Write_Text16
  L_UART_Read_Text17
  L_UART_Read_Text18
  L_UART_Read_Text19
  L_UART_Read_Text20
  L_UART_Read_Text21
  L_UART_Read_Text22
  L_UART_Read_Text23
  L_UART_Read_Text24
  L_UART_Read_Text25
  L__UART1_Read_Text26
  L__UART1_Init27
  L__UART1_Init_Advanced28
  L_end_UART1_Write
  _UART1_Write
  L_end_UART1_Write_Text
  _UART1_Write_Text
  L__UART1_Write_Text31
  L_end_UART1_Data_Ready
  _UART1_Data_Ready
  L_end_UART1_Read
  _UART1_Read
  L_end_UART1_Read_Text
  _UART1_Read_Text
  L__UART1_Read_Text35
  L__UART1_Read_Text36
  L__UART1_Read_Text37
  L__UART1_Read_Text38
  L__UART1_Read_Text39
  L__UART1_Read_Text40
  L_end_UART1_Tx_Idle
  _UART1_Tx_Idle
  L_end_UART1_Init
  _UART1_Init
  L__UART1_Init43
  L__UART1_Init44
  L__UART1_Init45
  L_end_UART1_Init_Advanced
  _UART1_Init_Advanced
  L__UART1_Init_Advanced47
  L__UART1_Init_Advanced48
  L__UART1_Init_Advanced49
  L_end_UART_Set_Active
  _UART_Set_Active
  L_end_UART_Write
  _UART_Write
  L_end_UART_Write_Text
  _UART_Write_Text
  L__UART_Write_Text53
  L_end_UART_Read
  _UART_Read
  L_end_UART_Data_Ready
  _UART_Data_Ready
  L_end_UART_Read_Text
  _UART_Read_Text
  L__UART_Read_Text57
  L__UART_Read_Text58
  L__UART_Read_Text59
  L__UART_Read_Text60
  L__UART_Read_Text61
  L__UART_Read_Text62
  L_end_UART_Tx_Idle
  _UART_Tx_Idle
