# 4_bit_Array_Multiplier
An Array multiplier which multiplies two 4-bit numbers implemented on ZedBoard Zynq Evaluation and Development Kit using Vivado Design Suite (version 2023.1). 

For installing Vivado Design Suite, https://www.xilinx.com/support/download.html.
Learning resource for Verilog: 
NPTEL course - IIT Kharagpur- https://youtu.be/NCrlyaXMAn8
NPTEL course - IIT Guwahati- https://youtu.be/w3jNkZ-5s-U
....
....
....
Note: Testbenches are for simulation purposes only. There is no need to add testbench files in Vivado. 
