TECH_LIB_HOME=../FreePDK45

# BSV source path
SRC=src

# Synopsys DC output path
SYN_VLOG=synopsys

# top-level module name
# DC-generated Verilog: name + .vlog
TOP_MODULE=NameOfYourTopModule

all:
	@echo
 
#### DC portion ####
$(SYN_VLOG)/$(TOP_MODULE).vlog: $(SRC)/*.v
	cd $(SYN_VLOG) && dc_shell -f ../setup.scr

dc: $(SYN_VLOG)/$(TOP_MODULE).vlog

synt:
	cd $(SYN_VLOG) && dc_shell -f ../maysam_dc.scr
