@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: BN362 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":58321:2:58321:10|Removing sequential instance state_q[4] (in view: work.dmi_jtag_613749187(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BZ173 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":58650:11:58650:14|ROM update_ir (in view: work.dmi_jtag_tap_5s_613749187(verilog)) mapped in logic.
@N: MO106 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":58650:11:58650:14|Found ROM update_ir (in view: work.dmi_jtag_tap_5s_613749187(verilog)) with 16 words by 1 bit.
@N: BZ173 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":58650:11:58650:14|ROM update_dr_o_1 (in view: work.dmi_jtag_tap_5s_613749187(verilog)) mapped in logic.
@N: MO106 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":58650:11:58650:14|Found ROM update_dr_o_1 (in view: work.dmi_jtag_tap_5s_613749187(verilog)) with 9 words by 1 bit.
@N: BZ173 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":58650:11:58650:14|ROM test_logic_reset_o_1 (in view: work.dmi_jtag_tap_5s_613749187(verilog)) mapped in logic.
@N: MO106 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":58650:11:58650:14|Found ROM test_logic_reset_o_1 (in view: work.dmi_jtag_tap_5s_613749187(verilog)) with 1 words by 1 bit.
@N: BZ173 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":58650:11:58650:14|ROM shift_ir (in view: work.dmi_jtag_tap_5s_613749187(verilog)) mapped in logic.
@N: MO106 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":58650:11:58650:14|Found ROM shift_ir (in view: work.dmi_jtag_tap_5s_613749187(verilog)) with 12 words by 1 bit.
@N: BZ173 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":58650:11:58650:14|ROM shift_dr_o_1 (in view: work.dmi_jtag_tap_5s_613749187(verilog)) mapped in logic.
@N: MO106 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":58650:11:58650:14|Found ROM shift_dr_o_1 (in view: work.dmi_jtag_tap_5s_613749187(verilog)) with 5 words by 1 bit.
@N: BZ173 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":58650:11:58650:14|ROM capture_ir (in view: work.dmi_jtag_tap_5s_613749187(verilog)) mapped in logic.
@N: MO106 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":58650:11:58650:14|Found ROM capture_ir (in view: work.dmi_jtag_tap_5s_613749187(verilog)) with 11 words by 1 bit.
@N: BZ173 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":58650:11:58650:14|ROM capture_dr_o_1 (in view: work.dmi_jtag_tap_5s_613749187(verilog)) mapped in logic.
@N: MO106 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":58650:11:58650:14|Found ROM capture_dr_o_1 (in view: work.dmi_jtag_tap_5s_613749187(verilog)) with 4 words by 1 bit.
@N: BN362 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":65193:2:65193:10|Removing sequential instance i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.ack_dst_q (in view: work.cva6_avant(verilog)) because it does not drive other instances.
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
