

================================================================
== Vitis HLS Report for 'mmult_Pipeline_mmult0_mmult1'
================================================================
* Date:           Fri Jan  6 17:11:09 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        mxu
* Solution:       CAT (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       71|       71|  0.710 us|  0.710 us|   71|   71|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- mmult0_mmult1  |       69|       69|         7|          1|          1|    64|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.17>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %j"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %mmult2"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [mmult.cpp:26]   --->   Operation 17 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [mmult.cpp:22]   --->   Operation 18 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i4 %i_1" [mmult.cpp:26]   --->   Operation 19 'trunc' 'trunc_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_2_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln26, i3 0" [mmult.cpp:26]   --->   Operation 20 'bitconcatenate' 'tmp_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.48ns)   --->   "%icmp_ln22 = icmp_eq  i7 %indvar_flatten_load, i7 64" [mmult.cpp:22]   --->   Operation 22 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.87ns)   --->   "%add_ln22_1 = add i7 %indvar_flatten_load, i7 1" [mmult.cpp:22]   --->   Operation 23 'add' 'add_ln22_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %for.inc30, void %for.end32.exitStub" [mmult.cpp:22]   --->   Operation 24 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [mmult.cpp:23]   --->   Operation 25 'load' 'j_load' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.73ns)   --->   "%add_ln22 = add i4 %i_1, i4 1" [mmult.cpp:22]   --->   Operation 26 'add' 'add_ln22' <Predicate = (!icmp_ln22)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i4 %add_ln22" [mmult.cpp:22]   --->   Operation 27 'trunc' 'trunc_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.30ns)   --->   "%icmp_ln23 = icmp_eq  i4 %j_load, i4 8" [mmult.cpp:23]   --->   Operation 28 'icmp' 'icmp_ln23' <Predicate = (!icmp_ln22)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.02ns)   --->   "%select_ln22 = select i1 %icmp_ln23, i4 0, i4 %j_load" [mmult.cpp:22]   --->   Operation 29 'select' 'select_ln22' <Predicate = (!icmp_ln22)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = trunc i4 %select_ln22" [mmult.cpp:26]   --->   Operation 30 'trunc' 'trunc_ln26_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_10_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln22, i3 0" [mmult.cpp:26]   --->   Operation 31 'bitconcatenate' 'tmp_10_cast' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.02ns)   --->   "%select_ln22_1 = select i1 %icmp_ln23, i4 %add_ln22, i4 %i_1" [mmult.cpp:22]   --->   Operation 32 'select' 'select_ln22_1' <Predicate = (!icmp_ln22)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i4 %select_ln22_1" [mmult.cpp:24]   --->   Operation 33 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln24, i3 0" [mmult.cpp:24]   --->   Operation 34 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.18ns)   --->   "%select_ln22_2 = select i1 %icmp_ln23, i6 %tmp_10_cast, i6 %tmp_2_cast" [mmult.cpp:22]   --->   Operation 35 'select' 'select_ln22_2' <Predicate = (!icmp_ln22)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i6 %select_ln22_2" [mmult.cpp:22]   --->   Operation 36 'zext' 'zext_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%a_buffer_addr = getelementptr i32 %a_buffer, i64 0, i64 %zext_ln22" [mmult.cpp:26]   --->   Operation 37 'getelementptr' 'a_buffer_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (3.25ns)   --->   "%a_buffer_load = load i6 %a_buffer_addr" [mmult.cpp:22]   --->   Operation 38 'load' 'a_buffer_load' <Predicate = (!icmp_ln22)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 39 [1/1] (1.18ns)   --->   "%select_ln22_10 = select i1 %icmp_ln23, i6 %tmp_10_cast, i6 %tmp_2_cast" [mmult.cpp:22]   --->   Operation 39 'select' 'select_ln22_10' <Predicate = (!icmp_ln22)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%or_ln22 = or i6 %select_ln22_10, i6 1" [mmult.cpp:22]   --->   Operation 40 'or' 'or_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i6 %or_ln22" [mmult.cpp:26]   --->   Operation 41 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%a_buffer_addr_1 = getelementptr i32 %a_buffer, i64 0, i64 %zext_ln26_1" [mmult.cpp:26]   --->   Operation 42 'getelementptr' 'a_buffer_addr_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (3.25ns)   --->   "%a_buffer_load_1 = load i6 %a_buffer_addr_1" [mmult.cpp:22]   --->   Operation 43 'load' 'a_buffer_load_1' <Predicate = (!icmp_ln22)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 44 [1/1] (1.18ns)   --->   "%select_ln22_11 = select i1 %icmp_ln23, i6 %tmp_10_cast, i6 %tmp_2_cast" [mmult.cpp:22]   --->   Operation 44 'select' 'select_ln22_11' <Predicate = (!icmp_ln22)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%or_ln22_1 = or i6 %select_ln22_11, i6 2" [mmult.cpp:22]   --->   Operation 45 'or' 'or_ln22_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i6 %or_ln22_1" [mmult.cpp:26]   --->   Operation 46 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%a_buffer_addr_2 = getelementptr i32 %a_buffer, i64 0, i64 %zext_ln26_2" [mmult.cpp:26]   --->   Operation 47 'getelementptr' 'a_buffer_addr_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (3.25ns)   --->   "%a_buffer_load_2 = load i6 %a_buffer_addr_2" [mmult.cpp:22]   --->   Operation 48 'load' 'a_buffer_load_2' <Predicate = (!icmp_ln22)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 49 [1/1] (1.18ns)   --->   "%select_ln22_12 = select i1 %icmp_ln23, i6 %tmp_10_cast, i6 %tmp_2_cast" [mmult.cpp:22]   --->   Operation 49 'select' 'select_ln22_12' <Predicate = (!icmp_ln22)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%or_ln22_2 = or i6 %select_ln22_12, i6 3" [mmult.cpp:22]   --->   Operation 50 'or' 'or_ln22_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i6 %or_ln22_2" [mmult.cpp:26]   --->   Operation 51 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%a_buffer_addr_3 = getelementptr i32 %a_buffer, i64 0, i64 %zext_ln26_3" [mmult.cpp:26]   --->   Operation 52 'getelementptr' 'a_buffer_addr_3' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (3.25ns)   --->   "%a_buffer_load_3 = load i6 %a_buffer_addr_3" [mmult.cpp:22]   --->   Operation 53 'load' 'a_buffer_load_3' <Predicate = (!icmp_ln22)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 54 [1/1] (1.18ns)   --->   "%select_ln22_13 = select i1 %icmp_ln23, i6 %tmp_10_cast, i6 %tmp_2_cast" [mmult.cpp:22]   --->   Operation 54 'select' 'select_ln22_13' <Predicate = (!icmp_ln22)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%or_ln22_3 = or i6 %select_ln22_13, i6 4" [mmult.cpp:22]   --->   Operation 55 'or' 'or_ln22_3' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i6 %or_ln22_3" [mmult.cpp:26]   --->   Operation 56 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%a_buffer_addr_4 = getelementptr i32 %a_buffer, i64 0, i64 %zext_ln26_4" [mmult.cpp:26]   --->   Operation 57 'getelementptr' 'a_buffer_addr_4' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (3.25ns)   --->   "%a_buffer_load_4 = load i6 %a_buffer_addr_4" [mmult.cpp:22]   --->   Operation 58 'load' 'a_buffer_load_4' <Predicate = (!icmp_ln22)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 59 [1/1] (1.18ns)   --->   "%select_ln22_14 = select i1 %icmp_ln23, i6 %tmp_10_cast, i6 %tmp_2_cast" [mmult.cpp:22]   --->   Operation 59 'select' 'select_ln22_14' <Predicate = (!icmp_ln22)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%or_ln22_4 = or i6 %select_ln22_14, i6 5" [mmult.cpp:22]   --->   Operation 60 'or' 'or_ln22_4' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i6 %or_ln22_4" [mmult.cpp:26]   --->   Operation 61 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%a_buffer_addr_5 = getelementptr i32 %a_buffer, i64 0, i64 %zext_ln26_5" [mmult.cpp:26]   --->   Operation 62 'getelementptr' 'a_buffer_addr_5' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 63 [2/2] (3.25ns)   --->   "%a_buffer_load_5 = load i6 %a_buffer_addr_5" [mmult.cpp:22]   --->   Operation 63 'load' 'a_buffer_load_5' <Predicate = (!icmp_ln22)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 64 [1/1] (1.18ns)   --->   "%select_ln22_15 = select i1 %icmp_ln23, i6 %tmp_10_cast, i6 %tmp_2_cast" [mmult.cpp:22]   --->   Operation 64 'select' 'select_ln22_15' <Predicate = (!icmp_ln22)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%or_ln22_5 = or i6 %select_ln22_15, i6 6" [mmult.cpp:22]   --->   Operation 65 'or' 'or_ln22_5' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i6 %or_ln22_5" [mmult.cpp:26]   --->   Operation 66 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%a_buffer_addr_6 = getelementptr i32 %a_buffer, i64 0, i64 %zext_ln26_6" [mmult.cpp:26]   --->   Operation 67 'getelementptr' 'a_buffer_addr_6' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (3.25ns)   --->   "%a_buffer_load_6 = load i6 %a_buffer_addr_6" [mmult.cpp:22]   --->   Operation 68 'load' 'a_buffer_load_6' <Predicate = (!icmp_ln22)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 69 [1/1] (1.18ns)   --->   "%select_ln22_16 = select i1 %icmp_ln23, i6 %tmp_10_cast, i6 %tmp_2_cast" [mmult.cpp:22]   --->   Operation 69 'select' 'select_ln22_16' <Predicate = (!icmp_ln22)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%or_ln22_6 = or i6 %select_ln22_16, i6 7" [mmult.cpp:22]   --->   Operation 70 'or' 'or_ln22_6' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i6 %or_ln22_6" [mmult.cpp:26]   --->   Operation 71 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%a_buffer_addr_7 = getelementptr i32 %a_buffer, i64 0, i64 %zext_ln26_7" [mmult.cpp:26]   --->   Operation 72 'getelementptr' 'a_buffer_addr_7' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 73 [2/2] (3.25ns)   --->   "%a_buffer_load_7 = load i6 %a_buffer_addr_7" [mmult.cpp:22]   --->   Operation 73 'load' 'a_buffer_load_7' <Predicate = (!icmp_ln22)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i4 %select_ln22" [mmult.cpp:26]   --->   Operation 74 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln26_1, i3 0" [mmult.cpp:26]   --->   Operation 75 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i6 %tmp_1" [mmult.cpp:26]   --->   Operation 76 'zext' 'zext_ln26' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%b_buffer_addr = getelementptr i32 %b_buffer, i64 0, i64 %zext_ln26" [mmult.cpp:26]   --->   Operation 77 'getelementptr' 'b_buffer_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%or_ln26 = or i6 %tmp_1, i6 1" [mmult.cpp:26]   --->   Operation 78 'or' 'or_ln26' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i6 %or_ln26" [mmult.cpp:26]   --->   Operation 79 'zext' 'zext_ln26_9' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%b_buffer_addr_1 = getelementptr i32 %b_buffer, i64 0, i64 %zext_ln26_9" [mmult.cpp:26]   --->   Operation 80 'getelementptr' 'b_buffer_addr_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%or_ln26_1 = or i6 %tmp_1, i6 2" [mmult.cpp:26]   --->   Operation 81 'or' 'or_ln26_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln26_10 = zext i6 %or_ln26_1" [mmult.cpp:26]   --->   Operation 82 'zext' 'zext_ln26_10' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%b_buffer_addr_2 = getelementptr i32 %b_buffer, i64 0, i64 %zext_ln26_10" [mmult.cpp:26]   --->   Operation 83 'getelementptr' 'b_buffer_addr_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%or_ln26_2 = or i6 %tmp_1, i6 3" [mmult.cpp:26]   --->   Operation 84 'or' 'or_ln26_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln26_11 = zext i6 %or_ln26_2" [mmult.cpp:26]   --->   Operation 85 'zext' 'zext_ln26_11' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%b_buffer_addr_3 = getelementptr i32 %b_buffer, i64 0, i64 %zext_ln26_11" [mmult.cpp:26]   --->   Operation 86 'getelementptr' 'b_buffer_addr_3' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%or_ln26_3 = or i6 %tmp_1, i6 4" [mmult.cpp:26]   --->   Operation 87 'or' 'or_ln26_3' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln26_12 = zext i6 %or_ln26_3" [mmult.cpp:26]   --->   Operation 88 'zext' 'zext_ln26_12' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%b_buffer_addr_4 = getelementptr i32 %b_buffer, i64 0, i64 %zext_ln26_12" [mmult.cpp:26]   --->   Operation 89 'getelementptr' 'b_buffer_addr_4' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%or_ln26_4 = or i6 %tmp_1, i6 5" [mmult.cpp:26]   --->   Operation 90 'or' 'or_ln26_4' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln26_13 = zext i6 %or_ln26_4" [mmult.cpp:26]   --->   Operation 91 'zext' 'zext_ln26_13' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%b_buffer_addr_5 = getelementptr i32 %b_buffer, i64 0, i64 %zext_ln26_13" [mmult.cpp:26]   --->   Operation 92 'getelementptr' 'b_buffer_addr_5' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%or_ln26_5 = or i6 %tmp_1, i6 6" [mmult.cpp:26]   --->   Operation 93 'or' 'or_ln26_5' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln26_14 = zext i6 %or_ln26_5" [mmult.cpp:26]   --->   Operation 94 'zext' 'zext_ln26_14' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%b_buffer_addr_6 = getelementptr i32 %b_buffer, i64 0, i64 %zext_ln26_14" [mmult.cpp:26]   --->   Operation 95 'getelementptr' 'b_buffer_addr_6' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%or_ln26_6 = or i6 %tmp_1, i6 7" [mmult.cpp:26]   --->   Operation 96 'or' 'or_ln26_6' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln26_15 = zext i6 %or_ln26_6" [mmult.cpp:26]   --->   Operation 97 'zext' 'zext_ln26_15' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%b_buffer_addr_7 = getelementptr i32 %b_buffer, i64 0, i64 %zext_ln26_15" [mmult.cpp:26]   --->   Operation 98 'getelementptr' 'b_buffer_addr_7' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (1.82ns)   --->   "%add_ln24 = add i6 %tmp_s, i6 %zext_ln26_8" [mmult.cpp:24]   --->   Operation 99 'add' 'add_ln24' <Predicate = (!icmp_ln22)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [2/2] (3.25ns)   --->   "%b_buffer_load = load i6 %b_buffer_addr" [mmult.cpp:26]   --->   Operation 100 'load' 'b_buffer_load' <Predicate = (!icmp_ln22)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 101 [2/2] (3.25ns)   --->   "%b_buffer_load_1 = load i6 %b_buffer_addr_1" [mmult.cpp:26]   --->   Operation 101 'load' 'b_buffer_load_1' <Predicate = (!icmp_ln22)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 102 [2/2] (3.25ns)   --->   "%b_buffer_load_2 = load i6 %b_buffer_addr_2" [mmult.cpp:26]   --->   Operation 102 'load' 'b_buffer_load_2' <Predicate = (!icmp_ln22)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 103 [2/2] (3.25ns)   --->   "%b_buffer_load_3 = load i6 %b_buffer_addr_3" [mmult.cpp:26]   --->   Operation 103 'load' 'b_buffer_load_3' <Predicate = (!icmp_ln22)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 104 [2/2] (3.25ns)   --->   "%b_buffer_load_4 = load i6 %b_buffer_addr_4" [mmult.cpp:26]   --->   Operation 104 'load' 'b_buffer_load_4' <Predicate = (!icmp_ln22)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 105 [2/2] (3.25ns)   --->   "%b_buffer_load_5 = load i6 %b_buffer_addr_5" [mmult.cpp:26]   --->   Operation 105 'load' 'b_buffer_load_5' <Predicate = (!icmp_ln22)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 106 [2/2] (3.25ns)   --->   "%b_buffer_load_6 = load i6 %b_buffer_addr_6" [mmult.cpp:26]   --->   Operation 106 'load' 'b_buffer_load_6' <Predicate = (!icmp_ln22)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 107 [2/2] (3.25ns)   --->   "%b_buffer_load_7 = load i6 %b_buffer_addr_7" [mmult.cpp:26]   --->   Operation 107 'load' 'b_buffer_load_7' <Predicate = (!icmp_ln22)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 108 [1/1] (1.73ns)   --->   "%add_ln23 = add i4 %select_ln22, i4 1" [mmult.cpp:23]   --->   Operation 108 'add' 'add_ln23' <Predicate = (!icmp_ln22)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (1.58ns)   --->   "%store_ln23 = store i7 %add_ln22_1, i7 %indvar_flatten" [mmult.cpp:23]   --->   Operation 109 'store' 'store_ln23' <Predicate = (!icmp_ln22)> <Delay = 1.58>
ST_1 : Operation 110 [1/1] (1.58ns)   --->   "%store_ln23 = store i4 %select_ln22_1, i4 %i" [mmult.cpp:23]   --->   Operation 110 'store' 'store_ln23' <Predicate = (!icmp_ln22)> <Delay = 1.58>
ST_1 : Operation 111 [1/1] (1.58ns)   --->   "%store_ln23 = store i4 %add_ln23, i4 %j" [mmult.cpp:23]   --->   Operation 111 'store' 'store_ln23' <Predicate = (!icmp_ln22)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 112 [1/2] (3.25ns)   --->   "%a_buffer_load = load i6 %a_buffer_addr" [mmult.cpp:22]   --->   Operation 112 'load' 'a_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 113 [1/2] (3.25ns)   --->   "%a_buffer_load_1 = load i6 %a_buffer_addr_1" [mmult.cpp:22]   --->   Operation 113 'load' 'a_buffer_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 114 [1/2] (3.25ns)   --->   "%a_buffer_load_2 = load i6 %a_buffer_addr_2" [mmult.cpp:22]   --->   Operation 114 'load' 'a_buffer_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 115 [1/2] (3.25ns)   --->   "%a_buffer_load_3 = load i6 %a_buffer_addr_3" [mmult.cpp:22]   --->   Operation 115 'load' 'a_buffer_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 116 [1/2] (3.25ns)   --->   "%a_buffer_load_4 = load i6 %a_buffer_addr_4" [mmult.cpp:22]   --->   Operation 116 'load' 'a_buffer_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 117 [1/2] (3.25ns)   --->   "%a_buffer_load_5 = load i6 %a_buffer_addr_5" [mmult.cpp:22]   --->   Operation 117 'load' 'a_buffer_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 118 [1/2] (3.25ns)   --->   "%a_buffer_load_6 = load i6 %a_buffer_addr_6" [mmult.cpp:22]   --->   Operation 118 'load' 'a_buffer_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 119 [1/2] (3.25ns)   --->   "%a_buffer_load_7 = load i6 %a_buffer_addr_7" [mmult.cpp:22]   --->   Operation 119 'load' 'a_buffer_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 120 [1/2] (3.25ns)   --->   "%b_buffer_load = load i6 %b_buffer_addr" [mmult.cpp:26]   --->   Operation 120 'load' 'b_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 121 [1/2] (3.25ns)   --->   "%b_buffer_load_1 = load i6 %b_buffer_addr_1" [mmult.cpp:26]   --->   Operation 121 'load' 'b_buffer_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 122 [1/2] (3.25ns)   --->   "%b_buffer_load_2 = load i6 %b_buffer_addr_2" [mmult.cpp:26]   --->   Operation 122 'load' 'b_buffer_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 123 [1/2] (3.25ns)   --->   "%b_buffer_load_3 = load i6 %b_buffer_addr_3" [mmult.cpp:26]   --->   Operation 123 'load' 'b_buffer_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 124 [1/2] (3.25ns)   --->   "%b_buffer_load_4 = load i6 %b_buffer_addr_4" [mmult.cpp:26]   --->   Operation 124 'load' 'b_buffer_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 125 [1/2] (3.25ns)   --->   "%b_buffer_load_5 = load i6 %b_buffer_addr_5" [mmult.cpp:26]   --->   Operation 125 'load' 'b_buffer_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 126 [1/2] (3.25ns)   --->   "%b_buffer_load_6 = load i6 %b_buffer_addr_6" [mmult.cpp:26]   --->   Operation 126 'load' 'b_buffer_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 127 [1/2] (3.25ns)   --->   "%b_buffer_load_7 = load i6 %b_buffer_addr_7" [mmult.cpp:26]   --->   Operation 127 'load' 'b_buffer_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 128 [2/2] (6.91ns)   --->   "%mul_ln26 = mul i32 %b_buffer_load, i32 %a_buffer_load" [mmult.cpp:26]   --->   Operation 128 'mul' 'mul_ln26' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [2/2] (6.91ns)   --->   "%mul_ln26_1 = mul i32 %b_buffer_load_1, i32 %a_buffer_load_1" [mmult.cpp:26]   --->   Operation 129 'mul' 'mul_ln26_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [2/2] (6.91ns)   --->   "%mul_ln26_2 = mul i32 %b_buffer_load_2, i32 %a_buffer_load_2" [mmult.cpp:26]   --->   Operation 130 'mul' 'mul_ln26_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [2/2] (6.91ns)   --->   "%mul_ln26_3 = mul i32 %b_buffer_load_3, i32 %a_buffer_load_3" [mmult.cpp:26]   --->   Operation 131 'mul' 'mul_ln26_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [2/2] (6.91ns)   --->   "%mul_ln26_4 = mul i32 %b_buffer_load_4, i32 %a_buffer_load_4" [mmult.cpp:26]   --->   Operation 132 'mul' 'mul_ln26_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [2/2] (6.91ns)   --->   "%mul_ln26_5 = mul i32 %b_buffer_load_5, i32 %a_buffer_load_5" [mmult.cpp:26]   --->   Operation 133 'mul' 'mul_ln26_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [2/2] (6.91ns)   --->   "%mul_ln26_6 = mul i32 %b_buffer_load_6, i32 %a_buffer_load_6" [mmult.cpp:26]   --->   Operation 134 'mul' 'mul_ln26_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [2/2] (6.91ns)   --->   "%mul_ln26_7 = mul i32 %b_buffer_load_7, i32 %a_buffer_load_7" [mmult.cpp:26]   --->   Operation 135 'mul' 'mul_ln26_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 136 [1/2] (6.91ns)   --->   "%mul_ln26 = mul i32 %b_buffer_load, i32 %a_buffer_load" [mmult.cpp:26]   --->   Operation 136 'mul' 'mul_ln26' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/2] (6.91ns)   --->   "%mul_ln26_1 = mul i32 %b_buffer_load_1, i32 %a_buffer_load_1" [mmult.cpp:26]   --->   Operation 137 'mul' 'mul_ln26_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/2] (6.91ns)   --->   "%mul_ln26_2 = mul i32 %b_buffer_load_2, i32 %a_buffer_load_2" [mmult.cpp:26]   --->   Operation 138 'mul' 'mul_ln26_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/2] (6.91ns)   --->   "%mul_ln26_3 = mul i32 %b_buffer_load_3, i32 %a_buffer_load_3" [mmult.cpp:26]   --->   Operation 139 'mul' 'mul_ln26_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/2] (6.91ns)   --->   "%mul_ln26_4 = mul i32 %b_buffer_load_4, i32 %a_buffer_load_4" [mmult.cpp:26]   --->   Operation 140 'mul' 'mul_ln26_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/2] (6.91ns)   --->   "%mul_ln26_5 = mul i32 %b_buffer_load_5, i32 %a_buffer_load_5" [mmult.cpp:26]   --->   Operation 141 'mul' 'mul_ln26_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/2] (6.91ns)   --->   "%mul_ln26_6 = mul i32 %b_buffer_load_6, i32 %a_buffer_load_6" [mmult.cpp:26]   --->   Operation 142 'mul' 'mul_ln26_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/2] (6.91ns)   --->   "%mul_ln26_7 = mul i32 %b_buffer_load_7, i32 %a_buffer_load_7" [mmult.cpp:26]   --->   Operation 143 'mul' 'mul_ln26_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.92>
ST_5 : Operation 144 [1/1] (2.55ns)   --->   "%add_ln26 = add i32 %mul_ln26_1, i32 %mul_ln26" [mmult.cpp:26]   --->   Operation 144 'add' 'add_ln26' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (2.55ns)   --->   "%add_ln26_1 = add i32 %mul_ln26_2, i32 %mul_ln26_3" [mmult.cpp:26]   --->   Operation 145 'add' 'add_ln26_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln26_3 = add i32 %mul_ln26_4, i32 %mul_ln26_5" [mmult.cpp:26]   --->   Operation 146 'add' 'add_ln26_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 147 [1/1] (2.55ns)   --->   "%add_ln26_4 = add i32 %mul_ln26_6, i32 %mul_ln26_7" [mmult.cpp:26]   --->   Operation 147 'add' 'add_ln26_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln26_5 = add i32 %add_ln26_4, i32 %add_ln26_3" [mmult.cpp:26]   --->   Operation 148 'add' 'add_ln26_5' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.37>
ST_6 : Operation 149 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln26_2 = add i32 %add_ln26_1, i32 %add_ln26" [mmult.cpp:26]   --->   Operation 149 'add' 'add_ln26_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 150 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln26_6 = add i32 %add_ln26_5, i32 %add_ln26_2" [mmult.cpp:26]   --->   Operation 150 'add' 'add_ln26_6' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 159 'ret' 'ret_ln0' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @mmult0_mmult1_str"   --->   Operation 151 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 152 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 153 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i6 %add_ln24" [mmult.cpp:24]   --->   Operation 154 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%c_buffer_addr = getelementptr i32 %c_buffer, i64 0, i64 %zext_ln24" [mmult.cpp:24]   --->   Operation 155 'getelementptr' 'c_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [mmult.cpp:23]   --->   Operation 156 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (3.25ns)   --->   "%store_ln26 = store i32 %add_ln26_6, i6 %c_buffer_addr" [mmult.cpp:26]   --->   Operation 157 'store' 'store_ln26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln23 = br void %mmult2" [mmult.cpp:23]   --->   Operation 158 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.18ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i', mmult.cpp:26) on local variable 'i' [12]  (0 ns)
	'add' operation ('add_ln22', mmult.cpp:22) [22]  (1.74 ns)
	'select' operation ('select_ln22_2', mmult.cpp:22) [33]  (1.19 ns)
	'getelementptr' operation ('a_buffer_addr', mmult.cpp:26) [35]  (0 ns)
	'load' operation ('a_buffer_load', mmult.cpp:22) on array 'a_buffer' [36]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('a_buffer_load', mmult.cpp:22) on array 'a_buffer' [36]  (3.25 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln26', mmult.cpp:26) [103]  (6.91 ns)

 <State 4>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln26', mmult.cpp:26) [103]  (6.91 ns)

 <State 5>: 6.92ns
The critical path consists of the following:
	'add' operation ('add_ln26_4', mmult.cpp:26) [122]  (2.55 ns)
	'add' operation ('add_ln26_5', mmult.cpp:26) [123]  (4.37 ns)

 <State 6>: 4.37ns
The critical path consists of the following:
	'add' operation ('add_ln26_2', mmult.cpp:26) [120]  (0 ns)
	'add' operation ('add_ln26_6', mmult.cpp:26) [124]  (4.37 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('c_buffer_addr', mmult.cpp:24) [100]  (0 ns)
	'store' operation ('store_ln26', mmult.cpp:26) of variable 'add_ln26_6', mmult.cpp:26 on array 'c_buffer' [125]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
