Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : MIXED

---- Target Parameters
Output File Name                   : "top.ngc"
Target Device                      : xc6slx45t-fgg484-3

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" into library work
Parsing module <top>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" into library work
Parsing module <InstructionCache>.
Parsing module <VexRiscv>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/rgmii_if.vhd" into library work
Parsing entity <rgmii_if>.
Parsing architecture <PHY_IF> of entity <rgmii_if>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 12913: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 12922: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 12983: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 13024: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 13167: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 13198: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 13226: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 13257: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 13285: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 13316: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 13344: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 13375: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 13403: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 13434: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 13462: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 13493: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 13521: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 13552: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 13580: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 13611: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 13639: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 13670: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 13698: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 13729: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 13757: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 13788: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 13816: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 13847: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 13875: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 13906: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 13934: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 13965: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 13993: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 14024: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 14052: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 14083: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 14111: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 14137: Port SHIFTOUT1 is not connected to this instance

Elaborating module <top>.
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 46: Using initial value of netsoc_ctrl_reset_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 88: Using initial value of netsoc_rom_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 101: Using initial value of netsoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 120: Using initial value of netsoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 133: Using initial value of netsoc_update_value_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 161: Using initial value of netsoc_interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 167: Using initial value of sdram_half_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 269: Using initial value of suart_storage since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 282: Using initial value of suart_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 283: Using initial value of suart_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 319: Using initial value of suart_tx_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 320: Using initial value of suart_tx_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 336: Using initial value of suart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 373: Using initial value of suart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 401: Using initial value of spiflash_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 440: Using initial value of half_rate_phy_dfi_p0_wrdata_en since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 599: Using initial value of netsoc_sdram_inti_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 615: Using initial value of netsoc_sdram_inti_p1_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 631: Using initial value of netsoc_sdram_inti_p2_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 647: Using initial value of netsoc_sdram_inti_p3_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 790: Using initial value of netsoc_sdram_phaseinjector0_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 806: Using initial value of netsoc_sdram_phaseinjector1_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 822: Using initial value of netsoc_sdram_phaseinjector2_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 838: Using initial value of netsoc_sdram_phaseinjector3_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 858: Using initial value of netsoc_sdram_dfi_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 874: Using initial value of netsoc_sdram_dfi_p1_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 890: Using initial value of netsoc_sdram_dfi_p2_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 906: Using initial value of netsoc_sdram_dfi_p3_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 980: Using initial value of netsoc_sdram_cmd_payload_is_read since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 981: Using initial value of netsoc_sdram_cmd_payload_is_write since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 985: Using initial value of netsoc_sdram_timer_load since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 986: Using initial value of netsoc_sdram_timer_load_count since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 1013: Using initial value of netsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 1014: Using initial value of netsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 1030: Using initial value of netsoc_sdram_bankmachine0_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 1102: Using initial value of netsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 1103: Using initial value of netsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 1119: Using initial value of netsoc_sdram_bankmachine1_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 1191: Using initial value of netsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 1192: Using initial value of netsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 1208: Using initial value of netsoc_sdram_bankmachine2_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 1280: Using initial value of netsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 1281: Using initial value of netsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 1297: Using initial value of netsoc_sdram_bankmachine3_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 1369: Using initial value of netsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 1370: Using initial value of netsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 1386: Using initial value of netsoc_sdram_bankmachine4_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 1458: Using initial value of netsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 1459: Using initial value of netsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 1475: Using initial value of netsoc_sdram_bankmachine5_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 1547: Using initial value of netsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 1548: Using initial value of netsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 1564: Using initial value of netsoc_sdram_bankmachine6_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 1636: Using initial value of netsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 1637: Using initial value of netsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 1653: Using initial value of netsoc_sdram_bankmachine7_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 1705: Using initial value of netsoc_sdram_choose_cmd_want_reads since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 1706: Using initial value of netsoc_sdram_choose_cmd_want_writes since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 1707: Using initial value of netsoc_sdram_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 1725: Using initial value of netsoc_sdram_choose_req_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 1726: Using initial value of netsoc_sdram_choose_req_want_activates since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 1741: Using initial value of netsoc_sdram_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 1742: Using initial value of netsoc_sdram_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 1747: Using initial value of netsoc_sdram_steerer0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 1748: Using initial value of netsoc_sdram_steerer1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 1749: Using initial value of netsoc_sdram_steerer2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 1750: Using initial value of netsoc_sdram_steerer3 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 1751: Using initial value of netsoc_sdram_steerer4 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 1752: Using initial value of netsoc_sdram_steerer5 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 1753: Using initial value of netsoc_sdram_steerer6 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 1754: Using initial value of netsoc_sdram_steerer7 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 1779: Using initial value of netsoc_sdram_bandwidth_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 1782: Using initial value of netsoc_sdram_bandwidth_data_width_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 1855: Using initial value of ethphy_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 1858: Using initial value of ethphy_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 1859: Using initial value of ethphy_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 1889: Using initial value of ethmac_preamble_crc_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 1906: Using initial value of ethmac_preamble_inserter_preamble since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 1961: Using initial value of ethmac_crc32_checker_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 1997: Using initial value of ethmac_crc32_checker_syncfifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 2072: Using initial value of ethmac_tx_last_be_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 2075: Using initial value of ethmac_tx_last_be_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 2076: Using initial value of ethmac_tx_last_be_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 2280: Using initial value of ethmac_writer_sink_sink_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 2312: Using initial value of ethmac_writer_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 2313: Using initial value of ethmac_writer_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 2329: Using initial value of ethmac_writer_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 2357: Using initial value of ethmac_reader_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 2361: Using initial value of ethmac_reader_source_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 2364: Using initial value of ethmac_reader_start_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 2389: Using initial value of ethmac_reader_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 2390: Using initial value of ethmac_reader_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 2406: Using initial value of ethmac_reader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 2444: Using initial value of ethmac_sram0_bus_err0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 2457: Using initial value of ethmac_sram1_bus_err0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 2470: Using initial value of ethmac_sram0_bus_err1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 2485: Using initial value of ethmac_sram1_bus_err1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 2549: Using initial value of locked0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 2550: Using initial value of locked1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 2551: Using initial value of locked2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 2552: Using initial value of locked3 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 2553: Using initial value of locked4 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 2554: Using initial value of locked5 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 2555: Using initial value of locked6 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 2556: Using initial value of locked7 since it is never assigned
Reading initialization file \"mem.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 12873: Signal <mem> in initial block is partially initialized.
Reading initialization file \"mem_1.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 12893: Signal <mem_1> in initial block is partially initialized.
Reading initialization file \"mem_2.init\".
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 3407: Assignment to opsis_i2c_i2cpads0_scl_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 3447: Assignment to opsis_i2c_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 3452: Assignment to opsis_i2c_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 3670: Assignment to suart_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 3671: Assignment to suart_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 3675: Assignment to suart_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 3721: Assignment to suart_tx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 3746: Assignment to suart_rx_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 3747: Assignment to suart_rx_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 3751: Assignment to suart_rx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 3801: Assignment to half_rate_phy_dfi_p1_act_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 3888: Assignment to half_rate_phy_record0_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 3889: Assignment to half_rate_phy_record0_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 3892: Assignment to half_rate_phy_record1_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 3893: Assignment to half_rate_phy_record1_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 3916: Assignment to dfi_dfi_p0_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 3948: Assignment to dfi_dfi_p2_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 3964: Assignment to dfi_dfi_p3_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 3984: Assignment to netsoc_sdram_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 4000: Assignment to netsoc_sdram_dfi_p1_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 4016: Assignment to netsoc_sdram_dfi_p2_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 4032: Assignment to netsoc_sdram_dfi_p3_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 4398: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 4495: Assignment to netsoc_sdram_bankmachine0_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 4496: Assignment to netsoc_sdram_bankmachine0_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 4497: Assignment to netsoc_sdram_bankmachine0_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 4657: Assignment to netsoc_sdram_bankmachine1_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 4658: Assignment to netsoc_sdram_bankmachine1_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 4659: Assignment to netsoc_sdram_bankmachine1_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 4819: Assignment to netsoc_sdram_bankmachine2_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 4820: Assignment to netsoc_sdram_bankmachine2_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 4821: Assignment to netsoc_sdram_bankmachine2_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 4981: Assignment to netsoc_sdram_bankmachine3_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 4982: Assignment to netsoc_sdram_bankmachine3_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 4983: Assignment to netsoc_sdram_bankmachine3_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 5143: Assignment to netsoc_sdram_bankmachine4_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 5144: Assignment to netsoc_sdram_bankmachine4_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 5145: Assignment to netsoc_sdram_bankmachine4_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 5305: Assignment to netsoc_sdram_bankmachine5_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 5306: Assignment to netsoc_sdram_bankmachine5_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 5307: Assignment to netsoc_sdram_bankmachine5_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 5467: Assignment to netsoc_sdram_bankmachine6_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 5468: Assignment to netsoc_sdram_bankmachine6_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 5469: Assignment to netsoc_sdram_bankmachine6_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 5629: Assignment to netsoc_sdram_bankmachine7_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 5630: Assignment to netsoc_sdram_bankmachine7_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 5631: Assignment to netsoc_sdram_bankmachine7_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 5765: Assignment to netsoc_sdram_choose_cmd_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 5802: Assignment to netsoc_sdram_choose_req_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 5992: Assignment to roundrobin0_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 5993: Assignment to roundrobin0_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 5997: Assignment to roundrobin1_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 5998: Assignment to roundrobin1_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 6002: Assignment to roundrobin2_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 6003: Assignment to roundrobin2_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 6007: Assignment to roundrobin3_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 6008: Assignment to roundrobin3_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 6012: Assignment to roundrobin4_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 6013: Assignment to roundrobin4_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 6017: Assignment to roundrobin5_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 6018: Assignment to roundrobin5_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 6022: Assignment to roundrobin6_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 6023: Assignment to roundrobin6_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 6027: Assignment to roundrobin7_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 6028: Assignment to roundrobin7_ce ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 6095: Result of 32-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 6096: Assignment to netsoc_word_clr ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 6178: Result of 30-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 6163: Assignment to netsoc_port_wdata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 6376: Assignment to ethmac_crc32_inserter_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 6510: Assignment to ethmac_crc32_checker_crc_value ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 6556: Assignment to ethmac_crc32_checker_syncfifo_source_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 6557: Assignment to ethmac_crc32_checker_syncfifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 6558: Assignment to ethmac_crc32_checker_syncfifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 6730: Assignment to ethmac_tx_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 6864: Assignment to ethmac_tx_last_be_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 6868: Assignment to ethmac_tx_last_be_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 6899: Assignment to ethphy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 6900: Assignment to ethphy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 6902: Assignment to ethphy_sink_payload_last_be ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 6903: Assignment to ethphy_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 6905: Assignment to ethphy_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 6948: Assignment to ethmac_writer_sink_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 6992: Result of 30-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 6995: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 6999: Result of 30-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7002: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7027: Assignment to ethmac_writer_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7028: Assignment to ethmac_writer_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7162: Assignment to ethmac_reader_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7163: Assignment to ethmac_reader_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7253: Assignment to ethmac_sram0_bus_dat_w0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7254: Assignment to ethmac_sram0_bus_sel0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7256: Assignment to ethmac_sram0_bus_we0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7257: Assignment to ethmac_sram0_bus_cti0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7258: Assignment to ethmac_sram0_bus_bte0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7260: Assignment to ethmac_sram1_bus_dat_w0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7261: Assignment to ethmac_sram1_bus_sel0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7263: Assignment to ethmac_sram1_bus_we0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7264: Assignment to ethmac_sram1_bus_cti0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7265: Assignment to ethmac_sram1_bus_bte0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7271: Assignment to ethmac_sram0_bus_cti1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7272: Assignment to ethmac_sram0_bus_bte1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7278: Assignment to ethmac_sram1_bus_cti1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7279: Assignment to ethmac_sram1_bus_bte1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7293: Assignment to netsoc_interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7294: Assignment to netsoc_interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7298: Assignment to wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7325: Assignment to netsoc_rom_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7326: Assignment to netsoc_rom_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7328: Assignment to netsoc_rom_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7329: Assignment to netsoc_rom_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7330: Assignment to netsoc_rom_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7336: Assignment to netsoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7337: Assignment to netsoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7340: Assignment to netsoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7343: Assignment to netsoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7344: Assignment to netsoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7346: Assignment to spiflash_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7347: Assignment to spiflash_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7349: Assignment to spiflash_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7350: Assignment to spiflash_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7351: Assignment to spiflash_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7388: Assignment to netsoc_ctrl_reset_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7398: Assignment to netsoc_csrbankarray_csrbank0_bus_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7399: Assignment to netsoc_csrbankarray_csrbank0_bus_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7400: Assignment to netsoc_csrbankarray_csrbank0_bus_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7401: Assignment to netsoc_csrbankarray_csrbank0_bus_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7402: Assignment to netsoc_csrbankarray_csrbank0_bus_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7403: Assignment to netsoc_csrbankarray_csrbank0_bus_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7404: Assignment to netsoc_csrbankarray_csrbank0_bus_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7405: Assignment to netsoc_csrbankarray_csrbank0_bus_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7406: Assignment to netsoc_ctrl_storage ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7416: Assignment to netsoc_csrbankarray_csrbank1_sram_writer_slot_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7417: Assignment to netsoc_csrbankarray_csrbank1_sram_writer_slot_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7418: Assignment to netsoc_csrbankarray_csrbank1_sram_writer_length3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7419: Assignment to netsoc_csrbankarray_csrbank1_sram_writer_length3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7420: Assignment to netsoc_csrbankarray_csrbank1_sram_writer_length2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7421: Assignment to netsoc_csrbankarray_csrbank1_sram_writer_length2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7422: Assignment to netsoc_csrbankarray_csrbank1_sram_writer_length1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7423: Assignment to netsoc_csrbankarray_csrbank1_sram_writer_length1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7424: Assignment to netsoc_csrbankarray_csrbank1_sram_writer_length0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7425: Assignment to netsoc_csrbankarray_csrbank1_sram_writer_length0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7426: Assignment to netsoc_csrbankarray_csrbank1_sram_writer_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7427: Assignment to netsoc_csrbankarray_csrbank1_sram_writer_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7428: Assignment to netsoc_csrbankarray_csrbank1_sram_writer_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7429: Assignment to netsoc_csrbankarray_csrbank1_sram_writer_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7430: Assignment to netsoc_csrbankarray_csrbank1_sram_writer_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7431: Assignment to netsoc_csrbankarray_csrbank1_sram_writer_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7432: Assignment to netsoc_csrbankarray_csrbank1_sram_writer_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7433: Assignment to netsoc_csrbankarray_csrbank1_sram_writer_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7434: Assignment to ethmac_writer_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7435: Assignment to ethmac_writer_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7440: Assignment to ethmac_reader_start_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7442: Assignment to netsoc_csrbankarray_csrbank1_sram_reader_ready_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7443: Assignment to netsoc_csrbankarray_csrbank1_sram_reader_ready_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7444: Assignment to netsoc_csrbankarray_csrbank1_sram_reader_level_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7445: Assignment to netsoc_csrbankarray_csrbank1_sram_reader_level_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7452: Assignment to ethmac_reader_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7453: Assignment to ethmac_reader_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7458: Assignment to netsoc_csrbankarray_csrbank1_preamble_crc_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7459: Assignment to netsoc_csrbankarray_csrbank1_preamble_crc_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7460: Assignment to netsoc_csrbankarray_csrbank1_preamble_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7461: Assignment to netsoc_csrbankarray_csrbank1_preamble_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7462: Assignment to netsoc_csrbankarray_csrbank1_preamble_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7463: Assignment to netsoc_csrbankarray_csrbank1_preamble_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7464: Assignment to netsoc_csrbankarray_csrbank1_preamble_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7465: Assignment to netsoc_csrbankarray_csrbank1_preamble_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7466: Assignment to netsoc_csrbankarray_csrbank1_preamble_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7467: Assignment to netsoc_csrbankarray_csrbank1_preamble_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7468: Assignment to netsoc_csrbankarray_csrbank1_crc_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7469: Assignment to netsoc_csrbankarray_csrbank1_crc_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7470: Assignment to netsoc_csrbankarray_csrbank1_crc_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7471: Assignment to netsoc_csrbankarray_csrbank1_crc_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7472: Assignment to netsoc_csrbankarray_csrbank1_crc_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7473: Assignment to netsoc_csrbankarray_csrbank1_crc_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7474: Assignment to netsoc_csrbankarray_csrbank1_crc_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7475: Assignment to netsoc_csrbankarray_csrbank1_crc_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7510: Assignment to netsoc_csrbankarray_csrbank2_mdio_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7511: Assignment to netsoc_csrbankarray_csrbank2_mdio_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7518: Assignment to netsoc_csrbankarray_csrbank3_switches_in_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7519: Assignment to netsoc_csrbankarray_csrbank3_switches_in_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7534: Assignment to netsoc_csrbankarray_csrbank4_dna_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7535: Assignment to netsoc_csrbankarray_csrbank4_dna_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7536: Assignment to netsoc_csrbankarray_csrbank4_dna_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7537: Assignment to netsoc_csrbankarray_csrbank4_dna_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7538: Assignment to netsoc_csrbankarray_csrbank4_dna_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7539: Assignment to netsoc_csrbankarray_csrbank4_dna_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7540: Assignment to netsoc_csrbankarray_csrbank4_dna_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7541: Assignment to netsoc_csrbankarray_csrbank4_dna_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7542: Assignment to netsoc_csrbankarray_csrbank4_dna_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7543: Assignment to netsoc_csrbankarray_csrbank4_dna_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7544: Assignment to netsoc_csrbankarray_csrbank4_dna_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7545: Assignment to netsoc_csrbankarray_csrbank4_dna_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7546: Assignment to netsoc_csrbankarray_csrbank4_dna_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7547: Assignment to netsoc_csrbankarray_csrbank4_dna_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7548: Assignment to netsoc_csrbankarray_csrbank4_dna_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7549: Assignment to netsoc_csrbankarray_csrbank4_dna_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7550: Assignment to netsoc_csrbankarray_csrbank4_git_commit19_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7551: Assignment to netsoc_csrbankarray_csrbank4_git_commit19_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7552: Assignment to netsoc_csrbankarray_csrbank4_git_commit18_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7553: Assignment to netsoc_csrbankarray_csrbank4_git_commit18_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7554: Assignment to netsoc_csrbankarray_csrbank4_git_commit17_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7555: Assignment to netsoc_csrbankarray_csrbank4_git_commit17_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7556: Assignment to netsoc_csrbankarray_csrbank4_git_commit16_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7557: Assignment to netsoc_csrbankarray_csrbank4_git_commit16_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7558: Assignment to netsoc_csrbankarray_csrbank4_git_commit15_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7559: Assignment to netsoc_csrbankarray_csrbank4_git_commit15_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7560: Assignment to netsoc_csrbankarray_csrbank4_git_commit14_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7561: Assignment to netsoc_csrbankarray_csrbank4_git_commit14_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7562: Assignment to netsoc_csrbankarray_csrbank4_git_commit13_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7563: Assignment to netsoc_csrbankarray_csrbank4_git_commit13_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7564: Assignment to netsoc_csrbankarray_csrbank4_git_commit12_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7565: Assignment to netsoc_csrbankarray_csrbank4_git_commit12_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7566: Assignment to netsoc_csrbankarray_csrbank4_git_commit11_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7567: Assignment to netsoc_csrbankarray_csrbank4_git_commit11_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7568: Assignment to netsoc_csrbankarray_csrbank4_git_commit10_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7569: Assignment to netsoc_csrbankarray_csrbank4_git_commit10_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7570: Assignment to netsoc_csrbankarray_csrbank4_git_commit9_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7571: Assignment to netsoc_csrbankarray_csrbank4_git_commit9_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7572: Assignment to netsoc_csrbankarray_csrbank4_git_commit8_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7573: Assignment to netsoc_csrbankarray_csrbank4_git_commit8_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7574: Assignment to netsoc_csrbankarray_csrbank4_git_commit7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7575: Assignment to netsoc_csrbankarray_csrbank4_git_commit7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7576: Assignment to netsoc_csrbankarray_csrbank4_git_commit6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7577: Assignment to netsoc_csrbankarray_csrbank4_git_commit6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7578: Assignment to netsoc_csrbankarray_csrbank4_git_commit5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7579: Assignment to netsoc_csrbankarray_csrbank4_git_commit5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7580: Assignment to netsoc_csrbankarray_csrbank4_git_commit4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7581: Assignment to netsoc_csrbankarray_csrbank4_git_commit4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7582: Assignment to netsoc_csrbankarray_csrbank4_git_commit3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7583: Assignment to netsoc_csrbankarray_csrbank4_git_commit3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7584: Assignment to netsoc_csrbankarray_csrbank4_git_commit2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7585: Assignment to netsoc_csrbankarray_csrbank4_git_commit2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7586: Assignment to netsoc_csrbankarray_csrbank4_git_commit1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7587: Assignment to netsoc_csrbankarray_csrbank4_git_commit1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7588: Assignment to netsoc_csrbankarray_csrbank4_git_commit0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7589: Assignment to netsoc_csrbankarray_csrbank4_git_commit0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7590: Assignment to netsoc_csrbankarray_csrbank4_platform_platform7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7591: Assignment to netsoc_csrbankarray_csrbank4_platform_platform7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7592: Assignment to netsoc_csrbankarray_csrbank4_platform_platform6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7593: Assignment to netsoc_csrbankarray_csrbank4_platform_platform6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7594: Assignment to netsoc_csrbankarray_csrbank4_platform_platform5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7595: Assignment to netsoc_csrbankarray_csrbank4_platform_platform5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7596: Assignment to netsoc_csrbankarray_csrbank4_platform_platform4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7597: Assignment to netsoc_csrbankarray_csrbank4_platform_platform4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7598: Assignment to netsoc_csrbankarray_csrbank4_platform_platform3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7599: Assignment to netsoc_csrbankarray_csrbank4_platform_platform3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7600: Assignment to netsoc_csrbankarray_csrbank4_platform_platform2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7601: Assignment to netsoc_csrbankarray_csrbank4_platform_platform2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7602: Assignment to netsoc_csrbankarray_csrbank4_platform_platform1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7603: Assignment to netsoc_csrbankarray_csrbank4_platform_platform1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7604: Assignment to netsoc_csrbankarray_csrbank4_platform_platform0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7605: Assignment to netsoc_csrbankarray_csrbank4_platform_platform0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7606: Assignment to netsoc_csrbankarray_csrbank4_platform_target7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7607: Assignment to netsoc_csrbankarray_csrbank4_platform_target7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7608: Assignment to netsoc_csrbankarray_csrbank4_platform_target6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7609: Assignment to netsoc_csrbankarray_csrbank4_platform_target6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7610: Assignment to netsoc_csrbankarray_csrbank4_platform_target5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7611: Assignment to netsoc_csrbankarray_csrbank4_platform_target5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7612: Assignment to netsoc_csrbankarray_csrbank4_platform_target4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7613: Assignment to netsoc_csrbankarray_csrbank4_platform_target4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7614: Assignment to netsoc_csrbankarray_csrbank4_platform_target3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7615: Assignment to netsoc_csrbankarray_csrbank4_platform_target3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7616: Assignment to netsoc_csrbankarray_csrbank4_platform_target2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7617: Assignment to netsoc_csrbankarray_csrbank4_platform_target2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7618: Assignment to netsoc_csrbankarray_csrbank4_platform_target1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7619: Assignment to netsoc_csrbankarray_csrbank4_platform_target1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7620: Assignment to netsoc_csrbankarray_csrbank4_platform_target0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7621: Assignment to netsoc_csrbankarray_csrbank4_platform_target0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7669: Assignment to netsoc_csrbankarray_csrbank5_master_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7670: Assignment to netsoc_csrbankarray_csrbank5_master_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7699: Assignment to netsoc_sdram_phaseinjector0_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7715: Assignment to netsoc_csrbankarray_csrbank6_dfii_pi0_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7716: Assignment to netsoc_csrbankarray_csrbank6_dfii_pi0_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7717: Assignment to netsoc_csrbankarray_csrbank6_dfii_pi0_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7718: Assignment to netsoc_csrbankarray_csrbank6_dfii_pi0_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7719: Assignment to netsoc_csrbankarray_csrbank6_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7720: Assignment to netsoc_csrbankarray_csrbank6_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7721: Assignment to netsoc_csrbankarray_csrbank6_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7722: Assignment to netsoc_csrbankarray_csrbank6_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7725: Assignment to netsoc_sdram_phaseinjector1_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7741: Assignment to netsoc_csrbankarray_csrbank6_dfii_pi1_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7742: Assignment to netsoc_csrbankarray_csrbank6_dfii_pi1_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7743: Assignment to netsoc_csrbankarray_csrbank6_dfii_pi1_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7744: Assignment to netsoc_csrbankarray_csrbank6_dfii_pi1_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7745: Assignment to netsoc_csrbankarray_csrbank6_dfii_pi1_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7746: Assignment to netsoc_csrbankarray_csrbank6_dfii_pi1_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7747: Assignment to netsoc_csrbankarray_csrbank6_dfii_pi1_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7748: Assignment to netsoc_csrbankarray_csrbank6_dfii_pi1_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7751: Assignment to netsoc_sdram_phaseinjector2_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7767: Assignment to netsoc_csrbankarray_csrbank6_dfii_pi2_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7768: Assignment to netsoc_csrbankarray_csrbank6_dfii_pi2_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7769: Assignment to netsoc_csrbankarray_csrbank6_dfii_pi2_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7770: Assignment to netsoc_csrbankarray_csrbank6_dfii_pi2_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7771: Assignment to netsoc_csrbankarray_csrbank6_dfii_pi2_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7772: Assignment to netsoc_csrbankarray_csrbank6_dfii_pi2_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7773: Assignment to netsoc_csrbankarray_csrbank6_dfii_pi2_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7774: Assignment to netsoc_csrbankarray_csrbank6_dfii_pi2_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7777: Assignment to netsoc_sdram_phaseinjector3_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7793: Assignment to netsoc_csrbankarray_csrbank6_dfii_pi3_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7794: Assignment to netsoc_csrbankarray_csrbank6_dfii_pi3_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7795: Assignment to netsoc_csrbankarray_csrbank6_dfii_pi3_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7796: Assignment to netsoc_csrbankarray_csrbank6_dfii_pi3_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7797: Assignment to netsoc_csrbankarray_csrbank6_dfii_pi3_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7798: Assignment to netsoc_csrbankarray_csrbank6_dfii_pi3_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7799: Assignment to netsoc_csrbankarray_csrbank6_dfii_pi3_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7800: Assignment to netsoc_csrbankarray_csrbank6_dfii_pi3_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7801: Assignment to netsoc_sdram_bandwidth_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7803: Assignment to netsoc_csrbankarray_csrbank6_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7804: Assignment to netsoc_csrbankarray_csrbank6_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7805: Assignment to netsoc_csrbankarray_csrbank6_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7806: Assignment to netsoc_csrbankarray_csrbank6_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7807: Assignment to netsoc_csrbankarray_csrbank6_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7808: Assignment to netsoc_csrbankarray_csrbank6_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7809: Assignment to netsoc_csrbankarray_csrbank6_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7810: Assignment to netsoc_csrbankarray_csrbank6_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7811: Assignment to netsoc_csrbankarray_csrbank6_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7812: Assignment to netsoc_csrbankarray_csrbank6_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7813: Assignment to netsoc_csrbankarray_csrbank6_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7814: Assignment to netsoc_csrbankarray_csrbank6_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7815: Assignment to netsoc_csrbankarray_csrbank6_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7816: Assignment to netsoc_csrbankarray_csrbank6_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7893: Assignment to netsoc_csrbankarray_csrbank7_miso_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7894: Assignment to netsoc_csrbankarray_csrbank7_miso_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7921: Assignment to netsoc_update_value_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7923: Assignment to netsoc_csrbankarray_csrbank8_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7924: Assignment to netsoc_csrbankarray_csrbank8_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7925: Assignment to netsoc_csrbankarray_csrbank8_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7926: Assignment to netsoc_csrbankarray_csrbank8_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7927: Assignment to netsoc_csrbankarray_csrbank8_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7928: Assignment to netsoc_csrbankarray_csrbank8_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7929: Assignment to netsoc_csrbankarray_csrbank8_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7930: Assignment to netsoc_csrbankarray_csrbank8_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7931: Assignment to netsoc_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7932: Assignment to netsoc_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7958: Assignment to netsoc_csrbankarray_csrbank9_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7959: Assignment to netsoc_csrbankarray_csrbank9_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7960: Assignment to netsoc_csrbankarray_csrbank9_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7961: Assignment to netsoc_csrbankarray_csrbank9_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7962: Assignment to suart_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7963: Assignment to suart_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 7997: Assignment to netsoc_csrbankarray_sram_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 8008: Assignment to netsoc_csrbankarray_sram_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 9528: Assignment to ethmac_rx_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 9764: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 9765: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 9730: Assignment to half_rate_phy_record0_cs_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 9816: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 9817: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 9857: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 10054: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 11323: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 9801: Assignment to rbank ignored, since the identifier is never used

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=3'b100,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=10.0,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=1'b1,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=3'b110,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=2'b10,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=230.0,CLKOUT3_DIVIDE=2'b10,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=210.0,CLKOUT4_DIVIDE=3'b100,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1'b1,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 12956: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 12959: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=3'b100)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <OBUFDS>.

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=0.5,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=10.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <DNA_PORT>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 13054: Assignment to opsis_i2c_fx2_reset_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 13070: Assignment to suart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 13087: Assignment to suart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <ODDR2(DDR_ALIGNMENT="C0",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUFTDS>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b100,OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="NONE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="SDR",DATA_WIDTH=3'b100,INTERFACE_TYPE="RETIMED",SERDES_MODE="NONE")>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 14174: Assignment to netsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 14188: Assignment to netsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 14202: Assignment to netsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 14216: Assignment to netsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 14230: Assignment to netsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 14244: Assignment to netsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 14258: Assignment to netsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 14272: Assignment to netsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
Going to vhdl side to elaborate module rgmii_if

Elaborating entity <rgmii_if> (architecture <PHY_IF>) from library <work>.
Back to verilog to continue elaboration
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 14357: Assignment to ethmac_crc32_checker_syncfifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 14373: Assignment to ethmac_tx_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 14389: Assignment to ethmac_rx_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 14403: Assignment to ethmac_writer_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 14419: Assignment to ethmac_writer_memory0_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 14435: Assignment to ethmac_writer_memory1_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 14449: Assignment to ethmac_reader_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <VexRiscv>.

Elaborating module <InstructionCache>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 224: Assignment to lineLoader_wayToAllocate_willClear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 226: Assignment to lineLoader_wayToAllocate_willOverflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 300: Assignment to decodeStage_mmuRsp_isIoAccess ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 1743: Assignment to IBusCachedPlugin_cache_io_cpu_fetch_physicalAddress ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 2405: Assignment to writeBack_FORMAL_PC_NEXT ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 2584: Assignment to memory_MMU_RSP_physicalAddress ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 2585: Assignment to memory_MMU_RSP_isIoAccess ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 2586: Assignment to memory_MMU_RSP_allowRead ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 2587: Assignment to memory_MMU_RSP_allowWrite ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 2588: Assignment to memory_MMU_RSP_allowExecute ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 2589: Assignment to memory_MMU_RSP_exception ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 2784: Assignment to lastStageInstruction ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 2785: Assignment to lastStagePc ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 2786: Assignment to lastStageIsValid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 2787: Assignment to lastStageIsFiring ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 2802: Assignment to IBusCachedPlugin_incomingInstruction ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 2884: Assignment to IBusCachedPlugin_iBusRsp_stages_0_inputSample ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 2895: Assignment to IBusCachedPlugin_iBusRsp_stages_0_output_payload ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 2935: Assignment to IBusCachedPlugin_pcValids_1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 2936: Assignment to IBusCachedPlugin_pcValids_2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 3068: Assignment to iBus_cmd_payload_size ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 3133: Assignment to IBusCachedPlugin_mmuBus_cmd_isValid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 3135: Assignment to IBusCachedPlugin_mmuBus_cmd_bypassTranslation ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 3136: Assignment to IBusCachedPlugin_mmuBus_end ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 3183: Assignment to execute_DBusSimplePlugin_formalMask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 3184: Assignment to DBusSimplePlugin_mmuBus_cmd_isValid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 3186: Assignment to DBusSimplePlugin_mmuBus_cmd_bypassTranslation ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 3187: Assignment to DBusSimplePlugin_mmuBus_end ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 3806: Assignment to IBusCachedPlugin_decodePrediction_rsp_wasWrong ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 3814: Assignment to CsrPlugin_misa_base ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 3815: Assignment to CsrPlugin_misa_extensions ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 3859: Assignment to CsrPlugin_exceptionPendings_0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 3860: Assignment to CsrPlugin_exceptionPendings_1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 3861: Assignment to CsrPlugin_exceptionPendings_2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 3862: Assignment to CsrPlugin_exceptionPendings_3 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 3864: Assignment to CsrPlugin_lastStageWasWfi ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 3890: Assignment to CsrPlugin_xtvec_mode ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 3912: Assignment to contextSwitching ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 3915: Assignment to execute_CsrPlugin_inWfi ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 3917: Assignment to execute_CsrPlugin_illegalAccess ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 3966: Assignment to execute_CsrPlugin_illegalInstruction ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 4019: Assignment to execute_CsrPlugin_readEnable ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 4135: Assignment to decode_arbitration_isMoving ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 4139: Assignment to execute_arbitration_isMoving ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 4140: Assignment to execute_arbitration_isFiring ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 4143: Assignment to memory_arbitration_isMoving ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 4144: Assignment to memory_arbitration_isFiring ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 4147: Assignment to writeBack_arbitration_isMoving ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 4211: Assignment to execute_CsrPlugin_wfiWake ignored, since the identifier is never used
"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 4483. $display ERROR DBusSimplePlugin doesn't allow memory stage stall when read happend
"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 4486. $display ERROR DBusSimplePlugin doesn't allow writeback stage stall when read happend
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 14458: Size mismatch in connection of port <externalResetVector>. Formal port size is 32-bit while actual signal size is 1-bit.

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 14694: Assignment to base50_rst ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" Line 14714: Assignment to encoder_rst ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v".
    Set property "register_balancing = no" for signal <ethmac_tx_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <ethmac_tx_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <ethmac_rx_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <ethmac_rx_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl7_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl7_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl7_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl7_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl8_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl8_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl8_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl8_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl9_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl9_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl9_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl9_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl10_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl10_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl10_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl10_regs1>.
    Set property "register_balancing = no" for signal <netsoc_sdram_bankmachine0_twtpcon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_bankmachine0_trccon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_bankmachine0_trascon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_bankmachine1_twtpcon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_bankmachine1_trccon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_bankmachine1_trascon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_bankmachine2_twtpcon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_bankmachine2_trccon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_bankmachine2_trascon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_bankmachine3_twtpcon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_bankmachine3_trccon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_bankmachine3_trascon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_bankmachine4_twtpcon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_bankmachine4_trccon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_bankmachine4_trascon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_bankmachine5_twtpcon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_bankmachine5_trccon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_bankmachine5_trascon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_bankmachine6_twtpcon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_bankmachine6_trccon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_bankmachine6_trascon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_bankmachine7_twtpcon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_bankmachine7_trccon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_bankmachine7_trascon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_trrdcon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_tfawcon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_tccdcon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_twtrcon_ready>.
    Set property "KEEP = TRUE" for signal <eth_rx_clk>.
    Set property "KEEP = TRUE" for signal <eth_tx_clk>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl5_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl5_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl5_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl5_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl6_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl6_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl6_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl6_regs1>.
WARNING:Xst:647 - Input <eth_int_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" line 14325: Output port <clock_speed> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" line 14325: Output port <link_status> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" line 14325: Output port <duplex_status> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" line 14325: Output port <crs_to_mac> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" line 14325: Output port <col_to_mac> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" line 14325: Output port <rx_er_to_mac> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" line 14452: Output port <iBusWishbone_BTE> of the instance <VexRiscv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" line 14452: Output port <iBusWishbone_CTI> of the instance <VexRiscv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" line 14452: Output port <dBusWishbone_BTE> of the instance <VexRiscv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.lite/gateware/top.v" line 14452: Output port <dBusWishbone_CTI> of the instance <VexRiscv> is unconnected or connected to loadless signal.
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'top', is tied to its initial value.
WARNING:Xst:2999 - Signal 'mem_2', unconnected in block 'top', is tied to its initial value.
    Found 16384x32-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 8192x32-bit dual-port RAM <Mram_mem_1> for signal <mem_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_2>, simulation mismatch.
    Found 7x8-bit single-port Read Only RAM <Mram_mem_2> for signal <mem_2>.
    Found 16x10-bit dual-port RAM <Mram_storage> for signal <storage>.
    Found 16x10-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
    Found 8x24-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
    Found 8x24-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 8x24-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 8x24-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Found 8x24-bit dual-port RAM <Mram_storage_6> for signal <storage_6>.
    Found 8x24-bit dual-port RAM <Mram_storage_7> for signal <storage_7>.
    Found 8x24-bit dual-port RAM <Mram_storage_8> for signal <storage_8>.
    Found 8x24-bit dual-port RAM <Mram_storage_9> for signal <storage_9>.
    Found 512x128-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 512x24-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <storage_10>, simulation mismatch.
    Found 5x12-bit dual-port RAM <Mram_storage_10> for signal <storage_10>.
    Found 64x42-bit dual-port RAM <Mram_storage_11> for signal <storage_11>.
    Found 64x42-bit dual-port RAM <Mram_storage_12> for signal <storage_12>.
    Found 2x35-bit dual-port RAM <Mram_storage_13> for signal <storage_13>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_3>, simulation mismatch.
    Found 382x32-bit dual-port RAM <Mram_mem_3> for signal <mem_3>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_4>, simulation mismatch.
    Found 382x32-bit dual-port RAM <Mram_mem_4> for signal <mem_4>.
    Found 2x14-bit dual-port RAM <Mram_storage_14> for signal <storage_14>.
    Register <memadr_27> equivalent to <memadr_13> has been removed
    Register <memadr_25> equivalent to <memadr_13> has been removed
    Register <memadr_23> equivalent to <memadr_13> has been removed
    Register <memadr_21> equivalent to <memadr_13> has been removed
    Register <memadr_19> equivalent to <memadr_13> has been removed
    Register <memadr_17> equivalent to <memadr_13> has been removed
    Register <memadr_15> equivalent to <memadr_13> has been removed
    Register <half_rate_phy_record1_cke> equivalent to <half_rate_phy_record0_cke> has been removed
    Register <memadr_28> equivalent to <memadr_10> has been removed
    Register <memadr_26> equivalent to <memadr_10> has been removed
    Register <memadr_24> equivalent to <memadr_10> has been removed
    Register <memadr_22> equivalent to <memadr_10> has been removed
    Register <memadr_20> equivalent to <memadr_10> has been removed
    Register <memadr_18> equivalent to <memadr_10> has been removed
    Register <memadr_16> equivalent to <memadr_10> has been removed
    Register <memadr_14> equivalent to <memadr_10> has been removed
    Register <memadr_12> equivalent to <memadr_10> has been removed
    Register <half_rate_phy_record1_odt> equivalent to <half_rate_phy_record0_odt> has been removed
    Register <memadr_4> equivalent to <memadr_3> has been removed
    Register <dfi_dfi_p3_rddata_valid> equivalent to <dfi_dfi_p2_rddata_valid> has been removed
    Register <half_rate_phy_record1_reset_n> equivalent to <half_rate_phy_record0_reset_n> has been removed
    Register <ethphy_rx_dv_d> equivalent to <ethphy_source_valid> has been removed
    Found 1-bit register for signal <ethphy_source_valid>.
    Found 8-bit register for signal <ethphy_source_payload_data>.
    Found 1-bit register for signal <liteethmacpreamblechecker_state>.
    Found 32-bit register for signal <ethmac_crc32_checker_crc_reg>.
    Found 3-bit register for signal <ethmac_crc32_checker_syncfifo_produce>.
    Found 3-bit register for signal <ethmac_crc32_checker_syncfifo_consume>.
    Found 3-bit register for signal <ethmac_crc32_checker_syncfifo_level>.
    Found 2-bit register for signal <liteethmaccrc32checker_state>.
    Found 1-bit register for signal <ethmac_ps_preamble_error_toggle_i>.
    Found 1-bit register for signal <ethmac_ps_crc_error_toggle_i>.
    Found 1-bit register for signal <ethmac_rx_converter_converter_strobe_all>.
    Found 2-bit register for signal <ethmac_rx_converter_converter_demux>.
    Found 1-bit register for signal <ethmac_rx_converter_converter_source_first>.
    Found 1-bit register for signal <ethmac_rx_converter_converter_source_last>.
    Found 40-bit register for signal <ethmac_rx_converter_converter_source_payload_data>.
    Found 7-bit register for signal <ethmac_rx_cdc_graycounter0_q_binary>.
    Found 7-bit register for signal <ethmac_rx_cdc_graycounter0_q>.
    Found 7-bit register for signal <xilinxmultiregimpl10_regs0>.
    Found 7-bit register for signal <xilinxmultiregimpl10_regs1>.
    Found 8-bit register for signal <ethphy_tx_data>.
    Found 1-bit register for signal <ethphy_tx_valid>.
    Found 4-bit register for signal <ethmac_tx_gap_inserter_counter>.
    Found 1-bit register for signal <ethmac_tx_gap_inserter_counter_ce>.
    Found 3-bit register for signal <ethmac_preamble_inserter_cnt>.
    Found 2-bit register for signal <liteethmacpreambleinserter_state>.
    Found 2-bit register for signal <ethmac_crc32_inserter_cnt>.
    Found 32-bit register for signal <ethmac_crc32_inserter_reg>.
    Found 2-bit register for signal <liteethmaccrc32inserter_state>.
    Found 16-bit register for signal <ethmac_padding_inserter_counter>.
    Found 1-bit register for signal <liteethmacpaddinginserter_state>.
    Found 1-bit register for signal <ethmac_tx_last_be_ongoing>.
    Found 2-bit register for signal <ethmac_tx_converter_converter_mux>.
    Found 7-bit register for signal <ethmac_tx_cdc_graycounter1_q_binary>.
    Found 7-bit register for signal <ethmac_tx_cdc_graycounter1_q>.
    Found 7-bit register for signal <xilinxmultiregimpl7_regs0>.
    Found 7-bit register for signal <xilinxmultiregimpl7_regs1>.
    Found 11-bit register for signal <crg_por>.
    Found 1-bit register for signal <half_rate_phy_phase_sel>.
    Found 1-bit register for signal <half_rate_phy_phase_half>.
    Found 1-bit register for signal <half_rate_phy_record0_reset_n>.
    Found 1-bit register for signal <half_rate_phy_record0_odt>.
    Found 15-bit register for signal <half_rate_phy_record0_address>.
    Found 3-bit register for signal <half_rate_phy_record0_bank>.
    Found 1-bit register for signal <half_rate_phy_record0_cke>.
    Found 1-bit register for signal <half_rate_phy_record0_cas_n>.
    Found 1-bit register for signal <half_rate_phy_record0_ras_n>.
    Found 1-bit register for signal <half_rate_phy_record0_we_n>.
    Found 15-bit register for signal <half_rate_phy_record1_address>.
    Found 3-bit register for signal <half_rate_phy_record1_bank>.
    Found 1-bit register for signal <half_rate_phy_record1_cas_n>.
    Found 1-bit register for signal <half_rate_phy_record1_ras_n>.
    Found 1-bit register for signal <half_rate_phy_record1_we_n>.
    Found 15-bit register for signal <ddram_a>.
    Found 3-bit register for signal <ddram_ba>.
    Found 1-bit register for signal <ddram_cke>.
    Found 1-bit register for signal <ddram_ras_n>.
    Found 1-bit register for signal <ddram_cas_n>.
    Found 1-bit register for signal <ddram_we_n>.
    Found 1-bit register for signal <ddram_reset_n>.
    Found 1-bit register for signal <ddram_odt>.
    Found 1-bit register for signal <half_rate_phy_postamble>.
    Found 5-bit register for signal <half_rate_phy_r_drive_dq>.
    Found 6-bit register for signal <half_rate_phy_r_dfi_wrdata_en>.
    Found 32-bit register for signal <netsoc_ctrl_bus_errors>.
    Found 1-bit register for signal <netsoc_rom_bus_ack>.
    Found 1-bit register for signal <netsoc_sram_bus_ack>.
    Found 1-bit register for signal <netsoc_interface_we>.
    Found 8-bit register for signal <netsoc_interface_dat_w>.
    Found 14-bit register for signal <netsoc_interface_adr>.
    Found 32-bit register for signal <netsoc_bus_wishbone_dat_r>.
    Found 1-bit register for signal <netsoc_bus_wishbone_ack>.
    Found 2-bit register for signal <netsoc_counter>.
    Found 32-bit register for signal <netsoc_value>.
    Found 32-bit register for signal <netsoc_value_status>.
    Found 1-bit register for signal <netsoc_zero_pending>.
    Found 1-bit register for signal <netsoc_zero_old_trigger>.
    Found 7-bit register for signal <dna_cnt>.
    Found 57-bit register for signal <dna_status>.
    Found 1-bit register for signal <opsis_i2c_sda_drv_reg>.
    Found 1-bit register for signal <opsis_i2c_scl_drv_reg>.
    Found 3-bit register for signal <opsis_i2c_samp_count>.
    Found 1-bit register for signal <opsis_i2c_samp_carry>.
    Found 1-bit register for signal <opsis_i2c_scl_i>.
    Found 1-bit register for signal <opsis_i2c_sda_i>.
    Found 1-bit register for signal <opsis_i2c_scl_r>.
    Found 1-bit register for signal <opsis_i2c_sda_r>.
    Found 4-bit register for signal <opsis_i2c_counter>.
    Found 8-bit register for signal <opsis_i2c_din>.
    Found 1-bit register for signal <opsis_i2c_is_read>.
    Found 1-bit register for signal <opsis_i2c_data_drv>.
    Found 1-bit register for signal <opsis_i2c_data_bit>.
    Found 4-bit register for signal <opsisi2c_state>.
    Found 1-bit register for signal <suart_sink_ready>.
    Found 8-bit register for signal <suart_tx_reg>.
    Found 4-bit register for signal <suart_tx_bitcount>.
    Found 1-bit register for signal <suart_tx_busy>.
    Found 1-bit register for signal <fx2_serial_tx>.
    Found 32-bit register for signal <suart_phase_accumulator_tx>.
    Found 1-bit register for signal <suart_uart_clk_txen>.
    Found 1-bit register for signal <suart_source_valid>.
    Found 1-bit register for signal <suart_rx_r>.
    Found 1-bit register for signal <suart_rx_busy>.
    Found 4-bit register for signal <suart_rx_bitcount>.
    Found 8-bit register for signal <suart_source_payload_data>.
    Found 8-bit register for signal <suart_rx_reg>.
    Found 32-bit register for signal <suart_phase_accumulator_rx>.
    Found 1-bit register for signal <suart_uart_clk_rxen>.
    Found 1-bit register for signal <suart_tx_pending>.
    Found 1-bit register for signal <suart_tx_old_trigger>.
    Found 1-bit register for signal <suart_rx_pending>.
    Found 1-bit register for signal <suart_rx_old_trigger>.
    Found 1-bit register for signal <suart_tx_fifo_readable>.
    Found 4-bit register for signal <suart_tx_fifo_produce>.
    Found 4-bit register for signal <suart_tx_fifo_consume>.
    Found 5-bit register for signal <suart_tx_fifo_level0>.
    Found 1-bit register for signal <suart_rx_fifo_readable>.
    Found 4-bit register for signal <suart_rx_fifo_produce>.
    Found 4-bit register for signal <suart_rx_fifo_consume>.
    Found 5-bit register for signal <suart_rx_fifo_level0>.
    Found 1-bit register for signal <spiflash_clk>.
    Found 4-bit register for signal <spiflash_dqi>.
    Found 2-bit register for signal <spiflash_i1>.
    Found 32-bit register for signal <spiflash_sr>.
    Found 1-bit register for signal <spiflash_dq_oe>.
    Found 1-bit register for signal <spiflash_cs_n>.
    Found 1-bit register for signal <spiflash_bus_ack>.
    Found 8-bit register for signal <spiflash_counter>.
    Found 26-bit register for signal <front_panel_count>.
    Found 1-bit register for signal <phase_sys>.
    Found 32-bit register for signal <dfi_dfi_p0_rddata>.
    Found 1-bit register for signal <dfi_dfi_p0_rddata_valid>.
    Found 32-bit register for signal <dfi_dfi_p1_rddata>.
    Found 1-bit register for signal <dfi_dfi_p1_rddata_valid>.
    Found 32-bit register for signal <dfi_dfi_p2_rddata>.
    Found 1-bit register for signal <dfi_dfi_p2_rddata_valid>.
    Found 32-bit register for signal <dfi_dfi_p3_rddata>.
    Found 32-bit register for signal <netsoc_sdram_phaseinjector0_status>.
    Found 32-bit register for signal <netsoc_sdram_phaseinjector1_status>.
    Found 32-bit register for signal <netsoc_sdram_phaseinjector2_status>.
    Found 32-bit register for signal <netsoc_sdram_phaseinjector3_status>.
    Found 9-bit register for signal <netsoc_sdram_timer_count>.
    Found 14-bit register for signal <netsoc_sdram_cmd_payload_a>.
    Found 1-bit register for signal <netsoc_sdram_cmd_payload_cas>.
    Found 1-bit register for signal <netsoc_sdram_cmd_payload_ras>.
    Found 1-bit register for signal <netsoc_sdram_cmd_payload_we>.
    Found 1-bit register for signal <netsoc_sdram_generator_done>.
    Found 6-bit register for signal <netsoc_sdram_generator_counter>.
    Found 2-bit register for signal <refresher_state>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine0_row_opened>.
    Found 14-bit register for signal <netsoc_sdram_bankmachine0_row>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine0_cmd_buffer_valid_n>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine0_twtpcon_count>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine0_twtpcon_ready>.
    Found 2-bit register for signal <netsoc_sdram_bankmachine0_trccon_count>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine0_trccon_ready>.
    Found 2-bit register for signal <netsoc_sdram_bankmachine0_trascon_count>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine0_trascon_ready>.
    Found 3-bit register for signal <bankmachine0_state>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine1_row_opened>.
    Found 14-bit register for signal <netsoc_sdram_bankmachine1_row>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine1_cmd_buffer_valid_n>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine1_twtpcon_count>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine1_twtpcon_ready>.
    Found 2-bit register for signal <netsoc_sdram_bankmachine1_trccon_count>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine1_trccon_ready>.
    Found 2-bit register for signal <netsoc_sdram_bankmachine1_trascon_count>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine1_trascon_ready>.
    Found 3-bit register for signal <bankmachine1_state>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine2_row_opened>.
    Found 14-bit register for signal <netsoc_sdram_bankmachine2_row>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine2_cmd_buffer_valid_n>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine2_twtpcon_count>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine2_twtpcon_ready>.
    Found 2-bit register for signal <netsoc_sdram_bankmachine2_trccon_count>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine2_trccon_ready>.
    Found 2-bit register for signal <netsoc_sdram_bankmachine2_trascon_count>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine2_trascon_ready>.
    Found 3-bit register for signal <bankmachine2_state>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine3_row_opened>.
    Found 14-bit register for signal <netsoc_sdram_bankmachine3_row>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine3_cmd_buffer_valid_n>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine3_twtpcon_count>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine3_twtpcon_ready>.
    Found 2-bit register for signal <netsoc_sdram_bankmachine3_trccon_count>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine3_trccon_ready>.
    Found 2-bit register for signal <netsoc_sdram_bankmachine3_trascon_count>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine3_trascon_ready>.
    Found 3-bit register for signal <bankmachine3_state>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine4_row_opened>.
    Found 14-bit register for signal <netsoc_sdram_bankmachine4_row>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine4_cmd_buffer_valid_n>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine4_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine4_twtpcon_count>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine4_twtpcon_ready>.
    Found 2-bit register for signal <netsoc_sdram_bankmachine4_trccon_count>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine4_trccon_ready>.
    Found 2-bit register for signal <netsoc_sdram_bankmachine4_trascon_count>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine4_trascon_ready>.
    Found 3-bit register for signal <bankmachine4_state>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine5_row_opened>.
    Found 14-bit register for signal <netsoc_sdram_bankmachine5_row>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine5_cmd_buffer_valid_n>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine5_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine5_twtpcon_count>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine5_twtpcon_ready>.
    Found 2-bit register for signal <netsoc_sdram_bankmachine5_trccon_count>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine5_trccon_ready>.
    Found 2-bit register for signal <netsoc_sdram_bankmachine5_trascon_count>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine5_trascon_ready>.
    Found 3-bit register for signal <bankmachine5_state>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine6_row_opened>.
    Found 14-bit register for signal <netsoc_sdram_bankmachine6_row>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine6_cmd_buffer_valid_n>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine6_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine6_twtpcon_count>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine6_twtpcon_ready>.
    Found 2-bit register for signal <netsoc_sdram_bankmachine6_trccon_count>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine6_trccon_ready>.
    Found 2-bit register for signal <netsoc_sdram_bankmachine6_trascon_count>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine6_trascon_ready>.
    Found 3-bit register for signal <bankmachine6_state>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine7_row_opened>.
    Found 14-bit register for signal <netsoc_sdram_bankmachine7_row>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine7_cmd_buffer_valid_n>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine7_twtpcon_count>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine7_twtpcon_ready>.
    Found 2-bit register for signal <netsoc_sdram_bankmachine7_trccon_count>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine7_trccon_ready>.
    Found 2-bit register for signal <netsoc_sdram_bankmachine7_trascon_count>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine7_trascon_ready>.
    Found 3-bit register for signal <bankmachine7_state>.
    Found 5-bit register for signal <netsoc_sdram_time0>.
    Found 4-bit register for signal <netsoc_sdram_time1>.
    Found 3-bit register for signal <netsoc_sdram_choose_cmd_grant>.
    Found 3-bit register for signal <netsoc_sdram_choose_req_grant>.
    Found 3-bit register for signal <netsoc_sdram_dfi_p0_bank>.
    Found 14-bit register for signal <netsoc_sdram_dfi_p0_address>.
    Found 1-bit register for signal <netsoc_sdram_dfi_p0_cas_n>.
    Found 1-bit register for signal <netsoc_sdram_dfi_p0_ras_n>.
    Found 1-bit register for signal <netsoc_sdram_dfi_p0_we_n>.
    Found 1-bit register for signal <netsoc_sdram_dfi_p0_rddata_en>.
    Found 3-bit register for signal <netsoc_sdram_dfi_p1_bank>.
    Found 14-bit register for signal <netsoc_sdram_dfi_p1_address>.
    Found 1-bit register for signal <netsoc_sdram_dfi_p1_cas_n>.
    Found 1-bit register for signal <netsoc_sdram_dfi_p1_ras_n>.
    Found 1-bit register for signal <netsoc_sdram_dfi_p1_we_n>.
    Found 1-bit register for signal <netsoc_sdram_dfi_p1_rddata_en>.
    Found 1-bit register for signal <netsoc_sdram_dfi_p1_wrdata_en>.
    Found 1-bit register for signal <netsoc_sdram_trrdcon_count>.
    Found 1-bit register for signal <netsoc_sdram_trrdcon_ready>.
    Found 3-bit register for signal <netsoc_sdram_tfawcon_window>.
    Found 1-bit register for signal <netsoc_sdram_tfawcon_ready>.
    Found 3-bit register for signal <netsoc_sdram_twtrcon_count>.
    Found 1-bit register for signal <netsoc_sdram_twtrcon_ready>.
    Found 3-bit register for signal <multiplexer_state>.
    Found 1-bit register for signal <netsoc_sdram_bandwidth_cmd_valid>.
    Found 1-bit register for signal <netsoc_sdram_bandwidth_cmd_ready>.
    Found 1-bit register for signal <netsoc_sdram_bandwidth_cmd_is_read>.
    Found 1-bit register for signal <netsoc_sdram_bandwidth_cmd_is_write>.
    Found 24-bit register for signal <netsoc_sdram_bandwidth_counter>.
    Found 1-bit register for signal <netsoc_sdram_bandwidth_period>.
    Found 24-bit register for signal <netsoc_sdram_bandwidth_nreads_r>.
    Found 24-bit register for signal <netsoc_sdram_bandwidth_nwrites_r>.
    Found 24-bit register for signal <netsoc_sdram_bandwidth_nreads>.
    Found 24-bit register for signal <netsoc_sdram_bandwidth_nwrites>.
    Found 24-bit register for signal <netsoc_sdram_bandwidth_nreads_status>.
    Found 24-bit register for signal <netsoc_sdram_bandwidth_nwrites_status>.
    Found 1-bit register for signal <new_master_wdata_ready0>.
    Found 1-bit register for signal <new_master_wdata_ready1>.
    Found 1-bit register for signal <new_master_rdata_valid0>.
    Found 1-bit register for signal <new_master_rdata_valid1>.
    Found 1-bit register for signal <new_master_rdata_valid2>.
    Found 1-bit register for signal <new_master_rdata_valid3>.
    Found 1-bit register for signal <new_master_rdata_valid4>.
    Found 2-bit register for signal <netsoc_adr_offset_r>.
    Found 3-bit register for signal <cache_state>.
    Found 2-bit register for signal <litedramwishbone2native_state>.
    Found 32-bit register for signal <ethmac_preamble_errors_status>.
    Found 32-bit register for signal <ethmac_crc_errors_status>.
    Found 1-bit register for signal <ethmac_ps_preamble_error_toggle_o_r>.
    Found 1-bit register for signal <ethmac_ps_crc_error_toggle_o_r>.
    Found 7-bit register for signal <ethmac_tx_cdc_graycounter0_q_binary>.
    Found 7-bit register for signal <ethmac_tx_cdc_graycounter0_q>.
    Found 7-bit register for signal <ethmac_rx_cdc_graycounter1_q_binary>.
    Found 7-bit register for signal <ethmac_rx_cdc_graycounter1_q>.
    Found 32-bit register for signal <ethmac_writer_counter>.
    Found 1-bit register for signal <ethmac_writer_slot>.
    Found 1-bit register for signal <ethmac_writer_fifo_produce>.
    Found 1-bit register for signal <ethmac_writer_fifo_consume>.
    Found 2-bit register for signal <ethmac_writer_fifo_level>.
    Found 3-bit register for signal <liteethmacsramwriter_state>.
    Found 32-bit register for signal <ethmac_writer_errors_status>.
    Found 11-bit register for signal <ethmac_reader_counter>.
    Found 1-bit register for signal <ethmac_reader_last_d>.
    Found 1-bit register for signal <ethmac_reader_done_pending>.
    Found 1-bit register for signal <ethmac_reader_fifo_produce>.
    Found 1-bit register for signal <ethmac_reader_fifo_consume>.
    Found 2-bit register for signal <ethmac_reader_fifo_level>.
    Found 2-bit register for signal <liteethmacsramreader_state>.
    Found 1-bit register for signal <ethmac_sram0_bus_ack0>.
    Found 1-bit register for signal <ethmac_sram1_bus_ack0>.
    Found 1-bit register for signal <ethmac_sram0_bus_ack1>.
    Found 1-bit register for signal <ethmac_sram1_bus_ack1>.
    Found 4-bit register for signal <ethmac_slave_sel_r>.
    Found 1-bit register for signal <netsoc_grant>.
    Found 6-bit register for signal <netsoc_slave_sel_r>.
    Found 20-bit register for signal <netsoc_count>.
    Found 8-bit register for signal <netsoc_csrbankarray_interface0_bank_bus_dat_r>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<31>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<30>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<29>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<28>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<27>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<26>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<25>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<24>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<23>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<22>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<21>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<20>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<19>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<18>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<17>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<16>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<15>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<14>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<13>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<12>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<11>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<10>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<9>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<8>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<7>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<6>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<5>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<4>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<3>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<2>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<1>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<0>>.
    Found 8-bit register for signal <netsoc_csrbankarray_interface1_bank_bus_dat_r>.
    Found 1-bit register for signal <ethmac_writer_storage_full>.
    Found 1-bit register for signal <ethmac_reader_slot_storage_full>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<10>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<9>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<8>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<7>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<6>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<5>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<4>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<3>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<2>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<1>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<0>>.
    Found 1-bit register for signal <ethmac_reader_eventmanager_storage_full>.
    Found 8-bit register for signal <netsoc_csrbankarray_interface2_bank_bus_dat_r>.
    Found 1-bit register for signal <ethphy_crg_storage_full>.
    Found 3-bit register for signal <ethphy_mdio_storage_full>.
    Found 8-bit register for signal <netsoc_csrbankarray_interface3_bank_bus_dat_r>.
    Found 2-bit register for signal <front_panel_leds_storage_full>.
    Found 1-bit register for signal <netsoc_csrbankarray_sel_r>.
    Found 8-bit register for signal <netsoc_csrbankarray_interface4_bank_bus_dat_r>.
    Found 8-bit register for signal <netsoc_csrbankarray_interface5_bank_bus_dat_r>.
    Found 8-bit register for signal <opsis_i2c_master_storage_full>.
    Found 1-bit register for signal <opsis_i2c_fx2_reset_storage_full>.
    Found 8-bit register for signal <opsis_i2c_shift_reg_storage_full>.
    Found 2-bit register for signal <opsis_i2c_status_storage_full>.
    Found 7-bit register for signal <opsis_i2c_slave_addr_storage_full>.
    Found 1-bit register for signal <opsis_i2c_slave_addr_re>.
    Found 1-bit register for signal <opsisi2c_storage_full>.
    Found 8-bit register for signal <netsoc_csrbankarray_interface6_bank_bus_dat_r>.
    Found 4-bit register for signal <netsoc_sdram_storage_full>.
    Found 6-bit register for signal <netsoc_sdram_phaseinjector0_command_storage_full>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<13>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<12>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<11>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<10>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<9>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<8>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<7>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<6>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<5>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<4>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<3>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<2>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<1>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<0>>.
    Found 3-bit register for signal <netsoc_sdram_phaseinjector0_baddress_storage_full>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<31>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<30>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<29>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<28>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<27>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<26>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<25>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<24>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<23>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<22>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<21>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<20>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<19>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<18>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<17>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<16>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<15>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<14>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<13>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<12>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<11>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<10>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<9>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<8>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<7>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<6>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<5>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<4>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<3>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<2>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<1>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<0>>.
    Found 6-bit register for signal <netsoc_sdram_phaseinjector1_command_storage_full>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<13>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<12>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<11>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<10>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<9>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<8>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<7>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<6>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<5>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<4>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<3>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<2>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<1>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<0>>.
    Found 3-bit register for signal <netsoc_sdram_phaseinjector1_baddress_storage_full>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<31>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<30>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<29>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<28>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<27>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<26>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<25>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<24>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<23>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<22>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<21>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<20>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<19>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<18>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<17>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<16>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<15>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<14>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<13>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<12>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<11>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<10>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<9>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<8>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<7>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<6>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<5>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<4>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<3>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<2>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<1>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<0>>.
    Found 6-bit register for signal <netsoc_sdram_phaseinjector2_command_storage_full>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector2_address_storage_full<13>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector2_address_storage_full<12>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector2_address_storage_full<11>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector2_address_storage_full<10>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector2_address_storage_full<9>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector2_address_storage_full<8>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector2_address_storage_full<7>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector2_address_storage_full<6>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector2_address_storage_full<5>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector2_address_storage_full<4>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector2_address_storage_full<3>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector2_address_storage_full<2>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector2_address_storage_full<1>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector2_address_storage_full<0>>.
    Found 3-bit register for signal <netsoc_sdram_phaseinjector2_baddress_storage_full>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector2_wrdata_storage_full<31>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector2_wrdata_storage_full<30>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector2_wrdata_storage_full<29>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector2_wrdata_storage_full<28>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector2_wrdata_storage_full<27>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector2_wrdata_storage_full<26>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector2_wrdata_storage_full<25>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector2_wrdata_storage_full<24>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector2_wrdata_storage_full<23>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector2_wrdata_storage_full<22>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector2_wrdata_storage_full<21>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector2_wrdata_storage_full<20>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector2_wrdata_storage_full<19>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector2_wrdata_storage_full<18>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector2_wrdata_storage_full<17>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector2_wrdata_storage_full<16>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector2_wrdata_storage_full<15>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector2_wrdata_storage_full<14>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector2_wrdata_storage_full<13>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector2_wrdata_storage_full<12>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector2_wrdata_storage_full<11>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector2_wrdata_storage_full<10>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector2_wrdata_storage_full<9>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector2_wrdata_storage_full<8>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector2_wrdata_storage_full<7>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector2_wrdata_storage_full<6>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector2_wrdata_storage_full<5>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector2_wrdata_storage_full<4>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector2_wrdata_storage_full<3>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector2_wrdata_storage_full<2>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector2_wrdata_storage_full<1>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector2_wrdata_storage_full<0>>.
    Found 6-bit register for signal <netsoc_sdram_phaseinjector3_command_storage_full>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector3_address_storage_full<13>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector3_address_storage_full<12>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector3_address_storage_full<11>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector3_address_storage_full<10>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector3_address_storage_full<9>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector3_address_storage_full<8>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector3_address_storage_full<7>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector3_address_storage_full<6>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector3_address_storage_full<5>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector3_address_storage_full<4>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector3_address_storage_full<3>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector3_address_storage_full<2>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector3_address_storage_full<1>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector3_address_storage_full<0>>.
    Found 3-bit register for signal <netsoc_sdram_phaseinjector3_baddress_storage_full>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector3_wrdata_storage_full<31>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector3_wrdata_storage_full<30>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector3_wrdata_storage_full<29>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector3_wrdata_storage_full<28>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector3_wrdata_storage_full<27>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector3_wrdata_storage_full<26>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector3_wrdata_storage_full<25>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector3_wrdata_storage_full<24>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector3_wrdata_storage_full<23>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector3_wrdata_storage_full<22>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector3_wrdata_storage_full<21>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector3_wrdata_storage_full<20>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector3_wrdata_storage_full<19>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector3_wrdata_storage_full<18>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector3_wrdata_storage_full<17>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector3_wrdata_storage_full<16>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector3_wrdata_storage_full<15>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector3_wrdata_storage_full<14>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector3_wrdata_storage_full<13>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector3_wrdata_storage_full<12>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector3_wrdata_storage_full<11>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector3_wrdata_storage_full<10>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector3_wrdata_storage_full<9>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector3_wrdata_storage_full<8>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector3_wrdata_storage_full<7>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector3_wrdata_storage_full<6>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector3_wrdata_storage_full<5>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector3_wrdata_storage_full<4>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector3_wrdata_storage_full<3>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector3_wrdata_storage_full<2>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector3_wrdata_storage_full<1>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector3_wrdata_storage_full<0>>.
    Found 8-bit register for signal <netsoc_csrbankarray_interface7_bank_bus_dat_r>.
    Found 4-bit register for signal <spiflash_bitbang_storage_full>.
    Found 1-bit register for signal <spiflash_bitbang_en_storage_full>.
    Found 8-bit register for signal <netsoc_csrbankarray_interface8_bank_bus_dat_r>.
    Found 1-bit register for signal <netsoc_load_storage_full<31>>.
    Found 1-bit register for signal <netsoc_load_storage_full<30>>.
    Found 1-bit register for signal <netsoc_load_storage_full<29>>.
    Found 1-bit register for signal <netsoc_load_storage_full<28>>.
    Found 1-bit register for signal <netsoc_load_storage_full<27>>.
    Found 1-bit register for signal <netsoc_load_storage_full<26>>.
    Found 1-bit register for signal <netsoc_load_storage_full<25>>.
    Found 1-bit register for signal <netsoc_load_storage_full<24>>.
    Found 1-bit register for signal <netsoc_load_storage_full<23>>.
    Found 1-bit register for signal <netsoc_load_storage_full<22>>.
    Found 1-bit register for signal <netsoc_load_storage_full<21>>.
    Found 1-bit register for signal <netsoc_load_storage_full<20>>.
    Found 1-bit register for signal <netsoc_load_storage_full<19>>.
    Found 1-bit register for signal <netsoc_load_storage_full<18>>.
    Found 1-bit register for signal <netsoc_load_storage_full<17>>.
    Found 1-bit register for signal <netsoc_load_storage_full<16>>.
    Found 1-bit register for signal <netsoc_load_storage_full<15>>.
    Found 1-bit register for signal <netsoc_load_storage_full<14>>.
    Found 1-bit register for signal <netsoc_load_storage_full<13>>.
    Found 1-bit register for signal <netsoc_load_storage_full<12>>.
    Found 1-bit register for signal <netsoc_load_storage_full<11>>.
    Found 1-bit register for signal <netsoc_load_storage_full<10>>.
    Found 1-bit register for signal <netsoc_load_storage_full<9>>.
    Found 1-bit register for signal <netsoc_load_storage_full<8>>.
    Found 1-bit register for signal <netsoc_load_storage_full<7>>.
    Found 1-bit register for signal <netsoc_load_storage_full<6>>.
    Found 1-bit register for signal <netsoc_load_storage_full<5>>.
    Found 1-bit register for signal <netsoc_load_storage_full<4>>.
    Found 1-bit register for signal <netsoc_load_storage_full<3>>.
    Found 1-bit register for signal <netsoc_load_storage_full<2>>.
    Found 1-bit register for signal <netsoc_load_storage_full<1>>.
    Found 1-bit register for signal <netsoc_load_storage_full<0>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<31>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<30>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<29>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<28>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<27>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<26>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<25>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<24>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<23>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<22>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<21>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<20>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<19>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<18>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<17>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<16>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<15>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<14>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<13>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<12>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<11>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<10>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<9>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<8>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<7>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<6>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<5>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<4>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<3>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<2>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<1>>.
    Found 1-bit register for signal <netsoc_reload_storage_full<0>>.
    Found 1-bit register for signal <netsoc_en_storage_full>.
    Found 1-bit register for signal <netsoc_eventmanager_storage_full>.
    Found 8-bit register for signal <netsoc_csrbankarray_interface9_bank_bus_dat_r>.
    Found 2-bit register for signal <suart_eventmanager_storage_full>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl1_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl1_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl2_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl2_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl3_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl3_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl4_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl4_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl5_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl5_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl6_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl6_regs1>.
    Found 7-bit register for signal <xilinxmultiregimpl8_regs0>.
    Found 7-bit register for signal <xilinxmultiregimpl8_regs1>.
    Found 7-bit register for signal <xilinxmultiregimpl9_regs0>.
    Found 7-bit register for signal <xilinxmultiregimpl9_regs1>.
    Found 1-bit register for signal <phase_sel>.
    Found 1-bit register for signal <phase_sys2x>.
    Found 1-bit register for signal <wr_data_en_d>.
    Found 2-bit register for signal <rddata_valid>.
    Found 32-bit register for signal <rddata0>.
    Found 32-bit register for signal <rddata1>.
    Found 1-bit register for signal <half_rate_phy_phase_sys>.
    Found 1-bit register for signal <half_rate_phy_bitslip_inc>.
    Found 4-bit register for signal <half_rate_phy_bitslip_cnt>.
    Found 32-bit register for signal <half_rate_phy_record2_wrdata>.
    Found 4-bit register for signal <half_rate_phy_record2_wrdata_mask>.
    Found 32-bit register for signal <half_rate_phy_record3_wrdata>.
    Found 4-bit register for signal <half_rate_phy_record3_wrdata_mask>.
    Found 1-bit register for signal <half_rate_phy_drive_dq_n1>.
    Found 1-bit register for signal <half_rate_phy_wrdata_en_d>.
    Found 6-bit register for signal <half_rate_phy_rddata_sr>.
    Found 14-bit register for signal <memadr>.
    Found 13-bit register for signal <memadr_1>.
    Found 3-bit register for signal <memadr_2>.
    Found 10-bit register for signal <memdat_1>.
    Found 10-bit register for signal <memdat_3>.
    Found 9-bit register for signal <memadr_3>.
    Found 6-bit register for signal <memadr_6>.
    Found 6-bit register for signal <memadr_8>.
    Found 9-bit register for signal <memadr_10>.
    Found 9-bit register for signal <memadr_13>.
    Found finite state machine <FSM_0> for signal <liteethmaccrc32checker_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_rx_clk (rising_edge)                       |
    | Reset              | eth_rx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <liteethmacpreambleinserter_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_tx_clk (rising_edge)                       |
    | Reset              | eth_tx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <liteethmaccrc32inserter_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_tx_clk (rising_edge)                       |
    | Reset              | eth_tx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <opsisi2c_state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 85                                             |
    | Inputs             | 10                                             |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <refresher_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <bankmachine4_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <bankmachine5_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <bankmachine6_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <bankmachine7_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <netsoc_sdram_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_14> for signal <netsoc_sdram_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_15> for signal <multiplexer_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 57                                             |
    | Inputs             | 14                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_16> for signal <cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_17> for signal <litedramwishbone2native_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 19                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_18> for signal <liteethmacsramwriter_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_19> for signal <liteethmacsramreader_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <ethmac_crc32_checker_syncfifo_level[2]_GND_1_o_sub_1976_OUT> created at line 9559.
    Found 2-bit subtractor for signal <ethmac_crc32_inserter_cnt[1]_GND_1_o_sub_2021_OUT> created at line 9666.
    Found 11-bit subtractor for signal <crg_por[10]_GND_1_o_sub_2056_OUT> created at line 9723.
    Found 32-bit subtractor for signal <netsoc_value[31]_GND_1_o_sub_2085_OUT> created at line 9839.
    Found 5-bit subtractor for signal <suart_tx_fifo_level0[4]_GND_1_o_sub_2145_OUT> created at line 10012.
    Found 5-bit subtractor for signal <suart_rx_fifo_level0[4]_GND_1_o_sub_2154_OUT> created at line 10034.
    Found 26-bit subtractor for signal <front_panel_count[25]_GND_1_o_sub_2178_OUT> created at line 10081.
    Found 9-bit subtractor for signal <netsoc_sdram_timer_count[8]_GND_1_o_sub_2186_OUT> created at line 10112.
    Found 4-bit subtractor for signal <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2207_OUT> created at line 10170.
    Found 3-bit subtractor for signal <netsoc_sdram_bankmachine0_twtpcon_count[2]_GND_1_o_sub_2211_OUT> created at line 10193.
    Found 2-bit subtractor for signal <netsoc_sdram_bankmachine0_trccon_count[1]_GND_1_o_sub_2215_OUT> created at line 10208.
    Found 2-bit subtractor for signal <netsoc_sdram_bankmachine0_trascon_count[1]_GND_1_o_sub_2219_OUT> created at line 10223.
    Found 4-bit subtractor for signal <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2231_OUT> created at line 10250.
    Found 3-bit subtractor for signal <netsoc_sdram_bankmachine1_twtpcon_count[2]_GND_1_o_sub_2235_OUT> created at line 10273.
    Found 2-bit subtractor for signal <netsoc_sdram_bankmachine1_trccon_count[1]_GND_1_o_sub_2239_OUT> created at line 10288.
    Found 2-bit subtractor for signal <netsoc_sdram_bankmachine1_trascon_count[1]_GND_1_o_sub_2243_OUT> created at line 10303.
    Found 4-bit subtractor for signal <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2255_OUT> created at line 10330.
    Found 3-bit subtractor for signal <netsoc_sdram_bankmachine2_twtpcon_count[2]_GND_1_o_sub_2259_OUT> created at line 10353.
    Found 2-bit subtractor for signal <netsoc_sdram_bankmachine2_trccon_count[1]_GND_1_o_sub_2263_OUT> created at line 10368.
    Found 2-bit subtractor for signal <netsoc_sdram_bankmachine2_trascon_count[1]_GND_1_o_sub_2267_OUT> created at line 10383.
    Found 4-bit subtractor for signal <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2279_OUT> created at line 10410.
    Found 3-bit subtractor for signal <netsoc_sdram_bankmachine3_twtpcon_count[2]_GND_1_o_sub_2283_OUT> created at line 10433.
    Found 2-bit subtractor for signal <netsoc_sdram_bankmachine3_trccon_count[1]_GND_1_o_sub_2287_OUT> created at line 10448.
    Found 2-bit subtractor for signal <netsoc_sdram_bankmachine3_trascon_count[1]_GND_1_o_sub_2291_OUT> created at line 10463.
    Found 4-bit subtractor for signal <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2303_OUT> created at line 10490.
    Found 3-bit subtractor for signal <netsoc_sdram_bankmachine4_twtpcon_count[2]_GND_1_o_sub_2307_OUT> created at line 10513.
    Found 2-bit subtractor for signal <netsoc_sdram_bankmachine4_trccon_count[1]_GND_1_o_sub_2311_OUT> created at line 10528.
    Found 2-bit subtractor for signal <netsoc_sdram_bankmachine4_trascon_count[1]_GND_1_o_sub_2315_OUT> created at line 10543.
    Found 4-bit subtractor for signal <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2327_OUT> created at line 10570.
    Found 3-bit subtractor for signal <netsoc_sdram_bankmachine5_twtpcon_count[2]_GND_1_o_sub_2331_OUT> created at line 10593.
    Found 2-bit subtractor for signal <netsoc_sdram_bankmachine5_trccon_count[1]_GND_1_o_sub_2335_OUT> created at line 10608.
    Found 2-bit subtractor for signal <netsoc_sdram_bankmachine5_trascon_count[1]_GND_1_o_sub_2339_OUT> created at line 10623.
    Found 4-bit subtractor for signal <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2351_OUT> created at line 10650.
    Found 3-bit subtractor for signal <netsoc_sdram_bankmachine6_twtpcon_count[2]_GND_1_o_sub_2355_OUT> created at line 10673.
    Found 2-bit subtractor for signal <netsoc_sdram_bankmachine6_trccon_count[1]_GND_1_o_sub_2359_OUT> created at line 10688.
    Found 2-bit subtractor for signal <netsoc_sdram_bankmachine6_trascon_count[1]_GND_1_o_sub_2363_OUT> created at line 10703.
    Found 4-bit subtractor for signal <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2375_OUT> created at line 10730.
    Found 3-bit subtractor for signal <netsoc_sdram_bankmachine7_twtpcon_count[2]_GND_1_o_sub_2379_OUT> created at line 10753.
    Found 2-bit subtractor for signal <netsoc_sdram_bankmachine7_trccon_count[1]_GND_1_o_sub_2383_OUT> created at line 10768.
    Found 2-bit subtractor for signal <netsoc_sdram_bankmachine7_trascon_count[1]_GND_1_o_sub_2387_OUT> created at line 10783.
    Found 5-bit subtractor for signal <netsoc_sdram_time0[4]_GND_1_o_sub_2391_OUT> created at line 10794.
    Found 4-bit subtractor for signal <netsoc_sdram_time1[3]_GND_1_o_sub_2394_OUT> created at line 10801.
    Found 3-bit subtractor for signal <netsoc_sdram_twtrcon_count[2]_GND_1_o_sub_2518_OUT> created at line 11355.
    Found 2-bit subtractor for signal <ethmac_writer_fifo_level[1]_GND_1_o_sub_2595_OUT> created at line 11478.
    Found 2-bit subtractor for signal <ethmac_reader_fifo_level[1]_GND_1_o_sub_2606_OUT> created at line 11511.
    Found 20-bit subtractor for signal <netsoc_count[19]_GND_1_o_sub_2609_OUT> created at line 11551.
    Found 2-bit adder for signal <n7926> created at line 5906.
    Found 2-bit adder for signal <netsoc_sdram_tfawcon_count> created at line 5906.
    Found 7-bit adder for signal <ethmac_tx_cdc_graycounter0_q_binary[6]_GND_1_o_add_949_OUT> created at line 6797.
    Found 7-bit adder for signal <ethmac_tx_cdc_graycounter1_q_binary[6]_GND_1_o_add_952_OUT> created at line 6806.
    Found 7-bit adder for signal <ethmac_rx_cdc_graycounter0_q_binary[6]_GND_1_o_add_971_OUT> created at line 6840.
    Found 7-bit adder for signal <ethmac_rx_cdc_graycounter1_q_binary[6]_GND_1_o_add_974_OUT> created at line 6849.
    Found 32-bit adder for signal <ethmac_writer_errors_status[31]_GND_1_o_add_1027_OUT> created at line 7097.
    Found 11-bit adder for signal <ethmac_reader_counter[10]_GND_1_o_add_1051_OUT> created at line 7129.
    Found 3-bit adder for signal <ethmac_crc32_checker_syncfifo_produce[2]_GND_1_o_add_1966_OUT> created at line 9543.
    Found 3-bit adder for signal <ethmac_crc32_checker_syncfifo_consume[2]_GND_1_o_add_1970_OUT> created at line 9550.
    Found 3-bit adder for signal <ethmac_crc32_checker_syncfifo_level[2]_GND_1_o_add_1973_OUT> created at line 9555.
    Found 2-bit adder for signal <ethmac_rx_converter_converter_demux[1]_GND_1_o_add_1982_OUT> created at line 9582.
    Found 4-bit adder for signal <ethmac_tx_gap_inserter_counter[3]_GND_1_o_add_2014_OUT> created at line 9650.
    Found 3-bit adder for signal <ethmac_preamble_inserter_cnt[2]_GND_1_o_add_2017_OUT> created at line 9658.
    Found 16-bit adder for signal <ethmac_padding_inserter_counter[15]_GND_1_o_add_2025_OUT> created at line 9680.
    Found 2-bit adder for signal <ethmac_tx_converter_converter_mux[1]_GND_1_o_add_2028_OUT> created at line 9697.
    Found 1-bit adder for signal <half_rate_phy_phase_sel_PWR_1_o_add_2061_OUT<0>> created at line 9734.
    Found 1-bit adder for signal <half_rate_phy_phase_half_PWR_1_o_add_2062_OUT<0>> created at line 9736.
    Found 32-bit adder for signal <netsoc_ctrl_bus_errors[31]_GND_1_o_add_2073_OUT> created at line 9804.
    Found 2-bit adder for signal <netsoc_counter[1]_GND_1_o_add_2080_OUT> created at line 9829.
    Found 7-bit adder for signal <dna_cnt[6]_GND_1_o_add_2089_OUT> created at line 9855.
    Found 4-bit adder for signal <n7968> created at line 9862.
    Found 4-bit adder for signal <opsis_i2c_counter[3]_GND_1_o_add_2096_OUT> created at line 9876.
    Found 4-bit adder for signal <suart_tx_bitcount[3]_GND_1_o_add_2110_OUT> created at line 9927.
    Found 33-bit adder for signal <n7974> created at line 9943.
    Found 4-bit adder for signal <suart_rx_bitcount[3]_GND_1_o_add_2122_OUT> created at line 9956.
    Found 33-bit adder for signal <n7978> created at line 9975.
    Found 4-bit adder for signal <suart_tx_fifo_produce[3]_GND_1_o_add_2138_OUT> created at line 10001.
    Found 4-bit adder for signal <suart_tx_fifo_consume[3]_GND_1_o_add_2140_OUT> created at line 10004.
    Found 5-bit adder for signal <suart_tx_fifo_level0[4]_GND_1_o_add_2142_OUT> created at line 10008.
    Found 4-bit adder for signal <suart_rx_fifo_produce[3]_GND_1_o_add_2147_OUT> created at line 10023.
    Found 4-bit adder for signal <suart_rx_fifo_consume[3]_GND_1_o_add_2149_OUT> created at line 10026.
    Found 5-bit adder for signal <suart_rx_fifo_level0[4]_GND_1_o_add_2151_OUT> created at line 10030.
    Found 2-bit adder for signal <spiflash_i1[1]_GND_1_o_add_2159_OUT> created at line 10046.
    Found 8-bit adder for signal <spiflash_counter[7]_GND_1_o_add_2172_OUT> created at line 10072.
    Found 6-bit adder for signal <netsoc_sdram_generator_counter[5]_GND_1_o_add_2194_OUT> created at line 10142.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2200_OUT> created at line 10159.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2202_OUT> created at line 10162.
    Found 4-bit adder for signal <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_add_2204_OUT> created at line 10166.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2224_OUT> created at line 10239.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2226_OUT> created at line 10242.
    Found 4-bit adder for signal <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_add_2228_OUT> created at line 10246.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2248_OUT> created at line 10319.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2250_OUT> created at line 10322.
    Found 4-bit adder for signal <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_add_2252_OUT> created at line 10326.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2272_OUT> created at line 10399.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2274_OUT> created at line 10402.
    Found 4-bit adder for signal <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_add_2276_OUT> created at line 10406.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2296_OUT> created at line 10479.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2298_OUT> created at line 10482.
    Found 4-bit adder for signal <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_GND_1_o_add_2300_OUT> created at line 10486.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2320_OUT> created at line 10559.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2322_OUT> created at line 10562.
    Found 4-bit adder for signal <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]_GND_1_o_add_2324_OUT> created at line 10566.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2344_OUT> created at line 10639.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2346_OUT> created at line 10642.
    Found 4-bit adder for signal <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]_GND_1_o_add_2348_OUT> created at line 10646.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2368_OUT> created at line 10719.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2370_OUT> created at line 10722.
    Found 4-bit adder for signal <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_GND_1_o_add_2372_OUT> created at line 10726.
    Found 1-bit adder for signal <netsoc_sdram_trrdcon_count_GND_1_o_add_2512_OUT<0>> created at line 11316.
    Found 25-bit adder for signal <n8050> created at line 11366.
    Found 24-bit adder for signal <netsoc_sdram_bandwidth_nreads[23]_GND_1_o_add_2522_OUT> created at line 11375.
    Found 24-bit adder for signal <netsoc_sdram_bandwidth_nwrites[23]_GND_1_o_add_2524_OUT> created at line 11378.
    Found 32-bit adder for signal <ethmac_preamble_errors_status[31]_GND_1_o_add_2582_OUT> created at line 11445.
    Found 32-bit adder for signal <ethmac_crc_errors_status[31]_GND_1_o_add_2584_OUT> created at line 11448.
    Found 32-bit adder for signal <ethmac_writer_counter[31]_GND_1_o_add_2586_OUT> created at line 11460.
    Found 1-bit adder for signal <ethmac_writer_slot_PWR_1_o_add_2589_OUT<0>> created at line 11464.
    Found 1-bit adder for signal <ethmac_writer_fifo_produce_PWR_1_o_add_2590_OUT<0>> created at line 11467.
    Found 1-bit adder for signal <ethmac_writer_fifo_consume_PWR_1_o_add_2591_OUT<0>> created at line 11470.
    Found 2-bit adder for signal <ethmac_writer_fifo_level[1]_GND_1_o_add_2592_OUT> created at line 11474.
    Found 1-bit adder for signal <ethmac_reader_fifo_produce_PWR_1_o_add_2601_OUT<0>> created at line 11500.
    Found 1-bit adder for signal <ethmac_reader_fifo_consume_PWR_1_o_add_2602_OUT<0>> created at line 11503.
    Found 2-bit adder for signal <ethmac_reader_fifo_level[1]_GND_1_o_add_2603_OUT> created at line 11507.
    Found 4-bit adder for signal <half_rate_phy_bitslip_cnt[3]_GND_1_o_add_3040_OUT> created at line 12834.
    Found 8x8-bit Read Only RAM for signal <ethmac_preamble_inserter_cnt[2]_PWR_1_o_wide_mux_856_OUT>
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain0>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain0> for signal <mem_grain0>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain1> for signal <mem_grain1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain2>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain2> for signal <mem_grain2>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain3>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain3> for signal <mem_grain3>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain0_1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain0_1> for signal <mem_grain0_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain1_1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain1_1> for signal <mem_grain1_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain2_1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain2_1> for signal <mem_grain2_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain3_1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain3_1> for signal <mem_grain3_1>.
    Found 32-bit 4-to-1 multiplexer for signal <netsoc_interface0_wb_sdram_dat_r> created at line 6076.
    Found 1-bit 3-to-1 multiplexer for signal <netsoc_ack> created at line 6175.
    Found 8-bit 4-to-1 multiplexer for signal <ethmac_crc32_inserter_cnt[1]_ethmac_crc32_inserter_value[7]_wide_mux_878_OUT> created at line 6445.
    Found 10-bit 4-to-1 multiplexer for signal <ethmac_tx_converter_converter_source_payload_data> created at line 6715.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed0> created at line 8084.
    Found 14-bit 8-to-1 multiplexer for signal <rhs_array_muxed1> created at line 8113.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed3> created at line 8171.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed4> created at line 8200.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed0> created at line 8258.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed1> created at line 8287.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed2> created at line 8316.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed6> created at line 8345.
    Found 14-bit 8-to-1 multiplexer for signal <rhs_array_muxed7> created at line 8374.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed9> created at line 8432.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed10> created at line 8461.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed3> created at line 8519.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed4> created at line 8548.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed5> created at line 8577.
    Found 3-bit 4-to-1 multiplexer for signal <array_muxed8> created at line 9038.
    Found 14-bit 4-to-1 multiplexer for signal <array_muxed9> created at line 9055.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed10> created at line 9072.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed11> created at line 9089.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed12> created at line 9106.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed13> created at line 9123.
    Found 3-bit 4-to-1 multiplexer for signal <array_muxed15> created at line 9157.
    Found 14-bit 4-to-1 multiplexer for signal <array_muxed16> created at line 9174.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed17> created at line 9191.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed18> created at line 9208.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed19> created at line 9225.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed20> created at line 9242.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed21> created at line 9259.
    Found 40-bit 4-to-1 multiplexer for signal <ethmac_rx_converter_converter_demux[1]_ethmac_rx_converter_converter_source_payload_data[39]_wide_mux_1985_OUT> created at line 9600.
    Found 8-bit 12-to-1 multiplexer for signal <netsoc_csrbankarray_interface0_bank_bus_adr[3]_GND_1_o_wide_mux_2611_OUT> created at line 11558.
    Found 8-bit 31-to-1 multiplexer for signal <netsoc_csrbankarray_interface1_bank_bus_adr[4]_GND_1_o_wide_mux_2613_OUT> created at line 11603.
    Found 8-bit 4-to-1 multiplexer for signal <netsoc_csrbankarray_interface2_bank_bus_adr[1]_GND_1_o_wide_mux_2615_OUT> created at line 11717.
    Found 8-bit 8-to-1 multiplexer for signal <netsoc_csrbankarray_interface5_bank_bus_adr[2]_GND_1_o_wide_mux_2623_OUT> created at line 11892.
    Found 8-bit 63-to-1 multiplexer for signal <netsoc_csrbankarray_interface6_bank_bus_adr[5]_GND_1_o_wide_mux_2631_OUT> created at line 11948.
    Found 8-bit 4-to-1 multiplexer for signal <netsoc_csrbankarray_interface7_bank_bus_adr[1]_GND_1_o_wide_mux_2642_OUT> created at line 12252.
    Found 8-bit 21-to-1 multiplexer for signal <netsoc_csrbankarray_interface8_bank_bus_adr[4]_GND_1_o_wide_mux_2645_OUT> created at line 12274.
    Found 8-bit 7-to-1 multiplexer for signal <netsoc_csrbankarray_interface9_bank_bus_adr[2]_GND_1_o_wide_mux_2647_OUT> created at line 12364.
    Found 1-bit 8-to-1 multiplexer for signal <_n11447> created at line 9891.
    Found 1-bit tristate buffer for signal <fx2_reset> created at line 13053
    Found 1-bit tristate buffer for signal <spiflash4x_dq<3>> created at line 13090
    Found 1-bit tristate buffer for signal <spiflash4x_dq<2>> created at line 13090
    Found 1-bit tristate buffer for signal <spiflash4x_dq<1>> created at line 13090
    Found 1-bit tristate buffer for signal <spiflash4x_dq<0>> created at line 13090
    Found 1-bit tristate buffer for signal <eth_mdio> created at line 14343
    Found 1-bit tristate buffer for signal <opsis_i2c_scl> created at line 14483
    Found 1-bit tristate buffer for signal <opsis_i2c_sda> created at line 14486
    Found 7-bit comparator equal for signal <opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_13_o> created at line 3483
    Found 14-bit comparator equal for signal <netsoc_sdram_bankmachine0_row_hit> created at line 4442
    Found 14-bit comparator not equal for signal <n0482> created at line 4458
    Found 14-bit comparator equal for signal <netsoc_sdram_bankmachine1_row_hit> created at line 4604
    Found 14-bit comparator not equal for signal <n0574> created at line 4620
    Found 14-bit comparator equal for signal <netsoc_sdram_bankmachine2_row_hit> created at line 4766
    Found 14-bit comparator not equal for signal <n0661> created at line 4782
    Found 14-bit comparator equal for signal <netsoc_sdram_bankmachine3_row_hit> created at line 4928
    Found 14-bit comparator not equal for signal <n0748> created at line 4944
    Found 14-bit comparator equal for signal <netsoc_sdram_bankmachine4_row_hit> created at line 5090
    Found 14-bit comparator not equal for signal <n0835> created at line 5106
    Found 14-bit comparator equal for signal <netsoc_sdram_bankmachine5_row_hit> created at line 5252
    Found 14-bit comparator not equal for signal <n0922> created at line 5268
    Found 14-bit comparator equal for signal <netsoc_sdram_bankmachine6_row_hit> created at line 5414
    Found 14-bit comparator not equal for signal <n1009> created at line 5430
    Found 14-bit comparator equal for signal <netsoc_sdram_bankmachine7_row_hit> created at line 5576
    Found 14-bit comparator not equal for signal <n1096> created at line 5592
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine0_cmd_payload_is_read_netsoc_sdram_choose_req_want_reads_equal_584_o> created at line 5787
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine0_cmd_payload_is_write_netsoc_sdram_choose_req_want_writes_equal_585_o> created at line 5787
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine1_cmd_payload_is_read_netsoc_sdram_choose_req_want_reads_equal_586_o> created at line 5788
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine1_cmd_payload_is_write_netsoc_sdram_choose_req_want_writes_equal_587_o> created at line 5788
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine2_cmd_payload_is_read_netsoc_sdram_choose_req_want_reads_equal_588_o> created at line 5789
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine2_cmd_payload_is_write_netsoc_sdram_choose_req_want_writes_equal_589_o> created at line 5789
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine3_cmd_payload_is_read_netsoc_sdram_choose_req_want_reads_equal_590_o> created at line 5790
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine3_cmd_payload_is_write_netsoc_sdram_choose_req_want_writes_equal_591_o> created at line 5790
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine4_cmd_payload_is_read_netsoc_sdram_choose_req_want_reads_equal_592_o> created at line 5791
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine4_cmd_payload_is_write_netsoc_sdram_choose_req_want_writes_equal_593_o> created at line 5791
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine5_cmd_payload_is_read_netsoc_sdram_choose_req_want_reads_equal_594_o> created at line 5792
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine5_cmd_payload_is_write_netsoc_sdram_choose_req_want_writes_equal_595_o> created at line 5792
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine6_cmd_payload_is_read_netsoc_sdram_choose_req_want_reads_equal_596_o> created at line 5793
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine6_cmd_payload_is_write_netsoc_sdram_choose_req_want_writes_equal_597_o> created at line 5793
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine7_cmd_payload_is_read_netsoc_sdram_choose_req_want_reads_equal_598_o> created at line 5794
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine7_cmd_payload_is_write_netsoc_sdram_choose_req_want_writes_equal_599_o> created at line 5794
    Found 23-bit comparator equal for signal <netsoc_tag_do_tag[22]_GND_1_o_equal_810_o> created at line 6111
    Found 16-bit comparator greater for signal <_n12311> created at line 6608
    Found 1-bit comparator equal for signal <ethmac_tx_cdc_graycounter0_q[6]_ethmac_tx_cdc_consume_wdomain[6]_equal_942_o> created at line 6787
    Found 1-bit comparator equal for signal <ethmac_tx_cdc_graycounter0_q[5]_ethmac_tx_cdc_consume_wdomain[5]_equal_943_o> created at line 6787
    Found 5-bit comparator not equal for signal <n2142> created at line 6787
    Found 7-bit comparator not equal for signal <n2145> created at line 6788
    Found 1-bit comparator equal for signal <ethmac_rx_cdc_graycounter0_q[6]_ethmac_rx_cdc_consume_wdomain[6]_equal_964_o> created at line 6830
    Found 1-bit comparator equal for signal <ethmac_rx_cdc_graycounter0_q[5]_ethmac_rx_cdc_consume_wdomain[5]_equal_965_o> created at line 6830
    Found 5-bit comparator not equal for signal <n2178> created at line 6830
    Found 7-bit comparator equal for signal <n2181> created at line 6831
    Found 11-bit comparator greater for signal <ethmac_reader_last_INV_263_o> created at line 7129
    Found 11-bit comparator greater for signal <GND_1_o_crg_por[10]_LessThan_1957_o> created at line 9513
    Found 1-bit comparator equal for signal <half_rate_phy_phase_half_half_rate_phy_phase_sys_equal_2061_o> created at line 9731
    Found 7-bit comparator greater for signal <dna_cnt[6]_PWR_1_o_LessThan_2089_o> created at line 9854
    Found 1-bit comparator equal for signal <phase_sys2x_phase_sys_equal_3039_o> created at line 12819
    Found 7-bit comparator greater for signal <dna_cnt[6]_GND_1_o_LessThan_3102_o> created at line 13048
    WARNING:Xst:2404 -  FFs/Latches <netsoc_sdram_cmd_payload_ba<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <netsoc_sdram_dfi_p2_bank<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <netsoc_sdram_dfi_p3_bank<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <netsoc_sdram_dfi_p2_address<13:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <netsoc_sdram_dfi_p3_address<13:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <netsoc_sdram_dfi_p2_ras_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <netsoc_sdram_dfi_p2_we_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <netsoc_sdram_dfi_p2_rddata_en<0:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <netsoc_sdram_dfi_p3_ras_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <netsoc_sdram_dfi_p3_we_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <netsoc_sdram_dfi_p3_rddata_en<0:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <netsoc_sdram_dfi_p2_cas_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <netsoc_sdram_dfi_p3_cas_n<0:0>> (without init value) have a constant value of 1 in block <top>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal eth_rx_clk may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal eth_tx_clk may hinder XST clustering optimizations.
    Summary:
	inferred  39 RAM(s).
	inferred 108 Adder/Subtractor(s).
	inferred 2738 D-type flip-flop(s).
	inferred  49 Comparator(s).
	inferred 1346 Multiplexer(s).
	inferred   8 Tristate(s).
	inferred  20 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <rgmii_if>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/rgmii_if.vhd".
    Found 1-bit register for signal <gmii_rxd_reg<2>>.
    Found 1-bit register for signal <gmii_rxd_reg<1>>.
    Found 1-bit register for signal <gmii_rxd_reg<0>>.
    Found 1-bit register for signal <gmii_rx_dv_reg>.
    Found 1-bit register for signal <link_status>.
    Found 2-bit register for signal <clock_speed>.
    Found 1-bit register for signal <duplex_status>.
    Found 1-bit register for signal <gmii_rxd_reg<3>>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <rgmii_if> synthesized.

Synthesizing Unit <VexRiscv>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v".
    Set property "syn_keep = 1" for signal <IBusCachedPlugin_pcs_4>.
WARNING:Xst - Value "1" of property "keep" is not applicable. List of valid values is "false, no, soft, true, yes" 
    Set property "ram_style = block" for signal <RegFilePlugin_regFile>.
WARNING:Xst:647 - Input <iBusWishbone_ERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dBusWishbone_ERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" line 1719: Output port <io_cpu_fetch_physicalAddress> of the instance <IBusCachedPlugin_cache> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" line 1719: Output port <io_mem_cmd_payload_size> of the instance <IBusCachedPlugin_cache> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" line 1719: Output port <io_cpu_fetch_mmuBus_cmd_isValid> of the instance <IBusCachedPlugin_cache> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" line 1719: Output port <io_cpu_fetch_mmuBus_cmd_bypassTranslation> of the instance <IBusCachedPlugin_cache> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" line 1719: Output port <io_cpu_fetch_mmuBus_end> of the instance <IBusCachedPlugin_cache> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <_zz_217_>.
    Found 32-bit register for signal <IBusCachedPlugin_fetchPc_pcReg>.
    Found 1-bit register for signal <IBusCachedPlugin_fetchPc_inc>.
    Found 1-bit register for signal <_zz_108_>.
    Found 1-bit register for signal <_zz_114_>.
    Found 1-bit register for signal <_zz_116_>.
    Found 1-bit register for signal <IBusCachedPlugin_injector_nextPcCalc_valids_0>.
    Found 1-bit register for signal <IBusCachedPlugin_injector_nextPcCalc_valids_1>.
    Found 1-bit register for signal <IBusCachedPlugin_injector_nextPcCalc_valids_2>.
    Found 1-bit register for signal <IBusCachedPlugin_injector_nextPcCalc_valids_3>.
    Found 1-bit register for signal <IBusCachedPlugin_injector_nextPcCalc_valids_4>.
    Found 1-bit register for signal <IBusCachedPlugin_injector_decodeRemoved>.
    Found 1-bit register for signal <_zz_150_>.
    Found 1-bit register for signal <execute_LightShifterPlugin_isActive>.
    Found 1-bit register for signal <_zz_162_>.
    Found 1-bit register for signal <CsrPlugin_mstatus_MIE>.
    Found 1-bit register for signal <CsrPlugin_mstatus_MPIE>.
    Found 2-bit register for signal <CsrPlugin_mstatus_MPP>.
    Found 1-bit register for signal <CsrPlugin_mie_MEIE>.
    Found 1-bit register for signal <CsrPlugin_mie_MTIE>.
    Found 1-bit register for signal <CsrPlugin_mie_MSIE>.
    Found 1-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode>.
    Found 1-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute>.
    Found 1-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory>.
    Found 1-bit register for signal <CsrPlugin_exception>.
    Found 1-bit register for signal <CsrPlugin_interrupt_valid>.
    Found 1-bit register for signal <CsrPlugin_hadException>.
    Found 6-bit register for signal <memory_MulDivIterativePlugin_mul_counter_value>.
    Found 6-bit register for signal <memory_MulDivIterativePlugin_div_counter_value>.
    Found 32-bit register for signal <_zz_201_>.
    Found 1-bit register for signal <execute_arbitration_isValid>.
    Found 1-bit register for signal <memory_arbitration_isValid>.
    Found 1-bit register for signal <writeBack_arbitration_isValid>.
    Found 32-bit register for signal <memory_to_writeBack_REGFILE_WRITE_DATA>.
    Found 32-bit register for signal <memory_to_writeBack_INSTRUCTION>.
    Found 3-bit register for signal <_zz_203_>.
    Found 1-bit register for signal <_zz_204_>.
    Found 1-bit register for signal <dBus_cmd_halfPipe_regs_valid>.
    Found 1-bit register for signal <dBus_cmd_halfPipe_regs_ready>.
    Found 32-bit register for signal <_zz_117_>.
    Found 1-bit register for signal <IBusCachedPlugin_s1_tightlyCoupledHit>.
    Found 1-bit register for signal <IBusCachedPlugin_s2_tightlyCoupledHit>.
    Found 5-bit register for signal <execute_LightShifterPlugin_amplitudeReg>.
    Found 5-bit register for signal <_zz_163_>.
    Found 32-bit register for signal <_zz_164_>.
    Found 1-bit register for signal <CsrPlugin_mip_MEIP>.
    Found 1-bit register for signal <CsrPlugin_mip_MSIP>.
    Found 4-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionContext_code>.
    Found 32-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr>.
    Found 4-bit register for signal <CsrPlugin_interrupt_code>.
    Found 1-bit register for signal <CsrPlugin_mcause_interrupt>.
    Found 4-bit register for signal <CsrPlugin_mcause_exceptionCode>.
    Found 32-bit register for signal <CsrPlugin_mepc>.
    Found 32-bit register for signal <CsrPlugin_mtval>.
    Found 32-bit register for signal <memory_MulDivIterativePlugin_rs2>.
    Found 65-bit register for signal <memory_MulDivIterativePlugin_accumulator>.
    Found 1-bit register for signal <memory_MulDivIterativePlugin_div_done>.
    Found 1-bit register for signal <memory_MulDivIterativePlugin_rs1<32>>.
    Found 1-bit register for signal <memory_MulDivIterativePlugin_rs1<31>>.
    Found 1-bit register for signal <_zz_324_<31>>.
    Found 1-bit register for signal <_zz_324_<30>>.
    Found 1-bit register for signal <_zz_324_<29>>.
    Found 1-bit register for signal <_zz_324_<28>>.
    Found 1-bit register for signal <_zz_324_<27>>.
    Found 1-bit register for signal <_zz_324_<26>>.
    Found 1-bit register for signal <_zz_324_<25>>.
    Found 1-bit register for signal <_zz_324_<24>>.
    Found 1-bit register for signal <_zz_324_<23>>.
    Found 1-bit register for signal <_zz_324_<22>>.
    Found 1-bit register for signal <_zz_324_<21>>.
    Found 1-bit register for signal <_zz_324_<20>>.
    Found 1-bit register for signal <_zz_324_<19>>.
    Found 1-bit register for signal <_zz_324_<18>>.
    Found 1-bit register for signal <_zz_324_<17>>.
    Found 1-bit register for signal <_zz_324_<16>>.
    Found 1-bit register for signal <_zz_324_<15>>.
    Found 1-bit register for signal <_zz_324_<14>>.
    Found 1-bit register for signal <_zz_324_<13>>.
    Found 1-bit register for signal <_zz_324_<12>>.
    Found 1-bit register for signal <_zz_324_<11>>.
    Found 1-bit register for signal <_zz_324_<10>>.
    Found 1-bit register for signal <_zz_324_<9>>.
    Found 1-bit register for signal <_zz_324_<8>>.
    Found 1-bit register for signal <_zz_324_<7>>.
    Found 1-bit register for signal <_zz_324_<6>>.
    Found 1-bit register for signal <_zz_324_<5>>.
    Found 1-bit register for signal <_zz_324_<4>>.
    Found 1-bit register for signal <_zz_324_<3>>.
    Found 1-bit register for signal <_zz_324_<2>>.
    Found 1-bit register for signal <_zz_324_<1>>.
    Found 32-bit register for signal <memory_MulDivIterativePlugin_div_result>.
    Found 1-bit register for signal <memory_MulDivIterativePlugin_div_needRevert>.
    Found 32-bit register for signal <externalInterruptArray_regNext>.
    Found 1-bit register for signal <decode_to_execute_SRC_LESS_UNSIGNED>.
    Found 2-bit register for signal <execute_to_memory_MEMORY_ADDRESS_LOW>.
    Found 2-bit register for signal <memory_to_writeBack_MEMORY_ADDRESS_LOW>.
    Found 1-bit register for signal <decode_to_execute_MEMORY_STORE>.
    Found 1-bit register for signal <execute_to_memory_MEMORY_STORE>.
    Found 2-bit register for signal <decode_to_execute_BRANCH_CTRL>.
    Found 1-bit register for signal <decode_to_execute_SRC2_FORCE_ZERO>.
    Found 1-bit register for signal <decode_to_execute_BYPASSABLE_MEMORY_STAGE>.
    Found 1-bit register for signal <execute_to_memory_BYPASSABLE_MEMORY_STAGE>.
    Found 1-bit register for signal <execute_to_memory_MMU_FAULT>.
    Found 32-bit register for signal <decode_to_execute_PC>.
    Found 32-bit register for signal <execute_to_memory_PC>.
    Found 32-bit register for signal <memory_to_writeBack_PC>.
    Found 32-bit register for signal <execute_to_memory_REGFILE_WRITE_DATA>.
    Found 1-bit register for signal <decode_to_execute_IS_CSR>.
    Found 32-bit register for signal <execute_to_memory_BRANCH_CALC>.
    Found 1-bit register for signal <decode_to_execute_IS_DIV>.
    Found 1-bit register for signal <execute_to_memory_IS_DIV>.
    Found 1-bit register for signal <decode_to_execute_ENV_CTRL>.
    Found 1-bit register for signal <execute_to_memory_ENV_CTRL>.
    Found 1-bit register for signal <memory_to_writeBack_ENV_CTRL>.
    Found 1-bit register for signal <execute_to_memory_BRANCH_DO>.
    Found 32-bit register for signal <memory_to_writeBack_MEMORY_READ_DATA>.
    Found 2-bit register for signal <decode_to_execute_SRC2_CTRL>.
    Found 1-bit register for signal <execute_to_memory_ALIGNEMENT_FAULT>.
    Found 1-bit register for signal <decode_to_execute_SRC_USE_SUB_LESS>.
    Found 1-bit register for signal <decode_to_execute_IS_RS2_SIGNED>.
    Found 1-bit register for signal <decode_to_execute_MEMORY_ENABLE>.
    Found 1-bit register for signal <execute_to_memory_MEMORY_ENABLE>.
    Found 1-bit register for signal <memory_to_writeBack_MEMORY_ENABLE>.
    Found 2-bit register for signal <decode_to_execute_ALU_CTRL>.
    Found 1-bit register for signal <decode_to_execute_CSR_WRITE_OPCODE>.
    Found 1-bit register for signal <decode_to_execute_PREDICTION_HAD_BRANCHED2>.
    Found 2-bit register for signal <decode_to_execute_SRC1_CTRL>.
    Found 1-bit register for signal <decode_to_execute_BYPASSABLE_EXECUTE_STAGE>.
    Found 32-bit register for signal <decode_to_execute_RS2>.
    Found 1-bit register for signal <decode_to_execute_IS_MUL>.
    Found 1-bit register for signal <execute_to_memory_IS_MUL>.
    Found 1-bit register for signal <execute_to_memory_MMU_RSP_refilling>.
    Found 2-bit register for signal <decode_to_execute_SHIFT_CTRL>.
    Found 1-bit register for signal <decode_to_execute_IS_RS1_SIGNED>.
    Found 32-bit register for signal <decode_to_execute_INSTRUCTION>.
    Found 32-bit register for signal <execute_to_memory_INSTRUCTION>.
    Found 1-bit register for signal <decode_to_execute_REGFILE_WRITE_VALID>.
    Found 1-bit register for signal <execute_to_memory_REGFILE_WRITE_VALID>.
    Found 1-bit register for signal <memory_to_writeBack_REGFILE_WRITE_VALID>.
    Found 32-bit register for signal <decode_to_execute_RS1>.
    Found 2-bit register for signal <decode_to_execute_ALU_BITWISE_CTRL>.
    Found 30-bit register for signal <CsrPlugin_xtvec_base>.
    Found 32-bit register for signal <iBusWishbone_DAT_MISO_regNext>.
    Found 1-bit register for signal <dBus_cmd_halfPipe_regs_payload_wr>.
    Found 32-bit register for signal <dBus_cmd_halfPipe_regs_payload_address>.
    Found 32-bit register for signal <dBus_cmd_halfPipe_regs_payload_data>.
    Found 2-bit register for signal <dBus_cmd_halfPipe_regs_payload_size>.
    Found 32-bit register for signal <_zz_216_>.
    Found 5-bit subtractor for signal <_zz_257_> created at line 1461.
    Found 2-bit subtractor for signal <_zz_310_> created at line 1514.
    Found 2-bit subtractor for signal <_zz_312_> created at line 1516.
    Found 33-bit subtractor for signal <_zz_196_> created at line 4093.
    Found 5-bit subtractor for signal <execute_LightShifterPlugin_amplitude[4]_GND_138_o_sub_748_OUT> created at line 4490.
    Found 32-bit adder for signal <_zz_290_> created at line 1494.
    Found 32-bit adder for signal <_zz_291_> created at line 1495.
    Found 34-bit adder for signal <_zz_315_> created at line 1519.
    Found 33-bit adder for signal <_zz_329_> created at line 1533.
    Found 32-bit adder for signal <IBusCachedPlugin_fetchPc_pcReg[31]__zz_259_[31]_add_387_OUT> created at line 2858.
    Found 32-bit adder for signal <IBusCachedPlugin_pcs_4> created at line 3061.
    Found 32-bit adder for signal <execute_BranchPlugin_branchAdder> created at line 3799.
    Found 6-bit adder for signal <memory_MulDivIterativePlugin_mul_counter_value[5]__zz_314_[5]_add_641_OUT> created at line 4055.
    Found 6-bit adder for signal <memory_MulDivIterativePlugin_div_counter_value[5]__zz_322_[5]_add_645_OUT> created at line 4084.
    Found 3-bit adder for signal <zz_203_[2]_GND_138_o_add_726_OUT> created at line 4458.
    Found 33-bit adder for signal <zz_200_[32]__zz_333_[32]_add_791_OUT> created at line 4563.
    Found 32-bit adder for signal <execute_RS2[31]__zz_335_[31]_add_794_OUT> created at line 4564.
    Found 7-bit shifter logical left for signal <_zz_343_> created at line 1547
    Found 32x32-bit dual-port RAM <Mram_RegFilePlugin_regFile> for signal <RegFilePlugin_regFile>.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusSimplePlugin_rspShifted<7>> created at line 3247.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusSimplePlugin_rspShifted<6>> created at line 3247.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusSimplePlugin_rspShifted<5>> created at line 3247.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusSimplePlugin_rspShifted<4>> created at line 3247.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusSimplePlugin_rspShifted<3>> created at line 3247.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusSimplePlugin_rspShifted<2>> created at line 3247.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusSimplePlugin_rspShifted<1>> created at line 3247.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusSimplePlugin_rspShifted<0>> created at line 3247.
    Found 32-bit 4-to-1 multiplexer for signal <_zz_152_> created at line 3429.
    Found 32-bit 4-to-1 multiplexer for signal <_zz_157_> created at line 3495.
    Found 32-bit 4-to-1 multiplexer for signal <_n4404> created at line 374.
    Found 2-bit comparator greater for signal <CsrPlugin_privilege[1]_PWR_47_o_LessThan_7_o> created at line 1454
    Found 5-bit comparator equal for signal <zz_163_[4]_decode_INSTRUCTION[24]_equal_314_o> created at line 2471
    Found 5-bit comparator equal for signal <zz_163_[4]_decode_INSTRUCTION[19]_equal_326_o> created at line 2501
    Found 1-bit comparator equal for signal <execute_SRC1[31]_execute_SRC2[31]_equal_541_o> created at line 3519
    Found 5-bit comparator equal for signal <_zz_165_> created at line 3595
    Found 5-bit comparator equal for signal <_zz_166_> created at line 3596
    Found 5-bit comparator equal for signal <_zz_167_> created at line 3597
    Found 5-bit comparator equal for signal <_zz_168_> created at line 3598
    Found 5-bit comparator equal for signal <_zz_169_> created at line 3599
    Found 5-bit comparator equal for signal <_zz_170_> created at line 3600
    Found 32-bit comparator equal for signal <execute_BranchPlugin_eq> created at line 3602
    Found 1-bit comparator not equal for signal <n1101> created at line 3711
    WARNING:Xst:2404 -  FFs/Latches <CsrPlugin_mip_MTIP<0:0>> (without init value) have a constant value of 0 in block <VexRiscv>.
    Summary:
	inferred   2 RAM(s).
	inferred  17 Adder/Subtractor(s).
	inferred 1117 D-type flip-flop(s).
	inferred  12 Comparator(s).
	inferred 368 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <VexRiscv> synthesized.

Synthesizing Unit <InstructionCache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v".
    Set property "ram_style = block" for signal <ways_0_tags>.
    Set property "ram_style = block" for signal <ways_0_datas>.
WARNING:Xst:647 - Input <io_cpu_prefetch_pc<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_prefetch_pc<31:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_decode_pc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_prefetch_isValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_fetch_mmuBus_rsp_isIoAccess> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_fetch_mmuBus_rsp_allowRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_fetch_mmuBus_rsp_allowWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_decode_isValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_decode_isUser> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 64x23-bit dual-port RAM <Mram_ways_0_tags> for signal <ways_0_tags>.
    Found 512x32-bit dual-port RAM <Mram_ways_0_datas> for signal <ways_0_datas>.
    Found 32-bit register for signal <_zz_11_>.
    Found 1-bit register for signal <lineLoader_valid>.
    Found 1-bit register for signal <lineLoader_write_tag_0_payload_data_error>.
    Found 1-bit register for signal <lineLoader_flushPending>.
    Found 1-bit register for signal <lineLoader_cmdSent>.
    Found 3-bit register for signal <lineLoader_wordIndex>.
    Found 32-bit register for signal <lineLoader_address>.
    Found 7-bit register for signal <lineLoader_flushCounter>.
    Found 1-bit register for signal <_zz_3_>.
    Found 32-bit register for signal <io_cpu_fetch_data_regNextWhen>.
    Found 32-bit register for signal <decodeStage_mmuRsp_physicalAddress>.
    Found 1-bit register for signal <decodeStage_mmuRsp_exception>.
    Found 1-bit register for signal <decodeStage_mmuRsp_refilling>.
    Found 1-bit register for signal <decodeStage_hit_valid>.
    Found 1-bit register for signal <decodeStage_hit_error>.
    Found 23-bit register for signal <_zz_10_>.
    Found 3-bit adder for signal <lineLoader_wordIndex[2]_GND_139_o_add_35_OUT> created at line 292.
    Found 7-bit adder for signal <lineLoader_flushCounter[6]_GND_139_o_add_41_OUT> created at line 305.
    Found 21-bit comparator equal for signal <fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o> created at line 245
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 169 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <InstructionCache> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 43
 16384x32-bit single-port Read Only RAM                : 1
 16x10-bit dual-port RAM                               : 2
 2x14-bit dual-port RAM                                : 1
 2x35-bit dual-port RAM                                : 1
 32x32-bit dual-port RAM                               : 2
 382x32-bit dual-port RAM                              : 2
 382x8-bit dual-port RAM                               : 16
 512x128-bit dual-port RAM                             : 1
 512x24-bit dual-port RAM                              : 1
 512x32-bit dual-port RAM                              : 1
 5x12-bit dual-port RAM                                : 1
 64x23-bit dual-port RAM                               : 1
 64x42-bit dual-port RAM                               : 2
 7x8-bit single-port Read Only RAM                     : 1
 8192x32-bit dual-port RAM                             : 1
 8x24-bit dual-port RAM                                : 8
 8x8-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 127
 1-bit adder                                           : 8
 11-bit adder                                          : 1
 11-bit subtractor                                     : 1
 16-bit adder                                          : 1
 2-bit adder                                           : 6
 2-bit addsub                                          : 2
 2-bit subtractor                                      : 19
 20-bit subtractor                                     : 1
 24-bit adder                                          : 2
 25-bit adder                                          : 1
 26-bit subtractor                                     : 1
 3-bit adder                                           : 21
 3-bit addsub                                          : 1
 3-bit subtractor                                      : 9
 32-bit adder                                          : 11
 32-bit subtractor                                     : 1
 33-bit adder                                          : 4
 33-bit subtractor                                     : 1
 34-bit adder                                          : 1
 4-bit adder                                           : 10
 4-bit addsub                                          : 8
 4-bit subtractor                                      : 1
 5-bit addsub                                          : 2
 5-bit subtractor                                      : 3
 6-bit adder                                           : 3
 7-bit adder                                           : 6
 8-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Registers                                            : 628
 1-bit register                                        : 324
 10-bit register                                       : 2
 11-bit register                                       : 2
 13-bit register                                       : 1
 14-bit register                                       : 13
 15-bit register                                       : 3
 16-bit register                                       : 1
 2-bit register                                        : 42
 20-bit register                                       : 1
 21-bit register                                       : 8
 23-bit register                                       : 1
 24-bit register                                       : 6
 25-bit register                                       : 1
 26-bit register                                       : 1
 3-bit register                                        : 43
 30-bit register                                       : 1
 32-bit register                                       : 56
 33-bit register                                       : 1
 4-bit register                                        : 28
 40-bit register                                       : 1
 5-bit register                                        : 6
 57-bit register                                       : 1
 6-bit register                                        : 12
 65-bit register                                       : 1
 7-bit register                                        : 19
 8-bit register                                        : 49
 9-bit register                                        : 4
# Comparators                                          : 62
 1-bit comparator equal                                : 23
 1-bit comparator not equal                            : 1
 11-bit comparator greater                             : 2
 14-bit comparator equal                               : 8
 14-bit comparator not equal                           : 8
 16-bit comparator greater                             : 1
 2-bit comparator greater                              : 1
 21-bit comparator equal                               : 1
 23-bit comparator equal                               : 1
 32-bit comparator equal                               : 1
 5-bit comparator equal                                : 8
 5-bit comparator not equal                            : 2
 7-bit comparator equal                                : 2
 7-bit comparator greater                              : 2
 7-bit comparator not equal                            : 1
# Multiplexers                                         : 1720
 1-bit 2-to-1 multiplexer                              : 1469
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 17
 1-bit 8-to-1 multiplexer                              : 13
 10-bit 4-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 128-bit 2-to-1 multiplexer                            : 2
 14-bit 2-to-1 multiplexer                             : 10
 14-bit 4-to-1 multiplexer                             : 2
 14-bit 8-to-1 multiplexer                             : 2
 15-bit 2-to-1 multiplexer                             : 5
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 19
 20-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 3
 26-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 16
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 77
 32-bit 4-to-1 multiplexer                             : 4
 33-bit 2-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 17
 40-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 7
 65-bit 2-to-1 multiplexer                             : 2
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 25
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 31-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 3
 8-bit 63-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 3
# Logic shifters                                       : 1
 7-bit shifter logical left                            : 1
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8
# FSMs                                                 : 20
# Xors                                                 : 115
 1-bit xor2                                            : 72
 1-bit xor3                                            : 31
 1-bit xor4                                            : 7
 32-bit xor2                                           : 1
 7-bit xor2                                            : 4

=========================================================================
WARNING:Xst:638 - in unit top Conflict on KEEP property on signal eth_rx_clk and eth_tx_clk eth_tx_clk signal will be lost.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <InstructionCache>.
The following registers are absorbed into counter <lineLoader_wordIndex>: 1 register on signal <lineLoader_wordIndex>.
The following registers are absorbed into counter <lineLoader_flushCounter>: 1 register on signal <lineLoader_flushCounter>.
INFO:Xst:3226 - The RAM <Mram_ways_0_tags> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_10_>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 23-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <lineLoader_write_tag_0_valid> | high     |
    |     addrA          | connected to signal <lineLoader_write_tag_0_payload_address> |          |
    |     diA            | connected to signal <(lineLoader_address<31:11>,"0",lineLoader_flushCounter<6>)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 23-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <_zz_9_>        | high     |
    |     addrB          | connected to signal <io_cpu_prefetch_pc<10:5>> |          |
    |     doB            | connected to signal <_zz_10_>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ways_0_datas> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_11_>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <lineLoader_write_data_0_valid> | high     |
    |     addrA          | connected to signal <(lineLoader_address<10:5>,lineLoader_wordIndex)> |          |
    |     diA            | connected to signal <io_mem_rsp_payload_data> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <_zz_9_>        | high     |
    |     addrB          | connected to signal <io_cpu_prefetch_pc> |          |
    |     doB            | connected to signal <_zz_11_>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <InstructionCache> synthesized (advanced).

Synthesizing (advanced) Unit <VexRiscv>.
The following registers are absorbed into counter <_zz_203_>: 1 register on signal <_zz_203_>.
INFO:Xst:3226 - The RAM <Mram_RegFilePlugin_regFile> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_216_>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <lastStageRegFileWrite_valid> | high     |
    |     addrA          | connected to signal <memory_to_writeBack_INSTRUCTION<11:7>> |          |
    |     diA            | connected to signal <_zz_79_>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <_zz_94_<19:15>> |          |
    |     doB            | connected to signal <_zz_216_>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_RegFilePlugin_regFile1> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_217_>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <lastStageRegFileWrite_valid> | high     |
    |     addrA          | connected to signal <memory_to_writeBack_INSTRUCTION<11:7>> |          |
    |     diA            | connected to signal <_zz_79_>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <_zz_94_<24:20>> |          |
    |     doB            | connected to signal <_zz_217_>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <VexRiscv> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <ethmac_tx_cdc_graycounter1_q_binary>: 1 register on signal <ethmac_tx_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <front_panel_count>: 1 register on signal <front_panel_count>.
The following registers are absorbed into counter <ethmac_rx_cdc_graycounter1_q_binary>: 1 register on signal <ethmac_rx_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <ethmac_rx_cdc_graycounter0_q_binary>: 1 register on signal <ethmac_rx_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <ethmac_crc32_checker_syncfifo_produce>: 1 register on signal <ethmac_crc32_checker_syncfifo_produce>.
The following registers are absorbed into counter <ethmac_crc32_checker_syncfifo_consume>: 1 register on signal <ethmac_crc32_checker_syncfifo_consume>.
The following registers are absorbed into counter <ethmac_crc32_checker_syncfifo_level>: 1 register on signal <ethmac_crc32_checker_syncfifo_level>.
The following registers are absorbed into counter <ethmac_rx_converter_converter_demux>: 1 register on signal <ethmac_rx_converter_converter_demux>.
The following registers are absorbed into counter <ethmac_tx_gap_inserter_counter>: 1 register on signal <ethmac_tx_gap_inserter_counter>.
The following registers are absorbed into counter <ethmac_preamble_inserter_cnt>: 1 register on signal <ethmac_preamble_inserter_cnt>.
The following registers are absorbed into accumulator <ethmac_crc32_inserter_cnt>: 1 register on signal <ethmac_crc32_inserter_cnt>.
The following registers are absorbed into counter <ethmac_padding_inserter_counter>: 1 register on signal <ethmac_padding_inserter_counter>.
The following registers are absorbed into counter <ethmac_tx_converter_converter_mux>: 1 register on signal <ethmac_tx_converter_converter_mux>.
The following registers are absorbed into counter <crg_por>: 1 register on signal <crg_por>.
The following registers are absorbed into counter <ethmac_writer_fifo_level>: 1 register on signal <ethmac_writer_fifo_level>.
The following registers are absorbed into counter <ethmac_writer_slot>: 1 register on signal <ethmac_writer_slot>.
The following registers are absorbed into counter <half_rate_phy_phase_half>: 1 register on signal <half_rate_phy_phase_half>.
The following registers are absorbed into counter <half_rate_phy_phase_sel>: 1 register on signal <half_rate_phy_phase_sel>.
The following registers are absorbed into counter <half_rate_phy_bitslip_cnt>: 1 register on signal <half_rate_phy_bitslip_cnt>.
The following registers are absorbed into counter <spiflash_i1>: 1 register on signal <spiflash_i1>.
The following registers are absorbed into counter <ethmac_tx_cdc_graycounter0_q_binary>: 1 register on signal <ethmac_tx_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <netsoc_sdram_timer_count>: 1 register on signal <netsoc_sdram_timer_count>.
The following registers are absorbed into counter <netsoc_ctrl_bus_errors>: 1 register on signal <netsoc_ctrl_bus_errors>.
The following registers are absorbed into counter <netsoc_counter>: 1 register on signal <netsoc_counter>.
The following registers are absorbed into counter <dna_cnt>: 1 register on signal <dna_cnt>.
The following registers are absorbed into counter <suart_tx_bitcount>: 1 register on signal <suart_tx_bitcount>.
The following registers are absorbed into counter <suart_rx_bitcount>: 1 register on signal <suart_rx_bitcount>.
The following registers are absorbed into counter <suart_tx_fifo_produce>: 1 register on signal <suart_tx_fifo_produce>.
The following registers are absorbed into counter <suart_tx_fifo_consume>: 1 register on signal <suart_tx_fifo_consume>.
The following registers are absorbed into counter <suart_tx_fifo_level0>: 1 register on signal <suart_tx_fifo_level0>.
The following registers are absorbed into counter <suart_rx_fifo_produce>: 1 register on signal <suart_rx_fifo_produce>.
The following registers are absorbed into counter <suart_rx_fifo_consume>: 1 register on signal <suart_rx_fifo_consume>.
The following registers are absorbed into counter <suart_rx_fifo_level0>: 1 register on signal <suart_rx_fifo_level0>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>: 1 register on signal <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>: 1 register on signal <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level>: 1 register on signal <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine0_twtpcon_count>: 1 register on signal <netsoc_sdram_bankmachine0_twtpcon_count>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine0_trascon_count>: 1 register on signal <netsoc_sdram_bankmachine0_trascon_count>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>: 1 register on signal <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>: 1 register on signal <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level>: 1 register on signal <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine1_twtpcon_count>: 1 register on signal <netsoc_sdram_bankmachine1_twtpcon_count>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine1_trascon_count>: 1 register on signal <netsoc_sdram_bankmachine1_trascon_count>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>: 1 register on signal <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>: 1 register on signal <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level>: 1 register on signal <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine2_twtpcon_count>: 1 register on signal <netsoc_sdram_bankmachine2_twtpcon_count>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine2_trascon_count>: 1 register on signal <netsoc_sdram_bankmachine2_trascon_count>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>: 1 register on signal <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>: 1 register on signal <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level>: 1 register on signal <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine3_twtpcon_count>: 1 register on signal <netsoc_sdram_bankmachine3_twtpcon_count>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine3_trascon_count>: 1 register on signal <netsoc_sdram_bankmachine3_trascon_count>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>: 1 register on signal <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>: 1 register on signal <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level>: 1 register on signal <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine4_trascon_count>: 1 register on signal <netsoc_sdram_bankmachine4_trascon_count>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine4_twtpcon_count>: 1 register on signal <netsoc_sdram_bankmachine4_twtpcon_count>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>: 1 register on signal <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>: 1 register on signal <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level>: 1 register on signal <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine5_twtpcon_count>: 1 register on signal <netsoc_sdram_bankmachine5_twtpcon_count>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine5_trascon_count>: 1 register on signal <netsoc_sdram_bankmachine5_trascon_count>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>: 1 register on signal <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level>: 1 register on signal <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>: 1 register on signal <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine6_twtpcon_count>: 1 register on signal <netsoc_sdram_bankmachine6_twtpcon_count>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine6_trascon_count>: 1 register on signal <netsoc_sdram_bankmachine6_trascon_count>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>: 1 register on signal <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>: 1 register on signal <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level>: 1 register on signal <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine7_twtpcon_count>: 1 register on signal <netsoc_sdram_bankmachine7_twtpcon_count>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine7_trascon_count>: 1 register on signal <netsoc_sdram_bankmachine7_trascon_count>.
The following registers are absorbed into counter <netsoc_sdram_bandwidth_nreads>: 1 register on signal <netsoc_sdram_bandwidth_nreads>.
The following registers are absorbed into counter <netsoc_sdram_twtrcon_count>: 1 register on signal <netsoc_sdram_twtrcon_count>.
The following registers are absorbed into counter <netsoc_sdram_bandwidth_nwrites>: 1 register on signal <netsoc_sdram_bandwidth_nwrites>.
The following registers are absorbed into counter <ethmac_preamble_errors_status>: 1 register on signal <ethmac_preamble_errors_status>.
The following registers are absorbed into counter <ethmac_crc_errors_status>: 1 register on signal <ethmac_crc_errors_status>.
The following registers are absorbed into accumulator <ethmac_writer_counter>: 1 register on signal <ethmac_writer_counter>.
The following registers are absorbed into counter <ethmac_writer_fifo_produce>: 1 register on signal <ethmac_writer_fifo_produce>.
The following registers are absorbed into counter <ethmac_writer_fifo_consume>: 1 register on signal <ethmac_writer_fifo_consume>.
The following registers are absorbed into counter <ethmac_reader_fifo_produce>: 1 register on signal <ethmac_reader_fifo_produce>.
The following registers are absorbed into counter <ethmac_reader_fifo_consume>: 1 register on signal <ethmac_reader_fifo_consume>.
The following registers are absorbed into counter <ethmac_reader_fifo_level>: 1 register on signal <ethmac_reader_fifo_level>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine0_trccon_count>: 1 register on signal <netsoc_sdram_bankmachine0_trccon_count>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine1_trccon_count>: 1 register on signal <netsoc_sdram_bankmachine1_trccon_count>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine2_trccon_count>: 1 register on signal <netsoc_sdram_bankmachine2_trccon_count>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine3_trccon_count>: 1 register on signal <netsoc_sdram_bankmachine3_trccon_count>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine4_trccon_count>: 1 register on signal <netsoc_sdram_bankmachine4_trccon_count>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine5_trccon_count>: 1 register on signal <netsoc_sdram_bankmachine5_trccon_count>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine6_trccon_count>: 1 register on signal <netsoc_sdram_bankmachine6_trccon_count>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine7_trccon_count>: 1 register on signal <netsoc_sdram_bankmachine7_trccon_count>.
The following registers are absorbed into counter <netsoc_sdram_time0>: 1 register on signal <netsoc_sdram_time0>.
The following registers are absorbed into counter <netsoc_sdram_time1>: 1 register on signal <netsoc_sdram_time1>.
The following registers are absorbed into counter <netsoc_sdram_trrdcon_count>: 1 register on signal <netsoc_sdram_trrdcon_count>.
The following registers are absorbed into counter <netsoc_count>: 1 register on signal <netsoc_count>.
INFO:Xst:3226 - The RAM <Mram_mem_4> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_writer_sink_sink_valid_ethmac_writer_ongoing_AND_489_o_0> | high     |
    |     addrA          | connected to signal <ethmac_writer_memory1_adr> |          |
    |     diA            | connected to signal <ethmac_writer_memory1_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     doB            | connected to signal <ethmac_sram1_bus_dat_r0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_3> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_writer_memory0_we> | high     |
    |     addrA          | connected to signal <ethmac_writer_memory0_adr> |          |
    |     diA            | connected to signal <ethmac_writer_memory0_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     doB            | connected to signal <ethmac_sram0_bus_dat_r0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_12> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_8>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <eth_rx_clk>    | rise     |
    |     weA            | connected to signal <ethmac_rx_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <ethmac_rx_cdc_graycounter0_q_binary<5:0>> |          |
    |     diA            | connected to signal <(ethmac_rx_converter_converter_source_last,ethmac_rx_converter_converter_source_first,ethmac_rx_converter_converter_source_payload_data<39>,ethmac_rx_converter_converter_source_payload_data<29>,ethmac_rx_converter_converter_source_payload_data<19>,ethmac_rx_converter_converter_source_payload_data<9>,ethmac_rx_converter_converter_source_payload_data<38>,ethmac_rx_converter_converter_source_payload_data<28>,ethmac_rx_converter_converter_source_payload_data<18>,ethmac_rx_converter_converter_source_payload_data<8>,ethmac_rx_converter_converter_source_payload_data<37:30>,ethmac_rx_converter_converter_source_payload_data<27:20>,ethmac_rx_converter_converter_source_payload_data<17:10>,ethmac_rx_converter_converter_source_payload_data<7:0>)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_rx_cdc_graycounter1_q_next_binary<5:0>> |          |
    |     doB            | connected to signal <ethmac_rx_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_ethmac_preamble_inserter_cnt[2]_PWR_1_o_wide_mux_856_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ethmac_preamble_inserter_cnt> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_data_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 128-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<15>        | connected to internal node          | high     |
    |     weA<14>        | connected to internal node          | high     |
    |     weA<13>        | connected to internal node          | high     |
    |     weA<12>        | connected to internal node          | high     |
    |     weA<11>        | connected to internal node          | high     |
    |     weA<10>        | connected to internal node          | high     |
    |     weA<9>         | connected to internal node          | high     |
    |     weA<8>         | connected to internal node          | high     |
    |     weA<7>         | connected to internal node          | high     |
    |     weA<6>         | connected to internal node          | high     |
    |     weA<5>         | connected to internal node          | high     |
    |     weA<4>         | connected to internal node          | high     |
    |     weA<3>         | connected to internal node          | high     |
    |     weA<2>         | connected to internal node          | high     |
    |     weA<1>         | connected to internal node          | high     |
    |     weA<0>         | connected to internal node          | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<10:2>> |          |
    |     diA            | connected to signal <netsoc_data_port_dat_w> |          |
    |     doA            | connected to signal <netsoc_dat_w>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_6>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_tx_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <ethmac_tx_cdc_graycounter0_q_binary<5:0>> |          |
    |     diA            | connected to signal <(ethmac_reader_source_source_last,"00000",ethmac_reader_source_source_payload_last_be,ethmac_reader_source_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <eth_rx_clk>    | rise     |
    |     addrB          | connected to signal <ethmac_tx_cdc_graycounter1_q_next_binary<5:0>> |          |
    |     doB            | connected to signal <ethmac_tx_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_mem_2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 7-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <memadr_2>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_1>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <netsoc_sram_we<3>> | high     |
    |     weA<2>         | connected to signal <netsoc_sram_we<2>> | high     |
    |     weA<1>         | connected to signal <netsoc_sram_we<1>> | high     |
    |     weA<0>         | connected to signal <netsoc_sram_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<12:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45> |          |
    |     doA            | connected to signal <netsoc_sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <suart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <suart_tx_fifo_produce> |          |
    |     diA            | connected to signal <("00",netsoc_interface_dat_w)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <suart_tx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_tag_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 24-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_tag_port_we> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<10:2>> |          |
    |     diA            | connected to signal <(netsoc_tag_di_dirty,"0000",rhs_array_muxed44<29:11>)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain01>, combined with <Mram_mem_grain0>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<7:0>> |          |
    |     doA            | connected to signal <ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain11>, combined with <Mram_mem_grain1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<1>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<15:8>> |          |
    |     doA            | connected to signal <ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain21>, combined with <Mram_mem_grain2>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<2>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<23:16>> |          |
    |     doA            | connected to signal <ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain31>, combined with <Mram_mem_grain3>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<3>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<31:24>> |          |
    |     doA            | connected to signal <ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain0_11>, combined with <Mram_mem_grain0_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<7:0>> |          |
    |     doA            | connected to signal <ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain1_11>, combined with <Mram_mem_grain1_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<1>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<15:8>> |          |
    |     doA            | connected to signal <ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain2_11>, combined with <Mram_mem_grain2_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<2>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<23:16>> |          |
    |     doA            | connected to signal <ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain3_11>, combined with <Mram_mem_grain3_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<3>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<31:24>> |          |
    |     doA            | connected to signal <ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16384-word x 32-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<13:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <netsoc_rom_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <suart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <suart_rx_fifo_produce> |          |
    |     diA            | connected to signal <("00",suart_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <suart_rx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_10> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 5-word x 12-bit                     |          |
    |     clkA           | connected to signal <eth_rx_clk>    | rise     |
    |     weA            | connected to signal <ethmac_crc32_checker_syncfifo_wrport_we> | high     |
    |     addrA          | connected to signal <ethmac_crc32_checker_syncfifo_produce> |          |
    |     diA            | connected to signal <(ethmac_preamble_checker_source_last,"000",ethphy_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 5-word x 12-bit                     |          |
    |     addrB          | connected to signal <ethmac_crc32_checker_syncfifo_consume> |          |
    |     doB            | connected to signal <ethmac_crc32_checker_syncfifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",netsoc_port_cmd_payload_addr<23:10>,netsoc_port_cmd_payload_addr<6:0>,netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",netsoc_port_cmd_payload_addr<23:10>,netsoc_port_cmd_payload_addr<6:0>,netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",netsoc_port_cmd_payload_addr<23:10>,netsoc_port_cmd_payload_addr<6:0>,netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",netsoc_port_cmd_payload_addr<23:10>,netsoc_port_cmd_payload_addr<6:0>,netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",netsoc_port_cmd_payload_addr<23:10>,netsoc_port_cmd_payload_addr<6:0>,netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",netsoc_port_cmd_payload_addr<23:10>,netsoc_port_cmd_payload_addr<6:0>,netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_8> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",netsoc_port_cmd_payload_addr<23:10>,netsoc_port_cmd_payload_addr<6:0>,netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_9> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",netsoc_port_cmd_payload_addr<23:10>,netsoc_port_cmd_payload_addr<6:0>,netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_13> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 35-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_writer_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <ethmac_writer_fifo_produce> |          |
    |     diA            | connected to signal <("00",ethmac_writer_counter,ethmac_writer_slot)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 35-bit                     |          |
    |     addrB          | connected to signal <ethmac_writer_fifo_consume> |          |
    |     doB            | connected to signal <ethmac_writer_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_14> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 14-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_reader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <ethmac_reader_fifo_produce> |          |
    |     diA            | connected to signal <("00",ethmac_reader_length_storage_full,ethmac_reader_slot_storage_full)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 14-bit                     |          |
    |     addrB          | connected to signal <ethmac_reader_fifo_consume> |          |
    |     doB            | connected to signal <ethmac_reader_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <decode_to_execute_INSTRUCTION_0> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <decode_to_execute_INSTRUCTION_1> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <decode_to_execute_INSTRUCTION_2> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <decode_to_execute_INSTRUCTION_3> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <decode_to_execute_INSTRUCTION_4> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <decode_to_execute_INSTRUCTION_5> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <decode_to_execute_INSTRUCTION_6> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_0> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_1> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_2> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_3> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_4> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_5> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_6> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_15> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_16> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_17> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_18> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_19> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_20> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_21> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_22> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_23> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_24> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_25> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_26> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_27> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_30> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_31> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_0> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_1> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_2> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_3> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_4> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_5> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_6> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_15> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_16> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_17> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_18> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_19> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_20> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_21> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_22> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_23> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_24> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_25> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_26> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_27> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_30> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_31> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <lineLoader_address_0> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <lineLoader_address_1> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <lineLoader_address_2> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <lineLoader_address_3> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <lineLoader_address_4> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <netsoc_interface_adr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <netsoc_interface_adr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <netsoc_interface_adr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_3_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_3_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_9> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 35
 16384x32-bit single-port block Read Only RAM          : 1
 16x10-bit dual-port distributed RAM                   : 2
 2x14-bit dual-port distributed RAM                    : 1
 2x35-bit dual-port distributed RAM                    : 1
 32x32-bit dual-port block RAM                         : 2
 382x32-bit dual-port block RAM                        : 2
 382x8-bit dual-port block RAM                         : 8
 512x128-bit single-port block RAM                     : 1
 512x24-bit single-port block RAM                      : 1
 512x32-bit dual-port block RAM                        : 1
 5x12-bit dual-port distributed RAM                    : 1
 64x23-bit dual-port block RAM                         : 1
 64x42-bit dual-port block RAM                         : 2
 7x8-bit single-port distributed Read Only RAM         : 1
 8192x32-bit single-port block RAM                     : 1
 8x24-bit dual-port distributed RAM                    : 8
 8x8-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 30
 1-bit subtractor                                      : 2
 11-bit adder                                          : 1
 2-bit adder carry in                                  : 1
 25-bit adder                                          : 1
 32-bit adder                                          : 6
 32-bit adder carry in                                 : 1
 32-bit subtractor                                     : 1
 33-bit adder                                          : 3
 33-bit subtractor                                     : 1
 34-bit adder                                          : 1
 4-bit adder                                           : 2
 5-bit subtractor                                      : 2
 6-bit adder                                           : 3
 7-bit adder                                           : 4
 8-bit adder                                           : 1
# Counters                                             : 97
 1-bit up counter                                      : 8
 11-bit down counter                                   : 1
 16-bit up counter                                     : 1
 2-bit down counter                                    : 16
 2-bit up counter                                      : 4
 2-bit updown counter                                  : 2
 20-bit down counter                                   : 1
 24-bit up counter                                     : 2
 26-bit down counter                                   : 1
 3-bit down counter                                    : 9
 3-bit up counter                                      : 21
 3-bit updown counter                                  : 1
 32-bit up counter                                     : 3
 4-bit down counter                                    : 1
 4-bit up counter                                      : 8
 4-bit updown counter                                  : 8
 5-bit down counter                                    : 1
 5-bit updown counter                                  : 2
 7-bit up counter                                      : 6
 9-bit down counter                                    : 1
# Accumulators                                         : 2
 2-bit down loadable accumulator                       : 1
 32-bit up loadable accumulator                        : 1
# Registers                                            : 3269
 Flip-Flops                                            : 3269
# Comparators                                          : 62
 1-bit comparator equal                                : 23
 1-bit comparator not equal                            : 1
 11-bit comparator greater                             : 2
 14-bit comparator equal                               : 8
 14-bit comparator not equal                           : 8
 16-bit comparator greater                             : 1
 2-bit comparator greater                              : 1
 21-bit comparator equal                               : 1
 23-bit comparator equal                               : 1
 32-bit comparator equal                               : 1
 5-bit comparator equal                                : 8
 5-bit comparator not equal                            : 2
 7-bit comparator equal                                : 2
 7-bit comparator greater                              : 2
 7-bit comparator not equal                            : 1
# Multiplexers                                         : 2067
 1-bit 2-to-1 multiplexer                              : 1798
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 31-to-1 multiplexer                             : 8
 1-bit 4-to-1 multiplexer                              : 77
 1-bit 63-to-1 multiplexer                             : 8
 1-bit 8-to-1 multiplexer                              : 13
 10-bit 4-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 128-bit 2-to-1 multiplexer                            : 2
 14-bit 2-to-1 multiplexer                             : 8
 14-bit 8-to-1 multiplexer                             : 2
 15-bit 2-to-1 multiplexer                             : 5
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 8
 24-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 64
 32-bit 4-to-1 multiplexer                             : 3
 33-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 15
 40-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 7
 65-bit 2-to-1 multiplexer                             : 2
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 21
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 3
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 7-bit shifter logical left                            : 1
# FSMs                                                 : 20
# Xors                                                 : 115
 1-bit xor2                                            : 72
 1-bit xor3                                            : 31
 1-bit xor4                                            : 7
 32-bit xor2                                           : 1
 7-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <IBusCachedPlugin_s1_tightlyCoupledHit> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CsrPlugin_interrupt_code_0> (without init value) has a constant value of 1 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CsrPlugin_interrupt_code_1> (without init value) has a constant value of 1 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CsrPlugin_interrupt_code_2> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IBusCachedPlugin_fetchPc_pcReg_0> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IBusCachedPlugin_fetchPc_pcReg_1> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <execute_to_memory_MMU_FAULT> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <execute_to_memory_MMU_RSP_refilling> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <execute_to_memory_BRANCH_CALC_0> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IBusCachedPlugin_s2_tightlyCoupledHit> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_zz_117__1> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <decode_to_execute_PC_1> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <execute_to_memory_PC_1> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_to_writeBack_PC_1> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <_zz_117__0> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <decode_to_execute_PC_0> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <execute_to_memory_PC_0> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_to_writeBack_PC_0> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <decodeStage_mmuRsp_exception> (without init value) has a constant value of 0 in block <InstructionCache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <decodeStage_mmuRsp_refilling> (without init value) has a constant value of 0 in block <InstructionCache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ethmac_rx_converter_converter_source_first> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <decode_to_execute_INSTRUCTION_12> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <decode_to_execute_ALU_BITWISE_CTRL_1> 
INFO:Xst:2261 - The FF/Latch <netsoc_interface_adr_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <netsoc_adr_offset_r_1> 
INFO:Xst:2261 - The FF/Latch <netsoc_interface_adr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <netsoc_adr_offset_r_0> 
INFO:Xst:2261 - The FF/Latch <rddata_valid_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <rddata_valid_1> 
INFO:Xst:2261 - The FF/Latch <dfi_dfi_p0_rddata_valid> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <dfi_dfi_p1_rddata_valid> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_10> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_10> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_11> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_11> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_12> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_12> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_0> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_0> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_13> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_13> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_1> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_1> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_14> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_14> 
INFO:Xst:2261 - The FF/Latch <externalInterruptArray_regNext_3> in Unit <VexRiscv> is equivalent to the following 28 FFs/Latches, which will be removed : <externalInterruptArray_regNext_4> <externalInterruptArray_regNext_5> <externalInterruptArray_regNext_6> <externalInterruptArray_regNext_7> <externalInterruptArray_regNext_8> <externalInterruptArray_regNext_9> <externalInterruptArray_regNext_10> <externalInterruptArray_regNext_11> <externalInterruptArray_regNext_12> <externalInterruptArray_regNext_13> <externalInterruptArray_regNext_14> <externalInterruptArray_regNext_15> <externalInterruptArray_regNext_16> <externalInterruptArray_regNext_17> <externalInterruptArray_regNext_18> <externalInterruptArray_regNext_19> <externalInterruptArray_regNext_20> <externalInterruptArray_regNext_21> <externalInterruptArray_regNext_22> <externalInterruptArray_regNext_23> <externalInterruptArray_regNext_24> <externalInterruptArray_regNext_25> <externalInterruptArray_regNext_26> <externalInterruptArray_regNext_27>
   <externalInterruptArray_regNext_28> <externalInterruptArray_regNext_29> <externalInterruptArray_regNext_30> <externalInterruptArray_regNext_31> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_2> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_2> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_20> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_20> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_15> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_15> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_3> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_3> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_21> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_21> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_16> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_16> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_4> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_4> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_22> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_22> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_17> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_17> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_5> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_5> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_23> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_23> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_18> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_18> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_6> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_6> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_24> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_24> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_19> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_19> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_7> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_7> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_30> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_30> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_25> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_25> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_8> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_8> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_31> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_31> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_26> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_26> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_9> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_9> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_27> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_27> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_28> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_28> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_29> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_29> 
WARNING:Xst:1710 - FF/Latch <externalInterruptArray_regNext_3> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <liteethmaccrc32checker_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <opsisi2c_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
 1011  | 1011
 1100  | 1100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_15> on signal <multiplexer_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 010   | 010
 011   | 011
 101   | 101
 110   | 110
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_17> on signal <litedramwishbone2native_state[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 11    | 0100
 10    | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_19> on signal <liteethmacsramreader_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <refresher_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_18> on signal <liteethmacsramwriter_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_16> on signal <cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <liteethmaccrc32inserter_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <liteethmacpreambleinserter_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <bankmachine2_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <bankmachine0_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <bankmachine1_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <bankmachine3_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <bankmachine4_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_10> on signal <bankmachine5_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_11> on signal <bankmachine6_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_12> on signal <bankmachine7_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_13> on signal <netsoc_sdram_choose_cmd_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_14> on signal <netsoc_sdram_choose_req_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
WARNING:Xst:2677 - Node <Mram_storage_109> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1010> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1011> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1012> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_113> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_114> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1413> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1414> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1334> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1335> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_223> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_224> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_323> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_324> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_423> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_424> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_523> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_524> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_623> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_624> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_923> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_924> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_723> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_724> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_823> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_824> of sequential type is unconnected in block <top>.
WARNING:Xst:1710 - FF/Latch <ddram_a_14> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <half_rate_phy_record1_address_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <half_rate_phy_record0_address_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_csrbankarray_interface7_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_csrbankarray_interface7_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_csrbankarray_interface7_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_csrbankarray_interface7_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_csrbankarray_interface2_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_csrbankarray_interface2_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_csrbankarray_interface2_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_csrbankarray_interface2_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_csrbankarray_interface2_bank_bus_dat_r_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_csrbankarray_interface3_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_csrbankarray_interface3_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_csrbankarray_interface3_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_csrbankarray_interface3_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_csrbankarray_interface3_bank_bus_dat_r_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_csrbankarray_interface3_bank_bus_dat_r_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ethmac_reader_counter_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ethmac_reader_counter_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <suart_phase_accumulator_tx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <suart_phase_accumulator_tx_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <suart_phase_accumulator_rx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <suart_phase_accumulator_rx_1> of sequential type is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <half_rate_phy_record2_wrdata_mask_0> in Unit <top> is equivalent to the following 7 FFs/Latches, which will be removed : <half_rate_phy_record2_wrdata_mask_1> <half_rate_phy_record2_wrdata_mask_2> <half_rate_phy_record2_wrdata_mask_3> <half_rate_phy_record3_wrdata_mask_0> <half_rate_phy_record3_wrdata_mask_1> <half_rate_phy_record3_wrdata_mask_2> <half_rate_phy_record3_wrdata_mask_3> 

Optimizing unit <top> ...
INFO:Xst:2261 - The FF/Latch <ethmac_tx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_tx_cdc_graycounter1_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <ethmac_rx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_rx_cdc_graycounter1_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <ethmac_tx_cdc_graycounter0_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_tx_cdc_graycounter0_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <ethmac_rx_cdc_graycounter0_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_rx_cdc_graycounter0_q_binary_6> 

Optimizing unit <rgmii_if> ...

Optimizing unit <VexRiscv> ...

Optimizing unit <InstructionCache> ...
WARNING:Xst:2677 - Node <rgmii_if/duplex_status> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rgmii_if/clock_speed_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rgmii_if/clock_speed_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rgmii_if/link_status> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_0> of sequential type is unconnected in block <top>.
WARNING:Xst:1293 - FF/Latch <half_rate_phy_bitslip_inc> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_tfawcon_ready> has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <half_rate_phy_bitslip_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <half_rate_phy_bitslip_cnt_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <half_rate_phy_bitslip_cnt_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <half_rate_phy_bitslip_cnt_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <netsoc_sdram_tfawcon_window_0> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <netsoc_sdram_tfawcon_window_1> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <netsoc_sdram_tfawcon_window_2> is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <spiflash_clk> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <opsis_i2c_samp_count_0> <netsoc_sdram_bandwidth_counter_0> <spiflash_i1_1> 
INFO:Xst:2261 - The FF/Latch <opsis_i2c_samp_count_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <netsoc_sdram_bandwidth_counter_1> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_117__10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_10> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_117__11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_11> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_117__12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_12> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_117__13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_13> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_117__14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_14> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_117__20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_20> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_117__15> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_15> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_117__21> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_21> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_117__16> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_16> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_117__22> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_22> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_117__17> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_17> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_117__23> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_23> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_117__18> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_18> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_117__24> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_24> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_117__19> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_19> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_117__30> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_30> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_117__25> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_25> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_117__31> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_31> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_117__26> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_26> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_117__27> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_27> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_117__28> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_28> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_117__29> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_29> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_114_> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_fetchPc_inc> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_117__5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_5> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_117__6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_6> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_117__7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_7> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_117__8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_8> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_117__9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_9> 
INFO:Xst:2261 - The FF/Latch <opsis_i2c_samp_carry> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <netsoc_sdram_bandwidth_period> <spiflash_i1_0> 
INFO:Xst:3203 - The FF/Latch <spiflash_clk> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <netsoc_sdram_timer_count_1> 
INFO:Xst:3203 - The FF/Latch <opsis_i2c_samp_count_1> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <netsoc_sdram_timer_count_2> 
INFO:Xst:3203 - The FF/Latch <VexRiscv/dBus_cmd_halfPipe_regs_ready> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <VexRiscv/dBus_cmd_halfPipe_regs_valid> 
INFO:Xst:3203 - The FF/Latch <opsis_i2c_samp_carry> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <netsoc_sdram_timer_count_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 29.
INFO:Xst:2260 - The FF/Latch <FDPE_12> in Unit <top> is equivalent to the following FF/Latch : <FDPE_10> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) netsoc_interface_adr_0 netsoc_interface_adr_1 has(ve) been forward balanced into : netsoc_csrbankarray_csrbank6_dfii_pi0_wrdata0_re11_SW0_FRB.
	Register(s) netsoc_interface_adr_0 netsoc_interface_adr_2 netsoc_interface_adr_5 netsoc_interface_adr_9 netsoc_interface_adr_3 netsoc_interface_adr_4 has(ve) been forward balanced into : _n115771_FRB.
	Register(s) netsoc_interface_adr_1 netsoc_interface_adr_0 has(ve) been forward balanced into : netsoc_csrbankarray_csrbank6_dfii_pi0_address0_re11_SW0_FRB.
	Register(s) netsoc_interface_adr_1 netsoc_interface_adr_12 has(ve) been forward balanced into : _n115772_FRB.
	Register(s) netsoc_interface_adr_1 netsoc_interface_adr_4 netsoc_interface_adr_3 has(ve) been forward balanced into : Mmux_GND_1_o_netsoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2622_OUT2131_FRB.
	Register(s) netsoc_interface_adr_2 netsoc_interface_adr_0 has(ve) been forward balanced into : netsoc_csrbankarray_csrbank6_dfii_pi0_address0_re11_SW1_FRB.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB4.
	Register(s) VexRiscv/IBusCachedPlugin_injector_decodeRemoved has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_injector_decodeRemoved_BRB0 VexRiscv/IBusCachedPlugin_injector_decodeRemoved_BRB1 VexRiscv/IBusCachedPlugin_injector_decodeRemoved_BRB2.
	Register(s) VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2_BRB0 VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2_BRB1 VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2_BRB2.
	Register(s) ddram_cas_n has(ve) been backward balanced into : ddram_cas_n_BRB4 ddram_cas_n_BRB5 ddram_cas_n_BRB8 ddram_cas_n_BRB9 .
	Register(s) ddram_ras_n has(ve) been backward balanced into : ddram_ras_n_BRB0 ddram_ras_n_BRB3 ddram_ras_n_BRB4 ddram_ras_n_BRB5 ddram_ras_n_BRB6 ddram_ras_n_BRB7 ddram_ras_n_BRB8 ddram_ras_n_BRB9 ddram_ras_n_BRB10 ddram_ras_n_BRB11.
	Register(s) ddram_we_n has(ve) been backward balanced into : ddram_we_n_BRB4 ddram_we_n_BRB5 ddram_we_n_BRB8 ddram_we_n_BRB9 .
	Register(s) ethmac_padding_inserter_counter_0 has(ve) been backward balanced into : ethmac_padding_inserter_counter_0_BRB0 ethmac_padding_inserter_counter_0_BRB1.
	Register(s) ethmac_tx_last_be_ongoing has(ve) been backward balanced into : ethmac_tx_last_be_ongoing_BRB0 ethmac_tx_last_be_ongoing_BRB1.
	Register(s) half_rate_phy_drive_dq_n1 has(ve) been backward balanced into : half_rate_phy_drive_dq_n1_BRB0.
	Register(s) half_rate_phy_rddata_sr_1 has(ve) been backward balanced into : half_rate_phy_rddata_sr_1_BRB0 half_rate_phy_rddata_sr_1_BRB1 half_rate_phy_rddata_sr_1_BRB2 half_rate_phy_rddata_sr_1_BRB3 half_rate_phy_rddata_sr_1_BRB4 half_rate_phy_rddata_sr_1_BRB5.
	Register(s) half_rate_phy_rddata_sr_2 has(ve) been backward balanced into : half_rate_phy_rddata_sr_2_BRB0 half_rate_phy_rddata_sr_2_BRB1 half_rate_phy_rddata_sr_2_BRB2 half_rate_phy_rddata_sr_2_BRB3 half_rate_phy_rddata_sr_2_BRB5 half_rate_phy_rddata_sr_2_BRB6 half_rate_phy_rddata_sr_2_BRB7 half_rate_phy_rddata_sr_2_BRB8 half_rate_phy_rddata_sr_2_BRB9 half_rate_phy_rddata_sr_2_BRB10 half_rate_phy_rddata_sr_2_BRB11 half_rate_phy_rddata_sr_2_BRB12 half_rate_phy_rddata_sr_2_BRB13 half_rate_phy_rddata_sr_2_BRB14 half_rate_phy_rddata_sr_2_BRB15.
	Register(s) half_rate_phy_rddata_sr_3 has(ve) been backward balanced into : half_rate_phy_rddata_sr_3_BRB0 half_rate_phy_rddata_sr_3_BRB1 half_rate_phy_rddata_sr_3_BRB2 half_rate_phy_rddata_sr_3_BRB3 half_rate_phy_rddata_sr_3_BRB5 half_rate_phy_rddata_sr_3_BRB6 half_rate_phy_rddata_sr_3_BRB7 half_rate_phy_rddata_sr_3_BRB8 half_rate_phy_rddata_sr_3_BRB9 half_rate_phy_rddata_sr_3_BRB10 half_rate_phy_rddata_sr_3_BRB12 half_rate_phy_rddata_sr_3_BRB13 half_rate_phy_rddata_sr_3_BRB14 half_rate_phy_rddata_sr_3_BRB15 half_rate_phy_rddata_sr_3_BRB16 half_rate_phy_rddata_sr_3_BRB17 half_rate_phy_rddata_sr_3_BRB18.
	Register(s) half_rate_phy_rddata_sr_4 has(ve) been backward balanced into : half_rate_phy_rddata_sr_4_BRB0 half_rate_phy_rddata_sr_4_BRB1 half_rate_phy_rddata_sr_4_BRB2 half_rate_phy_rddata_sr_4_BRB3 half_rate_phy_rddata_sr_4_BRB5 half_rate_phy_rddata_sr_4_BRB6 half_rate_phy_rddata_sr_4_BRB7 half_rate_phy_rddata_sr_4_BRB8 half_rate_phy_rddata_sr_4_BRB9 half_rate_phy_rddata_sr_4_BRB10 half_rate_phy_rddata_sr_4_BRB12 half_rate_phy_rddata_sr_4_BRB13 half_rate_phy_rddata_sr_4_BRB14 half_rate_phy_rddata_sr_4_BRB15 half_rate_phy_rddata_sr_4_BRB16 half_rate_phy_rddata_sr_4_BRB17 half_rate_phy_rddata_sr_4_BRB18.
	Register(s) half_rate_phy_rddata_sr_5 has(ve) been backward balanced into : half_rate_phy_rddata_sr_5_BRB0 half_rate_phy_rddata_sr_5_BRB1 half_rate_phy_rddata_sr_5_BRB2 half_rate_phy_rddata_sr_5_BRB3 half_rate_phy_rddata_sr_5_BRB5 half_rate_phy_rddata_sr_5_BRB6 half_rate_phy_rddata_sr_5_BRB7 half_rate_phy_rddata_sr_5_BRB8 half_rate_phy_rddata_sr_5_BRB9 half_rate_phy_rddata_sr_5_BRB10 half_rate_phy_rddata_sr_5_BRB12 half_rate_phy_rddata_sr_5_BRB13 half_rate_phy_rddata_sr_5_BRB14 half_rate_phy_rddata_sr_5_BRB15 half_rate_phy_rddata_sr_5_BRB16 half_rate_phy_rddata_sr_5_BRB17 half_rate_phy_rddata_sr_5_BRB18.
	Register(s) half_rate_phy_record0_cas_n has(ve) been backward balanced into : half_rate_phy_record0_cas_n_BRB0 half_rate_phy_record0_cas_n_BRB1 half_rate_phy_record0_cas_n_BRB2 half_rate_phy_record0_cas_n_BRB5 half_rate_phy_record0_cas_n_BRB6 half_rate_phy_record0_cas_n_BRB7 half_rate_phy_record0_cas_n_BRB8 half_rate_phy_record0_cas_n_BRB9 half_rate_phy_record0_cas_n_BRB10 half_rate_phy_record0_cas_n_BRB11.
	Register(s) half_rate_phy_record0_cke has(ve) been backward balanced into : half_rate_phy_record0_cke_BRB0 .
	Register(s) half_rate_phy_record0_odt has(ve) been backward balanced into : half_rate_phy_record0_odt_BRB0 .
	Register(s) half_rate_phy_record0_ras_n has(ve) been backward balanced into : half_rate_phy_record0_ras_n_BRB1 half_rate_phy_record0_ras_n_BRB2 half_rate_phy_record0_ras_n_BRB4.
	Register(s) half_rate_phy_record0_reset_n has(ve) been backward balanced into : half_rate_phy_record0_reset_n_BRB0 half_rate_phy_record0_reset_n_BRB1.
	Register(s) half_rate_phy_record0_we_n has(ve) been backward balanced into : half_rate_phy_record0_we_n_BRB1 half_rate_phy_record0_we_n_BRB2 half_rate_phy_record0_we_n_BRB4.
	Register(s) half_rate_phy_record1_cas_n has(ve) been backward balanced into : half_rate_phy_record1_cas_n_BRB0 half_rate_phy_record1_cas_n_BRB2 half_rate_phy_record1_cas_n_BRB4 half_rate_phy_record1_cas_n_BRB5 half_rate_phy_record1_cas_n_BRB6 half_rate_phy_record1_cas_n_BRB7 half_rate_phy_record1_cas_n_BRB8 half_rate_phy_record1_cas_n_BRB9 half_rate_phy_record1_cas_n_BRB10 half_rate_phy_record1_cas_n_BRB11 half_rate_phy_record1_cas_n_BRB12 half_rate_phy_record1_cas_n_BRB13 .
	Register(s) half_rate_phy_record1_ras_n has(ve) been backward balanced into : half_rate_phy_record1_ras_n_BRB1 half_rate_phy_record1_ras_n_BRB2 half_rate_phy_record1_ras_n_BRB4.
	Register(s) half_rate_phy_record1_we_n has(ve) been backward balanced into : half_rate_phy_record1_we_n_BRB1 half_rate_phy_record1_we_n_BRB2 half_rate_phy_record1_we_n_BRB4.
	Register(s) new_master_rdata_valid0 has(ve) been backward balanced into : new_master_rdata_valid0_BRB0 new_master_rdata_valid0_BRB1 new_master_rdata_valid0_BRB2 new_master_rdata_valid0_BRB3 new_master_rdata_valid0_BRB4 new_master_rdata_valid0_BRB5 new_master_rdata_valid0_BRB6 new_master_rdata_valid0_BRB7 new_master_rdata_valid0_BRB8 new_master_rdata_valid0_BRB9 new_master_rdata_valid0_BRB10 new_master_rdata_valid0_BRB11 new_master_rdata_valid0_BRB13 new_master_rdata_valid0_BRB14 new_master_rdata_valid0_BRB15 new_master_rdata_valid0_BRB16 new_master_rdata_valid0_BRB17 new_master_rdata_valid0_BRB18 new_master_rdata_valid0_BRB19.
	Register(s) new_master_rdata_valid1 has(ve) been backward balanced into : new_master_rdata_valid1_BRB0 new_master_rdata_valid1_BRB1 new_master_rdata_valid1_BRB2 new_master_rdata_valid1_BRB3 new_master_rdata_valid1_BRB4 new_master_rdata_valid1_BRB5 new_master_rdata_valid1_BRB6 new_master_rdata_valid1_BRB7 new_master_rdata_valid1_BRB8 new_master_rdata_valid1_BRB9 new_master_rdata_valid1_BRB10 new_master_rdata_valid1_BRB11 new_master_rdata_valid1_BRB12 new_master_rdata_valid1_BRB13 new_master_rdata_valid1_BRB14 new_master_rdata_valid1_BRB15 new_master_rdata_valid1_BRB17 new_master_rdata_valid1_BRB18 new_master_rdata_valid1_BRB19 new_master_rdata_valid1_BRB20 new_master_rdata_valid1_BRB21 new_master_rdata_valid1_BRB22 new_master_rdata_valid1_BRB23.
	Register(s) new_master_rdata_valid2 has(ve) been backward balanced into : new_master_rdata_valid2_BRB0 new_master_rdata_valid2_BRB1 new_master_rdata_valid2_BRB2 new_master_rdata_valid2_BRB3 new_master_rdata_valid2_BRB4 new_master_rdata_valid2_BRB6 new_master_rdata_valid2_BRB7 new_master_rdata_valid2_BRB8 new_master_rdata_valid2_BRB9 new_master_rdata_valid2_BRB10 new_master_rdata_valid2_BRB11 new_master_rdata_valid2_BRB12 new_master_rdata_valid2_BRB13 new_master_rdata_valid2_BRB14 new_master_rdata_valid2_BRB15 new_master_rdata_valid2_BRB16.
	Register(s) new_master_rdata_valid3 has(ve) been backward balanced into : new_master_rdata_valid3_BRB0 new_master_rdata_valid3_BRB1 new_master_rdata_valid3_BRB2 new_master_rdata_valid3_BRB3 new_master_rdata_valid3_BRB4 new_master_rdata_valid3_BRB5.
	Register(s) new_master_wdata_ready0 has(ve) been backward balanced into : new_master_wdata_ready0_BRB0 new_master_wdata_ready0_BRB1 new_master_wdata_ready0_BRB2 new_master_wdata_ready0_BRB3 new_master_wdata_ready0_BRB4 new_master_wdata_ready0_BRB5.
Unit <top> processed.
FlipFlop netsoc_interface_adr_0 has been replicated 1 time(s)
FlipFlop netsoc_interface_adr_1 has been replicated 1 time(s)
FlipFlop netsoc_interface_adr_10 has been replicated 2 time(s)
FlipFlop netsoc_interface_adr_11 has been replicated 2 time(s)
FlipFlop netsoc_interface_adr_12 has been replicated 2 time(s)
FlipFlop netsoc_interface_adr_13 has been replicated 2 time(s)
FlipFlop netsoc_interface_adr_2 has been replicated 2 time(s)
FlipFlop netsoc_interface_adr_3 has been replicated 2 time(s)
FlipFlop netsoc_interface_adr_4 has been replicated 2 time(s)
FlipFlop netsoc_interface_adr_5 has been replicated 1 time(s)
FlipFlop netsoc_interface_adr_9 has been replicated 2 time(s)
FlipFlop netsoc_interface_we has been replicated 2 time(s)
FlipFlop netsoc_sdram_storage_full_0 has been replicated 4 time(s)
FlipFlop phase_sel has been replicated 3 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 4-bit shift register for signal <half_rate_phy_r_drive_dq_4>.
	Found 6-bit shift register for signal <half_rate_phy_r_dfi_wrdata_en_5>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB5>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB9>.
	Found 2-bit shift register for signal <ddram_cas_n_BRB4>.
	Found 2-bit shift register for signal <ddram_cas_n_BRB8>.
	Found 2-bit shift register for signal <ddram_we_n_BRB4>.
	Found 2-bit shift register for signal <ddram_we_n_BRB8>.
	Found 3-bit shift register for signal <new_master_rdata_valid3_BRB1>.
	Found 3-bit shift register for signal <new_master_rdata_valid3_BRB3>.
	Found 3-bit shift register for signal <new_master_rdata_valid3_BRB4>.
	Found 3-bit shift register for signal <half_rate_phy_rddata_sr_3_BRB9>.
	Found 5-bit shift register for signal <half_rate_phy_rddata_sr_1_BRB0>.
	Found 5-bit shift register for signal <half_rate_phy_rddata_sr_1_BRB1>.
	Found 5-bit shift register for signal <half_rate_phy_rddata_sr_1_BRB2>.
	Found 5-bit shift register for signal <half_rate_phy_rddata_sr_1_BRB3>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB6>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB7>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB8>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB9>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB10>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB11>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB2>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB12>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB13>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB14>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB5>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB17>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB18>.
	Found 4-bit shift register for signal <half_rate_phy_rddata_sr_2_BRB6>.
	Found 4-bit shift register for signal <half_rate_phy_rddata_sr_2_BRB7>.
	Found 4-bit shift register for signal <half_rate_phy_rddata_sr_2_BRB8>.
	Found 4-bit shift register for signal <half_rate_phy_rddata_sr_2_BRB10>.
	Found 4-bit shift register for signal <half_rate_phy_rddata_sr_2_BRB5>.
	Found 4-bit shift register for signal <half_rate_phy_rddata_sr_2_BRB12>.
	Found 4-bit shift register for signal <half_rate_phy_rddata_sr_2_BRB13>.
	Found 4-bit shift register for signal <half_rate_phy_rddata_sr_2_BRB14>.
	Found 4-bit shift register for signal <half_rate_phy_rddata_sr_2_BRB15>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB15>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB19>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB20>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB21>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB22>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB23>.
	Found 3-bit shift register for signal <half_rate_phy_rddata_sr_3_BRB16>.
	Found 3-bit shift register for signal <half_rate_phy_rddata_sr_3_BRB17>.
	Found 3-bit shift register for signal <half_rate_phy_rddata_sr_3_BRB18>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3790
 Flip-Flops                                            : 3790
# Shift Registers                                      : 47
 2-bit shift register                                  : 15
 3-bit shift register                                  : 17
 4-bit shift register                                  : 10
 5-bit shift register                                  : 4
 6-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 7199
#      GND                         : 1
#      INV                         : 142
#      LUT1                        : 225
#      LUT2                        : 649
#      LUT3                        : 566
#      LUT4                        : 804
#      LUT5                        : 1019
#      LUT6                        : 2202
#      MUXCY                       : 782
#      MUXF7                       : 89
#      MUXF8                       : 32
#      VCC                         : 1
#      XORCY                       : 687
# FlipFlops/Latches                : 3859
#      FD                          : 293
#      FDE                         : 815
#      FDP                         : 12
#      FDPE                        : 2
#      FDR                         : 959
#      FDRE                        : 1596
#      FDS                         : 47
#      FDSE                        : 119
#      IDDR2                       : 5
#      ODDR2                       : 11
# RAMS                             : 316
#      RAM16X1D                    : 245
#      RAMB16BWER                  : 56
#      RAMB8BWER                   : 15
# Shift Registers                  : 47
#      SRLC16E                     : 47
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 77
#      BUFIO2                      : 1
#      IBUF                        : 8
#      IBUFG                       : 2
#      IOBUF                       : 23
#      OBUF                        : 39
#      OBUFDS                      : 1
#      OBUFT                       : 1
#      OBUFTDS                     : 2
# DCMs                             : 1
#      DCM_CLKGEN                  : 1
# Others                           : 48
#      BUFPLL                      : 1
#      DNA_PORT                    : 1
#      IODELAY2                    : 11
#      ISERDES2                    : 16
#      OSERDES2                    : 18
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45tfgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:            3859  out of  54576     7%  
 Number of Slice LUTs:                 6144  out of  27288    22%  
    Number used as Logic:              5607  out of  27288    20%  
    Number used as Memory:              537  out of   6408     8%  
       Number used as RAM:              490
       Number used as SRL:               47

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   7579
   Number with an unused Flip Flop:    3720  out of   7579    49%  
   Number with an unused LUT:          1435  out of   7579    18%  
   Number of fully used LUT-FF pairs:  2424  out of   7579    31%  
   Number of unique control sets:       213

IO Utilization: 
 Number of IOs:                          80
 Number of bonded IOBs:                  79  out of    296    26%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               64  out of    116    55%  
    Number using Block RAM only:         64
 Number of BUFG/BUFGCTRLs:                7  out of     16    43%  
 Number of PLL_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk100                             | PLL_ADV:CLKOUT5        | 3651  |
clk100                             | PLL_ADV:CLKOUT2        | 126   |
clk100                             | PLL_ADV:CLKOUT4        | 186   |
eth_clocks_rx                      | IBUFG+BUFG             | 273   |
base50_clk                         | BUFG                   | 2     |
clk100                             | PLL_ADV:CLKOUT1        | 2     |
clk100                             | PLL_ADV:CLKOUT3        | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.337ns (Maximum Frequency: 119.952MHz)
   Minimum input arrival time before clock: 4.204ns
   Maximum output required time after clock: 5.775ns
   Maximum combinational path delay: 3.150ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 8.337ns (frequency: 119.952MHz)
  Total number of paths / destination ports: 1318681 / 12052
-------------------------------------------------------------------------
Delay:               2.663ns (Levels of Logic = 2)
  Source:            netsoc_sdram_dfi_p1_wrdata_en (FF)
  Destination:       half_rate_phy_r_drive_dq_0 (FF)
  Source Clock:      clk100 rising 0.5X
  Destination Clock: clk100 rising 2.0X +230

  Data Path: netsoc_sdram_dfi_p1_wrdata_en to half_rate_phy_r_drive_dq_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.879  netsoc_sdram_dfi_p1_wrdata_en (netsoc_sdram_dfi_p1_wrdata_en)
     LUT4:I1->O            1   0.205   0.827  netsoc_csrbankarray_csrbank6_dfii_pi0_address0_re11_SW3 (N5401)
     LUT6:I2->O            2   0.203   0.000  half_rate_phy_dfi_p1_wrdata_en1 (half_rate_phy_dfi_p1_wrdata_en)
     FD:D                      0.102          half_rate_phy_r_drive_dq_0
    ----------------------------------------
    Total                      2.663ns (0.957ns logic, 1.706ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'eth_clocks_rx'
  Clock period: 7.759ns (frequency: 128.887MHz)
  Total number of paths / destination ports: 9809 / 699
-------------------------------------------------------------------------
Delay:               7.759ns (Levels of Logic = 5)
  Source:            ethmac_rx_cdc_graycounter0_q_3 (FF)
  Destination:       ethmac_crc32_checker_crc_reg_0 (FF)
  Source Clock:      eth_clocks_rx rising
  Destination Clock: eth_clocks_rx rising

  Data Path: ethmac_rx_cdc_graycounter0_q_3 to ethmac_crc32_checker_crc_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.961  ethmac_rx_cdc_graycounter0_q_3 (ethmac_rx_cdc_graycounter0_q_3)
     LUT6:I1->O            1   0.203   0.580  ethmac_rx_cdc_asyncfifo_writable5_SW0 (N1031)
     LUT6:I5->O           12   0.205   0.909  ethmac_rx_cdc_asyncfifo_writable5 (ethmac_rx_cdc_asyncfifo_writable)
     LUT6:I5->O           54   0.205   1.574  ethmac_crc32_checker_fifo_out (ethmac_crc32_checker_fifo_out)
     LUT4:I3->O            3   0.205   0.651  liteethmaccrc32checker_state_FSM_FFd1-In11 (liteethmaccrc32checker_state_FSM_FFd1-In1)
     LUT5:I4->O           32   0.205   1.291  _n12282_inv1 (_n12282_inv)
     FDSE:CE                   0.322          ethmac_crc32_checker_crc_reg_0
    ----------------------------------------
    Total                      7.759ns (1.792ns logic, 5.967ns route)
                                       (23.1% logic, 76.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'base50_clk'
  Clock period: 1.128ns (frequency: 886.643MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.128ns (Levels of Logic = 0)
  Source:            FDPE_6 (FF)
  Destination:       FDPE_7 (FF)
  Source Clock:      base50_clk rising
  Destination Clock: base50_clk rising

  Data Path: FDPE_6 to FDPE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.579  FDPE_6 (xilinxasyncresetsynchronizerimpl3_rst_meta)
     FDPE:D                    0.102          FDPE_7
    ----------------------------------------
    Total                      1.128ns (0.549ns logic, 0.579ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 545 / 194
-------------------------------------------------------------------------
Offset:              4.204ns (Levels of Logic = 2)
  Source:            pwrsw (PAD)
  Destination:       front_panel_count_2 (FF)
  Destination Clock: clk100 rising 0.5X

  Data Path: pwrsw to front_panel_count_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   1.222   1.250  pwrsw_IBUF (front_panel_switches_inv)
     LUT2:I1->O           26   0.205   1.206  _n12445_inv1 (_n12445_inv)
     FDRE:CE                   0.322          front_panel_count_2
    ----------------------------------------
    Total                      4.204ns (1.749ns logic, 2.455ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'base50_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.933ns (Levels of Logic = 1)
  Source:            crg_periph_dcm_clkgen:LOCKED (PAD)
  Destination:       FDPE_7 (FF)
  Destination Clock: base50_clk rising

  Data Path: crg_periph_dcm_clkgen:LOCKED to FDPE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_CLKGEN:LOCKED      1   0.000   0.684  crg_periph_dcm_clkgen (crg_dcm_base50_locked)
     LUT2:I0->O            2   0.203   0.616  xilinxasyncresetsynchronizerimpl31 (xilinxasyncresetsynchronizerimpl3)
     FDPE:PRE                  0.430          FDPE_7
    ----------------------------------------
    Total                      1.933ns (0.633ns logic, 1.300ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'eth_clocks_rx'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              0.579ns (Levels of Logic = 0)
  Source:            rgmii_if/rxdata_in_bus[0].delay_rgmii_rxd:DATAOUT (PAD)
  Destination:       rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in (FF)
  Destination Clock: eth_clocks_rx rising

  Data Path: rgmii_if/rxdata_in_bus[0].delay_rgmii_rxd:DATAOUT to rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY2:DATAOUT       1   0.000   0.579  rgmii_if/rxdata_in_bus[0].delay_rgmii_rxd (rgmii_if/rgmii_rxd_delay<0>)
     IDDR2:D                   0.000          rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in
    ----------------------------------------
    Total                      0.579ns (0.000ns logic, 0.579ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 258 / 194
-------------------------------------------------------------------------
Offset:              5.775ns (Levels of Logic = 3)
  Source:            ddram_ras_n_BRB3 (FF)
  Destination:       ddram_cas_n (PAD)
  Source Clock:      clk100 rising 2.0X +230

  Data Path: ddram_ras_n_BRB3 to ddram_cas_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.447   1.089  ddram_ras_n_BRB3 (ddram_ras_n_BRB3)
     LUT5:I0->O            1   0.203   0.684  half_rate_phy_record0_cas_n_glue_set (N589)
     LUT3:I1->O            1   0.203   0.579  Mmux_array_muxed411 (ddram_cas_n_OBUF)
     OBUF:I->O                 2.571          ddram_cas_n_OBUF (ddram_cas_n)
    ----------------------------------------
    Total                      5.775ns (3.424ns logic, 2.351ns route)
                                       (59.3% logic, 40.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 135 / 119
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 1)
  Source:            OSERDES2_15:OQ (PAD)
  Destination:       ddram_dq<15> (PAD)

  Data Path: OSERDES2_15:OQ to ddram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.579  OSERDES2_15 (half_rate_phy_dq_o<15>)
     IOBUF:I->IO               2.571          IOBUF_15 (ddram_dq<15>)
    ----------------------------------------
    Total                      3.150ns (2.571ns logic, 0.579ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock base50_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
base50_clk     |    1.128|         |         |         |
clk100         |    4.185|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |   15.562|         |    1.919|         |
eth_clocks_rx  |    1.263|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock eth_clocks_rx
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    1.809|         |         |         |
eth_clocks_rx  |    7.759|         |    1.063|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 100.00 secs
Total CPU time to Xst completion: 99.25 secs
 
--> 


Total memory usage is 567452 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  808 (   0 filtered)
Number of infos    :  131 (   0 filtered)

