Simulator report for small_computer
Sun Dec 24 10:34:18 2023
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_5h91:auto_generated|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 896 nodes    ;
; Simulation Coverage         ;      75.11 % ;
; Total Number of Transitions ; 5979         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                              ;
+--------------------------------------------------------------------------------------------+--------------------+---------------+
; Option                                                                                     ; Setting            ; Default Value ;
+--------------------------------------------------------------------------------------------+--------------------+---------------+
; Simulation mode                                                                            ; Functional         ; Timing        ;
; Start time                                                                                 ; 0 ns               ; 0 ns          ;
; Simulation results format                                                                  ; CVWF               ;               ;
; Vector input source                                                                        ; small_computer.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                 ; On            ;
; Check outputs                                                                              ; Off                ; Off           ;
; Report simulation coverage                                                                 ; On                 ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                 ; On            ;
; Display missing 1-value coverage report                                                    ; On                 ; On            ;
; Display missing 0-value coverage report                                                    ; On                 ; On            ;
; Detect setup and hold time violations                                                      ; Off                ; Off           ;
; Detect glitches                                                                            ; Off                ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                ; Off           ;
; Generate Signal Activity File                                                              ; Off                ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                ; Off           ;
; Group bus channels in simulation results                                                   ; Off                ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                 ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE         ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto               ; Auto          ;
+--------------------------------------------------------------------------------------------+--------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+-------------------------------------------------------------------------------------------------------------+
; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_5h91:auto_generated|ALTSYNCRAM ;
+-------------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      75.11 % ;
; Total nodes checked                                 ; 896          ;
; Total output ports checked                          ; 896          ;
; Total output ports with complete 1/0-value coverage ; 673          ;
; Total output ports with no 1/0-value coverage       ; 121          ;
; Total output ports with no 1-value coverage         ; 134          ;
; Total output ports with no 0-value coverage         ; 210          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                     ; Output Port Name                                                                                        ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+
; |small_computer|output1[5]                                                                                    ; |small_computer|output1[5]                                                                              ; pin_out          ;
; |small_computer|output1[4]                                                                                    ; |small_computer|output1[4]                                                                              ; pin_out          ;
; |small_computer|output1[3]                                                                                    ; |small_computer|output1[3]                                                                              ; pin_out          ;
; |small_computer|output1[2]                                                                                    ; |small_computer|output1[2]                                                                              ; pin_out          ;
; |small_computer|output1[0]                                                                                    ; |small_computer|output1[0]                                                                              ; pin_out          ;
; |small_computer|inst14[5]                                                                                     ; |small_computer|inst14[5]                                                                               ; out              ;
; |small_computer|inst14[4]                                                                                     ; |small_computer|inst14[4]                                                                               ; out              ;
; |small_computer|inst14[3]                                                                                     ; |small_computer|inst14[3]                                                                               ; out              ;
; |small_computer|inst14[2]                                                                                     ; |small_computer|inst14[2]                                                                               ; out              ;
; |small_computer|inst14[0]                                                                                     ; |small_computer|inst14[0]                                                                               ; out              ;
; |small_computer|t[7]                                                                                          ; |small_computer|t[7]                                                                                    ; out0             ;
; |small_computer|t[6]                                                                                          ; |small_computer|t[6]                                                                                    ; out0             ;
; |small_computer|t[5]                                                                                          ; |small_computer|t[5]                                                                                    ; out0             ;
; |small_computer|t[4]                                                                                          ; |small_computer|t[4]                                                                                    ; out0             ;
; |small_computer|t[3]                                                                                          ; |small_computer|t[3]                                                                                    ; out0             ;
; |small_computer|t[2]                                                                                          ; |small_computer|t[2]                                                                                    ; out0             ;
; |small_computer|t[1]                                                                                          ; |small_computer|t[1]                                                                                    ; out0             ;
; |small_computer|t[0]                                                                                          ; |small_computer|t[0]                                                                                    ; out0             ;
; |small_computer|clk                                                                                           ; |small_computer|clk                                                                                     ; out              ;
; |small_computer|pc:inst7|t[0]                                                                                 ; |small_computer|pc:inst7|t[0]                                                                           ; regout           ;
; |small_computer|pc:inst7|always0~0                                                                            ; |small_computer|pc:inst7|always0~0                                                                      ; out0             ;
; |small_computer|pc:inst7|t~3                                                                                  ; |small_computer|pc:inst7|t~3                                                                            ; out              ;
; |small_computer|pc:inst7|t~4                                                                                  ; |small_computer|pc:inst7|t~4                                                                            ; out              ;
; |small_computer|pc:inst7|t~5                                                                                  ; |small_computer|pc:inst7|t~5                                                                            ; out              ;
; |small_computer|pc:inst7|t~6                                                                                  ; |small_computer|pc:inst7|t~6                                                                            ; out              ;
; |small_computer|pc:inst7|t~7                                                                                  ; |small_computer|pc:inst7|t~7                                                                            ; out              ;
; |small_computer|pc:inst7|always0~1                                                                            ; |small_computer|pc:inst7|always0~1                                                                      ; out0             ;
; |small_computer|pc:inst7|t~11                                                                                 ; |small_computer|pc:inst7|t~11                                                                           ; out              ;
; |small_computer|pc:inst7|t~12                                                                                 ; |small_computer|pc:inst7|t~12                                                                           ; out              ;
; |small_computer|pc:inst7|t~13                                                                                 ; |small_computer|pc:inst7|t~13                                                                           ; out              ;
; |small_computer|pc:inst7|t~14                                                                                 ; |small_computer|pc:inst7|t~14                                                                           ; out              ;
; |small_computer|pc:inst7|t~15                                                                                 ; |small_computer|pc:inst7|t~15                                                                           ; out              ;
; |small_computer|pc:inst7|t[1]                                                                                 ; |small_computer|pc:inst7|t[1]                                                                           ; regout           ;
; |small_computer|pc:inst7|t[2]                                                                                 ; |small_computer|pc:inst7|t[2]                                                                           ; regout           ;
; |small_computer|pc:inst7|t[3]                                                                                 ; |small_computer|pc:inst7|t[3]                                                                           ; regout           ;
; |small_computer|pc:inst7|t[4]                                                                                 ; |small_computer|pc:inst7|t[4]                                                                           ; regout           ;
; |small_computer|mux2_1:inst2|y[7]                                                                             ; |small_computer|mux2_1:inst2|y[7]                                                                       ; out              ;
; |small_computer|mux2_1:inst2|y[6]                                                                             ; |small_computer|mux2_1:inst2|y[6]                                                                       ; out              ;
; |small_computer|mux2_1:inst2|y[5]                                                                             ; |small_computer|mux2_1:inst2|y[5]                                                                       ; out              ;
; |small_computer|mux2_1:inst2|y[4]                                                                             ; |small_computer|mux2_1:inst2|y[4]                                                                       ; out              ;
; |small_computer|mux2_1:inst2|y[3]                                                                             ; |small_computer|mux2_1:inst2|y[3]                                                                       ; out              ;
; |small_computer|mux2_1:inst2|y[2]                                                                             ; |small_computer|mux2_1:inst2|y[2]                                                                       ; out              ;
; |small_computer|mux2_1:inst2|y[1]                                                                             ; |small_computer|mux2_1:inst2|y[1]                                                                       ; out              ;
; |small_computer|mux2_1:inst2|y[0]                                                                             ; |small_computer|mux2_1:inst2|y[0]                                                                       ; out              ;
; |small_computer|reg_group:inst10|r1[0]                                                                        ; |small_computer|reg_group:inst10|r1[0]                                                                  ; regout           ;
; |small_computer|au:inst11|t[0]                                                                                ; |small_computer|au:inst11|t[0]                                                                          ; out              ;
; |small_computer|au:inst11|t[0]~1                                                                              ; |small_computer|au:inst11|t[0]~1                                                                        ; out              ;
; |small_computer|au:inst11|always0~0                                                                           ; |small_computer|au:inst11|always0~0                                                                     ; out0             ;
; |small_computer|au:inst11|gf                                                                                  ; |small_computer|au:inst11|gf                                                                            ; out              ;
; |small_computer|au:inst11|t[0]~2                                                                              ; |small_computer|au:inst11|t[0]~2                                                                        ; out              ;
; |small_computer|au:inst11|always0~1                                                                           ; |small_computer|au:inst11|always0~1                                                                     ; out0             ;
; |small_computer|au:inst11|always0~2                                                                           ; |small_computer|au:inst11|always0~2                                                                     ; out0             ;
; |small_computer|au:inst11|t[7]~3                                                                              ; |small_computer|au:inst11|t[7]~3                                                                        ; out              ;
; |small_computer|au:inst11|t[6]~4                                                                              ; |small_computer|au:inst11|t[6]~4                                                                        ; out              ;
; |small_computer|au:inst11|t[5]~5                                                                              ; |small_computer|au:inst11|t[5]~5                                                                        ; out              ;
; |small_computer|au:inst11|t[4]~6                                                                              ; |small_computer|au:inst11|t[4]~6                                                                        ; out              ;
; |small_computer|au:inst11|t[3]~7                                                                              ; |small_computer|au:inst11|t[3]~7                                                                        ; out              ;
; |small_computer|au:inst11|t[2]~8                                                                              ; |small_computer|au:inst11|t[2]~8                                                                        ; out              ;
; |small_computer|au:inst11|t[1]~9                                                                              ; |small_computer|au:inst11|t[1]~9                                                                        ; out              ;
; |small_computer|au:inst11|t[7]~10                                                                             ; |small_computer|au:inst11|t[7]~10                                                                       ; out0             ;
; |small_computer|au:inst11|t[7]~11                                                                             ; |small_computer|au:inst11|t[7]~11                                                                       ; out              ;
; |small_computer|au:inst11|t[6]~12                                                                             ; |small_computer|au:inst11|t[6]~12                                                                       ; out              ;
; |small_computer|au:inst11|t[5]~13                                                                             ; |small_computer|au:inst11|t[5]~13                                                                       ; out              ;
; |small_computer|au:inst11|t[4]~14                                                                             ; |small_computer|au:inst11|t[4]~14                                                                       ; out              ;
; |small_computer|au:inst11|t[3]~15                                                                             ; |small_computer|au:inst11|t[3]~15                                                                       ; out              ;
; |small_computer|au:inst11|t[2]~16                                                                             ; |small_computer|au:inst11|t[2]~16                                                                       ; out              ;
; |small_computer|au:inst11|t[1]~17                                                                             ; |small_computer|au:inst11|t[1]~17                                                                       ; out              ;
; |small_computer|au:inst11|t[7]~18                                                                             ; |small_computer|au:inst11|t[7]~18                                                                       ; out0             ;
; |small_computer|au:inst11|t[2]                                                                                ; |small_computer|au:inst11|t[2]                                                                          ; out              ;
; |small_computer|au:inst11|t[3]                                                                                ; |small_computer|au:inst11|t[3]                                                                          ; out              ;
; |small_computer|au:inst11|t[4]                                                                                ; |small_computer|au:inst11|t[4]                                                                          ; out              ;
; |small_computer|au:inst11|t[5]                                                                                ; |small_computer|au:inst11|t[5]                                                                          ; out              ;
; |small_computer|au:inst11|t[6]                                                                                ; |small_computer|au:inst11|t[6]                                                                          ; out              ;
; |small_computer|au:inst11|t[7]~25                                                                             ; |small_computer|au:inst11|t[7]~25                                                                       ; out0             ;
; |small_computer|au:inst11|t[7]                                                                                ; |small_computer|au:inst11|t[7]                                                                          ; out              ;
; |small_computer|psw:inst9|t                                                                                   ; |small_computer|psw:inst9|t                                                                             ; regout           ;
; |small_computer|ir:inst|t[0]                                                                                  ; |small_computer|ir:inst|t[0]                                                                            ; regout           ;
; |small_computer|ir:inst|t[1]                                                                                  ; |small_computer|ir:inst|t[1]                                                                            ; regout           ;
; |small_computer|ir:inst|t[2]                                                                                  ; |small_computer|ir:inst|t[2]                                                                            ; regout           ;
; |small_computer|ir:inst|t[3]                                                                                  ; |small_computer|ir:inst|t[3]                                                                            ; regout           ;
; |small_computer|ir:inst|t[4]                                                                                  ; |small_computer|ir:inst|t[4]                                                                            ; regout           ;
; |small_computer|ir:inst|t[5]                                                                                  ; |small_computer|ir:inst|t[5]                                                                            ; regout           ;
; |small_computer|ir:inst|t[6]                                                                                  ; |small_computer|ir:inst|t[6]                                                                            ; regout           ;
; |small_computer|ir:inst|t[7]                                                                                  ; |small_computer|ir:inst|t[7]                                                                            ; regout           ;
; |small_computer|sm:inst5|t                                                                                    ; |small_computer|sm:inst5|t                                                                              ; regout           ;
; |small_computer|ins_decode:inst4|movi~0                                                                       ; |small_computer|ins_decode:inst4|movi~0                                                                 ; out              ;
; |small_computer|ins_decode:inst4|out1~0                                                                       ; |small_computer|ins_decode:inst4|out1~0                                                                 ; out              ;
; |small_computer|ins_decode:inst4|movi~1                                                                       ; |small_computer|ins_decode:inst4|movi~1                                                                 ; out              ;
; |small_computer|ins_decode:inst4|in1~0                                                                        ; |small_computer|ins_decode:inst4|in1~0                                                                  ; out              ;
; |small_computer|ins_decode:inst4|out1~1                                                                       ; |small_computer|ins_decode:inst4|out1~1                                                                 ; out              ;
; |small_computer|ins_decode:inst4|movi~2                                                                       ; |small_computer|ins_decode:inst4|movi~2                                                                 ; out              ;
; |small_computer|ins_decode:inst4|jg~0                                                                         ; |small_computer|ins_decode:inst4|jg~0                                                                   ; out              ;
; |small_computer|ins_decode:inst4|in1~1                                                                        ; |small_computer|ins_decode:inst4|in1~1                                                                  ; out              ;
; |small_computer|ins_decode:inst4|out1~2                                                                       ; |small_computer|ins_decode:inst4|out1~2                                                                 ; out              ;
; |small_computer|ins_decode:inst4|movi~3                                                                       ; |small_computer|ins_decode:inst4|movi~3                                                                 ; out              ;
; |small_computer|ins_decode:inst4|jmp~0                                                                        ; |small_computer|ins_decode:inst4|jmp~0                                                                  ; out              ;
; |small_computer|ins_decode:inst4|jg~1                                                                         ; |small_computer|ins_decode:inst4|jg~1                                                                   ; out              ;
; |small_computer|ins_decode:inst4|in1~2                                                                        ; |small_computer|ins_decode:inst4|in1~2                                                                  ; out              ;
; |small_computer|ins_decode:inst4|out1~3                                                                       ; |small_computer|ins_decode:inst4|out1~3                                                                 ; out              ;
; |small_computer|ins_decode:inst4|movi~4                                                                       ; |small_computer|ins_decode:inst4|movi~4                                                                 ; out              ;
; |small_computer|ins_decode:inst4|sub~0                                                                        ; |small_computer|ins_decode:inst4|sub~0                                                                  ; out              ;
; |small_computer|ins_decode:inst4|jmp~1                                                                        ; |small_computer|ins_decode:inst4|jmp~1                                                                  ; out              ;
; |small_computer|ins_decode:inst4|jg~2                                                                         ; |small_computer|ins_decode:inst4|jg~2                                                                   ; out              ;
; |small_computer|ins_decode:inst4|in1~3                                                                        ; |small_computer|ins_decode:inst4|in1~3                                                                  ; out              ;
; |small_computer|ins_decode:inst4|out1~4                                                                       ; |small_computer|ins_decode:inst4|out1~4                                                                 ; out              ;
; |small_computer|ins_decode:inst4|movi~5                                                                       ; |small_computer|ins_decode:inst4|movi~5                                                                 ; out              ;
; |small_computer|ins_decode:inst4|add~0                                                                        ; |small_computer|ins_decode:inst4|add~0                                                                  ; out              ;
; |small_computer|ins_decode:inst4|sub~1                                                                        ; |small_computer|ins_decode:inst4|sub~1                                                                  ; out              ;
; |small_computer|ins_decode:inst4|jmp~2                                                                        ; |small_computer|ins_decode:inst4|jmp~2                                                                  ; out              ;
; |small_computer|ins_decode:inst4|jg~3                                                                         ; |small_computer|ins_decode:inst4|jg~3                                                                   ; out              ;
; |small_computer|ins_decode:inst4|in1~4                                                                        ; |small_computer|ins_decode:inst4|in1~4                                                                  ; out              ;
; |small_computer|ins_decode:inst4|out1~5                                                                       ; |small_computer|ins_decode:inst4|out1~5                                                                 ; out              ;
; |small_computer|ins_decode:inst4|movi~6                                                                       ; |small_computer|ins_decode:inst4|movi~6                                                                 ; out              ;
; |small_computer|ins_decode:inst4|movd~0                                                                       ; |small_computer|ins_decode:inst4|movd~0                                                                 ; out              ;
; |small_computer|ins_decode:inst4|add~1                                                                        ; |small_computer|ins_decode:inst4|add~1                                                                  ; out              ;
; |small_computer|ins_decode:inst4|sub~2                                                                        ; |small_computer|ins_decode:inst4|sub~2                                                                  ; out              ;
; |small_computer|ins_decode:inst4|jmp~3                                                                        ; |small_computer|ins_decode:inst4|jmp~3                                                                  ; out              ;
; |small_computer|ins_decode:inst4|jg~4                                                                         ; |small_computer|ins_decode:inst4|jg~4                                                                   ; out              ;
; |small_computer|ins_decode:inst4|in1~5                                                                        ; |small_computer|ins_decode:inst4|in1~5                                                                  ; out              ;
; |small_computer|ins_decode:inst4|out1~6                                                                       ; |small_computer|ins_decode:inst4|out1~6                                                                 ; out              ;
; |small_computer|ins_decode:inst4|movi~7                                                                       ; |small_computer|ins_decode:inst4|movi~7                                                                 ; out              ;
; |small_computer|ins_decode:inst4|movc~0                                                                       ; |small_computer|ins_decode:inst4|movc~0                                                                 ; out              ;
; |small_computer|ins_decode:inst4|movd~1                                                                       ; |small_computer|ins_decode:inst4|movd~1                                                                 ; out              ;
; |small_computer|ins_decode:inst4|add~2                                                                        ; |small_computer|ins_decode:inst4|add~2                                                                  ; out              ;
; |small_computer|ins_decode:inst4|sub~3                                                                        ; |small_computer|ins_decode:inst4|sub~3                                                                  ; out              ;
; |small_computer|ins_decode:inst4|jmp~4                                                                        ; |small_computer|ins_decode:inst4|jmp~4                                                                  ; out              ;
; |small_computer|ins_decode:inst4|jg~5                                                                         ; |small_computer|ins_decode:inst4|jg~5                                                                   ; out              ;
; |small_computer|ins_decode:inst4|in1~6                                                                        ; |small_computer|ins_decode:inst4|in1~6                                                                  ; out              ;
; |small_computer|ins_decode:inst4|out1~7                                                                       ; |small_computer|ins_decode:inst4|out1~7                                                                 ; out              ;
; |small_computer|ins_decode:inst4|movi~8                                                                       ; |small_computer|ins_decode:inst4|movi~8                                                                 ; out              ;
; |small_computer|ins_decode:inst4|movb~0                                                                       ; |small_computer|ins_decode:inst4|movb~0                                                                 ; out              ;
; |small_computer|ins_decode:inst4|movc~1                                                                       ; |small_computer|ins_decode:inst4|movc~1                                                                 ; out              ;
; |small_computer|ins_decode:inst4|movd~2                                                                       ; |small_computer|ins_decode:inst4|movd~2                                                                 ; out              ;
; |small_computer|ins_decode:inst4|add~3                                                                        ; |small_computer|ins_decode:inst4|add~3                                                                  ; out              ;
; |small_computer|ins_decode:inst4|sub~4                                                                        ; |small_computer|ins_decode:inst4|sub~4                                                                  ; out              ;
; |small_computer|ins_decode:inst4|jmp~5                                                                        ; |small_computer|ins_decode:inst4|jmp~5                                                                  ; out              ;
; |small_computer|ins_decode:inst4|jg~6                                                                         ; |small_computer|ins_decode:inst4|jg~6                                                                   ; out              ;
; |small_computer|ins_decode:inst4|in1~7                                                                        ; |small_computer|ins_decode:inst4|in1~7                                                                  ; out              ;
; |small_computer|ins_decode:inst4|out1~8                                                                       ; |small_computer|ins_decode:inst4|out1~8                                                                 ; out              ;
; |small_computer|ins_decode:inst4|movi~9                                                                       ; |small_computer|ins_decode:inst4|movi~9                                                                 ; out              ;
; |small_computer|ins_decode:inst4|mova                                                                         ; |small_computer|ins_decode:inst4|mova                                                                   ; out              ;
; |small_computer|ins_decode:inst4|movb                                                                         ; |small_computer|ins_decode:inst4|movb                                                                   ; out              ;
; |small_computer|ins_decode:inst4|movc                                                                         ; |small_computer|ins_decode:inst4|movc                                                                   ; out              ;
; |small_computer|ins_decode:inst4|movd                                                                         ; |small_computer|ins_decode:inst4|movd                                                                   ; out              ;
; |small_computer|ins_decode:inst4|add                                                                          ; |small_computer|ins_decode:inst4|add                                                                    ; out              ;
; |small_computer|ins_decode:inst4|sub                                                                          ; |small_computer|ins_decode:inst4|sub                                                                    ; out              ;
; |small_computer|ins_decode:inst4|jmp                                                                          ; |small_computer|ins_decode:inst4|jmp                                                                    ; out              ;
; |small_computer|ins_decode:inst4|jg                                                                           ; |small_computer|ins_decode:inst4|jg                                                                     ; out              ;
; |small_computer|ins_decode:inst4|in1                                                                          ; |small_computer|ins_decode:inst4|in1                                                                    ; out              ;
; |small_computer|ins_decode:inst4|out1                                                                         ; |small_computer|ins_decode:inst4|out1                                                                   ; out              ;
; |small_computer|ins_decode:inst4|movi                                                                         ; |small_computer|ins_decode:inst4|movi                                                                   ; out              ;
; |small_computer|con_signal:inst8|ram_re~0                                                                     ; |small_computer|con_signal:inst8|ram_re~0                                                               ; out0             ;
; |small_computer|con_signal:inst8|ram_re                                                                       ; |small_computer|con_signal:inst8|ram_re                                                                 ; out0             ;
; |small_computer|con_signal:inst8|pc_ld~0                                                                      ; |small_computer|con_signal:inst8|pc_ld~0                                                                ; out0             ;
; |small_computer|con_signal:inst8|pc_ld                                                                        ; |small_computer|con_signal:inst8|pc_ld                                                                  ; out0             ;
; |small_computer|con_signal:inst8|pc_in                                                                        ; |small_computer|con_signal:inst8|pc_in                                                                  ; out0             ;
; |small_computer|con_signal:inst8|reg_we~0                                                                     ; |small_computer|con_signal:inst8|reg_we~0                                                               ; out0             ;
; |small_computer|con_signal:inst8|reg_we~1                                                                     ; |small_computer|con_signal:inst8|reg_we~1                                                               ; out0             ;
; |small_computer|con_signal:inst8|reg_we~2                                                                     ; |small_computer|con_signal:inst8|reg_we~2                                                               ; out0             ;
; |small_computer|con_signal:inst8|reg_we~3                                                                     ; |small_computer|con_signal:inst8|reg_we~3                                                               ; out0             ;
; |small_computer|con_signal:inst8|reg_we~4                                                                     ; |small_computer|con_signal:inst8|reg_we~4                                                               ; out0             ;
; |small_computer|con_signal:inst8|reg_we                                                                       ; |small_computer|con_signal:inst8|reg_we                                                                 ; out0             ;
; |small_computer|con_signal:inst8|mux_s~0                                                                      ; |small_computer|con_signal:inst8|mux_s~0                                                                ; out0             ;
; |small_computer|con_signal:inst8|mux_s~1                                                                      ; |small_computer|con_signal:inst8|mux_s~1                                                                ; out0             ;
; |small_computer|con_signal:inst8|mux_s~2                                                                      ; |small_computer|con_signal:inst8|mux_s~2                                                                ; out0             ;
; |small_computer|con_signal:inst8|mux_s                                                                        ; |small_computer|con_signal:inst8|mux_s                                                                  ; out0             ;
; |small_computer|con_signal:inst8|au_en~0                                                                      ; |small_computer|con_signal:inst8|au_en~0                                                                ; out0             ;
; |small_computer|con_signal:inst8|au_en~1                                                                      ; |small_computer|con_signal:inst8|au_en~1                                                                ; out0             ;
; |small_computer|con_signal:inst8|au_en~2                                                                      ; |small_computer|con_signal:inst8|au_en~2                                                                ; out0             ;
; |small_computer|con_signal:inst8|au_en                                                                        ; |small_computer|con_signal:inst8|au_en                                                                  ; out0             ;
; |small_computer|lpm_ram_io:inst1|_~1                                                                          ; |small_computer|lpm_ram_io:inst1|_~1                                                                    ; out0             ;
; |small_computer|lpm_ram_io:inst1|datatri[7]                                                                   ; |small_computer|lpm_ram_io:inst1|datatri[7]                                                             ; out              ;
; |small_computer|lpm_ram_io:inst1|datatri[6]                                                                   ; |small_computer|lpm_ram_io:inst1|datatri[6]                                                             ; out              ;
; |small_computer|lpm_ram_io:inst1|datatri[5]                                                                   ; |small_computer|lpm_ram_io:inst1|datatri[5]                                                             ; out              ;
; |small_computer|lpm_ram_io:inst1|datatri[4]                                                                   ; |small_computer|lpm_ram_io:inst1|datatri[4]                                                             ; out              ;
; |small_computer|lpm_ram_io:inst1|datatri[3]                                                                   ; |small_computer|lpm_ram_io:inst1|datatri[3]                                                             ; out              ;
; |small_computer|lpm_ram_io:inst1|datatri[2]                                                                   ; |small_computer|lpm_ram_io:inst1|datatri[2]                                                             ; out              ;
; |small_computer|lpm_ram_io:inst1|datatri[1]                                                                   ; |small_computer|lpm_ram_io:inst1|datatri[1]                                                             ; out              ;
; |small_computer|lpm_ram_io:inst1|datatri[0]                                                                   ; |small_computer|lpm_ram_io:inst1|datatri[0]                                                             ; out              ;
; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_5h91:auto_generated|ram_block1a0 ; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_5h91:auto_generated|q_a[0] ; portadataout0    ;
; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_5h91:auto_generated|ram_block1a1 ; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_5h91:auto_generated|q_a[1] ; portadataout0    ;
; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_5h91:auto_generated|ram_block1a2 ; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_5h91:auto_generated|q_a[2] ; portadataout0    ;
; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_5h91:auto_generated|ram_block1a3 ; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_5h91:auto_generated|q_a[3] ; portadataout0    ;
; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_5h91:auto_generated|ram_block1a4 ; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_5h91:auto_generated|q_a[4] ; portadataout0    ;
; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_5h91:auto_generated|ram_block1a5 ; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_5h91:auto_generated|q_a[5] ; portadataout0    ;
; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_5h91:auto_generated|ram_block1a6 ; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_5h91:auto_generated|q_a[6] ; portadataout0    ;
; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_5h91:auto_generated|ram_block1a7 ; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_5h91:auto_generated|q_a[7] ; portadataout0    ;
; |small_computer|reg_group:inst10|Decoder0~0                                                                   ; |small_computer|reg_group:inst10|Decoder0~0                                                             ; out0             ;
; |small_computer|reg_group:inst10|Decoder0~1                                                                   ; |small_computer|reg_group:inst10|Decoder0~1                                                             ; out0             ;
; |small_computer|reg_group:inst10|Decoder0~2                                                                   ; |small_computer|reg_group:inst10|Decoder0~2                                                             ; out0             ;
; |small_computer|reg_group:inst10|Decoder0~3                                                                   ; |small_computer|reg_group:inst10|Decoder0~3                                                             ; out0             ;
; |small_computer|au:inst11|LessThan0~0                                                                         ; |small_computer|au:inst11|LessThan0~0                                                                   ; out0             ;
; |small_computer|au:inst11|LessThan0~1                                                                         ; |small_computer|au:inst11|LessThan0~1                                                                   ; out0             ;
; |small_computer|au:inst11|LessThan0~2                                                                         ; |small_computer|au:inst11|LessThan0~2                                                                   ; out0             ;
; |small_computer|au:inst11|LessThan0~3                                                                         ; |small_computer|au:inst11|LessThan0~3                                                                   ; out0             ;
; |small_computer|au:inst11|LessThan0~4                                                                         ; |small_computer|au:inst11|LessThan0~4                                                                   ; out0             ;
; |small_computer|au:inst11|LessThan0~5                                                                         ; |small_computer|au:inst11|LessThan0~5                                                                   ; out0             ;
; |small_computer|au:inst11|LessThan0~6                                                                         ; |small_computer|au:inst11|LessThan0~6                                                                   ; out0             ;
; |small_computer|au:inst11|LessThan0~7                                                                         ; |small_computer|au:inst11|LessThan0~7                                                                   ; out0             ;
; |small_computer|au:inst11|LessThan0~8                                                                         ; |small_computer|au:inst11|LessThan0~8                                                                   ; out0             ;
; |small_computer|au:inst11|LessThan0~9                                                                         ; |small_computer|au:inst11|LessThan0~9                                                                   ; out0             ;
; |small_computer|au:inst11|LessThan0~10                                                                        ; |small_computer|au:inst11|LessThan0~10                                                                  ; out0             ;
; |small_computer|au:inst11|LessThan0~11                                                                        ; |small_computer|au:inst11|LessThan0~11                                                                  ; out0             ;
; |small_computer|au:inst11|LessThan0~12                                                                        ; |small_computer|au:inst11|LessThan0~12                                                                  ; out0             ;
; |small_computer|au:inst11|LessThan0~13                                                                        ; |small_computer|au:inst11|LessThan0~13                                                                  ; out0             ;
; |small_computer|au:inst11|LessThan0~14                                                                        ; |small_computer|au:inst11|LessThan0~14                                                                  ; out0             ;
; |small_computer|au:inst11|LessThan0~15                                                                        ; |small_computer|au:inst11|LessThan0~15                                                                  ; out0             ;
; |small_computer|au:inst11|LessThan0~16                                                                        ; |small_computer|au:inst11|LessThan0~16                                                                  ; out0             ;
; |small_computer|au:inst11|LessThan0~17                                                                        ; |small_computer|au:inst11|LessThan0~17                                                                  ; out0             ;
; |small_computer|au:inst11|LessThan0~18                                                                        ; |small_computer|au:inst11|LessThan0~18                                                                  ; out0             ;
; |small_computer|au:inst11|LessThan0~19                                                                        ; |small_computer|au:inst11|LessThan0~19                                                                  ; out0             ;
; |small_computer|au:inst11|LessThan0~20                                                                        ; |small_computer|au:inst11|LessThan0~20                                                                  ; out0             ;
; |small_computer|au:inst11|LessThan0~21                                                                        ; |small_computer|au:inst11|LessThan0~21                                                                  ; out0             ;
; |small_computer|au:inst11|LessThan0~22                                                                        ; |small_computer|au:inst11|LessThan0~22                                                                  ; out0             ;
; |small_computer|au:inst11|LessThan0~23                                                                        ; |small_computer|au:inst11|LessThan0~23                                                                  ; out0             ;
; |small_computer|au:inst11|LessThan0~24                                                                        ; |small_computer|au:inst11|LessThan0~24                                                                  ; out0             ;
; |small_computer|au:inst11|LessThan0~25                                                                        ; |small_computer|au:inst11|LessThan0~25                                                                  ; out0             ;
; |small_computer|au:inst11|LessThan0~26                                                                        ; |small_computer|au:inst11|LessThan0~26                                                                  ; out0             ;
; |small_computer|au:inst11|LessThan0~27                                                                        ; |small_computer|au:inst11|LessThan0~27                                                                  ; out0             ;
; |small_computer|au:inst11|LessThan0~28                                                                        ; |small_computer|au:inst11|LessThan0~28                                                                  ; out0             ;
; |small_computer|pc:inst7|Add0~0                                                                               ; |small_computer|pc:inst7|Add0~0                                                                         ; out0             ;
; |small_computer|pc:inst7|Add0~1                                                                               ; |small_computer|pc:inst7|Add0~1                                                                         ; out0             ;
; |small_computer|pc:inst7|Add0~2                                                                               ; |small_computer|pc:inst7|Add0~2                                                                         ; out0             ;
; |small_computer|pc:inst7|Add0~3                                                                               ; |small_computer|pc:inst7|Add0~3                                                                         ; out0             ;
; |small_computer|pc:inst7|Add0~4                                                                               ; |small_computer|pc:inst7|Add0~4                                                                         ; out0             ;
; |small_computer|pc:inst7|Add0~5                                                                               ; |small_computer|pc:inst7|Add0~5                                                                         ; out0             ;
; |small_computer|pc:inst7|Add0~6                                                                               ; |small_computer|pc:inst7|Add0~6                                                                         ; out0             ;
; |small_computer|pc:inst7|Add0~7                                                                               ; |small_computer|pc:inst7|Add0~7                                                                         ; out0             ;
; |small_computer|au:inst11|Add0~0                                                                              ; |small_computer|au:inst11|Add0~0                                                                        ; out0             ;
; |small_computer|au:inst11|Add0~1                                                                              ; |small_computer|au:inst11|Add0~1                                                                        ; out0             ;
; |small_computer|au:inst11|Add0~2                                                                              ; |small_computer|au:inst11|Add0~2                                                                        ; out0             ;
; |small_computer|au:inst11|Add0~3                                                                              ; |small_computer|au:inst11|Add0~3                                                                        ; out0             ;
; |small_computer|au:inst11|Add0~4                                                                              ; |small_computer|au:inst11|Add0~4                                                                        ; out0             ;
; |small_computer|au:inst11|Add0~6                                                                              ; |small_computer|au:inst11|Add0~6                                                                        ; out0             ;
; |small_computer|au:inst11|Add0~7                                                                              ; |small_computer|au:inst11|Add0~7                                                                        ; out0             ;
; |small_computer|au:inst11|Add0~8                                                                              ; |small_computer|au:inst11|Add0~8                                                                        ; out0             ;
; |small_computer|au:inst11|Add0~9                                                                              ; |small_computer|au:inst11|Add0~9                                                                        ; out0             ;
; |small_computer|au:inst11|Add0~10                                                                             ; |small_computer|au:inst11|Add0~10                                                                       ; out0             ;
; |small_computer|au:inst11|Add0~11                                                                             ; |small_computer|au:inst11|Add0~11                                                                       ; out0             ;
; |small_computer|au:inst11|Add0~12                                                                             ; |small_computer|au:inst11|Add0~12                                                                       ; out0             ;
; |small_computer|au:inst11|Add0~13                                                                             ; |small_computer|au:inst11|Add0~13                                                                       ; out0             ;
; |small_computer|au:inst11|Add0~14                                                                             ; |small_computer|au:inst11|Add0~14                                                                       ; out0             ;
; |small_computer|au:inst11|Add0~15                                                                             ; |small_computer|au:inst11|Add0~15                                                                       ; out0             ;
; |small_computer|au:inst11|Add0~16                                                                             ; |small_computer|au:inst11|Add0~16                                                                       ; out0             ;
; |small_computer|au:inst11|Add0~17                                                                             ; |small_computer|au:inst11|Add0~17                                                                       ; out0             ;
; |small_computer|au:inst11|Add0~18                                                                             ; |small_computer|au:inst11|Add0~18                                                                       ; out0             ;
; |small_computer|au:inst11|Add0~19                                                                             ; |small_computer|au:inst11|Add0~19                                                                       ; out0             ;
; |small_computer|au:inst11|Add0~20                                                                             ; |small_computer|au:inst11|Add0~20                                                                       ; out0             ;
; |small_computer|au:inst11|Add0~22                                                                             ; |small_computer|au:inst11|Add0~22                                                                       ; out0             ;
; |small_computer|au:inst11|Add0~26                                                                             ; |small_computer|au:inst11|Add0~26                                                                       ; out0             ;
; |small_computer|au:inst11|Add0~27                                                                             ; |small_computer|au:inst11|Add0~27                                                                       ; out0             ;
; |small_computer|au:inst11|Add0~32                                                                             ; |small_computer|au:inst11|Add0~32                                                                       ; out0             ;
; |small_computer|au:inst11|Add1~0                                                                              ; |small_computer|au:inst11|Add1~0                                                                        ; out0             ;
; |small_computer|au:inst11|Add1~1                                                                              ; |small_computer|au:inst11|Add1~1                                                                        ; out0             ;
; |small_computer|au:inst11|Add1~2                                                                              ; |small_computer|au:inst11|Add1~2                                                                        ; out0             ;
; |small_computer|au:inst11|Add1~3                                                                              ; |small_computer|au:inst11|Add1~3                                                                        ; out0             ;
; |small_computer|au:inst11|Add1~4                                                                              ; |small_computer|au:inst11|Add1~4                                                                        ; out0             ;
; |small_computer|au:inst11|Add1~5                                                                              ; |small_computer|au:inst11|Add1~5                                                                        ; out0             ;
; |small_computer|au:inst11|Add1~6                                                                              ; |small_computer|au:inst11|Add1~6                                                                        ; out0             ;
; |small_computer|au:inst11|Add1~7                                                                              ; |small_computer|au:inst11|Add1~7                                                                        ; out0             ;
; |small_computer|au:inst11|Add1~8                                                                              ; |small_computer|au:inst11|Add1~8                                                                        ; out0             ;
; |small_computer|au:inst11|Add1~9                                                                              ; |small_computer|au:inst11|Add1~9                                                                        ; out0             ;
; |small_computer|au:inst11|Add1~10                                                                             ; |small_computer|au:inst11|Add1~10                                                                       ; out0             ;
; |small_computer|au:inst11|Add1~11                                                                             ; |small_computer|au:inst11|Add1~11                                                                       ; out0             ;
; |small_computer|au:inst11|Add1~12                                                                             ; |small_computer|au:inst11|Add1~12                                                                       ; out0             ;
; |small_computer|au:inst11|Add1~13                                                                             ; |small_computer|au:inst11|Add1~13                                                                       ; out0             ;
; |small_computer|au:inst11|Add1~14                                                                             ; |small_computer|au:inst11|Add1~14                                                                       ; out0             ;
; |small_computer|au:inst11|Add1~15                                                                             ; |small_computer|au:inst11|Add1~15                                                                       ; out0             ;
; |small_computer|au:inst11|Add1~16                                                                             ; |small_computer|au:inst11|Add1~16                                                                       ; out0             ;
; |small_computer|au:inst11|Add1~17                                                                             ; |small_computer|au:inst11|Add1~17                                                                       ; out0             ;
; |small_computer|au:inst11|Add1~18                                                                             ; |small_computer|au:inst11|Add1~18                                                                       ; out0             ;
; |small_computer|au:inst11|Add1~19                                                                             ; |small_computer|au:inst11|Add1~19                                                                       ; out0             ;
; |small_computer|au:inst11|Add1~20                                                                             ; |small_computer|au:inst11|Add1~20                                                                       ; out0             ;
; |small_computer|au:inst11|Add1~21                                                                             ; |small_computer|au:inst11|Add1~21                                                                       ; out0             ;
; |small_computer|au:inst11|Add1~22                                                                             ; |small_computer|au:inst11|Add1~22                                                                       ; out0             ;
; |small_computer|au:inst11|Add1~23                                                                             ; |small_computer|au:inst11|Add1~23                                                                       ; out0             ;
; |small_computer|au:inst11|Add1~24                                                                             ; |small_computer|au:inst11|Add1~24                                                                       ; out0             ;
; |small_computer|au:inst11|Add1~26                                                                             ; |small_computer|au:inst11|Add1~26                                                                       ; out0             ;
; |small_computer|au:inst11|Add1~27                                                                             ; |small_computer|au:inst11|Add1~27                                                                       ; out0             ;
; |small_computer|au:inst11|Add1~28                                                                             ; |small_computer|au:inst11|Add1~28                                                                       ; out0             ;
; |small_computer|au:inst11|Add1~29                                                                             ; |small_computer|au:inst11|Add1~29                                                                       ; out0             ;
; |small_computer|au:inst11|Add1~31                                                                             ; |small_computer|au:inst11|Add1~31                                                                       ; out0             ;
; |small_computer|au:inst11|Add1~32                                                                             ; |small_computer|au:inst11|Add1~32                                                                       ; out0             ;
; |small_computer|au:inst11|Add1~33                                                                             ; |small_computer|au:inst11|Add1~33                                                                       ; out0             ;
; |small_computer|au:inst11|Equal0~0                                                                            ; |small_computer|au:inst11|Equal0~0                                                                      ; out0             ;
; |small_computer|au:inst11|Equal1~0                                                                            ; |small_computer|au:inst11|Equal1~0                                                                      ; out0             ;
; |small_computer|au:inst11|Equal2~0                                                                            ; |small_computer|au:inst11|Equal2~0                                                                      ; out0             ;
; |small_computer|au:inst11|Equal3~0                                                                            ; |small_computer|au:inst11|Equal3~0                                                                      ; out0             ;
; |small_computer|au:inst11|Equal4~0                                                                            ; |small_computer|au:inst11|Equal4~0                                                                      ; out0             ;
; |small_computer|ins_decode:inst4|Equal0~0                                                                     ; |small_computer|ins_decode:inst4|Equal0~0                                                               ; out0             ;
; |small_computer|ins_decode:inst4|Equal1~0                                                                     ; |small_computer|ins_decode:inst4|Equal1~0                                                               ; out0             ;
; |small_computer|ins_decode:inst4|Equal2~0                                                                     ; |small_computer|ins_decode:inst4|Equal2~0                                                               ; out0             ;
; |small_computer|ins_decode:inst4|Equal3~0                                                                     ; |small_computer|ins_decode:inst4|Equal3~0                                                               ; out0             ;
; |small_computer|ins_decode:inst4|Equal4~0                                                                     ; |small_computer|ins_decode:inst4|Equal4~0                                                               ; out0             ;
; |small_computer|ins_decode:inst4|Equal5~0                                                                     ; |small_computer|ins_decode:inst4|Equal5~0                                                               ; out0             ;
; |small_computer|ins_decode:inst4|Equal6~0                                                                     ; |small_computer|ins_decode:inst4|Equal6~0                                                               ; out0             ;
; |small_computer|ins_decode:inst4|Equal7~0                                                                     ; |small_computer|ins_decode:inst4|Equal7~0                                                               ; out0             ;
; |small_computer|ins_decode:inst4|Equal8~0                                                                     ; |small_computer|ins_decode:inst4|Equal8~0                                                               ; out0             ;
; |small_computer|ins_decode:inst4|Equal9~0                                                                     ; |small_computer|ins_decode:inst4|Equal9~0                                                               ; out0             ;
; |small_computer|ins_decode:inst4|Equal10~0                                                                    ; |small_computer|ins_decode:inst4|Equal10~0                                                              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux15|mux_umc:auto_generated|_~0                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux15|mux_umc:auto_generated|_~0                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux15|mux_umc:auto_generated|_~1                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux15|mux_umc:auto_generated|_~1                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux15|mux_umc:auto_generated|_~2                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux15|mux_umc:auto_generated|_~2                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux15|mux_umc:auto_generated|_~3                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux15|mux_umc:auto_generated|_~3                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux15|mux_umc:auto_generated|_~4                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux15|mux_umc:auto_generated|_~4                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux15|mux_umc:auto_generated|_~5                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux15|mux_umc:auto_generated|_~5                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux15|mux_umc:auto_generated|_~6                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux15|mux_umc:auto_generated|_~6                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux15|mux_umc:auto_generated|_~7                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux15|mux_umc:auto_generated|_~7                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux15|mux_umc:auto_generated|_~8                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux15|mux_umc:auto_generated|_~8                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux15|mux_umc:auto_generated|result_node[0]~0                        ; |small_computer|reg_group:inst10|lpm_mux:Mux15|mux_umc:auto_generated|result_node[0]~0                  ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux15|mux_umc:auto_generated|_~9                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux15|mux_umc:auto_generated|_~9                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux15|mux_umc:auto_generated|_~10                                    ; |small_computer|reg_group:inst10|lpm_mux:Mux15|mux_umc:auto_generated|_~10                              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux15|mux_umc:auto_generated|_~11                                    ; |small_computer|reg_group:inst10|lpm_mux:Mux15|mux_umc:auto_generated|_~11                              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux15|mux_umc:auto_generated|_~12                                    ; |small_computer|reg_group:inst10|lpm_mux:Mux15|mux_umc:auto_generated|_~12                              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux15|mux_umc:auto_generated|_~13                                    ; |small_computer|reg_group:inst10|lpm_mux:Mux15|mux_umc:auto_generated|_~13                              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux15|mux_umc:auto_generated|_~14                                    ; |small_computer|reg_group:inst10|lpm_mux:Mux15|mux_umc:auto_generated|_~14                              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux15|mux_umc:auto_generated|_~15                                    ; |small_computer|reg_group:inst10|lpm_mux:Mux15|mux_umc:auto_generated|_~15                              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux15|mux_umc:auto_generated|_~16                                    ; |small_computer|reg_group:inst10|lpm_mux:Mux15|mux_umc:auto_generated|_~16                              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux15|mux_umc:auto_generated|_~17                                    ; |small_computer|reg_group:inst10|lpm_mux:Mux15|mux_umc:auto_generated|_~17                              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux15|mux_umc:auto_generated|result_node[0]~1                        ; |small_computer|reg_group:inst10|lpm_mux:Mux15|mux_umc:auto_generated|result_node[0]~1                  ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux15|mux_umc:auto_generated|result_node[0]                          ; |small_computer|reg_group:inst10|lpm_mux:Mux15|mux_umc:auto_generated|result_node[0]                    ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|_~1                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|_~1                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|_~3                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|_~3                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|_~5                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|_~5                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|_~6                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|_~6                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|_~7                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|_~7                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|_~8                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|_~8                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|_~9                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|_~9                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|_~11                                    ; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|_~11                              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|_~13                                    ; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|_~13                              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|_~14                                    ; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|_~14                              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|_~15                                    ; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|_~15                              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|_~16                                    ; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|_~16                              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|_~17                                    ; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|_~17                              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|result_node[0]~1                        ; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|result_node[0]~1                  ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|result_node[0]                          ; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|result_node[0]                    ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux13|mux_umc:auto_generated|_~0                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux13|mux_umc:auto_generated|_~0                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux13|mux_umc:auto_generated|_~1                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux13|mux_umc:auto_generated|_~1                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux13|mux_umc:auto_generated|_~2                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux13|mux_umc:auto_generated|_~2                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux13|mux_umc:auto_generated|_~3                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux13|mux_umc:auto_generated|_~3                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux13|mux_umc:auto_generated|_~5                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux13|mux_umc:auto_generated|_~5                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux13|mux_umc:auto_generated|_~6                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux13|mux_umc:auto_generated|_~6                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux13|mux_umc:auto_generated|_~7                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux13|mux_umc:auto_generated|_~7                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux13|mux_umc:auto_generated|_~8                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux13|mux_umc:auto_generated|_~8                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux13|mux_umc:auto_generated|result_node[0]~0                        ; |small_computer|reg_group:inst10|lpm_mux:Mux13|mux_umc:auto_generated|result_node[0]~0                  ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux13|mux_umc:auto_generated|_~9                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux13|mux_umc:auto_generated|_~9                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux13|mux_umc:auto_generated|_~10                                    ; |small_computer|reg_group:inst10|lpm_mux:Mux13|mux_umc:auto_generated|_~10                              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux13|mux_umc:auto_generated|_~11                                    ; |small_computer|reg_group:inst10|lpm_mux:Mux13|mux_umc:auto_generated|_~11                              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux13|mux_umc:auto_generated|_~13                                    ; |small_computer|reg_group:inst10|lpm_mux:Mux13|mux_umc:auto_generated|_~13                              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux13|mux_umc:auto_generated|_~14                                    ; |small_computer|reg_group:inst10|lpm_mux:Mux13|mux_umc:auto_generated|_~14                              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux13|mux_umc:auto_generated|_~15                                    ; |small_computer|reg_group:inst10|lpm_mux:Mux13|mux_umc:auto_generated|_~15                              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux13|mux_umc:auto_generated|_~16                                    ; |small_computer|reg_group:inst10|lpm_mux:Mux13|mux_umc:auto_generated|_~16                              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux13|mux_umc:auto_generated|result_node[0]~1                        ; |small_computer|reg_group:inst10|lpm_mux:Mux13|mux_umc:auto_generated|result_node[0]~1                  ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux13|mux_umc:auto_generated|result_node[0]                          ; |small_computer|reg_group:inst10|lpm_mux:Mux13|mux_umc:auto_generated|result_node[0]                    ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux12|mux_umc:auto_generated|_~0                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux12|mux_umc:auto_generated|_~0                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux12|mux_umc:auto_generated|_~1                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux12|mux_umc:auto_generated|_~1                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux12|mux_umc:auto_generated|_~2                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux12|mux_umc:auto_generated|_~2                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux12|mux_umc:auto_generated|_~3                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux12|mux_umc:auto_generated|_~3                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux12|mux_umc:auto_generated|_~4                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux12|mux_umc:auto_generated|_~4                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux12|mux_umc:auto_generated|_~5                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux12|mux_umc:auto_generated|_~5                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux12|mux_umc:auto_generated|_~6                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux12|mux_umc:auto_generated|_~6                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux12|mux_umc:auto_generated|_~7                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux12|mux_umc:auto_generated|_~7                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux12|mux_umc:auto_generated|_~8                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux12|mux_umc:auto_generated|_~8                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux12|mux_umc:auto_generated|result_node[0]~0                        ; |small_computer|reg_group:inst10|lpm_mux:Mux12|mux_umc:auto_generated|result_node[0]~0                  ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux12|mux_umc:auto_generated|_~9                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux12|mux_umc:auto_generated|_~9                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux12|mux_umc:auto_generated|_~10                                    ; |small_computer|reg_group:inst10|lpm_mux:Mux12|mux_umc:auto_generated|_~10                              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux12|mux_umc:auto_generated|_~11                                    ; |small_computer|reg_group:inst10|lpm_mux:Mux12|mux_umc:auto_generated|_~11                              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux12|mux_umc:auto_generated|_~12                                    ; |small_computer|reg_group:inst10|lpm_mux:Mux12|mux_umc:auto_generated|_~12                              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux12|mux_umc:auto_generated|_~13                                    ; |small_computer|reg_group:inst10|lpm_mux:Mux12|mux_umc:auto_generated|_~13                              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux12|mux_umc:auto_generated|_~14                                    ; |small_computer|reg_group:inst10|lpm_mux:Mux12|mux_umc:auto_generated|_~14                              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux12|mux_umc:auto_generated|_~15                                    ; |small_computer|reg_group:inst10|lpm_mux:Mux12|mux_umc:auto_generated|_~15                              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux12|mux_umc:auto_generated|_~16                                    ; |small_computer|reg_group:inst10|lpm_mux:Mux12|mux_umc:auto_generated|_~16                              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux12|mux_umc:auto_generated|_~17                                    ; |small_computer|reg_group:inst10|lpm_mux:Mux12|mux_umc:auto_generated|_~17                              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux12|mux_umc:auto_generated|result_node[0]~1                        ; |small_computer|reg_group:inst10|lpm_mux:Mux12|mux_umc:auto_generated|result_node[0]~1                  ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux12|mux_umc:auto_generated|result_node[0]                          ; |small_computer|reg_group:inst10|lpm_mux:Mux12|mux_umc:auto_generated|result_node[0]                    ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|_~0                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|_~0                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|_~1                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|_~1                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|_~3                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|_~3                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|_~5                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|_~5                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|_~6                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|_~6                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|_~7                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|_~7                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|_~8                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|_~8                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|result_node[0]~0                        ; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|result_node[0]~0                  ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|_~9                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|_~9                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|_~11                                    ; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|_~11                              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|_~13                                    ; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|_~13                              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|_~14                                    ; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|_~14                              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|_~15                                    ; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|_~15                              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|_~16                                    ; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|_~16                              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|_~17                                    ; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|_~17                              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|result_node[0]~1                        ; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|result_node[0]~1                  ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|result_node[0]                          ; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|result_node[0]                    ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux10|mux_umc:auto_generated|_~1                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux10|mux_umc:auto_generated|_~1                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux10|mux_umc:auto_generated|_~2                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux10|mux_umc:auto_generated|_~2                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux10|mux_umc:auto_generated|_~3                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux10|mux_umc:auto_generated|_~3                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux10|mux_umc:auto_generated|_~5                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux10|mux_umc:auto_generated|_~5                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux10|mux_umc:auto_generated|_~6                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux10|mux_umc:auto_generated|_~6                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux10|mux_umc:auto_generated|_~7                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux10|mux_umc:auto_generated|_~7                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux10|mux_umc:auto_generated|_~8                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux10|mux_umc:auto_generated|_~8                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux10|mux_umc:auto_generated|_~9                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux10|mux_umc:auto_generated|_~9                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux10|mux_umc:auto_generated|_~10                                    ; |small_computer|reg_group:inst10|lpm_mux:Mux10|mux_umc:auto_generated|_~10                              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux10|mux_umc:auto_generated|_~11                                    ; |small_computer|reg_group:inst10|lpm_mux:Mux10|mux_umc:auto_generated|_~11                              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux10|mux_umc:auto_generated|_~13                                    ; |small_computer|reg_group:inst10|lpm_mux:Mux10|mux_umc:auto_generated|_~13                              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux10|mux_umc:auto_generated|_~14                                    ; |small_computer|reg_group:inst10|lpm_mux:Mux10|mux_umc:auto_generated|_~14                              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux10|mux_umc:auto_generated|_~15                                    ; |small_computer|reg_group:inst10|lpm_mux:Mux10|mux_umc:auto_generated|_~15                              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux10|mux_umc:auto_generated|_~16                                    ; |small_computer|reg_group:inst10|lpm_mux:Mux10|mux_umc:auto_generated|_~16                              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux10|mux_umc:auto_generated|_~17                                    ; |small_computer|reg_group:inst10|lpm_mux:Mux10|mux_umc:auto_generated|_~17                              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux9|mux_umc:auto_generated|_~1                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux9|mux_umc:auto_generated|_~1                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux9|mux_umc:auto_generated|_~2                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux9|mux_umc:auto_generated|_~2                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux9|mux_umc:auto_generated|_~3                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux9|mux_umc:auto_generated|_~3                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux9|mux_umc:auto_generated|_~5                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux9|mux_umc:auto_generated|_~5                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux9|mux_umc:auto_generated|_~6                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux9|mux_umc:auto_generated|_~6                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux9|mux_umc:auto_generated|_~7                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux9|mux_umc:auto_generated|_~7                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux9|mux_umc:auto_generated|_~8                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux9|mux_umc:auto_generated|_~8                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux9|mux_umc:auto_generated|_~9                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux9|mux_umc:auto_generated|_~9                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux9|mux_umc:auto_generated|_~10                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux9|mux_umc:auto_generated|_~10                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux9|mux_umc:auto_generated|_~11                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux9|mux_umc:auto_generated|_~11                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux9|mux_umc:auto_generated|_~13                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux9|mux_umc:auto_generated|_~13                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux9|mux_umc:auto_generated|_~14                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux9|mux_umc:auto_generated|_~14                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux9|mux_umc:auto_generated|_~15                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux9|mux_umc:auto_generated|_~15                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux9|mux_umc:auto_generated|_~16                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux9|mux_umc:auto_generated|_~16                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux9|mux_umc:auto_generated|_~17                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux9|mux_umc:auto_generated|_~17                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux8|mux_umc:auto_generated|_~1                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux8|mux_umc:auto_generated|_~1                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux8|mux_umc:auto_generated|_~2                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux8|mux_umc:auto_generated|_~2                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux8|mux_umc:auto_generated|_~3                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux8|mux_umc:auto_generated|_~3                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux8|mux_umc:auto_generated|_~5                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux8|mux_umc:auto_generated|_~5                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux8|mux_umc:auto_generated|_~6                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux8|mux_umc:auto_generated|_~6                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux8|mux_umc:auto_generated|_~7                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux8|mux_umc:auto_generated|_~7                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux8|mux_umc:auto_generated|_~8                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux8|mux_umc:auto_generated|_~8                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux8|mux_umc:auto_generated|_~9                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux8|mux_umc:auto_generated|_~9                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux8|mux_umc:auto_generated|_~10                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux8|mux_umc:auto_generated|_~10                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux8|mux_umc:auto_generated|_~11                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux8|mux_umc:auto_generated|_~11                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux8|mux_umc:auto_generated|_~13                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux8|mux_umc:auto_generated|_~13                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux8|mux_umc:auto_generated|_~14                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux8|mux_umc:auto_generated|_~14                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux8|mux_umc:auto_generated|_~15                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux8|mux_umc:auto_generated|_~15                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux8|mux_umc:auto_generated|_~16                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux8|mux_umc:auto_generated|_~16                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux8|mux_umc:auto_generated|_~17                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux8|mux_umc:auto_generated|_~17                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux7|mux_umc:auto_generated|_~0                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux7|mux_umc:auto_generated|_~0                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux7|mux_umc:auto_generated|_~1                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux7|mux_umc:auto_generated|_~1                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux7|mux_umc:auto_generated|_~2                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux7|mux_umc:auto_generated|_~2                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux7|mux_umc:auto_generated|_~3                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux7|mux_umc:auto_generated|_~3                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux7|mux_umc:auto_generated|_~4                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux7|mux_umc:auto_generated|_~4                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux7|mux_umc:auto_generated|_~5                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux7|mux_umc:auto_generated|_~5                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux7|mux_umc:auto_generated|_~6                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux7|mux_umc:auto_generated|_~6                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux7|mux_umc:auto_generated|_~7                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux7|mux_umc:auto_generated|_~7                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux7|mux_umc:auto_generated|_~8                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux7|mux_umc:auto_generated|_~8                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]~0                         ; |small_computer|reg_group:inst10|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]~0                   ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux7|mux_umc:auto_generated|_~9                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux7|mux_umc:auto_generated|_~9                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux7|mux_umc:auto_generated|_~10                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux7|mux_umc:auto_generated|_~10                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux7|mux_umc:auto_generated|_~11                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux7|mux_umc:auto_generated|_~11                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux7|mux_umc:auto_generated|_~12                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux7|mux_umc:auto_generated|_~12                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux7|mux_umc:auto_generated|_~13                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux7|mux_umc:auto_generated|_~13                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux7|mux_umc:auto_generated|_~14                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux7|mux_umc:auto_generated|_~14                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux7|mux_umc:auto_generated|_~15                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux7|mux_umc:auto_generated|_~15                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux7|mux_umc:auto_generated|_~16                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux7|mux_umc:auto_generated|_~16                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux7|mux_umc:auto_generated|_~17                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux7|mux_umc:auto_generated|_~17                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]~1                         ; |small_computer|reg_group:inst10|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]~1                   ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]                           ; |small_computer|reg_group:inst10|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]                     ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|_~1                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|_~1                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|_~3                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|_~3                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|_~5                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|_~5                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|_~6                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|_~6                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|_~7                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|_~7                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|_~8                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|_~8                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|_~9                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|_~9                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|_~11                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|_~11                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|_~13                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|_~13                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|_~14                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|_~14                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|_~15                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|_~15                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|_~16                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|_~16                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|_~17                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|_~17                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~1                         ; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~1                   ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]                           ; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]                     ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux5|mux_umc:auto_generated|_~0                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux5|mux_umc:auto_generated|_~0                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux5|mux_umc:auto_generated|_~1                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux5|mux_umc:auto_generated|_~1                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux5|mux_umc:auto_generated|_~3                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux5|mux_umc:auto_generated|_~3                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux5|mux_umc:auto_generated|_~5                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux5|mux_umc:auto_generated|_~5                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux5|mux_umc:auto_generated|_~6                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux5|mux_umc:auto_generated|_~6                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux5|mux_umc:auto_generated|_~7                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux5|mux_umc:auto_generated|_~7                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux5|mux_umc:auto_generated|_~8                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux5|mux_umc:auto_generated|_~8                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~0                         ; |small_computer|reg_group:inst10|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~0                   ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux5|mux_umc:auto_generated|_~9                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux5|mux_umc:auto_generated|_~9                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux5|mux_umc:auto_generated|_~11                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux5|mux_umc:auto_generated|_~11                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux5|mux_umc:auto_generated|_~13                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux5|mux_umc:auto_generated|_~13                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux5|mux_umc:auto_generated|_~14                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux5|mux_umc:auto_generated|_~14                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux5|mux_umc:auto_generated|_~15                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux5|mux_umc:auto_generated|_~15                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux5|mux_umc:auto_generated|_~16                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux5|mux_umc:auto_generated|_~16                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~1                         ; |small_computer|reg_group:inst10|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~1                   ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]                           ; |small_computer|reg_group:inst10|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]                     ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux4|mux_umc:auto_generated|_~0                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux4|mux_umc:auto_generated|_~0                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux4|mux_umc:auto_generated|_~1                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux4|mux_umc:auto_generated|_~1                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux4|mux_umc:auto_generated|_~3                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux4|mux_umc:auto_generated|_~3                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux4|mux_umc:auto_generated|_~5                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux4|mux_umc:auto_generated|_~5                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux4|mux_umc:auto_generated|_~6                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux4|mux_umc:auto_generated|_~6                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux4|mux_umc:auto_generated|_~7                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux4|mux_umc:auto_generated|_~7                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux4|mux_umc:auto_generated|_~8                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux4|mux_umc:auto_generated|_~8                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~0                         ; |small_computer|reg_group:inst10|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~0                   ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux4|mux_umc:auto_generated|_~9                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux4|mux_umc:auto_generated|_~9                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux4|mux_umc:auto_generated|_~11                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux4|mux_umc:auto_generated|_~11                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux4|mux_umc:auto_generated|_~13                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux4|mux_umc:auto_generated|_~13                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux4|mux_umc:auto_generated|_~14                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux4|mux_umc:auto_generated|_~14                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux4|mux_umc:auto_generated|_~15                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux4|mux_umc:auto_generated|_~15                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux4|mux_umc:auto_generated|_~16                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux4|mux_umc:auto_generated|_~16                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux4|mux_umc:auto_generated|_~17                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux4|mux_umc:auto_generated|_~17                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~1                         ; |small_computer|reg_group:inst10|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~1                   ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]                           ; |small_computer|reg_group:inst10|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]                     ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|_~0                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|_~0                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|_~1                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|_~1                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|_~3                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|_~3                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|_~5                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|_~5                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|_~6                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|_~6                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|_~7                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|_~7                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|_~8                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|_~8                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~0                         ; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~0                   ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|_~9                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|_~9                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|_~11                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|_~11                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|_~13                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|_~13                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|_~14                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|_~14                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|_~15                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|_~15                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|_~16                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|_~16                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|_~17                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|_~17                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~1                         ; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~1                   ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]                           ; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]                     ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux2|mux_umc:auto_generated|_~1                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux2|mux_umc:auto_generated|_~1                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux2|mux_umc:auto_generated|_~3                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux2|mux_umc:auto_generated|_~3                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux2|mux_umc:auto_generated|_~5                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux2|mux_umc:auto_generated|_~5                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux2|mux_umc:auto_generated|_~6                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux2|mux_umc:auto_generated|_~6                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux2|mux_umc:auto_generated|_~7                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux2|mux_umc:auto_generated|_~7                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux2|mux_umc:auto_generated|_~8                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux2|mux_umc:auto_generated|_~8                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux2|mux_umc:auto_generated|_~9                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux2|mux_umc:auto_generated|_~9                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux2|mux_umc:auto_generated|_~11                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux2|mux_umc:auto_generated|_~11                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux2|mux_umc:auto_generated|_~13                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux2|mux_umc:auto_generated|_~13                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux2|mux_umc:auto_generated|_~14                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux2|mux_umc:auto_generated|_~14                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux2|mux_umc:auto_generated|_~15                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux2|mux_umc:auto_generated|_~15                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux2|mux_umc:auto_generated|_~16                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux2|mux_umc:auto_generated|_~16                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux2|mux_umc:auto_generated|_~17                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux2|mux_umc:auto_generated|_~17                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux1|mux_umc:auto_generated|_~1                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux1|mux_umc:auto_generated|_~1                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux1|mux_umc:auto_generated|_~3                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux1|mux_umc:auto_generated|_~3                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux1|mux_umc:auto_generated|_~5                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux1|mux_umc:auto_generated|_~5                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux1|mux_umc:auto_generated|_~6                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux1|mux_umc:auto_generated|_~6                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux1|mux_umc:auto_generated|_~7                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux1|mux_umc:auto_generated|_~7                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux1|mux_umc:auto_generated|_~8                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux1|mux_umc:auto_generated|_~8                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux1|mux_umc:auto_generated|_~9                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux1|mux_umc:auto_generated|_~9                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux1|mux_umc:auto_generated|_~11                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux1|mux_umc:auto_generated|_~11                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux1|mux_umc:auto_generated|_~13                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux1|mux_umc:auto_generated|_~13                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux1|mux_umc:auto_generated|_~14                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux1|mux_umc:auto_generated|_~14                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux1|mux_umc:auto_generated|_~15                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux1|mux_umc:auto_generated|_~15                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux1|mux_umc:auto_generated|_~16                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux1|mux_umc:auto_generated|_~16                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux1|mux_umc:auto_generated|_~17                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux1|mux_umc:auto_generated|_~17                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux0|mux_umc:auto_generated|_~1                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux0|mux_umc:auto_generated|_~1                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux0|mux_umc:auto_generated|_~3                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux0|mux_umc:auto_generated|_~3                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux0|mux_umc:auto_generated|_~5                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux0|mux_umc:auto_generated|_~5                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux0|mux_umc:auto_generated|_~6                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux0|mux_umc:auto_generated|_~6                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux0|mux_umc:auto_generated|_~7                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux0|mux_umc:auto_generated|_~7                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux0|mux_umc:auto_generated|_~8                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux0|mux_umc:auto_generated|_~8                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux0|mux_umc:auto_generated|_~9                                      ; |small_computer|reg_group:inst10|lpm_mux:Mux0|mux_umc:auto_generated|_~9                                ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux0|mux_umc:auto_generated|_~11                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux0|mux_umc:auto_generated|_~11                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux0|mux_umc:auto_generated|_~13                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux0|mux_umc:auto_generated|_~13                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux0|mux_umc:auto_generated|_~14                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux0|mux_umc:auto_generated|_~14                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux0|mux_umc:auto_generated|_~15                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux0|mux_umc:auto_generated|_~15                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux0|mux_umc:auto_generated|_~16                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux0|mux_umc:auto_generated|_~16                               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux0|mux_umc:auto_generated|_~17                                     ; |small_computer|reg_group:inst10|lpm_mux:Mux0|mux_umc:auto_generated|_~17                               ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux7|mux_umc:auto_generated|_~0                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux7|mux_umc:auto_generated|_~0                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux7|mux_umc:auto_generated|_~1                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux7|mux_umc:auto_generated|_~1                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux7|mux_umc:auto_generated|_~2                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux7|mux_umc:auto_generated|_~2                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux7|mux_umc:auto_generated|_~3                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux7|mux_umc:auto_generated|_~3                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux7|mux_umc:auto_generated|_~4                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux7|mux_umc:auto_generated|_~4                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux7|mux_umc:auto_generated|_~5                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux7|mux_umc:auto_generated|_~5                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux7|mux_umc:auto_generated|_~6                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux7|mux_umc:auto_generated|_~6                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux7|mux_umc:auto_generated|_~7                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux7|mux_umc:auto_generated|_~7                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux7|mux_umc:auto_generated|_~8                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux7|mux_umc:auto_generated|_~8                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]~0                             ; |small_computer|mux3_1:inst6|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]~0                       ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux7|mux_umc:auto_generated|_~9                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux7|mux_umc:auto_generated|_~9                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux7|mux_umc:auto_generated|_~10                                         ; |small_computer|mux3_1:inst6|lpm_mux:Mux7|mux_umc:auto_generated|_~10                                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux7|mux_umc:auto_generated|_~11                                         ; |small_computer|mux3_1:inst6|lpm_mux:Mux7|mux_umc:auto_generated|_~11                                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux7|mux_umc:auto_generated|_~12                                         ; |small_computer|mux3_1:inst6|lpm_mux:Mux7|mux_umc:auto_generated|_~12                                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux7|mux_umc:auto_generated|_~13                                         ; |small_computer|mux3_1:inst6|lpm_mux:Mux7|mux_umc:auto_generated|_~13                                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux7|mux_umc:auto_generated|_~14                                         ; |small_computer|mux3_1:inst6|lpm_mux:Mux7|mux_umc:auto_generated|_~14                                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux7|mux_umc:auto_generated|_~15                                         ; |small_computer|mux3_1:inst6|lpm_mux:Mux7|mux_umc:auto_generated|_~15                                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux7|mux_umc:auto_generated|_~16                                         ; |small_computer|mux3_1:inst6|lpm_mux:Mux7|mux_umc:auto_generated|_~16                                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux7|mux_umc:auto_generated|_~17                                         ; |small_computer|mux3_1:inst6|lpm_mux:Mux7|mux_umc:auto_generated|_~17                                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]~1                             ; |small_computer|mux3_1:inst6|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]~1                       ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]                               ; |small_computer|mux3_1:inst6|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]                         ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|_~1                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|_~1                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|_~2                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|_~2                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|_~3                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|_~3                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|_~4                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|_~4                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|_~5                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|_~5                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|_~7                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|_~7                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|_~8                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|_~8                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|_~9                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|_~9                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|_~10                                         ; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|_~10                                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|_~11                                         ; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|_~11                                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|_~12                                         ; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|_~12                                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|_~13                                         ; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|_~13                                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|_~15                                         ; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|_~15                                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|_~16                                         ; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|_~16                                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~1                             ; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~1                       ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]                               ; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]                         ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|_~1                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|_~1                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|_~2                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|_~2                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|_~3                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|_~3                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|_~4                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|_~4                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|_~5                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|_~5                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|_~7                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|_~7                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|_~8                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|_~8                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|_~9                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|_~9                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|_~10                                         ; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|_~10                                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|_~11                                         ; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|_~11                                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|_~12                                         ; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|_~12                                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|_~13                                         ; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|_~13                                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|_~15                                         ; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|_~15                                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|_~16                                         ; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|_~16                                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|_~17                                         ; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|_~17                                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~1                             ; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~1                       ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]                               ; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]                         ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|_~1                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|_~1                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|_~2                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|_~2                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|_~3                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|_~3                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|_~4                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|_~4                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|_~5                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|_~5                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|_~7                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|_~7                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|_~8                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|_~8                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|_~9                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|_~9                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|_~10                                         ; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|_~10                                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|_~11                                         ; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|_~11                                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|_~12                                         ; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|_~12                                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|_~13                                         ; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|_~13                                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|_~15                                         ; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|_~15                                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|_~16                                         ; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|_~16                                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~1                             ; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~1                       ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]                               ; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]                         ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|_~1                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|_~1                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|_~2                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|_~2                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|_~3                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|_~3                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|_~4                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|_~4                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|_~5                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|_~5                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|_~7                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|_~7                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|_~8                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|_~8                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|_~9                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|_~9                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|_~10                                         ; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|_~10                                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|_~11                                         ; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|_~11                                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|_~12                                         ; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|_~12                                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|_~13                                         ; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|_~13                                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|_~15                                         ; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|_~15                                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|_~16                                         ; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|_~16                                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|_~17                                         ; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|_~17                                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~1                             ; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~1                       ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]                               ; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]                         ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|_~1                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|_~1                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|_~3                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|_~3                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|_~5                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|_~5                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|_~9                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|_~9                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|_~11                                         ; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|_~11                                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|_~13                                         ; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|_~13                                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|_~16                                         ; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|_~16                                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|_~17                                         ; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|_~17                                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~1                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~1                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~3                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~3                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~5                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~5                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~9                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~9                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~11                                         ; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~11                                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~13                                         ; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~13                                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~16                                         ; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~16                                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~17                                         ; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~17                                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~1                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~1                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~3                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~3                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~5                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~5                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~9                                          ; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~9                                    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~11                                         ; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~11                                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~13                                         ; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~13                                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~16                                         ; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~16                                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~17                                         ; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~17                                   ; out0             ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+
; Node Name                                                                              ; Output Port Name                                                                       ; Output Port Type ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+
; |small_computer|output1[1]                                                             ; |small_computer|output1[1]                                                             ; pin_out          ;
; |small_computer|inst14[1]                                                              ; |small_computer|inst14[1]                                                              ; out              ;
; |small_computer|inst3[7]                                                               ; |small_computer|inst3[7]                                                               ; out              ;
; |small_computer|inst3[6]                                                               ; |small_computer|inst3[6]                                                               ; out              ;
; |small_computer|inst3[5]                                                               ; |small_computer|inst3[5]                                                               ; out              ;
; |small_computer|inst3[4]                                                               ; |small_computer|inst3[4]                                                               ; out              ;
; |small_computer|inst3[3]                                                               ; |small_computer|inst3[3]                                                               ; out              ;
; |small_computer|inst3[2]                                                               ; |small_computer|inst3[2]                                                               ; out              ;
; |small_computer|inst3[1]                                                               ; |small_computer|inst3[1]                                                               ; out              ;
; |small_computer|input1[7]                                                              ; |small_computer|input1[7]                                                              ; out              ;
; |small_computer|input1[6]                                                              ; |small_computer|input1[6]                                                              ; out              ;
; |small_computer|input1[5]                                                              ; |small_computer|input1[5]                                                              ; out              ;
; |small_computer|input1[4]                                                              ; |small_computer|input1[4]                                                              ; out              ;
; |small_computer|input1[3]                                                              ; |small_computer|input1[3]                                                              ; out              ;
; |small_computer|input1[2]                                                              ; |small_computer|input1[2]                                                              ; out              ;
; |small_computer|input1[1]                                                              ; |small_computer|input1[1]                                                              ; out              ;
; |small_computer|input1[0]                                                              ; |small_computer|input1[0]                                                              ; out              ;
; |small_computer|pc:inst7|t~0                                                           ; |small_computer|pc:inst7|t~0                                                           ; out              ;
; |small_computer|pc:inst7|t~1                                                           ; |small_computer|pc:inst7|t~1                                                           ; out              ;
; |small_computer|pc:inst7|t~8                                                           ; |small_computer|pc:inst7|t~8                                                           ; out              ;
; |small_computer|pc:inst7|t~9                                                           ; |small_computer|pc:inst7|t~9                                                           ; out              ;
; |small_computer|pc:inst7|t[6]                                                          ; |small_computer|pc:inst7|t[6]                                                          ; regout           ;
; |small_computer|pc:inst7|t[7]                                                          ; |small_computer|pc:inst7|t[7]                                                          ; regout           ;
; |small_computer|reg_group:inst10|r0[4]                                                 ; |small_computer|reg_group:inst10|r0[4]                                                 ; regout           ;
; |small_computer|reg_group:inst10|r0[1]                                                 ; |small_computer|reg_group:inst10|r0[1]                                                 ; regout           ;
; |small_computer|reg_group:inst10|r0[0]                                                 ; |small_computer|reg_group:inst10|r0[0]                                                 ; regout           ;
; |small_computer|reg_group:inst10|r1[1]                                                 ; |small_computer|reg_group:inst10|r1[1]                                                 ; regout           ;
; |small_computer|reg_group:inst10|r1[5]                                                 ; |small_computer|reg_group:inst10|r1[5]                                                 ; regout           ;
; |small_computer|reg_group:inst10|r1[6]                                                 ; |small_computer|reg_group:inst10|r1[6]                                                 ; regout           ;
; |small_computer|reg_group:inst10|r1[7]                                                 ; |small_computer|reg_group:inst10|r1[7]                                                 ; regout           ;
; |small_computer|reg_group:inst10|r2[1]                                                 ; |small_computer|reg_group:inst10|r2[1]                                                 ; regout           ;
; |small_computer|reg_group:inst10|r2[2]                                                 ; |small_computer|reg_group:inst10|r2[2]                                                 ; regout           ;
; |small_computer|reg_group:inst10|r2[3]                                                 ; |small_computer|reg_group:inst10|r2[3]                                                 ; regout           ;
; |small_computer|reg_group:inst10|r2[4]                                                 ; |small_computer|reg_group:inst10|r2[4]                                                 ; regout           ;
; |small_computer|reg_group:inst10|r2[5]                                                 ; |small_computer|reg_group:inst10|r2[5]                                                 ; regout           ;
; |small_computer|reg_group:inst10|r2[6]                                                 ; |small_computer|reg_group:inst10|r2[6]                                                 ; regout           ;
; |small_computer|reg_group:inst10|r2[7]                                                 ; |small_computer|reg_group:inst10|r2[7]                                                 ; regout           ;
; |small_computer|reg_group:inst10|r3[0]                                                 ; |small_computer|reg_group:inst10|r3[0]                                                 ; regout           ;
; |small_computer|reg_group:inst10|r3[1]                                                 ; |small_computer|reg_group:inst10|r3[1]                                                 ; regout           ;
; |small_computer|reg_group:inst10|r3[2]                                                 ; |small_computer|reg_group:inst10|r3[2]                                                 ; regout           ;
; |small_computer|reg_group:inst10|r3[5]                                                 ; |small_computer|reg_group:inst10|r3[5]                                                 ; regout           ;
; |small_computer|reg_group:inst10|r3[6]                                                 ; |small_computer|reg_group:inst10|r3[6]                                                 ; regout           ;
; |small_computer|reg_group:inst10|r3[7]                                                 ; |small_computer|reg_group:inst10|r3[7]                                                 ; regout           ;
; |small_computer|au:inst11|t[1]                                                         ; |small_computer|au:inst11|t[1]                                                         ; out              ;
; |small_computer|pc:inst7|Add0~9                                                        ; |small_computer|pc:inst7|Add0~9                                                        ; out0             ;
; |small_computer|pc:inst7|Add0~10                                                       ; |small_computer|pc:inst7|Add0~10                                                       ; out0             ;
; |small_computer|pc:inst7|Add0~11                                                       ; |small_computer|pc:inst7|Add0~11                                                       ; out0             ;
; |small_computer|pc:inst7|Add0~12                                                       ; |small_computer|pc:inst7|Add0~12                                                       ; out0             ;
; |small_computer|au:inst11|Add0~5                                                       ; |small_computer|au:inst11|Add0~5                                                       ; out0             ;
; |small_computer|au:inst11|Add0~21                                                      ; |small_computer|au:inst11|Add0~21                                                      ; out0             ;
; |small_computer|au:inst11|Add0~24                                                      ; |small_computer|au:inst11|Add0~24                                                      ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|_~0              ; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|_~0              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|_~2              ; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|_~2              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|_~4              ; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|_~4              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|result_node[0]~0 ; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|_~10             ; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|_~10             ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|_~12             ; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|_~12             ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux13|mux_umc:auto_generated|_~17             ; |small_computer|reg_group:inst10|lpm_mux:Mux13|mux_umc:auto_generated|_~17             ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|_~2              ; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|_~2              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|_~4              ; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|_~4              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|_~10             ; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|_~10             ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|_~12             ; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|_~12             ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux10|mux_umc:auto_generated|_~0              ; |small_computer|reg_group:inst10|lpm_mux:Mux10|mux_umc:auto_generated|_~0              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux10|mux_umc:auto_generated|result_node[0]~0 ; |small_computer|reg_group:inst10|lpm_mux:Mux10|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux9|mux_umc:auto_generated|_~0               ; |small_computer|reg_group:inst10|lpm_mux:Mux9|mux_umc:auto_generated|_~0               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux9|mux_umc:auto_generated|result_node[0]~0  ; |small_computer|reg_group:inst10|lpm_mux:Mux9|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux8|mux_umc:auto_generated|_~0               ; |small_computer|reg_group:inst10|lpm_mux:Mux8|mux_umc:auto_generated|_~0               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux8|mux_umc:auto_generated|result_node[0]~0  ; |small_computer|reg_group:inst10|lpm_mux:Mux8|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|_~0               ; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|_~0               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|_~2               ; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|_~2               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|_~4               ; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|_~4               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~0  ; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|_~10              ; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|_~10              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|_~12              ; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|_~12              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux5|mux_umc:auto_generated|_~17              ; |small_computer|reg_group:inst10|lpm_mux:Mux5|mux_umc:auto_generated|_~17              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|_~2               ; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|_~2               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|_~4               ; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|_~4               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|_~10              ; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|_~10              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|_~12              ; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|_~12              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux2|mux_umc:auto_generated|_~0               ; |small_computer|reg_group:inst10|lpm_mux:Mux2|mux_umc:auto_generated|_~0               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~0  ; |small_computer|reg_group:inst10|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux1|mux_umc:auto_generated|_~0               ; |small_computer|reg_group:inst10|lpm_mux:Mux1|mux_umc:auto_generated|_~0               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~0  ; |small_computer|reg_group:inst10|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux0|mux_umc:auto_generated|_~0               ; |small_computer|reg_group:inst10|lpm_mux:Mux0|mux_umc:auto_generated|_~0               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~0  ; |small_computer|reg_group:inst10|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|_~0                   ; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|_~0                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|_~6                   ; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|_~6                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~0      ; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~0      ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|_~14                  ; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|_~14                  ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|_~17                  ; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|_~17                  ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|_~0                   ; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|_~0                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|_~6                   ; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|_~6                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~0      ; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~0      ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|_~14                  ; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|_~14                  ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|_~0                   ; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|_~0                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|_~6                   ; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|_~6                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~0      ; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~0      ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|_~14                  ; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|_~14                  ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|_~17                  ; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|_~17                  ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|_~0                   ; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|_~0                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|_~6                   ; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|_~6                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~0      ; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~0      ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|_~14                  ; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|_~14                  ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|_~0                   ; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|_~0                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|_~6                   ; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|_~6                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|_~8                   ; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|_~8                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~0      ; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~0      ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|_~14                  ; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|_~14                  ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~0                   ; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~0                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~2                   ; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~2                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~4                   ; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~4                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~6                   ; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~6                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~7                   ; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~7                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~8                   ; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~8                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~0      ; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~0      ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~10                  ; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~10                  ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~12                  ; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~12                  ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~14                  ; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~14                  ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~15                  ; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~15                  ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~1      ; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~1      ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]        ; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]        ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~0                   ; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~0                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~2                   ; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~2                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~4                   ; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~4                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~6                   ; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~6                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~7                   ; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~7                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~8                   ; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~8                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~0      ; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~0      ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~10                  ; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~10                  ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~12                  ; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~12                  ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~14                  ; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~14                  ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~15                  ; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~15                  ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~1      ; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~1      ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]        ; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]        ; out0             ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+
; Node Name                                                                              ; Output Port Name                                                                       ; Output Port Type ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+
; |small_computer|output1[7]                                                             ; |small_computer|output1[7]                                                             ; pin_out          ;
; |small_computer|output1[6]                                                             ; |small_computer|output1[6]                                                             ; pin_out          ;
; |small_computer|inst14[7]                                                              ; |small_computer|inst14[7]                                                              ; out              ;
; |small_computer|inst14[6]                                                              ; |small_computer|inst14[6]                                                              ; out              ;
; |small_computer|inst3[0]                                                               ; |small_computer|inst3[0]                                                               ; out              ;
; |small_computer|input1[7]                                                              ; |small_computer|input1[7]                                                              ; out              ;
; |small_computer|input1[6]                                                              ; |small_computer|input1[6]                                                              ; out              ;
; |small_computer|input1[5]                                                              ; |small_computer|input1[5]                                                              ; out              ;
; |small_computer|input1[4]                                                              ; |small_computer|input1[4]                                                              ; out              ;
; |small_computer|input1[3]                                                              ; |small_computer|input1[3]                                                              ; out              ;
; |small_computer|input1[2]                                                              ; |small_computer|input1[2]                                                              ; out              ;
; |small_computer|input1[1]                                                              ; |small_computer|input1[1]                                                              ; out              ;
; |small_computer|input1[0]                                                              ; |small_computer|input1[0]                                                              ; out              ;
; |small_computer|pc:inst7|t~0                                                           ; |small_computer|pc:inst7|t~0                                                           ; out              ;
; |small_computer|pc:inst7|t~1                                                           ; |small_computer|pc:inst7|t~1                                                           ; out              ;
; |small_computer|pc:inst7|t~2                                                           ; |small_computer|pc:inst7|t~2                                                           ; out              ;
; |small_computer|pc:inst7|t~8                                                           ; |small_computer|pc:inst7|t~8                                                           ; out              ;
; |small_computer|pc:inst7|t~9                                                           ; |small_computer|pc:inst7|t~9                                                           ; out              ;
; |small_computer|pc:inst7|t~10                                                          ; |small_computer|pc:inst7|t~10                                                          ; out              ;
; |small_computer|pc:inst7|t[5]                                                          ; |small_computer|pc:inst7|t[5]                                                          ; regout           ;
; |small_computer|pc:inst7|t[6]                                                          ; |small_computer|pc:inst7|t[6]                                                          ; regout           ;
; |small_computer|pc:inst7|t[7]                                                          ; |small_computer|pc:inst7|t[7]                                                          ; regout           ;
; |small_computer|reg_group:inst10|r0[7]                                                 ; |small_computer|reg_group:inst10|r0[7]                                                 ; regout           ;
; |small_computer|reg_group:inst10|r0[6]                                                 ; |small_computer|reg_group:inst10|r0[6]                                                 ; regout           ;
; |small_computer|reg_group:inst10|r0[5]                                                 ; |small_computer|reg_group:inst10|r0[5]                                                 ; regout           ;
; |small_computer|reg_group:inst10|r0[4]                                                 ; |small_computer|reg_group:inst10|r0[4]                                                 ; regout           ;
; |small_computer|reg_group:inst10|r0[3]                                                 ; |small_computer|reg_group:inst10|r0[3]                                                 ; regout           ;
; |small_computer|reg_group:inst10|r0[2]                                                 ; |small_computer|reg_group:inst10|r0[2]                                                 ; regout           ;
; |small_computer|reg_group:inst10|r0[1]                                                 ; |small_computer|reg_group:inst10|r0[1]                                                 ; regout           ;
; |small_computer|reg_group:inst10|r0[0]                                                 ; |small_computer|reg_group:inst10|r0[0]                                                 ; regout           ;
; |small_computer|reg_group:inst10|r1[1]                                                 ; |small_computer|reg_group:inst10|r1[1]                                                 ; regout           ;
; |small_computer|reg_group:inst10|r1[2]                                                 ; |small_computer|reg_group:inst10|r1[2]                                                 ; regout           ;
; |small_computer|reg_group:inst10|r1[3]                                                 ; |small_computer|reg_group:inst10|r1[3]                                                 ; regout           ;
; |small_computer|reg_group:inst10|r1[4]                                                 ; |small_computer|reg_group:inst10|r1[4]                                                 ; regout           ;
; |small_computer|reg_group:inst10|r1[5]                                                 ; |small_computer|reg_group:inst10|r1[5]                                                 ; regout           ;
; |small_computer|reg_group:inst10|r1[6]                                                 ; |small_computer|reg_group:inst10|r1[6]                                                 ; regout           ;
; |small_computer|reg_group:inst10|r1[7]                                                 ; |small_computer|reg_group:inst10|r1[7]                                                 ; regout           ;
; |small_computer|reg_group:inst10|r2[0]                                                 ; |small_computer|reg_group:inst10|r2[0]                                                 ; regout           ;
; |small_computer|reg_group:inst10|r2[1]                                                 ; |small_computer|reg_group:inst10|r2[1]                                                 ; regout           ;
; |small_computer|reg_group:inst10|r2[2]                                                 ; |small_computer|reg_group:inst10|r2[2]                                                 ; regout           ;
; |small_computer|reg_group:inst10|r2[3]                                                 ; |small_computer|reg_group:inst10|r2[3]                                                 ; regout           ;
; |small_computer|reg_group:inst10|r2[4]                                                 ; |small_computer|reg_group:inst10|r2[4]                                                 ; regout           ;
; |small_computer|reg_group:inst10|r2[5]                                                 ; |small_computer|reg_group:inst10|r2[5]                                                 ; regout           ;
; |small_computer|reg_group:inst10|r2[6]                                                 ; |small_computer|reg_group:inst10|r2[6]                                                 ; regout           ;
; |small_computer|reg_group:inst10|r2[7]                                                 ; |small_computer|reg_group:inst10|r2[7]                                                 ; regout           ;
; |small_computer|reg_group:inst10|r3[2]                                                 ; |small_computer|reg_group:inst10|r3[2]                                                 ; regout           ;
; |small_computer|reg_group:inst10|r3[3]                                                 ; |small_computer|reg_group:inst10|r3[3]                                                 ; regout           ;
; |small_computer|reg_group:inst10|r3[4]                                                 ; |small_computer|reg_group:inst10|r3[4]                                                 ; regout           ;
; |small_computer|reg_group:inst10|r3[5]                                                 ; |small_computer|reg_group:inst10|r3[5]                                                 ; regout           ;
; |small_computer|reg_group:inst10|r3[6]                                                 ; |small_computer|reg_group:inst10|r3[6]                                                 ; regout           ;
; |small_computer|reg_group:inst10|r3[7]                                                 ; |small_computer|reg_group:inst10|r3[7]                                                 ; regout           ;
; |small_computer|ins_decode:inst4|halt~0                                                ; |small_computer|ins_decode:inst4|halt~0                                                ; out              ;
; |small_computer|ins_decode:inst4|halt~1                                                ; |small_computer|ins_decode:inst4|halt~1                                                ; out              ;
; |small_computer|ins_decode:inst4|halt~2                                                ; |small_computer|ins_decode:inst4|halt~2                                                ; out              ;
; |small_computer|ins_decode:inst4|halt~3                                                ; |small_computer|ins_decode:inst4|halt~3                                                ; out              ;
; |small_computer|ins_decode:inst4|halt~4                                                ; |small_computer|ins_decode:inst4|halt~4                                                ; out              ;
; |small_computer|ins_decode:inst4|halt~5                                                ; |small_computer|ins_decode:inst4|halt~5                                                ; out              ;
; |small_computer|ins_decode:inst4|halt~6                                                ; |small_computer|ins_decode:inst4|halt~6                                                ; out              ;
; |small_computer|ins_decode:inst4|halt~7                                                ; |small_computer|ins_decode:inst4|halt~7                                                ; out              ;
; |small_computer|ins_decode:inst4|halt~8                                                ; |small_computer|ins_decode:inst4|halt~8                                                ; out              ;
; |small_computer|ins_decode:inst4|halt~9                                                ; |small_computer|ins_decode:inst4|halt~9                                                ; out              ;
; |small_computer|ins_decode:inst4|halt~10                                               ; |small_computer|ins_decode:inst4|halt~10                                               ; out              ;
; |small_computer|ins_decode:inst4|halt                                                  ; |small_computer|ins_decode:inst4|halt                                                  ; out              ;
; |small_computer|pc:inst7|Add0~8                                                        ; |small_computer|pc:inst7|Add0~8                                                        ; out0             ;
; |small_computer|pc:inst7|Add0~9                                                        ; |small_computer|pc:inst7|Add0~9                                                        ; out0             ;
; |small_computer|pc:inst7|Add0~10                                                       ; |small_computer|pc:inst7|Add0~10                                                       ; out0             ;
; |small_computer|pc:inst7|Add0~11                                                       ; |small_computer|pc:inst7|Add0~11                                                       ; out0             ;
; |small_computer|pc:inst7|Add0~12                                                       ; |small_computer|pc:inst7|Add0~12                                                       ; out0             ;
; |small_computer|au:inst11|Add0~5                                                       ; |small_computer|au:inst11|Add0~5                                                       ; out0             ;
; |small_computer|au:inst11|Add0~21                                                      ; |small_computer|au:inst11|Add0~21                                                      ; out0             ;
; |small_computer|au:inst11|Add0~23                                                      ; |small_computer|au:inst11|Add0~23                                                      ; out0             ;
; |small_computer|au:inst11|Add0~24                                                      ; |small_computer|au:inst11|Add0~24                                                      ; out0             ;
; |small_computer|au:inst11|Add0~25                                                      ; |small_computer|au:inst11|Add0~25                                                      ; out0             ;
; |small_computer|au:inst11|Add0~28                                                      ; |small_computer|au:inst11|Add0~28                                                      ; out0             ;
; |small_computer|au:inst11|Add0~29                                                      ; |small_computer|au:inst11|Add0~29                                                      ; out0             ;
; |small_computer|au:inst11|Add0~30                                                      ; |small_computer|au:inst11|Add0~30                                                      ; out0             ;
; |small_computer|au:inst11|Add0~31                                                      ; |small_computer|au:inst11|Add0~31                                                      ; out0             ;
; |small_computer|au:inst11|Add1~25                                                      ; |small_computer|au:inst11|Add1~25                                                      ; out0             ;
; |small_computer|au:inst11|Add1~30                                                      ; |small_computer|au:inst11|Add1~30                                                      ; out0             ;
; |small_computer|ins_decode:inst4|Equal11~0                                             ; |small_computer|ins_decode:inst4|Equal11~0                                             ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|_~0              ; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|_~0              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|_~2              ; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|_~2              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|_~4              ; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|_~4              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|result_node[0]~0 ; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|_~10             ; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|_~10             ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|_~12             ; |small_computer|reg_group:inst10|lpm_mux:Mux14|mux_umc:auto_generated|_~12             ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux13|mux_umc:auto_generated|_~4              ; |small_computer|reg_group:inst10|lpm_mux:Mux13|mux_umc:auto_generated|_~4              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux13|mux_umc:auto_generated|_~12             ; |small_computer|reg_group:inst10|lpm_mux:Mux13|mux_umc:auto_generated|_~12             ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux13|mux_umc:auto_generated|_~17             ; |small_computer|reg_group:inst10|lpm_mux:Mux13|mux_umc:auto_generated|_~17             ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|_~2              ; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|_~2              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|_~4              ; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|_~4              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|_~10             ; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|_~10             ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|_~12             ; |small_computer|reg_group:inst10|lpm_mux:Mux11|mux_umc:auto_generated|_~12             ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux10|mux_umc:auto_generated|_~0              ; |small_computer|reg_group:inst10|lpm_mux:Mux10|mux_umc:auto_generated|_~0              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux10|mux_umc:auto_generated|_~4              ; |small_computer|reg_group:inst10|lpm_mux:Mux10|mux_umc:auto_generated|_~4              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux10|mux_umc:auto_generated|result_node[0]~0 ; |small_computer|reg_group:inst10|lpm_mux:Mux10|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux10|mux_umc:auto_generated|_~12             ; |small_computer|reg_group:inst10|lpm_mux:Mux10|mux_umc:auto_generated|_~12             ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux10|mux_umc:auto_generated|result_node[0]~1 ; |small_computer|reg_group:inst10|lpm_mux:Mux10|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux10|mux_umc:auto_generated|result_node[0]   ; |small_computer|reg_group:inst10|lpm_mux:Mux10|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux9|mux_umc:auto_generated|_~0               ; |small_computer|reg_group:inst10|lpm_mux:Mux9|mux_umc:auto_generated|_~0               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux9|mux_umc:auto_generated|_~4               ; |small_computer|reg_group:inst10|lpm_mux:Mux9|mux_umc:auto_generated|_~4               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux9|mux_umc:auto_generated|result_node[0]~0  ; |small_computer|reg_group:inst10|lpm_mux:Mux9|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux9|mux_umc:auto_generated|_~12              ; |small_computer|reg_group:inst10|lpm_mux:Mux9|mux_umc:auto_generated|_~12              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux9|mux_umc:auto_generated|result_node[0]~1  ; |small_computer|reg_group:inst10|lpm_mux:Mux9|mux_umc:auto_generated|result_node[0]~1  ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux9|mux_umc:auto_generated|result_node[0]    ; |small_computer|reg_group:inst10|lpm_mux:Mux9|mux_umc:auto_generated|result_node[0]    ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux8|mux_umc:auto_generated|_~0               ; |small_computer|reg_group:inst10|lpm_mux:Mux8|mux_umc:auto_generated|_~0               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux8|mux_umc:auto_generated|_~4               ; |small_computer|reg_group:inst10|lpm_mux:Mux8|mux_umc:auto_generated|_~4               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux8|mux_umc:auto_generated|result_node[0]~0  ; |small_computer|reg_group:inst10|lpm_mux:Mux8|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux8|mux_umc:auto_generated|_~12              ; |small_computer|reg_group:inst10|lpm_mux:Mux8|mux_umc:auto_generated|_~12              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux8|mux_umc:auto_generated|result_node[0]~1  ; |small_computer|reg_group:inst10|lpm_mux:Mux8|mux_umc:auto_generated|result_node[0]~1  ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux8|mux_umc:auto_generated|result_node[0]    ; |small_computer|reg_group:inst10|lpm_mux:Mux8|mux_umc:auto_generated|result_node[0]    ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|_~0               ; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|_~0               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|_~2               ; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|_~2               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|_~4               ; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|_~4               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~0  ; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|_~10              ; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|_~10              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|_~12              ; |small_computer|reg_group:inst10|lpm_mux:Mux6|mux_umc:auto_generated|_~12              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux5|mux_umc:auto_generated|_~2               ; |small_computer|reg_group:inst10|lpm_mux:Mux5|mux_umc:auto_generated|_~2               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux5|mux_umc:auto_generated|_~4               ; |small_computer|reg_group:inst10|lpm_mux:Mux5|mux_umc:auto_generated|_~4               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux5|mux_umc:auto_generated|_~10              ; |small_computer|reg_group:inst10|lpm_mux:Mux5|mux_umc:auto_generated|_~10              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux5|mux_umc:auto_generated|_~12              ; |small_computer|reg_group:inst10|lpm_mux:Mux5|mux_umc:auto_generated|_~12              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux5|mux_umc:auto_generated|_~17              ; |small_computer|reg_group:inst10|lpm_mux:Mux5|mux_umc:auto_generated|_~17              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux4|mux_umc:auto_generated|_~2               ; |small_computer|reg_group:inst10|lpm_mux:Mux4|mux_umc:auto_generated|_~2               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux4|mux_umc:auto_generated|_~4               ; |small_computer|reg_group:inst10|lpm_mux:Mux4|mux_umc:auto_generated|_~4               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux4|mux_umc:auto_generated|_~10              ; |small_computer|reg_group:inst10|lpm_mux:Mux4|mux_umc:auto_generated|_~10              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux4|mux_umc:auto_generated|_~12              ; |small_computer|reg_group:inst10|lpm_mux:Mux4|mux_umc:auto_generated|_~12              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|_~2               ; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|_~2               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|_~4               ; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|_~4               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|_~10              ; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|_~10              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|_~12              ; |small_computer|reg_group:inst10|lpm_mux:Mux3|mux_umc:auto_generated|_~12              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux2|mux_umc:auto_generated|_~0               ; |small_computer|reg_group:inst10|lpm_mux:Mux2|mux_umc:auto_generated|_~0               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux2|mux_umc:auto_generated|_~2               ; |small_computer|reg_group:inst10|lpm_mux:Mux2|mux_umc:auto_generated|_~2               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux2|mux_umc:auto_generated|_~4               ; |small_computer|reg_group:inst10|lpm_mux:Mux2|mux_umc:auto_generated|_~4               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~0  ; |small_computer|reg_group:inst10|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux2|mux_umc:auto_generated|_~10              ; |small_computer|reg_group:inst10|lpm_mux:Mux2|mux_umc:auto_generated|_~10              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux2|mux_umc:auto_generated|_~12              ; |small_computer|reg_group:inst10|lpm_mux:Mux2|mux_umc:auto_generated|_~12              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~1  ; |small_computer|reg_group:inst10|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~1  ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]    ; |small_computer|reg_group:inst10|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]    ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux1|mux_umc:auto_generated|_~0               ; |small_computer|reg_group:inst10|lpm_mux:Mux1|mux_umc:auto_generated|_~0               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux1|mux_umc:auto_generated|_~2               ; |small_computer|reg_group:inst10|lpm_mux:Mux1|mux_umc:auto_generated|_~2               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux1|mux_umc:auto_generated|_~4               ; |small_computer|reg_group:inst10|lpm_mux:Mux1|mux_umc:auto_generated|_~4               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~0  ; |small_computer|reg_group:inst10|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux1|mux_umc:auto_generated|_~10              ; |small_computer|reg_group:inst10|lpm_mux:Mux1|mux_umc:auto_generated|_~10              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux1|mux_umc:auto_generated|_~12              ; |small_computer|reg_group:inst10|lpm_mux:Mux1|mux_umc:auto_generated|_~12              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~1  ; |small_computer|reg_group:inst10|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~1  ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]    ; |small_computer|reg_group:inst10|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]    ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux0|mux_umc:auto_generated|_~0               ; |small_computer|reg_group:inst10|lpm_mux:Mux0|mux_umc:auto_generated|_~0               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux0|mux_umc:auto_generated|_~2               ; |small_computer|reg_group:inst10|lpm_mux:Mux0|mux_umc:auto_generated|_~2               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux0|mux_umc:auto_generated|_~4               ; |small_computer|reg_group:inst10|lpm_mux:Mux0|mux_umc:auto_generated|_~4               ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~0  ; |small_computer|reg_group:inst10|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux0|mux_umc:auto_generated|_~10              ; |small_computer|reg_group:inst10|lpm_mux:Mux0|mux_umc:auto_generated|_~10              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux0|mux_umc:auto_generated|_~12              ; |small_computer|reg_group:inst10|lpm_mux:Mux0|mux_umc:auto_generated|_~12              ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~1  ; |small_computer|reg_group:inst10|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~1  ; out0             ;
; |small_computer|reg_group:inst10|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]    ; |small_computer|reg_group:inst10|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]    ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|_~0                   ; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|_~0                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|_~6                   ; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|_~6                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~0      ; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~0      ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|_~14                  ; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|_~14                  ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|_~17                  ; |small_computer|mux3_1:inst6|lpm_mux:Mux6|mux_umc:auto_generated|_~17                  ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|_~0                   ; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|_~0                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|_~6                   ; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|_~6                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~0      ; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~0      ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|_~14                  ; |small_computer|mux3_1:inst6|lpm_mux:Mux5|mux_umc:auto_generated|_~14                  ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|_~0                   ; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|_~0                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|_~6                   ; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|_~6                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~0      ; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~0      ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|_~14                  ; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|_~14                  ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|_~17                  ; |small_computer|mux3_1:inst6|lpm_mux:Mux4|mux_umc:auto_generated|_~17                  ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|_~0                   ; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|_~0                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|_~6                   ; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|_~6                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~0      ; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~0      ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|_~14                  ; |small_computer|mux3_1:inst6|lpm_mux:Mux3|mux_umc:auto_generated|_~14                  ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|_~0                   ; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|_~0                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|_~2                   ; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|_~2                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|_~4                   ; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|_~4                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|_~6                   ; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|_~6                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|_~7                   ; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|_~7                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~0      ; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~0      ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|_~10                  ; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|_~10                  ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|_~12                  ; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|_~12                  ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|_~14                  ; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|_~14                  ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|_~15                  ; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|_~15                  ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~1      ; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~1      ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]        ; |small_computer|mux3_1:inst6|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]        ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~0                   ; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~0                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~2                   ; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~2                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~4                   ; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~4                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~6                   ; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~6                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~7                   ; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~7                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~8                   ; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~8                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~0      ; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~0      ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~10                  ; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~10                  ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~12                  ; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~12                  ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~14                  ; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~14                  ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~15                  ; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|_~15                  ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~1      ; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~1      ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]        ; |small_computer|mux3_1:inst6|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]        ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~0                   ; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~0                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~2                   ; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~2                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~4                   ; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~4                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~6                   ; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~6                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~7                   ; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~7                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~8                   ; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~8                   ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~0      ; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~0      ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~10                  ; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~10                  ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~12                  ; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~12                  ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~14                  ; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~14                  ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~15                  ; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|_~15                  ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~1      ; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~1      ; out0             ;
; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]        ; |small_computer|mux3_1:inst6|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]        ; out0             ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Dec 24 10:34:17 2023
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off small_computer -c small_computer
Info: Using vector source file "D:/altera/90sp1/quartus/small_computer/small_computer.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      75.11 %
Info: Number of transitions in simulation is 5979
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 160 megabytes
    Info: Processing ended: Sun Dec 24 10:34:18 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


