%YAML 1.2
---
description:  Memory Configuration with DIMMS on Memory Channels MC0, MC2, MC3, MC5, MC8, MC10, MC11, MC13.
args:
  dimms:
    [
     [0, 0,  0, 'DDR5', 'https://simics-artifactory.devtools.intel.com/artifactory/simics-repos/ts/dumps/dmr/spd_files/Samsung_M321R3GA3PB1-CCPPC_RD24_Montage-2A1_TI-0D2_IDT-0B1_IDT-0A2_8000.log'],
     #[0, 1,  0, 'DDR5', 'https://simics-artifactory.devtools.intel.com/artifactory/simics-repos/ts/dumps/dmr/spd_files/Samsung_M321R3GA3PB1-CCPPC_RD24_Montage-2A1_TI-0D2_IDT-0B1_IDT-0A2_8000.log'],
     [0, 2,  0, 'DDR5', 'https://simics-artifactory.devtools.intel.com/artifactory/simics-repos/ts/dumps/dmr/spd_files/Samsung_M321R3GA3PB1-CCPPC_RD24_Montage-2A1_TI-0D2_IDT-0B1_IDT-0A2_8000.log'],
     [0, 3,  0, 'DDR5', 'https://simics-artifactory.devtools.intel.com/artifactory/simics-repos/ts/dumps/dmr/spd_files/Samsung_M321R3GA3PB1-CCPPC_RD24_Montage-2A1_TI-0D2_IDT-0B1_IDT-0A2_8000.log'],
     #[0, 4,  0, 'DDR5', 'https://simics-artifactory.devtools.intel.com/artifactory/simics-repos/ts/dumps/dmr/spd_files/Samsung_M321R3GA3PB1-CCPPC_RD24_Montage-2A1_TI-0D2_IDT-0B1_IDT-0A2_8000.log'],
     [0, 5,  0, 'DDR5', 'https://simics-artifactory.devtools.intel.com/artifactory/simics-repos/ts/dumps/dmr/spd_files/Samsung_M321R3GA3PB1-CCPPC_RD24_Montage-2A1_TI-0D2_IDT-0B1_IDT-0A2_8000.log'],
     #[0, 6,  0, 'DDR5', 'https://simics-artifactory.devtools.intel.com/artifactory/simics-repos/ts/dumps/dmr/spd_files/Samsung_M321R3GA3PB1-CCPPC_RD24_Montage-2A1_TI-0D2_IDT-0B1_IDT-0A2_8000.log'],
     #[0, 7,  0, 'DDR5', 'https://simics-artifactory.devtools.intel.com/artifactory/simics-repos/ts/dumps/dmr/spd_files/Samsung_M321R3GA3PB1-CCPPC_RD24_Montage-2A1_TI-0D2_IDT-0B1_IDT-0A2_8000.log'],
     [0, 8,  0, 'DDR5', 'https://simics-artifactory.devtools.intel.com/artifactory/simics-repos/ts/dumps/dmr/spd_files/Samsung_M321R3GA3PB1-CCPPC_RD24_Montage-2A1_TI-0D2_IDT-0B1_IDT-0A2_8000.log'],
     #[0, 9,  0, 'DDR5', 'https://simics-artifactory.devtools.intel.com/artifactory/simics-repos/ts/dumps/dmr/spd_files/Samsung_M321R3GA3PB1-CCPPC_RD24_Montage-2A1_TI-0D2_IDT-0B1_IDT-0A2_8000.log'],
     [0, 10, 0, 'DDR5', 'https://simics-artifactory.devtools.intel.com/artifactory/simics-repos/ts/dumps/dmr/spd_files/Samsung_M321R3GA3PB1-CCPPC_RD24_Montage-2A1_TI-0D2_IDT-0B1_IDT-0A2_8000.log'],
     [0, 11, 0, 'DDR5', 'https://simics-artifactory.devtools.intel.com/artifactory/simics-repos/ts/dumps/dmr/spd_files/Samsung_M321R3GA3PB1-CCPPC_RD24_Montage-2A1_TI-0D2_IDT-0B1_IDT-0A2_8000.log'],
     #[0, 12, 0, 'DDR5', 'https://simics-artifactory.devtools.intel.com/artifactory/simics-repos/ts/dumps/dmr/spd_files/Samsung_M321R3GA3PB1-CCPPC_RD24_Montage-2A1_TI-0D2_IDT-0B1_IDT-0A2_8000.log'],
     [0, 13, 0, 'DDR5', 'https://simics-artifactory.devtools.intel.com/artifactory/simics-repos/ts/dumps/dmr/spd_files/Samsung_M321R3GA3PB1-CCPPC_RD24_Montage-2A1_TI-0D2_IDT-0B1_IDT-0A2_8000.log'],
     #[0, 14, 0, 'DDR5', 'https://simics-artifactory.devtools.intel.com/artifactory/simics-repos/ts/dumps/dmr/spd_files/Samsung_M321R3GA3PB1-CCPPC_RD24_Montage-2A1_TI-0D2_IDT-0B1_IDT-0A2_8000.log'],
     #[0, 15, 0, 'DDR5', 'https://simics-artifactory.devtools.intel.com/artifactory/simics-repos/ts/dumps/dmr/spd_files/Samsung_M321R3GA3PB1-CCPPC_RD24_Montage-2A1_TI-0D2_IDT-0B1_IDT-0A2_8000.log'],
     [1, 0,  0, 'DDR5', 'https://simics-artifactory.devtools.intel.com/artifactory/simics-repos/ts/dumps/dmr/spd_files/Samsung_M321R3GA3PB1-CCPPC_RD24_Montage-2A1_TI-0D2_IDT-0B1_IDT-0A2_8000.log'],
     #[1, 1,  0, 'DDR5', 'https://simics-artifactory.devtools.intel.com/artifactory/simics-repos/ts/dumps/dmr/spd_files/Samsung_M321R3GA3PB1-CCPPC_RD24_Montage-2A1_TI-0D2_IDT-0B1_IDT-0A2_8000.log'],
     [1, 2,  0, 'DDR5', 'https://simics-artifactory.devtools.intel.com/artifactory/simics-repos/ts/dumps/dmr/spd_files/Samsung_M321R3GA3PB1-CCPPC_RD24_Montage-2A1_TI-0D2_IDT-0B1_IDT-0A2_8000.log'],
     [1, 3,  0, 'DDR5', 'https://simics-artifactory.devtools.intel.com/artifactory/simics-repos/ts/dumps/dmr/spd_files/Samsung_M321R3GA3PB1-CCPPC_RD24_Montage-2A1_TI-0D2_IDT-0B1_IDT-0A2_8000.log'],
     #[1, 4,  0, 'DDR5', 'https://simics-artifactory.devtools.intel.com/artifactory/simics-repos/ts/dumps/dmr/spd_files/Samsung_M321R3GA3PB1-CCPPC_RD24_Montage-2A1_TI-0D2_IDT-0B1_IDT-0A2_8000.log'],
     [1, 5,  0, 'DDR5', 'https://simics-artifactory.devtools.intel.com/artifactory/simics-repos/ts/dumps/dmr/spd_files/Samsung_M321R3GA3PB1-CCPPC_RD24_Montage-2A1_TI-0D2_IDT-0B1_IDT-0A2_8000.log'],
     #[1, 6,  0, 'DDR5', 'https://simics-artifactory.devtools.intel.com/artifactory/simics-repos/ts/dumps/dmr/spd_files/Samsung_M321R3GA3PB1-CCPPC_RD24_Montage-2A1_TI-0D2_IDT-0B1_IDT-0A2_8000.log'],
     #[1, 7,  0, 'DDR5', 'https://simics-artifactory.devtools.intel.com/artifactory/simics-repos/ts/dumps/dmr/spd_files/Samsung_M321R3GA3PB1-CCPPC_RD24_Montage-2A1_TI-0D2_IDT-0B1_IDT-0A2_8000.log'],
     [1, 8,  0, 'DDR5', 'https://simics-artifactory.devtools.intel.com/artifactory/simics-repos/ts/dumps/dmr/spd_files/Samsung_M321R3GA3PB1-CCPPC_RD24_Montage-2A1_TI-0D2_IDT-0B1_IDT-0A2_8000.log'],
     #[1, 9,  0, 'DDR5', 'https://simics-artifactory.devtools.intel.com/artifactory/simics-repos/ts/dumps/dmr/spd_files/Samsung_M321R3GA3PB1-CCPPC_RD24_Montage-2A1_TI-0D2_IDT-0B1_IDT-0A2_8000.log'],
     [1, 10, 0, 'DDR5', 'https://simics-artifactory.devtools.intel.com/artifactory/simics-repos/ts/dumps/dmr/spd_files/Samsung_M321R3GA3PB1-CCPPC_RD24_Montage-2A1_TI-0D2_IDT-0B1_IDT-0A2_8000.log'],
     [1, 11, 0, 'DDR5', 'https://simics-artifactory.devtools.intel.com/artifactory/simics-repos/ts/dumps/dmr/spd_files/Samsung_M321R3GA3PB1-CCPPC_RD24_Montage-2A1_TI-0D2_IDT-0B1_IDT-0A2_8000.log'],
     #[1, 12, 0, 'DDR5', 'https://simics-artifactory.devtools.intel.com/artifactory/simics-repos/ts/dumps/dmr/spd_files/Samsung_M321R3GA3PB1-CCPPC_RD24_Montage-2A1_TI-0D2_IDT-0B1_IDT-0A2_8000.log'],
     [1, 13, 0, 'DDR5', 'https://simics-artifactory.devtools.intel.com/artifactory/simics-repos/ts/dumps/dmr/spd_files/Samsung_M321R3GA3PB1-CCPPC_RD24_Montage-2A1_TI-0D2_IDT-0B1_IDT-0A2_8000.log']
     #[1, 14, 0, 'DDR5', 'https://simics-artifactory.devtools.intel.com/artifactory/simics-repos/ts/dumps/dmr/spd_files/Samsung_M321R3GA3PB1-CCPPC_RD24_Montage-2A1_TI-0D2_IDT-0B1_IDT-0A2_8000.log'],
     #[1, 15, 0, 'DDR5', 'https://simics-artifactory.devtools.intel.com/artifactory/simics-repos/ts/dumps/dmr/spd_files/Samsung_M321R3GA3PB1-CCPPC_RD24_Montage-2A1_TI-0D2_IDT-0B1_IDT-0A2_8000.log']
    ]
...
