
Class_mark.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000030a4  08000000  0c000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000010  080030a4  0c0030a4  0000b0a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       00000178  080030b4  0c0030b4  0000b0b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 Stack         00000800  20000000  20000000  00018000  2**0
                  ALLOC
  4 .bss          00000164  20000800  20000800  00018000  2**2
                  ALLOC
  5 .data         0000043c  20000970  0c003230  00010970  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  6 .debug_aranges 000001e8  00000000  00000000  00010db0  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001e15  00000000  00000000  00010f98  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000084d  00000000  00000000  00012dad  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00002187  00000000  00000000  000135fa  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000004b4  00000000  00000000  00015784  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00092d79  00000000  00000000  00015c38  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000164c  00000000  00000000  000a89b1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macinfo 00005ad0  00000000  00000000  000a9ffd  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000168  00000000  00000000  000afad0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .build_attributes 0000044c  00000000  00000000  000afc38  2**0
                  CONTENTS, READONLY
 16 .debug_macro  000181db  00000000  00000000  000b0084  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000000 <__Xmc4500_interrupt_vector_cortex_m>:
 8000000:	00 08 00 20 01 02 00 08 d3 03 00 08 e3 03 00 08     ... ............
 8000010:	f3 03 00 08 03 04 00 08 13 04 00 08 00 00 00 00     ................
	...
 800002c:	23 04 00 08 33 04 00 08 00 00 00 00 43 04 00 08     #...3.......C...
 800003c:	53 04 00 08 63 04 00 08 73 04 00 08 83 04 00 08     S...c...s.......
 800004c:	93 04 00 08 a3 04 00 08 b3 04 00 08 c3 04 00 08     ................
 800005c:	d3 04 00 08 e3 04 00 08 00 00 00 00 00 00 00 00     ................
 800006c:	00 00 00 00 f3 04 00 08 00 00 00 00 03 05 00 08     ................
 800007c:	13 05 00 08 23 05 00 08 33 05 00 08 43 05 00 08     ....#...3...C...
 800008c:	53 05 00 08 63 05 00 08 73 05 00 08 83 05 00 08     S...c...s.......
 800009c:	93 05 00 08 a3 05 00 08 b3 05 00 08 c3 05 00 08     ................
 80000ac:	d3 05 00 08 e3 05 00 08 f3 05 00 08 03 06 00 08     ................
 80000bc:	13 06 00 08 23 06 00 08 33 06 00 08 43 06 00 08     ....#...3...C...
 80000cc:	53 06 00 08 63 06 00 08 73 06 00 08 83 06 00 08     S...c...s.......
 80000dc:	93 06 00 08 a3 06 00 08 b3 06 00 08 c3 06 00 08     ................
 80000ec:	d3 06 00 08 e3 06 00 08 f3 06 00 08 03 07 00 08     ................
 80000fc:	13 07 00 08 23 07 00 08 31 07 00 08 3f 07 00 08     ....#...1...?...
 800010c:	4d 07 00 08 5b 07 00 08 69 07 00 08 77 07 00 08     M...[...i...w...
 800011c:	85 07 00 08 93 07 00 08 a1 07 00 08 af 07 00 08     ................
 800012c:	bd 07 00 08 cb 07 00 08 d9 07 00 08 e7 07 00 08     ................
 800013c:	f5 07 00 08 03 08 00 08 11 08 00 08 1f 08 00 08     ................
 800014c:	2d 08 00 08 3b 08 00 08 49 08 00 08 57 08 00 08     -...;...I...W...
 800015c:	65 08 00 08 00 00 00 00 00 00 00 00 00 00 00 00     e...............
 800016c:	00 00 00 00 73 08 00 08 81 08 00 08 8f 08 00 08     ....s...........
 800017c:	9d 08 00 08 ab 08 00 08 b9 08 00 08 c7 08 00 08     ................
 800018c:	d5 08 00 08 e3 08 00 08 f1 08 00 08 ff 08 00 08     ................
 800019c:	0d 09 00 08 1b 09 00 08 29 09 00 08 37 09 00 08     ........)...7...
 80001ac:	45 09 00 08 53 09 00 08 61 09 00 08 6f 09 00 08     E...S...a...o...
 80001bc:	7d 09 00 08 8b 09 00 08 99 09 00 08 a7 09 00 08     }...............
 80001cc:	b5 09 00 08 c3 09 00 08 d1 09 00 08 df 09 00 08     ................
 80001dc:	00 00 00 00 ed 09 00 08 fb 09 00 08 09 0a 00 08     ................
 80001ec:	17 0a 00 08 25 0a 00 08 00 00 00 00 33 0a 00 08     ....%.......3...
 80001fc:	00 00 00 00                                         ....

08000200 <__Xmc4500_reset_cortex_m>:
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000200:	f8df d00c 	ldr.w	sp, [pc, #12]	; 8000210 <__Xmc4500_reset_cortex_m+0x10>

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <__Xmc4500_reset_cortex_m+0x14>)
    BLX     R0
 8000206:	4780      	blx	r0

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000208:	4803      	ldr	r0, [pc, #12]	; (8000218 <__Xmc4500_reset_cortex_m+0x18>)
    BLX     R0
 800020a:	4780      	blx	r0

    B       __Xmc4500_Program_Loader 
 800020c:	f000 b806 	b.w	800021c <__Xmc4500_Program_Loader>
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000210:	20000800 	.word	0x20000800

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000214:	08000bfd 	.word	0x08000bfd

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000218:	080002c5 	.word	0x080002c5

0800021c <__Xmc4500_Program_Loader>:
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 800021c:	481e      	ldr	r0, [pc, #120]	; (8000298 <SKIPCLEAR+0x20>)
   LDR R1, =__Xmc4500_sData
 800021e:	491f      	ldr	r1, [pc, #124]	; (800029c <SKIPCLEAR+0x24>)
   LDR R2, =__Xmc4500_Data_Size
 8000220:	4a1f      	ldr	r2, [pc, #124]	; (80002a0 <SKIPCLEAR+0x28>)

   /* Is there anything to be copied? */
   CMP R2,#0
 8000222:	2a00      	cmp	r2, #0
   BEQ SKIPCOPY
 8000224:	f000 8012 	beq.w	800024c <SKIPCOPY>
   
   /* For bytecount less than 4, at least 1 word must be copied */
   CMP R2,#4
 8000228:	2a04      	cmp	r2, #4
   BCS STARTCOPY
 800022a:	f080 8002 	bcs.w	8000232 <STARTCOPY>
   
   /* Byte count < 4 ; so bump it up */
   MOV R2,#4
 800022e:	f04f 0204 	mov.w	r2, #4

08000232 <STARTCOPY>:
STARTCOPY:
   /* 
      R2 contains byte count. Change it to word count. It is ensured in the 
      linker script that the length is always word aligned.
   */
   LSR R2,R2,#2 /* Divide by 4 to obtain word count */
 8000232:	ea4f 0292 	mov.w	r2, r2, lsr #2

08000236 <COPYLOOP>:

   /* The proverbial loop from the schooldays */
COPYLOOP:
   LDR R3,[R0]
 8000236:	6803      	ldr	r3, [r0, #0]
   STR R3,[R1]
 8000238:	600b      	str	r3, [r1, #0]
   SUBS R2,#1
 800023a:	3a01      	subs	r2, #1
   BEQ SKIPCOPY
 800023c:	f000 8006 	beq.w	800024c <SKIPCOPY>
   ADD R0,#4
 8000240:	f100 0004 	add.w	r0, r0, #4
   ADD R1,#4
 8000244:	f101 0104 	add.w	r1, r1, #4
   B COPYLOOP
 8000248:	f7ff bff5 	b.w	8000236 <COPYLOOP>

0800024c <SKIPCOPY>:
    
SKIPCOPY:
   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 800024c:	4815      	ldr	r0, [pc, #84]	; (80002a4 <SKIPCLEAR+0x2c>)
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 800024e:	4916      	ldr	r1, [pc, #88]	; (80002a8 <SKIPCLEAR+0x30>)

   /* Find out if there are items assigned to BSS */   
   CMP R1,#0 
 8000250:	2900      	cmp	r1, #0
   BEQ SKIPCLEAR
 8000252:	f000 8011 	beq.w	8000278 <SKIPCLEAR>

   /* At least 1 word must be copied */
   CMP R1,#4
 8000256:	2904      	cmp	r1, #4
   BCS STARTCLEAR
 8000258:	f080 8002 	bcs.w	8000260 <STARTCLEAR>
   
   /* Byte count < 4 ; so bump it up to a word*/
   MOV R1,#4
 800025c:	f04f 0104 	mov.w	r1, #4

08000260 <STARTCLEAR>:

STARTCLEAR:
   LSR R1,R1,#2            /* BSS size in words */
 8000260:	ea4f 0191 	mov.w	r1, r1, lsr #2
   
   MOV R2,#0
 8000264:	f04f 0200 	mov.w	r2, #0

08000268 <CLEARLOOP>:
CLEARLOOP:
   STR R2,[R0]
 8000268:	6002      	str	r2, [r0, #0]
   SUBS R1,#1
 800026a:	3901      	subs	r1, #1
   BEQ SKIPCLEAR
 800026c:	f000 8004 	beq.w	8000278 <SKIPCLEAR>
   ADD R0,#4
 8000270:	f100 0004 	add.w	r0, r0, #4
   B CLEARLOOP
 8000274:	f7ff bff8 	b.w	8000268 <CLEARLOOP>

08000278 <SKIPCLEAR>:
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 8000278:	480c      	ldr	r0, [pc, #48]	; (80002ac <SKIPCLEAR+0x34>)
   LDR R1, =SCB_VTOR
 800027a:	490d      	ldr	r1, [pc, #52]	; (80002b0 <SKIPCLEAR+0x38>)
   STR R0,[R1]
 800027c:	6008      	str	r0, [r1, #0]
   
   /* Update System Clock */
   LDR R0,=SystemCoreClockUpdate
 800027e:	480d      	ldr	r0, [pc, #52]	; (80002b4 <SKIPCLEAR+0x3c>)
   BLX R0
 8000280:	4780      	blx	r0
 
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 8000282:	480d      	ldr	r0, [pc, #52]	; (80002b8 <SKIPCLEAR+0x40>)
   BLX R0
 8000284:	4780      	blx	r0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 8000286:	f8df d034 	ldr.w	sp, [pc, #52]	; 80002bc <SKIPCLEAR+0x44>
   MOV R0,#0
 800028a:	f04f 0000 	mov.w	r0, #0
   MOV R1,#0
 800028e:	f04f 0100 	mov.w	r1, #0
   LDR PC, =main
 8000292:	f8df f02c 	ldr.w	pc, [pc, #44]	; 80002c0 <SKIPCLEAR+0x48>
 8000296:	0000      	.short	0x0000
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 8000298:	0c003230 	.word	0x0c003230
   LDR R1, =__Xmc4500_sData
 800029c:	20000970 	.word	0x20000970
   LDR R2, =__Xmc4500_Data_Size
 80002a0:	0000043c 	.word	0x0000043c
   ADD R1,#4
   B COPYLOOP
    
SKIPCOPY:
   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 80002a4:	20000800 	.word	0x20000800
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 80002a8:	00000164 	.word	0x00000164
   B CLEARLOOP
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 80002ac:	08000000 	.word	0x08000000
   LDR R1, =SCB_VTOR
 80002b0:	e000ed08 	.word	0xe000ed08
   STR R0,[R1]
   
   /* Update System Clock */
   LDR R0,=SystemCoreClockUpdate
 80002b4:	08000c99 	.word	0x08000c99
   BLX R0
 
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 80002b8:	08002ded 	.word	0x08002ded
   BLX R0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 80002bc:	20000800 	.word	0x20000800
   MOV R0,#0
   MOV R1,#0
   LDR PC, =main
 80002c0:	080002c9 	.word	0x080002c9

080002c4 <SystemInit_DAVE3>:
*/
     .section ".XmcStartup"
     .weak SystemInit_DAVE3
     .type SystemInit_DAVE3, %function
SystemInit_DAVE3:
     NOP
 80002c4:	bf00      	nop
     BX LR
 80002c6:	4770      	bx	lr

080002c8 <main>:
/* ----------------------------------------------------------------------------------
* Main f32 test function.  It returns maximum marks secured and student number
* ------------------------------------------------------------------------------- */

int32_t main()
{
 80002c8:	b580      	push	{r7, lr}
 80002ca:	b086      	sub	sp, #24
 80002cc:	af00      	add	r7, sp, #0
  arm_mat_init_f32(&dstC, numStudents, 1, testOutput);

#else

  /* Static Initializations of Input and output matrix sizes and array */
  arm_matrix_instance_f32 srcA = {NUMSTUDENTS, NUMSUBJECTS, (float32_t *)testMarks_f32};
 80002ce:	f243 2304 	movw	r3, #12804	; 0x3204
 80002d2:	f6c0 0300 	movt	r3, #2048	; 0x800
 80002d6:	f107 0210 	add.w	r2, r7, #16
 80002da:	e893 0003 	ldmia.w	r3, {r0, r1}
 80002de:	e882 0003 	stmia.w	r2, {r0, r1}
  arm_matrix_instance_f32 srcB = {NUMSUBJECTS, 1, (float32_t *)testUnity_f32};
 80002e2:	f243 230c 	movw	r3, #12812	; 0x320c
 80002e6:	f6c0 0300 	movt	r3, #2048	; 0x800
 80002ea:	f107 0208 	add.w	r2, r7, #8
 80002ee:	e893 0003 	ldmia.w	r3, {r0, r1}
 80002f2:	e882 0003 	stmia.w	r2, {r0, r1}
  arm_matrix_instance_f32 dstC = {NUMSTUDENTS, 1, testOutput};
 80002f6:	f243 2314 	movw	r3, #12820	; 0x3214
 80002fa:	f6c0 0300 	movt	r3, #2048	; 0x800
 80002fe:	463a      	mov	r2, r7
 8000300:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000304:	e882 0003 	stmia.w	r2, {r0, r1}


  /* ----------------------------------------------------------------------
  *Call the Matrix multiplication process function
  * ------------------------------------------------------------------- */
  arm_mat_mult_f32(&srcA, &srcB, &dstC);
 8000308:	f107 0110 	add.w	r1, r7, #16
 800030c:	f107 0208 	add.w	r2, r7, #8
 8000310:	463b      	mov	r3, r7
 8000312:	4608      	mov	r0, r1
 8000314:	4611      	mov	r1, r2
 8000316:	461a      	mov	r2, r3
 8000318:	f001 fc5c 	bl	8001bd4 <arm_mat_mult_f32>

  /* ----------------------------------------------------------------------
  ** Call the Max function to calculate max marks among numStudents
  ** ------------------------------------------------------------------- */
  arm_max_f32(testOutput, numStudents, &max_marks, &student_num);
 800031c:	f640 1370 	movw	r3, #2416	; 0x970
 8000320:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000324:	681b      	ldr	r3, [r3, #0]
 8000326:	f640 0000 	movw	r0, #2048	; 0x800
 800032a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800032e:	4619      	mov	r1, r3
 8000330:	f640 1254 	movw	r2, #2388	; 0x954
 8000334:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000338:	f640 134c 	movw	r3, #2380	; 0x94c
 800033c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000340:	f000 ffb4 	bl	80012ac <arm_max_f32>

  /* ----------------------------------------------------------------------
  ** Call the Min function to calculate min marks among numStudents
  ** ------------------------------------------------------------------- */
  arm_min_f32(testOutput, numStudents, &min_marks, &student_num);
 8000344:	f640 1370 	movw	r3, #2416	; 0x970
 8000348:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800034c:	681b      	ldr	r3, [r3, #0]
 800034e:	f640 0000 	movw	r0, #2048	; 0x800
 8000352:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000356:	4619      	mov	r1, r3
 8000358:	f640 1260 	movw	r2, #2400	; 0x960
 800035c:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000360:	f640 134c 	movw	r3, #2380	; 0x94c
 8000364:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000368:	f001 f962 	bl	8001630 <arm_min_f32>

  /* ----------------------------------------------------------------------
  ** Call the Mean function to calculate mean
  ** ------------------------------------------------------------------- */
  arm_mean_f32(testOutput, numStudents, &mean);
 800036c:	f640 1370 	movw	r3, #2416	; 0x970
 8000370:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000374:	681b      	ldr	r3, [r3, #0]
 8000376:	f640 0000 	movw	r0, #2048	; 0x800
 800037a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800037e:	4619      	mov	r1, r3
 8000380:	f640 1258 	movw	r2, #2392	; 0x958
 8000384:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000388:	f001 f8ce 	bl	8001528 <arm_mean_f32>

  /* ----------------------------------------------------------------------
  ** Call the std function to calculate standard deviation
  ** ------------------------------------------------------------------- */
  arm_std_f32(testOutput, numStudents, &std);
 800038c:	f640 1370 	movw	r3, #2416	; 0x970
 8000390:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000394:	681b      	ldr	r3, [r3, #0]
 8000396:	f640 0000 	movw	r0, #2048	; 0x800
 800039a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800039e:	4619      	mov	r1, r3
 80003a0:	f640 1250 	movw	r2, #2384	; 0x950
 80003a4:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80003a8:	f001 fa80 	bl	80018ac <arm_std_f32>

  /* ----------------------------------------------------------------------
  ** Call the var function to calculate variance
  ** ------------------------------------------------------------------- */
  arm_var_f32(testOutput, numStudents, &var);
 80003ac:	f640 1370 	movw	r3, #2416	; 0x970
 80003b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003b4:	681b      	ldr	r3, [r3, #0]
 80003b6:	f640 0000 	movw	r0, #2048	; 0x800
 80003ba:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80003be:	4619      	mov	r1, r3
 80003c0:	f640 125c 	movw	r2, #2396	; 0x95c
 80003c4:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80003c8:	f001 fb46 	bl	8001a58 <arm_var_f32>

  while(1);                             /* main function does not return */
 80003cc:	e7fe      	b.n	80003cc <main+0x104>
 80003ce:	bf00      	nop

080003d0 <NMI_Handler>:
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 80003d0:	e7fe      	b.n	80003d0 <NMI_Handler>

080003d2 <NMI_Handler_Veneer>:
 80003d2:	f8df 0670 	ldr.w	r0, [pc, #1648]	; 8000a44 <AllowPLLInitByStartup+0x6>
 80003d6:	b500      	push	{lr}
 80003d8:	b081      	sub	sp, #4
 80003da:	4780      	blx	r0
 80003dc:	b001      	add	sp, #4
 80003de:	bd00      	pop	{pc}

080003e0 <HardFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 80003e0:	e7fe      	b.n	80003e0 <HardFault_Handler>

080003e2 <HardFault_Handler_Veneer>:
 80003e2:	f8df 0664 	ldr.w	r0, [pc, #1636]	; 8000a48 <AllowPLLInitByStartup+0xa>
 80003e6:	b500      	push	{lr}
 80003e8:	b081      	sub	sp, #4
 80003ea:	4780      	blx	r0
 80003ec:	b001      	add	sp, #4
 80003ee:	bd00      	pop	{pc}

080003f0 <MemManage_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 80003f0:	e7fe      	b.n	80003f0 <MemManage_Handler>

080003f2 <MemManage_Handler_Veneer>:
 80003f2:	f8df 0658 	ldr.w	r0, [pc, #1624]	; 8000a4c <AllowPLLInitByStartup+0xe>
 80003f6:	b500      	push	{lr}
 80003f8:	b081      	sub	sp, #4
 80003fa:	4780      	blx	r0
 80003fc:	b001      	add	sp, #4
 80003fe:	bd00      	pop	{pc}

08000400 <BusFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 8000400:	e7fe      	b.n	8000400 <BusFault_Handler>

08000402 <BusFault_Handler_Veneer>:
 8000402:	f8df 064c 	ldr.w	r0, [pc, #1612]	; 8000a50 <AllowPLLInitByStartup+0x12>
 8000406:	b500      	push	{lr}
 8000408:	b081      	sub	sp, #4
 800040a:	4780      	blx	r0
 800040c:	b001      	add	sp, #4
 800040e:	bd00      	pop	{pc}

08000410 <UsageFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 8000410:	e7fe      	b.n	8000410 <UsageFault_Handler>

08000412 <UsageFault_Handler_Veneer>:
 8000412:	f8df 0640 	ldr.w	r0, [pc, #1600]	; 8000a54 <AllowPLLInitByStartup+0x16>
 8000416:	b500      	push	{lr}
 8000418:	b081      	sub	sp, #4
 800041a:	4780      	blx	r0
 800041c:	b001      	add	sp, #4
 800041e:	bd00      	pop	{pc}

08000420 <SVC_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 8000420:	e7fe      	b.n	8000420 <SVC_Handler>

08000422 <SVC_Handler_Veneer>:
 8000422:	f8df 0634 	ldr.w	r0, [pc, #1588]	; 8000a58 <AllowPLLInitByStartup+0x1a>
 8000426:	b500      	push	{lr}
 8000428:	b081      	sub	sp, #4
 800042a:	4780      	blx	r0
 800042c:	b001      	add	sp, #4
 800042e:	bd00      	pop	{pc}

08000430 <DebugMon_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 8000430:	e7fe      	b.n	8000430 <DebugMon_Handler>

08000432 <DebugMon_Handler_Veneer>:
 8000432:	f8df 0628 	ldr.w	r0, [pc, #1576]	; 8000a5c <AllowPLLInitByStartup+0x1e>
 8000436:	b500      	push	{lr}
 8000438:	b081      	sub	sp, #4
 800043a:	4780      	blx	r0
 800043c:	b001      	add	sp, #4
 800043e:	bd00      	pop	{pc}

08000440 <PendSV_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 8000440:	e7fe      	b.n	8000440 <PendSV_Handler>

08000442 <PendSV_Handler_Veneer>:
 8000442:	f8df 061c 	ldr.w	r0, [pc, #1564]	; 8000a60 <AllowPLLInitByStartup+0x22>
 8000446:	b500      	push	{lr}
 8000448:	b081      	sub	sp, #4
 800044a:	4780      	blx	r0
 800044c:	b001      	add	sp, #4
 800044e:	bd00      	pop	{pc}

08000450 <SysTick_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 8000450:	e7fe      	b.n	8000450 <SysTick_Handler>

08000452 <SysTick_Handler_Veneer>:
 8000452:	f8df 0610 	ldr.w	r0, [pc, #1552]	; 8000a64 <AllowPLLInitByStartup+0x26>
 8000456:	b500      	push	{lr}
 8000458:	b081      	sub	sp, #4
 800045a:	4780      	blx	r0
 800045c:	b001      	add	sp, #4
 800045e:	bd00      	pop	{pc}

08000460 <SCU_0_IRQHandler>:
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 8000460:	e7fe      	b.n	8000460 <SCU_0_IRQHandler>

08000462 <SCU_0_IRQHandler_Veneer>:
 8000462:	f8df 0604 	ldr.w	r0, [pc, #1540]	; 8000a68 <AllowPLLInitByStartup+0x2a>
 8000466:	b500      	push	{lr}
 8000468:	b081      	sub	sp, #4
 800046a:	4780      	blx	r0
 800046c:	b001      	add	sp, #4
 800046e:	bd00      	pop	{pc}

08000470 <ERU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 8000470:	e7fe      	b.n	8000470 <ERU0_0_IRQHandler>

08000472 <ERU0_0_IRQHandler_Veneer>:
 8000472:	f8df 05f8 	ldr.w	r0, [pc, #1528]	; 8000a6c <AllowPLLInitByStartup+0x2e>
 8000476:	b500      	push	{lr}
 8000478:	b081      	sub	sp, #4
 800047a:	4780      	blx	r0
 800047c:	b001      	add	sp, #4
 800047e:	bd00      	pop	{pc}

08000480 <ERU0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 8000480:	e7fe      	b.n	8000480 <ERU0_1_IRQHandler>

08000482 <ERU0_1_IRQHandler_Veneer>:
 8000482:	f8df 05ec 	ldr.w	r0, [pc, #1516]	; 8000a70 <AllowPLLInitByStartup+0x32>
 8000486:	b500      	push	{lr}
 8000488:	b081      	sub	sp, #4
 800048a:	4780      	blx	r0
 800048c:	b001      	add	sp, #4
 800048e:	bd00      	pop	{pc}

08000490 <ERU0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 8000490:	e7fe      	b.n	8000490 <ERU0_2_IRQHandler>

08000492 <ERU0_2_IRQHandler_Veneer>:
 8000492:	f8df 05e0 	ldr.w	r0, [pc, #1504]	; 8000a74 <AllowPLLInitByStartup+0x36>
 8000496:	b500      	push	{lr}
 8000498:	b081      	sub	sp, #4
 800049a:	4780      	blx	r0
 800049c:	b001      	add	sp, #4
 800049e:	bd00      	pop	{pc}

080004a0 <ERU0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 80004a0:	e7fe      	b.n	80004a0 <ERU0_3_IRQHandler>

080004a2 <ERU0_3_IRQHandler_Veneer>:
 80004a2:	f8df 05d4 	ldr.w	r0, [pc, #1492]	; 8000a78 <AllowPLLInitByStartup+0x3a>
 80004a6:	b500      	push	{lr}
 80004a8:	b081      	sub	sp, #4
 80004aa:	4780      	blx	r0
 80004ac:	b001      	add	sp, #4
 80004ae:	bd00      	pop	{pc}

080004b0 <ERU1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 80004b0:	e7fe      	b.n	80004b0 <ERU1_0_IRQHandler>

080004b2 <ERU1_0_IRQHandler_Veneer>:
 80004b2:	f8df 05c8 	ldr.w	r0, [pc, #1480]	; 8000a7c <AllowPLLInitByStartup+0x3e>
 80004b6:	b500      	push	{lr}
 80004b8:	b081      	sub	sp, #4
 80004ba:	4780      	blx	r0
 80004bc:	b001      	add	sp, #4
 80004be:	bd00      	pop	{pc}

080004c0 <ERU1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 80004c0:	e7fe      	b.n	80004c0 <ERU1_1_IRQHandler>

080004c2 <ERU1_1_IRQHandler_Veneer>:
 80004c2:	f8df 05bc 	ldr.w	r0, [pc, #1468]	; 8000a80 <AllowPLLInitByStartup+0x42>
 80004c6:	b500      	push	{lr}
 80004c8:	b081      	sub	sp, #4
 80004ca:	4780      	blx	r0
 80004cc:	b001      	add	sp, #4
 80004ce:	bd00      	pop	{pc}

080004d0 <ERU1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 80004d0:	e7fe      	b.n	80004d0 <ERU1_2_IRQHandler>

080004d2 <ERU1_2_IRQHandler_Veneer>:
 80004d2:	f8df 05b0 	ldr.w	r0, [pc, #1456]	; 8000a84 <AllowPLLInitByStartup+0x46>
 80004d6:	b500      	push	{lr}
 80004d8:	b081      	sub	sp, #4
 80004da:	4780      	blx	r0
 80004dc:	b001      	add	sp, #4
 80004de:	bd00      	pop	{pc}

080004e0 <ERU1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 80004e0:	e7fe      	b.n	80004e0 <ERU1_3_IRQHandler>

080004e2 <ERU1_3_IRQHandler_Veneer>:
 80004e2:	f8df 05a4 	ldr.w	r0, [pc, #1444]	; 8000a88 <AllowPLLInitByStartup+0x4a>
 80004e6:	b500      	push	{lr}
 80004e8:	b081      	sub	sp, #4
 80004ea:	4780      	blx	r0
 80004ec:	b001      	add	sp, #4
 80004ee:	bd00      	pop	{pc}

080004f0 <PMU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 80004f0:	e7fe      	b.n	80004f0 <PMU0_0_IRQHandler>

080004f2 <PMU0_0_IRQHandler_Veneer>:
 80004f2:	f8df 0598 	ldr.w	r0, [pc, #1432]	; 8000a8c <AllowPLLInitByStartup+0x4e>
 80004f6:	b500      	push	{lr}
 80004f8:	b081      	sub	sp, #4
 80004fa:	4780      	blx	r0
 80004fc:	b001      	add	sp, #4
 80004fe:	bd00      	pop	{pc}

08000500 <VADC0_C0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 8000500:	e7fe      	b.n	8000500 <VADC0_C0_0_IRQHandler>

08000502 <VADC0_C0_0_IRQHandler_Veneer>:
 8000502:	f8df 058c 	ldr.w	r0, [pc, #1420]	; 8000a90 <AllowPLLInitByStartup+0x52>
 8000506:	b500      	push	{lr}
 8000508:	b081      	sub	sp, #4
 800050a:	4780      	blx	r0
 800050c:	b001      	add	sp, #4
 800050e:	bd00      	pop	{pc}

08000510 <VADC0_C0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 8000510:	e7fe      	b.n	8000510 <VADC0_C0_1_IRQHandler>

08000512 <VADC0_C0_1_IRQHandler_Veneer>:
 8000512:	f8df 0580 	ldr.w	r0, [pc, #1408]	; 8000a94 <AllowPLLInitByStartup+0x56>
 8000516:	b500      	push	{lr}
 8000518:	b081      	sub	sp, #4
 800051a:	4780      	blx	r0
 800051c:	b001      	add	sp, #4
 800051e:	bd00      	pop	{pc}

08000520 <VADC0_C0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 8000520:	e7fe      	b.n	8000520 <VADC0_C0_2_IRQHandler>

08000522 <VADC0_C0_2_IRQHandler_Veneer>:
 8000522:	f8df 0574 	ldr.w	r0, [pc, #1396]	; 8000a98 <AllowPLLInitByStartup+0x5a>
 8000526:	b500      	push	{lr}
 8000528:	b081      	sub	sp, #4
 800052a:	4780      	blx	r0
 800052c:	b001      	add	sp, #4
 800052e:	bd00      	pop	{pc}

08000530 <VADC0_C0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 8000530:	e7fe      	b.n	8000530 <VADC0_C0_3_IRQHandler>

08000532 <VADC0_C0_3_IRQHandler_Veneer>:
 8000532:	f8df 0568 	ldr.w	r0, [pc, #1384]	; 8000a9c <AllowPLLInitByStartup+0x5e>
 8000536:	b500      	push	{lr}
 8000538:	b081      	sub	sp, #4
 800053a:	4780      	blx	r0
 800053c:	b001      	add	sp, #4
 800053e:	bd00      	pop	{pc}

08000540 <VADC0_G0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 8000540:	e7fe      	b.n	8000540 <VADC0_G0_0_IRQHandler>

08000542 <VADC0_G0_0_IRQHandler_Veneer>:
 8000542:	f8df 055c 	ldr.w	r0, [pc, #1372]	; 8000aa0 <AllowPLLInitByStartup+0x62>
 8000546:	b500      	push	{lr}
 8000548:	b081      	sub	sp, #4
 800054a:	4780      	blx	r0
 800054c:	b001      	add	sp, #4
 800054e:	bd00      	pop	{pc}

08000550 <VADC0_G0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 8000550:	e7fe      	b.n	8000550 <VADC0_G0_1_IRQHandler>

08000552 <VADC0_G0_1_IRQHandler_Veneer>:
 8000552:	f8df 0550 	ldr.w	r0, [pc, #1360]	; 8000aa4 <AllowPLLInitByStartup+0x66>
 8000556:	b500      	push	{lr}
 8000558:	b081      	sub	sp, #4
 800055a:	4780      	blx	r0
 800055c:	b001      	add	sp, #4
 800055e:	bd00      	pop	{pc}

08000560 <VADC0_G0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 8000560:	e7fe      	b.n	8000560 <VADC0_G0_2_IRQHandler>

08000562 <VADC0_G0_2_IRQHandler_Veneer>:
 8000562:	f8df 0544 	ldr.w	r0, [pc, #1348]	; 8000aa8 <AllowPLLInitByStartup+0x6a>
 8000566:	b500      	push	{lr}
 8000568:	b081      	sub	sp, #4
 800056a:	4780      	blx	r0
 800056c:	b001      	add	sp, #4
 800056e:	bd00      	pop	{pc}

08000570 <VADC0_G0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 8000570:	e7fe      	b.n	8000570 <VADC0_G0_3_IRQHandler>

08000572 <VADC0_G0_3_IRQHandler_Veneer>:
 8000572:	f8df 0538 	ldr.w	r0, [pc, #1336]	; 8000aac <AllowPLLInitByStartup+0x6e>
 8000576:	b500      	push	{lr}
 8000578:	b081      	sub	sp, #4
 800057a:	4780      	blx	r0
 800057c:	b001      	add	sp, #4
 800057e:	bd00      	pop	{pc}

08000580 <VADC0_G1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 8000580:	e7fe      	b.n	8000580 <VADC0_G1_0_IRQHandler>

08000582 <VADC0_G1_0_IRQHandler_Veneer>:
 8000582:	f8df 052c 	ldr.w	r0, [pc, #1324]	; 8000ab0 <AllowPLLInitByStartup+0x72>
 8000586:	b500      	push	{lr}
 8000588:	b081      	sub	sp, #4
 800058a:	4780      	blx	r0
 800058c:	b001      	add	sp, #4
 800058e:	bd00      	pop	{pc}

08000590 <VADC0_G1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 8000590:	e7fe      	b.n	8000590 <VADC0_G1_1_IRQHandler>

08000592 <VADC0_G1_1_IRQHandler_Veneer>:
 8000592:	f8df 0520 	ldr.w	r0, [pc, #1312]	; 8000ab4 <AllowPLLInitByStartup+0x76>
 8000596:	b500      	push	{lr}
 8000598:	b081      	sub	sp, #4
 800059a:	4780      	blx	r0
 800059c:	b001      	add	sp, #4
 800059e:	bd00      	pop	{pc}

080005a0 <VADC0_G1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 80005a0:	e7fe      	b.n	80005a0 <VADC0_G1_2_IRQHandler>

080005a2 <VADC0_G1_2_IRQHandler_Veneer>:
 80005a2:	f8df 0514 	ldr.w	r0, [pc, #1300]	; 8000ab8 <AllowPLLInitByStartup+0x7a>
 80005a6:	b500      	push	{lr}
 80005a8:	b081      	sub	sp, #4
 80005aa:	4780      	blx	r0
 80005ac:	b001      	add	sp, #4
 80005ae:	bd00      	pop	{pc}

080005b0 <VADC0_G1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 80005b0:	e7fe      	b.n	80005b0 <VADC0_G1_3_IRQHandler>

080005b2 <VADC0_G1_3_IRQHandler_Veneer>:
 80005b2:	f8df 0508 	ldr.w	r0, [pc, #1288]	; 8000abc <AllowPLLInitByStartup+0x7e>
 80005b6:	b500      	push	{lr}
 80005b8:	b081      	sub	sp, #4
 80005ba:	4780      	blx	r0
 80005bc:	b001      	add	sp, #4
 80005be:	bd00      	pop	{pc}

080005c0 <VADC0_G2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 80005c0:	e7fe      	b.n	80005c0 <VADC0_G2_0_IRQHandler>

080005c2 <VADC0_G2_0_IRQHandler_Veneer>:
 80005c2:	f8df 04fc 	ldr.w	r0, [pc, #1276]	; 8000ac0 <AllowPLLInitByStartup+0x82>
 80005c6:	b500      	push	{lr}
 80005c8:	b081      	sub	sp, #4
 80005ca:	4780      	blx	r0
 80005cc:	b001      	add	sp, #4
 80005ce:	bd00      	pop	{pc}

080005d0 <VADC0_G2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 80005d0:	e7fe      	b.n	80005d0 <VADC0_G2_1_IRQHandler>

080005d2 <VADC0_G2_1_IRQHandler_Veneer>:
 80005d2:	f8df 04f0 	ldr.w	r0, [pc, #1264]	; 8000ac4 <AllowPLLInitByStartup+0x86>
 80005d6:	b500      	push	{lr}
 80005d8:	b081      	sub	sp, #4
 80005da:	4780      	blx	r0
 80005dc:	b001      	add	sp, #4
 80005de:	bd00      	pop	{pc}

080005e0 <VADC0_G2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 80005e0:	e7fe      	b.n	80005e0 <VADC0_G2_2_IRQHandler>

080005e2 <VADC0_G2_2_IRQHandler_Veneer>:
 80005e2:	f8df 04e4 	ldr.w	r0, [pc, #1252]	; 8000ac8 <AllowPLLInitByStartup+0x8a>
 80005e6:	b500      	push	{lr}
 80005e8:	b081      	sub	sp, #4
 80005ea:	4780      	blx	r0
 80005ec:	b001      	add	sp, #4
 80005ee:	bd00      	pop	{pc}

080005f0 <VADC0_G2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 80005f0:	e7fe      	b.n	80005f0 <VADC0_G2_3_IRQHandler>

080005f2 <VADC0_G2_3_IRQHandler_Veneer>:
 80005f2:	f8df 04d8 	ldr.w	r0, [pc, #1240]	; 8000acc <AllowPLLInitByStartup+0x8e>
 80005f6:	b500      	push	{lr}
 80005f8:	b081      	sub	sp, #4
 80005fa:	4780      	blx	r0
 80005fc:	b001      	add	sp, #4
 80005fe:	bd00      	pop	{pc}

08000600 <VADC0_G3_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 8000600:	e7fe      	b.n	8000600 <VADC0_G3_0_IRQHandler>

08000602 <VADC0_G3_0_IRQHandler_Veneer>:
 8000602:	f8df 04cc 	ldr.w	r0, [pc, #1228]	; 8000ad0 <AllowPLLInitByStartup+0x92>
 8000606:	b500      	push	{lr}
 8000608:	b081      	sub	sp, #4
 800060a:	4780      	blx	r0
 800060c:	b001      	add	sp, #4
 800060e:	bd00      	pop	{pc}

08000610 <VADC0_G3_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 8000610:	e7fe      	b.n	8000610 <VADC0_G3_1_IRQHandler>

08000612 <VADC0_G3_1_IRQHandler_Veneer>:
 8000612:	f8df 04c0 	ldr.w	r0, [pc, #1216]	; 8000ad4 <AllowPLLInitByStartup+0x96>
 8000616:	b500      	push	{lr}
 8000618:	b081      	sub	sp, #4
 800061a:	4780      	blx	r0
 800061c:	b001      	add	sp, #4
 800061e:	bd00      	pop	{pc}

08000620 <VADC0_G3_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 8000620:	e7fe      	b.n	8000620 <VADC0_G3_2_IRQHandler>

08000622 <VADC0_G3_2_IRQHandler_Veneer>:
 8000622:	f8df 04b4 	ldr.w	r0, [pc, #1204]	; 8000ad8 <AllowPLLInitByStartup+0x9a>
 8000626:	b500      	push	{lr}
 8000628:	b081      	sub	sp, #4
 800062a:	4780      	blx	r0
 800062c:	b001      	add	sp, #4
 800062e:	bd00      	pop	{pc}

08000630 <VADC0_G3_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 8000630:	e7fe      	b.n	8000630 <VADC0_G3_3_IRQHandler>

08000632 <VADC0_G3_3_IRQHandler_Veneer>:
 8000632:	f8df 04a8 	ldr.w	r0, [pc, #1192]	; 8000adc <AllowPLLInitByStartup+0x9e>
 8000636:	b500      	push	{lr}
 8000638:	b081      	sub	sp, #4
 800063a:	4780      	blx	r0
 800063c:	b001      	add	sp, #4
 800063e:	bd00      	pop	{pc}

08000640 <DSD0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 8000640:	e7fe      	b.n	8000640 <DSD0_0_IRQHandler>

08000642 <DSD0_0_IRQHandler_Veneer>:
 8000642:	f8df 049c 	ldr.w	r0, [pc, #1180]	; 8000ae0 <AllowPLLInitByStartup+0xa2>
 8000646:	b500      	push	{lr}
 8000648:	b081      	sub	sp, #4
 800064a:	4780      	blx	r0
 800064c:	b001      	add	sp, #4
 800064e:	bd00      	pop	{pc}

08000650 <DSD0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 8000650:	e7fe      	b.n	8000650 <DSD0_1_IRQHandler>

08000652 <DSD0_1_IRQHandler_Veneer>:
 8000652:	f8df 0490 	ldr.w	r0, [pc, #1168]	; 8000ae4 <AllowPLLInitByStartup+0xa6>
 8000656:	b500      	push	{lr}
 8000658:	b081      	sub	sp, #4
 800065a:	4780      	blx	r0
 800065c:	b001      	add	sp, #4
 800065e:	bd00      	pop	{pc}

08000660 <DSD0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 8000660:	e7fe      	b.n	8000660 <DSD0_2_IRQHandler>

08000662 <DSD0_2_IRQHandler_Veneer>:
 8000662:	f8df 0484 	ldr.w	r0, [pc, #1156]	; 8000ae8 <AllowPLLInitByStartup+0xaa>
 8000666:	b500      	push	{lr}
 8000668:	b081      	sub	sp, #4
 800066a:	4780      	blx	r0
 800066c:	b001      	add	sp, #4
 800066e:	bd00      	pop	{pc}

08000670 <DSD0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 8000670:	e7fe      	b.n	8000670 <DSD0_3_IRQHandler>

08000672 <DSD0_3_IRQHandler_Veneer>:
 8000672:	f8df 0478 	ldr.w	r0, [pc, #1144]	; 8000aec <AllowPLLInitByStartup+0xae>
 8000676:	b500      	push	{lr}
 8000678:	b081      	sub	sp, #4
 800067a:	4780      	blx	r0
 800067c:	b001      	add	sp, #4
 800067e:	bd00      	pop	{pc}

08000680 <DSD0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 8000680:	e7fe      	b.n	8000680 <DSD0_4_IRQHandler>

08000682 <DSD0_4_IRQHandler_Veneer>:
 8000682:	f8df 046c 	ldr.w	r0, [pc, #1132]	; 8000af0 <AllowPLLInitByStartup+0xb2>
 8000686:	b500      	push	{lr}
 8000688:	b081      	sub	sp, #4
 800068a:	4780      	blx	r0
 800068c:	b001      	add	sp, #4
 800068e:	bd00      	pop	{pc}

08000690 <DSD0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 8000690:	e7fe      	b.n	8000690 <DSD0_5_IRQHandler>

08000692 <DSD0_5_IRQHandler_Veneer>:
 8000692:	f8df 0460 	ldr.w	r0, [pc, #1120]	; 8000af4 <AllowPLLInitByStartup+0xb6>
 8000696:	b500      	push	{lr}
 8000698:	b081      	sub	sp, #4
 800069a:	4780      	blx	r0
 800069c:	b001      	add	sp, #4
 800069e:	bd00      	pop	{pc}

080006a0 <DSD0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 80006a0:	e7fe      	b.n	80006a0 <DSD0_6_IRQHandler>

080006a2 <DSD0_6_IRQHandler_Veneer>:
 80006a2:	f8df 0454 	ldr.w	r0, [pc, #1108]	; 8000af8 <AllowPLLInitByStartup+0xba>
 80006a6:	b500      	push	{lr}
 80006a8:	b081      	sub	sp, #4
 80006aa:	4780      	blx	r0
 80006ac:	b001      	add	sp, #4
 80006ae:	bd00      	pop	{pc}

080006b0 <DSD0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 80006b0:	e7fe      	b.n	80006b0 <DSD0_7_IRQHandler>

080006b2 <DSD0_7_IRQHandler_Veneer>:
 80006b2:	f8df 0448 	ldr.w	r0, [pc, #1096]	; 8000afc <AllowPLLInitByStartup+0xbe>
 80006b6:	b500      	push	{lr}
 80006b8:	b081      	sub	sp, #4
 80006ba:	4780      	blx	r0
 80006bc:	b001      	add	sp, #4
 80006be:	bd00      	pop	{pc}

080006c0 <DAC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 80006c0:	e7fe      	b.n	80006c0 <DAC0_0_IRQHandler>

080006c2 <DAC0_0_IRQHandler_Veneer>:
 80006c2:	f8df 043c 	ldr.w	r0, [pc, #1084]	; 8000b00 <AllowPLLInitByStartup+0xc2>
 80006c6:	b500      	push	{lr}
 80006c8:	b081      	sub	sp, #4
 80006ca:	4780      	blx	r0
 80006cc:	b001      	add	sp, #4
 80006ce:	bd00      	pop	{pc}

080006d0 <DAC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 80006d0:	e7fe      	b.n	80006d0 <DAC0_1_IRQHandler>

080006d2 <DAC0_1_IRQHandler_Veneer>:
 80006d2:	f8df 0430 	ldr.w	r0, [pc, #1072]	; 8000b04 <AllowPLLInitByStartup+0xc6>
 80006d6:	b500      	push	{lr}
 80006d8:	b081      	sub	sp, #4
 80006da:	4780      	blx	r0
 80006dc:	b001      	add	sp, #4
 80006de:	bd00      	pop	{pc}

080006e0 <CCU40_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 80006e0:	e7fe      	b.n	80006e0 <CCU40_0_IRQHandler>

080006e2 <CCU40_0_IRQHandler_Veneer>:
 80006e2:	f8df 0424 	ldr.w	r0, [pc, #1060]	; 8000b08 <AllowPLLInitByStartup+0xca>
 80006e6:	b500      	push	{lr}
 80006e8:	b081      	sub	sp, #4
 80006ea:	4780      	blx	r0
 80006ec:	b001      	add	sp, #4
 80006ee:	bd00      	pop	{pc}

080006f0 <CCU40_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 80006f0:	e7fe      	b.n	80006f0 <CCU40_1_IRQHandler>

080006f2 <CCU40_1_IRQHandler_Veneer>:
 80006f2:	f8df 0418 	ldr.w	r0, [pc, #1048]	; 8000b0c <AllowPLLInitByStartup+0xce>
 80006f6:	b500      	push	{lr}
 80006f8:	b081      	sub	sp, #4
 80006fa:	4780      	blx	r0
 80006fc:	b001      	add	sp, #4
 80006fe:	bd00      	pop	{pc}

08000700 <CCU40_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 8000700:	e7fe      	b.n	8000700 <CCU40_2_IRQHandler>

08000702 <CCU40_2_IRQHandler_Veneer>:
 8000702:	f8df 040c 	ldr.w	r0, [pc, #1036]	; 8000b10 <AllowPLLInitByStartup+0xd2>
 8000706:	b500      	push	{lr}
 8000708:	b081      	sub	sp, #4
 800070a:	4780      	blx	r0
 800070c:	b001      	add	sp, #4
 800070e:	bd00      	pop	{pc}

08000710 <CCU40_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 8000710:	e7fe      	b.n	8000710 <CCU40_3_IRQHandler>

08000712 <CCU40_3_IRQHandler_Veneer>:
 8000712:	f8df 0400 	ldr.w	r0, [pc, #1024]	; 8000b14 <AllowPLLInitByStartup+0xd6>
 8000716:	b500      	push	{lr}
 8000718:	b081      	sub	sp, #4
 800071a:	4780      	blx	r0
 800071c:	b001      	add	sp, #4
 800071e:	bd00      	pop	{pc}

08000720 <CCU41_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 8000720:	e7fe      	b.n	8000720 <CCU41_0_IRQHandler>

08000722 <CCU41_0_IRQHandler_Veneer>:
 8000722:	48fd      	ldr	r0, [pc, #1012]	; (8000b18 <AllowPLLInitByStartup+0xda>)
 8000724:	b500      	push	{lr}
 8000726:	b081      	sub	sp, #4
 8000728:	4780      	blx	r0
 800072a:	b001      	add	sp, #4
 800072c:	bd00      	pop	{pc}

0800072e <CCU41_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 800072e:	e7fe      	b.n	800072e <CCU41_1_IRQHandler>

08000730 <CCU41_1_IRQHandler_Veneer>:
 8000730:	48fa      	ldr	r0, [pc, #1000]	; (8000b1c <AllowPLLInitByStartup+0xde>)
 8000732:	b500      	push	{lr}
 8000734:	b081      	sub	sp, #4
 8000736:	4780      	blx	r0
 8000738:	b001      	add	sp, #4
 800073a:	bd00      	pop	{pc}

0800073c <CCU41_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 800073c:	e7fe      	b.n	800073c <CCU41_2_IRQHandler>

0800073e <CCU41_2_IRQHandler_Veneer>:
 800073e:	48f8      	ldr	r0, [pc, #992]	; (8000b20 <AllowPLLInitByStartup+0xe2>)
 8000740:	b500      	push	{lr}
 8000742:	b081      	sub	sp, #4
 8000744:	4780      	blx	r0
 8000746:	b001      	add	sp, #4
 8000748:	bd00      	pop	{pc}

0800074a <CCU41_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 800074a:	e7fe      	b.n	800074a <CCU41_3_IRQHandler>

0800074c <CCU41_3_IRQHandler_Veneer>:
 800074c:	48f5      	ldr	r0, [pc, #980]	; (8000b24 <AllowPLLInitByStartup+0xe6>)
 800074e:	b500      	push	{lr}
 8000750:	b081      	sub	sp, #4
 8000752:	4780      	blx	r0
 8000754:	b001      	add	sp, #4
 8000756:	bd00      	pop	{pc}

08000758 <CCU42_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 8000758:	e7fe      	b.n	8000758 <CCU42_0_IRQHandler>

0800075a <CCU42_0_IRQHandler_Veneer>:
 800075a:	48f3      	ldr	r0, [pc, #972]	; (8000b28 <AllowPLLInitByStartup+0xea>)
 800075c:	b500      	push	{lr}
 800075e:	b081      	sub	sp, #4
 8000760:	4780      	blx	r0
 8000762:	b001      	add	sp, #4
 8000764:	bd00      	pop	{pc}

08000766 <CCU42_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 8000766:	e7fe      	b.n	8000766 <CCU42_1_IRQHandler>

08000768 <CCU42_1_IRQHandler_Veneer>:
 8000768:	48f0      	ldr	r0, [pc, #960]	; (8000b2c <AllowPLLInitByStartup+0xee>)
 800076a:	b500      	push	{lr}
 800076c:	b081      	sub	sp, #4
 800076e:	4780      	blx	r0
 8000770:	b001      	add	sp, #4
 8000772:	bd00      	pop	{pc}

08000774 <CCU42_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 8000774:	e7fe      	b.n	8000774 <CCU42_2_IRQHandler>

08000776 <CCU42_2_IRQHandler_Veneer>:
 8000776:	48ee      	ldr	r0, [pc, #952]	; (8000b30 <AllowPLLInitByStartup+0xf2>)
 8000778:	b500      	push	{lr}
 800077a:	b081      	sub	sp, #4
 800077c:	4780      	blx	r0
 800077e:	b001      	add	sp, #4
 8000780:	bd00      	pop	{pc}

08000782 <CCU42_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 8000782:	e7fe      	b.n	8000782 <CCU42_3_IRQHandler>

08000784 <CCU42_3_IRQHandler_Veneer>:
 8000784:	48eb      	ldr	r0, [pc, #940]	; (8000b34 <AllowPLLInitByStartup+0xf6>)
 8000786:	b500      	push	{lr}
 8000788:	b081      	sub	sp, #4
 800078a:	4780      	blx	r0
 800078c:	b001      	add	sp, #4
 800078e:	bd00      	pop	{pc}

08000790 <CCU43_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 8000790:	e7fe      	b.n	8000790 <CCU43_0_IRQHandler>

08000792 <CCU43_0_IRQHandler_Veneer>:
 8000792:	48e9      	ldr	r0, [pc, #932]	; (8000b38 <AllowPLLInitByStartup+0xfa>)
 8000794:	b500      	push	{lr}
 8000796:	b081      	sub	sp, #4
 8000798:	4780      	blx	r0
 800079a:	b001      	add	sp, #4
 800079c:	bd00      	pop	{pc}

0800079e <CCU43_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 800079e:	e7fe      	b.n	800079e <CCU43_1_IRQHandler>

080007a0 <CCU43_1_IRQHandler_Veneer>:
 80007a0:	48e6      	ldr	r0, [pc, #920]	; (8000b3c <AllowPLLInitByStartup+0xfe>)
 80007a2:	b500      	push	{lr}
 80007a4:	b081      	sub	sp, #4
 80007a6:	4780      	blx	r0
 80007a8:	b001      	add	sp, #4
 80007aa:	bd00      	pop	{pc}

080007ac <CCU43_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 80007ac:	e7fe      	b.n	80007ac <CCU43_2_IRQHandler>

080007ae <CCU43_2_IRQHandler_Veneer>:
 80007ae:	48e4      	ldr	r0, [pc, #912]	; (8000b40 <AllowPLLInitByStartup+0x102>)
 80007b0:	b500      	push	{lr}
 80007b2:	b081      	sub	sp, #4
 80007b4:	4780      	blx	r0
 80007b6:	b001      	add	sp, #4
 80007b8:	bd00      	pop	{pc}

080007ba <CCU43_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 80007ba:	e7fe      	b.n	80007ba <CCU43_3_IRQHandler>

080007bc <CCU43_3_IRQHandler_Veneer>:
 80007bc:	48e1      	ldr	r0, [pc, #900]	; (8000b44 <AllowPLLInitByStartup+0x106>)
 80007be:	b500      	push	{lr}
 80007c0:	b081      	sub	sp, #4
 80007c2:	4780      	blx	r0
 80007c4:	b001      	add	sp, #4
 80007c6:	bd00      	pop	{pc}

080007c8 <CCU80_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 80007c8:	e7fe      	b.n	80007c8 <CCU80_0_IRQHandler>

080007ca <CCU80_0_IRQHandler_Veneer>:
 80007ca:	48df      	ldr	r0, [pc, #892]	; (8000b48 <AllowPLLInitByStartup+0x10a>)
 80007cc:	b500      	push	{lr}
 80007ce:	b081      	sub	sp, #4
 80007d0:	4780      	blx	r0
 80007d2:	b001      	add	sp, #4
 80007d4:	bd00      	pop	{pc}

080007d6 <CCU80_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 80007d6:	e7fe      	b.n	80007d6 <CCU80_1_IRQHandler>

080007d8 <CCU80_1_IRQHandler_Veneer>:
 80007d8:	48dc      	ldr	r0, [pc, #880]	; (8000b4c <AllowPLLInitByStartup+0x10e>)
 80007da:	b500      	push	{lr}
 80007dc:	b081      	sub	sp, #4
 80007de:	4780      	blx	r0
 80007e0:	b001      	add	sp, #4
 80007e2:	bd00      	pop	{pc}

080007e4 <CCU80_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 80007e4:	e7fe      	b.n	80007e4 <CCU80_2_IRQHandler>

080007e6 <CCU80_2_IRQHandler_Veneer>:
 80007e6:	48da      	ldr	r0, [pc, #872]	; (8000b50 <AllowPLLInitByStartup+0x112>)
 80007e8:	b500      	push	{lr}
 80007ea:	b081      	sub	sp, #4
 80007ec:	4780      	blx	r0
 80007ee:	b001      	add	sp, #4
 80007f0:	bd00      	pop	{pc}

080007f2 <CCU80_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 80007f2:	e7fe      	b.n	80007f2 <CCU80_3_IRQHandler>

080007f4 <CCU80_3_IRQHandler_Veneer>:
 80007f4:	48d7      	ldr	r0, [pc, #860]	; (8000b54 <AllowPLLInitByStartup+0x116>)
 80007f6:	b500      	push	{lr}
 80007f8:	b081      	sub	sp, #4
 80007fa:	4780      	blx	r0
 80007fc:	b001      	add	sp, #4
 80007fe:	bd00      	pop	{pc}

08000800 <CCU81_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 8000800:	e7fe      	b.n	8000800 <CCU81_0_IRQHandler>

08000802 <CCU81_0_IRQHandler_Veneer>:
 8000802:	48d5      	ldr	r0, [pc, #852]	; (8000b58 <AllowPLLInitByStartup+0x11a>)
 8000804:	b500      	push	{lr}
 8000806:	b081      	sub	sp, #4
 8000808:	4780      	blx	r0
 800080a:	b001      	add	sp, #4
 800080c:	bd00      	pop	{pc}

0800080e <CCU81_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 800080e:	e7fe      	b.n	800080e <CCU81_1_IRQHandler>

08000810 <CCU81_1_IRQHandler_Veneer>:
 8000810:	48d2      	ldr	r0, [pc, #840]	; (8000b5c <AllowPLLInitByStartup+0x11e>)
 8000812:	b500      	push	{lr}
 8000814:	b081      	sub	sp, #4
 8000816:	4780      	blx	r0
 8000818:	b001      	add	sp, #4
 800081a:	bd00      	pop	{pc}

0800081c <CCU81_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 800081c:	e7fe      	b.n	800081c <CCU81_2_IRQHandler>

0800081e <CCU81_2_IRQHandler_Veneer>:
 800081e:	48d0      	ldr	r0, [pc, #832]	; (8000b60 <AllowPLLInitByStartup+0x122>)
 8000820:	b500      	push	{lr}
 8000822:	b081      	sub	sp, #4
 8000824:	4780      	blx	r0
 8000826:	b001      	add	sp, #4
 8000828:	bd00      	pop	{pc}

0800082a <CCU81_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 800082a:	e7fe      	b.n	800082a <CCU81_3_IRQHandler>

0800082c <CCU81_3_IRQHandler_Veneer>:
 800082c:	48cd      	ldr	r0, [pc, #820]	; (8000b64 <AllowPLLInitByStartup+0x126>)
 800082e:	b500      	push	{lr}
 8000830:	b081      	sub	sp, #4
 8000832:	4780      	blx	r0
 8000834:	b001      	add	sp, #4
 8000836:	bd00      	pop	{pc}

08000838 <POSIF0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 8000838:	e7fe      	b.n	8000838 <POSIF0_0_IRQHandler>

0800083a <POSIF0_0_IRQHandler_Veneer>:
 800083a:	48cb      	ldr	r0, [pc, #812]	; (8000b68 <AllowPLLInitByStartup+0x12a>)
 800083c:	b500      	push	{lr}
 800083e:	b081      	sub	sp, #4
 8000840:	4780      	blx	r0
 8000842:	b001      	add	sp, #4
 8000844:	bd00      	pop	{pc}

08000846 <POSIF0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 8000846:	e7fe      	b.n	8000846 <POSIF0_1_IRQHandler>

08000848 <POSIF0_1_IRQHandler_Veneer>:
 8000848:	48c8      	ldr	r0, [pc, #800]	; (8000b6c <AllowPLLInitByStartup+0x12e>)
 800084a:	b500      	push	{lr}
 800084c:	b081      	sub	sp, #4
 800084e:	4780      	blx	r0
 8000850:	b001      	add	sp, #4
 8000852:	bd00      	pop	{pc}

08000854 <POSIF1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 8000854:	e7fe      	b.n	8000854 <POSIF1_0_IRQHandler>

08000856 <POSIF1_0_IRQHandler_Veneer>:
 8000856:	48c6      	ldr	r0, [pc, #792]	; (8000b70 <AllowPLLInitByStartup+0x132>)
 8000858:	b500      	push	{lr}
 800085a:	b081      	sub	sp, #4
 800085c:	4780      	blx	r0
 800085e:	b001      	add	sp, #4
 8000860:	bd00      	pop	{pc}

08000862 <POSIF1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 8000862:	e7fe      	b.n	8000862 <POSIF1_1_IRQHandler>

08000864 <POSIF1_1_IRQHandler_Veneer>:
 8000864:	48c3      	ldr	r0, [pc, #780]	; (8000b74 <AllowPLLInitByStartup+0x136>)
 8000866:	b500      	push	{lr}
 8000868:	b081      	sub	sp, #4
 800086a:	4780      	blx	r0
 800086c:	b001      	add	sp, #4
 800086e:	bd00      	pop	{pc}

08000870 <CAN0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 8000870:	e7fe      	b.n	8000870 <CAN0_0_IRQHandler>

08000872 <CAN0_0_IRQHandler_Veneer>:
 8000872:	48c1      	ldr	r0, [pc, #772]	; (8000b78 <AllowPLLInitByStartup+0x13a>)
 8000874:	b500      	push	{lr}
 8000876:	b081      	sub	sp, #4
 8000878:	4780      	blx	r0
 800087a:	b001      	add	sp, #4
 800087c:	bd00      	pop	{pc}

0800087e <CAN0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 800087e:	e7fe      	b.n	800087e <CAN0_1_IRQHandler>

08000880 <CAN0_1_IRQHandler_Veneer>:
 8000880:	48be      	ldr	r0, [pc, #760]	; (8000b7c <AllowPLLInitByStartup+0x13e>)
 8000882:	b500      	push	{lr}
 8000884:	b081      	sub	sp, #4
 8000886:	4780      	blx	r0
 8000888:	b001      	add	sp, #4
 800088a:	bd00      	pop	{pc}

0800088c <CAN0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 800088c:	e7fe      	b.n	800088c <CAN0_2_IRQHandler>

0800088e <CAN0_2_IRQHandler_Veneer>:
 800088e:	48bc      	ldr	r0, [pc, #752]	; (8000b80 <AllowPLLInitByStartup+0x142>)
 8000890:	b500      	push	{lr}
 8000892:	b081      	sub	sp, #4
 8000894:	4780      	blx	r0
 8000896:	b001      	add	sp, #4
 8000898:	bd00      	pop	{pc}

0800089a <CAN0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 800089a:	e7fe      	b.n	800089a <CAN0_3_IRQHandler>

0800089c <CAN0_3_IRQHandler_Veneer>:
 800089c:	48b9      	ldr	r0, [pc, #740]	; (8000b84 <AllowPLLInitByStartup+0x146>)
 800089e:	b500      	push	{lr}
 80008a0:	b081      	sub	sp, #4
 80008a2:	4780      	blx	r0
 80008a4:	b001      	add	sp, #4
 80008a6:	bd00      	pop	{pc}

080008a8 <CAN0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 80008a8:	e7fe      	b.n	80008a8 <CAN0_4_IRQHandler>

080008aa <CAN0_4_IRQHandler_Veneer>:
 80008aa:	48b7      	ldr	r0, [pc, #732]	; (8000b88 <AllowPLLInitByStartup+0x14a>)
 80008ac:	b500      	push	{lr}
 80008ae:	b081      	sub	sp, #4
 80008b0:	4780      	blx	r0
 80008b2:	b001      	add	sp, #4
 80008b4:	bd00      	pop	{pc}

080008b6 <CAN0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 80008b6:	e7fe      	b.n	80008b6 <CAN0_5_IRQHandler>

080008b8 <CAN0_5_IRQHandler_Veneer>:
 80008b8:	48b4      	ldr	r0, [pc, #720]	; (8000b8c <AllowPLLInitByStartup+0x14e>)
 80008ba:	b500      	push	{lr}
 80008bc:	b081      	sub	sp, #4
 80008be:	4780      	blx	r0
 80008c0:	b001      	add	sp, #4
 80008c2:	bd00      	pop	{pc}

080008c4 <CAN0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 80008c4:	e7fe      	b.n	80008c4 <CAN0_6_IRQHandler>

080008c6 <CAN0_6_IRQHandler_Veneer>:
 80008c6:	48b2      	ldr	r0, [pc, #712]	; (8000b90 <AllowPLLInitByStartup+0x152>)
 80008c8:	b500      	push	{lr}
 80008ca:	b081      	sub	sp, #4
 80008cc:	4780      	blx	r0
 80008ce:	b001      	add	sp, #4
 80008d0:	bd00      	pop	{pc}

080008d2 <CAN0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 80008d2:	e7fe      	b.n	80008d2 <CAN0_7_IRQHandler>

080008d4 <CAN0_7_IRQHandler_Veneer>:
 80008d4:	48af      	ldr	r0, [pc, #700]	; (8000b94 <AllowPLLInitByStartup+0x156>)
 80008d6:	b500      	push	{lr}
 80008d8:	b081      	sub	sp, #4
 80008da:	4780      	blx	r0
 80008dc:	b001      	add	sp, #4
 80008de:	bd00      	pop	{pc}

080008e0 <USIC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 80008e0:	e7fe      	b.n	80008e0 <USIC0_0_IRQHandler>

080008e2 <USIC0_0_IRQHandler_Veneer>:
 80008e2:	48ad      	ldr	r0, [pc, #692]	; (8000b98 <AllowPLLInitByStartup+0x15a>)
 80008e4:	b500      	push	{lr}
 80008e6:	b081      	sub	sp, #4
 80008e8:	4780      	blx	r0
 80008ea:	b001      	add	sp, #4
 80008ec:	bd00      	pop	{pc}

080008ee <USIC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 80008ee:	e7fe      	b.n	80008ee <USIC0_1_IRQHandler>

080008f0 <USIC0_1_IRQHandler_Veneer>:
 80008f0:	48aa      	ldr	r0, [pc, #680]	; (8000b9c <AllowPLLInitByStartup+0x15e>)
 80008f2:	b500      	push	{lr}
 80008f4:	b081      	sub	sp, #4
 80008f6:	4780      	blx	r0
 80008f8:	b001      	add	sp, #4
 80008fa:	bd00      	pop	{pc}

080008fc <USIC0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 80008fc:	e7fe      	b.n	80008fc <USIC0_2_IRQHandler>

080008fe <USIC0_2_IRQHandler_Veneer>:
 80008fe:	48a8      	ldr	r0, [pc, #672]	; (8000ba0 <AllowPLLInitByStartup+0x162>)
 8000900:	b500      	push	{lr}
 8000902:	b081      	sub	sp, #4
 8000904:	4780      	blx	r0
 8000906:	b001      	add	sp, #4
 8000908:	bd00      	pop	{pc}

0800090a <USIC0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 800090a:	e7fe      	b.n	800090a <USIC0_3_IRQHandler>

0800090c <USIC0_3_IRQHandler_Veneer>:
 800090c:	48a5      	ldr	r0, [pc, #660]	; (8000ba4 <AllowPLLInitByStartup+0x166>)
 800090e:	b500      	push	{lr}
 8000910:	b081      	sub	sp, #4
 8000912:	4780      	blx	r0
 8000914:	b001      	add	sp, #4
 8000916:	bd00      	pop	{pc}

08000918 <USIC0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 8000918:	e7fe      	b.n	8000918 <USIC0_4_IRQHandler>

0800091a <USIC0_4_IRQHandler_Veneer>:
 800091a:	48a3      	ldr	r0, [pc, #652]	; (8000ba8 <AllowPLLInitByStartup+0x16a>)
 800091c:	b500      	push	{lr}
 800091e:	b081      	sub	sp, #4
 8000920:	4780      	blx	r0
 8000922:	b001      	add	sp, #4
 8000924:	bd00      	pop	{pc}

08000926 <USIC0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 8000926:	e7fe      	b.n	8000926 <USIC0_5_IRQHandler>

08000928 <USIC0_5_IRQHandler_Veneer>:
 8000928:	48a0      	ldr	r0, [pc, #640]	; (8000bac <AllowPLLInitByStartup+0x16e>)
 800092a:	b500      	push	{lr}
 800092c:	b081      	sub	sp, #4
 800092e:	4780      	blx	r0
 8000930:	b001      	add	sp, #4
 8000932:	bd00      	pop	{pc}

08000934 <USIC1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 8000934:	e7fe      	b.n	8000934 <USIC1_0_IRQHandler>

08000936 <USIC1_0_IRQHandler_Veneer>:
 8000936:	489e      	ldr	r0, [pc, #632]	; (8000bb0 <AllowPLLInitByStartup+0x172>)
 8000938:	b500      	push	{lr}
 800093a:	b081      	sub	sp, #4
 800093c:	4780      	blx	r0
 800093e:	b001      	add	sp, #4
 8000940:	bd00      	pop	{pc}

08000942 <USIC1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 8000942:	e7fe      	b.n	8000942 <USIC1_1_IRQHandler>

08000944 <USIC1_1_IRQHandler_Veneer>:
 8000944:	489b      	ldr	r0, [pc, #620]	; (8000bb4 <AllowPLLInitByStartup+0x176>)
 8000946:	b500      	push	{lr}
 8000948:	b081      	sub	sp, #4
 800094a:	4780      	blx	r0
 800094c:	b001      	add	sp, #4
 800094e:	bd00      	pop	{pc}

08000950 <USIC1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 8000950:	e7fe      	b.n	8000950 <USIC1_2_IRQHandler>

08000952 <USIC1_2_IRQHandler_Veneer>:
 8000952:	4899      	ldr	r0, [pc, #612]	; (8000bb8 <AllowPLLInitByStartup+0x17a>)
 8000954:	b500      	push	{lr}
 8000956:	b081      	sub	sp, #4
 8000958:	4780      	blx	r0
 800095a:	b001      	add	sp, #4
 800095c:	bd00      	pop	{pc}

0800095e <USIC1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 800095e:	e7fe      	b.n	800095e <USIC1_3_IRQHandler>

08000960 <USIC1_3_IRQHandler_Veneer>:
 8000960:	4896      	ldr	r0, [pc, #600]	; (8000bbc <AllowPLLInitByStartup+0x17e>)
 8000962:	b500      	push	{lr}
 8000964:	b081      	sub	sp, #4
 8000966:	4780      	blx	r0
 8000968:	b001      	add	sp, #4
 800096a:	bd00      	pop	{pc}

0800096c <USIC1_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 800096c:	e7fe      	b.n	800096c <USIC1_4_IRQHandler>

0800096e <USIC1_4_IRQHandler_Veneer>:
 800096e:	4894      	ldr	r0, [pc, #592]	; (8000bc0 <AllowPLLInitByStartup+0x182>)
 8000970:	b500      	push	{lr}
 8000972:	b081      	sub	sp, #4
 8000974:	4780      	blx	r0
 8000976:	b001      	add	sp, #4
 8000978:	bd00      	pop	{pc}

0800097a <USIC1_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 800097a:	e7fe      	b.n	800097a <USIC1_5_IRQHandler>

0800097c <USIC1_5_IRQHandler_Veneer>:
 800097c:	4891      	ldr	r0, [pc, #580]	; (8000bc4 <AllowPLLInitByStartup+0x186>)
 800097e:	b500      	push	{lr}
 8000980:	b081      	sub	sp, #4
 8000982:	4780      	blx	r0
 8000984:	b001      	add	sp, #4
 8000986:	bd00      	pop	{pc}

08000988 <USIC2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 8000988:	e7fe      	b.n	8000988 <USIC2_0_IRQHandler>

0800098a <USIC2_0_IRQHandler_Veneer>:
 800098a:	488f      	ldr	r0, [pc, #572]	; (8000bc8 <AllowPLLInitByStartup+0x18a>)
 800098c:	b500      	push	{lr}
 800098e:	b081      	sub	sp, #4
 8000990:	4780      	blx	r0
 8000992:	b001      	add	sp, #4
 8000994:	bd00      	pop	{pc}

08000996 <USIC2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 8000996:	e7fe      	b.n	8000996 <USIC2_1_IRQHandler>

08000998 <USIC2_1_IRQHandler_Veneer>:
 8000998:	488c      	ldr	r0, [pc, #560]	; (8000bcc <AllowPLLInitByStartup+0x18e>)
 800099a:	b500      	push	{lr}
 800099c:	b081      	sub	sp, #4
 800099e:	4780      	blx	r0
 80009a0:	b001      	add	sp, #4
 80009a2:	bd00      	pop	{pc}

080009a4 <USIC2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 80009a4:	e7fe      	b.n	80009a4 <USIC2_2_IRQHandler>

080009a6 <USIC2_2_IRQHandler_Veneer>:
 80009a6:	488a      	ldr	r0, [pc, #552]	; (8000bd0 <AllowPLLInitByStartup+0x192>)
 80009a8:	b500      	push	{lr}
 80009aa:	b081      	sub	sp, #4
 80009ac:	4780      	blx	r0
 80009ae:	b001      	add	sp, #4
 80009b0:	bd00      	pop	{pc}

080009b2 <USIC2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 80009b2:	e7fe      	b.n	80009b2 <USIC2_3_IRQHandler>

080009b4 <USIC2_3_IRQHandler_Veneer>:
 80009b4:	4887      	ldr	r0, [pc, #540]	; (8000bd4 <AllowPLLInitByStartup+0x196>)
 80009b6:	b500      	push	{lr}
 80009b8:	b081      	sub	sp, #4
 80009ba:	4780      	blx	r0
 80009bc:	b001      	add	sp, #4
 80009be:	bd00      	pop	{pc}

080009c0 <USIC2_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 80009c0:	e7fe      	b.n	80009c0 <USIC2_4_IRQHandler>

080009c2 <USIC2_4_IRQHandler_Veneer>:
 80009c2:	4885      	ldr	r0, [pc, #532]	; (8000bd8 <AllowPLLInitByStartup+0x19a>)
 80009c4:	b500      	push	{lr}
 80009c6:	b081      	sub	sp, #4
 80009c8:	4780      	blx	r0
 80009ca:	b001      	add	sp, #4
 80009cc:	bd00      	pop	{pc}

080009ce <USIC2_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 80009ce:	e7fe      	b.n	80009ce <USIC2_5_IRQHandler>

080009d0 <USIC2_5_IRQHandler_Veneer>:
 80009d0:	4882      	ldr	r0, [pc, #520]	; (8000bdc <AllowPLLInitByStartup+0x19e>)
 80009d2:	b500      	push	{lr}
 80009d4:	b081      	sub	sp, #4
 80009d6:	4780      	blx	r0
 80009d8:	b001      	add	sp, #4
 80009da:	bd00      	pop	{pc}

080009dc <LEDTS0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 80009dc:	e7fe      	b.n	80009dc <LEDTS0_0_IRQHandler>

080009de <LEDTS0_0_IRQHandler_Veneer>:
 80009de:	4880      	ldr	r0, [pc, #512]	; (8000be0 <AllowPLLInitByStartup+0x1a2>)
 80009e0:	b500      	push	{lr}
 80009e2:	b081      	sub	sp, #4
 80009e4:	4780      	blx	r0
 80009e6:	b001      	add	sp, #4
 80009e8:	bd00      	pop	{pc}

080009ea <FCE0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 80009ea:	e7fe      	b.n	80009ea <FCE0_0_IRQHandler>

080009ec <FCE0_0_IRQHandler_Veneer>:
 80009ec:	487d      	ldr	r0, [pc, #500]	; (8000be4 <AllowPLLInitByStartup+0x1a6>)
 80009ee:	b500      	push	{lr}
 80009f0:	b081      	sub	sp, #4
 80009f2:	4780      	blx	r0
 80009f4:	b001      	add	sp, #4
 80009f6:	bd00      	pop	{pc}

080009f8 <GPDMA0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 80009f8:	e7fe      	b.n	80009f8 <GPDMA0_0_IRQHandler>

080009fa <GPDMA0_0_IRQHandler_Veneer>:
 80009fa:	487b      	ldr	r0, [pc, #492]	; (8000be8 <AllowPLLInitByStartup+0x1aa>)
 80009fc:	b500      	push	{lr}
 80009fe:	b081      	sub	sp, #4
 8000a00:	4780      	blx	r0
 8000a02:	b001      	add	sp, #4
 8000a04:	bd00      	pop	{pc}

08000a06 <SDMMC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 8000a06:	e7fe      	b.n	8000a06 <SDMMC0_0_IRQHandler>

08000a08 <SDMMC0_0_IRQHandler_Veneer>:
 8000a08:	4878      	ldr	r0, [pc, #480]	; (8000bec <AllowPLLInitByStartup+0x1ae>)
 8000a0a:	b500      	push	{lr}
 8000a0c:	b081      	sub	sp, #4
 8000a0e:	4780      	blx	r0
 8000a10:	b001      	add	sp, #4
 8000a12:	bd00      	pop	{pc}

08000a14 <USB0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 8000a14:	e7fe      	b.n	8000a14 <USB0_0_IRQHandler>

08000a16 <USB0_0_IRQHandler_Veneer>:
 8000a16:	4876      	ldr	r0, [pc, #472]	; (8000bf0 <AllowPLLInitByStartup+0x1b2>)
 8000a18:	b500      	push	{lr}
 8000a1a:	b081      	sub	sp, #4
 8000a1c:	4780      	blx	r0
 8000a1e:	b001      	add	sp, #4
 8000a20:	bd00      	pop	{pc}

08000a22 <ETH0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 8000a22:	e7fe      	b.n	8000a22 <ETH0_0_IRQHandler>

08000a24 <ETH0_0_IRQHandler_Veneer>:
 8000a24:	4873      	ldr	r0, [pc, #460]	; (8000bf4 <AllowPLLInitByStartup+0x1b6>)
 8000a26:	b500      	push	{lr}
 8000a28:	b081      	sub	sp, #4
 8000a2a:	4780      	blx	r0
 8000a2c:	b001      	add	sp, #4
 8000a2e:	bd00      	pop	{pc}

08000a30 <GPDMA1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 8000a30:	e7fe      	b.n	8000a30 <GPDMA1_0_IRQHandler>

08000a32 <GPDMA1_0_IRQHandler_Veneer>:
 8000a32:	4871      	ldr	r0, [pc, #452]	; (8000bf8 <AllowPLLInitByStartup+0x1ba>)
 8000a34:	b500      	push	{lr}
 8000a36:	b081      	sub	sp, #4
 8000a38:	4780      	blx	r0
 8000a3a:	b001      	add	sp, #4
 8000a3c:	bd00      	pop	{pc}

08000a3e <AllowPLLInitByStartup>:
   returns FALSE indicating that the code engine has performed the clock setup
*/   
    .weak   AllowPLLInitByStartup
    .type   AllowPLLInitByStartup, %function
AllowPLLInitByStartup:
    MOV R0,#1
 8000a3e:	f04f 0001 	mov.w	r0, #1
    BX LR
 8000a42:	4770      	bx	lr
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 8000a44:	080003d1 	.word	0x080003d1
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 8000a48:	080003e1 	.word	0x080003e1
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 8000a4c:	080003f1 	.word	0x080003f1
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 8000a50:	08000401 	.word	0x08000401
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 8000a54:	08000411 	.word	0x08000411
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 8000a58:	08000421 	.word	0x08000421
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 8000a5c:	08000431 	.word	0x08000431
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 8000a60:	08000441 	.word	0x08000441
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 8000a64:	08000451 	.word	0x08000451
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 8000a68:	08000461 	.word	0x08000461
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 8000a6c:	08000471 	.word	0x08000471
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 8000a70:	08000481 	.word	0x08000481
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 8000a74:	08000491 	.word	0x08000491
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 8000a78:	080004a1 	.word	0x080004a1
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 8000a7c:	080004b1 	.word	0x080004b1
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 8000a80:	080004c1 	.word	0x080004c1
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 8000a84:	080004d1 	.word	0x080004d1
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 8000a88:	080004e1 	.word	0x080004e1
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 8000a8c:	080004f1 	.word	0x080004f1
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 8000a90:	08000501 	.word	0x08000501
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 8000a94:	08000511 	.word	0x08000511
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 8000a98:	08000521 	.word	0x08000521
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 8000a9c:	08000531 	.word	0x08000531
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 8000aa0:	08000541 	.word	0x08000541
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 8000aa4:	08000551 	.word	0x08000551
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 8000aa8:	08000561 	.word	0x08000561
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 8000aac:	08000571 	.word	0x08000571
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 8000ab0:	08000581 	.word	0x08000581
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 8000ab4:	08000591 	.word	0x08000591
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 8000ab8:	080005a1 	.word	0x080005a1
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 8000abc:	080005b1 	.word	0x080005b1
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 8000ac0:	080005c1 	.word	0x080005c1
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 8000ac4:	080005d1 	.word	0x080005d1
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 8000ac8:	080005e1 	.word	0x080005e1
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 8000acc:	080005f1 	.word	0x080005f1
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 8000ad0:	08000601 	.word	0x08000601
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 8000ad4:	08000611 	.word	0x08000611
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 8000ad8:	08000621 	.word	0x08000621
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 8000adc:	08000631 	.word	0x08000631
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 8000ae0:	08000641 	.word	0x08000641
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 8000ae4:	08000651 	.word	0x08000651
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 8000ae8:	08000661 	.word	0x08000661
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 8000aec:	08000671 	.word	0x08000671
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 8000af0:	08000681 	.word	0x08000681
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 8000af4:	08000691 	.word	0x08000691
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 8000af8:	080006a1 	.word	0x080006a1
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 8000afc:	080006b1 	.word	0x080006b1
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 8000b00:	080006c1 	.word	0x080006c1
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 8000b04:	080006d1 	.word	0x080006d1
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 8000b08:	080006e1 	.word	0x080006e1
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 8000b0c:	080006f1 	.word	0x080006f1
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 8000b10:	08000701 	.word	0x08000701
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 8000b14:	08000711 	.word	0x08000711
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 8000b18:	08000721 	.word	0x08000721
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 8000b1c:	0800072f 	.word	0x0800072f
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 8000b20:	0800073d 	.word	0x0800073d
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 8000b24:	0800074b 	.word	0x0800074b
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 8000b28:	08000759 	.word	0x08000759
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 8000b2c:	08000767 	.word	0x08000767
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 8000b30:	08000775 	.word	0x08000775
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 8000b34:	08000783 	.word	0x08000783
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 8000b38:	08000791 	.word	0x08000791
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 8000b3c:	0800079f 	.word	0x0800079f
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 8000b40:	080007ad 	.word	0x080007ad
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 8000b44:	080007bb 	.word	0x080007bb
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 8000b48:	080007c9 	.word	0x080007c9
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 8000b4c:	080007d7 	.word	0x080007d7
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 8000b50:	080007e5 	.word	0x080007e5
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 8000b54:	080007f3 	.word	0x080007f3
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 8000b58:	08000801 	.word	0x08000801
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 8000b5c:	0800080f 	.word	0x0800080f
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 8000b60:	0800081d 	.word	0x0800081d
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 8000b64:	0800082b 	.word	0x0800082b
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 8000b68:	08000839 	.word	0x08000839
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 8000b6c:	08000847 	.word	0x08000847
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 8000b70:	08000855 	.word	0x08000855
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 8000b74:	08000863 	.word	0x08000863
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 8000b78:	08000871 	.word	0x08000871
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 8000b7c:	0800087f 	.word	0x0800087f
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 8000b80:	0800088d 	.word	0x0800088d
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 8000b84:	0800089b 	.word	0x0800089b
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 8000b88:	080008a9 	.word	0x080008a9
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 8000b8c:	080008b7 	.word	0x080008b7
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 8000b90:	080008c5 	.word	0x080008c5
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 8000b94:	080008d3 	.word	0x080008d3
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 8000b98:	080008e1 	.word	0x080008e1
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 8000b9c:	080008ef 	.word	0x080008ef
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 8000ba0:	080008fd 	.word	0x080008fd
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 8000ba4:	0800090b 	.word	0x0800090b
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 8000ba8:	08000919 	.word	0x08000919
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 8000bac:	08000927 	.word	0x08000927
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 8000bb0:	08000935 	.word	0x08000935
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 8000bb4:	08000943 	.word	0x08000943
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 8000bb8:	08000951 	.word	0x08000951
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 8000bbc:	0800095f 	.word	0x0800095f
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 8000bc0:	0800096d 	.word	0x0800096d
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 8000bc4:	0800097b 	.word	0x0800097b
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 8000bc8:	08000989 	.word	0x08000989
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 8000bcc:	08000997 	.word	0x08000997
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 8000bd0:	080009a5 	.word	0x080009a5
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 8000bd4:	080009b3 	.word	0x080009b3
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 8000bd8:	080009c1 	.word	0x080009c1
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 8000bdc:	080009cf 	.word	0x080009cf
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 8000be0:	080009dd 	.word	0x080009dd
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 8000be4:	080009eb 	.word	0x080009eb
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 8000be8:	080009f9 	.word	0x080009f9
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 8000bec:	08000a07 	.word	0x08000a07
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 8000bf0:	08000a15 	.word	0x08000a15
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 8000bf4:	08000a23 	.word	0x08000a23
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 8000bf8:	08000a31 	.word	0x08000a31

08000bfc <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b082      	sub	sp, #8
 8000c00:	af00      	add	r7, sp, #0
int temp;
	
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 8000c02:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8000c06:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000c0a:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8000c0e:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000c12:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8000c16:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8000c1a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
               (3UL << 11*2)  );               /* set CP11 Full Access */
#endif

/* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 8000c1e:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8000c22:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000c26:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8000c2a:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000c2e:	6952      	ldr	r2, [r2, #20]
 8000c30:	f022 0208 	bic.w	r2, r2, #8
 8000c34:	615a      	str	r2, [r3, #20]
	
/* Setup the WDT */
#if WDT_SETUP

WDT->CTR &= ~WDTENB_nVal; 
 8000c36:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000c3a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000c3e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000c42:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000c46:	6852      	ldr	r2, [r2, #4]
 8000c48:	f022 0201 	bic.w	r2, r2, #1
 8000c4c:	605a      	str	r2, [r3, #4]

#endif

/* Setup the Flash Wait State */
#if PMU_FLASH
temp = FLASH0->FCON; 
 8000c4e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c52:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8000c56:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000c5a:	f103 0314 	add.w	r3, r3, #20
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	607b      	str	r3, [r7, #4]
temp &= ~FLASH_FCON_WSPFLASH_Msk;
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	f023 030f 	bic.w	r3, r3, #15
 8000c68:	607b      	str	r3, [r7, #4]
temp |= PMU_FLASH_WS+3;
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	f043 0303 	orr.w	r3, r3, #3
 8000c70:	607b      	str	r3, [r7, #4]
FLASH0->FCON = temp;
 8000c72:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c76:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8000c7a:	687a      	ldr	r2, [r7, #4]
 8000c7c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000c80:	f103 0314 	add.w	r3, r3, #20
 8000c84:	601a      	str	r2, [r3, #0]
#endif


/* Setup the System clock */ 
#if SCU_CLOCK_SETUP
SystemClockSetup();
 8000c86:	f000 f8ab 	bl	8000de0 <SystemClockSetup>
#endif

/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
SystemCoreClockUpdate();/*!< System Clock Frequency (Core Clock)*/
 8000c8a:	f000 f805 	bl	8000c98 <SystemCoreClockUpdate>
USBClockSetup();
#endif



}
 8000c8e:	f107 0708 	add.w	r7, r7, #8
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}
 8000c96:	bf00      	nop

08000c98 <SystemCoreClockUpdate>:
  * @note   -  
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	b085      	sub	sp, #20
 8000c9c:	af00      	add	r7, sp, #0


/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
if (SCU_CLK->SYSCLKCR ==  0x00010000)
 8000c9e:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000ca2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ca6:	68db      	ldr	r3, [r3, #12]
 8000ca8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000cac:	f040 8089 	bne.w	8000dc2 <SystemCoreClockUpdate+0x12a>
{
	if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk){
 8000cb0:	f244 7310 	movw	r3, #18192	; 0x4710
 8000cb4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	f003 0304 	and.w	r3, r3, #4
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	f000 8088 	beq.w	8000dd4 <SystemCoreClockUpdate+0x13c>
		/* check if PLL is locked */
		/* read back divider settings */
		 PDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>24)+1;
 8000cc4:	f244 7310 	movw	r3, #18192	; 0x4710
 8000cc8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ccc:	689b      	ldr	r3, [r3, #8]
 8000cce:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8000cd2:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8000cd6:	f103 0301 	add.w	r3, r3, #1
 8000cda:	60fb      	str	r3, [r7, #12]
		 NDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>8)+1;
 8000cdc:	f244 7310 	movw	r3, #18192	; 0x4710
 8000ce0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ce4:	689b      	ldr	r3, [r3, #8]
 8000ce6:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8000cea:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8000cee:	f103 0301 	add.w	r3, r3, #1
 8000cf2:	60bb      	str	r3, [r7, #8]
		 K2DIV  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>16)+1;
 8000cf4:	f244 7310 	movw	r3, #18192	; 0x4710
 8000cf8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000cfc:	689b      	ldr	r3, [r3, #8]
 8000cfe:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8000d02:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8000d06:	f103 0301 	add.w	r3, r3, #1
 8000d0a:	607b      	str	r3, [r7, #4]

		if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk){
 8000d0c:	f244 7310 	movw	r3, #18192	; 0x4710
 8000d10:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d14:	68db      	ldr	r3, [r3, #12]
 8000d16:	f003 0301 	and.w	r3, r3, #1
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d028      	beq.n	8000d70 <SystemCoreClockUpdate+0xd8>
		/* the selected clock is the Backup clock fofi */
		VCO = (CLOCK_BACK_UP/PDIV)*NDIV;
 8000d1e:	f44f 5358 	mov.w	r3, #13824	; 0x3600
 8000d22:	f2c0 136e 	movt	r3, #366	; 0x16e
 8000d26:	68fa      	ldr	r2, [r7, #12]
 8000d28:	fbb3 f3f2 	udiv	r3, r3, r2
 8000d2c:	68ba      	ldr	r2, [r7, #8]
 8000d2e:	fb02 f303 	mul.w	r3, r2, r3
 8000d32:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8000d34:	683a      	ldr	r2, [r7, #0]
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	fbb2 f2f3 	udiv	r2, r2, r3
 8000d3c:	f640 1378 	movw	r3, #2424	; 0x978
 8000d40:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d44:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8000d46:	f640 1378 	movw	r3, #2424	; 0x978
 8000d4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d4e:	681a      	ldr	r2, [r3, #0]
 8000d50:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000d54:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d58:	68db      	ldr	r3, [r3, #12]
 8000d5a:	b2db      	uxtb	r3, r3
 8000d5c:	f103 0301 	add.w	r3, r3, #1
 8000d60:	fbb2 f2f3 	udiv	r2, r2, r3
 8000d64:	f640 1378 	movw	r3, #2424	; 0x978
 8000d68:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d6c:	601a      	str	r2, [r3, #0]
 8000d6e:	e031      	b.n	8000dd4 <SystemCoreClockUpdate+0x13c>
		
		}
		else
		{
		/* the selected clock is the PLL external oscillator */		
		VCO = (CLOCK_CRYSTAL_FREQUENCY/PDIV)*NDIV;
 8000d70:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 8000d74:	f2c0 03b7 	movt	r3, #183	; 0xb7
 8000d78:	68fa      	ldr	r2, [r7, #12]
 8000d7a:	fbb3 f3f2 	udiv	r3, r3, r2
 8000d7e:	68ba      	ldr	r2, [r7, #8]
 8000d80:	fb02 f303 	mul.w	r3, r2, r3
 8000d84:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8000d86:	683a      	ldr	r2, [r7, #0]
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	fbb2 f2f3 	udiv	r2, r2, r3
 8000d8e:	f640 1378 	movw	r3, #2424	; 0x978
 8000d92:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d96:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8000d98:	f640 1378 	movw	r3, #2424	; 0x978
 8000d9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000da0:	681a      	ldr	r2, [r3, #0]
 8000da2:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000da6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000daa:	68db      	ldr	r3, [r3, #12]
 8000dac:	b2db      	uxtb	r3, r3
 8000dae:	f103 0301 	add.w	r3, r3, #1
 8000db2:	fbb2 f2f3 	udiv	r2, r2, r3
 8000db6:	f640 1378 	movw	r3, #2424	; 0x978
 8000dba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000dbe:	601a      	str	r2, [r3, #0]
 8000dc0:	e008      	b.n	8000dd4 <SystemCoreClockUpdate+0x13c>
	
	}
}
else
{
SystemCoreClock = CLOCK_BACK_UP;
 8000dc2:	f640 1378 	movw	r3, #2424	; 0x978
 8000dc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000dca:	f44f 5258 	mov.w	r2, #13824	; 0x3600
 8000dce:	f2c0 126e 	movt	r2, #366	; 0x16e
 8000dd2:	601a      	str	r2, [r3, #0]
}


}
 8000dd4:	f107 0714 	add.w	r7, r7, #20
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bc80      	pop	{r7}
 8000ddc:	4770      	bx	lr
 8000dde:	bf00      	nop

08000de0 <SystemClockSetup>:
  * @param  None
  * @retval None
  */
#if (SCU_CLOCK_SETUP == 1)
static int SystemClockSetup(void)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b082      	sub	sp, #8
 8000de4:	af00      	add	r7, sp, #0
int temp;
unsigned int long VCO;
int stepping_K2DIV;	

/* this weak function enables DAVE3 clock App usage */	
if(AllowPLLInitByStartup()){
 8000de6:	f7ff fe2a 	bl	8000a3e <AllowPLLInitByStartup>
 8000dea:	4603      	mov	r3, r0
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	f000 8255 	beq.w	800129c <SystemClockSetup+0x4bc>
	
/* check if PLL is switched on */
if ((SCU_PLL->PLLCON0 &(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk)) != 0){
 8000df2:	f244 7310 	movw	r3, #18192	; 0x4710
 8000df6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000dfa:	685a      	ldr	r2, [r3, #4]
 8000dfc:	f04f 0302 	mov.w	r3, #2
 8000e00:	f2c0 0301 	movt	r3, #1
 8000e04:	4013      	ands	r3, r2
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d00d      	beq.n	8000e26 <SystemClockSetup+0x46>
/* enable PLL first */
  SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8000e0a:	f244 7310 	movw	r3, #18192	; 0x4710
 8000e0e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e12:	f244 7210 	movw	r2, #18192	; 0x4710
 8000e16:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000e1a:	6852      	ldr	r2, [r2, #4]
 8000e1c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000e20:	f022 0202 	bic.w	r2, r2, #2
 8000e24:	605a      	str	r2, [r3, #4]
  {
	/********************************************************************************************************************/
	/*   Use external crystal for PLL clock input                                                                            */
	/********************************************************************************************************************/

   if (SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk){
 8000e26:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8000e2a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e2e:	685b      	ldr	r3, [r3, #4]
 8000e30:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d072      	beq.n	8000f1e <SystemClockSetup+0x13e>
	   SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_HP_MODE);	 /*enable the OSC_HP*/
 8000e38:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8000e3c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e40:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8000e44:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000e48:	6852      	ldr	r2, [r2, #4]
 8000e4a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000e4e:	605a      	str	r2, [r3, #4]
	   /* setup OSC WDG devider */
	   SCU_OSC->OSCHPCTRL |= (SCU_OSCHPWDGDIV<<16);         
 8000e50:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8000e54:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e58:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8000e5c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000e60:	6852      	ldr	r2, [r2, #4]
 8000e62:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000e66:	605a      	str	r2, [r3, #4]
	   /* select external OSC as PLL input */
	   SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 8000e68:	f244 7310 	movw	r3, #18192	; 0x4710
 8000e6c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e70:	f244 7210 	movw	r2, #18192	; 0x4710
 8000e74:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000e78:	68d2      	ldr	r2, [r2, #12]
 8000e7a:	f022 0201 	bic.w	r2, r2, #1
 8000e7e:	60da      	str	r2, [r3, #12]
	   /* restart OSC Watchdog */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;  
 8000e80:	f244 7310 	movw	r3, #18192	; 0x4710
 8000e84:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e88:	f244 7210 	movw	r2, #18192	; 0x4710
 8000e8c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000e90:	6852      	ldr	r2, [r2, #4]
 8000e92:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8000e96:	605a      	str	r2, [r3, #4]

       /* Timeout for wait loop ~150ms */
	   /********************************/
	   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8000e98:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000e9c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000ea0:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8000ea4:	f2c0 024c 	movt	r2, #76	; 0x4c
 8000ea8:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8000eaa:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000eae:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000eb2:	f04f 0200 	mov.w	r2, #0
 8000eb6:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000eb8:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000ebc:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000ec0:	f04f 0205 	mov.w	r2, #5
 8000ec4:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
	   do 
	   {
       ;/* wait for ~150ms  */
	   }while((((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)&&(SysTick->VAL >= 500)); 
 8000ec6:	f244 7310 	movw	r3, #18192	; 0x4710
 8000eca:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8000ed4:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8000ed8:	d008      	beq.n	8000eec <SystemClockSetup+0x10c>
 8000eda:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000ede:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000ee2:	689a      	ldr	r2, [r3, #8]
 8000ee4:	f240 13f3 	movw	r3, #499	; 0x1f3
 8000ee8:	429a      	cmp	r2, r3
 8000eea:	d8ec      	bhi.n	8000ec6 <SystemClockSetup+0xe6>

	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8000eec:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000ef0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000ef4:	f24e 0210 	movw	r2, #57360	; 0xe010
 8000ef8:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000efc:	6812      	ldr	r2, [r2, #0]
 8000efe:	f022 0201 	bic.w	r2, r2, #1
 8000f02:	601a      	str	r2, [r3, #0]
	   if (((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)
 8000f04:	f244 7310 	movw	r3, #18192	; 0x4710
 8000f08:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8000f12:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8000f16:	d002      	beq.n	8000f1e <SystemClockSetup+0x13e>
	   return(0);/* Return Error */
 8000f18:	f04f 0300 	mov.w	r3, #0
 8000f1c:	e1c0      	b.n	80012a0 <SystemClockSetup+0x4c0>

	/********************************************************************************************************************/
	/*   Setup and look the main PLL                                                                                    */
	/********************************************************************************************************************/

if (!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)){
 8000f1e:	f244 7310 	movw	r3, #18192	; 0x4710
 8000f22:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	f003 0304 	and.w	r3, r3, #4
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	f040 81b5 	bne.w	800129c <SystemClockSetup+0x4bc>
	/* Systen is still running from internal clock */
		   /* select FOFI as system clock */
		   if((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk) != 0x0)SCU_CLK->SYSCLKCR &= ~SCU_CLK_SYSCLKCR_SYSSEL_Msk; /*Select FOFI*/
 8000f32:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000f36:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f3a:	68db      	ldr	r3, [r3, #12]
 8000f3c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d00b      	beq.n	8000f5c <SystemClockSetup+0x17c>
 8000f44:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000f48:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f4c:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8000f50:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000f54:	68d2      	ldr	r2, [r2, #12]
 8000f56:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000f5a:	60da      	str	r2, [r3, #12]


			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8000f5c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000f60:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8000f64:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/24000000)-1;	
 8000f66:	687a      	ldr	r2, [r7, #4]
 8000f68:	f649 7381 	movw	r3, #40833	; 0x9f81
 8000f6c:	f2c1 635e 	movt	r3, #5726	; 0x165e
 8000f70:	fba3 1302 	umull	r1, r3, r3, r2
 8000f74:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8000f78:	f103 33ff 	add.w	r3, r3, #4294967295
 8000f7c:	603b      	str	r3, [r7, #0]
			 /* Go to bypass the Main PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 8000f7e:	f244 7310 	movw	r3, #18192	; 0x4710
 8000f82:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f86:	f244 7210 	movw	r2, #18192	; 0x4710
 8000f8a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000f8e:	6852      	ldr	r2, [r2, #4]
 8000f90:	f042 0201 	orr.w	r2, r2, #1
 8000f94:	605a      	str	r2, [r3, #4]
		   /* disconnect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 8000f96:	f244 7310 	movw	r3, #18192	; 0x4710
 8000f9a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f9e:	f244 7210 	movw	r2, #18192	; 0x4710
 8000fa2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000fa6:	6852      	ldr	r2, [r2, #4]
 8000fa8:	f042 0210 	orr.w	r2, r2, #16
 8000fac:	605a      	str	r2, [r3, #4]
		   /* Setup devider settings for main PLL */
		   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8000fae:	f244 7210 	movw	r2, #18192	; 0x4710
 8000fb2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8000fbc:	f644 7301 	movw	r3, #20225	; 0x4f01
 8000fc0:	f2c0 1300 	movt	r3, #256	; 0x100
 8000fc4:	430b      	orrs	r3, r1
 8000fc6:	6093      	str	r3, [r2, #8]
		   /* we may have to set OSCDISCDIS */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8000fc8:	f244 7310 	movw	r3, #18192	; 0x4710
 8000fcc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fd0:	f244 7210 	movw	r2, #18192	; 0x4710
 8000fd4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000fd8:	6852      	ldr	r2, [r2, #4]
 8000fda:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000fde:	605a      	str	r2, [r3, #4]
		   /* connect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 8000fe0:	f244 7310 	movw	r3, #18192	; 0x4710
 8000fe4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fe8:	f244 7210 	movw	r2, #18192	; 0x4710
 8000fec:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000ff0:	6852      	ldr	r2, [r2, #4]
 8000ff2:	f022 0210 	bic.w	r2, r2, #16
 8000ff6:	605a      	str	r2, [r3, #4]
		   /* restart PLL Lock detection */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 8000ff8:	f244 7310 	movw	r3, #18192	; 0x4710
 8000ffc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001000:	f244 7210 	movw	r2, #18192	; 0x4710
 8001004:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001008:	6852      	ldr	r2, [r2, #4]
 800100a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800100e:	605a      	str	r2, [r3, #4]
		   /* wait for PLL Lock */
		   /* setup time out loop */
	       /* Timeout for wait loo ~150ms */
		   /********************************/
		   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8001010:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001014:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001018:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 800101c:	f2c0 024c 	movt	r2, #76	; 0x4c
 8001020:	605a      	str	r2, [r3, #4]
		   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8001022:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001026:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800102a:	f04f 0200 	mov.w	r2, #0
 800102e:	609a      	str	r2, [r3, #8]
		   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001030:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001034:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001038:	f04f 0205 	mov.w	r2, #5
 800103c:	601a      	str	r2, [r3, #0]
		                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
		   
		   while ((!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk))&&(SysTick->VAL >= 500));
 800103e:	bf00      	nop
 8001040:	f244 7310 	movw	r3, #18192	; 0x4710
 8001044:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	f003 0304 	and.w	r3, r3, #4
 800104e:	2b00      	cmp	r3, #0
 8001050:	d108      	bne.n	8001064 <SystemClockSetup+0x284>
 8001052:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001056:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800105a:	689a      	ldr	r2, [r3, #8]
 800105c:	f240 13f3 	movw	r3, #499	; 0x1f3
 8001060:	429a      	cmp	r2, r3
 8001062:	d8ed      	bhi.n	8001040 <SystemClockSetup+0x260>
	       SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8001064:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001068:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800106c:	f24e 0210 	movw	r2, #57360	; 0xe010
 8001070:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8001074:	6812      	ldr	r2, [r2, #0]
 8001076:	f022 0201 	bic.w	r2, r2, #1
 800107a:	601a      	str	r2, [r3, #0]

		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 800107c:	f244 7310 	movw	r3, #18192	; 0x4710
 8001080:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	f003 0304 	and.w	r3, r3, #4
 800108a:	2b00      	cmp	r3, #0
 800108c:	d04e      	beq.n	800112c <SystemClockSetup+0x34c>
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 800108e:	f244 7310 	movw	r3, #18192	; 0x4710
 8001092:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001096:	f244 7210 	movw	r2, #18192	; 0x4710
 800109a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800109e:	6852      	ldr	r2, [r2, #4]
 80010a0:	f022 0201 	bic.w	r2, r2, #1
 80010a4:	605a      	str	r2, [r3, #4]
	
	   /*********************************************************
	   here we need to setup the system clock divider
	   *********************************************************/
	
		SCU_CLK->CPUCLKCR = SCU_CPUCLKCR_DIV;
 80010a6:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 80010aa:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80010ae:	f04f 0200 	mov.w	r2, #0
 80010b2:	611a      	str	r2, [r3, #16]
		SCU_CLK->PBCLKCR = SCU_PBCLKCR_DIV;	
 80010b4:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 80010b8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80010bc:	f04f 0200 	mov.w	r2, #0
 80010c0:	615a      	str	r2, [r3, #20]
		SCU_CLK->CCUCLKCR = SCU_CCUCLKCR_DIV;
 80010c2:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 80010c6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80010ca:	f04f 0200 	mov.w	r2, #0
 80010ce:	621a      	str	r2, [r3, #32]
	

		 /* Switch system clock to PLL */
	   SCU_CLK->SYSCLKCR |=  0x00010000; 
 80010d0:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 80010d4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80010d8:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 80010dc:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80010e0:	68d2      	ldr	r2, [r2, #12]
 80010e2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80010e6:	60da      	str	r2, [r3, #12]
				
	   /* we may have to reset OSCDISCDIS */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 80010e8:	f244 7310 	movw	r3, #18192	; 0x4710
 80010ec:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80010f0:	f244 7210 	movw	r2, #18192	; 0x4710
 80010f4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80010f8:	6852      	ldr	r2, [r2, #4]
 80010fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80010fe:	605a      	str	r2, [r3, #4]
				
																  
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8001100:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001104:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001108:	f240 5245 	movw	r2, #1349	; 0x545
 800110c:	605a      	str	r2, [r3, #4]
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 800110e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001112:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001116:	f04f 0200 	mov.w	r2, #0
 800111a:	609a      	str	r2, [r3, #8]
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800111c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001120:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001124:	f04f 0205 	mov.w	r2, #5
 8001128:	601a      	str	r2, [r3, #0]
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 800112a:	e002      	b.n	8001132 <SystemClockSetup+0x352>
		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
				}
				else return(0);
 800112c:	f04f 0300 	mov.w	r3, #0
 8001130:	e0b6      	b.n	80012a0 <SystemClockSetup+0x4c0>
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 8001132:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001136:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800113a:	689b      	ldr	r3, [r3, #8]
 800113c:	2b63      	cmp	r3, #99	; 0x63
 800113e:	d8f8      	bhi.n	8001132 <SystemClockSetup+0x352>
		 SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8001140:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001144:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001148:	f24e 0210 	movw	r2, #57360	; 0xe010
 800114c:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8001150:	6812      	ldr	r2, [r2, #0]
 8001152:	f022 0201 	bic.w	r2, r2, #1
 8001156:	601a      	str	r2, [r3, #0]
	   /*********************************************************
	   here the ramp up of the system clock starts FSys < 60MHz
	   *********************************************************/
		if (CLOCK_FSYS > 60000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8001158:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800115c:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8001160:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/60000000)-1;	
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	ea4f 2213 	mov.w	r2, r3, lsr #8
 8001168:	f245 43c7 	movw	r3, #21703	; 0x54c7
 800116c:	f2c0 131e 	movt	r3, #286	; 0x11e
 8001170:	fba3 1302 	umull	r1, r3, r3, r2
 8001174:	ea4f 2393 	mov.w	r3, r3, lsr #10
 8001178:	f103 33ff 	add.w	r3, r3, #4294967295
 800117c:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 800117e:	f244 7210 	movw	r2, #18192	; 0x4710
 8001182:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	ea4f 4103 	mov.w	r1, r3, lsl #16
 800118c:	f644 7301 	movw	r3, #20225	; 0x4f01
 8001190:	f2c0 1300 	movt	r3, #256	; 0x100
 8001194:	430b      	orrs	r3, r1
 8001196:	6093      	str	r3, [r2, #8]
		 }

		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((3000+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 8001198:	f24e 0310 	movw	r3, #57360	; 0xe010
 800119c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80011a0:	f640 421b 	movw	r2, #3099	; 0xc1b
 80011a4:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 80011a6:	f24e 0310 	movw	r3, #57360	; 0xe010
 80011aa:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80011ae:	f04f 0200 	mov.w	r2, #0
 80011b2:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011b4:	f24e 0310 	movw	r3, #57360	; 0xe010
 80011b8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80011bc:	f04f 0205 	mov.w	r2, #5
 80011c0:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 80011c2:	bf00      	nop
 80011c4:	f24e 0310 	movw	r3, #57360	; 0xe010
 80011c8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80011cc:	689b      	ldr	r3, [r3, #8]
 80011ce:	2b63      	cmp	r3, #99	; 0x63
 80011d0:	d8f8      	bhi.n	80011c4 <SystemClockSetup+0x3e4>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 80011d2:	f24e 0310 	movw	r3, #57360	; 0xe010
 80011d6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80011da:	f24e 0210 	movw	r2, #57360	; 0xe010
 80011de:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80011e2:	6812      	ldr	r2, [r2, #0]
 80011e4:	f022 0201 	bic.w	r2, r2, #1
 80011e8:	601a      	str	r2, [r3, #0]
   /*********************************************************
	   here the ramp up of the system clock starts FSys < 90MHz
	   *********************************************************/
		if (CLOCK_FSYS > 90000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 80011ea:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80011ee:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 80011f2:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);

			 stepping_K2DIV = (VCO/90000000)-1;			
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 80011fa:	f24e 332f 	movw	r3, #58159	; 0xe32f
 80011fe:	f2c0 03be 	movt	r3, #190	; 0xbe
 8001202:	fba3 1302 	umull	r1, r3, r3, r2
 8001206:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800120a:	f103 33ff 	add.w	r3, r3, #4294967295
 800120e:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8001210:	f244 7210 	movw	r2, #18192	; 0x4710
 8001214:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	ea4f 4103 	mov.w	r1, r3, lsl #16
 800121e:	f644 7301 	movw	r3, #20225	; 0x4f01
 8001222:	f2c0 1300 	movt	r3, #256	; 0x100
 8001226:	430b      	orrs	r3, r1
 8001228:	6093      	str	r3, [r2, #8]
		 }
	
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((4800+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 800122a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800122e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001232:	f241 3223 	movw	r2, #4899	; 0x1323
 8001236:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8001238:	f24e 0310 	movw	r3, #57360	; 0xe010
 800123c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001240:	f04f 0200 	mov.w	r2, #0
 8001244:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001246:	f24e 0310 	movw	r3, #57360	; 0xe010
 800124a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800124e:	f04f 0205 	mov.w	r2, #5
 8001252:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 8001254:	bf00      	nop
 8001256:	f24e 0310 	movw	r3, #57360	; 0xe010
 800125a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800125e:	689b      	ldr	r3, [r3, #8]
 8001260:	2b63      	cmp	r3, #99	; 0x63
 8001262:	d8f8      	bhi.n	8001256 <SystemClockSetup+0x476>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8001264:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001268:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800126c:	f24e 0210 	movw	r2, #57360	; 0xe010
 8001270:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8001274:	6812      	ldr	r2, [r2, #0]
 8001276:	f022 0201 	bic.w	r2, r2, #1
 800127a:	601a      	str	r2, [r3, #0]
	   /********************************/
	
	   /* Setup devider settings for main PLL */
	   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (SCU_PLL_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 800127c:	f244 7310 	movw	r3, #18192	; 0x4710
 8001280:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001284:	f644 7201 	movw	r2, #20225	; 0x4f01
 8001288:	f2c0 1203 	movt	r2, #259	; 0x103
 800128c:	609a      	str	r2, [r3, #8]
	
	   SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
 800128e:	f244 1360 	movw	r3, #16736	; 0x4160
 8001292:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001296:	f04f 0205 	mov.w	r2, #5
 800129a:	60da      	str	r2, [r3, #12]
	}
 }/* end this weak function enables DAVE3 clock App usage */	
   return(1);
 800129c:	f04f 0301 	mov.w	r3, #1

}
 80012a0:	4618      	mov	r0, r3
 80012a2:	f107 0708 	add.w	r7, r7, #8
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop

080012ac <arm_max_f32>:
void arm_max_f32(
  float32_t * pSrc,
  uint32_t blockSize,
  float32_t * pResult,
  uint32_t * pIndex)
{
 80012ac:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
  outIndex = 0u;
  /* Load first input value that act as reference value for comparision */
  out = *pSrc++;

  /* Loop unrolling */
  blkCnt = (blockSize - 1u) >> 2u;
 80012b0:	f101 38ff 	add.w	r8, r1, #4294967295
  /* Initialise the count value. */
  count = 0u;
  /* Initialise the index value to zero. */
  outIndex = 0u;
  /* Load first input value that act as reference value for comparision */
  out = *pSrc++;
 80012b4:	4684      	mov	ip, r0

  /* Loop unrolling */
  blkCnt = (blockSize - 1u) >> 2u;

  /* Run the below code for Cortex-M4 and Cortex-M3 */
  while(blkCnt > 0u)
 80012b6:	ea5f 0998 	movs.w	r9, r8, lsr #2
  /* Initialise the count value. */
  count = 0u;
  /* Initialise the index value to zero. */
  outIndex = 0u;
  /* Load first input value that act as reference value for comparision */
  out = *pSrc++;
 80012ba:	ecfc 7a01 	vldmia	ip!, {s15}

  /* Loop unrolling */
  blkCnt = (blockSize - 1u) >> 2u;

  /* Run the below code for Cortex-M4 and Cortex-M3 */
  while(blkCnt > 0u)
 80012be:	f000 8130 	beq.w	8001522 <arm_max_f32+0x276>
  {
    /* Initialize maxVal to the next consecutive values one by one */
    maxVal1 = *pSrc++;
 80012c2:	eddc 6a00 	vldr	s13, [ip]
 80012c6:	eef4 6ae7 	vcmpe.f32	s13, s15
 80012ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr

    maxVal2 = *pSrc++;
 80012ce:	ed9c 7a01 	vldr	s14, [ip, #4]
 80012d2:	bfc8      	it	gt
 80012d4:	eef0 7a66 	vmovgt.f32	s15, s13
 80012d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012dc:	bfd4      	ite	le
 80012de:	2600      	movle	r6, #0
 80012e0:	2601      	movgt	r6, #1
      /* Update the maximum value and its index */
      out = maxVal1;
      outIndex = count + 1u;
    }

    maxVal1 = *pSrc++;
 80012e2:	ed9c 0a02 	vldr	s0, [ip, #8]
 80012e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012ea:	bf48      	it	mi
 80012ec:	eef0 7a47 	vmovmi.f32	s15, s14
 80012f0:	eef4 7ac0 	vcmpe.f32	s15, s0
 80012f4:	bf48      	it	mi
 80012f6:	2602      	movmi	r6, #2
      /* Update the maximum value and its index */
      out = maxVal2;
      outIndex = count + 2u;
    }

    maxVal2 = *pSrc++;
 80012f8:	eddc 0a03 	vldr	s1, [ip, #12]
 80012fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001300:	bf48      	it	mi
 8001302:	eef0 7a40 	vmovmi.f32	s15, s0
 8001306:	f109 34ff 	add.w	r4, r9, #4294967295
 800130a:	eef4 7ae0 	vcmpe.f32	s15, s1
 800130e:	bf48      	it	mi
 8001310:	2603      	movmi	r6, #3

  /* Loop unrolling */
  blkCnt = (blockSize - 1u) >> 2u;

  /* Run the below code for Cortex-M4 and Cortex-M3 */
  while(blkCnt > 0u)
 8001312:	4627      	mov	r7, r4
 8001314:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001318:	f004 0a01 	and.w	sl, r4, #1
 800131c:	bf48      	it	mi
 800131e:	eef0 7a60 	vmovmi.f32	s15, s1
 8001322:	bf48      	it	mi
 8001324:	2604      	movmi	r6, #4
 * @param[out]      *pResult maximum value returned here    
 * @param[out]      *pIndex index of maximum value returned here    
 * @return none.    
 */

void arm_max_f32(
 8001326:	f100 0514 	add.w	r5, r0, #20
 800132a:	2408      	movs	r4, #8

  /* Loop unrolling */
  blkCnt = (blockSize - 1u) >> 2u;

  /* Run the below code for Cortex-M4 and Cortex-M3 */
  while(blkCnt > 0u)
 800132c:	2f00      	cmp	r7, #0
 800132e:	f000 809f 	beq.w	8001470 <arm_max_f32+0x1c4>
 8001332:	f1ba 0f00 	cmp.w	sl, #0
 8001336:	d030      	beq.n	800139a <arm_max_f32+0xee>
  {
    /* Initialize maxVal to the next consecutive values one by one */
    maxVal1 = *pSrc++;
 8001338:	ed95 1a00 	vldr	s2, [r5]
 800133c:	eeb4 1ae7 	vcmpe.f32	s2, s15
 8001340:	eef1 fa10 	vmrs	APSR_nzcv, fpscr

    maxVal2 = *pSrc++;
 8001344:	edd5 1a01 	vldr	s3, [r5, #4]
 8001348:	bfc8      	it	gt
 800134a:	eef0 7a41 	vmovgt.f32	s15, s2
 800134e:	eef4 7ae1 	vcmpe.f32	s15, s3
      /* Update the maximum value and its index */
      out = maxVal1;
      outIndex = count + 1u;
    }

    maxVal1 = *pSrc++;
 8001352:	ed95 2a02 	vldr	s4, [r5, #8]
 8001356:	bfc8      	it	gt
 8001358:	2605      	movgt	r6, #5
 800135a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800135e:	bf48      	it	mi
 8001360:	eef0 7a61 	vmovmi.f32	s15, s3
 8001364:	eef4 7ac2 	vcmpe.f32	s15, s4
      /* Update the maximum value and its index */
      out = maxVal2;
      outIndex = count + 2u;
    }

    maxVal2 = *pSrc++;
 8001368:	edd5 2a03 	vldr	s5, [r5, #12]
 800136c:	bf48      	it	mi
 800136e:	2606      	movmi	r6, #6
 8001370:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001374:	bf48      	it	mi
 8001376:	eef0 7a42 	vmovmi.f32	s15, s4
 800137a:	eef4 7ae2 	vcmpe.f32	s15, s5
 800137e:	bf48      	it	mi
 8001380:	2607      	movmi	r6, #7
 8001382:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001386:	bf48      	it	mi
 8001388:	eef0 7a62 	vmovmi.f32	s15, s5
 800138c:	bf48      	it	mi
 800138e:	2608      	movmi	r6, #8
 8001390:	240c      	movs	r4, #12

  /* Loop unrolling */
  blkCnt = (blockSize - 1u) >> 2u;

  /* Run the below code for Cortex-M4 and Cortex-M3 */
  while(blkCnt > 0u)
 8001392:	3f01      	subs	r7, #1
 * @param[out]      *pResult maximum value returned here    
 * @param[out]      *pIndex index of maximum value returned here    
 * @return none.    
 */

void arm_max_f32(
 8001394:	f100 0524 	add.w	r5, r0, #36	; 0x24

  /* Loop unrolling */
  blkCnt = (blockSize - 1u) >> 2u;

  /* Run the below code for Cortex-M4 and Cortex-M3 */
  while(blkCnt > 0u)
 8001398:	d06a      	beq.n	8001470 <arm_max_f32+0x1c4>
  {
    /* Initialize maxVal to the next consecutive values one by one */
    maxVal1 = *pSrc++;
 800139a:	ed95 3a00 	vldr	s6, [r5]
 800139e:	eeb4 3ae7 	vcmpe.f32	s6, s15
 80013a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr

    maxVal2 = *pSrc++;
 80013a6:	edd5 3a01 	vldr	s7, [r5, #4]
 80013aa:	bfc8      	it	gt
 80013ac:	eef0 7a43 	vmovgt.f32	s15, s6
    /* compare for the maximum value */
    if(out < maxVal1)
    {
      /* Update the maximum value and its index */
      out = maxVal1;
      outIndex = count + 1u;
 80013b0:	f1a4 0003 	sub.w	r0, r4, #3
 80013b4:	eef4 7ae3 	vcmpe.f32	s15, s7
 80013b8:	bfc8      	it	gt
 80013ba:	4606      	movgt	r6, r0
    }

    maxVal1 = *pSrc++;
 80013bc:	ed95 4a02 	vldr	s8, [r5, #8]
 80013c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013c4:	bf48      	it	mi
 80013c6:	eef0 7a63 	vmovmi.f32	s15, s7
    /* compare for the maximum value */
    if(out < maxVal2)
    {
      /* Update the maximum value and its index */
      out = maxVal2;
      outIndex = count + 2u;
 80013ca:	f1a4 0002 	sub.w	r0, r4, #2
 80013ce:	eef4 7ac4 	vcmpe.f32	s15, s8
    }

    maxVal2 = *pSrc++;
 80013d2:	edd5 4a03 	vldr	s9, [r5, #12]
 80013d6:	bf48      	it	mi
 80013d8:	4606      	movmi	r6, r0
 80013da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013de:	bf48      	it	mi
 80013e0:	eef0 7a44 	vmovmi.f32	s15, s8
    /* compare for the maximum value */
    if(out < maxVal1)
    {
      /* Update the maximum value and its index */
      out = maxVal1;
      outIndex = count + 3u;
 80013e4:	f104 30ff 	add.w	r0, r4, #4294967295
 80013e8:	eef4 7ae4 	vcmpe.f32	s15, s9

  /* Run the below code for Cortex-M4 and Cortex-M3 */
  while(blkCnt > 0u)
  {
    /* Initialize maxVal to the next consecutive values one by one */
    maxVal1 = *pSrc++;
 80013ec:	ed95 5a04 	vldr	s10, [r5, #16]
 80013f0:	bf48      	it	mi
 80013f2:	4606      	movmi	r6, r0
 80013f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013f8:	bf48      	it	mi
 80013fa:	eef0 7a64 	vmovmi.f32	s15, s9
 80013fe:	eeb4 5ae7 	vcmpe.f32	s10, s15
 8001402:	bf48      	it	mi
 8001404:	4626      	movmi	r6, r4

    maxVal2 = *pSrc++;
 8001406:	edd5 5a05 	vldr	s11, [r5, #20]
 800140a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800140e:	bfc8      	it	gt
 8001410:	eef0 7a45 	vmovgt.f32	s15, s10
    /* compare for the maximum value */
    if(out < maxVal1)
    {
      /* Update the maximum value and its index */
      out = maxVal1;
      outIndex = count + 1u;
 8001414:	f104 0001 	add.w	r0, r4, #1
 8001418:	eef4 7ae5 	vcmpe.f32	s15, s11
 800141c:	bfc8      	it	gt
 800141e:	4606      	movgt	r6, r0
    }

    maxVal1 = *pSrc++;
 8001420:	ed95 6a06 	vldr	s12, [r5, #24]
 8001424:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001428:	bf48      	it	mi
 800142a:	eef0 7a65 	vmovmi.f32	s15, s11
    /* compare for the maximum value */
    if(out < maxVal2)
    {
      /* Update the maximum value and its index */
      out = maxVal2;
      outIndex = count + 2u;
 800142e:	f104 0002 	add.w	r0, r4, #2
 8001432:	eef4 7ac6 	vcmpe.f32	s15, s12
 8001436:	bf48      	it	mi
 8001438:	4606      	movmi	r6, r0
    }

    maxVal2 = *pSrc++;
 800143a:	edd5 6a07 	vldr	s13, [r5, #28]
 800143e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001442:	bf48      	it	mi
 8001444:	eef0 7a46 	vmovmi.f32	s15, s12
    /* compare for the maximum value */
    if(out < maxVal1)
    {
      /* Update the maximum value and its index */
      out = maxVal1;
      outIndex = count + 3u;
 8001448:	f104 0003 	add.w	r0, r4, #3
 800144c:	eef4 7ae6 	vcmpe.f32	s15, s13
 8001450:	f104 0404 	add.w	r4, r4, #4
 8001454:	bf48      	it	mi
 8001456:	4606      	movmi	r6, r0
 8001458:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800145c:	bf48      	it	mi
 800145e:	eef0 7a66 	vmovmi.f32	s15, s13
 8001462:	bf48      	it	mi
 8001464:	4626      	movmi	r6, r4
 8001466:	3404      	adds	r4, #4

  /* Loop unrolling */
  blkCnt = (blockSize - 1u) >> 2u;

  /* Run the below code for Cortex-M4 and Cortex-M3 */
  while(blkCnt > 0u)
 8001468:	3f02      	subs	r7, #2
 * @param[out]      *pResult maximum value returned here    
 * @param[out]      *pIndex index of maximum value returned here    
 * @return none.    
 */

void arm_max_f32(
 800146a:	f105 0520 	add.w	r5, r5, #32

  /* Loop unrolling */
  blkCnt = (blockSize - 1u) >> 2u;

  /* Run the below code for Cortex-M4 and Cortex-M3 */
  while(blkCnt > 0u)
 800146e:	d194      	bne.n	800139a <arm_max_f32+0xee>
 8001470:	eb0c 1c09 	add.w	ip, ip, r9, lsl #4

  blkCnt = (blockSize - 1u);

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8001474:	f018 0503 	ands.w	r5, r8, #3
 8001478:	d050      	beq.n	800151c <arm_max_f32+0x270>
  {
    /* Initialize maxVal to the next consecutive values one by one */
    maxVal1 = *pSrc++;
 800147a:	4660      	mov	r0, ip
 800147c:	ecb0 7a01 	vldmia	r0!, {s14}
 8001480:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001484:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 * @param[out]      *pResult maximum value returned here    
 * @param[out]      *pIndex index of maximum value returned here    
 * @return none.    
 */

void arm_max_f32(
 8001488:	ebc5 0101 	rsb	r1, r5, r1
 800148c:	bfc8      	it	gt
 800148e:	eef0 7a47 	vmovgt.f32	s15, s14
 8001492:	bfcc      	ite	gt
 8001494:	460f      	movgt	r7, r1
 8001496:	4637      	movle	r7, r6
 8001498:	2401      	movs	r4, #1
 800149a:	f105 3cff 	add.w	ip, r5, #4294967295

  blkCnt = (blockSize - 1u);

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 800149e:	42ac      	cmp	r4, r5
 80014a0:	ea0c 0c04 	and.w	ip, ip, r4
 80014a4:	eeb0 0a67 	vmov.f32	s0, s15
 80014a8:	463e      	mov	r6, r7
 80014aa:	eef0 0a67 	vmov.f32	s1, s15
 80014ae:	d02f      	beq.n	8001510 <arm_max_f32+0x264>
 80014b0:	f1bc 0f00 	cmp.w	ip, #0
 80014b4:	d00f      	beq.n	80014d6 <arm_max_f32+0x22a>
  {
    /* Initialize maxVal to the next consecutive values one by one */
    maxVal1 = *pSrc++;
 80014b6:	ecb0 0a01 	vldmia	r0!, {s0}
 80014ba:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80014be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014c2:	bfd8      	it	le
 80014c4:	eeb0 0a67 	vmovle.f32	s0, s15
 80014c8:	eef0 0a40 	vmov.f32	s1, s0
 80014cc:	dc1c      	bgt.n	8001508 <arm_max_f32+0x25c>
 80014ce:	3401      	adds	r4, #1

  blkCnt = (blockSize - 1u);

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 80014d0:	42ac      	cmp	r4, r5
 80014d2:	463e      	mov	r6, r7
 80014d4:	d01c      	beq.n	8001510 <arm_max_f32+0x264>
  {
    /* Initialize maxVal to the next consecutive values one by one */
    maxVal1 = *pSrc++;
 80014d6:	ecb0 1a01 	vldmia	r0!, {s2}
 80014da:	eeb4 1ae0 	vcmpe.f32	s2, s1
 80014de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014e2:	ecf0 1a01 	vldmia	r0!, {s3}
 80014e6:	bfc8      	it	gt
 80014e8:	eef0 0a41 	vmovgt.f32	s1, s2
 80014ec:	eef4 1ae0 	vcmpe.f32	s3, s1
 * @param[out]      *pResult maximum value returned here    
 * @param[out]      *pIndex index of maximum value returned here    
 * @return none.    
 */

void arm_max_f32(
 80014f0:	bfc8      	it	gt
 80014f2:	190e      	addgt	r6, r1, r4
 80014f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014f8:	bfc8      	it	gt
 80014fa:	eef0 0a61 	vmovgt.f32	s1, s3
 80014fe:	f104 0401 	add.w	r4, r4, #1
 8001502:	eeb0 0a60 	vmov.f32	s0, s1
 8001506:	dd00      	ble.n	800150a <arm_max_f32+0x25e>
 8001508:	190e      	adds	r6, r1, r4
 800150a:	3401      	adds	r4, #1

  blkCnt = (blockSize - 1u);

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 800150c:	42ac      	cmp	r4, r5
 800150e:	d1e2      	bne.n	80014d6 <arm_max_f32+0x22a>
    blkCnt--;

  }

  /* Store the maximum value and it's index into destination pointers */
  *pResult = out;
 8001510:	ed82 0a00 	vstr	s0, [r2]
  *pIndex = outIndex;
 8001514:	601e      	str	r6, [r3, #0]
}
 8001516:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
 800151a:	4770      	bx	lr

  blkCnt = (blockSize - 1u);

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 800151c:	eeb0 0a67 	vmov.f32	s0, s15
 8001520:	e7f6      	b.n	8001510 <arm_max_f32+0x264>
  uint32_t blkCnt, outIndex, count;              /* loop counter */

  /* Initialise the count value. */
  count = 0u;
  /* Initialise the index value to zero. */
  outIndex = 0u;
 8001522:	464e      	mov	r6, r9
 8001524:	e7a6      	b.n	8001474 <arm_max_f32+0x1c8>
 8001526:	bf00      	nop

08001528 <arm_mean_f32>:

void arm_mean_f32(
  float32_t * pSrc,
  uint32_t blockSize,
  float32_t * pResult)
{
 8001528:	b470      	push	{r4, r5, r6}
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 800152a:	088d      	lsrs	r5, r1, #2
 800152c:	d07a      	beq.n	8001624 <arm_mean_f32+0xfc>
  {
    /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) */
    in1 = *pSrc++;
 800152e:	edd0 7a00 	vldr	s15, [r0]
    in2 = *pSrc++;
    in3 = *pSrc++;
    in4 = *pSrc++;

    sum += in1;
 8001532:	eddf 6a3e 	vldr	s13, [pc, #248]	; 800162c <arm_mean_f32+0x104>
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
  {
    /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) */
    in1 = *pSrc++;
    in2 = *pSrc++;
 8001536:	ed90 7a01 	vldr	s14, [r0, #4]
    in3 = *pSrc++;
    in4 = *pSrc++;

    sum += in1;
 800153a:	ee36 0aa7 	vadd.f32	s0, s13, s15
  while(blkCnt > 0u)
  {
    /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) */
    in1 = *pSrc++;
    in2 = *pSrc++;
    in3 = *pSrc++;
 800153e:	edd0 0a02 	vldr	s1, [r0, #8]
    in4 = *pSrc++;

    sum += in1;
    sum += in2;
 8001542:	ee30 1a07 	vadd.f32	s2, s0, s14
 8001546:	1e6b      	subs	r3, r5, #1
  {
    /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) */
    in1 = *pSrc++;
    in2 = *pSrc++;
    in3 = *pSrc++;
    in4 = *pSrc++;
 8001548:	edd0 1a03 	vldr	s3, [r0, #12]

    sum += in1;
    sum += in2;
    sum += in3;
 800154c:	ee31 2a20 	vadd.f32	s4, s2, s1
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8001550:	461c      	mov	r4, r3
 8001552:	f003 0601 	and.w	r6, r3, #1
    in4 = *pSrc++;

    sum += in1;
    sum += in2;
    sum += in3;
    sum += in4;
 8001556:	ee32 6a21 	vadd.f32	s12, s4, s3
 * @param[out]      *pResult mean value returned here    
 * @return none.    
 */


void arm_mean_f32(
 800155a:	f100 0310 	add.w	r3, r0, #16
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 800155e:	b3b4      	cbz	r4, 80015ce <arm_mean_f32+0xa6>
 8001560:	b196      	cbz	r6, 8001588 <arm_mean_f32+0x60>
  {
    /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) */
    in1 = *pSrc++;
 8001562:	edd3 2a00 	vldr	s5, [r3]
    in2 = *pSrc++;
 8001566:	ed93 3a01 	vldr	s6, [r3, #4]
    in3 = *pSrc++;
    in4 = *pSrc++;

    sum += in1;
 800156a:	ee76 3a22 	vadd.f32	s7, s12, s5
  while(blkCnt > 0u)
  {
    /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) */
    in1 = *pSrc++;
    in2 = *pSrc++;
    in3 = *pSrc++;
 800156e:	ed93 4a02 	vldr	s8, [r3, #8]
    in4 = *pSrc++;

    sum += in1;
    sum += in2;
 8001572:	ee73 4a83 	vadd.f32	s9, s7, s6
  {
    /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) */
    in1 = *pSrc++;
    in2 = *pSrc++;
    in3 = *pSrc++;
    in4 = *pSrc++;
 8001576:	ed93 5a03 	vldr	s10, [r3, #12]

    sum += in1;
    sum += in2;
    sum += in3;
 800157a:	ee74 5a84 	vadd.f32	s11, s9, s8
 * @param[out]      *pResult mean value returned here    
 * @return none.    
 */


void arm_mean_f32(
 800157e:	3310      	adds	r3, #16
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8001580:	3c01      	subs	r4, #1
    in4 = *pSrc++;

    sum += in1;
    sum += in2;
    sum += in3;
    sum += in4;
 8001582:	ee35 6a85 	vadd.f32	s12, s11, s10
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8001586:	d022      	beq.n	80015ce <arm_mean_f32+0xa6>
  {
    /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) */
    in1 = *pSrc++;
 8001588:	edd3 7a00 	vldr	s15, [r3]
    in2 = *pSrc++;
 800158c:	ed93 7a01 	vldr	s14, [r3, #4]
    in3 = *pSrc++;
    in4 = *pSrc++;

    sum += in1;
 8001590:	ee36 0a27 	vadd.f32	s0, s12, s15
  while(blkCnt > 0u)
  {
    /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) */
    in1 = *pSrc++;
    in2 = *pSrc++;
    in3 = *pSrc++;
 8001594:	edd3 6a02 	vldr	s13, [r3, #8]
    in4 = *pSrc++;

    sum += in1;
    sum += in2;
 8001598:	ee70 0a07 	vadd.f32	s1, s0, s14
  {
    /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) */
    in1 = *pSrc++;
    in2 = *pSrc++;
    in3 = *pSrc++;
    in4 = *pSrc++;
 800159c:	ed93 1a03 	vldr	s2, [r3, #12]

    sum += in1;
    sum += in2;
    sum += in3;
 80015a0:	ee70 1aa6 	vadd.f32	s3, s1, s13
  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
  {
    /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) */
    in1 = *pSrc++;
 80015a4:	ed93 2a04 	vldr	s4, [r3, #16]
    in4 = *pSrc++;

    sum += in1;
    sum += in2;
    sum += in3;
    sum += in4;
 80015a8:	ee71 2a81 	vadd.f32	s5, s3, s2
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
  {
    /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) */
    in1 = *pSrc++;
    in2 = *pSrc++;
 80015ac:	ed93 3a05 	vldr	s6, [r3, #20]
    in3 = *pSrc++;
    in4 = *pSrc++;

    sum += in1;
 80015b0:	ee72 3a82 	vadd.f32	s7, s5, s4
  while(blkCnt > 0u)
  {
    /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) */
    in1 = *pSrc++;
    in2 = *pSrc++;
    in3 = *pSrc++;
 80015b4:	ed93 4a06 	vldr	s8, [r3, #24]
    in4 = *pSrc++;

    sum += in1;
    sum += in2;
 80015b8:	ee73 4a83 	vadd.f32	s9, s7, s6
  {
    /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) */
    in1 = *pSrc++;
    in2 = *pSrc++;
    in3 = *pSrc++;
    in4 = *pSrc++;
 80015bc:	ed93 5a07 	vldr	s10, [r3, #28]

    sum += in1;
    sum += in2;
    sum += in3;
 80015c0:	ee74 5a84 	vadd.f32	s11, s9, s8
 * @param[out]      *pResult mean value returned here    
 * @return none.    
 */


void arm_mean_f32(
 80015c4:	3320      	adds	r3, #32
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 80015c6:	3c02      	subs	r4, #2
    in4 = *pSrc++;

    sum += in1;
    sum += in2;
    sum += in3;
    sum += in4;
 80015c8:	ee35 6a85 	vadd.f32	s12, s11, s10
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 80015cc:	d1dc      	bne.n	8001588 <arm_mean_f32+0x60>
 80015ce:	eb00 1005 	add.w	r0, r0, r5, lsl #4
  /* Loop over blockSize number of values */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 80015d2:	f011 0403 	ands.w	r4, r1, #3
 80015d6:	d01b      	beq.n	8001610 <arm_mean_f32+0xe8>
 80015d8:	3c01      	subs	r4, #1
  {
    /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) */
    sum += *pSrc++;
 80015da:	ecf0 7a01 	vldmia	r0!, {s15}
  /* Loop over blockSize number of values */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 80015de:	4623      	mov	r3, r4
  {
    /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) */
    sum += *pSrc++;
 80015e0:	ee36 6a27 	vadd.f32	s12, s12, s15
 80015e4:	f004 0401 	and.w	r4, r4, #1
  /* Loop over blockSize number of values */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 80015e8:	b193      	cbz	r3, 8001610 <arm_mean_f32+0xe8>
 80015ea:	b12c      	cbz	r4, 80015f8 <arm_mean_f32+0xd0>
  {
    /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) */
    sum += *pSrc++;
 80015ec:	ecb0 7a01 	vldmia	r0!, {s14}
  /* Loop over blockSize number of values */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 80015f0:	3b01      	subs	r3, #1
  {
    /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) */
    sum += *pSrc++;
 80015f2:	ee36 6a07 	vadd.f32	s12, s12, s14
  /* Loop over blockSize number of values */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 80015f6:	d00b      	beq.n	8001610 <arm_mean_f32+0xe8>
  {
    /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) */
    sum += *pSrc++;
 80015f8:	4604      	mov	r4, r0
 80015fa:	ecb4 0a01 	vldmia	r4!, {s0}
 80015fe:	edd0 6a01 	vldr	s13, [r0, #4]
 8001602:	ee36 6a00 	vadd.f32	s12, s12, s0
 8001606:	1d20      	adds	r0, r4, #4
  /* Loop over blockSize number of values */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8001608:	3b02      	subs	r3, #2
  {
    /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) */
    sum += *pSrc++;
 800160a:	ee36 6a26 	vadd.f32	s12, s12, s13
  /* Loop over blockSize number of values */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 800160e:	d1f3      	bne.n	80015f8 <arm_mean_f32+0xd0>
    blkCnt--;
  }

  /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) / blockSize  */
  /* Store the result to the destination */
  *pResult = sum / (float32_t) blockSize;
 8001610:	ee00 1a90 	vmov	s1, r1
 8001614:	eeb8 1a60 	vcvt.f32.u32	s2, s1
 8001618:	eec6 1a01 	vdiv.f32	s3, s12, s2
 800161c:	edc2 1a00 	vstr	s3, [r2]
}
 8001620:	bc70      	pop	{r4, r5, r6}
 8001622:	4770      	bx	lr
void arm_mean_f32(
  float32_t * pSrc,
  uint32_t blockSize,
  float32_t * pResult)
{
  float32_t sum = 0.0f;                          /* Temporary result storage */
 8001624:	ed9f 6a01 	vldr	s12, [pc, #4]	; 800162c <arm_mean_f32+0x104>
 8001628:	e7d3      	b.n	80015d2 <arm_mean_f32+0xaa>
 800162a:	bf00      	nop
 800162c:	00000000 	.word	0x00000000

08001630 <arm_min_f32>:
void arm_min_f32(
  float32_t * pSrc,
  uint32_t blockSize,
  float32_t * pResult,
  uint32_t * pIndex)
{
 8001630:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
  outIndex = 0u;
  /* Load first input value that act as reference value for comparision */
  out = *pSrc++;

  /* Loop unrolling */
  blkCnt = (blockSize - 1u) >> 2u;
 8001634:	f101 38ff 	add.w	r8, r1, #4294967295
  /* Initialise the count value. */
  count = 0u;
  /* Initialise the index value to zero. */
  outIndex = 0u;
  /* Load first input value that act as reference value for comparision */
  out = *pSrc++;
 8001638:	4684      	mov	ip, r0

  /* Loop unrolling */
  blkCnt = (blockSize - 1u) >> 2u;

  while(blkCnt > 0)
 800163a:	ea5f 0998 	movs.w	r9, r8, lsr #2
  /* Initialise the count value. */
  count = 0u;
  /* Initialise the index value to zero. */
  outIndex = 0u;
  /* Load first input value that act as reference value for comparision */
  out = *pSrc++;
 800163e:	ecfc 7a01 	vldmia	ip!, {s15}

  /* Loop unrolling */
  blkCnt = (blockSize - 1u) >> 2u;

  while(blkCnt > 0)
 8001642:	f000 8130 	beq.w	80018a6 <arm_min_f32+0x276>
  {
    /* Initialize minVal to the next consecutive values one by one */
    minVal1 = *pSrc++;
 8001646:	eddc 6a00 	vldr	s13, [ip]
 800164a:	eef4 6ae7 	vcmpe.f32	s13, s15
 800164e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    minVal2 = *pSrc++;
 8001652:	ed9c 7a01 	vldr	s14, [ip, #4]
 8001656:	bf48      	it	mi
 8001658:	eef0 7a66 	vmovmi.f32	s15, s13
 800165c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001660:	bf54      	ite	pl
 8001662:	2600      	movpl	r6, #0
 8001664:	2601      	movmi	r6, #1
      /* Update the minimum value and its index */
      out = minVal1;
      outIndex = count + 1u;
    }

    minVal1 = *pSrc++;
 8001666:	ed9c 0a02 	vldr	s0, [ip, #8]
 800166a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800166e:	bfc8      	it	gt
 8001670:	eef0 7a47 	vmovgt.f32	s15, s14
 8001674:	eef4 7ac0 	vcmpe.f32	s15, s0
 8001678:	bfc8      	it	gt
 800167a:	2602      	movgt	r6, #2
      /* Update the minimum value and its index */
      out = minVal2;
      outIndex = count + 2u;
    }

    minVal2 = *pSrc++;
 800167c:	eddc 0a03 	vldr	s1, [ip, #12]
 8001680:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001684:	bfc8      	it	gt
 8001686:	eef0 7a40 	vmovgt.f32	s15, s0
 800168a:	f109 34ff 	add.w	r4, r9, #4294967295
 800168e:	eef4 7ae0 	vcmpe.f32	s15, s1
 8001692:	bfc8      	it	gt
 8001694:	2603      	movgt	r6, #3
  out = *pSrc++;

  /* Loop unrolling */
  blkCnt = (blockSize - 1u) >> 2u;

  while(blkCnt > 0)
 8001696:	4627      	mov	r7, r4
 8001698:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800169c:	f004 0a01 	and.w	sl, r4, #1
 80016a0:	bfc8      	it	gt
 80016a2:	eef0 7a60 	vmovgt.f32	s15, s1
 80016a6:	bfc8      	it	gt
 80016a8:	2604      	movgt	r6, #4
 * @param[out]      *pIndex index of minimum value returned here    
  * @return none.    
 *    
 */

void arm_min_f32(
 80016aa:	f100 0514 	add.w	r5, r0, #20
 80016ae:	2408      	movs	r4, #8
  out = *pSrc++;

  /* Loop unrolling */
  blkCnt = (blockSize - 1u) >> 2u;

  while(blkCnt > 0)
 80016b0:	2f00      	cmp	r7, #0
 80016b2:	f000 809f 	beq.w	80017f4 <arm_min_f32+0x1c4>
 80016b6:	f1ba 0f00 	cmp.w	sl, #0
 80016ba:	d030      	beq.n	800171e <arm_min_f32+0xee>
  {
    /* Initialize minVal to the next consecutive values one by one */
    minVal1 = *pSrc++;
 80016bc:	ed95 1a00 	vldr	s2, [r5]
 80016c0:	eeb4 1ae7 	vcmpe.f32	s2, s15
 80016c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    minVal2 = *pSrc++;
 80016c8:	edd5 1a01 	vldr	s3, [r5, #4]
 80016cc:	bf48      	it	mi
 80016ce:	eef0 7a41 	vmovmi.f32	s15, s2
 80016d2:	eef4 7ae1 	vcmpe.f32	s15, s3
      /* Update the minimum value and its index */
      out = minVal1;
      outIndex = count + 1u;
    }

    minVal1 = *pSrc++;
 80016d6:	ed95 2a02 	vldr	s4, [r5, #8]
 80016da:	bf48      	it	mi
 80016dc:	2605      	movmi	r6, #5
 80016de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016e2:	bfc8      	it	gt
 80016e4:	eef0 7a61 	vmovgt.f32	s15, s3
 80016e8:	eef4 7ac2 	vcmpe.f32	s15, s4
      /* Update the minimum value and its index */
      out = minVal2;
      outIndex = count + 2u;
    }

    minVal2 = *pSrc++;
 80016ec:	edd5 2a03 	vldr	s5, [r5, #12]
 80016f0:	bfc8      	it	gt
 80016f2:	2606      	movgt	r6, #6
 80016f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016f8:	bfc8      	it	gt
 80016fa:	eef0 7a42 	vmovgt.f32	s15, s4
 80016fe:	eef4 7ae2 	vcmpe.f32	s15, s5
 8001702:	bfc8      	it	gt
 8001704:	2607      	movgt	r6, #7
 8001706:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800170a:	bfc8      	it	gt
 800170c:	eef0 7a62 	vmovgt.f32	s15, s5
 8001710:	bfc8      	it	gt
 8001712:	2608      	movgt	r6, #8
 8001714:	240c      	movs	r4, #12
  out = *pSrc++;

  /* Loop unrolling */
  blkCnt = (blockSize - 1u) >> 2u;

  while(blkCnt > 0)
 8001716:	3f01      	subs	r7, #1
 * @param[out]      *pIndex index of minimum value returned here    
  * @return none.    
 *    
 */

void arm_min_f32(
 8001718:	f100 0524 	add.w	r5, r0, #36	; 0x24
  out = *pSrc++;

  /* Loop unrolling */
  blkCnt = (blockSize - 1u) >> 2u;

  while(blkCnt > 0)
 800171c:	d06a      	beq.n	80017f4 <arm_min_f32+0x1c4>
  {
    /* Initialize minVal to the next consecutive values one by one */
    minVal1 = *pSrc++;
 800171e:	ed95 3a00 	vldr	s6, [r5]
 8001722:	eeb4 3ae7 	vcmpe.f32	s6, s15
 8001726:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    minVal2 = *pSrc++;
 800172a:	edd5 3a01 	vldr	s7, [r5, #4]
 800172e:	bf48      	it	mi
 8001730:	eef0 7a43 	vmovmi.f32	s15, s6
    /* compare for the minimum value */
    if(out > minVal1)
    {
      /* Update the minimum value and its index */
      out = minVal1;
      outIndex = count + 1u;
 8001734:	f1a4 0003 	sub.w	r0, r4, #3
 8001738:	eef4 7ae3 	vcmpe.f32	s15, s7
 800173c:	bf48      	it	mi
 800173e:	4606      	movmi	r6, r0
    }

    minVal1 = *pSrc++;
 8001740:	ed95 4a02 	vldr	s8, [r5, #8]
 8001744:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001748:	bfc8      	it	gt
 800174a:	eef0 7a63 	vmovgt.f32	s15, s7
    /* compare for the minimum value */
    if(out > minVal2)
    {
      /* Update the minimum value and its index */
      out = minVal2;
      outIndex = count + 2u;
 800174e:	f1a4 0002 	sub.w	r0, r4, #2
 8001752:	eef4 7ac4 	vcmpe.f32	s15, s8
    }

    minVal2 = *pSrc++;
 8001756:	edd5 4a03 	vldr	s9, [r5, #12]
 800175a:	bfc8      	it	gt
 800175c:	4606      	movgt	r6, r0
 800175e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001762:	bfc8      	it	gt
 8001764:	eef0 7a44 	vmovgt.f32	s15, s8
    /* compare for the minimum value */
    if(out > minVal1)
    {
      /* Update the minimum value and its index */
      out = minVal1;
      outIndex = count + 3u;
 8001768:	f104 30ff 	add.w	r0, r4, #4294967295
 800176c:	eef4 7ae4 	vcmpe.f32	s15, s9
  blkCnt = (blockSize - 1u) >> 2u;

  while(blkCnt > 0)
  {
    /* Initialize minVal to the next consecutive values one by one */
    minVal1 = *pSrc++;
 8001770:	ed95 5a04 	vldr	s10, [r5, #16]
 8001774:	bfc8      	it	gt
 8001776:	4606      	movgt	r6, r0
 8001778:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800177c:	bfc8      	it	gt
 800177e:	eef0 7a64 	vmovgt.f32	s15, s9
 8001782:	eeb4 5ae7 	vcmpe.f32	s10, s15
 8001786:	bfc8      	it	gt
 8001788:	4626      	movgt	r6, r4
    minVal2 = *pSrc++;
 800178a:	edd5 5a05 	vldr	s11, [r5, #20]
 800178e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001792:	bf48      	it	mi
 8001794:	eef0 7a45 	vmovmi.f32	s15, s10
    /* compare for the minimum value */
    if(out > minVal1)
    {
      /* Update the minimum value and its index */
      out = minVal1;
      outIndex = count + 1u;
 8001798:	f104 0001 	add.w	r0, r4, #1
 800179c:	eef4 7ae5 	vcmpe.f32	s15, s11
 80017a0:	bf48      	it	mi
 80017a2:	4606      	movmi	r6, r0
    }

    minVal1 = *pSrc++;
 80017a4:	ed95 6a06 	vldr	s12, [r5, #24]
 80017a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017ac:	bfc8      	it	gt
 80017ae:	eef0 7a65 	vmovgt.f32	s15, s11
    /* compare for the minimum value */
    if(out > minVal2)
    {
      /* Update the minimum value and its index */
      out = minVal2;
      outIndex = count + 2u;
 80017b2:	f104 0002 	add.w	r0, r4, #2
 80017b6:	eef4 7ac6 	vcmpe.f32	s15, s12
 80017ba:	bfc8      	it	gt
 80017bc:	4606      	movgt	r6, r0
    }

    minVal2 = *pSrc++;
 80017be:	edd5 6a07 	vldr	s13, [r5, #28]
 80017c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017c6:	bfc8      	it	gt
 80017c8:	eef0 7a46 	vmovgt.f32	s15, s12
    /* compare for the minimum value */
    if(out > minVal1)
    {
      /* Update the minimum value and its index */
      out = minVal1;
      outIndex = count + 3u;
 80017cc:	f104 0003 	add.w	r0, r4, #3
 80017d0:	eef4 7ae6 	vcmpe.f32	s15, s13
 80017d4:	f104 0404 	add.w	r4, r4, #4
 80017d8:	bfc8      	it	gt
 80017da:	4606      	movgt	r6, r0
 80017dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017e0:	bfc8      	it	gt
 80017e2:	eef0 7a66 	vmovgt.f32	s15, s13
 80017e6:	bfc8      	it	gt
 80017e8:	4626      	movgt	r6, r4
 80017ea:	3404      	adds	r4, #4
  out = *pSrc++;

  /* Loop unrolling */
  blkCnt = (blockSize - 1u) >> 2u;

  while(blkCnt > 0)
 80017ec:	3f02      	subs	r7, #2
 * @param[out]      *pIndex index of minimum value returned here    
  * @return none.    
 *    
 */

void arm_min_f32(
 80017ee:	f105 0520 	add.w	r5, r5, #32
  out = *pSrc++;

  /* Loop unrolling */
  blkCnt = (blockSize - 1u) >> 2u;

  while(blkCnt > 0)
 80017f2:	d194      	bne.n	800171e <arm_min_f32+0xee>
 80017f4:	eb0c 1c09 	add.w	ip, ip, r9, lsl #4

  blkCnt = (blockSize - 1u);

#endif //      #ifndef ARM_MATH_CM0_FAMILY

  while(blkCnt > 0)
 80017f8:	f018 0503 	ands.w	r5, r8, #3
 80017fc:	d050      	beq.n	80018a0 <arm_min_f32+0x270>
  {
    /* Initialize minVal to the next consecutive values one by one */
    minVal1 = *pSrc++;
 80017fe:	4660      	mov	r0, ip
 8001800:	ecb0 7a01 	vldmia	r0!, {s14}
 8001804:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001808:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 * @param[out]      *pIndex index of minimum value returned here    
  * @return none.    
 *    
 */

void arm_min_f32(
 800180c:	ebc5 0101 	rsb	r1, r5, r1
 8001810:	bf48      	it	mi
 8001812:	eef0 7a47 	vmovmi.f32	s15, s14
 8001816:	bf4c      	ite	mi
 8001818:	460f      	movmi	r7, r1
 800181a:	4637      	movpl	r7, r6
 800181c:	2401      	movs	r4, #1
 800181e:	f105 3cff 	add.w	ip, r5, #4294967295

  blkCnt = (blockSize - 1u);

#endif //      #ifndef ARM_MATH_CM0_FAMILY

  while(blkCnt > 0)
 8001822:	42ac      	cmp	r4, r5
 8001824:	ea0c 0c04 	and.w	ip, ip, r4
 8001828:	eeb0 0a67 	vmov.f32	s0, s15
 800182c:	463e      	mov	r6, r7
 800182e:	eef0 0a67 	vmov.f32	s1, s15
 8001832:	d02f      	beq.n	8001894 <arm_min_f32+0x264>
 8001834:	f1bc 0f00 	cmp.w	ip, #0
 8001838:	d00f      	beq.n	800185a <arm_min_f32+0x22a>
  {
    /* Initialize minVal to the next consecutive values one by one */
    minVal1 = *pSrc++;
 800183a:	ecb0 0a01 	vldmia	r0!, {s0}
 800183e:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8001842:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001846:	bf58      	it	pl
 8001848:	eeb0 0a67 	vmovpl.f32	s0, s15
 800184c:	eef0 0a40 	vmov.f32	s1, s0
 8001850:	d41c      	bmi.n	800188c <arm_min_f32+0x25c>
 8001852:	3401      	adds	r4, #1

  blkCnt = (blockSize - 1u);

#endif //      #ifndef ARM_MATH_CM0_FAMILY

  while(blkCnt > 0)
 8001854:	42ac      	cmp	r4, r5
 8001856:	463e      	mov	r6, r7
 8001858:	d01c      	beq.n	8001894 <arm_min_f32+0x264>
  {
    /* Initialize minVal to the next consecutive values one by one */
    minVal1 = *pSrc++;
 800185a:	ecb0 1a01 	vldmia	r0!, {s2}
 800185e:	eeb4 1ae0 	vcmpe.f32	s2, s1
 8001862:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001866:	ecf0 1a01 	vldmia	r0!, {s3}
 800186a:	bf48      	it	mi
 800186c:	eef0 0a41 	vmovmi.f32	s1, s2
 8001870:	eef4 1ae0 	vcmpe.f32	s3, s1
 * @param[out]      *pIndex index of minimum value returned here    
  * @return none.    
 *    
 */

void arm_min_f32(
 8001874:	bf48      	it	mi
 8001876:	190e      	addmi	r6, r1, r4
 8001878:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800187c:	bf48      	it	mi
 800187e:	eef0 0a61 	vmovmi.f32	s1, s3
 8001882:	f104 0401 	add.w	r4, r4, #1
 8001886:	eeb0 0a60 	vmov.f32	s0, s1
 800188a:	d500      	bpl.n	800188e <arm_min_f32+0x25e>
 800188c:	190e      	adds	r6, r1, r4
 800188e:	3401      	adds	r4, #1

  blkCnt = (blockSize - 1u);

#endif //      #ifndef ARM_MATH_CM0_FAMILY

  while(blkCnt > 0)
 8001890:	42ac      	cmp	r4, r5
 8001892:	d1e2      	bne.n	800185a <arm_min_f32+0x22a>
    blkCnt--;

  }

  /* Store the minimum value and it's index into destination pointers */
  *pResult = out;
 8001894:	ed82 0a00 	vstr	s0, [r2]
  *pIndex = outIndex;
 8001898:	601e      	str	r6, [r3, #0]
}
 800189a:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
 800189e:	4770      	bx	lr

  blkCnt = (blockSize - 1u);

#endif //      #ifndef ARM_MATH_CM0_FAMILY

  while(blkCnt > 0)
 80018a0:	eeb0 0a67 	vmov.f32	s0, s15
 80018a4:	e7f6      	b.n	8001894 <arm_min_f32+0x264>
  uint32_t blkCnt, outIndex, count;              /* loop counter */

  /* Initialise the count value. */
  count = 0u;
  /* Initialise the index value to zero. */
  outIndex = 0u;
 80018a6:	464e      	mov	r6, r9
 80018a8:	e7a6      	b.n	80017f8 <arm_min_f32+0x1c8>
 80018aa:	bf00      	nop

080018ac <arm_std_f32>:

void arm_std_f32(
  float32_t * pSrc,
  uint32_t blockSize,
  float32_t * pResult)
{
 80018ac:	b570      	push	{r4, r5, r6, lr}
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 80018ae:	088d      	lsrs	r5, r1, #2

void arm_std_f32(
  float32_t * pSrc,
  uint32_t blockSize,
  float32_t * pResult)
{
 80018b0:	b082      	sub	sp, #8
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 80018b2:	f000 80be 	beq.w	8001a32 <arm_std_f32+0x186>
 80018b6:	ed9f 6a67 	vldr	s12, [pc, #412]	; 8001a54 <arm_std_f32+0x1a8>
  {
    /* C = (A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1])  */
    /* Compute Sum of squares of the input samples    
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
 80018ba:	edd0 6a00 	vldr	s13, [r0]
    sum += in;
    sumOfSquares += in * in;
 80018be:	eef0 7a46 	vmov.f32	s15, s12
 80018c2:	ee46 7aa6 	vmla.f32	s15, s13, s13
    in = *pSrc++;
 80018c6:	ed90 7a01 	vldr	s14, [r0, #4]
  {
    /* C = (A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1])  */
    /* Compute Sum of squares of the input samples    
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
    sum += in;
 80018ca:	ee36 0a26 	vadd.f32	s0, s12, s13
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
 80018ce:	ee47 7a07 	vmla.f32	s15, s14, s14
    in = *pSrc++;
 80018d2:	edd0 0a02 	vldr	s1, [r0, #8]
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
 80018d6:	ee30 1a07 	vadd.f32	s2, s0, s14
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
 80018da:	ee40 7aa0 	vmla.f32	s15, s1, s1
 80018de:	1e6b      	subs	r3, r5, #1
    in = *pSrc++;
 80018e0:	edd0 1a03 	vldr	s3, [r0, #12]
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
 80018e4:	ee31 2a20 	vadd.f32	s4, s2, s1
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 80018e8:	461c      	mov	r4, r3
 80018ea:	f003 0601 	and.w	r6, r3, #1
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
 80018ee:	ee32 7a21 	vadd.f32	s14, s4, s3
 * @return none.    
 *    
 */


void arm_std_f32(
 80018f2:	f100 0310 	add.w	r3, r0, #16
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
 80018f6:	ee41 7aa1 	vmla.f32	s15, s3, s3
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 80018fa:	2c00      	cmp	r4, #0
 80018fc:	d04e      	beq.n	800199c <arm_std_f32+0xf0>
 80018fe:	b1d6      	cbz	r6, 8001936 <arm_std_f32+0x8a>
  {
    /* C = (A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1])  */
    /* Compute Sum of squares of the input samples    
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
 8001900:	edd3 2a00 	vldr	s5, [r3]
    sum += in;
    sumOfSquares += in * in;
 8001904:	ee42 7aa2 	vmla.f32	s15, s5, s5
    in = *pSrc++;
 8001908:	ed93 3a01 	vldr	s6, [r3, #4]
  {
    /* C = (A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1])  */
    /* Compute Sum of squares of the input samples    
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
    sum += in;
 800190c:	ee77 3a22 	vadd.f32	s7, s14, s5
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
 8001910:	ee43 7a03 	vmla.f32	s15, s6, s6
    in = *pSrc++;
 8001914:	ed93 4a02 	vldr	s8, [r3, #8]
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
 8001918:	ee73 4a83 	vadd.f32	s9, s7, s6
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
 800191c:	ee44 7a04 	vmla.f32	s15, s8, s8
    in = *pSrc++;
 8001920:	ed93 5a03 	vldr	s10, [r3, #12]
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
 8001924:	ee74 5a84 	vadd.f32	s11, s9, s8
 * @return none.    
 *    
 */


void arm_std_f32(
 8001928:	3310      	adds	r3, #16
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 800192a:	3c01      	subs	r4, #1
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
 800192c:	ee35 7a85 	vadd.f32	s14, s11, s10
    sumOfSquares += in * in;
 8001930:	ee45 7a05 	vmla.f32	s15, s10, s10
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8001934:	d032      	beq.n	800199c <arm_std_f32+0xf0>
  {
    /* C = (A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1])  */
    /* Compute Sum of squares of the input samples    
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
 8001936:	ed93 0a00 	vldr	s0, [r3]
    sum += in;
    sumOfSquares += in * in;
 800193a:	ee40 7a00 	vmla.f32	s15, s0, s0
    in = *pSrc++;
 800193e:	ed93 6a01 	vldr	s12, [r3, #4]
    sum += in;
    sumOfSquares += in * in;
 8001942:	ee46 7a06 	vmla.f32	s15, s12, s12
    in = *pSrc++;
 8001946:	edd3 6a02 	vldr	s13, [r3, #8]
    sum += in;
    sumOfSquares += in * in;
 800194a:	ee46 7aa6 	vmla.f32	s15, s13, s13
    in = *pSrc++;
 800194e:	edd3 0a03 	vldr	s1, [r3, #12]
  {
    /* C = (A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1])  */
    /* Compute Sum of squares of the input samples    
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
    sum += in;
 8001952:	ee37 1a00 	vadd.f32	s2, s14, s0
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
 8001956:	ee40 7aa0 	vmla.f32	s15, s1, s1
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
 800195a:	ee71 1a06 	vadd.f32	s3, s2, s12
  while(blkCnt > 0u)
  {
    /* C = (A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1])  */
    /* Compute Sum of squares of the input samples    
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
 800195e:	ed93 2a04 	vldr	s4, [r3, #16]
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
 8001962:	ee71 2aa6 	vadd.f32	s5, s3, s13
    /* C = (A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1])  */
    /* Compute Sum of squares of the input samples    
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
 8001966:	ee42 7a02 	vmla.f32	s15, s4, s4
    in = *pSrc++;
 800196a:	ed93 3a05 	vldr	s6, [r3, #20]
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
 800196e:	ee72 3aa0 	vadd.f32	s7, s5, s1
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
 8001972:	ee43 7a03 	vmla.f32	s15, s6, s6
  {
    /* C = (A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1])  */
    /* Compute Sum of squares of the input samples    
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
    sum += in;
 8001976:	ee33 4a82 	vadd.f32	s8, s7, s4
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
    in = *pSrc++;
 800197a:	edd3 4a06 	vldr	s9, [r3, #24]
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
 800197e:	ee34 5a03 	vadd.f32	s10, s8, s6
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
 8001982:	ee44 7aa4 	vmla.f32	s15, s9, s9
    in = *pSrc++;
 8001986:	edd3 5a07 	vldr	s11, [r3, #28]
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
 800198a:	ee35 7a24 	vadd.f32	s14, s10, s9
 * @return none.    
 *    
 */


void arm_std_f32(
 800198e:	3320      	adds	r3, #32
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8001990:	3c02      	subs	r4, #2
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
 8001992:	ee37 7a25 	vadd.f32	s14, s14, s11
    sumOfSquares += in * in;
 8001996:	ee45 7aa5 	vmla.f32	s15, s11, s11
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 800199a:	d1cc      	bne.n	8001936 <arm_std_f32+0x8a>
 800199c:	eb00 1005 	add.w	r0, r0, r5, lsl #4

  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.    
   ** No loop unrolling is used. */
  blkCnt = blockSize % 0x4u;

  while(blkCnt > 0u)
 80019a0:	f011 0403 	ands.w	r4, r1, #3
 80019a4:	d023      	beq.n	80019ee <arm_std_f32+0x142>
 80019a6:	3c01      	subs	r4, #1
  {
    /* C = (A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1]) */
    /* Compute Sum of squares of the input samples    
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
 80019a8:	ecb0 0a01 	vldmia	r0!, {s0}

  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.    
   ** No loop unrolling is used. */
  blkCnt = blockSize % 0x4u;

  while(blkCnt > 0u)
 80019ac:	4623      	mov	r3, r4
  {
    /* C = (A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1]) */
    /* Compute Sum of squares of the input samples    
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
    sum += in;
 80019ae:	ee37 7a00 	vadd.f32	s14, s14, s0
 80019b2:	f004 0401 	and.w	r4, r4, #1
    sumOfSquares += in * in;
 80019b6:	ee40 7a00 	vmla.f32	s15, s0, s0

  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.    
   ** No loop unrolling is used. */
  blkCnt = blockSize % 0x4u;

  while(blkCnt > 0u)
 80019ba:	b1c3      	cbz	r3, 80019ee <arm_std_f32+0x142>
 80019bc:	b13c      	cbz	r4, 80019ce <arm_std_f32+0x122>
  {
    /* C = (A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1]) */
    /* Compute Sum of squares of the input samples    
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
 80019be:	ecb0 6a01 	vldmia	r0!, {s12}

  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.    
   ** No loop unrolling is used. */
  blkCnt = blockSize % 0x4u;

  while(blkCnt > 0u)
 80019c2:	3b01      	subs	r3, #1
  {
    /* C = (A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1]) */
    /* Compute Sum of squares of the input samples    
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
    sum += in;
 80019c4:	ee37 7a06 	vadd.f32	s14, s14, s12
    sumOfSquares += in * in;
 80019c8:	ee46 7a06 	vmla.f32	s15, s12, s12

  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.    
   ** No loop unrolling is used. */
  blkCnt = blockSize % 0x4u;

  while(blkCnt > 0u)
 80019cc:	d00f      	beq.n	80019ee <arm_std_f32+0x142>
  {
    /* C = (A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1]) */
    /* Compute Sum of squares of the input samples    
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
 80019ce:	4604      	mov	r4, r0
 80019d0:	ecf4 0a01 	vldmia	r4!, {s1}
    sum += in;
    sumOfSquares += in * in;
 80019d4:	ee40 7aa0 	vmla.f32	s15, s1, s1
  while(blkCnt > 0u)
  {
    /* C = (A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1]) */
    /* Compute Sum of squares of the input samples    
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
 80019d8:	edd0 6a01 	vldr	s13, [r0, #4]
    sum += in;
 80019dc:	ee37 1a20 	vadd.f32	s2, s14, s1
  while(blkCnt > 0u)
  {
    /* C = (A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1]) */
    /* Compute Sum of squares of the input samples    
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
 80019e0:	1d20      	adds	r0, r4, #4

  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.    
   ** No loop unrolling is used. */
  blkCnt = blockSize % 0x4u;

  while(blkCnt > 0u)
 80019e2:	3b02      	subs	r3, #2
  {
    /* C = (A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1]) */
    /* Compute Sum of squares of the input samples    
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
    sum += in;
 80019e4:	ee31 7a26 	vadd.f32	s14, s2, s13
    sumOfSquares += in * in;
 80019e8:	ee46 7aa6 	vmla.f32	s15, s13, s13

  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.    
   ** No loop unrolling is used. */
  blkCnt = blockSize % 0x4u;

  while(blkCnt > 0u)
 80019ec:	d1ef      	bne.n	80019ce <arm_std_f32+0x122>
    blkCnt--;
  }

  /* Compute Mean of squares of the input samples    
   * and then store the result in a temporary variable, meanOfSquares. */
  meanOfSquares = sumOfSquares / ((float32_t) blockSize - 1.0f);
 80019ee:	ee01 1a90 	vmov	s3, r1
 80019f2:	eeb8 2a61 	vcvt.f32.u32	s4, s3
 80019f6:	eef7 2a00 	vmov.f32	s5, #112	; 0x70
 80019fa:	ee32 3a62 	vsub.f32	s6, s4, s5

  /* Compute mean of all input values */
  mean = sum / (float32_t) blockSize;
 80019fe:	eec7 3a02 	vdiv.f32	s7, s14, s4

  /* Compute square of mean */
  squareOfMean = (mean * mean) * (((float32_t) blockSize) /
 8001a02:	ee82 4a03 	vdiv.f32	s8, s4, s6
    blkCnt--;
  }

  /* Compute Mean of squares of the input samples    
   * and then store the result in a temporary variable, meanOfSquares. */
  meanOfSquares = sumOfSquares / ((float32_t) blockSize - 1.0f);
 8001a06:	eec7 4a83 	vdiv.f32	s9, s15, s6

  /* Compute mean of all input values */
  mean = sum / (float32_t) blockSize;

  /* Compute square of mean */
  squareOfMean = (mean * mean) * (((float32_t) blockSize) /
 8001a0a:	ee23 5aa3 	vmul.f32	s10, s7, s7
                                  ((float32_t) blockSize - 1.0f));

  /* Compute standard deviation and then store the result to the destination */
  arm_sqrt_f32((meanOfSquares - squareOfMean), pResult);
 8001a0e:	ee45 4a44 	vmls.f32	s9, s10, s8

  static __INLINE arm_status arm_sqrt_f32(
  float32_t in,
  float32_t * pOut)
  {
    if(in > 0)
 8001a12:	eef5 4ac0 	vcmpe.f32	s9, #0.0
 8001a16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a1a:	dd0f      	ble.n	8001a3c <arm_std_f32+0x190>

//      #if __FPU_USED
#if (__FPU_USED == 1) && defined ( __CC_ARM   )
      *pOut = __sqrtf(in);
#else
      *pOut = sqrtf(in);
 8001a1c:	eef1 5ae4 	vsqrt.f32	s11, s9
 8001a20:	eef4 5a65 	vcmp.f32	s11, s11
 8001a24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a28:	d10b      	bne.n	8001a42 <arm_std_f32+0x196>
 8001a2a:	edc2 5a00 	vstr	s11, [r2]
  /* Compute standard deviation and then store the result to the destination */
  arm_sqrt_f32(var, pResult);

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

}
 8001a2e:	b002      	add	sp, #8
 8001a30:	bd70      	pop	{r4, r5, r6, pc}
  float32_t * pSrc,
  uint32_t blockSize,
  float32_t * pResult)
{
  float32_t sum = 0.0f;                          /* Temporary result storage */
  float32_t sumOfSquares = 0.0f;                 /* Sum of squares */
 8001a32:	eddf 7a08 	vldr	s15, [pc, #32]	; 8001a54 <arm_std_f32+0x1a8>
void arm_std_f32(
  float32_t * pSrc,
  uint32_t blockSize,
  float32_t * pResult)
{
  float32_t sum = 0.0f;                          /* Temporary result storage */
 8001a36:	eeb0 7a67 	vmov.f32	s14, s15
 8001a3a:	e7b1      	b.n	80019a0 <arm_std_f32+0xf4>

      return (ARM_MATH_SUCCESS);
    }
    else
    {
      *pOut = 0.0f;
 8001a3c:	2000      	movs	r0, #0
 8001a3e:	6010      	str	r0, [r2, #0]
 8001a40:	e7f5      	b.n	8001a2e <arm_std_f32+0x182>

//      #if __FPU_USED
#if (__FPU_USED == 1) && defined ( __CC_ARM   )
      *pOut = __sqrtf(in);
#else
      *pOut = sqrtf(in);
 8001a42:	ee14 0a90 	vmov	r0, s9
 8001a46:	9201      	str	r2, [sp, #4]
 8001a48:	f000 f9f6 	bl	8001e38 <sqrtf>
 8001a4c:	9a01      	ldr	r2, [sp, #4]
 8001a4e:	ee05 0a90 	vmov	s11, r0
 8001a52:	e7ea      	b.n	8001a2a <arm_std_f32+0x17e>
 8001a54:	00000000 	.word	0x00000000

08001a58 <arm_var_f32>:

void arm_var_f32(
  float32_t * pSrc,
  uint32_t blockSize,
  float32_t * pResult)
{
 8001a58:	b470      	push	{r4, r5, r6}
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8001a5a:	088d      	lsrs	r5, r1, #2
 8001a5c:	f000 80b2 	beq.w	8001bc4 <arm_var_f32+0x16c>
 8001a60:	ed9f 6a5b 	vldr	s12, [pc, #364]	; 8001bd0 <arm_var_f32+0x178>
  {
    /* C = (A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1])  */
    /* Compute Sum of squares of the input samples    
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
 8001a64:	edd0 6a00 	vldr	s13, [r0]
    sum += in;
    sumOfSquares += in * in;
 8001a68:	eef0 7a46 	vmov.f32	s15, s12
 8001a6c:	ee46 7aa6 	vmla.f32	s15, s13, s13
    in = *pSrc++;
 8001a70:	ed90 7a01 	vldr	s14, [r0, #4]
  {
    /* C = (A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1])  */
    /* Compute Sum of squares of the input samples    
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
    sum += in;
 8001a74:	ee36 0a26 	vadd.f32	s0, s12, s13
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
 8001a78:	ee47 7a07 	vmla.f32	s15, s14, s14
    in = *pSrc++;
 8001a7c:	edd0 0a02 	vldr	s1, [r0, #8]
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
 8001a80:	ee30 1a07 	vadd.f32	s2, s0, s14
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
 8001a84:	ee40 7aa0 	vmla.f32	s15, s1, s1
 8001a88:	1e6b      	subs	r3, r5, #1
    in = *pSrc++;
 8001a8a:	edd0 1a03 	vldr	s3, [r0, #12]
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
 8001a8e:	ee31 2a20 	vadd.f32	s4, s2, s1
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8001a92:	461c      	mov	r4, r3
 8001a94:	f003 0601 	and.w	r6, r3, #1
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
 8001a98:	ee32 7a21 	vadd.f32	s14, s4, s3
 * @return none.    
 *    
 */


void arm_var_f32(
 8001a9c:	f100 0310 	add.w	r3, r0, #16
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
 8001aa0:	ee41 7aa1 	vmla.f32	s15, s3, s3
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8001aa4:	2c00      	cmp	r4, #0
 8001aa6:	d04e      	beq.n	8001b46 <arm_var_f32+0xee>
 8001aa8:	b1d6      	cbz	r6, 8001ae0 <arm_var_f32+0x88>
  {
    /* C = (A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1])  */
    /* Compute Sum of squares of the input samples    
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
 8001aaa:	edd3 2a00 	vldr	s5, [r3]
    sum += in;
    sumOfSquares += in * in;
 8001aae:	ee42 7aa2 	vmla.f32	s15, s5, s5
    in = *pSrc++;
 8001ab2:	ed93 3a01 	vldr	s6, [r3, #4]
  {
    /* C = (A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1])  */
    /* Compute Sum of squares of the input samples    
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
    sum += in;
 8001ab6:	ee77 3a22 	vadd.f32	s7, s14, s5
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
 8001aba:	ee43 7a03 	vmla.f32	s15, s6, s6
    in = *pSrc++;
 8001abe:	ed93 4a02 	vldr	s8, [r3, #8]
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
 8001ac2:	ee73 4a83 	vadd.f32	s9, s7, s6
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
 8001ac6:	ee44 7a04 	vmla.f32	s15, s8, s8
    in = *pSrc++;
 8001aca:	ed93 5a03 	vldr	s10, [r3, #12]
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
 8001ace:	ee74 5a84 	vadd.f32	s11, s9, s8
 * @return none.    
 *    
 */


void arm_var_f32(
 8001ad2:	3310      	adds	r3, #16
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8001ad4:	3c01      	subs	r4, #1
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
 8001ad6:	ee35 7a85 	vadd.f32	s14, s11, s10
    sumOfSquares += in * in;
 8001ada:	ee45 7a05 	vmla.f32	s15, s10, s10
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8001ade:	d032      	beq.n	8001b46 <arm_var_f32+0xee>
  {
    /* C = (A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1])  */
    /* Compute Sum of squares of the input samples    
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
 8001ae0:	ed93 0a00 	vldr	s0, [r3]
    sum += in;
    sumOfSquares += in * in;
 8001ae4:	ee40 7a00 	vmla.f32	s15, s0, s0
    in = *pSrc++;
 8001ae8:	ed93 6a01 	vldr	s12, [r3, #4]
    sum += in;
    sumOfSquares += in * in;
 8001aec:	ee46 7a06 	vmla.f32	s15, s12, s12
    in = *pSrc++;
 8001af0:	edd3 6a02 	vldr	s13, [r3, #8]
    sum += in;
    sumOfSquares += in * in;
 8001af4:	ee46 7aa6 	vmla.f32	s15, s13, s13
    in = *pSrc++;
 8001af8:	edd3 0a03 	vldr	s1, [r3, #12]
  {
    /* C = (A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1])  */
    /* Compute Sum of squares of the input samples    
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
    sum += in;
 8001afc:	ee37 1a00 	vadd.f32	s2, s14, s0
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
 8001b00:	ee40 7aa0 	vmla.f32	s15, s1, s1
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
 8001b04:	ee71 1a06 	vadd.f32	s3, s2, s12
  while(blkCnt > 0u)
  {
    /* C = (A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1])  */
    /* Compute Sum of squares of the input samples    
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
 8001b08:	ed93 2a04 	vldr	s4, [r3, #16]
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
 8001b0c:	ee71 2aa6 	vadd.f32	s5, s3, s13
    /* C = (A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1])  */
    /* Compute Sum of squares of the input samples    
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
 8001b10:	ee42 7a02 	vmla.f32	s15, s4, s4
    in = *pSrc++;
 8001b14:	ed93 3a05 	vldr	s6, [r3, #20]
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
 8001b18:	ee72 3aa0 	vadd.f32	s7, s5, s1
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
 8001b1c:	ee43 7a03 	vmla.f32	s15, s6, s6
  {
    /* C = (A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1])  */
    /* Compute Sum of squares of the input samples    
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
    sum += in;
 8001b20:	ee33 4a82 	vadd.f32	s8, s7, s4
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
    in = *pSrc++;
 8001b24:	edd3 4a06 	vldr	s9, [r3, #24]
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
 8001b28:	ee34 5a03 	vadd.f32	s10, s8, s6
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
 8001b2c:	ee44 7aa4 	vmla.f32	s15, s9, s9
    in = *pSrc++;
 8001b30:	edd3 5a07 	vldr	s11, [r3, #28]
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
 8001b34:	ee35 7a24 	vadd.f32	s14, s10, s9
 * @return none.    
 *    
 */


void arm_var_f32(
 8001b38:	3320      	adds	r3, #32
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8001b3a:	3c02      	subs	r4, #2
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
    sumOfSquares += in * in;
    in = *pSrc++;
    sum += in;
 8001b3c:	ee37 7a25 	vadd.f32	s14, s14, s11
    sumOfSquares += in * in;
 8001b40:	ee45 7aa5 	vmla.f32	s15, s11, s11
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8001b44:	d1cc      	bne.n	8001ae0 <arm_var_f32+0x88>
 8001b46:	eb00 1005 	add.w	r0, r0, r5, lsl #4

  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.    
   ** No loop unrolling is used. */
  blkCnt = blockSize % 0x4u;

  while(blkCnt > 0u)
 8001b4a:	f011 0403 	ands.w	r4, r1, #3
 8001b4e:	d023      	beq.n	8001b98 <arm_var_f32+0x140>
 8001b50:	3c01      	subs	r4, #1
  {
    /* C = (A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1]) */
    /* Compute Sum of squares of the input samples    
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
 8001b52:	ecb0 0a01 	vldmia	r0!, {s0}

  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.    
   ** No loop unrolling is used. */
  blkCnt = blockSize % 0x4u;

  while(blkCnt > 0u)
 8001b56:	4623      	mov	r3, r4
  {
    /* C = (A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1]) */
    /* Compute Sum of squares of the input samples    
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
    sum += in;
 8001b58:	ee37 7a00 	vadd.f32	s14, s14, s0
 8001b5c:	f004 0401 	and.w	r4, r4, #1
    sumOfSquares += in * in;
 8001b60:	ee40 7a00 	vmla.f32	s15, s0, s0

  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.    
   ** No loop unrolling is used. */
  blkCnt = blockSize % 0x4u;

  while(blkCnt > 0u)
 8001b64:	b1c3      	cbz	r3, 8001b98 <arm_var_f32+0x140>
 8001b66:	b13c      	cbz	r4, 8001b78 <arm_var_f32+0x120>
  {
    /* C = (A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1]) */
    /* Compute Sum of squares of the input samples    
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
 8001b68:	ecb0 6a01 	vldmia	r0!, {s12}

  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.    
   ** No loop unrolling is used. */
  blkCnt = blockSize % 0x4u;

  while(blkCnt > 0u)
 8001b6c:	3b01      	subs	r3, #1
  {
    /* C = (A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1]) */
    /* Compute Sum of squares of the input samples    
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
    sum += in;
 8001b6e:	ee37 7a06 	vadd.f32	s14, s14, s12
    sumOfSquares += in * in;
 8001b72:	ee46 7a06 	vmla.f32	s15, s12, s12

  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.    
   ** No loop unrolling is used. */
  blkCnt = blockSize % 0x4u;

  while(blkCnt > 0u)
 8001b76:	d00f      	beq.n	8001b98 <arm_var_f32+0x140>
  {
    /* C = (A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1]) */
    /* Compute Sum of squares of the input samples    
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
 8001b78:	4604      	mov	r4, r0
 8001b7a:	ecf4 0a01 	vldmia	r4!, {s1}
    sum += in;
    sumOfSquares += in * in;
 8001b7e:	ee40 7aa0 	vmla.f32	s15, s1, s1
  while(blkCnt > 0u)
  {
    /* C = (A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1]) */
    /* Compute Sum of squares of the input samples    
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
 8001b82:	edd0 6a01 	vldr	s13, [r0, #4]
    sum += in;
 8001b86:	ee37 1a20 	vadd.f32	s2, s14, s1
  while(blkCnt > 0u)
  {
    /* C = (A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1]) */
    /* Compute Sum of squares of the input samples    
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
 8001b8a:	1d20      	adds	r0, r4, #4

  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.    
   ** No loop unrolling is used. */
  blkCnt = blockSize % 0x4u;

  while(blkCnt > 0u)
 8001b8c:	3b02      	subs	r3, #2
  {
    /* C = (A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1]) */
    /* Compute Sum of squares of the input samples    
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
    sum += in;
 8001b8e:	ee31 7a26 	vadd.f32	s14, s2, s13
    sumOfSquares += in * in;
 8001b92:	ee46 7aa6 	vmla.f32	s15, s13, s13

  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.    
   ** No loop unrolling is used. */
  blkCnt = blockSize % 0x4u;

  while(blkCnt > 0u)
 8001b96:	d1ef      	bne.n	8001b78 <arm_var_f32+0x120>
    blkCnt--;
  }

  /* Compute Mean of squares of the input samples    
   * and then store the result in a temporary variable, meanOfSquares. */
  meanOfSquares = sumOfSquares / ((float32_t) blockSize - 1.0f);
 8001b98:	ee01 1a90 	vmov	s3, r1
 8001b9c:	eeb8 2a61 	vcvt.f32.u32	s4, s3
 8001ba0:	eef7 2a00 	vmov.f32	s5, #112	; 0x70
 8001ba4:	ee32 3a62 	vsub.f32	s6, s4, s5

  /* Compute mean of all input values */
  mean = sum / (float32_t) blockSize;
 8001ba8:	eec7 3a02 	vdiv.f32	s7, s14, s4

  /* Compute square of mean */
  squareOfMean = (mean * mean) * (((float32_t) blockSize) /
 8001bac:	ee82 4a03 	vdiv.f32	s8, s4, s6
    blkCnt--;
  }

  /* Compute Mean of squares of the input samples    
   * and then store the result in a temporary variable, meanOfSquares. */
  meanOfSquares = sumOfSquares / ((float32_t) blockSize - 1.0f);
 8001bb0:	eec7 4a83 	vdiv.f32	s9, s15, s6

  /* Compute mean of all input values */
  mean = sum / (float32_t) blockSize;

  /* Compute square of mean */
  squareOfMean = (mean * mean) * (((float32_t) blockSize) /
 8001bb4:	ee23 5aa3 	vmul.f32	s10, s7, s7
                                  ((float32_t) blockSize - 1.0f));

  /* Compute variance and then store the result to the destination */
  *pResult = meanOfSquares - squareOfMean;
 8001bb8:	ee45 4a44 	vmls.f32	s9, s10, s8
 8001bbc:	edc2 4a00 	vstr	s9, [r2]
  /* Compute the variance */
  *pResult = ((sumOfSquares - squareOfSum) / (float32_t) (blockSize - 1.0f));

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

}
 8001bc0:	bc70      	pop	{r4, r5, r6}
 8001bc2:	4770      	bx	lr
  uint32_t blockSize,
  float32_t * pResult)
{

  float32_t sum = 0.0f;                          /* Temporary result storage */
  float32_t sumOfSquares = 0.0f;                 /* Sum of squares */
 8001bc4:	eddf 7a02 	vldr	s15, [pc, #8]	; 8001bd0 <arm_var_f32+0x178>
  float32_t * pSrc,
  uint32_t blockSize,
  float32_t * pResult)
{

  float32_t sum = 0.0f;                          /* Temporary result storage */
 8001bc8:	eeb0 7a67 	vmov.f32	s14, s15
 8001bcc:	e7bd      	b.n	8001b4a <arm_var_f32+0xf2>
 8001bce:	bf00      	nop
 8001bd0:	00000000 	.word	0x00000000

08001bd4 <arm_mat_mult_f32>:

arm_status arm_mat_mult_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
  arm_matrix_instance_f32 * pDst)
{
 8001bd4:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  float32_t *pIn1 = pSrcA->pData;                /* input data matrix pointer A */
  float32_t *pIn2 = pSrcB->pData;                /* input data matrix pointer B */
  float32_t *pInA = pSrcA->pData;                /* input data matrix pointer A  */
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 8001bd8:	6853      	ldr	r3, [r2, #4]
  float32_t *px;                                 /* Temporary output data matrix pointer */
  float32_t sum;                                 /* Accumulator */
  uint16_t numRowsA = pSrcA->numRows;            /* number of rows of input matrix A */
  uint16_t numColsB = pSrcB->numCols;            /* number of columns of input matrix B */
  uint16_t numColsA = pSrcA->numCols;            /* number of columns of input matrix A */
 8001bda:	8844      	ldrh	r4, [r0, #2]

#ifdef ARM_MATH_MATRIX_CHECK


  /* Check for matrix mismatch condition */
  if((pSrcA->numCols != pSrcB->numRows) ||
 8001bdc:	880f      	ldrh	r7, [r1, #0]
  const arm_matrix_instance_f32 * pSrcB,
  arm_matrix_instance_f32 * pDst)
{
  float32_t *pIn1 = pSrcA->pData;                /* input data matrix pointer A */
  float32_t *pIn2 = pSrcB->pData;                /* input data matrix pointer B */
  float32_t *pInA = pSrcA->pData;                /* input data matrix pointer A  */
 8001bde:	f8d0 9004 	ldr.w	r9, [r0, #4]

arm_status arm_mat_mult_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
  arm_matrix_instance_f32 * pDst)
{
 8001be2:	b08c      	sub	sp, #48	; 0x30

#ifdef ARM_MATH_MATRIX_CHECK


  /* Check for matrix mismatch condition */
  if((pSrcA->numCols != pSrcB->numRows) ||
 8001be4:	42a7      	cmp	r7, r4
  arm_matrix_instance_f32 * pDst)
{
  float32_t *pIn1 = pSrcA->pData;                /* input data matrix pointer A */
  float32_t *pIn2 = pSrcB->pData;                /* input data matrix pointer B */
  float32_t *pInA = pSrcA->pData;                /* input data matrix pointer A  */
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 8001be6:	9309      	str	r3, [sp, #36]	; 0x24
  float32_t *px;                                 /* Temporary output data matrix pointer */
  float32_t sum;                                 /* Accumulator */
  uint16_t numRowsA = pSrcA->numRows;            /* number of rows of input matrix A */
 8001be8:	8803      	ldrh	r3, [r0, #0]
  uint16_t numColsB = pSrcB->numCols;            /* number of columns of input matrix B */
 8001bea:	8848      	ldrh	r0, [r1, #2]
 8001bec:	9004      	str	r0, [sp, #16]

#ifdef ARM_MATH_MATRIX_CHECK


  /* Check for matrix mismatch condition */
  if((pSrcA->numCols != pSrcB->numRows) ||
 8001bee:	f040 811f 	bne.w	8001e30 <arm_mat_mult_f32+0x25c>
 8001bf2:	8814      	ldrh	r4, [r2, #0]
 8001bf4:	429c      	cmp	r4, r3
 8001bf6:	f040 811b 	bne.w	8001e30 <arm_mat_mult_f32+0x25c>
     (pSrcA->numRows != pDst->numRows) || (pSrcB->numCols != pDst->numCols))
 8001bfa:	8852      	ldrh	r2, [r2, #2]
 8001bfc:	4282      	cmp	r2, r0
 8001bfe:	f040 8117 	bne.w	8001e30 <arm_mat_mult_f32+0x25c>
 8001c02:	08bd      	lsrs	r5, r7, #2
 8001c04:	6849      	ldr	r1, [r1, #4]
 8001c06:	9501      	str	r5, [sp, #4]
 * @param[out]      *pDst points to output matrix structure    
 * @return     		The function returns either    
 * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.    
 */

arm_status arm_mat_mult_f32(
 8001c08:	1e6e      	subs	r6, r5, #1
 8001c0a:	b2b2      	uxth	r2, r6
 8001c0c:	0085      	lsls	r5, r0, #2
 8001c0e:	9103      	str	r1, [sp, #12]
 8001c10:	00c0      	lsls	r0, r0, #3
 8001c12:	f007 0103 	and.w	r1, r7, #3
 8001c16:	0113      	lsls	r3, r2, #4
 8001c18:	00bf      	lsls	r7, r7, #2
 8001c1a:	eb00 0645 	add.w	r6, r0, r5, lsl #1
 8001c1e:	9102      	str	r1, [sp, #8]
 8001c20:	9904      	ldr	r1, [sp, #16]
 8001c22:	970a      	str	r7, [sp, #40]	; 0x28
 8001c24:	fb02 6206 	mla	r2, r2, r6, r6
 8001c28:	2700      	movs	r7, #0
 8001c2a:	3310      	adds	r3, #16

      /* column loop */
      do
      {
        /* Set the variable sum, that acts as accumulator, to zero */
        sum = 0.0f;
 8001c2c:	ed9f 6a81 	vldr	s12, [pc, #516]	; 8001e34 <arm_mat_mult_f32+0x260>
 * @param[out]      *pDst points to output matrix structure    
 * @return     		The function returns either    
 * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.    
 */

arm_status arm_mat_mult_f32(
 8001c30:	ea4f 1a01 	mov.w	sl, r1, lsl #4
 8001c34:	9206      	str	r2, [sp, #24]
 8001c36:	9407      	str	r4, [sp, #28]
 8001c38:	9708      	str	r7, [sp, #32]
 8001c3a:	930b      	str	r3, [sp, #44]	; 0x2c
 8001c3c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB */
    /* row loop */
    do
    {
      /* Output pointer is set to starting address of the row being processed */
      px = pOut + i;
 8001c3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001c40:	9908      	ldr	r1, [sp, #32]
 * @param[out]      *pDst points to output matrix structure    
 * @return     		The function returns either    
 * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.    
 */

arm_status arm_mat_mult_f32(
 8001c42:	eb09 0702 	add.w	r7, r9, r2
 8001c46:	9705      	str	r7, [sp, #20]
      /* For every row wise process, the column loop counter is to be initiated */
      col = numColsB;

      /* For every row wise process, the pIn2 pointer is set    
       ** to the starting address of the pSrcB data */
      pIn2 = pSrcB->pData;
 8001c48:	9f03      	ldr	r7, [sp, #12]
    /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB */
    /* row loop */
    do
    {
      /* Output pointer is set to starting address of the row being processed */
      px = pOut + i;
 8001c4a:	eb03 0881 	add.w	r8, r3, r1, lsl #2

      /* For every row wise process, the pIn2 pointer is set    
       ** to the starting address of the pSrcB data */
      pIn2 = pSrcB->pData;

      j = 0u;
 8001c4e:	f04f 0c00 	mov.w	ip, #0

        /* Apply loop unrolling and compute 4 MACs simultaneously. */
        colCnt = numColsA >> 2u;

        /* matrix multiplication        */
        while(colCnt > 0u)
 8001c52:	9b01      	ldr	r3, [sp, #4]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	f000 80e7 	beq.w	8001e28 <arm_mat_mult_f32+0x254>
          /* c(m,n) = a(1,1)*b(1,1) + a(1,2) * b(2,1) + .... + a(m,p)*b(p,n) */
          in3 = *pIn2;
          pIn2 += numColsB;
          in1 = pIn1[0];
          in2 = pIn1[1];
          sum += in1 * in3;
 8001c5a:	edd7 7a00 	vldr	s15, [r7]
 8001c5e:	ed99 7a00 	vldr	s14, [r9]
 8001c62:	eef0 6a46 	vmov.f32	s13, s12
 8001c66:	ee47 6a27 	vmla.f32	s13, s14, s15
 * @param[out]      *pDst points to output matrix structure    
 * @return     		The function returns either    
 * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.    
 */

arm_status arm_mat_mult_f32(
 8001c6a:	197a      	adds	r2, r7, r5
          in1 = pIn1[0];
          in2 = pIn1[1];
          sum += in1 * in3;
          in4 = *pIn2;
          pIn2 += numColsB;
          sum += in2 * in4;
 8001c6c:	edd2 0a00 	vldr	s1, [r2]
 8001c70:	ed99 0a01 	vldr	s0, [r9, #4]
          /* c(m,n) = a(1,1)*b(1,1) + a(1,2) * b(2,1) + .... + a(m,p)*b(p,n) */
          in3 = *pIn2;
          pIn2 += numColsB;
          in1 = pIn1[0];
          in2 = pIn1[1];
          sum += in1 * in3;
 8001c74:	eef0 7a66 	vmov.f32	s15, s13
          in4 = *pIn2;
          pIn2 += numColsB;
          sum += in2 * in4;

          in3 = *pIn2;
 8001c78:	1839      	adds	r1, r7, r0
          in1 = pIn1[0];
          in2 = pIn1[1];
          sum += in1 * in3;
          in4 = *pIn2;
          pIn2 += numColsB;
          sum += in2 * in4;
 8001c7a:	ee40 7a20 	vmla.f32	s15, s0, s1

          in3 = *pIn2;
          pIn2 += numColsB;
          in1 = pIn1[2];
          in2 = pIn1[3];
          sum += in1 * in3;
 8001c7e:	edd1 1a00 	vldr	s3, [r1]
 8001c82:	ed99 1a02 	vldr	s2, [r9, #8]
 8001c86:	461c      	mov	r4, r3
 8001c88:	ee41 7a21 	vmla.f32	s15, s2, s3
          in4 = *pIn2;
 8001c8c:	1813      	adds	r3, r2, r0
 8001c8e:	f104 3bff 	add.w	fp, r4, #4294967295
          pIn2 += numColsB;
          sum += in2 * in4;
 8001c92:	edd3 2a00 	vldr	s5, [r3]
 8001c96:	ed99 2a03 	vldr	s4, [r9, #12]
          pIn1 += 4u;

          /* Decrement the loop count */
          colCnt--;
 8001c9a:	fa1f f48b 	uxth.w	r4, fp
 * @param[out]      *pDst points to output matrix structure    
 * @return     		The function returns either    
 * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.    
 */

arm_status arm_mat_mult_f32(
 8001c9e:	eb07 010a 	add.w	r1, r7, sl
 8001ca2:	f00b 0b01 	and.w	fp, fp, #1
          in1 = pIn1[2];
          in2 = pIn1[3];
          sum += in1 * in3;
          in4 = *pIn2;
          pIn2 += numColsB;
          sum += in2 * in4;
 8001ca6:	ee42 7a22 	vmla.f32	s15, s4, s5
          pIn1 += 4u;
 8001caa:	f109 0310 	add.w	r3, r9, #16
 8001cae:	1992      	adds	r2, r2, r6

        /* Apply loop unrolling and compute 4 MACs simultaneously. */
        colCnt = numColsA >> 2u;

        /* matrix multiplication        */
        while(colCnt > 0u)
 8001cb0:	2c00      	cmp	r4, #0
 8001cb2:	d066      	beq.n	8001d82 <arm_mat_mult_f32+0x1ae>
 8001cb4:	f1bb 0f00 	cmp.w	fp, #0
 8001cb8:	d022      	beq.n	8001d00 <arm_mat_mult_f32+0x12c>
          /* c(m,n) = a(1,1)*b(1,1) + a(1,2) * b(2,1) + .... + a(m,p)*b(p,n) */
          in3 = *pIn2;
          pIn2 += numColsB;
          in1 = pIn1[0];
          in2 = pIn1[1];
          sum += in1 * in3;
 8001cba:	ed93 3a00 	vldr	s6, [r3]
 8001cbe:	edd1 3a00 	vldr	s7, [r1]
 8001cc2:	ee43 7a23 	vmla.f32	s15, s6, s7
          in4 = *pIn2;
          pIn2 += numColsB;
          sum += in2 * in4;
 8001cc6:	ed93 4a01 	vldr	s8, [r3, #4]
 8001cca:	edd2 4a00 	vldr	s9, [r2]

          in3 = *pIn2;
 8001cce:	eb01 0b00 	add.w	fp, r1, r0
          in1 = pIn1[0];
          in2 = pIn1[1];
          sum += in1 * in3;
          in4 = *pIn2;
          pIn2 += numColsB;
          sum += in2 * in4;
 8001cd2:	ee44 7a24 	vmla.f32	s15, s8, s9

          in3 = *pIn2;
          pIn2 += numColsB;
          in1 = pIn1[2];
          in2 = pIn1[3];
          sum += in1 * in3;
 8001cd6:	ed93 5a02 	vldr	s10, [r3, #8]
 8001cda:	eddb 5a00 	vldr	s11, [fp]
          in4 = *pIn2;
 8001cde:	eb02 0b00 	add.w	fp, r2, r0

          in3 = *pIn2;
          pIn2 += numColsB;
          in1 = pIn1[2];
          in2 = pIn1[3];
          sum += in1 * in3;
 8001ce2:	ee45 7a25 	vmla.f32	s15, s10, s11
          in4 = *pIn2;
          pIn2 += numColsB;
          sum += in2 * in4;
 8001ce6:	edd3 6a03 	vldr	s13, [r3, #12]
 8001cea:	ed9b 7a00 	vldr	s14, [fp]
          pIn1 += 4u;

          /* Decrement the loop count */
          colCnt--;
 8001cee:	3c01      	subs	r4, #1
 8001cf0:	b2a4      	uxth	r4, r4
 * @param[out]      *pDst points to output matrix structure    
 * @return     		The function returns either    
 * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.    
 */

arm_status arm_mat_mult_f32(
 8001cf2:	4451      	add	r1, sl
          in1 = pIn1[2];
          in2 = pIn1[3];
          sum += in1 * in3;
          in4 = *pIn2;
          pIn2 += numColsB;
          sum += in2 * in4;
 8001cf4:	ee46 7a87 	vmla.f32	s15, s13, s14
          pIn1 += 4u;
 8001cf8:	3310      	adds	r3, #16
 8001cfa:	1992      	adds	r2, r2, r6

        /* Apply loop unrolling and compute 4 MACs simultaneously. */
        colCnt = numColsA >> 2u;

        /* matrix multiplication        */
        while(colCnt > 0u)
 8001cfc:	2c00      	cmp	r4, #0
 8001cfe:	d040      	beq.n	8001d82 <arm_mat_mult_f32+0x1ae>
          /* c(m,n) = a(1,1)*b(1,1) + a(1,2) * b(2,1) + .... + a(m,p)*b(p,n) */
          in3 = *pIn2;
          pIn2 += numColsB;
          in1 = pIn1[0];
          in2 = pIn1[1];
          sum += in1 * in3;
 8001d00:	ed93 0a00 	vldr	s0, [r3]
 8001d04:	edd1 0a00 	vldr	s1, [r1]
 8001d08:	ee40 7a20 	vmla.f32	s15, s0, s1
          in4 = *pIn2;
          pIn2 += numColsB;
          sum += in2 * in4;
 8001d0c:	ed93 1a01 	vldr	s2, [r3, #4]
 8001d10:	edd2 1a00 	vldr	s3, [r2]

          in3 = *pIn2;
 8001d14:	eb01 0b00 	add.w	fp, r1, r0
          in1 = pIn1[0];
          in2 = pIn1[1];
          sum += in1 * in3;
          in4 = *pIn2;
          pIn2 += numColsB;
          sum += in2 * in4;
 8001d18:	ee41 7a21 	vmla.f32	s15, s2, s3

          in3 = *pIn2;
          pIn2 += numColsB;
          in1 = pIn1[2];
          in2 = pIn1[3];
          sum += in1 * in3;
 8001d1c:	ed93 2a02 	vldr	s4, [r3, #8]
 8001d20:	eddb 2a00 	vldr	s5, [fp]
          in4 = *pIn2;
 8001d24:	eb02 0b00 	add.w	fp, r2, r0

          in3 = *pIn2;
          pIn2 += numColsB;
          in1 = pIn1[2];
          in2 = pIn1[3];
          sum += in1 * in3;
 8001d28:	ee42 7a22 	vmla.f32	s15, s4, s5
          in4 = *pIn2;
          pIn2 += numColsB;
          sum += in2 * in4;
 8001d2c:	ed93 3a03 	vldr	s6, [r3, #12]
 8001d30:	eddb 3a00 	vldr	s7, [fp]
 * @param[out]      *pDst points to output matrix structure    
 * @return     		The function returns either    
 * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.    
 */

arm_status arm_mat_mult_f32(
 8001d34:	4451      	add	r1, sl
          in1 = pIn1[2];
          in2 = pIn1[3];
          sum += in1 * in3;
          in4 = *pIn2;
          pIn2 += numColsB;
          sum += in2 * in4;
 8001d36:	ee43 7a23 	vmla.f32	s15, s6, s7
          /* c(m,n) = a(1,1)*b(1,1) + a(1,2) * b(2,1) + .... + a(m,p)*b(p,n) */
          in3 = *pIn2;
          pIn2 += numColsB;
          in1 = pIn1[0];
          in2 = pIn1[1];
          sum += in1 * in3;
 8001d3a:	ed93 4a04 	vldr	s8, [r3, #16]
 8001d3e:	edd1 4a00 	vldr	s9, [r1]
 8001d42:	1992      	adds	r2, r2, r6
 8001d44:	ee44 7a24 	vmla.f32	s15, s8, s9
          in4 = *pIn2;
          pIn2 += numColsB;
          sum += in2 * in4;
 8001d48:	ed93 5a05 	vldr	s10, [r3, #20]
 8001d4c:	edd2 5a00 	vldr	s11, [r2]

          in3 = *pIn2;
 8001d50:	eb01 0b00 	add.w	fp, r1, r0
          in1 = pIn1[0];
          in2 = pIn1[1];
          sum += in1 * in3;
          in4 = *pIn2;
          pIn2 += numColsB;
          sum += in2 * in4;
 8001d54:	ee45 7a25 	vmla.f32	s15, s10, s11

          in3 = *pIn2;
          pIn2 += numColsB;
          in1 = pIn1[2];
          in2 = pIn1[3];
          sum += in1 * in3;
 8001d58:	edd3 6a06 	vldr	s13, [r3, #24]
 8001d5c:	ed9b 7a00 	vldr	s14, [fp]
          in4 = *pIn2;
 8001d60:	eb02 0b00 	add.w	fp, r2, r0

          in3 = *pIn2;
          pIn2 += numColsB;
          in1 = pIn1[2];
          in2 = pIn1[3];
          sum += in1 * in3;
 8001d64:	ee46 7a87 	vmla.f32	s15, s13, s14
          in4 = *pIn2;
          pIn2 += numColsB;
          sum += in2 * in4;
 8001d68:	ed93 0a07 	vldr	s0, [r3, #28]
 8001d6c:	eddb 0a00 	vldr	s1, [fp]
          pIn1 += 4u;

          /* Decrement the loop count */
          colCnt--;
 8001d70:	3c02      	subs	r4, #2
 8001d72:	b2a4      	uxth	r4, r4
 * @param[out]      *pDst points to output matrix structure    
 * @return     		The function returns either    
 * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.    
 */

arm_status arm_mat_mult_f32(
 8001d74:	4451      	add	r1, sl
          in1 = pIn1[2];
          in2 = pIn1[3];
          sum += in1 * in3;
          in4 = *pIn2;
          pIn2 += numColsB;
          sum += in2 * in4;
 8001d76:	ee40 7a20 	vmla.f32	s15, s0, s1
          pIn1 += 4u;
 8001d7a:	3320      	adds	r3, #32
 8001d7c:	1992      	adds	r2, r2, r6

        /* Apply loop unrolling and compute 4 MACs simultaneously. */
        colCnt = numColsA >> 2u;

        /* matrix multiplication        */
        while(colCnt > 0u)
 8001d7e:	2c00      	cmp	r4, #0
 8001d80:	d1be      	bne.n	8001d00 <arm_mat_mult_f32+0x12c>
 8001d82:	9b06      	ldr	r3, [sp, #24]
 8001d84:	18ff      	adds	r7, r7, r3
          in2 = pIn1[3];
          sum += in1 * in3;
          in4 = *pIn2;
          pIn2 += numColsB;
          sum += in2 * in4;
          pIn1 += 4u;
 8001d86:	9b05      	ldr	r3, [sp, #20]

        /* If the columns of pSrcA is not a multiple of 4, compute any remaining MACs here.    
         ** No loop unrolling is used. */
        colCnt = numColsA % 0x4u;

        while(colCnt > 0u)
 8001d88:	9902      	ldr	r1, [sp, #8]
 8001d8a:	b351      	cbz	r1, 8001de2 <arm_mat_mult_f32+0x20e>
 8001d8c:	3901      	subs	r1, #1
        {
          /* c(m,n) = a(1,1)*b(1,1) + a(1,2) * b(2,1) + .... + a(m,p)*b(p,n) */
          sum += *pIn1++ * (*pIn2);
 8001d8e:	edd7 1a00 	vldr	s3, [r7]
 8001d92:	ecb3 1a01 	vldmia	r3!, {s2}
          pIn2 += numColsB;

          /* Decrement the loop counter */
          colCnt--;
 8001d96:	b28a      	uxth	r2, r1
        colCnt = numColsA % 0x4u;

        while(colCnt > 0u)
        {
          /* c(m,n) = a(1,1)*b(1,1) + a(1,2) * b(2,1) + .... + a(m,p)*b(p,n) */
          sum += *pIn1++ * (*pIn2);
 8001d98:	ee41 7a21 	vmla.f32	s15, s2, s3
 8001d9c:	f001 0101 	and.w	r1, r1, #1
          pIn2 += numColsB;
 8001da0:	197f      	adds	r7, r7, r5

        /* If the columns of pSrcA is not a multiple of 4, compute any remaining MACs here.    
         ** No loop unrolling is used. */
        colCnt = numColsA % 0x4u;

        while(colCnt > 0u)
 8001da2:	b1f2      	cbz	r2, 8001de2 <arm_mat_mult_f32+0x20e>
 8001da4:	b149      	cbz	r1, 8001dba <arm_mat_mult_f32+0x1e6>
        {
          /* c(m,n) = a(1,1)*b(1,1) + a(1,2) * b(2,1) + .... + a(m,p)*b(p,n) */
          sum += *pIn1++ * (*pIn2);
 8001da6:	ed97 2a00 	vldr	s4, [r7]
 8001daa:	ecf3 2a01 	vldmia	r3!, {s5}
          pIn2 += numColsB;

          /* Decrement the loop counter */
          colCnt--;
 8001dae:	3a01      	subs	r2, #1
 8001db0:	b292      	uxth	r2, r2
        colCnt = numColsA % 0x4u;

        while(colCnt > 0u)
        {
          /* c(m,n) = a(1,1)*b(1,1) + a(1,2) * b(2,1) + .... + a(m,p)*b(p,n) */
          sum += *pIn1++ * (*pIn2);
 8001db2:	ee42 7a82 	vmla.f32	s15, s5, s4
          pIn2 += numColsB;
 8001db6:	197f      	adds	r7, r7, r5

        /* If the columns of pSrcA is not a multiple of 4, compute any remaining MACs here.    
         ** No loop unrolling is used. */
        colCnt = numColsA % 0x4u;

        while(colCnt > 0u)
 8001db8:	b19a      	cbz	r2, 8001de2 <arm_mat_mult_f32+0x20e>
        {
          /* c(m,n) = a(1,1)*b(1,1) + a(1,2) * b(2,1) + .... + a(m,p)*b(p,n) */
          sum += *pIn1++ * (*pIn2);
 8001dba:	4619      	mov	r1, r3
 8001dbc:	ecb1 3a01 	vldmia	r1!, {s6}
 8001dc0:	edd7 3a00 	vldr	s7, [r7]
          pIn2 += numColsB;
 8001dc4:	197f      	adds	r7, r7, r5
        colCnt = numColsA % 0x4u;

        while(colCnt > 0u)
        {
          /* c(m,n) = a(1,1)*b(1,1) + a(1,2) * b(2,1) + .... + a(m,p)*b(p,n) */
          sum += *pIn1++ * (*pIn2);
 8001dc6:	ee43 7a23 	vmla.f32	s15, s6, s7
 8001dca:	ed93 4a01 	vldr	s8, [r3, #4]
 8001dce:	edd7 4a00 	vldr	s9, [r7]
          pIn2 += numColsB;

          /* Decrement the loop counter */
          colCnt--;
 8001dd2:	1e93      	subs	r3, r2, #2
 8001dd4:	b29a      	uxth	r2, r3
        colCnt = numColsA % 0x4u;

        while(colCnt > 0u)
        {
          /* c(m,n) = a(1,1)*b(1,1) + a(1,2) * b(2,1) + .... + a(m,p)*b(p,n) */
          sum += *pIn1++ * (*pIn2);
 8001dd6:	ee44 7a24 	vmla.f32	s15, s8, s9
 8001dda:	1d0b      	adds	r3, r1, #4
          pIn2 += numColsB;
 8001ddc:	197f      	adds	r7, r7, r5

        /* If the columns of pSrcA is not a multiple of 4, compute any remaining MACs here.    
         ** No loop unrolling is used. */
        colCnt = numColsA % 0x4u;

        while(colCnt > 0u)
 8001dde:	2a00      	cmp	r2, #0
 8001de0:	d1eb      	bne.n	8001dba <arm_mat_mult_f32+0x1e6>

        /* Store the result in the destination buffer */
        *px++ = sum;

        /* Update the pointer pIn2 to point to the  starting address of the next column */
        j++;
 8001de2:	f10c 0c01 	add.w	ip, ip, #1
        pIn2 = pSrcB->pData + j;

        /* Decrement the column loop counter */
        col--;

      } while(col > 0u);
 8001de6:	9904      	ldr	r1, [sp, #16]
        /* Store the result in the destination buffer */
        *px++ = sum;

        /* Update the pointer pIn2 to point to the  starting address of the next column */
        j++;
        pIn2 = pSrcB->pData + j;
 8001de8:	9a03      	ldr	r2, [sp, #12]

        /* Store the result in the destination buffer */
        *px++ = sum;

        /* Update the pointer pIn2 to point to the  starting address of the next column */
        j++;
 8001dea:	fa1f fc8c 	uxth.w	ip, ip
        pIn2 = pSrcB->pData + j;

        /* Decrement the column loop counter */
        col--;

      } while(col > 0u);
 8001dee:	458c      	cmp	ip, r1
          /* Decrement the loop counter */
          colCnt--;
        }

        /* Store the result in the destination buffer */
        *px++ = sum;
 8001df0:	ece8 7a01 	vstmia	r8!, {s15}

        /* Update the pointer pIn2 to point to the  starting address of the next column */
        j++;
        pIn2 = pSrcB->pData + j;
 8001df4:	eb02 078c 	add.w	r7, r2, ip, lsl #2

        /* Decrement the column loop counter */
        col--;

      } while(col > 0u);
 8001df8:	f47f af2b 	bne.w	8001c52 <arm_mat_mult_f32+0x7e>
      /* Update the pointer pInA to point to the  starting address of the next row */
      i = i + numColsB;
      pInA = pInA + numColsA;

      /* Decrement the row loop counter */
      row--;
 8001dfc:	9b07      	ldr	r3, [sp, #28]
      } while(col > 0u);

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

      /* Update the pointer pInA to point to the  starting address of the next row */
      i = i + numColsB;
 8001dfe:	9a08      	ldr	r2, [sp, #32]
      pInA = pInA + numColsA;

      /* Decrement the row loop counter */
      row--;
 8001e00:	1e59      	subs	r1, r3, #1
 8001e02:	b28b      	uxth	r3, r1
 8001e04:	9307      	str	r3, [sp, #28]
      } while(col > 0u);

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

      /* Update the pointer pInA to point to the  starting address of the next row */
      i = i + numColsB;
 8001e06:	4494      	add	ip, r2
      pInA = pInA + numColsA;
 8001e08:	990a      	ldr	r1, [sp, #40]	; 0x28

      /* Decrement the row loop counter */
      row--;

    } while(row > 0u);
 8001e0a:	9a07      	ldr	r2, [sp, #28]
      } while(col > 0u);

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

      /* Update the pointer pInA to point to the  starting address of the next row */
      i = i + numColsB;
 8001e0c:	fa1f fc8c 	uxth.w	ip, ip
 8001e10:	f8cd c020 	str.w	ip, [sp, #32]
      pInA = pInA + numColsA;
 8001e14:	4489      	add	r9, r1

      /* Decrement the row loop counter */
      row--;

    } while(row > 0u);
 8001e16:	2a00      	cmp	r2, #0
 8001e18:	f47f af10 	bne.w	8001c3c <arm_mat_mult_f32+0x68>
    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 8001e1c:	4610      	mov	r0, r2
  }

  /* Return to application */
  return (status);
}
 8001e1e:	b240      	sxtb	r0, r0
 8001e20:	b00c      	add	sp, #48	; 0x30
 8001e22:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001e26:	4770      	bx	lr

      /* column loop */
      do
      {
        /* Set the variable sum, that acts as accumulator, to zero */
        sum = 0.0f;
 8001e28:	eddf 7a02 	vldr	s15, [pc, #8]	; 8001e34 <arm_mat_mult_f32+0x260>

        /* Initiate the pointer pIn1 to point to the starting address of the column being processed */
        pIn1 = pInA;
 8001e2c:	464b      	mov	r3, r9
 8001e2e:	e7ab      	b.n	8001d88 <arm_mat_mult_f32+0x1b4>
  if((pSrcA->numCols != pSrcB->numRows) ||
     (pSrcA->numRows != pDst->numRows) || (pSrcB->numCols != pDst->numCols))
  {

    /* Set status as ARM_MATH_SIZE_MISMATCH */
    status = ARM_MATH_SIZE_MISMATCH;
 8001e30:	20fd      	movs	r0, #253	; 0xfd
 8001e32:	e7f4      	b.n	8001e1e <arm_mat_mult_f32+0x24a>
 8001e34:	00000000 	.word	0x00000000

08001e38 <sqrtf>:
 8001e38:	b570      	push	{r4, r5, r6, lr}
 8001e3a:	4c24      	ldr	r4, [pc, #144]	; (8001ecc <sqrtf+0x94>)
 8001e3c:	b08a      	sub	sp, #40	; 0x28
 8001e3e:	4605      	mov	r5, r0
 8001e40:	f000 f848 	bl	8001ed4 <__ieee754_sqrtf>
 8001e44:	f994 3000 	ldrsb.w	r3, [r4]
 8001e48:	3301      	adds	r3, #1
 8001e4a:	4606      	mov	r6, r0
 8001e4c:	d008      	beq.n	8001e60 <sqrtf+0x28>
 8001e4e:	4628      	mov	r0, r5
 8001e50:	f000 f8ac 	bl	8001fac <__fpclassifyf>
 8001e54:	b120      	cbz	r0, 8001e60 <sqrtf+0x28>
 8001e56:	4628      	mov	r0, r5
 8001e58:	2100      	movs	r1, #0
 8001e5a:	f000 ff99 	bl	8002d90 <__aeabi_fcmplt>
 8001e5e:	b910      	cbnz	r0, 8001e66 <sqrtf+0x2e>
 8001e60:	4630      	mov	r0, r6
 8001e62:	b00a      	add	sp, #40	; 0x28
 8001e64:	bd70      	pop	{r4, r5, r6, pc}
 8001e66:	4a1a      	ldr	r2, [pc, #104]	; (8001ed0 <sqrtf+0x98>)
 8001e68:	2101      	movs	r1, #1
 8001e6a:	4628      	mov	r0, r5
 8001e6c:	2600      	movs	r6, #0
 8001e6e:	9100      	str	r1, [sp, #0]
 8001e70:	9201      	str	r2, [sp, #4]
 8001e72:	9608      	str	r6, [sp, #32]
 8001e74:	f000 fa2a 	bl	80022cc <__aeabi_f2d>
 8001e78:	7824      	ldrb	r4, [r4, #0]
 8001e7a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8001e7e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001e82:	b97c      	cbnz	r4, 8001ea4 <sqrtf+0x6c>
 8001e84:	2200      	movs	r2, #0
 8001e86:	2300      	movs	r3, #0
 8001e88:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001e8c:	4668      	mov	r0, sp
 8001e8e:	f000 f88b 	bl	8001fa8 <matherr>
 8001e92:	b188      	cbz	r0, 8001eb8 <sqrtf+0x80>
 8001e94:	9808      	ldr	r0, [sp, #32]
 8001e96:	b9a0      	cbnz	r0, 8001ec2 <sqrtf+0x8a>
 8001e98:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8001e9c:	f000 fc7c 	bl	8002798 <__aeabi_d2f>
 8001ea0:	4606      	mov	r6, r0
 8001ea2:	e7dd      	b.n	8001e60 <sqrtf+0x28>
 8001ea4:	2000      	movs	r0, #0
 8001ea6:	2100      	movs	r1, #0
 8001ea8:	4602      	mov	r2, r0
 8001eaa:	460b      	mov	r3, r1
 8001eac:	f000 fb8c 	bl	80025c8 <__aeabi_ddiv>
 8001eb0:	2c02      	cmp	r4, #2
 8001eb2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8001eb6:	d1e9      	bne.n	8001e8c <sqrtf+0x54>
 8001eb8:	f000 ff92 	bl	8002de0 <__errno>
 8001ebc:	2321      	movs	r3, #33	; 0x21
 8001ebe:	6003      	str	r3, [r0, #0]
 8001ec0:	e7e8      	b.n	8001e94 <sqrtf+0x5c>
 8001ec2:	f000 ff8d 	bl	8002de0 <__errno>
 8001ec6:	9908      	ldr	r1, [sp, #32]
 8001ec8:	6001      	str	r1, [r0, #0]
 8001eca:	e7e5      	b.n	8001e98 <sqrtf+0x60>
 8001ecc:	2000097c 	.word	0x2000097c
 8001ed0:	0800321c 	.word	0x0800321c

08001ed4 <__ieee754_sqrtf>:
 8001ed4:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 8001ed8:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8001edc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ede:	4604      	mov	r4, r0
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	d246      	bcs.n	8001f72 <__ieee754_sqrtf+0x9e>
 8001ee4:	2a00      	cmp	r2, #0
 8001ee6:	d042      	beq.n	8001f6e <__ieee754_sqrtf+0x9a>
 8001ee8:	2800      	cmp	r0, #0
 8001eea:	db52      	blt.n	8001f92 <__ieee754_sqrtf+0xbe>
 8001eec:	15c4      	asrs	r4, r0, #23
 8001eee:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 8001ef2:	d209      	bcs.n	8001f08 <__ieee754_sqrtf+0x34>
 8001ef4:	f410 0500 	ands.w	r5, r0, #8388608	; 0x800000
 8001ef8:	d153      	bne.n	8001fa2 <__ieee754_sqrtf+0xce>
 8001efa:	005b      	lsls	r3, r3, #1
 8001efc:	3501      	adds	r5, #1
 8001efe:	0219      	lsls	r1, r3, #8
 8001f00:	d5fb      	bpl.n	8001efa <__ieee754_sqrtf+0x26>
 8001f02:	f1c5 0001 	rsb	r0, r5, #1
 8001f06:	1824      	adds	r4, r4, r0
 8001f08:	f023 417f 	bic.w	r1, r3, #4278190080	; 0xff000000
 8001f0c:	3c7f      	subs	r4, #127	; 0x7f
 8001f0e:	f421 0600 	bic.w	r6, r1, #8388608	; 0x800000
 8001f12:	07e2      	lsls	r2, r4, #31
 8001f14:	f446 0000 	orr.w	r0, r6, #8388608	; 0x800000
 8001f18:	bf48      	it	mi
 8001f1a:	0040      	lslmi	r0, r0, #1
 8001f1c:	0043      	lsls	r3, r0, #1
 8001f1e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001f22:	2700      	movs	r7, #0
 8001f24:	1060      	asrs	r0, r4, #1
 8001f26:	429a      	cmp	r2, r3
 8001f28:	463c      	mov	r4, r7
 8001f2a:	dd2c      	ble.n	8001f86 <__ieee754_sqrtf+0xb2>
 8001f2c:	005b      	lsls	r3, r3, #1
 8001f2e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001f32:	2518      	movs	r5, #24
 8001f34:	18a6      	adds	r6, r4, r2
 8001f36:	0851      	lsrs	r1, r2, #1
 8001f38:	429e      	cmp	r6, r3
 8001f3a:	f105 35ff 	add.w	r5, r5, #4294967295
 8001f3e:	dc02      	bgt.n	8001f46 <__ieee754_sqrtf+0x72>
 8001f40:	18b4      	adds	r4, r6, r2
 8001f42:	1b9b      	subs	r3, r3, r6
 8001f44:	18bf      	adds	r7, r7, r2
 8001f46:	005b      	lsls	r3, r3, #1
 8001f48:	1862      	adds	r2, r4, r1
 8001f4a:	429a      	cmp	r2, r3
 8001f4c:	dc02      	bgt.n	8001f54 <__ieee754_sqrtf+0x80>
 8001f4e:	1a9b      	subs	r3, r3, r2
 8001f50:	1854      	adds	r4, r2, r1
 8001f52:	187f      	adds	r7, r7, r1
 8001f54:	005b      	lsls	r3, r3, #1
 8001f56:	084a      	lsrs	r2, r1, #1
 8001f58:	3d01      	subs	r5, #1
 8001f5a:	d1eb      	bne.n	8001f34 <__ieee754_sqrtf+0x60>
 8001f5c:	b113      	cbz	r3, 8001f64 <__ieee754_sqrtf+0x90>
 8001f5e:	f007 0101 	and.w	r1, r7, #1
 8001f62:	187f      	adds	r7, r7, r1
 8001f64:	107c      	asrs	r4, r7, #1
 8001f66:	f104 537c 	add.w	r3, r4, #1056964608	; 0x3f000000
 8001f6a:	eb03 54c0 	add.w	r4, r3, r0, lsl #23
 8001f6e:	4620      	mov	r0, r4
 8001f70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001f72:	4601      	mov	r1, r0
 8001f74:	f000 fd6e 	bl	8002a54 <__aeabi_fmul>
 8001f78:	4601      	mov	r1, r0
 8001f7a:	4620      	mov	r0, r4
 8001f7c:	f000 fc62 	bl	8002844 <__addsf3>
 8001f80:	4604      	mov	r4, r0
 8001f82:	4620      	mov	r0, r4
 8001f84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001f86:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 8001f8a:	f103 437f 	add.w	r3, r3, #4278190080	; 0xff000000
 8001f8e:	4617      	mov	r7, r2
 8001f90:	e7cc      	b.n	8001f2c <__ieee754_sqrtf+0x58>
 8001f92:	4601      	mov	r1, r0
 8001f94:	f000 fc54 	bl	8002840 <__aeabi_fsub>
 8001f98:	4601      	mov	r1, r0
 8001f9a:	f000 fe0f 	bl	8002bbc <__aeabi_fdiv>
 8001f9e:	4604      	mov	r4, r0
 8001fa0:	e7e5      	b.n	8001f6e <__ieee754_sqrtf+0x9a>
 8001fa2:	2001      	movs	r0, #1
 8001fa4:	e7af      	b.n	8001f06 <__ieee754_sqrtf+0x32>
 8001fa6:	bf00      	nop

08001fa8 <matherr>:
 8001fa8:	2000      	movs	r0, #0
 8001faa:	4770      	bx	lr

08001fac <__fpclassifyf>:
 8001fac:	b908      	cbnz	r0, 8001fb2 <__fpclassifyf+0x6>
 8001fae:	2002      	movs	r0, #2
 8001fb0:	4770      	bx	lr
 8001fb2:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
 8001fb6:	d0fa      	beq.n	8001fae <__fpclassifyf+0x2>
 8001fb8:	f5a0 0200 	sub.w	r2, r0, #8388608	; 0x800000
 8001fbc:	f06f 4301 	mvn.w	r3, #2164260864	; 0x81000000
 8001fc0:	429a      	cmp	r2, r3
 8001fc2:	d801      	bhi.n	8001fc8 <__fpclassifyf+0x1c>
 8001fc4:	2004      	movs	r0, #4
 8001fc6:	4770      	bx	lr
 8001fc8:	f100 41ff 	add.w	r1, r0, #2139095040	; 0x7f800000
 8001fcc:	4299      	cmp	r1, r3
 8001fce:	d9f9      	bls.n	8001fc4 <__fpclassifyf+0x18>
 8001fd0:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8001fd4:	1e42      	subs	r2, r0, #1
 8001fd6:	f2c0 037f 	movt	r3, #127	; 0x7f
 8001fda:	429a      	cmp	r2, r3
 8001fdc:	d801      	bhi.n	8001fe2 <__fpclassifyf+0x36>
 8001fde:	2003      	movs	r0, #3
 8001fe0:	4770      	bx	lr
 8001fe2:	f100 4100 	add.w	r1, r0, #2147483648	; 0x80000000
 8001fe6:	1e4a      	subs	r2, r1, #1
 8001fe8:	429a      	cmp	r2, r3
 8001fea:	d9f8      	bls.n	8001fde <__fpclassifyf+0x32>
 8001fec:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8001ff0:	d005      	beq.n	8001ffe <__fpclassifyf+0x52>
 8001ff2:	f510 0f00 	cmn.w	r0, #8388608	; 0x800000
 8001ff6:	bf14      	ite	ne
 8001ff8:	2000      	movne	r0, #0
 8001ffa:	2001      	moveq	r0, #1
 8001ffc:	4770      	bx	lr
 8001ffe:	2001      	movs	r0, #1
 8002000:	4770      	bx	lr
 8002002:	bf00      	nop

08002004 <__aeabi_drsub>:
 8002004:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8002008:	e002      	b.n	8002010 <__adddf3>
 800200a:	bf00      	nop

0800200c <__aeabi_dsub>:
 800200c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08002010 <__adddf3>:
 8002010:	b530      	push	{r4, r5, lr}
 8002012:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8002016:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800201a:	ea94 0f05 	teq	r4, r5
 800201e:	bf08      	it	eq
 8002020:	ea90 0f02 	teqeq	r0, r2
 8002024:	bf1f      	itttt	ne
 8002026:	ea54 0c00 	orrsne.w	ip, r4, r0
 800202a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800202e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8002032:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8002036:	f000 80e2 	beq.w	80021fe <__adddf3+0x1ee>
 800203a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800203e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8002042:	bfb8      	it	lt
 8002044:	426d      	neglt	r5, r5
 8002046:	dd0c      	ble.n	8002062 <__adddf3+0x52>
 8002048:	442c      	add	r4, r5
 800204a:	ea80 0202 	eor.w	r2, r0, r2
 800204e:	ea81 0303 	eor.w	r3, r1, r3
 8002052:	ea82 0000 	eor.w	r0, r2, r0
 8002056:	ea83 0101 	eor.w	r1, r3, r1
 800205a:	ea80 0202 	eor.w	r2, r0, r2
 800205e:	ea81 0303 	eor.w	r3, r1, r3
 8002062:	2d36      	cmp	r5, #54	; 0x36
 8002064:	bf88      	it	hi
 8002066:	bd30      	pophi	{r4, r5, pc}
 8002068:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800206c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8002070:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8002074:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8002078:	d002      	beq.n	8002080 <__adddf3+0x70>
 800207a:	4240      	negs	r0, r0
 800207c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8002080:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8002084:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8002088:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800208c:	d002      	beq.n	8002094 <__adddf3+0x84>
 800208e:	4252      	negs	r2, r2
 8002090:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8002094:	ea94 0f05 	teq	r4, r5
 8002098:	f000 80a7 	beq.w	80021ea <__adddf3+0x1da>
 800209c:	f1a4 0401 	sub.w	r4, r4, #1
 80020a0:	f1d5 0e20 	rsbs	lr, r5, #32
 80020a4:	db0d      	blt.n	80020c2 <__adddf3+0xb2>
 80020a6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80020aa:	fa22 f205 	lsr.w	r2, r2, r5
 80020ae:	1880      	adds	r0, r0, r2
 80020b0:	f141 0100 	adc.w	r1, r1, #0
 80020b4:	fa03 f20e 	lsl.w	r2, r3, lr
 80020b8:	1880      	adds	r0, r0, r2
 80020ba:	fa43 f305 	asr.w	r3, r3, r5
 80020be:	4159      	adcs	r1, r3
 80020c0:	e00e      	b.n	80020e0 <__adddf3+0xd0>
 80020c2:	f1a5 0520 	sub.w	r5, r5, #32
 80020c6:	f10e 0e20 	add.w	lr, lr, #32
 80020ca:	2a01      	cmp	r2, #1
 80020cc:	fa03 fc0e 	lsl.w	ip, r3, lr
 80020d0:	bf28      	it	cs
 80020d2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80020d6:	fa43 f305 	asr.w	r3, r3, r5
 80020da:	18c0      	adds	r0, r0, r3
 80020dc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80020e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80020e4:	d507      	bpl.n	80020f6 <__adddf3+0xe6>
 80020e6:	f04f 0e00 	mov.w	lr, #0
 80020ea:	f1dc 0c00 	rsbs	ip, ip, #0
 80020ee:	eb7e 0000 	sbcs.w	r0, lr, r0
 80020f2:	eb6e 0101 	sbc.w	r1, lr, r1
 80020f6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80020fa:	d31b      	bcc.n	8002134 <__adddf3+0x124>
 80020fc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8002100:	d30c      	bcc.n	800211c <__adddf3+0x10c>
 8002102:	0849      	lsrs	r1, r1, #1
 8002104:	ea5f 0030 	movs.w	r0, r0, rrx
 8002108:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800210c:	f104 0401 	add.w	r4, r4, #1
 8002110:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8002114:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8002118:	f080 809a 	bcs.w	8002250 <__adddf3+0x240>
 800211c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8002120:	bf08      	it	eq
 8002122:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8002126:	f150 0000 	adcs.w	r0, r0, #0
 800212a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800212e:	ea41 0105 	orr.w	r1, r1, r5
 8002132:	bd30      	pop	{r4, r5, pc}
 8002134:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8002138:	4140      	adcs	r0, r0
 800213a:	eb41 0101 	adc.w	r1, r1, r1
 800213e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8002142:	f1a4 0401 	sub.w	r4, r4, #1
 8002146:	d1e9      	bne.n	800211c <__adddf3+0x10c>
 8002148:	f091 0f00 	teq	r1, #0
 800214c:	bf04      	itt	eq
 800214e:	4601      	moveq	r1, r0
 8002150:	2000      	moveq	r0, #0
 8002152:	fab1 f381 	clz	r3, r1
 8002156:	bf08      	it	eq
 8002158:	3320      	addeq	r3, #32
 800215a:	f1a3 030b 	sub.w	r3, r3, #11
 800215e:	f1b3 0220 	subs.w	r2, r3, #32
 8002162:	da0c      	bge.n	800217e <__adddf3+0x16e>
 8002164:	320c      	adds	r2, #12
 8002166:	dd08      	ble.n	800217a <__adddf3+0x16a>
 8002168:	f102 0c14 	add.w	ip, r2, #20
 800216c:	f1c2 020c 	rsb	r2, r2, #12
 8002170:	fa01 f00c 	lsl.w	r0, r1, ip
 8002174:	fa21 f102 	lsr.w	r1, r1, r2
 8002178:	e00c      	b.n	8002194 <__adddf3+0x184>
 800217a:	f102 0214 	add.w	r2, r2, #20
 800217e:	bfd8      	it	le
 8002180:	f1c2 0c20 	rsble	ip, r2, #32
 8002184:	fa01 f102 	lsl.w	r1, r1, r2
 8002188:	fa20 fc0c 	lsr.w	ip, r0, ip
 800218c:	bfdc      	itt	le
 800218e:	ea41 010c 	orrle.w	r1, r1, ip
 8002192:	4090      	lslle	r0, r2
 8002194:	1ae4      	subs	r4, r4, r3
 8002196:	bfa2      	ittt	ge
 8002198:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800219c:	4329      	orrge	r1, r5
 800219e:	bd30      	popge	{r4, r5, pc}
 80021a0:	ea6f 0404 	mvn.w	r4, r4
 80021a4:	3c1f      	subs	r4, #31
 80021a6:	da1c      	bge.n	80021e2 <__adddf3+0x1d2>
 80021a8:	340c      	adds	r4, #12
 80021aa:	dc0e      	bgt.n	80021ca <__adddf3+0x1ba>
 80021ac:	f104 0414 	add.w	r4, r4, #20
 80021b0:	f1c4 0220 	rsb	r2, r4, #32
 80021b4:	fa20 f004 	lsr.w	r0, r0, r4
 80021b8:	fa01 f302 	lsl.w	r3, r1, r2
 80021bc:	ea40 0003 	orr.w	r0, r0, r3
 80021c0:	fa21 f304 	lsr.w	r3, r1, r4
 80021c4:	ea45 0103 	orr.w	r1, r5, r3
 80021c8:	bd30      	pop	{r4, r5, pc}
 80021ca:	f1c4 040c 	rsb	r4, r4, #12
 80021ce:	f1c4 0220 	rsb	r2, r4, #32
 80021d2:	fa20 f002 	lsr.w	r0, r0, r2
 80021d6:	fa01 f304 	lsl.w	r3, r1, r4
 80021da:	ea40 0003 	orr.w	r0, r0, r3
 80021de:	4629      	mov	r1, r5
 80021e0:	bd30      	pop	{r4, r5, pc}
 80021e2:	fa21 f004 	lsr.w	r0, r1, r4
 80021e6:	4629      	mov	r1, r5
 80021e8:	bd30      	pop	{r4, r5, pc}
 80021ea:	f094 0f00 	teq	r4, #0
 80021ee:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80021f2:	bf06      	itte	eq
 80021f4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80021f8:	3401      	addeq	r4, #1
 80021fa:	3d01      	subne	r5, #1
 80021fc:	e74e      	b.n	800209c <__adddf3+0x8c>
 80021fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8002202:	bf18      	it	ne
 8002204:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8002208:	d029      	beq.n	800225e <__adddf3+0x24e>
 800220a:	ea94 0f05 	teq	r4, r5
 800220e:	bf08      	it	eq
 8002210:	ea90 0f02 	teqeq	r0, r2
 8002214:	d005      	beq.n	8002222 <__adddf3+0x212>
 8002216:	ea54 0c00 	orrs.w	ip, r4, r0
 800221a:	bf04      	itt	eq
 800221c:	4619      	moveq	r1, r3
 800221e:	4610      	moveq	r0, r2
 8002220:	bd30      	pop	{r4, r5, pc}
 8002222:	ea91 0f03 	teq	r1, r3
 8002226:	bf1e      	ittt	ne
 8002228:	2100      	movne	r1, #0
 800222a:	2000      	movne	r0, #0
 800222c:	bd30      	popne	{r4, r5, pc}
 800222e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8002232:	d105      	bne.n	8002240 <__adddf3+0x230>
 8002234:	0040      	lsls	r0, r0, #1
 8002236:	4149      	adcs	r1, r1
 8002238:	bf28      	it	cs
 800223a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800223e:	bd30      	pop	{r4, r5, pc}
 8002240:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8002244:	bf3c      	itt	cc
 8002246:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800224a:	bd30      	popcc	{r4, r5, pc}
 800224c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8002250:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8002254:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8002258:	f04f 0000 	mov.w	r0, #0
 800225c:	bd30      	pop	{r4, r5, pc}
 800225e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8002262:	bf1a      	itte	ne
 8002264:	4619      	movne	r1, r3
 8002266:	4610      	movne	r0, r2
 8002268:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800226c:	bf1c      	itt	ne
 800226e:	460b      	movne	r3, r1
 8002270:	4602      	movne	r2, r0
 8002272:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8002276:	bf06      	itte	eq
 8002278:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800227c:	ea91 0f03 	teqeq	r1, r3
 8002280:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8002284:	bd30      	pop	{r4, r5, pc}
 8002286:	bf00      	nop

08002288 <__aeabi_ui2d>:
 8002288:	f090 0f00 	teq	r0, #0
 800228c:	bf04      	itt	eq
 800228e:	2100      	moveq	r1, #0
 8002290:	4770      	bxeq	lr
 8002292:	b530      	push	{r4, r5, lr}
 8002294:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8002298:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800229c:	f04f 0500 	mov.w	r5, #0
 80022a0:	f04f 0100 	mov.w	r1, #0
 80022a4:	e750      	b.n	8002148 <__adddf3+0x138>
 80022a6:	bf00      	nop

080022a8 <__aeabi_i2d>:
 80022a8:	f090 0f00 	teq	r0, #0
 80022ac:	bf04      	itt	eq
 80022ae:	2100      	moveq	r1, #0
 80022b0:	4770      	bxeq	lr
 80022b2:	b530      	push	{r4, r5, lr}
 80022b4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80022b8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80022bc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80022c0:	bf48      	it	mi
 80022c2:	4240      	negmi	r0, r0
 80022c4:	f04f 0100 	mov.w	r1, #0
 80022c8:	e73e      	b.n	8002148 <__adddf3+0x138>
 80022ca:	bf00      	nop

080022cc <__aeabi_f2d>:
 80022cc:	0042      	lsls	r2, r0, #1
 80022ce:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80022d2:	ea4f 0131 	mov.w	r1, r1, rrx
 80022d6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80022da:	bf1f      	itttt	ne
 80022dc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80022e0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80022e4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80022e8:	4770      	bxne	lr
 80022ea:	f092 0f00 	teq	r2, #0
 80022ee:	bf14      	ite	ne
 80022f0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80022f4:	4770      	bxeq	lr
 80022f6:	b530      	push	{r4, r5, lr}
 80022f8:	f44f 7460 	mov.w	r4, #896	; 0x380
 80022fc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8002300:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8002304:	e720      	b.n	8002148 <__adddf3+0x138>
 8002306:	bf00      	nop

08002308 <__aeabi_ul2d>:
 8002308:	ea50 0201 	orrs.w	r2, r0, r1
 800230c:	bf08      	it	eq
 800230e:	4770      	bxeq	lr
 8002310:	b530      	push	{r4, r5, lr}
 8002312:	f04f 0500 	mov.w	r5, #0
 8002316:	e00a      	b.n	800232e <__aeabi_l2d+0x16>

08002318 <__aeabi_l2d>:
 8002318:	ea50 0201 	orrs.w	r2, r0, r1
 800231c:	bf08      	it	eq
 800231e:	4770      	bxeq	lr
 8002320:	b530      	push	{r4, r5, lr}
 8002322:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8002326:	d502      	bpl.n	800232e <__aeabi_l2d+0x16>
 8002328:	4240      	negs	r0, r0
 800232a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800232e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8002332:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8002336:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800233a:	f43f aedc 	beq.w	80020f6 <__adddf3+0xe6>
 800233e:	f04f 0203 	mov.w	r2, #3
 8002342:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8002346:	bf18      	it	ne
 8002348:	3203      	addne	r2, #3
 800234a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800234e:	bf18      	it	ne
 8002350:	3203      	addne	r2, #3
 8002352:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8002356:	f1c2 0320 	rsb	r3, r2, #32
 800235a:	fa00 fc03 	lsl.w	ip, r0, r3
 800235e:	fa20 f002 	lsr.w	r0, r0, r2
 8002362:	fa01 fe03 	lsl.w	lr, r1, r3
 8002366:	ea40 000e 	orr.w	r0, r0, lr
 800236a:	fa21 f102 	lsr.w	r1, r1, r2
 800236e:	4414      	add	r4, r2
 8002370:	e6c1      	b.n	80020f6 <__adddf3+0xe6>
 8002372:	bf00      	nop

08002374 <__aeabi_dmul>:
 8002374:	b570      	push	{r4, r5, r6, lr}
 8002376:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800237a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800237e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8002382:	bf1d      	ittte	ne
 8002384:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8002388:	ea94 0f0c 	teqne	r4, ip
 800238c:	ea95 0f0c 	teqne	r5, ip
 8002390:	f000 f8de 	bleq	8002550 <__aeabi_dmul+0x1dc>
 8002394:	442c      	add	r4, r5
 8002396:	ea81 0603 	eor.w	r6, r1, r3
 800239a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800239e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80023a2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80023a6:	bf18      	it	ne
 80023a8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80023ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80023b0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80023b4:	d038      	beq.n	8002428 <__aeabi_dmul+0xb4>
 80023b6:	fba0 ce02 	umull	ip, lr, r0, r2
 80023ba:	f04f 0500 	mov.w	r5, #0
 80023be:	fbe1 e502 	umlal	lr, r5, r1, r2
 80023c2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80023c6:	fbe0 e503 	umlal	lr, r5, r0, r3
 80023ca:	f04f 0600 	mov.w	r6, #0
 80023ce:	fbe1 5603 	umlal	r5, r6, r1, r3
 80023d2:	f09c 0f00 	teq	ip, #0
 80023d6:	bf18      	it	ne
 80023d8:	f04e 0e01 	orrne.w	lr, lr, #1
 80023dc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80023e0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80023e4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80023e8:	d204      	bcs.n	80023f4 <__aeabi_dmul+0x80>
 80023ea:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80023ee:	416d      	adcs	r5, r5
 80023f0:	eb46 0606 	adc.w	r6, r6, r6
 80023f4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80023f8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80023fc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8002400:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8002404:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8002408:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800240c:	bf88      	it	hi
 800240e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8002412:	d81e      	bhi.n	8002452 <__aeabi_dmul+0xde>
 8002414:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8002418:	bf08      	it	eq
 800241a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800241e:	f150 0000 	adcs.w	r0, r0, #0
 8002422:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8002426:	bd70      	pop	{r4, r5, r6, pc}
 8002428:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800242c:	ea46 0101 	orr.w	r1, r6, r1
 8002430:	ea40 0002 	orr.w	r0, r0, r2
 8002434:	ea81 0103 	eor.w	r1, r1, r3
 8002438:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800243c:	bfc2      	ittt	gt
 800243e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8002442:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8002446:	bd70      	popgt	{r4, r5, r6, pc}
 8002448:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800244c:	f04f 0e00 	mov.w	lr, #0
 8002450:	3c01      	subs	r4, #1
 8002452:	f300 80ab 	bgt.w	80025ac <__aeabi_dmul+0x238>
 8002456:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800245a:	bfde      	ittt	le
 800245c:	2000      	movle	r0, #0
 800245e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8002462:	bd70      	pople	{r4, r5, r6, pc}
 8002464:	f1c4 0400 	rsb	r4, r4, #0
 8002468:	3c20      	subs	r4, #32
 800246a:	da35      	bge.n	80024d8 <__aeabi_dmul+0x164>
 800246c:	340c      	adds	r4, #12
 800246e:	dc1b      	bgt.n	80024a8 <__aeabi_dmul+0x134>
 8002470:	f104 0414 	add.w	r4, r4, #20
 8002474:	f1c4 0520 	rsb	r5, r4, #32
 8002478:	fa00 f305 	lsl.w	r3, r0, r5
 800247c:	fa20 f004 	lsr.w	r0, r0, r4
 8002480:	fa01 f205 	lsl.w	r2, r1, r5
 8002484:	ea40 0002 	orr.w	r0, r0, r2
 8002488:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 800248c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8002490:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8002494:	fa21 f604 	lsr.w	r6, r1, r4
 8002498:	eb42 0106 	adc.w	r1, r2, r6
 800249c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80024a0:	bf08      	it	eq
 80024a2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80024a6:	bd70      	pop	{r4, r5, r6, pc}
 80024a8:	f1c4 040c 	rsb	r4, r4, #12
 80024ac:	f1c4 0520 	rsb	r5, r4, #32
 80024b0:	fa00 f304 	lsl.w	r3, r0, r4
 80024b4:	fa20 f005 	lsr.w	r0, r0, r5
 80024b8:	fa01 f204 	lsl.w	r2, r1, r4
 80024bc:	ea40 0002 	orr.w	r0, r0, r2
 80024c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80024c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80024c8:	f141 0100 	adc.w	r1, r1, #0
 80024cc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80024d0:	bf08      	it	eq
 80024d2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80024d6:	bd70      	pop	{r4, r5, r6, pc}
 80024d8:	f1c4 0520 	rsb	r5, r4, #32
 80024dc:	fa00 f205 	lsl.w	r2, r0, r5
 80024e0:	ea4e 0e02 	orr.w	lr, lr, r2
 80024e4:	fa20 f304 	lsr.w	r3, r0, r4
 80024e8:	fa01 f205 	lsl.w	r2, r1, r5
 80024ec:	ea43 0302 	orr.w	r3, r3, r2
 80024f0:	fa21 f004 	lsr.w	r0, r1, r4
 80024f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80024f8:	fa21 f204 	lsr.w	r2, r1, r4
 80024fc:	ea20 0002 	bic.w	r0, r0, r2
 8002500:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8002504:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8002508:	bf08      	it	eq
 800250a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800250e:	bd70      	pop	{r4, r5, r6, pc}
 8002510:	f094 0f00 	teq	r4, #0
 8002514:	d10f      	bne.n	8002536 <__aeabi_dmul+0x1c2>
 8002516:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800251a:	0040      	lsls	r0, r0, #1
 800251c:	eb41 0101 	adc.w	r1, r1, r1
 8002520:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8002524:	bf08      	it	eq
 8002526:	3c01      	subeq	r4, #1
 8002528:	d0f7      	beq.n	800251a <__aeabi_dmul+0x1a6>
 800252a:	ea41 0106 	orr.w	r1, r1, r6
 800252e:	f095 0f00 	teq	r5, #0
 8002532:	bf18      	it	ne
 8002534:	4770      	bxne	lr
 8002536:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800253a:	0052      	lsls	r2, r2, #1
 800253c:	eb43 0303 	adc.w	r3, r3, r3
 8002540:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8002544:	bf08      	it	eq
 8002546:	3d01      	subeq	r5, #1
 8002548:	d0f7      	beq.n	800253a <__aeabi_dmul+0x1c6>
 800254a:	ea43 0306 	orr.w	r3, r3, r6
 800254e:	4770      	bx	lr
 8002550:	ea94 0f0c 	teq	r4, ip
 8002554:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8002558:	bf18      	it	ne
 800255a:	ea95 0f0c 	teqne	r5, ip
 800255e:	d00c      	beq.n	800257a <__aeabi_dmul+0x206>
 8002560:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8002564:	bf18      	it	ne
 8002566:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800256a:	d1d1      	bne.n	8002510 <__aeabi_dmul+0x19c>
 800256c:	ea81 0103 	eor.w	r1, r1, r3
 8002570:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8002574:	f04f 0000 	mov.w	r0, #0
 8002578:	bd70      	pop	{r4, r5, r6, pc}
 800257a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800257e:	bf06      	itte	eq
 8002580:	4610      	moveq	r0, r2
 8002582:	4619      	moveq	r1, r3
 8002584:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8002588:	d019      	beq.n	80025be <__aeabi_dmul+0x24a>
 800258a:	ea94 0f0c 	teq	r4, ip
 800258e:	d102      	bne.n	8002596 <__aeabi_dmul+0x222>
 8002590:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8002594:	d113      	bne.n	80025be <__aeabi_dmul+0x24a>
 8002596:	ea95 0f0c 	teq	r5, ip
 800259a:	d105      	bne.n	80025a8 <__aeabi_dmul+0x234>
 800259c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80025a0:	bf1c      	itt	ne
 80025a2:	4610      	movne	r0, r2
 80025a4:	4619      	movne	r1, r3
 80025a6:	d10a      	bne.n	80025be <__aeabi_dmul+0x24a>
 80025a8:	ea81 0103 	eor.w	r1, r1, r3
 80025ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80025b0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80025b4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80025b8:	f04f 0000 	mov.w	r0, #0
 80025bc:	bd70      	pop	{r4, r5, r6, pc}
 80025be:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80025c2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80025c6:	bd70      	pop	{r4, r5, r6, pc}

080025c8 <__aeabi_ddiv>:
 80025c8:	b570      	push	{r4, r5, r6, lr}
 80025ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80025ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80025d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80025d6:	bf1d      	ittte	ne
 80025d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80025dc:	ea94 0f0c 	teqne	r4, ip
 80025e0:	ea95 0f0c 	teqne	r5, ip
 80025e4:	f000 f8a7 	bleq	8002736 <__aeabi_ddiv+0x16e>
 80025e8:	eba4 0405 	sub.w	r4, r4, r5
 80025ec:	ea81 0e03 	eor.w	lr, r1, r3
 80025f0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80025f4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80025f8:	f000 8088 	beq.w	800270c <__aeabi_ddiv+0x144>
 80025fc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8002600:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8002604:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8002608:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800260c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8002610:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8002614:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8002618:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800261c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8002620:	429d      	cmp	r5, r3
 8002622:	bf08      	it	eq
 8002624:	4296      	cmpeq	r6, r2
 8002626:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800262a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800262e:	d202      	bcs.n	8002636 <__aeabi_ddiv+0x6e>
 8002630:	085b      	lsrs	r3, r3, #1
 8002632:	ea4f 0232 	mov.w	r2, r2, rrx
 8002636:	1ab6      	subs	r6, r6, r2
 8002638:	eb65 0503 	sbc.w	r5, r5, r3
 800263c:	085b      	lsrs	r3, r3, #1
 800263e:	ea4f 0232 	mov.w	r2, r2, rrx
 8002642:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8002646:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800264a:	ebb6 0e02 	subs.w	lr, r6, r2
 800264e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8002652:	bf22      	ittt	cs
 8002654:	1ab6      	subcs	r6, r6, r2
 8002656:	4675      	movcs	r5, lr
 8002658:	ea40 000c 	orrcs.w	r0, r0, ip
 800265c:	085b      	lsrs	r3, r3, #1
 800265e:	ea4f 0232 	mov.w	r2, r2, rrx
 8002662:	ebb6 0e02 	subs.w	lr, r6, r2
 8002666:	eb75 0e03 	sbcs.w	lr, r5, r3
 800266a:	bf22      	ittt	cs
 800266c:	1ab6      	subcs	r6, r6, r2
 800266e:	4675      	movcs	r5, lr
 8002670:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8002674:	085b      	lsrs	r3, r3, #1
 8002676:	ea4f 0232 	mov.w	r2, r2, rrx
 800267a:	ebb6 0e02 	subs.w	lr, r6, r2
 800267e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8002682:	bf22      	ittt	cs
 8002684:	1ab6      	subcs	r6, r6, r2
 8002686:	4675      	movcs	r5, lr
 8002688:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800268c:	085b      	lsrs	r3, r3, #1
 800268e:	ea4f 0232 	mov.w	r2, r2, rrx
 8002692:	ebb6 0e02 	subs.w	lr, r6, r2
 8002696:	eb75 0e03 	sbcs.w	lr, r5, r3
 800269a:	bf22      	ittt	cs
 800269c:	1ab6      	subcs	r6, r6, r2
 800269e:	4675      	movcs	r5, lr
 80026a0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80026a4:	ea55 0e06 	orrs.w	lr, r5, r6
 80026a8:	d018      	beq.n	80026dc <__aeabi_ddiv+0x114>
 80026aa:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80026ae:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80026b2:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80026b6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80026ba:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80026be:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80026c2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80026c6:	d1c0      	bne.n	800264a <__aeabi_ddiv+0x82>
 80026c8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80026cc:	d10b      	bne.n	80026e6 <__aeabi_ddiv+0x11e>
 80026ce:	ea41 0100 	orr.w	r1, r1, r0
 80026d2:	f04f 0000 	mov.w	r0, #0
 80026d6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80026da:	e7b6      	b.n	800264a <__aeabi_ddiv+0x82>
 80026dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80026e0:	bf04      	itt	eq
 80026e2:	4301      	orreq	r1, r0
 80026e4:	2000      	moveq	r0, #0
 80026e6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80026ea:	bf88      	it	hi
 80026ec:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80026f0:	f63f aeaf 	bhi.w	8002452 <__aeabi_dmul+0xde>
 80026f4:	ebb5 0c03 	subs.w	ip, r5, r3
 80026f8:	bf04      	itt	eq
 80026fa:	ebb6 0c02 	subseq.w	ip, r6, r2
 80026fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8002702:	f150 0000 	adcs.w	r0, r0, #0
 8002706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800270a:	bd70      	pop	{r4, r5, r6, pc}
 800270c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8002710:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8002714:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8002718:	bfc2      	ittt	gt
 800271a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800271e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8002722:	bd70      	popgt	{r4, r5, r6, pc}
 8002724:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8002728:	f04f 0e00 	mov.w	lr, #0
 800272c:	3c01      	subs	r4, #1
 800272e:	e690      	b.n	8002452 <__aeabi_dmul+0xde>
 8002730:	ea45 0e06 	orr.w	lr, r5, r6
 8002734:	e68d      	b.n	8002452 <__aeabi_dmul+0xde>
 8002736:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800273a:	ea94 0f0c 	teq	r4, ip
 800273e:	bf08      	it	eq
 8002740:	ea95 0f0c 	teqeq	r5, ip
 8002744:	f43f af3b 	beq.w	80025be <__aeabi_dmul+0x24a>
 8002748:	ea94 0f0c 	teq	r4, ip
 800274c:	d10a      	bne.n	8002764 <__aeabi_ddiv+0x19c>
 800274e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8002752:	f47f af34 	bne.w	80025be <__aeabi_dmul+0x24a>
 8002756:	ea95 0f0c 	teq	r5, ip
 800275a:	f47f af25 	bne.w	80025a8 <__aeabi_dmul+0x234>
 800275e:	4610      	mov	r0, r2
 8002760:	4619      	mov	r1, r3
 8002762:	e72c      	b.n	80025be <__aeabi_dmul+0x24a>
 8002764:	ea95 0f0c 	teq	r5, ip
 8002768:	d106      	bne.n	8002778 <__aeabi_ddiv+0x1b0>
 800276a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800276e:	f43f aefd 	beq.w	800256c <__aeabi_dmul+0x1f8>
 8002772:	4610      	mov	r0, r2
 8002774:	4619      	mov	r1, r3
 8002776:	e722      	b.n	80025be <__aeabi_dmul+0x24a>
 8002778:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800277c:	bf18      	it	ne
 800277e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8002782:	f47f aec5 	bne.w	8002510 <__aeabi_dmul+0x19c>
 8002786:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800278a:	f47f af0d 	bne.w	80025a8 <__aeabi_dmul+0x234>
 800278e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8002792:	f47f aeeb 	bne.w	800256c <__aeabi_dmul+0x1f8>
 8002796:	e712      	b.n	80025be <__aeabi_dmul+0x24a>

08002798 <__aeabi_d2f>:
 8002798:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800279c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80027a0:	bf24      	itt	cs
 80027a2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80027a6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80027aa:	d90d      	bls.n	80027c8 <__aeabi_d2f+0x30>
 80027ac:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80027b0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80027b4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80027b8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80027bc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80027c0:	bf08      	it	eq
 80027c2:	f020 0001 	biceq.w	r0, r0, #1
 80027c6:	4770      	bx	lr
 80027c8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80027cc:	d121      	bne.n	8002812 <__aeabi_d2f+0x7a>
 80027ce:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80027d2:	bfbc      	itt	lt
 80027d4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80027d8:	4770      	bxlt	lr
 80027da:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80027de:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80027e2:	f1c2 0218 	rsb	r2, r2, #24
 80027e6:	f1c2 0c20 	rsb	ip, r2, #32
 80027ea:	fa10 f30c 	lsls.w	r3, r0, ip
 80027ee:	fa20 f002 	lsr.w	r0, r0, r2
 80027f2:	bf18      	it	ne
 80027f4:	f040 0001 	orrne.w	r0, r0, #1
 80027f8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80027fc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8002800:	fa03 fc0c 	lsl.w	ip, r3, ip
 8002804:	ea40 000c 	orr.w	r0, r0, ip
 8002808:	fa23 f302 	lsr.w	r3, r3, r2
 800280c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002810:	e7cc      	b.n	80027ac <__aeabi_d2f+0x14>
 8002812:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8002816:	d107      	bne.n	8002828 <__aeabi_d2f+0x90>
 8002818:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 800281c:	bf1e      	ittt	ne
 800281e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8002822:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8002826:	4770      	bxne	lr
 8002828:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 800282c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8002830:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8002834:	4770      	bx	lr
 8002836:	bf00      	nop

08002838 <__aeabi_frsub>:
 8002838:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 800283c:	e002      	b.n	8002844 <__addsf3>
 800283e:	bf00      	nop

08002840 <__aeabi_fsub>:
 8002840:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08002844 <__addsf3>:
 8002844:	0042      	lsls	r2, r0, #1
 8002846:	bf1f      	itttt	ne
 8002848:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 800284c:	ea92 0f03 	teqne	r2, r3
 8002850:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8002854:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8002858:	d06a      	beq.n	8002930 <__addsf3+0xec>
 800285a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800285e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8002862:	bfc1      	itttt	gt
 8002864:	18d2      	addgt	r2, r2, r3
 8002866:	4041      	eorgt	r1, r0
 8002868:	4048      	eorgt	r0, r1
 800286a:	4041      	eorgt	r1, r0
 800286c:	bfb8      	it	lt
 800286e:	425b      	neglt	r3, r3
 8002870:	2b19      	cmp	r3, #25
 8002872:	bf88      	it	hi
 8002874:	4770      	bxhi	lr
 8002876:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800287a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800287e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8002882:	bf18      	it	ne
 8002884:	4240      	negne	r0, r0
 8002886:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800288a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800288e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8002892:	bf18      	it	ne
 8002894:	4249      	negne	r1, r1
 8002896:	ea92 0f03 	teq	r2, r3
 800289a:	d03f      	beq.n	800291c <__addsf3+0xd8>
 800289c:	f1a2 0201 	sub.w	r2, r2, #1
 80028a0:	fa41 fc03 	asr.w	ip, r1, r3
 80028a4:	eb10 000c 	adds.w	r0, r0, ip
 80028a8:	f1c3 0320 	rsb	r3, r3, #32
 80028ac:	fa01 f103 	lsl.w	r1, r1, r3
 80028b0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80028b4:	d502      	bpl.n	80028bc <__addsf3+0x78>
 80028b6:	4249      	negs	r1, r1
 80028b8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80028bc:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80028c0:	d313      	bcc.n	80028ea <__addsf3+0xa6>
 80028c2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80028c6:	d306      	bcc.n	80028d6 <__addsf3+0x92>
 80028c8:	0840      	lsrs	r0, r0, #1
 80028ca:	ea4f 0131 	mov.w	r1, r1, rrx
 80028ce:	f102 0201 	add.w	r2, r2, #1
 80028d2:	2afe      	cmp	r2, #254	; 0xfe
 80028d4:	d251      	bcs.n	800297a <__addsf3+0x136>
 80028d6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80028da:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80028de:	bf08      	it	eq
 80028e0:	f020 0001 	biceq.w	r0, r0, #1
 80028e4:	ea40 0003 	orr.w	r0, r0, r3
 80028e8:	4770      	bx	lr
 80028ea:	0049      	lsls	r1, r1, #1
 80028ec:	eb40 0000 	adc.w	r0, r0, r0
 80028f0:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 80028f4:	f1a2 0201 	sub.w	r2, r2, #1
 80028f8:	d1ed      	bne.n	80028d6 <__addsf3+0x92>
 80028fa:	fab0 fc80 	clz	ip, r0
 80028fe:	f1ac 0c08 	sub.w	ip, ip, #8
 8002902:	ebb2 020c 	subs.w	r2, r2, ip
 8002906:	fa00 f00c 	lsl.w	r0, r0, ip
 800290a:	bfaa      	itet	ge
 800290c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8002910:	4252      	neglt	r2, r2
 8002912:	4318      	orrge	r0, r3
 8002914:	bfbc      	itt	lt
 8002916:	40d0      	lsrlt	r0, r2
 8002918:	4318      	orrlt	r0, r3
 800291a:	4770      	bx	lr
 800291c:	f092 0f00 	teq	r2, #0
 8002920:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8002924:	bf06      	itte	eq
 8002926:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800292a:	3201      	addeq	r2, #1
 800292c:	3b01      	subne	r3, #1
 800292e:	e7b5      	b.n	800289c <__addsf3+0x58>
 8002930:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8002934:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8002938:	bf18      	it	ne
 800293a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800293e:	d021      	beq.n	8002984 <__addsf3+0x140>
 8002940:	ea92 0f03 	teq	r2, r3
 8002944:	d004      	beq.n	8002950 <__addsf3+0x10c>
 8002946:	f092 0f00 	teq	r2, #0
 800294a:	bf08      	it	eq
 800294c:	4608      	moveq	r0, r1
 800294e:	4770      	bx	lr
 8002950:	ea90 0f01 	teq	r0, r1
 8002954:	bf1c      	itt	ne
 8002956:	2000      	movne	r0, #0
 8002958:	4770      	bxne	lr
 800295a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 800295e:	d104      	bne.n	800296a <__addsf3+0x126>
 8002960:	0040      	lsls	r0, r0, #1
 8002962:	bf28      	it	cs
 8002964:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8002968:	4770      	bx	lr
 800296a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 800296e:	bf3c      	itt	cc
 8002970:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8002974:	4770      	bxcc	lr
 8002976:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800297a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 800297e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8002982:	4770      	bx	lr
 8002984:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8002988:	bf16      	itet	ne
 800298a:	4608      	movne	r0, r1
 800298c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8002990:	4601      	movne	r1, r0
 8002992:	0242      	lsls	r2, r0, #9
 8002994:	bf06      	itte	eq
 8002996:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800299a:	ea90 0f01 	teqeq	r0, r1
 800299e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80029a2:	4770      	bx	lr

080029a4 <__aeabi_ui2f>:
 80029a4:	f04f 0300 	mov.w	r3, #0
 80029a8:	e004      	b.n	80029b4 <__aeabi_i2f+0x8>
 80029aa:	bf00      	nop

080029ac <__aeabi_i2f>:
 80029ac:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80029b0:	bf48      	it	mi
 80029b2:	4240      	negmi	r0, r0
 80029b4:	ea5f 0c00 	movs.w	ip, r0
 80029b8:	bf08      	it	eq
 80029ba:	4770      	bxeq	lr
 80029bc:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80029c0:	4601      	mov	r1, r0
 80029c2:	f04f 0000 	mov.w	r0, #0
 80029c6:	e01c      	b.n	8002a02 <__aeabi_l2f+0x2a>

080029c8 <__aeabi_ul2f>:
 80029c8:	ea50 0201 	orrs.w	r2, r0, r1
 80029cc:	bf08      	it	eq
 80029ce:	4770      	bxeq	lr
 80029d0:	f04f 0300 	mov.w	r3, #0
 80029d4:	e00a      	b.n	80029ec <__aeabi_l2f+0x14>
 80029d6:	bf00      	nop

080029d8 <__aeabi_l2f>:
 80029d8:	ea50 0201 	orrs.w	r2, r0, r1
 80029dc:	bf08      	it	eq
 80029de:	4770      	bxeq	lr
 80029e0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80029e4:	d502      	bpl.n	80029ec <__aeabi_l2f+0x14>
 80029e6:	4240      	negs	r0, r0
 80029e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80029ec:	ea5f 0c01 	movs.w	ip, r1
 80029f0:	bf02      	ittt	eq
 80029f2:	4684      	moveq	ip, r0
 80029f4:	4601      	moveq	r1, r0
 80029f6:	2000      	moveq	r0, #0
 80029f8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 80029fc:	bf08      	it	eq
 80029fe:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8002a02:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8002a06:	fabc f28c 	clz	r2, ip
 8002a0a:	3a08      	subs	r2, #8
 8002a0c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8002a10:	db10      	blt.n	8002a34 <__aeabi_l2f+0x5c>
 8002a12:	fa01 fc02 	lsl.w	ip, r1, r2
 8002a16:	4463      	add	r3, ip
 8002a18:	fa00 fc02 	lsl.w	ip, r0, r2
 8002a1c:	f1c2 0220 	rsb	r2, r2, #32
 8002a20:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8002a24:	fa20 f202 	lsr.w	r2, r0, r2
 8002a28:	eb43 0002 	adc.w	r0, r3, r2
 8002a2c:	bf08      	it	eq
 8002a2e:	f020 0001 	biceq.w	r0, r0, #1
 8002a32:	4770      	bx	lr
 8002a34:	f102 0220 	add.w	r2, r2, #32
 8002a38:	fa01 fc02 	lsl.w	ip, r1, r2
 8002a3c:	f1c2 0220 	rsb	r2, r2, #32
 8002a40:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8002a44:	fa21 f202 	lsr.w	r2, r1, r2
 8002a48:	eb43 0002 	adc.w	r0, r3, r2
 8002a4c:	bf08      	it	eq
 8002a4e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8002a52:	4770      	bx	lr

08002a54 <__aeabi_fmul>:
 8002a54:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8002a58:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8002a5c:	bf1e      	ittt	ne
 8002a5e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8002a62:	ea92 0f0c 	teqne	r2, ip
 8002a66:	ea93 0f0c 	teqne	r3, ip
 8002a6a:	d06f      	beq.n	8002b4c <__aeabi_fmul+0xf8>
 8002a6c:	441a      	add	r2, r3
 8002a6e:	ea80 0c01 	eor.w	ip, r0, r1
 8002a72:	0240      	lsls	r0, r0, #9
 8002a74:	bf18      	it	ne
 8002a76:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8002a7a:	d01e      	beq.n	8002aba <__aeabi_fmul+0x66>
 8002a7c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8002a80:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8002a84:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8002a88:	fba0 3101 	umull	r3, r1, r0, r1
 8002a8c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8002a90:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8002a94:	bf3e      	ittt	cc
 8002a96:	0049      	lslcc	r1, r1, #1
 8002a98:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8002a9c:	005b      	lslcc	r3, r3, #1
 8002a9e:	ea40 0001 	orr.w	r0, r0, r1
 8002aa2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8002aa6:	2afd      	cmp	r2, #253	; 0xfd
 8002aa8:	d81d      	bhi.n	8002ae6 <__aeabi_fmul+0x92>
 8002aaa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002aae:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8002ab2:	bf08      	it	eq
 8002ab4:	f020 0001 	biceq.w	r0, r0, #1
 8002ab8:	4770      	bx	lr
 8002aba:	f090 0f00 	teq	r0, #0
 8002abe:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8002ac2:	bf08      	it	eq
 8002ac4:	0249      	lsleq	r1, r1, #9
 8002ac6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8002aca:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8002ace:	3a7f      	subs	r2, #127	; 0x7f
 8002ad0:	bfc2      	ittt	gt
 8002ad2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8002ad6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8002ada:	4770      	bxgt	lr
 8002adc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8002ae0:	f04f 0300 	mov.w	r3, #0
 8002ae4:	3a01      	subs	r2, #1
 8002ae6:	dc5d      	bgt.n	8002ba4 <__aeabi_fmul+0x150>
 8002ae8:	f112 0f19 	cmn.w	r2, #25
 8002aec:	bfdc      	itt	le
 8002aee:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8002af2:	4770      	bxle	lr
 8002af4:	f1c2 0200 	rsb	r2, r2, #0
 8002af8:	0041      	lsls	r1, r0, #1
 8002afa:	fa21 f102 	lsr.w	r1, r1, r2
 8002afe:	f1c2 0220 	rsb	r2, r2, #32
 8002b02:	fa00 fc02 	lsl.w	ip, r0, r2
 8002b06:	ea5f 0031 	movs.w	r0, r1, rrx
 8002b0a:	f140 0000 	adc.w	r0, r0, #0
 8002b0e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8002b12:	bf08      	it	eq
 8002b14:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8002b18:	4770      	bx	lr
 8002b1a:	f092 0f00 	teq	r2, #0
 8002b1e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8002b22:	bf02      	ittt	eq
 8002b24:	0040      	lsleq	r0, r0, #1
 8002b26:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8002b2a:	3a01      	subeq	r2, #1
 8002b2c:	d0f9      	beq.n	8002b22 <__aeabi_fmul+0xce>
 8002b2e:	ea40 000c 	orr.w	r0, r0, ip
 8002b32:	f093 0f00 	teq	r3, #0
 8002b36:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8002b3a:	bf02      	ittt	eq
 8002b3c:	0049      	lsleq	r1, r1, #1
 8002b3e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8002b42:	3b01      	subeq	r3, #1
 8002b44:	d0f9      	beq.n	8002b3a <__aeabi_fmul+0xe6>
 8002b46:	ea41 010c 	orr.w	r1, r1, ip
 8002b4a:	e78f      	b.n	8002a6c <__aeabi_fmul+0x18>
 8002b4c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8002b50:	ea92 0f0c 	teq	r2, ip
 8002b54:	bf18      	it	ne
 8002b56:	ea93 0f0c 	teqne	r3, ip
 8002b5a:	d00a      	beq.n	8002b72 <__aeabi_fmul+0x11e>
 8002b5c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8002b60:	bf18      	it	ne
 8002b62:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8002b66:	d1d8      	bne.n	8002b1a <__aeabi_fmul+0xc6>
 8002b68:	ea80 0001 	eor.w	r0, r0, r1
 8002b6c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8002b70:	4770      	bx	lr
 8002b72:	f090 0f00 	teq	r0, #0
 8002b76:	bf17      	itett	ne
 8002b78:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8002b7c:	4608      	moveq	r0, r1
 8002b7e:	f091 0f00 	teqne	r1, #0
 8002b82:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8002b86:	d014      	beq.n	8002bb2 <__aeabi_fmul+0x15e>
 8002b88:	ea92 0f0c 	teq	r2, ip
 8002b8c:	d101      	bne.n	8002b92 <__aeabi_fmul+0x13e>
 8002b8e:	0242      	lsls	r2, r0, #9
 8002b90:	d10f      	bne.n	8002bb2 <__aeabi_fmul+0x15e>
 8002b92:	ea93 0f0c 	teq	r3, ip
 8002b96:	d103      	bne.n	8002ba0 <__aeabi_fmul+0x14c>
 8002b98:	024b      	lsls	r3, r1, #9
 8002b9a:	bf18      	it	ne
 8002b9c:	4608      	movne	r0, r1
 8002b9e:	d108      	bne.n	8002bb2 <__aeabi_fmul+0x15e>
 8002ba0:	ea80 0001 	eor.w	r0, r0, r1
 8002ba4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8002ba8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8002bac:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8002bb0:	4770      	bx	lr
 8002bb2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8002bb6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8002bba:	4770      	bx	lr

08002bbc <__aeabi_fdiv>:
 8002bbc:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8002bc0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8002bc4:	bf1e      	ittt	ne
 8002bc6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8002bca:	ea92 0f0c 	teqne	r2, ip
 8002bce:	ea93 0f0c 	teqne	r3, ip
 8002bd2:	d069      	beq.n	8002ca8 <__aeabi_fdiv+0xec>
 8002bd4:	eba2 0203 	sub.w	r2, r2, r3
 8002bd8:	ea80 0c01 	eor.w	ip, r0, r1
 8002bdc:	0249      	lsls	r1, r1, #9
 8002bde:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8002be2:	d037      	beq.n	8002c54 <__aeabi_fdiv+0x98>
 8002be4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8002be8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8002bec:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8002bf0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8002bf4:	428b      	cmp	r3, r1
 8002bf6:	bf38      	it	cc
 8002bf8:	005b      	lslcc	r3, r3, #1
 8002bfa:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8002bfe:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8002c02:	428b      	cmp	r3, r1
 8002c04:	bf24      	itt	cs
 8002c06:	1a5b      	subcs	r3, r3, r1
 8002c08:	ea40 000c 	orrcs.w	r0, r0, ip
 8002c0c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8002c10:	bf24      	itt	cs
 8002c12:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8002c16:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8002c1a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8002c1e:	bf24      	itt	cs
 8002c20:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8002c24:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8002c28:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8002c2c:	bf24      	itt	cs
 8002c2e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8002c32:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8002c36:	011b      	lsls	r3, r3, #4
 8002c38:	bf18      	it	ne
 8002c3a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8002c3e:	d1e0      	bne.n	8002c02 <__aeabi_fdiv+0x46>
 8002c40:	2afd      	cmp	r2, #253	; 0xfd
 8002c42:	f63f af50 	bhi.w	8002ae6 <__aeabi_fmul+0x92>
 8002c46:	428b      	cmp	r3, r1
 8002c48:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8002c4c:	bf08      	it	eq
 8002c4e:	f020 0001 	biceq.w	r0, r0, #1
 8002c52:	4770      	bx	lr
 8002c54:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8002c58:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8002c5c:	327f      	adds	r2, #127	; 0x7f
 8002c5e:	bfc2      	ittt	gt
 8002c60:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8002c64:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8002c68:	4770      	bxgt	lr
 8002c6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8002c6e:	f04f 0300 	mov.w	r3, #0
 8002c72:	3a01      	subs	r2, #1
 8002c74:	e737      	b.n	8002ae6 <__aeabi_fmul+0x92>
 8002c76:	f092 0f00 	teq	r2, #0
 8002c7a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8002c7e:	bf02      	ittt	eq
 8002c80:	0040      	lsleq	r0, r0, #1
 8002c82:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8002c86:	3a01      	subeq	r2, #1
 8002c88:	d0f9      	beq.n	8002c7e <__aeabi_fdiv+0xc2>
 8002c8a:	ea40 000c 	orr.w	r0, r0, ip
 8002c8e:	f093 0f00 	teq	r3, #0
 8002c92:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8002c96:	bf02      	ittt	eq
 8002c98:	0049      	lsleq	r1, r1, #1
 8002c9a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8002c9e:	3b01      	subeq	r3, #1
 8002ca0:	d0f9      	beq.n	8002c96 <__aeabi_fdiv+0xda>
 8002ca2:	ea41 010c 	orr.w	r1, r1, ip
 8002ca6:	e795      	b.n	8002bd4 <__aeabi_fdiv+0x18>
 8002ca8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8002cac:	ea92 0f0c 	teq	r2, ip
 8002cb0:	d108      	bne.n	8002cc4 <__aeabi_fdiv+0x108>
 8002cb2:	0242      	lsls	r2, r0, #9
 8002cb4:	f47f af7d 	bne.w	8002bb2 <__aeabi_fmul+0x15e>
 8002cb8:	ea93 0f0c 	teq	r3, ip
 8002cbc:	f47f af70 	bne.w	8002ba0 <__aeabi_fmul+0x14c>
 8002cc0:	4608      	mov	r0, r1
 8002cc2:	e776      	b.n	8002bb2 <__aeabi_fmul+0x15e>
 8002cc4:	ea93 0f0c 	teq	r3, ip
 8002cc8:	d104      	bne.n	8002cd4 <__aeabi_fdiv+0x118>
 8002cca:	024b      	lsls	r3, r1, #9
 8002ccc:	f43f af4c 	beq.w	8002b68 <__aeabi_fmul+0x114>
 8002cd0:	4608      	mov	r0, r1
 8002cd2:	e76e      	b.n	8002bb2 <__aeabi_fmul+0x15e>
 8002cd4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8002cd8:	bf18      	it	ne
 8002cda:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8002cde:	d1ca      	bne.n	8002c76 <__aeabi_fdiv+0xba>
 8002ce0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8002ce4:	f47f af5c 	bne.w	8002ba0 <__aeabi_fmul+0x14c>
 8002ce8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8002cec:	f47f af3c 	bne.w	8002b68 <__aeabi_fmul+0x114>
 8002cf0:	e75f      	b.n	8002bb2 <__aeabi_fmul+0x15e>
 8002cf2:	bf00      	nop

08002cf4 <__gesf2>:
 8002cf4:	f04f 3cff 	mov.w	ip, #4294967295
 8002cf8:	e006      	b.n	8002d08 <__cmpsf2+0x4>
 8002cfa:	bf00      	nop

08002cfc <__lesf2>:
 8002cfc:	f04f 0c01 	mov.w	ip, #1
 8002d00:	e002      	b.n	8002d08 <__cmpsf2+0x4>
 8002d02:	bf00      	nop

08002d04 <__cmpsf2>:
 8002d04:	f04f 0c01 	mov.w	ip, #1
 8002d08:	f84d cd04 	str.w	ip, [sp, #-4]!
 8002d0c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8002d10:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8002d14:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8002d18:	bf18      	it	ne
 8002d1a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8002d1e:	d011      	beq.n	8002d44 <__cmpsf2+0x40>
 8002d20:	b001      	add	sp, #4
 8002d22:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8002d26:	bf18      	it	ne
 8002d28:	ea90 0f01 	teqne	r0, r1
 8002d2c:	bf58      	it	pl
 8002d2e:	ebb2 0003 	subspl.w	r0, r2, r3
 8002d32:	bf88      	it	hi
 8002d34:	17c8      	asrhi	r0, r1, #31
 8002d36:	bf38      	it	cc
 8002d38:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8002d3c:	bf18      	it	ne
 8002d3e:	f040 0001 	orrne.w	r0, r0, #1
 8002d42:	4770      	bx	lr
 8002d44:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8002d48:	d102      	bne.n	8002d50 <__cmpsf2+0x4c>
 8002d4a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8002d4e:	d105      	bne.n	8002d5c <__cmpsf2+0x58>
 8002d50:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8002d54:	d1e4      	bne.n	8002d20 <__cmpsf2+0x1c>
 8002d56:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8002d5a:	d0e1      	beq.n	8002d20 <__cmpsf2+0x1c>
 8002d5c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8002d60:	4770      	bx	lr
 8002d62:	bf00      	nop

08002d64 <__aeabi_cfrcmple>:
 8002d64:	4684      	mov	ip, r0
 8002d66:	4608      	mov	r0, r1
 8002d68:	4661      	mov	r1, ip
 8002d6a:	e7ff      	b.n	8002d6c <__aeabi_cfcmpeq>

08002d6c <__aeabi_cfcmpeq>:
 8002d6c:	b50f      	push	{r0, r1, r2, r3, lr}
 8002d6e:	f7ff ffc9 	bl	8002d04 <__cmpsf2>
 8002d72:	2800      	cmp	r0, #0
 8002d74:	bf48      	it	mi
 8002d76:	f110 0f00 	cmnmi.w	r0, #0
 8002d7a:	bd0f      	pop	{r0, r1, r2, r3, pc}

08002d7c <__aeabi_fcmpeq>:
 8002d7c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8002d80:	f7ff fff4 	bl	8002d6c <__aeabi_cfcmpeq>
 8002d84:	bf0c      	ite	eq
 8002d86:	2001      	moveq	r0, #1
 8002d88:	2000      	movne	r0, #0
 8002d8a:	f85d fb08 	ldr.w	pc, [sp], #8
 8002d8e:	bf00      	nop

08002d90 <__aeabi_fcmplt>:
 8002d90:	f84d ed08 	str.w	lr, [sp, #-8]!
 8002d94:	f7ff ffea 	bl	8002d6c <__aeabi_cfcmpeq>
 8002d98:	bf34      	ite	cc
 8002d9a:	2001      	movcc	r0, #1
 8002d9c:	2000      	movcs	r0, #0
 8002d9e:	f85d fb08 	ldr.w	pc, [sp], #8
 8002da2:	bf00      	nop

08002da4 <__aeabi_fcmple>:
 8002da4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8002da8:	f7ff ffe0 	bl	8002d6c <__aeabi_cfcmpeq>
 8002dac:	bf94      	ite	ls
 8002dae:	2001      	movls	r0, #1
 8002db0:	2000      	movhi	r0, #0
 8002db2:	f85d fb08 	ldr.w	pc, [sp], #8
 8002db6:	bf00      	nop

08002db8 <__aeabi_fcmpge>:
 8002db8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8002dbc:	f7ff ffd2 	bl	8002d64 <__aeabi_cfrcmple>
 8002dc0:	bf94      	ite	ls
 8002dc2:	2001      	movls	r0, #1
 8002dc4:	2000      	movhi	r0, #0
 8002dc6:	f85d fb08 	ldr.w	pc, [sp], #8
 8002dca:	bf00      	nop

08002dcc <__aeabi_fcmpgt>:
 8002dcc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8002dd0:	f7ff ffc8 	bl	8002d64 <__aeabi_cfrcmple>
 8002dd4:	bf34      	ite	cc
 8002dd6:	2001      	movcc	r0, #1
 8002dd8:	2000      	movcs	r0, #0
 8002dda:	f85d fb08 	ldr.w	pc, [sp], #8
 8002dde:	bf00      	nop

08002de0 <__errno>:
 8002de0:	f640 53a8 	movw	r3, #3496	; 0xda8
 8002de4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002de8:	6818      	ldr	r0, [r3, #0]
 8002dea:	4770      	bx	lr

08002dec <__libc_init_array>:
 8002dec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dee:	4f20      	ldr	r7, [pc, #128]	; (8002e70 <__libc_init_array+0x84>)
 8002df0:	4c20      	ldr	r4, [pc, #128]	; (8002e74 <__libc_init_array+0x88>)
 8002df2:	1b38      	subs	r0, r7, r4
 8002df4:	1087      	asrs	r7, r0, #2
 8002df6:	d017      	beq.n	8002e28 <__libc_init_array+0x3c>
 8002df8:	1e7a      	subs	r2, r7, #1
 8002dfa:	6823      	ldr	r3, [r4, #0]
 8002dfc:	2501      	movs	r5, #1
 8002dfe:	f002 0601 	and.w	r6, r2, #1
 8002e02:	4798      	blx	r3
 8002e04:	42af      	cmp	r7, r5
 8002e06:	d00f      	beq.n	8002e28 <__libc_init_array+0x3c>
 8002e08:	b12e      	cbz	r6, 8002e16 <__libc_init_array+0x2a>
 8002e0a:	f854 1f04 	ldr.w	r1, [r4, #4]!
 8002e0e:	2502      	movs	r5, #2
 8002e10:	4788      	blx	r1
 8002e12:	42af      	cmp	r7, r5
 8002e14:	d008      	beq.n	8002e28 <__libc_init_array+0x3c>
 8002e16:	6860      	ldr	r0, [r4, #4]
 8002e18:	4780      	blx	r0
 8002e1a:	3502      	adds	r5, #2
 8002e1c:	68a2      	ldr	r2, [r4, #8]
 8002e1e:	1d26      	adds	r6, r4, #4
 8002e20:	4790      	blx	r2
 8002e22:	3408      	adds	r4, #8
 8002e24:	42af      	cmp	r7, r5
 8002e26:	d1f6      	bne.n	8002e16 <__libc_init_array+0x2a>
 8002e28:	4f13      	ldr	r7, [pc, #76]	; (8002e78 <__libc_init_array+0x8c>)
 8002e2a:	4c14      	ldr	r4, [pc, #80]	; (8002e7c <__libc_init_array+0x90>)
 8002e2c:	f000 f928 	bl	8003080 <_init>
 8002e30:	1b3b      	subs	r3, r7, r4
 8002e32:	109f      	asrs	r7, r3, #2
 8002e34:	d018      	beq.n	8002e68 <__libc_init_array+0x7c>
 8002e36:	1e7d      	subs	r5, r7, #1
 8002e38:	6821      	ldr	r1, [r4, #0]
 8002e3a:	f005 0601 	and.w	r6, r5, #1
 8002e3e:	2501      	movs	r5, #1
 8002e40:	4788      	blx	r1
 8002e42:	42af      	cmp	r7, r5
 8002e44:	d011      	beq.n	8002e6a <__libc_init_array+0x7e>
 8002e46:	b12e      	cbz	r6, 8002e54 <__libc_init_array+0x68>
 8002e48:	f854 0f04 	ldr.w	r0, [r4, #4]!
 8002e4c:	2502      	movs	r5, #2
 8002e4e:	4780      	blx	r0
 8002e50:	42af      	cmp	r7, r5
 8002e52:	d00b      	beq.n	8002e6c <__libc_init_array+0x80>
 8002e54:	6862      	ldr	r2, [r4, #4]
 8002e56:	4790      	blx	r2
 8002e58:	3502      	adds	r5, #2
 8002e5a:	68a3      	ldr	r3, [r4, #8]
 8002e5c:	1d26      	adds	r6, r4, #4
 8002e5e:	4798      	blx	r3
 8002e60:	3408      	adds	r4, #8
 8002e62:	42af      	cmp	r7, r5
 8002e64:	d1f6      	bne.n	8002e54 <__libc_init_array+0x68>
 8002e66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002e68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002e6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002e6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002e6e:	bf00      	nop
 8002e70:	080030a4 	.word	0x080030a4
 8002e74:	080030a4 	.word	0x080030a4
 8002e78:	080030a4 	.word	0x080030a4
 8002e7c:	080030a4 	.word	0x080030a4

08002e80 <_open>:
 8002e80:	b480      	push	{r7}
 8002e82:	b085      	sub	sp, #20
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	60f8      	str	r0, [r7, #12]
 8002e88:	60b9      	str	r1, [r7, #8]
 8002e8a:	607a      	str	r2, [r7, #4]
 8002e8c:	f04f 33ff 	mov.w	r3, #4294967295
 8002e90:	4618      	mov	r0, r3
 8002e92:	f107 0714 	add.w	r7, r7, #20
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bc80      	pop	{r7}
 8002e9a:	4770      	bx	lr

08002e9c <_lseek>:
 8002e9c:	b480      	push	{r7}
 8002e9e:	b085      	sub	sp, #20
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	60f8      	str	r0, [r7, #12]
 8002ea4:	60b9      	str	r1, [r7, #8]
 8002ea6:	607a      	str	r2, [r7, #4]
 8002ea8:	f04f 33ff 	mov.w	r3, #4294967295
 8002eac:	4618      	mov	r0, r3
 8002eae:	f107 0714 	add.w	r7, r7, #20
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bc80      	pop	{r7}
 8002eb6:	4770      	bx	lr

08002eb8 <_read>:
 8002eb8:	b480      	push	{r7}
 8002eba:	b085      	sub	sp, #20
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	60f8      	str	r0, [r7, #12]
 8002ec0:	60b9      	str	r1, [r7, #8]
 8002ec2:	607a      	str	r2, [r7, #4]
 8002ec4:	f04f 0300 	mov.w	r3, #0
 8002ec8:	4618      	mov	r0, r3
 8002eca:	f107 0714 	add.w	r7, r7, #20
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bc80      	pop	{r7}
 8002ed2:	4770      	bx	lr

08002ed4 <_write>:
 8002ed4:	b480      	push	{r7}
 8002ed6:	b085      	sub	sp, #20
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	60f8      	str	r0, [r7, #12]
 8002edc:	60b9      	str	r1, [r7, #8]
 8002ede:	607a      	str	r2, [r7, #4]
 8002ee0:	f04f 33ff 	mov.w	r3, #4294967295
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	f107 0714 	add.w	r7, r7, #20
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bc80      	pop	{r7}
 8002eee:	4770      	bx	lr

08002ef0 <_close>:
 8002ef0:	b480      	push	{r7}
 8002ef2:	af00      	add	r7, sp, #0
 8002ef4:	f04f 33ff 	mov.w	r3, #4294967295
 8002ef8:	4618      	mov	r0, r3
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bc80      	pop	{r7}
 8002efe:	4770      	bx	lr

08002f00 <_fstat>:
 8002f00:	b480      	push	{r7}
 8002f02:	b083      	sub	sp, #12
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
 8002f08:	6039      	str	r1, [r7, #0]
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d002      	beq.n	8002f16 <_fstat+0x16>
 8002f10:	f04f 33ff 	mov.w	r3, #4294967295
 8002f14:	e001      	b.n	8002f1a <_fstat+0x1a>
 8002f16:	f06f 0301 	mvn.w	r3, #1
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	f107 070c 	add.w	r7, r7, #12
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bc80      	pop	{r7}
 8002f24:	4770      	bx	lr
 8002f26:	bf00      	nop

08002f28 <_link>:
 8002f28:	b480      	push	{r7}
 8002f2a:	b083      	sub	sp, #12
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
 8002f30:	6039      	str	r1, [r7, #0]
 8002f32:	687a      	ldr	r2, [r7, #4]
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	429a      	cmp	r2, r3
 8002f38:	d102      	bne.n	8002f40 <_link+0x18>
 8002f3a:	f04f 33ff 	mov.w	r3, #4294967295
 8002f3e:	e001      	b.n	8002f44 <_link+0x1c>
 8002f40:	f06f 0301 	mvn.w	r3, #1
 8002f44:	4618      	mov	r0, r3
 8002f46:	f107 070c 	add.w	r7, r7, #12
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bc80      	pop	{r7}
 8002f4e:	4770      	bx	lr

08002f50 <_unlink>:
 8002f50:	b480      	push	{r7}
 8002f52:	b083      	sub	sp, #12
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
 8002f58:	f04f 33ff 	mov.w	r3, #4294967295
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	f107 070c 	add.w	r7, r7, #12
 8002f62:	46bd      	mov	sp, r7
 8002f64:	bc80      	pop	{r7}
 8002f66:	4770      	bx	lr

08002f68 <_sbrk>:
 8002f68:	b480      	push	{r7}
 8002f6a:	b087      	sub	sp, #28
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
 8002f70:	f24f 2350 	movw	r3, #62032	; 0xf250
 8002f74:	f2c0 0300 	movt	r3, #0
 8002f78:	617b      	str	r3, [r7, #20]
 8002f7a:	f640 1344 	movw	r3, #2372	; 0x944
 8002f7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d114      	bne.n	8002fb2 <_sbrk+0x4a>
 8002f88:	f640 1344 	movw	r3, #2372	; 0x944
 8002f8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002f90:	f640 52b0 	movw	r2, #3504	; 0xdb0
 8002f94:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8002f98:	601a      	str	r2, [r3, #0]
 8002f9a:	f640 1344 	movw	r3, #2372	; 0x944
 8002f9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002fa2:	681a      	ldr	r2, [r3, #0]
 8002fa4:	697b      	ldr	r3, [r7, #20]
 8002fa6:	18d2      	adds	r2, r2, r3
 8002fa8:	f640 1348 	movw	r3, #2376	; 0x948
 8002fac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002fb0:	601a      	str	r2, [r3, #0]
 8002fb2:	f640 1344 	movw	r3, #2372	; 0x944
 8002fb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	613b      	str	r3, [r7, #16]
 8002fbe:	f640 1344 	movw	r3, #2372	; 0x944
 8002fc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	461a      	mov	r2, r3
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	18d3      	adds	r3, r2, r3
 8002fce:	f103 0307 	add.w	r3, r3, #7
 8002fd2:	f023 0307 	bic.w	r3, r3, #7
 8002fd6:	60fb      	str	r3, [r7, #12]
 8002fd8:	f640 1348 	movw	r3, #2376	; 0x948
 8002fdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	68fa      	ldr	r2, [r7, #12]
 8002fe4:	429a      	cmp	r2, r3
 8002fe6:	d302      	bcc.n	8002fee <_sbrk+0x86>
 8002fe8:	f04f 0300 	mov.w	r3, #0
 8002fec:	e006      	b.n	8002ffc <_sbrk+0x94>
 8002fee:	f640 1344 	movw	r3, #2372	; 0x944
 8002ff2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ff6:	68fa      	ldr	r2, [r7, #12]
 8002ff8:	601a      	str	r2, [r3, #0]
 8002ffa:	693b      	ldr	r3, [r7, #16]
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f107 071c 	add.w	r7, r7, #28
 8003002:	46bd      	mov	sp, r7
 8003004:	bc80      	pop	{r7}
 8003006:	4770      	bx	lr

08003008 <_times>:
 8003008:	b480      	push	{r7}
 800300a:	b083      	sub	sp, #12
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
 8003010:	f04f 33ff 	mov.w	r3, #4294967295
 8003014:	4618      	mov	r0, r3
 8003016:	f107 070c 	add.w	r7, r7, #12
 800301a:	46bd      	mov	sp, r7
 800301c:	bc80      	pop	{r7}
 800301e:	4770      	bx	lr

08003020 <_wait>:
 8003020:	b480      	push	{r7}
 8003022:	b083      	sub	sp, #12
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
 8003028:	f04f 33ff 	mov.w	r3, #4294967295
 800302c:	4618      	mov	r0, r3
 800302e:	f107 070c 	add.w	r7, r7, #12
 8003032:	46bd      	mov	sp, r7
 8003034:	bc80      	pop	{r7}
 8003036:	4770      	bx	lr

08003038 <_kill>:
 8003038:	b480      	push	{r7}
 800303a:	b083      	sub	sp, #12
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
 8003040:	6039      	str	r1, [r7, #0]
 8003042:	f04f 33ff 	mov.w	r3, #4294967295
 8003046:	4618      	mov	r0, r3
 8003048:	f107 070c 	add.w	r7, r7, #12
 800304c:	46bd      	mov	sp, r7
 800304e:	bc80      	pop	{r7}
 8003050:	4770      	bx	lr
 8003052:	bf00      	nop

08003054 <_fork>:
 8003054:	b480      	push	{r7}
 8003056:	af00      	add	r7, sp, #0
 8003058:	f04f 33ff 	mov.w	r3, #4294967295
 800305c:	4618      	mov	r0, r3
 800305e:	46bd      	mov	sp, r7
 8003060:	bc80      	pop	{r7}
 8003062:	4770      	bx	lr

08003064 <_getpid>:
 8003064:	b480      	push	{r7}
 8003066:	af00      	add	r7, sp, #0
 8003068:	f04f 33ff 	mov.w	r3, #4294967295
 800306c:	4618      	mov	r0, r3
 800306e:	46bd      	mov	sp, r7
 8003070:	bc80      	pop	{r7}
 8003072:	4770      	bx	lr

08003074 <_exit>:
 8003074:	b480      	push	{r7}
 8003076:	b083      	sub	sp, #12
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
 800307c:	e7fe      	b.n	800307c <_exit+0x8>
 800307e:	bf00      	nop

08003080 <_init>:
 8003080:	b480      	push	{r7}
 8003082:	af00      	add	r7, sp, #0
 8003084:	46bd      	mov	sp, r7
 8003086:	bc80      	pop	{r7}
 8003088:	4770      	bx	lr
 800308a:	bf00      	nop

0800308c <_isatty>:
 800308c:	b480      	push	{r7}
 800308e:	b083      	sub	sp, #12
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
 8003094:	f04f 33ff 	mov.w	r3, #4294967295
 8003098:	4618      	mov	r0, r3
 800309a:	f107 070c 	add.w	r7, r7, #12
 800309e:	46bd      	mov	sp, r7
 80030a0:	bc80      	pop	{r7}
 80030a2:	4770      	bx	lr
