INFO-FLOW: Workspace /primary/HLS/Alex_Net/norm2 opened at Sat Jan 25 18:24:27 IST 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     set_part xczu7ev-ffvc1156-2-i 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-i 
Execute       create_platform xczu7ev-ffvc1156-2-i -board  
Command       create_platform done; 0.16 sec.
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.31 sec.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.59 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 7 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:07; Allocated memory: 0.000 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 4.878 GB.
Execute         set_directive_top norm2 -name=norm2 
INFO: [HLS 200-10] Analyzing design file 'AlexNet-FPGA-implementation/Norm2/src/norm2.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling AlexNet-FPGA-implementation/Norm2/src/norm2.cpp as C++
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang AlexNet-FPGA-implementation/Norm2/src/norm2.cpp -foptimization-record-file=/primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/primary/HLS/Alex_Net/norm2/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i > /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.cpp.clang.out.log 2> /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.7 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/norm2/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i > /primary/HLS/Alex_Net/norm2/.autopilot/db/clang.out.log 2> /primary/HLS/Alex_Net/norm2/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/HLS/Alex_Net/norm2/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/primary/HLS/Alex_Net/norm2/.autopilot/db/.systemc_flag -fix-errors /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.2 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/HLS/Alex_Net/norm2/.autopilot/db/all.directive.json 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/primary/HLS/Alex_Net/norm2/.autopilot/db/all.directive.json -fix-errors /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.71 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.pp.0.cpp.clang-tidy.loop-label.out.log 2> /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 1.8 sec.
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.bc -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i > /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.pp.0.cpp.clang.out.log 2> /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.76 seconds. CPU system time: 3.1 seconds. Elapsed time: 9.13 seconds; current allocated memory: 4.878 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /primary/HLS/Alex_Net/norm2/.autopilot/db/a.g.ld.0.bc -args  "/primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.g.bc"  
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.g.bc -o /primary/HLS/Alex_Net/norm2/.autopilot/db/a.g.ld.0.bc > /primary/HLS/Alex_Net/norm2/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /primary/HLS/Alex_Net/norm2/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.32 sec.
Execute         run_link_or_opt -opt -out /primary/HLS/Alex_Net/norm2/.autopilot/db/a.g.ld.1.lower.bc -args /primary/HLS/Alex_Net/norm2/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/primary/HLS/Alex_Net/norm2/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /primary/HLS/Alex_Net/norm2/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /primary/HLS/Alex_Net/norm2/.autopilot/db/a.g.ld.1.lower.bc > /primary/HLS/Alex_Net/norm2/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /primary/HLS/Alex_Net/norm2/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.45 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /primary/HLS/Alex_Net/norm2/.autopilot/db/a.g.ld.2.m1.bc -args /primary/HLS/Alex_Net/norm2/.autopilot/db/a.g.ld.1.lower.bc -only-needed /work/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /work/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /primary/HLS/Alex_Net/norm2/.autopilot/db/a.g.ld.1.lower.bc -only-needed /work/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /work/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc -o /primary/HLS/Alex_Net/norm2/.autopilot/db/a.g.ld.2.m1.bc > /primary/HLS/Alex_Net/norm2/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /primary/HLS/Alex_Net/norm2/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 2.23 sec.
Execute         run_link_or_opt -opt -out /primary/HLS/Alex_Net/norm2/.autopilot/db/a.g.ld.3.fpc.bc -args /primary/HLS/Alex_Net/norm2/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=norm2 -reflow-float-conversion 
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/primary/HLS/Alex_Net/norm2/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /primary/HLS/Alex_Net/norm2/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=norm2 -reflow-float-conversion -o /primary/HLS/Alex_Net/norm2/.autopilot/db/a.g.ld.3.fpc.bc > /primary/HLS/Alex_Net/norm2/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /primary/HLS/Alex_Net/norm2/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.19 sec.
Execute         run_link_or_opt -out /primary/HLS/Alex_Net/norm2/.autopilot/db/a.g.ld.4.m2.bc -args /primary/HLS/Alex_Net/norm2/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /work/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /primary/HLS/Alex_Net/norm2/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /work/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc -o /primary/HLS/Alex_Net/norm2/.autopilot/db/a.g.ld.4.m2.bc > /primary/HLS/Alex_Net/norm2/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /primary/HLS/Alex_Net/norm2/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.4 sec.
Execute         run_link_or_opt -opt -out /primary/HLS/Alex_Net/norm2/.autopilot/db/a.g.ld.5.gdce.bc -args /primary/HLS/Alex_Net/norm2/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=norm2 
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/primary/HLS/Alex_Net/norm2/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /primary/HLS/Alex_Net/norm2/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=norm2 -o /primary/HLS/Alex_Net/norm2/.autopilot/db/a.g.ld.5.gdce.bc > /primary/HLS/Alex_Net/norm2/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /primary/HLS/Alex_Net/norm2/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.42 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/norm2/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=norm2 -mllvm -hls-db-dir -mllvm /primary/HLS/Alex_Net/norm2/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/primary/HLS/Alex_Net/norm2/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/primary/HLS/Alex_Net/norm2/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /primary/HLS/Alex_Net/norm2/.autopilot/db/a.g.ld.5.gdce.bc -o /primary/HLS/Alex_Net/norm2/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i 2> /primary/HLS/Alex_Net/norm2/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 186,983 Compile/Link /primary/HLS/Alex_Net/norm2/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 186,983 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/norm2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 38,224 Unroll/Inline (step 1) /primary/HLS/Alex_Net/norm2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 38,224 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/norm2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 18,211 Unroll/Inline (step 2) /primary/HLS/Alex_Net/norm2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 18,211 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/norm2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 18,450 Unroll/Inline (step 3) /primary/HLS/Alex_Net/norm2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 18,450 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/norm2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 12,642 Unroll/Inline (step 4) /primary/HLS/Alex_Net/norm2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 12,642 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/norm2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 20,524 Array/Struct (step 1) /primary/HLS/Alex_Net/norm2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 20,524 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/norm2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 14,919 Array/Struct (step 2) /primary/HLS/Alex_Net/norm2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 14,919 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/norm2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 14,919 Array/Struct (step 3) /primary/HLS/Alex_Net/norm2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 14,919 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/norm2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 14,919 Array/Struct (step 4) /primary/HLS/Alex_Net/norm2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 14,919 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/norm2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 14,928 Array/Struct (step 5) /primary/HLS/Alex_Net/norm2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 14,928 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/norm2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 13,870 Performance /primary/HLS/Alex_Net/norm2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 13,870 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/norm2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 13,486 Performance (step 2) /primary/HLS/Alex_Net/norm2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 13,486 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/norm2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 13,486 Performance (step 3) /primary/HLS/Alex_Net/norm2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 13,486 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/norm2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 13,486 Performance (step 4) /primary/HLS/Alex_Net/norm2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 13,486 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/norm2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 13,504 HW Transforms (step 1) /primary/HLS/Alex_Net/norm2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 13,504 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/norm2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 13,558 HW Transforms (step 2) /primary/HLS/Alex_Net/norm2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 13,558 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/norm2/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'L17' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:126:6)
INFO: [HLS 214-291] Loop 'L14' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:113:6)
INFO: [HLS 214-291] Loop 'L11' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:98:6)
INFO: [HLS 214-291] Loop 'L7' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:80:7)
INFO: [HLS 214-291] Loop 'L4' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:65:7)
INFO: [HLS 214-186] Unrolling loop 'L17' (AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:126:6) in function 'norm2' completely with a factor of 3 (AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:33:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'L17' (AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:126:6) in function 'norm2' has been removed because the loop is unrolled completely (AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:33:0)
INFO: [HLS 214-186] Unrolling loop 'L14' (AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:113:6) in function 'norm2' completely with a factor of 4 (AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:33:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'L14' (AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:113:6) in function 'norm2' has been removed because the loop is unrolled completely (AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:33:0)
INFO: [HLS 214-186] Unrolling loop 'L11' (AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:98:6) in function 'norm2' completely with a factor of 5 (AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:33:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'L11' (AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:98:6) in function 'norm2' has been removed because the loop is unrolled completely (AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:33:0)
INFO: [HLS 214-186] Unrolling loop 'L7' (AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:80:7) in function 'norm2' completely with a factor of 4 (AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:33:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'L7' (AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:80:7) in function 'norm2' has been removed because the loop is unrolled completely (AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:33:0)
INFO: [HLS 214-186] Unrolling loop 'L4' (AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:65:7) in function 'norm2' completely with a factor of 3 (AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:33:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'L4' (AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:65:7) in function 'norm2' has been removed because the loop is unrolled completely (AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:33:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isinf<float>(float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.62.72.82.115)' into 'fp_struct<float>::to_float() const (.59.69.79.112)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.59.69.79.112)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 39, 41>(ap_ufixed<39, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<41, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:130:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 41, 44>(ap_ufixed<41, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<44, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:130:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 44, 39>(ap_ufixed<44, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<39, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:130:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<float>::exp_Z1P_m_1(ap_ufixed<18, -9, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'powf' into 'norm2(float*, float*)' (AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:33:0)
INFO: [HLS 214-248] Applying array_partition to 'inp_image': Complete partitioning on dimension 1. (AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42:11)
INFO: [HLS 214-115] Multiple burst reads of length 43264 and bit width 32 in loop 'L1'(AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49:5) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49:5)
INFO: [HLS 214-115] Multiple burst writes of length 169 and bit width 32 in loop 'L2'(AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59:7) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59:7)
INFO: [HLS 214-115] Multiple burst writes of length 169 and bit width 32 in loop 'L5'(AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:74:7) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:74:7)
INFO: [HLS 214-115] Multiple burst writes of length 42588 and bit width 32 in loop 'L8'(AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:89:5) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:89:5)
INFO: [HLS 214-115] Multiple burst writes of length 169 and bit width 32 in loop 'L12'(AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:107:6) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:107:6)
INFO: [HLS 214-115] Multiple burst writes of length 169 and bit width 32 in loop 'L15'(AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120:6) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120:6)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /primary/HLS/Alex_Net/norm2/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 20.19 seconds. CPU system time: 3.09 seconds. Elapsed time: 27.31 seconds; current allocated memory: 4.878 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 4.878 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top norm2 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /primary/HLS/Alex_Net/norm2/.autopilot/db/a.g.0.bc -o /primary/HLS/Alex_Net/norm2/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.4 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.41 seconds; current allocated memory: 4.878 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /primary/HLS/Alex_Net/norm2/.autopilot/db/a.g.1.bc -o /primary/HLS/Alex_Net/norm2/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:383) automatically.
Command           transform done; 0.55 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /primary/HLS/Alex_Net/norm2/.autopilot/db/a.g.2.prechk.bc -o /primary/HLS/Alex_Net/norm2/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 4.878 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /primary/HLS/Alex_Net/norm2/.autopilot/db/a.g.1.bc to /primary/HLS/Alex_Net/norm2/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /primary/HLS/Alex_Net/norm2/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /primary/HLS/Alex_Net/norm2/.autopilot/db/a.o.1.bc -o /primary/HLS/Alex_Net/norm2/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:383) automatically.
Command           transform done; 1.71 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /primary/HLS/Alex_Net/norm2/.autopilot/db/a.o.1.tmp.bc -o /primary/HLS/Alex_Net/norm2/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:293:9) to (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:661:3) in function 'pow_reduce::pow_generic<float>'... converting 27 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:291)...3 expression(s) balanced.
Command           transform done; 0.44 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.04 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.15 seconds; current allocated memory: 4.878 GB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /primary/HLS/Alex_Net/norm2/.autopilot/db/a.o.2.bc -o /primary/HLS/Alex_Net/norm2/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_50_1'(AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:50:20) and 'VITIS_LOOP_51_2'(AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:51:21) in function 'norm2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L1'(AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49:5) and 'VITIS_LOOP_50_1'(AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:50:20) in function 'norm2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L2'(AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59:7) and 'L3'(AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:62:7) in function 'norm2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L5'(AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:74:7) and 'L6'(AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:77:7) in function 'norm2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L9'(AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:92:5) and 'L10'(AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:95:6) in function 'norm2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L12'(AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:107:6) and 'L13'(AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:110:6) in function 'norm2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L15'(AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120:6) and 'L16'(AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:123:6) in function 'norm2' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_1' (AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:50:20) in function 'norm2'.
INFO: [XFORM 203-541] Flattening a loop nest 'L1' (AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49:5) in function 'norm2'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59:7) in function 'norm2'.
INFO: [XFORM 203-541] Flattening a loop nest 'L5' (AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:74:7) in function 'norm2'.
INFO: [XFORM 203-541] Flattening a loop nest 'L9' (AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:92:5) in function 'norm2'.
INFO: [XFORM 203-541] Flattening a loop nest 'L8' (AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:89:5) in function 'norm2'.
INFO: [XFORM 203-541] Flattening a loop nest 'L12' (AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:107:6) in function 'norm2'.
INFO: [XFORM 203-541] Flattening a loop nest 'L15' (AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120:6) in function 'norm2'.
Execute             auto_get_db
Command           transform done; 1.06 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /primary/HLS/Alex_Net/norm2/.autopilot/db/a.o.3.bc -o /primary/HLS/Alex_Net/norm2/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 2.06 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.12 seconds; current allocated memory: 4.878 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 6.3 sec.
Command       elaborate done; 42.75 sec.
Execute       ap_eval exec zip -j /primary/HLS/Alex_Net/norm2/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.34 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'norm2' ...
Execute         ap_set_top_model norm2 
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<float>' to 'pow_generic_float_s'.
Execute         get_model_list norm2 -filter all-wo-channel -topdown 
Execute         preproc_iomode -model norm2 
Execute         preproc_iomode -model norm2_Pipeline_L15_L16 
Execute         preproc_iomode -model norm2_Pipeline_L12_L13 
Execute         preproc_iomode -model norm2_Pipeline_L8_L9_L10 
Execute         preproc_iomode -model norm2_Pipeline_L5_L6 
Execute         preproc_iomode -model norm2_Pipeline_L2_L3 
Execute         preproc_iomode -model pow_generic<float> 
Execute         preproc_iomode -model norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 
Execute         create_clock 
Execute           ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute         get_model_list norm2 -filter all-wo-channel 
INFO-FLOW: Model list for configure: norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 pow_generic<float> norm2_Pipeline_L2_L3 norm2_Pipeline_L5_L6 norm2_Pipeline_L8_L9_L10 norm2_Pipeline_L12_L13 norm2_Pipeline_L15_L16 norm2
INFO-FLOW: Configuring Module : norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 ...
Execute         set_default_model norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 
Execute         apply_spec_resource_limit norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 
INFO-FLOW: Configuring Module : pow_generic<float> ...
Execute         set_default_model pow_generic<float> 
Execute         apply_spec_resource_limit pow_generic<float> 
INFO-FLOW: Configuring Module : norm2_Pipeline_L2_L3 ...
Execute         set_default_model norm2_Pipeline_L2_L3 
Execute         apply_spec_resource_limit norm2_Pipeline_L2_L3 
INFO-FLOW: Configuring Module : norm2_Pipeline_L5_L6 ...
Execute         set_default_model norm2_Pipeline_L5_L6 
Execute         apply_spec_resource_limit norm2_Pipeline_L5_L6 
INFO-FLOW: Configuring Module : norm2_Pipeline_L8_L9_L10 ...
Execute         set_default_model norm2_Pipeline_L8_L9_L10 
Execute         apply_spec_resource_limit norm2_Pipeline_L8_L9_L10 
INFO-FLOW: Configuring Module : norm2_Pipeline_L12_L13 ...
Execute         set_default_model norm2_Pipeline_L12_L13 
Execute         apply_spec_resource_limit norm2_Pipeline_L12_L13 
INFO-FLOW: Configuring Module : norm2_Pipeline_L15_L16 ...
Execute         set_default_model norm2_Pipeline_L15_L16 
Execute         apply_spec_resource_limit norm2_Pipeline_L15_L16 
INFO-FLOW: Configuring Module : norm2 ...
Execute         set_default_model norm2 
Execute         apply_spec_resource_limit norm2 
INFO-FLOW: Model list for preprocess: norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 pow_generic<float> norm2_Pipeline_L2_L3 norm2_Pipeline_L5_L6 norm2_Pipeline_L8_L9_L10 norm2_Pipeline_L12_L13 norm2_Pipeline_L15_L16 norm2
INFO-FLOW: Preprocessing Module: norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 ...
Execute         set_default_model norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 
Execute         cdfg_preprocess -model norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 
Execute         rtl_gen_preprocess norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 
INFO-FLOW: Preprocessing Module: pow_generic<float> ...
Execute         set_default_model pow_generic<float> 
Execute         cdfg_preprocess -model pow_generic<float> 
Execute         rtl_gen_preprocess pow_generic<float> 
INFO-FLOW: Preprocessing Module: norm2_Pipeline_L2_L3 ...
Execute         set_default_model norm2_Pipeline_L2_L3 
Execute         cdfg_preprocess -model norm2_Pipeline_L2_L3 
Execute         rtl_gen_preprocess norm2_Pipeline_L2_L3 
INFO-FLOW: Preprocessing Module: norm2_Pipeline_L5_L6 ...
Execute         set_default_model norm2_Pipeline_L5_L6 
Execute         cdfg_preprocess -model norm2_Pipeline_L5_L6 
Execute         rtl_gen_preprocess norm2_Pipeline_L5_L6 
INFO-FLOW: Preprocessing Module: norm2_Pipeline_L8_L9_L10 ...
Execute         set_default_model norm2_Pipeline_L8_L9_L10 
Execute         cdfg_preprocess -model norm2_Pipeline_L8_L9_L10 
Execute         rtl_gen_preprocess norm2_Pipeline_L8_L9_L10 
INFO-FLOW: Preprocessing Module: norm2_Pipeline_L12_L13 ...
Execute         set_default_model norm2_Pipeline_L12_L13 
Execute         cdfg_preprocess -model norm2_Pipeline_L12_L13 
Execute         rtl_gen_preprocess norm2_Pipeline_L12_L13 
INFO-FLOW: Preprocessing Module: norm2_Pipeline_L15_L16 ...
Execute         set_default_model norm2_Pipeline_L15_L16 
Execute         cdfg_preprocess -model norm2_Pipeline_L15_L16 
Execute         rtl_gen_preprocess norm2_Pipeline_L15_L16 
INFO-FLOW: Preprocessing Module: norm2 ...
Execute         set_default_model norm2 
Execute         cdfg_preprocess -model norm2 
Execute         rtl_gen_preprocess norm2 
INFO-FLOW: Model list for synthesis: norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 pow_generic<float> norm2_Pipeline_L2_L3 norm2_Pipeline_L5_L6 norm2_Pipeline_L8_L9_L10 norm2_Pipeline_L12_L13 norm2_Pipeline_L15_L16 norm2
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 
Execute         schedule -model norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln53) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.53 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.62 seconds. CPU system time: 0.4 seconds. Elapsed time: 2.05 seconds; current allocated memory: 4.878 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2.sched.adb -f 
INFO-FLOW: Finish scheduling norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2.
Execute         set_default_model norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 
Execute         bind -model norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 4.878 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2.bind.adb -f 
INFO-FLOW: Finish binding norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pow_generic<float> 
Execute         schedule -model pow_generic<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln563) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, function 'pow_generic<float>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.878 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/norm2/.autopilot/db/pow_generic_float_s.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/norm2/.autopilot/db/pow_generic_float_s.sched.adb -f 
INFO-FLOW: Finish scheduling pow_generic<float>.
Execute         set_default_model pow_generic<float> 
Execute         bind -model pow_generic<float> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 4.878 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/norm2/.autopilot/db/pow_generic_float_s.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/norm2/.autopilot/db/pow_generic_float_s.bind.adb -f 
INFO-FLOW: Finish binding pow_generic<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm2_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model norm2_Pipeline_L2_L3 
Execute         schedule -model norm2_Pipeline_L2_L3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln67) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 65, loop 'L2_L3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 4.878 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L2_L3.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L2_L3.sched.adb -f 
INFO-FLOW: Finish scheduling norm2_Pipeline_L2_L3.
Execute         set_default_model norm2_Pipeline_L2_L3 
Execute         bind -model norm2_Pipeline_L2_L3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 4.878 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L2_L3.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L2_L3.bind.adb -f 
INFO-FLOW: Finish binding norm2_Pipeline_L2_L3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm2_Pipeline_L5_L6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model norm2_Pipeline_L5_L6 
Execute         schedule -model norm2_Pipeline_L5_L6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln82) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L5_L6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 69, loop 'L5_L6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 4.878 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L5_L6.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L5_L6.sched.adb -f 
INFO-FLOW: Finish scheduling norm2_Pipeline_L5_L6.
Execute         set_default_model norm2_Pipeline_L5_L6 
Execute         bind -model norm2_Pipeline_L5_L6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 4.878 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L5_L6.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L5_L6.bind.adb -f 
INFO-FLOW: Finish binding norm2_Pipeline_L5_L6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm2_Pipeline_L8_L9_L10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model norm2_Pipeline_L8_L9_L10 
Execute         schedule -model norm2_Pipeline_L8_L9_L10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln100) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L8_L9_L10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 73, loop 'L8_L9_L10'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.95 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.99 seconds; current allocated memory: 4.878 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L8_L9_L10.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L8_L9_L10.sched.adb -f 
INFO-FLOW: Finish scheduling norm2_Pipeline_L8_L9_L10.
Execute         set_default_model norm2_Pipeline_L8_L9_L10 
Execute         bind -model norm2_Pipeline_L8_L9_L10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 4.878 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L8_L9_L10.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L8_L9_L10.bind.adb -f 
INFO-FLOW: Finish binding norm2_Pipeline_L8_L9_L10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm2_Pipeline_L12_L13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model norm2_Pipeline_L12_L13 
Execute         schedule -model norm2_Pipeline_L12_L13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln115) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L12_L13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 69, loop 'L12_L13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 4.878 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L12_L13.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L12_L13.sched.adb -f 
INFO-FLOW: Finish scheduling norm2_Pipeline_L12_L13.
Execute         set_default_model norm2_Pipeline_L12_L13 
Execute         bind -model norm2_Pipeline_L12_L13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 4.878 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L12_L13.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L12_L13.bind.adb -f 
INFO-FLOW: Finish binding norm2_Pipeline_L12_L13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm2_Pipeline_L15_L16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model norm2_Pipeline_L15_L16 
Execute         schedule -model norm2_Pipeline_L15_L16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln128) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L15_L16'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 65, loop 'L15_L16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 4.878 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L15_L16.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L15_L16.sched.adb -f 
INFO-FLOW: Finish scheduling norm2_Pipeline_L15_L16.
Execute         set_default_model norm2_Pipeline_L15_L16 
Execute         bind -model norm2_Pipeline_L15_L16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 4.878 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L15_L16.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L15_L16.bind.adb -f 
INFO-FLOW: Finish binding norm2_Pipeline_L15_L16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model norm2 
Execute         schedule -model norm2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 4.878 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.sched.adb -f 
INFO-FLOW: Finish scheduling norm2.
Execute         set_default_model norm2 
Execute         bind -model norm2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 4.878 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.bind.adb -f 
INFO-FLOW: Finish binding norm2.
Execute         get_model_list norm2 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 
Execute         rtl_gen_preprocess pow_generic<float> 
Execute         rtl_gen_preprocess norm2_Pipeline_L2_L3 
Execute         rtl_gen_preprocess norm2_Pipeline_L5_L6 
Execute         rtl_gen_preprocess norm2_Pipeline_L8_L9_L10 
Execute         rtl_gen_preprocess norm2_Pipeline_L12_L13 
Execute         rtl_gen_preprocess norm2_Pipeline_L15_L16 
Execute         rtl_gen_preprocess norm2 
INFO-FLOW: Model list for RTL generation: norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 pow_generic<float> norm2_Pipeline_L2_L3 norm2_Pipeline_L5_L6 norm2_Pipeline_L8_L9_L10 norm2_Pipeline_L12_L13 norm2_Pipeline_L15_L16 norm2
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 -top_prefix norm2_ -sub_prefix norm2_ -mg_file /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2' pipeline 'L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2/m_axi_gmem0_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2/m_axi_gmem0_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2/m_axi_gmem0_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2/m_axi_gmem0_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2/m_axi_gmem0_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2/m_axi_gmem0_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2/m_axi_gmem0_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2/m_axi_gmem0_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2/m_axi_gmem0_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2/m_axi_gmem0_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2/m_axi_gmem0_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2/m_axi_gmem0_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_4ns_4ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2'.
Command         create_rtl_model done; 0.39 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.58 seconds; current allocated memory: 4.878 GB.
Execute         source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.rtl_wrap.cfg.tcl 
Execute         gen_rtl norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/norm2/syn/vhdl/norm2_norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 
Execute         gen_rtl norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/norm2/syn/verilog/norm2_norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 
Execute         syn_report -csynth -model norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 -o /primary/HLS/Alex_Net/norm2/syn/report/norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -rtlxml -model norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 -o /primary/HLS/Alex_Net/norm2/syn/report/norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -model norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 -f -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2.adb 
Execute         db_write -model norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 -bindview -o /primary/HLS/Alex_Net/norm2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 -p /primary/HLS/Alex_Net/norm2/.autopilot/db -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pow_generic<float> -top_prefix norm2_ -sub_prefix norm2_ -mg_file /primary/HLS/Alex_Net/norm2/.autopilot/db/pow_generic_float_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'bitselect_1ns_23ns_32s_1_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_12ns_16s_25_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_36s_36_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_18ns_18ns_36_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_23ns_23ns_45_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25ns_6ns_31_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39ns_4ns_43_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_41ns_6ns_47_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43s_25s_67_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_44ns_6ns_50_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_45ns_52_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_19_8_32_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_1_1_0': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_float_s'.
INFO: [RTMG 210-279] Implementing memory 'norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi' using auto ROMs.
Command         create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.78 seconds; current allocated memory: 4.878 GB.
Execute         source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.rtl_wrap.cfg.tcl 
Execute         gen_rtl pow_generic<float> -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/norm2/syn/vhdl/norm2_pow_generic_float_s 
Execute         gen_rtl pow_generic<float> -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/norm2/syn/verilog/norm2_pow_generic_float_s 
Execute         syn_report -csynth -model pow_generic<float> -o /primary/HLS/Alex_Net/norm2/syn/report/pow_generic_float_s_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -rtlxml -model pow_generic<float> -o /primary/HLS/Alex_Net/norm2/syn/report/pow_generic_float_s_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model pow_generic<float> -o /primary/HLS/Alex_Net/norm2/.autopilot/db/pow_generic_float_s.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -model pow_generic<float> -f -o /primary/HLS/Alex_Net/norm2/.autopilot/db/pow_generic_float_s.adb 
Execute         db_write -model pow_generic<float> -bindview -o /primary/HLS/Alex_Net/norm2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pow_generic<float> -p /primary/HLS/Alex_Net/norm2/.autopilot/db -o /primary/HLS/Alex_Net/norm2/.autopilot/db/pow_generic_float_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm2_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model norm2_Pipeline_L2_L3 -top_prefix norm2_ -sub_prefix norm2_ -mg_file /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L2_L3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'norm2_Pipeline_L2_L3' pipeline 'L2_L3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L2_L3/m_axi_gmem0_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L2_L3/m_axi_gmem0_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L2_L3/m_axi_gmem0_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L2_L3/m_axi_gmem0_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L2_L3/m_axi_gmem0_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L2_L3/m_axi_gmem0_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L2_L3/m_axi_gmem0_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L2_L3/m_axi_gmem0_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L2_L3/m_axi_gmem0_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L2_L3/m_axi_gmem0_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L2_L3/m_axi_gmem0_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L2_L3/m_axi_gmem0_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L2_L3/m_axi_gmem0_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_4ns_4ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm2_Pipeline_L2_L3'.
Command         create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 4.878 GB.
Execute         source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.rtl_wrap.cfg.tcl 
Execute         gen_rtl norm2_Pipeline_L2_L3 -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/norm2/syn/vhdl/norm2_norm2_Pipeline_L2_L3 
Execute         gen_rtl norm2_Pipeline_L2_L3 -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/norm2/syn/verilog/norm2_norm2_Pipeline_L2_L3 
Execute         syn_report -csynth -model norm2_Pipeline_L2_L3 -o /primary/HLS/Alex_Net/norm2/syn/report/norm2_Pipeline_L2_L3_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -rtlxml -model norm2_Pipeline_L2_L3 -o /primary/HLS/Alex_Net/norm2/syn/report/norm2_Pipeline_L2_L3_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model norm2_Pipeline_L2_L3 -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L2_L3.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -model norm2_Pipeline_L2_L3 -f -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L2_L3.adb 
Execute         db_write -model norm2_Pipeline_L2_L3 -bindview -o /primary/HLS/Alex_Net/norm2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info norm2_Pipeline_L2_L3 -p /primary/HLS/Alex_Net/norm2/.autopilot/db -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L2_L3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm2_Pipeline_L5_L6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model norm2_Pipeline_L5_L6 -top_prefix norm2_ -sub_prefix norm2_ -mg_file /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L5_L6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'norm2_Pipeline_L5_L6' pipeline 'L5_L6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L5_L6/m_axi_gmem0_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L5_L6/m_axi_gmem0_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L5_L6/m_axi_gmem0_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L5_L6/m_axi_gmem0_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L5_L6/m_axi_gmem0_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L5_L6/m_axi_gmem0_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L5_L6/m_axi_gmem0_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L5_L6/m_axi_gmem0_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L5_L6/m_axi_gmem0_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L5_L6/m_axi_gmem0_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L5_L6/m_axi_gmem0_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L5_L6/m_axi_gmem0_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L5_L6/m_axi_gmem0_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_4ns_4ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm2_Pipeline_L5_L6'.
Command         create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 4.878 GB.
Execute         source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.rtl_wrap.cfg.tcl 
Execute         gen_rtl norm2_Pipeline_L5_L6 -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/norm2/syn/vhdl/norm2_norm2_Pipeline_L5_L6 
Execute         gen_rtl norm2_Pipeline_L5_L6 -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/norm2/syn/verilog/norm2_norm2_Pipeline_L5_L6 
Execute         syn_report -csynth -model norm2_Pipeline_L5_L6 -o /primary/HLS/Alex_Net/norm2/syn/report/norm2_Pipeline_L5_L6_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -rtlxml -model norm2_Pipeline_L5_L6 -o /primary/HLS/Alex_Net/norm2/syn/report/norm2_Pipeline_L5_L6_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model norm2_Pipeline_L5_L6 -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L5_L6.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -model norm2_Pipeline_L5_L6 -f -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L5_L6.adb 
Execute         db_write -model norm2_Pipeline_L5_L6 -bindview -o /primary/HLS/Alex_Net/norm2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info norm2_Pipeline_L5_L6 -p /primary/HLS/Alex_Net/norm2/.autopilot/db -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L5_L6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm2_Pipeline_L8_L9_L10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model norm2_Pipeline_L8_L9_L10 -top_prefix norm2_ -sub_prefix norm2_ -mg_file /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L8_L9_L10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'norm2_Pipeline_L8_L9_L10' pipeline 'L8_L9_L10' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L8_L9_L10/m_axi_gmem0_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L8_L9_L10/m_axi_gmem0_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L8_L9_L10/m_axi_gmem0_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L8_L9_L10/m_axi_gmem0_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L8_L9_L10/m_axi_gmem0_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L8_L9_L10/m_axi_gmem0_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L8_L9_L10/m_axi_gmem0_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L8_L9_L10/m_axi_gmem0_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L8_L9_L10/m_axi_gmem0_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L8_L9_L10/m_axi_gmem0_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L8_L9_L10/m_axi_gmem0_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L8_L9_L10/m_axi_gmem0_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L8_L9_L10/m_axi_gmem0_0_BREADY' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'norm2_Pipeline_L8_L9_L10' is 129023 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_4ns_4ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_505_8_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm2_Pipeline_L8_L9_L10'.
Command         create_rtl_model done; 1.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.26 seconds; current allocated memory: 4.878 GB.
Execute         source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.rtl_wrap.cfg.tcl 
Execute         gen_rtl norm2_Pipeline_L8_L9_L10 -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/norm2/syn/vhdl/norm2_norm2_Pipeline_L8_L9_L10 
Execute         gen_rtl norm2_Pipeline_L8_L9_L10 -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/norm2/syn/verilog/norm2_norm2_Pipeline_L8_L9_L10 
Execute         syn_report -csynth -model norm2_Pipeline_L8_L9_L10 -o /primary/HLS/Alex_Net/norm2/syn/report/norm2_Pipeline_L8_L9_L10_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.15 sec.
Execute         syn_report -rtlxml -model norm2_Pipeline_L8_L9_L10 -o /primary/HLS/Alex_Net/norm2/syn/report/norm2_Pipeline_L8_L9_L10_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model norm2_Pipeline_L8_L9_L10 -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L8_L9_L10.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.16 sec.
Execute         db_write -model norm2_Pipeline_L8_L9_L10 -f -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L8_L9_L10.adb 
Command         db_write done; 0.14 sec.
Execute         db_write -model norm2_Pipeline_L8_L9_L10 -bindview -o /primary/HLS/Alex_Net/norm2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info norm2_Pipeline_L8_L9_L10 -p /primary/HLS/Alex_Net/norm2/.autopilot/db -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L8_L9_L10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm2_Pipeline_L12_L13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model norm2_Pipeline_L12_L13 -top_prefix norm2_ -sub_prefix norm2_ -mg_file /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L12_L13.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'norm2_Pipeline_L12_L13' pipeline 'L12_L13' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L12_L13/m_axi_gmem0_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L12_L13/m_axi_gmem0_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L12_L13/m_axi_gmem0_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L12_L13/m_axi_gmem0_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L12_L13/m_axi_gmem0_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L12_L13/m_axi_gmem0_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L12_L13/m_axi_gmem0_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L12_L13/m_axi_gmem0_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L12_L13/m_axi_gmem0_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L12_L13/m_axi_gmem0_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L12_L13/m_axi_gmem0_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L12_L13/m_axi_gmem0_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L12_L13/m_axi_gmem0_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_4ns_4ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm2_Pipeline_L12_L13'.
Command         create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.09 seconds; current allocated memory: 4.878 GB.
Execute         source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.rtl_wrap.cfg.tcl 
Execute         gen_rtl norm2_Pipeline_L12_L13 -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/norm2/syn/vhdl/norm2_norm2_Pipeline_L12_L13 
Execute         gen_rtl norm2_Pipeline_L12_L13 -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/norm2/syn/verilog/norm2_norm2_Pipeline_L12_L13 
Execute         syn_report -csynth -model norm2_Pipeline_L12_L13 -o /primary/HLS/Alex_Net/norm2/syn/report/norm2_Pipeline_L12_L13_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -rtlxml -model norm2_Pipeline_L12_L13 -o /primary/HLS/Alex_Net/norm2/syn/report/norm2_Pipeline_L12_L13_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model norm2_Pipeline_L12_L13 -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L12_L13.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -model norm2_Pipeline_L12_L13 -f -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L12_L13.adb 
Execute         db_write -model norm2_Pipeline_L12_L13 -bindview -o /primary/HLS/Alex_Net/norm2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info norm2_Pipeline_L12_L13 -p /primary/HLS/Alex_Net/norm2/.autopilot/db -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L12_L13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm2_Pipeline_L15_L16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model norm2_Pipeline_L15_L16 -top_prefix norm2_ -sub_prefix norm2_ -mg_file /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L15_L16.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'norm2_Pipeline_L15_L16' pipeline 'L15_L16' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L15_L16/m_axi_gmem0_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L15_L16/m_axi_gmem0_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L15_L16/m_axi_gmem0_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L15_L16/m_axi_gmem0_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L15_L16/m_axi_gmem0_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L15_L16/m_axi_gmem0_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L15_L16/m_axi_gmem0_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L15_L16/m_axi_gmem0_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L15_L16/m_axi_gmem0_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L15_L16/m_axi_gmem0_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L15_L16/m_axi_gmem0_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L15_L16/m_axi_gmem0_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2_Pipeline_L15_L16/m_axi_gmem0_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_4ns_4ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm2_Pipeline_L15_L16'.
Command         create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 4.878 GB.
Execute         source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.rtl_wrap.cfg.tcl 
Execute         gen_rtl norm2_Pipeline_L15_L16 -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/norm2/syn/vhdl/norm2_norm2_Pipeline_L15_L16 
Execute         gen_rtl norm2_Pipeline_L15_L16 -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/norm2/syn/verilog/norm2_norm2_Pipeline_L15_L16 
Execute         syn_report -csynth -model norm2_Pipeline_L15_L16 -o /primary/HLS/Alex_Net/norm2/syn/report/norm2_Pipeline_L15_L16_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -rtlxml -model norm2_Pipeline_L15_L16 -o /primary/HLS/Alex_Net/norm2/syn/report/norm2_Pipeline_L15_L16_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model norm2_Pipeline_L15_L16 -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L15_L16.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -model norm2_Pipeline_L15_L16 -f -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L15_L16.adb 
Execute         db_write -model norm2_Pipeline_L15_L16 -bindview -o /primary/HLS/Alex_Net/norm2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info norm2_Pipeline_L15_L16 -p /primary/HLS/Alex_Net/norm2/.autopilot/db -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L15_L16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model norm2 -top_prefix  -sub_prefix norm2_ -mg_file /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'norm2/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'norm2/inp_img' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'norm2/out_img' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'norm2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'inp_img', 'out_img' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'norm2' is 9375 from HDL expression: (1'b1 == ap_CS_fsm_state28)
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm2'.
INFO: [RTMG 210-278] Implementing memory 'norm2_inp_image_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.37 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 4.878 GB.
Execute         source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.rtl_wrap.cfg.tcl 
Execute         gen_rtl norm2 -istop -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/norm2/syn/vhdl/norm2 
Execute         gen_rtl norm2 -istop -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/norm2/syn/verilog/norm2 
Execute         syn_report -csynth -model norm2 -o /primary/HLS/Alex_Net/norm2/syn/report/norm2_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -rtlxml -model norm2 -o /primary/HLS/Alex_Net/norm2/syn/report/norm2_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model norm2 -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.2 sec.
Execute         db_write -model norm2 -f -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.adb 
Execute         db_write -model norm2 -bindview -o /primary/HLS/Alex_Net/norm2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info norm2 -p /primary/HLS/Alex_Net/norm2/.autopilot/db -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2 
Execute         export_constraint_db -f -tool general -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.constraint.tcl 
Execute         syn_report -designview -model norm2 -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.design.xml 
Command         syn_report done; 0.25 sec.
Execute         syn_report -csynthDesign -model norm2 -o /primary/HLS/Alex_Net/norm2/syn/report/csynth.rpt -MHOut /primary/HLS/Alex_Net/norm2/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -wcfg -model norm2 -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model norm2 -o /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.protoinst 
Execute         sc_get_clocks norm2 
Execute         sc_get_portdomain norm2 
INFO-FLOW: Model list for RTL component generation: norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 pow_generic<float> norm2_Pipeline_L2_L3 norm2_Pipeline_L5_L6 norm2_Pipeline_L8_L9_L10 norm2_Pipeline_L12_L13 norm2_Pipeline_L15_L16 norm2
INFO-FLOW: Handling components in module [norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2] ... 
Execute         source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2.compgen.tcl 
INFO-FLOW: Found component norm2_mac_muladd_4ns_4ns_4ns_8_4_1.
INFO-FLOW: Append model norm2_mac_muladd_4ns_4ns_4ns_8_4_1
INFO-FLOW: Found component norm2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model norm2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pow_generic_float_s] ... 
Execute         source /primary/HLS/Alex_Net/norm2/.autopilot/db/pow_generic_float_s.compgen.tcl 
INFO-FLOW: Found component norm2_mul_9s_45ns_52_1_0.
INFO-FLOW: Append model norm2_mul_9s_45ns_52_1_0
INFO-FLOW: Found component norm2_mul_10s_36s_36_1_0.
INFO-FLOW: Append model norm2_mul_10s_36s_36_1_0
INFO-FLOW: Found component norm2_mul_23ns_23ns_45_1_0.
INFO-FLOW: Append model norm2_mul_23ns_23ns_45_1_0
INFO-FLOW: Found component norm2_mul_41ns_6ns_47_1_0.
INFO-FLOW: Append model norm2_mul_41ns_6ns_47_1_0
INFO-FLOW: Found component norm2_mul_43s_25s_67_1_0.
INFO-FLOW: Append model norm2_mul_43s_25s_67_1_0
INFO-FLOW: Found component norm2_mul_44ns_6ns_50_1_0.
INFO-FLOW: Append model norm2_mul_44ns_6ns_50_1_0
INFO-FLOW: Found component norm2_mul_25ns_6ns_31_1_0.
INFO-FLOW: Append model norm2_mul_25ns_6ns_31_1_0
INFO-FLOW: Found component norm2_mul_39ns_4ns_43_1_0.
INFO-FLOW: Append model norm2_mul_39ns_4ns_43_1_0
INFO-FLOW: Found component norm2_sparsemux_7_2_1_1_0.
INFO-FLOW: Append model norm2_sparsemux_7_2_1_1_0
INFO-FLOW: Found component norm2_bitselect_1ns_23ns_32s_1_1_0.
INFO-FLOW: Append model norm2_bitselect_1ns_23ns_32s_1_1_0
INFO-FLOW: Found component norm2_mul_18ns_18ns_36_1_0.
INFO-FLOW: Append model norm2_mul_18ns_18ns_36_1_0
INFO-FLOW: Found component norm2_sparsemux_19_8_32_1_0.
INFO-FLOW: Append model norm2_sparsemux_19_8_32_1_0
INFO-FLOW: Found component norm2_mac_muladd_13s_12ns_16s_25_4_0.
INFO-FLOW: Append model norm2_mac_muladd_13s_12ns_16s_25_4_0
INFO-FLOW: Found component norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb.
INFO-FLOW: Append model norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb
INFO-FLOW: Found component norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud.
INFO-FLOW: Append model norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud
INFO-FLOW: Found component norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe.
INFO-FLOW: Append model norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe
INFO-FLOW: Found component norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg.
INFO-FLOW: Append model norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg
INFO-FLOW: Found component norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi.
INFO-FLOW: Append model norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi
INFO-FLOW: Found component norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j.
INFO-FLOW: Append model norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j
INFO-FLOW: Found component norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi.
INFO-FLOW: Append model norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi
INFO-FLOW: Handling components in module [norm2_Pipeline_L2_L3] ... 
Execute         source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L2_L3.compgen.tcl 
INFO-FLOW: Found component norm2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model norm2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [norm2_Pipeline_L5_L6] ... 
Execute         source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L5_L6.compgen.tcl 
INFO-FLOW: Found component norm2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model norm2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [norm2_Pipeline_L8_L9_L10] ... 
Execute         source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L8_L9_L10.compgen.tcl 
INFO-FLOW: Found component norm2_sparsemux_505_8_32_1_1.
INFO-FLOW: Append model norm2_sparsemux_505_8_32_1_1
INFO-FLOW: Found component norm2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model norm2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [norm2_Pipeline_L12_L13] ... 
Execute         source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L12_L13.compgen.tcl 
INFO-FLOW: Found component norm2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model norm2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [norm2_Pipeline_L15_L16] ... 
Execute         source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L15_L16.compgen.tcl 
INFO-FLOW: Found component norm2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model norm2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [norm2] ... 
Execute         source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.compgen.tcl 
INFO-FLOW: Found component norm2_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model norm2_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component norm2_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model norm2_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component norm2_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model norm2_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component norm2_fdiv_32ns_32ns_32_9_no_dsp_1.
INFO-FLOW: Append model norm2_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: Found component norm2_fptrunc_64ns_32_2_no_dsp_1.
INFO-FLOW: Append model norm2_fptrunc_64ns_32_2_no_dsp_1
INFO-FLOW: Found component norm2_fpext_32ns_64_2_no_dsp_1.
INFO-FLOW: Append model norm2_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: Found component norm2_dadd_64ns_64ns_64_5_full_dsp_1.
INFO-FLOW: Append model norm2_dadd_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: Found component norm2_dmul_64ns_64ns_64_5_max_dsp_1.
INFO-FLOW: Append model norm2_dmul_64ns_64ns_64_5_max_dsp_1
INFO-FLOW: Found component norm2_inp_image_RAM_AUTO_1R1W.
INFO-FLOW: Append model norm2_inp_image_RAM_AUTO_1R1W
INFO-FLOW: Found component norm2_gmem0_m_axi.
INFO-FLOW: Append model norm2_gmem0_m_axi
INFO-FLOW: Found component norm2_control_s_axi.
INFO-FLOW: Append model norm2_control_s_axi
INFO-FLOW: Append model norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2
INFO-FLOW: Append model pow_generic_float_s
INFO-FLOW: Append model norm2_Pipeline_L2_L3
INFO-FLOW: Append model norm2_Pipeline_L5_L6
INFO-FLOW: Append model norm2_Pipeline_L8_L9_L10
INFO-FLOW: Append model norm2_Pipeline_L12_L13
INFO-FLOW: Append model norm2_Pipeline_L15_L16
INFO-FLOW: Append model norm2
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: norm2_mac_muladd_4ns_4ns_4ns_8_4_1 norm2_flow_control_loop_pipe_sequential_init norm2_mul_9s_45ns_52_1_0 norm2_mul_10s_36s_36_1_0 norm2_mul_23ns_23ns_45_1_0 norm2_mul_41ns_6ns_47_1_0 norm2_mul_43s_25s_67_1_0 norm2_mul_44ns_6ns_50_1_0 norm2_mul_25ns_6ns_31_1_0 norm2_mul_39ns_4ns_43_1_0 norm2_sparsemux_7_2_1_1_0 norm2_bitselect_1ns_23ns_32s_1_1_0 norm2_mul_18ns_18ns_36_1_0 norm2_sparsemux_19_8_32_1_0 norm2_mac_muladd_13s_12ns_16s_25_4_0 norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi norm2_flow_control_loop_pipe_sequential_init norm2_flow_control_loop_pipe_sequential_init norm2_sparsemux_505_8_32_1_1 norm2_flow_control_loop_pipe_sequential_init norm2_flow_control_loop_pipe_sequential_init norm2_flow_control_loop_pipe_sequential_init norm2_fadd_32ns_32ns_32_4_full_dsp_1 norm2_fadd_32ns_32ns_32_4_full_dsp_1 norm2_fadd_32ns_32ns_32_4_full_dsp_1 norm2_fdiv_32ns_32ns_32_9_no_dsp_1 norm2_fptrunc_64ns_32_2_no_dsp_1 norm2_fpext_32ns_64_2_no_dsp_1 norm2_dadd_64ns_64ns_64_5_full_dsp_1 norm2_dmul_64ns_64ns_64_5_max_dsp_1 norm2_inp_image_RAM_AUTO_1R1W norm2_gmem0_m_axi norm2_control_s_axi norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 pow_generic_float_s norm2_Pipeline_L2_L3 norm2_Pipeline_L5_L6 norm2_Pipeline_L8_L9_L10 norm2_Pipeline_L12_L13 norm2_Pipeline_L15_L16 norm2
INFO-FLOW: Generating /primary/HLS/Alex_Net/norm2/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model norm2_mac_muladd_4ns_4ns_4ns_8_4_1
INFO-FLOW: To file: write model norm2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model norm2_mul_9s_45ns_52_1_0
INFO-FLOW: To file: write model norm2_mul_10s_36s_36_1_0
INFO-FLOW: To file: write model norm2_mul_23ns_23ns_45_1_0
INFO-FLOW: To file: write model norm2_mul_41ns_6ns_47_1_0
INFO-FLOW: To file: write model norm2_mul_43s_25s_67_1_0
INFO-FLOW: To file: write model norm2_mul_44ns_6ns_50_1_0
INFO-FLOW: To file: write model norm2_mul_25ns_6ns_31_1_0
INFO-FLOW: To file: write model norm2_mul_39ns_4ns_43_1_0
INFO-FLOW: To file: write model norm2_sparsemux_7_2_1_1_0
INFO-FLOW: To file: write model norm2_bitselect_1ns_23ns_32s_1_1_0
INFO-FLOW: To file: write model norm2_mul_18ns_18ns_36_1_0
INFO-FLOW: To file: write model norm2_sparsemux_19_8_32_1_0
INFO-FLOW: To file: write model norm2_mac_muladd_13s_12ns_16s_25_4_0
INFO-FLOW: To file: write model norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb
INFO-FLOW: To file: write model norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud
INFO-FLOW: To file: write model norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe
INFO-FLOW: To file: write model norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg
INFO-FLOW: To file: write model norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi
INFO-FLOW: To file: write model norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j
INFO-FLOW: To file: write model norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi
INFO-FLOW: To file: write model norm2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model norm2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model norm2_sparsemux_505_8_32_1_1
INFO-FLOW: To file: write model norm2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model norm2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model norm2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model norm2_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model norm2_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model norm2_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model norm2_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: To file: write model norm2_fptrunc_64ns_32_2_no_dsp_1
INFO-FLOW: To file: write model norm2_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: To file: write model norm2_dadd_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: To file: write model norm2_dmul_64ns_64ns_64_5_max_dsp_1
INFO-FLOW: To file: write model norm2_inp_image_RAM_AUTO_1R1W
INFO-FLOW: To file: write model norm2_gmem0_m_axi
INFO-FLOW: To file: write model norm2_control_s_axi
INFO-FLOW: To file: write model norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2
INFO-FLOW: To file: write model pow_generic_float_s
INFO-FLOW: To file: write model norm2_Pipeline_L2_L3
INFO-FLOW: To file: write model norm2_Pipeline_L5_L6
INFO-FLOW: To file: write model norm2_Pipeline_L8_L9_L10
INFO-FLOW: To file: write model norm2_Pipeline_L12_L13
INFO-FLOW: To file: write model norm2_Pipeline_L15_L16
INFO-FLOW: To file: write model norm2
INFO-FLOW: Generating /primary/HLS/Alex_Net/norm2/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /primary/HLS/Alex_Net/norm2/.autopilot/db/global.setting.tcl
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute         source /primary/HLS/Alex_Net/norm2/.autopilot/db/global.setting.tcl 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.11 sec.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='1' gen_for_export='1' dstSCDir='' dstVhdlDir='/primary/HLS/Alex_Net/norm2/.autopilot/db/vhdl' dstVlogDir='/primary/HLS/Alex_Net/norm2/.autopilot/db/vlog' tclDir='/primary/HLS/Alex_Net/norm2/.autopilot/db' modelList='norm2_mac_muladd_4ns_4ns_4ns_8_4_1
norm2_flow_control_loop_pipe_sequential_init
norm2_mul_9s_45ns_52_1_0
norm2_mul_10s_36s_36_1_0
norm2_mul_23ns_23ns_45_1_0
norm2_mul_41ns_6ns_47_1_0
norm2_mul_43s_25s_67_1_0
norm2_mul_44ns_6ns_50_1_0
norm2_mul_25ns_6ns_31_1_0
norm2_mul_39ns_4ns_43_1_0
norm2_sparsemux_7_2_1_1_0
norm2_bitselect_1ns_23ns_32s_1_1_0
norm2_mul_18ns_18ns_36_1_0
norm2_sparsemux_19_8_32_1_0
norm2_mac_muladd_13s_12ns_16s_25_4_0
norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb
norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud
norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe
norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg
norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi
norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j
norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi
norm2_flow_control_loop_pipe_sequential_init
norm2_flow_control_loop_pipe_sequential_init
norm2_sparsemux_505_8_32_1_1
norm2_flow_control_loop_pipe_sequential_init
norm2_flow_control_loop_pipe_sequential_init
norm2_flow_control_loop_pipe_sequential_init
norm2_fadd_32ns_32ns_32_4_full_dsp_1
norm2_fadd_32ns_32ns_32_4_full_dsp_1
norm2_fadd_32ns_32ns_32_4_full_dsp_1
norm2_fdiv_32ns_32ns_32_9_no_dsp_1
norm2_fptrunc_64ns_32_2_no_dsp_1
norm2_fpext_32ns_64_2_no_dsp_1
norm2_dadd_64ns_64ns_64_5_full_dsp_1
norm2_dmul_64ns_64ns_64_5_max_dsp_1
norm2_inp_image_RAM_AUTO_1R1W
norm2_gmem0_m_axi
norm2_control_s_axi
norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2
pow_generic_float_s
norm2_Pipeline_L2_L3
norm2_Pipeline_L5_L6
norm2_Pipeline_L8_L9_L10
norm2_Pipeline_L12_L13
norm2_Pipeline_L15_L16
norm2
' expOnly='0'
Execute         source /primary/HLS/Alex_Net/norm2/.autopilot/db/global.setting.tcl 
Execute         source /primary/HLS/Alex_Net/norm2/.autopilot/db/global.setting.tcl 
Execute         source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2.compgen.tcl 
Execute         source /primary/HLS/Alex_Net/norm2/.autopilot/db/pow_generic_float_s.compgen.tcl 
Execute         source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L2_L3.compgen.tcl 
Execute         source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L5_L6.compgen.tcl 
Execute         source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L8_L9_L10.compgen.tcl 
Execute         source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L12_L13.compgen.tcl 
Execute         source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L15_L16.compgen.tcl 
Execute         source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.compgen.tcl 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute           source ./control.slave.tcl 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Command         ap_source done; 0.22 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.23 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.3 seconds; current allocated memory: 4.878 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='norm2_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/primary/HLS/Alex_Net/norm2/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='norm2_mac_muladd_4ns_4ns_4ns_8_4_1
norm2_flow_control_loop_pipe_sequential_init
norm2_mul_9s_45ns_52_1_0
norm2_mul_10s_36s_36_1_0
norm2_mul_23ns_23ns_45_1_0
norm2_mul_41ns_6ns_47_1_0
norm2_mul_43s_25s_67_1_0
norm2_mul_44ns_6ns_50_1_0
norm2_mul_25ns_6ns_31_1_0
norm2_mul_39ns_4ns_43_1_0
norm2_sparsemux_7_2_1_1_0
norm2_bitselect_1ns_23ns_32s_1_1_0
norm2_mul_18ns_18ns_36_1_0
norm2_sparsemux_19_8_32_1_0
norm2_mac_muladd_13s_12ns_16s_25_4_0
norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb
norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud
norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe
norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg
norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi
norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j
norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi
norm2_flow_control_loop_pipe_sequential_init
norm2_flow_control_loop_pipe_sequential_init
norm2_sparsemux_505_8_32_1_1
norm2_flow_control_loop_pipe_sequential_init
norm2_flow_control_loop_pipe_sequential_init
norm2_flow_control_loop_pipe_sequential_init
norm2_fadd_32ns_32ns_32_4_full_dsp_1
norm2_fadd_32ns_32ns_32_4_full_dsp_1
norm2_fadd_32ns_32ns_32_4_full_dsp_1
norm2_fdiv_32ns_32ns_32_9_no_dsp_1
norm2_fptrunc_64ns_32_2_no_dsp_1
norm2_fpext_32ns_64_2_no_dsp_1
norm2_dadd_64ns_64ns_64_5_full_dsp_1
norm2_dmul_64ns_64ns_64_5_max_dsp_1
norm2_inp_image_RAM_AUTO_1R1W
norm2_gmem0_m_axi
norm2_control_s_axi
norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2
pow_generic_float_s
norm2_Pipeline_L2_L3
norm2_Pipeline_L5_L6
norm2_Pipeline_L8_L9_L10
norm2_Pipeline_L12_L13
norm2_Pipeline_L15_L16
norm2
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /primary/HLS/Alex_Net/norm2/.autopilot/db/global.setting.tcl 
Execute         source /primary/HLS/Alex_Net/norm2/.autopilot/db/global.setting.tcl 
Execute         source /primary/HLS/Alex_Net/norm2/.autopilot/db/top-io-be.tcl 
Execute         source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.compgen.dataonly.tcl 
Execute         source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.compgen.dataonly.tcl 
Execute         source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.rtl_wrap.cfg.tcl 
Execute         source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.compgen.dataonly.tcl 
Execute         source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/norm2/.autopilot/db/pow_generic_float_s.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L2_L3.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L5_L6.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L8_L9_L10.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L12_L13.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L15_L16.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/norm2/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute         source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.constraint.tcl 
Execute         sc_get_clocks norm2 
Execute         source /primary/HLS/Alex_Net/norm2/.autopilot/db/global.setting.tcl 
Execute         source /primary/HLS/Alex_Net/norm2/impl/misc/norm2_dadd_64ns_64ns_64_5_full_dsp_1_ip.tcl 
Execute         source /primary/HLS/Alex_Net/norm2/impl/misc/norm2_dmul_64ns_64ns_64_5_max_dsp_1_ip.tcl 
Execute         source /primary/HLS/Alex_Net/norm2/impl/misc/norm2_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute         source /primary/HLS/Alex_Net/norm2/impl/misc/norm2_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl 
Execute         source /primary/HLS/Alex_Net/norm2/impl/misc/norm2_fpext_32ns_64_2_no_dsp_1_ip.tcl 
Execute         source /primary/HLS/Alex_Net/norm2/impl/misc/norm2_fptrunc_64ns_32_2_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST norm2 MODULE2INSTS {norm2 norm2 norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 grp_norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_1181 norm2_Pipeline_L2_L3 grp_norm2_Pipeline_L2_L3_fu_1444 pow_generic_float_s {grp_pow_generic_float_s_fu_153 grp_pow_generic_float_s_fu_175 grp_pow_generic_float_s_fu_197 grp_pow_generic_float_s_fu_219 grp_pow_generic_float_s_fu_168 grp_pow_generic_float_s_fu_190 grp_pow_generic_float_s_fu_212 grp_pow_generic_float_s_fu_234 grp_pow_generic_float_s_fu_256 grp_pow_generic_float_s_fu_4468 grp_pow_generic_float_s_fu_4489 grp_pow_generic_float_s_fu_4510 grp_pow_generic_float_s_fu_4531 grp_pow_generic_float_s_fu_4552 grp_pow_generic_float_s_fu_4573 grp_pow_generic_float_s_fu_168 grp_pow_generic_float_s_fu_190 grp_pow_generic_float_s_fu_212 grp_pow_generic_float_s_fu_234 grp_pow_generic_float_s_fu_256 grp_pow_generic_float_s_fu_153 grp_pow_generic_float_s_fu_175 grp_pow_generic_float_s_fu_197 grp_pow_generic_float_s_fu_219} norm2_Pipeline_L5_L6 grp_norm2_Pipeline_L5_L6_fu_1468 norm2_Pipeline_L8_L9_L10 grp_norm2_Pipeline_L8_L9_L10_fu_1493 norm2_Pipeline_L12_L13 grp_norm2_Pipeline_L12_L13_fu_1770 norm2_Pipeline_L15_L16 grp_norm2_Pipeline_L15_L16_fu_1795} INST2MODULE {norm2 norm2 grp_norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_1181 norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 grp_norm2_Pipeline_L2_L3_fu_1444 norm2_Pipeline_L2_L3 grp_pow_generic_float_s_fu_153 pow_generic_float_s grp_pow_generic_float_s_fu_175 pow_generic_float_s grp_pow_generic_float_s_fu_197 pow_generic_float_s grp_pow_generic_float_s_fu_219 pow_generic_float_s grp_norm2_Pipeline_L5_L6_fu_1468 norm2_Pipeline_L5_L6 grp_pow_generic_float_s_fu_168 pow_generic_float_s grp_pow_generic_float_s_fu_190 pow_generic_float_s grp_pow_generic_float_s_fu_212 pow_generic_float_s grp_pow_generic_float_s_fu_234 pow_generic_float_s grp_pow_generic_float_s_fu_256 pow_generic_float_s grp_norm2_Pipeline_L8_L9_L10_fu_1493 norm2_Pipeline_L8_L9_L10 grp_pow_generic_float_s_fu_4468 pow_generic_float_s grp_pow_generic_float_s_fu_4489 pow_generic_float_s grp_pow_generic_float_s_fu_4510 pow_generic_float_s grp_pow_generic_float_s_fu_4531 pow_generic_float_s grp_pow_generic_float_s_fu_4552 pow_generic_float_s grp_pow_generic_float_s_fu_4573 pow_generic_float_s grp_norm2_Pipeline_L12_L13_fu_1770 norm2_Pipeline_L12_L13 grp_norm2_Pipeline_L15_L16_fu_1795 norm2_Pipeline_L15_L16} INSTDATA {norm2 {DEPTH 1 CHILDREN {grp_norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_1181 grp_norm2_Pipeline_L2_L3_fu_1444 grp_norm2_Pipeline_L5_L6_fu_1468 grp_norm2_Pipeline_L8_L9_L10_fu_1493 grp_norm2_Pipeline_L12_L13_fu_1770 grp_norm2_Pipeline_L15_L16_fu_1795}} grp_norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_1181 {DEPTH 2 CHILDREN {}} grp_norm2_Pipeline_L2_L3_fu_1444 {DEPTH 2 CHILDREN {grp_pow_generic_float_s_fu_153 grp_pow_generic_float_s_fu_175 grp_pow_generic_float_s_fu_197 grp_pow_generic_float_s_fu_219}} grp_pow_generic_float_s_fu_153 {DEPTH 3 CHILDREN {}} grp_pow_generic_float_s_fu_175 {DEPTH 3 CHILDREN {}} grp_pow_generic_float_s_fu_197 {DEPTH 3 CHILDREN {}} grp_pow_generic_float_s_fu_219 {DEPTH 3 CHILDREN {}} grp_norm2_Pipeline_L5_L6_fu_1468 {DEPTH 2 CHILDREN {grp_pow_generic_float_s_fu_168 grp_pow_generic_float_s_fu_190 grp_pow_generic_float_s_fu_212 grp_pow_generic_float_s_fu_234 grp_pow_generic_float_s_fu_256}} grp_pow_generic_float_s_fu_168 {DEPTH 3 CHILDREN {}} grp_pow_generic_float_s_fu_190 {DEPTH 3 CHILDREN {}} grp_pow_generic_float_s_fu_212 {DEPTH 3 CHILDREN {}} grp_pow_generic_float_s_fu_234 {DEPTH 3 CHILDREN {}} grp_pow_generic_float_s_fu_256 {DEPTH 3 CHILDREN {}} grp_norm2_Pipeline_L8_L9_L10_fu_1493 {DEPTH 2 CHILDREN {grp_pow_generic_float_s_fu_4468 grp_pow_generic_float_s_fu_4489 grp_pow_generic_float_s_fu_4510 grp_pow_generic_float_s_fu_4531 grp_pow_generic_float_s_fu_4552 grp_pow_generic_float_s_fu_4573}} grp_pow_generic_float_s_fu_4468 {DEPTH 3 CHILDREN {}} grp_pow_generic_float_s_fu_4489 {DEPTH 3 CHILDREN {}} grp_pow_generic_float_s_fu_4510 {DEPTH 3 CHILDREN {}} grp_pow_generic_float_s_fu_4531 {DEPTH 3 CHILDREN {}} grp_pow_generic_float_s_fu_4552 {DEPTH 3 CHILDREN {}} grp_pow_generic_float_s_fu_4573 {DEPTH 3 CHILDREN {}} grp_norm2_Pipeline_L12_L13_fu_1770 {DEPTH 2 CHILDREN {grp_pow_generic_float_s_fu_168 grp_pow_generic_float_s_fu_190 grp_pow_generic_float_s_fu_212 grp_pow_generic_float_s_fu_234 grp_pow_generic_float_s_fu_256}} grp_norm2_Pipeline_L15_L16_fu_1795 {DEPTH 2 CHILDREN {grp_pow_generic_float_s_fu_153 grp_pow_generic_float_s_fu_175 grp_pow_generic_float_s_fu_197 grp_pow_generic_float_s_fu_219}}} MODULEDATA {norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln49_fu_4474_p2 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49 VARIABLE icmp_ln49 LOOP L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_1_fu_4480_p2 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49 VARIABLE add_ln49_1 LOOP L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_4495_p2 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49 VARIABLE add_ln49 LOOP L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln50_fu_4501_p2 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:50 VARIABLE icmp_ln50 LOOP L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln49_fu_4507_p3 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49 VARIABLE select_ln49 LOOP L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln49_fu_4515_p2 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49 VARIABLE xor_ln49 LOOP L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln51_fu_4521_p2 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:51 VARIABLE icmp_ln51 LOOP L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln49_fu_4527_p2 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49 VARIABLE and_ln49 LOOP L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln49_1_fu_4533_p3 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49 VARIABLE select_ln49_1 LOOP L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_4541_p2 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:50 VARIABLE add_ln50 LOOP L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_fu_4547_p2 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49 VARIABLE empty LOOP L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_mid2_fu_4553_p3 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49 VARIABLE m_mid2 LOOP L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln50_fu_4561_p3 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:50 VARIABLE select_ln50 LOOP L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_4ns_4ns_8_4_1_U1 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:53 VARIABLE mul_ln53 LOOP L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_4ns_4ns_8_4_1_U1 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:53 VARIABLE add_ln53 LOOP L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_4577_p2 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:51 VARIABLE add_ln51 LOOP L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_1_fu_4583_p2 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:50 VARIABLE add_ln50_1 LOOP L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln50_1_fu_4589_p3 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:50 VARIABLE select_ln50_1 LOOP L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 1 BRAM 0 URAM 0}} pow_generic_float_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME b_exp_fu_924_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317 VARIABLE b_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_exp_fu_934_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317 VARIABLE m_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME y_is_0_fu_940_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:334 VARIABLE y_is_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln340_fu_946_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:340 VARIABLE icmp_ln340 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln340_1_fu_487_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:340 VARIABLE icmp_ln340_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME x_is_1_fu_952_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:340 VARIABLE x_is_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln341_fu_957_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:341 VARIABLE xor_ln341 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME x_is_p1_fu_962_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:341 VARIABLE x_is_p1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME x_is_n1_fu_968_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:342 VARIABLE x_is_n1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln18_fu_973_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18 VARIABLE icmp_ln18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln18_1_fu_979_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18 VARIABLE icmp_ln18_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME y_is_inf_fu_985_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18 VARIABLE y_is_inf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln18_2_fu_991_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18 VARIABLE icmp_ln18_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME y_is_NaN_fu_997_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18 VARIABLE y_is_NaN LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln18_3_fu_1003_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18 VARIABLE icmp_ln18_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln18_4_fu_492_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18 VARIABLE icmp_ln18_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME x_is_NaN_fu_1008_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18 VARIABLE x_is_NaN LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME x_is_0_fu_1013_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:350 VARIABLE x_is_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME x_is_inf_fu_1018_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18 VARIABLE x_is_inf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln357_fu_1023_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:357 VARIABLE or_ln357 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln357_fu_1029_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:357 VARIABLE xor_ln357 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME x_is_neg_fu_1035_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:357 VARIABLE x_is_neg LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln372_fu_1040_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:372 VARIABLE icmp_ln372 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln373_fu_1064_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373 VARIABLE add_ln373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln373_fu_1074_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373 VARIABLE lshr_ln373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln373_1_fu_1080_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373 VARIABLE and_ln373_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME y_is_int_fu_1112_p4 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373 VARIABLE icmp_ln373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln373_fu_1092_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373 VARIABLE or_ln373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln373_fu_1098_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373 VARIABLE xor_ln373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_1_1_0_U269 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373 VARIABLE y_is_int LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln378_fu_1132_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:378 VARIABLE and_ln378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln378_fu_1138_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:378 VARIABLE or_ln378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln378_1_fu_1144_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:378 VARIABLE or_ln378_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln386_fu_1150_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386 VARIABLE or_ln386 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln386_fu_1156_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386 VARIABLE xor_ln386 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln386_fu_1162_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386 VARIABLE and_ln386 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln386_1_fu_1168_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386 VARIABLE or_ln386_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln386_2_fu_1174_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386 VARIABLE or_ln386_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME y_is_pos_fu_1180_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:413 VARIABLE y_is_pos LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME y_is_pinf_fu_1186_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:413 VARIABLE y_is_pinf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME y_is_ninf_fu_1192_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:414 VARIABLE y_is_ninf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME x_abs_greater_1_fu_1206_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:416 VARIABLE x_abs_greater_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln421_fu_1212_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:421 VARIABLE icmp_ln421 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln422_fu_1218_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:422 VARIABLE icmp_ln422 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln422_1_fu_1224_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:422 VARIABLE icmp_ln422_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln422_fu_1230_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:422 VARIABLE sub_ln422 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE bitselect PRAGMA {} RTLNAME bitselect_1ns_23ns_32s_1_1_0_U270 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:422 VARIABLE y_is_odd LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op bitselect} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln421_fu_1248_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:421 VARIABLE xor_ln421 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln422_fu_1254_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:422 VARIABLE and_ln422 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln422_1_fu_1260_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:422 VARIABLE and_ln422_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_1_1_0_U271 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:422 VARIABLE y_is_odd_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME r_sign_fu_1294_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:424 VARIABLE r_sign LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln431_fu_1300_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431 VARIABLE and_ln431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln431_1_fu_1306_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431 VARIABLE and_ln431_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln431_2_fu_1312_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431 VARIABLE and_ln431_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln431_3_fu_1318_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431 VARIABLE and_ln431_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln431_fu_1324_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431 VARIABLE or_ln431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln431_1_fu_1330_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431 VARIABLE or_ln431_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln431_2_fu_1336_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431 VARIABLE or_ln431_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln431_fu_1986_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431 VARIABLE xor_ln431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln438_fu_1342_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438 VARIABLE and_ln438 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln438_1_fu_1348_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438 VARIABLE and_ln438_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln438_2_fu_1354_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438 VARIABLE and_ln438_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln438_3_fu_1360_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438 VARIABLE and_ln438_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln438_fu_1366_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438 VARIABLE or_ln438 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln438_1_fu_1372_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438 VARIABLE or_ln438_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln438_2_fu_1378_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438 VARIABLE or_ln438_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln438_fu_1991_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438 VARIABLE xor_ln438 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME b_exp_1_fu_1384_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:486 VARIABLE b_exp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME b_frac_2_fu_517_p3 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:484 VARIABLE b_frac_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME b_exp_2_fu_1390_p3 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:484 VARIABLE b_exp_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_45ns_52_1_0_U261 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:494 VARIABLE Elog2 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25ns_6ns_31_1_0_U267 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:508 VARIABLE b_frac1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln42_fu_608_p3 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:42 VARIABLE select_ln42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39ns_4ns_43_1_0_U268 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:44 VARIABLE mul_ln44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_41ns_6ns_47_1_0_U264 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:44 VARIABLE mul_ln44_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_44ns_6ns_50_1_0_U266 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:44 VARIABLE mul_ln44_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_1_fu_862_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:142 VARIABLE add_ln142_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_23ns_23ns_45_1_0_U263 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:522 VARIABLE mul_ln522 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln522_fu_1428_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:522 VARIABLE sub_ln522 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME e_frac_1_fu_1497_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:537 VARIABLE e_frac_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_frac_2_fu_1503_p3 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:537 VARIABLE e_frac_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_43s_25s_67_1_0_U265 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:539 VARIABLE m_frac_l LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln545_fu_1519_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:545 VARIABLE sub_ln545 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln545_fu_1528_p3 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:545 VARIABLE select_ln545 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln545_fu_1652_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:545 VARIABLE ashr_ln545 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln545_fu_1657_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:545 VARIABLE shl_ln545 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_fix_l_fu_1670_p3 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:545 VARIABLE m_fix_l LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln546_fu_1681_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:546 VARIABLE shl_ln546 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln546_fu_1687_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:546 VARIABLE ashr_ln546 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_fix_back_fu_1693_p3 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:546 VARIABLE m_fix_back LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln552_fu_1541_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:552 VARIABLE shl_ln552 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln553_fu_1555_p3 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:553 VARIABLE select_ln553 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln553_fu_1570_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:553 VARIABLE shl_ln553 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln553_fu_1576_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:553 VARIABLE ashr_ln553 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln553_1_fu_1582_p3 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:553 VARIABLE select_ln553_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_fix_0_in_in_v_v_fu_1590_p3 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373 VARIABLE m_fix_0_in_in_v_v LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_13s_12ns_16s_25_4_0_U274 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:563 VARIABLE mul_ln563 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_13s_12ns_16s_25_4_0_U274 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:563 VARIABLE add_ln563 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln563_fu_1739_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:563 VARIABLE icmp_ln563 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln563_1_fu_1745_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:563 VARIABLE add_ln563_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln563_fu_1751_p3 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:563 VARIABLE select_ln563 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME r_exp_fu_1759_p3 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:563 VARIABLE r_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10s_36s_36_1_0_U262 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:568 VARIABLE mul_ln568 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln574_fu_1781_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:574 VARIABLE sub_ln574 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln160_fu_1827_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:160 VARIABLE add_ln160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln616_fu_1853_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:616 VARIABLE add_ln616 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18ns_18ns_36_1_0_U272 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:616 VARIABLE mul_ln616 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln616_1_fu_1885_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:616 VARIABLE add_ln616_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_exp_1_fu_1899_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:624 VARIABLE r_exp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME r_exp_2_fu_1904_p3 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:622 VARIABLE r_exp_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln628_fu_1704_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:628 VARIABLE icmp_ln628 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln628_fu_1911_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:628 VARIABLE and_ln628 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln628_1_fu_1925_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:628 VARIABLE icmp_ln628_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln628_fu_1931_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:628 VARIABLE or_ln628 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln645_fu_1937_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:645 VARIABLE icmp_ln645 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_sig_fu_1963_p3 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:622 VARIABLE out_sig LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_exp_fu_2018_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657 VARIABLE out_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln386_3_fu_2035_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386 VARIABLE or_ln386_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln386_1_fu_2039_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386 VARIABLE xor_ln386_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln342_fu_2045_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:342 VARIABLE and_ln342 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln386_2_fu_2050_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386 VARIABLE xor_ln386_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln386_1_fu_2055_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386 VARIABLE and_ln386_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln342_fu_2060_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:342 VARIABLE xor_ln342 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln342_1_fu_2065_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:342 VARIABLE and_ln342_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln431_4_fu_2071_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431 VARIABLE and_ln431_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln431_5_fu_2076_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431 VARIABLE and_ln431_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln438_4_fu_2082_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438 VARIABLE and_ln438_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln438_5_fu_2087_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438 VARIABLE and_ln438_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln628_1_fu_2093_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:628 VARIABLE and_ln628_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln629_fu_2098_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:629 VARIABLE and_ln629 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln629_fu_2103_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:629 VARIABLE xor_ln629 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln629_1_fu_2108_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:629 VARIABLE and_ln629_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln628_fu_2114_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:628 VARIABLE xor_ln628 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln645_fu_2119_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:645 VARIABLE and_ln645 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln645_1_fu_2124_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:645 VARIABLE and_ln645_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_19_8_32_1_0_U273 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:327 VARIABLE retval_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log0_lut_table_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log0_lut_table_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {56 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {52 16 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {49 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {44 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {27 512 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 32 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 17 BRAM 7 URAM 0}} norm2_Pipeline_L2_L3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln59_fu_296_p2 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59 VARIABLE icmp_ln59 LOOP L2_L3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_1_fu_302_p2 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59 VARIABLE add_ln59_1 LOOP L2_L3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_314_p2 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59 VARIABLE add_ln59 LOOP L2_L3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln62_fu_320_p2 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:62 VARIABLE icmp_ln62 LOOP L2_L3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln59_fu_326_p3 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59 VARIABLE select_ln59 LOOP L2_L3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln59_1_fu_334_p3 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59 VARIABLE select_ln59_1 LOOP L2_L3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_4ns_4ns_8_4_1_U305 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67 VARIABLE mul_ln67 LOOP L2_L3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_4ns_4ns_8_4_1_U305 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67 VARIABLE add_ln67 LOOP L2_L3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_346_p2 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:62 VARIABLE add_ln62 LOOP L2_L3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 1 BRAM 0 URAM 0}} norm2_Pipeline_L5_L6 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln74_fu_337_p2 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:74 VARIABLE icmp_ln74 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_343_p2 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:74 VARIABLE add_ln74 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_1_fu_355_p2 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:74 VARIABLE add_ln74_1 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln77_fu_361_p2 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:77 VARIABLE icmp_ln77 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln74_fu_367_p3 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:74 VARIABLE select_ln74 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln74_1_fu_375_p3 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:74 VARIABLE select_ln74_1 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_4ns_4ns_8_4_1_U320 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:82 VARIABLE mul_ln82 LOOP L5_L6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_4ns_4ns_8_4_1_U320 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:82 VARIABLE add_ln82 LOOP L5_L6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_387_p2 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:77 VARIABLE add_ln77 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 1 BRAM 0 URAM 0}} norm2_Pipeline_L8_L9_L10 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln89_fu_4668_p2 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:89 VARIABLE icmp_ln89 LOOP L8_L9_L10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_fu_4674_p2 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:89 VARIABLE add_ln89 LOOP L8_L9_L10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_1_fu_5054_p2 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:89 VARIABLE add_ln89_1 LOOP L8_L9_L10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln92_fu_4689_p2 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:92 VARIABLE icmp_ln92 LOOP L8_L9_L10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln89_fu_4695_p3 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:89 VARIABLE select_ln89 LOOP L8_L9_L10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln89_fu_4703_p2 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:89 VARIABLE xor_ln89 LOOP L8_L9_L10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln95_fu_4709_p2 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:95 VARIABLE icmp_ln95 LOOP L8_L9_L10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln89_fu_4715_p2 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:89 VARIABLE and_ln89 LOOP L8_L9_L10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_assign_s_fu_5067_p506 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:89 VARIABLE select_ln89_1 LOOP L8_L9_L10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_fu_4721_p2 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:92 VARIABLE add_ln92 LOOP L8_L9_L10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln92_fu_4727_p2 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:92 VARIABLE or_ln92 LOOP L8_L9_L10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln92_fu_4733_p3 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:92 VARIABLE select_ln92 LOOP L8_L9_L10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln92_1_fu_4741_p3 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:92 VARIABLE select_ln92_1 LOOP L8_L9_L10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_4ns_4ns_8_4_1_U342 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:100 VARIABLE mul_ln100 LOOP L8_L9_L10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_4ns_4ns_8_4_1_U342 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:100 VARIABLE add_ln100 LOOP L8_L9_L10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_505_8_32_1_1_U337 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:100 VARIABLE x_assign_s LOOP L8_L9_L10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_505_8_32_1_1_U338 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:100 VARIABLE x_assign_1 LOOP L8_L9_L10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_505_8_32_1_1_U339 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:100 VARIABLE x_assign_2 LOOP L8_L9_L10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_505_8_32_1_1_U340 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:100 VARIABLE x_assign_4 LOOP L8_L9_L10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_505_8_32_1_1_U341 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:100 VARIABLE x_assign_5 LOOP L8_L9_L10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U331 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:100 VARIABLE add170_4 LOOP L8_L9_L10 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln95_fu_4753_p2 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:95 VARIABLE add_ln95 LOOP L8_L9_L10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_1_fu_4759_p2 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:92 VARIABLE add_ln92_1 LOOP L8_L9_L10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln92_2_fu_4765_p3 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:92 VARIABLE select_ln92_2 LOOP L8_L9_L10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 20 BRAM 7 URAM 0}} norm2_Pipeline_L12_L13 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln107_fu_337_p2 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:107 VARIABLE icmp_ln107 LOOP L12_L13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_fu_343_p2 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:107 VARIABLE add_ln107 LOOP L12_L13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_1_fu_355_p2 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:107 VARIABLE add_ln107_1 LOOP L12_L13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln110_fu_361_p2 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:110 VARIABLE icmp_ln110 LOOP L12_L13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln107_fu_367_p3 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:107 VARIABLE select_ln107 LOOP L12_L13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln107_1_fu_375_p3 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:107 VARIABLE select_ln107_1 LOOP L12_L13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_4ns_4ns_8_4_1_U611 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:115 VARIABLE mul_ln115 LOOP L12_L13 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_4ns_4ns_8_4_1_U611 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:115 VARIABLE add_ln115 LOOP L12_L13 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_fu_387_p2 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:110 VARIABLE add_ln110 LOOP L12_L13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 1 BRAM 0 URAM 0}} norm2_Pipeline_L15_L16 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln120_fu_296_p2 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120 VARIABLE icmp_ln120 LOOP L15_L16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_fu_302_p2 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120 VARIABLE add_ln120 LOOP L15_L16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_1_fu_314_p2 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120 VARIABLE add_ln120_1 LOOP L15_L16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln123_fu_320_p2 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:123 VARIABLE icmp_ln123 LOOP L15_L16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln120_fu_326_p3 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120 VARIABLE select_ln120 LOOP L15_L16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln120_1_fu_334_p3 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120 VARIABLE select_ln120_1 LOOP L15_L16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_4ns_4ns_8_4_1_U626 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128 VARIABLE mul_ln128 LOOP L15_L16 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_4ns_4ns_8_4_1_U626 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128 VARIABLE add_ln128 LOOP L15_L16 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_fu_346_p2 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:123 VARIABLE add_ln123 LOOP L15_L16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 1 BRAM 0 URAM 0}} norm2 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_1_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_2_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_3_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_4_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_5_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_6_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_7_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_8_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_9_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_10_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_11_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_12_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_13_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_14_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_15_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_16_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_17_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_18_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_19_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_20_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_21_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_22_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_23_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_24_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_25_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_26_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_27_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME grp_pow_generic_float_s_fu_2063 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U632 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_30_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U632 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U633 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_33_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U633 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U634 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fpext_32ns_64_2_no_dsp_1_U637 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U639 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U638 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fptrunc_64ns_32_2_no_dsp_1_U636 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U640 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fpext_32ns_64_2_no_dsp_1_U637 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U639 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U638 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fptrunc_64ns_32_2_no_dsp_1_U636 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME grp_pow_generic_float_s_fu_2115 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U635 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_47_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_48_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_49_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_50_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_51_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_52_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_53_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_54_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_55_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_56_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_57_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_58_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_59_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_60_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_61_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_62_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_63_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_64_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_65_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_66_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_67_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_68_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_69_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_70_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_71_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_72_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_73_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_74_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_75_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_76_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_77_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_78_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_79_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_80_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_81_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_82_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_83_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_84_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_85_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_86_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_87_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_88_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_89_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_90_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_91_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_92_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_93_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_94_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_95_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_96_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_97_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_98_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_99_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_100_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_101_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_102_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_103_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_104_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_105_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_106_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_107_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_108_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_109_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_110_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_111_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_112_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_113_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_114_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_115_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_116_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_117_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_118_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_119_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_120_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_121_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_122_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_123_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_124_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_125_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_126_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_127_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_128_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_129_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_130_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_131_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_132_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_133_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_134_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_135_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_136_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_137_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_138_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_139_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_140_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_141_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_142_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_143_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_144_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_145_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_146_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_147_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_148_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_149_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_150_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_151_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_152_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_153_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_154_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_155_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_156_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_157_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_158_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_159_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_160_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_161_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_162_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_163_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_164_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_165_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_166_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_167_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_168_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_169_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_170_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_171_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_172_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_173_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_174_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_175_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_176_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_177_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_178_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_179_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_180_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_181_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_182_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_183_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_184_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_185_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_186_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_187_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_188_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_189_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_190_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_191_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_192_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_193_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_194_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_195_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_196_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_197_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_198_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_199_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_200_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_201_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_202_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_203_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_204_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_205_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_206_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_207_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_208_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_209_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_210_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_211_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_212_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_213_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_214_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_215_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_216_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_217_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_218_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_219_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_220_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_221_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_222_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_223_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_224_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_225_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_226_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_227_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_228_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_229_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_230_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_231_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_232_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_233_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_234_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_235_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_236_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_237_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_238_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_239_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_240_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_241_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_242_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_243_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_244_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_245_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_246_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_247_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_248_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_249_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_250_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_251_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_252_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_253_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_254_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_255_U SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42 VARIABLE inp_image_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 169 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_1859_p2 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:74 VARIABLE add_ln74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_fu_1884_p2 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:89 VARIABLE add_ln89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_fu_1909_p2 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:107 VARIABLE add_ln107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_fu_1924_p2 SOURCE AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120 VARIABLE add_ln120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 132 BRAM 302 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 6.27 seconds. CPU system time: 0.06 seconds. Elapsed time: 6.33 seconds; current allocated memory: 4.885 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for norm2.
INFO: [VLOG 209-307] Generating Verilog RTL for norm2.
Execute         syn_report -model norm2 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 18.66 sec.
Command     csynth_design done; 61.88 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:01:01; Allocated memory: 6.988 MB.
Execute     export_design 
INFO: [HLS 200-1510] Running: export_design 
Execute       ::AP::init_summary_file package-ip 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute       source /primary/HLS/Alex_Net/norm2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -tool vivado -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -tool vivado -rtl verilog'
Execute       source /primary/HLS/Alex_Net/norm2/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /primary/HLS/Alex_Net/norm2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /primary/HLS/Alex_Net/norm2/.autopilot/db/global.setting.tcl
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source /primary/HLS/Alex_Net/norm2/.autopilot/db/global.setting.tcl 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=norm2 xml_exists=0
Execute       source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.rtl_wrap.cfg.tcl 
Execute       source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.rtl_wrap.cfg.tcl 
Execute       source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.rtl_wrap.cfg.tcl 
Execute       source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/norm2/.autopilot/db/global.setting.tcl 
Execute       source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to norm2
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=47 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='norm2_mac_muladd_4ns_4ns_4ns_8_4_1
norm2_flow_control_loop_pipe_sequential_init
norm2_mul_9s_45ns_52_1_0
norm2_mul_10s_36s_36_1_0
norm2_mul_23ns_23ns_45_1_0
norm2_mul_41ns_6ns_47_1_0
norm2_mul_43s_25s_67_1_0
norm2_mul_44ns_6ns_50_1_0
norm2_mul_25ns_6ns_31_1_0
norm2_mul_39ns_4ns_43_1_0
norm2_sparsemux_7_2_1_1_0
norm2_bitselect_1ns_23ns_32s_1_1_0
norm2_mul_18ns_18ns_36_1_0
norm2_sparsemux_19_8_32_1_0
norm2_mac_muladd_13s_12ns_16s_25_4_0
norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb
norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud
norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe
norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg
norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi
norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j
norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi
norm2_flow_control_loop_pipe_sequential_init
norm2_flow_control_loop_pipe_sequential_init
norm2_sparsemux_505_8_32_1_1
norm2_flow_control_loop_pipe_sequential_init
norm2_flow_control_loop_pipe_sequential_init
norm2_flow_control_loop_pipe_sequential_init
norm2_fadd_32ns_32ns_32_4_full_dsp_1
norm2_fadd_32ns_32ns_32_4_full_dsp_1
norm2_fadd_32ns_32ns_32_4_full_dsp_1
norm2_fdiv_32ns_32ns_32_9_no_dsp_1
norm2_fptrunc_64ns_32_2_no_dsp_1
norm2_fpext_32ns_64_2_no_dsp_1
norm2_dadd_64ns_64ns_64_5_full_dsp_1
norm2_dmul_64ns_64ns_64_5_max_dsp_1
norm2_inp_image_RAM_AUTO_1R1W
norm2_gmem0_m_axi
norm2_control_s_axi
norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2
pow_generic_float_s
norm2_Pipeline_L2_L3
norm2_Pipeline_L5_L6
norm2_Pipeline_L8_L9_L10
norm2_Pipeline_L12_L13
norm2_Pipeline_L15_L16
norm2
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /primary/HLS/Alex_Net/norm2/.autopilot/db/global.setting.tcl 
Execute       source /primary/HLS/Alex_Net/norm2/.autopilot/db/global.setting.tcl 
Execute       source /primary/HLS/Alex_Net/norm2/.autopilot/db/top-io-be.tcl 
Execute       source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.compgen.dataonly.tcl 
Execute       source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.compgen.dataonly.tcl 
Execute       source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.rtl_wrap.cfg.tcl 
Execute       source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.compgen.dataonly.tcl 
Execute       source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/norm2/.autopilot/db/pow_generic_float_s.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L2_L3.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L5_L6.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L8_L9_L10.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L12_L13.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2_Pipeline_L15_L16.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/norm2/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute       source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.constraint.tcl 
Execute       sc_get_clocks norm2 
Execute       source /primary/HLS/Alex_Net/norm2/.autopilot/db/global.setting.tcl 
Execute       source /primary/HLS/Alex_Net/norm2/impl/misc/norm2_dadd_64ns_64ns_64_5_full_dsp_1_ip.tcl 
Execute       source /primary/HLS/Alex_Net/norm2/impl/misc/norm2_dmul_64ns_64ns_64_5_max_dsp_1_ip.tcl 
Execute       source /primary/HLS/Alex_Net/norm2/impl/misc/norm2_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /primary/HLS/Alex_Net/norm2/impl/misc/norm2_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl 
Execute       source /primary/HLS/Alex_Net/norm2/impl/misc/norm2_fpext_32ns_64_2_no_dsp_1_ip.tcl 
Execute       source /primary/HLS/Alex_Net/norm2/impl/misc/norm2_fptrunc_64ns_32_2_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute       source /primary/HLS/Alex_Net/norm2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute       source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.constraint.tcl 
Execute       source /primary/HLS/Alex_Net/norm2/.autopilot/db/norm2.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /primary/HLS/Alex_Net/norm2/.autopilot/db/global.setting.tcl
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source /primary/HLS/Alex_Net/norm2/.autopilot/db/global.setting.tcl 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /primary/HLS/Alex_Net/norm2/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /primary/HLS/Alex_Net/norm2/impl/ip/pack.sh
Execute       send_msg_by_id INFO @200-802@%s Alex_Net/norm2/impl/export.zip 
INFO: [HLS 200-802] Generated output file Alex_Net/norm2/impl/export.zip
Command     export_design done; 53.66 sec.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:53; Allocated memory: 0.109 MB.
Execute     remove_files AlexNet-FPGA-implementation/Norm2/src/norm2.cpp AlexNet-FPGA-implementation/Norm2/src/norm2.h 
INFO: [HLS 200-1510] Running: remove_files AlexNet-FPGA-implementation/Norm2/src/norm2.cpp AlexNet-FPGA-implementation/Norm2/src/norm2.h 
Execute     remove_files /primary/HLS/AlexNet-FPGA-implementation/Norm2/src/testbench.cpp 
INFO: [HLS 200-1510] Running: remove_files /primary/HLS/AlexNet-FPGA-implementation/Norm2/src/testbench.cpp 
Execute     add_files /primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.cpp 
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.cpp 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.cpp' to the project
Execute     add_files /primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.h 
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.h 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.h' to the project
Execute     add_files -tb /primary/HLS/AlexNet-FPGA-implementation/Pad1/src/testbench.cpp 
INFO: [HLS 200-1510] Running: add_files -tb /primary/HLS/AlexNet-FPGA-implementation/Pad1/src/testbench.cpp 
INFO: [HLS 200-10] Adding test bench file '/primary/HLS/AlexNet-FPGA-implementation/Pad1/src/testbench.cpp' to the project
Execute     set_top pad1 
INFO: [HLS 200-1510] Running: set_top pad1 
Execute     open_solution -reset Pad1 
INFO: [HLS 200-1510] Running: open_solution -reset Pad1 
Execute       cleanup_all 
Command       cleanup_all done; 0.33 sec.
Execute       cleanup_all 
