// Seed: 1485777101
module module_0 (
    output id_0,
    output logic id_1,
    input id_2
);
  always begin
    id_1 = id_2;
    id_0 <= 1'h0;
  end
  assign id_1 = 1'h0;
  genvar id_3;
  type_6 id_4 (.id_0((1) - id_3));
  assign id_3 = id_3;
  assign id_3 = 1'd0;
endmodule
`define pp_3 0
