# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../BP_RD.srcs/sources_1/ip/ila_bp/sim/ila_bp.v" \

sv xil_defaultlib  \
"../../../../BP_RD.srcs/sources_1/new/bp_rd.sv" \
"../../../../BP_RD.srcs/sources_1/new/spi.sv" \
"../../../../BP_RD.srcs/sim_1/new/bp_rd_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
