Published       SFF-8636 Rev 2.9     SFF specifications are available at http://www.snia.org/sff/specifications             or ftp://ftp.seagate.com/sff


              SFF-8636                 Specification for  Management Interface for Cabled Environments           Rev 2.9     April 21st, 2017      Secretariat: SFF TA TWG    Abstract: This specification defines a common management interface for 4-lane  pluggable transceiver modules, direct attach modules and shielded cable assemblies.  Physical layer and mechanical details of the connector interface are outside the  scope of this document.    This specification provides a common reference for systems manufacturers, system  integrators, and suppliers.    This specification is made available for public review at  http://www.snia.org/sff/specifications and written comments are solicited from  readers via http://www.snia.org/feedback. Comments received by the members will be  considered for inclusion in future revisions of this specification.
摘要：本规范定义了四通道可插拔收发模块，直接连接模块和屏蔽电缆组件的通用管理接口。 连接器接口的物理层和机械细节不在本文档的范围之内。 该规范为系统制造商，系统集成商和供应商提供了通用参考。 本规范可通过http://www.snia.org/sff/specifications进行公开审查，并通过http://www.snia.org/feedback向读者征求书面意见。 会员将收到的意见将纳入本规范的未来版本。

      POINTS OF CONTACT:       David Lewis   Tom Palkert         Barry Olawsky  Chair, SFF TA TWG   Lumentum      Molex   HP Enterprise     400 N McCarthy Blvd.      2222 Wellington Ct  11445 Compaq Center Dr W   Milpitas, CA 95035        Lisle, IL 60532     Houston, TX 77070   Ph: 408-546-5448          Ph: 952-200-8542    Ph: 281-514-8624           SFF-Chair@snia.org   david.lewis@lumentum.com  tpalkert@molex.com  barry.olawsky@hpe.com


Management Interface for Cabled Environments       Page 1 Published       SFF-8636 Rev 2.9      The user's attention is called to the possibility that implementation to this  Specification may require use of an invention covered by patent rights. By  distribution of this specification, no position is taken with respect to the  validity of a claim or claims or of any patent rights in connection therewith. SNIA  SFF TWG members which advise that a patent exists are required to grant a license  on reasonable and non-discriminatory terms and conditions to applicants desiring to  obtain such a license.
用户注意到本规范的实现可能需要使用专利权所涵盖的发明的可能性。 通过分发本说明书，关于索赔或权利要求的有效性或与之有关的任何专利权利，不采取任何立场。 SNIA SFF TWG成员建议专利存在，需要向希望获得这种许可证的申请人授予合理和非歧视性条款和条件的许可。

Management Interface for Cabled Environments       Page 2 Published       SFF-8636 Rev 2.9    Change History:   Rev 0.9   - Clarified wording in 6.2.2  Rev 1.0   - Added missing reservation entries (Bytes 133, 134, and 220). Modified bit entry  labels (Bytes 93 and 136).   Rev 1.2   - Editorial: Formatted Word controls to improve pagination breaks and comply with  style guide.  Rev 1.3   - Table 20 Identifier Values and Table 24 Encoding Values modified to point to SFF- 8024 as the reference for later values and codes.   Rev 1.4   - Added Revision Compliance Byte. Changed Bytes 1, 131, 138, 146, 164, 188, and 189  to comply with latest SFF-8436 map. Added 12 Gbps SAS bit in Byte 133. Various  grammatical changes made.  Rev 1.5   - Added functionality for QSFP28 (4x25G, 4x28G) transceivers per the requirements  of 100GE, EDR Infiniband and 128GFC Fibre Channel. Tables 7, 8, 10, 12, 13, 17, 19,  20, 21, 23, 29, 29A, 32A, 36, 37, 41 and section 6.2.5, 6.3.6, 6.3.12, 6.3.27.  Rev 1.6   - Abstract and Scope corrected to include transceiver modules as well as shielded  cables as intended applications.   Rev 1.7   - Editorial: Expanded 2.1 to include specifications referenced in the body. Near- invisible superscripts were modified to be visible text and cross-references made  dynamic.   - Reference to SFF-8078 in Table 13 Control Function Bytes corrected to SFF-8079.   - Table 20 Identifier Values and Table 24 Encoding Values which had been retained  in the text for information were removed.   - Table 23 Specification Compliance and Table 29A Extended Ethernet Compliance  Codes tables were moved to SFF-8024.   Rev 1.9  - Clarified Address 5 Loss of Lock indicators as latched  - Added Address 93 bit 2 High Power Class Enable lockout feature  - Clarified Address 98 CDR controls as 1b=On and 0b=Off (ie. bypassed)  - Clarified Table 21 for Address 129 bits 1-0 to refer to Address 93 bit 2  - Added Adaptive EQ indicator in Address 193 bit 3.  - Clarified Address 194 bits 7-6 setting as 1b=Controllable, 0b=Fixed  - Added Address 220 bit 2 to identify Tx Power diagnostic monitoring supported  - Added Page 03h Address 224 to define magnitude of Tx EQ and Rx Emph supported  - Added TX Adaptive EQ capability indicator, Page 00h, Address 193 bit 3  - Added TX Adaptive EQ (per ch) control bits in Page 03h, Address 241 bits 3         -0  - Added TX Adaptive EQ Fault flag in Address 6 and masking bits in Address 101  - Added RX output amplitude support indicators in Page 03h Byte 225  - Added text to section 6.3.2 indicating that the power class identifiers specify  worst case maximum power dissipation.  - Added Initialization complete flag to Byte 6 bit 0.  Rev 2.0  - Changed the amplitude setting 0 from 200-400 to 100-400mv.   - Added Version 2 to address 141.   - Added Version 2 Rate Select table to Table 14 with: 00 as under 12Gb/s, 01 as  between 12Gb/s and 24Gb/s, 10 as between 24Gb/s and 26Gb/s and 11 is above 26Gb/s  - Changed revision register compliance bit for revision 1.9 to 2.0 (1.9 was never  released)  - Editorial changes to fix spelling and maintain consistent naming.


Management Interface for Cabled Environments       Page 3 Published       SFF-8636 Rev 2.9    Rev 2.1   - Assigned Page 00h Bytes 111-112 for use by PCI-SIG  - Restored Table 23 and Table 24 from SFF-8024   - Replaced 'See SFF-8024 Table 4-x' with 'See SFF-8024 Transceiver Management'  - Made Page/Address Byte, Page/Address, Page/Byte synonyms common: as Page/Byte  - Added Page/Byte/Bit location to those table titles which did not have it  - Alphabetized abbreviations and added some that were missing   - Deleted 'Ethernet' in respect to Extended Specification Compliance Codes  - Replaced Figure 13 with current use of memory   - Other minor corrections e.g. added 'h' as in Page 00h when it was missing   Rev 2.2- During the review of Rev 2.1 it was recommended that:     o the contents of Table 22 Connector Type be moved to SFF-8024.     o the contents of Table 24 Encoding Values be returned to SFF-8024.  - Other minor editing improvements  Rev 2.3   - Nomenclature of 10e in Section 2.5 Abbreviations replaced by 10^  Rev 2.4   - Adopted Figure/Table numbering style of current template  - To make correlation of previous Change History easier for readers, a Cross  Reference of Figures and Tables was prepared.   Rev 2.5  -   Table 6-30 split creating new Table 6-31. Old Tables 6-31 to 6-35 become new      Tables 6-32 to 6-36.  -   Figure 1-1 updated to reference SFF-8665 (QSFP28)  -   2.1 Industry Documents - added SFF-8665  -   Table 5-3 updated to include Bytes 93, 98, 99 and 107  -   Table 5-6 updated to include sub-headings with page numbers and to add Bytes 94-     97, 100-104, 105-106, 111-112, 114-118. Changed description of Page 03h Bytes      226-241 to Optional Channel Controls. Added Page 03h Bytes 254-255.  -   6.1 Overview. Added fourth paragraph explaining details of non-implemented      pages.  -   Figure 6-1. Updated Page 00h descriptions for Bytes 22-33, 100-104, 105-106,      108-110, 111-112, 113 and 114. Removed '(Cable Assemblies)' from Page 03h sub-     heading.  -   6.1.1.1 shortened column descriptions by removing 'applications' from each one.  -   Table 6-1. Updated descriptions at Bytes 22-33, 86-98, 99, 100-104, 105-106,      108-110, 111-112, 113, 114-118.  -   6.2.2 Status Indicators. Added text to third sentence of first paragraph to      emphasize that both the IntL pin and bit are asserted upon completion of a power      up reset.  -   Table 6-3. Added value 07h for rev 2.5. Added text to value 00h - 'Do not use      for...'. Updated value 01h to say SFF-8436 rev 4.8 or earlier.  -   Table 6-5. Additional description for Byte 6 bit 0 Initialization Complete Flag      referencing Table 6-25 for the new Initialization Complete Implemented bit.  -   6.2.4 Free Side Device Monitors. Added fifth paragraph to explain placement of      temperature sensor.  -   Table 6-8. Added Bytes 66-73 description for reserved channel monitor set 5.  -   Table 6-13. Corrected Byte 101 bits 7-4 names from L-Tx… to M-Tx…  -   6.2.9 Free Side Device Properties. Added paragraphs 5 and 6 to explain the      purpose of Byte 113 bits 3-0 and Byte 113 bits 6-4. This byte is added for      breakout cables.  -   Table 6-14. Added Byte 113 bits 6-4 Far End Implementation and bits 3-0 Near End      Implementation descriptions.  -   6.2.11 Page Select. Added last sentence to define behavior when the host writes      an unsupported page value.  -   Table 6-15. Removed sub-headers for Base ID, Extended ID and Vendor Specific ID      Fields. Changed Name of Byte 130 from 'Connector, Media' to 'Connector Type'.      Updated description of Byte 146 to clarify that all cable assemblies are in      units of 1m and OM4 fiber lengths are in units of 2m.

Management Interface for Cabled Environments       Page 4 Published       SFF-8636 Rev 2.9    -   6.3.8 through 6.3.12. Added words to clarify usage for separable modules and for      cable assemblies.  -   6.3.13. Additional sentence referencing Byte 130 (connector type) to distinguish      active optical cable (AOC) from separable module (SM).  -   Table 6-20. Added '/ Undefined' to value 1000b.  -   6.3.27 Diagnostic Monitoring Type. Added additional words to fourth and fifth      paragraphs to explain the treatment of Byte 220 bits 3-2 when not set.  -   Table 6-25. Added Byte 221 bit 4 Initialization Complete Flag Implemented, with      explanation.  -   Table 6-29. Reformatted with # Bytes column and updated descriptions.  -   Table 6-31. Added Byte 225 bits 5-4 Rx output emphasis type with description.  -   Table 6-32. Bytes 226-233 from Vendor Specific to Reserved. Added descriptions      for Byte 241 bits 3-0 to specify that adaptive equalization is the default if it      is implemented.  -   Table 6-35. Code 1xxx from Vendor Specific to Reserved.  -   6.6.2 Optional Channel Controls. Added 2 sentences at the end of first paragraph      to explain that free side devices can limit the maximum emphasis supported using      Byte 224.  Rev 2.6   -   Title changed per request to comply with the lexicon   -   Table 5-4 and other content consolidated into Table 5-3.   Rev 2.7   -   Updates as per “bucket list” comment resolution.  -   Editorial corrections throughout.  -   Added SAS 24.0 Gbps bit in Table 6-17.  Rev 2.8.1   -   Cover Page: added David Lewis to Points of Contact.  -   Expressions of Support by Manufacturers: Removed names pending new ballot.  -   Cross Reference of Figures and Tables: Added new Table 6-10 and incremented all      Table numbers from 6-11 to 6-37  -   2.1 Industry Documents:  added SFF-8436, INF-8438, SFF-8679.  -   Figure 6-1 Common Memory Map: changed description of bytes 100-104 to match      other places in the document.  -   Table 6-2 Status Indicators: Byte 2, bits 7-4 now reserved for microQSFP MSA      module state field. Improved descriptions for byte 2 bits 1-0.   -   Table 6-3 Revision Compliance: Added 08h for SFF-8636 Rev 2.8.  -   Table 6-5 Free Side Monitor Interrupt Flags: Added byte 6, bit 1 for TEC      readiness flag.  -   Table 6-9 Control Function Bytes: New descriptions for Byte 93, bit 2-0.  -   6.2.6 Control Functions: 4 new paragraphs describing power levels and related      control functions.  New Table 6-10 Truth Table for Enabling Power Classes. All      following table numbers increased by 1.  -   6.2.7.2 Extended Rate Selection: Modified first sentence to clarify that page      00h, byte 195 bit 5 needs to be set for rate selection to be supported.  -   Table 6-14 Hardware Interrupt Pin Masking Bits: Added byte 103, bit 1 for TEC      readiness flag masking bit.  -   Table 6-15 Free-Side Device Properties: Byte 114 removed from reserved and      assigned for microQSFP MSA maximum duration fields.  -   Table 6-16 Upper Page 00h Memory Map: Added definition to byte 142 Length (SMF)      to say that a value of 1 shall be used for reaches from 0 to 1 km.  Added a new      use for byte 145 Length (OM1 62.5 um) or Copper Cable Attenuation.  Corrected      byte 189 copper cable attenuation frequency from 12 to 12.9 GHz.  -   Table 6-19 Extended Rate Select Compliance Tag Assignment: Modified description      of byte 141 bits 1-0.  -   6.3.11 Length (OM1) or Copper Cable Attenuation:  Added new paragraph describing      support for copper cable assemblies.  -   Table 6-22 Extended Module Code Values: Added byte 164 bit 5 for HDR module      code.  -   6.3.20: corrected section title to Wavelength Tolerance or Copper Cable  Management Interface for Cabled Environments       Page 5 Published       SFF-8636 Rev 2.9        Attenuation.  -   Table 6-23 Option Values: Byte 195 bit 0 used to indicate support for pages 20h-     21h.  -   Table 6-25 Diagnostic Monitoring Type: Added byte 220 bits 5-4 to indicate      support for temperature and supply voltage monitoring.  -   Table 6-26 Enhanced Options: Added byte 221 bit 1 for TEC readiness flag      implemented.  -   6.6 Upper page 03h: first paragraph modified to say that page 03h includes      ability registers for optional equalizer, emphasis and amplitude.  -   6.6.1 Free-Side Device and Channel Thresholds: Added paragraph after Table 6-31.  -   Table 6-33 Optional Channel Controls: Added byte 228 Maximum TEC stabilization      time and byte 229 Maximum CTLE settling time.  Improved descriptions for bytes      238-239 Rx Output Amplitude Controls.  -   6.6.3 Optional Channel Controls: Added paragraph after Table 6-36 to clarify      that Rx amplitude and emphasis are measured at the relevant test point.  -   Added new section 6.7 for Tables 20h-21h.  -   Added Annex A – alternative text for section 6.2.7 Rate Select and Configuration      for Multi-Rate Modules.  Rev 2.8.2  -   Table 5-3  Added pages 20-21h  -   Figure 6-1  Replaced with new figure that includes pages 20-21h  -   Table 6-2  Replaced (O) with (-) in byte 2 bits 7-4  -   Table 6-2  Removed (if pin supported) from description of IntL bit  -   Table 6-2  Made the IntL bit (R) for all free side devices  -   Table 6-5  Updated the description of TC readiness flag to reflect correct      reassert behavior  -   6.2.4   Removed reference to an external temperature control location  -   Table 6-9  Changed all entries from (O) to (-) for PC free side device  -   Table 6-15 Updated descriptions of Advanced Low Power bits and Min. Operating      Voltage bits  -   Table 6-15 Provided names of PCI SIG specifications that use bytes 111-112  -   Table 6-16 Updated descriptions of bytes 142-146 to say that the link lengths      apply at the stated bit rate  -   Table 6-23 Changed byte 193 bit 4 from reserved to “Tx Input Adaptive Equalizer      Freeze Capable” bit.  -   Table 6-32 Moved Max. TC Stabilization Time and Max. CTLE Settling Time bytes      from Table 6-33 to end of Table 6-32. Added units to descriptions. Changed table      title to include timing.  -   Table 6-33  Changed byte 233 bits 4-0 from reserved to Tx Adaptive Equalizer      Freeze control bits.  -   Section 6.7  Reorganization and rewording throughout.  Rev 2.8.3  -   Editorial changes for bucket list items that were missed in rev 2.8.2  Rev 2.9  -   Published version incorporating editorial comments received during approval      ballot.


Management Interface for Cabled Environments       Page 6 Published       SFF-8636 Rev 2.9     Cross Reference of Figures and Tables       2.1       >Rev 2.3   Hierarchy of Interface Specifications (Example)   1  Figure 1-1   Common Management Interface Block Diagram         2  Figure 4-1   Direct Attach Cable Assembly Implementation       3  Figure 4-2   Separable Cable Assembly Implementation           4  Figure 4-3   Management Interface Scope            5  Figure 4-4   Write Byte Operation      6  Figure 5-1   Sequential Write Operation            7  Figure 5-2   Current Address Read      8  Figure 5-3   Random Read               9  Figure 5-4   Sequential Address Read Starting at Current Address          10  Figure 5-5   Sequential Address Read Starting with Random Read            11  Figure 5-6   Timing Diagram           12  Figure 5-7   Common Memory Map        13  Figure 6-1   Management Interface timing parameters            1   Table 5-1   Non-Volatile Memory Specification     2   Table 5-2   Single Byte Writable Memory Block Lower Page 00h  3   Table 5-3   Multiple Byte Writable Memory Block   4   Table 5-3   Lower Page 00h Memory Map             5   Table 6-1   Status Indicators (Page 00h Bytes 1-2)            6   Table 6-2   Revision Compliance (Page 00h Byte 1)             7   Table 6-3   Channel Status Interrupt Flags (Page 00h Bytes 3-5)           8   Table 6-4   Free Side Monitor Interrupt Flags (Page 00h Bytes 6-8)        9   Table 6-5   Channel Monitor Interrupt Flags (Page 00h Bytes 9-21)        10   Table 6-6   Free Side Monitoring Values (Page 00h Bytes 22-33)           11   Table 6-7   Channel Monitoring Values (Page 00h Bytes 34-81) 12   Table 6-8   Control Function Bytes (Page 00h Bytes 86-99)    13   Table 6-9   Truth table for enabling power classes (Page 00h Byte 93)            -       Table 6-10   xN_Rate_Select with Extended Rate Selection      14  Table 6-11   Application Select (Page 00h Bytes 89-92 and Bytes 94-97)    15  Table 6-12   Control Mode Definition              16  Table 6-13   Hardware Interrupt Pin Masking Bits (Page 00h Bytes 100-  106)                17       Table 6-14   Free Side Device Properties (Page 00h Bytes 108-111)         18  Table 6-15   Upper Page 00h Memory Map            19  Table 6-16   Identifier Values (Page 00H Byte 128)            20   SFF-8024   Extended Identifier Values (Page 00h Byte 129)   21  Table 6-17   Connector Type: Media (Page 00h Byte 130)        22   SFF-8024   Specification Compliance Codes (Page 00h Bytes 131-138)      23  Table 6-18   Encoding Values (Page 00h Byte 139)  24   SFF-8024   Extended Rate Select Compliance Tag Assignment (Page 00h   Byte 141)           25       Table 6-19   Device Technology Description (Page 00h Byte 147)            26  Table 6-20   Transmitter Technology (Page 00h Byte 147 bits 7-4)          27  Table 6-21   Extended Module Code Values (Page 00h Byte 164)  28  Table 6-22   Option Values (Page 00h Bytes 193-195)           29  Table 6-23   Date Codes (Page 00h Bytes 212-219)  30  Table 6-24   Diagnostic Monitoring Type (Page 00h Byte 220)   31  Table 6-25   Enhanced Options (Page 00h Byte 221)             32  Table 6-26   Extended Bit Rate: Nominal (Page 00h Byte 222)   32A Table 6-27   Upper Page 01h Application Select Table          33  Table 6-28   Application Code Structure           34  Table 6-29   Upper Page 03h Memory Map            35  Table 6-30  Management Interface for Cabled Environments       Page 7 Published       SFF-8636 Rev 2.9     Cross Reference of Figures and Tables       2.1       >Rev 2.3   Free Side Device and Channel Thresholds (Page 03h Bytes   128-223)            36       Table 6-31   Optional Equalizer, Emphasis and Amplitude Support (Page            36       Table 6-32   03h Bytes 224-225)   Optional Channel Controls (Page 03h Bytes 226-241)           37  Table 6-33   Output Differential Amplitude Control (Page 03h Bytes   238-239)            38       Table 6-34   Input Equalization (Page 03h Bytes 234-235)      39  Table 6-35   Output emphasis Control (Page 03h Bytes 236-237) 40  Table 6-36   Channel Monitor Masks (Page 03h Bytes 242-251)   41  Table 6-37


Management Interface for Cabled Environments       Page 8 Published       SFF-8636 Rev 2.9    
Foreword     
The development work on this specification was done by the SNIA SFF TWG, an  industry group. Since its formation as the SFF Committee in August 1990, the  membership has included a mix of companies which are leaders across the industry.     When 2 1/2" diameter disk drives were introduced, there was no commonality on  external dimensions e.g. physical size, mounting locations, connector type,  connector location, between vendors. The SFF Committee provided a forum for system  integrators and vendors to define the form factor of disk drives.    During their definition, other activities were suggested because participants in  SFF faced more challenges than the form factors. In November 1992, the charter was  expanded to address any issues of general interest and concern to the storage  industry. The SFF Committee became a forum for resolving industry issues that are  either not addressed by the standards process or need an immediate solution.     In July 2016, the SFF Committee transitioned to SNIA (Storage Networking Industry  Association), as a TA (Technology Affiliate) TWG (Technical Work Group).     Industry consensus is not a requirement to publish a specification because it is  recognized that in an emerging product area, there is room for more than one  approach. By making the documentation on competing proposals available, an  integrator can examine the alternatives available and select the product that is  felt to be most suitable.     SFF meets during the T10 (see www.t10.org) and T11 (see www.t11.org) weeks, and  SSWGs (Specific Subject Working Groups) are held at the convenience of the  participants. Material presented to SFF becomes public domain, and there are no  restrictions on the open mailing of the presented material by Members.     Many of the specifications developed by SFF have either been incorporated into  standards or adopted as standards by ANSI, EIA, JEDEC and SAE.    For those who wish to participate in the activities of the SFF TWG, the signup for  membership can be found at:          http://www.snia.org/sff/join    The complete list of SFF Specifications which have been completed or are currently  being worked on by the SFF Committee can be found at:          http://www.snia.org/sff/specifications  See Doc #: SFF-8000    If you wish to know more about the SFF TWG, the principles which guide the  activities can be found at:          http://www.snia.org/sff/specifications  See Doc #: SFF-8032    Suggestions for improvement of this specification will be welcome, they should be  submitted to:          http://www.snia.org/feedback
前言
该规范的开发工作由SNIA SFF TWG（一个行业组织）完成。自从1990年8月成立SFF委员会以来，其成员包括了各行各业的公司。当引入2 1/2“直径的磁盘驱动器时，外部尺寸（例如物理尺寸，安装位置，连接器类型，连接器位置，供应商之间）没有共同之处，SFF委员会为系统集成商和供应商提供了一个定义表单的论坛在其定义中，提出其他活动，因为SFF的参与者面临比形式因素更多的挑战，1992年11月，该章程扩大到解决存储行业普遍关心的问题，SFF委员会成为解决不符合标准过程或需要立即解决的行业问题的论坛。2016年7月，SFF委员会转为SNIA（存储网络行业协会），作为TA（技术参与）TWG（技术工作）集团）。行业协商一致不是发布规范的要求，因为认识到在新兴产品中rea，有不止一种方法的空间。通过提供有关竞争性提案的文档，集成商可以检查可用的替代方案，并选择感觉最合适的产品。 SFF在T10（见www.t10.org）和T11（见www.t11.org）周会晤，SSWG（特定主题工作组）在参加者方便的时候举行。提交给SFF的材料成为公有领域，对成员提交的材料的公开邮寄也没有限制。 SFF开发的许多规范已被纳入标准，或由ANSI，EIA，JEDEC和SAE标准采用。对于那些希望参加SFF TWG活动的人员，可以在以下网址查阅成员资格：http://www.snia.org/sff/join已完成或正在进行的SFF规格的完整列表SFF委员会的工作可以在以下网站找到：http://www.snia.org/sff/specifications参见文档：SFF-8000如果您想了解更多关于SFF TWG的信息，可以指导活动的原则请参见：http://www.snia.org/sff/specifications参见文档：SFF-8032欢迎对本规范进行改进的建议，应提交至：http://www.snia.org/feedback

Management Interface for Cabled Environments       Page 9 Published       SFF-8636 Rev 2.9          CONTENTS    1       Scope ................................................................ 14    1.1   Copyright ............................................................ 14    1.2   Disclaimer ........................................................... 15  2       References ........................................................... 15    2.1   Industry Documents .................................................... 15    2.2   Sources .............................................................. 15    2.3   Conventions .......................................................... 15    2.4   Abbreviations ........................................................ 16  3       Definitions .......................................................... 17    3.1   Fixed versus Free ..................................................... 17       3.1.1  Fixed ............................................................ 17       3.1.2  Free ............................................................. 17    3.2   Passive Cable ........................................................ 17    3.3   Active Cable ......................................................... 17    3.4   Pluggable Transceiver Module .......................................... 17  4       General Description ................................................... 18    4.1   Fixed-to-Free Side Block Diagram....................................... 18    4.2   Signal Definition ..................................................... 19       4.2.1  SCL .............................................................. 19       4.2.2  SDA .............................................................. 19       4.2.3  Other Physical Layer Signals ....................................... 19    4.3   Physical Cable Assembly Implementation ................................. 19       4.3.1  Direct Attach ..................................................... 19       4.3.2  Separable ......................................................... 19       4.3.3  Management Interface Scope ......................................... 20  5       2-wire Bus Interface .................................................. 21    5.1   Signal Interface...................................................... 21    5.2   2-wire Bus Protocol ................................................... 21       5.2.1  Operational States and State Transition ............................ 21        5.2.1.1   Start ......................................................... 21        5.2.1.2   Stop .......................................................... 21        5.2.1.3   Acknowledge ................................................... 21        5.2.1.4   Clock Stretching ............................................... 21       5.2.2  Reset (Management Interface Only) .................................. 21        5.2.2.1   Power On Reset ................................................. 21        5.2.2.2   Protocol Reset ................................................. 21        5.2.2.3   Reset Signal................................................... 22       5.2.3  Format............................................................ 22        5.2.3.1   Control ....................................................... 22        5.2.3.2   Address and Data ............................................... 22    5.3   Read/Write Operations ................................................. 22       5.3.1  Slave Memory Address Counter (Read and Write Operations) ............ 22       5.3.2  Write Operations (BYTE Write) ...................................... 22       5.3.3  Write Operations (Sequential Write) ................................ 23       5.3.4  Write Operations (Acknowledge Polling) ............................. 23       5.3.5  Read Operations (Current Address Read) ............................. 24       5.3.6  Read Operations (Random Read) ...................................... 24       5.3.7  Read Operations (Sequential Read) .................................. 25    5.4   2-wire Interface Timing ............................................... 26       5.4.1  Timing Diagram .................................................... 26       5.4.2  Timing Parameters ................................................. 27    5.5   Write Operation Restrictions .......................................... 27  6       Memory Map ........................................................... 29    6.1   Overview ............................................................. 29       6.1.1  Required Versus Optional Functionality ............................. 31    6.2   Lower Page 00h........................................................ 32       6.2.1  Identifier ........................................................ 32  Management Interface for Cabled Environments       Page 10 Published       SFF-8636 Rev 2.9         6.2.2  Status Indicators ................................................. 33       6.2.3  Interrupt Flags ................................................... 33       6.2.4  Free Side Device Monitors .......................................... 38       6.2.5  Channel Monitors .................................................. 38       6.2.6  Control Functions ................................................. 40       6.2.7  Rate Select ....................................................... 43        6.2.7.1   No Rate Selection Support ...................................... 44        6.2.7.2   Extended Rate Selection ........................................ 44        6.2.7.3   Rate Selection Using Application Select Tables................... 44       6.2.8  Free Side Device Indicators and Channel Masks ....................... 45       6.2.9  Free Side Device Properties ........................................ 46       6.2.10 Password Entry and Change .......................................... 49       6.2.11 Page Select ....................................................... 49    6.3   Upper Page 00h........................................................ 50       6.3.1  Identifier (00h 128) .............................................. 52       6.3.2  Extended Identifier (00h 129) ...................................... 52       6.3.3  Connector Type (00h 130)........................................... 52       6.3.4  Specification Compliance (00h 131-138) ............................. 53       6.3.5  Encoding (00h 139) ................................................ 54       6.3.6  Nominal Bit Rate (00h 140) ......................................... 54       6.3.7  Extended Rate Select Compliance (00h 141)........................... 54       6.3.8  Length (Standard SM Fiber) -km (00h 142)............................ 54       6.3.9  Length (OM3) (00h 143) ............................................ 55       6.3.10 Length (OM2) (00h 144) ............................................ 55       6.3.11 Length (OM1) or Copper Cable Attenuation (00h 145) .................. 55       6.3.12 Length: Cable Assembly or Optical Fiber (OM4) (00h 146) ............. 55       6.3.13 Device Technology (00h 147) ........................................ 56       6.3.14 Vendor Name (00h 148-163) .......................................... 56       6.3.15 Extended Module Codes (00h 164) .................................... 56       6.3.16 Vendor Organizationally Unique Identifier Field (00h 165-167) ........ 57       6.3.17 Vendor Part Number (00h 168-183) ................................... 57       6.3.18 Vendor Revision Number (00h 184-185) ............................... 57       6.3.19 Wavelength or Copper Cable Attenuation (00h 186-187) ................ 57       6.3.20 Wavelength Tolerance or Copper Cable Attenuation (00h 188-189) ....... 57       6.3.21 Maximum Case Temperature (00h 190) ................................. 58       6.3.22 CC_BASE (00h 191) ................................................. 58       6.3.23 Extended Specification Compliance Codes (00h 192) ................... 58       6.3.24 Options (00h 193-195) ............................................. 58       6.3.25 Vendor Serial Number (00h 196-211) ................................. 60       6.3.26 Date Code (00h 212-219)............................................ 60       6.3.27 Diagnostic Monitoring Type (00h 220) ............................... 60       6.3.28 Enhanced Options (00h 221) ......................................... 61       6.3.29 Check Code Extension (00h 223) ..................................... 61       6.3.30 Vendor Specific (00h 224-255) ...................................... 61    6.4   Upper Page 01h (Optional) ............................................. 62    6.5   Upper Page 02h (Optional) ............................................. 63    6.6   Upper Page 03h (Optional) ............................................. 64       6.6.1  Free Side Device and Channel Thresholds ............................ 64       6.6.2  Optional Equalizer, Emphasis and Amplitude Indicators ............... 66       6.6.3  Optional Channel Controls .......................................... 67       6.6.4  Channel Monitor Masks ............................................. 71    6.7   Upper Page 20h and Upper Page 21h (Optional) ........................... 73       6.7.1  Overview .......................................................... 73       6.7.2  Registers for Page 20h and 21h ..................................... 74        6.7.2.1   Overview ...................................................... 74        6.7.2.2   Latched Alarm/Warning Flags for Monitored Parameters ............. 74        6.7.2.3   Mask Registers for Monitored Parameters ......................... 75        6.7.2.4   Real-Time Value of Monitored Parameters ......................... 76        6.7.2.5   Parameter Configuration Registers ............................... 77  Management Interface for Cabled Environments       Page 11 Published       SFF-8636 Rev 2.9          6.7.2.6   Electrical/Optical Lane Mapping ................................. 80        6.7.2.7   Other Configuration Registers................................... 81        6.7.2.8   Threshold Registers ............................................ 82       6.7.3  Diagrams for PAM4 Monitored Parameters ............................. 82       6.7.4  Detailed Description of New Monitored Parameters for PAM4............ 84        6.7.4.1   SNR ........................................................... 84        6.7.4.2   Residual ISI/Dispersion: ....................................... 84        6.7.4.3   PAM Level Transition Parameter.................................. 84        6.7.4.4   Error Figures.................................................. 84       6.7.5  Detailed Description of New Monitored Parameters for DWDM............ 86        6.7.5.1   TC Current .................................................... 86        6.7.5.2   Laser Frequency ................................................ 86        6.7.5.3   Laser Temperature .............................................. 87           FIGURES  Figure 1-1  Hierarchy of Interface Specifications (Example)        14  Figure 4-1  Common Management Interface Block Diagram              18  Figure 4-2  Direct Attach Cable Assembly Implementation            19  Figure 4-3  Separable Cable Assembly Implementation    20  Figure 4-4  Management Interface Scope     20  Figure 5-1  Write Byte Operation           23  Figure 5-2  Sequential Write Operation     23  Figure 5-3  Current Address Read           24  Figure 5-4  Random Read        25  Figure 5-5  Sequential Address Read Starting at Current Address    25  Figure 5-6  Sequential Address Read Starting with Random Read      26  Figure 5-7  Timing Diagram     26  Figure 6-1  Common Memory Map              30  Figure 6-2: Optical ingress path of Module             83  Figure 6-3: PAM4 vertical slice histogram              83  Figure 6-4: Error rate accumulation intervals          85


Management Interface for Cabled Environments       Page 12 Published       SFF-8636 Rev 2.9             TABLES  Table 5-1  Management Interface timing parameters      27  Table 5-2  Non-Volatile Memory Specification           27  Table 5-3  Writable Memory Blocks          28  Table 6-1  Lower Page 00h Memory Map       32  Table 6-2  Status Indicators (Page 00h Bytes 1-2)      33  Table 6-3  Revision Compliance (Page 00h Byte 1)       33  Table 6-4  Channel Status Interrupt Flags (Page 00h Bytes 3-5)     34  Table 6-5  Free Side Monitor Interrupt Flags (Page 00h Bytes 6-8)  35  Table 6-6  Channel Monitor Interrupt Flags (Page 00h Bytes 9-21)   36  Table 6-7  Free Side Monitoring Values (Page 00h Bytes 22-33)      38  Table 6-8  Channel Monitoring Values (Page 00h Bytes 34-81)        39  Table 6-9  Control Function Bytes (Page 00h Bytes 86-99)           40  Table 6-10  Truth table for enabling power classes (Page 00h Byte 93)          43  Table 6-11  xN_Rate_Select with Extended Rate Selection            44  Table 6-12  Application Select (Page 00h Bytes 89-92 and Bytes 94-97)          44  Table 6-13  Control Mode Definition        45  Table 6-14  Hardware Interrupt Pin Masking Bits (Page 00h Bytes 100-106)       45  Table 6-15  Free Side Device Properties (Page 00h Bytes 108-114)   48  Table 6-16  Upper Page 00h Memory Map      50  Table 6-17  Extended Identifier Values (Page 00h Byte 129)         52  Table 6-18  Specification Compliance Codes (Page 00h Bytes 131-138)            53  Table 6-19  Extended Rate Select Compliance Tag Assignment (Page 00h Byte 141) 54  Table 6-20  Device Technology (Page 00h Byte 147)      56  Table 6-21  Transmitter Technology (Page 00h Byte 147 Bits 7-4)    56  Table 6-22  Extended Module Code Values (Page 00h Byte 164)        57  Table 6-23  Option Values (Page 00h Bytes 193-195)     59  Table 6-24  Date Codes (Page 00h Bytes 212-219)        60  Table 6-25  Diagnostic Monitoring Type (Page 00h Byte 220)         60  Table 6-26  Enhanced Options (Page 00h Byte 221)       61  Table 6-27  Extended Bit Rate: Nominal (Page 00h Byte 222)         61  Table 6-28  Upper Page 01h Application Select Table (AST)          62  Table 6-29  Application Code Structure     62  Table 6-30  Upper Page 03h Memory Map      64  Table 6-31  Free Side Device and Channel Thresholds (Page 03h Bytes 128-223)   64  Table 6-32  Equalizer, Emphasis, Amplitude and Timing (Page 03h Bytes 224-229) 66  Table 6-33  Optional Channel Controls (Page 03h Bytes 230-241)     67  Table 6-34  Output Differential Amplitude Control (Page 03h Bytes 238-239)     69  Table 6-35  Input Equalization (Page 03h Bytes 234-235)            69  Table 6-36  Output emphasis Control (Page 03h Bytes 236-237)       69  Table 6-37  Channel Monitor Masks (Page 03h Bytes 242-251)         71  Table 6-38  Register overview for page 20h             74  Table 6-39  Register overview for page 21h             74  Table 6-40  Latched Alarm/Warning Flags (Page 20h Bytes 128-139)   74  Table 6-41  Interrupt Mask Registers (Page 20h Bytes 140-151)      75  Table 6-42  Real-Time Value Registers (Page 20h Bytes 152-199)     76  Table 6-43  Parameter Configuration Registers (Page 20h Bytes 200-247)         77  Table 6-44  Parameter Configuration Details            79  Table 6-45  Parameter Type Enumeration     79  Table 6-46  Lane Mapping Registers (Table 20h Bytes 248-249)       80  Table 6-47  Lane Mapping Enumeration       80  Table 6-48  Other Configuration Registers (Table 20h Bytes 250-255)            81  Table 6-49  Threshold Registers (Page 21h Bytes 128-255)           82  Table 6-50  Encoding for BER/FER           86


Management Interface for Cabled Environments       Page 13 Published       SFF-8636 Rev 2.9    

1   Scope  
This specification defines a common memory map and protocol that can be used to  manage both 4-channel pluggable transceiver modules and 4-channel managed external  cable interface implementations. Physical layer and mechanical details of the  interface are outside the scope of this document. Memory map details and  communication protocol used to transfer the information are described within this  document. This approach facilitates a common memory map and management interface  for applications with different mechanical, physical layer and otherwise different  implementations. For example, SFF-8449 defines a 4-channel solution which documents  the management interface physical layer, references SFF-8636 to ensure  compatibility with the common memory map and protocol.    This specification does not apply to the CFP MSA family of modules, which use the  MDIO interface and a different memory map.  
1范围
该规范定义了可用于管理4通道可插拔收发器模块和4通道管理外部电缆接口实现的通用存储器映射和协议。 接口的物理层和机械细节不属于本文档的范围。 在本文档中描述了用于传输信息的存储器映射细节和通信协议。 该方法有助于具有不同机械，物理层和其他不同实现的应用的公共存储器映射和管理接口。 例如，SFF-8449定义了一个4通道解决方案，用于记录管理接口物理层，参考SFF-8636，以确保与公共存储器映射和协议的兼容性。 本规范不适用于使用MDIO接口和不同存储器映射的CFP MSA系列模块。

1.1   Copyright  
The SNIA hereby grants permission for individuals to use this document for personal  use only, and for corporations and other business entities to use this document for  internal use only (including internal copying, distribution, and display) provided  that:          
1.   Any text, diagram, chart, table or definition reproduced shall be reproduced in its entirety with no alteration, and,        
2.   Any document, printed or electronic, in which material from this document (or any portion hereof) is reproduced shall acknowledge the SNIA copyright on that material, and shall credit the SNIA for granting permission for its reuse.    Other than as explicitly provided above, there may be no commercial use of this  document, or sale of any part, or this entire document, or distribution of this  document to third parties. All rights not explicitly granted are expressly reserved  to SNIA.    Permission to use this document for purposes other than those enumerated  (Exception) above may be requested by e-mailing copyright_request@snia.org. Please  include the identity of the requesting individual and/or company and a brief  description of the purpose, nature, and scope of the requested use. Permission for  the Exception shall not be unreasonably withheld. It can be assumed permission is granted if the Exception request is not acknowledged within ten (10) business days  of SNIA's receipt. Any denial of permission for the Exception shall include an  explanation of such refusal.
1.1版权所有
SNIA特此授予个人使用本文档仅供个人使用，并且对于公司和其他业务实体仅将本文档仅用于内部使用（包括内部复制，分发和显示），条件是：
1.转载的任何文字，图表，图表，表格或定义，不得以任何形式进行复制，
2.本文件（或其任何部分）复制的任何文件（印刷版或电子版）均应承认SNIA版权的材料，并应授权SNIA授予其重复使用许可。除上述明确规定外，本文件可能没有商业用途，销售任何部分或整个文件，也不得将本文件分发给第三方。没有明确授予的所有权利明确保留给SNIA。允许将本文档用于上述列举的（Exception）以外的目的，可以通过电子邮件copyright_request@snia.org的要求来提出。请包括请求个人和/或公司的身份，并简要说明所要求使用的目的，性质和范围。异常许可不得无理拒绝。如果异常请求在SNIA收到的十（10）个工作日内未被确认，则可以假定允许该权限。任何对异常的拒绝许可应包括对此类拒绝的解释。

1.2   Disclaimer  
The information contained in this publication is subject to change without notice.  The SNIA makes no warranty of any kind with regard to this specification,  including, but not limited to, the implied warranties of merchantability and  fitness for a particular purpose. The SNIA shall not be liable for errors contained  herein or for incidental or consequential damages in connection with the  furnishing, performance, or use of this specification.    Suggestions for revisions should be directed to http://www.snia.org/feedback
1.2免责声明
本出版物中的信息如有更改，恕不另行通知。 SNIA对本规范不作任何形式的保证，包括但不限于适销性和适用于特定用途的隐含保证。 SNIA对本规范中出现的错误或与提供，执行或使用本规范有关的偶然或后果性损害概不负责。 修订建议应该是针对http://www.snia.org/feedback

2   References  
2.1   Industry Documents  
The following interface standards and specifications are relevant to this  Specification.  They can be downloaded from http://www.snia.org/sff/specifications.    
- SFF-8024   SFF Committee Cross Reference to Industry Products  
- INF-8074   SFP (Small Formfactor Pluggable) 1 Gb/s Transceiver  
- SFF-8079   SFP Rate and Application Selection    
- SFF-8431   SFP+ 10 Gb/s and Low Speed Electrical Interface  
- SFF-8436   QSFP+ 10 Gbs 4X Pluggable Transceiver  
- INF-8438   QSFP (Quad Small Formfactor Pluggable) Transceiver  
- SFF-8449   Shielded Cables Management Interface for SAS  
- SFF-8472   Diagnostic Monitoring Interface for Optical Transceivers  
- SFF-8665   QSFP+ 28 Gb/s 4X Pluggable Transceiver Solution (QSFP28)  
- SFF-8679   QSFP+ 4X Base Electrical Specification
2参考文献
2.1行业文件
以下接口标准和规范与本规范相关。 他们可以从http://www.snia.org/sff/specifications下载。
- SFF-8024 SFF委员会交叉参考行业产品
- INF-8074 SFP（小型可插拔）1 Gb / s收发器
- SFF-8079 SFP速率和应用选择
- SFF-8431 SFP + 10 Gb / s和低速电接口
- SFF-8436 QSFP + 10 Gbs 4X可插拔收发器
- INF-8438 QSFP（Quad Small Formfactor Pluggable）收发器
- 用于SAS的SFF-8449屏蔽电缆管理接口
- SFF-8472光收发器诊断监控接口
- SFF-8665 QSFP + 28 Gb / s 4X可插拔收发器解决方案（QSFP28）
- SFF-8679 QSFP + 4X基本电气规格


2.2   Sources  
There are several projects active within the SFF TWG. The complete list of  specifications which have been completed or are still being worked on are listed in  http://www.snia.org/sff/specifications  See Doc #: SFF-8000.

2.3   Conventions  
The English convention of numbering is used (i.e., a comma separates the thousands  and higher multiples, and a period is used as the decimal point). This is  equivalent to the ISO/IEC convention of a space and comma.   
2.2来源
SFF TWG中有几个项目活跃。 已完成或仍在处理的完整规格表列在http://www.snia.org/sff/specifications中，请参见文档编号：SFF-8000。

2.3公约
使用英文编号惯例（即，逗号分隔千位和更高的倍数，并且一个时间段用作小数点）。 这相当于ISO / IEC惯例的空格和逗号。

English French    ISO    0.6     0,6     0.6            1,000   1 000   1 000        1,323,462.9         1 323 462,9         1 323 462.9


Management Interface for Cabled Environments       Page 15 Published       SFF-8636 Rev 2.9    

2.4   Abbreviations  
For the purpose of this SFF Specification the following units and abbreviations  apply:    
AC     Active Cable  
AO     Active Optical cable  
b      binary (suffix to preceding binary based number)  
C      degrees Celsius (thermal unit associated with a value)  
C      Conditional upon another parameter which is optional  
dB     decibel (base 10 logarithmic unit)  
dBm    decibels above one milliwatt (i.e., 10dBm)  
Gbps   gigabits per second (i.e., 10^9 bits per second)  
GHz    gigahertz (i.e., 10^9 cycles per second)  
h      hexadecimal (suffix to preceding hexadecimal based number)  
Hz     hertz (i.e., cycles per second)  
kHz    kilohertz (i.e., 10^3 cycles per second)  
km     kilometer (i.e., 10^3 meters)  
LSB    Least Significant Bit  
m      meter (unit of length)  
mA     milliampere (i.e., 10^-3 amperes)  
Mbps   megabits per second (i.e., 10^6 bits per second)  
MHz    megahertz (i.e., 10^6 cycles per second)  
ms     millisecond (i.e., 10^-3 seconds)  
MSB    Most Significant Bit  
mV     millivolt (i.e., 10^-3 volts)  
mW     milliwatt (i.e., 10^-3 watts)  
nm     nanometer (i.e., 10^-9 meters)  
ns     nanosecond (i.e., 10^-9 seconds)  
O      Optional  
P-P    peak-to-peak  
PAM4   Four-level pulse amplitude modulation  
PC     Passive Cable  
ps     picosecond (i.e., 10^-12 seconds)  
R      Required  
s      second (unit of time)  
SM     Separable Module  
TC     Temperature Controller (e.g. thermo-electric cooler)  
uA     microampere (i.e., 10^-6 amperes)  
um     micrometer (i.e., 10^-6 meters)  
us     microsecond (i.e., 10^-6 seconds)  
uV     microvolt (i.e., 10^-6 volts)  
uW     microwatt (i.e., 10^-6 watts)  
V      volt (unit of electrical potential)  
W      watt (unit of electrical power)   
2.4缩写
为了SFF规范的目的，以下单位和缩写适用：
交流有源电缆
AO有源光缆
b二进制（后缀到前面的二进制数）
摄氏C摄氏度（相关热值单位）
C有条件的另一个参数是可选的
dB分贝（基准10对数单位）
dBm分贝高于1毫瓦（即10dBm）
每秒Gbps千兆比特（即每秒10 ^ 9比特）
GHz GHz（即每秒10 ^ 9个周期）
h十六进制（后缀为前十六进制数）
Hz赫兹（即每秒周期数）
kHz千赫兹（即每秒10 ^ 3个周期）
公里（即10 ^ 3米）
LSB最低有效位
米（单位长）
毫安毫安（即10 ^ -3安培）
每秒Mbps兆比特（即每秒10 ^ 6比特）
MHz兆赫兹（即每秒10 ^ 6个周期）
毫秒（即10 ^ -3秒）
MSB最高有效位
mV毫伏（即10 ^ -3伏特）
mW毫瓦（即10 ^ -3瓦特）
nm纳米（即10 ^ -9米）
纳秒（即10 ^ -9秒）
O可选
P-P峰峰值
PAM4四电平脉冲幅度调制
PC被动电缆
ps皮秒（即10 ^ -12秒）
R必需
秒（单位时间）
SM可分离模块
TC温度控制器（如热电冷却器）
uA微安（即10 ^ -6安培）
um千分尺（即10 ^ -6米）
我们微秒（即10 ^ -6秒）
微伏特（即10 ^ -6伏特）
uW微瓦（即10 ^ -6瓦特）
V伏特（电位单位）
瓦特（电力单位） 
MSB           8-bit Field           LSB     MSB        16-bit Field       LSB     15    14    13   12    11    10     9    8     7     6     5     4     3     2    1     0


Management Interface for Cabled Environments       Page 16 Published       SFF-8636 Rev 2.9    

3   Definitions  
3.1   Fixed versus Free  
3.1.1  Fixed  
The terminology "fixed" is used to describe the gender of the mating side of the  connector that accepts its mate upon mating. This gender is frequently, but not  always, associated with the common terminology "receptacle". Other terms commonly  used are "female" and "socket connector". The term "fixed" is adopted from EIA  standard terminology as the gender that most commonly exists on the fixed end of a  connection, for example, on the board or bulkhead side.
3定义
3.1固定与免费
3.1.1修正
术语“固定”用于描述在交配时接受其配对的连接器的配合侧的性别。 这个性别往往并不总是与常用术语“容器”有关。 常用的其他术语是“母”和“插座连接器”。 “固定”一词从EIA标准术语中被采用为最常见于连接固定端的性别，例如在板或隔板侧。

3.1.2  Free  
The terminology "free" is used to describe the gender of the mating side of the  connector that penetrates its mate upon mating. This gender is frequently, but not  always, associated with the common terminology "plug". Other terms commonly used  are "male" and "pin connector". The term "free" is adopted from EIA standard  terminology as the gender that most commonly exists on the free end of a  connection, for example, on the cable side.

3.2   Passive Cable  
In this specification, a passive cable only requires power to operate the  management interface circuitry.

3.3   Active Cable  
In this specification, an active cable requires power for circuitry that is  integral to any of the TX/RX high speed serial channels supported by the cable. In  addition, the active cable requires power to operate the management interface.

3.4   Pluggable Transceiver Module  
In this specification, a pluggable transceiver module requires power for the  management interface and for the circuitry integral to the TX/RX high speed serial  channels supported by the module. The module also has a media dependent interface  (MDI), such as a duplex single mode fiber or a parallel multimode fiber connector          .  The high speed electrical interface of the module may contain equalizers and  retimers (CDRs) which are managed by registers defined in this management interface  specification.
3.1.2免费
术语“自由”用于描述在交配时穿透其配偶的连接器的配合侧的性别。这个性别是常见的，但不总是与常用术语“插头”相关联。常用的其他术语是“雄”和“针连接器”。从“环境影响评估”标准术语中可以看出，“自由”一词作为连接自由端最常见的性别，例如电缆方面。

3.2被动电缆
在本说明书中，无源电缆仅需要电力来操作管理接口电路。

3.3有源电缆
在本说明书中，有源电缆需要与由电缆支持的任何TX / RX高速串行通道集成的电路供电。此外，有源电缆需要电源来操作管理接口。

3.4可插拔收发模块
在本说明书中，可插拔收发器模块需要用于管理接口的电源以及与模块支持的TX / RX高速串行通道集成的电路。该模块还具有媒体相关接口（MDI），例如双工单模光纤或并行多模光纤连接器。模块的高速电接口可以包含由本管理接口规范中定义的寄存器管理的均衡器和重新定时器（CDR）。

4   General Description   
The common management interface provides a method for the fixed side to determine  the characteristics and status of the free side. In some implementations, the  interface also provides a mechanism to control the operation of the free side  circuitry. For the case where the free side is a cable, the fixed side can  determine if the cable is passive, active copper, or active optical. For the case  where the free side is a transceiver module, the fixed side can determine if the  module is single mode, multimode or copper and which transmission standards are  supported. Parameters such as supplier, part number, propagation delay and loss  (for passive cables) can also be determined.

4.1   Fixed-to-Free Side Block Diagram  
Note, in Figure 4-1, the limitations in scope of SFF-8636 in the fixed-to-free side  management interface.
4一般说明
公共管理界面提供了一种固定方法来确定自由方面的特征和状态。 在一些实现中，接口还提供了一种控制自由侧电路的操作的机构。 对于自由侧为电缆的情况，固定侧可以确定电缆是否为被动，有源铜缆或有源光纤。 对于自由端是收发器模块的情况，固定侧可以确定模块是单模，多模还是铜，以及支持哪些传输标准。 还可以确定供应商，部件号，传播延迟和损耗等参数（用于无源电缆）。

4.1无固定侧框图
注意，在图4-1中，SFF-8636在固定到侧边管理界面的范围有限制。

         WITHIN THE SCOPE OF SFF-8636

   FIXED SIDE          FREE SIDE MANAGEMENT   MANAGEMENT      INTERFACE    INTERFACE              TIMING            MEMORY      TIMING              DIAGRAM    DIAGRAM               MAP

          2-WIRE MANAGEMENT          2-WIRE           INTERFACE PROTOCOL          DEVICE

          2-WIRE MANAGEMENT         INTERFACE PHYSICAL LAYER

        ADDITIONAL SIGNALS  IMPLEMENTATION          MAY INCLUDE:  IMPLEMENTATION  SPECIFIC TIMING          INTERRUPT     SPECIFIC TIMING     DIAGRAMS           MODULE PRESENT     DIAGRAMS            MODULE SELECT              LOW POWER


   OPTICAL OR     FIXED SIDE  ELECTRICAL            FREE SIDE     SERDES     HIGH SPEED SERDES     INTERFACE    PHYSICAL INTERFACE      LAYER     INTERFACE

   FIXED SIDE            FREE SIDE  POWER SUPPLY   COMMON POWER SUPPLY     INTERFACE     POWER   INTERFACE   SUPPLY NETS

    ISOLATED        POWER    SUPPLY NETS        FIGURE 4-1  COMMON MANAGEMENT INTERFACE BLOCK DIAGRAM

Management Interface for Cabled Environments       Page 18 Published       SFF-8636 Rev 2.9    


4.2   Signal Definition  
The 2-wire management interface shall include the following physical layer signals.

4.2.1  SCL  
2-wire interface clock.

4.2.2  SDA  
2-wire interface data.
4.2信号定义
2线管理接口应包含以下物理层信号。

4.2.1 SCL
2线接口时钟。

4.2.2 SDA
2线接口数据。

4.2.3  Other Physical Layer Signals  
Additional physical layer signals such as power, module present, interrupt, reset  and low-power mode may be implemented but are beyond the scope of SFF-8636. Memory  map parameters may reference physical layer signals other than SCL and SDA to  reserve space but these details are beyond the scope of this specification.

4.3   Physical Cable Assembly Implementation  
4.3.1  Direct Attach  
The interconnect implementation may be a direct attach passive, active copper or  optical cable interconnect.
4.2.3其他物理层信号
可以实现附加的物理层信号，如电源，模块存在，中断，复位和低功耗模式，但超出了SFF-8636的范围。 存储器映射参数可以引用除SCL和SDA之外的物理层信号来保留空间，但这些细节超出了本规范的范围。

4.3物理电缆组件的实现
4.3.1直接连接
互连实现可以是直接连接无源，有源铜缆或光缆互连。

         FREE SIDE

           FREE SIDE

                FIXED SIDE


                 FIGURE 4-2  DIRECT ATTACH CABLE ASSEMBLY IMPLEMENTATION

4.3.2  Separable  

4.3.3  Management Interface Scope  
The scope of the management and active cable power interfaces is limited. Note that  management and power interfaces do not extend from one free side end of the cable  to the other.     
4.3.2可分离

4.3.3管理界面范围
管理和有源电缆接口的范围有限。 请注意，管理和电源接口不会从电缆的一个自由端延伸到另一端。


FIXED            FREE  FREE FIXED    SIDE SIDE             SIDE  SIDE


      MANAGEMENT            MANAGEMENT        INTERFACE              INTERFACE

         POWER      POWER         INTERFACE              INTERFACE

      HIGH SPEED     SERIAL INTERFACE               FIGURE 4-4  MANAGEMENT INTERFACE SCOPE


Management Interface for Cabled Environments       Page 20 Published       SFF-8636 Rev 2.9    

5   2-wire Bus Interface  
5.1   Signal Interface  
The 2-wire serial interface shall consist of a master and slave. The fixed side  shall be the master and the free side shall be the slave. Control and data are  transferred serially. The master shall initiate all data transfers. Data can be  transferred from the master to the slave and from the slave to the master. The 2- wire interface shall consist of clock (SCL) and data (SDA) signals.    The master utilizes SCL to clock data and control information on the 2         -wire bus.  The master and slave shall latch the state of SDA on the positive transitioning  edge of SCL.     The SDA signal is bi-directional. During data transfer, the SDA signal shall  transition when SCL is low. A transition on the SDA signal while SCL is high shall  indicate a stop or start condition.

5.2   2-wire Bus Protocol  
5.2.1  Operational States and State Transition  
5.2.1.1    Start  
A high-to-low transition of SDA with SCL high is a START condition. All          2-wire bus  operations shall begin with a START condition.

5.2.1.2    Stop  
A low-to-high transition of SDA with SCL high is a STOP condition. All 2-wire bus  operations shall end with a STOP condition

5.2.1.3    Acknowledge  
After sending each 8-bit word, the side driving the 2-wire bus releases the SDA  line for one bit time, during which the monitoring side of the         2-wire bus is  allowed to pull SDA low (zero) to acknowledge (ACK) that it has received each word.  Write data operations shall be acknowledged by the slave for all bytes. Read data  operations shall be acknowledged by the master for all but the final byte read, for  which the master shall respond with a non-acknowledge (NACK) by permitting SDA to  remain high and followed by a STOP.

5.2.1.4    Clock Stretching  
To extend the transfer the slave asserts clock low. This can be used by the slave  to delay completion of the operation.
5个2线总线接口
5.1信号接口
2线串行接口应由主机和从机组成。固定侧应为主，自由侧为奴隶。控制和数据连续传输。主人应启动所有数据传输。数据可以从主机传输到从机，从从机传输到主机。 2线接口应由时钟（SCL）和数据（SDA）信号组成。主机利用SCL在2线总线上记录数据和控制信息。主器件和从器件将在SCL的正转换边沿锁存SDA状态。 SDA信号是双向的。在数据传输期间，当SCL为低电平时，SDA信号将转换。当SCL为高电平时，SDA信号的转换将指示停止或启动条件。

5.2 2线总线协议
5.2.1业务国家和国家过渡
5.2.1.1开始
SDA与SCL高电平的高到低转换是START条件。所有2线总线操作应以启动条件开始。

5.2.1.2停止
具有SCL高电平的SDA从低到高的转换是停止条件。所有2线总线操作应以停止条件结束

5.2.1.3确认
在发送每个8位字之后，驱动2线总线的一侧将SDA线释放一段时间，在此期间允许2线总线的监控端将SDA拉低（零）以确认（ACK）它已经收到每个单词。写数据操作应由从器件为所有字节确认。读取数据操作应由主机确认，除了最终字节读取之外，主器件应通过允许SDA保持高电平并随后进行STOP操作，通过不应答（NACK）进行响应。

5.2.1.4时钟拉伸
要扩展传输，从机将低电平置为低电平。这可以由从属设备来延迟操作的完成。


5.2.2  Reset (Management Interface Only)  
5.2.2.1    Power On Reset  
The interface shall enter a reset state upon loss of power. After power is  returned, the interface shall transition from the reset state within a time period  that is beyond the scope of this document.

5.2.2.2    Protocol Reset  
Synchronization issues may cause the master and slave state machines to disagree on  the specific bit location currently being transferred, the type of operation or  even if an operation is in progress. The 2-wire interface protocol has no  explicitly defined reset mechanism. The following procedure may force completion of  the current operation and cause the slave to release SDA.        
a) The master shall provide up to nine SCL clock cycle (drive low, then high) to the slave.      
b) The master shall monitor SDA while SCL is high on each cycle.      
c) If the slave releases SDA, it will be high and the master shall initiate a START operation.  
d) If SDA remains low after a full nine clock cycles the protocol reset has failed.

5.2.2.3    Reset Signal    
Some implementations may include a reset pin. If provided, upon assertion of the  reset pin the free side shall transition to the reset state. The delay for the  state transition is beyond the scope of this document.
5.2.2复位（仅限管理接口）
5.2.2.1上电复位
接口在断电后应进入复位状态。电源返回后，界面将在超出本文档范围的时间段内从复位状态转变。

5.2.2.2协议复位
同步问题可能导致主和从状态机在当前正在传输的特定位位置，操作类型或操作进行中不同意。 2线接口协议没有明确定义的复位机制。以下过程可能会强制完成当前操作，并使从站释放SDA。
a）主机应为从机提供最多9个SCL时钟周期（驱动低电平，然后为高电平）。
b）主站应在每个周期的SCL为高电平时监视SDA。
c）如果从器件释放SDA，则它将为高电平，并且主器件将启动START操作。
d）如果SDA在完整的9个时钟周期后保持低电平，则协议复位失败。

5.2.2.3复位信号
一些实现可以包括复位引脚。如果提供，则在断开复位引脚时，自由端将转换到复位状态。国家转型的延迟超出了本文件的范围。


5.2.3  Format  
5.2.3.1    Control  
After the start condition, the first 8-bit word of a 2-wire bus operation shall  consist of '1010000' followed by a read/write control bit. The least significant bit indicates if the operation is a data read or write. A  read operation is performed if this bit is high and a write operation is executed  if this bit is set low. Upon completion of the control word transmission the slave  shall assert the SDA signal low to acknowledge delivery (ACK) of the  control/address word.

5.2.3.2    Address and Data  
Following the read/write control bit, addresses and data words are transmitted in  8-bit words. Data is transferred with the most significant bit (MSB) first.
5.2.3格式
5.2.3.1控制
在启动条件之后，2线总线操作的第一个8位字由“1010000”，后跟一个读/写控制位组成。 最低有效位表示操作是否是数据读取或写入。 如果该位为高，则执行读操作，如果该位置低，则执行写操作。 在完成控制字传输后，从机将SDA信号置为低电平，以确认控制/地址字的传送（ACK）。

5.2.3.2地址和数据
在读/写控制位之后，以8位字传输地址和数据字。 首先用最高有效位（MSB）传输数据。

5.3   Read/Write Operations  
5.3.1  Slave Memory Address Counter (Read and Write Operations)  
All 2-wire slaves maintain an internal data word address counter containing the  last address accessed during the latest read or write operation, incremented by  one. The address counter is incremented whenever a data word is received or sent by  the slave. This address remains valid between operations as long as power to the  slave is maintained. Upon loss of power to or reset of the free side device, the  slave address counter contents may be indeterminate. The address roll-over during  read and writes operations is from the last byte of the 128-byte memory page to the  first byte of the same page.

5.3.2  Write Operations (BYTE Write)  
A write operation requires an 8-bit data word address following the device address  write word (10100000) and acknowledgement. Upon receipt of this address, the slave  shall again respond with a zero (ACK) to acknowledge and then clock in the first 8- bit data word. Following the receipt of the 8-bit data word, the slave shall output  a zero (ACK) and the master must terminate the write sequence with a STOP condition  for the write cycle to begin. If a START condition is sent in place of a STOP  condition (i.e. a repeated START per the 2-wire interface specification) the write  is aborted and the data received during that operation is discarded. Upon receipt  of the proper STOP condition, the slave enters an internally timed write cycle,  tWR, to internal memory. The slave disables its management interface input during  this write cycle and shall not respond or acknowledge subsequent commands until the  internal memory write is complete.     Note that 2-wire interface 'Combined Format' using repeated START conditions is not  supported on write commands.
5.3读/写操作
5.3.1从机存储器地址计数器（读写操作）
所有2线从站维护一个内部数据字地址计数器，其中包含在最近读或写操作期间访问的最后一个地址，增加1。每当从站接收或发送数据字时，地址计数器递增。只要维护从站的电源，该地址在操作之间保持有效。在自由侧设备断电或复位时，从地址计数器的内容可能是不确定的。读写操作中的地址翻转是从128字节的内存页的最后一个字节到同一页的第一个字节。

5.3.2写操作（BYTE Write）
写操作需要在器件地址写字（10100000）之后的8位数据字地址和确认。在接收到该地址后，从机将再次以零（ACK）响应确认，然后在第一个8位数据字中进行时钟。在接收到8位数据字之后，从器件将输出零（ACK），并且主器件必须以写入周期开始的STOP条件终止写入序列。如果发送START条件代替STOP条件（即按照2线接口规范重复START），则中止写入，并且丢弃在该操作期间接收到的数据。在收到正确的STOP条件后，从器件将内部定时写入周期tWR输入到内部存储器。在该写周期期间，从器件禁止其管理接口输入，并且在内部存储器写入完成之前不会响应或确认后续命令。请注意，写命令不支持使用重复START条件的2线接口“组合格式”。

Management Interface for Cabled Environments       Page 22 Published       SFF-8636 Rev 2.9         BYTE OFFSET          CONTROL WORD     DATA WORD ( i )        ADDRESS

 M   A S     W   S T     R        S   T A M L I   M   L   M   L    T   E R S S T   S   S    S  S    O   R T B B E   B   B    B  B    P       1 0  1 0 0 0  0 0 0 X  X X X X  X X X 0  X X X X  X X X X  0

  S   L   A         A       A        A   V         C       C        C   E         K       K        K

                FIGURE 5-1  WRITE BYTE OPERATION

5.3.3  Write Operations (Sequential Write)  
The 2-wire slave shall support up to a 4 sequential byte write without repeatedly  sending slave address and memory address information. A sequential write is  initiated the same way as a single byte write, but the host master does not send a  stop condition after the first word is clocked in. Instead, after the slave  acknowledges receipt of the first data word, the master can transmit up to three  more data words. The slave shall send an acknowledge after each data word received.  The master must terminate the sequential write sequence with a STOP condition or  the write operation shall be aborted and data discarded. Note that 2-wire interface  'combined format' using repeated START conditions is not supported on write  commands.
5.3.3写操作（顺序写）
2线从机应支持最多4个连续字节写操作，而不会重复发送从机地址和存储器地址信息。 以与单字节写入相同的方式启动顺序写入，但主机主机在第一个字进行时钟后不发送停止条件，而是在从机确认接收到第一个数据字后，主机可以发送 再三个数据字。 在接收到每个数据字后，从机应发送确认。 主机必须以停止条件终止顺序写入序列，否则写操作将中止并丢弃数据。 请注意，写命令不支持使用重复启动条件的2线接口“组合格式”。


         BYTE OFFSET        CONTROL WORD     DATA WORD ( i ) DATA WORD ( i + 1 ) DATA WORD ( i + 2 ) DATA WORD ( i + 3 )           ADDRESS

 M  A S           W  S T           R                S  T A M        L I  M          L  M           L  M          L   M          L  M           L  T  E R S        S T  S          S  S           S  S          S   S          S  S           S  O  R T B        B E  B          B  B           B  B          B   B          B  B           B  P     1 0 1 0 0 0 0 0 0 X X X X X X X X 0 X X X X X X X X 0 X X X X X X X X 0 X X X X X X X X 0 X X X X X X X X 0

 S  L  A   A  A A  A  A A  V   C  C C  C  C C  E   K  K K  K  K K

              FIGURE 5-2  SEQUENTIAL WRITE OPERATION

5.3.4  Write Operations (Acknowledge Polling)  
Once the slave internally timed write cycle has begun (and inputs are being ignored  on the bus) acknowledge polling can be used to determine when the write operation is complete. This involves sending a START condition followed by the device address  word. Only if the internal write cycle is complete shall the slave respond with an  acknowledge to subsequent commands, indicating read or write operations can  continue.

5.3.5  Read Operations (Current Address Read)  
A current address read operation requires only the slave address read word  (10100001) be sent. Once acknowledged by the slave, the current address data word  is serially clocked out. The transfer is terminated when the master responds with a  NACK and a STOP instead of an acknowledge.
5.3.4写操作（应答查询）
一旦从站内部定时写入周期已经开始（并且总线上的输入被忽略）确认轮询可用于确定写入操作何时完成。 这涉及发送START条件，后跟设备地址字。 只有当内部写周期完成时，从机应答后续命令，表明读或写操作可以继续。

200新X-45新新新新新新新新新新新新新新新新旗新新旗新新旗新新旗新旗
当前地址读操作只需要发送从地址读字（10100001）。 一旦被从机确认，当前的地址数据字被串行输出。 当主机响应NACK和STOP而不是确认时，转移终止。

      CONTROL WORD

            M             A S             S T     R         N S             T A M L E         A T             E R S S A         C O             R T B B D         K P      1 0 1 0 0  0 0 1 0 X  X X X X  X X X 1

            S             L             A         A M   L             V         C S   S             E         K B   B

               DATA WORD ( i )                   FIGURE 5-3  CURRENT ADDRESS READ

5.3.6  Read Operations (Random Read)  
A random read operation requires a dummy write operation to load in the target byte  address. This is accomplished by the following sequence: The target 8-bit data word  address is sent following the device address write word (10100000) and acknowledged  by the slave. The master then generates another START condition (aborting the dummy  write without incrementing the counter) and a current address read by sending a  device read address (10100001). The slave acknowledges the device address and  serially clocks out the requested data word. The transfer is terminated when the  master responds with a NACK and a STOP instead of an acknowledge.
5.3.6读操作（随机读）
随机读取操作需要伪写入操作来加载目标字节地址。 这通过以下顺序完成：目标8位数据字地址在器件地址写入字（10100000）之后发送并由从器件确认。 然后，主机产生另一个START条件（中止虚拟写入而不递增计数器）和通过发送设备读取地址（10100001）读取的当前地址。 从机确认设备地址并对所请求的数据字进行串行计时。 当主机响应NACK和STOP而不是确认时，转移终止。

Management Interface for Cabled Environments       Page 24 Published       SFF-8636 Rev 2.9

       BYTE OFFSET  CONTROL WORD   CONTROL WORD          ADDRESS

      M       A S   W          S       S T    R         T    R       N  S       T A M            L I   M L   A M            L E       A  T       E R S           S  T   S S   R S            S A       C O       R T B           B  E   B B   T B            B D       K  P           1 0 1 0 0 0  0 0 0 X X X X X X X X 0   1 0  1 0 0 0 0 1 0 X X X X X X X X  1

      S       L       A        A     A        A M L       V        C     C        C S S       E        K     K        K B B

          DATA WORD ( i )                  FIGURE 5-4  RANDOM READ

5.3.7  Read Operations (Sequential Read)  
Sequential reads are initiated by either a current address read or a random address  read. To specify a sequential read, the master responds with an acknowledge  (instead of a STOP) after each data word. As long as the slave receives an  acknowledge, it shall serially clock out sequential data words. The transfer is  terminated when the master responds with a NACK and a STOP instead of an  acknowledge.
5.3.7读操作（顺序读）
顺序读取由当前地址读取或随机地址读取启动。 要指定顺序读取，主器件在每个数据字之后响应一个确认（而不是一个STOP）。 只要从设备收到确认信号，它将按顺序排列顺序数据字。 当主机响应NACK和STOP而不是确认时，转移终止。

           CONTROL WORD

    M     A  S     S  T    R             N S     T  A M            L E         A       A       A T     E  R S            S A         C       C       C O     R  T B            B D         K       K       K P          1 0 1 0  0 0 0 1 0  X X X X X  X X X 0 X  X X X X X  X X 0 X X  X X X X X  X 1

    S     L     A         A M   L   M   L   M   L     V         C  S  S   S   S   S   S     E         K  B  B   B   B   B   B

       DATA WORD ( i )    DATA WORD ( i+1 )   DATA WORD ( i+2)         FIGURE 5-5  SEQUENTIAL ADDRESS READ STARTING AT CURRENT ADDRESS


Management Interface for Cabled Environments       Page 25 Published       SFF-8636 Rev 2.9

          BYTE OFFSET          CONTROL WORD    CONTROL WORD            ADDRESS

    M     A S          W    S     S T          R    T           R    N S     T A M       L I M          L  A M       L E  A            A A T     E R S       S T S          S  R S       S A  C            C            C O     R T B       B E B          B  T B       B D  K            K K P        1 0 1 0 0 0 0 0 0 X X X X X X X X 0 1 0 1 0 0 0 0 1 0 X X X X X X X X 0 X X X X X X X X 0 X X X X X X X X 1

    S     L     A  A            A  A M         L  M          L M          L     V  C            C  C S         S  S          S  S         S     E  K            K  K B         B  B          B  B         B

              DATA WORD ( i ) DATA WORD ( i+1 ) DATA WORD ( i+2 )           FIGURE 5-6  SEQUENTIAL ADDRESS READ STARTING WITH RANDOM READ

5.4   2-wire Interface Timing  
5.4.1  Timing Diagram
5.4 2线接口时序
5.4.1时序图

                   FIGURE 5-7  TIMING DIAGRAM


Management Interface for Cabled Environments       Page 26 Published       SFF-8636 Rev 2.9    5.4.2  Timing Parameters         TABLE 5-1  MANAGEMENT INTERFACE TIMING PARAMETERS            Parameter  Symbol       Min   Max   Unit          Conditions     Clock  Frequency   fSCL         0    400   kHz        Clock Pulse Width Low          tLOW        1.3          us        Clock Pulse Width High        tHIGH        0.6          us        Time bus free before           tBUF        20           us   Between STOP and START     new transmission can     and between ACK and     start        Restart     START Hold Time  tHD.STA       0.6          us        START Set-up Time            tSU.STA       0.6          us        Data In Hold Time            tHD.DAT        0           us        Data in Set-up Time          tSU.DAT       0.1          us        Input Rise Time   tR.400 300    ns   From (VIL,MAX-0.15) to     (400 kHz)    (VIH, MIN +0.15)     Input Fall Time   tF.400 300    ns   From (VIH,MIN + 0.15)     (400 kHz)    to (VIL,MAX - 0.15)     STOP Set-up Time tSU.STO       0.6          us        Serial Interface Clock     T_clock_hold          500    us   Maximum time the slave     Holdoff  (Clock          may hold the SCL line     Stretching)              low before continuing      with a read or write      operation               TABLE 5-2  NON-VOLATILE MEMORY SPECIFICATION          Parameter          Symbol      Min    Max     Unit Conditions     Complete Single           tWR   40      ms      Complete (up to) 4-byte     or Sequential           Write     Write     Endurance (Write      50,000          cycles    70C     Cycles)

5.5   Write Operation Restrictions  
The 1-byte locations shall be written with single byte write operations, and those  >1 byte may be written with multi-byte write operations. The contents of writable  memory blocks defined in Table 5-3, except Page 02h, are volatile with all bits set to zero at power on.
5.5写操作限制
1字节位置应写入单字节写操作，而> 1字节可以写入多字节写操作。 除了页面02h之外，表5-3中定义的可写存储器块的内容是易失性的，所有位在通电时将所有位设置为零。

         TABLE 5-3  WRITABLE MEMORY BLOCKS      Byte    # Bytes    Operation  Description   Page 00h               Volatile      86         1     Read/Write   Control Register      87         1     Read/Write   Rx Rate select Register      88         1     Read/Write   Tx Rate select Register    89-92        4     Read/Write   Software Application Select per SFF-8079, Rx            channels      93         1     Read/Write   High Power Class Enable / Power Set / Power Override    94-97        4     Read/Write   Software Application Select per SFF-8079, Tx            channels      98         1     Read/Write   Tx and Rx CDR Controls      99         1     Read/Write   Reserved   100-104       5     Read/Write   Hardware Interrupt Pin Masking Bits   105-106       2     Read/Write   Vendor Specific     107         1     Read/Write   Reserved   111-112       2     Read/Write   Assigned for use by PCI Express   115-118       4     Read/Write   Reserved   119-122       4     Write-Only   Password Change Entry Area (Optional)   123-126       4     Write-Only   Password Entry Area (Optional)     127         1     Read/Write   Page Select Byte   Page 02h              Non-Volatile   128-255     128     Read/Write   User Writable Memory    Page 03h               Volatile   226-241      16     Read/Write   Optional Channel Controls    242-251      10     Read/Write   Channel Monitor Masks    252-255       4     Read/Write   Reserved   Page 20h               Volatile   140-151      12     Read/Write   Interrupt mask bits for monitored parameters     250         1     Read/Write   Counters reset function


Management Interface for Cabled Environments       Page 28 Published       SFF-8636 Rev 2.9    


6   Memory Map  
6.1   Overview  
The memory map is utilized for status, ID, monitoring and control functions.     The map is arranged into a single lower page address space of 128 bytes and  multiple upper address pages. This structure permits timely access to addresses in  the lower page such as interrupt flags and monitors. Less time critical entries  such as serial ID information and threshold settings are available with the page  select function. Data used for interrupt handling is located in         Lower Page 00h to  enable single block read operations for time critical data.    Upper Page 01h and Upper Page 02h are optional. Upper Page 01h allows  implementation of application select table while Upper Page 02h provides a user  read/write space. Implementation of these two pages is optional. Lower and Upper  Page 00h are always implemented. Page 03h is required if Page 00h Byte 2 bit 2 is  low.    Upper pages 20h-21h contain support for additional monitored parameters for modules  that have PAM4 modulation and/or have optical transmission at 2 wavelengths on a  DWDM grid. Page 20h provides the alarms, warnings, masks, parameter values and  configuration. Page 21h provides the alarm and warning thresholds. Pages 20h and  21h are required if Page 00 Byte 195 bit 0 is high.    Pages 22-7Fh are reserved for future use. Writing the value of a non-supported page  shall not be accepted by the transceiver. The Page Select byte shall revert to 0  and read/write operations shall be to Upper Page 00h. Pages 04-1Fh and 80-FFh are  for vendor specific functions.
6记忆图
6.1概述
存储器映射用于状态，ID，监视和控制功能。该地图被排列成128字节和多个高地址页的单个较低页地址空间。这种结构允许及时访问下面的地址，例如中断标志和监视器。较少的时间关键条目（如串行ID信息和阈值设置）可用于页面选择功能。用于中断处理的数据位于下页00h，以便对时间关键数据进行单块读操作。上页01h和上页02h是可选的。上页01h允许应用程序选择表的实现，而Upper Page 02h提供用户读/写空间。这两个页面的实现是可选的。始终执行下，上页00h。如果第00h字节2位2为低，则为03h。上页20h-21h包含对具有PAM4调制和/或在DWDM网格上具有2个波长的光传输的模块的附加监视参数的支持。 Page 20h提供警报，警告，掩码，参数值和配置。 Page 21h提供警报和警告阈值。如果页面00字节195位0为高，则需要页面20h和21h。第22-7Fh页保留供将来使用。写入不支持页面的值不能被收发器所接受。页面选择字节应恢复为0，读/写操作应为上页00h。页面04-1Fh和80-FFh适用于供应商特定的功能。


Management Interface for Cabled Environments       Page 29 Published       SFF-8636 Rev 2.9          No. of           From    To        Content         bytes       Type      2-Wire Serial Address 1010000x    Lower Page 00h           0       2    ID and Status         3      Read-Only           3      21    Interrupt Flags (Clear on read)   19     Read-Only           22     33    Free Side Device Monitors         12     Read-Only           34     81    Channel Monitors      48     Read-Only           82     85    Reserved              4      Read-Only           86     99    Control   14     Read/Write          100     106   Free Side Interrupt Masks         7      Read/Write          107     107   Reserved              1      Read/Write          108     110   Free Side Device Properties       3      Read-Only          111     112   Assigned to PCI Express           2      Read/Write          113     114   Free Side Device Properties       2      Read-Only          115     118   Reserved              4      Read/Write          119     122   Optional Password Change          4      Write-Only          123     126   Optional Password Entry           4      Write-Only          127     127   Page Select Byte      1      Read/Write

               Upper Page 00h           128    128   Identifier            1      Read-Only           129    191   Base ID Fields        63     Read-Only           192    223   Extended ID           32     Read-Only           224    255   Vendor Specific ID    32     Read-Only

            Page 01h  (Optional)           128    128   CC_APPS   1      Read-Only           129    129   AST Table Length (TL)             1      Read-Only           130    131   Application Code Entry 0          2      Read-Only           132    133   Application Code Entry 1          2      Read-Only           134    253   Other entries        120     Read-Only           254    255   Application Code Entry TL         2      Read-Only

            Page 02h  (Optional)           128    255   User EEPROM Data     128     Read/Write

            Page 03h (Optional)           128    175   Free Side Device Thresholds       48     Read-Only           176    223   Channel Thresholds    48     Read-Only           224    229   Tx EQ, Rx Output and TC Support   6      Read-Only           230    241   Channel Controls      12     Read/Write           242    251   Channel Monitor Masks             10     Read/Write           252    255   Reserved              4      Read/Write

        Pages 04h-1Fh  (Optional)           128    255   Vendor Specific      128     Read/Write

        Pages 20h-21h  (Optional)           128    255   PAM-4 and WDM Features           128     Read/Write

        Pages 22h-7Fh  (Optional)           128    255   Reserved             128     Read/Write

        Pages 80h-FFh  (Optional)           128    255   Vendor Specific      128     Read/Write           FIGURE 6-1  COMMON MEMORY MAP


Management Interface for Cabled Environments       Page 30 Published       SFF-8636 Rev 2.9      


Note: Unless specifically stated otherwise, all informative ID fields must contain  accurate data. Using a value of 0 to indicate a field is unspecified (as is common  in the SFP definition) is not permitted. Reserved memory locations are to be filled  with logic zeros in all bit locations for reserved bytes, and in reserved bit  locations for partially specified byte locations.
注意：除非另有说明，所有信息ID字段必须包含准确的数据。 不允许使用值0表示字段未指定（如SFP定义中常见的）。 保留的存储器位置将在保留字节的所有位位置以及用于部分指定字节位置的保留位位置中填充逻辑零。


6.1.1  Required Versus Optional Functionality  
The memory map tables contained within this section include columns for passive  cables (PC), active cables (AC), active optical cables (AO) and separable modules  (SM). Depending on the free side device type, some common memory map parameters are  optional. In each column, one of three options is specified: required (R), optional  (O) or conditional upon another parameter which is optional (C).  Entries with a  dash (-) indicate that whether the byte or bit is required is not relevant.
6.1.1必需与可选功能
本节包含的存储器映射表包括无源电缆（PC），有源电缆（AC），有源光缆（AO）和可分离模块（SM））的列。 根据自由端设备类型，一些常见的内存映射参数是可选的。 在每列中，指定了以下三个选项之一：必需（R），可选（O）或另选参数（C）。 带有破折号（ - ）的条目表示字节或位是否必需是不相关的。


Management Interface for Cabled Environments       Page 31 Published       SFF-8636 Rev 2.9    




6.2   Lower Page 00h  
The 128 bytes of Lower Page 00h are used to access a variety of measurement,  diagnostic and control functions. In addition, a mechanism to select upper memory  map pages is provided. This portion of the address space is always directly  addressable and thus is chosen for monitoring and control functions that may need  to be repeatedly accessed.       
6.2下页00h
下页00h的128字节用于访问各种测量，诊断和控制功能。 另外，提供了选择上位存储器映射页的机制。 地址空间的这一部分总是可直接寻址，因此被选择用于可能需要重复访问的监视和控制功能。

TABLE 6-1  LOWER PAGE 00H MEMORY MAP       Byte  Description         Type           PC    AC   AO    SM         0      Identifier (See SFF-8024  Read-Only         R     R    R     R    Transceiver Management)        1-2     Status        Read-Only           See Table 6-2       3-21     Interrupt Flags           Read-Only           See Table 6-4,              Table 6-5 and                 Table 6-6       22-33    Free Side Device Monitors Read-Only           See Table 6-7       34-81    Channel Monitors          Read-Only           See Table 6-8       82-85    Reserved      Read-Only      -       86-98    Control       Read/Write          See Table 6-9        99      Reserved      Read/Write     -      100-104   Free Side Device and Channel          Read/Write          See Table 6-14    Masks      105-106   Vendor Specific           Read/Write     -        107     Reserved      Read/Write     -      108-110   Free Side Device Properties           Read-Only           See Table 6-15      111-112   Assigned for use by PCI   Read/Write          See Table 6-15    Express      113-114   Free Side Device Properties           Read-Only           See Table 6-15      115-118   Reserved      Read/Write     -      119-122   Password Change Entry Area            Write-Only        O     O    O     O      123-126   Password Entry Area       Write-Only        O     O    O     O        127     Page Select Byte          Read/Write        R     R    R     R

6.2.1  Identifier  
Page 00h Byte 0 and Page 00h Byte 128 shall contain the same parameter values. See  6.3.1 for parameter description. See document SFF-8024 Transceiver Management  section for definition of valid values.
6.2.1标识符
页00h字节0和页00h字节128应包含相同的参数值。 参见6.3.1参数说明。 有关有效值的定义，请参见SFF-8024收发器管理部分。

Management Interface for Cabled Environments       Page 32 Published       SFF-8636 Rev 2.9    



6.2.2  Status Indicators         
6.2.2状态指标


TABLE 6-2  STATUS INDICATORS (PAGE 00H BYTES 1-2)   Byte   Bit        Name            Description       PC  AC   AO  SM           1    All   Revision          See Table 6-3.       R    R   R    R    Compliance      2    7-4   Reserved          Module State Code – reserved for -    -   -    -          microQSFP MSA.           3    Reserved       -    -   -    -           2    Flat_mem          Upper memory flat or paged. Flat R    R   R    R          memory: 0 = paging, 1 = Page 00h only           1    IntL  Digital state of the IntL Interrupt          R    R   R    R          output pin. 1 = IntL not asserted, 0 =          IntL asserted.  Default = 1.           0    Data_Not_Ready    Indicates free-side does not yet have        R    R   R    R          valid monitor data. The bit remains          high until valid data can be read at          which time the bit goes low.    




The Data_Not_Ready bit shall be asserted high during free-side device reset, power  up reset and prior to a valid suite of monitor readings. Once all monitor readings  are valid, the bit is set low until the device is powered down or reset. Upon  completion of power up reset, the free-side device shall assert the IntL output  signal and bit (if supported) low while de-asserting the Data_Not_Ready bit low.  The IntL bit will remain asserted until a read is performed of the Data_Not_Ready  bit (Byte 2).
在自由端设备复位，上电复位和有效的监视器读数之前，Data_Not_Ready位将被置为高电平。 一旦所有监视器读数有效，该位置低，直到器件掉电或复位为止。 上电复位完成后，自由端设备应将IntL输出信号和位（如果支持）置为低电平，同时将Data_Not_Ready位置低。 IntL位将保持置位，直到执行Data_Not_Ready位（字节2）的读操作。


            TABLE 6-3  REVISION COMPLIANCE (PAGE 00H BYTE 1)            Value   Memory Map Version  00h    Revision not specified. Do not use for SFF-8636 rev 2.5 or         higher.  01h    SFF-8436 Rev 4.8 or earlier  02h    Includes functionality described in revision 4.8 or         earlier of SFF-8436, except that this byte and Bytes 186-        189 are as defined in this document  03h    SFF-8636 Rev 1.3 or earlier  04h    SFF-8636 Rev 1.4  05h    SFF-8636 Rev 1.5  06h    SFF-8636 Rev 2.0  07h    SFF-8636 Rev 2.5, 2.6 and 2.7  08h    SFF-8636 Rev 2.8 or later            09-FFh   Reserved

6.2.3  Interrupt Flags  
Bytes 3-21 consist of interrupt flags for LOS, TX Fault, warnings and alarms. The  non-asserted state shall be 0b. If an interrupt flag condition is true, the free  side shall assert the corresponding flag bit to 1b. The flag bit shall remain set  until the fixed-side performs a read operation of the bit or the free side is  reset. Flag bits cleared while underlying interrupt condition remains true may be  immediately set again by the free side device. During this process the IntL output  signal may be re-asserted if the associated mask bit is not set. These flags may be  masked.
6.2.3中断标志
字节3-21包括LOS，TX故障，警告和警报的中断标志。 非断言状态应为0b。 如果中断标志条件为真，则自由端应将相应的标志位置为1b。 标志位保持置位，直到固定端执行位的读操作或自由端复位。 底层中断条件保持为真时清除的标志位可能会被自由端设备重新设置。 在此过程中，如果关联的掩码位未设置，则IntL输出信号可被重新置为有效。 这些标志可能被屏蔽。


Management Interface for Cabled Environments       Page 33 Published       SFF-8636 Rev 2.9    TABLE 6-4  CHANNEL STATUS INTERRUPT FLAGS (PAGE 00H BYTES 3-5)      Byte   Bit       Name         Description      PC   AC  AO  SM        3     7    L-Tx4 LOS     Latched TX LOS indicator, channel 4          O   O    O   O  6    L-Tx3 LOS     Latched TX LOS indicator, channel 3          O   O    O   O  5    L-Tx2 LOS     Latched TX LOS indicator, channel 2          O   O    O   O  4    L-Tx1 LOS     Latched TX LOS indicator, channel 1          O   O    O   O  3    L-Rx4 LOS     Latched RX LOS indicator, channel 4          O   O    O   O  2    L-Rx3 LOS     Latched RX LOS indicator, channel 3          O   O    O   O  1    L-Rx2 LOS     Latched RX LOS indicator, channel 2          O   O    O   O  0    L-Rx1 LOS     Latched RX LOS indicator, channel 1          O   O    O   O        4     7    L-Tx4 Adapt   Latched TX input Adaptive EQ fault           O   O    O   O       EQ Fault      indicator, channel 4 (if supported)  6    L-Tx3 Adapt   Latched TX input Adaptive EQ fault           O   O    O   O       EQ Fault      indicator, channel 3 (if supported)  5    L-Tx2 Adapt   Latched TX input Adaptive EQ fault           O   O    O   O       EQ Fault      indicator, channel 2 (if supported)  4    L-Tx1 Adapt   Latched TX input Adaptive EQ fault           O   O    O   O       EQ Fault      indicator, channel 1 (if supported)  3    L-Tx4 Fault   Latched TX Transmitter/Laser fault           O   O    O   R         indicator, channel 4  2    L-Tx3 Fault   Latched TX Transmitter/Laser fault           O   O    O   R         indicator, channel 3  1    L-Tx2 Fault   Latched TX Transmitter/Laser fault           O   O    O   R         indicator, channel 2  0    L-Tx1 Fault   Latched TX Transmitter/Laser fault           O   O    O   R         indicator, channel 1        5     7    L-Tx4 LOL     Latched TX CDR LOL indicator, ch 4           O   O    O   O  6    L-Tx3 LOL     Latched TX CDR LOL indicator, ch 3           O   O    O   O  5    L-Tx2 LOL     Latched TX CDR LOL indicator, ch 2           O   O    O   O  4    L-Tx1 LOL     Latched TX CDR LOL indicator, ch 1           O   O    O   O  3    L-Rx4 LOL     Latched RX CDR LOL indicator, ch 4           O   O    O   O  2    L-Rx3 LOL     Latched RX CDR LOL indicator, ch 3           O   O    O   O  1    L-Rx2 LOL     Latched RX CDR LOL indicator, ch 2           O   O    O   O  0    L-Rx1 LOL     Latched RX CDR LOL indicator, ch 1           O   O    O   O


Management Interface for Cabled Environments       Page 34 Published       SFF-8636 Rev 2.9   TABLE 6-5  FREE SIDE MONITOR INTERRUPT FLAGS (PAGE 00H BYTES 6-8)   Byte    Bit           Name           Description    PC   AC  AO  SM     6      7    L-Temp High Alarm     Latched high temperature alarm           O   O   O    R            6    L-Temp Low Alarm      Latched low temperature alarm            O   O   O    O            5    L-Temp High           Latched high temperature warning         O   O   O    O     Warning            4    L-Temp Low Warning    Latched low temperature warning          O   O   O    O           3-2   Reserved       -   -   -    -            1    TC readiness flag     Asserted (one) after TC has  O   O   O    O   stabilized. Returns to zero when   read. Does not reassert until the   module is reset or re-enters high   power mode from low power mode.   See Table 6-26 for the TC   Readiness Implemented bit.            0    Initialization        Asserted (one) after         O   O   O    O     complete flag         initialization and/or reset has   completed. Returns to zero when   read. Does not reassert unless   reset. See Table 6-26 for the   Initialization Complete   Implemented bit.     7      7    L-Vcc High Alarm      Latched high supply voltage alarm        O   O   O    O            6    L-Vcc Low Alarm       Latched low supply voltage alarm         O   O   O    O            5    L-Vcc High Warning    Latched high supply voltage  O   O   O    O   warning            4    L-Vcc Low Warning     Latched low supply voltage warning       O   O   O    O           3-0   Reserved       -   -   -    -     8     All   Vendor Specific            -   -   -    -


Management Interface for Cabled Environments       Page 35  Published       SFF-8636 Rev 2.9     TABLE 6-6  CHANNEL MONITOR INTERRUPT FLAGS (PAGE 00H BYTES 9-21)  Byte   Bit  Name   Description   PC  AC   AO  SM   9      7    L-Rx1 Power High Alarm       Latched high RX power alarm,            O   O   O   O        channel 1          6    L-Rx1 Power Low Alarm        Latched low RX power alarm, O   O   O   O        channel 1          5    L-Rx1 Power High Warning     Latched high RX power warning,          O   O   O   O        channel 1          4    L-Rx1 Power Low Warning      Latched low RX power warning,           O   O   O   O        channel 1          3    L-Rx2 Power High Alarm       Latched high RX power alarm,            O   O   O   O        channel 2          2    L-Rx2 Power Low Alarm        Latched low RX power alarm, O   O   O   O        channel 2          1    L-Rx2 Power High Warning     Latched high RX power warning,          O   O   O   O        channel 2          0    L-Rx2 Power Low Warning      Latched low RX power warning,           O   O   O   O        channel 2   10     7    L-Rx3 Power High Alarm       Latched high RX power alarm,            O   O   O   O        channel 3          6    L-Rx3 Power Low Alarm        Latched low RX power alarm, O   O   O   O        channel 3          5    L-Rx3 Power High Warning     Latched high RX power warning,          O   O   O   O        channel 3          4    L-Rx3 Power Low Warning      Latched low RX power warning,           O   O   O   O        channel 3          3    L-Rx4 Power High Alarm       Latched high RX power alarm,            O   O   O   O        channel 4          2    L-Rx4 Power low Alarm        Latched low RX power alarm, O   O   O   O        channel 4          1    L-Rx4 Power high Warning     Latched high RX power warning,          O   O   O   O        channel 4          0    L-Rx4 Power low warning      Latched low RX power warning,           O   O   O   O        channel 4   11     7    L-Tx1 Bias High Alarm        Latched high TX bias alarm, O   O   O   O        channel 1          6    L-Tx1 Bias Low Alarm         Latched low TX bias alarm,  O   O   O   O        channel 1          5    L-Tx1 Bias high Warning      Latched high TX bias warning,           O   O   O   O        channel 1          4    L-Tx1 Bias Low Warning       Latched low TX bias warning,            O   O   O   O        channel 1          3    L-Tx2 Bias High Alarm        Latched high TX bias alarm, O   O   O   O        channel 2          2    L-Tx2 Bias Low Alarm         Latched low TX bias alarm,  O   O   O   O        channel 2          1    L-Tx2 Bias High Warning      Latched High TX bias warning,           O   O   O   O        channel 2          0    L-Tx2 Bias Low Warning       Latched low TX bias warning,            O   O   O   O        channel 2


 Management Interface for Cabled Environments       Page 36 Published       SFF-8636 Rev 2.9      Byte    Bit   Name          Description          PC   AC   AO  SM     12      7    L-Tx3 Bias High Alarm          Latched high TX bias        O    O    O    O             alarm, channel 3 6    L-Tx3 Bias Low Alarm           Latched low TX bias         O    O    O    O             alarm, channel 3 5    L-Tx3 Bias High Warning        Latched high TX bias        O    O    O    O             warning, channel 3 4    L-Tx3 Bias Low Warning         Latched low TX bias         O    O    O    O             warning, channel 3 3    L-Tx4 Bias High Alarm          Latched high TX bias        O    O    O    O             alarm, channel 4 2    L-Tx4 Bias Low Alarm           Latched low TX bias         O    O    O    O             alarm, Channel 4 1    L-Tx4 Bias High Warning        Latched high TX bias        O    O    O    O             warning, channel 4 0    L-Tx4 Bias Low Warning         Latched low TX bias         O    O    O    O             warning, channel 4     13      7    L-Tx1 Power High Alarm         Latched high TX Power       O    O    O    O             alarm, channel 1 6    L-Tx1 Power Low Alarm          Latched low TX Power        O    O    O    O             alarm, channel 1 5    L-Tx1 Power High Warning       Latched high TX Power       O    O    O    O             warning, channel 1 4    L-Tx1 Power Low Warning        Latched low TX Power        O    O    O    O             warning, channel 1 3    L-Tx2 Power High Alarm         Latched high TX Power       O    O    O    O             alarm, channel 2 2    L-Tx2 Power Low Alarm          Latched low TX Power        O    O    O    O             alarm, channel 2 1    L-Tx2 Power High Warning       Latched High TX Power       O    O    O    O             warning, channel 2 0    L-Tx2 Power Low Warning        Latched low TX Power        O    O    O    O             warning, channel 2     14      7    L-Tx3 Power High Alarm         Latched high TX Power       O    O    O    O             alarm, channel 3 6    L-Tx3 Power Low Alarm          Latched low TX Power        O    O    O    O             alarm, channel 3 5    L-Tx3 Power High Warning       Latched high TX Power       O    O    O    O             warning, channel 3 4    L-Tx3 Power Low Warning        Latched low TX Power        O    O    O    O             warning, channel 3 3    L-Tx4 Power High Alarm         Latched high TX Power       O    O    O    O             alarm, channel 4 2    L-Tx4 Power Low Alarm          Latched low TX Power        O    O    O    O             alarm, Channel 4 1    L-Tx4 Power High Warning       Latched high TX Power       O    O    O    O             warning, channel 4 0    L-Tx4 Power Low Warning        Latched low TX Power        O    O    O    O             warning, channel 4    15-16   All   Reserved           Reserved channel            -    -    -    -             monitor flags, set 4    17-18   All   Reserved           Reserved channel            -    -    -    -             monitor flags, set 5    19-20   All   Vendor Specific        -    -    -    -     21     All   Vendor Specific        -    -    -    -


Management Interface for Cabled Environments       Page 37 Published       SFF-8636 Rev 2.9    


6.2.4  Free Side Device Monitors  
Real time monitoring for the free side device includes temperature, supply voltage,  and monitoring for each transmit and receive channel.     The fixed side shall use single 2-byte reads to retrieve all 16-bit data to  guarantee data coherency. The free side device shall prevent the host from  acquiring partially updated multi-byte data during a 2-byte read. Clock stretching  provides one mechanism to delay the delivery of data until all bytes of one field  have been updated. The data format may facilitate greater resolution and range than  required. Reference of the specific product specification of the free side device  or interoperability standard is necessary to determine the measurement accuracy.    Measurements are calibrated over vendor specified operating temperature and voltage  and should be interpreted as defined below. Alarm and warning threshold values  should be interpreted in the same manner as real time 16-bit data.     
6.2.4自由侧设备监视器
自由端设备的实时监控包括每个发送和接收通道的温度，电源电压和监控。 固定端应使用单个2字节读取来检索所有16位数据，以保证数据一致性。 自由侧设备应防止主机在2字节读取期间获取部分更新的多字节数据。 时钟延伸提供一种延迟数据传送的机制，直到一个字段的所有字节都被更新。 数据格式可能有助于比所需的更大的分辨率和范围。 参考自由侧设备的特定产品规格或互操作性标准是确定测量精度所必需的。 测量根据供应商指定的工作温度和电压进行校准，并应解释如下。 应以与实时16位数据相同的方式解释报警和警告阈值。



TABLE 6-7  FREE SIDE MONITORING VALUES (PAGE 00H BYTES 22-33)    Byte    Bit          Name           Description    PC  AC   AO  SM     22     All  Temperature MSB        Internally measured temperature        O    O   O    R    (MSB)     23     All  Temperature LSB        Internally measured temperature        O    O   O    R    (LSB)    24-25   All  Reserved      -    -   -    -     26     All  Supply Voltage MSB     Internally measured supply O    O   O    O    voltage (MSB)     27     All  Supply Voltage LSB     Internally measured supply O    O   O    O    voltage (LSB)    28-29   All  Reserved      -    -   -    -    30-33   All  Vendor Specific           -    -   -    -    



Internally measured free side device temperatures are represented as a 16-bit  signed twos complement value in increments of 1/256 degrees Celsius, yielding a  total range of -128C to +128C that is considered valid between -40C and +125C.  Temperature accuracy is Vendor Specific but must be better than +/-3C over  specified operating temperature and voltage. Placement of the temperature sensor is  vendor specific.     Internally measured free side device supply voltages are represented as a 16         -bit  unsigned integer with the voltage defined as the full 16-bit value (0 to 65535)  with LSB equal to 100 uV, yielding a total measurement range of 0 to +6.55 V         .  Practical considerations to be defined by free side device manufacturer will tend  to limit the actual bounds of the supply voltage measurement. Accuracy is Vendor  Specific but must be better than +/-3% of the manufacturer's nominal value over  specified operating temperature and voltage.
内部测量的自由侧设备温度表示为16位带符号的二进制补码，以1/256摄氏度为增量，产生-188C至+ 128C的总范围，在-40C至+ 125C之间被认为是有效的。 温度精度是供应商特定的，但必须比指定工作温度和电压的+/- 3 3以上。 温度传感器的放置是供应商特定的。 内部测量的自由侧器件电源电压表示为16位无符号整数，其电压定义为LSB等于100 uV的完整16位值（0至65535），总测量范围为0至+6.55 V。 自由设备制造商定义的实际考虑将倾向于限制电源电压测量的实际范围。 准确度是供应商特定的，但必须比制造商的额定值的+/- 3％超过指定的工作温度和电压。



6.2.5  Channel Monitors  
Real time channel monitoring for each transmit and receive channel includes optical  input power and TX bias current.     Measurements are calibrated over vendor specified operating temperature and voltage  and should be interpreted as defined below. Alarm and warning threshold values  should be interpreted in the same manner as real time 16-bit data.
6.2.5通道监视器
每个发射和接收信道的实时信道监测包括光输入功率和TX偏置电流。 测量根据供应商指定的工作温度和电压进行校准，并应解释如下。 应以与实时16位数据相同的方式解释报警和警告阈值。

Management Interface for Cabled Environments       Page 38 Published       SFF-8636 Rev 2.9        TABLE 6-8  CHANNEL MONITORING VALUES (PAGE 00H BYTES 34-81)    Byte   Bit         Name          Description     PC   AC   AO   SM     34    All   Rx1 Power MSB     Internally measured RX input power,       O    O    O     O     35    All   Rx1 Power LSB     channel 1         O    O    O     O     36    All   Rx2 Power MSB     Internally measured RX input power,       O    O    O     O     37    All   Rx2 Power LSB     channel 2         O    O    O     O     38    All   Rx3 Power MSB     Internally measured RX input power,       O    O    O     O     39    All   Rx3 Power LSB     channel 3         O    O    O     O     40    All   Rx4 Power MSB     Internally measured RX input power,       O    O    O     O     41    All   Rx4 Power LSB     channel 4         O    O    O     O     42    All   Tx1 Bias MSB      Internally measured TX bias,  O    O    O     O     43    All   Tx1 Bias LSB      channel 1         O    O    O     O     44    All   Tx2 Bias MSB      Internally measured TX bias,  O    O    O     O     45    All   Tx2 Bias LSB      channel 2         O    O    O     O     46    All   Tx3 Bias MSB      Internally measured TX bias,  O    O    O     O     47    All   Tx3 Bias LSB      channel 3         O    O    O     O     48    All   Tx4 Bias MSB      Internally measured TX bias,  O    O    O     O     49    All   Tx4 Bias LSB      channel 4         O    O    O     O     50    All   Tx1 Power MSB     Internally measured TX Power, O    O    O     O     51    All   Tx1 Power LSB     channel 1         O    O    O     O     52    All   Tx2 Power MSB     Internally measured TX Power, O    O    O     O     53    All   Tx2 Power LSB     channel 2         O    O    O     O     54    All   Tx3 Power MSB     Internally measured TX Power, O    O    O     O     55    All   Tx3 Power LSB     channel 3         O    O    O     O     56    All   Tx4 Power MSB     Internally measured TX Power, O    O    O     O     57    All   Tx4 Power LSB     channel 4         O    O    O     O   58-65         Reserved channel monitor set 4      -    -    -     -   66-73         Reserved channel monitor set 5      -    -    -     -   74-81     Vendor Specific             -    -    -     -    



Measured TX bias current is represented in mA as a 16-bit unsigned integer with the  current defined as the full 16-bit value (0 to 65535) with LSB equal to 2 uA,  yielding a total measurement range of 0 to 131 mA. Accuracy is Vendor Specific but  must be better than +/-10% of the manufacturer's nominal value over specified  operating temperature and voltage.    Measured RX received optical power is represented in mW as either an average  received power or OMA depending upon how Page 00h Byte 220 bit 3 is set. The  parameter is encoded as a 16-bit unsigned integer with the power defined as the  full 16-bit value (0 to 65535) with LSB equal to 0.1 uW, yielding a total  measurement range of 0 to 6.5535 mW (~-40 to +8.2 dBm). Absolute accuracy is  dependent upon the exact optical wavelength. For the vendor specified wavelength,  accuracy shall be better than +/-3 dB over specified temperature and voltage. This  accuracy shall be maintained for input power levels up to the lesser of maximum  transmitted or maximum received optical power per the appropriate standard. It  shall be maintained down to the minimum transmitted power minus cable plant loss  (insertion loss or passive loss) per the appropriate standard. Absolute accuracy  beyond this minimum required received input optical power range is Vendor Specific.    Measured TX optical power is the average power represented in mW. The parameter is  encoded as a 16-bit unsigned integer with the power defined as the full 16-bit  value (0 to 65535) with LSB equal to 0.1 uW, yielding a total measurement range of  0 to 6.5535 mW (~-40 to +8.2 dBm). For the vendor specified wavelength, accuracy  shall be better than +/-3 dB over specified temperature and voltage.
测量的TX偏置电流以mA表示为16位无符号整数，其电流定义为LSB等于2 uA的完整16位值（0至65535），总测量范围为0至131 mA。准确度是供应商特定的，但必须比制造商的额定值的+/- 10％超过指定的工作温度和电压。测量的RX接收光功率以mW表示为平均接收功率或OMA，具体取决于页面00h字节220位3的设置。该参数被编码为16位无符号整数，功率定义为LSB等于0.1 uW的完整16位值（0至65535），总测量范围为0至6.5535 mW（〜-40至+ 8.2 dBm）。绝对精度取决于精确的光波长。对于供应商指定的波长，精度应优于指定温度和电压+/- 3 dB。对于每个适当标准的最大传输或最大接收光功率的较小值的输入功率电平，应保持该精度。应按照适当的标准将其维持到最小传输功率减去电缆厂的损耗（插入损耗或被动损耗）。绝对精度超过此最小值所需的接收输入光功率范围是供应商特定。测量的TX光功率是以mW表示的平均功率。该参数被编码为16位无符号整数，功率定义为LSB等于0.1 uW的完整16位值（0至65535），总测量范围为0至6.5535 mW（〜-40至+ 8.2 dBm）。对于供应商指定的波长，精度应优于指定温度和电压+/- 3 dB。


Management Interface for Cabled Environments       Page 39 Published       SFF-8636 Rev 2.9    6.2.6  Control Functions      TABLE 6-9  CONTROL FUNCTION BYTES (PAGE 00H BYTES 86-99)   Byte  Bit Name             Description   PC  AC   AO  SM         7-4   Reserved         -    -   -   -       Read/Write bit that allows           -    O   O   R           3   Tx4 Disable     software disable of       transmitters *       Read/Write bit that allows           -    O   O   R           2   Tx3 Disable     software disable of       transmitters *    86             Read/Write bit that allows           -    O   O   R           1   Tx2 Disable     software disable of       transmitters *       Read/Write bit that allows           -    O   O   R           0   Tx1 Disable     software disable of       transmitters *         * For the case of an electrical/optical transceiver, writing '1' disables         the laser of the channel       Software rate select. Rx -    O   O   O           7   Rx4_Rate_select       Channel 4 MSB       Software rate select. Rx -    O   O   O           6   Rx4_Rate_select       Channel 4 LSB       Software rate select. Rx -    O   O   O           5   Rx3_Rate_select       Channel 3 MSB       Software rate select. Rx -    O   O   O           4   Rx3_Rate_select       Channel 3 LSB    87       Software rate select. Rx -    O   O   O           3   Rx2_Rate_select       Channel 2 MSB       Software rate select. Rx -    O   O   O           2   Rx2_Rate_select       Channel 2 LSB       Software rate select. Rx -    O   O   O           1   Rx1_Rate_select       Channel 1 MSB       Software rate select. Rx -    O   O   O           0   Rx1_Rate_select       Channel 1 LSB       Software rate select. Tx -    O   O   O           7   Tx4_Rate_select       Channel 4 MSB       Software rate select. Tx -    O   O   O           6   Tx4_Rate_select       Channel 4 LSB       Software rate select. Tx -    O   O   O           5   Tx3_Rate_select       Channel 3 MSB       Software rate select. Tx -    O   O   O           4   Tx3_Rate_select       Channel 3 LSB    88       Software rate select. Tx -    O   O   O           3   Tx2_Rate_select       Channel 2 MSB       Software rate select. Tx -    O   O   O           2   Tx2_Rate_select       Channel 2 LSB       Software rate select. Tx -    O   O   O           1   Tx1_Rate_select       Channel 1 MSB       Software rate select. Tx -    O   O   O           0   Tx1_Rate_select       Channel 1 LSB       Software Application Select per      -    O   O   O    89   All   Rx4_Application_Select       SFF-8079, Rx Channel 4       Software Application Select per      -    O   O   O    90   All   Rx3_Application_Select       SFF-8079, Rx Channel 3       Software Application Select per      -    O   O   O    91   All   Rx2_Application_Select       SFF-8079, Rx Channel 2

Management Interface for Cabled Environments       Page 40 Published       SFF-8636 Rev 2.9     Byte  Bit Name             Description   PC  AC   AO  SM       Software Application Select per      -    O   O   O    92   All   Rx1_Application_Select       SFF-8079, Rx Channel 1         7-3   Reserved         -    -   -   -       1b = allow Power Classes 1-7 in      -    O   O   O       High Power Mode.       0b = allow Power Classes 1-4 in   High Power Class           2       High Power Mode.    Enable (Classes 5-7)       See 6.3.2 for details of power       classes.       Default 0.       For QSFP+/QSFP28:        -    R   R   R       1b = Set to Low Power Mode.        0b = Set to High Power Mode.     93       Bit is ignored if Power           1   Power set       override = 0.        Default 0.       For microQSFP:       Redefined as Low Power Mode.       Default=1.       1b = LPMode signal replaced by       -    R   R   R       Power set bit.           0   Power override  0b = LPMode signal controls       Power Mode.       Default 0.       Software application per SFF-        -    O   O   O    94   All   Tx4_Application_Select       8079, Tx Channel 4       Software application per SFF-        -    O   O   O    95   All   Tx3_Application_Select       8079, Tx Channel 3       Software application per SFF-        -    O   O   O    96   All   Tx2_Application_Select       8079, Tx Channel 2       Software application per SFF-        -    O   O   O    97   All   Tx1_Application_Select       8079, Tx Channel 1       Channel 4 TX CDR Control -    O   O   O           7   Tx4_CDR_control       (1b = CDR on, 0b = CDR off)       Channel 3 TX CDR Control -    O   O   O           6   Tx3_CDR_control       (1b = CDR on, 0b = CDR off)       Channel 2 TX CDR Control -    O   O   O           5   Tx2_CDR_control       (1b = CDR on, 0b = CDR off)       Channel 1 TX CDR Control -    O   O   O           4   Tx1_CDR_control       (1b = CDR on, 0b = CDR off)    98       Channel 4 RX CDR Control -    O   O   O           3   Rx4_CDR_control       (1b = CDR on, 0b = CDR off)       Channel 3 RX CDR Control -    O   O   O           2   Rx3_CDR_control       (1b = CDR on, 0b = CDR off)       Channel 2 RX CDR Control -    O   O   O           1   Rx2_CDR_control       (1b = CDR on, 0b = CDR off)       Channel 1 RX CDR Control -    O   O   O           0   Rx1_CDR_control       (1b = CDR on, 0b = CDR off)    99   All   Reserved         -    -   -   -    


For transceivers with CDR capability, setting the CDR to ON engages the internal  retiming function. Setting the CDR to OFF enables an internal bypassing mode, which  directs traffic around the internal CDR. The two most common reasons to turn a CDR  off (i.e. internally bypass it) are to run at bit rates not supported by a  particular CDR or to save the thermal power in applications where CDR jitter  mitigation is not required. Jitter specifications of the high speed interfaces are  outside the scope of this specification. QSFP+ and QSFP28 modules have the LPMode input signal (see SFF-8679) that can be  used by the host system to force the module into Low Power Mode.  Low Power Mode  for those modules is defined as a maximum power consumption of 1.5W.  If the LPMo          de  input signal is pulled low by the host system, the module is then capable of  entering High Power Mode.  The maximum power consumption in High Power Mode depends  on the module Power Class as advertised in the Extended Identifier (see 6.3.2),  Page 00h, byte 129, bits 1-0 and 7-6.     The operation of the LPMode input signal can be overridden by the host writing a  ‘1’ to byte 93, bit 0.  In that case, the function of the LPMode input signal is  replaced by byte 93, bit 1.    SFF-8436 has 4 power classes from 1.5 to 3.5 W.  Only bits 7-6 are used to define  those power classes.  At revision 1.9 of this specification, 3 new higher power  classes, 4.0 W, 4.5 W and 5.0 W were added. These power classes, designated power  classes 5, 6 and 7, are designated using bits 1-0 of the Extended Identifier byte,  page 00h byte 129.  In order to protect legacy host systems designed to support  only the original 4 power classes, the High Power Class Enable control was defined  at byte 93, bit 2.  Modules in power classes 5, 6 or 7 are required to limit power  consumption to no more than a power class 4 module if the High Power Class Enable  control is not set.  They are not required to be functional in this situation.    A truth table for the power controls in byte 93 bits 0, 1 and 2, is shown in Table  6-10.     Power class limits and controls for microQSFP modules are different from the  description here.  Refer to the MSA specification for details.
对于具有CDR功能的收发器，将CDR设置为ON将执行内部重定时功能。将CDR设置为OFF可启用内部旁路模式，从而引导内部CDR的流量。关闭CDR（即内部旁路）的两个最常见的原因是以不受特定CDR支持的比特率运行，或将热功率保存在不需要CDR抖动缓解的应用中。高速接口的抖动规格超出了本规范的范围。 QSFP +和QSFP28模块具有LPMode输入信号（见SFF-8679），可由主机系统强制模块进入低功耗模式。这些模块的低功耗模式被定义为1.5W的最大功耗。如果主机系统将LPMo输入信号拉低，则该模块能够进入高功率模式。高功率模式下的最大功耗取决于扩展标识符（见6.3.2），第00h，第129位，第1-0和第7-6位所公布的模块功率等级。 LPMode输入信号的操作可以由主机向字节93（位0）写入1来覆盖。在这种情况下，LPMode输入信号的功能被字节93，位1替换。SFF-8436具有4功率等级从1.5到3.5 W.只有位7-6用于定义这些功率等级。在本规范修订版1.9中，增加了3个新的更高功率等级，4.0W，4.5W和5.0W。这些功率等级，指定的功率等级5,6和7使用扩展标识符字节，第00h字节129的位1-0来指定。为了保护被设计为仅支持原始4个功率等级的传统主机系统，高功率等级使能控制在字节93，位2定义。如果未设置高功率级使能控制，则需要功率等级为5,6或7的模块将功耗限制为不超过功率等级4模块。在这种情况下，它们不需要运行。字节93位0,1和2中功率控制的真值表如表6-10所示。 microQSFP模块的功率等级限制和控制与此不同。有关详细信息，请参阅MSA规范。


Management Interface for Cabled Environments       Page 42 Published       SFF-8636 Rev 2.9            TABLE 6-10  TRUTH TABLE FOR ENABLING POWER CLASSES (PAGE 00H BYTE 93)  

(The maximum consumption limits in this table are based on SFF-8679 for QSFP  modules).  
（此表中的最大消耗量限制基于QSFP模块的SFF-8679）。


Ext. Identifier  Controls Module         Maximum Power       P00h Byte 129            Byte 93        LPMode   Consumption     Input Class            (W)           [1]  [0]  [7]   [6]   [0]    [1]    [2]   Signal    1            0    0    0     0     X      X      X      X (1.5W)           1.5          0      X      X     High       1.5*    2     0      X      X     Low         2.0            0    0    0     1 (2.0W)   1      1      X      X         1.5*          1      0      X      X          2.0          0      X      X     High       1.5*    3     0      X      X     Low         2.5            0    0    1     0 (2.5W)   1      1      X      X         1.5*          1      0      X      X          2.5          0      X      X     High       1.5*    4     0      X      X     Low         3.5            0    0    1     1 (3.5W)   1      1      X      X         1.5*          1      0      X      X          3.5          0      X      X     High       1.5*          0      X      0     Low        3.5**    5     0      X      1     Low         4.0            0    1    1     1 (4.0W)   1      1      X      X         1.5*          1      0      0      X         3.5**          1      0      1      X          4.0          0      X      X     High       1.5*          0      X      0     Low        3.5**    6     0      X      1     Low         4.5            1    0    1     1 (4.5W)   1      1      X      X         1.5*          1      0      0      X         3.5**          1      0      1      X          4.5          0      X      X     High       1.5*          0      X      0     Low        3.5**    7     0      X      1     Low         5.0            1    1    1     1 (5.0W)   1      1      X      X         1.5*          1      0      0      X         3.5**          1      0      1      X          5.0  

*= Module is held in Low-Power Mode and is not required to be fully functional  
** = Module is limited to the dissipation of power class 4 and is not required to  be fully functional.

6.2.7  Rate Select  
Rate Select is an optional control used to limit the receiver bandwidth for  compatibility with multiple bit rates. In addition, rate selection allows the  transmitter to be fine-tuned for specific bit rate transmissions.    The free side device shall implement one of the three options:    
a)     Provide no support for rate selection.  
b)     Rate selection using extended rate select.  
c)     Rate selection with application select tables.
* =模块保持低功耗模式，不需要完全正常工作
** =模块仅限于功率等级4的耗散，不需要完全正常工作。

6.2.7费率选择
速率选择是用于限制接收机带宽以满足多个比特率的可选控制。 此外，速率选择允许发射机针对特定比特率传输进行微调。 自由侧设备应实施三个选项之一：
a）不提供速率选择的支持。
b）使用扩展速率选择的速率选择。
c）使用应用程序选择表进行速率选择。

Management Interface for Cabled Environments       Page 43 Published       SFF-8636 Rev 2.9    

6.2.7.1    No Rate Selection Support  
When no rate selection is supported, (Page 00h Byte 221 bits 2 and 3) have a value  of 0 and Options (Page 00h Byte 195 bit 5) has a value of 0. Lack of implementation  does not indicate lack of simultaneous compliance with multiple standard rates. See  6.3.4 for the description of how compliance with particular standards should be  determined.

6.2.7.2    Extended Rate Selection  
When Page 00h Byte 195 bit 5 is 1 and Rate Select declaration bits (Page 00h Byte  221 bits 2 and 3) have the values of 0 and 1 respectively and at least one of the  bits in the Extended Rate Compliance byte (Page 00h Byte 141) has a value of one,  the free side device supports extended rate select. For extended rate selection,  two bits are assigned to each receiver in Byte 87 (Rxn_Rate_Select) and two bits  for each transmitter in Byte 88 (Txn_Rate_Select) to specify up to four bit rates.  See Table 6-11 for the functionality when Byte 141 bits 0-1 are set. All other  values of the Extended Rate Compliance byte are reserved.
6.2.7.1无费率选择支持
当不支持速率选择时，（页00h字节221位2和3）的值为0，并且选项（页00h字节195位5）的值为0.缺少实现并不表示缺少同时符合多个标准费率。有关如何确定符合特定标准的说明，请参见6.3.4。

6.2.7.2扩展速率选择
当第00h字节195位5为1时，速率选择声明位（页码00h字节221位2和3）分别为0和1的值，以及扩展速率合规字节中的至少一个位（第00h字节141 ）的值为1，自由端设备支持扩展速率选择。对于扩展速率选择，字节87（Rxn_Rate_Select）中的每个接收器分配两个位，并在字节88（Txn_Rate_Select）中为每个发送器分配两个位，以指定最多四个比特率。当字节141位0-1置位时，功能见表6-11。扩展速率合规字节的所有其他值都保留。


        TABLE 6-11  XN_RATE_SELECT WITH EXTENDED RATE SELECTION     xN_Rate_Select     xN_Rate_Select             Description       (MSB Value)       (LSB Value)   Version 1 - Page 00h Byte 141 Bit 0 = 1            0      0          Optimized for bit rates less than 2.2 Gbps            0      1          Optimized for bit rates from 2.2 up to 6.6      Gbps            1      0          Optimized for 6.6 Gbps bit rates and above            1      1          Reserved   Version 2 - Page 00h Byte 141 Bit 1 = 1            0      0          Optimized for bit rates less than 12 Gbps            0      1          Optimized for bit rates from 12 up to 24 Gbps            1      0          Optimized for bit rates from 24 up to 26 Gbps            1      1          Optimized for 26 Gbps bit rates and above

6.2.7.3    Rate Selection 
Using Application Select Tables  When the Rate Select declaration bits (Page 00h Byte 221 bits 2-3) have the values  of 1 and 0 respectively, the Application Select method defined in Page 01h is used  (see 6.4, SFF-8079 and SFF-8089). The fixed side reads the entire application  select table on Page 01h to determine the capabilities of the free side. The fixed  side controls each channel separately by writing a Control Mode and Table Select  (TS) byte to Bytes 89-92 and Bytes 94-97. 
Control Mode defines the application control mode. Table Select selects the free  side device behavior from the Application Select Table (page 01h)  among 63  possibilities (000000 to 111110). Note that (111111) is invalid.
6.2.7.3费率选择
使用应用程序选择表当速率选择声明位（页00h字节221位2-3）分别具有1和0的值时，使用第01h页中定义的应用程序选择方法（见6.4，SFF-8079和SFF-8089）。 固定端读取第01h页上的整个应用程序选择表，以确定自由端的功能。 固定端通过将控制模式和表选择（TS）字节写入字节89-92和字节94-97来分别控制每个通道。
控制模式定义应用程序控制模式。 表选择从应用程序选择表（第01h页）中选择63种可能性（000000至111110）中的自由设备行为。 请注意（111111）无效。



Management Interface for Cabled Environments       Page 44 Published       SFF-8636 Rev 2.9       TABLE 6-13  CONTROL MODE DEFINITION       Bit 7    Bit 6   Function         Bytes 87-88 Control        Table Select Control         0        0     Extended rate    LSB and MSB are used       Ignored            selection        according to     declaration bits.         1      Don't   Application      Ignored        field points to    care    select              application           

Note: Default values for control mode is 00 and is volatile memory.

6.2.8  Free Side Device 
Indicators and Channel Masks  The fixed side may control which flags result in a hardware interrupt by setting  high individual bits from a set of masking bits in Page 00h Bytes 100-104 for free  side device flags, and Page 03h Bytes 242-251 for channel flags. See Table 6-14 and  Table 6-37. A 1 value in a masking bit prevents the assertion of the hardware  interrupt pin, if one exists, by the corresponding latched flag bit. Masking bits  are volatile and startup with all unmasked (masking bits 0).    The mask bits may be used to prevent continued interruption from on-going  conditions, which would otherwise continually reassert the hardware interrupt pin.  A mask bit is allocated for each flag bit.
注意：控制模式的默认值为00，是易失性存储器。

6.2.8自由侧设备
指示器和通道掩码固定侧可以通过设置来自第00h字节100-104的一组屏蔽位中的高个别位来自动设备标志来控制哪个标志导致硬件中断，而第03h字节242-251用于通道标志。 见表6-14和表6-37。 屏蔽位中的1值防止硬件中断引脚（如果存在）被相应的锁存标志位置1。 屏蔽位是易失性的，并且所有未屏蔽位（掩码位0）都启动。 掩码位可用于防止持续的中断，否则会持续重新发送硬件中断引脚。 为每个标志位分配一个掩码位。

           TABLE 6-14  HARDWARE INTERRUPT PIN MASKING BITS (PAGE 00H BYTES 100-106)    Byte   Bit           Name           Description     PC  AC  AO  SM    100     7    M-Tx4 LOS Mask        Masking Bit for TX LOS indicator,        C   C    C   C   channel 4            6    M-Tx3 LOS Mask        Masking Bit for TX LOS indicator,        C   C    C   C   channel 3            5    M-Tx2 LOS Mask        Masking Bit for TX LOS indicator,        C   C    C   C   channel 2            4    M-Tx1 LOS Mask        Masking Bit for TX LOS indicator,        C   C    C   C   channel 1            3    M-Rx4 LOS Mask        Masking Bit for RX LOS indicator,        C   C    C   C   channel 4            2    M-Rx3 LOS Mask        Masking Bit for RX LOS indicator,        C   C    C   C   channel 3            1    M-Rx2 LOS Mask        Masking Bit for RX LOS indicator,        C   C    C   C   channel 2            0    M-Rx1 LOS Mask        Masking Bit for RX LOS indicator,        C   C    C   C   channel 1    101     7    M-Tx4 Adapt EQ        Masking Bit for TX, Adaptive EQ          C   C    C   C     Fault Mask            fault indicator, channel 4            6    M-Tx3 Adapt EQ        Masking Bit for TX, Adaptive EQ          C   C    C   C     Fault Mask            fault indicator, channel 3            5    M-Tx2 Adapt EQ        Masking Bit for TX, Adaptive EQ          C   C    C   C     Fault Mask            fault indicator, channel 2            4    M-Tx1 Adapt EQ        Masking Bit for TX, Adaptive EQ          C   C    C   C     Fault Mask            fault indicator, channel 1            3    M-Tx4 Transmitter     Masking Bit for TX           C   C    C   R     Fault Mask            Transmitter/Laser indicator,   channel 4            2    M-Tx3 Transmitter     Masking Bit for TX           C   C    C   R     Fault Mask            Transmitter/Laser indicator,   channel 3            1    M-Tx2 Transmitter     Masking Bit for TX           C   C    C   R     Fault Mask            Transmitter/Laser indicator,   channel 2

Management Interface for Cabled Environments       Page 45 Published       SFF-8636 Rev 2.9      Byte   Bit           Name           Description     PC  AC  AO  SM            0    M-Tx1 Transmitter     Masking Bit for TX           C   C    C   R     Fault Mask            Transmitter/Laser indicator,   channel 1    102     7    M-Tx4 CDR LOL Mask    Masking Bit for TX CDR Loss of           C   C    C   C   Lock indicator, channel 4            6    M-Tx3 CDR LOL Mask    Masking Bit for TX CDR Loss of           C   C    C   C   Lock indicator, channel 3            5    M-Tx2 CDR LOL Mask    Masking Bit for TX CDR Loss of           C   C    C   C   Lock indicator, channel 2            4    M-Tx1 CDR LOL Mask    Masking Bit for TX CDR Loss of           C   C    C   C   Lock indicator, channel 1            3    M-Rx4 CDR LOL Mask    Masking Bit for RX CDR Loss of           C   C    C   C   Lock indicator, channel 4            2    M-Rx3 CDR LOL Mask    Masking Bit for RX CDR Loss of           C   C    C   C   Lock indicator, channel 3            1    M-Rx2 CDR LOL Mask    Masking Bit for RX CDR Loss of           C   C    C   C   Lock indicator, channel 2            0    M-Rx1 CDR LOL Mask    Masking Bit for RX CDR Loss of           C   C    C   C   Lock indicator, channel 1    103     7    M-Temp High Alarm     Masking Bit for high Temperature         C   C    C   C   alarm            6    M-Temp Low Alarm      Masking Bit for low Temperature          C   C    C   C   alarm            5    M- Temp High          Masking Bit for high Temperature         C   C    C   C     Warning   warning            4    M-Temp Low Warning    Masking Bit for low Temperature          C   C    C   C   warning           3-2   Reserved       -   -    -   -            1    M-TC readiness        Masking Bit for TC readiness flag        C   C    C   C     flag      0    Reserved       -   -    -   -    104     7    M-Vcc High alarm      Masking Bit for high Vcc alarm           C   C    C   C            6    M-Vcc Low alarm       Masking Bit for low Vcc alarm            C   C    C   C            5    M-Vcc High Warning    Masking Bit for high Vcc warning         C   C    C   C            4    M-Vcc Low Warning     Masking Bit for low Vcc warning          C   C    C   C           3-0   Reserved       -   -    -   -    105-   All   Vendor Specific            -   -    -   -    106

6.2.9  Free Side Device Properties  
The unsigned 16-bit value in Bytes 108-109 indicates the propagation delay of the  non-separable free side device. Byte 108 bit 7 is the most significant bit and Byte  109 bit 0 is the least significant. Each unit of the combined value corresponds to  10 ns with fractional values rounded up to the next unit.    Byte 110 bits 7-4 specify the free-side device power consumption levels below 1.5  W. A value of 0000 shall indicate that a power consumption limit below 1.5 W is not  available. A value of 0001 shall indicates the free-side device shall consume no  more than 1 W, 0010 indicates no more than 0.75 W and 0011 indicates no more than  0.5 W.    A value of 1 in Byte 110 bit 3 shall indicate that both ends of the free-side  device comply with the SFF-8636 specification. A value of 0 shall be utilized for  all other cases including use of other management interfaces specifica         tions and  separable applications where the free-side device ends and media can be physically  separated from each other. Byte 110 bits 2-0 indicate that the free-side device can operate properly from less than nominal 3.3 V on the Vcc pins. A value of 000  indicates the feature is disabled. The free-side device shall operate properly from  nominal 2.5 V with a value of 001 and nominal 1.8 V with a value of 010.    The use of Bytes 111-112 is not defined in this specification.     Byte 113 bits 3-0 specify which channels of the free side device at the near end  are implemented. A value of 0 indicates that the channel is implemented and a value  of 1 indicates that the channel is not implemented.    Byte 113 bits 6-4 are used to indicate what type of device(s) are implemented at  the far end(s) of a cable or module. A separable free side device or a device that  does not specify the far end implementation is coded 000.
6.2.9自由侧设备属性
字节108-109中的无符号16位值表示不可分离的自由侧设备的传播延迟。字节108位7是最高有效位，字节109位0是最低有效位。组合值的每个单位对应于10 ns，分​​数值向上舍入到下一个单位。字节110位7-4指定低于1.5W的自由侧设备功耗级别。值0000表示低于1.5 W的功耗限制不可用。值0001表示自由侧设备的消耗不超过1 W，0010表示不大于0.75 W，0011表示不超过0.5 W。字节110位3中的值1表示自由侧设备符合SFF-8636规范。对于所有其他情况，应使用0值，包括使用其他管理界面规定和自由端设备结束的可分离应用程序，并且介质可以彼此物理分离。字节110位2-0表示自由端设备可以在Vcc引脚上从小于标称3.3 V正常工作。值000表示功能被禁用。自由端设备应正常工作，额定值为2.5 V，值为001，标称值为1.8 V，值为010.本说明书中未定义使用字节111-112。字节113位3-0指定实现近端的自由侧设备的哪些通道。值为0表示通道实现，值为1表示通道未实现。字节113位6-4用于指示在电缆或模块的远端实现什么类型的设备。可分离的自由侧设备或未指定远端实施的设备被编码为000。



Management Interface for Cabled Environments       Page 47 Published       SFF-8636 Rev 2.9   TABLE 6-15  FREE SIDE DEVICE PROPERTIES (PAGE 00H BYTES 108-114)  Byte    Bit        Name            Description        PC  AC   AO  SM   108    All   Propagation      Most significant byte of propagation           R    R   R   O    Delay MSB        delay   109    All   Propagation      Least significant byte of propagation          R    R   R   O    Delay LSB        delay   110    7-4   Advanced Low     Code indicates maximum power       R    R   R   O    Power Mode       consumption less than 1.5 W.         0000 1.5W or higher         0001 no more than 1 W         0010 no more than 0.75 W         0011 no more than 0.5 W           3    Far Side         A value of 1 indicates that the far end        R    R   R   O    Managed          is managed and complies with SFF-8636.          2-0   Min Operating    Code indicates nominal supply voltages         R    R   R   O    Voltage          lower than 3.3 V.         000 3.3 V         001 2.5 V         010 1.8 V  111-    All   Assigned for     Used for:              -    -   -   -   112          use by PCI       - The PCI Express External Cable    Express          Specification         - The PCI Express OCuLink Specification   113     7    Reserved        -    -   -   -          6-4   Far End          =000 Far end is unspecified        R    R   R   O    Implementation   =001 Cable with single far end with 4              channels implemented, or separable              module with 4-channel connector         =010 Cable with single far end with 2              channels implemented, or separable              module with 2-channel connector         =011 Cable with single far end with 1              channel implemented, or separable              module with 1-channel connector         =100 4 far ends with 1 channel              implemented in each (i.e. 4x1              break out)         =101 2 far ends with 2 channels              implemented in each (i.e. 2x2              break out)         =110 2 far ends with 1 channel              implemented in each (i.e. 2x1              break out)          3-0   Near End         Bit 0 =0 Channel 1 implemented     R    R   R   O    Implementation         =1 Channel 1 not implemented         Bit 1 =0 Channel 2 implemented   =1 Channel 2 not implemented         Bit 2 =0 Channel 3 implemented   =1 Channel 3 not implemented         Bit 3 =0 Channel 4 implemented   =1 Channel 4 not implemented   114    7-4   Tx_TurnOn        Tx_TurnOn_MaxDuration for microQSFP            R    R   R   R    MaxDuration      MSA.          0000b=Not implemented.          3-0   DatapathInit     DataPathInit_MaxDuration for microQSFP         R    R   R   R    MaxDuration      MSA.          0000b=Not implemented.

Management Interface for Cabled Environments       Page 48 Published       SFF-8636 Rev 2.9    

6.2.10  Password Entry and Change  
Bytes 119-126 are reserved for an optional password entry function. The Password  entry bytes are write only and will be retained until power down, reset, or  rewritten by fixed side. This function may be used to control read/write access to  Vendor Specific Page 02h. Additionally, free side device vendors may use this  function to implement write protection of Serial ID and other read only  information. Passwords may be supplied to and used by fixed side system  manufacturers to limit write access in the User EEPROM Page 02h.    Password access shall not be required to access free side device data in the lower  memory Page 00h or in Upper Page 00h, 02h and 03h. Note that multiple manufacturer  passwords may be defined to allow selective access to read or write to various  sections of memory as allowed above.    Fixed side manufacturer and free side device manufacturer passwords shall be  distinguished by the high order bit (bit 7, Byte 123). All fixed side manufacturer  passwords shall fall in the range of 00000000h to 7FFFFFFFh, and all free side  device manufacturer passwords in the range of 80000000h to FFFFFFFFh. Fixed side  system manufacturer passwords shall be initially set to 00001011h in new free side  devices.    Fixed side system manufacturer passwords may be changed by writing a new password  in Bytes 119-122 when the correct current fixed side manufacture password has been  entered in 123-126, with the high order bit being ignored and forced to a value of  0 in the new password. The password entry field shall be set to 00000000h on power  up and reset.

6.2.11  Page Select  
Byte 127 is used to select the upper page. A value of 00h indicates upper memory  Page 00h is mapped to Bytes 128-255 and a value of 01h indicates that upper Page  01h if available is mapped to Bytes 128-255. Similarly, values of 02h, 03h, 20h and  21h indicate that the upper page identified is mapped to Bytes 128-255. If the host  attempts to write a page select value which is not supported in a particular  module, the Page Select byte will revert to 00h.
6.2.10密码输入和更改
字节119-126保留用于可选的密码输入功能。密码条目字节只能写入，并且将被保留，直到掉电，复位或被固定端重写。此功能可用于控制对供应商特定页面02h的读/写访问。另外，自由端设备供应商可以使用此功能来实现串行ID和其他只读信息的写保护。密码可以提供给固定侧系统制造商使用，以限制用户EEPROM中的写访问页面02h。密码访问不需要访问下层存储器页面00h或上页00h，02h和03h中的自由设备数据。请注意，可以定义多个制造商密码，以允许选择性地访问以上允许的对存储器的各个部分的读取或写入。固定端制造商和自由端设备制造商密码应通过高位位（位7，字节123）进行区分。所有固定端制造商密码应在00000000h至7FFFFFFFh的范围内，所有自由端设备制造商密码范围为80000000h至FFFFFFFFh。固定侧系统制造商密码应在新的自由侧设备中初始设置为00001011h。在123-126中输入正确的当前固定端制造密码时，可以通过在字节119-122中写入新密码来更改固定侧系统制造商密码，高位位被忽略，并且强制为0新密码。密码输入字段在上电复位时应设置为00000000h。

6.2.11页面选择
字节127用于选择上一页。值00h表示上层存储器页00h被映射到字节128-255，值01h表示高字节01h（如果可用）映射到字节128-255。类似地，02h，03h，20h和21h的值表示所标识的上限映射到字节128-255。如果主机尝试写入特定模块不支持的页面选择值，则页面选择字节将恢复为00h。

Management Interface for Cabled Environments       Page 49 Published       SFF-8636 Rev 2.9    



6.3   Upper Page 00h  
Upper Page 00h consists of the Serial ID and is used for read only identification  information.
6.3上页00h
上页00h由串行ID组成，用于只读标识信息。


       TABLE 6-16  UPPER PAGE 00H MEMORY MAP   Byte   Size         Name           Description      PC  AC   AO  SM    128     1    Identifier        Identifier Type of free side device         R    R   R    R           (See SFF-8024 Transceiver Management)    129     1    Ext.  Extended Identifier of free side            R    R   R    R     Identifier        device. Includes power classes, CLEI           codes, CDR capability (See Table           6-17)    130     1    Connector Type    Code for media connector type (See          R    R   R    R           SFF-8024 Transceiver Management)   131-     8    Specification     Code for electronic or optical  R    R   R    R    138          Compliance        compatibility (See Table 6-18)    139     1    Encoding          Code for serial encoding algorithm.         R    R   R    R           (See SFF-8024 Transceiver Management)    140     1    BR, nominal       Nominal bit rate, units of 100 Mbps.        R    R   R    R           For BR > 25.4G, set this to FFh and           use Byte 222.    141     1    Extended Rate     Tags for extended rate select   R    R   R    R     Select            compliance     Compliance    142     1    Length (SMF)      Link length supported at the bit rate       R    R   R    R           in byte 140 or page 00h byte 222, for           SMF fiber in km *.  A value of 1 shall           be used for reaches from 0 to 1 km.     143     1    Length (OM3 50    Link length supported at the bit rate       R    R   R    R     um)   in byte 140 or page 00h byte 222, for           EBW 50/125 um fiber (OM3), units of 2           m *    144     1    Length (OM2 50    Link length supported at the bit rate       R    R   R    R     um)   in byte 140 or page 00h byte 222, for           50/125 um fiber (OM2), units of 1 m *    145     1    Length (OM1       Link length supported at the bit rate       R    R   R    R     62.5 um) or       in byte 140 or page 00h byte 222, for     Copper Cable      62.5/125 um fiber (OM1), units of 1 m     Attenuation       *, or copper cable attenuation in dB           at 25.78 GHz.    146     1    Length            Length of passive or active cable           R    R   R    R     (passive          assembly (units of 1 m) or link     copper or         length supported at the bit rate in     active cable      byte 140 or page 00h byte 222, for     or OM4 50 um)     OM4 50/125 um fiber (units of 2 m) as           indicated by Byte 147. See 6.3.12.    147     1    Device            Device technology (Table 6-19 and           R    R   R    R     technology        Table 6-20)   148-    16    Vendor name       Free side device vendor name (ASCII)        R    R   R    R    163    164     1    Extended          Extended Module codes for InfiniBand        R    R   R    R     Module            (See Table 6-22 )   165-     3    Vendor OUI        Free side device vendor IEEE company        R    R   R    R    167    ID   168-    16    Vendor PN         Part number provided by free side           R    R   R    R    183    device  vendor(ASCII)   184-     2    Vendor rev        Revision level for part number  R    R   R    R    185    provided by vendor(ASCII)  Management Interface for Cabled Environments       Page 50 Published       SFF-8636 Rev 2.9     Byte   Size         Name           Description      PC  AC   AO  SM   186-     2    Wavelength or     Nominal laser wavelength        R    R   R    R    187          Copper Cable      (wavelength=value/20 in nm) or copper     Attenuation       cable attenuation in dB at 2.5 GHz           (Byte 186) and 5.0 GHz (Byte 187)   188-     2    Wavelength        Guaranteed range of laser wavelength        R    R   R    R    189          tolerance or      (+/- value) from nominal wavelength.     Copper Cable      (wavelength Tol. =value/200 in nm) or     Attenuation       copper cable attenuation in dB at 7.0           GHz (Byte 188) and 12.9 GHz (Byte           189)    190     1    Max case temp.    Maximum case temperature in degrees C   R        R   R    R    191     1    CC_BASE           Check code for base ID fields (Bytes        R    R   R    R           128-190)    192     1    Link codes        Extended Specification Compliance           R    R   R    R           Codes (See SFF-8024 Transceiver           Management)   193-     3    Options           Rate Select, TX Disable, TX Fault,          R    R   R    R    195    LOS, Warning indicators for:           Temperature, VCC, RX power, TX Bias,           TX EQ, Adaptive TX EQ, RX EMPH, CDR           Bypass, CDR LOL Flag. See Table 6-23.   196-    16    Vendor SN         Serial number provided by vendor            R    R   R    R    211    (ASCII)   212-     8    Date Code         Vendor's manufacturing date code            R    R   R    R    219    220     1    Diagnostic        Indicates which type of diagnostic          R    R   R    R     Monitoring        monitoring is implemented (if any) in     Type  the free side device. Bit 1,0           Reserved. See Table 6-25.    221     1    Enhanced          Indicates which optional enhanced           R    R   R    R     Options           features are implemented in the free           side device. See Table 6-26.    222     1    BR, nominal       Nominal bit rate per channel, units         R    R   R    R           of 250 Mbps. Complements Byte 140.           See Table 6-27.    223     1    CC_EXT            Check code for the Extended ID Fields       R    R   R    R           (Bytes 192-222)    224-    32    Vendor            Vendor Specific EEPROM          -    -   -    -    255          Specific    


* A value of zero means that the free side device does not support the specified   technology or that the length information must be determined from the free side   device technology.
6.3.1  Identifier (00h 128)  
The Identifier Values at Byte 128 specify the physical device described by the  serial information. This value shall be included in the serial data. These values  are maintained in the Transceiver Management section of SFF-8024.
*值为零表示自由端设备不支持指定的技术，或者长度信息必须由自由设备技术确定。
6.3.1标识符（00h 128）
字节128处的标识符值指定串行信息描述的物理设备。 该值应包含在串行数据中。 这些值在SFF-8024的收发器管理部分维护。


6.3.2  Extended Identifier (00h 129)  
The extended identifier provides additional information about the free side device.  For example, the identifier indicates if the free side device contains a CDR  function and identifies the power consumption class it belongs to.    New high power classes have been added to enable an emerging generation of  capability requiring more than 3.5W of dissipation. However, legacy systems have  generally been designed to a maximum of 3.5W. To ensure legacy systems are not  harmed by power classes 5, 6 or 7 a lockout feature is added in         Byte 93 bit 2 to  enable them. A legacy system will not know about Byte 129 bits 1-0 or about Byte 93  bit 2. A new system will know about both and can configure power class 5 through 7  support accordingly. The power class identifiers specify maximum power dissipation  over operating conditions and lifetime with all supported settings set to worst  case values.
6.3.2扩展标识符（00h 129）
扩展标识符提供有关自由侧设备的附加信息。 例如，标识符表示自由侧设备是否包含CDR功能，并标识其所属的功耗类别。 已经增加了新的高功率等级，以实现新一代需要大于3.5W功耗的能力。 然而，遗留系统通常被设计为最大3.5W。 为了确保传统系统不受功率等级5,6或7的损害，在字节93位2中添加了一个锁定功能以使其能够使用。 遗留系统不会知道字节129位1-0或关于字节93位2.新系统将了解两者，并且可以相应地配置功率等级5至7的支持。 功率等级标识符指定所有支持的设置设置为最坏情况值的操作条件和使用寿命的最大功耗。


      TABLE 6-17  EXTENDED IDENTIFIER VALUES (PAGE 00H BYTE 129)          Bit          Device Type     00: Power Class 1 (1.5 W max.)     01: Power Class 2 (2.0 W max.)          7-6     10: Power Class 3 (2.5 W max.)     11: Power Class 4 (3.5 W max.)            5    Reserved     0: No CLEI code present in Page 02h            4     1: CLEI code present in Page 02h            3    0: No CDR in TX, 1: CDR present in TX            2    0: No CDR in RX, 1: CDR present in RX     00: unused (legacy setting)     01: Power Class 5 (4.0 W max.) See Byte 93 bit 2 to enable.          1-0     10: Power Class 6 (4.5 W max.) See Byte 93 bit 2 to enable.     11: Power Class 7 (5.0 W max.) See Byte 93 bit 2 to enable.

6.3.3  Connector Type (00h 130)  
The Connector Type entry at Page 00H Byte 130 indicates the connector type for the  separable portion of the free side device (see 4.3.2). This value shall be included  in the serial data. These values are maintained in the Transceiver Management  section of SFF-8024.
6.3.3连接器类型（00h 130）
第00H字节130上的连接器类型条目表示自由侧设备的可分离部分的连接器类型（见4.3.2）。 该值应包含在串行数据中。 这些值在SFF-8024的收发器管理部分维护。

Management Interface for Cabled Environments       Page 52 Published       SFF-8636 Rev 2.9    


6.3.4  Specification Compliance (00h 131-138)  
The bit significant indicators define the electronic or optical interfaces that are  supported by the free side device. At least one bit shall be set in this field, and  if more than one bit is applicable (as in the case of Fibre Channel), all shall be  set accordingly. Except where stated, the interface supports 4 lanes of the  standard. 
6.3.4规格符合性（00h 131-138）
位重要指标定义了自由侧设备支持的电子或光学接口。 在该字段中应至少设置一位，如果多于一位可用（如在光纤通道中），则应相应设置。 除了说明，接口支持标准的4个通道。


TABLE 6-18  SPECIFICATION COMPLIANCE CODES (PAGE 00H BYTES 131-138)     Byte    Bit       Module Capability    10/40G/100G Ethernet Compliance Codes     131      7   Extended: See section 6.3.23. The Extended Specification Compliance      Codes are maintained in the Transceiver Management section of SFF-     8024.     131      6   10GBASE-LRM     131      5   10GBASE-LR     131      4   10GBASE-SR     131      3   40GBASE-CR4     131      2   40GBASE-SR4     131      1   40GBASE-LR4     131      0   40G Active Cable (XLPPI)             SONET Compliance Codes     132     7-3  Reserved     132      2   OC 48, long reach     132      1   OC 48, intermediate reach     132      0   OC 48 short reach           SAS/SATA Compliance Codes     133      7   SAS 24.0 Gbps     133      6   SAS 12.0 Gbps     133      5   SAS 6.0 Gbps     133      4   SAS 3.0 Gbps     133     3-0  Reserved      Gigabit Ethernet Compliance Codes     134     7-4  Reserved     134      3   1000BASE-T     134      2   1000BASE-CX     134      1   1000BASE-LX     134      0   1000BASE-SX           Fibre Channel Link Length     135      7   Very long distance (V)     135      6   Short distance (S)     135      5   Intermediate distance (I)     135      4   Long distance (L)     135      3   Medium (M)     Fibre Channel Transmitter Technology     135      2   Reserved     135      1   Longwave laser (LC)     135      0   Electrical inter-enclosure (EL)     136      7   Electrical intra-enclosure     136      6   Shortwave laser w/o OFC (SN)     136      5   Shortwave laser w OFC (SL)     136      4   Longwave Laser (LL)     136     3-0  Reserved


Management Interface for Cabled Environments       Page 53 Published       SFF-8636 Rev 2.9       Byte    Bit       Module Capability       Fibre Channel Transmission Media     137      7   Twin Axial Pair (TW)     137      6   Shielded Twisted Pair (TP)     137      5   Miniature Coax (MI)     137      4   Video Coax (TV)     137      3   Multi-mode 62.5 um (M6)     137      2   Multi-mode 50 um (M5)     137      1   Multi-mode 50 um (OM3)     137      0   Single Mode (SM)              Fibre Channel Speed     138      7   1200 MBps (per channel)     138      6   800 MBps     138      5   1600 MBps (per channel)     138      4   400 MBps     138      3   3200 MBps (per channel)     138      2   200 MBps     138      1   Extended: See section 6.3.23. The Extended Specification Compliance      Codes are maintained in the Transceiver Management section of SFF-     8024.     138      0   100 MBps

6.3.5  Encoding (00h 139)  
The Encoding Values at Page 00h Byte 139 indicate the serial encoding mechanism for  the high-speed serial interface. The value shall be contained in the serial data.  These values are maintained in the Transceiver Management section of SFF-8024.

6.3.6  Nominal Bit Rate (00h 140)  
The nominal bit rate per channel (BR, nominal) is specified in units of 100  Megabits per second in Byte 140 and in units of 250 Megabits per second in Byte  222. The bit rate includes those bits necessary to encode and delimit the signal as  well as those bits carrying data information. A value of 0 indicates the bit rate is not specified and must be determined from the Module technology. A value of FFh  in Byte 140 means the bit rate exceeds 25.4Gb/s and Byte 222 must be used to  determine nominal bit rate. The actual information transfer rate will depend on the  encoding of the data, as defined by the encoding value (Byte 139).

6.3.7  Extended Rate Select Compliance (00h 141)  
The Extended Rate Select Compliance field is used to allow a single free side  device the flexibility to comply with single or multiple Extended Rate Select  definitions. A definition is indicated by presence of a '1' in the specified bit.  If exclusive, non-overlapping definitions are used, Page 00h Byte 141 will allow  compliance to 8 distinct multi-rate definitions.
6.3.5编码（00h 139）
第00h字节139的编码值表示高速串行接口的串行编码机制。该值应包含在串行数据中。这些值在SFF-8024的收发器管理部分维护。

6.3.6额定比特率（00h 140）
每个通道的标称比特率（BR，标称值）以字节140为单位，以100兆比特每秒为单位，在字节222中以250兆比特每秒为单位。比特率包括编码和定界信号所必需的那些位因为这些位携带数据信息。值为0表示未指定比特率，必须从模块技术确定。字节140中的FFh值表示比特率超过25.4Gb / s，必须使用字节222来确定标称比特率。实际的信息传输速率将取决于由编码值定义的数据的编码（字节139）。

6.3.7扩展速率选择合规性（00h 141）
扩展速率选择合规字段用于允许单个自由设备灵活地符合单个或多个扩展速率选择定义。定义由指定位中存在'1'表示。如果排除使用非重叠定义，第00h字节141将允许符合8个不同的多速率定义。


       TABLE 6-19  EXTENDED RATE SELECT COMPLIANCE TAG ASSIGNMENT (PAGE 00H BYTE 141)         Byte     Bits     Description          141     7-2    Reserved          141     1-0    Rate Select Version.  This functionality is different from SFF-8472 and SFF-8431.             10b:  Rate Select Version 2             01b:  Rate Select Version 1             00b, 11b: Reserved       Note: See 6.2.7 for further details of the use of this field

6.3.8  Length (Standard SM Fiber) -km (00h 142)  
In addition to EEPROM data from original GBIC definition, this value specifies the link length that is supported by a separable module free side device while  operating in compliance with the applicable standards using single mode fiber.  Supported link length is as specified in INF-8074. The value is in units of  kilometers. A value of zero means that the free side device does not support single  mode fiber or that the length information must be determined from the free side  device technology. For all cable assemblies, including active optical cables the  value shall be zero.

6.3.9  Length (OM3) (00h 143)  
This value specifies the link length that is supported by a separable module free  side device while operating in compliance with the applicable standards using  2000 MHz*km (850 nm) extended bandwidth 50-micron multi-mode fiber. The value is in  units of 2 meters. A value of zero means that the free side device does not support  OM3 fiber or that the length information must be determined from the free side  device technology. For all cable assemblies, including active optical cables the  value shall be zero.

6.3.10  Length (OM2) (00h 144)  
This value specifies the link length that is supported by a separable module free  side device while operating in compliance with the applicable standards using 500  MHz*km (850 nm and 1310 nm) 50-micron multi-mode fiber. The value is in units of 1  meter. A value of zero means that the free side device does not support OM2 fiber  or that the length information must be determined from the free side device  technology. For all cable assemblies, including active optical cables the value  shall be zero.

6.3.11  Length (OM1) or Copper Cable Attenuation (00h 145)  
This value specifies the link length that is supported by a separable module free  side device while operating in compliance with the applicable standards using  200 MHz*km (850 nm) and 500 MHz*km (1310 nm) 62.5-micron multi-mode fiber. The  value is in units of 1 meter. A value of zero means that the free side device does  not support OM1 fiber or that the length information must be determined from the  free side device technology.     For copper cable assemblies, where page 00h byte 147 bits 7-4 are 1010b, 1011b,  1101b or 1111b, this register is used to record the cable attenuation (or apparent  attenuation from the near end of the cable for active cables) at 25.78 GHz in units  of 1 dB.  An indication of 0 dB attenuation refers to the case where the  attenuation is not known or is unavailable.  For active optical cables or copper  cables not listed in this paragraph the value shall be zero.
6.3.8长度（标准SM纤维）-km（00h 142）
除了原始GBIC定义的EEPROM数据外，该值还规定了可分离模块自由侧设备在使用单模光纤符合适用标准的情况下支持的链路长度。支持的链路长度如INF-8074中所规定。价值以公里为单位。值为零表示自由侧设备不支持单模光纤，或者长度信息必须从自由设备技术确定。对于所有电缆组件，包括有源光缆，值应为零。

6.3.9长度（OM3）（00h 143）
该值指定可分离模块自由侧设备支持的链路长度，同时使用2000 MHz * km（850 nm）扩展带宽50微米多模光纤符合适用标准。价值以2米为单位。值为零表示自由端设备不支持OM3光纤，或者长度信息必须由自由设备技术确定。对于所有电缆组件，包括有源光缆，值应为零。

6.3.10长度（OM2）（00h 144）
该值指定可分离模块自由侧设备支持的链路长度，同时使用500 MHz * km（850 nm和1310 nm）50微米多模光纤符合适用标准。值以1米为单位。值为零表示自由端设备不支持OM2光纤，或者长度信息必须由自由设备技术确定。对于所有电缆组件，包括有源光缆，值应为零。

6.3.11长度（OM1）或铜缆衰减（00h 145）
该值指定可分离模块自由侧设备支持的链路长度，同时符合使用200 MHz * km（850 nm）和500 MHz * km（1310 nm）62.5微米多模光纤的适用标准。值以1米为单位。值为零意味着自由端设备不支持OM1光纤，或者必须从自由设备技术确定长度信息。对于铜缆组件，其中页00h字节147位7-4为1010b，1011b，1101b或1111b，该寄存器用于在25.78 GHz记录电缆衰减（或来自有源电缆电缆近端的表观衰减）以1 dB为单位。 0 dB衰减的指示是指衰减未知或不可用的情况。对于本段未列出的有源光缆或铜缆，值为零。

6.3.12  Length: Cable Assembly or Optical Fiber (OM4) (00h 146)  
If a separable module (as indicated by a value other than 23h in Byte 130) free  side device transmitter technology is 850nm VCSEL (indicated by Byte 147 bits 7-4)  then this value specifies the link length supported while operating in compliance  with the applicable standards using 4700 MHz*km (850nm) extended bandwidth 50- micron multi-mode fiber (OM4). The value is in units of 2 meters.     Otherwise, this value specifies the link length of a Cable assembly (copper or AOC)  in units of 1 meter. Link length is as specified in the INF-8074. Link lengths less  than 1 meter shall indicate 1 meter.     A value of zero means the free side device is not a cable assembly or the length  information must be determined from the separable free side device technology. A  value of 255 means a separable module VCSEL free side device supports a link length  greater than 508 meters or the cable assembly has a link length greater than 254  meters.
6.3.12长度：电缆组件或光纤（OM4）（00h 146）
如果可分离模块（由字节130中的23小时以外的值表示）自由侧设备发射机技术是850nm VCSEL（由字节147位7-4表示），则该值指定在符合适用性的情况下支持的链路长度标准采用4700 MHz * km（850nm）扩展带宽50微米多模光纤（OM4）。价值以2米为单位。否则，该值以1米为单位指定电缆组件（铜或AOC）的链接长度。链接长度如INF-8074中所规定。链路长度小于1米应表示1米。零值表示自由侧设备不是电缆组件，或者长度信息必须从可分离的自由侧设备技术确定。值255表示可分离模块VCSEL自由侧设备支持大于508米的链路长度，或电缆组件的链路长度大于254米。



Management Interface for Cabled Environments       Page 55 Published       SFF-8636 Rev 2.9    


6.3.13  Device Technology (00h 147)  
Aspects of the device or cable technology used are described by the Device  Technology byte. An active optical cable may be distinguished from a separable  module by reading Byte 130 (Connector Type).
6.3.13设备技术（00h 147）
所使用的设备或电缆技术的方面由设备技术字节描述。 可以通过读取字节130（连接器类型）将有源光缆与可分离模块区分开。

           TABLE 6-20  DEVICE TECHNOLOGY (PAGE 00H BYTE 147)           Bits       Description            7-4   Transmitter technology (See Table 6-21)             3    0: No wavelength control      1: Active wavelength control             2    0: Uncooled transmitter device      1: Cooled transmitter             1    0: Pin detector      1: APD detector             0    0: Transmitter not tunable      1: Transmitter tunable      TABLE 6-21  TRANSMITTER TECHNOLOGY (PAGE 00H BYTE 147 BITS 7-4)        Value          Description        0000b    850 nm VCSEL        0001b    1310 nm VCSEL        0010b    1550 nm VCSEL   0011b    1310 nm FP        0100b    1310 nm DFB        0101b    1550 nm DFB        0110b    1310 nm EML        0111b    1550 nm EML        1000b    Other / Undefined        1001b    1490 nm DFB        1010b    Copper cable unequalized        1011b    Copper cable passive equalized        1100b    Copper cable, near and far end limiting active equalizers        1101b    Copper cable, far end limiting active equalizers        1110b    Copper cable, near end limiting active equalizers        1111b    Copper cable, linear active equalizers

6.3.14  Vendor Name (00h 148-163)  
The vendor name is a 16-character field that contains ASCII characters, left- aligned and padded on the right with ASCII spaces (20h). The vendor name shall be  the full name of the corporation, a commonly accepted abbreviation of the name of  the corporation, the SCSI company code for the corporation, or the stock exchange  code for the corporation. At least one of the vendor name or the vendor OUI fields  shall contain valid serial data.

6.3.15  Extended Module Codes (00h 164)  
The Extended Module Codes define the electronic or optical interfaces for  InfiniBand that are supported by the free side device.
6.3.14供应商名称（00h 148-163）
供应商名称是一个16个字符的字段，包含ASCII字符，左对齐并在右侧填充ASCII空格（20h）。 供应商名称应为公司的全称，公司名称的公认缩写，公司的SCSI公司代码或公司的证券交换代码。 供应商名称或供应商OUI字段中的至少一个应包含有效的串行数据。

6.3.15扩展模块代码（00h 164）
扩展模块代码定义了InfiniBand的电子或光学接口，这些接口由自由设备支持。


Management Interface for Cabled Environments       Page 56 Published       SFF-8636 Rev 2.9      TABLE 6-22  EXTENDED MODULE CODE VALUES (PAGE 00H BYTE 164)             Byte    Bit  Module Code InfiniBand Data Rate codes              7-6    Reserved          5        HDR          4        EDR             164      3        FDR          2        QDR          1        DDR          0        SDR

6.3.16  Vendor Organizationally Unique Identifier Field (00h 165-167)  
The vendor organizationally unique identifier field (vendor OUI) is a 3-byte field  that contains the IEEE Company Identifier for the vendor. A value of all zero in  the 3-byte field indicates that the Vendor OUI is unspecified.

6.3.17  Vendor Part Number (00h 168-183)  
The vendor part number (vendor PN) is a 16-byte field that contains ASCII  characters, left aligned and padded on the right with ASCII spaces (20h), defining  the vendor part number or product name. A value of all zero in the 16-byte field  indicates that the vendor PN is unspecified.

6.3.18  Vendor Revision Number (00h 184-185)  
The vendor revision number (vendor rev) is a 2-byte field that contains ASCII  characters, left aligned and padded on the right with ASCII spaces (20h), defining  the vendor's product revision number. A value of all zero in the field indicates  that the vendor Rev is unspecified.

6.3.19  Wavelength or Copper Cable Attenuation (00h 186-187)  
For optical free side devices, this parameter identifies the nominal transmitter  output wavelength at room temperature. This parameter is a 16-bit hex value with  Byte 186 as high order byte and Byte 187 as low order byte. The laser wavelength is  equal to the 16-bit integer value divided by 20 in nm (units of 0.05 nm). This  resolution should be adequate to cover all relevant wavelengths yet provide enough  resolution for all expected DWDM applications. For accurate representation of  controlled wavelength applications, this value should represent the center of the  guaranteed wavelength range.     If the free side device is identified as copper cable these registers will be used  to define the cable attenuation. An indication of 0 dB attenuation refers to the  case where the attenuation is not known or is unavailable.    Byte 186 (00-FFh) is the copper cable attenuation at 2.5 GHz in units of 1 dB. Byte 187 (00-FFh) is the copper cable attenuation at 5.0 GHz in units of 1 dB.
6.3.16供应商组织唯一标识符字段（00h 165-167）
供应商组织唯一标识符字段（供应商OUI）是包含供应商的IEEE公司标识符的3字节字段。 3字节字段中全为零的值表示未指定供应商OUI。

6.3.17供应商部件号（00h 168-183）
供应商部件号（供应商PN）是一个16字节的字段，包含ASCII字符，左对齐并用ASCII空格（20h）填充，定义供应商部件号或产品名称。 16字节字段中全零的值表示供应商PN未指定。

6.3.18供应商修订编号（00h 184-185）
供应商修订号（供应商rev）是一个2字节字段，包含ASCII字符，左对齐并用ASCII空格（20h）填充，定义供应商的产品版本号。字段中的全部零值表示供应商Rev未指定。

6.3.19波长或铜缆电缆衰减（00h 186-187）
对于光学自由侧设备，此参数标识室温下的额定发射机输出波长。该参数是16位十六进制值，字节186为高位字节，字节187为低位字节。激光波长等于16位整数值除以20 in（单位0.05 nm）。该决议应足以涵盖所有相关波长，但为所有预期的DWDM应用提供足够的分辨率。为了准确表示受控波长应用，该值应该表示保证波长范围的中心。如果自由侧设备被识别为铜缆，这些寄存器将用于定义电缆衰减。 0 dB衰减的指示是指衰减未知或不可用的情况。字节186（00-FFh）是2.5 GHz的铜电缆衰减，单位为1 dB。字节187（00-FFh）是以1.0 dB为单位的电缆衰减在5.0 GHz。


6.3.20  Wavelength Tolerance or Copper Cable Attenuation (00h 188-189)  
The guaranteed +/- range of transmitter output wavelength under all normal  operating conditions. For direct attach cable assemblies, the value is zero. This  parameter is a 16-bit value with Byte 188 as high order byte and Byte 189 as low  order byte. The laser wavelength is equal to the 16-bit integer value divided by  200 in nm (units of 0.005 nm). Thus, the following two examples:    Example 1:    10GBASE-LR Wavelength Range = 1260 to 1355 nm  Nominal Wavelength in Bytes 186-187 = 1307.5 nm.  Represented as INT(1307.5 nm * 20) = 26150 = 6626h  Management Interface for Cabled Environments       Page 57 Published       SFF-8636 Rev 2.9    Wavelength Tolerance in Bytes 188-189 = 47.5 nm.  Represented as INT(47.5 nm * 200) = 9500 = 251Ch    Example 2:    ITU-T Grid Wavelength = 1534.25 nm (195.4 THz) with 0.236 nm (30 GHz) Tolerance  Nominal Wavelength in Bytes 186-187 = 1534.25 nm.  Represented as INT(1534.25 nm * 20) = 30685 = 77DDh  Wavelength Tolerance in Bytes 188-189 = 0.236 nm.  Represented as INT(0.236 nm * 200) = 47 = 002Fh    If the free side device is identified as copper cable these registers will be used  to define the cable attenuation. An indication of 0 dB attenuation refers to the  case where the attenuation is not known or is unavailable.    Byte 188 (00-FFh) is the copper cable attenuation at 7.0 GHz in units of 1 dB.    Byte 189 (00-FFh) is the copper cable attenuation at 12.9 GHz in units of 1 dB.

6.3.21  Maximum Case Temperature (00h 190)  
This parameter allows specification of a maximum case temperature other than the  standard 70C. Maximum case temperature is an 8-bit value in degrees C. A value of  00h indicates 70C.

6.3.22  CC_BASE (00h 191)  
The check code is a 1-byte code that can be used to verify that the first 63 bytes  of serial information in the free side device is valid. The check code shall be the  low order 8 bits of the sum of the contents of all the bytes from 128 to 190,  inclusive.
6.3.20波长容差或铜缆衰减（00h 188-189）
在所有正常工作条件下，保证发射机输出波长的+/-范围。对于直接连接电缆组件，值为零。该参数是16位值，字节188为高位字节，字节189为低位字节。激光波长等于16位整数除以200nm（0.005nm的单位）。因此，以下两个示例：示例1：10GBASE-LR波长范围= 1260至1355 nm标称波长（以字节为单位）186-187 = 1307.5 nm。代表INT（1307.5 nm * 20）= 26150 = 6626h电缆环境的管理接口Page 57发布的SFF-8636 Rev 2.9波长容差（字节）188-189 = 47.5 nm。表示为INT（47.5 nm * 200）= 9500 = 251Ch示例2：带有0.236 nm（30 GHz）的ITU-T网格波长= 1534.25 nm（195.4 THz）容差公称波长（以字节为单位）186-187 = 1534.25 nm。表示为INT（1534.25nm * 20）= 30685 = 77DDh波长容差（以字节为单位）188-189 = 0.236nm。表示为INT（0.236 nm * 200）= 47 = 002Fh如果自由端设备被标识为铜缆，这些寄存器将用于定义电缆衰减。 0 dB衰减的指示是指衰减未知或不可用的情况。字节188（00-FFh）是以1 dB为单位的7.0 GHz的铜缆电缆衰减。字节189（00-FFh）是12.9 GHz的铜缆衰减，单位为1 dB。

6.3.21最大外壳温度（00h 190）
该参数允许指定除标准70C以外的最大外壳温度。最大外壳温度是以度数C为单位的8位值。00h值表示70℃。

6.3.22 CC_BASE（00h 191）
检查码是一个1字节的代码，可用于验证自由端设备中前63个字节的串行信息是否有效。校验码应为128到190之间的所有字节的内容之和的低位8位。


6.3.23  Extended Specification Compliance Codes (00h 192)  
The Extended Specification Compliance Codes in Byte 192 identify the electronic or  optical interfaces which are not included in Table 6-18 Specification Compliance  Codes. These values are maintained in the Transceiver Management section of SFF- 8024

6.3.24  Options (00h 193-195)  
The bits in the option field shall specify the options implemented in the free side  device.    Variable transceiver Tx input EQ and Rx output emphasis have been added, defined as  the EQ and Emphasis capability designed into the transceiver in support of TP1a and  TP4, respectively as defined in IEE802.3 Clause 86. Transceiver support of  programmable EQ and Emphasis is found in Byte 193 bits 1 to 3 and shown below in  Table 6-23. The default host control mechanism is "Fixed Position Programmable",  found in Page 03h, Bytes 234-237 and documented in Table 6-33, Table 6-35 and Table  6-36. If a transceiver supports "Adaptive EQ", defined as transceiver automatic  internal control of EQ position setting (without host intervention), it can be so  identified in Byte 193 bit 3. Adaptive EQ algorithms and periodicity are  implementation specific. Control of "Adaptive EQ" is done using Upper Page 03h Byte  241 bits 3-0 (per channel controls).    The magnitude of Tx input EQ and Rx output emphasis supported by the transceiver is  identified in Page 03h Byte 224. This applies to either Fixed Position Programmable  or Adaptive EQ modes.    CDR status and control functions are identified in Byte 194 bits 4 to 7. If Loss of  Lock indicators (flags) are implemented bits 4 and 5 are set high. If CDR On/Off  control is implemented bits 6 and 7 are set high. For transceivers with CDR capability, setting the CDR to ON engages the internal retiming function. Setting  the CDR to OFF enables an internal bypassing mode, which directs traffic around the  internal CDR. The two most common reasons to turn a CDR off (i.e. internally bypass  it) are to run at bit rates not supported by a particular CDR or to save the  thermal power in applications where CDR jitter mitigation is not required.
6.3.23扩展规范合规代码（00h 192）
字节192中的扩展规范合规代码标识了表6-18规范合规代码中未包括的电子或光学接口。这些值在SFF-8024的收发器管理部分维护

6.3.24期权（00h 193-195）
选项字段中的位应指定在自由侧设备中实现的选项。可变收发器Tx输入EQ和Rx输出强调已被添加，定义为分别支持TP1a和TP4的收发器中的EQ和Emphasis功能，分别按照IEE802.3第86条的规定。发现可编程EQ和Emphasis的收发器支持in Byte 193位1到3，如下表6-23所示。默认的主机控制机制是“固定位置可编程”，见第03页，字节234-237，并记录在表6-33，表6-35和表6-36中。如果收发器支持“自适应EQ”，定义为EQ位置设置的收发器自动内部控制（无需主机干预），则可以以字节193位3进行标识。自适应EQ算法和周期性是实现特定的。 “自适应均衡器”的控制使用上页03h字节241位3-0（每通道控制）进行。收发器支持的Tx输入EQ和Rx输出强度的大小在第03h字节224中标识。这适用于固定位置可编程或自适应EQ模式。 CDR状态和控制功能在字节194位4到7中标识。如果实现了锁定指示符（标志）位4和5置为高电平。如果CDR On / Off控制被执行，则位6和7被置为高电平。对于具有CDR功能的收发器，将CDR设置为ON将执行内部重定时功能。将CDR设置为OFF可启用内部旁路模式，从而引导内部CDR的流量。关闭CDR（即内部旁路）的两个最常见的原因是以不受特定CDR支持的比特率运行，或将热功率保存在不需要CDR抖动缓解的应用中。


   TABLE 6-23  OPTION VALUES (PAGE 00H BYTES 193-195)     Byte    Bit           Description             PC    AC   AO   SM     193     7-5   Reserved            -     -     -    -  4    Tx Input Adaptive Equalizer Freeze Capable, R     R     R    R       coded 1 if implemented, else 0.  3    TX Input Equalization Auto Adaptive Capable,            R     R     R    R       coded 1 if implemented, else 0.   2    TX Input Equalization Fixed Programmable    R     R     R    R       Settings, coded 1 if implemented, else 0.  1    RX Output Emphasis Fixed Programmable Settings,         R     R     R    R       coded 1 if implemented, else 0.  0    RX Output Amplitude Fixed Programmable      R     R     R    R       Settings, coded 1 if implemented, else 0.     194      7    TX CDR On/Off Control implemented,          R     R     R    R       (1b if controllable, 0b if fixed).   6    RX CDR On/Off Control implemented,          R     R     R    R       (1b if controllable, 0b if fixed).  5    Tx CDR Loss of Lock (LOL) Flag implemented, R     R     R    R       coded 1 if implemented, else 0.  4    Rx CDR Loss of Lock (LOL) Flag implemented, R     R     R    R       coded 1 if implemented, else 0.  3    Rx Squelch Disable implemented, coded 1 if  R     R     R    R       implemented, else 0.  2    Rx Output Disable capable: coded 1 if       R     R     R    R       implemented, else 0.  1    Tx Squelch Disable implemented: coded 1 if  R     R     R    R       implemented, else 0.  0    Tx Squelch implemented: coded 1 if implemented,         R     R     R    R       else 0.     195      7    Memory Page 02 provided: coded 1 if         R     R     R    R       implemented, else 0.  6    Memory Page 01h provided: coded 1 if        R     R     R    R       implemented, else 0.  5    Rate select is implemented as defined in 6.2.7.         C     C     C    C       If the bit is set to 1 then refer to that       section for multi-rate operation description.  4    Tx_DISABLE is implemented and disables the  R     R     R    R       serial output as defined by the relevant       transmitter specification.  3    Tx_FAULT signal implemented, coded 1 if     R     R     R    R       implemented, else 0  2    Tx Squelch implemented to reduce OMA coded 0,           R     R     R    R       implemented to reduce Pave coded 1.  1    Tx Loss of Signal implemented, coded 1 if   R     R     R    R       implemented, else 0  0    Pages 20-21h implemented. Default = 0 (not  R     R     R    R       implemented).


Management Interface for Cabled Environments       Page 59 Published       SFF-8636 Rev 2.9    


6.3.25  Vendor Serial Number (00h 196-211)  
The vendor serial number (vendor SN) is a 16-character field that contains ASCII  characters, left aligned and padded on the right with ASCII spaces (20h), defining  the vendor's serial number for the free side device. A value of 0000h in the 16          - byte field indicates that the vendor SN is unspecified.

6.3.26  Date Code (00h 212-219)  
The date code is an 8-byte field that contains the vendor's date code in ASCII  characters. The date code is mandatory and shall be in the specified format.
6.3.25卖方序列号（00h 196-211）
供应商序列号（供应商SN）是一个16个字符的字段，包含ASCII字符，左对齐并用ASCII空格（20h）填充，定义供应商的自由设备的序列号。 16字节字段中的值0000h表示供应商SN未指定。

6.3.26日期代码（00h 212-219）
日期代码是一个8字节字段，其中包含供应商的日期代码，以ASCII字符表示。 日期代码是强制性的，应为指定的格式。


             TABLE 6-24  DATE CODES (PAGE 00H BYTES 212-219)       Byte   Description  PC    AC  AO    SM     212-213    ASCII code, two low order digits of year. (00=2000)         R    R    R    R     214-215    ASCII code digits of month (01=Jan through 12=Dec           R    R    R    R     216-217    ASCII code day of month (01-31)     R    R    R    R     218-219    ASCII code, Vendor Specific lot code, may be blank          R    R    R    R

6.3.27  Diagnostic Monitoring Type (00h 220)  
'Diagnostic Monitoring Type' is a 1-byte field with 8 single bit indicators  describing how diagnostic monitoring is implemented in the free side device.
6.3.27诊断监控类型（00h 220）
“诊断监控类型”是一个1字节的字段，带有8个单位指示器，描述了在自由端设备中如何实施诊断监视。

       TABLE 6-25  DIAGNOSTIC MONITORING TYPE (PAGE 00H BYTE 220)    Byte      Bits            Description           PC   AC   AO    SM     220      7-6      Reserved          -    -    -    -    5      Temperature monitoring implemented (0b=Not            R    R    R    R           implemented or pre-Rev 2.8, 1b=Implemented)    4      Supply voltage monitoring implemented (0b=Not         R    R    R    R           implemented or pre-Rev 2.8, 1b=Implemented)    3      Received power measurements type. 0=OMA   R    R    R    R           1=Average Power    2      Transmitter power measurement. 0=Not      R    R    R    R           supported 1=Supported  1-0      Reserved          -    -    -    -    

Digital Diagnostic Monitors monitor received power, bias current, supply voltage  and temperature. Additionally, alarm and warning thresholds must be written as  specified in this document. Auxiliary monitoring fields are optional extensions to  Digital Diagnostics.    All digital monitoring values must be internally calibrated and reported in the  units defined in 6.2.5.    Bit 2 indicates whether a transmitted power measurement is supported. The  indication is required, however support of transmitter power measurement is  optional (see Table 6-8). If the bit is set, transmitted power measurement is  supported, and the module will monitor the average optical power. If not,  transmitted power measurement is not supported.    Bit 3 indicates whether the received power measurement represents average input  optical power or OMA. The indication is required, however support of received power  measurement is optional (see Table 6-8). If the bit is set, average power is  monitored. If not, received power measurement is not supported, or OMA is  monitored.
数字诊断监视器监视接收功率，偏置电流，电源电压和温度。另外，报警和警告阈值必须按照本文档的规定进行写入。辅助监控字段是数字诊断的可选扩展。所有数字监控值必须在6.2.5内定义的单位进行内部校准和报告。位2指示是否支持发送功率测量。需要指示，但是发射机功率测量的支持是可选的（见表6-8）。如果该位置1，则支持传输功率测量，模块将监视平均光功率。否则，不支持传输功率测量。位3表示接收功率测量是表示平均输入光功率还是OMA。需要指示，但是对接收功率测量的支持是可选的（见表6-8）。如果该位被置位，则监视平均功率。否则，不支持接收功率测量，或监视OMA。

Management Interface for Cabled Environments       Page 60 Published       SFF-8636 Rev 2.9    

6.3.28  Enhanced Options (00h 221)  
See Table 6-26 for use of the Enhanced Options field. The state where the Rate  Select declaration bits both have a value of 1 is reserved and should not be used.
6.3.28增强选项（00h 221）
有关使用增强选项字段，请参见表6-26。 速率选择声明位都为1的状态保留，不应使用。

            TABLE 6-26  ENHANCED OPTIONS (PAGE 00H BYTE 221)     Byte      Bit           Description            PC   AC   AO    SM     221       7-5    Reserved           -    -    -    -    4     Initialization Complete Flag implemented. This         R    R    R    R          flag was introduced in rev 2.5. When this bit          is 1, the initialization complete flag at Byte          6 bit 0 is implemented independent of t_init.          When this bit is 0, the initialization          complete flag is either not implemented or if          implemented has a response time less than          t_init, max as specified for the module.     3     Rate Selection Declaration: When this      R    R    R    R          Declaration bit is 0 the free side device does          not support rate selection. When this          Declaration bit is 1, rate selection is          implemented using extended rate selection. See          6.2.7.2    2     Application Select Table Declaration: When R    R    R    R          this Declaration bit is 1, the free side          device supports rate selection using          application select table mechanism. When this          Declaration bit is 0, the free side device          does not support application select and Page          01h does not exist.  See 6.2.7.3    1     TC readiness flag implemented.             R    R    R    R          0= TC readiness flag not implemented.          1= TC readiness flag is implemented.    0     Reserved           -    -    -    -    To enable bit rates in excess of 25.4 Gbps, an extended bit rate field has been  added in Byte 222 to supplement the existing values in Byte 140. The legacy Byte  140 contains bit rate at 100Mb/bit, which is limited to 25.4Gbps. The new          Byte 222  contains bit rate at 250Mb/bit, enabling up to 63.5Gbps. A        value of zero means this  field is unspecified.      TABLE 6-27  EXTENDED BIT RATE: NOMINAL (PAGE 00H BYTE 222)        Byte       Bits          Description         PC   AC   AO    SM        222        7-0    Nominal bit rate, units of 250 Mbps. See          R     R    R    R  Byte 140 description.

6.3.29  Check Code Extension (00h 223)  
The check code is a 1-byte code that can be used to verify that the first 32 bytes  of extended serial information in the free side device are valid. The check code  shall be the low order 8 bits of the sum of the contents of all the bytes from 192  to 222, inclusive.

6.3.30  Vendor Specific (00h 224-255)  
This area may contain Vendor Specific information, which can be read from the free  side device. The data is read only. Page 00h Bytes 224-255 may be used for Vendor  Specific ID functions.
6.3.29检查码扩展（00h 223）
检查码是一个1字节的代码，可用于验证自由设备中的前32个字节的扩展串行信息是否有效。 校验码应为从192到222的所有字节的内容之和的低位8位。

6.3.30供应商具体（00h 224-255）
该区域可能包含供应商特定信息，可以从自由端设备读取。 数据是只读的。 第00h字节224-255可用于供应商特定的ID功能。



Management Interface for Cabled Environments       Page 61 Published       SFF-8636 Rev 2.9    


6.4   Upper Page 01h (Optional)  
Page 01h is conditional on the state of bit 2 in Page 00h Byte 221.
6.4上页01h（可选）
页面01h的条件是第00h字节221的位2的状态。


       TABLE 6-28  UPPER PAGE 01H APPLICATION SELECT TABLE (AST)     Byte       Bit          Name of Field            Description      128       7-0    CC_APPS        Check code for the AST: the check code              shall be the low order bits of the sum              of the contents of all the bytes from              129 to 255, inclusive.      129       7-6    Reserved             129       5-0    AST Table Length, TL       A 6-bit binary number. TL, specifies           (length - 1)   the offset of the last application              table entry defined in Bytes 130-255.              TL is valid between 0 (1 entry) and 62              (for a total of 63 entries)    130,131   7-0,7-   Application Code 0         Definition of first application     0        supported (See Table 6-29)              Other Table Entries   130+2*TL    7-0,    Application code TL        Definition of last application   131+2*TL     7-0       supported (See Table 6-29)    



Bytes 130-256 contain the application code table entries. Byte 129 bits 5-0 specify  the number of entries in the table. Each application listed in the table requires  two bytes.
字节130-256包含应用程序代码表条目。 字节129位5-0指定表中的条目数。 表中列出的每个应用程序都需要两个字节。



       TABLE 6-29  APPLICATION CODE STRUCTURE     Low Order Byte         High order Byte   7      6     5    4    3     2      1     0     7     6     5    4     3     2     1     0    Reserved   Category         Variant


Management Interface for Cabled Environments       Page 62 Published       SFF-8636 Rev 2.9    


6.5   Upper Page 02h (Optional)  
Page 02 is optionally provided as user writable EEPROM. The fixed side may read or  write this memory for any purpose. If Page 00h Byte 129 bit 4 is set, however, the  first 10 bytes of Page 02h Bytes 128-137 will be used to store the CLEI code for  the free side device.
6.5上页02h（可选）
第02页可选地提供为用户可写EEPROM。 固定侧可以为任何目的读取或写入该存储器。 如果页面00h字节129位4被置位，则页面02h字节128-137的前10个字节将用于存储自由设备的CLEI代码。

Management Interface for Cabled Environments       Page 63 Published       SFF-8636 Rev 2.9    


6.6   Upper Page 03h (Optional)  
Upper Page 03h contains free side device thresholds, channel thresholds and masks,  ability registers for optional equalizer, emphasis and amplitude,and optional  channel controls. See 6.6.1, 6.6.3 and 6.6.4 for detailed descriptions of their  use.
6.6上页03h（可选）
上部03h包含自由侧设备阈值，通道阈值和掩码，可选均衡器的功能寄存器，强调和幅度以及可选的通道控制。 有关其使用的详细说明，请参见6.6.1,6.6.3和6.6.4。


       TABLE 6-30  UPPER PAGE 03H MEMORY MAP     Byte    # Bytes             Description     Type   128-175      48     Thresholds              Read-Only   176-223      48     Channel Thresholds      Read-Only      224        1     Tx EQ & Rx Emphasis Magnitude ID    Read-Only      225        1     RX output amplitude support indicators          Read-Only   226-241      16     Optional Channel Controls          Read/Write   242-251      10     Channel Monitor Masks              Read/Write   252-255       4     Reserved               Read/Write

6.6.1  Free Side Device and Channel Thresholds  
Each monitor value has a corresponding high alarm, low alarm, high warning and low  warning thresholds. For each monitor that is implemented, high and low alarm  thresholds are required. These factory-preset values allow the user to determine  when a particular value is outside of normal limits as determined by the free side  device manufacturer. It is assumed that these values will vary with different  technologies and different implementations. These values are stored in read-only  memory in Page 03h Bytes 128-223.        6.6.1自由侧设备和通道阈值
每个监控值具有相应的高报警，低报警，高警告和低警告阈值。 对于实现的每个监视器，需要高和低报警阈值。 这些出厂预设值允许用户确定特定值何时超出由自由侧设备制造商确定的正常限制。 假设这些值将随不同的技术和不同的实现而变化。 这些值存储在第03h字节128-223的只读存储器中。



TABLE 6-31  FREE SIDE DEVICE AND CHANNEL THRESHOLDS (PAGE 03H BYTES 128-223)     Byte      #   Name         Description PC  AC  AO  SM Bytes   128-129     2     Temp High Alarm           MSB at lower byte address        C   C    C   C   130-131     2     Temp Low Alarm            MSB at lower byte address        C   C    C   C   132-133     2     Temp High Warning         MSB at lower byte address        O   O    O   O   134-135     2     Temp Low Warning          MSB at lower byte address        O   O    O   O   136-143     8     Reserved               -   -    -   -   144-145     2     Vcc High Alarm            MSB at lower byte address        C   C    C   C   146-147     2     Vcc Low Alarm MSB at lower byte address        C   C    C   C   148-149     2     Vcc High Warning          MSB at lower byte address        O   O    O   O   150-151     2     Vcc Low Warning           MSB at lower byte address        O   O    O   O   152-159     8     Reserved               -   -    -   -   160-175     16    Vendor Specific        -   -    -   -   176-177     2     RX Power High Alarm       MSB at lower byte address        C   C    C   C   178-179     2     RX Power Low Alarm        MSB at lower byte address        C   C    C   C   180-181     2     RX Power High Warning     MSB at lower byte address        O   O    O   O   182-183     2     RX Power Low Warning      MSB at lower byte address        O   O    O   O   184-185     2     Tx Bias High Alarm        MSB at lower byte address        C   C    C   C   186-187     2     Tx Bias Low Alarm         MSB at lower byte address        C   C    C   C   188-189     2     Tx Bias High Warning      MSB at lower byte address        O   O    O   O   190-191     2     Tx Bias Low Warning       MSB at lower byte address        O   O    O   O   192-193     2     Tx Power High Alarm       MSB at lower byte address        C   C    C   C   194-195     2     Tx Power Low Alarm        MSB at lower byte address        C   C    C   C   196-197     2     Tx Power High Warning     MSB at lower byte address        O   O    O   O   198-199     2     Tx Power Low Warning      MSB at lower byte address        O   O    O   O


Management Interface for Cabled Environments       Page 64 Published       SFF-8636 Rev 2.9       Byte      #   Name         Description PC  AC  AO  SM Bytes   200-207     8     Reserved      Reserved thresholds for          -   -    -   -           channel parameter set 4   208-215     8     Reserved      Reserved thresholds for          -   -    -   -           channel parameter set 5   216-223     8     Vendor Specific        -   -    -   -    



The values reported in the Alarm and Warning Thresholds area may be typical values  at some chosen nominal operating conditions and may be temperature compensated or  otherwise adjusted when setting warning and/or alarm flags. Any threshold  compensation or adjustment is Vendor Specific and optional. Refer to the vendor's  data sheet for use of alarm and warning thresholds.
“报警和警告阈值”区域中报告的值可能是某些选定的标称操作条件下的典型值，并可在设置警告和/或报警标志时进行温度补偿或其他调整。 任何阈值补偿或调整是供应商特定的和可选的。 有关报警和警告阈值的使用，请参考供应商的数据表。

Management Interface for Cabled Environments       Page 65 Published       SFF-8636 Rev 2.9    


6.6.2  Optional Equalizer, Emphasis and Amplitude Indicators     
6.6.2可选均衡器，强调和幅度指示器

TABLE 6-32  EQUALIZER, EMPHASIS, AMPLITUDE AND TIMING (PAGE 03H BYTES 224-229)  Byte    Bit          Name            Description      PC   AC  AO  SM   224    7-4   Max Tx input        Max Tx input equalization supported          O   O   O   O    equalization        (controls are found in bytes 234-235            and codes are found in Table 6-35)          3-0   Max Rx output       Max Rx output emphasis supported O   O   O   O    emphasis            (controls are found in bytes 236-237            and codes are found in Table 6-36)   225    7-6   Reserved         -   -   -   -          5-4   Rx output           =00 Peak-to-peak amplitude       O   O   O   O    emphasis type           stays constant, or not     implemented, or no    information            =01 Steady state amplitude     stays constant            =10 Average of peak-to-peak    and steady state     amplitudes stays     constant            =11 Reserved           3    RX output           =0 Amplitude 0011 not            O   O   O   O    amplitude  supported or no information    support =1 Amplitude code 0011    Supported (See Table 6-34)           2    RX output           =0 Amplitude 0010 not            O   O   O   O    amplitude  supported or no information    support =1 Amplitude code 0010    Supported (See Table 6-34)           1    RX output           =0 Amplitude 0001 not            O   O   O   O    amplitude  supported or no information    support =1 Amplitude code 0001    Supported (See Table 6-34)           0    RX output           =0 Amplitude 0000 not            O   O   O   O    amplitude  supported or no information    support =1 Amplitude code 0000    Supported (See Table 6-34)  226-    All   Reserved         -   -   -   -   227   228    All   Maximum TC          Maximum time needed by the TC to O   O   O   O    stabilization       reach its target working point under    time    worst case conditions.  LSB = 1 s.   229    All   Maximum CTLE        Maximum time needed by CTLE adaptive         O   O   O   O    settling time       algorithm to converge to an            appropriate value under worst case            conditions.  LSB = 100 ms.


Management Interface for Cabled Environments       Page 66 Published       SFF-8636 Rev 2.9    


6.6.3  Optional Channel Controls  
Upper Memory Page Control Bits are used to define the optional channel controls.    
6.6.3可选通道控制
上部存储器页面控制位用于定义可选的通道控件。


TABLE 6-33  OPTIONAL CHANNEL CONTROLS (PAGE 03H BYTES 230-241)    Byte      Bit Name        Description PC   AC   AO   SM    230-      All    Reserved             -    -    -    -    232    233       7-4    Reserved             -    -    -    -   3     Tx1AEFreeze Tx Adaptive Equalization         O    O    O    O         Freeze, channel 1.  If         supported (see page 00h         byte 193 bit 4). Coded 1         to freeze, else 0.   2     Tx2AEFreeze Tx Adaptive Equalization         O    O    O    O         Freeze, channel 2.  If         supported (see page 00h         byte 193 bit 4). Coded 1         to freeze, else 0.   1     Tx3AEFreeze Tx Adaptive Equalization         O    O    O    O         Freeze, channel 3.  If         supported (see page 00h         byte 193 bit 4). Coded 1         to freeze, else 0.   0     Tx4AEFreeze Tx Adaptive Equalization         O    O    O    O         Freeze, channel 4.  If         supported (see page 00h         byte 193 bit 4). Coded 1         to freeze, else 0.    234       7-4    TX1 input   Input equalization control       O    O    O    O         equalization control    (see Page 03h Byte 224 and         Table 6-35)  3-0    TX2 input   Input equalization control       O    O    O    O         equalization control    (see Page 03h Byte 224 and         Table 6-35)    235       7-4    TX3 input   Input equalization control       O    O    O    O         equalization control    (see Page 03h Byte 224 and         Table 6-35)  3-0    TX4 input   Input equalization control       O    O    O    O         equalization control    (see Page 03h Byte 224 and         Table 6-35)    236       7-4    RX1 output emphasis     Output emphasis control          O    O    O    O         control     (see Page 03h Byte 224 and         Table 6-36)  3-0    RX2 output emphasis     Output emphasis control          O    O    O    O         control     (see Page 03h Byte 224 and         Table 6-36)    237       7-4    RX3 output emphasis     Output emphasis control          O    O    O    O         control     (see Page 03h Byte 224 and         Table 6-36)


Management Interface for Cabled Environments       Page 67 Published       SFF-8636 Rev 2.9      Byte      Bit Name        Description PC   AC   AO   SM  3-0    RX4 output emphasis     Output emphasis control          O    O    O    O         control     (see Page 03h Byte 224 and         Table 6-36)    238       7-4    RX1 output amplitude    Differential output  O    O    O    O         control     amplitude without pre-        emphasis. (See Table 6-34)  3-0    RX2 output amplitude    Differential output  O    O    O    O         control     amplitude without pre-        emphasis. (See Table 6-34)    239       7-4    RX3 output amplitude    Differential output  O    O    O    O         control     amplitude without pre-        emphasis. (See Table 6-34)  3-0    RX4 output amplitude    Differential output  O    O    O    O         control     amplitude without pre-        emphasis. (See Table 6-34)    240        7     Rx4 SQ Disable          Rx Squelch Disable Channel       O    O    O    O         4 (optional)   6     Rx3 SQ Disable          Rx Squelch Disable Channel       O    O    O    O         3 (optional)   5     Rx2 SQ Disable          Rx Squelch Disable Channel       O    O    O    O         2 (optional)   4     Rx1 SQ Disable          Rx Squelch Disable Channel       O    O    O    O         1 (optional)   3     Tx4 SQ Disable          Tx Squelch Disable Channel       O    O    O    O         4 (optional)   2     Tx3 SQ Disable          Tx Squelch Disable Channel       O    O    O    O         3 (optional)   1     Tx2 SQ Disable          Tx Squelch Disable Channel       O    O    O    O         2 (optional)   0     Tx1 SQ Disable          Tx Squelch Disable Channel       O    O    O    O         1 (optional)    241        7     Rx4 Output Disable      Rx Output Disable channel        O    O    O    O         4 (optional)   6     Rx3 Output Disable      Rx Output Disable channel        O    O    O    O         3 (optional)   5     Rx2 Output Disable      Rx Output Disable channel        O    O    O    O         2 (optional)   4     Rx1 Output Disable      Rx Output Disable channel        O    O    O    O         1 (optional)   3     TX4 adaptive            If implemented (see 00h          -    -    -    -         equalization control    193 bit 3)         1b=Enable (default)         0b=Disable (use manual EQ)    2     TX3 adaptive            If implemented (see 00h          -    -    -    -         equalization control    193 bit 3)         1b=Enable (default)         0b=Disable (use manual EQ)    1     TX2 adaptive            If implemented (see 00h          -    -    -    -         equalization control    193 bit 3)         1b=Enable (default)         0b=Disable (use manual EQ)    0     TX1 adaptive            If implemented (see 00h          -    -    -    -         equalization control    193 bit 3)         1b=Enable (default)         0b=Disable (use manual EQ)

Management Interface for Cabled Environments       Page 68 Published       SFF-8636 Rev 2.9          TABLE 6-34  OUTPUT DIFFERENTIAL AMPLITUDE CONTROL (PAGE 03H BYTES 238-239)             Value         Receiver Output Amplitude      No Output Equalization    Nominal   Units             1xxxb          Reserved      0111b          Reserved mV(P-P)             0110b          Reserved mV(P-P)             0101b          Reserved mV(P-P)             0100b          Reserved mV(P-P)             0011b          600-1200 mV(P-P)             0010b          400-800  mV(P-P)             0001b          300-600  mV(P-P)             0000b          100-400  mV(P-P)          TABLE 6-35  INPUT EQUALIZATION (PAGE 03H BYTES 234-235)             Value      Transmitter Input Equalization          Nominal   Units             11xxb          Reserved      1011b          Reserved      1010b 10       dB             1001b  9       dB             1000b  8       dB             0111b  7       dB             0110b  6       dB             0101b  5       dB             0100b  4       dB             0011b  3       dB             0010b  2       dB             0001b  1       dB             0000b  0     No EQ     TABLE 6-36  OUTPUT EMPHASIS CONTROL (PAGE 03H BYTES 236-237)             Value          Receiver Output Emphasis   At nominal Output Amplitude    Nominal   Units             1xxxb          Reserved      0111b  7       dB             0110b  6       dB             0101b  5       dB             0100b  4       dB             0011b  3       dB             0010b  2       dB             0001b  1       dB             0000b  0  No Emphasis    



Output amplitude and output emphasis are defined at the appropriate test points  defined by the relevant standard.  There is an illustration of reference test  points in SFF-8679.     Because receiver emphasis settings can affect receiver output amplitude (and vice  versa) Table 6-34 and Table 6-36 define the variable parameter at a nominal  condition of the other. For instance, Table 6-34 defines output amplitude at a zero  output emphasis setting and Table 6-36 defines output emphasis at a nominal output  amplitude setting (implementation dependent). The maximum emphasis supported is defined in section 6.6.2, Table 6-32 byte 224. If an implementation does not  support all levels up to and including the maximum, the nearest value shall be  used.    Squelch and output control functionality is optional. If implemented, squelch and  output disable is controlled for each channel using Page 03h Bytes 240-241.   Writing a '1' in the Squelch Disable register (Page 03h Byte 240) disables the  squelch for the associated channel. Writing a '1' in the Output Disable register  (Page 03h Byte 241) squelches the output of the associated channel. When a '1' is  written in both registers for a channel, the associated output is disabled. The  registers read all '0's upon power-up. All other squelch functionality details are  outside the scope of this document.
输出幅度和输出强调在相关标准定义的适当测试点定义。 SFF-8679中有参考测试点的说明。因为接收机强调设置可能会影响接收机的输出幅度（反之亦然），表6-34和表6-36在另一个标称条件下定义了可变参数。例如，表6-34定义了零输出强调设置的输出幅度，表6-36定义了标称输出幅度设置（依赖于实现）的输出强调。支持的最大重点在第6.6.2节，表6-32字节224中定义。如果实现不支持最大值包括最大值，则应使用最接近的值。静噪和输出控制功能是可选的。如果实现，使用第03页字节240-241对每个通道控制静噪和输出禁用。在静噪禁用寄存器（第03h字节240）中写入1禁止相关通道的静噪。在输出禁止寄存器（第03h字节241）中写入“1”会使相关通道的输出静噪。当在通道的两个寄存器中都写入“1”时，关联的输出被禁止。寄存器在上电时读取所有'0'。所有其他静噪功能细节超出了本文档的范围。

Management Interface for Cabled Environments       Page 70 Published       SFF-8636 Rev 2.9    6.6.4  Channel Monitor Masks      TABLE 6-37  CHANNEL MONITOR MASKS (PAGE 03H BYTES 242-251)    Byte     Bit         Name       Description   PC    AC   AO    SM     242      7    M-Rx1 Power        Masking Bit for high RX Power       C     C     C     C       High Alarm         alarm channel 1  6    M-Rx1 Power Low    Masking Bit for low RX Power        C     C     C     C       Alarm  alarm channel 1  5    M-Rx1 Power        Masking Bit for high RX Power       C     C     C     C       High Warning       warning channel 1  4    M-Rx1 Power Low    Masking Bit for low RX Power        C     C     C     C       Warning            warning channel 1  3    M-Rx2 Power        Masking Bit for high RX Power       C     C     C     C       High Alarm         alarm channel 2  2    M-Rx2 Power Low    Masking Bit for low RX Power        C     C     C     C       Alarm  alarm channel 2  1    M-Rx2 Power        Masking Bit for high RX Power       C     C     C     C       High Warning       warning channel 2  0    M-Rx2 Power Low    Masking Bit for low RX Power        C     C     C     C       Warning            warning channel 2     243      7    M-Rx3 Power        Masking Bit for high RX Power       C     C     C     C       High Alarm         alarm channel 3  6    M-Rx3 Power Low    Masking Bit for low RX Power        C     C     C     C       Alarm  alarm channel 3  5    M-Rx3 Power        Masking Bit for high RX Power       C     C     C     C       High Warning       warning channel 3  4    M-Rx3 Power Low    Masking Bit for low RX Power        C     C     C     C       Warning            warning channel 3  3    M-Rx4 Power        Masking Bit for high RX Power       C     C     C     C       High Alarm         alarm channel 4  2    M-Rx4 Power Low    Masking Bit for low RX Power        C     C     C     C       Alarm  alarm channel 4  1    M-Rx4 Power        Masking Bit for high RX Power       C     C     C     C       High Warning       warning channel 4  0    M-Rx4 Power Low    Masking Bit for low RX Power        C     C     C     C       Warning            warning channel 4     244      7    M-Tx1 Bias High    Masking Bit for high TX Bias        C     C     C     C       Alarm  alarm channel 1  6    M-Tx1 Bias Low     Masking Bit for low TX Bias         C     C     C     C       Alarm  alarm channel 1  5    M-Tx1 Bias High    Masking Bit for high TX Bias        C     C     C     C       Warning            warning channel 1  4    M-Tx1 Bias Low     Masking Bit for low TX Bias         C     C     C     C       Warning            warning channel 1  3    M-Tx2 Bias High    Masking Bit for high TX Bias        C     C     C     C       Alarm  alarm channel 2   2    M-Tx2 Bias Low     Masking Bit for low TX Bias         C     C     C     C       Alarm  alarm channel 2  1    M-Tx2 Bias High    Masking Bit for high TX Bias        C     C     C     C       Warning            warning channel 2  0    M-Tx2 Bias Low     Masking Bit for low TX Bias         C     C     C     C       Warning            warning channel 2     245      7    M-Tx3 Bias High    Masking Bit for high TX Bias        C     C     C     C       Alarm  alarm channel 3  6    M-Tx3 Bias Low     Masking Bit for low TX Bias         C     C     C     C       Alarm  alarm channel 3

Management Interface for Cabled Environments       Page 71 Published       SFF-8636 Rev 2.9      Byte     Bit         Name       Description   PC    AC   AO    SM  5    M-Tx3 Bias High    Masking Bit for high TX Bias        C     C     C     C       Warning            warning channel 3  4    M-Tx3 Bias Low     Masking Bit for low TX Bias         C     C     C     C       Warning            warning channel 3  3    M-Tx4 Bias High    Masking Bit for high TX Bias        C     C     C     C       Alarm  alarm channel 4  2    M-Tx4 Bias Low     Masking Bit for low TX Bias         C     C     C     C       Alarm  alarm channel 4  1    M-Tx4 Bias High    Masking Bit for high TX Bias        C     C     C     C       Warning            warning channel 4  0    M-Tx4 Bias Low     Masking Bit for low TX Bias         C     C     C     C       Warning            warning channel 4     246      7    M-Tx1 Power        Masking Bit for high TX Power       C     C     C     C       High Alarm         alarm channel 1  6    M-Tx1 Power Low    Masking Bit for low TX Power        C     C     C     C       Alarm  alarm channel 1  5    M-Tx1 Power        Masking Bit for high TX Power       C     C     C     C       High Warning       warning channel 1  4    M-Tx1 Power Low    Masking Bit for low TX Power        C     C     C     C       Warning            warning channel 1  3    M-Tx2 Power        Masking Bit for high TX Power       C     C     C     C       High Alarm         alarm channel 2   2    M-Tx2 Power Low    Masking Bit for low TX Power        C     C     C     C       Alarm  alarm channel 2  1    M-Tx2 Power        Masking Bit for high TX Power       C     C     C     C       High Warning       warning channel 2  0    M-Tx2 Power Low    Masking Bit for low TX Power        C     C     C     C       Warning            warning channel 2     247      7    M-Tx3 Power        Masking Bit for high TX Power       C     C     C     C       High Alarm         alarm channel 3  6    M-Tx3 Power Low    Masking Bit for low TX Power        C     C     C     C       Alarm  alarm channel 3  5    M-Tx3 Power        Masking Bit for high TX Power       C     C     C     C       High Warning       warning channel 3  4    M-Tx3 Power Low    Masking Bit for low TX Power        C     C     C     C       Warning            warning channel 3  3    M-Tx4 Power        Masking Bit for high TX Power       C     C     C     C       High Alarm         alarm channel 4  2    M-Tx4 Power Low    Masking Bit for low TX Power        C     C     C     C       Alarm  alarm channel 4  1    M-Tx4 Power        Masking Bit for high TX Power       C     C     C     C       High Warning       warning channel 4  0    M-Tx4 Power Low    Masking Bit for low TX Power        C     C     C     C       Warning            warning channel 4    248-     All   Reserved           Reserved channel monitor            -     -     -     -     249      masks set 4    250-     All   Reserved           Reserved channel monitor            -     -     -     -     251      masks set 5


Management Interface for Cabled Environments       Page 72 Published       SFF-8636 Rev 2.9    



6.7   Upper Page 20h and Upper Page 21h (Optional)    
The Upper Page 20h and Upper Page 21h contain support for additional monitored  parameters for modules that have PAM4 modulation and/or have optical transmission  wavelengths on a DWDM grid.

6.7.1  Overview  
Many additional parameters may be supported by a QSFP with advanced modulation  techniques. To allow monitoring of these parameters two new pages in the SFF-8436/SFF-8636 memory space are utilized. Pages 20h and 21h are assigned to monitor  these parameters. The basic monitoring techniques are the same as for other  monitored parameters (i.e., they support current value, latched warning/alarm  status, masks and thresholds).  To indicate to the host device whether pages 20h  and 21h are supported, page 00h byte 195 bit 0 is used. A value of 1b indicates  that page 20h and 21h are supported as described in this section. A value of 0b  indicates that pages 20h and 21h are not supported by the module.    For a PAM4 signal several additional parameters are very useful to determine the  health of the module and the line environment. These include bit error ratio and  frame error rate calculations, a signal-to-noise ratio measurement and a level  transition measurement that characterize the PAM eye, and a residual dispersion  measurement.    For a module implementing a Dense Wavelength Division Multiplexing optical  interface, there is a significant benefit in providing access to additional  diagnostic monitoring parameters specifically for a DWDM module. In DWDM the  wavelength or frequency of the laser is an extremely important parameter and  monitoring it allows the health of the laser to be known. When a direct measurement  of the error in the frequency is not available, the laser temperature deviation  from target is often used as a proxy. In addition, DWDM modules typically use a  thermo-electric cooler (TEC) to control the laser temperature. The current flowing  through the TEC is a strong indicator of the health of the module. A warning or  error indication in any of these parameters can be an early indication of pending  module failure.    Other modules may require additional parameters to be defined in the future.    It is expected that not all possible features will be supported by all modules or  on all channels. To address this situation, this specification allows the module to  determine which parameters are being monitored. Some parameters may be module-level  in scope, and some may be channel-specific. This information is conveyed by the  module to the host in the 2-byte parameter configuration registers (page 20h bytes  200-248). To indicate that one or more parameters are not supported the module will  report 00h in both bytes of the configuration register for that parameter.    Up to 24 different parameters can be monitored, each providing a real-time value as  well as alarm and warning flags. 16 threshold value sets are provided, and each of  the 24 parameters is associated by the module with one of the threshold value sets.  The parameter configuration registers indicate which threshold set is to be used  with each parameter. Note that this implies that multiple parameters may share the  same threshold set (for example, if the same parameter is measured on multiple  channels).    To facilitate future functionality without major specification changes, the  parameter configuration registers provide an enumerated value for the specific  parameter to be monitored.     In addition to parameter monitoring, this specification includes a read-only logical mapping indication feature which associates electrical channels with  optical channels when that mapping is defined.
6.7上页20h和上页21h（可选）
上层和上层包含对具有PAM4调制和/或在DWDM网格上具有光传输波长的模块的附加监视参数的支持。

6.7.1概述
具有高级调制技术的QSFP可以支持许多附加参数。为了允许监视这些参数，SFF-8436 / SFF-8636存储器空间中使用两个新页面。分配页面20h和21h来监视这些参数。基本监控技术与其他监控参数相同（即，它们支持当前值，锁定警告/报警状态，掩码和阈值）。要向主机设备指示是否支持页20h和21h，则使用页00h字节195位0。值1b表示如本节所述支持页面20h和21h。值为0b表示模块不支持页面20h和21h。对于PAM4信号，几个附加参数对于确定模块和线路环境的健康状况非常有用。这些包括误码率和帧错误率计算，表征PAM眼的信噪比测量和电平转换测量以及残余色散测量。对于实现密集波分复用光接口的模块，在为DWDM模块提供访问附加诊断监视参数方面具有显着的优势。在DWDM中，激光的波长或频率是非常重要的参数，并且监视它可以使激光的健康状况得到了解。当频率误差的直接测量不可用时，激光器与目标的偏差通常用作代理。此外，DWDM模块通常使用热电冷却器（TEC）来控制激光器温度。流经TEC的电流是模块健康的强大指标。任何这些参数中的警告或错误指示都可能是待决模块故障的早期指示。其他模块可能需要将来定义其他参数。预计所有模块或所有渠道都不支持所有可能的功能。为了解决这种情况，本规范允许模块确定正在监视哪些参数。一些参数可能是范围的模块级，一些参数可能是通道特定的。该信息由模块传送给2字节参数配置寄存器中的主机（第20h字节200-248）。要指示不支持一个或多个参数，模块将在该参数的配置寄存器的两个字节中报告00h。可以监控多达24个不同的参数，每个参数提供实时值以及报警和警告标志。提供了16个阈值集合，并且24个参数中的每个参数由模块与阈值集合之一相关联。参数配置寄存器指示每个参数使用哪个阈值集。请注意，这意味着多个参数可以共享相同的阈值集（例如，如果在多个通道上测量相同的参数）。为了方便将来的功能而没有进行主要的规范更改，参数配置寄存器为要监视的特定参数提供枚举值。除了参数监视之外，该规范还包括只读逻辑映射指示特征，当定义该映射时，其将电信道与光信道相关联。



6.7.2  Registers for Page 20h and 21h  
6.7.2.1    Overview
6.7.2.2    Latched Alarm/Warning Flags for Monitored Parameters  
These 12 bytes cover the latched alarm and warning flags for the monitored  parameters specified by the parameter configuration registers. Each parameter has 4  bits with the most-significant bit representing the alarm high error, followed by  alarm low, warning high and warning low as with other alarm and warning flags.   Note that the threshold against which the real-time value is compared to generate  these alarms and warnings is specified in the Parameter Configuration Registers.
6.7.2第20h和21h的注册
6.7.2.1概述
6.7.2.2监控参数的锁定报警/警告标志
这12个字节包含由参数配置寄存器指定的监视参数的锁存报警和警告标志。 每个参数具有4位，最高有效位表示报警高错误，其次是报警低，警告高，警告低，与其他报警和警告标志一样。 请注意，实时值比较生成这些报警和警告的阈值在参数配置寄存器中指定。


   TABLE 6-40  LATCHED ALARM/WARNING FLAGS (PAGE 20H BYTES 128-139)   Byte    Bit   Name            Description          PC   AC   AO   SM  128     7-4   L-Param1 Alarm/Warning      Latched alarm/warning flags      O    O    O    O        for monitored parameter 1          3-0   L-Param2 Alarm/Warning      Latched alarm/warning flags      O    O    O    O        for monitored parameter 2  129     7-4   L-Param3 Alarm/Warning      Latched alarm/warning flags      O    O    O    O        for monitored parameter 3          3-0   L-Param4 Alarm/Warning      Latched alarm/warning flags      O    O    O    O        for monitored parameter 4  130     7-4   L-Param5 Alarm/Warning      Latched alarm/warning flags      O    O    O    O        for monitored parameter 5          3-0   L-Param6 Alarm/Warning      Latched alarm/warning flags      O    O    O    O        for monitored parameter 6  131     7-4   L-Param7 Alarm/Warning      Latched alarm/warning flags      O    O    O    O        for monitored parameter 7          3-0   L-Param8 Alarm/Warning      Latched alarm/warning flags      O    O    O    O        for monitored parameter 8  132     7-4   L-Param9 Alarm/Warning      Latched alarm/warning flags      O    O    O    O        for monitored parameter 9          3-0   L-Param10 Alarm/Warning     Latched alarm/warning flags      O    O    O    O        for monitored parameter 10  Management Interface for Cabled Environments       Page 74 Published       SFF-8636 Rev 2.9    Byte    Bit   Name            Description          PC   AC   AO   SM  133     7-4   L-Param11 Alarm/Warning     Latched alarm/warning flags      O    O    O    O        for monitored parameter 11          3-0   L-Param12 Alarm/Warning     Latched alarm/warning flags      O    O    O    O        for monitored parameter 12  134     7-4   L-Param13 Alarm/Warning     Latched alarm/warning flags      O    O    O    O        for monitored parameter 13          3-0   L-Param14 Alarm/Warning     Latched alarm/warning flags      O    O    O    O        for monitored parameter 14  135     7-4   L-Param15 Alarm/Warning     Latched alarm/warning flags      O    O    O    O        for monitored parameter 15          3-0   L-Param16 Alarm/Warning     Latched alarm/warning flags      O    O    O    O        for monitored parameter 16  136     7-4   L-Param17 Alarm/Warning     Latched alarm/warning flags      O    O    O    O        for monitored parameter 17          3-0   L-Param18 Alarm/Warning     Latched alarm/warning flags      O    O    O    O        for monitored parameter 18  137     7-4   L-Param19 Alarm/Warning     Latched alarm/warning flags      O    O    O    O        for monitored parameter 19          3-0   L-Param20 Alarm/Warning     Latched alarm/warning flags      O    O    O    O        for monitored parameter 20  138     7-4   L-Param21 Alarm/Warning     Latched alarm/warning flags      O    O    O    O        for monitored parameter 21          3-0   L-Param22 Alarm/Warning     Latched alarm/warning flags      O    O    O    O        for monitored parameter 22  139     7-4   L-Param23 Alarm/Warning     Latched alarm/warning flags      O    O    O    O        for monitored parameter 23          3-0   L-Param24 Alarm/Warning     Latched alarm/warning flags      O    O    O    O        for monitored parameter 24

6.7.2.3    Mask Registers for Monitored Parameters  
These 12 bytes cover the interrupt masks for the latched alarm and warning flags.  Each parameter has 4 bits with the most-significant bit representing the alarm high  error, followed by low alarm, high warning and low warning as with other alarm and  warning parameters. When a particular bit is 0, then the corresponding flag  generates an interrupt. If the bit is 1 then an interrupt is not generated. As with  the alarm and warning flags, for each parameter the highest bit number represents  alarm high followed by alarm low, warning high and warning low masks.
6.7.2.3监视参数的掩码寄存器
这12个字节覆盖锁存的报警和警告标志的中断屏蔽。 每个参数具有4位，最高有效位表示报警高错误，其次是低报警，高警告和低警告，与其他报警和警告参数一样。 当特定位为0时，相应的标志产生中断。 如果该位为1，则不产生中断。 与报警和警告标志一样，对于每个参数，最高位数表示报警高，然后报警低，警告高和警告低掩码。


     TABLE 6-41  INTERRUPT MASK REGISTERS (PAGE 20H BYTES 140-151)   Byte   Bit  Name            Description    PC  AC  AO   SM   140    7-4  M-Param1 Alarm/Warning      Masking bits for alarm/warning         O   O   O    O       flags for monitored parameter 1          3-0  M-Param2 Alarm/Warning      Masking bits for alarm/warning         O   O   O    O       flags for monitored parameter 2   141    7-4  M-Param3 Alarm/Warning      Masking bits for alarm/warning         O   O   O    O       flags for monitored parameter 3          3-0  M-Param4 Alarm/Warning      Masking bits for alarm/warning         O   O   O    O       flags for monitored parameter 4   142    7-4  M-Param5 Alarm/Warning      Masking bits for alarm/warning         O   O   O    O       flags for monitored parameter 5          3-0  M-Param6 Alarm/Warning      Masking bits for alarm/warning         O   O   O    O       flags for monitored parameter 6   143    7-4  M-Param7 Alarm/Warning      Masking bits for alarm/warning         O   O   O    O       flags for monitored parameter 7

Management Interface for Cabled Environments       Page 75 Published       SFF-8636 Rev 2.9     Byte   Bit  Name            Description    PC  AC  AO   SM          3-0  M-Param8 Alarm/Warning      Masking bits for alarm/warning         O   O   O    O       flags for monitored parameter 8   144    7-4  M-Param9 Alarm/Warning      Masking bits for alarm/warning         O   O   O    O       flags for monitored parameter 9          3-0  M-Param10 Alarm/Warning     Masking bits for alarm/warning         O   O   O    O       flags for monitored parameter 10   145    7-4  M-Param11 Alarm/Warning     Masking bits for alarm/warning         O   O   O    O       flags for monitored parameter 11          3-0  M-Param12 Alarm/Warning     Masking bits for alarm/warning         O   O   O    O       flags for monitored parameter 12   146    7-4  M-Param13 Alarm/Warning     Masking bits for alarm/warning         O   O   O    O       flags for monitored parameter 13          3-0  M-Param14 Alarm/Warning     Masking bits for alarm/warning         O   O   O    O       flags for monitored parameter 14   147    7-4  M-Param15 Alarm/Warning     Masking bits for alarm/warning         O   O   O    O       flags for monitored parameter 15          3-0  M-Param16 Alarm/Warning     Masking bits for alarm/warning         O   O   O    O       flags for monitored parameter 16   148    7-4  M-Param17 Alarm/Warning     Masking bits for alarm/warning         O   O   O    O       flags for monitored parameter 17          3-0  M-Param18 Alarm/Warning     Masking bits for alarm/warning         O   O   O    O       flags for monitored parameter 18   149    7-4  M-Param19 Alarm/Warning     Masking bits for alarm/warning         O   O   O    O       flags for monitored parameter 19          3-0  M-Param20 Alarm/Warning     Masking bits for alarm/warning         O   O   O    O       flags for monitored parameter 20   150    7-4  M-Param21 Alarm/Warning     Masking bits for alarm/warning         O   O   O    O       flags for monitored parameter 21          3-0  M-Param22 Alarm/Warning     Masking bits for alarm/warning         O   O   O    O       flags for monitored parameter 22   151    7-4  M-Param23 Alarm/Warning     Masking bits for alarm/warning         O   O   O    O       flags for monitored parameter 23          3-0  M-Param24 Alarm/Warning     Masking bits for alarm/warning         O   O   O    O       flags for monitored parameter 24

6.7.2.4    Real-Time Value of Monitored Parameters  
These 48 bytes contain the real-time value of the monitored parameters. They are to  be interpreted as specified in the Parameter Configuration Registers. In addition,  the module will compare these values to the corresponding thresholds indicated in  the Parameter Configuration Registers to generate the appropriate alarms and/or  warnings in the registers above. As with the rest of SFF-8636, these parameters are  all stored with the most significant byte in the lower numbered address.
6.7.2.4监控参数的实时值
这48个字节包含被监视参数的实时值。 它们将被解释为在参数配置寄存器中指定。 此外，模块将将这些值与参数配置寄存器中指示的相应阈值进行比较，以在上述寄存器中生成相应的报警和/或警告。 与SFF-8636的其余部分一样，这些参数全部存储在较低编号地址中的最高有效字节。


               TABLE 6-42  REAL-TIME VALUE REGISTERS (PAGE 20H BYTES 152-199)    Byte    Bit   Name Description         PC  AC   AO  SM     152    All   Param 1 MSB      Real-time value of parameter 1 (MSB)        O   O    O   O     153    All   Param 1 LSB      Real-time value of parameter 1 (LSB)        O   O    O   O     154    All   Param 2 MSB      Real-time value of parameter 2 (MSB)        O   O    O   O     155    All   Param 2 LSB      Real-time value of parameter 2 (LSB)        O   O    O   O     156    All   Param 3 MSB      Real-time value of parameter 3 (MSB)        O   O    O   O     157    All   Param 3 LSB      Real-time value of parameter 3 (LSB)        O   O    O   O     158    All   Param 4 MSB      Real-time value of parameter 4 (MSB)        O   O    O   O     159    All   Param 4 LSB      Real-time value of parameter 4 (LSB)        O   O    O   O     160    All   Param 5 MSB      Real-time value of parameter 5 (MSB)        O   O    O   O

Management Interface for Cabled Environments       Page 76 Published       SFF-8636 Rev 2.9      Byte    Bit   Name Description         PC  AC   AO  SM     161    All   Param 5 LSB      Real-time value of parameter 5 (LSB)        O   O    O   O     162    All   Param 6 MSB      Real-time value of parameter 6 (MSB)        O   O    O   O     163    All   Param 6 LSB      Real-time value of parameter 6 (LSB)        O   O    O   O     164    All   Param 7 MSB      Real-time value of parameter 7 (MSB)        O   O    O   O     165    All   Param 7 LSB      Real-time value of parameter 7 (LSB)        O   O    O   O     166    All   Param 8 MSB      Real-time value of parameter 8 (MSB)        O   O    O   O     167    All   Param 8 LSB      Real-time value of parameter 8 (LSB)        O   O    O   O     168    All   Param 9 MSB      Real-time value of parameter 9 (MSB)        O   O    O   O     169    All   Param 9 LSB      Real-time value of parameter 9 (LSB)        O   O    O   O     170    All   Param 10 MSB     Real-time value of parameter 10 (MSB)       O   O    O   O     171    All   Param 10 LSB     Real-time value of parameter 10 (LSB)       O   O    O   O     172    All   Param 11 MSB     Real-time value of parameter 11 (MSB)       O   O    O   O     173    All   Param 11 LSB     Real-time value of parameter 11 (LSB)       O   O    O   O     174    All   Param 12 MSB     Real-time value of parameter 12 (MSB)       O   O    O   O     175    All   Param 12 LSB     Real-time value of parameter 12 (LSB)       O   O    O   O     176    All   Param 13 MSB     Real-time value of parameter 13 (MSB)       O   O    O   O     177    All   Param 13 LSB     Real-time value of parameter 13 (LSB)       O   O    O   O     178    All   Param 14 MSB     Real-time value of parameter 14 (MSB)       O   O    O   O     179    All   Param 14 LSB     Real-time value of parameter 14 (LSB)       O   O    O   O     180    All   Param 15 MSB     Real-time value of parameter 15 (MSB)       O   O    O   O     181    All   Param 15 LSB     Real-time value of parameter 15 (LSB)       O   O    O   O     182    All   Param 16 MSB     Real-time value of parameter 16 (MSB)       O   O    O   O     183    All   Param 16 LSB     Real-time value of parameter 16 (LSB)       O   O    O   O     184    All   Param 17 MSB     Real-time value of parameter 17 (MSB)       O   O    O   O     185    All   Param 17 LSB     Real-time value of parameter 17 (LSB)       O   O    O   O     186    All   Param 18 MSB     Real-time value of parameter 18 (MSB)       O   O    O   O     187    All   Param 18 LSB     Real-time value of parameter 18 (LSB)       O   O    O   O     188    All   Param 19 MSB     Real-time value of parameter 19 (MSB)       O   O    O   O     189    All   Param 19 LSB     Real-time value of parameter 19 (LSB)       O   O    O   O     190    All   Param 20 MSB     Real-time value of parameter 20 (MSB)       O   O    O   O     191    All   Param 20 LSB     Real-time value of parameter 20 (LSB)       O   O    O   O     192    All   Param 21 MSB     Real-time value of parameter 21 (MSB)       O   O    O   O     193    All   Param 21 LSB     Real-time value of parameter 21 (LSB)       O   O    O   O     194    All   Param 22 MSB     Real-time value of parameter 22 (MSB)       O   O    O   O     195    All   Param 22 LSB     Real-time value of parameter 22 (LSB)       O   O    O   O     196    All   Param 23 MSB     Real-time value of parameter 23 (MSB)       O   O    O   O     197    All   Param 23 LSB     Real-time value of parameter 23 (LSB)       O   O    O   O     198    All   Param 24 MSB     Real-time value of parameter 24 (MSB)       O   O    O   O     199    All   Param 24 LSB     Real-time value of parameter 24 (LSB)       O   O    O   O

6.7.2.5    Parameter Configuration Registers  
These 48 bytes determine how the real-time value registers, alarms and warnings,  masks and thresholds are to be interpreted by the host. For each of the 24 possible  monitored parameters the monitoring point, parameter type and threshold location  are provided by the module.  The parameter configuration is a 2-byte field which is  described below.
6.7.2.5参数配置寄存器
这48个字节决定了主机将如何解释实时值寄存器，警报和警告，掩码和阈值。 对于24个可能监控参数中的每一个，监控点，参数类型和阈值位置由模块提供。 参数配置是一个2字节的字段，如下所述。

       TABLE 6-43  PARAMETER CONFIGURATION REGISTERS (PAGE 20H BYTES 200-247)   Byte   Bit    Name   Description        PC   AC  AO   SM   200    All    Config 1 MSB       Configuration for parameter 1 (MSB)        O    O   O    O   201    All    Config 1 LSB       Configuration for parameter 1 (LSB)        O    O   O    O   202    All    Config 2 MSB       Configuration for parameter 2 (MSB)        O    O   O    O   203    All    Config 2 LSB       Configuration for parameter 2 (LSB)        O    O   O    O   204    All    Config 3 MSB       Configuration for parameter 3 (MSB)        O    O   O    O  Management Interface for Cabled Environments       Page 77 Published       SFF-8636 Rev 2.9     Byte   Bit    Name   Description        PC   AC  AO   SM   205    All    Config 3 LSB       Configuration for parameter 3 (LSB)        O    O   O    O   206    All    Config 4 MSB       Configuration for parameter 4 (MSB)        O    O   O    O   207    All    Config 4 LSB       Configuration for parameter 4 (LSB)        O    O   O    O   208    All    Config 5 MSB       Configuration for parameter 5 (MSB)        O    O   O    O   209    All    Config 5 LSB       Configuration for parameter 5 (LSB)        O    O   O    O   210    All    Config 6 MSB       Configuration for parameter 6 (MSB)        O    O   O    O   211    All    Config 6 LSB       Configuration for parameter 6 (LSB)        O    O   O    O   212    All    Config 7 MSB       Configuration for parameter 7 (MSB)        O    O   O    O   213    All    Config 7 LSB       Configuration for parameter 7 (LSB)        O    O   O    O   214    All    Config 8 MSB       Configuration for parameter 8 (MSB)        O    O   O    O   215    All    Config 8 LSB       Configuration for parameter 8 (LSB)        O    O   O    O   216    All    Config 9 MSB       Configuration for parameter 9 (MSB)        O    O   O    O   217    All    Config 9 LSB       Configuration for parameter 9 (LSB)        O    O   O    O   218    All    Config 10 MSB      Configuration for parameter 10 (MSB)       O    O   O    O   219    All    Config 10 LSB      Configuration for parameter 10 (LSB)       O    O   O    O   220    All    Config 11 MSB      Configuration for parameter 11 (MSB)       O    O   O    O   221    All    Config 11 LSB      Configuration for parameter 11 (LSB)       O    O   O    O   222    All    Config 12 MSB      Configuration for parameter 12 (MSB)       O    O   O    O   223    All    Config 12 LSB      Configuration for parameter 12 (LSB)       O    O   O    O   224    All    Config 13 MSB      Configuration for parameter 13 (MSB)       O    O   O    O   225    All    Config 13 LSB      Configuration for parameter 13 (LSB)       O    O   O    O   226    All    Config 14 MSB      Configuration for parameter 14 (MSB)       O    O   O    O   227    All    Config 14 LSB      Configuration for parameter 14 (LSB)       O    O   O    O   228    All    Config 15 MSB      Configuration for parameter 15 (MSB)       O    O   O    O   229    All    Config 15 LSB      Configuration for parameter 15 (LSB)       O    O   O    O   230    All    Config 16 MSB      Configuration for parameter 16 (MSB)       O    O   O    O   231    All    Config 16 LSB      Configuration for parameter 16 (LSB)       O    O   O    O   232    All    Config 17 MSB      Configuration for parameter 17 (MSB)       O    O   O    O   233    All    Config 17 LSB      Configuration for parameter 17 (LSB)       O    O   O    O   234    All    Config 18 MSB      Configuration for parameter 18 (MSB)       O    O   O    O   235    All    Config 18 LSB      Configuration for parameter 18 (LSB)       O    O   O    O   236    All    Config 19 MSB      Configuration for parameter 19 (MSB)       O    O   O    O   237    All    Config 19 LSB      Configuration for parameter 19 (LSB)       O    O   O    O   238    All    Config 20 MSB      Configuration for parameter 20 (MSB)       O    O   O    O   239    All    Config 20 LSB      Configuration for parameter 20 (LSB)       O    O   O    O   240    All    Config 21 MSB      Configuration for parameter 21 (MSB)       O    O   O    O   241    All    Config 21 LSB      Configuration for parameter 21 (LSB)       O    O   O    O   242    All    Config 22 MSB      Configuration for parameter 22 (MSB)       O    O   O    O   243    All    Config 22 LSB      Configuration for parameter 22 (LSB)       O    O   O    O   244    All    Config 23 MSB      Configuration for parameter 23 (MSB)       O    O   O    O   245    All    Config 23 LSB      Configuration for parameter 23 (LSB)       O    O   O    O   246    All    Config 24 MSB      Configuration for parameter 24 (MSB)       O    O   O    O   247    All    Config 24 LSB      Configuration for parameter 24 (LSB)       O    O   O    O


Management Interface for Cabled Environments       Page 78 Published       SFF-8636 Rev 2.9    


The two bytes of parameter are stored most significant byte-first with the  following definition:   
参数的两个字节以最高有效字节优先存储，具有以下定义：

TABLE 6-44  PARAMETER CONFIGURATION DETAILS   Byte     Bits   Description   MSB      7:4    Threshold ID. This number corresponds to which threshold set (1-16)       will be used for this parameter. 3     Reserved 2     Parameter monitored at:       0b = Global module       1b = Channel-specific (see bits 1:0)            1:0    Channel number, if the parameter is monitored channel-specific, per       bit 2.   LSB      7:0    Parameter type (see Table 6-45)    


The parameter type value is taken from the following table:
参数类型值取自下表：

      TABLE 6-45  PARAMETER TYPE ENUMERATION     Value              Description       0      Parameter not supported. This value means that the module is not  presenting any data on the corresponding real-time value, or latched  flag registers.       1      SNR, line ingress (see section 6.7.4.1)       2      Residual ISI/Dispersion, line ingress (see section 6.7.4.2)       3      PAM4 Level Transition Parameter, line ingress (see section        6.7.4.3)       4      Pre-FEC BER, average, line ingress (see section 6.7.4.4)       5      FER, average, line ingress (see section 6.7.4.4)       6      TEC Current (see section 6.7.5.1)       7      Laser Frequency (see section 6.7.5.2)       8      Laser Temperature (see section 6.7.5.3)       9      Pre-FEC BER, latched minimum value since last read, line ingress (see  section 6.7.4.4)      10      Pre-FEC BER, latched maximum value since last read, line ingress (see  section 6.7.4.4)      11      Pre-FEC BER, prior period, line ingress (see section 6.7.4.4)      12      Pre-FEC BER, current, line ingress (see section 6.7.4.4)      13      FER, latched minimum value since last read, line ingress (see section  6.7.4.4)      14      FER, latched maximum value since last read, line ingress (see section  6.7.4.4)      15      FER, prior period, line ingress (see section 6.7.4.4)      16      FER, current, line ingress (see section 6.7.4.4)    17-191    Reserved    192-255   Vendor-specific


Management Interface for Cabled Environments       Page 79 Published       SFF-8636 Rev 2.9    

6.7.2.6    Electrical/Optical Lane Mapping  
This read-only feature allows the host to retrieve the electrical to optical  channel mapping. For a PAM4 encoding, the electrical channel can be either mapped  to the MSB or the LSB of the optical channel. This parameter is read-only. Each  electrical channel has a 4-bit register in register 183 or 184 to define this  mapping:
6.7.2.6电气/光学车道映射
这种只读功能允许主机检索电到光通道映射。 对于PAM4编码，电信道可以映射到MSB或光信道的LSB。 此参数为只读。 每个电通道在寄存器183或184中具有一个4位寄存器来定义该映射：

     TABLE 6-46  LANE MAPPING REGISTERS (TABLE 20H BYTES 248-249)   Byte   Bit         Name          Description      PC   AC   AO   SM   248    7-4   Mapping Lane 1    Line side mapping for electrical            O    O   O     O          channel 1 (see Table 6-47)          3-0   Mapping Lane 2    Line side mapping for electrical            O    O   O     O          channel 2 (see Table 6-47)   249    7-4   Mapping Lane 3    Line side mapping for electrical            O    O   O     O          channel 3 (see Table 6-47)          3-0   Mapping Lane 4    Line side mapping for electrical            O    O   O     O          channel 4 (see Table 6-47)               And the mapping is defined in Table 6-47.       TABLE 6-47  LANE MAPPING ENUMERATION         Value            Description           0      Not determined or not supported. This means that the data from the      electrical lane could be spread amongst any optical lane and      between LSB and MSB. This may be  the case for example, in FEC      encoded data or gray mapped data. Use this value also to mean that      lane mapping is not supported.           1      Optical Lane 1, LSB. This means that all of the data from the      electrical lane appears on optical lane 1 in the LSB.           2      Optical Lane 1, MSB. This means that all of the data from the      electrical lane appears on optical lane 1 in the MSB.           3      Optical Lane 2, LSB. This means that all of the data from the      electrical lane appears on optical lane 2 in the LSB.           4      Optical Lane 2, MSB. This means that all of the data from the      electrical lane appears on optical lane 2 in the MSB.           5      Optical Lane 1. This means that all of the data from the      electrical lane appears on optical lane 1, but it might be LSB or      MSB or spread between the two based on encoding.           6      Optical Lane 2. This means that all of the data from the      electrical lane appears on optical lane 2, but it might be LSB or      MSB or spread between the two based on encoding.         7-12     Reserved         13-15    Vendor specific mapping


Management Interface for Cabled Environments       Page 80 Published       SFF-8636 Rev 2.9    

6.7.2.7    Other Configuration Registers  
This section contains a single bit that enables the host to reset the module error  counters so that a recent BER can be presented. Other bits and registers are  reserved.
6.7.2.7其他配置寄存器
本节包含一个单位，使主机能够复位模块错误计数器，以便可以显示最近的BER。 其他位和寄存器被保留。

           TABLE 6-48  OTHER CONFIGURATION REGISTERS (TABLE 20H BYTES 250-255)   Byte     Bit   Name           Description      PC    AC   AO    SM   250      7     Error Reset    1b = Reset error counters (clears        O     O    O     O         back to zero automatically when         the counters have been reset)            6-0   Reserved       Reserved         -     -    -     -   251-     All   Reserved       Reserved         -     -    -     -   255


Management Interface for Cabled Environments       Page 81 Published       SFF-8636 Rev 2.9    



6.7.2.8    Threshold Registers  
This section contains the 16 threshold register sets against which the various  parameters will be compared to determine if an alarm or warning flag should be  generated. Each threshold set has 42-Byte registers ordered most significant byte- first, and the registers are in the same order as other threshold registers in SFF-8636: alarm high threshold, alarm low threshold, warning high threshold, warning  low threshold. The units of the threshold values are identified by the  corresponding parameter value which is assigned to the threshold set.
6.7.2.8阈值寄存器
本部分包含16个阈值寄存器集合，将对其进行比较，以确定是否应生成报警或警告标志。 每个阈值集合具有42位字节寄存器排列最高字节优先，寄存器与SFF-8636中的其他阈值寄存器的顺序相同：报警高阈值，报警低阈值，警告高阈值，警告低阈值。 阈值的单位由分配给阈值集合的相应参数值来标识。


        TABLE 6-49  THRESHOLD REGISTERS (PAGE 21H BYTES 128-255)    Byte   Bit Name             Description   PC   AC  AO  SM  128-   All  Param Threshold Set 1        Threshold set 1, same order as        O   O   O    O  135              other SFF-8636 threshold sets  136-   All  Param Threshold Set 2        Threshold set 2, same order as        O   O   O    O  143              other SFF-8636 threshold sets  144-   All  Param Threshold Set 3        Threshold set 3, same order as        O   O   O    O  151              other SFF-8636 threshold sets  152-   All  Param Threshold Set 4        Threshold set 4, same order as        O   O   O    O  159              other SFF-8636 threshold sets  160-   All  Param Threshold Set 5        Threshold set 5, same order as        O   O   O    O  167              other SFF-8636 threshold sets  168-   All  Param Threshold Set 6        Threshold set 6, same order as        O   O   O    O  175              other SFF-8636 threshold sets  176-   All  Param Threshold Set 7        Threshold set 7, same order as        O   O   O    O  183              other SFF-8636 threshold sets  184-   All  Param Threshold Set 8        Threshold set 8, same order as        O   O   O    O  191              other SFF-8636 threshold sets  192-   All  Param Threshold Set 9        Threshold set 9, same order as        O   O   O    O  199              other SFF-8636 threshold sets  200-   All  Param Threshold Set 10       Threshold set 10, same order as       O   O   O    O  207              other SFF-8636 threshold sets  208-   All  Param Threshold Set 11       Threshold set 11, same order as       O   O   O    O  215              other SFF-8636 threshold sets  216-   All  Param Threshold Set 12       Threshold set 12, same order as       O   O   O    O  223              other SFF-8636 threshold sets  224-   All  Param Threshold Set 13       Threshold set 13, same order as       O   O   O    O  231              other SFF-8636 threshold sets  232-   All  Param Threshold Set 14       Threshold set 14, same order as       O   O   O    O  239              other SFF-8636 threshold sets  240-   All  Param Threshold Set 15       Threshold set 15, same order as       O   O   O    O  247              other SFF-8636 threshold sets  248-   All  Param Threshold Set 16       Threshold set 16, same order as       O   O   O    O  255              other SFF-8636 threshold sets

6.7.3  Diagrams for PAM4 Monitored Parameters  
Figure 6-2 below shows a general block diagram of the optical ingress path of a  module showing the location where the SNR and level transition parameters are  measured.
The histogram x-axis is in bins and the y-axis is in number of bin hits. The number  of bins and the hit count magnitude is vendor specific. The histogram is taken at  the point in the time domain where data is converted from analog to digital. The  PAM4 slicer determines the best points to split the data between values of 0, 1, 2  or 3. The peak is the bin with the largest number of counts between any two valleys  (or below valley 1/above valley 3 for the first and last peaks). The valley  location is determined by the slicer, and is the bin number where data below is  considered to be i and data above is considered to be i+1.          The calculations for the reported eye parameters are:
6.7.3 PAM4监控参数图
下面的图6-2显示了模块的光学入口路径的一般框图，示出了测量SNR和电平转换参数的位置。
直方图x轴位于仓中，y轴为仓位数。 料箱的数量和命中数量级别是供应商特定的。 直方图是在数据从模拟转换为数字的时域中获取的。 PAM4切片器确定了在0,1,2或3的值之间分割数据的最佳点。峰值是任意两个谷之间的最大计数数（或低于第一和第二谷的谷3之下的谷1 最后的山峰）。 谷位置由切片器确定，并且是下面的数据被认为是i并且上面的数据被认为是i + 1的箱号。 报告的眼睛参数的计算是：



    SNR = 10* log   (min{SNR  , SNR , SNR  }) where SNR  = (µ  - µ )/(    +   ),           10        0     1     2  i     i+1  i   σi+1  σi       expressed in 1/256 dB units    LTP = 10* log   (min{LTP  , LTP , LTP  }) where LTP  = (P  + P )/( 2V ),           10        0     1     2  i     i+1  i      i       expressed in 1/256 dB units


Management Interface for Cabled Environments       Page 83 Published       SFF-8636 Rev 2.9      

Where,    
µ : level of ith peak, optionally averaged over neighboring bins          
σi : std dev of ith peak, optionally averaged over neighboring bins        
P : height of ith peak, optionally averaged over neighboring bins
V : height of ith valley, optionally averaged over neighboring bins
For the vendor specified wavelength, the accuracy of the reported SNR and LTP  parameters shall be better than +/-3 dB over specified temperature and voltage.
哪里，
μ：第i个峰的电平，可选地在相邻的箱上平均
σi：第i个峰的标准dev，可选地在相邻的箱上平均
P：第i个峰的高度，可选地在相邻的仓上平均
V：第i个谷的高度，可选地在相邻的仓上平均
对于供应商指定的波长，报告的SNR和LTP参数的精度应优于指定温度和电压的+/- 3 dB。


6.7.4  Detailed Description of New Monitored Parameters for PAM4  
6.7.4.1    SNR  
This feature measures the electrical signal-to-noise ratio on the ingress optical  channel, as defined in Figure 6-3. It is the minimum of the individual eye SNR  values, where the SNRi for each of the three eyes is defined as the ratio of the  difference of the mean voltage between neighboring levels divided by the sum of the  standard deviations of the two neighboring levels.    SNR is encoded as a 16-bit unsigned integer in units of 1/256 dB. For example a  value of 1380h will be interpreted as an SNR of 19.5 dB.

6.7.4.2    Residual ISI/Dispersion:  
Chromatic dispersion is monitored at TP3 and will report the same value as an  external dispersion meter (e.g., an optical vector analyzer) would report. The  units are 0.1 ps/nm. For the vendor specified wavelength and line width, the  accuracy of the reported Residual ISI/Dispersion parameter shall be better than +/- 100 ps/nm over specified temperature and voltage.

6.7.4.3    PAM Level Transition Parameter  
This feature measures the electrical level slicer noise, as defined in Figure 6-3.  It is the minimum of the individual PAM level LTP values, where the LTP for each  PAM level is defined as the average of the peak histogram intensity of neighboring  PAM levels divided by the minimum histogram intensity between them. Both the SNR  and LTP parameters measure signal-to-noise but the LTP parameter is more sensitive  to a noise floor.    PAM Level Transition Parameter is encoded as a 16-bit unsigned integer in units of  1/256 dB. For example a value of 3080h will be interpreted as an LTP of 48.5 dB. It  is possible that the minimum histogram intensity between PAM levels is actually  zero in which case this parameter would be infinite. In this case the special value  of FFFFh will be used. If the parameter measures a value of greater than 255.996 dB  but is not infinite, then FFFEh will be used.  6.7.4.4    Error Figures  Frame error rate is reported in RS(544,514) FEC equivalent frames (see IEEE 802.3  Clause 91.5). If the actual FEC is not RS(544,514) then the measured frame error  rate is converted. So for example, if the FEC frame size is 10% larger than the  RS(544,514) FEC frame, then the reported frame error rate will be 10% higher than  the measured frame error rate. This is done so as to be able to compare frame error  rates regardless of the FEC encoding employed.    Two different error figures may be supported:              RS(544,514) Frame Error Rate (FER): This parameter measures the uncorrected/errored RS(544,514) equivalent frames per second.     Pre-FEC Bit Error Ratio (BER): This is the total number of errored bits that      were corrected by the FEC during an interval divided by the total number of bits      received in the interval. Note that different FEC schemes will have different      maximum pre-FEC BER requirements for a specific corrected BER maximum target.    Both the BER and the FER will be monitored using the following technique:
6.7.4 PAM4新监视参数的详细说明
6.7.4.1信噪比
该功能测量入射光通道的电信号噪声比，如图6-3所示。它是单个眼睛SNR值的最小值，其中三只眼睛中的每一个的SNRi被定义为相邻水平面之间的平均电压差除以两个相邻水平的标准偏差之和的比率。 SNR以1/256 dB为单位编码为16位无符号整数。例如，1380h的值将被解释为19.5dB的SNR。

6.7.4.2残留ISI /分散：
在TP3处监测色散，并且将报告与外部色散计（例如，光矢量分析仪）将报告相同的值。单位为0.1 ps / nm。对于供应商指定的波长和线宽，报告的残留ISI /色散参数的精度在指定的温度和电压下应优于+/- 100 ps / nm。

6.7.4.3 PAM电平转换参数
该功能测量电平限幅器噪声，如图6-3所示。它是个体PAM水平LTP值的最小值，其中每个PAM水平的LTP被定义为相邻PAM水平的峰值直方图强度除以它们之间的最小直方图强度的平均值。 SNR和LTP参数测量信噪比，但是LTP参数对噪声本底更敏感。 PAM电平转换参数以1/256 dB为单位编码为16位无符号整数。例如，3080h的值将被解释为48.5dB的LTP。 PAM电平之间的最小直方图强度可能实际上为零，在这种情况下，该参数将是无限大的。在这种情况下，将使用FFFFh的特殊值。如果参数测量值大于255.996 dB但不是无限大，则将使用FFFEh。 6.7.4.4错误图RS（544,514）FEC等效帧中报告帧错误率（见IEEE 802.3条款91.5）。如果实际的FEC不是RS（544,514），则所测量的帧错误率被转换。因此，例如，如果FEC帧大小比RS（544,514）FEC帧大10％，则所报告的帧错误率将比所测量的帧错误率高10％。这样做是为了能够比较帧错误率，而不管所采用的FEC编码。可以支持两个不同的错误图：RS（544,514）帧错误率（FER）：该参数测量每秒等效帧的未校正/错误RS（544,514）。 前FEC比特误码率（BER）：这是由间隔内由FEC校正的错误比特的总数除以间隔中接收的总比特数。注意，不同的FEC方案对于特定的校正BER最大目标将具有不同的最大前FEC BER要求。将使用以下技术监测BER和FER：


             FIGURE 6-4: ERROR RATE ACCUMULATION INTERVALS    

The module shall collect BER/FER data over a vendor-specific fine time slice,  defined by the module (for example, 1 ms). The host may read the data at a slower  rate.    The module calculates a BER/FER at each fine interval (light borders). The Host may  have performance monitoring intervals (dark borders). Figure 6-4 shows a series (in  time) of fine intervals punctuated by counter reset events that demark the host  monitoring interval. If supported by the module, the host can read various  calculated values. The selection of the which value(s) is/are available depends on  the parameter type identifier (see Table 6-45).    
Current:    
If supported, the module shall keep a recent reading for the host to read at any  time. This is referred to as the “instantaneous” value. For this value, a parameter  type (See Table 6-45) of 12 for BER or 15 for FER is used.    
Average:     
If supported by the module, the average value shall be determined by using the  counters reset function to program the averaging time interval. The module shall  report a continuously averaged reading over the entire averaging interval. For this  value, a parameter type of 4 for BER or 5 for FER is used. This value provides a  glimpse as to how the current monitoring interval is performing. The module shall  reset the counters for this purpose upon a write of 1b to register 250, bit 7 on  page 20h.    
Prior Period:    
This value is the total averaged in the last monitoring interval as defined by the  two most recent counter reset events. This is provided to assure that an interval  can be calculated regardless of how quickly the host is reading the data.    If supported, the module shall allow the host to continue to read the BER/FER that  was averaged between the last two counter reset events (i.e. between the two dark  lines in Figure 6-4). For this value, a parameter type of 12 for BER and 16 for FER is used. The module shall reset the counters for this purpose upon a write of 1b to  register 250, bit 7 on page 20h.    
Latched Maximum/Maximum:    
This is the largest/smallest fine-interval calculation since the last time the host  read the data. The host can then keep track of the maximum of these readings to  report as an overall maximum/minimum within its performance monitoring interval.    If supported, the module shall latch the lowest and highest (respectively)  measurements it has calculated over any fine interval since the last time the host  read each value. The module shall clear the corresponding latch when the host reads  the value. These values are not cleared with the counters reset feature. For these  values, a parameter type of 9 for BER minimum, 10 for BER maximum, 13 for FER  minimum, and 15 for FER maximum is used.    Note that the thresholds system is maintained for BER and FER, but the low  thresholds should be 0, and the high threshold for FER should also be 0 unless  other error correcting schemes are present.    The error parameters will be interpreted as an unsigned 16-bit floating point  number with 5 bits for base-10 exponent, offset by -24, and 11 bits for mantissa.  Thus the format is:      
𝑚 ∗  10𝑠+𝑜  
Where m ranges from 0 to 2047 (11 bits), s ranges from 0 to 31 (5 bits) and o is  fixed at -24. The smallest non-zero number is m=1 and s=0 or 1*10^(-24). The  largest number supported is m=2047 and s=31, or 2.047*10^10. Within the 2 bytes of  the value (stored lowest byte first), m and s are encoded as follows:         
模块应通过由模块定义的供应商特定的精细时间片（例如，1 ms）来收集BER / FER数据。主机可以以较慢的速率读取数据。该模块在每个精细间隔（轻微边界）计算BER / FER。主机可能具有性能监视间隔（黑色边框）。图6-4显示了由计数器复位事件标记的精细间隔的一系列（及时），表示主机监视间隔。如果模块支持，主机可以读取各种计算值。选择哪个值可用取决于参数类型标识符（见表6-45）。
当前：
如果支持，模块应保持最近的阅读，以便主机随时阅读。这被称为“瞬时”值。对于该值，使用BER为12的参数类型（见表6-45）或FER为15。
平均：
如果模块支持，平均值应通过计数器复位功能来确定平均时间间隔。模块应在整个平均间隔内报告持续的平均读数。对于该值，使用BER的参数类型4或FER的5。该值提供了当前监视间隔的执行情况。在写入1b到第20h位7的寄存器250时，模块将为此复位计数器。
前期：
该值是由两个最近的计数器复位事件定义的最后一个监视间隔中的总平均值。这是为了确保可以计算间隔，而不管主机读取数据的速度如何。如果支持，模块应允许主机继续读取在最后两个计数器复位事件（即图6-4中两条暗线之间）之间平均的BER / FER。对于该值，使用BER的参数类型12，FER的参数类型为16。在写入1b到第20h位7的寄存器250时，模块将为此复位计数器。
锁存最大/最大：
这是自上次主机读取数据以来最大/最小的细间隔计算。然后，主机可以在其性能监视间隔内跟踪这些读数的最大值，作为总体最大/最小值报告。如果支持，模块将锁定从上一次主机读取每个值以来，任何精细间隔计算的最低和最高（分别）测量值。当主机读取值时，模块应清除相应的锁存器。计数器复位功能不会清除这些值。对于这些值，使用参数类型为9的BER最小值，10为BER最大值，13为FER最小值，15为FER最大值。注意，阈值系统保持BER和FER，但是低阈值应为0，除非存在其他纠错方案，否则FER的高阈值也应为0。误差参数将被解释为无符号16位浮点数，5位为10位指数，偏移量为-24和11位为尾数。因此，格式为：
𝑚*10𝑠+𝑜
其中m范围为0到2047（11比特），s的范围是0到31（5比特），o固定在-24。最小的非零数是m = 1和s = 0或1 * 10 ^（ - 24）。支持的最大数量是m = 2047和s = 31，或2.047 * 10 ^ 10。在值的2个字节内（首先存储最低字节），m和s的编码如下：

TABLE 6-50  ENCODING FOR BER/FER            Byte      Bits  Description  1        7:3  Exponent (s)  1        2:0  Mantissa (m), bits 10:8  2        7:0  Mantissa (m), bits 7:0               


6.7.5  Detailed Description of New Monitored Parameters for DWDM  
6.7.5.1    TC Current  If supported, this parameter monitors the amount of current flowing to the TC of a  cooled laser.    It is a 16-bit signed 2s complement value in increments of 0.1 mA. Thus the total  range is from -3.2768 A to +3.2767 A.

6.7.5.2    Laser Frequency  
If supported, this parameter monitors the difference (in frequency units) between  the target center frequency and the actual current center frequency. It is a  similar measurement to the Laser Temperature except expressed as a frequency  difference instead of a temperature difference, and vendors may support one or the  other measurement, or both.    It is a 16-bit signed 2s complement value in increments of 10 MHz. Thus the total  range is from -327.68 GHz to 327.67 GHz.

6.7.5.3    Laser Temperature  
If supported, this parameter monitors the laser temperature difference between the  target laser temperature for a cooled laser, and the actual current temperature. It  is a similar measurement to the Frequency Error except expressed as a temperature  difference instead of a frequency difference, and vendors may support one or the  other measurement, or both.    It is a 16-bit signed 2s complement value in increments of 1/256 °C. Thus the total  range is from -128 °C to +128 °C.
6.7.5 DWDM新监视参数的详细说明
6.7.5.1 TC电流如果支持，该参数监视流向冷却激光器TC的电流量。它是一个16位带符号的2s补码，增量为0.1 mA。因此，总范围从-3.2768 A到+3.2767 A.

6.7.5.2激光频率
如果支持，该参数监视目标中心频率和实际当前中心频率之间的差异（以频率为单位）。这是与激光温度类似的测量，除了表示为频差而不是温差，供应商可以支持一个或另一个测量，或两者兼而有之。它是一个16位带符号的2s补码，增量为10 MHz。因此，总范围为-327.68GHz至327.67GHz。

6.7.5.3激光温度
如果支持，该参数将监控冷却激光器的目标激光器温度与实际当前温度之间的激光温差。它与频率误差的测量类似，除了表示为温差而不是频率差，供应商可以支持一个或另一个测量，或两者兼而有之。它是16位有符号的2s补码，以1/256°C为增量。因此，总范围为-128°C至+128°C。



Management Interface for Cabled Environments       Page 87 Published       SFF-8636 Rev 2.9    


A.         Annex A    
Editor’s Note:For consideration as replacement text for subsection  6.2.7. Rate Select or as a stand-alone Annex.  This proposed text is  intended to clarify the rate select behavior without changing what is  already documented.  Please review carefully and provide comments on  whether to keep this as a stand-alone Annex.

A.1     Rate Select and Configuration for Multi-rate Modules  
The host system (fixed-side) can use the management interface to reconfigure  modules (free-side) to operate at different data rates or to comply with different  specifications.  One method of reconfiguration is for the host to write directly,  one at a time, to the various controls provided by the module. Alternatively the  module may offer optional rate select controls whereby the host writes to a single  location and the module firmware makes all necessary adjustments to change  operation from one rate to another.    When rate select controls are provided, the module may automatically make changes  to the Tx and Rx datapath components, including the ability to:          
Enable/Disable (bypass) Tx and Rx CDRs        
Enable/Disable/Adjust Tx input equalizers and set fixed or adaptive modes of operation        
Enable/Disable/Adjust Rx output emphasis and Rx output amplitude        
Adjust the bandwidth and/or gain of internal components    
Various advertising bits state which optional features are implemented by a module.   Key bits for this discussion are:    
CDR options  
Page 00h, byte 129, bits 3-2:  CDRs implemented  
Page 00h, byte 194, bits 7-6:  CDR On/Off Control implemented    
Tx Input Equalizer options  
Page 00h, byte 193, bit 3:     Tx Input Equalizer Auto Adaptive Capable  
Page 00h, byte 193, bit 2:     Tx Input Equalizer Fixed Programmable Settings  
Page 03h, byte 224, bits 7-4:  Tx Input Equalizer Maximum Magnitude Supported    
Rx Output Emphasis options  
Page 00h, byte 193, bit 1:     Rx Output Emphasis Control implemented  
Page 03h, byte 224, bits 3-0:  Rx Output Emphasis Maximum Magnitude Supported  
Page 03h, byte 225, bits 5-4:  Rx Output Emphasis Type    
Rx Output Amplitude options  
Page 00h, byte 193, bit 0:     Rx Output Amplitude Control implemented  
Page 03h, byte 225, bits 3-0:  Rx Output Amplitude Codes Supported    
Rate Select options  
Page 00h, byte 195, bit 5:     Rate Select implemented  
Page 00h, byte 221, bits 3-2:  Rate Selection Type Declaration  
Page 00h, byte 141, bits 1-0:  Extended Rate Selection Compliance Tags
A.附件A
编者注：作为6.2.7节的替代文本。价格选择或独立附件。该提议的文本旨在澄清速率选择行为，而不改变已经记录的内容。请仔细审查，并就是否将其作为独立附件提出意见。

A.1多速率模块的速率选择和配置
主机系统（固定侧）可以使用管理界面重新配置模块（自由侧），以不同的数据速率运行或符合不同的规格。重新配置的一种方法是主机直接写入一个一个到模块提供的各种控件。或者，模块可以提供可选的速率选择控制，由此主机向单个位置写入，并且模块固件进行所有必要的调整以将操作从一个速率改变到另一个速率。当提供速率选择控制时，模块可以自动更改Tx和Rx数据路径组件，包括以下能力：
启用/禁用（旁路）Tx和Rx CDR
启用/禁用/调整Tx输入均衡器并设置固定或自适应操作模式
启用/禁用/调整Rx输出强调和Rx输出幅度
调整内部组件的带宽和/或增益
各种广告位表示模块实现了哪些可选功能。这个讨论的关键点是：
CDR选项
页00h，字节129，位3-2：实现CDR
页00h，字节194，位7-6：CDR开/关控制实现
Tx输入均衡器选项
页00h，字节193，位3：Tx输入均衡器自动自适应功能
页00h，字节193，位2：Tx输入均衡器固定可编程设置
页面03h，字节224，位7-4：Tx输入均衡器支持的最大幅度
Rx输出强调选项
页00h，字节193，位1：实现Rx输出强调控制
页03h，字节224，位3-0：Rx输出强调支持的最大幅度
页面03h，字节225，位5-4：Rx输出强调类型
Rx输出幅度选项
页00h，字节193，位0：实现Rx输出幅度控制
页03h，字节225，位3-0：支持Rx输出幅度代码
价格选择选项
页00h，字节195，位5：速率选择实现
页00h，字节221，位3-2：速率选择类型声明
页00h，字节141，位1-0：扩展速率选择合规标签



A.1.1         Direct Control Configuration  
The host system can directly control the CDRs, Tx Input Equalizers, Rx Output  Emphasis and Rx Output Amplitude if those options are implemented by the module.   After checking the various advertising bits, the host can control these features using the control bits at:    
Page 00h, byte 98:    Tx and Rx CDR control bits  
Page 03h, bytes 234-235:          Tx Input Equalizer settings  
Page 03h, byte 241, bits 3-0: Tx Input Adaptive Equalizer enable bits  
Page 03h, bytes 236-237:          Rx Output Emphasis settings  
Page 03h, bytes 238-239:          Rx Output Amplitude settings    
Note that CDRs and Tx input equalizers are designed for operation at the maximum  data rate specified for the module.  For module operation at low data rates, the  host may need to disable Tx and Rx CDRs and set the Tx input equalizers for 0 dB of  equalization.

A.1.1.1    Rate Select  
If rate select is supported by a module, the host can control data rates using  either the Tx & Rx rate select control bits (bytes 87-88) or using the Tx & Rx  application select control bits (bytes 89-92 and 94-97).  There are several  advertising bits that tell the host whether the module supports rate select, and  which types of rate select are available.
A.1.1直接控制配置
如果这些选项由模块实现，主机系统可以直接控制CDR，Tx输入均衡器，Rx输出强度和Rx输出幅度。在检查各种广告位之后，主机可以使用以下控制位来控制这些功能：
页面00h，字节98：Tx和Rx CDR控制位
页面03h，字节234-235：Tx输入均衡器设置
页03h，字节241，位3-0：Tx输入自适应均衡器使能位
第03h页，字节236-237：Rx输出强调设置
第03h页，字节238-239：Rx输出幅度设置
请注意，CDR和Tx输入均衡器设计用于以为模块指定的最大数据速率进行操作。对于低数据速率下的模块操作，主机可能需要禁用Tx和Rx CDR，并将Tx输入均衡器设置为0 dB的均衡。

A.1.1.1速率选择
如果模块支持速率选择，则主机可以使用Tx＆Rx速率选择控制位（字节87-88）或使用Tx＆Rx应用程序选择控制位（字节89-92和94-97）来控制数据速率）。有几个广告位告诉主机模块是否支持速率选择，哪种类型的速率选择是可用的。



    Table A-1 summarizes the advertising bits related to Rate Select support.
表A-1总结了与速率选择支持相关的广告位。

     TABLE A-1  RATE SELECT ADVERTISING BITS        Field        RS        RS Type        Ext RS            supported      Compliance         Page         00h          Byte      195          221            141      Bit       5         3      2      1       0         Meaning    Value       0         X      X      X       X    Rate select not supported.  Use     manual controls if available.    1         0      0      X       X    Reserved  1      1      X       X    Reserved  1      0      0       0    Reserved    1       1    Reserved    0       1    Extended Rate Select Version 1     supported.    1       0    Extended Rate Select Version 2     supported.  0      1      X       X    Rate selection using Application     Select Table supported.    


If the module supports rate select the host can change configuration by using the  rate select or application select controls at: 
Page 00h, bytes 87-88:     Tx and Rx Rate Select control bits  
Or  
Page 00h, bytes 89-92:     Rx Application Select control bits  
Page 00h, bytes 94-97:     Tx Application Select control bits    
The module is responsible for making all necessary adjustments for operation at the  selected data rate and/or application code.  These adjustments may include changes  to Tx and Rx bandwidths, changes in CDR operation, and adjustments to equalizer,  emphasis and amplitude settings, without requiring the host to write those control  bits.
If the module makes adjustments to these settings there is no requirement for the  module firmware to change the related control bits.  For example, if the module  bypasses the Tx or Rx CDRs in order to operate at a reduced data rate, byte 98 may  still be set to show the CDRs enabled.
如果模块支持速率选择，主机可以通过使用速率选择或应用程序选择控件来更改配置：
页面00h，字节87-88：Tx和Rx速率选择控制位
要么
页面00h，字节89-92：Rx应用程序选择控制位
页面00h，字节94-97：Tx应用程序选择控制位
该模块负责对所选数据速率和/或应用代码进行所有必要的操作调整。 这些调整可能包括Tx和Rx带宽的变化，CDR操作的变化以及对均衡器，强调和幅度设置的调整，而不需要主机写入这些控制位。
如果模块对这些设置进行调整，则不需要模块固件更改相关的控制位。 例如，如果模块绕过Tx或Rx CDR以便以降低的数据速率运行，则字节98仍然可以被设置为示出启用的CDR。


A.1.1.2    Extended Rate Selection  
If one of the extended rate select versions is supported, as listed in Table A-2,  then the host can use bytes 87-88 to optimize the Tx and Rx data paths for  particular data rates.  Two bits are assigned to each receiver in Byte 87  (Rxn_Rate_Select) and two bits for each transmitter in Byte 88 (Txn_Rate_Select) to  specify up to four bit rates.          
A.1.1.2扩展速率选择
如果支持扩展速率选择版本之一，如表A-2所示，则主机可以使用字节87-88优化特定数据速率的Tx和Rx数据路径。 字节87（Rxn_Rate_Select）中的每个接收器分配两个位，字节88（Txn_Rate_Select）中每个发送器的两位指定最多四位比特率。

TABLE A-2  XN_RATE_SELECT WITH EXTENDED RATE SELECTION         xN_Rate_Select         Description        MSB           LSB   Version 1 - Page 00h Byte 141 Bit 0 = 1         0 0        Optimized for bit rates less than 2.2 Gbps         0 1        Optimized for bit rates from 2.2 up to 6.6 Gbps         1 0        Optimized for 6.6 Gbps bit rates and above         1 1        Reserved   Version 2 - Page 00h Byte 141 Bit 1 = 1         0 0        Optimized for bit rates less than 12 Gbps         0 1        Optimized for bit rates from 12 up to 24 Gbps         1 0        Optimized for bit rates from 24 up to 26 Gbps         1 1        Optimized for 26 Gbps bit rates and above

A.1.1.3    Rate Selection Using Application Select Table  
If rate selection using Application Select Table is supported, as listed in Table  A-1, then the host can use bytes 89-92 to select the application for the Rx path  and bytes 94-97 to select the application for the Tx path. The host reads the  entire Application Select Table at Page 01h to determine the capabilities of the  module. The host controls each channel separately by writing the Control Mode and  Table Select (TS) fields to Bytes 89-92 and Bytes 94-97. The format for these bytes  is shown in Table A-3. 
A.1.1.3使用应用程序选择表进行速率选择
如果支持使用应用程序选择表的速率选择，如表A-1所示，则主机可以使用字节89-92来选择Rx路径的应用程序，而字节94-97选择Tx路径的应用程序。 主机从页面01h读取整个应用程序选择表，以确定模块的功能。 主机通过将控制模式和表选择（TS）字段写入字节89-92和字节94-97来分别控制每个通道。 这些字节的格式如表A-3所示。

TABLE A-3  APPLICATION SELECT (PAGE 00H BYTES 89-92 AND BYTES 94-97)         7       6       5      4       3       2      1       0       Control Mode      Table Select TS      


Control Mode defines the application control mode as listed in Table A-4. Table  Select selects the free side device behavior from the AST among 63 possibilities  (000000 to 111110). Note that (111111) is invalid.        
控制模式定义了表A-4中列出的应用程序控制模式。 表选择从可能性（000000到111110）中选择AST中的自由侧设备行为。 请注意（111111）无效。



TABLE A-4  CONTROL MODE DEFINITION       Bit 7    Bit 6   Function         Bytes 87-88 Control        Table Select Control         0        0     Extended rate    LSB and MSB are used       Ignored            selection        according to     declaration bits.         1      Don't   Application      Ignored        field points to    care    select              application           

Note: Default values for control mode is 00 and is volatile memory.
注意：控制模式的默认值为00，是易失性存储器。

          -----------------END OF DOCUMENT-----------------


Management Interface for Cabled Environments       Page 90