module Branch_Comp (
    input logic [31:0] rs1,
    input logic [31:0] rs2,
    input logic branch,
    output logic zero
);
    always_comb begin
        if (branch && (rs1 == rs2))
            zero = 1'b1;
        else
            zero = 1'b0;
    end
endmodule

