// Seed: 4174047063
module module_0 ();
  logic [7:0] id_1;
  assign id_1[-1] = 1 == id_1;
  assign id_1[-1 : 1] = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd70
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire _id_2;
  output wire id_1;
  module_0 modCall_1 ();
  logic [7:0][id_2 : -1 'b0] id_8;
  assign id_1 = -1;
  assign id_6 = id_8[1];
  wire id_9;
  always @(*) force id_4[1 :-1'b0] = id_7 * 1;
endmodule
