{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 14 15:47:55 2013 " "Info: Processing started: Mon Oct 14 15:47:55 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off inv -c inv " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off inv -c inv" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "inv EPM240T100I5 " "Info: Selected device EPM240T100I5 for design \"inv\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Info: Low junction temperature is -40 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "Info: High junction temperature is 100 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Info: Device EPM240T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Info: Device EPM570T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_USER_GLOBAL_ASSIGNED" "pin clk " "Info: Promoted pin \"clk\" with Global Signal logic option assignment" { { "Info" "IFYGR_FYGR_USER_GLOBAL_ASSIGNED_TO_LOCATION" "pin clk PIN 12 " "Info: Assigned pin \"clk\" to location PIN 12" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "inv.bdf" "" { Schematic "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/inv.bdf" { { 600 552 720 616 "clk" "" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { clk } } }  } 0 0 "Assigned %1!s! \"%2!s!\" to location %3!s!" 0 0 "" 0} { "Info" "IFYGR_FYGR_USER_GLOBAL_ASSIGNED_REGION" "Global clock the entire device " "Info: Fan-outs that use the Global signal logic option setting Global clock are assigned to the entire device" {  } {  } 0 0 "Fan-outs that use the Global signal logic option setting %1!s! are assigned to %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "inv.bdf" "" { Schematic "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/inv.bdf" { { 600 552 720 616 "clk" "" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { clk } } }  } 0 0 "Promoted %1!s! \"%2!s!\" with Global Signal logic option assignment" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "signalsync:inst22\|out_put Global clock " "Info: Automatically promoted signal \"signalsync:inst22\|out_put\" to use Global clock" {  } { { "signalsync.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/signalsync.vhd" 6 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" {  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "7.479 ns register register " "Info: Estimated most critical path is register to register delay of 7.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ILIMIT50US:inst18\|COUNT1\[5\] 1 REG LAB_X5_Y3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X5_Y3; Fanout = 4; REG Node = 'ILIMIT50US:inst18\|COUNT1\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ILIMIT50US:inst18|COUNT1[5] } "NODE_NAME" } } { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.557 ns) + CELL(0.200 ns) 1.757 ns ILIMIT50US:inst18\|LessThan0~105 2 COMB LAB_X6_Y3 1 " "Info: 2: + IC(1.557 ns) + CELL(0.200 ns) = 1.757 ns; Loc. = LAB_X6_Y3; Fanout = 1; COMB Node = 'ILIMIT50US:inst18\|LessThan0~105'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.757 ns" { ILIMIT50US:inst18|COUNT1[5] ILIMIT50US:inst18|LessThan0~105 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.914 ns) 3.337 ns ILIMIT50US:inst18\|LessThan0~106 3 COMB LAB_X5_Y3 5 " "Info: 3: + IC(0.666 ns) + CELL(0.914 ns) = 3.337 ns; Loc. = LAB_X5_Y3; Fanout = 5; COMB Node = 'ILIMIT50US:inst18\|LessThan0~106'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { ILIMIT50US:inst18|LessThan0~105 ILIMIT50US:inst18|LessThan0~106 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.978 ns) 5.085 ns ILIMIT50US:inst18\|COUNT1\[0\]~155 4 COMB LAB_X5_Y3 2 " "Info: 4: + IC(0.770 ns) + CELL(0.978 ns) = 5.085 ns; Loc. = LAB_X5_Y3; Fanout = 2; COMB Node = 'ILIMIT50US:inst18\|COUNT1\[0\]~155'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { ILIMIT50US:inst18|LessThan0~106 ILIMIT50US:inst18|COUNT1[0]~155 } "NODE_NAME" } } { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 5.208 ns ILIMIT50US:inst18\|COUNT1\[1\]~153 5 COMB LAB_X5_Y3 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 5.208 ns; Loc. = LAB_X5_Y3; Fanout = 2; COMB Node = 'ILIMIT50US:inst18\|COUNT1\[1\]~153'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { ILIMIT50US:inst18|COUNT1[0]~155 ILIMIT50US:inst18|COUNT1[1]~153 } "NODE_NAME" } } { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 5.331 ns ILIMIT50US:inst18\|COUNT1\[2\]~139 6 COMB LAB_X5_Y3 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 5.331 ns; Loc. = LAB_X5_Y3; Fanout = 2; COMB Node = 'ILIMIT50US:inst18\|COUNT1\[2\]~139'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { ILIMIT50US:inst18|COUNT1[1]~153 ILIMIT50US:inst18|COUNT1[2]~139 } "NODE_NAME" } } { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 5.454 ns ILIMIT50US:inst18\|COUNT1\[3\]~141 7 COMB LAB_X5_Y3 2 " "Info: 7: + IC(0.000 ns) + CELL(0.123 ns) = 5.454 ns; Loc. = LAB_X5_Y3; Fanout = 2; COMB Node = 'ILIMIT50US:inst18\|COUNT1\[3\]~141'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { ILIMIT50US:inst18|COUNT1[2]~139 ILIMIT50US:inst18|COUNT1[3]~141 } "NODE_NAME" } } { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 5.853 ns ILIMIT50US:inst18\|COUNT1\[4\]~143 8 COMB LAB_X5_Y3 4 " "Info: 8: + IC(0.000 ns) + CELL(0.399 ns) = 5.853 ns; Loc. = LAB_X5_Y3; Fanout = 4; COMB Node = 'ILIMIT50US:inst18\|COUNT1\[4\]~143'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { ILIMIT50US:inst18|COUNT1[3]~141 ILIMIT50US:inst18|COUNT1[4]~143 } "NODE_NAME" } } { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.626 ns) 7.479 ns ILIMIT50US:inst18\|COUNT1\[6\] 9 REG LAB_X5_Y3 4 " "Info: 9: + IC(0.000 ns) + CELL(1.626 ns) = 7.479 ns; Loc. = LAB_X5_Y3; Fanout = 4; REG Node = 'ILIMIT50US:inst18\|COUNT1\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { ILIMIT50US:inst18|COUNT1[4]~143 ILIMIT50US:inst18|COUNT1[6] } "NODE_NAME" } } { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.486 ns ( 59.98 % ) " "Info: Total cell delay = 4.486 ns ( 59.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.993 ns ( 40.02 % ) " "Info: Total interconnect delay = 2.993 ns ( 40.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.479 ns" { ILIMIT50US:inst18|COUNT1[5] ILIMIT50US:inst18|LessThan0~105 ILIMIT50US:inst18|LessThan0~106 ILIMIT50US:inst18|COUNT1[0]~155 ILIMIT50US:inst18|COUNT1[1]~153 ILIMIT50US:inst18|COUNT1[2]~139 ILIMIT50US:inst18|COUNT1[3]~141 ILIMIT50US:inst18|COUNT1[4]~143 ILIMIT50US:inst18|COUNT1[6] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Info: Average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X0_Y0 X8_Y5 " "Info: Peak interconnect usage is 9% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Pin18Gnd GND " "Info: Pin Pin18Gnd has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { Pin18Gnd } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Pin18Gnd" } } } } { "inv.bdf" "" { Schematic "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/inv.bdf" { { 1856 1224 1400 1872 "Pin18Gnd" "" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Pin18Gnd } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Pin18Gnd } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/inv.fit.smsg " "Info: Generated suppressed messages file F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/inv.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Allocated 165 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 14 15:47:58 2013 " "Info: Processing ended: Mon Oct 14 15:47:58 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
