{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764670349276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764670349278 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  2 11:12:29 2025 " "Processing started: Tue Dec  2 11:12:29 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764670349278 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764670349278 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga-user -c fpga-user " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga-user -c fpga-user" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764670349278 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764670349803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myaltpll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file myaltpll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myaltpll-SYN " "Found design unit 1: myaltpll-SYN" {  } { { "myAltPll.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/utilities/fpga-user/fpga-user/myAltPll.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764670358456 ""} { "Info" "ISGN_ENTITY_NAME" "1 myAltPll " "Found entity 1: myAltPll" {  } { { "myAltPll.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/utilities/fpga-user/fpga-user/myAltPll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764670358456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764670358456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/skipi/desktop/leo/polito/anno4/semestre1/sdi/sdi_rr_2025-2026/lab2/src/user.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/skipi/desktop/leo/polito/anno4/semestre1/sdi/sdi_rr_2025-2026/lab2/src/user.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 user-behavioural " "Found design unit 1: user-behavioural" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764670358459 ""} { "Info" "ISGN_ENTITY_NAME" "1 user " "Found entity 1: user" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764670358459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764670358459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/skipi/desktop/leo/polito/anno4/semestre1/sdi/sdi_rr_2025-2026/lab2/src/rf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/skipi/desktop/leo/polito/anno4/semestre1/sdi/sdi_rr_2025-2026/lab2/src/rf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF-Behavior " "Found design unit 1: RF-Behavior" {  } { { "../../../LAB2/src/RF.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/RF.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764670358461 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "../../../LAB2/src/RF.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/RF.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764670358461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764670358461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/skipi/desktop/leo/polito/anno4/semestre1/sdi/sdi_rr_2025-2026/lab2/src/regn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/skipi/desktop/leo/polito/anno4/semestre1/sdi/sdi_rr_2025-2026/lab2/src/regn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regn-Behavior " "Found design unit 1: regn-Behavior" {  } { { "../../../LAB2/src/regn.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/regn.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764670358464 ""} { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "../../../LAB2/src/regn.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/regn.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764670358464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764670358464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/skipi/desktop/leo/polito/anno4/semestre1/sdi/sdi_rr_2025-2026/lab2/src/fmc_dp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/skipi/desktop/leo/polito/anno4/semestre1/sdi/sdi_rr_2025-2026/lab2/src/fmc_dp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMC_DP-Behavioral " "Found design unit 1: FMC_DP-Behavioral" {  } { { "../../../LAB2/src/FMC_DP.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/FMC_DP.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764670358466 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMC_DP " "Found entity 1: FMC_DP" {  } { { "../../../LAB2/src/FMC_DP.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/FMC_DP.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764670358466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764670358466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/skipi/desktop/leo/polito/anno4/semestre1/sdi/sdi_rr_2025-2026/lab2/src/fmc_cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/skipi/desktop/leo/polito/anno4/semestre1/sdi/sdi_rr_2025-2026/lab2/src/fmc_cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMC_CU-Behavioral " "Found design unit 1: FMC_CU-Behavioral" {  } { { "../../../LAB2/src/FMC_CU.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/FMC_CU.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764670358469 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMC_CU " "Found entity 1: FMC_CU" {  } { { "../../../LAB2/src/FMC_CU.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/FMC_CU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764670358469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764670358469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/skipi/desktop/leo/polito/anno4/semestre1/sdi/sdi_rr_2025-2026/lab2/src/fmc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/skipi/desktop/leo/polito/anno4/semestre1/sdi/sdi_rr_2025-2026/lab2/src/fmc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMC-Behavioral " "Found design unit 1: FMC-Behavioral" {  } { { "../../../LAB2/src/FMC.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/FMC.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764670358471 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMC " "Found entity 1: FMC" {  } { { "../../../LAB2/src/FMC.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/FMC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764670358471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764670358471 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "user " "Elaborating entity \"user\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764670358533 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mcuUartRx user.vhd(19) " "VHDL Signal Declaration warning at user.vhd(19): used implicit default value for signal \"mcuUartRx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1764670358544 "|user"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pllLock user.vhd(34) " "Verilog HDL or VHDL warning at user.vhd(34): object \"pllLock\" assigned a value but never read" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764670358545 "|user"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sMem_Dout user.vhd(87) " "VHDL Signal Declaration warning at user.vhd(87): used implicit default value for signal \"sMem_Dout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 87 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1764670358545 "|user"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sMem_Din user.vhd(87) " "Verilog HDL or VHDL warning at user.vhd(87): object \"sMem_Din\" assigned a value but never read" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764670358545 "|user"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myAltPll myAltPll:myAltPll_inst " "Elaborating entity \"myAltPll\" for hierarchy \"myAltPll:myAltPll_inst\"" {  } { { "../../../LAB2/src/user.vhd" "myAltPll_inst" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764670358547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll myAltPll:myAltPll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"myAltPll:myAltPll_inst\|altpll:altpll_component\"" {  } { { "myAltPll.vhd" "altpll_component" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/utilities/fpga-user/fpga-user/myAltPll.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764670358605 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myAltPll:myAltPll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"myAltPll:myAltPll_inst\|altpll:altpll_component\"" {  } { { "myAltPll.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/utilities/fpga-user/fpga-user/myAltPll.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764670358618 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myAltPll:myAltPll_inst\|altpll:altpll_component " "Instantiated megafunction \"myAltPll:myAltPll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 100000 " "Parameter \"inclk0_input_frequency\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=myAltPll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=myAltPll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764670358618 ""}  } { { "myAltPll.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/utilities/fpga-user/fpga-user/myAltPll.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764670358618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/myaltpll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/myaltpll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 myAltPll_altpll " "Found entity 1: myAltPll_altpll" {  } { { "db/myaltpll_altpll.v" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/utilities/fpga-user/fpga-user/db/myaltpll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764670358713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764670358713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myAltPll_altpll myAltPll:myAltPll_inst\|altpll:altpll_component\|myAltPll_altpll:auto_generated " "Elaborating entity \"myAltPll_altpll\" for hierarchy \"myAltPll:myAltPll_inst\|altpll:altpll_component\|myAltPll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera_lite/25.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764670358714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMC FMC:FMC_inst " "Elaborating entity \"FMC\" for hierarchy \"FMC:FMC_inst\"" {  } { { "../../../LAB2/src/user.vhd" "FMC_inst" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764670358723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMC_CU FMC:FMC_inst\|FMC_CU:CU_inst " "Elaborating entity \"FMC_CU\" for hierarchy \"FMC:FMC_inst\|FMC_CU:CU_inst\"" {  } { { "../../../LAB2/src/FMC.vhd" "CU_inst" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/FMC.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764670358727 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST_n FMC_CU.vhd(29) " "VHDL Process Statement warning at FMC_CU.vhd(29): signal \"RST_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../LAB2/src/FMC_CU.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/FMC_CU.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764670358728 "|user|FMC:FMC_inst|FMC_CU:CU_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NOE FMC_CU.vhd(107) " "VHDL Process Statement warning at FMC_CU.vhd(107): signal \"NOE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../LAB2/src/FMC_CU.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/FMC_CU.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764670358728 "|user|FMC:FMC_inst|FMC_CU:CU_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NE1 FMC_CU.vhd(107) " "VHDL Process Statement warning at FMC_CU.vhd(107): signal \"NE1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../LAB2/src/FMC_CU.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/FMC_CU.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764670358728 "|user|FMC:FMC_inst|FMC_CU:CU_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMC_DP FMC:FMC_inst\|FMC_DP:DP_inst " "Elaborating entity \"FMC_DP\" for hierarchy \"FMC:FMC_inst\|FMC_DP:DP_inst\"" {  } { { "../../../LAB2/src/FMC.vhd" "DP_inst" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/FMC.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764670358730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn FMC:FMC_inst\|FMC_DP:DP_inst\|regn:A_REG " "Elaborating entity \"regn\" for hierarchy \"FMC:FMC_inst\|FMC_DP:DP_inst\|regn:A_REG\"" {  } { { "../../../LAB2/src/FMC_DP.vhd" "A_REG" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/FMC_DP.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764670358733 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Resetn regn.vhd(19) " "VHDL Process Statement warning at regn.vhd(19): signal \"Resetn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../LAB2/src/regn.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/regn.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764670358734 "|user|FMC:FMC_inst|FMC_DP:DP_inst|regn:A_REG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn FMC:FMC_inst\|FMC_DP:DP_inst\|regn:Din_REG " "Elaborating entity \"regn\" for hierarchy \"FMC:FMC_inst\|FMC_DP:DP_inst\|regn:Din_REG\"" {  } { { "../../../LAB2/src/FMC_DP.vhd" "Din_REG" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/FMC_DP.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764670358737 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Resetn regn.vhd(19) " "VHDL Process Statement warning at regn.vhd(19): signal \"Resetn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../LAB2/src/regn.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/regn.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764670358740 "|user|FMC:FMC_inst|FMC_DP:DP_inst|regn:Din_REG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF RF:RF_inst " "Elaborating entity \"RF\" for hierarchy \"RF:RF_inst\"" {  } { { "../../../LAB2/src/user.vhd" "RF_inst" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764670358742 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myAltPll:myAltPll_inst\|altpll:altpll_component\|myAltPll_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"myAltPll:myAltPll_inst\|altpll:altpll_component\|myAltPll_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/myaltpll_altpll.v" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/utilities/fpga-user/fpga-user/db/myaltpll_altpll.v" 93 -1 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/25.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "myAltPll.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/utilities/fpga-user/fpga-user/myAltPll.vhd" 141 0 0 } } { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764670359039 "|user|myAltPll:myAltPll_inst|altpll:altpll_component|myAltPll_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1764670359039 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1764670359039 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1764670359281 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[31\] " "bidirectional pin \"lsasBus\[31\]\" has no driver" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1764670359362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[30\] " "bidirectional pin \"lsasBus\[30\]\" has no driver" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1764670359362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[26\] " "bidirectional pin \"lsasBus\[26\]\" has no driver" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1764670359362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[25\] " "bidirectional pin \"lsasBus\[25\]\" has no driver" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1764670359362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[24\] " "bidirectional pin \"lsasBus\[24\]\" has no driver" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1764670359362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[23\] " "bidirectional pin \"lsasBus\[23\]\" has no driver" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1764670359362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[21\] " "bidirectional pin \"lsasBus\[21\]\" has no driver" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1764670359362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[20\] " "bidirectional pin \"lsasBus\[20\]\" has no driver" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1764670359362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[17\] " "bidirectional pin \"lsasBus\[17\]\" has no driver" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1764670359362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[16\] " "bidirectional pin \"lsasBus\[16\]\" has no driver" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1764670359362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[15\] " "bidirectional pin \"lsasBus\[15\]\" has no driver" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1764670359362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[14\] " "bidirectional pin \"lsasBus\[14\]\" has no driver" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1764670359362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[13\] " "bidirectional pin \"lsasBus\[13\]\" has no driver" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1764670359362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[12\] " "bidirectional pin \"lsasBus\[12\]\" has no driver" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1764670359362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[11\] " "bidirectional pin \"lsasBus\[11\]\" has no driver" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1764670359362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[10\] " "bidirectional pin \"lsasBus\[10\]\" has no driver" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1764670359362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[9\] " "bidirectional pin \"lsasBus\[9\]\" has no driver" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1764670359362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[8\] " "bidirectional pin \"lsasBus\[8\]\" has no driver" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1764670359362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[7\] " "bidirectional pin \"lsasBus\[7\]\" has no driver" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1764670359362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mcuI2cSda " "bidirectional pin \"mcuI2cSda\" has no driver" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1764670359362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[29\] " "bidirectional pin \"lsasBus\[29\]\" has no driver" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1764670359362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[28\] " "bidirectional pin \"lsasBus\[28\]\" has no driver" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1764670359362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[27\] " "bidirectional pin \"lsasBus\[27\]\" has no driver" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1764670359362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[22\] " "bidirectional pin \"lsasBus\[22\]\" has no driver" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1764670359362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[19\] " "bidirectional pin \"lsasBus\[19\]\" has no driver" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1764670359362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[18\] " "bidirectional pin \"lsasBus\[18\]\" has no driver" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1764670359362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[6\] " "bidirectional pin \"lsasBus\[6\]\" has no driver" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1764670359362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[5\] " "bidirectional pin \"lsasBus\[5\]\" has no driver" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1764670359362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[4\] " "bidirectional pin \"lsasBus\[4\]\" has no driver" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1764670359362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[3\] " "bidirectional pin \"lsasBus\[3\]\" has no driver" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1764670359362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[2\] " "bidirectional pin \"lsasBus\[2\]\" has no driver" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1764670359362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[1\] " "bidirectional pin \"lsasBus\[1\]\" has no driver" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1764670359362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[0\] " "bidirectional pin \"lsasBus\[0\]\" has no driver" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1764670359362 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1764670359362 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "mcuUartRx GND " "Pin \"mcuUartRx\" is stuck at GND" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764670359369 "|user|mcuUartRx"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1764670359369 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1764670359374 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764670359608 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764670359608 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slowClk " "No output dependent on input pin \"slowClk\"" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764670359673 "|user|slowClk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mcuUartTx " "No output dependent on input pin \"mcuUartTx\"" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764670359673 "|user|mcuUartTx"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mcuI2cScl " "No output dependent on input pin \"mcuI2cScl\"" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764670359673 "|user|mcuI2cScl"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[4\] " "No output dependent on input pin \"switches\[4\]\"" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764670359673 "|user|switches[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[5\] " "No output dependent on input pin \"switches\[5\]\"" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764670359673 "|user|switches[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[6\] " "No output dependent on input pin \"switches\[6\]\"" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764670359673 "|user|switches[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[7\] " "No output dependent on input pin \"switches\[7\]\"" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764670359673 "|user|switches[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764670359673 "|user|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mainClk " "No output dependent on input pin \"mainClk\"" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764670359673 "|user|mainClk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1764670359673 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764670359673 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764670359673 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1764670359673 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764670359673 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4896 " "Peak virtual memory: 4896 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764670359722 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  2 11:12:39 2025 " "Processing ended: Tue Dec  2 11:12:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764670359722 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764670359722 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764670359722 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764670359722 ""}
