Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Jun  5 19:34:47 2022
| Host         : fedora running 64-bit Fedora release 36 (Thirty Six)
| Command      : report_control_sets -verbose -file Task_2_design_wrapper_control_sets_placed.rpt
| Design       : Task_2_design_wrapper
| Device       : xc7z020
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    62 |
|    Minimum number of control sets                        |    62 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   172 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    62 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |    14 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     3 |
| >= 16              |    21 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             178 |           67 |
| No           | No                    | Yes                    |               8 |            2 |
| No           | Yes                   | No                     |             127 |           41 |
| Yes          | No                    | No                     |             457 |          123 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             282 |          102 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                     Clock Signal                     |                                                                            Enable Signal                                                                            |                                                                      Set/Reset Signal                                                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 | Task_2_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | Task_2_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Task_2_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                        |                1 |              1 |         1.00 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Task_2_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                              |                1 |              1 |         1.00 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Task_2_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                        |                1 |              1 |         1.00 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Task_2_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                              |                1 |              1 |         1.00 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 | Task_2_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                            |                1 |              2 |         2.00 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 | Task_2_design_i/AXI_GPIO_LEDS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                          | Task_2_design_i/AXI_GPIO_LEDS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                    |                1 |              4 |         4.00 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 | Task_2_design_i/AXI_GPIO_BTN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                           | Task_2_design_i/AXI_GPIO_BTN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                     |                1 |              4 |         4.00 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 | Task_2_design_i/AXI_GPIO_BTN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                         | Task_2_design_i/AXI_GPIO_BTN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                   |                1 |              4 |         4.00 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 | Task_2_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                              | Task_2_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                          |                1 |              4 |         4.00 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 | Task_2_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                | Task_2_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                            |                1 |              4 |         4.00 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 | Task_2_design_i/AXI_GPIO_LEDS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                        | Task_2_design_i/AXI_GPIO_LEDS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                  |                1 |              4 |         4.00 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Task_2_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                1 |              4 |         4.00 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Task_2_design_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                2 |              4 |         2.00 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Task_2_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |         1.33 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 | Task_2_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | Task_2_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |         2.00 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Task_2_design_i/AXI_GPIO_BTN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                   |                1 |              4 |         4.00 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Task_2_design_i/AXI_GPIO_LEDS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                  |                1 |              4 |         4.00 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 | Task_2_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | Task_2_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 | Task_2_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | Task_2_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Task_2_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                     |                2 |              6 |         3.00 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 | Task_2_design_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | Task_2_design_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |         6.00 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 | Task_2_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                | Task_2_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                          |                2 |              7 |         3.50 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 | Task_2_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | Task_2_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |         2.67 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Task_2_design_i/AXI_GPIO_LEDS/U0/gpio_core_1/Read_Reg_Rst__0                                                                                               |                1 |              8 |         8.00 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Task_2_design_i/sync_button/inst/sync[8]_i_1_n_0                                                                                                           |                2 |              8 |         4.00 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 | Task_2_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                              | Task_2_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                            |                3 |              8 |         2.67 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 | Task_2_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                              | Task_2_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                            |                5 |              9 |         1.80 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 | Task_2_design_i/AXI_GPIO_LEDS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                   | Task_2_design_i/AXI_GPIO_LEDS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                  |                2 |              9 |         4.50 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Task_2_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |         2.50 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Task_2_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                          |                3 |             11 |         3.67 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Task_2_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                            |                3 |             11 |         3.67 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 | Task_2_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                            |                3 |             12 |         4.00 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 | Task_2_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                            |                6 |             12 |         2.00 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 | Task_2_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                            |                2 |             12 |         6.00 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 | Task_2_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                            |                2 |             12 |         6.00 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 | Task_2_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                            |                4 |             13 |         3.25 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Task_2_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                4 |             13 |         3.25 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 | Task_2_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                            |                3 |             14 |         4.67 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 | Task_2_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                            |                3 |             14 |         4.67 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 | Task_2_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                                            |                8 |             15 |         1.88 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 | Task_2_design_i/AXI_GPIO_LEDS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                  | Task_2_design_i/AXI_GPIO_LEDS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                  |                3 |             16 |         5.33 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 | Task_2_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                            |                3 |             16 |         5.33 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 | Task_2_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | Task_2_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                8 |             20 |         2.50 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Task_2_design_i/AXI_GPIO_BTN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                   |                5 |             20 |         4.00 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 | Task_2_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                            |                6 |             21 |         3.50 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Task_2_design_i/AXI_GPIO_LEDS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                  |                7 |             24 |         3.43 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 | Task_2_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                            |                9 |             24 |         2.67 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 | Task_2_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                         | Task_2_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                          |               32 |             32 |         1.00 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 | Task_2_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                      | Task_2_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                            |                4 |             32 |         8.00 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 | Task_2_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                         | Task_2_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                            |               11 |             32 |         2.91 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 | Task_2_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                            | Task_2_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                            |                5 |             32 |         6.40 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 | Task_2_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                       | Task_2_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                            |               10 |             32 |         3.20 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 | Task_2_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                            |                9 |             34 |         3.78 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 | Task_2_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                            |               13 |             35 |         2.69 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 | Task_2_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                            |                8 |             47 |         5.88 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 | Task_2_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                            |               11 |             47 |         4.27 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 | Task_2_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                            |               12 |             48 |         4.00 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 | Task_2_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                            |               14 |             48 |         3.43 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 | Task_2_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                            |               13 |             48 |         3.69 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 | Task_2_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                            |               10 |             48 |         4.80 |
|  Task_2_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     |                                                                                                                                                            |               68 |            179 |         2.63 |
+------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


