###############################################################
#  Generated by:      Cadence Encounter 14.25-s034_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Sun Nov  8 19:23:55 2015
#  Design:            DacCtrl
#  Command:           timeDesign -postRoute -expandedViews
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   P[3]    (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  7.275
= Slack Time                   13.625
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   v   | StepNum |            |       |   3.000 |   16.625 | 
     | g1210/A  |   v   | StepNum | INVXL_HV   | 0.001 |   3.001 |   16.625 | 
     | g1210/Q  |   ^   | n_0     | INVXL_HV   | 0.194 |   3.194 |   16.819 | 
     | g1199/A  |   ^   | n_0     | NAND2XL_HV | 0.000 |   3.194 |   16.819 | 
     | g1199/Q  |   v   | n_11    | NAND2XL_HV | 0.235 |   3.430 |   17.054 | 
     | g1188/B  |   v   | n_11    | NOR2XL_HV  | 0.000 |   3.430 |   17.055 | 
     | g1188/Q  |   ^   | n_18    | NOR2XL_HV  | 0.607 |   4.037 |   17.661 | 
     | g1186/A  |   ^   | n_18    | AND2X3_HV  | 0.000 |   4.037 |   17.661 | 
     | g1186/Q  |   ^   | n_31    | AND2X3_HV  | 0.285 |   4.322 |   17.947 | 
     | g1176/A  |   ^   | n_31    | AND2X3_HV  | 0.000 |   4.323 |   17.947 | 
     | g1176/Q  |   ^   | n_36    | AND2X3_HV  | 0.182 |   4.504 |   18.129 | 
     | g1167/B1 |   ^   | n_36    | AOI32X3_HV | 0.000 |   4.504 |   18.129 | 
     | g1167/Q  |   v   | n_55    | AOI32X3_HV | 0.103 |   4.607 |   18.232 | 
     | g1154/A  |   v   | n_55    | NOR2X3_HV  | 0.000 |   4.608 |   18.232 | 
     | g1154/Q  |   ^   | P[3]    | NOR2X3_HV  | 2.658 |   7.266 |   20.890 | 
     | P[3]     |   ^   | P[3]    | DacCtrl    | 0.010 |   7.275 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   P[11]   (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  7.259
= Slack Time                   13.641
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   v   | StepNum |            |       |   3.000 |   16.641 | 
     | g1210/A  |   v   | StepNum | INVXL_HV   | 0.001 |   3.001 |   16.642 | 
     | g1210/Q  |   ^   | n_0     | INVXL_HV   | 0.194 |   3.194 |   16.835 | 
     | g1199/A  |   ^   | n_0     | NAND2XL_HV | 0.000 |   3.194 |   16.835 | 
     | g1199/Q  |   v   | n_11    | NAND2XL_HV | 0.235 |   3.430 |   17.071 | 
     | g1188/B  |   v   | n_11    | NOR2XL_HV  | 0.000 |   3.430 |   17.071 | 
     | g1188/Q  |   ^   | n_18    | NOR2XL_HV  | 0.607 |   4.037 |   17.678 | 
     | g1186/A  |   ^   | n_18    | AND2X3_HV  | 0.000 |   4.037 |   17.678 | 
     | g1186/Q  |   ^   | n_31    | AND2X3_HV  | 0.285 |   4.322 |   17.963 | 
     | g1176/A  |   ^   | n_31    | AND2X3_HV  | 0.000 |   4.323 |   17.964 | 
     | g1176/Q  |   ^   | n_36    | AND2X3_HV  | 0.182 |   4.504 |   18.145 | 
     | g1167/B1 |   ^   | n_36    | AOI32X3_HV | 0.000 |   4.504 |   18.145 | 
     | g1167/Q  |   v   | n_55    | AOI32X3_HV | 0.103 |   4.607 |   18.248 | 
     | g1156/A  |   v   | n_55    | NOR2X3_HV  | 0.000 |   4.608 |   18.249 | 
     | g1156/Q  |   ^   | P[11]   | NOR2X3_HV  | 2.643 |   7.250 |   20.891 | 
     | P[11]    |   ^   | P[11]   | DacCtrl    | 0.009 |   7.259 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   P[5]    (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  7.231
= Slack Time                   13.669
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   v   | StepNum |            |       |   3.000 |   16.670 | 
     | g1210/A  |   v   | StepNum | INVXL_HV   | 0.001 |   3.001 |   16.670 | 
     | g1210/Q  |   ^   | n_0     | INVXL_HV   | 0.194 |   3.194 |   16.864 | 
     | g1199/A  |   ^   | n_0     | NAND2XL_HV | 0.000 |   3.194 |   16.864 | 
     | g1199/Q  |   v   | n_11    | NAND2XL_HV | 0.235 |   3.430 |   17.099 | 
     | g1188/B  |   v   | n_11    | NOR2XL_HV  | 0.000 |   3.430 |   17.100 | 
     | g1188/Q  |   ^   | n_18    | NOR2XL_HV  | 0.607 |   4.037 |   17.706 | 
     | g1186/A  |   ^   | n_18    | AND2X3_HV  | 0.000 |   4.037 |   17.706 | 
     | g1186/Q  |   ^   | n_31    | AND2X3_HV  | 0.285 |   4.322 |   17.992 | 
     | g1176/A  |   ^   | n_31    | AND2X3_HV  | 0.000 |   4.323 |   17.992 | 
     | g1176/Q  |   ^   | n_36    | AND2X3_HV  | 0.182 |   4.504 |   18.174 | 
     | g1168/B1 |   ^   | n_36    | AOI32X3_HV | 0.000 |   4.504 |   18.174 | 
     | g1168/Q  |   v   | n_58    | AOI32X3_HV | 0.108 |   4.612 |   18.282 | 
     | g1153/A  |   v   | n_58    | NOR2X3_HV  | 0.000 |   4.612 |   18.282 | 
     | g1153/Q  |   ^   | P[5]    | NOR2X3_HV  | 2.609 |   7.221 |   20.890 | 
     | P[5]     |   ^   | P[5]    | DacCtrl    | 0.010 |   7.231 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   P[13]   (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  7.192
= Slack Time                   13.708
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   v   | StepNum |            |       |   3.000 |   16.708 | 
     | g1210/A  |   v   | StepNum | INVXL_HV   | 0.001 |   3.001 |   16.709 | 
     | g1210/Q  |   ^   | n_0     | INVXL_HV   | 0.194 |   3.194 |   16.903 | 
     | g1199/A  |   ^   | n_0     | NAND2XL_HV | 0.000 |   3.194 |   16.903 | 
     | g1199/Q  |   v   | n_11    | NAND2XL_HV | 0.235 |   3.430 |   17.138 | 
     | g1188/B  |   v   | n_11    | NOR2XL_HV  | 0.000 |   3.430 |   17.138 | 
     | g1188/Q  |   ^   | n_18    | NOR2XL_HV  | 0.607 |   4.037 |   17.745 | 
     | g1186/A  |   ^   | n_18    | AND2X3_HV  | 0.000 |   4.037 |   17.745 | 
     | g1186/Q  |   ^   | n_31    | AND2X3_HV  | 0.285 |   4.322 |   18.031 | 
     | g1176/A  |   ^   | n_31    | AND2X3_HV  | 0.000 |   4.323 |   18.031 | 
     | g1176/Q  |   ^   | n_36    | AND2X3_HV  | 0.182 |   4.504 |   18.213 | 
     | g1168/B1 |   ^   | n_36    | AOI32X3_HV | 0.000 |   4.504 |   18.213 | 
     | g1168/Q  |   v   | n_58    | AOI32X3_HV | 0.108 |   4.612 |   18.320 | 
     | g1155/A  |   v   | n_58    | NOR2X3_HV  | 0.000 |   4.612 |   18.321 | 
     | g1155/Q  |   ^   | P[13]   | NOR2X3_HV  | 2.573 |   7.186 |   20.894 | 
     | P[13]    |   ^   | P[13]   | DacCtrl    | 0.006 |   7.192 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   P[1]    (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  7.181
= Slack Time                   13.719
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   v   | StepNum |            |       |   3.000 |   16.719 | 
     | g1210/A  |   v   | StepNum | INVXL_HV   | 0.001 |   3.001 |   16.719 | 
     | g1210/Q  |   ^   | n_0     | INVXL_HV   | 0.194 |   3.194 |   16.913 | 
     | g1199/A  |   ^   | n_0     | NAND2XL_HV | 0.000 |   3.194 |   16.913 | 
     | g1199/Q  |   v   | n_11    | NAND2XL_HV | 0.235 |   3.430 |   17.149 | 
     | g1198/A  |   v   | n_11    | INVXL_HV   | 0.000 |   3.430 |   17.149 | 
     | g1198/Q  |   ^   | n_37    | INVXL_HV   | 0.942 |   4.372 |   18.090 | 
     | g1149/B2 |   ^   | n_37    | AOI22X3_HV | 0.000 |   4.372 |   18.091 | 
     | g1149/Q  |   v   | n_51    | AOI22X3_HV | 0.166 |   4.537 |   18.256 | 
     | g1147/A  |   v   | n_51    | NOR2X3_HV  | 0.000 |   4.538 |   18.256 | 
     | g1147/Q  |   ^   | P[1]    | NOR2X3_HV  | 2.634 |   7.172 |   20.891 | 
     | P[1]     |   ^   | P[1]    | DacCtrl    | 0.009 |   7.181 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   P[9]    (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  7.163
= Slack Time                   13.737
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   v   | StepNum |            |       |   3.000 |   16.737 | 
     | g1210/A  |   v   | StepNum | INVXL_HV   | 0.001 |   3.001 |   16.738 | 
     | g1210/Q  |   ^   | n_0     | INVXL_HV   | 0.194 |   3.194 |   16.931 | 
     | g1199/A  |   ^   | n_0     | NAND2XL_HV | 0.000 |   3.194 |   16.932 | 
     | g1199/Q  |   v   | n_11    | NAND2XL_HV | 0.235 |   3.430 |   17.167 | 
     | g1198/A  |   v   | n_11    | INVXL_HV   | 0.000 |   3.430 |   17.167 | 
     | g1198/Q  |   ^   | n_37    | INVXL_HV   | 0.942 |   4.372 |   18.109 | 
     | g1149/B2 |   ^   | n_37    | AOI22X3_HV | 0.000 |   4.372 |   18.109 | 
     | g1149/Q  |   v   | n_51    | AOI22X3_HV | 0.166 |   4.537 |   18.275 | 
     | g1148/A  |   v   | n_51    | NOR2X3_HV  | 0.000 |   4.538 |   18.275 | 
     | g1148/Q  |   ^   | P[9]    | NOR2X3_HV  | 2.618 |   7.155 |   20.892 | 
     | P[9]     |   ^   | P[9]    | DacCtrl    | 0.008 |   7.163 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   P[7]    (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  7.112
= Slack Time                   13.788
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   v   | StepNum |            |       |   3.000 |   16.788 | 
     | g1210/A  |   v   | StepNum | INVXL_HV   | 0.001 |   3.001 |   16.789 | 
     | g1210/Q  |   ^   | n_0     | INVXL_HV   | 0.194 |   3.194 |   16.982 | 
     | g1199/A  |   ^   | n_0     | NAND2XL_HV | 0.000 |   3.194 |   16.982 | 
     | g1199/Q  |   v   | n_11    | NAND2XL_HV | 0.235 |   3.430 |   17.218 | 
     | g1198/A  |   v   | n_11    | INVXL_HV   | 0.000 |   3.430 |   17.218 | 
     | g1198/Q  |   ^   | n_37    | INVXL_HV   | 0.942 |   4.372 |   18.160 | 
     | g1161/A3 |   ^   | n_37    | AOI32X3_HV | 0.000 |   4.372 |   18.160 | 
     | g1161/Q  |   v   | n_42    | AOI32X3_HV | 0.140 |   4.512 |   18.300 | 
     | g1151/A  |   v   | n_42    | NOR2X3_HV  | 0.000 |   4.512 |   18.300 | 
     | g1151/Q  |   ^   | P[7]    | NOR2X3_HV  | 2.593 |   7.105 |   20.893 | 
     | P[7]     |   ^   | P[7]    | DacCtrl    | 0.007 |   7.112 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   P[10]   (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  7.106
= Slack Time                   13.793
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   v   | StepNum |            |       |   3.000 |   16.794 | 
     | g1210/A  |   v   | StepNum | INVXL_HV   | 0.001 |   3.001 |   16.794 | 
     | g1210/Q  |   ^   | n_0     | INVXL_HV   | 0.194 |   3.194 |   16.988 | 
     | g1199/A  |   ^   | n_0     | NAND2XL_HV | 0.000 |   3.194 |   16.988 | 
     | g1199/Q  |   v   | n_11    | NAND2XL_HV | 0.235 |   3.430 |   17.223 | 
     | g1198/A  |   v   | n_11    | INVXL_HV   | 0.000 |   3.430 |   17.224 | 
     | g1198/Q  |   ^   | n_37    | INVXL_HV   | 0.942 |   4.372 |   18.165 | 
     | g1170/C  |   ^   | n_37    | NAND3X3_HV | 0.000 |   4.372 |   18.165 | 
     | g1170/Q  |   v   | n_25    | NAND3X3_HV | 0.139 |   4.510 |   18.304 | 
     | g1157/A1 |   v   | n_25    | OAI22X3_HV | 0.000 |   4.511 |   18.304 | 
     | g1157/Q  |   ^   | P[10]   | OAI22X3_HV | 2.590 |   7.100 |   20.894 | 
     | P[10]    |   ^   | P[10]   | DacCtrl    | 0.006 |   7.106 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   P[15]   (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  7.095
= Slack Time                   13.805
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   v   | StepNum |            |       |   3.000 |   16.806 | 
     | g1210/A  |   v   | StepNum | INVXL_HV   | 0.001 |   3.001 |   16.806 | 
     | g1210/Q  |   ^   | n_0     | INVXL_HV   | 0.194 |   3.194 |   17.000 | 
     | g1199/A  |   ^   | n_0     | NAND2XL_HV | 0.000 |   3.194 |   17.000 | 
     | g1199/Q  |   v   | n_11    | NAND2XL_HV | 0.235 |   3.430 |   17.235 | 
     | g1198/A  |   v   | n_11    | INVXL_HV   | 0.000 |   3.430 |   17.236 | 
     | g1198/Q  |   ^   | n_37    | INVXL_HV   | 0.942 |   4.372 |   18.177 | 
     | g1161/A3 |   ^   | n_37    | AOI32X3_HV | 0.000 |   4.372 |   18.177 | 
     | g1161/Q  |   v   | n_42    | AOI32X3_HV | 0.140 |   4.512 |   18.318 | 
     | g1152/A  |   v   | n_42    | NOR2X3_HV  | 0.000 |   4.512 |   18.318 | 
     | g1152/Q  |   ^   | P[15]   | NOR2X3_HV  | 2.577 |   7.089 |   20.894 | 
     | P[15]    |   ^   | P[15]   | DacCtrl    | 0.006 |   7.095 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   P[2]    (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  7.091
= Slack Time                   13.809
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   v   | StepNum |            |       |   3.000 |   16.809 | 
     | g1210/A  |   v   | StepNum | INVXL_HV   | 0.001 |   3.001 |   16.809 | 
     | g1210/Q  |   ^   | n_0     | INVXL_HV   | 0.194 |   3.194 |   17.003 | 
     | g1199/A  |   ^   | n_0     | NAND2XL_HV | 0.000 |   3.194 |   17.003 | 
     | g1199/Q  |   v   | n_11    | NAND2XL_HV | 0.235 |   3.430 |   17.238 | 
     | g1198/A  |   v   | n_11    | INVXL_HV   | 0.000 |   3.430 |   17.239 | 
     | g1198/Q  |   ^   | n_37    | INVXL_HV   | 0.942 |   4.372 |   18.180 | 
     | g1170/C  |   ^   | n_37    | NAND3X3_HV | 0.000 |   4.372 |   18.180 | 
     | g1170/Q  |   v   | n_25    | NAND3X3_HV | 0.139 |   4.510 |   18.319 | 
     | g1158/A1 |   v   | n_25    | OAI22X3_HV | 0.000 |   4.511 |   18.319 | 
     | g1158/Q  |   ^   | P[2]    | OAI22X3_HV | 2.576 |   7.087 |   20.896 | 
     | P[2]     |   ^   | P[2]    | DacCtrl    | 0.004 |   7.091 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 11: MET Late External Delay Assertion 
Endpoint:   P[16]   (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  7.019
= Slack Time                   13.881
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   v   | StepNum |            |       |   3.000 |   16.881 | 
     | g1210/A  |   v   | StepNum | INVXL_HV   | 0.001 |   3.001 |   16.881 | 
     | g1210/Q  |   ^   | n_0     | INVXL_HV   | 0.194 |   3.194 |   17.075 | 
     | g1199/A  |   ^   | n_0     | NAND2XL_HV | 0.000 |   3.194 |   17.075 | 
     | g1199/Q  |   v   | n_11    | NAND2XL_HV | 0.235 |   3.430 |   17.310 | 
     | g1188/B  |   v   | n_11    | NOR2XL_HV  | 0.000 |   3.430 |   17.311 | 
     | g1188/Q  |   ^   | n_18    | NOR2XL_HV  | 0.607 |   4.037 |   17.917 | 
     | g1185/A  |   ^   | n_18    | AND2X3_HV  | 0.000 |   4.037 |   17.917 | 
     | g1185/Q  |   ^   | n_23    | AND2X3_HV  | 0.207 |   4.244 |   18.124 | 
     | g1175/A  |   ^   | n_23    | NAND2XL_HV | 0.000 |   4.244 |   18.124 | 
     | g1175/Q  |   v   | n_46    | NAND2XL_HV | 0.182 |   4.425 |   18.306 | 
     | g1164/A1 |   v   | n_46    | OAI22X3_HV | 0.000 |   4.425 |   18.306 | 
     | g1164/Q  |   ^   | P[16]   | OAI22X3_HV | 2.586 |   7.012 |   20.892 | 
     | P[16]    |   ^   | P[16]   | DacCtrl    | 0.008 |   7.019 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 12: MET Late External Delay Assertion 
Endpoint:   P[4]    (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  7.001
= Slack Time                   13.899
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   v   | StepNum |            |       |   3.000 |   16.899 | 
     | g1210/A  |   v   | StepNum | INVXL_HV   | 0.001 |   3.001 |   16.899 | 
     | g1210/Q  |   ^   | n_0     | INVXL_HV   | 0.194 |   3.194 |   17.093 | 
     | g1199/A  |   ^   | n_0     | NAND2XL_HV | 0.000 |   3.194 |   17.093 | 
     | g1199/Q  |   v   | n_11    | NAND2XL_HV | 0.235 |   3.430 |   17.329 | 
     | g1188/B  |   v   | n_11    | NOR2XL_HV  | 0.000 |   3.430 |   17.329 | 
     | g1188/Q  |   ^   | n_18    | NOR2XL_HV  | 0.607 |   4.037 |   17.936 | 
     | g1185/A  |   ^   | n_18    | AND2X3_HV  | 0.000 |   4.037 |   17.936 | 
     | g1185/Q  |   ^   | n_23    | AND2X3_HV  | 0.207 |   4.244 |   18.142 | 
     | g1177/A  |   ^   | n_23    | NAND2XL_HV | 0.000 |   4.244 |   18.142 | 
     | g1177/Q  |   v   | n_40    | NAND2XL_HV | 0.153 |   4.397 |   18.296 | 
     | g1165/A1 |   v   | n_40    | OAI22X3_HV | 0.000 |   4.397 |   18.296 | 
     | g1165/Q  |   ^   | P[4]    | OAI22X3_HV | 2.594 |   6.991 |   20.890 | 
     | P[4]     |   ^   | P[4]    | DacCtrl    | 0.010 |   7.001 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 13: MET Late External Delay Assertion 
Endpoint:   P[8]    (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  7.001
= Slack Time                   13.899
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   v   | StepNum |            |       |   3.000 |   16.899 | 
     | g1210/A  |   v   | StepNum | INVXL_HV   | 0.001 |   3.001 |   16.900 | 
     | g1210/Q  |   ^   | n_0     | INVXL_HV   | 0.194 |   3.194 |   17.093 | 
     | g1199/A  |   ^   | n_0     | NAND2XL_HV | 0.000 |   3.194 |   17.093 | 
     | g1199/Q  |   v   | n_11    | NAND2XL_HV | 0.235 |   3.430 |   17.329 | 
     | g1188/B  |   v   | n_11    | NOR2XL_HV  | 0.000 |   3.430 |   17.329 | 
     | g1188/Q  |   ^   | n_18    | NOR2XL_HV  | 0.607 |   4.037 |   17.936 | 
     | g1185/A  |   ^   | n_18    | AND2X3_HV  | 0.000 |   4.037 |   17.936 | 
     | g1185/Q  |   ^   | n_23    | AND2X3_HV  | 0.207 |   4.243 |   18.142 | 
     | g1175/A  |   ^   | n_23    | NAND2XL_HV | 0.000 |   4.244 |   18.142 | 
     | g1175/Q  |   v   | n_46    | NAND2XL_HV | 0.182 |   4.425 |   18.324 | 
     | g1163/A1 |   v   | n_46    | OAI22X3_HV | 0.000 |   4.425 |   18.324 | 
     | g1163/Q  |   ^   | P[8]    | OAI22X3_HV | 2.570 |   6.996 |   20.894 | 
     | P[8]     |   ^   | P[8]    | DacCtrl    | 0.006 |   7.001 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   P[12]   (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  6.982
= Slack Time                   13.918
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   v   | StepNum |            |       |   3.000 |   16.918 | 
     | g1210/A  |   v   | StepNum | INVXL_HV   | 0.001 |   3.001 |   16.919 | 
     | g1210/Q  |   ^   | n_0     | INVXL_HV   | 0.194 |   3.194 |   17.113 | 
     | g1199/A  |   ^   | n_0     | NAND2XL_HV | 0.000 |   3.194 |   17.113 | 
     | g1199/Q  |   v   | n_11    | NAND2XL_HV | 0.235 |   3.430 |   17.348 | 
     | g1188/B  |   v   | n_11    | NOR2XL_HV  | 0.000 |   3.430 |   17.348 | 
     | g1188/Q  |   ^   | n_18    | NOR2XL_HV  | 0.607 |   4.037 |   17.955 | 
     | g1185/A  |   ^   | n_18    | AND2X3_HV  | 0.000 |   4.037 |   17.955 | 
     | g1185/Q  |   ^   | n_23    | AND2X3_HV  | 0.207 |   4.244 |   18.162 | 
     | g1177/A  |   ^   | n_23    | NAND2XL_HV | 0.000 |   4.244 |   18.162 | 
     | g1177/Q  |   v   | n_40    | NAND2XL_HV | 0.153 |   4.397 |   18.315 | 
     | g1166/A1 |   v   | n_40    | OAI22X3_HV | 0.000 |   4.397 |   18.315 | 
     | g1166/Q  |   ^   | P[12]   | OAI22X3_HV | 2.577 |   6.974 |   20.893 | 
     | P[12]    |   ^   | P[12]   | DacCtrl    | 0.007 |   6.982 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 15: MET Late External Delay Assertion 
Endpoint:   IP      (v) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  5.676
= Slack Time                   15.224
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +--------------------------------------------------------------------+ 
     |   Pin   |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |         |       |         |           |       |  Time   |   Time   | 
     |---------+-------+---------+-----------+-------+---------+----------| 
     | StepNum |   v   | StepNum |           |       |   3.000 |   18.224 | 
     | g1193/S |   v   | StepNum | MUX2X3_HV | 0.001 |   3.001 |   18.225 | 
     | g1193/Q |   ^   | IN      | MUX2X3_HV | 1.495 |   4.496 |   19.719 | 
     | g1192/A |   ^   | IN      | INVX3_HV  | 0.002 |   4.497 |   19.721 | 
     | g1192/Q |   v   | IP      | INVX3_HV  | 1.173 |   5.671 |   20.895 | 
     | IP      |   v   | IP      | DacCtrl   | 0.005 |   5.676 |   20.900 | 
     +--------------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   P[6]    (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  5.125
= Slack Time                   15.775
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   v   | StepNum |            |       |   3.000 |   18.775 | 
     | g1210/A  |   v   | StepNum | INVXL_HV   | 0.001 |   3.001 |   18.776 | 
     | g1210/Q  |   ^   | n_0     | INVXL_HV   | 0.194 |   3.194 |   18.970 | 
     | g1199/A  |   ^   | n_0     | NAND2XL_HV | 0.000 |   3.194 |   18.970 | 
     | g1199/Q  |   v   | n_11    | NAND2XL_HV | 0.235 |   3.430 |   19.205 | 
     | g1172/C  |   v   | n_11    | NOR3X3_HV  | 0.000 |   3.430 |   19.205 | 
     | g1172/Q  |   ^   | n_28    | NOR3X3_HV  | 0.265 |   3.695 |   19.471 | 
     | g1160/A1 |   ^   | n_28    | AO22X3_HV  | 0.000 |   3.696 |   19.471 | 
     | g1160/Q  |   ^   | P[6]    | AO22X3_HV  | 1.422 |   5.118 |   20.893 | 
     | P[6]     |   ^   | P[6]    | DacCtrl    | 0.007 |   5.125 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 17: MET Late External Delay Assertion 
Endpoint:   P[14]   (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  5.112
= Slack Time                   15.788
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   v   | StepNum |            |       |   3.000 |   18.788 | 
     | g1210/A  |   v   | StepNum | INVXL_HV   | 0.001 |   3.001 |   18.788 | 
     | g1210/Q  |   ^   | n_0     | INVXL_HV   | 0.194 |   3.194 |   18.982 | 
     | g1199/A  |   ^   | n_0     | NAND2XL_HV | 0.000 |   3.194 |   18.982 | 
     | g1199/Q  |   v   | n_11    | NAND2XL_HV | 0.235 |   3.430 |   19.217 | 
     | g1172/C  |   v   | n_11    | NOR3X3_HV  | 0.000 |   3.430 |   19.218 | 
     | g1172/Q  |   ^   | n_28    | NOR3X3_HV  | 0.265 |   3.695 |   19.483 | 
     | g1159/A1 |   ^   | n_28    | AO22X3_HV  | 0.000 |   3.695 |   19.483 | 
     | g1159/Q  |   ^   | P[14]   | AO22X3_HV  | 1.413 |   5.108 |   20.896 | 
     | P[14]    |   ^   | P[14]   | DacCtrl    | 0.004 |   5.112 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 18: MET Late External Delay Assertion 
Endpoint:   P[0]    (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  4.942
= Slack Time                   15.958
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +----------------------------------------------------------------------+ 
     |   Pin    |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |          |       |         |            |       |  Time   |   Time   | 
     |----------+-------+---------+------------+-------+---------+----------| 
     | StepNum  |   ^   | StepNum |            |       |   3.000 |   18.958 | 
     | g1190/A2 |   ^   | StepNum | AOI21X3_HV | 0.001 |   3.001 |   18.958 | 
     | g1190/Q  |   v   | n_4     | AOI21X3_HV | 0.056 |   3.057 |   19.015 | 
     | g1171/A1 |   v   | n_4     | OAI31X6_HV | 0.000 |   3.057 |   19.015 | 
     | g1171/Q  |   ^   | P[0]    | OAI31X6_HV | 1.876 |   4.934 |   20.891 | 
     | P[0]     |   ^   | P[0]    | DacCtrl    | 0.009 |   4.942 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 19: MET Late External Delay Assertion 
Endpoint:   IN      (^) checked with  leading edge of 'Clk'
Beginpoint: StepNum (v) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  4.500
= Slack Time                   16.399
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     +--------------------------------------------------------------------+ 
     |   Pin   |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |         |       |         |           |       |  Time   |   Time   | 
     |---------+-------+---------+-----------+-------+---------+----------| 
     | StepNum |   v   | StepNum |           |       |   3.000 |   19.399 | 
     | g1193/S |   v   | StepNum | MUX2X3_HV | 0.001 |   3.001 |   19.400 | 
     | g1193/Q |   ^   | IN      | MUX2X3_HV | 1.495 |   4.496 |   20.895 | 
     | IN      |   ^   | IN      | DacCtrl   | 0.005 |   4.500 |   20.900 | 
     +--------------------------------------------------------------------+ 
Path 20: MET Recovery Check with Pin count_reg[4]/CP 
Endpoint:   count_reg[4]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn          (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- Recovery                     -0.125
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                25.025
- Arrival Time                  3.001
= Slack Time                   22.024
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                 |       |        |           |       |  Time   |   Time   | 
     |-----------------+-------+--------+-----------+-------+---------+----------| 
     | Resetn          |   ^   | Resetn |           |       |   3.000 |   25.024 | 
     | count_reg[4]/RN |   ^   | Resetn | DFCSX2_HV | 0.001 |   3.001 |   25.025 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |  -22.024 | 
     | count_reg[4]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |  -22.024 | 
     +--------------------------------------------------------------------------+ 
Path 21: MET Recovery Check with Pin count_reg[2]/CP 
Endpoint:   count_reg[2]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn          (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- Recovery                     -0.125
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                25.025
- Arrival Time                  3.001
= Slack Time                   22.025
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                 |       |        |           |       |  Time   |   Time   | 
     |-----------------+-------+--------+-----------+-------+---------+----------| 
     | Resetn          |   ^   | Resetn |           |       |   3.000 |   25.025 | 
     | count_reg[2]/RN |   ^   | Resetn | DFCSX2_HV | 0.001 |   3.001 |   25.025 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |  -22.025 | 
     | count_reg[2]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |  -22.024 | 
     +--------------------------------------------------------------------------+ 
Path 22: MET Recovery Check with Pin count_reg[3]/CP 
Endpoint:   count_reg[3]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn          (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- Recovery                     -0.145
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                25.045
- Arrival Time                  3.001
= Slack Time                   22.045
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |                 |       |        |          |       |  Time   |   Time   | 
     |-----------------+-------+--------+----------+-------+---------+----------| 
     | Resetn          |   ^   | Resetn |          |       |   3.000 |   25.045 | 
     | count_reg[3]/RN |   ^   | Resetn | DFCX1_HV | 0.001 |   3.001 |   25.045 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |  -22.045 | 
     | count_reg[3]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 |  -22.044 | 
     +-------------------------------------------------------------------------+ 
Path 23: MET Recovery Check with Pin count_reg[0]/CP 
Endpoint:   count_reg[0]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn          (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- Recovery                     -0.145
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                25.045
- Arrival Time                  3.001
= Slack Time                   22.045
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |                 |       |        |          |       |  Time   |   Time   | 
     |-----------------+-------+--------+----------+-------+---------+----------| 
     | Resetn          |   ^   | Resetn |          |       |   3.000 |   25.045 | 
     | count_reg[0]/RN |   ^   | Resetn | DFCX1_HV | 0.001 |   3.001 |   25.045 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |  -22.045 | 
     | count_reg[0]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 |  -22.044 | 
     +-------------------------------------------------------------------------+ 
Path 24: MET Recovery Check with Pin count_reg[1]/CP 
Endpoint:   count_reg[1]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn          (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- Recovery                     -0.145
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                25.045
- Arrival Time                  3.001
= Slack Time                   22.045
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |                 |       |        |          |       |  Time   |   Time   | 
     |-----------------+-------+--------+----------+-------+---------+----------| 
     | Resetn          |   ^   | Resetn |          |       |   3.000 |   25.045 | 
     | count_reg[1]/RN |   ^   | Resetn | DFCX1_HV | 0.001 |   3.001 |   25.045 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |  -22.045 | 
     | count_reg[1]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 |  -22.044 | 
     +-------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin count_reg[4]/CP 
Endpoint:   count_reg[4]/SE (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[2]/Q  (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.329
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.571
- Arrival Time                  2.325
= Slack Time                   22.246
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   22.246 | 
     | count_reg[2]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   22.247 | 
     | count_reg[2]/Q  |   ^   | count[2] | DFCSX2_HV | 0.580 |   0.580 |   22.826 | 
     | g1205/A         |   ^   | count[2] | INVXL_HV  | 0.000 |   0.580 |   22.826 | 
     | g1205/Q         |   v   | n_6      | INVXL_HV  | 0.404 |   0.984 |   23.230 | 
     | g1189/B         |   v   | n_6      | NOR2XL_HV | 0.000 |   0.984 |   23.231 | 
     | g1189/Q         |   ^   | n_21     | NOR2XL_HV | 1.022 |   2.006 |   24.253 | 
     | g1162/A         |   ^   | n_21     | HAX3_HV   | 0.000 |   2.006 |   24.253 | 
     | g1162/CO        |   ^   | n_34     | HAX3_HV   | 0.318 |   2.325 |   24.571 | 
     | count_reg[4]/SE |   ^   | n_34     | DFCSX2_HV | 0.000 |   2.325 |   24.571 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |  -22.246 | 
     | count_reg[4]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |  -22.246 | 
     +--------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin count_reg[3]/CP 
Endpoint:   count_reg[3]/D (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[2]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.173
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.727
- Arrival Time                  2.406
= Slack Time                   22.321
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   22.321 | 
     | count_reg[2]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   22.321 | 
     | count_reg[2]/Q  |   ^   | count[2] | DFCSX2_HV | 0.580 |   0.580 |   22.901 | 
     | g1205/A         |   ^   | count[2] | INVXL_HV  | 0.000 |   0.580 |   22.901 | 
     | g1205/Q         |   v   | n_6      | INVXL_HV  | 0.404 |   0.984 |   23.305 | 
     | g1189/B         |   v   | n_6      | NOR2XL_HV | 0.000 |   0.984 |   23.305 | 
     | g1189/Q         |   ^   | n_21     | NOR2XL_HV | 1.022 |   2.006 |   24.327 | 
     | g1162/A         |   ^   | n_21     | HAX3_HV   | 0.000 |   2.006 |   24.327 | 
     | g1162/SUM       |   v   | n_22     | HAX3_HV   | 0.400 |   2.406 |   24.727 | 
     | count_reg[3]/D  |   v   | n_22     | DFCX1_HV  | 0.000 |   2.406 |   24.727 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |  -22.321 | 
     | count_reg[3]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 |  -22.321 | 
     +-------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin count_reg[2]/CP 
Endpoint:   count_reg[2]/SE (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[0]/Q  (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.400
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.500
- Arrival Time                  1.443
= Slack Time                   23.058
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |    Cell    | Delay | Arrival | Required | 
     |                 |       |          |            |       |  Time   |   Time   | 
     |-----------------+-------+----------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |            |       |   0.000 |   23.058 | 
     | count_reg[0]/CP |   ^   | Clk      | DFCX1_HV   | 0.000 |   0.000 |   23.058 | 
     | count_reg[0]/Q  |   ^   | count[0] | DFCX1_HV   | 0.712 |   0.712 |   23.769 | 
     | g1202/B         |   ^   | count[0] | NAND2XL_HV | 0.001 |   0.712 |   23.770 | 
     | g1202/Q         |   v   | n_1      | NAND2XL_HV | 0.139 |   0.851 |   23.909 | 
     | g1201/A         |   v   | n_1      | INVXL_HV   | 0.000 |   0.851 |   23.909 | 
     | g1201/Q         |   ^   | n_38     | INVXL_HV   | 0.591 |   1.442 |   24.500 | 
     | count_reg[2]/SE |   ^   | n_38     | DFCSX2_HV  | 0.000 |   1.443 |   24.500 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |  -23.058 | 
     | count_reg[2]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |  -23.057 | 
     +--------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin count_reg[2]/CP 
Endpoint:   count_reg[2]/SI (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[2]/Q  (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.405
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.495
- Arrival Time                  1.289
= Slack Time                   23.206
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   23.206 | 
     | count_reg[2]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   23.207 | 
     | count_reg[2]/Q  |   v   | count[2] | DFCSX2_HV | 0.477 |   0.477 |   23.684 | 
     | g1205/A         |   v   | count[2] | INVXL_HV  | 0.000 |   0.478 |   23.684 | 
     | g1205/Q         |   ^   | n_6      | INVXL_HV  | 0.811 |   1.289 |   24.495 | 
     | count_reg[2]/SI |   ^   | n_6      | DFCSX2_HV | 0.000 |   1.289 |   24.495 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |  -23.206 | 
     | count_reg[2]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |  -23.206 | 
     +--------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin count_reg[1]/CP 
Endpoint:   count_reg[1]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[0]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.223
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.677
- Arrival Time                  1.457
= Slack Time                   23.219
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   23.219 | 
     | count_reg[0]/CP |   ^   | Clk      | DFCX1_HV  | 0.000 |   0.000 |   23.220 | 
     | count_reg[0]/Q  |   v   | count[0] | DFCX1_HV  | 0.552 |   0.552 |   23.771 | 
     | g1204/B         |   v   | count[0] | NOR2XL_HV | 0.000 |   0.552 |   23.772 | 
     | g1204/Q         |   ^   | n_9      | NOR2XL_HV | 0.703 |   1.256 |   24.475 | 
     | g1191/B1        |   ^   | n_9      | AO21X3_HV | 0.000 |   1.256 |   24.475 | 
     | g1191/Q         |   ^   | n_10     | AO21X3_HV | 0.201 |   1.457 |   24.677 | 
     | count_reg[1]/D  |   ^   | n_10     | DFCX1_HV  | 0.000 |   1.457 |   24.677 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |  -23.219 | 
     | count_reg[1]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 |  -23.219 | 
     +-------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin count_reg[4]/CP 
Endpoint:   count_reg[4]/SI (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[4]/Q  (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.514
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.386
- Arrival Time                  1.041
= Slack Time                   23.345
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   23.345 | 
     | count_reg[4]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   23.346 | 
     | count_reg[4]/Q  |   ^   | count[4] | DFCSX2_HV | 0.763 |   0.763 |   24.109 | 
     | g1208/A         |   ^   | count[4] | INVX3_HV  | 0.001 |   0.764 |   24.110 | 
     | g1208/Q         |   v   | n_54     | INVX3_HV  | 0.275 |   1.039 |   24.384 | 
     | count_reg[4]/SI |   v   | n_54     | DFCSX2_HV | 0.002 |   1.041 |   24.386 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |  -23.345 | 
     | count_reg[4]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |  -23.345 | 
     +--------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin count_reg[4]/CP 
Endpoint:   count_reg[4]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[4]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.484
- Arrival Time                  0.764
= Slack Time                   23.719
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   23.719 | 
     | count_reg[4]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   23.720 | 
     | count_reg[4]/Q  |   ^   | count[4] | DFCSX2_HV | 0.763 |   0.763 |   24.483 | 
     | count_reg[4]/D  |   ^   | count[4] | DFCSX2_HV | 0.001 |   0.764 |   24.484 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |  -23.719 | 
     | count_reg[4]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |  -23.719 | 
     +--------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin count_reg[2]/CP 
Endpoint:   count_reg[2]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[2]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.520
- Arrival Time                  0.580
= Slack Time                   23.940
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   23.940 | 
     | count_reg[2]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   23.940 | 
     | count_reg[2]/Q  |   ^   | count[2] | DFCSX2_HV | 0.580 |   0.580 |   24.520 | 
     | count_reg[2]/D  |   ^   | count[2] | DFCSX2_HV | 0.000 |   0.580 |   24.520 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |  -23.940 | 
     | count_reg[2]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |  -23.940 | 
     +--------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin count_reg[0]/CP 
Endpoint:   count_reg[0]/D  (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[0]/QN (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.265
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.635
- Arrival Time                  0.603
= Slack Time                   24.031
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |   24.031 | 
     | count_reg[0]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 |   24.032 | 
     | count_reg[0]/QN |   ^   | n_17  | DFCX1_HV | 0.603 |   0.603 |   24.635 | 
     | count_reg[0]/D  |   ^   | n_17  | DFCX1_HV | 0.000 |   0.603 |   24.635 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |  -24.031 | 
     | count_reg[0]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 |  -24.031 | 
     +-------------------------------------------------------------------------+ 

