
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 8.21

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: read_next (input port clocked by core_clock)
Endpoint: state[0]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     2    0.03    0.00    0.00    0.20 v read_next (in)
                                         read_next (net)
                  0.00    0.00    0.20 v _880_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.11    0.07    0.27 ^ _880_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _407_ (net)
                  0.11    0.00    0.27 ^ _882_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.00    0.05    0.05    0.32 v _882_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _139_ (net)
                  0.05    0.00    0.32 v state[0]$_SDFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.32   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ state[0]$_SDFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.32   data arrival time
-----------------------------------------------------------------------------
                                  0.25   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: state[1]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: entropy_pool2[16]$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ state[1]$_SDFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     6    0.07    0.18    0.46    0.46 v state[1]$_SDFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         state[1] (net)
                  0.18    0.00    0.46 v _486_/I (gf180mcu_fd_sc_mcu9t5v0__inv_3)
     9    0.09    0.25    0.20    0.66 ^ _486_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
                                         _150_ (net)
                  0.25    0.00    0.66 ^ _488_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.03    0.14    0.24    0.90 ^ _488_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _152_ (net)
                  0.14    0.00    0.90 ^ _489_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.22    0.22    0.21    1.11 ^ _489_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _153_ (net)
                  0.22    0.00    1.11 ^ _490_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.14    0.15    0.18    1.29 ^ _490_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _154_ (net)
                  0.15    0.00    1.29 ^ _506_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.23    1.52 v _506_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _163_ (net)
                  0.08    0.00    1.52 v _507_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.00    0.06    0.17    1.69 v _507_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _009_ (net)
                  0.06    0.00    1.69 v entropy_pool2[16]$_SDFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  1.69   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ entropy_pool2[16]$_SDFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.09    9.91   library setup time
                                  9.91   data required time
-----------------------------------------------------------------------------
                                  9.91   data required time
                                 -1.69   data arrival time
-----------------------------------------------------------------------------
                                  8.21   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: state[1]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: entropy_pool2[16]$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ state[1]$_SDFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     6    0.07    0.18    0.46    0.46 v state[1]$_SDFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         state[1] (net)
                  0.18    0.00    0.46 v _486_/I (gf180mcu_fd_sc_mcu9t5v0__inv_3)
     9    0.09    0.25    0.20    0.66 ^ _486_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
                                         _150_ (net)
                  0.25    0.00    0.66 ^ _488_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.03    0.14    0.24    0.90 ^ _488_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _152_ (net)
                  0.14    0.00    0.90 ^ _489_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.22    0.22    0.21    1.11 ^ _489_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _153_ (net)
                  0.22    0.00    1.11 ^ _490_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.14    0.15    0.18    1.29 ^ _490_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _154_ (net)
                  0.15    0.00    1.29 ^ _506_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.23    1.52 v _506_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _163_ (net)
                  0.08    0.00    1.52 v _507_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.00    0.06    0.17    1.69 v _507_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _009_ (net)
                  0.06    0.00    1.69 v entropy_pool2[16]$_SDFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  1.69   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ entropy_pool2[16]$_SDFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.09    9.91   library setup time
                                  9.91   data required time
-----------------------------------------------------------------------------
                                  9.91   data required time
                                 -1.69   data arrival time
-----------------------------------------------------------------------------
                                  8.21   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.20e-02   2.37e-04   8.30e-08   1.22e-02  76.9%
Combinational          2.91e-03   7.68e-04   1.09e-07   3.67e-03  23.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.49e-02   1.00e-03   1.92e-07   1.59e-02 100.0%
                          93.7%       6.3%       0.0%
