Execute     source -notrace -encoding utf-8 /tools/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 /tools/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls opened at Mon Dec 22 13:39:25 GMT 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=../src/IDCT2.cpp' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(19) 
INFO: [HLS 200-1465] Applying ini 'syn.file=../src/IDCT2.cpp' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(19)
Execute     add_files /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/src/IDCT2.cpp 
INFO: [HLS 200-10] Adding design file '/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/src/IDCT2.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=../src/transform_coeffs.h' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(20) 
INFO: [HLS 200-1465] Applying ini 'syn.file=../src/transform_coeffs.h' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(20)
Execute     add_files /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/src/transform_coeffs.h 
INFO: [HLS 200-10] Adding design file '/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/src/transform_coeffs.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=IDCT2' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(21) 
INFO: [HLS 200-1465] Applying ini 'syn.top=IDCT2' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(21)
Execute     set_top IDCT2 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vitis' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(16)
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1465@%s 'part=xcvc1902-vsva2197-2MP-e-s' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xcvc1902-vsva2197-2MP-e-s' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(1)
Execute     set_part xcvc1902-vsva2197-2MP-e-s 
Execute       create_platform xcvc1902-vsva2197-2MP-e-s -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis/2024.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvc1902-vsva2197-2MP-e-S'
Command       create_platform done; 0.89 sec.
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 0.95 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'freqhz=300MHz' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'freqhz=300MHz' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(14)
Execute     create_clock -period 300mhz 
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=xo' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(17)
Execute     config_export -format=xo 
Command   apply_ini done; 0.96 sec.
Execute   apply_ini /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/config.cmdline 
Execute   ::AP::init_summary_file csynth 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.09 seconds; current allocated memory: 909.301 MB.
Execute       set_directive_top IDCT2 -name=IDCT2 
Execute       source /tools/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file 'src/IDCT2.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/IDCT2.cpp as C++
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang src/IDCT2.cpp -foptimization-record-file=/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3.333 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=versal_medium -device-resource-info=BRAM_1934.000000_DSP_1968.000000_FF_1799680.000000_LUT_899840.000000_SLICE_112480.000000_URAM_463.000000 -device-name-info=xcvc1902-vsva2197-2MP-e-S > /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.cpp.clang.out.log 2> /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=versal_medium -device-resource-info=BRAM_1934.000000_DSP_1968.000000_FF_1799680.000000_LUT_899840.000000_SLICE_112480.000000_URAM_463.000000 -device-name-info=xcvc1902-vsva2197-2MP-e-S > /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/clang.out.log 2> /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/.systemc_flag -fix-errors /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.5 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/all.directive.json -fix-errors /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.66 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /tools/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.91 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3.333 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.bc -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=versal_medium -device-resource-info=BRAM_1934.000000_DSP_1968.000000_FF_1799680.000000_LUT_899840.000000_SLICE_112480.000000_URAM_463.000000 -device-name-info=xcvc1902-vsva2197-2MP-e-S > /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.pp.0.cpp.clang.out.log 2> /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.51 seconds. CPU system time: 0.29 seconds. Elapsed time: 3.79 seconds; current allocated memory: 912.340 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.g.ld.0.bc -args  "/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.g.bc -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.g.ld.0.bc > /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.g.ld.1.lower.bc -args /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.g.ld.1.lower.bc > /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.g.ld.2.m1.bc -args /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.g.ld.2.m1.bc > /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 1.07 sec.
Execute       run_link_or_opt -opt -out /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=IDCT2 -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=IDCT2 -reflow-float-conversion -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.g.ld.3.fpc.bc > /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.41 sec.
Execute       run_link_or_opt -out /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.g.ld.4.m2.bc -args /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.g.ld.4.m2.bc > /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=IDCT2 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=IDCT2 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.g.ld.5.gdce.bc > /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=IDCT2 -mllvm -hls-db-dir -mllvm /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/../../kernel.xml -mllvm -top-io-mapping-info=/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=64 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=3.333 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=0.9 -x ir /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=versal_medium -device-resource-info=BRAM_1934.000000_DSP_1968.000000_FF_1799680.000000_LUT_899840.000000_SLICE_112480.000000_URAM_463.000000 -device-name-info=xcvc1902-vsva2197-2MP-e-S 2> /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 67,762 Compile/Link /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 67,762 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 9,337 Unroll/Inline (step 1) /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 9,337 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 7,173 Unroll/Inline (step 2) /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,173 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 7,086 Unroll/Inline (step 3) /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,086 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 7,086 Unroll/Inline (step 4) /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,086 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 7,253 Array/Struct (step 1) /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,253 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 7,172 Array/Struct (step 2) /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,172 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 7,172 Array/Struct (step 3) /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,172 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 7,172 Array/Struct (step 4) /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,172 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 7,177 Array/Struct (step 5) /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,177 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,079 Performance (step 1) /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,079 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,079 Performance (step 2) /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,079 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,079 Performance (step 3) /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,079 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,079 Performance (step 4) /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,079 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,096 HW Transforms (step 1) /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,096 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 5,742 HW Transforms (step 2) /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,742 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'CLIP3(ap_int<32>, ap_int<32>, ap_int<32>)' into 'IDCT2' (src/IDCT2.cpp:458:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_449_14' is marked as complete unroll implied by the pipeline pragma (src/IDCT2.cpp:449:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_456_15' is marked as complete unroll implied by the pipeline pragma (src/IDCT2.cpp:456:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_430_12' is marked as complete unroll implied by the pipeline pragma (src/IDCT2.cpp:430:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_437_13' is marked as complete unroll implied by the pipeline pragma (src/IDCT2.cpp:437:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_411_10' is marked as complete unroll implied by the pipeline pragma (src/IDCT2.cpp:411:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_418_11' is marked as complete unroll implied by the pipeline pragma (src/IDCT2.cpp:418:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_392_8' is marked as complete unroll implied by the pipeline pragma (src/IDCT2.cpp:392:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_399_9' is marked as complete unroll implied by the pipeline pragma (src/IDCT2.cpp:399:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_373_6' is marked as complete unroll implied by the pipeline pragma (src/IDCT2.cpp:373:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_380_7' is marked as complete unroll implied by the pipeline pragma (src/IDCT2.cpp:380:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_344_2' is marked as complete unroll implied by the pipeline pragma (src/IDCT2.cpp:344:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_349_3' is marked as complete unroll implied by the pipeline pragma (src/IDCT2.cpp:349:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_356_4' is marked as complete unroll implied by the pipeline pragma (src/IDCT2.cpp:356:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_361_5' is marked as complete unroll implied by the pipeline pragma (src/IDCT2.cpp:361:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_241_1' is marked as complete unroll implied by the pipeline pragma (src/IDCT2.cpp:241:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_154_1' is marked as complete unroll implied by the pipeline pragma (src/IDCT2.cpp:154:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_101_1' is marked as complete unroll implied by the pipeline pragma (src/IDCT2.cpp:101:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_449_14' (src/IDCT2.cpp:449:21) in function 'IDCT2' completely with a factor of 2 (src/IDCT2.cpp:315:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_456_15' (src/IDCT2.cpp:456:32) in function 'IDCT2' completely with a factor of 2 (src/IDCT2.cpp:315:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_430_12' (src/IDCT2.cpp:430:21) in function 'IDCT2' completely with a factor of 4 (src/IDCT2.cpp:315:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_437_13' (src/IDCT2.cpp:437:32) in function 'IDCT2' completely with a factor of 4 (src/IDCT2.cpp:315:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_411_10' (src/IDCT2.cpp:411:21) in function 'IDCT2' completely with a factor of 8 (src/IDCT2.cpp:315:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_418_11' (src/IDCT2.cpp:418:32) in function 'IDCT2' completely with a factor of 8 (src/IDCT2.cpp:315:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_392_8' (src/IDCT2.cpp:392:20) in function 'IDCT2' completely with a factor of 16 (src/IDCT2.cpp:315:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_399_9' (src/IDCT2.cpp:399:31) in function 'IDCT2' completely with a factor of 16 (src/IDCT2.cpp:315:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_373_6' (src/IDCT2.cpp:373:20) in function 'IDCT2' completely with a factor of 32 (src/IDCT2.cpp:315:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_380_7' (src/IDCT2.cpp:380:31) in function 'IDCT2' completely with a factor of 32 (src/IDCT2.cpp:315:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_344_2' (src/IDCT2.cpp:344:20) in function 'IDCT2' completely with a factor of 32 (src/IDCT2.cpp:315:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_349_3' (src/IDCT2.cpp:349:31) in function 'IDCT2' completely with a factor of 32 (src/IDCT2.cpp:315:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_356_4' (src/IDCT2.cpp:356:31) in function 'IDCT2' completely with a factor of 32 (src/IDCT2.cpp:315:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_361_5' (src/IDCT2.cpp:361:31) in function 'IDCT2' completely with a factor of 32 (src/IDCT2.cpp:315:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_241_1' (src/IDCT2.cpp:241:23) in function 'IDCT2B64' completely with a factor of 32 (src/IDCT2.cpp:194:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_154_1' (src/IDCT2.cpp:154:23) in function 'IDCT2B32' completely with a factor of 16 (src/IDCT2.cpp:124:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_101_1' (src/IDCT2.cpp:101:23) in function 'IDCT2B16' completely with a factor of 8 (src/IDCT2.cpp:80:0)
INFO: [HLS 214-248] Applying array_partition to 'evens': Complete partitioning on dimension 1. (src/IDCT2.cpp:29:13)
INFO: [HLS 214-248] Applying array_partition to 'inputs': Complete partitioning on dimension 1. (src/IDCT2.cpp:34:13)
INFO: [HLS 214-248] Applying array_partition to 'evens': Complete partitioning on dimension 1. (src/IDCT2.cpp:52:13)
INFO: [HLS 214-248] Applying array_partition to 'inputs': Complete partitioning on dimension 1. (src/IDCT2.cpp:57:13)
INFO: [HLS 214-248] Applying array_partition to 'evens': Complete partitioning on dimension 1. (src/IDCT2.cpp:83:13)
INFO: [HLS 214-248] Applying array_partition to 'inputs': Complete partitioning on dimension 1. (src/IDCT2.cpp:88:13)
INFO: [HLS 214-248] Applying array_partition to 'evens': Complete partitioning on dimension 1. (src/IDCT2.cpp:127:13)
INFO: [HLS 214-248] Applying array_partition to 'inputs': Complete partitioning on dimension 1. (src/IDCT2.cpp:132:13)
INFO: [HLS 214-248] Applying array_partition to 'evens': Complete partitioning on dimension 1. (src/IDCT2.cpp:197:13)
INFO: [HLS 214-248] Applying array_partition to 'odds': Complete partitioning on dimension 1. (src/IDCT2.cpp:198:16)
INFO: [HLS 214-248] Applying array_partition to 'inputs': Complete partitioning on dimension 1. (src/IDCT2.cpp:202:13)
INFO: [HLS 214-248] Applying array_partition to 'in_data': Complete partitioning on dimension 1. (src/IDCT2.cpp:339:24)
INFO: [HLS 214-248] Applying array_partition to 'out_data': Complete partitioning on dimension 1. (src/IDCT2.cpp:340:24)
INFO: [HLS 214-248] Applying array_partition to 'in_data76': Complete partitioning on dimension 1. (src/IDCT2.cpp:368:24)
INFO: [HLS 214-248] Applying array_partition to 'out_data77': Complete partitioning on dimension 1. (src/IDCT2.cpp:369:24)
INFO: [HLS 214-248] Applying array_partition to 'in_data121': Complete partitioning on dimension 1. (src/IDCT2.cpp:387:24)
INFO: [HLS 214-248] Applying array_partition to 'out_data122': Complete partitioning on dimension 1. (src/IDCT2.cpp:388:24)
INFO: [HLS 214-248] Applying array_partition to 'in_data166': Complete partitioning on dimension 1. (src/IDCT2.cpp:406:24)
INFO: [HLS 214-248] Applying array_partition to 'out_data167': Complete partitioning on dimension 1. (src/IDCT2.cpp:407:24)
INFO: [HLS 214-248] Applying array_partition to 'in_data211': Complete partitioning on dimension 1. (src/IDCT2.cpp:425:24)
INFO: [HLS 214-248] Applying array_partition to 'out_data212': Complete partitioning on dimension 1. (src/IDCT2.cpp:426:24)
INFO: [HLS 214-248] Applying array_partition to 'in_data254': Complete partitioning on dimension 1. (src/IDCT2.cpp:444:24)
INFO: [HLS 214-248] Applying array_partition to 'out_data255': Complete partitioning on dimension 1. (src/IDCT2.cpp:445:24)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 1024 in loop 'VITIS_LOOP_329_1'(src/IDCT2.cpp:329:23) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/IDCT2.cpp:329:23)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 1024 in loop 'VITIS_LOOP_329_1'(src/IDCT2.cpp:329:23) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/IDCT2.cpp:329:23)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 1024 in loop 'VITIS_LOOP_329_1'(src/IDCT2.cpp:329:23) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/IDCT2.cpp:329:23)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 1024 in loop 'VITIS_LOOP_329_1'(src/IDCT2.cpp:329:23) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/IDCT2.cpp:329:23)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/../../kernel.xml -> /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.31 seconds. CPU system time: 0.22 seconds. Elapsed time: 7.16 seconds; current allocated memory: 915.285 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 915.285 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top IDCT2 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.g.0.bc -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 921.492 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.g.1.bc -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.g.2.prechk.bc -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 923.320 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.g.1.bc to /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.o.1.bc -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.16 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.o.1.tmp.bc -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'IDCT2B8' (src/IDCT2.cpp:64:1)...12 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'IDCT2B64' (src/IDCT2.cpp:239:172)...1940 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'IDCT2B32' (src/IDCT2.cpp:152:172)...446 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'IDCT2B16' (src/IDCT2.cpp:99:1)...104 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 951.453 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.o.2.bc -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
Command         transform done; 0.32 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.o.3.bc -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.002 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.78 sec.
Command     elaborate done; 11.73 sec.
Execute     ap_eval exec zip -j /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'IDCT2' ...
Execute       ap_set_top_model IDCT2 
Execute       get_model_list IDCT2 -filter all-wo-channel -topdown 
Execute       preproc_iomode -model IDCT2 
Execute       preproc_iomode -model IDCT2_Pipeline_VITIS_LOOP_329_1 
Execute       preproc_iomode -model IDCT2B64 
Execute       preproc_iomode -model IDCT2B32 
Execute       preproc_iomode -model IDCT2B16 
Execute       preproc_iomode -model IDCT2B8 
Execute       preproc_iomode -model IDCT2B4 
Execute       preproc_iomode -model IDCT2B2 
Execute       get_model_list IDCT2 -filter all-wo-channel 
INFO-FLOW: Model list for configure: IDCT2B2 IDCT2B4 IDCT2B8 IDCT2B16 IDCT2B32 IDCT2B64 IDCT2_Pipeline_VITIS_LOOP_329_1 IDCT2
INFO-FLOW: Configuring Module : IDCT2B2 ...
Execute       set_default_model IDCT2B2 
Execute       apply_spec_resource_limit IDCT2B2 
INFO-FLOW: Configuring Module : IDCT2B4 ...
Execute       set_default_model IDCT2B4 
Execute       apply_spec_resource_limit IDCT2B4 
INFO-FLOW: Configuring Module : IDCT2B8 ...
Execute       set_default_model IDCT2B8 
Execute       apply_spec_resource_limit IDCT2B8 
INFO-FLOW: Configuring Module : IDCT2B16 ...
Execute       set_default_model IDCT2B16 
Execute       apply_spec_resource_limit IDCT2B16 
INFO-FLOW: Configuring Module : IDCT2B32 ...
Execute       set_default_model IDCT2B32 
Execute       apply_spec_resource_limit IDCT2B32 
INFO-FLOW: Configuring Module : IDCT2B64 ...
Execute       set_default_model IDCT2B64 
Execute       apply_spec_resource_limit IDCT2B64 
INFO-FLOW: Configuring Module : IDCT2_Pipeline_VITIS_LOOP_329_1 ...
Execute       set_default_model IDCT2_Pipeline_VITIS_LOOP_329_1 
Execute       apply_spec_resource_limit IDCT2_Pipeline_VITIS_LOOP_329_1 
INFO-FLOW: Configuring Module : IDCT2 ...
Execute       set_default_model IDCT2 
Execute       apply_spec_resource_limit IDCT2 
INFO-FLOW: Model list for preprocess: IDCT2B2 IDCT2B4 IDCT2B8 IDCT2B16 IDCT2B32 IDCT2B64 IDCT2_Pipeline_VITIS_LOOP_329_1 IDCT2
INFO-FLOW: Preprocessing Module: IDCT2B2 ...
Execute       set_default_model IDCT2B2 
Execute       cdfg_preprocess -model IDCT2B2 
Execute       rtl_gen_preprocess IDCT2B2 
INFO-FLOW: Preprocessing Module: IDCT2B4 ...
Execute       set_default_model IDCT2B4 
Execute       cdfg_preprocess -model IDCT2B4 
Execute       rtl_gen_preprocess IDCT2B4 
INFO-FLOW: Preprocessing Module: IDCT2B8 ...
Execute       set_default_model IDCT2B8 
Execute       cdfg_preprocess -model IDCT2B8 
Execute       rtl_gen_preprocess IDCT2B8 
INFO-FLOW: Preprocessing Module: IDCT2B16 ...
Execute       set_default_model IDCT2B16 
Execute       cdfg_preprocess -model IDCT2B16 
Execute       rtl_gen_preprocess IDCT2B16 
INFO-FLOW: Preprocessing Module: IDCT2B32 ...
Execute       set_default_model IDCT2B32 
Execute       cdfg_preprocess -model IDCT2B32 
Execute       rtl_gen_preprocess IDCT2B32 
INFO-FLOW: Preprocessing Module: IDCT2B64 ...
Execute       set_default_model IDCT2B64 
Execute       cdfg_preprocess -model IDCT2B64 
Execute       rtl_gen_preprocess IDCT2B64 
INFO-FLOW: Preprocessing Module: IDCT2_Pipeline_VITIS_LOOP_329_1 ...
Execute       set_default_model IDCT2_Pipeline_VITIS_LOOP_329_1 
Execute       cdfg_preprocess -model IDCT2_Pipeline_VITIS_LOOP_329_1 
Execute       rtl_gen_preprocess IDCT2_Pipeline_VITIS_LOOP_329_1 
INFO-FLOW: Preprocessing Module: IDCT2 ...
Execute       set_default_model IDCT2 
Execute       cdfg_preprocess -model IDCT2 
Execute       rtl_gen_preprocess IDCT2 
INFO-FLOW: Model list for synthesis: IDCT2B2 IDCT2B4 IDCT2B8 IDCT2B16 IDCT2B32 IDCT2B64 IDCT2_Pipeline_VITIS_LOOP_329_1 IDCT2
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDCT2B2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model IDCT2B2 
Execute       schedule -model IDCT2B2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'IDCT2B2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'IDCT2B2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.003 GB.
Execute       syn_report -verbosereport -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B2.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B2.sched.adb -f 
INFO-FLOW: Finish scheduling IDCT2B2.
Execute       set_default_model IDCT2B2 
Execute       bind -model IDCT2B2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.003 GB.
Execute       syn_report -verbosereport -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B2.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B2.bind.adb -f 
INFO-FLOW: Finish binding IDCT2B2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDCT2B4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model IDCT2B4 
Execute       schedule -model IDCT2B4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'IDCT2B4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'IDCT2B4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.004 GB.
Execute       syn_report -verbosereport -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B4.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B4.sched.adb -f 
INFO-FLOW: Finish scheduling IDCT2B4.
Execute       set_default_model IDCT2B4 
Execute       bind -model IDCT2B4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.004 GB.
Execute       syn_report -verbosereport -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B4.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B4.bind.adb -f 
INFO-FLOW: Finish binding IDCT2B4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDCT2B8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model IDCT2B8 
Execute       schedule -model IDCT2B8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'IDCT2B8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'IDCT2B8'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.005 GB.
Execute       syn_report -verbosereport -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B8.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B8.sched.adb -f 
INFO-FLOW: Finish scheduling IDCT2B8.
Execute       set_default_model IDCT2B8 
Execute       bind -model IDCT2B8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.005 GB.
Execute       syn_report -verbosereport -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B8.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B8.bind.adb -f 
INFO-FLOW: Finish binding IDCT2B8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDCT2B16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model IDCT2B16 
Execute       schedule -model IDCT2B16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'IDCT2B16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, function 'IDCT2B16'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.007 GB.
Execute       syn_report -verbosereport -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B16.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B16.sched.adb -f 
INFO-FLOW: Finish scheduling IDCT2B16.
Execute       set_default_model IDCT2B16 
Execute       bind -model IDCT2B16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.007 GB.
Execute       syn_report -verbosereport -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B16.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B16.bind.adb -f 
INFO-FLOW: Finish binding IDCT2B16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDCT2B32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model IDCT2B32 
Execute       schedule -model IDCT2B32 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'IDCT2B32'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, function 'IDCT2B32'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.5 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.020 GB.
Execute       syn_report -verbosereport -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B32.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B32.sched.adb -f 
INFO-FLOW: Finish scheduling IDCT2B32.
Execute       set_default_model IDCT2B32 
Execute       bind -model IDCT2B32 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.020 GB.
Execute       syn_report -verbosereport -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B32.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B32.bind.adb -f 
INFO-FLOW: Finish binding IDCT2B32.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDCT2B64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model IDCT2B64 
Execute       schedule -model IDCT2B64 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'IDCT2B64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, function 'IDCT2B64'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.92 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.98 seconds; current allocated memory: 1.061 GB.
Execute       syn_report -verbosereport -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B64.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B64.sched.adb -f 
INFO-FLOW: Finish scheduling IDCT2B64.
Execute       set_default_model IDCT2B64 
Execute       bind -model IDCT2B64 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.74 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.83 seconds. CPU system time: 0 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.061 GB.
Execute       syn_report -verbosereport -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B64.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B64.bind.adb -f 
INFO-FLOW: Finish binding IDCT2B64.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDCT2_Pipeline_VITIS_LOOP_329_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model IDCT2_Pipeline_VITIS_LOOP_329_1 
Execute       schedule -model IDCT2_Pipeline_VITIS_LOOP_329_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_329_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_329_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.3 seconds. CPU system time: 0 seconds. Elapsed time: 1.31 seconds; current allocated memory: 1.061 GB.
Execute       syn_report -verbosereport -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2_Pipeline_VITIS_LOOP_329_1.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2_Pipeline_VITIS_LOOP_329_1.sched.adb -f 
INFO-FLOW: Finish scheduling IDCT2_Pipeline_VITIS_LOOP_329_1.
Execute       set_default_model IDCT2_Pipeline_VITIS_LOOP_329_1 
Execute       bind -model IDCT2_Pipeline_VITIS_LOOP_329_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.061 GB.
Execute       syn_report -verbosereport -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2_Pipeline_VITIS_LOOP_329_1.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2_Pipeline_VITIS_LOOP_329_1.bind.adb -f 
INFO-FLOW: Finish binding IDCT2_Pipeline_VITIS_LOOP_329_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDCT2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model IDCT2 
Execute       schedule -model IDCT2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.73 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.061 GB.
Execute       syn_report -verbosereport -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command       syn_report done; 4.32 sec.
Execute       db_write -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.sched.adb -f 
INFO-FLOW: Finish scheduling IDCT2.
Execute       set_default_model IDCT2 
Execute       bind -model IDCT2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.36 seconds. CPU system time: 0 seconds. Elapsed time: 4.36 seconds; current allocated memory: 1.061 GB.
Execute       syn_report -verbosereport -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command       syn_report done; 4.38 sec.
Execute       db_write -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.bind.adb -f 
INFO-FLOW: Finish binding IDCT2.
Execute       get_model_list IDCT2 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess IDCT2B2 
Execute       rtl_gen_preprocess IDCT2B4 
Execute       rtl_gen_preprocess IDCT2B8 
Execute       rtl_gen_preprocess IDCT2B16 
Execute       rtl_gen_preprocess IDCT2B32 
Execute       rtl_gen_preprocess IDCT2B64 
Execute       rtl_gen_preprocess IDCT2_Pipeline_VITIS_LOOP_329_1 
Execute       rtl_gen_preprocess IDCT2 
INFO-FLOW: Model list for RTL generation: IDCT2B2 IDCT2B4 IDCT2B8 IDCT2B16 IDCT2B32 IDCT2B64 IDCT2_Pipeline_VITIS_LOOP_329_1 IDCT2
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDCT2B2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model IDCT2B2 -top_prefix IDCT2_ -sub_prefix IDCT2_ -mg_file /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDCT2B2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.39 seconds. CPU system time: 0 seconds. Elapsed time: 4.4 seconds; current allocated memory: 1.061 GB.
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.rtl_wrap.cfg.tcl 
Execute       gen_rtl IDCT2B2 -style xilinx -f -lang vhdl -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/vhdl/IDCT2_IDCT2B2 
Execute       gen_rtl IDCT2B2 -style xilinx -f -lang vlog -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/verilog/IDCT2_IDCT2B2 
Execute       syn_report -csynth -model IDCT2B2 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/IDCT2B2_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model IDCT2B2 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/IDCT2B2_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model IDCT2B2 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B2.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model IDCT2B2 -f -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B2.adb 
Execute       db_write -model IDCT2B2 -bindview -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info IDCT2B2 -p /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDCT2B4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model IDCT2B4 -top_prefix IDCT2_ -sub_prefix IDCT2_ -mg_file /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'IDCT2B4' pipeline 'IDCT2B4' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDCT2B4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.061 GB.
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.rtl_wrap.cfg.tcl 
Execute       gen_rtl IDCT2B4 -style xilinx -f -lang vhdl -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/vhdl/IDCT2_IDCT2B4 
Execute       gen_rtl IDCT2B4 -style xilinx -f -lang vlog -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/verilog/IDCT2_IDCT2B4 
Execute       syn_report -csynth -model IDCT2B4 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/IDCT2B4_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model IDCT2B4 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/IDCT2B4_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model IDCT2B4 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B4.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model IDCT2B4 -f -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B4.adb 
Execute       db_write -model IDCT2B4 -bindview -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info IDCT2B4 -p /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDCT2B8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model IDCT2B8 -top_prefix IDCT2_ -sub_prefix IDCT2_ -mg_file /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'IDCT2B8' pipeline 'IDCT2B8' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_7s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8s_32_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDCT2B8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.061 GB.
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.rtl_wrap.cfg.tcl 
Execute       gen_rtl IDCT2B8 -style xilinx -f -lang vhdl -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/vhdl/IDCT2_IDCT2B8 
Execute       gen_rtl IDCT2B8 -style xilinx -f -lang vlog -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/verilog/IDCT2_IDCT2B8 
Execute       syn_report -csynth -model IDCT2B8 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/IDCT2B8_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model IDCT2B8 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/IDCT2B8_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model IDCT2B8 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B8.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model IDCT2B8 -f -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B8.adb 
Execute       db_write -model IDCT2B8 -bindview -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info IDCT2B8 -p /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDCT2B16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model IDCT2B16 -top_prefix IDCT2_ -sub_prefix IDCT2_ -mg_file /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B16.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'IDCT2B16' pipeline 'IDCT2B16' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_6s_32_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_7s_32_2_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8s_32_2_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDCT2B16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.061 GB.
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.rtl_wrap.cfg.tcl 
Execute       gen_rtl IDCT2B16 -style xilinx -f -lang vhdl -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/vhdl/IDCT2_IDCT2B16 
Execute       gen_rtl IDCT2B16 -style xilinx -f -lang vlog -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/verilog/IDCT2_IDCT2B16 
Execute       syn_report -csynth -model IDCT2B16 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/IDCT2B16_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model IDCT2B16 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/IDCT2B16_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model IDCT2B16 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B16.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model IDCT2B16 -f -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B16.adb 
Execute       db_write -model IDCT2B16 -bindview -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info IDCT2B16 -p /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDCT2B32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model IDCT2B32 -top_prefix IDCT2_ -sub_prefix IDCT2_ -mg_file /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B32.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'IDCT2B32' pipeline 'IDCT2B32' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5s_32_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_6s_32_2_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_7s_32_2_1': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8s_32_2_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDCT2B32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.069 GB.
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.rtl_wrap.cfg.tcl 
Execute       gen_rtl IDCT2B32 -style xilinx -f -lang vhdl -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/vhdl/IDCT2_IDCT2B32 
Execute       gen_rtl IDCT2B32 -style xilinx -f -lang vlog -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/verilog/IDCT2_IDCT2B32 
Execute       syn_report -csynth -model IDCT2B32 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/IDCT2B32_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model IDCT2B32 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/IDCT2B32_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model IDCT2B32 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B32.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model IDCT2B32 -f -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B32.adb 
Execute       db_write -model IDCT2B32 -bindview -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info IDCT2B32 -p /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B32 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDCT2B64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model IDCT2B64 -top_prefix IDCT2_ -sub_prefix IDCT2_ -mg_file /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B64.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'IDCT2B64' pipeline 'IDCT2B64' pipeline type 'function pipeline'
WARNING: [RTGEN 206-101] RTL name 'mul_32s_7s_32_2_1' is changed to 'mul_32s_7s_32_2_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'mul_32s_8s_32_2_1' is changed to 'mul_32s_8s_32_2_1_x' due to conflict.
INFO: [RTGEN 206-104] Estimated max fanout for 'IDCT2B64' is 25594 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5s_32_2_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_7s_32_2_1_x': 78 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8s_32_2_1_x': 212 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDCT2B64'.
Command       create_rtl_model done; 0.42 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.127 GB.
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.rtl_wrap.cfg.tcl 
Execute       gen_rtl IDCT2B64 -style xilinx -f -lang vhdl -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/vhdl/IDCT2_IDCT2B64 
Execute       gen_rtl IDCT2B64 -style xilinx -f -lang vlog -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/verilog/IDCT2_IDCT2B64 
Execute       syn_report -csynth -model IDCT2B64 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/IDCT2B64_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command       syn_report done; 0.36 sec.
Execute       syn_report -rtlxml -model IDCT2B64 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/IDCT2B64_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command       syn_report done; 0.16 sec.
Execute       syn_report -verbosereport -model IDCT2B64 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B64.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command       syn_report done; 0.24 sec.
Execute       db_write -model IDCT2B64 -f -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B64.adb 
Command       db_write done; 0.25 sec.
Execute       db_write -model IDCT2B64 -bindview -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info IDCT2B64 -p /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B64 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDCT2_Pipeline_VITIS_LOOP_329_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model IDCT2_Pipeline_VITIS_LOOP_329_1 -top_prefix IDCT2_ -sub_prefix IDCT2_ -mg_file /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2_Pipeline_VITIS_LOOP_329_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'IDCT2_Pipeline_VITIS_LOOP_329_1' pipeline 'VITIS_LOOP_329_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_BREADY' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'IDCT2_Pipeline_VITIS_LOOP_329_1' is 40459 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp184_grp1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDCT2_Pipeline_VITIS_LOOP_329_1'.
Command       create_rtl_model done; 0.32 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.7 seconds; current allocated memory: 1.198 GB.
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.rtl_wrap.cfg.tcl 
Execute       gen_rtl IDCT2_Pipeline_VITIS_LOOP_329_1 -style xilinx -f -lang vhdl -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/vhdl/IDCT2_IDCT2_Pipeline_VITIS_LOOP_329_1 
Execute       gen_rtl IDCT2_Pipeline_VITIS_LOOP_329_1 -style xilinx -f -lang vlog -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/verilog/IDCT2_IDCT2_Pipeline_VITIS_LOOP_329_1 
Execute       syn_report -csynth -model IDCT2_Pipeline_VITIS_LOOP_329_1 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/IDCT2_Pipeline_VITIS_LOOP_329_1_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command       syn_report done; 0.23 sec.
Execute       syn_report -rtlxml -model IDCT2_Pipeline_VITIS_LOOP_329_1 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/IDCT2_Pipeline_VITIS_LOOP_329_1_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model IDCT2_Pipeline_VITIS_LOOP_329_1 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2_Pipeline_VITIS_LOOP_329_1.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command       syn_report done; 0.21 sec.
Execute       db_write -model IDCT2_Pipeline_VITIS_LOOP_329_1 -f -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2_Pipeline_VITIS_LOOP_329_1.adb 
Command       db_write done; 0.11 sec.
Execute       db_write -model IDCT2_Pipeline_VITIS_LOOP_329_1 -bindview -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info IDCT2_Pipeline_VITIS_LOOP_329_1 -p /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2_Pipeline_VITIS_LOOP_329_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDCT2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model IDCT2 -top_prefix  -sub_prefix IDCT2_ -mg_file /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDCT2/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDCT2/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDCT2/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDCT2/in2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDCT2/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDCT2/out2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDCT2/block_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDCT2/size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDCT2/shift' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDCT2/outputMinimum' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDCT2/outputMaximum' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'IDCT2' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'in_r', 'in2', 'out_r', 'out2', 'block_size', 'size', 'shift', 'outputMinimum', 'outputMaximum' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDCT2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.224 GB.
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.rtl_wrap.cfg.tcl 
Execute       gen_rtl IDCT2 -istop -style xilinx -f -lang vhdl -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/vhdl/IDCT2 
Command       gen_rtl done; 0.27 sec.
Execute       gen_rtl IDCT2 -istop -style xilinx -f -lang vlog -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/verilog/IDCT2 
Execute       syn_report -csynth -model IDCT2 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/IDCT2_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model IDCT2 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/IDCT2_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model IDCT2 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command       syn_report done; 4.4 sec.
Execute       db_write -model IDCT2 -f -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.adb 
Execute       db_write -model IDCT2 -bindview -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info IDCT2 -p /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2 
Execute       export_constraint_db -f -tool general -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.constraint.tcl 
Execute       syn_report -designview -model IDCT2 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.design.xml 
Command       syn_report done; 0.63 sec.
Execute       syn_report -csynthDesign -model IDCT2 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth.rpt -MHOut /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -wcfg -model IDCT2 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model IDCT2 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.protoinst 
Execute       sc_get_clocks IDCT2 
Execute       sc_get_portdomain IDCT2 
INFO-FLOW: Model list for RTL component generation: IDCT2B2 IDCT2B4 IDCT2B8 IDCT2B16 IDCT2B32 IDCT2B64 IDCT2_Pipeline_VITIS_LOOP_329_1 IDCT2
INFO-FLOW: Handling components in module [IDCT2B2] ... 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B2.compgen.tcl 
INFO-FLOW: Handling components in module [IDCT2B4] ... 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B4.compgen.tcl 
INFO-FLOW: Found component IDCT2_mul_32s_8s_32_2_1.
INFO-FLOW: Append model IDCT2_mul_32s_8s_32_2_1
INFO-FLOW: Handling components in module [IDCT2B8] ... 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B8.compgen.tcl 
INFO-FLOW: Found component IDCT2_mul_32s_7s_32_2_1.
INFO-FLOW: Append model IDCT2_mul_32s_7s_32_2_1
INFO-FLOW: Handling components in module [IDCT2B16] ... 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B16.compgen.tcl 
INFO-FLOW: Found component IDCT2_mul_32s_6s_32_2_1.
INFO-FLOW: Append model IDCT2_mul_32s_6s_32_2_1
INFO-FLOW: Handling components in module [IDCT2B32] ... 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B32.compgen.tcl 
INFO-FLOW: Found component IDCT2_mul_32s_5s_32_2_1.
INFO-FLOW: Append model IDCT2_mul_32s_5s_32_2_1
INFO-FLOW: Handling components in module [IDCT2B64] ... 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B64.compgen.tcl 
INFO-FLOW: Found component IDCT2_mul_32s_7s_32_2_1_x.
INFO-FLOW: Append model IDCT2_mul_32s_7s_32_2_1_x
INFO-FLOW: Found component IDCT2_mul_32s_8s_32_2_1_x.
INFO-FLOW: Append model IDCT2_mul_32s_8s_32_2_1_x
INFO-FLOW: Handling components in module [IDCT2_Pipeline_VITIS_LOOP_329_1] ... 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2_Pipeline_VITIS_LOOP_329_1.compgen.tcl 
INFO-FLOW: Found component IDCT2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model IDCT2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [IDCT2] ... 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.compgen.tcl 
INFO-FLOW: Found component IDCT2_gmem0_m_axi.
INFO-FLOW: Append model IDCT2_gmem0_m_axi
INFO-FLOW: Found component IDCT2_gmem1_m_axi.
INFO-FLOW: Append model IDCT2_gmem1_m_axi
INFO-FLOW: Found component IDCT2_control_s_axi.
INFO-FLOW: Append model IDCT2_control_s_axi
INFO-FLOW: Append model IDCT2B2
INFO-FLOW: Append model IDCT2B4
INFO-FLOW: Append model IDCT2B8
INFO-FLOW: Append model IDCT2B16
INFO-FLOW: Append model IDCT2B32
INFO-FLOW: Append model IDCT2B64
INFO-FLOW: Append model IDCT2_Pipeline_VITIS_LOOP_329_1
INFO-FLOW: Append model IDCT2
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: IDCT2_mul_32s_8s_32_2_1 IDCT2_mul_32s_7s_32_2_1 IDCT2_mul_32s_6s_32_2_1 IDCT2_mul_32s_5s_32_2_1 IDCT2_mul_32s_7s_32_2_1_x IDCT2_mul_32s_8s_32_2_1_x IDCT2_flow_control_loop_pipe_sequential_init IDCT2_gmem0_m_axi IDCT2_gmem1_m_axi IDCT2_control_s_axi IDCT2B2 IDCT2B4 IDCT2B8 IDCT2B16 IDCT2B32 IDCT2B64 IDCT2_Pipeline_VITIS_LOOP_329_1 IDCT2
INFO-FLOW: Generating /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model IDCT2_mul_32s_8s_32_2_1
INFO-FLOW: To file: write model IDCT2_mul_32s_7s_32_2_1
INFO-FLOW: To file: write model IDCT2_mul_32s_6s_32_2_1
INFO-FLOW: To file: write model IDCT2_mul_32s_5s_32_2_1
INFO-FLOW: To file: write model IDCT2_mul_32s_7s_32_2_1_x
INFO-FLOW: To file: write model IDCT2_mul_32s_8s_32_2_1_x
INFO-FLOW: To file: write model IDCT2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model IDCT2_gmem0_m_axi
INFO-FLOW: To file: write model IDCT2_gmem1_m_axi
INFO-FLOW: To file: write model IDCT2_control_s_axi
INFO-FLOW: To file: write model IDCT2B2
INFO-FLOW: To file: write model IDCT2B4
INFO-FLOW: To file: write model IDCT2B8
INFO-FLOW: To file: write model IDCT2B16
INFO-FLOW: To file: write model IDCT2B32
INFO-FLOW: To file: write model IDCT2B64
INFO-FLOW: To file: write model IDCT2_Pipeline_VITIS_LOOP_329_1
INFO-FLOW: To file: write model IDCT2
INFO-FLOW: Generating /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/global.setting.tcl 
Execute       ap_family_info -name versalprimees1 -data parts 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=3.333 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/vhdl' dstVlogDir='/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/vlog' tclDir='/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db' modelList='IDCT2_mul_32s_8s_32_2_1
IDCT2_mul_32s_7s_32_2_1
IDCT2_mul_32s_6s_32_2_1
IDCT2_mul_32s_5s_32_2_1
IDCT2_mul_32s_7s_32_2_1_x
IDCT2_mul_32s_8s_32_2_1_x
IDCT2_flow_control_loop_pipe_sequential_init
IDCT2_gmem0_m_axi
IDCT2_gmem1_m_axi
IDCT2_control_s_axi
IDCT2B2
IDCT2B4
IDCT2B8
IDCT2B16
IDCT2B32
IDCT2B64
IDCT2_Pipeline_VITIS_LOOP_329_1
IDCT2
' expOnly='0'
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data names -quiet 
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info -quiet 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B2.compgen.tcl 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B4.compgen.tcl 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B8.compgen.tcl 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B16.compgen.tcl 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B32.compgen.tcl 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B64.compgen.tcl 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2_Pipeline_VITIS_LOOP_329_1.compgen.tcl 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.6 seconds; current allocated memory: 1.233 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='IDCT2_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='IDCT2_mul_32s_8s_32_2_1
IDCT2_mul_32s_7s_32_2_1
IDCT2_mul_32s_6s_32_2_1
IDCT2_mul_32s_5s_32_2_1
IDCT2_mul_32s_7s_32_2_1_x
IDCT2_mul_32s_8s_32_2_1_x
IDCT2_flow_control_loop_pipe_sequential_init
IDCT2_gmem0_m_axi
IDCT2_gmem1_m_axi
IDCT2_control_s_axi
IDCT2B2
IDCT2B4
IDCT2B8
IDCT2B16
IDCT2B32
IDCT2B64
IDCT2_Pipeline_VITIS_LOOP_329_1
IDCT2
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/top-io-be.tcl 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.tbgen.tcl 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.compgen.dataonly.tcl 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.compgen.dataonly.tcl 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.rtl_wrap.cfg.tcl 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.compgen.dataonly.tcl 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B2.tbgen.tcl 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B4.tbgen.tcl 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B8.tbgen.tcl 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B16.tbgen.tcl 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B32.tbgen.tcl 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B64.tbgen.tcl 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2_Pipeline_VITIS_LOOP_329_1.tbgen.tcl 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.tbgen.tcl 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data names -quiet 
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info -quiet 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.constraint.tcl 
Execute       sc_get_clocks IDCT2 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 41 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 41 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST IDCT2 MODULE2INSTS {IDCT2 IDCT2 IDCT2_Pipeline_VITIS_LOOP_329_1 grp_IDCT2_Pipeline_VITIS_LOOP_329_1_fu_184 IDCT2B2 {call_ret1_IDCT2B2_fu_328 call_ret_IDCT2B2_fu_50 call_ret_IDCT2B2_fu_50 call_ret_IDCT2B2_fu_50 call_ret_IDCT2B2_fu_50 call_ret_IDCT2B2_fu_50} IDCT2B4 {grp_IDCT2B4_fu_334 grp_IDCT2B4_fu_92 grp_IDCT2B4_fu_92 grp_IDCT2B4_fu_92 grp_IDCT2B4_fu_92} IDCT2B8 {grp_IDCT2B8_fu_342 grp_IDCT2B8_fu_164 grp_IDCT2B8_fu_164 grp_IDCT2B8_fu_164} IDCT2B16 {grp_IDCT2B16_fu_354 grp_IDCT2B16_fu_306 grp_IDCT2B16_fu_306} IDCT2B32 {grp_IDCT2B32_fu_374 grp_IDCT2B32_fu_574} IDCT2B64 grp_IDCT2B64_fu_410} INST2MODULE {IDCT2 IDCT2 grp_IDCT2_Pipeline_VITIS_LOOP_329_1_fu_184 IDCT2_Pipeline_VITIS_LOOP_329_1 call_ret1_IDCT2B2_fu_328 IDCT2B2 grp_IDCT2B4_fu_334 IDCT2B4 call_ret_IDCT2B2_fu_50 IDCT2B2 grp_IDCT2B8_fu_342 IDCT2B8 grp_IDCT2B4_fu_92 IDCT2B4 grp_IDCT2B16_fu_354 IDCT2B16 grp_IDCT2B8_fu_164 IDCT2B8 grp_IDCT2B32_fu_374 IDCT2B32 grp_IDCT2B16_fu_306 IDCT2B16 grp_IDCT2B64_fu_410 IDCT2B64 grp_IDCT2B32_fu_574 IDCT2B32} INSTDATA {IDCT2 {DEPTH 1 CHILDREN grp_IDCT2_Pipeline_VITIS_LOOP_329_1_fu_184} grp_IDCT2_Pipeline_VITIS_LOOP_329_1_fu_184 {DEPTH 2 CHILDREN {call_ret1_IDCT2B2_fu_328 grp_IDCT2B4_fu_334 grp_IDCT2B8_fu_342 grp_IDCT2B16_fu_354 grp_IDCT2B32_fu_374 grp_IDCT2B64_fu_410}} call_ret1_IDCT2B2_fu_328 {DEPTH 3 CHILDREN {}} grp_IDCT2B4_fu_334 {DEPTH 3 CHILDREN call_ret_IDCT2B2_fu_50} call_ret_IDCT2B2_fu_50 {DEPTH 8 CHILDREN {}} grp_IDCT2B8_fu_342 {DEPTH 3 CHILDREN grp_IDCT2B4_fu_92} grp_IDCT2B4_fu_92 {DEPTH 7 CHILDREN call_ret_IDCT2B2_fu_50} grp_IDCT2B16_fu_354 {DEPTH 3 CHILDREN grp_IDCT2B8_fu_164} grp_IDCT2B8_fu_164 {DEPTH 6 CHILDREN grp_IDCT2B4_fu_92} grp_IDCT2B32_fu_374 {DEPTH 3 CHILDREN grp_IDCT2B16_fu_306} grp_IDCT2B16_fu_306 {DEPTH 5 CHILDREN grp_IDCT2B8_fu_164} grp_IDCT2B64_fu_410 {DEPTH 3 CHILDREN grp_IDCT2B32_fu_574} grp_IDCT2B32_fu_574 {DEPTH 4 CHILDREN grp_IDCT2B16_fu_306}} MODULEDATA {IDCT2B2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_fu_24_p2 SOURCE src/IDCT2.cpp:20 VARIABLE diff LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_30_p2 SOURCE src/IDCT2.cpp:19 VARIABLE add_ln19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} IDCT2B4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_1_fu_74_p2 SOURCE src/IDCT2.cpp:40 VARIABLE add_ln40_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U3 SOURCE src/IDCT2.cpp:41 VARIABLE mul_ln41 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_151_p2 SOURCE src/IDCT2.cpp:43 VARIABLE add_ln43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_157_p2 SOURCE src/IDCT2.cpp:44 VARIABLE add_ln44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln45_fu_163_p2 SOURCE src/IDCT2.cpp:45 VARIABLE sub_ln45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln46_fu_169_p2 SOURCE src/IDCT2.cpp:46 VARIABLE sub_ln46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true}} AREA {DSP 2 BRAM 0 URAM 0}} IDCT2B8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_fu_137_p2 SOURCE src/IDCT2.cpp:65 VARIABLE sub_ln65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_4_fu_173_p2 SOURCE src/IDCT2.cpp:65 VARIABLE add_ln65_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_3_fu_371_p2 SOURCE src/IDCT2.cpp:66 VARIABLE add_ln66_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln66_2_fu_393_p2 SOURCE src/IDCT2.cpp:66 VARIABLE sub_ln66_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U13 SOURCE src/IDCT2.cpp:66 VARIABLE mul_ln66 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_U9 SOURCE src/IDCT2.cpp:66 VARIABLE mul_ln66_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U10 SOURCE src/IDCT2.cpp:67 VARIABLE mul_ln67 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_4_fu_295_p2 SOURCE src/IDCT2.cpp:67 VARIABLE add_ln67_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_3_fu_453_p2 SOURCE src/IDCT2.cpp:68 VARIABLE add_ln68_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_U11 SOURCE src/IDCT2.cpp:68 VARIABLE mul_ln68 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_4_fu_323_p2 SOURCE src/IDCT2.cpp:68 VARIABLE add_ln68_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U12 SOURCE src/IDCT2.cpp:68 VARIABLE mul_ln68_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_1_fu_464_p2 SOURCE src/IDCT2.cpp:68 VARIABLE add_ln68_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_486_p2 SOURCE src/IDCT2.cpp:70 VARIABLE add_ln70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_490_p2 SOURCE src/IDCT2.cpp:71 VARIABLE add_ln71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_495_p2 SOURCE src/IDCT2.cpp:72 VARIABLE add_ln72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_499_p2 SOURCE src/IDCT2.cpp:73 VARIABLE add_ln73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln74_fu_503_p2 SOURCE src/IDCT2.cpp:74 VARIABLE sub_ln74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln75_fu_507_p2 SOURCE src/IDCT2.cpp:75 VARIABLE sub_ln75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln76_fu_511_p2 SOURCE src/IDCT2.cpp:76 VARIABLE sub_ln76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln77_fu_516_p2 SOURCE src/IDCT2.cpp:77 VARIABLE sub_ln77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true}} AREA {DSP 12 BRAM 0 URAM 0}} IDCT2B16 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_56_fu_579_p2 SOURCE src/IDCT2.cpp:103 VARIABLE add_ln103_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_2_fu_594_p2 SOURCE src/IDCT2.cpp:103 VARIABLE sub_ln103_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_57_fu_626_p2 SOURCE src/IDCT2.cpp:103 VARIABLE add_ln103_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_6_fu_669_p2 SOURCE src/IDCT2.cpp:103 VARIABLE sub_ln103_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_7_fu_690_p2 SOURCE src/IDCT2.cpp:103 VARIABLE sub_ln103_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_10_fu_722_p2 SOURCE src/IDCT2.cpp:103 VARIABLE sub_ln103_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_63_fu_769_p2 SOURCE src/IDCT2.cpp:103 VARIABLE add_ln103_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_U23 SOURCE src/IDCT2.cpp:103 VARIABLE mul_ln103 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_13_fu_774_p2 SOURCE src/IDCT2.cpp:103 VARIABLE sub_ln103_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U33 SOURCE src/IDCT2.cpp:103 VARIABLE mul_ln103_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U34 SOURCE src/IDCT2.cpp:103 VARIABLE mul_ln103_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_6s_32_2_1_U24 SOURCE src/IDCT2.cpp:103 VARIABLE mul_ln103_3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_7_fu_1381_p2 SOURCE src/IDCT2.cpp:103 VARIABLE add_ln103_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_65_fu_819_p2 SOURCE src/IDCT2.cpp:103 VARIABLE add_ln103_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U25 SOURCE src/IDCT2.cpp:103 VARIABLE mul_ln103_4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U35 SOURCE src/IDCT2.cpp:103 VARIABLE mul_ln103_5 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_6s_32_2_1_U36 SOURCE src/IDCT2.cpp:103 VARIABLE mul_ln103_6 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_18_fu_439_p2 SOURCE src/IDCT2.cpp:103 VARIABLE sub_ln103_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_15_fu_1397_p2 SOURCE src/IDCT2.cpp:103 VARIABLE add_ln103_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_68_fu_891_p2 SOURCE src/IDCT2.cpp:103 VARIABLE add_ln103_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_U37 SOURCE src/IDCT2.cpp:103 VARIABLE mul_ln103_7 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U38 SOURCE src/IDCT2.cpp:103 VARIABLE mul_ln103_8 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_22_fu_911_p2 SOURCE src/IDCT2.cpp:103 VARIABLE sub_ln103_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_24_fu_939_p2 SOURCE src/IDCT2.cpp:103 VARIABLE sub_ln103_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_U26 SOURCE src/IDCT2.cpp:103 VARIABLE mul_ln103_9 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_27_fu_475_p2 SOURCE src/IDCT2.cpp:103 VARIABLE sub_ln103_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_6s_32_2_1_U27 SOURCE src/IDCT2.cpp:103 VARIABLE mul_ln103_10 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U39 SOURCE src/IDCT2.cpp:103 VARIABLE mul_ln103_11 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_38_fu_516_p2 SOURCE src/IDCT2.cpp:103 VARIABLE sub_ln103_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U28 SOURCE src/IDCT2.cpp:103 VARIABLE mul_ln103_12 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_42_fu_1085_p2 SOURCE src/IDCT2.cpp:103 VARIABLE sub_ln103_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U29 SOURCE src/IDCT2.cpp:103 VARIABLE mul_ln103_13 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_44_fu_538_p2 SOURCE src/IDCT2.cpp:103 VARIABLE sub_ln103_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_46_fu_1151_p2 SOURCE src/IDCT2.cpp:103 VARIABLE sub_ln103_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U40 SOURCE src/IDCT2.cpp:103 VARIABLE mul_ln103_14 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_47_fu_1170_p2 SOURCE src/IDCT2.cpp:103 VARIABLE sub_ln103_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_49_fu_1193_p2 SOURCE src/IDCT2.cpp:103 VARIABLE sub_ln103_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_51_fu_1199_p2 SOURCE src/IDCT2.cpp:103 VARIABLE sub_ln103_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_U30 SOURCE src/IDCT2.cpp:103 VARIABLE mul_ln103_15 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_54_fu_561_p2 SOURCE src/IDCT2.cpp:103 VARIABLE sub_ln103_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_6s_32_2_1_U41 SOURCE src/IDCT2.cpp:103 VARIABLE mul_ln103_16 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_57_fu_1251_p2 SOURCE src/IDCT2.cpp:103 VARIABLE sub_ln103_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_U31 SOURCE src/IDCT2.cpp:103 VARIABLE mul_ln103_17 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_83_fu_1273_p2 SOURCE src/IDCT2.cpp:103 VARIABLE add_ln103_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U32 SOURCE src/IDCT2.cpp:103 VARIABLE mul_ln103_18 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_fu_1529_p2 SOURCE src/IDCT2.cpp:106 VARIABLE add_ln106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_fu_1533_p2 SOURCE src/IDCT2.cpp:107 VARIABLE add_ln107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_fu_1537_p2 SOURCE src/IDCT2.cpp:108 VARIABLE add_ln108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_1541_p2 SOURCE src/IDCT2.cpp:109 VARIABLE add_ln109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_fu_1545_p2 SOURCE src/IDCT2.cpp:110 VARIABLE add_ln110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_1549_p2 SOURCE src/IDCT2.cpp:111 VARIABLE add_ln111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_1553_p2 SOURCE src/IDCT2.cpp:112 VARIABLE add_ln112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_fu_1557_p2 SOURCE src/IDCT2.cpp:113 VARIABLE add_ln113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln114_fu_1561_p2 SOURCE src/IDCT2.cpp:114 VARIABLE sub_ln114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln115_fu_1565_p2 SOURCE src/IDCT2.cpp:115 VARIABLE sub_ln115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln116_fu_1569_p2 SOURCE src/IDCT2.cpp:116 VARIABLE sub_ln116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln117_fu_1573_p2 SOURCE src/IDCT2.cpp:117 VARIABLE sub_ln117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln118_fu_1577_p2 SOURCE src/IDCT2.cpp:118 VARIABLE sub_ln118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln119_fu_1581_p2 SOURCE src/IDCT2.cpp:119 VARIABLE sub_ln119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln120_fu_1585_p2 SOURCE src/IDCT2.cpp:120 VARIABLE sub_ln120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln121_fu_1589_p2 SOURCE src/IDCT2.cpp:121 VARIABLE sub_ln121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true}} AREA {DSP 50 BRAM 0 URAM 0}} IDCT2B32 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_fu_1261_p2 SOURCE src/IDCT2.cpp:156 VARIABLE add_ln156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_3_fu_1275_p2 SOURCE src/IDCT2.cpp:156 VARIABLE add_ln156_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_4_fu_1979_p2 SOURCE src/IDCT2.cpp:156 VARIABLE add_ln156_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_6_fu_1291_p2 SOURCE src/IDCT2.cpp:156 VARIABLE add_ln156_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_7_fu_1994_p2 SOURCE src/IDCT2.cpp:156 VARIABLE add_ln156_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_8_fu_1307_p2 SOURCE src/IDCT2.cpp:156 VARIABLE add_ln156_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln156_6_fu_2004_p2 SOURCE src/IDCT2.cpp:156 VARIABLE sub_ln156_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_9_fu_1323_p2 SOURCE src/IDCT2.cpp:156 VARIABLE add_ln156_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln157_1_fu_2055_p2 SOURCE src/IDCT2.cpp:157 VARIABLE sub_ln157_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln157_6_fu_2126_p2 SOURCE src/IDCT2.cpp:157 VARIABLE sub_ln157_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_12_fu_2229_p2 SOURCE src/IDCT2.cpp:156 VARIABLE add_ln156_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_6s_32_2_1_U59 SOURCE src/IDCT2.cpp:156 VARIABLE mul_ln156 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_U120 SOURCE src/IDCT2.cpp:156 VARIABLE mul_ln156_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U121 SOURCE src/IDCT2.cpp:157 VARIABLE mul_ln157 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U60 SOURCE src/IDCT2.cpp:157 VARIABLE mul_ln157_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U61 SOURCE src/IDCT2.cpp:157 VARIABLE mul_ln157_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U62 SOURCE src/IDCT2.cpp:157 VARIABLE mul_ln157_3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U63 SOURCE src/IDCT2.cpp:157 VARIABLE mul_ln157_4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_U122 SOURCE src/IDCT2.cpp:157 VARIABLE mul_ln157_5 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_U123 SOURCE src/IDCT2.cpp:157 VARIABLE mul_ln157_6 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_5s_32_2_1_U144 SOURCE src/IDCT2.cpp:157 VARIABLE mul_ln157_7 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_16_fu_2304_p2 SOURCE src/IDCT2.cpp:157 VARIABLE add_ln157_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_19_fu_2310_p2 SOURCE src/IDCT2.cpp:157 VARIABLE add_ln157_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln157_10_fu_2334_p2 SOURCE src/IDCT2.cpp:157 VARIABLE sub_ln157_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_5s_32_2_1_U145 SOURCE src/IDCT2.cpp:156 VARIABLE mul_ln156_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_U64 SOURCE src/IDCT2.cpp:156 VARIABLE mul_ln156_3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U65 SOURCE src/IDCT2.cpp:156 VARIABLE mul_ln156_4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U66 SOURCE src/IDCT2.cpp:156 VARIABLE mul_ln156_5 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U124 SOURCE src/IDCT2.cpp:156 VARIABLE mul_ln156_6 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_U125 SOURCE src/IDCT2.cpp:157 VARIABLE mul_ln157_8 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_234_fu_2381_p2 SOURCE src/IDCT2.cpp:157 VARIABLE add_ln157_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_235_fu_2398_p2 SOURCE src/IDCT2.cpp:157 VARIABLE add_ln157_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln157_12_fu_1431_p2 SOURCE src/IDCT2.cpp:157 VARIABLE sub_ln157_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_238_fu_2440_p2 SOURCE src/IDCT2.cpp:157 VARIABLE add_ln157_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln157_15_fu_1447_p2 SOURCE src/IDCT2.cpp:157 VARIABLE sub_ln157_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_40_fu_2500_p2 SOURCE src/IDCT2.cpp:157 VARIABLE add_ln157_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_16_fu_1468_p2 SOURCE src/IDCT2.cpp:156 VARIABLE add_ln156_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_17_fu_2529_p2 SOURCE src/IDCT2.cpp:156 VARIABLE add_ln156_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln156_15_fu_2539_p2 SOURCE src/IDCT2.cpp:156 VARIABLE sub_ln156_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_5s_32_2_1_U146 SOURCE src/IDCT2.cpp:156 VARIABLE mul_ln156_7 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U67 SOURCE src/IDCT2.cpp:156 VARIABLE mul_ln156_8 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U68 SOURCE src/IDCT2.cpp:156 VARIABLE mul_ln156_9 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U69 SOURCE src/IDCT2.cpp:156 VARIABLE mul_ln156_10 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_6s_32_2_1_U70 SOURCE src/IDCT2.cpp:156 VARIABLE mul_ln156_11 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_242_fu_2583_p2 SOURCE src/IDCT2.cpp:157 VARIABLE add_ln157_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_243_fu_2594_p2 SOURCE src/IDCT2.cpp:157 VARIABLE add_ln157_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln157_20_fu_2622_p2 SOURCE src/IDCT2.cpp:157 VARIABLE sub_ln157_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_U71 SOURCE src/IDCT2.cpp:157 VARIABLE mul_ln157_9 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U126 SOURCE src/IDCT2.cpp:157 VARIABLE mul_ln157_10 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U127 SOURCE src/IDCT2.cpp:157 VARIABLE mul_ln157_11 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln157_23_fu_2643_p2 SOURCE src/IDCT2.cpp:157 VARIABLE sub_ln157_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln156_18_fu_2700_p2 SOURCE src/IDCT2.cpp:156 VARIABLE sub_ln156_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_U72 SOURCE src/IDCT2.cpp:156 VARIABLE mul_ln156_12 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U73 SOURCE src/IDCT2.cpp:156 VARIABLE mul_ln156_13 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_U74 SOURCE src/IDCT2.cpp:156 VARIABLE mul_ln156_14 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln156_20_fu_1500_p2 SOURCE src/IDCT2.cpp:156 VARIABLE sub_ln156_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_22_fu_1516_p2 SOURCE src/IDCT2.cpp:156 VARIABLE add_ln156_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln156_21_fu_2717_p2 SOURCE src/IDCT2.cpp:156 VARIABLE sub_ln156_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_23_fu_1527_p2 SOURCE src/IDCT2.cpp:156 VARIABLE add_ln156_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln157_24_fu_2737_p2 SOURCE src/IDCT2.cpp:157 VARIABLE sub_ln157_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_U75 SOURCE src/IDCT2.cpp:157 VARIABLE mul_ln157_12 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U76 SOURCE src/IDCT2.cpp:157 VARIABLE mul_ln157_13 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_65_fu_2791_p2 SOURCE src/IDCT2.cpp:157 VARIABLE add_ln157_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_68_fu_2809_p2 SOURCE src/IDCT2.cpp:157 VARIABLE add_ln157_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln156_22_fu_2844_p2 SOURCE src/IDCT2.cpp:156 VARIABLE sub_ln156_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U77 SOURCE src/IDCT2.cpp:156 VARIABLE mul_ln156_15 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U78 SOURCE src/IDCT2.cpp:156 VARIABLE mul_ln156_16 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln156_23_fu_2854_p2 SOURCE src/IDCT2.cpp:156 VARIABLE sub_ln156_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_27_fu_1551_p2 SOURCE src/IDCT2.cpp:156 VARIABLE add_ln156_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_6s_32_2_1_U79 SOURCE src/IDCT2.cpp:156 VARIABLE mul_ln156_17 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U80 SOURCE src/IDCT2.cpp:157 VARIABLE mul_ln157_14 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_U81 SOURCE src/IDCT2.cpp:157 VARIABLE mul_ln157_15 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln157_28_fu_2883_p2 SOURCE src/IDCT2.cpp:157 VARIABLE sub_ln157_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_U82 SOURCE src/IDCT2.cpp:157 VARIABLE mul_ln157_16 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp_fu_1562_p2 SOURCE src/IDCT2.cpp:132 VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_sub432_fu_1578_p2 SOURCE src/IDCT2.cpp:132 VARIABLE p_sub432 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_U83 SOURCE src/IDCT2.cpp:157 VARIABLE mul_ln157_17 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_84_fu_2938_p2 SOURCE src/IDCT2.cpp:157 VARIABLE add_ln157_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln157_31_fu_2950_p2 SOURCE src/IDCT2.cpp:157 VARIABLE sub_ln157_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_30_fu_2980_p2 SOURCE src/IDCT2.cpp:156 VARIABLE add_ln156_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_6s_32_2_1_U84 SOURCE src/IDCT2.cpp:156 VARIABLE mul_ln156_18 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln156_26_fu_2995_p2 SOURCE src/IDCT2.cpp:156 VARIABLE sub_ln156_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_U85 SOURCE src/IDCT2.cpp:156 VARIABLE mul_ln156_19 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_5s_32_2_1_U150 SOURCE src/IDCT2.cpp:157 VARIABLE mul_ln157_18 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_247_fu_3026_p2 SOURCE src/IDCT2.cpp:157 VARIABLE add_ln157_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_U128 SOURCE src/IDCT2.cpp:157 VARIABLE mul_ln157_19 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U129 SOURCE src/IDCT2.cpp:157 VARIABLE mul_ln157_20 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_250_fu_3054_p2 SOURCE src/IDCT2.cpp:157 VARIABLE add_ln157_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp3_fu_983_p2 SOURCE src/IDCT2.cpp:132 VARIABLE tmp3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U86 SOURCE src/IDCT2.cpp:132 VARIABLE tmp4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln157_33_fu_1603_p2 SOURCE src/IDCT2.cpp:157 VARIABLE sub_ln157_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_U87 SOURCE src/IDCT2.cpp:156 VARIABLE mul_ln156_20 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U88 SOURCE src/IDCT2.cpp:156 VARIABLE mul_ln156_21 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_35_fu_3143_p2 SOURCE src/IDCT2.cpp:156 VARIABLE add_ln156_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_6s_32_2_1_U89 SOURCE src/IDCT2.cpp:156 VARIABLE mul_ln156_22 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln157_36_fu_3158_p2 SOURCE src/IDCT2.cpp:157 VARIABLE sub_ln157_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln157_38_fu_3181_p2 SOURCE src/IDCT2.cpp:157 VARIABLE sub_ln157_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U90 SOURCE src/IDCT2.cpp:157 VARIABLE mul_ln157_21 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln157_39_fu_3192_p2 SOURCE src/IDCT2.cpp:157 VARIABLE sub_ln157_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_255_fu_1614_p2 SOURCE src/IDCT2.cpp:157 VARIABLE add_ln157_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U130 SOURCE src/IDCT2.cpp:157 VARIABLE mul_ln157_22 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_U91 SOURCE src/IDCT2.cpp:157 VARIABLE mul_ln157_23 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_118_fu_3226_p2 SOURCE src/IDCT2.cpp:157 VARIABLE add_ln157_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_122_fu_3244_p2 SOURCE src/IDCT2.cpp:157 VARIABLE add_ln157_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln156_30_fu_3256_p2 SOURCE src/IDCT2.cpp:156 VARIABLE sub_ln156_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U92 SOURCE src/IDCT2.cpp:156 VARIABLE mul_ln156_23 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_U93 SOURCE src/IDCT2.cpp:156 VARIABLE mul_ln156_24 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_38_fu_3266_p2 SOURCE src/IDCT2.cpp:156 VARIABLE add_ln156_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln156_31_fu_3271_p2 SOURCE src/IDCT2.cpp:156 VARIABLE sub_ln156_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U94 SOURCE src/IDCT2.cpp:156 VARIABLE mul_ln156_25 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_5s_32_2_1_U147 SOURCE src/IDCT2.cpp:156 VARIABLE mul_ln156_26 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_U131 SOURCE src/IDCT2.cpp:157 VARIABLE mul_ln157_24 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U132 SOURCE src/IDCT2.cpp:157 VARIABLE mul_ln157_25 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp6_fu_1653_p2 SOURCE src/IDCT2.cpp:132 VARIABLE tmp6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_sub319_fu_3337_p2 SOURCE src/IDCT2.cpp:132 VARIABLE p_sub319 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_260_fu_1657_p2 SOURCE src/IDCT2.cpp:157 VARIABLE add_ln157_260 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_131_fu_3375_p2 SOURCE src/IDCT2.cpp:157 VARIABLE add_ln157_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln156_32_fu_3405_p2 SOURCE src/IDCT2.cpp:156 VARIABLE sub_ln156_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U95 SOURCE src/IDCT2.cpp:156 VARIABLE mul_ln156_27 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_U96 SOURCE src/IDCT2.cpp:156 VARIABLE mul_ln156_28 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_U97 SOURCE src/IDCT2.cpp:156 VARIABLE mul_ln156_29 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_39_fu_3433_p2 SOURCE src/IDCT2.cpp:156 VARIABLE add_ln156_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_261_fu_3448_p2 SOURCE src/IDCT2.cpp:157 VARIABLE add_ln157_261 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U133 SOURCE src/IDCT2.cpp:157 VARIABLE mul_ln157_26 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_6s_32_2_1_U98 SOURCE src/IDCT2.cpp:157 VARIABLE mul_ln157_27 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp9_fu_1670_p2 SOURCE src/IDCT2.cpp:132 VARIABLE tmp9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U99 SOURCE src/IDCT2.cpp:157 VARIABLE mul_ln157_28 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln157_51_fu_3532_p2 SOURCE src/IDCT2.cpp:157 VARIABLE sub_ln157_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_148_fu_3550_p2 SOURCE src/IDCT2.cpp:157 VARIABLE add_ln157_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln156_37_fu_3562_p2 SOURCE src/IDCT2.cpp:156 VARIABLE sub_ln156_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U100 SOURCE src/IDCT2.cpp:156 VARIABLE mul_ln156_30 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_41_fu_3572_p2 SOURCE src/IDCT2.cpp:156 VARIABLE add_ln156_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln156_42_fu_1679_p2 SOURCE src/IDCT2.cpp:156 VARIABLE sub_ln156_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U134 SOURCE src/IDCT2.cpp:156 VARIABLE mul_ln156_31 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_263_fu_3622_p2 SOURCE src/IDCT2.cpp:157 VARIABLE add_ln157_263 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U101 SOURCE src/IDCT2.cpp:157 VARIABLE mul_ln157_29 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln157_55_fu_3633_p2 SOURCE src/IDCT2.cpp:157 VARIABLE sub_ln157_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U135 SOURCE src/IDCT2.cpp:157 VARIABLE mul_ln157_30 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_267_fu_1703_p2 SOURCE src/IDCT2.cpp:157 VARIABLE add_ln157_267 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_43_fu_3689_p2 SOURCE src/IDCT2.cpp:156 VARIABLE add_ln156_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U102 SOURCE src/IDCT2.cpp:156 VARIABLE mul_ln156_32 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_44_fu_3701_p2 SOURCE src/IDCT2.cpp:156 VARIABLE add_ln156_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U103 SOURCE src/IDCT2.cpp:156 VARIABLE mul_ln156_33 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_U104 SOURCE src/IDCT2.cpp:156 VARIABLE mul_ln156_34 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U105 SOURCE src/IDCT2.cpp:157 VARIABLE mul_ln157_31 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln157_57_fu_3728_p2 SOURCE src/IDCT2.cpp:157 VARIABLE sub_ln157_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp12_fu_1721_p2 SOURCE src/IDCT2.cpp:132 VARIABLE tmp12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_sub187_fu_1737_p2 SOURCE src/IDCT2.cpp:132 VARIABLE p_sub187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U106 SOURCE src/IDCT2.cpp:157 VARIABLE mul_ln157_32 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln156_46_fu_3843_p2 SOURCE src/IDCT2.cpp:156 VARIABLE sub_ln156_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U107 SOURCE src/IDCT2.cpp:156 VARIABLE mul_ln156_35 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_U108 SOURCE src/IDCT2.cpp:156 VARIABLE mul_ln156_36 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln156_47_fu_3853_p2 SOURCE src/IDCT2.cpp:156 VARIABLE sub_ln156_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U109 SOURCE src/IDCT2.cpp:156 VARIABLE mul_ln156_37 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_46_fu_3864_p2 SOURCE src/IDCT2.cpp:156 VARIABLE add_ln156_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_U136 SOURCE src/IDCT2.cpp:157 VARIABLE mul_ln157_33 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_6s_32_2_1_U110 SOURCE src/IDCT2.cpp:157 VARIABLE mul_ln157_34 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_272_fu_3869_p2 SOURCE src/IDCT2.cpp:157 VARIABLE add_ln157_272 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_5s_32_2_1_U151 SOURCE src/IDCT2.cpp:157 VARIABLE mul_ln157_35 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_U137 SOURCE src/IDCT2.cpp:157 VARIABLE mul_ln157_36 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp15_fu_1757_p2 SOURCE src/IDCT2.cpp:132 VARIABLE tmp15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_sub160_fu_3912_p2 SOURCE src/IDCT2.cpp:132 VARIABLE p_sub160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_275_fu_1761_p2 SOURCE src/IDCT2.cpp:157 VARIABLE add_ln157_275 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_184_fu_3950_p2 SOURCE src/IDCT2.cpp:157 VARIABLE add_ln157_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_U111 SOURCE src/IDCT2.cpp:156 VARIABLE mul_ln156_38 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_50_fu_4014_p2 SOURCE src/IDCT2.cpp:156 VARIABLE add_ln156_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_U112 SOURCE src/IDCT2.cpp:156 VARIABLE mul_ln156_39 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U138 SOURCE src/IDCT2.cpp:157 VARIABLE mul_ln157_37 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U113 SOURCE src/IDCT2.cpp:157 VARIABLE mul_ln157_38 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln157_65_fu_4040_p2 SOURCE src/IDCT2.cpp:157 VARIABLE sub_ln157_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_5s_32_2_1_U148 SOURCE src/IDCT2.cpp:157 VARIABLE mul_ln157_39 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln157_67_fu_4052_p2 SOURCE src/IDCT2.cpp:157 VARIABLE sub_ln157_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U114 SOURCE src/IDCT2.cpp:157 VARIABLE mul_ln157_40 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln157_69_fu_4092_p2 SOURCE src/IDCT2.cpp:157 VARIABLE sub_ln157_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln156_53_fu_4110_p2 SOURCE src/IDCT2.cpp:156 VARIABLE sub_ln156_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_U115 SOURCE src/IDCT2.cpp:156 VARIABLE mul_ln156_40 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln156_54_fu_4120_p2 SOURCE src/IDCT2.cpp:156 VARIABLE sub_ln156_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U139 SOURCE src/IDCT2.cpp:156 VARIABLE mul_ln156_41 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U140 SOURCE src/IDCT2.cpp:156 VARIABLE mul_ln156_42 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_U141 SOURCE src/IDCT2.cpp:157 VARIABLE mul_ln157_41 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U142 SOURCE src/IDCT2.cpp:157 VARIABLE mul_ln157_42 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp18_fu_1814_p2 SOURCE src/IDCT2.cpp:132 VARIABLE tmp18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_5s_32_2_1_U149 SOURCE src/IDCT2.cpp:156 VARIABLE mul_ln156_43 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln156_57_fu_4272_p2 SOURCE src/IDCT2.cpp:156 VARIABLE sub_ln156_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln156_59_fu_4284_p2 SOURCE src/IDCT2.cpp:156 VARIABLE sub_ln156_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_56_fu_4289_p2 SOURCE src/IDCT2.cpp:156 VARIABLE add_ln156_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_U116 SOURCE src/IDCT2.cpp:156 VARIABLE mul_ln156_44 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_U143 SOURCE src/IDCT2.cpp:156 VARIABLE mul_ln156_45 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_280_fu_4311_p2 SOURCE src/IDCT2.cpp:157 VARIABLE add_ln157_280 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U117 SOURCE src/IDCT2.cpp:157 VARIABLE mul_ln157_43 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U118 SOURCE src/IDCT2.cpp:157 VARIABLE mul_ln157_44 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_282_fu_4334_p2 SOURCE src/IDCT2.cpp:157 VARIABLE add_ln157_282 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_U119 SOURCE src/IDCT2.cpp:157 VARIABLE mul_ln157_45 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp21_fu_1837_p2 SOURCE src/IDCT2.cpp:132 VARIABLE tmp21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_218_fu_4354_p2 SOURCE src/IDCT2.cpp:157 VARIABLE add_ln157_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln160_fu_5034_p2 SOURCE src/IDCT2.cpp:160 VARIABLE add_ln160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_fu_5039_p2 SOURCE src/IDCT2.cpp:161 VARIABLE add_ln161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln162_fu_5044_p2 SOURCE src/IDCT2.cpp:162 VARIABLE add_ln162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_fu_5049_p2 SOURCE src/IDCT2.cpp:163 VARIABLE add_ln163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_fu_5054_p2 SOURCE src/IDCT2.cpp:164 VARIABLE add_ln164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_fu_5059_p2 SOURCE src/IDCT2.cpp:165 VARIABLE add_ln165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln166_fu_5064_p2 SOURCE src/IDCT2.cpp:166 VARIABLE add_ln166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_fu_5069_p2 SOURCE src/IDCT2.cpp:167 VARIABLE add_ln167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_fu_5074_p2 SOURCE src/IDCT2.cpp:168 VARIABLE add_ln168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_fu_5079_p2 SOURCE src/IDCT2.cpp:169 VARIABLE add_ln169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_fu_5084_p2 SOURCE src/IDCT2.cpp:170 VARIABLE add_ln170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_fu_5089_p2 SOURCE src/IDCT2.cpp:171 VARIABLE add_ln171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_fu_5094_p2 SOURCE src/IDCT2.cpp:172 VARIABLE add_ln172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_fu_5099_p2 SOURCE src/IDCT2.cpp:173 VARIABLE add_ln173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_fu_5104_p2 SOURCE src/IDCT2.cpp:174 VARIABLE add_ln174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln175_fu_5110_p2 SOURCE src/IDCT2.cpp:175 VARIABLE add_ln175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln176_fu_5115_p2 SOURCE src/IDCT2.cpp:176 VARIABLE sub_ln176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln177_fu_5120_p2 SOURCE src/IDCT2.cpp:177 VARIABLE sub_ln177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln178_fu_5126_p2 SOURCE src/IDCT2.cpp:178 VARIABLE sub_ln178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln179_fu_5131_p2 SOURCE src/IDCT2.cpp:179 VARIABLE sub_ln179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln180_fu_5136_p2 SOURCE src/IDCT2.cpp:180 VARIABLE sub_ln180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln181_fu_5141_p2 SOURCE src/IDCT2.cpp:181 VARIABLE sub_ln181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln182_fu_5146_p2 SOURCE src/IDCT2.cpp:182 VARIABLE sub_ln182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln183_fu_5151_p2 SOURCE src/IDCT2.cpp:183 VARIABLE sub_ln183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln184_fu_5156_p2 SOURCE src/IDCT2.cpp:184 VARIABLE sub_ln184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln185_fu_5161_p2 SOURCE src/IDCT2.cpp:185 VARIABLE sub_ln185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln186_fu_5166_p2 SOURCE src/IDCT2.cpp:186 VARIABLE sub_ln186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln187_fu_5171_p2 SOURCE src/IDCT2.cpp:187 VARIABLE sub_ln187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln188_fu_5176_p2 SOURCE src/IDCT2.cpp:188 VARIABLE sub_ln188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln189_fu_5181_p2 SOURCE src/IDCT2.cpp:189 VARIABLE sub_ln189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln190_fu_5186_p2 SOURCE src/IDCT2.cpp:190 VARIABLE sub_ln190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln191_fu_5191_p2 SOURCE src/IDCT2.cpp:191 VARIABLE sub_ln191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true}} AREA {DSP 236 BRAM 0 URAM 0}} IDCT2B64 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_fu_2484_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_fu_8291_p2 SOURCE src/IDCT2.cpp:243 VARIABLE add_ln243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_5_fu_4410_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_6_fu_4421_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_10_fu_4469_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_11_fu_4480_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_12_fu_8301_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_fu_4523_p2 SOURCE src/IDCT2.cpp:244 VARIABLE add_ln244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_1_fu_4534_p2 SOURCE src/IDCT2.cpp:244 VARIABLE add_ln244_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_fu_8306_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_2_fu_4550_p2 SOURCE src/IDCT2.cpp:244 VARIABLE add_ln244_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_4_fu_4566_p2 SOURCE src/IDCT2.cpp:244 VARIABLE add_ln244_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_1_fu_8314_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_5_fu_4582_p2 SOURCE src/IDCT2.cpp:244 VARIABLE add_ln244_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_2_fu_4593_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_9_fu_4609_p2 SOURCE src/IDCT2.cpp:244 VARIABLE add_ln244_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_10_fu_4618_p2 SOURCE src/IDCT2.cpp:244 VARIABLE add_ln244_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_12_fu_8335_p2 SOURCE src/IDCT2.cpp:244 VARIABLE add_ln244_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_1_fu_8359_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_3_fu_8375_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_4_fu_4653_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_fu_8380_p2 SOURCE src/IDCT2.cpp:245 VARIABLE add_ln245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_5_fu_4674_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_6_fu_4690_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_7_fu_4701_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_1_fu_4717_p2 SOURCE src/IDCT2.cpp:245 VARIABLE add_ln245_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_3_fu_4733_p2 SOURCE src/IDCT2.cpp:245 VARIABLE add_ln245_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_29_fu_8388_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_fu_8392_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_1_fu_4764_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_60_fu_8401_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_5_fu_8430_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_13_fu_4822_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_3_fu_4832_p2 SOURCE src/IDCT2.cpp:243 VARIABLE add_ln243_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_4_fu_4848_p2 SOURCE src/IDCT2.cpp:243 VARIABLE add_ln243_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_5_fu_8584_p2 SOURCE src/IDCT2.cpp:243 VARIABLE add_ln243_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_6_fu_4864_p2 SOURCE src/IDCT2.cpp:243 VARIABLE add_ln243_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_16_fu_8589_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_7_fu_4875_p2 SOURCE src/IDCT2.cpp:243 VARIABLE add_ln243_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_18_fu_4891_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_19_fu_4907_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_8_fu_8602_p2 SOURCE src/IDCT2.cpp:243 VARIABLE add_ln243_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_9_fu_4923_p2 SOURCE src/IDCT2.cpp:243 VARIABLE add_ln243_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_5_fu_4940_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_5s_32_2_1_U475 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U185 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_7_fu_4956_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U232 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U233 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U234 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U235 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U236 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U237 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U186 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_5 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U187 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_6 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U238 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_7 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U239 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U188 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_8_fu_4965_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U240 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_13_fu_8647_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_37_fu_8687_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_38_fu_8693_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_41_fu_4997_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_11_fu_5043_p2 SOURCE src/IDCT2.cpp:243 VARIABLE add_ln243_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_12_fu_8771_p2 SOURCE src/IDCT2.cpp:243 VARIABLE add_ln243_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_20_fu_5059_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_15_fu_5065_p2 SOURCE src/IDCT2.cpp:243 VARIABLE add_ln243_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_17_fu_8793_p2 SOURCE src/IDCT2.cpp:243 VARIABLE add_ln243_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U241 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U242 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U243 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_5 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U244 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_6 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U189 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_7 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U245 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_8 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U246 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_9 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U247 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_8 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_10_fu_8830_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_11_fu_8840_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_6_fu_5111_p2 SOURCE src/IDCT2.cpp:245 VARIABLE add_ln245_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_12_fu_8845_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_16_fu_5122_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_17_fu_5133_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_18_fu_8849_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_19_fu_2644_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_20_fu_5139_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_22_fu_5149_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_23_fu_5155_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_182_fu_5161_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_24_fu_5172_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_306_fu_8882_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_306 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_25_fu_5183_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_23_fu_9012_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_18_fu_9026_p2 SOURCE src/IDCT2.cpp:243 VARIABLE add_ln243_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_27_fu_9039_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U248 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U249 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_10 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U250 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_11 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U251 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_12 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_9_fu_5209_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U252 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_13 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_10_fu_2695_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_11_fu_5220_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_12_fu_9043_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_15_fu_9068_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_10_fu_5257_p2 SOURCE src/IDCT2.cpp:245 VARIABLE add_ln245_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_11_fu_5263_p2 SOURCE src/IDCT2.cpp:245 VARIABLE add_ln245_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_18_fu_9105_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_12_fu_9109_p2 SOURCE src/IDCT2.cpp:245 VARIABLE add_ln245_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_13_fu_5279_p2 SOURCE src/IDCT2.cpp:245 VARIABLE add_ln245_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_28_fu_5333_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U190 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U191 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U253 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_5 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U254 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_6 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U255 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_7 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U256 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_8 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_92_fu_9113_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_93_fu_9119_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_96_fu_5349_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_108_fu_9165_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_114_fu_9194_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_115_fu_9200_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U257 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U258 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U259 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U260 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U261 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_14 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U262 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_15 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_14_fu_5399_p2 SOURCE src/IDCT2.cpp:244 VARIABLE add_ln244_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_14_fu_2785_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_15_fu_2791_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_16_fu_5409_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_17_fu_2802_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_18_fu_5414_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_16_fu_5424_p2 SOURCE src/IDCT2.cpp:244 VARIABLE add_ln244_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_17_fu_5430_p2 SOURCE src/IDCT2.cpp:244 VARIABLE add_ln244_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_19_fu_9244_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_23_fu_5441_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_24_fu_9259_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_26_fu_9270_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_27_fu_9280_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U263 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_9 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U264 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_10 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U265 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_11 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U266 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_12 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_30_fu_9285_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_430_fu_9289_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_430 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_35_fu_5488_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_461_fu_5494_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_461 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_38_fu_9318_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_134_fu_9364_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_139_fu_9382_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_142_fu_9399_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_29_fu_9444_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_30_fu_9453_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_22_fu_9458_p2 SOURCE src/IDCT2.cpp:243 VARIABLE add_ln243_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_31_fu_9463_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U267 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_5 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U268 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_6 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_5s_32_2_1_U476 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_16 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_19_fu_5521_p2 SOURCE src/IDCT2.cpp:244 VARIABLE add_ln244_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_21_fu_5531_p2 SOURCE src/IDCT2.cpp:244 VARIABLE add_ln244_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_20_fu_2872_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U192 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_17 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U269 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_13 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U270 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_14 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U271 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_15 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U272 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_16 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_28_fu_9471_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_16_fu_5563_p2 SOURCE src/IDCT2.cpp:245 VARIABLE add_ln245_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_40_fu_5585_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U273 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_9 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U274 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_10 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U462 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_11 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_41_fu_9492_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_161_fu_9526_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_33_fu_9588_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_34_fu_9592_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_35_fu_9607_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U463 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_7 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U193 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_8 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_36_fu_9611_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_37_fu_9615_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_21_fu_5688_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_23_fu_2934_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_24_fu_5704_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_25_fu_9619_p2 SOURCE src/IDCT2.cpp:244 VARIABLE add_ln244_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_5s_32_2_1_U478 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_18 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_28_fu_5738_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U275 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_19 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U464 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_20 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U465 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_17 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_30_fu_9628_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_31_fu_5767_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_20_fu_5773_p2 SOURCE src/IDCT2.cpp:245 VARIABLE add_ln245_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_33_fu_9648_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_21_fu_5779_p2 SOURCE src/IDCT2.cpp:245 VARIABLE add_ln245_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U276 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_18 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U277 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_12 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U278 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_13 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_44_fu_5802_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_676_fu_9666_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_676 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_47_fu_9672_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_48_fu_9682_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_707_fu_9698_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_707 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_190_fu_14727_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_206_fu_9762_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_24_fu_5841_p2 SOURCE src/IDCT2.cpp:243 VARIABLE add_ln243_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_25_fu_5847_p2 SOURCE src/IDCT2.cpp:243 VARIABLE add_ln243_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_38_fu_9788_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U279 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_9 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U280 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_10 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_39_fu_5853_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_40_fu_9792_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_29_fu_5869_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_30_fu_5875_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_26_fu_5881_p2 SOURCE src/IDCT2.cpp:244 VARIABLE add_ln244_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U281 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_21 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U194 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_22 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U195 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_23 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_34_fu_5903_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_28_fu_9800_p2 SOURCE src/IDCT2.cpp:244 VARIABLE add_ln244_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_23_fu_5913_p2 SOURCE src/IDCT2.cpp:245 VARIABLE add_ln245_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_24_fu_5924_p2 SOURCE src/IDCT2.cpp:245 VARIABLE add_ln245_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_36_fu_9810_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U282 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_19 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U283 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_20 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_53_fu_9853_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_54_fu_5930_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_799_fu_5940_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_799 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_830_fu_5946_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_830 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_57_fu_9866_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U284 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_14 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U285 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_15 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_58_fu_5952_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_214_fu_9872_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_225_fu_9919_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_230_fu_9937_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_42_fu_9989_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U286 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_11 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U287 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_12 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U288 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_13 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_5s_32_2_1_U479 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_14 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_45_fu_5998_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_46_fu_6004_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_36_fu_6010_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U289 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_24 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U290 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_25 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_38_fu_6021_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_30_fu_6025_p2 SOURCE src/IDCT2.cpp:244 VARIABLE add_ln244_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_31_fu_6029_p2 SOURCE src/IDCT2.cpp:244 VARIABLE add_ln244_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_32_fu_10019_p2 SOURCE src/IDCT2.cpp:244 VARIABLE add_ln244_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U291 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_21 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U292 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_22 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U293 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_23 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_42_fu_10028_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_26_fu_6061_p2 SOURCE src/IDCT2.cpp:245 VARIABLE add_ln245_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U294 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_16 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U295 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_17 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U296 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_18 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_60_fu_10046_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_61_fu_6072_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_62_fu_10050_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_923_fu_6078_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_923 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_253_fu_10102_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_48_fu_10192_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_49_fu_10196_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U297 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_15 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U298 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_16 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_30_fu_6100_p2 SOURCE src/IDCT2.cpp:243 VARIABLE add_ln243_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_32_fu_6111_p2 SOURCE src/IDCT2.cpp:243 VARIABLE add_ln243_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_39_fu_6122_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U299 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_26 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U300 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_27 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_40_fu_6132_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_42_fu_3127_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_44_fu_3133_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_33_fu_6142_p2 SOURCE src/IDCT2.cpp:244 VARIABLE add_ln244_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U301 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_24 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U302 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_25 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_47_fu_6152_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_48_fu_6158_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_49_fu_10224_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_50_fu_6169_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U303 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_26 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U304 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_19 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_987_fu_6180_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_987 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_69_fu_10247_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U305 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_20 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U196 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_21 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_71_fu_10292_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_50_fu_6227_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U306 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_17 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U307 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_18 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_34_fu_6232_p2 SOURCE src/IDCT2.cpp:243 VARIABLE add_ln243_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_36_fu_6238_p2 SOURCE src/IDCT2.cpp:243 VARIABLE add_ln243_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U308 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_28 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U309 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_29 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_47_fu_6276_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_48_fu_6282_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U310 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_30 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_53_fu_10399_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U311 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_27 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_54_fu_6302_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_56_fu_10407_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_990_fu_10411_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_990 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_991_fu_6313_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_991 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U197 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_22 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U312 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_23 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U313 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_24 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_72_fu_10416_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_74_fu_3235_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_75_fu_3241_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_308_fu_10431_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_308 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_5s_32_2_1_U484 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_19 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U466 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_20 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_56_fu_10550_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_40_fu_6359_p2 SOURCE src/IDCT2.cpp:243 VARIABLE add_ln243_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_57_fu_10559_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U314 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_21 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U315 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_31 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_37_fu_10568_p2 SOURCE src/IDCT2.cpp:244 VARIABLE add_ln244_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_39_fu_6365_p2 SOURCE src/IDCT2.cpp:244 VARIABLE add_ln244_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_53_fu_10577_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U198 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_32 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U316 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_33 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_57_fu_6376_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_58_fu_10586_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U317 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_28 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U467 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_29 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U468 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_30 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_60_fu_10596_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_62_fu_10605_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_63_fu_6396_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U199 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_25 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U200 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_26 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_357_fu_10661_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_357 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_41_fu_6434_p2 SOURCE src/IDCT2.cpp:243 VARIABLE add_ln243_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_42_fu_6440_p2 SOURCE src/IDCT2.cpp:243 VARIABLE add_ln243_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_58_fu_10695_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U318 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_22 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U319 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_23 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_44_fu_6445_p2 SOURCE src/IDCT2.cpp:243 VARIABLE add_ln243_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_5s_32_2_1_U480 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_24 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U320 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_25 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_54_fu_6468_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_56_fu_6484_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_57_fu_6490_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U321 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_34 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U201 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_35 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_59_fu_6496_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_60_fu_6506_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_61_fu_10719_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_64_fu_10735_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U322 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_31 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U323 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_32 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_30_fu_10739_p2 SOURCE src/IDCT2.cpp:245 VARIABLE add_ln245_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U324 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_33 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U325 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_34 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_996_fu_10757_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_996 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_997_fu_6517_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_997 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U326 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_27 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_80_fu_10780_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_377_fu_10825_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_377 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_59_fu_6551_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U327 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_26 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_60_fu_10900_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_62_fu_6556_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_63_fu_10909_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U202 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_27 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_63_fu_6568_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U328 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_36 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U329 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_37 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_44_fu_6583_p2 SOURCE src/IDCT2.cpp:244 VARIABLE add_ln244_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_5s_32_2_1_U481 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_38 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U330 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_35 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_31_fu_10928_p2 SOURCE src/IDCT2.cpp:245 VARIABLE add_ln245_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U331 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_36 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U203 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_37 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_70_fu_6606_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_82_fu_6612_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_83_fu_10956_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_84_fu_6623_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U332 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_28 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U333 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_29 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_89_fu_6629_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_407_fu_11020_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_407 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_90_fu_6634_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_64_fu_11098_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U334 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_28 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_65_fu_11102_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U335 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_29 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_66_fu_11111_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_65_fu_11115_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_66_fu_11124_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U204 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_39 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_68_fu_6674_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_69_fu_11134_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_47_fu_3401_p2 SOURCE src/IDCT2.cpp:244 VARIABLE add_ln244_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U336 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_40 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U337 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_38 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_74_fu_6696_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_75_fu_6707_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_36_fu_6713_p2 SOURCE src/IDCT2.cpp:245 VARIABLE add_ln245_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U469 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_39 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U470 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_30 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_94_fu_11152_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U338 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_31 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U471 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_32 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_1003_fu_11162_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_1003 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_96_fu_11168_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_49_fu_6779_p2 SOURCE src/IDCT2.cpp:243 VARIABLE add_ln243_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U339 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_30 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U340 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_31 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_51_fu_6789_p2 SOURCE src/IDCT2.cpp:243 VARIABLE add_ln243_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_68_fu_6800_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U341 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_32 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U342 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_33 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_53_fu_11271_p2 SOURCE src/IDCT2.cpp:243 VARIABLE add_ln243_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U343 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_41 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_49_fu_6806_p2 SOURCE src/IDCT2.cpp:244 VARIABLE add_ln244_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_50_fu_11284_p2 SOURCE src/IDCT2.cpp:244 VARIABLE add_ln244_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_5s_32_2_1_U477 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_42 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_76_fu_11289_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U344 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_40 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_79_fu_11302_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U345 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_41 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_1006_fu_6812_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_1006 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_1007_fu_6818_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_1007 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_99_fu_11320_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_1008_fu_6824_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_1008 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U205 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_33 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_100_fu_11324_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U346 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_34 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_481_fu_11413_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_481 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_69_fu_6851_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U347 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_34 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_70_fu_11446_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U206 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_35 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U207 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_36 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_72_fu_6874_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U348 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_43 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_77_fu_6901_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_78_fu_11458_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U349 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_42 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_83_fu_11468_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U208 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_43 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_38_fu_11488_p2 SOURCE src/IDCT2.cpp:245 VARIABLE add_ln245_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U350 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_35 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U209 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_36 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_103_fu_6912_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_105_fu_11492_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U351 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_37 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U352 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_38 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_106_fu_11502_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U353 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_37 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U354 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_38 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_75_fu_11592_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_76_fu_6993_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U355 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_39 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_78_fu_11596_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U356 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_44 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U357 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_45 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_81_fu_7021_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U358 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_46 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_82_fu_3603_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_40_fu_7031_p2 SOURCE src/IDCT2.cpp:245 VARIABLE add_ln245_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_41_fu_7037_p2 SOURCE src/IDCT2.cpp:245 VARIABLE add_ln245_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U359 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_44 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U360 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_45 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U361 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_46 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_109_fu_11616_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_1015_fu_7065_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_1015 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_111_fu_11625_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U210 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_39 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_528_fu_11653_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_528 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_543_fu_11714_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_543 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_547_fu_11731_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_547 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_81_fu_7101_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U362 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_40 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_82_fu_11748_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U363 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_41 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_57_fu_11752_p2 SOURCE src/IDCT2.cpp:243 VARIABLE add_ln243_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_84_fu_7113_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U364 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_47 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U365 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_48 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U366 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_49 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_53_fu_7124_p2 SOURCE src/IDCT2.cpp:244 VARIABLE add_ln244_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_89_fu_11760_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U367 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_47 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U368 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_48 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_46_fu_11781_p2 SOURCE src/IDCT2.cpp:245 VARIABLE add_ln245_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U369 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_49 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_91_fu_11789_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_113_fu_11793_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_115_fu_7134_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_119_fu_11820_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U370 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_40 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_1017_fu_11825_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_1017 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_563_fu_11864_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_563 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_574_fu_11905_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_574 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_121_fu_11922_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_86_fu_7168_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_58_fu_11950_p2 SOURCE src/IDCT2.cpp:243 VARIABLE add_ln243_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U371 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_42 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_87_fu_11954_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_89_fu_11967_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U211 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_43 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_90_fu_7174_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U372 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_50 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U373 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_51 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_56_fu_7202_p2 SOURCE src/IDCT2.cpp:244 VARIABLE add_ln244_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U374 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_52 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U375 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_50 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U376 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_51 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U212 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_52 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_93_fu_7222_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U377 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_41 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U378 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_42 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_sub1028_fu_12010_p2 SOURCE src/IDCT2.cpp:202 VARIABLE p_sub1028 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U213 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_43 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_593_fu_12061_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_593 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U379 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_44 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_92_fu_12139_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_60_fu_12144_p2 SOURCE src/IDCT2.cpp:243 VARIABLE add_ln243_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U380 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_45 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_93_fu_7278_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_94_fu_12148_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U381 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_46 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_89_fu_7288_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U382 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_53 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U383 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_54 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_90_fu_7293_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U214 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_55 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_92_fu_7299_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_94_fu_12156_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U384 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_53 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U385 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_54 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_49_fu_7304_p2 SOURCE src/IDCT2.cpp:245 VARIABLE add_ln245_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_96_fu_7315_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_1023_fu_12170_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_1023 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_127_fu_7321_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_129_fu_12183_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U386 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_44 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_130_fu_12189_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_1025_fu_3805_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_1025 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_132_fu_7327_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_631_fu_12259_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_631 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_637_fu_12281_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_637 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U387 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_47 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_96_fu_7354_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_93_fu_7366_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U388 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_56 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_96_fu_7383_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U215 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_57 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_97_fu_7389_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U389 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_55 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_52_fu_12351_p2 SOURCE src/IDCT2.cpp:245 VARIABLE add_ln245_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U390 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_56 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U391 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_57 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_55_fu_7394_p2 SOURCE src/IDCT2.cpp:245 VARIABLE add_ln245_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_98_fu_12369_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U392 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_45 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U393 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_46 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_136_fu_12391_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U216 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_47 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_668_fu_2348_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_668 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U394 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_48 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_672_fu_7412_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_672 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_66_fu_7424_p2 SOURCE src/IDCT2.cpp:243 VARIABLE add_ln243_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_68_fu_12508_p2 SOURCE src/IDCT2.cpp:243 VARIABLE add_ln243_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U395 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_48 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U396 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_49 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_99_fu_7440_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_101_fu_7446_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_103_fu_7452_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U397 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_58 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U398 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_59 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_100_fu_12549_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U399 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_58 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_101_fu_12561_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_102_fu_12566_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U400 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_59 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_103_fu_7467_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_104_fu_12574_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U401 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_49 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U402 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_50 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U403 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_51 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_137_fu_12583_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_678_fu_12599_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_678 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_681_fu_12611_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_681 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_70_fu_7483_p2 SOURCE src/IDCT2.cpp:243 VARIABLE add_ln243_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U404 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_50 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_102_fu_12720_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U217 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_51 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U405 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_52 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_105_fu_7499_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U406 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_60 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U218 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_61 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_107_fu_7508_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U407 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_60 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_58_fu_7514_p2 SOURCE src/IDCT2.cpp:245 VARIABLE add_ln245_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_107_fu_7525_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_108_fu_12748_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U408 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_52 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_5s_32_2_1_U482 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_53 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_1033_fu_12762_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_1033 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U409 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_54 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_142_fu_12772_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U219 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_55 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_712_fu_12799_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_712 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_731_fu_12872_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_731 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U410 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_53 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_105_fu_7587_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_106_fu_7593_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_107_fu_12888_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_108_fu_12892_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_109_fu_7599_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_111_fu_7604_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U411 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_62 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U412 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_63 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_109_fu_7610_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U413 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_64 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U414 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_61 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_110_fu_12919_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U415 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_62 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_59_fu_12923_p2 SOURCE src/IDCT2.cpp:245 VARIABLE add_ln245_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_111_fu_7614_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U220 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_63 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_147_fu_7630_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U416 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_56 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_112_fu_7664_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U417 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_54 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U472 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_55 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_73_fu_13089_p2 SOURCE src/IDCT2.cpp:243 VARIABLE add_ln243_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U473 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_56 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U418 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_65 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_66_fu_7689_p2 SOURCE src/IDCT2.cpp:244 VARIABLE add_ln244_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U419 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_66 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U474 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_64 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_115_fu_13107_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_118_fu_13121_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U420 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_65 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U421 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_66 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_151_fu_13126_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U422 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_57 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_152_fu_13130_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_153_fu_13135_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_154_fu_13141_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp8_fu_7721_p2 SOURCE src/IDCT2.cpp:202 VARIABLE tmp8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U221 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_58 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_773_fu_13197_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_773 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_776_fu_15496_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_776 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_780_fu_13215_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_780 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_791_fu_13243_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_791 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_116_fu_7743_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U423 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_57 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_119_fu_7748_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_74_fu_7759_p2 SOURCE src/IDCT2.cpp:243 VARIABLE add_ln243_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U222 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_67 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_115_fu_7781_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_71_fu_7786_p2 SOURCE src/IDCT2.cpp:244 VARIABLE add_ln244_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U223 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_68 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U424 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_69 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_60_fu_7802_p2 SOURCE src/IDCT2.cpp:245 VARIABLE add_ln245_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U224 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_67 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_5s_32_2_1_U483 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_68 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_155_fu_13296_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U425 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_59 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U426 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_60 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_157_fu_13313_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_125_fu_13440_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_76_fu_13445_p2 SOURCE src/IDCT2.cpp:243 VARIABLE add_ln243_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U427 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_58 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U428 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_59 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_127_fu_13449_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U429 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_70 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_118_fu_7881_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_123_fu_13462_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_121_fu_13466_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_63_fu_13491_p2 SOURCE src/IDCT2.cpp:245 VARIABLE add_ln245_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U430 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_69 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_64_fu_13499_p2 SOURCE src/IDCT2.cpp:245 VARIABLE add_ln245_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U431 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_61 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_1045_fu_13507_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_1045 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U432 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_62 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U225 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_63 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_850_fu_13606_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_850 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_129_fu_7906_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U433 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_60 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U434 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_61 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_130_fu_7911_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U226 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_62 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_80_fu_7917_p2 SOURCE src/IDCT2.cpp:243 VARIABLE add_ln243_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_132_fu_13664_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_124_fu_7929_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U435 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_71 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_74_fu_7935_p2 SOURCE src/IDCT2.cpp:244 VARIABLE add_ln244_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U436 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_72 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U227 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_73 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_75_fu_13676_p2 SOURCE src/IDCT2.cpp:244 VARIABLE add_ln244_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U437 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_70 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_127_fu_13690_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U438 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_71 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_128_fu_13695_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U439 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_72 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U440 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_73 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_165_fu_7946_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_166_fu_13709_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_168_fu_13719_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U441 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_64 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_873_fu_13769_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_873 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_888_fu_4196_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_888 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_170_fu_4212_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_81_fu_13842_p2 SOURCE src/IDCT2.cpp:243 VARIABLE add_ln243_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U442 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_63 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U443 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_64 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U444 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_65 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_129_fu_8030_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_130_fu_8036_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U228 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_74 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U445 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_74 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U446 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_75 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_131_fu_8068_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_132_fu_13871_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_172_fu_13875_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U447 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_65 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_173_fu_13879_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U448 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_66 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U229 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_67 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_915_fu_13971_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_915 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_140_fu_8122_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_83_fu_13997_p2 SOURCE src/IDCT2.cpp:243 VARIABLE add_ln243_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U449 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_66 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_84_fu_14001_p2 SOURCE src/IDCT2.cpp:243 VARIABLE add_ln243_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U450 SOURCE src/IDCT2.cpp:243 VARIABLE mul_ln243_67 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_135_fu_8144_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U230 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_75 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U451 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_76 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_133_fu_14018_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_135_fu_14027_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_67_fu_14033_p2 SOURCE src/IDCT2.cpp:245 VARIABLE add_ln245_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_136_fu_14043_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_140_fu_14058_p2 SOURCE src/IDCT2.cpp:245 VARIABLE sub_ln245_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U452 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_68 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln246_175_fu_8172_p2 SOURCE src/IDCT2.cpp:246 VARIABLE sub_ln246_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U453 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_69 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U454 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_70 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_924_fu_14067_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_924 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_146_fu_14174_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_149_fu_14189_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_150_fu_8208_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_151_fu_14193_p2 SOURCE src/IDCT2.cpp:243 VARIABLE sub_ln243_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_78_fu_8225_p2 SOURCE src/IDCT2.cpp:244 VARIABLE add_ln244_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_32_2_1_x_U455 SOURCE src/IDCT2.cpp:244 VARIABLE mul_ln244_77 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_140_fu_8236_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_144_fu_14206_p2 SOURCE src/IDCT2.cpp:244 VARIABLE sub_ln244_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U456 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_76 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U457 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_77 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U458 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_78 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U459 SOURCE src/IDCT2.cpp:245 VARIABLE mul_ln245_79 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U460 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_71 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U461 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_72 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_32_2_1_x_U231 SOURCE src/IDCT2.cpp:246 VARIABLE mul_ln246_73 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_956_fu_14250_p2 SOURCE src/IDCT2.cpp:246 VARIABLE add_ln246_956 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln249_fu_15820_p2 SOURCE src/IDCT2.cpp:249 VARIABLE add_ln249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln250_fu_15825_p2 SOURCE src/IDCT2.cpp:250 VARIABLE add_ln250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln251_fu_15829_p2 SOURCE src/IDCT2.cpp:251 VARIABLE add_ln251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln252_fu_15833_p2 SOURCE src/IDCT2.cpp:252 VARIABLE add_ln252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln253_fu_15837_p2 SOURCE src/IDCT2.cpp:253 VARIABLE add_ln253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln254_fu_15841_p2 SOURCE src/IDCT2.cpp:254 VARIABLE add_ln254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln255_fu_15845_p2 SOURCE src/IDCT2.cpp:255 VARIABLE add_ln255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln256_fu_15850_p2 SOURCE src/IDCT2.cpp:256 VARIABLE add_ln256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln257_fu_15854_p2 SOURCE src/IDCT2.cpp:257 VARIABLE add_ln257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_fu_15858_p2 SOURCE src/IDCT2.cpp:258 VARIABLE add_ln258 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln259_fu_15862_p2 SOURCE src/IDCT2.cpp:259 VARIABLE add_ln259 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln260_fu_15866_p2 SOURCE src/IDCT2.cpp:260 VARIABLE add_ln260 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln261_fu_15871_p2 SOURCE src/IDCT2.cpp:261 VARIABLE add_ln261 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln262_fu_15875_p2 SOURCE src/IDCT2.cpp:262 VARIABLE add_ln262 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln263_fu_15879_p2 SOURCE src/IDCT2.cpp:263 VARIABLE add_ln263 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln264_fu_15884_p2 SOURCE src/IDCT2.cpp:264 VARIABLE add_ln264 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln265_fu_15889_p2 SOURCE src/IDCT2.cpp:265 VARIABLE add_ln265 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln266_fu_15893_p2 SOURCE src/IDCT2.cpp:266 VARIABLE add_ln266 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln267_fu_15897_p2 SOURCE src/IDCT2.cpp:267 VARIABLE add_ln267 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln268_fu_15901_p2 SOURCE src/IDCT2.cpp:268 VARIABLE add_ln268 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln269_fu_15905_p2 SOURCE src/IDCT2.cpp:269 VARIABLE add_ln269 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln270_fu_15909_p2 SOURCE src/IDCT2.cpp:270 VARIABLE add_ln270 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln271_fu_15913_p2 SOURCE src/IDCT2.cpp:271 VARIABLE add_ln271 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln272_fu_15917_p2 SOURCE src/IDCT2.cpp:272 VARIABLE add_ln272 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln273_fu_15921_p2 SOURCE src/IDCT2.cpp:273 VARIABLE add_ln273 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln274_fu_15925_p2 SOURCE src/IDCT2.cpp:274 VARIABLE add_ln274 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln275_fu_15930_p2 SOURCE src/IDCT2.cpp:275 VARIABLE add_ln275 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln276_fu_15934_p2 SOURCE src/IDCT2.cpp:276 VARIABLE add_ln276 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln277_fu_15938_p2 SOURCE src/IDCT2.cpp:277 VARIABLE add_ln277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln278_fu_15942_p2 SOURCE src/IDCT2.cpp:278 VARIABLE add_ln278 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln279_fu_15946_p2 SOURCE src/IDCT2.cpp:279 VARIABLE add_ln279 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln280_fu_15950_p2 SOURCE src/IDCT2.cpp:280 VARIABLE add_ln280 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln281_fu_15954_p2 SOURCE src/IDCT2.cpp:281 VARIABLE sub_ln281 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln282_fu_15958_p2 SOURCE src/IDCT2.cpp:282 VARIABLE sub_ln282 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln283_fu_15962_p2 SOURCE src/IDCT2.cpp:283 VARIABLE sub_ln283 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln284_fu_15966_p2 SOURCE src/IDCT2.cpp:284 VARIABLE sub_ln284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln285_fu_15970_p2 SOURCE src/IDCT2.cpp:285 VARIABLE sub_ln285 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln286_fu_15974_p2 SOURCE src/IDCT2.cpp:286 VARIABLE sub_ln286 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln287_fu_15978_p2 SOURCE src/IDCT2.cpp:287 VARIABLE sub_ln287 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln288_fu_15983_p2 SOURCE src/IDCT2.cpp:288 VARIABLE sub_ln288 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln289_fu_15987_p2 SOURCE src/IDCT2.cpp:289 VARIABLE sub_ln289 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln290_fu_15991_p2 SOURCE src/IDCT2.cpp:290 VARIABLE sub_ln290 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln291_fu_15995_p2 SOURCE src/IDCT2.cpp:291 VARIABLE sub_ln291 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln292_fu_15999_p2 SOURCE src/IDCT2.cpp:292 VARIABLE sub_ln292 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln293_fu_16003_p2 SOURCE src/IDCT2.cpp:293 VARIABLE sub_ln293 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln294_fu_16007_p2 SOURCE src/IDCT2.cpp:294 VARIABLE sub_ln294 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln295_fu_16011_p2 SOURCE src/IDCT2.cpp:295 VARIABLE sub_ln295 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln296_fu_16015_p2 SOURCE src/IDCT2.cpp:296 VARIABLE sub_ln296 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln297_fu_16019_p2 SOURCE src/IDCT2.cpp:297 VARIABLE sub_ln297 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln298_fu_16024_p2 SOURCE src/IDCT2.cpp:298 VARIABLE sub_ln298 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln299_fu_16029_p2 SOURCE src/IDCT2.cpp:299 VARIABLE sub_ln299 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln300_fu_16033_p2 SOURCE src/IDCT2.cpp:300 VARIABLE sub_ln300 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln301_fu_16037_p2 SOURCE src/IDCT2.cpp:301 VARIABLE sub_ln301 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln302_fu_16042_p2 SOURCE src/IDCT2.cpp:302 VARIABLE sub_ln302 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln303_fu_16046_p2 SOURCE src/IDCT2.cpp:303 VARIABLE sub_ln303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln304_fu_16050_p2 SOURCE src/IDCT2.cpp:304 VARIABLE sub_ln304 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln305_fu_16054_p2 SOURCE src/IDCT2.cpp:305 VARIABLE sub_ln305 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln306_fu_16058_p2 SOURCE src/IDCT2.cpp:306 VARIABLE sub_ln306 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln307_fu_16063_p2 SOURCE src/IDCT2.cpp:307 VARIABLE sub_ln307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln308_fu_16067_p2 SOURCE src/IDCT2.cpp:308 VARIABLE sub_ln308 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln309_fu_16071_p2 SOURCE src/IDCT2.cpp:309 VARIABLE sub_ln309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln310_fu_16075_p2 SOURCE src/IDCT2.cpp:310 VARIABLE sub_ln310 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln311_fu_16079_p2 SOURCE src/IDCT2.cpp:311 VARIABLE sub_ln311 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln312_fu_16083_p2 SOURCE src/IDCT2.cpp:312 VARIABLE sub_ln312 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true}} AREA {DSP 836 BRAM 0 URAM 0}} IDCT2_Pipeline_VITIS_LOOP_329_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln329_fu_810_p2 SOURCE src/IDCT2.cpp:329 VARIABLE icmp_ln329 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln329_fu_816_p2 SOURCE src/IDCT2.cpp:329 VARIABLE add_ln329 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln439_fu_1269_p2 SOURCE src/IDCT2.cpp:439 VARIABLE add_ln439 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln439_fu_1274_p2 SOURCE src/IDCT2.cpp:439 VARIABLE ashr_ln439 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln439_fu_1279_p2 SOURCE src/IDCT2.cpp:439 VARIABLE shl_ln439 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln439_fu_1292_p3 SOURCE src/IDCT2.cpp:439 VARIABLE select_ln439 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_122_fu_6213_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_122 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_122_fu_6217_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_122 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln439_1_fu_1303_p2 SOURCE src/IDCT2.cpp:439 VARIABLE add_ln439_1 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln439_1_fu_1308_p2 SOURCE src/IDCT2.cpp:439 VARIABLE ashr_ln439_1 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln439_1_fu_1313_p2 SOURCE src/IDCT2.cpp:439 VARIABLE shl_ln439_1 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln439_1_fu_1326_p3 SOURCE src/IDCT2.cpp:439 VARIABLE select_ln439_1 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_123_fu_6223_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_123 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_123_fu_6227_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_123 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln439_2_fu_1337_p2 SOURCE src/IDCT2.cpp:439 VARIABLE add_ln439_2 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln439_2_fu_1342_p2 SOURCE src/IDCT2.cpp:439 VARIABLE ashr_ln439_2 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln439_2_fu_1347_p2 SOURCE src/IDCT2.cpp:439 VARIABLE shl_ln439_2 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln439_2_fu_1360_p3 SOURCE src/IDCT2.cpp:439 VARIABLE select_ln439_2 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_124_fu_6233_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_124 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_124_fu_6237_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_124 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln439_3_fu_1371_p2 SOURCE src/IDCT2.cpp:439 VARIABLE add_ln439_3 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln439_3_fu_1376_p2 SOURCE src/IDCT2.cpp:439 VARIABLE ashr_ln439_3 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln439_3_fu_1381_p2 SOURCE src/IDCT2.cpp:439 VARIABLE shl_ln439_3 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln439_3_fu_1394_p3 SOURCE src/IDCT2.cpp:439 VARIABLE select_ln439_3 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_125_fu_6243_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_125 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_125_fu_6247_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_125 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln420_fu_1429_p2 SOURCE src/IDCT2.cpp:420 VARIABLE add_ln420 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln420_fu_1434_p2 SOURCE src/IDCT2.cpp:420 VARIABLE ashr_ln420 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln420_fu_1439_p2 SOURCE src/IDCT2.cpp:420 VARIABLE shl_ln420 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln420_fu_1452_p3 SOURCE src/IDCT2.cpp:420 VARIABLE select_ln420 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_114_fu_6269_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_114 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_114_fu_6273_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_114 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln420_1_fu_1463_p2 SOURCE src/IDCT2.cpp:420 VARIABLE add_ln420_1 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln420_1_fu_1468_p2 SOURCE src/IDCT2.cpp:420 VARIABLE ashr_ln420_1 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln420_1_fu_1473_p2 SOURCE src/IDCT2.cpp:420 VARIABLE shl_ln420_1 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln420_1_fu_1486_p3 SOURCE src/IDCT2.cpp:420 VARIABLE select_ln420_1 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_115_fu_6279_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_115 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_115_fu_6283_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_115 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln420_2_fu_1497_p2 SOURCE src/IDCT2.cpp:420 VARIABLE add_ln420_2 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln420_2_fu_1502_p2 SOURCE src/IDCT2.cpp:420 VARIABLE ashr_ln420_2 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln420_2_fu_1507_p2 SOURCE src/IDCT2.cpp:420 VARIABLE shl_ln420_2 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln420_2_fu_1520_p3 SOURCE src/IDCT2.cpp:420 VARIABLE select_ln420_2 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_116_fu_6289_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_116 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_116_fu_6293_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_116 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln420_3_fu_1531_p2 SOURCE src/IDCT2.cpp:420 VARIABLE add_ln420_3 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln420_3_fu_1536_p2 SOURCE src/IDCT2.cpp:420 VARIABLE ashr_ln420_3 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln420_3_fu_1541_p2 SOURCE src/IDCT2.cpp:420 VARIABLE shl_ln420_3 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln420_3_fu_1554_p3 SOURCE src/IDCT2.cpp:420 VARIABLE select_ln420_3 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_117_fu_6299_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_117 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_117_fu_6303_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_117 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln420_4_fu_1565_p2 SOURCE src/IDCT2.cpp:420 VARIABLE add_ln420_4 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln420_4_fu_1570_p2 SOURCE src/IDCT2.cpp:420 VARIABLE ashr_ln420_4 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln420_4_fu_1575_p2 SOURCE src/IDCT2.cpp:420 VARIABLE shl_ln420_4 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln420_4_fu_1588_p3 SOURCE src/IDCT2.cpp:420 VARIABLE select_ln420_4 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_118_fu_6309_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_118 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_118_fu_6313_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_118 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln420_5_fu_1599_p2 SOURCE src/IDCT2.cpp:420 VARIABLE add_ln420_5 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln420_5_fu_1604_p2 SOURCE src/IDCT2.cpp:420 VARIABLE ashr_ln420_5 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln420_5_fu_1609_p2 SOURCE src/IDCT2.cpp:420 VARIABLE shl_ln420_5 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln420_5_fu_1622_p3 SOURCE src/IDCT2.cpp:420 VARIABLE select_ln420_5 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_119_fu_6319_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_119 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_119_fu_6323_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_119 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln420_6_fu_1633_p2 SOURCE src/IDCT2.cpp:420 VARIABLE add_ln420_6 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln420_6_fu_1638_p2 SOURCE src/IDCT2.cpp:420 VARIABLE ashr_ln420_6 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln420_6_fu_1643_p2 SOURCE src/IDCT2.cpp:420 VARIABLE shl_ln420_6 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln420_6_fu_1656_p3 SOURCE src/IDCT2.cpp:420 VARIABLE select_ln420_6 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_120_fu_6329_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_120 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_120_fu_6333_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_120 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln420_7_fu_1667_p2 SOURCE src/IDCT2.cpp:420 VARIABLE add_ln420_7 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln420_7_fu_1672_p2 SOURCE src/IDCT2.cpp:420 VARIABLE ashr_ln420_7 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln420_7_fu_1677_p2 SOURCE src/IDCT2.cpp:420 VARIABLE shl_ln420_7 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln420_7_fu_1690_p3 SOURCE src/IDCT2.cpp:420 VARIABLE select_ln420_7 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_121_fu_6339_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_121 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_121_fu_6343_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_121 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln401_fu_1765_p2 SOURCE src/IDCT2.cpp:401 VARIABLE add_ln401 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln401_fu_1905_p2 SOURCE src/IDCT2.cpp:401 VARIABLE ashr_ln401 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln401_fu_1909_p2 SOURCE src/IDCT2.cpp:401 VARIABLE shl_ln401 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln401_fu_1921_p3 SOURCE src/IDCT2.cpp:401 VARIABLE select_ln401 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_98_fu_6373_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_98 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_98_fu_6377_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_98 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln401_1_fu_1774_p2 SOURCE src/IDCT2.cpp:401 VARIABLE add_ln401_1 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln401_1_fu_1928_p2 SOURCE src/IDCT2.cpp:401 VARIABLE ashr_ln401_1 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln401_1_fu_1932_p2 SOURCE src/IDCT2.cpp:401 VARIABLE shl_ln401_1 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln401_1_fu_1944_p3 SOURCE src/IDCT2.cpp:401 VARIABLE select_ln401_1 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_99_fu_6383_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_99 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_99_fu_6387_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_99 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln401_2_fu_1783_p2 SOURCE src/IDCT2.cpp:401 VARIABLE add_ln401_2 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln401_2_fu_1951_p2 SOURCE src/IDCT2.cpp:401 VARIABLE ashr_ln401_2 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln401_2_fu_1955_p2 SOURCE src/IDCT2.cpp:401 VARIABLE shl_ln401_2 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln401_2_fu_1967_p3 SOURCE src/IDCT2.cpp:401 VARIABLE select_ln401_2 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_100_fu_6393_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_100 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_100_fu_6397_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_100 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln401_3_fu_1792_p2 SOURCE src/IDCT2.cpp:401 VARIABLE add_ln401_3 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln401_3_fu_1974_p2 SOURCE src/IDCT2.cpp:401 VARIABLE ashr_ln401_3 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln401_3_fu_1978_p2 SOURCE src/IDCT2.cpp:401 VARIABLE shl_ln401_3 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln401_3_fu_1990_p3 SOURCE src/IDCT2.cpp:401 VARIABLE select_ln401_3 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_101_fu_6403_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_101 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_101_fu_6407_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_101 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln401_4_fu_1801_p2 SOURCE src/IDCT2.cpp:401 VARIABLE add_ln401_4 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln401_4_fu_1997_p2 SOURCE src/IDCT2.cpp:401 VARIABLE ashr_ln401_4 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln401_4_fu_2001_p2 SOURCE src/IDCT2.cpp:401 VARIABLE shl_ln401_4 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln401_4_fu_2013_p3 SOURCE src/IDCT2.cpp:401 VARIABLE select_ln401_4 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_102_fu_6413_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_102 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_102_fu_6417_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_102 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln401_5_fu_1810_p2 SOURCE src/IDCT2.cpp:401 VARIABLE add_ln401_5 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln401_5_fu_2020_p2 SOURCE src/IDCT2.cpp:401 VARIABLE ashr_ln401_5 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln401_5_fu_2024_p2 SOURCE src/IDCT2.cpp:401 VARIABLE shl_ln401_5 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln401_5_fu_2036_p3 SOURCE src/IDCT2.cpp:401 VARIABLE select_ln401_5 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_103_fu_6423_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_103 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_103_fu_6427_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_103 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln401_6_fu_1819_p2 SOURCE src/IDCT2.cpp:401 VARIABLE add_ln401_6 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln401_6_fu_2043_p2 SOURCE src/IDCT2.cpp:401 VARIABLE ashr_ln401_6 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln401_6_fu_2047_p2 SOURCE src/IDCT2.cpp:401 VARIABLE shl_ln401_6 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln401_6_fu_2059_p3 SOURCE src/IDCT2.cpp:401 VARIABLE select_ln401_6 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_104_fu_6433_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_104 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_104_fu_6437_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_104 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln401_7_fu_1828_p2 SOURCE src/IDCT2.cpp:401 VARIABLE add_ln401_7 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln401_7_fu_2066_p2 SOURCE src/IDCT2.cpp:401 VARIABLE ashr_ln401_7 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln401_7_fu_2070_p2 SOURCE src/IDCT2.cpp:401 VARIABLE shl_ln401_7 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln401_7_fu_2082_p3 SOURCE src/IDCT2.cpp:401 VARIABLE select_ln401_7 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_105_fu_6443_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_105 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_105_fu_6447_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_105 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln401_8_fu_1837_p2 SOURCE src/IDCT2.cpp:401 VARIABLE add_ln401_8 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln401_8_fu_2089_p2 SOURCE src/IDCT2.cpp:401 VARIABLE ashr_ln401_8 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln401_8_fu_2093_p2 SOURCE src/IDCT2.cpp:401 VARIABLE shl_ln401_8 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln401_8_fu_2105_p3 SOURCE src/IDCT2.cpp:401 VARIABLE select_ln401_8 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_106_fu_6453_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_106 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_106_fu_6457_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_106 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln401_9_fu_1846_p2 SOURCE src/IDCT2.cpp:401 VARIABLE add_ln401_9 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln401_9_fu_2112_p2 SOURCE src/IDCT2.cpp:401 VARIABLE ashr_ln401_9 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln401_9_fu_2116_p2 SOURCE src/IDCT2.cpp:401 VARIABLE shl_ln401_9 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln401_9_fu_2128_p3 SOURCE src/IDCT2.cpp:401 VARIABLE select_ln401_9 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_107_fu_6463_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_107 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_107_fu_6467_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_107 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln401_10_fu_1855_p2 SOURCE src/IDCT2.cpp:401 VARIABLE add_ln401_10 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln401_10_fu_2135_p2 SOURCE src/IDCT2.cpp:401 VARIABLE ashr_ln401_10 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln401_10_fu_2139_p2 SOURCE src/IDCT2.cpp:401 VARIABLE shl_ln401_10 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln401_10_fu_2151_p3 SOURCE src/IDCT2.cpp:401 VARIABLE select_ln401_10 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_108_fu_6473_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_108 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_108_fu_6477_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_108 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln401_11_fu_1864_p2 SOURCE src/IDCT2.cpp:401 VARIABLE add_ln401_11 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln401_11_fu_2158_p2 SOURCE src/IDCT2.cpp:401 VARIABLE ashr_ln401_11 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln401_11_fu_2162_p2 SOURCE src/IDCT2.cpp:401 VARIABLE shl_ln401_11 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln401_11_fu_2174_p3 SOURCE src/IDCT2.cpp:401 VARIABLE select_ln401_11 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_109_fu_6483_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_109 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_109_fu_6487_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_109 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln401_12_fu_1873_p2 SOURCE src/IDCT2.cpp:401 VARIABLE add_ln401_12 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln401_12_fu_2181_p2 SOURCE src/IDCT2.cpp:401 VARIABLE ashr_ln401_12 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln401_12_fu_2185_p2 SOURCE src/IDCT2.cpp:401 VARIABLE shl_ln401_12 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln401_12_fu_2197_p3 SOURCE src/IDCT2.cpp:401 VARIABLE select_ln401_12 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_110_fu_6493_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_110 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_110_fu_6497_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_110 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln401_13_fu_1882_p2 SOURCE src/IDCT2.cpp:401 VARIABLE add_ln401_13 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln401_13_fu_2204_p2 SOURCE src/IDCT2.cpp:401 VARIABLE ashr_ln401_13 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln401_13_fu_2208_p2 SOURCE src/IDCT2.cpp:401 VARIABLE shl_ln401_13 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln401_13_fu_2220_p3 SOURCE src/IDCT2.cpp:401 VARIABLE select_ln401_13 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_111_fu_6503_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_111 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_111_fu_6507_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_111 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln401_14_fu_1891_p2 SOURCE src/IDCT2.cpp:401 VARIABLE add_ln401_14 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln401_14_fu_2227_p2 SOURCE src/IDCT2.cpp:401 VARIABLE ashr_ln401_14 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln401_14_fu_2231_p2 SOURCE src/IDCT2.cpp:401 VARIABLE shl_ln401_14 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln401_14_fu_2243_p3 SOURCE src/IDCT2.cpp:401 VARIABLE select_ln401_14 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_112_fu_6513_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_112 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_112_fu_6517_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_112 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln401_15_fu_1900_p2 SOURCE src/IDCT2.cpp:401 VARIABLE add_ln401_15 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln401_15_fu_2250_p2 SOURCE src/IDCT2.cpp:401 VARIABLE ashr_ln401_15 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln401_15_fu_2254_p2 SOURCE src/IDCT2.cpp:401 VARIABLE shl_ln401_15 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln401_15_fu_2266_p3 SOURCE src/IDCT2.cpp:401 VARIABLE select_ln401_15 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_113_fu_6523_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_113 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_113_fu_6527_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_113 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln382_fu_2373_p2 SOURCE src/IDCT2.cpp:382 VARIABLE add_ln382 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln382_fu_2378_p2 SOURCE src/IDCT2.cpp:382 VARIABLE ashr_ln382 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln382_fu_2383_p2 SOURCE src/IDCT2.cpp:382 VARIABLE shl_ln382 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln382_fu_2396_p3 SOURCE src/IDCT2.cpp:382 VARIABLE select_ln382 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_66_fu_3457_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_66 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_66_fu_3461_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_66 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln382_1_fu_2407_p2 SOURCE src/IDCT2.cpp:382 VARIABLE add_ln382_1 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln382_1_fu_2412_p2 SOURCE src/IDCT2.cpp:382 VARIABLE ashr_ln382_1 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln382_1_fu_2417_p2 SOURCE src/IDCT2.cpp:382 VARIABLE shl_ln382_1 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln382_1_fu_2430_p3 SOURCE src/IDCT2.cpp:382 VARIABLE select_ln382_1 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_67_fu_3467_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_67 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_67_fu_3471_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_67 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln382_2_fu_2441_p2 SOURCE src/IDCT2.cpp:382 VARIABLE add_ln382_2 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln382_2_fu_2446_p2 SOURCE src/IDCT2.cpp:382 VARIABLE ashr_ln382_2 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln382_2_fu_2451_p2 SOURCE src/IDCT2.cpp:382 VARIABLE shl_ln382_2 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln382_2_fu_2464_p3 SOURCE src/IDCT2.cpp:382 VARIABLE select_ln382_2 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_68_fu_3477_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_68 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_68_fu_3481_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_68 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln382_3_fu_2475_p2 SOURCE src/IDCT2.cpp:382 VARIABLE add_ln382_3 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln382_3_fu_2480_p2 SOURCE src/IDCT2.cpp:382 VARIABLE ashr_ln382_3 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln382_3_fu_2485_p2 SOURCE src/IDCT2.cpp:382 VARIABLE shl_ln382_3 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln382_3_fu_2498_p3 SOURCE src/IDCT2.cpp:382 VARIABLE select_ln382_3 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_69_fu_3487_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_69 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_69_fu_3491_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_69 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln382_4_fu_2509_p2 SOURCE src/IDCT2.cpp:382 VARIABLE add_ln382_4 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln382_4_fu_2514_p2 SOURCE src/IDCT2.cpp:382 VARIABLE ashr_ln382_4 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln382_4_fu_2519_p2 SOURCE src/IDCT2.cpp:382 VARIABLE shl_ln382_4 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln382_4_fu_2532_p3 SOURCE src/IDCT2.cpp:382 VARIABLE select_ln382_4 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_70_fu_3497_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_70 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_70_fu_3501_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_70 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln382_5_fu_2543_p2 SOURCE src/IDCT2.cpp:382 VARIABLE add_ln382_5 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln382_5_fu_2548_p2 SOURCE src/IDCT2.cpp:382 VARIABLE ashr_ln382_5 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln382_5_fu_2553_p2 SOURCE src/IDCT2.cpp:382 VARIABLE shl_ln382_5 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln382_5_fu_2566_p3 SOURCE src/IDCT2.cpp:382 VARIABLE select_ln382_5 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_71_fu_3507_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_71 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_71_fu_3511_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_71 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln382_6_fu_2577_p2 SOURCE src/IDCT2.cpp:382 VARIABLE add_ln382_6 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln382_6_fu_2582_p2 SOURCE src/IDCT2.cpp:382 VARIABLE ashr_ln382_6 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln382_6_fu_2587_p2 SOURCE src/IDCT2.cpp:382 VARIABLE shl_ln382_6 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln382_6_fu_2600_p3 SOURCE src/IDCT2.cpp:382 VARIABLE select_ln382_6 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_72_fu_3517_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_72 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_72_fu_3521_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_72 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln382_7_fu_2611_p2 SOURCE src/IDCT2.cpp:382 VARIABLE add_ln382_7 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln382_7_fu_2616_p2 SOURCE src/IDCT2.cpp:382 VARIABLE ashr_ln382_7 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln382_7_fu_2621_p2 SOURCE src/IDCT2.cpp:382 VARIABLE shl_ln382_7 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln382_7_fu_2634_p3 SOURCE src/IDCT2.cpp:382 VARIABLE select_ln382_7 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_73_fu_3527_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_73 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_73_fu_3531_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_73 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln382_8_fu_2645_p2 SOURCE src/IDCT2.cpp:382 VARIABLE add_ln382_8 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln382_8_fu_2650_p2 SOURCE src/IDCT2.cpp:382 VARIABLE ashr_ln382_8 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln382_8_fu_2655_p2 SOURCE src/IDCT2.cpp:382 VARIABLE shl_ln382_8 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln382_8_fu_2668_p3 SOURCE src/IDCT2.cpp:382 VARIABLE select_ln382_8 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_74_fu_3537_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_74 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_74_fu_3541_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_74 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln382_9_fu_2679_p2 SOURCE src/IDCT2.cpp:382 VARIABLE add_ln382_9 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln382_9_fu_2684_p2 SOURCE src/IDCT2.cpp:382 VARIABLE ashr_ln382_9 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln382_9_fu_2689_p2 SOURCE src/IDCT2.cpp:382 VARIABLE shl_ln382_9 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln382_9_fu_2702_p3 SOURCE src/IDCT2.cpp:382 VARIABLE select_ln382_9 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_75_fu_3547_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_75 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_75_fu_3551_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_75 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln382_10_fu_2713_p2 SOURCE src/IDCT2.cpp:382 VARIABLE add_ln382_10 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln382_10_fu_2718_p2 SOURCE src/IDCT2.cpp:382 VARIABLE ashr_ln382_10 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln382_10_fu_2723_p2 SOURCE src/IDCT2.cpp:382 VARIABLE shl_ln382_10 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln382_10_fu_2736_p3 SOURCE src/IDCT2.cpp:382 VARIABLE select_ln382_10 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_76_fu_3557_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_76 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_76_fu_3561_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_76 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln382_11_fu_2747_p2 SOURCE src/IDCT2.cpp:382 VARIABLE add_ln382_11 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln382_11_fu_2752_p2 SOURCE src/IDCT2.cpp:382 VARIABLE ashr_ln382_11 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln382_11_fu_2757_p2 SOURCE src/IDCT2.cpp:382 VARIABLE shl_ln382_11 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln382_11_fu_2770_p3 SOURCE src/IDCT2.cpp:382 VARIABLE select_ln382_11 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_77_fu_3567_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_77 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_77_fu_3571_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_77 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln382_12_fu_2781_p2 SOURCE src/IDCT2.cpp:382 VARIABLE add_ln382_12 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln382_12_fu_2786_p2 SOURCE src/IDCT2.cpp:382 VARIABLE ashr_ln382_12 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln382_12_fu_2791_p2 SOURCE src/IDCT2.cpp:382 VARIABLE shl_ln382_12 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln382_12_fu_2804_p3 SOURCE src/IDCT2.cpp:382 VARIABLE select_ln382_12 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_78_fu_3577_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_78 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_78_fu_3581_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_78 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln382_13_fu_2815_p2 SOURCE src/IDCT2.cpp:382 VARIABLE add_ln382_13 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln382_13_fu_2820_p2 SOURCE src/IDCT2.cpp:382 VARIABLE ashr_ln382_13 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln382_13_fu_2825_p2 SOURCE src/IDCT2.cpp:382 VARIABLE shl_ln382_13 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln382_13_fu_2838_p3 SOURCE src/IDCT2.cpp:382 VARIABLE select_ln382_13 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_79_fu_3587_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_79 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_79_fu_3591_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_79 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln382_14_fu_2849_p2 SOURCE src/IDCT2.cpp:382 VARIABLE add_ln382_14 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln382_14_fu_2854_p2 SOURCE src/IDCT2.cpp:382 VARIABLE ashr_ln382_14 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln382_14_fu_2859_p2 SOURCE src/IDCT2.cpp:382 VARIABLE shl_ln382_14 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln382_14_fu_2872_p3 SOURCE src/IDCT2.cpp:382 VARIABLE select_ln382_14 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_80_fu_3597_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_80 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_80_fu_3601_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_80 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln382_15_fu_2883_p2 SOURCE src/IDCT2.cpp:382 VARIABLE add_ln382_15 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln382_15_fu_2888_p2 SOURCE src/IDCT2.cpp:382 VARIABLE ashr_ln382_15 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln382_15_fu_2893_p2 SOURCE src/IDCT2.cpp:382 VARIABLE shl_ln382_15 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln382_15_fu_2906_p3 SOURCE src/IDCT2.cpp:382 VARIABLE select_ln382_15 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_81_fu_3607_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_81 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_81_fu_3611_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_81 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln382_16_fu_2917_p2 SOURCE src/IDCT2.cpp:382 VARIABLE add_ln382_16 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln382_16_fu_2922_p2 SOURCE src/IDCT2.cpp:382 VARIABLE ashr_ln382_16 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln382_16_fu_2927_p2 SOURCE src/IDCT2.cpp:382 VARIABLE shl_ln382_16 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln382_16_fu_2940_p3 SOURCE src/IDCT2.cpp:382 VARIABLE select_ln382_16 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_82_fu_3617_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_82 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_82_fu_3621_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_82 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln382_17_fu_2951_p2 SOURCE src/IDCT2.cpp:382 VARIABLE add_ln382_17 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln382_17_fu_2956_p2 SOURCE src/IDCT2.cpp:382 VARIABLE ashr_ln382_17 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln382_17_fu_2961_p2 SOURCE src/IDCT2.cpp:382 VARIABLE shl_ln382_17 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln382_17_fu_2974_p3 SOURCE src/IDCT2.cpp:382 VARIABLE select_ln382_17 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_83_fu_3627_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_83 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_83_fu_3631_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_83 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln382_18_fu_2985_p2 SOURCE src/IDCT2.cpp:382 VARIABLE add_ln382_18 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln382_18_fu_2990_p2 SOURCE src/IDCT2.cpp:382 VARIABLE ashr_ln382_18 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln382_18_fu_2995_p2 SOURCE src/IDCT2.cpp:382 VARIABLE shl_ln382_18 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln382_18_fu_3008_p3 SOURCE src/IDCT2.cpp:382 VARIABLE select_ln382_18 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_84_fu_3637_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_84 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_84_fu_3641_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_84 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln382_19_fu_3019_p2 SOURCE src/IDCT2.cpp:382 VARIABLE add_ln382_19 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln382_19_fu_3024_p2 SOURCE src/IDCT2.cpp:382 VARIABLE ashr_ln382_19 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln382_19_fu_3029_p2 SOURCE src/IDCT2.cpp:382 VARIABLE shl_ln382_19 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln382_19_fu_3042_p3 SOURCE src/IDCT2.cpp:382 VARIABLE select_ln382_19 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_85_fu_3647_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_85 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_85_fu_3651_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_85 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln382_20_fu_3053_p2 SOURCE src/IDCT2.cpp:382 VARIABLE add_ln382_20 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln382_20_fu_3058_p2 SOURCE src/IDCT2.cpp:382 VARIABLE ashr_ln382_20 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln382_20_fu_3063_p2 SOURCE src/IDCT2.cpp:382 VARIABLE shl_ln382_20 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln382_20_fu_3076_p3 SOURCE src/IDCT2.cpp:382 VARIABLE select_ln382_20 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_86_fu_3657_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_86 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_86_fu_3661_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_86 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln382_21_fu_3087_p2 SOURCE src/IDCT2.cpp:382 VARIABLE add_ln382_21 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln382_21_fu_3092_p2 SOURCE src/IDCT2.cpp:382 VARIABLE ashr_ln382_21 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln382_21_fu_3097_p2 SOURCE src/IDCT2.cpp:382 VARIABLE shl_ln382_21 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln382_21_fu_3110_p3 SOURCE src/IDCT2.cpp:382 VARIABLE select_ln382_21 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_87_fu_3667_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_87 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_87_fu_3671_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_87 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln382_22_fu_3121_p2 SOURCE src/IDCT2.cpp:382 VARIABLE add_ln382_22 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln382_22_fu_3126_p2 SOURCE src/IDCT2.cpp:382 VARIABLE ashr_ln382_22 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln382_22_fu_3131_p2 SOURCE src/IDCT2.cpp:382 VARIABLE shl_ln382_22 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln382_22_fu_3144_p3 SOURCE src/IDCT2.cpp:382 VARIABLE select_ln382_22 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_88_fu_3677_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_88 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_88_fu_3681_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_88 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln382_23_fu_3155_p2 SOURCE src/IDCT2.cpp:382 VARIABLE add_ln382_23 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln382_23_fu_3160_p2 SOURCE src/IDCT2.cpp:382 VARIABLE ashr_ln382_23 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln382_23_fu_3165_p2 SOURCE src/IDCT2.cpp:382 VARIABLE shl_ln382_23 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln382_23_fu_3178_p3 SOURCE src/IDCT2.cpp:382 VARIABLE select_ln382_23 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_89_fu_3687_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_89 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_89_fu_3691_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_89 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln382_24_fu_3189_p2 SOURCE src/IDCT2.cpp:382 VARIABLE add_ln382_24 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln382_24_fu_3194_p2 SOURCE src/IDCT2.cpp:382 VARIABLE ashr_ln382_24 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln382_24_fu_3199_p2 SOURCE src/IDCT2.cpp:382 VARIABLE shl_ln382_24 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln382_24_fu_3212_p3 SOURCE src/IDCT2.cpp:382 VARIABLE select_ln382_24 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_90_fu_3697_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_90 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_90_fu_3701_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_90 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln382_25_fu_3223_p2 SOURCE src/IDCT2.cpp:382 VARIABLE add_ln382_25 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln382_25_fu_3228_p2 SOURCE src/IDCT2.cpp:382 VARIABLE ashr_ln382_25 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln382_25_fu_3233_p2 SOURCE src/IDCT2.cpp:382 VARIABLE shl_ln382_25 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln382_25_fu_3246_p3 SOURCE src/IDCT2.cpp:382 VARIABLE select_ln382_25 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_91_fu_3707_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_91 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_91_fu_3711_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_91 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln382_26_fu_3257_p2 SOURCE src/IDCT2.cpp:382 VARIABLE add_ln382_26 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln382_26_fu_3262_p2 SOURCE src/IDCT2.cpp:382 VARIABLE ashr_ln382_26 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln382_26_fu_3267_p2 SOURCE src/IDCT2.cpp:382 VARIABLE shl_ln382_26 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln382_26_fu_3280_p3 SOURCE src/IDCT2.cpp:382 VARIABLE select_ln382_26 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_92_fu_3717_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_92 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_92_fu_3721_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_92 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln382_27_fu_3291_p2 SOURCE src/IDCT2.cpp:382 VARIABLE add_ln382_27 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln382_27_fu_3296_p2 SOURCE src/IDCT2.cpp:382 VARIABLE ashr_ln382_27 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln382_27_fu_3301_p2 SOURCE src/IDCT2.cpp:382 VARIABLE shl_ln382_27 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln382_27_fu_3314_p3 SOURCE src/IDCT2.cpp:382 VARIABLE select_ln382_27 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_93_fu_3727_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_93 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_93_fu_3731_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_93 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln382_28_fu_3325_p2 SOURCE src/IDCT2.cpp:382 VARIABLE add_ln382_28 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln382_28_fu_3330_p2 SOURCE src/IDCT2.cpp:382 VARIABLE ashr_ln382_28 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln382_28_fu_3335_p2 SOURCE src/IDCT2.cpp:382 VARIABLE shl_ln382_28 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln382_28_fu_3348_p3 SOURCE src/IDCT2.cpp:382 VARIABLE select_ln382_28 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_94_fu_3737_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_94 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_94_fu_3741_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_94 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln382_29_fu_3359_p2 SOURCE src/IDCT2.cpp:382 VARIABLE add_ln382_29 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln382_29_fu_3364_p2 SOURCE src/IDCT2.cpp:382 VARIABLE ashr_ln382_29 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln382_29_fu_3369_p2 SOURCE src/IDCT2.cpp:382 VARIABLE shl_ln382_29 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln382_29_fu_3382_p3 SOURCE src/IDCT2.cpp:382 VARIABLE select_ln382_29 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_95_fu_3747_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_95 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_95_fu_3751_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_95 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln382_30_fu_3393_p2 SOURCE src/IDCT2.cpp:382 VARIABLE add_ln382_30 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln382_30_fu_3398_p2 SOURCE src/IDCT2.cpp:382 VARIABLE ashr_ln382_30 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln382_30_fu_3403_p2 SOURCE src/IDCT2.cpp:382 VARIABLE shl_ln382_30 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln382_30_fu_3416_p3 SOURCE src/IDCT2.cpp:382 VARIABLE select_ln382_30 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_96_fu_3757_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_96 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_96_fu_3761_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_96 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln382_31_fu_3427_p2 SOURCE src/IDCT2.cpp:382 VARIABLE add_ln382_31 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln382_31_fu_3432_p2 SOURCE src/IDCT2.cpp:382 VARIABLE ashr_ln382_31 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln382_31_fu_3437_p2 SOURCE src/IDCT2.cpp:382 VARIABLE shl_ln382_31 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln382_31_fu_3450_p3 SOURCE src/IDCT2.cpp:382 VARIABLE select_ln382_31 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_97_fu_3767_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_97 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_97_fu_3771_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_97 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln358_fu_4041_p2 SOURCE src/IDCT2.cpp:358 VARIABLE add_ln358 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln358_fu_4046_p2 SOURCE src/IDCT2.cpp:358 VARIABLE ashr_ln358 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln358_fu_4051_p2 SOURCE src/IDCT2.cpp:358 VARIABLE shl_ln358 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln358_fu_4064_p3 SOURCE src/IDCT2.cpp:358 VARIABLE select_ln358 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_2_fu_6573_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_2 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_2_fu_6577_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_2 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln358_1_fu_4075_p2 SOURCE src/IDCT2.cpp:358 VARIABLE add_ln358_1 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln358_1_fu_4080_p2 SOURCE src/IDCT2.cpp:358 VARIABLE ashr_ln358_1 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln358_1_fu_4085_p2 SOURCE src/IDCT2.cpp:358 VARIABLE shl_ln358_1 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln358_1_fu_4098_p3 SOURCE src/IDCT2.cpp:358 VARIABLE select_ln358_1 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_3_fu_6583_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_3 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_3_fu_6587_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_3 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln358_2_fu_4109_p2 SOURCE src/IDCT2.cpp:358 VARIABLE add_ln358_2 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln358_2_fu_4114_p2 SOURCE src/IDCT2.cpp:358 VARIABLE ashr_ln358_2 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln358_2_fu_4119_p2 SOURCE src/IDCT2.cpp:358 VARIABLE shl_ln358_2 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln358_2_fu_4132_p3 SOURCE src/IDCT2.cpp:358 VARIABLE select_ln358_2 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_4_fu_6593_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_4 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_4_fu_6597_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_4 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln358_3_fu_4143_p2 SOURCE src/IDCT2.cpp:358 VARIABLE add_ln358_3 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln358_3_fu_4148_p2 SOURCE src/IDCT2.cpp:358 VARIABLE ashr_ln358_3 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln358_3_fu_4153_p2 SOURCE src/IDCT2.cpp:358 VARIABLE shl_ln358_3 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln358_3_fu_4166_p3 SOURCE src/IDCT2.cpp:358 VARIABLE select_ln358_3 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_5_fu_6603_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_5 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_5_fu_6607_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_5 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln358_4_fu_4177_p2 SOURCE src/IDCT2.cpp:358 VARIABLE add_ln358_4 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln358_4_fu_4182_p2 SOURCE src/IDCT2.cpp:358 VARIABLE ashr_ln358_4 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln358_4_fu_4187_p2 SOURCE src/IDCT2.cpp:358 VARIABLE shl_ln358_4 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln358_4_fu_4200_p3 SOURCE src/IDCT2.cpp:358 VARIABLE select_ln358_4 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_6_fu_6613_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_6 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_6_fu_6617_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_6 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln358_5_fu_4211_p2 SOURCE src/IDCT2.cpp:358 VARIABLE add_ln358_5 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln358_5_fu_4216_p2 SOURCE src/IDCT2.cpp:358 VARIABLE ashr_ln358_5 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln358_5_fu_4221_p2 SOURCE src/IDCT2.cpp:358 VARIABLE shl_ln358_5 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln358_5_fu_4234_p3 SOURCE src/IDCT2.cpp:358 VARIABLE select_ln358_5 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_7_fu_6623_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_7 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_7_fu_6627_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_7 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln358_6_fu_4245_p2 SOURCE src/IDCT2.cpp:358 VARIABLE add_ln358_6 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln358_6_fu_4250_p2 SOURCE src/IDCT2.cpp:358 VARIABLE ashr_ln358_6 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln358_6_fu_4255_p2 SOURCE src/IDCT2.cpp:358 VARIABLE shl_ln358_6 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln358_6_fu_4268_p3 SOURCE src/IDCT2.cpp:358 VARIABLE select_ln358_6 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_8_fu_6633_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_8 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_8_fu_6637_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_8 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln358_7_fu_4279_p2 SOURCE src/IDCT2.cpp:358 VARIABLE add_ln358_7 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln358_7_fu_4284_p2 SOURCE src/IDCT2.cpp:358 VARIABLE ashr_ln358_7 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln358_7_fu_4289_p2 SOURCE src/IDCT2.cpp:358 VARIABLE shl_ln358_7 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln358_7_fu_4302_p3 SOURCE src/IDCT2.cpp:358 VARIABLE select_ln358_7 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_9_fu_6643_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_9 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_9_fu_6647_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_9 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln358_8_fu_4313_p2 SOURCE src/IDCT2.cpp:358 VARIABLE add_ln358_8 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln358_8_fu_4318_p2 SOURCE src/IDCT2.cpp:358 VARIABLE ashr_ln358_8 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln358_8_fu_4323_p2 SOURCE src/IDCT2.cpp:358 VARIABLE shl_ln358_8 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln358_8_fu_4336_p3 SOURCE src/IDCT2.cpp:358 VARIABLE select_ln358_8 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_10_fu_6653_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_10 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_10_fu_6657_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_10 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln358_9_fu_4347_p2 SOURCE src/IDCT2.cpp:358 VARIABLE add_ln358_9 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln358_9_fu_4352_p2 SOURCE src/IDCT2.cpp:358 VARIABLE ashr_ln358_9 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln358_9_fu_4357_p2 SOURCE src/IDCT2.cpp:358 VARIABLE shl_ln358_9 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln358_9_fu_4370_p3 SOURCE src/IDCT2.cpp:358 VARIABLE select_ln358_9 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_11_fu_6663_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_11 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_11_fu_6667_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_11 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln358_10_fu_4381_p2 SOURCE src/IDCT2.cpp:358 VARIABLE add_ln358_10 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln358_10_fu_4386_p2 SOURCE src/IDCT2.cpp:358 VARIABLE ashr_ln358_10 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln358_10_fu_4391_p2 SOURCE src/IDCT2.cpp:358 VARIABLE shl_ln358_10 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln358_10_fu_4404_p3 SOURCE src/IDCT2.cpp:358 VARIABLE select_ln358_10 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_12_fu_6673_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_12 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_12_fu_6677_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_12 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln358_11_fu_4415_p2 SOURCE src/IDCT2.cpp:358 VARIABLE add_ln358_11 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln358_11_fu_4420_p2 SOURCE src/IDCT2.cpp:358 VARIABLE ashr_ln358_11 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln358_11_fu_4425_p2 SOURCE src/IDCT2.cpp:358 VARIABLE shl_ln358_11 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln358_11_fu_4438_p3 SOURCE src/IDCT2.cpp:358 VARIABLE select_ln358_11 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_13_fu_6683_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_13 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_13_fu_6687_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_13 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln358_12_fu_4449_p2 SOURCE src/IDCT2.cpp:358 VARIABLE add_ln358_12 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln358_12_fu_4454_p2 SOURCE src/IDCT2.cpp:358 VARIABLE ashr_ln358_12 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln358_12_fu_4459_p2 SOURCE src/IDCT2.cpp:358 VARIABLE shl_ln358_12 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln358_12_fu_4472_p3 SOURCE src/IDCT2.cpp:358 VARIABLE select_ln358_12 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_14_fu_6693_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_14 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_14_fu_6697_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_14 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln358_13_fu_4483_p2 SOURCE src/IDCT2.cpp:358 VARIABLE add_ln358_13 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln358_13_fu_4488_p2 SOURCE src/IDCT2.cpp:358 VARIABLE ashr_ln358_13 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln358_13_fu_4493_p2 SOURCE src/IDCT2.cpp:358 VARIABLE shl_ln358_13 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln358_13_fu_4506_p3 SOURCE src/IDCT2.cpp:358 VARIABLE select_ln358_13 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_15_fu_6703_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_15 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_15_fu_6707_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_15 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln358_14_fu_4517_p2 SOURCE src/IDCT2.cpp:358 VARIABLE add_ln358_14 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln358_14_fu_4522_p2 SOURCE src/IDCT2.cpp:358 VARIABLE ashr_ln358_14 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln358_14_fu_4527_p2 SOURCE src/IDCT2.cpp:358 VARIABLE shl_ln358_14 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln358_14_fu_4540_p3 SOURCE src/IDCT2.cpp:358 VARIABLE select_ln358_14 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_16_fu_6713_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_16 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_16_fu_6717_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_16 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln358_15_fu_4551_p2 SOURCE src/IDCT2.cpp:358 VARIABLE add_ln358_15 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln358_15_fu_4556_p2 SOURCE src/IDCT2.cpp:358 VARIABLE ashr_ln358_15 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln358_15_fu_4561_p2 SOURCE src/IDCT2.cpp:358 VARIABLE shl_ln358_15 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln358_15_fu_4574_p3 SOURCE src/IDCT2.cpp:358 VARIABLE select_ln358_15 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_17_fu_6723_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_17 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_17_fu_6727_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_17 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln358_16_fu_4585_p2 SOURCE src/IDCT2.cpp:358 VARIABLE add_ln358_16 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln358_16_fu_4590_p2 SOURCE src/IDCT2.cpp:358 VARIABLE ashr_ln358_16 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln358_16_fu_4595_p2 SOURCE src/IDCT2.cpp:358 VARIABLE shl_ln358_16 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln358_16_fu_4608_p3 SOURCE src/IDCT2.cpp:358 VARIABLE select_ln358_16 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_18_fu_6733_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_18 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_18_fu_6737_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_18 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln358_17_fu_4619_p2 SOURCE src/IDCT2.cpp:358 VARIABLE add_ln358_17 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln358_17_fu_4624_p2 SOURCE src/IDCT2.cpp:358 VARIABLE ashr_ln358_17 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln358_17_fu_4629_p2 SOURCE src/IDCT2.cpp:358 VARIABLE shl_ln358_17 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln358_17_fu_4642_p3 SOURCE src/IDCT2.cpp:358 VARIABLE select_ln358_17 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_19_fu_6743_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_19 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_19_fu_6747_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_19 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln358_18_fu_4653_p2 SOURCE src/IDCT2.cpp:358 VARIABLE add_ln358_18 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln358_18_fu_4658_p2 SOURCE src/IDCT2.cpp:358 VARIABLE ashr_ln358_18 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln358_18_fu_4663_p2 SOURCE src/IDCT2.cpp:358 VARIABLE shl_ln358_18 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln358_18_fu_4676_p3 SOURCE src/IDCT2.cpp:358 VARIABLE select_ln358_18 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_20_fu_6753_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_20 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_20_fu_6757_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_20 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln358_19_fu_4687_p2 SOURCE src/IDCT2.cpp:358 VARIABLE add_ln358_19 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln358_19_fu_4692_p2 SOURCE src/IDCT2.cpp:358 VARIABLE ashr_ln358_19 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln358_19_fu_4697_p2 SOURCE src/IDCT2.cpp:358 VARIABLE shl_ln358_19 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln358_19_fu_4710_p3 SOURCE src/IDCT2.cpp:358 VARIABLE select_ln358_19 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_21_fu_6763_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_21 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_21_fu_6767_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_21 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln358_20_fu_4721_p2 SOURCE src/IDCT2.cpp:358 VARIABLE add_ln358_20 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln358_20_fu_4726_p2 SOURCE src/IDCT2.cpp:358 VARIABLE ashr_ln358_20 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln358_20_fu_4731_p2 SOURCE src/IDCT2.cpp:358 VARIABLE shl_ln358_20 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln358_20_fu_4744_p3 SOURCE src/IDCT2.cpp:358 VARIABLE select_ln358_20 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_22_fu_6773_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_22 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_22_fu_6777_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_22 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln358_21_fu_4755_p2 SOURCE src/IDCT2.cpp:358 VARIABLE add_ln358_21 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln358_21_fu_4760_p2 SOURCE src/IDCT2.cpp:358 VARIABLE ashr_ln358_21 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln358_21_fu_4765_p2 SOURCE src/IDCT2.cpp:358 VARIABLE shl_ln358_21 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln358_21_fu_4778_p3 SOURCE src/IDCT2.cpp:358 VARIABLE select_ln358_21 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_23_fu_6783_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_23 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_23_fu_6787_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_23 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln358_22_fu_4789_p2 SOURCE src/IDCT2.cpp:358 VARIABLE add_ln358_22 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln358_22_fu_4794_p2 SOURCE src/IDCT2.cpp:358 VARIABLE ashr_ln358_22 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln358_22_fu_4799_p2 SOURCE src/IDCT2.cpp:358 VARIABLE shl_ln358_22 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln358_22_fu_4812_p3 SOURCE src/IDCT2.cpp:358 VARIABLE select_ln358_22 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_24_fu_6793_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_24 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_24_fu_6797_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_24 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln358_23_fu_4823_p2 SOURCE src/IDCT2.cpp:358 VARIABLE add_ln358_23 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln358_23_fu_4828_p2 SOURCE src/IDCT2.cpp:358 VARIABLE ashr_ln358_23 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln358_23_fu_4833_p2 SOURCE src/IDCT2.cpp:358 VARIABLE shl_ln358_23 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln358_23_fu_4846_p3 SOURCE src/IDCT2.cpp:358 VARIABLE select_ln358_23 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_25_fu_6803_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_25 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_25_fu_6807_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_25 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln358_24_fu_4857_p2 SOURCE src/IDCT2.cpp:358 VARIABLE add_ln358_24 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln358_24_fu_4862_p2 SOURCE src/IDCT2.cpp:358 VARIABLE ashr_ln358_24 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln358_24_fu_4867_p2 SOURCE src/IDCT2.cpp:358 VARIABLE shl_ln358_24 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln358_24_fu_4880_p3 SOURCE src/IDCT2.cpp:358 VARIABLE select_ln358_24 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_26_fu_6813_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_26 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_26_fu_6817_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_26 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln358_25_fu_4891_p2 SOURCE src/IDCT2.cpp:358 VARIABLE add_ln358_25 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln358_25_fu_4896_p2 SOURCE src/IDCT2.cpp:358 VARIABLE ashr_ln358_25 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln358_25_fu_4901_p2 SOURCE src/IDCT2.cpp:358 VARIABLE shl_ln358_25 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln358_25_fu_4914_p3 SOURCE src/IDCT2.cpp:358 VARIABLE select_ln358_25 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_27_fu_6823_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_27 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_27_fu_6827_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_27 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln358_26_fu_4925_p2 SOURCE src/IDCT2.cpp:358 VARIABLE add_ln358_26 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln358_26_fu_4930_p2 SOURCE src/IDCT2.cpp:358 VARIABLE ashr_ln358_26 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln358_26_fu_4935_p2 SOURCE src/IDCT2.cpp:358 VARIABLE shl_ln358_26 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln358_26_fu_4948_p3 SOURCE src/IDCT2.cpp:358 VARIABLE select_ln358_26 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_28_fu_6833_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_28 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_28_fu_6837_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_28 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln358_27_fu_4959_p2 SOURCE src/IDCT2.cpp:358 VARIABLE add_ln358_27 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln358_27_fu_4964_p2 SOURCE src/IDCT2.cpp:358 VARIABLE ashr_ln358_27 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln358_27_fu_4969_p2 SOURCE src/IDCT2.cpp:358 VARIABLE shl_ln358_27 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln358_27_fu_4982_p3 SOURCE src/IDCT2.cpp:358 VARIABLE select_ln358_27 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_29_fu_6843_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_29 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_29_fu_6847_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_29 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln358_28_fu_4993_p2 SOURCE src/IDCT2.cpp:358 VARIABLE add_ln358_28 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln358_28_fu_4998_p2 SOURCE src/IDCT2.cpp:358 VARIABLE ashr_ln358_28 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln358_28_fu_5003_p2 SOURCE src/IDCT2.cpp:358 VARIABLE shl_ln358_28 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln358_28_fu_5016_p3 SOURCE src/IDCT2.cpp:358 VARIABLE select_ln358_28 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_30_fu_6853_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_30 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_30_fu_6857_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_30 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln358_29_fu_5027_p2 SOURCE src/IDCT2.cpp:358 VARIABLE add_ln358_29 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln358_29_fu_5032_p2 SOURCE src/IDCT2.cpp:358 VARIABLE ashr_ln358_29 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln358_29_fu_5037_p2 SOURCE src/IDCT2.cpp:358 VARIABLE shl_ln358_29 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln358_29_fu_5050_p3 SOURCE src/IDCT2.cpp:358 VARIABLE select_ln358_29 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_31_fu_6863_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_31 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_31_fu_6867_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_31 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln358_30_fu_5061_p2 SOURCE src/IDCT2.cpp:358 VARIABLE add_ln358_30 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln358_30_fu_5066_p2 SOURCE src/IDCT2.cpp:358 VARIABLE ashr_ln358_30 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln358_30_fu_5071_p2 SOURCE src/IDCT2.cpp:358 VARIABLE shl_ln358_30 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln358_30_fu_5084_p3 SOURCE src/IDCT2.cpp:358 VARIABLE select_ln358_30 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_32_fu_6873_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_32 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_32_fu_6877_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_32 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln358_31_fu_5095_p2 SOURCE src/IDCT2.cpp:358 VARIABLE add_ln358_31 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln358_31_fu_5100_p2 SOURCE src/IDCT2.cpp:358 VARIABLE ashr_ln358_31 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln358_31_fu_5105_p2 SOURCE src/IDCT2.cpp:358 VARIABLE shl_ln358_31 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln358_31_fu_5118_p3 SOURCE src/IDCT2.cpp:358 VARIABLE select_ln358_31 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_33_fu_6883_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_33 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_33_fu_6887_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_33 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln363_fu_5129_p2 SOURCE src/IDCT2.cpp:363 VARIABLE add_ln363 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln363_fu_5134_p2 SOURCE src/IDCT2.cpp:363 VARIABLE ashr_ln363 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln363_fu_5139_p2 SOURCE src/IDCT2.cpp:363 VARIABLE shl_ln363 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln363_fu_5152_p3 SOURCE src/IDCT2.cpp:363 VARIABLE select_ln363 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_34_fu_6961_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_34 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_34_fu_6965_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_34 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln363_1_fu_5163_p2 SOURCE src/IDCT2.cpp:363 VARIABLE add_ln363_1 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln363_1_fu_5168_p2 SOURCE src/IDCT2.cpp:363 VARIABLE ashr_ln363_1 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln363_1_fu_5173_p2 SOURCE src/IDCT2.cpp:363 VARIABLE shl_ln363_1 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln363_1_fu_5186_p3 SOURCE src/IDCT2.cpp:363 VARIABLE select_ln363_1 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_35_fu_6971_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_35 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_35_fu_6975_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_35 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln363_2_fu_5197_p2 SOURCE src/IDCT2.cpp:363 VARIABLE add_ln363_2 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln363_2_fu_5202_p2 SOURCE src/IDCT2.cpp:363 VARIABLE ashr_ln363_2 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln363_2_fu_5207_p2 SOURCE src/IDCT2.cpp:363 VARIABLE shl_ln363_2 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln363_2_fu_5220_p3 SOURCE src/IDCT2.cpp:363 VARIABLE select_ln363_2 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_36_fu_6981_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_36 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_36_fu_6985_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_36 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln363_3_fu_5231_p2 SOURCE src/IDCT2.cpp:363 VARIABLE add_ln363_3 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln363_3_fu_5236_p2 SOURCE src/IDCT2.cpp:363 VARIABLE ashr_ln363_3 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln363_3_fu_5241_p2 SOURCE src/IDCT2.cpp:363 VARIABLE shl_ln363_3 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln363_3_fu_5254_p3 SOURCE src/IDCT2.cpp:363 VARIABLE select_ln363_3 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_37_fu_6991_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_37 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_37_fu_6995_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_37 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln363_4_fu_5265_p2 SOURCE src/IDCT2.cpp:363 VARIABLE add_ln363_4 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln363_4_fu_5270_p2 SOURCE src/IDCT2.cpp:363 VARIABLE ashr_ln363_4 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln363_4_fu_5275_p2 SOURCE src/IDCT2.cpp:363 VARIABLE shl_ln363_4 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln363_4_fu_5288_p3 SOURCE src/IDCT2.cpp:363 VARIABLE select_ln363_4 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_38_fu_7001_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_38 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_38_fu_7005_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_38 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln363_5_fu_5299_p2 SOURCE src/IDCT2.cpp:363 VARIABLE add_ln363_5 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln363_5_fu_5304_p2 SOURCE src/IDCT2.cpp:363 VARIABLE ashr_ln363_5 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln363_5_fu_5309_p2 SOURCE src/IDCT2.cpp:363 VARIABLE shl_ln363_5 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln363_5_fu_5322_p3 SOURCE src/IDCT2.cpp:363 VARIABLE select_ln363_5 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_39_fu_7011_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_39 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_39_fu_7015_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_39 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln363_6_fu_5333_p2 SOURCE src/IDCT2.cpp:363 VARIABLE add_ln363_6 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln363_6_fu_5338_p2 SOURCE src/IDCT2.cpp:363 VARIABLE ashr_ln363_6 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln363_6_fu_5343_p2 SOURCE src/IDCT2.cpp:363 VARIABLE shl_ln363_6 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln363_6_fu_5356_p3 SOURCE src/IDCT2.cpp:363 VARIABLE select_ln363_6 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_40_fu_7021_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_40 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_40_fu_7025_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_40 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln363_7_fu_5367_p2 SOURCE src/IDCT2.cpp:363 VARIABLE add_ln363_7 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln363_7_fu_5372_p2 SOURCE src/IDCT2.cpp:363 VARIABLE ashr_ln363_7 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln363_7_fu_5377_p2 SOURCE src/IDCT2.cpp:363 VARIABLE shl_ln363_7 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln363_7_fu_5390_p3 SOURCE src/IDCT2.cpp:363 VARIABLE select_ln363_7 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_41_fu_7031_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_41 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_41_fu_7035_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_41 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln363_8_fu_5401_p2 SOURCE src/IDCT2.cpp:363 VARIABLE add_ln363_8 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln363_8_fu_5406_p2 SOURCE src/IDCT2.cpp:363 VARIABLE ashr_ln363_8 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln363_8_fu_5411_p2 SOURCE src/IDCT2.cpp:363 VARIABLE shl_ln363_8 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln363_8_fu_5424_p3 SOURCE src/IDCT2.cpp:363 VARIABLE select_ln363_8 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_42_fu_7041_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_42 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_42_fu_7045_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_42 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln363_9_fu_5435_p2 SOURCE src/IDCT2.cpp:363 VARIABLE add_ln363_9 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln363_9_fu_5440_p2 SOURCE src/IDCT2.cpp:363 VARIABLE ashr_ln363_9 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln363_9_fu_5445_p2 SOURCE src/IDCT2.cpp:363 VARIABLE shl_ln363_9 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln363_9_fu_5458_p3 SOURCE src/IDCT2.cpp:363 VARIABLE select_ln363_9 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_43_fu_7051_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_43 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_43_fu_7055_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_43 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln363_10_fu_5469_p2 SOURCE src/IDCT2.cpp:363 VARIABLE add_ln363_10 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln363_10_fu_5474_p2 SOURCE src/IDCT2.cpp:363 VARIABLE ashr_ln363_10 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln363_10_fu_5479_p2 SOURCE src/IDCT2.cpp:363 VARIABLE shl_ln363_10 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln363_10_fu_5492_p3 SOURCE src/IDCT2.cpp:363 VARIABLE select_ln363_10 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_44_fu_7061_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_44 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_44_fu_7065_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_44 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln363_11_fu_5503_p2 SOURCE src/IDCT2.cpp:363 VARIABLE add_ln363_11 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln363_11_fu_5508_p2 SOURCE src/IDCT2.cpp:363 VARIABLE ashr_ln363_11 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln363_11_fu_5513_p2 SOURCE src/IDCT2.cpp:363 VARIABLE shl_ln363_11 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln363_11_fu_5526_p3 SOURCE src/IDCT2.cpp:363 VARIABLE select_ln363_11 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_45_fu_7071_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_45 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_45_fu_7075_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_45 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln363_12_fu_5537_p2 SOURCE src/IDCT2.cpp:363 VARIABLE add_ln363_12 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln363_12_fu_5542_p2 SOURCE src/IDCT2.cpp:363 VARIABLE ashr_ln363_12 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln363_12_fu_5547_p2 SOURCE src/IDCT2.cpp:363 VARIABLE shl_ln363_12 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln363_12_fu_5560_p3 SOURCE src/IDCT2.cpp:363 VARIABLE select_ln363_12 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_46_fu_7081_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_46 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_46_fu_7085_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_46 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln363_13_fu_5571_p2 SOURCE src/IDCT2.cpp:363 VARIABLE add_ln363_13 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln363_13_fu_5576_p2 SOURCE src/IDCT2.cpp:363 VARIABLE ashr_ln363_13 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln363_13_fu_5581_p2 SOURCE src/IDCT2.cpp:363 VARIABLE shl_ln363_13 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln363_13_fu_5594_p3 SOURCE src/IDCT2.cpp:363 VARIABLE select_ln363_13 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_47_fu_7091_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_47 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_47_fu_7095_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_47 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln363_14_fu_5605_p2 SOURCE src/IDCT2.cpp:363 VARIABLE add_ln363_14 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln363_14_fu_5610_p2 SOURCE src/IDCT2.cpp:363 VARIABLE ashr_ln363_14 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln363_14_fu_5615_p2 SOURCE src/IDCT2.cpp:363 VARIABLE shl_ln363_14 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln363_14_fu_5628_p3 SOURCE src/IDCT2.cpp:363 VARIABLE select_ln363_14 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_48_fu_7101_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_48 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_48_fu_7105_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_48 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln363_15_fu_5639_p2 SOURCE src/IDCT2.cpp:363 VARIABLE add_ln363_15 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln363_15_fu_5644_p2 SOURCE src/IDCT2.cpp:363 VARIABLE ashr_ln363_15 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln363_15_fu_5649_p2 SOURCE src/IDCT2.cpp:363 VARIABLE shl_ln363_15 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln363_15_fu_5662_p3 SOURCE src/IDCT2.cpp:363 VARIABLE select_ln363_15 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_49_fu_7111_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_49 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_49_fu_7115_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_49 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln363_16_fu_5673_p2 SOURCE src/IDCT2.cpp:363 VARIABLE add_ln363_16 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln363_16_fu_5678_p2 SOURCE src/IDCT2.cpp:363 VARIABLE ashr_ln363_16 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln363_16_fu_5683_p2 SOURCE src/IDCT2.cpp:363 VARIABLE shl_ln363_16 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln363_16_fu_5696_p3 SOURCE src/IDCT2.cpp:363 VARIABLE select_ln363_16 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_50_fu_7121_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_50 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_50_fu_7125_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_50 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln363_17_fu_5707_p2 SOURCE src/IDCT2.cpp:363 VARIABLE add_ln363_17 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln363_17_fu_5712_p2 SOURCE src/IDCT2.cpp:363 VARIABLE ashr_ln363_17 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln363_17_fu_5717_p2 SOURCE src/IDCT2.cpp:363 VARIABLE shl_ln363_17 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln363_17_fu_5730_p3 SOURCE src/IDCT2.cpp:363 VARIABLE select_ln363_17 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_51_fu_7131_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_51 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_51_fu_7135_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_51 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln363_18_fu_5741_p2 SOURCE src/IDCT2.cpp:363 VARIABLE add_ln363_18 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln363_18_fu_5746_p2 SOURCE src/IDCT2.cpp:363 VARIABLE ashr_ln363_18 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln363_18_fu_5751_p2 SOURCE src/IDCT2.cpp:363 VARIABLE shl_ln363_18 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln363_18_fu_5764_p3 SOURCE src/IDCT2.cpp:363 VARIABLE select_ln363_18 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_52_fu_7141_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_52 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_52_fu_7145_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_52 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln363_19_fu_5775_p2 SOURCE src/IDCT2.cpp:363 VARIABLE add_ln363_19 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln363_19_fu_5780_p2 SOURCE src/IDCT2.cpp:363 VARIABLE ashr_ln363_19 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln363_19_fu_5785_p2 SOURCE src/IDCT2.cpp:363 VARIABLE shl_ln363_19 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln363_19_fu_5798_p3 SOURCE src/IDCT2.cpp:363 VARIABLE select_ln363_19 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_53_fu_7151_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_53 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_53_fu_7155_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_53 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln363_20_fu_5809_p2 SOURCE src/IDCT2.cpp:363 VARIABLE add_ln363_20 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln363_20_fu_5814_p2 SOURCE src/IDCT2.cpp:363 VARIABLE ashr_ln363_20 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln363_20_fu_5819_p2 SOURCE src/IDCT2.cpp:363 VARIABLE shl_ln363_20 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln363_20_fu_5832_p3 SOURCE src/IDCT2.cpp:363 VARIABLE select_ln363_20 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_54_fu_7161_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_54 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_54_fu_7165_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_54 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln363_21_fu_5843_p2 SOURCE src/IDCT2.cpp:363 VARIABLE add_ln363_21 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln363_21_fu_5848_p2 SOURCE src/IDCT2.cpp:363 VARIABLE ashr_ln363_21 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln363_21_fu_5853_p2 SOURCE src/IDCT2.cpp:363 VARIABLE shl_ln363_21 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln363_21_fu_5866_p3 SOURCE src/IDCT2.cpp:363 VARIABLE select_ln363_21 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_55_fu_7171_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_55 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_55_fu_7175_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_55 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln363_22_fu_5877_p2 SOURCE src/IDCT2.cpp:363 VARIABLE add_ln363_22 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln363_22_fu_5882_p2 SOURCE src/IDCT2.cpp:363 VARIABLE ashr_ln363_22 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln363_22_fu_5887_p2 SOURCE src/IDCT2.cpp:363 VARIABLE shl_ln363_22 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln363_22_fu_5900_p3 SOURCE src/IDCT2.cpp:363 VARIABLE select_ln363_22 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_56_fu_7181_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_56 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_56_fu_7185_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_56 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln363_23_fu_5911_p2 SOURCE src/IDCT2.cpp:363 VARIABLE add_ln363_23 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln363_23_fu_5916_p2 SOURCE src/IDCT2.cpp:363 VARIABLE ashr_ln363_23 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln363_23_fu_5921_p2 SOURCE src/IDCT2.cpp:363 VARIABLE shl_ln363_23 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln363_23_fu_5934_p3 SOURCE src/IDCT2.cpp:363 VARIABLE select_ln363_23 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_57_fu_7191_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_57 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_57_fu_7195_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_57 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln363_24_fu_5945_p2 SOURCE src/IDCT2.cpp:363 VARIABLE add_ln363_24 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln363_24_fu_5950_p2 SOURCE src/IDCT2.cpp:363 VARIABLE ashr_ln363_24 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln363_24_fu_5955_p2 SOURCE src/IDCT2.cpp:363 VARIABLE shl_ln363_24 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln363_24_fu_5968_p3 SOURCE src/IDCT2.cpp:363 VARIABLE select_ln363_24 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_58_fu_7201_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_58 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_58_fu_7205_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_58 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln363_25_fu_5979_p2 SOURCE src/IDCT2.cpp:363 VARIABLE add_ln363_25 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln363_25_fu_5984_p2 SOURCE src/IDCT2.cpp:363 VARIABLE ashr_ln363_25 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln363_25_fu_5989_p2 SOURCE src/IDCT2.cpp:363 VARIABLE shl_ln363_25 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln363_25_fu_6002_p3 SOURCE src/IDCT2.cpp:363 VARIABLE select_ln363_25 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_59_fu_7211_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_59 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_59_fu_7215_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_59 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln363_26_fu_6013_p2 SOURCE src/IDCT2.cpp:363 VARIABLE add_ln363_26 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln363_26_fu_6018_p2 SOURCE src/IDCT2.cpp:363 VARIABLE ashr_ln363_26 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln363_26_fu_6023_p2 SOURCE src/IDCT2.cpp:363 VARIABLE shl_ln363_26 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln363_26_fu_6036_p3 SOURCE src/IDCT2.cpp:363 VARIABLE select_ln363_26 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_60_fu_7221_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_60 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_60_fu_7225_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_60 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln363_27_fu_6047_p2 SOURCE src/IDCT2.cpp:363 VARIABLE add_ln363_27 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln363_27_fu_6052_p2 SOURCE src/IDCT2.cpp:363 VARIABLE ashr_ln363_27 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln363_27_fu_6057_p2 SOURCE src/IDCT2.cpp:363 VARIABLE shl_ln363_27 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln363_27_fu_6070_p3 SOURCE src/IDCT2.cpp:363 VARIABLE select_ln363_27 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_61_fu_7231_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_61 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_61_fu_7235_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_61 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln363_28_fu_6081_p2 SOURCE src/IDCT2.cpp:363 VARIABLE add_ln363_28 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln363_28_fu_6086_p2 SOURCE src/IDCT2.cpp:363 VARIABLE ashr_ln363_28 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln363_28_fu_6091_p2 SOURCE src/IDCT2.cpp:363 VARIABLE shl_ln363_28 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln363_28_fu_6104_p3 SOURCE src/IDCT2.cpp:363 VARIABLE select_ln363_28 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_62_fu_7241_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_62 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_62_fu_7245_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_62 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln363_29_fu_6115_p2 SOURCE src/IDCT2.cpp:363 VARIABLE add_ln363_29 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln363_29_fu_6120_p2 SOURCE src/IDCT2.cpp:363 VARIABLE ashr_ln363_29 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln363_29_fu_6125_p2 SOURCE src/IDCT2.cpp:363 VARIABLE shl_ln363_29 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln363_29_fu_6138_p3 SOURCE src/IDCT2.cpp:363 VARIABLE select_ln363_29 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_63_fu_7251_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_63 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_63_fu_7255_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_63 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln363_30_fu_6149_p2 SOURCE src/IDCT2.cpp:363 VARIABLE add_ln363_30 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln363_30_fu_6154_p2 SOURCE src/IDCT2.cpp:363 VARIABLE ashr_ln363_30 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln363_30_fu_6159_p2 SOURCE src/IDCT2.cpp:363 VARIABLE shl_ln363_30 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln363_30_fu_6172_p3 SOURCE src/IDCT2.cpp:363 VARIABLE select_ln363_30 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_64_fu_7261_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_64 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_64_fu_7265_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_64 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln363_31_fu_6183_p2 SOURCE src/IDCT2.cpp:363 VARIABLE add_ln363_31 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln363_31_fu_6188_p2 SOURCE src/IDCT2.cpp:363 VARIABLE ashr_ln363_31 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln363_31_fu_6193_p2 SOURCE src/IDCT2.cpp:363 VARIABLE shl_ln363_31 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln363_31_fu_6206_p3 SOURCE src/IDCT2.cpp:363 VARIABLE select_ln363_31 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_65_fu_7271_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_65 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_65_fu_7275_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_65 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln458_fu_1189_p2 SOURCE src/IDCT2.cpp:458 VARIABLE add_ln458 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln458_fu_1194_p2 SOURCE src/IDCT2.cpp:458 VARIABLE ashr_ln458 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln458_fu_1199_p2 SOURCE src/IDCT2.cpp:458 VARIABLE shl_ln458 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln458_fu_1212_p3 SOURCE src/IDCT2.cpp:458 VARIABLE select_ln458 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_fu_7349_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_fu_7353_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln458_1_fu_1223_p2 SOURCE src/IDCT2.cpp:458 VARIABLE add_ln458_1 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln458_1_fu_1228_p2 SOURCE src/IDCT2.cpp:458 VARIABLE ashr_ln458_1 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln458_1_fu_1233_p2 SOURCE src/IDCT2.cpp:458 VARIABLE shl_ln458_1 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln458_1_fu_1246_p3 SOURCE src/IDCT2.cpp:458 VARIABLE select_ln458_1 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_1_fu_7359_p2 SOURCE src/IDCT2.cpp:8 VARIABLE icmp_ln8_1 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_1_fu_7363_p3 SOURCE src/IDCT2.cpp:8 VARIABLE select_ln8_1 LOOP VITIS_LOOP_329_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 1136 BRAM 0 URAM 0}} IDCT2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln327_fu_313_p2 SOURCE src/IDCT2.cpp:327 VARIABLE add_ln327 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME add_fu_318_p2 SOURCE src/IDCT2.cpp:327 VARIABLE add LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_i406_fu_358_p2 SOURCE src/IDCT2.cpp:315 VARIABLE sub_i406 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp_i6_i373_fu_364_p2 SOURCE src/IDCT2.cpp:315 VARIABLE cmp_i6_i373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln329_fu_209_p2 SOURCE src/IDCT2.cpp:329 VARIABLE icmp_ln329 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME spec_select148_fu_368_p3 SOURCE src/IDCT2.cpp:315 VARIABLE spec_select148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_fu_235_p3 SOURCE src/IDCT2.cpp:329 VARIABLE empty LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 1136 BRAM 82 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.265 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for IDCT2.
INFO: [VLOG 209-307] Generating Verilog RTL for IDCT2.
Execute       syn_report -model IDCT2 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 411.00 MHz
Command     autosyn done; 25.38 sec.
Command   csynth_design done; 37.17 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute     source -notrace -encoding utf-8 /tools/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 /tools/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls opened at Mon Dec 22 13:40:09 GMT 2025
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xcvc1902-vsva2197-2MP-e-S 
Execute       create_platform xcvc1902-vsva2197-2MP-e-S -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis/2024.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvc1902-vsva2197-2MP-e-S'
Command       create_platform done; 0.89 sec.
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 0.96 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.98 sec.
Execute   apply_ini /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=../src/IDCT2.cpp' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(19) 
INFO: [HLS 200-1465] Applying ini 'syn.file=../src/IDCT2.cpp' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(19)
Execute     add_files /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/src/IDCT2.cpp 
INFO: [HLS 200-10] Adding design file '/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/src/IDCT2.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=../src/transform_coeffs.h' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(20) 
INFO: [HLS 200-1465] Applying ini 'syn.file=../src/transform_coeffs.h' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(20)
Execute     add_files /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/src/transform_coeffs.h 
INFO: [HLS 200-10] Adding design file '/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/src/transform_coeffs.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=IDCT2' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(21) 
INFO: [HLS 200-1465] Applying ini 'syn.top=IDCT2' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(21)
Execute     set_top IDCT2 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vitis' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(16)
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1465@%s 'part=xcvc1902-vsva2197-2MP-e-s' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xcvc1902-vsva2197-2MP-e-s' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(1)
Execute     set_part xcvc1902-vsva2197-2MP-e-s 
Execute       create_platform xcvc1902-vsva2197-2MP-e-s -board  
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Execute     send_msg_by_id INFO @200-1465@%s 'freqhz=300MHz' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'freqhz=300MHz' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(14)
Execute     create_clock -period 300mhz 
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=xo' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(17)
Execute     config_export -format=xo 
Command   apply_ini done; 0.11 sec.
Execute   apply_ini /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/config.cmdline 
Execute   ::AP::init_summary_file package-xo 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::get_vpp_package_output_file
Execute   export_design -flow none 
Execute     config_export -flow=none 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format xo -rtl verilog
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/global.setting.tcl 
Execute     ap_family_info -name versalprimees1 -data parts 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=3.333 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=IDCT2 xml_exists=0
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.rtl_wrap.cfg.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.rtl_wrap.cfg.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.rtl_wrap.cfg.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.tbgen.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.tbgen.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.tbgen.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to IDCT2
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS:       kernel.xml check internal_kernel_xml(1)=/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/kernel.internal.xml top=IDCT2
INFO-FLOW: DBG:PUTS:       kernel.xml check proj_kernel_xml    (1)=/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS:       copy internal kernel.xml to project: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS:       update_final_kernel_xml /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS: Updating /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/../../kernel.xml with values: interrupt true debug false compileOptions {} name IDCT2 vlnv xilinx.com:hls:IDCT2:1.0 swReset false mailbox none countedAutoRestart 0 deadlockDetection local
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=11
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=true #modelList=18 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='true' modelList='IDCT2_mul_32s_8s_32_2_1
IDCT2_mul_32s_7s_32_2_1
IDCT2_mul_32s_6s_32_2_1
IDCT2_mul_32s_5s_32_2_1
IDCT2_mul_32s_7s_32_2_1_x
IDCT2_mul_32s_8s_32_2_1_x
IDCT2_flow_control_loop_pipe_sequential_init
IDCT2_gmem0_m_axi
IDCT2_gmem1_m_axi
IDCT2_control_s_axi
IDCT2B2
IDCT2B4
IDCT2B8
IDCT2B16
IDCT2B32
IDCT2B64
IDCT2_Pipeline_VITIS_LOOP_329_1
IDCT2
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /tools/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /tools/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/top-io-be.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.tbgen.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.compgen.dataonly.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.compgen.dataonly.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.rtl_wrap.cfg.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.compgen.dataonly.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B2.tbgen.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B4.tbgen.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B8.tbgen.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B16.tbgen.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B32.tbgen.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2B64.tbgen.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2_Pipeline_VITIS_LOOP_329_1.tbgen.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.tbgen.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data names -quiet 
Execute     ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info -quiet 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.constraint.tcl 
Execute     sc_get_clocks IDCT2 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data names -quiet 
Execute     ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info -quiet 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data names -quiet 
Execute     ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info -quiet 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.constraint.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/IDCT2.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data names -quiet 
Execute     ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/.autopilot/db/global.setting.tcl 
Execute     ap_family_info -name versalprimees1 -data parts 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/impl/ip/pack.sh
Execute     send_msg_by_id INFO @200-802@%s dct2_dir/IDCT2.xo 
INFO: [HLS 200-802] Generated output file dct2_dir/IDCT2.xo
Command   export_design done; 22.75 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
