MODEL
MODEL_VERSION "v1998.8";
DESIGN "main_top";

/* port names and type */
INPUT S:PIN50 = A<22>;
INPUT S:PIN51 = A<20>;
INPUT S:PIN56 = A<19>;
INPUT S:PIN57 = A<18>;
INPUT S:PIN49 = A<23>;
INPUT S:PIN52 = A<21>;
INPUT S:PIN48 = A<17>;
INPUT S:PIN47 = A<16>;
INPUT S:PIN15 = CLKCPU_A;
INPUT S:PIN10 = INTSIG7;
INPUT S:PIN9 = PUNT_IN;
INPUT S:PIN32 = A<3>;
INPUT S:PIN34 = A<5>;
TRIOUT S:PIN7 = DSACK<0>;
OUTPUT S:PIN23 = INTSIG2;
TRIOUT S:PIN8 = PUNT_OUT;
TRIOUT S:PIN6 = DSACK<1>;
OUTPUT S:PIN24 = INTSIG3;
OUTPUT S:PIN12 = INTSIG5;

/* timing arc definitions */
A<3>_INTSIG3_delay: DELAY A<3> INTSIG3;
A<5>_INTSIG5_delay: DELAY A<5> INTSIG5;
A<19>_PUNT_OUT_delay: DELAY (ENABLE_HIGH) A<19> PUNT_OUT;
A<18>_PUNT_OUT_delay: DELAY (ENABLE_HIGH) A<18> PUNT_OUT;
A<23>_PUNT_OUT_delay: DELAY (ENABLE_HIGH) A<23> PUNT_OUT;
A<20>_PUNT_OUT_delay: DELAY (ENABLE_HIGH) A<20> PUNT_OUT;
A<17>_PUNT_OUT_delay: DELAY (ENABLE_HIGH) A<17> PUNT_OUT;
A<16>_PUNT_OUT_delay: DELAY (ENABLE_HIGH) A<16> PUNT_OUT;
PUNT_IN_PUNT_OUT_delay: DELAY (ENABLE_HIGH) PUNT_IN PUNT_OUT;
A<21>_PUNT_OUT_delay: DELAY (ENABLE_HIGH) A<21> PUNT_OUT;
A<22>_PUNT_OUT_delay: DELAY (ENABLE_HIGH) A<22> PUNT_OUT;
CLKCPU_A_DSACK<0>_delay: DELAY (ENABLE_HIGH) CLKCPU_A DSACK<0>;
CLKCPU_A_INTSIG2_delay: DELAY CLKCPU_A INTSIG2;
CLKCPU_A_DSACK<1>_delay: DELAY (ENABLE_HIGH) CLKCPU_A DSACK<1>;

/* timing check arc definitions */
A<16>_CLKCPU_A_setup: SETUP(POSEDGE) A<16> CLKCPU_A;
A<17>_CLKCPU_A_setup: SETUP(POSEDGE) A<17> CLKCPU_A;
A<18>_CLKCPU_A_setup: SETUP(POSEDGE) A<18> CLKCPU_A;
A<19>_CLKCPU_A_setup: SETUP(POSEDGE) A<19> CLKCPU_A;
A<20>_CLKCPU_A_setup: SETUP(POSEDGE) A<20> CLKCPU_A;
A<21>_CLKCPU_A_setup: SETUP(POSEDGE) A<21> CLKCPU_A;
A<22>_CLKCPU_A_setup: SETUP(POSEDGE) A<22> CLKCPU_A;
A<23>_CLKCPU_A_setup: SETUP(POSEDGE) A<23> CLKCPU_A;
INTSIG7_CLKCPU_A_setup: SETUP(POSEDGE) INTSIG7 CLKCPU_A;
PUNT_IN_CLKCPU_A_setup: SETUP(POSEDGE) PUNT_IN CLKCPU_A;
A<16>_CLKCPU_A_hold: HOLD(POSEDGE) A<16> CLKCPU_A;
A<17>_CLKCPU_A_hold: HOLD(POSEDGE) A<17> CLKCPU_A;
A<18>_CLKCPU_A_hold: HOLD(POSEDGE) A<18> CLKCPU_A;
A<19>_CLKCPU_A_hold: HOLD(POSEDGE) A<19> CLKCPU_A;
A<20>_CLKCPU_A_hold: HOLD(POSEDGE) A<20> CLKCPU_A;
A<21>_CLKCPU_A_hold: HOLD(POSEDGE) A<21> CLKCPU_A;
A<22>_CLKCPU_A_hold: HOLD(POSEDGE) A<22> CLKCPU_A;
A<23>_CLKCPU_A_hold: HOLD(POSEDGE) A<23> CLKCPU_A;
INTSIG7_CLKCPU_A_hold: HOLD(POSEDGE) INTSIG7 CLKCPU_A;
PUNT_IN_CLKCPU_A_hold: HOLD(POSEDGE) PUNT_IN CLKCPU_A;

ENDMODEL
