[2024-11-24 02:30:48.367569] [openram.globals/init_openram]: Initializing OpenRAM...
[2024-11-24 02:30:48.367729] [openram.globals/setup_paths]: OpenRAM source code found in /home/sh4471/workplace/OpenRAM/compiler
[2024-11-24 02:30:48.367890] [openram.globals/setup_paths]: Temporary files saved in /tmp/openram_sh4471_4002_temp/
[2024-11-24 02:30:48.368142] [openram.globals/read_config]: Configuration file is /home/sh4471/workplace/OpenRAM/sram_configs/sram_config_32_256.py
[2024-11-24 02:30:48.368888] [openram.globals/read_config]: Output saved in /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_256_freepdk45/
[2024-11-24 02:30:48.369184] [openram.globals/install_conda]: Creating conda setup...
[2024-11-24 02:30:48.370710] [openram.globals/import_tech]: Tech directory found in /home/sh4471/workplace/OpenRAM/technology:/home/sh4471/anaconda3/lib/python3.12/site-packages/openram/technology
[2024-11-24 02:30:48.370937] [openram.globals/import_tech]: Adding technology path: /home/sh4471/workplace/OpenRAM/technology
[2024-11-24 02:30:48.371138] [openram.globals/import_tech]: Adding technology path: /home/sh4471/anaconda3/lib/python3.12/site-packages/openram/technology
[2024-11-24 02:30:48.373280] [openram.globals/init_paths]: Creating temp directory: /tmp/openram_sh4471_4002_temp/
[2024-11-24 02:30:48.460462] [openram.globals/setup_bitcell]: Using bitcell: bitcell_1port
[2024-11-24 02:30:48.982717] [openram.characterizer/<module>]: Initializing characterizer...
[2024-11-24 02:30:48.991205] [openram.characterizer/<module>]: Analytical model enabled.
[2024-11-24 02:30:49.000215] [openram.verify/<module>]: Initializing verify...
[2024-11-24 02:30:49.008534] [openram.verify/<module>]: LVS/DRC/PEX disabled.
[2024-11-24 02:30:49.008995] [openram.globals/setup_bitcell]: Using bitcell: bitcell_1port
[2024-11-24 02:30:49.009077] |==============================================================================|
[2024-11-24 02:30:49.009139] |=========                      OpenRAM v1.2.48                       =========|
[2024-11-24 02:30:49.009188] |=========                                                            =========|
[2024-11-24 02:30:49.009250] |=========               VLSI Design and Automation Lab               =========|
[2024-11-24 02:30:49.009310] |=========        Computer Science and Engineering Department         =========|
[2024-11-24 02:30:49.009373] |=========            University of California Santa Cruz             =========|
[2024-11-24 02:30:49.009432] |=========                                                            =========|
[2024-11-24 02:30:49.009484] |=========          Usage help: openram-user-group@ucsc.edu           =========|
[2024-11-24 02:30:49.009528] |=========        Development help: openram-dev-group@ucsc.edu        =========|
[2024-11-24 02:30:49.009571] |=========                See LICENSE for license info                =========|
[2024-11-24 02:30:49.009641] |==============================================================================|
[2024-11-24 02:30:49.009697] ** Start: 11/24/2024 02:30:49
[2024-11-24 02:30:49.009746] Technology: freepdk45
[2024-11-24 02:30:49.009824] Total size: 8192 bits
[2024-11-24 02:30:49.009877] Word size: 32
Words: 256
Banks: 1
[2024-11-24 02:30:49.009940] RW ports: 1
R-only ports: 0
W-only ports: 0
[2024-11-24 02:30:49.009985] Design supply routing skipped. Supplies will have multiple must-connect pins. (route_supplies=True to enable supply routing).
[2024-11-24 02:30:49.010029] DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
[2024-11-24 02:30:49.010072] DRC/LVS/PEX is disabled (check_lvsdrc=True to enable).
[2024-11-24 02:30:49.010114] Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
[2024-11-24 02:30:49.010156] Only generating nominal corner timing.
[2024-11-24 02:30:49.010200] Words per row: None
[2024-11-24 02:30:49.010257] Output files are: 
[2024-11-24 02:30:49.010301] /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_256_freepdk45/sram_1rw0r0w_32_256_freepdk45.lvs
[2024-11-24 02:30:49.010352] /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_256_freepdk45/sram_1rw0r0w_32_256_freepdk45.sp
[2024-11-24 02:30:49.010396] /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_256_freepdk45/sram_1rw0r0w_32_256_freepdk45.v
[2024-11-24 02:30:49.010441] /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_256_freepdk45/sram_1rw0r0w_32_256_freepdk45.lib
[2024-11-24 02:30:49.010490] /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_256_freepdk45/sram_1rw0r0w_32_256_freepdk45.py
[2024-11-24 02:30:49.010532] /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_256_freepdk45/sram_1rw0r0w_32_256_freepdk45.html
[2024-11-24 02:30:49.010572] /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_256_freepdk45/sram_1rw0r0w_32_256_freepdk45.log
[2024-11-24 02:30:49.010613] /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_256_freepdk45/sram_1rw0r0w_32_256_freepdk45.lef
[2024-11-24 02:30:49.010659] /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_256_freepdk45/sram_1rw0r0w_32_256_freepdk45.gds
[2024-11-24 02:30:49.021749] [openram.sram_config/recompute_sizes]: Recomputing with words per row: 4
[2024-11-24 02:30:49.022096] [openram.sram_config/recompute_sizes]: Rows: 64 Cols: 128
[2024-11-24 02:30:49.022483] [openram.sram_config/recompute_sizes]: Row addr size: 6 Col addr size: 2 Bank addr size: 8
[2024-11-24 02:30:49.022775] [openram.sram_config/compute_sizes]: Set SRAM Words Per Row=4
[2024-11-24 02:30:49.035937] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_256_freepdk45_capped_replica_bitcell_array 64 x 128
[2024-11-24 02:30:49.036452] [openram.modules.capped_replica_bitcell_array/__init__]: Creating sram_1rw0r0w_32_256_freepdk45_capped_replica_bitcell_array 64 x 128 rbls: [1, 0] left_rbl: [0] right_rbl: []
[2024-11-24 02:30:49.037324] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_256_freepdk45_replica_bitcell_array 64 x 128
[2024-11-24 02:30:49.037960] [openram.modules.replica_bitcell_array/__init__]: Creating sram_1rw0r0w_32_256_freepdk45_replica_bitcell_array 64 x 128 rbls: [1, 0] left_rbl: [0] right_rbl: []
[2024-11-24 02:30:49.038881] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_256_freepdk45_bitcell_array 64 x 128
[2024-11-24 02:30:49.039622] [openram.modules.bitcell_array/__init__]: Creating sram_1rw0r0w_32_256_freepdk45_bitcell_array 64 x 128
[2024-11-24 02:31:14.667324] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_256_freepdk45_replica_column 65 x 1
[2024-11-24 02:31:14.702918] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_256_freepdk45_dummy_array 1 x 128
[2024-11-24 02:31:15.121572] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_256_freepdk45_dummy_array_0 1 x 129
[2024-11-24 02:31:15.173458] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_256_freepdk45_dummy_array_1 1 x 129
[2024-11-24 02:31:15.224817] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_256_freepdk45_dummy_array_2 67 x 1
[2024-11-24 02:31:15.244647] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_256_freepdk45_dummy_array_3 67 x 1
[2024-11-24 02:31:15.547949] [openram.modules.and2_dec/__init__]: Creating and2_dec and2_dec
[2024-11-24 02:31:15.557397] [openram.modules.and3_dec/__init__]: Creating and3_dec and3_dec
[2024-11-24 02:31:15.578651] [openram.modules.and4_dec/__init__]: Creating and4_dec and4_dec
[2024-11-24 02:31:15.676193] [openram.modules.wordline_driver_array/__init__]: Creating sram_1rw0r0w_32_256_freepdk45_wordline_driver_array
[2024-11-24 02:31:15.677098] [openram.modules.wordline_driver/__init__]: Creating wordline_driver wordline_driver
[2024-11-24 02:31:15.727835] [openram.modules.and2_dec/__init__]: Creating and2_dec and2_dec_0
[2024-11-24 02:31:15.756951] [openram.modules.precharge_array/__init__]: Creating sram_1rw0r0w_32_256_freepdk45_precharge_array
[2024-11-24 02:31:15.816969] [openram.modules.sense_amp_array/__init__]: Creating sram_1rw0r0w_32_256_freepdk45_sense_amp_array
[2024-11-24 02:31:15.841953] [openram.modules.column_mux_array/__init__]: Creating sram_1rw0r0w_32_256_freepdk45_column_mux_array
[2024-11-24 02:31:15.957308] [openram.modules.write_driver_array/__init__]: Creating sram_1rw0r0w_32_256_freepdk45_write_driver_array
[2024-11-24 02:31:16.098427] [openram.modules.pand2/__init__]: Creating pand2 pand2
[2024-11-24 02:31:16.101591] [openram.modules.pdriver/__init__]: creating pdriver pdriver
[2024-11-24 02:31:16.194883] [openram.modules.dff_array/__init__]: Creating sram_1rw0r0w_32_256_freepdk45_row_addr_dff rows=6 cols=1
[2024-11-24 02:31:16.198832] [openram.modules.dff_array/__init__]: Creating sram_1rw0r0w_32_256_freepdk45_col_addr_dff rows=1 cols=2
[2024-11-24 02:31:16.200477] [openram.modules.dff_array/__init__]: Creating sram_1rw0r0w_32_256_freepdk45_data_dff rows=1 cols=32
[2024-11-24 02:31:16.213144] [openram.modules.control_logic_base/__init__]: Creating control_logic_rw
[2024-11-24 02:31:16.213878] [openram.modules.dff_buf/__init__]: Creating sram_1rw0r0w_32_256_freepdk45_dff_buf
[2024-11-24 02:31:16.220708] [openram.modules.dff_buf_array/__init__]: Creating sram_1rw0r0w_32_256_freepdk45_dff_buf_array
[2024-11-24 02:31:16.221459] [openram.modules.dff_buf/__init__]: Creating sram_1rw0r0w_32_256_freepdk45_dff_buf_0
[2024-11-24 02:31:16.225177] [openram.modules.pand2/__init__]: Creating pand2 pand2_0
[2024-11-24 02:31:16.225955] [openram.modules.pdriver/__init__]: creating pdriver pdriver_0
[2024-11-24 02:31:16.231129] [openram.modules.pbuf/__init__]: creating pbuf with size of 128
[2024-11-24 02:31:16.251725] [openram.modules.pdriver/__init__]: creating pdriver pdriver_1
[2024-11-24 02:31:16.273196] [openram.modules.pdriver/__init__]: creating pdriver pdriver_2
[2024-11-24 02:31:16.282125] [openram.modules.pand3/__init__]: Creating pand3 pand3
[2024-11-24 02:31:16.285316] [openram.modules.pdriver/__init__]: creating pdriver pdriver_3
[2024-11-24 02:31:16.293070] [openram.modules.pand3/__init__]: Creating pand3 pand3_0
[2024-11-24 02:31:16.293880] [openram.modules.pdriver/__init__]: creating pdriver pdriver_4
[2024-11-24 02:31:16.297671] [openram.modules.pdriver/__init__]: creating pdriver pdriver_5
[2024-11-24 02:31:16.316206] [openram.modules.delay_chain/__init__]: creating delay chain [4, 4, 4, 4, 4, 4, 4, 4, 4]
[2024-11-24 02:31:16.347806] ** Submodules: 27.3 seconds
[2024-11-24 02:31:16.372146] ** Placement: 0.0 seconds
[2024-11-24 02:32:21.325318] [openram.base.hierarchy_layout/get_bbox]: Size: 131.67000000000002 x 113.03500000000001 with perimeter margin 0
[2024-11-24 02:32:21.363793] [openram.router.router_tech/__init__]: Minimum track width: 0.280
[2024-11-24 02:32:21.364417] [openram.router.router_tech/__init__]: Minimum track space: 0.140
[2024-11-24 02:32:21.364996] [openram.router.router_tech/__init__]: Minimum track wire width: 0.140
[2024-11-24 02:32:21.365472] [openram.router.signal_escape_router/route]: Running signal escape router...
[2024-11-24 02:32:51.800022] ** Routing: 95.4 seconds
[2024-11-24 02:32:51.803463] ** Verification: 0.0 seconds
[2024-11-24 02:32:51.803586] ** SRAM creation: 122.8 seconds
[2024-11-24 02:32:51.803660] SP: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_256_freepdk45/sram_1rw0r0w_32_256_freepdk45.sp
[2024-11-24 02:32:51.907997] [openram.characterizer.functional/__init__]: Random seed for functional simulation: 1732415571907584575
[2024-11-24 02:32:51.945580] ** Spice writing: 0.1 seconds
[2024-11-24 02:32:51.945693] DELAY: Writing stimulus...
[2024-11-24 02:32:52.428764] [openram.characterizer.delay/create_sen_and_bitline_path_measures]: self.bl_name = xsram_1rw0r0w_32_256_freepdk45.xbank0.bl_0_127
[2024-11-24 02:32:52.431438] ** DELAY: 0.5 seconds
[2024-11-24 02:32:52.536634] GDS: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_256_freepdk45/sram_1rw0r0w_32_256_freepdk45.gds
[2024-11-24 02:32:52.798979] ** GDS: 0.3 seconds
[2024-11-24 02:32:52.799127] LEF: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_256_freepdk45/sram_1rw0r0w_32_256_freepdk45.lef
[2024-11-24 02:32:52.809517] ** LEF: 0.0 seconds
[2024-11-24 02:32:52.809616] LVS: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_256_freepdk45/sram_1rw0r0w_32_256_freepdk45.lvs.sp
[2024-11-24 02:32:52.913460] ** LVS writing: 0.1 seconds
[2024-11-24 02:32:52.913594] LIB: Characterizing... 
[2024-11-24 02:32:52.914642] [openram.characterizer.lib/prepare_tables]: Slews: [0.00125 0.005   0.04   ]
[2024-11-24 02:32:52.915364] [openram.characterizer.lib/prepare_tables]: Loads: [0.052275 0.2091   0.8364  ]
[2024-11-24 02:32:52.915887] [openram.characterizer.lib/prepare_tables]: self.load_slews : [(np.float64(0.052275), np.float64(0.00125)), (np.float64(0.2091), np.float64(0.00125)), (np.float64(0.8364), np.float64(0.00125)), (np.float64(0.052275), np.float64(0.005)), (np.float64(0.2091), np.float64(0.005)), (np.float64(0.8364), np.float64(0.005)), (np.float64(0.052275), np.float64(0.04)), (np.float64(0.2091), np.float64(0.04)), (np.float64(0.8364), np.float64(0.04))]
[2024-11-24 02:32:52.916317] [openram.characterizer.lib/characterize_corners]: Characterizing corners: [('TT', 1.0, 25)]
[2024-11-24 02:32:52.916755] [openram.characterizer.lib/characterize_corners]: Corner: ('TT', 1.0, 25)
[2024-11-24 02:32:52.917260] [openram.characterizer.lib/characterize_corners]: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_256_freepdk45/sram_1rw0r0w_32_256_freepdk45_TT_1p0V_25C.lib
[2024-11-24 02:32:53.355027] [openram.characterizer.elmore/analytical_power]: Dynamic Power: 1.323590156798221 mW
[2024-11-24 02:32:53.355710] [openram.characterizer.elmore/analytical_power]: Leakage Power: 0.008606 mW
[2024-11-24 02:32:53.356280] [openram.characterizer.elmore/get_lib_values]: Slew, Load, Delay(ns), Slew(ns)
[2024-11-24 02:32:53.357109] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.052275, 0.32196433761160714, 0.000716101171875
[2024-11-24 02:32:53.357856] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.2091, 0.3221848727678572, 0.0007381546875
[2024-11-24 02:32:53.358569] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.8364, 0.32306701339285715, 0.00082636875
[2024-11-24 02:32:53.359280] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.052275, 0.32196433761160714, 0.000716101171875
[2024-11-24 02:32:53.359978] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.2091, 0.3221848727678572, 0.0007381546875
[2024-11-24 02:32:53.360673] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.8364, 0.32306701339285715, 0.00082636875
[2024-11-24 02:32:53.361381] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.052275, 0.32196433761160714, 0.000716101171875
[2024-11-24 02:32:53.362076] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.2091, 0.3221848727678572, 0.0007381546875
[2024-11-24 02:32:53.362768] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.8364, 0.32306701339285715, 0.00082636875
[2024-11-24 02:32:53.366133] ** Characterization: 0.5 seconds
[2024-11-24 02:32:53.366306] Config: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_256_freepdk45/sram_1rw0r0w_32_256_freepdk45.py
[2024-11-24 02:32:53.366376] ** Config: 0.0 seconds
[2024-11-24 02:32:53.367147] Datasheet: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_256_freepdk45/sram_1rw0r0w_32_256_freepdk45.html
[2024-11-24 02:32:53.368407] ** Datasheet: 0.0 seconds
[2024-11-24 02:32:53.368490] Verilog: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_256_freepdk45/sram_1rw0r0w_32_256_freepdk45.v
[2024-11-24 02:32:53.368651] ** Verilog: 0.0 seconds
[2024-11-24 02:32:53.369109] [openram.globals/purge_temp]: Purging temp directory: /tmp/openram_sh4471_4002_temp/
[2024-11-24 02:32:53.369816] ** End: 124.4 seconds
