{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692666078740 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692666078740 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 21 19:01:18 2023 " "Processing started: Mon Aug 21 19:01:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692666078740 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1692666078740 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ejer3 -c Ejer3 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ejer3 -c Ejer3 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1692666078740 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1692666078997 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1692666078997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regressivecounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file regressivecounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regressiveCounter " "Found entity 1: regressiveCounter" {  } { { "regressiveCounter.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/regressiveCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692666086134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1692666086134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regressivecounter2bit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file regressivecounter2bit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regressiveCounter2bit_tb " "Found entity 1: regressiveCounter2bit_tb" {  } { { "regressiveCounter2bit_tb.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/regressiveCounter2bit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692666086135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1692666086135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regressivecounter4bit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file regressivecounter4bit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regressiveCounter4bit_tb " "Found entity 1: regressiveCounter4bit_tb" {  } { { "regressiveCounter4bit_tb.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/regressiveCounter4bit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692666086136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1692666086136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regressivecounter6bit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file regressivecounter6bit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regressiveCounter6bit_tb " "Found entity 1: regressiveCounter6bit_tb" {  } { { "regressiveCounter6bit_tb.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/regressiveCounter6bit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692666086138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1692666086138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentslogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentslogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegmentsLogic " "Found entity 1: sevenSegmentsLogic" {  } { { "sevenSegmentsLogic.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/sevenSegmentsLogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692666086139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1692666086139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentslogic_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentslogic_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegmentsLogic_tb " "Found entity 1: sevenSegmentsLogic_tb" {  } { { "sevenSegmentsLogic_tb.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/sevenSegmentsLogic_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692666086141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1692666086141 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a sevenSegmentsLogic.sv(5) " "Verilog HDL Implicit Net warning at sevenSegmentsLogic.sv(5): created implicit net for \"a\"" {  } { { "sevenSegmentsLogic.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/sevenSegmentsLogic.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1692666086141 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b sevenSegmentsLogic.sv(6) " "Verilog HDL Implicit Net warning at sevenSegmentsLogic.sv(6): created implicit net for \"b\"" {  } { { "sevenSegmentsLogic.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/sevenSegmentsLogic.sv" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1692666086141 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c sevenSegmentsLogic.sv(7) " "Verilog HDL Implicit Net warning at sevenSegmentsLogic.sv(7): created implicit net for \"c\"" {  } { { "sevenSegmentsLogic.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/sevenSegmentsLogic.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1692666086141 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d sevenSegmentsLogic.sv(8) " "Verilog HDL Implicit Net warning at sevenSegmentsLogic.sv(8): created implicit net for \"d\"" {  } { { "sevenSegmentsLogic.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/sevenSegmentsLogic.sv" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1692666086141 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e sevenSegmentsLogic.sv(9) " "Verilog HDL Implicit Net warning at sevenSegmentsLogic.sv(9): created implicit net for \"e\"" {  } { { "sevenSegmentsLogic.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/sevenSegmentsLogic.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1692666086141 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f sevenSegmentsLogic.sv(10) " "Verilog HDL Implicit Net warning at sevenSegmentsLogic.sv(10): created implicit net for \"f\"" {  } { { "sevenSegmentsLogic.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/sevenSegmentsLogic.sv" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1692666086141 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aSegment2 sevenSegmentsLogic.sv(12) " "Verilog HDL Implicit Net warning at sevenSegmentsLogic.sv(12): created implicit net for \"aSegment2\"" {  } { { "sevenSegmentsLogic.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/sevenSegmentsLogic.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1692666086141 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bSegment2 sevenSegmentsLogic.sv(13) " "Verilog HDL Implicit Net warning at sevenSegmentsLogic.sv(13): created implicit net for \"bSegment2\"" {  } { { "sevenSegmentsLogic.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/sevenSegmentsLogic.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1692666086141 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cSegment2 sevenSegmentsLogic.sv(14) " "Verilog HDL Implicit Net warning at sevenSegmentsLogic.sv(14): created implicit net for \"cSegment2\"" {  } { { "sevenSegmentsLogic.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/sevenSegmentsLogic.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1692666086141 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dSegment2 sevenSegmentsLogic.sv(15) " "Verilog HDL Implicit Net warning at sevenSegmentsLogic.sv(15): created implicit net for \"dSegment2\"" {  } { { "sevenSegmentsLogic.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/sevenSegmentsLogic.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1692666086141 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "eSegment2 sevenSegmentsLogic.sv(16) " "Verilog HDL Implicit Net warning at sevenSegmentsLogic.sv(16): created implicit net for \"eSegment2\"" {  } { { "sevenSegmentsLogic.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/sevenSegmentsLogic.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1692666086141 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fSegment2 sevenSegmentsLogic.sv(17) " "Verilog HDL Implicit Net warning at sevenSegmentsLogic.sv(17): created implicit net for \"fSegment2\"" {  } { { "sevenSegmentsLogic.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/sevenSegmentsLogic.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1692666086141 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gSegment2 sevenSegmentsLogic.sv(18) " "Verilog HDL Implicit Net warning at sevenSegmentsLogic.sv(18): created implicit net for \"gSegment2\"" {  } { { "sevenSegmentsLogic.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/sevenSegmentsLogic.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1692666086141 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sevenSegmentsLogic " "Elaborating entity \"sevenSegmentsLogic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1692666086161 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f sevenSegmentsLogic.sv(10) " "Verilog HDL or VHDL warning at sevenSegmentsLogic.sv(10): object \"f\" assigned a value but never read" {  } { { "sevenSegmentsLogic.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Ejercicio3/sevenSegmentsLogic.sv" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1692666086162 "|sevenSegmentsLogic"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692666086230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 21 19:01:26 2023 " "Processing ended: Mon Aug 21 19:01:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692666086230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692666086230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692666086230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1692666086230 ""}
