Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jan 13 10:48:15 2022
| Host         : DESKTOP-HBUA1FM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sistema_complessivo_timing_summary_routed.rpt -pb sistema_complessivo_timing_summary_routed.pb -rpx sistema_complessivo_timing_summary_routed.rpx -warn_on_violation
| Design       : sistema_complessivo
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.874        0.000                      0                  732        0.112        0.000                      0                  732        3.750        0.000                       0                   288  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.874        0.000                      0                  729        0.112        0.000                      0                  729        3.750        0.000                       0                   288  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              2.369        0.000                      0                    3        0.833        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.874ns  (required time - arrival time)
  Source:                 sisB/control_unit/temp_write_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/count_read_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.531ns  (logic 0.583ns (23.038%)  route 1.948ns (76.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns = ( 10.180 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.628    10.180    sisB/control_unit/clk_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  sisB/control_unit/temp_write_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.459    10.639 f  sisB/control_unit/temp_write_reg/Q
                         net (fo=20, routed)          1.035    11.674    sisB/mam/write
    SLICE_X7Y13          LUT6 (Prop_lut6_I0_O)        0.124    11.798 r  sisB/mam/count_read[31]_i_1/O
                         net (fo=32, routed)          0.912    12.710    sisB/mam/count_read[31]_i_1_n_0
    SLICE_X6Y16          FDRE                                         r  sisB/mam/count_read_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.513    14.885    sisB/mam/clk_IBUF_BUFG
    SLICE_X6Y16          FDRE                                         r  sisB/mam/count_read_reg[25]/C
                         clock pessimism              0.259    15.144    
                         clock uncertainty           -0.035    15.108    
    SLICE_X6Y16          FDRE (Setup_fdre_C_R)       -0.524    14.584    sisB/mam/count_read_reg[25]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                         -12.710    
  -------------------------------------------------------------------
                         slack                                  1.874    

Slack (MET) :             1.874ns  (required time - arrival time)
  Source:                 sisB/control_unit/temp_write_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/count_read_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.531ns  (logic 0.583ns (23.038%)  route 1.948ns (76.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns = ( 10.180 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.628    10.180    sisB/control_unit/clk_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  sisB/control_unit/temp_write_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.459    10.639 f  sisB/control_unit/temp_write_reg/Q
                         net (fo=20, routed)          1.035    11.674    sisB/mam/write
    SLICE_X7Y13          LUT6 (Prop_lut6_I0_O)        0.124    11.798 r  sisB/mam/count_read[31]_i_1/O
                         net (fo=32, routed)          0.912    12.710    sisB/mam/count_read[31]_i_1_n_0
    SLICE_X6Y16          FDRE                                         r  sisB/mam/count_read_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.513    14.885    sisB/mam/clk_IBUF_BUFG
    SLICE_X6Y16          FDRE                                         r  sisB/mam/count_read_reg[26]/C
                         clock pessimism              0.259    15.144    
                         clock uncertainty           -0.035    15.108    
    SLICE_X6Y16          FDRE (Setup_fdre_C_R)       -0.524    14.584    sisB/mam/count_read_reg[26]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                         -12.710    
  -------------------------------------------------------------------
                         slack                                  1.874    

Slack (MET) :             1.874ns  (required time - arrival time)
  Source:                 sisB/control_unit/temp_write_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/count_read_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.531ns  (logic 0.583ns (23.038%)  route 1.948ns (76.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns = ( 10.180 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.628    10.180    sisB/control_unit/clk_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  sisB/control_unit/temp_write_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.459    10.639 f  sisB/control_unit/temp_write_reg/Q
                         net (fo=20, routed)          1.035    11.674    sisB/mam/write
    SLICE_X7Y13          LUT6 (Prop_lut6_I0_O)        0.124    11.798 r  sisB/mam/count_read[31]_i_1/O
                         net (fo=32, routed)          0.912    12.710    sisB/mam/count_read[31]_i_1_n_0
    SLICE_X6Y16          FDRE                                         r  sisB/mam/count_read_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.513    14.885    sisB/mam/clk_IBUF_BUFG
    SLICE_X6Y16          FDRE                                         r  sisB/mam/count_read_reg[27]/C
                         clock pessimism              0.259    15.144    
                         clock uncertainty           -0.035    15.108    
    SLICE_X6Y16          FDRE (Setup_fdre_C_R)       -0.524    14.584    sisB/mam/count_read_reg[27]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                         -12.710    
  -------------------------------------------------------------------
                         slack                                  1.874    

Slack (MET) :             1.874ns  (required time - arrival time)
  Source:                 sisB/control_unit/temp_write_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/count_read_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.531ns  (logic 0.583ns (23.038%)  route 1.948ns (76.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns = ( 10.180 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.628    10.180    sisB/control_unit/clk_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  sisB/control_unit/temp_write_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.459    10.639 f  sisB/control_unit/temp_write_reg/Q
                         net (fo=20, routed)          1.035    11.674    sisB/mam/write
    SLICE_X7Y13          LUT6 (Prop_lut6_I0_O)        0.124    11.798 r  sisB/mam/count_read[31]_i_1/O
                         net (fo=32, routed)          0.912    12.710    sisB/mam/count_read[31]_i_1_n_0
    SLICE_X6Y16          FDRE                                         r  sisB/mam/count_read_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.513    14.885    sisB/mam/clk_IBUF_BUFG
    SLICE_X6Y16          FDRE                                         r  sisB/mam/count_read_reg[28]/C
                         clock pessimism              0.259    15.144    
                         clock uncertainty           -0.035    15.108    
    SLICE_X6Y16          FDRE (Setup_fdre_C_R)       -0.524    14.584    sisB/mam/count_read_reg[28]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                         -12.710    
  -------------------------------------------------------------------
                         slack                                  1.874    

Slack (MET) :             1.947ns  (required time - arrival time)
  Source:                 sisB/control_unit/temp_write_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/temp_Data_read_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.827ns  (logic 0.583ns (20.622%)  route 2.244ns (79.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns = ( 10.180 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.628    10.180    sisB/control_unit/clk_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  sisB/control_unit/temp_write_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.459    10.639 f  sisB/control_unit/temp_write_reg/Q
                         net (fo=20, routed)          1.033    11.672    sisB/deb/write
    SLICE_X7Y13          LUT2 (Prop_lut2_I1_O)        0.124    11.796 r  sisB/deb/count_read[31]_i_2/O
                         net (fo=40, routed)          1.211    13.007    sisB/mam/E[0]
    SLICE_X2Y19          FDRE                                         r  sisB/mam/temp_Data_read_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.511    14.883    sisB/mam/clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  sisB/mam/temp_Data_read_reg[0]/C
                         clock pessimism              0.275    15.158    
                         clock uncertainty           -0.035    15.122    
    SLICE_X2Y19          FDRE (Setup_fdre_C_CE)      -0.169    14.953    sisB/mam/temp_Data_read_reg[0]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -13.007    
  -------------------------------------------------------------------
                         slack                                  1.947    

Slack (MET) :             1.947ns  (required time - arrival time)
  Source:                 sisB/control_unit/temp_write_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/temp_Data_read_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.827ns  (logic 0.583ns (20.622%)  route 2.244ns (79.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns = ( 10.180 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.628    10.180    sisB/control_unit/clk_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  sisB/control_unit/temp_write_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.459    10.639 f  sisB/control_unit/temp_write_reg/Q
                         net (fo=20, routed)          1.033    11.672    sisB/deb/write
    SLICE_X7Y13          LUT2 (Prop_lut2_I1_O)        0.124    11.796 r  sisB/deb/count_read[31]_i_2/O
                         net (fo=40, routed)          1.211    13.007    sisB/mam/E[0]
    SLICE_X2Y19          FDRE                                         r  sisB/mam/temp_Data_read_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.511    14.883    sisB/mam/clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  sisB/mam/temp_Data_read_reg[1]/C
                         clock pessimism              0.275    15.158    
                         clock uncertainty           -0.035    15.122    
    SLICE_X2Y19          FDRE (Setup_fdre_C_CE)      -0.169    14.953    sisB/mam/temp_Data_read_reg[1]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -13.007    
  -------------------------------------------------------------------
                         slack                                  1.947    

Slack (MET) :             1.947ns  (required time - arrival time)
  Source:                 sisB/control_unit/temp_write_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/temp_Data_read_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.827ns  (logic 0.583ns (20.622%)  route 2.244ns (79.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns = ( 10.180 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.628    10.180    sisB/control_unit/clk_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  sisB/control_unit/temp_write_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.459    10.639 f  sisB/control_unit/temp_write_reg/Q
                         net (fo=20, routed)          1.033    11.672    sisB/deb/write
    SLICE_X7Y13          LUT2 (Prop_lut2_I1_O)        0.124    11.796 r  sisB/deb/count_read[31]_i_2/O
                         net (fo=40, routed)          1.211    13.007    sisB/mam/E[0]
    SLICE_X2Y19          FDRE                                         r  sisB/mam/temp_Data_read_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.511    14.883    sisB/mam/clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  sisB/mam/temp_Data_read_reg[2]/C
                         clock pessimism              0.275    15.158    
                         clock uncertainty           -0.035    15.122    
    SLICE_X2Y19          FDRE (Setup_fdre_C_CE)      -0.169    14.953    sisB/mam/temp_Data_read_reg[2]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -13.007    
  -------------------------------------------------------------------
                         slack                                  1.947    

Slack (MET) :             1.947ns  (required time - arrival time)
  Source:                 sisB/control_unit/temp_write_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/temp_Data_read_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.827ns  (logic 0.583ns (20.622%)  route 2.244ns (79.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns = ( 10.180 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.628    10.180    sisB/control_unit/clk_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  sisB/control_unit/temp_write_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.459    10.639 f  sisB/control_unit/temp_write_reg/Q
                         net (fo=20, routed)          1.033    11.672    sisB/deb/write
    SLICE_X7Y13          LUT2 (Prop_lut2_I1_O)        0.124    11.796 r  sisB/deb/count_read[31]_i_2/O
                         net (fo=40, routed)          1.211    13.007    sisB/mam/E[0]
    SLICE_X2Y19          FDRE                                         r  sisB/mam/temp_Data_read_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.511    14.883    sisB/mam/clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  sisB/mam/temp_Data_read_reg[3]/C
                         clock pessimism              0.275    15.158    
                         clock uncertainty           -0.035    15.122    
    SLICE_X2Y19          FDRE (Setup_fdre_C_CE)      -0.169    14.953    sisB/mam/temp_Data_read_reg[3]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -13.007    
  -------------------------------------------------------------------
                         slack                                  1.947    

Slack (MET) :             1.947ns  (required time - arrival time)
  Source:                 sisB/control_unit/temp_write_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/temp_Data_read_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.827ns  (logic 0.583ns (20.622%)  route 2.244ns (79.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns = ( 10.180 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.628    10.180    sisB/control_unit/clk_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  sisB/control_unit/temp_write_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.459    10.639 f  sisB/control_unit/temp_write_reg/Q
                         net (fo=20, routed)          1.033    11.672    sisB/deb/write
    SLICE_X7Y13          LUT2 (Prop_lut2_I1_O)        0.124    11.796 r  sisB/deb/count_read[31]_i_2/O
                         net (fo=40, routed)          1.211    13.007    sisB/mam/E[0]
    SLICE_X2Y19          FDRE                                         r  sisB/mam/temp_Data_read_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.511    14.883    sisB/mam/clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  sisB/mam/temp_Data_read_reg[4]/C
                         clock pessimism              0.275    15.158    
                         clock uncertainty           -0.035    15.122    
    SLICE_X2Y19          FDRE (Setup_fdre_C_CE)      -0.169    14.953    sisB/mam/temp_Data_read_reg[4]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -13.007    
  -------------------------------------------------------------------
                         slack                                  1.947    

Slack (MET) :             1.947ns  (required time - arrival time)
  Source:                 sisB/control_unit/temp_write_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/temp_Data_read_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.827ns  (logic 0.583ns (20.622%)  route 2.244ns (79.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns = ( 10.180 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.628    10.180    sisB/control_unit/clk_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  sisB/control_unit/temp_write_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.459    10.639 f  sisB/control_unit/temp_write_reg/Q
                         net (fo=20, routed)          1.033    11.672    sisB/deb/write
    SLICE_X7Y13          LUT2 (Prop_lut2_I1_O)        0.124    11.796 r  sisB/deb/count_read[31]_i_2/O
                         net (fo=40, routed)          1.211    13.007    sisB/mam/E[0]
    SLICE_X2Y19          FDRE                                         r  sisB/mam/temp_Data_read_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.511    14.883    sisB/mam/clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  sisB/mam/temp_Data_read_reg[5]/C
                         clock pessimism              0.275    15.158    
                         clock uncertainty           -0.035    15.122    
    SLICE_X2Y19          FDRE (Setup_fdre_C_CE)      -0.169    14.953    sisB/mam/temp_Data_read_reg[5]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -13.007    
  -------------------------------------------------------------------
                         slack                                  1.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 sisB/uartB/rdReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/mem_reg_0_1_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.588     1.501    sisB/uartB/clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  sisB/uartB/rdReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164     1.665 r  sisB/uartB/rdReg_reg[0]/Q
                         net (fo=1, routed)           0.110     1.775    sisB/mam/mem_reg_0_1_0_5/DIA0
    SLICE_X2Y19          RAMD32                                       r  sisB/mam/mem_reg_0_1_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.858     2.016    sisB/mam/mem_reg_0_1_0_5/WCLK
    SLICE_X2Y19          RAMD32                                       r  sisB/mam/mem_reg_0_1_0_5/RAMA/CLK
                         clock pessimism             -0.500     1.516    
    SLICE_X2Y19          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.663    sisB/mam/mem_reg_0_1_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 sisB/uartB/rdReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/mem_reg_0_1_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.588     1.501    sisB/uartB/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  sisB/uartB/rdReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  sisB/uartB/rdReg_reg[5]/Q
                         net (fo=1, routed)           0.113     1.755    sisB/mam/mem_reg_0_1_0_5/DIC1
    SLICE_X2Y19          RAMD32                                       r  sisB/mam/mem_reg_0_1_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.858     2.016    sisB/mam/mem_reg_0_1_0_5/WCLK
    SLICE_X2Y19          RAMD32                                       r  sisB/mam/mem_reg_0_1_0_5/RAMC_D1/CLK
                         clock pessimism             -0.500     1.516    
    SLICE_X2Y19          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.630    sisB/mam/mem_reg_0_1_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 sisB/uartB/rdReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/mem_reg_0_1_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.588     1.501    sisB/uartB/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  sisB/uartB/rdReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  sisB/uartB/rdReg_reg[4]/Q
                         net (fo=1, routed)           0.172     1.815    sisB/mam/mem_reg_0_1_0_5/DIC0
    SLICE_X2Y19          RAMD32                                       r  sisB/mam/mem_reg_0_1_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.858     2.016    sisB/mam/mem_reg_0_1_0_5/WCLK
    SLICE_X2Y19          RAMD32                                       r  sisB/mam/mem_reg_0_1_0_5/RAMC/CLK
                         clock pessimism             -0.500     1.516    
    SLICE_X2Y19          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.660    sisB/mam/mem_reg_0_1_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 sisB/uartB/rdSReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/uartB/rdReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.519%)  route 0.127ns (47.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.586     1.499    sisB/uartB/clk_IBUF_BUFG
    SLICE_X5Y20          FDRE                                         r  sisB/uartB/rdSReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  sisB/uartB/rdSReg_reg[0]/Q
                         net (fo=2, routed)           0.127     1.768    sisB/uartB/rdSReg_reg_n_0_[0]
    SLICE_X2Y20          FDRE                                         r  sisB/uartB/rdReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.857     2.015    sisB/uartB/clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  sisB/uartB/rdReg_reg[0]/C
                         clock pessimism             -0.479     1.536    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.059     1.595    sisB/uartB/rdReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 sisB/uartB/rdReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/mem_reg_0_1_6_7/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.032%)  route 0.172ns (54.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.588     1.501    sisB/uartB/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  sisB/uartB/rdReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  sisB/uartB/rdReg_reg[7]/Q
                         net (fo=1, routed)           0.172     1.814    sisB/mam/mem_reg_0_1_6_7/DIA1
    SLICE_X2Y18          RAMD32                                       r  sisB/mam/mem_reg_0_1_6_7/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.859     2.017    sisB/mam/mem_reg_0_1_6_7/WCLK
    SLICE_X2Y18          RAMD32                                       r  sisB/mam/mem_reg_0_1_6_7/RAMA_D1/CLK
                         clock pessimism             -0.500     1.517    
    SLICE_X2Y18          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.637    sisB/mam/mem_reg_0_1_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 sisB/uartB/rdSReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/uartB/rdReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.236%)  route 0.140ns (49.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.586     1.499    sisB/uartB/clk_IBUF_BUFG
    SLICE_X5Y20          FDRE                                         r  sisB/uartB/rdSReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  sisB/uartB/rdSReg_reg[2]/Q
                         net (fo=3, routed)           0.140     1.780    sisB/uartB/p_5_in12_in
    SLICE_X2Y20          FDRE                                         r  sisB/uartB/rdReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.857     2.015    sisB/uartB/clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  sisB/uartB/rdReg_reg[2]/C
                         clock pessimism             -0.479     1.536    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.063     1.599    sisB/uartB/rdReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 sisB/counter/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/mem_reg_0_1_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.164ns (30.655%)  route 0.371ns (69.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.588     1.501    sisB/counter/clk_IBUF_BUFG
    SLICE_X6Y18          FDRE                                         r  sisB/counter/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164     1.665 r  sisB/counter/tmp_reg[1]/Q
                         net (fo=17, routed)          0.371     2.036    sisB/mam/mem_reg_0_1_6_7/ADDRD0
    SLICE_X2Y18          RAMD32                                       r  sisB/mam/mem_reg_0_1_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.859     2.017    sisB/mam/mem_reg_0_1_6_7/WCLK
    SLICE_X2Y18          RAMD32                                       r  sisB/mam/mem_reg_0_1_6_7/RAMA/CLK
                         clock pessimism             -0.479     1.538    
    SLICE_X2Y18          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.848    sisB/mam/mem_reg_0_1_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 sisB/counter/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/mem_reg_0_1_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.164ns (30.655%)  route 0.371ns (69.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.588     1.501    sisB/counter/clk_IBUF_BUFG
    SLICE_X6Y18          FDRE                                         r  sisB/counter/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164     1.665 r  sisB/counter/tmp_reg[1]/Q
                         net (fo=17, routed)          0.371     2.036    sisB/mam/mem_reg_0_1_6_7/ADDRD0
    SLICE_X2Y18          RAMD32                                       r  sisB/mam/mem_reg_0_1_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.859     2.017    sisB/mam/mem_reg_0_1_6_7/WCLK
    SLICE_X2Y18          RAMD32                                       r  sisB/mam/mem_reg_0_1_6_7/RAMA_D1/CLK
                         clock pessimism             -0.479     1.538    
    SLICE_X2Y18          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.848    sisB/mam/mem_reg_0_1_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 sisB/counter/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/mem_reg_0_1_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.164ns (30.655%)  route 0.371ns (69.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.588     1.501    sisB/counter/clk_IBUF_BUFG
    SLICE_X6Y18          FDRE                                         r  sisB/counter/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164     1.665 r  sisB/counter/tmp_reg[1]/Q
                         net (fo=17, routed)          0.371     2.036    sisB/mam/mem_reg_0_1_6_7/ADDRD0
    SLICE_X2Y18          RAMD32                                       r  sisB/mam/mem_reg_0_1_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.859     2.017    sisB/mam/mem_reg_0_1_6_7/WCLK
    SLICE_X2Y18          RAMD32                                       r  sisB/mam/mem_reg_0_1_6_7/RAMB/CLK
                         clock pessimism             -0.479     1.538    
    SLICE_X2Y18          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.848    sisB/mam/mem_reg_0_1_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 sisB/counter/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/mem_reg_0_1_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.164ns (30.655%)  route 0.371ns (69.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.588     1.501    sisB/counter/clk_IBUF_BUFG
    SLICE_X6Y18          FDRE                                         r  sisB/counter/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164     1.665 r  sisB/counter/tmp_reg[1]/Q
                         net (fo=17, routed)          0.371     2.036    sisB/mam/mem_reg_0_1_6_7/ADDRD0
    SLICE_X2Y18          RAMD32                                       r  sisB/mam/mem_reg_0_1_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.859     2.017    sisB/mam/mem_reg_0_1_6_7/WCLK
    SLICE_X2Y18          RAMD32                                       r  sisB/mam/mem_reg_0_1_6_7/RAMB_D1/CLK
                         clock pessimism             -0.479     1.538    
    SLICE_X2Y18          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.848    sisB/mam/mem_reg_0_1_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y13     debouncer1/button_state_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y8      debouncer1/count2_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y8      debouncer1/count2_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y9      debouncer1/count2_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y9      debouncer1/count2_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y9      debouncer1/count2_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y9      debouncer1/count2_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y10     debouncer1/count2_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y10     debouncer1/count2_reg[17]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y18     sisB/mam/mem_reg_0_1_6_7/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y18     sisB/mam/mem_reg_0_1_6_7/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y18     sisB/mam/mem_reg_0_1_6_7/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y18     sisB/mam/mem_reg_0_1_6_7/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y18     sisB/mam/mem_reg_0_1_6_7/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y18     sisB/mam/mem_reg_0_1_6_7/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y19     sisB/mam/mem_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y19     sisB/mam/mem_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y19     sisB/mam/mem_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y19     sisB/mam/mem_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y18     sisB/mam/mem_reg_0_1_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y18     sisB/mam/mem_reg_0_1_6_7/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y18     sisB/mam/mem_reg_0_1_6_7/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y18     sisB/mam/mem_reg_0_1_6_7/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y18     sisB/mam/mem_reg_0_1_6_7/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y18     sisB/mam/mem_reg_0_1_6_7/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y18     sisB/mam/mem_reg_0_1_6_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y18     sisB/mam/mem_reg_0_1_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y18     sisB/mam/mem_reg_0_1_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y18     sisB/mam/mem_reg_0_1_6_7/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.369ns  (required time - arrival time)
  Source:                 sisB/control_unit/RD_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/uartB/PE_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.949ns  (logic 0.611ns (31.347%)  route 1.338ns (68.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns = ( 10.180 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.628    10.180    sisB/control_unit/clk_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  sisB/control_unit/RD_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.459    10.639 f  sisB/control_unit/RD_reg/Q
                         net (fo=3, routed)           0.842    11.481    sisB/control_unit/RD
    SLICE_X4Y18          LUT2 (Prop_lut2_I0_O)        0.152    11.633 f  sisB/control_unit/RDA_i_2/O
                         net (fo=3, routed)           0.496    12.129    sisB/uartB/FE0
    SLICE_X4Y20          FDCE                                         f  sisB/uartB/PE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.509    14.881    sisB/uartB/clk_IBUF_BUFG
    SLICE_X4Y20          FDCE                                         r  sisB/uartB/PE_reg/C
                         clock pessimism              0.259    15.140    
                         clock uncertainty           -0.035    15.104    
    SLICE_X4Y20          FDCE (Recov_fdce_C_CLR)     -0.607    14.497    sisB/uartB/PE_reg
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                         -12.129    
  -------------------------------------------------------------------
                         slack                                  2.369    

Slack (MET) :             2.507ns  (required time - arrival time)
  Source:                 sisB/control_unit/RD_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/uartB/FE_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.811ns  (logic 0.611ns (33.743%)  route 1.200ns (66.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns = ( 10.180 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.628    10.180    sisB/control_unit/clk_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  sisB/control_unit/RD_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.459    10.639 f  sisB/control_unit/RD_reg/Q
                         net (fo=3, routed)           0.842    11.481    sisB/control_unit/RD
    SLICE_X4Y18          LUT2 (Prop_lut2_I0_O)        0.152    11.633 f  sisB/control_unit/RDA_i_2/O
                         net (fo=3, routed)           0.357    11.991    sisB/uartB/FE0
    SLICE_X4Y19          FDCE                                         f  sisB/uartB/FE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.509    14.881    sisB/uartB/clk_IBUF_BUFG
    SLICE_X4Y19          FDCE                                         r  sisB/uartB/FE_reg/C
                         clock pessimism              0.259    15.140    
                         clock uncertainty           -0.035    15.104    
    SLICE_X4Y19          FDCE (Recov_fdce_C_CLR)     -0.607    14.497    sisB/uartB/FE_reg
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                         -11.991    
  -------------------------------------------------------------------
                         slack                                  2.507    

Slack (MET) :             2.507ns  (required time - arrival time)
  Source:                 sisB/control_unit/RD_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/uartB/RDA_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.811ns  (logic 0.611ns (33.743%)  route 1.200ns (66.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns = ( 10.180 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.628    10.180    sisB/control_unit/clk_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  sisB/control_unit/RD_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.459    10.639 f  sisB/control_unit/RD_reg/Q
                         net (fo=3, routed)           0.842    11.481    sisB/control_unit/RD
    SLICE_X4Y18          LUT2 (Prop_lut2_I0_O)        0.152    11.633 f  sisB/control_unit/RDA_i_2/O
                         net (fo=3, routed)           0.357    11.991    sisB/uartB/FE0
    SLICE_X4Y19          FDCE                                         f  sisB/uartB/RDA_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.509    14.881    sisB/uartB/clk_IBUF_BUFG
    SLICE_X4Y19          FDCE                                         r  sisB/uartB/RDA_reg/C
                         clock pessimism              0.259    15.140    
                         clock uncertainty           -0.035    15.104    
    SLICE_X4Y19          FDCE (Recov_fdce_C_CLR)     -0.607    14.497    sisB/uartB/RDA_reg
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                         -11.991    
  -------------------------------------------------------------------
                         slack                                  2.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 debouncer1/cleared_button_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/uartB/FE_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.189ns (26.708%)  route 0.519ns (73.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.593     1.506    debouncer1/clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  debouncer1/cleared_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.647 f  debouncer1/cleared_button_reg/Q
                         net (fo=19, routed)          0.385     2.033    sisB/control_unit/reset_cleared
    SLICE_X4Y18          LUT2 (Prop_lut2_I1_O)        0.048     2.081 f  sisB/control_unit/RDA_i_2/O
                         net (fo=3, routed)           0.133     2.214    sisB/uartB/FE0
    SLICE_X4Y19          FDCE                                         f  sisB/uartB/FE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.856     2.014    sisB/uartB/clk_IBUF_BUFG
    SLICE_X4Y19          FDCE                                         r  sisB/uartB/FE_reg/C
                         clock pessimism             -0.479     1.535    
    SLICE_X4Y19          FDCE (Remov_fdce_C_CLR)     -0.154     1.381    sisB/uartB/FE_reg
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 debouncer1/cleared_button_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/uartB/RDA_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.189ns (26.708%)  route 0.519ns (73.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.593     1.506    debouncer1/clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  debouncer1/cleared_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.647 f  debouncer1/cleared_button_reg/Q
                         net (fo=19, routed)          0.385     2.033    sisB/control_unit/reset_cleared
    SLICE_X4Y18          LUT2 (Prop_lut2_I1_O)        0.048     2.081 f  sisB/control_unit/RDA_i_2/O
                         net (fo=3, routed)           0.133     2.214    sisB/uartB/FE0
    SLICE_X4Y19          FDCE                                         f  sisB/uartB/RDA_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.856     2.014    sisB/uartB/clk_IBUF_BUFG
    SLICE_X4Y19          FDCE                                         r  sisB/uartB/RDA_reg/C
                         clock pessimism             -0.479     1.535    
    SLICE_X4Y19          FDCE (Remov_fdce_C_CLR)     -0.154     1.381    sisB/uartB/RDA_reg
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.887ns  (arrival time - required time)
  Source:                 debouncer1/cleared_button_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/uartB/PE_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.189ns (24.834%)  route 0.572ns (75.166%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.593     1.506    debouncer1/clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  debouncer1/cleared_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.647 f  debouncer1/cleared_button_reg/Q
                         net (fo=19, routed)          0.385     2.033    sisB/control_unit/reset_cleared
    SLICE_X4Y18          LUT2 (Prop_lut2_I1_O)        0.048     2.081 f  sisB/control_unit/RDA_i_2/O
                         net (fo=3, routed)           0.187     2.267    sisB/uartB/FE0
    SLICE_X4Y20          FDCE                                         f  sisB/uartB/PE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.855     2.013    sisB/uartB/clk_IBUF_BUFG
    SLICE_X4Y20          FDCE                                         r  sisB/uartB/PE_reg/C
                         clock pessimism             -0.479     1.534    
    SLICE_X4Y20          FDCE (Remov_fdce_C_CLR)     -0.154     1.380    sisB/uartB/PE_reg
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.887    





