
ADC-MCU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000056ec  08000240  08000240  00001240  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  0800592c  0800592c  0000692c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800599c  0800599c  0000699c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  080059a0  080059a0  000069a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000018  20000000  080059a4  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000bd0  20000018  080059bc  00007018  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000be8  080059bc  00007be8  2**0
                  ALLOC
  8 .ARM.attributes 00000036  00000000  00000000  00007018  2**0
                  CONTENTS, READONLY
  9 .debug_info   00019d82  00000000  00000000  0000704e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00003531  00000000  00000000  00020dd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00001888  00000000  00000000  00024308  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 000012d3  00000000  00000000  00025b90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0000793c  00000000  00000000  00026e63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   000196ae  00000000  00000000  0002e79f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0014fd79  00000000  00000000  00047e4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  00197bc6  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00006708  00000000  00000000  00197c0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 0000005c  00000000  00000000  0019e314  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000240 <__do_global_dtors_aux>:
 8000240:	b510      	push	{r4, lr}
 8000242:	4c05      	ldr	r4, [pc, #20]	@ (8000258 <__do_global_dtors_aux+0x18>)
 8000244:	7823      	ldrb	r3, [r4, #0]
 8000246:	b933      	cbnz	r3, 8000256 <__do_global_dtors_aux+0x16>
 8000248:	4b04      	ldr	r3, [pc, #16]	@ (800025c <__do_global_dtors_aux+0x1c>)
 800024a:	b113      	cbz	r3, 8000252 <__do_global_dtors_aux+0x12>
 800024c:	4804      	ldr	r0, [pc, #16]	@ (8000260 <__do_global_dtors_aux+0x20>)
 800024e:	f3af 8000 	nop.w
 8000252:	2301      	movs	r3, #1
 8000254:	7023      	strb	r3, [r4, #0]
 8000256:	bd10      	pop	{r4, pc}
 8000258:	20000018 	.word	0x20000018
 800025c:	00000000 	.word	0x00000000
 8000260:	08005914 	.word	0x08005914

08000264 <frame_dummy>:
 8000264:	b508      	push	{r3, lr}
 8000266:	4b03      	ldr	r3, [pc, #12]	@ (8000274 <frame_dummy+0x10>)
 8000268:	b11b      	cbz	r3, 8000272 <frame_dummy+0xe>
 800026a:	4903      	ldr	r1, [pc, #12]	@ (8000278 <frame_dummy+0x14>)
 800026c:	4803      	ldr	r0, [pc, #12]	@ (800027c <frame_dummy+0x18>)
 800026e:	f3af 8000 	nop.w
 8000272:	bd08      	pop	{r3, pc}
 8000274:	00000000 	.word	0x00000000
 8000278:	2000001c 	.word	0x2000001c
 800027c:	08005914 	.word	0x08005914

08000280 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	af00      	add	r7, sp, #0


  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000284:	f000 fa7e 	bl	8000784 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 8000288:	f000 f814 	bl	80002b4 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800028c:	f000 f8f2 	bl	8000474 <_ZL12MX_GPIO_Initv>
  MX_DCACHE1_Init();
 8000290:	f000 f8b6 	bl	8000400 <_ZL15MX_DCACHE1_Initv>
  MX_ICACHE_Init();
 8000294:	f000 f8d0 	bl	8000438 <_ZL14MX_ICACHE_Initv>

  /* Init scheduler */
  osKernelInitialize();
 8000298:	f003 fab8 	bl	800380c <osKernelInitialize>

  /* Start scheduler */
  osKernelStart();
 800029c:	f003 fadc 	bl	8003858 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  while (1)
 80002a0:	bf00      	nop
 80002a2:	e7fd      	b.n	80002a0 <main+0x20>

080002a4 <vApplicationIdleHook>:

/**
 * @brief Application Idle hook.
 * @return None
 */
extern "C" void vApplicationIdleHook( void ) {
 80002a4:	b480      	push	{r7}
 80002a6:	af00      	add	r7, sp, #0
    __WFI();
 80002a8:	bf30      	wfi
}
 80002aa:	bf00      	nop
 80002ac:	46bd      	mov	sp, r7
 80002ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002b2:	4770      	bx	lr

080002b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002b4:	b580      	push	{r7, lr}
 80002b6:	b0ce      	sub	sp, #312	@ 0x138
 80002b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002ba:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 80002be:	2260      	movs	r2, #96	@ 0x60
 80002c0:	2100      	movs	r1, #0
 80002c2:	4618      	mov	r0, r3
 80002c4:	f005 faec 	bl	80058a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002c8:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 80002cc:	2200      	movs	r2, #0
 80002ce:	601a      	str	r2, [r3, #0]
 80002d0:	605a      	str	r2, [r3, #4]
 80002d2:	609a      	str	r2, [r3, #8]
 80002d4:	60da      	str	r2, [r3, #12]
 80002d6:	611a      	str	r2, [r3, #16]
 80002d8:	615a      	str	r2, [r3, #20]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002da:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80002de:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80002e2:	4618      	mov	r0, r3
 80002e4:	23c0      	movs	r3, #192	@ 0xc0
 80002e6:	461a      	mov	r2, r3
 80002e8:	2100      	movs	r1, #0
 80002ea:	f005 fad9 	bl	80058a0 <memset>

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80002ee:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 80002f2:	f000 fcab 	bl	8000c4c <HAL_PWREx_ControlVoltageScaling>
 80002f6:	4603      	mov	r3, r0
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	bf14      	ite	ne
 80002fc:	2301      	movne	r3, #1
 80002fe:	2300      	moveq	r3, #0
 8000300:	b2db      	uxtb	r3, r3
 8000302:	2b00      	cmp	r3, #0
 8000304:	d001      	beq.n	800030a <SystemClock_Config+0x56>
  {
    Error_Handler();
 8000306:	f000 f8ff 	bl	8000508 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800030a:	2301      	movs	r3, #1
 800030c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000310:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000314:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000318:	2302      	movs	r3, #2
 800031a:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800031e:	2303      	movs	r3, #3
 8000320:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV1;
 8000324:	2300      	movs	r3, #0
 8000326:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  RCC_OscInitStruct.PLL.PLLM = 1;
 800032a:	2301      	movs	r3, #1
 800032c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  RCC_OscInitStruct.PLL.PLLN = 20;
 8000330:	2314      	movs	r3, #20
 8000332:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000336:	2302      	movs	r3, #2
 8000338:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800033c:	2302      	movs	r3, #2
 800033e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000342:	2302      	movs	r3, #2
 8000344:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_1;
 8000348:	230c      	movs	r3, #12
 800034a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800034e:	2300      	movs	r3, #0
 8000350:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000354:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8000358:	4618      	mov	r0, r3
 800035a:	f000 fd03 	bl	8000d64 <HAL_RCC_OscConfig>
 800035e:	4603      	mov	r3, r0
 8000360:	2b00      	cmp	r3, #0
 8000362:	bf14      	ite	ne
 8000364:	2301      	movne	r3, #1
 8000366:	2300      	moveq	r3, #0
 8000368:	b2db      	uxtb	r3, r3
 800036a:	2b00      	cmp	r3, #0
 800036c:	d001      	beq.n	8000372 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 800036e:	f000 f8cb 	bl	8000508 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000372:	231f      	movs	r3, #31
 8000374:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000378:	2303      	movs	r3, #3
 800037a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800037e:	2300      	movs	r3, #0
 8000380:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000384:	2300      	movs	r3, #0
 8000386:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800038a:	2300      	movs	r3, #0
 800038c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8000390:	2300      	movs	r3, #0
 8000392:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000396:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 800039a:	2104      	movs	r1, #4
 800039c:	4618      	mov	r0, r3
 800039e:	f001 fbbd 	bl	8001b1c <HAL_RCC_ClockConfig>
 80003a2:	4603      	mov	r3, r0
 80003a4:	2b00      	cmp	r3, #0
 80003a6:	bf14      	ite	ne
 80003a8:	2301      	movne	r3, #1
 80003aa:	2300      	moveq	r3, #0
 80003ac:	b2db      	uxtb	r3, r3
 80003ae:	2b00      	cmp	r3, #0
 80003b0:	d001      	beq.n	80003b6 <SystemClock_Config+0x102>
  {
    Error_Handler();
 80003b2:	f000 f8a9 	bl	8000508 <Error_Handler>
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 80003b6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80003ba:	f5a3 719c 	sub.w	r1, r3, #312	@ 0x138
 80003be:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80003c2:	f04f 0300 	mov.w	r3, #0
 80003c6:	e9c1 2300 	strd	r2, r3, [r1]
  PeriphClkInit.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_HCLK;
 80003ca:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80003ce:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80003d2:	2200      	movs	r2, #0
 80003d4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80003d8:	463b      	mov	r3, r7
 80003da:	4618      	mov	r0, r3
 80003dc:	f001 ff7e 	bl	80022dc <HAL_RCCEx_PeriphCLKConfig>
 80003e0:	4603      	mov	r3, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	bf14      	ite	ne
 80003e6:	2301      	movne	r3, #1
 80003e8:	2300      	moveq	r3, #0
 80003ea:	b2db      	uxtb	r3, r3
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d001      	beq.n	80003f4 <SystemClock_Config+0x140>
  {
    Error_Handler();
 80003f0:	f000 f88a 	bl	8000508 <Error_Handler>
  }
}
 80003f4:	bf00      	nop
 80003f6:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 80003fa:	46bd      	mov	sp, r7
 80003fc:	bd80      	pop	{r7, pc}
	...

08000400 <_ZL15MX_DCACHE1_Initv>:
  * @brief DCACHE1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DCACHE1_Init(void)
{
 8000400:	b580      	push	{r7, lr}
 8000402:	af00      	add	r7, sp, #0
  /* USER CODE END DCACHE1_Init 0 */

  /* USER CODE BEGIN DCACHE1_Init 1 */

  /* USER CODE END DCACHE1_Init 1 */
  hdcache1.Instance = DCACHE1;
 8000404:	4b0a      	ldr	r3, [pc, #40]	@ (8000430 <_ZL15MX_DCACHE1_Initv+0x30>)
 8000406:	4a0b      	ldr	r2, [pc, #44]	@ (8000434 <_ZL15MX_DCACHE1_Initv+0x34>)
 8000408:	601a      	str	r2, [r3, #0]
  hdcache1.Init.ReadBurstType = DCACHE_READ_BURST_WRAP;
 800040a:	4b09      	ldr	r3, [pc, #36]	@ (8000430 <_ZL15MX_DCACHE1_Initv+0x30>)
 800040c:	2200      	movs	r2, #0
 800040e:	605a      	str	r2, [r3, #4]
  if (HAL_DCACHE_Init(&hdcache1) != HAL_OK)
 8000410:	4807      	ldr	r0, [pc, #28]	@ (8000430 <_ZL15MX_DCACHE1_Initv+0x30>)
 8000412:	f000 fb3f 	bl	8000a94 <HAL_DCACHE_Init>
 8000416:	4603      	mov	r3, r0
 8000418:	2b00      	cmp	r3, #0
 800041a:	bf14      	ite	ne
 800041c:	2301      	movne	r3, #1
 800041e:	2300      	moveq	r3, #0
 8000420:	b2db      	uxtb	r3, r3
 8000422:	2b00      	cmp	r3, #0
 8000424:	d001      	beq.n	800042a <_ZL15MX_DCACHE1_Initv+0x2a>
  {
    Error_Handler();
 8000426:	f000 f86f 	bl	8000508 <Error_Handler>
  }
  /* USER CODE BEGIN DCACHE1_Init 2 */

  /* USER CODE END DCACHE1_Init 2 */

}
 800042a:	bf00      	nop
 800042c:	bd80      	pop	{r7, pc}
 800042e:	bf00      	nop
 8000430:	20000034 	.word	0x20000034
 8000434:	40031400 	.word	0x40031400

08000438 <_ZL14MX_ICACHE_Initv>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 8000438:	b580      	push	{r7, lr}
 800043a:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 800043c:	2000      	movs	r0, #0
 800043e:	f000 fbd5 	bl	8000bec <HAL_ICACHE_ConfigAssociativityMode>
 8000442:	4603      	mov	r3, r0
 8000444:	2b00      	cmp	r3, #0
 8000446:	bf14      	ite	ne
 8000448:	2301      	movne	r3, #1
 800044a:	2300      	moveq	r3, #0
 800044c:	b2db      	uxtb	r3, r3
 800044e:	2b00      	cmp	r3, #0
 8000450:	d001      	beq.n	8000456 <_ZL14MX_ICACHE_Initv+0x1e>
  {
    Error_Handler();
 8000452:	f000 f859 	bl	8000508 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 8000456:	f000 fbe9 	bl	8000c2c <HAL_ICACHE_Enable>
 800045a:	4603      	mov	r3, r0
 800045c:	2b00      	cmp	r3, #0
 800045e:	bf14      	ite	ne
 8000460:	2301      	movne	r3, #1
 8000462:	2300      	moveq	r3, #0
 8000464:	b2db      	uxtb	r3, r3
 8000466:	2b00      	cmp	r3, #0
 8000468:	d001      	beq.n	800046e <_ZL14MX_ICACHE_Initv+0x36>
  {
    Error_Handler();
 800046a:	f000 f84d 	bl	8000508 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 800046e:	bf00      	nop
 8000470:	bd80      	pop	{r7, pc}
	...

08000474 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000474:	b480      	push	{r7}
 8000476:	b085      	sub	sp, #20
 8000478:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800047a:	4b19      	ldr	r3, [pc, #100]	@ (80004e0 <_ZL12MX_GPIO_Initv+0x6c>)
 800047c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000480:	4a17      	ldr	r2, [pc, #92]	@ (80004e0 <_ZL12MX_GPIO_Initv+0x6c>)
 8000482:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000486:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800048a:	4b15      	ldr	r3, [pc, #84]	@ (80004e0 <_ZL12MX_GPIO_Initv+0x6c>)
 800048c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000490:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000494:	60fb      	str	r3, [r7, #12]
 8000496:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000498:	4b11      	ldr	r3, [pc, #68]	@ (80004e0 <_ZL12MX_GPIO_Initv+0x6c>)
 800049a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800049e:	4a10      	ldr	r2, [pc, #64]	@ (80004e0 <_ZL12MX_GPIO_Initv+0x6c>)
 80004a0:	f043 0301 	orr.w	r3, r3, #1
 80004a4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80004a8:	4b0d      	ldr	r3, [pc, #52]	@ (80004e0 <_ZL12MX_GPIO_Initv+0x6c>)
 80004aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80004ae:	f003 0301 	and.w	r3, r3, #1
 80004b2:	60bb      	str	r3, [r7, #8]
 80004b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004b6:	4b0a      	ldr	r3, [pc, #40]	@ (80004e0 <_ZL12MX_GPIO_Initv+0x6c>)
 80004b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80004bc:	4a08      	ldr	r2, [pc, #32]	@ (80004e0 <_ZL12MX_GPIO_Initv+0x6c>)
 80004be:	f043 0302 	orr.w	r3, r3, #2
 80004c2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80004c6:	4b06      	ldr	r3, [pc, #24]	@ (80004e0 <_ZL12MX_GPIO_Initv+0x6c>)
 80004c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80004cc:	f003 0302 	and.w	r3, r3, #2
 80004d0:	607b      	str	r3, [r7, #4]
 80004d2:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80004d4:	bf00      	nop
 80004d6:	3714      	adds	r7, #20
 80004d8:	46bd      	mov	sp, r7
 80004da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004de:	4770      	bx	lr
 80004e0:	46020c00 	.word	0x46020c00

080004e4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	b082      	sub	sp, #8
 80004e8:	af00      	add	r7, sp, #0
 80004ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM16) {
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	681b      	ldr	r3, [r3, #0]
 80004f0:	4a04      	ldr	r2, [pc, #16]	@ (8000504 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80004f2:	4293      	cmp	r3, r2
 80004f4:	d101      	bne.n	80004fa <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80004f6:	f000 f975 	bl	80007e4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80004fa:	bf00      	nop
 80004fc:	3708      	adds	r7, #8
 80004fe:	46bd      	mov	sp, r7
 8000500:	bd80      	pop	{r7, pc}
 8000502:	bf00      	nop
 8000504:	40014400 	.word	0x40014400

08000508 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000508:	b480      	push	{r7}
 800050a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800050c:	b672      	cpsid	i
}
 800050e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000510:	bf00      	nop
 8000512:	e7fd      	b.n	8000510 <Error_Handler+0x8>

08000514 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	b082      	sub	sp, #8
 8000518:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800051a:	4b0c      	ldr	r3, [pc, #48]	@ (800054c <HAL_MspInit+0x38>)
 800051c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000520:	4a0a      	ldr	r2, [pc, #40]	@ (800054c <HAL_MspInit+0x38>)
 8000522:	f043 0304 	orr.w	r3, r3, #4
 8000526:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800052a:	4b08      	ldr	r3, [pc, #32]	@ (800054c <HAL_MspInit+0x38>)
 800052c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000530:	f003 0304 	and.w	r3, r3, #4
 8000534:	607b      	str	r3, [r7, #4]
 8000536:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000538:	2200      	movs	r2, #0
 800053a:	210f      	movs	r1, #15
 800053c:	f06f 0001 	mvn.w	r0, #1
 8000540:	f000 fa28 	bl	8000994 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000544:	bf00      	nop
 8000546:	3708      	adds	r7, #8
 8000548:	46bd      	mov	sp, r7
 800054a:	bd80      	pop	{r7, pc}
 800054c:	46020c00 	.word	0x46020c00

08000550 <HAL_DCACHE_MspInit>:
* This function configures the hardware resources used in this example
* @param hdcache: DCACHE handle pointer
* @retval None
*/
void HAL_DCACHE_MspInit(DCACHE_HandleTypeDef* hdcache)
{
 8000550:	b480      	push	{r7}
 8000552:	b085      	sub	sp, #20
 8000554:	af00      	add	r7, sp, #0
 8000556:	6078      	str	r0, [r7, #4]
  if(hdcache->Instance==DCACHE1)
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	681b      	ldr	r3, [r3, #0]
 800055c:	4a0b      	ldr	r2, [pc, #44]	@ (800058c <HAL_DCACHE_MspInit+0x3c>)
 800055e:	4293      	cmp	r3, r2
 8000560:	d10e      	bne.n	8000580 <HAL_DCACHE_MspInit+0x30>
  {
  /* USER CODE BEGIN DCACHE1_MspInit 0 */

  /* USER CODE END DCACHE1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCACHE1_CLK_ENABLE();
 8000562:	4b0b      	ldr	r3, [pc, #44]	@ (8000590 <HAL_DCACHE_MspInit+0x40>)
 8000564:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000568:	4a09      	ldr	r2, [pc, #36]	@ (8000590 <HAL_DCACHE_MspInit+0x40>)
 800056a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800056e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 8000572:	4b07      	ldr	r3, [pc, #28]	@ (8000590 <HAL_DCACHE_MspInit+0x40>)
 8000574:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000578:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800057c:	60fb      	str	r3, [r7, #12]
 800057e:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END DCACHE1_MspInit 1 */

  }

}
 8000580:	bf00      	nop
 8000582:	3714      	adds	r7, #20
 8000584:	46bd      	mov	sp, r7
 8000586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800058a:	4770      	bx	lr
 800058c:	40031400 	.word	0x40031400
 8000590:	46020c00 	.word	0x46020c00

08000594 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b08e      	sub	sp, #56	@ 0x38
 8000598:	af00      	add	r7, sp, #0
 800059a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800059c:	2300      	movs	r3, #0
 800059e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t              uwPrescalerValue = 0;
 80005a0:	2300      	movs	r3, #0
 80005a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM16 clock */
  __HAL_RCC_TIM16_CLK_ENABLE();
 80005a4:	4b2e      	ldr	r3, [pc, #184]	@ (8000660 <HAL_InitTick+0xcc>)
 80005a6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80005aa:	4a2d      	ldr	r2, [pc, #180]	@ (8000660 <HAL_InitTick+0xcc>)
 80005ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005b0:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 80005b4:	4b2a      	ldr	r3, [pc, #168]	@ (8000660 <HAL_InitTick+0xcc>)
 80005b6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80005ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80005be:	60fb      	str	r3, [r7, #12]
 80005c0:	68fb      	ldr	r3, [r7, #12]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80005c2:	f107 0210 	add.w	r2, r7, #16
 80005c6:	f107 0314 	add.w	r3, r7, #20
 80005ca:	4611      	mov	r1, r2
 80005cc:	4618      	mov	r0, r3
 80005ce:	f001 fdc7 	bl	8002160 <HAL_RCC_GetClockConfig>

  /* Compute TIM16 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80005d2:	f001 fdb1 	bl	8002138 <HAL_RCC_GetPCLK2Freq>
 80005d6:	6338      	str	r0, [r7, #48]	@ 0x30

  /* Compute the prescaler value to have TIM16 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80005d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80005da:	4a22      	ldr	r2, [pc, #136]	@ (8000664 <HAL_InitTick+0xd0>)
 80005dc:	fba2 2303 	umull	r2, r3, r2, r3
 80005e0:	0c9b      	lsrs	r3, r3, #18
 80005e2:	3b01      	subs	r3, #1
 80005e4:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Initialize TIM16 */
  htim16.Instance = TIM16;
 80005e6:	4b20      	ldr	r3, [pc, #128]	@ (8000668 <HAL_InitTick+0xd4>)
 80005e8:	4a20      	ldr	r2, [pc, #128]	@ (800066c <HAL_InitTick+0xd8>)
 80005ea:	601a      	str	r2, [r3, #0]
  + Period = [(TIM16CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim16.Init.Period = (1000000U / 1000U) - 1U;
 80005ec:	4b1e      	ldr	r3, [pc, #120]	@ (8000668 <HAL_InitTick+0xd4>)
 80005ee:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80005f2:	60da      	str	r2, [r3, #12]
  htim16.Init.Prescaler = uwPrescalerValue;
 80005f4:	4a1c      	ldr	r2, [pc, #112]	@ (8000668 <HAL_InitTick+0xd4>)
 80005f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80005f8:	6053      	str	r3, [r2, #4]
  htim16.Init.ClockDivision = 0;
 80005fa:	4b1b      	ldr	r3, [pc, #108]	@ (8000668 <HAL_InitTick+0xd4>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	611a      	str	r2, [r3, #16]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000600:	4b19      	ldr	r3, [pc, #100]	@ (8000668 <HAL_InitTick+0xd4>)
 8000602:	2200      	movs	r2, #0
 8000604:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim16);
 8000606:	4818      	ldr	r0, [pc, #96]	@ (8000668 <HAL_InitTick+0xd4>)
 8000608:	f002 fcd6 	bl	8002fb8 <HAL_TIM_Base_Init>
 800060c:	4603      	mov	r3, r0
 800060e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (status == HAL_OK)
 8000612:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000616:	2b00      	cmp	r3, #0
 8000618:	d118      	bne.n	800064c <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim16);
 800061a:	4813      	ldr	r0, [pc, #76]	@ (8000668 <HAL_InitTick+0xd4>)
 800061c:	f002 fd2e 	bl	800307c <HAL_TIM_Base_Start_IT>
 8000620:	4603      	mov	r3, r0
 8000622:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (status == HAL_OK)
 8000626:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800062a:	2b00      	cmp	r3, #0
 800062c:	d10e      	bne.n	800064c <HAL_InitTick+0xb8>
    {
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	2b0f      	cmp	r3, #15
 8000632:	d808      	bhi.n	8000646 <HAL_InitTick+0xb2>
      {
        /* Enable the TIM16 global Interrupt */
        HAL_NVIC_SetPriority(TIM16_IRQn, TickPriority, 0U);
 8000634:	2200      	movs	r2, #0
 8000636:	6879      	ldr	r1, [r7, #4]
 8000638:	2046      	movs	r0, #70	@ 0x46
 800063a:	f000 f9ab 	bl	8000994 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800063e:	4a0c      	ldr	r2, [pc, #48]	@ (8000670 <HAL_InitTick+0xdc>)
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	6013      	str	r3, [r2, #0]
 8000644:	e002      	b.n	800064c <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8000646:	2301      	movs	r3, #1
 8000648:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
      }
    }
  }

  /* Enable the TIM16 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM16_IRQn);
 800064c:	2046      	movs	r0, #70	@ 0x46
 800064e:	f000 f9bb 	bl	80009c8 <HAL_NVIC_EnableIRQ>

 /* Return function status */
  return status;
 8000652:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 8000656:	4618      	mov	r0, r3
 8000658:	3738      	adds	r7, #56	@ 0x38
 800065a:	46bd      	mov	sp, r7
 800065c:	bd80      	pop	{r7, pc}
 800065e:	bf00      	nop
 8000660:	46020c00 	.word	0x46020c00
 8000664:	431bde83 	.word	0x431bde83
 8000668:	20000060 	.word	0x20000060
 800066c:	40014400 	.word	0x40014400
 8000670:	20000004 	.word	0x20000004

08000674 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000674:	b480      	push	{r7}
 8000676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000678:	bf00      	nop
 800067a:	e7fd      	b.n	8000678 <NMI_Handler+0x4>

0800067c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800067c:	b480      	push	{r7}
 800067e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000680:	bf00      	nop
 8000682:	e7fd      	b.n	8000680 <HardFault_Handler+0x4>

08000684 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000684:	b480      	push	{r7}
 8000686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000688:	bf00      	nop
 800068a:	e7fd      	b.n	8000688 <MemManage_Handler+0x4>

0800068c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800068c:	b480      	push	{r7}
 800068e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000690:	bf00      	nop
 8000692:	e7fd      	b.n	8000690 <BusFault_Handler+0x4>

08000694 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000694:	b480      	push	{r7}
 8000696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000698:	bf00      	nop
 800069a:	e7fd      	b.n	8000698 <UsageFault_Handler+0x4>

0800069c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800069c:	b480      	push	{r7}
 800069e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006a0:	bf00      	nop
 80006a2:	46bd      	mov	sp, r7
 80006a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a8:	4770      	bx	lr
	...

080006ac <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 80006b0:	4802      	ldr	r0, [pc, #8]	@ (80006bc <TIM16_IRQHandler+0x10>)
 80006b2:	f002 fd83 	bl	80031bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 80006b6:	bf00      	nop
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	20000060 	.word	0x20000060

080006c0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80006c0:	b480      	push	{r7}
 80006c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80006c4:	4b18      	ldr	r3, [pc, #96]	@ (8000728 <SystemInit+0x68>)
 80006c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80006ca:	4a17      	ldr	r2, [pc, #92]	@ (8000728 <SystemInit+0x68>)
 80006cc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80006d0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 80006d4:	4b15      	ldr	r3, [pc, #84]	@ (800072c <SystemInit+0x6c>)
 80006d6:	2201      	movs	r2, #1
 80006d8:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 80006da:	4b14      	ldr	r3, [pc, #80]	@ (800072c <SystemInit+0x6c>)
 80006dc:	2200      	movs	r2, #0
 80006de:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80006e0:	4b12      	ldr	r3, [pc, #72]	@ (800072c <SystemInit+0x6c>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 80006e6:	4b11      	ldr	r3, [pc, #68]	@ (800072c <SystemInit+0x6c>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 80006ec:	4b0f      	ldr	r3, [pc, #60]	@ (800072c <SystemInit+0x6c>)
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	4a0e      	ldr	r2, [pc, #56]	@ (800072c <SystemInit+0x6c>)
 80006f2:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 80006f6:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 80006fa:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 80006fc:	4b0b      	ldr	r3, [pc, #44]	@ (800072c <SystemInit+0x6c>)
 80006fe:	2200      	movs	r2, #0
 8000700:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8000702:	4b0a      	ldr	r3, [pc, #40]	@ (800072c <SystemInit+0x6c>)
 8000704:	681b      	ldr	r3, [r3, #0]
 8000706:	4a09      	ldr	r2, [pc, #36]	@ (800072c <SystemInit+0x6c>)
 8000708:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800070c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 800070e:	4b07      	ldr	r3, [pc, #28]	@ (800072c <SystemInit+0x6c>)
 8000710:	2200      	movs	r2, #0
 8000712:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000714:	4b04      	ldr	r3, [pc, #16]	@ (8000728 <SystemInit+0x68>)
 8000716:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800071a:	609a      	str	r2, [r3, #8]
  #endif
}
 800071c:	bf00      	nop
 800071e:	46bd      	mov	sp, r7
 8000720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000724:	4770      	bx	lr
 8000726:	bf00      	nop
 8000728:	e000ed00 	.word	0xe000ed00
 800072c:	46020c00 	.word	0x46020c00

08000730 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000730:	480d      	ldr	r0, [pc, #52]	@ (8000768 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000732:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000734:	f7ff ffc4 	bl	80006c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000738:	480c      	ldr	r0, [pc, #48]	@ (800076c <LoopForever+0x6>)
  ldr r1, =_edata
 800073a:	490d      	ldr	r1, [pc, #52]	@ (8000770 <LoopForever+0xa>)
  ldr r2, =_sidata
 800073c:	4a0d      	ldr	r2, [pc, #52]	@ (8000774 <LoopForever+0xe>)
  movs r3, #0
 800073e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000740:	e002      	b.n	8000748 <LoopCopyDataInit>

08000742 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000742:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000744:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000746:	3304      	adds	r3, #4

08000748 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000748:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800074a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800074c:	d3f9      	bcc.n	8000742 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800074e:	4a0a      	ldr	r2, [pc, #40]	@ (8000778 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000750:	4c0a      	ldr	r4, [pc, #40]	@ (800077c <LoopForever+0x16>)
  movs r3, #0
 8000752:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000754:	e001      	b.n	800075a <LoopFillZerobss>

08000756 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000756:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000758:	3204      	adds	r2, #4

0800075a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800075a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800075c:	d3fb      	bcc.n	8000756 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800075e:	f005 f8a7 	bl	80058b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000762:	f7ff fd8d 	bl	8000280 <main>

08000766 <LoopForever>:

LoopForever:
    b LoopForever
 8000766:	e7fe      	b.n	8000766 <LoopForever>
  ldr   r0, =_estack
 8000768:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 800076c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000770:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 8000774:	080059a4 	.word	0x080059a4
  ldr r2, =_sbss
 8000778:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 800077c:	20000be8 	.word	0x20000be8

08000780 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000780:	e7fe      	b.n	8000780 <ADC1_IRQHandler>
	...

08000784 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000788:	4b12      	ldr	r3, [pc, #72]	@ (80007d4 <HAL_Init+0x50>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	4a11      	ldr	r2, [pc, #68]	@ (80007d4 <HAL_Init+0x50>)
 800078e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000792:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000794:	2003      	movs	r0, #3
 8000796:	f000 f8f2 	bl	800097e <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800079a:	f001 fbb1 	bl	8001f00 <HAL_RCC_GetSysClockFreq>
 800079e:	4602      	mov	r2, r0
 80007a0:	4b0d      	ldr	r3, [pc, #52]	@ (80007d8 <HAL_Init+0x54>)
 80007a2:	6a1b      	ldr	r3, [r3, #32]
 80007a4:	f003 030f 	and.w	r3, r3, #15
 80007a8:	490c      	ldr	r1, [pc, #48]	@ (80007dc <HAL_Init+0x58>)
 80007aa:	5ccb      	ldrb	r3, [r1, r3]
 80007ac:	fa22 f303 	lsr.w	r3, r2, r3
 80007b0:	4a0b      	ldr	r2, [pc, #44]	@ (80007e0 <HAL_Init+0x5c>)
 80007b2:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80007b4:	2004      	movs	r0, #4
 80007b6:	f000 f915 	bl	80009e4 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80007ba:	200f      	movs	r0, #15
 80007bc:	f7ff feea 	bl	8000594 <HAL_InitTick>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d001      	beq.n	80007ca <HAL_Init+0x46>
  {
    return HAL_ERROR;
 80007c6:	2301      	movs	r3, #1
 80007c8:	e002      	b.n	80007d0 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80007ca:	f7ff fea3 	bl	8000514 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80007ce:	2300      	movs	r3, #0
}
 80007d0:	4618      	mov	r0, r3
 80007d2:	bd80      	pop	{r7, pc}
 80007d4:	40022000 	.word	0x40022000
 80007d8:	46020c00 	.word	0x46020c00
 80007dc:	08005944 	.word	0x08005944
 80007e0:	20000000 	.word	0x20000000

080007e4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007e4:	b480      	push	{r7}
 80007e6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80007e8:	4b06      	ldr	r3, [pc, #24]	@ (8000804 <HAL_IncTick+0x20>)
 80007ea:	781b      	ldrb	r3, [r3, #0]
 80007ec:	461a      	mov	r2, r3
 80007ee:	4b06      	ldr	r3, [pc, #24]	@ (8000808 <HAL_IncTick+0x24>)
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	4413      	add	r3, r2
 80007f4:	4a04      	ldr	r2, [pc, #16]	@ (8000808 <HAL_IncTick+0x24>)
 80007f6:	6013      	str	r3, [r2, #0]
}
 80007f8:	bf00      	nop
 80007fa:	46bd      	mov	sp, r7
 80007fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000800:	4770      	bx	lr
 8000802:	bf00      	nop
 8000804:	20000008 	.word	0x20000008
 8000808:	200000ac 	.word	0x200000ac

0800080c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800080c:	b480      	push	{r7}
 800080e:	af00      	add	r7, sp, #0
  return uwTick;
 8000810:	4b03      	ldr	r3, [pc, #12]	@ (8000820 <HAL_GetTick+0x14>)
 8000812:	681b      	ldr	r3, [r3, #0]
}
 8000814:	4618      	mov	r0, r3
 8000816:	46bd      	mov	sp, r7
 8000818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081c:	4770      	bx	lr
 800081e:	bf00      	nop
 8000820:	200000ac 	.word	0x200000ac

08000824 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000824:	b480      	push	{r7}
 8000826:	b085      	sub	sp, #20
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	f003 0307 	and.w	r3, r3, #7
 8000832:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000834:	4b0c      	ldr	r3, [pc, #48]	@ (8000868 <__NVIC_SetPriorityGrouping+0x44>)
 8000836:	68db      	ldr	r3, [r3, #12]
 8000838:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800083a:	68ba      	ldr	r2, [r7, #8]
 800083c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000840:	4013      	ands	r3, r2
 8000842:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000844:	68fb      	ldr	r3, [r7, #12]
 8000846:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000848:	68bb      	ldr	r3, [r7, #8]
 800084a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800084c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000850:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000854:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000856:	4a04      	ldr	r2, [pc, #16]	@ (8000868 <__NVIC_SetPriorityGrouping+0x44>)
 8000858:	68bb      	ldr	r3, [r7, #8]
 800085a:	60d3      	str	r3, [r2, #12]
}
 800085c:	bf00      	nop
 800085e:	3714      	adds	r7, #20
 8000860:	46bd      	mov	sp, r7
 8000862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000866:	4770      	bx	lr
 8000868:	e000ed00 	.word	0xe000ed00

0800086c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800086c:	b480      	push	{r7}
 800086e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000870:	4b04      	ldr	r3, [pc, #16]	@ (8000884 <__NVIC_GetPriorityGrouping+0x18>)
 8000872:	68db      	ldr	r3, [r3, #12]
 8000874:	0a1b      	lsrs	r3, r3, #8
 8000876:	f003 0307 	and.w	r3, r3, #7
}
 800087a:	4618      	mov	r0, r3
 800087c:	46bd      	mov	sp, r7
 800087e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000882:	4770      	bx	lr
 8000884:	e000ed00 	.word	0xe000ed00

08000888 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000888:	b480      	push	{r7}
 800088a:	b083      	sub	sp, #12
 800088c:	af00      	add	r7, sp, #0
 800088e:	4603      	mov	r3, r0
 8000890:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000892:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000896:	2b00      	cmp	r3, #0
 8000898:	db0b      	blt.n	80008b2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800089a:	79fb      	ldrb	r3, [r7, #7]
 800089c:	f003 021f 	and.w	r2, r3, #31
 80008a0:	4907      	ldr	r1, [pc, #28]	@ (80008c0 <__NVIC_EnableIRQ+0x38>)
 80008a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008a6:	095b      	lsrs	r3, r3, #5
 80008a8:	2001      	movs	r0, #1
 80008aa:	fa00 f202 	lsl.w	r2, r0, r2
 80008ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80008b2:	bf00      	nop
 80008b4:	370c      	adds	r7, #12
 80008b6:	46bd      	mov	sp, r7
 80008b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008bc:	4770      	bx	lr
 80008be:	bf00      	nop
 80008c0:	e000e100 	.word	0xe000e100

080008c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008c4:	b480      	push	{r7}
 80008c6:	b083      	sub	sp, #12
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	4603      	mov	r3, r0
 80008cc:	6039      	str	r1, [r7, #0]
 80008ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	db0a      	blt.n	80008ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008d8:	683b      	ldr	r3, [r7, #0]
 80008da:	b2da      	uxtb	r2, r3
 80008dc:	490c      	ldr	r1, [pc, #48]	@ (8000910 <__NVIC_SetPriority+0x4c>)
 80008de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008e2:	0112      	lsls	r2, r2, #4
 80008e4:	b2d2      	uxtb	r2, r2
 80008e6:	440b      	add	r3, r1
 80008e8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80008ec:	e00a      	b.n	8000904 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008ee:	683b      	ldr	r3, [r7, #0]
 80008f0:	b2da      	uxtb	r2, r3
 80008f2:	4908      	ldr	r1, [pc, #32]	@ (8000914 <__NVIC_SetPriority+0x50>)
 80008f4:	79fb      	ldrb	r3, [r7, #7]
 80008f6:	f003 030f 	and.w	r3, r3, #15
 80008fa:	3b04      	subs	r3, #4
 80008fc:	0112      	lsls	r2, r2, #4
 80008fe:	b2d2      	uxtb	r2, r2
 8000900:	440b      	add	r3, r1
 8000902:	761a      	strb	r2, [r3, #24]
}
 8000904:	bf00      	nop
 8000906:	370c      	adds	r7, #12
 8000908:	46bd      	mov	sp, r7
 800090a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090e:	4770      	bx	lr
 8000910:	e000e100 	.word	0xe000e100
 8000914:	e000ed00 	.word	0xe000ed00

08000918 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000918:	b480      	push	{r7}
 800091a:	b089      	sub	sp, #36	@ 0x24
 800091c:	af00      	add	r7, sp, #0
 800091e:	60f8      	str	r0, [r7, #12]
 8000920:	60b9      	str	r1, [r7, #8]
 8000922:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000924:	68fb      	ldr	r3, [r7, #12]
 8000926:	f003 0307 	and.w	r3, r3, #7
 800092a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800092c:	69fb      	ldr	r3, [r7, #28]
 800092e:	f1c3 0307 	rsb	r3, r3, #7
 8000932:	2b04      	cmp	r3, #4
 8000934:	bf28      	it	cs
 8000936:	2304      	movcs	r3, #4
 8000938:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800093a:	69fb      	ldr	r3, [r7, #28]
 800093c:	3304      	adds	r3, #4
 800093e:	2b06      	cmp	r3, #6
 8000940:	d902      	bls.n	8000948 <NVIC_EncodePriority+0x30>
 8000942:	69fb      	ldr	r3, [r7, #28]
 8000944:	3b03      	subs	r3, #3
 8000946:	e000      	b.n	800094a <NVIC_EncodePriority+0x32>
 8000948:	2300      	movs	r3, #0
 800094a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800094c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000950:	69bb      	ldr	r3, [r7, #24]
 8000952:	fa02 f303 	lsl.w	r3, r2, r3
 8000956:	43da      	mvns	r2, r3
 8000958:	68bb      	ldr	r3, [r7, #8]
 800095a:	401a      	ands	r2, r3
 800095c:	697b      	ldr	r3, [r7, #20]
 800095e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000960:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000964:	697b      	ldr	r3, [r7, #20]
 8000966:	fa01 f303 	lsl.w	r3, r1, r3
 800096a:	43d9      	mvns	r1, r3
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000970:	4313      	orrs	r3, r2
         );
}
 8000972:	4618      	mov	r0, r3
 8000974:	3724      	adds	r7, #36	@ 0x24
 8000976:	46bd      	mov	sp, r7
 8000978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097c:	4770      	bx	lr

0800097e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800097e:	b580      	push	{r7, lr}
 8000980:	b082      	sub	sp, #8
 8000982:	af00      	add	r7, sp, #0
 8000984:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000986:	6878      	ldr	r0, [r7, #4]
 8000988:	f7ff ff4c 	bl	8000824 <__NVIC_SetPriorityGrouping>
}
 800098c:	bf00      	nop
 800098e:	3708      	adds	r7, #8
 8000990:	46bd      	mov	sp, r7
 8000992:	bd80      	pop	{r7, pc}

08000994 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b086      	sub	sp, #24
 8000998:	af00      	add	r7, sp, #0
 800099a:	4603      	mov	r3, r0
 800099c:	60b9      	str	r1, [r7, #8]
 800099e:	607a      	str	r2, [r7, #4]
 80009a0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80009a2:	f7ff ff63 	bl	800086c <__NVIC_GetPriorityGrouping>
 80009a6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80009a8:	687a      	ldr	r2, [r7, #4]
 80009aa:	68b9      	ldr	r1, [r7, #8]
 80009ac:	6978      	ldr	r0, [r7, #20]
 80009ae:	f7ff ffb3 	bl	8000918 <NVIC_EncodePriority>
 80009b2:	4602      	mov	r2, r0
 80009b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009b8:	4611      	mov	r1, r2
 80009ba:	4618      	mov	r0, r3
 80009bc:	f7ff ff82 	bl	80008c4 <__NVIC_SetPriority>
}
 80009c0:	bf00      	nop
 80009c2:	3718      	adds	r7, #24
 80009c4:	46bd      	mov	sp, r7
 80009c6:	bd80      	pop	{r7, pc}

080009c8 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b082      	sub	sp, #8
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	4603      	mov	r3, r0
 80009d0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80009d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009d6:	4618      	mov	r0, r3
 80009d8:	f7ff ff56 	bl	8000888 <__NVIC_EnableIRQ>
}
 80009dc:	bf00      	nop
 80009de:	3708      	adds	r7, #8
 80009e0:	46bd      	mov	sp, r7
 80009e2:	bd80      	pop	{r7, pc}

080009e4 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80009e4:	b480      	push	{r7}
 80009e6:	b083      	sub	sp, #12
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	2b04      	cmp	r3, #4
 80009f0:	d844      	bhi.n	8000a7c <HAL_SYSTICK_CLKSourceConfig+0x98>
 80009f2:	a201      	add	r2, pc, #4	@ (adr r2, 80009f8 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 80009f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009f8:	08000a1b 	.word	0x08000a1b
 80009fc:	08000a39 	.word	0x08000a39
 8000a00:	08000a5b 	.word	0x08000a5b
 8000a04:	08000a7d 	.word	0x08000a7d
 8000a08:	08000a0d 	.word	0x08000a0d
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8000a0c:	4b1f      	ldr	r3, [pc, #124]	@ (8000a8c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	4a1e      	ldr	r2, [pc, #120]	@ (8000a8c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000a12:	f043 0304 	orr.w	r3, r3, #4
 8000a16:	6013      	str	r3, [r2, #0]
      break;
 8000a18:	e031      	b.n	8000a7e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8000a1a:	4b1c      	ldr	r3, [pc, #112]	@ (8000a8c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	4a1b      	ldr	r2, [pc, #108]	@ (8000a8c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000a20:	f023 0304 	bic.w	r3, r3, #4
 8000a24:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 8000a26:	4b1a      	ldr	r3, [pc, #104]	@ (8000a90 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000a28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a2c:	4a18      	ldr	r2, [pc, #96]	@ (8000a90 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000a2e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8000a32:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8000a36:	e022      	b.n	8000a7e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8000a38:	4b14      	ldr	r3, [pc, #80]	@ (8000a8c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	4a13      	ldr	r2, [pc, #76]	@ (8000a8c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000a3e:	f023 0304 	bic.w	r3, r3, #4
 8000a42:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 8000a44:	4b12      	ldr	r3, [pc, #72]	@ (8000a90 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000a46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a4a:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8000a4e:	4a10      	ldr	r2, [pc, #64]	@ (8000a90 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000a50:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000a54:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8000a58:	e011      	b.n	8000a7e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8000a5a:	4b0c      	ldr	r3, [pc, #48]	@ (8000a8c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	4a0b      	ldr	r2, [pc, #44]	@ (8000a8c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000a60:	f023 0304 	bic.w	r3, r3, #4
 8000a64:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 8000a66:	4b0a      	ldr	r3, [pc, #40]	@ (8000a90 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000a68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a6c:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8000a70:	4a07      	ldr	r2, [pc, #28]	@ (8000a90 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000a72:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000a76:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8000a7a:	e000      	b.n	8000a7e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8000a7c:	bf00      	nop
  }
}
 8000a7e:	bf00      	nop
 8000a80:	370c      	adds	r7, #12
 8000a82:	46bd      	mov	sp, r7
 8000a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a88:	4770      	bx	lr
 8000a8a:	bf00      	nop
 8000a8c:	e000e010 	.word	0xe000e010
 8000a90:	46020c00 	.word	0x46020c00

08000a94 <HAL_DCACHE_Init>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHE.
  * @retval HAL status
  */
HAL_StatusTypeDef  HAL_DCACHE_Init(DCACHE_HandleTypeDef *hdcache)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b084      	sub	sp, #16
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check the DCACHE handle allocation */
  if (hdcache == NULL)
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d101      	bne.n	8000aa6 <HAL_DCACHE_Init+0x12>
  {
    return HAL_ERROR;
 8000aa2:	2301      	movs	r3, #1
 8000aa4:	e037      	b.n	8000b16 <HAL_DCACHE_Init+0x82>

  /* Check the parameters */
  assert_param(IS_DCACHE_ALL_INSTANCE(hdcache->Instance));
  assert_param(IS_DCACHE_READ_BURST_TYPE(hdcache->Init.ReadBurstType));

  if (hdcache->State == HAL_DCACHE_STATE_RESET)
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000aac:	b2db      	uxtb	r3, r3
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d119      	bne.n	8000ae6 <HAL_DCACHE_Init+0x52>
  {
    /* Init the DCACHE Callback settings with legacy weak */
    hdcache->ErrorCallback                      = HAL_DCACHE_ErrorCallback;
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	4a1a      	ldr	r2, [pc, #104]	@ (8000b20 <HAL_DCACHE_Init+0x8c>)
 8000ab6:	609a      	str	r2, [r3, #8]
    hdcache->CleanByAddrCallback                = HAL_DCACHE_CleanByAddrCallback;
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	4a1a      	ldr	r2, [pc, #104]	@ (8000b24 <HAL_DCACHE_Init+0x90>)
 8000abc:	60da      	str	r2, [r3, #12]
    hdcache->InvalidateByAddrCallback           = HAL_DCACHE_InvalidateByAddrCallback;
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	4a19      	ldr	r2, [pc, #100]	@ (8000b28 <HAL_DCACHE_Init+0x94>)
 8000ac2:	611a      	str	r2, [r3, #16]
    hdcache->InvalidateCompleteCallback         = HAL_DCACHE_InvalidateCompleteCallback;
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	4a19      	ldr	r2, [pc, #100]	@ (8000b2c <HAL_DCACHE_Init+0x98>)
 8000ac8:	615a      	str	r2, [r3, #20]
    hdcache->CleanAndInvalidateByAddrCallback   = HAL_DCACHE_CleanAndInvalidateByAddrCallback;
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	4a18      	ldr	r2, [pc, #96]	@ (8000b30 <HAL_DCACHE_Init+0x9c>)
 8000ace:	619a      	str	r2, [r3, #24]

    if (hdcache->MspInitCallback == NULL)
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	69db      	ldr	r3, [r3, #28]
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d102      	bne.n	8000ade <HAL_DCACHE_Init+0x4a>
    {
      hdcache->MspInitCallback = HAL_DCACHE_MspInit;
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	4a16      	ldr	r2, [pc, #88]	@ (8000b34 <HAL_DCACHE_Init+0xa0>)
 8000adc:	61da      	str	r2, [r3, #28]
    }

    /* Init the low level hardware */
    hdcache->MspInitCallback(hdcache);
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	69db      	ldr	r3, [r3, #28]
 8000ae2:	6878      	ldr	r0, [r7, #4]
 8000ae4:	4798      	blx	r3
  }

  /* Init the error code */
  hdcache->ErrorCode = HAL_DCACHE_ERROR_NONE;
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	2200      	movs	r2, #0
 8000aea:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Init the DCACHE handle state */
  hdcache->State = HAL_DCACHE_STATE_READY;
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	2201      	movs	r2, #1
 8000af0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  /* Set requested read burst type */
  MODIFY_REG(hdcache->Instance->CR, DCACHE_CR_HBURST, hdcache->Init.ReadBurstType);
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	685a      	ldr	r2, [r3, #4]
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	430a      	orrs	r2, r1
 8000b08:	601a      	str	r2, [r3, #0]

  /* Enable the selected DCACHE peripheral */
  status = HAL_DCACHE_Enable(hdcache);
 8000b0a:	6878      	ldr	r0, [r7, #4]
 8000b0c:	f000 f814 	bl	8000b38 <HAL_DCACHE_Enable>
 8000b10:	4603      	mov	r3, r0
 8000b12:	73fb      	strb	r3, [r7, #15]

  return status;
 8000b14:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b16:	4618      	mov	r0, r3
 8000b18:	3710      	adds	r7, #16
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}
 8000b1e:	bf00      	nop
 8000b20:	08000bd7 	.word	0x08000bd7
 8000b24:	08000b87 	.word	0x08000b87
 8000b28:	08000b9b 	.word	0x08000b9b
 8000b2c:	08000bc3 	.word	0x08000bc3
 8000b30:	08000baf 	.word	0x08000baf
 8000b34:	08000551 	.word	0x08000551

08000b38 <HAL_DCACHE_Enable>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCACHE_Enable(DCACHE_HandleTypeDef *hdcache)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	b085      	sub	sp, #20
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000b40:	2300      	movs	r3, #0
 8000b42:	73fb      	strb	r3, [r7, #15]

  /* Check the dcache handle allocation */
  if (hdcache == NULL)
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d101      	bne.n	8000b4e <HAL_DCACHE_Enable+0x16>
  {
    return HAL_ERROR;
 8000b4a:	2301      	movs	r3, #1
 8000b4c:	e015      	b.n	8000b7a <HAL_DCACHE_Enable+0x42>

  /* Check the parameters */
  assert_param(IS_DCACHE_ALL_INSTANCE(hdcache->Instance));

  /* Check no ongoing operation */
  if (READ_BIT(hdcache->Instance->SR, (DCACHE_SR_BUSYF | DCACHE_SR_BUSYCMDF)) != 0U)
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	685b      	ldr	r3, [r3, #4]
 8000b54:	f003 0309 	and.w	r3, r3, #9
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d002      	beq.n	8000b62 <HAL_DCACHE_Enable+0x2a>
  {
    /* Return busy status */
    status =  HAL_BUSY;
 8000b5c:	2302      	movs	r3, #2
 8000b5e:	73fb      	strb	r3, [r7, #15]
 8000b60:	e00a      	b.n	8000b78 <HAL_DCACHE_Enable+0x40>
  }
  else
  {
    /* Update the error code */
    hdcache->ErrorCode = HAL_DCACHE_ERROR_NONE;
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	2200      	movs	r2, #0
 8000b66:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Enable the selected DCACHE peripheral */
    SET_BIT(hdcache->Instance->CR, DCACHE_CR_EN);
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	681a      	ldr	r2, [r3, #0]
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	f042 0201 	orr.w	r2, r2, #1
 8000b76:	601a      	str	r2, [r3, #0]
  }

  return status;
 8000b78:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	3714      	adds	r7, #20
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b84:	4770      	bx	lr

08000b86 <HAL_DCACHE_CleanByAddrCallback>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval None
  */
__weak void HAL_DCACHE_CleanByAddrCallback(DCACHE_HandleTypeDef *hdcache)
{
 8000b86:	b480      	push	{r7}
 8000b88:	b083      	sub	sp, #12
 8000b8a:	af00      	add	r7, sp, #0
 8000b8c:	6078      	str	r0, [r7, #4]
  UNUSED(hdcache);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DCACHE_CleanByAddrCallback() should be implemented in the user file
   */
}
 8000b8e:	bf00      	nop
 8000b90:	370c      	adds	r7, #12
 8000b92:	46bd      	mov	sp, r7
 8000b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b98:	4770      	bx	lr

08000b9a <HAL_DCACHE_InvalidateByAddrCallback>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval None
  */
__weak void HAL_DCACHE_InvalidateByAddrCallback(DCACHE_HandleTypeDef *hdcache)
{
 8000b9a:	b480      	push	{r7}
 8000b9c:	b083      	sub	sp, #12
 8000b9e:	af00      	add	r7, sp, #0
 8000ba0:	6078      	str	r0, [r7, #4]
  UNUSED(hdcache);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DCACHE_InvalidateByAddrCallback() should be implemented in the user file
   */
}
 8000ba2:	bf00      	nop
 8000ba4:	370c      	adds	r7, #12
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bac:	4770      	bx	lr

08000bae <HAL_DCACHE_CleanAndInvalidateByAddrCallback>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval None
  */
__weak void HAL_DCACHE_CleanAndInvalidateByAddrCallback(DCACHE_HandleTypeDef *hdcache)
{
 8000bae:	b480      	push	{r7}
 8000bb0:	b083      	sub	sp, #12
 8000bb2:	af00      	add	r7, sp, #0
 8000bb4:	6078      	str	r0, [r7, #4]
  UNUSED(hdcache);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DCACHE_CleanAndInvalidateByAddrCallback() should be implemented in the user file
   */
}
 8000bb6:	bf00      	nop
 8000bb8:	370c      	adds	r7, #12
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc0:	4770      	bx	lr

08000bc2 <HAL_DCACHE_InvalidateCompleteCallback>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval None
  */
__weak void HAL_DCACHE_InvalidateCompleteCallback(DCACHE_HandleTypeDef *hdcache)
{
 8000bc2:	b480      	push	{r7}
 8000bc4:	b083      	sub	sp, #12
 8000bc6:	af00      	add	r7, sp, #0
 8000bc8:	6078      	str	r0, [r7, #4]
  UNUSED(hdcache);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DCACHE_InvalidateCompleteCallback() should be implemented in the user file
   */
}
 8000bca:	bf00      	nop
 8000bcc:	370c      	adds	r7, #12
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd4:	4770      	bx	lr

08000bd6 <HAL_DCACHE_ErrorCallback>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval None
  */
__weak void HAL_DCACHE_ErrorCallback(DCACHE_HandleTypeDef *hdcache)
{
 8000bd6:	b480      	push	{r7}
 8000bd8:	b083      	sub	sp, #12
 8000bda:	af00      	add	r7, sp, #0
 8000bdc:	6078      	str	r0, [r7, #4]
  UNUSED(hdcache);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DCACHE_ErrorCallback() should be implemented in the user file
   */
}
 8000bde:	bf00      	nop
 8000be0:	370c      	adds	r7, #12
 8000be2:	46bd      	mov	sp, r7
 8000be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be8:	4770      	bx	lr
	...

08000bec <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 8000bec:	b480      	push	{r7}
 8000bee:	b085      	sub	sp, #20
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 8000bf8:	4b0b      	ldr	r3, [pc, #44]	@ (8000c28 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	f003 0301 	and.w	r3, r3, #1
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d002      	beq.n	8000c0a <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 8000c04:	2301      	movs	r3, #1
 8000c06:	73fb      	strb	r3, [r7, #15]
 8000c08:	e007      	b.n	8000c1a <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 8000c0a:	4b07      	ldr	r3, [pc, #28]	@ (8000c28 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	f023 0204 	bic.w	r2, r3, #4
 8000c12:	4905      	ldr	r1, [pc, #20]	@ (8000c28 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	4313      	orrs	r3, r2
 8000c18:	600b      	str	r3, [r1, #0]
  }

  return status;
 8000c1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	3714      	adds	r7, #20
 8000c20:	46bd      	mov	sp, r7
 8000c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c26:	4770      	bx	lr
 8000c28:	40030400 	.word	0x40030400

08000c2c <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8000c30:	4b05      	ldr	r3, [pc, #20]	@ (8000c48 <HAL_ICACHE_Enable+0x1c>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	4a04      	ldr	r2, [pc, #16]	@ (8000c48 <HAL_ICACHE_Enable+0x1c>)
 8000c36:	f043 0301 	orr.w	r3, r3, #1
 8000c3a:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8000c3c:	2300      	movs	r3, #0
}
 8000c3e:	4618      	mov	r0, r3
 8000c40:	46bd      	mov	sp, r7
 8000c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c46:	4770      	bx	lr
 8000c48:	40030400 	.word	0x40030400

08000c4c <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	b085      	sub	sp, #20
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8000c54:	4b39      	ldr	r3, [pc, #228]	@ (8000d3c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000c56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000c58:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000c5c:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8000c5e:	68ba      	ldr	r2, [r7, #8]
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	429a      	cmp	r2, r3
 8000c64:	d10b      	bne.n	8000c7e <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000c6c:	d905      	bls.n	8000c7a <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8000c6e:	4b33      	ldr	r3, [pc, #204]	@ (8000d3c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000c70:	68db      	ldr	r3, [r3, #12]
 8000c72:	4a32      	ldr	r2, [pc, #200]	@ (8000d3c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000c74:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000c78:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	e057      	b.n	8000d2e <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000c84:	d90a      	bls.n	8000c9c <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 8000c86:	4b2d      	ldr	r3, [pc, #180]	@ (8000d3c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000c88:	68db      	ldr	r3, [r3, #12]
 8000c8a:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	4313      	orrs	r3, r2
 8000c92:	4a2a      	ldr	r2, [pc, #168]	@ (8000d3c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000c94:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000c98:	60d3      	str	r3, [r2, #12]
 8000c9a:	e007      	b.n	8000cac <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8000c9c:	4b27      	ldr	r3, [pc, #156]	@ (8000d3c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000c9e:	68db      	ldr	r3, [r3, #12]
 8000ca0:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8000ca4:	4925      	ldr	r1, [pc, #148]	@ (8000d3c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	4313      	orrs	r3, r2
 8000caa:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8000cac:	4b24      	ldr	r3, [pc, #144]	@ (8000d40 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	4a24      	ldr	r2, [pc, #144]	@ (8000d44 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8000cb2:	fba2 2303 	umull	r2, r3, r2, r3
 8000cb6:	099b      	lsrs	r3, r3, #6
 8000cb8:	2232      	movs	r2, #50	@ 0x32
 8000cba:	fb02 f303 	mul.w	r3, r2, r3
 8000cbe:	4a21      	ldr	r2, [pc, #132]	@ (8000d44 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8000cc0:	fba2 2303 	umull	r2, r3, r2, r3
 8000cc4:	099b      	lsrs	r3, r3, #6
 8000cc6:	3301      	adds	r3, #1
 8000cc8:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8000cca:	e002      	b.n	8000cd2 <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8000ccc:	68fb      	ldr	r3, [r7, #12]
 8000cce:	3b01      	subs	r3, #1
 8000cd0:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8000cd2:	4b1a      	ldr	r3, [pc, #104]	@ (8000d3c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000cd4:	68db      	ldr	r3, [r3, #12]
 8000cd6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d102      	bne.n	8000ce4 <HAL_PWREx_ControlVoltageScaling+0x98>
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d1f3      	bne.n	8000ccc <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d01b      	beq.n	8000d22 <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8000cea:	4b15      	ldr	r3, [pc, #84]	@ (8000d40 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	4a15      	ldr	r2, [pc, #84]	@ (8000d44 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8000cf0:	fba2 2303 	umull	r2, r3, r2, r3
 8000cf4:	099b      	lsrs	r3, r3, #6
 8000cf6:	2232      	movs	r2, #50	@ 0x32
 8000cf8:	fb02 f303 	mul.w	r3, r2, r3
 8000cfc:	4a11      	ldr	r2, [pc, #68]	@ (8000d44 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8000cfe:	fba2 2303 	umull	r2, r3, r2, r3
 8000d02:	099b      	lsrs	r3, r3, #6
 8000d04:	3301      	adds	r3, #1
 8000d06:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8000d08:	e002      	b.n	8000d10 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 8000d0a:	68fb      	ldr	r3, [r7, #12]
 8000d0c:	3b01      	subs	r3, #1
 8000d0e:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8000d10:	4b0a      	ldr	r3, [pc, #40]	@ (8000d3c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000d12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000d14:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d102      	bne.n	8000d22 <HAL_PWREx_ControlVoltageScaling+0xd6>
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d1f3      	bne.n	8000d0a <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8000d22:	68fb      	ldr	r3, [r7, #12]
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d101      	bne.n	8000d2c <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 8000d28:	2303      	movs	r3, #3
 8000d2a:	e000      	b.n	8000d2e <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8000d2c:	2300      	movs	r3, #0
}
 8000d2e:	4618      	mov	r0, r3
 8000d30:	3714      	adds	r7, #20
 8000d32:	46bd      	mov	sp, r7
 8000d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d38:	4770      	bx	lr
 8000d3a:	bf00      	nop
 8000d3c:	46020800 	.word	0x46020800
 8000d40:	20000000 	.word	0x20000000
 8000d44:	10624dd3 	.word	0x10624dd3

08000d48 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8000d4c:	4b04      	ldr	r3, [pc, #16]	@ (8000d60 <HAL_PWREx_GetVoltageRange+0x18>)
 8000d4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000d50:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8000d54:	4618      	mov	r0, r3
 8000d56:	46bd      	mov	sp, r7
 8000d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5c:	4770      	bx	lr
 8000d5e:	bf00      	nop
 8000d60:	46020800 	.word	0x46020800

08000d64 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b08e      	sub	sp, #56	@ 0x38
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d102      	bne.n	8000d7e <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8000d78:	2301      	movs	r3, #1
 8000d7a:	f000 bec8 	b.w	8001b0e <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000d7e:	4b99      	ldr	r3, [pc, #612]	@ (8000fe4 <HAL_RCC_OscConfig+0x280>)
 8000d80:	69db      	ldr	r3, [r3, #28]
 8000d82:	f003 030c 	and.w	r3, r3, #12
 8000d86:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000d88:	4b96      	ldr	r3, [pc, #600]	@ (8000fe4 <HAL_RCC_OscConfig+0x280>)
 8000d8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d8c:	f003 0303 	and.w	r3, r3, #3
 8000d90:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	f003 0310 	and.w	r3, r3, #16
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	f000 816c 	beq.w	8001078 <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8000da0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d007      	beq.n	8000db6 <HAL_RCC_OscConfig+0x52>
 8000da6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000da8:	2b0c      	cmp	r3, #12
 8000daa:	f040 80de 	bne.w	8000f6a <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000dae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000db0:	2b01      	cmp	r3, #1
 8000db2:	f040 80da 	bne.w	8000f6a <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	69db      	ldr	r3, [r3, #28]
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d102      	bne.n	8000dc4 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8000dbe:	2301      	movs	r3, #1
 8000dc0:	f000 bea5 	b.w	8001b0e <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000dc8:	4b86      	ldr	r3, [pc, #536]	@ (8000fe4 <HAL_RCC_OscConfig+0x280>)
 8000dca:	689b      	ldr	r3, [r3, #8]
 8000dcc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d004      	beq.n	8000dde <HAL_RCC_OscConfig+0x7a>
 8000dd4:	4b83      	ldr	r3, [pc, #524]	@ (8000fe4 <HAL_RCC_OscConfig+0x280>)
 8000dd6:	689b      	ldr	r3, [r3, #8]
 8000dd8:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8000ddc:	e005      	b.n	8000dea <HAL_RCC_OscConfig+0x86>
 8000dde:	4b81      	ldr	r3, [pc, #516]	@ (8000fe4 <HAL_RCC_OscConfig+0x280>)
 8000de0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000de4:	041b      	lsls	r3, r3, #16
 8000de6:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8000dea:	4293      	cmp	r3, r2
 8000dec:	d255      	bcs.n	8000e9a <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8000dee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d10a      	bne.n	8000e0a <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000df8:	4618      	mov	r0, r3
 8000dfa:	f001 f9e9 	bl	80021d0 <RCC_SetFlashLatencyFromMSIRange>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d002      	beq.n	8000e0a <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8000e04:	2301      	movs	r3, #1
 8000e06:	f000 be82 	b.w	8001b0e <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8000e0a:	4b76      	ldr	r3, [pc, #472]	@ (8000fe4 <HAL_RCC_OscConfig+0x280>)
 8000e0c:	689b      	ldr	r3, [r3, #8]
 8000e0e:	4a75      	ldr	r2, [pc, #468]	@ (8000fe4 <HAL_RCC_OscConfig+0x280>)
 8000e10:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000e14:	6093      	str	r3, [r2, #8]
 8000e16:	4b73      	ldr	r3, [pc, #460]	@ (8000fe4 <HAL_RCC_OscConfig+0x280>)
 8000e18:	689b      	ldr	r3, [r3, #8]
 8000e1a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e22:	4970      	ldr	r1, [pc, #448]	@ (8000fe4 <HAL_RCC_OscConfig+0x280>)
 8000e24:	4313      	orrs	r3, r2
 8000e26:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e2c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8000e30:	d309      	bcc.n	8000e46 <HAL_RCC_OscConfig+0xe2>
 8000e32:	4b6c      	ldr	r3, [pc, #432]	@ (8000fe4 <HAL_RCC_OscConfig+0x280>)
 8000e34:	68db      	ldr	r3, [r3, #12]
 8000e36:	f023 021f 	bic.w	r2, r3, #31
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	6a1b      	ldr	r3, [r3, #32]
 8000e3e:	4969      	ldr	r1, [pc, #420]	@ (8000fe4 <HAL_RCC_OscConfig+0x280>)
 8000e40:	4313      	orrs	r3, r2
 8000e42:	60cb      	str	r3, [r1, #12]
 8000e44:	e07e      	b.n	8000f44 <HAL_RCC_OscConfig+0x1e0>
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	da0a      	bge.n	8000e64 <HAL_RCC_OscConfig+0x100>
 8000e4e:	4b65      	ldr	r3, [pc, #404]	@ (8000fe4 <HAL_RCC_OscConfig+0x280>)
 8000e50:	68db      	ldr	r3, [r3, #12]
 8000e52:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	6a1b      	ldr	r3, [r3, #32]
 8000e5a:	015b      	lsls	r3, r3, #5
 8000e5c:	4961      	ldr	r1, [pc, #388]	@ (8000fe4 <HAL_RCC_OscConfig+0x280>)
 8000e5e:	4313      	orrs	r3, r2
 8000e60:	60cb      	str	r3, [r1, #12]
 8000e62:	e06f      	b.n	8000f44 <HAL_RCC_OscConfig+0x1e0>
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000e6c:	d30a      	bcc.n	8000e84 <HAL_RCC_OscConfig+0x120>
 8000e6e:	4b5d      	ldr	r3, [pc, #372]	@ (8000fe4 <HAL_RCC_OscConfig+0x280>)
 8000e70:	68db      	ldr	r3, [r3, #12]
 8000e72:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	6a1b      	ldr	r3, [r3, #32]
 8000e7a:	029b      	lsls	r3, r3, #10
 8000e7c:	4959      	ldr	r1, [pc, #356]	@ (8000fe4 <HAL_RCC_OscConfig+0x280>)
 8000e7e:	4313      	orrs	r3, r2
 8000e80:	60cb      	str	r3, [r1, #12]
 8000e82:	e05f      	b.n	8000f44 <HAL_RCC_OscConfig+0x1e0>
 8000e84:	4b57      	ldr	r3, [pc, #348]	@ (8000fe4 <HAL_RCC_OscConfig+0x280>)
 8000e86:	68db      	ldr	r3, [r3, #12]
 8000e88:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	6a1b      	ldr	r3, [r3, #32]
 8000e90:	03db      	lsls	r3, r3, #15
 8000e92:	4954      	ldr	r1, [pc, #336]	@ (8000fe4 <HAL_RCC_OscConfig+0x280>)
 8000e94:	4313      	orrs	r3, r2
 8000e96:	60cb      	str	r3, [r1, #12]
 8000e98:	e054      	b.n	8000f44 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8000e9a:	4b52      	ldr	r3, [pc, #328]	@ (8000fe4 <HAL_RCC_OscConfig+0x280>)
 8000e9c:	689b      	ldr	r3, [r3, #8]
 8000e9e:	4a51      	ldr	r2, [pc, #324]	@ (8000fe4 <HAL_RCC_OscConfig+0x280>)
 8000ea0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000ea4:	6093      	str	r3, [r2, #8]
 8000ea6:	4b4f      	ldr	r3, [pc, #316]	@ (8000fe4 <HAL_RCC_OscConfig+0x280>)
 8000ea8:	689b      	ldr	r3, [r3, #8]
 8000eaa:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000eb2:	494c      	ldr	r1, [pc, #304]	@ (8000fe4 <HAL_RCC_OscConfig+0x280>)
 8000eb4:	4313      	orrs	r3, r2
 8000eb6:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ebc:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8000ec0:	d309      	bcc.n	8000ed6 <HAL_RCC_OscConfig+0x172>
 8000ec2:	4b48      	ldr	r3, [pc, #288]	@ (8000fe4 <HAL_RCC_OscConfig+0x280>)
 8000ec4:	68db      	ldr	r3, [r3, #12]
 8000ec6:	f023 021f 	bic.w	r2, r3, #31
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	6a1b      	ldr	r3, [r3, #32]
 8000ece:	4945      	ldr	r1, [pc, #276]	@ (8000fe4 <HAL_RCC_OscConfig+0x280>)
 8000ed0:	4313      	orrs	r3, r2
 8000ed2:	60cb      	str	r3, [r1, #12]
 8000ed4:	e028      	b.n	8000f28 <HAL_RCC_OscConfig+0x1c4>
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	da0a      	bge.n	8000ef4 <HAL_RCC_OscConfig+0x190>
 8000ede:	4b41      	ldr	r3, [pc, #260]	@ (8000fe4 <HAL_RCC_OscConfig+0x280>)
 8000ee0:	68db      	ldr	r3, [r3, #12]
 8000ee2:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	6a1b      	ldr	r3, [r3, #32]
 8000eea:	015b      	lsls	r3, r3, #5
 8000eec:	493d      	ldr	r1, [pc, #244]	@ (8000fe4 <HAL_RCC_OscConfig+0x280>)
 8000eee:	4313      	orrs	r3, r2
 8000ef0:	60cb      	str	r3, [r1, #12]
 8000ef2:	e019      	b.n	8000f28 <HAL_RCC_OscConfig+0x1c4>
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ef8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000efc:	d30a      	bcc.n	8000f14 <HAL_RCC_OscConfig+0x1b0>
 8000efe:	4b39      	ldr	r3, [pc, #228]	@ (8000fe4 <HAL_RCC_OscConfig+0x280>)
 8000f00:	68db      	ldr	r3, [r3, #12]
 8000f02:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	6a1b      	ldr	r3, [r3, #32]
 8000f0a:	029b      	lsls	r3, r3, #10
 8000f0c:	4935      	ldr	r1, [pc, #212]	@ (8000fe4 <HAL_RCC_OscConfig+0x280>)
 8000f0e:	4313      	orrs	r3, r2
 8000f10:	60cb      	str	r3, [r1, #12]
 8000f12:	e009      	b.n	8000f28 <HAL_RCC_OscConfig+0x1c4>
 8000f14:	4b33      	ldr	r3, [pc, #204]	@ (8000fe4 <HAL_RCC_OscConfig+0x280>)
 8000f16:	68db      	ldr	r3, [r3, #12]
 8000f18:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	6a1b      	ldr	r3, [r3, #32]
 8000f20:	03db      	lsls	r3, r3, #15
 8000f22:	4930      	ldr	r1, [pc, #192]	@ (8000fe4 <HAL_RCC_OscConfig+0x280>)
 8000f24:	4313      	orrs	r3, r2
 8000f26:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8000f28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d10a      	bne.n	8000f44 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f32:	4618      	mov	r0, r3
 8000f34:	f001 f94c 	bl	80021d0 <RCC_SetFlashLatencyFromMSIRange>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d002      	beq.n	8000f44 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 8000f3e:	2301      	movs	r3, #1
 8000f40:	f000 bde5 	b.w	8001b0e <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 8000f44:	f001 f8de 	bl	8002104 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000f48:	4b27      	ldr	r3, [pc, #156]	@ (8000fe8 <HAL_RCC_OscConfig+0x284>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	f7ff fb21 	bl	8000594 <HAL_InitTick>
 8000f52:	4603      	mov	r3, r0
 8000f54:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 8000f58:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	f000 808a 	beq.w	8001076 <HAL_RCC_OscConfig+0x312>
        {
          return status;
 8000f62:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000f66:	f000 bdd2 	b.w	8001b0e <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	69db      	ldr	r3, [r3, #28]
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d066      	beq.n	8001040 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 8000f72:	4b1c      	ldr	r3, [pc, #112]	@ (8000fe4 <HAL_RCC_OscConfig+0x280>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	4a1b      	ldr	r2, [pc, #108]	@ (8000fe4 <HAL_RCC_OscConfig+0x280>)
 8000f78:	f043 0301 	orr.w	r3, r3, #1
 8000f7c:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8000f7e:	f7ff fc45 	bl	800080c <HAL_GetTick>
 8000f82:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8000f84:	e009      	b.n	8000f9a <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000f86:	f7ff fc41 	bl	800080c <HAL_GetTick>
 8000f8a:	4602      	mov	r2, r0
 8000f8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f8e:	1ad3      	subs	r3, r2, r3
 8000f90:	2b02      	cmp	r3, #2
 8000f92:	d902      	bls.n	8000f9a <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 8000f94:	2303      	movs	r3, #3
 8000f96:	f000 bdba 	b.w	8001b0e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8000f9a:	4b12      	ldr	r3, [pc, #72]	@ (8000fe4 <HAL_RCC_OscConfig+0x280>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	f003 0304 	and.w	r3, r3, #4
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d0ef      	beq.n	8000f86 <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8000fa6:	4b0f      	ldr	r3, [pc, #60]	@ (8000fe4 <HAL_RCC_OscConfig+0x280>)
 8000fa8:	689b      	ldr	r3, [r3, #8]
 8000faa:	4a0e      	ldr	r2, [pc, #56]	@ (8000fe4 <HAL_RCC_OscConfig+0x280>)
 8000fac:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000fb0:	6093      	str	r3, [r2, #8]
 8000fb2:	4b0c      	ldr	r3, [pc, #48]	@ (8000fe4 <HAL_RCC_OscConfig+0x280>)
 8000fb4:	689b      	ldr	r3, [r3, #8]
 8000fb6:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fbe:	4909      	ldr	r1, [pc, #36]	@ (8000fe4 <HAL_RCC_OscConfig+0x280>)
 8000fc0:	4313      	orrs	r3, r2
 8000fc2:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fc8:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8000fcc:	d30e      	bcc.n	8000fec <HAL_RCC_OscConfig+0x288>
 8000fce:	4b05      	ldr	r3, [pc, #20]	@ (8000fe4 <HAL_RCC_OscConfig+0x280>)
 8000fd0:	68db      	ldr	r3, [r3, #12]
 8000fd2:	f023 021f 	bic.w	r2, r3, #31
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	6a1b      	ldr	r3, [r3, #32]
 8000fda:	4902      	ldr	r1, [pc, #8]	@ (8000fe4 <HAL_RCC_OscConfig+0x280>)
 8000fdc:	4313      	orrs	r3, r2
 8000fde:	60cb      	str	r3, [r1, #12]
 8000fe0:	e04a      	b.n	8001078 <HAL_RCC_OscConfig+0x314>
 8000fe2:	bf00      	nop
 8000fe4:	46020c00 	.word	0x46020c00
 8000fe8:	20000004 	.word	0x20000004
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	da0a      	bge.n	800100a <HAL_RCC_OscConfig+0x2a6>
 8000ff4:	4b98      	ldr	r3, [pc, #608]	@ (8001258 <HAL_RCC_OscConfig+0x4f4>)
 8000ff6:	68db      	ldr	r3, [r3, #12]
 8000ff8:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	6a1b      	ldr	r3, [r3, #32]
 8001000:	015b      	lsls	r3, r3, #5
 8001002:	4995      	ldr	r1, [pc, #596]	@ (8001258 <HAL_RCC_OscConfig+0x4f4>)
 8001004:	4313      	orrs	r3, r2
 8001006:	60cb      	str	r3, [r1, #12]
 8001008:	e036      	b.n	8001078 <HAL_RCC_OscConfig+0x314>
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800100e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001012:	d30a      	bcc.n	800102a <HAL_RCC_OscConfig+0x2c6>
 8001014:	4b90      	ldr	r3, [pc, #576]	@ (8001258 <HAL_RCC_OscConfig+0x4f4>)
 8001016:	68db      	ldr	r3, [r3, #12]
 8001018:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	6a1b      	ldr	r3, [r3, #32]
 8001020:	029b      	lsls	r3, r3, #10
 8001022:	498d      	ldr	r1, [pc, #564]	@ (8001258 <HAL_RCC_OscConfig+0x4f4>)
 8001024:	4313      	orrs	r3, r2
 8001026:	60cb      	str	r3, [r1, #12]
 8001028:	e026      	b.n	8001078 <HAL_RCC_OscConfig+0x314>
 800102a:	4b8b      	ldr	r3, [pc, #556]	@ (8001258 <HAL_RCC_OscConfig+0x4f4>)
 800102c:	68db      	ldr	r3, [r3, #12]
 800102e:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	6a1b      	ldr	r3, [r3, #32]
 8001036:	03db      	lsls	r3, r3, #15
 8001038:	4987      	ldr	r1, [pc, #540]	@ (8001258 <HAL_RCC_OscConfig+0x4f4>)
 800103a:	4313      	orrs	r3, r2
 800103c:	60cb      	str	r3, [r1, #12]
 800103e:	e01b      	b.n	8001078 <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 8001040:	4b85      	ldr	r3, [pc, #532]	@ (8001258 <HAL_RCC_OscConfig+0x4f4>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4a84      	ldr	r2, [pc, #528]	@ (8001258 <HAL_RCC_OscConfig+0x4f4>)
 8001046:	f023 0301 	bic.w	r3, r3, #1
 800104a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800104c:	f7ff fbde 	bl	800080c <HAL_GetTick>
 8001050:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8001052:	e009      	b.n	8001068 <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001054:	f7ff fbda 	bl	800080c <HAL_GetTick>
 8001058:	4602      	mov	r2, r0
 800105a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800105c:	1ad3      	subs	r3, r2, r3
 800105e:	2b02      	cmp	r3, #2
 8001060:	d902      	bls.n	8001068 <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 8001062:	2303      	movs	r3, #3
 8001064:	f000 bd53 	b.w	8001b0e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8001068:	4b7b      	ldr	r3, [pc, #492]	@ (8001258 <HAL_RCC_OscConfig+0x4f4>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	f003 0304 	and.w	r3, r3, #4
 8001070:	2b00      	cmp	r3, #0
 8001072:	d1ef      	bne.n	8001054 <HAL_RCC_OscConfig+0x2f0>
 8001074:	e000      	b.n	8001078 <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8001076:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	f003 0301 	and.w	r3, r3, #1
 8001080:	2b00      	cmp	r3, #0
 8001082:	f000 808b 	beq.w	800119c <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8001086:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001088:	2b08      	cmp	r3, #8
 800108a:	d005      	beq.n	8001098 <HAL_RCC_OscConfig+0x334>
 800108c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800108e:	2b0c      	cmp	r3, #12
 8001090:	d109      	bne.n	80010a6 <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001092:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001094:	2b03      	cmp	r3, #3
 8001096:	d106      	bne.n	80010a6 <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	685b      	ldr	r3, [r3, #4]
 800109c:	2b00      	cmp	r3, #0
 800109e:	d17d      	bne.n	800119c <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 80010a0:	2301      	movs	r3, #1
 80010a2:	f000 bd34 	b.w	8001b0e <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	685b      	ldr	r3, [r3, #4]
 80010aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80010ae:	d106      	bne.n	80010be <HAL_RCC_OscConfig+0x35a>
 80010b0:	4b69      	ldr	r3, [pc, #420]	@ (8001258 <HAL_RCC_OscConfig+0x4f4>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	4a68      	ldr	r2, [pc, #416]	@ (8001258 <HAL_RCC_OscConfig+0x4f4>)
 80010b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80010ba:	6013      	str	r3, [r2, #0]
 80010bc:	e041      	b.n	8001142 <HAL_RCC_OscConfig+0x3de>
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80010c6:	d112      	bne.n	80010ee <HAL_RCC_OscConfig+0x38a>
 80010c8:	4b63      	ldr	r3, [pc, #396]	@ (8001258 <HAL_RCC_OscConfig+0x4f4>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	4a62      	ldr	r2, [pc, #392]	@ (8001258 <HAL_RCC_OscConfig+0x4f4>)
 80010ce:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80010d2:	6013      	str	r3, [r2, #0]
 80010d4:	4b60      	ldr	r3, [pc, #384]	@ (8001258 <HAL_RCC_OscConfig+0x4f4>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	4a5f      	ldr	r2, [pc, #380]	@ (8001258 <HAL_RCC_OscConfig+0x4f4>)
 80010da:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80010de:	6013      	str	r3, [r2, #0]
 80010e0:	4b5d      	ldr	r3, [pc, #372]	@ (8001258 <HAL_RCC_OscConfig+0x4f4>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	4a5c      	ldr	r2, [pc, #368]	@ (8001258 <HAL_RCC_OscConfig+0x4f4>)
 80010e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80010ea:	6013      	str	r3, [r2, #0]
 80010ec:	e029      	b.n	8001142 <HAL_RCC_OscConfig+0x3de>
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	685b      	ldr	r3, [r3, #4]
 80010f2:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 80010f6:	d112      	bne.n	800111e <HAL_RCC_OscConfig+0x3ba>
 80010f8:	4b57      	ldr	r3, [pc, #348]	@ (8001258 <HAL_RCC_OscConfig+0x4f4>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	4a56      	ldr	r2, [pc, #344]	@ (8001258 <HAL_RCC_OscConfig+0x4f4>)
 80010fe:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001102:	6013      	str	r3, [r2, #0]
 8001104:	4b54      	ldr	r3, [pc, #336]	@ (8001258 <HAL_RCC_OscConfig+0x4f4>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	4a53      	ldr	r2, [pc, #332]	@ (8001258 <HAL_RCC_OscConfig+0x4f4>)
 800110a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800110e:	6013      	str	r3, [r2, #0]
 8001110:	4b51      	ldr	r3, [pc, #324]	@ (8001258 <HAL_RCC_OscConfig+0x4f4>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	4a50      	ldr	r2, [pc, #320]	@ (8001258 <HAL_RCC_OscConfig+0x4f4>)
 8001116:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800111a:	6013      	str	r3, [r2, #0]
 800111c:	e011      	b.n	8001142 <HAL_RCC_OscConfig+0x3de>
 800111e:	4b4e      	ldr	r3, [pc, #312]	@ (8001258 <HAL_RCC_OscConfig+0x4f4>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	4a4d      	ldr	r2, [pc, #308]	@ (8001258 <HAL_RCC_OscConfig+0x4f4>)
 8001124:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001128:	6013      	str	r3, [r2, #0]
 800112a:	4b4b      	ldr	r3, [pc, #300]	@ (8001258 <HAL_RCC_OscConfig+0x4f4>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	4a4a      	ldr	r2, [pc, #296]	@ (8001258 <HAL_RCC_OscConfig+0x4f4>)
 8001130:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001134:	6013      	str	r3, [r2, #0]
 8001136:	4b48      	ldr	r3, [pc, #288]	@ (8001258 <HAL_RCC_OscConfig+0x4f4>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	4a47      	ldr	r2, [pc, #284]	@ (8001258 <HAL_RCC_OscConfig+0x4f4>)
 800113c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001140:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	685b      	ldr	r3, [r3, #4]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d014      	beq.n	8001174 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 800114a:	f7ff fb5f 	bl	800080c <HAL_GetTick>
 800114e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001150:	e009      	b.n	8001166 <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001152:	f7ff fb5b 	bl	800080c <HAL_GetTick>
 8001156:	4602      	mov	r2, r0
 8001158:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800115a:	1ad3      	subs	r3, r2, r3
 800115c:	2b64      	cmp	r3, #100	@ 0x64
 800115e:	d902      	bls.n	8001166 <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 8001160:	2303      	movs	r3, #3
 8001162:	f000 bcd4 	b.w	8001b0e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001166:	4b3c      	ldr	r3, [pc, #240]	@ (8001258 <HAL_RCC_OscConfig+0x4f4>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800116e:	2b00      	cmp	r3, #0
 8001170:	d0ef      	beq.n	8001152 <HAL_RCC_OscConfig+0x3ee>
 8001172:	e013      	b.n	800119c <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 8001174:	f7ff fb4a 	bl	800080c <HAL_GetTick>
 8001178:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800117a:	e009      	b.n	8001190 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800117c:	f7ff fb46 	bl	800080c <HAL_GetTick>
 8001180:	4602      	mov	r2, r0
 8001182:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001184:	1ad3      	subs	r3, r2, r3
 8001186:	2b64      	cmp	r3, #100	@ 0x64
 8001188:	d902      	bls.n	8001190 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 800118a:	2303      	movs	r3, #3
 800118c:	f000 bcbf 	b.w	8001b0e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001190:	4b31      	ldr	r3, [pc, #196]	@ (8001258 <HAL_RCC_OscConfig+0x4f4>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001198:	2b00      	cmp	r3, #0
 800119a:	d1ef      	bne.n	800117c <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	f003 0302 	and.w	r3, r3, #2
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d05f      	beq.n	8001268 <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80011a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80011aa:	2b04      	cmp	r3, #4
 80011ac:	d005      	beq.n	80011ba <HAL_RCC_OscConfig+0x456>
 80011ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80011b0:	2b0c      	cmp	r3, #12
 80011b2:	d114      	bne.n	80011de <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80011b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80011b6:	2b02      	cmp	r3, #2
 80011b8:	d111      	bne.n	80011de <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	68db      	ldr	r3, [r3, #12]
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d102      	bne.n	80011c8 <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 80011c2:	2301      	movs	r3, #1
 80011c4:	f000 bca3 	b.w	8001b0e <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 80011c8:	4b23      	ldr	r3, [pc, #140]	@ (8001258 <HAL_RCC_OscConfig+0x4f4>)
 80011ca:	691b      	ldr	r3, [r3, #16]
 80011cc:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	691b      	ldr	r3, [r3, #16]
 80011d4:	041b      	lsls	r3, r3, #16
 80011d6:	4920      	ldr	r1, [pc, #128]	@ (8001258 <HAL_RCC_OscConfig+0x4f4>)
 80011d8:	4313      	orrs	r3, r2
 80011da:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80011dc:	e044      	b.n	8001268 <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	68db      	ldr	r3, [r3, #12]
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d024      	beq.n	8001230 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 80011e6:	4b1c      	ldr	r3, [pc, #112]	@ (8001258 <HAL_RCC_OscConfig+0x4f4>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	4a1b      	ldr	r2, [pc, #108]	@ (8001258 <HAL_RCC_OscConfig+0x4f4>)
 80011ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011f0:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80011f2:	f7ff fb0b 	bl	800080c <HAL_GetTick>
 80011f6:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80011f8:	e009      	b.n	800120e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80011fa:	f7ff fb07 	bl	800080c <HAL_GetTick>
 80011fe:	4602      	mov	r2, r0
 8001200:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001202:	1ad3      	subs	r3, r2, r3
 8001204:	2b02      	cmp	r3, #2
 8001206:	d902      	bls.n	800120e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001208:	2303      	movs	r3, #3
 800120a:	f000 bc80 	b.w	8001b0e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800120e:	4b12      	ldr	r3, [pc, #72]	@ (8001258 <HAL_RCC_OscConfig+0x4f4>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001216:	2b00      	cmp	r3, #0
 8001218:	d0ef      	beq.n	80011fa <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 800121a:	4b0f      	ldr	r3, [pc, #60]	@ (8001258 <HAL_RCC_OscConfig+0x4f4>)
 800121c:	691b      	ldr	r3, [r3, #16]
 800121e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	691b      	ldr	r3, [r3, #16]
 8001226:	041b      	lsls	r3, r3, #16
 8001228:	490b      	ldr	r1, [pc, #44]	@ (8001258 <HAL_RCC_OscConfig+0x4f4>)
 800122a:	4313      	orrs	r3, r2
 800122c:	610b      	str	r3, [r1, #16]
 800122e:	e01b      	b.n	8001268 <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 8001230:	4b09      	ldr	r3, [pc, #36]	@ (8001258 <HAL_RCC_OscConfig+0x4f4>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	4a08      	ldr	r2, [pc, #32]	@ (8001258 <HAL_RCC_OscConfig+0x4f4>)
 8001236:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800123a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800123c:	f7ff fae6 	bl	800080c <HAL_GetTick>
 8001240:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001242:	e00b      	b.n	800125c <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001244:	f7ff fae2 	bl	800080c <HAL_GetTick>
 8001248:	4602      	mov	r2, r0
 800124a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800124c:	1ad3      	subs	r3, r2, r3
 800124e:	2b02      	cmp	r3, #2
 8001250:	d904      	bls.n	800125c <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 8001252:	2303      	movs	r3, #3
 8001254:	f000 bc5b 	b.w	8001b0e <HAL_RCC_OscConfig+0xdaa>
 8001258:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800125c:	4baf      	ldr	r3, [pc, #700]	@ (800151c <HAL_RCC_OscConfig+0x7b8>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001264:	2b00      	cmp	r3, #0
 8001266:	d1ed      	bne.n	8001244 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	f003 0308 	and.w	r3, r3, #8
 8001270:	2b00      	cmp	r3, #0
 8001272:	f000 80c8 	beq.w	8001406 <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 8001276:	2300      	movs	r3, #0
 8001278:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800127c:	4ba7      	ldr	r3, [pc, #668]	@ (800151c <HAL_RCC_OscConfig+0x7b8>)
 800127e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001282:	f003 0304 	and.w	r3, r3, #4
 8001286:	2b00      	cmp	r3, #0
 8001288:	d111      	bne.n	80012ae <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800128a:	4ba4      	ldr	r3, [pc, #656]	@ (800151c <HAL_RCC_OscConfig+0x7b8>)
 800128c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001290:	4aa2      	ldr	r2, [pc, #648]	@ (800151c <HAL_RCC_OscConfig+0x7b8>)
 8001292:	f043 0304 	orr.w	r3, r3, #4
 8001296:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800129a:	4ba0      	ldr	r3, [pc, #640]	@ (800151c <HAL_RCC_OscConfig+0x7b8>)
 800129c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80012a0:	f003 0304 	and.w	r3, r3, #4
 80012a4:	617b      	str	r3, [r7, #20]
 80012a6:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 80012a8:	2301      	movs	r3, #1
 80012aa:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80012ae:	4b9c      	ldr	r3, [pc, #624]	@ (8001520 <HAL_RCC_OscConfig+0x7bc>)
 80012b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012b2:	f003 0301 	and.w	r3, r3, #1
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d119      	bne.n	80012ee <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80012ba:	4b99      	ldr	r3, [pc, #612]	@ (8001520 <HAL_RCC_OscConfig+0x7bc>)
 80012bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012be:	4a98      	ldr	r2, [pc, #608]	@ (8001520 <HAL_RCC_OscConfig+0x7bc>)
 80012c0:	f043 0301 	orr.w	r3, r3, #1
 80012c4:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80012c6:	f7ff faa1 	bl	800080c <HAL_GetTick>
 80012ca:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80012cc:	e009      	b.n	80012e2 <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80012ce:	f7ff fa9d 	bl	800080c <HAL_GetTick>
 80012d2:	4602      	mov	r2, r0
 80012d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80012d6:	1ad3      	subs	r3, r2, r3
 80012d8:	2b02      	cmp	r3, #2
 80012da:	d902      	bls.n	80012e2 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 80012dc:	2303      	movs	r3, #3
 80012de:	f000 bc16 	b.w	8001b0e <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80012e2:	4b8f      	ldr	r3, [pc, #572]	@ (8001520 <HAL_RCC_OscConfig+0x7bc>)
 80012e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012e6:	f003 0301 	and.w	r3, r3, #1
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d0ef      	beq.n	80012ce <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	695b      	ldr	r3, [r3, #20]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d05f      	beq.n	80013b6 <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 80012f6:	4b89      	ldr	r3, [pc, #548]	@ (800151c <HAL_RCC_OscConfig+0x7b8>)
 80012f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80012fc:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	699a      	ldr	r2, [r3, #24]
 8001302:	6a3b      	ldr	r3, [r7, #32]
 8001304:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001308:	429a      	cmp	r2, r3
 800130a:	d037      	beq.n	800137c <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 800130c:	6a3b      	ldr	r3, [r7, #32]
 800130e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001312:	2b00      	cmp	r3, #0
 8001314:	d006      	beq.n	8001324 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 8001316:	6a3b      	ldr	r3, [r7, #32]
 8001318:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 800131c:	2b00      	cmp	r3, #0
 800131e:	d101      	bne.n	8001324 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 8001320:	2301      	movs	r3, #1
 8001322:	e3f4      	b.n	8001b0e <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8001324:	6a3b      	ldr	r3, [r7, #32]
 8001326:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800132a:	2b00      	cmp	r3, #0
 800132c:	d01b      	beq.n	8001366 <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 800132e:	4b7b      	ldr	r3, [pc, #492]	@ (800151c <HAL_RCC_OscConfig+0x7b8>)
 8001330:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001334:	4a79      	ldr	r2, [pc, #484]	@ (800151c <HAL_RCC_OscConfig+0x7b8>)
 8001336:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 800133a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 800133e:	f7ff fa65 	bl	800080c <HAL_GetTick>
 8001342:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001344:	e008      	b.n	8001358 <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001346:	f7ff fa61 	bl	800080c <HAL_GetTick>
 800134a:	4602      	mov	r2, r0
 800134c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800134e:	1ad3      	subs	r3, r2, r3
 8001350:	2b05      	cmp	r3, #5
 8001352:	d901      	bls.n	8001358 <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 8001354:	2303      	movs	r3, #3
 8001356:	e3da      	b.n	8001b0e <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001358:	4b70      	ldr	r3, [pc, #448]	@ (800151c <HAL_RCC_OscConfig+0x7b8>)
 800135a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800135e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001362:	2b00      	cmp	r3, #0
 8001364:	d1ef      	bne.n	8001346 <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 8001366:	4b6d      	ldr	r3, [pc, #436]	@ (800151c <HAL_RCC_OscConfig+0x7b8>)
 8001368:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800136c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	699b      	ldr	r3, [r3, #24]
 8001374:	4969      	ldr	r1, [pc, #420]	@ (800151c <HAL_RCC_OscConfig+0x7b8>)
 8001376:	4313      	orrs	r3, r2
 8001378:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 800137c:	4b67      	ldr	r3, [pc, #412]	@ (800151c <HAL_RCC_OscConfig+0x7b8>)
 800137e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001382:	4a66      	ldr	r2, [pc, #408]	@ (800151c <HAL_RCC_OscConfig+0x7b8>)
 8001384:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001388:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 800138c:	f7ff fa3e 	bl	800080c <HAL_GetTick>
 8001390:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001392:	e008      	b.n	80013a6 <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001394:	f7ff fa3a 	bl	800080c <HAL_GetTick>
 8001398:	4602      	mov	r2, r0
 800139a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800139c:	1ad3      	subs	r3, r2, r3
 800139e:	2b05      	cmp	r3, #5
 80013a0:	d901      	bls.n	80013a6 <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 80013a2:	2303      	movs	r3, #3
 80013a4:	e3b3      	b.n	8001b0e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80013a6:	4b5d      	ldr	r3, [pc, #372]	@ (800151c <HAL_RCC_OscConfig+0x7b8>)
 80013a8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80013ac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d0ef      	beq.n	8001394 <HAL_RCC_OscConfig+0x630>
 80013b4:	e01b      	b.n	80013ee <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 80013b6:	4b59      	ldr	r3, [pc, #356]	@ (800151c <HAL_RCC_OscConfig+0x7b8>)
 80013b8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80013bc:	4a57      	ldr	r2, [pc, #348]	@ (800151c <HAL_RCC_OscConfig+0x7b8>)
 80013be:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 80013c2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 80013c6:	f7ff fa21 	bl	800080c <HAL_GetTick>
 80013ca:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80013cc:	e008      	b.n	80013e0 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80013ce:	f7ff fa1d 	bl	800080c <HAL_GetTick>
 80013d2:	4602      	mov	r2, r0
 80013d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013d6:	1ad3      	subs	r3, r2, r3
 80013d8:	2b05      	cmp	r3, #5
 80013da:	d901      	bls.n	80013e0 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 80013dc:	2303      	movs	r3, #3
 80013de:	e396      	b.n	8001b0e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80013e0:	4b4e      	ldr	r3, [pc, #312]	@ (800151c <HAL_RCC_OscConfig+0x7b8>)
 80013e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80013e6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d1ef      	bne.n	80013ce <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80013ee:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80013f2:	2b01      	cmp	r3, #1
 80013f4:	d107      	bne.n	8001406 <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80013f6:	4b49      	ldr	r3, [pc, #292]	@ (800151c <HAL_RCC_OscConfig+0x7b8>)
 80013f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80013fc:	4a47      	ldr	r2, [pc, #284]	@ (800151c <HAL_RCC_OscConfig+0x7b8>)
 80013fe:	f023 0304 	bic.w	r3, r3, #4
 8001402:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f003 0304 	and.w	r3, r3, #4
 800140e:	2b00      	cmp	r3, #0
 8001410:	f000 8111 	beq.w	8001636 <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 8001414:	2300      	movs	r3, #0
 8001416:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800141a:	4b40      	ldr	r3, [pc, #256]	@ (800151c <HAL_RCC_OscConfig+0x7b8>)
 800141c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001420:	f003 0304 	and.w	r3, r3, #4
 8001424:	2b00      	cmp	r3, #0
 8001426:	d111      	bne.n	800144c <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001428:	4b3c      	ldr	r3, [pc, #240]	@ (800151c <HAL_RCC_OscConfig+0x7b8>)
 800142a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800142e:	4a3b      	ldr	r2, [pc, #236]	@ (800151c <HAL_RCC_OscConfig+0x7b8>)
 8001430:	f043 0304 	orr.w	r3, r3, #4
 8001434:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001438:	4b38      	ldr	r3, [pc, #224]	@ (800151c <HAL_RCC_OscConfig+0x7b8>)
 800143a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800143e:	f003 0304 	and.w	r3, r3, #4
 8001442:	613b      	str	r3, [r7, #16]
 8001444:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 8001446:	2301      	movs	r3, #1
 8001448:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800144c:	4b34      	ldr	r3, [pc, #208]	@ (8001520 <HAL_RCC_OscConfig+0x7bc>)
 800144e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001450:	f003 0301 	and.w	r3, r3, #1
 8001454:	2b00      	cmp	r3, #0
 8001456:	d118      	bne.n	800148a <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8001458:	4b31      	ldr	r3, [pc, #196]	@ (8001520 <HAL_RCC_OscConfig+0x7bc>)
 800145a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800145c:	4a30      	ldr	r2, [pc, #192]	@ (8001520 <HAL_RCC_OscConfig+0x7bc>)
 800145e:	f043 0301 	orr.w	r3, r3, #1
 8001462:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001464:	f7ff f9d2 	bl	800080c <HAL_GetTick>
 8001468:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800146a:	e008      	b.n	800147e <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800146c:	f7ff f9ce 	bl	800080c <HAL_GetTick>
 8001470:	4602      	mov	r2, r0
 8001472:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001474:	1ad3      	subs	r3, r2, r3
 8001476:	2b02      	cmp	r3, #2
 8001478:	d901      	bls.n	800147e <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 800147a:	2303      	movs	r3, #3
 800147c:	e347      	b.n	8001b0e <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800147e:	4b28      	ldr	r3, [pc, #160]	@ (8001520 <HAL_RCC_OscConfig+0x7bc>)
 8001480:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001482:	f003 0301 	and.w	r3, r3, #1
 8001486:	2b00      	cmp	r3, #0
 8001488:	d0f0      	beq.n	800146c <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	689b      	ldr	r3, [r3, #8]
 800148e:	f003 0301 	and.w	r3, r3, #1
 8001492:	2b00      	cmp	r3, #0
 8001494:	d01f      	beq.n	80014d6 <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	689b      	ldr	r3, [r3, #8]
 800149a:	f003 0304 	and.w	r3, r3, #4
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d010      	beq.n	80014c4 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80014a2:	4b1e      	ldr	r3, [pc, #120]	@ (800151c <HAL_RCC_OscConfig+0x7b8>)
 80014a4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80014a8:	4a1c      	ldr	r2, [pc, #112]	@ (800151c <HAL_RCC_OscConfig+0x7b8>)
 80014aa:	f043 0304 	orr.w	r3, r3, #4
 80014ae:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80014b2:	4b1a      	ldr	r3, [pc, #104]	@ (800151c <HAL_RCC_OscConfig+0x7b8>)
 80014b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80014b8:	4a18      	ldr	r2, [pc, #96]	@ (800151c <HAL_RCC_OscConfig+0x7b8>)
 80014ba:	f043 0301 	orr.w	r3, r3, #1
 80014be:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80014c2:	e018      	b.n	80014f6 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80014c4:	4b15      	ldr	r3, [pc, #84]	@ (800151c <HAL_RCC_OscConfig+0x7b8>)
 80014c6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80014ca:	4a14      	ldr	r2, [pc, #80]	@ (800151c <HAL_RCC_OscConfig+0x7b8>)
 80014cc:	f043 0301 	orr.w	r3, r3, #1
 80014d0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80014d4:	e00f      	b.n	80014f6 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80014d6:	4b11      	ldr	r3, [pc, #68]	@ (800151c <HAL_RCC_OscConfig+0x7b8>)
 80014d8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80014dc:	4a0f      	ldr	r2, [pc, #60]	@ (800151c <HAL_RCC_OscConfig+0x7b8>)
 80014de:	f023 0301 	bic.w	r3, r3, #1
 80014e2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80014e6:	4b0d      	ldr	r3, [pc, #52]	@ (800151c <HAL_RCC_OscConfig+0x7b8>)
 80014e8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80014ec:	4a0b      	ldr	r2, [pc, #44]	@ (800151c <HAL_RCC_OscConfig+0x7b8>)
 80014ee:	f023 0304 	bic.w	r3, r3, #4
 80014f2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	689b      	ldr	r3, [r3, #8]
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d057      	beq.n	80015ae <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 80014fe:	f7ff f985 	bl	800080c <HAL_GetTick>
 8001502:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001504:	e00e      	b.n	8001524 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001506:	f7ff f981 	bl	800080c <HAL_GetTick>
 800150a:	4602      	mov	r2, r0
 800150c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800150e:	1ad3      	subs	r3, r2, r3
 8001510:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001514:	4293      	cmp	r3, r2
 8001516:	d905      	bls.n	8001524 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 8001518:	2303      	movs	r3, #3
 800151a:	e2f8      	b.n	8001b0e <HAL_RCC_OscConfig+0xdaa>
 800151c:	46020c00 	.word	0x46020c00
 8001520:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001524:	4b9c      	ldr	r3, [pc, #624]	@ (8001798 <HAL_RCC_OscConfig+0xa34>)
 8001526:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800152a:	f003 0302 	and.w	r3, r3, #2
 800152e:	2b00      	cmp	r3, #0
 8001530:	d0e9      	beq.n	8001506 <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	689b      	ldr	r3, [r3, #8]
 8001536:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800153a:	2b00      	cmp	r3, #0
 800153c:	d01b      	beq.n	8001576 <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800153e:	4b96      	ldr	r3, [pc, #600]	@ (8001798 <HAL_RCC_OscConfig+0xa34>)
 8001540:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001544:	4a94      	ldr	r2, [pc, #592]	@ (8001798 <HAL_RCC_OscConfig+0xa34>)
 8001546:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800154a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800154e:	e00a      	b.n	8001566 <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001550:	f7ff f95c 	bl	800080c <HAL_GetTick>
 8001554:	4602      	mov	r2, r0
 8001556:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001558:	1ad3      	subs	r3, r2, r3
 800155a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800155e:	4293      	cmp	r3, r2
 8001560:	d901      	bls.n	8001566 <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 8001562:	2303      	movs	r3, #3
 8001564:	e2d3      	b.n	8001b0e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8001566:	4b8c      	ldr	r3, [pc, #560]	@ (8001798 <HAL_RCC_OscConfig+0xa34>)
 8001568:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800156c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001570:	2b00      	cmp	r3, #0
 8001572:	d0ed      	beq.n	8001550 <HAL_RCC_OscConfig+0x7ec>
 8001574:	e053      	b.n	800161e <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001576:	4b88      	ldr	r3, [pc, #544]	@ (8001798 <HAL_RCC_OscConfig+0xa34>)
 8001578:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800157c:	4a86      	ldr	r2, [pc, #536]	@ (8001798 <HAL_RCC_OscConfig+0xa34>)
 800157e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001582:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001586:	e00a      	b.n	800159e <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001588:	f7ff f940 	bl	800080c <HAL_GetTick>
 800158c:	4602      	mov	r2, r0
 800158e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001590:	1ad3      	subs	r3, r2, r3
 8001592:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001596:	4293      	cmp	r3, r2
 8001598:	d901      	bls.n	800159e <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 800159a:	2303      	movs	r3, #3
 800159c:	e2b7      	b.n	8001b0e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800159e:	4b7e      	ldr	r3, [pc, #504]	@ (8001798 <HAL_RCC_OscConfig+0xa34>)
 80015a0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80015a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d1ed      	bne.n	8001588 <HAL_RCC_OscConfig+0x824>
 80015ac:	e037      	b.n	800161e <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 80015ae:	f7ff f92d 	bl	800080c <HAL_GetTick>
 80015b2:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80015b4:	e00a      	b.n	80015cc <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015b6:	f7ff f929 	bl	800080c <HAL_GetTick>
 80015ba:	4602      	mov	r2, r0
 80015bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015be:	1ad3      	subs	r3, r2, r3
 80015c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015c4:	4293      	cmp	r3, r2
 80015c6:	d901      	bls.n	80015cc <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 80015c8:	2303      	movs	r3, #3
 80015ca:	e2a0      	b.n	8001b0e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80015cc:	4b72      	ldr	r3, [pc, #456]	@ (8001798 <HAL_RCC_OscConfig+0xa34>)
 80015ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80015d2:	f003 0302 	and.w	r3, r3, #2
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d1ed      	bne.n	80015b6 <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 80015da:	4b6f      	ldr	r3, [pc, #444]	@ (8001798 <HAL_RCC_OscConfig+0xa34>)
 80015dc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80015e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d01a      	beq.n	800161e <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80015e8:	4b6b      	ldr	r3, [pc, #428]	@ (8001798 <HAL_RCC_OscConfig+0xa34>)
 80015ea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80015ee:	4a6a      	ldr	r2, [pc, #424]	@ (8001798 <HAL_RCC_OscConfig+0xa34>)
 80015f0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80015f4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80015f8:	e00a      	b.n	8001610 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015fa:	f7ff f907 	bl	800080c <HAL_GetTick>
 80015fe:	4602      	mov	r2, r0
 8001600:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001602:	1ad3      	subs	r3, r2, r3
 8001604:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001608:	4293      	cmp	r3, r2
 800160a:	d901      	bls.n	8001610 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 800160c:	2303      	movs	r3, #3
 800160e:	e27e      	b.n	8001b0e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001610:	4b61      	ldr	r3, [pc, #388]	@ (8001798 <HAL_RCC_OscConfig+0xa34>)
 8001612:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001616:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800161a:	2b00      	cmp	r3, #0
 800161c:	d1ed      	bne.n	80015fa <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800161e:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8001622:	2b01      	cmp	r3, #1
 8001624:	d107      	bne.n	8001636 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001626:	4b5c      	ldr	r3, [pc, #368]	@ (8001798 <HAL_RCC_OscConfig+0xa34>)
 8001628:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800162c:	4a5a      	ldr	r2, [pc, #360]	@ (8001798 <HAL_RCC_OscConfig+0xa34>)
 800162e:	f023 0304 	bic.w	r3, r3, #4
 8001632:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f003 0320 	and.w	r3, r3, #32
 800163e:	2b00      	cmp	r3, #0
 8001640:	d036      	beq.n	80016b0 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001646:	2b00      	cmp	r3, #0
 8001648:	d019      	beq.n	800167e <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 800164a:	4b53      	ldr	r3, [pc, #332]	@ (8001798 <HAL_RCC_OscConfig+0xa34>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	4a52      	ldr	r2, [pc, #328]	@ (8001798 <HAL_RCC_OscConfig+0xa34>)
 8001650:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001654:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8001656:	f7ff f8d9 	bl	800080c <HAL_GetTick>
 800165a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800165c:	e008      	b.n	8001670 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800165e:	f7ff f8d5 	bl	800080c <HAL_GetTick>
 8001662:	4602      	mov	r2, r0
 8001664:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001666:	1ad3      	subs	r3, r2, r3
 8001668:	2b02      	cmp	r3, #2
 800166a:	d901      	bls.n	8001670 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 800166c:	2303      	movs	r3, #3
 800166e:	e24e      	b.n	8001b0e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001670:	4b49      	ldr	r3, [pc, #292]	@ (8001798 <HAL_RCC_OscConfig+0xa34>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001678:	2b00      	cmp	r3, #0
 800167a:	d0f0      	beq.n	800165e <HAL_RCC_OscConfig+0x8fa>
 800167c:	e018      	b.n	80016b0 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 800167e:	4b46      	ldr	r3, [pc, #280]	@ (8001798 <HAL_RCC_OscConfig+0xa34>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4a45      	ldr	r2, [pc, #276]	@ (8001798 <HAL_RCC_OscConfig+0xa34>)
 8001684:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001688:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800168a:	f7ff f8bf 	bl	800080c <HAL_GetTick>
 800168e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001690:	e008      	b.n	80016a4 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001692:	f7ff f8bb 	bl	800080c <HAL_GetTick>
 8001696:	4602      	mov	r2, r0
 8001698:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800169a:	1ad3      	subs	r3, r2, r3
 800169c:	2b02      	cmp	r3, #2
 800169e:	d901      	bls.n	80016a4 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 80016a0:	2303      	movs	r3, #3
 80016a2:	e234      	b.n	8001b0e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80016a4:	4b3c      	ldr	r3, [pc, #240]	@ (8001798 <HAL_RCC_OscConfig+0xa34>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d1f0      	bne.n	8001692 <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d036      	beq.n	800172a <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d019      	beq.n	80016f8 <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 80016c4:	4b34      	ldr	r3, [pc, #208]	@ (8001798 <HAL_RCC_OscConfig+0xa34>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4a33      	ldr	r2, [pc, #204]	@ (8001798 <HAL_RCC_OscConfig+0xa34>)
 80016ca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016ce:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80016d0:	f7ff f89c 	bl	800080c <HAL_GetTick>
 80016d4:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80016d6:	e008      	b.n	80016ea <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 80016d8:	f7ff f898 	bl	800080c <HAL_GetTick>
 80016dc:	4602      	mov	r2, r0
 80016de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016e0:	1ad3      	subs	r3, r2, r3
 80016e2:	2b02      	cmp	r3, #2
 80016e4:	d901      	bls.n	80016ea <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 80016e6:	2303      	movs	r3, #3
 80016e8:	e211      	b.n	8001b0e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80016ea:	4b2b      	ldr	r3, [pc, #172]	@ (8001798 <HAL_RCC_OscConfig+0xa34>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d0f0      	beq.n	80016d8 <HAL_RCC_OscConfig+0x974>
 80016f6:	e018      	b.n	800172a <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 80016f8:	4b27      	ldr	r3, [pc, #156]	@ (8001798 <HAL_RCC_OscConfig+0xa34>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4a26      	ldr	r2, [pc, #152]	@ (8001798 <HAL_RCC_OscConfig+0xa34>)
 80016fe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001702:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8001704:	f7ff f882 	bl	800080c <HAL_GetTick>
 8001708:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 800170a:	e008      	b.n	800171e <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 800170c:	f7ff f87e 	bl	800080c <HAL_GetTick>
 8001710:	4602      	mov	r2, r0
 8001712:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001714:	1ad3      	subs	r3, r2, r3
 8001716:	2b02      	cmp	r3, #2
 8001718:	d901      	bls.n	800171e <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 800171a:	2303      	movs	r3, #3
 800171c:	e1f7      	b.n	8001b0e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 800171e:	4b1e      	ldr	r3, [pc, #120]	@ (8001798 <HAL_RCC_OscConfig+0xa34>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001726:	2b00      	cmp	r3, #0
 8001728:	d1f0      	bne.n	800170c <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001732:	2b00      	cmp	r3, #0
 8001734:	d07f      	beq.n	8001836 <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800173a:	2b00      	cmp	r3, #0
 800173c:	d062      	beq.n	8001804 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 800173e:	4b16      	ldr	r3, [pc, #88]	@ (8001798 <HAL_RCC_OscConfig+0xa34>)
 8001740:	689b      	ldr	r3, [r3, #8]
 8001742:	4a15      	ldr	r2, [pc, #84]	@ (8001798 <HAL_RCC_OscConfig+0xa34>)
 8001744:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001748:	6093      	str	r3, [r2, #8]
 800174a:	4b13      	ldr	r3, [pc, #76]	@ (8001798 <HAL_RCC_OscConfig+0xa34>)
 800174c:	689b      	ldr	r3, [r3, #8]
 800174e:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001756:	4910      	ldr	r1, [pc, #64]	@ (8001798 <HAL_RCC_OscConfig+0xa34>)
 8001758:	4313      	orrs	r3, r2
 800175a:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001760:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8001764:	d309      	bcc.n	800177a <HAL_RCC_OscConfig+0xa16>
 8001766:	4b0c      	ldr	r3, [pc, #48]	@ (8001798 <HAL_RCC_OscConfig+0xa34>)
 8001768:	68db      	ldr	r3, [r3, #12]
 800176a:	f023 021f 	bic.w	r2, r3, #31
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6a1b      	ldr	r3, [r3, #32]
 8001772:	4909      	ldr	r1, [pc, #36]	@ (8001798 <HAL_RCC_OscConfig+0xa34>)
 8001774:	4313      	orrs	r3, r2
 8001776:	60cb      	str	r3, [r1, #12]
 8001778:	e02a      	b.n	80017d0 <HAL_RCC_OscConfig+0xa6c>
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800177e:	2b00      	cmp	r3, #0
 8001780:	da0c      	bge.n	800179c <HAL_RCC_OscConfig+0xa38>
 8001782:	4b05      	ldr	r3, [pc, #20]	@ (8001798 <HAL_RCC_OscConfig+0xa34>)
 8001784:	68db      	ldr	r3, [r3, #12]
 8001786:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	6a1b      	ldr	r3, [r3, #32]
 800178e:	015b      	lsls	r3, r3, #5
 8001790:	4901      	ldr	r1, [pc, #4]	@ (8001798 <HAL_RCC_OscConfig+0xa34>)
 8001792:	4313      	orrs	r3, r2
 8001794:	60cb      	str	r3, [r1, #12]
 8001796:	e01b      	b.n	80017d0 <HAL_RCC_OscConfig+0xa6c>
 8001798:	46020c00 	.word	0x46020c00
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80017a4:	d30a      	bcc.n	80017bc <HAL_RCC_OscConfig+0xa58>
 80017a6:	4ba1      	ldr	r3, [pc, #644]	@ (8001a2c <HAL_RCC_OscConfig+0xcc8>)
 80017a8:	68db      	ldr	r3, [r3, #12]
 80017aa:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	6a1b      	ldr	r3, [r3, #32]
 80017b2:	029b      	lsls	r3, r3, #10
 80017b4:	499d      	ldr	r1, [pc, #628]	@ (8001a2c <HAL_RCC_OscConfig+0xcc8>)
 80017b6:	4313      	orrs	r3, r2
 80017b8:	60cb      	str	r3, [r1, #12]
 80017ba:	e009      	b.n	80017d0 <HAL_RCC_OscConfig+0xa6c>
 80017bc:	4b9b      	ldr	r3, [pc, #620]	@ (8001a2c <HAL_RCC_OscConfig+0xcc8>)
 80017be:	68db      	ldr	r3, [r3, #12]
 80017c0:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6a1b      	ldr	r3, [r3, #32]
 80017c8:	03db      	lsls	r3, r3, #15
 80017ca:	4998      	ldr	r1, [pc, #608]	@ (8001a2c <HAL_RCC_OscConfig+0xcc8>)
 80017cc:	4313      	orrs	r3, r2
 80017ce:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 80017d0:	4b96      	ldr	r3, [pc, #600]	@ (8001a2c <HAL_RCC_OscConfig+0xcc8>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	4a95      	ldr	r2, [pc, #596]	@ (8001a2c <HAL_RCC_OscConfig+0xcc8>)
 80017d6:	f043 0310 	orr.w	r3, r3, #16
 80017da:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80017dc:	f7ff f816 	bl	800080c <HAL_GetTick>
 80017e0:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 80017e2:	e008      	b.n	80017f6 <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 80017e4:	f7ff f812 	bl	800080c <HAL_GetTick>
 80017e8:	4602      	mov	r2, r0
 80017ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017ec:	1ad3      	subs	r3, r2, r3
 80017ee:	2b02      	cmp	r3, #2
 80017f0:	d901      	bls.n	80017f6 <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 80017f2:	2303      	movs	r3, #3
 80017f4:	e18b      	b.n	8001b0e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 80017f6:	4b8d      	ldr	r3, [pc, #564]	@ (8001a2c <HAL_RCC_OscConfig+0xcc8>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f003 0320 	and.w	r3, r3, #32
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d0f0      	beq.n	80017e4 <HAL_RCC_OscConfig+0xa80>
 8001802:	e018      	b.n	8001836 <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8001804:	4b89      	ldr	r3, [pc, #548]	@ (8001a2c <HAL_RCC_OscConfig+0xcc8>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a88      	ldr	r2, [pc, #544]	@ (8001a2c <HAL_RCC_OscConfig+0xcc8>)
 800180a:	f023 0310 	bic.w	r3, r3, #16
 800180e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8001810:	f7fe fffc 	bl	800080c <HAL_GetTick>
 8001814:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8001816:	e008      	b.n	800182a <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8001818:	f7fe fff8 	bl	800080c <HAL_GetTick>
 800181c:	4602      	mov	r2, r0
 800181e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001820:	1ad3      	subs	r3, r2, r3
 8001822:	2b02      	cmp	r3, #2
 8001824:	d901      	bls.n	800182a <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 8001826:	2303      	movs	r3, #3
 8001828:	e171      	b.n	8001b0e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 800182a:	4b80      	ldr	r3, [pc, #512]	@ (8001a2c <HAL_RCC_OscConfig+0xcc8>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f003 0320 	and.w	r3, r3, #32
 8001832:	2b00      	cmp	r3, #0
 8001834:	d1f0      	bne.n	8001818 <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800183a:	2b00      	cmp	r3, #0
 800183c:	f000 8166 	beq.w	8001b0c <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8001840:	2300      	movs	r3, #0
 8001842:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001846:	4b79      	ldr	r3, [pc, #484]	@ (8001a2c <HAL_RCC_OscConfig+0xcc8>)
 8001848:	69db      	ldr	r3, [r3, #28]
 800184a:	f003 030c 	and.w	r3, r3, #12
 800184e:	2b0c      	cmp	r3, #12
 8001850:	f000 80f2 	beq.w	8001a38 <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001858:	2b02      	cmp	r3, #2
 800185a:	f040 80c5 	bne.w	80019e8 <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 800185e:	4b73      	ldr	r3, [pc, #460]	@ (8001a2c <HAL_RCC_OscConfig+0xcc8>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4a72      	ldr	r2, [pc, #456]	@ (8001a2c <HAL_RCC_OscConfig+0xcc8>)
 8001864:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001868:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800186a:	f7fe ffcf 	bl	800080c <HAL_GetTick>
 800186e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001870:	e008      	b.n	8001884 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001872:	f7fe ffcb 	bl	800080c <HAL_GetTick>
 8001876:	4602      	mov	r2, r0
 8001878:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800187a:	1ad3      	subs	r3, r2, r3
 800187c:	2b02      	cmp	r3, #2
 800187e:	d901      	bls.n	8001884 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8001880:	2303      	movs	r3, #3
 8001882:	e144      	b.n	8001b0e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001884:	4b69      	ldr	r3, [pc, #420]	@ (8001a2c <HAL_RCC_OscConfig+0xcc8>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800188c:	2b00      	cmp	r3, #0
 800188e:	d1f0      	bne.n	8001872 <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001890:	4b66      	ldr	r3, [pc, #408]	@ (8001a2c <HAL_RCC_OscConfig+0xcc8>)
 8001892:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001896:	f003 0304 	and.w	r3, r3, #4
 800189a:	2b00      	cmp	r3, #0
 800189c:	d111      	bne.n	80018c2 <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 800189e:	4b63      	ldr	r3, [pc, #396]	@ (8001a2c <HAL_RCC_OscConfig+0xcc8>)
 80018a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80018a4:	4a61      	ldr	r2, [pc, #388]	@ (8001a2c <HAL_RCC_OscConfig+0xcc8>)
 80018a6:	f043 0304 	orr.w	r3, r3, #4
 80018aa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80018ae:	4b5f      	ldr	r3, [pc, #380]	@ (8001a2c <HAL_RCC_OscConfig+0xcc8>)
 80018b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80018b4:	f003 0304 	and.w	r3, r3, #4
 80018b8:	60fb      	str	r3, [r7, #12]
 80018ba:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 80018bc:	2301      	movs	r3, #1
 80018be:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 80018c2:	4b5b      	ldr	r3, [pc, #364]	@ (8001a30 <HAL_RCC_OscConfig+0xccc>)
 80018c4:	68db      	ldr	r3, [r3, #12]
 80018c6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80018ca:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80018ce:	d102      	bne.n	80018d6 <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 80018d0:	2301      	movs	r3, #1
 80018d2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80018d6:	4b56      	ldr	r3, [pc, #344]	@ (8001a30 <HAL_RCC_OscConfig+0xccc>)
 80018d8:	68db      	ldr	r3, [r3, #12]
 80018da:	4a55      	ldr	r2, [pc, #340]	@ (8001a30 <HAL_RCC_OscConfig+0xccc>)
 80018dc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80018e0:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 80018e2:	4b52      	ldr	r3, [pc, #328]	@ (8001a2c <HAL_RCC_OscConfig+0xcc8>)
 80018e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018e6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80018ea:	f023 0303 	bic.w	r3, r3, #3
 80018ee:	687a      	ldr	r2, [r7, #4]
 80018f0:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80018f2:	687a      	ldr	r2, [r7, #4]
 80018f4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80018f6:	3a01      	subs	r2, #1
 80018f8:	0212      	lsls	r2, r2, #8
 80018fa:	4311      	orrs	r1, r2
 80018fc:	687a      	ldr	r2, [r7, #4]
 80018fe:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001900:	430a      	orrs	r2, r1
 8001902:	494a      	ldr	r1, [pc, #296]	@ (8001a2c <HAL_RCC_OscConfig+0xcc8>)
 8001904:	4313      	orrs	r3, r2
 8001906:	628b      	str	r3, [r1, #40]	@ 0x28
 8001908:	4b48      	ldr	r3, [pc, #288]	@ (8001a2c <HAL_RCC_OscConfig+0xcc8>)
 800190a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800190c:	4b49      	ldr	r3, [pc, #292]	@ (8001a34 <HAL_RCC_OscConfig+0xcd0>)
 800190e:	4013      	ands	r3, r2
 8001910:	687a      	ldr	r2, [r7, #4]
 8001912:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001914:	3a01      	subs	r2, #1
 8001916:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800191a:	687a      	ldr	r2, [r7, #4]
 800191c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800191e:	3a01      	subs	r2, #1
 8001920:	0252      	lsls	r2, r2, #9
 8001922:	b292      	uxth	r2, r2
 8001924:	4311      	orrs	r1, r2
 8001926:	687a      	ldr	r2, [r7, #4]
 8001928:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800192a:	3a01      	subs	r2, #1
 800192c:	0412      	lsls	r2, r2, #16
 800192e:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8001932:	4311      	orrs	r1, r2
 8001934:	687a      	ldr	r2, [r7, #4]
 8001936:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8001938:	3a01      	subs	r2, #1
 800193a:	0612      	lsls	r2, r2, #24
 800193c:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8001940:	430a      	orrs	r2, r1
 8001942:	493a      	ldr	r1, [pc, #232]	@ (8001a2c <HAL_RCC_OscConfig+0xcc8>)
 8001944:	4313      	orrs	r3, r2
 8001946:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8001948:	4b38      	ldr	r3, [pc, #224]	@ (8001a2c <HAL_RCC_OscConfig+0xcc8>)
 800194a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800194c:	4a37      	ldr	r2, [pc, #220]	@ (8001a2c <HAL_RCC_OscConfig+0xcc8>)
 800194e:	f023 0310 	bic.w	r3, r3, #16
 8001952:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001958:	4a34      	ldr	r2, [pc, #208]	@ (8001a2c <HAL_RCC_OscConfig+0xcc8>)
 800195a:	00db      	lsls	r3, r3, #3
 800195c:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 800195e:	4b33      	ldr	r3, [pc, #204]	@ (8001a2c <HAL_RCC_OscConfig+0xcc8>)
 8001960:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001962:	4a32      	ldr	r2, [pc, #200]	@ (8001a2c <HAL_RCC_OscConfig+0xcc8>)
 8001964:	f043 0310 	orr.w	r3, r3, #16
 8001968:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 800196a:	4b30      	ldr	r3, [pc, #192]	@ (8001a2c <HAL_RCC_OscConfig+0xcc8>)
 800196c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800196e:	f023 020c 	bic.w	r2, r3, #12
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001976:	492d      	ldr	r1, [pc, #180]	@ (8001a2c <HAL_RCC_OscConfig+0xcc8>)
 8001978:	4313      	orrs	r3, r2
 800197a:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 800197c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001980:	2b01      	cmp	r3, #1
 8001982:	d105      	bne.n	8001990 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8001984:	4b2a      	ldr	r3, [pc, #168]	@ (8001a30 <HAL_RCC_OscConfig+0xccc>)
 8001986:	68db      	ldr	r3, [r3, #12]
 8001988:	4a29      	ldr	r2, [pc, #164]	@ (8001a30 <HAL_RCC_OscConfig+0xccc>)
 800198a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800198e:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 8001990:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001994:	2b01      	cmp	r3, #1
 8001996:	d107      	bne.n	80019a8 <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 8001998:	4b24      	ldr	r3, [pc, #144]	@ (8001a2c <HAL_RCC_OscConfig+0xcc8>)
 800199a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800199e:	4a23      	ldr	r2, [pc, #140]	@ (8001a2c <HAL_RCC_OscConfig+0xcc8>)
 80019a0:	f023 0304 	bic.w	r3, r3, #4
 80019a4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 80019a8:	4b20      	ldr	r3, [pc, #128]	@ (8001a2c <HAL_RCC_OscConfig+0xcc8>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a1f      	ldr	r2, [pc, #124]	@ (8001a2c <HAL_RCC_OscConfig+0xcc8>)
 80019ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80019b2:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80019b4:	f7fe ff2a 	bl	800080c <HAL_GetTick>
 80019b8:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80019ba:	e008      	b.n	80019ce <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019bc:	f7fe ff26 	bl	800080c <HAL_GetTick>
 80019c0:	4602      	mov	r2, r0
 80019c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019c4:	1ad3      	subs	r3, r2, r3
 80019c6:	2b02      	cmp	r3, #2
 80019c8:	d901      	bls.n	80019ce <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 80019ca:	2303      	movs	r3, #3
 80019cc:	e09f      	b.n	8001b0e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80019ce:	4b17      	ldr	r3, [pc, #92]	@ (8001a2c <HAL_RCC_OscConfig+0xcc8>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d0f0      	beq.n	80019bc <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80019da:	4b14      	ldr	r3, [pc, #80]	@ (8001a2c <HAL_RCC_OscConfig+0xcc8>)
 80019dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019de:	4a13      	ldr	r2, [pc, #76]	@ (8001a2c <HAL_RCC_OscConfig+0xcc8>)
 80019e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80019e4:	6293      	str	r3, [r2, #40]	@ 0x28
 80019e6:	e091      	b.n	8001b0c <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 80019e8:	4b10      	ldr	r3, [pc, #64]	@ (8001a2c <HAL_RCC_OscConfig+0xcc8>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4a0f      	ldr	r2, [pc, #60]	@ (8001a2c <HAL_RCC_OscConfig+0xcc8>)
 80019ee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80019f2:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80019f4:	f7fe ff0a 	bl	800080c <HAL_GetTick>
 80019f8:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80019fa:	e008      	b.n	8001a0e <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019fc:	f7fe ff06 	bl	800080c <HAL_GetTick>
 8001a00:	4602      	mov	r2, r0
 8001a02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a04:	1ad3      	subs	r3, r2, r3
 8001a06:	2b02      	cmp	r3, #2
 8001a08:	d901      	bls.n	8001a0e <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 8001a0a:	2303      	movs	r3, #3
 8001a0c:	e07f      	b.n	8001b0e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001a0e:	4b07      	ldr	r3, [pc, #28]	@ (8001a2c <HAL_RCC_OscConfig+0xcc8>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d1f0      	bne.n	80019fc <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8001a1a:	4b04      	ldr	r3, [pc, #16]	@ (8001a2c <HAL_RCC_OscConfig+0xcc8>)
 8001a1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a1e:	4a03      	ldr	r2, [pc, #12]	@ (8001a2c <HAL_RCC_OscConfig+0xcc8>)
 8001a20:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8001a24:	f023 0303 	bic.w	r3, r3, #3
 8001a28:	6293      	str	r3, [r2, #40]	@ 0x28
 8001a2a:	e06f      	b.n	8001b0c <HAL_RCC_OscConfig+0xda8>
 8001a2c:	46020c00 	.word	0x46020c00
 8001a30:	46020800 	.word	0x46020800
 8001a34:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8001a38:	4b37      	ldr	r3, [pc, #220]	@ (8001b18 <HAL_RCC_OscConfig+0xdb4>)
 8001a3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a3c:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001a3e:	4b36      	ldr	r3, [pc, #216]	@ (8001b18 <HAL_RCC_OscConfig+0xdb4>)
 8001a40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a42:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a48:	2b01      	cmp	r3, #1
 8001a4a:	d039      	beq.n	8001ac0 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8001a4c:	69fb      	ldr	r3, [r7, #28]
 8001a4e:	f003 0203 	and.w	r2, r3, #3
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a56:	429a      	cmp	r2, r3
 8001a58:	d132      	bne.n	8001ac0 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8001a5a:	69fb      	ldr	r3, [r7, #28]
 8001a5c:	0a1b      	lsrs	r3, r3, #8
 8001a5e:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a66:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8001a68:	429a      	cmp	r2, r3
 8001a6a:	d129      	bne.n	8001ac0 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8001a6c:	69fb      	ldr	r3, [r7, #28]
 8001a6e:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8001a76:	429a      	cmp	r2, r3
 8001a78:	d122      	bne.n	8001ac0 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001a7a:	69bb      	ldr	r3, [r7, #24]
 8001a7c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a84:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8001a86:	429a      	cmp	r2, r3
 8001a88:	d11a      	bne.n	8001ac0 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8001a8a:	69bb      	ldr	r3, [r7, #24]
 8001a8c:	0a5b      	lsrs	r3, r3, #9
 8001a8e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a96:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001a98:	429a      	cmp	r2, r3
 8001a9a:	d111      	bne.n	8001ac0 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8001a9c:	69bb      	ldr	r3, [r7, #24]
 8001a9e:	0c1b      	lsrs	r3, r3, #16
 8001aa0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001aa8:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001aaa:	429a      	cmp	r2, r3
 8001aac:	d108      	bne.n	8001ac0 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8001aae:	69bb      	ldr	r3, [r7, #24]
 8001ab0:	0e1b      	lsrs	r3, r3, #24
 8001ab2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001aba:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001abc:	429a      	cmp	r2, r3
 8001abe:	d001      	beq.n	8001ac4 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	e024      	b.n	8001b0e <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8001ac4:	4b14      	ldr	r3, [pc, #80]	@ (8001b18 <HAL_RCC_OscConfig+0xdb4>)
 8001ac6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ac8:	08db      	lsrs	r3, r3, #3
 8001aca:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8001ad2:	429a      	cmp	r2, r3
 8001ad4:	d01a      	beq.n	8001b0c <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8001ad6:	4b10      	ldr	r3, [pc, #64]	@ (8001b18 <HAL_RCC_OscConfig+0xdb4>)
 8001ad8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ada:	4a0f      	ldr	r2, [pc, #60]	@ (8001b18 <HAL_RCC_OscConfig+0xdb4>)
 8001adc:	f023 0310 	bic.w	r3, r3, #16
 8001ae0:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ae2:	f7fe fe93 	bl	800080c <HAL_GetTick>
 8001ae6:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8001ae8:	bf00      	nop
 8001aea:	f7fe fe8f 	bl	800080c <HAL_GetTick>
 8001aee:	4602      	mov	r2, r0
 8001af0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d0f9      	beq.n	8001aea <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001afa:	4a07      	ldr	r2, [pc, #28]	@ (8001b18 <HAL_RCC_OscConfig+0xdb4>)
 8001afc:	00db      	lsls	r3, r3, #3
 8001afe:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8001b00:	4b05      	ldr	r3, [pc, #20]	@ (8001b18 <HAL_RCC_OscConfig+0xdb4>)
 8001b02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b04:	4a04      	ldr	r2, [pc, #16]	@ (8001b18 <HAL_RCC_OscConfig+0xdb4>)
 8001b06:	f043 0310 	orr.w	r3, r3, #16
 8001b0a:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 8001b0c:	2300      	movs	r3, #0
}
 8001b0e:	4618      	mov	r0, r3
 8001b10:	3738      	adds	r7, #56	@ 0x38
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	46020c00 	.word	0x46020c00

08001b1c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b086      	sub	sp, #24
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
 8001b24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d101      	bne.n	8001b30 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	e1d9      	b.n	8001ee4 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001b30:	4b9b      	ldr	r3, [pc, #620]	@ (8001da0 <HAL_RCC_ClockConfig+0x284>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f003 030f 	and.w	r3, r3, #15
 8001b38:	683a      	ldr	r2, [r7, #0]
 8001b3a:	429a      	cmp	r2, r3
 8001b3c:	d910      	bls.n	8001b60 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b3e:	4b98      	ldr	r3, [pc, #608]	@ (8001da0 <HAL_RCC_ClockConfig+0x284>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f023 020f 	bic.w	r2, r3, #15
 8001b46:	4996      	ldr	r1, [pc, #600]	@ (8001da0 <HAL_RCC_ClockConfig+0x284>)
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	4313      	orrs	r3, r2
 8001b4c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b4e:	4b94      	ldr	r3, [pc, #592]	@ (8001da0 <HAL_RCC_ClockConfig+0x284>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f003 030f 	and.w	r3, r3, #15
 8001b56:	683a      	ldr	r2, [r7, #0]
 8001b58:	429a      	cmp	r2, r3
 8001b5a:	d001      	beq.n	8001b60 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	e1c1      	b.n	8001ee4 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f003 0310 	and.w	r3, r3, #16
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d010      	beq.n	8001b8e <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	695a      	ldr	r2, [r3, #20]
 8001b70:	4b8c      	ldr	r3, [pc, #560]	@ (8001da4 <HAL_RCC_ClockConfig+0x288>)
 8001b72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b74:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001b78:	429a      	cmp	r2, r3
 8001b7a:	d908      	bls.n	8001b8e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8001b7c:	4b89      	ldr	r3, [pc, #548]	@ (8001da4 <HAL_RCC_ClockConfig+0x288>)
 8001b7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b80:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	695b      	ldr	r3, [r3, #20]
 8001b88:	4986      	ldr	r1, [pc, #536]	@ (8001da4 <HAL_RCC_ClockConfig+0x288>)
 8001b8a:	4313      	orrs	r3, r2
 8001b8c:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f003 0308 	and.w	r3, r3, #8
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d012      	beq.n	8001bc0 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	691a      	ldr	r2, [r3, #16]
 8001b9e:	4b81      	ldr	r3, [pc, #516]	@ (8001da4 <HAL_RCC_ClockConfig+0x288>)
 8001ba0:	6a1b      	ldr	r3, [r3, #32]
 8001ba2:	091b      	lsrs	r3, r3, #4
 8001ba4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001ba8:	429a      	cmp	r2, r3
 8001baa:	d909      	bls.n	8001bc0 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8001bac:	4b7d      	ldr	r3, [pc, #500]	@ (8001da4 <HAL_RCC_ClockConfig+0x288>)
 8001bae:	6a1b      	ldr	r3, [r3, #32]
 8001bb0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	691b      	ldr	r3, [r3, #16]
 8001bb8:	011b      	lsls	r3, r3, #4
 8001bba:	497a      	ldr	r1, [pc, #488]	@ (8001da4 <HAL_RCC_ClockConfig+0x288>)
 8001bbc:	4313      	orrs	r3, r2
 8001bbe:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f003 0304 	and.w	r3, r3, #4
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d010      	beq.n	8001bee <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	68da      	ldr	r2, [r3, #12]
 8001bd0:	4b74      	ldr	r3, [pc, #464]	@ (8001da4 <HAL_RCC_ClockConfig+0x288>)
 8001bd2:	6a1b      	ldr	r3, [r3, #32]
 8001bd4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001bd8:	429a      	cmp	r2, r3
 8001bda:	d908      	bls.n	8001bee <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8001bdc:	4b71      	ldr	r3, [pc, #452]	@ (8001da4 <HAL_RCC_ClockConfig+0x288>)
 8001bde:	6a1b      	ldr	r3, [r3, #32]
 8001be0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	68db      	ldr	r3, [r3, #12]
 8001be8:	496e      	ldr	r1, [pc, #440]	@ (8001da4 <HAL_RCC_ClockConfig+0x288>)
 8001bea:	4313      	orrs	r3, r2
 8001bec:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f003 0302 	and.w	r3, r3, #2
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d010      	beq.n	8001c1c <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	689a      	ldr	r2, [r3, #8]
 8001bfe:	4b69      	ldr	r3, [pc, #420]	@ (8001da4 <HAL_RCC_ClockConfig+0x288>)
 8001c00:	6a1b      	ldr	r3, [r3, #32]
 8001c02:	f003 030f 	and.w	r3, r3, #15
 8001c06:	429a      	cmp	r2, r3
 8001c08:	d908      	bls.n	8001c1c <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8001c0a:	4b66      	ldr	r3, [pc, #408]	@ (8001da4 <HAL_RCC_ClockConfig+0x288>)
 8001c0c:	6a1b      	ldr	r3, [r3, #32]
 8001c0e:	f023 020f 	bic.w	r2, r3, #15
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	689b      	ldr	r3, [r3, #8]
 8001c16:	4963      	ldr	r1, [pc, #396]	@ (8001da4 <HAL_RCC_ClockConfig+0x288>)
 8001c18:	4313      	orrs	r3, r2
 8001c1a:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f003 0301 	and.w	r3, r3, #1
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	f000 80d2 	beq.w	8001dce <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	2b03      	cmp	r3, #3
 8001c34:	d143      	bne.n	8001cbe <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c36:	4b5b      	ldr	r3, [pc, #364]	@ (8001da4 <HAL_RCC_ClockConfig+0x288>)
 8001c38:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c3c:	f003 0304 	and.w	r3, r3, #4
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d110      	bne.n	8001c66 <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001c44:	4b57      	ldr	r3, [pc, #348]	@ (8001da4 <HAL_RCC_ClockConfig+0x288>)
 8001c46:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c4a:	4a56      	ldr	r2, [pc, #344]	@ (8001da4 <HAL_RCC_ClockConfig+0x288>)
 8001c4c:	f043 0304 	orr.w	r3, r3, #4
 8001c50:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001c54:	4b53      	ldr	r3, [pc, #332]	@ (8001da4 <HAL_RCC_ClockConfig+0x288>)
 8001c56:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c5a:	f003 0304 	and.w	r3, r3, #4
 8001c5e:	60bb      	str	r3, [r7, #8]
 8001c60:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 8001c62:	2301      	movs	r3, #1
 8001c64:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 8001c66:	f7fe fdd1 	bl	800080c <HAL_GetTick>
 8001c6a:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8001c6c:	4b4e      	ldr	r3, [pc, #312]	@ (8001da8 <HAL_RCC_ClockConfig+0x28c>)
 8001c6e:	68db      	ldr	r3, [r3, #12]
 8001c70:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d00f      	beq.n	8001c98 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8001c78:	e008      	b.n	8001c8c <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 8001c7a:	f7fe fdc7 	bl	800080c <HAL_GetTick>
 8001c7e:	4602      	mov	r2, r0
 8001c80:	693b      	ldr	r3, [r7, #16]
 8001c82:	1ad3      	subs	r3, r2, r3
 8001c84:	2b02      	cmp	r3, #2
 8001c86:	d901      	bls.n	8001c8c <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8001c88:	2303      	movs	r3, #3
 8001c8a:	e12b      	b.n	8001ee4 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8001c8c:	4b46      	ldr	r3, [pc, #280]	@ (8001da8 <HAL_RCC_ClockConfig+0x28c>)
 8001c8e:	68db      	ldr	r3, [r3, #12]
 8001c90:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d0f0      	beq.n	8001c7a <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001c98:	7dfb      	ldrb	r3, [r7, #23]
 8001c9a:	2b01      	cmp	r3, #1
 8001c9c:	d107      	bne.n	8001cae <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001c9e:	4b41      	ldr	r3, [pc, #260]	@ (8001da4 <HAL_RCC_ClockConfig+0x288>)
 8001ca0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ca4:	4a3f      	ldr	r2, [pc, #252]	@ (8001da4 <HAL_RCC_ClockConfig+0x288>)
 8001ca6:	f023 0304 	bic.w	r3, r3, #4
 8001caa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8001cae:	4b3d      	ldr	r3, [pc, #244]	@ (8001da4 <HAL_RCC_ClockConfig+0x288>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d121      	bne.n	8001cfe <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 8001cba:	2301      	movs	r3, #1
 8001cbc:	e112      	b.n	8001ee4 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	2b02      	cmp	r3, #2
 8001cc4:	d107      	bne.n	8001cd6 <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001cc6:	4b37      	ldr	r3, [pc, #220]	@ (8001da4 <HAL_RCC_ClockConfig+0x288>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d115      	bne.n	8001cfe <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	e106      	b.n	8001ee4 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	685b      	ldr	r3, [r3, #4]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d107      	bne.n	8001cee <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8001cde:	4b31      	ldr	r3, [pc, #196]	@ (8001da4 <HAL_RCC_ClockConfig+0x288>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f003 0304 	and.w	r3, r3, #4
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d109      	bne.n	8001cfe <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8001cea:	2301      	movs	r3, #1
 8001cec:	e0fa      	b.n	8001ee4 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001cee:	4b2d      	ldr	r3, [pc, #180]	@ (8001da4 <HAL_RCC_ClockConfig+0x288>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d101      	bne.n	8001cfe <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e0f2      	b.n	8001ee4 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8001cfe:	4b29      	ldr	r3, [pc, #164]	@ (8001da4 <HAL_RCC_ClockConfig+0x288>)
 8001d00:	69db      	ldr	r3, [r3, #28]
 8001d02:	f023 0203 	bic.w	r2, r3, #3
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	4926      	ldr	r1, [pc, #152]	@ (8001da4 <HAL_RCC_ClockConfig+0x288>)
 8001d0c:	4313      	orrs	r3, r2
 8001d0e:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8001d10:	f7fe fd7c 	bl	800080c <HAL_GetTick>
 8001d14:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	2b03      	cmp	r3, #3
 8001d1c:	d112      	bne.n	8001d44 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d1e:	e00a      	b.n	8001d36 <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d20:	f7fe fd74 	bl	800080c <HAL_GetTick>
 8001d24:	4602      	mov	r2, r0
 8001d26:	693b      	ldr	r3, [r7, #16]
 8001d28:	1ad3      	subs	r3, r2, r3
 8001d2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d2e:	4293      	cmp	r3, r2
 8001d30:	d901      	bls.n	8001d36 <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 8001d32:	2303      	movs	r3, #3
 8001d34:	e0d6      	b.n	8001ee4 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d36:	4b1b      	ldr	r3, [pc, #108]	@ (8001da4 <HAL_RCC_ClockConfig+0x288>)
 8001d38:	69db      	ldr	r3, [r3, #28]
 8001d3a:	f003 030c 	and.w	r3, r3, #12
 8001d3e:	2b0c      	cmp	r3, #12
 8001d40:	d1ee      	bne.n	8001d20 <HAL_RCC_ClockConfig+0x204>
 8001d42:	e044      	b.n	8001dce <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	2b02      	cmp	r3, #2
 8001d4a:	d112      	bne.n	8001d72 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d4c:	e00a      	b.n	8001d64 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d4e:	f7fe fd5d 	bl	800080c <HAL_GetTick>
 8001d52:	4602      	mov	r2, r0
 8001d54:	693b      	ldr	r3, [r7, #16]
 8001d56:	1ad3      	subs	r3, r2, r3
 8001d58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	d901      	bls.n	8001d64 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001d60:	2303      	movs	r3, #3
 8001d62:	e0bf      	b.n	8001ee4 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d64:	4b0f      	ldr	r3, [pc, #60]	@ (8001da4 <HAL_RCC_ClockConfig+0x288>)
 8001d66:	69db      	ldr	r3, [r3, #28]
 8001d68:	f003 030c 	and.w	r3, r3, #12
 8001d6c:	2b08      	cmp	r3, #8
 8001d6e:	d1ee      	bne.n	8001d4e <HAL_RCC_ClockConfig+0x232>
 8001d70:	e02d      	b.n	8001dce <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d123      	bne.n	8001dc2 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001d7a:	e00a      	b.n	8001d92 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d7c:	f7fe fd46 	bl	800080c <HAL_GetTick>
 8001d80:	4602      	mov	r2, r0
 8001d82:	693b      	ldr	r3, [r7, #16]
 8001d84:	1ad3      	subs	r3, r2, r3
 8001d86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d901      	bls.n	8001d92 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 8001d8e:	2303      	movs	r3, #3
 8001d90:	e0a8      	b.n	8001ee4 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001d92:	4b04      	ldr	r3, [pc, #16]	@ (8001da4 <HAL_RCC_ClockConfig+0x288>)
 8001d94:	69db      	ldr	r3, [r3, #28]
 8001d96:	f003 030c 	and.w	r3, r3, #12
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d1ee      	bne.n	8001d7c <HAL_RCC_ClockConfig+0x260>
 8001d9e:	e016      	b.n	8001dce <HAL_RCC_ClockConfig+0x2b2>
 8001da0:	40022000 	.word	0x40022000
 8001da4:	46020c00 	.word	0x46020c00
 8001da8:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001dac:	f7fe fd2e 	bl	800080c <HAL_GetTick>
 8001db0:	4602      	mov	r2, r0
 8001db2:	693b      	ldr	r3, [r7, #16]
 8001db4:	1ad3      	subs	r3, r2, r3
 8001db6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	d901      	bls.n	8001dc2 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8001dbe:	2303      	movs	r3, #3
 8001dc0:	e090      	b.n	8001ee4 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001dc2:	4b4a      	ldr	r3, [pc, #296]	@ (8001eec <HAL_RCC_ClockConfig+0x3d0>)
 8001dc4:	69db      	ldr	r3, [r3, #28]
 8001dc6:	f003 030c 	and.w	r3, r3, #12
 8001dca:	2b04      	cmp	r3, #4
 8001dcc:	d1ee      	bne.n	8001dac <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f003 0302 	and.w	r3, r3, #2
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d010      	beq.n	8001dfc <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	689a      	ldr	r2, [r3, #8]
 8001dde:	4b43      	ldr	r3, [pc, #268]	@ (8001eec <HAL_RCC_ClockConfig+0x3d0>)
 8001de0:	6a1b      	ldr	r3, [r3, #32]
 8001de2:	f003 030f 	and.w	r3, r3, #15
 8001de6:	429a      	cmp	r2, r3
 8001de8:	d208      	bcs.n	8001dfc <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8001dea:	4b40      	ldr	r3, [pc, #256]	@ (8001eec <HAL_RCC_ClockConfig+0x3d0>)
 8001dec:	6a1b      	ldr	r3, [r3, #32]
 8001dee:	f023 020f 	bic.w	r2, r3, #15
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	689b      	ldr	r3, [r3, #8]
 8001df6:	493d      	ldr	r1, [pc, #244]	@ (8001eec <HAL_RCC_ClockConfig+0x3d0>)
 8001df8:	4313      	orrs	r3, r2
 8001dfa:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001dfc:	4b3c      	ldr	r3, [pc, #240]	@ (8001ef0 <HAL_RCC_ClockConfig+0x3d4>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f003 030f 	and.w	r3, r3, #15
 8001e04:	683a      	ldr	r2, [r7, #0]
 8001e06:	429a      	cmp	r2, r3
 8001e08:	d210      	bcs.n	8001e2c <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e0a:	4b39      	ldr	r3, [pc, #228]	@ (8001ef0 <HAL_RCC_ClockConfig+0x3d4>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f023 020f 	bic.w	r2, r3, #15
 8001e12:	4937      	ldr	r1, [pc, #220]	@ (8001ef0 <HAL_RCC_ClockConfig+0x3d4>)
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	4313      	orrs	r3, r2
 8001e18:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e1a:	4b35      	ldr	r3, [pc, #212]	@ (8001ef0 <HAL_RCC_ClockConfig+0x3d4>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f003 030f 	and.w	r3, r3, #15
 8001e22:	683a      	ldr	r2, [r7, #0]
 8001e24:	429a      	cmp	r2, r3
 8001e26:	d001      	beq.n	8001e2c <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	e05b      	b.n	8001ee4 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f003 0304 	and.w	r3, r3, #4
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d010      	beq.n	8001e5a <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	68da      	ldr	r2, [r3, #12]
 8001e3c:	4b2b      	ldr	r3, [pc, #172]	@ (8001eec <HAL_RCC_ClockConfig+0x3d0>)
 8001e3e:	6a1b      	ldr	r3, [r3, #32]
 8001e40:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001e44:	429a      	cmp	r2, r3
 8001e46:	d208      	bcs.n	8001e5a <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8001e48:	4b28      	ldr	r3, [pc, #160]	@ (8001eec <HAL_RCC_ClockConfig+0x3d0>)
 8001e4a:	6a1b      	ldr	r3, [r3, #32]
 8001e4c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	68db      	ldr	r3, [r3, #12]
 8001e54:	4925      	ldr	r1, [pc, #148]	@ (8001eec <HAL_RCC_ClockConfig+0x3d0>)
 8001e56:	4313      	orrs	r3, r2
 8001e58:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f003 0308 	and.w	r3, r3, #8
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d012      	beq.n	8001e8c <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	691a      	ldr	r2, [r3, #16]
 8001e6a:	4b20      	ldr	r3, [pc, #128]	@ (8001eec <HAL_RCC_ClockConfig+0x3d0>)
 8001e6c:	6a1b      	ldr	r3, [r3, #32]
 8001e6e:	091b      	lsrs	r3, r3, #4
 8001e70:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001e74:	429a      	cmp	r2, r3
 8001e76:	d209      	bcs.n	8001e8c <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8001e78:	4b1c      	ldr	r3, [pc, #112]	@ (8001eec <HAL_RCC_ClockConfig+0x3d0>)
 8001e7a:	6a1b      	ldr	r3, [r3, #32]
 8001e7c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	691b      	ldr	r3, [r3, #16]
 8001e84:	011b      	lsls	r3, r3, #4
 8001e86:	4919      	ldr	r1, [pc, #100]	@ (8001eec <HAL_RCC_ClockConfig+0x3d0>)
 8001e88:	4313      	orrs	r3, r2
 8001e8a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f003 0310 	and.w	r3, r3, #16
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d010      	beq.n	8001eba <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	695a      	ldr	r2, [r3, #20]
 8001e9c:	4b13      	ldr	r3, [pc, #76]	@ (8001eec <HAL_RCC_ClockConfig+0x3d0>)
 8001e9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ea0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001ea4:	429a      	cmp	r2, r3
 8001ea6:	d208      	bcs.n	8001eba <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8001ea8:	4b10      	ldr	r3, [pc, #64]	@ (8001eec <HAL_RCC_ClockConfig+0x3d0>)
 8001eaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001eac:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	695b      	ldr	r3, [r3, #20]
 8001eb4:	490d      	ldr	r1, [pc, #52]	@ (8001eec <HAL_RCC_ClockConfig+0x3d0>)
 8001eb6:	4313      	orrs	r3, r2
 8001eb8:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8001eba:	f000 f821 	bl	8001f00 <HAL_RCC_GetSysClockFreq>
 8001ebe:	4602      	mov	r2, r0
 8001ec0:	4b0a      	ldr	r3, [pc, #40]	@ (8001eec <HAL_RCC_ClockConfig+0x3d0>)
 8001ec2:	6a1b      	ldr	r3, [r3, #32]
 8001ec4:	f003 030f 	and.w	r3, r3, #15
 8001ec8:	490a      	ldr	r1, [pc, #40]	@ (8001ef4 <HAL_RCC_ClockConfig+0x3d8>)
 8001eca:	5ccb      	ldrb	r3, [r1, r3]
 8001ecc:	fa22 f303 	lsr.w	r3, r2, r3
 8001ed0:	4a09      	ldr	r2, [pc, #36]	@ (8001ef8 <HAL_RCC_ClockConfig+0x3dc>)
 8001ed2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001ed4:	4b09      	ldr	r3, [pc, #36]	@ (8001efc <HAL_RCC_ClockConfig+0x3e0>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f7fe fb5b 	bl	8000594 <HAL_InitTick>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	73fb      	strb	r3, [r7, #15]

  return status;
 8001ee2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	3718      	adds	r7, #24
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	46020c00 	.word	0x46020c00
 8001ef0:	40022000 	.word	0x40022000
 8001ef4:	08005944 	.word	0x08005944
 8001ef8:	20000000 	.word	0x20000000
 8001efc:	20000004 	.word	0x20000004

08001f00 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b08b      	sub	sp, #44	@ 0x2c
 8001f04:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8001f06:	2300      	movs	r3, #0
 8001f08:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f0e:	4b78      	ldr	r3, [pc, #480]	@ (80020f0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8001f10:	69db      	ldr	r3, [r3, #28]
 8001f12:	f003 030c 	and.w	r3, r3, #12
 8001f16:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001f18:	4b75      	ldr	r3, [pc, #468]	@ (80020f0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8001f1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f1c:	f003 0303 	and.w	r3, r3, #3
 8001f20:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8001f22:	69bb      	ldr	r3, [r7, #24]
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d005      	beq.n	8001f34 <HAL_RCC_GetSysClockFreq+0x34>
 8001f28:	69bb      	ldr	r3, [r7, #24]
 8001f2a:	2b0c      	cmp	r3, #12
 8001f2c:	d121      	bne.n	8001f72 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001f2e:	697b      	ldr	r3, [r7, #20]
 8001f30:	2b01      	cmp	r3, #1
 8001f32:	d11e      	bne.n	8001f72 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8001f34:	4b6e      	ldr	r3, [pc, #440]	@ (80020f0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8001f36:	689b      	ldr	r3, [r3, #8]
 8001f38:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d107      	bne.n	8001f50 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 8001f40:	4b6b      	ldr	r3, [pc, #428]	@ (80020f0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8001f42:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001f46:	0b1b      	lsrs	r3, r3, #12
 8001f48:	f003 030f 	and.w	r3, r3, #15
 8001f4c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f4e:	e005      	b.n	8001f5c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 8001f50:	4b67      	ldr	r3, [pc, #412]	@ (80020f0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8001f52:	689b      	ldr	r3, [r3, #8]
 8001f54:	0f1b      	lsrs	r3, r3, #28
 8001f56:	f003 030f 	and.w	r3, r3, #15
 8001f5a:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001f5c:	4a65      	ldr	r2, [pc, #404]	@ (80020f4 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8001f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f64:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8001f66:	69bb      	ldr	r3, [r7, #24]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d110      	bne.n	8001f8e <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f6e:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8001f70:	e00d      	b.n	8001f8e <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f72:	4b5f      	ldr	r3, [pc, #380]	@ (80020f0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8001f74:	69db      	ldr	r3, [r3, #28]
 8001f76:	f003 030c 	and.w	r3, r3, #12
 8001f7a:	2b04      	cmp	r3, #4
 8001f7c:	d102      	bne.n	8001f84 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001f7e:	4b5e      	ldr	r3, [pc, #376]	@ (80020f8 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8001f80:	623b      	str	r3, [r7, #32]
 8001f82:	e004      	b.n	8001f8e <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f84:	69bb      	ldr	r3, [r7, #24]
 8001f86:	2b08      	cmp	r3, #8
 8001f88:	d101      	bne.n	8001f8e <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001f8a:	4b5b      	ldr	r3, [pc, #364]	@ (80020f8 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8001f8c:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f8e:	69bb      	ldr	r3, [r7, #24]
 8001f90:	2b0c      	cmp	r3, #12
 8001f92:	f040 80a5 	bne.w	80020e0 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8001f96:	4b56      	ldr	r3, [pc, #344]	@ (80020f0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8001f98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f9a:	f003 0303 	and.w	r3, r3, #3
 8001f9e:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8001fa0:	4b53      	ldr	r3, [pc, #332]	@ (80020f0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8001fa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fa4:	0a1b      	lsrs	r3, r3, #8
 8001fa6:	f003 030f 	and.w	r3, r3, #15
 8001faa:	3301      	adds	r3, #1
 8001fac:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8001fae:	4b50      	ldr	r3, [pc, #320]	@ (80020f0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8001fb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fb2:	091b      	lsrs	r3, r3, #4
 8001fb4:	f003 0301 	and.w	r3, r3, #1
 8001fb8:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8001fba:	4b4d      	ldr	r3, [pc, #308]	@ (80020f0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8001fbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001fbe:	08db      	lsrs	r3, r3, #3
 8001fc0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001fc4:	68ba      	ldr	r2, [r7, #8]
 8001fc6:	fb02 f303 	mul.w	r3, r2, r3
 8001fca:	ee07 3a90 	vmov	s15, r3
 8001fce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001fd2:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 8001fd6:	693b      	ldr	r3, [r7, #16]
 8001fd8:	2b02      	cmp	r3, #2
 8001fda:	d003      	beq.n	8001fe4 <HAL_RCC_GetSysClockFreq+0xe4>
 8001fdc:	693b      	ldr	r3, [r7, #16]
 8001fde:	2b03      	cmp	r3, #3
 8001fe0:	d022      	beq.n	8002028 <HAL_RCC_GetSysClockFreq+0x128>
 8001fe2:	e043      	b.n	800206c <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	ee07 3a90 	vmov	s15, r3
 8001fea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001fee:	eddf 6a43 	vldr	s13, [pc, #268]	@ 80020fc <HAL_RCC_GetSysClockFreq+0x1fc>
 8001ff2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001ff6:	4b3e      	ldr	r3, [pc, #248]	@ (80020f0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8001ff8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ffa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ffe:	ee07 3a90 	vmov	s15, r3
 8002002:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8002006:	ed97 6a01 	vldr	s12, [r7, #4]
 800200a:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 8002100 <HAL_RCC_GetSysClockFreq+0x200>
 800200e:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002012:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8002016:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800201a:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800201e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002022:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002026:	e046      	b.n	80020b6 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	ee07 3a90 	vmov	s15, r3
 800202e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002032:	eddf 6a32 	vldr	s13, [pc, #200]	@ 80020fc <HAL_RCC_GetSysClockFreq+0x1fc>
 8002036:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800203a:	4b2d      	ldr	r3, [pc, #180]	@ (80020f0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800203c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800203e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002042:	ee07 3a90 	vmov	s15, r3
 8002046:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800204a:	ed97 6a01 	vldr	s12, [r7, #4]
 800204e:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 8002100 <HAL_RCC_GetSysClockFreq+0x200>
 8002052:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002056:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800205a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800205e:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002062:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002066:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800206a:	e024      	b.n	80020b6 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800206c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800206e:	ee07 3a90 	vmov	s15, r3
 8002072:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	ee07 3a90 	vmov	s15, r3
 800207c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002080:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002084:	4b1a      	ldr	r3, [pc, #104]	@ (80020f0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002086:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002088:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800208c:	ee07 3a90 	vmov	s15, r3
 8002090:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8002094:	ed97 6a01 	vldr	s12, [r7, #4]
 8002098:	eddf 5a19 	vldr	s11, [pc, #100]	@ 8002100 <HAL_RCC_GetSysClockFreq+0x200>
 800209c:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80020a0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80020a4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80020a8:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80020ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020b0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80020b4:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 80020b6:	4b0e      	ldr	r3, [pc, #56]	@ (80020f0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80020b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020ba:	0e1b      	lsrs	r3, r3, #24
 80020bc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80020c0:	3301      	adds	r3, #1
 80020c2:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	ee07 3a90 	vmov	s15, r3
 80020ca:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80020ce:	edd7 6a07 	vldr	s13, [r7, #28]
 80020d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80020d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80020da:	ee17 3a90 	vmov	r3, s15
 80020de:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 80020e0:	6a3b      	ldr	r3, [r7, #32]
}
 80020e2:	4618      	mov	r0, r3
 80020e4:	372c      	adds	r7, #44	@ 0x2c
 80020e6:	46bd      	mov	sp, r7
 80020e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ec:	4770      	bx	lr
 80020ee:	bf00      	nop
 80020f0:	46020c00 	.word	0x46020c00
 80020f4:	0800595c 	.word	0x0800595c
 80020f8:	00f42400 	.word	0x00f42400
 80020fc:	4b742400 	.word	0x4b742400
 8002100:	46000000 	.word	0x46000000

08002104 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002108:	f7ff fefa 	bl	8001f00 <HAL_RCC_GetSysClockFreq>
 800210c:	4602      	mov	r2, r0
 800210e:	4b07      	ldr	r3, [pc, #28]	@ (800212c <HAL_RCC_GetHCLKFreq+0x28>)
 8002110:	6a1b      	ldr	r3, [r3, #32]
 8002112:	f003 030f 	and.w	r3, r3, #15
 8002116:	4906      	ldr	r1, [pc, #24]	@ (8002130 <HAL_RCC_GetHCLKFreq+0x2c>)
 8002118:	5ccb      	ldrb	r3, [r1, r3]
 800211a:	fa22 f303 	lsr.w	r3, r2, r3
 800211e:	4a05      	ldr	r2, [pc, #20]	@ (8002134 <HAL_RCC_GetHCLKFreq+0x30>)
 8002120:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8002122:	4b04      	ldr	r3, [pc, #16]	@ (8002134 <HAL_RCC_GetHCLKFreq+0x30>)
 8002124:	681b      	ldr	r3, [r3, #0]
}
 8002126:	4618      	mov	r0, r3
 8002128:	bd80      	pop	{r7, pc}
 800212a:	bf00      	nop
 800212c:	46020c00 	.word	0x46020c00
 8002130:	08005944 	.word	0x08005944
 8002134:	20000000 	.word	0x20000000

08002138 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 800213c:	f7ff ffe2 	bl	8002104 <HAL_RCC_GetHCLKFreq>
 8002140:	4602      	mov	r2, r0
 8002142:	4b05      	ldr	r3, [pc, #20]	@ (8002158 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002144:	6a1b      	ldr	r3, [r3, #32]
 8002146:	0a1b      	lsrs	r3, r3, #8
 8002148:	f003 0307 	and.w	r3, r3, #7
 800214c:	4903      	ldr	r1, [pc, #12]	@ (800215c <HAL_RCC_GetPCLK2Freq+0x24>)
 800214e:	5ccb      	ldrb	r3, [r1, r3]
 8002150:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002154:	4618      	mov	r0, r3
 8002156:	bd80      	pop	{r7, pc}
 8002158:	46020c00 	.word	0x46020c00
 800215c:	08005954 	.word	0x08005954

08002160 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *pRCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002160:	b480      	push	{r7}
 8002162:	b083      	sub	sp, #12
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
 8002168:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(pRCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  pRCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | \
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	221f      	movs	r2, #31
 800216e:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK3;

  /* Get the SYSCLK configuration --------------------------------------------*/
  pRCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR1 & RCC_CFGR1_SW);
 8002170:	4b15      	ldr	r3, [pc, #84]	@ (80021c8 <HAL_RCC_GetClockConfig+0x68>)
 8002172:	69db      	ldr	r3, [r3, #28]
 8002174:	f003 0203 	and.w	r2, r3, #3
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_HPRE);
 800217c:	4b12      	ldr	r3, [pc, #72]	@ (80021c8 <HAL_RCC_GetClockConfig+0x68>)
 800217e:	6a1b      	ldr	r3, [r3, #32]
 8002180:	f003 020f 	and.w	r2, r3, #15
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_PPRE1);
 8002188:	4b0f      	ldr	r3, [pc, #60]	@ (80021c8 <HAL_RCC_GetClockConfig+0x68>)
 800218a:	6a1b      	ldr	r3, [r3, #32]
 800218c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4);
 8002194:	4b0c      	ldr	r3, [pc, #48]	@ (80021c8 <HAL_RCC_GetClockConfig+0x68>)
 8002196:	6a1b      	ldr	r3, [r3, #32]
 8002198:	091b      	lsrs	r3, r3, #4
 800219a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	611a      	str	r2, [r3, #16]

  /* Get the APB3 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->CFGR3 & RCC_CFGR3_PPRE3);
 80021a2:	4b09      	ldr	r3, [pc, #36]	@ (80021c8 <HAL_RCC_GetClockConfig+0x68>)
 80021a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021a6:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	615a      	str	r2, [r3, #20]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80021ae:	4b07      	ldr	r3, [pc, #28]	@ (80021cc <HAL_RCC_GetClockConfig+0x6c>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f003 020f 	and.w	r2, r3, #15
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	601a      	str	r2, [r3, #0]
}
 80021ba:	bf00      	nop
 80021bc:	370c      	adds	r7, #12
 80021be:	46bd      	mov	sp, r7
 80021c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c4:	4770      	bx	lr
 80021c6:	bf00      	nop
 80021c8:	46020c00 	.word	0x46020c00
 80021cc:	40022000 	.word	0x40022000

080021d0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b086      	sub	sp, #24
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 80021d8:	4b3e      	ldr	r3, [pc, #248]	@ (80022d4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80021da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80021de:	f003 0304 	and.w	r3, r3, #4
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d003      	beq.n	80021ee <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80021e6:	f7fe fdaf 	bl	8000d48 <HAL_PWREx_GetVoltageRange>
 80021ea:	6178      	str	r0, [r7, #20]
 80021ec:	e019      	b.n	8002222 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80021ee:	4b39      	ldr	r3, [pc, #228]	@ (80022d4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80021f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80021f4:	4a37      	ldr	r2, [pc, #220]	@ (80022d4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80021f6:	f043 0304 	orr.w	r3, r3, #4
 80021fa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80021fe:	4b35      	ldr	r3, [pc, #212]	@ (80022d4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8002200:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002204:	f003 0304 	and.w	r3, r3, #4
 8002208:	60fb      	str	r3, [r7, #12]
 800220a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800220c:	f7fe fd9c 	bl	8000d48 <HAL_PWREx_GetVoltageRange>
 8002210:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002212:	4b30      	ldr	r3, [pc, #192]	@ (80022d4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8002214:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002218:	4a2e      	ldr	r2, [pc, #184]	@ (80022d4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800221a:	f023 0304 	bic.w	r3, r3, #4
 800221e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 8002222:	697b      	ldr	r3, [r7, #20]
 8002224:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002228:	d003      	beq.n	8002232 <RCC_SetFlashLatencyFromMSIRange+0x62>
 800222a:	697b      	ldr	r3, [r7, #20]
 800222c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002230:	d109      	bne.n	8002246 <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002238:	d202      	bcs.n	8002240 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 800223a:	2301      	movs	r3, #1
 800223c:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 800223e:	e033      	b.n	80022a8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8002240:	2300      	movs	r3, #0
 8002242:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8002244:	e030      	b.n	80022a8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800224c:	d208      	bcs.n	8002260 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 800224e:	697b      	ldr	r3, [r7, #20]
 8002250:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002254:	d102      	bne.n	800225c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 8002256:	2303      	movs	r3, #3
 8002258:	613b      	str	r3, [r7, #16]
 800225a:	e025      	b.n	80022a8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 800225c:	2301      	movs	r3, #1
 800225e:	e035      	b.n	80022cc <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002266:	d90f      	bls.n	8002288 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 8002268:	697b      	ldr	r3, [r7, #20]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d109      	bne.n	8002282 <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8002274:	d902      	bls.n	800227c <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 8002276:	2300      	movs	r3, #0
 8002278:	613b      	str	r3, [r7, #16]
 800227a:	e015      	b.n	80022a8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 800227c:	2301      	movs	r3, #1
 800227e:	613b      	str	r3, [r7, #16]
 8002280:	e012      	b.n	80022a8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 8002282:	2300      	movs	r3, #0
 8002284:	613b      	str	r3, [r7, #16]
 8002286:	e00f      	b.n	80022a8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800228e:	d109      	bne.n	80022a4 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8002290:	697b      	ldr	r3, [r7, #20]
 8002292:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002296:	d102      	bne.n	800229e <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 8002298:	2301      	movs	r3, #1
 800229a:	613b      	str	r3, [r7, #16]
 800229c:	e004      	b.n	80022a8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 800229e:	2302      	movs	r3, #2
 80022a0:	613b      	str	r3, [r7, #16]
 80022a2:	e001      	b.n	80022a8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 80022a4:	2301      	movs	r3, #1
 80022a6:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80022a8:	4b0b      	ldr	r3, [pc, #44]	@ (80022d8 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f023 020f 	bic.w	r2, r3, #15
 80022b0:	4909      	ldr	r1, [pc, #36]	@ (80022d8 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80022b2:	693b      	ldr	r3, [r7, #16]
 80022b4:	4313      	orrs	r3, r2
 80022b6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 80022b8:	4b07      	ldr	r3, [pc, #28]	@ (80022d8 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f003 030f 	and.w	r3, r3, #15
 80022c0:	693a      	ldr	r2, [r7, #16]
 80022c2:	429a      	cmp	r2, r3
 80022c4:	d001      	beq.n	80022ca <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 80022c6:	2301      	movs	r3, #1
 80022c8:	e000      	b.n	80022cc <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 80022ca:	2300      	movs	r3, #0
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	3718      	adds	r7, #24
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bd80      	pop	{r7, pc}
 80022d4:	46020c00 	.word	0x46020c00
 80022d8:	40022000 	.word	0x40022000

080022dc <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 80022dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80022e0:	b0b6      	sub	sp, #216	@ 0xd8
 80022e2:	af00      	add	r7, sp, #0
 80022e4:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80022e8:	2300      	movs	r3, #0
 80022ea:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80022ee:	2300      	movs	r3, #0
 80022f0:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80022f4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80022f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022fc:	f002 0401 	and.w	r4, r2, #1
 8002300:	2500      	movs	r5, #0
 8002302:	ea54 0305 	orrs.w	r3, r4, r5
 8002306:	d00b      	beq.n	8002320 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8002308:	4bc5      	ldr	r3, [pc, #788]	@ (8002620 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800230a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800230e:	f023 0103 	bic.w	r1, r3, #3
 8002312:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002316:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002318:	4ac1      	ldr	r2, [pc, #772]	@ (8002620 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800231a:	430b      	orrs	r3, r1
 800231c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002320:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002328:	f002 0804 	and.w	r8, r2, #4
 800232c:	f04f 0900 	mov.w	r9, #0
 8002330:	ea58 0309 	orrs.w	r3, r8, r9
 8002334:	d00b      	beq.n	800234e <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8002336:	4bba      	ldr	r3, [pc, #744]	@ (8002620 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002338:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800233c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8002340:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002344:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002346:	4ab6      	ldr	r2, [pc, #728]	@ (8002620 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002348:	430b      	orrs	r3, r1
 800234a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800234e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002352:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002356:	f002 0a08 	and.w	sl, r2, #8
 800235a:	f04f 0b00 	mov.w	fp, #0
 800235e:	ea5a 030b 	orrs.w	r3, sl, fp
 8002362:	d00b      	beq.n	800237c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8002364:	4bae      	ldr	r3, [pc, #696]	@ (8002620 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002366:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800236a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800236e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002372:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002374:	4aaa      	ldr	r2, [pc, #680]	@ (8002620 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002376:	430b      	orrs	r3, r1
 8002378:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800237c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002384:	f002 0310 	and.w	r3, r2, #16
 8002388:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800238c:	2300      	movs	r3, #0
 800238e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8002392:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8002396:	460b      	mov	r3, r1
 8002398:	4313      	orrs	r3, r2
 800239a:	d00b      	beq.n	80023b4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 800239c:	4ba0      	ldr	r3, [pc, #640]	@ (8002620 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800239e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023a2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80023a6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80023aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023ac:	4a9c      	ldr	r2, [pc, #624]	@ (8002620 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80023ae:	430b      	orrs	r3, r1
 80023b0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80023b4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80023b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023bc:	f002 0320 	and.w	r3, r2, #32
 80023c0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80023c4:	2300      	movs	r3, #0
 80023c6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80023ca:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80023ce:	460b      	mov	r3, r1
 80023d0:	4313      	orrs	r3, r2
 80023d2:	d00b      	beq.n	80023ec <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 80023d4:	4b92      	ldr	r3, [pc, #584]	@ (8002620 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80023d6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80023da:	f023 0107 	bic.w	r1, r3, #7
 80023de:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80023e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023e4:	4a8e      	ldr	r2, [pc, #568]	@ (8002620 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80023e6:	430b      	orrs	r3, r1
 80023e8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80023ec:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80023f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023f4:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80023f8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80023fc:	2300      	movs	r3, #0
 80023fe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002402:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002406:	460b      	mov	r3, r1
 8002408:	4313      	orrs	r3, r2
 800240a:	d00b      	beq.n	8002424 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 800240c:	4b84      	ldr	r3, [pc, #528]	@ (8002620 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800240e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002412:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8002416:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800241a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800241c:	4a80      	ldr	r2, [pc, #512]	@ (8002620 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800241e:	430b      	orrs	r3, r1
 8002420:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002424:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002428:	e9d3 2300 	ldrd	r2, r3, [r3]
 800242c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8002430:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002434:	2300      	movs	r3, #0
 8002436:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800243a:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800243e:	460b      	mov	r3, r1
 8002440:	4313      	orrs	r3, r2
 8002442:	d00b      	beq.n	800245c <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8002444:	4b76      	ldr	r3, [pc, #472]	@ (8002620 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002446:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800244a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800244e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002452:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002454:	4a72      	ldr	r2, [pc, #456]	@ (8002620 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002456:	430b      	orrs	r3, r1
 8002458:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800245c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002464:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8002468:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800246c:	2300      	movs	r3, #0
 800246e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002472:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8002476:	460b      	mov	r3, r1
 8002478:	4313      	orrs	r3, r2
 800247a:	d00b      	beq.n	8002494 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 800247c:	4b68      	ldr	r3, [pc, #416]	@ (8002620 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800247e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002482:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002486:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800248a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800248c:	4a64      	ldr	r2, [pc, #400]	@ (8002620 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800248e:	430b      	orrs	r3, r1
 8002490:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002494:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800249c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80024a0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80024a4:	2300      	movs	r3, #0
 80024a6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80024aa:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80024ae:	460b      	mov	r3, r1
 80024b0:	4313      	orrs	r3, r2
 80024b2:	d00b      	beq.n	80024cc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 80024b4:	4b5a      	ldr	r3, [pc, #360]	@ (8002620 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80024b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80024ba:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 80024be:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80024c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024c4:	4a56      	ldr	r2, [pc, #344]	@ (8002620 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80024c6:	430b      	orrs	r3, r1
 80024c8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80024cc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80024d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024d4:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 80024d8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80024dc:	2300      	movs	r3, #0
 80024de:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80024e2:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80024e6:	460b      	mov	r3, r1
 80024e8:	4313      	orrs	r3, r2
 80024ea:	d00b      	beq.n	8002504 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 80024ec:	4b4c      	ldr	r3, [pc, #304]	@ (8002620 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80024ee:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80024f2:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 80024f6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80024fa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80024fc:	4a48      	ldr	r2, [pc, #288]	@ (8002620 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80024fe:	430b      	orrs	r3, r1
 8002500:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002504:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800250c:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8002510:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002514:	2300      	movs	r3, #0
 8002516:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800251a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800251e:	460b      	mov	r3, r1
 8002520:	4313      	orrs	r3, r2
 8002522:	d00b      	beq.n	800253c <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8002524:	4b3e      	ldr	r3, [pc, #248]	@ (8002620 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002526:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800252a:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 800252e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002532:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002534:	4a3a      	ldr	r2, [pc, #232]	@ (8002620 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002536:	430b      	orrs	r3, r1
 8002538:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 800253c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002544:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8002548:	67bb      	str	r3, [r7, #120]	@ 0x78
 800254a:	2300      	movs	r3, #0
 800254c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800254e:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8002552:	460b      	mov	r3, r1
 8002554:	4313      	orrs	r3, r2
 8002556:	d00b      	beq.n	8002570 <HAL_RCCEx_PeriphCLKConfig+0x294>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 8002558:	4b31      	ldr	r3, [pc, #196]	@ (8002620 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800255a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800255e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002562:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002566:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002568:	4a2d      	ldr	r2, [pc, #180]	@ (8002620 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800256a:	430b      	orrs	r3, r1
 800256c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002570:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002574:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002578:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800257c:	673b      	str	r3, [r7, #112]	@ 0x70
 800257e:	2300      	movs	r3, #0
 8002580:	677b      	str	r3, [r7, #116]	@ 0x74
 8002582:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8002586:	460b      	mov	r3, r1
 8002588:	4313      	orrs	r3, r2
 800258a:	d04f      	beq.n	800262c <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 800258c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002590:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002594:	2b80      	cmp	r3, #128	@ 0x80
 8002596:	d02d      	beq.n	80025f4 <HAL_RCCEx_PeriphCLKConfig+0x318>
 8002598:	2b80      	cmp	r3, #128	@ 0x80
 800259a:	d827      	bhi.n	80025ec <HAL_RCCEx_PeriphCLKConfig+0x310>
 800259c:	2b60      	cmp	r3, #96	@ 0x60
 800259e:	d02b      	beq.n	80025f8 <HAL_RCCEx_PeriphCLKConfig+0x31c>
 80025a0:	2b60      	cmp	r3, #96	@ 0x60
 80025a2:	d823      	bhi.n	80025ec <HAL_RCCEx_PeriphCLKConfig+0x310>
 80025a4:	2b40      	cmp	r3, #64	@ 0x40
 80025a6:	d006      	beq.n	80025b6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 80025a8:	2b40      	cmp	r3, #64	@ 0x40
 80025aa:	d81f      	bhi.n	80025ec <HAL_RCCEx_PeriphCLKConfig+0x310>
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d009      	beq.n	80025c4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
 80025b0:	2b20      	cmp	r3, #32
 80025b2:	d011      	beq.n	80025d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 80025b4:	e01a      	b.n	80025ec <HAL_RCCEx_PeriphCLKConfig+0x310>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80025b6:	4b1a      	ldr	r3, [pc, #104]	@ (8002620 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80025b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025ba:	4a19      	ldr	r2, [pc, #100]	@ (8002620 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80025bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025c0:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 80025c2:	e01a      	b.n	80025fa <HAL_RCCEx_PeriphCLKConfig+0x31e>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80025c4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80025c8:	3308      	adds	r3, #8
 80025ca:	4618      	mov	r0, r3
 80025cc:	f000 fbc4 	bl	8002d58 <RCCEx_PLL2_Config>
 80025d0:	4603      	mov	r3, r0
 80025d2:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        /* SAI1 clock source config set later after clock selection check */
        break;
 80025d6:	e010      	b.n	80025fa <HAL_RCCEx_PeriphCLKConfig+0x31e>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80025d8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80025dc:	332c      	adds	r3, #44	@ 0x2c
 80025de:	4618      	mov	r0, r3
 80025e0:	f000 fc52 	bl	8002e88 <RCCEx_PLL3_Config>
 80025e4:	4603      	mov	r3, r0
 80025e6:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        /* SAI1 clock source config set later after clock selection check */
        break;
 80025ea:	e006      	b.n	80025fa <HAL_RCCEx_PeriphCLKConfig+0x31e>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80025ec:	2301      	movs	r3, #1
 80025ee:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 80025f2:	e002      	b.n	80025fa <HAL_RCCEx_PeriphCLKConfig+0x31e>
        break;
 80025f4:	bf00      	nop
 80025f6:	e000      	b.n	80025fa <HAL_RCCEx_PeriphCLKConfig+0x31e>
        break;
 80025f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80025fa:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d110      	bne.n	8002624 <HAL_RCCEx_PeriphCLKConfig+0x348>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8002602:	4b07      	ldr	r3, [pc, #28]	@ (8002620 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002604:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002608:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 800260c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002610:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002614:	4a02      	ldr	r2, [pc, #8]	@ (8002620 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002616:	430b      	orrs	r3, r1
 8002618:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800261c:	e006      	b.n	800262c <HAL_RCCEx_PeriphCLKConfig+0x350>
 800261e:	bf00      	nop
 8002620:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002624:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8002628:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 800262c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002634:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8002638:	66bb      	str	r3, [r7, #104]	@ 0x68
 800263a:	2300      	movs	r3, #0
 800263c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800263e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8002642:	460b      	mov	r3, r1
 8002644:	4313      	orrs	r3, r2
 8002646:	d046      	beq.n	80026d6 <HAL_RCCEx_PeriphCLKConfig+0x3fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8002648:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800264c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8002650:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8002654:	d028      	beq.n	80026a8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8002656:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800265a:	d821      	bhi.n	80026a0 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 800265c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002660:	d022      	beq.n	80026a8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8002662:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002666:	d81b      	bhi.n	80026a0 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 8002668:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800266c:	d01c      	beq.n	80026a8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 800266e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002672:	d815      	bhi.n	80026a0 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 8002674:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002678:	d008      	beq.n	800268c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
 800267a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800267e:	d80f      	bhi.n	80026a0 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 8002680:	2b00      	cmp	r3, #0
 8002682:	d011      	beq.n	80026a8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8002684:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002688:	d00e      	beq.n	80026a8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 800268a:	e009      	b.n	80026a0 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800268c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002690:	3308      	adds	r3, #8
 8002692:	4618      	mov	r0, r3
 8002694:	f000 fb60 	bl	8002d58 <RCCEx_PLL2_Config>
 8002698:	4603      	mov	r3, r0
 800269a:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 800269e:	e004      	b.n	80026aa <HAL_RCCEx_PeriphCLKConfig+0x3ce>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80026a0:	2301      	movs	r3, #1
 80026a2:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 80026a6:	e000      	b.n	80026aa <HAL_RCCEx_PeriphCLKConfig+0x3ce>
        break;
 80026a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80026aa:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d10d      	bne.n	80026ce <HAL_RCCEx_PeriphCLKConfig+0x3f2>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 80026b2:	4bb6      	ldr	r3, [pc, #728]	@ (800298c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80026b4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80026b8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80026bc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80026c0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80026c4:	4ab1      	ldr	r2, [pc, #708]	@ (800298c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80026c6:	430b      	orrs	r3, r1
 80026c8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80026cc:	e003      	b.n	80026d6 <HAL_RCCEx_PeriphCLKConfig+0x3fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80026ce:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80026d2:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 80026d6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80026da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026de:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80026e2:	663b      	str	r3, [r7, #96]	@ 0x60
 80026e4:	2300      	movs	r3, #0
 80026e6:	667b      	str	r3, [r7, #100]	@ 0x64
 80026e8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80026ec:	460b      	mov	r3, r1
 80026ee:	4313      	orrs	r3, r2
 80026f0:	d03e      	beq.n	8002770 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 80026f2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80026f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80026fa:	2b04      	cmp	r3, #4
 80026fc:	d81d      	bhi.n	800273a <HAL_RCCEx_PeriphCLKConfig+0x45e>
 80026fe:	a201      	add	r2, pc, #4	@ (adr r2, 8002704 <HAL_RCCEx_PeriphCLKConfig+0x428>)
 8002700:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002704:	08002743 	.word	0x08002743
 8002708:	08002719 	.word	0x08002719
 800270c:	08002727 	.word	0x08002727
 8002710:	08002743 	.word	0x08002743
 8002714:	08002743 	.word	0x08002743
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002718:	4b9c      	ldr	r3, [pc, #624]	@ (800298c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800271a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800271c:	4a9b      	ldr	r2, [pc, #620]	@ (800298c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800271e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002722:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8002724:	e00e      	b.n	8002744 <HAL_RCCEx_PeriphCLKConfig+0x468>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002726:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800272a:	332c      	adds	r3, #44	@ 0x2c
 800272c:	4618      	mov	r0, r3
 800272e:	f000 fbab 	bl	8002e88 <RCCEx_PLL3_Config>
 8002732:	4603      	mov	r3, r0
 8002734:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8002738:	e004      	b.n	8002744 <HAL_RCCEx_PeriphCLKConfig+0x468>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800273a:	2301      	movs	r3, #1
 800273c:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8002740:	e000      	b.n	8002744 <HAL_RCCEx_PeriphCLKConfig+0x468>
        break;
 8002742:	bf00      	nop
    }
    if (ret == HAL_OK)
 8002744:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8002748:	2b00      	cmp	r3, #0
 800274a:	d10d      	bne.n	8002768 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 800274c:	4b8f      	ldr	r3, [pc, #572]	@ (800298c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800274e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002752:	f023 0107 	bic.w	r1, r3, #7
 8002756:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800275a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800275e:	4a8b      	ldr	r2, [pc, #556]	@ (800298c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8002760:	430b      	orrs	r3, r1
 8002762:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8002766:	e003      	b.n	8002770 <HAL_RCCEx_PeriphCLKConfig+0x494>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002768:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800276c:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 8002770:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002774:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002778:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800277c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800277e:	2300      	movs	r3, #0
 8002780:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002782:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8002786:	460b      	mov	r3, r1
 8002788:	4313      	orrs	r3, r2
 800278a:	d04a      	beq.n	8002822 <HAL_RCCEx_PeriphCLKConfig+0x546>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 800278c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002790:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002794:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002798:	d028      	beq.n	80027ec <HAL_RCCEx_PeriphCLKConfig+0x510>
 800279a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800279e:	d821      	bhi.n	80027e4 <HAL_RCCEx_PeriphCLKConfig+0x508>
 80027a0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80027a4:	d024      	beq.n	80027f0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80027a6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80027aa:	d81b      	bhi.n	80027e4 <HAL_RCCEx_PeriphCLKConfig+0x508>
 80027ac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80027b0:	d00e      	beq.n	80027d0 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 80027b2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80027b6:	d815      	bhi.n	80027e4 <HAL_RCCEx_PeriphCLKConfig+0x508>
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d01b      	beq.n	80027f4 <HAL_RCCEx_PeriphCLKConfig+0x518>
 80027bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027c0:	d110      	bne.n	80027e4 <HAL_RCCEx_PeriphCLKConfig+0x508>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80027c2:	4b72      	ldr	r3, [pc, #456]	@ (800298c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80027c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027c6:	4a71      	ldr	r2, [pc, #452]	@ (800298c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80027c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027cc:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 80027ce:	e012      	b.n	80027f6 <HAL_RCCEx_PeriphCLKConfig+0x51a>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80027d0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80027d4:	332c      	adds	r3, #44	@ 0x2c
 80027d6:	4618      	mov	r0, r3
 80027d8:	f000 fb56 	bl	8002e88 <RCCEx_PLL3_Config>
 80027dc:	4603      	mov	r3, r0
 80027de:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 80027e2:	e008      	b.n	80027f6 <HAL_RCCEx_PeriphCLKConfig+0x51a>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80027e4:	2301      	movs	r3, #1
 80027e6:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 80027ea:	e004      	b.n	80027f6 <HAL_RCCEx_PeriphCLKConfig+0x51a>
        break;
 80027ec:	bf00      	nop
 80027ee:	e002      	b.n	80027f6 <HAL_RCCEx_PeriphCLKConfig+0x51a>
        break;
 80027f0:	bf00      	nop
 80027f2:	e000      	b.n	80027f6 <HAL_RCCEx_PeriphCLKConfig+0x51a>
        break;
 80027f4:	bf00      	nop
    }
    if (ret == HAL_OK)
 80027f6:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d10d      	bne.n	800281a <HAL_RCCEx_PeriphCLKConfig+0x53e>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 80027fe:	4b63      	ldr	r3, [pc, #396]	@ (800298c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8002800:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002804:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8002808:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800280c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002810:	4a5e      	ldr	r2, [pc, #376]	@ (800298c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8002812:	430b      	orrs	r3, r1
 8002814:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002818:	e003      	b.n	8002822 <HAL_RCCEx_PeriphCLKConfig+0x546>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800281a:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800281e:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002822:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002826:	e9d3 2300 	ldrd	r2, r3, [r3]
 800282a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800282e:	653b      	str	r3, [r7, #80]	@ 0x50
 8002830:	2300      	movs	r3, #0
 8002832:	657b      	str	r3, [r7, #84]	@ 0x54
 8002834:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8002838:	460b      	mov	r3, r1
 800283a:	4313      	orrs	r3, r2
 800283c:	f000 80ba 	beq.w	80029b4 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002840:	2300      	movs	r3, #0
 8002842:	f887 30d1 	strb.w	r3, [r7, #209]	@ 0xd1
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002846:	4b51      	ldr	r3, [pc, #324]	@ (800298c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8002848:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800284c:	f003 0304 	and.w	r3, r3, #4
 8002850:	2b00      	cmp	r3, #0
 8002852:	d113      	bne.n	800287c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002854:	4b4d      	ldr	r3, [pc, #308]	@ (800298c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8002856:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800285a:	4a4c      	ldr	r2, [pc, #304]	@ (800298c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800285c:	f043 0304 	orr.w	r3, r3, #4
 8002860:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8002864:	4b49      	ldr	r3, [pc, #292]	@ (800298c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8002866:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800286a:	f003 0304 	and.w	r3, r3, #4
 800286e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002872:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
      pwrclkchanged = SET;
 8002876:	2301      	movs	r3, #1
 8002878:	f887 30d1 	strb.w	r3, [r7, #209]	@ 0xd1
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800287c:	4b44      	ldr	r3, [pc, #272]	@ (8002990 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 800287e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002880:	4a43      	ldr	r2, [pc, #268]	@ (8002990 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 8002882:	f043 0301 	orr.w	r3, r3, #1
 8002886:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002888:	f7fd ffc0 	bl	800080c <HAL_GetTick>
 800288c:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8002890:	e00b      	b.n	80028aa <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002892:	f7fd ffbb 	bl	800080c <HAL_GetTick>
 8002896:	4602      	mov	r2, r0
 8002898:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800289c:	1ad3      	subs	r3, r2, r3
 800289e:	2b02      	cmp	r3, #2
 80028a0:	d903      	bls.n	80028aa <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      {
        ret = HAL_TIMEOUT;
 80028a2:	2303      	movs	r3, #3
 80028a4:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 80028a8:	e005      	b.n	80028b6 <HAL_RCCEx_PeriphCLKConfig+0x5da>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80028aa:	4b39      	ldr	r3, [pc, #228]	@ (8002990 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 80028ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028ae:	f003 0301 	and.w	r3, r3, #1
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d0ed      	beq.n	8002892 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
      }
    }

    if (ret == HAL_OK)
 80028b6:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d16a      	bne.n	8002994 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80028be:	4b33      	ldr	r3, [pc, #204]	@ (800298c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80028c0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80028c4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80028c8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 80028cc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d023      	beq.n	800291c <HAL_RCCEx_PeriphCLKConfig+0x640>
 80028d4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80028d8:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 80028dc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d01b      	beq.n	800291c <HAL_RCCEx_PeriphCLKConfig+0x640>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80028e4:	4b29      	ldr	r3, [pc, #164]	@ (800298c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80028e6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80028ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80028ee:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80028f2:	4b26      	ldr	r3, [pc, #152]	@ (800298c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80028f4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80028f8:	4a24      	ldr	r2, [pc, #144]	@ (800298c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80028fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028fe:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002902:	4b22      	ldr	r3, [pc, #136]	@ (800298c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8002904:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002908:	4a20      	ldr	r2, [pc, #128]	@ (800298c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800290a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800290e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002912:	4a1e      	ldr	r2, [pc, #120]	@ (800298c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8002914:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002918:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800291c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002920:	f003 0301 	and.w	r3, r3, #1
 8002924:	2b00      	cmp	r3, #0
 8002926:	d019      	beq.n	800295c <HAL_RCCEx_PeriphCLKConfig+0x680>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002928:	f7fd ff70 	bl	800080c <HAL_GetTick>
 800292c:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002930:	e00d      	b.n	800294e <HAL_RCCEx_PeriphCLKConfig+0x672>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002932:	f7fd ff6b 	bl	800080c <HAL_GetTick>
 8002936:	4602      	mov	r2, r0
 8002938:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800293c:	1ad2      	subs	r2, r2, r3
 800293e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002942:	429a      	cmp	r2, r3
 8002944:	d903      	bls.n	800294e <HAL_RCCEx_PeriphCLKConfig+0x672>
          {
            ret = HAL_TIMEOUT;
 8002946:	2303      	movs	r3, #3
 8002948:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
            break;
 800294c:	e006      	b.n	800295c <HAL_RCCEx_PeriphCLKConfig+0x680>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800294e:	4b0f      	ldr	r3, [pc, #60]	@ (800298c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8002950:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002954:	f003 0302 	and.w	r3, r3, #2
 8002958:	2b00      	cmp	r3, #0
 800295a:	d0ea      	beq.n	8002932 <HAL_RCCEx_PeriphCLKConfig+0x656>
          }
        }
      }

      if (ret == HAL_OK)
 800295c:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8002960:	2b00      	cmp	r3, #0
 8002962:	d10d      	bne.n	8002980 <HAL_RCCEx_PeriphCLKConfig+0x6a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8002964:	4b09      	ldr	r3, [pc, #36]	@ (800298c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8002966:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800296a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800296e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002972:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8002976:	4a05      	ldr	r2, [pc, #20]	@ (800298c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8002978:	430b      	orrs	r3, r1
 800297a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800297e:	e00d      	b.n	800299c <HAL_RCCEx_PeriphCLKConfig+0x6c0>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002980:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8002984:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
 8002988:	e008      	b.n	800299c <HAL_RCCEx_PeriphCLKConfig+0x6c0>
 800298a:	bf00      	nop
 800298c:	46020c00 	.word	0x46020c00
 8002990:	46020800 	.word	0x46020800
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002994:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8002998:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800299c:	f897 30d1 	ldrb.w	r3, [r7, #209]	@ 0xd1
 80029a0:	2b01      	cmp	r3, #1
 80029a2:	d107      	bne.n	80029b4 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029a4:	4bb2      	ldr	r3, [pc, #712]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80029a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80029aa:	4ab1      	ldr	r2, [pc, #708]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80029ac:	f023 0304 	bic.w	r3, r3, #4
 80029b0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 80029b4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80029b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029bc:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80029c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80029c2:	2300      	movs	r3, #0
 80029c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80029c6:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80029ca:	460b      	mov	r3, r1
 80029cc:	4313      	orrs	r3, r2
 80029ce:	d042      	beq.n	8002a56 <HAL_RCCEx_PeriphCLKConfig+0x77a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 80029d0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80029d4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80029d8:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80029dc:	d022      	beq.n	8002a24 <HAL_RCCEx_PeriphCLKConfig+0x748>
 80029de:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80029e2:	d81b      	bhi.n	8002a1c <HAL_RCCEx_PeriphCLKConfig+0x740>
 80029e4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80029e8:	d011      	beq.n	8002a0e <HAL_RCCEx_PeriphCLKConfig+0x732>
 80029ea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80029ee:	d815      	bhi.n	8002a1c <HAL_RCCEx_PeriphCLKConfig+0x740>
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d019      	beq.n	8002a28 <HAL_RCCEx_PeriphCLKConfig+0x74c>
 80029f4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80029f8:	d110      	bne.n	8002a1c <HAL_RCCEx_PeriphCLKConfig+0x740>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80029fa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80029fe:	3308      	adds	r3, #8
 8002a00:	4618      	mov	r0, r3
 8002a02:	f000 f9a9 	bl	8002d58 <RCCEx_PLL2_Config>
 8002a06:	4603      	mov	r3, r0
 8002a08:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8002a0c:	e00d      	b.n	8002a2a <HAL_RCCEx_PeriphCLKConfig+0x74e>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002a0e:	4b98      	ldr	r3, [pc, #608]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8002a10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a12:	4a97      	ldr	r2, [pc, #604]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8002a14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a18:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8002a1a:	e006      	b.n	8002a2a <HAL_RCCEx_PeriphCLKConfig+0x74e>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8002a22:	e002      	b.n	8002a2a <HAL_RCCEx_PeriphCLKConfig+0x74e>
        break;
 8002a24:	bf00      	nop
 8002a26:	e000      	b.n	8002a2a <HAL_RCCEx_PeriphCLKConfig+0x74e>
        break;
 8002a28:	bf00      	nop
    }
    if (ret == HAL_OK)
 8002a2a:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d10d      	bne.n	8002a4e <HAL_RCCEx_PeriphCLKConfig+0x772>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 8002a32:	4b8f      	ldr	r3, [pc, #572]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8002a34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002a38:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002a3c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002a40:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002a44:	4a8a      	ldr	r2, [pc, #552]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8002a46:	430b      	orrs	r3, r1
 8002a48:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002a4c:	e003      	b.n	8002a56 <HAL_RCCEx_PeriphCLKConfig+0x77a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a4e:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8002a52:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8002a56:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002a5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a5e:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8002a62:	643b      	str	r3, [r7, #64]	@ 0x40
 8002a64:	2300      	movs	r3, #0
 8002a66:	647b      	str	r3, [r7, #68]	@ 0x44
 8002a68:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8002a6c:	460b      	mov	r3, r1
 8002a6e:	4313      	orrs	r3, r2
 8002a70:	d02d      	beq.n	8002ace <HAL_RCCEx_PeriphCLKConfig+0x7f2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8002a72:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002a76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a7a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002a7e:	d00b      	beq.n	8002a98 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
 8002a80:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002a84:	d804      	bhi.n	8002a90 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d008      	beq.n	8002a9c <HAL_RCCEx_PeriphCLKConfig+0x7c0>
 8002a8a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a8e:	d007      	beq.n	8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 8002a90:	2301      	movs	r3, #1
 8002a92:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8002a96:	e004      	b.n	8002aa2 <HAL_RCCEx_PeriphCLKConfig+0x7c6>
        break;
 8002a98:	bf00      	nop
 8002a9a:	e002      	b.n	8002aa2 <HAL_RCCEx_PeriphCLKConfig+0x7c6>
        break;
 8002a9c:	bf00      	nop
 8002a9e:	e000      	b.n	8002aa2 <HAL_RCCEx_PeriphCLKConfig+0x7c6>
        break;
 8002aa0:	bf00      	nop
    }
    if (ret == HAL_OK)
 8002aa2:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d10d      	bne.n	8002ac6 <HAL_RCCEx_PeriphCLKConfig+0x7ea>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8002aaa:	4b71      	ldr	r3, [pc, #452]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8002aac:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002ab0:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002ab4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002ab8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002abc:	4a6c      	ldr	r2, [pc, #432]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8002abe:	430b      	orrs	r3, r1
 8002ac0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8002ac4:	e003      	b.n	8002ace <HAL_RCCEx_PeriphCLKConfig+0x7f2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ac6:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8002aca:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

#if defined(SAES)
  /*-------------------------- SAES clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAES) == RCC_PERIPHCLK_SAES)
 8002ace:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002ad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ad6:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8002ada:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002adc:	2300      	movs	r3, #0
 8002ade:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002ae0:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8002ae4:	460b      	mov	r3, r1
 8002ae6:	4313      	orrs	r3, r2
 8002ae8:	d00c      	beq.n	8002b04 <HAL_RCCEx_PeriphCLKConfig+0x828>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAESCLKSOURCE(pPeriphClkInit->SaesClockSelection));

    /* Configure the SAES clock source */
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
 8002aea:	4b61      	ldr	r3, [pc, #388]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8002aec:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002af0:	f423 6100 	bic.w	r1, r3, #2048	@ 0x800
 8002af4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002af8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002afc:	4a5c      	ldr	r2, [pc, #368]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8002afe:	430b      	orrs	r3, r1
 8002b00:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 8002b04:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002b08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b0c:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8002b10:	633b      	str	r3, [r7, #48]	@ 0x30
 8002b12:	2300      	movs	r3, #0
 8002b14:	637b      	str	r3, [r7, #52]	@ 0x34
 8002b16:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8002b1a:	460b      	mov	r3, r1
 8002b1c:	4313      	orrs	r3, r2
 8002b1e:	d019      	beq.n	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x878>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 8002b20:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002b24:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002b28:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002b2c:	d105      	bne.n	8002b3a <HAL_RCCEx_PeriphCLKConfig+0x85e>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002b2e:	4b50      	ldr	r3, [pc, #320]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8002b30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b32:	4a4f      	ldr	r2, [pc, #316]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8002b34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b38:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 8002b3a:	4b4d      	ldr	r3, [pc, #308]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8002b3c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002b40:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8002b44:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002b48:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002b4c:	4a48      	ldr	r2, [pc, #288]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8002b4e:	430b      	orrs	r3, r1
 8002b50:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8002b54:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002b58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b5c:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8002b60:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002b62:	2300      	movs	r3, #0
 8002b64:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002b66:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8002b6a:	460b      	mov	r3, r1
 8002b6c:	4313      	orrs	r3, r2
 8002b6e:	d00c      	beq.n	8002b8a <HAL_RCCEx_PeriphCLKConfig+0x8ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8002b70:	4b3f      	ldr	r3, [pc, #252]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8002b72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002b76:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002b7a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002b7e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8002b82:	493b      	ldr	r1, [pc, #236]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8002b84:	4313      	orrs	r3, r2
 8002b86:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8002b8a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002b8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b92:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8002b96:	623b      	str	r3, [r7, #32]
 8002b98:	2300      	movs	r3, #0
 8002b9a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b9c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8002ba0:	460b      	mov	r3, r1
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	d00c      	beq.n	8002bc0 <HAL_RCCEx_PeriphCLKConfig+0x8e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8002ba6:	4b32      	ldr	r3, [pc, #200]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8002ba8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002bac:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002bb0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002bb4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002bb8:	492d      	ldr	r1, [pc, #180]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8002bc0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002bc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bc8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8002bcc:	61bb      	str	r3, [r7, #24]
 8002bce:	2300      	movs	r3, #0
 8002bd0:	61fb      	str	r3, [r7, #28]
 8002bd2:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8002bd6:	460b      	mov	r3, r1
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	d00c      	beq.n	8002bf6 <HAL_RCCEx_PeriphCLKConfig+0x91a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8002bdc:	4b24      	ldr	r3, [pc, #144]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8002bde:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002be2:	f023 0218 	bic.w	r2, r3, #24
 8002be6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002bea:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002bee:	4920      	ldr	r1, [pc, #128]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8002bf6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002bfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bfe:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8002c02:	613b      	str	r3, [r7, #16]
 8002c04:	2300      	movs	r3, #0
 8002c06:	617b      	str	r3, [r7, #20]
 8002c08:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8002c0c:	460b      	mov	r3, r1
 8002c0e:	4313      	orrs	r3, r2
 8002c10:	d034      	beq.n	8002c7c <HAL_RCCEx_PeriphCLKConfig+0x9a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 8002c12:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002c16:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002c1a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002c1e:	d105      	bne.n	8002c2c <HAL_RCCEx_PeriphCLKConfig+0x950>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002c20:	4b13      	ldr	r3, [pc, #76]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8002c22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c24:	4a12      	ldr	r2, [pc, #72]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8002c26:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c2a:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 8002c2c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002c30:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002c34:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002c38:	d108      	bne.n	8002c4c <HAL_RCCEx_PeriphCLKConfig+0x970>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002c3a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002c3e:	3308      	adds	r3, #8
 8002c40:	4618      	mov	r0, r3
 8002c42:	f000 f889 	bl	8002d58 <RCCEx_PLL2_Config>
 8002c46:	4603      	mov	r3, r0
 8002c48:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
    }
    if (ret == HAL_OK)
 8002c4c:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d10f      	bne.n	8002c74 <HAL_RCCEx_PeriphCLKConfig+0x998>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8002c54:	4b06      	ldr	r3, [pc, #24]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8002c56:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002c5a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002c5e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002c62:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002c66:	4902      	ldr	r1, [pc, #8]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8002c68:	4313      	orrs	r3, r2
 8002c6a:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8002c6e:	e005      	b.n	8002c7c <HAL_RCCEx_PeriphCLKConfig+0x9a0>
 8002c70:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c74:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8002c78:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 8002c7c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c84:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8002c88:	60bb      	str	r3, [r7, #8]
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	60fb      	str	r3, [r7, #12]
 8002c8e:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8002c92:	460b      	mov	r3, r1
 8002c94:	4313      	orrs	r3, r2
 8002c96:	d03a      	beq.n	8002d0e <HAL_RCCEx_PeriphCLKConfig+0xa32>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 8002c98:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002c9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ca0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002ca4:	d00e      	beq.n	8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x9e8>
 8002ca6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002caa:	d815      	bhi.n	8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d017      	beq.n	8002ce0 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8002cb0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002cb4:	d110      	bne.n	8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002cb6:	4b27      	ldr	r3, [pc, #156]	@ (8002d54 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8002cb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cba:	4a26      	ldr	r2, [pc, #152]	@ (8002d54 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8002cbc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002cc0:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8002cc2:	e00e      	b.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0xa06>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002cc4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002cc8:	3308      	adds	r3, #8
 8002cca:	4618      	mov	r0, r3
 8002ccc:	f000 f844 	bl	8002d58 <RCCEx_PLL2_Config>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8002cd6:	e004      	b.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0xa06>
      default:
        ret = HAL_ERROR;
 8002cd8:	2301      	movs	r3, #1
 8002cda:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8002cde:	e000      	b.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0xa06>
        break;
 8002ce0:	bf00      	nop
    }
    if (ret == HAL_OK)
 8002ce2:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d10d      	bne.n	8002d06 <HAL_RCCEx_PeriphCLKConfig+0xa2a>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 8002cea:	4b1a      	ldr	r3, [pc, #104]	@ (8002d54 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8002cec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002cf0:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002cf4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002cf8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002cfc:	4915      	ldr	r1, [pc, #84]	@ (8002d54 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8002cfe:	4313      	orrs	r3, r2
 8002d00:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8002d04:	e003      	b.n	8002d0e <HAL_RCCEx_PeriphCLKConfig+0xa32>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d06:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8002d0a:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 8002d0e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002d12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d16:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8002d1a:	603b      	str	r3, [r7, #0]
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	607b      	str	r3, [r7, #4]
 8002d20:	e9d7 1200 	ldrd	r1, r2, [r7]
 8002d24:	460b      	mov	r3, r1
 8002d26:	4313      	orrs	r3, r2
 8002d28:	d00c      	beq.n	8002d44 <HAL_RCCEx_PeriphCLKConfig+0xa68>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 8002d2a:	4b0a      	ldr	r3, [pc, #40]	@ (8002d54 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8002d2c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002d30:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8002d34:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002d38:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002d3c:	4905      	ldr	r1, [pc, #20]	@ (8002d54 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8002d3e:	4313      	orrs	r3, r2
 8002d40:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 8002d44:	f897 30d2 	ldrb.w	r3, [r7, #210]	@ 0xd2
}
 8002d48:	4618      	mov	r0, r3
 8002d4a:	37d8      	adds	r7, #216	@ 0xd8
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002d52:	bf00      	nop
 8002d54:	46020c00 	.word	0x46020c00

08002d58 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b084      	sub	sp, #16
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 8002d60:	4b47      	ldr	r3, [pc, #284]	@ (8002e80 <RCCEx_PLL2_Config+0x128>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a46      	ldr	r2, [pc, #280]	@ (8002e80 <RCCEx_PLL2_Config+0x128>)
 8002d66:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002d6a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002d6c:	f7fd fd4e 	bl	800080c <HAL_GetTick>
 8002d70:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8002d72:	e008      	b.n	8002d86 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8002d74:	f7fd fd4a 	bl	800080c <HAL_GetTick>
 8002d78:	4602      	mov	r2, r0
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	1ad3      	subs	r3, r2, r3
 8002d7e:	2b02      	cmp	r3, #2
 8002d80:	d901      	bls.n	8002d86 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8002d82:	2303      	movs	r3, #3
 8002d84:	e077      	b.n	8002e76 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8002d86:	4b3e      	ldr	r3, [pc, #248]	@ (8002e80 <RCCEx_PLL2_Config+0x128>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d1f0      	bne.n	8002d74 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8002d92:	4b3b      	ldr	r3, [pc, #236]	@ (8002e80 <RCCEx_PLL2_Config+0x128>)
 8002d94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d96:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002d9a:	f023 0303 	bic.w	r3, r3, #3
 8002d9e:	687a      	ldr	r2, [r7, #4]
 8002da0:	6811      	ldr	r1, [r2, #0]
 8002da2:	687a      	ldr	r2, [r7, #4]
 8002da4:	6852      	ldr	r2, [r2, #4]
 8002da6:	3a01      	subs	r2, #1
 8002da8:	0212      	lsls	r2, r2, #8
 8002daa:	430a      	orrs	r2, r1
 8002dac:	4934      	ldr	r1, [pc, #208]	@ (8002e80 <RCCEx_PLL2_Config+0x128>)
 8002dae:	4313      	orrs	r3, r2
 8002db0:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8002db2:	4b33      	ldr	r3, [pc, #204]	@ (8002e80 <RCCEx_PLL2_Config+0x128>)
 8002db4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002db6:	4b33      	ldr	r3, [pc, #204]	@ (8002e84 <RCCEx_PLL2_Config+0x12c>)
 8002db8:	4013      	ands	r3, r2
 8002dba:	687a      	ldr	r2, [r7, #4]
 8002dbc:	6892      	ldr	r2, [r2, #8]
 8002dbe:	3a01      	subs	r2, #1
 8002dc0:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8002dc4:	687a      	ldr	r2, [r7, #4]
 8002dc6:	68d2      	ldr	r2, [r2, #12]
 8002dc8:	3a01      	subs	r2, #1
 8002dca:	0252      	lsls	r2, r2, #9
 8002dcc:	b292      	uxth	r2, r2
 8002dce:	4311      	orrs	r1, r2
 8002dd0:	687a      	ldr	r2, [r7, #4]
 8002dd2:	6912      	ldr	r2, [r2, #16]
 8002dd4:	3a01      	subs	r2, #1
 8002dd6:	0412      	lsls	r2, r2, #16
 8002dd8:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8002ddc:	4311      	orrs	r1, r2
 8002dde:	687a      	ldr	r2, [r7, #4]
 8002de0:	6952      	ldr	r2, [r2, #20]
 8002de2:	3a01      	subs	r2, #1
 8002de4:	0612      	lsls	r2, r2, #24
 8002de6:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8002dea:	430a      	orrs	r2, r1
 8002dec:	4924      	ldr	r1, [pc, #144]	@ (8002e80 <RCCEx_PLL2_Config+0x128>)
 8002dee:	4313      	orrs	r3, r2
 8002df0:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8002df2:	4b23      	ldr	r3, [pc, #140]	@ (8002e80 <RCCEx_PLL2_Config+0x128>)
 8002df4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002df6:	f023 020c 	bic.w	r2, r3, #12
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	699b      	ldr	r3, [r3, #24]
 8002dfe:	4920      	ldr	r1, [pc, #128]	@ (8002e80 <RCCEx_PLL2_Config+0x128>)
 8002e00:	4313      	orrs	r3, r2
 8002e02:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8002e04:	4b1e      	ldr	r3, [pc, #120]	@ (8002e80 <RCCEx_PLL2_Config+0x128>)
 8002e06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6a1b      	ldr	r3, [r3, #32]
 8002e0c:	491c      	ldr	r1, [pc, #112]	@ (8002e80 <RCCEx_PLL2_Config+0x128>)
 8002e0e:	4313      	orrs	r3, r2
 8002e10:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 8002e12:	4b1b      	ldr	r3, [pc, #108]	@ (8002e80 <RCCEx_PLL2_Config+0x128>)
 8002e14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e16:	4a1a      	ldr	r2, [pc, #104]	@ (8002e80 <RCCEx_PLL2_Config+0x128>)
 8002e18:	f023 0310 	bic.w	r3, r3, #16
 8002e1c:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8002e1e:	4b18      	ldr	r3, [pc, #96]	@ (8002e80 <RCCEx_PLL2_Config+0x128>)
 8002e20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e22:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002e26:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8002e2a:	687a      	ldr	r2, [r7, #4]
 8002e2c:	69d2      	ldr	r2, [r2, #28]
 8002e2e:	00d2      	lsls	r2, r2, #3
 8002e30:	4913      	ldr	r1, [pc, #76]	@ (8002e80 <RCCEx_PLL2_Config+0x128>)
 8002e32:	4313      	orrs	r3, r2
 8002e34:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 8002e36:	4b12      	ldr	r3, [pc, #72]	@ (8002e80 <RCCEx_PLL2_Config+0x128>)
 8002e38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e3a:	4a11      	ldr	r2, [pc, #68]	@ (8002e80 <RCCEx_PLL2_Config+0x128>)
 8002e3c:	f043 0310 	orr.w	r3, r3, #16
 8002e40:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 8002e42:	4b0f      	ldr	r3, [pc, #60]	@ (8002e80 <RCCEx_PLL2_Config+0x128>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4a0e      	ldr	r2, [pc, #56]	@ (8002e80 <RCCEx_PLL2_Config+0x128>)
 8002e48:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002e4c:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002e4e:	f7fd fcdd 	bl	800080c <HAL_GetTick>
 8002e52:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8002e54:	e008      	b.n	8002e68 <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8002e56:	f7fd fcd9 	bl	800080c <HAL_GetTick>
 8002e5a:	4602      	mov	r2, r0
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	1ad3      	subs	r3, r2, r3
 8002e60:	2b02      	cmp	r3, #2
 8002e62:	d901      	bls.n	8002e68 <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 8002e64:	2303      	movs	r3, #3
 8002e66:	e006      	b.n	8002e76 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8002e68:	4b05      	ldr	r3, [pc, #20]	@ (8002e80 <RCCEx_PLL2_Config+0x128>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d0f0      	beq.n	8002e56 <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 8002e74:	2300      	movs	r3, #0

}
 8002e76:	4618      	mov	r0, r3
 8002e78:	3710      	adds	r7, #16
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}
 8002e7e:	bf00      	nop
 8002e80:	46020c00 	.word	0x46020c00
 8002e84:	80800000 	.word	0x80800000

08002e88 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b084      	sub	sp, #16
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 8002e90:	4b47      	ldr	r3, [pc, #284]	@ (8002fb0 <RCCEx_PLL3_Config+0x128>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a46      	ldr	r2, [pc, #280]	@ (8002fb0 <RCCEx_PLL3_Config+0x128>)
 8002e96:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e9a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002e9c:	f7fd fcb6 	bl	800080c <HAL_GetTick>
 8002ea0:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8002ea2:	e008      	b.n	8002eb6 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8002ea4:	f7fd fcb2 	bl	800080c <HAL_GetTick>
 8002ea8:	4602      	mov	r2, r0
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	1ad3      	subs	r3, r2, r3
 8002eae:	2b02      	cmp	r3, #2
 8002eb0:	d901      	bls.n	8002eb6 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8002eb2:	2303      	movs	r3, #3
 8002eb4:	e077      	b.n	8002fa6 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8002eb6:	4b3e      	ldr	r3, [pc, #248]	@ (8002fb0 <RCCEx_PLL3_Config+0x128>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d1f0      	bne.n	8002ea4 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8002ec2:	4b3b      	ldr	r3, [pc, #236]	@ (8002fb0 <RCCEx_PLL3_Config+0x128>)
 8002ec4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ec6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002eca:	f023 0303 	bic.w	r3, r3, #3
 8002ece:	687a      	ldr	r2, [r7, #4]
 8002ed0:	6811      	ldr	r1, [r2, #0]
 8002ed2:	687a      	ldr	r2, [r7, #4]
 8002ed4:	6852      	ldr	r2, [r2, #4]
 8002ed6:	3a01      	subs	r2, #1
 8002ed8:	0212      	lsls	r2, r2, #8
 8002eda:	430a      	orrs	r2, r1
 8002edc:	4934      	ldr	r1, [pc, #208]	@ (8002fb0 <RCCEx_PLL3_Config+0x128>)
 8002ede:	4313      	orrs	r3, r2
 8002ee0:	630b      	str	r3, [r1, #48]	@ 0x30
 8002ee2:	4b33      	ldr	r3, [pc, #204]	@ (8002fb0 <RCCEx_PLL3_Config+0x128>)
 8002ee4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002ee6:	4b33      	ldr	r3, [pc, #204]	@ (8002fb4 <RCCEx_PLL3_Config+0x12c>)
 8002ee8:	4013      	ands	r3, r2
 8002eea:	687a      	ldr	r2, [r7, #4]
 8002eec:	6892      	ldr	r2, [r2, #8]
 8002eee:	3a01      	subs	r2, #1
 8002ef0:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8002ef4:	687a      	ldr	r2, [r7, #4]
 8002ef6:	68d2      	ldr	r2, [r2, #12]
 8002ef8:	3a01      	subs	r2, #1
 8002efa:	0252      	lsls	r2, r2, #9
 8002efc:	b292      	uxth	r2, r2
 8002efe:	4311      	orrs	r1, r2
 8002f00:	687a      	ldr	r2, [r7, #4]
 8002f02:	6912      	ldr	r2, [r2, #16]
 8002f04:	3a01      	subs	r2, #1
 8002f06:	0412      	lsls	r2, r2, #16
 8002f08:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8002f0c:	4311      	orrs	r1, r2
 8002f0e:	687a      	ldr	r2, [r7, #4]
 8002f10:	6952      	ldr	r2, [r2, #20]
 8002f12:	3a01      	subs	r2, #1
 8002f14:	0612      	lsls	r2, r2, #24
 8002f16:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8002f1a:	430a      	orrs	r2, r1
 8002f1c:	4924      	ldr	r1, [pc, #144]	@ (8002fb0 <RCCEx_PLL3_Config+0x128>)
 8002f1e:	4313      	orrs	r3, r2
 8002f20:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 8002f22:	4b23      	ldr	r3, [pc, #140]	@ (8002fb0 <RCCEx_PLL3_Config+0x128>)
 8002f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f26:	f023 020c 	bic.w	r2, r3, #12
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	699b      	ldr	r3, [r3, #24]
 8002f2e:	4920      	ldr	r1, [pc, #128]	@ (8002fb0 <RCCEx_PLL3_Config+0x128>)
 8002f30:	4313      	orrs	r3, r2
 8002f32:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8002f34:	4b1e      	ldr	r3, [pc, #120]	@ (8002fb0 <RCCEx_PLL3_Config+0x128>)
 8002f36:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6a1b      	ldr	r3, [r3, #32]
 8002f3c:	491c      	ldr	r1, [pc, #112]	@ (8002fb0 <RCCEx_PLL3_Config+0x128>)
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 8002f42:	4b1b      	ldr	r3, [pc, #108]	@ (8002fb0 <RCCEx_PLL3_Config+0x128>)
 8002f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f46:	4a1a      	ldr	r2, [pc, #104]	@ (8002fb0 <RCCEx_PLL3_Config+0x128>)
 8002f48:	f023 0310 	bic.w	r3, r3, #16
 8002f4c:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8002f4e:	4b18      	ldr	r3, [pc, #96]	@ (8002fb0 <RCCEx_PLL3_Config+0x128>)
 8002f50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f52:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002f56:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8002f5a:	687a      	ldr	r2, [r7, #4]
 8002f5c:	69d2      	ldr	r2, [r2, #28]
 8002f5e:	00d2      	lsls	r2, r2, #3
 8002f60:	4913      	ldr	r1, [pc, #76]	@ (8002fb0 <RCCEx_PLL3_Config+0x128>)
 8002f62:	4313      	orrs	r3, r2
 8002f64:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 8002f66:	4b12      	ldr	r3, [pc, #72]	@ (8002fb0 <RCCEx_PLL3_Config+0x128>)
 8002f68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f6a:	4a11      	ldr	r2, [pc, #68]	@ (8002fb0 <RCCEx_PLL3_Config+0x128>)
 8002f6c:	f043 0310 	orr.w	r3, r3, #16
 8002f70:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 8002f72:	4b0f      	ldr	r3, [pc, #60]	@ (8002fb0 <RCCEx_PLL3_Config+0x128>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a0e      	ldr	r2, [pc, #56]	@ (8002fb0 <RCCEx_PLL3_Config+0x128>)
 8002f78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f7c:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002f7e:	f7fd fc45 	bl	800080c <HAL_GetTick>
 8002f82:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8002f84:	e008      	b.n	8002f98 <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8002f86:	f7fd fc41 	bl	800080c <HAL_GetTick>
 8002f8a:	4602      	mov	r2, r0
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	1ad3      	subs	r3, r2, r3
 8002f90:	2b02      	cmp	r3, #2
 8002f92:	d901      	bls.n	8002f98 <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 8002f94:	2303      	movs	r3, #3
 8002f96:	e006      	b.n	8002fa6 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8002f98:	4b05      	ldr	r3, [pc, #20]	@ (8002fb0 <RCCEx_PLL3_Config+0x128>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d0f0      	beq.n	8002f86 <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 8002fa4:	2300      	movs	r3, #0
}
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	3710      	adds	r7, #16
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bd80      	pop	{r7, pc}
 8002fae:	bf00      	nop
 8002fb0:	46020c00 	.word	0x46020c00
 8002fb4:	80800000 	.word	0x80800000

08002fb8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b082      	sub	sp, #8
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d101      	bne.n	8002fca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	e049      	b.n	800305e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002fd0:	b2db      	uxtb	r3, r3
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d106      	bne.n	8002fe4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002fde:	6878      	ldr	r0, [r7, #4]
 8002fe0:	f000 f841 	bl	8003066 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2202      	movs	r2, #2
 8002fe8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681a      	ldr	r2, [r3, #0]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	3304      	adds	r3, #4
 8002ff4:	4619      	mov	r1, r3
 8002ff6:	4610      	mov	r0, r2
 8002ff8:	f000 fa58 	bl	80034ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2201      	movs	r2, #1
 8003000:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2201      	movs	r2, #1
 8003008:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2201      	movs	r2, #1
 8003010:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2201      	movs	r2, #1
 8003018:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2201      	movs	r2, #1
 8003020:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2201      	movs	r2, #1
 8003028:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2201      	movs	r2, #1
 8003030:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2201      	movs	r2, #1
 8003038:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2201      	movs	r2, #1
 8003040:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2201      	movs	r2, #1
 8003048:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2201      	movs	r2, #1
 8003050:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2201      	movs	r2, #1
 8003058:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800305c:	2300      	movs	r3, #0
}
 800305e:	4618      	mov	r0, r3
 8003060:	3708      	adds	r7, #8
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}

08003066 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003066:	b480      	push	{r7}
 8003068:	b083      	sub	sp, #12
 800306a:	af00      	add	r7, sp, #0
 800306c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800306e:	bf00      	nop
 8003070:	370c      	adds	r7, #12
 8003072:	46bd      	mov	sp, r7
 8003074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003078:	4770      	bx	lr
	...

0800307c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800307c:	b480      	push	{r7}
 800307e:	b085      	sub	sp, #20
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800308a:	b2db      	uxtb	r3, r3
 800308c:	2b01      	cmp	r3, #1
 800308e:	d001      	beq.n	8003094 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003090:	2301      	movs	r3, #1
 8003092:	e072      	b.n	800317a <HAL_TIM_Base_Start_IT+0xfe>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2202      	movs	r2, #2
 8003098:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	68da      	ldr	r2, [r3, #12]
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f042 0201 	orr.w	r2, r2, #1
 80030aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4a35      	ldr	r2, [pc, #212]	@ (8003188 <HAL_TIM_Base_Start_IT+0x10c>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d040      	beq.n	8003138 <HAL_TIM_Base_Start_IT+0xbc>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4a34      	ldr	r2, [pc, #208]	@ (800318c <HAL_TIM_Base_Start_IT+0x110>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d03b      	beq.n	8003138 <HAL_TIM_Base_Start_IT+0xbc>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030c8:	d036      	beq.n	8003138 <HAL_TIM_Base_Start_IT+0xbc>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80030d2:	d031      	beq.n	8003138 <HAL_TIM_Base_Start_IT+0xbc>
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4a2d      	ldr	r2, [pc, #180]	@ (8003190 <HAL_TIM_Base_Start_IT+0x114>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d02c      	beq.n	8003138 <HAL_TIM_Base_Start_IT+0xbc>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a2c      	ldr	r2, [pc, #176]	@ (8003194 <HAL_TIM_Base_Start_IT+0x118>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d027      	beq.n	8003138 <HAL_TIM_Base_Start_IT+0xbc>
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a2a      	ldr	r2, [pc, #168]	@ (8003198 <HAL_TIM_Base_Start_IT+0x11c>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d022      	beq.n	8003138 <HAL_TIM_Base_Start_IT+0xbc>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4a29      	ldr	r2, [pc, #164]	@ (800319c <HAL_TIM_Base_Start_IT+0x120>)
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d01d      	beq.n	8003138 <HAL_TIM_Base_Start_IT+0xbc>
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a27      	ldr	r2, [pc, #156]	@ (80031a0 <HAL_TIM_Base_Start_IT+0x124>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d018      	beq.n	8003138 <HAL_TIM_Base_Start_IT+0xbc>
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	4a26      	ldr	r2, [pc, #152]	@ (80031a4 <HAL_TIM_Base_Start_IT+0x128>)
 800310c:	4293      	cmp	r3, r2
 800310e:	d013      	beq.n	8003138 <HAL_TIM_Base_Start_IT+0xbc>
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4a24      	ldr	r2, [pc, #144]	@ (80031a8 <HAL_TIM_Base_Start_IT+0x12c>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d00e      	beq.n	8003138 <HAL_TIM_Base_Start_IT+0xbc>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a23      	ldr	r2, [pc, #140]	@ (80031ac <HAL_TIM_Base_Start_IT+0x130>)
 8003120:	4293      	cmp	r3, r2
 8003122:	d009      	beq.n	8003138 <HAL_TIM_Base_Start_IT+0xbc>
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a21      	ldr	r2, [pc, #132]	@ (80031b0 <HAL_TIM_Base_Start_IT+0x134>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d004      	beq.n	8003138 <HAL_TIM_Base_Start_IT+0xbc>
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4a20      	ldr	r2, [pc, #128]	@ (80031b4 <HAL_TIM_Base_Start_IT+0x138>)
 8003134:	4293      	cmp	r3, r2
 8003136:	d115      	bne.n	8003164 <HAL_TIM_Base_Start_IT+0xe8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	689a      	ldr	r2, [r3, #8]
 800313e:	4b1e      	ldr	r3, [pc, #120]	@ (80031b8 <HAL_TIM_Base_Start_IT+0x13c>)
 8003140:	4013      	ands	r3, r2
 8003142:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	2b06      	cmp	r3, #6
 8003148:	d015      	beq.n	8003176 <HAL_TIM_Base_Start_IT+0xfa>
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003150:	d011      	beq.n	8003176 <HAL_TIM_Base_Start_IT+0xfa>
    {
      __HAL_TIM_ENABLE(htim);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	681a      	ldr	r2, [r3, #0]
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f042 0201 	orr.w	r2, r2, #1
 8003160:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003162:	e008      	b.n	8003176 <HAL_TIM_Base_Start_IT+0xfa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	681a      	ldr	r2, [r3, #0]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f042 0201 	orr.w	r2, r2, #1
 8003172:	601a      	str	r2, [r3, #0]
 8003174:	e000      	b.n	8003178 <HAL_TIM_Base_Start_IT+0xfc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003176:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003178:	2300      	movs	r3, #0
}
 800317a:	4618      	mov	r0, r3
 800317c:	3714      	adds	r7, #20
 800317e:	46bd      	mov	sp, r7
 8003180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003184:	4770      	bx	lr
 8003186:	bf00      	nop
 8003188:	40012c00 	.word	0x40012c00
 800318c:	50012c00 	.word	0x50012c00
 8003190:	40000400 	.word	0x40000400
 8003194:	50000400 	.word	0x50000400
 8003198:	40000800 	.word	0x40000800
 800319c:	50000800 	.word	0x50000800
 80031a0:	40000c00 	.word	0x40000c00
 80031a4:	50000c00 	.word	0x50000c00
 80031a8:	40013400 	.word	0x40013400
 80031ac:	50013400 	.word	0x50013400
 80031b0:	40014000 	.word	0x40014000
 80031b4:	50014000 	.word	0x50014000
 80031b8:	00010007 	.word	0x00010007

080031bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b084      	sub	sp, #16
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	68db      	ldr	r3, [r3, #12]
 80031ca:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	691b      	ldr	r3, [r3, #16]
 80031d2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80031d4:	68bb      	ldr	r3, [r7, #8]
 80031d6:	f003 0302 	and.w	r3, r3, #2
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d020      	beq.n	8003220 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	f003 0302 	and.w	r3, r3, #2
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d01b      	beq.n	8003220 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f06f 0202 	mvn.w	r2, #2
 80031f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2201      	movs	r2, #1
 80031f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	699b      	ldr	r3, [r3, #24]
 80031fe:	f003 0303 	and.w	r3, r3, #3
 8003202:	2b00      	cmp	r3, #0
 8003204:	d003      	beq.n	800320e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003206:	6878      	ldr	r0, [r7, #4]
 8003208:	f000 f931 	bl	800346e <HAL_TIM_IC_CaptureCallback>
 800320c:	e005      	b.n	800321a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800320e:	6878      	ldr	r0, [r7, #4]
 8003210:	f000 f923 	bl	800345a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003214:	6878      	ldr	r0, [r7, #4]
 8003216:	f000 f934 	bl	8003482 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2200      	movs	r2, #0
 800321e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003220:	68bb      	ldr	r3, [r7, #8]
 8003222:	f003 0304 	and.w	r3, r3, #4
 8003226:	2b00      	cmp	r3, #0
 8003228:	d020      	beq.n	800326c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	f003 0304 	and.w	r3, r3, #4
 8003230:	2b00      	cmp	r3, #0
 8003232:	d01b      	beq.n	800326c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f06f 0204 	mvn.w	r2, #4
 800323c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2202      	movs	r2, #2
 8003242:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	699b      	ldr	r3, [r3, #24]
 800324a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800324e:	2b00      	cmp	r3, #0
 8003250:	d003      	beq.n	800325a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003252:	6878      	ldr	r0, [r7, #4]
 8003254:	f000 f90b 	bl	800346e <HAL_TIM_IC_CaptureCallback>
 8003258:	e005      	b.n	8003266 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800325a:	6878      	ldr	r0, [r7, #4]
 800325c:	f000 f8fd 	bl	800345a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003260:	6878      	ldr	r0, [r7, #4]
 8003262:	f000 f90e 	bl	8003482 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2200      	movs	r2, #0
 800326a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800326c:	68bb      	ldr	r3, [r7, #8]
 800326e:	f003 0308 	and.w	r3, r3, #8
 8003272:	2b00      	cmp	r3, #0
 8003274:	d020      	beq.n	80032b8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	f003 0308 	and.w	r3, r3, #8
 800327c:	2b00      	cmp	r3, #0
 800327e:	d01b      	beq.n	80032b8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f06f 0208 	mvn.w	r2, #8
 8003288:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2204      	movs	r2, #4
 800328e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	69db      	ldr	r3, [r3, #28]
 8003296:	f003 0303 	and.w	r3, r3, #3
 800329a:	2b00      	cmp	r3, #0
 800329c:	d003      	beq.n	80032a6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800329e:	6878      	ldr	r0, [r7, #4]
 80032a0:	f000 f8e5 	bl	800346e <HAL_TIM_IC_CaptureCallback>
 80032a4:	e005      	b.n	80032b2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032a6:	6878      	ldr	r0, [r7, #4]
 80032a8:	f000 f8d7 	bl	800345a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032ac:	6878      	ldr	r0, [r7, #4]
 80032ae:	f000 f8e8 	bl	8003482 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2200      	movs	r2, #0
 80032b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80032b8:	68bb      	ldr	r3, [r7, #8]
 80032ba:	f003 0310 	and.w	r3, r3, #16
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d020      	beq.n	8003304 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	f003 0310 	and.w	r3, r3, #16
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d01b      	beq.n	8003304 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f06f 0210 	mvn.w	r2, #16
 80032d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2208      	movs	r2, #8
 80032da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	69db      	ldr	r3, [r3, #28]
 80032e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d003      	beq.n	80032f2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032ea:	6878      	ldr	r0, [r7, #4]
 80032ec:	f000 f8bf 	bl	800346e <HAL_TIM_IC_CaptureCallback>
 80032f0:	e005      	b.n	80032fe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032f2:	6878      	ldr	r0, [r7, #4]
 80032f4:	f000 f8b1 	bl	800345a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032f8:	6878      	ldr	r0, [r7, #4]
 80032fa:	f000 f8c2 	bl	8003482 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2200      	movs	r2, #0
 8003302:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003304:	68bb      	ldr	r3, [r7, #8]
 8003306:	f003 0301 	and.w	r3, r3, #1
 800330a:	2b00      	cmp	r3, #0
 800330c:	d00c      	beq.n	8003328 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	f003 0301 	and.w	r3, r3, #1
 8003314:	2b00      	cmp	r3, #0
 8003316:	d007      	beq.n	8003328 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f06f 0201 	mvn.w	r2, #1
 8003320:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003322:	6878      	ldr	r0, [r7, #4]
 8003324:	f7fd f8de 	bl	80004e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003328:	68bb      	ldr	r3, [r7, #8]
 800332a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800332e:	2b00      	cmp	r3, #0
 8003330:	d104      	bne.n	800333c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003332:	68bb      	ldr	r3, [r7, #8]
 8003334:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003338:	2b00      	cmp	r3, #0
 800333a:	d00c      	beq.n	8003356 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003342:	2b00      	cmp	r3, #0
 8003344:	d007      	beq.n	8003356 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800334e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003350:	6878      	ldr	r0, [r7, #4]
 8003352:	f000 f9b5 	bl	80036c0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003356:	68bb      	ldr	r3, [r7, #8]
 8003358:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800335c:	2b00      	cmp	r3, #0
 800335e:	d00c      	beq.n	800337a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003366:	2b00      	cmp	r3, #0
 8003368:	d007      	beq.n	800337a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003372:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003374:	6878      	ldr	r0, [r7, #4]
 8003376:	f000 f9ad 	bl	80036d4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800337a:	68bb      	ldr	r3, [r7, #8]
 800337c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003380:	2b00      	cmp	r3, #0
 8003382:	d00c      	beq.n	800339e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800338a:	2b00      	cmp	r3, #0
 800338c:	d007      	beq.n	800339e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003396:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003398:	6878      	ldr	r0, [r7, #4]
 800339a:	f000 f87c 	bl	8003496 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800339e:	68bb      	ldr	r3, [r7, #8]
 80033a0:	f003 0320 	and.w	r3, r3, #32
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d00c      	beq.n	80033c2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	f003 0320 	and.w	r3, r3, #32
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d007      	beq.n	80033c2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f06f 0220 	mvn.w	r2, #32
 80033ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80033bc:	6878      	ldr	r0, [r7, #4]
 80033be:	f000 f975 	bl	80036ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 80033c2:	68bb      	ldr	r3, [r7, #8]
 80033c4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d00c      	beq.n	80033e6 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d007      	beq.n	80033e6 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 80033de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80033e0:	6878      	ldr	r0, [r7, #4]
 80033e2:	f000 f981 	bl	80036e8 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 80033e6:	68bb      	ldr	r3, [r7, #8]
 80033e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d00c      	beq.n	800340a <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d007      	beq.n	800340a <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8003402:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8003404:	6878      	ldr	r0, [r7, #4]
 8003406:	f000 f979 	bl	80036fc <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800340a:	68bb      	ldr	r3, [r7, #8]
 800340c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003410:	2b00      	cmp	r3, #0
 8003412:	d00c      	beq.n	800342e <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800341a:	2b00      	cmp	r3, #0
 800341c:	d007      	beq.n	800342e <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8003426:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8003428:	6878      	ldr	r0, [r7, #4]
 800342a:	f000 f971 	bl	8003710 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800342e:	68bb      	ldr	r3, [r7, #8]
 8003430:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003434:	2b00      	cmp	r3, #0
 8003436:	d00c      	beq.n	8003452 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800343e:	2b00      	cmp	r3, #0
 8003440:	d007      	beq.n	8003452 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800344a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800344c:	6878      	ldr	r0, [r7, #4]
 800344e:	f000 f969 	bl	8003724 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003452:	bf00      	nop
 8003454:	3710      	adds	r7, #16
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}

0800345a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800345a:	b480      	push	{r7}
 800345c:	b083      	sub	sp, #12
 800345e:	af00      	add	r7, sp, #0
 8003460:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003462:	bf00      	nop
 8003464:	370c      	adds	r7, #12
 8003466:	46bd      	mov	sp, r7
 8003468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346c:	4770      	bx	lr

0800346e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800346e:	b480      	push	{r7}
 8003470:	b083      	sub	sp, #12
 8003472:	af00      	add	r7, sp, #0
 8003474:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003476:	bf00      	nop
 8003478:	370c      	adds	r7, #12
 800347a:	46bd      	mov	sp, r7
 800347c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003480:	4770      	bx	lr

08003482 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003482:	b480      	push	{r7}
 8003484:	b083      	sub	sp, #12
 8003486:	af00      	add	r7, sp, #0
 8003488:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800348a:	bf00      	nop
 800348c:	370c      	adds	r7, #12
 800348e:	46bd      	mov	sp, r7
 8003490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003494:	4770      	bx	lr

08003496 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003496:	b480      	push	{r7}
 8003498:	b083      	sub	sp, #12
 800349a:	af00      	add	r7, sp, #0
 800349c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800349e:	bf00      	nop
 80034a0:	370c      	adds	r7, #12
 80034a2:	46bd      	mov	sp, r7
 80034a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a8:	4770      	bx	lr
	...

080034ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80034ac:	b480      	push	{r7}
 80034ae:	b085      	sub	sp, #20
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
 80034b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	4a6b      	ldr	r2, [pc, #428]	@ (800366c <TIM_Base_SetConfig+0x1c0>)
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d02b      	beq.n	800351c <TIM_Base_SetConfig+0x70>
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	4a6a      	ldr	r2, [pc, #424]	@ (8003670 <TIM_Base_SetConfig+0x1c4>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d027      	beq.n	800351c <TIM_Base_SetConfig+0x70>
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80034d2:	d023      	beq.n	800351c <TIM_Base_SetConfig+0x70>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80034da:	d01f      	beq.n	800351c <TIM_Base_SetConfig+0x70>
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	4a65      	ldr	r2, [pc, #404]	@ (8003674 <TIM_Base_SetConfig+0x1c8>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d01b      	beq.n	800351c <TIM_Base_SetConfig+0x70>
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	4a64      	ldr	r2, [pc, #400]	@ (8003678 <TIM_Base_SetConfig+0x1cc>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d017      	beq.n	800351c <TIM_Base_SetConfig+0x70>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	4a63      	ldr	r2, [pc, #396]	@ (800367c <TIM_Base_SetConfig+0x1d0>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d013      	beq.n	800351c <TIM_Base_SetConfig+0x70>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	4a62      	ldr	r2, [pc, #392]	@ (8003680 <TIM_Base_SetConfig+0x1d4>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d00f      	beq.n	800351c <TIM_Base_SetConfig+0x70>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	4a61      	ldr	r2, [pc, #388]	@ (8003684 <TIM_Base_SetConfig+0x1d8>)
 8003500:	4293      	cmp	r3, r2
 8003502:	d00b      	beq.n	800351c <TIM_Base_SetConfig+0x70>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	4a60      	ldr	r2, [pc, #384]	@ (8003688 <TIM_Base_SetConfig+0x1dc>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d007      	beq.n	800351c <TIM_Base_SetConfig+0x70>
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	4a5f      	ldr	r2, [pc, #380]	@ (800368c <TIM_Base_SetConfig+0x1e0>)
 8003510:	4293      	cmp	r3, r2
 8003512:	d003      	beq.n	800351c <TIM_Base_SetConfig+0x70>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	4a5e      	ldr	r2, [pc, #376]	@ (8003690 <TIM_Base_SetConfig+0x1e4>)
 8003518:	4293      	cmp	r3, r2
 800351a:	d108      	bne.n	800352e <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003522:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	685b      	ldr	r3, [r3, #4]
 8003528:	68fa      	ldr	r2, [r7, #12]
 800352a:	4313      	orrs	r3, r2
 800352c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	4a4e      	ldr	r2, [pc, #312]	@ (800366c <TIM_Base_SetConfig+0x1c0>)
 8003532:	4293      	cmp	r3, r2
 8003534:	d043      	beq.n	80035be <TIM_Base_SetConfig+0x112>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	4a4d      	ldr	r2, [pc, #308]	@ (8003670 <TIM_Base_SetConfig+0x1c4>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d03f      	beq.n	80035be <TIM_Base_SetConfig+0x112>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003544:	d03b      	beq.n	80035be <TIM_Base_SetConfig+0x112>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800354c:	d037      	beq.n	80035be <TIM_Base_SetConfig+0x112>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	4a48      	ldr	r2, [pc, #288]	@ (8003674 <TIM_Base_SetConfig+0x1c8>)
 8003552:	4293      	cmp	r3, r2
 8003554:	d033      	beq.n	80035be <TIM_Base_SetConfig+0x112>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	4a47      	ldr	r2, [pc, #284]	@ (8003678 <TIM_Base_SetConfig+0x1cc>)
 800355a:	4293      	cmp	r3, r2
 800355c:	d02f      	beq.n	80035be <TIM_Base_SetConfig+0x112>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	4a46      	ldr	r2, [pc, #280]	@ (800367c <TIM_Base_SetConfig+0x1d0>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d02b      	beq.n	80035be <TIM_Base_SetConfig+0x112>
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	4a45      	ldr	r2, [pc, #276]	@ (8003680 <TIM_Base_SetConfig+0x1d4>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d027      	beq.n	80035be <TIM_Base_SetConfig+0x112>
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	4a44      	ldr	r2, [pc, #272]	@ (8003684 <TIM_Base_SetConfig+0x1d8>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d023      	beq.n	80035be <TIM_Base_SetConfig+0x112>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	4a43      	ldr	r2, [pc, #268]	@ (8003688 <TIM_Base_SetConfig+0x1dc>)
 800357a:	4293      	cmp	r3, r2
 800357c:	d01f      	beq.n	80035be <TIM_Base_SetConfig+0x112>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	4a42      	ldr	r2, [pc, #264]	@ (800368c <TIM_Base_SetConfig+0x1e0>)
 8003582:	4293      	cmp	r3, r2
 8003584:	d01b      	beq.n	80035be <TIM_Base_SetConfig+0x112>
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	4a41      	ldr	r2, [pc, #260]	@ (8003690 <TIM_Base_SetConfig+0x1e4>)
 800358a:	4293      	cmp	r3, r2
 800358c:	d017      	beq.n	80035be <TIM_Base_SetConfig+0x112>
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	4a40      	ldr	r2, [pc, #256]	@ (8003694 <TIM_Base_SetConfig+0x1e8>)
 8003592:	4293      	cmp	r3, r2
 8003594:	d013      	beq.n	80035be <TIM_Base_SetConfig+0x112>
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	4a3f      	ldr	r2, [pc, #252]	@ (8003698 <TIM_Base_SetConfig+0x1ec>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d00f      	beq.n	80035be <TIM_Base_SetConfig+0x112>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	4a3e      	ldr	r2, [pc, #248]	@ (800369c <TIM_Base_SetConfig+0x1f0>)
 80035a2:	4293      	cmp	r3, r2
 80035a4:	d00b      	beq.n	80035be <TIM_Base_SetConfig+0x112>
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	4a3d      	ldr	r2, [pc, #244]	@ (80036a0 <TIM_Base_SetConfig+0x1f4>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d007      	beq.n	80035be <TIM_Base_SetConfig+0x112>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	4a3c      	ldr	r2, [pc, #240]	@ (80036a4 <TIM_Base_SetConfig+0x1f8>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d003      	beq.n	80035be <TIM_Base_SetConfig+0x112>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	4a3b      	ldr	r2, [pc, #236]	@ (80036a8 <TIM_Base_SetConfig+0x1fc>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d108      	bne.n	80035d0 <TIM_Base_SetConfig+0x124>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80035c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	68db      	ldr	r3, [r3, #12]
 80035ca:	68fa      	ldr	r2, [r7, #12]
 80035cc:	4313      	orrs	r3, r2
 80035ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	695b      	ldr	r3, [r3, #20]
 80035da:	4313      	orrs	r3, r2
 80035dc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	689a      	ldr	r2, [r3, #8]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	681a      	ldr	r2, [r3, #0]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	4a1e      	ldr	r2, [pc, #120]	@ (800366c <TIM_Base_SetConfig+0x1c0>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d023      	beq.n	800363e <TIM_Base_SetConfig+0x192>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	4a1d      	ldr	r2, [pc, #116]	@ (8003670 <TIM_Base_SetConfig+0x1c4>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d01f      	beq.n	800363e <TIM_Base_SetConfig+0x192>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	4a22      	ldr	r2, [pc, #136]	@ (800368c <TIM_Base_SetConfig+0x1e0>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d01b      	beq.n	800363e <TIM_Base_SetConfig+0x192>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	4a21      	ldr	r2, [pc, #132]	@ (8003690 <TIM_Base_SetConfig+0x1e4>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d017      	beq.n	800363e <TIM_Base_SetConfig+0x192>
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	4a20      	ldr	r2, [pc, #128]	@ (8003694 <TIM_Base_SetConfig+0x1e8>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d013      	beq.n	800363e <TIM_Base_SetConfig+0x192>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	4a1f      	ldr	r2, [pc, #124]	@ (8003698 <TIM_Base_SetConfig+0x1ec>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d00f      	beq.n	800363e <TIM_Base_SetConfig+0x192>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	4a1e      	ldr	r2, [pc, #120]	@ (800369c <TIM_Base_SetConfig+0x1f0>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d00b      	beq.n	800363e <TIM_Base_SetConfig+0x192>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	4a1d      	ldr	r2, [pc, #116]	@ (80036a0 <TIM_Base_SetConfig+0x1f4>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d007      	beq.n	800363e <TIM_Base_SetConfig+0x192>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	4a1c      	ldr	r2, [pc, #112]	@ (80036a4 <TIM_Base_SetConfig+0x1f8>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d003      	beq.n	800363e <TIM_Base_SetConfig+0x192>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	4a1b      	ldr	r2, [pc, #108]	@ (80036a8 <TIM_Base_SetConfig+0x1fc>)
 800363a:	4293      	cmp	r3, r2
 800363c:	d103      	bne.n	8003646 <TIM_Base_SetConfig+0x19a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	691a      	ldr	r2, [r3, #16]
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f043 0204 	orr.w	r2, r3, #4
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2201      	movs	r2, #1
 8003656:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	68fa      	ldr	r2, [r7, #12]
 800365c:	601a      	str	r2, [r3, #0]
}
 800365e:	bf00      	nop
 8003660:	3714      	adds	r7, #20
 8003662:	46bd      	mov	sp, r7
 8003664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003668:	4770      	bx	lr
 800366a:	bf00      	nop
 800366c:	40012c00 	.word	0x40012c00
 8003670:	50012c00 	.word	0x50012c00
 8003674:	40000400 	.word	0x40000400
 8003678:	50000400 	.word	0x50000400
 800367c:	40000800 	.word	0x40000800
 8003680:	50000800 	.word	0x50000800
 8003684:	40000c00 	.word	0x40000c00
 8003688:	50000c00 	.word	0x50000c00
 800368c:	40013400 	.word	0x40013400
 8003690:	50013400 	.word	0x50013400
 8003694:	40014000 	.word	0x40014000
 8003698:	50014000 	.word	0x50014000
 800369c:	40014400 	.word	0x40014400
 80036a0:	50014400 	.word	0x50014400
 80036a4:	40014800 	.word	0x40014800
 80036a8:	50014800 	.word	0x50014800

080036ac <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80036ac:	b480      	push	{r7}
 80036ae:	b083      	sub	sp, #12
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80036b4:	bf00      	nop
 80036b6:	370c      	adds	r7, #12
 80036b8:	46bd      	mov	sp, r7
 80036ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036be:	4770      	bx	lr

080036c0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80036c0:	b480      	push	{r7}
 80036c2:	b083      	sub	sp, #12
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80036c8:	bf00      	nop
 80036ca:	370c      	adds	r7, #12
 80036cc:	46bd      	mov	sp, r7
 80036ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d2:	4770      	bx	lr

080036d4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80036d4:	b480      	push	{r7}
 80036d6:	b083      	sub	sp, #12
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80036dc:	bf00      	nop
 80036de:	370c      	adds	r7, #12
 80036e0:	46bd      	mov	sp, r7
 80036e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e6:	4770      	bx	lr

080036e8 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80036e8:	b480      	push	{r7}
 80036ea:	b083      	sub	sp, #12
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80036f0:	bf00      	nop
 80036f2:	370c      	adds	r7, #12
 80036f4:	46bd      	mov	sp, r7
 80036f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fa:	4770      	bx	lr

080036fc <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80036fc:	b480      	push	{r7}
 80036fe:	b083      	sub	sp, #12
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8003704:	bf00      	nop
 8003706:	370c      	adds	r7, #12
 8003708:	46bd      	mov	sp, r7
 800370a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370e:	4770      	bx	lr

08003710 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8003710:	b480      	push	{r7}
 8003712:	b083      	sub	sp, #12
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8003718:	bf00      	nop
 800371a:	370c      	adds	r7, #12
 800371c:	46bd      	mov	sp, r7
 800371e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003722:	4770      	bx	lr

08003724 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8003724:	b480      	push	{r7}
 8003726:	b083      	sub	sp, #12
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800372c:	bf00      	nop
 800372e:	370c      	adds	r7, #12
 8003730:	46bd      	mov	sp, r7
 8003732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003736:	4770      	bx	lr

08003738 <__NVIC_SetPriority>:
{
 8003738:	b480      	push	{r7}
 800373a:	b083      	sub	sp, #12
 800373c:	af00      	add	r7, sp, #0
 800373e:	4603      	mov	r3, r0
 8003740:	6039      	str	r1, [r7, #0]
 8003742:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003744:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003748:	2b00      	cmp	r3, #0
 800374a:	db0a      	blt.n	8003762 <__NVIC_SetPriority+0x2a>
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	b2da      	uxtb	r2, r3
 8003750:	490c      	ldr	r1, [pc, #48]	@ (8003784 <__NVIC_SetPriority+0x4c>)
 8003752:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003756:	0112      	lsls	r2, r2, #4
 8003758:	b2d2      	uxtb	r2, r2
 800375a:	440b      	add	r3, r1
 800375c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003760:	e00a      	b.n	8003778 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	b2da      	uxtb	r2, r3
 8003766:	4908      	ldr	r1, [pc, #32]	@ (8003788 <__NVIC_SetPriority+0x50>)
 8003768:	79fb      	ldrb	r3, [r7, #7]
 800376a:	f003 030f 	and.w	r3, r3, #15
 800376e:	3b04      	subs	r3, #4
 8003770:	0112      	lsls	r2, r2, #4
 8003772:	b2d2      	uxtb	r2, r2
 8003774:	440b      	add	r3, r1
 8003776:	761a      	strb	r2, [r3, #24]
}
 8003778:	bf00      	nop
 800377a:	370c      	adds	r7, #12
 800377c:	46bd      	mov	sp, r7
 800377e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003782:	4770      	bx	lr
 8003784:	e000e100 	.word	0xe000e100
 8003788:	e000ed00 	.word	0xe000ed00

0800378c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800378c:	b580      	push	{r7, lr}
 800378e:	af00      	add	r7, sp, #0
#if (configUSE_TICKLESS_IDLE == 0)
  /* Clear overflow flag */
  SysTick->CTRL;
 8003790:	4b05      	ldr	r3, [pc, #20]	@ (80037a8 <SysTick_Handler+0x1c>)
 8003792:	681b      	ldr	r3, [r3, #0]
#endif

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8003794:	f001 fa8c 	bl	8004cb0 <xTaskGetSchedulerState>
 8003798:	4603      	mov	r3, r0
 800379a:	2b01      	cmp	r3, #1
 800379c:	d001      	beq.n	80037a2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800379e:	f001 fe4f 	bl	8005440 <xPortSysTickHandler>
  }
}
 80037a2:	bf00      	nop
 80037a4:	bd80      	pop	{r7, pc}
 80037a6:	bf00      	nop
 80037a8:	e000e010 	.word	0xe000e010

080037ac <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80037ac:	b580      	push	{r7, lr}
 80037ae:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start      */
  /* and when its priority is lower or equal to BASEPRI, svc instruction */
  /* causes a Hard Fault.                                                */
  NVIC_SetPriority (SVCall_IRQn, 0U);
 80037b0:	2100      	movs	r1, #0
 80037b2:	f06f 0004 	mvn.w	r0, #4
 80037b6:	f7ff ffbf 	bl	8003738 <__NVIC_SetPriority>
#endif
}
 80037ba:	bf00      	nop
 80037bc:	bd80      	pop	{r7, pc}

080037be <IRQ_Context>:
#endif

/*
  Determine if CPU executes from interrupt context or if interrupts are masked.
*/
__STATIC_INLINE uint32_t IRQ_Context (void) {
 80037be:	b580      	push	{r7, lr}
 80037c0:	b086      	sub	sp, #24
 80037c2:	af00      	add	r7, sp, #0
  uint32_t irq;
  BaseType_t state;

  irq = 0U;
 80037c4:	2300      	movs	r3, #0
 80037c6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80037c8:	f3ef 8305 	mrs	r3, IPSR
 80037cc:	60fb      	str	r3, [r7, #12]
  return(result);
 80037ce:	68fb      	ldr	r3, [r7, #12]

  if (IS_IRQ_MODE()) {
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d002      	beq.n	80037da <IRQ_Context+0x1c>
    /* Called from interrupt context */
    irq = 1U;
 80037d4:	2301      	movs	r3, #1
 80037d6:	617b      	str	r3, [r7, #20]
 80037d8:	e013      	b.n	8003802 <IRQ_Context+0x44>
  }
  else {
    /* Get FreeRTOS scheduler state */
    state = xTaskGetSchedulerState();
 80037da:	f001 fa69 	bl	8004cb0 <xTaskGetSchedulerState>
 80037de:	6138      	str	r0, [r7, #16]

    if (state != taskSCHEDULER_NOT_STARTED) {
 80037e0:	693b      	ldr	r3, [r7, #16]
 80037e2:	2b01      	cmp	r3, #1
 80037e4:	d00d      	beq.n	8003802 <IRQ_Context+0x44>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80037e6:	f3ef 8310 	mrs	r3, PRIMASK
 80037ea:	60bb      	str	r3, [r7, #8]
  return(result);
 80037ec:	68bb      	ldr	r3, [r7, #8]
      /* Scheduler was started */
      if (IS_IRQ_MASKED()) {
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d105      	bne.n	80037fe <IRQ_Context+0x40>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80037f2:	f3ef 8311 	mrs	r3, BASEPRI
 80037f6:	607b      	str	r3, [r7, #4]
  return(result);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d001      	beq.n	8003802 <IRQ_Context+0x44>
        /* Interrupts are masked */
        irq = 1U;
 80037fe:	2301      	movs	r3, #1
 8003800:	617b      	str	r3, [r7, #20]
      }
    }
  }

  /* Return context, 0: thread context, 1: IRQ context */
  return (irq);
 8003802:	697b      	ldr	r3, [r7, #20]
}
 8003804:	4618      	mov	r0, r3
 8003806:	3718      	adds	r7, #24
 8003808:	46bd      	mov	sp, r7
 800380a:	bd80      	pop	{r7, pc}

0800380c <osKernelInitialize>:
/* ==== Kernel Management Functions ==== */

/*
  Initialize the RTOS Kernel.
*/
osStatus_t osKernelInitialize (void) {
 800380c:	b580      	push	{r7, lr}
 800380e:	b082      	sub	sp, #8
 8003810:	af00      	add	r7, sp, #0
  osStatus_t stat;
  BaseType_t state;

  if (IRQ_Context() != 0U) {
 8003812:	f7ff ffd4 	bl	80037be <IRQ_Context>
 8003816:	4603      	mov	r3, r0
 8003818:	2b00      	cmp	r3, #0
 800381a:	d003      	beq.n	8003824 <osKernelInitialize+0x18>
    stat = osErrorISR;
 800381c:	f06f 0305 	mvn.w	r3, #5
 8003820:	607b      	str	r3, [r7, #4]
 8003822:	e012      	b.n	800384a <osKernelInitialize+0x3e>
  }
  else {
    state = xTaskGetSchedulerState();
 8003824:	f001 fa44 	bl	8004cb0 <xTaskGetSchedulerState>
 8003828:	6038      	str	r0, [r7, #0]

    /* Initialize if scheduler not started and not initialized before */
    if ((state == taskSCHEDULER_NOT_STARTED) && (KernelState == osKernelInactive)) {
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	2b01      	cmp	r3, #1
 800382e:	d109      	bne.n	8003844 <osKernelInitialize+0x38>
 8003830:	4b08      	ldr	r3, [pc, #32]	@ (8003854 <osKernelInitialize+0x48>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d105      	bne.n	8003844 <osKernelInitialize+0x38>
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        /* Initialize the memory regions when using heap_5 variant */
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8003838:	4b06      	ldr	r3, [pc, #24]	@ (8003854 <osKernelInitialize+0x48>)
 800383a:	2201      	movs	r2, #1
 800383c:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800383e:	2300      	movs	r3, #0
 8003840:	607b      	str	r3, [r7, #4]
 8003842:	e002      	b.n	800384a <osKernelInitialize+0x3e>
    } else {
      stat = osError;
 8003844:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003848:	607b      	str	r3, [r7, #4]
    }
  }

  /* Return execution status */
  return (stat);
 800384a:	687b      	ldr	r3, [r7, #4]
}
 800384c:	4618      	mov	r0, r3
 800384e:	3708      	adds	r7, #8
 8003850:	46bd      	mov	sp, r7
 8003852:	bd80      	pop	{r7, pc}
 8003854:	200000b0 	.word	0x200000b0

08003858 <osKernelStart>:
}

/*
  Start the RTOS Kernel scheduler.
*/
osStatus_t osKernelStart (void) {
 8003858:	b580      	push	{r7, lr}
 800385a:	b082      	sub	sp, #8
 800385c:	af00      	add	r7, sp, #0
  osStatus_t stat;
  BaseType_t state;

  if (IRQ_Context() != 0U) {
 800385e:	f7ff ffae 	bl	80037be <IRQ_Context>
 8003862:	4603      	mov	r3, r0
 8003864:	2b00      	cmp	r3, #0
 8003866:	d003      	beq.n	8003870 <osKernelStart+0x18>
    stat = osErrorISR;
 8003868:	f06f 0305 	mvn.w	r3, #5
 800386c:	607b      	str	r3, [r7, #4]
 800386e:	e016      	b.n	800389e <osKernelStart+0x46>
  }
  else {
    state = xTaskGetSchedulerState();
 8003870:	f001 fa1e 	bl	8004cb0 <xTaskGetSchedulerState>
 8003874:	6038      	str	r0, [r7, #0]

    /* Start scheduler if initialized and not started before */
    if ((state == taskSCHEDULER_NOT_STARTED) && (KernelState == osKernelReady)) {
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	2b01      	cmp	r3, #1
 800387a:	d10d      	bne.n	8003898 <osKernelStart+0x40>
 800387c:	4b0a      	ldr	r3, [pc, #40]	@ (80038a8 <osKernelStart+0x50>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	2b01      	cmp	r3, #1
 8003882:	d109      	bne.n	8003898 <osKernelStart+0x40>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8003884:	f7ff ff92 	bl	80037ac <SVC_Setup>
      /* Change state to ensure correct API flow */
      KernelState = osKernelRunning;
 8003888:	4b07      	ldr	r3, [pc, #28]	@ (80038a8 <osKernelStart+0x50>)
 800388a:	2202      	movs	r2, #2
 800388c:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800388e:	f000 fcdb 	bl	8004248 <vTaskStartScheduler>
      stat = osOK;
 8003892:	2300      	movs	r3, #0
 8003894:	607b      	str	r3, [r7, #4]
 8003896:	e002      	b.n	800389e <osKernelStart+0x46>
    } else {
      stat = osError;
 8003898:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800389c:	607b      	str	r3, [r7, #4]
    }
  }

  /* Return execution status */
  return (stat);
 800389e:	687b      	ldr	r3, [r7, #4]
}
 80038a0:	4618      	mov	r0, r3
 80038a2:	3708      	adds	r7, #8
 80038a4:	46bd      	mov	sp, r7
 80038a6:	bd80      	pop	{r7, pc}
 80038a8:	200000b0 	.word	0x200000b0

080038ac <vApplicationGetIdleTaskMemory>:
#if (configSUPPORT_STATIC_ALLOCATION == 1)
/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80038ac:	b480      	push	{r7}
 80038ae:	b085      	sub	sp, #20
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	60f8      	str	r0, [r7, #12]
 80038b4:	60b9      	str	r1, [r7, #8]
 80038b6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	4a07      	ldr	r2, [pc, #28]	@ (80038d8 <vApplicationGetIdleTaskMemory+0x2c>)
 80038bc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80038be:	68bb      	ldr	r3, [r7, #8]
 80038c0:	4a06      	ldr	r2, [pc, #24]	@ (80038dc <vApplicationGetIdleTaskMemory+0x30>)
 80038c2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2280      	movs	r2, #128	@ 0x80
 80038c8:	601a      	str	r2, [r3, #0]
}
 80038ca:	bf00      	nop
 80038cc:	3714      	adds	r7, #20
 80038ce:	46bd      	mov	sp, r7
 80038d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d4:	4770      	bx	lr
 80038d6:	bf00      	nop
 80038d8:	200000b4 	.word	0x200000b4
 80038dc:	20000110 	.word	0x20000110

080038e0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80038e0:	b480      	push	{r7}
 80038e2:	b085      	sub	sp, #20
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	60f8      	str	r0, [r7, #12]
 80038e8:	60b9      	str	r1, [r7, #8]
 80038ea:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	4a07      	ldr	r2, [pc, #28]	@ (800390c <vApplicationGetTimerTaskMemory+0x2c>)
 80038f0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80038f2:	68bb      	ldr	r3, [r7, #8]
 80038f4:	4a06      	ldr	r2, [pc, #24]	@ (8003910 <vApplicationGetTimerTaskMemory+0x30>)
 80038f6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2280      	movs	r2, #128	@ 0x80
 80038fc:	601a      	str	r2, [r3, #0]
}
 80038fe:	bf00      	nop
 8003900:	3714      	adds	r7, #20
 8003902:	46bd      	mov	sp, r7
 8003904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003908:	4770      	bx	lr
 800390a:	bf00      	nop
 800390c:	20000310 	.word	0x20000310
 8003910:	2000036c 	.word	0x2000036c

08003914 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003914:	b480      	push	{r7}
 8003916:	b083      	sub	sp, #12
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	f103 0208 	add.w	r2, r3, #8
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800392c:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	f103 0208 	add.w	r2, r3, #8
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	f103 0208 	add.w	r2, r3, #8
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2200      	movs	r2, #0
 8003946:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003948:	bf00      	nop
 800394a:	370c      	adds	r7, #12
 800394c:	46bd      	mov	sp, r7
 800394e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003952:	4770      	bx	lr

08003954 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003954:	b480      	push	{r7}
 8003956:	b083      	sub	sp, #12
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2200      	movs	r2, #0
 8003960:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003962:	bf00      	nop
 8003964:	370c      	adds	r7, #12
 8003966:	46bd      	mov	sp, r7
 8003968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396c:	4770      	bx	lr

0800396e <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 800396e:	b480      	push	{r7}
 8003970:	b085      	sub	sp, #20
 8003972:	af00      	add	r7, sp, #0
 8003974:	6078      	str	r0, [r7, #4]
 8003976:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800397e:	68bb      	ldr	r3, [r7, #8]
 8003980:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003984:	d103      	bne.n	800398e <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	691b      	ldr	r3, [r3, #16]
 800398a:	60fb      	str	r3, [r7, #12]
 800398c:	e00c      	b.n	80039a8 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	3308      	adds	r3, #8
 8003992:	60fb      	str	r3, [r7, #12]
 8003994:	e002      	b.n	800399c <vListInsert+0x2e>
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	60fb      	str	r3, [r7, #12]
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	68ba      	ldr	r2, [r7, #8]
 80039a4:	429a      	cmp	r2, r3
 80039a6:	d2f6      	bcs.n	8003996 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	685a      	ldr	r2, [r3, #4]
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	685b      	ldr	r3, [r3, #4]
 80039b4:	683a      	ldr	r2, [r7, #0]
 80039b6:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	68fa      	ldr	r2, [r7, #12]
 80039bc:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	683a      	ldr	r2, [r7, #0]
 80039c2:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	687a      	ldr	r2, [r7, #4]
 80039c8:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	1c5a      	adds	r2, r3, #1
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	601a      	str	r2, [r3, #0]
}
 80039d4:	bf00      	nop
 80039d6:	3714      	adds	r7, #20
 80039d8:	46bd      	mov	sp, r7
 80039da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039de:	4770      	bx	lr

080039e0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80039e0:	b480      	push	{r7}
 80039e2:	b085      	sub	sp, #20
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	691b      	ldr	r3, [r3, #16]
 80039ec:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	685b      	ldr	r3, [r3, #4]
 80039f2:	687a      	ldr	r2, [r7, #4]
 80039f4:	6892      	ldr	r2, [r2, #8]
 80039f6:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	689b      	ldr	r3, [r3, #8]
 80039fc:	687a      	ldr	r2, [r7, #4]
 80039fe:	6852      	ldr	r2, [r2, #4]
 8003a00:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	687a      	ldr	r2, [r7, #4]
 8003a08:	429a      	cmp	r2, r3
 8003a0a:	d103      	bne.n	8003a14 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	689a      	ldr	r2, [r3, #8]
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2200      	movs	r2, #0
 8003a18:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	1e5a      	subs	r2, r3, #1
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	3714      	adds	r7, #20
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a32:	4770      	bx	lr

08003a34 <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b084      	sub	sp, #16
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
 8003a3c:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	60fb      	str	r3, [r7, #12]
    Queue_t * const pxQueue = xQueue;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	60bb      	str	r3, [r7, #8]

    configASSERT( pxQueue );
 8003a46:	68bb      	ldr	r3, [r7, #8]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d103      	bne.n	8003a54 <xQueueGenericReset+0x20>
 8003a4c:	f001 fe64 	bl	8005718 <ulSetInterruptMask>
 8003a50:	bf00      	nop
 8003a52:	e7fd      	b.n	8003a50 <xQueueGenericReset+0x1c>

    if( ( pxQueue != NULL ) &&
 8003a54:	68bb      	ldr	r3, [r7, #8]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d057      	beq.n	8003b0a <xQueueGenericReset+0xd6>
        ( pxQueue->uxLength >= 1U ) &&
 8003a5a:	68bb      	ldr	r3, [r7, #8]
 8003a5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d053      	beq.n	8003b0a <xQueueGenericReset+0xd6>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8003a62:	68bb      	ldr	r3, [r7, #8]
 8003a64:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003a66:	68bb      	ldr	r3, [r7, #8]
 8003a68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a6a:	2100      	movs	r1, #0
 8003a6c:	fba3 2302 	umull	r2, r3, r3, r2
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d000      	beq.n	8003a76 <xQueueGenericReset+0x42>
 8003a74:	2101      	movs	r1, #1
 8003a76:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d146      	bne.n	8003b0a <xQueueGenericReset+0xd6>
    {
        taskENTER_CRITICAL();
 8003a7c:	f001 fcb4 	bl	80053e8 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003a80:	68bb      	ldr	r3, [r7, #8]
 8003a82:	681a      	ldr	r2, [r3, #0]
 8003a84:	68bb      	ldr	r3, [r7, #8]
 8003a86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a88:	68b9      	ldr	r1, [r7, #8]
 8003a8a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003a8c:	fb01 f303 	mul.w	r3, r1, r3
 8003a90:	441a      	add	r2, r3
 8003a92:	68bb      	ldr	r3, [r7, #8]
 8003a94:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003a96:	68bb      	ldr	r3, [r7, #8]
 8003a98:	2200      	movs	r2, #0
 8003a9a:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8003a9c:	68bb      	ldr	r3, [r7, #8]
 8003a9e:	681a      	ldr	r2, [r3, #0]
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003aa4:	68bb      	ldr	r3, [r7, #8]
 8003aa6:	681a      	ldr	r2, [r3, #0]
 8003aa8:	68bb      	ldr	r3, [r7, #8]
 8003aaa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003aac:	3b01      	subs	r3, #1
 8003aae:	68b9      	ldr	r1, [r7, #8]
 8003ab0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003ab2:	fb01 f303 	mul.w	r3, r1, r3
 8003ab6:	441a      	add	r2, r3
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8003abc:	68bb      	ldr	r3, [r7, #8]
 8003abe:	22ff      	movs	r2, #255	@ 0xff
 8003ac0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8003ac4:	68bb      	ldr	r3, [r7, #8]
 8003ac6:	22ff      	movs	r2, #255	@ 0xff
 8003ac8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d10e      	bne.n	8003af0 <xQueueGenericReset+0xbc>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	691b      	ldr	r3, [r3, #16]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d014      	beq.n	8003b04 <xQueueGenericReset+0xd0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003ada:	68bb      	ldr	r3, [r7, #8]
 8003adc:	3310      	adds	r3, #16
 8003ade:	4618      	mov	r0, r3
 8003ae0:	f000 feda 	bl	8004898 <xTaskRemoveFromEventList>
 8003ae4:	4603      	mov	r3, r0
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d00c      	beq.n	8003b04 <xQueueGenericReset+0xd0>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8003aea:	f001 fc6b 	bl	80053c4 <vPortYield>
 8003aee:	e009      	b.n	8003b04 <xQueueGenericReset+0xd0>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003af0:	68bb      	ldr	r3, [r7, #8]
 8003af2:	3310      	adds	r3, #16
 8003af4:	4618      	mov	r0, r3
 8003af6:	f7ff ff0d 	bl	8003914 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003afa:	68bb      	ldr	r3, [r7, #8]
 8003afc:	3324      	adds	r3, #36	@ 0x24
 8003afe:	4618      	mov	r0, r3
 8003b00:	f7ff ff08 	bl	8003914 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8003b04:	f001 fc82 	bl	800540c <vPortExitCritical>
 8003b08:	e001      	b.n	8003b0e <xQueueGenericReset+0xda>
    }
    else
    {
        xReturn = pdFAIL;
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	60fb      	str	r3, [r7, #12]
    }

    configASSERT( xReturn != pdFAIL );
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d103      	bne.n	8003b1c <xQueueGenericReset+0xe8>
 8003b14:	f001 fe00 	bl	8005718 <ulSetInterruptMask>
 8003b18:	bf00      	nop
 8003b1a:	e7fd      	b.n	8003b18 <xQueueGenericReset+0xe4>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
}
 8003b1e:	4618      	mov	r0, r3
 8003b20:	3710      	adds	r7, #16
 8003b22:	46bd      	mov	sp, r7
 8003b24:	bd80      	pop	{r7, pc}

08003b26 <xQueueGenericCreateStatic>:
    QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength,
                                             const UBaseType_t uxItemSize,
                                             uint8_t * pucQueueStorage,
                                             StaticQueue_t * pxStaticQueue,
                                             const uint8_t ucQueueType )
    {
 8003b26:	b580      	push	{r7, lr}
 8003b28:	b088      	sub	sp, #32
 8003b2a:	af02      	add	r7, sp, #8
 8003b2c:	60f8      	str	r0, [r7, #12]
 8003b2e:	60b9      	str	r1, [r7, #8]
 8003b30:	607a      	str	r2, [r7, #4]
 8003b32:	603b      	str	r3, [r7, #0]
        Queue_t * pxNewQueue = NULL;
 8003b34:	2300      	movs	r3, #0
 8003b36:	617b      	str	r3, [r7, #20]

        /* The StaticQueue_t structure and the queue storage area must be
         * supplied. */
        configASSERT( pxStaticQueue );
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d103      	bne.n	8003b46 <xQueueGenericCreateStatic+0x20>
 8003b3e:	f001 fdeb 	bl	8005718 <ulSetInterruptMask>
 8003b42:	bf00      	nop
 8003b44:	e7fd      	b.n	8003b42 <xQueueGenericCreateStatic+0x1c>

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d029      	beq.n	8003ba0 <xQueueGenericCreateStatic+0x7a>
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d026      	beq.n	8003ba0 <xQueueGenericCreateStatic+0x7a>
            ( pxStaticQueue != NULL ) &&
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d002      	beq.n	8003b5e <xQueueGenericCreateStatic+0x38>

            /* A queue storage area should be provided if the item size is not 0, and
             * should not be provided if the item size is 0. */
            ( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) ) &&
 8003b58:	68bb      	ldr	r3, [r7, #8]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d020      	beq.n	8003ba0 <xQueueGenericCreateStatic+0x7a>
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d102      	bne.n	8003b6a <xQueueGenericCreateStatic+0x44>
            ( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) ) )
 8003b64:	68bb      	ldr	r3, [r7, #8]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d11a      	bne.n	8003ba0 <xQueueGenericCreateStatic+0x7a>
            #if ( configASSERT_DEFINED == 1 )
            {
                /* Sanity check that the size of the structure used to declare a
                 * variable of type StaticQueue_t or StaticSemaphore_t equals the size of
                 * the real queue and semaphore structures. */
                volatile size_t xSize = sizeof( StaticQueue_t );
 8003b6a:	2350      	movs	r3, #80	@ 0x50
 8003b6c:	613b      	str	r3, [r7, #16]

                /* This assertion cannot be branch covered in unit tests */
                configASSERT( xSize == sizeof( Queue_t ) ); /* LCOV_EXCL_BR_LINE */
 8003b6e:	693b      	ldr	r3, [r7, #16]
 8003b70:	2b50      	cmp	r3, #80	@ 0x50
 8003b72:	d003      	beq.n	8003b7c <xQueueGenericCreateStatic+0x56>
 8003b74:	f001 fdd0 	bl	8005718 <ulSetInterruptMask>
 8003b78:	bf00      	nop
 8003b7a:	e7fd      	b.n	8003b78 <xQueueGenericCreateStatic+0x52>
                ( void ) xSize;                             /* Keeps lint quiet when configASSERT() is not defined. */
 8003b7c:	693b      	ldr	r3, [r7, #16]
            #endif /* configASSERT_DEFINED */

            /* The address of a statically allocated queue was passed in, use it.
             * The address of a statically allocated storage area was also passed in
             * but is already set. */
            pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	617b      	str	r3, [r7, #20]
            #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
            {
                /* Queues can be allocated wither statically or dynamically, so
                 * note this queue was allocated statically in case the queue is
                 * later deleted. */
                pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003b82:	697b      	ldr	r3, [r7, #20]
 8003b84:	2201      	movs	r2, #1
 8003b86:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
            }
            #endif /* configSUPPORT_DYNAMIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003b8a:	f897 2020 	ldrb.w	r2, [r7, #32]
 8003b8e:	697b      	ldr	r3, [r7, #20]
 8003b90:	9300      	str	r3, [sp, #0]
 8003b92:	4613      	mov	r3, r2
 8003b94:	687a      	ldr	r2, [r7, #4]
 8003b96:	68b9      	ldr	r1, [r7, #8]
 8003b98:	68f8      	ldr	r0, [r7, #12]
 8003b9a:	f000 f80d 	bl	8003bb8 <prvInitialiseNewQueue>
 8003b9e:	e006      	b.n	8003bae <xQueueGenericCreateStatic+0x88>
        }
        else
        {
            configASSERT( pxNewQueue );
 8003ba0:	697b      	ldr	r3, [r7, #20]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d103      	bne.n	8003bae <xQueueGenericCreateStatic+0x88>
 8003ba6:	f001 fdb7 	bl	8005718 <ulSetInterruptMask>
 8003baa:	bf00      	nop
 8003bac:	e7fd      	b.n	8003baa <xQueueGenericCreateStatic+0x84>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8003bae:	697b      	ldr	r3, [r7, #20]
    }
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	3718      	adds	r7, #24
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	bd80      	pop	{r7, pc}

08003bb8 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b084      	sub	sp, #16
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	60f8      	str	r0, [r7, #12]
 8003bc0:	60b9      	str	r1, [r7, #8]
 8003bc2:	607a      	str	r2, [r7, #4]
 8003bc4:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8003bc6:	68bb      	ldr	r3, [r7, #8]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d103      	bne.n	8003bd4 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003bcc:	69bb      	ldr	r3, [r7, #24]
 8003bce:	69ba      	ldr	r2, [r7, #24]
 8003bd0:	601a      	str	r2, [r3, #0]
 8003bd2:	e002      	b.n	8003bda <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003bd4:	69bb      	ldr	r3, [r7, #24]
 8003bd6:	687a      	ldr	r2, [r7, #4]
 8003bd8:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8003bda:	69bb      	ldr	r3, [r7, #24]
 8003bdc:	68fa      	ldr	r2, [r7, #12]
 8003bde:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8003be0:	69bb      	ldr	r3, [r7, #24]
 8003be2:	68ba      	ldr	r2, [r7, #8]
 8003be4:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003be6:	2101      	movs	r1, #1
 8003be8:	69b8      	ldr	r0, [r7, #24]
 8003bea:	f7ff ff23 	bl	8003a34 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8003bee:	69bb      	ldr	r3, [r7, #24]
 8003bf0:	78fa      	ldrb	r2, [r7, #3]
 8003bf2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8003bf6:	bf00      	nop
 8003bf8:	3710      	adds	r7, #16
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	bd80      	pop	{r7, pc}

08003bfe <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8003bfe:	b580      	push	{r7, lr}
 8003c00:	b08a      	sub	sp, #40	@ 0x28
 8003c02:	af00      	add	r7, sp, #0
 8003c04:	60f8      	str	r0, [r7, #12]
 8003c06:	60b9      	str	r1, [r7, #8]
 8003c08:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	627b      	str	r3, [r7, #36]	@ 0x24
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	623b      	str	r3, [r7, #32]

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8003c12:	6a3b      	ldr	r3, [r7, #32]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d103      	bne.n	8003c20 <xQueueReceive+0x22>
 8003c18:	f001 fd7e 	bl	8005718 <ulSetInterruptMask>
 8003c1c:	bf00      	nop
 8003c1e:	e7fd      	b.n	8003c1c <xQueueReceive+0x1e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d103      	bne.n	8003c2e <xQueueReceive+0x30>
 8003c26:	6a3b      	ldr	r3, [r7, #32]
 8003c28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d101      	bne.n	8003c32 <xQueueReceive+0x34>
 8003c2e:	2301      	movs	r3, #1
 8003c30:	e000      	b.n	8003c34 <xQueueReceive+0x36>
 8003c32:	2300      	movs	r3, #0
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d103      	bne.n	8003c40 <xQueueReceive+0x42>
 8003c38:	f001 fd6e 	bl	8005718 <ulSetInterruptMask>
 8003c3c:	bf00      	nop
 8003c3e:	e7fd      	b.n	8003c3c <xQueueReceive+0x3e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003c40:	f001 f836 	bl	8004cb0 <xTaskGetSchedulerState>
 8003c44:	4603      	mov	r3, r0
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d102      	bne.n	8003c50 <xQueueReceive+0x52>
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d101      	bne.n	8003c54 <xQueueReceive+0x56>
 8003c50:	2301      	movs	r3, #1
 8003c52:	e000      	b.n	8003c56 <xQueueReceive+0x58>
 8003c54:	2300      	movs	r3, #0
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d103      	bne.n	8003c62 <xQueueReceive+0x64>
 8003c5a:	f001 fd5d 	bl	8005718 <ulSetInterruptMask>
 8003c5e:	bf00      	nop
 8003c60:	e7fd      	b.n	8003c5e <xQueueReceive+0x60>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8003c62:	f001 fbc1 	bl	80053e8 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003c66:	6a3b      	ldr	r3, [r7, #32]
 8003c68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c6a:	61fb      	str	r3, [r7, #28]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003c6c:	69fb      	ldr	r3, [r7, #28]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d019      	beq.n	8003ca6 <xQueueReceive+0xa8>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003c72:	68b9      	ldr	r1, [r7, #8]
 8003c74:	6a38      	ldr	r0, [r7, #32]
 8003c76:	f000 f87e 	bl	8003d76 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003c7a:	69fb      	ldr	r3, [r7, #28]
 8003c7c:	1e5a      	subs	r2, r3, #1
 8003c7e:	6a3b      	ldr	r3, [r7, #32]
 8003c80:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003c82:	6a3b      	ldr	r3, [r7, #32]
 8003c84:	691b      	ldr	r3, [r3, #16]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d009      	beq.n	8003c9e <xQueueReceive+0xa0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003c8a:	6a3b      	ldr	r3, [r7, #32]
 8003c8c:	3310      	adds	r3, #16
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f000 fe02 	bl	8004898 <xTaskRemoveFromEventList>
 8003c94:	4603      	mov	r3, r0
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d001      	beq.n	8003c9e <xQueueReceive+0xa0>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8003c9a:	f001 fb93 	bl	80053c4 <vPortYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8003c9e:	f001 fbb5 	bl	800540c <vPortExitCritical>
                return pdPASS;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	e063      	b.n	8003d6e <xQueueReceive+0x170>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d103      	bne.n	8003cb4 <xQueueReceive+0xb6>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8003cac:	f001 fbae 	bl	800540c <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	e05c      	b.n	8003d6e <xQueueReceive+0x170>
                }
                else if( xEntryTimeSet == pdFALSE )
 8003cb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d106      	bne.n	8003cc8 <xQueueReceive+0xca>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8003cba:	f107 0314 	add.w	r3, r7, #20
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	f000 feb8 	bl	8004a34 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8003cc4:	2301      	movs	r3, #1
 8003cc6:	627b      	str	r3, [r7, #36]	@ 0x24
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8003cc8:	f001 fba0 	bl	800540c <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8003ccc:	f000 fb18 	bl	8004300 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8003cd0:	f001 fb8a 	bl	80053e8 <vPortEnterCritical>
 8003cd4:	6a3b      	ldr	r3, [r7, #32]
 8003cd6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003cda:	b25b      	sxtb	r3, r3
 8003cdc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003ce0:	d103      	bne.n	8003cea <xQueueReceive+0xec>
 8003ce2:	6a3b      	ldr	r3, [r7, #32]
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003cea:	6a3b      	ldr	r3, [r7, #32]
 8003cec:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003cf0:	b25b      	sxtb	r3, r3
 8003cf2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003cf6:	d103      	bne.n	8003d00 <xQueueReceive+0x102>
 8003cf8:	6a3b      	ldr	r3, [r7, #32]
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003d00:	f001 fb84 	bl	800540c <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003d04:	1d3a      	adds	r2, r7, #4
 8003d06:	f107 0314 	add.w	r3, r7, #20
 8003d0a:	4611      	mov	r1, r2
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	f000 fea7 	bl	8004a60 <xTaskCheckForTimeOut>
 8003d12:	4603      	mov	r3, r0
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d11d      	bne.n	8003d54 <xQueueReceive+0x156>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003d18:	6a38      	ldr	r0, [r7, #32]
 8003d1a:	f000 f8a4 	bl	8003e66 <prvIsQueueEmpty>
 8003d1e:	4603      	mov	r3, r0
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d011      	beq.n	8003d48 <xQueueReceive+0x14a>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003d24:	6a3b      	ldr	r3, [r7, #32]
 8003d26:	3324      	adds	r3, #36	@ 0x24
 8003d28:	687a      	ldr	r2, [r7, #4]
 8003d2a:	4611      	mov	r1, r2
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	f000 fd57 	bl	80047e0 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8003d32:	6a38      	ldr	r0, [r7, #32]
 8003d34:	f000 f845 	bl	8003dc2 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8003d38:	f000 faf0 	bl	800431c <xTaskResumeAll>
 8003d3c:	4603      	mov	r3, r0
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d18f      	bne.n	8003c62 <xQueueReceive+0x64>
                {
                    portYIELD_WITHIN_API();
 8003d42:	f001 fb3f 	bl	80053c4 <vPortYield>
 8003d46:	e78c      	b.n	8003c62 <xQueueReceive+0x64>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8003d48:	6a38      	ldr	r0, [r7, #32]
 8003d4a:	f000 f83a 	bl	8003dc2 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8003d4e:	f000 fae5 	bl	800431c <xTaskResumeAll>
 8003d52:	e786      	b.n	8003c62 <xQueueReceive+0x64>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8003d54:	6a38      	ldr	r0, [r7, #32]
 8003d56:	f000 f834 	bl	8003dc2 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8003d5a:	f000 fadf 	bl	800431c <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003d5e:	6a38      	ldr	r0, [r7, #32]
 8003d60:	f000 f881 	bl	8003e66 <prvIsQueueEmpty>
 8003d64:	4603      	mov	r3, r0
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	f43f af7b 	beq.w	8003c62 <xQueueReceive+0x64>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8003d6c:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8003d6e:	4618      	mov	r0, r3
 8003d70:	3728      	adds	r7, #40	@ 0x28
 8003d72:	46bd      	mov	sp, r7
 8003d74:	bd80      	pop	{r7, pc}

08003d76 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8003d76:	b580      	push	{r7, lr}
 8003d78:	b082      	sub	sp, #8
 8003d7a:	af00      	add	r7, sp, #0
 8003d7c:	6078      	str	r0, [r7, #4]
 8003d7e:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d018      	beq.n	8003dba <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	68da      	ldr	r2, [r3, #12]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d90:	441a      	add	r2, r3
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	68da      	ldr	r2, [r3, #12]
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	689b      	ldr	r3, [r3, #8]
 8003d9e:	429a      	cmp	r2, r3
 8003da0:	d303      	bcc.n	8003daa <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681a      	ldr	r2, [r3, #0]
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	68d9      	ldr	r1, [r3, #12]
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003db2:	461a      	mov	r2, r3
 8003db4:	6838      	ldr	r0, [r7, #0]
 8003db6:	f001 fd9f 	bl	80058f8 <memcpy>
    }
}
 8003dba:	bf00      	nop
 8003dbc:	3708      	adds	r7, #8
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	bd80      	pop	{r7, pc}

08003dc2 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003dc2:	b580      	push	{r7, lr}
 8003dc4:	b084      	sub	sp, #16
 8003dc6:	af00      	add	r7, sp, #0
 8003dc8:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8003dca:	f001 fb0d 	bl	80053e8 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003dd4:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8003dd6:	e011      	b.n	8003dfc <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d012      	beq.n	8003e06 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	3324      	adds	r3, #36	@ 0x24
 8003de4:	4618      	mov	r0, r3
 8003de6:	f000 fd57 	bl	8004898 <xTaskRemoveFromEventList>
 8003dea:	4603      	mov	r3, r0
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d001      	beq.n	8003df4 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 8003df0:	f000 fe8e 	bl	8004b10 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8003df4:	7bfb      	ldrb	r3, [r7, #15]
 8003df6:	3b01      	subs	r3, #1
 8003df8:	b2db      	uxtb	r3, r3
 8003dfa:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8003dfc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	dce9      	bgt.n	8003dd8 <prvUnlockQueue+0x16>
 8003e04:	e000      	b.n	8003e08 <prvUnlockQueue+0x46>
                    break;
 8003e06:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	22ff      	movs	r2, #255	@ 0xff
 8003e0c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8003e10:	f001 fafc 	bl	800540c <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8003e14:	f001 fae8 	bl	80053e8 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003e1e:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8003e20:	e011      	b.n	8003e46 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	691b      	ldr	r3, [r3, #16]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d012      	beq.n	8003e50 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	3310      	adds	r3, #16
 8003e2e:	4618      	mov	r0, r3
 8003e30:	f000 fd32 	bl	8004898 <xTaskRemoveFromEventList>
 8003e34:	4603      	mov	r3, r0
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d001      	beq.n	8003e3e <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8003e3a:	f000 fe69 	bl	8004b10 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8003e3e:	7bbb      	ldrb	r3, [r7, #14]
 8003e40:	3b01      	subs	r3, #1
 8003e42:	b2db      	uxtb	r3, r3
 8003e44:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8003e46:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	dce9      	bgt.n	8003e22 <prvUnlockQueue+0x60>
 8003e4e:	e000      	b.n	8003e52 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8003e50:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	22ff      	movs	r2, #255	@ 0xff
 8003e56:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 8003e5a:	f001 fad7 	bl	800540c <vPortExitCritical>
}
 8003e5e:	bf00      	nop
 8003e60:	3710      	adds	r7, #16
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}

08003e66 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8003e66:	b580      	push	{r7, lr}
 8003e68:	b084      	sub	sp, #16
 8003e6a:	af00      	add	r7, sp, #0
 8003e6c:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8003e6e:	f001 fabb 	bl	80053e8 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d102      	bne.n	8003e80 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	60fb      	str	r3, [r7, #12]
 8003e7e:	e001      	b.n	8003e84 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8003e80:	2300      	movs	r3, #0
 8003e82:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8003e84:	f001 fac2 	bl	800540c <vPortExitCritical>

    return xReturn;
 8003e88:	68fb      	ldr	r3, [r7, #12]
}
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	3710      	adds	r7, #16
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	bd80      	pop	{r7, pc}
	...

08003e94 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b084      	sub	sp, #16
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
 8003e9c:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	60bb      	str	r3, [r7, #8]

        configASSERT( xQueue );
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d103      	bne.n	8003eb0 <vQueueAddToRegistry+0x1c>
 8003ea8:	f001 fc36 	bl	8005718 <ulSetInterruptMask>
 8003eac:	bf00      	nop
 8003eae:	e7fd      	b.n	8003eac <vQueueAddToRegistry+0x18>

        if( pcQueueName != NULL )
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d024      	beq.n	8003f00 <vQueueAddToRegistry+0x6c>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	60fb      	str	r3, [r7, #12]
 8003eba:	e01e      	b.n	8003efa <vQueueAddToRegistry+0x66>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8003ebc:	4a17      	ldr	r2, [pc, #92]	@ (8003f1c <vQueueAddToRegistry+0x88>)
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	00db      	lsls	r3, r3, #3
 8003ec2:	4413      	add	r3, r2
 8003ec4:	685b      	ldr	r3, [r3, #4]
 8003ec6:	687a      	ldr	r2, [r7, #4]
 8003ec8:	429a      	cmp	r2, r3
 8003eca:	d105      	bne.n	8003ed8 <vQueueAddToRegistry+0x44>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	00db      	lsls	r3, r3, #3
 8003ed0:	4a12      	ldr	r2, [pc, #72]	@ (8003f1c <vQueueAddToRegistry+0x88>)
 8003ed2:	4413      	add	r3, r2
 8003ed4:	60bb      	str	r3, [r7, #8]
                    break;
 8003ed6:	e013      	b.n	8003f00 <vQueueAddToRegistry+0x6c>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8003ed8:	68bb      	ldr	r3, [r7, #8]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d10a      	bne.n	8003ef4 <vQueueAddToRegistry+0x60>
 8003ede:	4a0f      	ldr	r2, [pc, #60]	@ (8003f1c <vQueueAddToRegistry+0x88>)
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d104      	bne.n	8003ef4 <vQueueAddToRegistry+0x60>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	00db      	lsls	r3, r3, #3
 8003eee:	4a0b      	ldr	r2, [pc, #44]	@ (8003f1c <vQueueAddToRegistry+0x88>)
 8003ef0:	4413      	add	r3, r2
 8003ef2:	60bb      	str	r3, [r7, #8]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	3301      	adds	r3, #1
 8003ef8:	60fb      	str	r3, [r7, #12]
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	2b07      	cmp	r3, #7
 8003efe:	d9dd      	bls.n	8003ebc <vQueueAddToRegistry+0x28>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d005      	beq.n	8003f12 <vQueueAddToRegistry+0x7e>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8003f06:	68bb      	ldr	r3, [r7, #8]
 8003f08:	683a      	ldr	r2, [r7, #0]
 8003f0a:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8003f0c:	68bb      	ldr	r3, [r7, #8]
 8003f0e:	687a      	ldr	r2, [r7, #4]
 8003f10:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }
    }
 8003f12:	bf00      	nop
 8003f14:	3710      	adds	r7, #16
 8003f16:	46bd      	mov	sp, r7
 8003f18:	bd80      	pop	{r7, pc}
 8003f1a:	bf00      	nop
 8003f1c:	2000056c 	.word	0x2000056c

08003f20 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b086      	sub	sp, #24
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	60f8      	str	r0, [r7, #12]
 8003f28:	60b9      	str	r1, [r7, #8]
 8003f2a:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8003f30:	f001 fa5a 	bl	80053e8 <vPortEnterCritical>
 8003f34:	697b      	ldr	r3, [r7, #20]
 8003f36:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003f3a:	b25b      	sxtb	r3, r3
 8003f3c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003f40:	d103      	bne.n	8003f4a <vQueueWaitForMessageRestricted+0x2a>
 8003f42:	697b      	ldr	r3, [r7, #20]
 8003f44:	2200      	movs	r2, #0
 8003f46:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003f4a:	697b      	ldr	r3, [r7, #20]
 8003f4c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003f50:	b25b      	sxtb	r3, r3
 8003f52:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003f56:	d103      	bne.n	8003f60 <vQueueWaitForMessageRestricted+0x40>
 8003f58:	697b      	ldr	r3, [r7, #20]
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003f60:	f001 fa54 	bl	800540c <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003f64:	697b      	ldr	r3, [r7, #20]
 8003f66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d106      	bne.n	8003f7a <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003f6c:	697b      	ldr	r3, [r7, #20]
 8003f6e:	3324      	adds	r3, #36	@ 0x24
 8003f70:	687a      	ldr	r2, [r7, #4]
 8003f72:	68b9      	ldr	r1, [r7, #8]
 8003f74:	4618      	mov	r0, r3
 8003f76:	f000 fc51 	bl	800481c <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8003f7a:	6978      	ldr	r0, [r7, #20]
 8003f7c:	f7ff ff21 	bl	8003dc2 <prvUnlockQueue>
    }
 8003f80:	bf00      	nop
 8003f82:	3718      	adds	r7, #24
 8003f84:	46bd      	mov	sp, r7
 8003f86:	bd80      	pop	{r7, pc}

08003f88 <xTaskCreateStatic>:
                                    const uint32_t ulStackDepth,
                                    void * const pvParameters,
                                    UBaseType_t uxPriority,
                                    StackType_t * const puxStackBuffer,
                                    StaticTask_t * const pxTaskBuffer )
    {
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b08c      	sub	sp, #48	@ 0x30
 8003f8c:	af04      	add	r7, sp, #16
 8003f8e:	60f8      	str	r0, [r7, #12]
 8003f90:	60b9      	str	r1, [r7, #8]
 8003f92:	607a      	str	r2, [r7, #4]
 8003f94:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        TaskHandle_t xReturn;

        configASSERT( puxStackBuffer != NULL );
 8003f96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d103      	bne.n	8003fa4 <xTaskCreateStatic+0x1c>
 8003f9c:	f001 fbbc 	bl	8005718 <ulSetInterruptMask>
 8003fa0:	bf00      	nop
 8003fa2:	e7fd      	b.n	8003fa0 <xTaskCreateStatic+0x18>
        configASSERT( pxTaskBuffer != NULL );
 8003fa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d103      	bne.n	8003fb2 <xTaskCreateStatic+0x2a>
 8003faa:	f001 fbb5 	bl	8005718 <ulSetInterruptMask>
 8003fae:	bf00      	nop
 8003fb0:	e7fd      	b.n	8003fae <xTaskCreateStatic+0x26>
        #if ( configASSERT_DEFINED == 1 )
        {
            /* Sanity check that the size of the structure used to declare a
             * variable of type StaticTask_t equals the size of the real task
             * structure. */
            volatile size_t xSize = sizeof( StaticTask_t );
 8003fb2:	235c      	movs	r3, #92	@ 0x5c
 8003fb4:	617b      	str	r3, [r7, #20]
            configASSERT( xSize == sizeof( TCB_t ) );
 8003fb6:	697b      	ldr	r3, [r7, #20]
 8003fb8:	2b5c      	cmp	r3, #92	@ 0x5c
 8003fba:	d003      	beq.n	8003fc4 <xTaskCreateStatic+0x3c>
 8003fbc:	f001 fbac 	bl	8005718 <ulSetInterruptMask>
 8003fc0:	bf00      	nop
 8003fc2:	e7fd      	b.n	8003fc0 <xTaskCreateStatic+0x38>
            ( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003fc4:	697b      	ldr	r3, [r7, #20]
        }
        #endif /* configASSERT_DEFINED */

        if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003fc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d023      	beq.n	8004014 <xTaskCreateStatic+0x8c>
 8003fcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d020      	beq.n	8004014 <xTaskCreateStatic+0x8c>
        {
            /* The memory used for the task's TCB and stack are passed into this
             * function - use them. */
            pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003fd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fd4:	61fb      	str	r3, [r7, #28]
            memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8003fd6:	225c      	movs	r2, #92	@ 0x5c
 8003fd8:	2100      	movs	r1, #0
 8003fda:	69f8      	ldr	r0, [r7, #28]
 8003fdc:	f001 fc60 	bl	80058a0 <memset>
            pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003fe0:	69fb      	ldr	r3, [r7, #28]
 8003fe2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003fe4:	631a      	str	r2, [r3, #48]	@ 0x30

            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created statically in case the task is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003fe6:	69fb      	ldr	r3, [r7, #28]
 8003fe8:	2202      	movs	r2, #2
 8003fea:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003fee:	2300      	movs	r3, #0
 8003ff0:	9303      	str	r3, [sp, #12]
 8003ff2:	69fb      	ldr	r3, [r7, #28]
 8003ff4:	9302      	str	r3, [sp, #8]
 8003ff6:	f107 0318 	add.w	r3, r7, #24
 8003ffa:	9301      	str	r3, [sp, #4]
 8003ffc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ffe:	9300      	str	r3, [sp, #0]
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	687a      	ldr	r2, [r7, #4]
 8004004:	68b9      	ldr	r1, [r7, #8]
 8004006:	68f8      	ldr	r0, [r7, #12]
 8004008:	f000 f80b 	bl	8004022 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 800400c:	69f8      	ldr	r0, [r7, #28]
 800400e:	f000 f88b 	bl	8004128 <prvAddNewTaskToReadyList>
 8004012:	e001      	b.n	8004018 <xTaskCreateStatic+0x90>
        }
        else
        {
            xReturn = NULL;
 8004014:	2300      	movs	r3, #0
 8004016:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8004018:	69bb      	ldr	r3, [r7, #24]
    }
 800401a:	4618      	mov	r0, r3
 800401c:	3720      	adds	r7, #32
 800401e:	46bd      	mov	sp, r7
 8004020:	bd80      	pop	{r7, pc}

08004022 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8004022:	b580      	push	{r7, lr}
 8004024:	b086      	sub	sp, #24
 8004026:	af00      	add	r7, sp, #0
 8004028:	60f8      	str	r0, [r7, #12]
 800402a:	60b9      	str	r1, [r7, #8]
 800402c:	607a      	str	r2, [r7, #4]
 800402e:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004030:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004032:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	009b      	lsls	r3, r3, #2
 8004038:	461a      	mov	r2, r3
 800403a:	21a5      	movs	r1, #165	@ 0xa5
 800403c:	f001 fc30 	bl	80058a0 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004040:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004042:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800404a:	3b01      	subs	r3, #1
 800404c:	009b      	lsls	r3, r3, #2
 800404e:	4413      	add	r3, r2
 8004050:	613b      	str	r3, [r7, #16]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004052:	693b      	ldr	r3, [r7, #16]
 8004054:	f023 0307 	bic.w	r3, r3, #7
 8004058:	613b      	str	r3, [r7, #16]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800405a:	693b      	ldr	r3, [r7, #16]
 800405c:	f003 0307 	and.w	r3, r3, #7
 8004060:	2b00      	cmp	r3, #0
 8004062:	d003      	beq.n	800406c <prvInitialiseNewTask+0x4a>
 8004064:	f001 fb58 	bl	8005718 <ulSetInterruptMask>
 8004068:	bf00      	nop
 800406a:	e7fd      	b.n	8004068 <prvInitialiseNewTask+0x46>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 800406c:	68bb      	ldr	r3, [r7, #8]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d01e      	beq.n	80040b0 <prvInitialiseNewTask+0x8e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004072:	2300      	movs	r3, #0
 8004074:	617b      	str	r3, [r7, #20]
 8004076:	e012      	b.n	800409e <prvInitialiseNewTask+0x7c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004078:	68ba      	ldr	r2, [r7, #8]
 800407a:	697b      	ldr	r3, [r7, #20]
 800407c:	4413      	add	r3, r2
 800407e:	7819      	ldrb	r1, [r3, #0]
 8004080:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004082:	697b      	ldr	r3, [r7, #20]
 8004084:	4413      	add	r3, r2
 8004086:	3334      	adds	r3, #52	@ 0x34
 8004088:	460a      	mov	r2, r1
 800408a:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 800408c:	68ba      	ldr	r2, [r7, #8]
 800408e:	697b      	ldr	r3, [r7, #20]
 8004090:	4413      	add	r3, r2
 8004092:	781b      	ldrb	r3, [r3, #0]
 8004094:	2b00      	cmp	r3, #0
 8004096:	d006      	beq.n	80040a6 <prvInitialiseNewTask+0x84>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004098:	697b      	ldr	r3, [r7, #20]
 800409a:	3301      	adds	r3, #1
 800409c:	617b      	str	r3, [r7, #20]
 800409e:	697b      	ldr	r3, [r7, #20]
 80040a0:	2b0f      	cmp	r3, #15
 80040a2:	d9e9      	bls.n	8004078 <prvInitialiseNewTask+0x56>
 80040a4:	e000      	b.n	80040a8 <prvInitialiseNewTask+0x86>
            {
                break;
 80040a6:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80040a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040aa:	2200      	movs	r2, #0
 80040ac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 80040b0:	6a3b      	ldr	r3, [r7, #32]
 80040b2:	2b37      	cmp	r3, #55	@ 0x37
 80040b4:	d903      	bls.n	80040be <prvInitialiseNewTask+0x9c>
 80040b6:	f001 fb2f 	bl	8005718 <ulSetInterruptMask>
 80040ba:	bf00      	nop
 80040bc:	e7fd      	b.n	80040ba <prvInitialiseNewTask+0x98>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80040be:	6a3b      	ldr	r3, [r7, #32]
 80040c0:	2b37      	cmp	r3, #55	@ 0x37
 80040c2:	d901      	bls.n	80040c8 <prvInitialiseNewTask+0xa6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80040c4:	2337      	movs	r3, #55	@ 0x37
 80040c6:	623b      	str	r3, [r7, #32]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 80040c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040ca:	6a3a      	ldr	r2, [r7, #32]
 80040cc:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 80040ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040d0:	6a3a      	ldr	r2, [r7, #32]
 80040d2:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80040d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040d6:	3304      	adds	r3, #4
 80040d8:	4618      	mov	r0, r3
 80040da:	f7ff fc3b 	bl	8003954 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80040de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040e0:	3318      	adds	r3, #24
 80040e2:	4618      	mov	r0, r3
 80040e4:	f7ff fc36 	bl	8003954 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80040e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040ea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80040ec:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80040ee:	6a3b      	ldr	r3, [r7, #32]
 80040f0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80040f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040f6:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80040f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040fa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80040fc:	625a      	str	r2, [r3, #36]	@ 0x24
         * function as well. */
        #if ( portHAS_STACK_OVERFLOW_CHECKING == 1 )
        {
            #if ( portSTACK_GROWTH < 0 )
            {
                pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxNewTCB->pxStack, pxTaskCode, pvParameters );
 80040fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004100:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	68fa      	ldr	r2, [r7, #12]
 8004106:	6938      	ldr	r0, [r7, #16]
 8004108:	f001 f9ce 	bl	80054a8 <pxPortInitialiseStack>
 800410c:	4602      	mov	r2, r0
 800410e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004110:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8004112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004114:	2b00      	cmp	r3, #0
 8004116:	d002      	beq.n	800411e <prvInitialiseNewTask+0xfc>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800411a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800411c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800411e:	bf00      	nop
 8004120:	3718      	adds	r7, #24
 8004122:	46bd      	mov	sp, r7
 8004124:	bd80      	pop	{r7, pc}
	...

08004128 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b084      	sub	sp, #16
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8004130:	f001 f95a 	bl	80053e8 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8004134:	4b3e      	ldr	r3, [pc, #248]	@ (8004230 <prvAddNewTaskToReadyList+0x108>)
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	3301      	adds	r3, #1
 800413a:	4a3d      	ldr	r2, [pc, #244]	@ (8004230 <prvAddNewTaskToReadyList+0x108>)
 800413c:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 800413e:	4b3d      	ldr	r3, [pc, #244]	@ (8004234 <prvAddNewTaskToReadyList+0x10c>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d109      	bne.n	800415a <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8004146:	4a3b      	ldr	r2, [pc, #236]	@ (8004234 <prvAddNewTaskToReadyList+0x10c>)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800414c:	4b38      	ldr	r3, [pc, #224]	@ (8004230 <prvAddNewTaskToReadyList+0x108>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	2b01      	cmp	r3, #1
 8004152:	d110      	bne.n	8004176 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8004154:	f000 fcfa 	bl	8004b4c <prvInitialiseTaskLists>
 8004158:	e00d      	b.n	8004176 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 800415a:	4b37      	ldr	r3, [pc, #220]	@ (8004238 <prvAddNewTaskToReadyList+0x110>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d109      	bne.n	8004176 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004162:	4b34      	ldr	r3, [pc, #208]	@ (8004234 <prvAddNewTaskToReadyList+0x10c>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800416c:	429a      	cmp	r2, r3
 800416e:	d802      	bhi.n	8004176 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8004170:	4a30      	ldr	r2, [pc, #192]	@ (8004234 <prvAddNewTaskToReadyList+0x10c>)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8004176:	4b31      	ldr	r3, [pc, #196]	@ (800423c <prvAddNewTaskToReadyList+0x114>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	3301      	adds	r3, #1
 800417c:	4a2f      	ldr	r2, [pc, #188]	@ (800423c <prvAddNewTaskToReadyList+0x114>)
 800417e:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004180:	4b2e      	ldr	r3, [pc, #184]	@ (800423c <prvAddNewTaskToReadyList+0x114>)
 8004182:	681a      	ldr	r2, [r3, #0]
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	645a      	str	r2, [r3, #68]	@ 0x44
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800418c:	4b2c      	ldr	r3, [pc, #176]	@ (8004240 <prvAddNewTaskToReadyList+0x118>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	429a      	cmp	r2, r3
 8004192:	d903      	bls.n	800419c <prvAddNewTaskToReadyList+0x74>
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004198:	4a29      	ldr	r2, [pc, #164]	@ (8004240 <prvAddNewTaskToReadyList+0x118>)
 800419a:	6013      	str	r3, [r2, #0]
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041a0:	4928      	ldr	r1, [pc, #160]	@ (8004244 <prvAddNewTaskToReadyList+0x11c>)
 80041a2:	4613      	mov	r3, r2
 80041a4:	009b      	lsls	r3, r3, #2
 80041a6:	4413      	add	r3, r2
 80041a8:	009b      	lsls	r3, r3, #2
 80041aa:	440b      	add	r3, r1
 80041ac:	3304      	adds	r3, #4
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	60fb      	str	r3, [r7, #12]
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	68fa      	ldr	r2, [r7, #12]
 80041b6:	609a      	str	r2, [r3, #8]
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	689a      	ldr	r2, [r3, #8]
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	60da      	str	r2, [r3, #12]
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	689b      	ldr	r3, [r3, #8]
 80041c4:	687a      	ldr	r2, [r7, #4]
 80041c6:	3204      	adds	r2, #4
 80041c8:	605a      	str	r2, [r3, #4]
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	1d1a      	adds	r2, r3, #4
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	609a      	str	r2, [r3, #8]
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041d6:	4613      	mov	r3, r2
 80041d8:	009b      	lsls	r3, r3, #2
 80041da:	4413      	add	r3, r2
 80041dc:	009b      	lsls	r3, r3, #2
 80041de:	4a19      	ldr	r2, [pc, #100]	@ (8004244 <prvAddNewTaskToReadyList+0x11c>)
 80041e0:	441a      	add	r2, r3
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	615a      	str	r2, [r3, #20]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041ea:	4916      	ldr	r1, [pc, #88]	@ (8004244 <prvAddNewTaskToReadyList+0x11c>)
 80041ec:	4613      	mov	r3, r2
 80041ee:	009b      	lsls	r3, r3, #2
 80041f0:	4413      	add	r3, r2
 80041f2:	009b      	lsls	r3, r3, #2
 80041f4:	440b      	add	r3, r1
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	1c59      	adds	r1, r3, #1
 80041fa:	4812      	ldr	r0, [pc, #72]	@ (8004244 <prvAddNewTaskToReadyList+0x11c>)
 80041fc:	4613      	mov	r3, r2
 80041fe:	009b      	lsls	r3, r3, #2
 8004200:	4413      	add	r3, r2
 8004202:	009b      	lsls	r3, r3, #2
 8004204:	4403      	add	r3, r0
 8004206:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8004208:	f001 f900 	bl	800540c <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 800420c:	4b0a      	ldr	r3, [pc, #40]	@ (8004238 <prvAddNewTaskToReadyList+0x110>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d008      	beq.n	8004226 <prvAddNewTaskToReadyList+0xfe>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004214:	4b07      	ldr	r3, [pc, #28]	@ (8004234 <prvAddNewTaskToReadyList+0x10c>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800421e:	429a      	cmp	r2, r3
 8004220:	d201      	bcs.n	8004226 <prvAddNewTaskToReadyList+0xfe>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8004222:	f001 f8cf 	bl	80053c4 <vPortYield>
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8004226:	bf00      	nop
 8004228:	3710      	adds	r7, #16
 800422a:	46bd      	mov	sp, r7
 800422c:	bd80      	pop	{r7, pc}
 800422e:	bf00      	nop
 8004230:	20000a80 	.word	0x20000a80
 8004234:	200005ac 	.word	0x200005ac
 8004238:	20000a8c 	.word	0x20000a8c
 800423c:	20000a9c 	.word	0x20000a9c
 8004240:	20000a88 	.word	0x20000a88
 8004244:	200005b0 	.word	0x200005b0

08004248 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b088      	sub	sp, #32
 800424c:	af04      	add	r7, sp, #16
    BaseType_t xReturn;

    /* Add the idle task at the lowest priority. */
    #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
    {
        StaticTask_t * pxIdleTaskTCBBuffer = NULL;
 800424e:	2300      	movs	r3, #0
 8004250:	60bb      	str	r3, [r7, #8]
        StackType_t * pxIdleTaskStackBuffer = NULL;
 8004252:	2300      	movs	r3, #0
 8004254:	607b      	str	r3, [r7, #4]
        uint32_t ulIdleTaskStackSize;

        /* The Idle task is created using user provided RAM - obtain the
         * address of the RAM then create the idle task. */
        vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004256:	463a      	mov	r2, r7
 8004258:	1d39      	adds	r1, r7, #4
 800425a:	f107 0308 	add.w	r3, r7, #8
 800425e:	4618      	mov	r0, r3
 8004260:	f7ff fb24 	bl	80038ac <vApplicationGetIdleTaskMemory>
        xIdleTaskHandle = xTaskCreateStatic( prvIdleTask,
 8004264:	6839      	ldr	r1, [r7, #0]
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	68ba      	ldr	r2, [r7, #8]
 800426a:	9202      	str	r2, [sp, #8]
 800426c:	9301      	str	r3, [sp, #4]
 800426e:	2300      	movs	r3, #0
 8004270:	9300      	str	r3, [sp, #0]
 8004272:	2300      	movs	r3, #0
 8004274:	460a      	mov	r2, r1
 8004276:	491b      	ldr	r1, [pc, #108]	@ (80042e4 <vTaskStartScheduler+0x9c>)
 8004278:	481b      	ldr	r0, [pc, #108]	@ (80042e8 <vTaskStartScheduler+0xa0>)
 800427a:	f7ff fe85 	bl	8003f88 <xTaskCreateStatic>
 800427e:	4603      	mov	r3, r0
 8004280:	4a1a      	ldr	r2, [pc, #104]	@ (80042ec <vTaskStartScheduler+0xa4>)
 8004282:	6013      	str	r3, [r2, #0]
                                             ( void * ) NULL,       /*lint !e961.  The cast is not redundant for all compilers. */
                                             portPRIVILEGE_BIT,     /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
                                             pxIdleTaskStackBuffer,
                                             pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

        if( xIdleTaskHandle != NULL )
 8004284:	4b19      	ldr	r3, [pc, #100]	@ (80042ec <vTaskStartScheduler+0xa4>)
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	2b00      	cmp	r3, #0
 800428a:	d002      	beq.n	8004292 <vTaskStartScheduler+0x4a>
        {
            xReturn = pdPASS;
 800428c:	2301      	movs	r3, #1
 800428e:	60fb      	str	r3, [r7, #12]
 8004290:	e001      	b.n	8004296 <vTaskStartScheduler+0x4e>
        }
        else
        {
            xReturn = pdFAIL;
 8004292:	2300      	movs	r3, #0
 8004294:	60fb      	str	r3, [r7, #12]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	2b01      	cmp	r3, #1
 800429a:	d102      	bne.n	80042a2 <vTaskStartScheduler+0x5a>
        {
            xReturn = xTimerCreateTimerTask();
 800429c:	f000 fd94 	bl	8004dc8 <xTimerCreateTimerTask>
 80042a0:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	2b01      	cmp	r3, #1
 80042a6:	d10e      	bne.n	80042c6 <vTaskStartScheduler+0x7e>
        /* Interrupts are turned off here, to ensure a tick does not occur
         * before or during the call to xPortStartScheduler().  The stacks of
         * the created tasks contain a status word with interrupts switched on
         * so interrupts will automatically get re-enabled when the first task
         * starts to run. */
        portDISABLE_INTERRUPTS();
 80042a8:	f001 fa36 	bl	8005718 <ulSetInterruptMask>
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 80042ac:	4b10      	ldr	r3, [pc, #64]	@ (80042f0 <vTaskStartScheduler+0xa8>)
 80042ae:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80042b2:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 80042b4:	4b0f      	ldr	r3, [pc, #60]	@ (80042f4 <vTaskStartScheduler+0xac>)
 80042b6:	2201      	movs	r2, #1
 80042b8:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80042ba:	4b0f      	ldr	r3, [pc, #60]	@ (80042f8 <vTaskStartScheduler+0xb0>)
 80042bc:	2200      	movs	r2, #0
 80042be:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 80042c0:	f001 f97c 	bl	80055bc <xPortStartScheduler>
 80042c4:	e007      	b.n	80042d6 <vTaskStartScheduler+0x8e>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80042cc:	d103      	bne.n	80042d6 <vTaskStartScheduler+0x8e>
 80042ce:	f001 fa23 	bl	8005718 <ulSetInterruptMask>
 80042d2:	bf00      	nop
 80042d4:	e7fd      	b.n	80042d2 <vTaskStartScheduler+0x8a>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 80042d6:	4b09      	ldr	r3, [pc, #36]	@ (80042fc <vTaskStartScheduler+0xb4>)
 80042d8:	681b      	ldr	r3, [r3, #0]
}
 80042da:	bf00      	nop
 80042dc:	3710      	adds	r7, #16
 80042de:	46bd      	mov	sp, r7
 80042e0:	bd80      	pop	{r7, pc}
 80042e2:	bf00      	nop
 80042e4:	0800592c 	.word	0x0800592c
 80042e8:	08004b29 	.word	0x08004b29
 80042ec:	20000aa4 	.word	0x20000aa4
 80042f0:	20000aa0 	.word	0x20000aa0
 80042f4:	20000a8c 	.word	0x20000a8c
 80042f8:	20000a84 	.word	0x20000a84
 80042fc:	2000000c 	.word	0x2000000c

08004300 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004300:	b480      	push	{r7}
 8004302:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8004304:	4b04      	ldr	r3, [pc, #16]	@ (8004318 <vTaskSuspendAll+0x18>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	3301      	adds	r3, #1
 800430a:	4a03      	ldr	r2, [pc, #12]	@ (8004318 <vTaskSuspendAll+0x18>)
 800430c:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 800430e:	bf00      	nop
 8004310:	46bd      	mov	sp, r7
 8004312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004316:	4770      	bx	lr
 8004318:	20000aa8 	.word	0x20000aa8

0800431c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b086      	sub	sp, #24
 8004320:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8004322:	2300      	movs	r3, #0
 8004324:	617b      	str	r3, [r7, #20]
    BaseType_t xAlreadyYielded = pdFALSE;
 8004326:	2300      	movs	r3, #0
 8004328:	613b      	str	r3, [r7, #16]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended != ( UBaseType_t ) 0U );
 800432a:	4b6b      	ldr	r3, [pc, #428]	@ (80044d8 <xTaskResumeAll+0x1bc>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d103      	bne.n	800433a <xTaskResumeAll+0x1e>
 8004332:	f001 f9f1 	bl	8005718 <ulSetInterruptMask>
 8004336:	bf00      	nop
 8004338:	e7fd      	b.n	8004336 <xTaskResumeAll+0x1a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 800433a:	f001 f855 	bl	80053e8 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 800433e:	4b66      	ldr	r3, [pc, #408]	@ (80044d8 <xTaskResumeAll+0x1bc>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	3b01      	subs	r3, #1
 8004344:	4a64      	ldr	r2, [pc, #400]	@ (80044d8 <xTaskResumeAll+0x1bc>)
 8004346:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8004348:	4b63      	ldr	r3, [pc, #396]	@ (80044d8 <xTaskResumeAll+0x1bc>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	2b00      	cmp	r3, #0
 800434e:	f040 80bb 	bne.w	80044c8 <xTaskResumeAll+0x1ac>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004352:	4b62      	ldr	r3, [pc, #392]	@ (80044dc <xTaskResumeAll+0x1c0>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	2b00      	cmp	r3, #0
 8004358:	f000 80b6 	beq.w	80044c8 <xTaskResumeAll+0x1ac>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800435c:	e08b      	b.n	8004476 <xTaskResumeAll+0x15a>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800435e:	4b60      	ldr	r3, [pc, #384]	@ (80044e0 <xTaskResumeAll+0x1c4>)
 8004360:	68db      	ldr	r3, [r3, #12]
 8004362:	68db      	ldr	r3, [r3, #12]
 8004364:	617b      	str	r3, [r7, #20]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8004366:	697b      	ldr	r3, [r7, #20]
 8004368:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800436a:	60bb      	str	r3, [r7, #8]
 800436c:	697b      	ldr	r3, [r7, #20]
 800436e:	69db      	ldr	r3, [r3, #28]
 8004370:	697a      	ldr	r2, [r7, #20]
 8004372:	6a12      	ldr	r2, [r2, #32]
 8004374:	609a      	str	r2, [r3, #8]
 8004376:	697b      	ldr	r3, [r7, #20]
 8004378:	6a1b      	ldr	r3, [r3, #32]
 800437a:	697a      	ldr	r2, [r7, #20]
 800437c:	69d2      	ldr	r2, [r2, #28]
 800437e:	605a      	str	r2, [r3, #4]
 8004380:	68bb      	ldr	r3, [r7, #8]
 8004382:	685a      	ldr	r2, [r3, #4]
 8004384:	697b      	ldr	r3, [r7, #20]
 8004386:	3318      	adds	r3, #24
 8004388:	429a      	cmp	r2, r3
 800438a:	d103      	bne.n	8004394 <xTaskResumeAll+0x78>
 800438c:	697b      	ldr	r3, [r7, #20]
 800438e:	6a1a      	ldr	r2, [r3, #32]
 8004390:	68bb      	ldr	r3, [r7, #8]
 8004392:	605a      	str	r2, [r3, #4]
 8004394:	697b      	ldr	r3, [r7, #20]
 8004396:	2200      	movs	r2, #0
 8004398:	629a      	str	r2, [r3, #40]	@ 0x28
 800439a:	68bb      	ldr	r3, [r7, #8]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	1e5a      	subs	r2, r3, #1
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80043a4:	697b      	ldr	r3, [r7, #20]
 80043a6:	695b      	ldr	r3, [r3, #20]
 80043a8:	607b      	str	r3, [r7, #4]
 80043aa:	697b      	ldr	r3, [r7, #20]
 80043ac:	689b      	ldr	r3, [r3, #8]
 80043ae:	697a      	ldr	r2, [r7, #20]
 80043b0:	68d2      	ldr	r2, [r2, #12]
 80043b2:	609a      	str	r2, [r3, #8]
 80043b4:	697b      	ldr	r3, [r7, #20]
 80043b6:	68db      	ldr	r3, [r3, #12]
 80043b8:	697a      	ldr	r2, [r7, #20]
 80043ba:	6892      	ldr	r2, [r2, #8]
 80043bc:	605a      	str	r2, [r3, #4]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	685a      	ldr	r2, [r3, #4]
 80043c2:	697b      	ldr	r3, [r7, #20]
 80043c4:	3304      	adds	r3, #4
 80043c6:	429a      	cmp	r2, r3
 80043c8:	d103      	bne.n	80043d2 <xTaskResumeAll+0xb6>
 80043ca:	697b      	ldr	r3, [r7, #20]
 80043cc:	68da      	ldr	r2, [r3, #12]
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	605a      	str	r2, [r3, #4]
 80043d2:	697b      	ldr	r3, [r7, #20]
 80043d4:	2200      	movs	r2, #0
 80043d6:	615a      	str	r2, [r3, #20]
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	1e5a      	subs	r2, r3, #1
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 80043e2:	697b      	ldr	r3, [r7, #20]
 80043e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80043e6:	4b3f      	ldr	r3, [pc, #252]	@ (80044e4 <xTaskResumeAll+0x1c8>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	429a      	cmp	r2, r3
 80043ec:	d903      	bls.n	80043f6 <xTaskResumeAll+0xda>
 80043ee:	697b      	ldr	r3, [r7, #20]
 80043f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043f2:	4a3c      	ldr	r2, [pc, #240]	@ (80044e4 <xTaskResumeAll+0x1c8>)
 80043f4:	6013      	str	r3, [r2, #0]
 80043f6:	697b      	ldr	r3, [r7, #20]
 80043f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80043fa:	493b      	ldr	r1, [pc, #236]	@ (80044e8 <xTaskResumeAll+0x1cc>)
 80043fc:	4613      	mov	r3, r2
 80043fe:	009b      	lsls	r3, r3, #2
 8004400:	4413      	add	r3, r2
 8004402:	009b      	lsls	r3, r3, #2
 8004404:	440b      	add	r3, r1
 8004406:	3304      	adds	r3, #4
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	603b      	str	r3, [r7, #0]
 800440c:	697b      	ldr	r3, [r7, #20]
 800440e:	683a      	ldr	r2, [r7, #0]
 8004410:	609a      	str	r2, [r3, #8]
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	689a      	ldr	r2, [r3, #8]
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	60da      	str	r2, [r3, #12]
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	689b      	ldr	r3, [r3, #8]
 800441e:	697a      	ldr	r2, [r7, #20]
 8004420:	3204      	adds	r2, #4
 8004422:	605a      	str	r2, [r3, #4]
 8004424:	697b      	ldr	r3, [r7, #20]
 8004426:	1d1a      	adds	r2, r3, #4
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	609a      	str	r2, [r3, #8]
 800442c:	697b      	ldr	r3, [r7, #20]
 800442e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004430:	4613      	mov	r3, r2
 8004432:	009b      	lsls	r3, r3, #2
 8004434:	4413      	add	r3, r2
 8004436:	009b      	lsls	r3, r3, #2
 8004438:	4a2b      	ldr	r2, [pc, #172]	@ (80044e8 <xTaskResumeAll+0x1cc>)
 800443a:	441a      	add	r2, r3
 800443c:	697b      	ldr	r3, [r7, #20]
 800443e:	615a      	str	r2, [r3, #20]
 8004440:	697b      	ldr	r3, [r7, #20]
 8004442:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004444:	4928      	ldr	r1, [pc, #160]	@ (80044e8 <xTaskResumeAll+0x1cc>)
 8004446:	4613      	mov	r3, r2
 8004448:	009b      	lsls	r3, r3, #2
 800444a:	4413      	add	r3, r2
 800444c:	009b      	lsls	r3, r3, #2
 800444e:	440b      	add	r3, r1
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	1c59      	adds	r1, r3, #1
 8004454:	4824      	ldr	r0, [pc, #144]	@ (80044e8 <xTaskResumeAll+0x1cc>)
 8004456:	4613      	mov	r3, r2
 8004458:	009b      	lsls	r3, r3, #2
 800445a:	4413      	add	r3, r2
 800445c:	009b      	lsls	r3, r3, #2
 800445e:	4403      	add	r3, r0
 8004460:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004462:	697b      	ldr	r3, [r7, #20]
 8004464:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004466:	4b21      	ldr	r3, [pc, #132]	@ (80044ec <xTaskResumeAll+0x1d0>)
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800446c:	429a      	cmp	r2, r3
 800446e:	d902      	bls.n	8004476 <xTaskResumeAll+0x15a>
                    {
                        xYieldPending = pdTRUE;
 8004470:	4b1f      	ldr	r3, [pc, #124]	@ (80044f0 <xTaskResumeAll+0x1d4>)
 8004472:	2201      	movs	r2, #1
 8004474:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004476:	4b1a      	ldr	r3, [pc, #104]	@ (80044e0 <xTaskResumeAll+0x1c4>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	2b00      	cmp	r3, #0
 800447c:	f47f af6f 	bne.w	800435e <xTaskResumeAll+0x42>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8004480:	697b      	ldr	r3, [r7, #20]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d001      	beq.n	800448a <xTaskResumeAll+0x16e>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8004486:	f000 fbf7 	bl	8004c78 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800448a:	4b1a      	ldr	r3, [pc, #104]	@ (80044f4 <xTaskResumeAll+0x1d8>)
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	60fb      	str	r3, [r7, #12]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d010      	beq.n	80044b8 <xTaskResumeAll+0x19c>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8004496:	f000 f83f 	bl	8004518 <xTaskIncrementTick>
 800449a:	4603      	mov	r3, r0
 800449c:	2b00      	cmp	r3, #0
 800449e:	d002      	beq.n	80044a6 <xTaskResumeAll+0x18a>
                            {
                                xYieldPending = pdTRUE;
 80044a0:	4b13      	ldr	r3, [pc, #76]	@ (80044f0 <xTaskResumeAll+0x1d4>)
 80044a2:	2201      	movs	r2, #1
 80044a4:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	3b01      	subs	r3, #1
 80044aa:	60fb      	str	r3, [r7, #12]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d1f1      	bne.n	8004496 <xTaskResumeAll+0x17a>

                        xPendedTicks = 0;
 80044b2:	4b10      	ldr	r3, [pc, #64]	@ (80044f4 <xTaskResumeAll+0x1d8>)
 80044b4:	2200      	movs	r2, #0
 80044b6:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 80044b8:	4b0d      	ldr	r3, [pc, #52]	@ (80044f0 <xTaskResumeAll+0x1d4>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d003      	beq.n	80044c8 <xTaskResumeAll+0x1ac>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 80044c0:	2301      	movs	r3, #1
 80044c2:	613b      	str	r3, [r7, #16]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 80044c4:	f000 ff7e 	bl	80053c4 <vPortYield>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 80044c8:	f000 ffa0 	bl	800540c <vPortExitCritical>

    return xAlreadyYielded;
 80044cc:	693b      	ldr	r3, [r7, #16]
}
 80044ce:	4618      	mov	r0, r3
 80044d0:	3718      	adds	r7, #24
 80044d2:	46bd      	mov	sp, r7
 80044d4:	bd80      	pop	{r7, pc}
 80044d6:	bf00      	nop
 80044d8:	20000aa8 	.word	0x20000aa8
 80044dc:	20000a80 	.word	0x20000a80
 80044e0:	20000a40 	.word	0x20000a40
 80044e4:	20000a88 	.word	0x20000a88
 80044e8:	200005b0 	.word	0x200005b0
 80044ec:	200005ac 	.word	0x200005ac
 80044f0:	20000a94 	.word	0x20000a94
 80044f4:	20000a90 	.word	0x20000a90

080044f8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80044f8:	b480      	push	{r7}
 80044fa:	b083      	sub	sp, #12
 80044fc:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 80044fe:	4b05      	ldr	r3, [pc, #20]	@ (8004514 <xTaskGetTickCount+0x1c>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8004504:	687b      	ldr	r3, [r7, #4]
}
 8004506:	4618      	mov	r0, r3
 8004508:	370c      	adds	r7, #12
 800450a:	46bd      	mov	sp, r7
 800450c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004510:	4770      	bx	lr
 8004512:	bf00      	nop
 8004514:	20000a84 	.word	0x20000a84

08004518 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b088      	sub	sp, #32
 800451c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 800451e:	2300      	movs	r3, #0
 8004520:	61fb      	str	r3, [r7, #28]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8004522:	4b7a      	ldr	r3, [pc, #488]	@ (800470c <xTaskIncrementTick+0x1f4>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	2b00      	cmp	r3, #0
 8004528:	f040 80e6 	bne.w	80046f8 <xTaskIncrementTick+0x1e0>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800452c:	4b78      	ldr	r3, [pc, #480]	@ (8004710 <xTaskIncrementTick+0x1f8>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	3301      	adds	r3, #1
 8004532:	61bb      	str	r3, [r7, #24]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8004534:	4a76      	ldr	r2, [pc, #472]	@ (8004710 <xTaskIncrementTick+0x1f8>)
 8004536:	69bb      	ldr	r3, [r7, #24]
 8004538:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800453a:	69bb      	ldr	r3, [r7, #24]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d119      	bne.n	8004574 <xTaskIncrementTick+0x5c>
        {
            taskSWITCH_DELAYED_LISTS();
 8004540:	4b74      	ldr	r3, [pc, #464]	@ (8004714 <xTaskIncrementTick+0x1fc>)
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d003      	beq.n	8004552 <xTaskIncrementTick+0x3a>
 800454a:	f001 f8e5 	bl	8005718 <ulSetInterruptMask>
 800454e:	bf00      	nop
 8004550:	e7fd      	b.n	800454e <xTaskIncrementTick+0x36>
 8004552:	4b70      	ldr	r3, [pc, #448]	@ (8004714 <xTaskIncrementTick+0x1fc>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	617b      	str	r3, [r7, #20]
 8004558:	4b6f      	ldr	r3, [pc, #444]	@ (8004718 <xTaskIncrementTick+0x200>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	4a6d      	ldr	r2, [pc, #436]	@ (8004714 <xTaskIncrementTick+0x1fc>)
 800455e:	6013      	str	r3, [r2, #0]
 8004560:	4a6d      	ldr	r2, [pc, #436]	@ (8004718 <xTaskIncrementTick+0x200>)
 8004562:	697b      	ldr	r3, [r7, #20]
 8004564:	6013      	str	r3, [r2, #0]
 8004566:	4b6d      	ldr	r3, [pc, #436]	@ (800471c <xTaskIncrementTick+0x204>)
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	3301      	adds	r3, #1
 800456c:	4a6b      	ldr	r2, [pc, #428]	@ (800471c <xTaskIncrementTick+0x204>)
 800456e:	6013      	str	r3, [r2, #0]
 8004570:	f000 fb82 	bl	8004c78 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8004574:	4b6a      	ldr	r3, [pc, #424]	@ (8004720 <xTaskIncrementTick+0x208>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	69ba      	ldr	r2, [r7, #24]
 800457a:	429a      	cmp	r2, r3
 800457c:	f0c0 80a7 	bcc.w	80046ce <xTaskIncrementTick+0x1b6>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004580:	4b64      	ldr	r3, [pc, #400]	@ (8004714 <xTaskIncrementTick+0x1fc>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d104      	bne.n	8004594 <xTaskIncrementTick+0x7c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800458a:	4b65      	ldr	r3, [pc, #404]	@ (8004720 <xTaskIncrementTick+0x208>)
 800458c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004590:	601a      	str	r2, [r3, #0]
                    break;
 8004592:	e09c      	b.n	80046ce <xTaskIncrementTick+0x1b6>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004594:	4b5f      	ldr	r3, [pc, #380]	@ (8004714 <xTaskIncrementTick+0x1fc>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	68db      	ldr	r3, [r3, #12]
 800459a:	68db      	ldr	r3, [r3, #12]
 800459c:	613b      	str	r3, [r7, #16]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800459e:	693b      	ldr	r3, [r7, #16]
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	60fb      	str	r3, [r7, #12]

                    if( xConstTickCount < xItemValue )
 80045a4:	69ba      	ldr	r2, [r7, #24]
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	429a      	cmp	r2, r3
 80045aa:	d203      	bcs.n	80045b4 <xTaskIncrementTick+0x9c>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 80045ac:	4a5c      	ldr	r2, [pc, #368]	@ (8004720 <xTaskIncrementTick+0x208>)
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 80045b2:	e08c      	b.n	80046ce <xTaskIncrementTick+0x1b6>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80045b4:	693b      	ldr	r3, [r7, #16]
 80045b6:	695b      	ldr	r3, [r3, #20]
 80045b8:	60bb      	str	r3, [r7, #8]
 80045ba:	693b      	ldr	r3, [r7, #16]
 80045bc:	689b      	ldr	r3, [r3, #8]
 80045be:	693a      	ldr	r2, [r7, #16]
 80045c0:	68d2      	ldr	r2, [r2, #12]
 80045c2:	609a      	str	r2, [r3, #8]
 80045c4:	693b      	ldr	r3, [r7, #16]
 80045c6:	68db      	ldr	r3, [r3, #12]
 80045c8:	693a      	ldr	r2, [r7, #16]
 80045ca:	6892      	ldr	r2, [r2, #8]
 80045cc:	605a      	str	r2, [r3, #4]
 80045ce:	68bb      	ldr	r3, [r7, #8]
 80045d0:	685a      	ldr	r2, [r3, #4]
 80045d2:	693b      	ldr	r3, [r7, #16]
 80045d4:	3304      	adds	r3, #4
 80045d6:	429a      	cmp	r2, r3
 80045d8:	d103      	bne.n	80045e2 <xTaskIncrementTick+0xca>
 80045da:	693b      	ldr	r3, [r7, #16]
 80045dc:	68da      	ldr	r2, [r3, #12]
 80045de:	68bb      	ldr	r3, [r7, #8]
 80045e0:	605a      	str	r2, [r3, #4]
 80045e2:	693b      	ldr	r3, [r7, #16]
 80045e4:	2200      	movs	r2, #0
 80045e6:	615a      	str	r2, [r3, #20]
 80045e8:	68bb      	ldr	r3, [r7, #8]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	1e5a      	subs	r2, r3, #1
 80045ee:	68bb      	ldr	r3, [r7, #8]
 80045f0:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80045f2:	693b      	ldr	r3, [r7, #16]
 80045f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d01e      	beq.n	8004638 <xTaskIncrementTick+0x120>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80045fa:	693b      	ldr	r3, [r7, #16]
 80045fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045fe:	607b      	str	r3, [r7, #4]
 8004600:	693b      	ldr	r3, [r7, #16]
 8004602:	69db      	ldr	r3, [r3, #28]
 8004604:	693a      	ldr	r2, [r7, #16]
 8004606:	6a12      	ldr	r2, [r2, #32]
 8004608:	609a      	str	r2, [r3, #8]
 800460a:	693b      	ldr	r3, [r7, #16]
 800460c:	6a1b      	ldr	r3, [r3, #32]
 800460e:	693a      	ldr	r2, [r7, #16]
 8004610:	69d2      	ldr	r2, [r2, #28]
 8004612:	605a      	str	r2, [r3, #4]
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	685a      	ldr	r2, [r3, #4]
 8004618:	693b      	ldr	r3, [r7, #16]
 800461a:	3318      	adds	r3, #24
 800461c:	429a      	cmp	r2, r3
 800461e:	d103      	bne.n	8004628 <xTaskIncrementTick+0x110>
 8004620:	693b      	ldr	r3, [r7, #16]
 8004622:	6a1a      	ldr	r2, [r3, #32]
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	605a      	str	r2, [r3, #4]
 8004628:	693b      	ldr	r3, [r7, #16]
 800462a:	2200      	movs	r2, #0
 800462c:	629a      	str	r2, [r3, #40]	@ 0x28
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	1e5a      	subs	r2, r3, #1
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8004638:	693b      	ldr	r3, [r7, #16]
 800463a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800463c:	4b39      	ldr	r3, [pc, #228]	@ (8004724 <xTaskIncrementTick+0x20c>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	429a      	cmp	r2, r3
 8004642:	d903      	bls.n	800464c <xTaskIncrementTick+0x134>
 8004644:	693b      	ldr	r3, [r7, #16]
 8004646:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004648:	4a36      	ldr	r2, [pc, #216]	@ (8004724 <xTaskIncrementTick+0x20c>)
 800464a:	6013      	str	r3, [r2, #0]
 800464c:	693b      	ldr	r3, [r7, #16]
 800464e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004650:	4935      	ldr	r1, [pc, #212]	@ (8004728 <xTaskIncrementTick+0x210>)
 8004652:	4613      	mov	r3, r2
 8004654:	009b      	lsls	r3, r3, #2
 8004656:	4413      	add	r3, r2
 8004658:	009b      	lsls	r3, r3, #2
 800465a:	440b      	add	r3, r1
 800465c:	3304      	adds	r3, #4
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	603b      	str	r3, [r7, #0]
 8004662:	693b      	ldr	r3, [r7, #16]
 8004664:	683a      	ldr	r2, [r7, #0]
 8004666:	609a      	str	r2, [r3, #8]
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	689a      	ldr	r2, [r3, #8]
 800466c:	693b      	ldr	r3, [r7, #16]
 800466e:	60da      	str	r2, [r3, #12]
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	689b      	ldr	r3, [r3, #8]
 8004674:	693a      	ldr	r2, [r7, #16]
 8004676:	3204      	adds	r2, #4
 8004678:	605a      	str	r2, [r3, #4]
 800467a:	693b      	ldr	r3, [r7, #16]
 800467c:	1d1a      	adds	r2, r3, #4
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	609a      	str	r2, [r3, #8]
 8004682:	693b      	ldr	r3, [r7, #16]
 8004684:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004686:	4613      	mov	r3, r2
 8004688:	009b      	lsls	r3, r3, #2
 800468a:	4413      	add	r3, r2
 800468c:	009b      	lsls	r3, r3, #2
 800468e:	4a26      	ldr	r2, [pc, #152]	@ (8004728 <xTaskIncrementTick+0x210>)
 8004690:	441a      	add	r2, r3
 8004692:	693b      	ldr	r3, [r7, #16]
 8004694:	615a      	str	r2, [r3, #20]
 8004696:	693b      	ldr	r3, [r7, #16]
 8004698:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800469a:	4923      	ldr	r1, [pc, #140]	@ (8004728 <xTaskIncrementTick+0x210>)
 800469c:	4613      	mov	r3, r2
 800469e:	009b      	lsls	r3, r3, #2
 80046a0:	4413      	add	r3, r2
 80046a2:	009b      	lsls	r3, r3, #2
 80046a4:	440b      	add	r3, r1
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	1c59      	adds	r1, r3, #1
 80046aa:	481f      	ldr	r0, [pc, #124]	@ (8004728 <xTaskIncrementTick+0x210>)
 80046ac:	4613      	mov	r3, r2
 80046ae:	009b      	lsls	r3, r3, #2
 80046b0:	4413      	add	r3, r2
 80046b2:	009b      	lsls	r3, r3, #2
 80046b4:	4403      	add	r3, r0
 80046b6:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80046b8:	693b      	ldr	r3, [r7, #16]
 80046ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046bc:	4b1b      	ldr	r3, [pc, #108]	@ (800472c <xTaskIncrementTick+0x214>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046c2:	429a      	cmp	r2, r3
 80046c4:	f67f af5c 	bls.w	8004580 <xTaskIncrementTick+0x68>
                        {
                            xSwitchRequired = pdTRUE;
 80046c8:	2301      	movs	r3, #1
 80046ca:	61fb      	str	r3, [r7, #28]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80046cc:	e758      	b.n	8004580 <xTaskIncrementTick+0x68>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80046ce:	4b17      	ldr	r3, [pc, #92]	@ (800472c <xTaskIncrementTick+0x214>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046d4:	4914      	ldr	r1, [pc, #80]	@ (8004728 <xTaskIncrementTick+0x210>)
 80046d6:	4613      	mov	r3, r2
 80046d8:	009b      	lsls	r3, r3, #2
 80046da:	4413      	add	r3, r2
 80046dc:	009b      	lsls	r3, r3, #2
 80046de:	440b      	add	r3, r1
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	2b01      	cmp	r3, #1
 80046e4:	d901      	bls.n	80046ea <xTaskIncrementTick+0x1d2>
            {
                xSwitchRequired = pdTRUE;
 80046e6:	2301      	movs	r3, #1
 80046e8:	61fb      	str	r3, [r7, #28]
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 80046ea:	4b11      	ldr	r3, [pc, #68]	@ (8004730 <xTaskIncrementTick+0x218>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d007      	beq.n	8004702 <xTaskIncrementTick+0x1ea>
            {
                xSwitchRequired = pdTRUE;
 80046f2:	2301      	movs	r3, #1
 80046f4:	61fb      	str	r3, [r7, #28]
 80046f6:	e004      	b.n	8004702 <xTaskIncrementTick+0x1ea>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 80046f8:	4b0e      	ldr	r3, [pc, #56]	@ (8004734 <xTaskIncrementTick+0x21c>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	3301      	adds	r3, #1
 80046fe:	4a0d      	ldr	r2, [pc, #52]	@ (8004734 <xTaskIncrementTick+0x21c>)
 8004700:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 8004702:	69fb      	ldr	r3, [r7, #28]
}
 8004704:	4618      	mov	r0, r3
 8004706:	3720      	adds	r7, #32
 8004708:	46bd      	mov	sp, r7
 800470a:	bd80      	pop	{r7, pc}
 800470c:	20000aa8 	.word	0x20000aa8
 8004710:	20000a84 	.word	0x20000a84
 8004714:	20000a38 	.word	0x20000a38
 8004718:	20000a3c 	.word	0x20000a3c
 800471c:	20000a98 	.word	0x20000a98
 8004720:	20000aa0 	.word	0x20000aa0
 8004724:	20000a88 	.word	0x20000a88
 8004728:	200005b0 	.word	0x200005b0
 800472c:	200005ac 	.word	0x200005ac
 8004730:	20000a94 	.word	0x20000a94
 8004734:	20000a90 	.word	0x20000a90

08004738 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b082      	sub	sp, #8
 800473c:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 800473e:	4b23      	ldr	r3, [pc, #140]	@ (80047cc <vTaskSwitchContext+0x94>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d003      	beq.n	800474e <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8004746:	4b22      	ldr	r3, [pc, #136]	@ (80047d0 <vTaskSwitchContext+0x98>)
 8004748:	2201      	movs	r2, #1
 800474a:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 800474c:	e039      	b.n	80047c2 <vTaskSwitchContext+0x8a>
        xYieldPending = pdFALSE;
 800474e:	4b20      	ldr	r3, [pc, #128]	@ (80047d0 <vTaskSwitchContext+0x98>)
 8004750:	2200      	movs	r2, #0
 8004752:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004754:	4b1f      	ldr	r3, [pc, #124]	@ (80047d4 <vTaskSwitchContext+0x9c>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	607b      	str	r3, [r7, #4]
 800475a:	e009      	b.n	8004770 <vTaskSwitchContext+0x38>
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d103      	bne.n	800476a <vTaskSwitchContext+0x32>
 8004762:	f000 ffd9 	bl	8005718 <ulSetInterruptMask>
 8004766:	bf00      	nop
 8004768:	e7fd      	b.n	8004766 <vTaskSwitchContext+0x2e>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	3b01      	subs	r3, #1
 800476e:	607b      	str	r3, [r7, #4]
 8004770:	4919      	ldr	r1, [pc, #100]	@ (80047d8 <vTaskSwitchContext+0xa0>)
 8004772:	687a      	ldr	r2, [r7, #4]
 8004774:	4613      	mov	r3, r2
 8004776:	009b      	lsls	r3, r3, #2
 8004778:	4413      	add	r3, r2
 800477a:	009b      	lsls	r3, r3, #2
 800477c:	440b      	add	r3, r1
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	2b00      	cmp	r3, #0
 8004782:	d0eb      	beq.n	800475c <vTaskSwitchContext+0x24>
 8004784:	687a      	ldr	r2, [r7, #4]
 8004786:	4613      	mov	r3, r2
 8004788:	009b      	lsls	r3, r3, #2
 800478a:	4413      	add	r3, r2
 800478c:	009b      	lsls	r3, r3, #2
 800478e:	4a12      	ldr	r2, [pc, #72]	@ (80047d8 <vTaskSwitchContext+0xa0>)
 8004790:	4413      	add	r3, r2
 8004792:	603b      	str	r3, [r7, #0]
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	685b      	ldr	r3, [r3, #4]
 8004798:	685a      	ldr	r2, [r3, #4]
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	605a      	str	r2, [r3, #4]
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	685a      	ldr	r2, [r3, #4]
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	3308      	adds	r3, #8
 80047a6:	429a      	cmp	r2, r3
 80047a8:	d103      	bne.n	80047b2 <vTaskSwitchContext+0x7a>
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	68da      	ldr	r2, [r3, #12]
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	605a      	str	r2, [r3, #4]
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	68db      	ldr	r3, [r3, #12]
 80047b8:	4a08      	ldr	r2, [pc, #32]	@ (80047dc <vTaskSwitchContext+0xa4>)
 80047ba:	6013      	str	r3, [r2, #0]
 80047bc:	4a05      	ldr	r2, [pc, #20]	@ (80047d4 <vTaskSwitchContext+0x9c>)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6013      	str	r3, [r2, #0]
}
 80047c2:	bf00      	nop
 80047c4:	3708      	adds	r7, #8
 80047c6:	46bd      	mov	sp, r7
 80047c8:	bd80      	pop	{r7, pc}
 80047ca:	bf00      	nop
 80047cc:	20000aa8 	.word	0x20000aa8
 80047d0:	20000a94 	.word	0x20000a94
 80047d4:	20000a88 	.word	0x20000a88
 80047d8:	200005b0 	.word	0x200005b0
 80047dc:	200005ac 	.word	0x200005ac

080047e0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b082      	sub	sp, #8
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
 80047e8:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d103      	bne.n	80047f8 <vTaskPlaceOnEventList+0x18>
 80047f0:	f000 ff92 	bl	8005718 <ulSetInterruptMask>
 80047f4:	bf00      	nop
 80047f6:	e7fd      	b.n	80047f4 <vTaskPlaceOnEventList+0x14>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80047f8:	4b07      	ldr	r3, [pc, #28]	@ (8004818 <vTaskPlaceOnEventList+0x38>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	3318      	adds	r3, #24
 80047fe:	4619      	mov	r1, r3
 8004800:	6878      	ldr	r0, [r7, #4]
 8004802:	f7ff f8b4 	bl	800396e <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004806:	2101      	movs	r1, #1
 8004808:	6838      	ldr	r0, [r7, #0]
 800480a:	f000 fa6f 	bl	8004cec <prvAddCurrentTaskToDelayedList>
}
 800480e:	bf00      	nop
 8004810:	3708      	adds	r7, #8
 8004812:	46bd      	mov	sp, r7
 8004814:	bd80      	pop	{r7, pc}
 8004816:	bf00      	nop
 8004818:	200005ac 	.word	0x200005ac

0800481c <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 800481c:	b580      	push	{r7, lr}
 800481e:	b086      	sub	sp, #24
 8004820:	af00      	add	r7, sp, #0
 8004822:	60f8      	str	r0, [r7, #12]
 8004824:	60b9      	str	r1, [r7, #8]
 8004826:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	2b00      	cmp	r3, #0
 800482c:	d103      	bne.n	8004836 <vTaskPlaceOnEventListRestricted+0x1a>
 800482e:	f000 ff73 	bl	8005718 <ulSetInterruptMask>
 8004832:	bf00      	nop
 8004834:	e7fd      	b.n	8004832 <vTaskPlaceOnEventListRestricted+0x16>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	685b      	ldr	r3, [r3, #4]
 800483a:	617b      	str	r3, [r7, #20]
 800483c:	4b15      	ldr	r3, [pc, #84]	@ (8004894 <vTaskPlaceOnEventListRestricted+0x78>)
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	697a      	ldr	r2, [r7, #20]
 8004842:	61da      	str	r2, [r3, #28]
 8004844:	4b13      	ldr	r3, [pc, #76]	@ (8004894 <vTaskPlaceOnEventListRestricted+0x78>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	697a      	ldr	r2, [r7, #20]
 800484a:	6892      	ldr	r2, [r2, #8]
 800484c:	621a      	str	r2, [r3, #32]
 800484e:	4b11      	ldr	r3, [pc, #68]	@ (8004894 <vTaskPlaceOnEventListRestricted+0x78>)
 8004850:	681a      	ldr	r2, [r3, #0]
 8004852:	697b      	ldr	r3, [r7, #20]
 8004854:	689b      	ldr	r3, [r3, #8]
 8004856:	3218      	adds	r2, #24
 8004858:	605a      	str	r2, [r3, #4]
 800485a:	4b0e      	ldr	r3, [pc, #56]	@ (8004894 <vTaskPlaceOnEventListRestricted+0x78>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f103 0218 	add.w	r2, r3, #24
 8004862:	697b      	ldr	r3, [r7, #20]
 8004864:	609a      	str	r2, [r3, #8]
 8004866:	4b0b      	ldr	r3, [pc, #44]	@ (8004894 <vTaskPlaceOnEventListRestricted+0x78>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	68fa      	ldr	r2, [r7, #12]
 800486c:	629a      	str	r2, [r3, #40]	@ 0x28
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	1c5a      	adds	r2, r3, #1
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2b00      	cmp	r3, #0
 800487c:	d002      	beq.n	8004884 <vTaskPlaceOnEventListRestricted+0x68>
        {
            xTicksToWait = portMAX_DELAY;
 800487e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004882:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004884:	6879      	ldr	r1, [r7, #4]
 8004886:	68b8      	ldr	r0, [r7, #8]
 8004888:	f000 fa30 	bl	8004cec <prvAddCurrentTaskToDelayedList>
    }
 800488c:	bf00      	nop
 800488e:	3718      	adds	r7, #24
 8004890:	46bd      	mov	sp, r7
 8004892:	bd80      	pop	{r7, pc}
 8004894:	200005ac 	.word	0x200005ac

08004898 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004898:	b580      	push	{r7, lr}
 800489a:	b088      	sub	sp, #32
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	68db      	ldr	r3, [r3, #12]
 80048a4:	68db      	ldr	r3, [r3, #12]
 80048a6:	61bb      	str	r3, [r7, #24]
    configASSERT( pxUnblockedTCB );
 80048a8:	69bb      	ldr	r3, [r7, #24]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d103      	bne.n	80048b6 <xTaskRemoveFromEventList+0x1e>
 80048ae:	f000 ff33 	bl	8005718 <ulSetInterruptMask>
 80048b2:	bf00      	nop
 80048b4:	e7fd      	b.n	80048b2 <xTaskRemoveFromEventList+0x1a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 80048b6:	69bb      	ldr	r3, [r7, #24]
 80048b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048ba:	617b      	str	r3, [r7, #20]
 80048bc:	69bb      	ldr	r3, [r7, #24]
 80048be:	69db      	ldr	r3, [r3, #28]
 80048c0:	69ba      	ldr	r2, [r7, #24]
 80048c2:	6a12      	ldr	r2, [r2, #32]
 80048c4:	609a      	str	r2, [r3, #8]
 80048c6:	69bb      	ldr	r3, [r7, #24]
 80048c8:	6a1b      	ldr	r3, [r3, #32]
 80048ca:	69ba      	ldr	r2, [r7, #24]
 80048cc:	69d2      	ldr	r2, [r2, #28]
 80048ce:	605a      	str	r2, [r3, #4]
 80048d0:	697b      	ldr	r3, [r7, #20]
 80048d2:	685a      	ldr	r2, [r3, #4]
 80048d4:	69bb      	ldr	r3, [r7, #24]
 80048d6:	3318      	adds	r3, #24
 80048d8:	429a      	cmp	r2, r3
 80048da:	d103      	bne.n	80048e4 <xTaskRemoveFromEventList+0x4c>
 80048dc:	69bb      	ldr	r3, [r7, #24]
 80048de:	6a1a      	ldr	r2, [r3, #32]
 80048e0:	697b      	ldr	r3, [r7, #20]
 80048e2:	605a      	str	r2, [r3, #4]
 80048e4:	69bb      	ldr	r3, [r7, #24]
 80048e6:	2200      	movs	r2, #0
 80048e8:	629a      	str	r2, [r3, #40]	@ 0x28
 80048ea:	697b      	ldr	r3, [r7, #20]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	1e5a      	subs	r2, r3, #1
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80048f4:	4b49      	ldr	r3, [pc, #292]	@ (8004a1c <xTaskRemoveFromEventList+0x184>)
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d15f      	bne.n	80049bc <xTaskRemoveFromEventList+0x124>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 80048fc:	69bb      	ldr	r3, [r7, #24]
 80048fe:	695b      	ldr	r3, [r3, #20]
 8004900:	60fb      	str	r3, [r7, #12]
 8004902:	69bb      	ldr	r3, [r7, #24]
 8004904:	689b      	ldr	r3, [r3, #8]
 8004906:	69ba      	ldr	r2, [r7, #24]
 8004908:	68d2      	ldr	r2, [r2, #12]
 800490a:	609a      	str	r2, [r3, #8]
 800490c:	69bb      	ldr	r3, [r7, #24]
 800490e:	68db      	ldr	r3, [r3, #12]
 8004910:	69ba      	ldr	r2, [r7, #24]
 8004912:	6892      	ldr	r2, [r2, #8]
 8004914:	605a      	str	r2, [r3, #4]
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	685a      	ldr	r2, [r3, #4]
 800491a:	69bb      	ldr	r3, [r7, #24]
 800491c:	3304      	adds	r3, #4
 800491e:	429a      	cmp	r2, r3
 8004920:	d103      	bne.n	800492a <xTaskRemoveFromEventList+0x92>
 8004922:	69bb      	ldr	r3, [r7, #24]
 8004924:	68da      	ldr	r2, [r3, #12]
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	605a      	str	r2, [r3, #4]
 800492a:	69bb      	ldr	r3, [r7, #24]
 800492c:	2200      	movs	r2, #0
 800492e:	615a      	str	r2, [r3, #20]
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	1e5a      	subs	r2, r3, #1
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 800493a:	69bb      	ldr	r3, [r7, #24]
 800493c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800493e:	4b38      	ldr	r3, [pc, #224]	@ (8004a20 <xTaskRemoveFromEventList+0x188>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	429a      	cmp	r2, r3
 8004944:	d903      	bls.n	800494e <xTaskRemoveFromEventList+0xb6>
 8004946:	69bb      	ldr	r3, [r7, #24]
 8004948:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800494a:	4a35      	ldr	r2, [pc, #212]	@ (8004a20 <xTaskRemoveFromEventList+0x188>)
 800494c:	6013      	str	r3, [r2, #0]
 800494e:	69bb      	ldr	r3, [r7, #24]
 8004950:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004952:	4934      	ldr	r1, [pc, #208]	@ (8004a24 <xTaskRemoveFromEventList+0x18c>)
 8004954:	4613      	mov	r3, r2
 8004956:	009b      	lsls	r3, r3, #2
 8004958:	4413      	add	r3, r2
 800495a:	009b      	lsls	r3, r3, #2
 800495c:	440b      	add	r3, r1
 800495e:	3304      	adds	r3, #4
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	60bb      	str	r3, [r7, #8]
 8004964:	69bb      	ldr	r3, [r7, #24]
 8004966:	68ba      	ldr	r2, [r7, #8]
 8004968:	609a      	str	r2, [r3, #8]
 800496a:	68bb      	ldr	r3, [r7, #8]
 800496c:	689a      	ldr	r2, [r3, #8]
 800496e:	69bb      	ldr	r3, [r7, #24]
 8004970:	60da      	str	r2, [r3, #12]
 8004972:	68bb      	ldr	r3, [r7, #8]
 8004974:	689b      	ldr	r3, [r3, #8]
 8004976:	69ba      	ldr	r2, [r7, #24]
 8004978:	3204      	adds	r2, #4
 800497a:	605a      	str	r2, [r3, #4]
 800497c:	69bb      	ldr	r3, [r7, #24]
 800497e:	1d1a      	adds	r2, r3, #4
 8004980:	68bb      	ldr	r3, [r7, #8]
 8004982:	609a      	str	r2, [r3, #8]
 8004984:	69bb      	ldr	r3, [r7, #24]
 8004986:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004988:	4613      	mov	r3, r2
 800498a:	009b      	lsls	r3, r3, #2
 800498c:	4413      	add	r3, r2
 800498e:	009b      	lsls	r3, r3, #2
 8004990:	4a24      	ldr	r2, [pc, #144]	@ (8004a24 <xTaskRemoveFromEventList+0x18c>)
 8004992:	441a      	add	r2, r3
 8004994:	69bb      	ldr	r3, [r7, #24]
 8004996:	615a      	str	r2, [r3, #20]
 8004998:	69bb      	ldr	r3, [r7, #24]
 800499a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800499c:	4921      	ldr	r1, [pc, #132]	@ (8004a24 <xTaskRemoveFromEventList+0x18c>)
 800499e:	4613      	mov	r3, r2
 80049a0:	009b      	lsls	r3, r3, #2
 80049a2:	4413      	add	r3, r2
 80049a4:	009b      	lsls	r3, r3, #2
 80049a6:	440b      	add	r3, r1
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	1c59      	adds	r1, r3, #1
 80049ac:	481d      	ldr	r0, [pc, #116]	@ (8004a24 <xTaskRemoveFromEventList+0x18c>)
 80049ae:	4613      	mov	r3, r2
 80049b0:	009b      	lsls	r3, r3, #2
 80049b2:	4413      	add	r3, r2
 80049b4:	009b      	lsls	r3, r3, #2
 80049b6:	4403      	add	r3, r0
 80049b8:	6019      	str	r1, [r3, #0]
 80049ba:	e01b      	b.n	80049f4 <xTaskRemoveFromEventList+0x15c>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80049bc:	4b1a      	ldr	r3, [pc, #104]	@ (8004a28 <xTaskRemoveFromEventList+0x190>)
 80049be:	685b      	ldr	r3, [r3, #4]
 80049c0:	613b      	str	r3, [r7, #16]
 80049c2:	69bb      	ldr	r3, [r7, #24]
 80049c4:	693a      	ldr	r2, [r7, #16]
 80049c6:	61da      	str	r2, [r3, #28]
 80049c8:	693b      	ldr	r3, [r7, #16]
 80049ca:	689a      	ldr	r2, [r3, #8]
 80049cc:	69bb      	ldr	r3, [r7, #24]
 80049ce:	621a      	str	r2, [r3, #32]
 80049d0:	693b      	ldr	r3, [r7, #16]
 80049d2:	689b      	ldr	r3, [r3, #8]
 80049d4:	69ba      	ldr	r2, [r7, #24]
 80049d6:	3218      	adds	r2, #24
 80049d8:	605a      	str	r2, [r3, #4]
 80049da:	69bb      	ldr	r3, [r7, #24]
 80049dc:	f103 0218 	add.w	r2, r3, #24
 80049e0:	693b      	ldr	r3, [r7, #16]
 80049e2:	609a      	str	r2, [r3, #8]
 80049e4:	69bb      	ldr	r3, [r7, #24]
 80049e6:	4a10      	ldr	r2, [pc, #64]	@ (8004a28 <xTaskRemoveFromEventList+0x190>)
 80049e8:	629a      	str	r2, [r3, #40]	@ 0x28
 80049ea:	4b0f      	ldr	r3, [pc, #60]	@ (8004a28 <xTaskRemoveFromEventList+0x190>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	3301      	adds	r3, #1
 80049f0:	4a0d      	ldr	r2, [pc, #52]	@ (8004a28 <xTaskRemoveFromEventList+0x190>)
 80049f2:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80049f4:	69bb      	ldr	r3, [r7, #24]
 80049f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80049f8:	4b0c      	ldr	r3, [pc, #48]	@ (8004a2c <xTaskRemoveFromEventList+0x194>)
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049fe:	429a      	cmp	r2, r3
 8004a00:	d905      	bls.n	8004a0e <xTaskRemoveFromEventList+0x176>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8004a02:	2301      	movs	r3, #1
 8004a04:	61fb      	str	r3, [r7, #28]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8004a06:	4b0a      	ldr	r3, [pc, #40]	@ (8004a30 <xTaskRemoveFromEventList+0x198>)
 8004a08:	2201      	movs	r2, #1
 8004a0a:	601a      	str	r2, [r3, #0]
 8004a0c:	e001      	b.n	8004a12 <xTaskRemoveFromEventList+0x17a>
    }
    else
    {
        xReturn = pdFALSE;
 8004a0e:	2300      	movs	r3, #0
 8004a10:	61fb      	str	r3, [r7, #28]
    }

    return xReturn;
 8004a12:	69fb      	ldr	r3, [r7, #28]
}
 8004a14:	4618      	mov	r0, r3
 8004a16:	3720      	adds	r7, #32
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bd80      	pop	{r7, pc}
 8004a1c:	20000aa8 	.word	0x20000aa8
 8004a20:	20000a88 	.word	0x20000a88
 8004a24:	200005b0 	.word	0x200005b0
 8004a28:	20000a40 	.word	0x20000a40
 8004a2c:	200005ac 	.word	0x200005ac
 8004a30:	20000a94 	.word	0x20000a94

08004a34 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004a34:	b480      	push	{r7}
 8004a36:	b083      	sub	sp, #12
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004a3c:	4b06      	ldr	r3, [pc, #24]	@ (8004a58 <vTaskInternalSetTimeOutState+0x24>)
 8004a3e:	681a      	ldr	r2, [r3, #0]
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8004a44:	4b05      	ldr	r3, [pc, #20]	@ (8004a5c <vTaskInternalSetTimeOutState+0x28>)
 8004a46:	681a      	ldr	r2, [r3, #0]
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	605a      	str	r2, [r3, #4]
}
 8004a4c:	bf00      	nop
 8004a4e:	370c      	adds	r7, #12
 8004a50:	46bd      	mov	sp, r7
 8004a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a56:	4770      	bx	lr
 8004a58:	20000a98 	.word	0x20000a98
 8004a5c:	20000a84 	.word	0x20000a84

08004a60 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b086      	sub	sp, #24
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
 8004a68:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d103      	bne.n	8004a78 <xTaskCheckForTimeOut+0x18>
 8004a70:	f000 fe52 	bl	8005718 <ulSetInterruptMask>
 8004a74:	bf00      	nop
 8004a76:	e7fd      	b.n	8004a74 <xTaskCheckForTimeOut+0x14>
    configASSERT( pxTicksToWait );
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d103      	bne.n	8004a86 <xTaskCheckForTimeOut+0x26>
 8004a7e:	f000 fe4b 	bl	8005718 <ulSetInterruptMask>
 8004a82:	bf00      	nop
 8004a84:	e7fd      	b.n	8004a82 <xTaskCheckForTimeOut+0x22>

    taskENTER_CRITICAL();
 8004a86:	f000 fcaf 	bl	80053e8 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8004a8a:	4b1f      	ldr	r3, [pc, #124]	@ (8004b08 <xTaskCheckForTimeOut+0xa8>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	613b      	str	r3, [r7, #16]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	685b      	ldr	r3, [r3, #4]
 8004a94:	693a      	ldr	r2, [r7, #16]
 8004a96:	1ad3      	subs	r3, r2, r3
 8004a98:	60fb      	str	r3, [r7, #12]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004aa2:	d102      	bne.n	8004aaa <xTaskCheckForTimeOut+0x4a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	617b      	str	r3, [r7, #20]
 8004aa8:	e026      	b.n	8004af8 <xTaskCheckForTimeOut+0x98>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681a      	ldr	r2, [r3, #0]
 8004aae:	4b17      	ldr	r3, [pc, #92]	@ (8004b0c <xTaskCheckForTimeOut+0xac>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	429a      	cmp	r2, r3
 8004ab4:	d00a      	beq.n	8004acc <xTaskCheckForTimeOut+0x6c>
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	685b      	ldr	r3, [r3, #4]
 8004aba:	693a      	ldr	r2, [r7, #16]
 8004abc:	429a      	cmp	r2, r3
 8004abe:	d305      	bcc.n	8004acc <xTaskCheckForTimeOut+0x6c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8004ac0:	2301      	movs	r3, #1
 8004ac2:	617b      	str	r3, [r7, #20]
            *pxTicksToWait = ( TickType_t ) 0;
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	601a      	str	r2, [r3, #0]
 8004aca:	e015      	b.n	8004af8 <xTaskCheckForTimeOut+0x98>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	68fa      	ldr	r2, [r7, #12]
 8004ad2:	429a      	cmp	r2, r3
 8004ad4:	d20b      	bcs.n	8004aee <xTaskCheckForTimeOut+0x8e>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	681a      	ldr	r2, [r3, #0]
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	1ad2      	subs	r2, r2, r3
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8004ae2:	6878      	ldr	r0, [r7, #4]
 8004ae4:	f7ff ffa6 	bl	8004a34 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8004ae8:	2300      	movs	r3, #0
 8004aea:	617b      	str	r3, [r7, #20]
 8004aec:	e004      	b.n	8004af8 <xTaskCheckForTimeOut+0x98>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	2200      	movs	r2, #0
 8004af2:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8004af4:	2301      	movs	r3, #1
 8004af6:	617b      	str	r3, [r7, #20]
        }
    }
    taskEXIT_CRITICAL();
 8004af8:	f000 fc88 	bl	800540c <vPortExitCritical>

    return xReturn;
 8004afc:	697b      	ldr	r3, [r7, #20]
}
 8004afe:	4618      	mov	r0, r3
 8004b00:	3718      	adds	r7, #24
 8004b02:	46bd      	mov	sp, r7
 8004b04:	bd80      	pop	{r7, pc}
 8004b06:	bf00      	nop
 8004b08:	20000a84 	.word	0x20000a84
 8004b0c:	20000a98 	.word	0x20000a98

08004b10 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004b10:	b480      	push	{r7}
 8004b12:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8004b14:	4b03      	ldr	r3, [pc, #12]	@ (8004b24 <vTaskMissedYield+0x14>)
 8004b16:	2201      	movs	r2, #1
 8004b18:	601a      	str	r2, [r3, #0]
}
 8004b1a:	bf00      	nop
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b22:	4770      	bx	lr
 8004b24:	20000a94 	.word	0x20000a94

08004b28 <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b082      	sub	sp, #8
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8004b30:	f000 f84c 	bl	8004bcc <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004b34:	4b04      	ldr	r3, [pc, #16]	@ (8004b48 <prvIdleTask+0x20>)
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	2b01      	cmp	r3, #1
 8004b3a:	d901      	bls.n	8004b40 <prvIdleTask+0x18>
            {
                taskYIELD();
 8004b3c:	f000 fc42 	bl	80053c4 <vPortYield>
        #endif /* ( ( configUSE_PREEMPTION == 1 ) && ( configIDLE_SHOULD_YIELD == 1 ) ) */

        #if ( configUSE_IDLE_HOOK == 1 )
        {
            /* Call the user defined function from within the idle task. */
            vApplicationIdleHook();
 8004b40:	f7fb fbb0 	bl	80002a4 <vApplicationIdleHook>
        prvCheckTasksWaitingTermination();
 8004b44:	e7f4      	b.n	8004b30 <prvIdleTask+0x8>
 8004b46:	bf00      	nop
 8004b48:	200005b0 	.word	0x200005b0

08004b4c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b082      	sub	sp, #8
 8004b50:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004b52:	2300      	movs	r3, #0
 8004b54:	607b      	str	r3, [r7, #4]
 8004b56:	e00c      	b.n	8004b72 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004b58:	687a      	ldr	r2, [r7, #4]
 8004b5a:	4613      	mov	r3, r2
 8004b5c:	009b      	lsls	r3, r3, #2
 8004b5e:	4413      	add	r3, r2
 8004b60:	009b      	lsls	r3, r3, #2
 8004b62:	4a12      	ldr	r2, [pc, #72]	@ (8004bac <prvInitialiseTaskLists+0x60>)
 8004b64:	4413      	add	r3, r2
 8004b66:	4618      	mov	r0, r3
 8004b68:	f7fe fed4 	bl	8003914 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	3301      	adds	r3, #1
 8004b70:	607b      	str	r3, [r7, #4]
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2b37      	cmp	r3, #55	@ 0x37
 8004b76:	d9ef      	bls.n	8004b58 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8004b78:	480d      	ldr	r0, [pc, #52]	@ (8004bb0 <prvInitialiseTaskLists+0x64>)
 8004b7a:	f7fe fecb 	bl	8003914 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8004b7e:	480d      	ldr	r0, [pc, #52]	@ (8004bb4 <prvInitialiseTaskLists+0x68>)
 8004b80:	f7fe fec8 	bl	8003914 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8004b84:	480c      	ldr	r0, [pc, #48]	@ (8004bb8 <prvInitialiseTaskLists+0x6c>)
 8004b86:	f7fe fec5 	bl	8003914 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8004b8a:	480c      	ldr	r0, [pc, #48]	@ (8004bbc <prvInitialiseTaskLists+0x70>)
 8004b8c:	f7fe fec2 	bl	8003914 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8004b90:	480b      	ldr	r0, [pc, #44]	@ (8004bc0 <prvInitialiseTaskLists+0x74>)
 8004b92:	f7fe febf 	bl	8003914 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8004b96:	4b0b      	ldr	r3, [pc, #44]	@ (8004bc4 <prvInitialiseTaskLists+0x78>)
 8004b98:	4a05      	ldr	r2, [pc, #20]	@ (8004bb0 <prvInitialiseTaskLists+0x64>)
 8004b9a:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004b9c:	4b0a      	ldr	r3, [pc, #40]	@ (8004bc8 <prvInitialiseTaskLists+0x7c>)
 8004b9e:	4a05      	ldr	r2, [pc, #20]	@ (8004bb4 <prvInitialiseTaskLists+0x68>)
 8004ba0:	601a      	str	r2, [r3, #0]
}
 8004ba2:	bf00      	nop
 8004ba4:	3708      	adds	r7, #8
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	bd80      	pop	{r7, pc}
 8004baa:	bf00      	nop
 8004bac:	200005b0 	.word	0x200005b0
 8004bb0:	20000a10 	.word	0x20000a10
 8004bb4:	20000a24 	.word	0x20000a24
 8004bb8:	20000a40 	.word	0x20000a40
 8004bbc:	20000a54 	.word	0x20000a54
 8004bc0:	20000a6c 	.word	0x20000a6c
 8004bc4:	20000a38 	.word	0x20000a38
 8004bc8:	20000a3c 	.word	0x20000a3c

08004bcc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b082      	sub	sp, #8
 8004bd0:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004bd2:	e019      	b.n	8004c08 <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 8004bd4:	f000 fc08 	bl	80053e8 <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004bd8:	4b10      	ldr	r3, [pc, #64]	@ (8004c1c <prvCheckTasksWaitingTermination+0x50>)
 8004bda:	68db      	ldr	r3, [r3, #12]
 8004bdc:	68db      	ldr	r3, [r3, #12]
 8004bde:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	3304      	adds	r3, #4
 8004be4:	4618      	mov	r0, r3
 8004be6:	f7fe fefb 	bl	80039e0 <uxListRemove>
                --uxCurrentNumberOfTasks;
 8004bea:	4b0d      	ldr	r3, [pc, #52]	@ (8004c20 <prvCheckTasksWaitingTermination+0x54>)
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	3b01      	subs	r3, #1
 8004bf0:	4a0b      	ldr	r2, [pc, #44]	@ (8004c20 <prvCheckTasksWaitingTermination+0x54>)
 8004bf2:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 8004bf4:	4b0b      	ldr	r3, [pc, #44]	@ (8004c24 <prvCheckTasksWaitingTermination+0x58>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	3b01      	subs	r3, #1
 8004bfa:	4a0a      	ldr	r2, [pc, #40]	@ (8004c24 <prvCheckTasksWaitingTermination+0x58>)
 8004bfc:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 8004bfe:	f000 fc05 	bl	800540c <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 8004c02:	6878      	ldr	r0, [r7, #4]
 8004c04:	f000 f810 	bl	8004c28 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004c08:	4b06      	ldr	r3, [pc, #24]	@ (8004c24 <prvCheckTasksWaitingTermination+0x58>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d1e1      	bne.n	8004bd4 <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8004c10:	bf00      	nop
 8004c12:	bf00      	nop
 8004c14:	3708      	adds	r7, #8
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bd80      	pop	{r7, pc}
 8004c1a:	bf00      	nop
 8004c1c:	20000a54 	.word	0x20000a54
 8004c20:	20000a80 	.word	0x20000a80
 8004c24:	20000a68 	.word	0x20000a68

08004c28 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b082      	sub	sp, #8
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
        #elif ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
        {
            /* The task could have been allocated statically or dynamically, so
             * check what was statically allocated before trying to free the
             * memory. */
            if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d108      	bne.n	8004c4c <prvDeleteTCB+0x24>
            {
                /* Both the stack and TCB were allocated dynamically, so both
                 * must be freed. */
                vPortFreeStack( pxTCB->pxStack );
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c3e:	4618      	mov	r0, r3
 8004c40:	f000 fdd2 	bl	80057e8 <vPortFree>
                vPortFree( pxTCB );
 8004c44:	6878      	ldr	r0, [r7, #4]
 8004c46:	f000 fdcf 	bl	80057e8 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8004c4a:	e011      	b.n	8004c70 <prvDeleteTCB+0x48>
            else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8004c52:	2b01      	cmp	r3, #1
 8004c54:	d103      	bne.n	8004c5e <prvDeleteTCB+0x36>
                vPortFree( pxTCB );
 8004c56:	6878      	ldr	r0, [r7, #4]
 8004c58:	f000 fdc6 	bl	80057e8 <vPortFree>
    }
 8004c5c:	e008      	b.n	8004c70 <prvDeleteTCB+0x48>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8004c64:	2b02      	cmp	r3, #2
 8004c66:	d003      	beq.n	8004c70 <prvDeleteTCB+0x48>
 8004c68:	f000 fd56 	bl	8005718 <ulSetInterruptMask>
 8004c6c:	bf00      	nop
 8004c6e:	e7fd      	b.n	8004c6c <prvDeleteTCB+0x44>
    }
 8004c70:	bf00      	nop
 8004c72:	3708      	adds	r7, #8
 8004c74:	46bd      	mov	sp, r7
 8004c76:	bd80      	pop	{r7, pc}

08004c78 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004c78:	b480      	push	{r7}
 8004c7a:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004c7c:	4b0a      	ldr	r3, [pc, #40]	@ (8004ca8 <prvResetNextTaskUnblockTime+0x30>)
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d104      	bne.n	8004c90 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8004c86:	4b09      	ldr	r3, [pc, #36]	@ (8004cac <prvResetNextTaskUnblockTime+0x34>)
 8004c88:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004c8c:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8004c8e:	e005      	b.n	8004c9c <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004c90:	4b05      	ldr	r3, [pc, #20]	@ (8004ca8 <prvResetNextTaskUnblockTime+0x30>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	68db      	ldr	r3, [r3, #12]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	4a04      	ldr	r2, [pc, #16]	@ (8004cac <prvResetNextTaskUnblockTime+0x34>)
 8004c9a:	6013      	str	r3, [r2, #0]
}
 8004c9c:	bf00      	nop
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca4:	4770      	bx	lr
 8004ca6:	bf00      	nop
 8004ca8:	20000a38 	.word	0x20000a38
 8004cac:	20000aa0 	.word	0x20000aa0

08004cb0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8004cb0:	b480      	push	{r7}
 8004cb2:	b083      	sub	sp, #12
 8004cb4:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8004cb6:	4b0b      	ldr	r3, [pc, #44]	@ (8004ce4 <xTaskGetSchedulerState+0x34>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d102      	bne.n	8004cc4 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	607b      	str	r3, [r7, #4]
 8004cc2:	e008      	b.n	8004cd6 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8004cc4:	4b08      	ldr	r3, [pc, #32]	@ (8004ce8 <xTaskGetSchedulerState+0x38>)
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d102      	bne.n	8004cd2 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8004ccc:	2302      	movs	r3, #2
 8004cce:	607b      	str	r3, [r7, #4]
 8004cd0:	e001      	b.n	8004cd6 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8004cd6:	687b      	ldr	r3, [r7, #4]
    }
 8004cd8:	4618      	mov	r0, r3
 8004cda:	370c      	adds	r7, #12
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce2:	4770      	bx	lr
 8004ce4:	20000a8c 	.word	0x20000a8c
 8004ce8:	20000aa8 	.word	0x20000aa8

08004cec <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b086      	sub	sp, #24
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
 8004cf4:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8004cf6:	4b2e      	ldr	r3, [pc, #184]	@ (8004db0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004cfc:	4b2d      	ldr	r3, [pc, #180]	@ (8004db4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	3304      	adds	r3, #4
 8004d02:	4618      	mov	r0, r3
 8004d04:	f7fe fe6c 	bl	80039e0 <uxListRemove>
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004d0e:	d124      	bne.n	8004d5a <prvAddCurrentTaskToDelayedList+0x6e>
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d021      	beq.n	8004d5a <prvAddCurrentTaskToDelayedList+0x6e>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004d16:	4b28      	ldr	r3, [pc, #160]	@ (8004db8 <prvAddCurrentTaskToDelayedList+0xcc>)
 8004d18:	685b      	ldr	r3, [r3, #4]
 8004d1a:	613b      	str	r3, [r7, #16]
 8004d1c:	4b25      	ldr	r3, [pc, #148]	@ (8004db4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	693a      	ldr	r2, [r7, #16]
 8004d22:	609a      	str	r2, [r3, #8]
 8004d24:	4b23      	ldr	r3, [pc, #140]	@ (8004db4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	693a      	ldr	r2, [r7, #16]
 8004d2a:	6892      	ldr	r2, [r2, #8]
 8004d2c:	60da      	str	r2, [r3, #12]
 8004d2e:	4b21      	ldr	r3, [pc, #132]	@ (8004db4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004d30:	681a      	ldr	r2, [r3, #0]
 8004d32:	693b      	ldr	r3, [r7, #16]
 8004d34:	689b      	ldr	r3, [r3, #8]
 8004d36:	3204      	adds	r2, #4
 8004d38:	605a      	str	r2, [r3, #4]
 8004d3a:	4b1e      	ldr	r3, [pc, #120]	@ (8004db4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	1d1a      	adds	r2, r3, #4
 8004d40:	693b      	ldr	r3, [r7, #16]
 8004d42:	609a      	str	r2, [r3, #8]
 8004d44:	4b1b      	ldr	r3, [pc, #108]	@ (8004db4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	4a1b      	ldr	r2, [pc, #108]	@ (8004db8 <prvAddCurrentTaskToDelayedList+0xcc>)
 8004d4a:	615a      	str	r2, [r3, #20]
 8004d4c:	4b1a      	ldr	r3, [pc, #104]	@ (8004db8 <prvAddCurrentTaskToDelayedList+0xcc>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	3301      	adds	r3, #1
 8004d52:	4a19      	ldr	r2, [pc, #100]	@ (8004db8 <prvAddCurrentTaskToDelayedList+0xcc>)
 8004d54:	6013      	str	r3, [r2, #0]
 8004d56:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8004d58:	e026      	b.n	8004da8 <prvAddCurrentTaskToDelayedList+0xbc>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8004d5a:	697a      	ldr	r2, [r7, #20]
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	4413      	add	r3, r2
 8004d60:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004d62:	4b14      	ldr	r3, [pc, #80]	@ (8004db4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	68fa      	ldr	r2, [r7, #12]
 8004d68:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8004d6a:	68fa      	ldr	r2, [r7, #12]
 8004d6c:	697b      	ldr	r3, [r7, #20]
 8004d6e:	429a      	cmp	r2, r3
 8004d70:	d209      	bcs.n	8004d86 <prvAddCurrentTaskToDelayedList+0x9a>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004d72:	4b12      	ldr	r3, [pc, #72]	@ (8004dbc <prvAddCurrentTaskToDelayedList+0xd0>)
 8004d74:	681a      	ldr	r2, [r3, #0]
 8004d76:	4b0f      	ldr	r3, [pc, #60]	@ (8004db4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	3304      	adds	r3, #4
 8004d7c:	4619      	mov	r1, r3
 8004d7e:	4610      	mov	r0, r2
 8004d80:	f7fe fdf5 	bl	800396e <vListInsert>
}
 8004d84:	e010      	b.n	8004da8 <prvAddCurrentTaskToDelayedList+0xbc>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004d86:	4b0e      	ldr	r3, [pc, #56]	@ (8004dc0 <prvAddCurrentTaskToDelayedList+0xd4>)
 8004d88:	681a      	ldr	r2, [r3, #0]
 8004d8a:	4b0a      	ldr	r3, [pc, #40]	@ (8004db4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	3304      	adds	r3, #4
 8004d90:	4619      	mov	r1, r3
 8004d92:	4610      	mov	r0, r2
 8004d94:	f7fe fdeb 	bl	800396e <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8004d98:	4b0a      	ldr	r3, [pc, #40]	@ (8004dc4 <prvAddCurrentTaskToDelayedList+0xd8>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	68fa      	ldr	r2, [r7, #12]
 8004d9e:	429a      	cmp	r2, r3
 8004da0:	d202      	bcs.n	8004da8 <prvAddCurrentTaskToDelayedList+0xbc>
                    xNextTaskUnblockTime = xTimeToWake;
 8004da2:	4a08      	ldr	r2, [pc, #32]	@ (8004dc4 <prvAddCurrentTaskToDelayedList+0xd8>)
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	6013      	str	r3, [r2, #0]
}
 8004da8:	bf00      	nop
 8004daa:	3718      	adds	r7, #24
 8004dac:	46bd      	mov	sp, r7
 8004dae:	bd80      	pop	{r7, pc}
 8004db0:	20000a84 	.word	0x20000a84
 8004db4:	200005ac 	.word	0x200005ac
 8004db8:	20000a6c 	.word	0x20000a6c
 8004dbc:	20000a3c 	.word	0x20000a3c
 8004dc0:	20000a38 	.word	0x20000a38
 8004dc4:	20000aa0 	.word	0x20000aa0

08004dc8 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b088      	sub	sp, #32
 8004dcc:	af04      	add	r7, sp, #16
        BaseType_t xReturn = pdFAIL;
 8004dce:	2300      	movs	r3, #0
 8004dd0:	60fb      	str	r3, [r7, #12]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8004dd2:	f000 fa5f 	bl	8005294 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8004dd6:	4b18      	ldr	r3, [pc, #96]	@ (8004e38 <xTimerCreateTimerTask+0x70>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d020      	beq.n	8004e20 <xTimerCreateTimerTask+0x58>
        {
            #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
            {
                StaticTask_t * pxTimerTaskTCBBuffer = NULL;
 8004dde:	2300      	movs	r3, #0
 8004de0:	60bb      	str	r3, [r7, #8]
                StackType_t * pxTimerTaskStackBuffer = NULL;
 8004de2:	2300      	movs	r3, #0
 8004de4:	607b      	str	r3, [r7, #4]
                uint32_t ulTimerTaskStackSize;

                vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004de6:	463a      	mov	r2, r7
 8004de8:	1d39      	adds	r1, r7, #4
 8004dea:	f107 0308 	add.w	r3, r7, #8
 8004dee:	4618      	mov	r0, r3
 8004df0:	f7fe fd76 	bl	80038e0 <vApplicationGetTimerTaskMemory>
                xTimerTaskHandle = xTaskCreateStatic( prvTimerTask,
 8004df4:	6839      	ldr	r1, [r7, #0]
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	68ba      	ldr	r2, [r7, #8]
 8004dfa:	9202      	str	r2, [sp, #8]
 8004dfc:	9301      	str	r3, [sp, #4]
 8004dfe:	2302      	movs	r3, #2
 8004e00:	9300      	str	r3, [sp, #0]
 8004e02:	2300      	movs	r3, #0
 8004e04:	460a      	mov	r2, r1
 8004e06:	490d      	ldr	r1, [pc, #52]	@ (8004e3c <xTimerCreateTimerTask+0x74>)
 8004e08:	480d      	ldr	r0, [pc, #52]	@ (8004e40 <xTimerCreateTimerTask+0x78>)
 8004e0a:	f7ff f8bd 	bl	8003f88 <xTaskCreateStatic>
 8004e0e:	4603      	mov	r3, r0
 8004e10:	4a0c      	ldr	r2, [pc, #48]	@ (8004e44 <xTimerCreateTimerTask+0x7c>)
 8004e12:	6013      	str	r3, [r2, #0]
                                                      NULL,
                                                      ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
                                                      pxTimerTaskStackBuffer,
                                                      pxTimerTaskTCBBuffer );

                if( xTimerTaskHandle != NULL )
 8004e14:	4b0b      	ldr	r3, [pc, #44]	@ (8004e44 <xTimerCreateTimerTask+0x7c>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d001      	beq.n	8004e20 <xTimerCreateTimerTask+0x58>
                {
                    xReturn = pdPASS;
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	60fb      	str	r3, [r7, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d103      	bne.n	8004e2e <xTimerCreateTimerTask+0x66>
 8004e26:	f000 fc77 	bl	8005718 <ulSetInterruptMask>
 8004e2a:	bf00      	nop
 8004e2c:	e7fd      	b.n	8004e2a <xTimerCreateTimerTask+0x62>
        return xReturn;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
    }
 8004e30:	4618      	mov	r0, r3
 8004e32:	3710      	adds	r7, #16
 8004e34:	46bd      	mov	sp, r7
 8004e36:	bd80      	pop	{r7, pc}
 8004e38:	20000adc 	.word	0x20000adc
 8004e3c:	08005934 	.word	0x08005934
 8004e40:	08004eed 	.word	0x08004eed
 8004e44:	20000ae0 	.word	0x20000ae0

08004e48 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b084      	sub	sp, #16
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	60f8      	str	r0, [r7, #12]
 8004e50:	60b9      	str	r1, [r7, #8]
 8004e52:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8004e54:	e008      	b.n	8004e68 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	699b      	ldr	r3, [r3, #24]
 8004e5a:	68ba      	ldr	r2, [r7, #8]
 8004e5c:	4413      	add	r3, r2
 8004e5e:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	6a1b      	ldr	r3, [r3, #32]
 8004e64:	68f8      	ldr	r0, [r7, #12]
 8004e66:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	699a      	ldr	r2, [r3, #24]
 8004e6c:	68bb      	ldr	r3, [r7, #8]
 8004e6e:	18d1      	adds	r1, r2, r3
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	687a      	ldr	r2, [r7, #4]
 8004e74:	68f8      	ldr	r0, [r7, #12]
 8004e76:	f000 f8d7 	bl	8005028 <prvInsertTimerInActiveList>
 8004e7a:	4603      	mov	r3, r0
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d1ea      	bne.n	8004e56 <prvReloadTimer+0xe>
        }
    }
 8004e80:	bf00      	nop
 8004e82:	bf00      	nop
 8004e84:	3710      	adds	r7, #16
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bd80      	pop	{r7, pc}
	...

08004e8c <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b084      	sub	sp, #16
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
 8004e94:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004e96:	4b14      	ldr	r3, [pc, #80]	@ (8004ee8 <prvProcessExpiredTimer+0x5c>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	68db      	ldr	r3, [r3, #12]
 8004e9c:	68db      	ldr	r3, [r3, #12]
 8004e9e:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	3304      	adds	r3, #4
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	f7fe fd9b 	bl	80039e0 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004eb0:	f003 0304 	and.w	r3, r3, #4
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d005      	beq.n	8004ec4 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8004eb8:	683a      	ldr	r2, [r7, #0]
 8004eba:	6879      	ldr	r1, [r7, #4]
 8004ebc:	68f8      	ldr	r0, [r7, #12]
 8004ebe:	f7ff ffc3 	bl	8004e48 <prvReloadTimer>
 8004ec2:	e008      	b.n	8004ed6 <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004eca:	f023 0301 	bic.w	r3, r3, #1
 8004ece:	b2da      	uxtb	r2, r3
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	6a1b      	ldr	r3, [r3, #32]
 8004eda:	68f8      	ldr	r0, [r7, #12]
 8004edc:	4798      	blx	r3
    }
 8004ede:	bf00      	nop
 8004ee0:	3710      	adds	r7, #16
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	bd80      	pop	{r7, pc}
 8004ee6:	bf00      	nop
 8004ee8:	20000ad4 	.word	0x20000ad4

08004eec <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b084      	sub	sp, #16
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004ef4:	f107 0308 	add.w	r3, r7, #8
 8004ef8:	4618      	mov	r0, r3
 8004efa:	f000 f851 	bl	8004fa0 <prvGetNextExpireTime>
 8004efe:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004f00:	68bb      	ldr	r3, [r7, #8]
 8004f02:	4619      	mov	r1, r3
 8004f04:	68f8      	ldr	r0, [r7, #12]
 8004f06:	f000 f805 	bl	8004f14 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8004f0a:	f000 f8cf 	bl	80050ac <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004f0e:	bf00      	nop
 8004f10:	e7f0      	b.n	8004ef4 <prvTimerTask+0x8>
	...

08004f14 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b084      	sub	sp, #16
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
 8004f1c:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8004f1e:	f7ff f9ef 	bl	8004300 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004f22:	f107 0308 	add.w	r3, r7, #8
 8004f26:	4618      	mov	r0, r3
 8004f28:	f000 f85e 	bl	8004fe8 <prvSampleTimeNow>
 8004f2c:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8004f2e:	68bb      	ldr	r3, [r7, #8]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d12a      	bne.n	8004f8a <prvProcessTimerOrBlockTask+0x76>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d10a      	bne.n	8004f50 <prvProcessTimerOrBlockTask+0x3c>
 8004f3a:	687a      	ldr	r2, [r7, #4]
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	429a      	cmp	r2, r3
 8004f40:	d806      	bhi.n	8004f50 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8004f42:	f7ff f9eb 	bl	800431c <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004f46:	68f9      	ldr	r1, [r7, #12]
 8004f48:	6878      	ldr	r0, [r7, #4]
 8004f4a:	f7ff ff9f 	bl	8004e8c <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8004f4e:	e01e      	b.n	8004f8e <prvProcessTimerOrBlockTask+0x7a>
                    if( xListWasEmpty != pdFALSE )
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d008      	beq.n	8004f68 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004f56:	4b10      	ldr	r3, [pc, #64]	@ (8004f98 <prvProcessTimerOrBlockTask+0x84>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d101      	bne.n	8004f64 <prvProcessTimerOrBlockTask+0x50>
 8004f60:	2301      	movs	r3, #1
 8004f62:	e000      	b.n	8004f66 <prvProcessTimerOrBlockTask+0x52>
 8004f64:	2300      	movs	r3, #0
 8004f66:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004f68:	4b0c      	ldr	r3, [pc, #48]	@ (8004f9c <prvProcessTimerOrBlockTask+0x88>)
 8004f6a:	6818      	ldr	r0, [r3, #0]
 8004f6c:	687a      	ldr	r2, [r7, #4]
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	1ad3      	subs	r3, r2, r3
 8004f72:	683a      	ldr	r2, [r7, #0]
 8004f74:	4619      	mov	r1, r3
 8004f76:	f7fe ffd3 	bl	8003f20 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8004f7a:	f7ff f9cf 	bl	800431c <xTaskResumeAll>
 8004f7e:	4603      	mov	r3, r0
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d104      	bne.n	8004f8e <prvProcessTimerOrBlockTask+0x7a>
                        portYIELD_WITHIN_API();
 8004f84:	f000 fa1e 	bl	80053c4 <vPortYield>
    }
 8004f88:	e001      	b.n	8004f8e <prvProcessTimerOrBlockTask+0x7a>
                ( void ) xTaskResumeAll();
 8004f8a:	f7ff f9c7 	bl	800431c <xTaskResumeAll>
    }
 8004f8e:	bf00      	nop
 8004f90:	3710      	adds	r7, #16
 8004f92:	46bd      	mov	sp, r7
 8004f94:	bd80      	pop	{r7, pc}
 8004f96:	bf00      	nop
 8004f98:	20000ad8 	.word	0x20000ad8
 8004f9c:	20000adc 	.word	0x20000adc

08004fa0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8004fa0:	b480      	push	{r7}
 8004fa2:	b085      	sub	sp, #20
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004fa8:	4b0e      	ldr	r3, [pc, #56]	@ (8004fe4 <prvGetNextExpireTime+0x44>)
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d101      	bne.n	8004fb6 <prvGetNextExpireTime+0x16>
 8004fb2:	2201      	movs	r2, #1
 8004fb4:	e000      	b.n	8004fb8 <prvGetNextExpireTime+0x18>
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d105      	bne.n	8004fd0 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004fc4:	4b07      	ldr	r3, [pc, #28]	@ (8004fe4 <prvGetNextExpireTime+0x44>)
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	68db      	ldr	r3, [r3, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	60fb      	str	r3, [r7, #12]
 8004fce:	e001      	b.n	8004fd4 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
    }
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	3714      	adds	r7, #20
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe0:	4770      	bx	lr
 8004fe2:	bf00      	nop
 8004fe4:	20000ad4 	.word	0x20000ad4

08004fe8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b084      	sub	sp, #16
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8004ff0:	f7ff fa82 	bl	80044f8 <xTaskGetTickCount>
 8004ff4:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8004ff6:	4b0b      	ldr	r3, [pc, #44]	@ (8005024 <prvSampleTimeNow+0x3c>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	68fa      	ldr	r2, [r7, #12]
 8004ffc:	429a      	cmp	r2, r3
 8004ffe:	d205      	bcs.n	800500c <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8005000:	f000 f922 	bl	8005248 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2201      	movs	r2, #1
 8005008:	601a      	str	r2, [r3, #0]
 800500a:	e002      	b.n	8005012 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2200      	movs	r2, #0
 8005010:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8005012:	4a04      	ldr	r2, [pc, #16]	@ (8005024 <prvSampleTimeNow+0x3c>)
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8005018:	68fb      	ldr	r3, [r7, #12]
    }
 800501a:	4618      	mov	r0, r3
 800501c:	3710      	adds	r7, #16
 800501e:	46bd      	mov	sp, r7
 8005020:	bd80      	pop	{r7, pc}
 8005022:	bf00      	nop
 8005024:	20000ae4 	.word	0x20000ae4

08005028 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8005028:	b580      	push	{r7, lr}
 800502a:	b086      	sub	sp, #24
 800502c:	af00      	add	r7, sp, #0
 800502e:	60f8      	str	r0, [r7, #12]
 8005030:	60b9      	str	r1, [r7, #8]
 8005032:	607a      	str	r2, [r7, #4]
 8005034:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8005036:	2300      	movs	r3, #0
 8005038:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	68ba      	ldr	r2, [r7, #8]
 800503e:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	68fa      	ldr	r2, [r7, #12]
 8005044:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8005046:	68ba      	ldr	r2, [r7, #8]
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	429a      	cmp	r2, r3
 800504c:	d812      	bhi.n	8005074 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800504e:	687a      	ldr	r2, [r7, #4]
 8005050:	683b      	ldr	r3, [r7, #0]
 8005052:	1ad2      	subs	r2, r2, r3
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	699b      	ldr	r3, [r3, #24]
 8005058:	429a      	cmp	r2, r3
 800505a:	d302      	bcc.n	8005062 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 800505c:	2301      	movs	r3, #1
 800505e:	617b      	str	r3, [r7, #20]
 8005060:	e01b      	b.n	800509a <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005062:	4b10      	ldr	r3, [pc, #64]	@ (80050a4 <prvInsertTimerInActiveList+0x7c>)
 8005064:	681a      	ldr	r2, [r3, #0]
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	3304      	adds	r3, #4
 800506a:	4619      	mov	r1, r3
 800506c:	4610      	mov	r0, r2
 800506e:	f7fe fc7e 	bl	800396e <vListInsert>
 8005072:	e012      	b.n	800509a <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005074:	687a      	ldr	r2, [r7, #4]
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	429a      	cmp	r2, r3
 800507a:	d206      	bcs.n	800508a <prvInsertTimerInActiveList+0x62>
 800507c:	68ba      	ldr	r2, [r7, #8]
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	429a      	cmp	r2, r3
 8005082:	d302      	bcc.n	800508a <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8005084:	2301      	movs	r3, #1
 8005086:	617b      	str	r3, [r7, #20]
 8005088:	e007      	b.n	800509a <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800508a:	4b07      	ldr	r3, [pc, #28]	@ (80050a8 <prvInsertTimerInActiveList+0x80>)
 800508c:	681a      	ldr	r2, [r3, #0]
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	3304      	adds	r3, #4
 8005092:	4619      	mov	r1, r3
 8005094:	4610      	mov	r0, r2
 8005096:	f7fe fc6a 	bl	800396e <vListInsert>
            }
        }

        return xProcessTimerNow;
 800509a:	697b      	ldr	r3, [r7, #20]
    }
 800509c:	4618      	mov	r0, r3
 800509e:	3718      	adds	r7, #24
 80050a0:	46bd      	mov	sp, r7
 80050a2:	bd80      	pop	{r7, pc}
 80050a4:	20000ad8 	.word	0x20000ad8
 80050a8:	20000ad4 	.word	0x20000ad4

080050ac <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b088      	sub	sp, #32
 80050b0:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80050b2:	e0b7      	b.n	8005224 <prvProcessReceivedCommands+0x178>
        {
            #if ( INCLUDE_xTimerPendFunctionCall == 1 )
            {
                /* Negative commands are pended function calls rather than timer
                 * commands. */
                if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	da11      	bge.n	80050de <prvProcessReceivedCommands+0x32>
                {
                    const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80050ba:	1d3b      	adds	r3, r7, #4
 80050bc:	3304      	adds	r3, #4
 80050be:	61fb      	str	r3, [r7, #28]

                    /* The timer uses the xCallbackParameters member to request a
                     * callback be executed.  Check the callback is not NULL. */
                    configASSERT( pxCallback );
 80050c0:	69fb      	ldr	r3, [r7, #28]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d103      	bne.n	80050ce <prvProcessReceivedCommands+0x22>
 80050c6:	f000 fb27 	bl	8005718 <ulSetInterruptMask>
 80050ca:	bf00      	nop
 80050cc:	e7fd      	b.n	80050ca <prvProcessReceivedCommands+0x1e>

                    /* Call the function. */
                    pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80050ce:	69fb      	ldr	r3, [r7, #28]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	69fa      	ldr	r2, [r7, #28]
 80050d4:	6850      	ldr	r0, [r2, #4]
 80050d6:	69fa      	ldr	r2, [r7, #28]
 80050d8:	6892      	ldr	r2, [r2, #8]
 80050da:	4611      	mov	r1, r2
 80050dc:	4798      	blx	r3
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	f2c0 809f 	blt.w	8005224 <prvProcessReceivedCommands+0x178>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	61bb      	str	r3, [r7, #24]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80050ea:	69bb      	ldr	r3, [r7, #24]
 80050ec:	695b      	ldr	r3, [r3, #20]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d004      	beq.n	80050fc <prvProcessReceivedCommands+0x50>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80050f2:	69bb      	ldr	r3, [r7, #24]
 80050f4:	3304      	adds	r3, #4
 80050f6:	4618      	mov	r0, r3
 80050f8:	f7fe fc72 	bl	80039e0 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80050fc:	463b      	mov	r3, r7
 80050fe:	4618      	mov	r0, r3
 8005100:	f7ff ff72 	bl	8004fe8 <prvSampleTimeNow>
 8005104:	6178      	str	r0, [r7, #20]

                switch( xMessage.xMessageID )
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	3b01      	subs	r3, #1
 800510a:	2b08      	cmp	r3, #8
 800510c:	f200 8087 	bhi.w	800521e <prvProcessReceivedCommands+0x172>
 8005110:	a201      	add	r2, pc, #4	@ (adr r2, 8005118 <prvProcessReceivedCommands+0x6c>)
 8005112:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005116:	bf00      	nop
 8005118:	0800513d 	.word	0x0800513d
 800511c:	0800513d 	.word	0x0800513d
 8005120:	080051a5 	.word	0x080051a5
 8005124:	080051b9 	.word	0x080051b9
 8005128:	080051f5 	.word	0x080051f5
 800512c:	0800513d 	.word	0x0800513d
 8005130:	0800513d 	.word	0x0800513d
 8005134:	080051a5 	.word	0x080051a5
 8005138:	080051b9 	.word	0x080051b9
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800513c:	69bb      	ldr	r3, [r7, #24]
 800513e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005142:	f043 0301 	orr.w	r3, r3, #1
 8005146:	b2da      	uxtb	r2, r3
 8005148:	69bb      	ldr	r3, [r7, #24]
 800514a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800514e:	68ba      	ldr	r2, [r7, #8]
 8005150:	69bb      	ldr	r3, [r7, #24]
 8005152:	699b      	ldr	r3, [r3, #24]
 8005154:	18d1      	adds	r1, r2, r3
 8005156:	68bb      	ldr	r3, [r7, #8]
 8005158:	697a      	ldr	r2, [r7, #20]
 800515a:	69b8      	ldr	r0, [r7, #24]
 800515c:	f7ff ff64 	bl	8005028 <prvInsertTimerInActiveList>
 8005160:	4603      	mov	r3, r0
 8005162:	2b00      	cmp	r3, #0
 8005164:	d05d      	beq.n	8005222 <prvProcessReceivedCommands+0x176>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005166:	69bb      	ldr	r3, [r7, #24]
 8005168:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800516c:	f003 0304 	and.w	r3, r3, #4
 8005170:	2b00      	cmp	r3, #0
 8005172:	d009      	beq.n	8005188 <prvProcessReceivedCommands+0xdc>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8005174:	68ba      	ldr	r2, [r7, #8]
 8005176:	69bb      	ldr	r3, [r7, #24]
 8005178:	699b      	ldr	r3, [r3, #24]
 800517a:	4413      	add	r3, r2
 800517c:	697a      	ldr	r2, [r7, #20]
 800517e:	4619      	mov	r1, r3
 8005180:	69b8      	ldr	r0, [r7, #24]
 8005182:	f7ff fe61 	bl	8004e48 <prvReloadTimer>
 8005186:	e008      	b.n	800519a <prvProcessReceivedCommands+0xee>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8005188:	69bb      	ldr	r3, [r7, #24]
 800518a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800518e:	f023 0301 	bic.w	r3, r3, #1
 8005192:	b2da      	uxtb	r2, r3
 8005194:	69bb      	ldr	r3, [r7, #24]
 8005196:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800519a:	69bb      	ldr	r3, [r7, #24]
 800519c:	6a1b      	ldr	r3, [r3, #32]
 800519e:	69b8      	ldr	r0, [r7, #24]
 80051a0:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 80051a2:	e03e      	b.n	8005222 <prvProcessReceivedCommands+0x176>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80051a4:	69bb      	ldr	r3, [r7, #24]
 80051a6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80051aa:	f023 0301 	bic.w	r3, r3, #1
 80051ae:	b2da      	uxtb	r2, r3
 80051b0:	69bb      	ldr	r3, [r7, #24]
 80051b2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 80051b6:	e035      	b.n	8005224 <prvProcessReceivedCommands+0x178>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80051b8:	69bb      	ldr	r3, [r7, #24]
 80051ba:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80051be:	f043 0301 	orr.w	r3, r3, #1
 80051c2:	b2da      	uxtb	r2, r3
 80051c4:	69bb      	ldr	r3, [r7, #24]
 80051c6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80051ca:	68ba      	ldr	r2, [r7, #8]
 80051cc:	69bb      	ldr	r3, [r7, #24]
 80051ce:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80051d0:	69bb      	ldr	r3, [r7, #24]
 80051d2:	699b      	ldr	r3, [r3, #24]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d103      	bne.n	80051e0 <prvProcessReceivedCommands+0x134>
 80051d8:	f000 fa9e 	bl	8005718 <ulSetInterruptMask>
 80051dc:	bf00      	nop
 80051de:	e7fd      	b.n	80051dc <prvProcessReceivedCommands+0x130>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80051e0:	69bb      	ldr	r3, [r7, #24]
 80051e2:	699a      	ldr	r2, [r3, #24]
 80051e4:	697b      	ldr	r3, [r7, #20]
 80051e6:	18d1      	adds	r1, r2, r3
 80051e8:	697b      	ldr	r3, [r7, #20]
 80051ea:	697a      	ldr	r2, [r7, #20]
 80051ec:	69b8      	ldr	r0, [r7, #24]
 80051ee:	f7ff ff1b 	bl	8005028 <prvInsertTimerInActiveList>
                        break;
 80051f2:	e017      	b.n	8005224 <prvProcessReceivedCommands+0x178>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80051f4:	69bb      	ldr	r3, [r7, #24]
 80051f6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80051fa:	f003 0302 	and.w	r3, r3, #2
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d103      	bne.n	800520a <prvProcessReceivedCommands+0x15e>
                            {
                                vPortFree( pxTimer );
 8005202:	69b8      	ldr	r0, [r7, #24]
 8005204:	f000 faf0 	bl	80057e8 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8005208:	e00c      	b.n	8005224 <prvProcessReceivedCommands+0x178>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800520a:	69bb      	ldr	r3, [r7, #24]
 800520c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005210:	f023 0301 	bic.w	r3, r3, #1
 8005214:	b2da      	uxtb	r2, r3
 8005216:	69bb      	ldr	r3, [r7, #24]
 8005218:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 800521c:	e002      	b.n	8005224 <prvProcessReceivedCommands+0x178>

                    default:
                        /* Don't expect to get here. */
                        break;
 800521e:	bf00      	nop
 8005220:	e000      	b.n	8005224 <prvProcessReceivedCommands+0x178>
                        break;
 8005222:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005224:	4b07      	ldr	r3, [pc, #28]	@ (8005244 <prvProcessReceivedCommands+0x198>)
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	1d39      	adds	r1, r7, #4
 800522a:	2200      	movs	r2, #0
 800522c:	4618      	mov	r0, r3
 800522e:	f7fe fce6 	bl	8003bfe <xQueueReceive>
 8005232:	4603      	mov	r3, r0
 8005234:	2b00      	cmp	r3, #0
 8005236:	f47f af3d 	bne.w	80050b4 <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 800523a:	bf00      	nop
 800523c:	bf00      	nop
 800523e:	3720      	adds	r7, #32
 8005240:	46bd      	mov	sp, r7
 8005242:	bd80      	pop	{r7, pc}
 8005244:	20000adc 	.word	0x20000adc

08005248 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8005248:	b580      	push	{r7, lr}
 800524a:	b082      	sub	sp, #8
 800524c:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800524e:	e009      	b.n	8005264 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005250:	4b0e      	ldr	r3, [pc, #56]	@ (800528c <prvSwitchTimerLists+0x44>)
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	68db      	ldr	r3, [r3, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 800525a:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800525e:	6838      	ldr	r0, [r7, #0]
 8005260:	f7ff fe14 	bl	8004e8c <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005264:	4b09      	ldr	r3, [pc, #36]	@ (800528c <prvSwitchTimerLists+0x44>)
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d1f0      	bne.n	8005250 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 800526e:	4b07      	ldr	r3, [pc, #28]	@ (800528c <prvSwitchTimerLists+0x44>)
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8005274:	4b06      	ldr	r3, [pc, #24]	@ (8005290 <prvSwitchTimerLists+0x48>)
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	4a04      	ldr	r2, [pc, #16]	@ (800528c <prvSwitchTimerLists+0x44>)
 800527a:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 800527c:	4a04      	ldr	r2, [pc, #16]	@ (8005290 <prvSwitchTimerLists+0x48>)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6013      	str	r3, [r2, #0]
    }
 8005282:	bf00      	nop
 8005284:	3708      	adds	r7, #8
 8005286:	46bd      	mov	sp, r7
 8005288:	bd80      	pop	{r7, pc}
 800528a:	bf00      	nop
 800528c:	20000ad4 	.word	0x20000ad4
 8005290:	20000ad8 	.word	0x20000ad8

08005294 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8005294:	b580      	push	{r7, lr}
 8005296:	b082      	sub	sp, #8
 8005298:	af02      	add	r7, sp, #8
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 800529a:	f000 f8a5 	bl	80053e8 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 800529e:	4b15      	ldr	r3, [pc, #84]	@ (80052f4 <prvCheckForValidListAndQueue+0x60>)
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d120      	bne.n	80052e8 <prvCheckForValidListAndQueue+0x54>
            {
                vListInitialise( &xActiveTimerList1 );
 80052a6:	4814      	ldr	r0, [pc, #80]	@ (80052f8 <prvCheckForValidListAndQueue+0x64>)
 80052a8:	f7fe fb34 	bl	8003914 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 80052ac:	4813      	ldr	r0, [pc, #76]	@ (80052fc <prvCheckForValidListAndQueue+0x68>)
 80052ae:	f7fe fb31 	bl	8003914 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 80052b2:	4b13      	ldr	r3, [pc, #76]	@ (8005300 <prvCheckForValidListAndQueue+0x6c>)
 80052b4:	4a10      	ldr	r2, [pc, #64]	@ (80052f8 <prvCheckForValidListAndQueue+0x64>)
 80052b6:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 80052b8:	4b12      	ldr	r3, [pc, #72]	@ (8005304 <prvCheckForValidListAndQueue+0x70>)
 80052ba:	4a10      	ldr	r2, [pc, #64]	@ (80052fc <prvCheckForValidListAndQueue+0x68>)
 80052bc:	601a      	str	r2, [r3, #0]
                    /* The timer queue is allocated statically in case
                     * configSUPPORT_DYNAMIC_ALLOCATION is 0. */
                    PRIVILEGED_DATA static StaticQueue_t xStaticTimerQueue;                                                                          /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
                    PRIVILEGED_DATA static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80052be:	2300      	movs	r3, #0
 80052c0:	9300      	str	r3, [sp, #0]
 80052c2:	4b11      	ldr	r3, [pc, #68]	@ (8005308 <prvCheckForValidListAndQueue+0x74>)
 80052c4:	4a11      	ldr	r2, [pc, #68]	@ (800530c <prvCheckForValidListAndQueue+0x78>)
 80052c6:	2110      	movs	r1, #16
 80052c8:	200a      	movs	r0, #10
 80052ca:	f7fe fc2c 	bl	8003b26 <xQueueGenericCreateStatic>
 80052ce:	4603      	mov	r3, r0
 80052d0:	4a08      	ldr	r2, [pc, #32]	@ (80052f4 <prvCheckForValidListAndQueue+0x60>)
 80052d2:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 80052d4:	4b07      	ldr	r3, [pc, #28]	@ (80052f4 <prvCheckForValidListAndQueue+0x60>)
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d005      	beq.n	80052e8 <prvCheckForValidListAndQueue+0x54>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80052dc:	4b05      	ldr	r3, [pc, #20]	@ (80052f4 <prvCheckForValidListAndQueue+0x60>)
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	490b      	ldr	r1, [pc, #44]	@ (8005310 <prvCheckForValidListAndQueue+0x7c>)
 80052e2:	4618      	mov	r0, r3
 80052e4:	f7fe fdd6 	bl	8003e94 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80052e8:	f000 f890 	bl	800540c <vPortExitCritical>
    }
 80052ec:	bf00      	nop
 80052ee:	46bd      	mov	sp, r7
 80052f0:	bd80      	pop	{r7, pc}
 80052f2:	bf00      	nop
 80052f4:	20000adc 	.word	0x20000adc
 80052f8:	20000aac 	.word	0x20000aac
 80052fc:	20000ac0 	.word	0x20000ac0
 8005300:	20000ad4 	.word	0x20000ad4
 8005304:	20000ad8 	.word	0x20000ad8
 8005308:	20000b88 	.word	0x20000b88
 800530c:	20000ae8 	.word	0x20000ae8
 8005310:	0800593c 	.word	0x0800593c

08005314 <vPortSetupTimerInterrupt>:
    }
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void ) /* PRIVILEGED_FUNCTION */
{
 8005314:	b480      	push	{r7}
 8005316:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and reset the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005318:	4b0b      	ldr	r3, [pc, #44]	@ (8005348 <vPortSetupTimerInterrupt+0x34>)
 800531a:	2200      	movs	r2, #0
 800531c:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800531e:	4b0b      	ldr	r3, [pc, #44]	@ (800534c <vPortSetupTimerInterrupt+0x38>)
 8005320:	2200      	movs	r2, #0
 8005322:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005324:	4b0a      	ldr	r3, [pc, #40]	@ (8005350 <vPortSetupTimerInterrupt+0x3c>)
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	4a0a      	ldr	r2, [pc, #40]	@ (8005354 <vPortSetupTimerInterrupt+0x40>)
 800532a:	fba2 2303 	umull	r2, r3, r2, r3
 800532e:	099b      	lsrs	r3, r3, #6
 8005330:	4a09      	ldr	r2, [pc, #36]	@ (8005358 <vPortSetupTimerInterrupt+0x44>)
 8005332:	3b01      	subs	r3, #1
 8005334:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 8005336:	4b04      	ldr	r3, [pc, #16]	@ (8005348 <vPortSetupTimerInterrupt+0x34>)
 8005338:	2207      	movs	r2, #7
 800533a:	601a      	str	r2, [r3, #0]
}
 800533c:	bf00      	nop
 800533e:	46bd      	mov	sp, r7
 8005340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005344:	4770      	bx	lr
 8005346:	bf00      	nop
 8005348:	e000e010 	.word	0xe000e010
 800534c:	e000e018 	.word	0xe000e018
 8005350:	20000000 	.word	0x20000000
 8005354:	10624dd3 	.word	0x10624dd3
 8005358:	e000e014 	.word	0xe000e014

0800535c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b082      	sub	sp, #8
 8005360:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 8005362:	2300      	movs	r3, #0
 8005364:	607b      	str	r3, [r7, #4]
    /* A function that implements a task must not exit or attempt to return to
     * its caller as there is nothing to return to. If a task wants to exit it
     * should instead call vTaskDelete( NULL ). Artificially force an assert()
     * to be triggered if configASSERT() is defined, then stop here so
     * application writers can catch the error. */
    configASSERT( ulCriticalNesting == ~0UL );
 8005366:	4b0a      	ldr	r3, [pc, #40]	@ (8005390 <prvTaskExitError+0x34>)
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800536e:	d003      	beq.n	8005378 <prvTaskExitError+0x1c>
 8005370:	f000 f9d2 	bl	8005718 <ulSetInterruptMask>
 8005374:	bf00      	nop
 8005376:	e7fd      	b.n	8005374 <prvTaskExitError+0x18>
    portDISABLE_INTERRUPTS();
 8005378:	f000 f9ce 	bl	8005718 <ulSetInterruptMask>

    while( ulDummy == 0 )
 800537c:	bf00      	nop
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2b00      	cmp	r3, #0
 8005382:	d0fc      	beq.n	800537e <prvTaskExitError+0x22>
         * warnings about code appearing after this function is called - making
         * ulDummy volatile makes the compiler think the function could return
         * and therefore not output an 'unreachable code' warning for code that
         * appears after it. */
    }
}
 8005384:	bf00      	nop
 8005386:	bf00      	nop
 8005388:	3708      	adds	r7, #8
 800538a:	46bd      	mov	sp, r7
 800538c:	bd80      	pop	{r7, pc}
 800538e:	bf00      	nop
 8005390:	20000010 	.word	0x20000010

08005394 <prvSetupFPU>:
#endif /* configENABLE_MPU */
/*-----------------------------------------------------------*/

#if ( configENABLE_FPU == 1 )
    static void prvSetupFPU( void ) /* PRIVILEGED_FUNCTION */
    {
 8005394:	b480      	push	{r7}
 8005396:	af00      	add	r7, sp, #0
        #endif /* configENABLE_TRUSTZONE */

        /* CP10 = 11 ==> Full access to FPU i.e. both privileged and
         * unprivileged code should be able to access FPU. CP11 should be
         * programmed to the same value as CP10. */
        *( portCPACR ) |= ( ( portCPACR_CP10_VALUE << portCPACR_CP10_POS ) |
 8005398:	4b08      	ldr	r3, [pc, #32]	@ (80053bc <prvSetupFPU+0x28>)
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	4a07      	ldr	r2, [pc, #28]	@ (80053bc <prvSetupFPU+0x28>)
 800539e:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80053a2:	6013      	str	r3, [r2, #0]
                            );

        /* ASPEN = 1 ==> Hardware should automatically preserve floating point
         * context on exception entry and restore on exception return.
         * LSPEN = 1 ==> Enable lazy context save of FP state. */
        *( portFPCCR ) |= ( portFPCCR_ASPEN_MASK | portFPCCR_LSPEN_MASK );
 80053a4:	4b06      	ldr	r3, [pc, #24]	@ (80053c0 <prvSetupFPU+0x2c>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	4a05      	ldr	r2, [pc, #20]	@ (80053c0 <prvSetupFPU+0x2c>)
 80053aa:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80053ae:	6013      	str	r3, [r2, #0]
    }
 80053b0:	bf00      	nop
 80053b2:	46bd      	mov	sp, r7
 80053b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b8:	4770      	bx	lr
 80053ba:	bf00      	nop
 80053bc:	e000ed88 	.word	0xe000ed88
 80053c0:	e000ef34 	.word	0xe000ef34

080053c4 <vPortYield>:
#endif /* configENABLE_FPU */
/*-----------------------------------------------------------*/

void vPortYield( void ) /* PRIVILEGED_FUNCTION */
{
 80053c4:	b480      	push	{r7}
 80053c6:	af00      	add	r7, sp, #0
    /* Set a PendSV to request a context switch. */
    portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80053c8:	4b06      	ldr	r3, [pc, #24]	@ (80053e4 <vPortYield+0x20>)
 80053ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80053ce:	601a      	str	r2, [r3, #0]

    /* Barriers are normally not required but do ensure the code is
     * completely within the specified behaviour for the architecture. */
    __asm volatile ( "dsb" ::: "memory" );
 80053d0:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 80053d4:	f3bf 8f6f 	isb	sy
}
 80053d8:	bf00      	nop
 80053da:	46bd      	mov	sp, r7
 80053dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e0:	4770      	bx	lr
 80053e2:	bf00      	nop
 80053e4:	e000ed04 	.word	0xe000ed04

080053e8 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void ) /* PRIVILEGED_FUNCTION */
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 80053ec:	f000 f994 	bl	8005718 <ulSetInterruptMask>
    ulCriticalNesting++;
 80053f0:	4b05      	ldr	r3, [pc, #20]	@ (8005408 <vPortEnterCritical+0x20>)
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	3301      	adds	r3, #1
 80053f6:	4a04      	ldr	r2, [pc, #16]	@ (8005408 <vPortEnterCritical+0x20>)
 80053f8:	6013      	str	r3, [r2, #0]

    /* Barriers are normally not required but do ensure the code is
     * completely within the specified behaviour for the architecture. */
    __asm volatile ( "dsb" ::: "memory" );
 80053fa:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 80053fe:	f3bf 8f6f 	isb	sy
}
 8005402:	bf00      	nop
 8005404:	bd80      	pop	{r7, pc}
 8005406:	bf00      	nop
 8005408:	20000010 	.word	0x20000010

0800540c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void ) /* PRIVILEGED_FUNCTION */
{
 800540c:	b580      	push	{r7, lr}
 800540e:	af00      	add	r7, sp, #0
    configASSERT( ulCriticalNesting );
 8005410:	4b0a      	ldr	r3, [pc, #40]	@ (800543c <vPortExitCritical+0x30>)
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d103      	bne.n	8005420 <vPortExitCritical+0x14>
 8005418:	f000 f97e 	bl	8005718 <ulSetInterruptMask>
 800541c:	bf00      	nop
 800541e:	e7fd      	b.n	800541c <vPortExitCritical+0x10>
    ulCriticalNesting--;
 8005420:	4b06      	ldr	r3, [pc, #24]	@ (800543c <vPortExitCritical+0x30>)
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	3b01      	subs	r3, #1
 8005426:	4a05      	ldr	r2, [pc, #20]	@ (800543c <vPortExitCritical+0x30>)
 8005428:	6013      	str	r3, [r2, #0]

    if( ulCriticalNesting == 0 )
 800542a:	4b04      	ldr	r3, [pc, #16]	@ (800543c <vPortExitCritical+0x30>)
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	2b00      	cmp	r3, #0
 8005430:	d102      	bne.n	8005438 <vPortExitCritical+0x2c>
    {
        portENABLE_INTERRUPTS();
 8005432:	2000      	movs	r0, #0
 8005434:	f000 f97d 	bl	8005732 <vClearInterruptMask>
    }
}
 8005438:	bf00      	nop
 800543a:	bd80      	pop	{r7, pc}
 800543c:	20000010 	.word	0x20000010

08005440 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void SysTick_Handler( void ) /* PRIVILEGED_FUNCTION */
{
 8005440:	b580      	push	{r7, lr}
 8005442:	b082      	sub	sp, #8
 8005444:	af00      	add	r7, sp, #0
    uint32_t ulPreviousMask;

    ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8005446:	f000 f967 	bl	8005718 <ulSetInterruptMask>
 800544a:	6078      	str	r0, [r7, #4]
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 800544c:	f7ff f864 	bl	8004518 <xTaskIncrementTick>
 8005450:	4603      	mov	r3, r0
 8005452:	2b00      	cmp	r3, #0
 8005454:	d003      	beq.n	800545e <xPortSysTickHandler+0x1e>
        {
            /* Pend a context switch. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005456:	4b05      	ldr	r3, [pc, #20]	@ (800546c <xPortSysTickHandler+0x2c>)
 8005458:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800545c:	601a      	str	r2, [r3, #0]
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 800545e:	6878      	ldr	r0, [r7, #4]
 8005460:	f000 f967 	bl	8005732 <vClearInterruptMask>
}
 8005464:	bf00      	nop
 8005466:	3708      	adds	r7, #8
 8005468:	46bd      	mov	sp, r7
 800546a:	bd80      	pop	{r7, pc}
 800546c:	e000ed04 	.word	0xe000ed04

08005470 <vPortSVCHandler_C>:
/*-----------------------------------------------------------*/

void vPortSVCHandler_C( uint32_t * pulCallerStackAddress ) /* PRIVILEGED_FUNCTION portDONT_DISCARD */
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b084      	sub	sp, #16
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
    #endif /* configENABLE_TRUSTZONE */
    uint8_t ucSVCNumber;

    /* Register are stored on the stack in the following order - R0, R1, R2, R3,
     * R12, LR, PC, xPSR. */
    ulPC = pulCallerStackAddress[ portOFFSET_TO_PC ];
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	699b      	ldr	r3, [r3, #24]
 800547c:	60fb      	str	r3, [r7, #12]
    ucSVCNumber = ( ( uint8_t * ) ulPC )[ -2 ];
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	3b02      	subs	r3, #2
 8005482:	781b      	ldrb	r3, [r3, #0]
 8005484:	72fb      	strb	r3, [r7, #11]

    switch( ucSVCNumber )
 8005486:	7afb      	ldrb	r3, [r7, #11]
 8005488:	2b66      	cmp	r3, #102	@ 0x66
 800548a:	d104      	bne.n	8005496 <vPortSVCHandler_C+0x26>
            #endif /* configENABLE_TRUSTZONE */

            #if ( configENABLE_FPU == 1 )
            {
                /* Setup the Floating Point Unit (FPU). */
                prvSetupFPU();
 800548c:	f7ff ff82 	bl	8005394 <prvSetupFPU>
            }
            #endif /* configENABLE_FPU */

            /* Setup the context of the first task so that the first task starts
             * executing. */
            vRestoreContextOfFirstTask();
 8005490:	f000 f90e 	bl	80056b0 <vRestoreContextOfFirstTask>
            break;
 8005494:	e003      	b.n	800549e <vPortSVCHandler_C+0x2e>
                break;
        #endif /* ( configENABLE_MPU == 1 ) && ( configUSE_MPU_WRAPPERS_V1 == 1 ) */

        default:
            /* Incorrect SVC call. */
            configASSERT( pdFALSE );
 8005496:	f000 f93f 	bl	8005718 <ulSetInterruptMask>
 800549a:	bf00      	nop
 800549c:	e7fd      	b.n	800549a <vPortSVCHandler_C+0x2a>
    }
}
 800549e:	bf00      	nop
 80054a0:	3710      	adds	r7, #16
 80054a2:	46bd      	mov	sp, r7
 80054a4:	bd80      	pop	{r7, pc}
	...

080054a8 <pxPortInitialiseStack>:

    StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                         StackType_t * pxEndOfStack,
                                         TaskFunction_t pxCode,
                                         void * pvParameters ) /* PRIVILEGED_FUNCTION */
    {
 80054a8:	b480      	push	{r7}
 80054aa:	b085      	sub	sp, #20
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	60f8      	str	r0, [r7, #12]
 80054b0:	60b9      	str	r1, [r7, #8]
 80054b2:	607a      	str	r2, [r7, #4]
 80054b4:	603b      	str	r3, [r7, #0]
            }
            #endif /* configENABLE_TRUSTZONE */
        }
        #else /* portPRELOAD_REGISTERS */
        {
            pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	3b04      	subs	r3, #4
 80054ba:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = portINITIAL_XPSR;                        /* xPSR. */
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80054c2:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	3b04      	subs	r3, #4
 80054c8:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) pxCode;                  /* PC. */
 80054ca:	687a      	ldr	r2, [r7, #4]
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	3b04      	subs	r3, #4
 80054d4:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS; /* LR. */
 80054d6:	4a38      	ldr	r2, [pc, #224]	@ (80055b8 <pxPortInitialiseStack+0x110>)
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	3b04      	subs	r3, #4
 80054e0:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x12121212UL;            /* R12. */
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	f04f 3212 	mov.w	r2, #303174162	@ 0x12121212
 80054e8:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	3b04      	subs	r3, #4
 80054ee:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x03030303UL;            /* R3. */
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	f04f 3203 	mov.w	r2, #50529027	@ 0x3030303
 80054f6:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	3b04      	subs	r3, #4
 80054fc:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x02020202UL;            /* R2. */
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	f04f 3202 	mov.w	r2, #33686018	@ 0x2020202
 8005504:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	3b04      	subs	r3, #4
 800550a:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x01010101UL;            /* R1. */
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	f04f 3201 	mov.w	r2, #16843009	@ 0x1010101
 8005512:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	3b04      	subs	r3, #4
 8005518:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) pvParameters;            /* R0. */
 800551a:	683a      	ldr	r2, [r7, #0]
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	3b04      	subs	r3, #4
 8005524:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x11111111UL;            /* R11. */
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	f04f 3211 	mov.w	r2, #286331153	@ 0x11111111
 800552c:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	3b04      	subs	r3, #4
 8005532:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x10101010UL;            /* R10. */
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	f04f 3210 	mov.w	r2, #269488144	@ 0x10101010
 800553a:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	3b04      	subs	r3, #4
 8005540:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x09090909UL;            /* R09. */
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	f04f 3209 	mov.w	r2, #151587081	@ 0x9090909
 8005548:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	3b04      	subs	r3, #4
 800554e:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x08080808UL;            /* R08. */
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	f04f 3208 	mov.w	r2, #134744072	@ 0x8080808
 8005556:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	3b04      	subs	r3, #4
 800555c:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x07070707UL;            /* R07. */
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	f04f 3207 	mov.w	r2, #117901063	@ 0x7070707
 8005564:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	3b04      	subs	r3, #4
 800556a:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x06060606UL;            /* R06. */
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	f04f 3206 	mov.w	r2, #101058054	@ 0x6060606
 8005572:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	3b04      	subs	r3, #4
 8005578:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x05050505UL;            /* R05. */
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	f04f 3205 	mov.w	r2, #84215045	@ 0x5050505
 8005580:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	3b04      	subs	r3, #4
 8005586:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x04040404UL;            /* R04. */
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	f04f 3204 	mov.w	r2, #67372036	@ 0x4040404
 800558e:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	3b04      	subs	r3, #4
 8005594:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = portINITIAL_EXC_RETURN;                  /* EXC_RETURN. */
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	f06f 0243 	mvn.w	r2, #67	@ 0x43
 800559c:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	3b04      	subs	r3, #4
 80055a2:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) pxEndOfStack; /* Slot used to hold this task's PSPLIM value. */
 80055a4:	68ba      	ldr	r2, [r7, #8]
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	601a      	str	r2, [r3, #0]
            }
            #endif /* configENABLE_TRUSTZONE */
        }
        #endif /* portPRELOAD_REGISTERS */

        return pxTopOfStack;
 80055aa:	68fb      	ldr	r3, [r7, #12]
    }
 80055ac:	4618      	mov	r0, r3
 80055ae:	3714      	adds	r7, #20
 80055b0:	46bd      	mov	sp, r7
 80055b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b6:	4770      	bx	lr
 80055b8:	0800535d 	.word	0x0800535d

080055bc <xPortStartScheduler>:

#endif /* configENABLE_MPU */
/*-----------------------------------------------------------*/

BaseType_t xPortStartScheduler( void ) /* PRIVILEGED_FUNCTION */
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b084      	sub	sp, #16
 80055c0:	af00      	add	r7, sp, #0
    #if ( ( configASSERT_DEFINED == 1 ) && ( portHAS_BASEPRI == 1 ) )
    {
        volatile uint32_t ulOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 80055c2:	2300      	movs	r3, #0
 80055c4:	60bb      	str	r3, [r7, #8]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ulOriginalPriority = portNVIC_SHPR2_REG;
 80055c6:	4b35      	ldr	r3, [pc, #212]	@ (800569c <xPortStartScheduler+0xe0>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	60fb      	str	r3, [r7, #12]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        portNVIC_SHPR2_REG = 0xFF000000;
 80055cc:	4b33      	ldr	r3, [pc, #204]	@ (800569c <xPortStartScheduler+0xe0>)
 80055ce:	f04f 427f 	mov.w	r2, #4278190080	@ 0xff000000
 80055d2:	601a      	str	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = ( uint8_t ) ( ( portNVIC_SHPR2_REG & 0xFF000000 ) >> 24 );
 80055d4:	4b31      	ldr	r3, [pc, #196]	@ (800569c <xPortStartScheduler+0xe0>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	0e1b      	lsrs	r3, r3, #24
 80055da:	b2db      	uxtb	r3, r3
 80055dc:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80055de:	79fb      	ldrb	r3, [r7, #7]
 80055e0:	b2db      	uxtb	r3, r3
 80055e2:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80055e6:	b2da      	uxtb	r2, r3
 80055e8:	4b2d      	ldr	r3, [pc, #180]	@ (80056a0 <xPortStartScheduler+0xe4>)
 80055ea:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 80055ec:	4b2c      	ldr	r3, [pc, #176]	@ (80056a0 <xPortStartScheduler+0xe4>)
 80055ee:	781b      	ldrb	r3, [r3, #0]
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d103      	bne.n	80055fc <xPortStartScheduler+0x40>
 80055f4:	f000 f890 	bl	8005718 <ulSetInterruptMask>
 80055f8:	bf00      	nop
 80055fa:	e7fd      	b.n	80055f8 <xPortStartScheduler+0x3c>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 80055fc:	79fb      	ldrb	r3, [r7, #7]
 80055fe:	b2db      	uxtb	r3, r3
 8005600:	43db      	mvns	r3, r3
 8005602:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005606:	2b00      	cmp	r3, #0
 8005608:	d00b      	beq.n	8005622 <xPortStartScheduler+0x66>
 800560a:	f000 f885 	bl	8005718 <ulSetInterruptMask>
 800560e:	bf00      	nop
 8005610:	e7fd      	b.n	800560e <xPortStartScheduler+0x52>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 8005612:	68bb      	ldr	r3, [r7, #8]
 8005614:	3301      	adds	r3, #1
 8005616:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005618:	79fb      	ldrb	r3, [r7, #7]
 800561a:	b2db      	uxtb	r3, r3
 800561c:	005b      	lsls	r3, r3, #1
 800561e:	b2db      	uxtb	r3, r3
 8005620:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005622:	79fb      	ldrb	r3, [r7, #7]
 8005624:	b2db      	uxtb	r3, r3
 8005626:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800562a:	2b80      	cmp	r3, #128	@ 0x80
 800562c:	d0f1      	beq.n	8005612 <xPortStartScheduler+0x56>
        }

        if( ulImplementedPrioBits == 8 )
 800562e:	68bb      	ldr	r3, [r7, #8]
 8005630:	2b08      	cmp	r3, #8
 8005632:	d103      	bne.n	800563c <xPortStartScheduler+0x80>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 8005634:	4b1b      	ldr	r3, [pc, #108]	@ (80056a4 <xPortStartScheduler+0xe8>)
 8005636:	2200      	movs	r2, #0
 8005638:	601a      	str	r2, [r3, #0]
 800563a:	e004      	b.n	8005646 <xPortStartScheduler+0x8a>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 800563c:	68bb      	ldr	r3, [r7, #8]
 800563e:	f1c3 0307 	rsb	r3, r3, #7
 8005642:	4a18      	ldr	r2, [pc, #96]	@ (80056a4 <xPortStartScheduler+0xe8>)
 8005644:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005646:	4b17      	ldr	r3, [pc, #92]	@ (80056a4 <xPortStartScheduler+0xe8>)
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	021b      	lsls	r3, r3, #8
 800564c:	4a15      	ldr	r2, [pc, #84]	@ (80056a4 <xPortStartScheduler+0xe8>)
 800564e:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005650:	4b14      	ldr	r3, [pc, #80]	@ (80056a4 <xPortStartScheduler+0xe8>)
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005658:	4a12      	ldr	r2, [pc, #72]	@ (80056a4 <xPortStartScheduler+0xe8>)
 800565a:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        portNVIC_SHPR2_REG = ulOriginalPriority;
 800565c:	4a0f      	ldr	r2, [pc, #60]	@ (800569c <xPortStartScheduler+0xe0>)
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	6013      	str	r3, [r2, #0]
    }
    #endif /* #if ( ( configASSERT_DEFINED == 1 ) && ( portHAS_BASEPRI == 1 ) ) */

    /* Make PendSV, CallSV and SysTick the same priority as the kernel. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8005662:	4b11      	ldr	r3, [pc, #68]	@ (80056a8 <xPortStartScheduler+0xec>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	4a10      	ldr	r2, [pc, #64]	@ (80056a8 <xPortStartScheduler+0xec>)
 8005668:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800566c:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800566e:	4b0e      	ldr	r3, [pc, #56]	@ (80056a8 <xPortStartScheduler+0xec>)
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	4a0d      	ldr	r2, [pc, #52]	@ (80056a8 <xPortStartScheduler+0xec>)
 8005674:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005678:	6013      	str	r3, [r2, #0]
    }
    #endif /* configENABLE_MPU */

    /* Start the timer that generates the tick ISR. Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 800567a:	f7ff fe4b 	bl	8005314 <vPortSetupTimerInterrupt>

    /* Initialize the critical nesting count ready for the first task. */
    ulCriticalNesting = 0;
 800567e:	4b0b      	ldr	r3, [pc, #44]	@ (80056ac <xPortStartScheduler+0xf0>)
 8005680:	2200      	movs	r2, #0
 8005682:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
    }
    #endif

    /* Start the first task. */
    vStartFirstTask();
 8005684:	f000 f834 	bl	80056f0 <vStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS. Call
     * vTaskSwitchContext() so link time optimization does not remove the
     * symbol. */
    vTaskSwitchContext();
 8005688:	f7ff f856 	bl	8004738 <vTaskSwitchContext>
    prvTaskExitError();
 800568c:	f7ff fe66 	bl	800535c <prvTaskExitError>

    /* Should not get here. */
    return 0;
 8005690:	2300      	movs	r3, #0
}
 8005692:	4618      	mov	r0, r3
 8005694:	3710      	adds	r7, #16
 8005696:	46bd      	mov	sp, r7
 8005698:	bd80      	pop	{r7, pc}
 800569a:	bf00      	nop
 800569c:	e000ed1c 	.word	0xe000ed1c
 80056a0:	20000bd8 	.word	0x20000bd8
 80056a4:	20000bdc 	.word	0x20000bdc
 80056a8:	e000ed20 	.word	0xe000ed20
 80056ac:	20000010 	.word	0x20000010

080056b0 <vRestoreContextOfFirstTask>:

#else /* configENABLE_MPU */

    void vRestoreContextOfFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
    {
        __asm volatile
 80056b0:	4a0b      	ldr	r2, [pc, #44]	@ (80056e0 <pxCurrentTCBConst2>)
 80056b2:	6811      	ldr	r1, [r2, #0]
 80056b4:	6808      	ldr	r0, [r1, #0]
 80056b6:	c806      	ldmia	r0!, {r1, r2}
 80056b8:	f381 880b 	msr	PSPLIM, r1
 80056bc:	2102      	movs	r1, #2
 80056be:	f381 8814 	msr	CONTROL, r1
 80056c2:	3020      	adds	r0, #32
 80056c4:	f380 8809 	msr	PSP, r0
 80056c8:	f3bf 8f6f 	isb	sy
 80056cc:	f04f 0000 	mov.w	r0, #0
 80056d0:	f380 8811 	msr	BASEPRI, r0
 80056d4:	4710      	bx	r2
 80056d6:	bf00      	nop
 80056d8:	f3af 8000 	nop.w
 80056dc:	f3af 8000 	nop.w

080056e0 <pxCurrentTCBConst2>:
 80056e0:	200005ac 	.word	0x200005ac
            "   bx   r2                                         \n" /* Finally, branch to EXC_RETURN. */
            "                                                   \n"
            "   .align 4                                        \n"
            "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
    }
 80056e4:	bf00      	nop
 80056e6:	bf00      	nop
	...

080056f0 <vStartFirstTask>:
}
/*-----------------------------------------------------------*/

void vStartFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 80056f0:	4807      	ldr	r0, [pc, #28]	@ (8005710 <xVTORConst>)
 80056f2:	6800      	ldr	r0, [r0, #0]
 80056f4:	6800      	ldr	r0, [r0, #0]
 80056f6:	f380 8808 	msr	MSP, r0
 80056fa:	b662      	cpsie	i
 80056fc:	b661      	cpsie	f
 80056fe:	f3bf 8f4f 	dsb	sy
 8005702:	f3bf 8f6f 	isb	sy
 8005706:	df66      	svc	102	@ 0x66
 8005708:	bf00      	nop
 800570a:	bf00      	nop
 800570c:	f3af 8000 	nop.w

08005710 <xVTORConst>:
 8005710:	e000ed08 	.word	0xe000ed08
        "                                                   \n"
        "   .align 4                                        \n"
        "xVTORConst: .word 0xe000ed08                       \n"
        ::"i" ( portSVC_START_SCHEDULER ) : "memory"
    );
}
 8005714:	bf00      	nop
 8005716:	bf00      	nop

08005718 <ulSetInterruptMask>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMask( void ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 8005718:	f3ef 8011 	mrs	r0, BASEPRI
 800571c:	f04f 0150 	mov.w	r1, #80	@ 0x50
 8005720:	f381 8811 	msr	BASEPRI, r1
 8005724:	f3bf 8f4f 	dsb	sy
 8005728:	f3bf 8f6f 	isb	sy
 800572c:	4770      	bx	lr
        "   dsb                                             \n"
        "   isb                                             \n"
        "   bx lr                                           \n" /* Return. */
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 800572e:	bf00      	nop
 8005730:	4618      	mov	r0, r3

08005732 <vClearInterruptMask>:
/*-----------------------------------------------------------*/

void vClearInterruptMask( __attribute__( ( unused ) ) uint32_t ulMask ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 8005732:	f380 8811 	msr	BASEPRI, r0
 8005736:	f3bf 8f4f 	dsb	sy
 800573a:	f3bf 8f6f 	isb	sy
 800573e:	4770      	bx	lr
        "   dsb                                             \n"
        "   isb                                             \n"
        "   bx lr                                           \n" /* Return. */
        ::: "memory"
    );
}
 8005740:	bf00      	nop
	...

08005750 <PendSV_Handler>:

#else /* configENABLE_MPU */

    void PendSV_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
    {
        __asm volatile
 8005750:	f3ef 8009 	mrs	r0, PSP
 8005754:	f01e 0f10 	tst.w	lr, #16
 8005758:	bf08      	it	eq
 800575a:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800575e:	f3ef 820b 	mrs	r2, PSPLIM
 8005762:	4673      	mov	r3, lr
 8005764:	e920 0ffc 	stmdb	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 8005768:	4a11      	ldr	r2, [pc, #68]	@ (80057b0 <pxCurrentTCBConst>)
 800576a:	6811      	ldr	r1, [r2, #0]
 800576c:	6008      	str	r0, [r1, #0]
 800576e:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005772:	f380 8811 	msr	BASEPRI, r0
 8005776:	f3bf 8f4f 	dsb	sy
 800577a:	f3bf 8f6f 	isb	sy
 800577e:	f7fe ffdb 	bl	8004738 <vTaskSwitchContext>
 8005782:	f04f 0000 	mov.w	r0, #0
 8005786:	f380 8811 	msr	BASEPRI, r0
 800578a:	4a09      	ldr	r2, [pc, #36]	@ (80057b0 <pxCurrentTCBConst>)
 800578c:	6811      	ldr	r1, [r2, #0]
 800578e:	6808      	ldr	r0, [r1, #0]
 8005790:	e8b0 0ffc 	ldmia.w	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 8005794:	f013 0f10 	tst.w	r3, #16
 8005798:	bf08      	it	eq
 800579a:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800579e:	f382 880b 	msr	PSPLIM, r2
 80057a2:	f380 8809 	msr	PSP, r0
 80057a6:	4718      	bx	r3
 80057a8:	f3af 8000 	nop.w
 80057ac:	f3af 8000 	nop.w

080057b0 <pxCurrentTCBConst>:
 80057b0:	200005ac 	.word	0x200005ac
            "                                                   \n"
            "   .align 4                                        \n"
            "pxCurrentTCBConst: .word pxCurrentTCB              \n"
            ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
        );
    }
 80057b4:	bf00      	nop
 80057b6:	bf00      	nop
	...

080057c0 <SVC_Handler>:

#else /* ( configENABLE_MPU == 1 ) && ( configUSE_MPU_WRAPPERS_V1 == 0 ) */

    void SVC_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
    {
        __asm volatile
 80057c0:	f01e 0f04 	tst.w	lr, #4
 80057c4:	bf0c      	ite	eq
 80057c6:	f3ef 8008 	mrseq	r0, MSP
 80057ca:	f3ef 8009 	mrsne	r0, PSP
 80057ce:	4904      	ldr	r1, [pc, #16]	@ (80057e0 <svchandler_address_const>)
 80057d0:	4708      	bx	r1
 80057d2:	bf00      	nop
 80057d4:	f3af 8000 	nop.w
 80057d8:	f3af 8000 	nop.w
 80057dc:	f3af 8000 	nop.w

080057e0 <svchandler_address_const>:
 80057e0:	08005471 	.word	0x08005471
            "   bx r1                                           \n"
            "                                                   \n"
            "   .align 4                                        \n"
            "svchandler_address_const: .word vPortSVCHandler_C  \n"
        );
    }
 80057e4:	bf00      	nop
 80057e6:	bf00      	nop

080057e8 <vPortFree>:
    return pvReturn;
}
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	b086      	sub	sp, #24
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	613b      	str	r3, [r7, #16]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d049      	beq.n	800588e <vPortFree+0xa6>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= heapSTRUCT_SIZE;
 80057fa:	2308      	movs	r3, #8
 80057fc:	425b      	negs	r3, r3
 80057fe:	693a      	ldr	r2, [r7, #16]
 8005800:	4413      	add	r3, r2
 8005802:	613b      	str	r3, [r7, #16]

        /* This unexpected casting is to keep some compilers from issuing
         * byte alignment warnings. */
        pxLink = ( void * ) puc;
 8005804:	693b      	ldr	r3, [r7, #16]
 8005806:	60fb      	str	r3, [r7, #12]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	685b      	ldr	r3, [r3, #4]
 800580c:	2b00      	cmp	r3, #0
 800580e:	db03      	blt.n	8005818 <vPortFree+0x30>
 8005810:	f7ff ff82 	bl	8005718 <ulSetInterruptMask>
 8005814:	bf00      	nop
 8005816:	e7fd      	b.n	8005814 <vPortFree+0x2c>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d003      	beq.n	8005828 <vPortFree+0x40>
 8005820:	f7ff ff7a 	bl	8005718 <ulSetInterruptMask>
 8005824:	bf00      	nop
 8005826:	e7fd      	b.n	8005824 <vPortFree+0x3c>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	685b      	ldr	r3, [r3, #4]
 800582c:	0fdb      	lsrs	r3, r3, #31
 800582e:	f003 0301 	and.w	r3, r3, #1
 8005832:	b2db      	uxtb	r3, r3
 8005834:	2b00      	cmp	r3, #0
 8005836:	d02a      	beq.n	800588e <vPortFree+0xa6>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	2b00      	cmp	r3, #0
 800583e:	d126      	bne.n	800588e <vPortFree+0xa6>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	685b      	ldr	r3, [r3, #4]
 8005844:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + heapSTRUCT_SIZE, 0, pxLink->xBlockSize - heapSTRUCT_SIZE );
                }
                #endif

                vTaskSuspendAll();
 800584c:	f7fe fd58 	bl	8004300 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	685b      	ldr	r3, [r3, #4]
 8005854:	60bb      	str	r3, [r7, #8]
 8005856:	4b10      	ldr	r3, [pc, #64]	@ (8005898 <vPortFree+0xb0>)
 8005858:	617b      	str	r3, [r7, #20]
 800585a:	e002      	b.n	8005862 <vPortFree+0x7a>
 800585c:	697b      	ldr	r3, [r7, #20]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	617b      	str	r3, [r7, #20]
 8005862:	697b      	ldr	r3, [r7, #20]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	685b      	ldr	r3, [r3, #4]
 8005868:	68ba      	ldr	r2, [r7, #8]
 800586a:	429a      	cmp	r2, r3
 800586c:	d8f6      	bhi.n	800585c <vPortFree+0x74>
 800586e:	697b      	ldr	r3, [r7, #20]
 8005870:	681a      	ldr	r2, [r3, #0]
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	601a      	str	r2, [r3, #0]
 8005876:	697b      	ldr	r3, [r7, #20]
 8005878:	68fa      	ldr	r2, [r7, #12]
 800587a:	601a      	str	r2, [r3, #0]
                    xFreeBytesRemaining += pxLink->xBlockSize;
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	685a      	ldr	r2, [r3, #4]
 8005880:	4b06      	ldr	r3, [pc, #24]	@ (800589c <vPortFree+0xb4>)
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	4413      	add	r3, r2
 8005886:	4a05      	ldr	r2, [pc, #20]	@ (800589c <vPortFree+0xb4>)
 8005888:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                }
                ( void ) xTaskResumeAll();
 800588a:	f7fe fd47 	bl	800431c <xTaskResumeAll>
            }
        }
    }
}
 800588e:	bf00      	nop
 8005890:	3718      	adds	r7, #24
 8005892:	46bd      	mov	sp, r7
 8005894:	bd80      	pop	{r7, pc}
 8005896:	bf00      	nop
 8005898:	20000be0 	.word	0x20000be0
 800589c:	20000014 	.word	0x20000014

080058a0 <memset>:
 80058a0:	4402      	add	r2, r0
 80058a2:	4603      	mov	r3, r0
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d100      	bne.n	80058aa <memset+0xa>
 80058a8:	4770      	bx	lr
 80058aa:	f803 1b01 	strb.w	r1, [r3], #1
 80058ae:	e7f9      	b.n	80058a4 <memset+0x4>

080058b0 <__libc_init_array>:
 80058b0:	b570      	push	{r4, r5, r6, lr}
 80058b2:	4d0d      	ldr	r5, [pc, #52]	@ (80058e8 <__libc_init_array+0x38>)
 80058b4:	2600      	movs	r6, #0
 80058b6:	4c0d      	ldr	r4, [pc, #52]	@ (80058ec <__libc_init_array+0x3c>)
 80058b8:	1b64      	subs	r4, r4, r5
 80058ba:	10a4      	asrs	r4, r4, #2
 80058bc:	42a6      	cmp	r6, r4
 80058be:	d109      	bne.n	80058d4 <__libc_init_array+0x24>
 80058c0:	4d0b      	ldr	r5, [pc, #44]	@ (80058f0 <__libc_init_array+0x40>)
 80058c2:	2600      	movs	r6, #0
 80058c4:	4c0b      	ldr	r4, [pc, #44]	@ (80058f4 <__libc_init_array+0x44>)
 80058c6:	f000 f825 	bl	8005914 <_init>
 80058ca:	1b64      	subs	r4, r4, r5
 80058cc:	10a4      	asrs	r4, r4, #2
 80058ce:	42a6      	cmp	r6, r4
 80058d0:	d105      	bne.n	80058de <__libc_init_array+0x2e>
 80058d2:	bd70      	pop	{r4, r5, r6, pc}
 80058d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80058d8:	3601      	adds	r6, #1
 80058da:	4798      	blx	r3
 80058dc:	e7ee      	b.n	80058bc <__libc_init_array+0xc>
 80058de:	f855 3b04 	ldr.w	r3, [r5], #4
 80058e2:	3601      	adds	r6, #1
 80058e4:	4798      	blx	r3
 80058e6:	e7f2      	b.n	80058ce <__libc_init_array+0x1e>
 80058e8:	0800599c 	.word	0x0800599c
 80058ec:	0800599c 	.word	0x0800599c
 80058f0:	0800599c 	.word	0x0800599c
 80058f4:	080059a0 	.word	0x080059a0

080058f8 <memcpy>:
 80058f8:	440a      	add	r2, r1
 80058fa:	1e43      	subs	r3, r0, #1
 80058fc:	4291      	cmp	r1, r2
 80058fe:	d100      	bne.n	8005902 <memcpy+0xa>
 8005900:	4770      	bx	lr
 8005902:	b510      	push	{r4, lr}
 8005904:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005908:	4291      	cmp	r1, r2
 800590a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800590e:	d1f9      	bne.n	8005904 <memcpy+0xc>
 8005910:	bd10      	pop	{r4, pc}
	...

08005914 <_init>:
 8005914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005916:	bf00      	nop
 8005918:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800591a:	bc08      	pop	{r3}
 800591c:	469e      	mov	lr, r3
 800591e:	4770      	bx	lr

08005920 <_fini>:
 8005920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005922:	bf00      	nop
 8005924:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005926:	bc08      	pop	{r3}
 8005928:	469e      	mov	lr, r3
 800592a:	4770      	bx	lr
