Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Apr 14 00:34:12 2023
| Host         : LAPTOP-QS7C2R87 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  42          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (36)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.018        0.000                      0                  443        0.195        0.000                      0                  443        4.500        0.000                       0                   174  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               1.018        0.000                      0                  443        0.195        0.000                      0                  443        4.500        0.000                       0                   174  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        1.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.018ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/FSM_sequential_M_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.976ns  (logic 3.068ns (34.181%)  route 5.908ns (65.819%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=3 LUT6=5)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.624     5.208    player_move_right/clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  player_move_right/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  player_move_right/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.923     6.649    player_move_right/M_ctr_q_reg[2]
    SLICE_X63Y62         LUT4 (Prop_lut4_I1_O)        0.124     6.773 f  player_move_right/M_last_q_i_5__0/O
                         net (fo=1, routed)           0.263     7.036    player_move_right/M_last_q_i_5__0_n_0
    SLICE_X63Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  player_move_right/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.154     7.314    player_move_right/M_last_q_i_3__0_n_0
    SLICE_X63Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.438 r  player_move_right/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.264     7.703    player_move_right/M_player_move_right_out
    SLICE_X63Y62         LUT2 (Prop_lut2_I0_O)        0.119     7.822 r  player_move_right/FSM_sequential_M_states_q[0]_i_2/O
                         net (fo=7, routed)           0.959     8.780    main/alu/math/FSM_sequential_M_states_q_reg[0]_0
    SLICE_X61Y72         LUT4 (Prop_lut4_I2_O)        0.326     9.106 r  main/alu/math/i__carry_i_12__1/O
                         net (fo=6, routed)           0.686     9.792    main/regfile/i__carry__0_i_2_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I3_O)        0.326    10.118 r  main/regfile/i__carry_i_3__0/O
                         net (fo=3, routed)           0.621    10.739    main/alu/math/A[2]
    SLICE_X59Y71         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.137 r  main/alu/math/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.137    main/alu/math/_inferred__1/i__carry_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.471 f  main/alu/math/_inferred__1/i__carry__0/O[1]
                         net (fo=2, routed)           0.619    12.090    main/alu/math/p_1_in[5]
    SLICE_X60Y72         LUT4 (Prop_lut4_I3_O)        0.303    12.393 f  main/alu/math/FSM_sequential_M_states_q[0]_i_5/O
                         net (fo=1, routed)           0.658    13.051    main/alu/math/FSM_sequential_M_states_q[0]_i_5_n_0
    SLICE_X60Y71         LUT6 (Prop_lut6_I3_O)        0.124    13.175 r  main/alu/math/FSM_sequential_M_states_q[0]_i_3/O
                         net (fo=2, routed)           0.585    13.760    main/slowclock/FSM_sequential_M_states_q_reg[1]_0
    SLICE_X60Y68         LUT3 (Prop_lut3_I2_O)        0.124    13.884 f  main/slowclock/FSM_sequential_M_states_q[2]_i_2/O
                         net (fo=2, routed)           0.176    14.060    main/slowclock/FSM_sequential_M_states_q[2]_i_2_n_0
    SLICE_X60Y68         LUT6 (Prop_lut6_I3_O)        0.124    14.184 r  main/slowclock/FSM_sequential_M_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000    14.184    main/slowclock_n_1
    SLICE_X60Y68         FDRE                                         r  main/FSM_sequential_M_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.498    14.902    main/clk_IBUF_BUFG
    SLICE_X60Y68         FDRE                                         r  main/FSM_sequential_M_states_q_reg[2]/C
                         clock pessimism              0.258    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X60Y68         FDRE (Setup_fdre_C_D)        0.077    15.202    main/FSM_sequential_M_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -14.184    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.025ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/FSM_sequential_M_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.973ns  (logic 3.068ns (34.193%)  route 5.905ns (65.807%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.624     5.208    player_move_right/clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  player_move_right/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  player_move_right/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.923     6.649    player_move_right/M_ctr_q_reg[2]
    SLICE_X63Y62         LUT4 (Prop_lut4_I1_O)        0.124     6.773 f  player_move_right/M_last_q_i_5__0/O
                         net (fo=1, routed)           0.263     7.036    player_move_right/M_last_q_i_5__0_n_0
    SLICE_X63Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  player_move_right/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.154     7.314    player_move_right/M_last_q_i_3__0_n_0
    SLICE_X63Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.438 r  player_move_right/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.264     7.703    player_move_right/M_player_move_right_out
    SLICE_X63Y62         LUT2 (Prop_lut2_I0_O)        0.119     7.822 r  player_move_right/FSM_sequential_M_states_q[0]_i_2/O
                         net (fo=7, routed)           0.959     8.780    main/alu/math/FSM_sequential_M_states_q_reg[0]_0
    SLICE_X61Y72         LUT4 (Prop_lut4_I2_O)        0.326     9.106 r  main/alu/math/i__carry_i_12__1/O
                         net (fo=6, routed)           0.686     9.792    main/regfile/i__carry__0_i_2_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I3_O)        0.326    10.118 r  main/regfile/i__carry_i_3__0/O
                         net (fo=3, routed)           0.621    10.739    main/alu/math/A[2]
    SLICE_X59Y71         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.137 r  main/alu/math/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.137    main/alu/math/_inferred__1/i__carry_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.471 r  main/alu/math/_inferred__1/i__carry__0/O[1]
                         net (fo=2, routed)           0.619    12.090    main/alu/math/p_1_in[5]
    SLICE_X60Y72         LUT4 (Prop_lut4_I3_O)        0.303    12.393 r  main/alu/math/FSM_sequential_M_states_q[0]_i_5/O
                         net (fo=1, routed)           0.658    13.051    main/alu/math/FSM_sequential_M_states_q[0]_i_5_n_0
    SLICE_X60Y71         LUT6 (Prop_lut6_I3_O)        0.124    13.175 f  main/alu/math/FSM_sequential_M_states_q[0]_i_3/O
                         net (fo=2, routed)           0.585    13.760    main/slowclock/FSM_sequential_M_states_q_reg[1]_0
    SLICE_X60Y68         LUT3 (Prop_lut3_I2_O)        0.124    13.884 r  main/slowclock/FSM_sequential_M_states_q[2]_i_2/O
                         net (fo=2, routed)           0.173    14.057    main/slowclock/FSM_sequential_M_states_q[2]_i_2_n_0
    SLICE_X60Y68         LUT5 (Prop_lut5_I0_O)        0.124    14.181 r  main/slowclock/FSM_sequential_M_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000    14.181    main/slowclock_n_2
    SLICE_X60Y68         FDRE                                         r  main/FSM_sequential_M_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.498    14.902    main/clk_IBUF_BUFG
    SLICE_X60Y68         FDRE                                         r  main/FSM_sequential_M_states_q_reg[1]/C
                         clock pessimism              0.258    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X60Y68         FDRE (Setup_fdre_C_D)        0.081    15.206    main/FSM_sequential_M_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                         -14.181    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/FSM_sequential_M_states_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.567ns  (logic 2.944ns (34.364%)  route 5.623ns (65.636%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=3 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.624     5.208    player_move_right/clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  player_move_right/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  player_move_right/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.923     6.649    player_move_right/M_ctr_q_reg[2]
    SLICE_X63Y62         LUT4 (Prop_lut4_I1_O)        0.124     6.773 f  player_move_right/M_last_q_i_5__0/O
                         net (fo=1, routed)           0.263     7.036    player_move_right/M_last_q_i_5__0_n_0
    SLICE_X63Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  player_move_right/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.154     7.314    player_move_right/M_last_q_i_3__0_n_0
    SLICE_X63Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.438 r  player_move_right/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.264     7.703    player_move_right/M_player_move_right_out
    SLICE_X63Y62         LUT2 (Prop_lut2_I0_O)        0.119     7.822 r  player_move_right/FSM_sequential_M_states_q[0]_i_2/O
                         net (fo=7, routed)           0.959     8.780    main/alu/math/FSM_sequential_M_states_q_reg[0]_0
    SLICE_X61Y72         LUT4 (Prop_lut4_I2_O)        0.326     9.106 r  main/alu/math/i__carry_i_12__1/O
                         net (fo=6, routed)           0.686     9.792    main/regfile/i__carry__0_i_2_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I3_O)        0.326    10.118 r  main/regfile/i__carry_i_3__0/O
                         net (fo=3, routed)           0.621    10.739    main/alu/math/A[2]
    SLICE_X59Y71         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.137 r  main/alu/math/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.137    main/alu/math/_inferred__1/i__carry_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.471 r  main/alu/math/_inferred__1/i__carry__0/O[1]
                         net (fo=2, routed)           0.619    12.090    main/alu/math/p_1_in[5]
    SLICE_X60Y72         LUT4 (Prop_lut4_I3_O)        0.303    12.393 r  main/alu/math/FSM_sequential_M_states_q[0]_i_5/O
                         net (fo=1, routed)           0.658    13.051    main/alu/math/FSM_sequential_M_states_q[0]_i_5_n_0
    SLICE_X60Y71         LUT6 (Prop_lut6_I3_O)        0.124    13.175 f  main/alu/math/FSM_sequential_M_states_q[0]_i_3/O
                         net (fo=2, routed)           0.476    13.651    main/alu/math/FSM_sequential_M_states_q_reg[2]
    SLICE_X62Y71         LUT6 (Prop_lut6_I4_O)        0.124    13.775 r  main/alu/math/FSM_sequential_M_states_q[0]_i_1/O
                         net (fo=1, routed)           0.000    13.775    main/alu_n_12
    SLICE_X62Y71         FDRE                                         r  main/FSM_sequential_M_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.497    14.901    main/clk_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  main/FSM_sequential_M_states_q_reg[0]/C
                         clock pessimism              0.272    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X62Y71         FDRE (Setup_fdre_C_D)        0.029    15.167    main/FSM_sequential_M_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                         -13.775    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.754ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_score_q_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.901ns  (logic 2.702ns (34.197%)  route 5.199ns (65.803%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.624     5.208    player_move_right/clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  player_move_right/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  player_move_right/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.923     6.649    player_move_right/M_ctr_q_reg[2]
    SLICE_X63Y62         LUT4 (Prop_lut4_I1_O)        0.124     6.773 f  player_move_right/M_last_q_i_5__0/O
                         net (fo=1, routed)           0.263     7.036    player_move_right/M_last_q_i_5__0_n_0
    SLICE_X63Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  player_move_right/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.154     7.314    player_move_right/M_last_q_i_3__0_n_0
    SLICE_X63Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.438 r  player_move_right/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.264     7.703    player_move_right/M_player_move_right_out
    SLICE_X63Y62         LUT2 (Prop_lut2_I0_O)        0.119     7.822 r  player_move_right/FSM_sequential_M_states_q[0]_i_2/O
                         net (fo=7, routed)           0.959     8.780    main/alu/math/FSM_sequential_M_states_q_reg[0]_0
    SLICE_X61Y72         LUT4 (Prop_lut4_I2_O)        0.326     9.106 r  main/alu/math/i__carry_i_12__1/O
                         net (fo=6, routed)           0.686     9.792    main/regfile/i__carry__0_i_2_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I3_O)        0.326    10.118 r  main/regfile/i__carry_i_3__0/O
                         net (fo=3, routed)           0.621    10.739    main/alu/math/A[2]
    SLICE_X59Y71         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.137 r  main/alu/math/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.137    main/alu/math/_inferred__1/i__carry_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.450 r  main/alu/math/_inferred__1/i__carry__0/O[3]
                         net (fo=2, routed)           0.668    12.117    main/alu/math/p_1_in[7]
    SLICE_X60Y72         LUT4 (Prop_lut4_I0_O)        0.330    12.447 r  main/alu/math/M_state_dff_q[7]_i_2/O
                         net (fo=5, routed)           0.662    13.109    main/regfile/M_state_dff_q_reg[7]_23[7]
    SLICE_X63Y71         FDRE                                         r  main/regfile/M_score_q_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.497    14.901    main/regfile/clk_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  main/regfile/M_score_q_reg[7]_lopt_replica/C
                         clock pessimism              0.272    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X63Y71         FDRE (Setup_fdre_C_D)       -0.274    14.864    main/regfile/M_score_q_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -13.109    
  -------------------------------------------------------------------
                         slack                                  1.754    

Slack (MET) :             1.756ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_score_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.895ns  (logic 2.702ns (34.223%)  route 5.193ns (65.777%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.624     5.208    player_move_right/clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  player_move_right/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  player_move_right/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.923     6.649    player_move_right/M_ctr_q_reg[2]
    SLICE_X63Y62         LUT4 (Prop_lut4_I1_O)        0.124     6.773 f  player_move_right/M_last_q_i_5__0/O
                         net (fo=1, routed)           0.263     7.036    player_move_right/M_last_q_i_5__0_n_0
    SLICE_X63Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  player_move_right/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.154     7.314    player_move_right/M_last_q_i_3__0_n_0
    SLICE_X63Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.438 r  player_move_right/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.264     7.703    player_move_right/M_player_move_right_out
    SLICE_X63Y62         LUT2 (Prop_lut2_I0_O)        0.119     7.822 r  player_move_right/FSM_sequential_M_states_q[0]_i_2/O
                         net (fo=7, routed)           0.959     8.780    main/alu/math/FSM_sequential_M_states_q_reg[0]_0
    SLICE_X61Y72         LUT4 (Prop_lut4_I2_O)        0.326     9.106 r  main/alu/math/i__carry_i_12__1/O
                         net (fo=6, routed)           0.686     9.792    main/regfile/i__carry__0_i_2_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I3_O)        0.326    10.118 r  main/regfile/i__carry_i_3__0/O
                         net (fo=3, routed)           0.621    10.739    main/alu/math/A[2]
    SLICE_X59Y71         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.137 r  main/alu/math/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.137    main/alu/math/_inferred__1/i__carry_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.450 r  main/alu/math/_inferred__1/i__carry__0/O[3]
                         net (fo=2, routed)           0.668    12.117    main/alu/math/p_1_in[7]
    SLICE_X60Y72         LUT4 (Prop_lut4_I0_O)        0.330    12.447 r  main/alu/math/M_state_dff_q[7]_i_2/O
                         net (fo=5, routed)           0.656    13.103    main/regfile/M_state_dff_q_reg[7]_23[7]
    SLICE_X61Y71         FDRE                                         r  main/regfile/M_score_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.496    14.900    main/regfile/clk_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  main/regfile/M_score_q_reg[7]/C
                         clock pessimism              0.258    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X61Y71         FDRE (Setup_fdre_C_D)       -0.263    14.860    main/regfile/M_score_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -13.103    
  -------------------------------------------------------------------
                         slack                                  1.756    

Slack (MET) :             1.759ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_player_pos_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.911ns  (logic 2.702ns (34.153%)  route 5.209ns (65.847%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.624     5.208    player_move_right/clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  player_move_right/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  player_move_right/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.923     6.649    player_move_right/M_ctr_q_reg[2]
    SLICE_X63Y62         LUT4 (Prop_lut4_I1_O)        0.124     6.773 f  player_move_right/M_last_q_i_5__0/O
                         net (fo=1, routed)           0.263     7.036    player_move_right/M_last_q_i_5__0_n_0
    SLICE_X63Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  player_move_right/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.154     7.314    player_move_right/M_last_q_i_3__0_n_0
    SLICE_X63Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.438 r  player_move_right/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.264     7.703    player_move_right/M_player_move_right_out
    SLICE_X63Y62         LUT2 (Prop_lut2_I0_O)        0.119     7.822 r  player_move_right/FSM_sequential_M_states_q[0]_i_2/O
                         net (fo=7, routed)           0.959     8.780    main/alu/math/FSM_sequential_M_states_q_reg[0]_0
    SLICE_X61Y72         LUT4 (Prop_lut4_I2_O)        0.326     9.106 r  main/alu/math/i__carry_i_12__1/O
                         net (fo=6, routed)           0.686     9.792    main/regfile/i__carry__0_i_2_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I3_O)        0.326    10.118 r  main/regfile/i__carry_i_3__0/O
                         net (fo=3, routed)           0.621    10.739    main/alu/math/A[2]
    SLICE_X59Y71         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.137 r  main/alu/math/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.137    main/alu/math/_inferred__1/i__carry_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.450 r  main/alu/math/_inferred__1/i__carry__0/O[3]
                         net (fo=2, routed)           0.668    12.117    main/alu/math/p_1_in[7]
    SLICE_X60Y72         LUT4 (Prop_lut4_I0_O)        0.330    12.447 r  main/alu/math/M_state_dff_q[7]_i_2/O
                         net (fo=5, routed)           0.672    13.119    main/regfile/M_state_dff_q_reg[7]_23[7]
    SLICE_X60Y71         FDRE                                         r  main/regfile/M_player_pos_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.496    14.900    main/regfile/clk_IBUF_BUFG
    SLICE_X60Y71         FDRE                                         r  main/regfile/M_player_pos_q_reg[7]/C
                         clock pessimism              0.258    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X60Y71         FDRE (Setup_fdre_C_D)       -0.244    14.879    main/regfile/M_player_pos_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -13.119    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.864ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_player_pos_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.785ns  (logic 2.606ns (33.477%)  route 5.179ns (66.523%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.624     5.208    player_move_right/clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  player_move_right/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  player_move_right/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.923     6.649    player_move_right/M_ctr_q_reg[2]
    SLICE_X63Y62         LUT4 (Prop_lut4_I1_O)        0.124     6.773 f  player_move_right/M_last_q_i_5__0/O
                         net (fo=1, routed)           0.263     7.036    player_move_right/M_last_q_i_5__0_n_0
    SLICE_X63Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  player_move_right/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.154     7.314    player_move_right/M_last_q_i_3__0_n_0
    SLICE_X63Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.438 r  player_move_right/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.264     7.703    player_move_right/M_player_move_right_out
    SLICE_X63Y62         LUT2 (Prop_lut2_I0_O)        0.119     7.822 r  player_move_right/FSM_sequential_M_states_q[0]_i_2/O
                         net (fo=7, routed)           0.959     8.780    main/alu/math/FSM_sequential_M_states_q_reg[0]_0
    SLICE_X61Y72         LUT4 (Prop_lut4_I2_O)        0.326     9.106 r  main/alu/math/i__carry_i_12__1/O
                         net (fo=6, routed)           0.686     9.792    main/regfile/i__carry__0_i_2_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I3_O)        0.326    10.118 r  main/regfile/i__carry_i_3__0/O
                         net (fo=3, routed)           0.621    10.739    main/alu/math/A[2]
    SLICE_X59Y71         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.137 r  main/alu/math/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.137    main/alu/math/_inferred__1/i__carry_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.359 r  main/alu/math/_inferred__1/i__carry__0/O[0]
                         net (fo=2, routed)           0.641    12.000    main/alu/math/p_1_in[4]
    SLICE_X58Y72         LUT4 (Prop_lut4_I0_O)        0.325    12.325 r  main/alu/math/M_state_dff_q[4]_i_1/O
                         net (fo=4, routed)           0.667    12.993    main/regfile/M_state_dff_q_reg[7]_23[4]
    SLICE_X58Y71         FDRE                                         r  main/regfile/M_player_pos_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.496    14.900    main/regfile/clk_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  main/regfile/M_player_pos_q_reg[4]/C
                         clock pessimism              0.258    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X58Y71         FDRE (Setup_fdre_C_D)       -0.266    14.857    main/regfile/M_player_pos_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                         -12.993    
  -------------------------------------------------------------------
                         slack                                  1.864    

Slack (MET) :             1.883ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_score_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.762ns  (logic 2.606ns (33.572%)  route 5.156ns (66.428%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.624     5.208    player_move_right/clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  player_move_right/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  player_move_right/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.923     6.649    player_move_right/M_ctr_q_reg[2]
    SLICE_X63Y62         LUT4 (Prop_lut4_I1_O)        0.124     6.773 f  player_move_right/M_last_q_i_5__0/O
                         net (fo=1, routed)           0.263     7.036    player_move_right/M_last_q_i_5__0_n_0
    SLICE_X63Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  player_move_right/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.154     7.314    player_move_right/M_last_q_i_3__0_n_0
    SLICE_X63Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.438 r  player_move_right/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.264     7.703    player_move_right/M_player_move_right_out
    SLICE_X63Y62         LUT2 (Prop_lut2_I0_O)        0.119     7.822 r  player_move_right/FSM_sequential_M_states_q[0]_i_2/O
                         net (fo=7, routed)           0.959     8.780    main/alu/math/FSM_sequential_M_states_q_reg[0]_0
    SLICE_X61Y72         LUT4 (Prop_lut4_I2_O)        0.326     9.106 r  main/alu/math/i__carry_i_12__1/O
                         net (fo=6, routed)           0.686     9.792    main/regfile/i__carry__0_i_2_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I3_O)        0.326    10.118 r  main/regfile/i__carry_i_3__0/O
                         net (fo=3, routed)           0.621    10.739    main/alu/math/A[2]
    SLICE_X59Y71         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.137 r  main/alu/math/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.137    main/alu/math/_inferred__1/i__carry_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.359 r  main/alu/math/_inferred__1/i__carry__0/O[0]
                         net (fo=2, routed)           0.641    12.000    main/alu/math/p_1_in[4]
    SLICE_X58Y72         LUT4 (Prop_lut4_I0_O)        0.325    12.325 r  main/alu/math/M_state_dff_q[4]_i_1/O
                         net (fo=4, routed)           0.645    12.970    main/regfile/M_state_dff_q_reg[7]_23[4]
    SLICE_X61Y71         FDRE                                         r  main/regfile/M_score_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.496    14.900    main/regfile/clk_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  main/regfile/M_score_q_reg[4]/C
                         clock pessimism              0.258    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X61Y71         FDRE (Setup_fdre_C_D)       -0.269    14.854    main/regfile/M_score_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                         -12.970    
  -------------------------------------------------------------------
                         slack                                  1.883    

Slack (MET) :             1.904ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_collision_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.750ns  (logic 2.702ns (34.865%)  route 5.048ns (65.135%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.624     5.208    player_move_right/clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  player_move_right/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  player_move_right/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.923     6.649    player_move_right/M_ctr_q_reg[2]
    SLICE_X63Y62         LUT4 (Prop_lut4_I1_O)        0.124     6.773 f  player_move_right/M_last_q_i_5__0/O
                         net (fo=1, routed)           0.263     7.036    player_move_right/M_last_q_i_5__0_n_0
    SLICE_X63Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  player_move_right/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.154     7.314    player_move_right/M_last_q_i_3__0_n_0
    SLICE_X63Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.438 r  player_move_right/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.264     7.703    player_move_right/M_player_move_right_out
    SLICE_X63Y62         LUT2 (Prop_lut2_I0_O)        0.119     7.822 r  player_move_right/FSM_sequential_M_states_q[0]_i_2/O
                         net (fo=7, routed)           0.959     8.780    main/alu/math/FSM_sequential_M_states_q_reg[0]_0
    SLICE_X61Y72         LUT4 (Prop_lut4_I2_O)        0.326     9.106 r  main/alu/math/i__carry_i_12__1/O
                         net (fo=6, routed)           0.686     9.792    main/regfile/i__carry__0_i_2_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I3_O)        0.326    10.118 r  main/regfile/i__carry_i_3__0/O
                         net (fo=3, routed)           0.621    10.739    main/alu/math/A[2]
    SLICE_X59Y71         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.137 r  main/alu/math/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.137    main/alu/math/_inferred__1/i__carry_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.450 r  main/alu/math/_inferred__1/i__carry__0/O[3]
                         net (fo=2, routed)           0.668    12.117    main/alu/math/p_1_in[7]
    SLICE_X60Y72         LUT4 (Prop_lut4_I0_O)        0.330    12.447 r  main/alu/math/M_state_dff_q[7]_i_2/O
                         net (fo=5, routed)           0.510    12.958    main/regfile/M_state_dff_q_reg[7]_23[7]
    SLICE_X63Y72         FDRE                                         r  main/regfile/M_collision_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.495    14.899    main/regfile/clk_IBUF_BUFG
    SLICE_X63Y72         FDRE                                         r  main/regfile/M_collision_q_reg[7]/C
                         clock pessimism              0.272    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X63Y72         FDRE (Setup_fdre_C_D)       -0.274    14.862    main/regfile/M_collision_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -12.958    
  -------------------------------------------------------------------
                         slack                                  1.904    

Slack (MET) :             1.937ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_state_dff_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.951ns  (logic 2.696ns (33.909%)  route 5.255ns (66.091%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.624     5.208    player_move_right/clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  player_move_right/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  player_move_right/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.923     6.649    player_move_right/M_ctr_q_reg[2]
    SLICE_X63Y62         LUT4 (Prop_lut4_I1_O)        0.124     6.773 f  player_move_right/M_last_q_i_5__0/O
                         net (fo=1, routed)           0.263     7.036    player_move_right/M_last_q_i_5__0_n_0
    SLICE_X63Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  player_move_right/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.154     7.314    player_move_right/M_last_q_i_3__0_n_0
    SLICE_X63Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.438 r  player_move_right/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.264     7.703    player_move_right/M_player_move_right_out
    SLICE_X63Y62         LUT2 (Prop_lut2_I0_O)        0.119     7.822 r  player_move_right/FSM_sequential_M_states_q[0]_i_2/O
                         net (fo=7, routed)           0.959     8.780    main/alu/math/FSM_sequential_M_states_q_reg[0]_0
    SLICE_X61Y72         LUT4 (Prop_lut4_I2_O)        0.326     9.106 r  main/alu/math/i__carry_i_12__1/O
                         net (fo=6, routed)           0.686     9.792    main/regfile/i__carry__0_i_2_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I3_O)        0.326    10.118 r  main/regfile/i__carry_i_3__0/O
                         net (fo=3, routed)           0.621    10.739    main/alu/math/A[2]
    SLICE_X59Y71         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.137 r  main/alu/math/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.137    main/alu/math/_inferred__1/i__carry_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.471 r  main/alu/math/_inferred__1/i__carry__0/O[1]
                         net (fo=2, routed)           0.728    12.199    main/alu/math/p_1_in[5]
    SLICE_X61Y72         LUT4 (Prop_lut4_I0_O)        0.303    12.502 r  main/alu/math/M_state_dff_q[5]_i_1/O
                         net (fo=5, routed)           0.657    13.159    main/regfile/M_state_dff_q_reg[7]_23[5]
    SLICE_X60Y70         FDRE                                         r  main/regfile/M_state_dff_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.497    14.901    main/regfile/clk_IBUF_BUFG
    SLICE_X60Y70         FDRE                                         r  main/regfile/M_state_dff_q_reg[5]/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X60Y70         FDRE (Setup_fdre_C_D)       -0.028    15.096    main/regfile/M_state_dff_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -13.159    
  -------------------------------------------------------------------
                         slack                                  1.937    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 main/slowclock/M_ctr_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/slowclock_edge/M_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.587     1.531    main/slowclock/clk_IBUF_BUFG
    SLICE_X61Y66         FDRE                                         r  main/slowclock/M_ctr_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  main/slowclock/M_ctr_q_reg[25]/Q
                         net (fo=3, routed)           0.126     1.798    main/slowclock_edge/S[0]
    SLICE_X60Y68         FDRE                                         r  main/slowclock_edge/M_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.853     2.042    main/slowclock_edge/clk_IBUF_BUFG
    SLICE_X60Y68         FDRE                                         r  main/slowclock_edge/M_last_q_reg/C
                         clock pessimism             -0.500     1.543    
    SLICE_X60Y68         FDRE (Hold_fdre_C_D)         0.060     1.603    main/slowclock_edge/M_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 reset/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_move_left/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.837%)  route 0.136ns (49.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.591     1.535    reset/clk_IBUF_BUFG
    SLICE_X58Y59         FDRE                                         r  reset/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  reset/M_last_q_reg/Q
                         net (fo=2, routed)           0.136     1.812    player_move_left/sync/M_last_q
    SLICE_X58Y59         FDRE                                         r  player_move_left/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.860     2.050    player_move_left/sync/clk_IBUF_BUFG
    SLICE_X58Y59         FDRE                                         r  player_move_left/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X58Y59         FDRE (Hold_fdre_C_D)         0.070     1.605    player_move_left/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 main/regfile/M_state_dff_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_enemy_positions_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.701%)  route 0.124ns (37.299%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.583     1.527    main/regfile/clk_IBUF_BUFG
    SLICE_X60Y70         FDRE                                         r  main/regfile/M_state_dff_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDRE (Prop_fdre_C_Q)         0.164     1.691 f  main/regfile/M_state_dff_q_reg[3]/Q
                         net (fo=127, routed)         0.124     1.815    main/regfile/M_main_dump_state[3]
    SLICE_X58Y70         LUT6 (Prop_lut6_I1_O)        0.045     1.860 r  main/regfile/M_enemy_positions_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.860    main/regfile/M_enemy_positions_q[5]_i_1_n_0
    SLICE_X58Y70         FDRE                                         r  main/regfile/M_enemy_positions_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.850     2.040    main/regfile/clk_IBUF_BUFG
    SLICE_X58Y70         FDRE                                         r  main/regfile/M_enemy_positions_q_reg[5]/C
                         clock pessimism             -0.500     1.541    
    SLICE_X58Y70         FDRE (Hold_fdre_C_D)         0.091     1.632    main/regfile/M_enemy_positions_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 display/led_matrix/writer/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.364%)  route 0.149ns (41.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.590     1.534    display/led_matrix/writer/clk_IBUF_BUFG
    SLICE_X60Y60         FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  display/led_matrix/writer/M_ctr_q_reg[5]/Q
                         net (fo=6, routed)           0.149     1.847    display/led_matrix/writer/M_ctr_q[5]
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.045     1.892 r  display/led_matrix/writer/M_ctr_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.892    display/led_matrix/writer/M_ctr_q[5]_i_1_n_0
    SLICE_X60Y60         FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.860     2.049    display/led_matrix/writer/clk_IBUF_BUFG
    SLICE_X60Y60         FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[5]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X60Y60         FDRE (Hold_fdre_C_D)         0.121     1.655    display/led_matrix/writer/M_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.589     1.533    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y62         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDSE (Prop_fdse_C_Q)         0.141     1.674 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.172     1.846    reset_cond/M_stage_d[2]
    SLICE_X58Y62         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.858     2.047    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y62         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X58Y62         FDSE (Hold_fdse_C_D)         0.070     1.603    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 main/slowclock/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/slowclock/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.588     1.532    main/slowclock/clk_IBUF_BUFG
    SLICE_X61Y63         FDRE                                         r  main/slowclock/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  main/slowclock/M_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.781    main/slowclock/M_ctr_q_reg_n_0_[15]
    SLICE_X61Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  main/slowclock/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    main/slowclock/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X61Y63         FDRE                                         r  main/slowclock/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.856     2.046    main/slowclock/clk_IBUF_BUFG
    SLICE_X61Y63         FDRE                                         r  main/slowclock/M_ctr_q_reg[15]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X61Y63         FDRE (Hold_fdre_C_D)         0.105     1.637    main/slowclock/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 main/slowclock/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/slowclock/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.588     1.532    main/slowclock/clk_IBUF_BUFG
    SLICE_X61Y64         FDRE                                         r  main/slowclock/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  main/slowclock/M_ctr_q_reg[19]/Q
                         net (fo=1, routed)           0.108     1.781    main/slowclock/M_ctr_q_reg_n_0_[19]
    SLICE_X61Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  main/slowclock/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    main/slowclock/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X61Y64         FDRE                                         r  main/slowclock/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.856     2.046    main/slowclock/clk_IBUF_BUFG
    SLICE_X61Y64         FDRE                                         r  main/slowclock/M_ctr_q_reg[19]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X61Y64         FDRE (Hold_fdre_C_D)         0.105     1.637    main/slowclock/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 main/slowclock/M_ctr_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/slowclock/M_ctr_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.588     1.532    main/slowclock/clk_IBUF_BUFG
    SLICE_X61Y65         FDRE                                         r  main/slowclock/M_ctr_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  main/slowclock/M_ctr_q_reg[23]/Q
                         net (fo=1, routed)           0.108     1.781    main/slowclock/M_ctr_q_reg_n_0_[23]
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  main/slowclock/M_ctr_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    main/slowclock/M_ctr_q_reg[20]_i_1_n_4
    SLICE_X61Y65         FDRE                                         r  main/slowclock/M_ctr_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.855     2.045    main/slowclock/clk_IBUF_BUFG
    SLICE_X61Y65         FDRE                                         r  main/slowclock/M_ctr_q_reg[23]/C
                         clock pessimism             -0.514     1.532    
    SLICE_X61Y65         FDRE (Hold_fdre_C_D)         0.105     1.637    main/slowclock/M_ctr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 main/slowclock/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/slowclock/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.590     1.534    main/slowclock/clk_IBUF_BUFG
    SLICE_X61Y60         FDRE                                         r  main/slowclock/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  main/slowclock/M_ctr_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.783    main/slowclock/M_ctr_q_reg_n_0_[3]
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  main/slowclock/M_ctr_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    main/slowclock/M_ctr_q_reg[0]_i_1_n_4
    SLICE_X61Y60         FDRE                                         r  main/slowclock/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.860     2.049    main/slowclock/clk_IBUF_BUFG
    SLICE_X61Y60         FDRE                                         r  main/slowclock/M_ctr_q_reg[3]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X61Y60         FDRE (Hold_fdre_C_D)         0.105     1.639    main/slowclock/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 main/slowclock/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/slowclock/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.590     1.534    main/slowclock/clk_IBUF_BUFG
    SLICE_X61Y61         FDRE                                         r  main/slowclock/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  main/slowclock/M_ctr_q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.783    main/slowclock/M_ctr_q_reg_n_0_[7]
    SLICE_X61Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  main/slowclock/M_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    main/slowclock/M_ctr_q_reg[4]_i_1_n_4
    SLICE_X61Y61         FDRE                                         r  main/slowclock/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.860     2.049    main/slowclock/clk_IBUF_BUFG
    SLICE_X61Y61         FDRE                                         r  main/slowclock/M_ctr_q_reg[7]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X61Y61         FDRE (Hold_fdre_C_D)         0.105     1.639    main/slowclock/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y63   button_left_edge/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y62   button_right_edge/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y63   display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y62   display/led_matrix/writer/M_bit_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y63   display/led_matrix/writer/M_bit_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y62   display/led_matrix/writer/M_bit_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y62   display/led_matrix/writer/M_bit_ctr_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y60   display/led_matrix/writer/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y60   display/led_matrix/writer/M_ctr_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y63   button_left_edge/M_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y63   button_left_edge/M_last_q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y62   button_right_edge/M_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y62   button_right_edge/M_last_q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y63   display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y63   display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y62   display/led_matrix/writer/M_bit_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y62   display/led_matrix/writer/M_bit_ctr_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y63   display/led_matrix/writer/M_bit_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y63   display/led_matrix/writer/M_bit_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y63   button_left_edge/M_last_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y63   button_left_edge/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y62   button_right_edge/M_last_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y62   button_right_edge/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y63   display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y63   display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y62   display/led_matrix/writer/M_bit_ctr_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y62   display/led_matrix/writer/M_bit_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y63   display/led_matrix/writer/M_bit_ctr_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y63   display/led_matrix/writer/M_bit_ctr_q_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.411ns  (logic 4.987ns (47.898%)  route 5.424ns (52.102%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=1, routed)           5.424     6.898    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         3.513    10.411 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.411    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[7]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.373ns  (logic 5.077ns (48.943%)  route 5.296ns (51.057%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  io_dip[7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[7]
    C4                   IBUF (Prop_ibuf_I_O)         1.525     1.525 r  io_dip_IBUF[7]_inst/O
                         net (fo=1, routed)           5.296     6.821    led_OBUF[7]
    N16                  OBUF (Prop_obuf_I_O)         3.552    10.373 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.373    led[7]
    N16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.265ns  (logic 4.976ns (48.481%)  route 5.288ns (51.519%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_dip_IBUF[1]_inst/O
                         net (fo=1, routed)           5.288     6.759    led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         3.505    10.265 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.265    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[6]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.219ns  (logic 5.044ns (49.362%)  route 5.175ns (50.638%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  io_dip[6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[6]
    D4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  io_dip_IBUF[6]_inst/O
                         net (fo=1, routed)           5.175     6.694    led_OBUF[6]
    M12                  OBUF (Prop_obuf_I_O)         3.525    10.219 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.219    led[6]
    M12                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.084ns  (logic 5.030ns (49.876%)  route 5.055ns (50.124%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[4]
    G5                   IBUF (Prop_ibuf_I_O)         1.468     1.468 r  io_dip_IBUF[4]_inst/O
                         net (fo=1, routed)           5.055     6.523    led_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         3.562    10.084 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.084    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.078ns  (logic 5.023ns (49.843%)  route 5.055ns (50.157%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2]
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[2]_inst/O
                         net (fo=1, routed)           5.055     6.540    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         3.538    10.078 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.078    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.867ns  (logic 4.999ns (50.666%)  route 4.868ns (49.334%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  io_dip_IBUF[5]_inst/O
                         net (fo=1, routed)           4.868     6.330    led_OBUF[5]
    M14                  OBUF (Prop_obuf_I_O)         3.537     9.867 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.867    led[5]
    M14                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.130ns  (logic 5.002ns (54.780%)  route 4.129ns (45.220%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[3]
    E5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[3]_inst/O
                         net (fo=1, routed)           4.129     5.615    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         3.515     9.130 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.130    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.934ns  (logic 1.470ns (50.113%)  route 1.464ns (49.887%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[3]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[3]_inst/O
                         net (fo=1, routed)           1.464     1.718    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         1.216     2.934 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.934    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.340ns  (logic 1.468ns (43.956%)  route 1.872ns (56.044%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_dip_IBUF[5]_inst/O
                         net (fo=1, routed)           1.872     2.102    led_OBUF[5]
    M14                  OBUF (Prop_obuf_I_O)         1.238     3.340 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.340    led[5]
    M14                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.458ns  (logic 1.492ns (43.145%)  route 1.966ns (56.855%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  io_dip_IBUF[2]_inst/O
                         net (fo=1, routed)           1.966     2.219    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         1.239     3.458 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.458    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.464ns  (logic 1.498ns (43.252%)  route 1.966ns (56.748%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  io_dip_IBUF[4]_inst/O
                         net (fo=1, routed)           1.966     2.202    led_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         1.262     3.464 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.464    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.526ns  (logic 1.445ns (40.997%)  route 2.080ns (59.003%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  io_dip_IBUF[1]_inst/O
                         net (fo=1, routed)           2.080     2.319    led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         1.207     3.526 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.526    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[6]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.549ns  (logic 1.513ns (42.619%)  route 2.037ns (57.381%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  io_dip[6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[6]
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  io_dip_IBUF[6]_inst/O
                         net (fo=1, routed)           2.037     2.323    led_OBUF[6]
    M12                  OBUF (Prop_obuf_I_O)         1.226     3.549 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.549    led[6]
    M12                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.624ns  (logic 1.456ns (40.167%)  route 2.168ns (59.833%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  io_dip_IBUF[0]_inst/O
                         net (fo=1, routed)           2.168     2.410    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     3.624 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.624    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[7]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.635ns  (logic 1.545ns (42.500%)  route 2.090ns (57.500%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  io_dip[7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[7]
    C4                   IBUF (Prop_ibuf_I_O)         0.292     0.292 r  io_dip_IBUF[7]_inst/O
                         net (fo=1, routed)           2.090     2.382    led_OBUF[7]
    N16                  OBUF (Prop_obuf_I_O)         1.253     3.635 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.635    led[7]
    N16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main/regfile/M_score_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.240ns  (logic 7.618ns (31.428%)  route 16.622ns (68.572%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.611     5.195    main/regfile/clk_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  main/regfile/M_score_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.419     5.614 r  main/regfile/M_score_q_reg[7]/Q
                         net (fo=14, routed)          1.454     7.068    main/regfile/M_score_q_reg[7]_0[7]
    SLICE_X63Y72         LUT6 (Prop_lut6_I3_O)        0.299     7.367 r  main/regfile/i___0_carry_i_2/O
                         net (fo=1, routed)           0.323     7.690    b_to_d/DI[0]
    SLICE_X65Y72         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.227 r  b_to_d/remainder0_inferred__0/i___0_carry/O[2]
                         net (fo=4, routed)           0.934     9.161    main/regfile/O[2]
    SLICE_X63Y69         LUT3 (Prop_lut3_I2_O)        0.302     9.463 r  main/regfile/i__carry_i_13__0/O
                         net (fo=15, routed)          1.005    10.468    main/regfile/i__carry_i_13__0_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.592 r  main/regfile/i__carry__0_i_12/O
                         net (fo=3, routed)           0.439    11.031    main/regfile/i__carry__0_i_12_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.155 r  main/regfile/i__carry__0_i_10/O
                         net (fo=6, routed)           1.261    12.415    main/regfile/i__carry__0_i_10_n_0
    SLICE_X63Y69         LUT6 (Prop_lut6_I5_O)        0.124    12.539 f  main/regfile/i__carry_i_21/O
                         net (fo=2, routed)           0.571    13.110    main/regfile/i__carry_i_21_n_0
    SLICE_X65Y69         LUT5 (Prop_lut5_I1_O)        0.124    13.234 f  main/regfile/i__carry_i_16/O
                         net (fo=3, routed)           0.745    13.979    main/regfile/i__carry_i_16_n_0
    SLICE_X64Y69         LUT2 (Prop_lut2_I1_O)        0.124    14.103 r  main/regfile/i__carry_i_3__1/O
                         net (fo=1, routed)           0.638    14.741    b_to_d/io_seg_OBUF[4]_inst_i_3[0]
    SLICE_X64Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.261 r  b_to_d/remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.261    b_to_d/remainder0_inferred__1/i__carry_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.378 r  b_to_d/remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.378    b_to_d/remainder0_inferred__1/i__carry__0_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.597 r  b_to_d/remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           1.110    16.707    b_to_d/remainder0_inferred__1/i__carry__1_n_7
    SLICE_X65Y71         LUT4 (Prop_lut4_I0_O)        0.295    17.002 r  b_to_d/io_seg_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.151    17.153    b_to_d/io_seg_OBUF[6]_inst_i_22_n_0
    SLICE_X65Y71         LUT5 (Prop_lut5_I1_O)        0.124    17.277 f  b_to_d/io_seg_OBUF[6]_inst_i_19/O
                         net (fo=2, routed)           0.746    18.023    b_to_d/io_seg_OBUF[6]_inst_i_19_n_0
    SLICE_X63Y71         LUT6 (Prop_lut6_I0_O)        0.124    18.147 f  b_to_d/io_seg_OBUF[6]_inst_i_8/O
                         net (fo=2, routed)           0.968    19.116    seg/ctr/io_seg_OBUF[3]_inst_i_1_2
    SLICE_X63Y68         LUT4 (Prop_lut4_I0_O)        0.152    19.268 f  seg/ctr/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           1.045    20.313    main/regfile/io_seg[2]
    SLICE_X60Y63         LUT6 (Prop_lut6_I0_O)        0.326    20.639 r  main/regfile/io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.231    25.871    io_seg_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    29.435 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    29.435    io_seg[1]
    R5                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_score_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.079ns  (logic 7.633ns (31.699%)  route 16.446ns (68.301%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.611     5.195    main/regfile/clk_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  main/regfile/M_score_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.419     5.614 r  main/regfile/M_score_q_reg[7]/Q
                         net (fo=14, routed)          1.454     7.068    main/regfile/M_score_q_reg[7]_0[7]
    SLICE_X63Y72         LUT6 (Prop_lut6_I3_O)        0.299     7.367 r  main/regfile/i___0_carry_i_2/O
                         net (fo=1, routed)           0.323     7.690    b_to_d/DI[0]
    SLICE_X65Y72         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.227 r  b_to_d/remainder0_inferred__0/i___0_carry/O[2]
                         net (fo=4, routed)           0.934     9.161    main/regfile/O[2]
    SLICE_X63Y69         LUT3 (Prop_lut3_I2_O)        0.302     9.463 r  main/regfile/i__carry_i_13__0/O
                         net (fo=15, routed)          1.005    10.468    main/regfile/i__carry_i_13__0_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.592 r  main/regfile/i__carry__0_i_12/O
                         net (fo=3, routed)           0.439    11.031    main/regfile/i__carry__0_i_12_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.155 r  main/regfile/i__carry__0_i_10/O
                         net (fo=6, routed)           1.261    12.415    main/regfile/i__carry__0_i_10_n_0
    SLICE_X63Y69         LUT6 (Prop_lut6_I5_O)        0.124    12.539 f  main/regfile/i__carry_i_21/O
                         net (fo=2, routed)           0.571    13.110    main/regfile/i__carry_i_21_n_0
    SLICE_X65Y69         LUT5 (Prop_lut5_I1_O)        0.124    13.234 f  main/regfile/i__carry_i_16/O
                         net (fo=3, routed)           0.745    13.979    main/regfile/i__carry_i_16_n_0
    SLICE_X64Y69         LUT2 (Prop_lut2_I1_O)        0.124    14.103 r  main/regfile/i__carry_i_3__1/O
                         net (fo=1, routed)           0.638    14.741    b_to_d/io_seg_OBUF[4]_inst_i_3[0]
    SLICE_X64Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.261 r  b_to_d/remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.261    b_to_d/remainder0_inferred__1/i__carry_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.378 r  b_to_d/remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.378    b_to_d/remainder0_inferred__1/i__carry__0_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.597 r  b_to_d/remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           1.110    16.707    b_to_d/remainder0_inferred__1/i__carry__1_n_7
    SLICE_X65Y71         LUT4 (Prop_lut4_I0_O)        0.295    17.002 r  b_to_d/io_seg_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.151    17.153    b_to_d/io_seg_OBUF[6]_inst_i_22_n_0
    SLICE_X65Y71         LUT5 (Prop_lut5_I1_O)        0.124    17.277 f  b_to_d/io_seg_OBUF[6]_inst_i_19/O
                         net (fo=2, routed)           0.746    18.023    b_to_d/io_seg_OBUF[6]_inst_i_19_n_0
    SLICE_X63Y71         LUT6 (Prop_lut6_I0_O)        0.124    18.147 f  b_to_d/io_seg_OBUF[6]_inst_i_8/O
                         net (fo=2, routed)           0.968    19.116    seg/ctr/io_seg_OBUF[3]_inst_i_1_2
    SLICE_X63Y68         LUT4 (Prop_lut4_I0_O)        0.152    19.268 f  seg/ctr/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.837    20.104    main/regfile/io_seg[2]
    SLICE_X58Y63         LUT6 (Prop_lut6_I2_O)        0.326    20.430 r  main/regfile/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.265    25.695    io_seg_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.579    29.274 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    29.274    io_seg[3]
    R6                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_score_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.891ns  (logic 7.622ns (31.903%)  route 16.269ns (68.097%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.611     5.195    main/regfile/clk_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  main/regfile/M_score_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.419     5.614 r  main/regfile/M_score_q_reg[7]/Q
                         net (fo=14, routed)          1.454     7.068    main/regfile/M_score_q_reg[7]_0[7]
    SLICE_X63Y72         LUT6 (Prop_lut6_I3_O)        0.299     7.367 r  main/regfile/i___0_carry_i_2/O
                         net (fo=1, routed)           0.323     7.690    b_to_d/DI[0]
    SLICE_X65Y72         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.227 r  b_to_d/remainder0_inferred__0/i___0_carry/O[2]
                         net (fo=4, routed)           0.934     9.161    main/regfile/O[2]
    SLICE_X63Y69         LUT3 (Prop_lut3_I2_O)        0.302     9.463 r  main/regfile/i__carry_i_13__0/O
                         net (fo=15, routed)          1.005    10.468    main/regfile/i__carry_i_13__0_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.592 r  main/regfile/i__carry__0_i_12/O
                         net (fo=3, routed)           0.439    11.031    main/regfile/i__carry__0_i_12_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.155 r  main/regfile/i__carry__0_i_10/O
                         net (fo=6, routed)           1.261    12.415    main/regfile/i__carry__0_i_10_n_0
    SLICE_X63Y69         LUT6 (Prop_lut6_I5_O)        0.124    12.539 f  main/regfile/i__carry_i_21/O
                         net (fo=2, routed)           0.571    13.110    main/regfile/i__carry_i_21_n_0
    SLICE_X65Y69         LUT5 (Prop_lut5_I1_O)        0.124    13.234 f  main/regfile/i__carry_i_16/O
                         net (fo=3, routed)           0.745    13.979    main/regfile/i__carry_i_16_n_0
    SLICE_X64Y69         LUT2 (Prop_lut2_I1_O)        0.124    14.103 r  main/regfile/i__carry_i_3__1/O
                         net (fo=1, routed)           0.638    14.741    b_to_d/io_seg_OBUF[4]_inst_i_3[0]
    SLICE_X64Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.261 r  b_to_d/remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.261    b_to_d/remainder0_inferred__1/i__carry_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.378 r  b_to_d/remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.378    b_to_d/remainder0_inferred__1/i__carry__0_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.597 r  b_to_d/remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           1.110    16.707    b_to_d/remainder0_inferred__1/i__carry__1_n_7
    SLICE_X65Y71         LUT4 (Prop_lut4_I0_O)        0.295    17.002 r  b_to_d/io_seg_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.151    17.153    b_to_d/io_seg_OBUF[6]_inst_i_22_n_0
    SLICE_X65Y71         LUT5 (Prop_lut5_I1_O)        0.124    17.277 f  b_to_d/io_seg_OBUF[6]_inst_i_19/O
                         net (fo=2, routed)           0.746    18.023    b_to_d/io_seg_OBUF[6]_inst_i_19_n_0
    SLICE_X63Y71         LUT6 (Prop_lut6_I0_O)        0.124    18.147 f  b_to_d/io_seg_OBUF[6]_inst_i_8/O
                         net (fo=2, routed)           0.968    19.116    seg/ctr/io_seg_OBUF[3]_inst_i_1_2
    SLICE_X63Y68         LUT4 (Prop_lut4_I0_O)        0.152    19.268 f  seg/ctr/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.837    20.105    main/regfile/io_seg[2]
    SLICE_X58Y63         LUT6 (Prop_lut6_I0_O)        0.326    20.431 r  main/regfile/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.087    25.518    io_seg_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    29.086 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    29.086    io_seg[2]
    T9                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_score_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.746ns  (logic 7.623ns (32.101%)  route 16.123ns (67.899%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.611     5.195    main/regfile/clk_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  main/regfile/M_score_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.419     5.614 r  main/regfile/M_score_q_reg[7]/Q
                         net (fo=14, routed)          1.454     7.068    main/regfile/M_score_q_reg[7]_0[7]
    SLICE_X63Y72         LUT6 (Prop_lut6_I3_O)        0.299     7.367 r  main/regfile/i___0_carry_i_2/O
                         net (fo=1, routed)           0.323     7.690    b_to_d/DI[0]
    SLICE_X65Y72         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.227 r  b_to_d/remainder0_inferred__0/i___0_carry/O[2]
                         net (fo=4, routed)           0.934     9.161    main/regfile/O[2]
    SLICE_X63Y69         LUT3 (Prop_lut3_I2_O)        0.302     9.463 r  main/regfile/i__carry_i_13__0/O
                         net (fo=15, routed)          1.005    10.468    main/regfile/i__carry_i_13__0_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.592 r  main/regfile/i__carry__0_i_12/O
                         net (fo=3, routed)           0.439    11.031    main/regfile/i__carry__0_i_12_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.155 r  main/regfile/i__carry__0_i_10/O
                         net (fo=6, routed)           1.261    12.415    main/regfile/i__carry__0_i_10_n_0
    SLICE_X63Y69         LUT6 (Prop_lut6_I5_O)        0.124    12.539 f  main/regfile/i__carry_i_21/O
                         net (fo=2, routed)           0.571    13.110    main/regfile/i__carry_i_21_n_0
    SLICE_X65Y69         LUT5 (Prop_lut5_I1_O)        0.124    13.234 f  main/regfile/i__carry_i_16/O
                         net (fo=3, routed)           0.745    13.979    main/regfile/i__carry_i_16_n_0
    SLICE_X64Y69         LUT2 (Prop_lut2_I1_O)        0.124    14.103 r  main/regfile/i__carry_i_3__1/O
                         net (fo=1, routed)           0.638    14.741    b_to_d/io_seg_OBUF[4]_inst_i_3[0]
    SLICE_X64Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.261 r  b_to_d/remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.261    b_to_d/remainder0_inferred__1/i__carry_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.378 r  b_to_d/remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.378    b_to_d/remainder0_inferred__1/i__carry__0_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.597 f  b_to_d/remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           1.110    16.707    b_to_d/remainder0_inferred__1/i__carry__1_n_7
    SLICE_X65Y71         LUT4 (Prop_lut4_I0_O)        0.295    17.002 f  b_to_d/io_seg_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.151    17.153    b_to_d/io_seg_OBUF[6]_inst_i_22_n_0
    SLICE_X65Y71         LUT5 (Prop_lut5_I1_O)        0.124    17.277 r  b_to_d/io_seg_OBUF[6]_inst_i_19/O
                         net (fo=2, routed)           0.746    18.023    b_to_d/io_seg_OBUF[6]_inst_i_19_n_0
    SLICE_X63Y71         LUT6 (Prop_lut6_I0_O)        0.124    18.147 r  b_to_d/io_seg_OBUF[6]_inst_i_8/O
                         net (fo=2, routed)           0.968    19.116    seg/ctr/io_seg_OBUF[3]_inst_i_1_2
    SLICE_X63Y68         LUT4 (Prop_lut4_I0_O)        0.152    19.268 r  seg/ctr/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.840    20.108    main/regfile/io_seg[2]
    SLICE_X58Y63         LUT6 (Prop_lut6_I0_O)        0.326    20.434 r  main/regfile/io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.938    25.372    io_seg_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.569    28.941 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    28.941    io_seg[6]
    T8                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_score_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.703ns  (logic 7.625ns (32.168%)  route 16.078ns (67.832%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.611     5.195    main/regfile/clk_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  main/regfile/M_score_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.419     5.614 r  main/regfile/M_score_q_reg[7]/Q
                         net (fo=14, routed)          1.454     7.068    main/regfile/M_score_q_reg[7]_0[7]
    SLICE_X63Y72         LUT6 (Prop_lut6_I3_O)        0.299     7.367 r  main/regfile/i___0_carry_i_2/O
                         net (fo=1, routed)           0.323     7.690    b_to_d/DI[0]
    SLICE_X65Y72         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.227 r  b_to_d/remainder0_inferred__0/i___0_carry/O[2]
                         net (fo=4, routed)           0.934     9.161    main/regfile/O[2]
    SLICE_X63Y69         LUT3 (Prop_lut3_I2_O)        0.302     9.463 r  main/regfile/i__carry_i_13__0/O
                         net (fo=15, routed)          1.005    10.468    main/regfile/i__carry_i_13__0_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.592 r  main/regfile/i__carry__0_i_12/O
                         net (fo=3, routed)           0.439    11.031    main/regfile/i__carry__0_i_12_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.155 r  main/regfile/i__carry__0_i_10/O
                         net (fo=6, routed)           1.261    12.415    main/regfile/i__carry__0_i_10_n_0
    SLICE_X63Y69         LUT6 (Prop_lut6_I5_O)        0.124    12.539 f  main/regfile/i__carry_i_21/O
                         net (fo=2, routed)           0.571    13.110    main/regfile/i__carry_i_21_n_0
    SLICE_X65Y69         LUT5 (Prop_lut5_I1_O)        0.124    13.234 f  main/regfile/i__carry_i_16/O
                         net (fo=3, routed)           0.745    13.979    main/regfile/i__carry_i_16_n_0
    SLICE_X64Y69         LUT2 (Prop_lut2_I1_O)        0.124    14.103 r  main/regfile/i__carry_i_3__1/O
                         net (fo=1, routed)           0.638    14.741    b_to_d/io_seg_OBUF[4]_inst_i_3[0]
    SLICE_X64Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.261 r  b_to_d/remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.261    b_to_d/remainder0_inferred__1/i__carry_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.378 r  b_to_d/remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.378    b_to_d/remainder0_inferred__1/i__carry__0_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.597 f  b_to_d/remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           1.110    16.707    b_to_d/remainder0_inferred__1/i__carry__1_n_7
    SLICE_X65Y71         LUT4 (Prop_lut4_I0_O)        0.295    17.002 f  b_to_d/io_seg_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.151    17.153    b_to_d/io_seg_OBUF[6]_inst_i_22_n_0
    SLICE_X65Y71         LUT5 (Prop_lut5_I1_O)        0.124    17.277 r  b_to_d/io_seg_OBUF[6]_inst_i_19/O
                         net (fo=2, routed)           0.746    18.023    b_to_d/io_seg_OBUF[6]_inst_i_19_n_0
    SLICE_X63Y71         LUT6 (Prop_lut6_I0_O)        0.124    18.147 r  b_to_d/io_seg_OBUF[6]_inst_i_8/O
                         net (fo=2, routed)           0.968    19.116    seg/ctr/io_seg_OBUF[3]_inst_i_1_2
    SLICE_X63Y68         LUT4 (Prop_lut4_I0_O)        0.152    19.268 r  seg/ctr/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           1.054    20.322    main/regfile/io_seg[2]
    SLICE_X60Y63         LUT6 (Prop_lut6_I0_O)        0.326    20.648 r  main/regfile/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.679    25.327    io_seg_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.571    28.898 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    28.898    io_seg[5]
    T7                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_score_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.581ns  (logic 7.622ns (32.322%)  route 15.959ns (67.678%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.611     5.195    main/regfile/clk_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  main/regfile/M_score_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.419     5.614 r  main/regfile/M_score_q_reg[7]/Q
                         net (fo=14, routed)          1.454     7.068    main/regfile/M_score_q_reg[7]_0[7]
    SLICE_X63Y72         LUT6 (Prop_lut6_I3_O)        0.299     7.367 r  main/regfile/i___0_carry_i_2/O
                         net (fo=1, routed)           0.323     7.690    b_to_d/DI[0]
    SLICE_X65Y72         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.227 r  b_to_d/remainder0_inferred__0/i___0_carry/O[2]
                         net (fo=4, routed)           0.934     9.161    main/regfile/O[2]
    SLICE_X63Y69         LUT3 (Prop_lut3_I2_O)        0.302     9.463 r  main/regfile/i__carry_i_13__0/O
                         net (fo=15, routed)          1.005    10.468    main/regfile/i__carry_i_13__0_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.592 r  main/regfile/i__carry__0_i_12/O
                         net (fo=3, routed)           0.439    11.031    main/regfile/i__carry__0_i_12_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.155 r  main/regfile/i__carry__0_i_10/O
                         net (fo=6, routed)           1.261    12.415    main/regfile/i__carry__0_i_10_n_0
    SLICE_X63Y69         LUT6 (Prop_lut6_I5_O)        0.124    12.539 f  main/regfile/i__carry_i_21/O
                         net (fo=2, routed)           0.571    13.110    main/regfile/i__carry_i_21_n_0
    SLICE_X65Y69         LUT5 (Prop_lut5_I1_O)        0.124    13.234 f  main/regfile/i__carry_i_16/O
                         net (fo=3, routed)           0.745    13.979    main/regfile/i__carry_i_16_n_0
    SLICE_X64Y69         LUT2 (Prop_lut2_I1_O)        0.124    14.103 r  main/regfile/i__carry_i_3__1/O
                         net (fo=1, routed)           0.638    14.741    b_to_d/io_seg_OBUF[4]_inst_i_3[0]
    SLICE_X64Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.261 r  b_to_d/remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.261    b_to_d/remainder0_inferred__1/i__carry_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.378 r  b_to_d/remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.378    b_to_d/remainder0_inferred__1/i__carry__0_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.597 f  b_to_d/remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           1.110    16.707    b_to_d/remainder0_inferred__1/i__carry__1_n_7
    SLICE_X65Y71         LUT4 (Prop_lut4_I0_O)        0.295    17.002 f  b_to_d/io_seg_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.151    17.153    b_to_d/io_seg_OBUF[6]_inst_i_22_n_0
    SLICE_X65Y71         LUT5 (Prop_lut5_I1_O)        0.124    17.277 r  b_to_d/io_seg_OBUF[6]_inst_i_19/O
                         net (fo=2, routed)           0.746    18.023    b_to_d/io_seg_OBUF[6]_inst_i_19_n_0
    SLICE_X63Y71         LUT6 (Prop_lut6_I0_O)        0.124    18.147 r  b_to_d/io_seg_OBUF[6]_inst_i_8/O
                         net (fo=2, routed)           0.968    19.116    seg/ctr/io_seg_OBUF[3]_inst_i_1_2
    SLICE_X63Y68         LUT4 (Prop_lut4_I0_O)        0.152    19.268 r  seg/ctr/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.518    19.786    main/regfile/io_seg[2]
    SLICE_X62Y63         LUT5 (Prop_lut5_I4_O)        0.326    20.112 r  main/regfile/io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.096    25.208    io_seg_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    28.776 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    28.776    io_seg[0]
    T5                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_score_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.383ns  (logic 7.403ns (31.658%)  route 15.981ns (68.342%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.611     5.195    main/regfile/clk_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  main/regfile/M_score_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.419     5.614 r  main/regfile/M_score_q_reg[7]/Q
                         net (fo=14, routed)          1.454     7.068    main/regfile/M_score_q_reg[7]_0[7]
    SLICE_X63Y72         LUT6 (Prop_lut6_I3_O)        0.299     7.367 r  main/regfile/i___0_carry_i_2/O
                         net (fo=1, routed)           0.323     7.690    b_to_d/DI[0]
    SLICE_X65Y72         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.227 r  b_to_d/remainder0_inferred__0/i___0_carry/O[2]
                         net (fo=4, routed)           0.934     9.161    main/regfile/O[2]
    SLICE_X63Y69         LUT3 (Prop_lut3_I2_O)        0.302     9.463 r  main/regfile/i__carry_i_13__0/O
                         net (fo=15, routed)          1.005    10.468    main/regfile/i__carry_i_13__0_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.592 r  main/regfile/i__carry__0_i_12/O
                         net (fo=3, routed)           0.439    11.031    main/regfile/i__carry__0_i_12_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.155 r  main/regfile/i__carry__0_i_10/O
                         net (fo=6, routed)           1.261    12.415    main/regfile/i__carry__0_i_10_n_0
    SLICE_X63Y69         LUT6 (Prop_lut6_I5_O)        0.124    12.539 f  main/regfile/i__carry_i_21/O
                         net (fo=2, routed)           0.571    13.110    main/regfile/i__carry_i_21_n_0
    SLICE_X65Y69         LUT5 (Prop_lut5_I1_O)        0.124    13.234 f  main/regfile/i__carry_i_16/O
                         net (fo=3, routed)           0.745    13.979    main/regfile/i__carry_i_16_n_0
    SLICE_X64Y69         LUT2 (Prop_lut2_I1_O)        0.124    14.103 r  main/regfile/i__carry_i_3__1/O
                         net (fo=1, routed)           0.638    14.741    b_to_d/io_seg_OBUF[4]_inst_i_3[0]
    SLICE_X64Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.261 r  b_to_d/remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.261    b_to_d/remainder0_inferred__1/i__carry_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.378 r  b_to_d/remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.378    b_to_d/remainder0_inferred__1/i__carry__0_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.597 f  b_to_d/remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           1.110    16.707    b_to_d/remainder0_inferred__1/i__carry__1_n_7
    SLICE_X65Y71         LUT4 (Prop_lut4_I0_O)        0.295    17.002 f  b_to_d/io_seg_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.151    17.153    b_to_d/io_seg_OBUF[6]_inst_i_22_n_0
    SLICE_X65Y71         LUT5 (Prop_lut5_I1_O)        0.124    17.277 r  b_to_d/io_seg_OBUF[6]_inst_i_19/O
                         net (fo=2, routed)           0.746    18.023    b_to_d/io_seg_OBUF[6]_inst_i_19_n_0
    SLICE_X63Y71         LUT6 (Prop_lut6_I0_O)        0.124    18.147 r  b_to_d/io_seg_OBUF[6]_inst_i_8/O
                         net (fo=2, routed)           0.316    18.463    main/regfile/io_seg_OBUF[3]_inst_i_1_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.587 r  main/regfile/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.801    19.388    main/regfile/io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X62Y68         LUT6 (Prop_lut6_I0_O)        0.124    19.512 r  main/regfile/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.488    25.000    io_seg_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    28.578 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    28.578    io_seg[4]
    R7                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_state_dff_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outled
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.146ns  (logic 5.019ns (24.914%)  route 15.127ns (75.086%))
  Logic Levels:           9  (LUT5=2 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.608     5.192    main/regfile/clk_IBUF_BUFG
    SLICE_X61Y72         FDRE                                         r  main/regfile/M_state_dff_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.456     5.648 f  main/regfile/M_state_dff_q_reg[6]/Q
                         net (fo=115, routed)         4.189     9.837    main/regfile/M_main_dump_state[6]
    SLICE_X55Y59         LUT5 (Prop_lut5_I1_O)        0.124     9.961 f  main/regfile/outled_OBUF_inst_i_135/O
                         net (fo=9, routed)           1.611    11.572    main/regfile/M_state_dff_q_reg[5]_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124    11.696 r  main/regfile/outled_OBUF_inst_i_225/O
                         net (fo=1, routed)           0.774    12.470    display/led_matrix/writer/outled_OBUF_inst_i_57_1
    SLICE_X52Y64         LUT6 (Prop_lut6_I3_O)        0.124    12.594 f  display/led_matrix/writer/outled_OBUF_inst_i_129/O
                         net (fo=1, routed)           0.675    13.269    display/led_matrix/writer/outled_OBUF_inst_i_129_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I5_O)        0.124    13.393 r  display/led_matrix/writer/outled_OBUF_inst_i_57/O
                         net (fo=1, routed)           0.667    14.060    display/led_matrix/writer/outled_OBUF_inst_i_57_n_0
    SLICE_X52Y63         LUT5 (Prop_lut5_I4_O)        0.124    14.184 f  display/led_matrix/writer/outled_OBUF_inst_i_18/O
                         net (fo=1, routed)           0.966    15.150    display/led_matrix/writer/outled_OBUF_inst_i_18_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I5_O)        0.124    15.274 r  display/led_matrix/writer/outled_OBUF_inst_i_10/O
                         net (fo=1, routed)           1.089    16.364    display/led_matrix/writer/outled_OBUF_inst_i_10_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I3_O)        0.124    16.488 r  display/led_matrix/writer/outled_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.811    17.299    display/led_matrix/writer/outled_OBUF_inst_i_3_n_0
    SLICE_X60Y61         LUT6 (Prop_lut6_I1_O)        0.124    17.423 r  display/led_matrix/writer/outled_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.345    21.767    outled_OBUF
    N13                  OBUF (Prop_obuf_I_O)         3.571    25.338 r  outled_OBUF_inst/O
                         net (fo=0)                   0.000    25.338    outled
    N13                                                               r  outled (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.444ns  (logic 4.376ns (41.897%)  route 6.069ns (58.103%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.617     5.201    seg/ctr/clk_IBUF_BUFG
    SLICE_X63Y67         FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  seg/ctr/M_ctr_q_reg[16]/Q
                         net (fo=14, routed)          1.391     7.048    seg/ctr/S[0]
    SLICE_X58Y60         LUT2 (Prop_lut2_I0_O)        0.152     7.200 r  seg/ctr/io_sel_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.677    11.878    io_sel_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         3.768    15.645 r  io_sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.645    io_sel[2]
    N9                                                                r  io_sel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.385ns  (logic 4.156ns (40.019%)  route 6.229ns (59.981%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.617     5.201    seg/ctr/clk_IBUF_BUFG
    SLICE_X63Y67         FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456     5.657 f  seg/ctr/M_ctr_q_reg[16]/Q
                         net (fo=14, routed)          1.391     7.048    seg/ctr/S[0]
    SLICE_X58Y60         LUT2 (Prop_lut2_I1_O)        0.124     7.172 r  seg/ctr/io_sel_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.838    12.010    io_sel_OBUF[1]
    R8                   OBUF (Prop_obuf_I_O)         3.576    15.586 r  io_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.586    io_sel[1]
    R8                                                                r  io_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main/regfile/M_collision_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.709ns  (logic 1.383ns (80.934%)  route 0.326ns (19.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.583     1.527    main/regfile/clk_IBUF_BUFG
    SLICE_X63Y72         FDRE                                         r  main/regfile/M_collision_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  main/regfile/M_collision_q_reg[6]/Q
                         net (fo=1, routed)           0.326     1.994    io_led_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.242     3.235 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.235    io_led[6]
    F4                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_collision_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.754ns  (logic 1.383ns (78.893%)  route 0.370ns (21.107%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.583     1.527    main/regfile/clk_IBUF_BUFG
    SLICE_X63Y72         FDRE                                         r  main/regfile/M_collision_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  main/regfile/M_collision_q_reg[7]/Q
                         net (fo=1, routed)           0.370     2.038    io_led_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     3.280 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.280    io_led[7]
    F3                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_score_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.774ns  (logic 1.367ns (77.042%)  route 0.407ns (22.958%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.585     1.529    main/regfile/clk_IBUF_BUFG
    SLICE_X62Y69         FDRE                                         r  main/regfile/M_score_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  main/regfile/M_score_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.407     2.077    lopt
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.303 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.303    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_player_pos_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.866ns  (logic 1.389ns (74.432%)  route 0.477ns (25.568%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.582     1.526    main/regfile/clk_IBUF_BUFG
    SLICE_X58Y71         FDSE                                         r  main/regfile/M_player_pos_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y71         FDSE (Prop_fdse_C_Q)         0.141     1.667 r  main/regfile/M_player_pos_q_reg[0]/Q
                         net (fo=5, routed)           0.477     2.144    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         1.248     3.392 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.392    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_player_pos_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.391ns (74.295%)  route 0.481ns (25.705%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.582     1.526    main/regfile/clk_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  main/regfile/M_player_pos_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y71         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  main/regfile/M_player_pos_q_reg[1]/Q
                         net (fo=5, routed)           0.481     2.148    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         1.250     3.398 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.398    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_score_q_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.898ns  (logic 1.370ns (72.221%)  route 0.527ns (27.779%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.585     1.529    main/regfile/clk_IBUF_BUFG
    SLICE_X63Y69         FDRE                                         r  main/regfile/M_score_q_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  main/regfile/M_score_q_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.527     2.197    lopt_1
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.426 r  io_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.426    io_led[21]
    J1                                                                r  io_led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_score_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.903ns  (logic 1.363ns (71.627%)  route 0.540ns (28.373%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.582     1.526    main/regfile/clk_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  main/regfile/M_score_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  main/regfile/M_score_q_reg[2]/Q
                         net (fo=9, routed)           0.540     2.207    io_led_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.429 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.429    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_player_pos_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.905ns  (logic 1.418ns (74.442%)  route 0.487ns (25.558%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.582     1.526    main/regfile/clk_IBUF_BUFG
    SLICE_X60Y71         FDSE                                         r  main/regfile/M_player_pos_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y71         FDSE (Prop_fdse_C_Q)         0.164     1.690 r  main/regfile/M_player_pos_q_reg[5]/Q
                         net (fo=7, routed)           0.487     2.177    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         1.254     3.431 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.431    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_score_q_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.944ns  (logic 1.371ns (70.527%)  route 0.573ns (29.473%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.583     1.527    main/regfile/clk_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  main/regfile/M_score_q_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  main/regfile/M_score_q_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.573     2.241    lopt_2
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.471 r  io_led_OBUF[22]_inst/O
                         net (fo=0)                   0.000     3.471    io_led[22]
    L3                                                                r  io_led[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_score_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.962ns  (logic 1.364ns (69.515%)  route 0.598ns (30.485%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.583     1.527    main/regfile/clk_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  main/regfile/M_score_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  main/regfile/M_score_q_reg[3]/Q
                         net (fo=21, routed)          0.598     2.266    io_led_OBUF[19]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.489 r  io_led_OBUF[19]_inst/O
                         net (fo=0)                   0.000     3.489    io_led[19]
    H1                                                                r  io_led[19] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.643ns  (logic 1.630ns (24.542%)  route 5.013ns (75.458%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           3.973     5.479    reset/io_button_IBUF[0]
    SLICE_X58Y59         LUT2 (Prop_lut2_I1_O)        0.124     5.603 r  reset/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.040     6.643    reset_cond/SS[0]
    SLICE_X59Y65         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.502     4.906    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y65         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.366ns  (logic 1.630ns (25.610%)  route 4.736ns (74.390%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           3.973     5.479    reset/io_button_IBUF[0]
    SLICE_X58Y59         LUT2 (Prop_lut2_I1_O)        0.124     5.603 r  reset/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.763     6.366    reset_cond/SS[0]
    SLICE_X58Y62         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.504     4.908    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y62         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.366ns  (logic 1.630ns (25.610%)  route 4.736ns (74.390%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           3.973     5.479    reset/io_button_IBUF[0]
    SLICE_X58Y59         LUT2 (Prop_lut2_I1_O)        0.124     5.603 r  reset/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.763     6.366    reset_cond/SS[0]
    SLICE_X58Y62         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.504     4.908    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y62         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.366ns  (logic 1.630ns (25.610%)  route 4.736ns (74.390%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           3.973     5.479    reset/io_button_IBUF[0]
    SLICE_X58Y59         LUT2 (Prop_lut2_I1_O)        0.124     5.603 r  reset/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.763     6.366    reset_cond/SS[0]
    SLICE_X58Y62         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.504     4.908    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y62         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset/M_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.303ns  (logic 1.506ns (28.405%)  route 3.797ns (71.595%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           3.797     5.303    reset/io_button_IBUF[0]
    SLICE_X58Y59         FDRE                                         r  reset/M_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.506     4.910    reset/clk_IBUF_BUFG
    SLICE_X58Y59         FDRE                                         r  reset/M_last_q_reg/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            player_move_right/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.416ns  (logic 1.489ns (43.587%)  route 1.927ns (56.413%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.927     3.416    player_move_right/sync/D[0]
    SLICE_X62Y64         FDRE                                         r  player_move_right/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.504     4.908    player_move_right/sync/clk_IBUF_BUFG
    SLICE_X62Y64         FDRE                                         r  player_move_right/sync/M_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            player_move_right/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.052ns  (logic 0.257ns (24.405%)  route 0.795ns (75.595%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.795     1.052    player_move_right/sync/D[0]
    SLICE_X62Y64         FDRE                                         r  player_move_right/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.858     2.048    player_move_right/sync/clk_IBUF_BUFG
    SLICE_X62Y64         FDRE                                         r  player_move_right/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset/M_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.063ns  (logic 0.274ns (13.279%)  route 1.789ns (86.721%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           1.789     2.063    reset/io_button_IBUF[0]
    SLICE_X58Y59         FDRE                                         r  reset/M_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.860     2.050    reset/clk_IBUF_BUFG
    SLICE_X58Y59         FDRE                                         r  reset/M_last_q_reg/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.447ns  (logic 0.319ns (13.029%)  route 2.129ns (86.971%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           1.849     2.123    reset/io_button_IBUF[0]
    SLICE_X58Y59         LUT2 (Prop_lut2_I1_O)        0.045     2.168 r  reset/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.280     2.447    reset_cond/SS[0]
    SLICE_X58Y62         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.858     2.047    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y62         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.447ns  (logic 0.319ns (13.029%)  route 2.129ns (86.971%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           1.849     2.123    reset/io_button_IBUF[0]
    SLICE_X58Y59         LUT2 (Prop_lut2_I1_O)        0.045     2.168 r  reset/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.280     2.447    reset_cond/SS[0]
    SLICE_X58Y62         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.858     2.047    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y62         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.447ns  (logic 0.319ns (13.029%)  route 2.129ns (86.971%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           1.849     2.123    reset/io_button_IBUF[0]
    SLICE_X58Y59         LUT2 (Prop_lut2_I1_O)        0.045     2.168 r  reset/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.280     2.447    reset_cond/SS[0]
    SLICE_X58Y62         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.858     2.047    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y62         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.557ns  (logic 0.319ns (12.473%)  route 2.238ns (87.527%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           1.849     2.123    reset/io_button_IBUF[0]
    SLICE_X58Y59         LUT2 (Prop_lut2_I1_O)        0.045     2.168 r  reset/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.389     2.557    reset_cond/SS[0]
    SLICE_X59Y65         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.855     2.045    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y65         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C





