

================================================================
== Vitis HLS Report for 'rdc_mont_138'
================================================================
* Date:           Tue May 20 14:36:29 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      190|      352|  1.900 us|  3.520 us|  190|  352|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+
        |                                                   |                                        |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
        |                      Instance                     |                 Module                 |   min   |   max   |    min    |    max   | min | max |                      Type                      |
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+
        |grp_rdc_mont_138_Pipeline_VITIS_LOOP_180_1_fu_201  |rdc_mont_138_Pipeline_VITIS_LOOP_180_1  |       10|       10|   0.100 us|  0.100 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_rdc_mont_138_Pipeline_VITIS_LOOP_185_3_fu_211  |rdc_mont_138_Pipeline_VITIS_LOOP_185_3  |        2|       17|  20.000 ns|  0.170 us|    1|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_rdc_mont_138_Pipeline_VITIS_LOOP_206_5_fu_229  |rdc_mont_138_Pipeline_VITIS_LOOP_206_5  |       11|       17|   0.110 us|  0.170 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_184_2  |       56|      176|    7 ~ 22|          -|          -|     8|        no|
        |- VITIS_LOOP_202_4  |      119|      161|   17 ~ 23|          -|          -|     7|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1370|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   16|    3415|   3703|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    423|    -|
|Register         |        -|    -|     758|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   16|    4173|   5496|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    7|       3|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |mul_32ns_32ns_64_2_1_U1702                         |mul_32ns_32ns_64_2_1                    |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U1703                         |mul_32ns_32ns_64_2_1                    |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U1704                         |mul_32ns_32ns_64_2_1                    |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U1705                         |mul_32ns_32ns_64_2_1                    |        0|   4|   165|    50|    0|
    |grp_rdc_mont_138_Pipeline_VITIS_LOOP_180_1_fu_201  |rdc_mont_138_Pipeline_VITIS_LOOP_180_1  |        0|   0|     6|    53|    0|
    |grp_rdc_mont_138_Pipeline_VITIS_LOOP_185_3_fu_211  |rdc_mont_138_Pipeline_VITIS_LOOP_185_3  |        0|   0|  1374|  1703|    0|
    |grp_rdc_mont_138_Pipeline_VITIS_LOOP_206_5_fu_229  |rdc_mont_138_Pipeline_VITIS_LOOP_206_5  |        0|   0|  1375|  1747|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |Total                                              |                                        |        0|  16|  3415|  3703|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln184_fu_302_p2      |         +|   0|  0|  13|           4|           1|
    |add_ln185_fu_318_p2      |         +|   0|  0|  13|           4|           3|
    |add_ln202_6_fu_553_p2    |         +|   0|  0|  13|           4|           1|
    |add_ln202_fu_521_p2      |         +|   0|  0|  13|           4|           1|
    |add_ln204_fu_501_p2      |         +|   0|  0|  39|          32|           2|
    |t_fu_665_p2              |         +|   0|  0|  71|          64|          64|
    |tempReg_fu_615_p2        |         +|   0|  0|  71|          64|          64|
    |u_80_fu_456_p2           |         +|   0|  0|  71|          64|          64|
    |v_87_fu_362_p2           |         +|   0|  0|  71|          64|          64|
    |v_90_fu_571_p2           |         +|   0|  0|  71|          64|          64|
    |v_92_fu_406_p2           |         +|   0|  0|  71|          64|          64|
    |v_fu_692_p2              |         +|   0|  0|  71|          64|          64|
    |sub66_fu_515_p2          |         -|   0|  0|  39|           4|          32|
    |and_ln105_9_fu_647_p2    |       and|   0|  0|  64|          64|          64|
    |and_ln105_fu_438_p2      |       and|   0|  0|  64|          64|          64|
    |icmp_ln184_fu_296_p2     |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln202_fu_486_p2     |      icmp|   0|  0|  13|           4|           2|
    |icmp_ln203_fu_495_p2     |      icmp|   0|  0|  39|          32|           1|
    |mc_we0                   |        or|   0|  0|   2|           1|           1|
    |or_ln105_29_fu_592_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln105_fu_383_p2       |        or|   0|  0|  64|          64|          64|
    |count_9_fu_507_p3        |    select|   0|  0|  32|           1|          32|
    |xor_ln105_165_fu_378_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_166_fu_389_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_167_fu_420_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_168_fu_583_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_169_fu_587_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_170_fu_598_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_171_fu_629_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_fu_374_p2      |       xor|   0|  0|  64|          64|          64|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|1370|        1184|        1173|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  65|         16|    1|         16|
    |count_fu_110       |   9|          2|   32|         64|
    |grp_fu_928_ce      |  14|          3|    1|          3|
    |grp_fu_928_p0      |  14|          3|   32|         96|
    |grp_fu_928_p1      |  14|          3|   32|         96|
    |grp_fu_932_ce      |  14|          3|    1|          3|
    |grp_fu_932_p0      |  14|          3|   32|         96|
    |grp_fu_932_p1      |  14|          3|   32|         96|
    |grp_fu_936_ce      |  14|          3|    1|          3|
    |grp_fu_936_p0      |  14|          3|   32|         96|
    |grp_fu_936_p1      |  14|          3|   32|         96|
    |grp_fu_940_ce      |  14|          3|    1|          3|
    |grp_fu_940_p0      |  14|          3|   32|         96|
    |grp_fu_940_p1      |  14|          3|   32|         96|
    |i_11_fu_74         |   9|          2|    4|          8|
    |i_12_fu_126        |   9|          2|    4|          8|
    |indvars_iv_fu_122  |   9|          2|    4|          8|
    |ma_address0_local  |  20|          4|    4|         16|
    |mc_address0        |  20|          4|    7|         28|
    |mc_address0_local  |  20|          4|    7|         28|
    |mc_ce0             |  20|          4|    1|          4|
    |mc_d0              |   9|          2|   64|        128|
    |mc_d0_local        |  20|          4|   64|        256|
    |mc_we0             |   9|          2|    1|          2|
    |u_024_fu_78        |   9|          2|   64|        128|
    |u_fu_114           |   9|          2|   64|        128|
    |v_025_fu_82        |   9|          2|   64|        128|
    |v_56_fu_118        |   9|          2|   64|        128|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 423|         92|  709|       1858|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |add_ln185_reg_810                                               |   4|   0|    4|          0|
    |ap_CS_fsm                                                       |  15|   0|   15|          0|
    |count_fu_110                                                    |  32|   0|   32|          0|
    |grp_rdc_mont_138_Pipeline_VITIS_LOOP_180_1_fu_201_ap_start_reg  |   1|   0|    1|          0|
    |grp_rdc_mont_138_Pipeline_VITIS_LOOP_185_3_fu_211_ap_start_reg  |   1|   0|    1|          0|
    |grp_rdc_mont_138_Pipeline_VITIS_LOOP_206_5_fu_229_ap_start_reg  |   1|   0|    1|          0|
    |i_11_fu_74                                                      |   4|   0|    4|          0|
    |i_12_fu_126                                                     |   4|   0|    4|          0|
    |i_20_reg_870                                                    |   4|   0|    4|          0|
    |indvars_iv_fu_122                                               |   4|   0|    4|          0|
    |reg_250                                                         |  64|   0|   64|          0|
    |sub66_reg_879                                                   |  32|   0|   32|          0|
    |t_reg_923                                                       |  64|   0|   64|          0|
    |tmp_s_reg_787                                                   |   4|   0|    7|          3|
    |trunc_ln172_reg_778                                             |   3|   0|    3|          0|
    |trunc_ln184_reg_802                                             |   3|   0|    3|          0|
    |trunc_ln202_10_reg_902                                          |   3|   0|    3|          0|
    |trunc_ln202_reg_897                                             |   3|   0|    3|          0|
    |u_024_fu_78                                                     |  64|   0|   64|          0|
    |u_80_reg_865                                                    |  64|   0|   64|          0|
    |u_fu_114                                                        |  64|   0|   64|          0|
    |v_025_fu_82                                                     |  64|   0|   64|          0|
    |v_56_fu_118                                                     |  64|   0|   64|          0|
    |v_56_load_4_reg_892                                             |  64|   0|   64|          0|
    |v_87_reg_858                                                    |  64|   0|   64|          0|
    |v_90_reg_916                                                    |  64|   0|   64|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 758|   0|  761|          3|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  rdc_mont.138|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  rdc_mont.138|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  rdc_mont.138|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  rdc_mont.138|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  rdc_mont.138|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  rdc_mont.138|  return value|
|ma_address0  |  out|    4|   ap_memory|            ma|         array|
|ma_ce0       |  out|    1|   ap_memory|            ma|         array|
|ma_q0        |   in|   64|   ap_memory|            ma|         array|
|mc_address0  |  out|    7|   ap_memory|            mc|         array|
|mc_ce0       |  out|    1|   ap_memory|            mc|         array|
|mc_we0       |  out|    1|   ap_memory|            mc|         array|
|mc_d0        |  out|   64|   ap_memory|            mc|         array|
|mc_q0        |   in|   64|   ap_memory|            mc|         array|
|mc_offset    |   in|   32|     ap_none|     mc_offset|        scalar|
|mc_offset2   |   in|    1|     ap_none|    mc_offset2|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

