regmap	,	V_54
num_bus_formats	,	V_72
serial_clk	,	V_37
shift	,	V_57
of_match_device	,	F_62
edidp	,	V_102
DRM_MODE_TYPE_DRIVER	,	V_34
drm_panel_enable	,	F_25
drm_encoder_helper_add	,	F_42
imx_ldb_encoder_disable	,	F_28
dev	,	V_32
"%s: now: %ld want: %ld\n"	,	L_1
drm_encoder_init	,	F_43
LDB_SPLIT_MODE_EN	,	V_14
clk_parent	,	V_74
of_parse_phandle	,	F_55
LDB_CH1_MODE_EN_MASK	,	V_50
enc_to_imx_ldb_ch	,	F_3
ARRAY_SIZE	,	F_53
LDB_CH1_MODE_EN_TO_DI0	,	V_52
LDB_CH1_MODE_EN_TO_DI1	,	V_51
regmap_read	,	F_31
clk_get_parent	,	F_66
"di%d"	,	L_7
adjusted_mode	,	V_63
clk_set_parent	,	F_17
ldb_ctrl	,	V_13
clk_pll	,	V_41
imx_ldb_connector_get_modes	,	F_5
imx_ldb_probe	,	F_76
"%s after: %ld\n"	,	L_2
of_node	,	V_109
bridge	,	V_88
GFP_KERNEL	,	V_105
device	,	V_92
display_info	,	V_71
bm	,	V_95
drm_panel_detach	,	F_73
drm_mode_connector_attach_encoder	,	F_48
device_node	,	V_93
imx_ldb_remove	,	F_78
of_property_read_u32	,	F_52
drm_get_edid	,	F_6
dual	,	V_12
LDB_CH0_MODE_EN_MASK	,	V_46
"failed to get ddc i2c adapter\n"	,	L_14
drm_add_edid_modes	,	F_8
panel	,	V_24
of_get_bus_format	,	F_50
c	,	V_3
u8	,	T_2
e	,	V_6
drm_of_encoder_active_port_id	,	F_20
i	,	V_97
"fsl,data-width"	,	L_11
ENOENT	,	V_100
lvds_mux	,	V_47
regmap_update_bits	,	F_23
component_del	,	F_79
of_property_read_bool	,	F_65
of_node_put	,	F_57
platform_device	,	V_115
imx_ldb_ops	,	V_117
di	,	V_70
dev_dbg	,	F_14
imx_ldb_ch_set_bus_format	,	F_4
"fsl,dual-channel"	,	L_19
bus_formats	,	V_73
reg	,	V_55
imx_ldb_encoder_enable	,	F_19
of_device_is_available	,	F_68
ddc_node	,	V_101
"fsl,data-mapping"	,	L_10
num_modes	,	V_23
ret	,	V_39
drm_display_mode	,	V_30
drm_bridge_attach	,	F_44
PTR_ERR_OR_ZERO	,	F_39
crtc_state	,	V_60
imx_ldb_connector_best_encoder	,	F_12
DRM_MODE_CONNECTOR_LVDS	,	V_91
clk_get_rate	,	F_15
imx_drm_encoder_parse_of	,	F_41
DRM_ERROR	,	F_45
imx_ldb_unbind	,	F_71
imx_ldb_bit_mappings	,	V_98
"di%d_pll"	,	L_8
of_property_read_string	,	F_51
"ddc-i2c-bus"	,	L_13
LDB_CH0_MODE_EN_TO_DI0	,	V_48
LDB_CH0_MODE_EN_TO_DI1	,	V_49
child	,	V_44
dev_set_drvdata	,	F_70
MEDIA_BUS_FMT_RGB888_1X7X4_JEIDA	,	V_20
drm_of_find_panel_or_bridge	,	F_69
chno	,	V_17
dev_err	,	F_18
DRM_MODE_FLAG_PVSYNC	,	V_67
of_id	,	V_111
"unable to set di%d parent clock to original parent\n"	,	L_6
"Failed to initialize bridge with drm\n"	,	L_9
clk_sel	,	V_43
regmap_write	,	F_24
of_get_drm_display_mode	,	F_60
of_device_id	,	V_110
mask	,	V_56
"%s: mode exceeds 85 MHz pixel clock\n"	,	L_5
devm_clk_get	,	F_36
mode_valid	,	V_29
clk_disable_unprepare	,	F_30
DRM_MODE_ENCODER_LVDS	,	V_87
di_clk	,	V_38
edid_len	,	V_104
MEDIA_BUS_FMT_RGB666_1X18	,	V_78
ENOMEM	,	V_113
dev_get_drvdata	,	F_72
get_modes	,	V_26
connector_state	,	V_62
imx_crtc_state	,	V_76
drm_mode_probed_add	,	F_11
channel	,	V_45
imx_ldb_connector_funcs	,	V_90
drm_device	,	V_83
drm_panel_unprepare	,	F_32
DRM_MODE_TYPE_PREFERRED	,	V_35
MEDIA_BUS_FMT_RGB666_1X7X3_SPWG	,	V_15
mapping	,	V_99
clk	,	V_42
"reg"	,	L_21
MEDIA_BUS_FMT_RGB888_1X7X4_SPWG	,	V_16
encoder	,	V_7
"dual-channel mode, ignoring second output\n"	,	L_22
connector	,	V_4
__func__	,	V_40
syscon_regmap_lookup_by_phandle	,	F_64
ENODEV	,	V_114
imx_ldb_get_clk	,	F_35
kfree	,	F_74
"edid"	,	L_16
flags	,	V_64
of_get_property	,	F_58
"%s: mode exceeds 170 MHz pixel clock\n"	,	L_4
"di%d_sel"	,	L_20
LDB_BIT_MAP_CH0_JEIDA	,	V_21
imx_ldb_encoder_helper_funcs	,	V_85
for_each_child_of_node	,	F_67
clk_prepare_enable	,	F_22
imx_ldb_encoder_atomic_check	,	F_33
di_vsync_pin	,	V_81
"failed to get parent regmap\n"	,	L_18
LDB_DI1_VS_POL_ACT_LOW	,	V_68
MEDIA_BUS_FMT_RGB888_1X24	,	V_79
EPROBE_DEFER	,	V_103
drm_connector_state	,	V_61
EINVAL	,	V_33
drm_panel_prepare	,	F_21
DRM_MODE_FLAG_NVSYNC	,	V_65
bus_flags	,	V_77
imx_ldb_channel	,	V_1
i2c_put_adapter	,	F_75
IOMUXC_GPR2	,	V_58
data	,	V_108
OF_USE_NATIVE_MODE	,	V_106
LDB_BIT_MAP_CH1_JEIDA	,	V_22
mode	,	V_31
di_hsync_pin	,	V_80
pdev	,	V_116
drm_encoder	,	V_5
drm_mode_copy	,	F_10
u32	,	T_1
to_imx_crtc_state	,	F_34
drm	,	V_84
imx_ldb_ch	,	V_8
imx_ldb_register	,	F_40
"no ddc available\n"	,	L_15
imx_ldb_set_clock	,	F_13
drm_display_info	,	V_69
PTR_ERR	,	F_38
LDB_DATA_WIDTH_CH1_24	,	V_19
"gpr"	,	L_17
drm_mode_create	,	F_9
drm_panel_attach	,	F_49
imx_ldb_dt_ids	,	V_112
clk_set_rate	,	F_16
devm_kzalloc	,	F_63
np	,	V_94
drm_mode_connector_update_edid_property	,	F_7
drm_crtc_state	,	V_59
clkname	,	V_82
drm_connector	,	V_2
kmemdup	,	F_59
imx_ldb	,	V_10
bus_format	,	V_9
LDB_DATA_WIDTH_CH0_24	,	V_18
mux	,	V_36
edid	,	V_27
conn_state	,	V_75
bus_mux	,	V_53
imx_ldb_encoder_atomic_mode_set	,	F_26
imx_ldb_bind	,	F_61
of_find_i2c_adapter_by_node	,	F_56
ddc	,	V_28
LDB_DI0_VS_POL_ACT_LOW	,	V_66
imx_ldb_encoder_funcs	,	V_86
component_add	,	F_77
dev_warn	,	F_27
ldb	,	V_11
"unable to set di%d parent clock to ldb_di%d\n"	,	L_3
imx_ldb_connector_helper_funcs	,	V_89
con_to_imx_ldb_ch	,	F_1
master	,	V_107
drm_connector_helper_add	,	F_46
"could not determine data mapping: %d\n"	,	L_23
container_of	,	F_2
datawidth	,	V_96
imx_ldb_panel_ddc	,	F_54
drm_panel_disable	,	F_29
drm_connector_init	,	F_47
funcs	,	V_25
"invalid data mapping: %d-bit \"%s\"\n"	,	L_12
IS_ERR	,	F_37
