

================================================================
== Vitis HLS Report for 'set_tile_broadcast_Pipeline_init_seen'
================================================================
* Date:           Mon Sep  1 19:26:55 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  0.959 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  24.000 ns|  24.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- init_seen  |        4|        4|         1|          1|          1|     4|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       19|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|        5|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        5|       46|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln49_fu_102_p2  |         +|   0|  0|  10|           3|           1|
    |icmp_ln49_fu_96_p2  |      icmp|   0|  0|   9|           3|           4|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  19|           6|           5|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_1  |   9|          2|    3|          6|
    |k_fu_40               |   9|          2|    3|          6|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|    7|         14|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |k_fu_40      |  3|   0|    3|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  5|   0|    5|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+---------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  set_tile_broadcast_Pipeline_init_seen|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  set_tile_broadcast_Pipeline_init_seen|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  set_tile_broadcast_Pipeline_init_seen|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  set_tile_broadcast_Pipeline_init_seen|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  set_tile_broadcast_Pipeline_init_seen|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  set_tile_broadcast_Pipeline_init_seen|  return value|
|seen_v_3_out         |  out|    1|      ap_vld|                           seen_v_3_out|       pointer|
|seen_v_3_out_ap_vld  |  out|    1|      ap_vld|                           seen_v_3_out|       pointer|
|seen_v_2_out         |  out|    1|      ap_vld|                           seen_v_2_out|       pointer|
|seen_v_2_out_ap_vld  |  out|    1|      ap_vld|                           seen_v_2_out|       pointer|
|seen_v_1_out         |  out|    1|      ap_vld|                           seen_v_1_out|       pointer|
|seen_v_1_out_ap_vld  |  out|    1|      ap_vld|                           seen_v_1_out|       pointer|
|seen_v_out           |  out|    1|      ap_vld|                             seen_v_out|       pointer|
|seen_v_out_ap_vld    |  out|    1|      ap_vld|                             seen_v_out|       pointer|
+---------------------+-----+-----+------------+---------------------------------------+--------------+

