// Seed: 2033498384
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6, id_7;
  assign module_1.type_7 = 0;
  assign id_4 = id_1;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    input tri1 id_2,
    input logic id_3,
    output tri id_4,
    input tri0 id_5,
    input supply0 id_6,
    input wire id_7,
    input uwire id_8,
    output wor id_9,
    input wire id_10,
    output wand id_11,
    input uwire id_12,
    input wire id_13,
    input supply0 id_14,
    input supply1 id_15,
    input tri id_16,
    output wand id_17,
    input uwire id_18,
    output tri1 id_19,
    input wire id_20,
    output supply1 id_21,
    input tri id_22,
    input supply0 id_23,
    input tri0 id_24
);
  wire id_26;
  logic id_27 = 1, id_28, id_29, id_30, id_31, id_32, id_33 = 1, id_34 = id_3;
  always_comb id_31 <= id_22 == id_32;
  wire id_35;
  module_0 modCall_1 (
      id_26,
      id_26,
      id_26,
      id_26,
      id_35
  );
endmodule
