0.6
2018.1
Apr  4 2018
19:30:32
D:/lolic/Documents/Thesis/Xilinx/hog_svm_fpga/hog_svm_fpga/sim/verilog/glbl.v,1522801934,systemVerilog,,,,glbl,C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
