\hypertarget{group__dspi__hal}{}\section{Dspi\+\_\+hal}
\label{group__dspi__hal}\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}}
\subsection*{Files}
\begin{DoxyCompactItemize}
\item 
file \hyperlink{fsl__dspi__hal_8h}{fsl\+\_\+dspi\+\_\+hal.\+h}
\end{DoxyCompactItemize}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structDspiDataFormatConfig}{Dspi\+Data\+Format\+Config}
\begin{DoxyCompactList}\small\item\em D\+S\+PI data format settings configuration structure. \end{DoxyCompactList}\item 
struct \hyperlink{structDspiSlaveConfig}{Dspi\+Slave\+Config}
\begin{DoxyCompactList}\small\item\em D\+S\+PI hardware configuration settings for slave mode. \end{DoxyCompactList}\item 
struct \hyperlink{structDspiBaudRateDivisors}{Dspi\+Baud\+Rate\+Divisors}
\begin{DoxyCompactList}\small\item\em D\+S\+PI baud rate divisors settings configuration structure. \end{DoxyCompactList}\item 
struct \hyperlink{structDspiCommandDataConfig}{Dspi\+Command\+Data\+Config}
\begin{DoxyCompactList}\small\item\em D\+S\+PI command and data configuration structure. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef enum \hyperlink{group__dspi__hal_ga06b41ab984bc03e6f1eb07988edcb3ea}{\+\_\+dspi\+\_\+status} \hyperlink{group__dspi__hal_ga22d7dd51eeb108e60311c4139d619e12}{dspi\+\_\+status\+\_\+t}\hypertarget{group__dspi__hal_ga22d7dd51eeb108e60311c4139d619e12}{}\label{group__dspi__hal_ga22d7dd51eeb108e60311c4139d619e12}

\begin{DoxyCompactList}\small\item\em Error codes for the D\+S\+PI driver. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__dspi__hal_ga22d5d3420ce510463f61e41cbe1d1410}{\+\_\+dspi\+\_\+master\+\_\+slave\+\_\+mode} \hyperlink{group__dspi__hal_gab8a31428154823fb3a47109f79f62269}{dspi\+\_\+master\+\_\+slave\+\_\+mode\+\_\+t}\hypertarget{group__dspi__hal_gab8a31428154823fb3a47109f79f62269}{}\label{group__dspi__hal_gab8a31428154823fb3a47109f79f62269}

\begin{DoxyCompactList}\small\item\em D\+S\+PI master or slave configuration. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__dspi__hal_ga8324f34ea4af085c11052288fc94983e}{\+\_\+dspi\+\_\+clock\+\_\+polarity} \hyperlink{group__dspi__hal_ga959b683effa08cff187f755506526745}{dspi\+\_\+clock\+\_\+polarity\+\_\+t}\hypertarget{group__dspi__hal_ga959b683effa08cff187f755506526745}{}\label{group__dspi__hal_ga959b683effa08cff187f755506526745}

\begin{DoxyCompactList}\small\item\em D\+S\+PI clock polarity configuration for a given C\+T\+AR. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__dspi__hal_ga648d70d13ec12505a80c423841f53510}{\+\_\+dspi\+\_\+clock\+\_\+phase} \hyperlink{group__dspi__hal_gace26aa668a9601c9d79bdd5205f37b14}{dspi\+\_\+clock\+\_\+phase\+\_\+t}\hypertarget{group__dspi__hal_gace26aa668a9601c9d79bdd5205f37b14}{}\label{group__dspi__hal_gace26aa668a9601c9d79bdd5205f37b14}

\begin{DoxyCompactList}\small\item\em D\+S\+PI clock phase configuration for a given C\+T\+AR. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__dspi__hal_gaf1134e11fc318e82a6c15882fdab2760}{\+\_\+dspi\+\_\+shift\+\_\+direction} \hyperlink{group__dspi__hal_ga536388ab9d8d1b88f7d112a83b769366}{dspi\+\_\+shift\+\_\+direction\+\_\+t}\hypertarget{group__dspi__hal_ga536388ab9d8d1b88f7d112a83b769366}{}\label{group__dspi__hal_ga536388ab9d8d1b88f7d112a83b769366}

\begin{DoxyCompactList}\small\item\em D\+S\+PI data shifter direction options for a given C\+T\+AR. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__dspi__hal_ga78060c4222b1affc8e41f937909ee999}{\+\_\+dspi\+\_\+ctar\+\_\+selection} \hyperlink{group__dspi__hal_ga8d2c04fe9fd119bdcc613f4c35095721}{dspi\+\_\+ctar\+\_\+selection\+\_\+t}\hypertarget{group__dspi__hal_ga8d2c04fe9fd119bdcc613f4c35095721}{}\label{group__dspi__hal_ga8d2c04fe9fd119bdcc613f4c35095721}

\begin{DoxyCompactList}\small\item\em D\+S\+PI Clock and Transfer Attributes Register (C\+T\+AR) selection. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__dspi__hal_ga1b2a1103a54ad51c35f2bdaa52ac7363}{\+\_\+dspi\+\_\+pcs\+\_\+polarity\+\_\+config} \hyperlink{group__dspi__hal_ga8e5abd30c155a0fa6cc651a6535e8aee}{dspi\+\_\+pcs\+\_\+polarity\+\_\+config\+\_\+t}\hypertarget{group__dspi__hal_ga8e5abd30c155a0fa6cc651a6535e8aee}{}\label{group__dspi__hal_ga8e5abd30c155a0fa6cc651a6535e8aee}

\begin{DoxyCompactList}\small\item\em D\+S\+PI Peripheral Chip Select (P\+CS) Polarity configuration. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__dspi__hal_ga738d1c33c04047440e86e29fabbbba94}{\+\_\+dspi\+\_\+which\+\_\+pcs\+\_\+config} \hyperlink{group__dspi__hal_ga5377cd155b68bf00351fff6e58230062}{dspi\+\_\+which\+\_\+pcs\+\_\+config\+\_\+t}\hypertarget{group__dspi__hal_ga5377cd155b68bf00351fff6e58230062}{}\label{group__dspi__hal_ga5377cd155b68bf00351fff6e58230062}

\begin{DoxyCompactList}\small\item\em D\+S\+PI Peripheral Chip Select (P\+CS) configuration (which P\+CS to configure) \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__dspi__hal_ga02a53597bff1469f0365b74ad7a20237}{\+\_\+dspi\+\_\+master\+\_\+sample\+\_\+point} \hyperlink{group__dspi__hal_gacbea989c0426eb1d297b286589e453d1}{dspi\+\_\+master\+\_\+sample\+\_\+point\+\_\+t}\hypertarget{group__dspi__hal_gacbea989c0426eb1d297b286589e453d1}{}\label{group__dspi__hal_gacbea989c0426eb1d297b286589e453d1}

\begin{DoxyCompactList}\small\item\em D\+S\+PI Sample Point\+: Controls when the D\+S\+PI master samples S\+IN in Modified Transfer Format. This field is valid only when C\+P\+HA bit in C\+T\+AR register is 0. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__dspi__hal_gae3f607745b9b2fa245188acbe25877f0}{\+\_\+dspi\+\_\+fifo} \hyperlink{group__dspi__hal_ga4b51d4ff135ca4cb541d18e20b2c0995}{dspi\+\_\+fifo\+\_\+t}\hypertarget{group__dspi__hal_ga4b51d4ff135ca4cb541d18e20b2c0995}{}\label{group__dspi__hal_ga4b51d4ff135ca4cb541d18e20b2c0995}

\begin{DoxyCompactList}\small\item\em D\+S\+PI F\+I\+FO selects. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__dspi__hal_gabf58af9938cec54ac95d73644f41e5f4}{\+\_\+dspi\+\_\+dma\+\_\+or\+\_\+int\+\_\+mode} \hyperlink{group__dspi__hal_ga8a47ddde41f47a45d797d000b6f5e6f8}{dspi\+\_\+dma\+\_\+or\+\_\+int\+\_\+mode\+\_\+t}\hypertarget{group__dspi__hal_ga8a47ddde41f47a45d797d000b6f5e6f8}{}\label{group__dspi__hal_ga8a47ddde41f47a45d797d000b6f5e6f8}

\begin{DoxyCompactList}\small\item\em D\+S\+PI Tx F\+I\+FO Fill and Rx F\+I\+FO Drain D\+MA or Interrupt configuration. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__dspi__hal_ga4ceea9e434ef062f9d1a9f34520143a3}{\+\_\+dspi\+\_\+status\+\_\+and\+\_\+interrupt\+\_\+request} \hyperlink{group__dspi__hal_ga59af3ccb7f04892167dc3ddf75cf2696}{dspi\+\_\+status\+\_\+and\+\_\+interrupt\+\_\+request\+\_\+t}\hypertarget{group__dspi__hal_ga59af3ccb7f04892167dc3ddf75cf2696}{}\label{group__dspi__hal_ga59af3ccb7f04892167dc3ddf75cf2696}

\begin{DoxyCompactList}\small\item\em D\+S\+PI status flags and interrupt request enable. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__dspi__hal_ga7840b2a1d0cefe7f4168ab8384ee0e99}{\+\_\+dspi\+\_\+fifo\+\_\+counter\+\_\+pointer} \hyperlink{group__dspi__hal_ga637a55caf13059a9b15922c74b1031fe}{dspi\+\_\+fifo\+\_\+counter\+\_\+pointer\+\_\+t}\hypertarget{group__dspi__hal_ga637a55caf13059a9b15922c74b1031fe}{}\label{group__dspi__hal_ga637a55caf13059a9b15922c74b1031fe}

\begin{DoxyCompactList}\small\item\em D\+S\+PI F\+I\+FO counter or pointer defines based on bit positions. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__dspi__hal_ga86dbb9c380b74c6654a44a73e90573f9}{\+\_\+dspi\+\_\+delay\+\_\+type} \hyperlink{group__dspi__hal_gaf817b2c70ff1e28088181cd418f4528b}{dspi\+\_\+delay\+\_\+type\+\_\+t}\hypertarget{group__dspi__hal_gaf817b2c70ff1e28088181cd418f4528b}{}\label{group__dspi__hal_gaf817b2c70ff1e28088181cd418f4528b}

\begin{DoxyCompactList}\small\item\em D\+S\+PI delay type selection. \end{DoxyCompactList}\item 
typedef struct \hyperlink{structDspiDataFormatConfig}{Dspi\+Data\+Format\+Config} \hyperlink{group__dspi__hal_ga0eeb6e5b9b331a951edcf24c269bdfcd}{dspi\+\_\+data\+\_\+format\+\_\+config\+\_\+t}
\begin{DoxyCompactList}\small\item\em D\+S\+PI data format settings configuration structure. \end{DoxyCompactList}\item 
typedef struct \hyperlink{structDspiSlaveConfig}{Dspi\+Slave\+Config} \hyperlink{group__dspi__hal_gad42506023f30bef1b75fbda14adc91c3}{dspi\+\_\+slave\+\_\+config\+\_\+t}
\begin{DoxyCompactList}\small\item\em D\+S\+PI hardware configuration settings for slave mode. \end{DoxyCompactList}\item 
typedef struct \hyperlink{structDspiBaudRateDivisors}{Dspi\+Baud\+Rate\+Divisors} \hyperlink{group__dspi__hal_ga6426ca15a4ec2fd17077db5a401737e5}{dspi\+\_\+baud\+\_\+rate\+\_\+divisors\+\_\+t}
\begin{DoxyCompactList}\small\item\em D\+S\+PI baud rate divisors settings configuration structure. \end{DoxyCompactList}\item 
typedef struct \hyperlink{structDspiCommandDataConfig}{Dspi\+Command\+Data\+Config} \hyperlink{group__dspi__hal_gaaf494c415fa4baf4998efa41992e85ce}{dspi\+\_\+command\+\_\+config\+\_\+t}
\begin{DoxyCompactList}\small\item\em D\+S\+PI command and data configuration structure. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{group__dspi__hal_ga06b41ab984bc03e6f1eb07988edcb3ea}{\+\_\+dspi\+\_\+status} \{ \\*
{\bfseries k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+Success} = 0, 
\hyperlink{group__dspi__hal_gga06b41ab984bc03e6f1eb07988edcb3eaa9e7142dae4811be5426a39b6ddb40c31}{k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+Slave\+Tx\+Underrun}, 
\hyperlink{group__dspi__hal_gga06b41ab984bc03e6f1eb07988edcb3eaaba716de1ad68e6351cd2d26d0985b2e6}{k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+Slave\+Rx\+Overrun}, 
\hyperlink{group__dspi__hal_gga06b41ab984bc03e6f1eb07988edcb3eaa2509eed6de02d7a5c463d3c7b8b68eef}{k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+Timeout}, 
\\*
\hyperlink{group__dspi__hal_gga06b41ab984bc03e6f1eb07988edcb3eaad5ecc8346da4119b8609c6bcb4c57e40}{k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+Busy}, 
\hyperlink{group__dspi__hal_gga06b41ab984bc03e6f1eb07988edcb3eaacec0b51b1aaabedb0343cdbb07754d01}{k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+No\+Transfer\+In\+Progress}, 
\hyperlink{group__dspi__hal_gga06b41ab984bc03e6f1eb07988edcb3eaa41231c8e5ed53006eaa1a49ed5a5a904}{k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+Invalid\+Bit\+Count}, 
\hyperlink{group__dspi__hal_gga06b41ab984bc03e6f1eb07988edcb3eaa6c53f1865e5e78c67f06ff1238b27fdc}{k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+Invalid\+Instance\+Number}, 
\\*
\hyperlink{group__dspi__hal_gga06b41ab984bc03e6f1eb07988edcb3eaac1713712f0410e28da008d714734a6bd}{k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+Out\+Of\+Range}
 \}\begin{DoxyCompactList}\small\item\em Error codes for the D\+S\+PI driver. \end{DoxyCompactList}
\item 
enum \hyperlink{group__dspi__hal_ga22d5d3420ce510463f61e41cbe1d1410}{\+\_\+dspi\+\_\+master\+\_\+slave\+\_\+mode} \{ \hyperlink{group__dspi__hal_gga22d5d3420ce510463f61e41cbe1d1410abf70091c32d55b88b5cdf4993fd252b6}{k\+Dspi\+Master} = 1, 
\hyperlink{group__dspi__hal_gga22d5d3420ce510463f61e41cbe1d1410aff050dc09b18c67f40105d176c787e0a}{k\+Dspi\+Slave} = 0
 \}\begin{DoxyCompactList}\small\item\em D\+S\+PI master or slave configuration. \end{DoxyCompactList}
\item 
enum \hyperlink{group__dspi__hal_ga8324f34ea4af085c11052288fc94983e}{\+\_\+dspi\+\_\+clock\+\_\+polarity} \{ \hyperlink{group__dspi__hal_gga8324f34ea4af085c11052288fc94983eafffdb6de18c3b46c509c406ac7230586}{k\+Dspi\+Clock\+Polarity\+\_\+\+Active\+High} = 0, 
\hyperlink{group__dspi__hal_gga8324f34ea4af085c11052288fc94983ea415b9652394fc6b7c50f5d5377426b13}{k\+Dspi\+Clock\+Polarity\+\_\+\+Active\+Low} = 1
 \}\begin{DoxyCompactList}\small\item\em D\+S\+PI clock polarity configuration for a given C\+T\+AR. \end{DoxyCompactList}
\item 
enum \hyperlink{group__dspi__hal_ga648d70d13ec12505a80c423841f53510}{\+\_\+dspi\+\_\+clock\+\_\+phase} \{ \hyperlink{group__dspi__hal_gga648d70d13ec12505a80c423841f53510ada723d5970a0b0a28d96a0e707cabd9c}{k\+Dspi\+Clock\+Phase\+\_\+\+First\+Edge} = 0, 
\hyperlink{group__dspi__hal_gga648d70d13ec12505a80c423841f53510a4f1c4fe8e246d3a87f60c99d214d8921}{k\+Dspi\+Clock\+Phase\+\_\+\+Second\+Edge} = 1
 \}\begin{DoxyCompactList}\small\item\em D\+S\+PI clock phase configuration for a given C\+T\+AR. \end{DoxyCompactList}
\item 
enum \hyperlink{group__dspi__hal_gaf1134e11fc318e82a6c15882fdab2760}{\+\_\+dspi\+\_\+shift\+\_\+direction} \{ \hyperlink{group__dspi__hal_ggaf1134e11fc318e82a6c15882fdab2760aed75ebb641f649ff0c4eb77d2624bcf2}{k\+Dspi\+Msb\+First} = 0, 
\hyperlink{group__dspi__hal_ggaf1134e11fc318e82a6c15882fdab2760a582f124b275827ec23b5e4a1a70b25a7}{k\+Dspi\+Lsb\+First} = 1
 \}\begin{DoxyCompactList}\small\item\em D\+S\+PI data shifter direction options for a given C\+T\+AR. \end{DoxyCompactList}
\item 
enum \hyperlink{group__dspi__hal_ga78060c4222b1affc8e41f937909ee999}{\+\_\+dspi\+\_\+ctar\+\_\+selection} \{ \hyperlink{group__dspi__hal_gga78060c4222b1affc8e41f937909ee999a21d94da5d7c4e6134907fad358147b35}{k\+Dspi\+Ctar0} = 0, 
\hyperlink{group__dspi__hal_gga78060c4222b1affc8e41f937909ee999a46f7fb3102bd17be1feeec4ef83f9573}{k\+Dspi\+Ctar1} = 1
 \}\begin{DoxyCompactList}\small\item\em D\+S\+PI Clock and Transfer Attributes Register (C\+T\+AR) selection. \end{DoxyCompactList}
\item 
enum \hyperlink{group__dspi__hal_ga1b2a1103a54ad51c35f2bdaa52ac7363}{\+\_\+dspi\+\_\+pcs\+\_\+polarity\+\_\+config} \{ \hyperlink{group__dspi__hal_gga1b2a1103a54ad51c35f2bdaa52ac7363ac82558209fcd03cfcff410f43ccd13df}{k\+Dspi\+Pcs\+\_\+\+Active\+High} = 0, 
\hyperlink{group__dspi__hal_gga1b2a1103a54ad51c35f2bdaa52ac7363af89a174f7da2c2d1dd94eaee5f451ac7}{k\+Dspi\+Pcs\+\_\+\+Active\+Low} = 1
 \}\begin{DoxyCompactList}\small\item\em D\+S\+PI Peripheral Chip Select (P\+CS) Polarity configuration. \end{DoxyCompactList}
\item 
enum \hyperlink{group__dspi__hal_ga738d1c33c04047440e86e29fabbbba94}{\+\_\+dspi\+\_\+which\+\_\+pcs\+\_\+config} \{ \\*
\hyperlink{group__dspi__hal_gga738d1c33c04047440e86e29fabbbba94abf98b398d467bec5ce1332e7769b9c97}{k\+Dspi\+Pcs0} = 1 $<$$<$ 0, 
\hyperlink{group__dspi__hal_gga738d1c33c04047440e86e29fabbbba94aae6b37fc82d8d2b7425b85dd63172acf}{k\+Dspi\+Pcs1} = 1 $<$$<$ 1, 
\hyperlink{group__dspi__hal_gga738d1c33c04047440e86e29fabbbba94aa57c28d2307f3a08d2ca37fede94704b}{k\+Dspi\+Pcs2} = 1 $<$$<$ 2, 
\hyperlink{group__dspi__hal_gga738d1c33c04047440e86e29fabbbba94a009e764ff551a29673559bdf51e68b37}{k\+Dspi\+Pcs3} = 1 $<$$<$ 3, 
\\*
\hyperlink{group__dspi__hal_gga738d1c33c04047440e86e29fabbbba94a68dbb918dfd1398b2b161142e99a2b76}{k\+Dspi\+Pcs4} = 1 $<$$<$ 4, 
\hyperlink{group__dspi__hal_gga738d1c33c04047440e86e29fabbbba94a4fa2a14f449a06e76693a89b6861157c}{k\+Dspi\+Pcs5} = 1 $<$$<$ 5
 \}\begin{DoxyCompactList}\small\item\em D\+S\+PI Peripheral Chip Select (P\+CS) configuration (which P\+CS to configure) \end{DoxyCompactList}
\item 
enum \hyperlink{group__dspi__hal_ga02a53597bff1469f0365b74ad7a20237}{\+\_\+dspi\+\_\+master\+\_\+sample\+\_\+point} \{ \hyperlink{group__dspi__hal_gga02a53597bff1469f0365b74ad7a20237a6031fe2cc4a3f05a525ed515736fe8fc}{k\+Dspi\+Sck\+To\+Sin\+\_\+0\+Clock} = 0, 
\hyperlink{group__dspi__hal_gga02a53597bff1469f0365b74ad7a20237a369e0c0de897725cc26ecbe774c52cea}{k\+Dspi\+Sck\+To\+Sin\+\_\+1\+Clock} = 1, 
\hyperlink{group__dspi__hal_gga02a53597bff1469f0365b74ad7a20237a22ba66b2d6cfc7ab9e75415894aa457d}{k\+Dspi\+Sck\+To\+Sin\+\_\+2\+Clock} = 2
 \}\begin{DoxyCompactList}\small\item\em D\+S\+PI Sample Point\+: Controls when the D\+S\+PI master samples S\+IN in Modified Transfer Format. This field is valid only when C\+P\+HA bit in C\+T\+AR register is 0. \end{DoxyCompactList}
\item 
enum \hyperlink{group__dspi__hal_gae3f607745b9b2fa245188acbe25877f0}{\+\_\+dspi\+\_\+fifo} \{ \hyperlink{group__dspi__hal_ggae3f607745b9b2fa245188acbe25877f0a1bc4ddf8090ce2f77222df8b019b77de}{k\+Dspi\+Tx\+Fifo} = 0, 
\hyperlink{group__dspi__hal_ggae3f607745b9b2fa245188acbe25877f0a17a12e128e1f01f8024a4de10e7e09d5}{k\+Dspi\+Rx\+Fifo} = 1
 \}\begin{DoxyCompactList}\small\item\em D\+S\+PI F\+I\+FO selects. \end{DoxyCompactList}
\item 
enum \hyperlink{group__dspi__hal_gabf58af9938cec54ac95d73644f41e5f4}{\+\_\+dspi\+\_\+dma\+\_\+or\+\_\+int\+\_\+mode} \{ \hyperlink{group__dspi__hal_ggabf58af9938cec54ac95d73644f41e5f4ae6f189b379c53dc2ddc1ac1b509dae9e}{k\+Dspi\+Generate\+Int\+Req} = 0, 
\hyperlink{group__dspi__hal_ggabf58af9938cec54ac95d73644f41e5f4a3bb79d3c56c6110432d38dddef054344}{k\+Dspi\+Generate\+Dma\+Req} = 1
 \}\begin{DoxyCompactList}\small\item\em D\+S\+PI Tx F\+I\+FO Fill and Rx F\+I\+FO Drain D\+MA or Interrupt configuration. \end{DoxyCompactList}
\item 
enum \hyperlink{group__dspi__hal_ga4ceea9e434ef062f9d1a9f34520143a3}{\+\_\+dspi\+\_\+status\+\_\+and\+\_\+interrupt\+\_\+request} \{ \\*
\hyperlink{group__dspi__hal_gga4ceea9e434ef062f9d1a9f34520143a3a1250abd2c9532ec9024d4e4589b15c4e}{k\+Dspi\+Tx\+Complete} = B\+P\+\_\+\+S\+P\+I\+\_\+\+R\+S\+E\+R\+\_\+\+T\+C\+F\+\_\+\+RE, 
\hyperlink{group__dspi__hal_gga4ceea9e434ef062f9d1a9f34520143a3a76ae26ce982dc760f34d43ef77aff4df}{k\+Dspi\+Tx\+And\+Rx\+Status} = B\+P\+\_\+\+S\+P\+I\+\_\+\+S\+R\+\_\+\+T\+X\+R\+XS, 
\hyperlink{group__dspi__hal_gga4ceea9e434ef062f9d1a9f34520143a3ae26e3bb587466c7075af063a5a342b68}{k\+Dspi\+End\+Of\+Queue} = B\+P\+\_\+\+S\+P\+I\+\_\+\+R\+S\+E\+R\+\_\+\+E\+O\+Q\+F\+\_\+\+RE, 
\hyperlink{group__dspi__hal_gga4ceea9e434ef062f9d1a9f34520143a3a9e1094f02be24573437b71f3c64a78cd}{k\+Dspi\+Tx\+Fifo\+Underflow} = B\+P\+\_\+\+S\+P\+I\+\_\+\+R\+S\+E\+R\+\_\+\+T\+F\+U\+F\+\_\+\+RE, 
\\*
\hyperlink{group__dspi__hal_gga4ceea9e434ef062f9d1a9f34520143a3ac47470dc6b1cd08d73107f4aedb1ffb0}{k\+Dspi\+Tx\+Fifo\+Fill\+Request} = B\+P\+\_\+\+S\+P\+I\+\_\+\+R\+S\+E\+R\+\_\+\+T\+F\+F\+F\+\_\+\+RE, 
\hyperlink{group__dspi__hal_gga4ceea9e434ef062f9d1a9f34520143a3add17f34827e8e5921d4c121569534239}{k\+Dspi\+Rx\+Fifo\+Overflow} = B\+P\+\_\+\+S\+P\+I\+\_\+\+R\+S\+E\+R\+\_\+\+R\+F\+O\+F\+\_\+\+RE, 
\hyperlink{group__dspi__hal_gga4ceea9e434ef062f9d1a9f34520143a3a573f7989c51c8a6fe6a48dd6388b32d1}{k\+Dspi\+Rx\+Fifo\+Drain\+Request} = B\+P\+\_\+\+S\+P\+I\+\_\+\+R\+S\+E\+R\+\_\+\+R\+F\+D\+F\+\_\+\+RE
 \}\begin{DoxyCompactList}\small\item\em D\+S\+PI status flags and interrupt request enable. \end{DoxyCompactList}
\item 
enum \hyperlink{group__dspi__hal_ga7840b2a1d0cefe7f4168ab8384ee0e99}{\+\_\+dspi\+\_\+fifo\+\_\+counter\+\_\+pointer} \{ \hyperlink{group__dspi__hal_gga7840b2a1d0cefe7f4168ab8384ee0e99ac6931fb9e3b476e6fd89401b83ac3067}{k\+Dspi\+Rx\+Fifo\+Pointer} = B\+P\+\_\+\+S\+P\+I\+\_\+\+S\+R\+\_\+\+P\+O\+P\+N\+X\+T\+P\+TR, 
\hyperlink{group__dspi__hal_gga7840b2a1d0cefe7f4168ab8384ee0e99acf7633495ed23f4216d761ae1be426a3}{k\+Dspi\+Rx\+Fifo\+Counter} = B\+P\+\_\+\+S\+P\+I\+\_\+\+S\+R\+\_\+\+R\+X\+C\+TR, 
\hyperlink{group__dspi__hal_gga7840b2a1d0cefe7f4168ab8384ee0e99ae0c9617e48e3fb684e9358ada3925af3}{k\+Dspi\+Tx\+Fifo\+Pointer} = B\+P\+\_\+\+S\+P\+I\+\_\+\+S\+R\+\_\+\+T\+X\+N\+X\+T\+P\+TR, 
\hyperlink{group__dspi__hal_gga7840b2a1d0cefe7f4168ab8384ee0e99a4f5aa8b944ed48d343f58caf405d4b2c}{k\+Dspi\+Tx\+Fifo\+Counter} = B\+P\+\_\+\+S\+P\+I\+\_\+\+S\+R\+\_\+\+T\+X\+C\+TR
 \}\begin{DoxyCompactList}\small\item\em D\+S\+PI F\+I\+FO counter or pointer defines based on bit positions. \end{DoxyCompactList}
\item 
enum \hyperlink{group__dspi__hal_ga86dbb9c380b74c6654a44a73e90573f9}{\+\_\+dspi\+\_\+delay\+\_\+type} \{ \hyperlink{group__dspi__hal_gga86dbb9c380b74c6654a44a73e90573f9a1b1297e9388df6c83b58ca3bbb3cb267}{k\+Dspi\+Pcs\+To\+Sck} = 1, 
\hyperlink{group__dspi__hal_gga86dbb9c380b74c6654a44a73e90573f9ae7abf34372d1fd3044103519f52865c8}{k\+Dspi\+Last\+Sck\+To\+Pcs} = 2, 
\hyperlink{group__dspi__hal_gga86dbb9c380b74c6654a44a73e90573f9a0993c646e3ceed8b6a36ae347592813f}{k\+Dspi\+After\+Transfer} = 3
 \}\begin{DoxyCompactList}\small\item\em D\+S\+PI delay type selection. \end{DoxyCompactList}
\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
const uint32\+\_\+t {\bfseries spi\+\_\+base\+\_\+addr} \mbox{[}$\,$\mbox{]}\hypertarget{group__dspi__hal_ga6bd24631b7048622d7cfb8583755a506}{}\label{group__dspi__hal_ga6bd24631b7048622d7cfb8583755a506}

\end{DoxyCompactItemize}
\subsection*{Configuration}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group__dspi__hal_gacd6eeaedf410e9e1f41b5b33649e2f53}{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Init} (uint32\+\_\+t base\+Addr)
\begin{DoxyCompactList}\small\item\em Restores the D\+S\+PI to reset the configuration. \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group__dspi__hal_ga3884240ccf644a9e72baa9bddaf879a9}{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Baud\+Rate} (uint32\+\_\+t base\+Addr, \hyperlink{group__dspi__hal_ga8d2c04fe9fd119bdcc613f4c35095721}{dspi\+\_\+ctar\+\_\+selection\+\_\+t} which\+Ctar, uint32\+\_\+t bits\+Per\+Sec, uint32\+\_\+t source\+Clock\+In\+Hz)
\begin{DoxyCompactList}\small\item\em Sets the D\+S\+PI baud rate in bits per second. \end{DoxyCompactList}\item 
void \hyperlink{group__dspi__hal_ga50dd7a2c010f8075d8781a5f11840687}{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Baud\+Divisors} (uint32\+\_\+t base\+Addr, \hyperlink{group__dspi__hal_ga8d2c04fe9fd119bdcc613f4c35095721}{dspi\+\_\+ctar\+\_\+selection\+\_\+t} which\+Ctar, const \hyperlink{group__dspi__hal_ga6426ca15a4ec2fd17077db5a401737e5}{dspi\+\_\+baud\+\_\+rate\+\_\+divisors\+\_\+t} $\ast$divisors)
\begin{DoxyCompactList}\small\item\em Configures the baud rate divisors manually. \end{DoxyCompactList}\item 
void \hyperlink{group__dspi__hal_ga6204761965cfc6d7ad5fe88ff4529162}{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Pcs\+Polarity\+Mode} (uint32\+\_\+t base\+Addr, \hyperlink{group__dspi__hal_ga5377cd155b68bf00351fff6e58230062}{dspi\+\_\+which\+\_\+pcs\+\_\+config\+\_\+t} pcs, \hyperlink{group__dspi__hal_ga8e5abd30c155a0fa6cc651a6535e8aee}{dspi\+\_\+pcs\+\_\+polarity\+\_\+config\+\_\+t} active\+Low\+Or\+High)
\begin{DoxyCompactList}\small\item\em Configures the D\+S\+PI peripheral chip select polarity. \end{DoxyCompactList}\item 
void \hyperlink{group__dspi__hal_ga83363cb5c1c771b1dadfbb4e6a5b84f9}{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Fifo\+Cmd} (uint32\+\_\+t base\+Addr, bool enable\+Tx\+Fifo, bool enable\+Rx\+Fifo)
\begin{DoxyCompactList}\small\item\em Enables (or disables) the D\+S\+PI F\+I\+F\+Os. \end{DoxyCompactList}\item 
void \hyperlink{group__dspi__hal_ga4cc1d890bdeca0e0dd2b289d124e78b5}{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Flush\+Fifo\+Cmd} (uint32\+\_\+t base\+Addr, bool enable\+Flush\+Tx\+Fifo, bool enable\+Flush\+Rx\+Fifo)
\begin{DoxyCompactList}\small\item\em Flushes the D\+S\+PI F\+I\+F\+Os. \end{DoxyCompactList}\item 
\hyperlink{group__dspi__hal_ga22d7dd51eeb108e60311c4139d619e12}{dspi\+\_\+status\+\_\+t} \hyperlink{group__dspi__hal_ga349aed7131a754766b0375ba2028daf9}{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Data\+Format} (uint32\+\_\+t base\+Addr, \hyperlink{group__dspi__hal_ga8d2c04fe9fd119bdcc613f4c35095721}{dspi\+\_\+ctar\+\_\+selection\+\_\+t} which\+Ctar, const \hyperlink{group__dspi__hal_ga0eeb6e5b9b331a951edcf24c269bdfcd}{dspi\+\_\+data\+\_\+format\+\_\+config\+\_\+t} $\ast$config)
\begin{DoxyCompactList}\small\item\em Configures the data format for a particular C\+T\+AR. \end{DoxyCompactList}\item 
void \hyperlink{group__dspi__hal_ga777d6d624b0d638b3ec3e4532e26e2ad}{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Delay} (uint32\+\_\+t base\+Addr, \hyperlink{group__dspi__hal_ga8d2c04fe9fd119bdcc613f4c35095721}{dspi\+\_\+ctar\+\_\+selection\+\_\+t} which\+Ctar, uint32\+\_\+t prescaler, uint32\+\_\+t scaler, \hyperlink{group__dspi__hal_gaf817b2c70ff1e28088181cd418f4528b}{dspi\+\_\+delay\+\_\+type\+\_\+t} which\+Delay)
\begin{DoxyCompactList}\small\item\em Manually configures the delay prescaler and scaler for a particular C\+T\+AR. \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group__dspi__hal_ga93d0ac8aa458b6cce74efd6d7eb7f3c7}{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Calculate\+Delay} (uint32\+\_\+t base\+Addr, \hyperlink{group__dspi__hal_ga8d2c04fe9fd119bdcc613f4c35095721}{dspi\+\_\+ctar\+\_\+selection\+\_\+t} which\+Ctar, \hyperlink{group__dspi__hal_gaf817b2c70ff1e28088181cd418f4528b}{dspi\+\_\+delay\+\_\+type\+\_\+t} which\+Delay, uint32\+\_\+t source\+Clock\+In\+Hz, uint32\+\_\+t delay\+In\+Nano\+Sec)
\begin{DoxyCompactList}\small\item\em Calculates the delay prescaler and scaler based on the desired delay input in nanoseconds. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Interrupts}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group__dspi__hal_ga39e1c8668d664e897a0eba1efa99a79b}{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Tx\+Fifo\+Fill\+Dma\+Int\+Mode} (uint32\+\_\+t base\+Addr, \hyperlink{group__dspi__hal_ga8a47ddde41f47a45d797d000b6f5e6f8}{dspi\+\_\+dma\+\_\+or\+\_\+int\+\_\+mode\+\_\+t} mode, bool enable)
\begin{DoxyCompactList}\small\item\em Configures the D\+S\+PI Tx F\+I\+FO fill request to generate D\+MA or interrupt requests. \end{DoxyCompactList}\item 
void \hyperlink{group__dspi__hal_ga3ae755726cfcdb0e1b1dd97124ddf70c}{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Rx\+Fifo\+Drain\+Dma\+Int\+Mode} (uint32\+\_\+t base\+Addr, \hyperlink{group__dspi__hal_ga8a47ddde41f47a45d797d000b6f5e6f8}{dspi\+\_\+dma\+\_\+or\+\_\+int\+\_\+mode\+\_\+t} mode, bool enable)
\begin{DoxyCompactList}\small\item\em Configures the D\+S\+PI Rx F\+I\+FO Drain request to generate D\+MA or interrupt requests. \end{DoxyCompactList}\item 
void \hyperlink{group__dspi__hal_ga33301419ad92394cc238fc4ae5c020b9}{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Int\+Mode} (uint32\+\_\+t base\+Addr, \hyperlink{group__dspi__hal_ga59af3ccb7f04892167dc3ddf75cf2696}{dspi\+\_\+status\+\_\+and\+\_\+interrupt\+\_\+request\+\_\+t} interrupt\+Src, bool enable)
\begin{DoxyCompactList}\small\item\em Configures the D\+S\+PI interrupts. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Data transfer}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group__dspi__hal_gab0c96db580d27200d4afc44383f52d73}{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Write\+Data\+Mastermode} (uint32\+\_\+t base\+Addr, \hyperlink{group__dspi__hal_gaaf494c415fa4baf4998efa41992e85ce}{dspi\+\_\+command\+\_\+config\+\_\+t} $\ast$command, uint16\+\_\+t data)
\begin{DoxyCompactList}\small\item\em Writes data into the data buffer, master mode. \end{DoxyCompactList}\item 
void \hyperlink{group__dspi__hal_ga59b29aae7daf75de09c4a8e6b637bd7c}{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Write\+Data\+Mastermode\+Blocking} (uint32\+\_\+t base\+Addr, \hyperlink{group__dspi__hal_gaaf494c415fa4baf4998efa41992e85ce}{dspi\+\_\+command\+\_\+config\+\_\+t} $\ast$command, uint16\+\_\+t data)
\begin{DoxyCompactList}\small\item\em Writes data into the data buffer, master mode and waits till complete to return. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Debug}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{group__dspi__hal_ga524e117873f9f93c2118f0175b9f6cc5}{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Get\+Fifo\+Data} (uint32\+\_\+t base\+Addr, \hyperlink{group__dspi__hal_ga4b51d4ff135ca4cb541d18e20b2c0995}{dspi\+\_\+fifo\+\_\+t} which\+Fifo, uint32\+\_\+t which\+Fifo\+Entry)
\begin{DoxyCompactList}\small\item\em Reads F\+I\+FO registers for debug purposes. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Typedef Documentation}
\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!dspi\+\_\+baud\+\_\+rate\+\_\+divisors\+\_\+t@{dspi\+\_\+baud\+\_\+rate\+\_\+divisors\+\_\+t}}
\index{dspi\+\_\+baud\+\_\+rate\+\_\+divisors\+\_\+t@{dspi\+\_\+baud\+\_\+rate\+\_\+divisors\+\_\+t}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}
\subsubsection[{\texorpdfstring{dspi\+\_\+baud\+\_\+rate\+\_\+divisors\+\_\+t}{dspi_baud_rate_divisors_t}}]{\setlength{\rightskip}{0pt plus 5cm}typedef struct {\bf Dspi\+Baud\+Rate\+Divisors}  {\bf dspi\+\_\+baud\+\_\+rate\+\_\+divisors\+\_\+t}}\hypertarget{group__dspi__hal_ga6426ca15a4ec2fd17077db5a401737e5}{}\label{group__dspi__hal_ga6426ca15a4ec2fd17077db5a401737e5}


D\+S\+PI baud rate divisors settings configuration structure. 

Note\+: These settings are relevant only in master mode. This structure contains the baud rate divisor settings, which provides the user with the option to explicitly set these baud rate divisors. In addition, the user must also set the C\+T\+A\+Rn register with the divisor settings. \index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!dspi\+\_\+command\+\_\+config\+\_\+t@{dspi\+\_\+command\+\_\+config\+\_\+t}}
\index{dspi\+\_\+command\+\_\+config\+\_\+t@{dspi\+\_\+command\+\_\+config\+\_\+t}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}
\subsubsection[{\texorpdfstring{dspi\+\_\+command\+\_\+config\+\_\+t}{dspi_command_config_t}}]{\setlength{\rightskip}{0pt plus 5cm}typedef struct {\bf Dspi\+Command\+Data\+Config}  {\bf dspi\+\_\+command\+\_\+config\+\_\+t}}\hypertarget{group__dspi__hal_gaaf494c415fa4baf4998efa41992e85ce}{}\label{group__dspi__hal_gaaf494c415fa4baf4998efa41992e85ce}


D\+S\+PI command and data configuration structure. 

Note\+: This structure is used with the P\+U\+S\+HR register, which provides the means to write to the Tx F\+I\+FO. Data written to this register is transferred to the Tx F\+I\+FO. Eight or sixteen-\/bit write accesses to the P\+U\+S\+HR transfer all 32 register bits to the Tx F\+I\+FO. The register structure is different in master and slave modes. In master mode, the register provides 16-\/bit command and 16-\/bit data to the Tx F\+I\+FO. In slave mode all 32 register bits can be used as data, supporting up to 32-\/bit S\+PI frame operation. \index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!dspi\+\_\+data\+\_\+format\+\_\+config\+\_\+t@{dspi\+\_\+data\+\_\+format\+\_\+config\+\_\+t}}
\index{dspi\+\_\+data\+\_\+format\+\_\+config\+\_\+t@{dspi\+\_\+data\+\_\+format\+\_\+config\+\_\+t}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}
\subsubsection[{\texorpdfstring{dspi\+\_\+data\+\_\+format\+\_\+config\+\_\+t}{dspi_data_format_config_t}}]{\setlength{\rightskip}{0pt plus 5cm}typedef struct {\bf Dspi\+Data\+Format\+Config}  {\bf dspi\+\_\+data\+\_\+format\+\_\+config\+\_\+t}}\hypertarget{group__dspi__hal_ga0eeb6e5b9b331a951edcf24c269bdfcd}{}\label{group__dspi__hal_ga0eeb6e5b9b331a951edcf24c269bdfcd}


D\+S\+PI data format settings configuration structure. 

This structure contains the data format settings. These settings apply to a specific C\+T\+A\+Rn register, which the user must provide in this structure. \index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!dspi\+\_\+slave\+\_\+config\+\_\+t@{dspi\+\_\+slave\+\_\+config\+\_\+t}}
\index{dspi\+\_\+slave\+\_\+config\+\_\+t@{dspi\+\_\+slave\+\_\+config\+\_\+t}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}
\subsubsection[{\texorpdfstring{dspi\+\_\+slave\+\_\+config\+\_\+t}{dspi_slave_config_t}}]{\setlength{\rightskip}{0pt plus 5cm}typedef struct {\bf Dspi\+Slave\+Config}  {\bf dspi\+\_\+slave\+\_\+config\+\_\+t}}\hypertarget{group__dspi__hal_gad42506023f30bef1b75fbda14adc91c3}{}\label{group__dspi__hal_gad42506023f30bef1b75fbda14adc91c3}


D\+S\+PI hardware configuration settings for slave mode. 

Use an instance of this structure with the D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Slave\+Init() to configure the most common settings of the D\+S\+PI peripheral in slave mode with a single function call. 

\subsection{Enumeration Type Documentation}
\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!\+\_\+dspi\+\_\+clock\+\_\+phase@{\+\_\+dspi\+\_\+clock\+\_\+phase}}
\index{\+\_\+dspi\+\_\+clock\+\_\+phase@{\+\_\+dspi\+\_\+clock\+\_\+phase}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}
\subsubsection[{\texorpdfstring{\+\_\+dspi\+\_\+clock\+\_\+phase}{_dspi_clock_phase}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+dspi\+\_\+clock\+\_\+phase}}\hypertarget{group__dspi__hal_ga648d70d13ec12505a80c423841f53510}{}\label{group__dspi__hal_ga648d70d13ec12505a80c423841f53510}


D\+S\+PI clock phase configuration for a given C\+T\+AR. 

\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{k\+Dspi\+Clock\+Phase\+\_\+\+First\+Edge@{k\+Dspi\+Clock\+Phase\+\_\+\+First\+Edge}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!k\+Dspi\+Clock\+Phase\+\_\+\+First\+Edge@{k\+Dspi\+Clock\+Phase\+\_\+\+First\+Edge}}\item[{\em 
k\+Dspi\+Clock\+Phase\+\_\+\+First\+Edge\hypertarget{group__dspi__hal_gga648d70d13ec12505a80c423841f53510ada723d5970a0b0a28d96a0e707cabd9c}{}\label{group__dspi__hal_gga648d70d13ec12505a80c423841f53510ada723d5970a0b0a28d96a0e707cabd9c}
}]Data is captured on the leading edge of the S\+CK and changed on the following edge. \index{k\+Dspi\+Clock\+Phase\+\_\+\+Second\+Edge@{k\+Dspi\+Clock\+Phase\+\_\+\+Second\+Edge}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!k\+Dspi\+Clock\+Phase\+\_\+\+Second\+Edge@{k\+Dspi\+Clock\+Phase\+\_\+\+Second\+Edge}}\item[{\em 
k\+Dspi\+Clock\+Phase\+\_\+\+Second\+Edge\hypertarget{group__dspi__hal_gga648d70d13ec12505a80c423841f53510a4f1c4fe8e246d3a87f60c99d214d8921}{}\label{group__dspi__hal_gga648d70d13ec12505a80c423841f53510a4f1c4fe8e246d3a87f60c99d214d8921}
}]Data is changed on the leading edge of the S\+CK and captured on the following edge. \end{description}
\end{Desc}
\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!\+\_\+dspi\+\_\+clock\+\_\+polarity@{\+\_\+dspi\+\_\+clock\+\_\+polarity}}
\index{\+\_\+dspi\+\_\+clock\+\_\+polarity@{\+\_\+dspi\+\_\+clock\+\_\+polarity}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}
\subsubsection[{\texorpdfstring{\+\_\+dspi\+\_\+clock\+\_\+polarity}{_dspi_clock_polarity}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+dspi\+\_\+clock\+\_\+polarity}}\hypertarget{group__dspi__hal_ga8324f34ea4af085c11052288fc94983e}{}\label{group__dspi__hal_ga8324f34ea4af085c11052288fc94983e}


D\+S\+PI clock polarity configuration for a given C\+T\+AR. 

\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{k\+Dspi\+Clock\+Polarity\+\_\+\+Active\+High@{k\+Dspi\+Clock\+Polarity\+\_\+\+Active\+High}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!k\+Dspi\+Clock\+Polarity\+\_\+\+Active\+High@{k\+Dspi\+Clock\+Polarity\+\_\+\+Active\+High}}\item[{\em 
k\+Dspi\+Clock\+Polarity\+\_\+\+Active\+High\hypertarget{group__dspi__hal_gga8324f34ea4af085c11052288fc94983eafffdb6de18c3b46c509c406ac7230586}{}\label{group__dspi__hal_gga8324f34ea4af085c11052288fc94983eafffdb6de18c3b46c509c406ac7230586}
}]Active-\/high D\+S\+PI clock (idles low) \index{k\+Dspi\+Clock\+Polarity\+\_\+\+Active\+Low@{k\+Dspi\+Clock\+Polarity\+\_\+\+Active\+Low}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!k\+Dspi\+Clock\+Polarity\+\_\+\+Active\+Low@{k\+Dspi\+Clock\+Polarity\+\_\+\+Active\+Low}}\item[{\em 
k\+Dspi\+Clock\+Polarity\+\_\+\+Active\+Low\hypertarget{group__dspi__hal_gga8324f34ea4af085c11052288fc94983ea415b9652394fc6b7c50f5d5377426b13}{}\label{group__dspi__hal_gga8324f34ea4af085c11052288fc94983ea415b9652394fc6b7c50f5d5377426b13}
}]Active-\/low D\+S\+PI clock (idles high) \end{description}
\end{Desc}
\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!\+\_\+dspi\+\_\+ctar\+\_\+selection@{\+\_\+dspi\+\_\+ctar\+\_\+selection}}
\index{\+\_\+dspi\+\_\+ctar\+\_\+selection@{\+\_\+dspi\+\_\+ctar\+\_\+selection}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}
\subsubsection[{\texorpdfstring{\+\_\+dspi\+\_\+ctar\+\_\+selection}{_dspi_ctar_selection}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+dspi\+\_\+ctar\+\_\+selection}}\hypertarget{group__dspi__hal_ga78060c4222b1affc8e41f937909ee999}{}\label{group__dspi__hal_ga78060c4222b1affc8e41f937909ee999}


D\+S\+PI Clock and Transfer Attributes Register (C\+T\+AR) selection. 

\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{k\+Dspi\+Ctar0@{k\+Dspi\+Ctar0}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!k\+Dspi\+Ctar0@{k\+Dspi\+Ctar0}}\item[{\em 
k\+Dspi\+Ctar0\hypertarget{group__dspi__hal_gga78060c4222b1affc8e41f937909ee999a21d94da5d7c4e6134907fad358147b35}{}\label{group__dspi__hal_gga78060c4222b1affc8e41f937909ee999a21d94da5d7c4e6134907fad358147b35}
}]C\+T\+A\+R0 selection option for master or slave mode \index{k\+Dspi\+Ctar1@{k\+Dspi\+Ctar1}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!k\+Dspi\+Ctar1@{k\+Dspi\+Ctar1}}\item[{\em 
k\+Dspi\+Ctar1\hypertarget{group__dspi__hal_gga78060c4222b1affc8e41f937909ee999a46f7fb3102bd17be1feeec4ef83f9573}{}\label{group__dspi__hal_gga78060c4222b1affc8e41f937909ee999a46f7fb3102bd17be1feeec4ef83f9573}
}]C\+T\+A\+R1 selection option for master mode only \end{description}
\end{Desc}
\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!\+\_\+dspi\+\_\+delay\+\_\+type@{\+\_\+dspi\+\_\+delay\+\_\+type}}
\index{\+\_\+dspi\+\_\+delay\+\_\+type@{\+\_\+dspi\+\_\+delay\+\_\+type}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}
\subsubsection[{\texorpdfstring{\+\_\+dspi\+\_\+delay\+\_\+type}{_dspi_delay_type}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+dspi\+\_\+delay\+\_\+type}}\hypertarget{group__dspi__hal_ga86dbb9c380b74c6654a44a73e90573f9}{}\label{group__dspi__hal_ga86dbb9c380b74c6654a44a73e90573f9}


D\+S\+PI delay type selection. 

\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{k\+Dspi\+Pcs\+To\+Sck@{k\+Dspi\+Pcs\+To\+Sck}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!k\+Dspi\+Pcs\+To\+Sck@{k\+Dspi\+Pcs\+To\+Sck}}\item[{\em 
k\+Dspi\+Pcs\+To\+Sck\hypertarget{group__dspi__hal_gga86dbb9c380b74c6654a44a73e90573f9a1b1297e9388df6c83b58ca3bbb3cb267}{}\label{group__dspi__hal_gga86dbb9c380b74c6654a44a73e90573f9a1b1297e9388df6c83b58ca3bbb3cb267}
}]P\+C\+S-\/to-\/\+S\+CK delay \index{k\+Dspi\+Last\+Sck\+To\+Pcs@{k\+Dspi\+Last\+Sck\+To\+Pcs}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!k\+Dspi\+Last\+Sck\+To\+Pcs@{k\+Dspi\+Last\+Sck\+To\+Pcs}}\item[{\em 
k\+Dspi\+Last\+Sck\+To\+Pcs\hypertarget{group__dspi__hal_gga86dbb9c380b74c6654a44a73e90573f9ae7abf34372d1fd3044103519f52865c8}{}\label{group__dspi__hal_gga86dbb9c380b74c6654a44a73e90573f9ae7abf34372d1fd3044103519f52865c8}
}]Last S\+CK edge to P\+CS delay \index{k\+Dspi\+After\+Transfer@{k\+Dspi\+After\+Transfer}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!k\+Dspi\+After\+Transfer@{k\+Dspi\+After\+Transfer}}\item[{\em 
k\+Dspi\+After\+Transfer\hypertarget{group__dspi__hal_gga86dbb9c380b74c6654a44a73e90573f9a0993c646e3ceed8b6a36ae347592813f}{}\label{group__dspi__hal_gga86dbb9c380b74c6654a44a73e90573f9a0993c646e3ceed8b6a36ae347592813f}
}]Delay between transfers \end{description}
\end{Desc}
\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!\+\_\+dspi\+\_\+dma\+\_\+or\+\_\+int\+\_\+mode@{\+\_\+dspi\+\_\+dma\+\_\+or\+\_\+int\+\_\+mode}}
\index{\+\_\+dspi\+\_\+dma\+\_\+or\+\_\+int\+\_\+mode@{\+\_\+dspi\+\_\+dma\+\_\+or\+\_\+int\+\_\+mode}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}
\subsubsection[{\texorpdfstring{\+\_\+dspi\+\_\+dma\+\_\+or\+\_\+int\+\_\+mode}{_dspi_dma_or_int_mode}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+dspi\+\_\+dma\+\_\+or\+\_\+int\+\_\+mode}}\hypertarget{group__dspi__hal_gabf58af9938cec54ac95d73644f41e5f4}{}\label{group__dspi__hal_gabf58af9938cec54ac95d73644f41e5f4}


D\+S\+PI Tx F\+I\+FO Fill and Rx F\+I\+FO Drain D\+MA or Interrupt configuration. 

\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{k\+Dspi\+Generate\+Int\+Req@{k\+Dspi\+Generate\+Int\+Req}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!k\+Dspi\+Generate\+Int\+Req@{k\+Dspi\+Generate\+Int\+Req}}\item[{\em 
k\+Dspi\+Generate\+Int\+Req\hypertarget{group__dspi__hal_ggabf58af9938cec54ac95d73644f41e5f4ae6f189b379c53dc2ddc1ac1b509dae9e}{}\label{group__dspi__hal_ggabf58af9938cec54ac95d73644f41e5f4ae6f189b379c53dc2ddc1ac1b509dae9e}
}]Desired flag generates an Interrupt request \index{k\+Dspi\+Generate\+Dma\+Req@{k\+Dspi\+Generate\+Dma\+Req}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!k\+Dspi\+Generate\+Dma\+Req@{k\+Dspi\+Generate\+Dma\+Req}}\item[{\em 
k\+Dspi\+Generate\+Dma\+Req\hypertarget{group__dspi__hal_ggabf58af9938cec54ac95d73644f41e5f4a3bb79d3c56c6110432d38dddef054344}{}\label{group__dspi__hal_ggabf58af9938cec54ac95d73644f41e5f4a3bb79d3c56c6110432d38dddef054344}
}]Desired flag generates a D\+MA request \end{description}
\end{Desc}
\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!\+\_\+dspi\+\_\+fifo@{\+\_\+dspi\+\_\+fifo}}
\index{\+\_\+dspi\+\_\+fifo@{\+\_\+dspi\+\_\+fifo}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}
\subsubsection[{\texorpdfstring{\+\_\+dspi\+\_\+fifo}{_dspi_fifo}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+dspi\+\_\+fifo}}\hypertarget{group__dspi__hal_gae3f607745b9b2fa245188acbe25877f0}{}\label{group__dspi__hal_gae3f607745b9b2fa245188acbe25877f0}


D\+S\+PI F\+I\+FO selects. 

\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{k\+Dspi\+Tx\+Fifo@{k\+Dspi\+Tx\+Fifo}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!k\+Dspi\+Tx\+Fifo@{k\+Dspi\+Tx\+Fifo}}\item[{\em 
k\+Dspi\+Tx\+Fifo\hypertarget{group__dspi__hal_ggae3f607745b9b2fa245188acbe25877f0a1bc4ddf8090ce2f77222df8b019b77de}{}\label{group__dspi__hal_ggae3f607745b9b2fa245188acbe25877f0a1bc4ddf8090ce2f77222df8b019b77de}
}]D\+S\+PI Tx F\+I\+FO \index{k\+Dspi\+Rx\+Fifo@{k\+Dspi\+Rx\+Fifo}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!k\+Dspi\+Rx\+Fifo@{k\+Dspi\+Rx\+Fifo}}\item[{\em 
k\+Dspi\+Rx\+Fifo\hypertarget{group__dspi__hal_ggae3f607745b9b2fa245188acbe25877f0a17a12e128e1f01f8024a4de10e7e09d5}{}\label{group__dspi__hal_ggae3f607745b9b2fa245188acbe25877f0a17a12e128e1f01f8024a4de10e7e09d5}
}]D\+S\+PI Rx F\+I\+FO. \end{description}
\end{Desc}
\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!\+\_\+dspi\+\_\+fifo\+\_\+counter\+\_\+pointer@{\+\_\+dspi\+\_\+fifo\+\_\+counter\+\_\+pointer}}
\index{\+\_\+dspi\+\_\+fifo\+\_\+counter\+\_\+pointer@{\+\_\+dspi\+\_\+fifo\+\_\+counter\+\_\+pointer}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}
\subsubsection[{\texorpdfstring{\+\_\+dspi\+\_\+fifo\+\_\+counter\+\_\+pointer}{_dspi_fifo_counter_pointer}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+dspi\+\_\+fifo\+\_\+counter\+\_\+pointer}}\hypertarget{group__dspi__hal_ga7840b2a1d0cefe7f4168ab8384ee0e99}{}\label{group__dspi__hal_ga7840b2a1d0cefe7f4168ab8384ee0e99}


D\+S\+PI F\+I\+FO counter or pointer defines based on bit positions. 

\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{k\+Dspi\+Rx\+Fifo\+Pointer@{k\+Dspi\+Rx\+Fifo\+Pointer}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!k\+Dspi\+Rx\+Fifo\+Pointer@{k\+Dspi\+Rx\+Fifo\+Pointer}}\item[{\em 
k\+Dspi\+Rx\+Fifo\+Pointer\hypertarget{group__dspi__hal_gga7840b2a1d0cefe7f4168ab8384ee0e99ac6931fb9e3b476e6fd89401b83ac3067}{}\label{group__dspi__hal_gga7840b2a1d0cefe7f4168ab8384ee0e99ac6931fb9e3b476e6fd89401b83ac3067}
}]Rx F\+I\+FO pointer \index{k\+Dspi\+Rx\+Fifo\+Counter@{k\+Dspi\+Rx\+Fifo\+Counter}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!k\+Dspi\+Rx\+Fifo\+Counter@{k\+Dspi\+Rx\+Fifo\+Counter}}\item[{\em 
k\+Dspi\+Rx\+Fifo\+Counter\hypertarget{group__dspi__hal_gga7840b2a1d0cefe7f4168ab8384ee0e99acf7633495ed23f4216d761ae1be426a3}{}\label{group__dspi__hal_gga7840b2a1d0cefe7f4168ab8384ee0e99acf7633495ed23f4216d761ae1be426a3}
}]Rx F\+I\+FO counter \index{k\+Dspi\+Tx\+Fifo\+Pointer@{k\+Dspi\+Tx\+Fifo\+Pointer}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!k\+Dspi\+Tx\+Fifo\+Pointer@{k\+Dspi\+Tx\+Fifo\+Pointer}}\item[{\em 
k\+Dspi\+Tx\+Fifo\+Pointer\hypertarget{group__dspi__hal_gga7840b2a1d0cefe7f4168ab8384ee0e99ae0c9617e48e3fb684e9358ada3925af3}{}\label{group__dspi__hal_gga7840b2a1d0cefe7f4168ab8384ee0e99ae0c9617e48e3fb684e9358ada3925af3}
}]Tx F\+I\+FO pointer \index{k\+Dspi\+Tx\+Fifo\+Counter@{k\+Dspi\+Tx\+Fifo\+Counter}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!k\+Dspi\+Tx\+Fifo\+Counter@{k\+Dspi\+Tx\+Fifo\+Counter}}\item[{\em 
k\+Dspi\+Tx\+Fifo\+Counter\hypertarget{group__dspi__hal_gga7840b2a1d0cefe7f4168ab8384ee0e99a4f5aa8b944ed48d343f58caf405d4b2c}{}\label{group__dspi__hal_gga7840b2a1d0cefe7f4168ab8384ee0e99a4f5aa8b944ed48d343f58caf405d4b2c}
}]Tx F\+I\+FO counter \end{description}
\end{Desc}
\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!\+\_\+dspi\+\_\+master\+\_\+sample\+\_\+point@{\+\_\+dspi\+\_\+master\+\_\+sample\+\_\+point}}
\index{\+\_\+dspi\+\_\+master\+\_\+sample\+\_\+point@{\+\_\+dspi\+\_\+master\+\_\+sample\+\_\+point}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}
\subsubsection[{\texorpdfstring{\+\_\+dspi\+\_\+master\+\_\+sample\+\_\+point}{_dspi_master_sample_point}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+dspi\+\_\+master\+\_\+sample\+\_\+point}}\hypertarget{group__dspi__hal_ga02a53597bff1469f0365b74ad7a20237}{}\label{group__dspi__hal_ga02a53597bff1469f0365b74ad7a20237}


D\+S\+PI Sample Point\+: Controls when the D\+S\+PI master samples S\+IN in Modified Transfer Format. This field is valid only when C\+P\+HA bit in C\+T\+AR register is 0. 

\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{k\+Dspi\+Sck\+To\+Sin\+\_\+0\+Clock@{k\+Dspi\+Sck\+To\+Sin\+\_\+0\+Clock}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!k\+Dspi\+Sck\+To\+Sin\+\_\+0\+Clock@{k\+Dspi\+Sck\+To\+Sin\+\_\+0\+Clock}}\item[{\em 
k\+Dspi\+Sck\+To\+Sin\+\_\+0\+Clock\hypertarget{group__dspi__hal_gga02a53597bff1469f0365b74ad7a20237a6031fe2cc4a3f05a525ed515736fe8fc}{}\label{group__dspi__hal_gga02a53597bff1469f0365b74ad7a20237a6031fe2cc4a3f05a525ed515736fe8fc}
}]0 system clocks between S\+CK edge and S\+IN sample \index{k\+Dspi\+Sck\+To\+Sin\+\_\+1\+Clock@{k\+Dspi\+Sck\+To\+Sin\+\_\+1\+Clock}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!k\+Dspi\+Sck\+To\+Sin\+\_\+1\+Clock@{k\+Dspi\+Sck\+To\+Sin\+\_\+1\+Clock}}\item[{\em 
k\+Dspi\+Sck\+To\+Sin\+\_\+1\+Clock\hypertarget{group__dspi__hal_gga02a53597bff1469f0365b74ad7a20237a369e0c0de897725cc26ecbe774c52cea}{}\label{group__dspi__hal_gga02a53597bff1469f0365b74ad7a20237a369e0c0de897725cc26ecbe774c52cea}
}]1 system clock between S\+CK edge and S\+IN sample \index{k\+Dspi\+Sck\+To\+Sin\+\_\+2\+Clock@{k\+Dspi\+Sck\+To\+Sin\+\_\+2\+Clock}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!k\+Dspi\+Sck\+To\+Sin\+\_\+2\+Clock@{k\+Dspi\+Sck\+To\+Sin\+\_\+2\+Clock}}\item[{\em 
k\+Dspi\+Sck\+To\+Sin\+\_\+2\+Clock\hypertarget{group__dspi__hal_gga02a53597bff1469f0365b74ad7a20237a22ba66b2d6cfc7ab9e75415894aa457d}{}\label{group__dspi__hal_gga02a53597bff1469f0365b74ad7a20237a22ba66b2d6cfc7ab9e75415894aa457d}
}]2 system clocks between S\+CK edge and S\+IN sample \end{description}
\end{Desc}
\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!\+\_\+dspi\+\_\+master\+\_\+slave\+\_\+mode@{\+\_\+dspi\+\_\+master\+\_\+slave\+\_\+mode}}
\index{\+\_\+dspi\+\_\+master\+\_\+slave\+\_\+mode@{\+\_\+dspi\+\_\+master\+\_\+slave\+\_\+mode}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}
\subsubsection[{\texorpdfstring{\+\_\+dspi\+\_\+master\+\_\+slave\+\_\+mode}{_dspi_master_slave_mode}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+dspi\+\_\+master\+\_\+slave\+\_\+mode}}\hypertarget{group__dspi__hal_ga22d5d3420ce510463f61e41cbe1d1410}{}\label{group__dspi__hal_ga22d5d3420ce510463f61e41cbe1d1410}


D\+S\+PI master or slave configuration. 

\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{k\+Dspi\+Master@{k\+Dspi\+Master}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!k\+Dspi\+Master@{k\+Dspi\+Master}}\item[{\em 
k\+Dspi\+Master\hypertarget{group__dspi__hal_gga22d5d3420ce510463f61e41cbe1d1410abf70091c32d55b88b5cdf4993fd252b6}{}\label{group__dspi__hal_gga22d5d3420ce510463f61e41cbe1d1410abf70091c32d55b88b5cdf4993fd252b6}
}]D\+S\+PI peripheral operates in master mode \index{k\+Dspi\+Slave@{k\+Dspi\+Slave}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!k\+Dspi\+Slave@{k\+Dspi\+Slave}}\item[{\em 
k\+Dspi\+Slave\hypertarget{group__dspi__hal_gga22d5d3420ce510463f61e41cbe1d1410aff050dc09b18c67f40105d176c787e0a}{}\label{group__dspi__hal_gga22d5d3420ce510463f61e41cbe1d1410aff050dc09b18c67f40105d176c787e0a}
}]D\+S\+PI peripheral operates in slave mode \end{description}
\end{Desc}
\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!\+\_\+dspi\+\_\+pcs\+\_\+polarity\+\_\+config@{\+\_\+dspi\+\_\+pcs\+\_\+polarity\+\_\+config}}
\index{\+\_\+dspi\+\_\+pcs\+\_\+polarity\+\_\+config@{\+\_\+dspi\+\_\+pcs\+\_\+polarity\+\_\+config}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}
\subsubsection[{\texorpdfstring{\+\_\+dspi\+\_\+pcs\+\_\+polarity\+\_\+config}{_dspi_pcs_polarity_config}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+dspi\+\_\+pcs\+\_\+polarity\+\_\+config}}\hypertarget{group__dspi__hal_ga1b2a1103a54ad51c35f2bdaa52ac7363}{}\label{group__dspi__hal_ga1b2a1103a54ad51c35f2bdaa52ac7363}


D\+S\+PI Peripheral Chip Select (P\+CS) Polarity configuration. 

\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{k\+Dspi\+Pcs\+\_\+\+Active\+High@{k\+Dspi\+Pcs\+\_\+\+Active\+High}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!k\+Dspi\+Pcs\+\_\+\+Active\+High@{k\+Dspi\+Pcs\+\_\+\+Active\+High}}\item[{\em 
k\+Dspi\+Pcs\+\_\+\+Active\+High\hypertarget{group__dspi__hal_gga1b2a1103a54ad51c35f2bdaa52ac7363ac82558209fcd03cfcff410f43ccd13df}{}\label{group__dspi__hal_gga1b2a1103a54ad51c35f2bdaa52ac7363ac82558209fcd03cfcff410f43ccd13df}
}]P\+CS Active High (idles low) \index{k\+Dspi\+Pcs\+\_\+\+Active\+Low@{k\+Dspi\+Pcs\+\_\+\+Active\+Low}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!k\+Dspi\+Pcs\+\_\+\+Active\+Low@{k\+Dspi\+Pcs\+\_\+\+Active\+Low}}\item[{\em 
k\+Dspi\+Pcs\+\_\+\+Active\+Low\hypertarget{group__dspi__hal_gga1b2a1103a54ad51c35f2bdaa52ac7363af89a174f7da2c2d1dd94eaee5f451ac7}{}\label{group__dspi__hal_gga1b2a1103a54ad51c35f2bdaa52ac7363af89a174f7da2c2d1dd94eaee5f451ac7}
}]P\+CS Active Low (idles high) \end{description}
\end{Desc}
\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!\+\_\+dspi\+\_\+shift\+\_\+direction@{\+\_\+dspi\+\_\+shift\+\_\+direction}}
\index{\+\_\+dspi\+\_\+shift\+\_\+direction@{\+\_\+dspi\+\_\+shift\+\_\+direction}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}
\subsubsection[{\texorpdfstring{\+\_\+dspi\+\_\+shift\+\_\+direction}{_dspi_shift_direction}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+dspi\+\_\+shift\+\_\+direction}}\hypertarget{group__dspi__hal_gaf1134e11fc318e82a6c15882fdab2760}{}\label{group__dspi__hal_gaf1134e11fc318e82a6c15882fdab2760}


D\+S\+PI data shifter direction options for a given C\+T\+AR. 

\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{k\+Dspi\+Msb\+First@{k\+Dspi\+Msb\+First}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!k\+Dspi\+Msb\+First@{k\+Dspi\+Msb\+First}}\item[{\em 
k\+Dspi\+Msb\+First\hypertarget{group__dspi__hal_ggaf1134e11fc318e82a6c15882fdab2760aed75ebb641f649ff0c4eb77d2624bcf2}{}\label{group__dspi__hal_ggaf1134e11fc318e82a6c15882fdab2760aed75ebb641f649ff0c4eb77d2624bcf2}
}]Data transfers start with most significant bit. \index{k\+Dspi\+Lsb\+First@{k\+Dspi\+Lsb\+First}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!k\+Dspi\+Lsb\+First@{k\+Dspi\+Lsb\+First}}\item[{\em 
k\+Dspi\+Lsb\+First\hypertarget{group__dspi__hal_ggaf1134e11fc318e82a6c15882fdab2760a582f124b275827ec23b5e4a1a70b25a7}{}\label{group__dspi__hal_ggaf1134e11fc318e82a6c15882fdab2760a582f124b275827ec23b5e4a1a70b25a7}
}]Data transfers start with least significant bit. \end{description}
\end{Desc}
\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!\+\_\+dspi\+\_\+status@{\+\_\+dspi\+\_\+status}}
\index{\+\_\+dspi\+\_\+status@{\+\_\+dspi\+\_\+status}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}
\subsubsection[{\texorpdfstring{\+\_\+dspi\+\_\+status}{_dspi_status}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+dspi\+\_\+status}}\hypertarget{group__dspi__hal_ga06b41ab984bc03e6f1eb07988edcb3ea}{}\label{group__dspi__hal_ga06b41ab984bc03e6f1eb07988edcb3ea}


Error codes for the D\+S\+PI driver. 

\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+Slave\+Tx\+Underrun@{k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+Slave\+Tx\+Underrun}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+Slave\+Tx\+Underrun@{k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+Slave\+Tx\+Underrun}}\item[{\em 
k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+Slave\+Tx\+Underrun\hypertarget{group__dspi__hal_gga06b41ab984bc03e6f1eb07988edcb3eaa9e7142dae4811be5426a39b6ddb40c31}{}\label{group__dspi__hal_gga06b41ab984bc03e6f1eb07988edcb3eaa9e7142dae4811be5426a39b6ddb40c31}
}]D\+S\+PI Slave Tx Under run error \index{k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+Slave\+Rx\+Overrun@{k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+Slave\+Rx\+Overrun}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+Slave\+Rx\+Overrun@{k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+Slave\+Rx\+Overrun}}\item[{\em 
k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+Slave\+Rx\+Overrun\hypertarget{group__dspi__hal_gga06b41ab984bc03e6f1eb07988edcb3eaaba716de1ad68e6351cd2d26d0985b2e6}{}\label{group__dspi__hal_gga06b41ab984bc03e6f1eb07988edcb3eaaba716de1ad68e6351cd2d26d0985b2e6}
}]D\+S\+PI Slave Rx Overrun error \index{k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+Timeout@{k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+Timeout}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+Timeout@{k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+Timeout}}\item[{\em 
k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+Timeout\hypertarget{group__dspi__hal_gga06b41ab984bc03e6f1eb07988edcb3eaa2509eed6de02d7a5c463d3c7b8b68eef}{}\label{group__dspi__hal_gga06b41ab984bc03e6f1eb07988edcb3eaa2509eed6de02d7a5c463d3c7b8b68eef}
}]D\+S\+PI transfer timed out \index{k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+Busy@{k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+Busy}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+Busy@{k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+Busy}}\item[{\em 
k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+Busy\hypertarget{group__dspi__hal_gga06b41ab984bc03e6f1eb07988edcb3eaad5ecc8346da4119b8609c6bcb4c57e40}{}\label{group__dspi__hal_gga06b41ab984bc03e6f1eb07988edcb3eaad5ecc8346da4119b8609c6bcb4c57e40}
}]D\+S\+PI instance is already busy performing a transfer. \index{k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+No\+Transfer\+In\+Progress@{k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+No\+Transfer\+In\+Progress}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+No\+Transfer\+In\+Progress@{k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+No\+Transfer\+In\+Progress}}\item[{\em 
k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+No\+Transfer\+In\+Progress\hypertarget{group__dspi__hal_gga06b41ab984bc03e6f1eb07988edcb3eaacec0b51b1aaabedb0343cdbb07754d01}{}\label{group__dspi__hal_gga06b41ab984bc03e6f1eb07988edcb3eaacec0b51b1aaabedb0343cdbb07754d01}
}]Attempt to abort a transfer when no transfer was in progress \index{k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+Invalid\+Bit\+Count@{k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+Invalid\+Bit\+Count}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+Invalid\+Bit\+Count@{k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+Invalid\+Bit\+Count}}\item[{\em 
k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+Invalid\+Bit\+Count\hypertarget{group__dspi__hal_gga06b41ab984bc03e6f1eb07988edcb3eaa41231c8e5ed53006eaa1a49ed5a5a904}{}\label{group__dspi__hal_gga06b41ab984bc03e6f1eb07988edcb3eaa41231c8e5ed53006eaa1a49ed5a5a904}
}]bits-\/per-\/frame value not valid \index{k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+Invalid\+Instance\+Number@{k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+Invalid\+Instance\+Number}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+Invalid\+Instance\+Number@{k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+Invalid\+Instance\+Number}}\item[{\em 
k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+Invalid\+Instance\+Number\hypertarget{group__dspi__hal_gga06b41ab984bc03e6f1eb07988edcb3eaa6c53f1865e5e78c67f06ff1238b27fdc}{}\label{group__dspi__hal_gga06b41ab984bc03e6f1eb07988edcb3eaa6c53f1865e5e78c67f06ff1238b27fdc}
}]D\+S\+PI instance number does not match current count \index{k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+Out\+Of\+Range@{k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+Out\+Of\+Range}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+Out\+Of\+Range@{k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+Out\+Of\+Range}}\item[{\em 
k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+Out\+Of\+Range\hypertarget{group__dspi__hal_gga06b41ab984bc03e6f1eb07988edcb3eaac1713712f0410e28da008d714734a6bd}{}\label{group__dspi__hal_gga06b41ab984bc03e6f1eb07988edcb3eaac1713712f0410e28da008d714734a6bd}
}]D\+S\+PI out-\/of-\/range error used in slave callback \end{description}
\end{Desc}
\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!\+\_\+dspi\+\_\+status\+\_\+and\+\_\+interrupt\+\_\+request@{\+\_\+dspi\+\_\+status\+\_\+and\+\_\+interrupt\+\_\+request}}
\index{\+\_\+dspi\+\_\+status\+\_\+and\+\_\+interrupt\+\_\+request@{\+\_\+dspi\+\_\+status\+\_\+and\+\_\+interrupt\+\_\+request}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}
\subsubsection[{\texorpdfstring{\+\_\+dspi\+\_\+status\+\_\+and\+\_\+interrupt\+\_\+request}{_dspi_status_and_interrupt_request}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+dspi\+\_\+status\+\_\+and\+\_\+interrupt\+\_\+request}}\hypertarget{group__dspi__hal_ga4ceea9e434ef062f9d1a9f34520143a3}{}\label{group__dspi__hal_ga4ceea9e434ef062f9d1a9f34520143a3}


D\+S\+PI status flags and interrupt request enable. 

\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{k\+Dspi\+Tx\+Complete@{k\+Dspi\+Tx\+Complete}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!k\+Dspi\+Tx\+Complete@{k\+Dspi\+Tx\+Complete}}\item[{\em 
k\+Dspi\+Tx\+Complete\hypertarget{group__dspi__hal_gga4ceea9e434ef062f9d1a9f34520143a3a1250abd2c9532ec9024d4e4589b15c4e}{}\label{group__dspi__hal_gga4ceea9e434ef062f9d1a9f34520143a3a1250abd2c9532ec9024d4e4589b15c4e}
}]T\+CF status/interrupt enable \index{k\+Dspi\+Tx\+And\+Rx\+Status@{k\+Dspi\+Tx\+And\+Rx\+Status}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!k\+Dspi\+Tx\+And\+Rx\+Status@{k\+Dspi\+Tx\+And\+Rx\+Status}}\item[{\em 
k\+Dspi\+Tx\+And\+Rx\+Status\hypertarget{group__dspi__hal_gga4ceea9e434ef062f9d1a9f34520143a3a76ae26ce982dc760f34d43ef77aff4df}{}\label{group__dspi__hal_gga4ceea9e434ef062f9d1a9f34520143a3a76ae26ce982dc760f34d43ef77aff4df}
}]T\+X\+R\+XS status only, no interrupt \index{k\+Dspi\+End\+Of\+Queue@{k\+Dspi\+End\+Of\+Queue}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!k\+Dspi\+End\+Of\+Queue@{k\+Dspi\+End\+Of\+Queue}}\item[{\em 
k\+Dspi\+End\+Of\+Queue\hypertarget{group__dspi__hal_gga4ceea9e434ef062f9d1a9f34520143a3ae26e3bb587466c7075af063a5a342b68}{}\label{group__dspi__hal_gga4ceea9e434ef062f9d1a9f34520143a3ae26e3bb587466c7075af063a5a342b68}
}]E\+O\+QF status/interrupt enable \index{k\+Dspi\+Tx\+Fifo\+Underflow@{k\+Dspi\+Tx\+Fifo\+Underflow}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!k\+Dspi\+Tx\+Fifo\+Underflow@{k\+Dspi\+Tx\+Fifo\+Underflow}}\item[{\em 
k\+Dspi\+Tx\+Fifo\+Underflow\hypertarget{group__dspi__hal_gga4ceea9e434ef062f9d1a9f34520143a3a9e1094f02be24573437b71f3c64a78cd}{}\label{group__dspi__hal_gga4ceea9e434ef062f9d1a9f34520143a3a9e1094f02be24573437b71f3c64a78cd}
}]T\+F\+UF status/interrupt enable \index{k\+Dspi\+Tx\+Fifo\+Fill\+Request@{k\+Dspi\+Tx\+Fifo\+Fill\+Request}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!k\+Dspi\+Tx\+Fifo\+Fill\+Request@{k\+Dspi\+Tx\+Fifo\+Fill\+Request}}\item[{\em 
k\+Dspi\+Tx\+Fifo\+Fill\+Request\hypertarget{group__dspi__hal_gga4ceea9e434ef062f9d1a9f34520143a3ac47470dc6b1cd08d73107f4aedb1ffb0}{}\label{group__dspi__hal_gga4ceea9e434ef062f9d1a9f34520143a3ac47470dc6b1cd08d73107f4aedb1ffb0}
}]T\+F\+FF status/interrupt enable \index{k\+Dspi\+Rx\+Fifo\+Overflow@{k\+Dspi\+Rx\+Fifo\+Overflow}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!k\+Dspi\+Rx\+Fifo\+Overflow@{k\+Dspi\+Rx\+Fifo\+Overflow}}\item[{\em 
k\+Dspi\+Rx\+Fifo\+Overflow\hypertarget{group__dspi__hal_gga4ceea9e434ef062f9d1a9f34520143a3add17f34827e8e5921d4c121569534239}{}\label{group__dspi__hal_gga4ceea9e434ef062f9d1a9f34520143a3add17f34827e8e5921d4c121569534239}
}]R\+F\+OF status/interrupt enable \index{k\+Dspi\+Rx\+Fifo\+Drain\+Request@{k\+Dspi\+Rx\+Fifo\+Drain\+Request}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!k\+Dspi\+Rx\+Fifo\+Drain\+Request@{k\+Dspi\+Rx\+Fifo\+Drain\+Request}}\item[{\em 
k\+Dspi\+Rx\+Fifo\+Drain\+Request\hypertarget{group__dspi__hal_gga4ceea9e434ef062f9d1a9f34520143a3a573f7989c51c8a6fe6a48dd6388b32d1}{}\label{group__dspi__hal_gga4ceea9e434ef062f9d1a9f34520143a3a573f7989c51c8a6fe6a48dd6388b32d1}
}]R\+F\+DF status/interrupt enable \end{description}
\end{Desc}
\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!\+\_\+dspi\+\_\+which\+\_\+pcs\+\_\+config@{\+\_\+dspi\+\_\+which\+\_\+pcs\+\_\+config}}
\index{\+\_\+dspi\+\_\+which\+\_\+pcs\+\_\+config@{\+\_\+dspi\+\_\+which\+\_\+pcs\+\_\+config}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}
\subsubsection[{\texorpdfstring{\+\_\+dspi\+\_\+which\+\_\+pcs\+\_\+config}{_dspi_which_pcs_config}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+dspi\+\_\+which\+\_\+pcs\+\_\+config}}\hypertarget{group__dspi__hal_ga738d1c33c04047440e86e29fabbbba94}{}\label{group__dspi__hal_ga738d1c33c04047440e86e29fabbbba94}


D\+S\+PI Peripheral Chip Select (P\+CS) configuration (which P\+CS to configure) 

\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{k\+Dspi\+Pcs0@{k\+Dspi\+Pcs0}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!k\+Dspi\+Pcs0@{k\+Dspi\+Pcs0}}\item[{\em 
k\+Dspi\+Pcs0\hypertarget{group__dspi__hal_gga738d1c33c04047440e86e29fabbbba94abf98b398d467bec5ce1332e7769b9c97}{}\label{group__dspi__hal_gga738d1c33c04047440e86e29fabbbba94abf98b398d467bec5ce1332e7769b9c97}
}]P\+CS\mbox{[}0\mbox{]} \index{k\+Dspi\+Pcs1@{k\+Dspi\+Pcs1}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!k\+Dspi\+Pcs1@{k\+Dspi\+Pcs1}}\item[{\em 
k\+Dspi\+Pcs1\hypertarget{group__dspi__hal_gga738d1c33c04047440e86e29fabbbba94aae6b37fc82d8d2b7425b85dd63172acf}{}\label{group__dspi__hal_gga738d1c33c04047440e86e29fabbbba94aae6b37fc82d8d2b7425b85dd63172acf}
}]P\+CS\mbox{[}1\mbox{]} \index{k\+Dspi\+Pcs2@{k\+Dspi\+Pcs2}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!k\+Dspi\+Pcs2@{k\+Dspi\+Pcs2}}\item[{\em 
k\+Dspi\+Pcs2\hypertarget{group__dspi__hal_gga738d1c33c04047440e86e29fabbbba94aa57c28d2307f3a08d2ca37fede94704b}{}\label{group__dspi__hal_gga738d1c33c04047440e86e29fabbbba94aa57c28d2307f3a08d2ca37fede94704b}
}]P\+CS\mbox{[}2\mbox{]} \index{k\+Dspi\+Pcs3@{k\+Dspi\+Pcs3}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!k\+Dspi\+Pcs3@{k\+Dspi\+Pcs3}}\item[{\em 
k\+Dspi\+Pcs3\hypertarget{group__dspi__hal_gga738d1c33c04047440e86e29fabbbba94a009e764ff551a29673559bdf51e68b37}{}\label{group__dspi__hal_gga738d1c33c04047440e86e29fabbbba94a009e764ff551a29673559bdf51e68b37}
}]P\+CS\mbox{[}3\mbox{]} \index{k\+Dspi\+Pcs4@{k\+Dspi\+Pcs4}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!k\+Dspi\+Pcs4@{k\+Dspi\+Pcs4}}\item[{\em 
k\+Dspi\+Pcs4\hypertarget{group__dspi__hal_gga738d1c33c04047440e86e29fabbbba94a68dbb918dfd1398b2b161142e99a2b76}{}\label{group__dspi__hal_gga738d1c33c04047440e86e29fabbbba94a68dbb918dfd1398b2b161142e99a2b76}
}]P\+CS\mbox{[}4\mbox{]} \index{k\+Dspi\+Pcs5@{k\+Dspi\+Pcs5}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!k\+Dspi\+Pcs5@{k\+Dspi\+Pcs5}}\item[{\em 
k\+Dspi\+Pcs5\hypertarget{group__dspi__hal_gga738d1c33c04047440e86e29fabbbba94a4fa2a14f449a06e76693a89b6861157c}{}\label{group__dspi__hal_gga738d1c33c04047440e86e29fabbbba94a4fa2a14f449a06e76693a89b6861157c}
}]P\+CS\mbox{[}5\mbox{]} \end{description}
\end{Desc}


\subsection{Function Documentation}
\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Calculate\+Delay@{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Calculate\+Delay}}
\index{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Calculate\+Delay@{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Calculate\+Delay}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}
\subsubsection[{\texorpdfstring{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Calculate\+Delay(uint32\+\_\+t base\+Addr, dspi\+\_\+ctar\+\_\+selection\+\_\+t which\+Ctar, dspi\+\_\+delay\+\_\+type\+\_\+t which\+Delay, uint32\+\_\+t source\+Clock\+In\+Hz, uint32\+\_\+t delay\+In\+Nano\+Sec)}{DSPI_HAL_CalculateDelay(uint32_t baseAddr, dspi_ctar_selection_t whichCtar, dspi_delay_type_t whichDelay, uint32_t sourceClockInHz, uint32_t delayInNanoSec)}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Calculate\+Delay (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{base\+Addr, }
\item[{{\bf dspi\+\_\+ctar\+\_\+selection\+\_\+t}}]{which\+Ctar, }
\item[{{\bf dspi\+\_\+delay\+\_\+type\+\_\+t}}]{which\+Delay, }
\item[{uint32\+\_\+t}]{source\+Clock\+In\+Hz, }
\item[{uint32\+\_\+t}]{delay\+In\+Nano\+Sec}
\end{DoxyParamCaption}
)}\hypertarget{group__dspi__hal_ga93d0ac8aa458b6cce74efd6d7eb7f3c7}{}\label{group__dspi__hal_ga93d0ac8aa458b6cce74efd6d7eb7f3c7}


Calculates the delay prescaler and scaler based on the desired delay input in nanoseconds. 

This function calculates the values for\+: P\+CS to S\+CK delay pre-\/scalar (P\+C\+S\+S\+CK) and scalar (C\+S\+S\+CK), or After S\+CK delay pre-\/scalar (P\+A\+SC) and scalar (A\+SC), or Delay after transfer pre-\/scalar (P\+DT)and scalar (DT).

These delay names are available in type dspi\+\_\+delay\+\_\+type\+\_\+t.

The user passes which delay they want to configure along with the desired delay value in nano-\/seconds. The function calculates the values needed for the prescaler and scaler and returning the actual calculated delay as an exact delay match may not be possible. In this case, the closest match is calculated without going below the desired delay value input. It is possible to input a very large delay value that exceeds the capability of the part, in which case the maximum supported delay will be returned. It is to the higher level peripheral driver to alert the user of an out of range delay input.


\begin{DoxyParams}{Parameters}
{\em base\+Addr} & Module base address \\
\hline
{\em which\+Ctar} & The desired Clock and Transfer Attributes Register (C\+T\+AR) of type dspi\+\_\+ctar\+\_\+selection\+\_\+t. \\
\hline
{\em which\+Delay} & The desired delay to configure, must be of type dspi\+\_\+delay\+\_\+type\+\_\+t \\
\hline
{\em source\+Clock\+In\+Hz} & Module source input clock in Hertz \\
\hline
{\em delay\+In\+Nano\+Sec} & The desired delay value in nano-\/seconds. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
The actual calculated delay value. 
\end{DoxyReturn}
\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Get\+Fifo\+Data@{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Get\+Fifo\+Data}}
\index{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Get\+Fifo\+Data@{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Get\+Fifo\+Data}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}
\subsubsection[{\texorpdfstring{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Get\+Fifo\+Data(uint32\+\_\+t base\+Addr, dspi\+\_\+fifo\+\_\+t which\+Fifo, uint32\+\_\+t which\+Fifo\+Entry)}{DSPI_HAL_GetFifoData(uint32_t baseAddr, dspi_fifo_t whichFifo, uint32_t whichFifoEntry)}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Get\+Fifo\+Data (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{base\+Addr, }
\item[{{\bf dspi\+\_\+fifo\+\_\+t}}]{which\+Fifo, }
\item[{uint32\+\_\+t}]{which\+Fifo\+Entry}
\end{DoxyParamCaption}
)}\hypertarget{group__dspi__hal_ga524e117873f9f93c2118f0175b9f6cc5}{}\label{group__dspi__hal_ga524e117873f9f93c2118f0175b9f6cc5}


Reads F\+I\+FO registers for debug purposes. 


\begin{DoxyParams}{Parameters}
{\em base\+Addr} & Module base address \\
\hline
{\em which\+Fifo} & Selects Tx or Rx F\+I\+FO, of type dspi\+\_\+fifo\+\_\+t. \\
\hline
{\em which\+Fifo\+Entry} & Selects which F\+I\+FO entry to read\+: 0, 1, 2, or 3. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
The desired F\+I\+FO register contents 
\end{DoxyReturn}
\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Init@{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Init}}
\index{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Init@{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Init}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}
\subsubsection[{\texorpdfstring{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Init(uint32\+\_\+t base\+Addr)}{DSPI_HAL_Init(uint32_t baseAddr)}}]{\setlength{\rightskip}{0pt plus 5cm}void D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Init (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{base\+Addr}
\end{DoxyParamCaption}
)}\hypertarget{group__dspi__hal_gacd6eeaedf410e9e1f41b5b33649e2f53}{}\label{group__dspi__hal_gacd6eeaedf410e9e1f41b5b33649e2f53}


Restores the D\+S\+PI to reset the configuration. 

This function basically resets all of the D\+S\+PI registers to their default setting including disabling the module.


\begin{DoxyParams}{Parameters}
{\em base\+Addr} & Module base address \\
\hline
\end{DoxyParams}
\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Baud\+Divisors@{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Baud\+Divisors}}
\index{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Baud\+Divisors@{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Baud\+Divisors}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}
\subsubsection[{\texorpdfstring{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Baud\+Divisors(uint32\+\_\+t base\+Addr, dspi\+\_\+ctar\+\_\+selection\+\_\+t which\+Ctar, const dspi\+\_\+baud\+\_\+rate\+\_\+divisors\+\_\+t $\ast$divisors)}{DSPI_HAL_SetBaudDivisors(uint32_t baseAddr, dspi_ctar_selection_t whichCtar, const dspi_baud_rate_divisors_t *divisors)}}]{\setlength{\rightskip}{0pt plus 5cm}void D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Baud\+Divisors (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{base\+Addr, }
\item[{{\bf dspi\+\_\+ctar\+\_\+selection\+\_\+t}}]{which\+Ctar, }
\item[{const {\bf dspi\+\_\+baud\+\_\+rate\+\_\+divisors\+\_\+t} $\ast$}]{divisors}
\end{DoxyParamCaption}
)}\hypertarget{group__dspi__hal_ga50dd7a2c010f8075d8781a5f11840687}{}\label{group__dspi__hal_ga50dd7a2c010f8075d8781a5f11840687}


Configures the baud rate divisors manually. 

This function allows the caller to manually set the baud rate divisors in the event that these dividers are known and the caller does not wish to call the D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Baud\+Rate function.


\begin{DoxyParams}{Parameters}
{\em base\+Addr} & Module base address \\
\hline
{\em which\+Ctar} & The desired Clock and Transfer Attributes Register (C\+T\+AR) of type dspi\+\_\+ctar\+\_\+selection\+\_\+t \\
\hline
{\em divisors} & Pointer to a structure containing the user defined baud rate divisor settings \\
\hline
\end{DoxyParams}
\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Baud\+Rate@{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Baud\+Rate}}
\index{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Baud\+Rate@{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Baud\+Rate}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}
\subsubsection[{\texorpdfstring{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Baud\+Rate(uint32\+\_\+t base\+Addr, dspi\+\_\+ctar\+\_\+selection\+\_\+t which\+Ctar, uint32\+\_\+t bits\+Per\+Sec, uint32\+\_\+t source\+Clock\+In\+Hz)}{DSPI_HAL_SetBaudRate(uint32_t baseAddr, dspi_ctar_selection_t whichCtar, uint32_t bitsPerSec, uint32_t sourceClockInHz)}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Baud\+Rate (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{base\+Addr, }
\item[{{\bf dspi\+\_\+ctar\+\_\+selection\+\_\+t}}]{which\+Ctar, }
\item[{uint32\+\_\+t}]{bits\+Per\+Sec, }
\item[{uint32\+\_\+t}]{source\+Clock\+In\+Hz}
\end{DoxyParamCaption}
)}\hypertarget{group__dspi__hal_ga3884240ccf644a9e72baa9bddaf879a9}{}\label{group__dspi__hal_ga3884240ccf644a9e72baa9bddaf879a9}


Sets the D\+S\+PI baud rate in bits per second. 

This function takes in the desired bits\+Per\+Sec (baud rate) and calculates the nearest possible baud rate without exceeding the desired baud rate, and returns the calculated baud rate in bits-\/per-\/second. It requires that the caller also provide the frequency of the module source clock (in Hertz).


\begin{DoxyParams}{Parameters}
{\em base\+Addr} & Module base address \\
\hline
{\em which\+Ctar} & The desired Clock and Transfer Attributes Register (C\+T\+AR) of the type dspi\+\_\+ctar\+\_\+selection\+\_\+t \\
\hline
{\em bits\+Per\+Sec} & The desired baud rate in bits per second \\
\hline
{\em source\+Clock\+In\+Hz} & Module source input clock in Hertz \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
The actual calculated baud rate 
\end{DoxyReturn}
\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Data\+Format@{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Data\+Format}}
\index{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Data\+Format@{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Data\+Format}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}
\subsubsection[{\texorpdfstring{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Data\+Format(uint32\+\_\+t base\+Addr, dspi\+\_\+ctar\+\_\+selection\+\_\+t which\+Ctar, const dspi\+\_\+data\+\_\+format\+\_\+config\+\_\+t $\ast$config)}{DSPI_HAL_SetDataFormat(uint32_t baseAddr, dspi_ctar_selection_t whichCtar, const dspi_data_format_config_t *config)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dspi\+\_\+status\+\_\+t} D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Data\+Format (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{base\+Addr, }
\item[{{\bf dspi\+\_\+ctar\+\_\+selection\+\_\+t}}]{which\+Ctar, }
\item[{const {\bf dspi\+\_\+data\+\_\+format\+\_\+config\+\_\+t} $\ast$}]{config}
\end{DoxyParamCaption}
)}\hypertarget{group__dspi__hal_ga349aed7131a754766b0375ba2028daf9}{}\label{group__dspi__hal_ga349aed7131a754766b0375ba2028daf9}


Configures the data format for a particular C\+T\+AR. 

This function configures the bits-\/per-\/frame, polarity, phase, and shift direction for a particular C\+T\+AR. An example use case is as follows\+: 
\begin{DoxyCode}
1 dspi\_data\_format\_config\_t dataFormat;
2 dataFormat.bitsPerFrame = 16;
3 dataFormat.clkPolarity = kDspiClockPolarity\_ActiveLow;
4 dataFormat.clkPhase = kDspiClockPhase\_FirstEdge;
5 dataFormat.direction = kDspiMsbFirst;
6 DSPI\_HAL\_SetDataFormat(instance, kDspiCtar0, &dataFormat);
\end{DoxyCode}



\begin{DoxyParams}{Parameters}
{\em base\+Addr} & Module base address \\
\hline
{\em which\+Ctar} & The desired Clock and Transfer Attributes Register (C\+T\+AR) of type dspi\+\_\+ctar\+\_\+selection\+\_\+t. \\
\hline
{\em config} & Pointer to structure containing user defined data format configuration settings. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
An error code or k\+Status\+\_\+\+D\+S\+P\+I\+\_\+\+Success 
\end{DoxyReturn}
\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Delay@{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Delay}}
\index{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Delay@{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Delay}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}
\subsubsection[{\texorpdfstring{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Delay(uint32\+\_\+t base\+Addr, dspi\+\_\+ctar\+\_\+selection\+\_\+t which\+Ctar, uint32\+\_\+t prescaler, uint32\+\_\+t scaler, dspi\+\_\+delay\+\_\+type\+\_\+t which\+Delay)}{DSPI_HAL_SetDelay(uint32_t baseAddr, dspi_ctar_selection_t whichCtar, uint32_t prescaler, uint32_t scaler, dspi_delay_type_t whichDelay)}}]{\setlength{\rightskip}{0pt plus 5cm}void D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Delay (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{base\+Addr, }
\item[{{\bf dspi\+\_\+ctar\+\_\+selection\+\_\+t}}]{which\+Ctar, }
\item[{uint32\+\_\+t}]{prescaler, }
\item[{uint32\+\_\+t}]{scaler, }
\item[{{\bf dspi\+\_\+delay\+\_\+type\+\_\+t}}]{which\+Delay}
\end{DoxyParamCaption}
)}\hypertarget{group__dspi__hal_ga777d6d624b0d638b3ec3e4532e26e2ad}{}\label{group__dspi__hal_ga777d6d624b0d638b3ec3e4532e26e2ad}


Manually configures the delay prescaler and scaler for a particular C\+T\+AR. 

This function configures the P\+CS to S\+CK delay pre-\/scalar (P\+C\+S\+S\+CK) and scalar (C\+S\+S\+CK), after S\+CK delay pre-\/scalar (P\+A\+SC) and scalar (A\+SC), and the delay after transfer pre-\/scalar (P\+DT)and scalar (DT).

These delay names are available in type dspi\+\_\+delay\+\_\+type\+\_\+t.

The user passes which delay they want to configure along with the prescaler and scaler value. This allows the user to directly set the prescaler/scaler values if they have pre-\/calculated them or if they simply wish to manually increment either value.


\begin{DoxyParams}{Parameters}
{\em base\+Addr} & Module base address \\
\hline
{\em which\+Ctar} & The desired Clock and Transfer Attributes Register (C\+T\+AR) of type dspi\+\_\+ctar\+\_\+selection\+\_\+t. \\
\hline
{\em prescaler} & The prescaler delay value (can be an integer 0, 1, 2, or 3). \\
\hline
{\em prescaler} & The scaler delay value (can be any integer between 0 to 15). \\
\hline
{\em which\+Delay} & The desired delay to configure, must be of type dspi\+\_\+delay\+\_\+type\+\_\+t \\
\hline
\end{DoxyParams}
\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Fifo\+Cmd@{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Fifo\+Cmd}}
\index{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Fifo\+Cmd@{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Fifo\+Cmd}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}
\subsubsection[{\texorpdfstring{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Fifo\+Cmd(uint32\+\_\+t base\+Addr, bool enable\+Tx\+Fifo, bool enable\+Rx\+Fifo)}{DSPI_HAL_SetFifoCmd(uint32_t baseAddr, bool enableTxFifo, bool enableRxFifo)}}]{\setlength{\rightskip}{0pt plus 5cm}void D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Fifo\+Cmd (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{base\+Addr, }
\item[{bool}]{enable\+Tx\+Fifo, }
\item[{bool}]{enable\+Rx\+Fifo}
\end{DoxyParamCaption}
)}\hypertarget{group__dspi__hal_ga83363cb5c1c771b1dadfbb4e6a5b84f9}{}\label{group__dspi__hal_ga83363cb5c1c771b1dadfbb4e6a5b84f9}


Enables (or disables) the D\+S\+PI F\+I\+F\+Os. 

This function allows the caller to disable/enable the Tx and Rx F\+I\+F\+Os (independently). Note that to disable, the caller must pass in a logic 0 (false) for the particular F\+I\+FO configuration. To enable, the caller must pass in a logic 1 (true).


\begin{DoxyParams}{Parameters}
{\em base\+Addr} & Module instance number \\
\hline
{\em enable\+Tx\+Fifo} & Disables (false) the TX F\+I\+FO, else enables (true) the TX F\+I\+FO \\
\hline
{\em enable\+Rx\+Fifo} & Disables (false) the RX F\+I\+FO, else enables (true) the RX F\+I\+FO \\
\hline
\end{DoxyParams}
\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Flush\+Fifo\+Cmd@{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Flush\+Fifo\+Cmd}}
\index{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Flush\+Fifo\+Cmd@{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Flush\+Fifo\+Cmd}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}
\subsubsection[{\texorpdfstring{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Flush\+Fifo\+Cmd(uint32\+\_\+t base\+Addr, bool enable\+Flush\+Tx\+Fifo, bool enable\+Flush\+Rx\+Fifo)}{DSPI_HAL_SetFlushFifoCmd(uint32_t baseAddr, bool enableFlushTxFifo, bool enableFlushRxFifo)}}]{\setlength{\rightskip}{0pt plus 5cm}void D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Flush\+Fifo\+Cmd (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{base\+Addr, }
\item[{bool}]{enable\+Flush\+Tx\+Fifo, }
\item[{bool}]{enable\+Flush\+Rx\+Fifo}
\end{DoxyParamCaption}
)}\hypertarget{group__dspi__hal_ga4cc1d890bdeca0e0dd2b289d124e78b5}{}\label{group__dspi__hal_ga4cc1d890bdeca0e0dd2b289d124e78b5}


Flushes the D\+S\+PI F\+I\+F\+Os. 


\begin{DoxyParams}{Parameters}
{\em base\+Addr} & Module base address \\
\hline
{\em enable\+Flush\+Tx\+Fifo} & Flushes (true) the Tx F\+I\+FO, else do not flush (false) the Tx F\+I\+FO \\
\hline
{\em enable\+Flush\+Rx\+Fifo} & Flushes (true) the Rx F\+I\+FO, else do not flush (false) the Rx F\+I\+FO \\
\hline
\end{DoxyParams}
\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Int\+Mode@{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Int\+Mode}}
\index{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Int\+Mode@{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Int\+Mode}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}
\subsubsection[{\texorpdfstring{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Int\+Mode(uint32\+\_\+t base\+Addr, dspi\+\_\+status\+\_\+and\+\_\+interrupt\+\_\+request\+\_\+t interrupt\+Src, bool enable)}{DSPI_HAL_SetIntMode(uint32_t baseAddr, dspi_status_and_interrupt_request_t interruptSrc, bool enable)}}]{\setlength{\rightskip}{0pt plus 5cm}void D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Int\+Mode (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{base\+Addr, }
\item[{{\bf dspi\+\_\+status\+\_\+and\+\_\+interrupt\+\_\+request\+\_\+t}}]{interrupt\+Src, }
\item[{bool}]{enable}
\end{DoxyParamCaption}
)}\hypertarget{group__dspi__hal_ga33301419ad92394cc238fc4ae5c020b9}{}\label{group__dspi__hal_ga33301419ad92394cc238fc4ae5c020b9}


Configures the D\+S\+PI interrupts. 

This function configures the various interrupt sources of the D\+S\+PI. The parameters are base\+Addr, interrupt source, and enable/disable setting. The interrupt source is a typedef enumeration whose value is the bit position of the interrupt source setting within the R\+S\+ER register. In the D\+S\+PI, all interrupt configuration settings are in one register. The typedef enum equates each interrupt source to the bit position defined in the device header file. The function uses these bit positions in its algorithm to enable/disable the interrupt source, where interrupt source is the dspi\+\_\+status\+\_\+and\+\_\+interrupt\+\_\+request\+\_\+t type. Note, for Tx F\+I\+FO Fill and Rx F\+I\+FO Drain requests, use the functions\+: D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Tx\+Fifo\+Fill\+Dma\+Int\+Mode and D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Rx\+Fifo\+Drain\+Dma\+Int\+Mode respectively as these requests can generate either an interrupt or D\+MA request. 
\begin{DoxyCode}
1 DSPI\_HAL\_SetIntMode(baseAddr, kDspiTxComplete, true); <- example use-case
\end{DoxyCode}



\begin{DoxyParams}{Parameters}
{\em base\+Addr} & Module base address \\
\hline
{\em interrupt\+Src} & The interrupt source, of type dspi\+\_\+status\+\_\+and\+\_\+interrupt\+\_\+request\+\_\+t \\
\hline
{\em enable} & Enable (true) or disable (false) the interrupt source to generate requests \\
\hline
\end{DoxyParams}
\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Pcs\+Polarity\+Mode@{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Pcs\+Polarity\+Mode}}
\index{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Pcs\+Polarity\+Mode@{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Pcs\+Polarity\+Mode}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}
\subsubsection[{\texorpdfstring{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Pcs\+Polarity\+Mode(uint32\+\_\+t base\+Addr, dspi\+\_\+which\+\_\+pcs\+\_\+config\+\_\+t pcs, dspi\+\_\+pcs\+\_\+polarity\+\_\+config\+\_\+t active\+Low\+Or\+High)}{DSPI_HAL_SetPcsPolarityMode(uint32_t baseAddr, dspi_which_pcs_config_t pcs, dspi_pcs_polarity_config_t activeLowOrHigh)}}]{\setlength{\rightskip}{0pt plus 5cm}void D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Pcs\+Polarity\+Mode (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{base\+Addr, }
\item[{{\bf dspi\+\_\+which\+\_\+pcs\+\_\+config\+\_\+t}}]{pcs, }
\item[{{\bf dspi\+\_\+pcs\+\_\+polarity\+\_\+config\+\_\+t}}]{active\+Low\+Or\+High}
\end{DoxyParamCaption}
)}\hypertarget{group__dspi__hal_ga6204761965cfc6d7ad5fe88ff4529162}{}\label{group__dspi__hal_ga6204761965cfc6d7ad5fe88ff4529162}


Configures the D\+S\+PI peripheral chip select polarity. 

This function takes in the desired peripheral chip select (P\+CS) and it\textquotesingle{}s corresponding desired polarity and configures the P\+CS signal to operate with the desired characteristic.


\begin{DoxyParams}{Parameters}
{\em base\+Addr} & Module base address \\
\hline
{\em pcs} & The particular peripheral chip select (parameter value is of type dspi\+\_\+which\+\_\+pcs\+\_\+config\+\_\+t) for which we wish to apply the active high or active low characteristic. \\
\hline
{\em active\+Low\+Or\+High} & The setting for either \char`\"{}active high, inactive low (0)\char`\"{} or \char`\"{}active low, inactive high(1)\char`\"{} of type dspi\+\_\+pcs\+\_\+polarity\+\_\+config\+\_\+t. \\
\hline
\end{DoxyParams}
\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Rx\+Fifo\+Drain\+Dma\+Int\+Mode@{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Rx\+Fifo\+Drain\+Dma\+Int\+Mode}}
\index{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Rx\+Fifo\+Drain\+Dma\+Int\+Mode@{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Rx\+Fifo\+Drain\+Dma\+Int\+Mode}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}
\subsubsection[{\texorpdfstring{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Rx\+Fifo\+Drain\+Dma\+Int\+Mode(uint32\+\_\+t base\+Addr, dspi\+\_\+dma\+\_\+or\+\_\+int\+\_\+mode\+\_\+t mode, bool enable)}{DSPI_HAL_SetRxFifoDrainDmaIntMode(uint32_t baseAddr, dspi_dma_or_int_mode_t mode, bool enable)}}]{\setlength{\rightskip}{0pt plus 5cm}void D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Rx\+Fifo\+Drain\+Dma\+Int\+Mode (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{base\+Addr, }
\item[{{\bf dspi\+\_\+dma\+\_\+or\+\_\+int\+\_\+mode\+\_\+t}}]{mode, }
\item[{bool}]{enable}
\end{DoxyParamCaption}
)}\hypertarget{group__dspi__hal_ga3ae755726cfcdb0e1b1dd97124ddf70c}{}\label{group__dspi__hal_ga3ae755726cfcdb0e1b1dd97124ddf70c}


Configures the D\+S\+PI Rx F\+I\+FO Drain request to generate D\+MA or interrupt requests. 

This function configures the D\+S\+PI Rx F\+I\+FO Drain flag to generate either an interrupt or a D\+MA request. The user passes in which request they\textquotesingle{}d like to generate of type dspi\+\_\+dma\+\_\+or\+\_\+int\+\_\+mode\+\_\+t and whether or not they wish to enable this request. Note, when disabling the request, the request type is don\textquotesingle{}t care. 
\begin{DoxyCode}
1 DSPI\_HAL\_SetRxFifoDrainDmaIntMode(baseAddr, kDspiGenerateDmaReq, true); <- to enable DMA
2 DSPI\_HAL\_SetRxFifoDrainDmaIntMode(baseAddr, kDspiGenerateIntReq, true); <- to enable Interrupt
3 DSPI\_HAL\_SetRxFifoDrainDmaIntMode(baseAddr, kDspiGenerateIntReq, false); <- to disable
\end{DoxyCode}
 
\begin{DoxyParams}{Parameters}
{\em base\+Addr} & Module base address \\
\hline
{\em mode} & Configures the Rx F\+I\+FO Drain to generate an interrupt or D\+MA request \\
\hline
{\em enable} & Enable (true) or disable (false) the Rx F\+I\+FO Drain flag to generate requests \\
\hline
\end{DoxyParams}
\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Tx\+Fifo\+Fill\+Dma\+Int\+Mode@{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Tx\+Fifo\+Fill\+Dma\+Int\+Mode}}
\index{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Tx\+Fifo\+Fill\+Dma\+Int\+Mode@{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Tx\+Fifo\+Fill\+Dma\+Int\+Mode}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}
\subsubsection[{\texorpdfstring{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Tx\+Fifo\+Fill\+Dma\+Int\+Mode(uint32\+\_\+t base\+Addr, dspi\+\_\+dma\+\_\+or\+\_\+int\+\_\+mode\+\_\+t mode, bool enable)}{DSPI_HAL_SetTxFifoFillDmaIntMode(uint32_t baseAddr, dspi_dma_or_int_mode_t mode, bool enable)}}]{\setlength{\rightskip}{0pt plus 5cm}void D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Set\+Tx\+Fifo\+Fill\+Dma\+Int\+Mode (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{base\+Addr, }
\item[{{\bf dspi\+\_\+dma\+\_\+or\+\_\+int\+\_\+mode\+\_\+t}}]{mode, }
\item[{bool}]{enable}
\end{DoxyParamCaption}
)}\hypertarget{group__dspi__hal_ga39e1c8668d664e897a0eba1efa99a79b}{}\label{group__dspi__hal_ga39e1c8668d664e897a0eba1efa99a79b}


Configures the D\+S\+PI Tx F\+I\+FO fill request to generate D\+MA or interrupt requests. 

This function configures the D\+S\+PI Tx F\+I\+FO Fill flag to generate either an interrupt or D\+MA request. The user passes in which request they\textquotesingle{}d like to generate of type dspi\+\_\+dma\+\_\+or\+\_\+int\+\_\+mode\+\_\+t and whether or not they wish to enable this request. Note, when disabling the request, the request type is don\textquotesingle{}t care. 
\begin{DoxyCode}
1 DSPI\_HAL\_SetTxFifoFillDmaIntMode(baseAddr, kDspiGenerateDmaReq, true); <- to enable DMA
2 DSPI\_HAL\_SetTxFifoFillDmaIntMode(baseAddr, kDspiGenerateIntReq, true); <- to enable Interrupt
3 DSPI\_HAL\_SetTxFifoFillDmaIntMode(baseAddr, kDspiGenerateIntReq, false); <- to disable
\end{DoxyCode}
 
\begin{DoxyParams}{Parameters}
{\em base\+Addr} & Module base address \\
\hline
{\em mode} & Configures the D\+S\+PI Tx F\+I\+FO Fill to generate an interrupt or D\+MA request \\
\hline
{\em enable} & Enable (true) or disable (false) the D\+S\+PI Tx F\+I\+FO Fill flag to generate requests \\
\hline
\end{DoxyParams}
\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Write\+Data\+Mastermode@{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Write\+Data\+Mastermode}}
\index{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Write\+Data\+Mastermode@{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Write\+Data\+Mastermode}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}
\subsubsection[{\texorpdfstring{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Write\+Data\+Mastermode(uint32\+\_\+t base\+Addr, dspi\+\_\+command\+\_\+config\+\_\+t $\ast$command, uint16\+\_\+t data)}{DSPI_HAL_WriteDataMastermode(uint32_t baseAddr, dspi_command_config_t *command, uint16_t data)}}]{\setlength{\rightskip}{0pt plus 5cm}void D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Write\+Data\+Mastermode (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{base\+Addr, }
\item[{{\bf dspi\+\_\+command\+\_\+config\+\_\+t} $\ast$}]{command, }
\item[{uint16\+\_\+t}]{data}
\end{DoxyParamCaption}
)}\hypertarget{group__dspi__hal_gab0c96db580d27200d4afc44383f52d73}{}\label{group__dspi__hal_gab0c96db580d27200d4afc44383f52d73}


Writes data into the data buffer, master mode. 

In master mode, the 16-\/bit data is appended to the 16-\/bit command info. The command portion provides characteristics of the data such as\+: optional continuous chip select operation between transfers, the desired Clock and Transfer Attributes register to use for the associated S\+PI frame, the desired P\+CS signal to use for the data transfer, whether the current transfer is the last in the queue, and whether to clear the transfer count (normally needed when sending the first frame of a data packet). This is an example\+: 
\begin{DoxyCode}
1 dspi\_command\_config\_t commandConfig;
2 commandConfig.isChipSelectContinuous = true;
3 commandConfig.whichCtar = kDspiCtar0;
4 commandConfig.whichPcs = kDspiPcs1;
5 commandConfig.clearTransferCount = false;
6 commandConfig.isEndOfQueue = false;
7 DSPI\_HAL\_WriteDataMastermode(baseAddr, &commandConfig, dataWord);
\end{DoxyCode}



\begin{DoxyParams}{Parameters}
{\em base\+Addr} & Module base address \\
\hline
{\em command} & Pointer to command structure \\
\hline
{\em data} & The data word to be sent \\
\hline
\end{DoxyParams}
\index{Dspi\+\_\+hal@{Dspi\+\_\+hal}!D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Write\+Data\+Mastermode\+Blocking@{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Write\+Data\+Mastermode\+Blocking}}
\index{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Write\+Data\+Mastermode\+Blocking@{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Write\+Data\+Mastermode\+Blocking}!Dspi\+\_\+hal@{Dspi\+\_\+hal}}
\subsubsection[{\texorpdfstring{D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Write\+Data\+Mastermode\+Blocking(uint32\+\_\+t base\+Addr, dspi\+\_\+command\+\_\+config\+\_\+t $\ast$command, uint16\+\_\+t data)}{DSPI_HAL_WriteDataMastermodeBlocking(uint32_t baseAddr, dspi_command_config_t *command, uint16_t data)}}]{\setlength{\rightskip}{0pt plus 5cm}void D\+S\+P\+I\+\_\+\+H\+A\+L\+\_\+\+Write\+Data\+Mastermode\+Blocking (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{base\+Addr, }
\item[{{\bf dspi\+\_\+command\+\_\+config\+\_\+t} $\ast$}]{command, }
\item[{uint16\+\_\+t}]{data}
\end{DoxyParamCaption}
)}\hypertarget{group__dspi__hal_ga59b29aae7daf75de09c4a8e6b637bd7c}{}\label{group__dspi__hal_ga59b29aae7daf75de09c4a8e6b637bd7c}


Writes data into the data buffer, master mode and waits till complete to return. 

In master mode, the 16-\/bit data is appended to the 16-\/bit command info. The command portion provides characteristics of the data such as\+: optional continuous chip select operation between transfers, the desired Clock and Transfer Attributes register to use for the associated S\+PI frame, the desired P\+CS signal to use for the data transfer, whether the current transfer is the last in the queue, and whether to clear the transfer count (normally needed when sending the first frame of a data packet). This is an example\+: 
\begin{DoxyCode}
1 dspi\_command\_config\_t commandConfig;
2 commandConfig.isChipSelectContinuous = true;
3 commandConfig.whichCtar = kDspiCtar0;
4 commandConfig.whichPcs = kDspiPcs1;
5 commandConfig.clearTransferCount = false;
6 commandConfig.isEndOfQueue = false;
7 DSPI\_HAL\_WriteDataMastermode(baseAddr, &commandConfig, dataWord);
\end{DoxyCode}


Note that this function does not return until after the transmit is complete. Also note that the D\+S\+PI must be enabled and running in order to transmit data (M\+CR\mbox{[}M\+D\+IS\mbox{]} \& \mbox{[}H\+A\+LT\mbox{]} = 0). Since the S\+PI is a synchronous protocol, receive data is available when transmit completes.


\begin{DoxyParams}{Parameters}
{\em base\+Addr} & Module base address \\
\hline
{\em command} & Pointer to command structure \\
\hline
{\em data} & The data word to be sent \\
\hline
\end{DoxyParams}
