* Z:\mnt\design.r\spice\examples\ADuM4120C.asc
V1 N001 0 5
V2 N002 0 15
R1 GATE N004 5
C1 GATE 0 2n
V3 N003 0 PULSE(0 5 0 2n 2n 998n 2u)
XU1 N001 N003 0 0 N004 N002 ADuM4120xx Glitch=1 Vrun2=11.2
.tran 10u
.lib ADuM4120xx.sub
.backanno
.end
