

================================================================
== Vivado HLS Report for 'main'
================================================================
* Date:           Sun Sep 24 19:15:42 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lab2
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.140|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    7|    7|         1|          -|          -|     7|    no    |
        |- Loop 2  |    ?|    ?|         ?|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @main_str) nounwind"   --->   Operation 5 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.66ns)   --->   "br label %1" [main.c:80->main.c:93->main.c:102]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i3 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 7 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i3 %i_0_i_i to i32" [main.c:80->main.c:93->main.c:102]   --->   Operation 8 'zext' 'zext_ln80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.18ns)   --->   "%icmp_ln80 = icmp eq i3 %i_0_i_i, -1" [main.c:80->main.c:93->main.c:102]   --->   Operation 9 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7) nounwind"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.68ns)   --->   "%i = add i3 %i_0_i_i, 1" [main.c:80->main.c:93->main.c:102]   --->   Operation 11 'add' 'i' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln80, label %clear_perm.exit.i.preheader, label %2" [main.c:80->main.c:93->main.c:102]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i3 %i_0_i_i to i64" [main.c:81->main.c:93->main.c:102]   --->   Operation 13 'zext' 'zext_ln81' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%permutations_addr = getelementptr inbounds [7 x i32]* @permutations, i64 0, i64 %zext_ln81" [main.c:81->main.c:93->main.c:102]   --->   Operation 14 'getelementptr' 'permutations_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (2.15ns)   --->   "store i32 %zext_ln80, i32* %permutations_addr, align 4" [main.c:81->main.c:93->main.c:102]   --->   Operation 15 'store' <Predicate = (!icmp_ln80)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br label %1" [main.c:80->main.c:93->main.c:102]   --->   Operation 16 'br' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br label %clear_perm.exit.i" [main.c:95->main.c:102]   --->   Operation 17 'br' <Predicate = (icmp_ln80)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 18 [2/2] (0.00ns)   --->   "%tmp_i = call fastcc i1 @next_set() nounwind" [main.c:95->main.c:102]   --->   Operation 18 'call' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 19 [1/2] (0.00ns)   --->   "%tmp_i = call fastcc i1 @next_set() nounwind" [main.c:95->main.c:102]   --->   Operation 19 'call' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %clear_perm.exit.i, label %calc_det.exit" [main.c:95->main.c:102]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "ret void" [main.c:107]   --->   Operation 21 'ret' <Predicate = (!tmp_i)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', main.c:80->main.c:93->main.c:102) [5]  (1.66 ns)

 <State 2>: 2.15ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', main.c:80->main.c:93->main.c:102) [5]  (0 ns)
	'store' operation ('store_ln81', main.c:81->main.c:93->main.c:102) of variable 'zext_ln80', main.c:80->main.c:93->main.c:102 on array 'permutations' [14]  (2.15 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
