# Benchmark "shift_reg_break_dv_dataless" written by ABC on Sun Jul 13 20:25:41 2025
.model shift_reg_break_dv_dataless
.inputs clk rst ins_valid outs_ready
.outputs outs_valid ins_ready

.latch        n14  valid_reg  2

.names outs_ready valid_reg ins_ready
01 0
.names ins_valid ins_ready new_n11
01 1
.names rst new_n11 n14
00 1
.names valid_reg outs_valid
1 1
.end
