{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1534743336241 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1534743336244 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 20 15:35:35 2018 " "Processing started: Mon Aug 20 15:35:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1534743336244 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743336244 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Phased_WiFi_Telescope_FW -c Phased_WiFi_Telescope_FW " "Command: quartus_sta Phased_WiFi_Telescope_FW -c Phased_WiFi_Telescope_FW" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743336244 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1534743336331 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743337754 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743337754 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743337791 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743337792 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743338219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743338219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743338219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743338219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743338219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743338219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743338219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743338219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743338219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743338219 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1534743338219 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743338219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743338219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743338219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743338219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743338219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743338219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743338219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743338219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743338219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743338219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743338219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743338219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743338219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743338219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743338219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743338219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743338219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743338219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743338219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743338219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743338219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743338219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743338219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743338219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743338219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743338219 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1534743338219 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743338219 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1534743338219 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743338219 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1534743338219 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743338219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743338219 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1534743338219 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743338219 ""}
{ "Info" "ISTA_SDC_FOUND" "WiPhase_top_level/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'WiPhase_top_level/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743338329 ""}
{ "Info" "ISTA_SDC_FOUND" "WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc " "Reading SDC File: 'WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743338345 ""}
{ "Info" "ISTA_SDC_FOUND" "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.sdc " "Reading SDC File: 'WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743338473 ""}
{ "Info" "ISTA_SDC_FOUND" "Phased_WiFi_Telescope_FW.out.sdc " "Reading SDC File: 'Phased_WiFi_Telescope_FW.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743338490 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743338491 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Phased_WiFi_Telescope_FW.out.sdc 96 *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram* register " "Ignored filter at Phased_WiFi_Telescope_FW.out.sdc(96): *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram* could not be matched with a register" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743338493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path Phased_WiFi_Telescope_FW.out.sdc 96 Argument <from> is an empty collection " "Ignored set_multicycle_path at Phased_WiFi_Telescope_FW.out.sdc(96): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -end -from \[get_registers \{*\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram*\}\] -to \[all_registers\] 5 " "set_multicycle_path -setup -end -from \[get_registers \{*\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram*\}\] -to \[all_registers\] 5" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1534743338494 ""}  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743338494 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Phased_WiFi_Telescope_FW.out.sdc 97 *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|* register " "Ignored filter at Phased_WiFi_Telescope_FW.out.sdc(97): *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|* could not be matched with a register" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 97 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743338495 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path Phased_WiFi_Telescope_FW.out.sdc 97 Argument <from> is an empty collection " "Ignored set_multicycle_path at Phased_WiFi_Telescope_FW.out.sdc(97): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -end -from \[get_registers \{*\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|*\}\] -to \[all_registers\] 5 " "set_multicycle_path -setup -end -from \[get_registers \{*\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|*\}\] -to \[all_registers\] 5" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1534743338496 ""}  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743338496 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path Phased_WiFi_Telescope_FW.out.sdc 98 Argument <to> is an empty collection " "Ignored set_multicycle_path at Phased_WiFi_Telescope_FW.out.sdc(98): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -end -from \[all_registers\] -to \[get_registers \{*\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|*\}\] 5 " "set_multicycle_path -setup -end -from \[all_registers\] -to \[get_registers \{*\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|*\}\] 5" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1534743338496 ""}  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743338496 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path Phased_WiFi_Telescope_FW.out.sdc 99 Argument <from> is an empty collection " "Ignored set_multicycle_path at Phased_WiFi_Telescope_FW.out.sdc(99): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -end -from \[get_registers \{*\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram*\}\] -to \[all_registers\] 5 " "set_multicycle_path -hold -end -from \[get_registers \{*\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram*\}\] -to \[all_registers\] 5" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1534743338496 ""}  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743338496 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path Phased_WiFi_Telescope_FW.out.sdc 100 Argument <from> is an empty collection " "Ignored set_multicycle_path at Phased_WiFi_Telescope_FW.out.sdc(100): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -end -from \[get_registers \{*\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|*\}\] -to \[all_registers\] 5 " "set_multicycle_path -hold -end -from \[get_registers \{*\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|*\}\] -to \[all_registers\] 5" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1534743338496 ""}  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743338496 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path Phased_WiFi_Telescope_FW.out.sdc 101 Argument <to> is an empty collection " "Ignored set_multicycle_path at Phased_WiFi_Telescope_FW.out.sdc(101): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -end -from \[all_registers\] -to \[get_registers \{*\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|*\}\] 5 " "set_multicycle_path -hold -end -from \[all_registers\] -to \[get_registers \{*\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|*\}\] 5" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1534743338496 ""}  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743338496 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Phased_WiFi_Telescope_FW.out.sdc 109 WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] register " "Ignored filter at Phased_WiFi_Telescope_FW.out.sdc(109): WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] could not be matched with a register" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 109 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743338497 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay Phased_WiFi_Telescope_FW.out.sdc 109 Argument <from> is an empty collection " "Ignored set_max_delay at Phased_WiFi_Telescope_FW.out.sdc(109): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000 " "set_max_delay -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1534743338497 ""}  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743338497 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Phased_WiFi_Telescope_FW.out.sdc 110 WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] register " "Ignored filter at Phased_WiFi_Telescope_FW.out.sdc(110): WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] could not be matched with a register" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 110 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743338498 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay Phased_WiFi_Telescope_FW.out.sdc 110 Argument <from> is an empty collection " "Ignored set_max_delay at Phased_WiFi_Telescope_FW.out.sdc(110): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000 " "set_max_delay -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1534743338498 ""}  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743338498 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay Phased_WiFi_Telescope_FW.out.sdc 121 Argument <from> is an empty collection " "Ignored set_min_delay at Phased_WiFi_Telescope_FW.out.sdc(121): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000 " "set_min_delay -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 121 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1534743338506 ""}  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743338506 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay Phased_WiFi_Telescope_FW.out.sdc 122 Argument <from> is an empty collection " "Ignored set_min_delay at Phased_WiFi_Telescope_FW.out.sdc(122): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000 " "set_min_delay -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1534743338506 ""}  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743338506 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew Phased_WiFi_Telescope_FW.out.sdc 144 Argument -from with value \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] contains zero elements " "Ignored set_max_skew at Phased_WiFi_Telescope_FW.out.sdc(144): Argument -from with value \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "set_max_skew -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 " {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 144 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1534743338507 ""}  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 144 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743338507 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew Phased_WiFi_Telescope_FW.out.sdc 145 Argument -from with value \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] contains zero elements " "Ignored set_max_skew at Phased_WiFi_Telescope_FW.out.sdc(145): Argument -from with value \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "set_max_skew -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 " {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 145 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1534743338507 ""}  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 145 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743338507 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ENET_RG_RXCLK " "Node: ENET_RG_RXCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_host_control:U_CTRL\|phy_rd_ack0 ENET_RG_RXCLK " "Register WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_host_control:U_CTRL\|phy_rd_ack0 is being clocked by ENET_RG_RXCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1534743338527 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743338527 "|WiPhase_phys|ENET_RG_RXCLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u1\|sample_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u1\|sample_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1534743338606 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743338606 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1534743338607 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1534743338607 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1534743338607 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "C10_clk50M (Rise) C10_clk50M (Rise) setup and hold " "From C10_clk50M (Rise) to C10_clk50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1534743338607 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ENET_CLK_125M (Rise) C10_clk50M (Rise) setup and hold " "From ENET_CLK_125M (Rise) to C10_clk50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1534743338607 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "C10_clk50M (Rise) ENET_CLK_125M (Rise) setup and hold " "From C10_clk50M (Rise) to ENET_CLK_125M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1534743338607 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ENET_CLK_125M (Rise) ENET_CLK_125M (Rise) setup and hold " "From ENET_CLK_125M (Rise) to ENET_CLK_125M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1534743338607 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743338607 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1534743338644 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1534743338658 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.009 " "Worst-case setup slack is 2.009" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743338712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743338712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.009               0.000 ENET_CLK_125M  " "    2.009               0.000 ENET_CLK_125M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743338712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.282               0.000 C10_clk50M  " "    8.282               0.000 C10_clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743338712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.565               0.000 altera_reserved_tck  " "   44.565               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743338712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743338712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.409 " "Worst-case hold slack is 0.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743338719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743338719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 C10_clk50M  " "    0.409               0.000 C10_clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743338719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449               0.000 ENET_CLK_125M  " "    0.449               0.000 ENET_CLK_125M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743338719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 altera_reserved_tck  " "    0.453               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743338719 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743338719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.519 " "Worst-case recovery slack is 3.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743338730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743338730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.519               0.000 ENET_CLK_125M  " "    3.519               0.000 ENET_CLK_125M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743338730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.055               0.000 C10_clk50M  " "   13.055               0.000 C10_clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743338730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.733               0.000 altera_reserved_tck  " "   47.733               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743338730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743338730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.604 " "Worst-case removal slack is 1.604" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743338735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743338735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.604               0.000 altera_reserved_tck  " "    1.604               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743338735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.403               0.000 C10_clk50M  " "    2.403               0.000 C10_clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743338735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.403               0.000 ENET_CLK_125M  " "    2.403               0.000 ENET_CLK_125M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743338735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743338735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.519 " "Worst-case minimum pulse width slack is 3.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743338745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743338745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.519               0.000 ENET_CLK_125M  " "    3.519               0.000 ENET_CLK_125M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743338745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000               0.000 hmcad1511_lclk  " "    5.000               0.000 hmcad1511_lclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743338745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.569               0.000 C10_clk50M  " "    9.569               0.000 C10_clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743338745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.440               0.000 altera_reserved_tck  " "   49.440               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743338745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743338745 ""}
{ "Warning" "WSTA_SET_MAX_SKEW_HAS_LESS_THAN_TWO_VALID_PATHS" "No set_max_skew -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "No path is found satisfying assignment \"set_max_skew -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \". This assignment will be ignored." {  } {  } 0 332182 "%1!s! path is found satisfying assignment \"%2!s!\". This assignment will be ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743338746 ""}
{ "Warning" "WSTA_SET_MAX_SKEW_HAS_LESS_THAN_TWO_VALID_PATHS" "No set_max_skew -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "No path is found satisfying assignment \"set_max_skew -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \". This assignment will be ignored." {  } {  } 0 332182 "%1!s! path is found satisfying assignment \"%2!s!\". This assignment will be ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743338747 ""}
{ "Warning" "WSTA_SET_MAX_SKEW_HAS_LESS_THAN_TWO_VALID_PATHS" "No set_max_skew -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "No path is found satisfying assignment \"set_max_skew -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \". This assignment will be ignored." {  } {  } 0 332182 "%1!s! path is found satisfying assignment \"%2!s!\". This assignment will be ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743338747 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.402 for \"set_max_skew -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \" " "Worst-case slack is 6.402 for \"set_max_skew -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743338748 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.529 for \"set_max_skew -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \" " "Worst-case slack is 6.529 for \"set_max_skew -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743338748 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.648 for \"set_max_skew -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \" " "Worst-case slack is 6.648 for \"set_max_skew -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743338748 ""}
{ "Info" "ISTA_REPORT_NET_DELAY_INFO" "Slow 1200mV 85C Model Net Delay Summary " "Slow 1200mV 85C Model Net Delay Summary" { { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743338750 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "         Name  Slack    Req Actual            From              To Type  " "         Name  Slack    Req Actual            From              To Type " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743338750 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "============= ====== ====== ====== =============== =============== ====  " "============= ====== ====== ====== =============== =============== ==== " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743338750 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  2.884  6.000  3.116 \[get_pins -compatibility_mode \{*\|q\}\] " "set_net_delay  2.884  6.000  3.116 \[get_pins -compatibility_mode \{*\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743338750 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] " " \[get_registers \{*altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743338750 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743338750 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743338750 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  4.362  6.000  1.638 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] " "set_net_delay  4.362  6.000  1.638 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743338750 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743338750 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743338750 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743338750 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  4.663  6.000  1.337 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] " "set_net_delay  4.663  6.000  1.337 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743338750 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743338750 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743338750 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743338750 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  4.663  6.000  1.337 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] " "set_net_delay  4.663  6.000  1.337 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743338750 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743338750 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743338750 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743338750 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  4.669  6.000  1.331 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q\}\] " "set_net_delay  4.669  6.000  1.331 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743338750 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743338750 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743338750 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743338750 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  4.793  6.000  1.207 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] " "set_net_delay  4.793  6.000  1.207 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743338750 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743338750 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743338750 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743338750 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  4.798  6.000  1.202 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] " "set_net_delay  4.798  6.000  1.202 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743338750 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743338750 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743338750 ""}  } {  } 0 332163 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743338750 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 145 synchronizer chains. " "Report Metastability: Found 145 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1534743338859 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 145 " "Number of Synchronizer Chains Found: 145" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1534743338859 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1534743338859 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.076 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.076" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1534743338859 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 13.909 ns " "Worst Case Available Settling Time: 13.909 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1534743338859 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1534743338859 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1534743338859 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1534743338859 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743338859 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1534743338865 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743338890 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743339648 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ENET_RG_RXCLK " "Node: ENET_RG_RXCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_host_control:U_CTRL\|phy_rd_ack0 ENET_RG_RXCLK " "Register WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_host_control:U_CTRL\|phy_rd_ack0 is being clocked by ENET_RG_RXCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1534743339919 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743339919 "|WiPhase_phys|ENET_RG_RXCLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u1\|sample_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u1\|sample_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1534743339954 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743339954 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1534743339954 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1534743339954 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1534743339954 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "C10_clk50M (Rise) C10_clk50M (Rise) setup and hold " "From C10_clk50M (Rise) to C10_clk50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1534743339954 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ENET_CLK_125M (Rise) C10_clk50M (Rise) setup and hold " "From ENET_CLK_125M (Rise) to C10_clk50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1534743339954 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "C10_clk50M (Rise) ENET_CLK_125M (Rise) setup and hold " "From C10_clk50M (Rise) to ENET_CLK_125M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1534743339954 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ENET_CLK_125M (Rise) ENET_CLK_125M (Rise) setup and hold " "From ENET_CLK_125M (Rise) to ENET_CLK_125M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1534743339954 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743339954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.274 " "Worst-case setup slack is 2.274" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.274               0.000 ENET_CLK_125M  " "    2.274               0.000 ENET_CLK_125M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.797               0.000 C10_clk50M  " "    8.797               0.000 C10_clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.985               0.000 altera_reserved_tck  " "   44.985               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743340035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.386 " "Worst-case hold slack is 0.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 C10_clk50M  " "    0.386               0.000 C10_clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 ENET_CLK_125M  " "    0.401               0.000 ENET_CLK_125M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 altera_reserved_tck  " "    0.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743340045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.884 " "Worst-case recovery slack is 3.884" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.884               0.000 ENET_CLK_125M  " "    3.884               0.000 ENET_CLK_125M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.516               0.000 C10_clk50M  " "   13.516               0.000 C10_clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.036               0.000 altera_reserved_tck  " "   48.036               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743340053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.442 " "Worst-case removal slack is 1.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.442               0.000 altera_reserved_tck  " "    1.442               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.114               0.000 C10_clk50M  " "    2.114               0.000 C10_clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.125               0.000 ENET_CLK_125M  " "    2.125               0.000 ENET_CLK_125M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743340061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.519 " "Worst-case minimum pulse width slack is 3.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.519               0.000 ENET_CLK_125M  " "    3.519               0.000 ENET_CLK_125M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000               0.000 hmcad1511_lclk  " "    5.000               0.000 hmcad1511_lclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.574               0.000 C10_clk50M  " "    9.574               0.000 C10_clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.313               0.000 altera_reserved_tck  " "   49.313               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743340072 ""}
{ "Warning" "WSTA_SET_MAX_SKEW_HAS_LESS_THAN_TWO_VALID_PATHS" "No set_max_skew -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "No path is found satisfying assignment \"set_max_skew -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \". This assignment will be ignored." {  } {  } 0 332182 "%1!s! path is found satisfying assignment \"%2!s!\". This assignment will be ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743340074 ""}
{ "Warning" "WSTA_SET_MAX_SKEW_HAS_LESS_THAN_TWO_VALID_PATHS" "No set_max_skew -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "No path is found satisfying assignment \"set_max_skew -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \". This assignment will be ignored." {  } {  } 0 332182 "%1!s! path is found satisfying assignment \"%2!s!\". This assignment will be ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743340074 ""}
{ "Warning" "WSTA_SET_MAX_SKEW_HAS_LESS_THAN_TWO_VALID_PATHS" "No set_max_skew -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "No path is found satisfying assignment \"set_max_skew -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \". This assignment will be ignored." {  } {  } 0 332182 "%1!s! path is found satisfying assignment \"%2!s!\". This assignment will be ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743340074 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.435 for \"set_max_skew -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \" " "Worst-case slack is 6.435 for \"set_max_skew -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743340077 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.545 for \"set_max_skew -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \" " "Worst-case slack is 6.545 for \"set_max_skew -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743340077 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.659 for \"set_max_skew -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \" " "Worst-case slack is 6.659 for \"set_max_skew -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743340078 ""}
{ "Info" "ISTA_REPORT_NET_DELAY_INFO" "Slow 1200mV 0C Model Net Delay Summary " "Slow 1200mV 0C Model Net Delay Summary" { { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340082 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "         Name  Slack    Req Actual            From              To Type  " "         Name  Slack    Req Actual            From              To Type " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340082 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "============= ====== ====== ====== =============== =============== ====  " "============= ====== ====== ====== =============== =============== ==== " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340082 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  2.995  6.000  3.005 \[get_pins -compatibility_mode \{*\|q\}\] " "set_net_delay  2.995  6.000  3.005 \[get_pins -compatibility_mode \{*\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340082 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] " " \[get_registers \{*altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340082 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340082 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340082 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  4.441  6.000  1.559 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] " "set_net_delay  4.441  6.000  1.559 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340082 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340082 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340082 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340082 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  4.719  6.000  1.281 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] " "set_net_delay  4.719  6.000  1.281 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340082 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340082 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340082 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340082 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  4.723  6.000  1.277 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] " "set_net_delay  4.723  6.000  1.277 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340082 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340082 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340082 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340082 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  4.725  6.000  1.275 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q\}\] " "set_net_delay  4.725  6.000  1.275 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340082 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340082 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340082 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340082 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  4.832  6.000  1.168 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] " "set_net_delay  4.832  6.000  1.168 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340082 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340082 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340082 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340082 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  4.851  6.000  1.149 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] " "set_net_delay  4.851  6.000  1.149 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340082 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340082 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340082 ""}  } {  } 0 332163 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743340082 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 145 synchronizer chains. " "Report Metastability: Found 145 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1534743340221 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 145 " "Number of Synchronizer Chains Found: 145" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1534743340221 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1534743340221 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.076 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.076" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1534743340221 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.100 ns " "Worst Case Available Settling Time: 14.100 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1534743340221 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1534743340221 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1534743340221 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1534743340221 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743340221 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1534743340231 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ENET_RG_RXCLK " "Node: ENET_RG_RXCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_host_control:U_CTRL\|phy_rd_ack0 ENET_RG_RXCLK " "Register WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_host_control:U_CTRL\|phy_rd_ack0 is being clocked by ENET_RG_RXCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1534743340427 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743340427 "|WiPhase_phys|ENET_RG_RXCLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u1\|sample_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u1\|sample_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1534743340462 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743340462 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1534743340462 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1534743340462 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1534743340462 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "C10_clk50M (Rise) C10_clk50M (Rise) setup and hold " "From C10_clk50M (Rise) to C10_clk50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1534743340462 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ENET_CLK_125M (Rise) C10_clk50M (Rise) setup and hold " "From ENET_CLK_125M (Rise) to C10_clk50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1534743340462 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "C10_clk50M (Rise) ENET_CLK_125M (Rise) setup and hold " "From C10_clk50M (Rise) to ENET_CLK_125M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1534743340462 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ENET_CLK_125M (Rise) ENET_CLK_125M (Rise) setup and hold " "From ENET_CLK_125M (Rise) to ENET_CLK_125M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1534743340462 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743340462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.402 " "Worst-case setup slack is 5.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.402               0.000 ENET_CLK_125M  " "    5.402               0.000 ENET_CLK_125M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.785               0.000 C10_clk50M  " "   14.785               0.000 C10_clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.974               0.000 altera_reserved_tck  " "   47.974               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743340503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.143 " "Worst-case hold slack is 0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 C10_clk50M  " "    0.143               0.000 C10_clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 ENET_CLK_125M  " "    0.184               0.000 ENET_CLK_125M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743340518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.019 " "Worst-case recovery slack is 6.019" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.019               0.000 ENET_CLK_125M  " "    6.019               0.000 ENET_CLK_125M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.688               0.000 C10_clk50M  " "   16.688               0.000 C10_clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.291               0.000 altera_reserved_tck  " "   49.291               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743340533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.668 " "Worst-case removal slack is 0.668" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.668               0.000 altera_reserved_tck  " "    0.668               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.124               0.000 ENET_CLK_125M  " "    1.124               0.000 ENET_CLK_125M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.127               0.000 C10_clk50M  " "    1.127               0.000 C10_clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743340545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.190 " "Worst-case minimum pulse width slack is 3.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.190               0.000 ENET_CLK_125M  " "    3.190               0.000 ENET_CLK_125M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000               0.000 hmcad1511_lclk  " "    5.000               0.000 hmcad1511_lclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.177               0.000 C10_clk50M  " "    9.177               0.000 C10_clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.286               0.000 altera_reserved_tck  " "   49.286               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534743340561 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743340561 ""}
{ "Warning" "WSTA_SET_MAX_SKEW_HAS_LESS_THAN_TWO_VALID_PATHS" "No set_max_skew -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "No path is found satisfying assignment \"set_max_skew -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \". This assignment will be ignored." {  } {  } 0 332182 "%1!s! path is found satisfying assignment \"%2!s!\". This assignment will be ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743340561 ""}
{ "Warning" "WSTA_SET_MAX_SKEW_HAS_LESS_THAN_TWO_VALID_PATHS" "No set_max_skew -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "No path is found satisfying assignment \"set_max_skew -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \". This assignment will be ignored." {  } {  } 0 332182 "%1!s! path is found satisfying assignment \"%2!s!\". This assignment will be ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743340562 ""}
{ "Warning" "WSTA_SET_MAX_SKEW_HAS_LESS_THAN_TWO_VALID_PATHS" "No set_max_skew -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "No path is found satisfying assignment \"set_max_skew -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \". This assignment will be ignored." {  } {  } 0 332182 "%1!s! path is found satisfying assignment \"%2!s!\". This assignment will be ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743340562 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.939 for \"set_max_skew -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \" " "Worst-case slack is 6.939 for \"set_max_skew -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743340568 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 7.014 for \"set_max_skew -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \" " "Worst-case slack is 7.014 for \"set_max_skew -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743340568 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 7.083 for \"set_max_skew -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \" " "Worst-case slack is 7.083 for \"set_max_skew -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743340568 ""}
{ "Info" "ISTA_REPORT_NET_DELAY_INFO" "Fast 1200mV 0C Model Net Delay Summary " "Fast 1200mV 0C Model Net Delay Summary" { { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340575 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "         Name  Slack    Req Actual            From              To Type  " "         Name  Slack    Req Actual            From              To Type " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340575 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "============= ====== ====== ====== =============== =============== ====  " "============= ====== ====== ====== =============== =============== ==== " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340575 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  4.517  6.000  1.483 \[get_pins -compatibility_mode \{*\|q\}\] " "set_net_delay  4.517  6.000  1.483 \[get_pins -compatibility_mode \{*\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340575 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] " " \[get_registers \{*altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340575 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340575 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340575 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  5.252  6.000  0.748 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] " "set_net_delay  5.252  6.000  0.748 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340575 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340575 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340575 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340575 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  5.388  6.000  0.612 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] " "set_net_delay  5.388  6.000  0.612 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340575 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340575 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340575 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340575 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  5.394  6.000  0.606 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] " "set_net_delay  5.394  6.000  0.606 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340575 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340575 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340575 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340575 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  5.400  6.000  0.600 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q\}\] " "set_net_delay  5.400  6.000  0.600 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340575 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340575 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340575 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340575 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  5.451  6.000  0.549 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] " "set_net_delay  5.451  6.000  0.549 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340575 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340575 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340575 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340575 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  5.458  6.000  0.542 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] " "set_net_delay  5.458  6.000  0.542 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340575 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340575 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1534743340575 ""}  } {  } 0 332163 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743340575 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 145 synchronizer chains. " "Report Metastability: Found 145 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1534743340737 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 145 " "Number of Synchronizer Chains Found: 145" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1534743340737 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1534743340737 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.076 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.076" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1534743340737 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 15.127 ns " "Worst Case Available Settling Time: 15.127 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1534743340737 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1534743340737 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1534743340737 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1534743340737 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743340737 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743341045 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743341046 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 60 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4888 " "Peak virtual memory: 4888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1534743341194 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 20 15:35:41 2018 " "Processing ended: Mon Aug 20 15:35:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1534743341194 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1534743341194 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1534743341194 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534743341194 ""}
